
---------- Begin Simulation Statistics ----------
host_inst_rate                                 123007                       # Simulator instruction rate (inst/s)
host_mem_usage                                 322712                       # Number of bytes of host memory used
host_seconds                                   162.59                       # Real time elapsed on the host
host_tick_rate                              611515356                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    20000008                       # Number of instructions simulated
sim_seconds                                  0.099428                       # Number of seconds simulated
sim_ticks                                 99427805000                       # Number of ticks simulated
system.cpu.dcache.ReadReq_accesses            4719723                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_avg_miss_latency 89680.802952                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency 88140.665697                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_hits                1853152                       # number of ReadReq hits
system.cpu.dcache.ReadReq_miss_latency   257076389000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_rate          0.607360                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_misses              2866571                       # number of ReadReq misses
system.cpu.dcache.ReadReq_mshr_hits            286538                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_miss_latency 227405738000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate     0.546649                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_misses         2580032                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_accesses           1567315                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_avg_miss_latency 128596.399721                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency 131468.326941                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_hits                983012                       # number of WriteReq hits
system.cpu.dcache.WriteReq_miss_latency   75139262146                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_rate         0.372805                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_misses              584303                       # number of WriteReq misses
system.cpu.dcache.WriteReq_mshr_hits            40028                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_miss_latency  71554923646                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate     0.347266                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_misses         544275                       # number of WriteReq MSHR misses
system.cpu.dcache.avg_blocked_cycles::no_mshrs 23679.540147                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets 51377.616238                       # average number of cycles each access was blocked
system.cpu.dcache.avg_refs                   1.292445                       # Average number of references to valid blocks.
system.cpu.dcache.blocked::no_mshrs            193264                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets           14238                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_mshrs   4576402647                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets    731514500                       # number of cycles access was blocked
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.demand_accesses             6287038                       # number of demand (read+write) accesses
system.cpu.dcache.demand_avg_miss_latency 96270.003236                       # average overall miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency 95688.631638                       # average overall mshr miss latency
system.cpu.dcache.demand_hits                 2836164                       # number of demand (read+write) hits
system.cpu.dcache.demand_miss_latency    332215651146                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_rate           0.548887                       # miss rate for demand accesses
system.cpu.dcache.demand_misses               3450874                       # number of demand (read+write) misses
system.cpu.dcache.demand_mshr_hits             326566                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_miss_latency 298960661646                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate      0.496944                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_misses          3124307                       # number of demand (read+write) MSHR misses
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.mshr_cap_events                   0                       # number of times MSHR cap was activated
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dcache.occ_%::0                   0.999759                       # Average percentage of cache occupancy
system.cpu.dcache.occ_%::1                  -0.000533                       # Average percentage of cache occupancy
system.cpu.dcache.occ_blocks::0           1023.752889                       # Average occupied blocks per context
system.cpu.dcache.occ_blocks::1             -0.545688                       # Average occupied blocks per context
system.cpu.dcache.overall_accesses            6287038                       # number of overall (read+write) accesses
system.cpu.dcache.overall_avg_miss_latency 96270.003236                       # average overall miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency 95688.631638                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_hits                2836164                       # number of overall hits
system.cpu.dcache.overall_miss_latency   332215651146                       # number of overall miss cycles
system.cpu.dcache.overall_miss_rate          0.548887                       # miss rate for overall accesses
system.cpu.dcache.overall_misses              3450874                       # number of overall misses
system.cpu.dcache.overall_mshr_hits            326566                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_miss_latency 298960661646                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_rate     0.496944                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_misses         3124307                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu.dcache.prefetch_accuracy          no_value                       # ratio of good prefetches to total prefetches
system.cpu.dcache.prefetch_hits                     0                       # number of prefetched blocks that were accessed
system.cpu.dcache.replacements                2599031                       # number of replacements
system.cpu.dcache.sampled_refs                2600055                       # Sample count of references to valid blocks.
system.cpu.dcache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu.dcache.tagsinuse               1023.480045                       # Cycle average of tags in use
system.cpu.dcache.total_refs                  3360429                       # Total number of references to valid blocks.
system.cpu.dcache.warmup_cycle           500955915000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.writebacks                   543830                       # number of writebacks
system.cpu.dtb.data_accesses                        1                       # DTB accesses
system.cpu.dtb.data_acv                             0                       # DTB access violations
system.cpu.dtb.data_hits                            1                       # DTB hits
system.cpu.dtb.data_misses                          0                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                        1                       # DTB read accesses
system.cpu.dtb.read_acv                             0                       # DTB read access violations
system.cpu.dtb.read_hits                            1                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_acv                            0                       # DTB write access violations
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.icache.ReadReq_accesses           13736316                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_avg_miss_latency 65657.480315                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency        63448                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_hits               13736189                       # number of ReadReq hits
system.cpu.icache.ReadReq_miss_latency        8338500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_rate          0.000009                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_misses                  127                       # number of ReadReq misses
system.cpu.icache.ReadReq_mshr_hits                 1                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_miss_latency      7931000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate     0.000009                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_misses             125                       # number of ReadReq MSHR misses
system.cpu.icache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu.icache.avg_refs               109017.373016                       # Average number of references to valid blocks.
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.demand_accesses            13736316                       # number of demand (read+write) accesses
system.cpu.icache.demand_avg_miss_latency 65657.480315                       # average overall miss latency
system.cpu.icache.demand_avg_mshr_miss_latency        63448                       # average overall mshr miss latency
system.cpu.icache.demand_hits                13736189                       # number of demand (read+write) hits
system.cpu.icache.demand_miss_latency         8338500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_rate           0.000009                       # miss rate for demand accesses
system.cpu.icache.demand_misses                   127                       # number of demand (read+write) misses
system.cpu.icache.demand_mshr_hits                  1                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_miss_latency      7931000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate      0.000009                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_misses              125                       # number of demand (read+write) MSHR misses
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.mshr_cap_events                   0                       # number of times MSHR cap was activated
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.icache.occ_%::0                   0.184433                       # Average percentage of cache occupancy
system.cpu.icache.occ_blocks::0             94.429707                       # Average occupied blocks per context
system.cpu.icache.overall_accesses           13736316                       # number of overall (read+write) accesses
system.cpu.icache.overall_avg_miss_latency 65657.480315                       # average overall miss latency
system.cpu.icache.overall_avg_mshr_miss_latency        63448                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu.icache.overall_hits               13736189                       # number of overall hits
system.cpu.icache.overall_miss_latency        8338500                       # number of overall miss cycles
system.cpu.icache.overall_miss_rate          0.000009                       # miss rate for overall accesses
system.cpu.icache.overall_misses                  127                       # number of overall misses
system.cpu.icache.overall_mshr_hits                 1                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_miss_latency      7931000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_rate     0.000009                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_misses             125                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu.icache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu.icache.prefetch_accuracy          no_value                       # ratio of good prefetches to total prefetches
system.cpu.icache.prefetch_hits                     0                       # number of prefetched blocks that were accessed
system.cpu.icache.replacements                      0                       # number of replacements
system.cpu.icache.sampled_refs                    126                       # Sample count of references to valid blocks.
system.cpu.icache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu.icache.tagsinuse                 94.429707                       # Cycle average of tags in use
system.cpu.icache.total_refs                 13736189                       # Total number of references to valid blocks.
system.cpu.icache.warmup_cycle                      0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.writebacks                        0                       # number of writebacks
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses                       2                       # ITB accesses
system.cpu.itb.fetch_acv                            0                       # ITB acv
system.cpu.itb.fetch_hits                           2                       # ITB hits
system.cpu.itb.fetch_misses                         0                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                2                       # number of cpu cycles simulated
system.cpu.num_insts                                2                       # Number of instructions executed
system.cpu.num_refs                                 1                       # Number of memory references
system.cpu.workload.PROG:num_syscalls               0                       # Number of system calls
system.l2.HardPFReq_avg_mshr_miss_latency 75278.970258                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_mshr_miss_latency     98523159021                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate                inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_misses               1308774                       # number of HardPFReq MSHR misses
system.l2.ReadExReq_accesses                    20024                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_avg_miss_latency     71945.373467                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_mshr_miss_latency 80669.615215                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_hits                        12848                       # number of ReadExReq hits
system.l2.ReadExReq_miss_latency            516280000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_rate                0.358370                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_misses                       7176                       # number of ReadExReq misses
system.l2.ReadExReq_mshr_hits                    2654                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_miss_latency       364788000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate           0.225829                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_misses                  4522                       # number of ReadExReq MSHR misses
system.l2.ReadReq_accesses                    2580159                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_avg_miss_latency       168514.750966                       # average ReadReq miss latency
system.l2.ReadReq_avg_mshr_miss_latency  157954.830441                       # average ReadReq mshr miss latency
system.l2.ReadReq_hits                        1331834                       # number of ReadReq hits
system.l2.ReadReq_miss_latency           210361176500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_rate                  0.483817                       # miss rate for ReadReq accesses
system.l2.ReadReq_misses                      1248325                       # number of ReadReq misses
system.l2.ReadReq_mshr_hits                     53370                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_miss_latency      188748598500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate             0.463132                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_misses                 1194953                       # number of ReadReq MSHR misses
system.l2.UpgradeReq_accesses                  524252                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_avg_miss_latency    133125.178391                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency 117884.190279                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_miss_latency         69791141022                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_rate                      1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_misses                    524252                       # number of UpgradeReq misses
system.l2.UpgradeReq_mshr_miss_latency    61801022522                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate                 1                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_misses               524252                       # number of UpgradeReq MSHR misses
system.l2.Writeback_accesses                   543830                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_hits                       543830                       # number of Writeback hits
system.l2.avg_blocked_cycles::no_mshrs   11526.553191                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.l2.avg_refs                           0.735729                       # Average number of references to valid blocks.
system.l2.blocked::no_mshrs                        94                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_mshrs            1083496                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.demand_accesses                     2600183                       # number of demand (read+write) accesses
system.l2.demand_avg_miss_latency        167962.794534                       # average overall miss latency
system.l2.demand_avg_mshr_miss_latency   157663.466517                       # average overall mshr miss latency
system.l2.demand_hits                         1344682                       # number of demand (read+write) hits
system.l2.demand_miss_latency            210877456500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_rate                   0.482851                       # miss rate for demand accesses
system.l2.demand_misses                       1255501                       # number of demand (read+write) misses
system.l2.demand_mshr_hits                      56024                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_miss_latency       189113386500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_rate              0.461304                       # mshr miss rate for demand accesses
system.l2.demand_mshr_misses                  1199475                       # number of demand (read+write) MSHR misses
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.mshr_cap_events                           0                       # number of times MSHR cap was activated
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.l2.occ_%::0                           0.583368                       # Average percentage of cache occupancy
system.l2.occ_%::1                           0.211339                       # Average percentage of cache occupancy
system.l2.occ_blocks::0                   9557.894354                       # Average occupied blocks per context
system.l2.occ_blocks::1                   3462.578387                       # Average occupied blocks per context
system.l2.overall_accesses                    2600183                       # number of overall (read+write) accesses
system.l2.overall_avg_miss_latency       167962.794534                       # average overall miss latency
system.l2.overall_avg_mshr_miss_latency  114676.232512                       # average overall mshr miss latency
system.l2.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.l2.overall_hits                        1344682                       # number of overall hits
system.l2.overall_miss_latency           210877456500                       # number of overall miss cycles
system.l2.overall_miss_rate                  0.482851                       # miss rate for overall accesses
system.l2.overall_misses                      1255501                       # number of overall misses
system.l2.overall_mshr_hits                     56024                       # number of overall MSHR hits
system.l2.overall_mshr_miss_latency      287636545521                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_rate             0.964643                       # mshr miss rate for overall accesses
system.l2.overall_mshr_misses                 2508249                       # number of overall MSHR misses
system.l2.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.l2.prefetch_accuracy                  0.934835                       # ratio of good prefetches to total prefetches
system.l2.prefetch_hits                       1223488                       # number of prefetched blocks that were accessed
system.l2.prefetcher.num_hwpf_already_in_prefetcher      2200744                       # number of hwpf that were already in the prefetch queue
system.l2.prefetcher.num_hwpf_evicted            4450                       # number of hwpf removed due to no buffer left
system.l2.prefetcher.num_hwpf_identified      4623299                       # number of hwpf identified
system.l2.prefetcher.num_hwpf_issued          1380533                       # number of hwpf issued
system.l2.prefetcher.num_hwpf_removed_MSHR_hit      1037566                       # number of hwpf removed because MSHR allocated
system.l2.prefetcher.num_hwpf_span_page             0                       # number of hwpf spanning a virtual page
system.l2.prefetcher.num_hwpf_squashed_from_miss            0                       # number of hwpf that got squashed due to a miss aborting calculation time
system.l2.replacements                        2496847                       # number of replacements
system.l2.sampled_refs                        2507750                       # Sample count of references to valid blocks.
system.l2.soft_prefetch_mshr_full                   0                       # number of mshr full events for SW prefetching instrutions
system.l2.tagsinuse                      13020.472741                       # Cycle average of tags in use
system.l2.total_refs                          1845025                       # Total number of references to valid blocks.
system.l2.warmup_cycle                   501463037500                       # Cycle when the warmup percentage was hit.
system.l2.writebacks                           509103                       # number of writebacks
system.switch_cpus.dtb.data_accesses          2980716                       # DTB accesses
system.switch_cpus.dtb.data_acv                     0                       # DTB access violations
system.switch_cpus.dtb.data_hits              2962770                       # DTB hits
system.switch_cpus.dtb.data_misses              17946                       # DTB misses
system.switch_cpus.dtb.fetch_accesses               0                       # ITB accesses
system.switch_cpus.dtb.fetch_acv                    0                       # ITB acv
system.switch_cpus.dtb.fetch_hits                   0                       # ITB hits
system.switch_cpus.dtb.fetch_misses                 0                       # ITB misses
system.switch_cpus.dtb.read_accesses          2206932                       # DTB read accesses
system.switch_cpus.dtb.read_acv                     0                       # DTB read access violations
system.switch_cpus.dtb.read_hits              2189262                       # DTB read hits
system.switch_cpus.dtb.read_misses              17670                       # DTB read misses
system.switch_cpus.dtb.write_accesses          773784                       # DTB write accesses
system.switch_cpus.dtb.write_acv                    0                       # DTB write access violations
system.switch_cpus.dtb.write_hits              773508                       # DTB write hits
system.switch_cpus.dtb.write_misses               276                       # DTB write misses
system.switch_cpus.idle_fraction                    1                       # Percentage of idle cycles
system.switch_cpus.itb.data_accesses                0                       # DTB accesses
system.switch_cpus.itb.data_acv                     0                       # DTB access violations
system.switch_cpus.itb.data_hits                    0                       # DTB hits
system.switch_cpus.itb.data_misses                  0                       # DTB misses
system.switch_cpus.itb.fetch_accesses        10017952                       # ITB accesses
system.switch_cpus.itb.fetch_acv                    0                       # ITB acv
system.switch_cpus.itb.fetch_hits            10017948                       # ITB hits
system.switch_cpus.itb.fetch_misses                 4                       # ITB misses
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.read_acv                     0                       # DTB read access violations
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.write_acv                    0                       # DTB write access violations
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.not_idle_fraction                0                       # Percentage of non-idle cycles
system.switch_cpus.numCycles                120101605                       # number of cpu cycles simulated
system.switch_cpus.num_insts                 10000001                       # Number of instructions executed
system.switch_cpus.num_refs                   3733211                       # Number of memory references
system.switch_cpus_1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus_1.BPredUnit.BTBHits        1454682                       # Number of BTB hits
system.switch_cpus_1.BPredUnit.BTBLookups      1590565                       # Number of BTB lookups
system.switch_cpus_1.BPredUnit.RASInCorrect            1                       # Number of incorrect RAS predictions.
system.switch_cpus_1.BPredUnit.condIncorrect       156845                       # Number of conditional branches incorrect
system.switch_cpus_1.BPredUnit.condPredicted      1631485                       # Number of conditional branches predicted
system.switch_cpus_1.BPredUnit.lookups        1699525                       # Number of BP lookups
system.switch_cpus_1.BPredUnit.usedRAS          25079                       # Number of times the RAS was used to get a target.
system.switch_cpus_1.commit.COM:branches      1112239                       # Number of branches committed
system.switch_cpus_1.commit.COM:bw_lim_events       555143                       # number cycles where commit BW limit reached
system.switch_cpus_1.commit.COM:bw_limited            0                       # number of insts not committed due to BW limits
system.switch_cpus_1.commit.COM:committed_per_cycle::samples     62845304                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::mean     0.162073                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::stdev     0.907866                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::0     59498119     94.67%     94.67% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::1      1439948      2.29%     96.97% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::2       638800      1.02%     97.98% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::3       231308      0.37%     98.35% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::4       278533      0.44%     98.79% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::5        43921      0.07%     98.86% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::6       117579      0.19%     99.05% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::7        41953      0.07%     99.12% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::8       555143      0.88%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::total     62845304                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:count        10185498                       # Number of instructions committed
system.switch_cpus_1.commit.COM:loads         3006543                       # Number of loads committed
system.switch_cpus_1.commit.COM:membars             0                       # Number of memory barriers committed
system.switch_cpus_1.commit.COM:refs          3800350                       # Number of memory references committed
system.switch_cpus_1.commit.COM:swp_count            0                       # Number of s/w prefetches committed
system.switch_cpus_1.commit.branchMispredicts       156836                       # The number of times a branch was mispredicted
system.switch_cpus_1.commit.commitCommittedInsts     10185498                       # The number of committed instructions
system.switch_cpus_1.commit.commitSquashedInsts      8069250                       # The number of squashed insts skipped by commit
system.switch_cpus_1.committedInsts          10000005                       # Number of Instructions Simulated
system.switch_cpus_1.committedInsts_total     10000005                       # Number of Instructions Simulated
system.switch_cpus_1.cpi                     7.875396                       # CPI: Cycles Per Instruction
system.switch_cpus_1.cpi_total               7.875396                       # CPI: Total CPI of All Threads
system.switch_cpus_1.decode.DECODE:BlockedCycles     50650311                       # Number of cycles decode is blocked
system.switch_cpus_1.decode.DECODE:BranchMispred           10                       # Number of times decode detected a branch misprediction
system.switch_cpus_1.decode.DECODE:BranchResolved        42387                       # Number of times decode resolved a branch
system.switch_cpus_1.decode.DECODE:DecodedInsts     27273739                       # Number of instructions handled by decode
system.switch_cpus_1.decode.DECODE:IdleCycles      7671556                       # Number of cycles decode is idle
system.switch_cpus_1.decode.DECODE:RunCycles      4432674                       # Number of cycles decode is running
system.switch_cpus_1.decode.DECODE:SquashCycles      1345590                       # Number of cycles decode is squashing
system.switch_cpus_1.decode.DECODE:SquashedInsts           42                       # Number of squashed instructions handled by decode
system.switch_cpus_1.decode.DECODE:UnblockCycles        90762                       # Number of cycles decode is unblocking
system.switch_cpus_1.dtb.data_accesses        5027886                       # DTB accesses
system.switch_cpus_1.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus_1.dtb.data_hits            4909409                       # DTB hits
system.switch_cpus_1.dtb.data_misses           118477                       # DTB misses
system.switch_cpus_1.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus_1.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus_1.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus_1.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus_1.dtb.read_accesses        4040599                       # DTB read accesses
system.switch_cpus_1.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus_1.dtb.read_hits            3924273                       # DTB read hits
system.switch_cpus_1.dtb.read_misses           116326                       # DTB read misses
system.switch_cpus_1.dtb.write_accesses        987287                       # DTB write accesses
system.switch_cpus_1.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus_1.dtb.write_hits            985136                       # DTB write hits
system.switch_cpus_1.dtb.write_misses            2151                       # DTB write misses
system.switch_cpus_1.fetch.Branches           1699525                       # Number of branches that fetch encountered
system.switch_cpus_1.fetch.CacheLines         3718366                       # Number of cache lines fetched
system.switch_cpus_1.fetch.Cycles             8349527                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus_1.fetch.IcacheSquashes       170425                       # Number of outstanding Icache misses that were squashed
system.switch_cpus_1.fetch.Insts             27945005                       # Number of instructions fetch has processed
system.switch_cpus_1.fetch.SquashCycles        757405                       # Number of cycles fetch has spent squashing
system.switch_cpus_1.fetch.branchRate        0.021580                       # Number of branch fetches per cycle
system.switch_cpus_1.fetch.icacheStallCycles      3718366                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus_1.fetch.predictedBranches      1479761                       # Number of branches that fetch has predicted taken
system.switch_cpus_1.fetch.rate              0.354839                       # Number of inst fetches per cycle
system.switch_cpus_1.fetch.rateDist::samples     64190894                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::mean     0.435342                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::stdev     1.685450                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::0       59559745     92.79%     92.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::1          71934      0.11%     92.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::2         660562      1.03%     93.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::3          85548      0.13%     94.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::4         729890      1.14%     95.20% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::5         121553      0.19%     95.39% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::6         323815      0.50%     95.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::7         277688      0.43%     96.32% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::8        2360159      3.68%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::total     64190894                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.idleCycles              14563110                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus_1.iew.EXEC:branches        1204803                       # Number of branches executed
system.switch_cpus_1.iew.EXEC:nop              256955                       # number of nop insts executed
system.switch_cpus_1.iew.EXEC:rate           0.176478                       # Inst execution rate
system.switch_cpus_1.iew.EXEC:refs            6687147                       # number of memory reference insts executed
system.switch_cpus_1.iew.EXEC:stores           987287                       # Number of stores executed
system.switch_cpus_1.iew.EXEC:swp                   0                       # number of swp insts executed
system.switch_cpus_1.iew.WB:consumers         8231328                       # num instructions consuming a value
system.switch_cpus_1.iew.WB:count            12259033                       # cumulative count of insts written-back
system.switch_cpus_1.iew.WB:fanout           0.801535                       # average fanout of values written-back
system.switch_cpus_1.iew.WB:penalized               0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus_1.iew.WB:penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus_1.iew.WB:producers         6597701                       # num instructions producing a value
system.switch_cpus_1.iew.WB:rate             0.155662                       # insts written-back per cycle
system.switch_cpus_1.iew.WB:sent             12378621                       # cumulative count of insts sent to commit
system.switch_cpus_1.iew.branchMispredicts       156992                       # Number of branch mispredicts detected at execute
system.switch_cpus_1.iew.iewBlockCycles      41325883                       # Number of cycles IEW is blocking
system.switch_cpus_1.iew.iewDispLoadInsts      6501469                       # Number of dispatched load instructions
system.switch_cpus_1.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus_1.iew.iewDispSquashedInsts      2312456                       # Number of squashed instructions skipped by dispatch
system.switch_cpus_1.iew.iewDispStoreInsts      1749506                       # Number of dispatched store instructions
system.switch_cpus_1.iew.iewDispatchedInsts     18276193                       # Number of instructions dispatched to IQ
system.switch_cpus_1.iew.iewExecLoadInsts      5699860                       # Number of load instructions executed
system.switch_cpus_1.iew.iewExecSquashedInsts      1046593                       # Number of squashed instructions skipped in execute
system.switch_cpus_1.iew.iewExecutedInsts     13898359                       # Number of executed instructions
system.switch_cpus_1.iew.iewIQFullEvents        39295                       # Number of times the IQ has become full, causing a stall
system.switch_cpus_1.iew.iewIdleCycles              0                       # Number of cycles IEW is idle
system.switch_cpus_1.iew.iewLSQFullEvents       202656                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus_1.iew.iewSquashCycles      1345590                       # Number of cycles IEW is squashing
system.switch_cpus_1.iew.iewUnblockCycles       677529                       # Number of cycles IEW is unblocking
system.switch_cpus_1.iew.lsq.thread.0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus_1.iew.lsq.thread.0.cacheBlocked      1467247                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus_1.iew.lsq.thread.0.forwLoads        50363                       # Number of loads that had data forwarded from stores
system.switch_cpus_1.iew.lsq.thread.0.ignoredResponses           19                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus_1.iew.lsq.thread.0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread.0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread.0.memOrderViolation         7704                       # Number of memory ordering violations
system.switch_cpus_1.iew.lsq.thread.0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus_1.iew.lsq.thread.0.squashedLoads      3494921                       # Number of loads squashed
system.switch_cpus_1.iew.lsq.thread.0.squashedStores       955698                       # Number of stores squashed
system.switch_cpus_1.iew.memOrderViolationEvents         7704                       # Number of memory order violations
system.switch_cpus_1.iew.predictedNotTakenIncorrect        20421                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus_1.iew.predictedTakenIncorrect       136571                       # Number of branches that were predicted taken incorrectly
system.switch_cpus_1.ipc                     0.126978                       # IPC: Instructions Per Cycle
system.switch_cpus_1.ipc_total               0.126978                       # IPC: Total IPC of All Threads
system.switch_cpus_1.iq.ISSUE:FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IntAlu      4958262     33.18%     33.18% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IntMult            0      0.00%     33.18% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IntDiv            0      0.00%     33.18% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatAdd      1414455      9.46%     42.64% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatCmp       171873      1.15%     43.79% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatCvt        37573      0.25%     44.04% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatMult      1357499      9.08%     53.13% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatDiv            9      0.00%     53.13% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatSqrt           14      0.00%     53.13% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::MemRead      5887455     39.39%     92.52% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::MemWrite      1117813      7.48%    100.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::total     14944953                       # Type of FU issued
system.switch_cpus_1.iq.ISSUE:fu_busy_cnt       441169                       # FU busy when requested
system.switch_cpus_1.iq.ISSUE:fu_busy_rate     0.029520                       # FU busy rate (busy events/executed inst)
system.switch_cpus_1.iq.ISSUE:fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IntAlu           17      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IntMult            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IntDiv            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatAdd          499      0.11%      0.12% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatCmp         1093      0.25%      0.36% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatCvt            0      0.00%      0.36% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatMult       128739     29.18%     29.55% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatDiv            0      0.00%     29.55% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatSqrt            0      0.00%     29.55% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::MemRead       239622     54.32%     83.86% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::MemWrite        71199     16.14%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::samples     64190894                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::mean     0.232820                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::stdev     0.684060                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::0     54405566     84.76%     84.76% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::1      7041847     10.97%     95.73% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::2      1516353      2.36%     98.09% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::3       425805      0.66%     98.75% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::4       525411      0.82%     99.57% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::5       182435      0.28%     99.85% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::6        78577      0.12%     99.98% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::7        11496      0.02%     99.99% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::8         3404      0.01%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::total     64190894                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:rate           0.189768                       # Inst issue rate
system.switch_cpus_1.iq.iqInstsAdded         18019238                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus_1.iq.iqInstsIssued        14944953                       # Number of instructions issued
system.switch_cpus_1.iq.iqSquashedInstsExamined      8005397                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus_1.iq.iqSquashedInstsIssued       362841                       # Number of squashed instructions issued
system.switch_cpus_1.iq.iqSquashedOperandsExamined      7638252                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus_1.itb.data_accesses              0                       # DTB accesses
system.switch_cpus_1.itb.data_acv                   0                       # DTB access violations
system.switch_cpus_1.itb.data_hits                  0                       # DTB hits
system.switch_cpus_1.itb.data_misses                0                       # DTB misses
system.switch_cpus_1.itb.fetch_accesses       3718378                       # ITB accesses
system.switch_cpus_1.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus_1.itb.fetch_hits           3718366                       # ITB hits
system.switch_cpus_1.itb.fetch_misses              12                       # ITB misses
system.switch_cpus_1.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus_1.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus_1.itb.read_hits                  0                       # DTB read hits
system.switch_cpus_1.itb.read_misses                0                       # DTB read misses
system.switch_cpus_1.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus_1.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus_1.itb.write_hits                 0                       # DTB write hits
system.switch_cpus_1.itb.write_misses               0                       # DTB write misses
system.switch_cpus_1.memDep0.conflictingLoads       834566                       # Number of conflicting loads.
system.switch_cpus_1.memDep0.conflictingStores       268126                       # Number of conflicting stores.
system.switch_cpus_1.memDep0.insertedLoads      6501469                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus_1.memDep0.insertedStores      1749506                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus_1.numCycles               78754004                       # number of cpu cycles simulated
system.switch_cpus_1.rename.RENAME:BlockCycles     47719972                       # Number of cycles rename is blocking
system.switch_cpus_1.rename.RENAME:CommittedMaps      7339942                       # Number of HB maps that are committed
system.switch_cpus_1.rename.RENAME:IQFullEvents       136036                       # Number of times rename has blocked due to IQ full
system.switch_cpus_1.rename.RENAME:IdleCycles      8290898                       # Number of cycles rename is idle
system.switch_cpus_1.rename.RENAME:LSQFullEvents      2703183                       # Number of times rename has blocked due to LSQ full
system.switch_cpus_1.rename.RENAME:ROBFullEvents        72046                       # Number of times rename has blocked due to ROB full
system.switch_cpus_1.rename.RENAME:RenameLookups     37525466                       # Number of register rename lookups that rename has made
system.switch_cpus_1.rename.RENAME:RenamedInsts     24986575                       # Number of instructions processed by rename
system.switch_cpus_1.rename.RENAME:RenamedOperands     16998327                       # Number of destination operands rename has renamed
system.switch_cpus_1.rename.RENAME:RunCycles      3951154                       # Number of cycles rename is running
system.switch_cpus_1.rename.RENAME:SquashCycles      1345590                       # Number of cycles rename is squashing
system.switch_cpus_1.rename.RENAME:UnblockCycles      2883279                       # Number of cycles rename is unblocking
system.switch_cpus_1.rename.RENAME:UndoneMaps      9658315                       # Number of HB maps that are undone due to squashing
system.switch_cpus_1.rename.RENAME:serializeStallCycles            0                       # count of cycles rename stalled for serializing inst
system.switch_cpus_1.rename.RENAME:serializingInsts            0                       # count of serializing insts renamed
system.switch_cpus_1.rename.RENAME:skidInsts      4991431                       # count of insts added to the skid buffer
system.switch_cpus_1.rename.RENAME:tempSerializingInsts            0                       # count of temporary serializing insts renamed
system.switch_cpus_1.timesIdled                349371                       # Number of times that the entire CPU went into an idle state and unscheduled itself

---------- End Simulation Statistics   ----------
