
ModuleSim.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000198  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00003a24  080001a0  080001a0  000011a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000298  08003bc4  08003bc4  00004bc4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08003e5c  08003e5c  00005090  2**0
                  CONTENTS
  4 .ARM          00000008  08003e5c  08003e5c  00004e5c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08003e64  08003e64  00005090  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08003e64  08003e64  00004e64  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08003e68  08003e68  00004e68  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000090  20000000  08003e6c  00005000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000001fc  20000090  08003efc  00005090  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000028c  08003efc  0000528c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00005090  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000aa15  00000000  00000000  000050c0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001f6c  00000000  00000000  0000fad5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000008e8  00000000  00000000  00011a48  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000006c2  00000000  00000000  00012330  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00016b77  00000000  00000000  000129f2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000bc83  00000000  00000000  00029569  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00086e8c  00000000  00000000  000351ec  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000bc078  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00002844  00000000  00000000  000bc0bc  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000066  00000000  00000000  000be900  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	@ (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	@ (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	@ (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	20000090 	.word	0x20000090
 80001bc:	00000000 	.word	0x00000000
 80001c0:	08003bac 	.word	0x08003bac

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	@ (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	@ (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	@ (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	20000094 	.word	0x20000094
 80001dc:	08003bac 	.word	0x08003bac

080001e0 <strlen>:
 80001e0:	4603      	mov	r3, r0
 80001e2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001e6:	2a00      	cmp	r2, #0
 80001e8:	d1fb      	bne.n	80001e2 <strlen+0x2>
 80001ea:	1a18      	subs	r0, r3, r0
 80001ec:	3801      	subs	r0, #1
 80001ee:	4770      	bx	lr

080001f0 <memchr>:
 80001f0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001f4:	2a10      	cmp	r2, #16
 80001f6:	db2b      	blt.n	8000250 <memchr+0x60>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	d008      	beq.n	8000210 <memchr+0x20>
 80001fe:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000202:	3a01      	subs	r2, #1
 8000204:	428b      	cmp	r3, r1
 8000206:	d02d      	beq.n	8000264 <memchr+0x74>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	b342      	cbz	r2, 8000260 <memchr+0x70>
 800020e:	d1f6      	bne.n	80001fe <memchr+0xe>
 8000210:	b4f0      	push	{r4, r5, r6, r7}
 8000212:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000216:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800021a:	f022 0407 	bic.w	r4, r2, #7
 800021e:	f07f 0700 	mvns.w	r7, #0
 8000222:	2300      	movs	r3, #0
 8000224:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000228:	3c08      	subs	r4, #8
 800022a:	ea85 0501 	eor.w	r5, r5, r1
 800022e:	ea86 0601 	eor.w	r6, r6, r1
 8000232:	fa85 f547 	uadd8	r5, r5, r7
 8000236:	faa3 f587 	sel	r5, r3, r7
 800023a:	fa86 f647 	uadd8	r6, r6, r7
 800023e:	faa5 f687 	sel	r6, r5, r7
 8000242:	b98e      	cbnz	r6, 8000268 <memchr+0x78>
 8000244:	d1ee      	bne.n	8000224 <memchr+0x34>
 8000246:	bcf0      	pop	{r4, r5, r6, r7}
 8000248:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800024c:	f002 0207 	and.w	r2, r2, #7
 8000250:	b132      	cbz	r2, 8000260 <memchr+0x70>
 8000252:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000256:	3a01      	subs	r2, #1
 8000258:	ea83 0301 	eor.w	r3, r3, r1
 800025c:	b113      	cbz	r3, 8000264 <memchr+0x74>
 800025e:	d1f8      	bne.n	8000252 <memchr+0x62>
 8000260:	2000      	movs	r0, #0
 8000262:	4770      	bx	lr
 8000264:	3801      	subs	r0, #1
 8000266:	4770      	bx	lr
 8000268:	2d00      	cmp	r5, #0
 800026a:	bf06      	itte	eq
 800026c:	4635      	moveq	r5, r6
 800026e:	3803      	subeq	r0, #3
 8000270:	3807      	subne	r0, #7
 8000272:	f015 0f01 	tst.w	r5, #1
 8000276:	d107      	bne.n	8000288 <memchr+0x98>
 8000278:	3001      	adds	r0, #1
 800027a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800027e:	bf02      	ittt	eq
 8000280:	3001      	addeq	r0, #1
 8000282:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000286:	3001      	addeq	r0, #1
 8000288:	bcf0      	pop	{r4, r5, r6, r7}
 800028a:	3801      	subs	r0, #1
 800028c:	4770      	bx	lr
 800028e:	bf00      	nop

08000290 <__aeabi_uldivmod>:
 8000290:	b953      	cbnz	r3, 80002a8 <__aeabi_uldivmod+0x18>
 8000292:	b94a      	cbnz	r2, 80002a8 <__aeabi_uldivmod+0x18>
 8000294:	2900      	cmp	r1, #0
 8000296:	bf08      	it	eq
 8000298:	2800      	cmpeq	r0, #0
 800029a:	bf1c      	itt	ne
 800029c:	f04f 31ff 	movne.w	r1, #4294967295
 80002a0:	f04f 30ff 	movne.w	r0, #4294967295
 80002a4:	f000 b96a 	b.w	800057c <__aeabi_idiv0>
 80002a8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002ac:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002b0:	f000 f806 	bl	80002c0 <__udivmoddi4>
 80002b4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002b8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002bc:	b004      	add	sp, #16
 80002be:	4770      	bx	lr

080002c0 <__udivmoddi4>:
 80002c0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002c4:	9d08      	ldr	r5, [sp, #32]
 80002c6:	460c      	mov	r4, r1
 80002c8:	2b00      	cmp	r3, #0
 80002ca:	d14e      	bne.n	800036a <__udivmoddi4+0xaa>
 80002cc:	4694      	mov	ip, r2
 80002ce:	458c      	cmp	ip, r1
 80002d0:	4686      	mov	lr, r0
 80002d2:	fab2 f282 	clz	r2, r2
 80002d6:	d962      	bls.n	800039e <__udivmoddi4+0xde>
 80002d8:	b14a      	cbz	r2, 80002ee <__udivmoddi4+0x2e>
 80002da:	f1c2 0320 	rsb	r3, r2, #32
 80002de:	4091      	lsls	r1, r2
 80002e0:	fa20 f303 	lsr.w	r3, r0, r3
 80002e4:	fa0c fc02 	lsl.w	ip, ip, r2
 80002e8:	4319      	orrs	r1, r3
 80002ea:	fa00 fe02 	lsl.w	lr, r0, r2
 80002ee:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80002f2:	fa1f f68c 	uxth.w	r6, ip
 80002f6:	fbb1 f4f7 	udiv	r4, r1, r7
 80002fa:	ea4f 431e 	mov.w	r3, lr, lsr #16
 80002fe:	fb07 1114 	mls	r1, r7, r4, r1
 8000302:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000306:	fb04 f106 	mul.w	r1, r4, r6
 800030a:	4299      	cmp	r1, r3
 800030c:	d90a      	bls.n	8000324 <__udivmoddi4+0x64>
 800030e:	eb1c 0303 	adds.w	r3, ip, r3
 8000312:	f104 30ff 	add.w	r0, r4, #4294967295
 8000316:	f080 8112 	bcs.w	800053e <__udivmoddi4+0x27e>
 800031a:	4299      	cmp	r1, r3
 800031c:	f240 810f 	bls.w	800053e <__udivmoddi4+0x27e>
 8000320:	3c02      	subs	r4, #2
 8000322:	4463      	add	r3, ip
 8000324:	1a59      	subs	r1, r3, r1
 8000326:	fa1f f38e 	uxth.w	r3, lr
 800032a:	fbb1 f0f7 	udiv	r0, r1, r7
 800032e:	fb07 1110 	mls	r1, r7, r0, r1
 8000332:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000336:	fb00 f606 	mul.w	r6, r0, r6
 800033a:	429e      	cmp	r6, r3
 800033c:	d90a      	bls.n	8000354 <__udivmoddi4+0x94>
 800033e:	eb1c 0303 	adds.w	r3, ip, r3
 8000342:	f100 31ff 	add.w	r1, r0, #4294967295
 8000346:	f080 80fc 	bcs.w	8000542 <__udivmoddi4+0x282>
 800034a:	429e      	cmp	r6, r3
 800034c:	f240 80f9 	bls.w	8000542 <__udivmoddi4+0x282>
 8000350:	4463      	add	r3, ip
 8000352:	3802      	subs	r0, #2
 8000354:	1b9b      	subs	r3, r3, r6
 8000356:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 800035a:	2100      	movs	r1, #0
 800035c:	b11d      	cbz	r5, 8000366 <__udivmoddi4+0xa6>
 800035e:	40d3      	lsrs	r3, r2
 8000360:	2200      	movs	r2, #0
 8000362:	e9c5 3200 	strd	r3, r2, [r5]
 8000366:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800036a:	428b      	cmp	r3, r1
 800036c:	d905      	bls.n	800037a <__udivmoddi4+0xba>
 800036e:	b10d      	cbz	r5, 8000374 <__udivmoddi4+0xb4>
 8000370:	e9c5 0100 	strd	r0, r1, [r5]
 8000374:	2100      	movs	r1, #0
 8000376:	4608      	mov	r0, r1
 8000378:	e7f5      	b.n	8000366 <__udivmoddi4+0xa6>
 800037a:	fab3 f183 	clz	r1, r3
 800037e:	2900      	cmp	r1, #0
 8000380:	d146      	bne.n	8000410 <__udivmoddi4+0x150>
 8000382:	42a3      	cmp	r3, r4
 8000384:	d302      	bcc.n	800038c <__udivmoddi4+0xcc>
 8000386:	4290      	cmp	r0, r2
 8000388:	f0c0 80f0 	bcc.w	800056c <__udivmoddi4+0x2ac>
 800038c:	1a86      	subs	r6, r0, r2
 800038e:	eb64 0303 	sbc.w	r3, r4, r3
 8000392:	2001      	movs	r0, #1
 8000394:	2d00      	cmp	r5, #0
 8000396:	d0e6      	beq.n	8000366 <__udivmoddi4+0xa6>
 8000398:	e9c5 6300 	strd	r6, r3, [r5]
 800039c:	e7e3      	b.n	8000366 <__udivmoddi4+0xa6>
 800039e:	2a00      	cmp	r2, #0
 80003a0:	f040 8090 	bne.w	80004c4 <__udivmoddi4+0x204>
 80003a4:	eba1 040c 	sub.w	r4, r1, ip
 80003a8:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80003ac:	fa1f f78c 	uxth.w	r7, ip
 80003b0:	2101      	movs	r1, #1
 80003b2:	fbb4 f6f8 	udiv	r6, r4, r8
 80003b6:	ea4f 431e 	mov.w	r3, lr, lsr #16
 80003ba:	fb08 4416 	mls	r4, r8, r6, r4
 80003be:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 80003c2:	fb07 f006 	mul.w	r0, r7, r6
 80003c6:	4298      	cmp	r0, r3
 80003c8:	d908      	bls.n	80003dc <__udivmoddi4+0x11c>
 80003ca:	eb1c 0303 	adds.w	r3, ip, r3
 80003ce:	f106 34ff 	add.w	r4, r6, #4294967295
 80003d2:	d202      	bcs.n	80003da <__udivmoddi4+0x11a>
 80003d4:	4298      	cmp	r0, r3
 80003d6:	f200 80cd 	bhi.w	8000574 <__udivmoddi4+0x2b4>
 80003da:	4626      	mov	r6, r4
 80003dc:	1a1c      	subs	r4, r3, r0
 80003de:	fa1f f38e 	uxth.w	r3, lr
 80003e2:	fbb4 f0f8 	udiv	r0, r4, r8
 80003e6:	fb08 4410 	mls	r4, r8, r0, r4
 80003ea:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 80003ee:	fb00 f707 	mul.w	r7, r0, r7
 80003f2:	429f      	cmp	r7, r3
 80003f4:	d908      	bls.n	8000408 <__udivmoddi4+0x148>
 80003f6:	eb1c 0303 	adds.w	r3, ip, r3
 80003fa:	f100 34ff 	add.w	r4, r0, #4294967295
 80003fe:	d202      	bcs.n	8000406 <__udivmoddi4+0x146>
 8000400:	429f      	cmp	r7, r3
 8000402:	f200 80b0 	bhi.w	8000566 <__udivmoddi4+0x2a6>
 8000406:	4620      	mov	r0, r4
 8000408:	1bdb      	subs	r3, r3, r7
 800040a:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 800040e:	e7a5      	b.n	800035c <__udivmoddi4+0x9c>
 8000410:	f1c1 0620 	rsb	r6, r1, #32
 8000414:	408b      	lsls	r3, r1
 8000416:	fa22 f706 	lsr.w	r7, r2, r6
 800041a:	431f      	orrs	r7, r3
 800041c:	fa20 fc06 	lsr.w	ip, r0, r6
 8000420:	fa04 f301 	lsl.w	r3, r4, r1
 8000424:	ea43 030c 	orr.w	r3, r3, ip
 8000428:	40f4      	lsrs	r4, r6
 800042a:	fa00 f801 	lsl.w	r8, r0, r1
 800042e:	0c38      	lsrs	r0, r7, #16
 8000430:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000434:	fbb4 fef0 	udiv	lr, r4, r0
 8000438:	fa1f fc87 	uxth.w	ip, r7
 800043c:	fb00 441e 	mls	r4, r0, lr, r4
 8000440:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000444:	fb0e f90c 	mul.w	r9, lr, ip
 8000448:	45a1      	cmp	r9, r4
 800044a:	fa02 f201 	lsl.w	r2, r2, r1
 800044e:	d90a      	bls.n	8000466 <__udivmoddi4+0x1a6>
 8000450:	193c      	adds	r4, r7, r4
 8000452:	f10e 3aff 	add.w	sl, lr, #4294967295
 8000456:	f080 8084 	bcs.w	8000562 <__udivmoddi4+0x2a2>
 800045a:	45a1      	cmp	r9, r4
 800045c:	f240 8081 	bls.w	8000562 <__udivmoddi4+0x2a2>
 8000460:	f1ae 0e02 	sub.w	lr, lr, #2
 8000464:	443c      	add	r4, r7
 8000466:	eba4 0409 	sub.w	r4, r4, r9
 800046a:	fa1f f983 	uxth.w	r9, r3
 800046e:	fbb4 f3f0 	udiv	r3, r4, r0
 8000472:	fb00 4413 	mls	r4, r0, r3, r4
 8000476:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 800047a:	fb03 fc0c 	mul.w	ip, r3, ip
 800047e:	45a4      	cmp	ip, r4
 8000480:	d907      	bls.n	8000492 <__udivmoddi4+0x1d2>
 8000482:	193c      	adds	r4, r7, r4
 8000484:	f103 30ff 	add.w	r0, r3, #4294967295
 8000488:	d267      	bcs.n	800055a <__udivmoddi4+0x29a>
 800048a:	45a4      	cmp	ip, r4
 800048c:	d965      	bls.n	800055a <__udivmoddi4+0x29a>
 800048e:	3b02      	subs	r3, #2
 8000490:	443c      	add	r4, r7
 8000492:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 8000496:	fba0 9302 	umull	r9, r3, r0, r2
 800049a:	eba4 040c 	sub.w	r4, r4, ip
 800049e:	429c      	cmp	r4, r3
 80004a0:	46ce      	mov	lr, r9
 80004a2:	469c      	mov	ip, r3
 80004a4:	d351      	bcc.n	800054a <__udivmoddi4+0x28a>
 80004a6:	d04e      	beq.n	8000546 <__udivmoddi4+0x286>
 80004a8:	b155      	cbz	r5, 80004c0 <__udivmoddi4+0x200>
 80004aa:	ebb8 030e 	subs.w	r3, r8, lr
 80004ae:	eb64 040c 	sbc.w	r4, r4, ip
 80004b2:	fa04 f606 	lsl.w	r6, r4, r6
 80004b6:	40cb      	lsrs	r3, r1
 80004b8:	431e      	orrs	r6, r3
 80004ba:	40cc      	lsrs	r4, r1
 80004bc:	e9c5 6400 	strd	r6, r4, [r5]
 80004c0:	2100      	movs	r1, #0
 80004c2:	e750      	b.n	8000366 <__udivmoddi4+0xa6>
 80004c4:	f1c2 0320 	rsb	r3, r2, #32
 80004c8:	fa20 f103 	lsr.w	r1, r0, r3
 80004cc:	fa0c fc02 	lsl.w	ip, ip, r2
 80004d0:	fa24 f303 	lsr.w	r3, r4, r3
 80004d4:	4094      	lsls	r4, r2
 80004d6:	430c      	orrs	r4, r1
 80004d8:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80004dc:	fa00 fe02 	lsl.w	lr, r0, r2
 80004e0:	fa1f f78c 	uxth.w	r7, ip
 80004e4:	fbb3 f0f8 	udiv	r0, r3, r8
 80004e8:	fb08 3110 	mls	r1, r8, r0, r3
 80004ec:	0c23      	lsrs	r3, r4, #16
 80004ee:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80004f2:	fb00 f107 	mul.w	r1, r0, r7
 80004f6:	4299      	cmp	r1, r3
 80004f8:	d908      	bls.n	800050c <__udivmoddi4+0x24c>
 80004fa:	eb1c 0303 	adds.w	r3, ip, r3
 80004fe:	f100 36ff 	add.w	r6, r0, #4294967295
 8000502:	d22c      	bcs.n	800055e <__udivmoddi4+0x29e>
 8000504:	4299      	cmp	r1, r3
 8000506:	d92a      	bls.n	800055e <__udivmoddi4+0x29e>
 8000508:	3802      	subs	r0, #2
 800050a:	4463      	add	r3, ip
 800050c:	1a5b      	subs	r3, r3, r1
 800050e:	b2a4      	uxth	r4, r4
 8000510:	fbb3 f1f8 	udiv	r1, r3, r8
 8000514:	fb08 3311 	mls	r3, r8, r1, r3
 8000518:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 800051c:	fb01 f307 	mul.w	r3, r1, r7
 8000520:	42a3      	cmp	r3, r4
 8000522:	d908      	bls.n	8000536 <__udivmoddi4+0x276>
 8000524:	eb1c 0404 	adds.w	r4, ip, r4
 8000528:	f101 36ff 	add.w	r6, r1, #4294967295
 800052c:	d213      	bcs.n	8000556 <__udivmoddi4+0x296>
 800052e:	42a3      	cmp	r3, r4
 8000530:	d911      	bls.n	8000556 <__udivmoddi4+0x296>
 8000532:	3902      	subs	r1, #2
 8000534:	4464      	add	r4, ip
 8000536:	1ae4      	subs	r4, r4, r3
 8000538:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800053c:	e739      	b.n	80003b2 <__udivmoddi4+0xf2>
 800053e:	4604      	mov	r4, r0
 8000540:	e6f0      	b.n	8000324 <__udivmoddi4+0x64>
 8000542:	4608      	mov	r0, r1
 8000544:	e706      	b.n	8000354 <__udivmoddi4+0x94>
 8000546:	45c8      	cmp	r8, r9
 8000548:	d2ae      	bcs.n	80004a8 <__udivmoddi4+0x1e8>
 800054a:	ebb9 0e02 	subs.w	lr, r9, r2
 800054e:	eb63 0c07 	sbc.w	ip, r3, r7
 8000552:	3801      	subs	r0, #1
 8000554:	e7a8      	b.n	80004a8 <__udivmoddi4+0x1e8>
 8000556:	4631      	mov	r1, r6
 8000558:	e7ed      	b.n	8000536 <__udivmoddi4+0x276>
 800055a:	4603      	mov	r3, r0
 800055c:	e799      	b.n	8000492 <__udivmoddi4+0x1d2>
 800055e:	4630      	mov	r0, r6
 8000560:	e7d4      	b.n	800050c <__udivmoddi4+0x24c>
 8000562:	46d6      	mov	lr, sl
 8000564:	e77f      	b.n	8000466 <__udivmoddi4+0x1a6>
 8000566:	4463      	add	r3, ip
 8000568:	3802      	subs	r0, #2
 800056a:	e74d      	b.n	8000408 <__udivmoddi4+0x148>
 800056c:	4606      	mov	r6, r0
 800056e:	4623      	mov	r3, r4
 8000570:	4608      	mov	r0, r1
 8000572:	e70f      	b.n	8000394 <__udivmoddi4+0xd4>
 8000574:	3e02      	subs	r6, #2
 8000576:	4463      	add	r3, ip
 8000578:	e730      	b.n	80003dc <__udivmoddi4+0x11c>
 800057a:	bf00      	nop

0800057c <__aeabi_idiv0>:
 800057c:	4770      	bx	lr
 800057e:	bf00      	nop

08000580 <InitBufferNoDynamic>:

void DecIterator( itrBuffer_t* pIterator  );


void InitBufferNoDynamic(  buffer_t* pSBuffer , void* pBuffer , sizeBuffer numberOfElements  ,size_t kindBuffer )
{
 8000580:	b580      	push	{r7, lr}
 8000582:	b084      	sub	sp, #16
 8000584:	af00      	add	r7, sp, #0
 8000586:	60f8      	str	r0, [r7, #12]
 8000588:	60b9      	str	r1, [r7, #8]
 800058a:	603b      	str	r3, [r7, #0]
 800058c:	4613      	mov	r3, r2
 800058e:	80fb      	strh	r3, [r7, #6]


	pSBuffer->pBuffer = pBuffer ;
 8000590:	68fb      	ldr	r3, [r7, #12]
 8000592:	68ba      	ldr	r2, [r7, #8]
 8000594:	601a      	str	r2, [r3, #0]
	pSBuffer->typeVariable = kindBuffer ;
 8000596:	68fb      	ldr	r3, [r7, #12]
 8000598:	683a      	ldr	r2, [r7, #0]
 800059a:	605a      	str	r2, [r3, #4]
	pSBuffer->Parameters[ SIZE_BUFFER ] = numberOfElements ;
 800059c:	68fb      	ldr	r3, [r7, #12]
 800059e:	88fa      	ldrh	r2, [r7, #6]
 80005a0:	819a      	strh	r2, [r3, #12]

	ResetBuffer( pSBuffer );
 80005a2:	68f8      	ldr	r0, [r7, #12]
 80005a4:	f000 f804 	bl	80005b0 <ResetBuffer>
}
 80005a8:	bf00      	nop
 80005aa:	3710      	adds	r7, #16
 80005ac:	46bd      	mov	sp, r7
 80005ae:	bd80      	pop	{r7, pc}

080005b0 <ResetBuffer>:


void ResetBuffer( buffer_t* pSBuffer )
{
 80005b0:	b580      	push	{r7, lr}
 80005b2:	b082      	sub	sp, #8
 80005b4:	af00      	add	r7, sp, #0
 80005b6:	6078      	str	r0, [r7, #4]
	memset( pSBuffer->pBuffer , '\0' , (pSBuffer->Parameters[ SIZE_BUFFER ]) * pSBuffer->typeVariable );
 80005b8:	687b      	ldr	r3, [r7, #4]
 80005ba:	6818      	ldr	r0, [r3, #0]
 80005bc:	687b      	ldr	r3, [r7, #4]
 80005be:	899b      	ldrh	r3, [r3, #12]
 80005c0:	461a      	mov	r2, r3
 80005c2:	687b      	ldr	r3, [r7, #4]
 80005c4:	685b      	ldr	r3, [r3, #4]
 80005c6:	fb02 f303 	mul.w	r3, r2, r3
 80005ca:	461a      	mov	r2, r3
 80005cc:	2100      	movs	r1, #0
 80005ce:	f002 feff 	bl	80033d0 <memset>


	pSBuffer->Parameters[ WRITE_ITERATOR ] = 0 ;
 80005d2:	687b      	ldr	r3, [r7, #4]
 80005d4:	2200      	movs	r2, #0
 80005d6:	811a      	strh	r2, [r3, #8]
	pSBuffer->Parameters[ READ_ITERATOR  ] = 0 ;
 80005d8:	687b      	ldr	r3, [r7, #4]
 80005da:	2200      	movs	r2, #0
 80005dc:	815a      	strh	r2, [r3, #10]
	pSBuffer->Parameters[ NUMBER_OF_ELEMENTS  ] = 0 ;
 80005de:	687b      	ldr	r3, [r7, #4]
 80005e0:	2200      	movs	r2, #0
 80005e2:	81da      	strh	r2, [r3, #14]
}
 80005e4:	bf00      	nop
 80005e6:	3708      	adds	r7, #8
 80005e8:	46bd      	mov	sp, r7
 80005ea:	bd80      	pop	{r7, pc}

080005ec <WriteBuffer>:

	return pStructTemporal ;
}

void WriteBuffer( buffer_t* pSBuffer , void* pElement )
{
 80005ec:	b580      	push	{r7, lr}
 80005ee:	b082      	sub	sp, #8
 80005f0:	af00      	add	r7, sp, #0
 80005f2:	6078      	str	r0, [r7, #4]
 80005f4:	6039      	str	r1, [r7, #0]

	memcpy( ReturnCurrentPositionBuffer( pSBuffer , pSBuffer->Parameters[WRITE_ITERATOR]  ) , pElement ,  pSBuffer->typeVariable );
 80005f6:	687b      	ldr	r3, [r7, #4]
 80005f8:	891b      	ldrh	r3, [r3, #8]
 80005fa:	b2db      	uxtb	r3, r3
 80005fc:	4619      	mov	r1, r3
 80005fe:	6878      	ldr	r0, [r7, #4]
 8000600:	f000 f83e 	bl	8000680 <ReturnCurrentPositionBuffer>
 8000604:	687b      	ldr	r3, [r7, #4]
 8000606:	685b      	ldr	r3, [r3, #4]
 8000608:	461a      	mov	r2, r3
 800060a:	6839      	ldr	r1, [r7, #0]
 800060c:	f002 ff40 	bl	8003490 <memcpy>

	IncIterator( &pSBuffer->Parameters[ WRITE_ITERATOR ] , pSBuffer->Parameters[ SIZE_BUFFER ]);
 8000610:	687b      	ldr	r3, [r7, #4]
 8000612:	f103 0208 	add.w	r2, r3, #8
 8000616:	687b      	ldr	r3, [r7, #4]
 8000618:	899b      	ldrh	r3, [r3, #12]
 800061a:	4619      	mov	r1, r3
 800061c:	4610      	mov	r0, r2
 800061e:	f000 f881 	bl	8000724 <IncIterator>
	IncIterator( &pSBuffer->Parameters[ NUMBER_OF_ELEMENTS ] , pSBuffer->Parameters[ SIZE_BUFFER ]);
 8000622:	687b      	ldr	r3, [r7, #4]
 8000624:	f103 020e 	add.w	r2, r3, #14
 8000628:	687b      	ldr	r3, [r7, #4]
 800062a:	899b      	ldrh	r3, [r3, #12]
 800062c:	4619      	mov	r1, r3
 800062e:	4610      	mov	r0, r2
 8000630:	f000 f878 	bl	8000724 <IncIterator>

}
 8000634:	bf00      	nop
 8000636:	3708      	adds	r7, #8
 8000638:	46bd      	mov	sp, r7
 800063a:	bd80      	pop	{r7, pc}

0800063c <ReadBuffer>:

void* ReadBuffer( buffer_t* pSBuffer )
{
 800063c:	b580      	push	{r7, lr}
 800063e:	b084      	sub	sp, #16
 8000640:	af00      	add	r7, sp, #0
 8000642:	6078      	str	r0, [r7, #4]
	void* pTemporalData = NULL ;
 8000644:	2300      	movs	r3, #0
 8000646:	60fb      	str	r3, [r7, #12]

	//save pointer variable for buffer
	pTemporalData = ReturnCurrentPositionBuffer( pSBuffer , pSBuffer->Parameters[ READ_ITERATOR ] );
 8000648:	687b      	ldr	r3, [r7, #4]
 800064a:	895b      	ldrh	r3, [r3, #10]
 800064c:	b2db      	uxtb	r3, r3
 800064e:	4619      	mov	r1, r3
 8000650:	6878      	ldr	r0, [r7, #4]
 8000652:	f000 f815 	bl	8000680 <ReturnCurrentPositionBuffer>
 8000656:	60f8      	str	r0, [r7, #12]

	IncIterator( &pSBuffer->Parameters[ READ_ITERATOR ] , pSBuffer->Parameters[ SIZE_BUFFER ]);
 8000658:	687b      	ldr	r3, [r7, #4]
 800065a:	f103 020a 	add.w	r2, r3, #10
 800065e:	687b      	ldr	r3, [r7, #4]
 8000660:	899b      	ldrh	r3, [r3, #12]
 8000662:	4619      	mov	r1, r3
 8000664:	4610      	mov	r0, r2
 8000666:	f000 f85d 	bl	8000724 <IncIterator>
	DecIterator( &pSBuffer->Parameters[ NUMBER_OF_ELEMENTS ] );
 800066a:	687b      	ldr	r3, [r7, #4]
 800066c:	330e      	adds	r3, #14
 800066e:	4618      	mov	r0, r3
 8000670:	f000 f873 	bl	800075a <DecIterator>

	return pTemporalData;
 8000674:	68fb      	ldr	r3, [r7, #12]
}
 8000676:	4618      	mov	r0, r3
 8000678:	3710      	adds	r7, #16
 800067a:	46bd      	mov	sp, r7
 800067c:	bd80      	pop	{r7, pc}
	...

08000680 <ReturnCurrentPositionBuffer>:

void* ReturnCurrentPositionBuffer( buffer_t* pParameters  , uint8_t itrType )
{
 8000680:	b480      	push	{r7}
 8000682:	b089      	sub	sp, #36	@ 0x24
 8000684:	af00      	add	r7, sp, #0
 8000686:	6078      	str	r0, [r7, #4]
 8000688:	460b      	mov	r3, r1
 800068a:	70fb      	strb	r3, [r7, #3]

	void* pCurrentPosition = NULL;
 800068c:	2300      	movs	r3, #0
 800068e:	61fb      	str	r3, [r7, #28]
	uint8_t*	pCurretnBufferByte = NULL;
 8000690:	2300      	movs	r3, #0
 8000692:	61bb      	str	r3, [r7, #24]
	uint16_t* 	pCurretnBuffer2Bytes = NULL;
 8000694:	2300      	movs	r3, #0
 8000696:	617b      	str	r3, [r7, #20]
	uint32_t* 	pCurretnBuffer4Bytes = NULL;
 8000698:	2300      	movs	r3, #0
 800069a:	613b      	str	r3, [r7, #16]
	uint64_t* 	pCurretnBuffer8Bytes = NULL;
 800069c:	2300      	movs	r3, #0
 800069e:	60fb      	str	r3, [r7, #12]

	switch( pParameters->typeVariable )
 80006a0:	687b      	ldr	r3, [r7, #4]
 80006a2:	685b      	ldr	r3, [r3, #4]
 80006a4:	3b01      	subs	r3, #1
 80006a6:	2b07      	cmp	r3, #7
 80006a8:	d834      	bhi.n	8000714 <ReturnCurrentPositionBuffer+0x94>
 80006aa:	a201      	add	r2, pc, #4	@ (adr r2, 80006b0 <ReturnCurrentPositionBuffer+0x30>)
 80006ac:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80006b0:	080006d1 	.word	0x080006d1
 80006b4:	080006e1 	.word	0x080006e1
 80006b8:	08000715 	.word	0x08000715
 80006bc:	080006f3 	.word	0x080006f3
 80006c0:	08000715 	.word	0x08000715
 80006c4:	08000715 	.word	0x08000715
 80006c8:	08000715 	.word	0x08000715
 80006cc:	08000705 	.word	0x08000705
		{
			case 1 :
				pCurretnBufferByte = (uint8_t*)pParameters->pBuffer ;
 80006d0:	687b      	ldr	r3, [r7, #4]
 80006d2:	681b      	ldr	r3, [r3, #0]
 80006d4:	61bb      	str	r3, [r7, #24]
				pCurrentPosition = (void*)&pCurretnBufferByte[ itrType ];
 80006d6:	78fb      	ldrb	r3, [r7, #3]
 80006d8:	69ba      	ldr	r2, [r7, #24]
 80006da:	4413      	add	r3, r2
 80006dc:	61fb      	str	r3, [r7, #28]
				break;
 80006de:	e019      	b.n	8000714 <ReturnCurrentPositionBuffer+0x94>

			case 2 :
				pCurretnBuffer2Bytes = (uint16_t*)pParameters->pBuffer ;
 80006e0:	687b      	ldr	r3, [r7, #4]
 80006e2:	681b      	ldr	r3, [r3, #0]
 80006e4:	617b      	str	r3, [r7, #20]
				pCurrentPosition = (void*)&pCurretnBuffer2Bytes[ itrType ];
 80006e6:	78fb      	ldrb	r3, [r7, #3]
 80006e8:	005b      	lsls	r3, r3, #1
 80006ea:	697a      	ldr	r2, [r7, #20]
 80006ec:	4413      	add	r3, r2
 80006ee:	61fb      	str	r3, [r7, #28]
				break;
 80006f0:	e010      	b.n	8000714 <ReturnCurrentPositionBuffer+0x94>

			case 4 :
				pCurretnBuffer4Bytes = (uint32_t*)pParameters->pBuffer ;
 80006f2:	687b      	ldr	r3, [r7, #4]
 80006f4:	681b      	ldr	r3, [r3, #0]
 80006f6:	613b      	str	r3, [r7, #16]
				pCurrentPosition = (void*)&pCurretnBuffer4Bytes[itrType ];
 80006f8:	78fb      	ldrb	r3, [r7, #3]
 80006fa:	009b      	lsls	r3, r3, #2
 80006fc:	693a      	ldr	r2, [r7, #16]
 80006fe:	4413      	add	r3, r2
 8000700:	61fb      	str	r3, [r7, #28]
				break;
 8000702:	e007      	b.n	8000714 <ReturnCurrentPositionBuffer+0x94>

			case 8 :
				pCurretnBuffer8Bytes = (uint64_t*)pParameters->pBuffer ;
 8000704:	687b      	ldr	r3, [r7, #4]
 8000706:	681b      	ldr	r3, [r3, #0]
 8000708:	60fb      	str	r3, [r7, #12]
				pCurrentPosition = (void*)&pCurretnBuffer8Bytes[ itrType ];
 800070a:	78fb      	ldrb	r3, [r7, #3]
 800070c:	00db      	lsls	r3, r3, #3
 800070e:	68fa      	ldr	r2, [r7, #12]
 8000710:	4413      	add	r3, r2
 8000712:	61fb      	str	r3, [r7, #28]

			default:
				//posible Code For Structs being Careful

		}
	return pCurrentPosition;
 8000714:	69fb      	ldr	r3, [r7, #28]
}
 8000716:	4618      	mov	r0, r3
 8000718:	3724      	adds	r7, #36	@ 0x24
 800071a:	46bd      	mov	sp, r7
 800071c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000720:	4770      	bx	lr
 8000722:	bf00      	nop

08000724 <IncIterator>:


void IncIterator( itrBuffer_t* pIterator , const itrBuffer_t  limitIterator  )
{
 8000724:	b480      	push	{r7}
 8000726:	b083      	sub	sp, #12
 8000728:	af00      	add	r7, sp, #0
 800072a:	6078      	str	r0, [r7, #4]
 800072c:	460b      	mov	r3, r1
 800072e:	807b      	strh	r3, [r7, #2]

	(  *pIterator >= limitIterator ) ? *pIterator = 0 : (*pIterator)++;
 8000730:	687b      	ldr	r3, [r7, #4]
 8000732:	881b      	ldrh	r3, [r3, #0]
 8000734:	887a      	ldrh	r2, [r7, #2]
 8000736:	429a      	cmp	r2, r3
 8000738:	d803      	bhi.n	8000742 <IncIterator+0x1e>
 800073a:	687b      	ldr	r3, [r7, #4]
 800073c:	2200      	movs	r2, #0
 800073e:	801a      	strh	r2, [r3, #0]

}
 8000740:	e005      	b.n	800074e <IncIterator+0x2a>
	(  *pIterator >= limitIterator ) ? *pIterator = 0 : (*pIterator)++;
 8000742:	687b      	ldr	r3, [r7, #4]
 8000744:	881b      	ldrh	r3, [r3, #0]
 8000746:	3301      	adds	r3, #1
 8000748:	b29a      	uxth	r2, r3
 800074a:	687b      	ldr	r3, [r7, #4]
 800074c:	801a      	strh	r2, [r3, #0]
}
 800074e:	bf00      	nop
 8000750:	370c      	adds	r7, #12
 8000752:	46bd      	mov	sp, r7
 8000754:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000758:	4770      	bx	lr

0800075a <DecIterator>:

void DecIterator( itrBuffer_t* pIterator  )
{
 800075a:	b480      	push	{r7}
 800075c:	b083      	sub	sp, #12
 800075e:	af00      	add	r7, sp, #0
 8000760:	6078      	str	r0, [r7, #4]

	(  *pIterator == 0 ) ? *pIterator = 0 : (*pIterator)--;
 8000762:	687b      	ldr	r3, [r7, #4]
 8000764:	881b      	ldrh	r3, [r3, #0]
 8000766:	2b00      	cmp	r3, #0
 8000768:	d103      	bne.n	8000772 <DecIterator+0x18>
 800076a:	687b      	ldr	r3, [r7, #4]
 800076c:	2200      	movs	r2, #0
 800076e:	801a      	strh	r2, [r3, #0]

}
 8000770:	e005      	b.n	800077e <DecIterator+0x24>
	(  *pIterator == 0 ) ? *pIterator = 0 : (*pIterator)--;
 8000772:	687b      	ldr	r3, [r7, #4]
 8000774:	881b      	ldrh	r3, [r3, #0]
 8000776:	3b01      	subs	r3, #1
 8000778:	b29a      	uxth	r2, r3
 800077a:	687b      	ldr	r3, [r7, #4]
 800077c:	801a      	strh	r2, [r3, #0]
}
 800077e:	bf00      	nop
 8000780:	370c      	adds	r7, #12
 8000782:	46bd      	mov	sp, r7
 8000784:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000788:	4770      	bx	lr

0800078a <NumberOfElemnts>:
}



itrBuffer_t NumberOfElemnts( buffer_t* pParameters)
{
 800078a:	b480      	push	{r7}
 800078c:	b083      	sub	sp, #12
 800078e:	af00      	add	r7, sp, #0
 8000790:	6078      	str	r0, [r7, #4]
	return pParameters->Parameters[ NUMBER_OF_ELEMENTS ] ;
 8000792:	687b      	ldr	r3, [r7, #4]
 8000794:	89db      	ldrh	r3, [r3, #14]
}
 8000796:	4618      	mov	r0, r3
 8000798:	370c      	adds	r7, #12
 800079a:	46bd      	mov	sp, r7
 800079c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007a0:	4770      	bx	lr

080007a2 <writeStringToBuffer>:


void writeStringToBuffer( buffer_t* pSBuffer , char* pStringToBuffer )
{
 80007a2:	b580      	push	{r7, lr}
 80007a4:	b084      	sub	sp, #16
 80007a6:	af00      	add	r7, sp, #0
 80007a8:	6078      	str	r0, [r7, #4]
 80007aa:	6039      	str	r1, [r7, #0]
	size_t nElemnt = strlen(pStringToBuffer);
 80007ac:	6838      	ldr	r0, [r7, #0]
 80007ae:	f7ff fd17 	bl	80001e0 <strlen>
 80007b2:	60b8      	str	r0, [r7, #8]
	size_t itrElement = 0 ;
 80007b4:	2300      	movs	r3, #0
 80007b6:	60fb      	str	r3, [r7, #12]


	for( itrElement = 0 ; itrElement < nElemnt ; itrElement++ )
 80007b8:	2300      	movs	r3, #0
 80007ba:	60fb      	str	r3, [r7, #12]
 80007bc:	e009      	b.n	80007d2 <writeStringToBuffer+0x30>
	{
		WRITE_BUFFER( pSBuffer , &pStringToBuffer[ itrElement ] );
 80007be:	683a      	ldr	r2, [r7, #0]
 80007c0:	68fb      	ldr	r3, [r7, #12]
 80007c2:	4413      	add	r3, r2
 80007c4:	4619      	mov	r1, r3
 80007c6:	6878      	ldr	r0, [r7, #4]
 80007c8:	f7ff ff10 	bl	80005ec <WriteBuffer>
	for( itrElement = 0 ; itrElement < nElemnt ; itrElement++ )
 80007cc:	68fb      	ldr	r3, [r7, #12]
 80007ce:	3301      	adds	r3, #1
 80007d0:	60fb      	str	r3, [r7, #12]
 80007d2:	68fa      	ldr	r2, [r7, #12]
 80007d4:	68bb      	ldr	r3, [r7, #8]
 80007d6:	429a      	cmp	r2, r3
 80007d8:	d3f1      	bcc.n	80007be <writeStringToBuffer+0x1c>

	}


}
 80007da:	bf00      	nop
 80007dc:	bf00      	nop
 80007de:	3710      	adds	r7, #16
 80007e0:	46bd      	mov	sp, r7
 80007e2:	bd80      	pop	{r7, pc}

080007e4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80007e4:	b580      	push	{r7, lr}
 80007e6:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80007e8:	f000 fcf2 	bl	80011d0 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80007ec:	f000 f80a 	bl	8000804 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80007f0:	f000 f8b8 	bl	8000964 <MX_GPIO_Init>
  MX_USART1_UART_Init();
 80007f4:	f000 f862 	bl	80008bc <MX_USART1_UART_Init>
  MX_USART2_UART_Init();
 80007f8:	f000 f88a 	bl	8000910 <MX_USART2_UART_Init>
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */

	  MyApplication();
 80007fc:	f000 f91a 	bl	8000a34 <MyApplication>
 8000800:	e7fc      	b.n	80007fc <main+0x18>
	...

08000804 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000804:	b580      	push	{r7, lr}
 8000806:	b094      	sub	sp, #80	@ 0x50
 8000808:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800080a:	f107 0320 	add.w	r3, r7, #32
 800080e:	2230      	movs	r2, #48	@ 0x30
 8000810:	2100      	movs	r1, #0
 8000812:	4618      	mov	r0, r3
 8000814:	f002 fddc 	bl	80033d0 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000818:	f107 030c 	add.w	r3, r7, #12
 800081c:	2200      	movs	r2, #0
 800081e:	601a      	str	r2, [r3, #0]
 8000820:	605a      	str	r2, [r3, #4]
 8000822:	609a      	str	r2, [r3, #8]
 8000824:	60da      	str	r2, [r3, #12]
 8000826:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000828:	2300      	movs	r3, #0
 800082a:	60bb      	str	r3, [r7, #8]
 800082c:	4b21      	ldr	r3, [pc, #132]	@ (80008b4 <SystemClock_Config+0xb0>)
 800082e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000830:	4a20      	ldr	r2, [pc, #128]	@ (80008b4 <SystemClock_Config+0xb0>)
 8000832:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000836:	6413      	str	r3, [r2, #64]	@ 0x40
 8000838:	4b1e      	ldr	r3, [pc, #120]	@ (80008b4 <SystemClock_Config+0xb0>)
 800083a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800083c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000840:	60bb      	str	r3, [r7, #8]
 8000842:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000844:	2300      	movs	r3, #0
 8000846:	607b      	str	r3, [r7, #4]
 8000848:	4b1b      	ldr	r3, [pc, #108]	@ (80008b8 <SystemClock_Config+0xb4>)
 800084a:	681b      	ldr	r3, [r3, #0]
 800084c:	4a1a      	ldr	r2, [pc, #104]	@ (80008b8 <SystemClock_Config+0xb4>)
 800084e:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8000852:	6013      	str	r3, [r2, #0]
 8000854:	4b18      	ldr	r3, [pc, #96]	@ (80008b8 <SystemClock_Config+0xb4>)
 8000856:	681b      	ldr	r3, [r3, #0]
 8000858:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 800085c:	607b      	str	r3, [r7, #4]
 800085e:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000860:	2301      	movs	r3, #1
 8000862:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000864:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8000868:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 800086a:	2300      	movs	r3, #0
 800086c:	63bb      	str	r3, [r7, #56]	@ 0x38
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800086e:	f107 0320 	add.w	r3, r7, #32
 8000872:	4618      	mov	r0, r3
 8000874:	f001 f884 	bl	8001980 <HAL_RCC_OscConfig>
 8000878:	4603      	mov	r3, r0
 800087a:	2b00      	cmp	r3, #0
 800087c:	d001      	beq.n	8000882 <SystemClock_Config+0x7e>
  {
    Error_Handler();
 800087e:	f000 f8ef 	bl	8000a60 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000882:	230f      	movs	r3, #15
 8000884:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSE;
 8000886:	2301      	movs	r3, #1
 8000888:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800088a:	2300      	movs	r3, #0
 800088c:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 800088e:	2300      	movs	r3, #0
 8000890:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000892:	2300      	movs	r3, #0
 8000894:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8000896:	f107 030c 	add.w	r3, r7, #12
 800089a:	2100      	movs	r1, #0
 800089c:	4618      	mov	r0, r3
 800089e:	f001 fae7 	bl	8001e70 <HAL_RCC_ClockConfig>
 80008a2:	4603      	mov	r3, r0
 80008a4:	2b00      	cmp	r3, #0
 80008a6:	d001      	beq.n	80008ac <SystemClock_Config+0xa8>
  {
    Error_Handler();
 80008a8:	f000 f8da 	bl	8000a60 <Error_Handler>
  }
}
 80008ac:	bf00      	nop
 80008ae:	3750      	adds	r7, #80	@ 0x50
 80008b0:	46bd      	mov	sp, r7
 80008b2:	bd80      	pop	{r7, pc}
 80008b4:	40023800 	.word	0x40023800
 80008b8:	40007000 	.word	0x40007000

080008bc <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 80008bc:	b580      	push	{r7, lr}
 80008be:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 80008c0:	4b11      	ldr	r3, [pc, #68]	@ (8000908 <MX_USART1_UART_Init+0x4c>)
 80008c2:	4a12      	ldr	r2, [pc, #72]	@ (800090c <MX_USART1_UART_Init+0x50>)
 80008c4:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 9600;
 80008c6:	4b10      	ldr	r3, [pc, #64]	@ (8000908 <MX_USART1_UART_Init+0x4c>)
 80008c8:	f44f 5216 	mov.w	r2, #9600	@ 0x2580
 80008cc:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 80008ce:	4b0e      	ldr	r3, [pc, #56]	@ (8000908 <MX_USART1_UART_Init+0x4c>)
 80008d0:	2200      	movs	r2, #0
 80008d2:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 80008d4:	4b0c      	ldr	r3, [pc, #48]	@ (8000908 <MX_USART1_UART_Init+0x4c>)
 80008d6:	2200      	movs	r2, #0
 80008d8:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 80008da:	4b0b      	ldr	r3, [pc, #44]	@ (8000908 <MX_USART1_UART_Init+0x4c>)
 80008dc:	2200      	movs	r2, #0
 80008de:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 80008e0:	4b09      	ldr	r3, [pc, #36]	@ (8000908 <MX_USART1_UART_Init+0x4c>)
 80008e2:	220c      	movs	r2, #12
 80008e4:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80008e6:	4b08      	ldr	r3, [pc, #32]	@ (8000908 <MX_USART1_UART_Init+0x4c>)
 80008e8:	2200      	movs	r2, #0
 80008ea:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 80008ec:	4b06      	ldr	r3, [pc, #24]	@ (8000908 <MX_USART1_UART_Init+0x4c>)
 80008ee:	2200      	movs	r2, #0
 80008f0:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 80008f2:	4805      	ldr	r0, [pc, #20]	@ (8000908 <MX_USART1_UART_Init+0x4c>)
 80008f4:	f001 fc9c 	bl	8002230 <HAL_UART_Init>
 80008f8:	4603      	mov	r3, r0
 80008fa:	2b00      	cmp	r3, #0
 80008fc:	d001      	beq.n	8000902 <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 80008fe:	f000 f8af 	bl	8000a60 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8000902:	bf00      	nop
 8000904:	bd80      	pop	{r7, pc}
 8000906:	bf00      	nop
 8000908:	200000ac 	.word	0x200000ac
 800090c:	40011000 	.word	0x40011000

08000910 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8000910:	b580      	push	{r7, lr}
 8000912:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8000914:	4b11      	ldr	r3, [pc, #68]	@ (800095c <MX_USART2_UART_Init+0x4c>)
 8000916:	4a12      	ldr	r2, [pc, #72]	@ (8000960 <MX_USART2_UART_Init+0x50>)
 8000918:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 9600;
 800091a:	4b10      	ldr	r3, [pc, #64]	@ (800095c <MX_USART2_UART_Init+0x4c>)
 800091c:	f44f 5216 	mov.w	r2, #9600	@ 0x2580
 8000920:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8000922:	4b0e      	ldr	r3, [pc, #56]	@ (800095c <MX_USART2_UART_Init+0x4c>)
 8000924:	2200      	movs	r2, #0
 8000926:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8000928:	4b0c      	ldr	r3, [pc, #48]	@ (800095c <MX_USART2_UART_Init+0x4c>)
 800092a:	2200      	movs	r2, #0
 800092c:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 800092e:	4b0b      	ldr	r3, [pc, #44]	@ (800095c <MX_USART2_UART_Init+0x4c>)
 8000930:	2200      	movs	r2, #0
 8000932:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8000934:	4b09      	ldr	r3, [pc, #36]	@ (800095c <MX_USART2_UART_Init+0x4c>)
 8000936:	220c      	movs	r2, #12
 8000938:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800093a:	4b08      	ldr	r3, [pc, #32]	@ (800095c <MX_USART2_UART_Init+0x4c>)
 800093c:	2200      	movs	r2, #0
 800093e:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000940:	4b06      	ldr	r3, [pc, #24]	@ (800095c <MX_USART2_UART_Init+0x4c>)
 8000942:	2200      	movs	r2, #0
 8000944:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8000946:	4805      	ldr	r0, [pc, #20]	@ (800095c <MX_USART2_UART_Init+0x4c>)
 8000948:	f001 fc72 	bl	8002230 <HAL_UART_Init>
 800094c:	4603      	mov	r3, r0
 800094e:	2b00      	cmp	r3, #0
 8000950:	d001      	beq.n	8000956 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8000952:	f000 f885 	bl	8000a60 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8000956:	bf00      	nop
 8000958:	bd80      	pop	{r7, pc}
 800095a:	bf00      	nop
 800095c:	200000f4 	.word	0x200000f4
 8000960:	40004400 	.word	0x40004400

08000964 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000964:	b580      	push	{r7, lr}
 8000966:	b088      	sub	sp, #32
 8000968:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800096a:	f107 030c 	add.w	r3, r7, #12
 800096e:	2200      	movs	r2, #0
 8000970:	601a      	str	r2, [r3, #0]
 8000972:	605a      	str	r2, [r3, #4]
 8000974:	609a      	str	r2, [r3, #8]
 8000976:	60da      	str	r2, [r3, #12]
 8000978:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800097a:	2300      	movs	r3, #0
 800097c:	60bb      	str	r3, [r7, #8]
 800097e:	4b2a      	ldr	r3, [pc, #168]	@ (8000a28 <MX_GPIO_Init+0xc4>)
 8000980:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000982:	4a29      	ldr	r2, [pc, #164]	@ (8000a28 <MX_GPIO_Init+0xc4>)
 8000984:	f043 0304 	orr.w	r3, r3, #4
 8000988:	6313      	str	r3, [r2, #48]	@ 0x30
 800098a:	4b27      	ldr	r3, [pc, #156]	@ (8000a28 <MX_GPIO_Init+0xc4>)
 800098c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800098e:	f003 0304 	and.w	r3, r3, #4
 8000992:	60bb      	str	r3, [r7, #8]
 8000994:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000996:	2300      	movs	r3, #0
 8000998:	607b      	str	r3, [r7, #4]
 800099a:	4b23      	ldr	r3, [pc, #140]	@ (8000a28 <MX_GPIO_Init+0xc4>)
 800099c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800099e:	4a22      	ldr	r2, [pc, #136]	@ (8000a28 <MX_GPIO_Init+0xc4>)
 80009a0:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80009a4:	6313      	str	r3, [r2, #48]	@ 0x30
 80009a6:	4b20      	ldr	r3, [pc, #128]	@ (8000a28 <MX_GPIO_Init+0xc4>)
 80009a8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80009aa:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80009ae:	607b      	str	r3, [r7, #4]
 80009b0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80009b2:	2300      	movs	r3, #0
 80009b4:	603b      	str	r3, [r7, #0]
 80009b6:	4b1c      	ldr	r3, [pc, #112]	@ (8000a28 <MX_GPIO_Init+0xc4>)
 80009b8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80009ba:	4a1b      	ldr	r2, [pc, #108]	@ (8000a28 <MX_GPIO_Init+0xc4>)
 80009bc:	f043 0301 	orr.w	r3, r3, #1
 80009c0:	6313      	str	r3, [r2, #48]	@ 0x30
 80009c2:	4b19      	ldr	r3, [pc, #100]	@ (8000a28 <MX_GPIO_Init+0xc4>)
 80009c4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80009c6:	f003 0301 	and.w	r3, r3, #1
 80009ca:	603b      	str	r3, [r7, #0]
 80009cc:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED_BOARD_GPIO_Port, LED_BOARD_Pin, GPIO_PIN_RESET);
 80009ce:	2200      	movs	r2, #0
 80009d0:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80009d4:	4815      	ldr	r0, [pc, #84]	@ (8000a2c <MX_GPIO_Init+0xc8>)
 80009d6:	f000 ffb9 	bl	800194c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(STAR_BUTTON_SIM_GPIO_Port, STAR_BUTTON_SIM_Pin, GPIO_PIN_RESET);
 80009da:	2200      	movs	r2, #0
 80009dc:	2120      	movs	r1, #32
 80009de:	4814      	ldr	r0, [pc, #80]	@ (8000a30 <MX_GPIO_Init+0xcc>)
 80009e0:	f000 ffb4 	bl	800194c <HAL_GPIO_WritePin>

  /*Configure GPIO pin : LED_BOARD_Pin */
  GPIO_InitStruct.Pin = LED_BOARD_Pin;
 80009e4:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80009e8:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80009ea:	2301      	movs	r3, #1
 80009ec:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80009ee:	2300      	movs	r3, #0
 80009f0:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80009f2:	2300      	movs	r3, #0
 80009f4:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(LED_BOARD_GPIO_Port, &GPIO_InitStruct);
 80009f6:	f107 030c 	add.w	r3, r7, #12
 80009fa:	4619      	mov	r1, r3
 80009fc:	480b      	ldr	r0, [pc, #44]	@ (8000a2c <MX_GPIO_Init+0xc8>)
 80009fe:	f000 fe21 	bl	8001644 <HAL_GPIO_Init>

  /*Configure GPIO pin : STAR_BUTTON_SIM_Pin */
  GPIO_InitStruct.Pin = STAR_BUTTON_SIM_Pin;
 8000a02:	2320      	movs	r3, #32
 8000a04:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000a06:	2301      	movs	r3, #1
 8000a08:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a0a:	2300      	movs	r3, #0
 8000a0c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000a0e:	2300      	movs	r3, #0
 8000a10:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(STAR_BUTTON_SIM_GPIO_Port, &GPIO_InitStruct);
 8000a12:	f107 030c 	add.w	r3, r7, #12
 8000a16:	4619      	mov	r1, r3
 8000a18:	4805      	ldr	r0, [pc, #20]	@ (8000a30 <MX_GPIO_Init+0xcc>)
 8000a1a:	f000 fe13 	bl	8001644 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8000a1e:	bf00      	nop
 8000a20:	3720      	adds	r7, #32
 8000a22:	46bd      	mov	sp, r7
 8000a24:	bd80      	pop	{r7, pc}
 8000a26:	bf00      	nop
 8000a28:	40023800 	.word	0x40023800
 8000a2c:	40020800 	.word	0x40020800
 8000a30:	40020000 	.word	0x40020000

08000a34 <MyApplication>:




void MyApplication()
{
 8000a34:	b580      	push	{r7, lr}
 8000a36:	af00      	add	r7, sp, #0
	my_printf( DEBUGGER_UART , "its on debug mode\r\n" );
 8000a38:	4907      	ldr	r1, [pc, #28]	@ (8000a58 <MyApplication+0x24>)
 8000a3a:	4808      	ldr	r0, [pc, #32]	@ (8000a5c <MyApplication+0x28>)
 8000a3c:	f000 f838 	bl	8000ab0 <my_printf>
	while(1)
	{

		simFunctionsPruebe( DEBUGGER_UART );
 8000a40:	4806      	ldr	r0, [pc, #24]	@ (8000a5c <MyApplication+0x28>)
 8000a42:	f000 f9d3 	bl	8000dec <simFunctionsPruebe>

		sim808pruebe( DEBUGGER_UART );
 8000a46:	4805      	ldr	r0, [pc, #20]	@ (8000a5c <MyApplication+0x28>)
 8000a48:	f000 fa16 	bl	8000e78 <sim808pruebe>

		HAL_Delay(1000);
 8000a4c:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8000a50:	f000 fc30 	bl	80012b4 <HAL_Delay>
		simFunctionsPruebe( DEBUGGER_UART );
 8000a54:	bf00      	nop
 8000a56:	e7f3      	b.n	8000a40 <MyApplication+0xc>
 8000a58:	08003bc4 	.word	0x08003bc4
 8000a5c:	200000ac 	.word	0x200000ac

08000a60 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000a60:	b480      	push	{r7}
 8000a62:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000a64:	b672      	cpsid	i
}
 8000a66:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000a68:	bf00      	nop
 8000a6a:	e7fd      	b.n	8000a68 <Error_Handler+0x8>

08000a6c <vprint>:
#include "myprint.h"



void vprint(UART_HandleTypeDef* pUsart , const char *fmt, va_list argp)
{
 8000a6c:	b580      	push	{r7, lr}
 8000a6e:	b0b6      	sub	sp, #216	@ 0xd8
 8000a70:	af00      	add	r7, sp, #0
 8000a72:	60f8      	str	r0, [r7, #12]
 8000a74:	60b9      	str	r1, [r7, #8]
 8000a76:	607a      	str	r2, [r7, #4]
    char string[200];
    if(0 < vsprintf(string,fmt,argp)) // build string
 8000a78:	f107 0310 	add.w	r3, r7, #16
 8000a7c:	687a      	ldr	r2, [r7, #4]
 8000a7e:	68b9      	ldr	r1, [r7, #8]
 8000a80:	4618      	mov	r0, r3
 8000a82:	f002 fc9b 	bl	80033bc <vsiprintf>
 8000a86:	4603      	mov	r3, r0
 8000a88:	2b00      	cmp	r3, #0
 8000a8a:	dd0d      	ble.n	8000aa8 <vprint+0x3c>
    {
        HAL_UART_Transmit( pUsart, (uint8_t*)string, strlen(string), 0xffffff); // send message via UART
 8000a8c:	f107 0310 	add.w	r3, r7, #16
 8000a90:	4618      	mov	r0, r3
 8000a92:	f7ff fba5 	bl	80001e0 <strlen>
 8000a96:	4603      	mov	r3, r0
 8000a98:	b29a      	uxth	r2, r3
 8000a9a:	f107 0110 	add.w	r1, r7, #16
 8000a9e:	f06f 437f 	mvn.w	r3, #4278190080	@ 0xff000000
 8000aa2:	68f8      	ldr	r0, [r7, #12]
 8000aa4:	f001 fc14 	bl	80022d0 <HAL_UART_Transmit>
    }
}
 8000aa8:	bf00      	nop
 8000aaa:	37d8      	adds	r7, #216	@ 0xd8
 8000aac:	46bd      	mov	sp, r7
 8000aae:	bd80      	pop	{r7, pc}

08000ab0 <my_printf>:

void my_printf(UART_HandleTypeDef* pUsart, const char *fmt, ...) // custom printf() function
{
 8000ab0:	b40e      	push	{r1, r2, r3}
 8000ab2:	b580      	push	{r7, lr}
 8000ab4:	b085      	sub	sp, #20
 8000ab6:	af00      	add	r7, sp, #0
 8000ab8:	6078      	str	r0, [r7, #4]
    va_list argp;
    va_start(argp, fmt);
 8000aba:	f107 0320 	add.w	r3, r7, #32
 8000abe:	60fb      	str	r3, [r7, #12]
    vprint( pUsart ,fmt, argp);
 8000ac0:	68fa      	ldr	r2, [r7, #12]
 8000ac2:	69f9      	ldr	r1, [r7, #28]
 8000ac4:	6878      	ldr	r0, [r7, #4]
 8000ac6:	f7ff ffd1 	bl	8000a6c <vprint>
    va_end(argp);
}
 8000aca:	bf00      	nop
 8000acc:	3714      	adds	r7, #20
 8000ace:	46bd      	mov	sp, r7
 8000ad0:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8000ad4:	b003      	add	sp, #12
 8000ad6:	4770      	bx	lr

08000ad8 <AtCommands>:
	return AtEvents[ pEvent ];
}


const char* AtCommands( AtCommand_t commandToSim )
{
 8000ad8:	b480      	push	{r7}
 8000ada:	b083      	sub	sp, #12
 8000adc:	af00      	add	r7, sp, #0
 8000ade:	4603      	mov	r3, r0
 8000ae0:	71fb      	strb	r3, [r7, #7]

	return AtComandos[ commandToSim ];
 8000ae2:	79fb      	ldrb	r3, [r7, #7]
 8000ae4:	4a04      	ldr	r2, [pc, #16]	@ (8000af8 <AtCommands+0x20>)
 8000ae6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
}
 8000aea:	4618      	mov	r0, r3
 8000aec:	370c      	adds	r7, #12
 8000aee:	46bd      	mov	sp, r7
 8000af0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000af4:	4770      	bx	lr
 8000af6:	bf00      	nop
 8000af8:	20000000 	.word	0x20000000

08000afc <SendCommand>:
	pSim808->rxFunciton.pUserParameters = pUserParameter ;
}

// send Command checkThe list of commands ---> AtCommand_t <----
void SendCommand( sim808_t* pSim808 , AtCommand_t commandToSim )
{
 8000afc:	b5b0      	push	{r4, r5, r7, lr}
 8000afe:	b082      	sub	sp, #8
 8000b00:	af00      	add	r7, sp, #0
 8000b02:	6078      	str	r0, [r7, #4]
 8000b04:	460b      	mov	r3, r1
 8000b06:	70fb      	strb	r3, [r7, #3]


	//send a command to SIM module without parameter just command
	SEND_TO_SIM_MODULE(  pSim808->txFunction.pUserParameters , "%s\n" , AtCommands( commandToSim ) );
 8000b08:	687b      	ldr	r3, [r7, #4]
 8000b0a:	685c      	ldr	r4, [r3, #4]
 8000b0c:	687b      	ldr	r3, [r7, #4]
 8000b0e:	689d      	ldr	r5, [r3, #8]
 8000b10:	78fb      	ldrb	r3, [r7, #3]
 8000b12:	4618      	mov	r0, r3
 8000b14:	f7ff ffe0 	bl	8000ad8 <AtCommands>
 8000b18:	4603      	mov	r3, r0
 8000b1a:	461a      	mov	r2, r3
 8000b1c:	4903      	ldr	r1, [pc, #12]	@ (8000b2c <SendCommand+0x30>)
 8000b1e:	4628      	mov	r0, r5
 8000b20:	47a0      	blx	r4
	//pSim808->txFunction->Transmit( pSim808->txFunction->pUserParameters , "%s\n" , AtCommands( commandToSim ) );
}
 8000b22:	bf00      	nop
 8000b24:	3708      	adds	r7, #8
 8000b26:	46bd      	mov	sp, r7
 8000b28:	bdb0      	pop	{r4, r5, r7, pc}
 8000b2a:	bf00      	nop
 8000b2c:	08003d1c 	.word	0x08003d1c

08000b30 <DataBetweenCharacter>:

// +CMGR: "REC READ","xxxxxxxxxxxxx","","25/02/10,14:12:27-24"{0D}{0A}Hola{0D}{0A}{0D}{0A}OK{0D}{0A}
//return last position in string if find nothing return null

char* DataBetweenCharacter( char* pData , char* pDataToCopy , char* pFirstElemnt , char* pSecondElemnt )
{
 8000b30:	b580      	push	{r7, lr}
 8000b32:	b08a      	sub	sp, #40	@ 0x28
 8000b34:	af00      	add	r7, sp, #0
 8000b36:	60f8      	str	r0, [r7, #12]
 8000b38:	60b9      	str	r1, [r7, #8]
 8000b3a:	607a      	str	r2, [r7, #4]
 8000b3c:	603b      	str	r3, [r7, #0]
	uint8_t itrTempString = 0 ;
 8000b3e:	2300      	movs	r3, #0
 8000b40:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
	uint8_t itrPathers = 0 ;
 8000b44:	2300      	movs	r3, #0
 8000b46:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
	char* pFirstEndString[ 2 ] = { NULL , NULL }; // save first and second position
 8000b4a:	2300      	movs	r3, #0
 8000b4c:	61bb      	str	r3, [r7, #24]
 8000b4e:	2300      	movs	r3, #0
 8000b50:	61fb      	str	r3, [r7, #28]
	char* pElemntsToFind [ ] = { pFirstElemnt , pSecondElemnt };// itr through
 8000b52:	687b      	ldr	r3, [r7, #4]
 8000b54:	613b      	str	r3, [r7, #16]
 8000b56:	683b      	ldr	r3, [r7, #0]
 8000b58:	617b      	str	r3, [r7, #20]

	while( (pData[ itrTempString ] != '\0') && (pData[ 1 + itrTempString ] != '\0') && (itrPathers != 2)  )
 8000b5a:	e02a      	b.n	8000bb2 <DataBetweenCharacter+0x82>
	{
		if( pData[ itrTempString++ ] == *pElemntsToFind[ itrPathers ] )
 8000b5c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8000b60:	1c5a      	adds	r2, r3, #1
 8000b62:	f887 2027 	strb.w	r2, [r7, #39]	@ 0x27
 8000b66:	461a      	mov	r2, r3
 8000b68:	68fb      	ldr	r3, [r7, #12]
 8000b6a:	4413      	add	r3, r2
 8000b6c:	781a      	ldrb	r2, [r3, #0]
 8000b6e:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8000b72:	009b      	lsls	r3, r3, #2
 8000b74:	3328      	adds	r3, #40	@ 0x28
 8000b76:	443b      	add	r3, r7
 8000b78:	f853 3c18 	ldr.w	r3, [r3, #-24]
 8000b7c:	781b      	ldrb	r3, [r3, #0]
 8000b7e:	429a      	cmp	r2, r3
 8000b80:	d117      	bne.n	8000bb2 <DataBetweenCharacter+0x82>
		{

			if(itrPathers == 1)
 8000b82:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8000b86:	2b01      	cmp	r3, #1
 8000b88:	d104      	bne.n	8000b94 <DataBetweenCharacter+0x64>
			{
				itrTempString -=2;
 8000b8a:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8000b8e:	3b02      	subs	r3, #2
 8000b90:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
			}


			pFirstEndString[ itrPathers++ ] = &pData[ itrTempString ];
 8000b94:	f897 2027 	ldrb.w	r2, [r7, #39]	@ 0x27
 8000b98:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8000b9c:	1c59      	adds	r1, r3, #1
 8000b9e:	f887 1026 	strb.w	r1, [r7, #38]	@ 0x26
 8000ba2:	4619      	mov	r1, r3
 8000ba4:	68fb      	ldr	r3, [r7, #12]
 8000ba6:	441a      	add	r2, r3
 8000ba8:	008b      	lsls	r3, r1, #2
 8000baa:	3328      	adds	r3, #40	@ 0x28
 8000bac:	443b      	add	r3, r7
 8000bae:	f843 2c10 	str.w	r2, [r3, #-16]
	while( (pData[ itrTempString ] != '\0') && (pData[ 1 + itrTempString ] != '\0') && (itrPathers != 2)  )
 8000bb2:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8000bb6:	68fa      	ldr	r2, [r7, #12]
 8000bb8:	4413      	add	r3, r2
 8000bba:	781b      	ldrb	r3, [r3, #0]
 8000bbc:	2b00      	cmp	r3, #0
 8000bbe:	d00c      	beq.n	8000bda <DataBetweenCharacter+0xaa>
 8000bc0:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8000bc4:	3301      	adds	r3, #1
 8000bc6:	461a      	mov	r2, r3
 8000bc8:	68fb      	ldr	r3, [r7, #12]
 8000bca:	4413      	add	r3, r2
 8000bcc:	781b      	ldrb	r3, [r3, #0]
 8000bce:	2b00      	cmp	r3, #0
 8000bd0:	d003      	beq.n	8000bda <DataBetweenCharacter+0xaa>
 8000bd2:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8000bd6:	2b02      	cmp	r3, #2
 8000bd8:	d1c0      	bne.n	8000b5c <DataBetweenCharacter+0x2c>
			//pFirstEndString[ itrPathers++ ] = &pData[ itrTemp ];

		}
	}

	if( itrPathers == 2)
 8000bda:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8000bde:	2b02      	cmp	r3, #2
 8000be0:	d10d      	bne.n	8000bfe <DataBetweenCharacter+0xce>
	{
		size_t nElementsPosition =  pFirstEndString[1] - pFirstEndString[ 0 ] ;
 8000be2:	69fa      	ldr	r2, [r7, #28]
 8000be4:	69bb      	ldr	r3, [r7, #24]
 8000be6:	1ad3      	subs	r3, r2, r3
 8000be8:	623b      	str	r3, [r7, #32]

		strncpy( pDataToCopy , pFirstEndString[ 0 ] , nElementsPosition + 1 );
 8000bea:	69b9      	ldr	r1, [r7, #24]
 8000bec:	6a3b      	ldr	r3, [r7, #32]
 8000bee:	3301      	adds	r3, #1
 8000bf0:	461a      	mov	r2, r3
 8000bf2:	68b8      	ldr	r0, [r7, #8]
 8000bf4:	f002 fbf4 	bl	80033e0 <strncpy>

		return pFirstEndString[ 1 ] + 1;
 8000bf8:	69fb      	ldr	r3, [r7, #28]
 8000bfa:	3301      	adds	r3, #1
 8000bfc:	e000      	b.n	8000c00 <DataBetweenCharacter+0xd0>
	}
	else
	{
		return NULL ;
 8000bfe:	2300      	movs	r3, #0
	}
}
 8000c00:	4618      	mov	r0, r3
 8000c02:	3728      	adds	r7, #40	@ 0x28
 8000c04:	46bd      	mov	sp, r7
 8000c06:	bd80      	pop	{r7, pc}

08000c08 <PFindnPositionIndex>:

char* PFindnPositionIndex( char* pData , char* pElement , uint8_t nIndex )
{
 8000c08:	b480      	push	{r7}
 8000c0a:	b087      	sub	sp, #28
 8000c0c:	af00      	add	r7, sp, #0
 8000c0e:	60f8      	str	r0, [r7, #12]
 8000c10:	60b9      	str	r1, [r7, #8]
 8000c12:	4613      	mov	r3, r2
 8000c14:	71fb      	strb	r3, [r7, #7]
	uint8_t itrString = 0 ;
 8000c16:	2300      	movs	r3, #0
 8000c18:	75fb      	strb	r3, [r7, #23]
	uint8_t counterMatch = 0 ;
 8000c1a:	2300      	movs	r3, #0
 8000c1c:	75bb      	strb	r3, [r7, #22]
	while( pData[ itrString ] != '\0'  && counterMatch != nIndex )
 8000c1e:	e00d      	b.n	8000c3c <PFindnPositionIndex+0x34>
	{
		if( pData[ itrString++ ] ==  *pElement ) counterMatch++;
 8000c20:	7dfb      	ldrb	r3, [r7, #23]
 8000c22:	1c5a      	adds	r2, r3, #1
 8000c24:	75fa      	strb	r2, [r7, #23]
 8000c26:	461a      	mov	r2, r3
 8000c28:	68fb      	ldr	r3, [r7, #12]
 8000c2a:	4413      	add	r3, r2
 8000c2c:	781a      	ldrb	r2, [r3, #0]
 8000c2e:	68bb      	ldr	r3, [r7, #8]
 8000c30:	781b      	ldrb	r3, [r3, #0]
 8000c32:	429a      	cmp	r2, r3
 8000c34:	d102      	bne.n	8000c3c <PFindnPositionIndex+0x34>
 8000c36:	7dbb      	ldrb	r3, [r7, #22]
 8000c38:	3301      	adds	r3, #1
 8000c3a:	75bb      	strb	r3, [r7, #22]
	while( pData[ itrString ] != '\0'  && counterMatch != nIndex )
 8000c3c:	7dfb      	ldrb	r3, [r7, #23]
 8000c3e:	68fa      	ldr	r2, [r7, #12]
 8000c40:	4413      	add	r3, r2
 8000c42:	781b      	ldrb	r3, [r3, #0]
 8000c44:	2b00      	cmp	r3, #0
 8000c46:	d003      	beq.n	8000c50 <PFindnPositionIndex+0x48>
 8000c48:	7dba      	ldrb	r2, [r7, #22]
 8000c4a:	79fb      	ldrb	r3, [r7, #7]
 8000c4c:	429a      	cmp	r2, r3
 8000c4e:	d1e7      	bne.n	8000c20 <PFindnPositionIndex+0x18>
	}

	return ( counterMatch == nIndex )? &pData[ --itrString ] : NULL;
 8000c50:	7dba      	ldrb	r2, [r7, #22]
 8000c52:	79fb      	ldrb	r3, [r7, #7]
 8000c54:	429a      	cmp	r2, r3
 8000c56:	d106      	bne.n	8000c66 <PFindnPositionIndex+0x5e>
 8000c58:	7dfb      	ldrb	r3, [r7, #23]
 8000c5a:	3b01      	subs	r3, #1
 8000c5c:	75fb      	strb	r3, [r7, #23]
 8000c5e:	7dfb      	ldrb	r3, [r7, #23]
 8000c60:	68fa      	ldr	r2, [r7, #12]
 8000c62:	4413      	add	r3, r2
 8000c64:	e000      	b.n	8000c68 <PFindnPositionIndex+0x60>
 8000c66:	2300      	movs	r3, #0
}
 8000c68:	4618      	mov	r0, r3
 8000c6a:	371c      	adds	r7, #28
 8000c6c:	46bd      	mov	sp, r7
 8000c6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c72:	4770      	bx	lr

08000c74 <GetDateTimeAndPhone>:

// +CMGR: "REC READ","xxxxxxxxxxxxx","","25/02/10,14:12:27-24"{0D}{0A}Hola{0D}{0A}{0D}{0A}OK{0D}{0A}
bool GetDateTimeAndPhone( char* pData , messageParts_t* pMessage  )
{
 8000c74:	b580      	push	{r7, lr}
 8000c76:	b0a2      	sub	sp, #136	@ 0x88
 8000c78:	af00      	add	r7, sp, #0
 8000c7a:	6078      	str	r0, [r7, #4]
 8000c7c:	6039      	str	r1, [r7, #0]
	uint8_t nComma = 0 ;
 8000c7e:	2300      	movs	r3, #0
 8000c80:	f887 3087 	strb.w	r3, [r7, #135]	@ 0x87
	uint8_t itrTrama = 0 ;
 8000c84:	2300      	movs	r3, #0
 8000c86:	f887 3086 	strb.w	r3, [r7, #134]	@ 0x86
	bool flagTramaOk = true ;
 8000c8a:	2301      	movs	r3, #1
 8000c8c:	f887 3085 	strb.w	r3, [r7, #133]	@ 0x85

	char* pParameterA[ ] ={ [ DATE_FILD ]pMessage->Date , [TIME_FILD]pMessage->Time , [ PHONE_NUMBER_FILD ]pMessage->PhoneNumber };
 8000c90:	683b      	ldr	r3, [r7, #0]
 8000c92:	3320      	adds	r3, #32
 8000c94:	677b      	str	r3, [r7, #116]	@ 0x74
 8000c96:	683b      	ldr	r3, [r7, #0]
 8000c98:	3314      	adds	r3, #20
 8000c9a:	67bb      	str	r3, [r7, #120]	@ 0x78
 8000c9c:	683b      	ldr	r3, [r7, #0]
 8000c9e:	67fb      	str	r3, [r7, #124]	@ 0x7c

	STRING_T( tempData , 100 );
 8000ca0:	f107 0308 	add.w	r3, r7, #8
 8000ca4:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8000ca6:	2364      	movs	r3, #100	@ 0x64
 8000ca8:	f8a7 3070 	strh.w	r3, [r7, #112]	@ 0x70
 8000cac:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8000cae:	f8b7 2070 	ldrh.w	r2, [r7, #112]	@ 0x70
 8000cb2:	2100      	movs	r1, #0
 8000cb4:	4618      	mov	r0, r3
 8000cb6:	f002 fb8b 	bl	80033d0 <memset>

	strcpy( tempData.pBuffer , pData ) ;
 8000cba:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8000cbc:	6879      	ldr	r1, [r7, #4]
 8000cbe:	4618      	mov	r0, r3
 8000cc0:	f002 fbde 	bl	8003480 <strcpy>

	for( itrTrama = 0 ; tempData.pBuffer [ itrTrama ] != '\0' ; itrTrama++)
 8000cc4:	2300      	movs	r3, #0
 8000cc6:	f887 3086 	strb.w	r3, [r7, #134]	@ 0x86
 8000cca:	e010      	b.n	8000cee <GetDateTimeAndPhone+0x7a>
	{
		if( tempData.pBuffer [ itrTrama ] == ',') nComma++ ;
 8000ccc:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8000cce:	f897 3086 	ldrb.w	r3, [r7, #134]	@ 0x86
 8000cd2:	4413      	add	r3, r2
 8000cd4:	781b      	ldrb	r3, [r3, #0]
 8000cd6:	2b2c      	cmp	r3, #44	@ 0x2c
 8000cd8:	d104      	bne.n	8000ce4 <GetDateTimeAndPhone+0x70>
 8000cda:	f897 3087 	ldrb.w	r3, [r7, #135]	@ 0x87
 8000cde:	3301      	adds	r3, #1
 8000ce0:	f887 3087 	strb.w	r3, [r7, #135]	@ 0x87
	for( itrTrama = 0 ; tempData.pBuffer [ itrTrama ] != '\0' ; itrTrama++)
 8000ce4:	f897 3086 	ldrb.w	r3, [r7, #134]	@ 0x86
 8000ce8:	3301      	adds	r3, #1
 8000cea:	f887 3086 	strb.w	r3, [r7, #134]	@ 0x86
 8000cee:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8000cf0:	f897 3086 	ldrb.w	r3, [r7, #134]	@ 0x86
 8000cf4:	4413      	add	r3, r2
 8000cf6:	781b      	ldrb	r3, [r3, #0]
 8000cf8:	2b00      	cmp	r3, #0
 8000cfa:	d1e7      	bne.n	8000ccc <GetDateTimeAndPhone+0x58>
	}

	if( 4 == nComma)
 8000cfc:	f897 3087 	ldrb.w	r3, [r7, #135]	@ 0x87
 8000d00:	2b04      	cmp	r3, #4
 8000d02:	d12c      	bne.n	8000d5e <GetDateTimeAndPhone+0xea>
	{
		char* pTrgBuffer = NULL ;
 8000d04:	2300      	movs	r3, #0
 8000d06:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80

		pTrgBuffer = PFindnPositionIndex( tempData.pBuffer , "\"" , 3 );
 8000d0a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8000d0c:	2203      	movs	r2, #3
 8000d0e:	4918      	ldr	r1, [pc, #96]	@ (8000d70 <GetDateTimeAndPhone+0xfc>)
 8000d10:	4618      	mov	r0, r3
 8000d12:	f7ff ff79 	bl	8000c08 <PFindnPositionIndex>
 8000d16:	f8c7 0080 	str.w	r0, [r7, #128]	@ 0x80

		DataBetweenCharacter( pTrgBuffer  , pParameterA[ PHONE_NUMBER_FILD ] ,"\"" ,"\"" );
 8000d1a:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8000d1c:	4b14      	ldr	r3, [pc, #80]	@ (8000d70 <GetDateTimeAndPhone+0xfc>)
 8000d1e:	4a14      	ldr	r2, [pc, #80]	@ (8000d70 <GetDateTimeAndPhone+0xfc>)
 8000d20:	f8d7 0080 	ldr.w	r0, [r7, #128]	@ 0x80
 8000d24:	f7ff ff04 	bl	8000b30 <DataBetweenCharacter>

		pTrgBuffer = PFindnPositionIndex( tempData.pBuffer , "\"" , 7 );
 8000d28:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8000d2a:	2207      	movs	r2, #7
 8000d2c:	4910      	ldr	r1, [pc, #64]	@ (8000d70 <GetDateTimeAndPhone+0xfc>)
 8000d2e:	4618      	mov	r0, r3
 8000d30:	f7ff ff6a 	bl	8000c08 <PFindnPositionIndex>
 8000d34:	f8c7 0080 	str.w	r0, [r7, #128]	@ 0x80

		pTrgBuffer = DataBetweenCharacter( pTrgBuffer  , pParameterA[ DATE_FILD ] ,"\"" ,"," );
 8000d38:	6f79      	ldr	r1, [r7, #116]	@ 0x74
 8000d3a:	4b0e      	ldr	r3, [pc, #56]	@ (8000d74 <GetDateTimeAndPhone+0x100>)
 8000d3c:	4a0c      	ldr	r2, [pc, #48]	@ (8000d70 <GetDateTimeAndPhone+0xfc>)
 8000d3e:	f8d7 0080 	ldr.w	r0, [r7, #128]	@ 0x80
 8000d42:	f7ff fef5 	bl	8000b30 <DataBetweenCharacter>
 8000d46:	f8c7 0080 	str.w	r0, [r7, #128]	@ 0x80

		pTrgBuffer = DataBetweenCharacter( pTrgBuffer  , pParameterA[ TIME_FILD ] ,"," ,"\"" );
 8000d4a:	6fb9      	ldr	r1, [r7, #120]	@ 0x78
 8000d4c:	4b08      	ldr	r3, [pc, #32]	@ (8000d70 <GetDateTimeAndPhone+0xfc>)
 8000d4e:	4a09      	ldr	r2, [pc, #36]	@ (8000d74 <GetDateTimeAndPhone+0x100>)
 8000d50:	f8d7 0080 	ldr.w	r0, [r7, #128]	@ 0x80
 8000d54:	f7ff feec 	bl	8000b30 <DataBetweenCharacter>
 8000d58:	f8c7 0080 	str.w	r0, [r7, #128]	@ 0x80
 8000d5c:	e002      	b.n	8000d64 <GetDateTimeAndPhone+0xf0>


	}
	else flagTramaOk = false;
 8000d5e:	2300      	movs	r3, #0
 8000d60:	f887 3085 	strb.w	r3, [r7, #133]	@ 0x85

	return flagTramaOk ;
 8000d64:	f897 3085 	ldrb.w	r3, [r7, #133]	@ 0x85
}
 8000d68:	4618      	mov	r0, r3
 8000d6a:	3788      	adds	r7, #136	@ 0x88
 8000d6c:	46bd      	mov	sp, r7
 8000d6e:	bd80      	pop	{r7, pc}
 8000d70:	08003d2c 	.word	0x08003d2c
 8000d74:	08003d30 	.word	0x08003d30

08000d78 <pruebeprintFunction>:
#include "simpruebe.h"



void pruebeprintFunction(void* pParameters , const char *fmt , ...  )
{
 8000d78:	b40e      	push	{r1, r2, r3}
 8000d7a:	b580      	push	{r7, lr}
 8000d7c:	b085      	sub	sp, #20
 8000d7e:	af00      	add	r7, sp, #0
 8000d80:	6078      	str	r0, [r7, #4]
	UART_HandleTypeDef* pUsart = ( UART_HandleTypeDef* )pParameters;
 8000d82:	687b      	ldr	r3, [r7, #4]
 8000d84:	60fb      	str	r3, [r7, #12]

	va_list argp;
	va_start(argp, fmt);
 8000d86:	f107 0320 	add.w	r3, r7, #32
 8000d8a:	60bb      	str	r3, [r7, #8]
	vprint( pUsart ,fmt, argp); // Custom line could be interrupt funcion its up to programmer
 8000d8c:	68ba      	ldr	r2, [r7, #8]
 8000d8e:	69f9      	ldr	r1, [r7, #28]
 8000d90:	68f8      	ldr	r0, [r7, #12]
 8000d92:	f7ff fe6b 	bl	8000a6c <vprint>

    va_end(argp);
}
 8000d96:	bf00      	nop
 8000d98:	3714      	adds	r7, #20
 8000d9a:	46bd      	mov	sp, r7
 8000d9c:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8000da0:	b003      	add	sp, #12
 8000da2:	4770      	bx	lr

08000da4 <numberofElements>:

uint16_t numberofElements(void* pParameters )
{
 8000da4:	b580      	push	{r7, lr}
 8000da6:	b084      	sub	sp, #16
 8000da8:	af00      	add	r7, sp, #0
 8000daa:	6078      	str	r0, [r7, #4]
	uint16_t TemporalData ;

	buffer_t* pUserParameter = ( buffer_t* )pParameters;
 8000dac:	687b      	ldr	r3, [r7, #4]
 8000dae:	60fb      	str	r3, [r7, #12]
	TemporalData = NumberOfElemnts( pUserParameter );
 8000db0:	68f8      	ldr	r0, [r7, #12]
 8000db2:	f7ff fcea 	bl	800078a <NumberOfElemnts>
 8000db6:	4603      	mov	r3, r0
 8000db8:	817b      	strh	r3, [r7, #10]

	return TemporalData ;
 8000dba:	897b      	ldrh	r3, [r7, #10]
}
 8000dbc:	4618      	mov	r0, r3
 8000dbe:	3710      	adds	r7, #16
 8000dc0:	46bd      	mov	sp, r7
 8000dc2:	bd80      	pop	{r7, pc}

08000dc4 <ReadElement>:

char ReadElement(void* pParameters )
{
 8000dc4:	b580      	push	{r7, lr}
 8000dc6:	b084      	sub	sp, #16
 8000dc8:	af00      	add	r7, sp, #0
 8000dca:	6078      	str	r0, [r7, #4]
	char tempData = '\0' ;
 8000dcc:	2300      	movs	r3, #0
 8000dce:	73fb      	strb	r3, [r7, #15]

	buffer_t* pUserParameter = ( buffer_t* )pParameters;
 8000dd0:	687b      	ldr	r3, [r7, #4]
 8000dd2:	60bb      	str	r3, [r7, #8]

	tempData = READ_BUFFER( pUserParameter , char );
 8000dd4:	68b8      	ldr	r0, [r7, #8]
 8000dd6:	f7ff fc31 	bl	800063c <ReadBuffer>
 8000dda:	4603      	mov	r3, r0
 8000ddc:	781b      	ldrb	r3, [r3, #0]
 8000dde:	73fb      	strb	r3, [r7, #15]

	return tempData ;
 8000de0:	7bfb      	ldrb	r3, [r7, #15]
}
 8000de2:	4618      	mov	r0, r3
 8000de4:	3710      	adds	r7, #16
 8000de6:	46bd      	mov	sp, r7
 8000de8:	bd80      	pop	{r7, pc}
	...

08000dec <simFunctionsPruebe>:

//+CMGR: "REC READ","xxxxxxxxxxxxx","","25/02/10,14:12:27-24"{0D}{0A}Hola{0D}{0A}{0D}{0A}OK{0D}{0A}
void simFunctionsPruebe( UART_HandleTypeDef* pParameter )
{
 8000dec:	b580      	push	{r7, lr}
 8000dee:	b0ec      	sub	sp, #432	@ 0x1b0
 8000df0:	af02      	add	r7, sp, #8
 8000df2:	f507 73d4 	add.w	r3, r7, #424	@ 0x1a8
 8000df6:	f5a3 73d2 	sub.w	r3, r3, #420	@ 0x1a4
 8000dfa:	6018      	str	r0, [r3, #0]
	char Message[] = "+CMGR: \"REC READ\",\"9215555x\",\"\",\"25/02/10,14:12:27-24\"\r\nHola\r\nOK\r\n";
 8000dfc:	4a1b      	ldr	r2, [pc, #108]	@ (8000e6c <simFunctionsPruebe+0x80>)
 8000dfe:	f507 73b2 	add.w	r3, r7, #356	@ 0x164
 8000e02:	4611      	mov	r1, r2
 8000e04:	2243      	movs	r2, #67	@ 0x43
 8000e06:	4618      	mov	r0, r3
 8000e08:	f002 fb42 	bl	8003490 <memcpy>

	messageParts_t tempPruebe ;

	memset(&tempPruebe , 0 , sizeof(tempPruebe));
 8000e0c:	f107 030c 	add.w	r3, r7, #12
 8000e10:	f44f 72ac 	mov.w	r2, #344	@ 0x158
 8000e14:	2100      	movs	r1, #0
 8000e16:	4618      	mov	r0, r3
 8000e18:	f002 fada 	bl	80033d0 <memset>

	my_printf(pParameter, " testing Functions ");
 8000e1c:	f507 73d4 	add.w	r3, r7, #424	@ 0x1a8
 8000e20:	f5a3 73d2 	sub.w	r3, r3, #420	@ 0x1a4
 8000e24:	4912      	ldr	r1, [pc, #72]	@ (8000e70 <simFunctionsPruebe+0x84>)
 8000e26:	6818      	ldr	r0, [r3, #0]
 8000e28:	f7ff fe42 	bl	8000ab0 <my_printf>

	GetDateTimeAndPhone( Message ,&tempPruebe );
 8000e2c:	f107 020c 	add.w	r2, r7, #12
 8000e30:	f507 73b2 	add.w	r3, r7, #356	@ 0x164
 8000e34:	4611      	mov	r1, r2
 8000e36:	4618      	mov	r0, r3
 8000e38:	f7ff ff1c 	bl	8000c74 <GetDateTimeAndPhone>




	my_printf(pParameter, "Phone Number:%s\r\nDate:%s\r\nTime:%s\r\n",tempPruebe.PhoneNumber ,tempPruebe.Date , tempPruebe.Time );
 8000e3c:	f107 030c 	add.w	r3, r7, #12
 8000e40:	f103 0120 	add.w	r1, r3, #32
 8000e44:	f107 020c 	add.w	r2, r7, #12
 8000e48:	f507 73d4 	add.w	r3, r7, #424	@ 0x1a8
 8000e4c:	f5a3 70d2 	sub.w	r0, r3, #420	@ 0x1a4
 8000e50:	f107 030c 	add.w	r3, r7, #12
 8000e54:	3314      	adds	r3, #20
 8000e56:	9300      	str	r3, [sp, #0]
 8000e58:	460b      	mov	r3, r1
 8000e5a:	4906      	ldr	r1, [pc, #24]	@ (8000e74 <simFunctionsPruebe+0x88>)
 8000e5c:	6800      	ldr	r0, [r0, #0]
 8000e5e:	f7ff fe27 	bl	8000ab0 <my_printf>
}
 8000e62:	bf00      	nop
 8000e64:	f507 77d4 	add.w	r7, r7, #424	@ 0x1a8
 8000e68:	46bd      	mov	sp, r7
 8000e6a:	bd80      	pop	{r7, pc}
 8000e6c:	08003d70 	.word	0x08003d70
 8000e70:	08003d38 	.word	0x08003d38
 8000e74:	08003d4c 	.word	0x08003d4c

08000e78 <sim808pruebe>:

#define ARRAY_DEBUGGER 50
void sim808pruebe( UART_HandleTypeDef* pParameter )
{
 8000e78:	b5b0      	push	{r4, r5, r7, lr}
 8000e7a:	b09a      	sub	sp, #104	@ 0x68
 8000e7c:	af00      	add	r7, sp, #0
 8000e7e:	6078      	str	r0, [r7, #4]

	buffer_t hola ;

	char ArryBuffer [ ARRAY_DEBUGGER ] ;

	temporalSim.txFunction.Transmit = &pruebeprintFunction ;
 8000e80:	4b18      	ldr	r3, [pc, #96]	@ (8000ee4 <sim808pruebe+0x6c>)
 8000e82:	657b      	str	r3, [r7, #84]	@ 0x54
	temporalSim.txFunction.pUserParameters = pParameter ;
 8000e84:	687b      	ldr	r3, [r7, #4]
 8000e86:	65bb      	str	r3, [r7, #88]	@ 0x58


	InitBufferNoDynamic( &hola , ArryBuffer , ARRAY_DEBUGGER , sizeof( char ) );
 8000e88:	f107 010c 	add.w	r1, r7, #12
 8000e8c:	f107 0040 	add.w	r0, r7, #64	@ 0x40
 8000e90:	2301      	movs	r3, #1
 8000e92:	2232      	movs	r2, #50	@ 0x32
 8000e94:	f7ff fb74 	bl	8000580 <InitBufferNoDynamic>




	temporalSim.rxFunciton.IsthereElement = numberofElements ;
 8000e98:	4b13      	ldr	r3, [pc, #76]	@ (8000ee8 <sim808pruebe+0x70>)
 8000e9a:	663b      	str	r3, [r7, #96]	@ 0x60
	temporalSim.rxFunciton.ReadBuffer = ReadElement;
 8000e9c:	4b13      	ldr	r3, [pc, #76]	@ (8000eec <sim808pruebe+0x74>)
 8000e9e:	65fb      	str	r3, [r7, #92]	@ 0x5c
	temporalSim.rxFunciton.pUserParameters = &hola ;
 8000ea0:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 8000ea4:	667b      	str	r3, [r7, #100]	@ 0x64


	writeStringToBuffer(&hola, " hola que paso ");
 8000ea6:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 8000eaa:	4911      	ldr	r1, [pc, #68]	@ (8000ef0 <sim808pruebe+0x78>)
 8000eac:	4618      	mov	r0, r3
 8000eae:	f7ff fc78 	bl	80007a2 <writeStringToBuffer>



	temporalSim.txFunction.Transmit( pParameter , "hola mundo de la programacion de microcontroladores \r\n");
 8000eb2:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8000eb4:	490f      	ldr	r1, [pc, #60]	@ (8000ef4 <sim808pruebe+0x7c>)
 8000eb6:	6878      	ldr	r0, [r7, #4]
 8000eb8:	4798      	blx	r3

	temporalSim.txFunction.Transmit(temporalSim.txFunction.pUserParameters,"caracter Number %i ", temporalSim.rxFunciton.IsthereElement( temporalSim.rxFunciton.pUserParameters ) );
 8000eba:	6d7c      	ldr	r4, [r7, #84]	@ 0x54
 8000ebc:	6dbd      	ldr	r5, [r7, #88]	@ 0x58
 8000ebe:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8000ec0:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 8000ec2:	4610      	mov	r0, r2
 8000ec4:	4798      	blx	r3
 8000ec6:	4603      	mov	r3, r0
 8000ec8:	461a      	mov	r2, r3
 8000eca:	490b      	ldr	r1, [pc, #44]	@ (8000ef8 <sim808pruebe+0x80>)
 8000ecc:	4628      	mov	r0, r5
 8000ece:	47a0      	blx	r4

	SendCommand(&temporalSim, turnoffRequestNema );
 8000ed0:	f107 0350 	add.w	r3, r7, #80	@ 0x50
 8000ed4:	2105      	movs	r1, #5
 8000ed6:	4618      	mov	r0, r3
 8000ed8:	f7ff fe10 	bl	8000afc <SendCommand>


}
 8000edc:	bf00      	nop
 8000ede:	3768      	adds	r7, #104	@ 0x68
 8000ee0:	46bd      	mov	sp, r7
 8000ee2:	bdb0      	pop	{r4, r5, r7, pc}
 8000ee4:	08000d79 	.word	0x08000d79
 8000ee8:	08000da5 	.word	0x08000da5
 8000eec:	08000dc5 	.word	0x08000dc5
 8000ef0:	08003db4 	.word	0x08003db4
 8000ef4:	08003dc4 	.word	0x08003dc4
 8000ef8:	08003dfc 	.word	0x08003dfc

08000efc <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000efc:	b480      	push	{r7}
 8000efe:	b083      	sub	sp, #12
 8000f00:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000f02:	2300      	movs	r3, #0
 8000f04:	607b      	str	r3, [r7, #4]
 8000f06:	4b10      	ldr	r3, [pc, #64]	@ (8000f48 <HAL_MspInit+0x4c>)
 8000f08:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000f0a:	4a0f      	ldr	r2, [pc, #60]	@ (8000f48 <HAL_MspInit+0x4c>)
 8000f0c:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000f10:	6453      	str	r3, [r2, #68]	@ 0x44
 8000f12:	4b0d      	ldr	r3, [pc, #52]	@ (8000f48 <HAL_MspInit+0x4c>)
 8000f14:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000f16:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8000f1a:	607b      	str	r3, [r7, #4]
 8000f1c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000f1e:	2300      	movs	r3, #0
 8000f20:	603b      	str	r3, [r7, #0]
 8000f22:	4b09      	ldr	r3, [pc, #36]	@ (8000f48 <HAL_MspInit+0x4c>)
 8000f24:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000f26:	4a08      	ldr	r2, [pc, #32]	@ (8000f48 <HAL_MspInit+0x4c>)
 8000f28:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000f2c:	6413      	str	r3, [r2, #64]	@ 0x40
 8000f2e:	4b06      	ldr	r3, [pc, #24]	@ (8000f48 <HAL_MspInit+0x4c>)
 8000f30:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000f32:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000f36:	603b      	str	r3, [r7, #0]
 8000f38:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000f3a:	bf00      	nop
 8000f3c:	370c      	adds	r7, #12
 8000f3e:	46bd      	mov	sp, r7
 8000f40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f44:	4770      	bx	lr
 8000f46:	bf00      	nop
 8000f48:	40023800 	.word	0x40023800

08000f4c <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000f4c:	b580      	push	{r7, lr}
 8000f4e:	b08c      	sub	sp, #48	@ 0x30
 8000f50:	af00      	add	r7, sp, #0
 8000f52:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000f54:	f107 031c 	add.w	r3, r7, #28
 8000f58:	2200      	movs	r2, #0
 8000f5a:	601a      	str	r2, [r3, #0]
 8000f5c:	605a      	str	r2, [r3, #4]
 8000f5e:	609a      	str	r2, [r3, #8]
 8000f60:	60da      	str	r2, [r3, #12]
 8000f62:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART1)
 8000f64:	687b      	ldr	r3, [r7, #4]
 8000f66:	681b      	ldr	r3, [r3, #0]
 8000f68:	4a3a      	ldr	r2, [pc, #232]	@ (8001054 <HAL_UART_MspInit+0x108>)
 8000f6a:	4293      	cmp	r3, r2
 8000f6c:	d135      	bne.n	8000fda <HAL_UART_MspInit+0x8e>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8000f6e:	2300      	movs	r3, #0
 8000f70:	61bb      	str	r3, [r7, #24]
 8000f72:	4b39      	ldr	r3, [pc, #228]	@ (8001058 <HAL_UART_MspInit+0x10c>)
 8000f74:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000f76:	4a38      	ldr	r2, [pc, #224]	@ (8001058 <HAL_UART_MspInit+0x10c>)
 8000f78:	f043 0310 	orr.w	r3, r3, #16
 8000f7c:	6453      	str	r3, [r2, #68]	@ 0x44
 8000f7e:	4b36      	ldr	r3, [pc, #216]	@ (8001058 <HAL_UART_MspInit+0x10c>)
 8000f80:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000f82:	f003 0310 	and.w	r3, r3, #16
 8000f86:	61bb      	str	r3, [r7, #24]
 8000f88:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000f8a:	2300      	movs	r3, #0
 8000f8c:	617b      	str	r3, [r7, #20]
 8000f8e:	4b32      	ldr	r3, [pc, #200]	@ (8001058 <HAL_UART_MspInit+0x10c>)
 8000f90:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000f92:	4a31      	ldr	r2, [pc, #196]	@ (8001058 <HAL_UART_MspInit+0x10c>)
 8000f94:	f043 0301 	orr.w	r3, r3, #1
 8000f98:	6313      	str	r3, [r2, #48]	@ 0x30
 8000f9a:	4b2f      	ldr	r3, [pc, #188]	@ (8001058 <HAL_UART_MspInit+0x10c>)
 8000f9c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000f9e:	f003 0301 	and.w	r3, r3, #1
 8000fa2:	617b      	str	r3, [r7, #20]
 8000fa4:	697b      	ldr	r3, [r7, #20]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 8000fa6:	f44f 63c0 	mov.w	r3, #1536	@ 0x600
 8000faa:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000fac:	2302      	movs	r3, #2
 8000fae:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000fb0:	2300      	movs	r3, #0
 8000fb2:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000fb4:	2303      	movs	r3, #3
 8000fb6:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8000fb8:	2307      	movs	r3, #7
 8000fba:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000fbc:	f107 031c 	add.w	r3, r7, #28
 8000fc0:	4619      	mov	r1, r3
 8000fc2:	4826      	ldr	r0, [pc, #152]	@ (800105c <HAL_UART_MspInit+0x110>)
 8000fc4:	f000 fb3e 	bl	8001644 <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 8000fc8:	2200      	movs	r2, #0
 8000fca:	2100      	movs	r1, #0
 8000fcc:	2025      	movs	r0, #37	@ 0x25
 8000fce:	f000 fa70 	bl	80014b2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8000fd2:	2025      	movs	r0, #37	@ 0x25
 8000fd4:	f000 fa89 	bl	80014ea <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8000fd8:	e038      	b.n	800104c <HAL_UART_MspInit+0x100>
  else if(huart->Instance==USART2)
 8000fda:	687b      	ldr	r3, [r7, #4]
 8000fdc:	681b      	ldr	r3, [r3, #0]
 8000fde:	4a20      	ldr	r2, [pc, #128]	@ (8001060 <HAL_UART_MspInit+0x114>)
 8000fe0:	4293      	cmp	r3, r2
 8000fe2:	d133      	bne.n	800104c <HAL_UART_MspInit+0x100>
    __HAL_RCC_USART2_CLK_ENABLE();
 8000fe4:	2300      	movs	r3, #0
 8000fe6:	613b      	str	r3, [r7, #16]
 8000fe8:	4b1b      	ldr	r3, [pc, #108]	@ (8001058 <HAL_UART_MspInit+0x10c>)
 8000fea:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000fec:	4a1a      	ldr	r2, [pc, #104]	@ (8001058 <HAL_UART_MspInit+0x10c>)
 8000fee:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000ff2:	6413      	str	r3, [r2, #64]	@ 0x40
 8000ff4:	4b18      	ldr	r3, [pc, #96]	@ (8001058 <HAL_UART_MspInit+0x10c>)
 8000ff6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000ff8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000ffc:	613b      	str	r3, [r7, #16]
 8000ffe:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001000:	2300      	movs	r3, #0
 8001002:	60fb      	str	r3, [r7, #12]
 8001004:	4b14      	ldr	r3, [pc, #80]	@ (8001058 <HAL_UART_MspInit+0x10c>)
 8001006:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001008:	4a13      	ldr	r2, [pc, #76]	@ (8001058 <HAL_UART_MspInit+0x10c>)
 800100a:	f043 0301 	orr.w	r3, r3, #1
 800100e:	6313      	str	r3, [r2, #48]	@ 0x30
 8001010:	4b11      	ldr	r3, [pc, #68]	@ (8001058 <HAL_UART_MspInit+0x10c>)
 8001012:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001014:	f003 0301 	and.w	r3, r3, #1
 8001018:	60fb      	str	r3, [r7, #12]
 800101a:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 800101c:	230c      	movs	r3, #12
 800101e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001020:	2302      	movs	r3, #2
 8001022:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001024:	2300      	movs	r3, #0
 8001026:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001028:	2303      	movs	r3, #3
 800102a:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 800102c:	2307      	movs	r3, #7
 800102e:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001030:	f107 031c 	add.w	r3, r7, #28
 8001034:	4619      	mov	r1, r3
 8001036:	4809      	ldr	r0, [pc, #36]	@ (800105c <HAL_UART_MspInit+0x110>)
 8001038:	f000 fb04 	bl	8001644 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 800103c:	2200      	movs	r2, #0
 800103e:	2100      	movs	r1, #0
 8001040:	2026      	movs	r0, #38	@ 0x26
 8001042:	f000 fa36 	bl	80014b2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8001046:	2026      	movs	r0, #38	@ 0x26
 8001048:	f000 fa4f 	bl	80014ea <HAL_NVIC_EnableIRQ>
}
 800104c:	bf00      	nop
 800104e:	3730      	adds	r7, #48	@ 0x30
 8001050:	46bd      	mov	sp, r7
 8001052:	bd80      	pop	{r7, pc}
 8001054:	40011000 	.word	0x40011000
 8001058:	40023800 	.word	0x40023800
 800105c:	40020000 	.word	0x40020000
 8001060:	40004400 	.word	0x40004400

08001064 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001064:	b480      	push	{r7}
 8001066:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001068:	bf00      	nop
 800106a:	e7fd      	b.n	8001068 <NMI_Handler+0x4>

0800106c <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800106c:	b480      	push	{r7}
 800106e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001070:	bf00      	nop
 8001072:	e7fd      	b.n	8001070 <HardFault_Handler+0x4>

08001074 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001074:	b480      	push	{r7}
 8001076:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001078:	bf00      	nop
 800107a:	e7fd      	b.n	8001078 <MemManage_Handler+0x4>

0800107c <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800107c:	b480      	push	{r7}
 800107e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001080:	bf00      	nop
 8001082:	e7fd      	b.n	8001080 <BusFault_Handler+0x4>

08001084 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001084:	b480      	push	{r7}
 8001086:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001088:	bf00      	nop
 800108a:	e7fd      	b.n	8001088 <UsageFault_Handler+0x4>

0800108c <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800108c:	b480      	push	{r7}
 800108e:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001090:	bf00      	nop
 8001092:	46bd      	mov	sp, r7
 8001094:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001098:	4770      	bx	lr

0800109a <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800109a:	b480      	push	{r7}
 800109c:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800109e:	bf00      	nop
 80010a0:	46bd      	mov	sp, r7
 80010a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010a6:	4770      	bx	lr

080010a8 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80010a8:	b480      	push	{r7}
 80010aa:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80010ac:	bf00      	nop
 80010ae:	46bd      	mov	sp, r7
 80010b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010b4:	4770      	bx	lr

080010b6 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80010b6:	b580      	push	{r7, lr}
 80010b8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80010ba:	f000 f8db 	bl	8001274 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80010be:	bf00      	nop
 80010c0:	bd80      	pop	{r7, pc}
	...

080010c4 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 80010c4:	b580      	push	{r7, lr}
 80010c6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 80010c8:	4802      	ldr	r0, [pc, #8]	@ (80010d4 <USART1_IRQHandler+0x10>)
 80010ca:	f001 f98d 	bl	80023e8 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 80010ce:	bf00      	nop
 80010d0:	bd80      	pop	{r7, pc}
 80010d2:	bf00      	nop
 80010d4:	200000ac 	.word	0x200000ac

080010d8 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 80010d8:	b580      	push	{r7, lr}
 80010da:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 80010dc:	4802      	ldr	r0, [pc, #8]	@ (80010e8 <USART2_IRQHandler+0x10>)
 80010de:	f001 f983 	bl	80023e8 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 80010e2:	bf00      	nop
 80010e4:	bd80      	pop	{r7, pc}
 80010e6:	bf00      	nop
 80010e8:	200000f4 	.word	0x200000f4

080010ec <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80010ec:	b580      	push	{r7, lr}
 80010ee:	b086      	sub	sp, #24
 80010f0:	af00      	add	r7, sp, #0
 80010f2:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80010f4:	4a14      	ldr	r2, [pc, #80]	@ (8001148 <_sbrk+0x5c>)
 80010f6:	4b15      	ldr	r3, [pc, #84]	@ (800114c <_sbrk+0x60>)
 80010f8:	1ad3      	subs	r3, r2, r3
 80010fa:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80010fc:	697b      	ldr	r3, [r7, #20]
 80010fe:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001100:	4b13      	ldr	r3, [pc, #76]	@ (8001150 <_sbrk+0x64>)
 8001102:	681b      	ldr	r3, [r3, #0]
 8001104:	2b00      	cmp	r3, #0
 8001106:	d102      	bne.n	800110e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001108:	4b11      	ldr	r3, [pc, #68]	@ (8001150 <_sbrk+0x64>)
 800110a:	4a12      	ldr	r2, [pc, #72]	@ (8001154 <_sbrk+0x68>)
 800110c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800110e:	4b10      	ldr	r3, [pc, #64]	@ (8001150 <_sbrk+0x64>)
 8001110:	681a      	ldr	r2, [r3, #0]
 8001112:	687b      	ldr	r3, [r7, #4]
 8001114:	4413      	add	r3, r2
 8001116:	693a      	ldr	r2, [r7, #16]
 8001118:	429a      	cmp	r2, r3
 800111a:	d207      	bcs.n	800112c <_sbrk+0x40>
  {
    errno = ENOMEM;
 800111c:	f002 f984 	bl	8003428 <__errno>
 8001120:	4603      	mov	r3, r0
 8001122:	220c      	movs	r2, #12
 8001124:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001126:	f04f 33ff 	mov.w	r3, #4294967295
 800112a:	e009      	b.n	8001140 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 800112c:	4b08      	ldr	r3, [pc, #32]	@ (8001150 <_sbrk+0x64>)
 800112e:	681b      	ldr	r3, [r3, #0]
 8001130:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001132:	4b07      	ldr	r3, [pc, #28]	@ (8001150 <_sbrk+0x64>)
 8001134:	681a      	ldr	r2, [r3, #0]
 8001136:	687b      	ldr	r3, [r7, #4]
 8001138:	4413      	add	r3, r2
 800113a:	4a05      	ldr	r2, [pc, #20]	@ (8001150 <_sbrk+0x64>)
 800113c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800113e:	68fb      	ldr	r3, [r7, #12]
}
 8001140:	4618      	mov	r0, r3
 8001142:	3718      	adds	r7, #24
 8001144:	46bd      	mov	sp, r7
 8001146:	bd80      	pop	{r7, pc}
 8001148:	20020000 	.word	0x20020000
 800114c:	00000400 	.word	0x00000400
 8001150:	2000013c 	.word	0x2000013c
 8001154:	20000290 	.word	0x20000290

08001158 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001158:	b480      	push	{r7}
 800115a:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 800115c:	4b06      	ldr	r3, [pc, #24]	@ (8001178 <SystemInit+0x20>)
 800115e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001162:	4a05      	ldr	r2, [pc, #20]	@ (8001178 <SystemInit+0x20>)
 8001164:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001168:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 800116c:	bf00      	nop
 800116e:	46bd      	mov	sp, r7
 8001170:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001174:	4770      	bx	lr
 8001176:	bf00      	nop
 8001178:	e000ed00 	.word	0xe000ed00

0800117c <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 800117c:	f8df d034 	ldr.w	sp, [pc, #52]	@ 80011b4 <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8001180:	f7ff ffea 	bl	8001158 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8001184:	480c      	ldr	r0, [pc, #48]	@ (80011b8 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8001186:	490d      	ldr	r1, [pc, #52]	@ (80011bc <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8001188:	4a0d      	ldr	r2, [pc, #52]	@ (80011c0 <LoopFillZerobss+0x1a>)
  movs r3, #0
 800118a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800118c:	e002      	b.n	8001194 <LoopCopyDataInit>

0800118e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800118e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001190:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001192:	3304      	adds	r3, #4

08001194 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001194:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001196:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001198:	d3f9      	bcc.n	800118e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800119a:	4a0a      	ldr	r2, [pc, #40]	@ (80011c4 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 800119c:	4c0a      	ldr	r4, [pc, #40]	@ (80011c8 <LoopFillZerobss+0x22>)
  movs r3, #0
 800119e:	2300      	movs	r3, #0
  b LoopFillZerobss
 80011a0:	e001      	b.n	80011a6 <LoopFillZerobss>

080011a2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80011a2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80011a4:	3204      	adds	r2, #4

080011a6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80011a6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80011a8:	d3fb      	bcc.n	80011a2 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80011aa:	f002 f943 	bl	8003434 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80011ae:	f7ff fb19 	bl	80007e4 <main>
  bx  lr    
 80011b2:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 80011b4:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 80011b8:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80011bc:	20000090 	.word	0x20000090
  ldr r2, =_sidata
 80011c0:	08003e6c 	.word	0x08003e6c
  ldr r2, =_sbss
 80011c4:	20000090 	.word	0x20000090
  ldr r4, =_ebss
 80011c8:	2000028c 	.word	0x2000028c

080011cc <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80011cc:	e7fe      	b.n	80011cc <ADC_IRQHandler>
	...

080011d0 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80011d0:	b580      	push	{r7, lr}
 80011d2:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80011d4:	4b0e      	ldr	r3, [pc, #56]	@ (8001210 <HAL_Init+0x40>)
 80011d6:	681b      	ldr	r3, [r3, #0]
 80011d8:	4a0d      	ldr	r2, [pc, #52]	@ (8001210 <HAL_Init+0x40>)
 80011da:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80011de:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 80011e0:	4b0b      	ldr	r3, [pc, #44]	@ (8001210 <HAL_Init+0x40>)
 80011e2:	681b      	ldr	r3, [r3, #0]
 80011e4:	4a0a      	ldr	r2, [pc, #40]	@ (8001210 <HAL_Init+0x40>)
 80011e6:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80011ea:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80011ec:	4b08      	ldr	r3, [pc, #32]	@ (8001210 <HAL_Init+0x40>)
 80011ee:	681b      	ldr	r3, [r3, #0]
 80011f0:	4a07      	ldr	r2, [pc, #28]	@ (8001210 <HAL_Init+0x40>)
 80011f2:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80011f6:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80011f8:	2003      	movs	r0, #3
 80011fa:	f000 f94f 	bl	800149c <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80011fe:	200f      	movs	r0, #15
 8001200:	f000 f808 	bl	8001214 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001204:	f7ff fe7a 	bl	8000efc <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001208:	2300      	movs	r3, #0
}
 800120a:	4618      	mov	r0, r3
 800120c:	bd80      	pop	{r7, pc}
 800120e:	bf00      	nop
 8001210:	40023c00 	.word	0x40023c00

08001214 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001214:	b580      	push	{r7, lr}
 8001216:	b082      	sub	sp, #8
 8001218:	af00      	add	r7, sp, #0
 800121a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 800121c:	4b12      	ldr	r3, [pc, #72]	@ (8001268 <HAL_InitTick+0x54>)
 800121e:	681a      	ldr	r2, [r3, #0]
 8001220:	4b12      	ldr	r3, [pc, #72]	@ (800126c <HAL_InitTick+0x58>)
 8001222:	781b      	ldrb	r3, [r3, #0]
 8001224:	4619      	mov	r1, r3
 8001226:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800122a:	fbb3 f3f1 	udiv	r3, r3, r1
 800122e:	fbb2 f3f3 	udiv	r3, r2, r3
 8001232:	4618      	mov	r0, r3
 8001234:	f000 f967 	bl	8001506 <HAL_SYSTICK_Config>
 8001238:	4603      	mov	r3, r0
 800123a:	2b00      	cmp	r3, #0
 800123c:	d001      	beq.n	8001242 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800123e:	2301      	movs	r3, #1
 8001240:	e00e      	b.n	8001260 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001242:	687b      	ldr	r3, [r7, #4]
 8001244:	2b0f      	cmp	r3, #15
 8001246:	d80a      	bhi.n	800125e <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001248:	2200      	movs	r2, #0
 800124a:	6879      	ldr	r1, [r7, #4]
 800124c:	f04f 30ff 	mov.w	r0, #4294967295
 8001250:	f000 f92f 	bl	80014b2 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001254:	4a06      	ldr	r2, [pc, #24]	@ (8001270 <HAL_InitTick+0x5c>)
 8001256:	687b      	ldr	r3, [r7, #4]
 8001258:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800125a:	2300      	movs	r3, #0
 800125c:	e000      	b.n	8001260 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800125e:	2301      	movs	r3, #1
}
 8001260:	4618      	mov	r0, r3
 8001262:	3708      	adds	r7, #8
 8001264:	46bd      	mov	sp, r7
 8001266:	bd80      	pop	{r7, pc}
 8001268:	20000034 	.word	0x20000034
 800126c:	2000003c 	.word	0x2000003c
 8001270:	20000038 	.word	0x20000038

08001274 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001274:	b480      	push	{r7}
 8001276:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001278:	4b06      	ldr	r3, [pc, #24]	@ (8001294 <HAL_IncTick+0x20>)
 800127a:	781b      	ldrb	r3, [r3, #0]
 800127c:	461a      	mov	r2, r3
 800127e:	4b06      	ldr	r3, [pc, #24]	@ (8001298 <HAL_IncTick+0x24>)
 8001280:	681b      	ldr	r3, [r3, #0]
 8001282:	4413      	add	r3, r2
 8001284:	4a04      	ldr	r2, [pc, #16]	@ (8001298 <HAL_IncTick+0x24>)
 8001286:	6013      	str	r3, [r2, #0]
}
 8001288:	bf00      	nop
 800128a:	46bd      	mov	sp, r7
 800128c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001290:	4770      	bx	lr
 8001292:	bf00      	nop
 8001294:	2000003c 	.word	0x2000003c
 8001298:	20000140 	.word	0x20000140

0800129c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800129c:	b480      	push	{r7}
 800129e:	af00      	add	r7, sp, #0
  return uwTick;
 80012a0:	4b03      	ldr	r3, [pc, #12]	@ (80012b0 <HAL_GetTick+0x14>)
 80012a2:	681b      	ldr	r3, [r3, #0]
}
 80012a4:	4618      	mov	r0, r3
 80012a6:	46bd      	mov	sp, r7
 80012a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012ac:	4770      	bx	lr
 80012ae:	bf00      	nop
 80012b0:	20000140 	.word	0x20000140

080012b4 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80012b4:	b580      	push	{r7, lr}
 80012b6:	b084      	sub	sp, #16
 80012b8:	af00      	add	r7, sp, #0
 80012ba:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80012bc:	f7ff ffee 	bl	800129c <HAL_GetTick>
 80012c0:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80012c2:	687b      	ldr	r3, [r7, #4]
 80012c4:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80012c6:	68fb      	ldr	r3, [r7, #12]
 80012c8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80012cc:	d005      	beq.n	80012da <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80012ce:	4b0a      	ldr	r3, [pc, #40]	@ (80012f8 <HAL_Delay+0x44>)
 80012d0:	781b      	ldrb	r3, [r3, #0]
 80012d2:	461a      	mov	r2, r3
 80012d4:	68fb      	ldr	r3, [r7, #12]
 80012d6:	4413      	add	r3, r2
 80012d8:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 80012da:	bf00      	nop
 80012dc:	f7ff ffde 	bl	800129c <HAL_GetTick>
 80012e0:	4602      	mov	r2, r0
 80012e2:	68bb      	ldr	r3, [r7, #8]
 80012e4:	1ad3      	subs	r3, r2, r3
 80012e6:	68fa      	ldr	r2, [r7, #12]
 80012e8:	429a      	cmp	r2, r3
 80012ea:	d8f7      	bhi.n	80012dc <HAL_Delay+0x28>
  {
  }
}
 80012ec:	bf00      	nop
 80012ee:	bf00      	nop
 80012f0:	3710      	adds	r7, #16
 80012f2:	46bd      	mov	sp, r7
 80012f4:	bd80      	pop	{r7, pc}
 80012f6:	bf00      	nop
 80012f8:	2000003c 	.word	0x2000003c

080012fc <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80012fc:	b480      	push	{r7}
 80012fe:	b085      	sub	sp, #20
 8001300:	af00      	add	r7, sp, #0
 8001302:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001304:	687b      	ldr	r3, [r7, #4]
 8001306:	f003 0307 	and.w	r3, r3, #7
 800130a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800130c:	4b0c      	ldr	r3, [pc, #48]	@ (8001340 <__NVIC_SetPriorityGrouping+0x44>)
 800130e:	68db      	ldr	r3, [r3, #12]
 8001310:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001312:	68ba      	ldr	r2, [r7, #8]
 8001314:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001318:	4013      	ands	r3, r2
 800131a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800131c:	68fb      	ldr	r3, [r7, #12]
 800131e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001320:	68bb      	ldr	r3, [r7, #8]
 8001322:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001324:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8001328:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800132c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800132e:	4a04      	ldr	r2, [pc, #16]	@ (8001340 <__NVIC_SetPriorityGrouping+0x44>)
 8001330:	68bb      	ldr	r3, [r7, #8]
 8001332:	60d3      	str	r3, [r2, #12]
}
 8001334:	bf00      	nop
 8001336:	3714      	adds	r7, #20
 8001338:	46bd      	mov	sp, r7
 800133a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800133e:	4770      	bx	lr
 8001340:	e000ed00 	.word	0xe000ed00

08001344 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001344:	b480      	push	{r7}
 8001346:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001348:	4b04      	ldr	r3, [pc, #16]	@ (800135c <__NVIC_GetPriorityGrouping+0x18>)
 800134a:	68db      	ldr	r3, [r3, #12]
 800134c:	0a1b      	lsrs	r3, r3, #8
 800134e:	f003 0307 	and.w	r3, r3, #7
}
 8001352:	4618      	mov	r0, r3
 8001354:	46bd      	mov	sp, r7
 8001356:	f85d 7b04 	ldr.w	r7, [sp], #4
 800135a:	4770      	bx	lr
 800135c:	e000ed00 	.word	0xe000ed00

08001360 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001360:	b480      	push	{r7}
 8001362:	b083      	sub	sp, #12
 8001364:	af00      	add	r7, sp, #0
 8001366:	4603      	mov	r3, r0
 8001368:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800136a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800136e:	2b00      	cmp	r3, #0
 8001370:	db0b      	blt.n	800138a <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001372:	79fb      	ldrb	r3, [r7, #7]
 8001374:	f003 021f 	and.w	r2, r3, #31
 8001378:	4907      	ldr	r1, [pc, #28]	@ (8001398 <__NVIC_EnableIRQ+0x38>)
 800137a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800137e:	095b      	lsrs	r3, r3, #5
 8001380:	2001      	movs	r0, #1
 8001382:	fa00 f202 	lsl.w	r2, r0, r2
 8001386:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 800138a:	bf00      	nop
 800138c:	370c      	adds	r7, #12
 800138e:	46bd      	mov	sp, r7
 8001390:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001394:	4770      	bx	lr
 8001396:	bf00      	nop
 8001398:	e000e100 	.word	0xe000e100

0800139c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800139c:	b480      	push	{r7}
 800139e:	b083      	sub	sp, #12
 80013a0:	af00      	add	r7, sp, #0
 80013a2:	4603      	mov	r3, r0
 80013a4:	6039      	str	r1, [r7, #0]
 80013a6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80013a8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80013ac:	2b00      	cmp	r3, #0
 80013ae:	db0a      	blt.n	80013c6 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80013b0:	683b      	ldr	r3, [r7, #0]
 80013b2:	b2da      	uxtb	r2, r3
 80013b4:	490c      	ldr	r1, [pc, #48]	@ (80013e8 <__NVIC_SetPriority+0x4c>)
 80013b6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80013ba:	0112      	lsls	r2, r2, #4
 80013bc:	b2d2      	uxtb	r2, r2
 80013be:	440b      	add	r3, r1
 80013c0:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80013c4:	e00a      	b.n	80013dc <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80013c6:	683b      	ldr	r3, [r7, #0]
 80013c8:	b2da      	uxtb	r2, r3
 80013ca:	4908      	ldr	r1, [pc, #32]	@ (80013ec <__NVIC_SetPriority+0x50>)
 80013cc:	79fb      	ldrb	r3, [r7, #7]
 80013ce:	f003 030f 	and.w	r3, r3, #15
 80013d2:	3b04      	subs	r3, #4
 80013d4:	0112      	lsls	r2, r2, #4
 80013d6:	b2d2      	uxtb	r2, r2
 80013d8:	440b      	add	r3, r1
 80013da:	761a      	strb	r2, [r3, #24]
}
 80013dc:	bf00      	nop
 80013de:	370c      	adds	r7, #12
 80013e0:	46bd      	mov	sp, r7
 80013e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013e6:	4770      	bx	lr
 80013e8:	e000e100 	.word	0xe000e100
 80013ec:	e000ed00 	.word	0xe000ed00

080013f0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80013f0:	b480      	push	{r7}
 80013f2:	b089      	sub	sp, #36	@ 0x24
 80013f4:	af00      	add	r7, sp, #0
 80013f6:	60f8      	str	r0, [r7, #12]
 80013f8:	60b9      	str	r1, [r7, #8]
 80013fa:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80013fc:	68fb      	ldr	r3, [r7, #12]
 80013fe:	f003 0307 	and.w	r3, r3, #7
 8001402:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001404:	69fb      	ldr	r3, [r7, #28]
 8001406:	f1c3 0307 	rsb	r3, r3, #7
 800140a:	2b04      	cmp	r3, #4
 800140c:	bf28      	it	cs
 800140e:	2304      	movcs	r3, #4
 8001410:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001412:	69fb      	ldr	r3, [r7, #28]
 8001414:	3304      	adds	r3, #4
 8001416:	2b06      	cmp	r3, #6
 8001418:	d902      	bls.n	8001420 <NVIC_EncodePriority+0x30>
 800141a:	69fb      	ldr	r3, [r7, #28]
 800141c:	3b03      	subs	r3, #3
 800141e:	e000      	b.n	8001422 <NVIC_EncodePriority+0x32>
 8001420:	2300      	movs	r3, #0
 8001422:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001424:	f04f 32ff 	mov.w	r2, #4294967295
 8001428:	69bb      	ldr	r3, [r7, #24]
 800142a:	fa02 f303 	lsl.w	r3, r2, r3
 800142e:	43da      	mvns	r2, r3
 8001430:	68bb      	ldr	r3, [r7, #8]
 8001432:	401a      	ands	r2, r3
 8001434:	697b      	ldr	r3, [r7, #20]
 8001436:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001438:	f04f 31ff 	mov.w	r1, #4294967295
 800143c:	697b      	ldr	r3, [r7, #20]
 800143e:	fa01 f303 	lsl.w	r3, r1, r3
 8001442:	43d9      	mvns	r1, r3
 8001444:	687b      	ldr	r3, [r7, #4]
 8001446:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001448:	4313      	orrs	r3, r2
         );
}
 800144a:	4618      	mov	r0, r3
 800144c:	3724      	adds	r7, #36	@ 0x24
 800144e:	46bd      	mov	sp, r7
 8001450:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001454:	4770      	bx	lr
	...

08001458 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001458:	b580      	push	{r7, lr}
 800145a:	b082      	sub	sp, #8
 800145c:	af00      	add	r7, sp, #0
 800145e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001460:	687b      	ldr	r3, [r7, #4]
 8001462:	3b01      	subs	r3, #1
 8001464:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8001468:	d301      	bcc.n	800146e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800146a:	2301      	movs	r3, #1
 800146c:	e00f      	b.n	800148e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800146e:	4a0a      	ldr	r2, [pc, #40]	@ (8001498 <SysTick_Config+0x40>)
 8001470:	687b      	ldr	r3, [r7, #4]
 8001472:	3b01      	subs	r3, #1
 8001474:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001476:	210f      	movs	r1, #15
 8001478:	f04f 30ff 	mov.w	r0, #4294967295
 800147c:	f7ff ff8e 	bl	800139c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001480:	4b05      	ldr	r3, [pc, #20]	@ (8001498 <SysTick_Config+0x40>)
 8001482:	2200      	movs	r2, #0
 8001484:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001486:	4b04      	ldr	r3, [pc, #16]	@ (8001498 <SysTick_Config+0x40>)
 8001488:	2207      	movs	r2, #7
 800148a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800148c:	2300      	movs	r3, #0
}
 800148e:	4618      	mov	r0, r3
 8001490:	3708      	adds	r7, #8
 8001492:	46bd      	mov	sp, r7
 8001494:	bd80      	pop	{r7, pc}
 8001496:	bf00      	nop
 8001498:	e000e010 	.word	0xe000e010

0800149c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800149c:	b580      	push	{r7, lr}
 800149e:	b082      	sub	sp, #8
 80014a0:	af00      	add	r7, sp, #0
 80014a2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80014a4:	6878      	ldr	r0, [r7, #4]
 80014a6:	f7ff ff29 	bl	80012fc <__NVIC_SetPriorityGrouping>
}
 80014aa:	bf00      	nop
 80014ac:	3708      	adds	r7, #8
 80014ae:	46bd      	mov	sp, r7
 80014b0:	bd80      	pop	{r7, pc}

080014b2 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80014b2:	b580      	push	{r7, lr}
 80014b4:	b086      	sub	sp, #24
 80014b6:	af00      	add	r7, sp, #0
 80014b8:	4603      	mov	r3, r0
 80014ba:	60b9      	str	r1, [r7, #8]
 80014bc:	607a      	str	r2, [r7, #4]
 80014be:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80014c0:	2300      	movs	r3, #0
 80014c2:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80014c4:	f7ff ff3e 	bl	8001344 <__NVIC_GetPriorityGrouping>
 80014c8:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80014ca:	687a      	ldr	r2, [r7, #4]
 80014cc:	68b9      	ldr	r1, [r7, #8]
 80014ce:	6978      	ldr	r0, [r7, #20]
 80014d0:	f7ff ff8e 	bl	80013f0 <NVIC_EncodePriority>
 80014d4:	4602      	mov	r2, r0
 80014d6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80014da:	4611      	mov	r1, r2
 80014dc:	4618      	mov	r0, r3
 80014de:	f7ff ff5d 	bl	800139c <__NVIC_SetPriority>
}
 80014e2:	bf00      	nop
 80014e4:	3718      	adds	r7, #24
 80014e6:	46bd      	mov	sp, r7
 80014e8:	bd80      	pop	{r7, pc}

080014ea <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80014ea:	b580      	push	{r7, lr}
 80014ec:	b082      	sub	sp, #8
 80014ee:	af00      	add	r7, sp, #0
 80014f0:	4603      	mov	r3, r0
 80014f2:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80014f4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80014f8:	4618      	mov	r0, r3
 80014fa:	f7ff ff31 	bl	8001360 <__NVIC_EnableIRQ>
}
 80014fe:	bf00      	nop
 8001500:	3708      	adds	r7, #8
 8001502:	46bd      	mov	sp, r7
 8001504:	bd80      	pop	{r7, pc}

08001506 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001506:	b580      	push	{r7, lr}
 8001508:	b082      	sub	sp, #8
 800150a:	af00      	add	r7, sp, #0
 800150c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800150e:	6878      	ldr	r0, [r7, #4]
 8001510:	f7ff ffa2 	bl	8001458 <SysTick_Config>
 8001514:	4603      	mov	r3, r0
}
 8001516:	4618      	mov	r0, r3
 8001518:	3708      	adds	r7, #8
 800151a:	46bd      	mov	sp, r7
 800151c:	bd80      	pop	{r7, pc}

0800151e <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 800151e:	b580      	push	{r7, lr}
 8001520:	b084      	sub	sp, #16
 8001522:	af00      	add	r7, sp, #0
 8001524:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8001526:	687b      	ldr	r3, [r7, #4]
 8001528:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800152a:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 800152c:	f7ff feb6 	bl	800129c <HAL_GetTick>
 8001530:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8001532:	687b      	ldr	r3, [r7, #4]
 8001534:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8001538:	b2db      	uxtb	r3, r3
 800153a:	2b02      	cmp	r3, #2
 800153c:	d008      	beq.n	8001550 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800153e:	687b      	ldr	r3, [r7, #4]
 8001540:	2280      	movs	r2, #128	@ 0x80
 8001542:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001544:	687b      	ldr	r3, [r7, #4]
 8001546:	2200      	movs	r2, #0
 8001548:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    return HAL_ERROR;
 800154c:	2301      	movs	r3, #1
 800154e:	e052      	b.n	80015f6 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8001550:	687b      	ldr	r3, [r7, #4]
 8001552:	681b      	ldr	r3, [r3, #0]
 8001554:	681a      	ldr	r2, [r3, #0]
 8001556:	687b      	ldr	r3, [r7, #4]
 8001558:	681b      	ldr	r3, [r3, #0]
 800155a:	f022 0216 	bic.w	r2, r2, #22
 800155e:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8001560:	687b      	ldr	r3, [r7, #4]
 8001562:	681b      	ldr	r3, [r3, #0]
 8001564:	695a      	ldr	r2, [r3, #20]
 8001566:	687b      	ldr	r3, [r7, #4]
 8001568:	681b      	ldr	r3, [r3, #0]
 800156a:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800156e:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8001570:	687b      	ldr	r3, [r7, #4]
 8001572:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001574:	2b00      	cmp	r3, #0
 8001576:	d103      	bne.n	8001580 <HAL_DMA_Abort+0x62>
 8001578:	687b      	ldr	r3, [r7, #4]
 800157a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800157c:	2b00      	cmp	r3, #0
 800157e:	d007      	beq.n	8001590 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8001580:	687b      	ldr	r3, [r7, #4]
 8001582:	681b      	ldr	r3, [r3, #0]
 8001584:	681a      	ldr	r2, [r3, #0]
 8001586:	687b      	ldr	r3, [r7, #4]
 8001588:	681b      	ldr	r3, [r3, #0]
 800158a:	f022 0208 	bic.w	r2, r2, #8
 800158e:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8001590:	687b      	ldr	r3, [r7, #4]
 8001592:	681b      	ldr	r3, [r3, #0]
 8001594:	681a      	ldr	r2, [r3, #0]
 8001596:	687b      	ldr	r3, [r7, #4]
 8001598:	681b      	ldr	r3, [r3, #0]
 800159a:	f022 0201 	bic.w	r2, r2, #1
 800159e:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80015a0:	e013      	b.n	80015ca <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80015a2:	f7ff fe7b 	bl	800129c <HAL_GetTick>
 80015a6:	4602      	mov	r2, r0
 80015a8:	68bb      	ldr	r3, [r7, #8]
 80015aa:	1ad3      	subs	r3, r2, r3
 80015ac:	2b05      	cmp	r3, #5
 80015ae:	d90c      	bls.n	80015ca <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80015b0:	687b      	ldr	r3, [r7, #4]
 80015b2:	2220      	movs	r2, #32
 80015b4:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 80015b6:	687b      	ldr	r3, [r7, #4]
 80015b8:	2203      	movs	r2, #3
 80015ba:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 80015be:	687b      	ldr	r3, [r7, #4]
 80015c0:	2200      	movs	r2, #0
 80015c2:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        
        return HAL_TIMEOUT;
 80015c6:	2303      	movs	r3, #3
 80015c8:	e015      	b.n	80015f6 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80015ca:	687b      	ldr	r3, [r7, #4]
 80015cc:	681b      	ldr	r3, [r3, #0]
 80015ce:	681b      	ldr	r3, [r3, #0]
 80015d0:	f003 0301 	and.w	r3, r3, #1
 80015d4:	2b00      	cmp	r3, #0
 80015d6:	d1e4      	bne.n	80015a2 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 80015d8:	687b      	ldr	r3, [r7, #4]
 80015da:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80015dc:	223f      	movs	r2, #63	@ 0x3f
 80015de:	409a      	lsls	r2, r3
 80015e0:	68fb      	ldr	r3, [r7, #12]
 80015e2:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 80015e4:	687b      	ldr	r3, [r7, #4]
 80015e6:	2201      	movs	r2, #1
 80015e8:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80015ec:	687b      	ldr	r3, [r7, #4]
 80015ee:	2200      	movs	r2, #0
 80015f0:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  }
  return HAL_OK;
 80015f4:	2300      	movs	r3, #0
}
 80015f6:	4618      	mov	r0, r3
 80015f8:	3710      	adds	r7, #16
 80015fa:	46bd      	mov	sp, r7
 80015fc:	bd80      	pop	{r7, pc}

080015fe <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 80015fe:	b480      	push	{r7}
 8001600:	b083      	sub	sp, #12
 8001602:	af00      	add	r7, sp, #0
 8001604:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8001606:	687b      	ldr	r3, [r7, #4]
 8001608:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 800160c:	b2db      	uxtb	r3, r3
 800160e:	2b02      	cmp	r3, #2
 8001610:	d004      	beq.n	800161c <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001612:	687b      	ldr	r3, [r7, #4]
 8001614:	2280      	movs	r2, #128	@ 0x80
 8001616:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 8001618:	2301      	movs	r3, #1
 800161a:	e00c      	b.n	8001636 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 800161c:	687b      	ldr	r3, [r7, #4]
 800161e:	2205      	movs	r2, #5
 8001620:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8001624:	687b      	ldr	r3, [r7, #4]
 8001626:	681b      	ldr	r3, [r3, #0]
 8001628:	681a      	ldr	r2, [r3, #0]
 800162a:	687b      	ldr	r3, [r7, #4]
 800162c:	681b      	ldr	r3, [r3, #0]
 800162e:	f022 0201 	bic.w	r2, r2, #1
 8001632:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8001634:	2300      	movs	r3, #0
}
 8001636:	4618      	mov	r0, r3
 8001638:	370c      	adds	r7, #12
 800163a:	46bd      	mov	sp, r7
 800163c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001640:	4770      	bx	lr
	...

08001644 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001644:	b480      	push	{r7}
 8001646:	b089      	sub	sp, #36	@ 0x24
 8001648:	af00      	add	r7, sp, #0
 800164a:	6078      	str	r0, [r7, #4]
 800164c:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 800164e:	2300      	movs	r3, #0
 8001650:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8001652:	2300      	movs	r3, #0
 8001654:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8001656:	2300      	movs	r3, #0
 8001658:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 800165a:	2300      	movs	r3, #0
 800165c:	61fb      	str	r3, [r7, #28]
 800165e:	e159      	b.n	8001914 <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8001660:	2201      	movs	r2, #1
 8001662:	69fb      	ldr	r3, [r7, #28]
 8001664:	fa02 f303 	lsl.w	r3, r2, r3
 8001668:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800166a:	683b      	ldr	r3, [r7, #0]
 800166c:	681b      	ldr	r3, [r3, #0]
 800166e:	697a      	ldr	r2, [r7, #20]
 8001670:	4013      	ands	r3, r2
 8001672:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8001674:	693a      	ldr	r2, [r7, #16]
 8001676:	697b      	ldr	r3, [r7, #20]
 8001678:	429a      	cmp	r2, r3
 800167a:	f040 8148 	bne.w	800190e <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800167e:	683b      	ldr	r3, [r7, #0]
 8001680:	685b      	ldr	r3, [r3, #4]
 8001682:	f003 0303 	and.w	r3, r3, #3
 8001686:	2b01      	cmp	r3, #1
 8001688:	d005      	beq.n	8001696 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800168a:	683b      	ldr	r3, [r7, #0]
 800168c:	685b      	ldr	r3, [r3, #4]
 800168e:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8001692:	2b02      	cmp	r3, #2
 8001694:	d130      	bne.n	80016f8 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8001696:	687b      	ldr	r3, [r7, #4]
 8001698:	689b      	ldr	r3, [r3, #8]
 800169a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 800169c:	69fb      	ldr	r3, [r7, #28]
 800169e:	005b      	lsls	r3, r3, #1
 80016a0:	2203      	movs	r2, #3
 80016a2:	fa02 f303 	lsl.w	r3, r2, r3
 80016a6:	43db      	mvns	r3, r3
 80016a8:	69ba      	ldr	r2, [r7, #24]
 80016aa:	4013      	ands	r3, r2
 80016ac:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80016ae:	683b      	ldr	r3, [r7, #0]
 80016b0:	68da      	ldr	r2, [r3, #12]
 80016b2:	69fb      	ldr	r3, [r7, #28]
 80016b4:	005b      	lsls	r3, r3, #1
 80016b6:	fa02 f303 	lsl.w	r3, r2, r3
 80016ba:	69ba      	ldr	r2, [r7, #24]
 80016bc:	4313      	orrs	r3, r2
 80016be:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80016c0:	687b      	ldr	r3, [r7, #4]
 80016c2:	69ba      	ldr	r2, [r7, #24]
 80016c4:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80016c6:	687b      	ldr	r3, [r7, #4]
 80016c8:	685b      	ldr	r3, [r3, #4]
 80016ca:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80016cc:	2201      	movs	r2, #1
 80016ce:	69fb      	ldr	r3, [r7, #28]
 80016d0:	fa02 f303 	lsl.w	r3, r2, r3
 80016d4:	43db      	mvns	r3, r3
 80016d6:	69ba      	ldr	r2, [r7, #24]
 80016d8:	4013      	ands	r3, r2
 80016da:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80016dc:	683b      	ldr	r3, [r7, #0]
 80016de:	685b      	ldr	r3, [r3, #4]
 80016e0:	091b      	lsrs	r3, r3, #4
 80016e2:	f003 0201 	and.w	r2, r3, #1
 80016e6:	69fb      	ldr	r3, [r7, #28]
 80016e8:	fa02 f303 	lsl.w	r3, r2, r3
 80016ec:	69ba      	ldr	r2, [r7, #24]
 80016ee:	4313      	orrs	r3, r2
 80016f0:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80016f2:	687b      	ldr	r3, [r7, #4]
 80016f4:	69ba      	ldr	r2, [r7, #24]
 80016f6:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80016f8:	683b      	ldr	r3, [r7, #0]
 80016fa:	685b      	ldr	r3, [r3, #4]
 80016fc:	f003 0303 	and.w	r3, r3, #3
 8001700:	2b03      	cmp	r3, #3
 8001702:	d017      	beq.n	8001734 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8001704:	687b      	ldr	r3, [r7, #4]
 8001706:	68db      	ldr	r3, [r3, #12]
 8001708:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 800170a:	69fb      	ldr	r3, [r7, #28]
 800170c:	005b      	lsls	r3, r3, #1
 800170e:	2203      	movs	r2, #3
 8001710:	fa02 f303 	lsl.w	r3, r2, r3
 8001714:	43db      	mvns	r3, r3
 8001716:	69ba      	ldr	r2, [r7, #24]
 8001718:	4013      	ands	r3, r2
 800171a:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 800171c:	683b      	ldr	r3, [r7, #0]
 800171e:	689a      	ldr	r2, [r3, #8]
 8001720:	69fb      	ldr	r3, [r7, #28]
 8001722:	005b      	lsls	r3, r3, #1
 8001724:	fa02 f303 	lsl.w	r3, r2, r3
 8001728:	69ba      	ldr	r2, [r7, #24]
 800172a:	4313      	orrs	r3, r2
 800172c:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 800172e:	687b      	ldr	r3, [r7, #4]
 8001730:	69ba      	ldr	r2, [r7, #24]
 8001732:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001734:	683b      	ldr	r3, [r7, #0]
 8001736:	685b      	ldr	r3, [r3, #4]
 8001738:	f003 0303 	and.w	r3, r3, #3
 800173c:	2b02      	cmp	r3, #2
 800173e:	d123      	bne.n	8001788 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8001740:	69fb      	ldr	r3, [r7, #28]
 8001742:	08da      	lsrs	r2, r3, #3
 8001744:	687b      	ldr	r3, [r7, #4]
 8001746:	3208      	adds	r2, #8
 8001748:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800174c:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800174e:	69fb      	ldr	r3, [r7, #28]
 8001750:	f003 0307 	and.w	r3, r3, #7
 8001754:	009b      	lsls	r3, r3, #2
 8001756:	220f      	movs	r2, #15
 8001758:	fa02 f303 	lsl.w	r3, r2, r3
 800175c:	43db      	mvns	r3, r3
 800175e:	69ba      	ldr	r2, [r7, #24]
 8001760:	4013      	ands	r3, r2
 8001762:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8001764:	683b      	ldr	r3, [r7, #0]
 8001766:	691a      	ldr	r2, [r3, #16]
 8001768:	69fb      	ldr	r3, [r7, #28]
 800176a:	f003 0307 	and.w	r3, r3, #7
 800176e:	009b      	lsls	r3, r3, #2
 8001770:	fa02 f303 	lsl.w	r3, r2, r3
 8001774:	69ba      	ldr	r2, [r7, #24]
 8001776:	4313      	orrs	r3, r2
 8001778:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 800177a:	69fb      	ldr	r3, [r7, #28]
 800177c:	08da      	lsrs	r2, r3, #3
 800177e:	687b      	ldr	r3, [r7, #4]
 8001780:	3208      	adds	r2, #8
 8001782:	69b9      	ldr	r1, [r7, #24]
 8001784:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001788:	687b      	ldr	r3, [r7, #4]
 800178a:	681b      	ldr	r3, [r3, #0]
 800178c:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800178e:	69fb      	ldr	r3, [r7, #28]
 8001790:	005b      	lsls	r3, r3, #1
 8001792:	2203      	movs	r2, #3
 8001794:	fa02 f303 	lsl.w	r3, r2, r3
 8001798:	43db      	mvns	r3, r3
 800179a:	69ba      	ldr	r2, [r7, #24]
 800179c:	4013      	ands	r3, r2
 800179e:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80017a0:	683b      	ldr	r3, [r7, #0]
 80017a2:	685b      	ldr	r3, [r3, #4]
 80017a4:	f003 0203 	and.w	r2, r3, #3
 80017a8:	69fb      	ldr	r3, [r7, #28]
 80017aa:	005b      	lsls	r3, r3, #1
 80017ac:	fa02 f303 	lsl.w	r3, r2, r3
 80017b0:	69ba      	ldr	r2, [r7, #24]
 80017b2:	4313      	orrs	r3, r2
 80017b4:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80017b6:	687b      	ldr	r3, [r7, #4]
 80017b8:	69ba      	ldr	r2, [r7, #24]
 80017ba:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80017bc:	683b      	ldr	r3, [r7, #0]
 80017be:	685b      	ldr	r3, [r3, #4]
 80017c0:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80017c4:	2b00      	cmp	r3, #0
 80017c6:	f000 80a2 	beq.w	800190e <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80017ca:	2300      	movs	r3, #0
 80017cc:	60fb      	str	r3, [r7, #12]
 80017ce:	4b57      	ldr	r3, [pc, #348]	@ (800192c <HAL_GPIO_Init+0x2e8>)
 80017d0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80017d2:	4a56      	ldr	r2, [pc, #344]	@ (800192c <HAL_GPIO_Init+0x2e8>)
 80017d4:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80017d8:	6453      	str	r3, [r2, #68]	@ 0x44
 80017da:	4b54      	ldr	r3, [pc, #336]	@ (800192c <HAL_GPIO_Init+0x2e8>)
 80017dc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80017de:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80017e2:	60fb      	str	r3, [r7, #12]
 80017e4:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80017e6:	4a52      	ldr	r2, [pc, #328]	@ (8001930 <HAL_GPIO_Init+0x2ec>)
 80017e8:	69fb      	ldr	r3, [r7, #28]
 80017ea:	089b      	lsrs	r3, r3, #2
 80017ec:	3302      	adds	r3, #2
 80017ee:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80017f2:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80017f4:	69fb      	ldr	r3, [r7, #28]
 80017f6:	f003 0303 	and.w	r3, r3, #3
 80017fa:	009b      	lsls	r3, r3, #2
 80017fc:	220f      	movs	r2, #15
 80017fe:	fa02 f303 	lsl.w	r3, r2, r3
 8001802:	43db      	mvns	r3, r3
 8001804:	69ba      	ldr	r2, [r7, #24]
 8001806:	4013      	ands	r3, r2
 8001808:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800180a:	687b      	ldr	r3, [r7, #4]
 800180c:	4a49      	ldr	r2, [pc, #292]	@ (8001934 <HAL_GPIO_Init+0x2f0>)
 800180e:	4293      	cmp	r3, r2
 8001810:	d019      	beq.n	8001846 <HAL_GPIO_Init+0x202>
 8001812:	687b      	ldr	r3, [r7, #4]
 8001814:	4a48      	ldr	r2, [pc, #288]	@ (8001938 <HAL_GPIO_Init+0x2f4>)
 8001816:	4293      	cmp	r3, r2
 8001818:	d013      	beq.n	8001842 <HAL_GPIO_Init+0x1fe>
 800181a:	687b      	ldr	r3, [r7, #4]
 800181c:	4a47      	ldr	r2, [pc, #284]	@ (800193c <HAL_GPIO_Init+0x2f8>)
 800181e:	4293      	cmp	r3, r2
 8001820:	d00d      	beq.n	800183e <HAL_GPIO_Init+0x1fa>
 8001822:	687b      	ldr	r3, [r7, #4]
 8001824:	4a46      	ldr	r2, [pc, #280]	@ (8001940 <HAL_GPIO_Init+0x2fc>)
 8001826:	4293      	cmp	r3, r2
 8001828:	d007      	beq.n	800183a <HAL_GPIO_Init+0x1f6>
 800182a:	687b      	ldr	r3, [r7, #4]
 800182c:	4a45      	ldr	r2, [pc, #276]	@ (8001944 <HAL_GPIO_Init+0x300>)
 800182e:	4293      	cmp	r3, r2
 8001830:	d101      	bne.n	8001836 <HAL_GPIO_Init+0x1f2>
 8001832:	2304      	movs	r3, #4
 8001834:	e008      	b.n	8001848 <HAL_GPIO_Init+0x204>
 8001836:	2307      	movs	r3, #7
 8001838:	e006      	b.n	8001848 <HAL_GPIO_Init+0x204>
 800183a:	2303      	movs	r3, #3
 800183c:	e004      	b.n	8001848 <HAL_GPIO_Init+0x204>
 800183e:	2302      	movs	r3, #2
 8001840:	e002      	b.n	8001848 <HAL_GPIO_Init+0x204>
 8001842:	2301      	movs	r3, #1
 8001844:	e000      	b.n	8001848 <HAL_GPIO_Init+0x204>
 8001846:	2300      	movs	r3, #0
 8001848:	69fa      	ldr	r2, [r7, #28]
 800184a:	f002 0203 	and.w	r2, r2, #3
 800184e:	0092      	lsls	r2, r2, #2
 8001850:	4093      	lsls	r3, r2
 8001852:	69ba      	ldr	r2, [r7, #24]
 8001854:	4313      	orrs	r3, r2
 8001856:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8001858:	4935      	ldr	r1, [pc, #212]	@ (8001930 <HAL_GPIO_Init+0x2ec>)
 800185a:	69fb      	ldr	r3, [r7, #28]
 800185c:	089b      	lsrs	r3, r3, #2
 800185e:	3302      	adds	r3, #2
 8001860:	69ba      	ldr	r2, [r7, #24]
 8001862:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001866:	4b38      	ldr	r3, [pc, #224]	@ (8001948 <HAL_GPIO_Init+0x304>)
 8001868:	689b      	ldr	r3, [r3, #8]
 800186a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800186c:	693b      	ldr	r3, [r7, #16]
 800186e:	43db      	mvns	r3, r3
 8001870:	69ba      	ldr	r2, [r7, #24]
 8001872:	4013      	ands	r3, r2
 8001874:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8001876:	683b      	ldr	r3, [r7, #0]
 8001878:	685b      	ldr	r3, [r3, #4]
 800187a:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800187e:	2b00      	cmp	r3, #0
 8001880:	d003      	beq.n	800188a <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 8001882:	69ba      	ldr	r2, [r7, #24]
 8001884:	693b      	ldr	r3, [r7, #16]
 8001886:	4313      	orrs	r3, r2
 8001888:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800188a:	4a2f      	ldr	r2, [pc, #188]	@ (8001948 <HAL_GPIO_Init+0x304>)
 800188c:	69bb      	ldr	r3, [r7, #24]
 800188e:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8001890:	4b2d      	ldr	r3, [pc, #180]	@ (8001948 <HAL_GPIO_Init+0x304>)
 8001892:	68db      	ldr	r3, [r3, #12]
 8001894:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001896:	693b      	ldr	r3, [r7, #16]
 8001898:	43db      	mvns	r3, r3
 800189a:	69ba      	ldr	r2, [r7, #24]
 800189c:	4013      	ands	r3, r2
 800189e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80018a0:	683b      	ldr	r3, [r7, #0]
 80018a2:	685b      	ldr	r3, [r3, #4]
 80018a4:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80018a8:	2b00      	cmp	r3, #0
 80018aa:	d003      	beq.n	80018b4 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 80018ac:	69ba      	ldr	r2, [r7, #24]
 80018ae:	693b      	ldr	r3, [r7, #16]
 80018b0:	4313      	orrs	r3, r2
 80018b2:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80018b4:	4a24      	ldr	r2, [pc, #144]	@ (8001948 <HAL_GPIO_Init+0x304>)
 80018b6:	69bb      	ldr	r3, [r7, #24]
 80018b8:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 80018ba:	4b23      	ldr	r3, [pc, #140]	@ (8001948 <HAL_GPIO_Init+0x304>)
 80018bc:	685b      	ldr	r3, [r3, #4]
 80018be:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80018c0:	693b      	ldr	r3, [r7, #16]
 80018c2:	43db      	mvns	r3, r3
 80018c4:	69ba      	ldr	r2, [r7, #24]
 80018c6:	4013      	ands	r3, r2
 80018c8:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80018ca:	683b      	ldr	r3, [r7, #0]
 80018cc:	685b      	ldr	r3, [r3, #4]
 80018ce:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80018d2:	2b00      	cmp	r3, #0
 80018d4:	d003      	beq.n	80018de <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 80018d6:	69ba      	ldr	r2, [r7, #24]
 80018d8:	693b      	ldr	r3, [r7, #16]
 80018da:	4313      	orrs	r3, r2
 80018dc:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80018de:	4a1a      	ldr	r2, [pc, #104]	@ (8001948 <HAL_GPIO_Init+0x304>)
 80018e0:	69bb      	ldr	r3, [r7, #24]
 80018e2:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80018e4:	4b18      	ldr	r3, [pc, #96]	@ (8001948 <HAL_GPIO_Init+0x304>)
 80018e6:	681b      	ldr	r3, [r3, #0]
 80018e8:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80018ea:	693b      	ldr	r3, [r7, #16]
 80018ec:	43db      	mvns	r3, r3
 80018ee:	69ba      	ldr	r2, [r7, #24]
 80018f0:	4013      	ands	r3, r2
 80018f2:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80018f4:	683b      	ldr	r3, [r7, #0]
 80018f6:	685b      	ldr	r3, [r3, #4]
 80018f8:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80018fc:	2b00      	cmp	r3, #0
 80018fe:	d003      	beq.n	8001908 <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 8001900:	69ba      	ldr	r2, [r7, #24]
 8001902:	693b      	ldr	r3, [r7, #16]
 8001904:	4313      	orrs	r3, r2
 8001906:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8001908:	4a0f      	ldr	r2, [pc, #60]	@ (8001948 <HAL_GPIO_Init+0x304>)
 800190a:	69bb      	ldr	r3, [r7, #24]
 800190c:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800190e:	69fb      	ldr	r3, [r7, #28]
 8001910:	3301      	adds	r3, #1
 8001912:	61fb      	str	r3, [r7, #28]
 8001914:	69fb      	ldr	r3, [r7, #28]
 8001916:	2b0f      	cmp	r3, #15
 8001918:	f67f aea2 	bls.w	8001660 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 800191c:	bf00      	nop
 800191e:	bf00      	nop
 8001920:	3724      	adds	r7, #36	@ 0x24
 8001922:	46bd      	mov	sp, r7
 8001924:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001928:	4770      	bx	lr
 800192a:	bf00      	nop
 800192c:	40023800 	.word	0x40023800
 8001930:	40013800 	.word	0x40013800
 8001934:	40020000 	.word	0x40020000
 8001938:	40020400 	.word	0x40020400
 800193c:	40020800 	.word	0x40020800
 8001940:	40020c00 	.word	0x40020c00
 8001944:	40021000 	.word	0x40021000
 8001948:	40013c00 	.word	0x40013c00

0800194c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800194c:	b480      	push	{r7}
 800194e:	b083      	sub	sp, #12
 8001950:	af00      	add	r7, sp, #0
 8001952:	6078      	str	r0, [r7, #4]
 8001954:	460b      	mov	r3, r1
 8001956:	807b      	strh	r3, [r7, #2]
 8001958:	4613      	mov	r3, r2
 800195a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 800195c:	787b      	ldrb	r3, [r7, #1]
 800195e:	2b00      	cmp	r3, #0
 8001960:	d003      	beq.n	800196a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001962:	887a      	ldrh	r2, [r7, #2]
 8001964:	687b      	ldr	r3, [r7, #4]
 8001966:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8001968:	e003      	b.n	8001972 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 800196a:	887b      	ldrh	r3, [r7, #2]
 800196c:	041a      	lsls	r2, r3, #16
 800196e:	687b      	ldr	r3, [r7, #4]
 8001970:	619a      	str	r2, [r3, #24]
}
 8001972:	bf00      	nop
 8001974:	370c      	adds	r7, #12
 8001976:	46bd      	mov	sp, r7
 8001978:	f85d 7b04 	ldr.w	r7, [sp], #4
 800197c:	4770      	bx	lr
	...

08001980 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001980:	b580      	push	{r7, lr}
 8001982:	b086      	sub	sp, #24
 8001984:	af00      	add	r7, sp, #0
 8001986:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8001988:	687b      	ldr	r3, [r7, #4]
 800198a:	2b00      	cmp	r3, #0
 800198c:	d101      	bne.n	8001992 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800198e:	2301      	movs	r3, #1
 8001990:	e267      	b.n	8001e62 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001992:	687b      	ldr	r3, [r7, #4]
 8001994:	681b      	ldr	r3, [r3, #0]
 8001996:	f003 0301 	and.w	r3, r3, #1
 800199a:	2b00      	cmp	r3, #0
 800199c:	d075      	beq.n	8001a8a <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 800199e:	4b88      	ldr	r3, [pc, #544]	@ (8001bc0 <HAL_RCC_OscConfig+0x240>)
 80019a0:	689b      	ldr	r3, [r3, #8]
 80019a2:	f003 030c 	and.w	r3, r3, #12
 80019a6:	2b04      	cmp	r3, #4
 80019a8:	d00c      	beq.n	80019c4 <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80019aa:	4b85      	ldr	r3, [pc, #532]	@ (8001bc0 <HAL_RCC_OscConfig+0x240>)
 80019ac:	689b      	ldr	r3, [r3, #8]
 80019ae:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 80019b2:	2b08      	cmp	r3, #8
 80019b4:	d112      	bne.n	80019dc <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80019b6:	4b82      	ldr	r3, [pc, #520]	@ (8001bc0 <HAL_RCC_OscConfig+0x240>)
 80019b8:	685b      	ldr	r3, [r3, #4]
 80019ba:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80019be:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80019c2:	d10b      	bne.n	80019dc <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80019c4:	4b7e      	ldr	r3, [pc, #504]	@ (8001bc0 <HAL_RCC_OscConfig+0x240>)
 80019c6:	681b      	ldr	r3, [r3, #0]
 80019c8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80019cc:	2b00      	cmp	r3, #0
 80019ce:	d05b      	beq.n	8001a88 <HAL_RCC_OscConfig+0x108>
 80019d0:	687b      	ldr	r3, [r7, #4]
 80019d2:	685b      	ldr	r3, [r3, #4]
 80019d4:	2b00      	cmp	r3, #0
 80019d6:	d157      	bne.n	8001a88 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80019d8:	2301      	movs	r3, #1
 80019da:	e242      	b.n	8001e62 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80019dc:	687b      	ldr	r3, [r7, #4]
 80019de:	685b      	ldr	r3, [r3, #4]
 80019e0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80019e4:	d106      	bne.n	80019f4 <HAL_RCC_OscConfig+0x74>
 80019e6:	4b76      	ldr	r3, [pc, #472]	@ (8001bc0 <HAL_RCC_OscConfig+0x240>)
 80019e8:	681b      	ldr	r3, [r3, #0]
 80019ea:	4a75      	ldr	r2, [pc, #468]	@ (8001bc0 <HAL_RCC_OscConfig+0x240>)
 80019ec:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80019f0:	6013      	str	r3, [r2, #0]
 80019f2:	e01d      	b.n	8001a30 <HAL_RCC_OscConfig+0xb0>
 80019f4:	687b      	ldr	r3, [r7, #4]
 80019f6:	685b      	ldr	r3, [r3, #4]
 80019f8:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80019fc:	d10c      	bne.n	8001a18 <HAL_RCC_OscConfig+0x98>
 80019fe:	4b70      	ldr	r3, [pc, #448]	@ (8001bc0 <HAL_RCC_OscConfig+0x240>)
 8001a00:	681b      	ldr	r3, [r3, #0]
 8001a02:	4a6f      	ldr	r2, [pc, #444]	@ (8001bc0 <HAL_RCC_OscConfig+0x240>)
 8001a04:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001a08:	6013      	str	r3, [r2, #0]
 8001a0a:	4b6d      	ldr	r3, [pc, #436]	@ (8001bc0 <HAL_RCC_OscConfig+0x240>)
 8001a0c:	681b      	ldr	r3, [r3, #0]
 8001a0e:	4a6c      	ldr	r2, [pc, #432]	@ (8001bc0 <HAL_RCC_OscConfig+0x240>)
 8001a10:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001a14:	6013      	str	r3, [r2, #0]
 8001a16:	e00b      	b.n	8001a30 <HAL_RCC_OscConfig+0xb0>
 8001a18:	4b69      	ldr	r3, [pc, #420]	@ (8001bc0 <HAL_RCC_OscConfig+0x240>)
 8001a1a:	681b      	ldr	r3, [r3, #0]
 8001a1c:	4a68      	ldr	r2, [pc, #416]	@ (8001bc0 <HAL_RCC_OscConfig+0x240>)
 8001a1e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8001a22:	6013      	str	r3, [r2, #0]
 8001a24:	4b66      	ldr	r3, [pc, #408]	@ (8001bc0 <HAL_RCC_OscConfig+0x240>)
 8001a26:	681b      	ldr	r3, [r3, #0]
 8001a28:	4a65      	ldr	r2, [pc, #404]	@ (8001bc0 <HAL_RCC_OscConfig+0x240>)
 8001a2a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8001a2e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8001a30:	687b      	ldr	r3, [r7, #4]
 8001a32:	685b      	ldr	r3, [r3, #4]
 8001a34:	2b00      	cmp	r3, #0
 8001a36:	d013      	beq.n	8001a60 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001a38:	f7ff fc30 	bl	800129c <HAL_GetTick>
 8001a3c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001a3e:	e008      	b.n	8001a52 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001a40:	f7ff fc2c 	bl	800129c <HAL_GetTick>
 8001a44:	4602      	mov	r2, r0
 8001a46:	693b      	ldr	r3, [r7, #16]
 8001a48:	1ad3      	subs	r3, r2, r3
 8001a4a:	2b64      	cmp	r3, #100	@ 0x64
 8001a4c:	d901      	bls.n	8001a52 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8001a4e:	2303      	movs	r3, #3
 8001a50:	e207      	b.n	8001e62 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001a52:	4b5b      	ldr	r3, [pc, #364]	@ (8001bc0 <HAL_RCC_OscConfig+0x240>)
 8001a54:	681b      	ldr	r3, [r3, #0]
 8001a56:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001a5a:	2b00      	cmp	r3, #0
 8001a5c:	d0f0      	beq.n	8001a40 <HAL_RCC_OscConfig+0xc0>
 8001a5e:	e014      	b.n	8001a8a <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001a60:	f7ff fc1c 	bl	800129c <HAL_GetTick>
 8001a64:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001a66:	e008      	b.n	8001a7a <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001a68:	f7ff fc18 	bl	800129c <HAL_GetTick>
 8001a6c:	4602      	mov	r2, r0
 8001a6e:	693b      	ldr	r3, [r7, #16]
 8001a70:	1ad3      	subs	r3, r2, r3
 8001a72:	2b64      	cmp	r3, #100	@ 0x64
 8001a74:	d901      	bls.n	8001a7a <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8001a76:	2303      	movs	r3, #3
 8001a78:	e1f3      	b.n	8001e62 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001a7a:	4b51      	ldr	r3, [pc, #324]	@ (8001bc0 <HAL_RCC_OscConfig+0x240>)
 8001a7c:	681b      	ldr	r3, [r3, #0]
 8001a7e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001a82:	2b00      	cmp	r3, #0
 8001a84:	d1f0      	bne.n	8001a68 <HAL_RCC_OscConfig+0xe8>
 8001a86:	e000      	b.n	8001a8a <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001a88:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001a8a:	687b      	ldr	r3, [r7, #4]
 8001a8c:	681b      	ldr	r3, [r3, #0]
 8001a8e:	f003 0302 	and.w	r3, r3, #2
 8001a92:	2b00      	cmp	r3, #0
 8001a94:	d063      	beq.n	8001b5e <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8001a96:	4b4a      	ldr	r3, [pc, #296]	@ (8001bc0 <HAL_RCC_OscConfig+0x240>)
 8001a98:	689b      	ldr	r3, [r3, #8]
 8001a9a:	f003 030c 	and.w	r3, r3, #12
 8001a9e:	2b00      	cmp	r3, #0
 8001aa0:	d00b      	beq.n	8001aba <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8001aa2:	4b47      	ldr	r3, [pc, #284]	@ (8001bc0 <HAL_RCC_OscConfig+0x240>)
 8001aa4:	689b      	ldr	r3, [r3, #8]
 8001aa6:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8001aaa:	2b08      	cmp	r3, #8
 8001aac:	d11c      	bne.n	8001ae8 <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8001aae:	4b44      	ldr	r3, [pc, #272]	@ (8001bc0 <HAL_RCC_OscConfig+0x240>)
 8001ab0:	685b      	ldr	r3, [r3, #4]
 8001ab2:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001ab6:	2b00      	cmp	r3, #0
 8001ab8:	d116      	bne.n	8001ae8 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001aba:	4b41      	ldr	r3, [pc, #260]	@ (8001bc0 <HAL_RCC_OscConfig+0x240>)
 8001abc:	681b      	ldr	r3, [r3, #0]
 8001abe:	f003 0302 	and.w	r3, r3, #2
 8001ac2:	2b00      	cmp	r3, #0
 8001ac4:	d005      	beq.n	8001ad2 <HAL_RCC_OscConfig+0x152>
 8001ac6:	687b      	ldr	r3, [r7, #4]
 8001ac8:	68db      	ldr	r3, [r3, #12]
 8001aca:	2b01      	cmp	r3, #1
 8001acc:	d001      	beq.n	8001ad2 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8001ace:	2301      	movs	r3, #1
 8001ad0:	e1c7      	b.n	8001e62 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001ad2:	4b3b      	ldr	r3, [pc, #236]	@ (8001bc0 <HAL_RCC_OscConfig+0x240>)
 8001ad4:	681b      	ldr	r3, [r3, #0]
 8001ad6:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8001ada:	687b      	ldr	r3, [r7, #4]
 8001adc:	691b      	ldr	r3, [r3, #16]
 8001ade:	00db      	lsls	r3, r3, #3
 8001ae0:	4937      	ldr	r1, [pc, #220]	@ (8001bc0 <HAL_RCC_OscConfig+0x240>)
 8001ae2:	4313      	orrs	r3, r2
 8001ae4:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001ae6:	e03a      	b.n	8001b5e <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8001ae8:	687b      	ldr	r3, [r7, #4]
 8001aea:	68db      	ldr	r3, [r3, #12]
 8001aec:	2b00      	cmp	r3, #0
 8001aee:	d020      	beq.n	8001b32 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001af0:	4b34      	ldr	r3, [pc, #208]	@ (8001bc4 <HAL_RCC_OscConfig+0x244>)
 8001af2:	2201      	movs	r2, #1
 8001af4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001af6:	f7ff fbd1 	bl	800129c <HAL_GetTick>
 8001afa:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001afc:	e008      	b.n	8001b10 <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001afe:	f7ff fbcd 	bl	800129c <HAL_GetTick>
 8001b02:	4602      	mov	r2, r0
 8001b04:	693b      	ldr	r3, [r7, #16]
 8001b06:	1ad3      	subs	r3, r2, r3
 8001b08:	2b02      	cmp	r3, #2
 8001b0a:	d901      	bls.n	8001b10 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8001b0c:	2303      	movs	r3, #3
 8001b0e:	e1a8      	b.n	8001e62 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001b10:	4b2b      	ldr	r3, [pc, #172]	@ (8001bc0 <HAL_RCC_OscConfig+0x240>)
 8001b12:	681b      	ldr	r3, [r3, #0]
 8001b14:	f003 0302 	and.w	r3, r3, #2
 8001b18:	2b00      	cmp	r3, #0
 8001b1a:	d0f0      	beq.n	8001afe <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001b1c:	4b28      	ldr	r3, [pc, #160]	@ (8001bc0 <HAL_RCC_OscConfig+0x240>)
 8001b1e:	681b      	ldr	r3, [r3, #0]
 8001b20:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8001b24:	687b      	ldr	r3, [r7, #4]
 8001b26:	691b      	ldr	r3, [r3, #16]
 8001b28:	00db      	lsls	r3, r3, #3
 8001b2a:	4925      	ldr	r1, [pc, #148]	@ (8001bc0 <HAL_RCC_OscConfig+0x240>)
 8001b2c:	4313      	orrs	r3, r2
 8001b2e:	600b      	str	r3, [r1, #0]
 8001b30:	e015      	b.n	8001b5e <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001b32:	4b24      	ldr	r3, [pc, #144]	@ (8001bc4 <HAL_RCC_OscConfig+0x244>)
 8001b34:	2200      	movs	r2, #0
 8001b36:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001b38:	f7ff fbb0 	bl	800129c <HAL_GetTick>
 8001b3c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001b3e:	e008      	b.n	8001b52 <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001b40:	f7ff fbac 	bl	800129c <HAL_GetTick>
 8001b44:	4602      	mov	r2, r0
 8001b46:	693b      	ldr	r3, [r7, #16]
 8001b48:	1ad3      	subs	r3, r2, r3
 8001b4a:	2b02      	cmp	r3, #2
 8001b4c:	d901      	bls.n	8001b52 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8001b4e:	2303      	movs	r3, #3
 8001b50:	e187      	b.n	8001e62 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001b52:	4b1b      	ldr	r3, [pc, #108]	@ (8001bc0 <HAL_RCC_OscConfig+0x240>)
 8001b54:	681b      	ldr	r3, [r3, #0]
 8001b56:	f003 0302 	and.w	r3, r3, #2
 8001b5a:	2b00      	cmp	r3, #0
 8001b5c:	d1f0      	bne.n	8001b40 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001b5e:	687b      	ldr	r3, [r7, #4]
 8001b60:	681b      	ldr	r3, [r3, #0]
 8001b62:	f003 0308 	and.w	r3, r3, #8
 8001b66:	2b00      	cmp	r3, #0
 8001b68:	d036      	beq.n	8001bd8 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8001b6a:	687b      	ldr	r3, [r7, #4]
 8001b6c:	695b      	ldr	r3, [r3, #20]
 8001b6e:	2b00      	cmp	r3, #0
 8001b70:	d016      	beq.n	8001ba0 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001b72:	4b15      	ldr	r3, [pc, #84]	@ (8001bc8 <HAL_RCC_OscConfig+0x248>)
 8001b74:	2201      	movs	r2, #1
 8001b76:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001b78:	f7ff fb90 	bl	800129c <HAL_GetTick>
 8001b7c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001b7e:	e008      	b.n	8001b92 <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001b80:	f7ff fb8c 	bl	800129c <HAL_GetTick>
 8001b84:	4602      	mov	r2, r0
 8001b86:	693b      	ldr	r3, [r7, #16]
 8001b88:	1ad3      	subs	r3, r2, r3
 8001b8a:	2b02      	cmp	r3, #2
 8001b8c:	d901      	bls.n	8001b92 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8001b8e:	2303      	movs	r3, #3
 8001b90:	e167      	b.n	8001e62 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001b92:	4b0b      	ldr	r3, [pc, #44]	@ (8001bc0 <HAL_RCC_OscConfig+0x240>)
 8001b94:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8001b96:	f003 0302 	and.w	r3, r3, #2
 8001b9a:	2b00      	cmp	r3, #0
 8001b9c:	d0f0      	beq.n	8001b80 <HAL_RCC_OscConfig+0x200>
 8001b9e:	e01b      	b.n	8001bd8 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001ba0:	4b09      	ldr	r3, [pc, #36]	@ (8001bc8 <HAL_RCC_OscConfig+0x248>)
 8001ba2:	2200      	movs	r2, #0
 8001ba4:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001ba6:	f7ff fb79 	bl	800129c <HAL_GetTick>
 8001baa:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001bac:	e00e      	b.n	8001bcc <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001bae:	f7ff fb75 	bl	800129c <HAL_GetTick>
 8001bb2:	4602      	mov	r2, r0
 8001bb4:	693b      	ldr	r3, [r7, #16]
 8001bb6:	1ad3      	subs	r3, r2, r3
 8001bb8:	2b02      	cmp	r3, #2
 8001bba:	d907      	bls.n	8001bcc <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8001bbc:	2303      	movs	r3, #3
 8001bbe:	e150      	b.n	8001e62 <HAL_RCC_OscConfig+0x4e2>
 8001bc0:	40023800 	.word	0x40023800
 8001bc4:	42470000 	.word	0x42470000
 8001bc8:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001bcc:	4b88      	ldr	r3, [pc, #544]	@ (8001df0 <HAL_RCC_OscConfig+0x470>)
 8001bce:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8001bd0:	f003 0302 	and.w	r3, r3, #2
 8001bd4:	2b00      	cmp	r3, #0
 8001bd6:	d1ea      	bne.n	8001bae <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001bd8:	687b      	ldr	r3, [r7, #4]
 8001bda:	681b      	ldr	r3, [r3, #0]
 8001bdc:	f003 0304 	and.w	r3, r3, #4
 8001be0:	2b00      	cmp	r3, #0
 8001be2:	f000 8097 	beq.w	8001d14 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001be6:	2300      	movs	r3, #0
 8001be8:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001bea:	4b81      	ldr	r3, [pc, #516]	@ (8001df0 <HAL_RCC_OscConfig+0x470>)
 8001bec:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001bee:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001bf2:	2b00      	cmp	r3, #0
 8001bf4:	d10f      	bne.n	8001c16 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001bf6:	2300      	movs	r3, #0
 8001bf8:	60bb      	str	r3, [r7, #8]
 8001bfa:	4b7d      	ldr	r3, [pc, #500]	@ (8001df0 <HAL_RCC_OscConfig+0x470>)
 8001bfc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001bfe:	4a7c      	ldr	r2, [pc, #496]	@ (8001df0 <HAL_RCC_OscConfig+0x470>)
 8001c00:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001c04:	6413      	str	r3, [r2, #64]	@ 0x40
 8001c06:	4b7a      	ldr	r3, [pc, #488]	@ (8001df0 <HAL_RCC_OscConfig+0x470>)
 8001c08:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001c0a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001c0e:	60bb      	str	r3, [r7, #8]
 8001c10:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001c12:	2301      	movs	r3, #1
 8001c14:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001c16:	4b77      	ldr	r3, [pc, #476]	@ (8001df4 <HAL_RCC_OscConfig+0x474>)
 8001c18:	681b      	ldr	r3, [r3, #0]
 8001c1a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001c1e:	2b00      	cmp	r3, #0
 8001c20:	d118      	bne.n	8001c54 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001c22:	4b74      	ldr	r3, [pc, #464]	@ (8001df4 <HAL_RCC_OscConfig+0x474>)
 8001c24:	681b      	ldr	r3, [r3, #0]
 8001c26:	4a73      	ldr	r2, [pc, #460]	@ (8001df4 <HAL_RCC_OscConfig+0x474>)
 8001c28:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001c2c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001c2e:	f7ff fb35 	bl	800129c <HAL_GetTick>
 8001c32:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001c34:	e008      	b.n	8001c48 <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001c36:	f7ff fb31 	bl	800129c <HAL_GetTick>
 8001c3a:	4602      	mov	r2, r0
 8001c3c:	693b      	ldr	r3, [r7, #16]
 8001c3e:	1ad3      	subs	r3, r2, r3
 8001c40:	2b02      	cmp	r3, #2
 8001c42:	d901      	bls.n	8001c48 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8001c44:	2303      	movs	r3, #3
 8001c46:	e10c      	b.n	8001e62 <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001c48:	4b6a      	ldr	r3, [pc, #424]	@ (8001df4 <HAL_RCC_OscConfig+0x474>)
 8001c4a:	681b      	ldr	r3, [r3, #0]
 8001c4c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001c50:	2b00      	cmp	r3, #0
 8001c52:	d0f0      	beq.n	8001c36 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001c54:	687b      	ldr	r3, [r7, #4]
 8001c56:	689b      	ldr	r3, [r3, #8]
 8001c58:	2b01      	cmp	r3, #1
 8001c5a:	d106      	bne.n	8001c6a <HAL_RCC_OscConfig+0x2ea>
 8001c5c:	4b64      	ldr	r3, [pc, #400]	@ (8001df0 <HAL_RCC_OscConfig+0x470>)
 8001c5e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001c60:	4a63      	ldr	r2, [pc, #396]	@ (8001df0 <HAL_RCC_OscConfig+0x470>)
 8001c62:	f043 0301 	orr.w	r3, r3, #1
 8001c66:	6713      	str	r3, [r2, #112]	@ 0x70
 8001c68:	e01c      	b.n	8001ca4 <HAL_RCC_OscConfig+0x324>
 8001c6a:	687b      	ldr	r3, [r7, #4]
 8001c6c:	689b      	ldr	r3, [r3, #8]
 8001c6e:	2b05      	cmp	r3, #5
 8001c70:	d10c      	bne.n	8001c8c <HAL_RCC_OscConfig+0x30c>
 8001c72:	4b5f      	ldr	r3, [pc, #380]	@ (8001df0 <HAL_RCC_OscConfig+0x470>)
 8001c74:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001c76:	4a5e      	ldr	r2, [pc, #376]	@ (8001df0 <HAL_RCC_OscConfig+0x470>)
 8001c78:	f043 0304 	orr.w	r3, r3, #4
 8001c7c:	6713      	str	r3, [r2, #112]	@ 0x70
 8001c7e:	4b5c      	ldr	r3, [pc, #368]	@ (8001df0 <HAL_RCC_OscConfig+0x470>)
 8001c80:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001c82:	4a5b      	ldr	r2, [pc, #364]	@ (8001df0 <HAL_RCC_OscConfig+0x470>)
 8001c84:	f043 0301 	orr.w	r3, r3, #1
 8001c88:	6713      	str	r3, [r2, #112]	@ 0x70
 8001c8a:	e00b      	b.n	8001ca4 <HAL_RCC_OscConfig+0x324>
 8001c8c:	4b58      	ldr	r3, [pc, #352]	@ (8001df0 <HAL_RCC_OscConfig+0x470>)
 8001c8e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001c90:	4a57      	ldr	r2, [pc, #348]	@ (8001df0 <HAL_RCC_OscConfig+0x470>)
 8001c92:	f023 0301 	bic.w	r3, r3, #1
 8001c96:	6713      	str	r3, [r2, #112]	@ 0x70
 8001c98:	4b55      	ldr	r3, [pc, #340]	@ (8001df0 <HAL_RCC_OscConfig+0x470>)
 8001c9a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001c9c:	4a54      	ldr	r2, [pc, #336]	@ (8001df0 <HAL_RCC_OscConfig+0x470>)
 8001c9e:	f023 0304 	bic.w	r3, r3, #4
 8001ca2:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8001ca4:	687b      	ldr	r3, [r7, #4]
 8001ca6:	689b      	ldr	r3, [r3, #8]
 8001ca8:	2b00      	cmp	r3, #0
 8001caa:	d015      	beq.n	8001cd8 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001cac:	f7ff faf6 	bl	800129c <HAL_GetTick>
 8001cb0:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001cb2:	e00a      	b.n	8001cca <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001cb4:	f7ff faf2 	bl	800129c <HAL_GetTick>
 8001cb8:	4602      	mov	r2, r0
 8001cba:	693b      	ldr	r3, [r7, #16]
 8001cbc:	1ad3      	subs	r3, r2, r3
 8001cbe:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001cc2:	4293      	cmp	r3, r2
 8001cc4:	d901      	bls.n	8001cca <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8001cc6:	2303      	movs	r3, #3
 8001cc8:	e0cb      	b.n	8001e62 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001cca:	4b49      	ldr	r3, [pc, #292]	@ (8001df0 <HAL_RCC_OscConfig+0x470>)
 8001ccc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001cce:	f003 0302 	and.w	r3, r3, #2
 8001cd2:	2b00      	cmp	r3, #0
 8001cd4:	d0ee      	beq.n	8001cb4 <HAL_RCC_OscConfig+0x334>
 8001cd6:	e014      	b.n	8001d02 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001cd8:	f7ff fae0 	bl	800129c <HAL_GetTick>
 8001cdc:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001cde:	e00a      	b.n	8001cf6 <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001ce0:	f7ff fadc 	bl	800129c <HAL_GetTick>
 8001ce4:	4602      	mov	r2, r0
 8001ce6:	693b      	ldr	r3, [r7, #16]
 8001ce8:	1ad3      	subs	r3, r2, r3
 8001cea:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001cee:	4293      	cmp	r3, r2
 8001cf0:	d901      	bls.n	8001cf6 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8001cf2:	2303      	movs	r3, #3
 8001cf4:	e0b5      	b.n	8001e62 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001cf6:	4b3e      	ldr	r3, [pc, #248]	@ (8001df0 <HAL_RCC_OscConfig+0x470>)
 8001cf8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001cfa:	f003 0302 	and.w	r3, r3, #2
 8001cfe:	2b00      	cmp	r3, #0
 8001d00:	d1ee      	bne.n	8001ce0 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8001d02:	7dfb      	ldrb	r3, [r7, #23]
 8001d04:	2b01      	cmp	r3, #1
 8001d06:	d105      	bne.n	8001d14 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001d08:	4b39      	ldr	r3, [pc, #228]	@ (8001df0 <HAL_RCC_OscConfig+0x470>)
 8001d0a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001d0c:	4a38      	ldr	r2, [pc, #224]	@ (8001df0 <HAL_RCC_OscConfig+0x470>)
 8001d0e:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8001d12:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001d14:	687b      	ldr	r3, [r7, #4]
 8001d16:	699b      	ldr	r3, [r3, #24]
 8001d18:	2b00      	cmp	r3, #0
 8001d1a:	f000 80a1 	beq.w	8001e60 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8001d1e:	4b34      	ldr	r3, [pc, #208]	@ (8001df0 <HAL_RCC_OscConfig+0x470>)
 8001d20:	689b      	ldr	r3, [r3, #8]
 8001d22:	f003 030c 	and.w	r3, r3, #12
 8001d26:	2b08      	cmp	r3, #8
 8001d28:	d05c      	beq.n	8001de4 <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001d2a:	687b      	ldr	r3, [r7, #4]
 8001d2c:	699b      	ldr	r3, [r3, #24]
 8001d2e:	2b02      	cmp	r3, #2
 8001d30:	d141      	bne.n	8001db6 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001d32:	4b31      	ldr	r3, [pc, #196]	@ (8001df8 <HAL_RCC_OscConfig+0x478>)
 8001d34:	2200      	movs	r2, #0
 8001d36:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001d38:	f7ff fab0 	bl	800129c <HAL_GetTick>
 8001d3c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001d3e:	e008      	b.n	8001d52 <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001d40:	f7ff faac 	bl	800129c <HAL_GetTick>
 8001d44:	4602      	mov	r2, r0
 8001d46:	693b      	ldr	r3, [r7, #16]
 8001d48:	1ad3      	subs	r3, r2, r3
 8001d4a:	2b02      	cmp	r3, #2
 8001d4c:	d901      	bls.n	8001d52 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8001d4e:	2303      	movs	r3, #3
 8001d50:	e087      	b.n	8001e62 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001d52:	4b27      	ldr	r3, [pc, #156]	@ (8001df0 <HAL_RCC_OscConfig+0x470>)
 8001d54:	681b      	ldr	r3, [r3, #0]
 8001d56:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001d5a:	2b00      	cmp	r3, #0
 8001d5c:	d1f0      	bne.n	8001d40 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8001d5e:	687b      	ldr	r3, [r7, #4]
 8001d60:	69da      	ldr	r2, [r3, #28]
 8001d62:	687b      	ldr	r3, [r7, #4]
 8001d64:	6a1b      	ldr	r3, [r3, #32]
 8001d66:	431a      	orrs	r2, r3
 8001d68:	687b      	ldr	r3, [r7, #4]
 8001d6a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001d6c:	019b      	lsls	r3, r3, #6
 8001d6e:	431a      	orrs	r2, r3
 8001d70:	687b      	ldr	r3, [r7, #4]
 8001d72:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001d74:	085b      	lsrs	r3, r3, #1
 8001d76:	3b01      	subs	r3, #1
 8001d78:	041b      	lsls	r3, r3, #16
 8001d7a:	431a      	orrs	r2, r3
 8001d7c:	687b      	ldr	r3, [r7, #4]
 8001d7e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001d80:	061b      	lsls	r3, r3, #24
 8001d82:	491b      	ldr	r1, [pc, #108]	@ (8001df0 <HAL_RCC_OscConfig+0x470>)
 8001d84:	4313      	orrs	r3, r2
 8001d86:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001d88:	4b1b      	ldr	r3, [pc, #108]	@ (8001df8 <HAL_RCC_OscConfig+0x478>)
 8001d8a:	2201      	movs	r2, #1
 8001d8c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001d8e:	f7ff fa85 	bl	800129c <HAL_GetTick>
 8001d92:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001d94:	e008      	b.n	8001da8 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001d96:	f7ff fa81 	bl	800129c <HAL_GetTick>
 8001d9a:	4602      	mov	r2, r0
 8001d9c:	693b      	ldr	r3, [r7, #16]
 8001d9e:	1ad3      	subs	r3, r2, r3
 8001da0:	2b02      	cmp	r3, #2
 8001da2:	d901      	bls.n	8001da8 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8001da4:	2303      	movs	r3, #3
 8001da6:	e05c      	b.n	8001e62 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001da8:	4b11      	ldr	r3, [pc, #68]	@ (8001df0 <HAL_RCC_OscConfig+0x470>)
 8001daa:	681b      	ldr	r3, [r3, #0]
 8001dac:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001db0:	2b00      	cmp	r3, #0
 8001db2:	d0f0      	beq.n	8001d96 <HAL_RCC_OscConfig+0x416>
 8001db4:	e054      	b.n	8001e60 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001db6:	4b10      	ldr	r3, [pc, #64]	@ (8001df8 <HAL_RCC_OscConfig+0x478>)
 8001db8:	2200      	movs	r2, #0
 8001dba:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001dbc:	f7ff fa6e 	bl	800129c <HAL_GetTick>
 8001dc0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001dc2:	e008      	b.n	8001dd6 <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001dc4:	f7ff fa6a 	bl	800129c <HAL_GetTick>
 8001dc8:	4602      	mov	r2, r0
 8001dca:	693b      	ldr	r3, [r7, #16]
 8001dcc:	1ad3      	subs	r3, r2, r3
 8001dce:	2b02      	cmp	r3, #2
 8001dd0:	d901      	bls.n	8001dd6 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8001dd2:	2303      	movs	r3, #3
 8001dd4:	e045      	b.n	8001e62 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001dd6:	4b06      	ldr	r3, [pc, #24]	@ (8001df0 <HAL_RCC_OscConfig+0x470>)
 8001dd8:	681b      	ldr	r3, [r3, #0]
 8001dda:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001dde:	2b00      	cmp	r3, #0
 8001de0:	d1f0      	bne.n	8001dc4 <HAL_RCC_OscConfig+0x444>
 8001de2:	e03d      	b.n	8001e60 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001de4:	687b      	ldr	r3, [r7, #4]
 8001de6:	699b      	ldr	r3, [r3, #24]
 8001de8:	2b01      	cmp	r3, #1
 8001dea:	d107      	bne.n	8001dfc <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8001dec:	2301      	movs	r3, #1
 8001dee:	e038      	b.n	8001e62 <HAL_RCC_OscConfig+0x4e2>
 8001df0:	40023800 	.word	0x40023800
 8001df4:	40007000 	.word	0x40007000
 8001df8:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8001dfc:	4b1b      	ldr	r3, [pc, #108]	@ (8001e6c <HAL_RCC_OscConfig+0x4ec>)
 8001dfe:	685b      	ldr	r3, [r3, #4]
 8001e00:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8001e02:	687b      	ldr	r3, [r7, #4]
 8001e04:	699b      	ldr	r3, [r3, #24]
 8001e06:	2b01      	cmp	r3, #1
 8001e08:	d028      	beq.n	8001e5c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001e0a:	68fb      	ldr	r3, [r7, #12]
 8001e0c:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8001e10:	687b      	ldr	r3, [r7, #4]
 8001e12:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8001e14:	429a      	cmp	r2, r3
 8001e16:	d121      	bne.n	8001e5c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8001e18:	68fb      	ldr	r3, [r7, #12]
 8001e1a:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8001e1e:	687b      	ldr	r3, [r7, #4]
 8001e20:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001e22:	429a      	cmp	r2, r3
 8001e24:	d11a      	bne.n	8001e5c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8001e26:	68fa      	ldr	r2, [r7, #12]
 8001e28:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8001e2c:	4013      	ands	r3, r2
 8001e2e:	687a      	ldr	r2, [r7, #4]
 8001e30:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8001e32:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8001e34:	4293      	cmp	r3, r2
 8001e36:	d111      	bne.n	8001e5c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8001e38:	68fb      	ldr	r3, [r7, #12]
 8001e3a:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8001e3e:	687b      	ldr	r3, [r7, #4]
 8001e40:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001e42:	085b      	lsrs	r3, r3, #1
 8001e44:	3b01      	subs	r3, #1
 8001e46:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8001e48:	429a      	cmp	r2, r3
 8001e4a:	d107      	bne.n	8001e5c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8001e4c:	68fb      	ldr	r3, [r7, #12]
 8001e4e:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8001e52:	687b      	ldr	r3, [r7, #4]
 8001e54:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001e56:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8001e58:	429a      	cmp	r2, r3
 8001e5a:	d001      	beq.n	8001e60 <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8001e5c:	2301      	movs	r3, #1
 8001e5e:	e000      	b.n	8001e62 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8001e60:	2300      	movs	r3, #0
}
 8001e62:	4618      	mov	r0, r3
 8001e64:	3718      	adds	r7, #24
 8001e66:	46bd      	mov	sp, r7
 8001e68:	bd80      	pop	{r7, pc}
 8001e6a:	bf00      	nop
 8001e6c:	40023800 	.word	0x40023800

08001e70 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001e70:	b580      	push	{r7, lr}
 8001e72:	b084      	sub	sp, #16
 8001e74:	af00      	add	r7, sp, #0
 8001e76:	6078      	str	r0, [r7, #4]
 8001e78:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8001e7a:	687b      	ldr	r3, [r7, #4]
 8001e7c:	2b00      	cmp	r3, #0
 8001e7e:	d101      	bne.n	8001e84 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001e80:	2301      	movs	r3, #1
 8001e82:	e0cc      	b.n	800201e <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8001e84:	4b68      	ldr	r3, [pc, #416]	@ (8002028 <HAL_RCC_ClockConfig+0x1b8>)
 8001e86:	681b      	ldr	r3, [r3, #0]
 8001e88:	f003 0307 	and.w	r3, r3, #7
 8001e8c:	683a      	ldr	r2, [r7, #0]
 8001e8e:	429a      	cmp	r2, r3
 8001e90:	d90c      	bls.n	8001eac <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001e92:	4b65      	ldr	r3, [pc, #404]	@ (8002028 <HAL_RCC_ClockConfig+0x1b8>)
 8001e94:	683a      	ldr	r2, [r7, #0]
 8001e96:	b2d2      	uxtb	r2, r2
 8001e98:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001e9a:	4b63      	ldr	r3, [pc, #396]	@ (8002028 <HAL_RCC_ClockConfig+0x1b8>)
 8001e9c:	681b      	ldr	r3, [r3, #0]
 8001e9e:	f003 0307 	and.w	r3, r3, #7
 8001ea2:	683a      	ldr	r2, [r7, #0]
 8001ea4:	429a      	cmp	r2, r3
 8001ea6:	d001      	beq.n	8001eac <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8001ea8:	2301      	movs	r3, #1
 8001eaa:	e0b8      	b.n	800201e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001eac:	687b      	ldr	r3, [r7, #4]
 8001eae:	681b      	ldr	r3, [r3, #0]
 8001eb0:	f003 0302 	and.w	r3, r3, #2
 8001eb4:	2b00      	cmp	r3, #0
 8001eb6:	d020      	beq.n	8001efa <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001eb8:	687b      	ldr	r3, [r7, #4]
 8001eba:	681b      	ldr	r3, [r3, #0]
 8001ebc:	f003 0304 	and.w	r3, r3, #4
 8001ec0:	2b00      	cmp	r3, #0
 8001ec2:	d005      	beq.n	8001ed0 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8001ec4:	4b59      	ldr	r3, [pc, #356]	@ (800202c <HAL_RCC_ClockConfig+0x1bc>)
 8001ec6:	689b      	ldr	r3, [r3, #8]
 8001ec8:	4a58      	ldr	r2, [pc, #352]	@ (800202c <HAL_RCC_ClockConfig+0x1bc>)
 8001eca:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8001ece:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001ed0:	687b      	ldr	r3, [r7, #4]
 8001ed2:	681b      	ldr	r3, [r3, #0]
 8001ed4:	f003 0308 	and.w	r3, r3, #8
 8001ed8:	2b00      	cmp	r3, #0
 8001eda:	d005      	beq.n	8001ee8 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8001edc:	4b53      	ldr	r3, [pc, #332]	@ (800202c <HAL_RCC_ClockConfig+0x1bc>)
 8001ede:	689b      	ldr	r3, [r3, #8]
 8001ee0:	4a52      	ldr	r2, [pc, #328]	@ (800202c <HAL_RCC_ClockConfig+0x1bc>)
 8001ee2:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8001ee6:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001ee8:	4b50      	ldr	r3, [pc, #320]	@ (800202c <HAL_RCC_ClockConfig+0x1bc>)
 8001eea:	689b      	ldr	r3, [r3, #8]
 8001eec:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8001ef0:	687b      	ldr	r3, [r7, #4]
 8001ef2:	689b      	ldr	r3, [r3, #8]
 8001ef4:	494d      	ldr	r1, [pc, #308]	@ (800202c <HAL_RCC_ClockConfig+0x1bc>)
 8001ef6:	4313      	orrs	r3, r2
 8001ef8:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001efa:	687b      	ldr	r3, [r7, #4]
 8001efc:	681b      	ldr	r3, [r3, #0]
 8001efe:	f003 0301 	and.w	r3, r3, #1
 8001f02:	2b00      	cmp	r3, #0
 8001f04:	d044      	beq.n	8001f90 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001f06:	687b      	ldr	r3, [r7, #4]
 8001f08:	685b      	ldr	r3, [r3, #4]
 8001f0a:	2b01      	cmp	r3, #1
 8001f0c:	d107      	bne.n	8001f1e <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001f0e:	4b47      	ldr	r3, [pc, #284]	@ (800202c <HAL_RCC_ClockConfig+0x1bc>)
 8001f10:	681b      	ldr	r3, [r3, #0]
 8001f12:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001f16:	2b00      	cmp	r3, #0
 8001f18:	d119      	bne.n	8001f4e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001f1a:	2301      	movs	r3, #1
 8001f1c:	e07f      	b.n	800201e <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8001f1e:	687b      	ldr	r3, [r7, #4]
 8001f20:	685b      	ldr	r3, [r3, #4]
 8001f22:	2b02      	cmp	r3, #2
 8001f24:	d003      	beq.n	8001f2e <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8001f26:	687b      	ldr	r3, [r7, #4]
 8001f28:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8001f2a:	2b03      	cmp	r3, #3
 8001f2c:	d107      	bne.n	8001f3e <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001f2e:	4b3f      	ldr	r3, [pc, #252]	@ (800202c <HAL_RCC_ClockConfig+0x1bc>)
 8001f30:	681b      	ldr	r3, [r3, #0]
 8001f32:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001f36:	2b00      	cmp	r3, #0
 8001f38:	d109      	bne.n	8001f4e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001f3a:	2301      	movs	r3, #1
 8001f3c:	e06f      	b.n	800201e <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001f3e:	4b3b      	ldr	r3, [pc, #236]	@ (800202c <HAL_RCC_ClockConfig+0x1bc>)
 8001f40:	681b      	ldr	r3, [r3, #0]
 8001f42:	f003 0302 	and.w	r3, r3, #2
 8001f46:	2b00      	cmp	r3, #0
 8001f48:	d101      	bne.n	8001f4e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001f4a:	2301      	movs	r3, #1
 8001f4c:	e067      	b.n	800201e <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001f4e:	4b37      	ldr	r3, [pc, #220]	@ (800202c <HAL_RCC_ClockConfig+0x1bc>)
 8001f50:	689b      	ldr	r3, [r3, #8]
 8001f52:	f023 0203 	bic.w	r2, r3, #3
 8001f56:	687b      	ldr	r3, [r7, #4]
 8001f58:	685b      	ldr	r3, [r3, #4]
 8001f5a:	4934      	ldr	r1, [pc, #208]	@ (800202c <HAL_RCC_ClockConfig+0x1bc>)
 8001f5c:	4313      	orrs	r3, r2
 8001f5e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001f60:	f7ff f99c 	bl	800129c <HAL_GetTick>
 8001f64:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001f66:	e00a      	b.n	8001f7e <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001f68:	f7ff f998 	bl	800129c <HAL_GetTick>
 8001f6c:	4602      	mov	r2, r0
 8001f6e:	68fb      	ldr	r3, [r7, #12]
 8001f70:	1ad3      	subs	r3, r2, r3
 8001f72:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001f76:	4293      	cmp	r3, r2
 8001f78:	d901      	bls.n	8001f7e <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8001f7a:	2303      	movs	r3, #3
 8001f7c:	e04f      	b.n	800201e <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001f7e:	4b2b      	ldr	r3, [pc, #172]	@ (800202c <HAL_RCC_ClockConfig+0x1bc>)
 8001f80:	689b      	ldr	r3, [r3, #8]
 8001f82:	f003 020c 	and.w	r2, r3, #12
 8001f86:	687b      	ldr	r3, [r7, #4]
 8001f88:	685b      	ldr	r3, [r3, #4]
 8001f8a:	009b      	lsls	r3, r3, #2
 8001f8c:	429a      	cmp	r2, r3
 8001f8e:	d1eb      	bne.n	8001f68 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8001f90:	4b25      	ldr	r3, [pc, #148]	@ (8002028 <HAL_RCC_ClockConfig+0x1b8>)
 8001f92:	681b      	ldr	r3, [r3, #0]
 8001f94:	f003 0307 	and.w	r3, r3, #7
 8001f98:	683a      	ldr	r2, [r7, #0]
 8001f9a:	429a      	cmp	r2, r3
 8001f9c:	d20c      	bcs.n	8001fb8 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001f9e:	4b22      	ldr	r3, [pc, #136]	@ (8002028 <HAL_RCC_ClockConfig+0x1b8>)
 8001fa0:	683a      	ldr	r2, [r7, #0]
 8001fa2:	b2d2      	uxtb	r2, r2
 8001fa4:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001fa6:	4b20      	ldr	r3, [pc, #128]	@ (8002028 <HAL_RCC_ClockConfig+0x1b8>)
 8001fa8:	681b      	ldr	r3, [r3, #0]
 8001faa:	f003 0307 	and.w	r3, r3, #7
 8001fae:	683a      	ldr	r2, [r7, #0]
 8001fb0:	429a      	cmp	r2, r3
 8001fb2:	d001      	beq.n	8001fb8 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8001fb4:	2301      	movs	r3, #1
 8001fb6:	e032      	b.n	800201e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001fb8:	687b      	ldr	r3, [r7, #4]
 8001fba:	681b      	ldr	r3, [r3, #0]
 8001fbc:	f003 0304 	and.w	r3, r3, #4
 8001fc0:	2b00      	cmp	r3, #0
 8001fc2:	d008      	beq.n	8001fd6 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001fc4:	4b19      	ldr	r3, [pc, #100]	@ (800202c <HAL_RCC_ClockConfig+0x1bc>)
 8001fc6:	689b      	ldr	r3, [r3, #8]
 8001fc8:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8001fcc:	687b      	ldr	r3, [r7, #4]
 8001fce:	68db      	ldr	r3, [r3, #12]
 8001fd0:	4916      	ldr	r1, [pc, #88]	@ (800202c <HAL_RCC_ClockConfig+0x1bc>)
 8001fd2:	4313      	orrs	r3, r2
 8001fd4:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001fd6:	687b      	ldr	r3, [r7, #4]
 8001fd8:	681b      	ldr	r3, [r3, #0]
 8001fda:	f003 0308 	and.w	r3, r3, #8
 8001fde:	2b00      	cmp	r3, #0
 8001fe0:	d009      	beq.n	8001ff6 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8001fe2:	4b12      	ldr	r3, [pc, #72]	@ (800202c <HAL_RCC_ClockConfig+0x1bc>)
 8001fe4:	689b      	ldr	r3, [r3, #8]
 8001fe6:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8001fea:	687b      	ldr	r3, [r7, #4]
 8001fec:	691b      	ldr	r3, [r3, #16]
 8001fee:	00db      	lsls	r3, r3, #3
 8001ff0:	490e      	ldr	r1, [pc, #56]	@ (800202c <HAL_RCC_ClockConfig+0x1bc>)
 8001ff2:	4313      	orrs	r3, r2
 8001ff4:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8001ff6:	f000 f821 	bl	800203c <HAL_RCC_GetSysClockFreq>
 8001ffa:	4602      	mov	r2, r0
 8001ffc:	4b0b      	ldr	r3, [pc, #44]	@ (800202c <HAL_RCC_ClockConfig+0x1bc>)
 8001ffe:	689b      	ldr	r3, [r3, #8]
 8002000:	091b      	lsrs	r3, r3, #4
 8002002:	f003 030f 	and.w	r3, r3, #15
 8002006:	490a      	ldr	r1, [pc, #40]	@ (8002030 <HAL_RCC_ClockConfig+0x1c0>)
 8002008:	5ccb      	ldrb	r3, [r1, r3]
 800200a:	fa22 f303 	lsr.w	r3, r2, r3
 800200e:	4a09      	ldr	r2, [pc, #36]	@ (8002034 <HAL_RCC_ClockConfig+0x1c4>)
 8002010:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 8002012:	4b09      	ldr	r3, [pc, #36]	@ (8002038 <HAL_RCC_ClockConfig+0x1c8>)
 8002014:	681b      	ldr	r3, [r3, #0]
 8002016:	4618      	mov	r0, r3
 8002018:	f7ff f8fc 	bl	8001214 <HAL_InitTick>

  return HAL_OK;
 800201c:	2300      	movs	r3, #0
}
 800201e:	4618      	mov	r0, r3
 8002020:	3710      	adds	r7, #16
 8002022:	46bd      	mov	sp, r7
 8002024:	bd80      	pop	{r7, pc}
 8002026:	bf00      	nop
 8002028:	40023c00 	.word	0x40023c00
 800202c:	40023800 	.word	0x40023800
 8002030:	08003e10 	.word	0x08003e10
 8002034:	20000034 	.word	0x20000034
 8002038:	20000038 	.word	0x20000038

0800203c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800203c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8002040:	b090      	sub	sp, #64	@ 0x40
 8002042:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8002044:	2300      	movs	r3, #0
 8002046:	637b      	str	r3, [r7, #52]	@ 0x34
  uint32_t pllvco = 0U;
 8002048:	2300      	movs	r3, #0
 800204a:	63fb      	str	r3, [r7, #60]	@ 0x3c
  uint32_t pllp = 0U;
 800204c:	2300      	movs	r3, #0
 800204e:	633b      	str	r3, [r7, #48]	@ 0x30
  uint32_t sysclockfreq = 0U;
 8002050:	2300      	movs	r3, #0
 8002052:	63bb      	str	r3, [r7, #56]	@ 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8002054:	4b59      	ldr	r3, [pc, #356]	@ (80021bc <HAL_RCC_GetSysClockFreq+0x180>)
 8002056:	689b      	ldr	r3, [r3, #8]
 8002058:	f003 030c 	and.w	r3, r3, #12
 800205c:	2b08      	cmp	r3, #8
 800205e:	d00d      	beq.n	800207c <HAL_RCC_GetSysClockFreq+0x40>
 8002060:	2b08      	cmp	r3, #8
 8002062:	f200 80a1 	bhi.w	80021a8 <HAL_RCC_GetSysClockFreq+0x16c>
 8002066:	2b00      	cmp	r3, #0
 8002068:	d002      	beq.n	8002070 <HAL_RCC_GetSysClockFreq+0x34>
 800206a:	2b04      	cmp	r3, #4
 800206c:	d003      	beq.n	8002076 <HAL_RCC_GetSysClockFreq+0x3a>
 800206e:	e09b      	b.n	80021a8 <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8002070:	4b53      	ldr	r3, [pc, #332]	@ (80021c0 <HAL_RCC_GetSysClockFreq+0x184>)
 8002072:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8002074:	e09b      	b.n	80021ae <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8002076:	4b53      	ldr	r3, [pc, #332]	@ (80021c4 <HAL_RCC_GetSysClockFreq+0x188>)
 8002078:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 800207a:	e098      	b.n	80021ae <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 800207c:	4b4f      	ldr	r3, [pc, #316]	@ (80021bc <HAL_RCC_GetSysClockFreq+0x180>)
 800207e:	685b      	ldr	r3, [r3, #4]
 8002080:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8002084:	637b      	str	r3, [r7, #52]	@ 0x34
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8002086:	4b4d      	ldr	r3, [pc, #308]	@ (80021bc <HAL_RCC_GetSysClockFreq+0x180>)
 8002088:	685b      	ldr	r3, [r3, #4]
 800208a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800208e:	2b00      	cmp	r3, #0
 8002090:	d028      	beq.n	80020e4 <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002092:	4b4a      	ldr	r3, [pc, #296]	@ (80021bc <HAL_RCC_GetSysClockFreq+0x180>)
 8002094:	685b      	ldr	r3, [r3, #4]
 8002096:	099b      	lsrs	r3, r3, #6
 8002098:	2200      	movs	r2, #0
 800209a:	623b      	str	r3, [r7, #32]
 800209c:	627a      	str	r2, [r7, #36]	@ 0x24
 800209e:	6a3b      	ldr	r3, [r7, #32]
 80020a0:	f3c3 0008 	ubfx	r0, r3, #0, #9
 80020a4:	2100      	movs	r1, #0
 80020a6:	4b47      	ldr	r3, [pc, #284]	@ (80021c4 <HAL_RCC_GetSysClockFreq+0x188>)
 80020a8:	fb03 f201 	mul.w	r2, r3, r1
 80020ac:	2300      	movs	r3, #0
 80020ae:	fb00 f303 	mul.w	r3, r0, r3
 80020b2:	4413      	add	r3, r2
 80020b4:	4a43      	ldr	r2, [pc, #268]	@ (80021c4 <HAL_RCC_GetSysClockFreq+0x188>)
 80020b6:	fba0 1202 	umull	r1, r2, r0, r2
 80020ba:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80020bc:	460a      	mov	r2, r1
 80020be:	62ba      	str	r2, [r7, #40]	@ 0x28
 80020c0:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80020c2:	4413      	add	r3, r2
 80020c4:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80020c6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80020c8:	2200      	movs	r2, #0
 80020ca:	61bb      	str	r3, [r7, #24]
 80020cc:	61fa      	str	r2, [r7, #28]
 80020ce:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80020d2:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 80020d6:	f7fe f8db 	bl	8000290 <__aeabi_uldivmod>
 80020da:	4602      	mov	r2, r0
 80020dc:	460b      	mov	r3, r1
 80020de:	4613      	mov	r3, r2
 80020e0:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80020e2:	e053      	b.n	800218c <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80020e4:	4b35      	ldr	r3, [pc, #212]	@ (80021bc <HAL_RCC_GetSysClockFreq+0x180>)
 80020e6:	685b      	ldr	r3, [r3, #4]
 80020e8:	099b      	lsrs	r3, r3, #6
 80020ea:	2200      	movs	r2, #0
 80020ec:	613b      	str	r3, [r7, #16]
 80020ee:	617a      	str	r2, [r7, #20]
 80020f0:	693b      	ldr	r3, [r7, #16]
 80020f2:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 80020f6:	f04f 0b00 	mov.w	fp, #0
 80020fa:	4652      	mov	r2, sl
 80020fc:	465b      	mov	r3, fp
 80020fe:	f04f 0000 	mov.w	r0, #0
 8002102:	f04f 0100 	mov.w	r1, #0
 8002106:	0159      	lsls	r1, r3, #5
 8002108:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800210c:	0150      	lsls	r0, r2, #5
 800210e:	4602      	mov	r2, r0
 8002110:	460b      	mov	r3, r1
 8002112:	ebb2 080a 	subs.w	r8, r2, sl
 8002116:	eb63 090b 	sbc.w	r9, r3, fp
 800211a:	f04f 0200 	mov.w	r2, #0
 800211e:	f04f 0300 	mov.w	r3, #0
 8002122:	ea4f 1389 	mov.w	r3, r9, lsl #6
 8002126:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 800212a:	ea4f 1288 	mov.w	r2, r8, lsl #6
 800212e:	ebb2 0408 	subs.w	r4, r2, r8
 8002132:	eb63 0509 	sbc.w	r5, r3, r9
 8002136:	f04f 0200 	mov.w	r2, #0
 800213a:	f04f 0300 	mov.w	r3, #0
 800213e:	00eb      	lsls	r3, r5, #3
 8002140:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8002144:	00e2      	lsls	r2, r4, #3
 8002146:	4614      	mov	r4, r2
 8002148:	461d      	mov	r5, r3
 800214a:	eb14 030a 	adds.w	r3, r4, sl
 800214e:	603b      	str	r3, [r7, #0]
 8002150:	eb45 030b 	adc.w	r3, r5, fp
 8002154:	607b      	str	r3, [r7, #4]
 8002156:	f04f 0200 	mov.w	r2, #0
 800215a:	f04f 0300 	mov.w	r3, #0
 800215e:	e9d7 4500 	ldrd	r4, r5, [r7]
 8002162:	4629      	mov	r1, r5
 8002164:	028b      	lsls	r3, r1, #10
 8002166:	4621      	mov	r1, r4
 8002168:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 800216c:	4621      	mov	r1, r4
 800216e:	028a      	lsls	r2, r1, #10
 8002170:	4610      	mov	r0, r2
 8002172:	4619      	mov	r1, r3
 8002174:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002176:	2200      	movs	r2, #0
 8002178:	60bb      	str	r3, [r7, #8]
 800217a:	60fa      	str	r2, [r7, #12]
 800217c:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8002180:	f7fe f886 	bl	8000290 <__aeabi_uldivmod>
 8002184:	4602      	mov	r2, r0
 8002186:	460b      	mov	r3, r1
 8002188:	4613      	mov	r3, r2
 800218a:	63fb      	str	r3, [r7, #60]	@ 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 800218c:	4b0b      	ldr	r3, [pc, #44]	@ (80021bc <HAL_RCC_GetSysClockFreq+0x180>)
 800218e:	685b      	ldr	r3, [r3, #4]
 8002190:	0c1b      	lsrs	r3, r3, #16
 8002192:	f003 0303 	and.w	r3, r3, #3
 8002196:	3301      	adds	r3, #1
 8002198:	005b      	lsls	r3, r3, #1
 800219a:	633b      	str	r3, [r7, #48]	@ 0x30

      sysclockfreq = pllvco / pllp;
 800219c:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800219e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80021a0:	fbb2 f3f3 	udiv	r3, r2, r3
 80021a4:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 80021a6:	e002      	b.n	80021ae <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80021a8:	4b05      	ldr	r3, [pc, #20]	@ (80021c0 <HAL_RCC_GetSysClockFreq+0x184>)
 80021aa:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 80021ac:	bf00      	nop
    }
  }
  return sysclockfreq;
 80021ae:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
}
 80021b0:	4618      	mov	r0, r3
 80021b2:	3740      	adds	r7, #64	@ 0x40
 80021b4:	46bd      	mov	sp, r7
 80021b6:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80021ba:	bf00      	nop
 80021bc:	40023800 	.word	0x40023800
 80021c0:	00f42400 	.word	0x00f42400
 80021c4:	017d7840 	.word	0x017d7840

080021c8 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80021c8:	b480      	push	{r7}
 80021ca:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80021cc:	4b03      	ldr	r3, [pc, #12]	@ (80021dc <HAL_RCC_GetHCLKFreq+0x14>)
 80021ce:	681b      	ldr	r3, [r3, #0]
}
 80021d0:	4618      	mov	r0, r3
 80021d2:	46bd      	mov	sp, r7
 80021d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021d8:	4770      	bx	lr
 80021da:	bf00      	nop
 80021dc:	20000034 	.word	0x20000034

080021e0 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80021e0:	b580      	push	{r7, lr}
 80021e2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80021e4:	f7ff fff0 	bl	80021c8 <HAL_RCC_GetHCLKFreq>
 80021e8:	4602      	mov	r2, r0
 80021ea:	4b05      	ldr	r3, [pc, #20]	@ (8002200 <HAL_RCC_GetPCLK1Freq+0x20>)
 80021ec:	689b      	ldr	r3, [r3, #8]
 80021ee:	0a9b      	lsrs	r3, r3, #10
 80021f0:	f003 0307 	and.w	r3, r3, #7
 80021f4:	4903      	ldr	r1, [pc, #12]	@ (8002204 <HAL_RCC_GetPCLK1Freq+0x24>)
 80021f6:	5ccb      	ldrb	r3, [r1, r3]
 80021f8:	fa22 f303 	lsr.w	r3, r2, r3
}
 80021fc:	4618      	mov	r0, r3
 80021fe:	bd80      	pop	{r7, pc}
 8002200:	40023800 	.word	0x40023800
 8002204:	08003e20 	.word	0x08003e20

08002208 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002208:	b580      	push	{r7, lr}
 800220a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 800220c:	f7ff ffdc 	bl	80021c8 <HAL_RCC_GetHCLKFreq>
 8002210:	4602      	mov	r2, r0
 8002212:	4b05      	ldr	r3, [pc, #20]	@ (8002228 <HAL_RCC_GetPCLK2Freq+0x20>)
 8002214:	689b      	ldr	r3, [r3, #8]
 8002216:	0b5b      	lsrs	r3, r3, #13
 8002218:	f003 0307 	and.w	r3, r3, #7
 800221c:	4903      	ldr	r1, [pc, #12]	@ (800222c <HAL_RCC_GetPCLK2Freq+0x24>)
 800221e:	5ccb      	ldrb	r3, [r1, r3]
 8002220:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002224:	4618      	mov	r0, r3
 8002226:	bd80      	pop	{r7, pc}
 8002228:	40023800 	.word	0x40023800
 800222c:	08003e20 	.word	0x08003e20

08002230 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8002230:	b580      	push	{r7, lr}
 8002232:	b082      	sub	sp, #8
 8002234:	af00      	add	r7, sp, #0
 8002236:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8002238:	687b      	ldr	r3, [r7, #4]
 800223a:	2b00      	cmp	r3, #0
 800223c:	d101      	bne.n	8002242 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800223e:	2301      	movs	r3, #1
 8002240:	e042      	b.n	80022c8 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8002242:	687b      	ldr	r3, [r7, #4]
 8002244:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002248:	b2db      	uxtb	r3, r3
 800224a:	2b00      	cmp	r3, #0
 800224c:	d106      	bne.n	800225c <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800224e:	687b      	ldr	r3, [r7, #4]
 8002250:	2200      	movs	r2, #0
 8002252:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8002256:	6878      	ldr	r0, [r7, #4]
 8002258:	f7fe fe78 	bl	8000f4c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800225c:	687b      	ldr	r3, [r7, #4]
 800225e:	2224      	movs	r2, #36	@ 0x24
 8002260:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8002264:	687b      	ldr	r3, [r7, #4]
 8002266:	681b      	ldr	r3, [r3, #0]
 8002268:	68da      	ldr	r2, [r3, #12]
 800226a:	687b      	ldr	r3, [r7, #4]
 800226c:	681b      	ldr	r3, [r3, #0]
 800226e:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8002272:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8002274:	6878      	ldr	r0, [r7, #4]
 8002276:	f000 fd69 	bl	8002d4c <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800227a:	687b      	ldr	r3, [r7, #4]
 800227c:	681b      	ldr	r3, [r3, #0]
 800227e:	691a      	ldr	r2, [r3, #16]
 8002280:	687b      	ldr	r3, [r7, #4]
 8002282:	681b      	ldr	r3, [r3, #0]
 8002284:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8002288:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800228a:	687b      	ldr	r3, [r7, #4]
 800228c:	681b      	ldr	r3, [r3, #0]
 800228e:	695a      	ldr	r2, [r3, #20]
 8002290:	687b      	ldr	r3, [r7, #4]
 8002292:	681b      	ldr	r3, [r3, #0]
 8002294:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8002298:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800229a:	687b      	ldr	r3, [r7, #4]
 800229c:	681b      	ldr	r3, [r3, #0]
 800229e:	68da      	ldr	r2, [r3, #12]
 80022a0:	687b      	ldr	r3, [r7, #4]
 80022a2:	681b      	ldr	r3, [r3, #0]
 80022a4:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 80022a8:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80022aa:	687b      	ldr	r3, [r7, #4]
 80022ac:	2200      	movs	r2, #0
 80022ae:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 80022b0:	687b      	ldr	r3, [r7, #4]
 80022b2:	2220      	movs	r2, #32
 80022b4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 80022b8:	687b      	ldr	r3, [r7, #4]
 80022ba:	2220      	movs	r2, #32
 80022bc:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80022c0:	687b      	ldr	r3, [r7, #4]
 80022c2:	2200      	movs	r2, #0
 80022c4:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 80022c6:	2300      	movs	r3, #0
}
 80022c8:	4618      	mov	r0, r3
 80022ca:	3708      	adds	r7, #8
 80022cc:	46bd      	mov	sp, r7
 80022ce:	bd80      	pop	{r7, pc}

080022d0 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80022d0:	b580      	push	{r7, lr}
 80022d2:	b08a      	sub	sp, #40	@ 0x28
 80022d4:	af02      	add	r7, sp, #8
 80022d6:	60f8      	str	r0, [r7, #12]
 80022d8:	60b9      	str	r1, [r7, #8]
 80022da:	603b      	str	r3, [r7, #0]
 80022dc:	4613      	mov	r3, r2
 80022de:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 80022e0:	2300      	movs	r3, #0
 80022e2:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80022e4:	68fb      	ldr	r3, [r7, #12]
 80022e6:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80022ea:	b2db      	uxtb	r3, r3
 80022ec:	2b20      	cmp	r3, #32
 80022ee:	d175      	bne.n	80023dc <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 80022f0:	68bb      	ldr	r3, [r7, #8]
 80022f2:	2b00      	cmp	r3, #0
 80022f4:	d002      	beq.n	80022fc <HAL_UART_Transmit+0x2c>
 80022f6:	88fb      	ldrh	r3, [r7, #6]
 80022f8:	2b00      	cmp	r3, #0
 80022fa:	d101      	bne.n	8002300 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 80022fc:	2301      	movs	r3, #1
 80022fe:	e06e      	b.n	80023de <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002300:	68fb      	ldr	r3, [r7, #12]
 8002302:	2200      	movs	r2, #0
 8002304:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8002306:	68fb      	ldr	r3, [r7, #12]
 8002308:	2221      	movs	r2, #33	@ 0x21
 800230a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800230e:	f7fe ffc5 	bl	800129c <HAL_GetTick>
 8002312:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8002314:	68fb      	ldr	r3, [r7, #12]
 8002316:	88fa      	ldrh	r2, [r7, #6]
 8002318:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 800231a:	68fb      	ldr	r3, [r7, #12]
 800231c:	88fa      	ldrh	r2, [r7, #6]
 800231e:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002320:	68fb      	ldr	r3, [r7, #12]
 8002322:	689b      	ldr	r3, [r3, #8]
 8002324:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8002328:	d108      	bne.n	800233c <HAL_UART_Transmit+0x6c>
 800232a:	68fb      	ldr	r3, [r7, #12]
 800232c:	691b      	ldr	r3, [r3, #16]
 800232e:	2b00      	cmp	r3, #0
 8002330:	d104      	bne.n	800233c <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8002332:	2300      	movs	r3, #0
 8002334:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8002336:	68bb      	ldr	r3, [r7, #8]
 8002338:	61bb      	str	r3, [r7, #24]
 800233a:	e003      	b.n	8002344 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 800233c:	68bb      	ldr	r3, [r7, #8]
 800233e:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8002340:	2300      	movs	r3, #0
 8002342:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8002344:	e02e      	b.n	80023a4 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8002346:	683b      	ldr	r3, [r7, #0]
 8002348:	9300      	str	r3, [sp, #0]
 800234a:	697b      	ldr	r3, [r7, #20]
 800234c:	2200      	movs	r2, #0
 800234e:	2180      	movs	r1, #128	@ 0x80
 8002350:	68f8      	ldr	r0, [r7, #12]
 8002352:	f000 fb05 	bl	8002960 <UART_WaitOnFlagUntilTimeout>
 8002356:	4603      	mov	r3, r0
 8002358:	2b00      	cmp	r3, #0
 800235a:	d005      	beq.n	8002368 <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 800235c:	68fb      	ldr	r3, [r7, #12]
 800235e:	2220      	movs	r2, #32
 8002360:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 8002364:	2303      	movs	r3, #3
 8002366:	e03a      	b.n	80023de <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 8002368:	69fb      	ldr	r3, [r7, #28]
 800236a:	2b00      	cmp	r3, #0
 800236c:	d10b      	bne.n	8002386 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 800236e:	69bb      	ldr	r3, [r7, #24]
 8002370:	881b      	ldrh	r3, [r3, #0]
 8002372:	461a      	mov	r2, r3
 8002374:	68fb      	ldr	r3, [r7, #12]
 8002376:	681b      	ldr	r3, [r3, #0]
 8002378:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800237c:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 800237e:	69bb      	ldr	r3, [r7, #24]
 8002380:	3302      	adds	r3, #2
 8002382:	61bb      	str	r3, [r7, #24]
 8002384:	e007      	b.n	8002396 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8002386:	69fb      	ldr	r3, [r7, #28]
 8002388:	781a      	ldrb	r2, [r3, #0]
 800238a:	68fb      	ldr	r3, [r7, #12]
 800238c:	681b      	ldr	r3, [r3, #0]
 800238e:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8002390:	69fb      	ldr	r3, [r7, #28]
 8002392:	3301      	adds	r3, #1
 8002394:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8002396:	68fb      	ldr	r3, [r7, #12]
 8002398:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 800239a:	b29b      	uxth	r3, r3
 800239c:	3b01      	subs	r3, #1
 800239e:	b29a      	uxth	r2, r3
 80023a0:	68fb      	ldr	r3, [r7, #12]
 80023a2:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 80023a4:	68fb      	ldr	r3, [r7, #12]
 80023a6:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 80023a8:	b29b      	uxth	r3, r3
 80023aa:	2b00      	cmp	r3, #0
 80023ac:	d1cb      	bne.n	8002346 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80023ae:	683b      	ldr	r3, [r7, #0]
 80023b0:	9300      	str	r3, [sp, #0]
 80023b2:	697b      	ldr	r3, [r7, #20]
 80023b4:	2200      	movs	r2, #0
 80023b6:	2140      	movs	r1, #64	@ 0x40
 80023b8:	68f8      	ldr	r0, [r7, #12]
 80023ba:	f000 fad1 	bl	8002960 <UART_WaitOnFlagUntilTimeout>
 80023be:	4603      	mov	r3, r0
 80023c0:	2b00      	cmp	r3, #0
 80023c2:	d005      	beq.n	80023d0 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 80023c4:	68fb      	ldr	r3, [r7, #12]
 80023c6:	2220      	movs	r2, #32
 80023c8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 80023cc:	2303      	movs	r3, #3
 80023ce:	e006      	b.n	80023de <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80023d0:	68fb      	ldr	r3, [r7, #12]
 80023d2:	2220      	movs	r2, #32
 80023d4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 80023d8:	2300      	movs	r3, #0
 80023da:	e000      	b.n	80023de <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 80023dc:	2302      	movs	r3, #2
  }
}
 80023de:	4618      	mov	r0, r3
 80023e0:	3720      	adds	r7, #32
 80023e2:	46bd      	mov	sp, r7
 80023e4:	bd80      	pop	{r7, pc}
	...

080023e8 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 80023e8:	b580      	push	{r7, lr}
 80023ea:	b0ba      	sub	sp, #232	@ 0xe8
 80023ec:	af00      	add	r7, sp, #0
 80023ee:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 80023f0:	687b      	ldr	r3, [r7, #4]
 80023f2:	681b      	ldr	r3, [r3, #0]
 80023f4:	681b      	ldr	r3, [r3, #0]
 80023f6:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80023fa:	687b      	ldr	r3, [r7, #4]
 80023fc:	681b      	ldr	r3, [r3, #0]
 80023fe:	68db      	ldr	r3, [r3, #12]
 8002400:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8002404:	687b      	ldr	r3, [r7, #4]
 8002406:	681b      	ldr	r3, [r3, #0]
 8002408:	695b      	ldr	r3, [r3, #20]
 800240a:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  uint32_t errorflags = 0x00U;
 800240e:	2300      	movs	r3, #0
 8002410:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  uint32_t dmarequest = 0x00U;
 8002414:	2300      	movs	r3, #0
 8002416:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 800241a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800241e:	f003 030f 	and.w	r3, r3, #15
 8002422:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == RESET)
 8002426:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800242a:	2b00      	cmp	r3, #0
 800242c:	d10f      	bne.n	800244e <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800242e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8002432:	f003 0320 	and.w	r3, r3, #32
 8002436:	2b00      	cmp	r3, #0
 8002438:	d009      	beq.n	800244e <HAL_UART_IRQHandler+0x66>
 800243a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800243e:	f003 0320 	and.w	r3, r3, #32
 8002442:	2b00      	cmp	r3, #0
 8002444:	d003      	beq.n	800244e <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 8002446:	6878      	ldr	r0, [r7, #4]
 8002448:	f000 fbc2 	bl	8002bd0 <UART_Receive_IT>
      return;
 800244c:	e25b      	b.n	8002906 <HAL_UART_IRQHandler+0x51e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 800244e:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8002452:	2b00      	cmp	r3, #0
 8002454:	f000 80de 	beq.w	8002614 <HAL_UART_IRQHandler+0x22c>
 8002458:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800245c:	f003 0301 	and.w	r3, r3, #1
 8002460:	2b00      	cmp	r3, #0
 8002462:	d106      	bne.n	8002472 <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8002464:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8002468:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 800246c:	2b00      	cmp	r3, #0
 800246e:	f000 80d1 	beq.w	8002614 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8002472:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8002476:	f003 0301 	and.w	r3, r3, #1
 800247a:	2b00      	cmp	r3, #0
 800247c:	d00b      	beq.n	8002496 <HAL_UART_IRQHandler+0xae>
 800247e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8002482:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002486:	2b00      	cmp	r3, #0
 8002488:	d005      	beq.n	8002496 <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800248a:	687b      	ldr	r3, [r7, #4]
 800248c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800248e:	f043 0201 	orr.w	r2, r3, #1
 8002492:	687b      	ldr	r3, [r7, #4]
 8002494:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8002496:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800249a:	f003 0304 	and.w	r3, r3, #4
 800249e:	2b00      	cmp	r3, #0
 80024a0:	d00b      	beq.n	80024ba <HAL_UART_IRQHandler+0xd2>
 80024a2:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80024a6:	f003 0301 	and.w	r3, r3, #1
 80024aa:	2b00      	cmp	r3, #0
 80024ac:	d005      	beq.n	80024ba <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80024ae:	687b      	ldr	r3, [r7, #4]
 80024b0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80024b2:	f043 0202 	orr.w	r2, r3, #2
 80024b6:	687b      	ldr	r3, [r7, #4]
 80024b8:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80024ba:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80024be:	f003 0302 	and.w	r3, r3, #2
 80024c2:	2b00      	cmp	r3, #0
 80024c4:	d00b      	beq.n	80024de <HAL_UART_IRQHandler+0xf6>
 80024c6:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80024ca:	f003 0301 	and.w	r3, r3, #1
 80024ce:	2b00      	cmp	r3, #0
 80024d0:	d005      	beq.n	80024de <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80024d2:	687b      	ldr	r3, [r7, #4]
 80024d4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80024d6:	f043 0204 	orr.w	r2, r3, #4
 80024da:	687b      	ldr	r3, [r7, #4]
 80024dc:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 80024de:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80024e2:	f003 0308 	and.w	r3, r3, #8
 80024e6:	2b00      	cmp	r3, #0
 80024e8:	d011      	beq.n	800250e <HAL_UART_IRQHandler+0x126>
 80024ea:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80024ee:	f003 0320 	and.w	r3, r3, #32
 80024f2:	2b00      	cmp	r3, #0
 80024f4:	d105      	bne.n	8002502 <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 80024f6:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80024fa:	f003 0301 	and.w	r3, r3, #1
 80024fe:	2b00      	cmp	r3, #0
 8002500:	d005      	beq.n	800250e <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8002502:	687b      	ldr	r3, [r7, #4]
 8002504:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002506:	f043 0208 	orr.w	r2, r3, #8
 800250a:	687b      	ldr	r3, [r7, #4]
 800250c:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800250e:	687b      	ldr	r3, [r7, #4]
 8002510:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002512:	2b00      	cmp	r3, #0
 8002514:	f000 81f2 	beq.w	80028fc <HAL_UART_IRQHandler+0x514>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8002518:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800251c:	f003 0320 	and.w	r3, r3, #32
 8002520:	2b00      	cmp	r3, #0
 8002522:	d008      	beq.n	8002536 <HAL_UART_IRQHandler+0x14e>
 8002524:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8002528:	f003 0320 	and.w	r3, r3, #32
 800252c:	2b00      	cmp	r3, #0
 800252e:	d002      	beq.n	8002536 <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8002530:	6878      	ldr	r0, [r7, #4]
 8002532:	f000 fb4d 	bl	8002bd0 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8002536:	687b      	ldr	r3, [r7, #4]
 8002538:	681b      	ldr	r3, [r3, #0]
 800253a:	695b      	ldr	r3, [r3, #20]
 800253c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002540:	2b40      	cmp	r3, #64	@ 0x40
 8002542:	bf0c      	ite	eq
 8002544:	2301      	moveq	r3, #1
 8002546:	2300      	movne	r3, #0
 8002548:	b2db      	uxtb	r3, r3
 800254a:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 800254e:	687b      	ldr	r3, [r7, #4]
 8002550:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002552:	f003 0308 	and.w	r3, r3, #8
 8002556:	2b00      	cmp	r3, #0
 8002558:	d103      	bne.n	8002562 <HAL_UART_IRQHandler+0x17a>
 800255a:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800255e:	2b00      	cmp	r3, #0
 8002560:	d04f      	beq.n	8002602 <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8002562:	6878      	ldr	r0, [r7, #4]
 8002564:	f000 fa55 	bl	8002a12 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002568:	687b      	ldr	r3, [r7, #4]
 800256a:	681b      	ldr	r3, [r3, #0]
 800256c:	695b      	ldr	r3, [r3, #20]
 800256e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002572:	2b40      	cmp	r3, #64	@ 0x40
 8002574:	d141      	bne.n	80025fa <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8002576:	687b      	ldr	r3, [r7, #4]
 8002578:	681b      	ldr	r3, [r3, #0]
 800257a:	3314      	adds	r3, #20
 800257c:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002580:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8002584:	e853 3f00 	ldrex	r3, [r3]
 8002588:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 800258c:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8002590:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8002594:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8002598:	687b      	ldr	r3, [r7, #4]
 800259a:	681b      	ldr	r3, [r3, #0]
 800259c:	3314      	adds	r3, #20
 800259e:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 80025a2:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 80025a6:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80025aa:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 80025ae:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 80025b2:	e841 2300 	strex	r3, r2, [r1]
 80025b6:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 80025ba:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 80025be:	2b00      	cmp	r3, #0
 80025c0:	d1d9      	bne.n	8002576 <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 80025c2:	687b      	ldr	r3, [r7, #4]
 80025c4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80025c6:	2b00      	cmp	r3, #0
 80025c8:	d013      	beq.n	80025f2 <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 80025ca:	687b      	ldr	r3, [r7, #4]
 80025cc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80025ce:	4a7e      	ldr	r2, [pc, #504]	@ (80027c8 <HAL_UART_IRQHandler+0x3e0>)
 80025d0:	651a      	str	r2, [r3, #80]	@ 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 80025d2:	687b      	ldr	r3, [r7, #4]
 80025d4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80025d6:	4618      	mov	r0, r3
 80025d8:	f7ff f811 	bl	80015fe <HAL_DMA_Abort_IT>
 80025dc:	4603      	mov	r3, r0
 80025de:	2b00      	cmp	r3, #0
 80025e0:	d016      	beq.n	8002610 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80025e2:	687b      	ldr	r3, [r7, #4]
 80025e4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80025e6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80025e8:	687a      	ldr	r2, [r7, #4]
 80025ea:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 80025ec:	4610      	mov	r0, r2
 80025ee:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80025f0:	e00e      	b.n	8002610 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 80025f2:	6878      	ldr	r0, [r7, #4]
 80025f4:	f000 f99e 	bl	8002934 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80025f8:	e00a      	b.n	8002610 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 80025fa:	6878      	ldr	r0, [r7, #4]
 80025fc:	f000 f99a 	bl	8002934 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002600:	e006      	b.n	8002610 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8002602:	6878      	ldr	r0, [r7, #4]
 8002604:	f000 f996 	bl	8002934 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002608:	687b      	ldr	r3, [r7, #4]
 800260a:	2200      	movs	r2, #0
 800260c:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }
    return;
 800260e:	e175      	b.n	80028fc <HAL_UART_IRQHandler+0x514>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002610:	bf00      	nop
    return;
 8002612:	e173      	b.n	80028fc <HAL_UART_IRQHandler+0x514>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8002614:	687b      	ldr	r3, [r7, #4]
 8002616:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002618:	2b01      	cmp	r3, #1
 800261a:	f040 814f 	bne.w	80028bc <HAL_UART_IRQHandler+0x4d4>
      && ((isrflags & USART_SR_IDLE) != 0U)
 800261e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8002622:	f003 0310 	and.w	r3, r3, #16
 8002626:	2b00      	cmp	r3, #0
 8002628:	f000 8148 	beq.w	80028bc <HAL_UART_IRQHandler+0x4d4>
      && ((cr1its & USART_SR_IDLE) != 0U))
 800262c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8002630:	f003 0310 	and.w	r3, r3, #16
 8002634:	2b00      	cmp	r3, #0
 8002636:	f000 8141 	beq.w	80028bc <HAL_UART_IRQHandler+0x4d4>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 800263a:	2300      	movs	r3, #0
 800263c:	60bb      	str	r3, [r7, #8]
 800263e:	687b      	ldr	r3, [r7, #4]
 8002640:	681b      	ldr	r3, [r3, #0]
 8002642:	681b      	ldr	r3, [r3, #0]
 8002644:	60bb      	str	r3, [r7, #8]
 8002646:	687b      	ldr	r3, [r7, #4]
 8002648:	681b      	ldr	r3, [r3, #0]
 800264a:	685b      	ldr	r3, [r3, #4]
 800264c:	60bb      	str	r3, [r7, #8]
 800264e:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002650:	687b      	ldr	r3, [r7, #4]
 8002652:	681b      	ldr	r3, [r3, #0]
 8002654:	695b      	ldr	r3, [r3, #20]
 8002656:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800265a:	2b40      	cmp	r3, #64	@ 0x40
 800265c:	f040 80b6 	bne.w	80027cc <HAL_UART_IRQHandler+0x3e4>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8002660:	687b      	ldr	r3, [r7, #4]
 8002662:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002664:	681b      	ldr	r3, [r3, #0]
 8002666:	685b      	ldr	r3, [r3, #4]
 8002668:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 800266c:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8002670:	2b00      	cmp	r3, #0
 8002672:	f000 8145 	beq.w	8002900 <HAL_UART_IRQHandler+0x518>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8002676:	687b      	ldr	r3, [r7, #4]
 8002678:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 800267a:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800267e:	429a      	cmp	r2, r3
 8002680:	f080 813e 	bcs.w	8002900 <HAL_UART_IRQHandler+0x518>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8002684:	687b      	ldr	r3, [r7, #4]
 8002686:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800268a:	85da      	strh	r2, [r3, #46]	@ 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 800268c:	687b      	ldr	r3, [r7, #4]
 800268e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002690:	69db      	ldr	r3, [r3, #28]
 8002692:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8002696:	f000 8088 	beq.w	80027aa <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800269a:	687b      	ldr	r3, [r7, #4]
 800269c:	681b      	ldr	r3, [r3, #0]
 800269e:	330c      	adds	r3, #12
 80026a0:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80026a4:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 80026a8:	e853 3f00 	ldrex	r3, [r3]
 80026ac:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 80026b0:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 80026b4:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80026b8:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 80026bc:	687b      	ldr	r3, [r7, #4]
 80026be:	681b      	ldr	r3, [r3, #0]
 80026c0:	330c      	adds	r3, #12
 80026c2:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 80026c6:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 80026ca:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80026ce:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 80026d2:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 80026d6:	e841 2300 	strex	r3, r2, [r1]
 80026da:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 80026de:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80026e2:	2b00      	cmp	r3, #0
 80026e4:	d1d9      	bne.n	800269a <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80026e6:	687b      	ldr	r3, [r7, #4]
 80026e8:	681b      	ldr	r3, [r3, #0]
 80026ea:	3314      	adds	r3, #20
 80026ec:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80026ee:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80026f0:	e853 3f00 	ldrex	r3, [r3]
 80026f4:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 80026f6:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80026f8:	f023 0301 	bic.w	r3, r3, #1
 80026fc:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8002700:	687b      	ldr	r3, [r7, #4]
 8002702:	681b      	ldr	r3, [r3, #0]
 8002704:	3314      	adds	r3, #20
 8002706:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 800270a:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 800270e:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002710:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8002712:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8002716:	e841 2300 	strex	r3, r2, [r1]
 800271a:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 800271c:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800271e:	2b00      	cmp	r3, #0
 8002720:	d1e1      	bne.n	80026e6 <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8002722:	687b      	ldr	r3, [r7, #4]
 8002724:	681b      	ldr	r3, [r3, #0]
 8002726:	3314      	adds	r3, #20
 8002728:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800272a:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800272c:	e853 3f00 	ldrex	r3, [r3]
 8002730:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8002732:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8002734:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8002738:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 800273c:	687b      	ldr	r3, [r7, #4]
 800273e:	681b      	ldr	r3, [r3, #0]
 8002740:	3314      	adds	r3, #20
 8002742:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 8002746:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8002748:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800274a:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 800274c:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 800274e:	e841 2300 	strex	r3, r2, [r1]
 8002752:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8002754:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8002756:	2b00      	cmp	r3, #0
 8002758:	d1e3      	bne.n	8002722 <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 800275a:	687b      	ldr	r3, [r7, #4]
 800275c:	2220      	movs	r2, #32
 800275e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002762:	687b      	ldr	r3, [r7, #4]
 8002764:	2200      	movs	r2, #0
 8002766:	631a      	str	r2, [r3, #48]	@ 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8002768:	687b      	ldr	r3, [r7, #4]
 800276a:	681b      	ldr	r3, [r3, #0]
 800276c:	330c      	adds	r3, #12
 800276e:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002770:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8002772:	e853 3f00 	ldrex	r3, [r3]
 8002776:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8002778:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800277a:	f023 0310 	bic.w	r3, r3, #16
 800277e:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8002782:	687b      	ldr	r3, [r7, #4]
 8002784:	681b      	ldr	r3, [r3, #0]
 8002786:	330c      	adds	r3, #12
 8002788:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 800278c:	65ba      	str	r2, [r7, #88]	@ 0x58
 800278e:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002790:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8002792:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8002794:	e841 2300 	strex	r3, r2, [r1]
 8002798:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 800279a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800279c:	2b00      	cmp	r3, #0
 800279e:	d1e3      	bne.n	8002768 <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 80027a0:	687b      	ldr	r3, [r7, #4]
 80027a2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80027a4:	4618      	mov	r0, r3
 80027a6:	f7fe feba 	bl	800151e <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80027aa:	687b      	ldr	r3, [r7, #4]
 80027ac:	2202      	movs	r2, #2
 80027ae:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 80027b0:	687b      	ldr	r3, [r7, #4]
 80027b2:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 80027b4:	687b      	ldr	r3, [r7, #4]
 80027b6:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 80027b8:	b29b      	uxth	r3, r3
 80027ba:	1ad3      	subs	r3, r2, r3
 80027bc:	b29b      	uxth	r3, r3
 80027be:	4619      	mov	r1, r3
 80027c0:	6878      	ldr	r0, [r7, #4]
 80027c2:	f000 f8c1 	bl	8002948 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 80027c6:	e09b      	b.n	8002900 <HAL_UART_IRQHandler+0x518>
 80027c8:	08002ad9 	.word	0x08002ad9
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 80027cc:	687b      	ldr	r3, [r7, #4]
 80027ce:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 80027d0:	687b      	ldr	r3, [r7, #4]
 80027d2:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 80027d4:	b29b      	uxth	r3, r3
 80027d6:	1ad3      	subs	r3, r2, r3
 80027d8:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 80027dc:	687b      	ldr	r3, [r7, #4]
 80027de:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 80027e0:	b29b      	uxth	r3, r3
 80027e2:	2b00      	cmp	r3, #0
 80027e4:	f000 808e 	beq.w	8002904 <HAL_UART_IRQHandler+0x51c>
          && (nb_rx_data > 0U))
 80027e8:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 80027ec:	2b00      	cmp	r3, #0
 80027ee:	f000 8089 	beq.w	8002904 <HAL_UART_IRQHandler+0x51c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80027f2:	687b      	ldr	r3, [r7, #4]
 80027f4:	681b      	ldr	r3, [r3, #0]
 80027f6:	330c      	adds	r3, #12
 80027f8:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80027fa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80027fc:	e853 3f00 	ldrex	r3, [r3]
 8002800:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8002802:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002804:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8002808:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 800280c:	687b      	ldr	r3, [r7, #4]
 800280e:	681b      	ldr	r3, [r3, #0]
 8002810:	330c      	adds	r3, #12
 8002812:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 8002816:	647a      	str	r2, [r7, #68]	@ 0x44
 8002818:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800281a:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800281c:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800281e:	e841 2300 	strex	r3, r2, [r1]
 8002822:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8002824:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8002826:	2b00      	cmp	r3, #0
 8002828:	d1e3      	bne.n	80027f2 <HAL_UART_IRQHandler+0x40a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800282a:	687b      	ldr	r3, [r7, #4]
 800282c:	681b      	ldr	r3, [r3, #0]
 800282e:	3314      	adds	r3, #20
 8002830:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002832:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002834:	e853 3f00 	ldrex	r3, [r3]
 8002838:	623b      	str	r3, [r7, #32]
   return(result);
 800283a:	6a3b      	ldr	r3, [r7, #32]
 800283c:	f023 0301 	bic.w	r3, r3, #1
 8002840:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8002844:	687b      	ldr	r3, [r7, #4]
 8002846:	681b      	ldr	r3, [r3, #0]
 8002848:	3314      	adds	r3, #20
 800284a:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 800284e:	633a      	str	r2, [r7, #48]	@ 0x30
 8002850:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002852:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8002854:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8002856:	e841 2300 	strex	r3, r2, [r1]
 800285a:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800285c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800285e:	2b00      	cmp	r3, #0
 8002860:	d1e3      	bne.n	800282a <HAL_UART_IRQHandler+0x442>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8002862:	687b      	ldr	r3, [r7, #4]
 8002864:	2220      	movs	r2, #32
 8002866:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800286a:	687b      	ldr	r3, [r7, #4]
 800286c:	2200      	movs	r2, #0
 800286e:	631a      	str	r2, [r3, #48]	@ 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8002870:	687b      	ldr	r3, [r7, #4]
 8002872:	681b      	ldr	r3, [r3, #0]
 8002874:	330c      	adds	r3, #12
 8002876:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002878:	693b      	ldr	r3, [r7, #16]
 800287a:	e853 3f00 	ldrex	r3, [r3]
 800287e:	60fb      	str	r3, [r7, #12]
   return(result);
 8002880:	68fb      	ldr	r3, [r7, #12]
 8002882:	f023 0310 	bic.w	r3, r3, #16
 8002886:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 800288a:	687b      	ldr	r3, [r7, #4]
 800288c:	681b      	ldr	r3, [r3, #0]
 800288e:	330c      	adds	r3, #12
 8002890:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 8002894:	61fa      	str	r2, [r7, #28]
 8002896:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002898:	69b9      	ldr	r1, [r7, #24]
 800289a:	69fa      	ldr	r2, [r7, #28]
 800289c:	e841 2300 	strex	r3, r2, [r1]
 80028a0:	617b      	str	r3, [r7, #20]
   return(result);
 80028a2:	697b      	ldr	r3, [r7, #20]
 80028a4:	2b00      	cmp	r3, #0
 80028a6:	d1e3      	bne.n	8002870 <HAL_UART_IRQHandler+0x488>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80028a8:	687b      	ldr	r3, [r7, #4]
 80028aa:	2202      	movs	r2, #2
 80028ac:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 80028ae:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 80028b2:	4619      	mov	r1, r3
 80028b4:	6878      	ldr	r0, [r7, #4]
 80028b6:	f000 f847 	bl	8002948 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 80028ba:	e023      	b.n	8002904 <HAL_UART_IRQHandler+0x51c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 80028bc:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80028c0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80028c4:	2b00      	cmp	r3, #0
 80028c6:	d009      	beq.n	80028dc <HAL_UART_IRQHandler+0x4f4>
 80028c8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80028cc:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80028d0:	2b00      	cmp	r3, #0
 80028d2:	d003      	beq.n	80028dc <HAL_UART_IRQHandler+0x4f4>
  {
    UART_Transmit_IT(huart);
 80028d4:	6878      	ldr	r0, [r7, #4]
 80028d6:	f000 f913 	bl	8002b00 <UART_Transmit_IT>
    return;
 80028da:	e014      	b.n	8002906 <HAL_UART_IRQHandler+0x51e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 80028dc:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80028e0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80028e4:	2b00      	cmp	r3, #0
 80028e6:	d00e      	beq.n	8002906 <HAL_UART_IRQHandler+0x51e>
 80028e8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80028ec:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80028f0:	2b00      	cmp	r3, #0
 80028f2:	d008      	beq.n	8002906 <HAL_UART_IRQHandler+0x51e>
  {
    UART_EndTransmit_IT(huart);
 80028f4:	6878      	ldr	r0, [r7, #4]
 80028f6:	f000 f953 	bl	8002ba0 <UART_EndTransmit_IT>
    return;
 80028fa:	e004      	b.n	8002906 <HAL_UART_IRQHandler+0x51e>
    return;
 80028fc:	bf00      	nop
 80028fe:	e002      	b.n	8002906 <HAL_UART_IRQHandler+0x51e>
      return;
 8002900:	bf00      	nop
 8002902:	e000      	b.n	8002906 <HAL_UART_IRQHandler+0x51e>
      return;
 8002904:	bf00      	nop
  }
}
 8002906:	37e8      	adds	r7, #232	@ 0xe8
 8002908:	46bd      	mov	sp, r7
 800290a:	bd80      	pop	{r7, pc}

0800290c <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 800290c:	b480      	push	{r7}
 800290e:	b083      	sub	sp, #12
 8002910:	af00      	add	r7, sp, #0
 8002912:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8002914:	bf00      	nop
 8002916:	370c      	adds	r7, #12
 8002918:	46bd      	mov	sp, r7
 800291a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800291e:	4770      	bx	lr

08002920 <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8002920:	b480      	push	{r7}
 8002922:	b083      	sub	sp, #12
 8002924:	af00      	add	r7, sp, #0
 8002926:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 8002928:	bf00      	nop
 800292a:	370c      	adds	r7, #12
 800292c:	46bd      	mov	sp, r7
 800292e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002932:	4770      	bx	lr

08002934 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8002934:	b480      	push	{r7}
 8002936:	b083      	sub	sp, #12
 8002938:	af00      	add	r7, sp, #0
 800293a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 800293c:	bf00      	nop
 800293e:	370c      	adds	r7, #12
 8002940:	46bd      	mov	sp, r7
 8002942:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002946:	4770      	bx	lr

08002948 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8002948:	b480      	push	{r7}
 800294a:	b083      	sub	sp, #12
 800294c:	af00      	add	r7, sp, #0
 800294e:	6078      	str	r0, [r7, #4]
 8002950:	460b      	mov	r3, r1
 8002952:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8002954:	bf00      	nop
 8002956:	370c      	adds	r7, #12
 8002958:	46bd      	mov	sp, r7
 800295a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800295e:	4770      	bx	lr

08002960 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8002960:	b580      	push	{r7, lr}
 8002962:	b086      	sub	sp, #24
 8002964:	af00      	add	r7, sp, #0
 8002966:	60f8      	str	r0, [r7, #12]
 8002968:	60b9      	str	r1, [r7, #8]
 800296a:	603b      	str	r3, [r7, #0]
 800296c:	4613      	mov	r3, r2
 800296e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002970:	e03b      	b.n	80029ea <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002972:	6a3b      	ldr	r3, [r7, #32]
 8002974:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002978:	d037      	beq.n	80029ea <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800297a:	f7fe fc8f 	bl	800129c <HAL_GetTick>
 800297e:	4602      	mov	r2, r0
 8002980:	683b      	ldr	r3, [r7, #0]
 8002982:	1ad3      	subs	r3, r2, r3
 8002984:	6a3a      	ldr	r2, [r7, #32]
 8002986:	429a      	cmp	r2, r3
 8002988:	d302      	bcc.n	8002990 <UART_WaitOnFlagUntilTimeout+0x30>
 800298a:	6a3b      	ldr	r3, [r7, #32]
 800298c:	2b00      	cmp	r3, #0
 800298e:	d101      	bne.n	8002994 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8002990:	2303      	movs	r3, #3
 8002992:	e03a      	b.n	8002a0a <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8002994:	68fb      	ldr	r3, [r7, #12]
 8002996:	681b      	ldr	r3, [r3, #0]
 8002998:	68db      	ldr	r3, [r3, #12]
 800299a:	f003 0304 	and.w	r3, r3, #4
 800299e:	2b00      	cmp	r3, #0
 80029a0:	d023      	beq.n	80029ea <UART_WaitOnFlagUntilTimeout+0x8a>
 80029a2:	68bb      	ldr	r3, [r7, #8]
 80029a4:	2b80      	cmp	r3, #128	@ 0x80
 80029a6:	d020      	beq.n	80029ea <UART_WaitOnFlagUntilTimeout+0x8a>
 80029a8:	68bb      	ldr	r3, [r7, #8]
 80029aa:	2b40      	cmp	r3, #64	@ 0x40
 80029ac:	d01d      	beq.n	80029ea <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 80029ae:	68fb      	ldr	r3, [r7, #12]
 80029b0:	681b      	ldr	r3, [r3, #0]
 80029b2:	681b      	ldr	r3, [r3, #0]
 80029b4:	f003 0308 	and.w	r3, r3, #8
 80029b8:	2b08      	cmp	r3, #8
 80029ba:	d116      	bne.n	80029ea <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 80029bc:	2300      	movs	r3, #0
 80029be:	617b      	str	r3, [r7, #20]
 80029c0:	68fb      	ldr	r3, [r7, #12]
 80029c2:	681b      	ldr	r3, [r3, #0]
 80029c4:	681b      	ldr	r3, [r3, #0]
 80029c6:	617b      	str	r3, [r7, #20]
 80029c8:	68fb      	ldr	r3, [r7, #12]
 80029ca:	681b      	ldr	r3, [r3, #0]
 80029cc:	685b      	ldr	r3, [r3, #4]
 80029ce:	617b      	str	r3, [r7, #20]
 80029d0:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80029d2:	68f8      	ldr	r0, [r7, #12]
 80029d4:	f000 f81d 	bl	8002a12 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 80029d8:	68fb      	ldr	r3, [r7, #12]
 80029da:	2208      	movs	r2, #8
 80029dc:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80029de:	68fb      	ldr	r3, [r7, #12]
 80029e0:	2200      	movs	r2, #0
 80029e2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 80029e6:	2301      	movs	r3, #1
 80029e8:	e00f      	b.n	8002a0a <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80029ea:	68fb      	ldr	r3, [r7, #12]
 80029ec:	681b      	ldr	r3, [r3, #0]
 80029ee:	681a      	ldr	r2, [r3, #0]
 80029f0:	68bb      	ldr	r3, [r7, #8]
 80029f2:	4013      	ands	r3, r2
 80029f4:	68ba      	ldr	r2, [r7, #8]
 80029f6:	429a      	cmp	r2, r3
 80029f8:	bf0c      	ite	eq
 80029fa:	2301      	moveq	r3, #1
 80029fc:	2300      	movne	r3, #0
 80029fe:	b2db      	uxtb	r3, r3
 8002a00:	461a      	mov	r2, r3
 8002a02:	79fb      	ldrb	r3, [r7, #7]
 8002a04:	429a      	cmp	r2, r3
 8002a06:	d0b4      	beq.n	8002972 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8002a08:	2300      	movs	r3, #0
}
 8002a0a:	4618      	mov	r0, r3
 8002a0c:	3718      	adds	r7, #24
 8002a0e:	46bd      	mov	sp, r7
 8002a10:	bd80      	pop	{r7, pc}

08002a12 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8002a12:	b480      	push	{r7}
 8002a14:	b095      	sub	sp, #84	@ 0x54
 8002a16:	af00      	add	r7, sp, #0
 8002a18:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8002a1a:	687b      	ldr	r3, [r7, #4]
 8002a1c:	681b      	ldr	r3, [r3, #0]
 8002a1e:	330c      	adds	r3, #12
 8002a20:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002a22:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002a24:	e853 3f00 	ldrex	r3, [r3]
 8002a28:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8002a2a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002a2c:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8002a30:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8002a32:	687b      	ldr	r3, [r7, #4]
 8002a34:	681b      	ldr	r3, [r3, #0]
 8002a36:	330c      	adds	r3, #12
 8002a38:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8002a3a:	643a      	str	r2, [r7, #64]	@ 0x40
 8002a3c:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002a3e:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8002a40:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8002a42:	e841 2300 	strex	r3, r2, [r1]
 8002a46:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8002a48:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002a4a:	2b00      	cmp	r3, #0
 8002a4c:	d1e5      	bne.n	8002a1a <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002a4e:	687b      	ldr	r3, [r7, #4]
 8002a50:	681b      	ldr	r3, [r3, #0]
 8002a52:	3314      	adds	r3, #20
 8002a54:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002a56:	6a3b      	ldr	r3, [r7, #32]
 8002a58:	e853 3f00 	ldrex	r3, [r3]
 8002a5c:	61fb      	str	r3, [r7, #28]
   return(result);
 8002a5e:	69fb      	ldr	r3, [r7, #28]
 8002a60:	f023 0301 	bic.w	r3, r3, #1
 8002a64:	64bb      	str	r3, [r7, #72]	@ 0x48
 8002a66:	687b      	ldr	r3, [r7, #4]
 8002a68:	681b      	ldr	r3, [r3, #0]
 8002a6a:	3314      	adds	r3, #20
 8002a6c:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8002a6e:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8002a70:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002a72:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8002a74:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8002a76:	e841 2300 	strex	r3, r2, [r1]
 8002a7a:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8002a7c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002a7e:	2b00      	cmp	r3, #0
 8002a80:	d1e5      	bne.n	8002a4e <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8002a82:	687b      	ldr	r3, [r7, #4]
 8002a84:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002a86:	2b01      	cmp	r3, #1
 8002a88:	d119      	bne.n	8002abe <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8002a8a:	687b      	ldr	r3, [r7, #4]
 8002a8c:	681b      	ldr	r3, [r3, #0]
 8002a8e:	330c      	adds	r3, #12
 8002a90:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002a92:	68fb      	ldr	r3, [r7, #12]
 8002a94:	e853 3f00 	ldrex	r3, [r3]
 8002a98:	60bb      	str	r3, [r7, #8]
   return(result);
 8002a9a:	68bb      	ldr	r3, [r7, #8]
 8002a9c:	f023 0310 	bic.w	r3, r3, #16
 8002aa0:	647b      	str	r3, [r7, #68]	@ 0x44
 8002aa2:	687b      	ldr	r3, [r7, #4]
 8002aa4:	681b      	ldr	r3, [r3, #0]
 8002aa6:	330c      	adds	r3, #12
 8002aa8:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8002aaa:	61ba      	str	r2, [r7, #24]
 8002aac:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002aae:	6979      	ldr	r1, [r7, #20]
 8002ab0:	69ba      	ldr	r2, [r7, #24]
 8002ab2:	e841 2300 	strex	r3, r2, [r1]
 8002ab6:	613b      	str	r3, [r7, #16]
   return(result);
 8002ab8:	693b      	ldr	r3, [r7, #16]
 8002aba:	2b00      	cmp	r3, #0
 8002abc:	d1e5      	bne.n	8002a8a <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8002abe:	687b      	ldr	r3, [r7, #4]
 8002ac0:	2220      	movs	r2, #32
 8002ac2:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002ac6:	687b      	ldr	r3, [r7, #4]
 8002ac8:	2200      	movs	r2, #0
 8002aca:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8002acc:	bf00      	nop
 8002ace:	3754      	adds	r7, #84	@ 0x54
 8002ad0:	46bd      	mov	sp, r7
 8002ad2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ad6:	4770      	bx	lr

08002ad8 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8002ad8:	b580      	push	{r7, lr}
 8002ada:	b084      	sub	sp, #16
 8002adc:	af00      	add	r7, sp, #0
 8002ade:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8002ae0:	687b      	ldr	r3, [r7, #4]
 8002ae2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002ae4:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8002ae6:	68fb      	ldr	r3, [r7, #12]
 8002ae8:	2200      	movs	r2, #0
 8002aea:	85da      	strh	r2, [r3, #46]	@ 0x2e
  huart->TxXferCount = 0x00U;
 8002aec:	68fb      	ldr	r3, [r7, #12]
 8002aee:	2200      	movs	r2, #0
 8002af0:	84da      	strh	r2, [r3, #38]	@ 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8002af2:	68f8      	ldr	r0, [r7, #12]
 8002af4:	f7ff ff1e 	bl	8002934 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8002af8:	bf00      	nop
 8002afa:	3710      	adds	r7, #16
 8002afc:	46bd      	mov	sp, r7
 8002afe:	bd80      	pop	{r7, pc}

08002b00 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8002b00:	b480      	push	{r7}
 8002b02:	b085      	sub	sp, #20
 8002b04:	af00      	add	r7, sp, #0
 8002b06:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8002b08:	687b      	ldr	r3, [r7, #4]
 8002b0a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002b0e:	b2db      	uxtb	r3, r3
 8002b10:	2b21      	cmp	r3, #33	@ 0x21
 8002b12:	d13e      	bne.n	8002b92 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002b14:	687b      	ldr	r3, [r7, #4]
 8002b16:	689b      	ldr	r3, [r3, #8]
 8002b18:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8002b1c:	d114      	bne.n	8002b48 <UART_Transmit_IT+0x48>
 8002b1e:	687b      	ldr	r3, [r7, #4]
 8002b20:	691b      	ldr	r3, [r3, #16]
 8002b22:	2b00      	cmp	r3, #0
 8002b24:	d110      	bne.n	8002b48 <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8002b26:	687b      	ldr	r3, [r7, #4]
 8002b28:	6a1b      	ldr	r3, [r3, #32]
 8002b2a:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8002b2c:	68fb      	ldr	r3, [r7, #12]
 8002b2e:	881b      	ldrh	r3, [r3, #0]
 8002b30:	461a      	mov	r2, r3
 8002b32:	687b      	ldr	r3, [r7, #4]
 8002b34:	681b      	ldr	r3, [r3, #0]
 8002b36:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8002b3a:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8002b3c:	687b      	ldr	r3, [r7, #4]
 8002b3e:	6a1b      	ldr	r3, [r3, #32]
 8002b40:	1c9a      	adds	r2, r3, #2
 8002b42:	687b      	ldr	r3, [r7, #4]
 8002b44:	621a      	str	r2, [r3, #32]
 8002b46:	e008      	b.n	8002b5a <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8002b48:	687b      	ldr	r3, [r7, #4]
 8002b4a:	6a1b      	ldr	r3, [r3, #32]
 8002b4c:	1c59      	adds	r1, r3, #1
 8002b4e:	687a      	ldr	r2, [r7, #4]
 8002b50:	6211      	str	r1, [r2, #32]
 8002b52:	781a      	ldrb	r2, [r3, #0]
 8002b54:	687b      	ldr	r3, [r7, #4]
 8002b56:	681b      	ldr	r3, [r3, #0]
 8002b58:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8002b5a:	687b      	ldr	r3, [r7, #4]
 8002b5c:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8002b5e:	b29b      	uxth	r3, r3
 8002b60:	3b01      	subs	r3, #1
 8002b62:	b29b      	uxth	r3, r3
 8002b64:	687a      	ldr	r2, [r7, #4]
 8002b66:	4619      	mov	r1, r3
 8002b68:	84d1      	strh	r1, [r2, #38]	@ 0x26
 8002b6a:	2b00      	cmp	r3, #0
 8002b6c:	d10f      	bne.n	8002b8e <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8002b6e:	687b      	ldr	r3, [r7, #4]
 8002b70:	681b      	ldr	r3, [r3, #0]
 8002b72:	68da      	ldr	r2, [r3, #12]
 8002b74:	687b      	ldr	r3, [r7, #4]
 8002b76:	681b      	ldr	r3, [r3, #0]
 8002b78:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8002b7c:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8002b7e:	687b      	ldr	r3, [r7, #4]
 8002b80:	681b      	ldr	r3, [r3, #0]
 8002b82:	68da      	ldr	r2, [r3, #12]
 8002b84:	687b      	ldr	r3, [r7, #4]
 8002b86:	681b      	ldr	r3, [r3, #0]
 8002b88:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8002b8c:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8002b8e:	2300      	movs	r3, #0
 8002b90:	e000      	b.n	8002b94 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8002b92:	2302      	movs	r3, #2
  }
}
 8002b94:	4618      	mov	r0, r3
 8002b96:	3714      	adds	r7, #20
 8002b98:	46bd      	mov	sp, r7
 8002b9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b9e:	4770      	bx	lr

08002ba0 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8002ba0:	b580      	push	{r7, lr}
 8002ba2:	b082      	sub	sp, #8
 8002ba4:	af00      	add	r7, sp, #0
 8002ba6:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8002ba8:	687b      	ldr	r3, [r7, #4]
 8002baa:	681b      	ldr	r3, [r3, #0]
 8002bac:	68da      	ldr	r2, [r3, #12]
 8002bae:	687b      	ldr	r3, [r7, #4]
 8002bb0:	681b      	ldr	r3, [r3, #0]
 8002bb2:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8002bb6:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8002bb8:	687b      	ldr	r3, [r7, #4]
 8002bba:	2220      	movs	r2, #32
 8002bbc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8002bc0:	6878      	ldr	r0, [r7, #4]
 8002bc2:	f7ff fea3 	bl	800290c <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8002bc6:	2300      	movs	r3, #0
}
 8002bc8:	4618      	mov	r0, r3
 8002bca:	3708      	adds	r7, #8
 8002bcc:	46bd      	mov	sp, r7
 8002bce:	bd80      	pop	{r7, pc}

08002bd0 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8002bd0:	b580      	push	{r7, lr}
 8002bd2:	b08c      	sub	sp, #48	@ 0x30
 8002bd4:	af00      	add	r7, sp, #0
 8002bd6:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8002bd8:	687b      	ldr	r3, [r7, #4]
 8002bda:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8002bde:	b2db      	uxtb	r3, r3
 8002be0:	2b22      	cmp	r3, #34	@ 0x22
 8002be2:	f040 80ae 	bne.w	8002d42 <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002be6:	687b      	ldr	r3, [r7, #4]
 8002be8:	689b      	ldr	r3, [r3, #8]
 8002bea:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8002bee:	d117      	bne.n	8002c20 <UART_Receive_IT+0x50>
 8002bf0:	687b      	ldr	r3, [r7, #4]
 8002bf2:	691b      	ldr	r3, [r3, #16]
 8002bf4:	2b00      	cmp	r3, #0
 8002bf6:	d113      	bne.n	8002c20 <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 8002bf8:	2300      	movs	r3, #0
 8002bfa:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8002bfc:	687b      	ldr	r3, [r7, #4]
 8002bfe:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002c00:	62bb      	str	r3, [r7, #40]	@ 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8002c02:	687b      	ldr	r3, [r7, #4]
 8002c04:	681b      	ldr	r3, [r3, #0]
 8002c06:	685b      	ldr	r3, [r3, #4]
 8002c08:	b29b      	uxth	r3, r3
 8002c0a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002c0e:	b29a      	uxth	r2, r3
 8002c10:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002c12:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8002c14:	687b      	ldr	r3, [r7, #4]
 8002c16:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002c18:	1c9a      	adds	r2, r3, #2
 8002c1a:	687b      	ldr	r3, [r7, #4]
 8002c1c:	629a      	str	r2, [r3, #40]	@ 0x28
 8002c1e:	e026      	b.n	8002c6e <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8002c20:	687b      	ldr	r3, [r7, #4]
 8002c22:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002c24:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits  = NULL;
 8002c26:	2300      	movs	r3, #0
 8002c28:	62bb      	str	r3, [r7, #40]	@ 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8002c2a:	687b      	ldr	r3, [r7, #4]
 8002c2c:	689b      	ldr	r3, [r3, #8]
 8002c2e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8002c32:	d007      	beq.n	8002c44 <UART_Receive_IT+0x74>
 8002c34:	687b      	ldr	r3, [r7, #4]
 8002c36:	689b      	ldr	r3, [r3, #8]
 8002c38:	2b00      	cmp	r3, #0
 8002c3a:	d10a      	bne.n	8002c52 <UART_Receive_IT+0x82>
 8002c3c:	687b      	ldr	r3, [r7, #4]
 8002c3e:	691b      	ldr	r3, [r3, #16]
 8002c40:	2b00      	cmp	r3, #0
 8002c42:	d106      	bne.n	8002c52 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8002c44:	687b      	ldr	r3, [r7, #4]
 8002c46:	681b      	ldr	r3, [r3, #0]
 8002c48:	685b      	ldr	r3, [r3, #4]
 8002c4a:	b2da      	uxtb	r2, r3
 8002c4c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002c4e:	701a      	strb	r2, [r3, #0]
 8002c50:	e008      	b.n	8002c64 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8002c52:	687b      	ldr	r3, [r7, #4]
 8002c54:	681b      	ldr	r3, [r3, #0]
 8002c56:	685b      	ldr	r3, [r3, #4]
 8002c58:	b2db      	uxtb	r3, r3
 8002c5a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8002c5e:	b2da      	uxtb	r2, r3
 8002c60:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002c62:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8002c64:	687b      	ldr	r3, [r7, #4]
 8002c66:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002c68:	1c5a      	adds	r2, r3, #1
 8002c6a:	687b      	ldr	r3, [r7, #4]
 8002c6c:	629a      	str	r2, [r3, #40]	@ 0x28
    }

    if (--huart->RxXferCount == 0U)
 8002c6e:	687b      	ldr	r3, [r7, #4]
 8002c70:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8002c72:	b29b      	uxth	r3, r3
 8002c74:	3b01      	subs	r3, #1
 8002c76:	b29b      	uxth	r3, r3
 8002c78:	687a      	ldr	r2, [r7, #4]
 8002c7a:	4619      	mov	r1, r3
 8002c7c:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 8002c7e:	2b00      	cmp	r3, #0
 8002c80:	d15d      	bne.n	8002d3e <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8002c82:	687b      	ldr	r3, [r7, #4]
 8002c84:	681b      	ldr	r3, [r3, #0]
 8002c86:	68da      	ldr	r2, [r3, #12]
 8002c88:	687b      	ldr	r3, [r7, #4]
 8002c8a:	681b      	ldr	r3, [r3, #0]
 8002c8c:	f022 0220 	bic.w	r2, r2, #32
 8002c90:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8002c92:	687b      	ldr	r3, [r7, #4]
 8002c94:	681b      	ldr	r3, [r3, #0]
 8002c96:	68da      	ldr	r2, [r3, #12]
 8002c98:	687b      	ldr	r3, [r7, #4]
 8002c9a:	681b      	ldr	r3, [r3, #0]
 8002c9c:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8002ca0:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8002ca2:	687b      	ldr	r3, [r7, #4]
 8002ca4:	681b      	ldr	r3, [r3, #0]
 8002ca6:	695a      	ldr	r2, [r3, #20]
 8002ca8:	687b      	ldr	r3, [r7, #4]
 8002caa:	681b      	ldr	r3, [r3, #0]
 8002cac:	f022 0201 	bic.w	r2, r2, #1
 8002cb0:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8002cb2:	687b      	ldr	r3, [r7, #4]
 8002cb4:	2220      	movs	r2, #32
 8002cb6:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8002cba:	687b      	ldr	r3, [r7, #4]
 8002cbc:	2200      	movs	r2, #0
 8002cbe:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8002cc0:	687b      	ldr	r3, [r7, #4]
 8002cc2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002cc4:	2b01      	cmp	r3, #1
 8002cc6:	d135      	bne.n	8002d34 <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002cc8:	687b      	ldr	r3, [r7, #4]
 8002cca:	2200      	movs	r2, #0
 8002ccc:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8002cce:	687b      	ldr	r3, [r7, #4]
 8002cd0:	681b      	ldr	r3, [r3, #0]
 8002cd2:	330c      	adds	r3, #12
 8002cd4:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002cd6:	697b      	ldr	r3, [r7, #20]
 8002cd8:	e853 3f00 	ldrex	r3, [r3]
 8002cdc:	613b      	str	r3, [r7, #16]
   return(result);
 8002cde:	693b      	ldr	r3, [r7, #16]
 8002ce0:	f023 0310 	bic.w	r3, r3, #16
 8002ce4:	627b      	str	r3, [r7, #36]	@ 0x24
 8002ce6:	687b      	ldr	r3, [r7, #4]
 8002ce8:	681b      	ldr	r3, [r3, #0]
 8002cea:	330c      	adds	r3, #12
 8002cec:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002cee:	623a      	str	r2, [r7, #32]
 8002cf0:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002cf2:	69f9      	ldr	r1, [r7, #28]
 8002cf4:	6a3a      	ldr	r2, [r7, #32]
 8002cf6:	e841 2300 	strex	r3, r2, [r1]
 8002cfa:	61bb      	str	r3, [r7, #24]
   return(result);
 8002cfc:	69bb      	ldr	r3, [r7, #24]
 8002cfe:	2b00      	cmp	r3, #0
 8002d00:	d1e5      	bne.n	8002cce <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8002d02:	687b      	ldr	r3, [r7, #4]
 8002d04:	681b      	ldr	r3, [r3, #0]
 8002d06:	681b      	ldr	r3, [r3, #0]
 8002d08:	f003 0310 	and.w	r3, r3, #16
 8002d0c:	2b10      	cmp	r3, #16
 8002d0e:	d10a      	bne.n	8002d26 <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8002d10:	2300      	movs	r3, #0
 8002d12:	60fb      	str	r3, [r7, #12]
 8002d14:	687b      	ldr	r3, [r7, #4]
 8002d16:	681b      	ldr	r3, [r3, #0]
 8002d18:	681b      	ldr	r3, [r3, #0]
 8002d1a:	60fb      	str	r3, [r7, #12]
 8002d1c:	687b      	ldr	r3, [r7, #4]
 8002d1e:	681b      	ldr	r3, [r3, #0]
 8002d20:	685b      	ldr	r3, [r3, #4]
 8002d22:	60fb      	str	r3, [r7, #12]
 8002d24:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8002d26:	687b      	ldr	r3, [r7, #4]
 8002d28:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8002d2a:	4619      	mov	r1, r3
 8002d2c:	6878      	ldr	r0, [r7, #4]
 8002d2e:	f7ff fe0b 	bl	8002948 <HAL_UARTEx_RxEventCallback>
 8002d32:	e002      	b.n	8002d3a <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8002d34:	6878      	ldr	r0, [r7, #4]
 8002d36:	f7ff fdf3 	bl	8002920 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8002d3a:	2300      	movs	r3, #0
 8002d3c:	e002      	b.n	8002d44 <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 8002d3e:	2300      	movs	r3, #0
 8002d40:	e000      	b.n	8002d44 <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 8002d42:	2302      	movs	r3, #2
  }
}
 8002d44:	4618      	mov	r0, r3
 8002d46:	3730      	adds	r7, #48	@ 0x30
 8002d48:	46bd      	mov	sp, r7
 8002d4a:	bd80      	pop	{r7, pc}

08002d4c <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8002d4c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8002d50:	b0c0      	sub	sp, #256	@ 0x100
 8002d52:	af00      	add	r7, sp, #0
 8002d54:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8002d58:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002d5c:	681b      	ldr	r3, [r3, #0]
 8002d5e:	691b      	ldr	r3, [r3, #16]
 8002d60:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 8002d64:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002d68:	68d9      	ldr	r1, [r3, #12]
 8002d6a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002d6e:	681a      	ldr	r2, [r3, #0]
 8002d70:	ea40 0301 	orr.w	r3, r0, r1
 8002d74:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8002d76:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002d7a:	689a      	ldr	r2, [r3, #8]
 8002d7c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002d80:	691b      	ldr	r3, [r3, #16]
 8002d82:	431a      	orrs	r2, r3
 8002d84:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002d88:	695b      	ldr	r3, [r3, #20]
 8002d8a:	431a      	orrs	r2, r3
 8002d8c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002d90:	69db      	ldr	r3, [r3, #28]
 8002d92:	4313      	orrs	r3, r2
 8002d94:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8002d98:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002d9c:	681b      	ldr	r3, [r3, #0]
 8002d9e:	68db      	ldr	r3, [r3, #12]
 8002da0:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 8002da4:	f021 010c 	bic.w	r1, r1, #12
 8002da8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002dac:	681a      	ldr	r2, [r3, #0]
 8002dae:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8002db2:	430b      	orrs	r3, r1
 8002db4:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8002db6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002dba:	681b      	ldr	r3, [r3, #0]
 8002dbc:	695b      	ldr	r3, [r3, #20]
 8002dbe:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 8002dc2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002dc6:	6999      	ldr	r1, [r3, #24]
 8002dc8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002dcc:	681a      	ldr	r2, [r3, #0]
 8002dce:	ea40 0301 	orr.w	r3, r0, r1
 8002dd2:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8002dd4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002dd8:	681a      	ldr	r2, [r3, #0]
 8002dda:	4b8f      	ldr	r3, [pc, #572]	@ (8003018 <UART_SetConfig+0x2cc>)
 8002ddc:	429a      	cmp	r2, r3
 8002dde:	d005      	beq.n	8002dec <UART_SetConfig+0xa0>
 8002de0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002de4:	681a      	ldr	r2, [r3, #0]
 8002de6:	4b8d      	ldr	r3, [pc, #564]	@ (800301c <UART_SetConfig+0x2d0>)
 8002de8:	429a      	cmp	r2, r3
 8002dea:	d104      	bne.n	8002df6 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8002dec:	f7ff fa0c 	bl	8002208 <HAL_RCC_GetPCLK2Freq>
 8002df0:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 8002df4:	e003      	b.n	8002dfe <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8002df6:	f7ff f9f3 	bl	80021e0 <HAL_RCC_GetPCLK1Freq>
 8002dfa:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8002dfe:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002e02:	69db      	ldr	r3, [r3, #28]
 8002e04:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8002e08:	f040 810c 	bne.w	8003024 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8002e0c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8002e10:	2200      	movs	r2, #0
 8002e12:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8002e16:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 8002e1a:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 8002e1e:	4622      	mov	r2, r4
 8002e20:	462b      	mov	r3, r5
 8002e22:	1891      	adds	r1, r2, r2
 8002e24:	65b9      	str	r1, [r7, #88]	@ 0x58
 8002e26:	415b      	adcs	r3, r3
 8002e28:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8002e2a:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8002e2e:	4621      	mov	r1, r4
 8002e30:	eb12 0801 	adds.w	r8, r2, r1
 8002e34:	4629      	mov	r1, r5
 8002e36:	eb43 0901 	adc.w	r9, r3, r1
 8002e3a:	f04f 0200 	mov.w	r2, #0
 8002e3e:	f04f 0300 	mov.w	r3, #0
 8002e42:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8002e46:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8002e4a:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8002e4e:	4690      	mov	r8, r2
 8002e50:	4699      	mov	r9, r3
 8002e52:	4623      	mov	r3, r4
 8002e54:	eb18 0303 	adds.w	r3, r8, r3
 8002e58:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8002e5c:	462b      	mov	r3, r5
 8002e5e:	eb49 0303 	adc.w	r3, r9, r3
 8002e62:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8002e66:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002e6a:	685b      	ldr	r3, [r3, #4]
 8002e6c:	2200      	movs	r2, #0
 8002e6e:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8002e72:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 8002e76:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8002e7a:	460b      	mov	r3, r1
 8002e7c:	18db      	adds	r3, r3, r3
 8002e7e:	653b      	str	r3, [r7, #80]	@ 0x50
 8002e80:	4613      	mov	r3, r2
 8002e82:	eb42 0303 	adc.w	r3, r2, r3
 8002e86:	657b      	str	r3, [r7, #84]	@ 0x54
 8002e88:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 8002e8c:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 8002e90:	f7fd f9fe 	bl	8000290 <__aeabi_uldivmod>
 8002e94:	4602      	mov	r2, r0
 8002e96:	460b      	mov	r3, r1
 8002e98:	4b61      	ldr	r3, [pc, #388]	@ (8003020 <UART_SetConfig+0x2d4>)
 8002e9a:	fba3 2302 	umull	r2, r3, r3, r2
 8002e9e:	095b      	lsrs	r3, r3, #5
 8002ea0:	011c      	lsls	r4, r3, #4
 8002ea2:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8002ea6:	2200      	movs	r2, #0
 8002ea8:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8002eac:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 8002eb0:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 8002eb4:	4642      	mov	r2, r8
 8002eb6:	464b      	mov	r3, r9
 8002eb8:	1891      	adds	r1, r2, r2
 8002eba:	64b9      	str	r1, [r7, #72]	@ 0x48
 8002ebc:	415b      	adcs	r3, r3
 8002ebe:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8002ec0:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8002ec4:	4641      	mov	r1, r8
 8002ec6:	eb12 0a01 	adds.w	sl, r2, r1
 8002eca:	4649      	mov	r1, r9
 8002ecc:	eb43 0b01 	adc.w	fp, r3, r1
 8002ed0:	f04f 0200 	mov.w	r2, #0
 8002ed4:	f04f 0300 	mov.w	r3, #0
 8002ed8:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8002edc:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8002ee0:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8002ee4:	4692      	mov	sl, r2
 8002ee6:	469b      	mov	fp, r3
 8002ee8:	4643      	mov	r3, r8
 8002eea:	eb1a 0303 	adds.w	r3, sl, r3
 8002eee:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8002ef2:	464b      	mov	r3, r9
 8002ef4:	eb4b 0303 	adc.w	r3, fp, r3
 8002ef8:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8002efc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002f00:	685b      	ldr	r3, [r3, #4]
 8002f02:	2200      	movs	r2, #0
 8002f04:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8002f08:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 8002f0c:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8002f10:	460b      	mov	r3, r1
 8002f12:	18db      	adds	r3, r3, r3
 8002f14:	643b      	str	r3, [r7, #64]	@ 0x40
 8002f16:	4613      	mov	r3, r2
 8002f18:	eb42 0303 	adc.w	r3, r2, r3
 8002f1c:	647b      	str	r3, [r7, #68]	@ 0x44
 8002f1e:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 8002f22:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 8002f26:	f7fd f9b3 	bl	8000290 <__aeabi_uldivmod>
 8002f2a:	4602      	mov	r2, r0
 8002f2c:	460b      	mov	r3, r1
 8002f2e:	4611      	mov	r1, r2
 8002f30:	4b3b      	ldr	r3, [pc, #236]	@ (8003020 <UART_SetConfig+0x2d4>)
 8002f32:	fba3 2301 	umull	r2, r3, r3, r1
 8002f36:	095b      	lsrs	r3, r3, #5
 8002f38:	2264      	movs	r2, #100	@ 0x64
 8002f3a:	fb02 f303 	mul.w	r3, r2, r3
 8002f3e:	1acb      	subs	r3, r1, r3
 8002f40:	00db      	lsls	r3, r3, #3
 8002f42:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 8002f46:	4b36      	ldr	r3, [pc, #216]	@ (8003020 <UART_SetConfig+0x2d4>)
 8002f48:	fba3 2302 	umull	r2, r3, r3, r2
 8002f4c:	095b      	lsrs	r3, r3, #5
 8002f4e:	005b      	lsls	r3, r3, #1
 8002f50:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 8002f54:	441c      	add	r4, r3
 8002f56:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8002f5a:	2200      	movs	r2, #0
 8002f5c:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8002f60:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 8002f64:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 8002f68:	4642      	mov	r2, r8
 8002f6a:	464b      	mov	r3, r9
 8002f6c:	1891      	adds	r1, r2, r2
 8002f6e:	63b9      	str	r1, [r7, #56]	@ 0x38
 8002f70:	415b      	adcs	r3, r3
 8002f72:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8002f74:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8002f78:	4641      	mov	r1, r8
 8002f7a:	1851      	adds	r1, r2, r1
 8002f7c:	6339      	str	r1, [r7, #48]	@ 0x30
 8002f7e:	4649      	mov	r1, r9
 8002f80:	414b      	adcs	r3, r1
 8002f82:	637b      	str	r3, [r7, #52]	@ 0x34
 8002f84:	f04f 0200 	mov.w	r2, #0
 8002f88:	f04f 0300 	mov.w	r3, #0
 8002f8c:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 8002f90:	4659      	mov	r1, fp
 8002f92:	00cb      	lsls	r3, r1, #3
 8002f94:	4651      	mov	r1, sl
 8002f96:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8002f9a:	4651      	mov	r1, sl
 8002f9c:	00ca      	lsls	r2, r1, #3
 8002f9e:	4610      	mov	r0, r2
 8002fa0:	4619      	mov	r1, r3
 8002fa2:	4603      	mov	r3, r0
 8002fa4:	4642      	mov	r2, r8
 8002fa6:	189b      	adds	r3, r3, r2
 8002fa8:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8002fac:	464b      	mov	r3, r9
 8002fae:	460a      	mov	r2, r1
 8002fb0:	eb42 0303 	adc.w	r3, r2, r3
 8002fb4:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8002fb8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002fbc:	685b      	ldr	r3, [r3, #4]
 8002fbe:	2200      	movs	r2, #0
 8002fc0:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8002fc4:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 8002fc8:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8002fcc:	460b      	mov	r3, r1
 8002fce:	18db      	adds	r3, r3, r3
 8002fd0:	62bb      	str	r3, [r7, #40]	@ 0x28
 8002fd2:	4613      	mov	r3, r2
 8002fd4:	eb42 0303 	adc.w	r3, r2, r3
 8002fd8:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8002fda:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8002fde:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 8002fe2:	f7fd f955 	bl	8000290 <__aeabi_uldivmod>
 8002fe6:	4602      	mov	r2, r0
 8002fe8:	460b      	mov	r3, r1
 8002fea:	4b0d      	ldr	r3, [pc, #52]	@ (8003020 <UART_SetConfig+0x2d4>)
 8002fec:	fba3 1302 	umull	r1, r3, r3, r2
 8002ff0:	095b      	lsrs	r3, r3, #5
 8002ff2:	2164      	movs	r1, #100	@ 0x64
 8002ff4:	fb01 f303 	mul.w	r3, r1, r3
 8002ff8:	1ad3      	subs	r3, r2, r3
 8002ffa:	00db      	lsls	r3, r3, #3
 8002ffc:	3332      	adds	r3, #50	@ 0x32
 8002ffe:	4a08      	ldr	r2, [pc, #32]	@ (8003020 <UART_SetConfig+0x2d4>)
 8003000:	fba2 2303 	umull	r2, r3, r2, r3
 8003004:	095b      	lsrs	r3, r3, #5
 8003006:	f003 0207 	and.w	r2, r3, #7
 800300a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800300e:	681b      	ldr	r3, [r3, #0]
 8003010:	4422      	add	r2, r4
 8003012:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8003014:	e106      	b.n	8003224 <UART_SetConfig+0x4d8>
 8003016:	bf00      	nop
 8003018:	40011000 	.word	0x40011000
 800301c:	40011400 	.word	0x40011400
 8003020:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8003024:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8003028:	2200      	movs	r2, #0
 800302a:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 800302e:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 8003032:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 8003036:	4642      	mov	r2, r8
 8003038:	464b      	mov	r3, r9
 800303a:	1891      	adds	r1, r2, r2
 800303c:	6239      	str	r1, [r7, #32]
 800303e:	415b      	adcs	r3, r3
 8003040:	627b      	str	r3, [r7, #36]	@ 0x24
 8003042:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8003046:	4641      	mov	r1, r8
 8003048:	1854      	adds	r4, r2, r1
 800304a:	4649      	mov	r1, r9
 800304c:	eb43 0501 	adc.w	r5, r3, r1
 8003050:	f04f 0200 	mov.w	r2, #0
 8003054:	f04f 0300 	mov.w	r3, #0
 8003058:	00eb      	lsls	r3, r5, #3
 800305a:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800305e:	00e2      	lsls	r2, r4, #3
 8003060:	4614      	mov	r4, r2
 8003062:	461d      	mov	r5, r3
 8003064:	4643      	mov	r3, r8
 8003066:	18e3      	adds	r3, r4, r3
 8003068:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 800306c:	464b      	mov	r3, r9
 800306e:	eb45 0303 	adc.w	r3, r5, r3
 8003072:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8003076:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800307a:	685b      	ldr	r3, [r3, #4]
 800307c:	2200      	movs	r2, #0
 800307e:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8003082:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8003086:	f04f 0200 	mov.w	r2, #0
 800308a:	f04f 0300 	mov.w	r3, #0
 800308e:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 8003092:	4629      	mov	r1, r5
 8003094:	008b      	lsls	r3, r1, #2
 8003096:	4621      	mov	r1, r4
 8003098:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800309c:	4621      	mov	r1, r4
 800309e:	008a      	lsls	r2, r1, #2
 80030a0:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 80030a4:	f7fd f8f4 	bl	8000290 <__aeabi_uldivmod>
 80030a8:	4602      	mov	r2, r0
 80030aa:	460b      	mov	r3, r1
 80030ac:	4b60      	ldr	r3, [pc, #384]	@ (8003230 <UART_SetConfig+0x4e4>)
 80030ae:	fba3 2302 	umull	r2, r3, r3, r2
 80030b2:	095b      	lsrs	r3, r3, #5
 80030b4:	011c      	lsls	r4, r3, #4
 80030b6:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80030ba:	2200      	movs	r2, #0
 80030bc:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 80030c0:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 80030c4:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 80030c8:	4642      	mov	r2, r8
 80030ca:	464b      	mov	r3, r9
 80030cc:	1891      	adds	r1, r2, r2
 80030ce:	61b9      	str	r1, [r7, #24]
 80030d0:	415b      	adcs	r3, r3
 80030d2:	61fb      	str	r3, [r7, #28]
 80030d4:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80030d8:	4641      	mov	r1, r8
 80030da:	1851      	adds	r1, r2, r1
 80030dc:	6139      	str	r1, [r7, #16]
 80030de:	4649      	mov	r1, r9
 80030e0:	414b      	adcs	r3, r1
 80030e2:	617b      	str	r3, [r7, #20]
 80030e4:	f04f 0200 	mov.w	r2, #0
 80030e8:	f04f 0300 	mov.w	r3, #0
 80030ec:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 80030f0:	4659      	mov	r1, fp
 80030f2:	00cb      	lsls	r3, r1, #3
 80030f4:	4651      	mov	r1, sl
 80030f6:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80030fa:	4651      	mov	r1, sl
 80030fc:	00ca      	lsls	r2, r1, #3
 80030fe:	4610      	mov	r0, r2
 8003100:	4619      	mov	r1, r3
 8003102:	4603      	mov	r3, r0
 8003104:	4642      	mov	r2, r8
 8003106:	189b      	adds	r3, r3, r2
 8003108:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800310c:	464b      	mov	r3, r9
 800310e:	460a      	mov	r2, r1
 8003110:	eb42 0303 	adc.w	r3, r2, r3
 8003114:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8003118:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800311c:	685b      	ldr	r3, [r3, #4]
 800311e:	2200      	movs	r2, #0
 8003120:	67bb      	str	r3, [r7, #120]	@ 0x78
 8003122:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8003124:	f04f 0200 	mov.w	r2, #0
 8003128:	f04f 0300 	mov.w	r3, #0
 800312c:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 8003130:	4649      	mov	r1, r9
 8003132:	008b      	lsls	r3, r1, #2
 8003134:	4641      	mov	r1, r8
 8003136:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800313a:	4641      	mov	r1, r8
 800313c:	008a      	lsls	r2, r1, #2
 800313e:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 8003142:	f7fd f8a5 	bl	8000290 <__aeabi_uldivmod>
 8003146:	4602      	mov	r2, r0
 8003148:	460b      	mov	r3, r1
 800314a:	4611      	mov	r1, r2
 800314c:	4b38      	ldr	r3, [pc, #224]	@ (8003230 <UART_SetConfig+0x4e4>)
 800314e:	fba3 2301 	umull	r2, r3, r3, r1
 8003152:	095b      	lsrs	r3, r3, #5
 8003154:	2264      	movs	r2, #100	@ 0x64
 8003156:	fb02 f303 	mul.w	r3, r2, r3
 800315a:	1acb      	subs	r3, r1, r3
 800315c:	011b      	lsls	r3, r3, #4
 800315e:	3332      	adds	r3, #50	@ 0x32
 8003160:	4a33      	ldr	r2, [pc, #204]	@ (8003230 <UART_SetConfig+0x4e4>)
 8003162:	fba2 2303 	umull	r2, r3, r2, r3
 8003166:	095b      	lsrs	r3, r3, #5
 8003168:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800316c:	441c      	add	r4, r3
 800316e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8003172:	2200      	movs	r2, #0
 8003174:	673b      	str	r3, [r7, #112]	@ 0x70
 8003176:	677a      	str	r2, [r7, #116]	@ 0x74
 8003178:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 800317c:	4642      	mov	r2, r8
 800317e:	464b      	mov	r3, r9
 8003180:	1891      	adds	r1, r2, r2
 8003182:	60b9      	str	r1, [r7, #8]
 8003184:	415b      	adcs	r3, r3
 8003186:	60fb      	str	r3, [r7, #12]
 8003188:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800318c:	4641      	mov	r1, r8
 800318e:	1851      	adds	r1, r2, r1
 8003190:	6039      	str	r1, [r7, #0]
 8003192:	4649      	mov	r1, r9
 8003194:	414b      	adcs	r3, r1
 8003196:	607b      	str	r3, [r7, #4]
 8003198:	f04f 0200 	mov.w	r2, #0
 800319c:	f04f 0300 	mov.w	r3, #0
 80031a0:	e9d7 ab00 	ldrd	sl, fp, [r7]
 80031a4:	4659      	mov	r1, fp
 80031a6:	00cb      	lsls	r3, r1, #3
 80031a8:	4651      	mov	r1, sl
 80031aa:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80031ae:	4651      	mov	r1, sl
 80031b0:	00ca      	lsls	r2, r1, #3
 80031b2:	4610      	mov	r0, r2
 80031b4:	4619      	mov	r1, r3
 80031b6:	4603      	mov	r3, r0
 80031b8:	4642      	mov	r2, r8
 80031ba:	189b      	adds	r3, r3, r2
 80031bc:	66bb      	str	r3, [r7, #104]	@ 0x68
 80031be:	464b      	mov	r3, r9
 80031c0:	460a      	mov	r2, r1
 80031c2:	eb42 0303 	adc.w	r3, r2, r3
 80031c6:	66fb      	str	r3, [r7, #108]	@ 0x6c
 80031c8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80031cc:	685b      	ldr	r3, [r3, #4]
 80031ce:	2200      	movs	r2, #0
 80031d0:	663b      	str	r3, [r7, #96]	@ 0x60
 80031d2:	667a      	str	r2, [r7, #100]	@ 0x64
 80031d4:	f04f 0200 	mov.w	r2, #0
 80031d8:	f04f 0300 	mov.w	r3, #0
 80031dc:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 80031e0:	4649      	mov	r1, r9
 80031e2:	008b      	lsls	r3, r1, #2
 80031e4:	4641      	mov	r1, r8
 80031e6:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80031ea:	4641      	mov	r1, r8
 80031ec:	008a      	lsls	r2, r1, #2
 80031ee:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 80031f2:	f7fd f84d 	bl	8000290 <__aeabi_uldivmod>
 80031f6:	4602      	mov	r2, r0
 80031f8:	460b      	mov	r3, r1
 80031fa:	4b0d      	ldr	r3, [pc, #52]	@ (8003230 <UART_SetConfig+0x4e4>)
 80031fc:	fba3 1302 	umull	r1, r3, r3, r2
 8003200:	095b      	lsrs	r3, r3, #5
 8003202:	2164      	movs	r1, #100	@ 0x64
 8003204:	fb01 f303 	mul.w	r3, r1, r3
 8003208:	1ad3      	subs	r3, r2, r3
 800320a:	011b      	lsls	r3, r3, #4
 800320c:	3332      	adds	r3, #50	@ 0x32
 800320e:	4a08      	ldr	r2, [pc, #32]	@ (8003230 <UART_SetConfig+0x4e4>)
 8003210:	fba2 2303 	umull	r2, r3, r2, r3
 8003214:	095b      	lsrs	r3, r3, #5
 8003216:	f003 020f 	and.w	r2, r3, #15
 800321a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800321e:	681b      	ldr	r3, [r3, #0]
 8003220:	4422      	add	r2, r4
 8003222:	609a      	str	r2, [r3, #8]
}
 8003224:	bf00      	nop
 8003226:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 800322a:	46bd      	mov	sp, r7
 800322c:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8003230:	51eb851f 	.word	0x51eb851f

08003234 <sbrk_aligned>:
 8003234:	b570      	push	{r4, r5, r6, lr}
 8003236:	4e0f      	ldr	r6, [pc, #60]	@ (8003274 <sbrk_aligned+0x40>)
 8003238:	460c      	mov	r4, r1
 800323a:	6831      	ldr	r1, [r6, #0]
 800323c:	4605      	mov	r5, r0
 800323e:	b911      	cbnz	r1, 8003246 <sbrk_aligned+0x12>
 8003240:	f000 f8e2 	bl	8003408 <_sbrk_r>
 8003244:	6030      	str	r0, [r6, #0]
 8003246:	4621      	mov	r1, r4
 8003248:	4628      	mov	r0, r5
 800324a:	f000 f8dd 	bl	8003408 <_sbrk_r>
 800324e:	1c43      	adds	r3, r0, #1
 8003250:	d103      	bne.n	800325a <sbrk_aligned+0x26>
 8003252:	f04f 34ff 	mov.w	r4, #4294967295
 8003256:	4620      	mov	r0, r4
 8003258:	bd70      	pop	{r4, r5, r6, pc}
 800325a:	1cc4      	adds	r4, r0, #3
 800325c:	f024 0403 	bic.w	r4, r4, #3
 8003260:	42a0      	cmp	r0, r4
 8003262:	d0f8      	beq.n	8003256 <sbrk_aligned+0x22>
 8003264:	1a21      	subs	r1, r4, r0
 8003266:	4628      	mov	r0, r5
 8003268:	f000 f8ce 	bl	8003408 <_sbrk_r>
 800326c:	3001      	adds	r0, #1
 800326e:	d1f2      	bne.n	8003256 <sbrk_aligned+0x22>
 8003270:	e7ef      	b.n	8003252 <sbrk_aligned+0x1e>
 8003272:	bf00      	nop
 8003274:	20000144 	.word	0x20000144

08003278 <_malloc_r>:
 8003278:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800327c:	1ccd      	adds	r5, r1, #3
 800327e:	f025 0503 	bic.w	r5, r5, #3
 8003282:	3508      	adds	r5, #8
 8003284:	2d0c      	cmp	r5, #12
 8003286:	bf38      	it	cc
 8003288:	250c      	movcc	r5, #12
 800328a:	2d00      	cmp	r5, #0
 800328c:	4606      	mov	r6, r0
 800328e:	db01      	blt.n	8003294 <_malloc_r+0x1c>
 8003290:	42a9      	cmp	r1, r5
 8003292:	d904      	bls.n	800329e <_malloc_r+0x26>
 8003294:	230c      	movs	r3, #12
 8003296:	6033      	str	r3, [r6, #0]
 8003298:	2000      	movs	r0, #0
 800329a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800329e:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8003374 <_malloc_r+0xfc>
 80032a2:	f000 f869 	bl	8003378 <__malloc_lock>
 80032a6:	f8d8 3000 	ldr.w	r3, [r8]
 80032aa:	461c      	mov	r4, r3
 80032ac:	bb44      	cbnz	r4, 8003300 <_malloc_r+0x88>
 80032ae:	4629      	mov	r1, r5
 80032b0:	4630      	mov	r0, r6
 80032b2:	f7ff ffbf 	bl	8003234 <sbrk_aligned>
 80032b6:	1c43      	adds	r3, r0, #1
 80032b8:	4604      	mov	r4, r0
 80032ba:	d158      	bne.n	800336e <_malloc_r+0xf6>
 80032bc:	f8d8 4000 	ldr.w	r4, [r8]
 80032c0:	4627      	mov	r7, r4
 80032c2:	2f00      	cmp	r7, #0
 80032c4:	d143      	bne.n	800334e <_malloc_r+0xd6>
 80032c6:	2c00      	cmp	r4, #0
 80032c8:	d04b      	beq.n	8003362 <_malloc_r+0xea>
 80032ca:	6823      	ldr	r3, [r4, #0]
 80032cc:	4639      	mov	r1, r7
 80032ce:	4630      	mov	r0, r6
 80032d0:	eb04 0903 	add.w	r9, r4, r3
 80032d4:	f000 f898 	bl	8003408 <_sbrk_r>
 80032d8:	4581      	cmp	r9, r0
 80032da:	d142      	bne.n	8003362 <_malloc_r+0xea>
 80032dc:	6821      	ldr	r1, [r4, #0]
 80032de:	1a6d      	subs	r5, r5, r1
 80032e0:	4629      	mov	r1, r5
 80032e2:	4630      	mov	r0, r6
 80032e4:	f7ff ffa6 	bl	8003234 <sbrk_aligned>
 80032e8:	3001      	adds	r0, #1
 80032ea:	d03a      	beq.n	8003362 <_malloc_r+0xea>
 80032ec:	6823      	ldr	r3, [r4, #0]
 80032ee:	442b      	add	r3, r5
 80032f0:	6023      	str	r3, [r4, #0]
 80032f2:	f8d8 3000 	ldr.w	r3, [r8]
 80032f6:	685a      	ldr	r2, [r3, #4]
 80032f8:	bb62      	cbnz	r2, 8003354 <_malloc_r+0xdc>
 80032fa:	f8c8 7000 	str.w	r7, [r8]
 80032fe:	e00f      	b.n	8003320 <_malloc_r+0xa8>
 8003300:	6822      	ldr	r2, [r4, #0]
 8003302:	1b52      	subs	r2, r2, r5
 8003304:	d420      	bmi.n	8003348 <_malloc_r+0xd0>
 8003306:	2a0b      	cmp	r2, #11
 8003308:	d917      	bls.n	800333a <_malloc_r+0xc2>
 800330a:	1961      	adds	r1, r4, r5
 800330c:	42a3      	cmp	r3, r4
 800330e:	6025      	str	r5, [r4, #0]
 8003310:	bf18      	it	ne
 8003312:	6059      	strne	r1, [r3, #4]
 8003314:	6863      	ldr	r3, [r4, #4]
 8003316:	bf08      	it	eq
 8003318:	f8c8 1000 	streq.w	r1, [r8]
 800331c:	5162      	str	r2, [r4, r5]
 800331e:	604b      	str	r3, [r1, #4]
 8003320:	4630      	mov	r0, r6
 8003322:	f000 f82f 	bl	8003384 <__malloc_unlock>
 8003326:	f104 000b 	add.w	r0, r4, #11
 800332a:	1d23      	adds	r3, r4, #4
 800332c:	f020 0007 	bic.w	r0, r0, #7
 8003330:	1ac2      	subs	r2, r0, r3
 8003332:	bf1c      	itt	ne
 8003334:	1a1b      	subne	r3, r3, r0
 8003336:	50a3      	strne	r3, [r4, r2]
 8003338:	e7af      	b.n	800329a <_malloc_r+0x22>
 800333a:	6862      	ldr	r2, [r4, #4]
 800333c:	42a3      	cmp	r3, r4
 800333e:	bf0c      	ite	eq
 8003340:	f8c8 2000 	streq.w	r2, [r8]
 8003344:	605a      	strne	r2, [r3, #4]
 8003346:	e7eb      	b.n	8003320 <_malloc_r+0xa8>
 8003348:	4623      	mov	r3, r4
 800334a:	6864      	ldr	r4, [r4, #4]
 800334c:	e7ae      	b.n	80032ac <_malloc_r+0x34>
 800334e:	463c      	mov	r4, r7
 8003350:	687f      	ldr	r7, [r7, #4]
 8003352:	e7b6      	b.n	80032c2 <_malloc_r+0x4a>
 8003354:	461a      	mov	r2, r3
 8003356:	685b      	ldr	r3, [r3, #4]
 8003358:	42a3      	cmp	r3, r4
 800335a:	d1fb      	bne.n	8003354 <_malloc_r+0xdc>
 800335c:	2300      	movs	r3, #0
 800335e:	6053      	str	r3, [r2, #4]
 8003360:	e7de      	b.n	8003320 <_malloc_r+0xa8>
 8003362:	230c      	movs	r3, #12
 8003364:	6033      	str	r3, [r6, #0]
 8003366:	4630      	mov	r0, r6
 8003368:	f000 f80c 	bl	8003384 <__malloc_unlock>
 800336c:	e794      	b.n	8003298 <_malloc_r+0x20>
 800336e:	6005      	str	r5, [r0, #0]
 8003370:	e7d6      	b.n	8003320 <_malloc_r+0xa8>
 8003372:	bf00      	nop
 8003374:	20000148 	.word	0x20000148

08003378 <__malloc_lock>:
 8003378:	4801      	ldr	r0, [pc, #4]	@ (8003380 <__malloc_lock+0x8>)
 800337a:	f000 b87f 	b.w	800347c <__retarget_lock_acquire_recursive>
 800337e:	bf00      	nop
 8003380:	20000288 	.word	0x20000288

08003384 <__malloc_unlock>:
 8003384:	4801      	ldr	r0, [pc, #4]	@ (800338c <__malloc_unlock+0x8>)
 8003386:	f000 b87a 	b.w	800347e <__retarget_lock_release_recursive>
 800338a:	bf00      	nop
 800338c:	20000288 	.word	0x20000288

08003390 <_vsiprintf_r>:
 8003390:	b500      	push	{lr}
 8003392:	b09b      	sub	sp, #108	@ 0x6c
 8003394:	9100      	str	r1, [sp, #0]
 8003396:	9104      	str	r1, [sp, #16]
 8003398:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 800339c:	9105      	str	r1, [sp, #20]
 800339e:	9102      	str	r1, [sp, #8]
 80033a0:	4905      	ldr	r1, [pc, #20]	@ (80033b8 <_vsiprintf_r+0x28>)
 80033a2:	9103      	str	r1, [sp, #12]
 80033a4:	4669      	mov	r1, sp
 80033a6:	f000 f927 	bl	80035f8 <_svfiprintf_r>
 80033aa:	9b00      	ldr	r3, [sp, #0]
 80033ac:	2200      	movs	r2, #0
 80033ae:	701a      	strb	r2, [r3, #0]
 80033b0:	b01b      	add	sp, #108	@ 0x6c
 80033b2:	f85d fb04 	ldr.w	pc, [sp], #4
 80033b6:	bf00      	nop
 80033b8:	ffff0208 	.word	0xffff0208

080033bc <vsiprintf>:
 80033bc:	4613      	mov	r3, r2
 80033be:	460a      	mov	r2, r1
 80033c0:	4601      	mov	r1, r0
 80033c2:	4802      	ldr	r0, [pc, #8]	@ (80033cc <vsiprintf+0x10>)
 80033c4:	6800      	ldr	r0, [r0, #0]
 80033c6:	f7ff bfe3 	b.w	8003390 <_vsiprintf_r>
 80033ca:	bf00      	nop
 80033cc:	20000040 	.word	0x20000040

080033d0 <memset>:
 80033d0:	4402      	add	r2, r0
 80033d2:	4603      	mov	r3, r0
 80033d4:	4293      	cmp	r3, r2
 80033d6:	d100      	bne.n	80033da <memset+0xa>
 80033d8:	4770      	bx	lr
 80033da:	f803 1b01 	strb.w	r1, [r3], #1
 80033de:	e7f9      	b.n	80033d4 <memset+0x4>

080033e0 <strncpy>:
 80033e0:	b510      	push	{r4, lr}
 80033e2:	3901      	subs	r1, #1
 80033e4:	4603      	mov	r3, r0
 80033e6:	b132      	cbz	r2, 80033f6 <strncpy+0x16>
 80033e8:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 80033ec:	f803 4b01 	strb.w	r4, [r3], #1
 80033f0:	3a01      	subs	r2, #1
 80033f2:	2c00      	cmp	r4, #0
 80033f4:	d1f7      	bne.n	80033e6 <strncpy+0x6>
 80033f6:	441a      	add	r2, r3
 80033f8:	2100      	movs	r1, #0
 80033fa:	4293      	cmp	r3, r2
 80033fc:	d100      	bne.n	8003400 <strncpy+0x20>
 80033fe:	bd10      	pop	{r4, pc}
 8003400:	f803 1b01 	strb.w	r1, [r3], #1
 8003404:	e7f9      	b.n	80033fa <strncpy+0x1a>
	...

08003408 <_sbrk_r>:
 8003408:	b538      	push	{r3, r4, r5, lr}
 800340a:	4d06      	ldr	r5, [pc, #24]	@ (8003424 <_sbrk_r+0x1c>)
 800340c:	2300      	movs	r3, #0
 800340e:	4604      	mov	r4, r0
 8003410:	4608      	mov	r0, r1
 8003412:	602b      	str	r3, [r5, #0]
 8003414:	f7fd fe6a 	bl	80010ec <_sbrk>
 8003418:	1c43      	adds	r3, r0, #1
 800341a:	d102      	bne.n	8003422 <_sbrk_r+0x1a>
 800341c:	682b      	ldr	r3, [r5, #0]
 800341e:	b103      	cbz	r3, 8003422 <_sbrk_r+0x1a>
 8003420:	6023      	str	r3, [r4, #0]
 8003422:	bd38      	pop	{r3, r4, r5, pc}
 8003424:	20000284 	.word	0x20000284

08003428 <__errno>:
 8003428:	4b01      	ldr	r3, [pc, #4]	@ (8003430 <__errno+0x8>)
 800342a:	6818      	ldr	r0, [r3, #0]
 800342c:	4770      	bx	lr
 800342e:	bf00      	nop
 8003430:	20000040 	.word	0x20000040

08003434 <__libc_init_array>:
 8003434:	b570      	push	{r4, r5, r6, lr}
 8003436:	4d0d      	ldr	r5, [pc, #52]	@ (800346c <__libc_init_array+0x38>)
 8003438:	4c0d      	ldr	r4, [pc, #52]	@ (8003470 <__libc_init_array+0x3c>)
 800343a:	1b64      	subs	r4, r4, r5
 800343c:	10a4      	asrs	r4, r4, #2
 800343e:	2600      	movs	r6, #0
 8003440:	42a6      	cmp	r6, r4
 8003442:	d109      	bne.n	8003458 <__libc_init_array+0x24>
 8003444:	4d0b      	ldr	r5, [pc, #44]	@ (8003474 <__libc_init_array+0x40>)
 8003446:	4c0c      	ldr	r4, [pc, #48]	@ (8003478 <__libc_init_array+0x44>)
 8003448:	f000 fbb0 	bl	8003bac <_init>
 800344c:	1b64      	subs	r4, r4, r5
 800344e:	10a4      	asrs	r4, r4, #2
 8003450:	2600      	movs	r6, #0
 8003452:	42a6      	cmp	r6, r4
 8003454:	d105      	bne.n	8003462 <__libc_init_array+0x2e>
 8003456:	bd70      	pop	{r4, r5, r6, pc}
 8003458:	f855 3b04 	ldr.w	r3, [r5], #4
 800345c:	4798      	blx	r3
 800345e:	3601      	adds	r6, #1
 8003460:	e7ee      	b.n	8003440 <__libc_init_array+0xc>
 8003462:	f855 3b04 	ldr.w	r3, [r5], #4
 8003466:	4798      	blx	r3
 8003468:	3601      	adds	r6, #1
 800346a:	e7f2      	b.n	8003452 <__libc_init_array+0x1e>
 800346c:	08003e64 	.word	0x08003e64
 8003470:	08003e64 	.word	0x08003e64
 8003474:	08003e64 	.word	0x08003e64
 8003478:	08003e68 	.word	0x08003e68

0800347c <__retarget_lock_acquire_recursive>:
 800347c:	4770      	bx	lr

0800347e <__retarget_lock_release_recursive>:
 800347e:	4770      	bx	lr

08003480 <strcpy>:
 8003480:	4603      	mov	r3, r0
 8003482:	f811 2b01 	ldrb.w	r2, [r1], #1
 8003486:	f803 2b01 	strb.w	r2, [r3], #1
 800348a:	2a00      	cmp	r2, #0
 800348c:	d1f9      	bne.n	8003482 <strcpy+0x2>
 800348e:	4770      	bx	lr

08003490 <memcpy>:
 8003490:	440a      	add	r2, r1
 8003492:	4291      	cmp	r1, r2
 8003494:	f100 33ff 	add.w	r3, r0, #4294967295
 8003498:	d100      	bne.n	800349c <memcpy+0xc>
 800349a:	4770      	bx	lr
 800349c:	b510      	push	{r4, lr}
 800349e:	f811 4b01 	ldrb.w	r4, [r1], #1
 80034a2:	f803 4f01 	strb.w	r4, [r3, #1]!
 80034a6:	4291      	cmp	r1, r2
 80034a8:	d1f9      	bne.n	800349e <memcpy+0xe>
 80034aa:	bd10      	pop	{r4, pc}

080034ac <_free_r>:
 80034ac:	b538      	push	{r3, r4, r5, lr}
 80034ae:	4605      	mov	r5, r0
 80034b0:	2900      	cmp	r1, #0
 80034b2:	d041      	beq.n	8003538 <_free_r+0x8c>
 80034b4:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80034b8:	1f0c      	subs	r4, r1, #4
 80034ba:	2b00      	cmp	r3, #0
 80034bc:	bfb8      	it	lt
 80034be:	18e4      	addlt	r4, r4, r3
 80034c0:	f7ff ff5a 	bl	8003378 <__malloc_lock>
 80034c4:	4a1d      	ldr	r2, [pc, #116]	@ (800353c <_free_r+0x90>)
 80034c6:	6813      	ldr	r3, [r2, #0]
 80034c8:	b933      	cbnz	r3, 80034d8 <_free_r+0x2c>
 80034ca:	6063      	str	r3, [r4, #4]
 80034cc:	6014      	str	r4, [r2, #0]
 80034ce:	4628      	mov	r0, r5
 80034d0:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80034d4:	f7ff bf56 	b.w	8003384 <__malloc_unlock>
 80034d8:	42a3      	cmp	r3, r4
 80034da:	d908      	bls.n	80034ee <_free_r+0x42>
 80034dc:	6820      	ldr	r0, [r4, #0]
 80034de:	1821      	adds	r1, r4, r0
 80034e0:	428b      	cmp	r3, r1
 80034e2:	bf01      	itttt	eq
 80034e4:	6819      	ldreq	r1, [r3, #0]
 80034e6:	685b      	ldreq	r3, [r3, #4]
 80034e8:	1809      	addeq	r1, r1, r0
 80034ea:	6021      	streq	r1, [r4, #0]
 80034ec:	e7ed      	b.n	80034ca <_free_r+0x1e>
 80034ee:	461a      	mov	r2, r3
 80034f0:	685b      	ldr	r3, [r3, #4]
 80034f2:	b10b      	cbz	r3, 80034f8 <_free_r+0x4c>
 80034f4:	42a3      	cmp	r3, r4
 80034f6:	d9fa      	bls.n	80034ee <_free_r+0x42>
 80034f8:	6811      	ldr	r1, [r2, #0]
 80034fa:	1850      	adds	r0, r2, r1
 80034fc:	42a0      	cmp	r0, r4
 80034fe:	d10b      	bne.n	8003518 <_free_r+0x6c>
 8003500:	6820      	ldr	r0, [r4, #0]
 8003502:	4401      	add	r1, r0
 8003504:	1850      	adds	r0, r2, r1
 8003506:	4283      	cmp	r3, r0
 8003508:	6011      	str	r1, [r2, #0]
 800350a:	d1e0      	bne.n	80034ce <_free_r+0x22>
 800350c:	6818      	ldr	r0, [r3, #0]
 800350e:	685b      	ldr	r3, [r3, #4]
 8003510:	6053      	str	r3, [r2, #4]
 8003512:	4408      	add	r0, r1
 8003514:	6010      	str	r0, [r2, #0]
 8003516:	e7da      	b.n	80034ce <_free_r+0x22>
 8003518:	d902      	bls.n	8003520 <_free_r+0x74>
 800351a:	230c      	movs	r3, #12
 800351c:	602b      	str	r3, [r5, #0]
 800351e:	e7d6      	b.n	80034ce <_free_r+0x22>
 8003520:	6820      	ldr	r0, [r4, #0]
 8003522:	1821      	adds	r1, r4, r0
 8003524:	428b      	cmp	r3, r1
 8003526:	bf04      	itt	eq
 8003528:	6819      	ldreq	r1, [r3, #0]
 800352a:	685b      	ldreq	r3, [r3, #4]
 800352c:	6063      	str	r3, [r4, #4]
 800352e:	bf04      	itt	eq
 8003530:	1809      	addeq	r1, r1, r0
 8003532:	6021      	streq	r1, [r4, #0]
 8003534:	6054      	str	r4, [r2, #4]
 8003536:	e7ca      	b.n	80034ce <_free_r+0x22>
 8003538:	bd38      	pop	{r3, r4, r5, pc}
 800353a:	bf00      	nop
 800353c:	20000148 	.word	0x20000148

08003540 <__ssputs_r>:
 8003540:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8003544:	688e      	ldr	r6, [r1, #8]
 8003546:	461f      	mov	r7, r3
 8003548:	42be      	cmp	r6, r7
 800354a:	680b      	ldr	r3, [r1, #0]
 800354c:	4682      	mov	sl, r0
 800354e:	460c      	mov	r4, r1
 8003550:	4690      	mov	r8, r2
 8003552:	d82d      	bhi.n	80035b0 <__ssputs_r+0x70>
 8003554:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8003558:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 800355c:	d026      	beq.n	80035ac <__ssputs_r+0x6c>
 800355e:	6965      	ldr	r5, [r4, #20]
 8003560:	6909      	ldr	r1, [r1, #16]
 8003562:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8003566:	eba3 0901 	sub.w	r9, r3, r1
 800356a:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800356e:	1c7b      	adds	r3, r7, #1
 8003570:	444b      	add	r3, r9
 8003572:	106d      	asrs	r5, r5, #1
 8003574:	429d      	cmp	r5, r3
 8003576:	bf38      	it	cc
 8003578:	461d      	movcc	r5, r3
 800357a:	0553      	lsls	r3, r2, #21
 800357c:	d527      	bpl.n	80035ce <__ssputs_r+0x8e>
 800357e:	4629      	mov	r1, r5
 8003580:	f7ff fe7a 	bl	8003278 <_malloc_r>
 8003584:	4606      	mov	r6, r0
 8003586:	b360      	cbz	r0, 80035e2 <__ssputs_r+0xa2>
 8003588:	6921      	ldr	r1, [r4, #16]
 800358a:	464a      	mov	r2, r9
 800358c:	f7ff ff80 	bl	8003490 <memcpy>
 8003590:	89a3      	ldrh	r3, [r4, #12]
 8003592:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8003596:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800359a:	81a3      	strh	r3, [r4, #12]
 800359c:	6126      	str	r6, [r4, #16]
 800359e:	6165      	str	r5, [r4, #20]
 80035a0:	444e      	add	r6, r9
 80035a2:	eba5 0509 	sub.w	r5, r5, r9
 80035a6:	6026      	str	r6, [r4, #0]
 80035a8:	60a5      	str	r5, [r4, #8]
 80035aa:	463e      	mov	r6, r7
 80035ac:	42be      	cmp	r6, r7
 80035ae:	d900      	bls.n	80035b2 <__ssputs_r+0x72>
 80035b0:	463e      	mov	r6, r7
 80035b2:	6820      	ldr	r0, [r4, #0]
 80035b4:	4632      	mov	r2, r6
 80035b6:	4641      	mov	r1, r8
 80035b8:	f000 faa8 	bl	8003b0c <memmove>
 80035bc:	68a3      	ldr	r3, [r4, #8]
 80035be:	1b9b      	subs	r3, r3, r6
 80035c0:	60a3      	str	r3, [r4, #8]
 80035c2:	6823      	ldr	r3, [r4, #0]
 80035c4:	4433      	add	r3, r6
 80035c6:	6023      	str	r3, [r4, #0]
 80035c8:	2000      	movs	r0, #0
 80035ca:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80035ce:	462a      	mov	r2, r5
 80035d0:	f000 fab6 	bl	8003b40 <_realloc_r>
 80035d4:	4606      	mov	r6, r0
 80035d6:	2800      	cmp	r0, #0
 80035d8:	d1e0      	bne.n	800359c <__ssputs_r+0x5c>
 80035da:	6921      	ldr	r1, [r4, #16]
 80035dc:	4650      	mov	r0, sl
 80035de:	f7ff ff65 	bl	80034ac <_free_r>
 80035e2:	230c      	movs	r3, #12
 80035e4:	f8ca 3000 	str.w	r3, [sl]
 80035e8:	89a3      	ldrh	r3, [r4, #12]
 80035ea:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80035ee:	81a3      	strh	r3, [r4, #12]
 80035f0:	f04f 30ff 	mov.w	r0, #4294967295
 80035f4:	e7e9      	b.n	80035ca <__ssputs_r+0x8a>
	...

080035f8 <_svfiprintf_r>:
 80035f8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80035fc:	4698      	mov	r8, r3
 80035fe:	898b      	ldrh	r3, [r1, #12]
 8003600:	061b      	lsls	r3, r3, #24
 8003602:	b09d      	sub	sp, #116	@ 0x74
 8003604:	4607      	mov	r7, r0
 8003606:	460d      	mov	r5, r1
 8003608:	4614      	mov	r4, r2
 800360a:	d510      	bpl.n	800362e <_svfiprintf_r+0x36>
 800360c:	690b      	ldr	r3, [r1, #16]
 800360e:	b973      	cbnz	r3, 800362e <_svfiprintf_r+0x36>
 8003610:	2140      	movs	r1, #64	@ 0x40
 8003612:	f7ff fe31 	bl	8003278 <_malloc_r>
 8003616:	6028      	str	r0, [r5, #0]
 8003618:	6128      	str	r0, [r5, #16]
 800361a:	b930      	cbnz	r0, 800362a <_svfiprintf_r+0x32>
 800361c:	230c      	movs	r3, #12
 800361e:	603b      	str	r3, [r7, #0]
 8003620:	f04f 30ff 	mov.w	r0, #4294967295
 8003624:	b01d      	add	sp, #116	@ 0x74
 8003626:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800362a:	2340      	movs	r3, #64	@ 0x40
 800362c:	616b      	str	r3, [r5, #20]
 800362e:	2300      	movs	r3, #0
 8003630:	9309      	str	r3, [sp, #36]	@ 0x24
 8003632:	2320      	movs	r3, #32
 8003634:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8003638:	f8cd 800c 	str.w	r8, [sp, #12]
 800363c:	2330      	movs	r3, #48	@ 0x30
 800363e:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 80037dc <_svfiprintf_r+0x1e4>
 8003642:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8003646:	f04f 0901 	mov.w	r9, #1
 800364a:	4623      	mov	r3, r4
 800364c:	469a      	mov	sl, r3
 800364e:	f813 2b01 	ldrb.w	r2, [r3], #1
 8003652:	b10a      	cbz	r2, 8003658 <_svfiprintf_r+0x60>
 8003654:	2a25      	cmp	r2, #37	@ 0x25
 8003656:	d1f9      	bne.n	800364c <_svfiprintf_r+0x54>
 8003658:	ebba 0b04 	subs.w	fp, sl, r4
 800365c:	d00b      	beq.n	8003676 <_svfiprintf_r+0x7e>
 800365e:	465b      	mov	r3, fp
 8003660:	4622      	mov	r2, r4
 8003662:	4629      	mov	r1, r5
 8003664:	4638      	mov	r0, r7
 8003666:	f7ff ff6b 	bl	8003540 <__ssputs_r>
 800366a:	3001      	adds	r0, #1
 800366c:	f000 80a7 	beq.w	80037be <_svfiprintf_r+0x1c6>
 8003670:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8003672:	445a      	add	r2, fp
 8003674:	9209      	str	r2, [sp, #36]	@ 0x24
 8003676:	f89a 3000 	ldrb.w	r3, [sl]
 800367a:	2b00      	cmp	r3, #0
 800367c:	f000 809f 	beq.w	80037be <_svfiprintf_r+0x1c6>
 8003680:	2300      	movs	r3, #0
 8003682:	f04f 32ff 	mov.w	r2, #4294967295
 8003686:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800368a:	f10a 0a01 	add.w	sl, sl, #1
 800368e:	9304      	str	r3, [sp, #16]
 8003690:	9307      	str	r3, [sp, #28]
 8003692:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8003696:	931a      	str	r3, [sp, #104]	@ 0x68
 8003698:	4654      	mov	r4, sl
 800369a:	2205      	movs	r2, #5
 800369c:	f814 1b01 	ldrb.w	r1, [r4], #1
 80036a0:	484e      	ldr	r0, [pc, #312]	@ (80037dc <_svfiprintf_r+0x1e4>)
 80036a2:	f7fc fda5 	bl	80001f0 <memchr>
 80036a6:	9a04      	ldr	r2, [sp, #16]
 80036a8:	b9d8      	cbnz	r0, 80036e2 <_svfiprintf_r+0xea>
 80036aa:	06d0      	lsls	r0, r2, #27
 80036ac:	bf44      	itt	mi
 80036ae:	2320      	movmi	r3, #32
 80036b0:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80036b4:	0711      	lsls	r1, r2, #28
 80036b6:	bf44      	itt	mi
 80036b8:	232b      	movmi	r3, #43	@ 0x2b
 80036ba:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80036be:	f89a 3000 	ldrb.w	r3, [sl]
 80036c2:	2b2a      	cmp	r3, #42	@ 0x2a
 80036c4:	d015      	beq.n	80036f2 <_svfiprintf_r+0xfa>
 80036c6:	9a07      	ldr	r2, [sp, #28]
 80036c8:	4654      	mov	r4, sl
 80036ca:	2000      	movs	r0, #0
 80036cc:	f04f 0c0a 	mov.w	ip, #10
 80036d0:	4621      	mov	r1, r4
 80036d2:	f811 3b01 	ldrb.w	r3, [r1], #1
 80036d6:	3b30      	subs	r3, #48	@ 0x30
 80036d8:	2b09      	cmp	r3, #9
 80036da:	d94b      	bls.n	8003774 <_svfiprintf_r+0x17c>
 80036dc:	b1b0      	cbz	r0, 800370c <_svfiprintf_r+0x114>
 80036de:	9207      	str	r2, [sp, #28]
 80036e0:	e014      	b.n	800370c <_svfiprintf_r+0x114>
 80036e2:	eba0 0308 	sub.w	r3, r0, r8
 80036e6:	fa09 f303 	lsl.w	r3, r9, r3
 80036ea:	4313      	orrs	r3, r2
 80036ec:	9304      	str	r3, [sp, #16]
 80036ee:	46a2      	mov	sl, r4
 80036f0:	e7d2      	b.n	8003698 <_svfiprintf_r+0xa0>
 80036f2:	9b03      	ldr	r3, [sp, #12]
 80036f4:	1d19      	adds	r1, r3, #4
 80036f6:	681b      	ldr	r3, [r3, #0]
 80036f8:	9103      	str	r1, [sp, #12]
 80036fa:	2b00      	cmp	r3, #0
 80036fc:	bfbb      	ittet	lt
 80036fe:	425b      	neglt	r3, r3
 8003700:	f042 0202 	orrlt.w	r2, r2, #2
 8003704:	9307      	strge	r3, [sp, #28]
 8003706:	9307      	strlt	r3, [sp, #28]
 8003708:	bfb8      	it	lt
 800370a:	9204      	strlt	r2, [sp, #16]
 800370c:	7823      	ldrb	r3, [r4, #0]
 800370e:	2b2e      	cmp	r3, #46	@ 0x2e
 8003710:	d10a      	bne.n	8003728 <_svfiprintf_r+0x130>
 8003712:	7863      	ldrb	r3, [r4, #1]
 8003714:	2b2a      	cmp	r3, #42	@ 0x2a
 8003716:	d132      	bne.n	800377e <_svfiprintf_r+0x186>
 8003718:	9b03      	ldr	r3, [sp, #12]
 800371a:	1d1a      	adds	r2, r3, #4
 800371c:	681b      	ldr	r3, [r3, #0]
 800371e:	9203      	str	r2, [sp, #12]
 8003720:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8003724:	3402      	adds	r4, #2
 8003726:	9305      	str	r3, [sp, #20]
 8003728:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 80037ec <_svfiprintf_r+0x1f4>
 800372c:	7821      	ldrb	r1, [r4, #0]
 800372e:	2203      	movs	r2, #3
 8003730:	4650      	mov	r0, sl
 8003732:	f7fc fd5d 	bl	80001f0 <memchr>
 8003736:	b138      	cbz	r0, 8003748 <_svfiprintf_r+0x150>
 8003738:	9b04      	ldr	r3, [sp, #16]
 800373a:	eba0 000a 	sub.w	r0, r0, sl
 800373e:	2240      	movs	r2, #64	@ 0x40
 8003740:	4082      	lsls	r2, r0
 8003742:	4313      	orrs	r3, r2
 8003744:	3401      	adds	r4, #1
 8003746:	9304      	str	r3, [sp, #16]
 8003748:	f814 1b01 	ldrb.w	r1, [r4], #1
 800374c:	4824      	ldr	r0, [pc, #144]	@ (80037e0 <_svfiprintf_r+0x1e8>)
 800374e:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8003752:	2206      	movs	r2, #6
 8003754:	f7fc fd4c 	bl	80001f0 <memchr>
 8003758:	2800      	cmp	r0, #0
 800375a:	d036      	beq.n	80037ca <_svfiprintf_r+0x1d2>
 800375c:	4b21      	ldr	r3, [pc, #132]	@ (80037e4 <_svfiprintf_r+0x1ec>)
 800375e:	bb1b      	cbnz	r3, 80037a8 <_svfiprintf_r+0x1b0>
 8003760:	9b03      	ldr	r3, [sp, #12]
 8003762:	3307      	adds	r3, #7
 8003764:	f023 0307 	bic.w	r3, r3, #7
 8003768:	3308      	adds	r3, #8
 800376a:	9303      	str	r3, [sp, #12]
 800376c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800376e:	4433      	add	r3, r6
 8003770:	9309      	str	r3, [sp, #36]	@ 0x24
 8003772:	e76a      	b.n	800364a <_svfiprintf_r+0x52>
 8003774:	fb0c 3202 	mla	r2, ip, r2, r3
 8003778:	460c      	mov	r4, r1
 800377a:	2001      	movs	r0, #1
 800377c:	e7a8      	b.n	80036d0 <_svfiprintf_r+0xd8>
 800377e:	2300      	movs	r3, #0
 8003780:	3401      	adds	r4, #1
 8003782:	9305      	str	r3, [sp, #20]
 8003784:	4619      	mov	r1, r3
 8003786:	f04f 0c0a 	mov.w	ip, #10
 800378a:	4620      	mov	r0, r4
 800378c:	f810 2b01 	ldrb.w	r2, [r0], #1
 8003790:	3a30      	subs	r2, #48	@ 0x30
 8003792:	2a09      	cmp	r2, #9
 8003794:	d903      	bls.n	800379e <_svfiprintf_r+0x1a6>
 8003796:	2b00      	cmp	r3, #0
 8003798:	d0c6      	beq.n	8003728 <_svfiprintf_r+0x130>
 800379a:	9105      	str	r1, [sp, #20]
 800379c:	e7c4      	b.n	8003728 <_svfiprintf_r+0x130>
 800379e:	fb0c 2101 	mla	r1, ip, r1, r2
 80037a2:	4604      	mov	r4, r0
 80037a4:	2301      	movs	r3, #1
 80037a6:	e7f0      	b.n	800378a <_svfiprintf_r+0x192>
 80037a8:	ab03      	add	r3, sp, #12
 80037aa:	9300      	str	r3, [sp, #0]
 80037ac:	462a      	mov	r2, r5
 80037ae:	4b0e      	ldr	r3, [pc, #56]	@ (80037e8 <_svfiprintf_r+0x1f0>)
 80037b0:	a904      	add	r1, sp, #16
 80037b2:	4638      	mov	r0, r7
 80037b4:	f3af 8000 	nop.w
 80037b8:	1c42      	adds	r2, r0, #1
 80037ba:	4606      	mov	r6, r0
 80037bc:	d1d6      	bne.n	800376c <_svfiprintf_r+0x174>
 80037be:	89ab      	ldrh	r3, [r5, #12]
 80037c0:	065b      	lsls	r3, r3, #25
 80037c2:	f53f af2d 	bmi.w	8003620 <_svfiprintf_r+0x28>
 80037c6:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80037c8:	e72c      	b.n	8003624 <_svfiprintf_r+0x2c>
 80037ca:	ab03      	add	r3, sp, #12
 80037cc:	9300      	str	r3, [sp, #0]
 80037ce:	462a      	mov	r2, r5
 80037d0:	4b05      	ldr	r3, [pc, #20]	@ (80037e8 <_svfiprintf_r+0x1f0>)
 80037d2:	a904      	add	r1, sp, #16
 80037d4:	4638      	mov	r0, r7
 80037d6:	f000 f879 	bl	80038cc <_printf_i>
 80037da:	e7ed      	b.n	80037b8 <_svfiprintf_r+0x1c0>
 80037dc:	08003e28 	.word	0x08003e28
 80037e0:	08003e32 	.word	0x08003e32
 80037e4:	00000000 	.word	0x00000000
 80037e8:	08003541 	.word	0x08003541
 80037ec:	08003e2e 	.word	0x08003e2e

080037f0 <_printf_common>:
 80037f0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80037f4:	4616      	mov	r6, r2
 80037f6:	4698      	mov	r8, r3
 80037f8:	688a      	ldr	r2, [r1, #8]
 80037fa:	690b      	ldr	r3, [r1, #16]
 80037fc:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8003800:	4293      	cmp	r3, r2
 8003802:	bfb8      	it	lt
 8003804:	4613      	movlt	r3, r2
 8003806:	6033      	str	r3, [r6, #0]
 8003808:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800380c:	4607      	mov	r7, r0
 800380e:	460c      	mov	r4, r1
 8003810:	b10a      	cbz	r2, 8003816 <_printf_common+0x26>
 8003812:	3301      	adds	r3, #1
 8003814:	6033      	str	r3, [r6, #0]
 8003816:	6823      	ldr	r3, [r4, #0]
 8003818:	0699      	lsls	r1, r3, #26
 800381a:	bf42      	ittt	mi
 800381c:	6833      	ldrmi	r3, [r6, #0]
 800381e:	3302      	addmi	r3, #2
 8003820:	6033      	strmi	r3, [r6, #0]
 8003822:	6825      	ldr	r5, [r4, #0]
 8003824:	f015 0506 	ands.w	r5, r5, #6
 8003828:	d106      	bne.n	8003838 <_printf_common+0x48>
 800382a:	f104 0a19 	add.w	sl, r4, #25
 800382e:	68e3      	ldr	r3, [r4, #12]
 8003830:	6832      	ldr	r2, [r6, #0]
 8003832:	1a9b      	subs	r3, r3, r2
 8003834:	42ab      	cmp	r3, r5
 8003836:	dc26      	bgt.n	8003886 <_printf_common+0x96>
 8003838:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800383c:	6822      	ldr	r2, [r4, #0]
 800383e:	3b00      	subs	r3, #0
 8003840:	bf18      	it	ne
 8003842:	2301      	movne	r3, #1
 8003844:	0692      	lsls	r2, r2, #26
 8003846:	d42b      	bmi.n	80038a0 <_printf_common+0xb0>
 8003848:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800384c:	4641      	mov	r1, r8
 800384e:	4638      	mov	r0, r7
 8003850:	47c8      	blx	r9
 8003852:	3001      	adds	r0, #1
 8003854:	d01e      	beq.n	8003894 <_printf_common+0xa4>
 8003856:	6823      	ldr	r3, [r4, #0]
 8003858:	6922      	ldr	r2, [r4, #16]
 800385a:	f003 0306 	and.w	r3, r3, #6
 800385e:	2b04      	cmp	r3, #4
 8003860:	bf02      	ittt	eq
 8003862:	68e5      	ldreq	r5, [r4, #12]
 8003864:	6833      	ldreq	r3, [r6, #0]
 8003866:	1aed      	subeq	r5, r5, r3
 8003868:	68a3      	ldr	r3, [r4, #8]
 800386a:	bf0c      	ite	eq
 800386c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8003870:	2500      	movne	r5, #0
 8003872:	4293      	cmp	r3, r2
 8003874:	bfc4      	itt	gt
 8003876:	1a9b      	subgt	r3, r3, r2
 8003878:	18ed      	addgt	r5, r5, r3
 800387a:	2600      	movs	r6, #0
 800387c:	341a      	adds	r4, #26
 800387e:	42b5      	cmp	r5, r6
 8003880:	d11a      	bne.n	80038b8 <_printf_common+0xc8>
 8003882:	2000      	movs	r0, #0
 8003884:	e008      	b.n	8003898 <_printf_common+0xa8>
 8003886:	2301      	movs	r3, #1
 8003888:	4652      	mov	r2, sl
 800388a:	4641      	mov	r1, r8
 800388c:	4638      	mov	r0, r7
 800388e:	47c8      	blx	r9
 8003890:	3001      	adds	r0, #1
 8003892:	d103      	bne.n	800389c <_printf_common+0xac>
 8003894:	f04f 30ff 	mov.w	r0, #4294967295
 8003898:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800389c:	3501      	adds	r5, #1
 800389e:	e7c6      	b.n	800382e <_printf_common+0x3e>
 80038a0:	18e1      	adds	r1, r4, r3
 80038a2:	1c5a      	adds	r2, r3, #1
 80038a4:	2030      	movs	r0, #48	@ 0x30
 80038a6:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 80038aa:	4422      	add	r2, r4
 80038ac:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 80038b0:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 80038b4:	3302      	adds	r3, #2
 80038b6:	e7c7      	b.n	8003848 <_printf_common+0x58>
 80038b8:	2301      	movs	r3, #1
 80038ba:	4622      	mov	r2, r4
 80038bc:	4641      	mov	r1, r8
 80038be:	4638      	mov	r0, r7
 80038c0:	47c8      	blx	r9
 80038c2:	3001      	adds	r0, #1
 80038c4:	d0e6      	beq.n	8003894 <_printf_common+0xa4>
 80038c6:	3601      	adds	r6, #1
 80038c8:	e7d9      	b.n	800387e <_printf_common+0x8e>
	...

080038cc <_printf_i>:
 80038cc:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80038d0:	7e0f      	ldrb	r7, [r1, #24]
 80038d2:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 80038d4:	2f78      	cmp	r7, #120	@ 0x78
 80038d6:	4691      	mov	r9, r2
 80038d8:	4680      	mov	r8, r0
 80038da:	460c      	mov	r4, r1
 80038dc:	469a      	mov	sl, r3
 80038de:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 80038e2:	d807      	bhi.n	80038f4 <_printf_i+0x28>
 80038e4:	2f62      	cmp	r7, #98	@ 0x62
 80038e6:	d80a      	bhi.n	80038fe <_printf_i+0x32>
 80038e8:	2f00      	cmp	r7, #0
 80038ea:	f000 80d2 	beq.w	8003a92 <_printf_i+0x1c6>
 80038ee:	2f58      	cmp	r7, #88	@ 0x58
 80038f0:	f000 80b9 	beq.w	8003a66 <_printf_i+0x19a>
 80038f4:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80038f8:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 80038fc:	e03a      	b.n	8003974 <_printf_i+0xa8>
 80038fe:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8003902:	2b15      	cmp	r3, #21
 8003904:	d8f6      	bhi.n	80038f4 <_printf_i+0x28>
 8003906:	a101      	add	r1, pc, #4	@ (adr r1, 800390c <_printf_i+0x40>)
 8003908:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800390c:	08003965 	.word	0x08003965
 8003910:	08003979 	.word	0x08003979
 8003914:	080038f5 	.word	0x080038f5
 8003918:	080038f5 	.word	0x080038f5
 800391c:	080038f5 	.word	0x080038f5
 8003920:	080038f5 	.word	0x080038f5
 8003924:	08003979 	.word	0x08003979
 8003928:	080038f5 	.word	0x080038f5
 800392c:	080038f5 	.word	0x080038f5
 8003930:	080038f5 	.word	0x080038f5
 8003934:	080038f5 	.word	0x080038f5
 8003938:	08003a79 	.word	0x08003a79
 800393c:	080039a3 	.word	0x080039a3
 8003940:	08003a33 	.word	0x08003a33
 8003944:	080038f5 	.word	0x080038f5
 8003948:	080038f5 	.word	0x080038f5
 800394c:	08003a9b 	.word	0x08003a9b
 8003950:	080038f5 	.word	0x080038f5
 8003954:	080039a3 	.word	0x080039a3
 8003958:	080038f5 	.word	0x080038f5
 800395c:	080038f5 	.word	0x080038f5
 8003960:	08003a3b 	.word	0x08003a3b
 8003964:	6833      	ldr	r3, [r6, #0]
 8003966:	1d1a      	adds	r2, r3, #4
 8003968:	681b      	ldr	r3, [r3, #0]
 800396a:	6032      	str	r2, [r6, #0]
 800396c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8003970:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8003974:	2301      	movs	r3, #1
 8003976:	e09d      	b.n	8003ab4 <_printf_i+0x1e8>
 8003978:	6833      	ldr	r3, [r6, #0]
 800397a:	6820      	ldr	r0, [r4, #0]
 800397c:	1d19      	adds	r1, r3, #4
 800397e:	6031      	str	r1, [r6, #0]
 8003980:	0606      	lsls	r6, r0, #24
 8003982:	d501      	bpl.n	8003988 <_printf_i+0xbc>
 8003984:	681d      	ldr	r5, [r3, #0]
 8003986:	e003      	b.n	8003990 <_printf_i+0xc4>
 8003988:	0645      	lsls	r5, r0, #25
 800398a:	d5fb      	bpl.n	8003984 <_printf_i+0xb8>
 800398c:	f9b3 5000 	ldrsh.w	r5, [r3]
 8003990:	2d00      	cmp	r5, #0
 8003992:	da03      	bge.n	800399c <_printf_i+0xd0>
 8003994:	232d      	movs	r3, #45	@ 0x2d
 8003996:	426d      	negs	r5, r5
 8003998:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800399c:	4859      	ldr	r0, [pc, #356]	@ (8003b04 <_printf_i+0x238>)
 800399e:	230a      	movs	r3, #10
 80039a0:	e011      	b.n	80039c6 <_printf_i+0xfa>
 80039a2:	6821      	ldr	r1, [r4, #0]
 80039a4:	6833      	ldr	r3, [r6, #0]
 80039a6:	0608      	lsls	r0, r1, #24
 80039a8:	f853 5b04 	ldr.w	r5, [r3], #4
 80039ac:	d402      	bmi.n	80039b4 <_printf_i+0xe8>
 80039ae:	0649      	lsls	r1, r1, #25
 80039b0:	bf48      	it	mi
 80039b2:	b2ad      	uxthmi	r5, r5
 80039b4:	2f6f      	cmp	r7, #111	@ 0x6f
 80039b6:	4853      	ldr	r0, [pc, #332]	@ (8003b04 <_printf_i+0x238>)
 80039b8:	6033      	str	r3, [r6, #0]
 80039ba:	bf14      	ite	ne
 80039bc:	230a      	movne	r3, #10
 80039be:	2308      	moveq	r3, #8
 80039c0:	2100      	movs	r1, #0
 80039c2:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 80039c6:	6866      	ldr	r6, [r4, #4]
 80039c8:	60a6      	str	r6, [r4, #8]
 80039ca:	2e00      	cmp	r6, #0
 80039cc:	bfa2      	ittt	ge
 80039ce:	6821      	ldrge	r1, [r4, #0]
 80039d0:	f021 0104 	bicge.w	r1, r1, #4
 80039d4:	6021      	strge	r1, [r4, #0]
 80039d6:	b90d      	cbnz	r5, 80039dc <_printf_i+0x110>
 80039d8:	2e00      	cmp	r6, #0
 80039da:	d04b      	beq.n	8003a74 <_printf_i+0x1a8>
 80039dc:	4616      	mov	r6, r2
 80039de:	fbb5 f1f3 	udiv	r1, r5, r3
 80039e2:	fb03 5711 	mls	r7, r3, r1, r5
 80039e6:	5dc7      	ldrb	r7, [r0, r7]
 80039e8:	f806 7d01 	strb.w	r7, [r6, #-1]!
 80039ec:	462f      	mov	r7, r5
 80039ee:	42bb      	cmp	r3, r7
 80039f0:	460d      	mov	r5, r1
 80039f2:	d9f4      	bls.n	80039de <_printf_i+0x112>
 80039f4:	2b08      	cmp	r3, #8
 80039f6:	d10b      	bne.n	8003a10 <_printf_i+0x144>
 80039f8:	6823      	ldr	r3, [r4, #0]
 80039fa:	07df      	lsls	r7, r3, #31
 80039fc:	d508      	bpl.n	8003a10 <_printf_i+0x144>
 80039fe:	6923      	ldr	r3, [r4, #16]
 8003a00:	6861      	ldr	r1, [r4, #4]
 8003a02:	4299      	cmp	r1, r3
 8003a04:	bfde      	ittt	le
 8003a06:	2330      	movle	r3, #48	@ 0x30
 8003a08:	f806 3c01 	strble.w	r3, [r6, #-1]
 8003a0c:	f106 36ff 	addle.w	r6, r6, #4294967295
 8003a10:	1b92      	subs	r2, r2, r6
 8003a12:	6122      	str	r2, [r4, #16]
 8003a14:	f8cd a000 	str.w	sl, [sp]
 8003a18:	464b      	mov	r3, r9
 8003a1a:	aa03      	add	r2, sp, #12
 8003a1c:	4621      	mov	r1, r4
 8003a1e:	4640      	mov	r0, r8
 8003a20:	f7ff fee6 	bl	80037f0 <_printf_common>
 8003a24:	3001      	adds	r0, #1
 8003a26:	d14a      	bne.n	8003abe <_printf_i+0x1f2>
 8003a28:	f04f 30ff 	mov.w	r0, #4294967295
 8003a2c:	b004      	add	sp, #16
 8003a2e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003a32:	6823      	ldr	r3, [r4, #0]
 8003a34:	f043 0320 	orr.w	r3, r3, #32
 8003a38:	6023      	str	r3, [r4, #0]
 8003a3a:	4833      	ldr	r0, [pc, #204]	@ (8003b08 <_printf_i+0x23c>)
 8003a3c:	2778      	movs	r7, #120	@ 0x78
 8003a3e:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8003a42:	6823      	ldr	r3, [r4, #0]
 8003a44:	6831      	ldr	r1, [r6, #0]
 8003a46:	061f      	lsls	r7, r3, #24
 8003a48:	f851 5b04 	ldr.w	r5, [r1], #4
 8003a4c:	d402      	bmi.n	8003a54 <_printf_i+0x188>
 8003a4e:	065f      	lsls	r7, r3, #25
 8003a50:	bf48      	it	mi
 8003a52:	b2ad      	uxthmi	r5, r5
 8003a54:	6031      	str	r1, [r6, #0]
 8003a56:	07d9      	lsls	r1, r3, #31
 8003a58:	bf44      	itt	mi
 8003a5a:	f043 0320 	orrmi.w	r3, r3, #32
 8003a5e:	6023      	strmi	r3, [r4, #0]
 8003a60:	b11d      	cbz	r5, 8003a6a <_printf_i+0x19e>
 8003a62:	2310      	movs	r3, #16
 8003a64:	e7ac      	b.n	80039c0 <_printf_i+0xf4>
 8003a66:	4827      	ldr	r0, [pc, #156]	@ (8003b04 <_printf_i+0x238>)
 8003a68:	e7e9      	b.n	8003a3e <_printf_i+0x172>
 8003a6a:	6823      	ldr	r3, [r4, #0]
 8003a6c:	f023 0320 	bic.w	r3, r3, #32
 8003a70:	6023      	str	r3, [r4, #0]
 8003a72:	e7f6      	b.n	8003a62 <_printf_i+0x196>
 8003a74:	4616      	mov	r6, r2
 8003a76:	e7bd      	b.n	80039f4 <_printf_i+0x128>
 8003a78:	6833      	ldr	r3, [r6, #0]
 8003a7a:	6825      	ldr	r5, [r4, #0]
 8003a7c:	6961      	ldr	r1, [r4, #20]
 8003a7e:	1d18      	adds	r0, r3, #4
 8003a80:	6030      	str	r0, [r6, #0]
 8003a82:	062e      	lsls	r6, r5, #24
 8003a84:	681b      	ldr	r3, [r3, #0]
 8003a86:	d501      	bpl.n	8003a8c <_printf_i+0x1c0>
 8003a88:	6019      	str	r1, [r3, #0]
 8003a8a:	e002      	b.n	8003a92 <_printf_i+0x1c6>
 8003a8c:	0668      	lsls	r0, r5, #25
 8003a8e:	d5fb      	bpl.n	8003a88 <_printf_i+0x1bc>
 8003a90:	8019      	strh	r1, [r3, #0]
 8003a92:	2300      	movs	r3, #0
 8003a94:	6123      	str	r3, [r4, #16]
 8003a96:	4616      	mov	r6, r2
 8003a98:	e7bc      	b.n	8003a14 <_printf_i+0x148>
 8003a9a:	6833      	ldr	r3, [r6, #0]
 8003a9c:	1d1a      	adds	r2, r3, #4
 8003a9e:	6032      	str	r2, [r6, #0]
 8003aa0:	681e      	ldr	r6, [r3, #0]
 8003aa2:	6862      	ldr	r2, [r4, #4]
 8003aa4:	2100      	movs	r1, #0
 8003aa6:	4630      	mov	r0, r6
 8003aa8:	f7fc fba2 	bl	80001f0 <memchr>
 8003aac:	b108      	cbz	r0, 8003ab2 <_printf_i+0x1e6>
 8003aae:	1b80      	subs	r0, r0, r6
 8003ab0:	6060      	str	r0, [r4, #4]
 8003ab2:	6863      	ldr	r3, [r4, #4]
 8003ab4:	6123      	str	r3, [r4, #16]
 8003ab6:	2300      	movs	r3, #0
 8003ab8:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8003abc:	e7aa      	b.n	8003a14 <_printf_i+0x148>
 8003abe:	6923      	ldr	r3, [r4, #16]
 8003ac0:	4632      	mov	r2, r6
 8003ac2:	4649      	mov	r1, r9
 8003ac4:	4640      	mov	r0, r8
 8003ac6:	47d0      	blx	sl
 8003ac8:	3001      	adds	r0, #1
 8003aca:	d0ad      	beq.n	8003a28 <_printf_i+0x15c>
 8003acc:	6823      	ldr	r3, [r4, #0]
 8003ace:	079b      	lsls	r3, r3, #30
 8003ad0:	d413      	bmi.n	8003afa <_printf_i+0x22e>
 8003ad2:	68e0      	ldr	r0, [r4, #12]
 8003ad4:	9b03      	ldr	r3, [sp, #12]
 8003ad6:	4298      	cmp	r0, r3
 8003ad8:	bfb8      	it	lt
 8003ada:	4618      	movlt	r0, r3
 8003adc:	e7a6      	b.n	8003a2c <_printf_i+0x160>
 8003ade:	2301      	movs	r3, #1
 8003ae0:	4632      	mov	r2, r6
 8003ae2:	4649      	mov	r1, r9
 8003ae4:	4640      	mov	r0, r8
 8003ae6:	47d0      	blx	sl
 8003ae8:	3001      	adds	r0, #1
 8003aea:	d09d      	beq.n	8003a28 <_printf_i+0x15c>
 8003aec:	3501      	adds	r5, #1
 8003aee:	68e3      	ldr	r3, [r4, #12]
 8003af0:	9903      	ldr	r1, [sp, #12]
 8003af2:	1a5b      	subs	r3, r3, r1
 8003af4:	42ab      	cmp	r3, r5
 8003af6:	dcf2      	bgt.n	8003ade <_printf_i+0x212>
 8003af8:	e7eb      	b.n	8003ad2 <_printf_i+0x206>
 8003afa:	2500      	movs	r5, #0
 8003afc:	f104 0619 	add.w	r6, r4, #25
 8003b00:	e7f5      	b.n	8003aee <_printf_i+0x222>
 8003b02:	bf00      	nop
 8003b04:	08003e39 	.word	0x08003e39
 8003b08:	08003e4a 	.word	0x08003e4a

08003b0c <memmove>:
 8003b0c:	4288      	cmp	r0, r1
 8003b0e:	b510      	push	{r4, lr}
 8003b10:	eb01 0402 	add.w	r4, r1, r2
 8003b14:	d902      	bls.n	8003b1c <memmove+0x10>
 8003b16:	4284      	cmp	r4, r0
 8003b18:	4623      	mov	r3, r4
 8003b1a:	d807      	bhi.n	8003b2c <memmove+0x20>
 8003b1c:	1e43      	subs	r3, r0, #1
 8003b1e:	42a1      	cmp	r1, r4
 8003b20:	d008      	beq.n	8003b34 <memmove+0x28>
 8003b22:	f811 2b01 	ldrb.w	r2, [r1], #1
 8003b26:	f803 2f01 	strb.w	r2, [r3, #1]!
 8003b2a:	e7f8      	b.n	8003b1e <memmove+0x12>
 8003b2c:	4402      	add	r2, r0
 8003b2e:	4601      	mov	r1, r0
 8003b30:	428a      	cmp	r2, r1
 8003b32:	d100      	bne.n	8003b36 <memmove+0x2a>
 8003b34:	bd10      	pop	{r4, pc}
 8003b36:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8003b3a:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8003b3e:	e7f7      	b.n	8003b30 <memmove+0x24>

08003b40 <_realloc_r>:
 8003b40:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8003b44:	4680      	mov	r8, r0
 8003b46:	4615      	mov	r5, r2
 8003b48:	460c      	mov	r4, r1
 8003b4a:	b921      	cbnz	r1, 8003b56 <_realloc_r+0x16>
 8003b4c:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8003b50:	4611      	mov	r1, r2
 8003b52:	f7ff bb91 	b.w	8003278 <_malloc_r>
 8003b56:	b92a      	cbnz	r2, 8003b64 <_realloc_r+0x24>
 8003b58:	f7ff fca8 	bl	80034ac <_free_r>
 8003b5c:	2400      	movs	r4, #0
 8003b5e:	4620      	mov	r0, r4
 8003b60:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8003b64:	f000 f81a 	bl	8003b9c <_malloc_usable_size_r>
 8003b68:	4285      	cmp	r5, r0
 8003b6a:	4606      	mov	r6, r0
 8003b6c:	d802      	bhi.n	8003b74 <_realloc_r+0x34>
 8003b6e:	ebb5 0f50 	cmp.w	r5, r0, lsr #1
 8003b72:	d8f4      	bhi.n	8003b5e <_realloc_r+0x1e>
 8003b74:	4629      	mov	r1, r5
 8003b76:	4640      	mov	r0, r8
 8003b78:	f7ff fb7e 	bl	8003278 <_malloc_r>
 8003b7c:	4607      	mov	r7, r0
 8003b7e:	2800      	cmp	r0, #0
 8003b80:	d0ec      	beq.n	8003b5c <_realloc_r+0x1c>
 8003b82:	42b5      	cmp	r5, r6
 8003b84:	462a      	mov	r2, r5
 8003b86:	4621      	mov	r1, r4
 8003b88:	bf28      	it	cs
 8003b8a:	4632      	movcs	r2, r6
 8003b8c:	f7ff fc80 	bl	8003490 <memcpy>
 8003b90:	4621      	mov	r1, r4
 8003b92:	4640      	mov	r0, r8
 8003b94:	f7ff fc8a 	bl	80034ac <_free_r>
 8003b98:	463c      	mov	r4, r7
 8003b9a:	e7e0      	b.n	8003b5e <_realloc_r+0x1e>

08003b9c <_malloc_usable_size_r>:
 8003b9c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8003ba0:	1f18      	subs	r0, r3, #4
 8003ba2:	2b00      	cmp	r3, #0
 8003ba4:	bfbc      	itt	lt
 8003ba6:	580b      	ldrlt	r3, [r1, r0]
 8003ba8:	18c0      	addlt	r0, r0, r3
 8003baa:	4770      	bx	lr

08003bac <_init>:
 8003bac:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003bae:	bf00      	nop
 8003bb0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003bb2:	bc08      	pop	{r3}
 8003bb4:	469e      	mov	lr, r3
 8003bb6:	4770      	bx	lr

08003bb8 <_fini>:
 8003bb8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003bba:	bf00      	nop
 8003bbc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003bbe:	bc08      	pop	{r3}
 8003bc0:	469e      	mov	lr, r3
 8003bc2:	4770      	bx	lr
