

================================================================
== Vitis HLS Report for 'write_data'
================================================================
* Date:           Mon Mar  6 13:53:04 2023

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
* Project:        dct_prj
* Solution:       solution5 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.508 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       67|       67|  0.670 us|  0.670 us|   67|   67|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                           |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |         Loop Name         |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- WR_Loop_Row_WR_Loop_Col  |       65|       65|         3|          1|          1|    64|       yes|
        +---------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 5.64>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%c = alloca i32 1"   --->   Operation 6 'alloca' 'c' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%r = alloca i32 1"   --->   Operation 7 'alloca' 'r' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 8 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %output_r, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 9 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (1.58ns)   --->   "%store_ln94 = store i7 0, i7 %indvar_flatten" [dct.cpp:94]   --->   Operation 10 'store' 'store_ln94' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 11 [1/1] (1.58ns)   --->   "%store_ln94 = store i4 0, i4 %r" [dct.cpp:94]   --->   Operation 11 'store' 'store_ln94' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 12 [1/1] (1.58ns)   --->   "%store_ln94 = store i4 0, i4 %c" [dct.cpp:94]   --->   Operation 12 'store' 'store_ln94' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%br_ln94 = br void %for.inc" [dct.cpp:94]   --->   Operation 13 'br' 'br_ln94' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i7 %indvar_flatten" [dct.cpp:94]   --->   Operation 14 'load' 'indvar_flatten_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (1.48ns)   --->   "%icmp_ln94 = icmp_eq  i7 %indvar_flatten_load, i7 64" [dct.cpp:94]   --->   Operation 15 'icmp' 'icmp_ln94' <Predicate = true> <Delay = 1.48> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 16 [1/1] (1.87ns)   --->   "%add_ln94_1 = add i7 %indvar_flatten_load, i7 1" [dct.cpp:94]   --->   Operation 16 'add' 'add_ln94_1' <Predicate = true> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%br_ln94 = br i1 %icmp_ln94, void %for.inc8, void %for.end10" [dct.cpp:94]   --->   Operation 17 'br' 'br_ln94' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%c_load = load i4 %c" [dct.cpp:96]   --->   Operation 18 'load' 'c_load' <Predicate = (!icmp_ln94)> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%r_load = load i4 %r" [dct.cpp:94]   --->   Operation 19 'load' 'r_load' <Predicate = (!icmp_ln94)> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (1.73ns)   --->   "%add_ln94 = add i4 %r_load, i4 1" [dct.cpp:94]   --->   Operation 20 'add' 'add_ln94' <Predicate = (!icmp_ln94)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (1.30ns)   --->   "%icmp_ln96 = icmp_eq  i4 %c_load, i4 8" [dct.cpp:96]   --->   Operation 21 'icmp' 'icmp_ln96' <Predicate = (!icmp_ln94)> <Delay = 1.30> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (1.02ns)   --->   "%select_ln94 = select i1 %icmp_ln96, i4 0, i4 %c_load" [dct.cpp:94]   --->   Operation 22 'select' 'select_ln94' <Predicate = (!icmp_ln94)> <Delay = 1.02> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (1.02ns)   --->   "%select_ln94_1 = select i1 %icmp_ln96, i4 %add_ln94, i4 %r_load" [dct.cpp:94]   --->   Operation 23 'select' 'select_ln94_1' <Predicate = (!icmp_ln94)> <Delay = 1.02> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%trunc_ln97 = trunc i4 %select_ln94_1" [dct.cpp:97]   --->   Operation 24 'trunc' 'trunc_ln97' <Predicate = (!icmp_ln94)> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%trunc_ln97_1 = trunc i4 %select_ln94" [dct.cpp:97]   --->   Operation 25 'trunc' 'trunc_ln97_1' <Predicate = (!icmp_ln94)> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (1.73ns)   --->   "%add_ln96 = add i4 %select_ln94, i4 1" [dct.cpp:96]   --->   Operation 26 'add' 'add_ln96' <Predicate = (!icmp_ln94)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (1.58ns)   --->   "%store_ln96 = store i7 %add_ln94_1, i7 %indvar_flatten" [dct.cpp:96]   --->   Operation 27 'store' 'store_ln96' <Predicate = (!icmp_ln94)> <Delay = 1.58>
ST_1 : Operation 28 [1/1] (1.58ns)   --->   "%store_ln96 = store i4 %select_ln94_1, i4 %r" [dct.cpp:96]   --->   Operation 28 'store' 'store_ln96' <Predicate = (!icmp_ln94)> <Delay = 1.58>
ST_1 : Operation 29 [1/1] (1.58ns)   --->   "%store_ln96 = store i4 %add_ln96, i4 %c" [dct.cpp:96]   --->   Operation 29 'store' 'store_ln96' <Predicate = (!icmp_ln94)> <Delay = 1.58>

State 2 <SV = 1> <Delay = 5.07>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%tmp = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i3.i3, i3 %trunc_ln97, i3 0" [dct.cpp:97]   --->   Operation 30 'bitconcatenate' 'tmp' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%zext_ln97_1 = zext i4 %select_ln94" [dct.cpp:97]   --->   Operation 31 'zext' 'zext_ln97_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (1.82ns)   --->   "%add_ln97 = add i6 %tmp, i6 %zext_ln97_1" [dct.cpp:97]   --->   Operation 32 'add' 'add_ln97' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%zext_ln97_2 = zext i6 %add_ln97" [dct.cpp:97]   --->   Operation 33 'zext' 'zext_ln97_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%buf_addr = getelementptr i16 %buf_r, i64 0, i64 %zext_ln97_2" [dct.cpp:97]   --->   Operation 34 'getelementptr' 'buf_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [2/2] (3.25ns)   --->   "%buf_load = load i6 %buf_addr" [dct.cpp:97]   --->   Operation 35 'load' 'buf_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%ret_ln99 = ret" [dct.cpp:99]   --->   Operation 46 'ret' 'ret_ln99' <Predicate = (icmp_ln94)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 6.50>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @WR_Loop_Row_WR_Loop_Col_str"   --->   Operation 36 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64"   --->   Operation 37 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%specpipeline_ln10 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0" [C:/Users/Richard/Desktop/Course/AAHLS/labs/labA/ug871-design-files-ch6/dct_prj/solution5/directives.tcl:10]   --->   Operation 38 'specpipeline' 'specpipeline_ln10' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%specloopname_ln91 = specloopname void @_ssdm_op_SpecLoopName, void @empty_8" [dct.cpp:91]   --->   Operation 39 'specloopname' 'specloopname_ln91' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 40 [1/2] (3.25ns)   --->   "%buf_load = load i6 %buf_addr" [dct.cpp:97]   --->   Operation 40 'load' 'buf_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "%or_ln = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i3.i3, i3 %trunc_ln97, i3 %trunc_ln97_1" [dct.cpp:97]   --->   Operation 41 'bitconcatenate' 'or_ln' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "%zext_ln97 = zext i6 %or_ln" [dct.cpp:97]   --->   Operation 42 'zext' 'zext_ln97' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "%output_r_addr = getelementptr i16 %output_r, i64 0, i64 %zext_ln97" [dct.cpp:97]   --->   Operation 43 'getelementptr' 'output_r_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 44 [1/1] (3.25ns)   --->   "%store_ln97 = store i16 %buf_load, i6 %output_r_addr" [dct.cpp:97]   --->   Operation 44 'store' 'store_ln97' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%br_ln96 = br void %for.inc" [dct.cpp:96]   --->   Operation 45 'br' 'br_ln96' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ buf_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=1; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ output_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
c                   (alloca           ) [ 0100]
r                   (alloca           ) [ 0100]
indvar_flatten      (alloca           ) [ 0100]
specinterface_ln0   (specinterface    ) [ 0000]
store_ln94          (store            ) [ 0000]
store_ln94          (store            ) [ 0000]
store_ln94          (store            ) [ 0000]
br_ln94             (br               ) [ 0000]
indvar_flatten_load (load             ) [ 0000]
icmp_ln94           (icmp             ) [ 0110]
add_ln94_1          (add              ) [ 0000]
br_ln94             (br               ) [ 0000]
c_load              (load             ) [ 0000]
r_load              (load             ) [ 0000]
add_ln94            (add              ) [ 0000]
icmp_ln96           (icmp             ) [ 0000]
select_ln94         (select           ) [ 0110]
select_ln94_1       (select           ) [ 0000]
trunc_ln97          (trunc            ) [ 0111]
trunc_ln97_1        (trunc            ) [ 0111]
add_ln96            (add              ) [ 0000]
store_ln96          (store            ) [ 0000]
store_ln96          (store            ) [ 0000]
store_ln96          (store            ) [ 0000]
tmp                 (bitconcatenate   ) [ 0000]
zext_ln97_1         (zext             ) [ 0000]
add_ln97            (add              ) [ 0000]
zext_ln97_2         (zext             ) [ 0000]
buf_addr            (getelementptr    ) [ 0101]
specloopname_ln0    (specloopname     ) [ 0000]
empty               (speclooptripcount) [ 0000]
specpipeline_ln10   (specpipeline     ) [ 0000]
specloopname_ln91   (specloopname     ) [ 0000]
buf_load            (load             ) [ 0000]
or_ln               (bitconcatenate   ) [ 0000]
zext_ln97           (zext             ) [ 0000]
output_r_addr       (getelementptr    ) [ 0000]
store_ln97          (store            ) [ 0000]
br_ln96             (br               ) [ 0000]
ret_ln99            (ret              ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="buf_r">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buf_r"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="output_r">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_r"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i6.i3.i3"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="WR_Loop_Row_WR_Loop_Col_str"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_8"/></StgValue>
</bind>
</comp>

<comp id="46" class="1004" name="c_fu_46">
<pin_list>
<pin id="47" dir="0" index="0" bw="1" slack="0"/>
<pin id="48" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="c/1 "/>
</bind>
</comp>

<comp id="50" class="1004" name="r_fu_50">
<pin_list>
<pin id="51" dir="0" index="0" bw="1" slack="0"/>
<pin id="52" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="r/1 "/>
</bind>
</comp>

<comp id="54" class="1004" name="indvar_flatten_fu_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="1" slack="0"/>
<pin id="56" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten/1 "/>
</bind>
</comp>

<comp id="58" class="1004" name="buf_addr_gep_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="16" slack="0"/>
<pin id="60" dir="0" index="1" bw="1" slack="0"/>
<pin id="61" dir="0" index="2" bw="6" slack="0"/>
<pin id="62" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf_addr/2 "/>
</bind>
</comp>

<comp id="65" class="1004" name="grp_access_fu_65">
<pin_list>
<pin id="66" dir="0" index="0" bw="6" slack="0"/>
<pin id="67" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="68" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="69" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="buf_load/2 "/>
</bind>
</comp>

<comp id="71" class="1004" name="output_r_addr_gep_fu_71">
<pin_list>
<pin id="72" dir="0" index="0" bw="16" slack="0"/>
<pin id="73" dir="0" index="1" bw="1" slack="0"/>
<pin id="74" dir="0" index="2" bw="6" slack="0"/>
<pin id="75" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_r_addr/3 "/>
</bind>
</comp>

<comp id="78" class="1004" name="store_ln97_access_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="6" slack="0"/>
<pin id="80" dir="0" index="1" bw="16" slack="0"/>
<pin id="81" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="82" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln97/3 "/>
</bind>
</comp>

<comp id="85" class="1004" name="store_ln94_store_fu_85">
<pin_list>
<pin id="86" dir="0" index="0" bw="1" slack="0"/>
<pin id="87" dir="0" index="1" bw="7" slack="0"/>
<pin id="88" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln94/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="store_ln94_store_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="1" slack="0"/>
<pin id="92" dir="0" index="1" bw="4" slack="0"/>
<pin id="93" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln94/1 "/>
</bind>
</comp>

<comp id="95" class="1004" name="store_ln94_store_fu_95">
<pin_list>
<pin id="96" dir="0" index="0" bw="1" slack="0"/>
<pin id="97" dir="0" index="1" bw="4" slack="0"/>
<pin id="98" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln94/1 "/>
</bind>
</comp>

<comp id="100" class="1004" name="indvar_flatten_load_load_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="7" slack="0"/>
<pin id="102" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten_load/1 "/>
</bind>
</comp>

<comp id="103" class="1004" name="icmp_ln94_fu_103">
<pin_list>
<pin id="104" dir="0" index="0" bw="7" slack="0"/>
<pin id="105" dir="0" index="1" bw="7" slack="0"/>
<pin id="106" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln94/1 "/>
</bind>
</comp>

<comp id="109" class="1004" name="add_ln94_1_fu_109">
<pin_list>
<pin id="110" dir="0" index="0" bw="7" slack="0"/>
<pin id="111" dir="0" index="1" bw="1" slack="0"/>
<pin id="112" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln94_1/1 "/>
</bind>
</comp>

<comp id="115" class="1004" name="c_load_load_fu_115">
<pin_list>
<pin id="116" dir="0" index="0" bw="4" slack="0"/>
<pin id="117" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="c_load/1 "/>
</bind>
</comp>

<comp id="118" class="1004" name="r_load_load_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="4" slack="0"/>
<pin id="120" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="r_load/1 "/>
</bind>
</comp>

<comp id="121" class="1004" name="add_ln94_fu_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="4" slack="0"/>
<pin id="123" dir="0" index="1" bw="1" slack="0"/>
<pin id="124" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln94/1 "/>
</bind>
</comp>

<comp id="127" class="1004" name="icmp_ln96_fu_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="4" slack="0"/>
<pin id="129" dir="0" index="1" bw="4" slack="0"/>
<pin id="130" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln96/1 "/>
</bind>
</comp>

<comp id="133" class="1004" name="select_ln94_fu_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="1" slack="0"/>
<pin id="135" dir="0" index="1" bw="1" slack="0"/>
<pin id="136" dir="0" index="2" bw="4" slack="0"/>
<pin id="137" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln94/1 "/>
</bind>
</comp>

<comp id="141" class="1004" name="select_ln94_1_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="1" slack="0"/>
<pin id="143" dir="0" index="1" bw="4" slack="0"/>
<pin id="144" dir="0" index="2" bw="4" slack="0"/>
<pin id="145" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln94_1/1 "/>
</bind>
</comp>

<comp id="149" class="1004" name="trunc_ln97_fu_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="4" slack="0"/>
<pin id="151" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln97/1 "/>
</bind>
</comp>

<comp id="153" class="1004" name="trunc_ln97_1_fu_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="4" slack="0"/>
<pin id="155" dir="1" index="1" bw="3" slack="2"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln97_1/1 "/>
</bind>
</comp>

<comp id="157" class="1004" name="add_ln96_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="4" slack="0"/>
<pin id="159" dir="0" index="1" bw="1" slack="0"/>
<pin id="160" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln96/1 "/>
</bind>
</comp>

<comp id="163" class="1004" name="store_ln96_store_fu_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="7" slack="0"/>
<pin id="165" dir="0" index="1" bw="7" slack="0"/>
<pin id="166" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln96/1 "/>
</bind>
</comp>

<comp id="168" class="1004" name="store_ln96_store_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="4" slack="0"/>
<pin id="170" dir="0" index="1" bw="4" slack="0"/>
<pin id="171" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln96/1 "/>
</bind>
</comp>

<comp id="173" class="1004" name="store_ln96_store_fu_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="4" slack="0"/>
<pin id="175" dir="0" index="1" bw="4" slack="0"/>
<pin id="176" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln96/1 "/>
</bind>
</comp>

<comp id="178" class="1004" name="tmp_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="6" slack="0"/>
<pin id="180" dir="0" index="1" bw="3" slack="1"/>
<pin id="181" dir="0" index="2" bw="1" slack="0"/>
<pin id="182" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="185" class="1004" name="zext_ln97_1_fu_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="4" slack="1"/>
<pin id="187" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln97_1/2 "/>
</bind>
</comp>

<comp id="188" class="1004" name="add_ln97_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="6" slack="0"/>
<pin id="190" dir="0" index="1" bw="4" slack="0"/>
<pin id="191" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln97/2 "/>
</bind>
</comp>

<comp id="194" class="1004" name="zext_ln97_2_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="6" slack="0"/>
<pin id="196" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln97_2/2 "/>
</bind>
</comp>

<comp id="199" class="1004" name="or_ln_fu_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="6" slack="0"/>
<pin id="201" dir="0" index="1" bw="3" slack="2"/>
<pin id="202" dir="0" index="2" bw="3" slack="2"/>
<pin id="203" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="or_ln/3 "/>
</bind>
</comp>

<comp id="205" class="1004" name="zext_ln97_fu_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="6" slack="0"/>
<pin id="207" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln97/3 "/>
</bind>
</comp>

<comp id="210" class="1005" name="c_reg_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="4" slack="0"/>
<pin id="212" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="c "/>
</bind>
</comp>

<comp id="217" class="1005" name="r_reg_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="4" slack="0"/>
<pin id="219" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="r "/>
</bind>
</comp>

<comp id="224" class="1005" name="indvar_flatten_reg_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="7" slack="0"/>
<pin id="226" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten "/>
</bind>
</comp>

<comp id="231" class="1005" name="icmp_ln94_reg_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="1" slack="1"/>
<pin id="233" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln94 "/>
</bind>
</comp>

<comp id="235" class="1005" name="select_ln94_reg_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="4" slack="1"/>
<pin id="237" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="select_ln94 "/>
</bind>
</comp>

<comp id="240" class="1005" name="trunc_ln97_reg_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="3" slack="1"/>
<pin id="242" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln97 "/>
</bind>
</comp>

<comp id="246" class="1005" name="trunc_ln97_1_reg_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="3" slack="2"/>
<pin id="248" dir="1" index="1" bw="3" slack="2"/>
</pin_list>
<bind>
<opset="trunc_ln97_1 "/>
</bind>
</comp>

<comp id="251" class="1005" name="buf_addr_reg_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="6" slack="1"/>
<pin id="253" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="buf_addr "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="49"><net_src comp="4" pin="0"/><net_sink comp="46" pin=0"/></net>

<net id="53"><net_src comp="4" pin="0"/><net_sink comp="50" pin=0"/></net>

<net id="57"><net_src comp="4" pin="0"/><net_sink comp="54" pin=0"/></net>

<net id="63"><net_src comp="0" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="64"><net_src comp="32" pin="0"/><net_sink comp="58" pin=1"/></net>

<net id="70"><net_src comp="58" pin="3"/><net_sink comp="65" pin=0"/></net>

<net id="76"><net_src comp="2" pin="0"/><net_sink comp="71" pin=0"/></net>

<net id="77"><net_src comp="32" pin="0"/><net_sink comp="71" pin=1"/></net>

<net id="83"><net_src comp="65" pin="3"/><net_sink comp="78" pin=1"/></net>

<net id="84"><net_src comp="71" pin="3"/><net_sink comp="78" pin=0"/></net>

<net id="89"><net_src comp="16" pin="0"/><net_sink comp="85" pin=0"/></net>

<net id="94"><net_src comp="18" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="99"><net_src comp="18" pin="0"/><net_sink comp="95" pin=0"/></net>

<net id="107"><net_src comp="100" pin="1"/><net_sink comp="103" pin=0"/></net>

<net id="108"><net_src comp="20" pin="0"/><net_sink comp="103" pin=1"/></net>

<net id="113"><net_src comp="100" pin="1"/><net_sink comp="109" pin=0"/></net>

<net id="114"><net_src comp="22" pin="0"/><net_sink comp="109" pin=1"/></net>

<net id="125"><net_src comp="118" pin="1"/><net_sink comp="121" pin=0"/></net>

<net id="126"><net_src comp="24" pin="0"/><net_sink comp="121" pin=1"/></net>

<net id="131"><net_src comp="115" pin="1"/><net_sink comp="127" pin=0"/></net>

<net id="132"><net_src comp="26" pin="0"/><net_sink comp="127" pin=1"/></net>

<net id="138"><net_src comp="127" pin="2"/><net_sink comp="133" pin=0"/></net>

<net id="139"><net_src comp="18" pin="0"/><net_sink comp="133" pin=1"/></net>

<net id="140"><net_src comp="115" pin="1"/><net_sink comp="133" pin=2"/></net>

<net id="146"><net_src comp="127" pin="2"/><net_sink comp="141" pin=0"/></net>

<net id="147"><net_src comp="121" pin="2"/><net_sink comp="141" pin=1"/></net>

<net id="148"><net_src comp="118" pin="1"/><net_sink comp="141" pin=2"/></net>

<net id="152"><net_src comp="141" pin="3"/><net_sink comp="149" pin=0"/></net>

<net id="156"><net_src comp="133" pin="3"/><net_sink comp="153" pin=0"/></net>

<net id="161"><net_src comp="133" pin="3"/><net_sink comp="157" pin=0"/></net>

<net id="162"><net_src comp="24" pin="0"/><net_sink comp="157" pin=1"/></net>

<net id="167"><net_src comp="109" pin="2"/><net_sink comp="163" pin=0"/></net>

<net id="172"><net_src comp="141" pin="3"/><net_sink comp="168" pin=0"/></net>

<net id="177"><net_src comp="157" pin="2"/><net_sink comp="173" pin=0"/></net>

<net id="183"><net_src comp="28" pin="0"/><net_sink comp="178" pin=0"/></net>

<net id="184"><net_src comp="30" pin="0"/><net_sink comp="178" pin=2"/></net>

<net id="192"><net_src comp="178" pin="3"/><net_sink comp="188" pin=0"/></net>

<net id="193"><net_src comp="185" pin="1"/><net_sink comp="188" pin=1"/></net>

<net id="197"><net_src comp="188" pin="2"/><net_sink comp="194" pin=0"/></net>

<net id="198"><net_src comp="194" pin="1"/><net_sink comp="58" pin=2"/></net>

<net id="204"><net_src comp="28" pin="0"/><net_sink comp="199" pin=0"/></net>

<net id="208"><net_src comp="199" pin="3"/><net_sink comp="205" pin=0"/></net>

<net id="209"><net_src comp="205" pin="1"/><net_sink comp="71" pin=2"/></net>

<net id="213"><net_src comp="46" pin="1"/><net_sink comp="210" pin=0"/></net>

<net id="214"><net_src comp="210" pin="1"/><net_sink comp="95" pin=1"/></net>

<net id="215"><net_src comp="210" pin="1"/><net_sink comp="115" pin=0"/></net>

<net id="216"><net_src comp="210" pin="1"/><net_sink comp="173" pin=1"/></net>

<net id="220"><net_src comp="50" pin="1"/><net_sink comp="217" pin=0"/></net>

<net id="221"><net_src comp="217" pin="1"/><net_sink comp="90" pin=1"/></net>

<net id="222"><net_src comp="217" pin="1"/><net_sink comp="118" pin=0"/></net>

<net id="223"><net_src comp="217" pin="1"/><net_sink comp="168" pin=1"/></net>

<net id="227"><net_src comp="54" pin="1"/><net_sink comp="224" pin=0"/></net>

<net id="228"><net_src comp="224" pin="1"/><net_sink comp="85" pin=1"/></net>

<net id="229"><net_src comp="224" pin="1"/><net_sink comp="100" pin=0"/></net>

<net id="230"><net_src comp="224" pin="1"/><net_sink comp="163" pin=1"/></net>

<net id="234"><net_src comp="103" pin="2"/><net_sink comp="231" pin=0"/></net>

<net id="238"><net_src comp="133" pin="3"/><net_sink comp="235" pin=0"/></net>

<net id="239"><net_src comp="235" pin="1"/><net_sink comp="185" pin=0"/></net>

<net id="243"><net_src comp="149" pin="1"/><net_sink comp="240" pin=0"/></net>

<net id="244"><net_src comp="240" pin="1"/><net_sink comp="178" pin=1"/></net>

<net id="245"><net_src comp="240" pin="1"/><net_sink comp="199" pin=1"/></net>

<net id="249"><net_src comp="153" pin="1"/><net_sink comp="246" pin=0"/></net>

<net id="250"><net_src comp="246" pin="1"/><net_sink comp="199" pin=2"/></net>

<net id="254"><net_src comp="58" pin="3"/><net_sink comp="251" pin=0"/></net>

<net id="255"><net_src comp="251" pin="1"/><net_sink comp="65" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: output_r | {3 }
 - Input state : 
	Port: write_data : buf_r | {2 3 }
  - Chain level:
	State 1
		store_ln94 : 1
		store_ln94 : 1
		store_ln94 : 1
		indvar_flatten_load : 1
		icmp_ln94 : 2
		add_ln94_1 : 2
		br_ln94 : 3
		c_load : 1
		r_load : 1
		add_ln94 : 2
		icmp_ln96 : 2
		select_ln94 : 3
		select_ln94_1 : 3
		trunc_ln97 : 4
		trunc_ln97_1 : 4
		add_ln96 : 4
		store_ln96 : 3
		store_ln96 : 4
		store_ln96 : 5
	State 2
		add_ln97 : 1
		zext_ln97_2 : 2
		buf_addr : 3
		buf_load : 4
	State 3
		zext_ln97 : 1
		output_r_addr : 2
		store_ln97 : 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------|---------|---------|
| Operation|    Functional Unit   |    FF   |   LUT   |
|----------|----------------------|---------|---------|
|          |   add_ln94_1_fu_109  |    0    |    14   |
|    add   |    add_ln94_fu_121   |    0    |    13   |
|          |    add_ln96_fu_157   |    0    |    13   |
|          |    add_ln97_fu_188   |    0    |    14   |
|----------|----------------------|---------|---------|
|   icmp   |   icmp_ln94_fu_103   |    0    |    10   |
|          |   icmp_ln96_fu_127   |    0    |    9    |
|----------|----------------------|---------|---------|
|  select  |  select_ln94_fu_133  |    0    |    4    |
|          | select_ln94_1_fu_141 |    0    |    4    |
|----------|----------------------|---------|---------|
|   trunc  |   trunc_ln97_fu_149  |    0    |    0    |
|          |  trunc_ln97_1_fu_153 |    0    |    0    |
|----------|----------------------|---------|---------|
|bitconcatenate|      tmp_fu_178      |    0    |    0    |
|          |     or_ln_fu_199     |    0    |    0    |
|----------|----------------------|---------|---------|
|          |  zext_ln97_1_fu_185  |    0    |    0    |
|   zext   |  zext_ln97_2_fu_194  |    0    |    0    |
|          |   zext_ln97_fu_205   |    0    |    0    |
|----------|----------------------|---------|---------|
|   Total  |                      |    0    |    81   |
|----------|----------------------|---------|---------|

Memories:
N/A

* Register list:
+----------------------+--------+
|                      |   FF   |
+----------------------+--------+
|   buf_addr_reg_251   |    6   |
|       c_reg_210      |    4   |
|   icmp_ln94_reg_231  |    1   |
|indvar_flatten_reg_224|    7   |
|       r_reg_217      |    4   |
|  select_ln94_reg_235 |    4   |
| trunc_ln97_1_reg_246 |    3   |
|  trunc_ln97_reg_240  |    3   |
+----------------------+--------+
|         Total        |   32   |
+----------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_65 |  p0  |   2  |   6  |   12   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   12   ||  1.588  ||    9    |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   81   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    1   |    -   |    9   |
|  Register |    -   |   32   |    -   |
+-----------+--------+--------+--------+
|   Total   |    1   |   32   |   90   |
+-----------+--------+--------+--------+
