$date
	Tue Nov 14 12:50:15 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tb $end
$var wire 1 ! O $end
$var reg 1 " A $end
$var reg 1 # B $end
$var reg 1 $ C $end
$var reg 1 % clk $end
$var reg 1 & reset $end
$scope module dut $end
$var wire 1 " A $end
$var wire 1 # B $end
$var wire 1 $ C $end
$var wire 1 ! O $end
$var wire 1 ' X $end
$var wire 1 ( Y $end
$var wire 1 % clk $end
$var wire 1 & reset $end
$var reg 1 ) Flop $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
0)
x(
x'
1&
1%
x$
x#
x"
0!
$end
#5
0%
#10
0(
0'
1%
0$
0#
0"
0&
#15
0%
#20
1!
1)
1(
1'
1%
1$
1#
#25
0%
#30
1%
