PPA Report for decoder_partial_match.v (Module: decoder_partial_match)
==========================================

FPGA Device: xcku3p-ffva676-2-e (UltraScale+ 16nm Technology)

AREA METRICS:
------------
LUT Count: 2
FF Count: 6
IO Count: 14
Cell Count: 38

PERFORMANCE METRICS:
-------------------
Maximum Clock Frequency: 1074.11 MHz
Reg-to-Reg Critical Path Delay: 0.798 ns

POWER METRICS:
-------------
Total Power Consumption: 0.451 W
