#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\va_math.vpi";
S_000001f099fc8500 .scope module, "SingleCycle_sim" "SingleCycle_sim" 2 25;
 .timescale 0 0;
v000001f09a00e070_0 .net "PC", 31 0, v000001f09a008040_0;  1 drivers
v000001f09a00ea70_0 .var "clk", 0 0;
v000001f09a00ecf0_0 .net "clkout", 0 0, L_000001f09a042d50;  1 drivers
v000001f09a00ec50_0 .net "cycles_consumed", 31 0, v000001f09a00de90_0;  1 drivers
v000001f09a00e750_0 .var "rst", 0 0;
S_000001f099f73560 .scope module, "cpu" "SC_CPU" 2 31, 3 1 0, S_000001f099fc8500;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "input_clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /OUTPUT 32 "PC";
    .port_info 3 /OUTPUT 32 "cycles_consumed";
    .port_info 4 /OUTPUT 1 "clk";
P_000001f099fe2680 .param/l "RType" 0 4 2, C4<000000>;
P_000001f099fe26b8 .param/l "add" 0 4 5, C4<100000>;
P_000001f099fe26f0 .param/l "addi" 0 4 8, C4<001000>;
P_000001f099fe2728 .param/l "addu" 0 4 5, C4<100001>;
P_000001f099fe2760 .param/l "and_" 0 4 5, C4<100100>;
P_000001f099fe2798 .param/l "andi" 0 4 8, C4<001100>;
P_000001f099fe27d0 .param/l "beq" 0 4 10, C4<000100>;
P_000001f099fe2808 .param/l "bne" 0 4 10, C4<000101>;
P_000001f099fe2840 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_000001f099fe2878 .param/l "j" 0 4 12, C4<000010>;
P_000001f099fe28b0 .param/l "jal" 0 4 12, C4<000011>;
P_000001f099fe28e8 .param/l "jr" 0 4 6, C4<001000>;
P_000001f099fe2920 .param/l "lw" 0 4 8, C4<100011>;
P_000001f099fe2958 .param/l "nor_" 0 4 5, C4<100111>;
P_000001f099fe2990 .param/l "or_" 0 4 5, C4<100101>;
P_000001f099fe29c8 .param/l "ori" 0 4 8, C4<001101>;
P_000001f099fe2a00 .param/l "sgt" 0 4 6, C4<101011>;
P_000001f099fe2a38 .param/l "sll" 0 4 6, C4<000000>;
P_000001f099fe2a70 .param/l "slt" 0 4 5, C4<101010>;
P_000001f099fe2aa8 .param/l "slti" 0 4 8, C4<101010>;
P_000001f099fe2ae0 .param/l "srl" 0 4 6, C4<000010>;
P_000001f099fe2b18 .param/l "sub" 0 4 5, C4<100010>;
P_000001f099fe2b50 .param/l "subu" 0 4 5, C4<100011>;
P_000001f099fe2b88 .param/l "sw" 0 4 8, C4<101011>;
P_000001f099fe2bc0 .param/l "xor_" 0 4 5, C4<100110>;
P_000001f099fe2bf8 .param/l "xori" 0 4 8, C4<001110>;
L_000001f09a043300 .functor NOT 1, v000001f09a00e750_0, C4<0>, C4<0>, C4<0>;
L_000001f09a043290 .functor NOT 1, v000001f09a00e750_0, C4<0>, C4<0>, C4<0>;
L_000001f09a043530 .functor NOT 1, v000001f09a00e750_0, C4<0>, C4<0>, C4<0>;
L_000001f09a042b20 .functor NOT 1, v000001f09a00e750_0, C4<0>, C4<0>, C4<0>;
L_000001f09a042ff0 .functor NOT 1, v000001f09a00e750_0, C4<0>, C4<0>, C4<0>;
L_000001f09a043370 .functor NOT 1, v000001f09a00e750_0, C4<0>, C4<0>, C4<0>;
L_000001f09a043060 .functor NOT 1, v000001f09a00e750_0, C4<0>, C4<0>, C4<0>;
L_000001f09a0430d0 .functor NOT 1, v000001f09a00e750_0, C4<0>, C4<0>, C4<0>;
L_000001f09a042d50 .functor OR 1, v000001f09a00ea70_0, v000001f099fd2a40_0, C4<0>, C4<0>;
L_000001f09a042dc0 .functor OR 1, L_000001f09a091170, L_000001f09a090950, C4<0>, C4<0>;
L_000001f09a043450 .functor AND 1, L_000001f09a0908b0, L_000001f09a0901d0, C4<1>, C4<1>;
L_000001f09a043220 .functor NOT 1, v000001f09a00e750_0, C4<0>, C4<0>, C4<0>;
L_000001f09a0435a0 .functor OR 1, L_000001f09a08fb90, L_000001f09a091530, C4<0>, C4<0>;
L_000001f09a042c00 .functor OR 1, L_000001f09a0435a0, L_000001f09a0915d0, C4<0>, C4<0>;
L_000001f09a043680 .functor OR 1, L_000001f09a08fd70, L_000001f09a0a2d30, C4<0>, C4<0>;
L_000001f09a043610 .functor AND 1, L_000001f09a08fcd0, L_000001f09a043680, C4<1>, C4<1>;
L_000001f09a0427a0 .functor OR 1, L_000001f09a0a17f0, L_000001f09a0a19d0, C4<0>, C4<0>;
L_000001f09a042810 .functor AND 1, L_000001f09a0a1a70, L_000001f09a0427a0, C4<1>, C4<1>;
L_000001f09a042880 .functor NOT 1, L_000001f09a042d50, C4<0>, C4<0>, C4<0>;
v000001f09a0080e0_0 .net "ALUOp", 3 0, v000001f099fd24a0_0;  1 drivers
v000001f09a007320_0 .net "ALUResult", 31 0, v000001f09a006ec0_0;  1 drivers
v000001f09a008220_0 .net "ALUSrc", 0 0, v000001f099fd25e0_0;  1 drivers
v000001f09a009790_0 .net "ALUin2", 31 0, L_000001f09a0a34b0;  1 drivers
v000001f09a00a410_0 .net "MemReadEn", 0 0, v000001f099fd27c0_0;  1 drivers
v000001f09a009150_0 .net "MemWriteEn", 0 0, v000001f099fd2860_0;  1 drivers
v000001f09a009290_0 .net "MemtoReg", 0 0, v000001f099fd2900_0;  1 drivers
v000001f09a00a910_0 .net "PC", 31 0, v000001f09a008040_0;  alias, 1 drivers
v000001f09a0095b0_0 .net "PCPlus1", 31 0, L_000001f09a08fe10;  1 drivers
v000001f09a00a4b0_0 .net "PCsrc", 0 0, v000001f09a007c80_0;  1 drivers
v000001f09a009bf0_0 .net "RegDst", 0 0, v000001f099fd2cc0_0;  1 drivers
v000001f09a00a370_0 .net "RegWriteEn", 0 0, v000001f099fd29a0_0;  1 drivers
v000001f09a0098d0_0 .net "WriteRegister", 4 0, L_000001f09a0906d0;  1 drivers
v000001f09a00a690_0 .net *"_ivl_0", 0 0, L_000001f09a043300;  1 drivers
L_000001f09a0437b0 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000001f09a00a050_0 .net/2u *"_ivl_10", 4 0, L_000001f09a0437b0;  1 drivers
L_000001f09a043ba0 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000001f09a009d30_0 .net *"_ivl_101", 15 0, L_000001f09a043ba0;  1 drivers
v000001f09a00a730_0 .net *"_ivl_102", 31 0, L_000001f09a090090;  1 drivers
L_000001f09a043be8 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001f09a009c90_0 .net *"_ivl_105", 25 0, L_000001f09a043be8;  1 drivers
L_000001f09a043c30 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001f09a009010_0 .net/2u *"_ivl_106", 31 0, L_000001f09a043c30;  1 drivers
v000001f09a009a10_0 .net *"_ivl_108", 0 0, L_000001f09a0908b0;  1 drivers
L_000001f09a043c78 .functor BUFT 1, C4<001000>, C4<0>, C4<0>, C4<0>;
v000001f09a009ab0_0 .net/2u *"_ivl_110", 5 0, L_000001f09a043c78;  1 drivers
v000001f09a009830_0 .net *"_ivl_112", 0 0, L_000001f09a0901d0;  1 drivers
v000001f09a009dd0_0 .net *"_ivl_115", 0 0, L_000001f09a043450;  1 drivers
v000001f09a00ab90_0 .net *"_ivl_116", 47 0, L_000001f09a0909f0;  1 drivers
L_000001f09a043cc0 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000001f09a00a5f0_0 .net *"_ivl_119", 15 0, L_000001f09a043cc0;  1 drivers
L_000001f09a0437f8 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v000001f09a00a0f0_0 .net/2u *"_ivl_12", 5 0, L_000001f09a0437f8;  1 drivers
v000001f09a009e70_0 .net *"_ivl_120", 47 0, L_000001f09a090a90;  1 drivers
L_000001f09a043d08 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000001f09a00a870_0 .net *"_ivl_123", 15 0, L_000001f09a043d08;  1 drivers
v000001f09a00ad70_0 .net *"_ivl_125", 0 0, L_000001f09a090e50;  1 drivers
v000001f09a00a190_0 .net *"_ivl_126", 31 0, L_000001f09a090ef0;  1 drivers
v000001f09a008ed0_0 .net *"_ivl_128", 47 0, L_000001f09a0913f0;  1 drivers
v000001f09a00a550_0 .net *"_ivl_130", 47 0, L_000001f09a091350;  1 drivers
v000001f09a0091f0_0 .net *"_ivl_132", 47 0, L_000001f09a090b30;  1 drivers
v000001f09a00a7d0_0 .net *"_ivl_134", 47 0, L_000001f09a090270;  1 drivers
v000001f09a009330_0 .net *"_ivl_14", 0 0, L_000001f09a00d990;  1 drivers
v000001f09a009fb0_0 .net *"_ivl_140", 0 0, L_000001f09a043220;  1 drivers
L_000001f09a043d98 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001f09a009f10_0 .net/2u *"_ivl_142", 31 0, L_000001f09a043d98;  1 drivers
L_000001f09a043e70 .functor BUFT 1, C4<001100>, C4<0>, C4<0>, C4<0>;
v000001f09a009970_0 .net/2u *"_ivl_146", 5 0, L_000001f09a043e70;  1 drivers
v000001f09a00a230_0 .net *"_ivl_148", 0 0, L_000001f09a08fb90;  1 drivers
L_000001f09a043eb8 .functor BUFT 1, C4<001101>, C4<0>, C4<0>, C4<0>;
v000001f09a00a9b0_0 .net/2u *"_ivl_150", 5 0, L_000001f09a043eb8;  1 drivers
v000001f09a0093d0_0 .net *"_ivl_152", 0 0, L_000001f09a091530;  1 drivers
v000001f09a009b50_0 .net *"_ivl_155", 0 0, L_000001f09a0435a0;  1 drivers
L_000001f09a043f00 .functor BUFT 1, C4<001110>, C4<0>, C4<0>, C4<0>;
v000001f09a00a2d0_0 .net/2u *"_ivl_156", 5 0, L_000001f09a043f00;  1 drivers
v000001f09a00aa50_0 .net *"_ivl_158", 0 0, L_000001f09a0915d0;  1 drivers
L_000001f09a043840 .functor BUFT 1, C4<11111>, C4<0>, C4<0>, C4<0>;
v000001f09a00aaf0_0 .net/2u *"_ivl_16", 4 0, L_000001f09a043840;  1 drivers
v000001f09a00ac30_0 .net *"_ivl_161", 0 0, L_000001f09a042c00;  1 drivers
L_000001f09a043f48 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000001f09a00acd0_0 .net/2u *"_ivl_162", 15 0, L_000001f09a043f48;  1 drivers
v000001f09a009650_0 .net *"_ivl_164", 31 0, L_000001f09a091670;  1 drivers
v000001f09a008f70_0 .net *"_ivl_167", 0 0, L_000001f09a08f7d0;  1 drivers
v000001f09a0090b0_0 .net *"_ivl_168", 15 0, L_000001f09a0904f0;  1 drivers
v000001f09a009470_0 .net *"_ivl_170", 31 0, L_000001f09a08f870;  1 drivers
v000001f09a009510_0 .net *"_ivl_174", 31 0, L_000001f09a08fc30;  1 drivers
L_000001f09a043f90 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001f09a0096f0_0 .net *"_ivl_177", 25 0, L_000001f09a043f90;  1 drivers
L_000001f09a043fd8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001f09a00b5c0_0 .net/2u *"_ivl_178", 31 0, L_000001f09a043fd8;  1 drivers
v000001f09a00c740_0 .net *"_ivl_180", 0 0, L_000001f09a08fcd0;  1 drivers
L_000001f09a044020 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000001f09a00b3e0_0 .net/2u *"_ivl_182", 5 0, L_000001f09a044020;  1 drivers
v000001f09a00c7e0_0 .net *"_ivl_184", 0 0, L_000001f09a08fd70;  1 drivers
L_000001f09a044068 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v000001f09a00c600_0 .net/2u *"_ivl_186", 5 0, L_000001f09a044068;  1 drivers
v000001f09a00c2e0_0 .net *"_ivl_188", 0 0, L_000001f09a0a2d30;  1 drivers
v000001f09a00c380_0 .net *"_ivl_19", 4 0, L_000001f09a00d030;  1 drivers
v000001f09a00b480_0 .net *"_ivl_191", 0 0, L_000001f09a043680;  1 drivers
v000001f09a00b7a0_0 .net *"_ivl_193", 0 0, L_000001f09a043610;  1 drivers
L_000001f09a0440b0 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v000001f09a00c920_0 .net/2u *"_ivl_194", 5 0, L_000001f09a0440b0;  1 drivers
v000001f09a00c880_0 .net *"_ivl_196", 0 0, L_000001f09a0a1890;  1 drivers
L_000001f09a0440f8 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000001f09a00bac0_0 .net/2u *"_ivl_198", 31 0, L_000001f09a0440f8;  1 drivers
L_000001f09a043768 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000001f09a00ba20_0 .net/2u *"_ivl_2", 5 0, L_000001f09a043768;  1 drivers
v000001f09a00bfc0_0 .net *"_ivl_20", 4 0, L_000001f09a00e1b0;  1 drivers
v000001f09a00aee0_0 .net *"_ivl_200", 31 0, L_000001f09a0a2830;  1 drivers
v000001f09a00b520_0 .net *"_ivl_204", 31 0, L_000001f09a0a2dd0;  1 drivers
L_000001f09a044140 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001f09a00c560_0 .net *"_ivl_207", 25 0, L_000001f09a044140;  1 drivers
L_000001f09a044188 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001f09a00b0c0_0 .net/2u *"_ivl_208", 31 0, L_000001f09a044188;  1 drivers
v000001f09a00c9c0_0 .net *"_ivl_210", 0 0, L_000001f09a0a1a70;  1 drivers
L_000001f09a0441d0 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000001f09a00cce0_0 .net/2u *"_ivl_212", 5 0, L_000001f09a0441d0;  1 drivers
v000001f09a00ca60_0 .net *"_ivl_214", 0 0, L_000001f09a0a17f0;  1 drivers
L_000001f09a044218 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v000001f09a00b660_0 .net/2u *"_ivl_216", 5 0, L_000001f09a044218;  1 drivers
v000001f09a00c060_0 .net *"_ivl_218", 0 0, L_000001f09a0a19d0;  1 drivers
v000001f09a00cd80_0 .net *"_ivl_221", 0 0, L_000001f09a0427a0;  1 drivers
v000001f09a00b700_0 .net *"_ivl_223", 0 0, L_000001f09a042810;  1 drivers
L_000001f09a044260 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v000001f09a00b840_0 .net/2u *"_ivl_224", 5 0, L_000001f09a044260;  1 drivers
v000001f09a00b8e0_0 .net *"_ivl_226", 0 0, L_000001f09a0a35f0;  1 drivers
v000001f09a00cb00_0 .net *"_ivl_228", 31 0, L_000001f09a0a2f10;  1 drivers
v000001f09a00bb60_0 .net *"_ivl_24", 0 0, L_000001f09a043530;  1 drivers
L_000001f09a043888 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000001f09a00bde0_0 .net/2u *"_ivl_26", 4 0, L_000001f09a043888;  1 drivers
v000001f09a00c100_0 .net *"_ivl_29", 4 0, L_000001f09a00dd50;  1 drivers
v000001f09a00b980_0 .net *"_ivl_32", 0 0, L_000001f09a042b20;  1 drivers
L_000001f09a0438d0 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000001f09a00c1a0_0 .net/2u *"_ivl_34", 4 0, L_000001f09a0438d0;  1 drivers
v000001f09a00bc00_0 .net *"_ivl_37", 4 0, L_000001f09a00d0d0;  1 drivers
v000001f09a00af80_0 .net *"_ivl_40", 0 0, L_000001f09a042ff0;  1 drivers
L_000001f09a043918 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000001f09a00bca0_0 .net/2u *"_ivl_42", 15 0, L_000001f09a043918;  1 drivers
v000001f09a00c6a0_0 .net *"_ivl_45", 15 0, L_000001f09a08feb0;  1 drivers
v000001f09a00be80_0 .net *"_ivl_48", 0 0, L_000001f09a043370;  1 drivers
v000001f09a00cba0_0 .net *"_ivl_5", 5 0, L_000001f09a00eb10;  1 drivers
L_000001f09a043960 .functor BUFT 1, C4<0000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001f09a00c240_0 .net/2u *"_ivl_50", 36 0, L_000001f09a043960;  1 drivers
L_000001f09a0439a8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001f09a00b020_0 .net/2u *"_ivl_52", 31 0, L_000001f09a0439a8;  1 drivers
v000001f09a00b340_0 .net *"_ivl_55", 4 0, L_000001f09a090590;  1 drivers
v000001f09a00c420_0 .net *"_ivl_56", 36 0, L_000001f09a0910d0;  1 drivers
v000001f09a00c4c0_0 .net *"_ivl_58", 36 0, L_000001f09a090d10;  1 drivers
v000001f09a00b160_0 .net *"_ivl_62", 0 0, L_000001f09a043060;  1 drivers
L_000001f09a0439f0 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000001f09a00cc40_0 .net/2u *"_ivl_64", 5 0, L_000001f09a0439f0;  1 drivers
v000001f09a00bd40_0 .net *"_ivl_67", 5 0, L_000001f09a090c70;  1 drivers
v000001f09a00bf20_0 .net *"_ivl_70", 0 0, L_000001f09a0430d0;  1 drivers
L_000001f09a043a38 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001f09a00b200_0 .net/2u *"_ivl_72", 57 0, L_000001f09a043a38;  1 drivers
L_000001f09a043a80 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001f09a00b2a0_0 .net/2u *"_ivl_74", 31 0, L_000001f09a043a80;  1 drivers
v000001f09a00d170_0 .net *"_ivl_77", 25 0, L_000001f09a090bd0;  1 drivers
v000001f09a00d3f0_0 .net *"_ivl_78", 57 0, L_000001f09a08fff0;  1 drivers
v000001f09a00dc10_0 .net *"_ivl_8", 0 0, L_000001f09a043290;  1 drivers
v000001f09a00ed90_0 .net *"_ivl_80", 57 0, L_000001f09a08f9b0;  1 drivers
L_000001f09a043ac8 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000001f09a00dad0_0 .net/2u *"_ivl_84", 31 0, L_000001f09a043ac8;  1 drivers
L_000001f09a043b10 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v000001f09a00e430_0 .net/2u *"_ivl_88", 5 0, L_000001f09a043b10;  1 drivers
v000001f09a00e890_0 .net *"_ivl_90", 0 0, L_000001f09a091170;  1 drivers
L_000001f09a043b58 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v000001f09a00e9d0_0 .net/2u *"_ivl_92", 5 0, L_000001f09a043b58;  1 drivers
v000001f09a00d490_0 .net *"_ivl_94", 0 0, L_000001f09a090950;  1 drivers
v000001f09a00e110_0 .net *"_ivl_97", 0 0, L_000001f09a042dc0;  1 drivers
v000001f09a00da30_0 .net *"_ivl_98", 47 0, L_000001f09a090130;  1 drivers
v000001f09a00ddf0_0 .net "adderResult", 31 0, L_000001f09a090630;  1 drivers
v000001f09a00d2b0_0 .net "address", 31 0, L_000001f09a090db0;  1 drivers
v000001f09a00ebb0_0 .net "clk", 0 0, L_000001f09a042d50;  alias, 1 drivers
v000001f09a00de90_0 .var "cycles_consumed", 31 0;
v000001f09a00d850_0 .net "extImm", 31 0, L_000001f09a08f910;  1 drivers
v000001f09a00d5d0_0 .net "funct", 5 0, L_000001f09a090810;  1 drivers
v000001f09a00e6b0_0 .net "hlt", 0 0, v000001f099fd2a40_0;  1 drivers
v000001f09a00df30_0 .net "imm", 15 0, L_000001f09a08fa50;  1 drivers
v000001f09a00d8f0_0 .net "immediate", 31 0, L_000001f09a0a1ed0;  1 drivers
v000001f09a00d670_0 .net "input_clk", 0 0, v000001f09a00ea70_0;  1 drivers
v000001f09a00cef0_0 .net "instruction", 31 0, L_000001f09a0903b0;  1 drivers
v000001f09a00e390_0 .net "memoryReadData", 31 0, v000001f09a007e60_0;  1 drivers
v000001f09a00d210_0 .net "nextPC", 31 0, L_000001f09a090f90;  1 drivers
v000001f09a00e4d0_0 .net "opcode", 5 0, L_000001f09a00cf90;  1 drivers
v000001f09a00d350_0 .net "rd", 4 0, L_000001f09a00e2f0;  1 drivers
v000001f09a00db70_0 .net "readData1", 31 0, L_000001f09a0433e0;  1 drivers
v000001f09a00e570_0 .net "readData1_w", 31 0, L_000001f09a0a21f0;  1 drivers
v000001f09a00e930_0 .net "readData2", 31 0, L_000001f09a042b90;  1 drivers
v000001f09a00dfd0_0 .net "rs", 4 0, L_000001f09a00e7f0;  1 drivers
v000001f09a00e250_0 .net "rst", 0 0, v000001f09a00e750_0;  1 drivers
v000001f09a00d530_0 .net "rt", 4 0, L_000001f09a091490;  1 drivers
v000001f09a00d710_0 .net "shamt", 31 0, L_000001f09a08ff50;  1 drivers
v000001f09a00d7b0_0 .net "wire_instruction", 31 0, L_000001f09a0434c0;  1 drivers
v000001f09a00dcb0_0 .net "writeData", 31 0, L_000001f09a0a1cf0;  1 drivers
v000001f09a00e610_0 .net "zero", 0 0, L_000001f09a0a3050;  1 drivers
L_000001f09a00eb10 .part L_000001f09a0903b0, 26, 6;
L_000001f09a00cf90 .functor MUXZ 6, L_000001f09a00eb10, L_000001f09a043768, L_000001f09a043300, C4<>;
L_000001f09a00d990 .cmp/eq 6, L_000001f09a00cf90, L_000001f09a0437f8;
L_000001f09a00d030 .part L_000001f09a0903b0, 11, 5;
L_000001f09a00e1b0 .functor MUXZ 5, L_000001f09a00d030, L_000001f09a043840, L_000001f09a00d990, C4<>;
L_000001f09a00e2f0 .functor MUXZ 5, L_000001f09a00e1b0, L_000001f09a0437b0, L_000001f09a043290, C4<>;
L_000001f09a00dd50 .part L_000001f09a0903b0, 21, 5;
L_000001f09a00e7f0 .functor MUXZ 5, L_000001f09a00dd50, L_000001f09a043888, L_000001f09a043530, C4<>;
L_000001f09a00d0d0 .part L_000001f09a0903b0, 16, 5;
L_000001f09a091490 .functor MUXZ 5, L_000001f09a00d0d0, L_000001f09a0438d0, L_000001f09a042b20, C4<>;
L_000001f09a08feb0 .part L_000001f09a0903b0, 0, 16;
L_000001f09a08fa50 .functor MUXZ 16, L_000001f09a08feb0, L_000001f09a043918, L_000001f09a042ff0, C4<>;
L_000001f09a090590 .part L_000001f09a0903b0, 6, 5;
L_000001f09a0910d0 .concat [ 5 32 0 0], L_000001f09a090590, L_000001f09a0439a8;
L_000001f09a090d10 .functor MUXZ 37, L_000001f09a0910d0, L_000001f09a043960, L_000001f09a043370, C4<>;
L_000001f09a08ff50 .part L_000001f09a090d10, 0, 32;
L_000001f09a090c70 .part L_000001f09a0903b0, 0, 6;
L_000001f09a090810 .functor MUXZ 6, L_000001f09a090c70, L_000001f09a0439f0, L_000001f09a043060, C4<>;
L_000001f09a090bd0 .part L_000001f09a0903b0, 0, 26;
L_000001f09a08fff0 .concat [ 26 32 0 0], L_000001f09a090bd0, L_000001f09a043a80;
L_000001f09a08f9b0 .functor MUXZ 58, L_000001f09a08fff0, L_000001f09a043a38, L_000001f09a0430d0, C4<>;
L_000001f09a090db0 .part L_000001f09a08f9b0, 0, 32;
L_000001f09a08fe10 .arith/sum 32, v000001f09a008040_0, L_000001f09a043ac8;
L_000001f09a091170 .cmp/eq 6, L_000001f09a00cf90, L_000001f09a043b10;
L_000001f09a090950 .cmp/eq 6, L_000001f09a00cf90, L_000001f09a043b58;
L_000001f09a090130 .concat [ 32 16 0 0], L_000001f09a090db0, L_000001f09a043ba0;
L_000001f09a090090 .concat [ 6 26 0 0], L_000001f09a00cf90, L_000001f09a043be8;
L_000001f09a0908b0 .cmp/eq 32, L_000001f09a090090, L_000001f09a043c30;
L_000001f09a0901d0 .cmp/eq 6, L_000001f09a090810, L_000001f09a043c78;
L_000001f09a0909f0 .concat [ 32 16 0 0], L_000001f09a0433e0, L_000001f09a043cc0;
L_000001f09a090a90 .concat [ 32 16 0 0], v000001f09a008040_0, L_000001f09a043d08;
L_000001f09a090e50 .part L_000001f09a08fa50, 15, 1;
LS_000001f09a090ef0_0_0 .concat [ 1 1 1 1], L_000001f09a090e50, L_000001f09a090e50, L_000001f09a090e50, L_000001f09a090e50;
LS_000001f09a090ef0_0_4 .concat [ 1 1 1 1], L_000001f09a090e50, L_000001f09a090e50, L_000001f09a090e50, L_000001f09a090e50;
LS_000001f09a090ef0_0_8 .concat [ 1 1 1 1], L_000001f09a090e50, L_000001f09a090e50, L_000001f09a090e50, L_000001f09a090e50;
LS_000001f09a090ef0_0_12 .concat [ 1 1 1 1], L_000001f09a090e50, L_000001f09a090e50, L_000001f09a090e50, L_000001f09a090e50;
LS_000001f09a090ef0_0_16 .concat [ 1 1 1 1], L_000001f09a090e50, L_000001f09a090e50, L_000001f09a090e50, L_000001f09a090e50;
LS_000001f09a090ef0_0_20 .concat [ 1 1 1 1], L_000001f09a090e50, L_000001f09a090e50, L_000001f09a090e50, L_000001f09a090e50;
LS_000001f09a090ef0_0_24 .concat [ 1 1 1 1], L_000001f09a090e50, L_000001f09a090e50, L_000001f09a090e50, L_000001f09a090e50;
LS_000001f09a090ef0_0_28 .concat [ 1 1 1 1], L_000001f09a090e50, L_000001f09a090e50, L_000001f09a090e50, L_000001f09a090e50;
LS_000001f09a090ef0_1_0 .concat [ 4 4 4 4], LS_000001f09a090ef0_0_0, LS_000001f09a090ef0_0_4, LS_000001f09a090ef0_0_8, LS_000001f09a090ef0_0_12;
LS_000001f09a090ef0_1_4 .concat [ 4 4 4 4], LS_000001f09a090ef0_0_16, LS_000001f09a090ef0_0_20, LS_000001f09a090ef0_0_24, LS_000001f09a090ef0_0_28;
L_000001f09a090ef0 .concat [ 16 16 0 0], LS_000001f09a090ef0_1_0, LS_000001f09a090ef0_1_4;
L_000001f09a0913f0 .concat [ 16 32 0 0], L_000001f09a08fa50, L_000001f09a090ef0;
L_000001f09a091350 .arith/sum 48, L_000001f09a090a90, L_000001f09a0913f0;
L_000001f09a090b30 .functor MUXZ 48, L_000001f09a091350, L_000001f09a0909f0, L_000001f09a043450, C4<>;
L_000001f09a090270 .functor MUXZ 48, L_000001f09a090b30, L_000001f09a090130, L_000001f09a042dc0, C4<>;
L_000001f09a090630 .part L_000001f09a090270, 0, 32;
L_000001f09a090f90 .functor MUXZ 32, L_000001f09a08fe10, L_000001f09a090630, v000001f09a007c80_0, C4<>;
L_000001f09a0903b0 .functor MUXZ 32, L_000001f09a0434c0, L_000001f09a043d98, L_000001f09a043220, C4<>;
L_000001f09a08fb90 .cmp/eq 6, L_000001f09a00cf90, L_000001f09a043e70;
L_000001f09a091530 .cmp/eq 6, L_000001f09a00cf90, L_000001f09a043eb8;
L_000001f09a0915d0 .cmp/eq 6, L_000001f09a00cf90, L_000001f09a043f00;
L_000001f09a091670 .concat [ 16 16 0 0], L_000001f09a08fa50, L_000001f09a043f48;
L_000001f09a08f7d0 .part L_000001f09a08fa50, 15, 1;
LS_000001f09a0904f0_0_0 .concat [ 1 1 1 1], L_000001f09a08f7d0, L_000001f09a08f7d0, L_000001f09a08f7d0, L_000001f09a08f7d0;
LS_000001f09a0904f0_0_4 .concat [ 1 1 1 1], L_000001f09a08f7d0, L_000001f09a08f7d0, L_000001f09a08f7d0, L_000001f09a08f7d0;
LS_000001f09a0904f0_0_8 .concat [ 1 1 1 1], L_000001f09a08f7d0, L_000001f09a08f7d0, L_000001f09a08f7d0, L_000001f09a08f7d0;
LS_000001f09a0904f0_0_12 .concat [ 1 1 1 1], L_000001f09a08f7d0, L_000001f09a08f7d0, L_000001f09a08f7d0, L_000001f09a08f7d0;
L_000001f09a0904f0 .concat [ 4 4 4 4], LS_000001f09a0904f0_0_0, LS_000001f09a0904f0_0_4, LS_000001f09a0904f0_0_8, LS_000001f09a0904f0_0_12;
L_000001f09a08f870 .concat [ 16 16 0 0], L_000001f09a08fa50, L_000001f09a0904f0;
L_000001f09a08f910 .functor MUXZ 32, L_000001f09a08f870, L_000001f09a091670, L_000001f09a042c00, C4<>;
L_000001f09a08fc30 .concat [ 6 26 0 0], L_000001f09a00cf90, L_000001f09a043f90;
L_000001f09a08fcd0 .cmp/eq 32, L_000001f09a08fc30, L_000001f09a043fd8;
L_000001f09a08fd70 .cmp/eq 6, L_000001f09a090810, L_000001f09a044020;
L_000001f09a0a2d30 .cmp/eq 6, L_000001f09a090810, L_000001f09a044068;
L_000001f09a0a1890 .cmp/eq 6, L_000001f09a00cf90, L_000001f09a0440b0;
L_000001f09a0a2830 .functor MUXZ 32, L_000001f09a08f910, L_000001f09a0440f8, L_000001f09a0a1890, C4<>;
L_000001f09a0a1ed0 .functor MUXZ 32, L_000001f09a0a2830, L_000001f09a08ff50, L_000001f09a043610, C4<>;
L_000001f09a0a2dd0 .concat [ 6 26 0 0], L_000001f09a00cf90, L_000001f09a044140;
L_000001f09a0a1a70 .cmp/eq 32, L_000001f09a0a2dd0, L_000001f09a044188;
L_000001f09a0a17f0 .cmp/eq 6, L_000001f09a090810, L_000001f09a0441d0;
L_000001f09a0a19d0 .cmp/eq 6, L_000001f09a090810, L_000001f09a044218;
L_000001f09a0a35f0 .cmp/eq 6, L_000001f09a00cf90, L_000001f09a044260;
L_000001f09a0a2f10 .functor MUXZ 32, L_000001f09a0433e0, v000001f09a008040_0, L_000001f09a0a35f0, C4<>;
L_000001f09a0a21f0 .functor MUXZ 32, L_000001f09a0a2f10, L_000001f09a042b90, L_000001f09a042810, C4<>;
S_000001f099f736f0 .scope module, "ALUMux" "mux2x1" 3 76, 5 1 0, S_000001f099f73560;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_000001f099fdd730 .param/l "size" 0 5 1, +C4<00000000000000000000000000100000>;
L_000001f09a0431b0 .functor NOT 1, v000001f099fd25e0_0, C4<0>, C4<0>, C4<0>;
v000001f099fd2680_0 .net *"_ivl_0", 0 0, L_000001f09a0431b0;  1 drivers
v000001f099fd1a00_0 .net "in1", 31 0, L_000001f09a042b90;  alias, 1 drivers
v000001f099fd2540_0 .net "in2", 31 0, L_000001f09a0a1ed0;  alias, 1 drivers
v000001f099fd2180_0 .net "out", 31 0, L_000001f09a0a34b0;  alias, 1 drivers
v000001f099fd1e60_0 .net "s", 0 0, v000001f099fd25e0_0;  alias, 1 drivers
L_000001f09a0a34b0 .functor MUXZ 32, L_000001f09a0a1ed0, L_000001f09a042b90, L_000001f09a0431b0, C4<>;
S_000001f099f069c0 .scope module, "CU" "controlUnit" 3 61, 6 1 0, S_000001f099f73560;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /OUTPUT 1 "RegDst";
    .port_info 4 /OUTPUT 1 "MemReadEn";
    .port_info 5 /OUTPUT 1 "MemtoReg";
    .port_info 6 /OUTPUT 4 "ALUOp";
    .port_info 7 /OUTPUT 1 "MemWriteEn";
    .port_info 8 /OUTPUT 1 "RegWriteEn";
    .port_info 9 /OUTPUT 1 "ALUSrc";
    .port_info 10 /OUTPUT 1 "hlt";
P_000001f09a040090 .param/l "RType" 0 4 2, C4<000000>;
P_000001f09a0400c8 .param/l "add" 0 4 5, C4<100000>;
P_000001f09a040100 .param/l "addi" 0 4 8, C4<001000>;
P_000001f09a040138 .param/l "addu" 0 4 5, C4<100001>;
P_000001f09a040170 .param/l "and_" 0 4 5, C4<100100>;
P_000001f09a0401a8 .param/l "andi" 0 4 8, C4<001100>;
P_000001f09a0401e0 .param/l "beq" 0 4 10, C4<000100>;
P_000001f09a040218 .param/l "bne" 0 4 10, C4<000101>;
P_000001f09a040250 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_000001f09a040288 .param/l "j" 0 4 12, C4<000010>;
P_000001f09a0402c0 .param/l "jal" 0 4 12, C4<000011>;
P_000001f09a0402f8 .param/l "jr" 0 4 6, C4<001000>;
P_000001f09a040330 .param/l "lw" 0 4 8, C4<100011>;
P_000001f09a040368 .param/l "nor_" 0 4 5, C4<100111>;
P_000001f09a0403a0 .param/l "or_" 0 4 5, C4<100101>;
P_000001f09a0403d8 .param/l "ori" 0 4 8, C4<001101>;
P_000001f09a040410 .param/l "sgt" 0 4 6, C4<101011>;
P_000001f09a040448 .param/l "sll" 0 4 6, C4<000000>;
P_000001f09a040480 .param/l "slt" 0 4 5, C4<101010>;
P_000001f09a0404b8 .param/l "slti" 0 4 8, C4<101010>;
P_000001f09a0404f0 .param/l "srl" 0 4 6, C4<000010>;
P_000001f09a040528 .param/l "sub" 0 4 5, C4<100010>;
P_000001f09a040560 .param/l "subu" 0 4 5, C4<100011>;
P_000001f09a040598 .param/l "sw" 0 4 8, C4<101011>;
P_000001f09a0405d0 .param/l "xor_" 0 4 5, C4<100110>;
P_000001f09a040608 .param/l "xori" 0 4 8, C4<001110>;
v000001f099fd24a0_0 .var "ALUOp", 3 0;
v000001f099fd25e0_0 .var "ALUSrc", 0 0;
v000001f099fd27c0_0 .var "MemReadEn", 0 0;
v000001f099fd2860_0 .var "MemWriteEn", 0 0;
v000001f099fd2900_0 .var "MemtoReg", 0 0;
v000001f099fd2cc0_0 .var "RegDst", 0 0;
v000001f099fd29a0_0 .var "RegWriteEn", 0 0;
v000001f099fd2d60_0 .net "funct", 5 0, L_000001f09a090810;  alias, 1 drivers
v000001f099fd2a40_0 .var "hlt", 0 0;
v000001f099fd34e0_0 .net "opcode", 5 0, L_000001f09a00cf90;  alias, 1 drivers
v000001f099fd2e00_0 .net "rst", 0 0, v000001f09a00e750_0;  alias, 1 drivers
E_000001f099fde070 .event anyedge, v000001f099fd2e00_0, v000001f099fd34e0_0, v000001f099fd2d60_0;
S_000001f09a006ce0 .scope module, "InstMem" "IM" 3 57, 7 1 0, S_000001f099f73560;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /OUTPUT 32 "Data_Out";
P_000001f099fddb70 .param/l "bit_width" 0 7 3, +C4<00000000000000000000000000100000>;
L_000001f09a0434c0 .functor BUFZ 32, L_000001f09a08faf0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001f099fd2ea0_0 .net "Data_Out", 31 0, L_000001f09a0434c0;  alias, 1 drivers
v000001f099fd2fe0 .array "InstMem", 0 1023, 31 0;
v000001f099fd3080_0 .net *"_ivl_0", 31 0, L_000001f09a08faf0;  1 drivers
v000001f099fd3120_0 .net *"_ivl_3", 9 0, L_000001f09a090310;  1 drivers
v000001f099fd31c0_0 .net *"_ivl_4", 11 0, L_000001f09a091030;  1 drivers
L_000001f09a043d50 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001f099fd3440_0 .net *"_ivl_7", 1 0, L_000001f09a043d50;  1 drivers
v000001f099fd1640_0 .net "addr", 31 0, v000001f09a008040_0;  alias, 1 drivers
v000001f099fd18c0_0 .var/i "i", 31 0;
L_000001f09a08faf0 .array/port v000001f099fd2fe0, L_000001f09a091030;
L_000001f09a090310 .part v000001f09a008040_0, 0, 10;
L_000001f09a091030 .concat [ 10 2 0 0], L_000001f09a090310, L_000001f09a043d50;
S_000001f099f06b50 .scope module, "RF" "registerFile" 3 67, 8 1 0, S_000001f099f73560;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "we";
    .port_info 3 /INPUT 5 "readRegister1";
    .port_info 4 /INPUT 5 "readRegister2";
    .port_info 5 /INPUT 5 "writeRegister";
    .port_info 6 /INPUT 32 "writeData";
    .port_info 7 /OUTPUT 32 "readData1";
    .port_info 8 /OUTPUT 32 "readData2";
L_000001f09a0433e0 .functor BUFZ 32, L_000001f09a091210, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001f09a042b90 .functor BUFZ 32, L_000001f09a0912b0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001f099fd1be0_0 .net *"_ivl_0", 31 0, L_000001f09a091210;  1 drivers
v000001f099fd1c80_0 .net *"_ivl_10", 6 0, L_000001f09a090770;  1 drivers
L_000001f09a043e28 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001f099fb3ed0_0 .net *"_ivl_13", 1 0, L_000001f09a043e28;  1 drivers
v000001f099fb4150_0 .net *"_ivl_2", 6 0, L_000001f09a090450;  1 drivers
L_000001f09a043de0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001f09a008360_0 .net *"_ivl_5", 1 0, L_000001f09a043de0;  1 drivers
v000001f09a008400_0 .net *"_ivl_8", 31 0, L_000001f09a0912b0;  1 drivers
v000001f09a007aa0_0 .net "clk", 0 0, L_000001f09a042d50;  alias, 1 drivers
v000001f09a007a00_0 .var/i "i", 31 0;
v000001f09a008cc0_0 .net "readData1", 31 0, L_000001f09a0433e0;  alias, 1 drivers
v000001f09a008860_0 .net "readData2", 31 0, L_000001f09a042b90;  alias, 1 drivers
v000001f09a008c20_0 .net "readRegister1", 4 0, L_000001f09a00e7f0;  alias, 1 drivers
v000001f09a007dc0_0 .net "readRegister2", 4 0, L_000001f09a091490;  alias, 1 drivers
v000001f09a007460 .array "registers", 31 0, 31 0;
v000001f09a008ae0_0 .net "rst", 0 0, v000001f09a00e750_0;  alias, 1 drivers
v000001f09a0075a0_0 .net "we", 0 0, v000001f099fd29a0_0;  alias, 1 drivers
v000001f09a0076e0_0 .net "writeData", 31 0, L_000001f09a0a1cf0;  alias, 1 drivers
v000001f09a0073c0_0 .net "writeRegister", 4 0, L_000001f09a0906d0;  alias, 1 drivers
E_000001f099fdddb0/0 .event negedge, v000001f099fd2e00_0;
E_000001f099fdddb0/1 .event posedge, v000001f09a007aa0_0;
E_000001f099fdddb0 .event/or E_000001f099fdddb0/0, E_000001f099fdddb0/1;
L_000001f09a091210 .array/port v000001f09a007460, L_000001f09a090450;
L_000001f09a090450 .concat [ 5 2 0 0], L_000001f09a00e7f0, L_000001f09a043de0;
L_000001f09a0912b0 .array/port v000001f09a007460, L_000001f09a090770;
L_000001f09a090770 .concat [ 5 2 0 0], L_000001f09a091490, L_000001f09a043e28;
S_000001f099f71390 .scope begin, "Write_on_register_file_block" "Write_on_register_file_block" 8 20, 8 20 0, S_000001f099f06b50;
 .timescale 0 0;
v000001f099fd1b40_0 .var/i "i", 31 0;
S_000001f099f71520 .scope module, "RFMux" "mux2x1" 3 65, 5 1 0, S_000001f099f73560;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "in1";
    .port_info 1 /INPUT 5 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 5 "out";
P_000001f099fde4b0 .param/l "size" 0 5 1, +C4<00000000000000000000000000000101>;
L_000001f09a043140 .functor NOT 1, v000001f099fd2cc0_0, C4<0>, C4<0>, C4<0>;
v000001f09a007b40_0 .net *"_ivl_0", 0 0, L_000001f09a043140;  1 drivers
v000001f09a006f60_0 .net "in1", 4 0, L_000001f09a091490;  alias, 1 drivers
v000001f09a007fa0_0 .net "in2", 4 0, L_000001f09a00e2f0;  alias, 1 drivers
v000001f09a007500_0 .net "out", 4 0, L_000001f09a0906d0;  alias, 1 drivers
v000001f09a0084a0_0 .net "s", 0 0, v000001f099fd2cc0_0;  alias, 1 drivers
L_000001f09a0906d0 .functor MUXZ 5, L_000001f09a00e2f0, L_000001f09a091490, L_000001f09a043140, C4<>;
S_000001f099f5b120 .scope module, "WBMux" "mux2x1" 3 87, 5 1 0, S_000001f099f73560;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_000001f099fde530 .param/l "size" 0 5 1, +C4<00000000000000000000000000100000>;
L_000001f09a042f80 .functor NOT 1, v000001f099fd2900_0, C4<0>, C4<0>, C4<0>;
v000001f09a007780_0 .net *"_ivl_0", 0 0, L_000001f09a042f80;  1 drivers
v000001f09a007d20_0 .net "in1", 31 0, v000001f09a006ec0_0;  alias, 1 drivers
v000001f09a007640_0 .net "in2", 31 0, v000001f09a007e60_0;  alias, 1 drivers
v000001f09a008180_0 .net "out", 31 0, L_000001f09a0a1cf0;  alias, 1 drivers
v000001f09a0082c0_0 .net "s", 0 0, v000001f099fd2900_0;  alias, 1 drivers
L_000001f09a0a1cf0 .functor MUXZ 32, v000001f09a007e60_0, v000001f09a006ec0_0, L_000001f09a042f80, C4<>;
S_000001f099f5b2b0 .scope module, "alu" "ALU" 3 81, 9 1 0, S_000001f099f73560;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "operand1";
    .port_info 1 /INPUT 32 "operand2";
    .port_info 2 /INPUT 4 "opSel";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 1 "zero";
P_000001f099f9e950 .param/l "ADD" 0 9 12, C4<0000>;
P_000001f099f9e988 .param/l "AND" 0 9 12, C4<0010>;
P_000001f099f9e9c0 .param/l "NOR" 0 9 12, C4<0101>;
P_000001f099f9e9f8 .param/l "OR" 0 9 12, C4<0011>;
P_000001f099f9ea30 .param/l "SGT" 0 9 12, C4<0111>;
P_000001f099f9ea68 .param/l "SLL" 0 9 12, C4<1000>;
P_000001f099f9eaa0 .param/l "SLT" 0 9 12, C4<0110>;
P_000001f099f9ead8 .param/l "SRL" 0 9 12, C4<1001>;
P_000001f099f9eb10 .param/l "SUB" 0 9 12, C4<0001>;
P_000001f099f9eb48 .param/l "XOR" 0 9 12, C4<0100>;
P_000001f099f9eb80 .param/l "data_width" 0 9 3, +C4<00000000000000000000000000100000>;
P_000001f099f9ebb8 .param/l "sel_width" 0 9 4, +C4<00000000000000000000000000000100>;
L_000001f09a0442a8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001f09a008540_0 .net/2u *"_ivl_0", 31 0, L_000001f09a0442a8;  1 drivers
v000001f09a008b80_0 .net "opSel", 3 0, v000001f099fd24a0_0;  alias, 1 drivers
v000001f09a008d60_0 .net "operand1", 31 0, L_000001f09a0a21f0;  alias, 1 drivers
v000001f09a0085e0_0 .net "operand2", 31 0, L_000001f09a0a34b0;  alias, 1 drivers
v000001f09a006ec0_0 .var "result", 31 0;
v000001f09a007be0_0 .net "zero", 0 0, L_000001f09a0a3050;  alias, 1 drivers
E_000001f099fddd30 .event anyedge, v000001f099fd24a0_0, v000001f09a008d60_0, v000001f099fd2180_0;
L_000001f09a0a3050 .cmp/eq 32, v000001f09a006ec0_0, L_000001f09a0442a8;
S_000001f099f9ec00 .scope module, "branchcontroller" "BranchController" 3 43, 10 1 0, S_000001f099f73560;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /INPUT 32 "operand1";
    .port_info 3 /INPUT 32 "operand2";
    .port_info 4 /INPUT 1 "rst";
    .port_info 5 /OUTPUT 1 "PCsrc";
P_000001f09a041660 .param/l "RType" 0 4 2, C4<000000>;
P_000001f09a041698 .param/l "add" 0 4 5, C4<100000>;
P_000001f09a0416d0 .param/l "addi" 0 4 8, C4<001000>;
P_000001f09a041708 .param/l "addu" 0 4 5, C4<100001>;
P_000001f09a041740 .param/l "and_" 0 4 5, C4<100100>;
P_000001f09a041778 .param/l "andi" 0 4 8, C4<001100>;
P_000001f09a0417b0 .param/l "beq" 0 4 10, C4<000100>;
P_000001f09a0417e8 .param/l "bne" 0 4 10, C4<000101>;
P_000001f09a041820 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_000001f09a041858 .param/l "j" 0 4 12, C4<000010>;
P_000001f09a041890 .param/l "jal" 0 4 12, C4<000011>;
P_000001f09a0418c8 .param/l "jr" 0 4 6, C4<001000>;
P_000001f09a041900 .param/l "lw" 0 4 8, C4<100011>;
P_000001f09a041938 .param/l "nor_" 0 4 5, C4<100111>;
P_000001f09a041970 .param/l "or_" 0 4 5, C4<100101>;
P_000001f09a0419a8 .param/l "ori" 0 4 8, C4<001101>;
P_000001f09a0419e0 .param/l "sgt" 0 4 6, C4<101011>;
P_000001f09a041a18 .param/l "sll" 0 4 6, C4<000000>;
P_000001f09a041a50 .param/l "slt" 0 4 5, C4<101010>;
P_000001f09a041a88 .param/l "slti" 0 4 8, C4<101010>;
P_000001f09a041ac0 .param/l "srl" 0 4 6, C4<000010>;
P_000001f09a041af8 .param/l "sub" 0 4 5, C4<100010>;
P_000001f09a041b30 .param/l "subu" 0 4 5, C4<100011>;
P_000001f09a041b68 .param/l "sw" 0 4 8, C4<101011>;
P_000001f09a041ba0 .param/l "xor_" 0 4 5, C4<100110>;
P_000001f09a041bd8 .param/l "xori" 0 4 8, C4<001110>;
v000001f09a007c80_0 .var "PCsrc", 0 0;
v000001f09a008680_0 .net "funct", 5 0, L_000001f09a090810;  alias, 1 drivers
v000001f09a007820_0 .net "opcode", 5 0, L_000001f09a00cf90;  alias, 1 drivers
v000001f09a008720_0 .net "operand1", 31 0, L_000001f09a0433e0;  alias, 1 drivers
v000001f09a007000_0 .net "operand2", 31 0, L_000001f09a0a34b0;  alias, 1 drivers
v000001f09a0087c0_0 .net "rst", 0 0, v000001f09a00e750_0;  alias, 1 drivers
E_000001f099fdd7f0/0 .event anyedge, v000001f099fd2e00_0, v000001f099fd34e0_0, v000001f09a008cc0_0, v000001f099fd2180_0;
E_000001f099fdd7f0/1 .event anyedge, v000001f099fd2d60_0;
E_000001f099fdd7f0 .event/or E_000001f099fdd7f0/0, E_000001f099fdd7f0/1;
S_000001f09a041c20 .scope module, "dataMem" "DM" 3 85, 11 1 0, S_000001f099f73560;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "address";
    .port_info 1 /INPUT 1 "clock";
    .port_info 2 /INPUT 32 "data";
    .port_info 3 /INPUT 1 "rden";
    .port_info 4 /INPUT 1 "wren";
    .port_info 5 /OUTPUT 32 "q";
v000001f09a008900 .array "DataMem", 0 1023, 31 0;
v000001f09a0089a0_0 .net "address", 31 0, v000001f09a006ec0_0;  alias, 1 drivers
v000001f09a0070a0_0 .net "clock", 0 0, L_000001f09a042880;  1 drivers
v000001f09a008a40_0 .net "data", 31 0, L_000001f09a042b90;  alias, 1 drivers
v000001f09a007140_0 .var/i "i", 31 0;
v000001f09a007e60_0 .var "q", 31 0;
v000001f09a0078c0_0 .net "rden", 0 0, v000001f099fd27c0_0;  alias, 1 drivers
v000001f09a007960_0 .net "wren", 0 0, v000001f099fd2860_0;  alias, 1 drivers
E_000001f099fddcf0 .event posedge, v000001f09a0070a0_0;
S_000001f09a041db0 .scope module, "pc" "programCounter" 3 54, 12 1 0, S_000001f099f73560;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "PCin";
    .port_info 3 /OUTPUT 32 "PCout";
P_000001f099fdda70 .param/l "initialaddr" 0 12 10, +C4<11111111111111111111111111111111>;
v000001f09a007f00_0 .net "PCin", 31 0, L_000001f09a090f90;  alias, 1 drivers
v000001f09a008040_0 .var "PCout", 31 0;
v000001f09a007280_0 .net "clk", 0 0, L_000001f09a042d50;  alias, 1 drivers
v000001f09a0071e0_0 .net "rst", 0 0, v000001f09a00e750_0;  alias, 1 drivers
    .scope S_000001f099f9ec00;
T_0 ;
    %wait E_000001f099fdd7f0;
    %load/vec4 v000001f09a0087c0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001f09a007c80_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v000001f09a007820_0;
    %cmpi/e 4, 0, 6;
    %flag_get/vec4 4;
    %jmp/0 T_0.6, 4;
    %load/vec4 v000001f09a008720_0;
    %load/vec4 v000001f09a007000_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.6;
    %flag_set/vec4 8;
    %jmp/1 T_0.5, 8;
    %load/vec4 v000001f09a007820_0;
    %cmpi/e 5, 0, 6;
    %flag_get/vec4 4;
    %jmp/0 T_0.7, 4;
    %load/vec4 v000001f09a008720_0;
    %load/vec4 v000001f09a007000_0;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_0.7;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_0.5;
    %jmp/1 T_0.4, 8;
    %load/vec4 v000001f09a007820_0;
    %cmpi/e 2, 0, 6;
    %flag_or 8, 4;
T_0.4;
    %jmp/1 T_0.3, 8;
    %load/vec4 v000001f09a007820_0;
    %cmpi/e 3, 0, 6;
    %flag_or 8, 4;
T_0.3;
    %flag_get/vec4 8;
    %jmp/1 T_0.2, 8;
    %load/vec4 v000001f09a007820_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_0.8, 4;
    %load/vec4 v000001f09a008680_0;
    %pushi/vec4 8, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.8;
    %or;
T_0.2;
    %assign/vec4 v000001f09a007c80_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_000001f09a041db0;
T_1 ;
    %wait E_000001f099fdddb0;
    %load/vec4 v000001f09a0071e0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v000001f09a008040_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v000001f09a007f00_0;
    %assign/vec4 v000001f09a008040_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_000001f09a006ce0;
T_2 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001f099fd18c0_0, 0, 32;
T_2.0 ;
    %load/vec4 v000001f099fd18c0_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_2.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000001f099fd18c0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001f099fd2fe0, 0, 4;
    %load/vec4 v000001f099fd18c0_0;
    %addi 1, 0, 32;
    %store/vec4 v000001f099fd18c0_0, 0, 32;
    %jmp T_2.0;
T_2.1 ;
    %pushi/vec4 536936458, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001f099fd2fe0, 0, 4;
    %pushi/vec4 872546315, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001f099fd2fe0, 0, 4;
    %pushi/vec4 939720716, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001f099fd2fe0, 0, 4;
    %pushi/vec4 2236448, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001f099fd2fe0, 0, 4;
    %pushi/vec4 8595490, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001f099fd2fe0, 0, 4;
    %pushi/vec4 2306084, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001f099fd2fe0, 0, 4;
    %pushi/vec4 4405285, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001f099fd2fe0, 0, 4;
    %pushi/vec4 4407335, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001f099fd2fe0, 0, 4;
    %pushi/vec4 2246694, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001f099fd2fe0, 0, 4;
    %pushi/vec4 2248746, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001f099fd2fe0, 0, 4;
    %pushi/vec4 6379563, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001f099fd2fe0, 0, 4;
    %pushi/vec4 90240, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001f099fd2fe0, 0, 4;
    %pushi/vec4 157762, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001f099fd2fe0, 0, 4;
    %pushi/vec4 2349727744, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001f099fd2fe0, 0, 4;
    %pushi/vec4 2885943296, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001f099fd2fe0, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001f099fd2fe0, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 999, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001f099fd2fe0, 0, 4;
    %pushi/vec4 538968063, 0, 32;
    %ix/load 3, 1000, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001f099fd2fe0, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 1001, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001f099fd2fe0, 0, 4;
    %end;
    .thread T_2;
    .scope S_000001f099f069c0;
T_3 ;
    %wait E_000001f099fde070;
    %load/vec4 v000001f099fd2e00_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 11;
    %split/vec4 1;
    %assign/vec4 v000001f099fd2a40_0, 0;
    %split/vec4 4;
    %assign/vec4 v000001f099fd24a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001f099fd25e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001f099fd29a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001f099fd2860_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001f099fd2900_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001f099fd27c0_0, 0;
    %assign/vec4 v000001f099fd2cc0_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %pushi/vec4 0, 0, 11;
    %split/vec4 1;
    %store/vec4 v000001f099fd2a40_0, 0, 1;
    %split/vec4 4;
    %store/vec4 v000001f099fd24a0_0, 0, 4;
    %split/vec4 1;
    %store/vec4 v000001f099fd25e0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001f099fd29a0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001f099fd2860_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001f099fd2900_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001f099fd27c0_0, 0, 1;
    %store/vec4 v000001f099fd2cc0_0, 0, 1;
    %load/vec4 v000001f099fd34e0_0;
    %dup/vec4;
    %pushi/vec4 63, 0, 6;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_3.8, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_3.9, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_3.10, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.11, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.12, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_3.13, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_3.14, 6;
    %jmp T_3.16;
T_3.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001f099fd2a40_0, 0;
    %jmp T_3.16;
T_3.3 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001f099fd2cc0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001f099fd29a0_0, 0;
    %load/vec4 v000001f099fd2d60_0;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.17, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_3.18, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_3.19, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_3.20, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.21, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_3.22, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_3.23, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_3.24, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 6;
    %cmp/u;
    %jmp/1 T_3.25, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.26, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.27, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.28, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.29, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.30, 6;
    %jmp T_3.31;
T_3.17 ;
    %jmp T_3.31;
T_3.18 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001f099fd24a0_0, 0;
    %jmp T_3.31;
T_3.19 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001f099fd24a0_0, 0;
    %jmp T_3.31;
T_3.20 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000001f099fd24a0_0, 0;
    %jmp T_3.31;
T_3.21 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000001f099fd24a0_0, 0;
    %jmp T_3.31;
T_3.22 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v000001f099fd24a0_0, 0;
    %jmp T_3.31;
T_3.23 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v000001f099fd24a0_0, 0;
    %jmp T_3.31;
T_3.24 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v000001f099fd24a0_0, 0;
    %jmp T_3.31;
T_3.25 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v000001f099fd24a0_0, 0;
    %jmp T_3.31;
T_3.26 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v000001f099fd24a0_0, 0;
    %jmp T_3.31;
T_3.27 ;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v000001f099fd24a0_0, 0;
    %jmp T_3.31;
T_3.28 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001f099fd25e0_0, 0;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v000001f099fd24a0_0, 0;
    %jmp T_3.31;
T_3.29 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001f099fd25e0_0, 0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v000001f099fd24a0_0, 0;
    %jmp T_3.31;
T_3.30 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001f099fd24a0_0, 0;
    %jmp T_3.31;
T_3.31 ;
    %pop/vec4 1;
    %jmp T_3.16;
T_3.4 ;
    %jmp T_3.16;
T_3.5 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001f099fd29a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001f099fd2cc0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001f099fd25e0_0, 0;
    %jmp T_3.16;
T_3.6 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001f099fd29a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001f099fd2cc0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001f099fd25e0_0, 0;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v000001f099fd24a0_0, 0;
    %jmp T_3.16;
T_3.7 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001f099fd29a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001f099fd25e0_0, 0;
    %jmp T_3.16;
T_3.8 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v000001f099fd24a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001f099fd29a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001f099fd25e0_0, 0;
    %jmp T_3.16;
T_3.9 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v000001f099fd24a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001f099fd29a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001f099fd25e0_0, 0;
    %jmp T_3.16;
T_3.10 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v000001f099fd24a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001f099fd29a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001f099fd25e0_0, 0;
    %jmp T_3.16;
T_3.11 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001f099fd27c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001f099fd29a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001f099fd25e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001f099fd2900_0, 0;
    %jmp T_3.16;
T_3.12 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001f099fd2860_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001f099fd25e0_0, 0;
    %jmp T_3.16;
T_3.13 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000001f099fd24a0_0, 0;
    %jmp T_3.16;
T_3.14 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000001f099fd24a0_0, 0;
    %jmp T_3.16;
T_3.16 ;
    %pop/vec4 1;
T_3.1 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_000001f099f06b50;
T_4 ;
    %wait E_000001f099fdddb0;
    %fork t_1, S_000001f099f71390;
    %jmp t_0;
    .scope S_000001f099f71390;
t_1 ;
    %load/vec4 v000001f09a008ae0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001f099fd1b40_0, 0, 32;
T_4.2 ;
    %load/vec4 v000001f099fd1b40_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_4.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000001f099fd1b40_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001f09a007460, 0, 4;
    %load/vec4 v000001f099fd1b40_0;
    %addi 1, 0, 32;
    %store/vec4 v000001f099fd1b40_0, 0, 32;
    %jmp T_4.2;
T_4.3 ;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v000001f09a0075a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.4, 8;
    %load/vec4 v000001f09a0076e0_0;
    %load/vec4 v000001f09a0073c0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001f09a007460, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001f09a007460, 0, 4;
T_4.4 ;
T_4.1 ;
    %end;
    .scope S_000001f099f06b50;
t_0 %join;
    %jmp T_4;
    .thread T_4;
    .scope S_000001f099f06b50;
T_5 ;
    %delay 200004, 0;
    %vpi_call 8 43 "$display", "Register file content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001f09a007a00_0, 0, 32;
T_5.0 ;
    %load/vec4 v000001f09a007a00_0;
    %cmpi/s 31, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_5.1, 5;
    %load/vec4 v000001f09a007a00_0;
    %ix/getv/s 4, v000001f09a007a00_0;
    %load/vec4a v000001f09a007460, 4;
    %ix/getv/s 4, v000001f09a007a00_0;
    %load/vec4a v000001f09a007460, 4;
    %vpi_call 8 45 "$display", "index = %d , reg_out : signed = %d , unsigned = %d", S<2,vec4,u32>, S<1,vec4,s32>, S<0,vec4,u32> {3 0 0};
    %load/vec4 v000001f09a007a00_0;
    %addi 1, 0, 32;
    %store/vec4 v000001f09a007a00_0, 0, 32;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_000001f099f5b2b0;
T_6 ;
    %wait E_000001f099fddd30;
    %load/vec4 v000001f09a008b80_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_6.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_6.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_6.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_6.9, 6;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v000001f09a006ec0_0, 0;
    %jmp T_6.11;
T_6.0 ;
    %load/vec4 v000001f09a008d60_0;
    %load/vec4 v000001f09a0085e0_0;
    %add;
    %assign/vec4 v000001f09a006ec0_0, 0;
    %jmp T_6.11;
T_6.1 ;
    %load/vec4 v000001f09a008d60_0;
    %load/vec4 v000001f09a0085e0_0;
    %sub;
    %assign/vec4 v000001f09a006ec0_0, 0;
    %jmp T_6.11;
T_6.2 ;
    %load/vec4 v000001f09a008d60_0;
    %load/vec4 v000001f09a0085e0_0;
    %and;
    %assign/vec4 v000001f09a006ec0_0, 0;
    %jmp T_6.11;
T_6.3 ;
    %load/vec4 v000001f09a008d60_0;
    %load/vec4 v000001f09a0085e0_0;
    %or;
    %assign/vec4 v000001f09a006ec0_0, 0;
    %jmp T_6.11;
T_6.4 ;
    %load/vec4 v000001f09a008d60_0;
    %load/vec4 v000001f09a0085e0_0;
    %xor;
    %assign/vec4 v000001f09a006ec0_0, 0;
    %jmp T_6.11;
T_6.5 ;
    %load/vec4 v000001f09a008d60_0;
    %load/vec4 v000001f09a0085e0_0;
    %or;
    %inv;
    %assign/vec4 v000001f09a006ec0_0, 0;
    %jmp T_6.11;
T_6.6 ;
    %load/vec4 v000001f09a008d60_0;
    %load/vec4 v000001f09a0085e0_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_6.12, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.13, 8;
T_6.12 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.13, 8;
 ; End of false expr.
    %blend;
T_6.13;
    %assign/vec4 v000001f09a006ec0_0, 0;
    %jmp T_6.11;
T_6.7 ;
    %load/vec4 v000001f09a0085e0_0;
    %load/vec4 v000001f09a008d60_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_6.14, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.15, 8;
T_6.14 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.15, 8;
 ; End of false expr.
    %blend;
T_6.15;
    %assign/vec4 v000001f09a006ec0_0, 0;
    %jmp T_6.11;
T_6.8 ;
    %load/vec4 v000001f09a008d60_0;
    %ix/getv 4, v000001f09a0085e0_0;
    %shiftl 4;
    %assign/vec4 v000001f09a006ec0_0, 0;
    %jmp T_6.11;
T_6.9 ;
    %load/vec4 v000001f09a008d60_0;
    %ix/getv 4, v000001f09a0085e0_0;
    %shiftr 4;
    %assign/vec4 v000001f09a006ec0_0, 0;
    %jmp T_6.11;
T_6.11 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_000001f09a041c20;
T_7 ;
    %wait E_000001f099fddcf0;
    %load/vec4 v000001f09a0078c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v000001f09a0089a0_0;
    %parti/s 10, 0, 2;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v000001f09a008900, 4;
    %assign/vec4 v000001f09a007e60_0, 0;
T_7.0 ;
    %load/vec4 v000001f09a007960_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v000001f09a008a40_0;
    %ix/getv 3, v000001f09a0089a0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001f09a008900, 0, 4;
T_7.2 ;
    %jmp T_7;
    .thread T_7;
    .scope S_000001f09a041c20;
T_8 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001f09a007140_0, 0, 32;
T_8.0 ;
    %load/vec4 v000001f09a007140_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_8.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000001f09a007140_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001f09a008900, 0, 4;
    %load/vec4 v000001f09a007140_0;
    %addi 1, 0, 32;
    %store/vec4 v000001f09a007140_0, 0, 32;
    %jmp T_8.0;
T_8.1 ;
    %pushi/vec4 5, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001f09a008900, 0, 4;
    %end;
    .thread T_8;
    .scope S_000001f09a041c20;
T_9 ;
    %delay 200004, 0;
    %vpi_call 11 44 "$display", "Data Memory Content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001f09a007140_0, 0, 32;
T_9.0 ;
    %load/vec4 v000001f09a007140_0;
    %cmpi/s 50, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_9.1, 5;
    %ix/getv/s 4, v000001f09a007140_0;
    %load/vec4a v000001f09a008900, 4;
    %vpi_call 11 46 "$display", "Mem[%d] = %d", &PV<v000001f09a007140_0, 0, 6>, S<0,vec4,s32> {1 0 0};
    %load/vec4 v000001f09a007140_0;
    %addi 1, 0, 32;
    %store/vec4 v000001f09a007140_0, 0, 32;
    %jmp T_9.0;
T_9.1 ;
    %end;
    .thread T_9;
    .scope S_000001f099f73560;
T_10 ;
    %wait E_000001f099fdddb0;
    %load/vec4 v000001f09a00e250_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001f09a00de90_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v000001f09a00de90_0;
    %addi 1, 0, 32;
    %assign/vec4 v000001f09a00de90_0, 0;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_000001f099fc8500;
T_11 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001f09a00ea70_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001f09a00e750_0, 0, 1;
    %end;
    .thread T_11;
    .scope S_000001f099fc8500;
T_12 ;
    %delay 1, 0;
    %load/vec4 v000001f09a00ea70_0;
    %inv;
    %assign/vec4 v000001f09a00ea70_0, 0;
    %jmp T_12;
    .thread T_12;
    .scope S_000001f099fc8500;
T_13 ;
    %vpi_call 2 39 "$dumpfile", "./DataManipulation/SingleCycle_WaveForm.vcd" {0 0 0};
    %vpi_call 2 40 "$dumpvars" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f09a00e750_0, 0, 1;
    %delay 4, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001f09a00e750_0, 0, 1;
    %delay 200001, 0;
    %vpi_call 2 53 "$display", "Number of cycles consumed: %d", v000001f09a00ec50_0 {0 0 0};
    %vpi_call 2 54 "$finish" {0 0 0};
    %end;
    .thread T_13;
# The file index is used to find the file name in the following table.
:file_names 13;
    "N/A";
    "<interactive>";
    "../singlecycle/SiliCore_Qualifying_code/SingleCycle_sim.v";
    "../singlecycle/SiliCore_Qualifying_code//SC_CPU.v";
    "../singlecycle/SiliCore_Qualifying_code//opcodes.txt";
    "../singlecycle/SiliCore_Qualifying_code//mux2x1.v";
    "../singlecycle/SiliCore_Qualifying_code//controlUnit.v";
    "../singlecycle/SiliCore_Qualifying_code//IM.v";
    "../singlecycle/SiliCore_Qualifying_code//registerFile.v";
    "../singlecycle/SiliCore_Qualifying_code//ALU.v";
    "../singlecycle/SiliCore_Qualifying_code//BranchController.v";
    "../singlecycle/SiliCore_Qualifying_code//DM.v";
    "../singlecycle/SiliCore_Qualifying_code//programCounter.v";
