// Generated by CIRCT firtool-1.30.0
// Standard header to adapt well known macros to our needs.
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_REG_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_REG_INIT
`endif // not def RANDOMIZE
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_MEM_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_MEM_INIT
`endif // not def RANDOMIZE

// RANDOM may be set to an expression that produces a 32-bit random unsigned value.
`ifndef RANDOM
  `define RANDOM $random
`endif // not def RANDOM

// Users can define 'PRINTF_COND' to add an extra gate to prints.
`ifndef PRINTF_COND_
  `ifdef PRINTF_COND
    `define PRINTF_COND_ (`PRINTF_COND)
  `else  // PRINTF_COND
    `define PRINTF_COND_ 1
  `endif // PRINTF_COND
`endif // not def PRINTF_COND_

// Users can define 'ASSERT_VERBOSE_COND' to add an extra gate to assert error printing.
`ifndef ASSERT_VERBOSE_COND_
  `ifdef ASSERT_VERBOSE_COND
    `define ASSERT_VERBOSE_COND_ (`ASSERT_VERBOSE_COND)
  `else  // ASSERT_VERBOSE_COND
    `define ASSERT_VERBOSE_COND_ 1
  `endif // ASSERT_VERBOSE_COND
`endif // not def ASSERT_VERBOSE_COND_

// Users can define 'STOP_COND' to add an extra gate to stop conditions.
`ifndef STOP_COND_
  `ifdef STOP_COND
    `define STOP_COND_ (`STOP_COND)
  `else  // STOP_COND
    `define STOP_COND_ 1
  `endif // STOP_COND
`endif // not def STOP_COND_

// Users can define INIT_RANDOM as general code that gets injected into the
// initializer block for modules with registers.
`ifndef INIT_RANDOM
  `define INIT_RANDOM
`endif // not def INIT_RANDOM

// If using random initialization, you can also define RANDOMIZE_DELAY to
// customize the delay used, otherwise 0.002 is used.
`ifndef RANDOMIZE_DELAY
  `define RANDOMIZE_DELAY 0.002
`endif // not def RANDOMIZE_DELAY

// Define INIT_RANDOM_PROLOG_ for use in our modules below.
`ifndef INIT_RANDOM_PROLOG_
  `ifdef RANDOMIZE
    `ifdef VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM
    `else  // VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM #`RANDOMIZE_DELAY begin end
    `endif // VERILATOR
  `else  // RANDOMIZE
    `define INIT_RANDOM_PROLOG_
  `endif // RANDOMIZE
`endif // not def INIT_RANDOM_PROLOG_

module DCache(
  input         clock,
                reset,
                auto_out_a_ready,
                auto_out_b_valid,
  input  [1:0]  auto_out_b_bits_param,
  input  [3:0]  auto_out_b_bits_size,
  input         auto_out_b_bits_source,
  input  [31:0] auto_out_b_bits_address,
  input         auto_out_c_ready,
                auto_out_d_valid,
  input  [2:0]  auto_out_d_bits_opcode,
  input  [1:0]  auto_out_d_bits_param,
  input  [3:0]  auto_out_d_bits_size,
  input         auto_out_d_bits_source,
  input  [2:0]  auto_out_d_bits_sink,
  input         auto_out_d_bits_denied,
  input  [63:0] auto_out_d_bits_data,
  input         auto_out_e_ready,
                io_cpu_req_valid,
  input  [33:0] io_cpu_req_bits_addr,
  input  [5:0]  io_cpu_req_bits_tag,
  input  [4:0]  io_cpu_req_bits_cmd,
  input  [1:0]  io_cpu_req_bits_size,
  input         io_cpu_req_bits_signed,
  input  [1:0]  io_cpu_req_bits_dprv,
  input         io_cpu_req_bits_dv,
                io_cpu_s1_kill,
  input  [63:0] io_cpu_s1_data_data,
  input  [7:0]  io_cpu_s1_data_mask,
  input         io_ptw_status_debug,
                io_ptw_pmp_0_cfg_l,
  input  [1:0]  io_ptw_pmp_0_cfg_a,
  input         io_ptw_pmp_0_cfg_w,
                io_ptw_pmp_0_cfg_r,
  input  [29:0] io_ptw_pmp_0_addr,
  input  [31:0] io_ptw_pmp_0_mask,
  input         io_ptw_pmp_1_cfg_l,
  input  [1:0]  io_ptw_pmp_1_cfg_a,
  input         io_ptw_pmp_1_cfg_w,
                io_ptw_pmp_1_cfg_r,
  input  [29:0] io_ptw_pmp_1_addr,
  input  [31:0] io_ptw_pmp_1_mask,
  input         io_ptw_pmp_2_cfg_l,
  input  [1:0]  io_ptw_pmp_2_cfg_a,
  input         io_ptw_pmp_2_cfg_w,
                io_ptw_pmp_2_cfg_r,
  input  [29:0] io_ptw_pmp_2_addr,
  input  [31:0] io_ptw_pmp_2_mask,
  input         io_ptw_pmp_3_cfg_l,
  input  [1:0]  io_ptw_pmp_3_cfg_a,
  input         io_ptw_pmp_3_cfg_w,
                io_ptw_pmp_3_cfg_r,
  input  [29:0] io_ptw_pmp_3_addr,
  input  [31:0] io_ptw_pmp_3_mask,
  input         io_ptw_pmp_4_cfg_l,
  input  [1:0]  io_ptw_pmp_4_cfg_a,
  input         io_ptw_pmp_4_cfg_w,
                io_ptw_pmp_4_cfg_r,
  input  [29:0] io_ptw_pmp_4_addr,
  input  [31:0] io_ptw_pmp_4_mask,
  input         io_ptw_pmp_5_cfg_l,
  input  [1:0]  io_ptw_pmp_5_cfg_a,
  input         io_ptw_pmp_5_cfg_w,
                io_ptw_pmp_5_cfg_r,
  input  [29:0] io_ptw_pmp_5_addr,
  input  [31:0] io_ptw_pmp_5_mask,
  input         io_ptw_pmp_6_cfg_l,
  input  [1:0]  io_ptw_pmp_6_cfg_a,
  input         io_ptw_pmp_6_cfg_w,
                io_ptw_pmp_6_cfg_r,
  input  [29:0] io_ptw_pmp_6_addr,
  input  [31:0] io_ptw_pmp_6_mask,
  input         io_ptw_pmp_7_cfg_l,
  input  [1:0]  io_ptw_pmp_7_cfg_a,
  input         io_ptw_pmp_7_cfg_w,
                io_ptw_pmp_7_cfg_r,
  input  [29:0] io_ptw_pmp_7_addr,
  input  [31:0] io_ptw_pmp_7_mask,
  output        auto_out_a_valid,
  output [2:0]  auto_out_a_bits_opcode,
                auto_out_a_bits_param,
  output [3:0]  auto_out_a_bits_size,
  output        auto_out_a_bits_source,
  output [31:0] auto_out_a_bits_address,
  output [7:0]  auto_out_a_bits_mask,
  output [63:0] auto_out_a_bits_data,
  output        auto_out_b_ready,
                auto_out_c_valid,
  output [2:0]  auto_out_c_bits_opcode,
                auto_out_c_bits_param,
  output [3:0]  auto_out_c_bits_size,
  output        auto_out_c_bits_source,
  output [31:0] auto_out_c_bits_address,
  output [63:0] auto_out_c_bits_data,
  output        auto_out_d_ready,
                auto_out_e_valid,
  output [2:0]  auto_out_e_bits_sink,
  output        io_cpu_req_ready,
                io_cpu_s2_nack,
                io_cpu_resp_valid,
  output [33:0] io_cpu_resp_bits_addr,
  output [5:0]  io_cpu_resp_bits_tag,
  output [4:0]  io_cpu_resp_bits_cmd,
  output [1:0]  io_cpu_resp_bits_size,
  output        io_cpu_resp_bits_signed,
  output [1:0]  io_cpu_resp_bits_dprv,
  output        io_cpu_resp_bits_dv,
  output [63:0] io_cpu_resp_bits_data,
  output [7:0]  io_cpu_resp_bits_mask,
  output        io_cpu_resp_bits_replay,
                io_cpu_resp_bits_has_data,
  output [63:0] io_cpu_resp_bits_data_word_bypass,
                io_cpu_resp_bits_data_raw,
                io_cpu_resp_bits_store_data,
  output        io_cpu_replay_next,
                io_cpu_s2_xcpt_ma_ld,
                io_cpu_s2_xcpt_ma_st,
                io_cpu_s2_xcpt_pf_ld,
                io_cpu_s2_xcpt_pf_st,
                io_cpu_s2_xcpt_gf_ld,
                io_cpu_s2_xcpt_gf_st,
                io_cpu_s2_xcpt_ae_ld,
                io_cpu_s2_xcpt_ae_st,
                io_cpu_ordered,
                io_cpu_perf_release,
                io_cpu_perf_grant
);

  wire             _io_cpu_s2_xcpt_ma_st_output;	// @[DCache.scala:909:24]
  wire             _io_cpu_s2_xcpt_ma_ld_output;	// @[DCache.scala:909:24]
  wire             _io_cpu_s2_xcpt_ae_st_output;	// @[DCache.scala:909:24]
  wire             _io_cpu_s2_xcpt_ae_ld_output;	// @[DCache.scala:909:24]
  wire             _io_cpu_s2_xcpt_gf_st_output;	// @[DCache.scala:909:24]
  wire             _io_cpu_s2_xcpt_gf_ld_output;	// @[DCache.scala:909:24]
  wire             _io_cpu_s2_xcpt_pf_st_output;	// @[DCache.scala:909:24]
  wire             _io_cpu_s2_xcpt_pf_ld_output;	// @[DCache.scala:909:24]
  wire [21:0]      metaArb_io_in_7_bits_data;	// @[DCache.scala:890:97]
  wire             metaArb_io_in_4_valid;	// @[package.scala:73:59]
  wire [11:0]      _GEN;	// @[DCache.scala:880:72]
  wire             dataArb_io_in_2_valid;	// @[DCache.scala:877:41]
  wire [3:0]       tl_out_c_bits_size;	// @[DCache.scala:836:48, :840:102, :841:52]
  wire [2:0]       tl_out_c_bits_opcode;	// @[DCache.scala:836:48, :840:102, :841:52]
  wire             tl_out_c_valid;	// @[DCache.scala:801:21, :827:47, :828:22, :831:48, :832:22]
  wire [5:0]       metaArb_io_in_6_bits_idx;	// @[DCache.scala:749:29, :818:44, :820:33]
  wire             metaArb_io_in_6_valid;	// @[DCache.scala:746:26, :818:44, :819:30]
  wire             s1_nack;	// @[DCache.scala:548:36, :801:21, :816:24]
  wire             _GEN_0;	// @[DCache.scala:704:33, :729:68, :732:29, :735:37]
  wire             dataArb_io_in_1_valid;	// @[DCache.scala:698:26, :729:68, :732:29, :734:32]
  wire             tl_out_d_ready;	// @[DCache.scala:648:18, :699:51, :701:20, :729:68, :730:22]
  wire [21:0]      metaArb_io_in_3_bits_data;	// @[DCache.scala:723:134]
  wire             metaArb_io_in_3_valid;	// @[DCache.scala:718:53]
  wire [11:0]      dataArb_io_in_1_bits_addr;	// @[DCache.scala:705:32]
  wire [7:0]       dataArb_io_in_0_bits_eccMask;	// @[DCache.scala:534:47]
  wire [63:0]      dataArb_io_in_0_bits_wdata;	// @[DCache.scala:528:63]
  wire [11:0]      dataArb_io_in_0_bits_addr;	// @[DCache.scala:526:36]
  wire             dataArb_io_in_0_valid;	// @[DCache.scala:494:44]
  wire             dataArb_io_in_0_bits_write;	// @[DCache.scala:494:44]
  wire [21:0]      metaArb_io_in_2_bits_data;	// @[DCache.scala:444:97]
  wire [21:0]      metaArb_io_in_1_bits_data;	// @[DCache.scala:435:14]
  wire [5:0]       metaArb_io_in_1_bits_idx;	// @[DCache.scala:430:35]
  wire [5:0]       metaArb_io_in_3_bits_idx;	// @[DCache.scala:430:76]
  wire [5:0]       metaArb_io_in_4_bits_idx;	// @[DCache.scala:1176:47]
  wire             metaArb_io_in_1_valid;	// @[DCache.scala:427:43]
  wire             metaArb_io_in_2_valid;	// @[DCache.scala:423:62]
  reg  [33:0]      s2_req_addr;	// @[DCache.scala:316:19]
  wire             readEnable;	// @[DCache.scala:291:59]
  wire             writeEnable;	// @[DCache.scala:287:27]
  wire [5:0]       metaArb_io_in_7_bits_idx;	// @[DCache.scala:240:58]
  wire [11:0]      dataArb_io_in_3_bits_addr;	// @[DCache.scala:222:30]
  wire             dataArb_io_in_3_valid;	// @[DCache.scala:219:46]
  reg  [5:0]       flushCounter;	// @[DCache.scala:202:29]
  reg              resetting;	// @[DCache.scala:201:26]
  reg  [33:0]      s1_tlb_req_vaddr;	// @[Reg.scala:19:16]
  reg  [33:0]      s1_req_addr;	// @[Reg.scala:19:16]
  wire [63:0]      _amoalus_0_io_out;	// @[DCache.scala:958:26]
  wire [63:0]      _data_io_resp_0;	// @[DCache.scala:128:20]
  wire [21:0]      _tag_array_0_RW0_rdata;	// @[DescribedSRAM.scala:17:26]
  wire             _lfsr_prng_io_out_0;	// @[PRNG.scala:91:22]
  wire             _lfsr_prng_io_out_1;	// @[PRNG.scala:91:22]
  wire             _lfsr_prng_io_out_2;	// @[PRNG.scala:91:22]
  wire             _lfsr_prng_io_out_3;	// @[PRNG.scala:91:22]
  wire             _lfsr_prng_io_out_4;	// @[PRNG.scala:91:22]
  wire             _lfsr_prng_io_out_5;	// @[PRNG.scala:91:22]
  wire             _lfsr_prng_io_out_6;	// @[PRNG.scala:91:22]
  wire             _lfsr_prng_io_out_7;	// @[PRNG.scala:91:22]
  wire             _lfsr_prng_io_out_8;	// @[PRNG.scala:91:22]
  wire             _lfsr_prng_io_out_9;	// @[PRNG.scala:91:22]
  wire             _lfsr_prng_io_out_10;	// @[PRNG.scala:91:22]
  wire             _lfsr_prng_io_out_11;	// @[PRNG.scala:91:22]
  wire             _lfsr_prng_io_out_12;	// @[PRNG.scala:91:22]
  wire             _lfsr_prng_io_out_13;	// @[PRNG.scala:91:22]
  wire             _lfsr_prng_io_out_14;	// @[PRNG.scala:91:22]
  wire             _lfsr_prng_io_out_15;	// @[PRNG.scala:91:22]
  wire             _pma_checker_entries_barrier_5_io_y_u;	// @[package.scala:259:25]
  wire             _pma_checker_entries_barrier_5_io_y_ae_ptw;	// @[package.scala:259:25]
  wire             _pma_checker_entries_barrier_5_io_y_ae_final;	// @[package.scala:259:25]
  wire             _pma_checker_entries_barrier_5_io_y_pf;	// @[package.scala:259:25]
  wire             _pma_checker_entries_barrier_5_io_y_gf;	// @[package.scala:259:25]
  wire             _pma_checker_entries_barrier_5_io_y_sw;	// @[package.scala:259:25]
  wire             _pma_checker_entries_barrier_5_io_y_sx;	// @[package.scala:259:25]
  wire             _pma_checker_entries_barrier_5_io_y_sr;	// @[package.scala:259:25]
  wire             _pma_checker_entries_barrier_5_io_y_pw;	// @[package.scala:259:25]
  wire             _pma_checker_entries_barrier_5_io_y_px;	// @[package.scala:259:25]
  wire             _pma_checker_entries_barrier_5_io_y_pr;	// @[package.scala:259:25]
  wire             _pma_checker_entries_barrier_5_io_y_ppp;	// @[package.scala:259:25]
  wire             _pma_checker_entries_barrier_5_io_y_pal;	// @[package.scala:259:25]
  wire             _pma_checker_entries_barrier_5_io_y_paa;	// @[package.scala:259:25]
  wire             _pma_checker_entries_barrier_5_io_y_eff;	// @[package.scala:259:25]
  wire             _pma_checker_entries_barrier_5_io_y_c;	// @[package.scala:259:25]
  wire             _pma_checker_entries_barrier_4_io_y_u;	// @[package.scala:259:25]
  wire             _pma_checker_entries_barrier_4_io_y_ae_ptw;	// @[package.scala:259:25]
  wire             _pma_checker_entries_barrier_4_io_y_ae_final;	// @[package.scala:259:25]
  wire             _pma_checker_entries_barrier_4_io_y_pf;	// @[package.scala:259:25]
  wire             _pma_checker_entries_barrier_4_io_y_gf;	// @[package.scala:259:25]
  wire             _pma_checker_entries_barrier_4_io_y_sw;	// @[package.scala:259:25]
  wire             _pma_checker_entries_barrier_4_io_y_sx;	// @[package.scala:259:25]
  wire             _pma_checker_entries_barrier_4_io_y_sr;	// @[package.scala:259:25]
  wire             _pma_checker_entries_barrier_4_io_y_pw;	// @[package.scala:259:25]
  wire             _pma_checker_entries_barrier_4_io_y_px;	// @[package.scala:259:25]
  wire             _pma_checker_entries_barrier_4_io_y_pr;	// @[package.scala:259:25]
  wire             _pma_checker_entries_barrier_4_io_y_ppp;	// @[package.scala:259:25]
  wire             _pma_checker_entries_barrier_4_io_y_pal;	// @[package.scala:259:25]
  wire             _pma_checker_entries_barrier_4_io_y_paa;	// @[package.scala:259:25]
  wire             _pma_checker_entries_barrier_4_io_y_eff;	// @[package.scala:259:25]
  wire             _pma_checker_entries_barrier_4_io_y_c;	// @[package.scala:259:25]
  wire             _pma_checker_entries_barrier_3_io_y_u;	// @[package.scala:259:25]
  wire             _pma_checker_entries_barrier_3_io_y_ae_ptw;	// @[package.scala:259:25]
  wire             _pma_checker_entries_barrier_3_io_y_ae_final;	// @[package.scala:259:25]
  wire             _pma_checker_entries_barrier_3_io_y_pf;	// @[package.scala:259:25]
  wire             _pma_checker_entries_barrier_3_io_y_gf;	// @[package.scala:259:25]
  wire             _pma_checker_entries_barrier_3_io_y_sw;	// @[package.scala:259:25]
  wire             _pma_checker_entries_barrier_3_io_y_sx;	// @[package.scala:259:25]
  wire             _pma_checker_entries_barrier_3_io_y_sr;	// @[package.scala:259:25]
  wire             _pma_checker_entries_barrier_3_io_y_pw;	// @[package.scala:259:25]
  wire             _pma_checker_entries_barrier_3_io_y_px;	// @[package.scala:259:25]
  wire             _pma_checker_entries_barrier_3_io_y_pr;	// @[package.scala:259:25]
  wire             _pma_checker_entries_barrier_3_io_y_ppp;	// @[package.scala:259:25]
  wire             _pma_checker_entries_barrier_3_io_y_pal;	// @[package.scala:259:25]
  wire             _pma_checker_entries_barrier_3_io_y_paa;	// @[package.scala:259:25]
  wire             _pma_checker_entries_barrier_3_io_y_eff;	// @[package.scala:259:25]
  wire             _pma_checker_entries_barrier_3_io_y_c;	// @[package.scala:259:25]
  wire             _pma_checker_entries_barrier_2_io_y_u;	// @[package.scala:259:25]
  wire             _pma_checker_entries_barrier_2_io_y_ae_ptw;	// @[package.scala:259:25]
  wire             _pma_checker_entries_barrier_2_io_y_ae_final;	// @[package.scala:259:25]
  wire             _pma_checker_entries_barrier_2_io_y_pf;	// @[package.scala:259:25]
  wire             _pma_checker_entries_barrier_2_io_y_gf;	// @[package.scala:259:25]
  wire             _pma_checker_entries_barrier_2_io_y_sw;	// @[package.scala:259:25]
  wire             _pma_checker_entries_barrier_2_io_y_sx;	// @[package.scala:259:25]
  wire             _pma_checker_entries_barrier_2_io_y_sr;	// @[package.scala:259:25]
  wire             _pma_checker_entries_barrier_2_io_y_pw;	// @[package.scala:259:25]
  wire             _pma_checker_entries_barrier_2_io_y_px;	// @[package.scala:259:25]
  wire             _pma_checker_entries_barrier_2_io_y_pr;	// @[package.scala:259:25]
  wire             _pma_checker_entries_barrier_2_io_y_ppp;	// @[package.scala:259:25]
  wire             _pma_checker_entries_barrier_2_io_y_pal;	// @[package.scala:259:25]
  wire             _pma_checker_entries_barrier_2_io_y_paa;	// @[package.scala:259:25]
  wire             _pma_checker_entries_barrier_2_io_y_eff;	// @[package.scala:259:25]
  wire             _pma_checker_entries_barrier_2_io_y_c;	// @[package.scala:259:25]
  wire             _pma_checker_entries_barrier_1_io_y_u;	// @[package.scala:259:25]
  wire             _pma_checker_entries_barrier_1_io_y_ae_ptw;	// @[package.scala:259:25]
  wire             _pma_checker_entries_barrier_1_io_y_ae_final;	// @[package.scala:259:25]
  wire             _pma_checker_entries_barrier_1_io_y_pf;	// @[package.scala:259:25]
  wire             _pma_checker_entries_barrier_1_io_y_gf;	// @[package.scala:259:25]
  wire             _pma_checker_entries_barrier_1_io_y_sw;	// @[package.scala:259:25]
  wire             _pma_checker_entries_barrier_1_io_y_sx;	// @[package.scala:259:25]
  wire             _pma_checker_entries_barrier_1_io_y_sr;	// @[package.scala:259:25]
  wire             _pma_checker_entries_barrier_1_io_y_pw;	// @[package.scala:259:25]
  wire             _pma_checker_entries_barrier_1_io_y_px;	// @[package.scala:259:25]
  wire             _pma_checker_entries_barrier_1_io_y_pr;	// @[package.scala:259:25]
  wire             _pma_checker_entries_barrier_1_io_y_ppp;	// @[package.scala:259:25]
  wire             _pma_checker_entries_barrier_1_io_y_pal;	// @[package.scala:259:25]
  wire             _pma_checker_entries_barrier_1_io_y_paa;	// @[package.scala:259:25]
  wire             _pma_checker_entries_barrier_1_io_y_eff;	// @[package.scala:259:25]
  wire             _pma_checker_entries_barrier_1_io_y_c;	// @[package.scala:259:25]
  wire             _pma_checker_entries_barrier_io_y_u;	// @[package.scala:259:25]
  wire             _pma_checker_entries_barrier_io_y_ae_ptw;	// @[package.scala:259:25]
  wire             _pma_checker_entries_barrier_io_y_ae_final;	// @[package.scala:259:25]
  wire             _pma_checker_entries_barrier_io_y_pf;	// @[package.scala:259:25]
  wire             _pma_checker_entries_barrier_io_y_gf;	// @[package.scala:259:25]
  wire             _pma_checker_entries_barrier_io_y_sw;	// @[package.scala:259:25]
  wire             _pma_checker_entries_barrier_io_y_sx;	// @[package.scala:259:25]
  wire             _pma_checker_entries_barrier_io_y_sr;	// @[package.scala:259:25]
  wire             _pma_checker_entries_barrier_io_y_pw;	// @[package.scala:259:25]
  wire             _pma_checker_entries_barrier_io_y_px;	// @[package.scala:259:25]
  wire             _pma_checker_entries_barrier_io_y_pr;	// @[package.scala:259:25]
  wire             _pma_checker_entries_barrier_io_y_ppp;	// @[package.scala:259:25]
  wire             _pma_checker_entries_barrier_io_y_pal;	// @[package.scala:259:25]
  wire             _pma_checker_entries_barrier_io_y_paa;	// @[package.scala:259:25]
  wire             _pma_checker_entries_barrier_io_y_eff;	// @[package.scala:259:25]
  wire             _pma_checker_entries_barrier_io_y_c;	// @[package.scala:259:25]
  wire             _pma_checker_pmp_io_r;	// @[TLB.scala:403:19]
  wire             _pma_checker_pmp_io_w;	// @[TLB.scala:403:19]
  wire             _pma_checker_mpu_ppn_barrier_io_y_u;	// @[package.scala:259:25]
  wire             _pma_checker_mpu_ppn_barrier_io_y_ae_ptw;	// @[package.scala:259:25]
  wire             _pma_checker_mpu_ppn_barrier_io_y_ae_final;	// @[package.scala:259:25]
  wire             _pma_checker_mpu_ppn_barrier_io_y_pf;	// @[package.scala:259:25]
  wire             _pma_checker_mpu_ppn_barrier_io_y_gf;	// @[package.scala:259:25]
  wire             _pma_checker_mpu_ppn_barrier_io_y_sw;	// @[package.scala:259:25]
  wire             _pma_checker_mpu_ppn_barrier_io_y_sx;	// @[package.scala:259:25]
  wire             _pma_checker_mpu_ppn_barrier_io_y_sr;	// @[package.scala:259:25]
  wire             _pma_checker_mpu_ppn_barrier_io_y_pw;	// @[package.scala:259:25]
  wire             _pma_checker_mpu_ppn_barrier_io_y_px;	// @[package.scala:259:25]
  wire             _pma_checker_mpu_ppn_barrier_io_y_pr;	// @[package.scala:259:25]
  wire             _pma_checker_mpu_ppn_barrier_io_y_ppp;	// @[package.scala:259:25]
  wire             _pma_checker_mpu_ppn_barrier_io_y_pal;	// @[package.scala:259:25]
  wire             _pma_checker_mpu_ppn_barrier_io_y_paa;	// @[package.scala:259:25]
  wire             _pma_checker_mpu_ppn_barrier_io_y_eff;	// @[package.scala:259:25]
  wire             _pma_checker_mpu_ppn_barrier_io_y_c;	// @[package.scala:259:25]
  wire             _tlb_entries_barrier_5_io_y_u;	// @[package.scala:259:25]
  wire             _tlb_entries_barrier_5_io_y_ae_ptw;	// @[package.scala:259:25]
  wire             _tlb_entries_barrier_5_io_y_ae_final;	// @[package.scala:259:25]
  wire             _tlb_entries_barrier_5_io_y_pf;	// @[package.scala:259:25]
  wire             _tlb_entries_barrier_5_io_y_gf;	// @[package.scala:259:25]
  wire             _tlb_entries_barrier_5_io_y_sw;	// @[package.scala:259:25]
  wire             _tlb_entries_barrier_5_io_y_sx;	// @[package.scala:259:25]
  wire             _tlb_entries_barrier_5_io_y_sr;	// @[package.scala:259:25]
  wire             _tlb_entries_barrier_5_io_y_pw;	// @[package.scala:259:25]
  wire             _tlb_entries_barrier_5_io_y_px;	// @[package.scala:259:25]
  wire             _tlb_entries_barrier_5_io_y_pr;	// @[package.scala:259:25]
  wire             _tlb_entries_barrier_5_io_y_ppp;	// @[package.scala:259:25]
  wire             _tlb_entries_barrier_5_io_y_pal;	// @[package.scala:259:25]
  wire             _tlb_entries_barrier_5_io_y_paa;	// @[package.scala:259:25]
  wire             _tlb_entries_barrier_5_io_y_eff;	// @[package.scala:259:25]
  wire             _tlb_entries_barrier_5_io_y_c;	// @[package.scala:259:25]
  wire             _tlb_entries_barrier_4_io_y_u;	// @[package.scala:259:25]
  wire             _tlb_entries_barrier_4_io_y_ae_ptw;	// @[package.scala:259:25]
  wire             _tlb_entries_barrier_4_io_y_ae_final;	// @[package.scala:259:25]
  wire             _tlb_entries_barrier_4_io_y_pf;	// @[package.scala:259:25]
  wire             _tlb_entries_barrier_4_io_y_gf;	// @[package.scala:259:25]
  wire             _tlb_entries_barrier_4_io_y_sw;	// @[package.scala:259:25]
  wire             _tlb_entries_barrier_4_io_y_sx;	// @[package.scala:259:25]
  wire             _tlb_entries_barrier_4_io_y_sr;	// @[package.scala:259:25]
  wire             _tlb_entries_barrier_4_io_y_pw;	// @[package.scala:259:25]
  wire             _tlb_entries_barrier_4_io_y_px;	// @[package.scala:259:25]
  wire             _tlb_entries_barrier_4_io_y_pr;	// @[package.scala:259:25]
  wire             _tlb_entries_barrier_4_io_y_ppp;	// @[package.scala:259:25]
  wire             _tlb_entries_barrier_4_io_y_pal;	// @[package.scala:259:25]
  wire             _tlb_entries_barrier_4_io_y_paa;	// @[package.scala:259:25]
  wire             _tlb_entries_barrier_4_io_y_eff;	// @[package.scala:259:25]
  wire             _tlb_entries_barrier_4_io_y_c;	// @[package.scala:259:25]
  wire             _tlb_entries_barrier_3_io_y_u;	// @[package.scala:259:25]
  wire             _tlb_entries_barrier_3_io_y_ae_ptw;	// @[package.scala:259:25]
  wire             _tlb_entries_barrier_3_io_y_ae_final;	// @[package.scala:259:25]
  wire             _tlb_entries_barrier_3_io_y_pf;	// @[package.scala:259:25]
  wire             _tlb_entries_barrier_3_io_y_gf;	// @[package.scala:259:25]
  wire             _tlb_entries_barrier_3_io_y_sw;	// @[package.scala:259:25]
  wire             _tlb_entries_barrier_3_io_y_sx;	// @[package.scala:259:25]
  wire             _tlb_entries_barrier_3_io_y_sr;	// @[package.scala:259:25]
  wire             _tlb_entries_barrier_3_io_y_pw;	// @[package.scala:259:25]
  wire             _tlb_entries_barrier_3_io_y_px;	// @[package.scala:259:25]
  wire             _tlb_entries_barrier_3_io_y_pr;	// @[package.scala:259:25]
  wire             _tlb_entries_barrier_3_io_y_ppp;	// @[package.scala:259:25]
  wire             _tlb_entries_barrier_3_io_y_pal;	// @[package.scala:259:25]
  wire             _tlb_entries_barrier_3_io_y_paa;	// @[package.scala:259:25]
  wire             _tlb_entries_barrier_3_io_y_eff;	// @[package.scala:259:25]
  wire             _tlb_entries_barrier_3_io_y_c;	// @[package.scala:259:25]
  wire             _tlb_entries_barrier_2_io_y_u;	// @[package.scala:259:25]
  wire             _tlb_entries_barrier_2_io_y_ae_ptw;	// @[package.scala:259:25]
  wire             _tlb_entries_barrier_2_io_y_ae_final;	// @[package.scala:259:25]
  wire             _tlb_entries_barrier_2_io_y_pf;	// @[package.scala:259:25]
  wire             _tlb_entries_barrier_2_io_y_gf;	// @[package.scala:259:25]
  wire             _tlb_entries_barrier_2_io_y_sw;	// @[package.scala:259:25]
  wire             _tlb_entries_barrier_2_io_y_sx;	// @[package.scala:259:25]
  wire             _tlb_entries_barrier_2_io_y_sr;	// @[package.scala:259:25]
  wire             _tlb_entries_barrier_2_io_y_pw;	// @[package.scala:259:25]
  wire             _tlb_entries_barrier_2_io_y_px;	// @[package.scala:259:25]
  wire             _tlb_entries_barrier_2_io_y_pr;	// @[package.scala:259:25]
  wire             _tlb_entries_barrier_2_io_y_ppp;	// @[package.scala:259:25]
  wire             _tlb_entries_barrier_2_io_y_pal;	// @[package.scala:259:25]
  wire             _tlb_entries_barrier_2_io_y_paa;	// @[package.scala:259:25]
  wire             _tlb_entries_barrier_2_io_y_eff;	// @[package.scala:259:25]
  wire             _tlb_entries_barrier_2_io_y_c;	// @[package.scala:259:25]
  wire             _tlb_entries_barrier_1_io_y_u;	// @[package.scala:259:25]
  wire             _tlb_entries_barrier_1_io_y_ae_ptw;	// @[package.scala:259:25]
  wire             _tlb_entries_barrier_1_io_y_ae_final;	// @[package.scala:259:25]
  wire             _tlb_entries_barrier_1_io_y_pf;	// @[package.scala:259:25]
  wire             _tlb_entries_barrier_1_io_y_gf;	// @[package.scala:259:25]
  wire             _tlb_entries_barrier_1_io_y_sw;	// @[package.scala:259:25]
  wire             _tlb_entries_barrier_1_io_y_sx;	// @[package.scala:259:25]
  wire             _tlb_entries_barrier_1_io_y_sr;	// @[package.scala:259:25]
  wire             _tlb_entries_barrier_1_io_y_pw;	// @[package.scala:259:25]
  wire             _tlb_entries_barrier_1_io_y_px;	// @[package.scala:259:25]
  wire             _tlb_entries_barrier_1_io_y_pr;	// @[package.scala:259:25]
  wire             _tlb_entries_barrier_1_io_y_ppp;	// @[package.scala:259:25]
  wire             _tlb_entries_barrier_1_io_y_pal;	// @[package.scala:259:25]
  wire             _tlb_entries_barrier_1_io_y_paa;	// @[package.scala:259:25]
  wire             _tlb_entries_barrier_1_io_y_eff;	// @[package.scala:259:25]
  wire             _tlb_entries_barrier_1_io_y_c;	// @[package.scala:259:25]
  wire             _tlb_entries_barrier_io_y_u;	// @[package.scala:259:25]
  wire             _tlb_entries_barrier_io_y_ae_ptw;	// @[package.scala:259:25]
  wire             _tlb_entries_barrier_io_y_ae_final;	// @[package.scala:259:25]
  wire             _tlb_entries_barrier_io_y_pf;	// @[package.scala:259:25]
  wire             _tlb_entries_barrier_io_y_gf;	// @[package.scala:259:25]
  wire             _tlb_entries_barrier_io_y_sw;	// @[package.scala:259:25]
  wire             _tlb_entries_barrier_io_y_sx;	// @[package.scala:259:25]
  wire             _tlb_entries_barrier_io_y_sr;	// @[package.scala:259:25]
  wire             _tlb_entries_barrier_io_y_pw;	// @[package.scala:259:25]
  wire             _tlb_entries_barrier_io_y_px;	// @[package.scala:259:25]
  wire             _tlb_entries_barrier_io_y_pr;	// @[package.scala:259:25]
  wire             _tlb_entries_barrier_io_y_ppp;	// @[package.scala:259:25]
  wire             _tlb_entries_barrier_io_y_pal;	// @[package.scala:259:25]
  wire             _tlb_entries_barrier_io_y_paa;	// @[package.scala:259:25]
  wire             _tlb_entries_barrier_io_y_eff;	// @[package.scala:259:25]
  wire             _tlb_entries_barrier_io_y_c;	// @[package.scala:259:25]
  wire             _tlb_pmp_io_r;	// @[TLB.scala:403:19]
  wire             _tlb_pmp_io_w;	// @[TLB.scala:403:19]
  wire             _tlb_mpu_ppn_barrier_io_y_u;	// @[package.scala:259:25]
  wire             _tlb_mpu_ppn_barrier_io_y_ae_ptw;	// @[package.scala:259:25]
  wire             _tlb_mpu_ppn_barrier_io_y_ae_final;	// @[package.scala:259:25]
  wire             _tlb_mpu_ppn_barrier_io_y_pf;	// @[package.scala:259:25]
  wire             _tlb_mpu_ppn_barrier_io_y_gf;	// @[package.scala:259:25]
  wire             _tlb_mpu_ppn_barrier_io_y_sw;	// @[package.scala:259:25]
  wire             _tlb_mpu_ppn_barrier_io_y_sx;	// @[package.scala:259:25]
  wire             _tlb_mpu_ppn_barrier_io_y_sr;	// @[package.scala:259:25]
  wire             _tlb_mpu_ppn_barrier_io_y_pw;	// @[package.scala:259:25]
  wire             _tlb_mpu_ppn_barrier_io_y_px;	// @[package.scala:259:25]
  wire             _tlb_mpu_ppn_barrier_io_y_pr;	// @[package.scala:259:25]
  wire             _tlb_mpu_ppn_barrier_io_y_ppp;	// @[package.scala:259:25]
  wire             _tlb_mpu_ppn_barrier_io_y_pal;	// @[package.scala:259:25]
  wire             _tlb_mpu_ppn_barrier_io_y_paa;	// @[package.scala:259:25]
  wire             _tlb_mpu_ppn_barrier_io_y_eff;	// @[package.scala:259:25]
  wire             _tlb_mpu_ppn_barrier_io_y_c;	// @[package.scala:259:25]
  wire [40:0]      tlb__mpu_ppn_WIRE_1 = 41'bz;	// @[TLB.scala:159:77]
  wire [40:0]      tlb__entries_WIRE_3 = 41'bz;	// @[TLB.scala:159:77]
  wire [40:0]      tlb__entries_WIRE_5 = 41'bz;	// @[TLB.scala:159:77]
  wire [40:0]      tlb__entries_WIRE_7 = 41'bz;	// @[TLB.scala:159:77]
  wire [40:0]      tlb__entries_WIRE_9 = 41'bz;	// @[TLB.scala:159:77]
  wire [40:0]      tlb__entries_WIRE_11 = 41'bz;	// @[TLB.scala:159:77]
  wire [40:0]      pma_checker__mpu_ppn_WIRE_1 = 41'bz;	// @[TLB.scala:159:77]
  wire [40:0]      pma_checker__entries_WIRE_3 = 41'bz;	// @[TLB.scala:159:77]
  wire [40:0]      pma_checker__entries_WIRE_5 = 41'bz;	// @[TLB.scala:159:77]
  wire [40:0]      pma_checker__entries_WIRE_7 = 41'bz;	// @[TLB.scala:159:77]
  wire [40:0]      pma_checker__entries_WIRE_9 = 41'bz;	// @[TLB.scala:159:77]
  wire [40:0]      pma_checker__entries_WIRE_11 = 41'bz;	// @[TLB.scala:159:77]
  wire             _GEN_1 = metaArb_io_in_2_valid | metaArb_io_in_3_valid;	// @[Arbiter.scala:138:26, :140:19, DCache.scala:423:62, :718:53]
  wire             metaArb_io_out_bits_write = resetting | metaArb_io_in_1_valid | metaArb_io_in_2_valid | metaArb_io_in_3_valid | metaArb_io_in_4_valid;	// @[Arbiter.scala:138:26, :140:19, DCache.scala:201:26, :423:62, :427:43, :718:53, package.scala:73:59]
  wire             metaArb__grant_T_2 = resetting | metaArb_io_in_1_valid | metaArb_io_in_2_valid | metaArb_io_in_3_valid;	// @[Arbiter.scala:45:68, DCache.scala:201:26, :423:62, :427:43, :718:53]
  wire             metaArb__grant_T_3 = metaArb__grant_T_2 | metaArb_io_in_4_valid;	// @[Arbiter.scala:45:68, package.scala:73:59]
  wire             metaArb__grant_T_5 = metaArb__grant_T_3 | metaArb_io_in_6_valid;	// @[Arbiter.scala:45:68, DCache.scala:746:26, :818:44, :819:30]
  wire             metaArb_io_out_valid = metaArb__grant_T_5 | io_cpu_req_valid;	// @[Arbiter.scala:45:68, :147:31]
  wire             dataArb__grant_T = dataArb_io_in_0_valid | dataArb_io_in_1_valid;	// @[Arbiter.scala:45:68, DCache.scala:494:44, :698:26, :729:68, :732:29, :734:32]
  wire             dataArb__grant_T_1 = dataArb__grant_T | dataArb_io_in_2_valid;	// @[Arbiter.scala:45:68, DCache.scala:877:41]
  wire             dataArb_io_out_valid = dataArb__grant_T_1 | dataArb_io_in_3_valid;	// @[Arbiter.scala:45:68, :147:31, DCache.scala:219:46]
  reg              s1_valid;	// @[DCache.scala:159:25]
  reg              s1_probe;	// @[DCache.scala:160:25]
  reg  [1:0]       probe_bits_param;	// @[Reg.scala:19:16]
  reg  [3:0]       probe_bits_size;	// @[Reg.scala:19:16]
  reg              probe_bits_source;	// @[Reg.scala:19:16]
  reg  [31:0]      probe_bits_address;	// @[Reg.scala:19:16]
  wire             s1_valid_masked = s1_valid & ~io_cpu_s1_kill;	// @[DCache.scala:159:25, :163:{34,37}]
  reg  [5:0]       s1_req_tag;	// @[Reg.scala:19:16]
  reg  [4:0]       s1_req_cmd;	// @[Reg.scala:19:16]
  reg  [1:0]       s1_req_size;	// @[Reg.scala:19:16]
  reg              s1_req_signed;	// @[Reg.scala:19:16]
  reg  [1:0]       s1_req_dprv;	// @[Reg.scala:19:16]
  reg              s1_req_dv;	// @[Reg.scala:19:16]
  reg              s1_req_no_alloc;	// @[Reg.scala:19:16]
  reg              s1_req_no_xcpt;	// @[Reg.scala:19:16]
  reg  [7:0]       s1_req_mask;	// @[Reg.scala:19:16]
  reg  [1:0]       s1_tlb_req_size;	// @[Reg.scala:19:16]
  reg  [4:0]       s1_tlb_req_cmd;	// @[Reg.scala:19:16]
  reg  [1:0]       s1_tlb_req_prv;	// @[Reg.scala:19:16]
  wire             _io_cpu_perf_canAcceptLoadThenLoad_T_1 = s1_req_cmd == 5'h0;	// @[Reg.scala:19:16, package.scala:16:47]
  wire             _io_cpu_perf_canAcceptLoadThenLoad_T_2 = s1_req_cmd == 5'h10;	// @[Reg.scala:19:16, package.scala:16:47]
  wire             _io_cpu_perf_canAcceptLoadThenLoad_T_3 = s1_req_cmd == 5'h6;	// @[Reg.scala:19:16, package.scala:16:47]
  wire             _io_cpu_perf_canAcceptLoadThenLoad_T_29 = s1_req_cmd == 5'h7;	// @[Reg.scala:19:16, package.scala:16:47]
  wire             _io_cpu_perf_canAcceptLoadThenLoad_T_31 = s1_req_cmd == 5'h4;	// @[Reg.scala:19:16, package.scala:16:47]
  wire             _io_cpu_perf_canAcceptLoadThenLoad_T_32 = s1_req_cmd == 5'h9;	// @[Reg.scala:19:16, package.scala:16:47]
  wire             _io_cpu_perf_canAcceptLoadThenLoad_T_33 = s1_req_cmd == 5'hA;	// @[Reg.scala:19:16, package.scala:16:47]
  wire             _io_cpu_perf_canAcceptLoadThenLoad_T_34 = s1_req_cmd == 5'hB;	// @[Reg.scala:19:16, package.scala:16:47]
  wire             _io_cpu_perf_canAcceptLoadThenLoad_T_38 = s1_req_cmd == 5'h8;	// @[Reg.scala:19:16, package.scala:16:47]
  wire             _io_cpu_perf_canAcceptLoadThenLoad_T_39 = s1_req_cmd == 5'hC;	// @[Reg.scala:19:16, package.scala:16:47]
  wire             _io_cpu_perf_canAcceptLoadThenLoad_T_40 = s1_req_cmd == 5'hD;	// @[Reg.scala:19:16, package.scala:16:47]
  wire             _io_cpu_perf_canAcceptLoadThenLoad_T_41 = s1_req_cmd == 5'hE;	// @[Reg.scala:19:16, package.scala:16:47]
  wire             _io_cpu_perf_canAcceptLoadThenLoad_T_42 = s1_req_cmd == 5'hF;	// @[Reg.scala:19:16, package.scala:16:47]
  wire             s1_read = _io_cpu_perf_canAcceptLoadThenLoad_T_1 | _io_cpu_perf_canAcceptLoadThenLoad_T_2 | _io_cpu_perf_canAcceptLoadThenLoad_T_3 | _io_cpu_perf_canAcceptLoadThenLoad_T_29 | _io_cpu_perf_canAcceptLoadThenLoad_T_31 | _io_cpu_perf_canAcceptLoadThenLoad_T_32 | _io_cpu_perf_canAcceptLoadThenLoad_T_33 | _io_cpu_perf_canAcceptLoadThenLoad_T_34 | _io_cpu_perf_canAcceptLoadThenLoad_T_38 | _io_cpu_perf_canAcceptLoadThenLoad_T_39 | _io_cpu_perf_canAcceptLoadThenLoad_T_40 | _io_cpu_perf_canAcceptLoadThenLoad_T_41 | _io_cpu_perf_canAcceptLoadThenLoad_T_42;	// @[Consts.scala:85:68, package.scala:16:47]
  wire             _io_cpu_perf_canAcceptLoadThenLoad_T_26 = s1_req_cmd == 5'h1;	// @[Consts.scala:86:32, Reg.scala:19:16, TLB.scala:539:69]
  wire             _io_cpu_perf_canAcceptLoadThenLoad_T_51 = s1_req_cmd == 5'h11;	// @[Consts.scala:86:49, Reg.scala:19:16, TLB.scala:562:41]
  wire             s1_write = _io_cpu_perf_canAcceptLoadThenLoad_T_26 | _io_cpu_perf_canAcceptLoadThenLoad_T_51 | _io_cpu_perf_canAcceptLoadThenLoad_T_29 | _io_cpu_perf_canAcceptLoadThenLoad_T_31 | _io_cpu_perf_canAcceptLoadThenLoad_T_32 | _io_cpu_perf_canAcceptLoadThenLoad_T_33 | _io_cpu_perf_canAcceptLoadThenLoad_T_34 | _io_cpu_perf_canAcceptLoadThenLoad_T_38 | _io_cpu_perf_canAcceptLoadThenLoad_T_39 | _io_cpu_perf_canAcceptLoadThenLoad_T_40 | _io_cpu_perf_canAcceptLoadThenLoad_T_41 | _io_cpu_perf_canAcceptLoadThenLoad_T_42;	// @[Consts.scala:86:{32,49,76}, package.scala:16:47]
  reg              cached_grant_wait;	// @[DCache.scala:200:34]
  reg              release_ack_wait;	// @[DCache.scala:203:33]
  reg  [31:0]      release_ack_addr;	// @[DCache.scala:204:29]
  reg  [3:0]       release_state;	// @[DCache.scala:205:30]
  wire             _T_303 = release_state == 4'h1;	// @[DCache.scala:205:30, package.scala:16:47]
  wire             _T_302 = release_state == 4'h2;	// @[DCache.scala:205:30, package.scala:16:47]
  wire             inWriteback = _T_303 | _T_302;	// @[package.scala:16:47, :73:59]
  wire             _io_cpu_req_ready_T_4 = release_state == 4'h0 & ~cached_grant_wait & ~s1_nack;	// @[DCache.scala:164:41, :200:34, :205:30, :210:{38,54,73}, :548:36, :801:21, :816:24]
  reg              uncachedInFlight_0;	// @[DCache.scala:213:33]
  reg  [33:0]      uncachedReqs_0_addr;	// @[DCache.scala:214:25]
  reg  [5:0]       uncachedReqs_0_tag;	// @[DCache.scala:214:25]
  reg  [1:0]       uncachedReqs_0_size;	// @[DCache.scala:214:25]
  reg              uncachedReqs_0_signed;	// @[DCache.scala:214:25]
  wire             _pstore_drain_opportunistic_T = io_cpu_req_bits_cmd == 5'h0;	// @[package.scala:16:47]
  wire             _pstore_drain_opportunistic_T_1 = io_cpu_req_bits_cmd == 5'h10;	// @[package.scala:16:47]
  wire             _pstore_drain_opportunistic_T_2 = io_cpu_req_bits_cmd == 5'h6;	// @[package.scala:16:47]
  wire             _pstore_drain_opportunistic_T_28 = io_cpu_req_bits_cmd == 5'h7;	// @[package.scala:16:47]
  wire             _pstore_drain_opportunistic_T_30 = io_cpu_req_bits_cmd == 5'h4;	// @[package.scala:16:47]
  wire             _pstore_drain_opportunistic_T_31 = io_cpu_req_bits_cmd == 5'h9;	// @[package.scala:16:47]
  wire             _pstore_drain_opportunistic_T_32 = io_cpu_req_bits_cmd == 5'hA;	// @[package.scala:16:47]
  wire             _pstore_drain_opportunistic_T_33 = io_cpu_req_bits_cmd == 5'hB;	// @[package.scala:16:47]
  wire             _pstore_drain_opportunistic_T_37 = io_cpu_req_bits_cmd == 5'h8;	// @[package.scala:16:47]
  wire             _pstore_drain_opportunistic_T_38 = io_cpu_req_bits_cmd == 5'hC;	// @[package.scala:16:47]
  wire             _pstore_drain_opportunistic_T_39 = io_cpu_req_bits_cmd == 5'hD;	// @[package.scala:16:47]
  wire             _pstore_drain_opportunistic_T_40 = io_cpu_req_bits_cmd == 5'hE;	// @[package.scala:16:47]
  wire             _pstore_drain_opportunistic_T_41 = io_cpu_req_bits_cmd == 5'hF;	// @[package.scala:16:47]
  wire             _pstore_drain_opportunistic_T_25 = io_cpu_req_bits_cmd == 5'h1;	// @[TLB.scala:539:69, package.scala:16:47]
  wire             _pstore_drain_opportunistic_res_T_1 = io_cpu_req_bits_cmd == 5'h3;	// @[package.scala:16:47]
  wire             _dataArb_io_in_3_valid_res_T_2 = _pstore_drain_opportunistic_T_25 | _pstore_drain_opportunistic_res_T_1;	// @[package.scala:16:47, :73:59]
  wire             _pstore_drain_opportunistic_T_50 = io_cpu_req_bits_cmd == 5'h11;	// @[Consts.scala:86:49, TLB.scala:562:41]
  assign dataArb_io_in_3_valid = io_cpu_req_valid & ~_dataArb_io_in_3_valid_res_T_2;	// @[DCache.scala:219:46, :1161:15, package.scala:73:59]
  assign dataArb_io_in_3_bits_addr = io_cpu_req_bits_addr[11:0];	// @[DCache.scala:222:30]
  reg              s1_did_read;	// @[Reg.scala:19:16]
  reg              s1_read_mask;	// @[Reg.scala:19:16]
  assign metaArb_io_in_7_bits_idx = io_cpu_req_bits_addr[11:6];	// @[DCache.scala:240:58]
  wire             _GEN_2 = metaArb__grant_T_5 | dataArb__grant_T_1 & (_pstore_drain_opportunistic_T | _pstore_drain_opportunistic_T_1 | _pstore_drain_opportunistic_T_2 | _pstore_drain_opportunistic_T_28 | _pstore_drain_opportunistic_T_30 | _pstore_drain_opportunistic_T_31 | _pstore_drain_opportunistic_T_32 | _pstore_drain_opportunistic_T_33 | _pstore_drain_opportunistic_T_37 | _pstore_drain_opportunistic_T_38 | _pstore_drain_opportunistic_T_39 | _pstore_drain_opportunistic_T_40 | _pstore_drain_opportunistic_T_41);	// @[Arbiter.scala:45:68, Consts.scala:85:68, DCache.scala:210:20, :235:{33,45,64}, :244:{34,53}, package.scala:16:47]
  assign writeEnable = metaArb_io_out_valid & metaArb_io_out_bits_write;	// @[Arbiter.scala:138:26, :140:19, :147:31, DCache.scala:287:27]
  assign readEnable = metaArb_io_out_valid & ~metaArb_io_out_bits_write;	// @[Arbiter.scala:138:26, :140:19, :147:31, DCache.scala:167:43, :291:59]
  wire [1:0]       _s1_mask_xwr_T = {s1_req_addr[0] | (|s1_req_size), ~(s1_req_addr[0])};	// @[AMOALU.scala:18:{27,42,53}, :19:22, Cat.scala:33:92, Reg.scala:19:16]
  wire [3:0]       _s1_mask_xwr_T_1 = {(s1_req_addr[1] ? _s1_mask_xwr_T : 2'h0) | {2{s1_req_size[1]}}, s1_req_addr[1] ? 2'h0 : _s1_mask_xwr_T};	// @[AMOALU.scala:18:{22,27,42,47,53}, :19:22, Cat.scala:33:92, Reg.scala:19:16]
  wire [7:0]       s1_mask_xwr = {(s1_req_addr[2] ? _s1_mask_xwr_T_1 : 4'h0) | {4{&s1_req_size}}, s1_req_addr[2] ? 4'h0 : _s1_mask_xwr_T_1};	// @[AMOALU.scala:18:{22,27,42,47,53}, :19:22, Cat.scala:33:92, DCache.scala:205:30, Reg.scala:19:16]
  reg              s2_valid;	// @[DCache.scala:308:25]
  wire             s2_valid_no_xcpt = s2_valid & {_io_cpu_s2_xcpt_ma_ld_output, _io_cpu_s2_xcpt_ma_st_output, _io_cpu_s2_xcpt_pf_ld_output, _io_cpu_s2_xcpt_pf_st_output, _io_cpu_s2_xcpt_gf_ld_output, _io_cpu_s2_xcpt_gf_st_output, _io_cpu_s2_xcpt_ae_ld_output, _io_cpu_s2_xcpt_ae_st_output} == 8'h0;	// @[DCache.scala:308:25, :309:{35,54,61}, :909:24]
  reg              s2_probe;	// @[DCache.scala:310:25]
  wire             releaseInFlight = s1_probe | s2_probe | (|release_state);	// @[DCache.scala:160:25, :205:30, :310:25, :311:{46,63}]
  reg              s2_not_nacked_in_s1;	// @[DCache.scala:312:36]
  wire             s2_valid_masked = s2_valid_no_xcpt & s2_not_nacked_in_s1;	// @[DCache.scala:309:35, :312:36, :314:42]
  reg  [5:0]       s2_req_tag;	// @[DCache.scala:316:19]
  reg  [4:0]       s2_req_cmd;	// @[DCache.scala:316:19]
  reg  [1:0]       s2_req_size;	// @[DCache.scala:316:19]
  reg              s2_req_signed;	// @[DCache.scala:316:19]
  reg  [1:0]       s2_req_dprv;	// @[DCache.scala:316:19]
  reg              s2_req_dv;	// @[DCache.scala:316:19]
  reg              s2_req_no_alloc;	// @[DCache.scala:316:19]
  reg              s2_req_no_xcpt;	// @[DCache.scala:316:19]
  reg  [7:0]       s2_req_mask;	// @[DCache.scala:316:19]
  reg              s2_tlb_xcpt_pf_ld;	// @[DCache.scala:319:24]
  reg              s2_tlb_xcpt_pf_st;	// @[DCache.scala:319:24]
  reg              s2_tlb_xcpt_gf_ld;	// @[DCache.scala:319:24]
  reg              s2_tlb_xcpt_gf_st;	// @[DCache.scala:319:24]
  reg              s2_tlb_xcpt_ae_ld;	// @[DCache.scala:319:24]
  reg              s2_tlb_xcpt_ae_st;	// @[DCache.scala:319:24]
  reg              s2_tlb_xcpt_ma_ld;	// @[DCache.scala:319:24]
  reg              s2_tlb_xcpt_ma_st;	// @[DCache.scala:319:24]
  reg              s2_pma_cacheable;	// @[DCache.scala:320:19]
  reg              s2_pma_must_alloc;	// @[DCache.scala:320:19]
  reg  [33:0]      s2_uncached_resp_addr;	// @[DCache.scala:321:34]
  reg  [33:0]      s2_vaddr_r;	// @[Reg.scala:19:16]
  wire             s2_lr = s2_req_cmd == 5'h6;	// @[DCache.scala:316:19, package.scala:16:47]
  wire             s2_sc = s2_req_cmd == 5'h7;	// @[DCache.scala:316:19, package.scala:16:47]
  wire             _metaArb_io_in_3_bits_data_c_cat_T_28 = s2_req_cmd == 5'h4;	// @[DCache.scala:316:19, package.scala:16:47]
  wire             _metaArb_io_in_3_bits_data_c_cat_T_29 = s2_req_cmd == 5'h9;	// @[DCache.scala:316:19, package.scala:16:47]
  wire             _metaArb_io_in_3_bits_data_c_cat_T_30 = s2_req_cmd == 5'hA;	// @[DCache.scala:316:19, package.scala:16:47]
  wire             _metaArb_io_in_3_bits_data_c_cat_T_31 = s2_req_cmd == 5'hB;	// @[DCache.scala:316:19, package.scala:16:47]
  wire             _metaArb_io_in_3_bits_data_c_cat_T_35 = s2_req_cmd == 5'h8;	// @[DCache.scala:316:19, package.scala:16:47]
  wire             _metaArb_io_in_3_bits_data_c_cat_T_36 = s2_req_cmd == 5'hC;	// @[DCache.scala:316:19, package.scala:16:47]
  wire             _metaArb_io_in_3_bits_data_c_cat_T_37 = s2_req_cmd == 5'hD;	// @[DCache.scala:316:19, package.scala:16:47]
  wire             _metaArb_io_in_3_bits_data_c_cat_T_38 = s2_req_cmd == 5'hE;	// @[DCache.scala:316:19, package.scala:16:47]
  wire             _metaArb_io_in_3_bits_data_c_cat_T_39 = s2_req_cmd == 5'hF;	// @[DCache.scala:316:19, package.scala:16:47]
  wire             s2_read = s2_req_cmd == 5'h0 | s2_req_cmd == 5'h10 | s2_lr | s2_sc | _metaArb_io_in_3_bits_data_c_cat_T_28 | _metaArb_io_in_3_bits_data_c_cat_T_29 | _metaArb_io_in_3_bits_data_c_cat_T_30 | _metaArb_io_in_3_bits_data_c_cat_T_31 | _metaArb_io_in_3_bits_data_c_cat_T_35 | _metaArb_io_in_3_bits_data_c_cat_T_36 | _metaArb_io_in_3_bits_data_c_cat_T_37 | _metaArb_io_in_3_bits_data_c_cat_T_38 | _metaArb_io_in_3_bits_data_c_cat_T_39;	// @[Consts.scala:85:68, DCache.scala:316:19, package.scala:16:47]
  wire             _metaArb_io_in_3_bits_data_c_cat_T_23 = s2_req_cmd == 5'h1;	// @[Consts.scala:86:32, DCache.scala:316:19, TLB.scala:539:69]
  wire             _metaArb_io_in_3_bits_data_c_cat_T_24 = s2_req_cmd == 5'h11;	// @[Consts.scala:86:49, DCache.scala:316:19, TLB.scala:562:41]
  wire             s2_write = _metaArb_io_in_3_bits_data_c_cat_T_23 | _metaArb_io_in_3_bits_data_c_cat_T_24 | s2_sc | _metaArb_io_in_3_bits_data_c_cat_T_28 | _metaArb_io_in_3_bits_data_c_cat_T_29 | _metaArb_io_in_3_bits_data_c_cat_T_30 | _metaArb_io_in_3_bits_data_c_cat_T_31 | _metaArb_io_in_3_bits_data_c_cat_T_35 | _metaArb_io_in_3_bits_data_c_cat_T_36 | _metaArb_io_in_3_bits_data_c_cat_T_37 | _metaArb_io_in_3_bits_data_c_cat_T_38 | _metaArb_io_in_3_bits_data_c_cat_T_39;	// @[Consts.scala:86:{32,49,76}, package.scala:16:47]
  wire             s2_readwrite = s2_read | s2_write;	// @[Consts.scala:85:68, :86:76, DCache.scala:331:30]
  reg              s2_meta_correctable_errors;	// @[Reg.scala:19:16]
  reg              s2_meta_uncorrectable_errors;	// @[Reg.scala:19:16]
  reg  [21:0]      s2_meta_corrected_r;	// @[Reg.scala:19:16]
  wire             s2_meta_error = s2_meta_uncorrectable_errors | s2_meta_correctable_errors;	// @[DCache.scala:339:53, Reg.scala:19:16]
  reg  [63:0]      s2_data;	// @[Reg.scala:19:16]
  reg  [1:0]       s2_probe_state_state;	// @[Reg.scala:19:16]
  reg  [1:0]       s2_hit_state_state;	// @[Reg.scala:19:16]
  reg              s2_waw_hazard;	// @[Reg.scala:19:16]
  wire             _metaArb_io_in_3_bits_data_c_cat_T_46 = s2_req_cmd == 5'h3;	// @[Consts.scala:87:54, DCache.scala:316:19, package.scala:16:47]
  wire [3:0]       _T_45 = {_metaArb_io_in_3_bits_data_c_cat_T_23 | _metaArb_io_in_3_bits_data_c_cat_T_24 | s2_sc | _metaArb_io_in_3_bits_data_c_cat_T_28 | _metaArb_io_in_3_bits_data_c_cat_T_29 | _metaArb_io_in_3_bits_data_c_cat_T_30 | _metaArb_io_in_3_bits_data_c_cat_T_31 | _metaArb_io_in_3_bits_data_c_cat_T_35 | _metaArb_io_in_3_bits_data_c_cat_T_36 | _metaArb_io_in_3_bits_data_c_cat_T_37 | _metaArb_io_in_3_bits_data_c_cat_T_38 | _metaArb_io_in_3_bits_data_c_cat_T_39, _metaArb_io_in_3_bits_data_c_cat_T_23 | _metaArb_io_in_3_bits_data_c_cat_T_24 | s2_sc | _metaArb_io_in_3_bits_data_c_cat_T_28 | _metaArb_io_in_3_bits_data_c_cat_T_29 | _metaArb_io_in_3_bits_data_c_cat_T_30 | _metaArb_io_in_3_bits_data_c_cat_T_31 | _metaArb_io_in_3_bits_data_c_cat_T_35 | _metaArb_io_in_3_bits_data_c_cat_T_36 | _metaArb_io_in_3_bits_data_c_cat_T_37 | _metaArb_io_in_3_bits_data_c_cat_T_38 | _metaArb_io_in_3_bits_data_c_cat_T_39 | _metaArb_io_in_3_bits_data_c_cat_T_46 | s2_lr, s2_hit_state_state};	// @[Cat.scala:33:92, Consts.scala:86:{32,49,76}, :87:{54,64}, Reg.scala:19:16, package.scala:16:47]
  wire [1:0]       _T_72 = {1'h0, _T_45 == 4'hC};	// @[Cat.scala:33:92, Misc.scala:34:36, :48:20, package.scala:16:47]
  wire             s2_hit = _T_45 == 4'h3 | _T_45 == 4'h2 | _T_45 == 4'h1 | _T_45 == 4'h7 | _T_45 == 4'h6 | (&_T_45) | _T_45 == 4'hE;	// @[Cat.scala:33:92, DCache.scala:810:29, Misc.scala:34:9, :48:20, package.scala:16:47]
  wire [15:0][1:0] _GEN_3 = {{2'h3}, {2'h3}, {2'h2}, {_T_72}, {_T_72}, {_T_72}, {_T_72}, {_T_72}, {2'h3}, {2'h2}, {2'h2}, {2'h1}, {2'h3}, {2'h2}, {2'h1}, {2'h0}};	// @[Misc.scala:34:36, :48:20, TLB.scala:465:40, package.scala:16:47]
  wire [1:0]       metaArb_io_in_2_bits_data_meta_coh_state = _GEN_3[_T_45];	// @[Cat.scala:33:92, Misc.scala:34:36, :48:20]
  wire             s2_valid_hit_maybe_flush_pre_data_ecc_and_waw = s2_valid_masked & ~s2_meta_error & s2_hit;	// @[DCache.scala:314:42, :339:53, :340:54, :374:89, Misc.scala:34:9]
  wire             s2_valid_hit_pre_data_ecc_and_waw = s2_valid_hit_maybe_flush_pre_data_ecc_and_waw & s2_readwrite;	// @[DCache.scala:331:30, :374:89, :395:89]
  wire             s2_valid_flush_line = s2_valid_hit_maybe_flush_pre_data_ecc_and_waw & s2_req_cmd == 5'h5 & s2_req_size[0];	// @[DCache.scala:316:19, :317:{37,68}, :374:89, :396:75, package.scala:16:47]
  wire             s2_valid_hit_pre_data_ecc = s2_valid_hit_pre_data_ecc_and_waw & ~s2_waw_hazard;	// @[DCache.scala:395:89, :397:{69,73}, Reg.scala:19:16]
  wire             s2_valid_miss = s2_valid_masked & s2_readwrite & ~s2_meta_error & ~s2_hit;	// @[DCache.scala:314:42, :331:30, :339:53, :340:54, :400:{73,76}, Misc.scala:34:9]
  wire             s2_uncached = ~s2_pma_cacheable | s2_req_no_alloc & ~s2_pma_must_alloc & ~(|s2_hit_state_state);	// @[DCache.scala:316:19, :320:19, :401:{21,39,61,80,83}, Metadata.scala:50:45, Reg.scala:19:16]
  wire             s2_valid_cached_miss = s2_valid_miss & ~s2_uncached & ~uncachedInFlight_0;	// @[DCache.scala:213:33, :400:73, :401:39, :402:{47,60,63}]
  wire             _s2_want_victimize_T_1 = s2_valid_cached_miss | s2_valid_flush_line;	// @[DCache.scala:396:75, :402:60, :404:77]
  wire             s2_valid_uncached_pending = s2_valid_miss & s2_uncached & ~uncachedInFlight_0;	// @[DCache.scala:213:33, :400:73, :401:39, :407:{64,67}]
  wire [1:0]       s2_victim_state_state = (|s2_hit_state_state) ? s2_hit_state_state : s2_meta_corrected_r[21:20];	// @[DCache.scala:338:99, :411:28, Metadata.scala:50:45, Reg.scala:19:16]
  wire [3:0]       _T_112 = {probe_bits_param, s2_probe_state_state};	// @[Cat.scala:33:92, Reg.scala:19:16]
  wire             _T_138 = _T_112 == 4'hB;	// @[Cat.scala:33:92, Misc.scala:55:20, package.scala:16:47]
  wire             _T_141 = _T_112 == 4'h4;	// @[Cat.scala:33:92, DCache.scala:804:23, Misc.scala:55:20]
  wire             _T_145 = _T_112 == 4'h5;	// @[Cat.scala:33:92, DCache.scala:814:29, Misc.scala:55:20]
  wire             _T_149 = _T_112 == 4'h6;	// @[Cat.scala:33:92, Misc.scala:55:20, package.scala:16:47]
  wire             _T_153 = _T_112 == 4'h7;	// @[Cat.scala:33:92, DCache.scala:810:29, Misc.scala:55:20]
  wire             _T_157 = _T_112 == 4'h0;	// @[Cat.scala:33:92, DCache.scala:205:30, Misc.scala:55:20]
  wire             _T_161 = _T_112 == 4'h1;	// @[Cat.scala:33:92, Misc.scala:55:20, package.scala:16:47]
  wire             _T_165 = _T_112 == 4'h2;	// @[Cat.scala:33:92, Misc.scala:55:20, package.scala:16:47]
  wire             _T_169 = _T_112 == 4'h3;	// @[Cat.scala:33:92, DCache.scala:810:29, Misc.scala:55:20]
  wire             s2_prb_ack_data = _T_169 | ~(_T_165 | _T_161 | _T_157) & (_T_153 | ~(_T_149 | _T_145 | _T_141) & _T_138);	// @[Misc.scala:37:9, :55:20]
  wire             _GEN_4 = _T_169 | _T_165;	// @[Misc.scala:37:36, :55:20]
  wire             s2_victim_dirty;	// @[Misc.scala:37:9]
  assign s2_victim_dirty = &s2_victim_state_state;	// @[DCache.scala:411:28, Misc.scala:37:9, :55:20]
  wire             _io_cpu_s2_nack_output = s2_valid_no_xcpt & ~(s2_valid_uncached_pending & auto_out_a_ready) & ~(s2_valid_masked & ~s2_meta_error & s2_req_cmd == 5'h17) & ~s2_valid_hit_pre_data_ecc;	// @[DCache.scala:309:35, :314:42, :316:19, :339:53, :340:54, :397:69, :407:64, :417:57, :418:61, :421:17, :422:{41,67,86,89}, package.scala:16:47]
  assign metaArb_io_in_2_valid = s2_valid_hit_pre_data_ecc_and_waw & s2_hit_state_state != metaArb_io_in_2_bits_data_meta_coh_state;	// @[DCache.scala:395:89, :423:62, Metadata.scala:46:46, Misc.scala:34:36, Reg.scala:19:16]
  assign metaArb_io_in_1_valid = s2_meta_error & (s2_valid_masked | s2_probe);	// @[DCache.scala:310:25, :314:42, :339:53, :427:{43,93}]
  assign metaArb_io_in_4_bits_idx = probe_bits_address[11:6];	// @[DCache.scala:1176:47, Reg.scala:19:16]
  assign metaArb_io_in_3_bits_idx = s2_req_addr[11:6];	// @[DCache.scala:316:19, :430:76]
  assign metaArb_io_in_1_bits_idx = s2_probe ? metaArb_io_in_4_bits_idx : metaArb_io_in_3_bits_idx;	// @[DCache.scala:310:25, :430:{35,76}, :1176:47]
  assign metaArb_io_in_1_bits_data = {s2_meta_uncorrectable_errors ? 2'h0 : s2_meta_corrected_r[21:20], s2_meta_corrected_r[19:0]};	// @[DCache.scala:338:99, :433:31, :434:{40,55}, :435:14, Reg.scala:19:16]
  assign metaArb_io_in_2_bits_data = {metaArb_io_in_2_bits_data_meta_coh_state, s2_req_addr[31:12]};	// @[DCache.scala:316:19, :444:{68,97}, HellaCache.scala:292:14, Misc.scala:34:36]
  reg  [6:0]       lrscCount;	// @[DCache.scala:449:26]
  reg  [27:0]      lrscAddr;	// @[DCache.scala:452:21]
  wire             s2_sc_fail = s2_sc & ~((|(lrscCount[6:2])) & lrscAddr == s2_req_addr[33:6]);	// @[DCache.scala:316:19, :449:26, :450:29, :452:21, :453:{32,49}, :454:{26,29,41}, package.scala:16:47]
  reg  [4:0]       pstore1_cmd;	// @[Reg.scala:19:16]
  reg  [33:0]      pstore1_addr;	// @[Reg.scala:19:16]
  reg  [63:0]      pstore1_data;	// @[Reg.scala:19:16]
  reg  [7:0]       pstore1_mask;	// @[Reg.scala:19:16]
  reg              pstore1_rmw_r;	// @[Reg.scala:19:16]
  wire             _pstore1_held_T = s2_valid_hit_pre_data_ecc & s2_write;	// @[Consts.scala:86:76, DCache.scala:397:69, :467:46]
  reg              pstore2_valid;	// @[DCache.scala:478:30]
  wire             _pstore_drain_opportunistic_res_T_2 = _pstore_drain_opportunistic_T_25 | _pstore_drain_opportunistic_res_T_1;	// @[package.scala:16:47, :73:59]
  reg              pstore_drain_on_miss_REG;	// @[DCache.scala:480:56]
  reg              pstore1_held;	// @[DCache.scala:481:29]
  wire             pstore1_valid_likely = s2_valid & s2_write | pstore1_held;	// @[Consts.scala:86:76, DCache.scala:308:25, :481:29, :482:{39,51}]
  wire             pstore1_valid = _pstore1_held_T & ~s2_sc_fail | pstore1_held;	// @[DCache.scala:454:26, :467:{46,58,61}, :481:29, :484:38]
  wire             pstore_drain_structural = pstore1_valid_likely & pstore2_valid & (s1_valid & s1_write | pstore1_rmw_r);	// @[Consts.scala:86:76, DCache.scala:159:25, :478:30, :482:51, :486:{71,85,98}, Reg.scala:19:16]
  wire             _dataArb_io_in_0_valid_T_4 = s2_valid_hit_pre_data_ecc & s2_write;	// @[Consts.scala:86:76, DCache.scala:397:69, :483:72]
  wire             _dataArb_io_in_0_valid_T_9 = ~(io_cpu_req_valid & ~_pstore_drain_opportunistic_res_T_2) | releaseInFlight | pstore_drain_on_miss_REG;	// @[DCache.scala:311:46, :479:{36,55}, :480:56, :495:107, :1161:15, package.scala:73:59]
  assign dataArb_io_in_0_bits_write = pstore_drain_structural | ((_dataArb_io_in_0_valid_T_4 | pstore1_held) & ~pstore1_rmw_r | pstore2_valid) & _dataArb_io_in_0_valid_T_9;	// @[DCache.scala:478:30, :481:29, :483:{72,96}, :486:71, :494:44, :495:{41,44,58,76,107}, Reg.scala:19:16]
  reg  [33:0]      pstore2_addr;	// @[Reg.scala:19:16]
  reg  [7:0]       pstore2_storegen_data_r;	// @[Reg.scala:19:16]
  reg  [7:0]       pstore2_storegen_data_r_1;	// @[Reg.scala:19:16]
  reg  [7:0]       pstore2_storegen_data_r_2;	// @[Reg.scala:19:16]
  reg  [7:0]       pstore2_storegen_data_r_3;	// @[Reg.scala:19:16]
  reg  [7:0]       pstore2_storegen_data_r_4;	// @[Reg.scala:19:16]
  reg  [7:0]       pstore2_storegen_data_r_5;	// @[Reg.scala:19:16]
  reg  [7:0]       pstore2_storegen_data_r_6;	// @[Reg.scala:19:16]
  reg  [7:0]       pstore2_storegen_data_r_7;	// @[Reg.scala:19:16]
  reg  [7:0]       pstore2_storegen_mask;	// @[DCache.scala:508:19]
  assign dataArb_io_in_0_valid = pstore_drain_structural | ((_dataArb_io_in_0_valid_T_4 | pstore1_held) & ~pstore1_rmw_r | pstore2_valid) & _dataArb_io_in_0_valid_T_9;	// @[DCache.scala:478:30, :481:29, :483:{72,96}, :486:71, :494:44, :495:{41,44,58,76,107}, Reg.scala:19:16]
  assign dataArb_io_in_0_bits_addr = pstore2_valid ? pstore2_addr[11:0] : pstore1_addr[11:0];	// @[DCache.scala:478:30, :526:36, Reg.scala:19:16]
  assign dataArb_io_in_0_bits_wdata = pstore2_valid ? {pstore2_storegen_data_r_7, pstore2_storegen_data_r_6, pstore2_storegen_data_r_5, pstore2_storegen_data_r_4, pstore2_storegen_data_r_3, pstore2_storegen_data_r_2, pstore2_storegen_data_r_1, pstore2_storegen_data_r} : pstore1_data;	// @[Cat.scala:33:92, DCache.scala:478:30, :528:63, Reg.scala:19:16]
  assign dataArb_io_in_0_bits_eccMask = pstore2_valid ? pstore2_storegen_mask : pstore1_mask;	// @[DCache.scala:478:30, :508:19, :534:47, Reg.scala:19:16]
  wire             get_a_mask_size = s2_req_size == 2'h2;	// @[DCache.scala:316:19, Misc.scala:208:26, TLB.scala:465:40]
  wire             get_a_mask_acc = (&s2_req_size) | get_a_mask_size & ~(s2_req_addr[2]);	// @[DCache.scala:316:19, Misc.scala:205:21, :208:26, :209:26, :210:20, :214:{29,38}]
  wire             get_a_mask_acc_1 = (&s2_req_size) | get_a_mask_size & s2_req_addr[2];	// @[DCache.scala:316:19, Misc.scala:205:21, :208:26, :209:26, :214:{29,38}]
  wire             get_a_mask_size_1 = s2_req_size == 2'h1;	// @[DCache.scala:316:19, Misc.scala:208:26, package.scala:16:47]
  wire             get_a_mask_eq_2 = ~(s2_req_addr[2]) & ~(s2_req_addr[1]);	// @[DCache.scala:316:19, Misc.scala:209:26, :210:20, :213:27]
  wire             get_a_mask_acc_2 = get_a_mask_acc | get_a_mask_size_1 & get_a_mask_eq_2;	// @[Misc.scala:208:26, :213:27, :214:{29,38}]
  wire             get_a_mask_eq_3 = ~(s2_req_addr[2]) & s2_req_addr[1];	// @[DCache.scala:316:19, Misc.scala:209:26, :210:20, :213:27]
  wire             get_a_mask_acc_3 = get_a_mask_acc | get_a_mask_size_1 & get_a_mask_eq_3;	// @[Misc.scala:208:26, :213:27, :214:{29,38}]
  wire             get_a_mask_eq_4 = s2_req_addr[2] & ~(s2_req_addr[1]);	// @[DCache.scala:316:19, Misc.scala:209:26, :210:20, :213:27]
  wire             get_a_mask_acc_4 = get_a_mask_acc_1 | get_a_mask_size_1 & get_a_mask_eq_4;	// @[Misc.scala:208:26, :213:27, :214:{29,38}]
  wire             get_a_mask_eq_5 = s2_req_addr[2] & s2_req_addr[1];	// @[DCache.scala:316:19, Misc.scala:209:26, :213:27]
  wire             get_a_mask_acc_5 = get_a_mask_acc_1 | get_a_mask_size_1 & get_a_mask_eq_5;	// @[Misc.scala:208:26, :213:27, :214:{29,38}]
  wire             put_a_mask_size = s2_req_size == 2'h2;	// @[DCache.scala:316:19, Misc.scala:208:26, TLB.scala:465:40]
  wire             put_a_mask_acc = (&s2_req_size) | put_a_mask_size & ~(s2_req_addr[2]);	// @[DCache.scala:316:19, Misc.scala:205:21, :208:26, :209:26, :210:20, :214:{29,38}]
  wire             put_a_mask_acc_1 = (&s2_req_size) | put_a_mask_size & s2_req_addr[2];	// @[DCache.scala:316:19, Misc.scala:205:21, :208:26, :209:26, :214:{29,38}]
  wire             put_a_mask_size_1 = s2_req_size == 2'h1;	// @[DCache.scala:316:19, Misc.scala:208:26, package.scala:16:47]
  wire             put_a_mask_eq_2 = ~(s2_req_addr[2]) & ~(s2_req_addr[1]);	// @[DCache.scala:316:19, Misc.scala:209:26, :210:20, :213:27]
  wire             put_a_mask_acc_2 = put_a_mask_acc | put_a_mask_size_1 & put_a_mask_eq_2;	// @[Misc.scala:208:26, :213:27, :214:{29,38}]
  wire             put_a_mask_eq_3 = ~(s2_req_addr[2]) & s2_req_addr[1];	// @[DCache.scala:316:19, Misc.scala:209:26, :210:20, :213:27]
  wire             put_a_mask_acc_3 = put_a_mask_acc | put_a_mask_size_1 & put_a_mask_eq_3;	// @[Misc.scala:208:26, :213:27, :214:{29,38}]
  wire             put_a_mask_eq_4 = s2_req_addr[2] & ~(s2_req_addr[1]);	// @[DCache.scala:316:19, Misc.scala:209:26, :210:20, :213:27]
  wire             put_a_mask_acc_4 = put_a_mask_acc_1 | put_a_mask_size_1 & put_a_mask_eq_4;	// @[Misc.scala:208:26, :213:27, :214:{29,38}]
  wire             put_a_mask_eq_5 = s2_req_addr[2] & s2_req_addr[1];	// @[DCache.scala:316:19, Misc.scala:209:26, :213:27]
  wire             put_a_mask_acc_5 = put_a_mask_acc_1 | put_a_mask_size_1 & put_a_mask_eq_5;	// @[Misc.scala:208:26, :213:27, :214:{29,38}]
  wire             atomics_a_mask_size = s2_req_size == 2'h2;	// @[DCache.scala:316:19, Misc.scala:208:26, TLB.scala:465:40]
  wire             atomics_a_mask_acc = (&s2_req_size) | atomics_a_mask_size & ~(s2_req_addr[2]);	// @[DCache.scala:316:19, Misc.scala:205:21, :208:26, :209:26, :210:20, :214:{29,38}]
  wire             atomics_a_mask_acc_1 = (&s2_req_size) | atomics_a_mask_size & s2_req_addr[2];	// @[DCache.scala:316:19, Misc.scala:205:21, :208:26, :209:26, :214:{29,38}]
  wire             atomics_a_mask_size_1 = s2_req_size == 2'h1;	// @[DCache.scala:316:19, Misc.scala:208:26, package.scala:16:47]
  wire             atomics_a_mask_eq_2 = ~(s2_req_addr[2]) & ~(s2_req_addr[1]);	// @[DCache.scala:316:19, Misc.scala:209:26, :210:20, :213:27]
  wire             atomics_a_mask_acc_2 = atomics_a_mask_acc | atomics_a_mask_size_1 & atomics_a_mask_eq_2;	// @[Misc.scala:208:26, :213:27, :214:{29,38}]
  wire             atomics_a_mask_eq_3 = ~(s2_req_addr[2]) & s2_req_addr[1];	// @[DCache.scala:316:19, Misc.scala:209:26, :210:20, :213:27]
  wire             atomics_a_mask_acc_3 = atomics_a_mask_acc | atomics_a_mask_size_1 & atomics_a_mask_eq_3;	// @[Misc.scala:208:26, :213:27, :214:{29,38}]
  wire             atomics_a_mask_eq_4 = s2_req_addr[2] & ~(s2_req_addr[1]);	// @[DCache.scala:316:19, Misc.scala:209:26, :210:20, :213:27]
  wire             atomics_a_mask_acc_4 = atomics_a_mask_acc_1 | atomics_a_mask_size_1 & atomics_a_mask_eq_4;	// @[Misc.scala:208:26, :213:27, :214:{29,38}]
  wire             atomics_a_mask_eq_5 = s2_req_addr[2] & s2_req_addr[1];	// @[DCache.scala:316:19, Misc.scala:209:26, :213:27]
  wire             atomics_a_mask_acc_5 = atomics_a_mask_acc_1 | atomics_a_mask_size_1 & atomics_a_mask_eq_5;	// @[Misc.scala:208:26, :213:27, :214:{29,38}]
  wire             atomics_a_mask_size_3 = s2_req_size == 2'h2;	// @[DCache.scala:316:19, Misc.scala:208:26, TLB.scala:465:40]
  wire             atomics_a_mask_acc_14 = (&s2_req_size) | atomics_a_mask_size_3 & ~(s2_req_addr[2]);	// @[DCache.scala:316:19, Misc.scala:205:21, :208:26, :209:26, :210:20, :214:{29,38}]
  wire             atomics_a_mask_acc_15 = (&s2_req_size) | atomics_a_mask_size_3 & s2_req_addr[2];	// @[DCache.scala:316:19, Misc.scala:205:21, :208:26, :209:26, :214:{29,38}]
  wire             atomics_a_mask_size_4 = s2_req_size == 2'h1;	// @[DCache.scala:316:19, Misc.scala:208:26, package.scala:16:47]
  wire             atomics_a_mask_eq_16 = ~(s2_req_addr[2]) & ~(s2_req_addr[1]);	// @[DCache.scala:316:19, Misc.scala:209:26, :210:20, :213:27]
  wire             atomics_a_mask_acc_16 = atomics_a_mask_acc_14 | atomics_a_mask_size_4 & atomics_a_mask_eq_16;	// @[Misc.scala:208:26, :213:27, :214:{29,38}]
  wire             atomics_a_mask_eq_17 = ~(s2_req_addr[2]) & s2_req_addr[1];	// @[DCache.scala:316:19, Misc.scala:209:26, :210:20, :213:27]
  wire             atomics_a_mask_acc_17 = atomics_a_mask_acc_14 | atomics_a_mask_size_4 & atomics_a_mask_eq_17;	// @[Misc.scala:208:26, :213:27, :214:{29,38}]
  wire             atomics_a_mask_eq_18 = s2_req_addr[2] & ~(s2_req_addr[1]);	// @[DCache.scala:316:19, Misc.scala:209:26, :210:20, :213:27]
  wire             atomics_a_mask_acc_18 = atomics_a_mask_acc_15 | atomics_a_mask_size_4 & atomics_a_mask_eq_18;	// @[Misc.scala:208:26, :213:27, :214:{29,38}]
  wire             atomics_a_mask_eq_19 = s2_req_addr[2] & s2_req_addr[1];	// @[DCache.scala:316:19, Misc.scala:209:26, :213:27]
  wire             atomics_a_mask_acc_19 = atomics_a_mask_acc_15 | atomics_a_mask_size_4 & atomics_a_mask_eq_19;	// @[Misc.scala:208:26, :213:27, :214:{29,38}]
  wire             atomics_a_mask_size_6 = s2_req_size == 2'h2;	// @[DCache.scala:316:19, Misc.scala:208:26, TLB.scala:465:40]
  wire             atomics_a_mask_acc_28 = (&s2_req_size) | atomics_a_mask_size_6 & ~(s2_req_addr[2]);	// @[DCache.scala:316:19, Misc.scala:205:21, :208:26, :209:26, :210:20, :214:{29,38}]
  wire             atomics_a_mask_acc_29 = (&s2_req_size) | atomics_a_mask_size_6 & s2_req_addr[2];	// @[DCache.scala:316:19, Misc.scala:205:21, :208:26, :209:26, :214:{29,38}]
  wire             atomics_a_mask_size_7 = s2_req_size == 2'h1;	// @[DCache.scala:316:19, Misc.scala:208:26, package.scala:16:47]
  wire             atomics_a_mask_eq_30 = ~(s2_req_addr[2]) & ~(s2_req_addr[1]);	// @[DCache.scala:316:19, Misc.scala:209:26, :210:20, :213:27]
  wire             atomics_a_mask_acc_30 = atomics_a_mask_acc_28 | atomics_a_mask_size_7 & atomics_a_mask_eq_30;	// @[Misc.scala:208:26, :213:27, :214:{29,38}]
  wire             atomics_a_mask_eq_31 = ~(s2_req_addr[2]) & s2_req_addr[1];	// @[DCache.scala:316:19, Misc.scala:209:26, :210:20, :213:27]
  wire             atomics_a_mask_acc_31 = atomics_a_mask_acc_28 | atomics_a_mask_size_7 & atomics_a_mask_eq_31;	// @[Misc.scala:208:26, :213:27, :214:{29,38}]
  wire             atomics_a_mask_eq_32 = s2_req_addr[2] & ~(s2_req_addr[1]);	// @[DCache.scala:316:19, Misc.scala:209:26, :210:20, :213:27]
  wire             atomics_a_mask_acc_32 = atomics_a_mask_acc_29 | atomics_a_mask_size_7 & atomics_a_mask_eq_32;	// @[Misc.scala:208:26, :213:27, :214:{29,38}]
  wire             atomics_a_mask_eq_33 = s2_req_addr[2] & s2_req_addr[1];	// @[DCache.scala:316:19, Misc.scala:209:26, :213:27]
  wire             atomics_a_mask_acc_33 = atomics_a_mask_acc_29 | atomics_a_mask_size_7 & atomics_a_mask_eq_33;	// @[Misc.scala:208:26, :213:27, :214:{29,38}]
  wire             atomics_a_mask_size_9 = s2_req_size == 2'h2;	// @[DCache.scala:316:19, Misc.scala:208:26, TLB.scala:465:40]
  wire             atomics_a_mask_acc_42 = (&s2_req_size) | atomics_a_mask_size_9 & ~(s2_req_addr[2]);	// @[DCache.scala:316:19, Misc.scala:205:21, :208:26, :209:26, :210:20, :214:{29,38}]
  wire             atomics_a_mask_acc_43 = (&s2_req_size) | atomics_a_mask_size_9 & s2_req_addr[2];	// @[DCache.scala:316:19, Misc.scala:205:21, :208:26, :209:26, :214:{29,38}]
  wire             atomics_a_mask_size_10 = s2_req_size == 2'h1;	// @[DCache.scala:316:19, Misc.scala:208:26, package.scala:16:47]
  wire             atomics_a_mask_eq_44 = ~(s2_req_addr[2]) & ~(s2_req_addr[1]);	// @[DCache.scala:316:19, Misc.scala:209:26, :210:20, :213:27]
  wire             atomics_a_mask_acc_44 = atomics_a_mask_acc_42 | atomics_a_mask_size_10 & atomics_a_mask_eq_44;	// @[Misc.scala:208:26, :213:27, :214:{29,38}]
  wire             atomics_a_mask_eq_45 = ~(s2_req_addr[2]) & s2_req_addr[1];	// @[DCache.scala:316:19, Misc.scala:209:26, :210:20, :213:27]
  wire             atomics_a_mask_acc_45 = atomics_a_mask_acc_42 | atomics_a_mask_size_10 & atomics_a_mask_eq_45;	// @[Misc.scala:208:26, :213:27, :214:{29,38}]
  wire             atomics_a_mask_eq_46 = s2_req_addr[2] & ~(s2_req_addr[1]);	// @[DCache.scala:316:19, Misc.scala:209:26, :210:20, :213:27]
  wire             atomics_a_mask_acc_46 = atomics_a_mask_acc_43 | atomics_a_mask_size_10 & atomics_a_mask_eq_46;	// @[Misc.scala:208:26, :213:27, :214:{29,38}]
  wire             atomics_a_mask_eq_47 = s2_req_addr[2] & s2_req_addr[1];	// @[DCache.scala:316:19, Misc.scala:209:26, :213:27]
  wire             atomics_a_mask_acc_47 = atomics_a_mask_acc_43 | atomics_a_mask_size_10 & atomics_a_mask_eq_47;	// @[Misc.scala:208:26, :213:27, :214:{29,38}]
  wire             atomics_a_mask_size_12 = s2_req_size == 2'h2;	// @[DCache.scala:316:19, Misc.scala:208:26, TLB.scala:465:40]
  wire             atomics_a_mask_acc_56 = (&s2_req_size) | atomics_a_mask_size_12 & ~(s2_req_addr[2]);	// @[DCache.scala:316:19, Misc.scala:205:21, :208:26, :209:26, :210:20, :214:{29,38}]
  wire             atomics_a_mask_acc_57 = (&s2_req_size) | atomics_a_mask_size_12 & s2_req_addr[2];	// @[DCache.scala:316:19, Misc.scala:205:21, :208:26, :209:26, :214:{29,38}]
  wire             atomics_a_mask_size_13 = s2_req_size == 2'h1;	// @[DCache.scala:316:19, Misc.scala:208:26, package.scala:16:47]
  wire             atomics_a_mask_eq_58 = ~(s2_req_addr[2]) & ~(s2_req_addr[1]);	// @[DCache.scala:316:19, Misc.scala:209:26, :210:20, :213:27]
  wire             atomics_a_mask_acc_58 = atomics_a_mask_acc_56 | atomics_a_mask_size_13 & atomics_a_mask_eq_58;	// @[Misc.scala:208:26, :213:27, :214:{29,38}]
  wire             atomics_a_mask_eq_59 = ~(s2_req_addr[2]) & s2_req_addr[1];	// @[DCache.scala:316:19, Misc.scala:209:26, :210:20, :213:27]
  wire             atomics_a_mask_acc_59 = atomics_a_mask_acc_56 | atomics_a_mask_size_13 & atomics_a_mask_eq_59;	// @[Misc.scala:208:26, :213:27, :214:{29,38}]
  wire             atomics_a_mask_eq_60 = s2_req_addr[2] & ~(s2_req_addr[1]);	// @[DCache.scala:316:19, Misc.scala:209:26, :210:20, :213:27]
  wire             atomics_a_mask_acc_60 = atomics_a_mask_acc_57 | atomics_a_mask_size_13 & atomics_a_mask_eq_60;	// @[Misc.scala:208:26, :213:27, :214:{29,38}]
  wire             atomics_a_mask_eq_61 = s2_req_addr[2] & s2_req_addr[1];	// @[DCache.scala:316:19, Misc.scala:209:26, :213:27]
  wire             atomics_a_mask_acc_61 = atomics_a_mask_acc_57 | atomics_a_mask_size_13 & atomics_a_mask_eq_61;	// @[Misc.scala:208:26, :213:27, :214:{29,38}]
  wire             atomics_a_mask_size_15 = s2_req_size == 2'h2;	// @[DCache.scala:316:19, Misc.scala:208:26, TLB.scala:465:40]
  wire             atomics_a_mask_acc_70 = (&s2_req_size) | atomics_a_mask_size_15 & ~(s2_req_addr[2]);	// @[DCache.scala:316:19, Misc.scala:205:21, :208:26, :209:26, :210:20, :214:{29,38}]
  wire             atomics_a_mask_acc_71 = (&s2_req_size) | atomics_a_mask_size_15 & s2_req_addr[2];	// @[DCache.scala:316:19, Misc.scala:205:21, :208:26, :209:26, :214:{29,38}]
  wire             atomics_a_mask_size_16 = s2_req_size == 2'h1;	// @[DCache.scala:316:19, Misc.scala:208:26, package.scala:16:47]
  wire             atomics_a_mask_eq_72 = ~(s2_req_addr[2]) & ~(s2_req_addr[1]);	// @[DCache.scala:316:19, Misc.scala:209:26, :210:20, :213:27]
  wire             atomics_a_mask_acc_72 = atomics_a_mask_acc_70 | atomics_a_mask_size_16 & atomics_a_mask_eq_72;	// @[Misc.scala:208:26, :213:27, :214:{29,38}]
  wire             atomics_a_mask_eq_73 = ~(s2_req_addr[2]) & s2_req_addr[1];	// @[DCache.scala:316:19, Misc.scala:209:26, :210:20, :213:27]
  wire             atomics_a_mask_acc_73 = atomics_a_mask_acc_70 | atomics_a_mask_size_16 & atomics_a_mask_eq_73;	// @[Misc.scala:208:26, :213:27, :214:{29,38}]
  wire             atomics_a_mask_eq_74 = s2_req_addr[2] & ~(s2_req_addr[1]);	// @[DCache.scala:316:19, Misc.scala:209:26, :210:20, :213:27]
  wire             atomics_a_mask_acc_74 = atomics_a_mask_acc_71 | atomics_a_mask_size_16 & atomics_a_mask_eq_74;	// @[Misc.scala:208:26, :213:27, :214:{29,38}]
  wire             atomics_a_mask_eq_75 = s2_req_addr[2] & s2_req_addr[1];	// @[DCache.scala:316:19, Misc.scala:209:26, :213:27]
  wire             atomics_a_mask_acc_75 = atomics_a_mask_acc_71 | atomics_a_mask_size_16 & atomics_a_mask_eq_75;	// @[Misc.scala:208:26, :213:27, :214:{29,38}]
  wire             atomics_a_mask_size_18 = s2_req_size == 2'h2;	// @[DCache.scala:316:19, Misc.scala:208:26, TLB.scala:465:40]
  wire             atomics_a_mask_acc_84 = (&s2_req_size) | atomics_a_mask_size_18 & ~(s2_req_addr[2]);	// @[DCache.scala:316:19, Misc.scala:205:21, :208:26, :209:26, :210:20, :214:{29,38}]
  wire             atomics_a_mask_acc_85 = (&s2_req_size) | atomics_a_mask_size_18 & s2_req_addr[2];	// @[DCache.scala:316:19, Misc.scala:205:21, :208:26, :209:26, :214:{29,38}]
  wire             atomics_a_mask_size_19 = s2_req_size == 2'h1;	// @[DCache.scala:316:19, Misc.scala:208:26, package.scala:16:47]
  wire             atomics_a_mask_eq_86 = ~(s2_req_addr[2]) & ~(s2_req_addr[1]);	// @[DCache.scala:316:19, Misc.scala:209:26, :210:20, :213:27]
  wire             atomics_a_mask_acc_86 = atomics_a_mask_acc_84 | atomics_a_mask_size_19 & atomics_a_mask_eq_86;	// @[Misc.scala:208:26, :213:27, :214:{29,38}]
  wire             atomics_a_mask_eq_87 = ~(s2_req_addr[2]) & s2_req_addr[1];	// @[DCache.scala:316:19, Misc.scala:209:26, :210:20, :213:27]
  wire             atomics_a_mask_acc_87 = atomics_a_mask_acc_84 | atomics_a_mask_size_19 & atomics_a_mask_eq_87;	// @[Misc.scala:208:26, :213:27, :214:{29,38}]
  wire             atomics_a_mask_eq_88 = s2_req_addr[2] & ~(s2_req_addr[1]);	// @[DCache.scala:316:19, Misc.scala:209:26, :210:20, :213:27]
  wire             atomics_a_mask_acc_88 = atomics_a_mask_acc_85 | atomics_a_mask_size_19 & atomics_a_mask_eq_88;	// @[Misc.scala:208:26, :213:27, :214:{29,38}]
  wire             atomics_a_mask_eq_89 = s2_req_addr[2] & s2_req_addr[1];	// @[DCache.scala:316:19, Misc.scala:209:26, :213:27]
  wire             atomics_a_mask_acc_89 = atomics_a_mask_acc_85 | atomics_a_mask_size_19 & atomics_a_mask_eq_89;	// @[Misc.scala:208:26, :213:27, :214:{29,38}]
  wire             atomics_a_mask_size_21 = s2_req_size == 2'h2;	// @[DCache.scala:316:19, Misc.scala:208:26, TLB.scala:465:40]
  wire             atomics_a_mask_acc_98 = (&s2_req_size) | atomics_a_mask_size_21 & ~(s2_req_addr[2]);	// @[DCache.scala:316:19, Misc.scala:205:21, :208:26, :209:26, :210:20, :214:{29,38}]
  wire             atomics_a_mask_acc_99 = (&s2_req_size) | atomics_a_mask_size_21 & s2_req_addr[2];	// @[DCache.scala:316:19, Misc.scala:205:21, :208:26, :209:26, :214:{29,38}]
  wire             atomics_a_mask_size_22 = s2_req_size == 2'h1;	// @[DCache.scala:316:19, Misc.scala:208:26, package.scala:16:47]
  wire             atomics_a_mask_eq_100 = ~(s2_req_addr[2]) & ~(s2_req_addr[1]);	// @[DCache.scala:316:19, Misc.scala:209:26, :210:20, :213:27]
  wire             atomics_a_mask_acc_100 = atomics_a_mask_acc_98 | atomics_a_mask_size_22 & atomics_a_mask_eq_100;	// @[Misc.scala:208:26, :213:27, :214:{29,38}]
  wire             atomics_a_mask_eq_101 = ~(s2_req_addr[2]) & s2_req_addr[1];	// @[DCache.scala:316:19, Misc.scala:209:26, :210:20, :213:27]
  wire             atomics_a_mask_acc_101 = atomics_a_mask_acc_98 | atomics_a_mask_size_22 & atomics_a_mask_eq_101;	// @[Misc.scala:208:26, :213:27, :214:{29,38}]
  wire             atomics_a_mask_eq_102 = s2_req_addr[2] & ~(s2_req_addr[1]);	// @[DCache.scala:316:19, Misc.scala:209:26, :210:20, :213:27]
  wire             atomics_a_mask_acc_102 = atomics_a_mask_acc_99 | atomics_a_mask_size_22 & atomics_a_mask_eq_102;	// @[Misc.scala:208:26, :213:27, :214:{29,38}]
  wire             atomics_a_mask_eq_103 = s2_req_addr[2] & s2_req_addr[1];	// @[DCache.scala:316:19, Misc.scala:209:26, :213:27]
  wire             atomics_a_mask_acc_103 = atomics_a_mask_acc_99 | atomics_a_mask_size_22 & atomics_a_mask_eq_103;	// @[Misc.scala:208:26, :213:27, :214:{29,38}]
  wire             atomics_a_mask_size_24 = s2_req_size == 2'h2;	// @[DCache.scala:316:19, Misc.scala:208:26, TLB.scala:465:40]
  wire             atomics_a_mask_acc_112 = (&s2_req_size) | atomics_a_mask_size_24 & ~(s2_req_addr[2]);	// @[DCache.scala:316:19, Misc.scala:205:21, :208:26, :209:26, :210:20, :214:{29,38}]
  wire             atomics_a_mask_acc_113 = (&s2_req_size) | atomics_a_mask_size_24 & s2_req_addr[2];	// @[DCache.scala:316:19, Misc.scala:205:21, :208:26, :209:26, :214:{29,38}]
  wire             atomics_a_mask_size_25 = s2_req_size == 2'h1;	// @[DCache.scala:316:19, Misc.scala:208:26, package.scala:16:47]
  wire             atomics_a_mask_eq_114 = ~(s2_req_addr[2]) & ~(s2_req_addr[1]);	// @[DCache.scala:316:19, Misc.scala:209:26, :210:20, :213:27]
  wire             atomics_a_mask_acc_114 = atomics_a_mask_acc_112 | atomics_a_mask_size_25 & atomics_a_mask_eq_114;	// @[Misc.scala:208:26, :213:27, :214:{29,38}]
  wire             atomics_a_mask_eq_115 = ~(s2_req_addr[2]) & s2_req_addr[1];	// @[DCache.scala:316:19, Misc.scala:209:26, :210:20, :213:27]
  wire             atomics_a_mask_acc_115 = atomics_a_mask_acc_112 | atomics_a_mask_size_25 & atomics_a_mask_eq_115;	// @[Misc.scala:208:26, :213:27, :214:{29,38}]
  wire             atomics_a_mask_eq_116 = s2_req_addr[2] & ~(s2_req_addr[1]);	// @[DCache.scala:316:19, Misc.scala:209:26, :210:20, :213:27]
  wire             atomics_a_mask_acc_116 = atomics_a_mask_acc_113 | atomics_a_mask_size_25 & atomics_a_mask_eq_116;	// @[Misc.scala:208:26, :213:27, :214:{29,38}]
  wire             atomics_a_mask_eq_117 = s2_req_addr[2] & s2_req_addr[1];	// @[DCache.scala:316:19, Misc.scala:209:26, :213:27]
  wire             atomics_a_mask_acc_117 = atomics_a_mask_acc_113 | atomics_a_mask_size_25 & atomics_a_mask_eq_117;	// @[Misc.scala:208:26, :213:27, :214:{29,38}]
  wire [7:0]       atomics_mask =
    _metaArb_io_in_3_bits_data_c_cat_T_39
      ? {atomics_a_mask_acc_117 | atomics_a_mask_eq_117 & s2_req_addr[0], atomics_a_mask_acc_117 | atomics_a_mask_eq_117 & ~(s2_req_addr[0]), atomics_a_mask_acc_116 | atomics_a_mask_eq_116 & s2_req_addr[0], atomics_a_mask_acc_116 | atomics_a_mask_eq_116 & ~(s2_req_addr[0]), atomics_a_mask_acc_115 | atomics_a_mask_eq_115 & s2_req_addr[0], atomics_a_mask_acc_115 | atomics_a_mask_eq_115 & ~(s2_req_addr[0]), atomics_a_mask_acc_114 | atomics_a_mask_eq_114 & s2_req_addr[0], atomics_a_mask_acc_114 | atomics_a_mask_eq_114 & ~(s2_req_addr[0])}
      : _metaArb_io_in_3_bits_data_c_cat_T_38
          ? {atomics_a_mask_acc_103 | atomics_a_mask_eq_103 & s2_req_addr[0], atomics_a_mask_acc_103 | atomics_a_mask_eq_103 & ~(s2_req_addr[0]), atomics_a_mask_acc_102 | atomics_a_mask_eq_102 & s2_req_addr[0], atomics_a_mask_acc_102 | atomics_a_mask_eq_102 & ~(s2_req_addr[0]), atomics_a_mask_acc_101 | atomics_a_mask_eq_101 & s2_req_addr[0], atomics_a_mask_acc_101 | atomics_a_mask_eq_101 & ~(s2_req_addr[0]), atomics_a_mask_acc_100 | atomics_a_mask_eq_100 & s2_req_addr[0], atomics_a_mask_acc_100 | atomics_a_mask_eq_100 & ~(s2_req_addr[0])}
          : _metaArb_io_in_3_bits_data_c_cat_T_37
              ? {atomics_a_mask_acc_89 | atomics_a_mask_eq_89 & s2_req_addr[0], atomics_a_mask_acc_89 | atomics_a_mask_eq_89 & ~(s2_req_addr[0]), atomics_a_mask_acc_88 | atomics_a_mask_eq_88 & s2_req_addr[0], atomics_a_mask_acc_88 | atomics_a_mask_eq_88 & ~(s2_req_addr[0]), atomics_a_mask_acc_87 | atomics_a_mask_eq_87 & s2_req_addr[0], atomics_a_mask_acc_87 | atomics_a_mask_eq_87 & ~(s2_req_addr[0]), atomics_a_mask_acc_86 | atomics_a_mask_eq_86 & s2_req_addr[0], atomics_a_mask_acc_86 | atomics_a_mask_eq_86 & ~(s2_req_addr[0])}
              : _metaArb_io_in_3_bits_data_c_cat_T_36
                  ? {atomics_a_mask_acc_75 | atomics_a_mask_eq_75 & s2_req_addr[0], atomics_a_mask_acc_75 | atomics_a_mask_eq_75 & ~(s2_req_addr[0]), atomics_a_mask_acc_74 | atomics_a_mask_eq_74 & s2_req_addr[0], atomics_a_mask_acc_74 | atomics_a_mask_eq_74 & ~(s2_req_addr[0]), atomics_a_mask_acc_73 | atomics_a_mask_eq_73 & s2_req_addr[0], atomics_a_mask_acc_73 | atomics_a_mask_eq_73 & ~(s2_req_addr[0]), atomics_a_mask_acc_72 | atomics_a_mask_eq_72 & s2_req_addr[0], atomics_a_mask_acc_72 | atomics_a_mask_eq_72 & ~(s2_req_addr[0])}
                  : _metaArb_io_in_3_bits_data_c_cat_T_35
                      ? {atomics_a_mask_acc_61 | atomics_a_mask_eq_61 & s2_req_addr[0], atomics_a_mask_acc_61 | atomics_a_mask_eq_61 & ~(s2_req_addr[0]), atomics_a_mask_acc_60 | atomics_a_mask_eq_60 & s2_req_addr[0], atomics_a_mask_acc_60 | atomics_a_mask_eq_60 & ~(s2_req_addr[0]), atomics_a_mask_acc_59 | atomics_a_mask_eq_59 & s2_req_addr[0], atomics_a_mask_acc_59 | atomics_a_mask_eq_59 & ~(s2_req_addr[0]), atomics_a_mask_acc_58 | atomics_a_mask_eq_58 & s2_req_addr[0], atomics_a_mask_acc_58 | atomics_a_mask_eq_58 & ~(s2_req_addr[0])}
                      : _metaArb_io_in_3_bits_data_c_cat_T_31
                          ? {atomics_a_mask_acc_47 | atomics_a_mask_eq_47 & s2_req_addr[0], atomics_a_mask_acc_47 | atomics_a_mask_eq_47 & ~(s2_req_addr[0]), atomics_a_mask_acc_46 | atomics_a_mask_eq_46 & s2_req_addr[0], atomics_a_mask_acc_46 | atomics_a_mask_eq_46 & ~(s2_req_addr[0]), atomics_a_mask_acc_45 | atomics_a_mask_eq_45 & s2_req_addr[0], atomics_a_mask_acc_45 | atomics_a_mask_eq_45 & ~(s2_req_addr[0]), atomics_a_mask_acc_44 | atomics_a_mask_eq_44 & s2_req_addr[0], atomics_a_mask_acc_44 | atomics_a_mask_eq_44 & ~(s2_req_addr[0])}
                          : _metaArb_io_in_3_bits_data_c_cat_T_30 ? {atomics_a_mask_acc_33 | atomics_a_mask_eq_33 & s2_req_addr[0], atomics_a_mask_acc_33 | atomics_a_mask_eq_33 & ~(s2_req_addr[0]), atomics_a_mask_acc_32 | atomics_a_mask_eq_32 & s2_req_addr[0], atomics_a_mask_acc_32 | atomics_a_mask_eq_32 & ~(s2_req_addr[0]), atomics_a_mask_acc_31 | atomics_a_mask_eq_31 & s2_req_addr[0], atomics_a_mask_acc_31 | atomics_a_mask_eq_31 & ~(s2_req_addr[0]), atomics_a_mask_acc_30 | atomics_a_mask_eq_30 & s2_req_addr[0], atomics_a_mask_acc_30 | atomics_a_mask_eq_30 & ~(s2_req_addr[0])} : _metaArb_io_in_3_bits_data_c_cat_T_29 ? {atomics_a_mask_acc_19 | atomics_a_mask_eq_19 & s2_req_addr[0], atomics_a_mask_acc_19 | atomics_a_mask_eq_19 & ~(s2_req_addr[0]), atomics_a_mask_acc_18 | atomics_a_mask_eq_18 & s2_req_addr[0], atomics_a_mask_acc_18 | atomics_a_mask_eq_18 & ~(s2_req_addr[0]), atomics_a_mask_acc_17 | atomics_a_mask_eq_17 & s2_req_addr[0], atomics_a_mask_acc_17 | atomics_a_mask_eq_17 & ~(s2_req_addr[0]), atomics_a_mask_acc_16 | atomics_a_mask_eq_16 & s2_req_addr[0], atomics_a_mask_acc_16 | atomics_a_mask_eq_16 & ~(s2_req_addr[0])} : _metaArb_io_in_3_bits_data_c_cat_T_28 ? {atomics_a_mask_acc_5 | atomics_a_mask_eq_5 & s2_req_addr[0], atomics_a_mask_acc_5 | atomics_a_mask_eq_5 & ~(s2_req_addr[0]), atomics_a_mask_acc_4 | atomics_a_mask_eq_4 & s2_req_addr[0], atomics_a_mask_acc_4 | atomics_a_mask_eq_4 & ~(s2_req_addr[0]), atomics_a_mask_acc_3 | atomics_a_mask_eq_3 & s2_req_addr[0], atomics_a_mask_acc_3 | atomics_a_mask_eq_3 & ~(s2_req_addr[0]), atomics_a_mask_acc_2 | atomics_a_mask_eq_2 & s2_req_addr[0], atomics_a_mask_acc_2 | atomics_a_mask_eq_2 & ~(s2_req_addr[0])} : 8'h0;	// @[Cat.scala:33:92, DCache.scala:316:19, Misc.scala:209:26, :210:20, :213:27, :214:29, Mux.scala:81:58, package.scala:16:47]
  wire             x1_a_deq_valid = s2_valid_uncached_pending | s2_valid_cached_miss & ~(release_ack_wait & (s2_req_addr[20:6] ^ release_ack_addr[20:6]) == 15'h0) & ~s2_victim_dirty;	// @[DCache.scala:203:33, :204:29, :205:30, :316:19, :402:60, :407:64, :559:29, :581:32, :583:{8,27,43,118,127}, :584:91, Misc.scala:37:9]
  wire             _GEN_5 = ~s2_write | _metaArb_io_in_3_bits_data_c_cat_T_24 | ~s2_read | _metaArb_io_in_3_bits_data_c_cat_T_39 | _metaArb_io_in_3_bits_data_c_cat_T_38 | _metaArb_io_in_3_bits_data_c_cat_T_37 | _metaArb_io_in_3_bits_data_c_cat_T_36 | _metaArb_io_in_3_bits_data_c_cat_T_35 | _metaArb_io_in_3_bits_data_c_cat_T_31 | _metaArb_io_in_3_bits_data_c_cat_T_30 | _metaArb_io_in_3_bits_data_c_cat_T_29 | _metaArb_io_in_3_bits_data_c_cat_T_28;	// @[Consts.scala:85:68, :86:{49,76}, DCache.scala:586:8, :588:8, package.scala:16:47]
  wire             _io_errors_bus_valid_T = tl_out_d_ready & auto_out_d_valid;	// @[DCache.scala:648:18, :699:51, :701:20, :729:68, :730:22, Decoupled.scala:51:35]
  wire [26:0]      _beats1_decode_T_1 = 27'hFFF << auto_out_d_bits_size;	// @[package.scala:235:71]
  wire [8:0]       beats1 = auto_out_d_bits_opcode[0] ? ~(_beats1_decode_T_1[11:3]) : 9'h0;	// @[DCache.scala:267:18, Edges.scala:106:36, :221:14, package.scala:235:{46,71,76}]
  reg  [8:0]       counter;	// @[Edges.scala:229:27]
  wire [8:0]       counter1 = counter - 9'h1;	// @[Edges.scala:229:27, :230:28]
  wire             d_last = counter == 9'h1 | beats1 == 9'h0;	// @[DCache.scala:267:18, Edges.scala:221:14, :229:27, :232:{25,33,43}]
  wire [8:0]       count = beats1 & ~counter1;	// @[Edges.scala:221:14, :230:28, :234:{25,27}]
  wire             grantIsUncachedData = auto_out_d_bits_opcode == 3'h1;	// @[Misc.scala:37:36, package.scala:16:47]
  wire             grantIsUncached = grantIsUncachedData | auto_out_d_bits_opcode == 3'h0 | auto_out_d_bits_opcode == 3'h2;	// @[Misc.scala:37:36, Replacement.scala:168:70, package.scala:16:47, :73:59]
  wire             grantIsRefill = auto_out_d_bits_opcode == 3'h5;	// @[package.scala:16:47]
  wire             grantIsCached = auto_out_d_bits_opcode == 3'h4 | grantIsRefill;	// @[package.scala:16:47, :73:59]
  wire             grantIsVoluntary = auto_out_d_bits_opcode == 3'h6;	// @[DCache.scala:642:32, package.scala:16:47]
  reg              grantInProgress;	// @[DCache.scala:644:32]
  reg  [2:0]       blockProbeAfterGrantCount;	// @[DCache.scala:645:42]
  wire             _metaArb_io_in_4_valid_T = release_state == 4'h6;	// @[DCache.scala:205:30, package.scala:16:47]
  wire             _T_308 = release_state == 4'h9;	// @[DCache.scala:205:30, package.scala:16:47]
  wire             _canAcceptCachedGrant_T_4 = _T_303 | _metaArb_io_in_4_valid_T | _T_308;	// @[package.scala:16:47, :73:59]
  wire             _GEN_6 = _io_errors_bus_valid_T & grantIsCached;	// @[DCache.scala:652:26, Decoupled.scala:51:35, package.scala:73:59]
  wire             _T_271 = auto_out_d_bits_source & d_last;	// @[DCache.scala:663:17, Edges.scala:232:33]
  wire             _GEN_7 = ~_io_errors_bus_valid_T | grantIsCached | ~(grantIsUncached & grantIsUncachedData);	// @[DCache.scala:300:32, :608:26, :651:26, :652:26, :661:35, :668:34, :671:25, Decoupled.scala:51:35, package.scala:16:47, :73:59]
  wire             _T_287 = grantIsRefill & dataArb_io_in_0_valid;	// @[DCache.scala:494:44, :699:23, package.scala:16:47]
  wire             tl_out_e_valid = ~_T_287 & auto_out_d_valid & ~(|counter) & grantIsCached & ~_canAcceptCachedGrant_T_4;	// @[DCache.scala:647:30, :691:18, :699:{23,51}, :700:20, Edges.scala:229:27, :231:25, package.scala:73:59]
  assign dataArb_io_in_1_bits_addr = {s2_req_addr[11:6] | count[8:3], count[2:0], 3'h0};	// @[Cat.scala:33:92, DCache.scala:316:19, :705:{32,67}, Edges.scala:234:25, Replacement.scala:168:70]
  assign metaArb_io_in_3_valid = grantIsCached & d_last & _io_errors_bus_valid_T & ~auto_out_d_bits_denied;	// @[DCache.scala:718:{53,56}, Decoupled.scala:51:35, Edges.scala:232:33, package.scala:73:59]
  wire [3:0]       _metaArb_io_in_3_bits_data_T_1 = {_metaArb_io_in_3_bits_data_c_cat_T_23 | _metaArb_io_in_3_bits_data_c_cat_T_24 | s2_sc | _metaArb_io_in_3_bits_data_c_cat_T_28 | _metaArb_io_in_3_bits_data_c_cat_T_29 | _metaArb_io_in_3_bits_data_c_cat_T_30 | _metaArb_io_in_3_bits_data_c_cat_T_31 | _metaArb_io_in_3_bits_data_c_cat_T_35 | _metaArb_io_in_3_bits_data_c_cat_T_36 | _metaArb_io_in_3_bits_data_c_cat_T_37 | _metaArb_io_in_3_bits_data_c_cat_T_38 | _metaArb_io_in_3_bits_data_c_cat_T_39, _metaArb_io_in_3_bits_data_c_cat_T_23 | _metaArb_io_in_3_bits_data_c_cat_T_24 | s2_sc | _metaArb_io_in_3_bits_data_c_cat_T_28 | _metaArb_io_in_3_bits_data_c_cat_T_29 | _metaArb_io_in_3_bits_data_c_cat_T_30 | _metaArb_io_in_3_bits_data_c_cat_T_31 | _metaArb_io_in_3_bits_data_c_cat_T_35 | _metaArb_io_in_3_bits_data_c_cat_T_36 | _metaArb_io_in_3_bits_data_c_cat_T_37 | _metaArb_io_in_3_bits_data_c_cat_T_38 | _metaArb_io_in_3_bits_data_c_cat_T_39 | _metaArb_io_in_3_bits_data_c_cat_T_46 | s2_lr, auto_out_d_bits_param};	// @[Cat.scala:33:92, Consts.scala:86:{32,49,76}, :87:{54,64}, package.scala:16:47]
  assign metaArb_io_in_3_bits_data = {_metaArb_io_in_3_bits_data_T_1 == 4'hC ? 2'h3 : _metaArb_io_in_3_bits_data_T_1 == 4'h4 | _metaArb_io_in_3_bits_data_T_1 == 4'h0 ? 2'h2 : {1'h0, _metaArb_io_in_3_bits_data_T_1 == 4'h1}, s2_req_addr[31:12]};	// @[Cat.scala:33:92, DCache.scala:205:30, :316:19, :444:68, :723:134, :804:23, HellaCache.scala:292:14, Mux.scala:81:{58,61}, TLB.scala:465:40, package.scala:16:47]
  reg              blockUncachedGrant;	// @[DCache.scala:727:33]
  wire             _T_289 = grantIsUncachedData & (blockUncachedGrant | s1_valid);	// @[DCache.scala:159:25, :727:33, :729:{31,54}, package.scala:16:47]
  assign tl_out_d_ready = ~(_T_289 | _T_287) & (~grantIsCached | ((|counter) | auto_out_e_ready) & ~_canAcceptCachedGrant_T_4);	// @[DCache.scala:647:30, :648:{18,24,50,69}, :699:{23,51}, :701:20, :729:{31,68}, :730:22, Edges.scala:229:27, :231:25, package.scala:73:59]
  wire             _io_cpu_req_ready_output = _T_289 ? ~(auto_out_d_valid | _GEN_2) & _io_cpu_req_ready_T_4 : ~_GEN_2 & _io_cpu_req_ready_T_4;	// @[DCache.scala:210:{20,73}, :235:{45,64}, :244:{34,53}, :252:{79,98}, :729:{31,68}, :732:29, :733:26]
  wire             _GEN_8 = _T_289 & auto_out_d_valid;	// @[DCache.scala:698:26, :729:{31,68}, :732:29, :734:32]
  assign dataArb_io_in_1_valid = _GEN_8 | auto_out_d_valid & grantIsRefill & ~_canAcceptCachedGrant_T_4;	// @[DCache.scala:647:30, :698:{26,61}, :729:68, :732:29, :734:32, package.scala:16:47, :73:59]
  assign _GEN_0 = ~_GEN_8;	// @[DCache.scala:698:26, :704:33, :729:68, :732:29, :734:32, :735:37]
  wire             block_probe_for_core_progress = (|blockProbeAfterGrantCount) | (|(lrscCount[6:2]));	// @[DCache.scala:449:26, :450:29, :645:42, :646:35, :743:71]
  wire             tl_out_b_ready = ~metaArb__grant_T_3 & ~(block_probe_for_core_progress | releaseInFlight | release_ack_wait & (auto_out_b_bits_address[20:6] ^ release_ack_addr[20:6]) == 15'h0 | grantInProgress | s1_valid | s2_valid);	// @[Arbiter.scala:45:{68,78}, DCache.scala:159:25, :203:33, :204:29, :205:30, :308:25, :311:46, :559:29, :583:43, :644:32, :743:71, :744:{62,88,163}, :747:{44,47,119}]
  wire             _T_323 = auto_out_c_ready & tl_out_c_valid;	// @[DCache.scala:801:21, :827:47, :828:22, :831:48, :832:22, Decoupled.scala:51:35]
  wire [26:0]      _GEN_9 = {23'h0, tl_out_c_bits_size};	// @[DCache.scala:836:48, :840:102, :841:52, package.scala:235:71]
  wire [26:0]      _beats1_decode_T_5 = 27'hFFF << _GEN_9;	// @[package.scala:235:71]
  wire [8:0]       beats1_1 = tl_out_c_bits_opcode[0] ? ~(_beats1_decode_T_5[11:3]) : 9'h0;	// @[DCache.scala:267:18, :836:48, :840:102, :841:52, Edges.scala:102:36, :221:14, package.scala:235:{46,71,76}]
  reg  [8:0]       counter_1;	// @[Edges.scala:229:27]
  wire [8:0]       counter1_1 = counter_1 - 9'h1;	// @[Edges.scala:229:27, :230:28]
  wire             c_first = counter_1 == 9'h0;	// @[DCache.scala:267:18, Edges.scala:229:27, :231:25]
  wire             releaseDone = (counter_1 == 9'h1 | beats1_1 == 9'h0) & _T_323;	// @[DCache.scala:267:18, Decoupled.scala:51:35, Edges.scala:221:14, :229:27, :232:{25,33,43}, :233:22]
  reg              s1_release_data_valid;	// @[DCache.scala:778:38]
  reg              s2_release_data_valid;	// @[DCache.scala:779:38]
  wire             releaseRejected = s2_release_data_valid & ~_T_323;	// @[DCache.scala:779:38, :780:{44,47}, Decoupled.scala:51:35]
  wire [9:0]       releaseDataBeat = {1'h0, beats1_1 & ~counter1_1} + {8'h0, releaseRejected ? 2'h0 : {1'h0, s1_release_data_valid} + {1'h0, s2_release_data_valid}};	// @[DCache.scala:778:38, :779:38, :780:44, :781:{43,48,93}, Edges.scala:221:14, :230:28, :234:{25,27}]
  wire             _GEN_10 = s2_meta_error | s2_prb_ack_data;	// @[DCache.scala:339:53, :788:17, :803:28, :805:36, :807:45, Misc.scala:37:9]
  assign s1_nack = s2_probe & (s2_meta_error | s2_prb_ack_data | (|s2_probe_state_state) | ~releaseDone) | s1_valid & s1_read & (pstore1_valid_likely & pstore1_addr[11:3] == s1_req_addr[11:3] & (s1_write ? (|(pstore1_mask & s1_mask_xwr)) : (|(pstore1_mask & s1_mask_xwr))) | pstore2_valid & pstore2_addr[11:3] == s1_req_addr[11:3] & (s1_write ? (|(pstore2_storegen_mask & s1_mask_xwr)) : (|(pstore2_storegen_mask & s1_mask_xwr)))) | _io_cpu_s2_nack_output | metaArb_io_in_2_valid;	// @[Cat.scala:33:92, Consts.scala:85:68, :86:76, DCache.scala:159:25, :265:75, :310:25, :339:53, :422:86, :423:{62,82,92}, :478:30, :482:51, :508:19, :538:{9,31,43}, :539:{8,38,66,77,92}, :541:{27,69}, :542:21, :548:{18,36,46}, :801:21, :813:22, :816:{24,34}, Edges.scala:233:22, Metadata.scala:50:45, Misc.scala:37:9, Reg.scala:19:16]
  wire             _T_299 = release_state == 4'h4;	// @[DCache.scala:205:30, :804:23, :818:25]
  assign metaArb_io_in_6_valid = _T_299 | auto_out_b_valid & (~block_probe_for_core_progress | (|lrscCount) & ~(|(lrscCount[6:2])));	// @[DCache.scala:449:26, :450:29, :451:{34,40,43}, :743:71, :746:{26,44,48,79}, :818:{25,44}, :819:30]
  assign metaArb_io_in_6_bits_idx = _T_299 ? metaArb_io_in_4_bits_idx : auto_out_b_bits_address[11:6];	// @[DCache.scala:749:29, :818:{25,44}, :820:33, :1176:47]
  wire             _T_300 = release_state == 4'h5;	// @[DCache.scala:205:30, :814:29, :827:25]
  wire             _T_301 = release_state == 4'h3;	// @[DCache.scala:205:30, :810:29, :831:25]
  assign tl_out_c_valid = _T_301 | _T_300 | s2_probe & ~_GEN_10 | s2_release_data_valid & ~(c_first & release_ack_wait);	// @[DCache.scala:203:33, :310:25, :779:38, :787:{18,117,120,130}, :788:17, :801:21, :803:28, :805:36, :807:45, :827:{25,47}, :828:22, :831:{25,48}, :832:22, Edges.scala:231:25]
  wire             _T_307 = _T_303 | _metaArb_io_in_4_valid_T | _T_308;	// @[package.scala:16:47, :73:59]
  assign tl_out_c_bits_opcode = _T_307 ? {2'h3, ~_T_308} : {2'h2, _T_302};	// @[DCache.scala:831:48, :836:48, :837:21, :840:102, :841:52, :842:23, :847:23, TLB.scala:465:40, package.scala:16:47, :73:59]
  assign tl_out_c_bits_size = _T_307 ? 4'h6 : probe_bits_size;	// @[DCache.scala:836:48, :840:102, :841:52, Reg.scala:19:16, package.scala:16:47, :73:59]
  assign dataArb_io_in_2_valid = inWriteback & releaseDataBeat < 10'h8;	// @[DCache.scala:781:43, :877:{41,60}, package.scala:73:59]
  assign _GEN = {metaArb_io_in_4_bits_idx, releaseDataBeat[2:0], 3'h0};	// @[DCache.scala:781:43, :880:{72,90}, :1176:47, Replacement.scala:168:70]
  assign metaArb_io_in_4_valid = _metaArb_io_in_4_valid_T | release_state == 4'h7;	// @[DCache.scala:205:30, :810:29, package.scala:16:47, :73:59]
  assign metaArb_io_in_7_bits_data = {_T_307 ? 2'h0 : _GEN_4 ? 2'h2 : _T_161 ? 2'h1 : _T_157 ? 2'h0 : {1'h0, _T_153 | _T_149 | _T_145}, probe_bits_address[31:12]};	// @[DCache.scala:789:27, :840:102, :853:14, :890:{78,97}, Misc.scala:37:{36,63}, :55:20, Reg.scala:19:16, TLB.scala:465:40, package.scala:16:47, :73:59]
  reg              io_cpu_s2_xcpt_REG;	// @[DCache.scala:909:32]
  assign _io_cpu_s2_xcpt_pf_ld_output = io_cpu_s2_xcpt_REG & s2_tlb_xcpt_pf_ld;	// @[DCache.scala:319:24, :909:{24,32}]
  assign _io_cpu_s2_xcpt_pf_st_output = io_cpu_s2_xcpt_REG & s2_tlb_xcpt_pf_st;	// @[DCache.scala:319:24, :909:{24,32}]
  assign _io_cpu_s2_xcpt_gf_ld_output = io_cpu_s2_xcpt_REG & s2_tlb_xcpt_gf_ld;	// @[DCache.scala:319:24, :909:{24,32}]
  assign _io_cpu_s2_xcpt_gf_st_output = io_cpu_s2_xcpt_REG & s2_tlb_xcpt_gf_st;	// @[DCache.scala:319:24, :909:{24,32}]
  assign _io_cpu_s2_xcpt_ae_ld_output = io_cpu_s2_xcpt_REG & s2_tlb_xcpt_ae_ld;	// @[DCache.scala:319:24, :909:{24,32}]
  assign _io_cpu_s2_xcpt_ae_st_output = io_cpu_s2_xcpt_REG & s2_tlb_xcpt_ae_st;	// @[DCache.scala:319:24, :909:{24,32}]
  assign _io_cpu_s2_xcpt_ma_ld_output = io_cpu_s2_xcpt_REG & s2_tlb_xcpt_ma_ld;	// @[DCache.scala:319:24, :909:{24,32}]
  assign _io_cpu_s2_xcpt_ma_st_output = io_cpu_s2_xcpt_REG & s2_tlb_xcpt_ma_st;	// @[DCache.scala:319:24, :909:{24,32}]
  reg              doUncachedResp;	// @[DCache.scala:924:31]
  wire             _io_cpu_replay_next_output = _io_errors_bus_valid_T & grantIsUncachedData;	// @[DCache.scala:926:41, Decoupled.scala:51:35, package.scala:16:47]
  wire [31:0]      io_cpu_resp_bits_data_shifted = s2_req_addr[2] ? s2_data[63:32] : s2_data[31:0];	// @[AMOALU.scala:40:{24,37,55}, DCache.scala:316:19, Misc.scala:209:26, Reg.scala:19:16]
  wire             _io_cpu_resp_bits_data_word_bypass_T_1 = s2_req_size == 2'h2;	// @[AMOALU.scala:43:26, DCache.scala:316:19, TLB.scala:465:40]
  wire [15:0]      io_cpu_resp_bits_data_shifted_1 = s2_req_addr[1] ? io_cpu_resp_bits_data_shifted[31:16] : io_cpu_resp_bits_data_shifted[15:0];	// @[AMOALU.scala:40:{24,37,55}, DCache.scala:316:19, Misc.scala:209:26]
  wire [7:0]       io_cpu_resp_bits_data_zeroed_2 = s2_sc ? 8'h0 : s2_req_addr[0] ? io_cpu_resp_bits_data_shifted_1[15:8] : io_cpu_resp_bits_data_shifted_1[7:0];	// @[AMOALU.scala:40:{24,37,55}, :42:23, DCache.scala:316:19, Misc.scala:209:26, package.scala:16:47]
  wire [31:0]      io_cpu_resp_bits_data_word_bypass_shifted = s2_req_addr[2] ? s2_data[63:32] : s2_data[31:0];	// @[AMOALU.scala:40:{24,37,55}, DCache.scala:316:19, Misc.scala:209:26, Reg.scala:19:16]
  reg              REG;	// @[DCache.scala:984:18]
  wire [26:0]      _io_cpu_perf_release_beats1_decode_T_1 = 27'hFFF << _GEN_9;	// @[package.scala:235:71]
  reg  [8:0]       io_cpu_perf_release_counter;	// @[Edges.scala:229:27]
  wire             _GEN_11 = _io_errors_bus_valid_T & grantIsCached & d_last;	// @[DCache.scala:608:26, :651:26, :652:26, :655:20, :656:27, Decoupled.scala:51:35, Edges.scala:232:33, package.scala:73:59]
  wire             _GEN_12 = _T_299 & ~metaArb__grant_T_3;	// @[Arbiter.scala:45:{68,78}, DCache.scala:801:21, :818:{25,44}, :822:37, :823:23]
  wire [6:0]       flushCounterNext = {1'h0, flushCounter} + 7'h1;	// @[DCache.scala:202:29, :985:39]
  wire [33:0]      s0_tlb_req_vaddr = {resetting ? {io_cpu_req_bits_addr[33:12], flushCounter} : metaArb_io_in_1_valid ? {io_cpu_req_bits_addr[33:12], metaArb_io_in_1_bits_idx} : _GEN_1 ? {io_cpu_req_bits_addr[33:12], s2_req_addr[11:6]} : metaArb_io_in_4_valid ? {io_cpu_req_bits_addr[33:12], probe_bits_address[11:6]} : metaArb_io_in_6_valid ? {io_cpu_req_bits_addr[33:32], _T_299 ? probe_bits_address[31:6] : auto_out_b_bits_address[31:6]} : io_cpu_req_bits_addr[33:6], io_cpu_req_bits_addr[5:0]};	// @[Arbiter.scala:136:15, :138:26, :140:19, Cat.scala:33:92, DCache.scala:170:84, :201:26, :202:29, :222:89, :316:19, :427:43, :430:35, :746:26, :750:{30,58}, :818:{25,44}, :819:30, :821:34, Reg.scala:19:16, package.scala:73:59]
  wire             tlb_legal_address = s1_tlb_req_vaddr[33:12] == 22'h3 | s1_tlb_req_vaddr[33:12] == 22'h2010 | s1_tlb_req_vaddr[33:12] == 22'h4 | s1_tlb_req_vaddr[33:17] == 17'h8 | s1_tlb_req_vaddr[33:17] == 17'h4000 | s1_tlb_req_vaddr[33:29] == 5'h3;	// @[Parameters.scala:137:{31,65}, Reg.scala:19:16, TLB.scala:410:67, package.scala:16:47]
  wire             tlb__cacheable_T_13 = tlb_legal_address & s1_tlb_req_vaddr[31];	// @[Reg.scala:19:16, TLB.scala:410:67, :413:19]
  wire [1:0]       _GEN_13 = {s1_tlb_req_vaddr[30], s1_tlb_req_vaddr[20]};	// @[Parameters.scala:137:45, Reg.scala:19:16]
  wire             tlb_prot_pp = tlb_legal_address & (_GEN_13 == 2'h0 | s1_tlb_req_vaddr[31:30] == 2'h1);	// @[Parameters.scala:137:{45,65}, :616:89, Reg.scala:19:16, TLB.scala:410:67, :413:19, package.scala:16:47]
  wire             tlb_prot_al = tlb_legal_address & _GEN_13 == 2'h0;	// @[Parameters.scala:137:{45,65}, TLB.scala:410:67, :413:19]
  wire             tlb_prot_aa = tlb_legal_address & _GEN_13 == 2'h0;	// @[Parameters.scala:137:{45,65}, TLB.scala:410:67, :413:19]
  wire [3:0]       _GEN_14 = s1_tlb_req_vaddr[3:0] & (4'h1 << s1_tlb_req_size) - 4'h1;	// @[OneHot.scala:57:35, Reg.scala:19:16, TLB.scala:539:{39,69}, package.scala:16:47]
  wire             tlb__cmd_lrsc_T = s1_tlb_req_cmd == 5'h6;	// @[Reg.scala:19:16, package.scala:16:47]
  wire             tlb__cmd_lrsc_T_1 = s1_tlb_req_cmd == 5'h7;	// @[Reg.scala:19:16, package.scala:16:47]
  wire             tlb__cmd_lrsc_T_2 = tlb__cmd_lrsc_T | tlb__cmd_lrsc_T_1;	// @[package.scala:16:47, :73:59]
  wire             tlb__cmd_amo_logical_T = s1_tlb_req_cmd == 5'h4;	// @[Reg.scala:19:16, package.scala:16:47]
  wire             tlb__cmd_amo_logical_T_1 = s1_tlb_req_cmd == 5'h9;	// @[Reg.scala:19:16, package.scala:16:47]
  wire             tlb__cmd_amo_logical_T_2 = s1_tlb_req_cmd == 5'hA;	// @[Reg.scala:19:16, package.scala:16:47]
  wire             tlb__cmd_amo_logical_T_3 = s1_tlb_req_cmd == 5'hB;	// @[Reg.scala:19:16, package.scala:16:47]
  wire             tlb__cmd_amo_logical_T_6 = tlb__cmd_amo_logical_T | tlb__cmd_amo_logical_T_1 | tlb__cmd_amo_logical_T_2 | tlb__cmd_amo_logical_T_3;	// @[package.scala:16:47, :73:59]
  wire             tlb__cmd_amo_arithmetic_T = s1_tlb_req_cmd == 5'h8;	// @[Reg.scala:19:16, package.scala:16:47]
  wire             tlb__cmd_amo_arithmetic_T_1 = s1_tlb_req_cmd == 5'hC;	// @[Reg.scala:19:16, package.scala:16:47]
  wire             tlb__cmd_amo_arithmetic_T_2 = s1_tlb_req_cmd == 5'hD;	// @[Reg.scala:19:16, package.scala:16:47]
  wire             tlb__cmd_amo_arithmetic_T_3 = s1_tlb_req_cmd == 5'hE;	// @[Reg.scala:19:16, package.scala:16:47]
  wire             tlb__cmd_amo_arithmetic_T_4 = s1_tlb_req_cmd == 5'hF;	// @[Reg.scala:19:16, package.scala:16:47]
  wire             tlb__cmd_amo_arithmetic_T_8 = tlb__cmd_amo_arithmetic_T | tlb__cmd_amo_arithmetic_T_1 | tlb__cmd_amo_arithmetic_T_2 | tlb__cmd_amo_arithmetic_T_3 | tlb__cmd_amo_arithmetic_T_4;	// @[package.scala:16:47, :73:59]
  wire             tlb_cmd_put_partial = s1_tlb_req_cmd == 5'h11;	// @[Reg.scala:19:16, TLB.scala:562:41]
  wire             tlb_cmd_read = s1_tlb_req_cmd == 5'h0 | s1_tlb_req_cmd == 5'h10 | tlb__cmd_lrsc_T | tlb__cmd_lrsc_T_1 | tlb__cmd_amo_logical_T | tlb__cmd_amo_logical_T_1 | tlb__cmd_amo_logical_T_2 | tlb__cmd_amo_logical_T_3 | tlb__cmd_amo_arithmetic_T | tlb__cmd_amo_arithmetic_T_1 | tlb__cmd_amo_arithmetic_T_2 | tlb__cmd_amo_arithmetic_T_3 | tlb__cmd_amo_arithmetic_T_4;	// @[Consts.scala:85:68, Reg.scala:19:16, package.scala:16:47]
  wire             tlb_cmd_write = s1_tlb_req_cmd == 5'h1 | tlb_cmd_put_partial | tlb__cmd_lrsc_T_1 | tlb__cmd_amo_logical_T | tlb__cmd_amo_logical_T_1 | tlb__cmd_amo_logical_T_2 | tlb__cmd_amo_logical_T_3 | tlb__cmd_amo_arithmetic_T | tlb__cmd_amo_arithmetic_T_1 | tlb__cmd_amo_arithmetic_T_2 | tlb__cmd_amo_arithmetic_T_3 | tlb__cmd_amo_arithmetic_T_4;	// @[Consts.scala:86:{32,76}, Reg.scala:19:16, TLB.scala:539:69, :562:41, package.scala:16:47]
  wire             _GEN_15 = (|_GEN_14) & tlb_legal_address & ({s1_tlb_req_vaddr[31:30], s1_tlb_req_vaddr[25], s1_tlb_req_vaddr[20], ~(s1_tlb_req_vaddr[14])} == 5'h0 | {s1_tlb_req_vaddr[31:30], ~(s1_tlb_req_vaddr[25]), s1_tlb_req_vaddr[20], s1_tlb_req_vaddr[14]} == 5'h0 | s1_tlb_req_vaddr[31:30] == 2'h1) | tlb__cmd_lrsc_T_2 & ~tlb__cacheable_T_13;	// @[Parameters.scala:137:{31,45,65}, :616:89, Reg.scala:19:16, TLB.scala:410:67, :413:19, :539:{39,77}, :571:{8,37}, :572:{8,19}, package.scala:16:47, :73:59]
  wire [1:0]       _s2_data_T_1 = _io_cpu_replay_next_output | inWriteback | s1_did_read & s1_read_mask ? (_GEN_7 ? 2'h1 : 2'h2) : 2'h0;	// @[DCache.scala:300:32, :344:63, :354:27, :356:28, :651:26, :652:26, :926:41, Reg.scala:19:16, TLB.scala:465:40, package.scala:16:47, :73:59]
  wire             _probe_bits_T = tl_out_b_ready & auto_out_b_valid;	// @[DCache.scala:747:44, Decoupled.scala:51:35]
  wire             s1_valid_not_nacked = s1_valid & ~s1_nack;	// @[DCache.scala:159:25, :164:{38,41}, :548:36, :801:21, :816:24]
  wire             s0_clk_en = metaArb_io_out_valid & ~metaArb_io_out_bits_write;	// @[Arbiter.scala:138:26, :140:19, :147:31, DCache.scala:167:{40,43}]
  wire             _T_29 = _tag_array_0_RW0_rdata[19:0] == s1_tlb_req_vaddr[31:12];	// @[DCache.scala:275:99, :292:80, :294:83, DescribedSRAM.scala:17:26, Reg.scala:19:16]
  wire             s1_meta_clk_en = s1_valid_not_nacked | s1_probe;	// @[DCache.scala:160:25, :164:38, :334:62]
  wire             _T_241 = s2_valid_hit_pre_data_ecc & s2_lr & ~cached_grant_wait | s2_valid_cached_miss;	// @[DCache.scala:200:34, :210:54, :397:69, :402:60, :455:{32,54}, package.scala:16:47]
  wire             advance_pstore1 = pstore1_valid & pstore2_valid == dataArb_io_in_0_bits_write;	// @[DCache.scala:478:30, :484:38, :494:44, :499:{61,79}]
  wire             _io_cpu_perf_acquire_T = auto_out_a_ready & x1_a_deq_valid;	// @[DCache.scala:581:32, Decoupled.scala:51:35]
  wire             _GEN_16 = _io_cpu_perf_acquire_T & s2_uncached;	// @[DCache.scala:213:33, :401:39, :608:26, :609:24, :611:18, :612:13, Decoupled.scala:51:35]
  wire             _GEN_17 = _T_307 & _T_323 & c_first;	// @[DCache.scala:651:26, :840:102, :856:41, :857:26, Decoupled.scala:51:35, Edges.scala:231:25, package.scala:73:59]
  always @(posedge clock) begin
    if (reset) begin
      s1_valid <= 1'h0;	// @[DCache.scala:159:25]
      s1_probe <= 1'h0;	// @[DCache.scala:160:25]
      cached_grant_wait <= 1'h0;	// @[DCache.scala:200:34]
      resetting <= 1'h0;	// @[DCache.scala:201:26]
      flushCounter <= 6'h0;	// @[DCache.scala:202:29]
      release_ack_wait <= 1'h0;	// @[DCache.scala:203:33]
      release_state <= 4'h0;	// @[DCache.scala:205:30]
      uncachedInFlight_0 <= 1'h0;	// @[DCache.scala:213:33]
      s2_valid <= 1'h0;	// @[DCache.scala:308:25]
      s2_probe <= 1'h0;	// @[DCache.scala:310:25]
      lrscCount <= 7'h0;	// @[DCache.scala:449:26, TLB.scala:585:19]
      pstore2_valid <= 1'h0;	// @[DCache.scala:478:30]
      pstore1_held <= 1'h0;	// @[DCache.scala:481:29]
      counter <= 9'h0;	// @[DCache.scala:267:18, Edges.scala:229:27]
      grantInProgress <= 1'h0;	// @[DCache.scala:644:32]
      blockProbeAfterGrantCount <= 3'h0;	// @[DCache.scala:645:42, Replacement.scala:168:70]
      counter_1 <= 9'h0;	// @[DCache.scala:267:18, Edges.scala:229:27]
      io_cpu_perf_release_counter <= 9'h0;	// @[DCache.scala:267:18, Edges.scala:229:27]
    end
    else begin
      s1_valid <= _io_cpu_req_ready_output & io_cpu_req_valid;	// @[DCache.scala:159:25, :252:79, :729:68, :732:29, Decoupled.scala:51:35]
      s1_probe <= _GEN_12 | _probe_bits_T;	// @[DCache.scala:160:25, :801:21, :818:44, :822:37, :823:23, :824:18, Decoupled.scala:51:35]
      cached_grant_wait <= ~_GEN_11 & (_io_cpu_perf_acquire_T & ~s2_uncached | cached_grant_wait);	// @[DCache.scala:200:34, :401:39, :608:26, :609:24, :618:25, :651:26, :652:26, :655:20, :656:27, Decoupled.scala:51:35]
      resetting <= ~(resetting & flushCounterNext[6]) & (REG | resetting);	// @[DCache.scala:201:26, :984:{18,34,46}, :985:39, :986:37, :1027:20, :1029:22, :1030:17]
      if (resetting)	// @[DCache.scala:201:26]
        flushCounter <= flushCounterNext[5:0];	// @[DCache.scala:202:29, :985:39, :1028:18]
      release_ack_wait <= _GEN_17 | (~_io_errors_bus_valid_T | grantIsCached | grantIsUncached | ~grantIsVoluntary) & release_ack_wait;	// @[DCache.scala:203:33, :608:26, :642:32, :651:26, :652:26, :684:36, :686:24, :840:102, :856:41, :857:26, Decoupled.scala:51:35, package.scala:73:59]
      if (~metaArb__grant_T_2 & metaArb_io_in_4_valid)	// @[Arbiter.scala:45:{68,78}, Decoupled.scala:51:35, package.scala:73:59]
        release_state <= 4'h0;	// @[DCache.scala:205:30]
      else if (_T_307 & releaseDone)	// @[DCache.scala:836:48, :840:102, :855:{26,42}, Edges.scala:233:22, package.scala:73:59]
        release_state <= 4'h6;	// @[DCache.scala:205:30, package.scala:16:47]
      else if (_T_302 & releaseDone | _T_301 & releaseDone)	// @[DCache.scala:827:47, :831:{25,48}, :834:{26,42}, :836:48, :838:{26,42}, Edges.scala:233:22, package.scala:16:47]
        release_state <= 4'h7;	// @[DCache.scala:205:30, :810:29]
      else if (_T_300 & releaseDone | _GEN_12)	// @[DCache.scala:801:21, :818:44, :822:37, :823:23, :827:{25,47}, :829:{26,42}, Edges.scala:233:22]
        release_state <= 4'h0;	// @[DCache.scala:205:30]
      else if (s2_probe) begin	// @[DCache.scala:310:25]
        if (s2_meta_error)	// @[DCache.scala:339:53]
          release_state <= 4'h4;	// @[DCache.scala:205:30, :804:23]
        else if (s2_prb_ack_data)	// @[Misc.scala:37:9]
          release_state <= 4'h2;	// @[DCache.scala:205:30, package.scala:16:47]
        else if (|s2_probe_state_state)	// @[Metadata.scala:50:45, Reg.scala:19:16]
          release_state <= {1'h0, releaseDone, 2'h3};	// @[DCache.scala:205:30, :810:29, Edges.scala:233:22, package.scala:16:47]
        else if (releaseDone)	// @[Edges.scala:233:22]
          release_state <= 4'h0;	// @[DCache.scala:205:30]
        else	// @[Edges.scala:233:22]
          release_state <= 4'h5;	// @[DCache.scala:205:30, :814:29]
      end
      else if (_s2_want_victimize_T_1) begin	// @[DCache.scala:404:77]
        if (s2_victim_dirty & ~(s2_valid_flush_line & s2_req_size[1]))	// @[DCache.scala:316:19, :396:75, :795:{46,60}, :796:{44,47}, Misc.scala:37:9]
          release_state <= 4'h1;	// @[DCache.scala:205:30, package.scala:16:47]
        else	// @[DCache.scala:796:44]
          release_state <= 4'h6;	// @[DCache.scala:205:30, package.scala:16:47]
      end
      uncachedInFlight_0 <= (~_io_errors_bus_valid_T | grantIsCached | ~(grantIsUncached & _T_271)) & (_GEN_16 | uncachedInFlight_0);	// @[DCache.scala:213:33, :608:26, :609:24, :611:18, :612:13, :651:26, :652:26, :661:35, :663:{17,28}, :665:13, Decoupled.scala:51:35, package.scala:73:59]
      s2_valid <= s1_valid_masked & ~(s1_req_cmd == 5'h14 | s1_req_cmd == 5'h15 | s1_req_cmd == 5'h16);	// @[DCache.scala:163:34, :190:{30,57,71,85}, :308:{25,42,45}, Reg.scala:19:16]
      s2_probe <= s1_probe;	// @[DCache.scala:160:25, :310:25]
      if (s1_probe)	// @[DCache.scala:160:25]
        lrscCount <= 7'h0;	// @[DCache.scala:449:26, TLB.scala:585:19]
      else if (s2_valid_masked & (|(lrscCount[6:2])))	// @[DCache.scala:314:42, :449:26, :450:29, :460:29]
        lrscCount <= 7'h3;	// @[DCache.scala:449:26, :459:26, :460:{43,55}]
      else if (|lrscCount)	// @[DCache.scala:449:26, :451:34]
        lrscCount <= lrscCount - 7'h1;	// @[DCache.scala:449:26, :459:51]
      else if (_T_241) begin	// @[DCache.scala:455:54]
        if (s2_hit)	// @[Misc.scala:34:9]
          lrscCount <= 7'h4F;	// @[DCache.scala:449:26, :456:21]
        else	// @[Misc.scala:34:9]
          lrscCount <= 7'h0;	// @[DCache.scala:449:26, TLB.scala:585:19]
      end
      pstore2_valid <= pstore2_valid & ~dataArb_io_in_0_bits_write | advance_pstore1;	// @[DCache.scala:478:30, :494:44, :498:91, :499:61, :500:{34,51}]
      pstore1_held <= (_pstore1_held_T & ~s2_sc_fail | pstore1_held) & pstore2_valid & ~dataArb_io_in_0_bits_write;	// @[DCache.scala:454:26, :467:{46,58,61}, :478:30, :481:29, :494:44, :498:{54,88,91}]
      if (_io_errors_bus_valid_T) begin	// @[Decoupled.scala:51:35]
        if (|counter)	// @[Edges.scala:229:27, :231:25]
          counter <= counter1;	// @[Edges.scala:229:27, :230:28]
        else if (auto_out_d_bits_opcode[0])	// @[Edges.scala:106:36]
          counter <= ~(_beats1_decode_T_1[11:3]);	// @[Edges.scala:229:27, package.scala:235:{46,71,76}]
        else	// @[Edges.scala:106:36]
          counter <= 9'h0;	// @[DCache.scala:267:18, Edges.scala:229:27]
      end
      if (_GEN_6)	// @[DCache.scala:652:26]
        grantInProgress <= ~d_last;	// @[DCache.scala:644:32, :653:23, :655:20, :657:25, Edges.scala:232:33]
      if (_GEN_11)	// @[DCache.scala:608:26, :651:26, :652:26, :655:20, :656:27]
        blockProbeAfterGrantCount <= 3'h7;	// @[DCache.scala:645:42, package.scala:16:47]
      else if (|blockProbeAfterGrantCount)	// @[DCache.scala:645:42, :646:35]
        blockProbeAfterGrantCount <= blockProbeAfterGrantCount - 3'h1;	// @[DCache.scala:645:42, :646:99]
      if (_T_323) begin	// @[Decoupled.scala:51:35]
        if (c_first) begin	// @[Edges.scala:231:25]
          if (tl_out_c_bits_opcode[0])	// @[DCache.scala:836:48, :840:102, :841:52, Edges.scala:102:36]
            counter_1 <= ~(_beats1_decode_T_5[11:3]);	// @[Edges.scala:229:27, package.scala:235:{46,71,76}]
          else	// @[Edges.scala:102:36]
            counter_1 <= 9'h0;	// @[DCache.scala:267:18, Edges.scala:229:27]
        end
        else	// @[Edges.scala:231:25]
          counter_1 <= counter1_1;	// @[Edges.scala:229:27, :230:28]
        if (io_cpu_perf_release_counter == 9'h0) begin	// @[DCache.scala:267:18, Edges.scala:229:27, :231:25]
          if (tl_out_c_bits_opcode[0])	// @[DCache.scala:836:48, :840:102, :841:52, Edges.scala:102:36]
            io_cpu_perf_release_counter <= ~(_io_cpu_perf_release_beats1_decode_T_1[11:3]);	// @[Edges.scala:229:27, package.scala:235:{46,71,76}]
          else	// @[Edges.scala:102:36]
            io_cpu_perf_release_counter <= 9'h0;	// @[DCache.scala:267:18, Edges.scala:229:27]
        end
        else	// @[Edges.scala:231:25]
          io_cpu_perf_release_counter <= io_cpu_perf_release_counter - 9'h1;	// @[Edges.scala:229:27, :230:28]
      end
    end
    if (_s2_want_victimize_T_1) begin	// @[DCache.scala:404:77]
      probe_bits_param <= 2'h0;	// @[Reg.scala:19:16]
      probe_bits_size <= 4'h0;	// @[DCache.scala:205:30, Reg.scala:19:16]
      probe_bits_address <= {s2_valid_flush_line ? s2_req_addr[31:12] : s2_meta_corrected_r[19:0], s2_req_addr[11:6], 6'h0};	// @[DCache.scala:316:19, :338:99, :396:75, :410:{26,82}, :799:{76,96}, Reg.scala:19:16]
    end
    else if (_probe_bits_T) begin	// @[Decoupled.scala:51:35]
      probe_bits_param <= auto_out_b_bits_param;	// @[Reg.scala:19:16]
      probe_bits_size <= auto_out_b_bits_size;	// @[Reg.scala:19:16]
      probe_bits_address <= auto_out_b_bits_address;	// @[Reg.scala:19:16]
    end
    probe_bits_source <= ~_s2_want_victimize_T_1 & (_probe_bits_T ? auto_out_b_bits_source : probe_bits_source);	// @[DCache.scala:404:77, :793:25, :799:18, Decoupled.scala:51:35, Reg.scala:19:16, :20:{18,22}]
    if (s0_clk_en) begin	// @[DCache.scala:167:40]
      s1_req_addr <= s0_tlb_req_vaddr;	// @[Cat.scala:33:92, Reg.scala:19:16]
      s1_req_tag <= io_cpu_req_bits_tag;	// @[Reg.scala:19:16]
      s1_req_cmd <= io_cpu_req_bits_cmd;	// @[Reg.scala:19:16]
      s1_req_size <= io_cpu_req_bits_size;	// @[Reg.scala:19:16]
      s1_req_signed <= io_cpu_req_bits_signed;	// @[Reg.scala:19:16]
      s1_req_dprv <= io_cpu_req_bits_dprv;	// @[Reg.scala:19:16]
      s1_req_dv <= io_cpu_req_bits_dv;	// @[Reg.scala:19:16]
      s1_req_mask <= 8'h0;	// @[Reg.scala:19:16]
      s1_tlb_req_vaddr <= s0_tlb_req_vaddr;	// @[Cat.scala:33:92, Reg.scala:19:16]
      s1_tlb_req_size <= io_cpu_req_bits_size;	// @[Reg.scala:19:16]
      s1_tlb_req_cmd <= io_cpu_req_bits_cmd;	// @[Reg.scala:19:16]
      s1_tlb_req_prv <= io_cpu_req_bits_dprv;	// @[Reg.scala:19:16]
      s1_did_read <= ~dataArb__grant_T_1 & io_cpu_req_valid & (_pstore_drain_opportunistic_T | _pstore_drain_opportunistic_T_1 | _pstore_drain_opportunistic_T_2 | _pstore_drain_opportunistic_T_28 | _pstore_drain_opportunistic_T_30 | _pstore_drain_opportunistic_T_31 | _pstore_drain_opportunistic_T_32 | _pstore_drain_opportunistic_T_33 | _pstore_drain_opportunistic_T_37 | _pstore_drain_opportunistic_T_38 | _pstore_drain_opportunistic_T_39 | _pstore_drain_opportunistic_T_40 | _pstore_drain_opportunistic_T_41 | (_pstore_drain_opportunistic_T_25 | _pstore_drain_opportunistic_T_50 | _pstore_drain_opportunistic_T_28 | _pstore_drain_opportunistic_T_30 | _pstore_drain_opportunistic_T_31 | _pstore_drain_opportunistic_T_32 | _pstore_drain_opportunistic_T_33 | _pstore_drain_opportunistic_T_37 | _pstore_drain_opportunistic_T_38 | _pstore_drain_opportunistic_T_39 | _pstore_drain_opportunistic_T_40 | _pstore_drain_opportunistic_T_41) & _pstore_drain_opportunistic_T_50);	// @[Arbiter.scala:45:{68,78}, Consts.scala:86:{49,76}, DCache.scala:236:54, :1166:21, :1167:23, Reg.scala:19:16, package.scala:16:47]
    end
    s1_req_no_alloc <= ~s0_clk_en & s1_req_no_alloc;	// @[DCache.scala:167:40, Reg.scala:19:16, :20:{18,22}]
    s1_req_no_xcpt <= ~s0_clk_en & s1_req_no_xcpt;	// @[DCache.scala:167:40, Reg.scala:19:16, :20:{18,22}]
    if (_GEN_17)	// @[DCache.scala:651:26, :840:102, :856:41, :857:26]
      release_ack_addr <= probe_bits_address;	// @[DCache.scala:204:29, Reg.scala:19:16]
    if (_GEN_16) begin	// @[DCache.scala:213:33, :608:26, :609:24, :611:18, :612:13]
      uncachedReqs_0_addr <= s2_req_addr;	// @[DCache.scala:214:25, :316:19]
      uncachedReqs_0_tag <= s2_req_tag;	// @[DCache.scala:214:25, :316:19]
      uncachedReqs_0_size <= s2_req_size;	// @[DCache.scala:214:25, :316:19]
      uncachedReqs_0_signed <= s2_req_signed;	// @[DCache.scala:214:25, :316:19]
    end
    s1_read_mask <= s0_clk_en | s1_read_mask;	// @[DCache.scala:167:40, Reg.scala:19:16, :20:{18,22}]
    s2_not_nacked_in_s1 <= ~s1_nack;	// @[DCache.scala:164:41, :312:36, :548:36, :801:21, :816:24]
    if (_GEN_7) begin	// @[DCache.scala:300:32, :651:26, :652:26]
      if (s1_valid_not_nacked) begin	// @[DCache.scala:164:38]
        s2_req_addr <= {2'h0, s1_tlb_req_vaddr[31:12], s1_req_addr[11:0]};	// @[DCache.scala:174:78, :275:99, :316:19, :324:17, Reg.scala:19:16]
        s2_req_tag <= s1_req_tag;	// @[DCache.scala:316:19, Reg.scala:19:16]
        s2_req_cmd <= s1_req_cmd;	// @[DCache.scala:316:19, Reg.scala:19:16]
        s2_req_size <= s1_req_size;	// @[DCache.scala:316:19, Reg.scala:19:16]
        s2_req_signed <= s1_req_signed;	// @[DCache.scala:316:19, Reg.scala:19:16]
      end
    end
    else begin	// @[DCache.scala:300:32, :651:26, :652:26]
      s2_req_addr <= {2'h0, s1_tlb_req_vaddr[31:12], s1_req_addr[11:3], uncachedReqs_0_addr[2:0]};	// @[DCache.scala:214:25, :275:99, :316:19, :676:23, :678:41, :679:45, Reg.scala:19:16]
      s2_req_tag <= uncachedReqs_0_tag;	// @[DCache.scala:214:25, :316:19]
      s2_req_cmd <= 5'h0;	// @[DCache.scala:316:19]
      s2_req_size <= uncachedReqs_0_size;	// @[DCache.scala:214:25, :316:19]
      s2_req_signed <= uncachedReqs_0_signed;	// @[DCache.scala:214:25, :316:19]
      s2_uncached_resp_addr <= uncachedReqs_0_addr;	// @[DCache.scala:214:25, :321:34]
    end
    if (s1_valid_not_nacked) begin	// @[DCache.scala:164:38]
      s2_req_dprv <= s1_req_dprv;	// @[DCache.scala:316:19, Reg.scala:19:16]
      s2_req_dv <= s1_req_dv;	// @[DCache.scala:316:19, Reg.scala:19:16]
      s2_req_no_alloc <= s1_req_no_alloc;	// @[DCache.scala:316:19, Reg.scala:19:16]
      s2_req_no_xcpt <= s1_req_no_xcpt;	// @[DCache.scala:316:19, Reg.scala:19:16]
      s2_req_mask <= s1_req_mask;	// @[DCache.scala:316:19, Reg.scala:19:16]
      s2_tlb_xcpt_ae_ld <= tlb_cmd_read & (_GEN_15 | ~(tlb_legal_address & _tlb_pmp_io_r));	// @[Consts.scala:85:68, DCache.scala:319:24, TLB.scala:403:19, :410:67, :419:66, :571:37, :575:{24,44,46}]
      s2_tlb_xcpt_ae_st <= (tlb_cmd_write | s1_tlb_req_cmd == 5'h5 | s1_tlb_req_cmd == 5'h17) & (_GEN_15 | ~(tlb_legal_address & (_GEN_13 == 2'h0 | s1_tlb_req_vaddr[31:30] == 2'h1) & _tlb_pmp_io_w)) | tlb_cmd_put_partial & ~(tlb_prot_pp | tlb__cacheable_T_13) | tlb__cmd_amo_logical_T_6 & ~(tlb_prot_al | tlb__cacheable_T_13) | tlb__cmd_amo_arithmetic_T_8 & ~(tlb_prot_aa | tlb__cacheable_T_13);	// @[Consts.scala:86:76, DCache.scala:319:24, Parameters.scala:137:{45,65}, :616:89, Reg.scala:19:16, TLB.scala:403:19, :410:67, :413:19, :420:70, :533:39, :534:39, :535:39, :562:41, :566:35, :571:37, :577:{8,35,37}, :578:{8,26}, :579:{8,26,53}, :580:{8,29}, package.scala:16:47, :73:59]
      s2_tlb_xcpt_ma_ld <= (|_GEN_14) & tlb_cmd_read;	// @[Consts.scala:85:68, DCache.scala:319:24, TLB.scala:539:{39,77}, :634:31]
      s2_tlb_xcpt_ma_st <= (|_GEN_14) & tlb_cmd_write;	// @[Consts.scala:86:76, DCache.scala:319:24, TLB.scala:539:{39,77}, :635:31]
      s2_pma_cacheable <= tlb__cacheable_T_13;	// @[DCache.scala:320:19, TLB.scala:413:19]
      s2_pma_must_alloc <= tlb_cmd_put_partial & ~tlb_prot_pp | tlb__cmd_amo_logical_T_6 & ~tlb_prot_aa | tlb__cmd_amo_arithmetic_T_8 & ~tlb_prot_al | tlb__cmd_lrsc_T_2;	// @[DCache.scala:320:19, TLB.scala:413:19, :562:41, :582:{8,26}, :583:{8,26}, :584:{8,29,46}, package.scala:73:59]
      s2_vaddr_r <= s1_req_addr;	// @[Reg.scala:19:16]
      if (_T_29)	// @[DCache.scala:294:83]
        s2_hit_state_state <= _tag_array_0_RW0_rdata[21:20];	// @[DCache.scala:292:80, DescribedSRAM.scala:17:26, Reg.scala:19:16]
      else	// @[DCache.scala:294:83]
        s2_hit_state_state <= 2'h0;	// @[Reg.scala:19:16]
    end
    s2_tlb_xcpt_pf_ld <= ~s1_valid_not_nacked & s2_tlb_xcpt_pf_ld;	// @[DCache.scala:164:38, :319:24, :322:48, :325:17]
    s2_tlb_xcpt_pf_st <= ~s1_valid_not_nacked & s2_tlb_xcpt_pf_st;	// @[DCache.scala:164:38, :319:24, :322:48, :325:17]
    s2_tlb_xcpt_gf_ld <= ~s1_valid_not_nacked & s2_tlb_xcpt_gf_ld;	// @[DCache.scala:164:38, :319:24, :322:48, :325:17]
    s2_tlb_xcpt_gf_st <= ~s1_valid_not_nacked & s2_tlb_xcpt_gf_st;	// @[DCache.scala:164:38, :319:24, :322:48, :325:17]
    s2_meta_correctable_errors <= ~s1_meta_clk_en & s2_meta_correctable_errors;	// @[DCache.scala:334:62, Reg.scala:19:16, :20:{18,22}]
    s2_meta_uncorrectable_errors <= ~s1_meta_clk_en & s2_meta_uncorrectable_errors;	// @[DCache.scala:334:62, Reg.scala:19:16, :20:{18,22}]
    if (s1_meta_clk_en)	// @[DCache.scala:334:62]
      s2_meta_corrected_r <= _tag_array_0_RW0_rdata;	// @[DescribedSRAM.scala:17:26, Reg.scala:19:16]
    if (s1_valid | inWriteback | _io_cpu_replay_next_output)	// @[DCache.scala:159:25, :343:38, :926:41, package.scala:73:59]
      s2_data <= (_s2_data_T_1[0] ? _data_io_resp_0 : 64'h0) | (_s2_data_T_1[1] ? auto_out_d_bits_data : 64'h0);	// @[DCache.scala:128:20, :356:28, Mux.scala:27:73, :29:36, Reg.scala:19:16]
    if (s1_probe) begin	// @[DCache.scala:160:25]
      if (_T_29)	// @[DCache.scala:294:83]
        s2_probe_state_state <= _tag_array_0_RW0_rdata[21:20];	// @[DCache.scala:292:80, DescribedSRAM.scala:17:26, Reg.scala:19:16]
      else	// @[DCache.scala:294:83]
        s2_probe_state_state <= 2'h0;	// @[Reg.scala:19:16]
    end
    s2_waw_hazard <= ~s1_valid_not_nacked & s2_waw_hazard;	// @[DCache.scala:164:38, :319:24, :322:48, :325:17, Reg.scala:19:16, :20:{18,22}]
    if (_T_241)	// @[DCache.scala:455:54]
      lrscAddr <= s2_req_addr[33:6];	// @[DCache.scala:316:19, :452:21, :453:49]
    if (s1_valid_not_nacked & s1_write) begin	// @[Consts.scala:86:76, DCache.scala:164:38, :469:63]
      pstore1_cmd <= s1_req_cmd;	// @[Reg.scala:19:16]
      pstore1_addr <= s1_req_addr;	// @[Reg.scala:19:16]
      pstore1_data <= io_cpu_s1_data_data;	// @[Reg.scala:19:16]
      if (_io_cpu_perf_canAcceptLoadThenLoad_T_51)	// @[Consts.scala:86:49]
        pstore1_mask <= io_cpu_s1_data_mask;	// @[Reg.scala:19:16]
      else	// @[Consts.scala:86:49]
        pstore1_mask <= s1_mask_xwr;	// @[Cat.scala:33:92, Reg.scala:19:16]
      pstore1_rmw_r <= _io_cpu_perf_canAcceptLoadThenLoad_T_1 | _io_cpu_perf_canAcceptLoadThenLoad_T_2 | _io_cpu_perf_canAcceptLoadThenLoad_T_3 | _io_cpu_perf_canAcceptLoadThenLoad_T_29 | _io_cpu_perf_canAcceptLoadThenLoad_T_31 | _io_cpu_perf_canAcceptLoadThenLoad_T_32 | _io_cpu_perf_canAcceptLoadThenLoad_T_33 | _io_cpu_perf_canAcceptLoadThenLoad_T_34 | _io_cpu_perf_canAcceptLoadThenLoad_T_38 | _io_cpu_perf_canAcceptLoadThenLoad_T_39 | _io_cpu_perf_canAcceptLoadThenLoad_T_40 | _io_cpu_perf_canAcceptLoadThenLoad_T_41 | _io_cpu_perf_canAcceptLoadThenLoad_T_42 | (_io_cpu_perf_canAcceptLoadThenLoad_T_26 | _io_cpu_perf_canAcceptLoadThenLoad_T_51 | _io_cpu_perf_canAcceptLoadThenLoad_T_29 | _io_cpu_perf_canAcceptLoadThenLoad_T_31 | _io_cpu_perf_canAcceptLoadThenLoad_T_32 | _io_cpu_perf_canAcceptLoadThenLoad_T_33 | _io_cpu_perf_canAcceptLoadThenLoad_T_34 | _io_cpu_perf_canAcceptLoadThenLoad_T_38 | _io_cpu_perf_canAcceptLoadThenLoad_T_39 | _io_cpu_perf_canAcceptLoadThenLoad_T_40 | _io_cpu_perf_canAcceptLoadThenLoad_T_41 | _io_cpu_perf_canAcceptLoadThenLoad_T_42) & _io_cpu_perf_canAcceptLoadThenLoad_T_51;	// @[Consts.scala:86:{32,49,76}, DCache.scala:1166:21, :1167:23, Reg.scala:19:16, package.scala:16:47]
    end
    pstore_drain_on_miss_REG <= _io_cpu_s2_nack_output;	// @[DCache.scala:422:86, :480:56]
    if (advance_pstore1) begin	// @[DCache.scala:499:61]
      pstore2_addr <= pstore1_addr;	// @[Reg.scala:19:16]
      pstore2_storegen_data_r <= _amoalus_0_io_out[7:0];	// @[DCache.scala:505:44, :958:26, Reg.scala:19:16]
      pstore2_storegen_data_r_1 <= _amoalus_0_io_out[15:8];	// @[DCache.scala:505:44, :958:26, Reg.scala:19:16]
      pstore2_storegen_data_r_2 <= _amoalus_0_io_out[23:16];	// @[DCache.scala:505:44, :958:26, Reg.scala:19:16]
      pstore2_storegen_data_r_3 <= _amoalus_0_io_out[31:24];	// @[DCache.scala:505:44, :958:26, Reg.scala:19:16]
      pstore2_storegen_data_r_4 <= _amoalus_0_io_out[39:32];	// @[DCache.scala:505:44, :958:26, Reg.scala:19:16]
      pstore2_storegen_data_r_5 <= _amoalus_0_io_out[47:40];	// @[DCache.scala:505:44, :958:26, Reg.scala:19:16]
      pstore2_storegen_data_r_6 <= _amoalus_0_io_out[55:48];	// @[DCache.scala:505:44, :958:26, Reg.scala:19:16]
      pstore2_storegen_data_r_7 <= _amoalus_0_io_out[63:56];	// @[DCache.scala:505:44, :958:26, Reg.scala:19:16]
      pstore2_storegen_mask <= pstore1_mask;	// @[DCache.scala:508:19, Reg.scala:19:16]
    end
    if (_GEN_8)	// @[DCache.scala:698:26, :729:68, :732:29, :734:32]
      blockUncachedGrant <= dataArb_io_in_0_valid;	// @[DCache.scala:494:44, :727:33]
    else	// @[DCache.scala:698:26, :729:68, :732:29, :734:32]
      blockUncachedGrant <= dataArb_io_out_valid;	// @[Arbiter.scala:147:31, DCache.scala:727:33]
    s1_release_data_valid <= ~dataArb__grant_T & dataArb_io_in_2_valid;	// @[Arbiter.scala:45:{68,78}, DCache.scala:778:38, :877:41, Decoupled.scala:51:35]
    s2_release_data_valid <= s1_release_data_valid & ~releaseRejected;	// @[DCache.scala:778:38, :779:{38,61,64}, :780:44]
    io_cpu_s2_xcpt_REG <= s1_valid & ~io_cpu_s1_kill & (s1_read | s1_write | s1_req_cmd == 5'h5 & s1_req_size[0] | s1_req_cmd == 5'h17) & ~s1_req_no_xcpt & ~s1_nack;	// @[Consts.scala:85:68, :86:76, DCache.scala:159:25, :163:37, :164:41, :191:{34,50,64}, :247:{55,69}, :548:36, :801:21, :816:24, :906:35, :908:65, :909:32, Reg.scala:19:16, package.scala:16:47]
    doUncachedResp <= _io_cpu_replay_next_output;	// @[DCache.scala:924:31, :926:41]
    REG <= reset;	// @[DCache.scala:984:18]
  end // always @(posedge)
  `ifndef SYNTHESIS
    wire         _GEN_18 = _io_errors_bus_valid_T & ~grantIsCached;	// @[DCache.scala:652:26, Decoupled.scala:51:35, package.scala:73:59]
    always @(posedge clock) begin	// @[DCache.scala:1162:11]
      if (~reset & ~(~(_pstore_drain_opportunistic_T | _pstore_drain_opportunistic_T_1 | _pstore_drain_opportunistic_T_2 | _pstore_drain_opportunistic_T_28 | _pstore_drain_opportunistic_T_30 | _pstore_drain_opportunistic_T_31 | _pstore_drain_opportunistic_T_32 | _pstore_drain_opportunistic_T_33 | _pstore_drain_opportunistic_T_37 | _pstore_drain_opportunistic_T_38 | _pstore_drain_opportunistic_T_39 | _pstore_drain_opportunistic_T_40 | _pstore_drain_opportunistic_T_41 | (_pstore_drain_opportunistic_T_25 | _pstore_drain_opportunistic_T_50 | _pstore_drain_opportunistic_T_28 | _pstore_drain_opportunistic_T_30 | _pstore_drain_opportunistic_T_31 | _pstore_drain_opportunistic_T_32 | _pstore_drain_opportunistic_T_33 | _pstore_drain_opportunistic_T_37 | _pstore_drain_opportunistic_T_38 | _pstore_drain_opportunistic_T_39 | _pstore_drain_opportunistic_T_40 | _pstore_drain_opportunistic_T_41) & _pstore_drain_opportunistic_T_50) | ~_dataArb_io_in_3_valid_res_T_2)) begin	// @[Consts.scala:86:{49,76}, DCache.scala:1161:15, :1162:{11,12,28}, :1166:21, :1167:23, package.scala:16:47, :73:59]
        if (`ASSERT_VERBOSE_COND_)	// @[DCache.scala:1162:11]
          $error("Assertion failed\n    at DCache.scala:1162 assert(!needsRead(req) || res)\n");	// @[DCache.scala:1162:11]
        if (`STOP_COND_)	// @[DCache.scala:1162:11]
          $fatal;	// @[DCache.scala:1162:11]
      end
      if (~reset & ~(~(s1_valid_masked & _io_cpu_perf_canAcceptLoadThenLoad_T_51) | (&(s1_mask_xwr | ~io_cpu_s1_data_mask)))) begin	// @[Cat.scala:33:92, Consts.scala:86:49, DCache.scala:163:34, :306:{9,10,28,53,69,71,93}]
        if (`ASSERT_VERBOSE_COND_)	// @[DCache.scala:306:9]
          $error("Assertion failed\n    at DCache.scala:306 assert(!(s1_valid_masked && s1_req.cmd === M_PWR) || (s1_mask_xwr | ~io.cpu.s1_data.mask).andR)\n");	// @[DCache.scala:306:9]
        if (`STOP_COND_)	// @[DCache.scala:306:9]
          $fatal;	// @[DCache.scala:306:9]
      end
      if (~reset & ~(~(_pstore_drain_opportunistic_T | _pstore_drain_opportunistic_T_1 | _pstore_drain_opportunistic_T_2 | _pstore_drain_opportunistic_T_28 | _pstore_drain_opportunistic_T_30 | _pstore_drain_opportunistic_T_31 | _pstore_drain_opportunistic_T_32 | _pstore_drain_opportunistic_T_33 | _pstore_drain_opportunistic_T_37 | _pstore_drain_opportunistic_T_38 | _pstore_drain_opportunistic_T_39 | _pstore_drain_opportunistic_T_40 | _pstore_drain_opportunistic_T_41 | (_pstore_drain_opportunistic_T_25 | _pstore_drain_opportunistic_T_50 | _pstore_drain_opportunistic_T_28 | _pstore_drain_opportunistic_T_30 | _pstore_drain_opportunistic_T_31 | _pstore_drain_opportunistic_T_32 | _pstore_drain_opportunistic_T_33 | _pstore_drain_opportunistic_T_37 | _pstore_drain_opportunistic_T_38 | _pstore_drain_opportunistic_T_39 | _pstore_drain_opportunistic_T_40 | _pstore_drain_opportunistic_T_41) & _pstore_drain_opportunistic_T_50) | ~_pstore_drain_opportunistic_res_T_2)) begin	// @[Consts.scala:86:{49,76}, DCache.scala:1161:15, :1162:{11,12,28}, :1166:21, :1167:23, package.scala:16:47, :73:59]
        if (`ASSERT_VERBOSE_COND_)	// @[DCache.scala:1162:11]
          $error("Assertion failed\n    at DCache.scala:1162 assert(!needsRead(req) || res)\n");	// @[DCache.scala:1162:11]
        if (`STOP_COND_)	// @[DCache.scala:1162:11]
          $fatal;	// @[DCache.scala:1162:11]
      end
      if (~reset & ~(pstore1_rmw_r | (_dataArb_io_in_0_valid_T_4 | pstore1_held) == pstore1_valid)) begin	// @[DCache.scala:481:29, :483:{72,96}, :484:38, :487:{9,22,63}, Reg.scala:19:16]
        if (`ASSERT_VERBOSE_COND_)	// @[DCache.scala:487:9]
          $error("Assertion failed\n    at DCache.scala:487 assert(pstore1_rmw || pstore1_valid_not_rmw(io.cpu.s2_kill) === pstore1_valid)\n");	// @[DCache.scala:487:9]
        if (`STOP_COND_)	// @[DCache.scala:487:9]
          $fatal;	// @[DCache.scala:487:9]
      end
      if (_GEN_6 & ~reset & ~cached_grant_wait) begin	// @[DCache.scala:200:34, :652:26, :654:13]
        if (`ASSERT_VERBOSE_COND_)	// @[DCache.scala:654:13]
          $error("Assertion failed: A GrantData was unexpected by the dcache.\n    at DCache.scala:654 assert(cached_grant_wait, \"A GrantData was unexpected by the dcache.\")\n");	// @[DCache.scala:654:13]
        if (`STOP_COND_)	// @[DCache.scala:654:13]
          $fatal;	// @[DCache.scala:654:13]
      end
      if (_GEN_18 & grantIsUncached & _T_271 & ~reset & ~uncachedInFlight_0) begin	// @[DCache.scala:213:33, :652:26, :663:17, :664:17, package.scala:73:59]
        if (`ASSERT_VERBOSE_COND_)	// @[DCache.scala:664:17]
          $error("Assertion failed: An AccessAck was unexpected by the dcache.\n    at DCache.scala:664 assert(f, \"An AccessAck was unexpected by the dcache.\") // TODO must handle Ack coming back on same cycle!\n");	// @[DCache.scala:664:17]
        if (`STOP_COND_)	// @[DCache.scala:664:17]
          $fatal;	// @[DCache.scala:664:17]
      end
      if (_GEN_18 & ~grantIsUncached & grantIsVoluntary & ~reset & ~release_ack_wait) begin	// @[DCache.scala:203:33, :642:32, :652:26, :661:35, :685:13, package.scala:73:59]
        if (`ASSERT_VERBOSE_COND_)	// @[DCache.scala:685:13]
          $error("Assertion failed: A ReleaseAck was unexpected by the dcache.\n    at DCache.scala:685 assert(release_ack_wait, \"A ReleaseAck was unexpected by the dcache.\") // TODO should handle Ack coming back on same cycle!\n");	// @[DCache.scala:685:13]
        if (`STOP_COND_)	// @[DCache.scala:685:13]
          $fatal;	// @[DCache.scala:685:13]
      end
      if (~reset & (auto_out_e_ready & tl_out_e_valid) != (_io_errors_bus_valid_T & ~(|counter) & grantIsCached)) begin	// @[DCache.scala:691:18, :693:{9,26,58}, :699:51, :700:20, Decoupled.scala:51:35, Edges.scala:229:27, :231:25, package.scala:73:59]
        if (`ASSERT_VERBOSE_COND_)	// @[DCache.scala:693:9]
          $error("Assertion failed\n    at DCache.scala:693 assert(tl_out.e.fire() === (tl_out.d.fire() && d_first && grantIsCached))\n");	// @[DCache.scala:693:9]
        if (`STOP_COND_)	// @[DCache.scala:693:9]
          $fatal;	// @[DCache.scala:693:9]
      end
      if (_s2_want_victimize_T_1 & ~reset & ~(s2_valid_flush_line | _io_cpu_s2_nack_output)) begin	// @[DCache.scala:396:75, :404:77, :422:86, :794:{13,52}]
        if (`ASSERT_VERBOSE_COND_)	// @[DCache.scala:794:13]
          $error("Assertion failed\n    at DCache.scala:794 assert(s2_valid_flush_line || s2_flush_valid || io.cpu.s2_nack)\n");	// @[DCache.scala:794:13]
        if (`STOP_COND_)	// @[DCache.scala:794:13]
          $fatal;	// @[DCache.scala:794:13]
      end
      if (doUncachedResp & ~reset & s2_valid_hit_pre_data_ecc) begin	// @[DCache.scala:397:69, :924:31, :928:11]
        if (`ASSERT_VERBOSE_COND_)	// @[DCache.scala:928:11]
          $error("Assertion failed\n    at DCache.scala:928 assert(!s2_valid_hit)\n");	// @[DCache.scala:928:11]
        if (`STOP_COND_)	// @[DCache.scala:928:11]
          $fatal;	// @[DCache.scala:928:11]
      end
    end // always @(posedge)
    `ifdef FIRRTL_BEFORE_INITIAL
      `FIRRTL_BEFORE_INITIAL
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM_0;
    logic [31:0] _RANDOM_1;
    logic [31:0] _RANDOM_2;
    logic [31:0] _RANDOM_3;
    logic [31:0] _RANDOM_4;
    logic [31:0] _RANDOM_5;
    logic [31:0] _RANDOM_6;
    logic [31:0] _RANDOM_7;
    logic [31:0] _RANDOM_8;
    logic [31:0] _RANDOM_9;
    logic [31:0] _RANDOM_10;
    logic [31:0] _RANDOM_11;
    logic [31:0] _RANDOM_12;
    logic [31:0] _RANDOM_13;
    logic [31:0] _RANDOM_14;
    logic [31:0] _RANDOM_15;
    logic [31:0] _RANDOM_16;
    logic [31:0] _RANDOM_17;
    logic [31:0] _RANDOM_18;
    logic [31:0] _RANDOM_19;
    logic [31:0] _RANDOM_20;
    logic [31:0] _RANDOM_21;
    logic [31:0] _RANDOM_22;
    logic [31:0] _RANDOM_23;
    logic [31:0] _RANDOM_24;
    logic [31:0] _RANDOM_25;
    logic [31:0] _RANDOM_26;
    logic [31:0] _RANDOM_27;
    logic [31:0] _RANDOM_28;
    logic [31:0] _RANDOM_29;
    logic [31:0] _RANDOM_30;
    logic [31:0] _RANDOM_31;
    logic [31:0] _RANDOM_32;
    logic [31:0] _RANDOM_33;
    logic [31:0] _RANDOM_34;
    logic [31:0] _RANDOM_35;
    logic [31:0] _RANDOM_36;
    logic [31:0] _RANDOM_37;
    logic [31:0] _RANDOM_38;
    logic [31:0] _RANDOM_39;
    logic [31:0] _RANDOM_40;
    logic [31:0] _RANDOM_41;
    logic [31:0] _RANDOM_42;
    logic [31:0] _RANDOM_43;
    logic [31:0] _RANDOM_44;
    logic [31:0] _RANDOM_45;
    logic [31:0] _RANDOM_46;
    logic [31:0] _RANDOM_47;
    logic [31:0] _RANDOM_48;
    logic [31:0] _RANDOM_49;
    logic [31:0] _RANDOM_50;
    logic [31:0] _RANDOM_51;
    logic [31:0] _RANDOM_52;
    logic [31:0] _RANDOM_53;
    logic [31:0] _RANDOM_54;
    logic [31:0] _RANDOM_55;
    logic [31:0] _RANDOM_56;
    logic [31:0] _RANDOM_57;
    logic [31:0] _RANDOM_58;
    logic [31:0] _RANDOM_59;
    logic [31:0] _RANDOM_60;
    logic [31:0] _RANDOM_61;
    logic [31:0] _RANDOM_62;
    logic [31:0] _RANDOM_63;
    logic [31:0] _RANDOM_64;
    logic [31:0] _RANDOM_65;
    logic [31:0] _RANDOM_66;
    logic [31:0] _RANDOM_67;
    logic [31:0] _RANDOM_68;
    logic [31:0] _RANDOM_69;
    logic [31:0] _RANDOM_70;
    logic [31:0] _RANDOM_71;
    logic [31:0] _RANDOM_72;
    logic [31:0] _RANDOM_73;
    logic [31:0] _RANDOM_74;
    logic [31:0] _RANDOM_75;
    logic [31:0] _RANDOM_76;
    logic [31:0] _RANDOM_77;
    logic [31:0] _RANDOM_78;
    logic [31:0] _RANDOM_79;
    logic [31:0] _RANDOM_80;
    logic [31:0] _RANDOM_81;
    logic [31:0] _RANDOM_82;
    initial begin
      `ifdef INIT_RANDOM_PROLOG_
        `INIT_RANDOM_PROLOG_
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT
        _RANDOM_0 = `RANDOM;
        _RANDOM_1 = `RANDOM;
        _RANDOM_2 = `RANDOM;
        _RANDOM_3 = `RANDOM;
        _RANDOM_4 = `RANDOM;
        _RANDOM_5 = `RANDOM;
        _RANDOM_6 = `RANDOM;
        _RANDOM_7 = `RANDOM;
        _RANDOM_8 = `RANDOM;
        _RANDOM_9 = `RANDOM;
        _RANDOM_10 = `RANDOM;
        _RANDOM_11 = `RANDOM;
        _RANDOM_12 = `RANDOM;
        _RANDOM_13 = `RANDOM;
        _RANDOM_14 = `RANDOM;
        _RANDOM_15 = `RANDOM;
        _RANDOM_16 = `RANDOM;
        _RANDOM_17 = `RANDOM;
        _RANDOM_18 = `RANDOM;
        _RANDOM_19 = `RANDOM;
        _RANDOM_20 = `RANDOM;
        _RANDOM_21 = `RANDOM;
        _RANDOM_22 = `RANDOM;
        _RANDOM_23 = `RANDOM;
        _RANDOM_24 = `RANDOM;
        _RANDOM_25 = `RANDOM;
        _RANDOM_26 = `RANDOM;
        _RANDOM_27 = `RANDOM;
        _RANDOM_28 = `RANDOM;
        _RANDOM_29 = `RANDOM;
        _RANDOM_30 = `RANDOM;
        _RANDOM_31 = `RANDOM;
        _RANDOM_32 = `RANDOM;
        _RANDOM_33 = `RANDOM;
        _RANDOM_34 = `RANDOM;
        _RANDOM_35 = `RANDOM;
        _RANDOM_36 = `RANDOM;
        _RANDOM_37 = `RANDOM;
        _RANDOM_38 = `RANDOM;
        _RANDOM_39 = `RANDOM;
        _RANDOM_40 = `RANDOM;
        _RANDOM_41 = `RANDOM;
        _RANDOM_42 = `RANDOM;
        _RANDOM_43 = `RANDOM;
        _RANDOM_44 = `RANDOM;
        _RANDOM_45 = `RANDOM;
        _RANDOM_46 = `RANDOM;
        _RANDOM_47 = `RANDOM;
        _RANDOM_48 = `RANDOM;
        _RANDOM_49 = `RANDOM;
        _RANDOM_50 = `RANDOM;
        _RANDOM_51 = `RANDOM;
        _RANDOM_52 = `RANDOM;
        _RANDOM_53 = `RANDOM;
        _RANDOM_54 = `RANDOM;
        _RANDOM_55 = `RANDOM;
        _RANDOM_56 = `RANDOM;
        _RANDOM_57 = `RANDOM;
        _RANDOM_58 = `RANDOM;
        _RANDOM_59 = `RANDOM;
        _RANDOM_60 = `RANDOM;
        _RANDOM_61 = `RANDOM;
        _RANDOM_62 = `RANDOM;
        _RANDOM_63 = `RANDOM;
        _RANDOM_64 = `RANDOM;
        _RANDOM_65 = `RANDOM;
        _RANDOM_66 = `RANDOM;
        _RANDOM_67 = `RANDOM;
        _RANDOM_68 = `RANDOM;
        _RANDOM_69 = `RANDOM;
        _RANDOM_70 = `RANDOM;
        _RANDOM_71 = `RANDOM;
        _RANDOM_72 = `RANDOM;
        _RANDOM_73 = `RANDOM;
        _RANDOM_74 = `RANDOM;
        _RANDOM_75 = `RANDOM;
        _RANDOM_76 = `RANDOM;
        _RANDOM_77 = `RANDOM;
        _RANDOM_78 = `RANDOM;
        _RANDOM_79 = `RANDOM;
        _RANDOM_80 = `RANDOM;
        _RANDOM_81 = `RANDOM;
        _RANDOM_82 = `RANDOM;
        s1_valid = _RANDOM_38[13];	// @[DCache.scala:159:25]
        s1_probe = _RANDOM_38[14];	// @[DCache.scala:159:25, :160:25]
        probe_bits_param = _RANDOM_38[19:18];	// @[DCache.scala:159:25, Reg.scala:19:16]
        probe_bits_size = _RANDOM_38[23:20];	// @[DCache.scala:159:25, Reg.scala:19:16]
        probe_bits_source = _RANDOM_38[24];	// @[DCache.scala:159:25, Reg.scala:19:16]
        probe_bits_address = {_RANDOM_38[31:25], _RANDOM_39[24:0]};	// @[DCache.scala:159:25, Reg.scala:19:16]
        s1_req_addr = {_RANDOM_42[31:4], _RANDOM_43[5:0]};	// @[Reg.scala:19:16]
        s1_req_tag = _RANDOM_43[11:6];	// @[Reg.scala:19:16]
        s1_req_cmd = _RANDOM_43[16:12];	// @[Reg.scala:19:16]
        s1_req_size = _RANDOM_43[18:17];	// @[Reg.scala:19:16]
        s1_req_signed = _RANDOM_43[19];	// @[Reg.scala:19:16]
        s1_req_dprv = _RANDOM_43[21:20];	// @[Reg.scala:19:16]
        s1_req_dv = _RANDOM_43[22];	// @[Reg.scala:19:16]
        s1_req_no_alloc = _RANDOM_43[24];	// @[Reg.scala:19:16]
        s1_req_no_xcpt = _RANDOM_43[25];	// @[Reg.scala:19:16]
        s1_req_mask = {_RANDOM_45[31:26], _RANDOM_46[1:0]};	// @[Reg.scala:19:16]
        s1_tlb_req_vaddr = {_RANDOM_46[31:2], _RANDOM_47[3:0]};	// @[Reg.scala:19:16]
        s1_tlb_req_size = _RANDOM_47[6:5];	// @[Reg.scala:19:16]
        s1_tlb_req_cmd = _RANDOM_47[11:7];	// @[Reg.scala:19:16]
        s1_tlb_req_prv = _RANDOM_47[13:12];	// @[Reg.scala:19:16]
        cached_grant_wait = _RANDOM_51[16];	// @[DCache.scala:200:34]
        resetting = _RANDOM_51[17];	// @[DCache.scala:200:34, :201:26]
        flushCounter = _RANDOM_51[23:18];	// @[DCache.scala:200:34, :202:29]
        release_ack_wait = _RANDOM_51[24];	// @[DCache.scala:200:34, :203:33]
        release_ack_addr = {_RANDOM_51[31:25], _RANDOM_52[24:0]};	// @[DCache.scala:200:34, :204:29]
        release_state = _RANDOM_52[28:25];	// @[DCache.scala:204:29, :205:30]
        uncachedInFlight_0 = _RANDOM_52[31];	// @[DCache.scala:204:29, :213:33]
        uncachedReqs_0_addr = {_RANDOM_53, _RANDOM_54[1:0]};	// @[DCache.scala:214:25]
        uncachedReqs_0_tag = _RANDOM_54[7:2];	// @[DCache.scala:214:25]
        uncachedReqs_0_size = _RANDOM_54[14:13];	// @[DCache.scala:214:25]
        uncachedReqs_0_signed = _RANDOM_54[15];	// @[DCache.scala:214:25]
        s1_did_read = _RANDOM_56[30];	// @[Reg.scala:19:16]
        s1_read_mask = _RANDOM_56[31];	// @[Reg.scala:19:16]
        s2_valid = _RANDOM_57[0];	// @[DCache.scala:308:25]
        s2_probe = _RANDOM_57[1];	// @[DCache.scala:308:25, :310:25]
        s2_not_nacked_in_s1 = _RANDOM_57[2];	// @[DCache.scala:308:25, :312:36]
        s2_req_addr = {_RANDOM_57[31:3], _RANDOM_58[4:0]};	// @[DCache.scala:308:25, :316:19]
        s2_req_tag = _RANDOM_58[10:5];	// @[DCache.scala:316:19]
        s2_req_cmd = _RANDOM_58[15:11];	// @[DCache.scala:316:19]
        s2_req_size = _RANDOM_58[17:16];	// @[DCache.scala:316:19]
        s2_req_signed = _RANDOM_58[18];	// @[DCache.scala:316:19]
        s2_req_dprv = _RANDOM_58[20:19];	// @[DCache.scala:316:19]
        s2_req_dv = _RANDOM_58[21];	// @[DCache.scala:316:19]
        s2_req_no_alloc = _RANDOM_58[23];	// @[DCache.scala:316:19]
        s2_req_no_xcpt = _RANDOM_58[24];	// @[DCache.scala:316:19]
        s2_req_mask = {_RANDOM_60[31:25], _RANDOM_61[0]};	// @[DCache.scala:316:19]
        s2_tlb_xcpt_pf_ld = _RANDOM_63[5];	// @[DCache.scala:319:24]
        s2_tlb_xcpt_pf_st = _RANDOM_63[6];	// @[DCache.scala:319:24]
        s2_tlb_xcpt_gf_ld = _RANDOM_63[8];	// @[DCache.scala:319:24]
        s2_tlb_xcpt_gf_st = _RANDOM_63[9];	// @[DCache.scala:319:24]
        s2_tlb_xcpt_ae_ld = _RANDOM_63[11];	// @[DCache.scala:319:24]
        s2_tlb_xcpt_ae_st = _RANDOM_63[12];	// @[DCache.scala:319:24]
        s2_tlb_xcpt_ma_ld = _RANDOM_63[14];	// @[DCache.scala:319:24]
        s2_tlb_xcpt_ma_st = _RANDOM_63[15];	// @[DCache.scala:319:24]
        s2_pma_cacheable = _RANDOM_66[4];	// @[DCache.scala:320:19]
        s2_pma_must_alloc = _RANDOM_66[5];	// @[DCache.scala:320:19]
        s2_uncached_resp_addr = {_RANDOM_66[31:7], _RANDOM_67[8:0]};	// @[DCache.scala:320:19, :321:34]
        s2_vaddr_r = {_RANDOM_67[31:9], _RANDOM_68[10:0]};	// @[DCache.scala:321:34, Reg.scala:19:16]
        s2_meta_correctable_errors = _RANDOM_68[12];	// @[Reg.scala:19:16]
        s2_meta_uncorrectable_errors = _RANDOM_68[13];	// @[Reg.scala:19:16]
        s2_meta_corrected_r = {_RANDOM_68[31:14], _RANDOM_69[3:0]};	// @[Reg.scala:19:16]
        s2_data = {_RANDOM_69[31:4], _RANDOM_70, _RANDOM_71[3:0]};	// @[Reg.scala:19:16]
        s2_probe_state_state = _RANDOM_71[6:5];	// @[Reg.scala:19:16]
        s2_hit_state_state = _RANDOM_71[9:8];	// @[Reg.scala:19:16]
        s2_waw_hazard = _RANDOM_71[10];	// @[Reg.scala:19:16]
        lrscCount = _RANDOM_71[18:12];	// @[DCache.scala:449:26, Reg.scala:19:16]
        lrscAddr = {_RANDOM_71[31:19], _RANDOM_72[14:0]};	// @[DCache.scala:452:21, Reg.scala:19:16]
        pstore1_cmd = _RANDOM_72[20:16];	// @[DCache.scala:452:21, Reg.scala:19:16]
        pstore1_addr = {_RANDOM_72[31:21], _RANDOM_73[22:0]};	// @[DCache.scala:452:21, Reg.scala:19:16]
        pstore1_data = {_RANDOM_73[31:23], _RANDOM_74, _RANDOM_75[22:0]};	// @[Reg.scala:19:16]
        pstore1_mask = _RANDOM_75[31:24];	// @[Reg.scala:19:16]
        pstore1_rmw_r = _RANDOM_76[0];	// @[Reg.scala:19:16]
        pstore2_valid = _RANDOM_76[1];	// @[DCache.scala:478:30, Reg.scala:19:16]
        pstore_drain_on_miss_REG = _RANDOM_76[2];	// @[DCache.scala:480:56, Reg.scala:19:16]
        pstore1_held = _RANDOM_76[3];	// @[DCache.scala:481:29, Reg.scala:19:16]
        pstore2_addr = {_RANDOM_76[31:4], _RANDOM_77[5:0]};	// @[Reg.scala:19:16]
        pstore2_storegen_data_r = _RANDOM_77[14:7];	// @[Reg.scala:19:16]
        pstore2_storegen_data_r_1 = _RANDOM_77[22:15];	// @[Reg.scala:19:16]
        pstore2_storegen_data_r_2 = _RANDOM_77[30:23];	// @[Reg.scala:19:16]
        pstore2_storegen_data_r_3 = {_RANDOM_77[31], _RANDOM_78[6:0]};	// @[Reg.scala:19:16]
        pstore2_storegen_data_r_4 = _RANDOM_78[14:7];	// @[Reg.scala:19:16]
        pstore2_storegen_data_r_5 = _RANDOM_78[22:15];	// @[Reg.scala:19:16]
        pstore2_storegen_data_r_6 = _RANDOM_78[30:23];	// @[Reg.scala:19:16]
        pstore2_storegen_data_r_7 = {_RANDOM_78[31], _RANDOM_79[6:0]};	// @[Reg.scala:19:16]
        pstore2_storegen_mask = _RANDOM_79[14:7];	// @[DCache.scala:508:19, Reg.scala:19:16]
        counter = _RANDOM_79[24:16];	// @[Edges.scala:229:27, Reg.scala:19:16]
        grantInProgress = _RANDOM_79[25];	// @[DCache.scala:644:32, Reg.scala:19:16]
        blockProbeAfterGrantCount = _RANDOM_79[28:26];	// @[DCache.scala:645:42, Reg.scala:19:16]
        blockUncachedGrant = _RANDOM_79[29];	// @[DCache.scala:727:33, Reg.scala:19:16]
        counter_1 = {_RANDOM_79[31:30], _RANDOM_80[6:0]};	// @[Edges.scala:229:27, Reg.scala:19:16]
        s1_release_data_valid = _RANDOM_80[7];	// @[DCache.scala:778:38, Edges.scala:229:27]
        s2_release_data_valid = _RANDOM_80[8];	// @[DCache.scala:779:38, Edges.scala:229:27]
        io_cpu_s2_xcpt_REG = _RANDOM_80[9];	// @[DCache.scala:909:32, Edges.scala:229:27]
        doUncachedResp = _RANDOM_82[10];	// @[DCache.scala:924:31]
        REG = _RANDOM_82[11];	// @[DCache.scala:924:31, :984:18]
        io_cpu_perf_release_counter = _RANDOM_82[29:21];	// @[DCache.scala:924:31, Edges.scala:229:27]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL
      `FIRRTL_AFTER_INITIAL
    `endif // FIRRTL_AFTER_INITIAL
  `endif // not def SYNTHESIS
  OptimizationBarrier tlb_mpu_ppn_barrier (	// @[package.scala:259:25]
    .io_x_u        (tlb__mpu_ppn_WIRE_1[20]),	// @[TLB.scala:159:77]
    .io_x_ae_ptw   (tlb__mpu_ppn_WIRE_1[18]),	// @[TLB.scala:159:77]
    .io_x_ae_final (tlb__mpu_ppn_WIRE_1[17]),	// @[TLB.scala:159:77]
    .io_x_pf       (tlb__mpu_ppn_WIRE_1[16]),	// @[TLB.scala:159:77]
    .io_x_gf       (tlb__mpu_ppn_WIRE_1[15]),	// @[TLB.scala:159:77]
    .io_x_sw       (tlb__mpu_ppn_WIRE_1[14]),	// @[TLB.scala:159:77]
    .io_x_sx       (tlb__mpu_ppn_WIRE_1[13]),	// @[TLB.scala:159:77]
    .io_x_sr       (tlb__mpu_ppn_WIRE_1[12]),	// @[TLB.scala:159:77]
    .io_x_pw       (tlb__mpu_ppn_WIRE_1[8]),	// @[TLB.scala:159:77]
    .io_x_px       (tlb__mpu_ppn_WIRE_1[7]),	// @[TLB.scala:159:77]
    .io_x_pr       (tlb__mpu_ppn_WIRE_1[6]),	// @[TLB.scala:159:77]
    .io_x_ppp      (tlb__mpu_ppn_WIRE_1[5]),	// @[TLB.scala:159:77]
    .io_x_pal      (tlb__mpu_ppn_WIRE_1[4]),	// @[TLB.scala:159:77]
    .io_x_paa      (tlb__mpu_ppn_WIRE_1[3]),	// @[TLB.scala:159:77]
    .io_x_eff      (tlb__mpu_ppn_WIRE_1[2]),	// @[TLB.scala:159:77]
    .io_x_c        (tlb__mpu_ppn_WIRE_1[1]),	// @[TLB.scala:159:77]
    .io_y_u        (_tlb_mpu_ppn_barrier_io_y_u),
    .io_y_ae_ptw   (_tlb_mpu_ppn_barrier_io_y_ae_ptw),
    .io_y_ae_final (_tlb_mpu_ppn_barrier_io_y_ae_final),
    .io_y_pf       (_tlb_mpu_ppn_barrier_io_y_pf),
    .io_y_gf       (_tlb_mpu_ppn_barrier_io_y_gf),
    .io_y_sw       (_tlb_mpu_ppn_barrier_io_y_sw),
    .io_y_sx       (_tlb_mpu_ppn_barrier_io_y_sx),
    .io_y_sr       (_tlb_mpu_ppn_barrier_io_y_sr),
    .io_y_pw       (_tlb_mpu_ppn_barrier_io_y_pw),
    .io_y_px       (_tlb_mpu_ppn_barrier_io_y_px),
    .io_y_pr       (_tlb_mpu_ppn_barrier_io_y_pr),
    .io_y_ppp      (_tlb_mpu_ppn_barrier_io_y_ppp),
    .io_y_pal      (_tlb_mpu_ppn_barrier_io_y_pal),
    .io_y_paa      (_tlb_mpu_ppn_barrier_io_y_paa),
    .io_y_eff      (_tlb_mpu_ppn_barrier_io_y_eff),
    .io_y_c        (_tlb_mpu_ppn_barrier_io_y_c)
  );
  PMPChecker tlb_pmp (	// @[TLB.scala:403:19]
    .io_prv         (s1_tlb_req_prv),	// @[Reg.scala:19:16]
    .io_pmp_0_cfg_l (io_ptw_pmp_0_cfg_l),
    .io_pmp_0_cfg_a (io_ptw_pmp_0_cfg_a),
    .io_pmp_0_cfg_w (io_ptw_pmp_0_cfg_w),
    .io_pmp_0_cfg_r (io_ptw_pmp_0_cfg_r),
    .io_pmp_0_addr  (io_ptw_pmp_0_addr),
    .io_pmp_0_mask  (io_ptw_pmp_0_mask),
    .io_pmp_1_cfg_l (io_ptw_pmp_1_cfg_l),
    .io_pmp_1_cfg_a (io_ptw_pmp_1_cfg_a),
    .io_pmp_1_cfg_w (io_ptw_pmp_1_cfg_w),
    .io_pmp_1_cfg_r (io_ptw_pmp_1_cfg_r),
    .io_pmp_1_addr  (io_ptw_pmp_1_addr),
    .io_pmp_1_mask  (io_ptw_pmp_1_mask),
    .io_pmp_2_cfg_l (io_ptw_pmp_2_cfg_l),
    .io_pmp_2_cfg_a (io_ptw_pmp_2_cfg_a),
    .io_pmp_2_cfg_w (io_ptw_pmp_2_cfg_w),
    .io_pmp_2_cfg_r (io_ptw_pmp_2_cfg_r),
    .io_pmp_2_addr  (io_ptw_pmp_2_addr),
    .io_pmp_2_mask  (io_ptw_pmp_2_mask),
    .io_pmp_3_cfg_l (io_ptw_pmp_3_cfg_l),
    .io_pmp_3_cfg_a (io_ptw_pmp_3_cfg_a),
    .io_pmp_3_cfg_w (io_ptw_pmp_3_cfg_w),
    .io_pmp_3_cfg_r (io_ptw_pmp_3_cfg_r),
    .io_pmp_3_addr  (io_ptw_pmp_3_addr),
    .io_pmp_3_mask  (io_ptw_pmp_3_mask),
    .io_pmp_4_cfg_l (io_ptw_pmp_4_cfg_l),
    .io_pmp_4_cfg_a (io_ptw_pmp_4_cfg_a),
    .io_pmp_4_cfg_w (io_ptw_pmp_4_cfg_w),
    .io_pmp_4_cfg_r (io_ptw_pmp_4_cfg_r),
    .io_pmp_4_addr  (io_ptw_pmp_4_addr),
    .io_pmp_4_mask  (io_ptw_pmp_4_mask),
    .io_pmp_5_cfg_l (io_ptw_pmp_5_cfg_l),
    .io_pmp_5_cfg_a (io_ptw_pmp_5_cfg_a),
    .io_pmp_5_cfg_w (io_ptw_pmp_5_cfg_w),
    .io_pmp_5_cfg_r (io_ptw_pmp_5_cfg_r),
    .io_pmp_5_addr  (io_ptw_pmp_5_addr),
    .io_pmp_5_mask  (io_ptw_pmp_5_mask),
    .io_pmp_6_cfg_l (io_ptw_pmp_6_cfg_l),
    .io_pmp_6_cfg_a (io_ptw_pmp_6_cfg_a),
    .io_pmp_6_cfg_w (io_ptw_pmp_6_cfg_w),
    .io_pmp_6_cfg_r (io_ptw_pmp_6_cfg_r),
    .io_pmp_6_addr  (io_ptw_pmp_6_addr),
    .io_pmp_6_mask  (io_ptw_pmp_6_mask),
    .io_pmp_7_cfg_l (io_ptw_pmp_7_cfg_l),
    .io_pmp_7_cfg_a (io_ptw_pmp_7_cfg_a),
    .io_pmp_7_cfg_w (io_ptw_pmp_7_cfg_w),
    .io_pmp_7_cfg_r (io_ptw_pmp_7_cfg_r),
    .io_pmp_7_addr  (io_ptw_pmp_7_addr),
    .io_pmp_7_mask  (io_ptw_pmp_7_mask),
    .io_addr        (s1_tlb_req_vaddr[31:0]),	// @[Reg.scala:19:16, TLB.scala:404:15]
    .io_size        (s1_tlb_req_size),	// @[Reg.scala:19:16]
    .io_r           (_tlb_pmp_io_r),
    .io_w           (_tlb_pmp_io_w)
  );
  OptimizationBarrier tlb_entries_barrier (	// @[package.scala:259:25]
    .io_x_u        (1'h0),
    .io_x_ae_ptw   (1'h0),
    .io_x_ae_final (1'h0),
    .io_x_pf       (1'h0),
    .io_x_gf       (1'h0),
    .io_x_sw       (1'h0),
    .io_x_sx       (1'h0),
    .io_x_sr       (1'h0),
    .io_x_pw       (1'h0),
    .io_x_px       (1'h0),
    .io_x_pr       (1'h0),
    .io_x_ppp      (1'h0),
    .io_x_pal      (1'h0),
    .io_x_paa      (1'h0),
    .io_x_eff      (1'h0),
    .io_x_c        (1'h0),
    .io_y_u        (_tlb_entries_barrier_io_y_u),
    .io_y_ae_ptw   (_tlb_entries_barrier_io_y_ae_ptw),
    .io_y_ae_final (_tlb_entries_barrier_io_y_ae_final),
    .io_y_pf       (_tlb_entries_barrier_io_y_pf),
    .io_y_gf       (_tlb_entries_barrier_io_y_gf),
    .io_y_sw       (_tlb_entries_barrier_io_y_sw),
    .io_y_sx       (_tlb_entries_barrier_io_y_sx),
    .io_y_sr       (_tlb_entries_barrier_io_y_sr),
    .io_y_pw       (_tlb_entries_barrier_io_y_pw),
    .io_y_px       (_tlb_entries_barrier_io_y_px),
    .io_y_pr       (_tlb_entries_barrier_io_y_pr),
    .io_y_ppp      (_tlb_entries_barrier_io_y_ppp),
    .io_y_pal      (_tlb_entries_barrier_io_y_pal),
    .io_y_paa      (_tlb_entries_barrier_io_y_paa),
    .io_y_eff      (_tlb_entries_barrier_io_y_eff),
    .io_y_c        (_tlb_entries_barrier_io_y_c)
  );
  OptimizationBarrier tlb_entries_barrier_1 (	// @[package.scala:259:25]
    .io_x_u        (tlb__entries_WIRE_3[20]),	// @[TLB.scala:159:77]
    .io_x_ae_ptw   (tlb__entries_WIRE_3[18]),	// @[TLB.scala:159:77]
    .io_x_ae_final (tlb__entries_WIRE_3[17]),	// @[TLB.scala:159:77]
    .io_x_pf       (tlb__entries_WIRE_3[16]),	// @[TLB.scala:159:77]
    .io_x_gf       (tlb__entries_WIRE_3[15]),	// @[TLB.scala:159:77]
    .io_x_sw       (tlb__entries_WIRE_3[14]),	// @[TLB.scala:159:77]
    .io_x_sx       (tlb__entries_WIRE_3[13]),	// @[TLB.scala:159:77]
    .io_x_sr       (tlb__entries_WIRE_3[12]),	// @[TLB.scala:159:77]
    .io_x_pw       (tlb__entries_WIRE_3[8]),	// @[TLB.scala:159:77]
    .io_x_px       (tlb__entries_WIRE_3[7]),	// @[TLB.scala:159:77]
    .io_x_pr       (tlb__entries_WIRE_3[6]),	// @[TLB.scala:159:77]
    .io_x_ppp      (tlb__entries_WIRE_3[5]),	// @[TLB.scala:159:77]
    .io_x_pal      (tlb__entries_WIRE_3[4]),	// @[TLB.scala:159:77]
    .io_x_paa      (tlb__entries_WIRE_3[3]),	// @[TLB.scala:159:77]
    .io_x_eff      (tlb__entries_WIRE_3[2]),	// @[TLB.scala:159:77]
    .io_x_c        (tlb__entries_WIRE_3[1]),	// @[TLB.scala:159:77]
    .io_y_u        (_tlb_entries_barrier_1_io_y_u),
    .io_y_ae_ptw   (_tlb_entries_barrier_1_io_y_ae_ptw),
    .io_y_ae_final (_tlb_entries_barrier_1_io_y_ae_final),
    .io_y_pf       (_tlb_entries_barrier_1_io_y_pf),
    .io_y_gf       (_tlb_entries_barrier_1_io_y_gf),
    .io_y_sw       (_tlb_entries_barrier_1_io_y_sw),
    .io_y_sx       (_tlb_entries_barrier_1_io_y_sx),
    .io_y_sr       (_tlb_entries_barrier_1_io_y_sr),
    .io_y_pw       (_tlb_entries_barrier_1_io_y_pw),
    .io_y_px       (_tlb_entries_barrier_1_io_y_px),
    .io_y_pr       (_tlb_entries_barrier_1_io_y_pr),
    .io_y_ppp      (_tlb_entries_barrier_1_io_y_ppp),
    .io_y_pal      (_tlb_entries_barrier_1_io_y_pal),
    .io_y_paa      (_tlb_entries_barrier_1_io_y_paa),
    .io_y_eff      (_tlb_entries_barrier_1_io_y_eff),
    .io_y_c        (_tlb_entries_barrier_1_io_y_c)
  );
  OptimizationBarrier tlb_entries_barrier_2 (	// @[package.scala:259:25]
    .io_x_u        (tlb__entries_WIRE_5[20]),	// @[TLB.scala:159:77]
    .io_x_ae_ptw   (tlb__entries_WIRE_5[18]),	// @[TLB.scala:159:77]
    .io_x_ae_final (tlb__entries_WIRE_5[17]),	// @[TLB.scala:159:77]
    .io_x_pf       (tlb__entries_WIRE_5[16]),	// @[TLB.scala:159:77]
    .io_x_gf       (tlb__entries_WIRE_5[15]),	// @[TLB.scala:159:77]
    .io_x_sw       (tlb__entries_WIRE_5[14]),	// @[TLB.scala:159:77]
    .io_x_sx       (tlb__entries_WIRE_5[13]),	// @[TLB.scala:159:77]
    .io_x_sr       (tlb__entries_WIRE_5[12]),	// @[TLB.scala:159:77]
    .io_x_pw       (tlb__entries_WIRE_5[8]),	// @[TLB.scala:159:77]
    .io_x_px       (tlb__entries_WIRE_5[7]),	// @[TLB.scala:159:77]
    .io_x_pr       (tlb__entries_WIRE_5[6]),	// @[TLB.scala:159:77]
    .io_x_ppp      (tlb__entries_WIRE_5[5]),	// @[TLB.scala:159:77]
    .io_x_pal      (tlb__entries_WIRE_5[4]),	// @[TLB.scala:159:77]
    .io_x_paa      (tlb__entries_WIRE_5[3]),	// @[TLB.scala:159:77]
    .io_x_eff      (tlb__entries_WIRE_5[2]),	// @[TLB.scala:159:77]
    .io_x_c        (tlb__entries_WIRE_5[1]),	// @[TLB.scala:159:77]
    .io_y_u        (_tlb_entries_barrier_2_io_y_u),
    .io_y_ae_ptw   (_tlb_entries_barrier_2_io_y_ae_ptw),
    .io_y_ae_final (_tlb_entries_barrier_2_io_y_ae_final),
    .io_y_pf       (_tlb_entries_barrier_2_io_y_pf),
    .io_y_gf       (_tlb_entries_barrier_2_io_y_gf),
    .io_y_sw       (_tlb_entries_barrier_2_io_y_sw),
    .io_y_sx       (_tlb_entries_barrier_2_io_y_sx),
    .io_y_sr       (_tlb_entries_barrier_2_io_y_sr),
    .io_y_pw       (_tlb_entries_barrier_2_io_y_pw),
    .io_y_px       (_tlb_entries_barrier_2_io_y_px),
    .io_y_pr       (_tlb_entries_barrier_2_io_y_pr),
    .io_y_ppp      (_tlb_entries_barrier_2_io_y_ppp),
    .io_y_pal      (_tlb_entries_barrier_2_io_y_pal),
    .io_y_paa      (_tlb_entries_barrier_2_io_y_paa),
    .io_y_eff      (_tlb_entries_barrier_2_io_y_eff),
    .io_y_c        (_tlb_entries_barrier_2_io_y_c)
  );
  OptimizationBarrier tlb_entries_barrier_3 (	// @[package.scala:259:25]
    .io_x_u        (tlb__entries_WIRE_7[20]),	// @[TLB.scala:159:77]
    .io_x_ae_ptw   (tlb__entries_WIRE_7[18]),	// @[TLB.scala:159:77]
    .io_x_ae_final (tlb__entries_WIRE_7[17]),	// @[TLB.scala:159:77]
    .io_x_pf       (tlb__entries_WIRE_7[16]),	// @[TLB.scala:159:77]
    .io_x_gf       (tlb__entries_WIRE_7[15]),	// @[TLB.scala:159:77]
    .io_x_sw       (tlb__entries_WIRE_7[14]),	// @[TLB.scala:159:77]
    .io_x_sx       (tlb__entries_WIRE_7[13]),	// @[TLB.scala:159:77]
    .io_x_sr       (tlb__entries_WIRE_7[12]),	// @[TLB.scala:159:77]
    .io_x_pw       (tlb__entries_WIRE_7[8]),	// @[TLB.scala:159:77]
    .io_x_px       (tlb__entries_WIRE_7[7]),	// @[TLB.scala:159:77]
    .io_x_pr       (tlb__entries_WIRE_7[6]),	// @[TLB.scala:159:77]
    .io_x_ppp      (tlb__entries_WIRE_7[5]),	// @[TLB.scala:159:77]
    .io_x_pal      (tlb__entries_WIRE_7[4]),	// @[TLB.scala:159:77]
    .io_x_paa      (tlb__entries_WIRE_7[3]),	// @[TLB.scala:159:77]
    .io_x_eff      (tlb__entries_WIRE_7[2]),	// @[TLB.scala:159:77]
    .io_x_c        (tlb__entries_WIRE_7[1]),	// @[TLB.scala:159:77]
    .io_y_u        (_tlb_entries_barrier_3_io_y_u),
    .io_y_ae_ptw   (_tlb_entries_barrier_3_io_y_ae_ptw),
    .io_y_ae_final (_tlb_entries_barrier_3_io_y_ae_final),
    .io_y_pf       (_tlb_entries_barrier_3_io_y_pf),
    .io_y_gf       (_tlb_entries_barrier_3_io_y_gf),
    .io_y_sw       (_tlb_entries_barrier_3_io_y_sw),
    .io_y_sx       (_tlb_entries_barrier_3_io_y_sx),
    .io_y_sr       (_tlb_entries_barrier_3_io_y_sr),
    .io_y_pw       (_tlb_entries_barrier_3_io_y_pw),
    .io_y_px       (_tlb_entries_barrier_3_io_y_px),
    .io_y_pr       (_tlb_entries_barrier_3_io_y_pr),
    .io_y_ppp      (_tlb_entries_barrier_3_io_y_ppp),
    .io_y_pal      (_tlb_entries_barrier_3_io_y_pal),
    .io_y_paa      (_tlb_entries_barrier_3_io_y_paa),
    .io_y_eff      (_tlb_entries_barrier_3_io_y_eff),
    .io_y_c        (_tlb_entries_barrier_3_io_y_c)
  );
  OptimizationBarrier tlb_entries_barrier_4 (	// @[package.scala:259:25]
    .io_x_u        (tlb__entries_WIRE_9[20]),	// @[TLB.scala:159:77]
    .io_x_ae_ptw   (tlb__entries_WIRE_9[18]),	// @[TLB.scala:159:77]
    .io_x_ae_final (tlb__entries_WIRE_9[17]),	// @[TLB.scala:159:77]
    .io_x_pf       (tlb__entries_WIRE_9[16]),	// @[TLB.scala:159:77]
    .io_x_gf       (tlb__entries_WIRE_9[15]),	// @[TLB.scala:159:77]
    .io_x_sw       (tlb__entries_WIRE_9[14]),	// @[TLB.scala:159:77]
    .io_x_sx       (tlb__entries_WIRE_9[13]),	// @[TLB.scala:159:77]
    .io_x_sr       (tlb__entries_WIRE_9[12]),	// @[TLB.scala:159:77]
    .io_x_pw       (tlb__entries_WIRE_9[8]),	// @[TLB.scala:159:77]
    .io_x_px       (tlb__entries_WIRE_9[7]),	// @[TLB.scala:159:77]
    .io_x_pr       (tlb__entries_WIRE_9[6]),	// @[TLB.scala:159:77]
    .io_x_ppp      (tlb__entries_WIRE_9[5]),	// @[TLB.scala:159:77]
    .io_x_pal      (tlb__entries_WIRE_9[4]),	// @[TLB.scala:159:77]
    .io_x_paa      (tlb__entries_WIRE_9[3]),	// @[TLB.scala:159:77]
    .io_x_eff      (tlb__entries_WIRE_9[2]),	// @[TLB.scala:159:77]
    .io_x_c        (tlb__entries_WIRE_9[1]),	// @[TLB.scala:159:77]
    .io_y_u        (_tlb_entries_barrier_4_io_y_u),
    .io_y_ae_ptw   (_tlb_entries_barrier_4_io_y_ae_ptw),
    .io_y_ae_final (_tlb_entries_barrier_4_io_y_ae_final),
    .io_y_pf       (_tlb_entries_barrier_4_io_y_pf),
    .io_y_gf       (_tlb_entries_barrier_4_io_y_gf),
    .io_y_sw       (_tlb_entries_barrier_4_io_y_sw),
    .io_y_sx       (_tlb_entries_barrier_4_io_y_sx),
    .io_y_sr       (_tlb_entries_barrier_4_io_y_sr),
    .io_y_pw       (_tlb_entries_barrier_4_io_y_pw),
    .io_y_px       (_tlb_entries_barrier_4_io_y_px),
    .io_y_pr       (_tlb_entries_barrier_4_io_y_pr),
    .io_y_ppp      (_tlb_entries_barrier_4_io_y_ppp),
    .io_y_pal      (_tlb_entries_barrier_4_io_y_pal),
    .io_y_paa      (_tlb_entries_barrier_4_io_y_paa),
    .io_y_eff      (_tlb_entries_barrier_4_io_y_eff),
    .io_y_c        (_tlb_entries_barrier_4_io_y_c)
  );
  OptimizationBarrier tlb_entries_barrier_5 (	// @[package.scala:259:25]
    .io_x_u        (tlb__entries_WIRE_11[20]),	// @[TLB.scala:159:77]
    .io_x_ae_ptw   (tlb__entries_WIRE_11[18]),	// @[TLB.scala:159:77]
    .io_x_ae_final (tlb__entries_WIRE_11[17]),	// @[TLB.scala:159:77]
    .io_x_pf       (tlb__entries_WIRE_11[16]),	// @[TLB.scala:159:77]
    .io_x_gf       (tlb__entries_WIRE_11[15]),	// @[TLB.scala:159:77]
    .io_x_sw       (tlb__entries_WIRE_11[14]),	// @[TLB.scala:159:77]
    .io_x_sx       (tlb__entries_WIRE_11[13]),	// @[TLB.scala:159:77]
    .io_x_sr       (tlb__entries_WIRE_11[12]),	// @[TLB.scala:159:77]
    .io_x_pw       (tlb__entries_WIRE_11[8]),	// @[TLB.scala:159:77]
    .io_x_px       (tlb__entries_WIRE_11[7]),	// @[TLB.scala:159:77]
    .io_x_pr       (tlb__entries_WIRE_11[6]),	// @[TLB.scala:159:77]
    .io_x_ppp      (tlb__entries_WIRE_11[5]),	// @[TLB.scala:159:77]
    .io_x_pal      (tlb__entries_WIRE_11[4]),	// @[TLB.scala:159:77]
    .io_x_paa      (tlb__entries_WIRE_11[3]),	// @[TLB.scala:159:77]
    .io_x_eff      (tlb__entries_WIRE_11[2]),	// @[TLB.scala:159:77]
    .io_x_c        (tlb__entries_WIRE_11[1]),	// @[TLB.scala:159:77]
    .io_y_u        (_tlb_entries_barrier_5_io_y_u),
    .io_y_ae_ptw   (_tlb_entries_barrier_5_io_y_ae_ptw),
    .io_y_ae_final (_tlb_entries_barrier_5_io_y_ae_final),
    .io_y_pf       (_tlb_entries_barrier_5_io_y_pf),
    .io_y_gf       (_tlb_entries_barrier_5_io_y_gf),
    .io_y_sw       (_tlb_entries_barrier_5_io_y_sw),
    .io_y_sx       (_tlb_entries_barrier_5_io_y_sx),
    .io_y_sr       (_tlb_entries_barrier_5_io_y_sr),
    .io_y_pw       (_tlb_entries_barrier_5_io_y_pw),
    .io_y_px       (_tlb_entries_barrier_5_io_y_px),
    .io_y_pr       (_tlb_entries_barrier_5_io_y_pr),
    .io_y_ppp      (_tlb_entries_barrier_5_io_y_ppp),
    .io_y_pal      (_tlb_entries_barrier_5_io_y_pal),
    .io_y_paa      (_tlb_entries_barrier_5_io_y_paa),
    .io_y_eff      (_tlb_entries_barrier_5_io_y_eff),
    .io_y_c        (_tlb_entries_barrier_5_io_y_c)
  );
  OptimizationBarrier pma_checker_mpu_ppn_barrier (	// @[package.scala:259:25]
    .io_x_u        (pma_checker__mpu_ppn_WIRE_1[20]),	// @[TLB.scala:159:77]
    .io_x_ae_ptw   (pma_checker__mpu_ppn_WIRE_1[18]),	// @[TLB.scala:159:77]
    .io_x_ae_final (pma_checker__mpu_ppn_WIRE_1[17]),	// @[TLB.scala:159:77]
    .io_x_pf       (pma_checker__mpu_ppn_WIRE_1[16]),	// @[TLB.scala:159:77]
    .io_x_gf       (pma_checker__mpu_ppn_WIRE_1[15]),	// @[TLB.scala:159:77]
    .io_x_sw       (pma_checker__mpu_ppn_WIRE_1[14]),	// @[TLB.scala:159:77]
    .io_x_sx       (pma_checker__mpu_ppn_WIRE_1[13]),	// @[TLB.scala:159:77]
    .io_x_sr       (pma_checker__mpu_ppn_WIRE_1[12]),	// @[TLB.scala:159:77]
    .io_x_pw       (pma_checker__mpu_ppn_WIRE_1[8]),	// @[TLB.scala:159:77]
    .io_x_px       (pma_checker__mpu_ppn_WIRE_1[7]),	// @[TLB.scala:159:77]
    .io_x_pr       (pma_checker__mpu_ppn_WIRE_1[6]),	// @[TLB.scala:159:77]
    .io_x_ppp      (pma_checker__mpu_ppn_WIRE_1[5]),	// @[TLB.scala:159:77]
    .io_x_pal      (pma_checker__mpu_ppn_WIRE_1[4]),	// @[TLB.scala:159:77]
    .io_x_paa      (pma_checker__mpu_ppn_WIRE_1[3]),	// @[TLB.scala:159:77]
    .io_x_eff      (pma_checker__mpu_ppn_WIRE_1[2]),	// @[TLB.scala:159:77]
    .io_x_c        (pma_checker__mpu_ppn_WIRE_1[1]),	// @[TLB.scala:159:77]
    .io_y_u        (_pma_checker_mpu_ppn_barrier_io_y_u),
    .io_y_ae_ptw   (_pma_checker_mpu_ppn_barrier_io_y_ae_ptw),
    .io_y_ae_final (_pma_checker_mpu_ppn_barrier_io_y_ae_final),
    .io_y_pf       (_pma_checker_mpu_ppn_barrier_io_y_pf),
    .io_y_gf       (_pma_checker_mpu_ppn_barrier_io_y_gf),
    .io_y_sw       (_pma_checker_mpu_ppn_barrier_io_y_sw),
    .io_y_sx       (_pma_checker_mpu_ppn_barrier_io_y_sx),
    .io_y_sr       (_pma_checker_mpu_ppn_barrier_io_y_sr),
    .io_y_pw       (_pma_checker_mpu_ppn_barrier_io_y_pw),
    .io_y_px       (_pma_checker_mpu_ppn_barrier_io_y_px),
    .io_y_pr       (_pma_checker_mpu_ppn_barrier_io_y_pr),
    .io_y_ppp      (_pma_checker_mpu_ppn_barrier_io_y_ppp),
    .io_y_pal      (_pma_checker_mpu_ppn_barrier_io_y_pal),
    .io_y_paa      (_pma_checker_mpu_ppn_barrier_io_y_paa),
    .io_y_eff      (_pma_checker_mpu_ppn_barrier_io_y_eff),
    .io_y_c        (_pma_checker_mpu_ppn_barrier_io_y_c)
  );
  PMPChecker pma_checker_pmp (	// @[TLB.scala:403:19]
    .io_prv         (s1_req_dprv),	// @[Reg.scala:19:16]
    .io_pmp_0_cfg_l (1'h0),
    .io_pmp_0_cfg_a (2'h0),
    .io_pmp_0_cfg_w (1'h0),
    .io_pmp_0_cfg_r (1'h0),
    .io_pmp_0_addr  (30'h0),	// @[DCache.scala:267:18]
    .io_pmp_0_mask  (32'h0),	// @[DCache.scala:267:18]
    .io_pmp_1_cfg_l (1'h0),
    .io_pmp_1_cfg_a (2'h0),
    .io_pmp_1_cfg_w (1'h0),
    .io_pmp_1_cfg_r (1'h0),
    .io_pmp_1_addr  (30'h0),	// @[DCache.scala:267:18]
    .io_pmp_1_mask  (32'h0),	// @[DCache.scala:267:18]
    .io_pmp_2_cfg_l (1'h0),
    .io_pmp_2_cfg_a (2'h0),
    .io_pmp_2_cfg_w (1'h0),
    .io_pmp_2_cfg_r (1'h0),
    .io_pmp_2_addr  (30'h0),	// @[DCache.scala:267:18]
    .io_pmp_2_mask  (32'h0),	// @[DCache.scala:267:18]
    .io_pmp_3_cfg_l (1'h0),
    .io_pmp_3_cfg_a (2'h0),
    .io_pmp_3_cfg_w (1'h0),
    .io_pmp_3_cfg_r (1'h0),
    .io_pmp_3_addr  (30'h0),	// @[DCache.scala:267:18]
    .io_pmp_3_mask  (32'h0),	// @[DCache.scala:267:18]
    .io_pmp_4_cfg_l (1'h0),
    .io_pmp_4_cfg_a (2'h0),
    .io_pmp_4_cfg_w (1'h0),
    .io_pmp_4_cfg_r (1'h0),
    .io_pmp_4_addr  (30'h0),	// @[DCache.scala:267:18]
    .io_pmp_4_mask  (32'h0),	// @[DCache.scala:267:18]
    .io_pmp_5_cfg_l (1'h0),
    .io_pmp_5_cfg_a (2'h0),
    .io_pmp_5_cfg_w (1'h0),
    .io_pmp_5_cfg_r (1'h0),
    .io_pmp_5_addr  (30'h0),	// @[DCache.scala:267:18]
    .io_pmp_5_mask  (32'h0),	// @[DCache.scala:267:18]
    .io_pmp_6_cfg_l (1'h0),
    .io_pmp_6_cfg_a (2'h0),
    .io_pmp_6_cfg_w (1'h0),
    .io_pmp_6_cfg_r (1'h0),
    .io_pmp_6_addr  (30'h0),	// @[DCache.scala:267:18]
    .io_pmp_6_mask  (32'h0),	// @[DCache.scala:267:18]
    .io_pmp_7_cfg_l (1'h0),
    .io_pmp_7_cfg_a (2'h0),
    .io_pmp_7_cfg_w (1'h0),
    .io_pmp_7_cfg_r (1'h0),
    .io_pmp_7_addr  (30'h0),	// @[DCache.scala:267:18]
    .io_pmp_7_mask  (32'h0),	// @[DCache.scala:267:18]
    .io_addr        (s1_req_addr[31:0]),	// @[Reg.scala:19:16, TLB.scala:404:15]
    .io_size        (s1_req_size),	// @[Reg.scala:19:16]
    .io_r           (_pma_checker_pmp_io_r),
    .io_w           (_pma_checker_pmp_io_w)
  );
  OptimizationBarrier pma_checker_entries_barrier (	// @[package.scala:259:25]
    .io_x_u        (1'h0),
    .io_x_ae_ptw   (1'h0),
    .io_x_ae_final (1'h0),
    .io_x_pf       (1'h0),
    .io_x_gf       (1'h0),
    .io_x_sw       (1'h0),
    .io_x_sx       (1'h0),
    .io_x_sr       (1'h0),
    .io_x_pw       (1'h0),
    .io_x_px       (1'h0),
    .io_x_pr       (1'h0),
    .io_x_ppp      (1'h0),
    .io_x_pal      (1'h0),
    .io_x_paa      (1'h0),
    .io_x_eff      (1'h0),
    .io_x_c        (1'h0),
    .io_y_u        (_pma_checker_entries_barrier_io_y_u),
    .io_y_ae_ptw   (_pma_checker_entries_barrier_io_y_ae_ptw),
    .io_y_ae_final (_pma_checker_entries_barrier_io_y_ae_final),
    .io_y_pf       (_pma_checker_entries_barrier_io_y_pf),
    .io_y_gf       (_pma_checker_entries_barrier_io_y_gf),
    .io_y_sw       (_pma_checker_entries_barrier_io_y_sw),
    .io_y_sx       (_pma_checker_entries_barrier_io_y_sx),
    .io_y_sr       (_pma_checker_entries_barrier_io_y_sr),
    .io_y_pw       (_pma_checker_entries_barrier_io_y_pw),
    .io_y_px       (_pma_checker_entries_barrier_io_y_px),
    .io_y_pr       (_pma_checker_entries_barrier_io_y_pr),
    .io_y_ppp      (_pma_checker_entries_barrier_io_y_ppp),
    .io_y_pal      (_pma_checker_entries_barrier_io_y_pal),
    .io_y_paa      (_pma_checker_entries_barrier_io_y_paa),
    .io_y_eff      (_pma_checker_entries_barrier_io_y_eff),
    .io_y_c        (_pma_checker_entries_barrier_io_y_c)
  );
  OptimizationBarrier pma_checker_entries_barrier_1 (	// @[package.scala:259:25]
    .io_x_u        (pma_checker__entries_WIRE_3[20]),	// @[TLB.scala:159:77]
    .io_x_ae_ptw   (pma_checker__entries_WIRE_3[18]),	// @[TLB.scala:159:77]
    .io_x_ae_final (pma_checker__entries_WIRE_3[17]),	// @[TLB.scala:159:77]
    .io_x_pf       (pma_checker__entries_WIRE_3[16]),	// @[TLB.scala:159:77]
    .io_x_gf       (pma_checker__entries_WIRE_3[15]),	// @[TLB.scala:159:77]
    .io_x_sw       (pma_checker__entries_WIRE_3[14]),	// @[TLB.scala:159:77]
    .io_x_sx       (pma_checker__entries_WIRE_3[13]),	// @[TLB.scala:159:77]
    .io_x_sr       (pma_checker__entries_WIRE_3[12]),	// @[TLB.scala:159:77]
    .io_x_pw       (pma_checker__entries_WIRE_3[8]),	// @[TLB.scala:159:77]
    .io_x_px       (pma_checker__entries_WIRE_3[7]),	// @[TLB.scala:159:77]
    .io_x_pr       (pma_checker__entries_WIRE_3[6]),	// @[TLB.scala:159:77]
    .io_x_ppp      (pma_checker__entries_WIRE_3[5]),	// @[TLB.scala:159:77]
    .io_x_pal      (pma_checker__entries_WIRE_3[4]),	// @[TLB.scala:159:77]
    .io_x_paa      (pma_checker__entries_WIRE_3[3]),	// @[TLB.scala:159:77]
    .io_x_eff      (pma_checker__entries_WIRE_3[2]),	// @[TLB.scala:159:77]
    .io_x_c        (pma_checker__entries_WIRE_3[1]),	// @[TLB.scala:159:77]
    .io_y_u        (_pma_checker_entries_barrier_1_io_y_u),
    .io_y_ae_ptw   (_pma_checker_entries_barrier_1_io_y_ae_ptw),
    .io_y_ae_final (_pma_checker_entries_barrier_1_io_y_ae_final),
    .io_y_pf       (_pma_checker_entries_barrier_1_io_y_pf),
    .io_y_gf       (_pma_checker_entries_barrier_1_io_y_gf),
    .io_y_sw       (_pma_checker_entries_barrier_1_io_y_sw),
    .io_y_sx       (_pma_checker_entries_barrier_1_io_y_sx),
    .io_y_sr       (_pma_checker_entries_barrier_1_io_y_sr),
    .io_y_pw       (_pma_checker_entries_barrier_1_io_y_pw),
    .io_y_px       (_pma_checker_entries_barrier_1_io_y_px),
    .io_y_pr       (_pma_checker_entries_barrier_1_io_y_pr),
    .io_y_ppp      (_pma_checker_entries_barrier_1_io_y_ppp),
    .io_y_pal      (_pma_checker_entries_barrier_1_io_y_pal),
    .io_y_paa      (_pma_checker_entries_barrier_1_io_y_paa),
    .io_y_eff      (_pma_checker_entries_barrier_1_io_y_eff),
    .io_y_c        (_pma_checker_entries_barrier_1_io_y_c)
  );
  OptimizationBarrier pma_checker_entries_barrier_2 (	// @[package.scala:259:25]
    .io_x_u        (pma_checker__entries_WIRE_5[20]),	// @[TLB.scala:159:77]
    .io_x_ae_ptw   (pma_checker__entries_WIRE_5[18]),	// @[TLB.scala:159:77]
    .io_x_ae_final (pma_checker__entries_WIRE_5[17]),	// @[TLB.scala:159:77]
    .io_x_pf       (pma_checker__entries_WIRE_5[16]),	// @[TLB.scala:159:77]
    .io_x_gf       (pma_checker__entries_WIRE_5[15]),	// @[TLB.scala:159:77]
    .io_x_sw       (pma_checker__entries_WIRE_5[14]),	// @[TLB.scala:159:77]
    .io_x_sx       (pma_checker__entries_WIRE_5[13]),	// @[TLB.scala:159:77]
    .io_x_sr       (pma_checker__entries_WIRE_5[12]),	// @[TLB.scala:159:77]
    .io_x_pw       (pma_checker__entries_WIRE_5[8]),	// @[TLB.scala:159:77]
    .io_x_px       (pma_checker__entries_WIRE_5[7]),	// @[TLB.scala:159:77]
    .io_x_pr       (pma_checker__entries_WIRE_5[6]),	// @[TLB.scala:159:77]
    .io_x_ppp      (pma_checker__entries_WIRE_5[5]),	// @[TLB.scala:159:77]
    .io_x_pal      (pma_checker__entries_WIRE_5[4]),	// @[TLB.scala:159:77]
    .io_x_paa      (pma_checker__entries_WIRE_5[3]),	// @[TLB.scala:159:77]
    .io_x_eff      (pma_checker__entries_WIRE_5[2]),	// @[TLB.scala:159:77]
    .io_x_c        (pma_checker__entries_WIRE_5[1]),	// @[TLB.scala:159:77]
    .io_y_u        (_pma_checker_entries_barrier_2_io_y_u),
    .io_y_ae_ptw   (_pma_checker_entries_barrier_2_io_y_ae_ptw),
    .io_y_ae_final (_pma_checker_entries_barrier_2_io_y_ae_final),
    .io_y_pf       (_pma_checker_entries_barrier_2_io_y_pf),
    .io_y_gf       (_pma_checker_entries_barrier_2_io_y_gf),
    .io_y_sw       (_pma_checker_entries_barrier_2_io_y_sw),
    .io_y_sx       (_pma_checker_entries_barrier_2_io_y_sx),
    .io_y_sr       (_pma_checker_entries_barrier_2_io_y_sr),
    .io_y_pw       (_pma_checker_entries_barrier_2_io_y_pw),
    .io_y_px       (_pma_checker_entries_barrier_2_io_y_px),
    .io_y_pr       (_pma_checker_entries_barrier_2_io_y_pr),
    .io_y_ppp      (_pma_checker_entries_barrier_2_io_y_ppp),
    .io_y_pal      (_pma_checker_entries_barrier_2_io_y_pal),
    .io_y_paa      (_pma_checker_entries_barrier_2_io_y_paa),
    .io_y_eff      (_pma_checker_entries_barrier_2_io_y_eff),
    .io_y_c        (_pma_checker_entries_barrier_2_io_y_c)
  );
  OptimizationBarrier pma_checker_entries_barrier_3 (	// @[package.scala:259:25]
    .io_x_u        (pma_checker__entries_WIRE_7[20]),	// @[TLB.scala:159:77]
    .io_x_ae_ptw   (pma_checker__entries_WIRE_7[18]),	// @[TLB.scala:159:77]
    .io_x_ae_final (pma_checker__entries_WIRE_7[17]),	// @[TLB.scala:159:77]
    .io_x_pf       (pma_checker__entries_WIRE_7[16]),	// @[TLB.scala:159:77]
    .io_x_gf       (pma_checker__entries_WIRE_7[15]),	// @[TLB.scala:159:77]
    .io_x_sw       (pma_checker__entries_WIRE_7[14]),	// @[TLB.scala:159:77]
    .io_x_sx       (pma_checker__entries_WIRE_7[13]),	// @[TLB.scala:159:77]
    .io_x_sr       (pma_checker__entries_WIRE_7[12]),	// @[TLB.scala:159:77]
    .io_x_pw       (pma_checker__entries_WIRE_7[8]),	// @[TLB.scala:159:77]
    .io_x_px       (pma_checker__entries_WIRE_7[7]),	// @[TLB.scala:159:77]
    .io_x_pr       (pma_checker__entries_WIRE_7[6]),	// @[TLB.scala:159:77]
    .io_x_ppp      (pma_checker__entries_WIRE_7[5]),	// @[TLB.scala:159:77]
    .io_x_pal      (pma_checker__entries_WIRE_7[4]),	// @[TLB.scala:159:77]
    .io_x_paa      (pma_checker__entries_WIRE_7[3]),	// @[TLB.scala:159:77]
    .io_x_eff      (pma_checker__entries_WIRE_7[2]),	// @[TLB.scala:159:77]
    .io_x_c        (pma_checker__entries_WIRE_7[1]),	// @[TLB.scala:159:77]
    .io_y_u        (_pma_checker_entries_barrier_3_io_y_u),
    .io_y_ae_ptw   (_pma_checker_entries_barrier_3_io_y_ae_ptw),
    .io_y_ae_final (_pma_checker_entries_barrier_3_io_y_ae_final),
    .io_y_pf       (_pma_checker_entries_barrier_3_io_y_pf),
    .io_y_gf       (_pma_checker_entries_barrier_3_io_y_gf),
    .io_y_sw       (_pma_checker_entries_barrier_3_io_y_sw),
    .io_y_sx       (_pma_checker_entries_barrier_3_io_y_sx),
    .io_y_sr       (_pma_checker_entries_barrier_3_io_y_sr),
    .io_y_pw       (_pma_checker_entries_barrier_3_io_y_pw),
    .io_y_px       (_pma_checker_entries_barrier_3_io_y_px),
    .io_y_pr       (_pma_checker_entries_barrier_3_io_y_pr),
    .io_y_ppp      (_pma_checker_entries_barrier_3_io_y_ppp),
    .io_y_pal      (_pma_checker_entries_barrier_3_io_y_pal),
    .io_y_paa      (_pma_checker_entries_barrier_3_io_y_paa),
    .io_y_eff      (_pma_checker_entries_barrier_3_io_y_eff),
    .io_y_c        (_pma_checker_entries_barrier_3_io_y_c)
  );
  OptimizationBarrier pma_checker_entries_barrier_4 (	// @[package.scala:259:25]
    .io_x_u        (pma_checker__entries_WIRE_9[20]),	// @[TLB.scala:159:77]
    .io_x_ae_ptw   (pma_checker__entries_WIRE_9[18]),	// @[TLB.scala:159:77]
    .io_x_ae_final (pma_checker__entries_WIRE_9[17]),	// @[TLB.scala:159:77]
    .io_x_pf       (pma_checker__entries_WIRE_9[16]),	// @[TLB.scala:159:77]
    .io_x_gf       (pma_checker__entries_WIRE_9[15]),	// @[TLB.scala:159:77]
    .io_x_sw       (pma_checker__entries_WIRE_9[14]),	// @[TLB.scala:159:77]
    .io_x_sx       (pma_checker__entries_WIRE_9[13]),	// @[TLB.scala:159:77]
    .io_x_sr       (pma_checker__entries_WIRE_9[12]),	// @[TLB.scala:159:77]
    .io_x_pw       (pma_checker__entries_WIRE_9[8]),	// @[TLB.scala:159:77]
    .io_x_px       (pma_checker__entries_WIRE_9[7]),	// @[TLB.scala:159:77]
    .io_x_pr       (pma_checker__entries_WIRE_9[6]),	// @[TLB.scala:159:77]
    .io_x_ppp      (pma_checker__entries_WIRE_9[5]),	// @[TLB.scala:159:77]
    .io_x_pal      (pma_checker__entries_WIRE_9[4]),	// @[TLB.scala:159:77]
    .io_x_paa      (pma_checker__entries_WIRE_9[3]),	// @[TLB.scala:159:77]
    .io_x_eff      (pma_checker__entries_WIRE_9[2]),	// @[TLB.scala:159:77]
    .io_x_c        (pma_checker__entries_WIRE_9[1]),	// @[TLB.scala:159:77]
    .io_y_u        (_pma_checker_entries_barrier_4_io_y_u),
    .io_y_ae_ptw   (_pma_checker_entries_barrier_4_io_y_ae_ptw),
    .io_y_ae_final (_pma_checker_entries_barrier_4_io_y_ae_final),
    .io_y_pf       (_pma_checker_entries_barrier_4_io_y_pf),
    .io_y_gf       (_pma_checker_entries_barrier_4_io_y_gf),
    .io_y_sw       (_pma_checker_entries_barrier_4_io_y_sw),
    .io_y_sx       (_pma_checker_entries_barrier_4_io_y_sx),
    .io_y_sr       (_pma_checker_entries_barrier_4_io_y_sr),
    .io_y_pw       (_pma_checker_entries_barrier_4_io_y_pw),
    .io_y_px       (_pma_checker_entries_barrier_4_io_y_px),
    .io_y_pr       (_pma_checker_entries_barrier_4_io_y_pr),
    .io_y_ppp      (_pma_checker_entries_barrier_4_io_y_ppp),
    .io_y_pal      (_pma_checker_entries_barrier_4_io_y_pal),
    .io_y_paa      (_pma_checker_entries_barrier_4_io_y_paa),
    .io_y_eff      (_pma_checker_entries_barrier_4_io_y_eff),
    .io_y_c        (_pma_checker_entries_barrier_4_io_y_c)
  );
  OptimizationBarrier pma_checker_entries_barrier_5 (	// @[package.scala:259:25]
    .io_x_u        (pma_checker__entries_WIRE_11[20]),	// @[TLB.scala:159:77]
    .io_x_ae_ptw   (pma_checker__entries_WIRE_11[18]),	// @[TLB.scala:159:77]
    .io_x_ae_final (pma_checker__entries_WIRE_11[17]),	// @[TLB.scala:159:77]
    .io_x_pf       (pma_checker__entries_WIRE_11[16]),	// @[TLB.scala:159:77]
    .io_x_gf       (pma_checker__entries_WIRE_11[15]),	// @[TLB.scala:159:77]
    .io_x_sw       (pma_checker__entries_WIRE_11[14]),	// @[TLB.scala:159:77]
    .io_x_sx       (pma_checker__entries_WIRE_11[13]),	// @[TLB.scala:159:77]
    .io_x_sr       (pma_checker__entries_WIRE_11[12]),	// @[TLB.scala:159:77]
    .io_x_pw       (pma_checker__entries_WIRE_11[8]),	// @[TLB.scala:159:77]
    .io_x_px       (pma_checker__entries_WIRE_11[7]),	// @[TLB.scala:159:77]
    .io_x_pr       (pma_checker__entries_WIRE_11[6]),	// @[TLB.scala:159:77]
    .io_x_ppp      (pma_checker__entries_WIRE_11[5]),	// @[TLB.scala:159:77]
    .io_x_pal      (pma_checker__entries_WIRE_11[4]),	// @[TLB.scala:159:77]
    .io_x_paa      (pma_checker__entries_WIRE_11[3]),	// @[TLB.scala:159:77]
    .io_x_eff      (pma_checker__entries_WIRE_11[2]),	// @[TLB.scala:159:77]
    .io_x_c        (pma_checker__entries_WIRE_11[1]),	// @[TLB.scala:159:77]
    .io_y_u        (_pma_checker_entries_barrier_5_io_y_u),
    .io_y_ae_ptw   (_pma_checker_entries_barrier_5_io_y_ae_ptw),
    .io_y_ae_final (_pma_checker_entries_barrier_5_io_y_ae_final),
    .io_y_pf       (_pma_checker_entries_barrier_5_io_y_pf),
    .io_y_gf       (_pma_checker_entries_barrier_5_io_y_gf),
    .io_y_sw       (_pma_checker_entries_barrier_5_io_y_sw),
    .io_y_sx       (_pma_checker_entries_barrier_5_io_y_sx),
    .io_y_sr       (_pma_checker_entries_barrier_5_io_y_sr),
    .io_y_pw       (_pma_checker_entries_barrier_5_io_y_pw),
    .io_y_px       (_pma_checker_entries_barrier_5_io_y_px),
    .io_y_pr       (_pma_checker_entries_barrier_5_io_y_pr),
    .io_y_ppp      (_pma_checker_entries_barrier_5_io_y_ppp),
    .io_y_pal      (_pma_checker_entries_barrier_5_io_y_pal),
    .io_y_paa      (_pma_checker_entries_barrier_5_io_y_paa),
    .io_y_eff      (_pma_checker_entries_barrier_5_io_y_eff),
    .io_y_c        (_pma_checker_entries_barrier_5_io_y_c)
  );
  MaxPeriodFibonacciLFSR lfsr_prng (	// @[PRNG.scala:91:22]
    .clock        (clock),
    .reset        (reset),
    .io_increment (_GEN_6 & d_last),	// @[DCache.scala:651:26, :652:26, :655:20, Edges.scala:232:33, Replacement.scala:38:11]
    .io_out_0     (_lfsr_prng_io_out_0),
    .io_out_1     (_lfsr_prng_io_out_1),
    .io_out_2     (_lfsr_prng_io_out_2),
    .io_out_3     (_lfsr_prng_io_out_3),
    .io_out_4     (_lfsr_prng_io_out_4),
    .io_out_5     (_lfsr_prng_io_out_5),
    .io_out_6     (_lfsr_prng_io_out_6),
    .io_out_7     (_lfsr_prng_io_out_7),
    .io_out_8     (_lfsr_prng_io_out_8),
    .io_out_9     (_lfsr_prng_io_out_9),
    .io_out_10    (_lfsr_prng_io_out_10),
    .io_out_11    (_lfsr_prng_io_out_11),
    .io_out_12    (_lfsr_prng_io_out_12),
    .io_out_13    (_lfsr_prng_io_out_13),
    .io_out_14    (_lfsr_prng_io_out_14),
    .io_out_15    (_lfsr_prng_io_out_15)
  );
  tag_array_0 tag_array_0 (	// @[DescribedSRAM.scala:17:26]
    .RW0_addr  (resetting ? flushCounter : metaArb_io_in_1_valid ? metaArb_io_in_1_bits_idx : _GEN_1 ? metaArb_io_in_3_bits_idx : metaArb_io_in_4_valid ? metaArb_io_in_4_bits_idx : metaArb_io_in_6_valid ? metaArb_io_in_6_bits_idx : metaArb_io_in_7_bits_idx),	// @[Arbiter.scala:136:15, :138:26, :140:19, DCache.scala:201:26, :202:29, :240:58, :427:43, :430:{35,76}, :746:26, :749:29, :818:44, :819:30, :820:33, :1176:47, package.scala:73:59]
    .RW0_en    (readEnable | writeEnable),	// @[DCache.scala:287:27, :291:59, DescribedSRAM.scala:17:26]
    .RW0_clk   (clock),
    .RW0_wmode (metaArb_io_out_bits_write),	// @[Arbiter.scala:138:26, :140:19]
    .RW0_wdata (resetting ? 22'h0 : metaArb_io_in_1_valid ? metaArb_io_in_1_bits_data : metaArb_io_in_2_valid ? metaArb_io_in_2_bits_data : metaArb_io_in_3_valid ? metaArb_io_in_3_bits_data : metaArb_io_in_7_bits_data),	// @[Arbiter.scala:138:26, :140:19, DCache.scala:201:26, :423:62, :427:43, :435:14, :444:97, :718:53, :723:134, :890:97, :1026:85]
    .RW0_rdata (_tag_array_0_RW0_rdata)
  );
  DCacheDataArray data (	// @[DCache.scala:128:20]
    .clock               (clock),
    .io_req_valid        (dataArb_io_out_valid),	// @[Arbiter.scala:147:31]
    .io_req_bits_addr    (dataArb_io_in_0_valid ? dataArb_io_in_0_bits_addr : dataArb_io_in_1_valid ? dataArb_io_in_1_bits_addr : dataArb_io_in_2_valid ? _GEN : dataArb_io_in_3_bits_addr),	// @[Arbiter.scala:136:15, :138:26, :140:19, DCache.scala:222:30, :494:44, :526:36, :698:26, :705:32, :729:68, :732:29, :734:32, :877:41, :880:72]
    .io_req_bits_write   (dataArb_io_in_0_valid ? dataArb_io_in_0_bits_write : dataArb_io_in_1_valid & _GEN_0),	// @[Arbiter.scala:138:26, :140:19, DCache.scala:494:44, :698:26, :704:33, :729:68, :732:29, :734:32, :735:37]
    .io_req_bits_wdata   (dataArb_io_in_0_valid ? dataArb_io_in_0_bits_wdata : auto_out_d_bits_data),	// @[Arbiter.scala:138:26, :140:19, DCache.scala:494:44, :528:63]
    .io_req_bits_eccMask (dataArb_io_in_0_valid ? dataArb_io_in_0_bits_eccMask : 8'hFF),	// @[Arbiter.scala:138:26, :140:19, DCache.scala:233:36, :494:44, :534:47]
    .io_resp_0           (_data_io_resp_0)
  );
  AMOALU amoalus_0 (	// @[DCache.scala:958:26]
    .io_mask (pstore1_mask),	// @[Reg.scala:19:16]
    .io_cmd  (pstore1_cmd),	// @[Reg.scala:19:16]
    .io_lhs  (s2_data),	// @[Reg.scala:19:16]
    .io_rhs  (pstore1_data),	// @[Reg.scala:19:16]
    .io_out  (_amoalus_0_io_out)
  );
  assign auto_out_a_valid = x1_a_deq_valid;	// @[DCache.scala:581:32]
  assign auto_out_a_bits_opcode = s2_uncached ? (s2_write ? (_metaArb_io_in_3_bits_data_c_cat_T_24 ? 3'h1 : s2_read ? (_metaArb_io_in_3_bits_data_c_cat_T_39 | _metaArb_io_in_3_bits_data_c_cat_T_38 | _metaArb_io_in_3_bits_data_c_cat_T_37 | _metaArb_io_in_3_bits_data_c_cat_T_36 | _metaArb_io_in_3_bits_data_c_cat_T_35 ? 3'h2 : _metaArb_io_in_3_bits_data_c_cat_T_31 | _metaArb_io_in_3_bits_data_c_cat_T_30 | _metaArb_io_in_3_bits_data_c_cat_T_29 | _metaArb_io_in_3_bits_data_c_cat_T_28 ? 3'h3 : 3'h0) : 3'h0) : 3'h4) : 3'h6;	// @[Consts.scala:85:68, :86:{49,76}, DCache.scala:401:39, :585:23, :586:8, :587:8, :588:8, Misc.scala:37:36, Mux.scala:81:58, Replacement.scala:168:70, package.scala:16:47]
  assign auto_out_a_bits_param = s2_uncached ? (~s2_write | _metaArb_io_in_3_bits_data_c_cat_T_24 | ~s2_read ? 3'h0 : _metaArb_io_in_3_bits_data_c_cat_T_39 ? 3'h3 : _metaArb_io_in_3_bits_data_c_cat_T_38 ? 3'h2 : _metaArb_io_in_3_bits_data_c_cat_T_37 ? 3'h1 : _metaArb_io_in_3_bits_data_c_cat_T_36 ? 3'h0 : _metaArb_io_in_3_bits_data_c_cat_T_35 ? 3'h4 : _metaArb_io_in_3_bits_data_c_cat_T_31 ? 3'h2 : _metaArb_io_in_3_bits_data_c_cat_T_30 ? 3'h1 : _metaArb_io_in_3_bits_data_c_cat_T_29 | ~_metaArb_io_in_3_bits_data_c_cat_T_28 ? 3'h0 : 3'h3) : {1'h0, metaArb_io_in_2_bits_data_meta_coh_state};	// @[Consts.scala:85:68, :86:{49,76}, DCache.scala:401:39, :585:23, :586:{8,9}, :587:8, :588:{8,9}, Edges.scala:349:15, Misc.scala:34:36, :37:36, Mux.scala:81:58, Replacement.scala:168:70, package.scala:16:47]
  assign auto_out_a_bits_size = s2_uncached ? (_GEN_5 ? {2'h0, s2_req_size} : 4'h0) : 4'h6;	// @[DCache.scala:205:30, :316:19, :401:39, :585:23, :586:8, Edges.scala:457:15, package.scala:16:47]
  assign auto_out_a_bits_source = s2_uncached & (~s2_write | _metaArb_io_in_3_bits_data_c_cat_T_24 | ~s2_read | _metaArb_io_in_3_bits_data_c_cat_T_39 | _metaArb_io_in_3_bits_data_c_cat_T_38 | _metaArb_io_in_3_bits_data_c_cat_T_37 | _metaArb_io_in_3_bits_data_c_cat_T_36 | _metaArb_io_in_3_bits_data_c_cat_T_35 | _metaArb_io_in_3_bits_data_c_cat_T_31 | _metaArb_io_in_3_bits_data_c_cat_T_30 | _metaArb_io_in_3_bits_data_c_cat_T_29 | _metaArb_io_in_3_bits_data_c_cat_T_28);	// @[Consts.scala:85:68, :86:{49,76}, DCache.scala:401:39, :585:23, :586:{8,9}, :588:9, package.scala:16:47]
  assign auto_out_a_bits_address = s2_uncached ? (_GEN_5 ? s2_req_addr[31:0] : 32'h0) : {s2_req_addr[31:6], 6'h0};	// @[DCache.scala:267:18, :316:19, :401:39, :585:23, :586:8, Edges.scala:352:15, :459:15]
  assign auto_out_a_bits_mask = s2_uncached ? (s2_write ? (_metaArb_io_in_3_bits_data_c_cat_T_24 ? pstore1_mask : s2_read ? atomics_mask : {put_a_mask_acc_5 | put_a_mask_eq_5 & s2_req_addr[0], put_a_mask_acc_5 | put_a_mask_eq_5 & ~(s2_req_addr[0]), put_a_mask_acc_4 | put_a_mask_eq_4 & s2_req_addr[0], put_a_mask_acc_4 | put_a_mask_eq_4 & ~(s2_req_addr[0]), put_a_mask_acc_3 | put_a_mask_eq_3 & s2_req_addr[0], put_a_mask_acc_3 | put_a_mask_eq_3 & ~(s2_req_addr[0]), put_a_mask_acc_2 | put_a_mask_eq_2 & s2_req_addr[0], put_a_mask_acc_2 | put_a_mask_eq_2 & ~(s2_req_addr[0])}) : {get_a_mask_acc_5 | get_a_mask_eq_5 & s2_req_addr[0], get_a_mask_acc_5 | get_a_mask_eq_5 & ~(s2_req_addr[0]), get_a_mask_acc_4 | get_a_mask_eq_4 & s2_req_addr[0], get_a_mask_acc_4 | get_a_mask_eq_4 & ~(s2_req_addr[0]), get_a_mask_acc_3 | get_a_mask_eq_3 & s2_req_addr[0], get_a_mask_acc_3 | get_a_mask_eq_3 & ~(s2_req_addr[0]), get_a_mask_acc_2 | get_a_mask_eq_2 & s2_req_addr[0], get_a_mask_acc_2 | get_a_mask_eq_2 & ~(s2_req_addr[0])}) : 8'hFF;	// @[Cat.scala:33:92, Consts.scala:85:68, :86:{49,76}, DCache.scala:233:36, :316:19, :401:39, :585:23, :586:8, :587:8, :588:8, Misc.scala:209:26, :210:20, :213:27, :214:29, Mux.scala:81:58, Reg.scala:19:16]
  assign auto_out_a_bits_data = s2_uncached & s2_write & (_metaArb_io_in_3_bits_data_c_cat_T_24 | ~s2_read | _metaArb_io_in_3_bits_data_c_cat_T_39 | _metaArb_io_in_3_bits_data_c_cat_T_38 | _metaArb_io_in_3_bits_data_c_cat_T_37 | _metaArb_io_in_3_bits_data_c_cat_T_36 | _metaArb_io_in_3_bits_data_c_cat_T_35 | _metaArb_io_in_3_bits_data_c_cat_T_31 | _metaArb_io_in_3_bits_data_c_cat_T_30 | _metaArb_io_in_3_bits_data_c_cat_T_29 | _metaArb_io_in_3_bits_data_c_cat_T_28) ? pstore1_data : 64'h0;	// @[Consts.scala:85:68, :86:{49,76}, DCache.scala:401:39, :585:23, :586:8, :587:8, :588:8, Reg.scala:19:16, package.scala:16:47]
  assign auto_out_b_ready = tl_out_b_ready;	// @[DCache.scala:747:44]
  assign auto_out_c_valid = tl_out_c_valid;	// @[DCache.scala:801:21, :827:47, :828:22, :831:48, :832:22]
  assign auto_out_c_bits_opcode = tl_out_c_bits_opcode;	// @[DCache.scala:836:48, :840:102, :841:52]
  assign auto_out_c_bits_param = _T_307 ? ((&s2_victim_state_state) | s2_victim_state_state == 2'h2 ? 3'h1 : s2_victim_state_state == 2'h1 ? 3'h2 : s2_victim_state_state == 2'h0 ? 3'h5 : 3'h0) : _T_302 | _T_301 | ~(~s2_probe | _GEN_10 | ~(|s2_probe_state_state)) ? (_GEN_4 ? 3'h3 : _T_161 ? 3'h4 : _T_157 ? 3'h5 : _T_153 | _T_149 ? 3'h0 : _T_145 ? 3'h4 : _T_141 ? 3'h5 : _T_138 | _T_112 == 4'hA ? 3'h1 : _T_112 == 4'h9 ? 3'h2 : _T_112 == 4'h8 ? 3'h5 : 3'h0) : 3'h5;	// @[Cat.scala:33:92, DCache.scala:310:25, :411:28, :788:17, :801:21, :803:28, :805:36, :807:45, :831:{25,48}, :833:21, :836:48, :837:21, :840:102, :841:52, Metadata.scala:50:45, Misc.scala:37:36, :55:20, Reg.scala:19:16, Replacement.scala:168:70, TLB.scala:465:40, package.scala:16:47, :73:59]
  assign auto_out_c_bits_size = tl_out_c_bits_size;	// @[DCache.scala:836:48, :840:102, :841:52]
  assign auto_out_c_bits_source = probe_bits_source;	// @[Reg.scala:19:16]
  assign auto_out_c_bits_address = probe_bits_address;	// @[Reg.scala:19:16]
  assign auto_out_c_bits_data = s2_data;	// @[Reg.scala:19:16]
  assign auto_out_d_ready = tl_out_d_ready;	// @[DCache.scala:648:18, :699:51, :701:20, :729:68, :730:22]
  assign auto_out_e_valid = tl_out_e_valid;	// @[DCache.scala:691:18, :699:51, :700:20]
  assign auto_out_e_bits_sink = auto_out_d_bits_sink;
  assign io_cpu_req_ready = _io_cpu_req_ready_output;	// @[DCache.scala:252:79, :729:68, :732:29]
  assign io_cpu_s2_nack = _io_cpu_s2_nack_output;	// @[DCache.scala:422:86]
  assign io_cpu_resp_valid = s2_valid_hit_pre_data_ecc | doUncachedResp;	// @[DCache.scala:397:69, :924:31, :925:51]
  assign io_cpu_resp_bits_addr = doUncachedResp ? s2_uncached_resp_addr : s2_req_addr;	// @[DCache.scala:316:19, :321:34, :894:20, :924:31, :927:25, :930:27]
  assign io_cpu_resp_bits_tag = s2_req_tag;	// @[DCache.scala:316:19]
  assign io_cpu_resp_bits_cmd = s2_req_cmd;	// @[DCache.scala:316:19]
  assign io_cpu_resp_bits_size = s2_req_size;	// @[DCache.scala:316:19]
  assign io_cpu_resp_bits_signed = s2_req_signed;	// @[DCache.scala:316:19]
  assign io_cpu_resp_bits_dprv = s2_req_dprv;	// @[DCache.scala:316:19]
  assign io_cpu_resp_bits_dv = s2_req_dv;	// @[DCache.scala:316:19]
  assign io_cpu_resp_bits_data = {s2_req_size == 2'h0 | s2_sc ? {56{s2_req_signed & io_cpu_resp_bits_data_zeroed_2[7]}} : {s2_req_size == 2'h1 ? {48{s2_req_signed & io_cpu_resp_bits_data_shifted_1[15]}} : {_io_cpu_resp_bits_data_word_bypass_T_1 ? {32{s2_req_signed & io_cpu_resp_bits_data_shifted[31]}} : s2_data[63:32], io_cpu_resp_bits_data_shifted[31:16]}, io_cpu_resp_bits_data_shifted_1[15:8]}, io_cpu_resp_bits_data_zeroed_2[7:1], io_cpu_resp_bits_data_zeroed_2[0] | s2_sc_fail};	// @[AMOALU.scala:40:{24,37}, :42:23, :43:{20,26,34,72,81,94}, Bitwise.scala:77:12, DCache.scala:316:19, :454:26, :950:41, Reg.scala:19:16, package.scala:16:47]
  assign io_cpu_resp_bits_mask = s2_req_mask;	// @[DCache.scala:316:19]
  assign io_cpu_resp_bits_replay = doUncachedResp;	// @[DCache.scala:924:31]
  assign io_cpu_resp_bits_has_data = s2_read;	// @[Consts.scala:85:68]
  assign io_cpu_resp_bits_data_word_bypass = {_io_cpu_resp_bits_data_word_bypass_T_1 ? {32{s2_req_signed & io_cpu_resp_bits_data_word_bypass_shifted[31]}} : s2_data[63:32], io_cpu_resp_bits_data_word_bypass_shifted};	// @[AMOALU.scala:40:{24,37}, :43:{20,26,72,81}, Bitwise.scala:77:12, Cat.scala:33:92, DCache.scala:316:19, Reg.scala:19:16]
  assign io_cpu_resp_bits_data_raw = s2_data;	// @[Reg.scala:19:16]
  assign io_cpu_resp_bits_store_data = pstore1_data;	// @[Reg.scala:19:16]
  assign io_cpu_replay_next = _io_cpu_replay_next_output;	// @[DCache.scala:926:41]
  assign io_cpu_s2_xcpt_ma_ld = _io_cpu_s2_xcpt_ma_ld_output;	// @[DCache.scala:909:24]
  assign io_cpu_s2_xcpt_ma_st = _io_cpu_s2_xcpt_ma_st_output;	// @[DCache.scala:909:24]
  assign io_cpu_s2_xcpt_pf_ld = _io_cpu_s2_xcpt_pf_ld_output;	// @[DCache.scala:909:24]
  assign io_cpu_s2_xcpt_pf_st = _io_cpu_s2_xcpt_pf_st_output;	// @[DCache.scala:909:24]
  assign io_cpu_s2_xcpt_gf_ld = _io_cpu_s2_xcpt_gf_ld_output;	// @[DCache.scala:909:24]
  assign io_cpu_s2_xcpt_gf_st = _io_cpu_s2_xcpt_gf_st_output;	// @[DCache.scala:909:24]
  assign io_cpu_s2_xcpt_ae_ld = _io_cpu_s2_xcpt_ae_ld_output;	// @[DCache.scala:909:24]
  assign io_cpu_s2_xcpt_ae_st = _io_cpu_s2_xcpt_ae_st_output;	// @[DCache.scala:909:24]
  assign io_cpu_ordered = ~(s1_valid & ~s1_req_no_xcpt | s2_valid & ~s2_req_no_xcpt | cached_grant_wait | uncachedInFlight_0);	// @[DCache.scala:159:25, :200:34, :213:33, :308:25, :316:19, :906:{21,32,35,69,72,115}, Reg.scala:19:16]
  assign io_cpu_perf_release = (io_cpu_perf_release_counter == 9'h1 | (tl_out_c_bits_opcode[0] ? ~(_io_cpu_perf_release_beats1_decode_T_1[11:3]) : 9'h0) == 9'h0) & _T_323;	// @[DCache.scala:267:18, :836:48, :840:102, :841:52, Decoupled.scala:51:35, Edges.scala:102:36, :221:14, :229:27, :232:{25,33,43}, :233:22, package.scala:235:{46,71,76}]
  assign io_cpu_perf_grant = auto_out_d_valid & d_last;	// @[DCache.scala:1054:39, Edges.scala:232:33]
endmodule

