
---------- Begin Simulation Statistics ----------
final_tick                               2000000000000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 258488                       # Simulator instruction rate (inst/s)
host_mem_usage                              201488656                       # Number of bytes of host memory used
host_op_rate                                   299490                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 15012.06                       # Real time elapsed on the host
host_tick_rate                               68831641                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  3880437217                       # Number of instructions simulated
sim_ops                                    4495959192                       # Number of ops (including micro ops) simulated
sim_seconds                                  1.033305                       # Number of seconds simulated
sim_ticks                                1033304690276                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                   104                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      6682119                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      13364067                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct     90.880325                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits       144016508                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups    158468302                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect            5                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect      1626474                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted    274036483                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits     11717352                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups     11878698                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses       161346                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups       364013874                       # Number of BP lookups
system.switch_cpus.branchPred.usedRAS        32360878                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted          120                       # Number of mispredicted indirect branches.
system.switch_cpus.cc_regfile_reads         619393848                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes        607175497                       # number of cc regfile writes
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branchMispredicts      1572197                       # The number of times a branch was mispredicted
system.switch_cpus.commit.branches          351111883                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events     130718024                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitNonSpecStalls     15426958                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.commitSquashedInsts     83101171                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts   1880437216                       # Number of instructions committed
system.switch_cpus.commit.committedOps     2177950276                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples   2467141692                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     0.882783                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     2.086024                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0   1888484959     76.55%     76.55% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1    182111069      7.38%     83.93% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2    102971557      4.17%     88.10% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3     38600531      1.56%     89.67% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4     60372577      2.45%     92.11% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5     19501860      0.79%     92.90% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6     21317105      0.86%     93.77% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7     23064010      0.93%     94.70% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8    130718024      5.30%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total   2467141692                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts                  0                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls     30911648                       # Number of function calls committed.
system.switch_cpus.commit.int_insts        1827582962                       # Number of committed integer instructions.
system.switch_cpus.commit.loads             408618438                       # Number of loads committed
system.switch_cpus.commit.membars            17140773                       # Number of memory barriers committed
system.switch_cpus.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu   1256432293     57.69%     57.69% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult     65083037      2.99%     60.68% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv            0      0.00%     60.68% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd     28507116      1.31%     61.99% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp     18855117      0.87%     62.85% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt      7760023      0.36%     63.21% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult     25711323      1.18%     64.39% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc     30942542      1.42%     65.81% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv      4330161      0.20%     66.01% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc     26846309      1.23%     67.24% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     67.24% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     67.24% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     67.24% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu      1714023      0.08%     67.32% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     67.32% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt            0      0.00%     67.32% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc       107126      0.00%     67.32% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     67.32% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     67.32% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     67.32% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     67.32% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdDiv            0      0.00%     67.32% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     67.32% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd            0      0.00%     67.32% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     67.32% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     67.32% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt            0      0.00%     67.32% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv            0      0.00%     67.32% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     67.32% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult            0      0.00%     67.32% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     67.32% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     67.32% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAdd            0      0.00%     67.32% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAlu            0      0.00%     67.32% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceCmp            0      0.00%     67.32% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     67.32% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     67.32% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     67.32% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     67.32% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     67.32% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     67.32% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     67.32% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     67.32% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     67.32% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     67.32% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdPredAlu            0      0.00%     67.32% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead    408618438     18.76%     86.09% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite    303042768     13.91%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total   2177950276                       # Class of committed instruction
system.switch_cpus.commit.refs              711661206                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts         254980868                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts          1880437216                       # Number of Instructions Simulated
system.switch_cpus.committedOps            2177950276                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       1.317751                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 1.317751                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles    1986660397                       # Number of cycles decode is blocked
system.switch_cpus.decode.BranchMispred         54299                       # Number of times decode detected a branch misprediction
system.switch_cpus.decode.BranchResolved    143501477                       # Number of times decode resolved a branch
system.switch_cpus.decode.DecodedInsts     2276795300                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles        132028198                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles         292858292                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles        1607204                       # Number of cycles decode is squashing
system.switch_cpus.decode.SquashedInsts          5332                       # Number of squashed instructions handled by decode
system.switch_cpus.decode.UnblockCycles      64793025                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.accesses                     0                       # DTB accesses
system.switch_cpus.dtb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.hits                         0                       # DTB hits
system.switch_cpus.dtb.inst_accesses                0                       # ITB inst accesses
system.switch_cpus.dtb.inst_hits                    0                       # ITB inst hits
system.switch_cpus.dtb.inst_misses                  0                       # ITB inst misses
system.switch_cpus.dtb.misses                       0                       # DTB misses
system.switch_cpus.dtb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.read_accesses                0                       # DTB read accesses
system.switch_cpus.dtb.read_hits                    0                       # DTB read hits
system.switch_cpus.dtb.read_misses                  0                       # DTB read misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.dtb.write_accesses               0                       # DTB write accesses
system.switch_cpus.dtb.write_hits                   0                       # DTB write hits
system.switch_cpus.dtb.write_misses                 0                       # DTB write misses
system.switch_cpus.fetch.Branches           364013874                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines         248431148                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles            2226670449                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.IcacheSquashes        411698                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.IcacheWaitRetryStallCycles           30                       # Number of stall cycles due to full MSHR
system.switch_cpus.fetch.Insts             1988810785                       # Number of instructions fetch has processed
system.switch_cpus.fetch.MiscStallCycles           32                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.SquashCycles         3322962                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.branchRate          0.146901                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles    249615127                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches    188094738                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                0.802604                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples   2477947119                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      0.926440                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     2.282930                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0       2041590930     82.39%     82.39% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1         48960684      1.98%     84.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2         35193262      1.42%     85.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3         59147911      2.39%     88.17% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4         43728952      1.76%     89.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5         24152939      0.97%     90.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6         38702752      1.56%     92.47% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7         20774946      0.84%     93.31% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8        165694743      6.69%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total   2477947119                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.idleCycles                    1778                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts      1855958                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches        357224941                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             0.909585                       # Inst execution rate
system.switch_cpus.iew.exec_refs            757967486                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores          306096760                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles       245587489                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts     421863409                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts     15482122                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts         5184                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts    308527893                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts   2261020600                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts     451870726                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts      2457872                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts    2253905323                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents        1109703                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents      17419212                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles        1607204                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles      19693597                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked         1238                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads     62312063                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses           85                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation        55913                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.rescheduledLoads     31296375                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads     13244950                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores      5485118                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents        55913                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect       877223                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect       978735                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers        2221672007                       # num instructions consuming a value
system.switch_cpus.iew.wb_count            2221469007                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.594135                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers        1319973920                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               0.896495                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent             2221902328                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads       2451403360                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes      1444860934                       # number of integer regfile writes
system.switch_cpus.ipc                       0.758868                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.758868                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass           96      0.00%      0.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu    1277278052     56.61%     56.61% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult     65115009      2.89%     59.49% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     59.49% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd     30234685      1.34%     60.83% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp     18855842      0.84%     61.67% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt      8170787      0.36%     62.03% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult     26541950      1.18%     63.21% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc     30942552      1.37%     64.58% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv      5182722      0.23%     64.81% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc     33200917      1.47%     66.28% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     66.28% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     66.28% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     66.28% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu      1714023      0.08%     66.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     66.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     66.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc       107129      0.00%     66.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     66.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     66.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     66.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     66.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     66.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     66.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     66.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     66.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     66.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     66.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     66.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     66.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     66.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     66.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     66.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     66.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     66.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     66.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     66.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     66.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     66.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     66.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     66.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     66.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     66.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     66.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     66.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     66.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     66.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead    451900838     20.03%     86.39% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite    307118593     13.61%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total     2256363195                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses               0                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt            49518205                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.021946                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu         4225399      8.53%      8.53% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult        3399217      6.86%     15.40% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     15.40% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     15.40% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     15.40% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt            63      0.00%     15.40% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult      3169317      6.40%     21.80% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc      1997634      4.03%     25.83% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             2      0.00%     25.83% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc       847395      1.71%     27.54% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     27.54% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     27.54% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     27.54% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%     27.54% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     27.54% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     27.54% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     27.54% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     27.54% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     27.54% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     27.54% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     27.54% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%     27.54% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     27.54% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%     27.54% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     27.54% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     27.54% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     27.54% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     27.54% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     27.54% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     27.54% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     27.54% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     27.54% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%     27.54% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%     27.54% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%     27.54% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%     27.54% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%     27.54% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     27.54% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     27.54% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     27.54% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     27.54% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     27.54% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     27.54% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     27.54% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     27.54% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%     27.54% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead       18072456     36.50%     64.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite      17806722     35.96%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses     1991272177                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads   6424962487                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses   1946487205                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes   1989082024                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded         2245538475                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued        2256363195                       # Number of instructions issued
system.switch_cpus.iq.iqNonSpecInstsAdded     15482125                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqSquashedInstsExamined     83070229                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued         8493                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedNonSpecRemoved        55166                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.iqSquashedOperandsExamined    166753513                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples   2477947119                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     0.910578                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     1.755040                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0   1720103560     69.42%     69.42% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1    237713805      9.59%     79.01% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2    150417664      6.07%     85.08% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3    107211091      4.33%     89.41% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4     98285896      3.97%     93.37% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5     60081263      2.42%     95.80% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6     50112693      2.02%     97.82% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7     30214444      1.22%     99.04% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8     23806703      0.96%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total   2477947119                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   0.910577                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses      314609127                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads    615237720                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses    274981802                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes    355064460                       # Number of vector instruction queue writes
system.switch_cpus.itb.accesses                     0                       # DTB accesses
system.switch_cpus.itb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.hits                         0                       # DTB hits
system.switch_cpus.itb.inst_accesses                0                       # ITB inst accesses
system.switch_cpus.itb.inst_hits                    0                       # ITB inst hits
system.switch_cpus.itb.inst_misses                  0                       # ITB inst misses
system.switch_cpus.itb.misses                       0                       # DTB misses
system.switch_cpus.itb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.memDep0.conflictingLoads     25443105                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores     20231962                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads    421863409                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores    308527893                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads      3174859963                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes      177813702                       # number of misc regfile writes
system.switch_cpus.numCycles               2477948897                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.rename.BlockCycles       282353524                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps    2365104504                       # Number of HB maps that are committed
system.switch_cpus.rename.IQFullEvents       53485172                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.IdleCycles        163306054                       # Number of cycles rename is idle
system.switch_cpus.rename.LQFullEvents      258080457                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.ROBFullEvents        183739                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.RenameLookups    4222912427                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts     2266907943                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands   2477661185                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles         325249745                       # Number of cycles rename is running
system.switch_cpus.rename.SQFullEvents      305934869                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.SquashCycles        1607204                       # Number of cycles rename is squashing
system.switch_cpus.rename.UnblockCycles     654295975                       # Number of cycles rename is unblocking
system.switch_cpus.rename.UndoneMaps        112556545                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.int_rename_lookups   2437786553                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles   1051134614                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts     21095577                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts         356679994                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts     15482175                       # count of temporary serializing insts renamed
system.switch_cpus.rename.vec_rename_lookups    393049749                       # Number of vector rename lookups
system.switch_cpus.rob.rob_reads           4597473763                       # The number of ROB reads
system.switch_cpus.rob.rob_writes          4532911260                       # The number of ROB writes
system.switch_cpus.timesIdled                      13                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus.vec_regfile_reads        325582793                       # number of vector regfile reads
system.switch_cpus.vec_regfile_writes       205233504                       # number of vector regfile writes
system.tol2bus.snoop_filter.hit_multi_requests          168                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops          168                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      6788662                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      6788488                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     13577325                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        6788656                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            6657196                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      2258993                       # Transaction distribution
system.membus.trans_dist::CleanEvict          4422959                       # Transaction distribution
system.membus.trans_dist::ReadExReq             24918                       # Transaction distribution
system.membus.trans_dist::ReadExResp            24918                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       6657197                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls0.port     10028448                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls1.port     10017733                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total     20046181                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               20046181                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls0.port    571958528                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls1.port    572503168                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total   1144461696                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total              1144461696                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           6682115                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 6682115    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             6682115                       # Request fanout histogram
system.membus.reqLayer0.occupancy         18701451809                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               1.8                       # Layer utilization (%)
system.membus.reqLayer1.occupancy         18791258895                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               1.8                       # Layer utilization (%)
system.membus.respLayer1.occupancy        63213369909                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              6.1                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.switch_cpus.pwrStateResidencyTicks::OFF 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           6748386                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      4624528                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean           53                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        11211783                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            40276                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           40276                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq            53                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      6748334                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side          159                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side     20365828                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              20365987                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        13568                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side   1171730432                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             1171744000                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         9047702                       # Total snoops (count)
system.tol2bus.snoopTraffic                 289151104                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         15836365                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.428696                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.494911                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                9047541     57.13%     57.13% # Request fanout histogram
system.tol2bus.snoop_fanout::1                6788656     42.87%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                    168      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           15836365                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         9607545309                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.9                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       14154250181                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.4                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            110505                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.mem_ctrls0.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls0.bytes_read::.switch_cpus.inst         2816                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus.data    427883264                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::total         427886080                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_inst_read::.switch_cpus.inst         2816                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::total         2816                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_written::.writebacks    144072448                       # Number of bytes written to this memory
system.mem_ctrls0.bytes_written::total      144072448                       # Number of bytes written to this memory
system.mem_ctrls0.num_reads::.switch_cpus.inst           22                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus.data      3342838                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::total            3342860                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_writes::.writebacks      1125566                       # Number of write requests responded to by this memory
system.mem_ctrls0.num_writes::total           1125566                       # Number of write requests responded to by this memory
system.mem_ctrls0.bw_read::.switch_cpus.inst         2725                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus.data    414092056                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::total            414094782                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::.switch_cpus.inst         2725                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::total            2725                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::.writebacks     139428815                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::total           139428815                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_total::.writebacks     139428815                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus.inst         2725                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus.data    414092056                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::total           553523596                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.avgPriority_.writebacks::samples   2249655.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus.inst::samples        44.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus.data::samples   6575768.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls0.priorityMaxLatency     0.000176318682                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls0.numReadWriteTurnArounds       128400                       # Number of turnarounds from READ to WRITE
system.mem_ctrls0.numWriteReadTurnArounds       128400                       # Number of turnarounds from WRITE to READ
system.mem_ctrls0.numStayReadState           11176397                       # Number of times bus staying in READ state
system.mem_ctrls0.numStayWriteState           2123064                       # Number of times bus staying in WRITE state
system.mem_ctrls0.readReqs                    3342860                       # Number of read requests accepted
system.mem_ctrls0.writeReqs                   1125566                       # Number of write requests accepted
system.mem_ctrls0.readBursts                  6685720                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls0.writeBursts                 2251132                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls0.servicedByWrQ                109908                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls0.mergedWrBursts                 1477                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls0.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls0.perBankRdBursts::0           282380                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::1           152509                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::2           171377                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::3           143298                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::4           202959                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::5           167825                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::6          1595150                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::7           308102                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::8           351340                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::9           594764                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::10          722045                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::11          461402                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::12          444506                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::13          283767                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::14          338407                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::15          355981                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::0           102749                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::1            86352                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::2            90362                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::3            82644                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::4            80264                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::5           114288                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::6            82603                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::7           133045                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::8           221479                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::9           423413                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::10          169026                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::11          149316                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::12          165337                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::13           95866                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::14          124993                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::15          127893                       # Per bank write bursts
system.mem_ctrls0.avgRdQLen                      2.08                       # Average read queue length when enqueuing
system.mem_ctrls0.avgWrQLen                     25.29                       # Average write queue length when enqueuing
system.mem_ctrls0.totQLat                147169035095                       # Total ticks spent queuing
system.mem_ctrls0.totBusLat               32879060000                       # Total ticks spent in databus transfers
system.mem_ctrls0.totMemAccLat           270465510095                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls0.avgQLat                    22380.36                       # Average queueing delay per DRAM burst
system.mem_ctrls0.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls0.avgMemAccLat               41130.36                       # Average memory access latency per DRAM burst
system.mem_ctrls0.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls0.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls0.readRowHits                 4159663                       # Number of row buffer hits during reads
system.mem_ctrls0.writeRowHits                1233868                       # Number of row buffer hits during writes
system.mem_ctrls0.readRowHitRate                63.26                       # Row buffer hit rate for reads
system.mem_ctrls0.writeRowHitRate               54.85                       # Row buffer hit rate for writes
system.mem_ctrls0.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::6              6685720                       # Read request sizes (log2)
system.mem_ctrls0.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::6             2251132                       # Write request sizes (log2)
system.mem_ctrls0.rdQLenPdf::0                3181866                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::1                3178619                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::2                 107062                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::3                 106817                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::4                    766                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::5                    682                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::15                 91993                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::16                 94605                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::17                126937                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::18                127812                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::19                128555                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::20                128529                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::21                128595                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::22                128692                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::23                128696                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::24                128930                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::25                129289                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::26                129355                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::27                129245                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::28                129907                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::29                129581                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::30                128473                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::31                128415                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::32                128408                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::33                  3585                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::34                    37                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::35                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.bytesPerActivate::samples      3431900                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::mean   164.581262                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::gmean   142.875012                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::stdev   135.530681                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::0-127       179139      5.22%      5.22% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::128-255      2784776     81.14%     86.36% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::256-383       257379      7.50%     93.86% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::384-511        80890      2.36%     96.22% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::512-639        39208      1.14%     97.36% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::640-767        23314      0.68%     98.04% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::768-895        16237      0.47%     98.52% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::896-1023        12229      0.36%     98.87% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::1024-1151        38728      1.13%    100.00% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::total      3431900                       # Bytes accessed per row activation
system.mem_ctrls0.rdPerTurnAround::samples       128400                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::mean     51.213271                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::gmean    48.411290                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::stdev    17.015884                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::0-7              1      0.00%      0.00% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::8-15           134      0.10%      0.11% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::16-23         2495      1.94%      2.05% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::24-31        10427      8.12%     10.17% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::32-39        19871     15.48%     25.64% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::40-47        24476     19.06%     44.71% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::48-55        23189     18.06%     62.77% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::56-63        18406     14.33%     77.10% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::64-71        12823      9.99%     87.09% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::72-79         8019      6.25%     93.33% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::80-87         4526      3.52%     96.86% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::88-95         2269      1.77%     98.63% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::96-103         1075      0.84%     99.46% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::104-111          443      0.35%     99.81% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::112-119          163      0.13%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::120-127           59      0.05%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::128-135           17      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::136-143            5      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::144-151            2      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::total       128400                       # Reads before turning the bus around for writes
system.mem_ctrls0.wrPerTurnAround::samples       128400                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::mean     17.520483                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::gmean    17.492643                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::stdev     0.977946                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::16           33797     26.32%     26.32% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::17            2389      1.86%     28.18% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::18           86807     67.61%     95.79% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::19            2530      1.97%     97.76% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::20            2779      2.16%     99.92% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::21              67      0.05%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::22              31      0.02%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::total       128400                       # Writes before turning the bus around for reads
system.mem_ctrls0.bytesReadDRAM             420851968                       # Total number of bytes read from DRAM
system.mem_ctrls0.bytesReadWrQ                7034112                       # Total number of bytes read from write queue
system.mem_ctrls0.bytesWritten              143976320                       # Total number of bytes written to DRAM
system.mem_ctrls0.bytesReadSys              427886080                       # Total read bytes from the system interface side
system.mem_ctrls0.bytesWrittenSys           144072448                       # Total written bytes from the system interface side
system.mem_ctrls0.avgRdBW                      407.29                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBW                      139.34                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls0.avgRdBWSys                   414.09                       # Average system read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBWSys                   139.43                       # Average system write bandwidth in MiByte/s
system.mem_ctrls0.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls0.busUtil                        4.27                       # Data bus utilization in percentage
system.mem_ctrls0.busUtilRead                    3.18                       # Data bus utilization in percentage for reads
system.mem_ctrls0.busUtilWrite                   1.09                       # Data bus utilization in percentage for writes
system.mem_ctrls0.totGap                 1033304260956                       # Total gap between requests
system.mem_ctrls0.avgGap                    231245.69                       # Average gap between requests
system.mem_ctrls0.masterReadBytes::.switch_cpus.inst         2816                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus.data    420849152                       # Per-master bytes read from memory
system.mem_ctrls0.masterWriteBytes::.writebacks    143976320                       # Per-master bytes write to memory
system.mem_ctrls0.masterReadRate::.switch_cpus.inst 2725.236831401428                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus.data 407284662.462520599365                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterWriteRate::.writebacks 139335784.841490775347                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls0.masterReadAccesses::.switch_cpus.inst           44                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus.data      6685676                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterWriteAccesses::.writebacks      2251132                       # Per-master write serviced memory accesses
system.mem_ctrls0.masterReadTotalLat::.switch_cpus.inst      1960540                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus.data 270463549555                       # Per-master read total memory access latency
system.mem_ctrls0.masterWriteTotalLat::.writebacks 24154206729949                       # Per-master write total memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus.inst     44557.73                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus.data     40454.18                       # Per-master read average memory access latency
system.mem_ctrls0.masterWriteAvgLat::.writebacks  10729804.71                       # Per-master write average memory access latency
system.mem_ctrls0.pageHitRate                   61.11                       # Row buffer hit rate, read and write combined
system.mem_ctrls0.rank1.actEnergy         14984696580                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0.rank1.preEnergy          7964528550                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0.rank1.readEnergy        25362793680                       # Energy for read commands per rank (pJ)
system.mem_ctrls0.rank1.writeEnergy        7711626060                       # Energy for write commands per rank (pJ)
system.mem_ctrls0.rank1.refreshEnergy    81567645120.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0.rank1.actBackEnergy    436509311130                       # Energy for active background per rank (pJ)
system.mem_ctrls0.rank1.preBackEnergy     29202086400                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0.rank1.totalEnergy      603302687520                       # Total energy per rank (pJ)
system.mem_ctrls0.rank1.averagePower       583.857495                       # Core power per rank (mW)
system.mem_ctrls0.rank1.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls0.rank1.memoryStateTime::IDLE  72187671748                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::REF  34504080000                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::ACT 926612938528                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls0.rank0.actEnergy          9519147960                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0.rank0.preEnergy          5059531950                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0.rank0.readEnergy        21588504000                       # Energy for read commands per rank (pJ)
system.mem_ctrls0.rank0.writeEnergy        4031442540                       # Energy for write commands per rank (pJ)
system.mem_ctrls0.rank0.refreshEnergy    81567645120.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0.rank0.actBackEnergy    440220136530                       # Energy for active background per rank (pJ)
system.mem_ctrls0.rank0.preBackEnergy     26077285920                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0.rank0.totalEnergy      588063694020                       # Total energy per rank (pJ)
system.mem_ctrls0.rank0.averagePower       569.109673                       # Core power per rank (mW)
system.mem_ctrls0.rank0.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls0.rank0.memoryStateTime::IDLE  63990282090                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::REF  34504080000                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::ACT 934810328186                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls1.bytes_read::.switch_cpus.inst         3968                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus.data    427420544                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::total         427424512                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_inst_read::.switch_cpus.inst         3968                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::total         3968                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_written::.writebacks    145078656                       # Number of bytes written to this memory
system.mem_ctrls1.bytes_written::total      145078656                       # Number of bytes written to this memory
system.mem_ctrls1.num_reads::.switch_cpus.inst           31                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus.data      3339223                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::total            3339254                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_writes::.writebacks      1133427                       # Number of write requests responded to by this memory
system.mem_ctrls1.num_writes::total           1133427                       # Number of write requests responded to by this memory
system.mem_ctrls1.bw_read::.switch_cpus.inst         3840                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus.data    413644250                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::total            413648090                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::.switch_cpus.inst         3840                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::total            3840                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::.writebacks     140402591                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::total           140402591                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_total::.writebacks     140402591                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus.inst         3840                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus.data    413644250                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::total           554050682                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.avgPriority_.writebacks::samples   2265579.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus.inst::samples        62.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus.data::samples   6580309.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls1.priorityMaxLatency     0.000145257316                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls1.numReadWriteTurnArounds       129170                       # Number of turnarounds from READ to WRITE
system.mem_ctrls1.numWriteReadTurnArounds       129170                       # Number of turnarounds from WRITE to READ
system.mem_ctrls1.numStayReadState           11197111                       # Number of times bus staying in READ state
system.mem_ctrls1.numStayWriteState           2138263                       # Number of times bus staying in WRITE state
system.mem_ctrls1.readReqs                    3339255                       # Number of read requests accepted
system.mem_ctrls1.writeReqs                   1133427                       # Number of write requests accepted
system.mem_ctrls1.readBursts                  6678510                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls1.writeBursts                 2266854                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls1.servicedByWrQ                 98139                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls1.mergedWrBursts                 1275                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls1.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls1.perBankRdBursts::0           239707                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::1           145750                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::2           183378                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::3           171458                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::4           185796                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::5           164418                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::6          1610326                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::7           276377                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::8           298623                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::9           613050                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::10          733115                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::11          539105                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::12          419090                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::13          285981                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::14          324725                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::15          389472                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::0            89746                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::1            81468                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::2           114782                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::3           109400                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::4           150851                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::5           118214                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::6           102891                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::7            82642                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::8           167831                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::9           418158                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::10          184846                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::11          151781                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::12          119972                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::13          113657                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::14           95725                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::15          163588                       # Per bank write bursts
system.mem_ctrls1.avgRdQLen                      2.07                       # Average read queue length when enqueuing
system.mem_ctrls1.avgWrQLen                     25.29                       # Average write queue length when enqueuing
system.mem_ctrls1.totQLat                145745522822                       # Total ticks spent queuing
system.mem_ctrls1.totBusLat               32901855000                       # Total ticks spent in databus transfers
system.mem_ctrls1.totMemAccLat           269127479072                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls1.avgQLat                    22148.53                       # Average queueing delay per DRAM burst
system.mem_ctrls1.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls1.avgMemAccLat               40898.53                       # Average memory access latency per DRAM burst
system.mem_ctrls1.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls1.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls1.readRowHits                 4188378                       # Number of row buffer hits during reads
system.mem_ctrls1.writeRowHits                1229363                       # Number of row buffer hits during writes
system.mem_ctrls1.readRowHitRate                63.65                       # Row buffer hit rate for reads
system.mem_ctrls1.writeRowHitRate               54.26                       # Row buffer hit rate for writes
system.mem_ctrls1.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::6              6678510                       # Read request sizes (log2)
system.mem_ctrls1.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::6             2266854                       # Write request sizes (log2)
system.mem_ctrls1.rdQLenPdf::0                3197175                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::1                3193950                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::2                  94649                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::3                  94520                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::4                     38                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::5                     37                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::6                      1                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::7                      1                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::15                 93088                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::16                 96072                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::17                127625                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::18                128591                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::19                129320                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::20                129306                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::21                129416                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::22                129523                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::23                129496                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::24                129738                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::25                130119                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::26                130157                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::27                130030                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::28                130828                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::29                130505                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::30                129259                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::31                129194                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::32                129185                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::33                  4067                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::34                    45                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.bytesPerActivate::samples      3428169                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::mean   165.142664                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::gmean   143.212210                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::stdev   135.742091                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::0-127       182812      5.33%      5.33% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::128-255      2763898     80.62%     85.96% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::256-383       268095      7.82%     93.78% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::384-511        82982      2.42%     96.20% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::512-639        39444      1.15%     97.35% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::640-767        23892      0.70%     98.04% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::768-895        16476      0.48%     98.52% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::896-1023        12503      0.36%     98.89% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::1024-1151        38067      1.11%    100.00% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::total      3428169                       # Bytes accessed per row activation
system.mem_ctrls1.rdPerTurnAround::samples       129170                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::mean     50.943307                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::gmean    48.146770                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::stdev    16.943478                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::8-15           116      0.09%      0.09% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::16-23         2597      2.01%      2.10% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::24-31        11089      8.58%     10.69% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::32-39        20076     15.54%     26.23% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::40-47        24659     19.09%     45.32% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::48-55        22977     17.79%     63.11% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::56-63        18437     14.27%     77.38% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::64-71        12989     10.06%     87.44% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::72-79         7943      6.15%     93.58% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::80-87         4448      3.44%     97.03% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::88-95         2200      1.70%     98.73% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::96-103         1004      0.78%     99.51% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::104-111          415      0.32%     99.83% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::112-119          153      0.12%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::120-127           48      0.04%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::128-135           13      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::136-143            5      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::144-151            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::total       129170                       # Reads before turning the bus around for writes
system.mem_ctrls1.wrPerTurnAround::samples       129170                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::mean     17.539305                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::gmean    17.511333                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::stdev     0.981173                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::16           33102     25.63%     25.63% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::17            2779      2.15%     27.78% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::18           87191     67.50%     95.28% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::19            2873      2.22%     97.50% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::20            3096      2.40%     99.90% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::21             106      0.08%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::22              23      0.02%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::total       129170                       # Writes before turning the bus around for reads
system.mem_ctrls1.bytesReadDRAM             421143744                       # Total number of bytes read from DRAM
system.mem_ctrls1.bytesReadWrQ                6280896                       # Total number of bytes read from write queue
system.mem_ctrls1.bytesWritten              144995328                       # Total number of bytes written to DRAM
system.mem_ctrls1.bytesReadSys              427424640                       # Total read bytes from the system interface side
system.mem_ctrls1.bytesWrittenSys           145078656                       # Total written bytes from the system interface side
system.mem_ctrls1.avgRdBW                      407.57                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBW                      140.32                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls1.avgRdBWSys                   413.65                       # Average system read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBWSys                   140.40                       # Average system write bandwidth in MiByte/s
system.mem_ctrls1.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls1.busUtil                        4.28                       # Data bus utilization in percentage
system.mem_ctrls1.busUtilRead                    3.18                       # Data bus utilization in percentage for reads
system.mem_ctrls1.busUtilWrite                   1.10                       # Data bus utilization in percentage for writes
system.mem_ctrls1.totGap                 1033304635839                       # Total gap between requests
system.mem_ctrls1.avgGap                    231025.73                       # Average gap between requests
system.mem_ctrls1.masterReadBytes::.switch_cpus.inst         3968                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus.data    421139776                       # Per-master bytes read from memory
system.mem_ctrls1.masterWriteBytes::.writebacks    144995328                       # Per-master bytes write to memory
system.mem_ctrls1.masterReadRate::.switch_cpus.inst 3840.106444247467                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus.data 407565919.290961325169                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterWriteRate::.writebacks 140321948.951253831387                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls1.masterReadAccesses::.switch_cpus.inst           62                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus.data      6678448                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterWriteAccesses::.writebacks      2266854                       # Per-master write serviced memory accesses
system.mem_ctrls1.masterReadTotalLat::.switch_cpus.inst      2453336                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus.data 269125025736                       # Per-master read total memory access latency
system.mem_ctrls1.masterWriteTotalLat::.writebacks 24146294019071                       # Per-master write total memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus.inst     39569.94                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus.data     40297.54                       # Per-master read average memory access latency
system.mem_ctrls1.masterWriteAvgLat::.writebacks  10651896.43                       # Per-master write average memory access latency
system.mem_ctrls1.pageHitRate                   61.25                       # Row buffer hit rate, read and write combined
system.mem_ctrls1.rank1.actEnergy         14858589900                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1.rank1.preEnergy          7897497465                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1.rank1.readEnergy        25726569540                       # Energy for read commands per rank (pJ)
system.mem_ctrls1.rank1.writeEnergy        7389212760                       # Energy for write commands per rank (pJ)
system.mem_ctrls1.rank1.refreshEnergy    81567645120.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1.rank1.actBackEnergy    436828884480                       # Energy for active background per rank (pJ)
system.mem_ctrls1.rank1.preBackEnergy     28932781920                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1.rank1.totalEnergy      603201181185                       # Total energy per rank (pJ)
system.mem_ctrls1.rank1.averagePower       583.759260                       # Core power per rank (mW)
system.mem_ctrls1.rank1.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls1.rank1.memoryStateTime::IDLE  71513256957                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::REF  34504080000                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::ACT 927287353319                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1.rank0.actEnergy          9618629580                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1.rank0.preEnergy          5112403890                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1.rank0.readEnergy        21257272260                       # Energy for read commands per rank (pJ)
system.mem_ctrls1.rank0.writeEnergy        4436968680                       # Energy for write commands per rank (pJ)
system.mem_ctrls1.rank0.refreshEnergy    81567645120.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1.rank0.actBackEnergy    439547375220                       # Energy for active background per rank (pJ)
system.mem_ctrls1.rank0.preBackEnergy     26643822720                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1.rank0.totalEnergy      588184117470                       # Total energy per rank (pJ)
system.mem_ctrls1.rank0.averagePower       569.226215                       # Core power per rank (mW)
system.mem_ctrls1.rank0.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls1.rank0.memoryStateTime::IDLE  65452452775                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::REF  34504080000                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::ACT 933348157501                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus.data       106547                       # number of demand (read+write) hits
system.l2.demand_hits::total                   106547                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.data       106547                       # number of overall hits
system.l2.overall_hits::total                  106547                       # number of overall hits
system.l2.demand_misses::.switch_cpus.inst           53                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data      6682063                       # number of demand (read+write) misses
system.l2.demand_misses::total                6682116                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus.inst           53                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data      6682063                       # number of overall misses
system.l2.overall_misses::total               6682116                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst      4946871                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data 613798591356                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     613803538227                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst      4946871                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data 613798591356                       # number of overall miss cycles
system.l2.overall_miss_latency::total    613803538227                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus.inst           53                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data      6788610                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              6788663                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst           53                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data      6788610                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             6788663                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.984305                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.984305                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.984305                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.984305                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst 93337.188679                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 91857.648058                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 91857.659793                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst 93337.188679                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 91857.648058                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 91857.659793                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks             2258993                       # number of writebacks
system.l2.writebacks::total                   2258993                       # number of writebacks
system.l2.demand_mshr_hits::.switch_cpus.data            1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   1                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.switch_cpus.data            1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  1                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.switch_cpus.inst           53                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data      6682062                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           6682115                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst           53                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data      6682062                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          6682115                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst      4493940                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data 556689530812                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 556694024752                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst      4493940                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data 556689530812                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 556694024752                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.984305                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.984305                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.984305                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.984305                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst 84791.320755                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 83311.039438                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 83311.051179                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst 84791.320755                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 83311.039438                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 83311.051179                       # average overall mshr miss latency
system.l2.replacements                        9047702                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      2365535                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          2365535                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      2365535                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      2365535                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks           53                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total               53                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks           53                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total           53                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks      4422906                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total       4422906                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.switch_cpus.data        15358                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 15358                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus.data        24918                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               24918                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data   2207314857                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    2207314857                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus.data        40276                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             40276                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.618681                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.618681                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 88583.147002                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 88583.147002                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data        24918                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          24918                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data   1994227240                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   1994227240                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.618681                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.618681                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 80031.593226                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 80031.593226                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_misses::.switch_cpus.inst           53                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total               53                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst      4946871                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total      4946871                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.switch_cpus.inst           53                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total             53                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total             1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst 93337.188679                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 93337.188679                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst           53                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total           53                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst      4493940                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total      4493940                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst 84791.320755                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 84791.320755                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data        91189                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             91189                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.switch_cpus.data      6657145                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         6657145                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data 611591276499                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 611591276499                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus.data      6748334                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       6748334                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.986487                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.986487                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 91869.904666                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 91869.904666                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.switch_cpus.data            1                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            1                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data      6657144                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      6657144                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data 554695303572                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 554695303572                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.986487                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.986487                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 83323.314558                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 83323.314558                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                           32                       # Cycle average of tags in use
system.l2.tags.total_refs                     9154281                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   9047734                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.011776                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       8.568693                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data         0.000021                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst     0.000141                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data    23.431145                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.267772                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.000001                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.000004                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.732223                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024            32                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 226282214                       # Number of tag accesses
system.l2.tags.data_accesses                226282214                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       417                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::ON    966695309724                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF   1033304690276                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst   2000204393                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst    248431075                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total       2248635468                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst   2000204393                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst    248431075                       # number of overall hits
system.cpu.icache.overall_hits::total      2248635468                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          865                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst           72                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            937                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          865                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst           72                       # number of overall misses
system.cpu.icache.overall_misses::total           937                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst      6348408                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      6348408                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst      6348408                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      6348408                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst   2000205258                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst    248431147                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total   2248636405                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst   2000205258                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst    248431147                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total   2248636405                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000000                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000000                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000000                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000000                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000000                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000000                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 88172.333333                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total  6775.248666                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 88172.333333                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total  6775.248666                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          179                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 4                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    44.750000                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          294                       # number of writebacks
system.cpu.icache.writebacks::total               294                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst           19                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           19                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst           19                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           19                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst           53                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total           53                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst           53                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total           53                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst      5014425                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      5014425                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst      5014425                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      5014425                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000000                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000000                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000000                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000000                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 94611.792453                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 94611.792453                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 94611.792453                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 94611.792453                       # average overall mshr miss latency
system.cpu.icache.replacements                    294                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst   2000204393                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst    248431075                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total      2248635468                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          865                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst           72                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           937                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst      6348408                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      6348408                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst   2000205258                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst    248431147                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total   2248636405                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000000                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000000                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000000                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 88172.333333                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total  6775.248666                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst           19                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           19                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst           53                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total           53                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst      5014425                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      5014425                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 94611.792453                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 94611.792453                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           623.943785                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs          2248636386                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               918                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          2449494.973856                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   597.317451                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst    26.626333                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.957240                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.042670                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999910                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          624                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          624                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses       87696820713                       # Number of tag accesses
system.cpu.icache.tags.data_accesses      87696820713                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data    718235994                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data    610058931                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total       1328294925                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data    718235994                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data    610058931                       # number of overall hits
system.cpu.dcache.overall_hits::total      1328294925                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data      7282369                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data     24088271                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total       31370640                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      7282369                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data     24088271                       # number of overall misses
system.cpu.dcache.overall_misses::total      31370640                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data 2271981792026                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 2271981792026                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data 2271981792026                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 2271981792026                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data    725518363                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data    634147202                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total   1359665565                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data    725518363                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data    634147202                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total   1359665565                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.010037                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.037985                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.023072                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.010037                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.037985                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.023072                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 94319.006625                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 72423.826611                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 94319.006625                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 72423.826611                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs       217505                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets         5180                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs              1248                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets              35                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs   174.282853                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          148                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks      5189013                       # number of writebacks
system.cpu.dcache.writebacks::total           5189013                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data     17299737                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total     17299737                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data     17299737                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total     17299737                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data      6788534                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      6788534                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data      6788534                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      6788534                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data 623471598159                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 623471598159                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data 623471598159                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 623471598159                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.010705                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.004993                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.010705                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.004993                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 91841.861315                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 91841.861315                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 91841.861315                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 91841.861315                       # average overall mshr miss latency
system.cpu.dcache.replacements               14070821                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data    411987411                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data    322576806                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       734564217                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data      6833275                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data     23954482                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total      30787757                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data 2260191531192                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 2260191531192                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data    418820686                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data    346531288                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    765351974                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.016316                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.069126                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.040227                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 94353.596592                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 73412.023201                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data     17206223                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total     17206223                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data      6748259                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      6748259                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data 621078301719                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 621078301719                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.019474                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.008817                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 92035.338555                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 92035.338555                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data    306248583                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus.data    287482125                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total      593730708                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       449094                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus.data       133789                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       582883                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data  11790260834                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  11790260834                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data    306697677                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data    287615914                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total    594313591                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.001464                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.000465                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.000981                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 88125.786380                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 20227.491339                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus.data        93514                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        93514                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data        40275                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        40275                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data   2393296440                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   2393296440                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.000140                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000068                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 59423.871881                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 59423.871881                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data     16027675                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::.switch_cpus.data     15426850                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total     31454525                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data           99                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::.switch_cpus.data          164                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total          263                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.switch_cpus.data     13954488                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total     13954488                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data     16027774                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::.switch_cpus.data     15427014                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total     31454788                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.000006                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::.switch_cpus.data     0.000011                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.000008                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus.data 85088.341463                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 53058.889734                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_hits::.switch_cpus.data           88                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total           88                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_misses::.switch_cpus.data           76                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total           76                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus.data      5390559                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total      5390559                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus.data     0.000005                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.000002                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus.data 70928.407895                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 70928.407895                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data     16027774                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::.switch_cpus.data     15426854                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total     31454628                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data     16027774                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::.switch_cpus.data     15426854                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total     31454628                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           255.999319                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs          1405275155                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs          14071077                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             99.869765                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle              1668                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   142.506684                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data   113.492635                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.556667                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.443331                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999997                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           77                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          121                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           10                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            6                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           42                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses       45536470469                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses      45536470469                       # Number of data accesses

---------- End Simulation Statistics   ----------
