<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.11"/>
<title>ControlMotor: CPU_Config module documentation</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
  $(window).load(resizeHeight);
</script>
<link href="pex.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">ControlMotor
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.11 -->
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="pages.html"><span>Related&#160;Pages</span></a></li>
      <li class="current"><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li><a href="files.html"><span>Files</span></a></li>
    </ul>
  </div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('group___c_p_u___config__module.html','');});
</script>
<div id="doc-content">
<div class="header">
  <div class="summary">
<a href="#nested-classes">Data Structures</a> &#124;
<a href="#define-members">Macros</a> &#124;
<a href="#typedef-members">Typedefs</a> &#124;
<a href="#var-members">Variables</a>  </div>
  <div class="headertitle">
<div class="title">CPU_Config module documentation</div>  </div>
</div><!--header-->
<div class="contents">
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="nested-classes"></a>
Data Structures</h2></td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_t_cpu_clock_configuration.html">TCpuClockConfiguration</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_c_p_u___t_clock_gen_regs.html">CPU_TClockGenRegs</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_c_p_u___t_clock_sys_regs.html">CPU_TClockSysRegs</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_c_p_u___t_clock_config_descriptor.html">CPU_TClockConfigDescriptor</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:ga8e901544755f3fcb73aea2a77045e6c4"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga8e901544755f3fcb73aea2a77045e6c4"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PEX_ENTRYPOINT_FUNCTION</b>&#160;&#160;&#160;__init_hardware</td></tr>
<tr class="separator:ga8e901544755f3fcb73aea2a77045e6c4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacd482a10716a72bef89a6d74c9b7df39"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gacd482a10716a72bef89a6d74c9b7df39"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PEX_ENTRYPOINT_FUNCTION_TYPE</b>&#160;&#160;&#160;void</td></tr>
<tr class="separator:gacd482a10716a72bef89a6d74c9b7df39"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga20a3a8a52940662decea23945081d5f5"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga20a3a8a52940662decea23945081d5f5"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PEX_ENTRYPOINT_FUNCTION_RETURN</b></td></tr>
<tr class="separator:ga20a3a8a52940662decea23945081d5f5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5810027797727f8d640da76f1fe9d6ec"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga5810027797727f8d640da76f1fe9d6ec"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CPU_SET_CLOCK_CONFIGURATION</b>&#160;&#160;&#160;0x00U</td></tr>
<tr class="separator:ga5810027797727f8d640da76f1fe9d6ec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf178d67eea13c0cb571d1c931fd0a1c3"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaf178d67eea13c0cb571d1c931fd0a1c3"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CPU_GET_CLOCK_CONFIGURATION</b>&#160;&#160;&#160;0x00U</td></tr>
<tr class="separator:gaf178d67eea13c0cb571d1c931fd0a1c3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaad94c951a7d8b11bce43d83d4a5e605c"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaad94c951a7d8b11bce43d83d4a5e605c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CPU_SET_OPERATION_MODE</b>&#160;&#160;&#160;0x00U</td></tr>
<tr class="separator:gaad94c951a7d8b11bce43d83d4a5e605c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaf336a9def5e6d5762d6b9e65ab7b76a"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaaf336a9def5e6d5762d6b9e65ab7b76a"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CPU_ENABLE_INT</b>&#160;&#160;&#160;0x00U</td></tr>
<tr class="separator:gaaf336a9def5e6d5762d6b9e65ab7b76a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1ff52c29167dbe65c260660b0f5b8db3"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga1ff52c29167dbe65c260660b0f5b8db3"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CPU_DISABLE_INT</b>&#160;&#160;&#160;0x00U</td></tr>
<tr class="separator:ga1ff52c29167dbe65c260660b0f5b8db3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabb697c970c320ed1d28dcce488d8bc11"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gabb697c970c320ed1d28dcce488d8bc11"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CPU_MCG_AUTO_TRIM</b>&#160;&#160;&#160;0x00U</td></tr>
<tr class="separator:gabb697c970c320ed1d28dcce488d8bc11"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga69d3cc4c0f84e5ade4ab76439744c8c6"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga69d3cc4c0f84e5ade4ab76439744c8c6"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CPU_VLP_MODE_ENABLE</b>&#160;&#160;&#160;0x00U</td></tr>
<tr class="separator:ga69d3cc4c0f84e5ade4ab76439744c8c6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacab232855573ffda96b3d8c7306e8b8c"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gacab232855573ffda96b3d8c7306e8b8c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CPU_VLP_MODE_DISABLE</b>&#160;&#160;&#160;0x00U</td></tr>
<tr class="separator:gacab232855573ffda96b3d8c7306e8b8c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabe83076dd8a87a50123b381e628372b0"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gabe83076dd8a87a50123b381e628372b0"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CPU_SYSTEM_RESET</b>&#160;&#160;&#160;0x00U</td></tr>
<tr class="separator:gabe83076dd8a87a50123b381e628372b0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5bf3022570d9bb7a0d666f2dd9db6a34"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga5bf3022570d9bb7a0d666f2dd9db6a34"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CPU_FAMILY_Kinetis</b>&#160;&#160;&#160;/* Specification of the core type of the selected processor */</td></tr>
<tr class="separator:ga5bf3022570d9bb7a0d666f2dd9db6a34"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2792070e0eb872f825d274bbd20c7548"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga2792070e0eb872f825d274bbd20c7548"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CPU_DERIVATIVE_MK64FN1M0LQ12</b>&#160;&#160;&#160;/* Name of the selected processor derivative */</td></tr>
<tr class="separator:ga2792070e0eb872f825d274bbd20c7548"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8f55bdaa1e9aa37b9fcc4a3c13728611"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga8f55bdaa1e9aa37b9fcc4a3c13728611"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CPU_PARTNUM_MK64FN1M0VLQ12</b>&#160;&#160;&#160;/* Part number of the selected processor */</td></tr>
<tr class="separator:ga8f55bdaa1e9aa37b9fcc4a3c13728611"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab62ca27d0a6a531f35842a6e3a94b454"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gab62ca27d0a6a531f35842a6e3a94b454"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CPU_LITTLE_ENDIAN</b>&#160;&#160;&#160;/* The selected processor uses little endian */</td></tr>
<tr class="separator:gab62ca27d0a6a531f35842a6e3a94b454"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga532954dc988486bfe48200c796380120"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga532954dc988486bfe48200c796380120"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CPU_BUS_CLK_HZ</b>&#160;&#160;&#160;20971520U /* Initial value of the bus clock frequency in Hz */</td></tr>
<tr class="separator:ga532954dc988486bfe48200c796380120"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9dee0abd722c849e54c662ab11a1d2cf"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga9dee0abd722c849e54c662ab11a1d2cf"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CPU_CORE_CLK_HZ</b>&#160;&#160;&#160;20971520U /* Initial value of the core/system clock frequency in Hz.  */</td></tr>
<tr class="separator:ga9dee0abd722c849e54c662ab11a1d2cf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga925e4835a9fdb52f03bd354d62d6ba0a"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga925e4835a9fdb52f03bd354d62d6ba0a"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CPU_INT_SLOW_CLK_HZ</b>&#160;&#160;&#160;32768U /* Value of the slow internal oscillator clock frequency in Hz  */</td></tr>
<tr class="separator:ga925e4835a9fdb52f03bd354d62d6ba0a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga741ad9275688de8051f4bebd98a682bc"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga741ad9275688de8051f4bebd98a682bc"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CPU_INT_FAST_CLK_HZ</b>&#160;&#160;&#160;4000000U /* Value of the fast internal oscillator clock frequency in Hz  */</td></tr>
<tr class="separator:ga741ad9275688de8051f4bebd98a682bc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga37d43e31f65dd620040aec363e95b5a8"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga37d43e31f65dd620040aec363e95b5a8"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CPU_CLOCK_CONFIG_NUMBER</b>&#160;&#160;&#160;0x01U /* Specifies number of defined clock configurations. */</td></tr>
<tr class="separator:ga37d43e31f65dd620040aec363e95b5a8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga39018ca5854bea36700d3b30f6c08195"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga39018ca5854bea36700d3b30f6c08195"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CPU_BUS_CLK_HZ_CLOCK_CONFIG0</b>&#160;&#160;&#160;20971520U /* Value of the bus clock frequency in the clock configuration 0 in Hz. */</td></tr>
<tr class="separator:ga39018ca5854bea36700d3b30f6c08195"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga64b9007ea0c78e588ed565373bcec805"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga64b9007ea0c78e588ed565373bcec805"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CPU_CORE_CLK_HZ_CLOCK_CONFIG0</b>&#160;&#160;&#160;20971520U /* Value of the core/system clock frequency in the clock configuration 0 in Hz. */</td></tr>
<tr class="separator:ga64b9007ea0c78e588ed565373bcec805"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4d7ade6a1c335a7e5233938aa9197157"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga4d7ade6a1c335a7e5233938aa9197157"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CPU_CLOCK_CONFIG_0</b>&#160;&#160;&#160;0x00U /* Clock configuration 0 identifier */</td></tr>
<tr class="separator:ga4d7ade6a1c335a7e5233938aa9197157"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6fe0b841d40421ee48af4a4e01e48ddf"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga6fe0b841d40421ee48af4a4e01e48ddf"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CPU_CORE_CLK_HZ_CONFIG_0</b>&#160;&#160;&#160;20971520UL /* Core clock frequency in clock configuration 0 */</td></tr>
<tr class="separator:ga6fe0b841d40421ee48af4a4e01e48ddf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf060a047649b9537eb77354ab7917a8b"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaf060a047649b9537eb77354ab7917a8b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CPU_BUS_CLK_HZ_CONFIG_0</b>&#160;&#160;&#160;20971520UL /* Bus clock frequency in clock configuration 0 */</td></tr>
<tr class="separator:gaf060a047649b9537eb77354ab7917a8b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga706c0d4dd14c93181b7a99badddc9a51"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga706c0d4dd14c93181b7a99badddc9a51"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CPU_FLEXBUS_CLK_HZ_CONFIG_0</b>&#160;&#160;&#160;10485760UL /* Flexbus clock frequency in clock configuration 0 */</td></tr>
<tr class="separator:ga706c0d4dd14c93181b7a99badddc9a51"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga09c9820f38d931a0400b832d2582c6f7"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga09c9820f38d931a0400b832d2582c6f7"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CPU_FLASH_CLK_HZ_CONFIG_0</b>&#160;&#160;&#160;10485760UL /* FLASH clock frequency in clock configuration 0 */</td></tr>
<tr class="separator:ga09c9820f38d931a0400b832d2582c6f7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7bf843fdf59af5fcaf48bea898884a3e"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga7bf843fdf59af5fcaf48bea898884a3e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CPU_USB_CLK_HZ_CONFIG_0</b>&#160;&#160;&#160;0UL /* USB clock frequency in clock configuration 0 */</td></tr>
<tr class="separator:ga7bf843fdf59af5fcaf48bea898884a3e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad2aaa2918b640ae3833fc84e8f983c3c"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gad2aaa2918b640ae3833fc84e8f983c3c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CPU_PLL_FLL_CLK_HZ_CONFIG_0</b>&#160;&#160;&#160;20971520UL /* PLL/FLL clock frequency in clock configuration 0 */</td></tr>
<tr class="separator:gad2aaa2918b640ae3833fc84e8f983c3c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga860e7441eac7d5e35385bcd62b019d9d"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga860e7441eac7d5e35385bcd62b019d9d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CPU_MCGIR_CLK_HZ_CONFIG_0</b>&#160;&#160;&#160;32768UL /* MCG internal reference clock frequency in clock configuration 0 */</td></tr>
<tr class="separator:ga860e7441eac7d5e35385bcd62b019d9d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2960ebfe6475f475999ea8f1d5448483"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga2960ebfe6475f475999ea8f1d5448483"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CPU_OSCER_CLK_HZ_CONFIG_0</b>&#160;&#160;&#160;0UL /* System OSC external reference clock frequency in clock configuration 0 */</td></tr>
<tr class="separator:ga2960ebfe6475f475999ea8f1d5448483"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga092702a75fd1041eb311850abb022240"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga092702a75fd1041eb311850abb022240"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CPU_ERCLK32K_CLK_HZ_CONFIG_0</b>&#160;&#160;&#160;1000UL /* External reference clock 32k frequency in clock configuration 0 */</td></tr>
<tr class="separator:ga092702a75fd1041eb311850abb022240"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafd8ec2ac4ea47574f95d0e5a6f80807e"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gafd8ec2ac4ea47574f95d0e5a6f80807e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CPU_MCGFF_CLK_HZ_CONFIG_0</b>&#160;&#160;&#160;32768UL /* MCG fixed frequency clock */</td></tr>
<tr class="separator:gafd8ec2ac4ea47574f95d0e5a6f80807e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga73c89eb4c38748965ce261aefe20ff40"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga73c89eb4c38748965ce261aefe20ff40"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CPU_CLOCK_SLOW_MASK</b>&#160;&#160;&#160;0x10U     /* Mode uses slow internal reference clock */</td></tr>
<tr class="separator:ga73c89eb4c38748965ce261aefe20ff40"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga19352094544c5c927b80a6922a09bfe8"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga19352094544c5c927b80a6922a09bfe8"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CPU_CLOCK_FAST_MASK</b>&#160;&#160;&#160;0x20U     /* Mode uses fast internal reference clock */</td></tr>
<tr class="separator:ga19352094544c5c927b80a6922a09bfe8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaea614d51f93bbbf4e9b841ec5ac08a94"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaea614d51f93bbbf4e9b841ec5ac08a94"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CPU_CLOCK_EXTERNAL_CLOCK_MASK</b>&#160;&#160;&#160;0x40U     /* Mode uses external reference clock from external clock input */</td></tr>
<tr class="separator:gaea614d51f93bbbf4e9b841ec5ac08a94"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga75a71480ebfa4d135730c096ad9094f8"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga75a71480ebfa4d135730c096ad9094f8"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CPU_CLOCK_EXTERNAL_CRYSTAL_MASK</b>&#160;&#160;&#160;0x80U     /* Mode uses external reference clock from crystal/resonator reference connection */</td></tr>
<tr class="separator:ga75a71480ebfa4d135730c096ad9094f8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga82532a9c7aa992ee9af088093ce08a13"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga82532a9c7aa992ee9af088093ce08a13"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CPU_CLOCK_RTC_OSC_MASK</b>&#160;&#160;&#160;0x0100U   /* Mode uses RTC oscillator clock */</td></tr>
<tr class="separator:ga82532a9c7aa992ee9af088093ce08a13"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga868ba7d131389fdf1bd06a20a97f99d6"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga868ba7d131389fdf1bd06a20a97f99d6"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CPU_CLOCK_PLL_MASK</b>&#160;&#160;&#160;0x0200U   /* PLL module is enabled in other than PEE and PBE mode */</td></tr>
<tr class="separator:ga868ba7d131389fdf1bd06a20a97f99d6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9080b2769aa853e62ccd6cb9403665bf"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga9080b2769aa853e62ccd6cb9403665bf"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CPU_CLOCK_IRC48M_MASK</b>&#160;&#160;&#160;0x0400U   /* Mode uses internal reference clock 48MHz */</td></tr>
<tr class="separator:ga9080b2769aa853e62ccd6cb9403665bf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa1c54a34a3a0633690b64f60cadb7549"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaa1c54a34a3a0633690b64f60cadb7549"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CPU_MCG_MODE_FEI</b>&#160;&#160;&#160;0x00U     /* FEI mode ID */</td></tr>
<tr class="separator:gaa1c54a34a3a0633690b64f60cadb7549"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga59f26013c4e3a47b6f36fafbe0600be1"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga59f26013c4e3a47b6f36fafbe0600be1"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CPU_MCG_MODE_FBI</b>&#160;&#160;&#160;0x01U     /* FBI mode ID */</td></tr>
<tr class="separator:ga59f26013c4e3a47b6f36fafbe0600be1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab135ea0336f6f3a4ad3c92b55c18225e"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gab135ea0336f6f3a4ad3c92b55c18225e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CPU_MCG_MODE_BLPI</b>&#160;&#160;&#160;0x02U     /* BLPI mode ID */</td></tr>
<tr class="separator:gab135ea0336f6f3a4ad3c92b55c18225e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga642cd68e79b7e750315f1d6e5bb34348"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga642cd68e79b7e750315f1d6e5bb34348"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CPU_MCG_MODE_FEE</b>&#160;&#160;&#160;0x03U     /* FEE mode ID */</td></tr>
<tr class="separator:ga642cd68e79b7e750315f1d6e5bb34348"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4991845ddf66edec794226792f11a42d"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga4991845ddf66edec794226792f11a42d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CPU_MCG_MODE_FBE</b>&#160;&#160;&#160;0x04U     /* FBE mode ID */</td></tr>
<tr class="separator:ga4991845ddf66edec794226792f11a42d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6f9bf3500498a480cec52cb52a3fabe1"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga6f9bf3500498a480cec52cb52a3fabe1"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CPU_MCG_MODE_BLPE</b>&#160;&#160;&#160;0x05U     /* BLPE mode ID */</td></tr>
<tr class="separator:ga6f9bf3500498a480cec52cb52a3fabe1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9ac51baf003f6eecf6c5a6309922a33c"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga9ac51baf003f6eecf6c5a6309922a33c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CPU_MCG_MODE_PBE</b>&#160;&#160;&#160;0x06U     /* PBE mode ID */</td></tr>
<tr class="separator:ga9ac51baf003f6eecf6c5a6309922a33c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaae96c17ee5fde25aa26cebfff0f8b055"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaae96c17ee5fde25aa26cebfff0f8b055"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CPU_MCG_MODE_PEE</b>&#160;&#160;&#160;0x07U     /* PEE mode ID */</td></tr>
<tr class="separator:gaae96c17ee5fde25aa26cebfff0f8b055"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga72e3a814e09412ada1a89c322086fb75"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga72e3a814e09412ada1a89c322086fb75"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CPU_MCG_MODES</b>&#160;&#160;&#160;0x08U     /* Number of available MCG modes */</td></tr>
<tr class="separator:ga72e3a814e09412ada1a89c322086fb75"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad9575d3cdabd764bf84fe505fc633dd3"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gad9575d3cdabd764bf84fe505fc633dd3"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CPU_MCG_MODE_INDEX_MASK</b>&#160;&#160;&#160;0x0FU     /* Mask of bits where MCG mode ID is encoded */</td></tr>
<tr class="separator:gad9575d3cdabd764bf84fe505fc633dd3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga26b49e174d8cdb2559786ca493be301a"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga26b49e174d8cdb2559786ca493be301a"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CPU_CLOCK_VLP_ENABLE_MASK</b>&#160;&#160;&#160;0x01U     /* Very low power mode enabled */</td></tr>
<tr class="separator:ga26b49e174d8cdb2559786ca493be301a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga11e646d5670697333e9cc490e665173c"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga11e646d5670697333e9cc490e665173c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CPU_CLOCK_VLP_AUTO_ENABLE_MASK</b>&#160;&#160;&#160;0x02U     /* Very low power mode entered automatically from SetClockConfiguration method */</td></tr>
<tr class="separator:ga11e646d5670697333e9cc490e665173c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9ed1d94ec78831922f508ae8aae918a1"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga9ed1d94ec78831922f508ae8aae918a1"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CPU_CLOCK_VLP_WAKEUP_MASK</b>&#160;&#160;&#160;0x04U     /* Very low power mode exited after any interrupt */</td></tr>
<tr class="separator:ga9ed1d94ec78831922f508ae8aae918a1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga78e7582637ba844b40035839ca341e8b"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga78e7582637ba844b40035839ca341e8b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CPU_MCG_MODE_CONFIG_0</b>&#160;&#160;&#160;(CPU_MCG_MODE_FEI | CPU_CLOCK_SLOW_MASK) /* Clock generator mode */</td></tr>
<tr class="separator:ga78e7582637ba844b40035839ca341e8b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacaa8315c49950c18899f30af1d4a5074"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gacaa8315c49950c18899f30af1d4a5074"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CPU_CLOCK_PMODE_CONFIG_0</b>&#160;&#160;&#160;0U /* RUN power mode */</td></tr>
<tr class="separator:gacaa8315c49950c18899f30af1d4a5074"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae4463a8e0dc471348c280957ebca2d9d"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gae4463a8e0dc471348c280957ebca2d9d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CPU_MCG_C1_CONFIG_0</b>&#160;&#160;&#160;0x06U /* MCG_C1 */</td></tr>
<tr class="separator:gae4463a8e0dc471348c280957ebca2d9d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacb3dfde4c8fb508d484121f8b136c90c"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gacb3dfde4c8fb508d484121f8b136c90c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CPU_MCG_C2_CONFIG_0</b>&#160;&#160;&#160;0x00U /* MCG_C2 */</td></tr>
<tr class="separator:gacb3dfde4c8fb508d484121f8b136c90c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga59edb0de8ef684449a107baa09fedf58"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga59edb0de8ef684449a107baa09fedf58"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CPU_MCG_C4_CONFIG_0</b>&#160;&#160;&#160;0x00U /* MCG_C4 */</td></tr>
<tr class="separator:ga59edb0de8ef684449a107baa09fedf58"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8a428c4cc6b184881cb5cc2ad30a107c"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga8a428c4cc6b184881cb5cc2ad30a107c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CPU_MCG_C5_CONFIG_0</b>&#160;&#160;&#160;0x00U /* MCG_C5 */</td></tr>
<tr class="separator:ga8a428c4cc6b184881cb5cc2ad30a107c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae73de55033621d3e4d69431ecbc3b648"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gae73de55033621d3e4d69431ecbc3b648"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CPU_MCG_C6_CONFIG_0</b>&#160;&#160;&#160;0x00U /* MCG_C6 */</td></tr>
<tr class="separator:gae73de55033621d3e4d69431ecbc3b648"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5014f663836b8b4dcaa46c53d507de91"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga5014f663836b8b4dcaa46c53d507de91"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CPU_MCG_SC_CONFIG_0</b>&#160;&#160;&#160;0x00U /* MCG_SC */</td></tr>
<tr class="separator:ga5014f663836b8b4dcaa46c53d507de91"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0aca53a3492dcacda35c0e9b54d3019a"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga0aca53a3492dcacda35c0e9b54d3019a"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CPU_OSC_CR_CONFIG_0</b>&#160;&#160;&#160;0x80U /* OSC_CR */</td></tr>
<tr class="separator:ga0aca53a3492dcacda35c0e9b54d3019a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacd8a41cef8e442cdb5cd0e65c7b3dd0d"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gacd8a41cef8e442cdb5cd0e65c7b3dd0d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CPU_SIM_SOPT1_CONFIG_0</b>&#160;&#160;&#160;0x000C0000UL /* SIM_SOPT1 */</td></tr>
<tr class="separator:gacd8a41cef8e442cdb5cd0e65c7b3dd0d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5a7d949293fd3c63ec5cf77f6cda8d6e"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga5a7d949293fd3c63ec5cf77f6cda8d6e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CPU_SIM_SOPT2_CONFIG_0</b>&#160;&#160;&#160;0x00UL /* SIM_SOPT2 */</td></tr>
<tr class="separator:ga5a7d949293fd3c63ec5cf77f6cda8d6e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab35172f2601c09ecf7475e93b5b128d7"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gab35172f2601c09ecf7475e93b5b128d7"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CPU_SIM_CLKDIV1_CONFIG_0</b>&#160;&#160;&#160;0x00110000UL /* SIM_CLKDIV1 */</td></tr>
<tr class="separator:gab35172f2601c09ecf7475e93b5b128d7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga587649f4ea0ebff77b1c35ea281db3b0"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga587649f4ea0ebff77b1c35ea281db3b0"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CPU_DEFAULT_FEI_MCG_C1</b>&#160;&#160;&#160;0x04U     /* MCG_C1 value in FEI default state */</td></tr>
<tr class="separator:ga587649f4ea0ebff77b1c35ea281db3b0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9f864515403a9a3d6d3774fec08df630"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga9f864515403a9a3d6d3774fec08df630"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CPU_DEFAULT_FEI_MCG_C2</b>&#160;&#160;&#160;0x80U     /* MCG_C2 value in FEI default state */</td></tr>
<tr class="separator:ga9f864515403a9a3d6d3774fec08df630"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6abfcdc29e7824555ebdb41f76f8ad5c"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga6abfcdc29e7824555ebdb41f76f8ad5c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CPU_DEFAULT_FEI_MCG_C4</b>&#160;&#160;&#160;0x00U     /* MCG_C4 value in FEI default state */</td></tr>
<tr class="separator:ga6abfcdc29e7824555ebdb41f76f8ad5c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga14dd42e45f917f8f23feac6322ee6747"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga14dd42e45f917f8f23feac6322ee6747"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CPU_DEFAULT_FEI_MCG_C5</b>&#160;&#160;&#160;0x00U     /* MCG_C5 value in FEI default state */</td></tr>
<tr class="separator:ga14dd42e45f917f8f23feac6322ee6747"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0b50361c40c593e383a225a572827bb7"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga0b50361c40c593e383a225a572827bb7"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CPU_DEFAULT_FEI_MCG_C6</b>&#160;&#160;&#160;0x00U     /* MCG_C6 value in FEI default state */</td></tr>
<tr class="separator:ga0b50361c40c593e383a225a572827bb7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4bd03eea984190a172d288efd0845b83"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga4bd03eea984190a172d288efd0845b83"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CPU_DEFAULT_FEI_MCG_SC</b>&#160;&#160;&#160;0x02U     /* MCG_SC value in FEI default state */</td></tr>
<tr class="separator:ga4bd03eea984190a172d288efd0845b83"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga02b3e7f32e8d99ef1f99ecb7ac6849a8"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga02b3e7f32e8d99ef1f99ecb7ac6849a8"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CPU_DEFAULT_FEI_OSC_CR</b>&#160;&#160;&#160;0x00U     /* OSC_CR value in FEI default state */</td></tr>
<tr class="separator:ga02b3e7f32e8d99ef1f99ecb7ac6849a8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0861cc314726c10bfe8b8dd6d6685a91"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga0861cc314726c10bfe8b8dd6d6685a91"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CPU_DEFAULT_FBI_MCG_C1</b>&#160;&#160;&#160;0x44U     /* MCG_C1 value in FBI default state */</td></tr>
<tr class="separator:ga0861cc314726c10bfe8b8dd6d6685a91"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga29a34f0e28c74ce8d3261d6dbafdd3a6"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga29a34f0e28c74ce8d3261d6dbafdd3a6"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CPU_DEFAULT_FBI_MCG_C2</b>&#160;&#160;&#160;0x80U     /* MCG_C2 value in FBI default state */</td></tr>
<tr class="separator:ga29a34f0e28c74ce8d3261d6dbafdd3a6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga38b848fb5e30a1da9818856dd5e5f75e"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga38b848fb5e30a1da9818856dd5e5f75e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CPU_DEFAULT_FBI_MCG_C4</b>&#160;&#160;&#160;0x00U     /* MCG_C4 value in FBI default state */</td></tr>
<tr class="separator:ga38b848fb5e30a1da9818856dd5e5f75e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaae4b0db8b80c2f32d50eab7d3b86f5df"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaae4b0db8b80c2f32d50eab7d3b86f5df"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CPU_DEFAULT_FBI_MCG_C5</b>&#160;&#160;&#160;0x00U     /* MCG_C5 value in FBI default state */</td></tr>
<tr class="separator:gaae4b0db8b80c2f32d50eab7d3b86f5df"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4c8d65a134cad74a1f1aed9ca36b7c57"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga4c8d65a134cad74a1f1aed9ca36b7c57"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CPU_DEFAULT_FBI_MCG_C6</b>&#160;&#160;&#160;0x00U     /* MCG_C6 value in FBI default state */</td></tr>
<tr class="separator:ga4c8d65a134cad74a1f1aed9ca36b7c57"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9f2bbf04cd1f43bbb7cdd2ca3bbea738"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga9f2bbf04cd1f43bbb7cdd2ca3bbea738"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CPU_DEFAULT_FBI_MCG_SC</b>&#160;&#160;&#160;0x02U     /* MCG_SC value in FBI default state */</td></tr>
<tr class="separator:ga9f2bbf04cd1f43bbb7cdd2ca3bbea738"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga13b1545866474e30f6d8952a169d02bb"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga13b1545866474e30f6d8952a169d02bb"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CPU_DEFAULT_FBI_OSC_CR</b>&#160;&#160;&#160;0x00U     /* OSC_CR value in FBI default state */</td></tr>
<tr class="separator:ga13b1545866474e30f6d8952a169d02bb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga76656e58a85a15581fb470114b5bd8f1"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga76656e58a85a15581fb470114b5bd8f1"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CPU_DEFAULT_BLPI_MCG_C1</b>&#160;&#160;&#160;0x44U     /* MCG_C1 value in BLPI default state */</td></tr>
<tr class="separator:ga76656e58a85a15581fb470114b5bd8f1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga82ccf741ab9415525ab8488ed818945e"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga82ccf741ab9415525ab8488ed818945e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CPU_DEFAULT_BLPI_MCG_C2</b>&#160;&#160;&#160;0x82U     /* MCG_C2 value in BLPI default state */</td></tr>
<tr class="separator:ga82ccf741ab9415525ab8488ed818945e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7445465a5a7368c154a589c5d6e0f580"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga7445465a5a7368c154a589c5d6e0f580"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CPU_DEFAULT_BLPI_MCG_C4</b>&#160;&#160;&#160;0x00U     /* MCG_C4 value in BLPI default state */</td></tr>
<tr class="separator:ga7445465a5a7368c154a589c5d6e0f580"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga82275c9d74a7d38023127119582bf261"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga82275c9d74a7d38023127119582bf261"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CPU_DEFAULT_BLPI_MCG_C5</b>&#160;&#160;&#160;0x00U     /* MCG_C5 value in BLPI default state */</td></tr>
<tr class="separator:ga82275c9d74a7d38023127119582bf261"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0b36c9f1c3a9510d14a0a254ddd79fbc"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga0b36c9f1c3a9510d14a0a254ddd79fbc"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CPU_DEFAULT_BLPI_MCG_C6</b>&#160;&#160;&#160;0x00U     /* MCG_C6 value in BLPI default state */</td></tr>
<tr class="separator:ga0b36c9f1c3a9510d14a0a254ddd79fbc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabe248bc00afc874d2134655d91d2d0c4"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gabe248bc00afc874d2134655d91d2d0c4"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CPU_DEFAULT_BLPI_MCG_SC</b>&#160;&#160;&#160;0x02U     /* MCG_SC value in BLPI default state */</td></tr>
<tr class="separator:gabe248bc00afc874d2134655d91d2d0c4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8ab2b3a92ce251203b756669f7568e71"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga8ab2b3a92ce251203b756669f7568e71"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CPU_DEFAULT_BLPI_OSC_CR</b>&#160;&#160;&#160;0x00U     /* OSC_CR value in BLPI default state */</td></tr>
<tr class="separator:ga8ab2b3a92ce251203b756669f7568e71"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga976c7505fe1cfe2faf76f513bb6f19e1"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga976c7505fe1cfe2faf76f513bb6f19e1"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CPU_DEFAULT_FEE_MCG_C1</b>&#160;&#160;&#160;0x00U     /* MCG_C1 value in FEE default state */</td></tr>
<tr class="separator:ga976c7505fe1cfe2faf76f513bb6f19e1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6916584d6a3c94d28a86d94a35ceb462"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga6916584d6a3c94d28a86d94a35ceb462"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CPU_DEFAULT_FEE_MCG_C2</b>&#160;&#160;&#160;0x84U     /* MCG_C2 value in FEE default state */</td></tr>
<tr class="separator:ga6916584d6a3c94d28a86d94a35ceb462"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga262bdd25adc65dc1631824b715eb5c38"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga262bdd25adc65dc1631824b715eb5c38"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CPU_DEFAULT_FEE_MCG_C4</b>&#160;&#160;&#160;0x00U     /* MCG_C4 value in FEE default state */</td></tr>
<tr class="separator:ga262bdd25adc65dc1631824b715eb5c38"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab2aec123a6b79575ebfc18718fcb4026"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gab2aec123a6b79575ebfc18718fcb4026"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CPU_DEFAULT_FEE_MCG_C5</b>&#160;&#160;&#160;0x00U     /* MCG_C5 value in FEE default state */</td></tr>
<tr class="separator:gab2aec123a6b79575ebfc18718fcb4026"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9ba2dcfe18276b71173ca90a0f0c054c"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga9ba2dcfe18276b71173ca90a0f0c054c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CPU_DEFAULT_FEE_MCG_C6</b>&#160;&#160;&#160;0x00U     /* MCG_C6 value in FEE default state */</td></tr>
<tr class="separator:ga9ba2dcfe18276b71173ca90a0f0c054c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga000adc876d92b9b62383586464de1c74"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga000adc876d92b9b62383586464de1c74"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CPU_DEFAULT_FEE_MCG_SC</b>&#160;&#160;&#160;0x02U     /* MCG_SC value in FEE default state */</td></tr>
<tr class="separator:ga000adc876d92b9b62383586464de1c74"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5bcde41682d94cba022b1375e8f92df8"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga5bcde41682d94cba022b1375e8f92df8"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CPU_DEFAULT_FEE_OSC_CR</b>&#160;&#160;&#160;0x00U     /* OSC_CR value in FEE default state */</td></tr>
<tr class="separator:ga5bcde41682d94cba022b1375e8f92df8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga03d7d75cdb865db60bd3b03d97d7044a"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga03d7d75cdb865db60bd3b03d97d7044a"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CPU_DEFAULT_FBE_MCG_C1</b>&#160;&#160;&#160;0x80U     /* MCG_C1 value in FBE default state */</td></tr>
<tr class="separator:ga03d7d75cdb865db60bd3b03d97d7044a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab624039d938416d30e20662c658229a2"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gab624039d938416d30e20662c658229a2"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CPU_DEFAULT_FBE_MCG_C2</b>&#160;&#160;&#160;0x84U     /* MCG_C2 value in FBE default state */</td></tr>
<tr class="separator:gab624039d938416d30e20662c658229a2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga35333d147eda6ec032584193cc4a3d7a"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga35333d147eda6ec032584193cc4a3d7a"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CPU_DEFAULT_FBE_MCG_C4</b>&#160;&#160;&#160;0x00U     /* MCG_C4 value in FBE default state */</td></tr>
<tr class="separator:ga35333d147eda6ec032584193cc4a3d7a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf7287b4a771483798065109b9a33e0db"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaf7287b4a771483798065109b9a33e0db"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CPU_DEFAULT_FBE_MCG_C5</b>&#160;&#160;&#160;0x00U     /* MCG_C5 value in FBE default state */</td></tr>
<tr class="separator:gaf7287b4a771483798065109b9a33e0db"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab392e6abd7fae6ebb9893785db27f8a0"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gab392e6abd7fae6ebb9893785db27f8a0"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CPU_DEFAULT_FBE_MCG_C6</b>&#160;&#160;&#160;0x00U     /* MCG_C6 value in FBE default state */</td></tr>
<tr class="separator:gab392e6abd7fae6ebb9893785db27f8a0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa444f6e47a332995d64c97188e52b07b"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaa444f6e47a332995d64c97188e52b07b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CPU_DEFAULT_FBE_MCG_SC</b>&#160;&#160;&#160;0x02U     /* MCG_SC value in FBE default state */</td></tr>
<tr class="separator:gaa444f6e47a332995d64c97188e52b07b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7d54d023da7033c2d78ac1d5c8ebadf9"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga7d54d023da7033c2d78ac1d5c8ebadf9"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CPU_DEFAULT_FBE_OSC_CR</b>&#160;&#160;&#160;0x00U     /* OSC_CR value in FBE default state */</td></tr>
<tr class="separator:ga7d54d023da7033c2d78ac1d5c8ebadf9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga09f6add14a55c859ecc35da94eafed66"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga09f6add14a55c859ecc35da94eafed66"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CPU_DEFAULT_BLPE_MCG_C1</b>&#160;&#160;&#160;0x40U     /* MCG_C1 value in BLPE default state */</td></tr>
<tr class="separator:ga09f6add14a55c859ecc35da94eafed66"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga21becd33faf0e1132c02281272b40dfe"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga21becd33faf0e1132c02281272b40dfe"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CPU_DEFAULT_BLPE_MCG_C2</b>&#160;&#160;&#160;0x86U     /* MCG_C2 value in BLPE default state */</td></tr>
<tr class="separator:ga21becd33faf0e1132c02281272b40dfe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2be41c6fd1815cf784af66b6a470d38d"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga2be41c6fd1815cf784af66b6a470d38d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CPU_DEFAULT_BLPE_MCG_C4</b>&#160;&#160;&#160;0x00U     /* MCG_C4 value in BLPE default state */</td></tr>
<tr class="separator:ga2be41c6fd1815cf784af66b6a470d38d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacd053664d2ad62ff4a5c4ab55c8fb8fa"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gacd053664d2ad62ff4a5c4ab55c8fb8fa"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CPU_DEFAULT_BLPE_MCG_C5</b>&#160;&#160;&#160;0x00U     /* MCG_C5 value in BLPE default state */</td></tr>
<tr class="separator:gacd053664d2ad62ff4a5c4ab55c8fb8fa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa014e046487b6c4caa23ac001efdf1d1"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaa014e046487b6c4caa23ac001efdf1d1"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CPU_DEFAULT_BLPE_MCG_C6</b>&#160;&#160;&#160;0x00U     /* MCG_C6 value in BLPE default state */</td></tr>
<tr class="separator:gaa014e046487b6c4caa23ac001efdf1d1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga053960355ed737b8e324b4e9e95482bc"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga053960355ed737b8e324b4e9e95482bc"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CPU_DEFAULT_BLPE_MCG_SC</b>&#160;&#160;&#160;0x02U     /* MCG_SC value in BLPE default state */</td></tr>
<tr class="separator:ga053960355ed737b8e324b4e9e95482bc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga28e19a519db0a033322b83ffea7f346b"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga28e19a519db0a033322b83ffea7f346b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CPU_DEFAULT_BLPE_OSC_CR</b>&#160;&#160;&#160;0x00U     /* OSC_CR value in BLPE default state */</td></tr>
<tr class="separator:ga28e19a519db0a033322b83ffea7f346b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8a7d45bff9260a53b842618bda963fb2"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga8a7d45bff9260a53b842618bda963fb2"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CPU_DEFAULT_PEE_MCG_C1</b>&#160;&#160;&#160;0x00U     /* MCG_C1 value in PEE default state */</td></tr>
<tr class="separator:ga8a7d45bff9260a53b842618bda963fb2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaac2a1f703301b8a4f424d96733d5733"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaaac2a1f703301b8a4f424d96733d5733"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CPU_DEFAULT_PEE_MCG_C2</b>&#160;&#160;&#160;0x84U     /* MCG_C2 value in PEE default state */</td></tr>
<tr class="separator:gaaac2a1f703301b8a4f424d96733d5733"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4d82c2f5e224e1180ee406fc78c84ab6"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga4d82c2f5e224e1180ee406fc78c84ab6"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CPU_DEFAULT_PEE_MCG_C4</b>&#160;&#160;&#160;0x00U     /* MCG_C4 value in PEE default state */</td></tr>
<tr class="separator:ga4d82c2f5e224e1180ee406fc78c84ab6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0ce870fc3ca55e1b0fd770575d50e354"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga0ce870fc3ca55e1b0fd770575d50e354"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CPU_DEFAULT_PEE_MCG_C5</b>&#160;&#160;&#160;0x00U     /* MCG_C5 value in PEE default state */</td></tr>
<tr class="separator:ga0ce870fc3ca55e1b0fd770575d50e354"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga045e3ea3ef0eb2d05eee0d21eff585f8"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga045e3ea3ef0eb2d05eee0d21eff585f8"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CPU_DEFAULT_PEE_MCG_C6</b>&#160;&#160;&#160;0x40U     /* MCG_C6 value in PEE default state */</td></tr>
<tr class="separator:ga045e3ea3ef0eb2d05eee0d21eff585f8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa3572d1fcb3d287ae6cd3d637b3c5d52"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaa3572d1fcb3d287ae6cd3d637b3c5d52"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CPU_DEFAULT_PEE_MCG_SC</b>&#160;&#160;&#160;0x02U     /* MCG_SC value in PEE default state */</td></tr>
<tr class="separator:gaa3572d1fcb3d287ae6cd3d637b3c5d52"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab4139225e48048e2820068c68224d1c7"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gab4139225e48048e2820068c68224d1c7"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CPU_DEFAULT_PEE_OSC_CR</b>&#160;&#160;&#160;0x00U     /* OSC_CR value in PEE default state */</td></tr>
<tr class="separator:gab4139225e48048e2820068c68224d1c7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2663465bc3182a2c661e00823f24c04d"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga2663465bc3182a2c661e00823f24c04d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CPU_DEFAULT_PBE_MCG_C1</b>&#160;&#160;&#160;0x80U     /* MCG_C1 value in PBE default state */</td></tr>
<tr class="separator:ga2663465bc3182a2c661e00823f24c04d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5fb0054f5508f0f59f2bce420d6790e6"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga5fb0054f5508f0f59f2bce420d6790e6"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CPU_DEFAULT_PBE_MCG_C2</b>&#160;&#160;&#160;0x84U     /* MCG_C2 value in PBE default state */</td></tr>
<tr class="separator:ga5fb0054f5508f0f59f2bce420d6790e6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga54e2abc5ed9886175b5712b224c4502a"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga54e2abc5ed9886175b5712b224c4502a"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CPU_DEFAULT_PBE_MCG_C4</b>&#160;&#160;&#160;0x00U     /* MCG_C4 value in PBE default state */</td></tr>
<tr class="separator:ga54e2abc5ed9886175b5712b224c4502a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5a3e4d769912d219767354e72b8075d1"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga5a3e4d769912d219767354e72b8075d1"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CPU_DEFAULT_PBE_MCG_C5</b>&#160;&#160;&#160;0x00U     /* MCG_C5 value in PBE default state */</td></tr>
<tr class="separator:ga5a3e4d769912d219767354e72b8075d1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae146c8a6847163cf6bda5771c627f4ae"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gae146c8a6847163cf6bda5771c627f4ae"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CPU_DEFAULT_PBE_MCG_C6</b>&#160;&#160;&#160;0x40U     /* MCG_C6 value in PBE default state */</td></tr>
<tr class="separator:gae146c8a6847163cf6bda5771c627f4ae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga84346210f916f17218d2981a3e7bfa79"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga84346210f916f17218d2981a3e7bfa79"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CPU_DEFAULT_PBE_MCG_SC</b>&#160;&#160;&#160;0x02U     /* MCG_SC value in PBE default state */</td></tr>
<tr class="separator:ga84346210f916f17218d2981a3e7bfa79"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7755fc574a68d218a2486004733d5573"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga7755fc574a68d218a2486004733d5573"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CPU_DEFAULT_PBE_OSC_CR</b>&#160;&#160;&#160;0x00U     /* OSC_CR value in PBE default state */</td></tr>
<tr class="separator:ga7755fc574a68d218a2486004733d5573"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga88018645e4d9a3b5b7c6250ea1c04cb3"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga88018645e4d9a3b5b7c6250ea1c04cb3"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CPU_LOW_POWER_WAIT_SLEEP_ON_EXIT</b>&#160;&#160;&#160;0x00U     /* ARM sleep-on-exit is disabled in WAIT operation mode (when the lowest priority ISR is exited then processor state unstacking is done before system goes back to low-power mode) */</td></tr>
<tr class="separator:ga88018645e4d9a3b5b7c6250ea1c04cb3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaff3b98438606a9fc891f7f3c997c9f0c"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaff3b98438606a9fc891f7f3c997c9f0c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CPU_LOW_POWER_SLEEP_SLEEP_ON_EXIT</b>&#160;&#160;&#160;0x00U     /* ARM sleep-on-exit is disabled in STOP operation mode (when the lowest priority ISR is exited unstacking is done before system goes back to low-power mode) */</td></tr>
<tr class="separator:gaff3b98438606a9fc891f7f3c997c9f0c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0986c2a288974bf66875fd64f50d09cd"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga0986c2a288974bf66875fd64f50d09cd"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CPU_LOW_POWER_STOP_VLLS0</b>&#160;&#160;&#160;0x01U     /* Very-Low-Leakage Stop 0 */</td></tr>
<tr class="separator:ga0986c2a288974bf66875fd64f50d09cd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4d263214bdc1c558379e508dafe40409"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga4d263214bdc1c558379e508dafe40409"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CPU_LOW_POWER_STOP_VLLS1</b>&#160;&#160;&#160;0x02U     /* Very-Low-Leakage Stop 1 */</td></tr>
<tr class="separator:ga4d263214bdc1c558379e508dafe40409"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaef63c101290b27c091db84ad920a6512"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaef63c101290b27c091db84ad920a6512"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CPU_LOW_POWER_STOP_VLLS3</b>&#160;&#160;&#160;0x03U     /* Very-Low-Leakage Stop 3 */</td></tr>
<tr class="separator:gaef63c101290b27c091db84ad920a6512"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6b0f8a6f777077cbebe6e6d17b37dc97"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga6b0f8a6f777077cbebe6e6d17b37dc97"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CPU_LOW_POWER_STOP_VLLS2</b>&#160;&#160;&#160;0x04U     /* Very-Low-Leakage Stop 2 */</td></tr>
<tr class="separator:ga6b0f8a6f777077cbebe6e6d17b37dc97"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf349a39a8fe0192778a5739efd2bd1f8"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaf349a39a8fe0192778a5739efd2bd1f8"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CPU_LOW_POWER_STOP_LLS</b>&#160;&#160;&#160;0x05U     /* Low-Leakage Stop */</td></tr>
<tr class="separator:gaf349a39a8fe0192778a5739efd2bd1f8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5cfea4bca610541f33310e1837a7fe26"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga5cfea4bca610541f33310e1837a7fe26"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CPU_AFTER_RESET_VALUES</b>&#160;&#160;&#160;0x00U     /* After reset values optimization is disabled */</td></tr>
<tr class="separator:ga5cfea4bca610541f33310e1837a7fe26"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga230d8d41c5d365878a93129b8595c199"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga230d8d41c5d365878a93129b8595c199"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STARTUP_WDOG</b>&#160;&#160;&#160;0x01U     /* Watchdog disabled */</td></tr>
<tr class="separator:ga230d8d41c5d365878a93129b8595c199"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga607477ca43e4216bd68a73e198cca5d9"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga607477ca43e4216bd68a73e198cca5d9"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STARTUP_WDOG_KEY_1</b>&#160;&#160;&#160;0xC520U   /* Watchdog unlock key 1 */</td></tr>
<tr class="separator:ga607477ca43e4216bd68a73e198cca5d9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga98be254617b09425be513de2556c5146"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga98be254617b09425be513de2556c5146"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STARTUP_WDOG_KEY_2</b>&#160;&#160;&#160;0xD928U   /* Watchdog unlock key 2 */</td></tr>
<tr class="separator:ga98be254617b09425be513de2556c5146"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9d43be23473dd050ab2ebed669c2def1"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga9d43be23473dd050ab2ebed669c2def1"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STARTUP_RTCOSC</b>&#160;&#160;&#160;0x00U     /* RTC oscillator not initialized */</td></tr>
<tr class="separator:ga9d43be23473dd050ab2ebed669c2def1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa142ef93cc89cfa2159e3210c590d5e3"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaa142ef93cc89cfa2159e3210c590d5e3"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STARTUP_WDOG_STCTRLH_VALUE</b>&#160;&#160;&#160;0x01D2U   /* WDOG_STCTRLH value */</td></tr>
<tr class="separator:gaa142ef93cc89cfa2159e3210c590d5e3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga423f07544f083324804fb31fd3ab9009"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga423f07544f083324804fb31fd3ab9009"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STARTUP_MCG_C1_VALUE</b>&#160;&#160;&#160;0x06U     /* MCG_C1 value */</td></tr>
<tr class="separator:ga423f07544f083324804fb31fd3ab9009"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0616fd220457f605cee44a8bff67701f"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga0616fd220457f605cee44a8bff67701f"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STARTUP_MCG_C2_VALUE</b>&#160;&#160;&#160;0x00U     /* MCG_C2 value */</td></tr>
<tr class="separator:ga0616fd220457f605cee44a8bff67701f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga37eed483ebd6dc5a36f80324791147b1"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga37eed483ebd6dc5a36f80324791147b1"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STARTUP_MCG_C3_VALUE</b>&#160;&#160;&#160;0x00U     /* MCG_C3 value */</td></tr>
<tr class="separator:ga37eed483ebd6dc5a36f80324791147b1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf596abb9774c22cc6e3434dd8975dcaa"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaf596abb9774c22cc6e3434dd8975dcaa"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STARTUP_MCG_C4_VALUE</b>&#160;&#160;&#160;0x00U     /* MCG_C4 value */</td></tr>
<tr class="separator:gaf596abb9774c22cc6e3434dd8975dcaa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga370fd866412d58e31b4549c77c7d02cd"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga370fd866412d58e31b4549c77c7d02cd"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STARTUP_MCG_C6_VALUE</b>&#160;&#160;&#160;0x00U     /* MCG_C6 value */</td></tr>
<tr class="separator:ga370fd866412d58e31b4549c77c7d02cd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4760fb0aeb1120b796718c3fa53437b2"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga4760fb0aeb1120b796718c3fa53437b2"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STARTUP_MCG_SC_VALUE</b>&#160;&#160;&#160;0x02U     /* MCG_SC value */</td></tr>
<tr class="separator:ga4760fb0aeb1120b796718c3fa53437b2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6c537c467895773b1298aed8d2ef59f9"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga6c537c467895773b1298aed8d2ef59f9"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STARTUP_OSC_CR_VALUE</b>&#160;&#160;&#160;0x80U     /* OSC_CR value */</td></tr>
<tr class="separator:ga6c537c467895773b1298aed8d2ef59f9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga49ec10b290d9f6fa487837141d2d9550"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga49ec10b290d9f6fa487837141d2d9550"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STARTUP_SIM_SOPT1_VALUE</b>&#160;&#160;&#160;0x000C0000UL /* SIM_SOPT1 value */</td></tr>
<tr class="separator:ga49ec10b290d9f6fa487837141d2d9550"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaca7fc6e2f7d65c322135e7de5e2afd5f"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaca7fc6e2f7d65c322135e7de5e2afd5f"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STARTUP_SIM_SOPT2_VALUE</b>&#160;&#160;&#160;0x00UL    /* SIM_SOPT2 value */</td></tr>
<tr class="separator:gaca7fc6e2f7d65c322135e7de5e2afd5f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga45a0c8306c30f6aa1c768b782d72658e"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga45a0c8306c30f6aa1c768b782d72658e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STARTUP_SIM_CLKDIV1_VALUE</b>&#160;&#160;&#160;0x00110000UL /* SIM_CLKDIV1 value */</td></tr>
<tr class="separator:ga45a0c8306c30f6aa1c768b782d72658e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga26e1feaac1bb60afd4098e35174de62e"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga26e1feaac1bb60afd4098e35174de62e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STARTUP_SIM_SCGC5_VALUE</b>&#160;&#160;&#160;0x00040182UL /* SIM_SCGC5 value */</td></tr>
<tr class="separator:ga26e1feaac1bb60afd4098e35174de62e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga81bd1cc3f10cc4f0892d9adf9392e450"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga81bd1cc3f10cc4f0892d9adf9392e450"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CPU_NMI_PIN</b>&#160;&#160;&#160;0x01U     /* NMI pin initialized */</td></tr>
<tr class="separator:ga81bd1cc3f10cc4f0892d9adf9392e450"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa60b83e67c340ef4871db75e54809b74"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaa60b83e67c340ef4871db75e54809b74"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CPU_JTAG_TDI_PIN</b>&#160;&#160;&#160;0x01U     /* JTAG TDI pin initialized */</td></tr>
<tr class="separator:gaa60b83e67c340ef4871db75e54809b74"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga962b1ce7e7ef74f6336cef673915f776"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga962b1ce7e7ef74f6336cef673915f776"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CPU_JTAG_TDO_PIN</b>&#160;&#160;&#160;0x01U     /* JTAG TDO pin initialized */</td></tr>
<tr class="separator:ga962b1ce7e7ef74f6336cef673915f776"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga10053a74191b250bf9a0ef22b9a87926"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga10053a74191b250bf9a0ef22b9a87926"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CPU_JTAG_TCK_PIN</b>&#160;&#160;&#160;0x01U     /* JTAG TCK pin initialized */</td></tr>
<tr class="separator:ga10053a74191b250bf9a0ef22b9a87926"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga912a9e32c6bc39adda73d555e3cd82b7"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga912a9e32c6bc39adda73d555e3cd82b7"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CPU_JTAG_TMS_PIN</b>&#160;&#160;&#160;0x01U     /* JTAG TMS pin initialized */</td></tr>
<tr class="separator:ga912a9e32c6bc39adda73d555e3cd82b7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga45eb967e938c00389fe42d6ca9c17ce7"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga45eb967e938c00389fe42d6ca9c17ce7"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CPU_JTAG_TRST_PIN</b>&#160;&#160;&#160;0x00U     /* JTAG nTRST pin not initialized */</td></tr>
<tr class="separator:ga45eb967e938c00389fe42d6ca9c17ce7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5e95e45c331e4e0028c448900b88ffde"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga5e95e45c331e4e0028c448900b88ffde"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CPU_LOW_POWER_ALLOW_VLP</b>&#160;&#160;&#160;0x00U     /* VLPR VLPW and VLPS are not allowed */</td></tr>
<tr class="separator:ga5e95e45c331e4e0028c448900b88ffde"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae3ea434795a7aafaa41466266fb7ccdb"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gae3ea434795a7aafaa41466266fb7ccdb"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CPU_LOW_POWER_ALLOW_LLS</b>&#160;&#160;&#160;0x00U     /* LLS isn't allowed */</td></tr>
<tr class="separator:gae3ea434795a7aafaa41466266fb7ccdb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2d39deaf74942754f145cdbaccc7c8d4"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga2d39deaf74942754f145cdbaccc7c8d4"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CPU_LOW_POWER_ALLOW_VLLS</b>&#160;&#160;&#160;0x00U     /* No VLLSx mode is allowed */</td></tr>
<tr class="separator:ga2d39deaf74942754f145cdbaccc7c8d4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga32af3a7804d5da1b44adca4851b7b1b5"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga32af3a7804d5da1b44adca4851b7b1b5"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CPU_FLASH_CONFIG_FIELD</b></td></tr>
<tr class="separator:ga32af3a7804d5da1b44adca4851b7b1b5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaff4ff10573834f8245f591e31e16f05c"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaff4ff10573834f8245f591e31e16f05c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CPU_COMMON_INIT</b>&#160;&#160;&#160;0x00U     /* Common_Init() method is not called in PE_low_level_init() */</td></tr>
<tr class="separator:gaff4ff10573834f8245f591e31e16f05c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3b8c325b04ca50d0f8e0652527dc0d13"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga3b8c325b04ca50d0f8e0652527dc0d13"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CPU_PERIPHERALS_INIT</b>&#160;&#160;&#160;0x00U     /* Peripherals_Init() method is not called in PE_low_level_init() */</td></tr>
<tr class="separator:ga3b8c325b04ca50d0f8e0652527dc0d13"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9ac1ad29d88b073b9ab6fd9bd04c2491"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga9ac1ad29d88b073b9ab6fd9bd04c2491"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CPU_COMPONENTS_INIT</b>&#160;&#160;&#160;0x01U     /* Call Components_Init() method in PE_low_level_init() */</td></tr>
<tr class="separator:ga9ac1ad29d88b073b9ab6fd9bd04c2491"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga54aad002152c75f04ffaaf2fe1b43189"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga54aad002152c75f04ffaaf2fe1b43189"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CPU_INT_PRIORITY</b>&#160;&#160;&#160;0xF0U     /* Priority level constant of enabled interrupts initialized in PE_low_level_init() */</td></tr>
<tr class="separator:ga54aad002152c75f04ffaaf2fe1b43189"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="typedef-members"></a>
Typedefs</h2></td></tr>
<tr class="memitem:gabae494b1360a0460899ab57917025afe"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gabae494b1360a0460899ab57917025afe"></a>
typedef uint16_t&#160;</td><td class="memItemRight" valign="bottom"><b>CPU_TClockGenMode</b></td></tr>
<tr class="separator:gabae494b1360a0460899ab57917025afe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7edff48801fa84900fc11f515f240a09"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga7edff48801fa84900fc11f515f240a09"></a>
typedef uint8_t&#160;</td><td class="memItemRight" valign="bottom"><b>CPU_TClockPowerMode</b></td></tr>
<tr class="separator:ga7edff48801fa84900fc11f515f240a09"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="var-members"></a>
Variables</h2></td></tr>
<tr class="memitem:gab69281f0e90d16198a5595ed7f471441"><td class="memItemLeft" align="right" valign="top">const <a class="el" href="struct_t_cpu_clock_configuration.html">TCpuClockConfiguration</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_p_u___config__module.html#gab69281f0e90d16198a5595ed7f471441">PE_CpuClockConfigurations</a> [CPU_CLOCK_CONFIG_NUMBER]</td></tr>
<tr class="separator:gab69281f0e90d16198a5595ed7f471441"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<h2 class="groupheader">Variable Documentation</h2>
<a class="anchor" id="gab69281f0e90d16198a5595ed7f471441"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="struct_t_cpu_clock_configuration.html">TCpuClockConfiguration</a> PE_CpuClockConfigurations[CPU_CLOCK_CONFIG_NUMBER]</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The array of clock configurations (frequencies) configured in configured clock configurations of the CPU component. </p>

</div>
</div>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="footer">Generated on Thu May 12 2016 20:03:00 for ControlMotor by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.11 </li>
  </ul>
</div>
</body>
</html>
