<profile>

<section name = "Vivado HLS Report for 'up_sampling2d_fix16'" level="0">
<item name = "Date">Wed Dec  4 20:23:21 2019
</item>
<item name = "Version">2018.3.1 (Build 2489210 on Tue Mar 26 04:40:43 MDT 2019)</item>
<item name = "Project">HLS</item>
<item name = "Solution">network</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020clg400-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing (ns)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">4.40, 4.350, 1.25</column>
</table>
</item>
</section>
</item>
<item name = "Latency (clock cycles)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">, min, max, min, max, Type</keys>
<column name="">?, ?, ?, ?, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="7">Instance, Module, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- Loop 1">?, ?, ?, -, -, 8 ~ 16, no</column>
<column name=" + Loop 1.1">?, ?, ?, -, -, 14 ~ 28, no</column>
<column name="  ++ Loop 1.1.1">?, ?, 22, -, -, ?, no</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="5">Name, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="DSP">-, -, -, -</column>
<column name="Expression">-, 0, 0, 785</column>
<column name="FIFO">-, -, -, -</column>
<column name="Instance">-, -, -, -</column>
<column name="Memory">-, -, -, -</column>
<column name="Multiplexer">-, -, -, 267</column>
<column name="Register">-, -, 550, -</column>
<specialColumn name="Available">280, 220, 106400, 53200</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, 1</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="6">Instance, Module, BRAM_18K, DSP48E, FF, LUT</keys>
</table>
</item>
<item name = "DSP48"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="9">Memory, Module, BRAM_18K, FF, LUT, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="7">Name, BRAM_18K, FF, LUT, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="tmp1_fu_380_p2">*, 0, 0, 41, 8, 5</column>
<column name="tmp3_fu_392_p2">*, 0, 0, 51, 9, 6</column>
<column name="next_mul3_fu_307_p2">+, 0, 0, 15, 9, 9</column>
<column name="next_mul_fu_312_p2">+, 0, 0, 15, 8, 8</column>
<column name="out_d_1_fu_326_p2">+, 0, 0, 15, 5, 1</column>
<column name="out_h_1_fu_341_p2">+, 0, 0, 15, 5, 1</column>
<column name="out_w_1_1_fu_482_p2">+, 0, 0, 23, 16, 2</column>
<column name="out_w_1_2_fu_526_p2">+, 0, 0, 23, 16, 2</column>
<column name="out_w_1_3_fu_570_p2">+, 0, 0, 23, 16, 3</column>
<column name="out_w_1_4_fu_614_p2">+, 0, 0, 23, 16, 3</column>
<column name="out_w_1_5_fu_658_p2">+, 0, 0, 23, 16, 3</column>
<column name="out_w_1_6_fu_698_p2">+, 0, 0, 23, 16, 3</column>
<column name="out_w_1_fu_438_p2">+, 0, 0, 23, 16, 1</column>
<column name="tmp2_fu_371_p2">+, 0, 0, 15, 9, 9</column>
<column name="tmp_10_1_fu_465_p2">+, 0, 0, 23, 16, 16</column>
<column name="tmp_10_2_fu_509_p2">+, 0, 0, 23, 16, 16</column>
<column name="tmp_10_3_fu_553_p2">+, 0, 0, 23, 16, 16</column>
<column name="tmp_10_4_fu_597_p2">+, 0, 0, 23, 16, 16</column>
<column name="tmp_10_5_fu_641_p2">+, 0, 0, 23, 16, 16</column>
<column name="tmp_10_6_fu_685_p2">+, 0, 0, 23, 16, 16</column>
<column name="tmp_13_1_fu_477_p2">+, 0, 0, 24, 17, 17</column>
<column name="tmp_13_2_fu_521_p2">+, 0, 0, 24, 17, 17</column>
<column name="tmp_13_3_fu_565_p2">+, 0, 0, 24, 17, 17</column>
<column name="tmp_13_4_fu_609_p2">+, 0, 0, 24, 17, 17</column>
<column name="tmp_13_5_fu_653_p2">+, 0, 0, 24, 17, 17</column>
<column name="tmp_13_6_fu_693_p2">+, 0, 0, 24, 17, 17</column>
<column name="tmp_2_fu_433_p2">+, 0, 0, 24, 17, 17</column>
<column name="tmp_fu_365_p2">+, 0, 0, 15, 8, 8</column>
<column name="tmp_s_fu_420_p2">+, 0, 0, 23, 16, 16</column>
<column name="exitcond2_fu_336_p2">icmp, 0, 0, 11, 6, 6</column>
<column name="exitcond3_fu_321_p2">icmp, 0, 0, 11, 6, 6</column>
<column name="exitcond_1_fu_448_p2">icmp, 0, 0, 13, 16, 16</column>
<column name="exitcond_2_fu_492_p2">icmp, 0, 0, 13, 16, 16</column>
<column name="exitcond_3_fu_536_p2">icmp, 0, 0, 13, 16, 16</column>
<column name="exitcond_4_fu_580_p2">icmp, 0, 0, 13, 16, 16</column>
<column name="exitcond_5_fu_624_p2">icmp, 0, 0, 13, 16, 16</column>
<column name="exitcond_6_fu_668_p2">icmp, 0, 0, 13, 16, 16</column>
<column name="exitcond_fu_401_p2">icmp, 0, 0, 13, 16, 16</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">125, 27, 1, 27</column>
<column name="input_r_address0">41, 8, 14, 112</column>
<column name="out_d_reg_224">9, 2, 5, 10</column>
<column name="out_h_reg_259">9, 2, 5, 10</column>
<column name="out_w_reg_270">9, 2, 16, 32</column>
<column name="output_r_address0">41, 8, 14, 112</column>
<column name="output_r_d0">15, 3, 16, 48</column>
<column name="phi_mul2_reg_247">9, 2, 9, 18</column>
<column name="phi_mul_reg_235">9, 2, 8, 16</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">26, 0, 26, 0</column>
<column name="exitcond_1_reg_837">1, 0, 1, 0</column>
<column name="exitcond_2_reg_863">1, 0, 1, 0</column>
<column name="exitcond_3_reg_889">1, 0, 1, 0</column>
<column name="exitcond_4_reg_915">1, 0, 1, 0</column>
<column name="exitcond_5_reg_941">1, 0, 1, 0</column>
<column name="exitcond_reg_811">1, 0, 1, 0</column>
<column name="input_load_5_reg_955">16, 0, 16, 0</column>
<column name="input_width_cast_cas_reg_733">5, 0, 13, 8</column>
<column name="next_mul3_reg_753">9, 0, 9, 0</column>
<column name="next_mul_reg_758">8, 0, 8, 0</column>
<column name="out_d_1_reg_766">5, 0, 5, 0</column>
<column name="out_d_reg_224">5, 0, 5, 0</column>
<column name="out_h_1_reg_774">5, 0, 5, 0</column>
<column name="out_h_reg_259">5, 0, 5, 0</column>
<column name="out_w_1_1_reg_856">16, 0, 16, 0</column>
<column name="out_w_1_2_reg_882">16, 0, 16, 0</column>
<column name="out_w_1_3_reg_908">16, 0, 16, 0</column>
<column name="out_w_1_4_reg_934">16, 0, 16, 0</column>
<column name="out_w_1_5_reg_965">16, 0, 16, 0</column>
<column name="out_w_1_6_reg_985">16, 0, 16, 0</column>
<column name="out_w_1_reg_830">16, 0, 16, 0</column>
<column name="out_w_reg_270">16, 0, 16, 0</column>
<column name="output_width_cast_reg_722">6, 0, 16, 10</column>
<column name="phi_mul2_reg_247">9, 0, 9, 0</column>
<column name="phi_mul_reg_235">8, 0, 8, 0</column>
<column name="reg_282">16, 0, 16, 0</column>
<column name="tmp1_cast_reg_789">13, 0, 16, 3</column>
<column name="tmp2_reg_784">9, 0, 9, 0</column>
<column name="tmp3_cast_reg_800">15, 0, 17, 2</column>
<column name="tmp_10_1_reg_841">16, 0, 16, 0</column>
<column name="tmp_10_2_reg_867">16, 0, 16, 0</column>
<column name="tmp_10_3_reg_893">16, 0, 16, 0</column>
<column name="tmp_10_4_reg_919">16, 0, 16, 0</column>
<column name="tmp_10_5_reg_945">16, 0, 16, 0</column>
<column name="tmp_10_6_reg_975">16, 0, 16, 0</column>
<column name="tmp_13_1_reg_851">17, 0, 17, 0</column>
<column name="tmp_13_2_reg_877">17, 0, 17, 0</column>
<column name="tmp_13_3_reg_903">17, 0, 17, 0</column>
<column name="tmp_13_4_reg_929">17, 0, 17, 0</column>
<column name="tmp_13_5_reg_960">17, 0, 17, 0</column>
<column name="tmp_13_6_reg_980">17, 0, 17, 0</column>
<column name="tmp_1_cast_reg_738">5, 0, 8, 3</column>
<column name="tmp_2_reg_825">17, 0, 17, 0</column>
<column name="tmp_3_cast_reg_743">6, 0, 9, 3</column>
<column name="tmp_4_cast_cast_reg_748">6, 0, 15, 9</column>
<column name="tmp_reg_779">8, 0, 8, 0</column>
<column name="tmp_s_reg_815">16, 0, 16, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, up_sampling2d_fix16, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, up_sampling2d_fix16, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, up_sampling2d_fix16, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, up_sampling2d_fix16, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, up_sampling2d_fix16, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, up_sampling2d_fix16, return value</column>
<column name="input_height">in, 5, ap_none, input_height, scalar</column>
<column name="input_width">in, 5, ap_none, input_width, scalar</column>
<column name="input_r_address0">out, 14, ap_memory, input_r, array</column>
<column name="input_r_ce0">out, 1, ap_memory, input_r, array</column>
<column name="input_r_q0">in, 16, ap_memory, input_r, array</column>
<column name="output_depth">in, 6, ap_none, output_depth, scalar</column>
<column name="output_height">in, 6, ap_none, output_height, scalar</column>
<column name="output_width">in, 6, ap_none, output_width, scalar</column>
<column name="output_r_address0">out, 14, ap_memory, output_r, array</column>
<column name="output_r_ce0">out, 1, ap_memory, output_r, array</column>
<column name="output_r_we0">out, 1, ap_memory, output_r, array</column>
<column name="output_r_d0">out, 16, ap_memory, output_r, array</column>
</table>
</item>
</section>
</profile>
