

================================================================
== Vitis HLS Report for 'mmult'
================================================================
* Date:           Tue Mar 18 13:45:43 2025

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        aprilfools
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z010-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  8.750 ns|     1.25 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      108|      108|  1.080 us|  1.080 us|  109|  109|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- writeC  |      106|      106|         8|          1|          1|   100|       yes|
        +----------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 8


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 10
* Pipeline : 1
  Pipeline-0 : II = 1, D = 8, States = { 2 3 4 5 6 7 8 9 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 10 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 2 
10 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.58>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%j = alloca i32 1" [EGRE429Lab3/EGRE429Lab3/hls/mmult.cpp:45]   --->   Operation 11 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [EGRE429Lab3/EGRE429Lab3/hls/mmult.cpp:45]   --->   Operation 12 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%loc = alloca i32 1" [EGRE429Lab3/EGRE429Lab3/hls/mmult.cpp:45]   --->   Operation 13 'alloca' 'loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%spectopmodule_ln20 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_8" [EGRE429Lab3/EGRE429Lab3/hls/mmult.cpp:20]   --->   Operation 14 'spectopmodule' 'spectopmodule_ln20' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 256, void @empty_1, void @empty_2, void @empty_0, i32 16, i32 16, i32 16, i32 256, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 15 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %gmem"   --->   Operation 16 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %output_r, void @empty_3, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_4, void @empty_5, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_6, i32 4294967295, i32 0"   --->   Operation 17 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %output_r, void @empty_7, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_6, i32 4294967295, i32 0"   --->   Operation 18 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_3, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_4, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 19 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (1.00ns)   --->   "%output_r_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %output_r" [EGRE429Lab3/EGRE429Lab3/hls/mmult.cpp:20]   --->   Operation 20 'read' 'output_r_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 21 [1/1] (1.58ns)   --->   "%store_ln45 = store i7 0, i7 %loc" [EGRE429Lab3/EGRE429Lab3/hls/mmult.cpp:45]   --->   Operation 21 'store' 'store_ln45' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 22 [1/1] (1.58ns)   --->   "%store_ln45 = store i32 0, i32 %i" [EGRE429Lab3/EGRE429Lab3/hls/mmult.cpp:45]   --->   Operation 22 'store' 'store_ln45' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 23 [1/1] (1.58ns)   --->   "%store_ln45 = store i32 0, i32 %j" [EGRE429Lab3/EGRE429Lab3/hls/mmult.cpp:45]   --->   Operation 23 'store' 'store_ln45' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 24 [1/1] (1.58ns)   --->   "%br_ln107 = br void %for.body43" [EGRE429Lab3/EGRE429Lab3/hls/mmult.cpp:107]   --->   Operation 24 'br' 'br_ln107' <Predicate = true> <Delay = 1.58>

State 2 <SV = 1> <Delay = 3.74>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%first_iter_0 = phi i1 0, void %new.latch.for.body43.split, i1 1, void %entry"   --->   Operation 25 'phi' 'first_iter_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%loc_1 = load i7 %loc" [EGRE429Lab3/EGRE429Lab3/hls/mmult.cpp:107]   --->   Operation 26 'load' 'loc_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (1.87ns)   --->   "%icmp_ln107 = icmp_eq  i7 %loc_1, i7 100" [EGRE429Lab3/EGRE429Lab3/hls/mmult.cpp:107]   --->   Operation 27 'icmp' 'icmp_ln107' <Predicate = true> <Delay = 1.87> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 28 [1/1] (1.87ns)   --->   "%add_ln107 = add i7 %loc_1, i7 1" [EGRE429Lab3/EGRE429Lab3/hls/mmult.cpp:107]   --->   Operation 28 'add' 'add_ln107' <Predicate = true> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%br_ln107 = br i1 %icmp_ln107, void %new.body.for.body43, void %for.end55" [EGRE429Lab3/EGRE429Lab3/hls/mmult.cpp:107]   --->   Operation 29 'br' 'br_ln107' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%br_ln107 = br i1 %first_iter_0, void %for.body43.split, void %for.first.iter.for.body43" [EGRE429Lab3/EGRE429Lab3/hls/mmult.cpp:107]   --->   Operation 30 'br' 'br_ln107' <Predicate = (!icmp_ln107)> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (1.87ns)   --->   "%icmp_ln107_1 = icmp_eq  i7 %add_ln107, i7 100" [EGRE429Lab3/EGRE429Lab3/hls/mmult.cpp:107]   --->   Operation 31 'icmp' 'icmp_ln107_1' <Predicate = (!icmp_ln107)> <Delay = 1.87> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%br_ln107 = br i1 %icmp_ln107_1, void %new.latch.for.body43.split, void %last.iter.for.body43.split" [EGRE429Lab3/EGRE429Lab3/hls/mmult.cpp:107]   --->   Operation 32 'br' 'br_ln107' <Predicate = (!icmp_ln107)> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (1.58ns)   --->   "%store_ln45 = store i7 %add_ln107, i7 %loc" [EGRE429Lab3/EGRE429Lab3/hls/mmult.cpp:45]   --->   Operation 33 'store' 'store_ln45' <Predicate = (!icmp_ln107)> <Delay = 1.58>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%br_ln107 = br void %for.body43" [EGRE429Lab3/EGRE429Lab3/hls/mmult.cpp:107]   --->   Operation 34 'br' 'br_ln107' <Predicate = (!icmp_ln107)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 8.75>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %output_r_read, i32 2, i32 63" [EGRE429Lab3/EGRE429Lab3/hls/mmult.cpp:107]   --->   Operation 35 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%sext_ln107 = sext i62 %trunc_ln" [EGRE429Lab3/EGRE429Lab3/hls/mmult.cpp:107]   --->   Operation 36 'sext' 'sext_ln107' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%gmem_addr = getelementptr i32 %gmem, i64 %sext_ln107" [EGRE429Lab3/EGRE429Lab3/hls/mmult.cpp:107]   --->   Operation 37 'getelementptr' 'gmem_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 38 [1/1] (8.75ns)   --->   "%empty = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i32, i32 %gmem_addr, i32 100" [EGRE429Lab3/EGRE429Lab3/hls/mmult.cpp:107]   --->   Operation 38 'writereq' 'empty' <Predicate = (first_iter_0)> <Delay = 8.75> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%br_ln107 = br void %for.body43.split" [EGRE429Lab3/EGRE429Lab3/hls/mmult.cpp:107]   --->   Operation 39 'br' 'br_ln107' <Predicate = (first_iter_0)> <Delay = 0.00>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%j_load = load i32 %j" [EGRE429Lab3/EGRE429Lab3/hls/mmult.cpp:109]   --->   Operation 40 'load' 'j_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "%i_load = load i32 %i" [EGRE429Lab3/EGRE429Lab3/hls/mmult.cpp:109]   --->   Operation 41 'load' 'i_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 42 [1/1] (2.55ns)   --->   "%icmp_ln109 = icmp_eq  i32 %j_load, i32 10" [EGRE429Lab3/EGRE429Lab3/hls/mmult.cpp:109]   --->   Operation 42 'icmp' 'icmp_ln109' <Predicate = true> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 43 [1/1] (2.55ns)   --->   "%add_ln109 = add i32 %i_load, i32 1" [EGRE429Lab3/EGRE429Lab3/hls/mmult.cpp:109]   --->   Operation 43 'add' 'add_ln109' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 44 [1/1] (0.69ns)   --->   "%j_1 = select i1 %icmp_ln109, i32 0, i32 %j_load" [EGRE429Lab3/EGRE429Lab3/hls/mmult.cpp:109]   --->   Operation 44 'select' 'j_1' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%trunc_ln109 = trunc i32 %j_1" [EGRE429Lab3/EGRE429Lab3/hls/mmult.cpp:109]   --->   Operation 45 'trunc' 'trunc_ln109' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 46 [1/1] (0.69ns)   --->   "%i_1 = select i1 %icmp_ln109, i32 %add_ln109, i32 %i_load" [EGRE429Lab3/EGRE429Lab3/hls/mmult.cpp:109]   --->   Operation 46 'select' 'i_1' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "%trunc_ln45 = trunc i32 %i_1" [EGRE429Lab3/EGRE429Lab3/hls/mmult.cpp:45]   --->   Operation 47 'trunc' 'trunc_ln45' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 48 [1/1] (2.54ns)   --->   "%zext_ln110_cast = sparsemux i15 @_ssdm_op_SparseMux.ap_auto.10i15.i15.i4, i4 0, i15 8604, i4 1, i15 1277, i4 2, i15 4279, i4 3, i15 18737, i4 4, i15 13366, i4 5, i15 16467, i4 6, i15 1121, i4 7, i15 13779, i4 8, i15 1195, i4 9, i15 2128, i15 0, i4 %trunc_ln109" [EGRE429Lab3/EGRE429Lab3/hls/mmult.cpp:110]   --->   Operation 48 'sparsemux' 'zext_ln110_cast' <Predicate = true> <Delay = 2.54> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 2.54> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "%zext_ln110 = zext i15 %zext_ln110_cast" [EGRE429Lab3/EGRE429Lab3/hls/mmult.cpp:110]   --->   Operation 49 'zext' 'zext_ln110' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 50 [1/1] (2.54ns)   --->   "%tmp_1 = sparsemux i15 @_ssdm_op_SparseMux.ap_auto.10i15.i15.i4, i4 0, i15 7033, i4 1, i15 31977, i4 2, i15 4959, i4 3, i15 7424, i4 4, i15 3801, i4 5, i15 4268, i4 6, i15 31843, i4 7, i15 32557, i4 8, i15 24849, i4 9, i15 23026, i15 0, i4 %trunc_ln109" [EGRE429Lab3/EGRE429Lab3/hls/mmult.cpp:110]   --->   Operation 50 'sparsemux' 'tmp_1' <Predicate = true> <Delay = 2.54> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 2.54> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%sext_ln110 = sext i15 %tmp_1" [EGRE429Lab3/EGRE429Lab3/hls/mmult.cpp:110]   --->   Operation 51 'sext' 'sext_ln110' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 52 [1/1] (2.54ns)   --->   "%tmp_2 = sparsemux i15 @_ssdm_op_SparseMux.ap_auto.10i15.i15.i4, i4 0, i15 15848, i4 1, i15 22592, i4 2, i15 1829, i4 3, i15 171, i4 4, i15 28443, i4 5, i15 7077, i4 6, i15 25339, i4 7, i15 15520, i4 8, i15 2124, i4 9, i15 10491, i15 0, i4 %trunc_ln109" [EGRE429Lab3/EGRE429Lab3/hls/mmult.cpp:110]   --->   Operation 52 'sparsemux' 'tmp_2' <Predicate = true> <Delay = 2.54> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 2.54> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "%sext_ln110_1 = sext i15 %tmp_2" [EGRE429Lab3/EGRE429Lab3/hls/mmult.cpp:110]   --->   Operation 53 'sext' 'sext_ln110_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 54 [1/1] (2.54ns)   --->   "%tmp_3 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.10i16.i16.i4, i4 0, i16 56633, i4 1, i16 5671, i4 2, i16 10987, i4 3, i16 14277, i4 4, i16 10239, i4 5, i16 6710, i4 6, i16 114, i4 7, i16 61225, i4 8, i16 13703, i4 9, i16 24728, i16 0, i4 %trunc_ln109" [EGRE429Lab3/EGRE429Lab3/hls/mmult.cpp:110]   --->   Operation 54 'sparsemux' 'tmp_3' <Predicate = true> <Delay = 2.54> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 2.54> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 55 [1/1] (2.54ns)   --->   "%tmp_4 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.10i16.i16.i4, i4 0, i16 20271, i4 1, i16 3044, i4 2, i16 26387, i4 3, i16 5047, i4 4, i16 65315, i4 5, i16 63118, i4 6, i16 41327, i4 7, i16 63246, i4 8, i16 2622, i4 9, i16 65366, i16 0, i4 %trunc_ln109" [EGRE429Lab3/EGRE429Lab3/hls/mmult.cpp:110]   --->   Operation 55 'sparsemux' 'tmp_4' <Predicate = true> <Delay = 2.54> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 2.54> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 56 [1/1] (2.54ns)   --->   "%tmp_5 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.10i16.i16.i4, i4 0, i16 50890, i4 1, i16 6241, i4 2, i16 56465, i4 3, i16 8160, i4 4, i16 13216, i4 5, i16 11488, i4 6, i16 4396, i4 7, i16 7677, i4 8, i16 16397, i4 9, i16 17131, i16 0, i4 %trunc_ln109" [EGRE429Lab3/EGRE429Lab3/hls/mmult.cpp:110]   --->   Operation 56 'sparsemux' 'tmp_5' <Predicate = true> <Delay = 2.54> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 2.54> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 57 [1/1] (2.54ns)   --->   "%tmp_6 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.10i16.i16.i4, i4 0, i16 5115, i4 1, i16 5679, i4 2, i16 18920, i4 3, i16 5048, i4 4, i16 1088, i4 5, i16 65511, i4 6, i16 55364, i4 7, i16 63725, i4 8, i16 2559, i4 9, i16 3606, i16 0, i4 %trunc_ln109" [EGRE429Lab3/EGRE429Lab3/hls/mmult.cpp:110]   --->   Operation 57 'sparsemux' 'tmp_6' <Predicate = true> <Delay = 2.54> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 2.54> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 58 [1/1] (2.54ns)   --->   "%tmp_7 = sparsemux i15 @_ssdm_op_SparseMux.ap_auto.10i15.i15.i4, i4 0, i15 27783, i4 1, i15 29490, i4 2, i15 27806, i4 3, i15 31330, i4 4, i15 3445, i4 5, i15 1770, i4 6, i15 8193, i4 7, i15 30487, i4 8, i15 4369, i4 9, i15 8555, i15 0, i4 %trunc_ln109" [EGRE429Lab3/EGRE429Lab3/hls/mmult.cpp:110]   --->   Operation 58 'sparsemux' 'tmp_7' <Predicate = true> <Delay = 2.54> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 2.54> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 59 [1/1] (0.00ns)   --->   "%sext_ln110_2 = sext i15 %tmp_7" [EGRE429Lab3/EGRE429Lab3/hls/mmult.cpp:110]   --->   Operation 59 'sext' 'sext_ln110_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 60 [1/1] (2.54ns)   --->   "%tmp_8 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.10i16.i16.i4, i4 0, i16 51657, i4 1, i16 12625, i4 2, i16 57458, i4 3, i16 8290, i4 4, i16 58862, i4 5, i16 53609, i4 6, i16 63539, i4 7, i16 21586, i4 8, i16 20598, i4 9, i16 13607, i16 0, i4 %trunc_ln109" [EGRE429Lab3/EGRE429Lab3/hls/mmult.cpp:110]   --->   Operation 60 'sparsemux' 'tmp_8' <Predicate = true> <Delay = 2.54> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 2.54> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 61 [1/1] (2.54ns)   --->   "%tmp_9 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.10i16.i16.i4, i4 0, i16 13502, i4 1, i16 47876, i4 2, i16 56896, i4 3, i16 49091, i4 4, i16 5552, i4 5, i16 14478, i4 6, i16 2676, i4 7, i16 54728, i4 8, i16 50690, i4 9, i16 56539, i16 0, i4 %trunc_ln109" [EGRE429Lab3/EGRE429Lab3/hls/mmult.cpp:110]   --->   Operation 61 'sparsemux' 'tmp_9' <Predicate = true> <Delay = 2.54> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 2.54> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 62 [1/1] (2.54ns)   --->   "%tmp_s = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.10i16.i16.i4, i4 0, i16 %zext_ln110, i4 1, i16 %sext_ln110, i4 2, i16 %sext_ln110_1, i4 3, i16 %tmp_3, i4 4, i16 %tmp_4, i4 5, i16 %tmp_5, i4 6, i16 %tmp_6, i4 7, i16 %sext_ln110_2, i4 8, i16 %tmp_8, i4 9, i16 %tmp_9, i16 0, i4 %trunc_ln45" [EGRE429Lab3/EGRE429Lab3/hls/mmult.cpp:110]   --->   Operation 62 'sparsemux' 'tmp_s' <Predicate = true> <Delay = 2.54> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 2.54> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 63 [1/1] (2.55ns)   --->   "%j_2 = add i32 %j_1, i32 1" [EGRE429Lab3/EGRE429Lab3/hls/mmult.cpp:107]   --->   Operation 63 'add' 'j_2' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 64 [1/1] (1.58ns)   --->   "%store_ln45 = store i32 %i_1, i32 %i" [EGRE429Lab3/EGRE429Lab3/hls/mmult.cpp:45]   --->   Operation 64 'store' 'store_ln45' <Predicate = (!icmp_ln107)> <Delay = 1.58>
ST_3 : Operation 65 [1/1] (1.58ns)   --->   "%store_ln45 = store i32 %j_2, i32 %j" [EGRE429Lab3/EGRE429Lab3/hls/mmult.cpp:45]   --->   Operation 65 'store' 'store_ln45' <Predicate = (!icmp_ln107)> <Delay = 1.58>

State 4 <SV = 3> <Delay = 8.75>
ST_4 : Operation 66 [1/1] (0.00ns)   --->   "%specpipeline_ln108 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0" [EGRE429Lab3/EGRE429Lab3/hls/mmult.cpp:108]   --->   Operation 66 'specpipeline' 'specpipeline_ln108' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 67 [1/1] (0.00ns)   --->   "%speclooptripcount_ln45 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 100, i64 100, i64 100" [EGRE429Lab3/EGRE429Lab3/hls/mmult.cpp:45]   --->   Operation 67 'speclooptripcount' 'speclooptripcount_ln45' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 68 [1/1] (0.00ns)   --->   "%specloopname_ln107 = specloopname void @_ssdm_op_SpecLoopName, void @empty_9" [EGRE429Lab3/EGRE429Lab3/hls/mmult.cpp:107]   --->   Operation 68 'specloopname' 'specloopname_ln107' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 69 [1/1] (0.00ns)   --->   "%sext_ln110_3 = sext i16 %tmp_s" [EGRE429Lab3/EGRE429Lab3/hls/mmult.cpp:110]   --->   Operation 69 'sext' 'sext_ln110_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 70 [1/1] (8.75ns)   --->   "%write_ln110 = write void @_ssdm_op_Write.m_axi.p1i32, i32 %gmem_addr, i32 %sext_ln110_3, i4 15" [EGRE429Lab3/EGRE429Lab3/hls/mmult.cpp:110]   --->   Operation 70 'write' 'write_ln110' <Predicate = true> <Delay = 8.75> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 8.75>
ST_5 : Operation 71 [5/5] (8.75ns)   --->   "%empty_15 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr" [EGRE429Lab3/EGRE429Lab3/hls/mmult.cpp:112]   --->   Operation 71 'writeresp' 'empty_15' <Predicate = (icmp_ln107_1)> <Delay = 8.75> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 8.75>
ST_6 : Operation 72 [4/5] (8.75ns)   --->   "%empty_15 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr" [EGRE429Lab3/EGRE429Lab3/hls/mmult.cpp:112]   --->   Operation 72 'writeresp' 'empty_15' <Predicate = (icmp_ln107_1)> <Delay = 8.75> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 8.75>
ST_7 : Operation 73 [3/5] (8.75ns)   --->   "%empty_15 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr" [EGRE429Lab3/EGRE429Lab3/hls/mmult.cpp:112]   --->   Operation 73 'writeresp' 'empty_15' <Predicate = (icmp_ln107_1)> <Delay = 8.75> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 8.75>
ST_8 : Operation 74 [2/5] (8.75ns)   --->   "%empty_15 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr" [EGRE429Lab3/EGRE429Lab3/hls/mmult.cpp:112]   --->   Operation 74 'writeresp' 'empty_15' <Predicate = (icmp_ln107_1)> <Delay = 8.75> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 8.75>
ST_9 : Operation 75 [1/5] (8.75ns)   --->   "%empty_15 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr" [EGRE429Lab3/EGRE429Lab3/hls/mmult.cpp:112]   --->   Operation 75 'writeresp' 'empty_15' <Predicate = (icmp_ln107_1)> <Delay = 8.75> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 76 [1/1] (0.00ns)   --->   "%br_ln107 = br void %new.latch.for.body43.split" [EGRE429Lab3/EGRE429Lab3/hls/mmult.cpp:107]   --->   Operation 76 'br' 'br_ln107' <Predicate = (icmp_ln107_1)> <Delay = 0.00>

State 10 <SV = 2> <Delay = 0.00>
ST_10 : Operation 77 [1/1] (0.00ns)   --->   "%ret_ln112 = ret" [EGRE429Lab3/EGRE429Lab3/hls/mmult.cpp:112]   --->   Operation 77 'ret' 'ret_ln112' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 1.250ns.

 <State 1>: 1.588ns
The critical path consists of the following:
	'alloca' operation 7 bit ('loc', EGRE429Lab3/EGRE429Lab3/hls/mmult.cpp:45) [5]  (0.000 ns)
	'store' operation 0 bit ('store_ln45', EGRE429Lab3/EGRE429Lab3/hls/mmult.cpp:45) of constant 0 on local variable 'loc', EGRE429Lab3/EGRE429Lab3/hls/mmult.cpp:45 [13]  (1.588 ns)

 <State 2>: 3.740ns
The critical path consists of the following:
	'load' operation 7 bit ('loc', EGRE429Lab3/EGRE429Lab3/hls/mmult.cpp:107) on local variable 'loc', EGRE429Lab3/EGRE429Lab3/hls/mmult.cpp:45 [19]  (0.000 ns)
	'add' operation 7 bit ('add_ln107', EGRE429Lab3/EGRE429Lab3/hls/mmult.cpp:107) [21]  (1.870 ns)
	'icmp' operation 1 bit ('icmp_ln107_1', EGRE429Lab3/EGRE429Lab3/hls/mmult.cpp:107) [61]  (1.870 ns)

 <State 3>: 8.750ns
The critical path consists of the following:
	'getelementptr' operation 32 bit ('gmem_addr', EGRE429Lab3/EGRE429Lab3/hls/mmult.cpp:107) [26]  (0.000 ns)
	bus request operation ('empty', EGRE429Lab3/EGRE429Lab3/hls/mmult.cpp:107) on port 'gmem' (EGRE429Lab3/EGRE429Lab3/hls/mmult.cpp:107) [29]  (8.750 ns)

 <State 4>: 8.750ns
The critical path consists of the following:
	bus write operation ('write_ln110', EGRE429Lab3/EGRE429Lab3/hls/mmult.cpp:110) on port 'gmem' (EGRE429Lab3/EGRE429Lab3/hls/mmult.cpp:110) [59]  (8.750 ns)

 <State 5>: 8.750ns
The critical path consists of the following:
	bus response operation ('empty_15', EGRE429Lab3/EGRE429Lab3/hls/mmult.cpp:112) on port 'gmem' (EGRE429Lab3/EGRE429Lab3/hls/mmult.cpp:112) [64]  (8.750 ns)

 <State 6>: 8.750ns
The critical path consists of the following:
	bus response operation ('empty_15', EGRE429Lab3/EGRE429Lab3/hls/mmult.cpp:112) on port 'gmem' (EGRE429Lab3/EGRE429Lab3/hls/mmult.cpp:112) [64]  (8.750 ns)

 <State 7>: 8.750ns
The critical path consists of the following:
	bus response operation ('empty_15', EGRE429Lab3/EGRE429Lab3/hls/mmult.cpp:112) on port 'gmem' (EGRE429Lab3/EGRE429Lab3/hls/mmult.cpp:112) [64]  (8.750 ns)

 <State 8>: 8.750ns
The critical path consists of the following:
	bus response operation ('empty_15', EGRE429Lab3/EGRE429Lab3/hls/mmult.cpp:112) on port 'gmem' (EGRE429Lab3/EGRE429Lab3/hls/mmult.cpp:112) [64]  (8.750 ns)

 <State 9>: 8.750ns
The critical path consists of the following:
	bus response operation ('empty_15', EGRE429Lab3/EGRE429Lab3/hls/mmult.cpp:112) on port 'gmem' (EGRE429Lab3/EGRE429Lab3/hls/mmult.cpp:112) [64]  (8.750 ns)

 <State 10>: 0.000ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
