5 c 1 * 0
8 /Users/trevorw/projects/covered/diags/verilog -t main -vcd while1.1.vcd -o while1.1.cdd -v while1.1.v -D DUMP
3 0 $root "$root" NA 0 0 1
3 0 main "main" while1.1.v 1 27 1
2 1 5 8000c 1 3d 5002 0 0 1 34 2 $u0
1 a 3 830004 1 0 0 0 1 33 2
1 b 3 30007 1 0 0 0 1 33 2
1 c 3 3000a 1 0 0 0 1 33 2
4 1 1 0 0
3 1 main.$u0 "main.$u0" while1.1.v 0 13 1
2 2 6 c000f 1 0 1004 0 0 1 36 0
2 3 6 80008 0 1 400 0 0 a
2 4 6 8000f 1 37 6 2 3
2 5 7 20002 1 0 1008 0 0 32 96 11 0 0 0 0 0 0 0
2 6 7 10002 2 2c 900a 5 0 32 34 aa aa aa aa aa aa aa aa
2 7 8 140017 1 0 1004 0 0 1 36 0
2 8 8 f000f 5 1 14 0 0 a
2 9 8 f0017 5 11 1058 7 8 1 34 1002
2 10 8 80019 5 42 2a 9 0
2 11 9 a000e 5 3d 5002 0 0 1 34 2 $u1
4 11 6 10 0
4 10 0 11 0
4 6 0 10 0
4 4 11 6 6
3 1 main.$u0.$u1 "main.$u0.$u1" while1.1.v 0 12 1
2 12 10 f000f 1 1 4 0 0 b
2 13 10 b000b 0 1 400 0 0 a
2 14 10 b000f 5 37 6 12 13
2 15 11 c000c 1 0 1008 0 0 32 96 11 0 0 0 0 0 0 0
2 16 11 b000c 9 2c 900a 15 0 32 34 aa aa aa aa aa aa aa aa
4 16 0 0 0
4 14 11 16 16
3 1 main.$u2 "main.$u2" while1.1.v 0 25 1
