#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Tue Mar 18 17:25:51 2025
# Process ID: 18072
# Current directory: C:/harman/FPGA_Harman-1/uart_0318_exam/uart_0318_exam.runs/synth_1
# Command line: vivado.exe -log TOP_UART.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source TOP_UART.tcl
# Log file: C:/harman/FPGA_Harman-1/uart_0318_exam/uart_0318_exam.runs/synth_1/TOP_UART.vds
# Journal file: C:/harman/FPGA_Harman-1/uart_0318_exam/uart_0318_exam.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source TOP_UART.tcl -notrace
