HelpInfo,C:\Microsemi\Libero_v11.6\Synopsys\fpga_J-2015.03M-3\lib\html,fpgahelp.qhc,errormessages.mp,C:\Microsemi\Libero_v11.6\Synopsys\fpga_J-2015.03M-3\bin\mbin\assistant
Implementation;Synthesis;RootName:geiger_integration
Implementation;Synthesis|| CG360 ||@W:No assignment to wire CLK_10HZ_OUT||geiger_integration.srr(46);liberoaction://cross_probe/hdl/file/'C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Ball_Avionics\synthesis\geiger_integration.srr'/linenumber/46||clock_div_1MHZ_100KHZ.v(16);liberoaction://cross_probe/hdl/file/'C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Ball_Avionics\hdl\clock_div_1MHZ_100KHZ.v'/linenumber/16
Implementation;Synthesis|| CS142 ||@W:Range of port G_DATA_STACK in port declaration and body are different.||geiger_integration.srr(50);liberoaction://cross_probe/hdl/file/'C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Ball_Avionics\synthesis\geiger_integration.srr'/linenumber/50||geig_data_handling.v(13);liberoaction://cross_probe/hdl/file/'C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Ball_Avionics\hdl\geig_data_handling.v'/linenumber/13
Implementation;Synthesis|| CL265 ||@W:Pruning bit 1 of shift_reg[1:0] -- not in use ...||geiger_integration.srr(51);liberoaction://cross_probe/hdl/file/'C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Ball_Avionics\synthesis\geiger_integration.srr'/linenumber/51||geig_data_handling.v(44);liberoaction://cross_probe/hdl/file/'C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Ball_Avionics\hdl\geig_data_handling.v'/linenumber/44
Implementation;Synthesis|| CL113 ||@W:Feedback mux created for signal ID_GEIG[7:0].||geiger_integration.srr(53);liberoaction://cross_probe/hdl/file/'C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Ball_Avionics\synthesis\geiger_integration.srr'/linenumber/53||geig_data_handling.v(23);liberoaction://cross_probe/hdl/file/'C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Ball_Avionics\hdl\geig_data_handling.v'/linenumber/23
Implementation;Synthesis|| CL250 ||@W:All reachable assignments to ID_GEIG[7] assign 0, register removed by optimization||geiger_integration.srr(54);liberoaction://cross_probe/hdl/file/'C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Ball_Avionics\synthesis\geiger_integration.srr'/linenumber/54||geig_data_handling.v(23);liberoaction://cross_probe/hdl/file/'C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Ball_Avionics\hdl\geig_data_handling.v'/linenumber/23
Implementation;Synthesis|| CL251 ||@W:All reachable assignments to ID_GEIG[6] assign 1, register removed by optimization||geiger_integration.srr(55);liberoaction://cross_probe/hdl/file/'C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Ball_Avionics\synthesis\geiger_integration.srr'/linenumber/55||geig_data_handling.v(23);liberoaction://cross_probe/hdl/file/'C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Ball_Avionics\hdl\geig_data_handling.v'/linenumber/23
Implementation;Synthesis|| CL250 ||@W:All reachable assignments to ID_GEIG[5:3] assign 0, register removed by optimization||geiger_integration.srr(56);liberoaction://cross_probe/hdl/file/'C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Ball_Avionics\synthesis\geiger_integration.srr'/linenumber/56||geig_data_handling.v(23);liberoaction://cross_probe/hdl/file/'C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Ball_Avionics\hdl\geig_data_handling.v'/linenumber/23
Implementation;Synthesis|| CL251 ||@W:All reachable assignments to ID_GEIG[2:0] assign 1, register removed by optimization||geiger_integration.srr(57);liberoaction://cross_probe/hdl/file/'C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Ball_Avionics\synthesis\geiger_integration.srr'/linenumber/57||geig_data_handling.v(23);liberoaction://cross_probe/hdl/file/'C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Ball_Avionics\hdl\geig_data_handling.v'/linenumber/23
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit G_DATA_STACK[3] to a constant 0||geiger_integration.srr(58);liberoaction://cross_probe/hdl/file/'C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Ball_Avionics\synthesis\geiger_integration.srr'/linenumber/58||geig_data_handling.v(23);liberoaction://cross_probe/hdl/file/'C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Ball_Avionics\hdl\geig_data_handling.v'/linenumber/23
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit G_DATA_STACK[4] to a constant 0||geiger_integration.srr(59);liberoaction://cross_probe/hdl/file/'C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Ball_Avionics\synthesis\geiger_integration.srr'/linenumber/59||geig_data_handling.v(23);liberoaction://cross_probe/hdl/file/'C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Ball_Avionics\hdl\geig_data_handling.v'/linenumber/23
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit G_DATA_STACK[5] to a constant 0||geiger_integration.srr(60);liberoaction://cross_probe/hdl/file/'C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Ball_Avionics\synthesis\geiger_integration.srr'/linenumber/60||geig_data_handling.v(23);liberoaction://cross_probe/hdl/file/'C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Ball_Avionics\hdl\geig_data_handling.v'/linenumber/23
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit G_DATA_STACK[7] to a constant 0||geiger_integration.srr(61);liberoaction://cross_probe/hdl/file/'C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Ball_Avionics\synthesis\geiger_integration.srr'/linenumber/61||geig_data_handling.v(23);liberoaction://cross_probe/hdl/file/'C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Ball_Avionics\hdl\geig_data_handling.v'/linenumber/23
Implementation;Synthesis|| CL260 ||@W:Pruning register bit 7 of G_DATA_STACK[47:0] ||geiger_integration.srr(62);liberoaction://cross_probe/hdl/file/'C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Ball_Avionics\synthesis\geiger_integration.srr'/linenumber/62||geig_data_handling.v(23);liberoaction://cross_probe/hdl/file/'C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Ball_Avionics\hdl\geig_data_handling.v'/linenumber/23
Implementation;Synthesis|| CL279 ||@W:Pruning register bits 5 to 3 of G_DATA_STACK[47:0] ||geiger_integration.srr(64);liberoaction://cross_probe/hdl/file/'C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Ball_Avionics\synthesis\geiger_integration.srr'/linenumber/64||geig_data_handling.v(23);liberoaction://cross_probe/hdl/file/'C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Ball_Avionics\hdl\geig_data_handling.v'/linenumber/23
Implementation;Synthesis|| CS142 ||@W:Range of port TIMESTAMP in port declaration and body are different.||geiger_integration.srr(74);liberoaction://cross_probe/hdl/file/'C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Ball_Avionics\synthesis\geiger_integration.srr'/linenumber/74||timestamp.v(13);liberoaction://cross_probe/hdl/file/'C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Ball_Avionics\hdl\timestamp.v'/linenumber/13
Implementation;Synthesis|| CL168 ||@W:Pruning instance clock_div_1MHZ_100KHZ_0 -- not in use ...||geiger_integration.srr(77);liberoaction://cross_probe/hdl/file/'C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Ball_Avionics\synthesis\geiger_integration.srr'/linenumber/77||geiger_integration.v(120);liberoaction://cross_probe/hdl/file/'C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Ball_Avionics\component\work\geiger_integration\geiger_integration.v'/linenumber/120
Implementation;Synthesis|| CL279 ||@W:Pruning register bits 2 to 1 of G_DATA_STACK[2:0] ||geiger_integration.srr(79);liberoaction://cross_probe/hdl/file/'C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Ball_Avionics\synthesis\geiger_integration.srr'/linenumber/79||geig_data_handling.v(23);liberoaction://cross_probe/hdl/file/'C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Ball_Avionics\hdl\geig_data_handling.v'/linenumber/23
Implementation;Synthesis|| MT530 ||@W:Found inferred clock clock_div_1MHZ_10HZ|clk_out_inferred_clock which controls 76 sequential elements including geig_data_handling_0.min_counter[9:0]. This clock has no specified timing constraint which may adversely impact design performance. ||geiger_integration.srr(148);liberoaction://cross_probe/hdl/file/'C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Ball_Avionics\synthesis\geiger_integration.srr'/linenumber/148||geig_data_handling.v(23);liberoaction://cross_probe/hdl/file/'c:\users\scott\documents\docs\school\senior\projects\libero\ball_avionics\hdl\geig_data_handling.v'/linenumber/23
Implementation;Synthesis|| MT530 ||@W:Found inferred clock CLK_1MHZ|GLA_inferred_clock which controls 143 sequential elements including clock_div_1MHZ_10HZ_0.counter[16:0]. This clock has no specified timing constraint which may adversely impact design performance. ||geiger_integration.srr(149);liberoaction://cross_probe/hdl/file/'C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Ball_Avionics\synthesis\geiger_integration.srr'/linenumber/149||clock_div_1mhz_10hz.v(22);liberoaction://cross_probe/hdl/file/'c:\users\scott\documents\docs\school\senior\projects\libero\ball_avionics\hdl\clock_div_1mhz_10hz.v'/linenumber/22
Implementation;Synthesis|| BN132 ||@W:Removing sequential instance geig_data_handling_0.G_DATA_STACK_1[6],  because it is equivalent to instance geig_data_handling_0.G_DATA_STACK_1[0]||geiger_integration.srr(185);liberoaction://cross_probe/hdl/file/'C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Ball_Avionics\synthesis\geiger_integration.srr'/linenumber/185||geig_data_handling.v(23);liberoaction://cross_probe/hdl/file/'c:\users\scott\documents\docs\school\senior\projects\libero\ball_avionics\hdl\geig_data_handling.v'/linenumber/23
Implementation;Synthesis|| MO160 ||@W:Register bit data_prev[7] is always 0, optimizing ...||geiger_integration.srr(192);liberoaction://cross_probe/hdl/file/'C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Ball_Avionics\synthesis\geiger_integration.srr'/linenumber/192||test_harness_geiger_stack.v(41);liberoaction://cross_probe/hdl/file/'c:\users\scott\documents\docs\school\senior\projects\libero\ball_avionics\hdl\test_harness_geiger_stack.v'/linenumber/41
Implementation;Synthesis|| MO160 ||@W:Register bit data_prev[5] is always 0, optimizing ...||geiger_integration.srr(193);liberoaction://cross_probe/hdl/file/'C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Ball_Avionics\synthesis\geiger_integration.srr'/linenumber/193||test_harness_geiger_stack.v(41);liberoaction://cross_probe/hdl/file/'c:\users\scott\documents\docs\school\senior\projects\libero\ball_avionics\hdl\test_harness_geiger_stack.v'/linenumber/41
Implementation;Synthesis|| MO160 ||@W:Register bit data_prev[4] is always 0, optimizing ...||geiger_integration.srr(194);liberoaction://cross_probe/hdl/file/'C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Ball_Avionics\synthesis\geiger_integration.srr'/linenumber/194||test_harness_geiger_stack.v(41);liberoaction://cross_probe/hdl/file/'c:\users\scott\documents\docs\school\senior\projects\libero\ball_avionics\hdl\test_harness_geiger_stack.v'/linenumber/41
Implementation;Synthesis|| MO160 ||@W:Register bit data_prev[3] is always 0, optimizing ...||geiger_integration.srr(195);liberoaction://cross_probe/hdl/file/'C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Ball_Avionics\synthesis\geiger_integration.srr'/linenumber/195||test_harness_geiger_stack.v(41);liberoaction://cross_probe/hdl/file/'c:\users\scott\documents\docs\school\senior\projects\libero\ball_avionics\hdl\test_harness_geiger_stack.v'/linenumber/41
Implementation;Synthesis|| MT420 ||@W:Found inferred clock clock_div_1MHZ_10HZ|clk_out_inferred_clock with period 10.00ns. Please declare a user-defined clock on object "n:clock_div_1MHZ_10HZ_0.clk_out"||geiger_integration.srr(283);liberoaction://cross_probe/hdl/file/'C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Ball_Avionics\synthesis\geiger_integration.srr'/linenumber/283||null;null
Implementation;Synthesis|| MT420 ||@W:Found inferred clock CLK_1MHZ|GLA_inferred_clock with period 10.00ns. Please declare a user-defined clock on object "n:CLK_1MHZ_0.GLA"||geiger_integration.srr(285);liberoaction://cross_probe/hdl/file/'C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Ball_Avionics\synthesis\geiger_integration.srr'/linenumber/285||null;null
Implementation;Synthesis|| MT320 ||@N: Timing report estimates place and route data. Please look at the place and route timing report for final timing.||geiger_integration.srr(302);liberoaction://cross_probe/hdl/file/'C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Ball_Avionics\synthesis\geiger_integration.srr'/linenumber/302||null;null
Implementation;Synthesis|| MT322 ||@N: Clock constraints cover only FF-to-FF paths associated with the clock.||geiger_integration.srr(304);liberoaction://cross_probe/hdl/file/'C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Ball_Avionics\synthesis\geiger_integration.srr'/linenumber/304||null;null
Implementation;Synthesis||(null)||Please refer to the log file for details about 26 Warning(s)||geiger_integration.srr;liberoaction://open_report/file/geiger_integration.srr||(null);(null)
Implementation;Compile;RootName:geiger_integration
Implementation;Compile||(null)||Please refer to the log file for details about 6 Warning(s) , 2 Info(s)||geiger_integration_compile_log.rpt;liberoaction://open_report/file/geiger_integration_compile_log.rpt||(null);(null)
Implementation;Place and Route;RootName:geiger_integration
Implementation;Place and Route||(null)||Please refer to the log file for details about 1 Info(s)||geiger_integration_placeroute_log.rpt;liberoaction://open_report/file/geiger_integration_placeroute_log.rpt||(null);(null)
Implementation;Generate Bitstream;RootName:geiger_integration
Implementation;Generate Bitstream||(null)||Please refer to the log file for details about 1 Info(s)||geiger_integration_prgdata_log.rpt;liberoaction://open_report/file/geiger_integration_prgdata_log.rpt||(null);(null)
