// Seed: 3305980464
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  inout wire id_6;
  input wire id_5;
  input wire id_4;
  input wire id_3;
  output wire id_2;
  inout wire id_1;
  assign id_6 = id_4;
endmodule
module module_1 #(
    parameter id_2 = 32'd86,
    parameter id_3 = 32'd69
) (
    id_1,
    _id_2,
    _id_3
);
  inout wire _id_3;
  input wire _id_2;
  input logic [7:0] id_1;
  parameter id_4 = -1'h0;
  module_0 modCall_1 (
      id_4,
      id_4,
      id_4,
      id_4,
      id_4,
      id_4
  );
  wire id_5;
  logic [id_3 : id_3] id_6;
endmodule
