
*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 25000000
Simulation Instructions: 25000000
Number of CPUs: 1
Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Rate: 3200 MT/s

VirtualMemory physical capacity: 8588881920 num_ppages: 2096895
VirtualMemory page size: 4096 log2_page_size: 12

CPU 0 runs /home/vedant/Practicals/AdvanceCA/Assignments/Assignment2/traces/603.bwaves_s-1740B.champsimtrace.xz
CPU 0 Bimodal branch predictor
Basic BTB sets: 1024 ways: 8 indirect buffer size: 4096 RAS size: 64
cpu0_L2C Stream prefetcher
WARNING: The extended signature CACHE::prefetch_line(ip, base_addr, pf_addr, fill_this_level, prefetch_metadata) is deprecated.
WARNING: Use CACHE::prefetch_line(pf_addr, fill_this_level, prefetch_metadata) instead.
Heartbeat CPU 0 instructions: 10000001 cycles: 3642288 heartbeat IPC: 2.74553 cumulative IPC: 2.74553 (Simulation time: 0 hr 0 min 56 sec) 
Heartbeat CPU 0 instructions: 20000001 cycles: 7284434 heartbeat IPC: 2.74563 cumulative IPC: 2.74558 (Simulation time: 0 hr 1 min 49 sec) 

Warmup complete CPU 0 instructions: 25000001 cycles: 9105488 (Simulation time: 0 hr 2 min 20 sec) 

Heartbeat CPU 0 instructions: 30000003 cycles: 23424854 heartbeat IPC: 0.619563 cumulative IPC: 0.349178 (Simulation time: 0 hr 4 min 18 sec) 
Heartbeat CPU 0 instructions: 40000001 cycles: 52058027 heartbeat IPC: 0.349245 cumulative IPC: 0.349223 (Simulation time: 0 hr 6 min 45 sec) 
Heartbeat CPU 0 instructions: 50000001 cycles: 80688908 heartbeat IPC: 0.349273 cumulative IPC: 0.349243 (Simulation time: 0 hr 8 min 47 sec) 
Finished CPU 0 instructions: 25000000 cycles: 71583420 cumulative IPC: 0.349243 (Simulation time: 0 hr 8 min 47 sec) 

ChampSim completed all CPUs

Region of Interest Statistics

CPU 0 cumulative IPC: 0.349243 instructions: 25000000 cycles: 71583420
cpu0_DTLB TOTAL     ACCESS:    7858842  HIT:    7829635  MISS:      29207
cpu0_DTLB LOAD      ACCESS:    7303313  HIT:    7278972  MISS:      24341
cpu0_DTLB RFO       ACCESS:     555529  HIT:     550663  MISS:       4866
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 73.6711 cycles
cpu0_ITLB TOTAL     ACCESS:    2204009  HIT:    2204009  MISS:          0
cpu0_ITLB LOAD      ACCESS:    2204009  HIT:    2204009  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu0_STLB TOTAL     ACCESS:      29207  HIT:      21783  MISS:       7424
cpu0_STLB LOAD      ACCESS:      24341  HIT:      17107  MISS:       7234
cpu0_STLB RFO       ACCESS:       4866  HIT:       4676  MISS:        190
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 253.636 cycles
cpu0_L1D TOTAL     ACCESS:    7902888  HIT:    7402636  MISS:     500252
cpu0_L1D LOAD      ACCESS:    6506438  HIT:    6018811  MISS:     487627
cpu0_L1D RFO       ACCESS:    1389026  HIT:    1376845  MISS:      12181
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TRANSLATION ACCESS:       7424  HIT:       6980  MISS:        444
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 1159.29 cycles
cpu0_L2C TOTAL     ACCESS:    1418702  HIT:     922557  MISS:     496145
cpu0_L2C LOAD      ACCESS:     487627  HIT:      24517  MISS:     463110
cpu0_L2C RFO       ACCESS:      12181  HIT:          0  MISS:      12181
cpu0_L2C PREFETCH  ACCESS:     906083  HIT:     885247  MISS:      20836
cpu0_L2C WRITEBACK ACCESS:      12367  HIT:      12367  MISS:          0
cpu0_L2C TRANSLATION ACCESS:        444  HIT:        426  MISS:         18
cpu0_L2C PREFETCH  REQUESTED:     988599  ISSUED:     932927  USEFUL:      20838  USELESS:          5
cpu0_L2C AVERAGE MISS LATENCY: 1189.35 cycles
LLC TOTAL     ACCESS:     531174  HIT:      34400  MISS:     496774
LLC LOAD      ACCESS:     463110  HIT:        221  MISS:     462889
LLC RFO       ACCESS:      12181  HIT:          0  MISS:      12181
LLC PREFETCH  ACCESS:      43656  HIT:      21970  MISS:      21686
LLC WRITEBACK ACCESS:      12209  HIT:      12206  MISS:          3
LLC TRANSLATION ACCESS:         18  HIT:          3  MISS:         15
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 1202.29 cycles

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:       4059  ROW_BUFFER_MISS:     492712
 DBUS AVG_CONGESTED_CYCLE:    3.99859
 WQ ROW_BUFFER_HIT:       2841  ROW_BUFFER_MISS:       9623  FULL:          0


CPU 0 Branch Prediction Accuracy: 62.4635% MPKI: 9.3696 Average ROB Occupancy at Mispredict: 291.159
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 9.3696
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0

