{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1637053509867 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1637053509877 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 16 11:05:09 2021 " "Processing started: Tue Nov 16 11:05:09 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1637053509877 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637053509877 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off top -c top " "Command: quartus_map --read_settings_files=on --write_settings_files=off top -c top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637053509877 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1637053510587 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1637053510587 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "tsb.v(12) " "Verilog HDL warning at tsb.v(12): extended using \"x\" or \"z\"" {  } { { "../hdl/regFile/tsb.v" "" { Text "G:/VP/hdl/regFile/tsb.v" 12 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1637053520791 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/vp/hdl/regfile/tsb.v 1 1 " "Found 1 design units, including 1 entities, in source file /vp/hdl/regfile/tsb.v" { { "Info" "ISGN_ENTITY_NAME" "1 tsb " "Found entity 1: tsb" {  } { { "../hdl/regFile/tsb.v" "" { Text "G:/VP/hdl/regFile/tsb.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637053520798 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637053520798 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/vp/hdl/regfile/regfile.v 1 1 " "Found 1 design units, including 1 entities, in source file /vp/hdl/regfile/regfile.v" { { "Info" "ISGN_ENTITY_NAME" "1 regFile " "Found entity 1: regFile" {  } { { "../hdl/regFile/regFile.v" "" { Text "G:/VP/hdl/regFile/regFile.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637053520823 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637053520823 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/vp/hdl/regfile/reg.v 1 1 " "Found 1 design units, including 1 entities, in source file /vp/hdl/regfile/reg.v" { { "Info" "ISGN_ENTITY_NAME" "1 regGen " "Found entity 1: regGen" {  } { { "../hdl/regFile/reg.v" "" { Text "G:/VP/hdl/regFile/reg.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637053520832 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637053520832 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/vp/hdl/regfile/dcd3x8.v 1 1 " "Found 1 design units, including 1 entities, in source file /vp/hdl/regfile/dcd3x8.v" { { "Info" "ISGN_ENTITY_NAME" "1 dcd3x8 " "Found entity 1: dcd3x8" {  } { { "../hdl/regFile/dcd3x8.v" "" { Text "G:/VP/hdl/regFile/dcd3x8.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637053520832 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637053520832 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/vp/hdl/mem/ram.v 1 1 " "Found 1 design units, including 1 entities, in source file /vp/hdl/mem/ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 ram " "Found entity 1: ram" {  } { { "../hdl/Mem/ram.v" "" { Text "G:/VP/hdl/Mem/ram.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637053520857 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637053520857 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/vp/hdl/mem/irom.v 1 1 " "Found 1 design units, including 1 entities, in source file /vp/hdl/mem/irom.v" { { "Info" "ISGN_ENTITY_NAME" "1 irom " "Found entity 1: irom" {  } { { "../hdl/Mem/irom.v" "" { Text "G:/VP/hdl/Mem/irom.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637053520863 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637053520863 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/vp/hdl/mem/ctr.v 1 1 " "Found 1 design units, including 1 entities, in source file /vp/hdl/mem/ctr.v" { { "Info" "ISGN_ENTITY_NAME" "1 ctr " "Found entity 1: ctr" {  } { { "../hdl/Mem/ctr.v" "" { Text "G:/VP/hdl/Mem/ctr.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637053520863 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637053520863 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "shReg.v(16) " "Verilog HDL information at shReg.v(16): always construct contains both blocking and non-blocking assignments" {  } { { "../hdl/ALU/shReg.v" "" { Text "G:/VP/hdl/ALU/shReg.v" 16 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1637053520878 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/vp/hdl/alu/shreg.v 1 1 " "Found 1 design units, including 1 entities, in source file /vp/hdl/alu/shreg.v" { { "Info" "ISGN_ENTITY_NAME" "1 shReg " "Found entity 1: shReg" {  } { { "../hdl/ALU/shReg.v" "" { Text "G:/VP/hdl/ALU/shReg.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637053520878 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637053520878 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/vp/hdl/alu/fa.v 1 1 " "Found 1 design units, including 1 entities, in source file /vp/hdl/alu/fa.v" { { "Info" "ISGN_ENTITY_NAME" "1 FA " "Found entity 1: FA" {  } { { "../hdl/ALU/FA.v" "" { Text "G:/VP/hdl/ALU/FA.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637053520888 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637053520888 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/vp/hdl/alu/alu.v 1 1 " "Found 1 design units, including 1 entities, in source file /vp/hdl/alu/alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "../hdl/ALU/ALU.v" "" { Text "G:/VP/hdl/ALU/ALU.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637053520888 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637053520888 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "topProc.v(152) " "Verilog HDL warning at topProc.v(152): extended using \"x\" or \"z\"" {  } { { "../hdl/topProc.v" "" { Text "G:/VP/hdl/topProc.v" 152 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1637053520888 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/vp/hdl/topproc.v 1 1 " "Found 1 design units, including 1 entities, in source file /vp/hdl/topproc.v" { { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "../hdl/topProc.v" "" { Text "G:/VP/hdl/topProc.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637053520888 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637053520888 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/vp/hdl/jmpctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file /vp/hdl/jmpctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 jmpCtrl " "Found entity 1: jmpCtrl" {  } { { "../hdl/jmpCtrl.v" "" { Text "G:/VP/hdl/jmpCtrl.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637053520908 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637053520908 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "NOT ../hdl/ALU/ALU.v 18 ctrlUnit.v(72) " "Verilog HDL macro warning at ctrlUnit.v(72): overriding existing definition for macro \"NOT\", which was defined in \"../hdl/ALU/ALU.v\", line 18" {  } { { "../hdl/ctrlUnit.v" "" { Text "G:/VP/hdl/ctrlUnit.v" 72 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Analysis & Synthesis" 0 -1 1637053520908 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "AND ../hdl/ALU/ALU.v 19 ctrlUnit.v(85) " "Verilog HDL macro warning at ctrlUnit.v(85): overriding existing definition for macro \"AND\", which was defined in \"../hdl/ALU/ALU.v\", line 19" {  } { { "../hdl/ctrlUnit.v" "" { Text "G:/VP/hdl/ctrlUnit.v" 85 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Analysis & Synthesis" 0 -1 1637053520908 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "OR ../hdl/ALU/ALU.v 20 ctrlUnit.v(86) " "Verilog HDL macro warning at ctrlUnit.v(86): overriding existing definition for macro \"OR\", which was defined in \"../hdl/ALU/ALU.v\", line 20" {  } { { "../hdl/ctrlUnit.v" "" { Text "G:/VP/hdl/ctrlUnit.v" 86 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Analysis & Synthesis" 0 -1 1637053520908 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "XOR ../hdl/ALU/ALU.v 21 ctrlUnit.v(87) " "Verilog HDL macro warning at ctrlUnit.v(87): overriding existing definition for macro \"XOR\", which was defined in \"../hdl/ALU/ALU.v\", line 21" {  } { { "../hdl/ctrlUnit.v" "" { Text "G:/VP/hdl/ctrlUnit.v" 87 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Analysis & Synthesis" 0 -1 1637053520908 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "XNOR ../hdl/ALU/ALU.v 22 ctrlUnit.v(88) " "Verilog HDL macro warning at ctrlUnit.v(88): overriding existing definition for macro \"XNOR\", which was defined in \"../hdl/ALU/ALU.v\", line 22" {  } { { "../hdl/ctrlUnit.v" "" { Text "G:/VP/hdl/ctrlUnit.v" 88 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Analysis & Synthesis" 0 -1 1637053520908 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "NOR ../hdl/ALU/ALU.v 23 ctrlUnit.v(89) " "Verilog HDL macro warning at ctrlUnit.v(89): overriding existing definition for macro \"NOR\", which was defined in \"../hdl/ALU/ALU.v\", line 23" {  } { { "../hdl/ctrlUnit.v" "" { Text "G:/VP/hdl/ctrlUnit.v" 89 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Analysis & Synthesis" 0 -1 1637053520908 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "NAND ../hdl/ALU/ALU.v 24 ctrlUnit.v(90) " "Verilog HDL macro warning at ctrlUnit.v(90): overriding existing definition for macro \"NAND\", which was defined in \"../hdl/ALU/ALU.v\", line 24" {  } { { "../hdl/ctrlUnit.v" "" { Text "G:/VP/hdl/ctrlUnit.v" 90 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Analysis & Synthesis" 0 -1 1637053520917 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "ADD ../hdl/ALU/ALU.v 27 ctrlUnit.v(91) " "Verilog HDL macro warning at ctrlUnit.v(91): overriding existing definition for macro \"ADD\", which was defined in \"../hdl/ALU/ALU.v\", line 27" {  } { { "../hdl/ctrlUnit.v" "" { Text "G:/VP/hdl/ctrlUnit.v" 91 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Analysis & Synthesis" 0 -1 1637053520917 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "SUB ../hdl/ALU/ALU.v 28 ctrlUnit.v(92) " "Verilog HDL macro warning at ctrlUnit.v(92): overriding existing definition for macro \"SUB\", which was defined in \"../hdl/ALU/ALU.v\", line 28" {  } { { "../hdl/ctrlUnit.v" "" { Text "G:/VP/hdl/ctrlUnit.v" 92 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Analysis & Synthesis" 0 -1 1637053520917 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "MUL ../hdl/ALU/ALU.v 29 ctrlUnit.v(93) " "Verilog HDL macro warning at ctrlUnit.v(93): overriding existing definition for macro \"MUL\", which was defined in \"../hdl/ALU/ALU.v\", line 29" {  } { { "../hdl/ctrlUnit.v" "" { Text "G:/VP/hdl/ctrlUnit.v" 93 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Analysis & Synthesis" 0 -1 1637053520917 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "DIV ../hdl/ALU/ALU.v 30 ctrlUnit.v(94) " "Verilog HDL macro warning at ctrlUnit.v(94): overriding existing definition for macro \"DIV\", which was defined in \"../hdl/ALU/ALU.v\", line 30" {  } { { "../hdl/ctrlUnit.v" "" { Text "G:/VP/hdl/ctrlUnit.v" 94 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Analysis & Synthesis" 0 -1 1637053520917 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "ctrlUnit.v(137) " "Verilog HDL information at ctrlUnit.v(137): always construct contains both blocking and non-blocking assignments" {  } { { "../hdl/ctrlUnit.v" "" { Text "G:/VP/hdl/ctrlUnit.v" 137 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1637053520917 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/vp/hdl/ctrlunit.v 1 1 " "Found 1 design units, including 1 entities, in source file /vp/hdl/ctrlunit.v" { { "Info" "ISGN_ENTITY_NAME" "1 ctrl " "Found entity 1: ctrl" {  } { { "../hdl/ctrlUnit.v" "" { Text "G:/VP/hdl/ctrlUnit.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637053520917 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637053520917 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "hlt topProc.v(94) " "Verilog HDL Implicit Net warning at topProc.v(94): created implicit net for \"hlt\"" {  } { { "../hdl/topProc.v" "" { Text "G:/VP/hdl/topProc.v" 94 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637053520917 ""}
{ "Error" "EVRFX_VERI_ILLEGAL_CONTINUOUS_ASSIGNMENT" "data ram.v(16) " "Verilog HDL Continuous Assignment error at ram.v(16): object \"data\" on left-hand side of assignment must have a net type" {  } { { "../hdl/Mem/ram.v" "" { Text "G:/VP/hdl/Mem/ram.v" 16 0 0 } }  } 0 10219 "Verilog HDL Continuous Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a net type" 0 0 "Analysis & Synthesis" 0 -1 1637053520917 ""}
{ "Error" "EVRFX_VERI_ILLEGAL_CONTINUOUS_ASSIGNMENT" "port ram.v(34) " "Verilog HDL Continuous Assignment error at ram.v(34): object \"port\" on left-hand side of assignment must have a net type" {  } { { "../hdl/Mem/ram.v" "" { Text "G:/VP/hdl/Mem/ram.v" 34 0 0 } }  } 0 10219 "Verilog HDL Continuous Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a net type" 0 0 "Analysis & Synthesis" 0 -1 1637053520917 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "G:/VP/synthesis/output_files/top.map.smsg " "Generated suppressed messages file G:/VP/synthesis/output_files/top.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637053520947 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 13 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 13 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4709 " "Peak virtual memory: 4709 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1637053521047 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Nov 16 11:05:21 2021 " "Processing ended: Tue Nov 16 11:05:21 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1637053521047 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1637053521047 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:26 " "Total CPU time (on all processors): 00:00:26" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1637053521047 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1637053521047 ""}
