
Loading design for application trce from file lcd2r00_lcd2r0.ncd.
Design name: toplcd00
NCD version: 3.3
Vendor:      LATTICE
Device:      LCMXO2-7000HE
Package:     TQFP144
Performance: 5
Loading device for application trce from file 'xo2c7000.nph' in environment: C:/lscc/diamond/3.11_x64/ispfpga.
Package Status:                     Final          Version 1.39.
Performance Hardware Data Status:   Final          Version 34.4.
Setup and Hold Report

--------------------------------------------------------------------------------
Lattice TRACE Report - Setup, Version Diamond (64-bit) 3.11.0.396.4
Tue Apr 28 17:56:59 2020

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2019 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Command line:    trce -v 10 -gt -sethld -sp 5 -sphld m -o lcd2r00_lcd2r0.twr -gui -msgset C:/lscc/diamond/3.11_x64/bin/nt64/Arqui/Practicas/lcd2renglones00/promote.xml lcd2r00_lcd2r0.ncd lcd2r00_lcd2r0.prf 
Design file:     lcd2r00_lcd2r0.ncd
Preference file: lcd2r00_lcd2r0.prf
Device,speed:    LCMXO2-7000HE,5
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

BLOCK ASYNCPATHS
BLOCK RESETPATHS
--------------------------------------------------------------------------------



================================================================================
Preference: FREQUENCY NET "LC00/sclk" 2.080000 MHz ;
            4096 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 465.538ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              LC00/D01/sdiv[10]  (from LC00/sclk +)
   Destination:    FF         Data in        LC00/D01/sdiv[20]  (to LC00/sclk +)

   Delay:              15.081ns  (42.2% logic, 57.8% route), 19 logic levels.

 Constraint Details:

     15.081ns physical path delay LC00/D01/SLICE_6 to LC00/D01/SLICE_1 meets
    480.769ns delay constraint less
      0.000ns skew and
      0.150ns DIN_SET requirement (totaling 480.619ns) by 465.538ns

 Physical Path Details:

      Data path LC00/D01/SLICE_6 to LC00/D01/SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R11C15B.CLK to     R11C15B.Q1 LC00/D01/SLICE_6 (from LC00/sclk)
ROUTE         2     0.911     R11C15B.Q1 to     R10C15C.B1 LC00/D01/sdiv[10]
CTOF_DEL    ---     0.452     R10C15C.B1 to     R10C15C.F1 LC00/D01/SLICE_52
ROUTE         4     0.601     R10C15C.F1 to     R10C15D.A0 LC00/D01/N_24_9
CTOF_DEL    ---     0.452     R10C15D.A0 to     R10C15D.F0 LC00/D01/SLICE_56
ROUTE         1     1.223     R10C15D.F0 to     R10C14C.A0 LC00/D01/sdiv43lto14_i_a2_1
CTOF_DEL    ---     0.452     R10C14C.A0 to     R10C14C.F0 LC00/D01/SLICE_50
ROUTE         1     1.705     R10C14C.F0 to     R10C18D.B1 LC00/D01/sdiv43lt20
CTOF_DEL    ---     0.452     R10C18D.B1 to     R10C18D.F1 LC00/D01/SLICE_42
ROUTE         2     0.392     R10C18D.F1 to     R10C18D.C0 LC00/D01/sdiv43
CTOF_DEL    ---     0.452     R10C18D.C0 to     R10C18D.F0 LC00/D01/SLICE_42
ROUTE         1     1.338     R10C18D.F0 to     R14C18A.A1 LC00/D01/un1_sdiv69_3
CTOF_DEL    ---     0.452     R14C18A.A1 to     R14C18A.F1 LC00/D01/SLICE_34
ROUTE         2     1.226     R14C18A.F1 to     R11C18D.A0 LC00/D01/un1_sdiv69_5
CTOF_DEL    ---     0.452     R11C18D.A0 to     R11C18D.F0 LC00/D01/SLICE_65
ROUTE         1     1.324     R11C18D.F0 to     R11C14A.A0 LC00/D01/un1_sdiv69_i
C0TOFCO_DE  ---     0.905     R11C14A.A0 to    R11C14A.FCO LC00/D01/SLICE_0
ROUTE         1     0.000    R11C14A.FCO to    R11C14B.FCI LC00/D01/un1_sdiv_cry_0
FCITOFCO_D  ---     0.146    R11C14B.FCI to    R11C14B.FCO LC00/D01/SLICE_10
ROUTE         1     0.000    R11C14B.FCO to    R11C14C.FCI LC00/D01/un1_sdiv_cry_2
FCITOFCO_D  ---     0.146    R11C14C.FCI to    R11C14C.FCO LC00/D01/SLICE_9
ROUTE         1     0.000    R11C14C.FCO to    R11C14D.FCI LC00/D01/un1_sdiv_cry_4
FCITOFCO_D  ---     0.146    R11C14D.FCI to    R11C14D.FCO LC00/D01/SLICE_8
ROUTE         1     0.000    R11C14D.FCO to    R11C15A.FCI LC00/D01/un1_sdiv_cry_6
FCITOFCO_D  ---     0.146    R11C15A.FCI to    R11C15A.FCO LC00/D01/SLICE_7
ROUTE         1     0.000    R11C15A.FCO to    R11C15B.FCI LC00/D01/un1_sdiv_cry_8
FCITOFCO_D  ---     0.146    R11C15B.FCI to    R11C15B.FCO LC00/D01/SLICE_6
ROUTE         1     0.000    R11C15B.FCO to    R11C15C.FCI LC00/D01/un1_sdiv_cry_10
FCITOFCO_D  ---     0.146    R11C15C.FCI to    R11C15C.FCO LC00/D01/SLICE_5
ROUTE         1     0.000    R11C15C.FCO to    R11C15D.FCI LC00/D01/un1_sdiv_cry_12
FCITOFCO_D  ---     0.146    R11C15D.FCI to    R11C15D.FCO LC00/D01/SLICE_4
ROUTE         1     0.000    R11C15D.FCO to    R11C16A.FCI LC00/D01/un1_sdiv_cry_14
FCITOFCO_D  ---     0.146    R11C16A.FCI to    R11C16A.FCO LC00/D01/SLICE_3
ROUTE         1     0.000    R11C16A.FCO to    R11C16B.FCI LC00/D01/un1_sdiv_cry_16
FCITOFCO_D  ---     0.146    R11C16B.FCI to    R11C16B.FCO LC00/D01/SLICE_2
ROUTE         1     0.000    R11C16B.FCO to    R11C16C.FCI LC00/D01/un1_sdiv_cry_18
FCITOF1_DE  ---     0.569    R11C16C.FCI to     R11C16C.F1 LC00/D01/SLICE_1
ROUTE         1     0.000     R11C16C.F1 to    R11C16C.DI1 LC00/D01/un1_sdiv[21] (to LC00/sclk)
                  --------
                   15.081   (42.2% logic, 57.8% route), 19 logic levels.

 Clock Skew Details: 

      Source Clock Path LC00/D00/OSCInst0 to LC00/D01/SLICE_6:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     2.216        OSC.OSC to    R11C15B.CLK LC00/sclk
                  --------
                    2.216   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path LC00/D00/OSCInst0 to LC00/D01/SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     2.216        OSC.OSC to    R11C16C.CLK LC00/sclk
                  --------
                    2.216   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 465.569ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              LC00/D01/sdiv[8]  (from LC00/sclk +)
   Destination:    FF         Data in        LC00/D01/sdiv[20]  (to LC00/sclk +)

   Delay:              15.050ns  (42.3% logic, 57.7% route), 19 logic levels.

 Constraint Details:

     15.050ns physical path delay LC00/D01/SLICE_7 to LC00/D01/SLICE_1 meets
    480.769ns delay constraint less
      0.000ns skew and
      0.150ns DIN_SET requirement (totaling 480.619ns) by 465.569ns

 Physical Path Details:

      Data path LC00/D01/SLICE_7 to LC00/D01/SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R11C15A.CLK to     R11C15A.Q1 LC00/D01/SLICE_7 (from LC00/sclk)
ROUTE         2     0.880     R11C15A.Q1 to     R10C15C.A1 LC00/D01/sdiv[8]
CTOF_DEL    ---     0.452     R10C15C.A1 to     R10C15C.F1 LC00/D01/SLICE_52
ROUTE         4     0.601     R10C15C.F1 to     R10C15D.A0 LC00/D01/N_24_9
CTOF_DEL    ---     0.452     R10C15D.A0 to     R10C15D.F0 LC00/D01/SLICE_56
ROUTE         1     1.223     R10C15D.F0 to     R10C14C.A0 LC00/D01/sdiv43lto14_i_a2_1
CTOF_DEL    ---     0.452     R10C14C.A0 to     R10C14C.F0 LC00/D01/SLICE_50
ROUTE         1     1.705     R10C14C.F0 to     R10C18D.B1 LC00/D01/sdiv43lt20
CTOF_DEL    ---     0.452     R10C18D.B1 to     R10C18D.F1 LC00/D01/SLICE_42
ROUTE         2     0.392     R10C18D.F1 to     R10C18D.C0 LC00/D01/sdiv43
CTOF_DEL    ---     0.452     R10C18D.C0 to     R10C18D.F0 LC00/D01/SLICE_42
ROUTE         1     1.338     R10C18D.F0 to     R14C18A.A1 LC00/D01/un1_sdiv69_3
CTOF_DEL    ---     0.452     R14C18A.A1 to     R14C18A.F1 LC00/D01/SLICE_34
ROUTE         2     1.226     R14C18A.F1 to     R11C18D.A0 LC00/D01/un1_sdiv69_5
CTOF_DEL    ---     0.452     R11C18D.A0 to     R11C18D.F0 LC00/D01/SLICE_65
ROUTE         1     1.324     R11C18D.F0 to     R11C14A.A0 LC00/D01/un1_sdiv69_i
C0TOFCO_DE  ---     0.905     R11C14A.A0 to    R11C14A.FCO LC00/D01/SLICE_0
ROUTE         1     0.000    R11C14A.FCO to    R11C14B.FCI LC00/D01/un1_sdiv_cry_0
FCITOFCO_D  ---     0.146    R11C14B.FCI to    R11C14B.FCO LC00/D01/SLICE_10
ROUTE         1     0.000    R11C14B.FCO to    R11C14C.FCI LC00/D01/un1_sdiv_cry_2
FCITOFCO_D  ---     0.146    R11C14C.FCI to    R11C14C.FCO LC00/D01/SLICE_9
ROUTE         1     0.000    R11C14C.FCO to    R11C14D.FCI LC00/D01/un1_sdiv_cry_4
FCITOFCO_D  ---     0.146    R11C14D.FCI to    R11C14D.FCO LC00/D01/SLICE_8
ROUTE         1     0.000    R11C14D.FCO to    R11C15A.FCI LC00/D01/un1_sdiv_cry_6
FCITOFCO_D  ---     0.146    R11C15A.FCI to    R11C15A.FCO LC00/D01/SLICE_7
ROUTE         1     0.000    R11C15A.FCO to    R11C15B.FCI LC00/D01/un1_sdiv_cry_8
FCITOFCO_D  ---     0.146    R11C15B.FCI to    R11C15B.FCO LC00/D01/SLICE_6
ROUTE         1     0.000    R11C15B.FCO to    R11C15C.FCI LC00/D01/un1_sdiv_cry_10
FCITOFCO_D  ---     0.146    R11C15C.FCI to    R11C15C.FCO LC00/D01/SLICE_5
ROUTE         1     0.000    R11C15C.FCO to    R11C15D.FCI LC00/D01/un1_sdiv_cry_12
FCITOFCO_D  ---     0.146    R11C15D.FCI to    R11C15D.FCO LC00/D01/SLICE_4
ROUTE         1     0.000    R11C15D.FCO to    R11C16A.FCI LC00/D01/un1_sdiv_cry_14
FCITOFCO_D  ---     0.146    R11C16A.FCI to    R11C16A.FCO LC00/D01/SLICE_3
ROUTE         1     0.000    R11C16A.FCO to    R11C16B.FCI LC00/D01/un1_sdiv_cry_16
FCITOFCO_D  ---     0.146    R11C16B.FCI to    R11C16B.FCO LC00/D01/SLICE_2
ROUTE         1     0.000    R11C16B.FCO to    R11C16C.FCI LC00/D01/un1_sdiv_cry_18
FCITOF1_DE  ---     0.569    R11C16C.FCI to     R11C16C.F1 LC00/D01/SLICE_1
ROUTE         1     0.000     R11C16C.F1 to    R11C16C.DI1 LC00/D01/un1_sdiv[21] (to LC00/sclk)
                  --------
                   15.050   (42.3% logic, 57.7% route), 19 logic levels.

 Clock Skew Details: 

      Source Clock Path LC00/D00/OSCInst0 to LC00/D01/SLICE_7:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     2.216        OSC.OSC to    R11C15A.CLK LC00/sclk
                  --------
                    2.216   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path LC00/D00/OSCInst0 to LC00/D01/SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     2.216        OSC.OSC to    R11C16C.CLK LC00/sclk
                  --------
                    2.216   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 465.590ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              LC00/D01/sdiv[10]  (from LC00/sclk +)
   Destination:    FF         Data in        LC00/D01/sdiv[19]  (to LC00/sclk +)

   Delay:              15.029ns  (42.0% logic, 58.0% route), 19 logic levels.

 Constraint Details:

     15.029ns physical path delay LC00/D01/SLICE_6 to LC00/D01/SLICE_1 meets
    480.769ns delay constraint less
      0.000ns skew and
      0.150ns DIN_SET requirement (totaling 480.619ns) by 465.590ns

 Physical Path Details:

      Data path LC00/D01/SLICE_6 to LC00/D01/SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R11C15B.CLK to     R11C15B.Q1 LC00/D01/SLICE_6 (from LC00/sclk)
ROUTE         2     0.911     R11C15B.Q1 to     R10C15C.B1 LC00/D01/sdiv[10]
CTOF_DEL    ---     0.452     R10C15C.B1 to     R10C15C.F1 LC00/D01/SLICE_52
ROUTE         4     0.601     R10C15C.F1 to     R10C15D.A0 LC00/D01/N_24_9
CTOF_DEL    ---     0.452     R10C15D.A0 to     R10C15D.F0 LC00/D01/SLICE_56
ROUTE         1     1.223     R10C15D.F0 to     R10C14C.A0 LC00/D01/sdiv43lto14_i_a2_1
CTOF_DEL    ---     0.452     R10C14C.A0 to     R10C14C.F0 LC00/D01/SLICE_50
ROUTE         1     1.705     R10C14C.F0 to     R10C18D.B1 LC00/D01/sdiv43lt20
CTOF_DEL    ---     0.452     R10C18D.B1 to     R10C18D.F1 LC00/D01/SLICE_42
ROUTE         2     0.392     R10C18D.F1 to     R10C18D.C0 LC00/D01/sdiv43
CTOF_DEL    ---     0.452     R10C18D.C0 to     R10C18D.F0 LC00/D01/SLICE_42
ROUTE         1     1.338     R10C18D.F0 to     R14C18A.A1 LC00/D01/un1_sdiv69_3
CTOF_DEL    ---     0.452     R14C18A.A1 to     R14C18A.F1 LC00/D01/SLICE_34
ROUTE         2     1.226     R14C18A.F1 to     R11C18D.A0 LC00/D01/un1_sdiv69_5
CTOF_DEL    ---     0.452     R11C18D.A0 to     R11C18D.F0 LC00/D01/SLICE_65
ROUTE         1     1.324     R11C18D.F0 to     R11C14A.A0 LC00/D01/un1_sdiv69_i
C0TOFCO_DE  ---     0.905     R11C14A.A0 to    R11C14A.FCO LC00/D01/SLICE_0
ROUTE         1     0.000    R11C14A.FCO to    R11C14B.FCI LC00/D01/un1_sdiv_cry_0
FCITOFCO_D  ---     0.146    R11C14B.FCI to    R11C14B.FCO LC00/D01/SLICE_10
ROUTE         1     0.000    R11C14B.FCO to    R11C14C.FCI LC00/D01/un1_sdiv_cry_2
FCITOFCO_D  ---     0.146    R11C14C.FCI to    R11C14C.FCO LC00/D01/SLICE_9
ROUTE         1     0.000    R11C14C.FCO to    R11C14D.FCI LC00/D01/un1_sdiv_cry_4
FCITOFCO_D  ---     0.146    R11C14D.FCI to    R11C14D.FCO LC00/D01/SLICE_8
ROUTE         1     0.000    R11C14D.FCO to    R11C15A.FCI LC00/D01/un1_sdiv_cry_6
FCITOFCO_D  ---     0.146    R11C15A.FCI to    R11C15A.FCO LC00/D01/SLICE_7
ROUTE         1     0.000    R11C15A.FCO to    R11C15B.FCI LC00/D01/un1_sdiv_cry_8
FCITOFCO_D  ---     0.146    R11C15B.FCI to    R11C15B.FCO LC00/D01/SLICE_6
ROUTE         1     0.000    R11C15B.FCO to    R11C15C.FCI LC00/D01/un1_sdiv_cry_10
FCITOFCO_D  ---     0.146    R11C15C.FCI to    R11C15C.FCO LC00/D01/SLICE_5
ROUTE         1     0.000    R11C15C.FCO to    R11C15D.FCI LC00/D01/un1_sdiv_cry_12
FCITOFCO_D  ---     0.146    R11C15D.FCI to    R11C15D.FCO LC00/D01/SLICE_4
ROUTE         1     0.000    R11C15D.FCO to    R11C16A.FCI LC00/D01/un1_sdiv_cry_14
FCITOFCO_D  ---     0.146    R11C16A.FCI to    R11C16A.FCO LC00/D01/SLICE_3
ROUTE         1     0.000    R11C16A.FCO to    R11C16B.FCI LC00/D01/un1_sdiv_cry_16
FCITOFCO_D  ---     0.146    R11C16B.FCI to    R11C16B.FCO LC00/D01/SLICE_2
ROUTE         1     0.000    R11C16B.FCO to    R11C16C.FCI LC00/D01/un1_sdiv_cry_18
FCITOF0_DE  ---     0.517    R11C16C.FCI to     R11C16C.F0 LC00/D01/SLICE_1
ROUTE         1     0.000     R11C16C.F0 to    R11C16C.DI0 LC00/D01/un1_sdiv[20] (to LC00/sclk)
                  --------
                   15.029   (42.0% logic, 58.0% route), 19 logic levels.

 Clock Skew Details: 

      Source Clock Path LC00/D00/OSCInst0 to LC00/D01/SLICE_6:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     2.216        OSC.OSC to    R11C15B.CLK LC00/sclk
                  --------
                    2.216   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path LC00/D00/OSCInst0 to LC00/D01/SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     2.216        OSC.OSC to    R11C16C.CLK LC00/sclk
                  --------
                    2.216   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 465.621ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              LC00/D01/sdiv[8]  (from LC00/sclk +)
   Destination:    FF         Data in        LC00/D01/sdiv[19]  (to LC00/sclk +)

   Delay:              14.998ns  (42.1% logic, 57.9% route), 19 logic levels.

 Constraint Details:

     14.998ns physical path delay LC00/D01/SLICE_7 to LC00/D01/SLICE_1 meets
    480.769ns delay constraint less
      0.000ns skew and
      0.150ns DIN_SET requirement (totaling 480.619ns) by 465.621ns

 Physical Path Details:

      Data path LC00/D01/SLICE_7 to LC00/D01/SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R11C15A.CLK to     R11C15A.Q1 LC00/D01/SLICE_7 (from LC00/sclk)
ROUTE         2     0.880     R11C15A.Q1 to     R10C15C.A1 LC00/D01/sdiv[8]
CTOF_DEL    ---     0.452     R10C15C.A1 to     R10C15C.F1 LC00/D01/SLICE_52
ROUTE         4     0.601     R10C15C.F1 to     R10C15D.A0 LC00/D01/N_24_9
CTOF_DEL    ---     0.452     R10C15D.A0 to     R10C15D.F0 LC00/D01/SLICE_56
ROUTE         1     1.223     R10C15D.F0 to     R10C14C.A0 LC00/D01/sdiv43lto14_i_a2_1
CTOF_DEL    ---     0.452     R10C14C.A0 to     R10C14C.F0 LC00/D01/SLICE_50
ROUTE         1     1.705     R10C14C.F0 to     R10C18D.B1 LC00/D01/sdiv43lt20
CTOF_DEL    ---     0.452     R10C18D.B1 to     R10C18D.F1 LC00/D01/SLICE_42
ROUTE         2     0.392     R10C18D.F1 to     R10C18D.C0 LC00/D01/sdiv43
CTOF_DEL    ---     0.452     R10C18D.C0 to     R10C18D.F0 LC00/D01/SLICE_42
ROUTE         1     1.338     R10C18D.F0 to     R14C18A.A1 LC00/D01/un1_sdiv69_3
CTOF_DEL    ---     0.452     R14C18A.A1 to     R14C18A.F1 LC00/D01/SLICE_34
ROUTE         2     1.226     R14C18A.F1 to     R11C18D.A0 LC00/D01/un1_sdiv69_5
CTOF_DEL    ---     0.452     R11C18D.A0 to     R11C18D.F0 LC00/D01/SLICE_65
ROUTE         1     1.324     R11C18D.F0 to     R11C14A.A0 LC00/D01/un1_sdiv69_i
C0TOFCO_DE  ---     0.905     R11C14A.A0 to    R11C14A.FCO LC00/D01/SLICE_0
ROUTE         1     0.000    R11C14A.FCO to    R11C14B.FCI LC00/D01/un1_sdiv_cry_0
FCITOFCO_D  ---     0.146    R11C14B.FCI to    R11C14B.FCO LC00/D01/SLICE_10
ROUTE         1     0.000    R11C14B.FCO to    R11C14C.FCI LC00/D01/un1_sdiv_cry_2
FCITOFCO_D  ---     0.146    R11C14C.FCI to    R11C14C.FCO LC00/D01/SLICE_9
ROUTE         1     0.000    R11C14C.FCO to    R11C14D.FCI LC00/D01/un1_sdiv_cry_4
FCITOFCO_D  ---     0.146    R11C14D.FCI to    R11C14D.FCO LC00/D01/SLICE_8
ROUTE         1     0.000    R11C14D.FCO to    R11C15A.FCI LC00/D01/un1_sdiv_cry_6
FCITOFCO_D  ---     0.146    R11C15A.FCI to    R11C15A.FCO LC00/D01/SLICE_7
ROUTE         1     0.000    R11C15A.FCO to    R11C15B.FCI LC00/D01/un1_sdiv_cry_8
FCITOFCO_D  ---     0.146    R11C15B.FCI to    R11C15B.FCO LC00/D01/SLICE_6
ROUTE         1     0.000    R11C15B.FCO to    R11C15C.FCI LC00/D01/un1_sdiv_cry_10
FCITOFCO_D  ---     0.146    R11C15C.FCI to    R11C15C.FCO LC00/D01/SLICE_5
ROUTE         1     0.000    R11C15C.FCO to    R11C15D.FCI LC00/D01/un1_sdiv_cry_12
FCITOFCO_D  ---     0.146    R11C15D.FCI to    R11C15D.FCO LC00/D01/SLICE_4
ROUTE         1     0.000    R11C15D.FCO to    R11C16A.FCI LC00/D01/un1_sdiv_cry_14
FCITOFCO_D  ---     0.146    R11C16A.FCI to    R11C16A.FCO LC00/D01/SLICE_3
ROUTE         1     0.000    R11C16A.FCO to    R11C16B.FCI LC00/D01/un1_sdiv_cry_16
FCITOFCO_D  ---     0.146    R11C16B.FCI to    R11C16B.FCO LC00/D01/SLICE_2
ROUTE         1     0.000    R11C16B.FCO to    R11C16C.FCI LC00/D01/un1_sdiv_cry_18
FCITOF0_DE  ---     0.517    R11C16C.FCI to     R11C16C.F0 LC00/D01/SLICE_1
ROUTE         1     0.000     R11C16C.F0 to    R11C16C.DI0 LC00/D01/un1_sdiv[20] (to LC00/sclk)
                  --------
                   14.998   (42.1% logic, 57.9% route), 19 logic levels.

 Clock Skew Details: 

      Source Clock Path LC00/D00/OSCInst0 to LC00/D01/SLICE_7:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     2.216        OSC.OSC to    R11C15A.CLK LC00/sclk
                  --------
                    2.216   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path LC00/D00/OSCInst0 to LC00/D01/SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     2.216        OSC.OSC to    R11C16C.CLK LC00/sclk
                  --------
                    2.216   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 465.684ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              LC00/D01/sdiv[10]  (from LC00/sclk +)
   Destination:    FF         Data in        LC00/D01/sdiv[18]  (to LC00/sclk +)

   Delay:              14.935ns  (41.6% logic, 58.4% route), 18 logic levels.

 Constraint Details:

     14.935ns physical path delay LC00/D01/SLICE_6 to LC00/D01/SLICE_2 meets
    480.769ns delay constraint less
      0.000ns skew and
      0.150ns DIN_SET requirement (totaling 480.619ns) by 465.684ns

 Physical Path Details:

      Data path LC00/D01/SLICE_6 to LC00/D01/SLICE_2:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R11C15B.CLK to     R11C15B.Q1 LC00/D01/SLICE_6 (from LC00/sclk)
ROUTE         2     0.911     R11C15B.Q1 to     R10C15C.B1 LC00/D01/sdiv[10]
CTOF_DEL    ---     0.452     R10C15C.B1 to     R10C15C.F1 LC00/D01/SLICE_52
ROUTE         4     0.601     R10C15C.F1 to     R10C15D.A0 LC00/D01/N_24_9
CTOF_DEL    ---     0.452     R10C15D.A0 to     R10C15D.F0 LC00/D01/SLICE_56
ROUTE         1     1.223     R10C15D.F0 to     R10C14C.A0 LC00/D01/sdiv43lto14_i_a2_1
CTOF_DEL    ---     0.452     R10C14C.A0 to     R10C14C.F0 LC00/D01/SLICE_50
ROUTE         1     1.705     R10C14C.F0 to     R10C18D.B1 LC00/D01/sdiv43lt20
CTOF_DEL    ---     0.452     R10C18D.B1 to     R10C18D.F1 LC00/D01/SLICE_42
ROUTE         2     0.392     R10C18D.F1 to     R10C18D.C0 LC00/D01/sdiv43
CTOF_DEL    ---     0.452     R10C18D.C0 to     R10C18D.F0 LC00/D01/SLICE_42
ROUTE         1     1.338     R10C18D.F0 to     R14C18A.A1 LC00/D01/un1_sdiv69_3
CTOF_DEL    ---     0.452     R14C18A.A1 to     R14C18A.F1 LC00/D01/SLICE_34
ROUTE         2     1.226     R14C18A.F1 to     R11C18D.A0 LC00/D01/un1_sdiv69_5
CTOF_DEL    ---     0.452     R11C18D.A0 to     R11C18D.F0 LC00/D01/SLICE_65
ROUTE         1     1.324     R11C18D.F0 to     R11C14A.A0 LC00/D01/un1_sdiv69_i
C0TOFCO_DE  ---     0.905     R11C14A.A0 to    R11C14A.FCO LC00/D01/SLICE_0
ROUTE         1     0.000    R11C14A.FCO to    R11C14B.FCI LC00/D01/un1_sdiv_cry_0
FCITOFCO_D  ---     0.146    R11C14B.FCI to    R11C14B.FCO LC00/D01/SLICE_10
ROUTE         1     0.000    R11C14B.FCO to    R11C14C.FCI LC00/D01/un1_sdiv_cry_2
FCITOFCO_D  ---     0.146    R11C14C.FCI to    R11C14C.FCO LC00/D01/SLICE_9
ROUTE         1     0.000    R11C14C.FCO to    R11C14D.FCI LC00/D01/un1_sdiv_cry_4
FCITOFCO_D  ---     0.146    R11C14D.FCI to    R11C14D.FCO LC00/D01/SLICE_8
ROUTE         1     0.000    R11C14D.FCO to    R11C15A.FCI LC00/D01/un1_sdiv_cry_6
FCITOFCO_D  ---     0.146    R11C15A.FCI to    R11C15A.FCO LC00/D01/SLICE_7
ROUTE         1     0.000    R11C15A.FCO to    R11C15B.FCI LC00/D01/un1_sdiv_cry_8
FCITOFCO_D  ---     0.146    R11C15B.FCI to    R11C15B.FCO LC00/D01/SLICE_6
ROUTE         1     0.000    R11C15B.FCO to    R11C15C.FCI LC00/D01/un1_sdiv_cry_10
FCITOFCO_D  ---     0.146    R11C15C.FCI to    R11C15C.FCO LC00/D01/SLICE_5
ROUTE         1     0.000    R11C15C.FCO to    R11C15D.FCI LC00/D01/un1_sdiv_cry_12
FCITOFCO_D  ---     0.146    R11C15D.FCI to    R11C15D.FCO LC00/D01/SLICE_4
ROUTE         1     0.000    R11C15D.FCO to    R11C16A.FCI LC00/D01/un1_sdiv_cry_14
FCITOFCO_D  ---     0.146    R11C16A.FCI to    R11C16A.FCO LC00/D01/SLICE_3
ROUTE         1     0.000    R11C16A.FCO to    R11C16B.FCI LC00/D01/un1_sdiv_cry_16
FCITOF1_DE  ---     0.569    R11C16B.FCI to     R11C16B.F1 LC00/D01/SLICE_2
ROUTE         1     0.000     R11C16B.F1 to    R11C16B.DI1 LC00/D01/un1_sdiv[19] (to LC00/sclk)
                  --------
                   14.935   (41.6% logic, 58.4% route), 18 logic levels.

 Clock Skew Details: 

      Source Clock Path LC00/D00/OSCInst0 to LC00/D01/SLICE_6:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     2.216        OSC.OSC to    R11C15B.CLK LC00/sclk
                  --------
                    2.216   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path LC00/D00/OSCInst0 to LC00/D01/SLICE_2:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     2.216        OSC.OSC to    R11C16B.CLK LC00/sclk
                  --------
                    2.216   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 465.715ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              LC00/D01/sdiv[8]  (from LC00/sclk +)
   Destination:    FF         Data in        LC00/D01/sdiv[18]  (to LC00/sclk +)

   Delay:              14.904ns  (41.7% logic, 58.3% route), 18 logic levels.

 Constraint Details:

     14.904ns physical path delay LC00/D01/SLICE_7 to LC00/D01/SLICE_2 meets
    480.769ns delay constraint less
      0.000ns skew and
      0.150ns DIN_SET requirement (totaling 480.619ns) by 465.715ns

 Physical Path Details:

      Data path LC00/D01/SLICE_7 to LC00/D01/SLICE_2:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R11C15A.CLK to     R11C15A.Q1 LC00/D01/SLICE_7 (from LC00/sclk)
ROUTE         2     0.880     R11C15A.Q1 to     R10C15C.A1 LC00/D01/sdiv[8]
CTOF_DEL    ---     0.452     R10C15C.A1 to     R10C15C.F1 LC00/D01/SLICE_52
ROUTE         4     0.601     R10C15C.F1 to     R10C15D.A0 LC00/D01/N_24_9
CTOF_DEL    ---     0.452     R10C15D.A0 to     R10C15D.F0 LC00/D01/SLICE_56
ROUTE         1     1.223     R10C15D.F0 to     R10C14C.A0 LC00/D01/sdiv43lto14_i_a2_1
CTOF_DEL    ---     0.452     R10C14C.A0 to     R10C14C.F0 LC00/D01/SLICE_50
ROUTE         1     1.705     R10C14C.F0 to     R10C18D.B1 LC00/D01/sdiv43lt20
CTOF_DEL    ---     0.452     R10C18D.B1 to     R10C18D.F1 LC00/D01/SLICE_42
ROUTE         2     0.392     R10C18D.F1 to     R10C18D.C0 LC00/D01/sdiv43
CTOF_DEL    ---     0.452     R10C18D.C0 to     R10C18D.F0 LC00/D01/SLICE_42
ROUTE         1     1.338     R10C18D.F0 to     R14C18A.A1 LC00/D01/un1_sdiv69_3
CTOF_DEL    ---     0.452     R14C18A.A1 to     R14C18A.F1 LC00/D01/SLICE_34
ROUTE         2     1.226     R14C18A.F1 to     R11C18D.A0 LC00/D01/un1_sdiv69_5
CTOF_DEL    ---     0.452     R11C18D.A0 to     R11C18D.F0 LC00/D01/SLICE_65
ROUTE         1     1.324     R11C18D.F0 to     R11C14A.A0 LC00/D01/un1_sdiv69_i
C0TOFCO_DE  ---     0.905     R11C14A.A0 to    R11C14A.FCO LC00/D01/SLICE_0
ROUTE         1     0.000    R11C14A.FCO to    R11C14B.FCI LC00/D01/un1_sdiv_cry_0
FCITOFCO_D  ---     0.146    R11C14B.FCI to    R11C14B.FCO LC00/D01/SLICE_10
ROUTE         1     0.000    R11C14B.FCO to    R11C14C.FCI LC00/D01/un1_sdiv_cry_2
FCITOFCO_D  ---     0.146    R11C14C.FCI to    R11C14C.FCO LC00/D01/SLICE_9
ROUTE         1     0.000    R11C14C.FCO to    R11C14D.FCI LC00/D01/un1_sdiv_cry_4
FCITOFCO_D  ---     0.146    R11C14D.FCI to    R11C14D.FCO LC00/D01/SLICE_8
ROUTE         1     0.000    R11C14D.FCO to    R11C15A.FCI LC00/D01/un1_sdiv_cry_6
FCITOFCO_D  ---     0.146    R11C15A.FCI to    R11C15A.FCO LC00/D01/SLICE_7
ROUTE         1     0.000    R11C15A.FCO to    R11C15B.FCI LC00/D01/un1_sdiv_cry_8
FCITOFCO_D  ---     0.146    R11C15B.FCI to    R11C15B.FCO LC00/D01/SLICE_6
ROUTE         1     0.000    R11C15B.FCO to    R11C15C.FCI LC00/D01/un1_sdiv_cry_10
FCITOFCO_D  ---     0.146    R11C15C.FCI to    R11C15C.FCO LC00/D01/SLICE_5
ROUTE         1     0.000    R11C15C.FCO to    R11C15D.FCI LC00/D01/un1_sdiv_cry_12
FCITOFCO_D  ---     0.146    R11C15D.FCI to    R11C15D.FCO LC00/D01/SLICE_4
ROUTE         1     0.000    R11C15D.FCO to    R11C16A.FCI LC00/D01/un1_sdiv_cry_14
FCITOFCO_D  ---     0.146    R11C16A.FCI to    R11C16A.FCO LC00/D01/SLICE_3
ROUTE         1     0.000    R11C16A.FCO to    R11C16B.FCI LC00/D01/un1_sdiv_cry_16
FCITOF1_DE  ---     0.569    R11C16B.FCI to     R11C16B.F1 LC00/D01/SLICE_2
ROUTE         1     0.000     R11C16B.F1 to    R11C16B.DI1 LC00/D01/un1_sdiv[19] (to LC00/sclk)
                  --------
                   14.904   (41.7% logic, 58.3% route), 18 logic levels.

 Clock Skew Details: 

      Source Clock Path LC00/D00/OSCInst0 to LC00/D01/SLICE_7:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     2.216        OSC.OSC to    R11C15A.CLK LC00/sclk
                  --------
                    2.216   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path LC00/D00/OSCInst0 to LC00/D01/SLICE_2:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     2.216        OSC.OSC to    R11C16B.CLK LC00/sclk
                  --------
                    2.216   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 465.736ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              LC00/D01/sdiv[10]  (from LC00/sclk +)
   Destination:    FF         Data in        LC00/D01/sdiv[17]  (to LC00/sclk +)

   Delay:              14.883ns  (41.4% logic, 58.6% route), 18 logic levels.

 Constraint Details:

     14.883ns physical path delay LC00/D01/SLICE_6 to LC00/D01/SLICE_2 meets
    480.769ns delay constraint less
      0.000ns skew and
      0.150ns DIN_SET requirement (totaling 480.619ns) by 465.736ns

 Physical Path Details:

      Data path LC00/D01/SLICE_6 to LC00/D01/SLICE_2:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R11C15B.CLK to     R11C15B.Q1 LC00/D01/SLICE_6 (from LC00/sclk)
ROUTE         2     0.911     R11C15B.Q1 to     R10C15C.B1 LC00/D01/sdiv[10]
CTOF_DEL    ---     0.452     R10C15C.B1 to     R10C15C.F1 LC00/D01/SLICE_52
ROUTE         4     0.601     R10C15C.F1 to     R10C15D.A0 LC00/D01/N_24_9
CTOF_DEL    ---     0.452     R10C15D.A0 to     R10C15D.F0 LC00/D01/SLICE_56
ROUTE         1     1.223     R10C15D.F0 to     R10C14C.A0 LC00/D01/sdiv43lto14_i_a2_1
CTOF_DEL    ---     0.452     R10C14C.A0 to     R10C14C.F0 LC00/D01/SLICE_50
ROUTE         1     1.705     R10C14C.F0 to     R10C18D.B1 LC00/D01/sdiv43lt20
CTOF_DEL    ---     0.452     R10C18D.B1 to     R10C18D.F1 LC00/D01/SLICE_42
ROUTE         2     0.392     R10C18D.F1 to     R10C18D.C0 LC00/D01/sdiv43
CTOF_DEL    ---     0.452     R10C18D.C0 to     R10C18D.F0 LC00/D01/SLICE_42
ROUTE         1     1.338     R10C18D.F0 to     R14C18A.A1 LC00/D01/un1_sdiv69_3
CTOF_DEL    ---     0.452     R14C18A.A1 to     R14C18A.F1 LC00/D01/SLICE_34
ROUTE         2     1.226     R14C18A.F1 to     R11C18D.A0 LC00/D01/un1_sdiv69_5
CTOF_DEL    ---     0.452     R11C18D.A0 to     R11C18D.F0 LC00/D01/SLICE_65
ROUTE         1     1.324     R11C18D.F0 to     R11C14A.A0 LC00/D01/un1_sdiv69_i
C0TOFCO_DE  ---     0.905     R11C14A.A0 to    R11C14A.FCO LC00/D01/SLICE_0
ROUTE         1     0.000    R11C14A.FCO to    R11C14B.FCI LC00/D01/un1_sdiv_cry_0
FCITOFCO_D  ---     0.146    R11C14B.FCI to    R11C14B.FCO LC00/D01/SLICE_10
ROUTE         1     0.000    R11C14B.FCO to    R11C14C.FCI LC00/D01/un1_sdiv_cry_2
FCITOFCO_D  ---     0.146    R11C14C.FCI to    R11C14C.FCO LC00/D01/SLICE_9
ROUTE         1     0.000    R11C14C.FCO to    R11C14D.FCI LC00/D01/un1_sdiv_cry_4
FCITOFCO_D  ---     0.146    R11C14D.FCI to    R11C14D.FCO LC00/D01/SLICE_8
ROUTE         1     0.000    R11C14D.FCO to    R11C15A.FCI LC00/D01/un1_sdiv_cry_6
FCITOFCO_D  ---     0.146    R11C15A.FCI to    R11C15A.FCO LC00/D01/SLICE_7
ROUTE         1     0.000    R11C15A.FCO to    R11C15B.FCI LC00/D01/un1_sdiv_cry_8
FCITOFCO_D  ---     0.146    R11C15B.FCI to    R11C15B.FCO LC00/D01/SLICE_6
ROUTE         1     0.000    R11C15B.FCO to    R11C15C.FCI LC00/D01/un1_sdiv_cry_10
FCITOFCO_D  ---     0.146    R11C15C.FCI to    R11C15C.FCO LC00/D01/SLICE_5
ROUTE         1     0.000    R11C15C.FCO to    R11C15D.FCI LC00/D01/un1_sdiv_cry_12
FCITOFCO_D  ---     0.146    R11C15D.FCI to    R11C15D.FCO LC00/D01/SLICE_4
ROUTE         1     0.000    R11C15D.FCO to    R11C16A.FCI LC00/D01/un1_sdiv_cry_14
FCITOFCO_D  ---     0.146    R11C16A.FCI to    R11C16A.FCO LC00/D01/SLICE_3
ROUTE         1     0.000    R11C16A.FCO to    R11C16B.FCI LC00/D01/un1_sdiv_cry_16
FCITOF0_DE  ---     0.517    R11C16B.FCI to     R11C16B.F0 LC00/D01/SLICE_2
ROUTE         1     0.000     R11C16B.F0 to    R11C16B.DI0 LC00/D01/un1_sdiv[18] (to LC00/sclk)
                  --------
                   14.883   (41.4% logic, 58.6% route), 18 logic levels.

 Clock Skew Details: 

      Source Clock Path LC00/D00/OSCInst0 to LC00/D01/SLICE_6:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     2.216        OSC.OSC to    R11C15B.CLK LC00/sclk
                  --------
                    2.216   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path LC00/D00/OSCInst0 to LC00/D01/SLICE_2:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     2.216        OSC.OSC to    R11C16B.CLK LC00/sclk
                  --------
                    2.216   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 465.764ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              LC00/D01/sdiv[11]  (from LC00/sclk +)
   Destination:    FF         Data in        LC00/D01/sdiv[20]  (to LC00/sclk +)

   Delay:              14.855ns  (42.8% logic, 57.2% route), 19 logic levels.

 Constraint Details:

     14.855ns physical path delay LC00/D01/SLICE_5 to LC00/D01/SLICE_1 meets
    480.769ns delay constraint less
      0.000ns skew and
      0.150ns DIN_SET requirement (totaling 480.619ns) by 465.764ns

 Physical Path Details:

      Data path LC00/D01/SLICE_5 to LC00/D01/SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R11C15C.CLK to     R11C15C.Q0 LC00/D01/SLICE_5 (from LC00/sclk)
ROUTE         2     0.685     R11C15C.Q0 to     R10C15C.C1 LC00/D01/sdiv[11]
CTOF_DEL    ---     0.452     R10C15C.C1 to     R10C15C.F1 LC00/D01/SLICE_52
ROUTE         4     0.601     R10C15C.F1 to     R10C15D.A0 LC00/D01/N_24_9
CTOF_DEL    ---     0.452     R10C15D.A0 to     R10C15D.F0 LC00/D01/SLICE_56
ROUTE         1     1.223     R10C15D.F0 to     R10C14C.A0 LC00/D01/sdiv43lto14_i_a2_1
CTOF_DEL    ---     0.452     R10C14C.A0 to     R10C14C.F0 LC00/D01/SLICE_50
ROUTE         1     1.705     R10C14C.F0 to     R10C18D.B1 LC00/D01/sdiv43lt20
CTOF_DEL    ---     0.452     R10C18D.B1 to     R10C18D.F1 LC00/D01/SLICE_42
ROUTE         2     0.392     R10C18D.F1 to     R10C18D.C0 LC00/D01/sdiv43
CTOF_DEL    ---     0.452     R10C18D.C0 to     R10C18D.F0 LC00/D01/SLICE_42
ROUTE         1     1.338     R10C18D.F0 to     R14C18A.A1 LC00/D01/un1_sdiv69_3
CTOF_DEL    ---     0.452     R14C18A.A1 to     R14C18A.F1 LC00/D01/SLICE_34
ROUTE         2     1.226     R14C18A.F1 to     R11C18D.A0 LC00/D01/un1_sdiv69_5
CTOF_DEL    ---     0.452     R11C18D.A0 to     R11C18D.F0 LC00/D01/SLICE_65
ROUTE         1     1.324     R11C18D.F0 to     R11C14A.A0 LC00/D01/un1_sdiv69_i
C0TOFCO_DE  ---     0.905     R11C14A.A0 to    R11C14A.FCO LC00/D01/SLICE_0
ROUTE         1     0.000    R11C14A.FCO to    R11C14B.FCI LC00/D01/un1_sdiv_cry_0
FCITOFCO_D  ---     0.146    R11C14B.FCI to    R11C14B.FCO LC00/D01/SLICE_10
ROUTE         1     0.000    R11C14B.FCO to    R11C14C.FCI LC00/D01/un1_sdiv_cry_2
FCITOFCO_D  ---     0.146    R11C14C.FCI to    R11C14C.FCO LC00/D01/SLICE_9
ROUTE         1     0.000    R11C14C.FCO to    R11C14D.FCI LC00/D01/un1_sdiv_cry_4
FCITOFCO_D  ---     0.146    R11C14D.FCI to    R11C14D.FCO LC00/D01/SLICE_8
ROUTE         1     0.000    R11C14D.FCO to    R11C15A.FCI LC00/D01/un1_sdiv_cry_6
FCITOFCO_D  ---     0.146    R11C15A.FCI to    R11C15A.FCO LC00/D01/SLICE_7
ROUTE         1     0.000    R11C15A.FCO to    R11C15B.FCI LC00/D01/un1_sdiv_cry_8
FCITOFCO_D  ---     0.146    R11C15B.FCI to    R11C15B.FCO LC00/D01/SLICE_6
ROUTE         1     0.000    R11C15B.FCO to    R11C15C.FCI LC00/D01/un1_sdiv_cry_10
FCITOFCO_D  ---     0.146    R11C15C.FCI to    R11C15C.FCO LC00/D01/SLICE_5
ROUTE         1     0.000    R11C15C.FCO to    R11C15D.FCI LC00/D01/un1_sdiv_cry_12
FCITOFCO_D  ---     0.146    R11C15D.FCI to    R11C15D.FCO LC00/D01/SLICE_4
ROUTE         1     0.000    R11C15D.FCO to    R11C16A.FCI LC00/D01/un1_sdiv_cry_14
FCITOFCO_D  ---     0.146    R11C16A.FCI to    R11C16A.FCO LC00/D01/SLICE_3
ROUTE         1     0.000    R11C16A.FCO to    R11C16B.FCI LC00/D01/un1_sdiv_cry_16
FCITOFCO_D  ---     0.146    R11C16B.FCI to    R11C16B.FCO LC00/D01/SLICE_2
ROUTE         1     0.000    R11C16B.FCO to    R11C16C.FCI LC00/D01/un1_sdiv_cry_18
FCITOF1_DE  ---     0.569    R11C16C.FCI to     R11C16C.F1 LC00/D01/SLICE_1
ROUTE         1     0.000     R11C16C.F1 to    R11C16C.DI1 LC00/D01/un1_sdiv[21] (to LC00/sclk)
                  --------
                   14.855   (42.8% logic, 57.2% route), 19 logic levels.

 Clock Skew Details: 

      Source Clock Path LC00/D00/OSCInst0 to LC00/D01/SLICE_5:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     2.216        OSC.OSC to    R11C15C.CLK LC00/sclk
                  --------
                    2.216   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path LC00/D00/OSCInst0 to LC00/D01/SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     2.216        OSC.OSC to    R11C16C.CLK LC00/sclk
                  --------
                    2.216   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 465.767ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              LC00/D01/sdiv[8]  (from LC00/sclk +)
   Destination:    FF         Data in        LC00/D01/sdiv[17]  (to LC00/sclk +)

   Delay:              14.852ns  (41.5% logic, 58.5% route), 18 logic levels.

 Constraint Details:

     14.852ns physical path delay LC00/D01/SLICE_7 to LC00/D01/SLICE_2 meets
    480.769ns delay constraint less
      0.000ns skew and
      0.150ns DIN_SET requirement (totaling 480.619ns) by 465.767ns

 Physical Path Details:

      Data path LC00/D01/SLICE_7 to LC00/D01/SLICE_2:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R11C15A.CLK to     R11C15A.Q1 LC00/D01/SLICE_7 (from LC00/sclk)
ROUTE         2     0.880     R11C15A.Q1 to     R10C15C.A1 LC00/D01/sdiv[8]
CTOF_DEL    ---     0.452     R10C15C.A1 to     R10C15C.F1 LC00/D01/SLICE_52
ROUTE         4     0.601     R10C15C.F1 to     R10C15D.A0 LC00/D01/N_24_9
CTOF_DEL    ---     0.452     R10C15D.A0 to     R10C15D.F0 LC00/D01/SLICE_56
ROUTE         1     1.223     R10C15D.F0 to     R10C14C.A0 LC00/D01/sdiv43lto14_i_a2_1
CTOF_DEL    ---     0.452     R10C14C.A0 to     R10C14C.F0 LC00/D01/SLICE_50
ROUTE         1     1.705     R10C14C.F0 to     R10C18D.B1 LC00/D01/sdiv43lt20
CTOF_DEL    ---     0.452     R10C18D.B1 to     R10C18D.F1 LC00/D01/SLICE_42
ROUTE         2     0.392     R10C18D.F1 to     R10C18D.C0 LC00/D01/sdiv43
CTOF_DEL    ---     0.452     R10C18D.C0 to     R10C18D.F0 LC00/D01/SLICE_42
ROUTE         1     1.338     R10C18D.F0 to     R14C18A.A1 LC00/D01/un1_sdiv69_3
CTOF_DEL    ---     0.452     R14C18A.A1 to     R14C18A.F1 LC00/D01/SLICE_34
ROUTE         2     1.226     R14C18A.F1 to     R11C18D.A0 LC00/D01/un1_sdiv69_5
CTOF_DEL    ---     0.452     R11C18D.A0 to     R11C18D.F0 LC00/D01/SLICE_65
ROUTE         1     1.324     R11C18D.F0 to     R11C14A.A0 LC00/D01/un1_sdiv69_i
C0TOFCO_DE  ---     0.905     R11C14A.A0 to    R11C14A.FCO LC00/D01/SLICE_0
ROUTE         1     0.000    R11C14A.FCO to    R11C14B.FCI LC00/D01/un1_sdiv_cry_0
FCITOFCO_D  ---     0.146    R11C14B.FCI to    R11C14B.FCO LC00/D01/SLICE_10
ROUTE         1     0.000    R11C14B.FCO to    R11C14C.FCI LC00/D01/un1_sdiv_cry_2
FCITOFCO_D  ---     0.146    R11C14C.FCI to    R11C14C.FCO LC00/D01/SLICE_9
ROUTE         1     0.000    R11C14C.FCO to    R11C14D.FCI LC00/D01/un1_sdiv_cry_4
FCITOFCO_D  ---     0.146    R11C14D.FCI to    R11C14D.FCO LC00/D01/SLICE_8
ROUTE         1     0.000    R11C14D.FCO to    R11C15A.FCI LC00/D01/un1_sdiv_cry_6
FCITOFCO_D  ---     0.146    R11C15A.FCI to    R11C15A.FCO LC00/D01/SLICE_7
ROUTE         1     0.000    R11C15A.FCO to    R11C15B.FCI LC00/D01/un1_sdiv_cry_8
FCITOFCO_D  ---     0.146    R11C15B.FCI to    R11C15B.FCO LC00/D01/SLICE_6
ROUTE         1     0.000    R11C15B.FCO to    R11C15C.FCI LC00/D01/un1_sdiv_cry_10
FCITOFCO_D  ---     0.146    R11C15C.FCI to    R11C15C.FCO LC00/D01/SLICE_5
ROUTE         1     0.000    R11C15C.FCO to    R11C15D.FCI LC00/D01/un1_sdiv_cry_12
FCITOFCO_D  ---     0.146    R11C15D.FCI to    R11C15D.FCO LC00/D01/SLICE_4
ROUTE         1     0.000    R11C15D.FCO to    R11C16A.FCI LC00/D01/un1_sdiv_cry_14
FCITOFCO_D  ---     0.146    R11C16A.FCI to    R11C16A.FCO LC00/D01/SLICE_3
ROUTE         1     0.000    R11C16A.FCO to    R11C16B.FCI LC00/D01/un1_sdiv_cry_16
FCITOF0_DE  ---     0.517    R11C16B.FCI to     R11C16B.F0 LC00/D01/SLICE_2
ROUTE         1     0.000     R11C16B.F0 to    R11C16B.DI0 LC00/D01/un1_sdiv[18] (to LC00/sclk)
                  --------
                   14.852   (41.5% logic, 58.5% route), 18 logic levels.

 Clock Skew Details: 

      Source Clock Path LC00/D00/OSCInst0 to LC00/D01/SLICE_7:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     2.216        OSC.OSC to    R11C15A.CLK LC00/sclk
                  --------
                    2.216   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path LC00/D00/OSCInst0 to LC00/D01/SLICE_2:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     2.216        OSC.OSC to    R11C16B.CLK LC00/sclk
                  --------
                    2.216   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 465.816ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              LC00/D01/sdiv[11]  (from LC00/sclk +)
   Destination:    FF         Data in        LC00/D01/sdiv[19]  (to LC00/sclk +)

   Delay:              14.803ns  (42.6% logic, 57.4% route), 19 logic levels.

 Constraint Details:

     14.803ns physical path delay LC00/D01/SLICE_5 to LC00/D01/SLICE_1 meets
    480.769ns delay constraint less
      0.000ns skew and
      0.150ns DIN_SET requirement (totaling 480.619ns) by 465.816ns

 Physical Path Details:

      Data path LC00/D01/SLICE_5 to LC00/D01/SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R11C15C.CLK to     R11C15C.Q0 LC00/D01/SLICE_5 (from LC00/sclk)
ROUTE         2     0.685     R11C15C.Q0 to     R10C15C.C1 LC00/D01/sdiv[11]
CTOF_DEL    ---     0.452     R10C15C.C1 to     R10C15C.F1 LC00/D01/SLICE_52
ROUTE         4     0.601     R10C15C.F1 to     R10C15D.A0 LC00/D01/N_24_9
CTOF_DEL    ---     0.452     R10C15D.A0 to     R10C15D.F0 LC00/D01/SLICE_56
ROUTE         1     1.223     R10C15D.F0 to     R10C14C.A0 LC00/D01/sdiv43lto14_i_a2_1
CTOF_DEL    ---     0.452     R10C14C.A0 to     R10C14C.F0 LC00/D01/SLICE_50
ROUTE         1     1.705     R10C14C.F0 to     R10C18D.B1 LC00/D01/sdiv43lt20
CTOF_DEL    ---     0.452     R10C18D.B1 to     R10C18D.F1 LC00/D01/SLICE_42
ROUTE         2     0.392     R10C18D.F1 to     R10C18D.C0 LC00/D01/sdiv43
CTOF_DEL    ---     0.452     R10C18D.C0 to     R10C18D.F0 LC00/D01/SLICE_42
ROUTE         1     1.338     R10C18D.F0 to     R14C18A.A1 LC00/D01/un1_sdiv69_3
CTOF_DEL    ---     0.452     R14C18A.A1 to     R14C18A.F1 LC00/D01/SLICE_34
ROUTE         2     1.226     R14C18A.F1 to     R11C18D.A0 LC00/D01/un1_sdiv69_5
CTOF_DEL    ---     0.452     R11C18D.A0 to     R11C18D.F0 LC00/D01/SLICE_65
ROUTE         1     1.324     R11C18D.F0 to     R11C14A.A0 LC00/D01/un1_sdiv69_i
C0TOFCO_DE  ---     0.905     R11C14A.A0 to    R11C14A.FCO LC00/D01/SLICE_0
ROUTE         1     0.000    R11C14A.FCO to    R11C14B.FCI LC00/D01/un1_sdiv_cry_0
FCITOFCO_D  ---     0.146    R11C14B.FCI to    R11C14B.FCO LC00/D01/SLICE_10
ROUTE         1     0.000    R11C14B.FCO to    R11C14C.FCI LC00/D01/un1_sdiv_cry_2
FCITOFCO_D  ---     0.146    R11C14C.FCI to    R11C14C.FCO LC00/D01/SLICE_9
ROUTE         1     0.000    R11C14C.FCO to    R11C14D.FCI LC00/D01/un1_sdiv_cry_4
FCITOFCO_D  ---     0.146    R11C14D.FCI to    R11C14D.FCO LC00/D01/SLICE_8
ROUTE         1     0.000    R11C14D.FCO to    R11C15A.FCI LC00/D01/un1_sdiv_cry_6
FCITOFCO_D  ---     0.146    R11C15A.FCI to    R11C15A.FCO LC00/D01/SLICE_7
ROUTE         1     0.000    R11C15A.FCO to    R11C15B.FCI LC00/D01/un1_sdiv_cry_8
FCITOFCO_D  ---     0.146    R11C15B.FCI to    R11C15B.FCO LC00/D01/SLICE_6
ROUTE         1     0.000    R11C15B.FCO to    R11C15C.FCI LC00/D01/un1_sdiv_cry_10
FCITOFCO_D  ---     0.146    R11C15C.FCI to    R11C15C.FCO LC00/D01/SLICE_5
ROUTE         1     0.000    R11C15C.FCO to    R11C15D.FCI LC00/D01/un1_sdiv_cry_12
FCITOFCO_D  ---     0.146    R11C15D.FCI to    R11C15D.FCO LC00/D01/SLICE_4
ROUTE         1     0.000    R11C15D.FCO to    R11C16A.FCI LC00/D01/un1_sdiv_cry_14
FCITOFCO_D  ---     0.146    R11C16A.FCI to    R11C16A.FCO LC00/D01/SLICE_3
ROUTE         1     0.000    R11C16A.FCO to    R11C16B.FCI LC00/D01/un1_sdiv_cry_16
FCITOFCO_D  ---     0.146    R11C16B.FCI to    R11C16B.FCO LC00/D01/SLICE_2
ROUTE         1     0.000    R11C16B.FCO to    R11C16C.FCI LC00/D01/un1_sdiv_cry_18
FCITOF0_DE  ---     0.517    R11C16C.FCI to     R11C16C.F0 LC00/D01/SLICE_1
ROUTE         1     0.000     R11C16C.F0 to    R11C16C.DI0 LC00/D01/un1_sdiv[20] (to LC00/sclk)
                  --------
                   14.803   (42.6% logic, 57.4% route), 19 logic levels.

 Clock Skew Details: 

      Source Clock Path LC00/D00/OSCInst0 to LC00/D01/SLICE_5:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     2.216        OSC.OSC to    R11C15C.CLK LC00/sclk
                  --------
                    2.216   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path LC00/D00/OSCInst0 to LC00/D01/SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     2.216        OSC.OSC to    R11C16C.CLK LC00/sclk
                  --------
                    2.216   (0.0% logic, 100.0% route), 0 logic levels.

Report:   65.656MHz is the maximum frequency for this preference.

Report Summary
--------------
----------------------------------------------------------------------------
Preference                              |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
FREQUENCY NET "LC00/sclk" 2.080000 MHz  |             |             |
;                                       |    2.080 MHz|   65.656 MHz|  19  
                                        |             |             |
----------------------------------------------------------------------------


All preferences were met.


Clock Domains Analysis
------------------------

Found 2 clocks:

Clock Domain: clk0_c   Source: LC00/D01/SLICE_13.Q0   Loads: 25
   No transfer within this clock domain is found

Clock Domain: LC00/sclk   Source: LC00/D00/OSCInst0.OSC   Loads: 12
   Covered under: FREQUENCY NET "LC00/sclk" 2.080000 MHz ;


Timing summary (Setup):
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 5335 paths, 1 nets, and 449 connections (79.05% coverage)

--------------------------------------------------------------------------------
Lattice TRACE Report - Hold, Version Diamond (64-bit) 3.11.0.396.4
Tue Apr 28 17:56:59 2020

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2019 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Command line:    trce -v 10 -gt -sethld -sp 5 -sphld m -o lcd2r00_lcd2r0.twr -gui -msgset C:/lscc/diamond/3.11_x64/bin/nt64/Arqui/Practicas/lcd2renglones00/promote.xml lcd2r00_lcd2r0.ncd lcd2r00_lcd2r0.prf 
Design file:     lcd2r00_lcd2r0.ncd
Preference file: lcd2r00_lcd2r0.prf
Device,speed:    LCMXO2-7000HE,m
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

BLOCK ASYNCPATHS
BLOCK RESETPATHS
--------------------------------------------------------------------------------



================================================================================
Preference: FREQUENCY NET "LC00/sclk" 2.080000 MHz ;
            4096 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              LC00/D01/sdiv[20]  (from LC00/sclk +)
   Destination:    FF         Data in        LC00/D01/sdiv[20]  (to LC00/sclk +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay LC00/D01/SLICE_1 to LC00/D01/SLICE_1 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path LC00/D01/SLICE_1 to LC00/D01/SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R11C16C.CLK to     R11C16C.Q1 LC00/D01/SLICE_1 (from LC00/sclk)
ROUTE         7     0.132     R11C16C.Q1 to     R11C16C.A1 LC00/D01/sdiv[20]
CTOF_DEL    ---     0.101     R11C16C.A1 to     R11C16C.F1 LC00/D01/SLICE_1
ROUTE         1     0.000     R11C16C.F1 to    R11C16C.DI1 LC00/D01/un1_sdiv[21] (to LC00/sclk)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path LC00/D00/OSCInst0 to LC00/D01/SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     0.894        OSC.OSC to    R11C16C.CLK LC00/sclk
                  --------
                    0.894   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path LC00/D00/OSCInst0 to LC00/D01/SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     0.894        OSC.OSC to    R11C16C.CLK LC00/sclk
                  --------
                    0.894   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              LC00/D01/sdiv[1]  (from LC00/sclk +)
   Destination:    FF         Data in        LC00/D01/sdiv[1]  (to LC00/sclk +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay LC00/D01/SLICE_10 to LC00/D01/SLICE_10 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path LC00/D01/SLICE_10 to LC00/D01/SLICE_10:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R11C14B.CLK to     R11C14B.Q0 LC00/D01/SLICE_10 (from LC00/sclk)
ROUTE         2     0.132     R11C14B.Q0 to     R11C14B.A0 LC00/D01/sdiv[1]
CTOF_DEL    ---     0.101     R11C14B.A0 to     R11C14B.F0 LC00/D01/SLICE_10
ROUTE         1     0.000     R11C14B.F0 to    R11C14B.DI0 LC00/D01/un1_sdiv[2] (to LC00/sclk)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path LC00/D00/OSCInst0 to LC00/D01/SLICE_10:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     0.894        OSC.OSC to    R11C14B.CLK LC00/sclk
                  --------
                    0.894   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path LC00/D00/OSCInst0 to LC00/D01/SLICE_10:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     0.894        OSC.OSC to    R11C14B.CLK LC00/sclk
                  --------
                    0.894   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              LC00/D01/sdiv[0]  (from LC00/sclk +)
   Destination:    FF         Data in        LC00/D01/sdiv[0]  (to LC00/sclk +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay LC00/D01/SLICE_0 to LC00/D01/SLICE_0 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path LC00/D01/SLICE_0 to LC00/D01/SLICE_0:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R11C14A.CLK to     R11C14A.Q1 LC00/D01/SLICE_0 (from LC00/sclk)
ROUTE         2     0.132     R11C14A.Q1 to     R11C14A.A1 LC00/D01/sdiv[0]
CTOF_DEL    ---     0.101     R11C14A.A1 to     R11C14A.F1 LC00/D01/SLICE_0
ROUTE         1     0.000     R11C14A.F1 to    R11C14A.DI1 LC00/D01/un1_sdiv[1] (to LC00/sclk)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path LC00/D00/OSCInst0 to LC00/D01/SLICE_0:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     0.894        OSC.OSC to    R11C14A.CLK LC00/sclk
                  --------
                    0.894   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path LC00/D00/OSCInst0 to LC00/D01/SLICE_0:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     0.894        OSC.OSC to    R11C14A.CLK LC00/sclk
                  --------
                    0.894   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              LC00/D01/sdiv[8]  (from LC00/sclk +)
   Destination:    FF         Data in        LC00/D01/sdiv[8]  (to LC00/sclk +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay LC00/D01/SLICE_7 to LC00/D01/SLICE_7 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path LC00/D01/SLICE_7 to LC00/D01/SLICE_7:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R11C15A.CLK to     R11C15A.Q1 LC00/D01/SLICE_7 (from LC00/sclk)
ROUTE         2     0.132     R11C15A.Q1 to     R11C15A.A1 LC00/D01/sdiv[8]
CTOF_DEL    ---     0.101     R11C15A.A1 to     R11C15A.F1 LC00/D01/SLICE_7
ROUTE         1     0.000     R11C15A.F1 to    R11C15A.DI1 LC00/D01/un1_sdiv[9] (to LC00/sclk)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path LC00/D00/OSCInst0 to LC00/D01/SLICE_7:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     0.894        OSC.OSC to    R11C15A.CLK LC00/sclk
                  --------
                    0.894   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path LC00/D00/OSCInst0 to LC00/D01/SLICE_7:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     0.894        OSC.OSC to    R11C15A.CLK LC00/sclk
                  --------
                    0.894   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              LC00/D01/sdiv[13]  (from LC00/sclk +)
   Destination:    FF         Data in        LC00/D01/sdiv[13]  (to LC00/sclk +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay LC00/D01/SLICE_4 to LC00/D01/SLICE_4 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path LC00/D01/SLICE_4 to LC00/D01/SLICE_4:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R11C15D.CLK to     R11C15D.Q0 LC00/D01/SLICE_4 (from LC00/sclk)
ROUTE         5     0.132     R11C15D.Q0 to     R11C15D.A0 LC00/D01/sdiv[13]
CTOF_DEL    ---     0.101     R11C15D.A0 to     R11C15D.F0 LC00/D01/SLICE_4
ROUTE         1     0.000     R11C15D.F0 to    R11C15D.DI0 LC00/D01/un1_sdiv[14] (to LC00/sclk)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path LC00/D00/OSCInst0 to LC00/D01/SLICE_4:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     0.894        OSC.OSC to    R11C15D.CLK LC00/sclk
                  --------
                    0.894   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path LC00/D00/OSCInst0 to LC00/D01/SLICE_4:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     0.894        OSC.OSC to    R11C15D.CLK LC00/sclk
                  --------
                    0.894   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              LC00/D01/sdiv[6]  (from LC00/sclk +)
   Destination:    FF         Data in        LC00/D01/sdiv[6]  (to LC00/sclk +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay LC00/D01/SLICE_8 to LC00/D01/SLICE_8 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path LC00/D01/SLICE_8 to LC00/D01/SLICE_8:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R11C14D.CLK to     R11C14D.Q1 LC00/D01/SLICE_8 (from LC00/sclk)
ROUTE         2     0.132     R11C14D.Q1 to     R11C14D.A1 LC00/D01/sdiv[6]
CTOF_DEL    ---     0.101     R11C14D.A1 to     R11C14D.F1 LC00/D01/SLICE_8
ROUTE         1     0.000     R11C14D.F1 to    R11C14D.DI1 LC00/D01/un1_sdiv[7] (to LC00/sclk)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path LC00/D00/OSCInst0 to LC00/D01/SLICE_8:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     0.894        OSC.OSC to    R11C14D.CLK LC00/sclk
                  --------
                    0.894   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path LC00/D00/OSCInst0 to LC00/D01/SLICE_8:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     0.894        OSC.OSC to    R11C14D.CLK LC00/sclk
                  --------
                    0.894   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              LC00/D01/sdiv[10]  (from LC00/sclk +)
   Destination:    FF         Data in        LC00/D01/sdiv[10]  (to LC00/sclk +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay LC00/D01/SLICE_6 to LC00/D01/SLICE_6 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path LC00/D01/SLICE_6 to LC00/D01/SLICE_6:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R11C15B.CLK to     R11C15B.Q1 LC00/D01/SLICE_6 (from LC00/sclk)
ROUTE         2     0.132     R11C15B.Q1 to     R11C15B.A1 LC00/D01/sdiv[10]
CTOF_DEL    ---     0.101     R11C15B.A1 to     R11C15B.F1 LC00/D01/SLICE_6
ROUTE         1     0.000     R11C15B.F1 to    R11C15B.DI1 LC00/D01/un1_sdiv[11] (to LC00/sclk)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path LC00/D00/OSCInst0 to LC00/D01/SLICE_6:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     0.894        OSC.OSC to    R11C15B.CLK LC00/sclk
                  --------
                    0.894   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path LC00/D00/OSCInst0 to LC00/D01/SLICE_6:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     0.894        OSC.OSC to    R11C15B.CLK LC00/sclk
                  --------
                    0.894   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              LC00/D01/sdiv[15]  (from LC00/sclk +)
   Destination:    FF         Data in        LC00/D01/sdiv[15]  (to LC00/sclk +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay LC00/D01/SLICE_3 to LC00/D01/SLICE_3 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path LC00/D01/SLICE_3 to LC00/D01/SLICE_3:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R11C16A.CLK to     R11C16A.Q0 LC00/D01/SLICE_3 (from LC00/sclk)
ROUTE         5     0.132     R11C16A.Q0 to     R11C16A.A0 LC00/D01/sdiv[15]
CTOF_DEL    ---     0.101     R11C16A.A0 to     R11C16A.F0 LC00/D01/SLICE_3
ROUTE         1     0.000     R11C16A.F0 to    R11C16A.DI0 LC00/D01/un1_sdiv[16] (to LC00/sclk)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path LC00/D00/OSCInst0 to LC00/D01/SLICE_3:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     0.894        OSC.OSC to    R11C16A.CLK LC00/sclk
                  --------
                    0.894   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path LC00/D00/OSCInst0 to LC00/D01/SLICE_3:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     0.894        OSC.OSC to    R11C16A.CLK LC00/sclk
                  --------
                    0.894   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              LC00/D01/outdiv  (from LC00/sclk +)
   Destination:    FF         Data in        LC00/D01/outdiv  (to LC00/sclk +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay LC00/D01/SLICE_13 to LC00/D01/SLICE_13 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path LC00/D01/SLICE_13 to LC00/D01/SLICE_13:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R2C19B.CLK to      R2C19B.Q0 LC00/D01/SLICE_13 (from LC00/sclk)
ROUTE        25     0.132      R2C19B.Q0 to      R2C19B.A0 clk0_c
CTOF_DEL    ---     0.101      R2C19B.A0 to      R2C19B.F0 LC00/D01/SLICE_13
ROUTE         1     0.000      R2C19B.F0 to     R2C19B.DI0 LC00/D01/outdiv_0 (to LC00/sclk)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path LC00/D00/OSCInst0 to LC00/D01/SLICE_13:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     0.894        OSC.OSC to     R2C19B.CLK LC00/sclk
                  --------
                    0.894   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path LC00/D00/OSCInst0 to LC00/D01/SLICE_13:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     0.894        OSC.OSC to     R2C19B.CLK LC00/sclk
                  --------
                    0.894   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              LC00/D01/sdiv[14]  (from LC00/sclk +)
   Destination:    FF         Data in        LC00/D01/sdiv[14]  (to LC00/sclk +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay LC00/D01/SLICE_4 to LC00/D01/SLICE_4 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path LC00/D01/SLICE_4 to LC00/D01/SLICE_4:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R11C15D.CLK to     R11C15D.Q1 LC00/D01/SLICE_4 (from LC00/sclk)
ROUTE         5     0.132     R11C15D.Q1 to     R11C15D.A1 LC00/D01/sdiv[14]
CTOF_DEL    ---     0.101     R11C15D.A1 to     R11C15D.F1 LC00/D01/SLICE_4
ROUTE         1     0.000     R11C15D.F1 to    R11C15D.DI1 LC00/D01/un1_sdiv[15] (to LC00/sclk)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path LC00/D00/OSCInst0 to LC00/D01/SLICE_4:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     0.894        OSC.OSC to    R11C15D.CLK LC00/sclk
                  --------
                    0.894   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path LC00/D00/OSCInst0 to LC00/D01/SLICE_4:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     0.894        OSC.OSC to    R11C15D.CLK LC00/sclk
                  --------
                    0.894   (0.0% logic, 100.0% route), 0 logic levels.

Report Summary
--------------
----------------------------------------------------------------------------
Preference(MIN Delays)                  |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
FREQUENCY NET "LC00/sclk" 2.080000 MHz  |             |             |
;                                       |     0.000 ns|     0.379 ns|   2  
                                        |             |             |
----------------------------------------------------------------------------


All preferences were met.


Clock Domains Analysis
------------------------

Found 2 clocks:

Clock Domain: clk0_c   Source: LC00/D01/SLICE_13.Q0   Loads: 25
   No transfer within this clock domain is found

Clock Domain: LC00/sclk   Source: LC00/D00/OSCInst0.OSC   Loads: 12
   Covered under: FREQUENCY NET "LC00/sclk" 2.080000 MHz ;


Timing summary (Hold):
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 5335 paths, 1 nets, and 449 connections (79.05% coverage)



Timing summary (Setup and Hold):
---------------

Timing errors: 0 (setup), 0 (hold)
Score: 0 (setup), 0 (hold)
Cumulative negative slack: 0 (0+0)
--------------------------------------------------------------------------------

--------------------------------------------------------------------------------

