
---------- Begin Simulation Statistics ----------
final_tick                               946105576000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  98422                       # Simulator instruction rate (inst/s)
host_mem_usage                                 701512                       # Number of bytes of host memory used
host_op_rate                                    98749                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  6223.62                       # Real time elapsed on the host
host_tick_rate                              152018616                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   612539838                       # Number of instructions simulated
sim_ops                                     614577424                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.946106                       # Number of seconds simulated
sim_ticks                                946105576000                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            86.850327                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits               78072376                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups            89893013                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect          7282259                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted        121796154                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits          10730796                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups       10949952                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses          219156                       # Number of indirect misses.
system.cpu0.branchPred.lookups              156232620                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted      1064262                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                       1018189                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts          5068250                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                 143206642                       # Number of branches committed
system.cpu0.commit.bw_lim_events             20294221                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls        3058463                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts       38944057                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts           580276809                       # Number of instructions committed
system.cpu0.commit.committedOps             581296292                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples   1157143418                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.502355                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.338904                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0    898014221     77.61%     77.61% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1    145652359     12.59%     90.19% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2     38828855      3.36%     93.55% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3     37270077      3.22%     96.77% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4      8617155      0.74%     97.51% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5      3640208      0.31%     97.83% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6      2631690      0.23%     98.06% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7      2194632      0.19%     98.25% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8     20294221      1.75%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total   1157143418                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                        50                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls            11887169                       # Number of function calls committed.
system.cpu0.commit.int_insts                561270500                       # Number of committed integer instructions.
system.cpu0.commit.loads                    179949138                       # Number of loads committed
system.cpu0.commit.membars                    2037580                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass      2037586      0.35%      0.35% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu       322226809     55.43%     55.78% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult        4135822      0.71%     56.49% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv         1017773      0.18%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd             0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp             4      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt            12      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             2      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc            4      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead      180967319     31.13%     87.80% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite      70910933     12.20%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead            8      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           20      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total        581296292                       # Class of committed instruction
system.cpu0.commit.refs                     251878280                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                  580276809                       # Number of Instructions Simulated
system.cpu0.committedOps                    581296292                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              3.238294                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        3.238294                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles            194550597                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred              2226471                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved            77482515                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts             633388868                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles               532954923                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                428559338                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles               5074652                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts              7314982                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles              3639014                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                  156232620                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                112270648                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                    634569812                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes              1691144                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles           53                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                     645605300                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                  80                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles          447                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles               14577460                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.083142                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles         522919402                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches          88803172                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.343570                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples        1164778524                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.555149                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.880047                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0               712464597     61.17%     61.17% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1               335439060     28.80%     89.97% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                60284158      5.18%     95.14% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                44175619      3.79%     98.93% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                 8133716      0.70%     99.63% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                 2180203      0.19%     99.82% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                   56599      0.00%     99.82% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                 2041128      0.18%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                    3444      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total          1164778524                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                       44                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                      23                       # number of floating regfile writes
system.cpu0.idleCycles                      714328573                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts             5143142                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches               147564481                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.324532                       # Inst execution rate
system.cpu0.iew.exec_refs                   267896247                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                  75967970                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles              152062536                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts            193765552                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts           1021075                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          2825507                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts            76949954                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts          620219698                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts            191928277                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          5048219                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts            609830433                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents               1057568                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents              9267056                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles               5074652                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles             11469992                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked       112102                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads        10766780                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses        30879                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation         6774                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads      2481513                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     13816414                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores      5020812                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents          6774                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect       869650                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect       4273492                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                272170914                       # num instructions consuming a value
system.cpu0.iew.wb_count                    604507722                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.844945                       # average fanout of values written-back
system.cpu0.iew.wb_producers                229969395                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.321699                       # insts written-back per cycle
system.cpu0.iew.wb_sent                     604565133                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads               744871086                       # number of integer regfile reads
system.cpu0.int_regfile_writes              385713808                       # number of integer regfile writes
system.cpu0.ipc                              0.308805                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.308805                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass          2038508      0.33%      0.33% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu            337532634     54.89%     55.23% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult             4143991      0.67%     55.90% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv              1018184      0.17%     56.07% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                  0      0.00%     56.07% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                  4      0.00%     56.07% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                 12      0.00%     56.07% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     56.07% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     56.07% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  2      0.00%     56.07% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc                 4      0.00%     56.07% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     56.07% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     56.07% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     56.07% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     56.07% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     56.07% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     56.07% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     56.07% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     56.07% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     56.07% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     56.07% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     56.07% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     56.07% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     56.07% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     56.07% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     56.07% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     56.07% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     56.07% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     56.07% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     56.07% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     56.07% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     56.07% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     56.07% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     56.07% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     56.07% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     56.07% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     56.07% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     56.07% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     56.07% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     56.07% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     56.07% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     56.07% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     56.07% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     56.07% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     56.07% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     56.07% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     56.07% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead           195004063     31.71%     87.78% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite           75141220     12.22%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead             11      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            20      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total             614878653                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                     55                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads                108                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses           51                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes                56                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                    2320430                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.003774                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 285014     12.28%     12.28% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     0      0.00%     12.28% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%     12.28% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     12.28% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     12.28% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     12.28% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     12.28% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     12.28% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     12.28% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     12.28% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     12.28% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     12.28% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     12.28% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     12.28% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     12.28% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     12.28% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     12.28% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     12.28% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     12.28% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     12.28% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     12.28% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     12.28% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     12.28% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     12.28% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     12.28% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     12.28% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     12.28% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     12.28% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     12.28% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     12.28% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     12.28% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     12.28% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     12.28% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     12.28% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     12.28% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     12.28% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     12.28% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     12.28% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     12.28% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     12.28% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     12.28% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     12.28% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     12.28% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     12.28% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     12.28% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     12.28% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead               1877693     80.92%     93.20% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite               157721      6.80%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               2      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses             615160520                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads        2396972747                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses    604507671                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes        659148965                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                 617160874                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued                614878653                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded            3058824                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined       38923402                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued           116596                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved           361                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     16811751                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples   1164778524                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.527893                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.811916                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0          724279043     62.18%     62.18% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1          310470345     26.65%     88.84% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2          100273217      8.61%     97.45% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3           18892305      1.62%     99.07% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4            8390427      0.72%     99.79% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5            1574279      0.14%     99.92% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6             641922      0.06%     99.98% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7             155564      0.01%     99.99% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8             101422      0.01%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total     1164778524                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.327219                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads         15600745                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores         2819249                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads           193765552                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores           76949954                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                    880                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                    22                       # number of misc regfile writes
system.cpu0.numCycles                      1879107097                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                    13104690                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles              170973937                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps            370563162                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents               7179929                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles               539244603                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents               8238618                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents                11434                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups            766632887                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts             627298515                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands          402014262                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                425290689                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents               8751320                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles               5074652                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles             24110004                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                31451095                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups               44                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups       766632843                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles         84639                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts              2825                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                 15504142                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts          2781                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                  1757078626                       # The number of ROB reads
system.cpu0.rob.rob_writes                 1248132401                       # The number of ROB writes
system.cpu0.timesIdled                       20683751                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                  847                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            74.233821                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits                4638988                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups             6249157                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect           819021                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted          7969977                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits            261104                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups         407431                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses          146327                       # Number of indirect misses.
system.cpu1.branchPred.lookups                8964668                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted         3244                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                       1017927                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts           485877                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                   7095521                       # Number of branches committed
system.cpu1.commit.bw_lim_events               877961                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls        3054441                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts        5275093                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts            32263029                       # Number of instructions committed
system.cpu1.commit.committedOps              33281132                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    198271336                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.167856                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     0.821394                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    184635192     93.12%     93.12% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1      6828550      3.44%     96.57% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      2301655      1.16%     97.73% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      1960535      0.99%     98.72% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4       489527      0.25%     98.96% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       156066      0.08%     99.04% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6       947409      0.48%     99.52% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7        74441      0.04%     99.56% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8       877961      0.44%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    198271336                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls              320814                       # Number of function calls committed.
system.cpu1.commit.int_insts                 31047800                       # Number of committed integer instructions.
system.cpu1.commit.loads                      9248574                       # Number of loads committed
system.cpu1.commit.membars                    2035977                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass      2035977      6.12%      6.12% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        19082652     57.34%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult             42      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv              84      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       10266501     30.85%     94.30% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       1895864      5.70%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total         33281132                       # Class of committed instruction
system.cpu1.commit.refs                      12162377                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                   32263029                       # Number of Instructions Simulated
system.cpu1.committedOps                     33281132                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              6.180189                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        6.180189                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles            178270188                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred               336701                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved             4458186                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts              40400583                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                 5837700                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 12224615                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles                486076                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts               625477                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              2379199                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                    8964668                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                  5222650                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    192710948                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes                58283                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.IcacheWaitRetryStallCycles           22                       # Number of stall cycles due to full MSHR
system.cpu1.fetch.Insts                      41405313                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                   2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.SquashCycles                1638440                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.044960                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles           5667586                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches           4900092                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.207658                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         199197778                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.212973                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.660484                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0               174197273     87.45%     87.45% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                14393253      7.23%     94.68% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                 5807725      2.92%     97.59% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                 3277464      1.65%     99.24% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                 1031432      0.52%     99.75% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                  487253      0.24%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                    3094      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                     140      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                     144      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           199197778                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu1.idleCycles                         193841                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts              521887                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                 7747582                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.184083                       # Inst execution rate
system.cpu1.iew.exec_refs                    13141949                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                   2947526                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles              152370477                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             10380043                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts           1018559                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts           246567                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts             2985210                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts           38548522                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts             10194423                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts           646886                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts             36704703                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents               1035455                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents              3583971                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles                486076                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles              5642778                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked        34540                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads          170399                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses         4795                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation          161                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads          578                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads      1131469                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores        71407                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents           161                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect        94631                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect        427256                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 21652155                       # num instructions consuming a value
system.cpu1.iew.wb_count                     36334438                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.858387                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 18585918                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.182227                       # insts written-back per cycle
system.cpu1.iew.wb_sent                      36345192                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads                45088270                       # number of integer regfile reads
system.cpu1.int_regfile_writes               24830893                       # number of integer regfile writes
system.cpu1.ipc                              0.161807                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.161807                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass          2036078      5.45%      5.45% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             22080600     59.12%     64.57% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                  45      0.00%     64.57% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                   84      0.00%     64.57% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     64.57% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     64.57% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     64.57% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     64.57% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     64.57% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     64.57% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     64.57% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     64.57% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     64.57% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     64.57% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     64.57% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     64.57% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     64.57% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     64.57% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     64.57% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     64.57% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     64.57% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     64.57% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     64.57% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     64.57% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     64.57% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     64.57% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     64.57% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     64.57% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     64.57% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     64.57% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     64.57% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     64.57% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     64.57% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     64.57% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     64.57% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     64.57% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     64.57% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     64.57% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     64.57% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     64.57% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     64.57% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     64.57% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     64.57% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     64.57% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     64.57% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     64.57% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     64.57% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            11297011     30.25%     94.81% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            1937759      5.19%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total              37351589                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                     14                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                 26                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                    1186372                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.031762                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 250801     21.14%     21.14% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     21.14% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     21.14% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     21.14% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     21.14% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     21.14% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     21.14% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     21.14% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     21.14% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     21.14% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     21.14% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     21.14% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     21.14% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     21.14% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     21.14% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     21.14% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     21.14% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     21.14% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     21.14% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     21.14% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     21.14% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     21.14% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     21.14% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     21.14% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     21.14% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     21.14% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     21.14% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     21.14% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     21.14% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     21.14% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     21.14% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     21.14% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     21.14% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     21.14% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     21.14% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     21.14% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     21.14% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     21.14% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     21.14% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     21.14% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     21.14% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     21.14% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     21.14% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     21.14% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     21.14% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     21.14% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                821022     69.20%     90.34% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite               114547      9.66%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               2      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses              36501869                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         275185581                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses     36334426                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes         43816009                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                  35493879                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                 37351589                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded            3054643                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined        5267389                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued            98279                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved           202                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined      2257815                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    199197778                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.187510                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.654993                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0          176876312     88.79%     88.79% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           14309757      7.18%     95.98% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2            4404718      2.21%     98.19% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            1487980      0.75%     98.94% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4            1416284      0.71%     99.65% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5             281690      0.14%     99.79% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6             297272      0.15%     99.94% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7              78882      0.04%     99.98% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8              44883      0.02%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      199197778                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.187328                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads          6175276                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores          527900                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            10380043                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores            2985210                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                    101                       # number of misc regfile reads
system.cpu1.numCycles                       199391619                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                  1692812447                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles              165405549                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             22412866                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents               6433824                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                 6982862                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents               1512351                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents                 7001                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups             48556959                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts              39375048                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands           27152746                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 12929488                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents               5173397                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles                486076                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles             13367440                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                 4739880                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups        48556947                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles         26363                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts               596                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                 13500093                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts           591                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   235949366                       # The number of ROB reads
system.cpu1.rob.rob_writes                   78041471                       # The number of ROB writes
system.cpu1.timesIdled                           2264                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu2.branchPred.lookups                      0                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                             0                       # Number of atomic instructions committed
system.cpu2.commit.branches                         0                       # Number of branches committed
system.cpu2.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu2.commit.committedInsts                   0                       # Number of instructions committed
system.cpu2.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls                   0                       # Number of function calls committed.
system.cpu2.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu2.commit.loads                            0                       # Number of loads committed
system.cpu2.commit.membars                          0                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu2.commit.refs                             0                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                          0                       # Number of Instructions Simulated
system.cpu2.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu2.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu2.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu2.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                       0                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                         nan                       # Inst execution rate
system.cpu2.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                         0                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu2.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu2.iew.wb_producers                        0                       # num instructions producing a value
system.cpu2.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu2.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu2.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu2.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu2.iq.rate                               nan                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                           0                       # The number of ROB reads
system.cpu2.rob.rob_writes                          0                       # The number of ROB writes
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu3.branchPred.lookups                      0                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                             0                       # Number of atomic instructions committed
system.cpu3.commit.branches                         0                       # Number of branches committed
system.cpu3.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu3.commit.committedInsts                   0                       # Number of instructions committed
system.cpu3.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls                   0                       # Number of function calls committed.
system.cpu3.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu3.commit.loads                            0                       # Number of loads committed
system.cpu3.commit.membars                          0                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu3.commit.refs                             0                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                          0                       # Number of Instructions Simulated
system.cpu3.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu3.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu3.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu3.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                       0                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                         nan                       # Inst execution rate
system.cpu3.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                         0                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu3.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu3.iew.wb_producers                        0                       # num instructions producing a value
system.cpu3.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu3.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu3.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu3.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu3.iq.rate                               nan                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                           0                       # The number of ROB reads
system.cpu3.rob.rob_writes                          0                       # The number of ROB writes
system.l2.prefetcher.num_hwpf_issued          4259477                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit              1492668                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified             6934991                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull              24531                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage               1242274                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests     11769355                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      23520809                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests        75160                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops        18563                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     33605458                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      8966238                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     67185757                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        8984801                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 946105576000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp           10273229                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      1649319                       # Transaction distribution
system.membus.trans_dist::CleanEvict         10102007                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              342                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            267                       # Transaction distribution
system.membus.trans_dist::ReadExReq           1495191                       # Transaction distribution
system.membus.trans_dist::ReadExResp          1495189                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq      10273229                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           454                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     35289227                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               35289227                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    858735168                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               858735168                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                              522                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples          11769483                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                11769483    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total            11769483                       # Request fanout histogram
system.membus.respLayer1.occupancy        62447190257                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              6.6                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         33247738140                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               3.5                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.pwrStateResidencyTicks::ON   946105576000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 946105576000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 946105576000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 946105576000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.replacements                     0                       # number of replacements
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 946105576000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.pwrStateResidencyTicks::ON   946105576000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 946105576000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 946105576000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 946105576000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.replacements                     0                       # number of replacements
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 946105576000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu0.numPwrStateTransitions                 16                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples            8                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean       819043625                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   1242077337.204944                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10            8    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value        85500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value   3557573000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total              8                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   939553227000                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED   6552349000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 946105576000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst     94567753                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        94567753                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst     94567753                       # number of overall hits
system.cpu0.icache.overall_hits::total       94567753                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst     17702895                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total      17702895                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst     17702895                       # number of overall misses
system.cpu0.icache.overall_misses::total     17702895                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst 660299987998                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total 660299987998                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst 660299987998                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total 660299987998                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst    112270648                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total    112270648                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst    112270648                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total    112270648                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.157681                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.157681                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.157681                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.157681                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 37298.983471                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 37298.983471                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 37298.983471                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 37298.983471                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         2445                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               40                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    61.125000                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks     16670713                       # number of writebacks
system.cpu0.icache.writebacks::total         16670713                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst      1032148                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total      1032148                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst      1032148                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total      1032148                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst     16670747                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total     16670747                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst     16670747                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total     16670747                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst 565429696000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total 565429696000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst 565429696000                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total 565429696000                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.148487                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.148487                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.148487                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.148487                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 33917.478083                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 33917.478083                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 33917.478083                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 33917.478083                       # average overall mshr miss latency
system.cpu0.icache.replacements              16670713                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst     94567753                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       94567753                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst     17702895                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total     17702895                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst 660299987998                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total 660299987998                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst    112270648                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total    112270648                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.157681                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.157681                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 37298.983471                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 37298.983471                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst      1032148                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total      1032148                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst     16670747                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total     16670747                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst 565429696000                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total 565429696000                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.148487                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.148487                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 33917.478083                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 33917.478083                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 946105576000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.999939                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs          111238232                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs         16670713                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs             6.672674                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            87500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.999939                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999998                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999998                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           31                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        241212041                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       241212041                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 946105576000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data    222212416                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       222212416                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data    222212416                       # number of overall hits
system.cpu0.dcache.overall_hits::total      222212416                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     26845976                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      26845976                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     26845976                       # number of overall misses
system.cpu0.dcache.overall_misses::total     26845976                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 886076079893                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 886076079893                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 886076079893                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 886076079893                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data    249058392                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    249058392                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data    249058392                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    249058392                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.107790                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.107790                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.107790                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.107790                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 33005.917903                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 33005.917903                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 33005.917903                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 33005.917903                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs      6624502                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets       355321                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs           120138                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets           4520                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    55.140771                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    78.610841                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks     15836115                       # number of writebacks
system.cpu0.dcache.writebacks::total         15836115                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data     11403521                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total     11403521                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data     11403521                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total     11403521                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data     15442455                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     15442455                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data     15442455                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     15442455                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 422301595902                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 422301595902                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 422301595902                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 422301595902                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.062003                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.062003                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.062003                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.062003                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 27346.791420                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 27346.791420                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 27346.791420                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 27346.791420                       # average overall mshr miss latency
system.cpu0.dcache.replacements              15836115                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data    155630528                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      155630528                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     22518752                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     22518752                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 649211145500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 649211145500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    178149280                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    178149280                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.126404                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.126404                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 28829.801292                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 28829.801292                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data      8769915                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total      8769915                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data     13748837                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total     13748837                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 353367740000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 353367740000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.077176                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.077176                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 25701.645892                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 25701.645892                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data     66581888                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total      66581888                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data      4327224                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total      4327224                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 236864934393                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 236864934393                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data     70909112                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total     70909112                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.061025                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.061025                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 54738.311304                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 54738.311304                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data      2633606                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total      2633606                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data      1693618                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total      1693618                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data  68933855902                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total  68933855902                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.023884                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.023884                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 40702.127577                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 40702.127577                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data         1152                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1152                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data          757                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total          757                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data      6723500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total      6723500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data         1909                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         1909                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.396543                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.396543                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data  8881.770145                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total  8881.770145                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data          740                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total          740                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data           17                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total           17                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data      1195500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total      1195500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.008905                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.008905                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 70323.529412                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 70323.529412                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data         1686                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         1686                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data          155                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          155                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data       790000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total       790000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data         1841                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         1841                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.084193                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.084193                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  5096.774194                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  5096.774194                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data          155                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total          155                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data       636000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total       636000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.084193                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.084193                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  4103.225806                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  4103.225806                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_miss_latency::.cpu0.data        34500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total        34500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::.cpu0.data        33500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total        33500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data       611570                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total         611570                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data       406619                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total       406619                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data  31235379000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total  31235379000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data      1018189                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total      1018189                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.399355                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.399355                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 76817.313013                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 76817.313013                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data       406619                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total       406619                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data  30828760000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total  30828760000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.399355                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.399355                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 75817.313013                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 75817.313013                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 946105576000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.977673                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          238674727                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         15848834                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            15.059450                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           256500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.977673                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999302                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999302                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           30                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        516009528                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       516009528                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 946105576000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst            11631662                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data            12967535                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst                1049                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              154449                       # number of demand (read+write) hits
system.l2.demand_hits::total                 24754695                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst           11631662                       # number of overall hits
system.l2.overall_hits::.cpu0.data           12967535                       # number of overall hits
system.l2.overall_hits::.cpu1.inst               1049                       # number of overall hits
system.l2.overall_hits::.cpu1.data             154449                       # number of overall hits
system.l2.overall_hits::total                24754695                       # number of overall hits
system.l2.demand_misses::.cpu0.inst           5039084                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data           2867494                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              1881                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data            914314                       # number of demand (read+write) misses
system.l2.demand_misses::total                8822773                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst          5039084                       # number of overall misses
system.l2.overall_misses::.cpu0.data          2867494                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             1881                       # number of overall misses
system.l2.overall_misses::.cpu1.data           914314                       # number of overall misses
system.l2.overall_misses::total               8822773                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst 417038339993                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 286197846322                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    166879999                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data  93756727662                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     797159793976                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst 417038339993                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 286197846322                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    166879999                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data  93756727662                       # number of overall miss cycles
system.l2.overall_miss_latency::total    797159793976                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst        16670746                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data        15835029                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst            2930                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data         1068763                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             33577468                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst       16670746                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data       15835029                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst           2930                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data        1068763                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            33577468                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.302271                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.181085                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.641980                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.855488                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.262759                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.302271                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.181085                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.641980                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.855488                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.262759                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 82760.743816                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 99807.653066                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 88718.766082                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 102543.248449                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 90352.522271                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 82760.743816                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 99807.653066                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 88718.766082                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 102543.248449                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 90352.522271                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs             171792                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                      5951                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      28.867753                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                   2914124                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks             1649319                       # number of writebacks
system.l2.writebacks::total                   1649319                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst              6                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data          53250                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst             32                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data           3394                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total               56682                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst             6                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data         53250                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst            32                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data          3394                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total              56682                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst      5039078                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data      2814244                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         1849                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data       910920                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           8766091                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst      5039078                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data      2814244                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         1849                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data       910920                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher      3035377                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total         11801468                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst 366647290494                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 254321309996                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    146377000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data  84405647174                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 705520624664                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst 366647290494                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 254321309996                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    146377000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data  84405647174                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 292782904958                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 998303529622                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.302271                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.177723                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.631058                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.852312                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.261071                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.302271                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.177723                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.631058                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.852312                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.351470                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 72760.788877                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 90369.317655                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 79165.494862                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 92659.780413                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 80482.922738                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 72760.788877                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 90369.317655                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 79165.494862                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 92659.780413                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 96456.850321                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 84591.470283                       # average overall mshr miss latency
system.l2.replacements                       20672120                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      4408393                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          4408393                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      4408393                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      4408393                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks     29096389                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total         29096389                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks     29096389                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total     29096389                       # number of WritebackClean accesses(hits+misses)
system.l2.HardPFReq_mshr_misses::.l2.prefetcher      3035377                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total        3035377                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 292782904958                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 292782904958                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 96456.850321                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 96456.850321                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data               2                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data               6                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                    8                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data            49                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data            22                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                 71                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data       150000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total       150000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data           51                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data           28                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total               79                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.960784                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.785714                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.898734                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data  3061.224490                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  2112.676056                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_misses::.cpu0.data           49                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data           22                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total            71                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data       981500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data       432000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total      1413500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.960784                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.785714                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.898734                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20030.612245                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 19636.363636                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 19908.450704                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_misses::.cpu0.data            6                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data           10                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total               16                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_accesses::.cpu0.data            6                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data           10                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total             16                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total             1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data            6                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data           10                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total           16                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data       120500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data       196000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total       316500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data 20083.333333                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data        19600                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 19781.250000                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data          1234009                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data            83081                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total               1317090                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data         862527                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data         661793                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             1524320                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data  82407946175                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data  66385347930                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  148793294105                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data      2096536                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data       744874                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           2841410                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.411406                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.888463                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.536466                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 95542.453946                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 100311.348005                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 97612.898935                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data        27057                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data         2436                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total            29493                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data       835470                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data       659357                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        1494827                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data  71951848240                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data  59605631434                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 131557479674                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.398500                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.885193                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.526086                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 86121.402612                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 90399.633937                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 88008.498424                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst      11631662                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst          1049                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total           11632711                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst      5039084                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         1881                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total          5040965                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst 417038339993                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    166879999                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total 417205219992                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst     16670746                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst         2930                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total       16673676                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.302271                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.641980                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.302331                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 82760.743816                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 88718.766082                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 82762.967010                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst            6                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst           32                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total            38                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst      5039078                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         1849                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total      5040927                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst 366647290494                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    146377000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total 366793667494                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.302271                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.631058                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.302328                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 72760.788877                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 79165.494862                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 72763.138108                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data     11733526                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data        71368                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total          11804894                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data      2004967                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data       252521                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         2257488                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data 203789900147                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data  27371379732                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 231161279879                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data     13738493                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data       323889                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      14062382                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.145938                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.779653                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.160534                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 101642.520873                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 108392.489068                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 102397.567508                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data        26193                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data          958                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total        27151                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data      1978774                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data       251563                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      2230337                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data 182369461756                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data  24800015740                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 207169477496                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.144031                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.776695                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.158603                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 92162.855261                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 98583.717558                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 92887.073790                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data           42                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu1.data            1                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total                43                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data          536                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data           20                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total             556                       # number of InvalidateReq misses
system.l2.InvalidateReq_miss_latency::.cpu0.data      7433486                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu1.data       450998                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::total      7884484                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_accesses::.cpu0.data          578                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data           21                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total           599                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.927336                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data     0.952381                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.928214                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_miss_latency::.cpu0.data 13868.444030                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu1.data 22549.900000                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::total 14180.726619                       # average InvalidateReq miss latency
system.l2.InvalidateReq_mshr_hits::.cpu0.data           96                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu1.data            7                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::total          103                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_misses::.cpu0.data          440                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data           13                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total          453                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data      8726989                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data       272996                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total      8999985                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.761246                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data     0.619048                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.756260                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 19834.065909                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data 20999.692308                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19867.516556                       # average InvalidateReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 946105576000                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 946105576000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999898                       # Cycle average of tags in use
system.l2.tags.total_refs                    70023364                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  20672265                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      3.387310                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      37.641923                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        2.373932                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data       11.061614                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.006846                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        0.463812                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    12.451770                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.588155                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.037093                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.172838                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000107                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.007247                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.194559                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999998                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022            15                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024            49                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1            8                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::2            7                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           22                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           19                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2            3                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3            5                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.234375                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.765625                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 557335897                       # Number of tag accesses
system.l2.tags.data_accesses                557335897                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 946105576000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst     322500928                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data     180142080                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        118336                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data      58301824                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher    192115584                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          753178752                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst    322500928                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       118336                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total     322619264                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    105556416                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       105556416                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst        5039077                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data        2814720                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           1849                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data         910966                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher      3001806                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total            11768418                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      1649319                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            1649319                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst        340872030                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        190403782                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst           125077                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data         61622958                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher    203059351                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             796083197                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst    340872030                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst       125077                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        340997107                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      111569384                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            111569384                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      111569384                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst       340872030                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       190403782                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst          125077                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data        61622958                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher    203059351                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            907652581                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   1542137.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples   5039077.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples   2698514.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      1849.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples    895543.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples   2998029.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.004965547250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        94473                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        94473                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            22278115                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            1451421                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                    11768418                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    1649319                       # Number of write requests accepted
system.mem_ctrls.readBursts                  11768418                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  1649319                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                 135406                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                107182                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            236971                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            235344                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            231648                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            269956                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4           2135571                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5           3599583                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6           1355291                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            310550                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            326461                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            379265                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           282064                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           271659                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           251116                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           249417                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           242047                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15          1256069                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             71438                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             68000                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             68215                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             65790                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             66230                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            105531                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            131232                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            118911                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            160513                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            143586                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           116837                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           104068                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            87881                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            82230                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            77286                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            74373                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.78                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.25                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 323223056829                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                58165060000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            541342031829                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     27784.98                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                46534.98                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  7498093                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  974132                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 64.46                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                63.17                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6              11768418                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              1649319                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 7097325                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 1395617                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  463114                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  370623                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  295526                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                  238500                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                  209047                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                  190149                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                  174623                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                  163228                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                 179115                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                 321023                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                 179830                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                 112571                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                  96390                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                  75276                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                  51373                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                  17987                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                   1320                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                    375                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   9242                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  10742                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  41695                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  83312                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  93822                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  95511                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  95847                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  95978                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  95728                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  95871                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  96392                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  99949                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  95755                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  95312                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  94030                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  93316                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  93173                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  93784                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   5729                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   4413                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   3623                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   3178                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   2752                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   2427                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   2525                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   2755                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   3069                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   3050                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   2874                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   2685                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   2664                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   2554                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   2502                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   2743                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   2243                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   2058                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   1938                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   1871                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   1782                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   2019                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    861                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    177                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                     66                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                     52                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                     17                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                     36                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      4702894                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    179.295312                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   114.060380                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   230.754008                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      2584456     54.95%     54.95% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255      1332910     28.34%     83.30% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       147981      3.15%     86.44% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        88317      1.88%     88.32% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639       124006      2.64%     90.96% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767       205825      4.38%     95.33% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        29951      0.64%     95.97% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        26488      0.56%     96.53% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       162960      3.47%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      4702894                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        94473                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     123.135764                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     30.330145                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    524.153044                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-4095        94468     99.99%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16384-20479            4      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::94208-98303            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         94473                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        94473                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.323405                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.300998                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.900280                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            81767     86.55%     86.55% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             1495      1.58%     88.13% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             6850      7.25%     95.38% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             2833      3.00%     98.38% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20             1055      1.12%     99.50% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              304      0.32%     99.82% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22              107      0.11%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               35      0.04%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24               16      0.02%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                7      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26                3      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         94473                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              744512768                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 8665984                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                98695744                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               753178752                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            105556416                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       786.92                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       104.32                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    796.08                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    111.57                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         6.96                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     6.15                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.81                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  946105467000                       # Total gap between requests
system.mem_ctrls.avgGap                      70511.55                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst    322500928                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data    172704896                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       118336                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data     57314752                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher    191873856                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     98695744                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 340872029.698300838470                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 182542942.755048304796                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 125076.950185948386                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 60579657.761154554784                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 202803852.833438962698                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 104317896.970094591379                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst      5039077                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data      2814720                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         1849                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data       910966                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher      3001806                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      1649319                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst 159309303596                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data 138037790907                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst     69128550                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data  46748456509                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher 197177352267                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 22969105759009                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     31614.78                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     49041.39                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     37386.99                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     51317.45                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     65686.24                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  13926417.97                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    64.30                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           7583800980                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           4030859250                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         23262819720                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         4420160280                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     74684291760.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     408716703930                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      19122053760                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       541820689680                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        572.685230                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  45831199544                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  31592340000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 868682036456                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy          25994962140                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy          13816623480                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         59796885960                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         3629711340                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     74684291760.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     422151265920                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       7808738400                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       607882479000                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        642.510196                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  16222928174                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  31592340000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 898290307826                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                165                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples           83                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    10193373409.638554                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   50183319847.462250                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10           79     95.18%     95.18% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::5e+10-1e+11            1      1.20%     96.39% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1e+11-1.5e+11            1      1.20%     97.59% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::2e+11-2.5e+11            1      1.20%     98.80% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::3.5e+11-4e+11            1      1.20%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        32500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value 397496760500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total             83                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON   100055583000                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED 846049993000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 946105576000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst      5218469                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         5218469                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst      5218469                       # number of overall hits
system.cpu1.icache.overall_hits::total        5218469                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst         4181                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total          4181                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst         4181                       # number of overall misses
system.cpu1.icache.overall_misses::total         4181                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst    257460500                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    257460500                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst    257460500                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    257460500                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst      5222650                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      5222650                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst      5222650                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      5222650                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.000801                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000801                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.000801                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000801                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 61578.689309                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 61578.689309                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 61578.689309                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 61578.689309                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs           75                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets          138                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                1                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs           75                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          138                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks         2898                       # number of writebacks
system.cpu1.icache.writebacks::total             2898                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst         1251                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total         1251                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst         1251                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total         1251                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst         2930                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total         2930                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst         2930                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total         2930                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst    183270000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    183270000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst    183270000                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    183270000                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.000561                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000561                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.000561                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000561                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 62549.488055                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 62549.488055                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 62549.488055                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 62549.488055                       # average overall mshr miss latency
system.cpu1.icache.replacements                  2898                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst      5218469                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        5218469                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst         4181                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total         4181                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst    257460500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    257460500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst      5222650                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      5222650                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.000801                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000801                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 61578.689309                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 61578.689309                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst         1251                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total         1251                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst         2930                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total         2930                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst    183270000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    183270000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.000561                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000561                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 62549.488055                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 62549.488055                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 946105576000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           31.131339                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs            5150851                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs             2898                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs          1777.381297                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle        359916500                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    31.131339                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.972854                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.972854                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0           14                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3           14                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4            4                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         10448230                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        10448230                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 946105576000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data      9058524                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         9058524                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data      9058524                       # number of overall hits
system.cpu1.dcache.overall_hits::total        9058524                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      2704322                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       2704322                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      2704322                       # number of overall misses
system.cpu1.dcache.overall_misses::total      2704322                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 261270324896                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 261270324896                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 261270324896                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 261270324896                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     11762846                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     11762846                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     11762846                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     11762846                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.229904                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.229904                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.229904                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.229904                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 96612.136016                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 96612.136016                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 96612.136016                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 96612.136016                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs      1840566                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets       249060                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs            33878                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets           3281                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    54.329240                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    75.909784                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      1068717                       # number of writebacks
system.cpu1.dcache.writebacks::total          1068717                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      2048758                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      2048758                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      2048758                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      2048758                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data       655564                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total       655564                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data       655564                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total       655564                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data  63026560690                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  63026560690                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data  63026560690                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  63026560690                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.055732                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.055732                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.055732                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.055732                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 96140.972796                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 96140.972796                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 96140.972796                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 96140.972796                       # average overall mshr miss latency
system.cpu1.dcache.replacements               1068717                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data      8221251                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        8221251                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      1646155                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      1646155                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 131875468000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 131875468000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data      9867406                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      9867406                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.166828                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.166828                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 80111.209455                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 80111.209455                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      1321618                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      1321618                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data       324537                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total       324537                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data  28930618500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  28930618500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.032890                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.032890                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 89144.284011                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 89144.284011                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data       837273                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        837273                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data      1058167                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      1058167                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data 129394856896                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 129394856896                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      1895440                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      1895440                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.558270                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.558270                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 122282.075415                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 122282.075415                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data       727140                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total       727140                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data       331027                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       331027                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data  34095942190                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  34095942190                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.174644                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.174644                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 103000.486939                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 103000.486939                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data          309                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          309                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          153                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          153                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data      6602000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total      6602000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data          462                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          462                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.331169                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.331169                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 43150.326797                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 43150.326797                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          107                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          107                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data           46                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total           46                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data      3389000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total      3389000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.099567                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.099567                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 73673.913043                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 73673.913043                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data          317                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          317                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data          114                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          114                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data       735000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total       735000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data          431                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          431                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.264501                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.264501                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  6447.368421                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  6447.368421                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data          114                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          114                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data       622000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total       622000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.264501                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.264501                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  5456.140351                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  5456.140351                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data        33500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total        33500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data        32500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total        32500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data       591440                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total         591440                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data       426487                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total       426487                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data  35085761500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total  35085761500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data      1017927                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total      1017927                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.418976                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.418976                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 82266.895591                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 82266.895591                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data       426487                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total       426487                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data  34659274500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total  34659274500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.418976                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.418976                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 81266.895591                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 81266.895591                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 946105576000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           28.518270                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           10730849                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          1081949                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs             9.918073                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle        359928000                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    28.518270                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.891196                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.891196                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           27                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3           24                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.843750                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         26645308                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        26645308                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 946105576000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          30737232                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      6057712                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean     29170035                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        19022801                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq          5516626                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             348                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           267                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp            615                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq            2                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp            2                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          2866684                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         2866684                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq      16673676                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     14063557                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq          599                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp          599                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side     50012204                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side     47521018                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side         8758                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      3219742                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total             100761722                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side   2133853312                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   2026952768                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side       372992                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    136798208                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             4297977280                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        26215717                       # Total snoops (count)
system.tol2bus.snoopTraffic                 107249280                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         59794989                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.152260                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.360136                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               50709164     84.81%     84.81% # Request fanout histogram
system.tol2bus.snoop_fanout::1                9067261     15.16%     99.97% # Request fanout histogram
system.tol2bus.snoop_fanout::2                  18563      0.03%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      1      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              3                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           59794989                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        67172368368                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              7.1                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       23773528264                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.5                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy       25008472780                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             2.6                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy        1623382859                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy           4413962                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               1071600070500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 303478                       # Simulator instruction rate (inst/s)
host_mem_usage                                 714136                       # Number of bytes of host memory used
host_op_rate                                   305240                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  2538.01                       # Real time elapsed on the host
host_tick_rate                               49445924                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   770232439                       # Number of instructions simulated
sim_ops                                     774704592                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.125494                       # Number of seconds simulated
sim_ticks                                125494494500                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            88.733401                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits               15688099                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups            17680038                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect          1106459                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted         22250766                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits           1564784                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups        1591132                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses           26348                       # Number of indirect misses.
system.cpu0.branchPred.lookups               30421700                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted         7935                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                          8906                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts          1044844                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                  21201531                       # Number of branches committed
system.cpu0.commit.bw_lim_events              4275731                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls        2652421                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts       26890716                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts            84623267                       # Number of instructions committed
system.cpu0.commit.committedOps              85940598                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples    237651290                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.361625                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.270619                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0    206233305     86.78%     86.78% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1     13927099      5.86%     92.64% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2      7001423      2.95%     95.59% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3      3371291      1.42%     97.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4      1535337      0.65%     97.65% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5       513351      0.22%     97.87% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6       573442      0.24%     98.11% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7       220311      0.09%     98.20% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8      4275731      1.80%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total    237651290                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                      1799                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls             2363787                       # Number of function calls committed.
system.cpu0.commit.int_insts                 80717274                       # Number of committed integer instructions.
system.cpu0.commit.loads                     19329280                       # Number of loads committed
system.cpu0.commit.membars                    1977979                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass      1978638      2.30%      2.30% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu        62335853     72.53%     74.84% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult          28631      0.03%     74.87% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv           64618      0.08%     74.94% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd            64      0.00%     74.94% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp           258      0.00%     74.94% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt           695      0.00%     74.95% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult           32      0.00%     74.95% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     74.95% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv            17      0.00%     74.95% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc          275      0.00%     74.95% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     74.95% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     74.95% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     74.95% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     74.95% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     74.95% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     74.95% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     74.95% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     74.95% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     74.95% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     74.95% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     74.95% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     74.95% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     74.95% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     74.95% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     74.95% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     74.95% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     74.95% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     74.95% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     74.95% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     74.95% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     74.95% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     74.95% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     74.95% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     74.95% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     74.95% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     74.95% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     74.95% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     74.95% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     74.95% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     74.95% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     74.95% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     74.95% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     74.95% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     74.95% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     74.95% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     74.95% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead       19337794     22.50%     97.45% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite       2193265      2.55%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead          392      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           66      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total         85940598                       # Class of committed instruction
system.cpu0.commit.refs                      21531517                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                   84623267                       # Number of Instructions Simulated
system.cpu0.committedOps                     85940598                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              2.947902                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        2.947902                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles            170203890                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred                67512                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved            14516763                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts             116823435                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles                18189872                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                 50081949                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles               1045643                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts               108866                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles              2132186                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                   30421700                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                 19195795                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                    216096245                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes               237756                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles           70                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                     123431209                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                5207                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles        31661                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles                2224918                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.121950                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles          24407898                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches          17252883                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.494791                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples         241653540                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.517621                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.902307                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0               161361462     66.77%     66.77% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1                47585364     19.69%     86.47% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                26213811     10.85%     97.31% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                 4247443      1.76%     99.07% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                  485597      0.20%     99.27% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                  958270      0.40%     99.67% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                   23243      0.01%     99.68% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                  770293      0.32%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                    8057      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total           241653540                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                     1829                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                    1188                       # number of floating regfile writes
system.cpu0.idleCycles                        7807547                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts             1121522                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches                25385274                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.422104                       # Inst execution rate
system.cpu0.iew.exec_refs                    26823086                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                   2499548                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles               11370488                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts             25755840                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts            783964                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts           372519                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts             2801509                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts          112702018                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts             24323538                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts           975450                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts            105298527                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents                148129                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents             19760678                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles               1045643                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles             20013575                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked       160861                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads           66832                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses          398                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation          604                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads         4102                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads      6426560                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores       599272                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents           604                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect       603453                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect        518069                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                 79834592                       # num instructions consuming a value
system.cpu0.iew.wb_count                    103735186                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.747247                       # average fanout of values written-back
system.cpu0.iew.wb_producers                 59656179                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.415837                       # insts written-back per cycle
system.cpu0.iew.wb_sent                     103976201                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads               136106455                       # number of integer regfile reads
system.cpu0.int_regfile_writes               76375047                       # number of integer regfile writes
system.cpu0.ipc                              0.339224                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.339224                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass          1984247      1.87%      1.87% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu             77016967     72.47%     74.34% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult               29933      0.03%     74.37% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv                67483      0.06%     74.43% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                 64      0.00%     74.43% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                258      0.00%     74.43% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                732      0.00%     74.43% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                65      0.00%     74.43% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     74.43% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                 18      0.00%     74.43% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc               275      0.00%     74.43% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     74.43% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     74.43% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     74.43% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     74.43% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     74.43% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     74.43% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     74.43% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     74.43% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     74.43% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     74.43% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     74.43% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     74.43% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     74.43% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     74.43% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     74.43% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     74.43% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     74.43% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     74.43% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     74.43% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     74.43% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     74.43% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     74.43% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     74.43% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     74.43% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     74.43% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     74.43% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     74.43% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     74.43% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     74.43% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     74.43% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     74.43% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     74.43% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     74.43% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     74.43% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     74.43% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     74.43% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead            24669504     23.21%     97.64% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite            2503923      2.36%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead            441      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            66      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total             106273976                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                   1951                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads               3870                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses         1915                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes              2139                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                     470385                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.004426                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 369193     78.49%     78.49% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                    49      0.01%     78.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                     90      0.02%     78.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     78.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     78.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     78.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     78.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     78.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     78.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     78.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     78.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     78.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     78.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     78.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     78.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     78.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     78.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     78.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     78.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     78.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     78.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     78.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     78.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     78.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     78.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     78.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     78.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     78.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     78.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     78.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     78.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     78.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     78.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     78.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     78.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     78.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     78.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     78.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     78.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     78.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     78.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     78.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     78.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     78.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     78.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     78.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead                 88986     18.92%     97.43% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                12035      2.56%     99.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead               16      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite              16      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses             104758163                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads         454731363                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses    103733271                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes        139461836                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                 109762243                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued                106273976                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded            2939775                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined       26761423                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued            63355                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved        287354                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     11623970                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples    241653540                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.439778                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.979100                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0          181694782     75.19%     75.19% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1           34088362     14.11%     89.29% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2           16414095      6.79%     96.09% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3            3596347      1.49%     97.58% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4            3080157      1.27%     98.85% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5            1071918      0.44%     99.29% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6            1260681      0.52%     99.81% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7             253505      0.10%     99.92% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8             193693      0.08%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total      241653540                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.426014                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads          1185685                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores          234993                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads            25755840                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores            2801509                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                   2624                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                  1341                       # number of misc regfile writes
system.cpu0.numCycles                       249461087                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                     1527983                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles               35066848                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps             62418423                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents                653987                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles                19478521                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents              13702287                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents                93470                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups            150059386                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts             114915049                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands           84523031                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                 50515853                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents               1752119                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles               1045643                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles             17296795                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                22104613                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups             1922                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups       150057464                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles     118249880                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts            775525                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                  5911783                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts        775537                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                   346202661                       # The number of ROB reads
system.cpu0.rob.rob_writes                  229747911                       # The number of ROB writes
system.cpu0.timesIdled                         207777                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                  357                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            92.153803                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits               15244552                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups            16542510                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect           981122                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted         20772001                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits           1024117                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups        1031197                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses            7080                       # Number of indirect misses.
system.cpu1.branchPred.lookups               27679931                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted         2208                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                          1072                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts           980094                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                  18620975                       # Number of branches committed
system.cpu1.commit.bw_lim_events              3579195                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls        2236377                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts       26623695                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts            73069334                       # Number of instructions committed
system.cpu1.commit.committedOps              74186570                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    174657839                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.424754                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     1.349806                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    146633208     83.95%     83.95% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1     12878238      7.37%     91.33% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      6080148      3.48%     94.81% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      3253750      1.86%     96.67% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4      1229171      0.70%     97.38% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       407119      0.23%     97.61% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6       378123      0.22%     97.83% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7       218887      0.13%     97.95% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8      3579195      2.05%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    174657839                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls             1468768                       # Number of function calls committed.
system.cpu1.commit.int_insts                 69377716                       # Number of committed integer instructions.
system.cpu1.commit.loads                     16302456                       # Number of loads committed
system.cpu1.commit.membars                    1676006                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass      1676006      2.26%      2.26% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        54821764     73.90%     76.16% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult             80      0.00%     76.16% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv              96      0.00%     76.16% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     76.16% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     76.16% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     76.16% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     76.16% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     76.16% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     76.16% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     76.16% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     76.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     76.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     76.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     76.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     76.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     76.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     76.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     76.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     76.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     76.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     76.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     76.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     76.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     76.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     76.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     76.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     76.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     76.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     76.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     76.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     76.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     76.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     76.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     76.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     76.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     76.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     76.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     76.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     76.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     76.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     76.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     76.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     76.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     76.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     76.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     76.16% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       16303528     21.98%     98.13% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       1385096      1.87%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total         74186570                       # Class of committed instruction
system.cpu1.commit.refs                      17688624                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                   73069334                       # Number of Instructions Simulated
system.cpu1.committedOps                     74186570                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              2.450856                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        2.450856                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles            116324193                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred                 1213                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved            14068639                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts             104688126                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                12632836                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 46823338                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles                980378                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts                 1848                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              1781761                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                   27679931                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                 16832006                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    160264398                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes               169527                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.Insts                     111029040                       # Number of instructions fetch has processed
system.cpu1.fetch.SquashCycles                1962812                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.154565                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles          17296702                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches          16268669                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.619988                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         178542506                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.630096                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.962452                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0               106584731     59.70%     59.70% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                42215961     23.64%     83.34% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                24129417     13.51%     96.86% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                 3579899      2.01%     98.86% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                  347257      0.19%     99.06% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                  950722      0.53%     99.59% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                     302      0.00%     99.59% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                  733731      0.41%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                     486      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           178542506                       # Number of instructions fetched each cycle (Total)
system.cpu1.idleCycles                         539925                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts             1059469                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                22602978                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.517216                       # Inst execution rate
system.cpu1.iew.exec_refs                    22457096                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                   1470470                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles               10269494                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             22699931                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts            702110                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts           325344                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts             1745024                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts          100731380                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts             20986626                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts           882396                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts             92624282                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents                231731                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents              8423296                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles                980378                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles              8759151                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked        26470                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads             741                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses            3                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation           20                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads      6397475                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores       358856                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents            20                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect       561529                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect        497940                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 71748576                       # num instructions consuming a value
system.cpu1.iew.wb_count                     91566059                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.738657                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 52997620                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.511307                       # insts written-back per cycle
system.cpu1.iew.wb_sent                      91803995                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads               120669061                       # number of integer regfile reads
system.cpu1.int_regfile_writes               67654259                       # number of integer regfile writes
system.cpu1.ipc                              0.408021                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.408021                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass          1676279      1.79%      1.79% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             69072118     73.87%     75.66% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                  96      0.00%     75.66% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                   96      0.00%     75.66% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     75.66% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     75.66% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     75.66% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     75.66% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     75.66% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     75.66% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     75.66% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     75.66% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     75.66% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     75.66% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     75.66% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     75.66% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     75.66% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     75.66% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     75.66% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     75.66% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     75.66% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     75.66% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     75.66% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     75.66% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     75.66% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     75.66% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     75.66% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     75.66% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     75.66% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     75.66% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     75.66% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     75.66% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     75.66% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     75.66% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     75.66% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     75.66% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     75.66% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     75.66% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     75.66% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     75.66% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     75.66% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     75.66% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     75.66% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     75.66% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     75.66% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     75.66% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     75.66% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            21284869     22.76%     98.42% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            1473220      1.58%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite             0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total              93506678                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                     541720                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.005793                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 515752     95.21%     95.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     95.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     95.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     95.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     95.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     95.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     95.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     95.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     95.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     95.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     95.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     95.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     95.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     95.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     95.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     95.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     95.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     95.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     95.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     95.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     95.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     95.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     95.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     95.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     95.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     95.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     95.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     95.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     95.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     95.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     95.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     95.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     95.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     95.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     95.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     95.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     95.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     95.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     95.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     95.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     95.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     95.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     95.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     95.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     95.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     95.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                 25922      4.79%     99.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                   46      0.01%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses              92372119                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         366189677                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses     91566059                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes        127276203                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                  98069725                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                 93506678                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded            2661655                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined       26544810                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued            92095                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved        425278                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined     12010733                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    178542506                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.523722                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       1.066768                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0          127404755     71.36%     71.36% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           27489555     15.40%     86.75% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2           15129177      8.47%     95.23% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            3375652      1.89%     97.12% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4            2329050      1.30%     98.42% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5            1132251      0.63%     99.06% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6            1287012      0.72%     99.78% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7             228146      0.13%     99.91% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8             166908      0.09%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      178542506                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.522143                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads          1034647                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores          181840                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            22699931                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores            1745024                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                    273                       # number of misc regfile reads
system.cpu1.numCycles                       179082431                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                    71762845                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles               24649813                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             53798191                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents                630202                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                13602914                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents               5498858                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents                32822                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups            135529714                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts             102876382                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands           75689548                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 47234694                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents               1686444                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles                980378                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles              8853996                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                21891357                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.int_rename_lookups       135529714                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles      83220711                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts            708977                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                  4140161                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts        709009                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   271888064                       # The number of ROB reads
system.cpu1.rob.rob_writes                  205600250                       # The number of ROB writes
system.cpu1.timesIdled                           4803                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu2.branchPred.lookups                      0                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                             0                       # Number of atomic instructions committed
system.cpu2.commit.branches                         0                       # Number of branches committed
system.cpu2.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu2.commit.committedInsts                   0                       # Number of instructions committed
system.cpu2.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls                   0                       # Number of function calls committed.
system.cpu2.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu2.commit.loads                            0                       # Number of loads committed
system.cpu2.commit.membars                          0                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu2.commit.refs                             0                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                          0                       # Number of Instructions Simulated
system.cpu2.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu2.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu2.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu2.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                       0                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                         nan                       # Inst execution rate
system.cpu2.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                         0                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu2.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu2.iew.wb_producers                        0                       # num instructions producing a value
system.cpu2.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu2.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu2.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu2.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu2.iq.rate                               nan                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                           0                       # The number of ROB reads
system.cpu2.rob.rob_writes                          0                       # The number of ROB writes
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu3.branchPred.lookups                      0                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                             0                       # Number of atomic instructions committed
system.cpu3.commit.branches                         0                       # Number of branches committed
system.cpu3.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu3.commit.committedInsts                   0                       # Number of instructions committed
system.cpu3.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls                   0                       # Number of function calls committed.
system.cpu3.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu3.commit.loads                            0                       # Number of loads committed
system.cpu3.commit.membars                          0                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu3.commit.refs                             0                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                          0                       # Number of Instructions Simulated
system.cpu3.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu3.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu3.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu3.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                       0                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                         nan                       # Inst execution rate
system.cpu3.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                         0                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu3.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu3.iew.wb_producers                        0                       # num instructions producing a value
system.cpu3.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu3.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu3.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu3.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu3.iq.rate                               nan                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                           0                       # The number of ROB reads
system.cpu3.rob.rob_writes                          0                       # The number of ROB writes
system.l2.prefetcher.num_hwpf_issued          3121832                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit               773437                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified             4438739                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull               3616                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage                690662                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      4998954                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       9965291                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests       109110                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops        32118                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      3098183                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      2414615                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      6196582                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        2446733                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 125494494500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            4911711                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       354422                       # Transaction distribution
system.membus.trans_dist::WritebackClean            3                       # Transaction distribution
system.membus.trans_dist::CleanEvict          4612266                       # Transaction distribution
system.membus.trans_dist::UpgradeReq             1073                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            904                       # Transaction distribution
system.membus.trans_dist::ReadExReq             84855                       # Transaction distribution
system.membus.trans_dist::ReadExResp            84855                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       4911711                       # Transaction distribution
system.membus.trans_dist::InvalidateReq            57                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     14961857                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               14961857                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    342463424                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               342463424                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                             1441                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           4998600                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 4998600    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             4998600                       # Request fanout histogram
system.membus.respLayer1.occupancy        25919738641                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             20.7                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         12261758254                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               9.8                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.pwrStateResidencyTicks::ON   125494494500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 125494494500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 125494494500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 125494494500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.replacements                     0                       # number of replacements
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 125494494500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.pwrStateResidencyTicks::ON   125494494500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 125494494500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 125494494500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 125494494500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.replacements                     0                       # number of replacements
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 125494494500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu0.numPwrStateTransitions                 64                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples           32                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    23875234.375000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   23575086.410400                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10           32    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value       639500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value     53805000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total             32                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   124730487000                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED    764007500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 125494494500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst     18944107                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        18944107                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst     18944107                       # number of overall hits
system.cpu0.icache.overall_hits::total       18944107                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst       251688                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total        251688                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst       251688                       # number of overall misses
system.cpu0.icache.overall_misses::total       251688                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst   7678104499                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total   7678104499                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst   7678104499                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total   7678104499                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst     19195795                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     19195795                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst     19195795                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     19195795                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.013112                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.013112                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.013112                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.013112                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 30506.438523                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 30506.438523                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 30506.438523                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 30506.438523                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         2776                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               42                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    66.095238                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks       227591                       # number of writebacks
system.cpu0.icache.writebacks::total           227591                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst        24098                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total        24098                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst        24098                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total        24098                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst       227590                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total       227590                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst       227590                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total       227590                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst   6891071499                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total   6891071499                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst   6891071499                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total   6891071499                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.011856                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.011856                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.011856                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.011856                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 30278.445885                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 30278.445885                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 30278.445885                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 30278.445885                       # average overall mshr miss latency
system.cpu0.icache.replacements                227591                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst     18944107                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       18944107                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst       251688                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total       251688                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst   7678104499                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total   7678104499                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst     19195795                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     19195795                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.013112                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.013112                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 30506.438523                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 30506.438523                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst        24098                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total        24098                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst       227590                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total       227590                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst   6891071499                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total   6891071499                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.011856                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.011856                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 30278.445885                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 30278.445885                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 125494494500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs           19171964                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs           227623                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs            84.226831                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst           32                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses         38619181                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses        38619181                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 125494494500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data     19801442                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        19801442                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data     19801442                       # number of overall hits
system.cpu0.dcache.overall_hits::total       19801442                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data      4778618                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total       4778618                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data      4778618                       # number of overall misses
system.cpu0.dcache.overall_misses::total      4778618                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 342631881022                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 342631881022                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 342631881022                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 342631881022                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data     24580060                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     24580060                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data     24580060                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     24580060                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.194410                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.194410                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.194410                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.194410                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 71701.040138                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 71701.040138                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 71701.040138                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 71701.040138                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs     11571197                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets        14542                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs           186365                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets            196                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    62.088895                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    74.193878                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks      1780571                       # number of writebacks
system.cpu0.dcache.writebacks::total          1780571                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data      3004218                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total      3004218                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data      3004218                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total      3004218                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data      1774400                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total      1774400                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data      1774400                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total      1774400                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 148580969506                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 148580969506                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 148580969506                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 148580969506                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.072189                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.072189                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.072189                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.072189                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 83735.893545                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 83735.893545                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 83735.893545                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 83735.893545                       # average overall mshr miss latency
system.cpu0.dcache.replacements               1780570                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data     18932563                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       18932563                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data      4118686                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total      4118686                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 293017828500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 293017828500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data     23051249                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     23051249                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.178675                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.178675                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 71143.522109                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 71143.522109                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data      2406608                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total      2406608                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data      1712078                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total      1712078                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 143569479000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 143569479000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.074273                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.074273                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 83856.856405                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 83856.856405                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data       868879                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        868879                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data       659932                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total       659932                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data  49614052522                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total  49614052522                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data      1528811                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      1528811                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.431664                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.431664                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 75180.552727                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 75180.552727                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data       597610                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total       597610                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data        62322                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total        62322                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data   5011490506                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total   5011490506                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.040765                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.040765                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 80412.863932                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 80412.863932                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data       670920                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total       670920                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data         7487                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         7487                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data    187826000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total    187826000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data       678407                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total       678407                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.011036                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.011036                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data 25086.950715                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 25086.950715                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data          640                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total          640                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data         6847                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total         6847                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data    167558500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total    167558500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.010093                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.010093                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 24471.812473                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 24471.812473                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data       663978                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total       663978                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data          542                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          542                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data      6733000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total      6733000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data       664520                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total       664520                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.000816                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.000816                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data 12422.509225                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total 12422.509225                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data          535                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total          535                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data      6198000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total      6198000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.000805                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.000805                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data 11585.046729                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total 11585.046729                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data         7985                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total           7985                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data          921                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total          921                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data     32559500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total     32559500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data         8906                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total         8906                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.103413                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.103413                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 35352.334419                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 35352.334419                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data          921                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total          921                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data     31638500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total     31638500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.103413                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.103413                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 34352.334419                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 34352.334419                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 125494494500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.993776                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs           22929247                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs          1781515                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            12.870645                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.993776                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999805                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999805                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           29                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1            3                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses         53645269                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses        53645269                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 125494494500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst              174718                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data              339556                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst                 437                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              146296                       # number of demand (read+write) hits
system.l2.demand_hits::total                   661007                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst             174718                       # number of overall hits
system.l2.overall_hits::.cpu0.data             339556                       # number of overall hits
system.l2.overall_hits::.cpu1.inst                437                       # number of overall hits
system.l2.overall_hits::.cpu1.data             146296                       # number of overall hits
system.l2.overall_hits::total                  661007                       # number of overall hits
system.l2.demand_misses::.cpu0.inst             52873                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data           1440193                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              4562                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data            936432                       # number of demand (read+write) misses
system.l2.demand_misses::total                2434060                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst            52873                       # number of overall misses
system.l2.overall_misses::.cpu0.data          1440193                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             4562                       # number of overall misses
system.l2.overall_misses::.cpu1.data           936432                       # number of overall misses
system.l2.overall_misses::total               2434060                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst   4263472000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 141501667211                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    388666500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data  86589028170                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     232742833881                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst   4263472000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 141501667211                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    388666500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data  86589028170                       # number of overall miss cycles
system.l2.overall_miss_latency::total    232742833881                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst          227591                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data         1779749                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst            4999                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data         1082728                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              3095067                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst         227591                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data        1779749                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst           4999                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data        1082728                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             3095067                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.232316                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.809211                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.912583                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.864882                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.786432                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.232316                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.809211                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.912583                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.864882                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.786432                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 80636.090254                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 98251.878193                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 85196.514687                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 92466.968418                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 95619.185181                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 80636.090254                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 98251.878193                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 85196.514687                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 92466.968418                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 95619.185181                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs             117176                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                      5615                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      20.868388                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                   2485409                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks              354423                       # number of writebacks
system.l2.writebacks::total                    354423                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst             10                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data          19577                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst             33                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data           1290                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total               20910                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst            10                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data         19577                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst            33                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data          1290                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total              20910                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst        52863                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data      1420616                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         4529                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data       935142                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           2413150                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst        52863                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data      1420616                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         4529                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data       935142                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher      2599276                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          5012426                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst   3734422501                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 126143665231                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    342192000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data  77164275173                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 207384554905                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst   3734422501                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 126143665231                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    342192000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data  77164275173                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 244343174380                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 451727729285                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.232272                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.798211                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.905981                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.863691                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.779676                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.232272                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.798211                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.905981                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.863691                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      1.619489                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 70643.408452                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 88795.047522                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 75555.751822                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 82516.104691                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 85939.355160                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 70643.408452                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 88795.047522                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 75555.751822                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 82516.104691                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 94004.320580                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 90121.575717                       # average overall mshr miss latency
system.l2.replacements                        7388902                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       420511                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           420511                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       420511                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       420511                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks      2571666                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total          2571666                       # number of WritebackClean hits
system.l2.WritebackClean_misses::.writebacks            3                       # number of WritebackClean misses
system.l2.WritebackClean_misses::total              3                       # number of WritebackClean misses
system.l2.WritebackClean_accesses::.writebacks      2571669                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total      2571669                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_miss_rate::.writebacks     0.000001                       # miss rate for WritebackClean accesses
system.l2.WritebackClean_miss_rate::total     0.000001                       # miss rate for WritebackClean accesses
system.l2.WritebackClean_mshr_misses::.writebacks            3                       # number of WritebackClean MSHR misses
system.l2.WritebackClean_mshr_misses::total            3                       # number of WritebackClean MSHR misses
system.l2.WritebackClean_mshr_miss_rate::.writebacks     0.000001                       # mshr miss rate for WritebackClean accesses
system.l2.WritebackClean_mshr_miss_rate::total     0.000001                       # mshr miss rate for WritebackClean accesses
system.l2.HardPFReq_mshr_misses::.l2.prefetcher      2599276                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total        2599276                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 244343174380                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 244343174380                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 94004.320580                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 94004.320580                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data              34                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data               6                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                   40                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data           155                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data           105                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                260                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data       585000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data       269500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total       854500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data          189                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data          111                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total              300                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.820106                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.945946                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.866667                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data  3774.193548                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data  2566.666667                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  3286.538462                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_hits::.cpu0.data            1                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::.cpu1.data            3                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::total               4                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_misses::.cpu0.data          154                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data          102                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total           256                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data      3134500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data      2166500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total      5301000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.814815                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.918919                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.853333                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20353.896104                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 21240.196078                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 20707.031250                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data             4                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                  4                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data          158                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data           85                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total              243                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_miss_latency::.cpu0.data       535500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu1.data        28500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total       564000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_accesses::.cpu0.data          162                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data           85                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total            247                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.975309                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.983806                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_miss_latency::.cpu0.data  3389.240506                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu1.data   335.294118                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total  2320.987654                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_mshr_hits::.cpu0.data            1                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::total             1                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data          157                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data           85                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total          242                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data      3156500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data      1676000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total      4832500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.969136                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.979757                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data 20105.095541                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 19717.647059                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 19969.008264                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data            14257                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data              663                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 14920                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data          48156                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data          38498                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               86654                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data   4755043000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data   4002468000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    8757511000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data        62413                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data        39161                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            101574                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.771570                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.983070                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.853112                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 98742.482764                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 103965.608603                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 101062.974589                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data         1556                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data          221                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total             1777                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data        46600                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data        38277                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          84877                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data   4202394500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data   3606041000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   7808435500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.746639                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.977427                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.835617                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 90180.139485                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 94209.081171                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 91997.072234                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst        174718                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst           437                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total             175155                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst        52873                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         4562                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            57435                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst   4263472000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    388666500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   4652138500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst       227591                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst         4999                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         232590                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.232316                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.912583                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.246937                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 80636.090254                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 85196.514687                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 80998.319840                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst           10                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst           33                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total            43                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst        52863                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         4529                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        57392                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst   3734422501                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    342192000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   4076614501                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.232272                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.905981                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.246752                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 70643.408452                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 75555.751822                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 71031.058353                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data       325299                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data       145633                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            470932                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data      1392037                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data       897934                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         2289971                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data 136746624211                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data  82586560170                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 219333184381                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data      1717336                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data      1043567                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       2760903                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.810579                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.860447                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.829428                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 98234.906264                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 91973.976005                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 95779.896069                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data        18021                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data         1069                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total        19090                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data      1374016                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data       896865                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      2270881                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data 121941270731                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data  73558234173                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 195499504904                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.800086                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.859423                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.822514                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 88748.071879                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 82017.064077                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 86089.718001                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data           81                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total                81                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data           66                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total              66                       # number of InvalidateReq misses
system.l2.InvalidateReq_miss_latency::.cpu0.data       323500                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::total       323500                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_accesses::.cpu0.data          147                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total           147                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.448980                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.448980                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_miss_latency::.cpu0.data  4901.515152                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::total  4901.515152                       # average InvalidateReq miss latency
system.l2.InvalidateReq_mshr_hits::.cpu0.data            9                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::total            9                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_misses::.cpu0.data           57                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total           57                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data      1106500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total      1106500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.387755                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.387755                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 19412.280702                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19412.280702                       # average InvalidateReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 125494494500                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 125494494500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999964                       # Cycle average of tags in use
system.l2.tags.total_refs                     8654534                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   7389056                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.171264                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      29.297345                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        0.320401                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data        3.947051                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.012935                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        1.890479                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    28.531752                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.457771                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.005006                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.061673                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000202                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.029539                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.445809                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999999                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022             1                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024            63                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1            1                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           28                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           35                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.015625                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.984375                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  56092520                       # Number of tag accesses
system.l2.tags.data_accesses                 56092520                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 125494494500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst       3383232                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data      90938560                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        289856                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data      59850432                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher    165318144                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          319780224                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst      3383232                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       289856                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       3673088                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     22683008                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        22683008                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst          52863                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data        1420915                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           4529                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data         935163                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher      2583096                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             4996566                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       354422                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             354422                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst         26959207                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        724641829                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst          2309711                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data        476916794                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher   1317333837                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            2548161378                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst     26959207                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst      2309711                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         29268917                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      180749029                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            180749029                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      180749029                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst        26959207                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       724641829                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst         2309711                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data       476916794                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher   1317333837                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           2728910407                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    346330.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples     52863.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples   1404188.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      4529.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples    930588.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples   2578250.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000653964750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        20955                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        20955                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             8184120                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             326477                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     4996566                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     354425                       # Number of write requests accepted
system.mem_ctrls.readBursts                   4996566                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   354425                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  26148                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  8095                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            309413                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            312418                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            297058                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            256724                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            246190                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            337634                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            357280                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            381971                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            340592                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            362529                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           261322                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           299633                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           297909                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           294437                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           314321                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           300987                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             18543                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             18878                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             21508                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             22660                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             24736                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             26993                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             27083                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             29192                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             26605                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             21415                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            16507                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            22085                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            17564                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            17717                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            17070                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            17761                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       4.52                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.30                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 176841008990                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                24852090000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            270036346490                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     35578.70                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                54328.70                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  4011800                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  315308                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 80.71                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                91.04                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               4996566                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               354425                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 1130584                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  751350                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  463504                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  340187                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  275472                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                  238983                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                  209984                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                  188321                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                  166950                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                  148299                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                 146272                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                 363880                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                 160475                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                 104874                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                  95211                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                  86579                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                  69562                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                  28820                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                    991                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                    120                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   4284                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   4958                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  14572                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  16253                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  18099                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  22311                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  22425                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  24163                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  22769                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  23397                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  22333                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  22744                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  21260                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  21143                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  21077                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  20996                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  21029                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  21058                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    265                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    131                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                     70                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                     55                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                     68                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                     98                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                     60                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                     41                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                     52                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                     63                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                     58                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                     46                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                     41                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                     36                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                     36                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                     36                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                     51                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                     50                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                     43                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                     36                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                     35                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                     35                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                     27                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                     20                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       989636                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    343.834929                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   179.628173                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   381.525150                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       448004     45.27%     45.27% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       176047     17.79%     63.06% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        53991      5.46%     68.51% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        35808      3.62%     72.13% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        28016      2.83%     74.96% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        21974      2.22%     77.18% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        18001      1.82%     79.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        15253      1.54%     80.54% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       192542     19.46%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       989636                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        20955                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     237.191315                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     94.761465                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    479.152746                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255         17141     81.80%     81.80% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-511         1596      7.62%     89.42% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-767          525      2.51%     91.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-1023          651      3.11%     95.03% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1279          488      2.33%     97.36% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1535          173      0.83%     98.18% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-1791           96      0.46%     98.64% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1792-2047           42      0.20%     98.84% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2303           15      0.07%     98.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2304-2559           20      0.10%     99.01% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2560-2815           21      0.10%     99.11% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2816-3071           24      0.11%     99.22% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3327           25      0.12%     99.34% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3328-3583           29      0.14%     99.48% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3584-3839           25      0.12%     99.60% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3840-4095           14      0.07%     99.67% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-4351           14      0.07%     99.73% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4352-4607           22      0.10%     99.84% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4608-4863            6      0.03%     99.87% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4864-5119            7      0.03%     99.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5120-5375            6      0.03%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5376-5631            1      0.00%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5632-5887            5      0.02%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5888-6143            2      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6144-6399            1      0.00%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6400-6655            3      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6656-6911            2      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6912-7167            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         20955                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        20955                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.526700                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.499054                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.986494                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            15793     75.37%     75.37% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              618      2.95%     78.32% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             3498     16.69%     95.01% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              831      3.97%     98.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              163      0.78%     99.75% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               38      0.18%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               11      0.05%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                2      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         20955                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              318106752                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 1673472                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                22164288                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               319780224                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             22683200                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      2534.83                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       176.62                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   2548.16                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    180.75                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        21.18                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    19.80                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.38                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  125494466500                       # Total gap between requests
system.mem_ctrls.avgGap                      23452.57                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst      3383232                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data     89868032                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       289856                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data     59557632                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher    165008000                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     22164288                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 26959206.565033815801                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 716111351.004326343536                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 2309710.885364776012                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 474583624.064878821373                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 1314862461.954456567764                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 176615620.376876384020                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst        52863                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data      1420915                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         4529                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data       935163                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher      2583096                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       354425                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst   1551598343                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data  67410550843                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    153696124                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data  38545990415                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher 162374510765                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 3053799579703                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     29351.31                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     47441.65                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     33936.00                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     41218.47                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     62860.42                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   8616208.17                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    81.39                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           3209922660                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           1706133330                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         17648152200                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          818099280                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy       9906767520                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      55467388560                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       1480506240                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        90236969790                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        719.051223                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   3330790935                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   4190680000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 117973023565                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           3856014120                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           2049535290                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         17840632320                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          989675460                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy       9906767520                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      55811328270                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       1190872800                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        91644825780                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        730.269691                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   2587193140                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   4190680000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 118716621360                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                416                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples          209                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    172025755.980861                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   302303727.971070                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10          209    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value       224500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value    980634500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total            209                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON    89541111500                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED  35953383000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 125494494500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst     16826744                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        16826744                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst     16826744                       # number of overall hits
system.cpu1.icache.overall_hits::total       16826744                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst         5262                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total          5262                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst         5262                       # number of overall misses
system.cpu1.icache.overall_misses::total         5262                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst    424780500                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    424780500                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst    424780500                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    424780500                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst     16832006                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     16832006                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst     16832006                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     16832006                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.000313                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000313                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.000313                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000313                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 80726.054732                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 80726.054732                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 80726.054732                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 80726.054732                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks         4999                       # number of writebacks
system.cpu1.icache.writebacks::total             4999                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst          263                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total          263                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst          263                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total          263                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst         4999                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total         4999                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst         4999                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total         4999                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst    401475500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    401475500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst    401475500                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    401475500                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.000297                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000297                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.000297                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000297                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 80311.162232                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 80311.162232                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 80311.162232                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 80311.162232                       # average overall mshr miss latency
system.cpu1.icache.replacements                  4999                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst     16826744                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       16826744                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst         5262                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total         5262                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst    424780500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    424780500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst     16832006                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     16832006                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.000313                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000313                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 80726.054732                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 80726.054732                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst          263                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total          263                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst         4999                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total         4999                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst    401475500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    401475500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.000297                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000297                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 80311.162232                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 80311.162232                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 125494494500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           16902291                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs             5031                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs          3359.628503                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst           32                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1           12                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2           17                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         33669011                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        33669011                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 125494494500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data     17041583                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        17041583                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data     17041583                       # number of overall hits
system.cpu1.dcache.overall_hits::total       17041583                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      4117082                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       4117082                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      4117082                       # number of overall misses
system.cpu1.dcache.overall_misses::total      4117082                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 289014176497                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 289014176497                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 289014176497                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 289014176497                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     21158665                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     21158665                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     21158665                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     21158665                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.194581                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.194581                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.194581                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.194581                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 70198.790429                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 70198.790429                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 70198.790429                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 70198.790429                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs      2383685                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets        17454                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs            30540                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets            262                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    78.051244                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    66.618321                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      1082437                       # number of writebacks
system.cpu1.dcache.writebacks::total          1082437                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      3039371                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      3039371                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      3039371                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      3039371                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data      1077711                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      1077711                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data      1077711                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      1077711                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data  90373545000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  90373545000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data  90373545000                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  90373545000                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.050935                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.050935                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.050935                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.050935                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 83856.938456                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 83856.938456                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 83856.938456                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 83856.938456                       # average overall mshr miss latency
system.cpu1.dcache.replacements               1082435                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data     16799332                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       16799332                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      3533263                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      3533263                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 242639683000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 242639683000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data     20332595                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     20332595                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.173773                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.173773                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 68672.975377                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 68672.975377                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      2494566                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      2494566                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data      1038697                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total      1038697                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data  86324464000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  86324464000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.051085                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.051085                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 83108.417565                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 83108.417565                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data       242251                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        242251                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data       583819                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total       583819                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data  46374493497                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total  46374493497                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data       826070                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       826070                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.706743                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.706743                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 79432.998064                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 79432.998064                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data       544805                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total       544805                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data        39014                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total        39014                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data   4049081000                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total   4049081000                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.047228                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.047228                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 103785.333470                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 103785.333470                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data       552894                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total       552894                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data         6274                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total         6274                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data    166449500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total    166449500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data       559168                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total       559168                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.011220                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.011220                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 26530.044629                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 26530.044629                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          119                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          119                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data         6155                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total         6155                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data    150136000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total    150136000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.011007                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.011007                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 24392.526401                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 24392.526401                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data       558652                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total       558652                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data          374                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          374                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data      3906500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total      3906500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data       559026                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total       559026                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.000669                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.000669                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data 10445.187166                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total 10445.187166                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data          374                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          374                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data      3532500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total      3532500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.000669                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.000669                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  9445.187166                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  9445.187166                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data          527                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total            527                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data          545                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total          545                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data     23222000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total     23222000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data         1072                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total         1072                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.508396                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.508396                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 42609.174312                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 42609.174312                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data          545                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total          545                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data     22677000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total     22677000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.508396                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.508396                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 41609.174312                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 41609.174312                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 125494494500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           31.648140                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           19240702                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          1084041                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            17.749054                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    31.648140                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.989004                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.989004                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           27                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1            3                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2           24                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.843750                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         45639876                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        45639876                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 125494494500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           2996019                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       774934                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean      2675087                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         7034480                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq          4791784                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq            1079                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           909                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp           1988                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           101924                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          101924                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        232590                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      2763429                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq          147                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp          147                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side       682773                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side      5343521                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        14997                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      3250146                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               9291437                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side     29131648                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side    227860480                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side       639872                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    138570560                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              396202560                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        12185004                       # Total snoops (count)
system.tol2bus.snoopTraffic                  22867136                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         15281349                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.169471                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.380729                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               12723719     83.26%     83.26% # Request fanout histogram
system.tol2bus.snoop_fanout::1                2525512     16.53%     99.79% # Request fanout histogram
system.tol2bus.snoop_fanout::2                  32118      0.21%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           15281349                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         6194327122                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              4.9                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        2673525325                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.1                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         341463346                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.3                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy        1627084146                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             1.3                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy           7517961                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
