<?xml version="1.0"?>
<Runs Version="1" Minor="0">
	<Run Id="design_1_xbar_0_synth_1" LaunchDir="F:/FPGA/project/Video_DMA/image_process.runs/design_1_xbar_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_axi_vdma_0_0_synth_1" LaunchDir="F:/FPGA/project/Video_DMA/image_process.runs/design_1_axi_vdma_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_auto_ds_4_synth_1" LaunchDir="F:/FPGA/project/Video_DMA/image_process.runs/design_1_auto_ds_4_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_auto_ds_3_synth_1" LaunchDir="F:/FPGA/project/Video_DMA/image_process.runs/design_1_auto_ds_3_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_auto_ds_2_synth_1" LaunchDir="F:/FPGA/project/Video_DMA/image_process.runs/design_1_auto_ds_2_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado" IsOrderedIPRun="true">
		<Parent Id="design_1_auto_ds_3_synth_1"/>
	</Run>
	<Run Id="design_1_auto_ds_1_synth_1" LaunchDir="F:/FPGA/project/Video_DMA/image_process.runs/design_1_auto_ds_1_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado" IsOrderedIPRun="true">
		<Parent Id="design_1_auto_ds_4_synth_1"/>
	</Run>
	<Run Id="design_1_auto_ds_0_synth_1" LaunchDir="F:/FPGA/project/Video_DMA/image_process.runs/design_1_auto_ds_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado" IsOrderedIPRun="true">
		<Parent Id="design_1_auto_ds_4_synth_1"/>
	</Run>
	<Run Id="design_1_auto_us_1_synth_1" LaunchDir="F:/FPGA/project/Video_DMA/image_process.runs/design_1_auto_us_1_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_auto_us_0_synth_1" LaunchDir="F:/FPGA/project/Video_DMA/image_process.runs/design_1_auto_us_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
</Runs>

