

================================================================
== Vivado HLS Report for 'dut'
================================================================
* Date:           Fri Dec 13 15:47:59 2024

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        p2peda.prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 8.358 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    31536|    34223| 0.315 ms | 0.342 ms |  31536|  34223|   none  |
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+
        |                 |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name    |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1         |       10|       10|         2|          -|          -|     5|    no    |
        |- memcpy_key     |      111|      111|         2|          -|          -|    56|    no    |
        |- PARRAY_INIT_1  |       54|       54|         3|          -|          -|    18|    no    |
        |- SBOX_INIT_1    |     3080|     3080|       770|          -|          -|     4|    no    |
        | + SBOX_INIT_2   |      768|      768|         3|          -|          -|   256|    no    |
        |- Loop 5         |       10|       10|         2|          -|          -|     5|    no    |
        |- Loop 6         |       10|       10|         2|          -|          -|     5|    no    |
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 22
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 4 
3 --> 2 
4 --> 5 
5 --> 4 6 
6 --> 7 9 
7 --> 8 
8 --> 6 
9 --> 13 10 
10 --> 11 9 
11 --> 12 
12 --> 10 
13 --> 14 16 19 21 
14 --> 15 
15 --> 17 
16 --> 15 
17 --> 18 22 
18 --> 17 
19 --> 20 
20 --> 17 
21 --> 20 
22 --> 17 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.81>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%reading_0 = alloca i1"   --->   Operation 23 'alloca' 'reading_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%p_Val2_s = alloca i32"   --->   Operation 24 'alloca' 'p_Val2_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%p_Val2_3 = alloca i128"   --->   Operation 25 'alloca' 'p_Val2_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecInterface(i32* %strm_out_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 26 'specinterface' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%empty_32 = call i32 (...)* @_ssdm_op_SpecInterface(i32* %strm_in_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 27 'specinterface' 'empty_32' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %strm_in_V_V), !map !378"   --->   Operation 28 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %strm_out_V_V), !map !382"   --->   Operation 29 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([4 x i8]* @dut_str) nounwind"   --->   Operation 30 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%key = alloca [56 x i7], align 1" [p2peda.cpp:173]   --->   Operation 31 'alloca' 'key' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_1 : Operation 32 [1/1] (1.81ns)   --->   "store i128 0, i128* %p_Val2_3" [p2peda.cpp:151]   --->   Operation 32 'store' <Predicate = true> <Delay = 1.81>
ST_1 : Operation 33 [1/1] (1.76ns)   --->   "store i32 0, i32* %p_Val2_s" [p2peda.cpp:151]   --->   Operation 33 'store' <Predicate = true> <Delay = 1.76>
ST_1 : Operation 34 [1/1] (1.76ns)   --->   "store i1 true, i1* %reading_0" [p2peda.cpp:151]   --->   Operation 34 'store' <Predicate = true> <Delay = 1.76>
ST_1 : Operation 35 [1/1] (1.76ns)   --->   "br label %._crit_edge" [p2peda.cpp:151]   --->   Operation 35 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 6.38>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%i_0 = phi i3 [ 0, %meminst626.preheader ], [ %i, %._crit_edge.backedge ]"   --->   Operation 36 'phi' 'i_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%phi_mul = phi i8 [ 0, %meminst626.preheader ], [ %add_ln152, %._crit_edge.backedge ]" [p2peda.cpp:152]   --->   Operation 37 'phi' 'phi_mul' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (1.13ns)   --->   "%icmp_ln151 = icmp eq i3 %i_0, -3" [p2peda.cpp:151]   --->   Operation 38 'icmp' 'icmp_ln151' <Predicate = true> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%empty_33 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 5, i64 5, i64 5)"   --->   Operation 39 'speclooptripcount' 'empty_33' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (1.65ns)   --->   "%i = add i3 %i_0, 1" [p2peda.cpp:151]   --->   Operation 40 'add' 'i' <Predicate = true> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "br i1 %icmp_ln151, label %4, label %0" [p2peda.cpp:151]   --->   Operation 41 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%reading_0_load = load i1* %reading_0" [p2peda.cpp:152]   --->   Operation 42 'load' 'reading_0_load' <Predicate = (!icmp_ln151)> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (1.91ns)   --->   "%add_ln152 = add i8 %phi_mul, 29" [p2peda.cpp:152]   --->   Operation 43 'add' 'add_ln152' <Predicate = (!icmp_ln151)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "br i1 %reading_0_load, label %1, label %._crit_edge.backedge" [p2peda.cpp:152]   --->   Operation 44 'br' <Predicate = (!icmp_ln151)> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (3.63ns)   --->   "%tmp_V_3 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %strm_in_V_V)" [p2peda.cpp:154]   --->   Operation 45 'read' 'tmp_V_3' <Predicate = (!icmp_ln151 & reading_0_load)> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%tmp_5 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %tmp_V_3, i32 29)" [p2peda.cpp:155]   --->   Operation 46 'bitselect' 'tmp_5' <Predicate = (!icmp_ln151 & reading_0_load)> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.97ns)   --->   "%xor_ln155 = xor i1 %tmp_5, true" [p2peda.cpp:155]   --->   Operation 47 'xor' 'xor_ln155' <Predicate = (!icmp_ln151 & reading_0_load)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 48 [1/1] (1.13ns)   --->   "%icmp_ln158 = icmp eq i3 %i_0, -4" [p2peda.cpp:158]   --->   Operation 48 'icmp' 'icmp_ln158' <Predicate = (!icmp_ln151 & reading_0_load)> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 49 [1/1] (1.76ns)   --->   "store i32 %tmp_V_3, i32* %p_Val2_s" [p2peda.cpp:158]   --->   Operation 49 'store' <Predicate = (!icmp_ln151 & reading_0_load)> <Delay = 1.76>
ST_2 : Operation 50 [1/1] (1.76ns)   --->   "store i1 %xor_ln155, i1* %reading_0" [p2peda.cpp:158]   --->   Operation 50 'store' <Predicate = (!icmp_ln151 & reading_0_load)> <Delay = 1.76>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%p_Val2_3_load = load i128* %p_Val2_3" [p2peda.cpp:159]   --->   Operation 51 'load' 'p_Val2_3_load' <Predicate = (!icmp_ln151 & reading_0_load)> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "br i1 %icmp_ln158, label %2, label %3" [p2peda.cpp:158]   --->   Operation 52 'br' <Predicate = (!icmp_ln151 & reading_0_load)> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%trunc_ln162 = trunc i8 %phi_mul to i7" [p2peda.cpp:162]   --->   Operation 53 'trunc' 'trunc_ln162' <Predicate = (!icmp_ln151 & reading_0_load & !icmp_ln158)> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%zext_ln162 = zext i8 %phi_mul to i32" [p2peda.cpp:162]   --->   Operation 54 'zext' 'zext_ln162' <Predicate = (!icmp_ln151 & reading_0_load & !icmp_ln158)> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (1.87ns)   --->   "%add_ln162 = add i7 28, %trunc_ln162" [p2peda.cpp:162]   --->   Operation 55 'add' 'add_ln162' <Predicate = (!icmp_ln151 & reading_0_load & !icmp_ln158)> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%zext_ln162_1 = zext i7 %add_ln162 to i32" [p2peda.cpp:162]   --->   Operation 56 'zext' 'zext_ln162_1' <Predicate = (!icmp_ln151 & reading_0_load & !icmp_ln158)> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (1.55ns)   --->   "%icmp_ln414 = icmp ugt i32 %zext_ln162, %zext_ln162_1" [p2peda.cpp:162]   --->   Operation 57 'icmp' 'icmp_ln414' <Predicate = (!icmp_ln151 & reading_0_load & !icmp_ln158)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%zext_ln414 = zext i7 %add_ln162 to i8" [p2peda.cpp:162]   --->   Operation 58 'zext' 'zext_ln414' <Predicate = (!icmp_ln151 & reading_0_load & !icmp_ln158)> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (1.91ns)   --->   "%sub_ln414 = sub i8 127, %phi_mul" [p2peda.cpp:162]   --->   Operation 59 'sub' 'sub_ln414' <Predicate = (!icmp_ln151 & reading_0_load & !icmp_ln158)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 60 [1/1] (0.00ns) (grouped into LUT with out node sub_ln414_1)   --->   "%select_ln414 = select i1 %icmp_ln414, i8 %phi_mul, i8 %zext_ln414" [p2peda.cpp:162]   --->   Operation 60 'select' 'select_ln414' <Predicate = (!icmp_ln151 & reading_0_load & !icmp_ln158)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 61 [1/1] (1.91ns) (out node of the LUT)   --->   "%sub_ln414_1 = sub i8 127, %select_ln414" [p2peda.cpp:162]   --->   Operation 61 'sub' 'sub_ln414_1' <Predicate = (!icmp_ln151 & reading_0_load & !icmp_ln158)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "%trunc_ln647 = trunc i32 %tmp_V_3 to i12" [p2peda.cpp:159]   --->   Operation 62 'trunc' 'trunc_ln647' <Predicate = (!icmp_ln151 & reading_0_load & icmp_ln158)> <Delay = 0.00>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "%p_Result_s = call i128 @llvm.part.set.i128.i12(i128 %p_Val2_3_load, i12 %trunc_ln647, i32 116, i32 127)" [p2peda.cpp:159]   --->   Operation 63 'partset' 'p_Result_s' <Predicate = (!icmp_ln151 & reading_0_load & icmp_ln158)> <Delay = 0.00>
ST_2 : Operation 64 [1/1] (1.81ns)   --->   "store i128 %p_Result_s, i128* %p_Val2_3" [p2peda.cpp:160]   --->   Operation 64 'store' <Predicate = (!icmp_ln151 & reading_0_load & icmp_ln158)> <Delay = 1.81>
ST_2 : Operation 65 [1/1] (0.00ns)   --->   "br label %._crit_edge.backedge" [p2peda.cpp:160]   --->   Operation 65 'br' <Predicate = (!icmp_ln151 & reading_0_load & icmp_ln158)> <Delay = 0.00>
ST_2 : Operation 66 [1/1] (0.00ns)   --->   "%p_Val2_load = load i32* %p_Val2_s" [p2peda.cpp:166]   --->   Operation 66 'load' 'p_Val2_load' <Predicate = (icmp_ln151)> <Delay = 0.00>
ST_2 : Operation 67 [1/1] (0.00ns)   --->   "%tmp = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %p_Val2_load, i32 30)" [p2peda.cpp:166]   --->   Operation 67 'bitselect' 'tmp' <Predicate = (icmp_ln151)> <Delay = 0.00>
ST_2 : Operation 68 [1/1] (1.76ns)   --->   "br label %meminst629"   --->   Operation 68 'br' <Predicate = (icmp_ln151)> <Delay = 1.76>

State 3 <SV = 2> <Delay = 8.07>
ST_3 : Operation 69 [1/1] (0.00ns) (grouped into LUT with out node shl_ln414)   --->   "%trunc_ln647_1 = trunc i32 %tmp_V_3 to i29" [p2peda.cpp:162]   --->   Operation 69 'trunc' 'trunc_ln647_1' <Predicate = (reading_0_load & !icmp_ln158)> <Delay = 0.00>
ST_3 : Operation 70 [1/1] (0.00ns) (grouped into LUT with out node shl_ln414)   --->   "%tmp_V_4 = zext i29 %trunc_ln647_1 to i128" [p2peda.cpp:162]   --->   Operation 70 'zext' 'tmp_V_4' <Predicate = (reading_0_load & !icmp_ln158)> <Delay = 0.00>
ST_3 : Operation 71 [1/1] (0.00ns) (grouped into LUT with out node and_ln414)   --->   "%select_ln414_1 = select i1 %icmp_ln414, i8 %zext_ln414, i8 %phi_mul" [p2peda.cpp:162]   --->   Operation 71 'select' 'select_ln414_1' <Predicate = (reading_0_load & !icmp_ln158)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 72 [1/1] (0.00ns) (grouped into LUT with out node shl_ln414)   --->   "%select_ln414_2 = select i1 %icmp_ln414, i8 %sub_ln414, i8 %phi_mul" [p2peda.cpp:162]   --->   Operation 72 'select' 'select_ln414_2' <Predicate = (reading_0_load & !icmp_ln158)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 73 [1/1] (0.00ns) (grouped into LUT with out node shl_ln414)   --->   "%zext_ln414_1 = zext i8 %select_ln414_2 to i128" [p2peda.cpp:162]   --->   Operation 73 'zext' 'zext_ln414_1' <Predicate = (reading_0_load & !icmp_ln158)> <Delay = 0.00>
ST_3 : Operation 74 [1/1] (0.00ns) (grouped into LUT with out node and_ln414)   --->   "%zext_ln414_2 = zext i8 %select_ln414_1 to i128" [p2peda.cpp:162]   --->   Operation 74 'zext' 'zext_ln414_2' <Predicate = (reading_0_load & !icmp_ln158)> <Delay = 0.00>
ST_3 : Operation 75 [1/1] (0.00ns) (grouped into LUT with out node and_ln414)   --->   "%zext_ln414_3 = zext i8 %sub_ln414_1 to i128" [p2peda.cpp:162]   --->   Operation 75 'zext' 'zext_ln414_3' <Predicate = (reading_0_load & !icmp_ln158)> <Delay = 0.00>
ST_3 : Operation 76 [1/1] (4.33ns) (out node of the LUT)   --->   "%shl_ln414 = shl i128 %tmp_V_4, %zext_ln414_1" [p2peda.cpp:162]   --->   Operation 76 'shl' 'shl_ln414' <Predicate = (reading_0_load & !icmp_ln158)> <Delay = 4.33> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.89> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 77 [1/1] (0.00ns) (grouped into LUT with out node p_Result_8)   --->   "%tmp_6 = call i128 @llvm.part.select.i128(i128 %shl_ln414, i32 127, i32 0)" [p2peda.cpp:162]   --->   Operation 77 'partselect' 'tmp_6' <Predicate = (reading_0_load & !icmp_ln158 & icmp_ln414)> <Delay = 0.00>
ST_3 : Operation 78 [1/1] (0.00ns) (grouped into LUT with out node p_Result_8)   --->   "%select_ln414_3 = select i1 %icmp_ln414, i128 %tmp_6, i128 %shl_ln414" [p2peda.cpp:162]   --->   Operation 78 'select' 'select_ln414_3' <Predicate = (reading_0_load & !icmp_ln158)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 79 [1/1] (0.00ns) (grouped into LUT with out node and_ln414)   --->   "%shl_ln414_1 = shl i128 -1, %zext_ln414_2" [p2peda.cpp:162]   --->   Operation 79 'shl' 'shl_ln414_1' <Predicate = (reading_0_load & !icmp_ln158)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.89> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 80 [1/1] (0.00ns) (grouped into LUT with out node and_ln414)   --->   "%lshr_ln414 = lshr i128 -1, %zext_ln414_3" [p2peda.cpp:162]   --->   Operation 80 'lshr' 'lshr_ln414' <Predicate = (reading_0_load & !icmp_ln158)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.89> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 81 [1/1] (3.14ns) (out node of the LUT)   --->   "%and_ln414 = and i128 %shl_ln414_1, %lshr_ln414" [p2peda.cpp:162]   --->   Operation 81 'and' 'and_ln414' <Predicate = (reading_0_load & !icmp_ln158)> <Delay = 3.14> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 82 [1/1] (0.00ns) (grouped into LUT with out node p_Result_8)   --->   "%xor_ln414 = xor i128 %and_ln414, -1" [p2peda.cpp:162]   --->   Operation 82 'xor' 'xor_ln414' <Predicate = (reading_0_load & !icmp_ln158)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 83 [1/1] (0.00ns) (grouped into LUT with out node p_Result_8)   --->   "%and_ln414_1 = and i128 %p_Val2_3_load, %xor_ln414" [p2peda.cpp:162]   --->   Operation 83 'and' 'and_ln414_1' <Predicate = (reading_0_load & !icmp_ln158)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 84 [1/1] (0.00ns) (grouped into LUT with out node p_Result_8)   --->   "%and_ln414_2 = and i128 %select_ln414_3, %and_ln414" [p2peda.cpp:162]   --->   Operation 84 'and' 'and_ln414_2' <Predicate = (reading_0_load & !icmp_ln158)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 85 [1/1] (1.92ns) (out node of the LUT)   --->   "%p_Result_8 = or i128 %and_ln414_1, %and_ln414_2" [p2peda.cpp:162]   --->   Operation 85 'or' 'p_Result_8' <Predicate = (reading_0_load & !icmp_ln158)> <Delay = 1.92> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 86 [1/1] (1.81ns)   --->   "store i128 %p_Result_8, i128* %p_Val2_3" [p2peda.cpp:162]   --->   Operation 86 'store' <Predicate = (reading_0_load & !icmp_ln158)> <Delay = 1.81>
ST_3 : Operation 87 [1/1] (0.00ns)   --->   "br label %._crit_edge.backedge"   --->   Operation 87 'br' <Predicate = (reading_0_load & !icmp_ln158)> <Delay = 0.00>
ST_3 : Operation 88 [1/1] (0.00ns)   --->   "br label %._crit_edge"   --->   Operation 88 'br' <Predicate = true> <Delay = 0.00>

State 4 <SV = 2> <Delay = 3.25>
ST_4 : Operation 89 [1/1] (0.00ns)   --->   "%phi_ln173 = phi i6 [ 0, %4 ], [ %add_ln173, %meminst629 ]" [p2peda.cpp:173]   --->   Operation 89 'phi' 'phi_ln173' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 90 [1/1] (1.82ns)   --->   "%add_ln173 = add i6 %phi_ln173, 1" [p2peda.cpp:173]   --->   Operation 90 'add' 'add_ln173' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 91 [1/1] (0.00ns)   --->   "%zext_ln173 = zext i6 %phi_ln173 to i64" [p2peda.cpp:173]   --->   Operation 91 'zext' 'zext_ln173' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 92 [1/1] (0.00ns)   --->   "%dut_stream_stream_1 = getelementptr [56 x i7]* @dut_stream_stream_s, i64 0, i64 %zext_ln173" [p2peda.cpp:173]   --->   Operation 92 'getelementptr' 'dut_stream_stream_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 93 [2/2] (3.25ns)   --->   "%dut_stream_stream_2 = load i7* %dut_stream_stream_1, align 1" [p2peda.cpp:173]   --->   Operation 93 'load' 'dut_stream_stream_2' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 128> <Depth = 256> <ROM>
ST_4 : Operation 94 [1/1] (1.42ns)   --->   "%icmp_ln173 = icmp eq i6 %phi_ln173, -9" [p2peda.cpp:173]   --->   Operation 94 'icmp' 'icmp_ln173' <Predicate = true> <Delay = 1.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 3> <Delay = 5.57>
ST_5 : Operation 95 [1/1] (0.00ns)   --->   "%key_addr = getelementptr [56 x i7]* %key, i64 0, i64 %zext_ln173" [p2peda.cpp:173]   --->   Operation 95 'getelementptr' 'key_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 96 [1/2] (3.25ns)   --->   "%dut_stream_stream_2 = load i7* %dut_stream_stream_1, align 1" [p2peda.cpp:173]   --->   Operation 96 'load' 'dut_stream_stream_2' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 128> <Depth = 256> <ROM>
ST_5 : Operation 97 [1/1] (2.32ns)   --->   "store i7 %dut_stream_stream_2, i7* %key_addr, align 1" [p2peda.cpp:173]   --->   Operation 97 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_5 : Operation 98 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @memcpy_key_str)"   --->   Operation 98 'specloopname' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 99 [1/1] (0.00ns)   --->   "%empty_34 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 56, i64 56, i64 56)"   --->   Operation 99 'speclooptripcount' 'empty_34' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 100 [1/1] (0.00ns)   --->   "br i1 %icmp_ln173, label %.preheader638.preheader, label %meminst629" [p2peda.cpp:173]   --->   Operation 100 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 101 [1/1] (1.76ns)   --->   "br label %.preheader638" [p2peda.cpp:177]   --->   Operation 101 'br' <Predicate = (icmp_ln173)> <Delay = 1.76>

State 6 <SV = 4> <Delay = 3.50>
ST_6 : Operation 102 [1/1] (0.00ns)   --->   "%i1_0 = phi i5 [ %i_5, %6 ], [ 0, %.preheader638.preheader ]"   --->   Operation 102 'phi' 'i1_0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 103 [1/1] (1.36ns)   --->   "%icmp_ln177 = icmp eq i5 %i1_0, -14" [p2peda.cpp:177]   --->   Operation 103 'icmp' 'icmp_ln177' <Predicate = true> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 104 [1/1] (0.00ns)   --->   "%empty_35 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 18, i64 18, i64 18)"   --->   Operation 104 'speclooptripcount' 'empty_35' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 105 [1/1] (1.78ns)   --->   "%i_5 = add i5 %i1_0, 1" [p2peda.cpp:177]   --->   Operation 105 'add' 'i_5' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 106 [1/1] (0.00ns)   --->   "br i1 %icmp_ln177, label %.preheader.preheader, label %5" [p2peda.cpp:177]   --->   Operation 106 'br' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 107 [1/1] (0.00ns)   --->   "%tmp_10 = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %i1_0, i5 0)" [p2peda.cpp:177]   --->   Operation 107 'bitconcatenate' 'tmp_10' <Predicate = (!icmp_ln177)> <Delay = 0.00>
ST_6 : Operation 108 [1/1] (0.00ns)   --->   "%empty_36 = or i10 %tmp_10, 31" [p2peda.cpp:177]   --->   Operation 108 'or' 'empty_36' <Predicate = (!icmp_ln177)> <Delay = 0.00>
ST_6 : Operation 109 [1/1] (1.77ns)   --->   "%icmp_ln178 = icmp ugt i10 %tmp_10, %empty_36" [p2peda.cpp:178]   --->   Operation 109 'icmp' 'icmp_ln178' <Predicate = (!icmp_ln177)> <Delay = 1.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 110 [1/1] (1.73ns)   --->   "%sub_ln178 = sub i10 %tmp_10, %empty_36" [p2peda.cpp:178]   --->   Operation 110 'sub' 'sub_ln178' <Predicate = (!icmp_ln177)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 111 [1/1] (1.73ns)   --->   "%sub_ln178_2 = sub i10 %empty_36, %tmp_10" [p2peda.cpp:178]   --->   Operation 111 'sub' 'sub_ln178_2' <Predicate = (!icmp_ln177)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 112 [1/1] (0.00ns) (grouped into LUT with out node sub_ln178_3)   --->   "%select_ln178 = select i1 %icmp_ln178, i10 %sub_ln178, i10 %sub_ln178_2" [p2peda.cpp:178]   --->   Operation 112 'select' 'select_ln178' <Predicate = (!icmp_ln177)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 113 [1/1] (1.73ns) (out node of the LUT)   --->   "%sub_ln178_3 = sub i10 -449, %select_ln178" [p2peda.cpp:178]   --->   Operation 113 'sub' 'sub_ln178_3' <Predicate = (!icmp_ln177)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 114 [1/1] (1.76ns)   --->   "br label %.preheader" [p2peda.cpp:183]   --->   Operation 114 'br' <Predicate = (icmp_ln177)> <Delay = 1.76>

State 7 <SV = 5> <Delay = 7.67>
ST_7 : Operation 115 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([14 x i8]* @p_str18) nounwind" [p2peda.cpp:177]   --->   Operation 115 'specloopname' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 116 [1/1] (1.73ns)   --->   "%sub_ln178_1 = sub i10 -449, %tmp_10" [p2peda.cpp:178]   --->   Operation 116 'sub' 'sub_ln178_1' <Predicate = (icmp_ln178)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 117 [1/1] (0.00ns) (grouped into LUT with out node and_ln178)   --->   "%select_ln178_1 = select i1 %icmp_ln178, i576 16752562354398123219061622176312485628542926702443129807711725665196492434630732107308485303355741533779069465090666675546085035917157370732523037193771922456304570429578897, i576 -114509640016452074120998456929561107195831926011157908428056009737238935879020846979260301347077453790584755193272752173515957604745759620187483252930673842818932057395205496" [p2peda.cpp:178]   --->   Operation 117 'select' 'select_ln178_1' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 118 [1/1] (0.00ns) (grouped into LUT with out node and_ln178)   --->   "%select_ln178_2 = select i1 %icmp_ln178, i10 %sub_ln178_1, i10 %tmp_10" [p2peda.cpp:178]   --->   Operation 118 'select' 'select_ln178_2' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 119 [1/1] (0.00ns) (grouped into LUT with out node and_ln178)   --->   "%zext_ln178 = zext i10 %select_ln178_2 to i576" [p2peda.cpp:178]   --->   Operation 119 'zext' 'zext_ln178' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 120 [1/1] (0.00ns) (grouped into LUT with out node and_ln178)   --->   "%zext_ln178_1 = zext i10 %sub_ln178_3 to i576" [p2peda.cpp:178]   --->   Operation 120 'zext' 'zext_ln178_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 121 [1/1] (0.00ns) (grouped into LUT with out node and_ln178)   --->   "%lshr_ln178 = lshr i576 %select_ln178_1, %zext_ln178" [p2peda.cpp:178]   --->   Operation 121 'lshr' 'lshr_ln178' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.89> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 122 [1/1] (0.00ns) (grouped into LUT with out node and_ln178)   --->   "%lshr_ln178_1 = lshr i576 -1, %zext_ln178_1" [p2peda.cpp:178]   --->   Operation 122 'lshr' 'lshr_ln178_1' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.89> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 123 [1/1] (5.94ns) (out node of the LUT)   --->   "%and_ln178 = and i576 %lshr_ln178, %lshr_ln178_1" [p2peda.cpp:178]   --->   Operation 123 'and' 'and_ln178' <Predicate = true> <Delay = 5.94> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 124 [1/1] (0.00ns)   --->   "%trunc_ln178 = trunc i576 %and_ln178 to i32" [p2peda.cpp:178]   --->   Operation 124 'trunc' 'trunc_ln178' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 125 [1/1] (1.42ns)   --->   "switch i5 %i1_0, label %branch17 [
    i5 0, label %branch0
    i5 1, label %branch1
    i5 2, label %branch2
    i5 3, label %branch3
    i5 4, label %branch4
    i5 5, label %branch5
    i5 6, label %branch6
    i5 7, label %branch7
    i5 8, label %branch8
    i5 9, label %branch9
    i5 10, label %branch10
    i5 11, label %branch11
    i5 12, label %branch12
    i5 13, label %branch13
    i5 14, label %branch14
    i5 15, label %branch15
    i5 -16, label %branch16
  ]" [p2peda.cpp:178]   --->   Operation 125 'switch' <Predicate = true> <Delay = 1.42>
ST_7 : Operation 126 [1/1] (0.00ns)   --->   "store i32 %trunc_ln178, i32* @P_16, align 4" [p2peda.cpp:178]   --->   Operation 126 'store' <Predicate = (i1_0 == 16)> <Delay = 0.00>
ST_7 : Operation 127 [1/1] (0.00ns)   --->   "br label %6" [p2peda.cpp:178]   --->   Operation 127 'br' <Predicate = (i1_0 == 16)> <Delay = 0.00>
ST_7 : Operation 128 [1/1] (0.00ns)   --->   "store i32 %trunc_ln178, i32* @P_15, align 4" [p2peda.cpp:178]   --->   Operation 128 'store' <Predicate = (i1_0 == 15)> <Delay = 0.00>
ST_7 : Operation 129 [1/1] (0.00ns)   --->   "br label %6" [p2peda.cpp:178]   --->   Operation 129 'br' <Predicate = (i1_0 == 15)> <Delay = 0.00>
ST_7 : Operation 130 [1/1] (0.00ns)   --->   "store i32 %trunc_ln178, i32* @P_14, align 4" [p2peda.cpp:178]   --->   Operation 130 'store' <Predicate = (i1_0 == 14)> <Delay = 0.00>
ST_7 : Operation 131 [1/1] (0.00ns)   --->   "br label %6" [p2peda.cpp:178]   --->   Operation 131 'br' <Predicate = (i1_0 == 14)> <Delay = 0.00>
ST_7 : Operation 132 [1/1] (0.00ns)   --->   "store i32 %trunc_ln178, i32* @P_13, align 4" [p2peda.cpp:178]   --->   Operation 132 'store' <Predicate = (i1_0 == 13)> <Delay = 0.00>
ST_7 : Operation 133 [1/1] (0.00ns)   --->   "br label %6" [p2peda.cpp:178]   --->   Operation 133 'br' <Predicate = (i1_0 == 13)> <Delay = 0.00>
ST_7 : Operation 134 [1/1] (0.00ns)   --->   "store i32 %trunc_ln178, i32* @P_12, align 4" [p2peda.cpp:178]   --->   Operation 134 'store' <Predicate = (i1_0 == 12)> <Delay = 0.00>
ST_7 : Operation 135 [1/1] (0.00ns)   --->   "br label %6" [p2peda.cpp:178]   --->   Operation 135 'br' <Predicate = (i1_0 == 12)> <Delay = 0.00>
ST_7 : Operation 136 [1/1] (0.00ns)   --->   "store i32 %trunc_ln178, i32* @P_11, align 4" [p2peda.cpp:178]   --->   Operation 136 'store' <Predicate = (i1_0 == 11)> <Delay = 0.00>
ST_7 : Operation 137 [1/1] (0.00ns)   --->   "br label %6" [p2peda.cpp:178]   --->   Operation 137 'br' <Predicate = (i1_0 == 11)> <Delay = 0.00>
ST_7 : Operation 138 [1/1] (0.00ns)   --->   "store i32 %trunc_ln178, i32* @P_10, align 4" [p2peda.cpp:178]   --->   Operation 138 'store' <Predicate = (i1_0 == 10)> <Delay = 0.00>
ST_7 : Operation 139 [1/1] (0.00ns)   --->   "br label %6" [p2peda.cpp:178]   --->   Operation 139 'br' <Predicate = (i1_0 == 10)> <Delay = 0.00>
ST_7 : Operation 140 [1/1] (0.00ns)   --->   "store i32 %trunc_ln178, i32* @P_9, align 4" [p2peda.cpp:178]   --->   Operation 140 'store' <Predicate = (i1_0 == 9)> <Delay = 0.00>
ST_7 : Operation 141 [1/1] (0.00ns)   --->   "br label %6" [p2peda.cpp:178]   --->   Operation 141 'br' <Predicate = (i1_0 == 9)> <Delay = 0.00>
ST_7 : Operation 142 [1/1] (0.00ns)   --->   "store i32 %trunc_ln178, i32* @P_8, align 4" [p2peda.cpp:178]   --->   Operation 142 'store' <Predicate = (i1_0 == 8)> <Delay = 0.00>
ST_7 : Operation 143 [1/1] (0.00ns)   --->   "br label %6" [p2peda.cpp:178]   --->   Operation 143 'br' <Predicate = (i1_0 == 8)> <Delay = 0.00>
ST_7 : Operation 144 [1/1] (0.00ns)   --->   "store i32 %trunc_ln178, i32* @P_7, align 4" [p2peda.cpp:178]   --->   Operation 144 'store' <Predicate = (i1_0 == 7)> <Delay = 0.00>
ST_7 : Operation 145 [1/1] (0.00ns)   --->   "br label %6" [p2peda.cpp:178]   --->   Operation 145 'br' <Predicate = (i1_0 == 7)> <Delay = 0.00>
ST_7 : Operation 146 [1/1] (0.00ns)   --->   "store i32 %trunc_ln178, i32* @P_6, align 4" [p2peda.cpp:178]   --->   Operation 146 'store' <Predicate = (i1_0 == 6)> <Delay = 0.00>
ST_7 : Operation 147 [1/1] (0.00ns)   --->   "br label %6" [p2peda.cpp:178]   --->   Operation 147 'br' <Predicate = (i1_0 == 6)> <Delay = 0.00>
ST_7 : Operation 148 [1/1] (0.00ns)   --->   "store i32 %trunc_ln178, i32* @P_5, align 4" [p2peda.cpp:178]   --->   Operation 148 'store' <Predicate = (i1_0 == 5)> <Delay = 0.00>
ST_7 : Operation 149 [1/1] (0.00ns)   --->   "br label %6" [p2peda.cpp:178]   --->   Operation 149 'br' <Predicate = (i1_0 == 5)> <Delay = 0.00>
ST_7 : Operation 150 [1/1] (0.00ns)   --->   "store i32 %trunc_ln178, i32* @P_4, align 4" [p2peda.cpp:178]   --->   Operation 150 'store' <Predicate = (i1_0 == 4)> <Delay = 0.00>
ST_7 : Operation 151 [1/1] (0.00ns)   --->   "br label %6" [p2peda.cpp:178]   --->   Operation 151 'br' <Predicate = (i1_0 == 4)> <Delay = 0.00>
ST_7 : Operation 152 [1/1] (0.00ns)   --->   "store i32 %trunc_ln178, i32* @P_3, align 4" [p2peda.cpp:178]   --->   Operation 152 'store' <Predicate = (i1_0 == 3)> <Delay = 0.00>
ST_7 : Operation 153 [1/1] (0.00ns)   --->   "br label %6" [p2peda.cpp:178]   --->   Operation 153 'br' <Predicate = (i1_0 == 3)> <Delay = 0.00>
ST_7 : Operation 154 [1/1] (0.00ns)   --->   "store i32 %trunc_ln178, i32* @P_2, align 4" [p2peda.cpp:178]   --->   Operation 154 'store' <Predicate = (i1_0 == 2)> <Delay = 0.00>
ST_7 : Operation 155 [1/1] (0.00ns)   --->   "br label %6" [p2peda.cpp:178]   --->   Operation 155 'br' <Predicate = (i1_0 == 2)> <Delay = 0.00>
ST_7 : Operation 156 [1/1] (0.00ns)   --->   "store i32 %trunc_ln178, i32* @P_1, align 4" [p2peda.cpp:178]   --->   Operation 156 'store' <Predicate = (i1_0 == 1)> <Delay = 0.00>
ST_7 : Operation 157 [1/1] (0.00ns)   --->   "br label %6" [p2peda.cpp:178]   --->   Operation 157 'br' <Predicate = (i1_0 == 1)> <Delay = 0.00>
ST_7 : Operation 158 [1/1] (0.00ns)   --->   "store i32 %trunc_ln178, i32* @P_0, align 4" [p2peda.cpp:178]   --->   Operation 158 'store' <Predicate = (i1_0 == 0)> <Delay = 0.00>
ST_7 : Operation 159 [1/1] (0.00ns)   --->   "br label %6" [p2peda.cpp:178]   --->   Operation 159 'br' <Predicate = (i1_0 == 0)> <Delay = 0.00>
ST_7 : Operation 160 [1/1] (0.00ns)   --->   "store i32 %trunc_ln178, i32* @P_17, align 4" [p2peda.cpp:178]   --->   Operation 160 'store' <Predicate = (i1_0 == 31) | (i1_0 == 30) | (i1_0 == 29) | (i1_0 == 28) | (i1_0 == 27) | (i1_0 == 26) | (i1_0 == 25) | (i1_0 == 24) | (i1_0 == 23) | (i1_0 == 22) | (i1_0 == 21) | (i1_0 == 20) | (i1_0 == 19) | (i1_0 == 18) | (i1_0 == 17)> <Delay = 0.00>
ST_7 : Operation 161 [1/1] (0.00ns)   --->   "br label %6" [p2peda.cpp:178]   --->   Operation 161 'br' <Predicate = (i1_0 == 31) | (i1_0 == 30) | (i1_0 == 29) | (i1_0 == 28) | (i1_0 == 27) | (i1_0 == 26) | (i1_0 == 25) | (i1_0 == 24) | (i1_0 == 23) | (i1_0 == 22) | (i1_0 == 21) | (i1_0 == 20) | (i1_0 == 19) | (i1_0 == 18) | (i1_0 == 17)> <Delay = 0.00>

State 8 <SV = 6> <Delay = 0.00>
ST_8 : Operation 162 [1/1] (0.00ns)   --->   "br label %.preheader638" [p2peda.cpp:177]   --->   Operation 162 'br' <Predicate = true> <Delay = 0.00>

State 9 <SV = 5> <Delay = 1.76>
ST_9 : Operation 163 [1/1] (0.00ns)   --->   "%i2_0 = phi i3 [ %i_6, %SBOX_INIT_1_end ], [ 0, %.preheader.preheader ]"   --->   Operation 163 'phi' 'i2_0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 164 [1/1] (1.13ns)   --->   "%icmp_ln183 = icmp eq i3 %i2_0, -4" [p2peda.cpp:183]   --->   Operation 164 'icmp' 'icmp_ln183' <Predicate = true> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 165 [1/1] (0.00ns)   --->   "%empty_37 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)"   --->   Operation 165 'speclooptripcount' 'empty_37' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 166 [1/1] (1.65ns)   --->   "%i_6 = add i3 %i2_0, 1" [p2peda.cpp:183]   --->   Operation 166 'add' 'i_6' <Predicate = true> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 167 [1/1] (0.00ns)   --->   "br i1 %icmp_ln183, label %10, label %SBOX_INIT_1_begin" [p2peda.cpp:183]   --->   Operation 167 'br' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 168 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([12 x i8]* @p_str19) nounwind" [p2peda.cpp:183]   --->   Operation 168 'specloopname' <Predicate = (!icmp_ln183)> <Delay = 0.00>
ST_9 : Operation 169 [1/1] (0.00ns)   --->   "%tmp_8 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str19)" [p2peda.cpp:183]   --->   Operation 169 'specregionbegin' 'tmp_8' <Predicate = (!icmp_ln183)> <Delay = 0.00>
ST_9 : Operation 170 [1/1] (0.00ns)   --->   "%empty_38 = trunc i3 %i2_0 to i2" [p2peda.cpp:183]   --->   Operation 170 'trunc' 'empty_38' <Predicate = (!icmp_ln183)> <Delay = 0.00>
ST_9 : Operation 171 [1/1] (0.00ns)   --->   "%tmp_12 = call i7 @_ssdm_op_BitConcatenate.i7.i2.i5(i2 %empty_38, i5 0)" [p2peda.cpp:183]   --->   Operation 171 'bitconcatenate' 'tmp_12' <Predicate = (!icmp_ln183)> <Delay = 0.00>
ST_9 : Operation 172 [1/1] (0.00ns)   --->   "%empty_39 = or i7 %tmp_12, 31" [p2peda.cpp:183]   --->   Operation 172 'or' 'empty_39' <Predicate = (!icmp_ln183)> <Delay = 0.00>
ST_9 : Operation 173 [1/1] (1.76ns)   --->   "br label %7" [p2peda.cpp:185]   --->   Operation 173 'br' <Predicate = (!icmp_ln183)> <Delay = 1.76>
ST_9 : Operation 174 [2/2] (0.00ns)   --->   "call fastcc void @Blowfish_SetKey([56 x i7]* %key, [256 x i32]* @S_0, [256 x i32]* @S_1, [256 x i32]* @S_2, [256 x i32]* @S_3)" [p2peda.cpp:190]   --->   Operation 174 'call' <Predicate = (icmp_ln183)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 10 <SV = 6> <Delay = 3.25>
ST_10 : Operation 175 [1/1] (0.00ns)   --->   "%j_0 = phi i9 [ 0, %SBOX_INIT_1_begin ], [ %j, %9 ]"   --->   Operation 175 'phi' 'j_0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 176 [1/1] (1.66ns)   --->   "%icmp_ln185 = icmp eq i9 %j_0, -256" [p2peda.cpp:185]   --->   Operation 176 'icmp' 'icmp_ln185' <Predicate = true> <Delay = 1.66> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 177 [1/1] (0.00ns)   --->   "%empty_40 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 256, i64 256, i64 256)"   --->   Operation 177 'speclooptripcount' 'empty_40' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 178 [1/1] (1.82ns)   --->   "%j = add i9 %j_0, 1" [p2peda.cpp:185]   --->   Operation 178 'add' 'j' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 179 [1/1] (0.00ns)   --->   "br i1 %icmp_ln185, label %SBOX_INIT_1_end, label %8" [p2peda.cpp:185]   --->   Operation 179 'br' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 180 [1/1] (0.00ns)   --->   "%zext_ln186 = zext i9 %j_0 to i64" [p2peda.cpp:186]   --->   Operation 180 'zext' 'zext_ln186' <Predicate = (!icmp_ln185)> <Delay = 0.00>
ST_10 : Operation 181 [1/1] (0.00ns)   --->   "%initial_sbox_addr = getelementptr [256 x i128]* @initial_sbox, i64 0, i64 %zext_ln186" [p2peda.cpp:186]   --->   Operation 181 'getelementptr' 'initial_sbox_addr' <Predicate = (!icmp_ln185)> <Delay = 0.00>
ST_10 : Operation 182 [2/2] (3.25ns)   --->   "%initial_sbox_load = load i128* %initial_sbox_addr, align 16" [p2peda.cpp:186]   --->   Operation 182 'load' 'initial_sbox_load' <Predicate = (!icmp_ln185)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 128> <Depth = 256> <ROM>
ST_10 : Operation 183 [1/1] (0.00ns)   --->   "%S_0_addr = getelementptr [256 x i32]* @S_0, i64 0, i64 %zext_ln186" [p2peda.cpp:186]   --->   Operation 183 'getelementptr' 'S_0_addr' <Predicate = (!icmp_ln185)> <Delay = 0.00>
ST_10 : Operation 184 [1/1] (0.00ns)   --->   "%S_1_addr = getelementptr [256 x i32]* @S_1, i64 0, i64 %zext_ln186" [p2peda.cpp:186]   --->   Operation 184 'getelementptr' 'S_1_addr' <Predicate = (!icmp_ln185)> <Delay = 0.00>
ST_10 : Operation 185 [1/1] (0.00ns)   --->   "%S_2_addr = getelementptr [256 x i32]* @S_2, i64 0, i64 %zext_ln186" [p2peda.cpp:186]   --->   Operation 185 'getelementptr' 'S_2_addr' <Predicate = (!icmp_ln185)> <Delay = 0.00>
ST_10 : Operation 186 [1/1] (0.00ns)   --->   "%S_3_addr = getelementptr [256 x i32]* @S_3, i64 0, i64 %zext_ln186" [p2peda.cpp:186]   --->   Operation 186 'getelementptr' 'S_3_addr' <Predicate = (!icmp_ln185)> <Delay = 0.00>
ST_10 : Operation 187 [1/1] (0.00ns)   --->   "%empty_41 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str19, i32 %tmp_8)" [p2peda.cpp:188]   --->   Operation 187 'specregionend' 'empty_41' <Predicate = (icmp_ln185)> <Delay = 0.00>
ST_10 : Operation 188 [1/1] (0.00ns)   --->   "br label %.preheader" [p2peda.cpp:183]   --->   Operation 188 'br' <Predicate = (icmp_ln185)> <Delay = 0.00>

State 11 <SV = 7> <Delay = 8.14>
ST_11 : Operation 189 [1/2] (3.25ns)   --->   "%initial_sbox_load = load i128* %initial_sbox_addr, align 16" [p2peda.cpp:186]   --->   Operation 189 'load' 'initial_sbox_load' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 128> <Depth = 256> <ROM>
ST_11 : Operation 190 [1/1] (1.48ns)   --->   "%icmp_ln186 = icmp ugt i7 %tmp_12, %empty_39" [p2peda.cpp:186]   --->   Operation 190 'icmp' 'icmp_ln186' <Predicate = true> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 191 [1/1] (0.00ns)   --->   "%zext_ln186_1 = zext i7 %tmp_12 to i8" [p2peda.cpp:186]   --->   Operation 191 'zext' 'zext_ln186_1' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 192 [1/1] (0.00ns)   --->   "%zext_ln186_2 = zext i7 %empty_39 to i8" [p2peda.cpp:186]   --->   Operation 192 'zext' 'zext_ln186_2' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 193 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln186)   --->   "%tmp_18 = call i128 @llvm.part.select.i128(i128 %initial_sbox_load, i32 127, i32 0)" [p2peda.cpp:186]   --->   Operation 193 'partselect' 'tmp_18' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 194 [1/1] (1.87ns)   --->   "%sub_ln186 = sub i8 %zext_ln186_1, %zext_ln186_2" [p2peda.cpp:186]   --->   Operation 194 'sub' 'sub_ln186' <Predicate = true> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 195 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln186)   --->   "%xor_ln186 = xor i8 %zext_ln186_1, 127" [p2peda.cpp:186]   --->   Operation 195 'xor' 'xor_ln186' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 196 [1/1] (1.87ns)   --->   "%sub_ln186_1 = sub i8 %zext_ln186_2, %zext_ln186_1" [p2peda.cpp:186]   --->   Operation 196 'sub' 'sub_ln186_1' <Predicate = true> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 197 [1/1] (0.00ns) (grouped into LUT with out node sub_ln186_2)   --->   "%select_ln186 = select i1 %icmp_ln186, i8 %sub_ln186, i8 %sub_ln186_1" [p2peda.cpp:186]   --->   Operation 197 'select' 'select_ln186' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 198 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln186)   --->   "%select_ln186_1 = select i1 %icmp_ln186, i128 %tmp_18, i128 %initial_sbox_load" [p2peda.cpp:186]   --->   Operation 198 'select' 'select_ln186_1' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 199 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln186)   --->   "%select_ln186_2 = select i1 %icmp_ln186, i8 %xor_ln186, i8 %zext_ln186_1" [p2peda.cpp:186]   --->   Operation 199 'select' 'select_ln186_2' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 200 [1/1] (1.91ns) (out node of the LUT)   --->   "%sub_ln186_2 = sub i8 127, %select_ln186" [p2peda.cpp:186]   --->   Operation 200 'sub' 'sub_ln186_2' <Predicate = true> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 201 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln186)   --->   "%zext_ln186_3 = zext i8 %select_ln186_2 to i128" [p2peda.cpp:186]   --->   Operation 201 'zext' 'zext_ln186_3' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 202 [1/1] (4.89ns) (out node of the LUT)   --->   "%lshr_ln186 = lshr i128 %select_ln186_1, %zext_ln186_3" [p2peda.cpp:186]   --->   Operation 202 'lshr' 'lshr_ln186' <Predicate = true> <Delay = 4.89> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.89> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 8> <Delay = 6.40>
ST_12 : Operation 203 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([12 x i8]* @p_str20) nounwind" [p2peda.cpp:185]   --->   Operation 203 'specloopname' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 204 [1/1] (0.00ns) (grouped into LUT with out node and_ln186)   --->   "%zext_ln186_4 = zext i8 %sub_ln186_2 to i128" [p2peda.cpp:186]   --->   Operation 204 'zext' 'zext_ln186_4' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 205 [1/1] (0.00ns) (grouped into LUT with out node and_ln186)   --->   "%lshr_ln186_1 = lshr i128 -1, %zext_ln186_4" [p2peda.cpp:186]   --->   Operation 205 'lshr' 'lshr_ln186_1' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.89> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 206 [1/1] (3.14ns) (out node of the LUT)   --->   "%and_ln186 = and i128 %lshr_ln186, %lshr_ln186_1" [p2peda.cpp:186]   --->   Operation 206 'and' 'and_ln186' <Predicate = true> <Delay = 3.14> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 207 [1/1] (0.00ns)   --->   "%trunc_ln186 = trunc i128 %and_ln186 to i32" [p2peda.cpp:186]   --->   Operation 207 'trunc' 'trunc_ln186' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 208 [1/1] (1.30ns)   --->   "switch i2 %empty_38, label %branch21 [
    i2 0, label %branch18
    i2 1, label %branch19
    i2 -2, label %branch20
  ]" [p2peda.cpp:186]   --->   Operation 208 'switch' <Predicate = true> <Delay = 1.30>
ST_12 : Operation 209 [1/1] (3.25ns)   --->   "store i32 %trunc_ln186, i32* %S_2_addr, align 4" [p2peda.cpp:186]   --->   Operation 209 'store' <Predicate = (empty_38 == 2)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_12 : Operation 210 [1/1] (0.00ns)   --->   "br label %9" [p2peda.cpp:186]   --->   Operation 210 'br' <Predicate = (empty_38 == 2)> <Delay = 0.00>
ST_12 : Operation 211 [1/1] (3.25ns)   --->   "store i32 %trunc_ln186, i32* %S_1_addr, align 4" [p2peda.cpp:186]   --->   Operation 211 'store' <Predicate = (empty_38 == 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_12 : Operation 212 [1/1] (0.00ns)   --->   "br label %9" [p2peda.cpp:186]   --->   Operation 212 'br' <Predicate = (empty_38 == 1)> <Delay = 0.00>
ST_12 : Operation 213 [1/1] (3.25ns)   --->   "store i32 %trunc_ln186, i32* %S_0_addr, align 4" [p2peda.cpp:186]   --->   Operation 213 'store' <Predicate = (empty_38 == 0)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_12 : Operation 214 [1/1] (0.00ns)   --->   "br label %9" [p2peda.cpp:186]   --->   Operation 214 'br' <Predicate = (empty_38 == 0)> <Delay = 0.00>
ST_12 : Operation 215 [1/1] (3.25ns)   --->   "store i32 %trunc_ln186, i32* %S_3_addr, align 4" [p2peda.cpp:186]   --->   Operation 215 'store' <Predicate = (empty_38 == 3)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_12 : Operation 216 [1/1] (0.00ns)   --->   "br label %9" [p2peda.cpp:186]   --->   Operation 216 'br' <Predicate = (empty_38 == 3)> <Delay = 0.00>
ST_12 : Operation 217 [1/1] (0.00ns)   --->   "br label %7" [p2peda.cpp:185]   --->   Operation 217 'br' <Predicate = true> <Delay = 0.00>

State 13 <SV = 6> <Delay = 0.97>
ST_13 : Operation 218 [1/2] (0.00ns)   --->   "call fastcc void @Blowfish_SetKey([56 x i7]* %key, [256 x i32]* @S_0, [256 x i32]* @S_1, [256 x i32]* @S_2, [256 x i32]* @S_3)" [p2peda.cpp:190]   --->   Operation 218 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_13 : Operation 219 [1/1] (0.00ns)   --->   "br i1 %tmp, label %11, label %16" [p2peda.cpp:197]   --->   Operation 219 'br' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 220 [1/1] (0.00ns)   --->   "%p_Val2_9 = load i24* @dec_seed_V, align 4" [p2peda.cpp:230]   --->   Operation 220 'load' 'p_Val2_9' <Predicate = (!tmp)> <Delay = 0.00>
ST_13 : Operation 221 [1/1] (0.00ns) (grouped into LUT with out node feedback_V_1)   --->   "%tmp_14 = call i1 @_ssdm_op_BitSelect.i1.i24.i32(i24 %p_Val2_9, i32 16)" [./../../lfsr/lfsr.cpp:30->p2peda.cpp:230]   --->   Operation 221 'bitselect' 'tmp_14' <Predicate = (!tmp)> <Delay = 0.00>
ST_13 : Operation 222 [1/1] (0.00ns) (grouped into LUT with out node feedback_V_1)   --->   "%tmp_15 = call i1 @_ssdm_op_BitSelect.i1.i24.i32(i24 %p_Val2_9, i32 21)" [./../../lfsr/lfsr.cpp:30->p2peda.cpp:230]   --->   Operation 222 'bitselect' 'tmp_15' <Predicate = (!tmp)> <Delay = 0.00>
ST_13 : Operation 223 [1/1] (0.00ns) (grouped into LUT with out node feedback_V_1)   --->   "%tmp_16 = call i1 @_ssdm_op_BitSelect.i1.i24.i32(i24 %p_Val2_9, i32 23)" [./../../lfsr/lfsr.cpp:30->p2peda.cpp:230]   --->   Operation 223 'bitselect' 'tmp_16' <Predicate = (!tmp)> <Delay = 0.00>
ST_13 : Operation 224 [1/1] (0.00ns) (grouped into LUT with out node feedback_V_1)   --->   "%tmp_17 = call i1 @_ssdm_op_BitSelect.i1.i24.i32(i24 %p_Val2_9, i32 22)" [./../../lfsr/lfsr.cpp:30->p2peda.cpp:230]   --->   Operation 224 'bitselect' 'tmp_17' <Predicate = (!tmp)> <Delay = 0.00>
ST_13 : Operation 225 [1/1] (0.00ns) (grouped into LUT with out node feedback_V_1)   --->   "%xor_ln301_3 = xor i1 %tmp_14, %tmp_16" [./../../lfsr/lfsr.cpp:30->p2peda.cpp:230]   --->   Operation 225 'xor' 'xor_ln301_3' <Predicate = (!tmp)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 226 [1/1] (0.00ns) (grouped into LUT with out node feedback_V_1)   --->   "%xor_ln301_4 = xor i1 %tmp_15, %tmp_17" [./../../lfsr/lfsr.cpp:30->p2peda.cpp:230]   --->   Operation 226 'xor' 'xor_ln301_4' <Predicate = (!tmp)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 227 [1/1] (0.97ns) (out node of the LUT)   --->   "%feedback_V_1 = xor i1 %xor_ln301_4, %xor_ln301_3" [./../../lfsr/lfsr.cpp:30->p2peda.cpp:230]   --->   Operation 227 'xor' 'feedback_V_1' <Predicate = (!tmp)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 228 [1/1] (0.00ns)   --->   "%trunc_ln1356_1 = trunc i24 %p_Val2_9 to i23" [./../../lfsr/lfsr.cpp:33->p2peda.cpp:230]   --->   Operation 228 'trunc' 'trunc_ln1356_1' <Predicate = (!tmp)> <Delay = 0.00>
ST_13 : Operation 229 [1/1] (0.00ns)   --->   "%ret_V_2 = call i24 @_ssdm_op_BitConcatenate.i24.i23.i1(i23 %trunc_ln1356_1, i1 %feedback_V_1)" [./../../lfsr/lfsr.cpp:33->p2peda.cpp:230]   --->   Operation 229 'bitconcatenate' 'ret_V_2' <Predicate = (!tmp)> <Delay = 0.00>
ST_13 : Operation 230 [1/1] (0.00ns)   --->   "store i24 %ret_V_2, i24* @dec_seed_V, align 4" [p2peda.cpp:230]   --->   Operation 230 'store' <Predicate = (!tmp)> <Delay = 0.00>
ST_13 : Operation 231 [1/1] (0.00ns)   --->   "%p_Val2_3_load_2 = load i128* %p_Val2_3" [p2peda.cpp:238]   --->   Operation 231 'load' 'p_Val2_3_load_2' <Predicate = (!tmp)> <Delay = 0.00>
ST_13 : Operation 232 [1/1] (0.00ns)   --->   "br i1 %feedback_V_1, label %17, label %18" [p2peda.cpp:236]   --->   Operation 232 'br' <Predicate = (!tmp)> <Delay = 0.00>
ST_13 : Operation 233 [2/2] (0.00ns)   --->   "%output_message_aes_V = call fastcc i128 @decrypt_aes(i128 %p_Val2_3_load_2)" [p2peda.cpp:238]   --->   Operation 233 'call' 'output_message_aes_V' <Predicate = (!tmp & feedback_V_1)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_13 : Operation 234 [1/1] (0.00ns)   --->   "%p_Val2_5 = load i24* @enc_seed_V, align 4" [p2peda.cpp:199]   --->   Operation 234 'load' 'p_Val2_5' <Predicate = (tmp)> <Delay = 0.00>
ST_13 : Operation 235 [1/1] (0.00ns) (grouped into LUT with out node feedback_V)   --->   "%tmp_7 = call i1 @_ssdm_op_BitSelect.i1.i24.i32(i24 %p_Val2_5, i32 16)" [./../../lfsr/lfsr.cpp:30->p2peda.cpp:199]   --->   Operation 235 'bitselect' 'tmp_7' <Predicate = (tmp)> <Delay = 0.00>
ST_13 : Operation 236 [1/1] (0.00ns) (grouped into LUT with out node feedback_V)   --->   "%tmp_9 = call i1 @_ssdm_op_BitSelect.i1.i24.i32(i24 %p_Val2_5, i32 21)" [./../../lfsr/lfsr.cpp:30->p2peda.cpp:199]   --->   Operation 236 'bitselect' 'tmp_9' <Predicate = (tmp)> <Delay = 0.00>
ST_13 : Operation 237 [1/1] (0.00ns) (grouped into LUT with out node feedback_V)   --->   "%tmp_11 = call i1 @_ssdm_op_BitSelect.i1.i24.i32(i24 %p_Val2_5, i32 23)" [./../../lfsr/lfsr.cpp:30->p2peda.cpp:199]   --->   Operation 237 'bitselect' 'tmp_11' <Predicate = (tmp)> <Delay = 0.00>
ST_13 : Operation 238 [1/1] (0.00ns) (grouped into LUT with out node feedback_V)   --->   "%tmp_13 = call i1 @_ssdm_op_BitSelect.i1.i24.i32(i24 %p_Val2_5, i32 22)" [./../../lfsr/lfsr.cpp:30->p2peda.cpp:199]   --->   Operation 238 'bitselect' 'tmp_13' <Predicate = (tmp)> <Delay = 0.00>
ST_13 : Operation 239 [1/1] (0.00ns) (grouped into LUT with out node feedback_V)   --->   "%xor_ln301 = xor i1 %tmp_7, %tmp_11" [./../../lfsr/lfsr.cpp:30->p2peda.cpp:199]   --->   Operation 239 'xor' 'xor_ln301' <Predicate = (tmp)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 240 [1/1] (0.00ns) (grouped into LUT with out node feedback_V)   --->   "%xor_ln301_1 = xor i1 %tmp_9, %tmp_13" [./../../lfsr/lfsr.cpp:30->p2peda.cpp:199]   --->   Operation 240 'xor' 'xor_ln301_1' <Predicate = (tmp)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 241 [1/1] (0.97ns) (out node of the LUT)   --->   "%feedback_V = xor i1 %xor_ln301_1, %xor_ln301" [./../../lfsr/lfsr.cpp:30->p2peda.cpp:199]   --->   Operation 241 'xor' 'feedback_V' <Predicate = (tmp)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 242 [1/1] (0.00ns)   --->   "%trunc_ln1356 = trunc i24 %p_Val2_5 to i23" [./../../lfsr/lfsr.cpp:33->p2peda.cpp:199]   --->   Operation 242 'trunc' 'trunc_ln1356' <Predicate = (tmp)> <Delay = 0.00>
ST_13 : Operation 243 [1/1] (0.00ns)   --->   "%ret_V = call i24 @_ssdm_op_BitConcatenate.i24.i23.i1(i23 %trunc_ln1356, i1 %feedback_V)" [./../../lfsr/lfsr.cpp:33->p2peda.cpp:199]   --->   Operation 243 'bitconcatenate' 'ret_V' <Predicate = (tmp)> <Delay = 0.00>
ST_13 : Operation 244 [1/1] (0.00ns)   --->   "store i24 %ret_V, i24* @enc_seed_V, align 4" [p2peda.cpp:199]   --->   Operation 244 'store' <Predicate = (tmp)> <Delay = 0.00>
ST_13 : Operation 245 [1/1] (0.00ns)   --->   "%p_Val2_3_load_1 = load i128* %p_Val2_3" [p2peda.cpp:206]   --->   Operation 245 'load' 'p_Val2_3_load_1' <Predicate = (tmp)> <Delay = 0.00>
ST_13 : Operation 246 [1/1] (0.00ns)   --->   "br i1 %feedback_V, label %12, label %13" [p2peda.cpp:204]   --->   Operation 246 'br' <Predicate = (tmp)> <Delay = 0.00>
ST_13 : Operation 247 [2/2] (0.00ns)   --->   "%output_message_V = call fastcc i128 @encrypt_aes(i128 %p_Val2_3_load_1)" [p2peda.cpp:206]   --->   Operation 247 'call' 'output_message_V' <Predicate = (tmp & feedback_V)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 14 <SV = 7> <Delay = 0.00>
ST_14 : Operation 248 [2/2] (0.00ns)   --->   "%output_message_bf_V = call fastcc i128 @decrypt_bf(i128 %p_Val2_3_load_2)" [p2peda.cpp:243]   --->   Operation 248 'call' 'output_message_bf_V' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 15 <SV = 8> <Delay = 1.76>
ST_15 : Operation 249 [1/2] (0.00ns)   --->   "%output_message_bf_V = call fastcc i128 @decrypt_bf(i128 %p_Val2_3_load_2)" [p2peda.cpp:243]   --->   Operation 249 'call' 'output_message_bf_V' <Predicate = (!feedback_V_1)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_15 : Operation 250 [1/1] (1.76ns)   --->   "br label %19"   --->   Operation 250 'br' <Predicate = (!feedback_V_1)> <Delay = 1.76>
ST_15 : Operation 251 [1/1] (0.00ns)   --->   "%p_Val2_7 = phi i128 [ %output_message_aes_V, %17 ], [ %output_message_bf_V, %18 ]"   --->   Operation 251 'phi' 'p_Val2_7' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 252 [1/1] (1.76ns)   --->   "br label %20" [p2peda.cpp:246]   --->   Operation 252 'br' <Predicate = true> <Delay = 1.76>

State 16 <SV = 7> <Delay = 1.76>
ST_16 : Operation 253 [1/2] (0.00ns)   --->   "%output_message_aes_V = call fastcc i128 @decrypt_aes(i128 %p_Val2_3_load_2)" [p2peda.cpp:238]   --->   Operation 253 'call' 'output_message_aes_V' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_16 : Operation 254 [1/1] (1.76ns)   --->   "br label %19" [p2peda.cpp:240]   --->   Operation 254 'br' <Predicate = true> <Delay = 1.76>

State 17 <SV = 9> <Delay = 6.02>
ST_17 : Operation 255 [1/1] (0.00ns)   --->   "%i4_0 = phi i3 [ 0, %19 ], [ %i_8, %_ifconv1 ]"   --->   Operation 255 'phi' 'i4_0' <Predicate = (!tmp)> <Delay = 0.00>
ST_17 : Operation 256 [1/1] (0.00ns)   --->   "%phi_mul5 = phi i8 [ 0, %19 ], [ %add_ln255, %_ifconv1 ]" [p2peda.cpp:255]   --->   Operation 256 'phi' 'phi_mul5' <Predicate = (!tmp)> <Delay = 0.00>
ST_17 : Operation 257 [1/1] (1.13ns)   --->   "%icmp_ln246 = icmp eq i3 %i4_0, -3" [p2peda.cpp:246]   --->   Operation 257 'icmp' 'icmp_ln246' <Predicate = (!tmp)> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 258 [1/1] (0.00ns)   --->   "%empty_43 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 5, i64 5, i64 5)"   --->   Operation 258 'speclooptripcount' 'empty_43' <Predicate = (!tmp)> <Delay = 0.00>
ST_17 : Operation 259 [1/1] (1.65ns)   --->   "%i_8 = add i3 %i4_0, 1" [p2peda.cpp:246]   --->   Operation 259 'add' 'i_8' <Predicate = (!tmp)> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 260 [1/1] (0.00ns)   --->   "br i1 %icmp_ln246, label %.loopexit.loopexit, label %_ifconv1" [p2peda.cpp:246]   --->   Operation 260 'br' <Predicate = (!tmp)> <Delay = 0.00>
ST_17 : Operation 261 [1/1] (1.13ns)   --->   "%icmp_ln249 = icmp eq i3 %i4_0, -4" [p2peda.cpp:249]   --->   Operation 261 'icmp' 'icmp_ln249' <Predicate = (!tmp & !icmp_ln246)> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 262 [1/1] (0.00ns) (grouped into LUT with out node output_word_V_6)   --->   "%p_Result_9 = call i12 @_ssdm_op_PartSelect.i12.i128.i32.i32(i128 %p_Val2_7, i32 116, i32 127)" [p2peda.cpp:251]   --->   Operation 262 'partselect' 'p_Result_9' <Predicate = (!tmp & !icmp_ln246)> <Delay = 0.00>
ST_17 : Operation 263 [1/1] (0.00ns) (grouped into LUT with out node output_word_V_6)   --->   "%zext_ln215_1 = zext i12 %p_Result_9 to i29" [p2peda.cpp:251]   --->   Operation 263 'zext' 'zext_ln215_1' <Predicate = (!tmp & !icmp_ln246)> <Delay = 0.00>
ST_17 : Operation 264 [1/1] (0.00ns) (grouped into LUT with out node output_word_V_6)   --->   "%p_Result_12 = call i32 @_ssdm_op_BitConcatenate.i32.i3.i29(i3 1, i29 %zext_ln215_1)" [p2peda.cpp:251]   --->   Operation 264 'bitconcatenate' 'p_Result_12' <Predicate = (!tmp & !icmp_ln246)> <Delay = 0.00>
ST_17 : Operation 265 [1/1] (1.91ns)   --->   "%add_ln255 = add i8 %phi_mul5, 29" [p2peda.cpp:255]   --->   Operation 265 'add' 'add_ln255' <Predicate = (!tmp & !icmp_ln246)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 266 [1/1] (0.00ns) (grouped into LUT with out node output_word_V_6)   --->   "%zext_ln647_1 = zext i8 %phi_mul5 to i128" [p2peda.cpp:255]   --->   Operation 266 'zext' 'zext_ln647_1' <Predicate = (!tmp & !icmp_ln246)> <Delay = 0.00>
ST_17 : Operation 267 [1/1] (0.00ns) (grouped into LUT with out node output_word_V_6)   --->   "%lshr_ln647_1 = lshr i128 %p_Val2_7, %zext_ln647_1" [p2peda.cpp:255]   --->   Operation 267 'lshr' 'lshr_ln647_1' <Predicate = (!tmp & !icmp_ln246)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.89> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 268 [1/1] (0.00ns) (grouped into LUT with out node output_word_V_6)   --->   "%trunc_ln215_1 = trunc i128 %lshr_ln647_1 to i29" [p2peda.cpp:255]   --->   Operation 268 'trunc' 'trunc_ln215_1' <Predicate = (!tmp & !icmp_ln246)> <Delay = 0.00>
ST_17 : Operation 269 [1/1] (0.00ns) (grouped into LUT with out node output_word_V_6)   --->   "%p_Result_13 = call i32 @_ssdm_op_BitConcatenate.i32.i3.i29(i3 0, i29 %trunc_ln215_1)" [p2peda.cpp:255]   --->   Operation 269 'bitconcatenate' 'p_Result_13' <Predicate = (!tmp & !icmp_ln246)> <Delay = 0.00>
ST_17 : Operation 270 [1/1] (4.89ns) (out node of the LUT)   --->   "%output_word_V_6 = select i1 %icmp_ln249, i32 %p_Result_12, i32 %p_Result_13" [p2peda.cpp:249]   --->   Operation 270 'select' 'output_word_V_6' <Predicate = (!tmp & !icmp_ln246)> <Delay = 4.89> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 271 [1/1] (0.00ns)   --->   "br label %.loopexit"   --->   Operation 271 'br' <Predicate = (!tmp & icmp_ln246)> <Delay = 0.00>
ST_17 : Operation 272 [1/1] (0.00ns)   --->   "%i3_0 = phi i3 [ 0, %14 ], [ %i_7, %_ifconv ]"   --->   Operation 272 'phi' 'i3_0' <Predicate = (tmp)> <Delay = 0.00>
ST_17 : Operation 273 [1/1] (0.00ns)   --->   "%phi_mul3 = phi i8 [ 0, %14 ], [ %add_ln222, %_ifconv ]" [p2peda.cpp:222]   --->   Operation 273 'phi' 'phi_mul3' <Predicate = (tmp)> <Delay = 0.00>
ST_17 : Operation 274 [1/1] (1.13ns)   --->   "%icmp_ln213 = icmp eq i3 %i3_0, -3" [p2peda.cpp:213]   --->   Operation 274 'icmp' 'icmp_ln213' <Predicate = (tmp)> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 275 [1/1] (0.00ns)   --->   "%empty_42 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 5, i64 5, i64 5)"   --->   Operation 275 'speclooptripcount' 'empty_42' <Predicate = (tmp)> <Delay = 0.00>
ST_17 : Operation 276 [1/1] (1.65ns)   --->   "%i_7 = add i3 %i3_0, 1" [p2peda.cpp:213]   --->   Operation 276 'add' 'i_7' <Predicate = (tmp)> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 277 [1/1] (0.00ns)   --->   "br i1 %icmp_ln213, label %.loopexit.loopexit13, label %_ifconv" [p2peda.cpp:213]   --->   Operation 277 'br' <Predicate = (tmp)> <Delay = 0.00>
ST_17 : Operation 278 [1/1] (1.13ns)   --->   "%icmp_ln216 = icmp eq i3 %i3_0, -4" [p2peda.cpp:216]   --->   Operation 278 'icmp' 'icmp_ln216' <Predicate = (tmp & !icmp_ln213)> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 279 [1/1] (0.00ns) (grouped into LUT with out node output_word_V)   --->   "%p_Result_7 = call i12 @_ssdm_op_PartSelect.i12.i128.i32.i32(i128 %p_Val2_6, i32 116, i32 127)" [p2peda.cpp:218]   --->   Operation 279 'partselect' 'p_Result_7' <Predicate = (tmp & !icmp_ln213)> <Delay = 0.00>
ST_17 : Operation 280 [1/1] (0.00ns) (grouped into LUT with out node output_word_V)   --->   "%zext_ln215 = zext i12 %p_Result_7 to i29" [p2peda.cpp:218]   --->   Operation 280 'zext' 'zext_ln215' <Predicate = (tmp & !icmp_ln213)> <Delay = 0.00>
ST_17 : Operation 281 [1/1] (0.00ns) (grouped into LUT with out node output_word_V)   --->   "%p_Result_10 = call i32 @_ssdm_op_BitConcatenate.i32.i3.i29(i3 3, i29 %zext_ln215)" [p2peda.cpp:218]   --->   Operation 281 'bitconcatenate' 'p_Result_10' <Predicate = (tmp & !icmp_ln213)> <Delay = 0.00>
ST_17 : Operation 282 [1/1] (1.91ns)   --->   "%add_ln222 = add i8 %phi_mul3, 29" [p2peda.cpp:222]   --->   Operation 282 'add' 'add_ln222' <Predicate = (tmp & !icmp_ln213)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 283 [1/1] (0.00ns) (grouped into LUT with out node output_word_V)   --->   "%zext_ln647 = zext i8 %phi_mul3 to i128" [p2peda.cpp:222]   --->   Operation 283 'zext' 'zext_ln647' <Predicate = (tmp & !icmp_ln213)> <Delay = 0.00>
ST_17 : Operation 284 [1/1] (0.00ns) (grouped into LUT with out node output_word_V)   --->   "%lshr_ln647 = lshr i128 %p_Val2_6, %zext_ln647" [p2peda.cpp:222]   --->   Operation 284 'lshr' 'lshr_ln647' <Predicate = (tmp & !icmp_ln213)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.89> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 285 [1/1] (0.00ns) (grouped into LUT with out node output_word_V)   --->   "%trunc_ln215 = trunc i128 %lshr_ln647 to i29" [p2peda.cpp:222]   --->   Operation 285 'trunc' 'trunc_ln215' <Predicate = (tmp & !icmp_ln213)> <Delay = 0.00>
ST_17 : Operation 286 [1/1] (0.00ns) (grouped into LUT with out node output_word_V)   --->   "%p_Result_11 = call i32 @_ssdm_op_BitConcatenate.i32.i3.i29(i3 2, i29 %trunc_ln215)" [p2peda.cpp:222]   --->   Operation 286 'bitconcatenate' 'p_Result_11' <Predicate = (tmp & !icmp_ln213)> <Delay = 0.00>
ST_17 : Operation 287 [1/1] (4.89ns) (out node of the LUT)   --->   "%output_word_V = select i1 %icmp_ln216, i32 %p_Result_10, i32 %p_Result_11" [p2peda.cpp:216]   --->   Operation 287 'select' 'output_word_V' <Predicate = (tmp & !icmp_ln213)> <Delay = 4.89> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 288 [1/1] (0.00ns)   --->   "br label %.loopexit"   --->   Operation 288 'br' <Predicate = (tmp & icmp_ln213)> <Delay = 0.00>
ST_17 : Operation 289 [1/1] (0.00ns)   --->   "ret void" [p2peda.cpp:262]   --->   Operation 289 'ret' <Predicate = (tmp & icmp_ln213) | (!tmp & icmp_ln246)> <Delay = 0.00>

State 18 <SV = 10> <Delay = 3.63>
ST_18 : Operation 290 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %strm_out_V_V, i32 %output_word_V_6)" [p2peda.cpp:258]   --->   Operation 290 'write' <Predicate = true> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_18 : Operation 291 [1/1] (0.00ns)   --->   "br label %20" [p2peda.cpp:246]   --->   Operation 291 'br' <Predicate = true> <Delay = 0.00>

State 19 <SV = 7> <Delay = 0.00>
ST_19 : Operation 292 [2/2] (0.00ns)   --->   "%output_message_V_1 = call fastcc i128 @encrypt_bf(i128 %p_Val2_3_load_1)" [p2peda.cpp:210]   --->   Operation 292 'call' 'output_message_V_1' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 20 <SV = 8> <Delay = 1.76>
ST_20 : Operation 293 [1/2] (0.00ns)   --->   "%output_message_V_1 = call fastcc i128 @encrypt_bf(i128 %p_Val2_3_load_1)" [p2peda.cpp:210]   --->   Operation 293 'call' 'output_message_V_1' <Predicate = (!feedback_V)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_20 : Operation 294 [1/1] (1.76ns)   --->   "br label %14"   --->   Operation 294 'br' <Predicate = (!feedback_V)> <Delay = 1.76>
ST_20 : Operation 295 [1/1] (0.00ns)   --->   "%p_Val2_6 = phi i128 [ %output_message_V, %12 ], [ %output_message_V_1, %13 ]"   --->   Operation 295 'phi' 'p_Val2_6' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 296 [1/1] (1.76ns)   --->   "br label %15" [p2peda.cpp:213]   --->   Operation 296 'br' <Predicate = true> <Delay = 1.76>

State 21 <SV = 7> <Delay = 1.76>
ST_21 : Operation 297 [1/2] (0.00ns)   --->   "%output_message_V = call fastcc i128 @encrypt_aes(i128 %p_Val2_3_load_1)" [p2peda.cpp:206]   --->   Operation 297 'call' 'output_message_V' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_21 : Operation 298 [1/1] (1.76ns)   --->   "br label %14" [p2peda.cpp:207]   --->   Operation 298 'br' <Predicate = true> <Delay = 1.76>

State 22 <SV = 10> <Delay = 3.63>
ST_22 : Operation 299 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %strm_out_V_V, i32 %output_word_V)" [p2peda.cpp:225]   --->   Operation 299 'write' <Predicate = true> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_22 : Operation 300 [1/1] (0.00ns)   --->   "br label %15" [p2peda.cpp:213]   --->   Operation 300 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 1.81ns
The critical path consists of the following:
	'alloca' operation ('__Val2__') [43]  (0 ns)
	'store' operation ('store_ln151', p2peda.cpp:151) of constant 0 on local variable '__Val2__' [50]  (1.81 ns)

 <State 2>: 6.38ns
The critical path consists of the following:
	fifo read on port 'strm_in_V_V' (p2peda.cpp:154) [66]  (3.63 ns)
	'xor' operation ('xor_ln155', p2peda.cpp:155) [68]  (0.978 ns)
	'store' operation ('store_ln158', p2peda.cpp:158) of variable 'xor_ln155', p2peda.cpp:155 on local variable 'reading_0' [71]  (1.77 ns)

 <State 3>: 8.08ns
The critical path consists of the following:
	'shl' operation ('shl_ln414', p2peda.cpp:162) [91]  (4.34 ns)
	'select' operation ('select_ln414_3', p2peda.cpp:162) [93]  (0 ns)
	'and' operation ('and_ln414_2', p2peda.cpp:162) [99]  (0 ns)
	'or' operation ('__Result__', p2peda.cpp:162) [100]  (1.92 ns)
	'store' operation ('store_ln162', p2peda.cpp:162) of variable '__Result__', p2peda.cpp:162 on local variable '__Val2__' [101]  (1.81 ns)

 <State 4>: 3.25ns
The critical path consists of the following:
	'phi' operation ('phi_ln173', p2peda.cpp:173) with incoming values : ('add_ln173', p2peda.cpp:173) [115]  (0 ns)
	'getelementptr' operation ('dut_stream_stream_1', p2peda.cpp:173) [119]  (0 ns)
	'load' operation ('dut_stream_stream_2', p2peda.cpp:173) on array 'dut_stream_stream_s' [120]  (3.25 ns)

 <State 5>: 5.58ns
The critical path consists of the following:
	'load' operation ('dut_stream_stream_2', p2peda.cpp:173) on array 'dut_stream_stream_s' [120]  (3.25 ns)
	'store' operation ('store_ln173', p2peda.cpp:173) of variable 'dut_stream_stream_2', p2peda.cpp:173 on array 'key', p2peda.cpp:173 [121]  (2.32 ns)

 <State 6>: 3.5ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', p2peda.cpp:177) [129]  (0 ns)
	'icmp' operation ('icmp_ln178', p2peda.cpp:178) [138]  (1.77 ns)
	'select' operation ('select_ln178', p2peda.cpp:178) [142]  (0 ns)
	'sub' operation ('sub_ln178_3', p2peda.cpp:178) [145]  (1.73 ns)

 <State 7>: 7.67ns
The critical path consists of the following:
	'sub' operation ('sub_ln178_1', p2peda.cpp:178) [140]  (1.73 ns)
	'select' operation ('select_ln178_2', p2peda.cpp:178) [144]  (0 ns)
	'lshr' operation ('lshr_ln178', p2peda.cpp:178) [148]  (0 ns)
	'and' operation ('and_ln178', p2peda.cpp:178) [150]  (5.94 ns)
	'store' operation ('store_ln178', p2peda.cpp:178) of variable 'trunc_ln178', p2peda.cpp:178 on global variable 'P_8' [178]  (0 ns)

 <State 8>: 0ns
The critical path consists of the following:

 <State 9>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('j') with incoming values : ('j', p2peda.cpp:185) [225]  (1.77 ns)

 <State 10>: 3.25ns
The critical path consists of the following:
	'phi' operation ('j') with incoming values : ('j', p2peda.cpp:185) [225]  (0 ns)
	'getelementptr' operation ('initial_sbox_addr', p2peda.cpp:186) [233]  (0 ns)
	'load' operation ('initial_sbox_load', p2peda.cpp:186) on array 'initial_sbox' [234]  (3.25 ns)

 <State 11>: 8.15ns
The critical path consists of the following:
	'load' operation ('initial_sbox_load', p2peda.cpp:186) on array 'initial_sbox' [234]  (3.25 ns)
	'select' operation ('select_ln186_1', p2peda.cpp:186) [243]  (0 ns)
	'lshr' operation ('lshr_ln186', p2peda.cpp:186) [248]  (4.89 ns)

 <State 12>: 6.4ns
The critical path consists of the following:
	'lshr' operation ('lshr_ln186_1', p2peda.cpp:186) [249]  (0 ns)
	'and' operation ('and_ln186', p2peda.cpp:186) [250]  (3.15 ns)
	'store' operation ('store_ln186', p2peda.cpp:186) of variable 'trunc_ln186', p2peda.cpp:186 on array 'S_0' [264]  (3.25 ns)

 <State 13>: 0.978ns
The critical path consists of the following:
	'load' operation ('__Val2__', p2peda.cpp:230) on global variable 'dec_seed_V' [278]  (0 ns)
	'xor' operation ('xor_ln301_3', ./../../lfsr/lfsr.cpp:30->p2peda.cpp:230) [283]  (0 ns)
	'xor' operation ('feedback.V', ./../../lfsr/lfsr.cpp:30->p2peda.cpp:230) [285]  (0.978 ns)

 <State 14>: 0ns
The critical path consists of the following:

 <State 15>: 1.77ns
The critical path consists of the following:
	'call' operation ('output_message_bf.V', p2peda.cpp:243) to 'decrypt_bf' [292]  (0 ns)
	multiplexor before 'phi' operation ('output_message_bf.V') with incoming values : ('output_message_bf.V', p2peda.cpp:243) ('output_message_aes.V', p2peda.cpp:238) [298]  (1.77 ns)
	'phi' operation ('output_message_bf.V') with incoming values : ('output_message_bf.V', p2peda.cpp:243) ('output_message_aes.V', p2peda.cpp:238) [298]  (0 ns)

 <State 16>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('output_message_bf.V') with incoming values : ('output_message_bf.V', p2peda.cpp:243) ('output_message_aes.V', p2peda.cpp:238) [298]  (1.77 ns)

 <State 17>: 6.02ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', p2peda.cpp:246) [301]  (0 ns)
	'icmp' operation ('icmp_ln249', p2peda.cpp:249) [308]  (1.13 ns)
	'select' operation ('output_word.V', p2peda.cpp:249) [317]  (4.89 ns)

 <State 18>: 3.63ns
The critical path consists of the following:
	fifo write on port 'strm_out_V_V' (p2peda.cpp:258) [318]  (3.63 ns)

 <State 19>: 0ns
The critical path consists of the following:

 <State 20>: 1.77ns
The critical path consists of the following:
	'call' operation ('output_message.V', p2peda.cpp:210) to 'encrypt_bf' [337]  (0 ns)
	multiplexor before 'phi' operation ('output_message.V') with incoming values : ('output_message.V', p2peda.cpp:210) ('output_message.V', p2peda.cpp:206) [343]  (1.77 ns)
	'phi' operation ('output_message.V') with incoming values : ('output_message.V', p2peda.cpp:210) ('output_message.V', p2peda.cpp:206) [343]  (0 ns)

 <State 21>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('output_message.V') with incoming values : ('output_message.V', p2peda.cpp:210) ('output_message.V', p2peda.cpp:206) [343]  (1.77 ns)

 <State 22>: 3.63ns
The critical path consists of the following:
	fifo write on port 'strm_out_V_V' (p2peda.cpp:225) [363]  (3.63 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
