// Seed: 2182837758
module module_0 (
    input  wand  id_0
    , id_7,
    input  uwire id_1,
    input  wire  id_2,
    input  wor   id_3,
    output uwire id_4,
    input  wire  id_5
);
  tri1 [1 : 1] id_8;
  assign module_1._id_2 = 0;
  assign id_8#(.id_1(-1'd0 & -1 != -1)) = -1;
endmodule
module module_1 #(
    parameter id_2 = 32'd98,
    parameter id_5 = 32'd86,
    parameter id_7 = 32'd40
) (
    output tri1 id_0,
    input wand id_1,
    output supply0 _id_2,
    input tri0 id_3,
    output uwire id_4,
    input tri _id_5,
    input wire id_6,
    input supply1 _id_7,
    input tri id_8,
    input supply0 id_9
);
  wire [id_5  <  1 : id_7] id_11[-1 : id_2];
  module_0 modCall_1 (
      id_9,
      id_6,
      id_6,
      id_1,
      id_0,
      id_8
  );
  wire id_12;
endmodule
