Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: D:/xilinx_vivado/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto 692a5dca43384575b3c961bb7271626c --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot datapath_behav xil_defaultlib.datapath xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port c_in [D:/xilinx_vivado/projects/lab04-Data_path_and_FSM/data_path/data_path.srcs/sources_1/new/datapath_top.v:38]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port c_in [D:/xilinx_vivado/projects/lab04-Data_path_and_FSM/data_path/data_path.srcs/sources_1/new/datapath_top.v:39]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.register(WIDTH=32)
Compiling module xil_defaultlib.full_adder
Compiling module xil_defaultlib.selector
Compiling module xil_defaultlib.comparator
Compiling module xil_defaultlib.memory(WIDTH=32)
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot datapath_behav
