<?xml version="1.0"?>
<tool_log>
	<message>
		<code_num>408</code_num>
		<severity>WARNING</severity>
		<message_text>f2_val may be read before it is written.</message_text>
		<source_path>../DC_Filter.h</source_path>
		<source_line>41</source_line>
		<phase>sched</phase>
		<order>3</order>
	</message>
	<message>
		<code_num>408</code_num>
		<severity>WARNING</severity>
		<message_text>f1_val may be read before it is written.</message_text>
		<source_path>../DC_Filter.h</source_path>
		<source_line>38</source_line>
		<phase>sched</phase>
		<order>4</order>
	</message>
	<message>
		<code_num>1037</code_num>
		<severity>NOTE</severity>
		<message_text>Characterizing multiplexors up to 32 bits by 128 inputs.</message_text>
		<phase>sched</phase>
		<order>55</order>
	</message>
	<message>
		<code_num>852</code_num>
		<severity>NOTE</severity>
		<message_text>Created memory wrapper DC_Filter_RAM_2322X8_1</message_text>
		<source_path>../DC_Filter.cpp</source_path>
		<source_line>210</source_line>
		<phase>sched</phase>
		<order>57</order>
	</message>
	<message>
		<code_num>852</code_num>
		<severity>NOTE</severity>
		<message_text>Created memory wrapper ROM_9X4</message_text>
		<source_path>../DC_Filter.cpp</source_path>
		<source_line>254</source_line>
		<phase>sched</phase>
		<order>58</order>
	</message>
	<resource>
		<res_id>38</res_id>
		<opcode>39</opcode>
		<latency>0</latency>
		<delay>0.1622</delay>
		<module_name>DC_Filter_Mul_2Ux2U_4U_1</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<label>*</label>
		<unit_area>23.1021</unit_area>
		<comb_area>23.1021</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>1</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<res_id>39</res_id>
		<opcode>40</opcode>
		<latency>0</latency>
		<delay>0.1974</delay>
		<module_name>DC_Filter_Add_4Ux2U_4U_1</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<label>+</label>
		<unit_area>27.1377</unit_area>
		<comb_area>27.1377</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>1</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<res_id>40</res_id>
		<opcode>41</opcode>
		<latency>0</latency>
		<delay>0.6308</delay>
		<module_name>DC_Filter_Mul_9Ux4U_12U_1</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<label>*</label>
		<unit_area>288.3060</unit_area>
		<comb_area>288.3060</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>1</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<res_id>41</res_id>
		<opcode>42</opcode>
		<latency>0</latency>
		<delay>0.3279</delay>
		<module_name>DC_Filter_Add_12Ux9U_12U_1</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<label>+</label>
		<unit_area>131.8581</unit_area>
		<comb_area>131.8581</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>1</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<res_id>74</res_id>
		<opcode>75</opcode>
		<opcode>76</opcode>
		<latency>1</latency>
		<setup_time>0.0655</setup_time>
		<delay>0.1140</delay>
		<module_name>DC_Filter_RAM_2322X8_1</module_name>
		<resource_kind>RAM</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<res_id>42</res_id>
		<opcode>43</opcode>
		<latency>0</latency>
		<delay>0.1977</delay>
		<module_name>DC_Filter_Add_9Ux1U_9U_1</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<label>+</label>
		<unit_area>61.4574</unit_area>
		<comb_area>61.4574</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>1</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<res_id>44</res_id>
		<opcode>45</opcode>
		<latency>0</latency>
		<delay>0.0963</delay>
		<module_name>DC_Filter_Add_2Ux1U_2U_1</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<label>+</label>
		<unit_area>11.7477</unit_area>
		<comb_area>11.7477</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>1</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<res_id>45</res_id>
		<opcode>46</opcode>
		<latency>0</latency>
		<delay>0.0720</delay>
		<module_name>DC_Filter_Add_1Ux1U_2U_1</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<label>+</label>
		<unit_area>5.8140</unit_area>
		<comb_area>5.8140</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>1</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<res_id>46</res_id>
		<opcode>47</opcode>
		<latency>0</latency>
		<delay>0.1769</delay>
		<module_name>DC_Filter_Add_4Ux1U_4U_1</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<label>+</label>
		<unit_area>24.0597</unit_area>
		<comb_area>24.0597</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>1</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<res_id>47</res_id>
		<opcode>48</opcode>
		<latency>0</latency>
		<delay>0.2462</delay>
		<module_name>DC_Filter_LessThan_12Ux9U_1U_1</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<label>&lt;</label>
		<unit_area>47.5380</unit_area>
		<comb_area>47.5380</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>1</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<res_id>48</res_id>
		<opcode>49</opcode>
		<latency>0</latency>
		<delay>0.2481</delay>
		<module_name>DC_Filter_Add_12Ux1U_12U_1</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<label>+</label>
		<unit_area>86.4918</unit_area>
		<comb_area>86.4918</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>1</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<res_id>50</res_id>
		<opcode>51</opcode>
		<latency>0</latency>
		<delay>0.3095</delay>
		<module_name>DC_Filter_Add_10Ux9U_11U_1</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<label>+</label>
		<unit_area>126.3861</unit_area>
		<comb_area>126.3861</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>1</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<res_id>51</res_id>
		<opcode>52</opcode>
		<latency>0</latency>
		<delay>0.3207</delay>
		<module_name>DC_Filter_Add_11Ux9U_12U_1</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<label>+</label>
		<unit_area>137.0565</unit_area>
		<comb_area>137.0565</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>1</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<res_id>52</res_id>
		<opcode>53</opcode>
		<latency>0</latency>
		<delay>0.3411</delay>
		<module_name>DC_Filter_Mul_9Ux2U_11U_1</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<label>*</label>
		<unit_area>150.4971</unit_area>
		<comb_area>150.4971</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>1</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<res_id>53</res_id>
		<opcode>54</opcode>
		<latency>0</latency>
		<delay>0.1401</delay>
		<module_name>DC_Filter_Add_2Ux2U_3U_1</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<label>+</label>
		<unit_area>17.5617</unit_area>
		<comb_area>17.5617</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>1</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<res_id>54</res_id>
		<opcode>55</opcode>
		<latency>0</latency>
		<delay>0.5369</delay>
		<module_name>DC_Filter_Mul_9Ux3U_12U_1</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<label>*</label>
		<unit_area>203.2335</unit_area>
		<comb_area>203.2335</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>1</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<res_id>55</res_id>
		<opcode>56</opcode>
		<latency>0</latency>
		<delay>0.1428</delay>
		<module_name>DC_Filter_Add_3Ux2U_4U_1</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<label>+</label>
		<unit_area>29.9934</unit_area>
		<comb_area>29.9934</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>1</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<res_id>56</res_id>
		<opcode>57</opcode>
		<latency>0</latency>
		<delay>0.0972</delay>
		<module_name>DC_Filter_Equal_2Ux2U_1U_1</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<label>==</label>
		<unit_area>25.6500</unit_area>
		<comb_area>25.6500</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>1</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<res_id>57</res_id>
		<opcode>58</opcode>
		<latency>0</latency>
		<delay>0.0394</delay>
		<module_name>DC_Filter_N_Mux_12_2_0_1</module_name>
		<resource_kind>MUX</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<label>MUX(2)</label>
		<unit_area>86.1840</unit_area>
		<comb_area>86.1840</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>1</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<res_id>58</res_id>
		<opcode>59</opcode>
		<latency>0</latency>
		<delay>0.0893</delay>
		<module_name>DC_Filter_Equal_2Ux1U_1U_1</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<label>==</label>
		<unit_area>9.2340</unit_area>
		<comb_area>9.2340</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>1</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<res_id>59</res_id>
		<opcode>60</opcode>
		<latency>0</latency>
		<delay>0.0515</delay>
		<module_name>DC_Filter_OrReduction_2U_1U_1</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<label>or_reduce</label>
		<unit_area>4.4460</unit_area>
		<comb_area>4.4460</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>1</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<res_id>60</res_id>
		<opcode>61</opcode>
		<latency>0</latency>
		<delay>0.0487</delay>
		<module_name>DC_Filter_N_Mux_12_2_1_1</module_name>
		<resource_kind>MUX</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<label>MUX(2)</label>
		<unit_area>93.3660</unit_area>
		<comb_area>93.3660</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>1</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<res_id>73</res_id>
		<opcode>74</opcode>
		<latency>1</latency>
		<setup_time>0.0655</setup_time>
		<delay>0.1140</delay>
		<module_name>DC_Filter_ROM_9X4_mask2</module_name>
		<resource_kind>ROM</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<res_id>61</res_id>
		<opcode>62</opcode>
		<latency>0</latency>
		<delay>0.2546</delay>
		<module_name>DC_Filter_Add_8Ux2U_9U_1</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<label>+</label>
		<unit_area>59.0121</unit_area>
		<comb_area>59.0121</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>1</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<res_id>62</res_id>
		<opcode>63</opcode>
		<latency>0</latency>
		<delay>0.6184</delay>
		<module_name>DC_Filter_Mul_8Ux4U_12U_1</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<label>*</label>
		<unit_area>272.7621</unit_area>
		<comb_area>272.7621</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>1</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<res_id>63</res_id>
		<opcode>64</opcode>
		<latency>0</latency>
		<delay>0.1281</delay>
		<module_name>DC_Filter_N_Mux_12_3_2_1</module_name>
		<resource_kind>MUX</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<label>MUX(3)</label>
		<unit_area>69.0840</unit_area>
		<comb_area>69.0840</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>1</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<res_id>64</res_id>
		<opcode>65</opcode>
		<latency>0</latency>
		<delay>0.3318</delay>
		<module_name>DC_Filter_Add_12Ux12U_12U_1</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<label>+</label>
		<unit_area>153.9684</unit_area>
		<comb_area>153.9684</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>1</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<res_id>65</res_id>
		<opcode>66</opcode>
		<latency>0</latency>
		<delay>0.0600</delay>
		<module_name>DC_Filter_N_Mux_12_2_3_1</module_name>
		<resource_kind>MUX</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<label>MUX(2)</label>
		<unit_area>140.9724</unit_area>
		<comb_area>140.9724</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>1</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<res_id>66</res_id>
		<opcode>67</opcode>
		<latency>0</latency>
		<delay>0.1967</delay>
		<module_name>DC_Filter_Add_8Ux1U_9U_1</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<label>+</label>
		<unit_area>60.0894</unit_area>
		<comb_area>60.0894</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>1</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<pm_ops>
		<thread>do_filter_2</thread>
		<op>
			<id>8844</id>
			<opcode>39</opcode>
			<source_loc>2698</source_loc>
			<port>
				<name>in2</name>
				<datatype W="2">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="2">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="4">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>8845</id>
			<opcode>40</opcode>
			<source_loc>2698</source_loc>
			<port>
				<name>in2</name>
				<datatype W="4">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="2">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="4">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>8846</id>
			<opcode>41</opcode>
			<source_loc>2698</source_loc>
			<port>
				<name>in2</name>
				<datatype W="9">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="4">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="12">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>8847</id>
			<opcode>42</opcode>
			<source_loc>2698</source_loc>
			<port>
				<name>in2</name>
				<datatype W="12">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="9">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="12">sc_uint</datatype>
			</port>
		</op>
		<source_loc>
			<id>7492</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>945,2698</sub_loc>
		</source_loc>
		<op>
			<id>8955</id>
			<opcode>76</opcode>
			<source_loc>7492</source_loc>
			<port>
				<name>DIN</name>
				<datatype W="12">sc_uint</datatype>
			</port>
			<port>
				<name>CE</name>
				<datatype W="1">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>8848</id>
			<opcode>43</opcode>
			<source_loc>2700</source_loc>
			<port>
				<name>in2</name>
				<datatype W="9">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="9">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>8849</id>
			<opcode>45</opcode>
			<source_loc>2703</source_loc>
			<port>
				<name>in2</name>
				<datatype W="2">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="2">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>8850</id>
			<opcode>45</opcode>
			<source_loc>2706</source_loc>
			<port>
				<name>in2</name>
				<datatype W="2">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="2">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>8851</id>
			<opcode>46</opcode>
			<source_loc>2785</source_loc>
			<port>
				<name>in2</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="2">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>8852</id>
			<opcode>39</opcode>
			<source_loc>2788</source_loc>
			<port>
				<name>in2</name>
				<datatype W="2">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="2">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="4">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>8853</id>
			<opcode>40</opcode>
			<source_loc>2788</source_loc>
			<port>
				<name>in2</name>
				<datatype W="4">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="2">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="4">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>8854</id>
			<opcode>41</opcode>
			<source_loc>2788</source_loc>
			<port>
				<name>in2</name>
				<datatype W="9">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="4">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="12">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>8855</id>
			<opcode>42</opcode>
			<source_loc>2788</source_loc>
			<port>
				<name>in2</name>
				<datatype W="12">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="9">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="12">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>8856</id>
			<opcode>39</opcode>
			<source_loc>2779</source_loc>
			<port>
				<name>in2</name>
				<datatype W="2">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="2">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="4">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>8857</id>
			<opcode>47</opcode>
			<source_loc>2779</source_loc>
			<port>
				<name>in2</name>
				<datatype W="4">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="4">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>8858</id>
			<opcode>41</opcode>
			<source_loc>2779</source_loc>
			<port>
				<name>in2</name>
				<datatype W="9">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="4">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="12">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>8859</id>
			<opcode>42</opcode>
			<source_loc>2779</source_loc>
			<port>
				<name>in2</name>
				<datatype W="12">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="9">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="12">sc_uint</datatype>
			</port>
		</op>
		<source_loc>
			<id>7496</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>945,2788</sub_loc>
		</source_loc>
		<op>
			<id>8956</id>
			<opcode>75</opcode>
			<source_loc>7496</source_loc>
			<port>
				<name>DIN</name>
				<datatype W="12">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="8">sc_uint</datatype>
			</port>
		</op>
		<source_loc>
			<id>7495</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>945,2779</sub_loc>
		</source_loc>
		<op>
			<id>8957</id>
			<opcode>76</opcode>
			<source_loc>7495</source_loc>
			<port>
				<name>DIN</name>
				<datatype W="12">sc_uint</datatype>
			</port>
			<port>
				<name>CE</name>
				<datatype W="8">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>8861</id>
			<opcode>43</opcode>
			<source_loc>2789</source_loc>
			<port>
				<name>in2</name>
				<datatype W="9">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="9">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>8862</id>
			<opcode>46</opcode>
			<source_loc>2792</source_loc>
			<port>
				<name>in2</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="2">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>8863</id>
			<opcode>45</opcode>
			<source_loc>2795</source_loc>
			<port>
				<name>in2</name>
				<datatype W="2">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="2">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>8864</id>
			<opcode>48</opcode>
			<source_loc>2982</source_loc>
			<port>
				<name>in2</name>
				<datatype W="12">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="9">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>8865</id>
			<opcode>48</opcode>
			<source_loc>2993</source_loc>
			<port>
				<name>in2</name>
				<datatype W="12">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="9">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>8866</id>
			<opcode>39</opcode>
			<source_loc>2855</source_loc>
			<port>
				<name>in2</name>
				<datatype W="2">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="2">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="4">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>8867</id>
			<opcode>40</opcode>
			<source_loc>2855</source_loc>
			<port>
				<name>in2</name>
				<datatype W="4">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="2">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="4">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>8868</id>
			<opcode>41</opcode>
			<source_loc>2855</source_loc>
			<port>
				<name>in2</name>
				<datatype W="9">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="4">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="12">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>8869</id>
			<opcode>42</opcode>
			<source_loc>2855</source_loc>
			<port>
				<name>in2</name>
				<datatype W="12">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="9">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="12">sc_uint</datatype>
			</port>
		</op>
		<source_loc>
			<id>7498</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>945,2855</sub_loc>
		</source_loc>
		<op>
			<id>8958</id>
			<opcode>76</opcode>
			<source_loc>7498</source_loc>
			<port>
				<name>DIN</name>
				<datatype W="12">sc_uint</datatype>
			</port>
			<port>
				<name>CE</name>
				<datatype W="1">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>8870</id>
			<opcode>45</opcode>
			<source_loc>2857</source_loc>
			<port>
				<name>in2</name>
				<datatype W="2">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="2">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>8871</id>
			<opcode>43</opcode>
			<source_loc>2860</source_loc>
			<port>
				<name>in2</name>
				<datatype W="9">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="9">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>8872</id>
			<opcode>49</opcode>
			<source_loc>2998</source_loc>
			<port>
				<name>in2</name>
				<datatype W="12">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="12">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>8873</id>
			<opcode>51</opcode>
			<source_loc>2815</source_loc>
			<port>
				<name>in2</name>
				<datatype W="10">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="9">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="11">sc_uint</datatype>
			</port>
		</op>
		<source_loc>
			<id>7507</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>945,2815</sub_loc>
		</source_loc>
		<op>
			<id>8959</id>
			<opcode>76</opcode>
			<source_loc>7507</source_loc>
			<port>
				<name>DIN</name>
				<datatype W="11">sc_uint</datatype>
			</port>
			<port>
				<name>CE</name>
				<datatype W="8">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>8874</id>
			<opcode>52</opcode>
			<source_loc>2823</source_loc>
			<port>
				<name>in2</name>
				<datatype W="11">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="9">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="12">sc_uint</datatype>
			</port>
		</op>
		<source_loc>
			<id>7508</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>945,2823</sub_loc>
		</source_loc>
		<op>
			<id>8960</id>
			<opcode>76</opcode>
			<source_loc>7508</source_loc>
			<port>
				<name>DIN</name>
				<datatype W="12">sc_uint</datatype>
			</port>
			<port>
				<name>CE</name>
				<datatype W="8">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>8875</id>
			<opcode>42</opcode>
			<source_loc>2831</source_loc>
			<port>
				<name>in2</name>
				<datatype W="12">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="9">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="12">sc_uint</datatype>
			</port>
		</op>
		<source_loc>
			<id>7509</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>945,2831</sub_loc>
		</source_loc>
		<op>
			<id>8961</id>
			<opcode>76</opcode>
			<source_loc>7509</source_loc>
			<port>
				<name>DIN</name>
				<datatype W="12">sc_uint</datatype>
			</port>
			<port>
				<name>CE</name>
				<datatype W="8">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>8876</id>
			<opcode>43</opcode>
			<source_loc>2833</source_loc>
			<port>
				<name>in2</name>
				<datatype W="9">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="9">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>8877</id>
			<opcode>49</opcode>
			<source_loc>2992</source_loc>
			<port>
				<name>in2</name>
				<datatype W="12">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="12">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>8878</id>
			<opcode>53</opcode>
			<source_loc>2733</source_loc>
			<port>
				<name>in2</name>
				<datatype W="9">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="2">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="11">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>8879</id>
			<opcode>52</opcode>
			<source_loc>2733</source_loc>
			<port>
				<name>in2</name>
				<datatype W="11">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="9">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="12">sc_uint</datatype>
			</port>
		</op>
		<source_loc>
			<id>7520</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>945,2733</sub_loc>
		</source_loc>
		<op>
			<id>8962</id>
			<opcode>76</opcode>
			<source_loc>7520</source_loc>
			<port>
				<name>DIN</name>
				<datatype W="12">sc_uint</datatype>
			</port>
			<port>
				<name>CE</name>
				<datatype W="8">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>8880</id>
			<opcode>54</opcode>
			<source_loc>2741</source_loc>
			<port>
				<name>in2</name>
				<datatype W="2">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="2">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="3">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>8881</id>
			<opcode>55</opcode>
			<source_loc>2741</source_loc>
			<port>
				<name>in2</name>
				<datatype W="9">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="3">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="12">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>8882</id>
			<opcode>42</opcode>
			<source_loc>2741</source_loc>
			<port>
				<name>in2</name>
				<datatype W="12">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="9">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="12">sc_uint</datatype>
			</port>
		</op>
		<source_loc>
			<id>7521</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>945,2741</sub_loc>
		</source_loc>
		<op>
			<id>8963</id>
			<opcode>76</opcode>
			<source_loc>7521</source_loc>
			<port>
				<name>DIN</name>
				<datatype W="12">sc_uint</datatype>
			</port>
			<port>
				<name>CE</name>
				<datatype W="8">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>8883</id>
			<opcode>56</opcode>
			<source_loc>2749</source_loc>
			<port>
				<name>in2</name>
				<datatype W="3">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="2">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="4">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>8884</id>
			<opcode>41</opcode>
			<source_loc>2749</source_loc>
			<port>
				<name>in2</name>
				<datatype W="9">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="4">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="12">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>8885</id>
			<opcode>42</opcode>
			<source_loc>2749</source_loc>
			<port>
				<name>in2</name>
				<datatype W="12">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="9">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="12">sc_uint</datatype>
			</port>
		</op>
		<source_loc>
			<id>7522</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>945,2749</sub_loc>
		</source_loc>
		<op>
			<id>8964</id>
			<opcode>76</opcode>
			<source_loc>7522</source_loc>
			<port>
				<name>DIN</name>
				<datatype W="12">sc_uint</datatype>
			</port>
			<port>
				<name>CE</name>
				<datatype W="8">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>8886</id>
			<opcode>43</opcode>
			<source_loc>2751</source_loc>
			<port>
				<name>in2</name>
				<datatype W="9">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="9">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>8887</id>
			<opcode>45</opcode>
			<source_loc>2754</source_loc>
			<port>
				<name>in2</name>
				<datatype W="2">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="2">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>8888</id>
			<opcode>57</opcode>
			<source_loc>2880</source_loc>
			<port>
				<name>in2</name>
				<datatype W="2">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="2">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
		</op>
		<source_loc>
			<id>8889</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>2880,2881</sub_loc>
		</source_loc>
		<op>
			<id>8890</id>
			<opcode>58</opcode>
			<source_loc>2880,2881</source_loc>
			<port>
				<name>in2</name>
				<datatype W="12">sc_uint</datatype>
			</port>
			<port>
				<name>ctrl1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="12">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>8891</id>
			<opcode>59</opcode>
			<source_loc>2880</source_loc>
			<port>
				<name>in2</name>
				<datatype W="2">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
		</op>
		<source_loc>
			<id>8892</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>2880,2881</sub_loc>
		</source_loc>
		<op>
			<id>8893</id>
			<opcode>58</opcode>
			<source_loc>2880,2881</source_loc>
			<port>
				<name>in2</name>
				<datatype W="12">sc_uint</datatype>
			</port>
			<port>
				<name>ctrl1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="12">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>8894</id>
			<opcode>60</opcode>
			<source_loc>2880</source_loc>
			<port>
				<name>in1</name>
				<datatype W="2">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
		</op>
		<source_loc>
			<id>8895</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>2880,2881</sub_loc>
		</source_loc>
		<op>
			<id>8896</id>
			<opcode>61</opcode>
			<source_loc>2880,2881</source_loc>
			<port>
				<name>in2</name>
				<datatype W="12">sc_uint</datatype>
			</port>
			<port>
				<name>ctrl1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="12">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>8897</id>
			<opcode>45</opcode>
			<source_loc>2882</source_loc>
			<port>
				<name>in2</name>
				<datatype W="2">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="2">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>8898</id>
			<opcode>39</opcode>
			<source_loc>18258</source_loc>
			<port>
				<name>in2</name>
				<datatype W="2">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="2">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="4">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>8899</id>
			<opcode>40</opcode>
			<source_loc>18258</source_loc>
			<port>
				<name>in2</name>
				<datatype W="4">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="2">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="4">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>8965</id>
			<opcode>74</opcode>
			<source_loc>18258</source_loc>
			<port>
				<name>in1</name>
				<datatype W="4">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="4">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>8901</id>
			<opcode>62</opcode>
			<source_loc>2919</source_loc>
			<port>
				<name>in2</name>
				<datatype W="8">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="2">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="9">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>8902</id>
			<opcode>39</opcode>
			<source_loc>2920</source_loc>
			<port>
				<name>in2</name>
				<datatype W="2">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="2">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="4">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>8903</id>
			<opcode>40</opcode>
			<source_loc>2920</source_loc>
			<port>
				<name>in2</name>
				<datatype W="4">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="2">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="4">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>8904</id>
			<opcode>41</opcode>
			<source_loc>2920</source_loc>
			<port>
				<name>in2</name>
				<datatype W="9">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="4">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="12">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>8909</id>
			<opcode>42</opcode>
			<source_loc>2920</source_loc>
			<port>
				<name>in2</name>
				<datatype W="12">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="9">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="12">sc_uint</datatype>
			</port>
		</op>
		<source_loc>
			<id>7527</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>945,2920</sub_loc>
		</source_loc>
		<op>
			<id>8966</id>
			<opcode>75</opcode>
			<source_loc>7527</source_loc>
			<port>
				<name>DIN</name>
				<datatype W="12">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="8">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>8918</id>
			<opcode>63</opcode>
			<source_loc>2926</source_loc>
			<port>
				<name>in2</name>
				<datatype W="8">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="4">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="12">sc_uint</datatype>
			</port>
		</op>
		<source_loc>
			<id>8921</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>2911</sub_loc>
		</source_loc>
		<op>
			<id>8922</id>
			<opcode>64</opcode>
			<source_loc>2911</source_loc>
			<port>
				<name>in4</name>
				<datatype W="12">sc_uint</datatype>
			</port>
			<port>
				<name>in3</name>
				<datatype W="12">sc_uint</datatype>
			</port>
			<port>
				<name>in2</name>
				<datatype W="12">sc_uint</datatype>
			</port>
			<port>
				<name>ctrl1</name>
				<datatype W="2">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="12">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>8923</id>
			<opcode>65</opcode>
			<source_loc>3005</source_loc>
			<port>
				<name>in2</name>
				<datatype W="12">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="12">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="12">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>8924</id>
			<opcode>57</opcode>
			<source_loc>2911</source_loc>
			<port>
				<name>in2</name>
				<datatype W="2">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="2">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>8925</id>
			<opcode>66</opcode>
			<source_loc>2911</source_loc>
			<port>
				<name>in3</name>
				<datatype W="12">sc_uint</datatype>
			</port>
			<port>
				<name>in2</name>
				<datatype W="12">sc_uint</datatype>
			</port>
			<port>
				<name>ctrl1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="12">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>8929</id>
			<opcode>59</opcode>
			<source_loc>2911</source_loc>
			<port>
				<name>in2</name>
				<datatype W="2">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>8930</id>
			<opcode>66</opcode>
			<source_loc>2911</source_loc>
			<port>
				<name>in3</name>
				<datatype W="12">sc_uint</datatype>
			</port>
			<port>
				<name>in2</name>
				<datatype W="12">sc_uint</datatype>
			</port>
			<port>
				<name>ctrl1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="12">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>8931</id>
			<opcode>60</opcode>
			<source_loc>2911</source_loc>
			<port>
				<name>in1</name>
				<datatype W="2">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>8932</id>
			<opcode>66</opcode>
			<source_loc>2911</source_loc>
			<port>
				<name>in3</name>
				<datatype W="12">sc_uint</datatype>
			</port>
			<port>
				<name>in2</name>
				<datatype W="12">sc_uint</datatype>
			</port>
			<port>
				<name>ctrl1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="12">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>8933</id>
			<opcode>45</opcode>
			<source_loc>2927</source_loc>
			<port>
				<name>in2</name>
				<datatype W="2">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="2">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>8934</id>
			<opcode>45</opcode>
			<source_loc>2930</source_loc>
			<port>
				<name>in2</name>
				<datatype W="2">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="2">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>8935</id>
			<opcode>45</opcode>
			<source_loc>2933</source_loc>
			<port>
				<name>in2</name>
				<datatype W="2">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="2">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>8936</id>
			<opcode>67</opcode>
			<source_loc>2958</source_loc>
			<port>
				<name>in2</name>
				<datatype W="8">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="9">sc_uint</datatype>
			</port>
		</op>
	</pm_ops>
	<resource>
		<res_id>76</res_id>
		<opcode>78</opcode>
		<opcode>79</opcode>
		<latency>1</latency>
		<setup_time>0.0655</setup_time>
		<delay>0.1140</delay>
		<module_name>DC_Filter_RAM_2322X8_1</module_name>
		<resource_kind>RAM</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<res_id>75</res_id>
		<opcode>77</opcode>
		<latency>1</latency>
		<setup_time>0.0655</setup_time>
		<delay>0.1140</delay>
		<module_name>DC_Filter_ROM_9X4_mask1</module_name>
		<resource_kind>ROM</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<pm_ops>
		<thread>do_filter_1</thread>
		<op>
			<id>8993</id>
			<opcode>39</opcode>
			<source_loc>2293</source_loc>
			<port>
				<name>in2</name>
				<datatype W="2">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="2">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="4">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>8994</id>
			<opcode>40</opcode>
			<source_loc>2293</source_loc>
			<port>
				<name>in2</name>
				<datatype W="4">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="2">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="4">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>8995</id>
			<opcode>41</opcode>
			<source_loc>2293</source_loc>
			<port>
				<name>in2</name>
				<datatype W="9">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="4">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="12">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>8996</id>
			<opcode>42</opcode>
			<source_loc>2293</source_loc>
			<port>
				<name>in2</name>
				<datatype W="12">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="9">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="12">sc_uint</datatype>
			</port>
		</op>
		<source_loc>
			<id>7548</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>943,2293</sub_loc>
		</source_loc>
		<op>
			<id>9096</id>
			<opcode>79</opcode>
			<source_loc>7548</source_loc>
			<port>
				<name>DIN</name>
				<datatype W="12">sc_uint</datatype>
			</port>
			<port>
				<name>CE</name>
				<datatype W="1">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>8997</id>
			<opcode>43</opcode>
			<source_loc>2295</source_loc>
			<port>
				<name>in2</name>
				<datatype W="9">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="9">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>8998</id>
			<opcode>45</opcode>
			<source_loc>2298</source_loc>
			<port>
				<name>in2</name>
				<datatype W="2">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="2">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>8999</id>
			<opcode>45</opcode>
			<source_loc>2301</source_loc>
			<port>
				<name>in2</name>
				<datatype W="2">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="2">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>9000</id>
			<opcode>46</opcode>
			<source_loc>2381</source_loc>
			<port>
				<name>in2</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="2">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>9001</id>
			<opcode>39</opcode>
			<source_loc>2384</source_loc>
			<port>
				<name>in2</name>
				<datatype W="2">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="2">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="4">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>9002</id>
			<opcode>40</opcode>
			<source_loc>2384</source_loc>
			<port>
				<name>in2</name>
				<datatype W="4">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="2">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="4">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>9003</id>
			<opcode>41</opcode>
			<source_loc>2384</source_loc>
			<port>
				<name>in2</name>
				<datatype W="9">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="4">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="12">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>9005</id>
			<opcode>42</opcode>
			<source_loc>2384</source_loc>
			<port>
				<name>in2</name>
				<datatype W="12">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="9">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="12">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>9006</id>
			<opcode>39</opcode>
			<source_loc>2375</source_loc>
			<port>
				<name>in2</name>
				<datatype W="2">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="2">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="4">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>9007</id>
			<opcode>47</opcode>
			<source_loc>2375</source_loc>
			<port>
				<name>in2</name>
				<datatype W="4">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="4">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>9009</id>
			<opcode>41</opcode>
			<source_loc>2375</source_loc>
			<port>
				<name>in2</name>
				<datatype W="9">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="4">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="12">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>9010</id>
			<opcode>42</opcode>
			<source_loc>2375</source_loc>
			<port>
				<name>in2</name>
				<datatype W="12">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="9">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="12">sc_uint</datatype>
			</port>
		</op>
		<source_loc>
			<id>7554</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>943,2384</sub_loc>
		</source_loc>
		<op>
			<id>9097</id>
			<opcode>78</opcode>
			<source_loc>7554</source_loc>
			<port>
				<name>DIN</name>
				<datatype W="12">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="8">sc_uint</datatype>
			</port>
		</op>
		<source_loc>
			<id>7553</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>943,2375</sub_loc>
		</source_loc>
		<op>
			<id>9098</id>
			<opcode>79</opcode>
			<source_loc>7553</source_loc>
			<port>
				<name>DIN</name>
				<datatype W="12">sc_uint</datatype>
			</port>
			<port>
				<name>CE</name>
				<datatype W="8">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>9012</id>
			<opcode>43</opcode>
			<source_loc>2385</source_loc>
			<port>
				<name>in2</name>
				<datatype W="9">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="9">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>9013</id>
			<opcode>46</opcode>
			<source_loc>2388</source_loc>
			<port>
				<name>in2</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="2">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>9014</id>
			<opcode>45</opcode>
			<source_loc>2391</source_loc>
			<port>
				<name>in2</name>
				<datatype W="2">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="2">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>9015</id>
			<opcode>48</opcode>
			<source_loc>2580</source_loc>
			<port>
				<name>in2</name>
				<datatype W="12">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="9">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>9016</id>
			<opcode>48</opcode>
			<source_loc>2591</source_loc>
			<port>
				<name>in2</name>
				<datatype W="12">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="9">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>9017</id>
			<opcode>39</opcode>
			<source_loc>2451</source_loc>
			<port>
				<name>in2</name>
				<datatype W="2">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="2">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="4">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>9018</id>
			<opcode>40</opcode>
			<source_loc>2451</source_loc>
			<port>
				<name>in2</name>
				<datatype W="4">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="2">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="4">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>9019</id>
			<opcode>41</opcode>
			<source_loc>2451</source_loc>
			<port>
				<name>in2</name>
				<datatype W="9">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="4">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="12">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>9020</id>
			<opcode>42</opcode>
			<source_loc>2451</source_loc>
			<port>
				<name>in2</name>
				<datatype W="12">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="9">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="12">sc_uint</datatype>
			</port>
		</op>
		<source_loc>
			<id>7557</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>943,2451</sub_loc>
		</source_loc>
		<op>
			<id>9099</id>
			<opcode>79</opcode>
			<source_loc>7557</source_loc>
			<port>
				<name>DIN</name>
				<datatype W="12">sc_uint</datatype>
			</port>
			<port>
				<name>CE</name>
				<datatype W="1">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>9021</id>
			<opcode>45</opcode>
			<source_loc>2453</source_loc>
			<port>
				<name>in2</name>
				<datatype W="2">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="2">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>9022</id>
			<opcode>43</opcode>
			<source_loc>2456</source_loc>
			<port>
				<name>in2</name>
				<datatype W="9">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="9">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>9023</id>
			<opcode>49</opcode>
			<source_loc>2596</source_loc>
			<port>
				<name>in2</name>
				<datatype W="12">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="12">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>9024</id>
			<opcode>51</opcode>
			<source_loc>2411</source_loc>
			<port>
				<name>in2</name>
				<datatype W="10">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="9">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="11">sc_uint</datatype>
			</port>
		</op>
		<source_loc>
			<id>7566</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>943,2411</sub_loc>
		</source_loc>
		<op>
			<id>9100</id>
			<opcode>79</opcode>
			<source_loc>7566</source_loc>
			<port>
				<name>DIN</name>
				<datatype W="11">sc_uint</datatype>
			</port>
			<port>
				<name>CE</name>
				<datatype W="8">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>9025</id>
			<opcode>52</opcode>
			<source_loc>2419</source_loc>
			<port>
				<name>in2</name>
				<datatype W="11">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="9">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="12">sc_uint</datatype>
			</port>
		</op>
		<source_loc>
			<id>7567</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>943,2419</sub_loc>
		</source_loc>
		<op>
			<id>9101</id>
			<opcode>79</opcode>
			<source_loc>7567</source_loc>
			<port>
				<name>DIN</name>
				<datatype W="12">sc_uint</datatype>
			</port>
			<port>
				<name>CE</name>
				<datatype W="8">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>9026</id>
			<opcode>42</opcode>
			<source_loc>2427</source_loc>
			<port>
				<name>in2</name>
				<datatype W="12">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="9">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="12">sc_uint</datatype>
			</port>
		</op>
		<source_loc>
			<id>7568</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>943,2427</sub_loc>
		</source_loc>
		<op>
			<id>9102</id>
			<opcode>79</opcode>
			<source_loc>7568</source_loc>
			<port>
				<name>DIN</name>
				<datatype W="12">sc_uint</datatype>
			</port>
			<port>
				<name>CE</name>
				<datatype W="8">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>9027</id>
			<opcode>43</opcode>
			<source_loc>2429</source_loc>
			<port>
				<name>in2</name>
				<datatype W="9">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="9">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>9028</id>
			<opcode>49</opcode>
			<source_loc>2590</source_loc>
			<port>
				<name>in2</name>
				<datatype W="12">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="12">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>9029</id>
			<opcode>53</opcode>
			<source_loc>2329</source_loc>
			<port>
				<name>in2</name>
				<datatype W="9">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="2">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="11">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>9030</id>
			<opcode>52</opcode>
			<source_loc>2329</source_loc>
			<port>
				<name>in2</name>
				<datatype W="11">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="9">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="12">sc_uint</datatype>
			</port>
		</op>
		<source_loc>
			<id>7579</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>943,2329</sub_loc>
		</source_loc>
		<op>
			<id>9103</id>
			<opcode>79</opcode>
			<source_loc>7579</source_loc>
			<port>
				<name>DIN</name>
				<datatype W="12">sc_uint</datatype>
			</port>
			<port>
				<name>CE</name>
				<datatype W="8">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>9031</id>
			<opcode>54</opcode>
			<source_loc>2337</source_loc>
			<port>
				<name>in2</name>
				<datatype W="2">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="2">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="3">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>9032</id>
			<opcode>55</opcode>
			<source_loc>2337</source_loc>
			<port>
				<name>in2</name>
				<datatype W="9">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="3">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="12">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>9033</id>
			<opcode>42</opcode>
			<source_loc>2337</source_loc>
			<port>
				<name>in2</name>
				<datatype W="12">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="9">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="12">sc_uint</datatype>
			</port>
		</op>
		<source_loc>
			<id>7580</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>943,2337</sub_loc>
		</source_loc>
		<op>
			<id>9104</id>
			<opcode>79</opcode>
			<source_loc>7580</source_loc>
			<port>
				<name>DIN</name>
				<datatype W="12">sc_uint</datatype>
			</port>
			<port>
				<name>CE</name>
				<datatype W="8">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>9034</id>
			<opcode>56</opcode>
			<source_loc>2345</source_loc>
			<port>
				<name>in2</name>
				<datatype W="3">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="2">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="4">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>9035</id>
			<opcode>41</opcode>
			<source_loc>2345</source_loc>
			<port>
				<name>in2</name>
				<datatype W="9">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="4">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="12">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>9036</id>
			<opcode>42</opcode>
			<source_loc>2345</source_loc>
			<port>
				<name>in2</name>
				<datatype W="12">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="9">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="12">sc_uint</datatype>
			</port>
		</op>
		<source_loc>
			<id>7581</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>943,2345</sub_loc>
		</source_loc>
		<op>
			<id>9105</id>
			<opcode>79</opcode>
			<source_loc>7581</source_loc>
			<port>
				<name>DIN</name>
				<datatype W="12">sc_uint</datatype>
			</port>
			<port>
				<name>CE</name>
				<datatype W="8">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>9037</id>
			<opcode>43</opcode>
			<source_loc>2347</source_loc>
			<port>
				<name>in2</name>
				<datatype W="9">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="9">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>9038</id>
			<opcode>45</opcode>
			<source_loc>2350</source_loc>
			<port>
				<name>in2</name>
				<datatype W="2">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="2">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>9039</id>
			<opcode>57</opcode>
			<source_loc>2476</source_loc>
			<port>
				<name>in2</name>
				<datatype W="2">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="2">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
		</op>
		<source_loc>
			<id>9040</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>2476,2477</sub_loc>
		</source_loc>
		<op>
			<id>9041</id>
			<opcode>58</opcode>
			<source_loc>2476,2477</source_loc>
			<port>
				<name>in2</name>
				<datatype W="12">sc_uint</datatype>
			</port>
			<port>
				<name>ctrl1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="12">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>9042</id>
			<opcode>59</opcode>
			<source_loc>2476</source_loc>
			<port>
				<name>in2</name>
				<datatype W="2">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
		</op>
		<source_loc>
			<id>9043</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>2476,2477</sub_loc>
		</source_loc>
		<op>
			<id>9044</id>
			<opcode>58</opcode>
			<source_loc>2476,2477</source_loc>
			<port>
				<name>in2</name>
				<datatype W="12">sc_uint</datatype>
			</port>
			<port>
				<name>ctrl1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="12">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>9045</id>
			<opcode>60</opcode>
			<source_loc>2476</source_loc>
			<port>
				<name>in1</name>
				<datatype W="2">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
		</op>
		<source_loc>
			<id>9046</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>2476,2477</sub_loc>
		</source_loc>
		<op>
			<id>9047</id>
			<opcode>61</opcode>
			<source_loc>2476,2477</source_loc>
			<port>
				<name>in2</name>
				<datatype W="12">sc_uint</datatype>
			</port>
			<port>
				<name>ctrl1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="12">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>9048</id>
			<opcode>45</opcode>
			<source_loc>2478</source_loc>
			<port>
				<name>in2</name>
				<datatype W="2">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="2">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>9049</id>
			<opcode>39</opcode>
			<source_loc>18498</source_loc>
			<port>
				<name>in2</name>
				<datatype W="2">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="2">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="4">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>9050</id>
			<opcode>40</opcode>
			<source_loc>18498</source_loc>
			<port>
				<name>in2</name>
				<datatype W="4">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="2">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="4">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>9106</id>
			<opcode>77</opcode>
			<source_loc>18498</source_loc>
			<port>
				<name>in1</name>
				<datatype W="4">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="4">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>9052</id>
			<opcode>62</opcode>
			<source_loc>2516</source_loc>
			<port>
				<name>in2</name>
				<datatype W="8">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="2">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="9">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>9053</id>
			<opcode>39</opcode>
			<source_loc>2517</source_loc>
			<port>
				<name>in2</name>
				<datatype W="2">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="2">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="4">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>9054</id>
			<opcode>40</opcode>
			<source_loc>2517</source_loc>
			<port>
				<name>in2</name>
				<datatype W="4">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="2">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="4">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>9055</id>
			<opcode>41</opcode>
			<source_loc>2517</source_loc>
			<port>
				<name>in2</name>
				<datatype W="9">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="4">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="12">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>9056</id>
			<opcode>42</opcode>
			<source_loc>2517</source_loc>
			<port>
				<name>in2</name>
				<datatype W="12">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="9">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="12">sc_uint</datatype>
			</port>
		</op>
		<source_loc>
			<id>7586</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>943,2517</sub_loc>
		</source_loc>
		<op>
			<id>9107</id>
			<opcode>78</opcode>
			<source_loc>7586</source_loc>
			<port>
				<name>DIN</name>
				<datatype W="12">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="8">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>9058</id>
			<opcode>63</opcode>
			<source_loc>2523</source_loc>
			<port>
				<name>in2</name>
				<datatype W="8">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="4">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="12">sc_uint</datatype>
			</port>
		</op>
		<source_loc>
			<id>9059</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>2508</sub_loc>
		</source_loc>
		<op>
			<id>9060</id>
			<opcode>64</opcode>
			<source_loc>2508</source_loc>
			<port>
				<name>in4</name>
				<datatype W="12">sc_uint</datatype>
			</port>
			<port>
				<name>in3</name>
				<datatype W="12">sc_uint</datatype>
			</port>
			<port>
				<name>in2</name>
				<datatype W="12">sc_uint</datatype>
			</port>
			<port>
				<name>ctrl1</name>
				<datatype W="2">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="12">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>9061</id>
			<opcode>65</opcode>
			<source_loc>2603</source_loc>
			<port>
				<name>in2</name>
				<datatype W="12">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="12">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="12">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>9062</id>
			<opcode>57</opcode>
			<source_loc>2508</source_loc>
			<port>
				<name>in2</name>
				<datatype W="2">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="2">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>9063</id>
			<opcode>66</opcode>
			<source_loc>2508</source_loc>
			<port>
				<name>in3</name>
				<datatype W="12">sc_uint</datatype>
			</port>
			<port>
				<name>in2</name>
				<datatype W="12">sc_uint</datatype>
			</port>
			<port>
				<name>ctrl1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="12">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>9064</id>
			<opcode>59</opcode>
			<source_loc>2508</source_loc>
			<port>
				<name>in2</name>
				<datatype W="2">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>9065</id>
			<opcode>66</opcode>
			<source_loc>2508</source_loc>
			<port>
				<name>in3</name>
				<datatype W="12">sc_uint</datatype>
			</port>
			<port>
				<name>in2</name>
				<datatype W="12">sc_uint</datatype>
			</port>
			<port>
				<name>ctrl1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="12">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>9066</id>
			<opcode>60</opcode>
			<source_loc>2508</source_loc>
			<port>
				<name>in1</name>
				<datatype W="2">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>9067</id>
			<opcode>66</opcode>
			<source_loc>2508</source_loc>
			<port>
				<name>in3</name>
				<datatype W="12">sc_uint</datatype>
			</port>
			<port>
				<name>in2</name>
				<datatype W="12">sc_uint</datatype>
			</port>
			<port>
				<name>ctrl1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="12">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>9068</id>
			<opcode>45</opcode>
			<source_loc>2524</source_loc>
			<port>
				<name>in2</name>
				<datatype W="2">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="2">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>9069</id>
			<opcode>45</opcode>
			<source_loc>2527</source_loc>
			<port>
				<name>in2</name>
				<datatype W="2">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="2">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>9070</id>
			<opcode>45</opcode>
			<source_loc>2530</source_loc>
			<port>
				<name>in2</name>
				<datatype W="2">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="2">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>9071</id>
			<opcode>67</opcode>
			<source_loc>2556</source_loc>
			<port>
				<name>in2</name>
				<datatype W="8">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="9">sc_uint</datatype>
			</port>
		</op>
	</pm_ops>
	<resource>
		<res_id>67</res_id>
		<opcode>68</opcode>
		<latency>0</latency>
		<delay>0.1016</delay>
		<module_name>DC_Filter_gen_busy_r_1</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_DPOPT</module_origin>
		<unit_area>17.7840</unit_area>
		<comb_area>17.7840</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>1</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<pm_ops>
		<thread>gen_busy_0</thread>
		<op>
			<id>9134</id>
			<opcode>68</opcode>
			<source_loc>13407,13406,13405,13404,20207,13436,13437,13438,13440,13439,6416,13434,13467,13470,13469,13468,13466,13479,13480,13482,13481</source_loc>
			<port>
				<name>in1</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>in2</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>in3</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="3">sc_uint</datatype>
			</port>
		</op>
	</pm_ops>
	<resource>
		<res_id>68</res_id>
		<opcode>69</opcode>
		<latency>0</latency>
		<delay>0.0600</delay>
		<module_name>DC_Filter_N_Muxb_1_2_4_1</module_name>
		<resource_kind>MUX</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<label>MUX(2)</label>
		<unit_area>11.7477</unit_area>
		<comb_area>11.7477</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>1</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<pm_ops>
		<thread>gen_unvalidated_req_0</thread>
		<op>
			<id>9135</id>
			<opcode>69</opcode>
			<source_loc>20209</source_loc>
			<port>
				<name>in3</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>in2</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>ctrl1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">bool</datatype>
			</port>
		</op>
	</pm_ops>
	<resource>
		<res_id>69</res_id>
		<opcode>70</opcode>
		<latency>0</latency>
		<delay>0.0456</delay>
		<module_name>DC_Filter_And_1Ux1U_1U_1</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<label>&amp;</label>
		<unit_area>8.8920</unit_area>
		<comb_area>8.8920</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>1</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<pm_ops>
		<thread>gen_do_stall_reg_full_0</thread>
		<op>
			<id>9136</id>
			<opcode>70</opcode>
			<source_loc>12880</source_loc>
			<port>
				<name>in2</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">bool</datatype>
			</port>
		</op>
	</pm_ops>
	<pm_ops>
		<thread>gen_do_reg_vld_0</thread>
		<op>
			<id>9137</id>
			<opcode>69</opcode>
			<source_loc>20210</source_loc>
			<port>
				<name>in3</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>in2</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>ctrl1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">bool</datatype>
			</port>
		</op>
	</pm_ops>
	<resource>
		<res_id>70</res_id>
		<opcode>71</opcode>
		<latency>0</latency>
		<delay>0.0515</delay>
		<module_name>DC_Filter_Or_1Ux1U_1U_1</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<label>|</label>
		<unit_area>4.4460</unit_area>
		<comb_area>4.4460</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>1</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<pm_ops>
		<thread>gen_vld_0</thread>
		<op>
			<id>9138</id>
			<opcode>71</opcode>
			<source_loc>12343</source_loc>
			<port>
				<name>in2</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">bool</datatype>
			</port>
		</op>
	</pm_ops>
	<pm_ops>
		<thread>gen_unacked_req_0</thread>
	</pm_ops>
	<pm_ops>
		<thread>gen_stalling_0</thread>
		<op>
			<id>9139</id>
			<opcode>70</opcode>
			<source_loc>12151</source_loc>
			<port>
				<name>in2</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">bool</datatype>
			</port>
		</op>
	</pm_ops>
	<resource>
		<res_id>71</res_id>
		<opcode>72</opcode>
		<latency>0</latency>
		<delay>0.0708</delay>
		<module_name>DC_Filter_Xor_1Ux1U_1U_1</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<label>^</label>
		<unit_area>4.4460</unit_area>
		<comb_area>4.4460</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>1</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<pm_ops>
		<thread>gen_active_0</thread>
		<op>
			<id>9140</id>
			<opcode>72</opcode>
			<source_loc>12061</source_loc>
			<port>
				<name>in2</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">bool</datatype>
			</port>
		</op>
	</pm_ops>
	<pm_ops>
		<thread>gen_prev_trig_reg_0</thread>
	</pm_ops>
	<resource>
		<res_id>72</res_id>
		<opcode>73</opcode>
		<latency>0</latency>
		<delay>0.0194</delay>
		<module_name>DC_Filter_Not_1U_1U_1</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<label>!</label>
		<unit_area>4.1040</unit_area>
		<comb_area>4.1040</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>1</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<pm_ops>
		<thread>gen_next_trig_reg_0</thread>
		<op>
			<id>9141</id>
			<opcode>73</opcode>
			<source_loc>11721</source_loc>
			<port>
				<name>in1</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
		</op>
	</pm_ops>
	<pm_ops>
		<thread>gen_busy_1</thread>
		<op>
			<id>9142</id>
			<opcode>68</opcode>
			<source_loc>11613,11612,11611,11610,20211,11642,11643,11644,11646,11645,6432,11640,11673,11676,11675,11674,11672,11685,11686,11688,11687</source_loc>
			<port>
				<name>in1</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>in2</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>in3</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="3">sc_uint</datatype>
			</port>
		</op>
	</pm_ops>
	<pm_ops>
		<thread>gen_unvalidated_req_1</thread>
		<op>
			<id>9143</id>
			<opcode>69</opcode>
			<source_loc>20213</source_loc>
			<port>
				<name>in3</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>in2</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>ctrl1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">bool</datatype>
			</port>
		</op>
	</pm_ops>
	<pm_ops>
		<thread>gen_do_stall_reg_full_1</thread>
		<op>
			<id>9144</id>
			<opcode>70</opcode>
			<source_loc>10726</source_loc>
			<port>
				<name>in2</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">bool</datatype>
			</port>
		</op>
	</pm_ops>
	<pm_ops>
		<thread>gen_do_reg_vld_1</thread>
		<op>
			<id>9145</id>
			<opcode>69</opcode>
			<source_loc>20214</source_loc>
			<port>
				<name>in3</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>in2</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>ctrl1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">bool</datatype>
			</port>
		</op>
	</pm_ops>
	<pm_ops>
		<thread>gen_vld_1</thread>
		<op>
			<id>9146</id>
			<opcode>71</opcode>
			<source_loc>9575</source_loc>
			<port>
				<name>in2</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">bool</datatype>
			</port>
		</op>
	</pm_ops>
	<pm_ops>
		<thread>gen_unacked_req_1</thread>
	</pm_ops>
	<pm_ops>
		<thread>gen_stalling_1</thread>
		<op>
			<id>9147</id>
			<opcode>70</opcode>
			<source_loc>9079</source_loc>
			<port>
				<name>in2</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">bool</datatype>
			</port>
		</op>
	</pm_ops>
	<pm_ops>
		<thread>gen_active_1</thread>
		<op>
			<id>9148</id>
			<opcode>72</opcode>
			<source_loc>8928</source_loc>
			<port>
				<name>in2</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">bool</datatype>
			</port>
		</op>
	</pm_ops>
	<pm_ops>
		<thread>gen_prev_trig_reg_1</thread>
	</pm_ops>
	<pm_ops>
		<thread>gen_next_trig_reg_1</thread>
		<op>
			<id>9149</id>
			<opcode>73</opcode>
			<source_loc>8280</source_loc>
			<port>
				<name>in1</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
		</op>
	</pm_ops>
	<phase_complete>pm</phase_complete>
	<message>
		<code_num>815</code_num>
		<severity>NOTE</severity>
		<message_text>The memory has 2322 more words than the array can use.</message_text>
		<phase>sched</phase>
		<order>59</order>
	</message>
	<message>
		<code_num>815</code_num>
		<severity>NOTE</severity>
		<message_text>The memory has 2322 more words than the array can use.</message_text>
		<phase>sched</phase>
		<order>60</order>
	</message>
	<message>
		<code_num>815</code_num>
		<severity>NOTE</severity>
		<message_text>The memory has 9 more words than the array can use.</message_text>
		<phase>sched</phase>
		<order>61</order>
	</message>
	<message>
		<code_num>815</code_num>
		<severity>NOTE</severity>
		<message_text>The memory has 2322 more words than the array can use.</message_text>
		<phase>sched</phase>
		<order>62</order>
	</message>
	<message>
		<code_num>815</code_num>
		<severity>NOTE</severity>
		<message_text>The memory has 2322 more words than the array can use.</message_text>
		<phase>sched</phase>
		<order>63</order>
	</message>
	<message>
		<code_num>815</code_num>
		<severity>NOTE</severity>
		<message_text>The memory has 9 more words than the array can use.</message_text>
		<phase>sched</phase>
		<order>64</order>
	</message>
	<message>
		<code_num>2588</code_num>
		<severity>WARNING</severity>
		<message_text>The HLS_SET_OUTPUT_OPTIONS directive has been applied to non-output 'i_rgb_inside.m_use_stall_reg_ip' and will be ignored.
</message_text>
		<source_path>/usr/cadtool/cadence/STRATUS/cur/share/stratus/include/cynw_p2p.h</source_path>
		<source_line>1701</source_line>
		<phase>sched</phase>
		<order>5</order>
	</message>
	<message>
		<code_num>847</code_num>
		<severity>WARNING</severity>
		<message_text>An input delay was not specified for &quot;i_rgb_inside.data&quot;. A value of 0.114ns ( Clk-&gt;Q ), will be used as the input delay.</message_text>
		<source_path>/usr/cadtool/cadence/STRATUS/cur/share/stratus/include/cynw_p2p.h</source_path>
		<source_line>494</source_line>
		<phase>sched</phase>
		<order>6</order>
	</message>
	<message>
		<code_num>2588</code_num>
		<severity>WARNING</severity>
		<message_text>The HLS_SET_OUTPUT_OPTIONS directive has been applied to non-output 'i_rgb.m_use_stall_reg_ip' and will be ignored.
</message_text>
		<source_path>/usr/cadtool/cadence/STRATUS/cur/share/stratus/include/cynw_p2p.h</source_path>
		<source_line>1701</source_line>
		<phase>sched</phase>
		<order>7</order>
	</message>
	<message>
		<code_num>847</code_num>
		<severity>WARNING</severity>
		<message_text>An input delay was not specified for &quot;i_rgb.data&quot;. A value of 0.114ns ( Clk-&gt;Q ), will be used as the input delay.</message_text>
		<source_path>/usr/cadtool/cadence/STRATUS/cur/share/stratus/include/cynw_p2p.h</source_path>
		<source_line>494</source_line>
		<phase>sched</phase>
		<order>8</order>
	</message>
	<message>
		<code_num>847</code_num>
		<severity>WARNING</severity>
		<message_text>An input delay was not specified for &quot;i_rgb.vld&quot;. A value of 0.114ns ( Clk-&gt;Q ), will be used as the input delay.</message_text>
		<source_path>/usr/cadtool/cadence/STRATUS/cur/share/stratus/include/cynw_p2p.h</source_path>
		<source_line>493</source_line>
		<phase>sched</phase>
		<order>9</order>
	</message>
	<message>
		<code_num>847</code_num>
		<severity>WARNING</severity>
		<message_text>An input delay was not specified for &quot;i_rst&quot;. A value of 0.114ns ( Clk-&gt;Q ), will be used as the input delay.</message_text>
		<source_path>../DC_Filter.h</source_path>
		<source_line>18</source_line>
		<phase>sched</phase>
		<order>10</order>
	</message>
	<message>
		<code_num>847</code_num>
		<severity>WARNING</severity>
		<message_text>An input delay was not specified for &quot;o_result.busy&quot;. A value of 0.114ns ( Clk-&gt;Q ), will be used as the input delay.</message_text>
		<source_path>/usr/cadtool/cadence/STRATUS/cur/share/stratus/include/cynw_p2p.h</source_path>
		<source_line>4307</source_line>
		<phase>sched</phase>
		<order>11</order>
	</message>
	<message>
		<code_num>847</code_num>
		<severity>WARNING</severity>
		<message_text>An input delay was not specified for &quot;i_rgb_inside.vld&quot;. A value of 0.114ns ( Clk-&gt;Q ), will be used as the input delay.</message_text>
		<source_path>/usr/cadtool/cadence/STRATUS/cur/share/stratus/include/cynw_p2p.h</source_path>
		<source_line>493</source_line>
		<phase>sched</phase>
		<order>12</order>
	</message>
	<message>
		<code_num>847</code_num>
		<severity>WARNING</severity>
		<message_text>An input delay was not specified for &quot;o_rgb_inside.busy&quot;. A value of 0.114ns ( Clk-&gt;Q ), will be used as the input delay.</message_text>
		<source_path>/usr/cadtool/cadence/STRATUS/cur/share/stratus/include/cynw_p2p.h</source_path>
		<source_line>4307</source_line>
		<phase>sched</phase>
		<order>13</order>
	</message>
	<sched_order>
		<thread>gen_prev_trig_reg_0</thread>
		<value>1</value>
	</sched_order>
	<sched_order>
		<thread>gen_prev_trig_reg_1</thread>
		<value>2</value>
	</sched_order>
	<sched_order>
		<thread>gen_active_0</thread>
		<value>3</value>
	</sched_order>
	<sched_order>
		<thread>gen_vld_0</thread>
		<value>4</value>
	</sched_order>
	<sched_order>
		<thread>gen_next_trig_reg_0</thread>
		<value>5</value>
	</sched_order>
	<sched_order>
		<thread>gen_active_1</thread>
		<value>6</value>
	</sched_order>
	<sched_order>
		<thread>gen_vld_1</thread>
		<value>7</value>
	</sched_order>
	<sched_order>
		<thread>gen_next_trig_reg_1</thread>
		<value>8</value>
	</sched_order>
	<sched_order>
		<thread>gen_unvalidated_req_0</thread>
		<value>9</value>
	</sched_order>
	<sched_order>
		<thread>gen_do_stall_reg_full_0</thread>
		<value>10</value>
	</sched_order>
	<sched_order>
		<thread>do_filter_1</thread>
		<value>11</value>
	</sched_order>
	<sched_order>
		<thread>gen_stalling_1</thread>
		<value>12</value>
	</sched_order>
	<sched_order>
		<thread>gen_unacked_req_1</thread>
		<value>13</value>
	</sched_order>
	<sched_order>
		<thread>gen_do_reg_vld_0</thread>
		<value>14</value>
	</sched_order>
	<sched_order>
		<thread>gen_unacked_req_0</thread>
		<value>15</value>
	</sched_order>
	<sched_order>
		<thread>gen_stalling_0</thread>
		<value>16</value>
	</sched_order>
	<sched_order>
		<thread>gen_unvalidated_req_1</thread>
		<value>17</value>
	</sched_order>
	<sched_order>
		<thread>gen_do_stall_reg_full_1</thread>
		<value>18</value>
	</sched_order>
	<sched_order>
		<thread>do_filter_2</thread>
		<value>19</value>
	</sched_order>
	<sched_order>
		<thread>gen_do_reg_vld_1</thread>
		<value>20</value>
	</sched_order>
	<sched_order>
		<thread>gen_busy_0</thread>
		<value>21</value>
	</sched_order>
	<sched_order>
		<thread>gen_busy_1</thread>
		<value>22</value>
	</sched_order>
	<source_loc>
		<id>9156</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>12048</sub_loc>
	</source_loc>
	<cdfg>
		<path>bdr/pre_sched.snapshot.bdr</path>
		<name>pre_sched</name>
		<thread>gen_prev_trig_reg_0</thread>
	</cdfg>
	<sched_ops_fu>
		<thread>gen_prev_trig_reg_0</thread>
		<value>3</value>
	</sched_ops_fu>
	<sched_ops_wire>
		<thread>gen_prev_trig_reg_0</thread>
		<value>3</value>
	</sched_ops_wire>
	<intrinsic_muxing>
		<thread>gen_prev_trig_reg_0</thread>
		<value>0</value>
	</intrinsic_muxing>
	<pm_ops>
		<thread>gen_prev_trig_reg_0</thread>
	</pm_ops>
	<sched_ops>
		<thread>gen_prev_trig_reg_0</thread>
		<io_op>
			<id>9157</id>
			<source_loc>12045</source_loc>
			<order>1</order>
			<sig_name>o_result_m_req_m_prev_trig_req</sig_name>
			<label>o_result.m_req.m_prev_trig_req:o_result_m_req_m_prev_trig_req:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>0</id>
				<op_kind>output</op_kind>
				<object>o_result_m_req_m_prev_trig_req</object>
			</op>
			<cycle_id>2</cycle_id>
			<chain_time>0.0755000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>9158</id>
			<source_loc>12049</source_loc>
			<order>2</order>
			<sig_name>o_result_m_req_m_trig_req</sig_name>
			<label>o_result.m_req.m_trig_req:o_result_m_req_m_trig_req:read</label>
			<datatype W="1">bool</datatype>
			<input_read/>
			<op>
				<id>1</id>
				<op_kind>input</op_kind>
				<object>o_result_m_req_m_trig_req</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>9159</id>
			<source_loc>9156</source_loc>
			<order>3</order>
			<sig_name>o_result_m_req_m_prev_trig_req</sig_name>
			<label>m_prev_trig_req:o_result_m_req_m_prev_trig_req:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>2</id>
				<op_kind>output</op_kind>
				<object>o_result_m_req_m_prev_trig_req</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1795000000</chain_time>
			<guard>true</guard>
		</io_op>
	</sched_ops>
	<cdfg>
		<path>bdr/post_sched.snapshot.bdr</path>
		<name>post_sched</name>
		<thread>gen_prev_trig_reg_0</thread>
	</cdfg>
	<timing_paths>
		<thread>gen_prev_trig_reg_0</thread>
		<timing_path>
			<name>gen_prev_trig_reg_0_1</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_prev_trig_reg_0</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_result_m_req_m_prev_trig_req</port_name>
				<state>17</state>
				<source_loc>9159</source_loc>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
		<timing_path>
			<name>gen_prev_trig_reg_0_2</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_prev_trig_reg_0</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_result_m_req_m_trig_req</port_name>
				<state>17</state>
				<source_loc>9158</source_loc>
			</path_node>
			<delay>0.0655</delay>
		</timing_path>
		<timing_path>
			<name>gen_prev_trig_reg_0_3</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_prev_trig_reg_0</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_result_m_req_m_prev_trig_req</port_name>
				<state>11</state>
				<source_loc>9157</source_loc>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
	</timing_paths>
	<timing_paths>
		<thread>gen_prev_trig_reg_0</thread>
		<timing_path>
			<name>gen_prev_trig_reg_0_1</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_prev_trig_reg_0</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_result_m_req_m_trig_req</port_name>
			</path_node>
			<delay>0.0655</delay>
		</timing_path>
		<timing_path>
			<name>gen_prev_trig_reg_0_2</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_prev_trig_reg_0</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_result_m_req_m_prev_trig_req</port_name>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
		<timing_path>
			<name>gen_prev_trig_reg_0_3</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_prev_trig_reg_0</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_result_m_req_m_prev_trig_req</port_name>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
	</timing_paths>
	<reg_ops>
		<thread>gen_prev_trig_reg_0</thread>
		<reg_op>
			<id>9163</id>
			<source_loc>9157</source_loc>
			<name>o_result_m_req_m_prev_trig_req</name>
			<datatype W="1">bool</datatype>
			<livein>1</livein>
			<liveout>1</liveout>
			<reg_deffed/>
			<instance_name>o_result_m_req_m_prev_trig_req</instance_name>
			<op>
				<id>0</id>
				<op_kind>reg</op_kind>
				<object>o_result_m_req_m_prev_trig_req</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
		<reg_op>
			<id>9164</id>
			<source_loc>9159</source_loc>
			<name>o_result_m_req_m_prev_trig_req</name>
			<datatype W="1">bool</datatype>
			<livein>1</livein>
			<liveout>1</liveout>
			<reg_deffed>1</reg_deffed>
			<instance_name>o_result_m_req_m_prev_trig_req</instance_name>
			<op>
				<id>2</id>
				<op_kind>reg</op_kind>
				<object>o_result_m_req_m_prev_trig_req</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
	</reg_ops>
	<loop>
		<id>1</id>
		<thread>gen_prev_trig_reg_0</thread>
		<source_path>/usr/cadtool/cadence/STRATUS/cur/tools.lnx86/stratus/systemc/2.3.1/include/sysc/kernel/sc_ver.h</source_path>
		<source_line>166</source_line>
		<source_loc>6360</source_loc>
		<loop>
			<id>129</id>
			<thread>gen_prev_trig_reg_0</thread>
			<source_path>/usr/cadtool/cadence/STRATUS/cur/share/stratus/include/cynw_comm_util.h</source_path>
			<source_line>1339</source_line>
			<source_loc>18892</source_loc>
			<start_cycle>0</start_cycle>
			<max_path>1</max_path>
			<latency>1</latency>
		</loop>
	</loop>
	<loop>
		<id>1</id>
		<thread>gen_prev_trig_reg_0</thread>
		<pre_loop_waits>2147483647</pre_loop_waits>
		<pipe_io_span>-2147483646</pipe_io_span>
		<loop>
			<id>129</id>
			<thread>gen_prev_trig_reg_0</thread>
			<pre_loop_waits>2147483647</pre_loop_waits>
			<pipe_io_span>-2147483646</pipe_io_span>
			<cycle>
				<cycle_id>1</cycle_id>
				<cyn_protocol/>
				<source_loc>6429</source_loc>
				<start_cycle>0</start_cycle>
				<latency>1</latency>
			</cycle>
		</loop>
	</loop>
	<source_loc>
		<id>9165</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>8915</sub_loc>
	</source_loc>
	<cdfg>
		<path>bdr/pre_sched.snapshot.bdr.1</path>
		<name>pre_sched</name>
		<thread>gen_prev_trig_reg_1</thread>
	</cdfg>
	<sched_ops_fu>
		<thread>gen_prev_trig_reg_1</thread>
		<value>3</value>
	</sched_ops_fu>
	<sched_ops_wire>
		<thread>gen_prev_trig_reg_1</thread>
		<value>3</value>
	</sched_ops_wire>
	<intrinsic_muxing>
		<thread>gen_prev_trig_reg_1</thread>
		<value>0</value>
	</intrinsic_muxing>
	<pm_ops>
		<thread>gen_prev_trig_reg_1</thread>
	</pm_ops>
	<sched_ops>
		<thread>gen_prev_trig_reg_1</thread>
		<io_op>
			<id>9166</id>
			<source_loc>8912</source_loc>
			<order>1</order>
			<sig_name>o_rgb_inside_m_req_m_prev_trig_req</sig_name>
			<label>o_rgb_inside.m_req.m_prev_trig_req:o_rgb_inside_m_req_m_prev_trig_req:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>3</id>
				<op_kind>output</op_kind>
				<object>o_rgb_inside_m_req_m_prev_trig_req</object>
			</op>
			<cycle_id>2</cycle_id>
			<chain_time>0.0755000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>9167</id>
			<source_loc>8916</source_loc>
			<order>2</order>
			<sig_name>o_rgb_inside_m_req_m_trig_req</sig_name>
			<label>o_rgb_inside.m_req.m_trig_req:o_rgb_inside_m_req_m_trig_req:read</label>
			<datatype W="1">bool</datatype>
			<input_read/>
			<op>
				<id>4</id>
				<op_kind>input</op_kind>
				<object>o_rgb_inside_m_req_m_trig_req</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>9168</id>
			<source_loc>9165</source_loc>
			<order>3</order>
			<sig_name>o_rgb_inside_m_req_m_prev_trig_req</sig_name>
			<label>m_prev_trig_req:o_rgb_inside_m_req_m_prev_trig_req:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>5</id>
				<op_kind>output</op_kind>
				<object>o_rgb_inside_m_req_m_prev_trig_req</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1795000000</chain_time>
			<guard>true</guard>
		</io_op>
	</sched_ops>
	<cdfg>
		<path>bdr/post_sched.snapshot.bdr.1</path>
		<name>post_sched</name>
		<thread>gen_prev_trig_reg_1</thread>
	</cdfg>
	<timing_paths>
		<thread>gen_prev_trig_reg_1</thread>
		<timing_path>
			<name>gen_prev_trig_reg_1_1</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_prev_trig_reg_1</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_rgb_inside_m_req_m_prev_trig_req</port_name>
				<state>17</state>
				<source_loc>9168</source_loc>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
		<timing_path>
			<name>gen_prev_trig_reg_1_2</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_prev_trig_reg_1</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_rgb_inside_m_req_m_trig_req</port_name>
				<state>17</state>
				<source_loc>9167</source_loc>
			</path_node>
			<delay>0.0655</delay>
		</timing_path>
		<timing_path>
			<name>gen_prev_trig_reg_1_3</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_prev_trig_reg_1</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_rgb_inside_m_req_m_prev_trig_req</port_name>
				<state>11</state>
				<source_loc>9166</source_loc>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
	</timing_paths>
	<timing_paths>
		<thread>gen_prev_trig_reg_1</thread>
		<timing_path>
			<name>gen_prev_trig_reg_1_1</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_prev_trig_reg_1</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_rgb_inside_m_req_m_trig_req</port_name>
			</path_node>
			<delay>0.0655</delay>
		</timing_path>
		<timing_path>
			<name>gen_prev_trig_reg_1_2</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_prev_trig_reg_1</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_rgb_inside_m_req_m_prev_trig_req</port_name>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
		<timing_path>
			<name>gen_prev_trig_reg_1_3</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_prev_trig_reg_1</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_rgb_inside_m_req_m_prev_trig_req</port_name>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
	</timing_paths>
	<reg_ops>
		<thread>gen_prev_trig_reg_1</thread>
		<reg_op>
			<id>9172</id>
			<source_loc>9166</source_loc>
			<name>o_rgb_inside_m_req_m_prev_trig_req</name>
			<datatype W="1">bool</datatype>
			<livein>1</livein>
			<liveout>1</liveout>
			<reg_deffed/>
			<instance_name>o_rgb_inside_m_req_m_prev_trig_req</instance_name>
			<op>
				<id>3</id>
				<op_kind>reg</op_kind>
				<object>o_rgb_inside_m_req_m_prev_trig_req</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
		<reg_op>
			<id>9173</id>
			<source_loc>9168</source_loc>
			<name>o_rgb_inside_m_req_m_prev_trig_req</name>
			<datatype W="1">bool</datatype>
			<livein>1</livein>
			<liveout>1</liveout>
			<reg_deffed>1</reg_deffed>
			<instance_name>o_rgb_inside_m_req_m_prev_trig_req</instance_name>
			<op>
				<id>5</id>
				<op_kind>reg</op_kind>
				<object>o_rgb_inside_m_req_m_prev_trig_req</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
	</reg_ops>
	<loop>
		<id>1</id>
		<thread>gen_prev_trig_reg_1</thread>
		<source_path>/usr/cadtool/cadence/STRATUS/cur/tools.lnx86/stratus/systemc/2.3.1/include/sysc/kernel/sc_ver.h</source_path>
		<source_line>166</source_line>
		<source_loc>6360</source_loc>
		<loop>
			<id>168</id>
			<thread>gen_prev_trig_reg_1</thread>
			<source_path>/usr/cadtool/cadence/STRATUS/cur/share/stratus/include/cynw_comm_util.h</source_path>
			<source_line>1339</source_line>
			<source_loc>18907</source_loc>
			<start_cycle>0</start_cycle>
			<max_path>1</max_path>
			<latency>1</latency>
		</loop>
	</loop>
	<loop>
		<id>1</id>
		<thread>gen_prev_trig_reg_1</thread>
		<pre_loop_waits>2147483647</pre_loop_waits>
		<pipe_io_span>-2147483646</pipe_io_span>
		<loop>
			<id>168</id>
			<thread>gen_prev_trig_reg_1</thread>
			<pre_loop_waits>2147483647</pre_loop_waits>
			<pipe_io_span>-2147483646</pipe_io_span>
			<cycle>
				<cycle_id>1</cycle_id>
				<cyn_protocol/>
				<source_loc>6445</source_loc>
				<start_cycle>0</start_cycle>
				<latency>1</latency>
			</cycle>
		</loop>
	</loop>
	<source_loc>
		<id>9174</id>
		<loc_kind>ARRAY</loc_kind>
		<sub_loc>12053,12053</sub_loc>
	</source_loc>
	<source_loc>
		<id>9175</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>13355</opcode>
		<sub_loc>12053,12053</sub_loc>
	</source_loc>
	<cdfg>
		<path>bdr/pre_sched.snapshot.bdr.2</path>
		<name>pre_sched</name>
		<thread>gen_active_0</thread>
	</cdfg>
	<sched_ops_fu>
		<thread>gen_active_0</thread>
		<value>4</value>
	</sched_ops_fu>
	<sched_ops_wire>
		<thread>gen_active_0</thread>
		<value>3</value>
	</sched_ops_wire>
	<intrinsic_muxing>
		<thread>gen_active_0</thread>
		<value>0</value>
	</intrinsic_muxing>
	<pm_ops>
		<thread>gen_active_0</thread>
	</pm_ops>
	<sched_ops>
		<thread>gen_active_0</thread>
		<io_op>
			<id>9178</id>
			<source_loc>12059</source_loc>
			<order>1</order>
			<sig_name>o_result_m_req_m_trig_req</sig_name>
			<label>m_trig_req:o_result_m_req_m_trig_req:read</label>
			<datatype W="1">bool</datatype>
			<input_read/>
			<op>
				<id>6</id>
				<op_kind>input</op_kind>
				<object>o_result_m_req_m_trig_req</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>9179</id>
			<source_loc>12060</source_loc>
			<order>2</order>
			<sig_name>o_result_m_req_m_prev_trig_req</sig_name>
			<label>m_prev_trig_req:o_result_m_req_m_prev_trig_req:read</label>
			<datatype W="1">bool</datatype>
			<input_read/>
			<op>
				<id>7</id>
				<op_kind>input</op_kind>
				<object>o_result_m_req_m_prev_trig_req</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</io_op>
		<op>
			<id>9180</id>
			<source_loc>9140</source_loc>
			<order>3</order>
			<instance_name>DC_Filter_Xor_1Ux1U_1U_1_1</instance_name>
			<opcode>72</opcode>
			<label>^</label>
			<op>
				<id>8</id>
				<op_kind>xor</op_kind>
				<in_widths>1 1</in_widths>
				<out_widths>1</out_widths>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1848000000</chain_time>
			<guard>true</guard>
		</op>
		<io_op>
			<id>9181</id>
			<source_loc>9175</source_loc>
			<order>4</order>
			<sig_name>o_result_m_req_active_s</sig_name>
			<label>o_result.m_req_active:o_result_m_req_active_s:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>9</id>
				<op_kind>output</op_kind>
				<object>o_result_m_req_active_s</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.2503000000</chain_time>
			<guard>true</guard>
		</io_op>
	</sched_ops>
	<cdfg>
		<path>bdr/post_sched.snapshot.bdr.2</path>
		<name>post_sched</name>
		<thread>gen_active_0</thread>
	</cdfg>
	<timing_paths>
		<thread>gen_active_0</thread>
		<timing_path>
			<name>gen_active_0_1</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_active_0</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>o_result_m_req_m_prev_trig_req</port_name>
				<state>9</state>
				<source_loc>9179</source_loc>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0708</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_result_m_req_active_s</port_name>
				<state>9</state>
				<source_loc>9181</source_loc>
			</path_node>
			<delay>0.2503</delay>
		</timing_path>
		<timing_path>
			<name>gen_active_0_2</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_active_0</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>o_result_m_req_m_trig_req</port_name>
				<state>9</state>
				<source_loc>9178</source_loc>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0708</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_result_m_req_active_s</port_name>
				<state>9</state>
				<source_loc>9181</source_loc>
			</path_node>
			<delay>0.2503</delay>
		</timing_path>
		<timing_path>
			<name>gen_active_0_3</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_active_0</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_result_m_req_m_prev_trig_req</port_name>
				<state>9</state>
				<source_loc>9179</source_loc>
			</path_node>
			<delay>0.0655</delay>
		</timing_path>
		<timing_path>
			<name>gen_active_0_4</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_active_0</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_result_m_req_m_trig_req</port_name>
				<state>9</state>
				<source_loc>9178</source_loc>
			</path_node>
			<delay>0.0655</delay>
		</timing_path>
	</timing_paths>
	<timing_paths>
		<thread>gen_active_0</thread>
		<timing_path>
			<name>gen_active_0_1</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_active_0</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>o_result_m_req_m_prev_trig_req</port_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.0708</delay>
				<instance_name>DC_Filter_Xor_1Ux1U_1U_1_1</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_result_m_req_active_s</port_name>
			</path_node>
			<delay>0.2503</delay>
		</timing_path>
		<timing_path>
			<name>gen_active_0_2</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_active_0</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>o_result_m_req_m_trig_req</port_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.0708</delay>
				<instance_name>DC_Filter_Xor_1Ux1U_1U_1_1</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_result_m_req_active_s</port_name>
			</path_node>
			<delay>0.2503</delay>
		</timing_path>
		<timing_path>
			<name>gen_active_0_3</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_active_0</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_result_m_req_m_prev_trig_req</port_name>
			</path_node>
			<delay>0.0655</delay>
		</timing_path>
		<timing_path>
			<name>gen_active_0_4</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_active_0</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_result_m_req_m_trig_req</port_name>
			</path_node>
			<delay>0.0655</delay>
		</timing_path>
	</timing_paths>
	<reg_ops>
		<thread>gen_active_0</thread>
	</reg_ops>
	<loop>
		<id>1</id>
		<thread>gen_active_0</thread>
		<source_path>/usr/cadtool/cadence/STRATUS/cur/tools.lnx86/stratus/systemc/2.3.1/include/sysc/kernel/sc_ver.h</source_path>
		<source_line>166</source_line>
		<source_loc>6360</source_loc>
		<loop>
			<id>126</id>
			<thread>gen_active_0</thread>
			<source_path>/usr/cadtool/cadence/STRATUS/cur/share/stratus/include/cynw_comm_util.h</source_path>
			<source_line>1328</source_line>
			<source_loc>18891</source_loc>
			<start_cycle>0</start_cycle>
			<max_path>1</max_path>
			<latency>1</latency>
		</loop>
	</loop>
	<loop>
		<id>1</id>
		<thread>gen_active_0</thread>
		<pre_loop_waits>2147483647</pre_loop_waits>
		<pipe_io_span>-2147483646</pipe_io_span>
		<loop>
			<id>126</id>
			<thread>gen_active_0</thread>
			<pre_loop_waits>2147483647</pre_loop_waits>
			<pipe_io_span>-2147483646</pipe_io_span>
			<cycle>
				<cycle_id>1</cycle_id>
				<cyn_protocol/>
				<source_loc>6428</source_loc>
				<start_cycle>0</start_cycle>
				<latency>1</latency>
			</cycle>
		</loop>
	</loop>
	<source_loc>
		<id>9184</id>
		<loc_kind>ARRAY</loc_kind>
		<sub_loc>12340,12340</sub_loc>
	</source_loc>
	<source_loc>
		<id>9185</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>13226</opcode>
		<sub_loc>12340,12340</sub_loc>
	</source_loc>
	<cdfg>
		<path>bdr/pre_sched.snapshot.bdr.3</path>
		<name>pre_sched</name>
		<thread>gen_vld_0</thread>
	</cdfg>
	<sched_ops_fu>
		<thread>gen_vld_0</thread>
		<value>4</value>
	</sched_ops_fu>
	<sched_ops_wire>
		<thread>gen_vld_0</thread>
		<value>3</value>
	</sched_ops_wire>
	<intrinsic_muxing>
		<thread>gen_vld_0</thread>
		<value>0</value>
	</intrinsic_muxing>
	<resource>
		<res_id>35</res_id>
		<opcode>36</opcode>
		<latency>0</latency>
		<delay>0.0696</delay>
		<module_name>DC_Filter_Or_1Ux1U_1U_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<label>|</label>
		<unit_area>1.3680</unit_area>
		<comb_area>1.3680</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<pm_ops>
		<thread>gen_vld_0</thread>
	</pm_ops>
	<sched_ops>
		<thread>gen_vld_0</thread>
		<io_op>
			<id>9188</id>
			<source_loc>12341</source_loc>
			<order>1</order>
			<sig_name>o_result_m_unacked_req</sig_name>
			<label>o_result.m_unacked_req:o_result_m_unacked_req:read</label>
			<datatype W="1">bool</datatype>
			<input_read/>
			<op>
				<id>12</id>
				<op_kind>input</op_kind>
				<object>o_result_m_unacked_req</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>9189</id>
			<source_loc>12342</source_loc>
			<order>2</order>
			<sig_name>o_result_m_req_active_s</sig_name>
			<label>m_req_active:o_result_m_req_active_s:read</label>
			<datatype W="1">bool</datatype>
			<input_read/>
			<op>
				<id>13</id>
				<op_kind>input</op_kind>
				<object>o_result_m_req_active_s</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1848000000</chain_time>
			<guard>true</guard>
		</io_op>
		<op>
			<id>9190</id>
			<source_loc>9138</source_loc>
			<order>3</order>
			<instance_name>DC_Filter_Or_1Ux1U_1U_4_2</instance_name>
			<opcode>71</opcode>
			<label>|</label>
			<op>
				<id>14</id>
				<op_kind>or</op_kind>
				<in_widths>1 1</in_widths>
				<out_widths>1</out_widths>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.2363000000</chain_time>
			<guard>true</guard>
		</op>
		<io_op>
			<id>9191</id>
			<source_loc>9185</source_loc>
			<order>4</order>
			<sig_name>o_result_vld</sig_name>
			<label>o_result.vld:o_result_vld:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>15</id>
				<op_kind>output</op_kind>
				<object>o_result_vld</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.3018000000</chain_time>
			<guard>true</guard>
		</io_op>
	</sched_ops>
	<cdfg>
		<path>bdr/post_sched.snapshot.bdr.3</path>
		<name>post_sched</name>
		<thread>gen_vld_0</thread>
	</cdfg>
	<timing_paths>
		<thread>gen_vld_0</thread>
		<timing_path>
			<name>gen_vld_0_1</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_vld_0</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>9.8152</delay>
				<port_name>o_result_m_req_active_s</port_name>
				<state>9</state>
				<source_loc>9189</source_loc>
			</path_node>
			<delay>9.8152</delay>
		</timing_path>
		<timing_path>
			<name>gen_vld_0_2</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_vld_0</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1848</delay>
				<port_name>o_result_m_req_active_s</port_name>
				<state>9</state>
				<source_loc>9189</source_loc>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0515</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_result_vld</port_name>
				<state>9</state>
				<source_loc>9191</source_loc>
			</path_node>
			<delay>0.3018</delay>
		</timing_path>
		<timing_path>
			<name>gen_vld_0_3</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_vld_0</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>o_result_m_unacked_req</port_name>
				<state>9</state>
				<source_loc>9188</source_loc>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0515</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_result_vld</port_name>
				<state>9</state>
				<source_loc>9191</source_loc>
			</path_node>
			<delay>0.2310</delay>
		</timing_path>
		<timing_path>
			<name>gen_vld_0_4</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_vld_0</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_result_m_unacked_req</port_name>
				<state>9</state>
				<source_loc>9188</source_loc>
			</path_node>
			<delay>0.0655</delay>
		</timing_path>
	</timing_paths>
	<timing_paths>
		<thread>gen_vld_0</thread>
		<timing_path>
			<name>gen_vld_0_1</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_vld_0</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>9.8152</delay>
				<port_name>o_result_m_req_active_s</port_name>
			</path_node>
			<delay>9.8152</delay>
		</timing_path>
		<timing_path>
			<name>gen_vld_0_2</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_vld_0</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1848</delay>
				<port_name>o_result_m_req_active_s</port_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.0696</delay>
				<instance_name>DC_Filter_Or_1Ux1U_1U_4_2</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_result_vld</port_name>
			</path_node>
			<delay>0.3199</delay>
		</timing_path>
		<timing_path>
			<name>gen_vld_0_3</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_vld_0</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>o_result_m_unacked_req</port_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.0696</delay>
				<instance_name>DC_Filter_Or_1Ux1U_1U_4_2</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_result_vld</port_name>
			</path_node>
			<delay>0.2491</delay>
		</timing_path>
		<timing_path>
			<name>gen_vld_0_4</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_vld_0</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_result_m_unacked_req</port_name>
			</path_node>
			<delay>0.0655</delay>
		</timing_path>
	</timing_paths>
	<reg_ops>
		<thread>gen_vld_0</thread>
	</reg_ops>
	<loop>
		<id>1</id>
		<thread>gen_vld_0</thread>
		<source_path>/usr/cadtool/cadence/STRATUS/cur/tools.lnx86/stratus/systemc/2.3.1/include/sysc/kernel/sc_ver.h</source_path>
		<source_line>166</source_line>
		<source_loc>6360</source_loc>
		<loop>
			<id>117</id>
			<thread>gen_vld_0</thread>
			<source_path>/usr/cadtool/cadence/STRATUS/cur/share/stratus/include/cynw_p2p.h</source_path>
			<source_line>5139</source_line>
			<source_loc>18887</source_loc>
			<start_cycle>0</start_cycle>
			<max_path>1</max_path>
			<latency>1</latency>
		</loop>
	</loop>
	<loop>
		<id>1</id>
		<thread>gen_vld_0</thread>
		<pre_loop_waits>2147483647</pre_loop_waits>
		<pipe_io_span>-2147483646</pipe_io_span>
		<loop>
			<id>117</id>
			<thread>gen_vld_0</thread>
			<pre_loop_waits>2147483647</pre_loop_waits>
			<pipe_io_span>-2147483646</pipe_io_span>
			<cycle>
				<cycle_id>1</cycle_id>
				<cyn_protocol/>
				<source_loc>6423</source_loc>
				<start_cycle>0</start_cycle>
				<latency>1</latency>
			</cycle>
		</loop>
	</loop>
	<source_loc>
		<id>9197</id>
		<loc_kind>ARRAY</loc_kind>
		<sub_loc>11719,11719</sub_loc>
	</source_loc>
	<source_loc>
		<id>9198</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>13295</opcode>
		<sub_loc>11719,11719</sub_loc>
	</source_loc>
	<cdfg>
		<path>bdr/pre_sched.snapshot.bdr.4</path>
		<name>pre_sched</name>
		<thread>gen_next_trig_reg_0</thread>
	</cdfg>
	<sched_ops_fu>
		<thread>gen_next_trig_reg_0</thread>
		<value>3</value>
	</sched_ops_fu>
	<sched_ops_wire>
		<thread>gen_next_trig_reg_0</thread>
		<value>2</value>
	</sched_ops_wire>
	<intrinsic_muxing>
		<thread>gen_next_trig_reg_0</thread>
		<value>0</value>
	</intrinsic_muxing>
	<pm_ops>
		<thread>gen_next_trig_reg_0</thread>
	</pm_ops>
	<sched_ops>
		<thread>gen_next_trig_reg_0</thread>
		<io_op>
			<id>9200</id>
			<source_loc>11720</source_loc>
			<order>1</order>
			<sig_name>o_result_m_req_m_trig_req</sig_name>
			<label>m_trig_req:o_result_m_req_m_trig_req:read</label>
			<datatype W="1">bool</datatype>
			<input_read/>
			<op>
				<id>18</id>
				<op_kind>input</op_kind>
				<object>o_result_m_req_m_trig_req</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</io_op>
		<op>
			<id>9201</id>
			<source_loc>9141</source_loc>
			<order>2</order>
			<instance_name>DC_Filter_Not_1U_1U_1_3</instance_name>
			<opcode>73</opcode>
			<label>!</label>
			<op>
				<id>19</id>
				<op_kind>not</op_kind>
				<in_widths>1</in_widths>
				<out_widths>1</out_widths>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1334000000</chain_time>
			<guard>true</guard>
		</op>
		<io_op>
			<id>9202</id>
			<source_loc>9198</source_loc>
			<order>3</order>
			<sig_name>o_result_m_req_m_next_trig_req</sig_name>
			<label>o_result.m_req.m_next_trig_req:o_result_m_req_m_next_trig_req:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>20</id>
				<op_kind>output</op_kind>
				<object>o_result_m_req_m_next_trig_req</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1989000000</chain_time>
			<guard>true</guard>
		</io_op>
	</sched_ops>
	<cdfg>
		<path>bdr/post_sched.snapshot.bdr.4</path>
		<name>post_sched</name>
		<thread>gen_next_trig_reg_0</thread>
	</cdfg>
	<timing_paths>
		<thread>gen_next_trig_reg_0</thread>
		<timing_path>
			<name>gen_next_trig_reg_0_1</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_next_trig_reg_0</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>o_result_m_req_m_trig_req</port_name>
				<state>8</state>
				<source_loc>9200</source_loc>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0194</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_result_m_req_m_next_trig_req</port_name>
				<state>8</state>
				<source_loc>9202</source_loc>
			</path_node>
			<delay>0.1989</delay>
		</timing_path>
		<timing_path>
			<name>gen_next_trig_reg_0_2</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_next_trig_reg_0</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_result_m_req_m_trig_req</port_name>
				<state>8</state>
				<source_loc>9200</source_loc>
			</path_node>
			<delay>0.0655</delay>
		</timing_path>
	</timing_paths>
	<timing_paths>
		<thread>gen_next_trig_reg_0</thread>
		<timing_path>
			<name>gen_next_trig_reg_0_1</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_next_trig_reg_0</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>o_result_m_req_m_trig_req</port_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.0194</delay>
				<instance_name>DC_Filter_Not_1U_1U_1_3</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_result_m_req_m_next_trig_req</port_name>
			</path_node>
			<delay>0.1989</delay>
		</timing_path>
		<timing_path>
			<name>gen_next_trig_reg_0_2</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_next_trig_reg_0</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_result_m_req_m_trig_req</port_name>
			</path_node>
			<delay>0.0655</delay>
		</timing_path>
	</timing_paths>
	<reg_ops>
		<thread>gen_next_trig_reg_0</thread>
	</reg_ops>
	<loop>
		<id>1</id>
		<thread>gen_next_trig_reg_0</thread>
		<source_path>/usr/cadtool/cadence/STRATUS/cur/tools.lnx86/stratus/systemc/2.3.1/include/sysc/kernel/sc_ver.h</source_path>
		<source_line>166</source_line>
		<source_loc>6360</source_loc>
		<loop>
			<id>134</id>
			<thread>gen_next_trig_reg_0</thread>
			<source_path>/usr/cadtool/cadence/STRATUS/cur/share/stratus/include/cynw_comm_util.h</source_path>
			<source_line>1365</source_line>
			<source_loc>18894</source_loc>
			<start_cycle>0</start_cycle>
			<max_path>1</max_path>
			<latency>1</latency>
		</loop>
	</loop>
	<loop>
		<id>1</id>
		<thread>gen_next_trig_reg_0</thread>
		<pre_loop_waits>2147483647</pre_loop_waits>
		<pipe_io_span>-2147483646</pipe_io_span>
		<loop>
			<id>134</id>
			<thread>gen_next_trig_reg_0</thread>
			<pre_loop_waits>2147483647</pre_loop_waits>
			<pipe_io_span>-2147483646</pipe_io_span>
			<cycle>
				<cycle_id>1</cycle_id>
				<cyn_protocol/>
				<source_loc>6431</source_loc>
				<start_cycle>0</start_cycle>
				<latency>1</latency>
			</cycle>
		</loop>
	</loop>
	<source_loc>
		<id>9205</id>
		<loc_kind>ARRAY</loc_kind>
		<sub_loc>8920,8920</sub_loc>
	</source_loc>
	<source_loc>
		<id>9206</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>13399</opcode>
		<sub_loc>8920,8920</sub_loc>
	</source_loc>
	<cdfg>
		<path>bdr/pre_sched.snapshot.bdr.5</path>
		<name>pre_sched</name>
		<thread>gen_active_1</thread>
	</cdfg>
	<sched_ops_fu>
		<thread>gen_active_1</thread>
		<value>4</value>
	</sched_ops_fu>
	<sched_ops_wire>
		<thread>gen_active_1</thread>
		<value>3</value>
	</sched_ops_wire>
	<intrinsic_muxing>
		<thread>gen_active_1</thread>
		<value>0</value>
	</intrinsic_muxing>
	<pm_ops>
		<thread>gen_active_1</thread>
	</pm_ops>
	<sched_ops>
		<thread>gen_active_1</thread>
		<io_op>
			<id>9209</id>
			<source_loc>8926</source_loc>
			<order>1</order>
			<sig_name>o_rgb_inside_m_req_m_trig_req</sig_name>
			<label>m_trig_req:o_rgb_inside_m_req_m_trig_req:read</label>
			<datatype W="1">bool</datatype>
			<input_read/>
			<op>
				<id>22</id>
				<op_kind>input</op_kind>
				<object>o_rgb_inside_m_req_m_trig_req</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>9210</id>
			<source_loc>8927</source_loc>
			<order>2</order>
			<sig_name>o_rgb_inside_m_req_m_prev_trig_req</sig_name>
			<label>m_prev_trig_req:o_rgb_inside_m_req_m_prev_trig_req:read</label>
			<datatype W="1">bool</datatype>
			<input_read/>
			<op>
				<id>23</id>
				<op_kind>input</op_kind>
				<object>o_rgb_inside_m_req_m_prev_trig_req</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</io_op>
		<op>
			<id>9211</id>
			<source_loc>9148</source_loc>
			<order>3</order>
			<instance_name>DC_Filter_Xor_1Ux1U_1U_1_4</instance_name>
			<opcode>72</opcode>
			<label>^</label>
			<op>
				<id>24</id>
				<op_kind>xor</op_kind>
				<in_widths>1 1</in_widths>
				<out_widths>1</out_widths>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1848000000</chain_time>
			<guard>true</guard>
		</op>
		<io_op>
			<id>9212</id>
			<source_loc>9206</source_loc>
			<order>4</order>
			<sig_name>o_rgb_inside_m_req_active_s</sig_name>
			<label>o_rgb_inside.m_req_active:o_rgb_inside_m_req_active_s:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>25</id>
				<op_kind>output</op_kind>
				<object>o_rgb_inside_m_req_active_s</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.2503000000</chain_time>
			<guard>true</guard>
		</io_op>
	</sched_ops>
	<cdfg>
		<path>bdr/post_sched.snapshot.bdr.5</path>
		<name>post_sched</name>
		<thread>gen_active_1</thread>
	</cdfg>
	<timing_paths>
		<thread>gen_active_1</thread>
		<timing_path>
			<name>gen_active_1_1</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_active_1</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>o_rgb_inside_m_req_m_prev_trig_req</port_name>
				<state>9</state>
				<source_loc>9210</source_loc>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0708</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_rgb_inside_m_req_active_s</port_name>
				<state>9</state>
				<source_loc>9212</source_loc>
			</path_node>
			<delay>0.2503</delay>
		</timing_path>
		<timing_path>
			<name>gen_active_1_2</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_active_1</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>o_rgb_inside_m_req_m_trig_req</port_name>
				<state>9</state>
				<source_loc>9209</source_loc>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0708</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_rgb_inside_m_req_active_s</port_name>
				<state>9</state>
				<source_loc>9212</source_loc>
			</path_node>
			<delay>0.2503</delay>
		</timing_path>
		<timing_path>
			<name>gen_active_1_3</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_active_1</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_rgb_inside_m_req_m_prev_trig_req</port_name>
				<state>9</state>
				<source_loc>9210</source_loc>
			</path_node>
			<delay>0.0655</delay>
		</timing_path>
		<timing_path>
			<name>gen_active_1_4</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_active_1</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_rgb_inside_m_req_m_trig_req</port_name>
				<state>9</state>
				<source_loc>9209</source_loc>
			</path_node>
			<delay>0.0655</delay>
		</timing_path>
	</timing_paths>
	<timing_paths>
		<thread>gen_active_1</thread>
		<timing_path>
			<name>gen_active_1_1</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_active_1</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>o_rgb_inside_m_req_m_prev_trig_req</port_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.0708</delay>
				<instance_name>DC_Filter_Xor_1Ux1U_1U_1_4</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_rgb_inside_m_req_active_s</port_name>
			</path_node>
			<delay>0.2503</delay>
		</timing_path>
		<timing_path>
			<name>gen_active_1_2</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_active_1</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>o_rgb_inside_m_req_m_trig_req</port_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.0708</delay>
				<instance_name>DC_Filter_Xor_1Ux1U_1U_1_4</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_rgb_inside_m_req_active_s</port_name>
			</path_node>
			<delay>0.2503</delay>
		</timing_path>
		<timing_path>
			<name>gen_active_1_3</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_active_1</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_rgb_inside_m_req_m_prev_trig_req</port_name>
			</path_node>
			<delay>0.0655</delay>
		</timing_path>
		<timing_path>
			<name>gen_active_1_4</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_active_1</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_rgb_inside_m_req_m_trig_req</port_name>
			</path_node>
			<delay>0.0655</delay>
		</timing_path>
	</timing_paths>
	<reg_ops>
		<thread>gen_active_1</thread>
	</reg_ops>
	<loop>
		<id>1</id>
		<thread>gen_active_1</thread>
		<source_path>/usr/cadtool/cadence/STRATUS/cur/tools.lnx86/stratus/systemc/2.3.1/include/sysc/kernel/sc_ver.h</source_path>
		<source_line>166</source_line>
		<source_loc>6360</source_loc>
		<loop>
			<id>165</id>
			<thread>gen_active_1</thread>
			<source_path>/usr/cadtool/cadence/STRATUS/cur/share/stratus/include/cynw_comm_util.h</source_path>
			<source_line>1328</source_line>
			<source_loc>18906</source_loc>
			<start_cycle>0</start_cycle>
			<max_path>1</max_path>
			<latency>1</latency>
		</loop>
	</loop>
	<loop>
		<id>1</id>
		<thread>gen_active_1</thread>
		<pre_loop_waits>2147483647</pre_loop_waits>
		<pipe_io_span>-2147483646</pipe_io_span>
		<loop>
			<id>165</id>
			<thread>gen_active_1</thread>
			<pre_loop_waits>2147483647</pre_loop_waits>
			<pipe_io_span>-2147483646</pipe_io_span>
			<cycle>
				<cycle_id>1</cycle_id>
				<cyn_protocol/>
				<source_loc>6444</source_loc>
				<start_cycle>0</start_cycle>
				<latency>1</latency>
			</cycle>
		</loop>
	</loop>
	<source_loc>
		<id>9215</id>
		<loc_kind>ARRAY</loc_kind>
		<sub_loc>9572,9572</sub_loc>
	</source_loc>
	<source_loc>
		<id>9216</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>13220</opcode>
		<sub_loc>9572,9572</sub_loc>
	</source_loc>
	<cdfg>
		<path>bdr/pre_sched.snapshot.bdr.6</path>
		<name>pre_sched</name>
		<thread>gen_vld_1</thread>
	</cdfg>
	<sched_ops_fu>
		<thread>gen_vld_1</thread>
		<value>4</value>
	</sched_ops_fu>
	<sched_ops_wire>
		<thread>gen_vld_1</thread>
		<value>3</value>
	</sched_ops_wire>
	<intrinsic_muxing>
		<thread>gen_vld_1</thread>
		<value>0</value>
	</intrinsic_muxing>
	<pm_ops>
		<thread>gen_vld_1</thread>
	</pm_ops>
	<sched_ops>
		<thread>gen_vld_1</thread>
		<io_op>
			<id>9219</id>
			<source_loc>9573</source_loc>
			<order>1</order>
			<sig_name>o_rgb_inside_m_unacked_req</sig_name>
			<label>o_rgb_inside.m_unacked_req:o_rgb_inside_m_unacked_req:read</label>
			<datatype W="1">bool</datatype>
			<input_read/>
			<op>
				<id>28</id>
				<op_kind>input</op_kind>
				<object>o_rgb_inside_m_unacked_req</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>9220</id>
			<source_loc>9574</source_loc>
			<order>2</order>
			<sig_name>o_rgb_inside_m_req_active_s</sig_name>
			<label>m_req_active:o_rgb_inside_m_req_active_s:read</label>
			<datatype W="1">bool</datatype>
			<input_read/>
			<op>
				<id>29</id>
				<op_kind>input</op_kind>
				<object>o_rgb_inside_m_req_active_s</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1848000000</chain_time>
			<guard>true</guard>
		</io_op>
		<op>
			<id>9221</id>
			<source_loc>9146</source_loc>
			<order>3</order>
			<instance_name>DC_Filter_Or_1Ux1U_1U_4_5</instance_name>
			<opcode>71</opcode>
			<label>|</label>
			<op>
				<id>30</id>
				<op_kind>or</op_kind>
				<in_widths>1 1</in_widths>
				<out_widths>1</out_widths>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.2363000000</chain_time>
			<guard>true</guard>
		</op>
		<io_op>
			<id>9222</id>
			<source_loc>9216</source_loc>
			<order>4</order>
			<sig_name>o_rgb_inside_vld</sig_name>
			<label>o_rgb_inside.vld:o_rgb_inside_vld:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>31</id>
				<op_kind>output</op_kind>
				<object>o_rgb_inside_vld</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.3018000000</chain_time>
			<guard>true</guard>
		</io_op>
	</sched_ops>
	<cdfg>
		<path>bdr/post_sched.snapshot.bdr.6</path>
		<name>post_sched</name>
		<thread>gen_vld_1</thread>
	</cdfg>
	<timing_paths>
		<thread>gen_vld_1</thread>
		<timing_path>
			<name>gen_vld_1_1</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_vld_1</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>9.8152</delay>
				<port_name>o_rgb_inside_m_req_active_s</port_name>
				<state>9</state>
				<source_loc>9220</source_loc>
			</path_node>
			<delay>9.8152</delay>
		</timing_path>
		<timing_path>
			<name>gen_vld_1_2</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_vld_1</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1848</delay>
				<port_name>o_rgb_inside_m_req_active_s</port_name>
				<state>9</state>
				<source_loc>9220</source_loc>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0515</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_rgb_inside_vld</port_name>
				<state>9</state>
				<source_loc>9222</source_loc>
			</path_node>
			<delay>0.3018</delay>
		</timing_path>
		<timing_path>
			<name>gen_vld_1_3</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_vld_1</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>o_rgb_inside_m_unacked_req</port_name>
				<state>9</state>
				<source_loc>9219</source_loc>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0515</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_rgb_inside_vld</port_name>
				<state>9</state>
				<source_loc>9222</source_loc>
			</path_node>
			<delay>0.2310</delay>
		</timing_path>
		<timing_path>
			<name>gen_vld_1_4</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_vld_1</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_rgb_inside_m_unacked_req</port_name>
				<state>9</state>
				<source_loc>9219</source_loc>
			</path_node>
			<delay>0.0655</delay>
		</timing_path>
	</timing_paths>
	<timing_paths>
		<thread>gen_vld_1</thread>
		<timing_path>
			<name>gen_vld_1_1</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_vld_1</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>9.8152</delay>
				<port_name>o_rgb_inside_m_req_active_s</port_name>
			</path_node>
			<delay>9.8152</delay>
		</timing_path>
		<timing_path>
			<name>gen_vld_1_2</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_vld_1</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1848</delay>
				<port_name>o_rgb_inside_m_req_active_s</port_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.0696</delay>
				<instance_name>DC_Filter_Or_1Ux1U_1U_4_5</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_rgb_inside_vld</port_name>
			</path_node>
			<delay>0.3199</delay>
		</timing_path>
		<timing_path>
			<name>gen_vld_1_3</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_vld_1</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>o_rgb_inside_m_unacked_req</port_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.0696</delay>
				<instance_name>DC_Filter_Or_1Ux1U_1U_4_5</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_rgb_inside_vld</port_name>
			</path_node>
			<delay>0.2491</delay>
		</timing_path>
		<timing_path>
			<name>gen_vld_1_4</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_vld_1</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_rgb_inside_m_unacked_req</port_name>
			</path_node>
			<delay>0.0655</delay>
		</timing_path>
	</timing_paths>
	<reg_ops>
		<thread>gen_vld_1</thread>
	</reg_ops>
	<loop>
		<id>1</id>
		<thread>gen_vld_1</thread>
		<source_path>/usr/cadtool/cadence/STRATUS/cur/tools.lnx86/stratus/systemc/2.3.1/include/sysc/kernel/sc_ver.h</source_path>
		<source_line>166</source_line>
		<source_loc>6360</source_loc>
		<loop>
			<id>156</id>
			<thread>gen_vld_1</thread>
			<source_path>/usr/cadtool/cadence/STRATUS/cur/share/stratus/include/cynw_p2p.h</source_path>
			<source_line>5139</source_line>
			<source_loc>18902</source_loc>
			<start_cycle>0</start_cycle>
			<max_path>1</max_path>
			<latency>1</latency>
		</loop>
	</loop>
	<loop>
		<id>1</id>
		<thread>gen_vld_1</thread>
		<pre_loop_waits>2147483647</pre_loop_waits>
		<pipe_io_span>-2147483646</pipe_io_span>
		<loop>
			<id>156</id>
			<thread>gen_vld_1</thread>
			<pre_loop_waits>2147483647</pre_loop_waits>
			<pipe_io_span>-2147483646</pipe_io_span>
			<cycle>
				<cycle_id>1</cycle_id>
				<cyn_protocol/>
				<source_loc>6439</source_loc>
				<start_cycle>0</start_cycle>
				<latency>1</latency>
			</cycle>
		</loop>
	</loop>
	<source_loc>
		<id>9228</id>
		<loc_kind>ARRAY</loc_kind>
		<sub_loc>8278,8278</sub_loc>
	</source_loc>
	<source_loc>
		<id>9229</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>13334</opcode>
		<sub_loc>8278,8278</sub_loc>
	</source_loc>
	<cdfg>
		<path>bdr/pre_sched.snapshot.bdr.7</path>
		<name>pre_sched</name>
		<thread>gen_next_trig_reg_1</thread>
	</cdfg>
	<sched_ops_fu>
		<thread>gen_next_trig_reg_1</thread>
		<value>3</value>
	</sched_ops_fu>
	<sched_ops_wire>
		<thread>gen_next_trig_reg_1</thread>
		<value>2</value>
	</sched_ops_wire>
	<intrinsic_muxing>
		<thread>gen_next_trig_reg_1</thread>
		<value>0</value>
	</intrinsic_muxing>
	<pm_ops>
		<thread>gen_next_trig_reg_1</thread>
	</pm_ops>
	<sched_ops>
		<thread>gen_next_trig_reg_1</thread>
		<io_op>
			<id>9231</id>
			<source_loc>8279</source_loc>
			<order>1</order>
			<sig_name>o_rgb_inside_m_req_m_trig_req</sig_name>
			<label>m_trig_req:o_rgb_inside_m_req_m_trig_req:read</label>
			<datatype W="1">bool</datatype>
			<input_read/>
			<op>
				<id>34</id>
				<op_kind>input</op_kind>
				<object>o_rgb_inside_m_req_m_trig_req</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</io_op>
		<op>
			<id>9232</id>
			<source_loc>9149</source_loc>
			<order>2</order>
			<instance_name>DC_Filter_Not_1U_1U_1_6</instance_name>
			<opcode>73</opcode>
			<label>!</label>
			<op>
				<id>35</id>
				<op_kind>not</op_kind>
				<in_widths>1</in_widths>
				<out_widths>1</out_widths>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1334000000</chain_time>
			<guard>true</guard>
		</op>
		<io_op>
			<id>9233</id>
			<source_loc>9229</source_loc>
			<order>3</order>
			<sig_name>o_rgb_inside_m_req_m_next_trig_req</sig_name>
			<label>o_rgb_inside.m_req.m_next_trig_req:o_rgb_inside_m_req_m_next_trig_req:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>36</id>
				<op_kind>output</op_kind>
				<object>o_rgb_inside_m_req_m_next_trig_req</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1989000000</chain_time>
			<guard>true</guard>
		</io_op>
	</sched_ops>
	<cdfg>
		<path>bdr/post_sched.snapshot.bdr.7</path>
		<name>post_sched</name>
		<thread>gen_next_trig_reg_1</thread>
	</cdfg>
	<timing_paths>
		<thread>gen_next_trig_reg_1</thread>
		<timing_path>
			<name>gen_next_trig_reg_1_1</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_next_trig_reg_1</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>o_rgb_inside_m_req_m_trig_req</port_name>
				<state>8</state>
				<source_loc>9231</source_loc>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0194</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_rgb_inside_m_req_m_next_trig_req</port_name>
				<state>8</state>
				<source_loc>9233</source_loc>
			</path_node>
			<delay>0.1989</delay>
		</timing_path>
		<timing_path>
			<name>gen_next_trig_reg_1_2</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_next_trig_reg_1</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_rgb_inside_m_req_m_trig_req</port_name>
				<state>8</state>
				<source_loc>9231</source_loc>
			</path_node>
			<delay>0.0655</delay>
		</timing_path>
	</timing_paths>
	<timing_paths>
		<thread>gen_next_trig_reg_1</thread>
		<timing_path>
			<name>gen_next_trig_reg_1_1</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_next_trig_reg_1</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>o_rgb_inside_m_req_m_trig_req</port_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.0194</delay>
				<instance_name>DC_Filter_Not_1U_1U_1_6</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_rgb_inside_m_req_m_next_trig_req</port_name>
			</path_node>
			<delay>0.1989</delay>
		</timing_path>
		<timing_path>
			<name>gen_next_trig_reg_1_2</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_next_trig_reg_1</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_rgb_inside_m_req_m_trig_req</port_name>
			</path_node>
			<delay>0.0655</delay>
		</timing_path>
	</timing_paths>
	<reg_ops>
		<thread>gen_next_trig_reg_1</thread>
	</reg_ops>
	<loop>
		<id>1</id>
		<thread>gen_next_trig_reg_1</thread>
		<source_path>/usr/cadtool/cadence/STRATUS/cur/tools.lnx86/stratus/systemc/2.3.1/include/sysc/kernel/sc_ver.h</source_path>
		<source_line>166</source_line>
		<source_loc>6360</source_loc>
		<loop>
			<id>173</id>
			<thread>gen_next_trig_reg_1</thread>
			<source_path>/usr/cadtool/cadence/STRATUS/cur/share/stratus/include/cynw_comm_util.h</source_path>
			<source_line>1365</source_line>
			<source_loc>18909</source_loc>
			<start_cycle>0</start_cycle>
			<max_path>1</max_path>
			<latency>1</latency>
		</loop>
	</loop>
	<loop>
		<id>1</id>
		<thread>gen_next_trig_reg_1</thread>
		<pre_loop_waits>2147483647</pre_loop_waits>
		<pipe_io_span>-2147483646</pipe_io_span>
		<loop>
			<id>173</id>
			<thread>gen_next_trig_reg_1</thread>
			<pre_loop_waits>2147483647</pre_loop_waits>
			<pipe_io_span>-2147483646</pipe_io_span>
			<cycle>
				<cycle_id>1</cycle_id>
				<cyn_protocol/>
				<source_loc>6447</source_loc>
				<start_cycle>0</start_cycle>
				<latency>1</latency>
			</cycle>
		</loop>
	</loop>
	<source_loc>
		<id>9236</id>
		<loc_kind>ARRAY</loc_kind>
		<sub_loc>13388,13388</sub_loc>
	</source_loc>
	<source_loc>
		<id>9237</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>13337</opcode>
		<sub_loc>13388,13388</sub_loc>
	</source_loc>
	<source_loc>
		<id>9239</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>19594</sub_loc>
	</source_loc>
	<source_loc>
		<id>9238</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>19594</sub_loc>
	</source_loc>
	<source_loc>
		<id>9241</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>13388</sub_loc>
	</source_loc>
	<cdfg>
		<path>bdr/pre_sched.snapshot.bdr.8</path>
		<name>pre_sched</name>
		<thread>gen_unvalidated_req_0</thread>
	</cdfg>
	<sched_ops_fu>
		<thread>gen_unvalidated_req_0</thread>
		<value>7</value>
	</sched_ops_fu>
	<sched_ops_wire>
		<thread>gen_unvalidated_req_0</thread>
		<value>6</value>
	</sched_ops_wire>
	<intrinsic_muxing>
		<thread>gen_unvalidated_req_0</thread>
		<value>11</value>
	</intrinsic_muxing>
	<resource>
		<res_id>33</res_id>
		<opcode>34</opcode>
		<latency>0</latency>
		<delay>0.0900</delay>
		<module_name>DC_Filter_N_Muxb_1_2_4_4</module_name>
		<resource_kind>MUX</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<label>MUX(2)</label>
		<unit_area>2.3940</unit_area>
		<comb_area>2.3940</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<pm_ops>
		<thread>gen_unvalidated_req_0</thread>
		<op>
			<id>9251</id>
			<opcode>34</opcode>
			<source_loc>20209</source_loc>
			<port>
				<name>in3</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>in2</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>ctrl1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">bool</datatype>
			</port>
		</op>
	</pm_ops>
	<sched_ops>
		<thread>gen_unvalidated_req_0</thread>
		<io_op>
			<id>9244</id>
			<source_loc>13360</source_loc>
			<order>1</order>
			<sig_name>i_rgb_m_unvalidated_req</sig_name>
			<label>i_rgb.m_unvalidated_req:i_rgb_m_unvalidated_req:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>38</id>
				<op_kind>output</op_kind>
				<object>i_rgb_m_unvalidated_req</object>
			</op>
			<cycle_id>2</cycle_id>
			<chain_time>0.0755000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>9245</id>
			<source_loc>19594</source_loc>
			<order>2</order>
			<sig_name>i_rgb_m_unvalidated_req</sig_name>
			<label>m_unvalidated_req:i_rgb_m_unvalidated_req:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>39</id>
				<op_kind>output</op_kind>
				<object>i_rgb_m_unvalidated_req</object>
			</op>
			<cycle_id>2</cycle_id>
			<cycle_id>1</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>9246</id>
			<source_loc>9241</source_loc>
			<order>3</order>
			<sig_name>gen_unvalidated_req_0_i_rgb_m_unvalidated_req_next</sig_name>
			<label>i_rgb.m_unvalidated_req:gen_unvalidated_req_0_i_rgb_m_unvalidated_req_next:write</label>
			<datatype W="1">bool</datatype>
			<op>
				<id>40</id>
				<op_kind>output</op_kind>
				<object>gen_unvalidated_req_0_i_rgb_m_unvalidated_req_next</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.2280000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>9247</id>
			<source_loc>13374</source_loc>
			<order>4</order>
			<sig_name>i_rgb_m_busy_req_0</sig_name>
			<label>i_rgb.m_busy_req_0:i_rgb_m_busy_req_0:read</label>
			<datatype W="1">bool</datatype>
			<input_read/>
			<op>
				<id>41</id>
				<op_kind>input</op_kind>
				<object>i_rgb_m_busy_req_0</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>9248</id>
			<source_loc>13385</source_loc>
			<order>5</order>
			<sig_name>i_rgb_vld</sig_name>
			<label>i_rgb.vld:i_rgb_vld:read</label>
			<datatype W="1">bool</datatype>
			<input_read/>
			<op>
				<id>42</id>
				<op_kind>input</op_kind>
				<object>i_rgb_vld</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</io_op>
		<op>
			<id>9249</id>
			<source_loc>9135</source_loc>
			<order>6</order>
			<instance_name>DC_Filter_N_Muxb_1_2_4_4_7</instance_name>
			<opcode>34</opcode>
			<label>MUX(2)</label>
			<op>
				<id>43</id>
				<op_kind>mux</op_kind>
				<in_widths>1 1 1</in_widths>
				<out_widths>1</out_widths>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.2040000000</chain_time>
			<guard>true</guard>
		</op>
		<io_op>
			<id>9250</id>
			<source_loc>9237</source_loc>
			<order>7</order>
			<sig_name>i_rgb_m_unvalidated_req</sig_name>
			<label>m_unvalidated_req:i_rgb_m_unvalidated_req:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>44</id>
				<op_kind>output</op_kind>
				<object>i_rgb_m_unvalidated_req</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.2695000000</chain_time>
			<guard>true</guard>
		</io_op>
	</sched_ops>
	<cdfg>
		<path>bdr/post_sched.snapshot.bdr.8</path>
		<name>post_sched</name>
		<thread>gen_unvalidated_req_0</thread>
	</cdfg>
	<timing_paths>
		<thread>gen_unvalidated_req_0</thread>
		<timing_path>
			<name>gen_unvalidated_req_0_1</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_unvalidated_req_0</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>9.8860</delay>
				<port_name>i_rgb_vld</port_name>
				<state>18</state>
				<source_loc>9248</source_loc>
			</path_node>
			<delay>9.8860</delay>
		</timing_path>
		<timing_path>
			<name>gen_unvalidated_req_0_2</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_unvalidated_req_0</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>i_rgb_m_busy_req_0</port_name>
				<state>18</state>
				<source_loc>9247</source_loc>
			</path_node>
			<delay>0.0655</delay>
		</timing_path>
		<timing_path>
			<name>gen_unvalidated_req_0_3</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_unvalidated_req_0</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>i_rgb_m_unvalidated_req</port_name>
				<state>15</state>
				<source_loc>13388</source_loc>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
		<timing_path>
			<name>gen_unvalidated_req_0_4</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_unvalidated_req_0</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>i_rgb_m_unvalidated_req</port_name>
				<state>18</state>
				<source_loc>9250</source_loc>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
		<timing_path>
			<name>gen_unvalidated_req_0_5</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_unvalidated_req_0</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>i_rgb_m_unvalidated_req</port_name>
				<state>14</state>
				<source_loc>9240</source_loc>
			</path_node>
			<delay>0.0655</delay>
		</timing_path>
		<timing_path>
			<name>gen_unvalidated_req_0_6</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_unvalidated_req_0</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>i_rgb_m_unvalidated_req</port_name>
				<state>12</state>
				<source_loc>9244</source_loc>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
	</timing_paths>
	<timing_paths>
		<thread>gen_unvalidated_req_0</thread>
		<timing_path>
			<name>gen_unvalidated_req_0_1</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_unvalidated_req_0</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>9.8860</delay>
				<port_name>i_rgb_vld</port_name>
			</path_node>
			<delay>9.8860</delay>
		</timing_path>
		<timing_path>
			<name>gen_unvalidated_req_0_2</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_unvalidated_req_0</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>i_rgb_m_busy_req_0</port_name>
			</path_node>
			<delay>0.0655</delay>
		</timing_path>
		<timing_path>
			<name>gen_unvalidated_req_0_3</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_unvalidated_req_0</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>i_rgb_m_unvalidated_req</port_name>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
		<timing_path>
			<name>gen_unvalidated_req_0_4</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_unvalidated_req_0</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>i_rgb_m_unvalidated_req</port_name>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
		<timing_path>
			<name>gen_unvalidated_req_0_5</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_unvalidated_req_0</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>i_rgb_m_unvalidated_req</port_name>
			</path_node>
			<delay>0.0655</delay>
		</timing_path>
		<timing_path>
			<name>gen_unvalidated_req_0_6</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_unvalidated_req_0</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>i_rgb_m_unvalidated_req</port_name>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
	</timing_paths>
	<reg_ops>
		<thread>gen_unvalidated_req_0</thread>
		<reg_op>
			<id>9258</id>
			<source_loc>9244</source_loc>
			<name>i_rgb_m_unvalidated_req</name>
			<datatype W="1">bool</datatype>
			<livein>1</livein>
			<liveout>1</liveout>
			<reg_deffed/>
			<instance_name>i_rgb_m_unvalidated_req</instance_name>
			<op>
				<id>38</id>
				<op_kind>reg</op_kind>
				<object>i_rgb_m_unvalidated_req</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
		<reg_op>
			<id>9259</id>
			<source_loc>9250</source_loc>
			<name>i_rgb_m_unvalidated_req</name>
			<datatype W="1">bool</datatype>
			<livein>1</livein>
			<liveout>1</liveout>
			<reg_deffed>1</reg_deffed>
			<instance_name>i_rgb_m_unvalidated_req</instance_name>
			<op>
				<id>44</id>
				<op_kind>reg</op_kind>
				<object>i_rgb_m_unvalidated_req</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
	</reg_ops>
	<loop>
		<id>1</id>
		<thread>gen_unvalidated_req_0</thread>
		<source_path>/usr/cadtool/cadence/STRATUS/cur/tools.lnx86/stratus/systemc/2.3.1/include/sysc/kernel/sc_ver.h</source_path>
		<source_line>166</source_line>
		<source_loc>6360</source_loc>
		<loop>
			<id>101</id>
			<thread>gen_unvalidated_req_0</thread>
			<source_path>/usr/cadtool/cadence/STRATUS/cur/share/stratus/include/cynw_p2p.h</source_path>
			<source_line>1807</source_line>
			<source_loc>18881</source_loc>
			<start_cycle>0</start_cycle>
			<max_path>1</max_path>
			<latency>1</latency>
		</loop>
	</loop>
	<loop>
		<id>1</id>
		<thread>gen_unvalidated_req_0</thread>
		<pre_loop_waits>2147483647</pre_loop_waits>
		<pipe_io_span>-2147483646</pipe_io_span>
		<loop>
			<id>101</id>
			<thread>gen_unvalidated_req_0</thread>
			<pre_loop_waits>2147483647</pre_loop_waits>
			<pipe_io_span>-2147483646</pipe_io_span>
			<cycle>
				<cycle_id>1</cycle_id>
				<cyn_protocol/>
				<source_loc>6417</source_loc>
				<start_cycle>0</start_cycle>
				<latency>1</latency>
			</cycle>
		</loop>
	</loop>
	<source_loc>
		<id>9261</id>
		<loc_kind>ARRAY</loc_kind>
		<sub_loc>12877,12877</sub_loc>
	</source_loc>
	<source_loc>
		<id>9262</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>13316</opcode>
		<sub_loc>12877,12877</sub_loc>
	</source_loc>
	<cdfg>
		<path>bdr/pre_sched.snapshot.bdr.9</path>
		<name>pre_sched</name>
		<thread>gen_do_stall_reg_full_0</thread>
	</cdfg>
	<sched_ops_fu>
		<thread>gen_do_stall_reg_full_0</thread>
		<value>5</value>
	</sched_ops_fu>
	<sched_ops_wire>
		<thread>gen_do_stall_reg_full_0</thread>
		<value>4</value>
	</sched_ops_wire>
	<intrinsic_muxing>
		<thread>gen_do_stall_reg_full_0</thread>
		<value>0</value>
	</intrinsic_muxing>
	<resource>
		<res_id>34</res_id>
		<opcode>35</opcode>
		<latency>0</latency>
		<delay>0.0714</delay>
		<module_name>DC_Filter_And_1Ux1U_1U_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<label>&amp;</label>
		<unit_area>1.3680</unit_area>
		<comb_area>1.3680</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<pm_ops>
		<thread>gen_do_stall_reg_full_0</thread>
		<op>
			<id>9270</id>
			<opcode>35</opcode>
			<source_loc>12880</source_loc>
			<port>
				<name>in2</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">bool</datatype>
			</port>
		</op>
	</pm_ops>
	<sched_ops>
		<thread>gen_do_stall_reg_full_0</thread>
		<io_op>
			<id>9265</id>
			<source_loc>12870</source_loc>
			<order>1</order>
			<sig_name>i_rgb_m_stall_reg_full</sig_name>
			<label>i_rgb.m_stall_reg_full:i_rgb_m_stall_reg_full:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>48</id>
				<op_kind>output</op_kind>
				<object>i_rgb_m_stall_reg_full</object>
			</op>
			<cycle_id>2</cycle_id>
			<chain_time>0.0755000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>9266</id>
			<source_loc>12878</source_loc>
			<order>2</order>
			<sig_name>i_rgb_m_data_is_valid</sig_name>
			<label>i_rgb.m_data_is_valid:i_rgb_m_data_is_valid:read</label>
			<datatype W="1">bool</datatype>
			<input_read/>
			<op>
				<id>49</id>
				<op_kind>input</op_kind>
				<object>i_rgb_m_data_is_valid</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>9267</id>
			<source_loc>12879</source_loc>
			<order>3</order>
			<sig_name>i_rgb_m_stalling</sig_name>
			<label>i_rgb.m_stalling:i_rgb_m_stalling:read</label>
			<datatype W="1">bool</datatype>
			<input_read/>
			<op>
				<id>50</id>
				<op_kind>input</op_kind>
				<object>i_rgb_m_stalling</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</io_op>
		<op>
			<id>9268</id>
			<source_loc>9136</source_loc>
			<order>4</order>
			<instance_name>DC_Filter_And_1Ux1U_1U_4_8</instance_name>
			<opcode>35</opcode>
			<label>&amp;</label>
			<op>
				<id>51</id>
				<op_kind>and</op_kind>
				<in_widths>1 1</in_widths>
				<out_widths>1</out_widths>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1854000000</chain_time>
			<guard>true</guard>
		</op>
		<io_op>
			<id>9269</id>
			<source_loc>9262</source_loc>
			<order>5</order>
			<sig_name>i_rgb_m_stall_reg_full</sig_name>
			<label>m_stall_reg_full:i_rgb_m_stall_reg_full:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>52</id>
				<op_kind>output</op_kind>
				<object>i_rgb_m_stall_reg_full</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.2509000000</chain_time>
			<guard>true</guard>
		</io_op>
	</sched_ops>
	<cdfg>
		<path>bdr/post_sched.snapshot.bdr.9</path>
		<name>post_sched</name>
		<thread>gen_do_stall_reg_full_0</thread>
	</cdfg>
	<timing_paths>
		<thread>gen_do_stall_reg_full_0</thread>
		<timing_path>
			<name>gen_do_stall_reg_full_0_1</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_do_stall_reg_full_0</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>9.8860</delay>
				<port_name>i_rgb_m_stalling</port_name>
				<state>17</state>
				<source_loc>9267</source_loc>
			</path_node>
			<delay>9.8860</delay>
		</timing_path>
		<timing_path>
			<name>gen_do_stall_reg_full_0_2</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_do_stall_reg_full_0</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>9.8860</delay>
				<port_name>i_rgb_m_data_is_valid</port_name>
				<state>17</state>
				<source_loc>9266</source_loc>
			</path_node>
			<delay>9.8860</delay>
		</timing_path>
		<timing_path>
			<name>gen_do_stall_reg_full_0_3</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_do_stall_reg_full_0</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>i_rgb_m_stall_reg_full</port_name>
				<state>17</state>
				<source_loc>9269</source_loc>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
		<timing_path>
			<name>gen_do_stall_reg_full_0_4</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_do_stall_reg_full_0</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>i_rgb_m_stall_reg_full</port_name>
				<state>11</state>
				<source_loc>9265</source_loc>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
	</timing_paths>
	<timing_paths>
		<thread>gen_do_stall_reg_full_0</thread>
		<timing_path>
			<name>gen_do_stall_reg_full_0_1</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_do_stall_reg_full_0</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>9.8860</delay>
				<port_name>i_rgb_m_stalling</port_name>
			</path_node>
			<delay>9.8860</delay>
		</timing_path>
		<timing_path>
			<name>gen_do_stall_reg_full_0_2</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_do_stall_reg_full_0</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>9.8860</delay>
				<port_name>i_rgb_m_data_is_valid</port_name>
			</path_node>
			<delay>9.8860</delay>
		</timing_path>
		<timing_path>
			<name>gen_do_stall_reg_full_0_3</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_do_stall_reg_full_0</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>i_rgb_m_stall_reg_full</port_name>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
		<timing_path>
			<name>gen_do_stall_reg_full_0_4</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_do_stall_reg_full_0</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>i_rgb_m_stall_reg_full</port_name>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
	</timing_paths>
	<reg_ops>
		<thread>gen_do_stall_reg_full_0</thread>
		<reg_op>
			<id>9276</id>
			<source_loc>9265</source_loc>
			<name>i_rgb_m_stall_reg_full</name>
			<datatype W="1">bool</datatype>
			<livein>1</livein>
			<liveout>1</liveout>
			<reg_deffed/>
			<instance_name>i_rgb_m_stall_reg_full</instance_name>
			<op>
				<id>48</id>
				<op_kind>reg</op_kind>
				<object>i_rgb_m_stall_reg_full</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
		<reg_op>
			<id>9277</id>
			<source_loc>9269</source_loc>
			<name>i_rgb_m_stall_reg_full</name>
			<datatype W="1">bool</datatype>
			<livein>1</livein>
			<liveout>1</liveout>
			<reg_deffed>1</reg_deffed>
			<instance_name>i_rgb_m_stall_reg_full</instance_name>
			<op>
				<id>52</id>
				<op_kind>reg</op_kind>
				<object>i_rgb_m_stall_reg_full</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
	</reg_ops>
	<loop>
		<id>1</id>
		<thread>gen_do_stall_reg_full_0</thread>
		<source_path>/usr/cadtool/cadence/STRATUS/cur/tools.lnx86/stratus/systemc/2.3.1/include/sysc/kernel/sc_ver.h</source_path>
		<source_line>166</source_line>
		<source_loc>6360</source_loc>
		<loop>
			<id>109</id>
			<thread>gen_do_stall_reg_full_0</thread>
			<source_path>/usr/cadtool/cadence/STRATUS/cur/share/stratus/include/cynw_p2p.h</source_path>
			<source_line>1839</source_line>
			<source_loc>18884</source_loc>
			<start_cycle>0</start_cycle>
			<max_path>1</max_path>
			<latency>1</latency>
		</loop>
	</loop>
	<loop>
		<id>1</id>
		<thread>gen_do_stall_reg_full_0</thread>
		<pre_loop_waits>2147483647</pre_loop_waits>
		<pipe_io_span>-2147483646</pipe_io_span>
		<loop>
			<id>109</id>
			<thread>gen_do_stall_reg_full_0</thread>
			<pre_loop_waits>2147483647</pre_loop_waits>
			<pipe_io_span>-2147483646</pipe_io_span>
			<cycle>
				<cycle_id>1</cycle_id>
				<cyn_protocol/>
				<source_loc>6420</source_loc>
				<start_cycle>0</start_cycle>
				<latency>1</latency>
			</cycle>
		</loop>
	</loop>
	<message>
		<code_num>1165</code_num>
		<severity>WARNING</severity>
		<message_text>Ignoring wait statement outside of a protocol block</message_text>
		<source_path>../DC_Filter.cpp</source_path>
		<source_line>51</source_line>
		<phase>sched</phase>
		<order>14</order>
	</message>
	<source_loc>
		<id>7544</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>18684,14180</sub_loc>
	</source_loc>
	<source_loc>
		<id>7545</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>18688,14191</sub_loc>
	</source_loc>
	<source_loc>
		<id>7546</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>18689,14225</sub_loc>
	</source_loc>
	<source_loc>
		<id>9303</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>2213,2302</sub_loc>
	</source_loc>
	<source_loc>
		<id>9305</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>9303</sub_loc>
	</source_loc>
	<source_loc>
		<id>9304</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>9303</sub_loc>
	</source_loc>
	<source_loc>
		<id>9307</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>943,2303</sub_loc>
	</source_loc>
	<source_loc>
		<id>9309</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>9307</sub_loc>
	</source_loc>
	<source_loc>
		<id>9308</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>9307</sub_loc>
	</source_loc>
	<source_loc>
		<id>9295</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>2214,2299</sub_loc>
	</source_loc>
	<source_loc>
		<id>9297</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>9295</sub_loc>
	</source_loc>
	<source_loc>
		<id>9296</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>9295</sub_loc>
	</source_loc>
	<source_loc>
		<id>9299</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>943,2300</sub_loc>
	</source_loc>
	<source_loc>
		<id>9301</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>9299</sub_loc>
	</source_loc>
	<source_loc>
		<id>9300</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>9299</sub_loc>
	</source_loc>
	<source_loc>
		<id>9287</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>2215,2296</sub_loc>
	</source_loc>
	<source_loc>
		<id>9289</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>9287</sub_loc>
	</source_loc>
	<source_loc>
		<id>9288</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>9287</sub_loc>
	</source_loc>
	<source_loc>
		<id>9291</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>943,2293</sub_loc>
	</source_loc>
	<source_loc>
		<id>9293</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>9291</sub_loc>
	</source_loc>
	<source_loc>
		<id>9292</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>9291</sub_loc>
	</source_loc>
	<source_loc>
		<id>9498</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>20205,2559</sub_loc>
	</source_loc>
	<source_loc>
		<id>9500</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>9498</sub_loc>
	</source_loc>
	<source_loc>
		<id>9499</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>9498</sub_loc>
	</source_loc>
	<source_loc>
		<id>9502</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>20204,2559</sub_loc>
	</source_loc>
	<source_loc>
		<id>9504</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>9502</sub_loc>
	</source_loc>
	<source_loc>
		<id>9503</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>9502</sub_loc>
	</source_loc>
	<source_loc>
		<id>9506</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>20203,2559</sub_loc>
	</source_loc>
	<source_loc>
		<id>9508</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>9506</sub_loc>
	</source_loc>
	<source_loc>
		<id>9507</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>9506</sub_loc>
	</source_loc>
	<source_loc>
		<id>9510</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>2216,2432</sub_loc>
	</source_loc>
	<source_loc>
		<id>9537</id>
		<loc_kind>ARRAY</loc_kind>
		<sub_loc>2216,18349</sub_loc>
	</source_loc>
	<source_loc>
		<id>9538</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>65</opcode>
		<sub_loc>2216,18349</sub_loc>
	</source_loc>
	<source_loc>
		<id>9512</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>9510</sub_loc>
	</source_loc>
	<source_loc>
		<id>9511</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>9510</sub_loc>
	</source_loc>
	<source_loc>
		<id>9514</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>943,2559</sub_loc>
	</source_loc>
	<source_loc>
		<id>9403</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>943,2517</sub_loc>
	</source_loc>
	<source_loc>
		<id>9516</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>9514</sub_loc>
	</source_loc>
	<source_loc>
		<id>9515</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>9514</sub_loc>
	</source_loc>
	<source_loc>
		<id>9414</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>965,2522</sub_loc>
	</source_loc>
	<source_loc>
		<id>9518</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>965,2559</sub_loc>
	</source_loc>
	<source_loc>
		<id>9520</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>9518</sub_loc>
	</source_loc>
	<source_loc>
		<id>9519</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>9518</sub_loc>
	</source_loc>
	<source_loc>
		<id>7450</id>
		<loc_kind>COMPOUND</loc_kind>
		<sub_loc>19428,2564</sub_loc>
	</source_loc>
	<source_loc>
		<id>7549</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>2214,7450</sub_loc>
	</source_loc>
	<source_loc>
		<id>7451</id>
		<loc_kind>COMPOUND</loc_kind>
		<sub_loc>19428,2575</sub_loc>
	</source_loc>
	<source_loc>
		<id>7550</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>2213,7451</sub_loc>
	</source_loc>
	<source_loc>
		<id>9327</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>943,2393</sub_loc>
	</source_loc>
	<source_loc>
		<id>9329</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>9327</sub_loc>
	</source_loc>
	<source_loc>
		<id>9328</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>9327</sub_loc>
	</source_loc>
	<source_loc>
		<id>9331</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>2213,2392</sub_loc>
	</source_loc>
	<source_loc>
		<id>9333</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>9331</sub_loc>
	</source_loc>
	<source_loc>
		<id>9332</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>9331</sub_loc>
	</source_loc>
	<source_loc>
		<id>9319</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>943,2390</sub_loc>
	</source_loc>
	<source_loc>
		<id>9321</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>9319</sub_loc>
	</source_loc>
	<source_loc>
		<id>9320</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>9319</sub_loc>
	</source_loc>
	<source_loc>
		<id>9323</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>2214,2389</sub_loc>
	</source_loc>
	<source_loc>
		<id>9325</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>9323</sub_loc>
	</source_loc>
	<source_loc>
		<id>9324</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>9323</sub_loc>
	</source_loc>
	<source_loc>
		<id>9311</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>943,2375</sub_loc>
	</source_loc>
	<source_loc>
		<id>9313</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>9311</sub_loc>
	</source_loc>
	<source_loc>
		<id>9312</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>9311</sub_loc>
	</source_loc>
	<source_loc>
		<id>9315</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>2215,2386</sub_loc>
	</source_loc>
	<source_loc>
		<id>9317</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>9315</sub_loc>
	</source_loc>
	<source_loc>
		<id>9316</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>9315</sub_loc>
	</source_loc>
	<source_loc>
		<id>7455</id>
		<loc_kind>COMPOUND</loc_kind>
		<sub_loc>19420,2592</sub_loc>
	</source_loc>
	<source_loc>
		<id>7555</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>2215,7455</sub_loc>
	</source_loc>
	<source_loc>
		<id>9343</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>943,2458</sub_loc>
	</source_loc>
	<source_loc>
		<id>9345</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>9343</sub_loc>
	</source_loc>
	<source_loc>
		<id>9344</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>9343</sub_loc>
	</source_loc>
	<source_loc>
		<id>9347</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>2215,2457</sub_loc>
	</source_loc>
	<source_loc>
		<id>9349</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>9347</sub_loc>
	</source_loc>
	<source_loc>
		<id>9348</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>9347</sub_loc>
	</source_loc>
	<source_loc>
		<id>9335</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>943,2451</sub_loc>
	</source_loc>
	<source_loc>
		<id>9337</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>9335</sub_loc>
	</source_loc>
	<source_loc>
		<id>9336</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>9335</sub_loc>
	</source_loc>
	<source_loc>
		<id>9339</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>2212,2454</sub_loc>
	</source_loc>
	<source_loc>
		<id>9341</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>9339</sub_loc>
	</source_loc>
	<source_loc>
		<id>9340</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>9339</sub_loc>
	</source_loc>
	<source_loc>
		<id>9351</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>943,2427</sub_loc>
	</source_loc>
	<source_loc>
		<id>9353</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>9351</sub_loc>
	</source_loc>
	<source_loc>
		<id>9352</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>9351</sub_loc>
	</source_loc>
	<source_loc>
		<id>9355</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>2215,2430</sub_loc>
	</source_loc>
	<source_loc>
		<id>9357</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>9355</sub_loc>
	</source_loc>
	<source_loc>
		<id>9356</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>9355</sub_loc>
	</source_loc>
	<source_loc>
		<id>7559</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>18684,14522</sub_loc>
	</source_loc>
	<source_loc>
		<id>9279</id>
		<loc_kind>ARRAY</loc_kind>
		<sub_loc>4851,19367</sub_loc>
	</source_loc>
	<source_loc>
		<id>9280</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>938,9279</sub_loc>
	</source_loc>
	<source_loc>
		<id>7561</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>2610,19367</sub_loc>
	</source_loc>
	<source_loc>
		<id>7563</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>18684,14611</sub_loc>
	</source_loc>
	<source_loc>
		<id>7541</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>948,14666</sub_loc>
	</source_loc>
	<source_loc>
		<id>9367</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>943,2352</sub_loc>
	</source_loc>
	<source_loc>
		<id>9369</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>9367</sub_loc>
	</source_loc>
	<source_loc>
		<id>9368</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>9367</sub_loc>
	</source_loc>
	<source_loc>
		<id>9371</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>2214,2351</sub_loc>
	</source_loc>
	<source_loc>
		<id>9373</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>9371</sub_loc>
	</source_loc>
	<source_loc>
		<id>9372</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>9371</sub_loc>
	</source_loc>
	<source_loc>
		<id>9359</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>943,2345</sub_loc>
	</source_loc>
	<source_loc>
		<id>9361</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>9359</sub_loc>
	</source_loc>
	<source_loc>
		<id>9360</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>9359</sub_loc>
	</source_loc>
	<source_loc>
		<id>9363</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>2215,2348</sub_loc>
	</source_loc>
	<source_loc>
		<id>9365</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>9363</sub_loc>
	</source_loc>
	<source_loc>
		<id>9364</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>9363</sub_loc>
	</source_loc>
	<source_loc>
		<id>7570</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>18684,14300</sub_loc>
	</source_loc>
	<source_loc>
		<id>9281</id>
		<loc_kind>ARRAY</loc_kind>
		<sub_loc>4851,19288</sub_loc>
	</source_loc>
	<source_loc>
		<id>9282</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>938,9281</sub_loc>
	</source_loc>
	<source_loc>
		<id>7572</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>2610,19288</sub_loc>
	</source_loc>
	<source_loc>
		<id>7575</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>18684,14389</sub_loc>
	</source_loc>
	<source_loc>
		<id>7578</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>948,14444</sub_loc>
	</source_loc>
	<source_loc>
		<id>9474</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>20205,2558</sub_loc>
	</source_loc>
	<source_loc>
		<id>9476</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>9474</sub_loc>
	</source_loc>
	<source_loc>
		<id>9475</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>9474</sub_loc>
	</source_loc>
	<source_loc>
		<id>9478</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>20204,2558</sub_loc>
	</source_loc>
	<source_loc>
		<id>9480</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>9478</sub_loc>
	</source_loc>
	<source_loc>
		<id>9479</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>9478</sub_loc>
	</source_loc>
	<source_loc>
		<id>9482</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>20203,2558</sub_loc>
	</source_loc>
	<source_loc>
		<id>9484</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>9482</sub_loc>
	</source_loc>
	<source_loc>
		<id>9483</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>9482</sub_loc>
	</source_loc>
	<source_loc>
		<id>9486</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>943,2558</sub_loc>
	</source_loc>
	<source_loc>
		<id>9488</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>9486</sub_loc>
	</source_loc>
	<source_loc>
		<id>9487</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>9486</sub_loc>
	</source_loc>
	<source_loc>
		<id>9490</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>2215,2557</sub_loc>
	</source_loc>
	<source_loc>
		<id>9492</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>9490</sub_loc>
	</source_loc>
	<source_loc>
		<id>9491</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>9490</sub_loc>
	</source_loc>
	<source_loc>
		<id>9494</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>965,2558</sub_loc>
	</source_loc>
	<source_loc>
		<id>9496</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>9494</sub_loc>
	</source_loc>
	<source_loc>
		<id>9495</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>9494</sub_loc>
	</source_loc>
	<source_loc>
		<id>9375</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>20205,2476</sub_loc>
	</source_loc>
	<source_loc>
		<id>9377</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>9375</sub_loc>
	</source_loc>
	<source_loc>
		<id>9376</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>9375</sub_loc>
	</source_loc>
	<source_loc>
		<id>9379</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>20204,2476</sub_loc>
	</source_loc>
	<source_loc>
		<id>9381</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>9379</sub_loc>
	</source_loc>
	<source_loc>
		<id>9380</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>9379</sub_loc>
	</source_loc>
	<source_loc>
		<id>9383</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>20203,2476</sub_loc>
	</source_loc>
	<source_loc>
		<id>9385</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>9383</sub_loc>
	</source_loc>
	<source_loc>
		<id>9384</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>9383</sub_loc>
	</source_loc>
	<source_loc>
		<id>9387</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>2212,2479</sub_loc>
	</source_loc>
	<source_loc>
		<id>9389</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>9387</sub_loc>
	</source_loc>
	<source_loc>
		<id>9388</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>9387</sub_loc>
	</source_loc>
	<source_loc>
		<id>9450</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>20205,2532</sub_loc>
	</source_loc>
	<source_loc>
		<id>9452</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>9450</sub_loc>
	</source_loc>
	<source_loc>
		<id>9451</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>9450</sub_loc>
	</source_loc>
	<source_loc>
		<id>9454</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>20204,2532</sub_loc>
	</source_loc>
	<source_loc>
		<id>9456</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>9454</sub_loc>
	</source_loc>
	<source_loc>
		<id>9455</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>9454</sub_loc>
	</source_loc>
	<source_loc>
		<id>9458</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>20203,2532</sub_loc>
	</source_loc>
	<source_loc>
		<id>9460</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>9458</sub_loc>
	</source_loc>
	<source_loc>
		<id>9459</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>9458</sub_loc>
	</source_loc>
	<source_loc>
		<id>9462</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>943,2532</sub_loc>
	</source_loc>
	<source_loc>
		<id>9464</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>9462</sub_loc>
	</source_loc>
	<source_loc>
		<id>9463</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>9462</sub_loc>
	</source_loc>
	<source_loc>
		<id>9466</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>2212,2531</sub_loc>
	</source_loc>
	<source_loc>
		<id>9468</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>9466</sub_loc>
	</source_loc>
	<source_loc>
		<id>9467</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>9466</sub_loc>
	</source_loc>
	<source_loc>
		<id>9470</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>965,2532</sub_loc>
	</source_loc>
	<source_loc>
		<id>9472</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>9470</sub_loc>
	</source_loc>
	<source_loc>
		<id>9471</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>9470</sub_loc>
	</source_loc>
	<source_loc>
		<id>9422</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>20205,2529</sub_loc>
	</source_loc>
	<source_loc>
		<id>9428</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>9422</sub_loc>
	</source_loc>
	<source_loc>
		<id>9426</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>9422</sub_loc>
	</source_loc>
	<source_loc>
		<id>9430</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>20204,2529</sub_loc>
	</source_loc>
	<source_loc>
		<id>9432</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>9430</sub_loc>
	</source_loc>
	<source_loc>
		<id>9431</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>9430</sub_loc>
	</source_loc>
	<source_loc>
		<id>9434</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>20203,2529</sub_loc>
	</source_loc>
	<source_loc>
		<id>9436</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>9434</sub_loc>
	</source_loc>
	<source_loc>
		<id>9435</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>9434</sub_loc>
	</source_loc>
	<source_loc>
		<id>9438</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>943,2529</sub_loc>
	</source_loc>
	<source_loc>
		<id>9440</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>9438</sub_loc>
	</source_loc>
	<source_loc>
		<id>9439</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>9438</sub_loc>
	</source_loc>
	<source_loc>
		<id>9442</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>2213,2528</sub_loc>
	</source_loc>
	<source_loc>
		<id>9444</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>9442</sub_loc>
	</source_loc>
	<source_loc>
		<id>9443</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>9442</sub_loc>
	</source_loc>
	<source_loc>
		<id>9446</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>965,2529</sub_loc>
	</source_loc>
	<source_loc>
		<id>9448</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>9446</sub_loc>
	</source_loc>
	<source_loc>
		<id>9447</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>9446</sub_loc>
	</source_loc>
	<source_loc>
		<id>9391</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>20205,2508</sub_loc>
	</source_loc>
	<source_loc>
		<id>9393</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>9391</sub_loc>
	</source_loc>
	<source_loc>
		<id>9392</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>9391</sub_loc>
	</source_loc>
	<source_loc>
		<id>9395</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>20204,2508</sub_loc>
	</source_loc>
	<source_loc>
		<id>9397</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>9395</sub_loc>
	</source_loc>
	<source_loc>
		<id>9396</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>9395</sub_loc>
	</source_loc>
	<source_loc>
		<id>9399</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>20203,2508</sub_loc>
	</source_loc>
	<source_loc>
		<id>9401</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>9399</sub_loc>
	</source_loc>
	<source_loc>
		<id>9400</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>9399</sub_loc>
	</source_loc>
	<source_loc>
		<id>9406</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>9403</sub_loc>
	</source_loc>
	<source_loc>
		<id>9404</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>9403</sub_loc>
	</source_loc>
	<source_loc>
		<id>9408</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>2214,2525</sub_loc>
	</source_loc>
	<source_loc>
		<id>9412</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>9408</sub_loc>
	</source_loc>
	<source_loc>
		<id>9409</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>9408</sub_loc>
	</source_loc>
	<source_loc>
		<id>9416</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>9414</sub_loc>
	</source_loc>
	<source_loc>
		<id>9415</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>9414</sub_loc>
	</source_loc>
	<source_loc>
		<id>7547</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>957,14904</sub_loc>
	</source_loc>
	<source_loc>
		<id>9283</id>
		<loc_kind>ARRAY</loc_kind>
		<sub_loc>4175,14923</sub_loc>
	</source_loc>
	<source_loc>
		<id>9284</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>941,9283</sub_loc>
	</source_loc>
	<source_loc>
		<id>7594</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>18689,14924</sub_loc>
	</source_loc>
	<source_loc>
		<id>9285</id>
		<loc_kind>ARRAY</loc_kind>
		<sub_loc>5633,19511</sub_loc>
	</source_loc>
	<source_loc>
		<id>9286</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>941,9285</sub_loc>
	</source_loc>
	<source_loc>
		<id>7596</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>2610,19511</sub_loc>
	</source_loc>
	<source_loc>
		<id>9531</id>
		<loc_kind>ARRAY</loc_kind>
		<sub_loc>2216,2591</sub_loc>
	</source_loc>
	<source_loc>
		<id>9532</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>65</opcode>
		<sub_loc>2216,2591</sub_loc>
	</source_loc>
	<source_loc>
		<id>9534</id>
		<loc_kind>ARRAY</loc_kind>
		<sub_loc>2216,2580</sub_loc>
	</source_loc>
	<source_loc>
		<id>9535</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>65</opcode>
		<sub_loc>2216,2580</sub_loc>
	</source_loc>
	<cdfg>
		<path>bdr/pre_sched.snapshot.bdr.10</path>
		<name>pre_sched</name>
		<thread>do_filter_1</thread>
	</cdfg>
	<sched_ops_fu>
		<thread>do_filter_1</thread>
		<value>201</value>
	</sched_ops_fu>
	<sched_ops_wire>
		<thread>do_filter_1</thread>
		<value>97</value>
	</sched_ops_wire>
	<intrinsic_muxing>
		<thread>do_filter_1</thread>
		<value>754</value>
	</intrinsic_muxing>
	<resource>
		<res_id>1</res_id>
		<opcode>1</opcode>
		<latency>0</latency>
		<delay>0.1945</delay>
		<module_name>DC_Filter_Mul_2Ux2U_4U_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<label>*</label>
		<unit_area>11.2860</unit_area>
		<comb_area>11.2860</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<res_id>2</res_id>
		<opcode>2</opcode>
		<latency>0</latency>
		<delay>0.3137</delay>
		<module_name>DC_Filter_Add_4Ux2U_4U_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<label>+</label>
		<unit_area>15.0480</unit_area>
		<comb_area>15.0480</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<res_id>3</res_id>
		<opcode>3</opcode>
		<latency>0</latency>
		<delay>1.0263</delay>
		<module_name>DC_Filter_Mul_9Ux4U_12U_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<label>*</label>
		<unit_area>198.7020</unit_area>
		<comb_area>198.7020</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<res_id>4</res_id>
		<opcode>4</opcode>
		<latency>0</latency>
		<delay>0.8885</delay>
		<module_name>DC_Filter_Add_12Ux9U_12U_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<label>+</label>
		<unit_area>71.1360</unit_area>
		<comb_area>71.1360</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<res_id>5</res_id>
		<opcode>5</opcode>
		<latency>0</latency>
		<delay>0.5529</delay>
		<module_name>DC_Filter_Add_9Ux1U_9U_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<label>+</label>
		<unit_area>32.8320</unit_area>
		<comb_area>32.8320</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<res_id>7</res_id>
		<opcode>7</opcode>
		<latency>0</latency>
		<delay>0.1353</delay>
		<module_name>DC_Filter_Add_2Ux1U_2U_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<label>+</label>
		<unit_area>6.1560</unit_area>
		<comb_area>6.1560</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<res_id>19</res_id>
		<opcode>20</opcode>
		<latency>0</latency>
		<delay>0.2729</delay>
		<module_name>DC_Filter_Add_3Ux2U_4U_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<label>+</label>
		<unit_area>12.6540</unit_area>
		<comb_area>12.6540</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<res_id>8</res_id>
		<opcode>8</opcode>
		<latency>0</latency>
		<delay>0.1114</delay>
		<module_name>DC_Filter_Add_1Ux1U_2U_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<label>+</label>
		<unit_area>3.7620</unit_area>
		<comb_area>3.7620</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<res_id>11</res_id>
		<opcode>12</opcode>
		<latency>0</latency>
		<delay>0.5093</delay>
		<module_name>DC_Filter_LessThan_12Ux9U_1U_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<label>&lt;</label>
		<unit_area>36.2520</unit_area>
		<comb_area>36.2520</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<res_id>12</res_id>
		<opcode>13</opcode>
		<latency>0</latency>
		<delay>0.7347</delay>
		<module_name>DC_Filter_Add_12Ux1U_12U_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<label>+</label>
		<unit_area>44.1180</unit_area>
		<comb_area>44.1180</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<res_id>20</res_id>
		<opcode>21</opcode>
		<latency>0</latency>
		<delay>0.1716</delay>
		<module_name>DC_Filter_Equal_2Ux2U_1U_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<label>==</label>
		<unit_area>6.1560</unit_area>
		<comb_area>6.1560</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<res_id>22</res_id>
		<opcode>23</opcode>
		<latency>0</latency>
		<delay>0.1635</delay>
		<module_name>DC_Filter_Equal_2Ux1U_1U_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<label>==</label>
		<unit_area>3.7620</unit_area>
		<comb_area>3.7620</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<res_id>23</res_id>
		<opcode>24</opcode>
		<latency>0</latency>
		<delay>0.0696</delay>
		<module_name>DC_Filter_OrReduction_2U_1U_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<label>or_reduce</label>
		<unit_area>1.3680</unit_area>
		<comb_area>1.3680</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<res_id>21</res_id>
		<opcode>22</opcode>
		<latency>0</latency>
		<delay>0.0629</delay>
		<module_name>DC_Filter_N_Mux_12_2_0_4</module_name>
		<resource_kind>MUX</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<label>MUX(2)</label>
		<unit_area>16.4160</unit_area>
		<comb_area>16.4160</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<res_id>24</res_id>
		<opcode>25</opcode>
		<latency>0</latency>
		<delay>0.0714</delay>
		<module_name>DC_Filter_N_Mux_12_2_1_4</module_name>
		<resource_kind>MUX</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<label>MUX(2)</label>
		<unit_area>16.4160</unit_area>
		<comb_area>16.4160</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<res_id>26</res_id>
		<opcode>27</opcode>
		<latency>0</latency>
		<delay>0.6038</delay>
		<module_name>DC_Filter_Add_8Ux2U_9U_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<label>+</label>
		<unit_area>31.4640</unit_area>
		<comb_area>31.4640</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<res_id>28</res_id>
		<opcode>29</opcode>
		<latency>0</latency>
		<delay>0.2576</delay>
		<module_name>DC_Filter_N_Mux_12_3_2_4</module_name>
		<resource_kind>MUX</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<label>MUX(3)</label>
		<unit_area>47.5380</unit_area>
		<comb_area>47.5380</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<res_id>27</res_id>
		<opcode>28</opcode>
		<latency>0</latency>
		<delay>1.0320</delay>
		<module_name>DC_Filter_Mul_8Ux4U_12U_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<label>*</label>
		<unit_area>177.8400</unit_area>
		<comb_area>177.8400</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<res_id>29</res_id>
		<opcode>30</opcode>
		<latency>0</latency>
		<delay>0.9925</delay>
		<module_name>DC_Filter_Add_12Ux12U_12U_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<label>+</label>
		<unit_area>76.2660</unit_area>
		<comb_area>76.2660</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<res_id>30</res_id>
		<opcode>31</opcode>
		<latency>0</latency>
		<delay>0.0900</delay>
		<module_name>DC_Filter_N_Mux_12_2_3_4</module_name>
		<resource_kind>MUX</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<label>MUX(2)</label>
		<unit_area>28.7280</unit_area>
		<comb_area>28.7280</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<pm_ops>
		<thread>do_filter_1</thread>
		<op>
			<id>9827</id>
			<opcode>31</opcode>
			<source_loc>2508</source_loc>
			<port>
				<name>in3</name>
				<datatype W="12">sc_uint</datatype>
			</port>
			<port>
				<name>in2</name>
				<datatype W="12">sc_uint</datatype>
			</port>
			<port>
				<name>ctrl1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="12">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>9829</id>
			<opcode>31</opcode>
			<source_loc>2508</source_loc>
			<port>
				<name>in3</name>
				<datatype W="12">sc_uint</datatype>
			</port>
			<port>
				<name>in2</name>
				<datatype W="12">sc_uint</datatype>
			</port>
			<port>
				<name>ctrl1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="12">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>9831</id>
			<opcode>31</opcode>
			<source_loc>2508</source_loc>
			<port>
				<name>in3</name>
				<datatype W="12">sc_uint</datatype>
			</port>
			<port>
				<name>in2</name>
				<datatype W="12">sc_uint</datatype>
			</port>
			<port>
				<name>ctrl1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="12">sc_uint</datatype>
			</port>
		</op>
	</pm_ops>
	<sched_ops>
		<thread>do_filter_1</thread>
		<wire_op>
			<id>9544</id>
			<source_loc>20205</source_loc>
			<order>1</order>
			<sig_name>f1_val_2</sig_name>
			<label>f1_val[2]:f1_val_2:wire</label>
			<datatype W="12">sc_uint</datatype>
			<op>
				<id>58</id>
				<op_kind>wire</op_kind>
				<object>f1_val_2</object>
			</op>
			<cycle_id>6</cycle_id>
			<chain_time>0.0100000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>9545</id>
			<source_loc>20204</source_loc>
			<order>2</order>
			<sig_name>f1_val_1</sig_name>
			<label>f1_val[1]:f1_val_1:wire</label>
			<datatype W="12">sc_uint</datatype>
			<op>
				<id>59</id>
				<op_kind>wire</op_kind>
				<object>f1_val_1</object>
			</op>
			<cycle_id>6</cycle_id>
			<chain_time>0.0100000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>9546</id>
			<source_loc>20203</source_loc>
			<order>3</order>
			<sig_name>f1_val_0</sig_name>
			<label>f1_val[0]:f1_val_0:wire</label>
			<datatype W="12">sc_uint</datatype>
			<op>
				<id>60</id>
				<op_kind>wire</op_kind>
				<object>f1_val_0</object>
			</op>
			<cycle_id>6</cycle_id>
			<chain_time>0.0100000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>9551</id>
			<source_loc>18333</source_loc>
			<order>4</order>
			<sig_name>i0</sig_name>
			<label>i:i0:wire</label>
			<datatype W="2">sc_uint</datatype>
			<op>
				<id>65</id>
				<op_kind>wire</op_kind>
				<object>i0</object>
			</op>
			<cycle_id>6</cycle_id>
			<chain_time>0.0100000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<io_op>
			<id>9547</id>
			<source_loc>7544</source_loc>
			<order>5</order>
			<sig_name>i_rgb_m_busy_req_0</sig_name>
			<label>m_busy_req_0:i_rgb_m_busy_req_0:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>61</id>
				<op_kind>output</op_kind>
				<object>i_rgb_m_busy_req_0</object>
			</op>
			<cycle_id>6</cycle_id>
			<chain_time>0.0755000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>9548</id>
			<source_loc>7545</source_loc>
			<order>6</order>
			<sig_name>i_rgb_m_stalling</sig_name>
			<label>m_stalling:i_rgb_m_stalling:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>62</id>
				<op_kind>output</op_kind>
				<object>i_rgb_m_stalling</object>
			</op>
			<cycle_id>6</cycle_id>
			<chain_time>0.1469000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>9549</id>
			<source_loc>7546</source_loc>
			<order>7</order>
			<sig_name>o_rgb_inside_m_req_m_trig_req</sig_name>
			<label>m_trig_req:o_rgb_inside_m_req_m_trig_req:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>63</id>
				<op_kind>output</op_kind>
				<object>o_rgb_inside_m_req_m_trig_req</object>
			</op>
			<cycle_id>6</cycle_id>
			<chain_time>0.0755000000</chain_time>
			<guard>true</guard>
		</io_op>
		<wire_op>
			<id>9875</id>
			<source_loc>9305</source_loc>
			<order>8</order>
			<sig_name>lp_ctrl</sig_name>
			<label>i:lp_ctrl:wire</label>
			<datatype W="1">sc_uint</datatype>
			<op>
				<id>271</id>
				<op_kind>wire</op_kind>
				<object>lp_ctrl</object>
			</op>
			<cycle_id>6</cycle_id>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>9555</id>
			<source_loc>9303</source_loc>
			<order>9</order>
			<sig_name>i0_u0</sig_name>
			<label>i:i0_u0:wire</label>
			<datatype W="2">sc_uint</datatype>
			<op>
				<id>66</id>
				<op_kind>wire</op_kind>
				<object>i0_u0</object>
			</op>
			<cycle_id>6</cycle_id>
			<cycle_id>21</cycle_id>
			<chain_time>0.0715000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>9556</id>
			<source_loc>9307</source_loc>
			<order>10</order>
			<sig_name>f1_array_rgb</sig_name>
			<label>f1_array_rgb:wire</label>
			<datatype>
				<array>2322</array>
				<datatype W="8">sc_uint</datatype>
			</datatype>
			<op>
				<id>67</id>
				<op_kind>wire</op_kind>
				<object>f1_array_rgb</object>
			</op>
			<cycle_id>6</cycle_id>
			<cycle_id>21</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>9557</id>
			<source_loc>18335</source_loc>
			<order>11</order>
			<sig_name>j0</sig_name>
			<label>j:j0:wire</label>
			<datatype W="2">sc_uint</datatype>
			<op>
				<id>68</id>
				<op_kind>wire</op_kind>
				<object>j0</object>
			</op>
			<cycle_id>6</cycle_id>
			<cycle_id>21</cycle_id>
			<chain_time>0.0100000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>9877</id>
			<source_loc>9297</source_loc>
			<order>12</order>
			<sig_name>lp_ctrl_0</sig_name>
			<label>j:lp_ctrl_0:wire</label>
			<datatype W="1">sc_uint</datatype>
			<op>
				<id>273</id>
				<op_kind>wire</op_kind>
				<object>lp_ctrl_0</object>
			</op>
			<cycle_id>6</cycle_id>
			<cycle_id>21</cycle_id>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>9558</id>
			<source_loc>9295</source_loc>
			<order>13</order>
			<sig_name>j0_u0</sig_name>
			<label>j:j0_u0:wire</label>
			<datatype W="2">sc_uint</datatype>
			<op>
				<id>69</id>
				<op_kind>wire</op_kind>
				<object>j0_u0</object>
			</op>
			<cycle_id>6</cycle_id>
			<cycle_id>21</cycle_id>
			<chain_time>0.0715000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>9562</id>
			<source_loc>9299</source_loc>
			<order>14</order>
			<sig_name>f1_array_rgb</sig_name>
			<label>f1_array_rgb:wire</label>
			<datatype>
				<array>2322</array>
				<datatype W="8">sc_uint</datatype>
			</datatype>
			<op>
				<id>70</id>
				<op_kind>wire</op_kind>
				<object>f1_array_rgb</object>
			</op>
			<cycle_id>6</cycle_id>
			<cycle_id>21</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>9563</id>
			<source_loc>18337</source_loc>
			<order>15</order>
			<sig_name>k0</sig_name>
			<label>k:k0:wire</label>
			<datatype W="9">sc_uint</datatype>
			<op>
				<id>71</id>
				<op_kind>wire</op_kind>
				<object>k0</object>
			</op>
			<cycle_id>6</cycle_id>
			<cycle_id>21</cycle_id>
			<chain_time>0.0100000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>9879</id>
			<source_loc>9289</source_loc>
			<order>16</order>
			<sig_name>lp_ctrl_1</sig_name>
			<label>k:lp_ctrl_1:wire</label>
			<datatype W="1">sc_uint</datatype>
			<op>
				<id>275</id>
				<op_kind>wire</op_kind>
				<object>lp_ctrl_1</object>
			</op>
			<cycle_id>6</cycle_id>
			<cycle_id>21</cycle_id>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>9564</id>
			<source_loc>9287</source_loc>
			<order>17</order>
			<sig_name>k0_u0</sig_name>
			<label>k:k0_u0:wire</label>
			<datatype W="9">sc_uint</datatype>
			<op>
				<id>72</id>
				<op_kind>wire</op_kind>
				<object>k0_u0</object>
			</op>
			<cycle_id>6</cycle_id>
			<cycle_id>21</cycle_id>
			<chain_time>0.0715000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>9565</id>
			<source_loc>9291</source_loc>
			<order>18</order>
			<sig_name>f1_array_rgb</sig_name>
			<label>f1_array_rgb:wire</label>
			<datatype>
				<array>2322</array>
				<datatype W="8">sc_uint</datatype>
			</datatype>
			<op>
				<id>73</id>
				<op_kind>wire</op_kind>
				<object>f1_array_rgb</object>
			</op>
			<cycle_id>6</cycle_id>
			<cycle_id>21</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<op>
			<id>9566</id>
			<source_loc>8993</source_loc>
			<order>19</order>
			<instance_name>DC_Filter_Mul_2Ux2U_4U_4_9</instance_name>
			<opcode>39</opcode>
			<label>*</label>
			<op>
				<id>74</id>
				<op_kind>mul</op_kind>
				<in_widths>2</in_widths>
				<out_widths>4</out_widths>
			</op>
			<cycle_id>20</cycle_id>
			<chain_time>0.2762000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>9567</id>
			<source_loc>8994</source_loc>
			<order>20</order>
			<instance_name>DC_Filter_Add_4Ux2U_4U_4_10</instance_name>
			<opcode>40</opcode>
			<label>+</label>
			<op>
				<id>75</id>
				<op_kind>add</op_kind>
				<in_widths>4 2</in_widths>
				<out_widths>4</out_widths>
			</op>
			<cycle_id>20</cycle_id>
			<chain_time>0.4736000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>9568</id>
			<source_loc>8995</source_loc>
			<order>21</order>
			<instance_name>DC_Filter_Mul_9Ux4U_12U_4_11</instance_name>
			<opcode>41</opcode>
			<label>*</label>
			<op>
				<id>76</id>
				<op_kind>mul</op_kind>
				<in_widths>4</in_widths>
				<out_widths>12</out_widths>
			</op>
			<cycle_id>20</cycle_id>
			<chain_time>1.1044000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>9570</id>
			<source_loc>8996</source_loc>
			<order>22</order>
			<instance_name>DC_Filter_Add_12Ux9U_12U_4_12</instance_name>
			<opcode>42</opcode>
			<label>+</label>
			<op>
				<id>77</id>
				<op_kind>add</op_kind>
				<in_widths>12 9</in_widths>
				<out_widths>12</out_widths>
			</op>
			<cycle_id>20</cycle_id>
			<chain_time>1.4323000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>9577</id>
			<source_loc>8997</source_loc>
			<order>23</order>
			<instance_name>DC_Filter_Add_9Ux1U_9U_4_13</instance_name>
			<opcode>43</opcode>
			<label>+</label>
			<op>
				<id>79</id>
				<op_kind>add</op_kind>
				<in_widths>9</in_widths>
				<out_widths>9</out_widths>
			</op>
			<cycle_id>21</cycle_id>
			<guard>true</guard>
		</op>
		<op>
			<id>9576</id>
			<source_loc>9096</source_loc>
			<order>24</order>
			<instance_name>f1_array_rgb</instance_name>
			<opcode>79</opcode>
			<label>f1_array_rgb:write</label>
			<op>
				<id>78</id>
				<op_kind>array_write</op_kind>
				<object>f1_array_rgb</object>
				<in_widths>12 1 </in_widths>
				<out_widths>64</out_widths>
			</op>
			<cycle_id>20</cycle_id>
			<chain_time>1.4978000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>9581</id>
			<source_loc>8999</source_loc>
			<order>25</order>
			<instance_name>DC_Filter_Add_2Ux1U_2U_4_14</instance_name>
			<opcode>45</opcode>
			<label>+</label>
			<op>
				<id>83</id>
				<op_kind>add</op_kind>
				<in_widths>2</in_widths>
				<out_widths>2</out_widths>
			</op>
			<cycle_id>21</cycle_id>
			<guard>true</guard>
		</op>
		<wire_op>
			<id>9550</id>
			<source_loc>18331</source_loc>
			<order>26</order>
			<sig_name>flag0</sig_name>
			<label>flag:flag0:wire</label>
			<datatype W="12">sc_uint</datatype>
			<op>
				<id>64</id>
				<op_kind>wire</op_kind>
				<object>flag0</object>
			</op>
			<cycle_id>21</cycle_id>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>9880</id>
			<source_loc>9288</source_loc>
			<order>27</order>
			<sig_name>lp_ctrl_1</sig_name>
			<label>k:lp_ctrl_1:wire</label>
			<datatype W="1">sc_uint</datatype>
			<op>
				<id>276</id>
				<op_kind>wire</op_kind>
				<object>lp_ctrl_1</object>
			</op>
			<cycle_id>21</cycle_id>
			<guard>true</guard>
		</wire_op>
		<op>
			<id>9579</id>
			<source_loc>8998</source_loc>
			<order>28</order>
			<instance_name>DC_Filter_Add_2Ux1U_2U_4_15</instance_name>
			<opcode>45</opcode>
			<label>+</label>
			<op>
				<id>81</id>
				<op_kind>add</op_kind>
				<in_widths>2</in_widths>
				<out_widths>2</out_widths>
			</op>
			<cycle_id>21</cycle_id>
			<guard>true</guard>
		</op>
		<wire_op>
			<id>9878</id>
			<source_loc>9296</source_loc>
			<order>29</order>
			<sig_name>lp_ctrl_0</sig_name>
			<label>j:lp_ctrl_0:wire</label>
			<datatype W="1">sc_uint</datatype>
			<op>
				<id>274</id>
				<op_kind>wire</op_kind>
				<object>lp_ctrl_0</object>
			</op>
			<cycle_id>21</cycle_id>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>9881</id>
			<source_loc>9500</source_loc>
			<order>30</order>
			<sig_name>lp_ctrl_2</sig_name>
			<label>f1_val[2]:lp_ctrl_2:wire</label>
			<datatype W="1">sc_uint</datatype>
			<op>
				<id>277</id>
				<op_kind>wire</op_kind>
				<object>lp_ctrl_2</object>
			</op>
			<cycle_id>21</cycle_id>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>9876</id>
			<source_loc>9304</source_loc>
			<order>31</order>
			<sig_name>lp_ctrl</sig_name>
			<label>i:lp_ctrl:wire</label>
			<datatype W="1">sc_uint</datatype>
			<op>
				<id>272</id>
				<op_kind>wire</op_kind>
				<object>lp_ctrl</object>
			</op>
			<cycle_id>21</cycle_id>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>9583</id>
			<source_loc>9498</source_loc>
			<order>32</order>
			<sig_name>f1_val_2</sig_name>
			<label>f1_val[2]:f1_val_2:wire</label>
			<datatype W="12">sc_uint</datatype>
			<op>
				<id>85</id>
				<op_kind>wire</op_kind>
				<object>f1_val_2</object>
			</op>
			<cycle_id>21</cycle_id>
			<cycle_id>3</cycle_id>
			<chain_time>0.1755000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>9584</id>
			<source_loc>9502</source_loc>
			<order>33</order>
			<sig_name>f1_val_1</sig_name>
			<label>f1_val[1]:f1_val_1:wire</label>
			<datatype W="12">sc_uint</datatype>
			<op>
				<id>86</id>
				<op_kind>wire</op_kind>
				<object>f1_val_1</object>
			</op>
			<cycle_id>21</cycle_id>
			<cycle_id>3</cycle_id>
			<chain_time>0.1755000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>9585</id>
			<source_loc>9506</source_loc>
			<order>34</order>
			<sig_name>f1_val_0</sig_name>
			<label>f1_val[0]:f1_val_0:wire</label>
			<datatype W="12">sc_uint</datatype>
			<op>
				<id>87</id>
				<op_kind>wire</op_kind>
				<object>f1_val_0</object>
			</op>
			<cycle_id>21</cycle_id>
			<cycle_id>3</cycle_id>
			<chain_time>0.1755000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>9586</id>
			<source_loc>9510</source_loc>
			<order>35</order>
			<sig_name>flag0</sig_name>
			<label>flag:flag0:wire</label>
			<datatype W="12">sc_uint</datatype>
			<op>
				<id>88</id>
				<op_kind>wire</op_kind>
				<object>flag0</object>
			</op>
			<cycle_id>21</cycle_id>
			<cycle_id>3</cycle_id>
			<chain_time>0.1755000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>9587</id>
			<source_loc>9514</source_loc>
			<order>36</order>
			<sig_name>f1_array_rgb</sig_name>
			<label>f1_array_rgb:wire</label>
			<datatype>
				<array>2322</array>
				<datatype W="8">sc_uint</datatype>
			</datatype>
			<op>
				<id>89</id>
				<op_kind>wire</op_kind>
				<object>f1_array_rgb</object>
			</op>
			<cycle_id>21</cycle_id>
			<cycle_id>3</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>9588</id>
			<source_loc>9518</source_loc>
			<order>37</order>
			<sig_name>mask1</sig_name>
			<label>mask1:wire</label>
			<datatype>
				<array>9</array>
				<datatype W="4">sc_uint</datatype>
			</datatype>
			<op>
				<id>90</id>
				<op_kind>wire</op_kind>
				<object>mask1</object>
			</op>
			<cycle_id>21</cycle_id>
			<cycle_id>3</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>9589</id>
			<source_loc>7549</source_loc>
			<order>38</order>
			<sig_name>j_u4</sig_name>
			<label>j:j_u4:wire</label>
			<datatype W="2">sc_uint</datatype>
			<op>
				<id>91</id>
				<op_kind>wire</op_kind>
				<object>j_u4</object>
			</op>
			<cycle_id>21</cycle_id>
			<cycle_id>3</cycle_id>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>9590</id>
			<source_loc>7550</source_loc>
			<order>39</order>
			<sig_name>i_u2</sig_name>
			<label>i:i_u2:wire</label>
			<datatype W="2">sc_uint</datatype>
			<op>
				<id>92</id>
				<op_kind>wire</op_kind>
				<object>i_u2</object>
			</op>
			<cycle_id>21</cycle_id>
			<cycle_id>3</cycle_id>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>9885</id>
			<source_loc>9373</source_loc>
			<order>40</order>
			<sig_name>lp_ctrl_4</sig_name>
			<label>j:lp_ctrl_4:wire</label>
			<datatype W="1">sc_uint</datatype>
			<op>
				<id>281</id>
				<op_kind>wire</op_kind>
				<object>lp_ctrl_4</object>
			</op>
			<cycle_id>21</cycle_id>
			<cycle_id>3</cycle_id>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>9883</id>
			<source_loc>9333</source_loc>
			<order>41</order>
			<sig_name>lp_ctrl_3</sig_name>
			<label>i:lp_ctrl_3:wire</label>
			<datatype W="1">sc_uint</datatype>
			<op>
				<id>279</id>
				<op_kind>wire</op_kind>
				<object>lp_ctrl_3</object>
			</op>
			<cycle_id>21</cycle_id>
			<cycle_id>3</cycle_id>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>9594</id>
			<source_loc>18402</source_loc>
			<order>42</order>
			<sig_name>j_u3</sig_name>
			<label>j:j_u3:wire</label>
			<datatype W="2">sc_uint</datatype>
			<op>
				<id>96</id>
				<op_kind>wire</op_kind>
				<object>j_u3</object>
			</op>
			<cycle_id>21</cycle_id>
			<cycle_id>3</cycle_id>
			<cycle_id>36</cycle_id>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>9592</id>
			<source_loc>9327</source_loc>
			<order>43</order>
			<sig_name>f1_array_rgb</sig_name>
			<label>f1_array_rgb:wire</label>
			<datatype>
				<array>2322</array>
				<datatype W="8">sc_uint</datatype>
			</datatype>
			<op>
				<id>94</id>
				<op_kind>wire</op_kind>
				<object>f1_array_rgb</object>
			</op>
			<cycle_id>21</cycle_id>
			<cycle_id>3</cycle_id>
			<cycle_id>36</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>9593</id>
			<source_loc>9331</source_loc>
			<order>44</order>
			<sig_name>i_u2_u0</sig_name>
			<label>i:i_u2_u0:wire</label>
			<datatype W="2">sc_uint</datatype>
			<op>
				<id>95</id>
				<op_kind>wire</op_kind>
				<object>i_u2_u0</object>
			</op>
			<cycle_id>21</cycle_id>
			<cycle_id>3</cycle_id>
			<cycle_id>36</cycle_id>
			<chain_time>0.1755000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<op>
			<id>9601</id>
			<source_loc>9001</source_loc>
			<order>45</order>
			<instance_name>DC_Filter_Mul_2Ux2U_4U_4_16</instance_name>
			<opcode>39</opcode>
			<label>*</label>
			<op>
				<id>103</id>
				<op_kind>mul</op_kind>
				<in_widths>2</in_widths>
				<out_widths>4</out_widths>
			</op>
			<cycle_id>21</cycle_id>
			<cycle_id>3</cycle_id>
			<cycle_id>36</cycle_id>
			<chain_time>0.3377000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>9605</id>
			<source_loc>9006</source_loc>
			<order>46</order>
			<instance_name>DC_Filter_Mul_2Ux2U_4U_4_16</instance_name>
			<opcode>39</opcode>
			<label>*</label>
			<op>
				<id>107</id>
				<op_kind>mul</op_kind>
				<in_widths>2</in_widths>
				<out_widths>4</out_widths>
			</op>
			<cycle_id>21</cycle_id>
			<cycle_id>3</cycle_id>
			<cycle_id>36</cycle_id>
			<chain_time>0.3377000000</chain_time>
			<guard>true</guard>
		</op>
		<wire_op>
			<id>9887</id>
			<source_loc>9325</source_loc>
			<order>47</order>
			<sig_name>lp_ctrl_5</sig_name>
			<label>j:lp_ctrl_5:wire</label>
			<datatype W="1">sc_uint</datatype>
			<op>
				<id>283</id>
				<op_kind>wire</op_kind>
				<object>lp_ctrl_5</object>
			</op>
			<cycle_id>21</cycle_id>
			<cycle_id>3</cycle_id>
			<cycle_id>36</cycle_id>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>9656</id>
			<source_loc>18353</source_loc>
			<order>48</order>
			<sig_name>k_u8</sig_name>
			<label>k:k_u8:wire</label>
			<datatype W="9">sc_uint</datatype>
			<op>
				<id>158</id>
				<op_kind>wire</op_kind>
				<object>k_u8</object>
			</op>
			<cycle_id>21</cycle_id>
			<cycle_id>3</cycle_id>
			<cycle_id>89</cycle_id>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>9654</id>
			<source_loc>9367</source_loc>
			<order>49</order>
			<sig_name>f1_array_rgb</sig_name>
			<label>f1_array_rgb:wire</label>
			<datatype>
				<array>2322</array>
				<datatype W="8">sc_uint</datatype>
			</datatype>
			<op>
				<id>156</id>
				<op_kind>wire</op_kind>
				<object>f1_array_rgb</object>
			</op>
			<cycle_id>21</cycle_id>
			<cycle_id>3</cycle_id>
			<cycle_id>89</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>9655</id>
			<source_loc>9371</source_loc>
			<order>50</order>
			<sig_name>j_u4_u0</sig_name>
			<label>j:j_u4_u0:wire</label>
			<datatype W="2">sc_uint</datatype>
			<op>
				<id>157</id>
				<op_kind>wire</op_kind>
				<object>j_u4_u0</object>
			</op>
			<cycle_id>21</cycle_id>
			<cycle_id>3</cycle_id>
			<cycle_id>89</cycle_id>
			<chain_time>0.1755000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<op>
			<id>9664</id>
			<source_loc>9029</source_loc>
			<order>51</order>
			<instance_name>DC_Filter_Mul_9Ux4U_12U_4_11</instance_name>
			<opcode>53</opcode>
			<label>*</label>
			<op>
				<id>166</id>
				<op_kind>mul</op_kind>
				<in_widths>2</in_widths>
				<out_widths>11</out_widths>
			</op>
			<cycle_id>21</cycle_id>
			<cycle_id>3</cycle_id>
			<cycle_id>89</cycle_id>
			<chain_time>0.8063000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>9671</id>
			<source_loc>9034</source_loc>
			<order>52</order>
			<instance_name>DC_Filter_Add_3Ux2U_4U_4_19</instance_name>
			<opcode>56</opcode>
			<label>+</label>
			<op>
				<id>173</id>
				<op_kind>add</op_kind>
				<in_widths>2</in_widths>
				<out_widths>4</out_widths>
			</op>
			<cycle_id>21</cycle_id>
			<cycle_id>3</cycle_id>
			<cycle_id>89</cycle_id>
			<chain_time>0.5034000000</chain_time>
			<guard>true</guard>
		</op>
		<wire_op>
			<id>9889</id>
			<source_loc>9365</source_loc>
			<order>53</order>
			<sig_name>lp_ctrl_6</sig_name>
			<label>k:lp_ctrl_6:wire</label>
			<datatype W="1">sc_uint</datatype>
			<op>
				<id>285</id>
				<op_kind>wire</op_kind>
				<object>lp_ctrl_6</object>
			</op>
			<cycle_id>21</cycle_id>
			<cycle_id>3</cycle_id>
			<cycle_id>89</cycle_id>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>9597</id>
			<source_loc>18404</source_loc>
			<order>54</order>
			<sig_name>k_u5</sig_name>
			<label>k:k_u5:wire</label>
			<datatype W="9">sc_uint</datatype>
			<op>
				<id>99</id>
				<op_kind>wire</op_kind>
				<object>k_u5</object>
			</op>
			<cycle_id>21</cycle_id>
			<cycle_id>3</cycle_id>
			<cycle_id>36</cycle_id>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>9595</id>
			<source_loc>9319</source_loc>
			<order>55</order>
			<sig_name>f1_array_rgb</sig_name>
			<label>f1_array_rgb:wire</label>
			<datatype>
				<array>2322</array>
				<datatype W="8">sc_uint</datatype>
			</datatype>
			<op>
				<id>97</id>
				<op_kind>wire</op_kind>
				<object>f1_array_rgb</object>
			</op>
			<cycle_id>21</cycle_id>
			<cycle_id>3</cycle_id>
			<cycle_id>36</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>9596</id>
			<source_loc>9323</source_loc>
			<order>56</order>
			<sig_name>j_u3_u0</sig_name>
			<label>j:j_u3_u0:wire</label>
			<datatype W="2">sc_uint</datatype>
			<op>
				<id>98</id>
				<op_kind>wire</op_kind>
				<object>j_u3_u0</object>
			</op>
			<cycle_id>21</cycle_id>
			<cycle_id>3</cycle_id>
			<cycle_id>36</cycle_id>
			<chain_time>0.1755000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<op>
			<id>9600</id>
			<source_loc>9000</source_loc>
			<order>57</order>
			<instance_name>DC_Filter_Add_1Ux1U_2U_4_20</instance_name>
			<opcode>46</opcode>
			<label>+</label>
			<op>
				<id>102</id>
				<op_kind>add</op_kind>
				<in_widths>2</in_widths>
				<out_widths>2</out_widths>
			</op>
			<cycle_id>21</cycle_id>
			<cycle_id>3</cycle_id>
			<cycle_id>36</cycle_id>
			<chain_time>0.5034000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>9602</id>
			<source_loc>9002</source_loc>
			<order>58</order>
			<instance_name>DC_Filter_Add_4Ux2U_4U_4_10</instance_name>
			<opcode>40</opcode>
			<label>+</label>
			<op>
				<id>104</id>
				<op_kind>add</op_kind>
				<in_widths>4 2</in_widths>
				<out_widths>4</out_widths>
			</op>
			<cycle_id>21</cycle_id>
			<cycle_id>3</cycle_id>
			<cycle_id>36</cycle_id>
			<chain_time>0.7008000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>9603</id>
			<source_loc>9003</source_loc>
			<order>59</order>
			<instance_name>DC_Filter_Mul_9Ux4U_12U_4_11</instance_name>
			<opcode>41</opcode>
			<label>*</label>
			<op>
				<id>105</id>
				<op_kind>mul</op_kind>
				<in_widths>4</in_widths>
				<out_widths>12</out_widths>
			</op>
			<cycle_id>21</cycle_id>
			<cycle_id>3</cycle_id>
			<cycle_id>36</cycle_id>
			<chain_time>1.3316000000</chain_time>
			<guard>true</guard>
		</op>
		<wire_op>
			<id>9891</id>
			<source_loc>9317</source_loc>
			<order>60</order>
			<sig_name>lp_ctrl_7</sig_name>
			<label>k:lp_ctrl_7:wire</label>
			<datatype W="1">sc_uint</datatype>
			<op>
				<id>287</id>
				<op_kind>wire</op_kind>
				<object>lp_ctrl_7</object>
			</op>
			<cycle_id>21</cycle_id>
			<cycle_id>3</cycle_id>
			<cycle_id>36</cycle_id>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>9657</id>
			<source_loc>9359</source_loc>
			<order>61</order>
			<sig_name>f1_array_rgb</sig_name>
			<label>f1_array_rgb:wire</label>
			<datatype>
				<array>2322</array>
				<datatype W="8">sc_uint</datatype>
			</datatype>
			<op>
				<id>159</id>
				<op_kind>wire</op_kind>
				<object>f1_array_rgb</object>
			</op>
			<cycle_id>21</cycle_id>
			<cycle_id>3</cycle_id>
			<cycle_id>89</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>9658</id>
			<source_loc>9363</source_loc>
			<order>62</order>
			<sig_name>k_u8_u0</sig_name>
			<label>k:k_u8_u0:wire</label>
			<datatype W="9">sc_uint</datatype>
			<op>
				<id>160</id>
				<op_kind>wire</op_kind>
				<object>k_u8_u0</object>
			</op>
			<cycle_id>21</cycle_id>
			<cycle_id>3</cycle_id>
			<cycle_id>89</cycle_id>
			<chain_time>0.1755000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>9598</id>
			<source_loc>9311</source_loc>
			<order>63</order>
			<sig_name>f1_array_rgb</sig_name>
			<label>f1_array_rgb:wire</label>
			<datatype>
				<array>2322</array>
				<datatype W="8">sc_uint</datatype>
			</datatype>
			<op>
				<id>100</id>
				<op_kind>wire</op_kind>
				<object>f1_array_rgb</object>
			</op>
			<cycle_id>21</cycle_id>
			<cycle_id>3</cycle_id>
			<cycle_id>36</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>9599</id>
			<source_loc>9315</source_loc>
			<order>64</order>
			<sig_name>k_u5_u0</sig_name>
			<label>k:k_u5_u0:wire</label>
			<datatype W="9">sc_uint</datatype>
			<op>
				<id>101</id>
				<op_kind>wire</op_kind>
				<object>k_u5_u0</object>
			</op>
			<cycle_id>21</cycle_id>
			<cycle_id>3</cycle_id>
			<cycle_id>36</cycle_id>
			<chain_time>0.1755000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<io_op>
			<id>9659</id>
			<source_loc>7570</source_loc>
			<order>65</order>
			<sig_name>i_rgb_m_busy_req_0</sig_name>
			<label>m_busy_req_0:i_rgb_m_busy_req_0:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>161</id>
				<op_kind>output</op_kind>
				<object>i_rgb_m_busy_req_0</object>
			</op>
			<cycle_id>21</cycle_id>
			<cycle_id>3</cycle_id>
			<cycle_id>89</cycle_id>
			<chain_time>0.0755000000</chain_time>
			<guard>true</guard>
		</io_op>
		<op>
			<id>9606</id>
			<source_loc>9007</source_loc>
			<order>66</order>
			<instance_name>DC_Filter_Add_4Ux2U_4U_4_10</instance_name>
			<opcode>47</opcode>
			<label>+</label>
			<op>
				<id>108</id>
				<op_kind>add</op_kind>
				<in_widths>4 2</in_widths>
				<out_widths>4</out_widths>
			</op>
			<cycle_id>34</cycle_id>
			<guard>true</guard>
		</op>
		<op>
			<id>9604</id>
			<source_loc>9005</source_loc>
			<order>67</order>
			<instance_name>DC_Filter_Add_12Ux9U_12U_4_12</instance_name>
			<opcode>42</opcode>
			<label>+</label>
			<op>
				<id>106</id>
				<op_kind>add</op_kind>
				<in_widths>12 9</in_widths>
				<out_widths>12</out_widths>
			</op>
			<cycle_id>34</cycle_id>
			<chain_time>0.4419000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>9607</id>
			<source_loc>9009</source_loc>
			<order>68</order>
			<instance_name>DC_Filter_Mul_9Ux4U_12U_4_11</instance_name>
			<opcode>41</opcode>
			<label>*</label>
			<op>
				<id>109</id>
				<op_kind>mul</op_kind>
				<in_widths>4</in_widths>
				<out_widths>12</out_widths>
			</op>
			<cycle_id>34</cycle_id>
			<chain_time>0.7448000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>9608</id>
			<source_loc>9010</source_loc>
			<order>69</order>
			<instance_name>DC_Filter_Add_12Ux9U_12U_4_12</instance_name>
			<opcode>42</opcode>
			<label>+</label>
			<op>
				<id>110</id>
				<op_kind>add</op_kind>
				<in_widths>12 9</in_widths>
				<out_widths>12</out_widths>
			</op>
			<cycle_id>35</cycle_id>
			<guard>true</guard>
		</op>
		<op>
			<id>9609</id>
			<source_loc>9097</source_loc>
			<order>70</order>
			<instance_name>f1_array_rgb</instance_name>
			<opcode>78</opcode>
			<label>f1_array_rgb:read</label>
			<op>
				<id>111</id>
				<op_kind>array_read</op_kind>
				<object>f1_array_rgb</object>
				<in_widths>12 1</in_widths>
				<out_widths>8</out_widths>
			</op>
			<cycle_id>35</cycle_id>
			<chain_time>0.5074000000</chain_time>
			<guard>true</guard>
		</op>
		<io_op>
			<id>9660</id>
			<source_loc>9282</source_loc>
			<order>71</order>
			<sig_name>i_rgb_m_data_is_invalid</sig_name>
			<label>i_rgb.m_data_is_invalid:i_rgb_m_data_is_invalid:read</label>
			<datatype W="1">bool</datatype>
			<input_read/>
			<op>
				<id>162</id>
				<op_kind>input</op_kind>
				<object>i_rgb_m_data_is_invalid</object>
			</op>
			<cycle_id>2</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>9661</id>
			<source_loc>7572</source_loc>
			<order>72</order>
			<sig_name>stall1</sig_name>
			<label>do_filter_1:stall1:write</label>
			<datatype W="1">sc_uint</datatype>
			<output_write/>
			<op>
				<id>163</id>
				<op_kind>output</op_kind>
				<object>stall1</object>
			</op>
			<cycle_id>2</cycle_id>
			<chain_time>0.1795000000</chain_time>
			<guard>true</guard>
		</io_op>
		<op>
			<id>9665</id>
			<source_loc>9030</source_loc>
			<order>73</order>
			<instance_name>DC_Filter_Add_12Ux9U_12U_4_12</instance_name>
			<opcode>52</opcode>
			<label>+</label>
			<op>
				<id>167</id>
				<op_kind>add</op_kind>
				<in_widths>11 9</in_widths>
				<out_widths>12</out_widths>
			</op>
			<cycle_id>2</cycle_id>
			<guard>true</guard>
		</op>
		<op>
			<id>9667</id>
			<source_loc>9031</source_loc>
			<order>74</order>
			<instance_name>DC_Filter_Add_4Ux2U_4U_4_10</instance_name>
			<opcode>54</opcode>
			<label>+</label>
			<op>
				<id>169</id>
				<op_kind>add</op_kind>
				<in_widths>2</in_widths>
				<out_widths>3</out_widths>
			</op>
			<cycle_id>2</cycle_id>
			<guard>true</guard>
		</op>
		<op>
			<id>9611</id>
			<source_loc>9012</source_loc>
			<order>75</order>
			<instance_name>DC_Filter_Add_9Ux1U_9U_4_13</instance_name>
			<opcode>43</opcode>
			<label>+</label>
			<op>
				<id>113</id>
				<op_kind>add</op_kind>
				<in_widths>9</in_widths>
				<out_widths>9</out_widths>
			</op>
			<cycle_id>36</cycle_id>
			<guard>true</guard>
		</op>
		<op>
			<id>9610</id>
			<source_loc>9098</source_loc>
			<order>76</order>
			<instance_name>f1_array_rgb</instance_name>
			<opcode>79</opcode>
			<label>f1_array_rgb:write</label>
			<op>
				<id>112</id>
				<op_kind>array_write</op_kind>
				<object>f1_array_rgb</object>
				<in_widths>12 8 1  </in_widths>
				<out_widths>64</out_widths>
			</op>
			<cycle_id>35</cycle_id>
			<chain_time>0.1795000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>9615</id>
			<source_loc>9014</source_loc>
			<order>77</order>
			<instance_name>DC_Filter_Add_2Ux1U_2U_4_30</instance_name>
			<opcode>45</opcode>
			<label>+</label>
			<op>
				<id>117</id>
				<op_kind>add</op_kind>
				<in_widths>2</in_widths>
				<out_widths>2</out_widths>
			</op>
			<cycle_id>36</cycle_id>
			<guard>true</guard>
		</op>
		<op>
			<id>9617</id>
			<source_loc>9015</source_loc>
			<order>78</order>
			<instance_name>DC_Filter_LessThan_12Ux9U_1U_4_31</instance_name>
			<opcode>48</opcode>
			<label>&lt;</label>
			<op>
				<id>119</id>
				<op_kind>lt</op_kind>
				<in_widths>12</in_widths>
				<out_widths>1</out_widths>
			</op>
			<cycle_id>36</cycle_id>
			<guard>true</guard>
		</op>
		<io_op>
			<id>9662</id>
			<source_loc>7575</source_loc>
			<order>79</order>
			<sig_name>i_rgb_m_busy_req_0</sig_name>
			<label>m_busy_req_0:i_rgb_m_busy_req_0:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>164</id>
				<op_kind>output</op_kind>
				<object>i_rgb_m_busy_req_0</object>
			</op>
			<cycle_id>2</cycle_id>
			<chain_time>0.0755000000</chain_time>
			<guard>true</guard>
		</io_op>
		<wire_op>
			<id>9892</id>
			<source_loc>9316</source_loc>
			<order>80</order>
			<sig_name>lp_ctrl_7</sig_name>
			<label>k:lp_ctrl_7:wire</label>
			<datatype W="1">sc_uint</datatype>
			<op>
				<id>288</id>
				<op_kind>wire</op_kind>
				<object>lp_ctrl_7</object>
			</op>
			<cycle_id>36</cycle_id>
			<guard>true</guard>
		</wire_op>
		<op>
			<id>9613</id>
			<source_loc>9013</source_loc>
			<order>81</order>
			<instance_name>DC_Filter_Add_1Ux1U_2U_4_32</instance_name>
			<opcode>46</opcode>
			<label>+</label>
			<op>
				<id>115</id>
				<op_kind>add</op_kind>
				<in_widths>2</in_widths>
				<out_widths>2</out_widths>
			</op>
			<cycle_id>36</cycle_id>
			<guard>true</guard>
		</op>
		<wire_op>
			<id>9888</id>
			<source_loc>9324</source_loc>
			<order>82</order>
			<sig_name>lp_ctrl_5</sig_name>
			<label>j:lp_ctrl_5:wire</label>
			<datatype W="1">sc_uint</datatype>
			<op>
				<id>284</id>
				<op_kind>wire</op_kind>
				<object>lp_ctrl_5</object>
			</op>
			<cycle_id>36</cycle_id>
			<guard>true</guard>
		</wire_op>
		<op>
			<id>9668</id>
			<source_loc>9032</source_loc>
			<order>83</order>
			<instance_name>DC_Filter_Mul_9Ux4U_12U_4_11</instance_name>
			<opcode>55</opcode>
			<label>*</label>
			<op>
				<id>170</id>
				<op_kind>mul</op_kind>
				<in_widths>3</in_widths>
				<out_widths>12</out_widths>
			</op>
			<cycle_id>2</cycle_id>
			<chain_time>0.7448000000</chain_time>
			<guard>true</guard>
		</op>
		<io_op>
			<id>9663</id>
			<source_loc>7578</source_loc>
			<order>84</order>
			<sig_name>i_rgb_data</sig_name>
			<label>i_rgb.data:i_rgb_data:read</label>
			<datatype W="24">sc_uint</datatype>
			<input_read/>
			<op>
				<id>165</id>
				<op_kind>input</op_kind>
				<object>i_rgb_data</object>
			</op>
			<cycle_id>2</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</io_op>
		<wire_op>
			<id>9884</id>
			<source_loc>9332</source_loc>
			<order>85</order>
			<sig_name>lp_ctrl_3</sig_name>
			<label>i:lp_ctrl_3:wire</label>
			<datatype W="1">sc_uint</datatype>
			<op>
				<id>280</id>
				<op_kind>wire</op_kind>
				<object>lp_ctrl_3</object>
			</op>
			<cycle_id>36</cycle_id>
			<guard>true</guard>
		</wire_op>
		<op>
			<id>9669</id>
			<source_loc>9033</source_loc>
			<order>86</order>
			<instance_name>DC_Filter_Add_12Ux9U_12U_4_12</instance_name>
			<opcode>42</opcode>
			<label>+</label>
			<op>
				<id>171</id>
				<op_kind>add</op_kind>
				<in_widths>12 9</in_widths>
				<out_widths>12</out_widths>
			</op>
			<cycle_id>87</cycle_id>
			<guard>true</guard>
		</op>
		<op>
			<id>9666</id>
			<source_loc>9103</source_loc>
			<order>87</order>
			<instance_name>f1_array_rgb</instance_name>
			<opcode>79</opcode>
			<label>f1_array_rgb:write</label>
			<op>
				<id>168</id>
				<op_kind>array_write</op_kind>
				<object>f1_array_rgb</object>
				<in_widths>12 24 1 </in_widths>
				<out_widths>64</out_widths>
			</op>
			<cycle_id>2</cycle_id>
			<chain_time>0.1795000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>9672</id>
			<source_loc>9035</source_loc>
			<order>88</order>
			<instance_name>DC_Filter_Mul_9Ux4U_12U_4_11</instance_name>
			<opcode>41</opcode>
			<label>*</label>
			<op>
				<id>174</id>
				<op_kind>mul</op_kind>
				<in_widths>4</in_widths>
				<out_widths>12</out_widths>
			</op>
			<cycle_id>87</cycle_id>
			<chain_time>0.7448000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>9620</id>
			<source_loc>9016</source_loc>
			<order>89</order>
			<instance_name>DC_Filter_LessThan_12Ux9U_1U_4_36</instance_name>
			<opcode>48</opcode>
			<label>&lt;</label>
			<op>
				<id>122</id>
				<op_kind>lt</op_kind>
				<in_widths>12</in_widths>
				<out_widths>1</out_widths>
			</op>
			<cycle_id>36</cycle_id>
			<guard>true</guard>
		</op>
		<wire_op>
			<id>9619</id>
			<source_loc>7555</source_loc>
			<order>90</order>
			<sig_name>k_u6</sig_name>
			<label>k:k_u6:wire</label>
			<datatype W="9">sc_uint</datatype>
			<op>
				<id>121</id>
				<op_kind>wire</op_kind>
				<object>k_u6</object>
			</op>
			<cycle_id>36</cycle_id>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>9637</id>
			<source_loc>18424</source_loc>
			<order>91</order>
			<sig_name>k_u7</sig_name>
			<label>k:k_u7:wire</label>
			<datatype W="9">sc_uint</datatype>
			<op>
				<id>139</id>
				<op_kind>wire</op_kind>
				<object>k_u7</object>
			</op>
			<cycle_id>36</cycle_id>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>9893</id>
			<source_loc>9357</source_loc>
			<order>92</order>
			<sig_name>lp_ctrl_8</sig_name>
			<label>k:lp_ctrl_8:wire</label>
			<datatype W="1">sc_uint</datatype>
			<op>
				<id>289</id>
				<op_kind>wire</op_kind>
				<object>lp_ctrl_8</object>
			</op>
			<cycle_id>36</cycle_id>
			<guard>true</guard>
		</wire_op>
		<op>
			<id>9673</id>
			<source_loc>9036</source_loc>
			<order>93</order>
			<instance_name>DC_Filter_Add_12Ux9U_12U_4_12</instance_name>
			<opcode>42</opcode>
			<label>+</label>
			<op>
				<id>175</id>
				<op_kind>add</op_kind>
				<in_widths>12 9</in_widths>
				<out_widths>12</out_widths>
			</op>
			<cycle_id>88</cycle_id>
			<guard>true</guard>
		</op>
		<op>
			<id>9670</id>
			<source_loc>9104</source_loc>
			<order>94</order>
			<instance_name>f1_array_rgb</instance_name>
			<opcode>79</opcode>
			<label>f1_array_rgb:write</label>
			<op>
				<id>172</id>
				<op_kind>array_write</op_kind>
				<object>f1_array_rgb</object>
				<in_widths>12 24 1 </in_widths>
				<out_widths>64</out_widths>
			</op>
			<cycle_id>87</cycle_id>
			<chain_time>0.1795000000</chain_time>
			<guard>true</guard>
		</op>
		<wire_op>
			<id>9895</id>
			<source_loc>9349</source_loc>
			<order>95</order>
			<sig_name>lp_ctrl_9</sig_name>
			<label>k:lp_ctrl_9:wire</label>
			<datatype W="1">sc_uint</datatype>
			<op>
				<id>291</id>
				<op_kind>wire</op_kind>
				<object>lp_ctrl_9</object>
			</op>
			<cycle_id>36</cycle_id>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>9638</id>
			<source_loc>9351</source_loc>
			<order>96</order>
			<sig_name>f1_array_rgb</sig_name>
			<label>f1_array_rgb:wire</label>
			<datatype>
				<array>2322</array>
				<datatype W="8">sc_uint</datatype>
			</datatype>
			<op>
				<id>140</id>
				<op_kind>wire</op_kind>
				<object>f1_array_rgb</object>
			</op>
			<cycle_id>36</cycle_id>
			<cycle_id>77</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>9639</id>
			<source_loc>9355</source_loc>
			<order>97</order>
			<sig_name>k_u7_u0</sig_name>
			<label>k:k_u7_u0:wire</label>
			<datatype W="9">sc_uint</datatype>
			<op>
				<id>141</id>
				<op_kind>wire</op_kind>
				<object>k_u7_u0</object>
			</op>
			<cycle_id>36</cycle_id>
			<cycle_id>77</cycle_id>
			<chain_time>0.1755000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<op>
			<id>9675</id>
			<source_loc>9037</source_loc>
			<order>98</order>
			<instance_name>DC_Filter_Add_9Ux1U_9U_4_13</instance_name>
			<opcode>43</opcode>
			<label>+</label>
			<op>
				<id>177</id>
				<op_kind>add</op_kind>
				<in_widths>9</in_widths>
				<out_widths>9</out_widths>
			</op>
			<cycle_id>89</cycle_id>
			<guard>true</guard>
		</op>
		<op>
			<id>9674</id>
			<source_loc>9105</source_loc>
			<order>99</order>
			<instance_name>f1_array_rgb</instance_name>
			<opcode>79</opcode>
			<label>f1_array_rgb:write</label>
			<op>
				<id>176</id>
				<op_kind>array_write</op_kind>
				<object>f1_array_rgb</object>
				<in_widths>12 24 1 </in_widths>
				<out_widths>64</out_widths>
			</op>
			<cycle_id>88</cycle_id>
			<chain_time>0.1795000000</chain_time>
			<guard>true</guard>
		</op>
		<wire_op>
			<id>9679</id>
			<source_loc>18399</source_loc>
			<order>100</order>
			<sig_name>flag0</sig_name>
			<label>flag:flag0:wire</label>
			<datatype W="12">sc_uint</datatype>
			<op>
				<id>181</id>
				<op_kind>wire</op_kind>
				<object>flag0</object>
			</op>
			<cycle_id>89</cycle_id>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>9624</id>
			<source_loc>18472</source_loc>
			<order>101</order>
			<sig_name>h0</sig_name>
			<label>h:h0:wire</label>
			<datatype W="2">sc_uint</datatype>
			<op>
				<id>126</id>
				<op_kind>wire</op_kind>
				<object>h0</object>
			</op>
			<cycle_id>36</cycle_id>
			<cycle_id>58</cycle_id>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>9622</id>
			<source_loc>9343</source_loc>
			<order>102</order>
			<sig_name>f1_array_rgb</sig_name>
			<label>f1_array_rgb:wire</label>
			<datatype>
				<array>2322</array>
				<datatype W="8">sc_uint</datatype>
			</datatype>
			<op>
				<id>124</id>
				<op_kind>wire</op_kind>
				<object>f1_array_rgb</object>
			</op>
			<cycle_id>36</cycle_id>
			<cycle_id>58</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>9623</id>
			<source_loc>9347</source_loc>
			<order>103</order>
			<sig_name>k_u6_u0</sig_name>
			<label>k:k_u6_u0:wire</label>
			<datatype W="9">sc_uint</datatype>
			<op>
				<id>125</id>
				<op_kind>wire</op_kind>
				<object>k_u6_u0</object>
			</op>
			<cycle_id>36</cycle_id>
			<cycle_id>58</cycle_id>
			<chain_time>0.1755000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>9897</id>
			<source_loc>9341</source_loc>
			<order>104</order>
			<sig_name>lp_ctrl_10</sig_name>
			<label>h:lp_ctrl_10:wire</label>
			<datatype W="1">sc_uint</datatype>
			<op>
				<id>293</id>
				<op_kind>wire</op_kind>
				<object>lp_ctrl_10</object>
			</op>
			<cycle_id>36</cycle_id>
			<cycle_id>58</cycle_id>
			<guard>true</guard>
		</wire_op>
		<io_op>
			<id>9640</id>
			<source_loc>7559</source_loc>
			<order>105</order>
			<sig_name>i_rgb_m_busy_req_0</sig_name>
			<label>m_busy_req_0:i_rgb_m_busy_req_0:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>142</id>
				<op_kind>output</op_kind>
				<object>i_rgb_m_busy_req_0</object>
			</op>
			<cycle_id>36</cycle_id>
			<cycle_id>77</cycle_id>
			<chain_time>0.0755000000</chain_time>
			<guard>true</guard>
		</io_op>
		<wire_op>
			<id>9890</id>
			<source_loc>9364</source_loc>
			<order>106</order>
			<sig_name>lp_ctrl_6</sig_name>
			<label>k:lp_ctrl_6:wire</label>
			<datatype W="1">sc_uint</datatype>
			<op>
				<id>286</id>
				<op_kind>wire</op_kind>
				<object>lp_ctrl_6</object>
			</op>
			<cycle_id>89</cycle_id>
			<guard>true</guard>
		</wire_op>
		<op>
			<id>9677</id>
			<source_loc>9038</source_loc>
			<order>107</order>
			<instance_name>DC_Filter_Add_2Ux1U_2U_4_39</instance_name>
			<opcode>45</opcode>
			<label>+</label>
			<op>
				<id>179</id>
				<op_kind>add</op_kind>
				<in_widths>2</in_widths>
				<out_widths>2</out_widths>
			</op>
			<cycle_id>89</cycle_id>
			<guard>true</guard>
		</op>
		<wire_op>
			<id>9625</id>
			<source_loc>9335</source_loc>
			<order>108</order>
			<sig_name>f1_array_rgb</sig_name>
			<label>f1_array_rgb:wire</label>
			<datatype>
				<array>2322</array>
				<datatype W="8">sc_uint</datatype>
			</datatype>
			<op>
				<id>127</id>
				<op_kind>wire</op_kind>
				<object>f1_array_rgb</object>
			</op>
			<cycle_id>36</cycle_id>
			<cycle_id>58</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>9626</id>
			<source_loc>9339</source_loc>
			<order>109</order>
			<sig_name>h0_u0</sig_name>
			<label>h:h0_u0:wire</label>
			<datatype W="2">sc_uint</datatype>
			<op>
				<id>128</id>
				<op_kind>wire</op_kind>
				<object>h0_u0</object>
			</op>
			<cycle_id>36</cycle_id>
			<cycle_id>58</cycle_id>
			<chain_time>0.1755000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<op>
			<id>9627</id>
			<source_loc>9017</source_loc>
			<order>110</order>
			<instance_name>DC_Filter_Mul_2Ux2U_4U_4_9</instance_name>
			<opcode>39</opcode>
			<label>*</label>
			<op>
				<id>129</id>
				<op_kind>mul</op_kind>
				<in_widths>2</in_widths>
				<out_widths>4</out_widths>
			</op>
			<cycle_id>36</cycle_id>
			<cycle_id>58</cycle_id>
			<chain_time>0.3377000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>9628</id>
			<source_loc>9018</source_loc>
			<order>111</order>
			<instance_name>DC_Filter_Add_4Ux2U_4U_4_10</instance_name>
			<opcode>40</opcode>
			<label>+</label>
			<op>
				<id>130</id>
				<op_kind>add</op_kind>
				<in_widths>4</in_widths>
				<out_widths>4</out_widths>
			</op>
			<cycle_id>36</cycle_id>
			<cycle_id>58</cycle_id>
			<chain_time>0.5351000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>9629</id>
			<source_loc>9019</source_loc>
			<order>112</order>
			<instance_name>DC_Filter_Mul_9Ux4U_12U_4_11</instance_name>
			<opcode>41</opcode>
			<label>*</label>
			<op>
				<id>131</id>
				<op_kind>mul</op_kind>
				<in_widths>4</in_widths>
				<out_widths>12</out_widths>
			</op>
			<cycle_id>36</cycle_id>
			<cycle_id>58</cycle_id>
			<chain_time>1.1659000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>9630</id>
			<source_loc>9020</source_loc>
			<order>113</order>
			<instance_name>DC_Filter_Add_12Ux9U_12U_4_12</instance_name>
			<opcode>42</opcode>
			<label>+</label>
			<op>
				<id>132</id>
				<op_kind>add</op_kind>
				<in_widths>12 9</in_widths>
				<out_widths>12</out_widths>
			</op>
			<cycle_id>36</cycle_id>
			<cycle_id>58</cycle_id>
			<chain_time>1.4938000000</chain_time>
			<guard>true</guard>
		</op>
		<wire_op>
			<id>9886</id>
			<source_loc>9372</source_loc>
			<order>114</order>
			<sig_name>lp_ctrl_4</sig_name>
			<label>j:lp_ctrl_4:wire</label>
			<datatype W="1">sc_uint</datatype>
			<op>
				<id>282</id>
				<op_kind>wire</op_kind>
				<object>lp_ctrl_4</object>
			</op>
			<cycle_id>89</cycle_id>
			<guard>true</guard>
		</wire_op>
		<op>
			<id>9632</id>
			<source_loc>9021</source_loc>
			<order>115</order>
			<instance_name>DC_Filter_Add_2Ux1U_2U_4_44</instance_name>
			<opcode>45</opcode>
			<label>+</label>
			<op>
				<id>134</id>
				<op_kind>add</op_kind>
				<in_widths>2</in_widths>
				<out_widths>2</out_widths>
			</op>
			<cycle_id>58</cycle_id>
			<guard>true</guard>
		</op>
		<op>
			<id>9631</id>
			<source_loc>9099</source_loc>
			<order>116</order>
			<instance_name>f1_array_rgb</instance_name>
			<opcode>79</opcode>
			<label>f1_array_rgb:write</label>
			<op>
				<id>133</id>
				<op_kind>array_write</op_kind>
				<object>f1_array_rgb</object>
				<in_widths>12 1 </in_widths>
				<out_widths>64</out_widths>
			</op>
			<cycle_id>58</cycle_id>
			<cycle_id>36</cycle_id>
			<chain_time>1.5593000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>9636</id>
			<source_loc>9023</source_loc>
			<order>117</order>
			<instance_name>DC_Filter_Add_12Ux1U_12U_4_51</instance_name>
			<opcode>49</opcode>
			<label>+</label>
			<op>
				<id>138</id>
				<op_kind>add</op_kind>
				<in_widths>12</in_widths>
				<out_widths>12</out_widths>
			</op>
			<cycle_id>58</cycle_id>
			<guard>true</guard>
		</op>
		<io_op>
			<id>9641</id>
			<source_loc>9280</source_loc>
			<order>118</order>
			<sig_name>i_rgb_m_data_is_invalid</sig_name>
			<label>m_data_is_invalid:i_rgb_m_data_is_invalid:read</label>
			<datatype W="1">bool</datatype>
			<input_read/>
			<op>
				<id>143</id>
				<op_kind>input</op_kind>
				<object>i_rgb_m_data_is_invalid</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>9642</id>
			<source_loc>7561</source_loc>
			<order>119</order>
			<sig_name>stall1</sig_name>
			<label>do_filter_1::get:stall1:write</label>
			<datatype W="1">sc_uint</datatype>
			<output_write/>
			<op>
				<id>144</id>
				<op_kind>output</op_kind>
				<object>stall1</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1795000000</chain_time>
			<guard>true</guard>
		</io_op>
		<op>
			<id>9645</id>
			<source_loc>9024</source_loc>
			<order>120</order>
			<instance_name>DC_Filter_Add_12Ux9U_12U_4_12</instance_name>
			<opcode>51</opcode>
			<label>+</label>
			<op>
				<id>147</id>
				<op_kind>add</op_kind>
				<in_widths>9</in_widths>
				<out_widths>11</out_widths>
			</op>
			<cycle_id>1</cycle_id>
			<guard>true</guard>
		</op>
		<wire_op>
			<id>9898</id>
			<source_loc>9340</source_loc>
			<order>121</order>
			<sig_name>lp_ctrl_10</sig_name>
			<label>h:lp_ctrl_10:wire</label>
			<datatype W="1">sc_uint</datatype>
			<op>
				<id>294</id>
				<op_kind>wire</op_kind>
				<object>lp_ctrl_10</object>
			</op>
			<cycle_id>58</cycle_id>
			<guard>true</guard>
		</wire_op>
		<op>
			<id>9634</id>
			<source_loc>9022</source_loc>
			<order>122</order>
			<instance_name>DC_Filter_Add_9Ux1U_9U_4_13</instance_name>
			<opcode>43</opcode>
			<label>+</label>
			<op>
				<id>136</id>
				<op_kind>add</op_kind>
				<in_widths>9</in_widths>
				<out_widths>9</out_widths>
			</op>
			<cycle_id>58</cycle_id>
			<guard>true</guard>
		</op>
		<io_op>
			<id>9643</id>
			<source_loc>7563</source_loc>
			<order>123</order>
			<sig_name>i_rgb_m_busy_req_0</sig_name>
			<label>m_busy_req_0:i_rgb_m_busy_req_0:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>145</id>
				<op_kind>output</op_kind>
				<object>i_rgb_m_busy_req_0</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.0755000000</chain_time>
			<guard>true</guard>
		</io_op>
		<wire_op>
			<id>9533</id>
			<source_loc>9532</source_loc>
			<order>124</order>
			<sig_name>flag0</sig_name>
			<label>flag:flag0:wire</label>
			<datatype W="12">sc_uint</datatype>
			<op>
				<id>55</id>
				<op_kind>wire</op_kind>
				<object>flag0</object>
			</op>
			<cycle_id>36</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>9868</id>
			<source_loc>9532</source_loc>
			<order>125</order>
			<sig_name>flag0</sig_name>
			<label>flag:flag0:wire</label>
			<datatype W="12">sc_uint</datatype>
			<op>
				<id>267</id>
				<op_kind>wire</op_kind>
				<object>flag0</object>
			</op>
			<cycle_id>58</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<original_op>9533</original_op>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>9896</id>
			<source_loc>9348</source_loc>
			<order>126</order>
			<sig_name>lp_ctrl_9</sig_name>
			<label>k:lp_ctrl_9:wire</label>
			<datatype W="1">sc_uint</datatype>
			<op>
				<id>292</id>
				<op_kind>wire</op_kind>
				<object>lp_ctrl_9</object>
			</op>
			<cycle_id>58</cycle_id>
			<guard>true</guard>
		</wire_op>
		<op>
			<id>9651</id>
			<source_loc>9027</source_loc>
			<order>127</order>
			<instance_name>DC_Filter_Add_9Ux1U_9U_4_13</instance_name>
			<opcode>43</opcode>
			<label>+</label>
			<op>
				<id>153</id>
				<op_kind>add</op_kind>
				<in_widths>9</in_widths>
				<out_widths>9</out_widths>
			</op>
			<cycle_id>1</cycle_id>
			<guard>true</guard>
		</op>
		<io_op>
			<id>9644</id>
			<source_loc>7541</source_loc>
			<order>128</order>
			<sig_name>i_rgb_data</sig_name>
			<label>i_rgb.data.get::nb_get::use_data:i_rgb_data:read</label>
			<datatype W="24">sc_uint</datatype>
			<input_read/>
			<op>
				<id>146</id>
				<op_kind>input</op_kind>
				<object>i_rgb_data</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</io_op>
		<op>
			<id>9647</id>
			<source_loc>9025</source_loc>
			<order>129</order>
			<instance_name>DC_Filter_Add_12Ux9U_12U_4_12</instance_name>
			<opcode>52</opcode>
			<label>+</label>
			<op>
				<id>149</id>
				<op_kind>add</op_kind>
				<in_widths>9</in_widths>
				<out_widths>12</out_widths>
			</op>
			<cycle_id>75</cycle_id>
			<guard>true</guard>
		</op>
		<op>
			<id>9646</id>
			<source_loc>9100</source_loc>
			<order>130</order>
			<instance_name>f1_array_rgb</instance_name>
			<opcode>79</opcode>
			<label>f1_array_rgb:write</label>
			<op>
				<id>148</id>
				<op_kind>array_write</op_kind>
				<object>f1_array_rgb</object>
				<in_widths>11 24 1 </in_widths>
				<out_widths>64</out_widths>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1795000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>9649</id>
			<source_loc>9026</source_loc>
			<order>131</order>
			<instance_name>DC_Filter_Add_12Ux9U_12U_4_12</instance_name>
			<opcode>42</opcode>
			<label>+</label>
			<op>
				<id>151</id>
				<op_kind>add</op_kind>
				<in_widths>9</in_widths>
				<out_widths>12</out_widths>
			</op>
			<cycle_id>76</cycle_id>
			<guard>true</guard>
		</op>
		<op>
			<id>9648</id>
			<source_loc>9101</source_loc>
			<order>132</order>
			<instance_name>f1_array_rgb</instance_name>
			<opcode>79</opcode>
			<label>f1_array_rgb:write</label>
			<op>
				<id>150</id>
				<op_kind>array_write</op_kind>
				<object>f1_array_rgb</object>
				<in_widths>12 24 1 </in_widths>
				<out_widths>64</out_widths>
			</op>
			<cycle_id>75</cycle_id>
			<chain_time>0.1795000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>9650</id>
			<source_loc>9102</source_loc>
			<order>133</order>
			<instance_name>f1_array_rgb</instance_name>
			<opcode>79</opcode>
			<label>f1_array_rgb:write</label>
			<op>
				<id>152</id>
				<op_kind>array_write</op_kind>
				<object>f1_array_rgb</object>
				<in_widths>12 24 1 </in_widths>
				<out_widths>64</out_widths>
			</op>
			<cycle_id>76</cycle_id>
			<chain_time>0.1795000000</chain_time>
			<guard>true</guard>
		</op>
		<wire_op>
			<id>9680</id>
			<source_loc>18482</source_loc>
			<order>134</order>
			<sig_name>k_u9</sig_name>
			<label>k:k_u9:wire</label>
			<datatype W="9">sc_uint</datatype>
			<op>
				<id>182</id>
				<op_kind>wire</op_kind>
				<object>k_u9</object>
			</op>
			<cycle_id>36</cycle_id>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>9870</id>
			<source_loc>18482</source_loc>
			<order>135</order>
			<sig_name>k_u9</sig_name>
			<label>k:k_u9:wire</label>
			<datatype W="9">sc_uint</datatype>
			<op>
				<id>268</id>
				<op_kind>wire</op_kind>
				<object>k_u9</object>
			</op>
			<cycle_id>58</cycle_id>
			<original_op>9680</original_op>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>9872</id>
			<source_loc>18482</source_loc>
			<order>136</order>
			<sig_name>k_u9</sig_name>
			<label>k:k_u9:wire</label>
			<datatype W="9">sc_uint</datatype>
			<op>
				<id>269</id>
				<op_kind>wire</op_kind>
				<object>k_u9</object>
			</op>
			<cycle_id>77</cycle_id>
			<original_op>9680</original_op>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>9874</id>
			<source_loc>18482</source_loc>
			<order>137</order>
			<sig_name>k_u9</sig_name>
			<label>k:k_u9:wire</label>
			<datatype W="9">sc_uint</datatype>
			<op>
				<id>270</id>
				<op_kind>wire</op_kind>
				<object>k_u9</object>
			</op>
			<cycle_id>89</cycle_id>
			<original_op>9680</original_op>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>9894</id>
			<source_loc>9356</source_loc>
			<order>138</order>
			<sig_name>lp_ctrl_8</sig_name>
			<label>k:lp_ctrl_8:wire</label>
			<datatype W="1">sc_uint</datatype>
			<op>
				<id>290</id>
				<op_kind>wire</op_kind>
				<object>lp_ctrl_8</object>
			</op>
			<cycle_id>77</cycle_id>
			<guard>true</guard>
		</wire_op>
		<op>
			<id>9653</id>
			<source_loc>9028</source_loc>
			<order>139</order>
			<instance_name>DC_Filter_Add_12Ux1U_12U_4_51</instance_name>
			<opcode>49</opcode>
			<label>+</label>
			<op>
				<id>155</id>
				<op_kind>add</op_kind>
				<in_widths>12</in_widths>
				<out_widths>12</out_widths>
			</op>
			<cycle_id>77</cycle_id>
			<guard>true</guard>
		</op>
		<wire_op>
			<id>9536</id>
			<source_loc>9535</source_loc>
			<order>140</order>
			<sig_name>flag0</sig_name>
			<label>flag:flag0:wire</label>
			<datatype W="12">sc_uint</datatype>
			<op>
				<id>56</id>
				<op_kind>wire</op_kind>
				<object>flag0</object>
			</op>
			<cycle_id>36</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>9848</id>
			<source_loc>9535</source_loc>
			<order>141</order>
			<sig_name>flag0</sig_name>
			<label>flag:flag0:wire</label>
			<datatype W="12">sc_uint</datatype>
			<op>
				<id>257</id>
				<op_kind>wire</op_kind>
				<object>flag0</object>
			</op>
			<cycle_id>58</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<original_op>9536</original_op>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>9850</id>
			<source_loc>9535</source_loc>
			<order>142</order>
			<sig_name>flag0</sig_name>
			<label>flag:flag0:wire</label>
			<datatype W="12">sc_uint</datatype>
			<op>
				<id>258</id>
				<op_kind>wire</op_kind>
				<object>flag0</object>
			</op>
			<cycle_id>77</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<original_op>9536</original_op>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>9539</id>
			<source_loc>9538</source_loc>
			<order>143</order>
			<sig_name>flag0</sig_name>
			<label>flag:flag0:wire</label>
			<datatype W="12">sc_uint</datatype>
			<op>
				<id>57</id>
				<op_kind>wire</op_kind>
				<object>flag0</object>
			</op>
			<cycle_id>36</cycle_id>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>9852</id>
			<source_loc>9538</source_loc>
			<order>144</order>
			<sig_name>flag0</sig_name>
			<label>flag:flag0:wire</label>
			<datatype W="12">sc_uint</datatype>
			<op>
				<id>259</id>
				<op_kind>wire</op_kind>
				<object>flag0</object>
			</op>
			<cycle_id>58</cycle_id>
			<chain_time>0.2676149122</chain_time>
			<original_op>9539</original_op>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>9854</id>
			<source_loc>9538</source_loc>
			<order>145</order>
			<sig_name>flag0</sig_name>
			<label>flag:flag0:wire</label>
			<datatype W="12">sc_uint</datatype>
			<op>
				<id>260</id>
				<op_kind>wire</op_kind>
				<object>flag0</object>
			</op>
			<cycle_id>77</cycle_id>
			<chain_time>0.2676149122</chain_time>
			<original_op>9539</original_op>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>9856</id>
			<source_loc>9538</source_loc>
			<order>146</order>
			<sig_name>flag0</sig_name>
			<label>flag:flag0:wire</label>
			<datatype W="12">sc_uint</datatype>
			<op>
				<id>261</id>
				<op_kind>wire</op_kind>
				<object>flag0</object>
			</op>
			<cycle_id>89</cycle_id>
			<chain_time>0.2676149122</chain_time>
			<original_op>9539</original_op>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>9899</id>
			<source_loc>9476</source_loc>
			<order>147</order>
			<sig_name>lp_ctrl_11</sig_name>
			<label>f1_val[2]:lp_ctrl_11:wire</label>
			<datatype W="1">sc_uint</datatype>
			<op>
				<id>295</id>
				<op_kind>wire</op_kind>
				<object>lp_ctrl_11</object>
			</op>
			<cycle_id>36</cycle_id>
			<cycle_id>58</cycle_id>
			<cycle_id>77</cycle_id>
			<cycle_id>89</cycle_id>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>9687</id>
			<source_loc>18484</source_loc>
			<order>148</order>
			<sig_name>h_u2</sig_name>
			<label>h:h_u2:wire</label>
			<datatype W="2">sc_uint</datatype>
			<op>
				<id>189</id>
				<op_kind>wire</op_kind>
				<object>h_u2</object>
			</op>
			<cycle_id>36</cycle_id>
			<cycle_id>58</cycle_id>
			<cycle_id>77</cycle_id>
			<cycle_id>89</cycle_id>
			<cycle_id>3</cycle_id>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>9681</id>
			<source_loc>9474</source_loc>
			<order>149</order>
			<sig_name>f1_val_2</sig_name>
			<label>f1_val[2]:f1_val_2:wire</label>
			<datatype W="12">sc_uint</datatype>
			<op>
				<id>183</id>
				<op_kind>wire</op_kind>
				<object>f1_val_2</object>
			</op>
			<cycle_id>36</cycle_id>
			<cycle_id>58</cycle_id>
			<cycle_id>77</cycle_id>
			<cycle_id>89</cycle_id>
			<cycle_id>3</cycle_id>
			<chain_time>0.1755000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>9682</id>
			<source_loc>9478</source_loc>
			<order>150</order>
			<sig_name>f1_val_1</sig_name>
			<label>f1_val[1]:f1_val_1:wire</label>
			<datatype W="12">sc_uint</datatype>
			<op>
				<id>184</id>
				<op_kind>wire</op_kind>
				<object>f1_val_1</object>
			</op>
			<cycle_id>36</cycle_id>
			<cycle_id>58</cycle_id>
			<cycle_id>77</cycle_id>
			<cycle_id>89</cycle_id>
			<cycle_id>3</cycle_id>
			<chain_time>0.1755000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>9683</id>
			<source_loc>9482</source_loc>
			<order>151</order>
			<sig_name>f1_val_0</sig_name>
			<label>f1_val[0]:f1_val_0:wire</label>
			<datatype W="12">sc_uint</datatype>
			<op>
				<id>185</id>
				<op_kind>wire</op_kind>
				<object>f1_val_0</object>
			</op>
			<cycle_id>36</cycle_id>
			<cycle_id>58</cycle_id>
			<cycle_id>77</cycle_id>
			<cycle_id>89</cycle_id>
			<cycle_id>3</cycle_id>
			<chain_time>0.1755000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>9684</id>
			<source_loc>9486</source_loc>
			<order>152</order>
			<sig_name>f1_array_rgb</sig_name>
			<label>f1_array_rgb:wire</label>
			<datatype>
				<array>2322</array>
				<datatype W="8">sc_uint</datatype>
			</datatype>
			<op>
				<id>186</id>
				<op_kind>wire</op_kind>
				<object>f1_array_rgb</object>
			</op>
			<cycle_id>36</cycle_id>
			<cycle_id>58</cycle_id>
			<cycle_id>77</cycle_id>
			<cycle_id>89</cycle_id>
			<cycle_id>3</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>9685</id>
			<source_loc>9490</source_loc>
			<order>153</order>
			<sig_name>k_u9_u0</sig_name>
			<label>k:k_u9_u0:wire</label>
			<datatype W="9">sc_uint</datatype>
			<op>
				<id>187</id>
				<op_kind>wire</op_kind>
				<object>k_u9_u0</object>
			</op>
			<cycle_id>36</cycle_id>
			<cycle_id>58</cycle_id>
			<cycle_id>77</cycle_id>
			<cycle_id>89</cycle_id>
			<cycle_id>3</cycle_id>
			<chain_time>0.1755000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>9686</id>
			<source_loc>9494</source_loc>
			<order>154</order>
			<sig_name>mask1</sig_name>
			<label>mask1:wire</label>
			<datatype>
				<array>9</array>
				<datatype W="4">sc_uint</datatype>
			</datatype>
			<op>
				<id>188</id>
				<op_kind>wire</op_kind>
				<object>mask1</object>
			</op>
			<cycle_id>36</cycle_id>
			<cycle_id>58</cycle_id>
			<cycle_id>77</cycle_id>
			<cycle_id>89</cycle_id>
			<cycle_id>3</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>9700</id>
			<source_loc>18490</source_loc>
			<order>155</order>
			<sig_name>h_u3</sig_name>
			<label>h:h_u3:wire</label>
			<datatype W="2">sc_uint</datatype>
			<op>
				<id>202</id>
				<op_kind>wire</op_kind>
				<object>h_u3</object>
			</op>
			<cycle_id>36</cycle_id>
			<cycle_id>58</cycle_id>
			<cycle_id>77</cycle_id>
			<cycle_id>89</cycle_id>
			<cycle_id>3</cycle_id>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>9902</id>
			<source_loc>9377</source_loc>
			<order>156</order>
			<sig_name>lp_ctrl_12</sig_name>
			<label>f1_val[2]:lp_ctrl_12:wire</label>
			<datatype W="1">sc_uint</datatype>
			<op>
				<id>297</id>
				<op_kind>wire</op_kind>
				<object>lp_ctrl_12</object>
			</op>
			<cycle_id>36</cycle_id>
			<cycle_id>58</cycle_id>
			<cycle_id>77</cycle_id>
			<cycle_id>89</cycle_id>
			<cycle_id>3</cycle_id>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>9688</id>
			<source_loc>9375</source_loc>
			<order>157</order>
			<sig_name>f1_val_2_u0</sig_name>
			<label>f1_val[2]:f1_val_2_u0:wire</label>
			<datatype W="12">sc_uint</datatype>
			<op>
				<id>190</id>
				<op_kind>wire</op_kind>
				<object>f1_val_2_u0</object>
			</op>
			<cycle_id>36</cycle_id>
			<cycle_id>58</cycle_id>
			<cycle_id>77</cycle_id>
			<cycle_id>89</cycle_id>
			<cycle_id>3</cycle_id>
			<cycle_id>105</cycle_id>
			<chain_time>0.2370000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>9689</id>
			<source_loc>9379</source_loc>
			<order>158</order>
			<sig_name>f1_val_1_u0</sig_name>
			<label>f1_val[1]:f1_val_1_u0:wire</label>
			<datatype W="12">sc_uint</datatype>
			<op>
				<id>191</id>
				<op_kind>wire</op_kind>
				<object>f1_val_1_u0</object>
			</op>
			<cycle_id>36</cycle_id>
			<cycle_id>58</cycle_id>
			<cycle_id>77</cycle_id>
			<cycle_id>89</cycle_id>
			<cycle_id>3</cycle_id>
			<cycle_id>105</cycle_id>
			<chain_time>0.2370000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>9690</id>
			<source_loc>9383</source_loc>
			<order>159</order>
			<sig_name>f1_val_0_u0</sig_name>
			<label>f1_val[0]:f1_val_0_u0:wire</label>
			<datatype W="12">sc_uint</datatype>
			<op>
				<id>192</id>
				<op_kind>wire</op_kind>
				<object>f1_val_0_u0</object>
			</op>
			<cycle_id>36</cycle_id>
			<cycle_id>58</cycle_id>
			<cycle_id>77</cycle_id>
			<cycle_id>89</cycle_id>
			<cycle_id>3</cycle_id>
			<cycle_id>105</cycle_id>
			<chain_time>0.2370000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>9691</id>
			<source_loc>9387</source_loc>
			<order>160</order>
			<sig_name>h_u2_u0</sig_name>
			<label>h:h_u2_u0:wire</label>
			<datatype W="2">sc_uint</datatype>
			<op>
				<id>193</id>
				<op_kind>wire</op_kind>
				<object>h_u2_u0</object>
			</op>
			<cycle_id>36</cycle_id>
			<cycle_id>58</cycle_id>
			<cycle_id>77</cycle_id>
			<cycle_id>89</cycle_id>
			<cycle_id>3</cycle_id>
			<cycle_id>105</cycle_id>
			<chain_time>0.1755000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<op>
			<id>9698</id>
			<source_loc>9048</source_loc>
			<order>161</order>
			<instance_name>DC_Filter_Add_2Ux1U_2U_4_52</instance_name>
			<opcode>45</opcode>
			<label>+</label>
			<op>
				<id>200</id>
				<op_kind>add</op_kind>
				<in_widths>2</in_widths>
				<out_widths>2</out_widths>
			</op>
			<cycle_id>36</cycle_id>
			<cycle_id>58</cycle_id>
			<cycle_id>77</cycle_id>
			<cycle_id>89</cycle_id>
			<cycle_id>3</cycle_id>
			<cycle_id>105</cycle_id>
			<chain_time>0.2718000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>9692</id>
			<source_loc>9039</source_loc>
			<order>162</order>
			<instance_name>DC_Filter_Equal_2Ux2U_1U_4_53</instance_name>
			<opcode>57</opcode>
			<label>==</label>
			<op>
				<id>194</id>
				<op_kind>eq</op_kind>
				<in_widths>2</in_widths>
				<out_widths>1</out_widths>
			</op>
			<cycle_id>36</cycle_id>
			<cycle_id>58</cycle_id>
			<cycle_id>77</cycle_id>
			<cycle_id>89</cycle_id>
			<cycle_id>3</cycle_id>
			<cycle_id>105</cycle_id>
			<chain_time>0.2727000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>9694</id>
			<source_loc>9042</source_loc>
			<order>163</order>
			<instance_name>DC_Filter_Equal_2Ux1U_1U_4_54</instance_name>
			<opcode>59</opcode>
			<label>==</label>
			<op>
				<id>196</id>
				<op_kind>eq</op_kind>
				<in_widths>2</in_widths>
				<out_widths>1</out_widths>
			</op>
			<cycle_id>36</cycle_id>
			<cycle_id>58</cycle_id>
			<cycle_id>77</cycle_id>
			<cycle_id>89</cycle_id>
			<cycle_id>3</cycle_id>
			<cycle_id>105</cycle_id>
			<chain_time>0.2648000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>9696</id>
			<source_loc>9045</source_loc>
			<order>164</order>
			<instance_name>DC_Filter_OrReduction_2U_1U_4_55</instance_name>
			<opcode>60</opcode>
			<label>or_reduce</label>
			<op>
				<id>198</id>
				<op_kind>or</op_kind>
				<in_widths>2</in_widths>
				<out_widths>1</out_widths>
			</op>
			<cycle_id>36</cycle_id>
			<cycle_id>58</cycle_id>
			<cycle_id>77</cycle_id>
			<cycle_id>89</cycle_id>
			<cycle_id>3</cycle_id>
			<cycle_id>105</cycle_id>
			<chain_time>0.2270000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>9693</id>
			<source_loc>9041</source_loc>
			<order>165</order>
			<instance_name>DC_Filter_N_Mux_12_2_0_4_56</instance_name>
			<opcode>58</opcode>
			<label>MUX(2)</label>
			<op>
				<id>195</id>
				<op_kind>mux</op_kind>
				<in_widths>12 1</in_widths>
				<out_widths>12</out_widths>
			</op>
			<cycle_id>36</cycle_id>
			<cycle_id>58</cycle_id>
			<cycle_id>77</cycle_id>
			<cycle_id>89</cycle_id>
			<cycle_id>3</cycle_id>
			<cycle_id>105</cycle_id>
			<chain_time>0.3121000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>9695</id>
			<source_loc>9044</source_loc>
			<order>166</order>
			<instance_name>DC_Filter_N_Mux_12_2_0_4_57</instance_name>
			<opcode>58</opcode>
			<label>MUX(2)</label>
			<op>
				<id>197</id>
				<op_kind>mux</op_kind>
				<in_widths>12 1</in_widths>
				<out_widths>12</out_widths>
			</op>
			<cycle_id>36</cycle_id>
			<cycle_id>58</cycle_id>
			<cycle_id>77</cycle_id>
			<cycle_id>89</cycle_id>
			<cycle_id>3</cycle_id>
			<cycle_id>105</cycle_id>
			<chain_time>0.3042000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>9697</id>
			<source_loc>9047</source_loc>
			<order>167</order>
			<instance_name>DC_Filter_N_Mux_12_2_1_4_58</instance_name>
			<opcode>61</opcode>
			<label>MUX(2)</label>
			<op>
				<id>199</id>
				<op_kind>mux</op_kind>
				<in_widths>12 1</in_widths>
				<out_widths>12</out_widths>
			</op>
			<cycle_id>36</cycle_id>
			<cycle_id>58</cycle_id>
			<cycle_id>77</cycle_id>
			<cycle_id>89</cycle_id>
			<cycle_id>3</cycle_id>
			<cycle_id>105</cycle_id>
			<chain_time>0.2857000000</chain_time>
			<guard>true</guard>
		</op>
		<wire_op>
			<id>9903</id>
			<source_loc>9376</source_loc>
			<order>168</order>
			<sig_name>lp_ctrl_12</sig_name>
			<label>f1_val[2]:lp_ctrl_12:wire</label>
			<datatype W="1">sc_uint</datatype>
			<op>
				<id>298</id>
				<op_kind>wire</op_kind>
				<object>lp_ctrl_12</object>
			</op>
			<cycle_id>105</cycle_id>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>9904</id>
			<source_loc>9452</source_loc>
			<order>169</order>
			<sig_name>lp_ctrl_13</sig_name>
			<label>f1_val[2]:lp_ctrl_13:wire</label>
			<datatype W="1">sc_uint</datatype>
			<op>
				<id>299</id>
				<op_kind>wire</op_kind>
				<object>lp_ctrl_13</object>
			</op>
			<cycle_id>36</cycle_id>
			<cycle_id>58</cycle_id>
			<cycle_id>77</cycle_id>
			<cycle_id>89</cycle_id>
			<cycle_id>3</cycle_id>
			<cycle_id>105</cycle_id>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>9707</id>
			<source_loc>18492</source_loc>
			<order>170</order>
			<sig_name>i_u3</sig_name>
			<label>i:i_u3:wire</label>
			<datatype W="2">sc_uint</datatype>
			<op>
				<id>209</id>
				<op_kind>wire</op_kind>
				<object>i_u3</object>
			</op>
			<cycle_id>36</cycle_id>
			<cycle_id>58</cycle_id>
			<cycle_id>77</cycle_id>
			<cycle_id>89</cycle_id>
			<cycle_id>3</cycle_id>
			<cycle_id>105</cycle_id>
			<cycle_id>110</cycle_id>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>9701</id>
			<source_loc>9450</source_loc>
			<order>171</order>
			<sig_name>f1_val_2</sig_name>
			<label>f1_val[2]:f1_val_2:wire</label>
			<datatype W="12">sc_uint</datatype>
			<op>
				<id>203</id>
				<op_kind>wire</op_kind>
				<object>f1_val_2</object>
			</op>
			<cycle_id>36</cycle_id>
			<cycle_id>58</cycle_id>
			<cycle_id>77</cycle_id>
			<cycle_id>89</cycle_id>
			<cycle_id>3</cycle_id>
			<cycle_id>105</cycle_id>
			<cycle_id>110</cycle_id>
			<chain_time>0.3736000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>9702</id>
			<source_loc>9454</source_loc>
			<order>172</order>
			<sig_name>f1_val_1</sig_name>
			<label>f1_val[1]:f1_val_1:wire</label>
			<datatype W="12">sc_uint</datatype>
			<op>
				<id>204</id>
				<op_kind>wire</op_kind>
				<object>f1_val_1</object>
			</op>
			<cycle_id>36</cycle_id>
			<cycle_id>58</cycle_id>
			<cycle_id>77</cycle_id>
			<cycle_id>89</cycle_id>
			<cycle_id>3</cycle_id>
			<cycle_id>105</cycle_id>
			<cycle_id>110</cycle_id>
			<chain_time>0.3657000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>9703</id>
			<source_loc>9458</source_loc>
			<order>173</order>
			<sig_name>f1_val_0</sig_name>
			<label>f1_val[0]:f1_val_0:wire</label>
			<datatype W="12">sc_uint</datatype>
			<op>
				<id>205</id>
				<op_kind>wire</op_kind>
				<object>f1_val_0</object>
			</op>
			<cycle_id>36</cycle_id>
			<cycle_id>58</cycle_id>
			<cycle_id>77</cycle_id>
			<cycle_id>89</cycle_id>
			<cycle_id>3</cycle_id>
			<cycle_id>105</cycle_id>
			<cycle_id>110</cycle_id>
			<chain_time>0.3472000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>9704</id>
			<source_loc>9462</source_loc>
			<order>174</order>
			<sig_name>f1_array_rgb</sig_name>
			<label>f1_array_rgb:wire</label>
			<datatype>
				<array>2322</array>
				<datatype W="8">sc_uint</datatype>
			</datatype>
			<op>
				<id>206</id>
				<op_kind>wire</op_kind>
				<object>f1_array_rgb</object>
			</op>
			<cycle_id>36</cycle_id>
			<cycle_id>58</cycle_id>
			<cycle_id>77</cycle_id>
			<cycle_id>89</cycle_id>
			<cycle_id>3</cycle_id>
			<cycle_id>105</cycle_id>
			<cycle_id>110</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>9705</id>
			<source_loc>9466</source_loc>
			<order>175</order>
			<sig_name>h_u3_u0</sig_name>
			<label>h:h_u3_u0:wire</label>
			<datatype W="2">sc_uint</datatype>
			<op>
				<id>207</id>
				<op_kind>wire</op_kind>
				<object>h_u3_u0</object>
			</op>
			<cycle_id>36</cycle_id>
			<cycle_id>58</cycle_id>
			<cycle_id>77</cycle_id>
			<cycle_id>89</cycle_id>
			<cycle_id>3</cycle_id>
			<cycle_id>105</cycle_id>
			<cycle_id>110</cycle_id>
			<chain_time>0.1755000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>9706</id>
			<source_loc>9470</source_loc>
			<order>176</order>
			<sig_name>mask1</sig_name>
			<label>mask1:wire</label>
			<datatype>
				<array>9</array>
				<datatype W="4">sc_uint</datatype>
			</datatype>
			<op>
				<id>208</id>
				<op_kind>wire</op_kind>
				<object>mask1</object>
			</op>
			<cycle_id>36</cycle_id>
			<cycle_id>58</cycle_id>
			<cycle_id>77</cycle_id>
			<cycle_id>89</cycle_id>
			<cycle_id>3</cycle_id>
			<cycle_id>105</cycle_id>
			<cycle_id>110</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>9908</id>
			<source_loc>9428</source_loc>
			<order>177</order>
			<sig_name>lp_ctrl_14</sig_name>
			<label>f1_val[2]:lp_ctrl_14:wire</label>
			<datatype W="1">sc_uint</datatype>
			<op>
				<id>301</id>
				<op_kind>wire</op_kind>
				<object>lp_ctrl_14</object>
			</op>
			<cycle_id>36</cycle_id>
			<cycle_id>58</cycle_id>
			<cycle_id>77</cycle_id>
			<cycle_id>89</cycle_id>
			<cycle_id>3</cycle_id>
			<cycle_id>105</cycle_id>
			<cycle_id>110</cycle_id>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>9714</id>
			<source_loc>18494</source_loc>
			<order>178</order>
			<sig_name>j_u5</sig_name>
			<label>j:j_u5:wire</label>
			<datatype W="2">sc_uint</datatype>
			<op>
				<id>216</id>
				<op_kind>wire</op_kind>
				<object>j_u5</object>
			</op>
			<cycle_id>36</cycle_id>
			<cycle_id>58</cycle_id>
			<cycle_id>77</cycle_id>
			<cycle_id>89</cycle_id>
			<cycle_id>3</cycle_id>
			<cycle_id>105</cycle_id>
			<cycle_id>110</cycle_id>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>9708</id>
			<source_loc>9422</source_loc>
			<order>179</order>
			<sig_name>f1_val_2</sig_name>
			<label>f1_val[2]:f1_val_2:wire</label>
			<datatype W="12">sc_uint</datatype>
			<op>
				<id>210</id>
				<op_kind>wire</op_kind>
				<object>f1_val_2</object>
			</op>
			<cycle_id>36</cycle_id>
			<cycle_id>58</cycle_id>
			<cycle_id>77</cycle_id>
			<cycle_id>89</cycle_id>
			<cycle_id>3</cycle_id>
			<cycle_id>105</cycle_id>
			<cycle_id>110</cycle_id>
			<chain_time>0.4351000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>9709</id>
			<source_loc>9430</source_loc>
			<order>180</order>
			<sig_name>f1_val_1</sig_name>
			<label>f1_val[1]:f1_val_1:wire</label>
			<datatype W="12">sc_uint</datatype>
			<op>
				<id>211</id>
				<op_kind>wire</op_kind>
				<object>f1_val_1</object>
			</op>
			<cycle_id>36</cycle_id>
			<cycle_id>58</cycle_id>
			<cycle_id>77</cycle_id>
			<cycle_id>89</cycle_id>
			<cycle_id>3</cycle_id>
			<cycle_id>105</cycle_id>
			<cycle_id>110</cycle_id>
			<chain_time>0.4272000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>9710</id>
			<source_loc>9434</source_loc>
			<order>181</order>
			<sig_name>f1_val_0</sig_name>
			<label>f1_val[0]:f1_val_0:wire</label>
			<datatype W="12">sc_uint</datatype>
			<op>
				<id>212</id>
				<op_kind>wire</op_kind>
				<object>f1_val_0</object>
			</op>
			<cycle_id>36</cycle_id>
			<cycle_id>58</cycle_id>
			<cycle_id>77</cycle_id>
			<cycle_id>89</cycle_id>
			<cycle_id>3</cycle_id>
			<cycle_id>105</cycle_id>
			<cycle_id>110</cycle_id>
			<chain_time>0.4087000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>9711</id>
			<source_loc>9438</source_loc>
			<order>182</order>
			<sig_name>f1_array_rgb</sig_name>
			<label>f1_array_rgb:wire</label>
			<datatype>
				<array>2322</array>
				<datatype W="8">sc_uint</datatype>
			</datatype>
			<op>
				<id>213</id>
				<op_kind>wire</op_kind>
				<object>f1_array_rgb</object>
			</op>
			<cycle_id>36</cycle_id>
			<cycle_id>58</cycle_id>
			<cycle_id>77</cycle_id>
			<cycle_id>89</cycle_id>
			<cycle_id>3</cycle_id>
			<cycle_id>105</cycle_id>
			<cycle_id>110</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>9712</id>
			<source_loc>9442</source_loc>
			<order>183</order>
			<sig_name>i_u3_u0</sig_name>
			<label>i:i_u3_u0:wire</label>
			<datatype W="2">sc_uint</datatype>
			<op>
				<id>214</id>
				<op_kind>wire</op_kind>
				<object>i_u3_u0</object>
			</op>
			<cycle_id>36</cycle_id>
			<cycle_id>58</cycle_id>
			<cycle_id>77</cycle_id>
			<cycle_id>89</cycle_id>
			<cycle_id>3</cycle_id>
			<cycle_id>105</cycle_id>
			<cycle_id>110</cycle_id>
			<chain_time>0.1755000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>9713</id>
			<source_loc>9446</source_loc>
			<order>184</order>
			<sig_name>mask1</sig_name>
			<label>mask1:wire</label>
			<datatype>
				<array>9</array>
				<datatype W="4">sc_uint</datatype>
			</datatype>
			<op>
				<id>215</id>
				<op_kind>wire</op_kind>
				<object>mask1</object>
			</op>
			<cycle_id>36</cycle_id>
			<cycle_id>58</cycle_id>
			<cycle_id>77</cycle_id>
			<cycle_id>89</cycle_id>
			<cycle_id>3</cycle_id>
			<cycle_id>105</cycle_id>
			<cycle_id>110</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>9910</id>
			<source_loc>9393</source_loc>
			<order>185</order>
			<sig_name>lp_ctrl_15</sig_name>
			<label>f1_val[2]:lp_ctrl_15:wire</label>
			<datatype W="1">sc_uint</datatype>
			<op>
				<id>303</id>
				<op_kind>wire</op_kind>
				<object>lp_ctrl_15</object>
			</op>
			<cycle_id>36</cycle_id>
			<cycle_id>58</cycle_id>
			<cycle_id>77</cycle_id>
			<cycle_id>89</cycle_id>
			<cycle_id>3</cycle_id>
			<cycle_id>105</cycle_id>
			<cycle_id>110</cycle_id>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>9715</id>
			<source_loc>9391</source_loc>
			<order>186</order>
			<sig_name>f1_val_2_u1</sig_name>
			<label>f1_val[2]:f1_val_2_u1:wire</label>
			<datatype W="12">sc_uint</datatype>
			<op>
				<id>217</id>
				<op_kind>wire</op_kind>
				<object>f1_val_2_u1</object>
			</op>
			<cycle_id>36</cycle_id>
			<cycle_id>58</cycle_id>
			<cycle_id>77</cycle_id>
			<cycle_id>89</cycle_id>
			<cycle_id>3</cycle_id>
			<cycle_id>105</cycle_id>
			<cycle_id>110</cycle_id>
			<chain_time>0.4966000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>9716</id>
			<source_loc>9395</source_loc>
			<order>187</order>
			<sig_name>f1_val_1_u1</sig_name>
			<label>f1_val[1]:f1_val_1_u1:wire</label>
			<datatype W="12">sc_uint</datatype>
			<op>
				<id>218</id>
				<op_kind>wire</op_kind>
				<object>f1_val_1_u1</object>
			</op>
			<cycle_id>36</cycle_id>
			<cycle_id>58</cycle_id>
			<cycle_id>77</cycle_id>
			<cycle_id>89</cycle_id>
			<cycle_id>3</cycle_id>
			<cycle_id>105</cycle_id>
			<cycle_id>110</cycle_id>
			<chain_time>0.4887000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>9717</id>
			<source_loc>9399</source_loc>
			<order>188</order>
			<sig_name>f1_val_0_u1</sig_name>
			<label>f1_val[0]:f1_val_0_u1:wire</label>
			<datatype W="12">sc_uint</datatype>
			<op>
				<id>219</id>
				<op_kind>wire</op_kind>
				<object>f1_val_0_u1</object>
			</op>
			<cycle_id>36</cycle_id>
			<cycle_id>58</cycle_id>
			<cycle_id>77</cycle_id>
			<cycle_id>89</cycle_id>
			<cycle_id>3</cycle_id>
			<cycle_id>105</cycle_id>
			<cycle_id>110</cycle_id>
			<chain_time>0.4702000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>9718</id>
			<source_loc>9403</source_loc>
			<order>189</order>
			<sig_name>f1_array_rgb</sig_name>
			<label>f1_array_rgb:wire</label>
			<datatype>
				<array>2322</array>
				<datatype W="8">sc_uint</datatype>
			</datatype>
			<op>
				<id>220</id>
				<op_kind>wire</op_kind>
				<object>f1_array_rgb</object>
			</op>
			<cycle_id>36</cycle_id>
			<cycle_id>58</cycle_id>
			<cycle_id>77</cycle_id>
			<cycle_id>89</cycle_id>
			<cycle_id>3</cycle_id>
			<cycle_id>105</cycle_id>
			<cycle_id>110</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>9719</id>
			<source_loc>9408</source_loc>
			<order>190</order>
			<sig_name>j_u5_u0</sig_name>
			<label>j:j_u5_u0:wire</label>
			<datatype W="2">sc_uint</datatype>
			<op>
				<id>221</id>
				<op_kind>wire</op_kind>
				<object>j_u5_u0</object>
			</op>
			<cycle_id>36</cycle_id>
			<cycle_id>58</cycle_id>
			<cycle_id>77</cycle_id>
			<cycle_id>89</cycle_id>
			<cycle_id>3</cycle_id>
			<cycle_id>105</cycle_id>
			<cycle_id>110</cycle_id>
			<chain_time>0.1755000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>9720</id>
			<source_loc>9414</source_loc>
			<order>191</order>
			<sig_name>mask1</sig_name>
			<label>mask1:wire</label>
			<datatype>
				<array>9</array>
				<datatype W="4">sc_uint</datatype>
			</datatype>
			<op>
				<id>222</id>
				<op_kind>wire</op_kind>
				<object>mask1</object>
			</op>
			<cycle_id>36</cycle_id>
			<cycle_id>58</cycle_id>
			<cycle_id>77</cycle_id>
			<cycle_id>89</cycle_id>
			<cycle_id>3</cycle_id>
			<cycle_id>105</cycle_id>
			<cycle_id>110</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<op>
			<id>9726</id>
			<source_loc>9053</source_loc>
			<order>192</order>
			<instance_name>DC_Filter_Mul_2Ux2U_4U_4_9</instance_name>
			<opcode>39</opcode>
			<label>*</label>
			<op>
				<id>228</id>
				<op_kind>mul</op_kind>
				<in_widths>2</in_widths>
				<out_widths>4</out_widths>
			</op>
			<cycle_id>36</cycle_id>
			<cycle_id>58</cycle_id>
			<cycle_id>77</cycle_id>
			<cycle_id>89</cycle_id>
			<cycle_id>3</cycle_id>
			<cycle_id>105</cycle_id>
			<cycle_id>110</cycle_id>
			<chain_time>0.3377000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>9727</id>
			<source_loc>9054</source_loc>
			<order>193</order>
			<instance_name>DC_Filter_Add_4Ux2U_4U_4_10</instance_name>
			<opcode>40</opcode>
			<label>+</label>
			<op>
				<id>229</id>
				<op_kind>add</op_kind>
				<in_widths>4 2</in_widths>
				<out_widths>4</out_widths>
			</op>
			<cycle_id>36</cycle_id>
			<cycle_id>58</cycle_id>
			<cycle_id>77</cycle_id>
			<cycle_id>89</cycle_id>
			<cycle_id>3</cycle_id>
			<cycle_id>105</cycle_id>
			<cycle_id>110</cycle_id>
			<chain_time>0.5351000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>9722</id>
			<source_loc>9049</source_loc>
			<order>194</order>
			<instance_name>DC_Filter_Mul_2Ux2U_4U_4_61</instance_name>
			<opcode>39</opcode>
			<label>*</label>
			<op>
				<id>224</id>
				<op_kind>mul</op_kind>
				<in_widths>2</in_widths>
				<out_widths>4</out_widths>
			</op>
			<cycle_id>36</cycle_id>
			<cycle_id>58</cycle_id>
			<cycle_id>77</cycle_id>
			<cycle_id>89</cycle_id>
			<cycle_id>3</cycle_id>
			<cycle_id>105</cycle_id>
			<cycle_id>110</cycle_id>
			<chain_time>0.3377000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>9725</id>
			<source_loc>9052</source_loc>
			<order>195</order>
			<instance_name>DC_Filter_Add_8Ux2U_9U_4_62</instance_name>
			<opcode>62</opcode>
			<label>+</label>
			<op>
				<id>227</id>
				<op_kind>add</op_kind>
				<in_widths>9 2</in_widths>
				<out_widths>9</out_widths>
			</op>
			<cycle_id>36</cycle_id>
			<cycle_id>58</cycle_id>
			<cycle_id>77</cycle_id>
			<cycle_id>89</cycle_id>
			<cycle_id>3</cycle_id>
			<cycle_id>105</cycle_id>
			<cycle_id>110</cycle_id>
			<chain_time>0.5034000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>9728</id>
			<source_loc>9055</source_loc>
			<order>196</order>
			<instance_name>DC_Filter_Mul_9Ux4U_12U_4_11</instance_name>
			<opcode>41</opcode>
			<label>*</label>
			<op>
				<id>230</id>
				<op_kind>mul</op_kind>
				<in_widths>4</in_widths>
				<out_widths>12</out_widths>
			</op>
			<cycle_id>36</cycle_id>
			<cycle_id>58</cycle_id>
			<cycle_id>77</cycle_id>
			<cycle_id>89</cycle_id>
			<cycle_id>3</cycle_id>
			<cycle_id>105</cycle_id>
			<cycle_id>110</cycle_id>
			<chain_time>1.1659000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>9723</id>
			<source_loc>9050</source_loc>
			<order>197</order>
			<instance_name>DC_Filter_Add_4Ux2U_4U_4_64</instance_name>
			<opcode>40</opcode>
			<label>+</label>
			<op>
				<id>225</id>
				<op_kind>add</op_kind>
				<in_widths>4 2</in_widths>
				<out_widths>4</out_widths>
			</op>
			<cycle_id>36</cycle_id>
			<cycle_id>58</cycle_id>
			<cycle_id>77</cycle_id>
			<cycle_id>89</cycle_id>
			<cycle_id>3</cycle_id>
			<cycle_id>105</cycle_id>
			<cycle_id>110</cycle_id>
			<chain_time>0.5351000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>9729</id>
			<source_loc>9056</source_loc>
			<order>198</order>
			<instance_name>DC_Filter_Add_12Ux9U_12U_4_12</instance_name>
			<opcode>42</opcode>
			<label>+</label>
			<op>
				<id>231</id>
				<op_kind>add</op_kind>
				<in_widths>12 9</in_widths>
				<out_widths>12</out_widths>
			</op>
			<cycle_id>36</cycle_id>
			<cycle_id>58</cycle_id>
			<cycle_id>77</cycle_id>
			<cycle_id>89</cycle_id>
			<cycle_id>3</cycle_id>
			<cycle_id>105</cycle_id>
			<cycle_id>110</cycle_id>
			<chain_time>1.4938000000</chain_time>
			<guard>true</guard>
		</op>
		<wire_op>
			<id>9721</id>
			<source_loc>2508</source_loc>
			<order>199</order>
			<sig_name>dmux_ctrl_011</sig_name>
			<label>dmux_ctrl_011:wire</label>
			<datatype W="2">sc_uint</datatype>
			<op>
				<id>223</id>
				<op_kind>wire</op_kind>
				<object>dmux_ctrl_011</object>
			</op>
			<cycle_id>36</cycle_id>
			<cycle_id>58</cycle_id>
			<cycle_id>77</cycle_id>
			<cycle_id>89</cycle_id>
			<cycle_id>3</cycle_id>
			<cycle_id>105</cycle_id>
			<cycle_id>110</cycle_id>
			<chain_time>0.1755000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<op>
			<id>9740</id>
			<source_loc>9068</source_loc>
			<order>200</order>
			<instance_name>DC_Filter_Add_2Ux1U_2U_4_66</instance_name>
			<opcode>45</opcode>
			<label>+</label>
			<op>
				<id>242</id>
				<op_kind>add</op_kind>
				<in_widths>2</in_widths>
				<out_widths>2</out_widths>
			</op>
			<cycle_id>110</cycle_id>
			<guard>true</guard>
		</op>
		<op>
			<id>9738</id>
			<source_loc>9066</source_loc>
			<order>201</order>
			<instance_name>DC_Filter_OrReduction_2U_1U_4_67</instance_name>
			<opcode>60</opcode>
			<label>or_reduce</label>
			<op>
				<id>240</id>
				<op_kind>or</op_kind>
				<in_widths>2</in_widths>
				<out_widths>1</out_widths>
			</op>
			<cycle_id>110</cycle_id>
			<guard>true</guard>
		</op>
		<op>
			<id>9732</id>
			<source_loc>9060</source_loc>
			<order>202</order>
			<instance_name>DC_Filter_N_Mux_12_3_2_4_68</instance_name>
			<opcode>64</opcode>
			<label>MUX(3)</label>
			<op>
				<id>234</id>
				<op_kind>mux</op_kind>
				<in_widths>12 12 12 2</in_widths>
				<out_widths>12</out_widths>
			</op>
			<cycle_id>110</cycle_id>
			<guard>true</guard>
		</op>
		<op>
			<id>9734</id>
			<source_loc>9062</source_loc>
			<order>203</order>
			<instance_name>DC_Filter_Equal_2Ux2U_1U_4_53</instance_name>
			<opcode>57</opcode>
			<label>==</label>
			<op>
				<id>236</id>
				<op_kind>eq</op_kind>
				<in_widths>2</in_widths>
				<out_widths>1</out_widths>
			</op>
			<cycle_id>110</cycle_id>
			<chain_time>0.2112000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>9736</id>
			<source_loc>9064</source_loc>
			<order>204</order>
			<instance_name>DC_Filter_Equal_2Ux1U_1U_4_70</instance_name>
			<opcode>59</opcode>
			<label>==</label>
			<op>
				<id>238</id>
				<op_kind>eq</op_kind>
				<in_widths>2</in_widths>
				<out_widths>1</out_widths>
			</op>
			<cycle_id>110</cycle_id>
			<chain_time>0.2033000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>9724</id>
			<source_loc>9106</source_loc>
			<order>205</order>
			<instance_name>mask1</instance_name>
			<opcode>77</opcode>
			<label>mask1:read</label>
			<op>
				<id>226</id>
				<op_kind>array_read</op_kind>
				<object>mask1</object>
				<in_widths>4 1</in_widths>
				<out_widths>4</out_widths>
			</op>
			<cycle_id>110</cycle_id>
			<chain_time>0.6006000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>9730</id>
			<source_loc>9107</source_loc>
			<order>206</order>
			<instance_name>f1_array_rgb</instance_name>
			<opcode>78</opcode>
			<label>f1_array_rgb:read</label>
			<op>
				<id>232</id>
				<op_kind>array_read</op_kind>
				<object>f1_array_rgb</object>
				<in_widths>12 1</in_widths>
				<out_widths>8</out_widths>
			</op>
			<cycle_id>110</cycle_id>
			<chain_time>1.5593000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>9731</id>
			<source_loc>9058</source_loc>
			<order>207</order>
			<instance_name>DC_Filter_Mul_8Ux4U_12U_4_71</instance_name>
			<opcode>63</opcode>
			<label>*</label>
			<op>
				<id>233</id>
				<op_kind>mul</op_kind>
				<in_widths>8 4</in_widths>
				<out_widths>12</out_widths>
			</op>
			<cycle_id>110</cycle_id>
			<chain_time>0.7324000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>9733</id>
			<source_loc>9061</source_loc>
			<order>208</order>
			<instance_name>DC_Filter_Add_12Ux12U_12U_4_72</instance_name>
			<opcode>65</opcode>
			<label>+</label>
			<op>
				<id>235</id>
				<op_kind>add</op_kind>
				<in_widths>12 12</in_widths>
				<out_widths>12</out_widths>
			</op>
			<cycle_id>110</cycle_id>
			<chain_time>1.0642000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>9735</id>
			<source_loc>9063</source_loc>
			<order>209</order>
			<instance_name>DC_Filter_N_Mux_12_2_3_4_73</instance_name>
			<opcode>31</opcode>
			<label>MUX(2)</label>
			<op>
				<id>237</id>
				<op_kind>mux</op_kind>
				<in_widths>12 12 1</in_widths>
				<out_widths>12</out_widths>
			</op>
			<cycle_id>110</cycle_id>
			<chain_time>1.1542000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>9737</id>
			<source_loc>9065</source_loc>
			<order>210</order>
			<instance_name>DC_Filter_N_Mux_12_2_3_4_74</instance_name>
			<opcode>31</opcode>
			<label>MUX(2)</label>
			<op>
				<id>239</id>
				<op_kind>mux</op_kind>
				<in_widths>12 12 1</in_widths>
				<out_widths>12</out_widths>
			</op>
			<cycle_id>110</cycle_id>
			<chain_time>1.1542000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>9739</id>
			<source_loc>9067</source_loc>
			<order>211</order>
			<instance_name>DC_Filter_N_Mux_12_2_3_4_75</instance_name>
			<opcode>31</opcode>
			<label>MUX(2)</label>
			<op>
				<id>241</id>
				<op_kind>mux</op_kind>
				<in_widths>12 12 1</in_widths>
				<out_widths>12</out_widths>
			</op>
			<cycle_id>110</cycle_id>
			<chain_time>1.1542000000</chain_time>
			<guard>true</guard>
		</op>
		<wire_op>
			<id>9911</id>
			<source_loc>9392</source_loc>
			<order>212</order>
			<sig_name>lp_ctrl_15</sig_name>
			<label>f1_val[2]:lp_ctrl_15:wire</label>
			<datatype W="1">sc_uint</datatype>
			<op>
				<id>304</id>
				<op_kind>wire</op_kind>
				<object>lp_ctrl_15</object>
			</op>
			<cycle_id>110</cycle_id>
			<guard>true</guard>
		</wire_op>
		<op>
			<id>9742</id>
			<source_loc>9069</source_loc>
			<order>213</order>
			<instance_name>DC_Filter_Add_2Ux1U_2U_4_76</instance_name>
			<opcode>45</opcode>
			<label>+</label>
			<op>
				<id>244</id>
				<op_kind>add</op_kind>
				<in_widths>2</in_widths>
				<out_widths>2</out_widths>
			</op>
			<cycle_id>110</cycle_id>
			<guard>true</guard>
		</op>
		<wire_op>
			<id>9746</id>
			<source_loc>18520</source_loc>
			<order>214</order>
			<sig_name>rgb0</sig_name>
			<label>rgb:rgb0:wire</label>
			<datatype W="24">sc_uint</datatype>
			<op>
				<id>248</id>
				<op_kind>wire</op_kind>
				<object>rgb0</object>
			</op>
			<cycle_id>110</cycle_id>
			<chain_time>1.1542000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>9909</id>
			<source_loc>9426</source_loc>
			<order>215</order>
			<sig_name>lp_ctrl_14</sig_name>
			<label>f1_val[2]:lp_ctrl_14:wire</label>
			<datatype W="1">sc_uint</datatype>
			<op>
				<id>302</id>
				<op_kind>wire</op_kind>
				<object>lp_ctrl_14</object>
			</op>
			<cycle_id>110</cycle_id>
			<guard>true</guard>
		</wire_op>
		<op>
			<id>9744</id>
			<source_loc>9070</source_loc>
			<order>216</order>
			<instance_name>DC_Filter_Add_2Ux1U_2U_4_77</instance_name>
			<opcode>45</opcode>
			<label>+</label>
			<op>
				<id>246</id>
				<op_kind>add</op_kind>
				<in_widths>2</in_widths>
				<out_widths>2</out_widths>
			</op>
			<cycle_id>110</cycle_id>
			<guard>true</guard>
		</op>
		<wire_op>
			<id>9905</id>
			<source_loc>9451</source_loc>
			<order>217</order>
			<sig_name>lp_ctrl_13</sig_name>
			<label>f1_val[2]:lp_ctrl_13:wire</label>
			<datatype W="1">sc_uint</datatype>
			<op>
				<id>300</id>
				<op_kind>wire</op_kind>
				<object>lp_ctrl_13</object>
			</op>
			<cycle_id>110</cycle_id>
			<guard>true</guard>
		</wire_op>
		<io_op>
			<id>9747</id>
			<source_loc>7547</source_loc>
			<order>218</order>
			<sig_name>o_rgb_inside_data</sig_name>
			<label>o_rgb_inside.data:o_rgb_inside_data:write</label>
			<datatype W="24">sc_uint</datatype>
			<output_write/>
			<op>
				<id>249</id>
				<op_kind>output</op_kind>
				<object>o_rgb_inside_data</object>
			</op>
			<cycle_id>110</cycle_id>
			<chain_time>1.2197000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>9748</id>
			<source_loc>9284</source_loc>
			<order>219</order>
			<sig_name>o_rgb_inside_m_req_m_next_trig_req</sig_name>
			<label>m_next_trig_req:o_rgb_inside_m_req_m_next_trig_req:read</label>
			<datatype W="1">bool</datatype>
			<input_read/>
			<op>
				<id>250</id>
				<op_kind>input</op_kind>
				<object>o_rgb_inside_m_req_m_next_trig_req</object>
			</op>
			<cycle_id>110</cycle_id>
			<chain_time>0.1334000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>9749</id>
			<source_loc>7594</source_loc>
			<order>220</order>
			<sig_name>o_rgb_inside_m_req_m_trig_req</sig_name>
			<label>m_trig_req:o_rgb_inside_m_req_m_trig_req:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>251</id>
				<op_kind>output</op_kind>
				<object>o_rgb_inside_m_req_m_trig_req</object>
			</op>
			<cycle_id>110</cycle_id>
			<chain_time>0.1989000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>9750</id>
			<source_loc>9286</source_loc>
			<order>221</order>
			<sig_name>o_rgb_inside_m_stalling</sig_name>
			<label>o_rgb_inside.m_stalling:o_rgb_inside_m_stalling:read</label>
			<datatype W="1">bool</datatype>
			<input_read/>
			<op>
				<id>252</id>
				<op_kind>input</op_kind>
				<object>o_rgb_inside_m_stalling</object>
			</op>
			<cycle_id>3</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>9751</id>
			<source_loc>7596</source_loc>
			<order>222</order>
			<sig_name>stall1</sig_name>
			<label>do_filter_1::get:stall1:write</label>
			<datatype W="1">sc_uint</datatype>
			<output_write/>
			<op>
				<id>253</id>
				<op_kind>output</op_kind>
				<object>stall1</object>
			</op>
			<cycle_id>3</cycle_id>
			<chain_time>0.1795000000</chain_time>
			<guard>true</guard>
		</io_op>
		<op>
			<id>9752</id>
			<source_loc>9071</source_loc>
			<order>223</order>
			<instance_name>DC_Filter_Add_9Ux1U_9U_4_13</instance_name>
			<opcode>67</opcode>
			<label>+</label>
			<op>
				<id>254</id>
				<op_kind>add</op_kind>
				<in_widths>9</in_widths>
				<out_widths>9</out_widths>
			</op>
			<cycle_id>3</cycle_id>
			<guard>true</guard>
		</op>
		<wire_op>
			<id>9900</id>
			<source_loc>9475</source_loc>
			<order>224</order>
			<sig_name>lp_ctrl_11</sig_name>
			<label>f1_val[2]:lp_ctrl_11:wire</label>
			<datatype W="1">sc_uint</datatype>
			<op>
				<id>296</id>
				<op_kind>wire</op_kind>
				<object>lp_ctrl_11</object>
			</op>
			<cycle_id>3</cycle_id>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>9882</id>
			<source_loc>9499</source_loc>
			<order>225</order>
			<sig_name>lp_ctrl_2</sig_name>
			<label>f1_val[2]:lp_ctrl_2:wire</label>
			<datatype W="1">sc_uint</datatype>
			<op>
				<id>278</id>
				<op_kind>wire</op_kind>
				<object>lp_ctrl_2</object>
			</op>
			<cycle_id>3</cycle_id>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>9578</id>
			<source_loc>19261</source_loc>
			<order>226</order>
			<sig_name/>
			<label>:wire</label>
			<op>
				<id>80</id>
				<op_kind>wire</op_kind>
			</op>
			<cycle_id>21</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>9580</id>
			<source_loc>19268</source_loc>
			<order>227</order>
			<sig_name/>
			<label>:wire</label>
			<op>
				<id>82</id>
				<op_kind>wire</op_kind>
			</op>
			<cycle_id>21</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>9582</id>
			<source_loc>19275</source_loc>
			<order>228</order>
			<sig_name/>
			<label>:wire</label>
			<op>
				<id>84</id>
				<op_kind>wire</op_kind>
			</op>
			<cycle_id>21</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>9591</id>
			<source_loc>19428</source_loc>
			<order>229</order>
			<sig_name/>
			<label>:wire</label>
			<op>
				<id>93</id>
				<op_kind>wire</op_kind>
			</op>
			<cycle_id>21</cycle_id>
			<cycle_id>3</cycle_id>
			<chain_time>0.1755000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>9612</id>
			<source_loc>19340</source_loc>
			<order>230</order>
			<sig_name/>
			<label>:wire</label>
			<op>
				<id>114</id>
				<op_kind>wire</op_kind>
			</op>
			<cycle_id>36</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>9614</id>
			<source_loc>19347</source_loc>
			<order>231</order>
			<sig_name/>
			<label>:wire</label>
			<op>
				<id>116</id>
				<op_kind>wire</op_kind>
			</op>
			<cycle_id>36</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>9616</id>
			<source_loc>19354</source_loc>
			<order>232</order>
			<sig_name/>
			<label>:wire</label>
			<op>
				<id>118</id>
				<op_kind>wire</op_kind>
			</op>
			<cycle_id>36</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>9618</id>
			<source_loc>19424</source_loc>
			<order>233</order>
			<sig_name/>
			<label>:wire</label>
			<op>
				<id>120</id>
				<op_kind>wire</op_kind>
			</op>
			<cycle_id>36</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>9621</id>
			<source_loc>19420</source_loc>
			<order>234</order>
			<sig_name/>
			<label>:wire</label>
			<op>
				<id>123</id>
				<op_kind>wire</op_kind>
			</op>
			<cycle_id>36</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>9633</id>
			<source_loc>19412</source_loc>
			<order>235</order>
			<sig_name/>
			<label>:wire</label>
			<op>
				<id>135</id>
				<op_kind>wire</op_kind>
			</op>
			<cycle_id>58</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>9635</id>
			<source_loc>19419</source_loc>
			<order>236</order>
			<sig_name/>
			<label>:wire</label>
			<op>
				<id>137</id>
				<op_kind>wire</op_kind>
			</op>
			<cycle_id>58</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>9652</id>
			<source_loc>19408</source_loc>
			<order>237</order>
			<sig_name/>
			<label>:wire</label>
			<op>
				<id>154</id>
				<op_kind>wire</op_kind>
			</op>
			<cycle_id>77</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>9676</id>
			<source_loc>19329</source_loc>
			<order>238</order>
			<sig_name/>
			<label>:wire</label>
			<op>
				<id>178</id>
				<op_kind>wire</op_kind>
			</op>
			<cycle_id>89</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>9678</id>
			<source_loc>19336</source_loc>
			<order>239</order>
			<sig_name/>
			<label>:wire</label>
			<op>
				<id>180</id>
				<op_kind>wire</op_kind>
			</op>
			<cycle_id>89</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>9699</id>
			<source_loc>19438</source_loc>
			<order>240</order>
			<sig_name/>
			<label>:wire</label>
			<op>
				<id>201</id>
				<op_kind>wire</op_kind>
			</op>
			<cycle_id>36</cycle_id>
			<cycle_id>58</cycle_id>
			<cycle_id>77</cycle_id>
			<cycle_id>89</cycle_id>
			<cycle_id>3</cycle_id>
			<cycle_id>105</cycle_id>
			<chain_time>0.2718000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>9741</id>
			<source_loc>19442</source_loc>
			<order>241</order>
			<sig_name/>
			<label>:wire</label>
			<op>
				<id>243</id>
				<op_kind>wire</op_kind>
			</op>
			<cycle_id>110</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>9743</id>
			<source_loc>19449</source_loc>
			<order>242</order>
			<sig_name/>
			<label>:wire</label>
			<op>
				<id>245</id>
				<op_kind>wire</op_kind>
			</op>
			<cycle_id>110</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>9745</id>
			<source_loc>19456</source_loc>
			<order>243</order>
			<sig_name/>
			<label>:wire</label>
			<op>
				<id>247</id>
				<op_kind>wire</op_kind>
			</op>
			<cycle_id>110</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>9753</id>
			<source_loc>19529</source_loc>
			<order>244</order>
			<sig_name/>
			<label>:wire</label>
			<op>
				<id>255</id>
				<op_kind>wire</op_kind>
			</op>
			<cycle_id>3</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</wire_op>
	</sched_ops>
	<cdfg>
		<path>bdr/post_sched.snapshot.bdr.10</path>
		<name>post_sched</name>
		<thread>do_filter_1</thread>
	</cdfg>
	<timing_paths>
		<thread>do_filter_1</thread>
		<timing_path>
			<name>do_filter_1_1</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>do_filter_1</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>9.8666</delay>
				<port_name>o_rgb_inside_m_req_m_next_trig_req</port_name>
				<state>79</state>
				<source_loc>9748</source_loc>
			</path_node>
			<delay>9.8666</delay>
		</timing_path>
		<timing_path>
			<name>do_filter_1_2</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>do_filter_1</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>9.8860</delay>
				<port_name>o_rgb_inside_m_stalling</port_name>
				<state>81</state>
				<source_loc>9750</source_loc>
			</path_node>
			<delay>9.8860</delay>
		</timing_path>
		<timing_path>
			<name>do_filter_1_3</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>do_filter_1</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>9.8860</delay>
				<port_name>i_rgb_m_data_is_invalid</port_name>
				<state>45</state>
				<source_loc>9641</source_loc>
			</path_node>
			<delay>9.8860</delay>
		</timing_path>
		<timing_path>
			<name>do_filter_1_4</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>do_filter_1</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>9.8860</delay>
				<port_name>i_rgb_m_data_is_invalid</port_name>
				<state>56</state>
				<source_loc>9660</source_loc>
			</path_node>
			<delay>9.8860</delay>
		</timing_path>
		<timing_path>
			<name>do_filter_1_5</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>do_filter_1</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0963</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0615</delay>
				<number_inputs>2</number_inputs>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.1622</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.1974</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.6308</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.3279</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0655</delay>
			</path_node>
			<delay>1.6556</delay>
		</timing_path>
		<timing_path>
			<name>do_filter_1_6</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>do_filter_1</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0963</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0615</delay>
				<number_inputs>2</number_inputs>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.1622</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.1974</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.6308</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.3279</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0655</delay>
			</path_node>
			<delay>1.6556</delay>
		</timing_path>
		<timing_path>
			<name>do_filter_1_7</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>do_filter_1</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.2332</delay>
				<number_inputs>2</number_inputs>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.1974</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.6308</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.3279</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0655</delay>
			</path_node>
			<delay>1.5688</delay>
		</timing_path>
		<timing_path>
			<name>do_filter_1_8</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>do_filter_1</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>lp_ctrl_10</port_name>
				<state>35</state>
				<source_loc>9341</source_loc>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0615</delay>
				<number_inputs>2</number_inputs>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.1622</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.1974</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.6308</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.3279</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0655</delay>
			</path_node>
			<delay>1.5593</delay>
		</timing_path>
		<timing_path>
			<name>do_filter_1_9</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>do_filter_1</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>lp_ctrl_15</port_name>
				<state>71</state>
				<source_loc>9393</source_loc>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0615</delay>
				<number_inputs>2</number_inputs>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.1622</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.1974</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.6308</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.3279</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0655</delay>
			</path_node>
			<delay>1.5593</delay>
		</timing_path>
		<timing_path>
			<name>do_filter_1_10</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>do_filter_1</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0963</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0615</delay>
				<number_inputs>2</number_inputs>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0615</delay>
				<number_inputs>2</number_inputs>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.1974</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.6308</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.3279</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0655</delay>
			</path_node>
			<delay>1.5549</delay>
		</timing_path>
	</timing_paths>
	<timing_paths>
		<thread>do_filter_1</thread>
		<timing_path>
			<name>do_filter_1_1</name>
			<path_kind>TrueCritical</path_kind>
			<thread>do_filter_1</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>9.8666</delay>
				<port_name>o_rgb_inside_m_req_m_next_trig_req</port_name>
			</path_node>
			<delay>9.8666</delay>
		</timing_path>
		<timing_path>
			<name>do_filter_1_2</name>
			<path_kind>TrueCritical</path_kind>
			<thread>do_filter_1</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>9.8860</delay>
				<port_name>o_rgb_inside_m_stalling</port_name>
			</path_node>
			<delay>9.8860</delay>
		</timing_path>
		<timing_path>
			<name>do_filter_1_3</name>
			<path_kind>TrueCritical</path_kind>
			<thread>do_filter_1</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>9.8860</delay>
				<port_name>i_rgb_m_data_is_invalid</port_name>
			</path_node>
			<delay>9.8860</delay>
		</timing_path>
		<timing_path>
			<name>do_filter_1_4</name>
			<path_kind>TrueCritical</path_kind>
			<thread>do_filter_1</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>9.8860</delay>
				<port_name>i_rgb_m_data_is_invalid</port_name>
			</path_node>
			<delay>9.8860</delay>
		</timing_path>
		<timing_path>
			<name>do_filter_1_5</name>
			<path_kind>TrueCritical</path_kind>
			<thread>do_filter_1</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.5529</delay>
				<instance_name>DC_Filter_Add_9Ux1U_9U_4_13</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.3994</delay>
				<number_inputs>3</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.1945</delay>
				<instance_name>DC_Filter_Mul_2Ux2U_4U_4_9</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.1167</delay>
				<number_inputs>4</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.3137</delay>
				<instance_name>DC_Filter_Add_4Ux2U_4U_4_10</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.1167</delay>
				<number_inputs>3</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>1.0263</delay>
				<instance_name>DC_Filter_Mul_9Ux4U_12U_4_11</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.1752</delay>
				<number_inputs>6</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.8885</delay>
				<instance_name>DC_Filter_Add_12Ux9U_12U_4_12</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.0655</delay>
				<instance_name>f1_array_rgb</instance_name>
			</path_node>
			<delay>3.9635</delay>
		</timing_path>
		<timing_path>
			<name>do_filter_1_6</name>
			<path_kind>TrueCritical</path_kind>
			<thread>do_filter_1</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.5529</delay>
				<instance_name>DC_Filter_Add_9Ux1U_9U_4_13</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.3994</delay>
				<number_inputs>3</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.1945</delay>
				<instance_name>DC_Filter_Mul_2Ux2U_4U_4_9</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.1167</delay>
				<number_inputs>4</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.3137</delay>
				<instance_name>DC_Filter_Add_4Ux2U_4U_4_10</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.1167</delay>
				<number_inputs>3</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>1.0263</delay>
				<instance_name>DC_Filter_Mul_9Ux4U_12U_4_11</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.1752</delay>
				<number_inputs>6</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.8885</delay>
				<instance_name>DC_Filter_Add_12Ux9U_12U_4_12</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.0655</delay>
				<instance_name>f1_array_rgb</instance_name>
			</path_node>
			<delay>3.9635</delay>
		</timing_path>
		<timing_path>
			<name>do_filter_1_7</name>
			<path_kind>TrueCritical</path_kind>
			<thread>do_filter_1</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.5529</delay>
				<instance_name>DC_Filter_Add_9Ux1U_9U_4_13</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.3994</delay>
				<number_inputs>3</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.1945</delay>
				<instance_name>DC_Filter_Mul_2Ux2U_4U_4_9</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.1167</delay>
				<number_inputs>4</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.3137</delay>
				<instance_name>DC_Filter_Add_4Ux2U_4U_4_10</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.1167</delay>
				<number_inputs>3</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>1.0263</delay>
				<instance_name>DC_Filter_Mul_9Ux4U_12U_4_11</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.1752</delay>
				<number_inputs>6</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.8885</delay>
				<instance_name>DC_Filter_Add_12Ux9U_12U_4_12</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.0655</delay>
				<instance_name>f1_array_rgb</instance_name>
			</path_node>
			<delay>3.9635</delay>
		</timing_path>
		<timing_path>
			<name>do_filter_1_8</name>
			<path_kind>TrueCritical</path_kind>
			<thread>do_filter_1</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.5529</delay>
				<instance_name>DC_Filter_Add_9Ux1U_9U_4_13</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.3994</delay>
				<number_inputs>3</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.1945</delay>
				<instance_name>DC_Filter_Mul_2Ux2U_4U_4_9</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.1167</delay>
				<number_inputs>4</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.3137</delay>
				<instance_name>DC_Filter_Add_4Ux2U_4U_4_10</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.1167</delay>
				<number_inputs>3</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>1.0263</delay>
				<instance_name>DC_Filter_Mul_9Ux4U_12U_4_11</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.1752</delay>
				<number_inputs>6</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.8885</delay>
				<instance_name>DC_Filter_Add_12Ux9U_12U_4_12</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.0655</delay>
				<instance_name>f1_array_rgb</instance_name>
			</path_node>
			<delay>3.9635</delay>
		</timing_path>
		<timing_path>
			<name>do_filter_1_9</name>
			<path_kind>TrueCritical</path_kind>
			<thread>do_filter_1</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.5529</delay>
				<instance_name>DC_Filter_Add_9Ux1U_9U_4_13</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.3994</delay>
				<number_inputs>3</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.1945</delay>
				<instance_name>DC_Filter_Mul_2Ux2U_4U_4_9</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.1167</delay>
				<number_inputs>4</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.3137</delay>
				<instance_name>DC_Filter_Add_4Ux2U_4U_4_10</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.1167</delay>
				<number_inputs>3</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>1.0263</delay>
				<instance_name>DC_Filter_Mul_9Ux4U_12U_4_11</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.1752</delay>
				<number_inputs>6</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.8885</delay>
				<instance_name>DC_Filter_Add_12Ux9U_12U_4_12</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.0655</delay>
				<instance_name>f1_array_rgb</instance_name>
			</path_node>
			<delay>3.9635</delay>
		</timing_path>
		<timing_path>
			<name>do_filter_1_10</name>
			<path_kind>TrueCritical</path_kind>
			<thread>do_filter_1</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.5529</delay>
				<instance_name>DC_Filter_Add_9Ux1U_9U_4_13</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.3608</delay>
				<number_inputs>3</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.1945</delay>
				<instance_name>DC_Filter_Mul_2Ux2U_4U_4_9</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.1167</delay>
				<number_inputs>4</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.3137</delay>
				<instance_name>DC_Filter_Add_4Ux2U_4U_4_10</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.1167</delay>
				<number_inputs>3</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>1.0263</delay>
				<instance_name>DC_Filter_Mul_9Ux4U_12U_4_11</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.1752</delay>
				<number_inputs>6</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.8885</delay>
				<instance_name>DC_Filter_Add_12Ux9U_12U_4_12</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.0655</delay>
				<instance_name>f1_array_rgb</instance_name>
			</path_node>
			<delay>3.9248</delay>
		</timing_path>
	</timing_paths>
	<timing_paths>
		<thread>do_filter_1</thread>
		<timing_path>
			<name>do_filter_1_1</name>
			<path_kind>SchedLong</path_kind>
			<thread>do_filter_1</thread>
			<delay>1.6556</delay>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0963</delay>
				<source_loc>9632</source_loc>
				<state>36</state>
			</path_node>
			<path_node>
				<node_kind>WIRE</node_kind>
				<delay>0.0615</delay>
				<source_loc>9626</source_loc>
				<state>36</state>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.1622</delay>
				<source_loc>9627</source_loc>
				<state>36</state>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.1974</delay>
				<source_loc>9628</source_loc>
				<state>36</state>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.6308</delay>
				<source_loc>9629</source_loc>
				<state>36</state>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.3279</delay>
				<source_loc>9630</source_loc>
				<state>36</state>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0655</delay>
				<source_loc>9631</source_loc>
				<state>36</state>
			</path_node>
		</timing_path>
		<timing_path>
			<name>do_filter_1_2</name>
			<path_kind>SchedLong</path_kind>
			<thread>do_filter_1</thread>
			<delay>1.6556</delay>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0963</delay>
				<source_loc>9740</source_loc>
				<state>72</state>
			</path_node>
			<path_node>
				<node_kind>WIRE</node_kind>
				<delay>0.0615</delay>
				<source_loc>9719</source_loc>
				<state>72</state>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.1622</delay>
				<source_loc>9726</source_loc>
				<state>72</state>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.1974</delay>
				<source_loc>9727</source_loc>
				<state>72</state>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.6308</delay>
				<source_loc>9728</source_loc>
				<state>72</state>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.3279</delay>
				<source_loc>9729</source_loc>
				<state>72</state>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0655</delay>
				<source_loc>9730</source_loc>
				<state>72</state>
			</path_node>
		</timing_path>
		<timing_path>
			<name>do_filter_1_3</name>
			<path_kind>SchedLong</path_kind>
			<thread>do_filter_1</thread>
			<delay>1.4978</delay>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.1622</delay>
				<source_loc>9566</source_loc>
				<state>13</state>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.1974</delay>
				<source_loc>9567</source_loc>
				<state>13</state>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.6308</delay>
				<source_loc>9568</source_loc>
				<state>13</state>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.3279</delay>
				<source_loc>9570</source_loc>
				<state>13</state>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0655</delay>
				<source_loc>9576</source_loc>
				<state>13</state>
			</path_node>
		</timing_path>
		<timing_path>
			<name>do_filter_1_4</name>
			<path_kind>SchedLong</path_kind>
			<thread>do_filter_1</thread>
			<delay>1.4691</delay>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0720</delay>
				<source_loc>9613</source_loc>
				<state>27</state>
			</path_node>
			<path_node>
				<node_kind>WIRE</node_kind>
				<delay>0.0615</delay>
				<source_loc>9596</source_loc>
				<state>24</state>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.3279</delay>
				<source_loc>9600</source_loc>
				<state>24</state>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.1974</delay>
				<source_loc>9602</source_loc>
				<state>24</state>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.6308</delay>
				<source_loc>9603</source_loc>
				<state>24</state>
			</path_node>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.0655</delay>
			</path_node>
		</timing_path>
		<timing_path>
			<name>do_filter_1_5</name>
			<path_kind>SchedLong</path_kind>
			<thread>do_filter_1</thread>
			<delay>1.4042</delay>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.1140</delay>
				<source_loc>9724</source_loc>
				<state>72</state>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.6184</delay>
				<source_loc>9731</source_loc>
				<state>72</state>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.3318</delay>
				<source_loc>9733</source_loc>
				<state>72</state>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0900</delay>
				<source_loc>9737</source_loc>
				<state>72</state>
			</path_node>
			<path_node>
				<node_kind>WIRE</node_kind>
				<delay>0.0615</delay>
				<source_loc>9702</source_loc>
				<state>70</state>
			</path_node>
			<path_node>
				<node_kind>WIRE</node_kind>
				<delay>0.0615</delay>
				<source_loc>9709</source_loc>
				<state>71</state>
			</path_node>
			<path_node>
				<node_kind>WIRE</node_kind>
				<delay>0.0615</delay>
				<source_loc>9716</source_loc>
				<state>72</state>
			</path_node>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.0655</delay>
			</path_node>
		</timing_path>
		<timing_path>
			<name>do_filter_1_6</name>
			<path_kind>SchedLong</path_kind>
			<thread>do_filter_1</thread>
			<delay>1.4042</delay>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.1140</delay>
				<source_loc>9724</source_loc>
				<state>72</state>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.6184</delay>
				<source_loc>9731</source_loc>
				<state>72</state>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.3318</delay>
				<source_loc>9733</source_loc>
				<state>72</state>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0900</delay>
				<source_loc>9739</source_loc>
				<state>72</state>
			</path_node>
			<path_node>
				<node_kind>WIRE</node_kind>
				<delay>0.0615</delay>
				<source_loc>9703</source_loc>
				<state>70</state>
			</path_node>
			<path_node>
				<node_kind>WIRE</node_kind>
				<delay>0.0615</delay>
				<source_loc>9710</source_loc>
				<state>71</state>
			</path_node>
			<path_node>
				<node_kind>WIRE</node_kind>
				<delay>0.0615</delay>
				<source_loc>9717</source_loc>
				<state>72</state>
			</path_node>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.0655</delay>
			</path_node>
		</timing_path>
		<timing_path>
			<name>do_filter_1_7</name>
			<path_kind>SchedLong</path_kind>
			<thread>do_filter_1</thread>
			<delay>1.4042</delay>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.1140</delay>
				<source_loc>9724</source_loc>
				<state>72</state>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.6184</delay>
				<source_loc>9731</source_loc>
				<state>72</state>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.3318</delay>
				<source_loc>9733</source_loc>
				<state>72</state>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0900</delay>
				<source_loc>9735</source_loc>
				<state>72</state>
			</path_node>
			<path_node>
				<node_kind>WIRE</node_kind>
				<delay>0.0615</delay>
				<source_loc>9701</source_loc>
				<state>70</state>
			</path_node>
			<path_node>
				<node_kind>WIRE</node_kind>
				<delay>0.0615</delay>
				<source_loc>9708</source_loc>
				<state>71</state>
			</path_node>
			<path_node>
				<node_kind>WIRE</node_kind>
				<delay>0.0615</delay>
				<source_loc>9715</source_loc>
				<state>72</state>
			</path_node>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.0655</delay>
			</path_node>
		</timing_path>
		<timing_path>
			<name>do_filter_1_8</name>
			<path_kind>SchedLong</path_kind>
			<thread>do_filter_1</thread>
			<delay>1.4042</delay>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.1140</delay>
				<source_loc>9730</source_loc>
				<state>72</state>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.6184</delay>
				<source_loc>9731</source_loc>
				<state>72</state>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.3318</delay>
				<source_loc>9733</source_loc>
				<state>72</state>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0900</delay>
				<source_loc>9737</source_loc>
				<state>72</state>
			</path_node>
			<path_node>
				<node_kind>WIRE</node_kind>
				<delay>0.0615</delay>
				<source_loc>9702</source_loc>
				<state>70</state>
			</path_node>
			<path_node>
				<node_kind>WIRE</node_kind>
				<delay>0.0615</delay>
				<source_loc>9709</source_loc>
				<state>71</state>
			</path_node>
			<path_node>
				<node_kind>WIRE</node_kind>
				<delay>0.0615</delay>
				<source_loc>9716</source_loc>
				<state>72</state>
			</path_node>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.0655</delay>
			</path_node>
		</timing_path>
		<timing_path>
			<name>do_filter_1_9</name>
			<path_kind>SchedLong</path_kind>
			<thread>do_filter_1</thread>
			<delay>1.4042</delay>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.1140</delay>
				<source_loc>9730</source_loc>
				<state>72</state>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.6184</delay>
				<source_loc>9731</source_loc>
				<state>72</state>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.3318</delay>
				<source_loc>9733</source_loc>
				<state>72</state>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0900</delay>
				<source_loc>9735</source_loc>
				<state>72</state>
			</path_node>
			<path_node>
				<node_kind>WIRE</node_kind>
				<delay>0.0615</delay>
				<source_loc>9701</source_loc>
				<state>70</state>
			</path_node>
			<path_node>
				<node_kind>WIRE</node_kind>
				<delay>0.0615</delay>
				<source_loc>9708</source_loc>
				<state>71</state>
			</path_node>
			<path_node>
				<node_kind>WIRE</node_kind>
				<delay>0.0615</delay>
				<source_loc>9715</source_loc>
				<state>72</state>
			</path_node>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.0655</delay>
			</path_node>
		</timing_path>
		<timing_path>
			<name>do_filter_1_10</name>
			<path_kind>SchedLong</path_kind>
			<thread>do_filter_1</thread>
			<delay>1.4042</delay>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.1140</delay>
				<source_loc>9730</source_loc>
				<state>72</state>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.6184</delay>
				<source_loc>9731</source_loc>
				<state>72</state>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.3318</delay>
				<source_loc>9733</source_loc>
				<state>72</state>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0900</delay>
				<source_loc>9739</source_loc>
				<state>72</state>
			</path_node>
			<path_node>
				<node_kind>WIRE</node_kind>
				<delay>0.0615</delay>
				<source_loc>9703</source_loc>
				<state>70</state>
			</path_node>
			<path_node>
				<node_kind>WIRE</node_kind>
				<delay>0.0615</delay>
				<source_loc>9710</source_loc>
				<state>71</state>
			</path_node>
			<path_node>
				<node_kind>WIRE</node_kind>
				<delay>0.0615</delay>
				<source_loc>9717</source_loc>
				<state>72</state>
			</path_node>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.0655</delay>
			</path_node>
		</timing_path>
	</timing_paths>
	<reg_ops>
		<thread>do_filter_1</thread>
		<reg_op>
			<id>9925</id>
			<source_loc>9547</source_loc>
			<name>i_rgb_m_busy_req_0</name>
			<datatype W="1">bool</datatype>
			<livein>20,21</livein>
			<liveout>20,21</liveout>
			<reg_deffed/>
			<instance_name>i_rgb_m_busy_req_0</instance_name>
			<op>
				<id>61</id>
				<op_kind>reg</op_kind>
				<object>i_rgb_m_busy_req_0</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
		<reg_op>
			<id>9926</id>
			<source_loc>9640</source_loc>
			<name>i_rgb_m_busy_req_0</name>
			<datatype W="1">bool</datatype>
			<livein>1,36,77</livein>
			<liveout>36,77</liveout>
			<reg_deffed>36,77</reg_deffed>
			<instance_name>i_rgb_m_busy_req_0</instance_name>
			<op>
				<id>142</id>
				<op_kind>reg</op_kind>
				<object>i_rgb_m_busy_req_0</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
		<reg_op>
			<id>9927</id>
			<source_loc>9643</source_loc>
			<name>i_rgb_m_busy_req_0</name>
			<datatype W="1">bool</datatype>
			<livein>1,75,76</livein>
			<liveout>1,75</liveout>
			<reg_deffed>1</reg_deffed>
			<instance_name>i_rgb_m_busy_req_0</instance_name>
			<op>
				<id>145</id>
				<op_kind>reg</op_kind>
				<object>i_rgb_m_busy_req_0</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
		<reg_op>
			<id>9928</id>
			<source_loc>9659</source_loc>
			<name>i_rgb_m_busy_req_0</name>
			<datatype W="1">bool</datatype>
			<livein>2,3,21,89</livein>
			<liveout>3,21,89</liveout>
			<reg_deffed>3,21,89</reg_deffed>
			<instance_name>i_rgb_m_busy_req_0</instance_name>
			<op>
				<id>161</id>
				<op_kind>reg</op_kind>
				<object>i_rgb_m_busy_req_0</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
		<reg_op>
			<id>9929</id>
			<source_loc>9662</source_loc>
			<name>i_rgb_m_busy_req_0</name>
			<datatype W="1">bool</datatype>
			<livein>2,87,88</livein>
			<liveout>2,87</liveout>
			<reg_deffed>2</reg_deffed>
			<instance_name>i_rgb_m_busy_req_0</instance_name>
			<op>
				<id>164</id>
				<op_kind>reg</op_kind>
				<object>i_rgb_m_busy_req_0</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
		<reg_op>
			<id>9931</id>
			<source_loc>9644</source_loc>
			<name>u_g_n_539_i0</name>
			<datatype W="24">sc_uint</datatype>
			<livein>75,76</livein>
			<liveout>1,75</liveout>
			<reg_deffed>1</reg_deffed>
			<instance_name>o_rgb_inside_data</instance_name>
			<op>
				<id>146</id>
				<op_kind>reg</op_kind>
				<object>o_rgb_inside_data</object>
			</op>
			<reg_purpose>input</reg_purpose>
		</reg_op>
		<reg_op>
			<id>9932</id>
			<source_loc>9663</source_loc>
			<name>u_g_n_539</name>
			<datatype W="24">sc_uint</datatype>
			<livein>87,88</livein>
			<liveout>2,87</liveout>
			<reg_deffed>2</reg_deffed>
			<instance_name>o_rgb_inside_data</instance_name>
			<op>
				<id>165</id>
				<op_kind>reg</op_kind>
				<object>o_rgb_inside_data</object>
			</op>
			<reg_purpose>input</reg_purpose>
		</reg_op>
		<reg_op>
			<id>9933</id>
			<source_loc>9747</source_loc>
			<name>o_rgb_inside_data</name>
			<datatype W="24">sc_uint</datatype>
			<livein>3,110</livein>
			<liveout>3,110</liveout>
			<reg_deffed>110</reg_deffed>
			<instance_name>o_rgb_inside_data</instance_name>
			<op>
				<id>249</id>
				<op_kind>reg</op_kind>
				<object>o_rgb_inside_data</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
		<reg_op>
			<id>9935</id>
			<source_loc>9549</source_loc>
			<name>o_rgb_inside_m_req_m_trig_req</name>
			<datatype W="1">bool</datatype>
			<livein>20,21</livein>
			<liveout>20,21</liveout>
			<reg_deffed/>
			<instance_name>o_rgb_inside_m_req_m_trig_req</instance_name>
			<op>
				<id>63</id>
				<op_kind>reg</op_kind>
				<object>o_rgb_inside_m_req_m_trig_req</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
		<reg_op>
			<id>9936</id>
			<source_loc>9749</source_loc>
			<name>o_rgb_inside_m_req_m_trig_req</name>
			<datatype W="1">bool</datatype>
			<livein>2,3,21,34,36,58,77,89,105,110</livein>
			<liveout>3,21,36,58,77,89,105,110</liveout>
			<reg_deffed>110</reg_deffed>
			<instance_name>o_rgb_inside_m_req_m_trig_req</instance_name>
			<op>
				<id>251</id>
				<op_kind>reg</op_kind>
				<object>o_rgb_inside_m_req_m_trig_req</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
		<reg_op>
			<id>9938</id>
			<source_loc>9544</source_loc>
			<name>f1_val_2_mi0</name>
			<datatype W="12">sc_uint</datatype>
			<livein>3,20,21</livein>
			<liveout>3,20,21</liveout>
			<reg_deffed/>
			<instance_name>s_reg_63</instance_name>
			<op>
				<id>58</id>
				<op_kind>reg</op_kind>
				<object>s_reg_63</object>
			</op>
		</reg_op>
		<reg_op>
			<id>9939</id>
			<source_loc>9583</source_loc>
			<name>f1_val_2_mi20</name>
			<datatype W="12">sc_uint</datatype>
			<livein>1,2,3,21,34,35,36,58,75,76,77,87,88,89,105</livein>
			<liveout>1,2,3,21,34,35,36,58,75,76,77,87,88,89,105</liveout>
			<reg_deffed>3,21</reg_deffed>
			<instance_name>s_reg_63</instance_name>
			<op>
				<id>85</id>
				<op_kind>reg</op_kind>
				<object>s_reg_63</object>
			</op>
		</reg_op>
		<reg_op>
			<id>9940</id>
			<source_loc>9693</source_loc>
			<name>f1_val_2_mi67</name>
			<datatype W="12">sc_uint</datatype>
			<livein>3,36,58,77,89,105,110</livein>
			<liveout>3,36,58,77,89,105,110</liveout>
			<reg_deffed>3,36,58,77,89,105</reg_deffed>
			<instance_name>s_reg_63</instance_name>
			<op>
				<id>195</id>
				<op_kind>reg</op_kind>
				<object>s_reg_63</object>
			</op>
		</reg_op>
		<reg_op>
			<id>9941</id>
			<source_loc>9715</source_loc>
			<name>f1_val_2_u1</name>
			<datatype W="12">sc_uint</datatype>
			<livein>110</livein>
			<liveout>3,36,58,77,89,105,110</liveout>
			<reg_deffed>3,36,58,77,89,105,110</reg_deffed>
			<instance_name>s_reg_63</instance_name>
			<op>
				<id>217</id>
				<op_kind>reg</op_kind>
				<object>s_reg_63</object>
			</op>
		</reg_op>
		<reg_op>
			<id>9942</id>
			<source_loc>9735</source_loc>
			<name>f1_val_2_mi72</name>
			<datatype W="12">sc_uint</datatype>
			<livein>3,36,58,77,89,105,110</livein>
			<liveout>3,36,58,77,89,105,110</liveout>
			<reg_deffed>110</reg_deffed>
			<instance_name>s_reg_63</instance_name>
			<op>
				<id>237</id>
				<op_kind>reg</op_kind>
				<object>s_reg_63</object>
			</op>
		</reg_op>
		<reg_op>
			<id>9944</id>
			<source_loc>9545</source_loc>
			<name>f1_val_1_mi0</name>
			<datatype W="12">sc_uint</datatype>
			<livein>3,20,21</livein>
			<liveout>3,20,21</liveout>
			<reg_deffed/>
			<instance_name>s_reg_64</instance_name>
			<op>
				<id>59</id>
				<op_kind>reg</op_kind>
				<object>s_reg_64</object>
			</op>
		</reg_op>
		<reg_op>
			<id>9945</id>
			<source_loc>9584</source_loc>
			<name>f1_val_1_mi20</name>
			<datatype W="12">sc_uint</datatype>
			<livein>1,2,3,21,34,35,36,58,75,76,77,87,88,89,105</livein>
			<liveout>1,2,3,21,34,35,36,58,75,76,77,87,88,89,105</liveout>
			<reg_deffed>3,21</reg_deffed>
			<instance_name>s_reg_64</instance_name>
			<op>
				<id>86</id>
				<op_kind>reg</op_kind>
				<object>s_reg_64</object>
			</op>
		</reg_op>
		<reg_op>
			<id>9946</id>
			<source_loc>9695</source_loc>
			<name>f1_val_1_mi67</name>
			<datatype W="12">sc_uint</datatype>
			<livein>3,36,58,77,89,105,110</livein>
			<liveout>3,36,58,77,89,105,110</liveout>
			<reg_deffed>3,36,58,77,89,105</reg_deffed>
			<instance_name>s_reg_64</instance_name>
			<op>
				<id>197</id>
				<op_kind>reg</op_kind>
				<object>s_reg_64</object>
			</op>
		</reg_op>
		<reg_op>
			<id>9947</id>
			<source_loc>9716</source_loc>
			<name>f1_val_1_u1</name>
			<datatype W="12">sc_uint</datatype>
			<livein>110</livein>
			<liveout>3,36,58,77,89,105,110</liveout>
			<reg_deffed>3,36,58,77,89,105,110</reg_deffed>
			<instance_name>s_reg_64</instance_name>
			<op>
				<id>218</id>
				<op_kind>reg</op_kind>
				<object>s_reg_64</object>
			</op>
		</reg_op>
		<reg_op>
			<id>9948</id>
			<source_loc>9737</source_loc>
			<name>f1_val_1_mi72</name>
			<datatype W="12">sc_uint</datatype>
			<livein>3,36,58,77,89,105,110</livein>
			<liveout>3,36,58,77,89,105,110</liveout>
			<reg_deffed>110</reg_deffed>
			<instance_name>s_reg_64</instance_name>
			<op>
				<id>239</id>
				<op_kind>reg</op_kind>
				<object>s_reg_64</object>
			</op>
		</reg_op>
		<reg_op>
			<id>9950</id>
			<source_loc>9546</source_loc>
			<name>f1_val_0_mi0</name>
			<datatype W="12">sc_uint</datatype>
			<livein>3,20,21</livein>
			<liveout>3,20,21</liveout>
			<reg_deffed/>
			<instance_name>s_reg_65</instance_name>
			<op>
				<id>60</id>
				<op_kind>reg</op_kind>
				<object>s_reg_65</object>
			</op>
		</reg_op>
		<reg_op>
			<id>9951</id>
			<source_loc>9585</source_loc>
			<name>f1_val_0_mi20</name>
			<datatype W="12">sc_uint</datatype>
			<livein>1,2,3,21,34,35,36,58,75,76,77,87,88,89,105</livein>
			<liveout>1,2,3,21,34,35,36,58,75,76,77,87,88,89,105</liveout>
			<reg_deffed>3,21</reg_deffed>
			<instance_name>s_reg_65</instance_name>
			<op>
				<id>87</id>
				<op_kind>reg</op_kind>
				<object>s_reg_65</object>
			</op>
		</reg_op>
		<reg_op>
			<id>9952</id>
			<source_loc>9697</source_loc>
			<name>f1_val_0_mi67</name>
			<datatype W="12">sc_uint</datatype>
			<livein>3,36,58,77,89,105,110</livein>
			<liveout>3,36,58,77,89,105,110</liveout>
			<reg_deffed>3,36,58,77,89,105</reg_deffed>
			<instance_name>s_reg_65</instance_name>
			<op>
				<id>199</id>
				<op_kind>reg</op_kind>
				<object>s_reg_65</object>
			</op>
		</reg_op>
		<reg_op>
			<id>9953</id>
			<source_loc>9717</source_loc>
			<name>f1_val_0_u1</name>
			<datatype W="12">sc_uint</datatype>
			<livein>110</livein>
			<liveout>3,36,58,77,89,105,110</liveout>
			<reg_deffed>3,36,58,77,89,105,110</reg_deffed>
			<instance_name>s_reg_65</instance_name>
			<op>
				<id>219</id>
				<op_kind>reg</op_kind>
				<object>s_reg_65</object>
			</op>
		</reg_op>
		<reg_op>
			<id>9954</id>
			<source_loc>9739</source_loc>
			<name>f1_val_0_mi72</name>
			<datatype W="12">sc_uint</datatype>
			<livein>3,36,58,77,89,105,110</livein>
			<liveout>3,36,58,77,89,105,110</liveout>
			<reg_deffed>110</reg_deffed>
			<instance_name>s_reg_65</instance_name>
			<op>
				<id>241</id>
				<op_kind>reg</op_kind>
				<object>s_reg_65</object>
			</op>
		</reg_op>
		<reg_op>
			<id>9956</id>
			<source_loc>9555</source_loc>
			<name>i0_u0</name>
			<datatype W="2">sc_uint</datatype>
			<livein>20,21</livein>
			<liveout>20,21</liveout>
			<reg_deffed>21</reg_deffed>
			<instance_name>s_reg_66</instance_name>
			<op>
				<id>66</id>
				<op_kind>reg</op_kind>
				<object>s_reg_66</object>
			</op>
		</reg_op>
		<reg_op>
			<id>9957</id>
			<source_loc>9593</source_loc>
			<name>i_u2_u0</name>
			<datatype W="2">sc_uint</datatype>
			<livein>3,21,34,35,36</livein>
			<liveout>3,21,34,35,36</liveout>
			<reg_deffed>3,21,36</reg_deffed>
			<instance_name>s_reg_66</instance_name>
			<op>
				<id>95</id>
				<op_kind>reg</op_kind>
				<object>s_reg_66</object>
			</op>
		</reg_op>
		<reg_op>
			<id>9958</id>
			<source_loc>9617</source_loc>
			<name>condvar_003</name>
			<datatype W="1">sc_uint</datatype>
			<livein>1,36,58,75,76,77,89</livein>
			<liveout>1,36,58,75,76,77,89</liveout>
			<reg_deffed>36</reg_deffed>
			<instance_name>s_reg_66</instance_name>
			<op>
				<id>119</id>
				<op_kind>reg</op_kind>
				<object>s_reg_66</object>
			</op>
		</reg_op>
		<reg_op>
			<id>9959</id>
			<source_loc>9700</source_loc>
			<name>h_u3_mi66</name>
			<datatype W="2">sc_uint</datatype>
			<livein>3,36,58,77,89,105,110</livein>
			<liveout>3,36,58,77,89,105,110</liveout>
			<reg_deffed>3,36,58,77,89</reg_deffed>
			<instance_name>s_reg_66</instance_name>
			<op>
				<id>202</id>
				<op_kind>reg</op_kind>
				<object>s_reg_66</object>
			</op>
		</reg_op>
		<reg_op>
			<id>9960</id>
			<source_loc>9705</source_loc>
			<name>h_u3_u0</name>
			<datatype W="2">sc_uint</datatype>
			<livein>3,36,58,77,89,105,110</livein>
			<liveout>3,36,58,77,89,105,110</liveout>
			<reg_deffed>3,36,58,77,89,105,110</reg_deffed>
			<instance_name>s_reg_66</instance_name>
			<op>
				<id>207</id>
				<op_kind>reg</op_kind>
				<object>s_reg_66</object>
			</op>
		</reg_op>
		<reg_op>
			<id>9962</id>
			<source_loc>9558</source_loc>
			<name>j0_u0</name>
			<datatype W="2">sc_uint</datatype>
			<livein>20,21</livein>
			<liveout>20,21</liveout>
			<reg_deffed>21</reg_deffed>
			<instance_name>s_reg_67</instance_name>
			<op>
				<id>69</id>
				<op_kind>reg</op_kind>
				<object>s_reg_67</object>
			</op>
		</reg_op>
		<reg_op>
			<id>9963</id>
			<source_loc>9596</source_loc>
			<name>j_u3_u0</name>
			<datatype W="2">sc_uint</datatype>
			<livein>3,21,34,35,36</livein>
			<liveout>3,21,34,35,36</liveout>
			<reg_deffed>3,21,36</reg_deffed>
			<instance_name>s_reg_67</instance_name>
			<op>
				<id>98</id>
				<op_kind>reg</op_kind>
				<object>s_reg_67</object>
			</op>
		</reg_op>
		<reg_op>
			<id>9964</id>
			<source_loc>9626</source_loc>
			<name>h0_u0</name>
			<datatype W="2">sc_uint</datatype>
			<livein>58</livein>
			<liveout>36,58</liveout>
			<reg_deffed>36,58</reg_deffed>
			<instance_name>s_reg_67</instance_name>
			<op>
				<id>128</id>
				<op_kind>reg</op_kind>
				<object>s_reg_67</object>
			</op>
		</reg_op>
		<reg_op>
			<id>9965</id>
			<source_loc>9655</source_loc>
			<name>j_u4_u0</name>
			<datatype W="2">sc_uint</datatype>
			<livein>2,3,21,87,88,89</livein>
			<liveout>2,3,21,87,88,89</liveout>
			<reg_deffed>3,21,89</reg_deffed>
			<instance_name>s_reg_67</instance_name>
			<op>
				<id>157</id>
				<op_kind>reg</op_kind>
				<object>s_reg_67</object>
			</op>
		</reg_op>
		<reg_op>
			<id>9966</id>
			<source_loc>9712</source_loc>
			<name>i_u3_u0</name>
			<datatype W="2">sc_uint</datatype>
			<livein>3,36,58,77,89,105,110</livein>
			<liveout>3,36,58,77,89,105,110</liveout>
			<reg_deffed>3,36,58,77,89,105,110</reg_deffed>
			<instance_name>s_reg_67</instance_name>
			<op>
				<id>214</id>
				<op_kind>reg</op_kind>
				<object>s_reg_67</object>
			</op>
		</reg_op>
		<reg_op>
			<id>9968</id>
			<source_loc>9564</source_loc>
			<name>k0_u0</name>
			<datatype W="9">sc_uint</datatype>
			<livein>20,21</livein>
			<liveout>20,21</liveout>
			<reg_deffed>21</reg_deffed>
			<instance_name>s_reg_68</instance_name>
			<op>
				<id>72</id>
				<op_kind>reg</op_kind>
				<object>s_reg_68</object>
			</op>
		</reg_op>
		<reg_op>
			<id>9969</id>
			<source_loc>9599</source_loc>
			<name>k_u5_u0</name>
			<datatype W="9">sc_uint</datatype>
			<livein>34,35,36</livein>
			<liveout>3,21,34,35,36</liveout>
			<reg_deffed>3,21,36</reg_deffed>
			<instance_name>s_reg_68</instance_name>
			<op>
				<id>101</id>
				<op_kind>reg</op_kind>
				<object>s_reg_68</object>
			</op>
		</reg_op>
		<reg_op>
			<id>9970</id>
			<source_loc>9623</source_loc>
			<name>k_u6_u0</name>
			<datatype W="9">sc_uint</datatype>
			<livein>36,58</livein>
			<liveout>36,58</liveout>
			<reg_deffed>36,58</reg_deffed>
			<instance_name>s_reg_68</instance_name>
			<op>
				<id>125</id>
				<op_kind>reg</op_kind>
				<object>s_reg_68</object>
			</op>
		</reg_op>
		<reg_op>
			<id>9971</id>
			<source_loc>9639</source_loc>
			<name>k_u7_u0</name>
			<datatype W="9">sc_uint</datatype>
			<livein>1,36,75,76,77</livein>
			<liveout>1,36,75,77</liveout>
			<reg_deffed>36,77</reg_deffed>
			<instance_name>s_reg_68</instance_name>
			<op>
				<id>141</id>
				<op_kind>reg</op_kind>
				<object>s_reg_68</object>
			</op>
		</reg_op>
		<reg_op>
			<id>9972</id>
			<source_loc>9658</source_loc>
			<name>k_u8_u0</name>
			<datatype W="9">sc_uint</datatype>
			<livein>2,3,21,87,88,89</livein>
			<liveout>2,3,21,87,88,89</liveout>
			<reg_deffed>3,21,89</reg_deffed>
			<instance_name>s_reg_68</instance_name>
			<op>
				<id>160</id>
				<op_kind>reg</op_kind>
				<object>s_reg_68</object>
			</op>
		</reg_op>
		<reg_op>
			<id>9973</id>
			<source_loc>9685</source_loc>
			<name>k_u9_u0</name>
			<datatype W="9">sc_uint</datatype>
			<livein>3,36,58,77,89,105,110</livein>
			<liveout>3,36,58,77,89,105,110</liveout>
			<reg_deffed>3,36,58,77,89</reg_deffed>
			<instance_name>s_reg_68</instance_name>
			<op>
				<id>187</id>
				<op_kind>reg</op_kind>
				<object>s_reg_68</object>
			</op>
		</reg_op>
		<reg_op>
			<id>9975</id>
			<source_loc>9539</source_loc>
			<name>flag0_mux_1</name>
			<datatype W="12">sc_uint</datatype>
			<livein>3,36,58,77,89,105,110</livein>
			<liveout>3,36,58,77,89,105,110</liveout>
			<reg_deffed>36</reg_deffed>
			<instance_name>s_reg_69</instance_name>
			<op>
				<id>57</id>
				<op_kind>reg</op_kind>
				<object>s_reg_69</object>
			</op>
		</reg_op>
		<reg_op>
			<id>9976</id>
			<source_loc>9586</source_loc>
			<name>flag0_mi20</name>
			<datatype W="12">sc_uint</datatype>
			<livein>1,2,3,21,34,35,36,58,75,76,77,87,88,89</livein>
			<liveout>1,2,3,21,34,35,36,58,75,76,77,87,88,89</liveout>
			<reg_deffed>3,21</reg_deffed>
			<instance_name>s_reg_69</instance_name>
			<op>
				<id>88</id>
				<op_kind>reg</op_kind>
				<object>s_reg_69</object>
			</op>
		</reg_op>
		<reg_op>
			<id>9978</id>
			<source_loc>9601</source_loc>
			<name>CynTemp_76</name>
			<datatype W="4">sc_uint</datatype>
			<livein>3,21,34,35,36</livein>
			<liveout>3,21,34,35,36</liveout>
			<reg_deffed>3,21,36</reg_deffed>
			<instance_name>s_reg_70</instance_name>
			<op>
				<id>103</id>
				<op_kind>reg</op_kind>
				<object>s_reg_70</object>
			</op>
		</reg_op>
		<reg_op>
			<id>9979</id>
			<source_loc>9605</source_loc>
			<name>CynTemp_79</name>
			<datatype W="4">sc_uint</datatype>
			<livein>3,21,34,35,36</livein>
			<liveout>3,21,34,35,36</liveout>
			<reg_deffed>3,21,36</reg_deffed>
			<instance_name>s_reg_70</instance_name>
			<op>
				<id>107</id>
				<op_kind>reg</op_kind>
				<object>s_reg_70</object>
			</op>
		</reg_op>
		<reg_op>
			<id>9980</id>
			<source_loc>9671</source_loc>
			<name>CynTemp_89</name>
			<datatype W="4">sc_uint</datatype>
			<livein>2,3,21,87,88,89</livein>
			<liveout>2,3,21,87,88,89</liveout>
			<reg_deffed>3,21,89</reg_deffed>
			<instance_name>s_reg_70</instance_name>
			<op>
				<id>173</id>
				<op_kind>reg</op_kind>
				<object>s_reg_70</object>
			</op>
		</reg_op>
		<reg_op>
			<id>9982</id>
			<source_loc>9607</source_loc>
			<name>CynTemp_81</name>
			<datatype W="12">sc_uint</datatype>
			<livein>35</livein>
			<liveout>34</liveout>
			<reg_deffed>34</reg_deffed>
			<instance_name>s_reg_71</instance_name>
			<op>
				<id>109</id>
				<op_kind>reg</op_kind>
				<object>s_reg_71</object>
			</op>
		</reg_op>
		<reg_op>
			<id>9983</id>
			<source_loc>9651</source_loc>
			<name>k_u7_mi48</name>
			<datatype W="9">sc_uint</datatype>
			<livein>75,76,77</livein>
			<liveout>1,75,76,77</liveout>
			<reg_deffed>1</reg_deffed>
			<instance_name>s_reg_71</instance_name>
			<op>
				<id>153</id>
				<op_kind>reg</op_kind>
				<object>s_reg_71</object>
			</op>
		</reg_op>
		<reg_op>
			<id>9984</id>
			<source_loc>9664</source_loc>
			<name>CynTemp_86</name>
			<datatype W="11">sc_uint</datatype>
			<livein>2,3,21,87,88,89</livein>
			<liveout>2,3,21,87,88,89</liveout>
			<reg_deffed>3,21,89</reg_deffed>
			<instance_name>s_reg_71</instance_name>
			<op>
				<id>166</id>
				<op_kind>reg</op_kind>
				<object>s_reg_71</object>
			</op>
		</reg_op>
		<reg_op>
			<id>9986</id>
			<source_loc>9603</source_loc>
			<name>CynTemp_78</name>
			<datatype W="12">sc_uint</datatype>
			<livein>3,21,34,35,36</livein>
			<liveout>3,21,34,35,36</liveout>
			<reg_deffed>3,21,36</reg_deffed>
			<instance_name>s_reg_72</instance_name>
			<op>
				<id>105</id>
				<op_kind>reg</op_kind>
				<object>s_reg_72</object>
			</op>
		</reg_op>
		<reg_op>
			<id>9987</id>
			<source_loc>9668</source_loc>
			<name>CynTemp_88</name>
			<datatype W="12">sc_uint</datatype>
			<livein>87</livein>
			<liveout>2</liveout>
			<reg_deffed>2</reg_deffed>
			<instance_name>s_reg_72</instance_name>
			<op>
				<id>170</id>
				<op_kind>reg</op_kind>
				<object>s_reg_72</object>
			</op>
		</reg_op>
		<reg_op>
			<id>9988</id>
			<source_loc>9672</source_loc>
			<name>CynTemp_90</name>
			<datatype W="12">sc_uint</datatype>
			<livein>88</livein>
			<liveout>87</liveout>
			<reg_deffed>87</reg_deffed>
			<instance_name>s_reg_72</instance_name>
			<op>
				<id>174</id>
				<op_kind>reg</op_kind>
				<object>s_reg_72</object>
			</op>
		</reg_op>
		<reg_op>
			<id>9990</id>
			<source_loc>9620</source_loc>
			<name>condvar_004</name>
			<datatype W="1">sc_uint</datatype>
			<livein>36,58,77,89</livein>
			<liveout>36,58,77,89</liveout>
			<reg_deffed>36</reg_deffed>
			<instance_name>s_reg_73</instance_name>
			<op>
				<id>122</id>
				<op_kind>reg</op_kind>
				<object>s_reg_73</object>
			</op>
		</reg_op>
		<reg_op>
			<id>9991</id>
			<source_loc>9698</source_loc>
			<name>h_u2_mi67</name>
			<datatype W="2">sc_uint</datatype>
			<livein>3,36,58,77,89,105</livein>
			<liveout>3,36,58,77,89,105</liveout>
			<reg_deffed>3,36,58,77,89,105</reg_deffed>
			<instance_name>s_reg_73</instance_name>
			<op>
				<id>200</id>
				<op_kind>reg</op_kind>
				<object>s_reg_73</object>
			</op>
		</reg_op>
		<reg_op>
			<id>9992</id>
			<source_loc>9719</source_loc>
			<name>j_u5_u0</name>
			<datatype W="2">sc_uint</datatype>
			<livein>110</livein>
			<liveout>3,36,58,77,89,105,110</liveout>
			<reg_deffed>3,36,58,77,89,105,110</reg_deffed>
			<instance_name>s_reg_73</instance_name>
			<op>
				<id>221</id>
				<op_kind>reg</op_kind>
				<object>s_reg_73</object>
			</op>
		</reg_op>
		<reg_op>
			<id>9993</id>
			<source_loc>9721</source_loc>
			<name>dmux_ctrl_011</name>
			<datatype W="2">sc_uint</datatype>
			<livein>110</livein>
			<liveout>3,36,58,77,89,105,110</liveout>
			<reg_deffed>3,36,58,77,89,105,110</reg_deffed>
			<instance_name>s_reg_73</instance_name>
			<op>
				<id>223</id>
				<op_kind>reg</op_kind>
				<object>s_reg_73</object>
			</op>
		</reg_op>
	</reg_ops>
	<resource>
		<res_id>10</res_id>
		<opcode>10</opcode>
		<opcode>11</opcode>
		<latency>1</latency>
		<setup_time>0.0655</setup_time>
		<delay>0.1140</delay>
		<module_name>DC_Filter_RAM_2322X8_1</module_name>
		<resource_kind>RAM</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<res_id>25</res_id>
		<opcode>26</opcode>
		<latency>1</latency>
		<setup_time>0.0655</setup_time>
		<delay>0.1140</delay>
		<module_name>ROM_9X4</module_name>
		<resource_kind>ROM</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<loop>
		<id>1</id>
		<thread>do_filter_1</thread>
		<source_path>/usr/cadtool/cadence/STRATUS/cur/tools.lnx86/stratus/systemc/2.3.1/include/sysc/kernel/sc_ver.h</source_path>
		<source_line>166</source_line>
		<source_loc>6360</source_loc>
		<loop>
			<id>58</id>
			<thread>do_filter_1</thread>
			<loop_iterations>3</loop_iterations>
			<source_path>../DC_Filter.cpp</source_path>
			<source_line>65</source_line>
			<source_loc>2303</source_loc>
			<start_cycle>0</start_cycle>
			<max_path>2</max_path>
			<latency>4644</latency>
			<loop>
				<id>57</id>
				<thread>do_filter_1</thread>
				<loop_iterations>3</loop_iterations>
				<source_path>../DC_Filter.cpp</source_path>
				<source_line>66</source_line>
				<source_loc>2300</source_loc>
				<start_cycle>0</start_cycle>
				<max_path>2</max_path>
				<latency>4644</latency>
				<loop>
					<id>56</id>
					<thread>do_filter_1</thread>
					<loop_iterations>258</loop_iterations>
					<source_path>../DC_Filter.cpp</source_path>
					<source_line>67</source_line>
					<source_loc>2297</source_loc>
					<start_cycle>0</start_cycle>
					<max_path>2</max_path>
					<latency>4644</latency>
				</loop>
			</loop>
		</loop>
		<loop>
			<id>96</id>
			<thread>do_filter_1</thread>
			<source_path>../DC_Filter.cpp</source_path>
			<source_line>70</source_line>
			<source_loc>2559</source_loc>
			<start_cycle>2</start_cycle>
			<max_path>9</max_path>
			<latency>14336</latency>
			<loop>
				<id>72</id>
				<thread>do_filter_1</thread>
				<loop_iterations>3</loop_iterations>
				<source_path>../DC_Filter.cpp</source_path>
				<source_line>93</source_line>
				<source_loc>2393</source_loc>
				<start_cycle>0</start_cycle>
				<max_path>3</max_path>
				<latency>4608</latency>
				<loop>
					<id>71</id>
					<thread>do_filter_1</thread>
					<loop_iterations>2</loop_iterations>
					<source_path>../DC_Filter.cpp</source_path>
					<source_line>94</source_line>
					<source_loc>2390</source_loc>
					<start_cycle>0</start_cycle>
					<max_path>3</max_path>
					<latency>4608</latency>
					<loop>
						<id>70</id>
						<thread>do_filter_1</thread>
						<loop_iterations>256</loop_iterations>
						<source_path>../DC_Filter.cpp</source_path>
						<source_line>95</source_line>
						<source_loc>2387</source_loc>
						<start_cycle>0</start_cycle>
						<max_path>3</max_path>
						<latency>4608</latency>
					</loop>
				</loop>
			</loop>
			<loop>
				<id>84</id>
				<thread>do_filter_1</thread>
				<loop_iterations>256</loop_iterations>
				<source_path>../DC_Filter.cpp</source_path>
				<source_line>120</source_line>
				<source_loc>2458</source_loc>
				<start_cycle>3</start_cycle>
				<max_path>1</max_path>
				<latency>768</latency>
				<loop>
					<id>83</id>
					<thread>do_filter_1</thread>
					<loop_iterations>3</loop_iterations>
					<source_path>../DC_Filter.cpp</source_path>
					<source_line>122</source_line>
					<source_loc>2455</source_loc>
					<start_cycle>0</start_cycle>
					<max_path>1</max_path>
					<latency>768</latency>
				</loop>
			</loop>
			<loop>
				<id>82</id>
				<thread>do_filter_1</thread>
				<loop_iterations>256</loop_iterations>
				<source_path>../DC_Filter.cpp</source_path>
				<source_line>103</source_line>
				<source_loc>2431</source_loc>
				<start_cycle>3</start_cycle>
				<max_path>4</max_path>
				<latency>1024</latency>
			</loop>
			<loop>
				<id>69</id>
				<thread>do_filter_1</thread>
				<loop_iterations>2</loop_iterations>
				<source_path>../DC_Filter.cpp</source_path>
				<source_line>74</source_line>
				<source_loc>2352</source_loc>
				<start_cycle>0</start_cycle>
				<max_path>4</max_path>
				<latency>2048</latency>
				<loop>
					<id>68</id>
					<thread>do_filter_1</thread>
					<loop_iterations>256</loop_iterations>
					<source_path>../DC_Filter.cpp</source_path>
					<source_line>76</source_line>
					<source_loc>2349</source_loc>
					<start_cycle>0</start_cycle>
					<max_path>4</max_path>
					<latency>2048</latency>
				</loop>
			</loop>
			<loop>
				<id>95</id>
				<thread>do_filter_1</thread>
				<loop_iterations>256</loop_iterations>
				<source_path>../DC_Filter.cpp</source_path>
				<source_line>131</source_line>
				<source_loc>2558</source_loc>
				<start_cycle>7</start_cycle>
				<max_path>2</max_path>
				<latency>8704</latency>
				<loop>
					<id>85</id>
					<thread>do_filter_1</thread>
					<loop_iterations>3</loop_iterations>
					<source_path>../DC_Filter.cpp</source_path>
					<source_line>133</source_line>
					<source_loc>2480</source_loc>
					<start_cycle>0</start_cycle>
					<max_path>1</max_path>
					<latency>768</latency>
				</loop>
				<loop>
					<id>88</id>
					<thread>do_filter_1</thread>
					<loop_iterations>3</loop_iterations>
					<source_path>../DC_Filter.cpp</source_path>
					<source_line>136</source_line>
					<source_loc>2532</source_loc>
					<start_cycle>0</start_cycle>
					<max_path>1</max_path>
					<latency>6912</latency>
					<loop>
						<id>87</id>
						<thread>do_filter_1</thread>
						<loop_iterations>3</loop_iterations>
						<source_path>../DC_Filter.cpp</source_path>
						<source_line>137</source_line>
						<source_loc>2529</source_loc>
						<start_cycle>0</start_cycle>
						<max_path>1</max_path>
						<latency>6912</latency>
						<loop>
							<id>86</id>
							<thread>do_filter_1</thread>
							<loop_iterations>3</loop_iterations>
							<source_path>../DC_Filter.cpp</source_path>
							<source_line>140</source_line>
							<source_loc>2526</source_loc>
							<start_cycle>0</start_cycle>
							<max_path>1</max_path>
							<latency>6912</latency>
							<name>main_loop_pipeline</name>
						</loop>
					</loop>
				</loop>
			</loop>
		</loop>
	</loop>
	<latency>
		<name>algorithm_latency</name>
		<constr_id>144</constr_id>
		<min>0</min>
		<max>2</max>
		<value>1</value>
		<source_loc>2505</source_loc>
		<source_path>../DC_Filter.cpp</source_path>
		<source_line>141</source_line>
		<thread>do_filter_1</thread>
	</latency>
	<cycle_slack>0.0000</cycle_slack>
	<cycle_time>10.0000</cycle_time>
	<loop>
		<id>1</id>
		<thread>do_filter_1</thread>
		<pre_loop_waits>2147483647</pre_loop_waits>
		<pipe_io_span>-2147483646</pipe_io_span>
		<loop>
			<id>58</id>
			<thread>do_filter_1</thread>
			<pre_loop_waits>2147483647</pre_loop_waits>
			<pipe_io_span>-2147483646</pipe_io_span>
			<loop>
				<id>57</id>
				<thread>do_filter_1</thread>
				<pre_loop_waits>2147483647</pre_loop_waits>
				<pipe_io_span>-2147483646</pipe_io_span>
				<loop>
					<id>56</id>
					<thread>do_filter_1</thread>
					<pre_loop_waits>2147483647</pre_loop_waits>
					<pipe_io_span>-2147483646</pipe_io_span>
					<cycle>
						<cycle_id>20</cycle_id>
						<start_cycle>0</start_cycle>
						<latency>2322</latency>
					</cycle>
					<cycle>
						<cycle_id>21</cycle_id>
						<start_cycle>1</start_cycle>
						<latency>4644</latency>
					</cycle>
				</loop>
			</loop>
		</loop>
		<loop>
			<id>96</id>
			<thread>do_filter_1</thread>
			<pre_loop_waits>2147483647</pre_loop_waits>
			<pipe_io_span>-2147483646</pipe_io_span>
			<loop>
				<id>72</id>
				<thread>do_filter_1</thread>
				<pre_loop_waits>2147483647</pre_loop_waits>
				<pipe_io_span>-2147483646</pipe_io_span>
				<loop>
					<id>71</id>
					<thread>do_filter_1</thread>
					<pre_loop_waits>2147483647</pre_loop_waits>
					<pipe_io_span>-2147483646</pipe_io_span>
					<loop>
						<id>70</id>
						<thread>do_filter_1</thread>
						<pre_loop_waits>2147483647</pre_loop_waits>
						<pipe_io_span>-2147483646</pipe_io_span>
						<cycle>
							<cycle_id>34</cycle_id>
							<start_cycle>0</start_cycle>
							<latency>6180</latency>
						</cycle>
						<cycle>
							<cycle_id>35</cycle_id>
							<start_cycle>1</start_cycle>
							<latency>7716</latency>
						</cycle>
						<cycle>
							<cycle_id>36</cycle_id>
							<start_cycle>2</start_cycle>
							<latency>9252</latency>
						</cycle>
					</loop>
				</loop>
			</loop>
			<loop>
				<id>84</id>
				<thread>do_filter_1</thread>
				<pre_loop_waits>2147483647</pre_loop_waits>
				<pipe_io_span>-2147483646</pipe_io_span>
				<loop>
					<id>83</id>
					<thread>do_filter_1</thread>
					<pre_loop_waits>2147483647</pre_loop_waits>
					<pipe_io_span>-2147483646</pipe_io_span>
					<cycle>
						<cycle_id>58</cycle_id>
						<start_cycle>0</start_cycle>
						<latency>10020</latency>
					</cycle>
				</loop>
			</loop>
			<loop>
				<id>82</id>
				<thread>do_filter_1</thread>
				<pre_loop_waits>2147483647</pre_loop_waits>
				<pipe_io_span>-2147483646</pipe_io_span>
				<cycle>
					<cycle_id>1</cycle_id>
					<cyn_protocol/>
					<source_loc>14581</source_loc>
					<start_cycle>0</start_cycle>
					<latency>9508</latency>
				</cycle>
				<cycle>
					<cycle_id>75</cycle_id>
					<start_cycle>1</start_cycle>
					<latency>9764</latency>
				</cycle>
				<cycle>
					<cycle_id>76</cycle_id>
					<start_cycle>2</start_cycle>
					<latency>10020</latency>
				</cycle>
				<cycle>
					<cycle_id>77</cycle_id>
					<start_cycle>3</start_cycle>
					<latency>10276</latency>
				</cycle>
			</loop>
			<loop>
				<id>69</id>
				<thread>do_filter_1</thread>
				<pre_loop_waits>2147483647</pre_loop_waits>
				<pipe_io_span>-2147483646</pipe_io_span>
				<loop>
					<id>68</id>
					<thread>do_filter_1</thread>
					<pre_loop_waits>2147483647</pre_loop_waits>
					<pipe_io_span>-2147483646</pipe_io_span>
					<cycle>
						<cycle_id>2</cycle_id>
						<cyn_protocol/>
						<source_loc>14359</source_loc>
						<start_cycle>0</start_cycle>
						<latency>5156</latency>
					</cycle>
					<cycle>
						<cycle_id>87</cycle_id>
						<start_cycle>1</start_cycle>
						<latency>5668</latency>
					</cycle>
					<cycle>
						<cycle_id>88</cycle_id>
						<start_cycle>2</start_cycle>
						<latency>6180</latency>
					</cycle>
					<cycle>
						<cycle_id>89</cycle_id>
						<start_cycle>3</start_cycle>
						<latency>6692</latency>
					</cycle>
				</loop>
			</loop>
			<loop>
				<id>95</id>
				<thread>do_filter_1</thread>
				<pre_loop_waits>2147483647</pre_loop_waits>
				<pipe_io_span>-2147483646</pipe_io_span>
				<cycle>
					<cycle_id>3</cycle_id>
					<cyn_protocol/>
					<source_loc>14955</source_loc>
					<start_cycle>1</start_cycle>
					<latency>18980</latency>
				</cycle>
				<loop>
					<id>85</id>
					<thread>do_filter_1</thread>
					<pre_loop_waits>2147483647</pre_loop_waits>
					<pipe_io_span>-2147483646</pipe_io_span>
					<cycle>
						<cycle_id>105</cycle_id>
						<start_cycle>0</start_cycle>
						<latency>12580</latency>
					</cycle>
				</loop>
				<loop>
					<id>88</id>
					<thread>do_filter_1</thread>
					<pre_loop_waits>2147483647</pre_loop_waits>
					<pipe_io_span>-2147483646</pipe_io_span>
					<loop>
						<id>87</id>
						<thread>do_filter_1</thread>
						<pre_loop_waits>2147483647</pre_loop_waits>
						<pipe_io_span>-2147483646</pipe_io_span>
						<loop>
							<id>86</id>
							<thread>do_filter_1</thread>
							<pre_loop_waits>2147483647</pre_loop_waits>
							<pipe_io_span>-2147483646</pipe_io_span>
							<cycle>
								<cycle_id>110</cycle_id>
								<start_cycle>0</start_cycle>
								<latency>18724</latency>
							</cycle>
						</loop>
					</loop>
				</loop>
			</loop>
		</loop>
	</loop>
	<source_loc>
		<id>10315</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>9078</sub_loc>
	</source_loc>
	<source_loc>
		<id>10313</id>
		<loc_kind>ARRAY</loc_kind>
		<sub_loc>9076,9076</sub_loc>
	</source_loc>
	<source_loc>
		<id>10314</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>13322</opcode>
		<sub_loc>9076,9076</sub_loc>
	</source_loc>
	<cdfg>
		<path>bdr/pre_sched.snapshot.bdr.11</path>
		<name>pre_sched</name>
		<thread>gen_stalling_1</thread>
	</cdfg>
	<sched_ops_fu>
		<thread>gen_stalling_1</thread>
		<value>4</value>
	</sched_ops_fu>
	<sched_ops_wire>
		<thread>gen_stalling_1</thread>
		<value>3</value>
	</sched_ops_wire>
	<intrinsic_muxing>
		<thread>gen_stalling_1</thread>
		<value>0</value>
	</intrinsic_muxing>
	<pm_ops>
		<thread>gen_stalling_1</thread>
		<op>
			<id>10321</id>
			<opcode>35</opcode>
			<source_loc>9079</source_loc>
			<port>
				<name>in2</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">bool</datatype>
			</port>
		</op>
	</pm_ops>
	<sched_ops>
		<thread>gen_stalling_1</thread>
		<io_op>
			<id>10317</id>
			<source_loc>10315</source_loc>
			<order>1</order>
			<sig_name>gen_stalling_1_o_rgb_inside_vld_prev</sig_name>
			<label>o_rgb_inside.vld:gen_stalling_1_o_rgb_inside_vld_prev:write</label>
			<datatype W="1">bool</datatype>
			<op>
				<id>663</id>
				<op_kind>output</op_kind>
				<object>gen_stalling_1_o_rgb_inside_vld_prev</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.2544000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>10318</id>
			<source_loc>9077</source_loc>
			<order>2</order>
			<sig_name>o_rgb_inside_busy</sig_name>
			<label>o_rgb_inside.busy:o_rgb_inside_busy:read</label>
			<datatype W="1">bool</datatype>
			<input_read/>
			<op>
				<id>664</id>
				<op_kind>input</op_kind>
				<object>o_rgb_inside_busy</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</io_op>
		<op>
			<id>10319</id>
			<source_loc>9147</source_loc>
			<order>3</order>
			<instance_name>DC_Filter_And_1Ux1U_1U_4_79</instance_name>
			<opcode>35</opcode>
			<label>&amp;</label>
			<op>
				<id>665</id>
				<op_kind>and</op_kind>
				<in_widths>1 1</in_widths>
				<out_widths>1</out_widths>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1854000000</chain_time>
			<guard>true</guard>
		</op>
		<io_op>
			<id>10320</id>
			<source_loc>10314</source_loc>
			<order>4</order>
			<sig_name>o_rgb_inside_m_stalling</sig_name>
			<label>m_stalling:o_rgb_inside_m_stalling:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>666</id>
				<op_kind>output</op_kind>
				<object>o_rgb_inside_m_stalling</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.2509000000</chain_time>
			<guard>true</guard>
		</io_op>
	</sched_ops>
	<cdfg>
		<path>bdr/post_sched.snapshot.bdr.11</path>
		<name>post_sched</name>
		<thread>gen_stalling_1</thread>
	</cdfg>
	<timing_paths>
		<thread>gen_stalling_1</thread>
		<timing_path>
			<name>gen_stalling_1_1</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_stalling_1</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>9.7456</delay>
				<port_name>o_rgb_inside_vld</port_name>
				<state>9</state>
				<source_loc>9078</source_loc>
			</path_node>
			<delay>9.7456</delay>
		</timing_path>
		<timing_path>
			<name>gen_stalling_1_2</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_stalling_1</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>9.8860</delay>
				<port_name>o_rgb_inside_busy</port_name>
				<state>10</state>
				<source_loc>10318</source_loc>
			</path_node>
			<delay>9.8860</delay>
		</timing_path>
		<timing_path>
			<name>gen_stalling_1_3</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_stalling_1</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.2544</delay>
				<port_name>o_rgb_inside_vld</port_name>
				<state>9</state>
				<source_loc>9078</source_loc>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0714</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_rgb_inside_m_stalling</port_name>
				<state>10</state>
				<source_loc>10320</source_loc>
			</path_node>
			<delay>0.3913</delay>
		</timing_path>
		<timing_path>
			<name>gen_stalling_1_4</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_stalling_1</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>o_rgb_inside_busy</port_name>
				<state>10</state>
				<source_loc>10318</source_loc>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0714</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_rgb_inside_m_stalling</port_name>
				<state>10</state>
				<source_loc>10320</source_loc>
			</path_node>
			<delay>0.2509</delay>
		</timing_path>
	</timing_paths>
	<timing_paths>
		<thread>gen_stalling_1</thread>
		<timing_path>
			<name>gen_stalling_1_1</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_stalling_1</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>9.7456</delay>
				<port_name>o_rgb_inside_vld</port_name>
			</path_node>
			<delay>9.7456</delay>
		</timing_path>
		<timing_path>
			<name>gen_stalling_1_2</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_stalling_1</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>9.8860</delay>
				<port_name>o_rgb_inside_busy</port_name>
			</path_node>
			<delay>9.8860</delay>
		</timing_path>
		<timing_path>
			<name>gen_stalling_1_3</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_stalling_1</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.2544</delay>
				<port_name>o_rgb_inside_vld</port_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.0714</delay>
				<instance_name>DC_Filter_And_1Ux1U_1U_4_79</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_rgb_inside_m_stalling</port_name>
			</path_node>
			<delay>0.3913</delay>
		</timing_path>
		<timing_path>
			<name>gen_stalling_1_4</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_stalling_1</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>o_rgb_inside_busy</port_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.0714</delay>
				<instance_name>DC_Filter_And_1Ux1U_1U_4_79</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_rgb_inside_m_stalling</port_name>
			</path_node>
			<delay>0.2509</delay>
		</timing_path>
	</timing_paths>
	<reg_ops>
		<thread>gen_stalling_1</thread>
	</reg_ops>
	<loop>
		<id>1</id>
		<thread>gen_stalling_1</thread>
		<source_path>/usr/cadtool/cadence/STRATUS/cur/tools.lnx86/stratus/systemc/2.3.1/include/sysc/kernel/sc_ver.h</source_path>
		<source_line>166</source_line>
		<source_loc>6360</source_loc>
		<loop>
			<id>161</id>
			<thread>gen_stalling_1</thread>
			<source_path>/usr/cadtool/cadence/STRATUS/cur/share/stratus/include/cynw_p2p.h</source_path>
			<source_line>5166</source_line>
			<source_loc>18904</source_loc>
			<start_cycle>0</start_cycle>
			<max_path>1</max_path>
			<latency>1</latency>
		</loop>
	</loop>
	<loop>
		<id>1</id>
		<thread>gen_stalling_1</thread>
		<pre_loop_waits>2147483647</pre_loop_waits>
		<pipe_io_span>-2147483646</pipe_io_span>
		<loop>
			<id>161</id>
			<thread>gen_stalling_1</thread>
			<pre_loop_waits>2147483647</pre_loop_waits>
			<pipe_io_span>-2147483646</pipe_io_span>
			<cycle>
				<cycle_id>1</cycle_id>
				<cyn_protocol/>
				<source_loc>6441</source_loc>
				<start_cycle>0</start_cycle>
				<latency>1</latency>
			</cycle>
		</loop>
	</loop>
	<source_loc>
		<id>10326</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>9560</sub_loc>
	</source_loc>
	<cdfg>
		<path>bdr/pre_sched.snapshot.bdr.12</path>
		<name>pre_sched</name>
		<thread>gen_unacked_req_1</thread>
	</cdfg>
	<sched_ops_fu>
		<thread>gen_unacked_req_1</thread>
		<value>3</value>
	</sched_ops_fu>
	<sched_ops_wire>
		<thread>gen_unacked_req_1</thread>
		<value>3</value>
	</sched_ops_wire>
	<intrinsic_muxing>
		<thread>gen_unacked_req_1</thread>
		<value>0</value>
	</intrinsic_muxing>
	<pm_ops>
		<thread>gen_unacked_req_1</thread>
	</pm_ops>
	<sched_ops>
		<thread>gen_unacked_req_1</thread>
		<io_op>
			<id>10327</id>
			<source_loc>9553</source_loc>
			<order>1</order>
			<sig_name>o_rgb_inside_m_unacked_req</sig_name>
			<label>m_unacked_req:o_rgb_inside_m_unacked_req:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>669</id>
				<op_kind>output</op_kind>
				<object>o_rgb_inside_m_unacked_req</object>
			</op>
			<cycle_id>2</cycle_id>
			<chain_time>0.0755000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>10328</id>
			<source_loc>9561</source_loc>
			<order>2</order>
			<sig_name>o_rgb_inside_m_stalling</sig_name>
			<label>m_stalling:o_rgb_inside_m_stalling:read</label>
			<datatype W="1">bool</datatype>
			<input_read/>
			<op>
				<id>670</id>
				<op_kind>input</op_kind>
				<object>o_rgb_inside_m_stalling</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>10329</id>
			<source_loc>10326</source_loc>
			<order>3</order>
			<sig_name>o_rgb_inside_m_unacked_req</sig_name>
			<label>m_unacked_req:o_rgb_inside_m_unacked_req:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>671</id>
				<op_kind>output</op_kind>
				<object>o_rgb_inside_m_unacked_req</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1795000000</chain_time>
			<guard>true</guard>
		</io_op>
	</sched_ops>
	<cdfg>
		<path>bdr/post_sched.snapshot.bdr.12</path>
		<name>post_sched</name>
		<thread>gen_unacked_req_1</thread>
	</cdfg>
	<timing_paths>
		<thread>gen_unacked_req_1</thread>
		<timing_path>
			<name>gen_unacked_req_1_1</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_unacked_req_1</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_rgb_inside_m_unacked_req</port_name>
				<state>17</state>
				<source_loc>10329</source_loc>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
		<timing_path>
			<name>gen_unacked_req_1_2</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_unacked_req_1</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_rgb_inside_m_stalling</port_name>
				<state>17</state>
				<source_loc>10328</source_loc>
			</path_node>
			<delay>0.0655</delay>
		</timing_path>
		<timing_path>
			<name>gen_unacked_req_1_3</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_unacked_req_1</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_rgb_inside_m_unacked_req</port_name>
				<state>11</state>
				<source_loc>10327</source_loc>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
	</timing_paths>
	<timing_paths>
		<thread>gen_unacked_req_1</thread>
		<timing_path>
			<name>gen_unacked_req_1_1</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_unacked_req_1</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_rgb_inside_m_stalling</port_name>
			</path_node>
			<delay>0.0655</delay>
		</timing_path>
		<timing_path>
			<name>gen_unacked_req_1_2</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_unacked_req_1</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_rgb_inside_m_unacked_req</port_name>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
		<timing_path>
			<name>gen_unacked_req_1_3</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_unacked_req_1</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_rgb_inside_m_unacked_req</port_name>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
	</timing_paths>
	<reg_ops>
		<thread>gen_unacked_req_1</thread>
		<reg_op>
			<id>10331</id>
			<source_loc>10327</source_loc>
			<name>o_rgb_inside_m_unacked_req</name>
			<datatype W="1">bool</datatype>
			<livein>1</livein>
			<liveout>1</liveout>
			<reg_deffed/>
			<instance_name>o_rgb_inside_m_unacked_req</instance_name>
			<op>
				<id>669</id>
				<op_kind>reg</op_kind>
				<object>o_rgb_inside_m_unacked_req</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
		<reg_op>
			<id>10332</id>
			<source_loc>10329</source_loc>
			<name>o_rgb_inside_m_unacked_req</name>
			<datatype W="1">bool</datatype>
			<livein>1</livein>
			<liveout>1</liveout>
			<reg_deffed>1</reg_deffed>
			<instance_name>o_rgb_inside_m_unacked_req</instance_name>
			<op>
				<id>671</id>
				<op_kind>reg</op_kind>
				<object>o_rgb_inside_m_unacked_req</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
	</reg_ops>
	<loop>
		<id>1</id>
		<thread>gen_unacked_req_1</thread>
		<source_path>/usr/cadtool/cadence/STRATUS/cur/tools.lnx86/stratus/systemc/2.3.1/include/sysc/kernel/sc_ver.h</source_path>
		<source_line>166</source_line>
		<source_loc>6360</source_loc>
		<loop>
			<id>159</id>
			<thread>gen_unacked_req_1</thread>
			<source_path>/usr/cadtool/cadence/STRATUS/cur/share/stratus/include/cynw_p2p.h</source_path>
			<source_line>5150</source_line>
			<source_loc>18903</source_loc>
			<start_cycle>0</start_cycle>
			<max_path>1</max_path>
			<latency>1</latency>
		</loop>
	</loop>
	<loop>
		<id>1</id>
		<thread>gen_unacked_req_1</thread>
		<pre_loop_waits>2147483647</pre_loop_waits>
		<pipe_io_span>-2147483646</pipe_io_span>
		<loop>
			<id>159</id>
			<thread>gen_unacked_req_1</thread>
			<pre_loop_waits>2147483647</pre_loop_waits>
			<pipe_io_span>-2147483646</pipe_io_span>
			<cycle>
				<cycle_id>1</cycle_id>
				<cyn_protocol/>
				<source_loc>6440</source_loc>
				<start_cycle>0</start_cycle>
				<latency>1</latency>
			</cycle>
		</loop>
	</loop>
	<source_loc>
		<id>10333</id>
		<loc_kind>ARRAY</loc_kind>
		<sub_loc>12525,12525</sub_loc>
	</source_loc>
	<source_loc>
		<id>10334</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>13336</opcode>
		<sub_loc>12525,12525</sub_loc>
	</source_loc>
	<source_loc>
		<id>10336</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>19746</sub_loc>
	</source_loc>
	<source_loc>
		<id>10335</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>19746</sub_loc>
	</source_loc>
	<source_loc>
		<id>10338</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>12525</sub_loc>
	</source_loc>
	<cdfg>
		<path>bdr/pre_sched.snapshot.bdr.13</path>
		<name>pre_sched</name>
		<thread>gen_do_reg_vld_0</thread>
	</cdfg>
	<sched_ops_fu>
		<thread>gen_do_reg_vld_0</thread>
		<value>7</value>
	</sched_ops_fu>
	<sched_ops_wire>
		<thread>gen_do_reg_vld_0</thread>
		<value>6</value>
	</sched_ops_wire>
	<intrinsic_muxing>
		<thread>gen_do_reg_vld_0</thread>
		<value>11</value>
	</intrinsic_muxing>
	<pm_ops>
		<thread>gen_do_reg_vld_0</thread>
		<op>
			<id>10349</id>
			<opcode>34</opcode>
			<source_loc>20210</source_loc>
			<port>
				<name>in3</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>in2</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>ctrl1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">bool</datatype>
			</port>
		</op>
	</pm_ops>
	<sched_ops>
		<thread>gen_do_reg_vld_0</thread>
		<io_op>
			<id>10342</id>
			<source_loc>12515</source_loc>
			<order>1</order>
			<sig_name>i_rgb_m_vld_reg</sig_name>
			<label>i_rgb.m_vld_reg:i_rgb_m_vld_reg:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>672</id>
				<op_kind>output</op_kind>
				<object>i_rgb_m_vld_reg</object>
			</op>
			<cycle_id>2</cycle_id>
			<chain_time>0.0755000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>10343</id>
			<source_loc>19746</source_loc>
			<order>2</order>
			<sig_name>i_rgb_m_vld_reg</sig_name>
			<label>m_vld_reg:i_rgb_m_vld_reg:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>673</id>
				<op_kind>output</op_kind>
				<object>i_rgb_m_vld_reg</object>
			</op>
			<cycle_id>2</cycle_id>
			<cycle_id>1</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>10344</id>
			<source_loc>10338</source_loc>
			<order>3</order>
			<sig_name>gen_do_reg_vld_0_i_rgb_m_vld_reg_next</sig_name>
			<label>i_rgb.m_vld_reg:gen_do_reg_vld_0_i_rgb_m_vld_reg_next:write</label>
			<datatype W="1">bool</datatype>
			<op>
				<id>674</id>
				<op_kind>output</op_kind>
				<object>gen_do_reg_vld_0_i_rgb_m_vld_reg_next</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.2280000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>10345</id>
			<source_loc>12522</source_loc>
			<order>4</order>
			<sig_name>i_rgb_m_busy_internal</sig_name>
			<label>i_rgb.m_busy_internal:i_rgb_m_busy_internal:read</label>
			<datatype W="1">bool</datatype>
			<input_read/>
			<op>
				<id>675</id>
				<op_kind>input</op_kind>
				<object>i_rgb_m_busy_internal</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>10346</id>
			<source_loc>12526</source_loc>
			<order>5</order>
			<sig_name>i_rgb_vld</sig_name>
			<label>vld:i_rgb_vld:read</label>
			<datatype W="1">bool</datatype>
			<input_read/>
			<op>
				<id>676</id>
				<op_kind>input</op_kind>
				<object>i_rgb_vld</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</io_op>
		<op>
			<id>10347</id>
			<source_loc>9137</source_loc>
			<order>6</order>
			<instance_name>DC_Filter_N_Muxb_1_2_4_4_80</instance_name>
			<opcode>34</opcode>
			<label>MUX(2)</label>
			<op>
				<id>677</id>
				<op_kind>mux</op_kind>
				<in_widths>1 1 1</in_widths>
				<out_widths>1</out_widths>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.2040000000</chain_time>
			<guard>true</guard>
		</op>
		<io_op>
			<id>10348</id>
			<source_loc>10334</source_loc>
			<order>7</order>
			<sig_name>i_rgb_m_vld_reg</sig_name>
			<label>m_vld_reg:i_rgb_m_vld_reg:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>678</id>
				<op_kind>output</op_kind>
				<object>i_rgb_m_vld_reg</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.2695000000</chain_time>
			<guard>true</guard>
		</io_op>
	</sched_ops>
	<cdfg>
		<path>bdr/post_sched.snapshot.bdr.13</path>
		<name>post_sched</name>
		<thread>gen_do_reg_vld_0</thread>
	</cdfg>
	<timing_paths>
		<thread>gen_do_reg_vld_0</thread>
		<timing_path>
			<name>gen_do_reg_vld_0_1</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_do_reg_vld_0</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>9.8860</delay>
				<port_name>i_rgb_m_busy_internal</port_name>
				<state>18</state>
				<source_loc>10345</source_loc>
			</path_node>
			<delay>9.8860</delay>
		</timing_path>
		<timing_path>
			<name>gen_do_reg_vld_0_2</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_do_reg_vld_0</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1555</delay>
				<port_name>i_rgb_vld</port_name>
				<state>18</state>
				<source_loc>10346</source_loc>
			</path_node>
			<delay>0.1555</delay>
		</timing_path>
		<timing_path>
			<name>gen_do_reg_vld_0_3</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_do_reg_vld_0</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>i_rgb_m_vld_reg</port_name>
				<state>15</state>
				<source_loc>12525</source_loc>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
		<timing_path>
			<name>gen_do_reg_vld_0_4</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_do_reg_vld_0</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>i_rgb_m_vld_reg</port_name>
				<state>18</state>
				<source_loc>10348</source_loc>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
		<timing_path>
			<name>gen_do_reg_vld_0_5</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_do_reg_vld_0</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>i_rgb_m_vld_reg</port_name>
				<state>14</state>
				<source_loc>10337</source_loc>
			</path_node>
			<delay>0.0655</delay>
		</timing_path>
		<timing_path>
			<name>gen_do_reg_vld_0_6</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_do_reg_vld_0</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>i_rgb_m_vld_reg</port_name>
				<state>12</state>
				<source_loc>10342</source_loc>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
	</timing_paths>
	<timing_paths>
		<thread>gen_do_reg_vld_0</thread>
		<timing_path>
			<name>gen_do_reg_vld_0_1</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_do_reg_vld_0</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>9.8860</delay>
				<port_name>i_rgb_m_busy_internal</port_name>
			</path_node>
			<delay>9.8860</delay>
		</timing_path>
		<timing_path>
			<name>gen_do_reg_vld_0_2</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_do_reg_vld_0</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1555</delay>
				<port_name>i_rgb_vld</port_name>
			</path_node>
			<delay>0.1555</delay>
		</timing_path>
		<timing_path>
			<name>gen_do_reg_vld_0_3</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_do_reg_vld_0</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>i_rgb_m_vld_reg</port_name>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
		<timing_path>
			<name>gen_do_reg_vld_0_4</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_do_reg_vld_0</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>i_rgb_m_vld_reg</port_name>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
		<timing_path>
			<name>gen_do_reg_vld_0_5</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_do_reg_vld_0</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>i_rgb_m_vld_reg</port_name>
			</path_node>
			<delay>0.0655</delay>
		</timing_path>
		<timing_path>
			<name>gen_do_reg_vld_0_6</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_do_reg_vld_0</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>i_rgb_m_vld_reg</port_name>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
	</timing_paths>
	<reg_ops>
		<thread>gen_do_reg_vld_0</thread>
		<reg_op>
			<id>10355</id>
			<source_loc>10342</source_loc>
			<name>i_rgb_m_vld_reg</name>
			<datatype W="1">bool</datatype>
			<livein>1</livein>
			<liveout>1</liveout>
			<reg_deffed/>
			<instance_name>i_rgb_m_vld_reg</instance_name>
			<op>
				<id>672</id>
				<op_kind>reg</op_kind>
				<object>i_rgb_m_vld_reg</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
		<reg_op>
			<id>10356</id>
			<source_loc>10348</source_loc>
			<name>i_rgb_m_vld_reg</name>
			<datatype W="1">bool</datatype>
			<livein>1</livein>
			<liveout>1</liveout>
			<reg_deffed>1</reg_deffed>
			<instance_name>i_rgb_m_vld_reg</instance_name>
			<op>
				<id>678</id>
				<op_kind>reg</op_kind>
				<object>i_rgb_m_vld_reg</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
	</reg_ops>
	<loop>
		<id>1</id>
		<thread>gen_do_reg_vld_0</thread>
		<source_path>/usr/cadtool/cadence/STRATUS/cur/tools.lnx86/stratus/systemc/2.3.1/include/sysc/kernel/sc_ver.h</source_path>
		<source_line>166</source_line>
		<source_loc>6360</source_loc>
		<loop>
			<id>115</id>
			<thread>gen_do_reg_vld_0</thread>
			<source_path>/usr/cadtool/cadence/STRATUS/cur/share/stratus/include/cynw_p2p.h</source_path>
			<source_line>1887</source_line>
			<source_loc>18886</source_loc>
			<start_cycle>0</start_cycle>
			<max_path>1</max_path>
			<latency>1</latency>
		</loop>
	</loop>
	<loop>
		<id>1</id>
		<thread>gen_do_reg_vld_0</thread>
		<pre_loop_waits>2147483647</pre_loop_waits>
		<pipe_io_span>-2147483646</pipe_io_span>
		<loop>
			<id>115</id>
			<thread>gen_do_reg_vld_0</thread>
			<pre_loop_waits>2147483647</pre_loop_waits>
			<pipe_io_span>-2147483646</pipe_io_span>
			<cycle>
				<cycle_id>1</cycle_id>
				<cyn_protocol/>
				<source_loc>6422</source_loc>
				<start_cycle>0</start_cycle>
				<latency>1</latency>
			</cycle>
		</loop>
	</loop>
	<source_loc>
		<id>10358</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>12330</sub_loc>
	</source_loc>
	<cdfg>
		<path>bdr/pre_sched.snapshot.bdr.14</path>
		<name>pre_sched</name>
		<thread>gen_unacked_req_0</thread>
	</cdfg>
	<sched_ops_fu>
		<thread>gen_unacked_req_0</thread>
		<value>3</value>
	</sched_ops_fu>
	<sched_ops_wire>
		<thread>gen_unacked_req_0</thread>
		<value>3</value>
	</sched_ops_wire>
	<intrinsic_muxing>
		<thread>gen_unacked_req_0</thread>
		<value>0</value>
	</intrinsic_muxing>
	<pm_ops>
		<thread>gen_unacked_req_0</thread>
	</pm_ops>
	<sched_ops>
		<thread>gen_unacked_req_0</thread>
		<io_op>
			<id>10359</id>
			<source_loc>12323</source_loc>
			<order>1</order>
			<sig_name>o_result_m_unacked_req</sig_name>
			<label>m_unacked_req:o_result_m_unacked_req:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>682</id>
				<op_kind>output</op_kind>
				<object>o_result_m_unacked_req</object>
			</op>
			<cycle_id>2</cycle_id>
			<chain_time>0.0755000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>10360</id>
			<source_loc>12331</source_loc>
			<order>2</order>
			<sig_name>o_result_m_stalling</sig_name>
			<label>o_result.m_stalling:o_result_m_stalling:read</label>
			<datatype W="1">bool</datatype>
			<input_read/>
			<op>
				<id>683</id>
				<op_kind>input</op_kind>
				<object>o_result_m_stalling</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>10361</id>
			<source_loc>10358</source_loc>
			<order>3</order>
			<sig_name>o_result_m_unacked_req</sig_name>
			<label>m_unacked_req:o_result_m_unacked_req:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>684</id>
				<op_kind>output</op_kind>
				<object>o_result_m_unacked_req</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1795000000</chain_time>
			<guard>true</guard>
		</io_op>
	</sched_ops>
	<cdfg>
		<path>bdr/post_sched.snapshot.bdr.14</path>
		<name>post_sched</name>
		<thread>gen_unacked_req_0</thread>
	</cdfg>
	<timing_paths>
		<thread>gen_unacked_req_0</thread>
		<timing_path>
			<name>gen_unacked_req_0_1</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_unacked_req_0</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>9.8860</delay>
				<port_name>o_result_m_stalling</port_name>
				<state>17</state>
				<source_loc>10360</source_loc>
			</path_node>
			<delay>9.8860</delay>
		</timing_path>
		<timing_path>
			<name>gen_unacked_req_0_2</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_unacked_req_0</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_result_m_unacked_req</port_name>
				<state>17</state>
				<source_loc>10361</source_loc>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
		<timing_path>
			<name>gen_unacked_req_0_3</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_unacked_req_0</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_result_m_unacked_req</port_name>
				<state>11</state>
				<source_loc>10359</source_loc>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
	</timing_paths>
	<timing_paths>
		<thread>gen_unacked_req_0</thread>
		<timing_path>
			<name>gen_unacked_req_0_1</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_unacked_req_0</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>9.8860</delay>
				<port_name>o_result_m_stalling</port_name>
			</path_node>
			<delay>9.8860</delay>
		</timing_path>
		<timing_path>
			<name>gen_unacked_req_0_2</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_unacked_req_0</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_result_m_unacked_req</port_name>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
		<timing_path>
			<name>gen_unacked_req_0_3</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_unacked_req_0</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_result_m_unacked_req</port_name>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
	</timing_paths>
	<reg_ops>
		<thread>gen_unacked_req_0</thread>
		<reg_op>
			<id>10364</id>
			<source_loc>10359</source_loc>
			<name>o_result_m_unacked_req</name>
			<datatype W="1">bool</datatype>
			<livein>1</livein>
			<liveout>1</liveout>
			<reg_deffed/>
			<instance_name>o_result_m_unacked_req</instance_name>
			<op>
				<id>682</id>
				<op_kind>reg</op_kind>
				<object>o_result_m_unacked_req</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
		<reg_op>
			<id>10365</id>
			<source_loc>10361</source_loc>
			<name>o_result_m_unacked_req</name>
			<datatype W="1">bool</datatype>
			<livein>1</livein>
			<liveout>1</liveout>
			<reg_deffed>1</reg_deffed>
			<instance_name>o_result_m_unacked_req</instance_name>
			<op>
				<id>684</id>
				<op_kind>reg</op_kind>
				<object>o_result_m_unacked_req</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
	</reg_ops>
	<loop>
		<id>1</id>
		<thread>gen_unacked_req_0</thread>
		<source_path>/usr/cadtool/cadence/STRATUS/cur/tools.lnx86/stratus/systemc/2.3.1/include/sysc/kernel/sc_ver.h</source_path>
		<source_line>166</source_line>
		<source_loc>6360</source_loc>
		<loop>
			<id>120</id>
			<thread>gen_unacked_req_0</thread>
			<source_path>/usr/cadtool/cadence/STRATUS/cur/share/stratus/include/cynw_p2p.h</source_path>
			<source_line>5150</source_line>
			<source_loc>18888</source_loc>
			<start_cycle>0</start_cycle>
			<max_path>1</max_path>
			<latency>1</latency>
		</loop>
	</loop>
	<loop>
		<id>1</id>
		<thread>gen_unacked_req_0</thread>
		<pre_loop_waits>2147483647</pre_loop_waits>
		<pipe_io_span>-2147483646</pipe_io_span>
		<loop>
			<id>120</id>
			<thread>gen_unacked_req_0</thread>
			<pre_loop_waits>2147483647</pre_loop_waits>
			<pipe_io_span>-2147483646</pipe_io_span>
			<cycle>
				<cycle_id>1</cycle_id>
				<cyn_protocol/>
				<source_loc>6424</source_loc>
				<start_cycle>0</start_cycle>
				<latency>1</latency>
			</cycle>
		</loop>
	</loop>
	<source_loc>
		<id>10368</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>12150</sub_loc>
	</source_loc>
	<source_loc>
		<id>10366</id>
		<loc_kind>ARRAY</loc_kind>
		<sub_loc>12148,12148</sub_loc>
	</source_loc>
	<source_loc>
		<id>10367</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>13283</opcode>
		<sub_loc>12148,12148</sub_loc>
	</source_loc>
	<cdfg>
		<path>bdr/pre_sched.snapshot.bdr.15</path>
		<name>pre_sched</name>
		<thread>gen_stalling_0</thread>
	</cdfg>
	<sched_ops_fu>
		<thread>gen_stalling_0</thread>
		<value>4</value>
	</sched_ops_fu>
	<sched_ops_wire>
		<thread>gen_stalling_0</thread>
		<value>3</value>
	</sched_ops_wire>
	<intrinsic_muxing>
		<thread>gen_stalling_0</thread>
		<value>0</value>
	</intrinsic_muxing>
	<pm_ops>
		<thread>gen_stalling_0</thread>
		<op>
			<id>10381</id>
			<opcode>35</opcode>
			<source_loc>12151</source_loc>
			<port>
				<name>in2</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">bool</datatype>
			</port>
		</op>
	</pm_ops>
	<sched_ops>
		<thread>gen_stalling_0</thread>
		<io_op>
			<id>10370</id>
			<source_loc>10368</source_loc>
			<order>1</order>
			<sig_name>gen_stalling_0_o_result_vld_prev</sig_name>
			<label>o_result.vld:gen_stalling_0_o_result_vld_prev:write</label>
			<datatype W="1">bool</datatype>
			<op>
				<id>685</id>
				<op_kind>output</op_kind>
				<object>gen_stalling_0_o_result_vld_prev</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.2544000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>10378</id>
			<source_loc>12149</source_loc>
			<order>2</order>
			<sig_name>o_result_busy</sig_name>
			<label>o_result.busy:o_result_busy:read</label>
			<datatype W="1">bool</datatype>
			<input_read/>
			<op>
				<id>686</id>
				<op_kind>input</op_kind>
				<object>o_result_busy</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</io_op>
		<op>
			<id>10379</id>
			<source_loc>9139</source_loc>
			<order>3</order>
			<instance_name>DC_Filter_And_1Ux1U_1U_4_81</instance_name>
			<opcode>35</opcode>
			<label>&amp;</label>
			<op>
				<id>687</id>
				<op_kind>and</op_kind>
				<in_widths>1 1</in_widths>
				<out_widths>1</out_widths>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1854000000</chain_time>
			<guard>true</guard>
		</op>
		<io_op>
			<id>10380</id>
			<source_loc>10367</source_loc>
			<order>4</order>
			<sig_name>o_result_m_stalling</sig_name>
			<label>m_stalling:o_result_m_stalling:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>688</id>
				<op_kind>output</op_kind>
				<object>o_result_m_stalling</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.2509000000</chain_time>
			<guard>true</guard>
		</io_op>
	</sched_ops>
	<cdfg>
		<path>bdr/post_sched.snapshot.bdr.15</path>
		<name>post_sched</name>
		<thread>gen_stalling_0</thread>
	</cdfg>
	<timing_paths>
		<thread>gen_stalling_0</thread>
		<timing_path>
			<name>gen_stalling_0_1</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_stalling_0</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>9.7456</delay>
				<port_name>o_result_vld</port_name>
				<state>9</state>
				<source_loc>12150</source_loc>
			</path_node>
			<delay>9.7456</delay>
		</timing_path>
		<timing_path>
			<name>gen_stalling_0_2</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_stalling_0</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>9.8860</delay>
				<port_name>o_result_busy</port_name>
				<state>10</state>
				<source_loc>10378</source_loc>
			</path_node>
			<delay>9.8860</delay>
		</timing_path>
		<timing_path>
			<name>gen_stalling_0_3</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_stalling_0</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.2544</delay>
				<port_name>o_result_vld</port_name>
				<state>9</state>
				<source_loc>12150</source_loc>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0714</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_result_m_stalling</port_name>
				<state>10</state>
				<source_loc>10380</source_loc>
			</path_node>
			<delay>0.3913</delay>
		</timing_path>
		<timing_path>
			<name>gen_stalling_0_4</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_stalling_0</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>o_result_busy</port_name>
				<state>10</state>
				<source_loc>10378</source_loc>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0714</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_result_m_stalling</port_name>
				<state>10</state>
				<source_loc>10380</source_loc>
			</path_node>
			<delay>0.2509</delay>
		</timing_path>
	</timing_paths>
	<timing_paths>
		<thread>gen_stalling_0</thread>
		<timing_path>
			<name>gen_stalling_0_1</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_stalling_0</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>9.7456</delay>
				<port_name>o_result_vld</port_name>
			</path_node>
			<delay>9.7456</delay>
		</timing_path>
		<timing_path>
			<name>gen_stalling_0_2</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_stalling_0</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>9.8860</delay>
				<port_name>o_result_busy</port_name>
			</path_node>
			<delay>9.8860</delay>
		</timing_path>
		<timing_path>
			<name>gen_stalling_0_3</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_stalling_0</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.2544</delay>
				<port_name>o_result_vld</port_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.0714</delay>
				<instance_name>DC_Filter_And_1Ux1U_1U_4_81</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_result_m_stalling</port_name>
			</path_node>
			<delay>0.3913</delay>
		</timing_path>
		<timing_path>
			<name>gen_stalling_0_4</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_stalling_0</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>o_result_busy</port_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.0714</delay>
				<instance_name>DC_Filter_And_1Ux1U_1U_4_81</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_result_m_stalling</port_name>
			</path_node>
			<delay>0.2509</delay>
		</timing_path>
	</timing_paths>
	<reg_ops>
		<thread>gen_stalling_0</thread>
	</reg_ops>
	<loop>
		<id>1</id>
		<thread>gen_stalling_0</thread>
		<source_path>/usr/cadtool/cadence/STRATUS/cur/tools.lnx86/stratus/systemc/2.3.1/include/sysc/kernel/sc_ver.h</source_path>
		<source_line>166</source_line>
		<source_loc>6360</source_loc>
		<loop>
			<id>122</id>
			<thread>gen_stalling_0</thread>
			<source_path>/usr/cadtool/cadence/STRATUS/cur/share/stratus/include/cynw_p2p.h</source_path>
			<source_line>5166</source_line>
			<source_loc>18889</source_loc>
			<start_cycle>0</start_cycle>
			<max_path>1</max_path>
			<latency>1</latency>
		</loop>
	</loop>
	<loop>
		<id>1</id>
		<thread>gen_stalling_0</thread>
		<pre_loop_waits>2147483647</pre_loop_waits>
		<pipe_io_span>-2147483646</pipe_io_span>
		<loop>
			<id>122</id>
			<thread>gen_stalling_0</thread>
			<pre_loop_waits>2147483647</pre_loop_waits>
			<pipe_io_span>-2147483646</pipe_io_span>
			<cycle>
				<cycle_id>1</cycle_id>
				<cyn_protocol/>
				<source_loc>6425</source_loc>
				<start_cycle>0</start_cycle>
				<latency>1</latency>
			</cycle>
		</loop>
	</loop>
	<source_loc>
		<id>10389</id>
		<loc_kind>ARRAY</loc_kind>
		<sub_loc>11566,11566</sub_loc>
	</source_loc>
	<source_loc>
		<id>10390</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>13381</opcode>
		<sub_loc>11566,11566</sub_loc>
	</source_loc>
	<source_loc>
		<id>10392</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>19919</sub_loc>
	</source_loc>
	<source_loc>
		<id>10391</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>19919</sub_loc>
	</source_loc>
	<source_loc>
		<id>10394</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>11566</sub_loc>
	</source_loc>
	<cdfg>
		<path>bdr/pre_sched.snapshot.bdr.16</path>
		<name>pre_sched</name>
		<thread>gen_unvalidated_req_1</thread>
	</cdfg>
	<sched_ops_fu>
		<thread>gen_unvalidated_req_1</thread>
		<value>7</value>
	</sched_ops_fu>
	<sched_ops_wire>
		<thread>gen_unvalidated_req_1</thread>
		<value>6</value>
	</sched_ops_wire>
	<intrinsic_muxing>
		<thread>gen_unvalidated_req_1</thread>
		<value>11</value>
	</intrinsic_muxing>
	<pm_ops>
		<thread>gen_unvalidated_req_1</thread>
		<op>
			<id>10404</id>
			<opcode>34</opcode>
			<source_loc>20213</source_loc>
			<port>
				<name>in3</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>in2</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>ctrl1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">bool</datatype>
			</port>
		</op>
	</pm_ops>
	<sched_ops>
		<thread>gen_unvalidated_req_1</thread>
		<io_op>
			<id>10397</id>
			<source_loc>11538</source_loc>
			<order>1</order>
			<sig_name>i_rgb_inside_m_unvalidated_req</sig_name>
			<label>i_rgb_inside.m_unvalidated_req:i_rgb_inside_m_unvalidated_req:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>691</id>
				<op_kind>output</op_kind>
				<object>i_rgb_inside_m_unvalidated_req</object>
			</op>
			<cycle_id>2</cycle_id>
			<chain_time>0.0755000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>10398</id>
			<source_loc>19919</source_loc>
			<order>2</order>
			<sig_name>i_rgb_inside_m_unvalidated_req</sig_name>
			<label>m_unvalidated_req:i_rgb_inside_m_unvalidated_req:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>692</id>
				<op_kind>output</op_kind>
				<object>i_rgb_inside_m_unvalidated_req</object>
			</op>
			<cycle_id>2</cycle_id>
			<cycle_id>1</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>10399</id>
			<source_loc>10394</source_loc>
			<order>3</order>
			<sig_name>gen_unvalidated_req_1_i_rgb_inside_m_unvalidated_req_next</sig_name>
			<label>i_rgb_inside.m_unvalidated_req:gen_unvalidated_req_1_i_rgb_inside_m_unvalidated_req_next:write</label>
			<datatype W="1">bool</datatype>
			<op>
				<id>693</id>
				<op_kind>output</op_kind>
				<object>gen_unvalidated_req_1_i_rgb_inside_m_unvalidated_req_next</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.2280000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>10400</id>
			<source_loc>11552</source_loc>
			<order>4</order>
			<sig_name>i_rgb_inside_m_busy_req_0</sig_name>
			<label>i_rgb_inside.m_busy_req_0:i_rgb_inside_m_busy_req_0:read</label>
			<datatype W="1">bool</datatype>
			<input_read/>
			<op>
				<id>694</id>
				<op_kind>input</op_kind>
				<object>i_rgb_inside_m_busy_req_0</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>10401</id>
			<source_loc>11563</source_loc>
			<order>5</order>
			<sig_name>i_rgb_inside_vld</sig_name>
			<label>i_rgb_inside.vld:i_rgb_inside_vld:read</label>
			<datatype W="1">bool</datatype>
			<input_read/>
			<op>
				<id>695</id>
				<op_kind>input</op_kind>
				<object>i_rgb_inside_vld</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</io_op>
		<op>
			<id>10402</id>
			<source_loc>9143</source_loc>
			<order>6</order>
			<instance_name>DC_Filter_N_Muxb_1_2_4_4_82</instance_name>
			<opcode>34</opcode>
			<label>MUX(2)</label>
			<op>
				<id>696</id>
				<op_kind>mux</op_kind>
				<in_widths>1 1 1</in_widths>
				<out_widths>1</out_widths>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.2040000000</chain_time>
			<guard>true</guard>
		</op>
		<io_op>
			<id>10403</id>
			<source_loc>10390</source_loc>
			<order>7</order>
			<sig_name>i_rgb_inside_m_unvalidated_req</sig_name>
			<label>m_unvalidated_req:i_rgb_inside_m_unvalidated_req:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>697</id>
				<op_kind>output</op_kind>
				<object>i_rgb_inside_m_unvalidated_req</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.2695000000</chain_time>
			<guard>true</guard>
		</io_op>
	</sched_ops>
	<cdfg>
		<path>bdr/post_sched.snapshot.bdr.16</path>
		<name>post_sched</name>
		<thread>gen_unvalidated_req_1</thread>
	</cdfg>
	<timing_paths>
		<thread>gen_unvalidated_req_1</thread>
		<timing_path>
			<name>gen_unvalidated_req_1_1</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_unvalidated_req_1</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>9.8860</delay>
				<port_name>i_rgb_inside_vld</port_name>
				<state>18</state>
				<source_loc>10401</source_loc>
			</path_node>
			<delay>9.8860</delay>
		</timing_path>
		<timing_path>
			<name>gen_unvalidated_req_1_2</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_unvalidated_req_1</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>i_rgb_inside_m_busy_req_0</port_name>
				<state>18</state>
				<source_loc>10400</source_loc>
			</path_node>
			<delay>0.0655</delay>
		</timing_path>
		<timing_path>
			<name>gen_unvalidated_req_1_3</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_unvalidated_req_1</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>i_rgb_inside_m_unvalidated_req</port_name>
				<state>15</state>
				<source_loc>11566</source_loc>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
		<timing_path>
			<name>gen_unvalidated_req_1_4</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_unvalidated_req_1</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>i_rgb_inside_m_unvalidated_req</port_name>
				<state>18</state>
				<source_loc>10403</source_loc>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
		<timing_path>
			<name>gen_unvalidated_req_1_5</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_unvalidated_req_1</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>i_rgb_inside_m_unvalidated_req</port_name>
				<state>14</state>
				<source_loc>10393</source_loc>
			</path_node>
			<delay>0.0655</delay>
		</timing_path>
		<timing_path>
			<name>gen_unvalidated_req_1_6</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_unvalidated_req_1</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>i_rgb_inside_m_unvalidated_req</port_name>
				<state>12</state>
				<source_loc>10397</source_loc>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
	</timing_paths>
	<timing_paths>
		<thread>gen_unvalidated_req_1</thread>
		<timing_path>
			<name>gen_unvalidated_req_1_1</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_unvalidated_req_1</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>9.8860</delay>
				<port_name>i_rgb_inside_vld</port_name>
			</path_node>
			<delay>9.8860</delay>
		</timing_path>
		<timing_path>
			<name>gen_unvalidated_req_1_2</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_unvalidated_req_1</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>i_rgb_inside_m_busy_req_0</port_name>
			</path_node>
			<delay>0.0655</delay>
		</timing_path>
		<timing_path>
			<name>gen_unvalidated_req_1_3</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_unvalidated_req_1</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>i_rgb_inside_m_unvalidated_req</port_name>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
		<timing_path>
			<name>gen_unvalidated_req_1_4</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_unvalidated_req_1</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>i_rgb_inside_m_unvalidated_req</port_name>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
		<timing_path>
			<name>gen_unvalidated_req_1_5</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_unvalidated_req_1</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>i_rgb_inside_m_unvalidated_req</port_name>
			</path_node>
			<delay>0.0655</delay>
		</timing_path>
		<timing_path>
			<name>gen_unvalidated_req_1_6</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_unvalidated_req_1</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>i_rgb_inside_m_unvalidated_req</port_name>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
	</timing_paths>
	<reg_ops>
		<thread>gen_unvalidated_req_1</thread>
		<reg_op>
			<id>10411</id>
			<source_loc>10397</source_loc>
			<name>i_rgb_inside_m_unvalidated_req</name>
			<datatype W="1">bool</datatype>
			<livein>1</livein>
			<liveout>1</liveout>
			<reg_deffed/>
			<instance_name>i_rgb_inside_m_unvalidated_req</instance_name>
			<op>
				<id>691</id>
				<op_kind>reg</op_kind>
				<object>i_rgb_inside_m_unvalidated_req</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
		<reg_op>
			<id>10412</id>
			<source_loc>10403</source_loc>
			<name>i_rgb_inside_m_unvalidated_req</name>
			<datatype W="1">bool</datatype>
			<livein>1</livein>
			<liveout>1</liveout>
			<reg_deffed>1</reg_deffed>
			<instance_name>i_rgb_inside_m_unvalidated_req</instance_name>
			<op>
				<id>697</id>
				<op_kind>reg</op_kind>
				<object>i_rgb_inside_m_unvalidated_req</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
	</reg_ops>
	<loop>
		<id>1</id>
		<thread>gen_unvalidated_req_1</thread>
		<source_path>/usr/cadtool/cadence/STRATUS/cur/tools.lnx86/stratus/systemc/2.3.1/include/sysc/kernel/sc_ver.h</source_path>
		<source_line>166</source_line>
		<source_loc>6360</source_loc>
		<loop>
			<id>140</id>
			<thread>gen_unvalidated_req_1</thread>
			<source_path>/usr/cadtool/cadence/STRATUS/cur/share/stratus/include/cynw_p2p.h</source_path>
			<source_line>1807</source_line>
			<source_loc>18896</source_loc>
			<start_cycle>0</start_cycle>
			<max_path>1</max_path>
			<latency>1</latency>
		</loop>
	</loop>
	<loop>
		<id>1</id>
		<thread>gen_unvalidated_req_1</thread>
		<pre_loop_waits>2147483647</pre_loop_waits>
		<pipe_io_span>-2147483646</pipe_io_span>
		<loop>
			<id>140</id>
			<thread>gen_unvalidated_req_1</thread>
			<pre_loop_waits>2147483647</pre_loop_waits>
			<pipe_io_span>-2147483646</pipe_io_span>
			<cycle>
				<cycle_id>1</cycle_id>
				<cyn_protocol/>
				<source_loc>6433</source_loc>
				<start_cycle>0</start_cycle>
				<latency>1</latency>
			</cycle>
		</loop>
	</loop>
	<source_loc>
		<id>10414</id>
		<loc_kind>ARRAY</loc_kind>
		<sub_loc>10723,10723</sub_loc>
	</source_loc>
	<source_loc>
		<id>10415</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>13277</opcode>
		<sub_loc>10723,10723</sub_loc>
	</source_loc>
	<cdfg>
		<path>bdr/pre_sched.snapshot.bdr.17</path>
		<name>pre_sched</name>
		<thread>gen_do_stall_reg_full_1</thread>
	</cdfg>
	<sched_ops_fu>
		<thread>gen_do_stall_reg_full_1</thread>
		<value>5</value>
	</sched_ops_fu>
	<sched_ops_wire>
		<thread>gen_do_stall_reg_full_1</thread>
		<value>4</value>
	</sched_ops_wire>
	<intrinsic_muxing>
		<thread>gen_do_stall_reg_full_1</thread>
		<value>0</value>
	</intrinsic_muxing>
	<pm_ops>
		<thread>gen_do_stall_reg_full_1</thread>
		<op>
			<id>10423</id>
			<opcode>35</opcode>
			<source_loc>10726</source_loc>
			<port>
				<name>in2</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">bool</datatype>
			</port>
		</op>
	</pm_ops>
	<sched_ops>
		<thread>gen_do_stall_reg_full_1</thread>
		<io_op>
			<id>10418</id>
			<source_loc>10716</source_loc>
			<order>1</order>
			<sig_name>i_rgb_inside_m_stall_reg_full</sig_name>
			<label>i_rgb_inside.m_stall_reg_full:i_rgb_inside_m_stall_reg_full:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>701</id>
				<op_kind>output</op_kind>
				<object>i_rgb_inside_m_stall_reg_full</object>
			</op>
			<cycle_id>2</cycle_id>
			<chain_time>0.0755000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>10419</id>
			<source_loc>10724</source_loc>
			<order>2</order>
			<sig_name>i_rgb_inside_m_data_is_valid</sig_name>
			<label>i_rgb_inside.m_data_is_valid:i_rgb_inside_m_data_is_valid:read</label>
			<datatype W="1">bool</datatype>
			<input_read/>
			<op>
				<id>702</id>
				<op_kind>input</op_kind>
				<object>i_rgb_inside_m_data_is_valid</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>10420</id>
			<source_loc>10725</source_loc>
			<order>3</order>
			<sig_name>i_rgb_inside_m_stalling</sig_name>
			<label>i_rgb_inside.m_stalling:i_rgb_inside_m_stalling:read</label>
			<datatype W="1">bool</datatype>
			<input_read/>
			<op>
				<id>703</id>
				<op_kind>input</op_kind>
				<object>i_rgb_inside_m_stalling</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</io_op>
		<op>
			<id>10421</id>
			<source_loc>9144</source_loc>
			<order>4</order>
			<instance_name>DC_Filter_And_1Ux1U_1U_4_83</instance_name>
			<opcode>35</opcode>
			<label>&amp;</label>
			<op>
				<id>704</id>
				<op_kind>and</op_kind>
				<in_widths>1 1</in_widths>
				<out_widths>1</out_widths>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1854000000</chain_time>
			<guard>true</guard>
		</op>
		<io_op>
			<id>10422</id>
			<source_loc>10415</source_loc>
			<order>5</order>
			<sig_name>i_rgb_inside_m_stall_reg_full</sig_name>
			<label>m_stall_reg_full:i_rgb_inside_m_stall_reg_full:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>705</id>
				<op_kind>output</op_kind>
				<object>i_rgb_inside_m_stall_reg_full</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.2509000000</chain_time>
			<guard>true</guard>
		</io_op>
	</sched_ops>
	<cdfg>
		<path>bdr/post_sched.snapshot.bdr.17</path>
		<name>post_sched</name>
		<thread>gen_do_stall_reg_full_1</thread>
	</cdfg>
	<timing_paths>
		<thread>gen_do_stall_reg_full_1</thread>
		<timing_path>
			<name>gen_do_stall_reg_full_1_1</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_do_stall_reg_full_1</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>9.8860</delay>
				<port_name>i_rgb_inside_m_stalling</port_name>
				<state>17</state>
				<source_loc>10420</source_loc>
			</path_node>
			<delay>9.8860</delay>
		</timing_path>
		<timing_path>
			<name>gen_do_stall_reg_full_1_2</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_do_stall_reg_full_1</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>9.8860</delay>
				<port_name>i_rgb_inside_m_data_is_valid</port_name>
				<state>17</state>
				<source_loc>10419</source_loc>
			</path_node>
			<delay>9.8860</delay>
		</timing_path>
		<timing_path>
			<name>gen_do_stall_reg_full_1_3</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_do_stall_reg_full_1</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>i_rgb_inside_m_stall_reg_full</port_name>
				<state>17</state>
				<source_loc>10422</source_loc>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
		<timing_path>
			<name>gen_do_stall_reg_full_1_4</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_do_stall_reg_full_1</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>i_rgb_inside_m_stall_reg_full</port_name>
				<state>11</state>
				<source_loc>10418</source_loc>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
	</timing_paths>
	<timing_paths>
		<thread>gen_do_stall_reg_full_1</thread>
		<timing_path>
			<name>gen_do_stall_reg_full_1_1</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_do_stall_reg_full_1</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>9.8860</delay>
				<port_name>i_rgb_inside_m_stalling</port_name>
			</path_node>
			<delay>9.8860</delay>
		</timing_path>
		<timing_path>
			<name>gen_do_stall_reg_full_1_2</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_do_stall_reg_full_1</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>9.8860</delay>
				<port_name>i_rgb_inside_m_data_is_valid</port_name>
			</path_node>
			<delay>9.8860</delay>
		</timing_path>
		<timing_path>
			<name>gen_do_stall_reg_full_1_3</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_do_stall_reg_full_1</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>i_rgb_inside_m_stall_reg_full</port_name>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
		<timing_path>
			<name>gen_do_stall_reg_full_1_4</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_do_stall_reg_full_1</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>i_rgb_inside_m_stall_reg_full</port_name>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
	</timing_paths>
	<reg_ops>
		<thread>gen_do_stall_reg_full_1</thread>
		<reg_op>
			<id>10429</id>
			<source_loc>10418</source_loc>
			<name>i_rgb_inside_m_stall_reg_full</name>
			<datatype W="1">bool</datatype>
			<livein>1</livein>
			<liveout>1</liveout>
			<reg_deffed/>
			<instance_name>i_rgb_inside_m_stall_reg_full</instance_name>
			<op>
				<id>701</id>
				<op_kind>reg</op_kind>
				<object>i_rgb_inside_m_stall_reg_full</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
		<reg_op>
			<id>10430</id>
			<source_loc>10422</source_loc>
			<name>i_rgb_inside_m_stall_reg_full</name>
			<datatype W="1">bool</datatype>
			<livein>1</livein>
			<liveout>1</liveout>
			<reg_deffed>1</reg_deffed>
			<instance_name>i_rgb_inside_m_stall_reg_full</instance_name>
			<op>
				<id>705</id>
				<op_kind>reg</op_kind>
				<object>i_rgb_inside_m_stall_reg_full</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
	</reg_ops>
	<loop>
		<id>1</id>
		<thread>gen_do_stall_reg_full_1</thread>
		<source_path>/usr/cadtool/cadence/STRATUS/cur/tools.lnx86/stratus/systemc/2.3.1/include/sysc/kernel/sc_ver.h</source_path>
		<source_line>166</source_line>
		<source_loc>6360</source_loc>
		<loop>
			<id>148</id>
			<thread>gen_do_stall_reg_full_1</thread>
			<source_path>/usr/cadtool/cadence/STRATUS/cur/share/stratus/include/cynw_p2p.h</source_path>
			<source_line>1839</source_line>
			<source_loc>18899</source_loc>
			<start_cycle>0</start_cycle>
			<max_path>1</max_path>
			<latency>1</latency>
		</loop>
	</loop>
	<loop>
		<id>1</id>
		<thread>gen_do_stall_reg_full_1</thread>
		<pre_loop_waits>2147483647</pre_loop_waits>
		<pipe_io_span>-2147483646</pipe_io_span>
		<loop>
			<id>148</id>
			<thread>gen_do_stall_reg_full_1</thread>
			<pre_loop_waits>2147483647</pre_loop_waits>
			<pipe_io_span>-2147483646</pipe_io_span>
			<cycle>
				<cycle_id>1</cycle_id>
				<cyn_protocol/>
				<source_loc>6436</source_loc>
				<start_cycle>0</start_cycle>
				<latency>1</latency>
			</cycle>
		</loop>
	</loop>
	<message>
		<code_num>1165</code_num>
		<severity>WARNING</severity>
		<message_text>Ignoring wait statement outside of a protocol block</message_text>
		<source_path>../DC_Filter.cpp</source_path>
		<source_line>165</source_line>
		<phase>sched</phase>
		<order>15</order>
	</message>
	<source_loc>
		<id>7488</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>18648,14974</sub_loc>
	</source_loc>
	<source_loc>
		<id>7489</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>18652,14985</sub_loc>
	</source_loc>
	<source_loc>
		<id>7490</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>18653,15019</sub_loc>
	</source_loc>
	<source_loc>
		<id>10456</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>2618,2707</sub_loc>
	</source_loc>
	<source_loc>
		<id>10458</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>10456</sub_loc>
	</source_loc>
	<source_loc>
		<id>10457</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>10456</sub_loc>
	</source_loc>
	<source_loc>
		<id>10460</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>945,2708</sub_loc>
	</source_loc>
	<source_loc>
		<id>10462</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>10460</sub_loc>
	</source_loc>
	<source_loc>
		<id>10461</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>10460</sub_loc>
	</source_loc>
	<source_loc>
		<id>10448</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>2619,2704</sub_loc>
	</source_loc>
	<source_loc>
		<id>10450</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>10448</sub_loc>
	</source_loc>
	<source_loc>
		<id>10449</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>10448</sub_loc>
	</source_loc>
	<source_loc>
		<id>10452</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>945,2705</sub_loc>
	</source_loc>
	<source_loc>
		<id>10454</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>10452</sub_loc>
	</source_loc>
	<source_loc>
		<id>10453</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>10452</sub_loc>
	</source_loc>
	<source_loc>
		<id>10440</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>2620,2701</sub_loc>
	</source_loc>
	<source_loc>
		<id>10442</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>10440</sub_loc>
	</source_loc>
	<source_loc>
		<id>10441</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>10440</sub_loc>
	</source_loc>
	<source_loc>
		<id>10444</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>945,2698</sub_loc>
	</source_loc>
	<source_loc>
		<id>10446</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>10444</sub_loc>
	</source_loc>
	<source_loc>
		<id>10445</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>10444</sub_loc>
	</source_loc>
	<source_loc>
		<id>10651</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>20199,2961</sub_loc>
	</source_loc>
	<source_loc>
		<id>10653</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>10651</sub_loc>
	</source_loc>
	<source_loc>
		<id>10652</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>10651</sub_loc>
	</source_loc>
	<source_loc>
		<id>10655</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>20197,2961</sub_loc>
	</source_loc>
	<source_loc>
		<id>10657</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>10655</sub_loc>
	</source_loc>
	<source_loc>
		<id>10656</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>10655</sub_loc>
	</source_loc>
	<source_loc>
		<id>10659</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>20195,2961</sub_loc>
	</source_loc>
	<source_loc>
		<id>10661</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>10659</sub_loc>
	</source_loc>
	<source_loc>
		<id>10660</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>10659</sub_loc>
	</source_loc>
	<source_loc>
		<id>10663</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>2621,2836</sub_loc>
	</source_loc>
	<source_loc>
		<id>10690</id>
		<loc_kind>ARRAY</loc_kind>
		<sub_loc>2621,18109</sub_loc>
	</source_loc>
	<source_loc>
		<id>10691</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>65</opcode>
		<sub_loc>2621,18109</sub_loc>
	</source_loc>
	<source_loc>
		<id>10665</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>10663</sub_loc>
	</source_loc>
	<source_loc>
		<id>10664</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>10663</sub_loc>
	</source_loc>
	<source_loc>
		<id>10667</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>945,2961</sub_loc>
	</source_loc>
	<source_loc>
		<id>10556</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>945,2920</sub_loc>
	</source_loc>
	<source_loc>
		<id>10669</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>10667</sub_loc>
	</source_loc>
	<source_loc>
		<id>10668</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>10667</sub_loc>
	</source_loc>
	<source_loc>
		<id>10564</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>966,2925</sub_loc>
	</source_loc>
	<source_loc>
		<id>10671</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>966,2961</sub_loc>
	</source_loc>
	<source_loc>
		<id>10673</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>10671</sub_loc>
	</source_loc>
	<source_loc>
		<id>10672</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>10671</sub_loc>
	</source_loc>
	<source_loc>
		<id>7441</id>
		<loc_kind>COMPOUND</loc_kind>
		<sub_loc>19134,2966</sub_loc>
	</source_loc>
	<source_loc>
		<id>7493</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>2619,7441</sub_loc>
	</source_loc>
	<source_loc>
		<id>7442</id>
		<loc_kind>COMPOUND</loc_kind>
		<sub_loc>19134,2977</sub_loc>
	</source_loc>
	<source_loc>
		<id>7494</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>2618,7442</sub_loc>
	</source_loc>
	<source_loc>
		<id>10480</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>945,2797</sub_loc>
	</source_loc>
	<source_loc>
		<id>10482</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>10480</sub_loc>
	</source_loc>
	<source_loc>
		<id>10481</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>10480</sub_loc>
	</source_loc>
	<source_loc>
		<id>10484</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>2618,2796</sub_loc>
	</source_loc>
	<source_loc>
		<id>10486</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>10484</sub_loc>
	</source_loc>
	<source_loc>
		<id>10485</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>10484</sub_loc>
	</source_loc>
	<source_loc>
		<id>10472</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>945,2794</sub_loc>
	</source_loc>
	<source_loc>
		<id>10474</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>10472</sub_loc>
	</source_loc>
	<source_loc>
		<id>10473</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>10472</sub_loc>
	</source_loc>
	<source_loc>
		<id>10476</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>2619,2793</sub_loc>
	</source_loc>
	<source_loc>
		<id>10478</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>10476</sub_loc>
	</source_loc>
	<source_loc>
		<id>10477</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>10476</sub_loc>
	</source_loc>
	<source_loc>
		<id>10464</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>945,2779</sub_loc>
	</source_loc>
	<source_loc>
		<id>10466</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>10464</sub_loc>
	</source_loc>
	<source_loc>
		<id>10465</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>10464</sub_loc>
	</source_loc>
	<source_loc>
		<id>10468</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>2620,2790</sub_loc>
	</source_loc>
	<source_loc>
		<id>10470</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>10468</sub_loc>
	</source_loc>
	<source_loc>
		<id>10469</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>10468</sub_loc>
	</source_loc>
	<source_loc>
		<id>7449</id>
		<loc_kind>COMPOUND</loc_kind>
		<sub_loc>19126,2994</sub_loc>
	</source_loc>
	<source_loc>
		<id>7497</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>2620,7449</sub_loc>
	</source_loc>
	<source_loc>
		<id>10496</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>945,2862</sub_loc>
	</source_loc>
	<source_loc>
		<id>10498</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>10496</sub_loc>
	</source_loc>
	<source_loc>
		<id>10497</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>10496</sub_loc>
	</source_loc>
	<source_loc>
		<id>10500</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>2620,2861</sub_loc>
	</source_loc>
	<source_loc>
		<id>10502</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>10500</sub_loc>
	</source_loc>
	<source_loc>
		<id>10501</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>10500</sub_loc>
	</source_loc>
	<source_loc>
		<id>10488</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>945,2855</sub_loc>
	</source_loc>
	<source_loc>
		<id>10490</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>10488</sub_loc>
	</source_loc>
	<source_loc>
		<id>10489</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>10488</sub_loc>
	</source_loc>
	<source_loc>
		<id>10492</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>2617,2858</sub_loc>
	</source_loc>
	<source_loc>
		<id>10494</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>10492</sub_loc>
	</source_loc>
	<source_loc>
		<id>10493</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>10492</sub_loc>
	</source_loc>
	<source_loc>
		<id>10504</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>945,2831</sub_loc>
	</source_loc>
	<source_loc>
		<id>10506</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>10504</sub_loc>
	</source_loc>
	<source_loc>
		<id>10505</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>10504</sub_loc>
	</source_loc>
	<source_loc>
		<id>10508</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>2620,2834</sub_loc>
	</source_loc>
	<source_loc>
		<id>10510</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>10508</sub_loc>
	</source_loc>
	<source_loc>
		<id>10509</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>10508</sub_loc>
	</source_loc>
	<source_loc>
		<id>7500</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>18648,15316</sub_loc>
	</source_loc>
	<source_loc>
		<id>10432</id>
		<loc_kind>ARRAY</loc_kind>
		<sub_loc>4851,19073</sub_loc>
	</source_loc>
	<source_loc>
		<id>10433</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>940,10432</sub_loc>
	</source_loc>
	<source_loc>
		<id>7502</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>3012,19073</sub_loc>
	</source_loc>
	<source_loc>
		<id>7504</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>18648,15405</sub_loc>
	</source_loc>
	<source_loc>
		<id>7485</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>954,15460</sub_loc>
	</source_loc>
	<source_loc>
		<id>10520</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>945,2756</sub_loc>
	</source_loc>
	<source_loc>
		<id>10522</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>10520</sub_loc>
	</source_loc>
	<source_loc>
		<id>10521</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>10520</sub_loc>
	</source_loc>
	<source_loc>
		<id>10524</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>2619,2755</sub_loc>
	</source_loc>
	<source_loc>
		<id>10526</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>10524</sub_loc>
	</source_loc>
	<source_loc>
		<id>10525</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>10524</sub_loc>
	</source_loc>
	<source_loc>
		<id>10512</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>945,2749</sub_loc>
	</source_loc>
	<source_loc>
		<id>10514</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>10512</sub_loc>
	</source_loc>
	<source_loc>
		<id>10513</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>10512</sub_loc>
	</source_loc>
	<source_loc>
		<id>10516</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>2620,2752</sub_loc>
	</source_loc>
	<source_loc>
		<id>10518</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>10516</sub_loc>
	</source_loc>
	<source_loc>
		<id>10517</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>10516</sub_loc>
	</source_loc>
	<source_loc>
		<id>7511</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>18648,15094</sub_loc>
	</source_loc>
	<source_loc>
		<id>10434</id>
		<loc_kind>ARRAY</loc_kind>
		<sub_loc>4851,18994</sub_loc>
	</source_loc>
	<source_loc>
		<id>10435</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>940,10434</sub_loc>
	</source_loc>
	<source_loc>
		<id>7513</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>3012,18994</sub_loc>
	</source_loc>
	<source_loc>
		<id>7516</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>18648,15183</sub_loc>
	</source_loc>
	<source_loc>
		<id>7519</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>954,15238</sub_loc>
	</source_loc>
	<source_loc>
		<id>10627</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>20199,2960</sub_loc>
	</source_loc>
	<source_loc>
		<id>10629</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>10627</sub_loc>
	</source_loc>
	<source_loc>
		<id>10628</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>10627</sub_loc>
	</source_loc>
	<source_loc>
		<id>10631</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>20197,2960</sub_loc>
	</source_loc>
	<source_loc>
		<id>10633</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>10631</sub_loc>
	</source_loc>
	<source_loc>
		<id>10632</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>10631</sub_loc>
	</source_loc>
	<source_loc>
		<id>10635</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>20195,2960</sub_loc>
	</source_loc>
	<source_loc>
		<id>10637</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>10635</sub_loc>
	</source_loc>
	<source_loc>
		<id>10636</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>10635</sub_loc>
	</source_loc>
	<source_loc>
		<id>10639</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>945,2960</sub_loc>
	</source_loc>
	<source_loc>
		<id>10641</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>10639</sub_loc>
	</source_loc>
	<source_loc>
		<id>10640</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>10639</sub_loc>
	</source_loc>
	<source_loc>
		<id>10643</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>2620,2959</sub_loc>
	</source_loc>
	<source_loc>
		<id>10645</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>10643</sub_loc>
	</source_loc>
	<source_loc>
		<id>10644</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>10643</sub_loc>
	</source_loc>
	<source_loc>
		<id>10647</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>966,2960</sub_loc>
	</source_loc>
	<source_loc>
		<id>10649</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>10647</sub_loc>
	</source_loc>
	<source_loc>
		<id>10648</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>10647</sub_loc>
	</source_loc>
	<source_loc>
		<id>10528</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>20199,2880</sub_loc>
	</source_loc>
	<source_loc>
		<id>10530</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>10528</sub_loc>
	</source_loc>
	<source_loc>
		<id>10529</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>10528</sub_loc>
	</source_loc>
	<source_loc>
		<id>10532</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>20197,2880</sub_loc>
	</source_loc>
	<source_loc>
		<id>10534</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>10532</sub_loc>
	</source_loc>
	<source_loc>
		<id>10533</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>10532</sub_loc>
	</source_loc>
	<source_loc>
		<id>10536</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>20195,2880</sub_loc>
	</source_loc>
	<source_loc>
		<id>10538</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>10536</sub_loc>
	</source_loc>
	<source_loc>
		<id>10537</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>10536</sub_loc>
	</source_loc>
	<source_loc>
		<id>10540</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>2617,2883</sub_loc>
	</source_loc>
	<source_loc>
		<id>10542</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>10540</sub_loc>
	</source_loc>
	<source_loc>
		<id>10541</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>10540</sub_loc>
	</source_loc>
	<source_loc>
		<id>10603</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>20199,2935</sub_loc>
	</source_loc>
	<source_loc>
		<id>10605</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>10603</sub_loc>
	</source_loc>
	<source_loc>
		<id>10604</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>10603</sub_loc>
	</source_loc>
	<source_loc>
		<id>10607</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>20197,2935</sub_loc>
	</source_loc>
	<source_loc>
		<id>10609</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>10607</sub_loc>
	</source_loc>
	<source_loc>
		<id>10608</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>10607</sub_loc>
	</source_loc>
	<source_loc>
		<id>10611</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>20195,2935</sub_loc>
	</source_loc>
	<source_loc>
		<id>10613</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>10611</sub_loc>
	</source_loc>
	<source_loc>
		<id>10612</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>10611</sub_loc>
	</source_loc>
	<source_loc>
		<id>10615</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>945,2935</sub_loc>
	</source_loc>
	<source_loc>
		<id>10617</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>10615</sub_loc>
	</source_loc>
	<source_loc>
		<id>10616</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>10615</sub_loc>
	</source_loc>
	<source_loc>
		<id>10619</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>2617,2934</sub_loc>
	</source_loc>
	<source_loc>
		<id>10621</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>10619</sub_loc>
	</source_loc>
	<source_loc>
		<id>10620</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>10619</sub_loc>
	</source_loc>
	<source_loc>
		<id>10623</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>966,2935</sub_loc>
	</source_loc>
	<source_loc>
		<id>10625</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>10623</sub_loc>
	</source_loc>
	<source_loc>
		<id>10624</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>10623</sub_loc>
	</source_loc>
	<source_loc>
		<id>10569</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>20199,2932</sub_loc>
	</source_loc>
	<source_loc>
		<id>10571</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>10569</sub_loc>
	</source_loc>
	<source_loc>
		<id>10570</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>10569</sub_loc>
	</source_loc>
	<source_loc>
		<id>10575</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>20197,2932</sub_loc>
	</source_loc>
	<source_loc>
		<id>10577</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>10575</sub_loc>
	</source_loc>
	<source_loc>
		<id>10576</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>10575</sub_loc>
	</source_loc>
	<source_loc>
		<id>10579</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>20195,2932</sub_loc>
	</source_loc>
	<source_loc>
		<id>10585</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>10579</sub_loc>
	</source_loc>
	<source_loc>
		<id>10580</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>10579</sub_loc>
	</source_loc>
	<source_loc>
		<id>10591</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>945,2932</sub_loc>
	</source_loc>
	<source_loc>
		<id>10593</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>10591</sub_loc>
	</source_loc>
	<source_loc>
		<id>10592</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>10591</sub_loc>
	</source_loc>
	<source_loc>
		<id>10595</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>2618,2931</sub_loc>
	</source_loc>
	<source_loc>
		<id>10597</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>10595</sub_loc>
	</source_loc>
	<source_loc>
		<id>10596</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>10595</sub_loc>
	</source_loc>
	<source_loc>
		<id>10599</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>966,2932</sub_loc>
	</source_loc>
	<source_loc>
		<id>10601</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>10599</sub_loc>
	</source_loc>
	<source_loc>
		<id>10600</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>10599</sub_loc>
	</source_loc>
	<source_loc>
		<id>10544</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>20199,2911</sub_loc>
	</source_loc>
	<source_loc>
		<id>10546</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>10544</sub_loc>
	</source_loc>
	<source_loc>
		<id>10545</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>10544</sub_loc>
	</source_loc>
	<source_loc>
		<id>10548</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>20197,2911</sub_loc>
	</source_loc>
	<source_loc>
		<id>10550</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>10548</sub_loc>
	</source_loc>
	<source_loc>
		<id>10549</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>10548</sub_loc>
	</source_loc>
	<source_loc>
		<id>10552</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>20195,2911</sub_loc>
	</source_loc>
	<source_loc>
		<id>10554</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>10552</sub_loc>
	</source_loc>
	<source_loc>
		<id>10553</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>10552</sub_loc>
	</source_loc>
	<source_loc>
		<id>10558</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>10556</sub_loc>
	</source_loc>
	<source_loc>
		<id>10557</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>10556</sub_loc>
	</source_loc>
	<source_loc>
		<id>10560</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>2619,2928</sub_loc>
	</source_loc>
	<source_loc>
		<id>10562</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>10560</sub_loc>
	</source_loc>
	<source_loc>
		<id>10561</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>10560</sub_loc>
	</source_loc>
	<source_loc>
		<id>10566</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>10564</sub_loc>
	</source_loc>
	<source_loc>
		<id>10565</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>10564</sub_loc>
	</source_loc>
	<source_loc>
		<id>7491</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>951,15698</sub_loc>
	</source_loc>
	<source_loc>
		<id>10436</id>
		<loc_kind>ARRAY</loc_kind>
		<sub_loc>4175,15717</sub_loc>
	</source_loc>
	<source_loc>
		<id>10437</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>939,10436</sub_loc>
	</source_loc>
	<source_loc>
		<id>7535</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>18653,15718</sub_loc>
	</source_loc>
	<source_loc>
		<id>10438</id>
		<loc_kind>ARRAY</loc_kind>
		<sub_loc>5633,19217</sub_loc>
	</source_loc>
	<source_loc>
		<id>10439</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>939,10438</sub_loc>
	</source_loc>
	<source_loc>
		<id>7537</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>3012,19217</sub_loc>
	</source_loc>
	<source_loc>
		<id>10684</id>
		<loc_kind>ARRAY</loc_kind>
		<sub_loc>2621,2993</sub_loc>
	</source_loc>
	<source_loc>
		<id>10685</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>65</opcode>
		<sub_loc>2621,2993</sub_loc>
	</source_loc>
	<source_loc>
		<id>10687</id>
		<loc_kind>ARRAY</loc_kind>
		<sub_loc>2621,2982</sub_loc>
	</source_loc>
	<source_loc>
		<id>10688</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>65</opcode>
		<sub_loc>2621,2982</sub_loc>
	</source_loc>
	<cdfg>
		<path>bdr/pre_sched.snapshot.bdr.18</path>
		<name>pre_sched</name>
		<thread>do_filter_2</thread>
	</cdfg>
	<sched_ops_fu>
		<thread>do_filter_2</thread>
		<value>201</value>
	</sched_ops_fu>
	<sched_ops_wire>
		<thread>do_filter_2</thread>
		<value>97</value>
	</sched_ops_wire>
	<intrinsic_muxing>
		<thread>do_filter_2</thread>
		<value>754</value>
	</intrinsic_muxing>
	<resource>
		<res_id>9</res_id>
		<opcode>9</opcode>
		<latency>0</latency>
		<delay>0.2565</delay>
		<module_name>DC_Filter_Add_4Ux1U_4U_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<label>+</label>
		<unit_area>13.6800</unit_area>
		<comb_area>13.6800</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<pm_ops>
		<thread>do_filter_2</thread>
		<op>
			<id>10983</id>
			<opcode>31</opcode>
			<source_loc>2911</source_loc>
			<port>
				<name>in3</name>
				<datatype W="12">sc_uint</datatype>
			</port>
			<port>
				<name>in2</name>
				<datatype W="12">sc_uint</datatype>
			</port>
			<port>
				<name>ctrl1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="12">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>10985</id>
			<opcode>31</opcode>
			<source_loc>2911</source_loc>
			<port>
				<name>in3</name>
				<datatype W="12">sc_uint</datatype>
			</port>
			<port>
				<name>in2</name>
				<datatype W="12">sc_uint</datatype>
			</port>
			<port>
				<name>ctrl1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="12">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>10987</id>
			<opcode>31</opcode>
			<source_loc>2911</source_loc>
			<port>
				<name>in3</name>
				<datatype W="12">sc_uint</datatype>
			</port>
			<port>
				<name>in2</name>
				<datatype W="12">sc_uint</datatype>
			</port>
			<port>
				<name>ctrl1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="12">sc_uint</datatype>
			</port>
		</op>
	</pm_ops>
	<sched_ops>
		<thread>do_filter_2</thread>
		<wire_op>
			<id>10693</id>
			<source_loc>20199</source_loc>
			<order>1</order>
			<sig_name>f2_val_2</sig_name>
			<label>f2_val[2]:f2_val_2:wire</label>
			<datatype W="12">sc_uint</datatype>
			<op>
				<id>711</id>
				<op_kind>wire</op_kind>
				<object>f2_val_2</object>
			</op>
			<cycle_id>5</cycle_id>
			<chain_time>0.0100000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>10694</id>
			<source_loc>20197</source_loc>
			<order>2</order>
			<sig_name>f2_val_1</sig_name>
			<label>f2_val[1]:f2_val_1:wire</label>
			<datatype W="12">sc_uint</datatype>
			<op>
				<id>712</id>
				<op_kind>wire</op_kind>
				<object>f2_val_1</object>
			</op>
			<cycle_id>5</cycle_id>
			<chain_time>0.0100000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>10695</id>
			<source_loc>20195</source_loc>
			<order>3</order>
			<sig_name>f2_val_0</sig_name>
			<label>f2_val[0]:f2_val_0:wire</label>
			<datatype W="12">sc_uint</datatype>
			<op>
				<id>713</id>
				<op_kind>wire</op_kind>
				<object>f2_val_0</object>
			</op>
			<cycle_id>5</cycle_id>
			<chain_time>0.0100000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>10700</id>
			<source_loc>18093</source_loc>
			<order>4</order>
			<sig_name>i</sig_name>
			<label>i:wire</label>
			<datatype W="2">sc_uint</datatype>
			<op>
				<id>718</id>
				<op_kind>wire</op_kind>
				<object>i</object>
			</op>
			<cycle_id>5</cycle_id>
			<chain_time>0.0100000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<io_op>
			<id>10696</id>
			<source_loc>7488</source_loc>
			<order>5</order>
			<sig_name>i_rgb_inside_m_busy_req_0</sig_name>
			<label>m_busy_req_0:i_rgb_inside_m_busy_req_0:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>714</id>
				<op_kind>output</op_kind>
				<object>i_rgb_inside_m_busy_req_0</object>
			</op>
			<cycle_id>5</cycle_id>
			<chain_time>0.0755000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>10697</id>
			<source_loc>7489</source_loc>
			<order>6</order>
			<sig_name>i_rgb_inside_m_stalling</sig_name>
			<label>m_stalling:i_rgb_inside_m_stalling:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>715</id>
				<op_kind>output</op_kind>
				<object>i_rgb_inside_m_stalling</object>
			</op>
			<cycle_id>5</cycle_id>
			<chain_time>0.1469000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>10698</id>
			<source_loc>7490</source_loc>
			<order>7</order>
			<sig_name>o_result_m_req_m_trig_req</sig_name>
			<label>m_trig_req:o_result_m_req_m_trig_req:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>716</id>
				<op_kind>output</op_kind>
				<object>o_result_m_req_m_trig_req</object>
			</op>
			<cycle_id>5</cycle_id>
			<chain_time>0.0755000000</chain_time>
			<guard>true</guard>
		</io_op>
		<wire_op>
			<id>11031</id>
			<source_loc>10458</source_loc>
			<order>8</order>
			<sig_name>lp_ctrl</sig_name>
			<label>i:lp_ctrl:wire</label>
			<datatype W="1">sc_uint</datatype>
			<op>
				<id>924</id>
				<op_kind>wire</op_kind>
				<object>lp_ctrl</object>
			</op>
			<cycle_id>5</cycle_id>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>10701</id>
			<source_loc>10456</source_loc>
			<order>9</order>
			<sig_name>i_u4</sig_name>
			<label>i:i_u4:wire</label>
			<datatype W="2">sc_uint</datatype>
			<op>
				<id>719</id>
				<op_kind>wire</op_kind>
				<object>i_u4</object>
			</op>
			<cycle_id>5</cycle_id>
			<cycle_id>20</cycle_id>
			<chain_time>0.0715000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>10702</id>
			<source_loc>10460</source_loc>
			<order>10</order>
			<sig_name>f2_array_rgb</sig_name>
			<label>f2_array_rgb:wire</label>
			<datatype>
				<array>2322</array>
				<datatype W="8">sc_uint</datatype>
			</datatype>
			<op>
				<id>720</id>
				<op_kind>wire</op_kind>
				<object>f2_array_rgb</object>
			</op>
			<cycle_id>5</cycle_id>
			<cycle_id>20</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>10707</id>
			<source_loc>18095</source_loc>
			<order>11</order>
			<sig_name>j</sig_name>
			<label>j:wire</label>
			<datatype W="2">sc_uint</datatype>
			<op>
				<id>721</id>
				<op_kind>wire</op_kind>
				<object>j</object>
			</op>
			<cycle_id>5</cycle_id>
			<cycle_id>20</cycle_id>
			<chain_time>0.0100000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>11033</id>
			<source_loc>10450</source_loc>
			<order>12</order>
			<sig_name>lp_ctrl_0</sig_name>
			<label>j:lp_ctrl_0:wire</label>
			<datatype W="1">sc_uint</datatype>
			<op>
				<id>926</id>
				<op_kind>wire</op_kind>
				<object>lp_ctrl_0</object>
			</op>
			<cycle_id>5</cycle_id>
			<cycle_id>20</cycle_id>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>10708</id>
			<source_loc>10448</source_loc>
			<order>13</order>
			<sig_name>j_u6</sig_name>
			<label>j:j_u6:wire</label>
			<datatype W="2">sc_uint</datatype>
			<op>
				<id>722</id>
				<op_kind>wire</op_kind>
				<object>j_u6</object>
			</op>
			<cycle_id>5</cycle_id>
			<cycle_id>20</cycle_id>
			<chain_time>0.0715000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>10709</id>
			<source_loc>10452</source_loc>
			<order>14</order>
			<sig_name>f2_array_rgb</sig_name>
			<label>f2_array_rgb:wire</label>
			<datatype>
				<array>2322</array>
				<datatype W="8">sc_uint</datatype>
			</datatype>
			<op>
				<id>723</id>
				<op_kind>wire</op_kind>
				<object>f2_array_rgb</object>
			</op>
			<cycle_id>5</cycle_id>
			<cycle_id>20</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>10710</id>
			<source_loc>18097</source_loc>
			<order>15</order>
			<sig_name>k</sig_name>
			<label>k:wire</label>
			<datatype W="9">sc_uint</datatype>
			<op>
				<id>724</id>
				<op_kind>wire</op_kind>
				<object>k</object>
			</op>
			<cycle_id>5</cycle_id>
			<cycle_id>20</cycle_id>
			<chain_time>0.0100000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>11035</id>
			<source_loc>10442</source_loc>
			<order>16</order>
			<sig_name>lp_ctrl_1</sig_name>
			<label>k:lp_ctrl_1:wire</label>
			<datatype W="1">sc_uint</datatype>
			<op>
				<id>928</id>
				<op_kind>wire</op_kind>
				<object>lp_ctrl_1</object>
			</op>
			<cycle_id>5</cycle_id>
			<cycle_id>20</cycle_id>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>10711</id>
			<source_loc>10440</source_loc>
			<order>17</order>
			<sig_name>k_u10</sig_name>
			<label>k:k_u10:wire</label>
			<datatype W="9">sc_uint</datatype>
			<op>
				<id>725</id>
				<op_kind>wire</op_kind>
				<object>k_u10</object>
			</op>
			<cycle_id>5</cycle_id>
			<cycle_id>20</cycle_id>
			<chain_time>0.0715000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>10712</id>
			<source_loc>10444</source_loc>
			<order>18</order>
			<sig_name>f2_array_rgb</sig_name>
			<label>f2_array_rgb:wire</label>
			<datatype>
				<array>2322</array>
				<datatype W="8">sc_uint</datatype>
			</datatype>
			<op>
				<id>726</id>
				<op_kind>wire</op_kind>
				<object>f2_array_rgb</object>
			</op>
			<cycle_id>5</cycle_id>
			<cycle_id>20</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<op>
			<id>10713</id>
			<source_loc>8844</source_loc>
			<order>19</order>
			<instance_name>DC_Filter_Mul_2Ux2U_4U_4_84</instance_name>
			<opcode>39</opcode>
			<label>*</label>
			<op>
				<id>727</id>
				<op_kind>mul</op_kind>
				<in_widths>2</in_widths>
				<out_widths>4</out_widths>
			</op>
			<cycle_id>19</cycle_id>
			<chain_time>0.2762000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>10714</id>
			<source_loc>8845</source_loc>
			<order>20</order>
			<instance_name>DC_Filter_Add_4Ux2U_4U_4_85</instance_name>
			<opcode>40</opcode>
			<label>+</label>
			<op>
				<id>728</id>
				<op_kind>add</op_kind>
				<in_widths>4 2</in_widths>
				<out_widths>4</out_widths>
			</op>
			<cycle_id>19</cycle_id>
			<chain_time>0.4736000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>10718</id>
			<source_loc>8846</source_loc>
			<order>21</order>
			<instance_name>DC_Filter_Mul_9Ux4U_12U_4_86</instance_name>
			<opcode>41</opcode>
			<label>*</label>
			<op>
				<id>729</id>
				<op_kind>mul</op_kind>
				<in_widths>4</in_widths>
				<out_widths>12</out_widths>
			</op>
			<cycle_id>19</cycle_id>
			<chain_time>1.1044000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>10719</id>
			<source_loc>8847</source_loc>
			<order>22</order>
			<instance_name>DC_Filter_Add_12Ux9U_12U_4_87</instance_name>
			<opcode>42</opcode>
			<label>+</label>
			<op>
				<id>730</id>
				<op_kind>add</op_kind>
				<in_widths>12 9</in_widths>
				<out_widths>12</out_widths>
			</op>
			<cycle_id>19</cycle_id>
			<chain_time>1.4323000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>10721</id>
			<source_loc>8848</source_loc>
			<order>23</order>
			<instance_name>DC_Filter_Add_9Ux1U_9U_4_88</instance_name>
			<opcode>43</opcode>
			<label>+</label>
			<op>
				<id>732</id>
				<op_kind>add</op_kind>
				<in_widths>9</in_widths>
				<out_widths>9</out_widths>
			</op>
			<cycle_id>20</cycle_id>
			<guard>true</guard>
		</op>
		<op>
			<id>10720</id>
			<source_loc>8955</source_loc>
			<order>24</order>
			<instance_name>f2_array_rgb</instance_name>
			<opcode>76</opcode>
			<label>f2_array_rgb:write</label>
			<op>
				<id>731</id>
				<op_kind>array_write</op_kind>
				<object>f2_array_rgb</object>
				<in_widths>12 1 </in_widths>
				<out_widths>64</out_widths>
			</op>
			<cycle_id>19</cycle_id>
			<chain_time>1.4978000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>10730</id>
			<source_loc>8850</source_loc>
			<order>25</order>
			<instance_name>DC_Filter_Add_2Ux1U_2U_4_89</instance_name>
			<opcode>45</opcode>
			<label>+</label>
			<op>
				<id>736</id>
				<op_kind>add</op_kind>
				<in_widths>2</in_widths>
				<out_widths>2</out_widths>
			</op>
			<cycle_id>20</cycle_id>
			<guard>true</guard>
		</op>
		<wire_op>
			<id>10699</id>
			<source_loc>18091</source_loc>
			<order>26</order>
			<sig_name>flag</sig_name>
			<label>flag:wire</label>
			<datatype W="12">sc_uint</datatype>
			<op>
				<id>717</id>
				<op_kind>wire</op_kind>
				<object>flag</object>
			</op>
			<cycle_id>20</cycle_id>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>11036</id>
			<source_loc>10441</source_loc>
			<order>27</order>
			<sig_name>lp_ctrl_1</sig_name>
			<label>k:lp_ctrl_1:wire</label>
			<datatype W="1">sc_uint</datatype>
			<op>
				<id>929</id>
				<op_kind>wire</op_kind>
				<object>lp_ctrl_1</object>
			</op>
			<cycle_id>20</cycle_id>
			<guard>true</guard>
		</wire_op>
		<op>
			<id>10728</id>
			<source_loc>8849</source_loc>
			<order>28</order>
			<instance_name>DC_Filter_Add_2Ux1U_2U_4_90</instance_name>
			<opcode>45</opcode>
			<label>+</label>
			<op>
				<id>734</id>
				<op_kind>add</op_kind>
				<in_widths>2</in_widths>
				<out_widths>2</out_widths>
			</op>
			<cycle_id>20</cycle_id>
			<guard>true</guard>
		</op>
		<wire_op>
			<id>11034</id>
			<source_loc>10449</source_loc>
			<order>29</order>
			<sig_name>lp_ctrl_0</sig_name>
			<label>j:lp_ctrl_0:wire</label>
			<datatype W="1">sc_uint</datatype>
			<op>
				<id>927</id>
				<op_kind>wire</op_kind>
				<object>lp_ctrl_0</object>
			</op>
			<cycle_id>20</cycle_id>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>11037</id>
			<source_loc>10653</source_loc>
			<order>30</order>
			<sig_name>lp_ctrl_2</sig_name>
			<label>f2_val[2]:lp_ctrl_2:wire</label>
			<datatype W="1">sc_uint</datatype>
			<op>
				<id>930</id>
				<op_kind>wire</op_kind>
				<object>lp_ctrl_2</object>
			</op>
			<cycle_id>20</cycle_id>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>11032</id>
			<source_loc>10457</source_loc>
			<order>31</order>
			<sig_name>lp_ctrl</sig_name>
			<label>i:lp_ctrl:wire</label>
			<datatype W="1">sc_uint</datatype>
			<op>
				<id>925</id>
				<op_kind>wire</op_kind>
				<object>lp_ctrl</object>
			</op>
			<cycle_id>20</cycle_id>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>10732</id>
			<source_loc>10651</source_loc>
			<order>32</order>
			<sig_name>f2_val_2</sig_name>
			<label>f2_val[2]:f2_val_2:wire</label>
			<datatype W="12">sc_uint</datatype>
			<op>
				<id>738</id>
				<op_kind>wire</op_kind>
				<object>f2_val_2</object>
			</op>
			<cycle_id>20</cycle_id>
			<cycle_id>3</cycle_id>
			<chain_time>0.1755000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>10733</id>
			<source_loc>10655</source_loc>
			<order>33</order>
			<sig_name>f2_val_1</sig_name>
			<label>f2_val[1]:f2_val_1:wire</label>
			<datatype W="12">sc_uint</datatype>
			<op>
				<id>739</id>
				<op_kind>wire</op_kind>
				<object>f2_val_1</object>
			</op>
			<cycle_id>20</cycle_id>
			<cycle_id>3</cycle_id>
			<chain_time>0.1755000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>10734</id>
			<source_loc>10659</source_loc>
			<order>34</order>
			<sig_name>f2_val_0</sig_name>
			<label>f2_val[0]:f2_val_0:wire</label>
			<datatype W="12">sc_uint</datatype>
			<op>
				<id>740</id>
				<op_kind>wire</op_kind>
				<object>f2_val_0</object>
			</op>
			<cycle_id>20</cycle_id>
			<cycle_id>3</cycle_id>
			<chain_time>0.1755000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>10735</id>
			<source_loc>10663</source_loc>
			<order>35</order>
			<sig_name>flag</sig_name>
			<label>flag:wire</label>
			<datatype W="12">sc_uint</datatype>
			<op>
				<id>741</id>
				<op_kind>wire</op_kind>
				<object>flag</object>
			</op>
			<cycle_id>20</cycle_id>
			<cycle_id>3</cycle_id>
			<chain_time>0.1755000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>10736</id>
			<source_loc>10667</source_loc>
			<order>36</order>
			<sig_name>f2_array_rgb</sig_name>
			<label>f2_array_rgb:wire</label>
			<datatype>
				<array>2322</array>
				<datatype W="8">sc_uint</datatype>
			</datatype>
			<op>
				<id>742</id>
				<op_kind>wire</op_kind>
				<object>f2_array_rgb</object>
			</op>
			<cycle_id>20</cycle_id>
			<cycle_id>3</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>10737</id>
			<source_loc>10671</source_loc>
			<order>37</order>
			<sig_name>mask2</sig_name>
			<label>mask2:wire</label>
			<datatype>
				<array>9</array>
				<datatype W="4">sc_uint</datatype>
			</datatype>
			<op>
				<id>743</id>
				<op_kind>wire</op_kind>
				<object>mask2</object>
			</op>
			<cycle_id>20</cycle_id>
			<cycle_id>3</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>10738</id>
			<source_loc>7493</source_loc>
			<order>38</order>
			<sig_name>j_u1</sig_name>
			<label>j:j_u1:wire</label>
			<datatype W="2">sc_uint</datatype>
			<op>
				<id>744</id>
				<op_kind>wire</op_kind>
				<object>j_u1</object>
			</op>
			<cycle_id>20</cycle_id>
			<cycle_id>3</cycle_id>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>10739</id>
			<source_loc>7494</source_loc>
			<order>39</order>
			<sig_name>i_u0</sig_name>
			<label>i:i_u0:wire</label>
			<datatype W="2">sc_uint</datatype>
			<op>
				<id>745</id>
				<op_kind>wire</op_kind>
				<object>i_u0</object>
			</op>
			<cycle_id>20</cycle_id>
			<cycle_id>3</cycle_id>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>11041</id>
			<source_loc>10526</source_loc>
			<order>40</order>
			<sig_name>lp_ctrl_4</sig_name>
			<label>j:lp_ctrl_4:wire</label>
			<datatype W="1">sc_uint</datatype>
			<op>
				<id>934</id>
				<op_kind>wire</op_kind>
				<object>lp_ctrl_4</object>
			</op>
			<cycle_id>20</cycle_id>
			<cycle_id>3</cycle_id>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>11039</id>
			<source_loc>10486</source_loc>
			<order>41</order>
			<sig_name>lp_ctrl_3</sig_name>
			<label>i:lp_ctrl_3:wire</label>
			<datatype W="1">sc_uint</datatype>
			<op>
				<id>932</id>
				<op_kind>wire</op_kind>
				<object>lp_ctrl_3</object>
			</op>
			<cycle_id>20</cycle_id>
			<cycle_id>3</cycle_id>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>10743</id>
			<source_loc>18162</source_loc>
			<order>42</order>
			<sig_name>j_u0</sig_name>
			<label>j:j_u0:wire</label>
			<datatype W="2">sc_uint</datatype>
			<op>
				<id>749</id>
				<op_kind>wire</op_kind>
				<object>j_u0</object>
			</op>
			<cycle_id>20</cycle_id>
			<cycle_id>3</cycle_id>
			<cycle_id>35</cycle_id>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>10741</id>
			<source_loc>10480</source_loc>
			<order>43</order>
			<sig_name>f2_array_rgb</sig_name>
			<label>f2_array_rgb:wire</label>
			<datatype>
				<array>2322</array>
				<datatype W="8">sc_uint</datatype>
			</datatype>
			<op>
				<id>747</id>
				<op_kind>wire</op_kind>
				<object>f2_array_rgb</object>
			</op>
			<cycle_id>20</cycle_id>
			<cycle_id>3</cycle_id>
			<cycle_id>35</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>10742</id>
			<source_loc>10484</source_loc>
			<order>44</order>
			<sig_name>i_u0_u0</sig_name>
			<label>i:i_u0_u0:wire</label>
			<datatype W="2">sc_uint</datatype>
			<op>
				<id>748</id>
				<op_kind>wire</op_kind>
				<object>i_u0_u0</object>
			</op>
			<cycle_id>20</cycle_id>
			<cycle_id>3</cycle_id>
			<cycle_id>35</cycle_id>
			<chain_time>0.1755000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<op>
			<id>10750</id>
			<source_loc>8852</source_loc>
			<order>45</order>
			<instance_name>DC_Filter_Mul_2Ux2U_4U_4_91</instance_name>
			<opcode>39</opcode>
			<label>*</label>
			<op>
				<id>756</id>
				<op_kind>mul</op_kind>
				<in_widths>2</in_widths>
				<out_widths>4</out_widths>
			</op>
			<cycle_id>20</cycle_id>
			<cycle_id>3</cycle_id>
			<cycle_id>35</cycle_id>
			<chain_time>0.3377000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>10754</id>
			<source_loc>8856</source_loc>
			<order>46</order>
			<instance_name>DC_Filter_Mul_2Ux2U_4U_4_91</instance_name>
			<opcode>39</opcode>
			<label>*</label>
			<op>
				<id>760</id>
				<op_kind>mul</op_kind>
				<in_widths>2</in_widths>
				<out_widths>4</out_widths>
			</op>
			<cycle_id>20</cycle_id>
			<cycle_id>3</cycle_id>
			<cycle_id>35</cycle_id>
			<chain_time>0.3377000000</chain_time>
			<guard>true</guard>
		</op>
		<wire_op>
			<id>11043</id>
			<source_loc>10478</source_loc>
			<order>47</order>
			<sig_name>lp_ctrl_5</sig_name>
			<label>j:lp_ctrl_5:wire</label>
			<datatype W="1">sc_uint</datatype>
			<op>
				<id>936</id>
				<op_kind>wire</op_kind>
				<object>lp_ctrl_5</object>
			</op>
			<cycle_id>20</cycle_id>
			<cycle_id>3</cycle_id>
			<cycle_id>35</cycle_id>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>10805</id>
			<source_loc>18113</source_loc>
			<order>48</order>
			<sig_name>k_u3</sig_name>
			<label>k:k_u3:wire</label>
			<datatype W="9">sc_uint</datatype>
			<op>
				<id>811</id>
				<op_kind>wire</op_kind>
				<object>k_u3</object>
			</op>
			<cycle_id>20</cycle_id>
			<cycle_id>3</cycle_id>
			<cycle_id>88</cycle_id>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>10803</id>
			<source_loc>10520</source_loc>
			<order>49</order>
			<sig_name>f2_array_rgb</sig_name>
			<label>f2_array_rgb:wire</label>
			<datatype>
				<array>2322</array>
				<datatype W="8">sc_uint</datatype>
			</datatype>
			<op>
				<id>809</id>
				<op_kind>wire</op_kind>
				<object>f2_array_rgb</object>
			</op>
			<cycle_id>20</cycle_id>
			<cycle_id>3</cycle_id>
			<cycle_id>88</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>10804</id>
			<source_loc>10524</source_loc>
			<order>50</order>
			<sig_name>j_u1_u0</sig_name>
			<label>j:j_u1_u0:wire</label>
			<datatype W="2">sc_uint</datatype>
			<op>
				<id>810</id>
				<op_kind>wire</op_kind>
				<object>j_u1_u0</object>
			</op>
			<cycle_id>20</cycle_id>
			<cycle_id>3</cycle_id>
			<cycle_id>88</cycle_id>
			<chain_time>0.1755000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<op>
			<id>10813</id>
			<source_loc>8878</source_loc>
			<order>51</order>
			<instance_name>DC_Filter_Mul_9Ux4U_12U_4_86</instance_name>
			<opcode>53</opcode>
			<label>*</label>
			<op>
				<id>819</id>
				<op_kind>mul</op_kind>
				<in_widths>2</in_widths>
				<out_widths>11</out_widths>
			</op>
			<cycle_id>20</cycle_id>
			<cycle_id>3</cycle_id>
			<cycle_id>88</cycle_id>
			<chain_time>0.8063000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>10820</id>
			<source_loc>8883</source_loc>
			<order>52</order>
			<instance_name>DC_Filter_Add_3Ux2U_4U_4_94</instance_name>
			<opcode>56</opcode>
			<label>+</label>
			<op>
				<id>826</id>
				<op_kind>add</op_kind>
				<in_widths>2</in_widths>
				<out_widths>4</out_widths>
			</op>
			<cycle_id>20</cycle_id>
			<cycle_id>3</cycle_id>
			<cycle_id>88</cycle_id>
			<chain_time>0.5034000000</chain_time>
			<guard>true</guard>
		</op>
		<wire_op>
			<id>11045</id>
			<source_loc>10518</source_loc>
			<order>53</order>
			<sig_name>lp_ctrl_6</sig_name>
			<label>k:lp_ctrl_6:wire</label>
			<datatype W="1">sc_uint</datatype>
			<op>
				<id>938</id>
				<op_kind>wire</op_kind>
				<object>lp_ctrl_6</object>
			</op>
			<cycle_id>20</cycle_id>
			<cycle_id>3</cycle_id>
			<cycle_id>88</cycle_id>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>10746</id>
			<source_loc>18164</source_loc>
			<order>54</order>
			<sig_name>k_u0</sig_name>
			<label>k:k_u0:wire</label>
			<datatype W="9">sc_uint</datatype>
			<op>
				<id>752</id>
				<op_kind>wire</op_kind>
				<object>k_u0</object>
			</op>
			<cycle_id>20</cycle_id>
			<cycle_id>3</cycle_id>
			<cycle_id>35</cycle_id>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>10744</id>
			<source_loc>10472</source_loc>
			<order>55</order>
			<sig_name>f2_array_rgb</sig_name>
			<label>f2_array_rgb:wire</label>
			<datatype>
				<array>2322</array>
				<datatype W="8">sc_uint</datatype>
			</datatype>
			<op>
				<id>750</id>
				<op_kind>wire</op_kind>
				<object>f2_array_rgb</object>
			</op>
			<cycle_id>20</cycle_id>
			<cycle_id>3</cycle_id>
			<cycle_id>35</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>10745</id>
			<source_loc>10476</source_loc>
			<order>56</order>
			<sig_name>j_u0_u0</sig_name>
			<label>j:j_u0_u0:wire</label>
			<datatype W="2">sc_uint</datatype>
			<op>
				<id>751</id>
				<op_kind>wire</op_kind>
				<object>j_u0_u0</object>
			</op>
			<cycle_id>20</cycle_id>
			<cycle_id>3</cycle_id>
			<cycle_id>35</cycle_id>
			<chain_time>0.1755000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<op>
			<id>10749</id>
			<source_loc>8851</source_loc>
			<order>57</order>
			<instance_name>DC_Filter_Add_1Ux1U_2U_4_95</instance_name>
			<opcode>46</opcode>
			<label>+</label>
			<op>
				<id>755</id>
				<op_kind>add</op_kind>
				<in_widths>2</in_widths>
				<out_widths>2</out_widths>
			</op>
			<cycle_id>20</cycle_id>
			<cycle_id>3</cycle_id>
			<cycle_id>35</cycle_id>
			<chain_time>0.5034000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>10751</id>
			<source_loc>8853</source_loc>
			<order>58</order>
			<instance_name>DC_Filter_Add_4Ux2U_4U_4_96</instance_name>
			<opcode>40</opcode>
			<label>+</label>
			<op>
				<id>757</id>
				<op_kind>add</op_kind>
				<in_widths>4 2</in_widths>
				<out_widths>4</out_widths>
			</op>
			<cycle_id>20</cycle_id>
			<cycle_id>3</cycle_id>
			<cycle_id>35</cycle_id>
			<chain_time>0.7008000000</chain_time>
			<guard>true</guard>
		</op>
		<wire_op>
			<id>11058</id>
			<source_loc>10470</source_loc>
			<order>59</order>
			<sig_name>lp_ctrl_7</sig_name>
			<label>k:lp_ctrl_7:wire</label>
			<datatype W="1">sc_uint</datatype>
			<op>
				<id>940</id>
				<op_kind>wire</op_kind>
				<object>lp_ctrl_7</object>
			</op>
			<cycle_id>20</cycle_id>
			<cycle_id>3</cycle_id>
			<cycle_id>35</cycle_id>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>10806</id>
			<source_loc>10512</source_loc>
			<order>60</order>
			<sig_name>f2_array_rgb</sig_name>
			<label>f2_array_rgb:wire</label>
			<datatype>
				<array>2322</array>
				<datatype W="8">sc_uint</datatype>
			</datatype>
			<op>
				<id>812</id>
				<op_kind>wire</op_kind>
				<object>f2_array_rgb</object>
			</op>
			<cycle_id>20</cycle_id>
			<cycle_id>3</cycle_id>
			<cycle_id>88</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>10807</id>
			<source_loc>10516</source_loc>
			<order>61</order>
			<sig_name>k_u3_u0</sig_name>
			<label>k:k_u3_u0:wire</label>
			<datatype W="9">sc_uint</datatype>
			<op>
				<id>813</id>
				<op_kind>wire</op_kind>
				<object>k_u3_u0</object>
			</op>
			<cycle_id>20</cycle_id>
			<cycle_id>3</cycle_id>
			<cycle_id>88</cycle_id>
			<chain_time>0.1755000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>10747</id>
			<source_loc>10464</source_loc>
			<order>62</order>
			<sig_name>f2_array_rgb</sig_name>
			<label>f2_array_rgb:wire</label>
			<datatype>
				<array>2322</array>
				<datatype W="8">sc_uint</datatype>
			</datatype>
			<op>
				<id>753</id>
				<op_kind>wire</op_kind>
				<object>f2_array_rgb</object>
			</op>
			<cycle_id>20</cycle_id>
			<cycle_id>3</cycle_id>
			<cycle_id>35</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>10748</id>
			<source_loc>10468</source_loc>
			<order>63</order>
			<sig_name>k_u0_u0</sig_name>
			<label>k:k_u0_u0:wire</label>
			<datatype W="9">sc_uint</datatype>
			<op>
				<id>754</id>
				<op_kind>wire</op_kind>
				<object>k_u0_u0</object>
			</op>
			<cycle_id>20</cycle_id>
			<cycle_id>3</cycle_id>
			<cycle_id>35</cycle_id>
			<chain_time>0.1755000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<io_op>
			<id>10808</id>
			<source_loc>7511</source_loc>
			<order>64</order>
			<sig_name>i_rgb_inside_m_busy_req_0</sig_name>
			<label>m_busy_req_0:i_rgb_inside_m_busy_req_0:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>814</id>
				<op_kind>output</op_kind>
				<object>i_rgb_inside_m_busy_req_0</object>
			</op>
			<cycle_id>20</cycle_id>
			<cycle_id>3</cycle_id>
			<cycle_id>88</cycle_id>
			<chain_time>0.0755000000</chain_time>
			<guard>true</guard>
		</io_op>
		<op>
			<id>10752</id>
			<source_loc>8854</source_loc>
			<order>65</order>
			<instance_name>DC_Filter_Mul_9Ux4U_12U_4_86</instance_name>
			<opcode>41</opcode>
			<label>*</label>
			<op>
				<id>758</id>
				<op_kind>mul</op_kind>
				<in_widths>4</in_widths>
				<out_widths>12</out_widths>
			</op>
			<cycle_id>33</cycle_id>
			<guard>true</guard>
		</op>
		<op>
			<id>10755</id>
			<source_loc>8857</source_loc>
			<order>66</order>
			<instance_name>DC_Filter_Add_4Ux1U_4U_4_98</instance_name>
			<opcode>47</opcode>
			<label>+</label>
			<op>
				<id>761</id>
				<op_kind>add</op_kind>
				<in_widths>4 2</in_widths>
				<out_widths>4</out_widths>
			</op>
			<cycle_id>33</cycle_id>
			<guard>true</guard>
		</op>
		<op>
			<id>10753</id>
			<source_loc>8855</source_loc>
			<order>67</order>
			<instance_name>DC_Filter_Add_12Ux9U_12U_4_87</instance_name>
			<opcode>42</opcode>
			<label>+</label>
			<op>
				<id>759</id>
				<op_kind>add</op_kind>
				<in_widths>12 9</in_widths>
				<out_widths>12</out_widths>
			</op>
			<cycle_id>33</cycle_id>
			<chain_time>0.4419000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>10756</id>
			<source_loc>8858</source_loc>
			<order>68</order>
			<instance_name>DC_Filter_Mul_9Ux4U_12U_4_86</instance_name>
			<opcode>41</opcode>
			<label>*</label>
			<op>
				<id>762</id>
				<op_kind>mul</op_kind>
				<in_widths>4</in_widths>
				<out_widths>12</out_widths>
			</op>
			<cycle_id>34</cycle_id>
			<guard>true</guard>
		</op>
		<op>
			<id>10757</id>
			<source_loc>8859</source_loc>
			<order>69</order>
			<instance_name>DC_Filter_Add_12Ux9U_12U_4_87</instance_name>
			<opcode>42</opcode>
			<label>+</label>
			<op>
				<id>763</id>
				<op_kind>add</op_kind>
				<in_widths>12 9</in_widths>
				<out_widths>12</out_widths>
			</op>
			<cycle_id>34</cycle_id>
			<chain_time>0.4419000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>10758</id>
			<source_loc>8956</source_loc>
			<order>70</order>
			<instance_name>f2_array_rgb</instance_name>
			<opcode>75</opcode>
			<label>f2_array_rgb:read</label>
			<op>
				<id>764</id>
				<op_kind>array_read</op_kind>
				<object>f2_array_rgb</object>
				<in_widths>12 1</in_widths>
				<out_widths>8</out_widths>
			</op>
			<cycle_id>34</cycle_id>
			<chain_time>0.5074000000</chain_time>
			<guard>true</guard>
		</op>
		<io_op>
			<id>10809</id>
			<source_loc>10435</source_loc>
			<order>71</order>
			<sig_name>i_rgb_inside_m_data_is_invalid</sig_name>
			<label>i_rgb_inside.m_data_is_invalid:i_rgb_inside_m_data_is_invalid:read</label>
			<datatype W="1">bool</datatype>
			<input_read/>
			<op>
				<id>815</id>
				<op_kind>input</op_kind>
				<object>i_rgb_inside_m_data_is_invalid</object>
			</op>
			<cycle_id>2</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>10810</id>
			<source_loc>7513</source_loc>
			<order>72</order>
			<sig_name>stall0</sig_name>
			<label>do_filter_2:stall0:write</label>
			<datatype W="1">sc_uint</datatype>
			<output_write/>
			<op>
				<id>816</id>
				<op_kind>output</op_kind>
				<object>stall0</object>
			</op>
			<cycle_id>2</cycle_id>
			<chain_time>0.1795000000</chain_time>
			<guard>true</guard>
		</io_op>
		<op>
			<id>10814</id>
			<source_loc>8879</source_loc>
			<order>73</order>
			<instance_name>DC_Filter_Add_12Ux9U_12U_4_87</instance_name>
			<opcode>52</opcode>
			<label>+</label>
			<op>
				<id>820</id>
				<op_kind>add</op_kind>
				<in_widths>11 9</in_widths>
				<out_widths>12</out_widths>
			</op>
			<cycle_id>2</cycle_id>
			<chain_time>0.4458000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>10816</id>
			<source_loc>8880</source_loc>
			<order>74</order>
			<instance_name>DC_Filter_Add_4Ux2U_4U_4_85</instance_name>
			<opcode>54</opcode>
			<label>+</label>
			<op>
				<id>822</id>
				<op_kind>add</op_kind>
				<in_widths>2</in_widths>
				<out_widths>3</out_widths>
			</op>
			<cycle_id>2</cycle_id>
			<guard>true</guard>
		</op>
		<op>
			<id>10760</id>
			<source_loc>8861</source_loc>
			<order>75</order>
			<instance_name>DC_Filter_Add_9Ux1U_9U_4_88</instance_name>
			<opcode>43</opcode>
			<label>+</label>
			<op>
				<id>766</id>
				<op_kind>add</op_kind>
				<in_widths>9</in_widths>
				<out_widths>9</out_widths>
			</op>
			<cycle_id>35</cycle_id>
			<guard>true</guard>
		</op>
		<op>
			<id>10759</id>
			<source_loc>8957</source_loc>
			<order>76</order>
			<instance_name>f2_array_rgb</instance_name>
			<opcode>76</opcode>
			<label>f2_array_rgb:write</label>
			<op>
				<id>765</id>
				<op_kind>array_write</op_kind>
				<object>f2_array_rgb</object>
				<in_widths>12 8 1  </in_widths>
				<out_widths>64</out_widths>
			</op>
			<cycle_id>34</cycle_id>
			<chain_time>0.5074000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>10764</id>
			<source_loc>8863</source_loc>
			<order>77</order>
			<instance_name>DC_Filter_Add_2Ux1U_2U_4_105</instance_name>
			<opcode>45</opcode>
			<label>+</label>
			<op>
				<id>770</id>
				<op_kind>add</op_kind>
				<in_widths>2</in_widths>
				<out_widths>2</out_widths>
			</op>
			<cycle_id>35</cycle_id>
			<guard>true</guard>
		</op>
		<op>
			<id>10766</id>
			<source_loc>8864</source_loc>
			<order>78</order>
			<instance_name>DC_Filter_LessThan_12Ux9U_1U_4_106</instance_name>
			<opcode>48</opcode>
			<label>&lt;</label>
			<op>
				<id>772</id>
				<op_kind>lt</op_kind>
				<in_widths>12</in_widths>
				<out_widths>1</out_widths>
			</op>
			<cycle_id>35</cycle_id>
			<guard>true</guard>
		</op>
		<io_op>
			<id>10811</id>
			<source_loc>7516</source_loc>
			<order>79</order>
			<sig_name>i_rgb_inside_m_busy_req_0</sig_name>
			<label>m_busy_req_0:i_rgb_inside_m_busy_req_0:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>817</id>
				<op_kind>output</op_kind>
				<object>i_rgb_inside_m_busy_req_0</object>
			</op>
			<cycle_id>2</cycle_id>
			<chain_time>0.0755000000</chain_time>
			<guard>true</guard>
		</io_op>
		<wire_op>
			<id>11059</id>
			<source_loc>10469</source_loc>
			<order>80</order>
			<sig_name>lp_ctrl_7</sig_name>
			<label>k:lp_ctrl_7:wire</label>
			<datatype W="1">sc_uint</datatype>
			<op>
				<id>941</id>
				<op_kind>wire</op_kind>
				<object>lp_ctrl_7</object>
			</op>
			<cycle_id>35</cycle_id>
			<guard>true</guard>
		</wire_op>
		<op>
			<id>10762</id>
			<source_loc>8862</source_loc>
			<order>81</order>
			<instance_name>DC_Filter_Add_1Ux1U_2U_4_107</instance_name>
			<opcode>46</opcode>
			<label>+</label>
			<op>
				<id>768</id>
				<op_kind>add</op_kind>
				<in_widths>2</in_widths>
				<out_widths>2</out_widths>
			</op>
			<cycle_id>35</cycle_id>
			<guard>true</guard>
		</op>
		<wire_op>
			<id>11044</id>
			<source_loc>10477</source_loc>
			<order>82</order>
			<sig_name>lp_ctrl_5</sig_name>
			<label>j:lp_ctrl_5:wire</label>
			<datatype W="1">sc_uint</datatype>
			<op>
				<id>937</id>
				<op_kind>wire</op_kind>
				<object>lp_ctrl_5</object>
			</op>
			<cycle_id>35</cycle_id>
			<guard>true</guard>
		</wire_op>
		<op>
			<id>10824</id>
			<source_loc>8886</source_loc>
			<order>83</order>
			<instance_name>DC_Filter_Add_9Ux1U_9U_4_88</instance_name>
			<opcode>43</opcode>
			<label>+</label>
			<op>
				<id>830</id>
				<op_kind>add</op_kind>
				<in_widths>9</in_widths>
				<out_widths>9</out_widths>
			</op>
			<cycle_id>2</cycle_id>
			<chain_time>0.4419000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>10817</id>
			<source_loc>8881</source_loc>
			<order>84</order>
			<instance_name>DC_Filter_Mul_9Ux4U_12U_4_86</instance_name>
			<opcode>55</opcode>
			<label>*</label>
			<op>
				<id>823</id>
				<op_kind>mul</op_kind>
				<in_widths>3</in_widths>
				<out_widths>12</out_widths>
			</op>
			<cycle_id>2</cycle_id>
			<chain_time>0.7448000000</chain_time>
			<guard>true</guard>
		</op>
		<io_op>
			<id>10812</id>
			<source_loc>7519</source_loc>
			<order>85</order>
			<sig_name>i_rgb_inside_data</sig_name>
			<label>i_rgb_inside.data:i_rgb_inside_data:read</label>
			<datatype W="24">sc_uint</datatype>
			<input_read/>
			<op>
				<id>818</id>
				<op_kind>input</op_kind>
				<object>i_rgb_inside_data</object>
			</op>
			<cycle_id>2</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</io_op>
		<wire_op>
			<id>11040</id>
			<source_loc>10485</source_loc>
			<order>86</order>
			<sig_name>lp_ctrl_3</sig_name>
			<label>i:lp_ctrl_3:wire</label>
			<datatype W="1">sc_uint</datatype>
			<op>
				<id>933</id>
				<op_kind>wire</op_kind>
				<object>lp_ctrl_3</object>
			</op>
			<cycle_id>35</cycle_id>
			<guard>true</guard>
		</wire_op>
		<op>
			<id>10815</id>
			<source_loc>8962</source_loc>
			<order>87</order>
			<instance_name>f2_array_rgb</instance_name>
			<opcode>76</opcode>
			<label>f2_array_rgb:write</label>
			<op>
				<id>821</id>
				<op_kind>array_write</op_kind>
				<object>f2_array_rgb</object>
				<in_widths>12 24 1 </in_widths>
				<out_widths>64</out_widths>
			</op>
			<cycle_id>2</cycle_id>
			<chain_time>0.5113000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>10818</id>
			<source_loc>8882</source_loc>
			<order>88</order>
			<instance_name>DC_Filter_Add_12Ux12U_12U_4_110</instance_name>
			<opcode>42</opcode>
			<label>+</label>
			<op>
				<id>824</id>
				<op_kind>add</op_kind>
				<in_widths>12 9</in_widths>
				<out_widths>12</out_widths>
			</op>
			<cycle_id>86</cycle_id>
			<chain_time>0.4419000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>10821</id>
			<source_loc>8884</source_loc>
			<order>89</order>
			<instance_name>DC_Filter_Mul_9Ux4U_12U_4_86</instance_name>
			<opcode>41</opcode>
			<label>*</label>
			<op>
				<id>827</id>
				<op_kind>mul</op_kind>
				<in_widths>4</in_widths>
				<out_widths>12</out_widths>
			</op>
			<cycle_id>86</cycle_id>
			<chain_time>0.7448000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>10822</id>
			<source_loc>8885</source_loc>
			<order>90</order>
			<instance_name>DC_Filter_Add_12Ux9U_12U_4_87</instance_name>
			<opcode>42</opcode>
			<label>+</label>
			<op>
				<id>828</id>
				<op_kind>add</op_kind>
				<in_widths>12 9</in_widths>
				<out_widths>12</out_widths>
			</op>
			<cycle_id>86</cycle_id>
			<chain_time>1.0766000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>10769</id>
			<source_loc>8865</source_loc>
			<order>91</order>
			<instance_name>DC_Filter_LessThan_12Ux9U_1U_4_113</instance_name>
			<opcode>48</opcode>
			<label>&lt;</label>
			<op>
				<id>775</id>
				<op_kind>lt</op_kind>
				<in_widths>12</in_widths>
				<out_widths>1</out_widths>
			</op>
			<cycle_id>35</cycle_id>
			<guard>true</guard>
		</op>
		<wire_op>
			<id>10768</id>
			<source_loc>7497</source_loc>
			<order>92</order>
			<sig_name>k_u1</sig_name>
			<label>k:k_u1:wire</label>
			<datatype W="9">sc_uint</datatype>
			<op>
				<id>774</id>
				<op_kind>wire</op_kind>
				<object>k_u1</object>
			</op>
			<cycle_id>35</cycle_id>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>10786</id>
			<source_loc>18184</source_loc>
			<order>93</order>
			<sig_name>k_u2</sig_name>
			<label>k:k_u2:wire</label>
			<datatype W="9">sc_uint</datatype>
			<op>
				<id>792</id>
				<op_kind>wire</op_kind>
				<object>k_u2</object>
			</op>
			<cycle_id>35</cycle_id>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>11060</id>
			<source_loc>10510</source_loc>
			<order>94</order>
			<sig_name>lp_ctrl_8</sig_name>
			<label>k:lp_ctrl_8:wire</label>
			<datatype W="1">sc_uint</datatype>
			<op>
				<id>942</id>
				<op_kind>wire</op_kind>
				<object>lp_ctrl_8</object>
			</op>
			<cycle_id>35</cycle_id>
			<guard>true</guard>
		</wire_op>
		<op>
			<id>10819</id>
			<source_loc>8963</source_loc>
			<order>95</order>
			<instance_name>f2_array_rgb</instance_name>
			<opcode>76</opcode>
			<label>f2_array_rgb:write</label>
			<op>
				<id>825</id>
				<op_kind>array_write</op_kind>
				<object>f2_array_rgb</object>
				<in_widths>12 24 1 </in_widths>
				<out_widths>64</out_widths>
			</op>
			<cycle_id>86</cycle_id>
			<chain_time>0.5074000000</chain_time>
			<guard>true</guard>
		</op>
		<wire_op>
			<id>11062</id>
			<source_loc>10502</source_loc>
			<order>96</order>
			<sig_name>lp_ctrl_9</sig_name>
			<label>k:lp_ctrl_9:wire</label>
			<datatype W="1">sc_uint</datatype>
			<op>
				<id>944</id>
				<op_kind>wire</op_kind>
				<object>lp_ctrl_9</object>
			</op>
			<cycle_id>35</cycle_id>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>10787</id>
			<source_loc>10504</source_loc>
			<order>97</order>
			<sig_name>f2_array_rgb</sig_name>
			<label>f2_array_rgb:wire</label>
			<datatype>
				<array>2322</array>
				<datatype W="8">sc_uint</datatype>
			</datatype>
			<op>
				<id>793</id>
				<op_kind>wire</op_kind>
				<object>f2_array_rgb</object>
			</op>
			<cycle_id>35</cycle_id>
			<cycle_id>76</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>10788</id>
			<source_loc>10508</source_loc>
			<order>98</order>
			<sig_name>k_u2_u0</sig_name>
			<label>k:k_u2_u0:wire</label>
			<datatype W="9">sc_uint</datatype>
			<op>
				<id>794</id>
				<op_kind>wire</op_kind>
				<object>k_u2_u0</object>
			</op>
			<cycle_id>35</cycle_id>
			<cycle_id>76</cycle_id>
			<chain_time>0.1755000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<op>
			<id>10823</id>
			<source_loc>8964</source_loc>
			<order>99</order>
			<instance_name>f2_array_rgb</instance_name>
			<opcode>76</opcode>
			<label>f2_array_rgb:write</label>
			<op>
				<id>829</id>
				<op_kind>array_write</op_kind>
				<object>f2_array_rgb</object>
				<in_widths>12 24 1 </in_widths>
				<out_widths>64</out_widths>
			</op>
			<cycle_id>87</cycle_id>
			<chain_time>0.1795000000</chain_time>
			<guard>true</guard>
		</op>
		<wire_op>
			<id>10828</id>
			<source_loc>18159</source_loc>
			<order>100</order>
			<sig_name>flag</sig_name>
			<label>flag:wire</label>
			<datatype W="12">sc_uint</datatype>
			<op>
				<id>834</id>
				<op_kind>wire</op_kind>
				<object>flag</object>
			</op>
			<cycle_id>88</cycle_id>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>10773</id>
			<source_loc>18232</source_loc>
			<order>101</order>
			<sig_name>h</sig_name>
			<label>h:wire</label>
			<datatype W="2">sc_uint</datatype>
			<op>
				<id>779</id>
				<op_kind>wire</op_kind>
				<object>h</object>
			</op>
			<cycle_id>35</cycle_id>
			<cycle_id>57</cycle_id>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>10771</id>
			<source_loc>10496</source_loc>
			<order>102</order>
			<sig_name>f2_array_rgb</sig_name>
			<label>f2_array_rgb:wire</label>
			<datatype>
				<array>2322</array>
				<datatype W="8">sc_uint</datatype>
			</datatype>
			<op>
				<id>777</id>
				<op_kind>wire</op_kind>
				<object>f2_array_rgb</object>
			</op>
			<cycle_id>35</cycle_id>
			<cycle_id>57</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>10772</id>
			<source_loc>10500</source_loc>
			<order>103</order>
			<sig_name>k_u1_u0</sig_name>
			<label>k:k_u1_u0:wire</label>
			<datatype W="9">sc_uint</datatype>
			<op>
				<id>778</id>
				<op_kind>wire</op_kind>
				<object>k_u1_u0</object>
			</op>
			<cycle_id>35</cycle_id>
			<cycle_id>57</cycle_id>
			<chain_time>0.1755000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>11064</id>
			<source_loc>10494</source_loc>
			<order>104</order>
			<sig_name>lp_ctrl_10</sig_name>
			<label>h:lp_ctrl_10:wire</label>
			<datatype W="1">sc_uint</datatype>
			<op>
				<id>946</id>
				<op_kind>wire</op_kind>
				<object>lp_ctrl_10</object>
			</op>
			<cycle_id>35</cycle_id>
			<cycle_id>57</cycle_id>
			<guard>true</guard>
		</wire_op>
		<io_op>
			<id>10789</id>
			<source_loc>7500</source_loc>
			<order>105</order>
			<sig_name>i_rgb_inside_m_busy_req_0</sig_name>
			<label>m_busy_req_0:i_rgb_inside_m_busy_req_0:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>795</id>
				<op_kind>output</op_kind>
				<object>i_rgb_inside_m_busy_req_0</object>
			</op>
			<cycle_id>35</cycle_id>
			<cycle_id>76</cycle_id>
			<chain_time>0.0755000000</chain_time>
			<guard>true</guard>
		</io_op>
		<wire_op>
			<id>11046</id>
			<source_loc>10517</source_loc>
			<order>106</order>
			<sig_name>lp_ctrl_6</sig_name>
			<label>k:lp_ctrl_6:wire</label>
			<datatype W="1">sc_uint</datatype>
			<op>
				<id>939</id>
				<op_kind>wire</op_kind>
				<object>lp_ctrl_6</object>
			</op>
			<cycle_id>88</cycle_id>
			<guard>true</guard>
		</wire_op>
		<op>
			<id>10826</id>
			<source_loc>8887</source_loc>
			<order>107</order>
			<instance_name>DC_Filter_Add_2Ux1U_2U_4_114</instance_name>
			<opcode>45</opcode>
			<label>+</label>
			<op>
				<id>832</id>
				<op_kind>add</op_kind>
				<in_widths>2</in_widths>
				<out_widths>2</out_widths>
			</op>
			<cycle_id>88</cycle_id>
			<guard>true</guard>
		</op>
		<wire_op>
			<id>10774</id>
			<source_loc>10488</source_loc>
			<order>108</order>
			<sig_name>f2_array_rgb</sig_name>
			<label>f2_array_rgb:wire</label>
			<datatype>
				<array>2322</array>
				<datatype W="8">sc_uint</datatype>
			</datatype>
			<op>
				<id>780</id>
				<op_kind>wire</op_kind>
				<object>f2_array_rgb</object>
			</op>
			<cycle_id>35</cycle_id>
			<cycle_id>57</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>10775</id>
			<source_loc>10492</source_loc>
			<order>109</order>
			<sig_name>h_u4</sig_name>
			<label>h:h_u4:wire</label>
			<datatype W="2">sc_uint</datatype>
			<op>
				<id>781</id>
				<op_kind>wire</op_kind>
				<object>h_u4</object>
			</op>
			<cycle_id>35</cycle_id>
			<cycle_id>57</cycle_id>
			<chain_time>0.1755000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<op>
			<id>10776</id>
			<source_loc>8866</source_loc>
			<order>110</order>
			<instance_name>DC_Filter_Mul_2Ux2U_4U_4_84</instance_name>
			<opcode>39</opcode>
			<label>*</label>
			<op>
				<id>782</id>
				<op_kind>mul</op_kind>
				<in_widths>2</in_widths>
				<out_widths>4</out_widths>
			</op>
			<cycle_id>35</cycle_id>
			<cycle_id>57</cycle_id>
			<chain_time>0.3377000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>10777</id>
			<source_loc>8867</source_loc>
			<order>111</order>
			<instance_name>DC_Filter_Add_4Ux2U_4U_4_85</instance_name>
			<opcode>40</opcode>
			<label>+</label>
			<op>
				<id>783</id>
				<op_kind>add</op_kind>
				<in_widths>4</in_widths>
				<out_widths>4</out_widths>
			</op>
			<cycle_id>35</cycle_id>
			<cycle_id>57</cycle_id>
			<chain_time>0.5351000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>10778</id>
			<source_loc>8868</source_loc>
			<order>112</order>
			<instance_name>DC_Filter_Mul_9Ux4U_12U_4_86</instance_name>
			<opcode>41</opcode>
			<label>*</label>
			<op>
				<id>784</id>
				<op_kind>mul</op_kind>
				<in_widths>4</in_widths>
				<out_widths>12</out_widths>
			</op>
			<cycle_id>35</cycle_id>
			<cycle_id>57</cycle_id>
			<chain_time>1.1659000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>10779</id>
			<source_loc>8869</source_loc>
			<order>113</order>
			<instance_name>DC_Filter_Add_12Ux9U_12U_4_87</instance_name>
			<opcode>42</opcode>
			<label>+</label>
			<op>
				<id>785</id>
				<op_kind>add</op_kind>
				<in_widths>12 9</in_widths>
				<out_widths>12</out_widths>
			</op>
			<cycle_id>35</cycle_id>
			<cycle_id>57</cycle_id>
			<chain_time>1.4938000000</chain_time>
			<guard>true</guard>
		</op>
		<wire_op>
			<id>11042</id>
			<source_loc>10525</source_loc>
			<order>114</order>
			<sig_name>lp_ctrl_4</sig_name>
			<label>j:lp_ctrl_4:wire</label>
			<datatype W="1">sc_uint</datatype>
			<op>
				<id>935</id>
				<op_kind>wire</op_kind>
				<object>lp_ctrl_4</object>
			</op>
			<cycle_id>88</cycle_id>
			<guard>true</guard>
		</wire_op>
		<op>
			<id>10781</id>
			<source_loc>8870</source_loc>
			<order>115</order>
			<instance_name>DC_Filter_Add_2Ux1U_2U_4_119</instance_name>
			<opcode>45</opcode>
			<label>+</label>
			<op>
				<id>787</id>
				<op_kind>add</op_kind>
				<in_widths>2</in_widths>
				<out_widths>2</out_widths>
			</op>
			<cycle_id>57</cycle_id>
			<guard>true</guard>
		</op>
		<op>
			<id>10780</id>
			<source_loc>8958</source_loc>
			<order>116</order>
			<instance_name>f2_array_rgb</instance_name>
			<opcode>76</opcode>
			<label>f2_array_rgb:write</label>
			<op>
				<id>786</id>
				<op_kind>array_write</op_kind>
				<object>f2_array_rgb</object>
				<in_widths>12 1 </in_widths>
				<out_widths>64</out_widths>
			</op>
			<cycle_id>57</cycle_id>
			<cycle_id>35</cycle_id>
			<chain_time>1.5593000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>10785</id>
			<source_loc>8872</source_loc>
			<order>117</order>
			<instance_name>DC_Filter_Add_12Ux1U_12U_4_126</instance_name>
			<opcode>49</opcode>
			<label>+</label>
			<op>
				<id>791</id>
				<op_kind>add</op_kind>
				<in_widths>12</in_widths>
				<out_widths>12</out_widths>
			</op>
			<cycle_id>57</cycle_id>
			<guard>true</guard>
		</op>
		<io_op>
			<id>10790</id>
			<source_loc>10433</source_loc>
			<order>118</order>
			<sig_name>i_rgb_inside_m_data_is_invalid</sig_name>
			<label>m_data_is_invalid:i_rgb_inside_m_data_is_invalid:read</label>
			<datatype W="1">bool</datatype>
			<input_read/>
			<op>
				<id>796</id>
				<op_kind>input</op_kind>
				<object>i_rgb_inside_m_data_is_invalid</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>10791</id>
			<source_loc>7502</source_loc>
			<order>119</order>
			<sig_name>stall0</sig_name>
			<label>do_filter_2::get:stall0:write</label>
			<datatype W="1">sc_uint</datatype>
			<output_write/>
			<op>
				<id>797</id>
				<op_kind>output</op_kind>
				<object>stall0</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1795000000</chain_time>
			<guard>true</guard>
		</io_op>
		<op>
			<id>10794</id>
			<source_loc>8873</source_loc>
			<order>120</order>
			<instance_name>DC_Filter_Add_12Ux9U_12U_4_87</instance_name>
			<opcode>51</opcode>
			<label>+</label>
			<op>
				<id>800</id>
				<op_kind>add</op_kind>
				<in_widths>9</in_widths>
				<out_widths>11</out_widths>
			</op>
			<cycle_id>1</cycle_id>
			<guard>true</guard>
		</op>
		<wire_op>
			<id>11065</id>
			<source_loc>10493</source_loc>
			<order>121</order>
			<sig_name>lp_ctrl_10</sig_name>
			<label>h:lp_ctrl_10:wire</label>
			<datatype W="1">sc_uint</datatype>
			<op>
				<id>947</id>
				<op_kind>wire</op_kind>
				<object>lp_ctrl_10</object>
			</op>
			<cycle_id>57</cycle_id>
			<guard>true</guard>
		</wire_op>
		<op>
			<id>10783</id>
			<source_loc>8871</source_loc>
			<order>122</order>
			<instance_name>DC_Filter_Add_9Ux1U_9U_4_88</instance_name>
			<opcode>43</opcode>
			<label>+</label>
			<op>
				<id>789</id>
				<op_kind>add</op_kind>
				<in_widths>9</in_widths>
				<out_widths>9</out_widths>
			</op>
			<cycle_id>57</cycle_id>
			<guard>true</guard>
		</op>
		<io_op>
			<id>10792</id>
			<source_loc>7504</source_loc>
			<order>123</order>
			<sig_name>i_rgb_inside_m_busy_req_0</sig_name>
			<label>m_busy_req_0:i_rgb_inside_m_busy_req_0:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>798</id>
				<op_kind>output</op_kind>
				<object>i_rgb_inside_m_busy_req_0</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.0755000000</chain_time>
			<guard>true</guard>
		</io_op>
		<wire_op>
			<id>10686</id>
			<source_loc>10685</source_loc>
			<order>124</order>
			<sig_name>flag</sig_name>
			<label>flag:wire</label>
			<datatype W="12">sc_uint</datatype>
			<op>
				<id>708</id>
				<op_kind>wire</op_kind>
				<object>flag</object>
			</op>
			<cycle_id>35</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>11024</id>
			<source_loc>10685</source_loc>
			<order>125</order>
			<sig_name>flag</sig_name>
			<label>flag:wire</label>
			<datatype W="12">sc_uint</datatype>
			<op>
				<id>920</id>
				<op_kind>wire</op_kind>
				<object>flag</object>
			</op>
			<cycle_id>57</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<original_op>10686</original_op>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>11063</id>
			<source_loc>10501</source_loc>
			<order>126</order>
			<sig_name>lp_ctrl_9</sig_name>
			<label>k:lp_ctrl_9:wire</label>
			<datatype W="1">sc_uint</datatype>
			<op>
				<id>945</id>
				<op_kind>wire</op_kind>
				<object>lp_ctrl_9</object>
			</op>
			<cycle_id>57</cycle_id>
			<guard>true</guard>
		</wire_op>
		<io_op>
			<id>10793</id>
			<source_loc>7485</source_loc>
			<order>127</order>
			<sig_name>i_rgb_inside_data</sig_name>
			<label>i_rgb_inside.data.get::nb_get::use_data:i_rgb_inside_data:read</label>
			<datatype W="24">sc_uint</datatype>
			<input_read/>
			<op>
				<id>799</id>
				<op_kind>input</op_kind>
				<object>i_rgb_inside_data</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</io_op>
		<op>
			<id>10800</id>
			<source_loc>8876</source_loc>
			<order>128</order>
			<instance_name>DC_Filter_Add_9Ux1U_9U_4_88</instance_name>
			<opcode>43</opcode>
			<label>+</label>
			<op>
				<id>806</id>
				<op_kind>add</op_kind>
				<in_widths>9</in_widths>
				<out_widths>9</out_widths>
			</op>
			<cycle_id>74</cycle_id>
			<guard>true</guard>
		</op>
		<op>
			<id>10796</id>
			<source_loc>8874</source_loc>
			<order>129</order>
			<instance_name>DC_Filter_Add_12Ux9U_12U_4_87</instance_name>
			<opcode>52</opcode>
			<label>+</label>
			<op>
				<id>802</id>
				<op_kind>add</op_kind>
				<in_widths>9</in_widths>
				<out_widths>12</out_widths>
			</op>
			<cycle_id>74</cycle_id>
			<guard>true</guard>
		</op>
		<op>
			<id>10795</id>
			<source_loc>8959</source_loc>
			<order>130</order>
			<instance_name>f2_array_rgb</instance_name>
			<opcode>76</opcode>
			<label>f2_array_rgb:write</label>
			<op>
				<id>801</id>
				<op_kind>array_write</op_kind>
				<object>f2_array_rgb</object>
				<in_widths>11 24 1 </in_widths>
				<out_widths>64</out_widths>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1795000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>10798</id>
			<source_loc>8875</source_loc>
			<order>131</order>
			<instance_name>DC_Filter_Add_12Ux9U_12U_4_87</instance_name>
			<opcode>42</opcode>
			<label>+</label>
			<op>
				<id>804</id>
				<op_kind>add</op_kind>
				<in_widths>9</in_widths>
				<out_widths>12</out_widths>
			</op>
			<cycle_id>75</cycle_id>
			<guard>true</guard>
		</op>
		<op>
			<id>10797</id>
			<source_loc>8960</source_loc>
			<order>132</order>
			<instance_name>f2_array_rgb</instance_name>
			<opcode>76</opcode>
			<label>f2_array_rgb:write</label>
			<op>
				<id>803</id>
				<op_kind>array_write</op_kind>
				<object>f2_array_rgb</object>
				<in_widths>12 24 1 </in_widths>
				<out_widths>64</out_widths>
			</op>
			<cycle_id>74</cycle_id>
			<chain_time>0.1795000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>10799</id>
			<source_loc>8961</source_loc>
			<order>133</order>
			<instance_name>f2_array_rgb</instance_name>
			<opcode>76</opcode>
			<label>f2_array_rgb:write</label>
			<op>
				<id>805</id>
				<op_kind>array_write</op_kind>
				<object>f2_array_rgb</object>
				<in_widths>12 24 1 </in_widths>
				<out_widths>64</out_widths>
			</op>
			<cycle_id>75</cycle_id>
			<chain_time>0.1795000000</chain_time>
			<guard>true</guard>
		</op>
		<wire_op>
			<id>10829</id>
			<source_loc>18242</source_loc>
			<order>134</order>
			<sig_name>k_u4</sig_name>
			<label>k:k_u4:wire</label>
			<datatype W="9">sc_uint</datatype>
			<op>
				<id>835</id>
				<op_kind>wire</op_kind>
				<object>k_u4</object>
			</op>
			<cycle_id>35</cycle_id>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>11026</id>
			<source_loc>18242</source_loc>
			<order>135</order>
			<sig_name>k_u4</sig_name>
			<label>k:k_u4:wire</label>
			<datatype W="9">sc_uint</datatype>
			<op>
				<id>921</id>
				<op_kind>wire</op_kind>
				<object>k_u4</object>
			</op>
			<cycle_id>57</cycle_id>
			<original_op>10829</original_op>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>11028</id>
			<source_loc>18242</source_loc>
			<order>136</order>
			<sig_name>k_u4</sig_name>
			<label>k:k_u4:wire</label>
			<datatype W="9">sc_uint</datatype>
			<op>
				<id>922</id>
				<op_kind>wire</op_kind>
				<object>k_u4</object>
			</op>
			<cycle_id>76</cycle_id>
			<original_op>10829</original_op>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>11030</id>
			<source_loc>18242</source_loc>
			<order>137</order>
			<sig_name>k_u4</sig_name>
			<label>k:k_u4:wire</label>
			<datatype W="9">sc_uint</datatype>
			<op>
				<id>923</id>
				<op_kind>wire</op_kind>
				<object>k_u4</object>
			</op>
			<cycle_id>88</cycle_id>
			<original_op>10829</original_op>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>11061</id>
			<source_loc>10509</source_loc>
			<order>138</order>
			<sig_name>lp_ctrl_8</sig_name>
			<label>k:lp_ctrl_8:wire</label>
			<datatype W="1">sc_uint</datatype>
			<op>
				<id>943</id>
				<op_kind>wire</op_kind>
				<object>lp_ctrl_8</object>
			</op>
			<cycle_id>76</cycle_id>
			<guard>true</guard>
		</wire_op>
		<op>
			<id>10802</id>
			<source_loc>8877</source_loc>
			<order>139</order>
			<instance_name>DC_Filter_Add_12Ux1U_12U_4_126</instance_name>
			<opcode>49</opcode>
			<label>+</label>
			<op>
				<id>808</id>
				<op_kind>add</op_kind>
				<in_widths>12</in_widths>
				<out_widths>12</out_widths>
			</op>
			<cycle_id>76</cycle_id>
			<guard>true</guard>
		</op>
		<wire_op>
			<id>10689</id>
			<source_loc>10688</source_loc>
			<order>140</order>
			<sig_name>flag</sig_name>
			<label>flag:wire</label>
			<datatype W="12">sc_uint</datatype>
			<op>
				<id>709</id>
				<op_kind>wire</op_kind>
				<object>flag</object>
			</op>
			<cycle_id>35</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>11004</id>
			<source_loc>10688</source_loc>
			<order>141</order>
			<sig_name>flag</sig_name>
			<label>flag:wire</label>
			<datatype W="12">sc_uint</datatype>
			<op>
				<id>910</id>
				<op_kind>wire</op_kind>
				<object>flag</object>
			</op>
			<cycle_id>57</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<original_op>10689</original_op>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>11006</id>
			<source_loc>10688</source_loc>
			<order>142</order>
			<sig_name>flag</sig_name>
			<label>flag:wire</label>
			<datatype W="12">sc_uint</datatype>
			<op>
				<id>911</id>
				<op_kind>wire</op_kind>
				<object>flag</object>
			</op>
			<cycle_id>76</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<original_op>10689</original_op>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>10692</id>
			<source_loc>10691</source_loc>
			<order>143</order>
			<sig_name>flag</sig_name>
			<label>flag:wire</label>
			<datatype W="12">sc_uint</datatype>
			<op>
				<id>710</id>
				<op_kind>wire</op_kind>
				<object>flag</object>
			</op>
			<cycle_id>35</cycle_id>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>11008</id>
			<source_loc>10691</source_loc>
			<order>144</order>
			<sig_name>flag</sig_name>
			<label>flag:wire</label>
			<datatype W="12">sc_uint</datatype>
			<op>
				<id>912</id>
				<op_kind>wire</op_kind>
				<object>flag</object>
			</op>
			<cycle_id>57</cycle_id>
			<chain_time>0.2676149122</chain_time>
			<original_op>10692</original_op>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>11010</id>
			<source_loc>10691</source_loc>
			<order>145</order>
			<sig_name>flag</sig_name>
			<label>flag:wire</label>
			<datatype W="12">sc_uint</datatype>
			<op>
				<id>913</id>
				<op_kind>wire</op_kind>
				<object>flag</object>
			</op>
			<cycle_id>76</cycle_id>
			<chain_time>0.2676149122</chain_time>
			<original_op>10692</original_op>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>11012</id>
			<source_loc>10691</source_loc>
			<order>146</order>
			<sig_name>flag</sig_name>
			<label>flag:wire</label>
			<datatype W="12">sc_uint</datatype>
			<op>
				<id>914</id>
				<op_kind>wire</op_kind>
				<object>flag</object>
			</op>
			<cycle_id>88</cycle_id>
			<chain_time>0.2676149122</chain_time>
			<original_op>10692</original_op>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>11067</id>
			<source_loc>10629</source_loc>
			<order>147</order>
			<sig_name>lp_ctrl_11</sig_name>
			<label>f2_val[2]:lp_ctrl_11:wire</label>
			<datatype W="1">sc_uint</datatype>
			<op>
				<id>948</id>
				<op_kind>wire</op_kind>
				<object>lp_ctrl_11</object>
			</op>
			<cycle_id>35</cycle_id>
			<cycle_id>57</cycle_id>
			<cycle_id>76</cycle_id>
			<cycle_id>88</cycle_id>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>10836</id>
			<source_loc>18244</source_loc>
			<order>148</order>
			<sig_name>h_u0</sig_name>
			<label>h:h_u0:wire</label>
			<datatype W="2">sc_uint</datatype>
			<op>
				<id>842</id>
				<op_kind>wire</op_kind>
				<object>h_u0</object>
			</op>
			<cycle_id>35</cycle_id>
			<cycle_id>57</cycle_id>
			<cycle_id>76</cycle_id>
			<cycle_id>88</cycle_id>
			<cycle_id>3</cycle_id>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>10830</id>
			<source_loc>10627</source_loc>
			<order>149</order>
			<sig_name>f2_val_2</sig_name>
			<label>f2_val[2]:f2_val_2:wire</label>
			<datatype W="12">sc_uint</datatype>
			<op>
				<id>836</id>
				<op_kind>wire</op_kind>
				<object>f2_val_2</object>
			</op>
			<cycle_id>35</cycle_id>
			<cycle_id>57</cycle_id>
			<cycle_id>76</cycle_id>
			<cycle_id>88</cycle_id>
			<cycle_id>3</cycle_id>
			<chain_time>0.1755000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>10831</id>
			<source_loc>10631</source_loc>
			<order>150</order>
			<sig_name>f2_val_1</sig_name>
			<label>f2_val[1]:f2_val_1:wire</label>
			<datatype W="12">sc_uint</datatype>
			<op>
				<id>837</id>
				<op_kind>wire</op_kind>
				<object>f2_val_1</object>
			</op>
			<cycle_id>35</cycle_id>
			<cycle_id>57</cycle_id>
			<cycle_id>76</cycle_id>
			<cycle_id>88</cycle_id>
			<cycle_id>3</cycle_id>
			<chain_time>0.1755000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>10832</id>
			<source_loc>10635</source_loc>
			<order>151</order>
			<sig_name>f2_val_0</sig_name>
			<label>f2_val[0]:f2_val_0:wire</label>
			<datatype W="12">sc_uint</datatype>
			<op>
				<id>838</id>
				<op_kind>wire</op_kind>
				<object>f2_val_0</object>
			</op>
			<cycle_id>35</cycle_id>
			<cycle_id>57</cycle_id>
			<cycle_id>76</cycle_id>
			<cycle_id>88</cycle_id>
			<cycle_id>3</cycle_id>
			<chain_time>0.1755000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>10833</id>
			<source_loc>10639</source_loc>
			<order>152</order>
			<sig_name>f2_array_rgb</sig_name>
			<label>f2_array_rgb:wire</label>
			<datatype>
				<array>2322</array>
				<datatype W="8">sc_uint</datatype>
			</datatype>
			<op>
				<id>839</id>
				<op_kind>wire</op_kind>
				<object>f2_array_rgb</object>
			</op>
			<cycle_id>35</cycle_id>
			<cycle_id>57</cycle_id>
			<cycle_id>76</cycle_id>
			<cycle_id>88</cycle_id>
			<cycle_id>3</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>10834</id>
			<source_loc>10643</source_loc>
			<order>153</order>
			<sig_name>k_u4_u0</sig_name>
			<label>k:k_u4_u0:wire</label>
			<datatype W="9">sc_uint</datatype>
			<op>
				<id>840</id>
				<op_kind>wire</op_kind>
				<object>k_u4_u0</object>
			</op>
			<cycle_id>35</cycle_id>
			<cycle_id>57</cycle_id>
			<cycle_id>76</cycle_id>
			<cycle_id>88</cycle_id>
			<cycle_id>3</cycle_id>
			<chain_time>0.1755000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>10835</id>
			<source_loc>10647</source_loc>
			<order>154</order>
			<sig_name>mask2</sig_name>
			<label>mask2:wire</label>
			<datatype>
				<array>9</array>
				<datatype W="4">sc_uint</datatype>
			</datatype>
			<op>
				<id>841</id>
				<op_kind>wire</op_kind>
				<object>mask2</object>
			</op>
			<cycle_id>35</cycle_id>
			<cycle_id>57</cycle_id>
			<cycle_id>76</cycle_id>
			<cycle_id>88</cycle_id>
			<cycle_id>3</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>10849</id>
			<source_loc>18250</source_loc>
			<order>155</order>
			<sig_name>h_u1</sig_name>
			<label>h:h_u1:wire</label>
			<datatype W="2">sc_uint</datatype>
			<op>
				<id>855</id>
				<op_kind>wire</op_kind>
				<object>h_u1</object>
			</op>
			<cycle_id>35</cycle_id>
			<cycle_id>57</cycle_id>
			<cycle_id>76</cycle_id>
			<cycle_id>88</cycle_id>
			<cycle_id>3</cycle_id>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>11069</id>
			<source_loc>10530</source_loc>
			<order>156</order>
			<sig_name>lp_ctrl_12</sig_name>
			<label>f2_val[2]:lp_ctrl_12:wire</label>
			<datatype W="1">sc_uint</datatype>
			<op>
				<id>950</id>
				<op_kind>wire</op_kind>
				<object>lp_ctrl_12</object>
			</op>
			<cycle_id>35</cycle_id>
			<cycle_id>57</cycle_id>
			<cycle_id>76</cycle_id>
			<cycle_id>88</cycle_id>
			<cycle_id>3</cycle_id>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>10837</id>
			<source_loc>10528</source_loc>
			<order>157</order>
			<sig_name>f2_val_2_u0</sig_name>
			<label>f2_val[2]:f2_val_2_u0:wire</label>
			<datatype W="12">sc_uint</datatype>
			<op>
				<id>843</id>
				<op_kind>wire</op_kind>
				<object>f2_val_2_u0</object>
			</op>
			<cycle_id>35</cycle_id>
			<cycle_id>57</cycle_id>
			<cycle_id>76</cycle_id>
			<cycle_id>88</cycle_id>
			<cycle_id>3</cycle_id>
			<cycle_id>104</cycle_id>
			<chain_time>0.2370000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>10838</id>
			<source_loc>10532</source_loc>
			<order>158</order>
			<sig_name>f2_val_1_u0</sig_name>
			<label>f2_val[1]:f2_val_1_u0:wire</label>
			<datatype W="12">sc_uint</datatype>
			<op>
				<id>844</id>
				<op_kind>wire</op_kind>
				<object>f2_val_1_u0</object>
			</op>
			<cycle_id>35</cycle_id>
			<cycle_id>57</cycle_id>
			<cycle_id>76</cycle_id>
			<cycle_id>88</cycle_id>
			<cycle_id>3</cycle_id>
			<cycle_id>104</cycle_id>
			<chain_time>0.2370000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>10839</id>
			<source_loc>10536</source_loc>
			<order>159</order>
			<sig_name>f2_val_0_u0</sig_name>
			<label>f2_val[0]:f2_val_0_u0:wire</label>
			<datatype W="12">sc_uint</datatype>
			<op>
				<id>845</id>
				<op_kind>wire</op_kind>
				<object>f2_val_0_u0</object>
			</op>
			<cycle_id>35</cycle_id>
			<cycle_id>57</cycle_id>
			<cycle_id>76</cycle_id>
			<cycle_id>88</cycle_id>
			<cycle_id>3</cycle_id>
			<cycle_id>104</cycle_id>
			<chain_time>0.2370000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>10840</id>
			<source_loc>10540</source_loc>
			<order>160</order>
			<sig_name>h_u0_u0</sig_name>
			<label>h:h_u0_u0:wire</label>
			<datatype W="2">sc_uint</datatype>
			<op>
				<id>846</id>
				<op_kind>wire</op_kind>
				<object>h_u0_u0</object>
			</op>
			<cycle_id>35</cycle_id>
			<cycle_id>57</cycle_id>
			<cycle_id>76</cycle_id>
			<cycle_id>88</cycle_id>
			<cycle_id>3</cycle_id>
			<cycle_id>104</cycle_id>
			<chain_time>0.1755000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<op>
			<id>10847</id>
			<source_loc>8897</source_loc>
			<order>161</order>
			<instance_name>DC_Filter_Add_2Ux1U_2U_4_127</instance_name>
			<opcode>45</opcode>
			<label>+</label>
			<op>
				<id>853</id>
				<op_kind>add</op_kind>
				<in_widths>2</in_widths>
				<out_widths>2</out_widths>
			</op>
			<cycle_id>35</cycle_id>
			<cycle_id>57</cycle_id>
			<cycle_id>76</cycle_id>
			<cycle_id>88</cycle_id>
			<cycle_id>3</cycle_id>
			<cycle_id>104</cycle_id>
			<chain_time>0.2718000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>10841</id>
			<source_loc>8888</source_loc>
			<order>162</order>
			<instance_name>DC_Filter_Equal_2Ux2U_1U_4_128</instance_name>
			<opcode>57</opcode>
			<label>==</label>
			<op>
				<id>847</id>
				<op_kind>eq</op_kind>
				<in_widths>2</in_widths>
				<out_widths>1</out_widths>
			</op>
			<cycle_id>35</cycle_id>
			<cycle_id>57</cycle_id>
			<cycle_id>76</cycle_id>
			<cycle_id>88</cycle_id>
			<cycle_id>3</cycle_id>
			<cycle_id>104</cycle_id>
			<chain_time>0.2727000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>10843</id>
			<source_loc>8891</source_loc>
			<order>163</order>
			<instance_name>DC_Filter_Equal_2Ux1U_1U_4_129</instance_name>
			<opcode>59</opcode>
			<label>==</label>
			<op>
				<id>849</id>
				<op_kind>eq</op_kind>
				<in_widths>2</in_widths>
				<out_widths>1</out_widths>
			</op>
			<cycle_id>35</cycle_id>
			<cycle_id>57</cycle_id>
			<cycle_id>76</cycle_id>
			<cycle_id>88</cycle_id>
			<cycle_id>3</cycle_id>
			<cycle_id>104</cycle_id>
			<chain_time>0.2648000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>10845</id>
			<source_loc>8894</source_loc>
			<order>164</order>
			<instance_name>DC_Filter_OrReduction_2U_1U_4_130</instance_name>
			<opcode>60</opcode>
			<label>or_reduce</label>
			<op>
				<id>851</id>
				<op_kind>or</op_kind>
				<in_widths>2</in_widths>
				<out_widths>1</out_widths>
			</op>
			<cycle_id>35</cycle_id>
			<cycle_id>57</cycle_id>
			<cycle_id>76</cycle_id>
			<cycle_id>88</cycle_id>
			<cycle_id>3</cycle_id>
			<cycle_id>104</cycle_id>
			<chain_time>0.2270000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>10842</id>
			<source_loc>8890</source_loc>
			<order>165</order>
			<instance_name>DC_Filter_N_Mux_12_2_0_4_131</instance_name>
			<opcode>58</opcode>
			<label>MUX(2)</label>
			<op>
				<id>848</id>
				<op_kind>mux</op_kind>
				<in_widths>12 1</in_widths>
				<out_widths>12</out_widths>
			</op>
			<cycle_id>35</cycle_id>
			<cycle_id>57</cycle_id>
			<cycle_id>76</cycle_id>
			<cycle_id>88</cycle_id>
			<cycle_id>3</cycle_id>
			<cycle_id>104</cycle_id>
			<chain_time>0.3121000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>10844</id>
			<source_loc>8893</source_loc>
			<order>166</order>
			<instance_name>DC_Filter_N_Mux_12_2_0_4_132</instance_name>
			<opcode>58</opcode>
			<label>MUX(2)</label>
			<op>
				<id>850</id>
				<op_kind>mux</op_kind>
				<in_widths>12 1</in_widths>
				<out_widths>12</out_widths>
			</op>
			<cycle_id>35</cycle_id>
			<cycle_id>57</cycle_id>
			<cycle_id>76</cycle_id>
			<cycle_id>88</cycle_id>
			<cycle_id>3</cycle_id>
			<cycle_id>104</cycle_id>
			<chain_time>0.3042000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>10846</id>
			<source_loc>8896</source_loc>
			<order>167</order>
			<instance_name>DC_Filter_N_Mux_12_2_1_4_133</instance_name>
			<opcode>61</opcode>
			<label>MUX(2)</label>
			<op>
				<id>852</id>
				<op_kind>mux</op_kind>
				<in_widths>12 1</in_widths>
				<out_widths>12</out_widths>
			</op>
			<cycle_id>35</cycle_id>
			<cycle_id>57</cycle_id>
			<cycle_id>76</cycle_id>
			<cycle_id>88</cycle_id>
			<cycle_id>3</cycle_id>
			<cycle_id>104</cycle_id>
			<chain_time>0.2857000000</chain_time>
			<guard>true</guard>
		</op>
		<wire_op>
			<id>11070</id>
			<source_loc>10529</source_loc>
			<order>168</order>
			<sig_name>lp_ctrl_12</sig_name>
			<label>f2_val[2]:lp_ctrl_12:wire</label>
			<datatype W="1">sc_uint</datatype>
			<op>
				<id>951</id>
				<op_kind>wire</op_kind>
				<object>lp_ctrl_12</object>
			</op>
			<cycle_id>104</cycle_id>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>11071</id>
			<source_loc>10605</source_loc>
			<order>169</order>
			<sig_name>lp_ctrl_13</sig_name>
			<label>f2_val[2]:lp_ctrl_13:wire</label>
			<datatype W="1">sc_uint</datatype>
			<op>
				<id>952</id>
				<op_kind>wire</op_kind>
				<object>lp_ctrl_13</object>
			</op>
			<cycle_id>35</cycle_id>
			<cycle_id>57</cycle_id>
			<cycle_id>76</cycle_id>
			<cycle_id>88</cycle_id>
			<cycle_id>3</cycle_id>
			<cycle_id>104</cycle_id>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>10856</id>
			<source_loc>18252</source_loc>
			<order>170</order>
			<sig_name>i_u1</sig_name>
			<label>i:i_u1:wire</label>
			<datatype W="2">sc_uint</datatype>
			<op>
				<id>862</id>
				<op_kind>wire</op_kind>
				<object>i_u1</object>
			</op>
			<cycle_id>35</cycle_id>
			<cycle_id>57</cycle_id>
			<cycle_id>76</cycle_id>
			<cycle_id>88</cycle_id>
			<cycle_id>3</cycle_id>
			<cycle_id>104</cycle_id>
			<cycle_id>109</cycle_id>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>10850</id>
			<source_loc>10603</source_loc>
			<order>171</order>
			<sig_name>f2_val_2</sig_name>
			<label>f2_val[2]:f2_val_2:wire</label>
			<datatype W="12">sc_uint</datatype>
			<op>
				<id>856</id>
				<op_kind>wire</op_kind>
				<object>f2_val_2</object>
			</op>
			<cycle_id>35</cycle_id>
			<cycle_id>57</cycle_id>
			<cycle_id>76</cycle_id>
			<cycle_id>88</cycle_id>
			<cycle_id>3</cycle_id>
			<cycle_id>104</cycle_id>
			<cycle_id>109</cycle_id>
			<chain_time>0.3736000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>10851</id>
			<source_loc>10607</source_loc>
			<order>172</order>
			<sig_name>f2_val_1</sig_name>
			<label>f2_val[1]:f2_val_1:wire</label>
			<datatype W="12">sc_uint</datatype>
			<op>
				<id>857</id>
				<op_kind>wire</op_kind>
				<object>f2_val_1</object>
			</op>
			<cycle_id>35</cycle_id>
			<cycle_id>57</cycle_id>
			<cycle_id>76</cycle_id>
			<cycle_id>88</cycle_id>
			<cycle_id>3</cycle_id>
			<cycle_id>104</cycle_id>
			<cycle_id>109</cycle_id>
			<chain_time>0.3657000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>10852</id>
			<source_loc>10611</source_loc>
			<order>173</order>
			<sig_name>f2_val_0</sig_name>
			<label>f2_val[0]:f2_val_0:wire</label>
			<datatype W="12">sc_uint</datatype>
			<op>
				<id>858</id>
				<op_kind>wire</op_kind>
				<object>f2_val_0</object>
			</op>
			<cycle_id>35</cycle_id>
			<cycle_id>57</cycle_id>
			<cycle_id>76</cycle_id>
			<cycle_id>88</cycle_id>
			<cycle_id>3</cycle_id>
			<cycle_id>104</cycle_id>
			<cycle_id>109</cycle_id>
			<chain_time>0.3472000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>10853</id>
			<source_loc>10615</source_loc>
			<order>174</order>
			<sig_name>f2_array_rgb</sig_name>
			<label>f2_array_rgb:wire</label>
			<datatype>
				<array>2322</array>
				<datatype W="8">sc_uint</datatype>
			</datatype>
			<op>
				<id>859</id>
				<op_kind>wire</op_kind>
				<object>f2_array_rgb</object>
			</op>
			<cycle_id>35</cycle_id>
			<cycle_id>57</cycle_id>
			<cycle_id>76</cycle_id>
			<cycle_id>88</cycle_id>
			<cycle_id>3</cycle_id>
			<cycle_id>104</cycle_id>
			<cycle_id>109</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>10854</id>
			<source_loc>10619</source_loc>
			<order>175</order>
			<sig_name>h_u1_u0</sig_name>
			<label>h:h_u1_u0:wire</label>
			<datatype W="2">sc_uint</datatype>
			<op>
				<id>860</id>
				<op_kind>wire</op_kind>
				<object>h_u1_u0</object>
			</op>
			<cycle_id>35</cycle_id>
			<cycle_id>57</cycle_id>
			<cycle_id>76</cycle_id>
			<cycle_id>88</cycle_id>
			<cycle_id>3</cycle_id>
			<cycle_id>104</cycle_id>
			<cycle_id>109</cycle_id>
			<chain_time>0.1755000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>10855</id>
			<source_loc>10623</source_loc>
			<order>176</order>
			<sig_name>mask2</sig_name>
			<label>mask2:wire</label>
			<datatype>
				<array>9</array>
				<datatype W="4">sc_uint</datatype>
			</datatype>
			<op>
				<id>861</id>
				<op_kind>wire</op_kind>
				<object>mask2</object>
			</op>
			<cycle_id>35</cycle_id>
			<cycle_id>57</cycle_id>
			<cycle_id>76</cycle_id>
			<cycle_id>88</cycle_id>
			<cycle_id>3</cycle_id>
			<cycle_id>104</cycle_id>
			<cycle_id>109</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>11075</id>
			<source_loc>10571</source_loc>
			<order>177</order>
			<sig_name>lp_ctrl_14</sig_name>
			<label>f2_val[2]:lp_ctrl_14:wire</label>
			<datatype W="1">sc_uint</datatype>
			<op>
				<id>954</id>
				<op_kind>wire</op_kind>
				<object>lp_ctrl_14</object>
			</op>
			<cycle_id>35</cycle_id>
			<cycle_id>57</cycle_id>
			<cycle_id>76</cycle_id>
			<cycle_id>88</cycle_id>
			<cycle_id>3</cycle_id>
			<cycle_id>104</cycle_id>
			<cycle_id>109</cycle_id>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>10863</id>
			<source_loc>18254</source_loc>
			<order>178</order>
			<sig_name>j_u2</sig_name>
			<label>j:j_u2:wire</label>
			<datatype W="2">sc_uint</datatype>
			<op>
				<id>869</id>
				<op_kind>wire</op_kind>
				<object>j_u2</object>
			</op>
			<cycle_id>35</cycle_id>
			<cycle_id>57</cycle_id>
			<cycle_id>76</cycle_id>
			<cycle_id>88</cycle_id>
			<cycle_id>3</cycle_id>
			<cycle_id>104</cycle_id>
			<cycle_id>109</cycle_id>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>10857</id>
			<source_loc>10569</source_loc>
			<order>179</order>
			<sig_name>f2_val_2</sig_name>
			<label>f2_val[2]:f2_val_2:wire</label>
			<datatype W="12">sc_uint</datatype>
			<op>
				<id>863</id>
				<op_kind>wire</op_kind>
				<object>f2_val_2</object>
			</op>
			<cycle_id>35</cycle_id>
			<cycle_id>57</cycle_id>
			<cycle_id>76</cycle_id>
			<cycle_id>88</cycle_id>
			<cycle_id>3</cycle_id>
			<cycle_id>104</cycle_id>
			<cycle_id>109</cycle_id>
			<chain_time>0.4351000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>10858</id>
			<source_loc>10575</source_loc>
			<order>180</order>
			<sig_name>f2_val_1</sig_name>
			<label>f2_val[1]:f2_val_1:wire</label>
			<datatype W="12">sc_uint</datatype>
			<op>
				<id>864</id>
				<op_kind>wire</op_kind>
				<object>f2_val_1</object>
			</op>
			<cycle_id>35</cycle_id>
			<cycle_id>57</cycle_id>
			<cycle_id>76</cycle_id>
			<cycle_id>88</cycle_id>
			<cycle_id>3</cycle_id>
			<cycle_id>104</cycle_id>
			<cycle_id>109</cycle_id>
			<chain_time>0.4272000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>10859</id>
			<source_loc>10579</source_loc>
			<order>181</order>
			<sig_name>f2_val_0</sig_name>
			<label>f2_val[0]:f2_val_0:wire</label>
			<datatype W="12">sc_uint</datatype>
			<op>
				<id>865</id>
				<op_kind>wire</op_kind>
				<object>f2_val_0</object>
			</op>
			<cycle_id>35</cycle_id>
			<cycle_id>57</cycle_id>
			<cycle_id>76</cycle_id>
			<cycle_id>88</cycle_id>
			<cycle_id>3</cycle_id>
			<cycle_id>104</cycle_id>
			<cycle_id>109</cycle_id>
			<chain_time>0.4087000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>10860</id>
			<source_loc>10591</source_loc>
			<order>182</order>
			<sig_name>f2_array_rgb</sig_name>
			<label>f2_array_rgb:wire</label>
			<datatype>
				<array>2322</array>
				<datatype W="8">sc_uint</datatype>
			</datatype>
			<op>
				<id>866</id>
				<op_kind>wire</op_kind>
				<object>f2_array_rgb</object>
			</op>
			<cycle_id>35</cycle_id>
			<cycle_id>57</cycle_id>
			<cycle_id>76</cycle_id>
			<cycle_id>88</cycle_id>
			<cycle_id>3</cycle_id>
			<cycle_id>104</cycle_id>
			<cycle_id>109</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>10861</id>
			<source_loc>10595</source_loc>
			<order>183</order>
			<sig_name>i_u1_u0</sig_name>
			<label>i:i_u1_u0:wire</label>
			<datatype W="2">sc_uint</datatype>
			<op>
				<id>867</id>
				<op_kind>wire</op_kind>
				<object>i_u1_u0</object>
			</op>
			<cycle_id>35</cycle_id>
			<cycle_id>57</cycle_id>
			<cycle_id>76</cycle_id>
			<cycle_id>88</cycle_id>
			<cycle_id>3</cycle_id>
			<cycle_id>104</cycle_id>
			<cycle_id>109</cycle_id>
			<chain_time>0.1755000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>10862</id>
			<source_loc>10599</source_loc>
			<order>184</order>
			<sig_name>mask2</sig_name>
			<label>mask2:wire</label>
			<datatype>
				<array>9</array>
				<datatype W="4">sc_uint</datatype>
			</datatype>
			<op>
				<id>868</id>
				<op_kind>wire</op_kind>
				<object>mask2</object>
			</op>
			<cycle_id>35</cycle_id>
			<cycle_id>57</cycle_id>
			<cycle_id>76</cycle_id>
			<cycle_id>88</cycle_id>
			<cycle_id>3</cycle_id>
			<cycle_id>104</cycle_id>
			<cycle_id>109</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>11079</id>
			<source_loc>10546</source_loc>
			<order>185</order>
			<sig_name>lp_ctrl_15</sig_name>
			<label>f2_val[2]:lp_ctrl_15:wire</label>
			<datatype W="1">sc_uint</datatype>
			<op>
				<id>956</id>
				<op_kind>wire</op_kind>
				<object>lp_ctrl_15</object>
			</op>
			<cycle_id>35</cycle_id>
			<cycle_id>57</cycle_id>
			<cycle_id>76</cycle_id>
			<cycle_id>88</cycle_id>
			<cycle_id>3</cycle_id>
			<cycle_id>104</cycle_id>
			<cycle_id>109</cycle_id>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>10864</id>
			<source_loc>10544</source_loc>
			<order>186</order>
			<sig_name>f2_val_2_u1</sig_name>
			<label>f2_val[2]:f2_val_2_u1:wire</label>
			<datatype W="12">sc_uint</datatype>
			<op>
				<id>870</id>
				<op_kind>wire</op_kind>
				<object>f2_val_2_u1</object>
			</op>
			<cycle_id>35</cycle_id>
			<cycle_id>57</cycle_id>
			<cycle_id>76</cycle_id>
			<cycle_id>88</cycle_id>
			<cycle_id>3</cycle_id>
			<cycle_id>104</cycle_id>
			<cycle_id>109</cycle_id>
			<chain_time>0.4966000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>10865</id>
			<source_loc>10548</source_loc>
			<order>187</order>
			<sig_name>f2_val_1_u1</sig_name>
			<label>f2_val[1]:f2_val_1_u1:wire</label>
			<datatype W="12">sc_uint</datatype>
			<op>
				<id>871</id>
				<op_kind>wire</op_kind>
				<object>f2_val_1_u1</object>
			</op>
			<cycle_id>35</cycle_id>
			<cycle_id>57</cycle_id>
			<cycle_id>76</cycle_id>
			<cycle_id>88</cycle_id>
			<cycle_id>3</cycle_id>
			<cycle_id>104</cycle_id>
			<cycle_id>109</cycle_id>
			<chain_time>0.4887000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>10866</id>
			<source_loc>10552</source_loc>
			<order>188</order>
			<sig_name>f2_val_0_u1</sig_name>
			<label>f2_val[0]:f2_val_0_u1:wire</label>
			<datatype W="12">sc_uint</datatype>
			<op>
				<id>872</id>
				<op_kind>wire</op_kind>
				<object>f2_val_0_u1</object>
			</op>
			<cycle_id>35</cycle_id>
			<cycle_id>57</cycle_id>
			<cycle_id>76</cycle_id>
			<cycle_id>88</cycle_id>
			<cycle_id>3</cycle_id>
			<cycle_id>104</cycle_id>
			<cycle_id>109</cycle_id>
			<chain_time>0.4702000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>10867</id>
			<source_loc>10556</source_loc>
			<order>189</order>
			<sig_name>f2_array_rgb</sig_name>
			<label>f2_array_rgb:wire</label>
			<datatype>
				<array>2322</array>
				<datatype W="8">sc_uint</datatype>
			</datatype>
			<op>
				<id>873</id>
				<op_kind>wire</op_kind>
				<object>f2_array_rgb</object>
			</op>
			<cycle_id>35</cycle_id>
			<cycle_id>57</cycle_id>
			<cycle_id>76</cycle_id>
			<cycle_id>88</cycle_id>
			<cycle_id>3</cycle_id>
			<cycle_id>104</cycle_id>
			<cycle_id>109</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>10868</id>
			<source_loc>10560</source_loc>
			<order>190</order>
			<sig_name>j_u2_u0</sig_name>
			<label>j:j_u2_u0:wire</label>
			<datatype W="2">sc_uint</datatype>
			<op>
				<id>874</id>
				<op_kind>wire</op_kind>
				<object>j_u2_u0</object>
			</op>
			<cycle_id>35</cycle_id>
			<cycle_id>57</cycle_id>
			<cycle_id>76</cycle_id>
			<cycle_id>88</cycle_id>
			<cycle_id>3</cycle_id>
			<cycle_id>104</cycle_id>
			<cycle_id>109</cycle_id>
			<chain_time>0.1755000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>10869</id>
			<source_loc>10564</source_loc>
			<order>191</order>
			<sig_name>mask2</sig_name>
			<label>mask2:wire</label>
			<datatype>
				<array>9</array>
				<datatype W="4">sc_uint</datatype>
			</datatype>
			<op>
				<id>875</id>
				<op_kind>wire</op_kind>
				<object>mask2</object>
			</op>
			<cycle_id>35</cycle_id>
			<cycle_id>57</cycle_id>
			<cycle_id>76</cycle_id>
			<cycle_id>88</cycle_id>
			<cycle_id>3</cycle_id>
			<cycle_id>104</cycle_id>
			<cycle_id>109</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<op>
			<id>10875</id>
			<source_loc>8902</source_loc>
			<order>192</order>
			<instance_name>DC_Filter_Mul_2Ux2U_4U_4_84</instance_name>
			<opcode>39</opcode>
			<label>*</label>
			<op>
				<id>881</id>
				<op_kind>mul</op_kind>
				<in_widths>2</in_widths>
				<out_widths>4</out_widths>
			</op>
			<cycle_id>35</cycle_id>
			<cycle_id>57</cycle_id>
			<cycle_id>76</cycle_id>
			<cycle_id>88</cycle_id>
			<cycle_id>3</cycle_id>
			<cycle_id>104</cycle_id>
			<cycle_id>109</cycle_id>
			<chain_time>0.3377000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>10876</id>
			<source_loc>8903</source_loc>
			<order>193</order>
			<instance_name>DC_Filter_Add_4Ux2U_4U_4_85</instance_name>
			<opcode>40</opcode>
			<label>+</label>
			<op>
				<id>882</id>
				<op_kind>add</op_kind>
				<in_widths>4 2</in_widths>
				<out_widths>4</out_widths>
			</op>
			<cycle_id>35</cycle_id>
			<cycle_id>57</cycle_id>
			<cycle_id>76</cycle_id>
			<cycle_id>88</cycle_id>
			<cycle_id>3</cycle_id>
			<cycle_id>104</cycle_id>
			<cycle_id>109</cycle_id>
			<chain_time>0.5351000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>10871</id>
			<source_loc>8898</source_loc>
			<order>194</order>
			<instance_name>DC_Filter_Mul_2Ux2U_4U_4_136</instance_name>
			<opcode>39</opcode>
			<label>*</label>
			<op>
				<id>877</id>
				<op_kind>mul</op_kind>
				<in_widths>2</in_widths>
				<out_widths>4</out_widths>
			</op>
			<cycle_id>35</cycle_id>
			<cycle_id>57</cycle_id>
			<cycle_id>76</cycle_id>
			<cycle_id>88</cycle_id>
			<cycle_id>3</cycle_id>
			<cycle_id>104</cycle_id>
			<cycle_id>109</cycle_id>
			<chain_time>0.3377000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>10874</id>
			<source_loc>8901</source_loc>
			<order>195</order>
			<instance_name>DC_Filter_Add_8Ux2U_9U_4_137</instance_name>
			<opcode>62</opcode>
			<label>+</label>
			<op>
				<id>880</id>
				<op_kind>add</op_kind>
				<in_widths>9 2</in_widths>
				<out_widths>9</out_widths>
			</op>
			<cycle_id>35</cycle_id>
			<cycle_id>57</cycle_id>
			<cycle_id>76</cycle_id>
			<cycle_id>88</cycle_id>
			<cycle_id>3</cycle_id>
			<cycle_id>104</cycle_id>
			<cycle_id>109</cycle_id>
			<chain_time>0.4301000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>10877</id>
			<source_loc>8904</source_loc>
			<order>196</order>
			<instance_name>DC_Filter_Mul_9Ux4U_12U_4_86</instance_name>
			<opcode>41</opcode>
			<label>*</label>
			<op>
				<id>883</id>
				<op_kind>mul</op_kind>
				<in_widths>4</in_widths>
				<out_widths>12</out_widths>
			</op>
			<cycle_id>35</cycle_id>
			<cycle_id>57</cycle_id>
			<cycle_id>76</cycle_id>
			<cycle_id>88</cycle_id>
			<cycle_id>3</cycle_id>
			<cycle_id>104</cycle_id>
			<cycle_id>109</cycle_id>
			<chain_time>1.1659000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>10872</id>
			<source_loc>8899</source_loc>
			<order>197</order>
			<instance_name>DC_Filter_Add_4Ux2U_4U_4_139</instance_name>
			<opcode>40</opcode>
			<label>+</label>
			<op>
				<id>878</id>
				<op_kind>add</op_kind>
				<in_widths>4 2</in_widths>
				<out_widths>4</out_widths>
			</op>
			<cycle_id>35</cycle_id>
			<cycle_id>57</cycle_id>
			<cycle_id>76</cycle_id>
			<cycle_id>88</cycle_id>
			<cycle_id>3</cycle_id>
			<cycle_id>104</cycle_id>
			<cycle_id>109</cycle_id>
			<chain_time>0.5351000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>10878</id>
			<source_loc>8909</source_loc>
			<order>198</order>
			<instance_name>DC_Filter_Add_12Ux9U_12U_4_87</instance_name>
			<opcode>42</opcode>
			<label>+</label>
			<op>
				<id>884</id>
				<op_kind>add</op_kind>
				<in_widths>12 9</in_widths>
				<out_widths>12</out_widths>
			</op>
			<cycle_id>35</cycle_id>
			<cycle_id>57</cycle_id>
			<cycle_id>76</cycle_id>
			<cycle_id>88</cycle_id>
			<cycle_id>3</cycle_id>
			<cycle_id>104</cycle_id>
			<cycle_id>109</cycle_id>
			<chain_time>1.4938000000</chain_time>
			<guard>true</guard>
		</op>
		<wire_op>
			<id>10870</id>
			<source_loc>2911</source_loc>
			<order>199</order>
			<sig_name>dmux_ctrl_004</sig_name>
			<label>dmux_ctrl_004:wire</label>
			<datatype W="2">sc_uint</datatype>
			<op>
				<id>876</id>
				<op_kind>wire</op_kind>
				<object>dmux_ctrl_004</object>
			</op>
			<cycle_id>35</cycle_id>
			<cycle_id>57</cycle_id>
			<cycle_id>76</cycle_id>
			<cycle_id>88</cycle_id>
			<cycle_id>3</cycle_id>
			<cycle_id>104</cycle_id>
			<cycle_id>109</cycle_id>
			<chain_time>0.1755000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<op>
			<id>10889</id>
			<source_loc>8933</source_loc>
			<order>200</order>
			<instance_name>DC_Filter_Add_2Ux1U_2U_4_141</instance_name>
			<opcode>45</opcode>
			<label>+</label>
			<op>
				<id>895</id>
				<op_kind>add</op_kind>
				<in_widths>2</in_widths>
				<out_widths>2</out_widths>
			</op>
			<cycle_id>109</cycle_id>
			<guard>true</guard>
		</op>
		<op>
			<id>10887</id>
			<source_loc>8931</source_loc>
			<order>201</order>
			<instance_name>DC_Filter_OrReduction_2U_1U_4_142</instance_name>
			<opcode>60</opcode>
			<label>or_reduce</label>
			<op>
				<id>893</id>
				<op_kind>or</op_kind>
				<in_widths>2</in_widths>
				<out_widths>1</out_widths>
			</op>
			<cycle_id>109</cycle_id>
			<guard>true</guard>
		</op>
		<op>
			<id>10881</id>
			<source_loc>8922</source_loc>
			<order>202</order>
			<instance_name>DC_Filter_N_Mux_12_3_2_4_143</instance_name>
			<opcode>64</opcode>
			<label>MUX(3)</label>
			<op>
				<id>887</id>
				<op_kind>mux</op_kind>
				<in_widths>12 12 12 2</in_widths>
				<out_widths>12</out_widths>
			</op>
			<cycle_id>109</cycle_id>
			<guard>true</guard>
		</op>
		<op>
			<id>10883</id>
			<source_loc>8924</source_loc>
			<order>203</order>
			<instance_name>DC_Filter_Equal_2Ux2U_1U_4_128</instance_name>
			<opcode>57</opcode>
			<label>==</label>
			<op>
				<id>889</id>
				<op_kind>eq</op_kind>
				<in_widths>2</in_widths>
				<out_widths>1</out_widths>
			</op>
			<cycle_id>109</cycle_id>
			<chain_time>0.2112000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>10885</id>
			<source_loc>8929</source_loc>
			<order>204</order>
			<instance_name>DC_Filter_Equal_2Ux1U_1U_4_145</instance_name>
			<opcode>59</opcode>
			<label>==</label>
			<op>
				<id>891</id>
				<op_kind>eq</op_kind>
				<in_widths>2</in_widths>
				<out_widths>1</out_widths>
			</op>
			<cycle_id>109</cycle_id>
			<chain_time>0.2033000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>10873</id>
			<source_loc>8965</source_loc>
			<order>205</order>
			<instance_name>mask2</instance_name>
			<opcode>74</opcode>
			<label>mask2:read</label>
			<op>
				<id>879</id>
				<op_kind>array_read</op_kind>
				<object>mask2</object>
				<in_widths>4 1</in_widths>
				<out_widths>4</out_widths>
			</op>
			<cycle_id>109</cycle_id>
			<chain_time>0.6006000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>10879</id>
			<source_loc>8966</source_loc>
			<order>206</order>
			<instance_name>f2_array_rgb</instance_name>
			<opcode>75</opcode>
			<label>f2_array_rgb:read</label>
			<op>
				<id>885</id>
				<op_kind>array_read</op_kind>
				<object>f2_array_rgb</object>
				<in_widths>12 1</in_widths>
				<out_widths>8</out_widths>
			</op>
			<cycle_id>109</cycle_id>
			<chain_time>1.5593000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>10880</id>
			<source_loc>8918</source_loc>
			<order>207</order>
			<instance_name>DC_Filter_Mul_8Ux4U_12U_4_146</instance_name>
			<opcode>63</opcode>
			<label>*</label>
			<op>
				<id>886</id>
				<op_kind>mul</op_kind>
				<in_widths>8 4</in_widths>
				<out_widths>12</out_widths>
			</op>
			<cycle_id>109</cycle_id>
			<chain_time>0.7324000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>10882</id>
			<source_loc>8923</source_loc>
			<order>208</order>
			<instance_name>DC_Filter_Add_12Ux12U_12U_4_110</instance_name>
			<opcode>65</opcode>
			<label>+</label>
			<op>
				<id>888</id>
				<op_kind>add</op_kind>
				<in_widths>12 12</in_widths>
				<out_widths>12</out_widths>
			</op>
			<cycle_id>109</cycle_id>
			<chain_time>1.0642000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>10884</id>
			<source_loc>8925</source_loc>
			<order>209</order>
			<instance_name>DC_Filter_N_Mux_12_2_3_4_148</instance_name>
			<opcode>31</opcode>
			<label>MUX(2)</label>
			<op>
				<id>890</id>
				<op_kind>mux</op_kind>
				<in_widths>12 12 1</in_widths>
				<out_widths>12</out_widths>
			</op>
			<cycle_id>109</cycle_id>
			<chain_time>1.1542000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>10886</id>
			<source_loc>8930</source_loc>
			<order>210</order>
			<instance_name>DC_Filter_N_Mux_12_2_3_4_149</instance_name>
			<opcode>31</opcode>
			<label>MUX(2)</label>
			<op>
				<id>892</id>
				<op_kind>mux</op_kind>
				<in_widths>12 12 1</in_widths>
				<out_widths>12</out_widths>
			</op>
			<cycle_id>109</cycle_id>
			<chain_time>1.1542000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>10888</id>
			<source_loc>8932</source_loc>
			<order>211</order>
			<instance_name>DC_Filter_N_Mux_12_2_3_4_150</instance_name>
			<opcode>31</opcode>
			<label>MUX(2)</label>
			<op>
				<id>894</id>
				<op_kind>mux</op_kind>
				<in_widths>12 12 1</in_widths>
				<out_widths>12</out_widths>
			</op>
			<cycle_id>109</cycle_id>
			<chain_time>1.1542000000</chain_time>
			<guard>true</guard>
		</op>
		<wire_op>
			<id>11080</id>
			<source_loc>10545</source_loc>
			<order>212</order>
			<sig_name>lp_ctrl_15</sig_name>
			<label>f2_val[2]:lp_ctrl_15:wire</label>
			<datatype W="1">sc_uint</datatype>
			<op>
				<id>957</id>
				<op_kind>wire</op_kind>
				<object>lp_ctrl_15</object>
			</op>
			<cycle_id>109</cycle_id>
			<guard>true</guard>
		</wire_op>
		<op>
			<id>10891</id>
			<source_loc>8934</source_loc>
			<order>213</order>
			<instance_name>DC_Filter_Add_2Ux1U_2U_4_151</instance_name>
			<opcode>45</opcode>
			<label>+</label>
			<op>
				<id>897</id>
				<op_kind>add</op_kind>
				<in_widths>2</in_widths>
				<out_widths>2</out_widths>
			</op>
			<cycle_id>109</cycle_id>
			<guard>true</guard>
		</op>
		<wire_op>
			<id>10895</id>
			<source_loc>18280</source_loc>
			<order>214</order>
			<sig_name>rgb</sig_name>
			<label>rgb:wire</label>
			<datatype W="24">sc_uint</datatype>
			<op>
				<id>901</id>
				<op_kind>wire</op_kind>
				<object>rgb</object>
			</op>
			<cycle_id>109</cycle_id>
			<chain_time>1.1542000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>11076</id>
			<source_loc>10570</source_loc>
			<order>215</order>
			<sig_name>lp_ctrl_14</sig_name>
			<label>f2_val[2]:lp_ctrl_14:wire</label>
			<datatype W="1">sc_uint</datatype>
			<op>
				<id>955</id>
				<op_kind>wire</op_kind>
				<object>lp_ctrl_14</object>
			</op>
			<cycle_id>109</cycle_id>
			<guard>true</guard>
		</wire_op>
		<op>
			<id>10893</id>
			<source_loc>8935</source_loc>
			<order>216</order>
			<instance_name>DC_Filter_Add_2Ux1U_2U_4_152</instance_name>
			<opcode>45</opcode>
			<label>+</label>
			<op>
				<id>899</id>
				<op_kind>add</op_kind>
				<in_widths>2</in_widths>
				<out_widths>2</out_widths>
			</op>
			<cycle_id>109</cycle_id>
			<guard>true</guard>
		</op>
		<wire_op>
			<id>11072</id>
			<source_loc>10604</source_loc>
			<order>217</order>
			<sig_name>lp_ctrl_13</sig_name>
			<label>f2_val[2]:lp_ctrl_13:wire</label>
			<datatype W="1">sc_uint</datatype>
			<op>
				<id>953</id>
				<op_kind>wire</op_kind>
				<object>lp_ctrl_13</object>
			</op>
			<cycle_id>109</cycle_id>
			<guard>true</guard>
		</wire_op>
		<io_op>
			<id>10896</id>
			<source_loc>7491</source_loc>
			<order>218</order>
			<sig_name>o_result_data</sig_name>
			<label>o_result.data:o_result_data:write</label>
			<datatype W="24">sc_uint</datatype>
			<output_write/>
			<op>
				<id>902</id>
				<op_kind>output</op_kind>
				<object>o_result_data</object>
			</op>
			<cycle_id>109</cycle_id>
			<chain_time>1.2197000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>10897</id>
			<source_loc>10437</source_loc>
			<order>219</order>
			<sig_name>o_result_m_req_m_next_trig_req</sig_name>
			<label>m_next_trig_req:o_result_m_req_m_next_trig_req:read</label>
			<datatype W="1">bool</datatype>
			<input_read/>
			<op>
				<id>903</id>
				<op_kind>input</op_kind>
				<object>o_result_m_req_m_next_trig_req</object>
			</op>
			<cycle_id>109</cycle_id>
			<chain_time>0.1334000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>10898</id>
			<source_loc>7535</source_loc>
			<order>220</order>
			<sig_name>o_result_m_req_m_trig_req</sig_name>
			<label>m_trig_req:o_result_m_req_m_trig_req:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>904</id>
				<op_kind>output</op_kind>
				<object>o_result_m_req_m_trig_req</object>
			</op>
			<cycle_id>109</cycle_id>
			<chain_time>0.1989000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>10899</id>
			<source_loc>10439</source_loc>
			<order>221</order>
			<sig_name>o_result_m_stalling</sig_name>
			<label>m_stalling:o_result_m_stalling:read</label>
			<datatype W="1">bool</datatype>
			<input_read/>
			<op>
				<id>905</id>
				<op_kind>input</op_kind>
				<object>o_result_m_stalling</object>
			</op>
			<cycle_id>3</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>10900</id>
			<source_loc>7537</source_loc>
			<order>222</order>
			<sig_name>stall0</sig_name>
			<label>do_filter_2::get:stall0:write</label>
			<datatype W="1">sc_uint</datatype>
			<output_write/>
			<op>
				<id>906</id>
				<op_kind>output</op_kind>
				<object>stall0</object>
			</op>
			<cycle_id>3</cycle_id>
			<chain_time>0.1795000000</chain_time>
			<guard>true</guard>
		</io_op>
		<op>
			<id>10901</id>
			<source_loc>8936</source_loc>
			<order>223</order>
			<instance_name>DC_Filter_Add_9Ux1U_9U_4_88</instance_name>
			<opcode>67</opcode>
			<label>+</label>
			<op>
				<id>907</id>
				<op_kind>add</op_kind>
				<in_widths>9</in_widths>
				<out_widths>9</out_widths>
			</op>
			<cycle_id>3</cycle_id>
			<guard>true</guard>
		</op>
		<wire_op>
			<id>11068</id>
			<source_loc>10628</source_loc>
			<order>224</order>
			<sig_name>lp_ctrl_11</sig_name>
			<label>f2_val[2]:lp_ctrl_11:wire</label>
			<datatype W="1">sc_uint</datatype>
			<op>
				<id>949</id>
				<op_kind>wire</op_kind>
				<object>lp_ctrl_11</object>
			</op>
			<cycle_id>3</cycle_id>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>11038</id>
			<source_loc>10652</source_loc>
			<order>225</order>
			<sig_name>lp_ctrl_2</sig_name>
			<label>f2_val[2]:lp_ctrl_2:wire</label>
			<datatype W="1">sc_uint</datatype>
			<op>
				<id>931</id>
				<op_kind>wire</op_kind>
				<object>lp_ctrl_2</object>
			</op>
			<cycle_id>3</cycle_id>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>10727</id>
			<source_loc>18967</source_loc>
			<order>226</order>
			<sig_name/>
			<label>:wire</label>
			<op>
				<id>733</id>
				<op_kind>wire</op_kind>
			</op>
			<cycle_id>20</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>10729</id>
			<source_loc>18974</source_loc>
			<order>227</order>
			<sig_name/>
			<label>:wire</label>
			<op>
				<id>735</id>
				<op_kind>wire</op_kind>
			</op>
			<cycle_id>20</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>10731</id>
			<source_loc>18981</source_loc>
			<order>228</order>
			<sig_name/>
			<label>:wire</label>
			<op>
				<id>737</id>
				<op_kind>wire</op_kind>
			</op>
			<cycle_id>20</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>10740</id>
			<source_loc>19134</source_loc>
			<order>229</order>
			<sig_name/>
			<label>:wire</label>
			<op>
				<id>746</id>
				<op_kind>wire</op_kind>
			</op>
			<cycle_id>20</cycle_id>
			<cycle_id>3</cycle_id>
			<chain_time>0.1755000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>10761</id>
			<source_loc>19046</source_loc>
			<order>230</order>
			<sig_name/>
			<label>:wire</label>
			<op>
				<id>767</id>
				<op_kind>wire</op_kind>
			</op>
			<cycle_id>35</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>10763</id>
			<source_loc>19053</source_loc>
			<order>231</order>
			<sig_name/>
			<label>:wire</label>
			<op>
				<id>769</id>
				<op_kind>wire</op_kind>
			</op>
			<cycle_id>35</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>10765</id>
			<source_loc>19060</source_loc>
			<order>232</order>
			<sig_name/>
			<label>:wire</label>
			<op>
				<id>771</id>
				<op_kind>wire</op_kind>
			</op>
			<cycle_id>35</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>10767</id>
			<source_loc>19130</source_loc>
			<order>233</order>
			<sig_name/>
			<label>:wire</label>
			<op>
				<id>773</id>
				<op_kind>wire</op_kind>
			</op>
			<cycle_id>35</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>10770</id>
			<source_loc>19126</source_loc>
			<order>234</order>
			<sig_name/>
			<label>:wire</label>
			<op>
				<id>776</id>
				<op_kind>wire</op_kind>
			</op>
			<cycle_id>35</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>10782</id>
			<source_loc>19118</source_loc>
			<order>235</order>
			<sig_name/>
			<label>:wire</label>
			<op>
				<id>788</id>
				<op_kind>wire</op_kind>
			</op>
			<cycle_id>57</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>10784</id>
			<source_loc>19125</source_loc>
			<order>236</order>
			<sig_name/>
			<label>:wire</label>
			<op>
				<id>790</id>
				<op_kind>wire</op_kind>
			</op>
			<cycle_id>57</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>10801</id>
			<source_loc>19114</source_loc>
			<order>237</order>
			<sig_name/>
			<label>:wire</label>
			<op>
				<id>807</id>
				<op_kind>wire</op_kind>
			</op>
			<cycle_id>76</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>10825</id>
			<source_loc>19035</source_loc>
			<order>238</order>
			<sig_name/>
			<label>:wire</label>
			<op>
				<id>831</id>
				<op_kind>wire</op_kind>
			</op>
			<cycle_id>88</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>10827</id>
			<source_loc>19042</source_loc>
			<order>239</order>
			<sig_name/>
			<label>:wire</label>
			<op>
				<id>833</id>
				<op_kind>wire</op_kind>
			</op>
			<cycle_id>88</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>10848</id>
			<source_loc>19144</source_loc>
			<order>240</order>
			<sig_name/>
			<label>:wire</label>
			<op>
				<id>854</id>
				<op_kind>wire</op_kind>
			</op>
			<cycle_id>35</cycle_id>
			<cycle_id>57</cycle_id>
			<cycle_id>76</cycle_id>
			<cycle_id>88</cycle_id>
			<cycle_id>3</cycle_id>
			<cycle_id>104</cycle_id>
			<chain_time>0.2718000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>10890</id>
			<source_loc>19148</source_loc>
			<order>241</order>
			<sig_name/>
			<label>:wire</label>
			<op>
				<id>896</id>
				<op_kind>wire</op_kind>
			</op>
			<cycle_id>109</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>10892</id>
			<source_loc>19155</source_loc>
			<order>242</order>
			<sig_name/>
			<label>:wire</label>
			<op>
				<id>898</id>
				<op_kind>wire</op_kind>
			</op>
			<cycle_id>109</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>10894</id>
			<source_loc>19162</source_loc>
			<order>243</order>
			<sig_name/>
			<label>:wire</label>
			<op>
				<id>900</id>
				<op_kind>wire</op_kind>
			</op>
			<cycle_id>109</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>10902</id>
			<source_loc>19235</source_loc>
			<order>244</order>
			<sig_name/>
			<label>:wire</label>
			<op>
				<id>908</id>
				<op_kind>wire</op_kind>
			</op>
			<cycle_id>3</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</wire_op>
	</sched_ops>
	<cdfg>
		<path>bdr/post_sched.snapshot.bdr.18</path>
		<name>post_sched</name>
		<thread>do_filter_2</thread>
	</cdfg>
	<timing_paths>
		<thread>do_filter_2</thread>
		<timing_path>
			<name>do_filter_2_1</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>do_filter_2</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>9.8666</delay>
				<port_name>o_result_m_req_m_next_trig_req</port_name>
				<state>79</state>
				<source_loc>10897</source_loc>
			</path_node>
			<delay>9.8666</delay>
		</timing_path>
		<timing_path>
			<name>do_filter_2_2</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>do_filter_2</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>9.8860</delay>
				<port_name>i_rgb_inside_m_data_is_invalid</port_name>
				<state>45</state>
				<source_loc>10790</source_loc>
			</path_node>
			<delay>9.8860</delay>
		</timing_path>
		<timing_path>
			<name>do_filter_2_3</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>do_filter_2</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>9.8860</delay>
				<port_name>i_rgb_inside_m_data_is_invalid</port_name>
				<state>56</state>
				<source_loc>10809</source_loc>
			</path_node>
			<delay>9.8860</delay>
		</timing_path>
		<timing_path>
			<name>do_filter_2_4</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>do_filter_2</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0963</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0615</delay>
				<number_inputs>2</number_inputs>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.1622</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.1974</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.6308</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.3279</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0655</delay>
			</path_node>
			<delay>1.6556</delay>
		</timing_path>
		<timing_path>
			<name>do_filter_2_5</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>do_filter_2</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0963</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0615</delay>
				<number_inputs>2</number_inputs>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.1622</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.1974</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.6308</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.3279</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0655</delay>
			</path_node>
			<delay>1.6556</delay>
		</timing_path>
		<timing_path>
			<name>do_filter_2_6</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>do_filter_2</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.2332</delay>
				<number_inputs>2</number_inputs>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.1974</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.6308</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.3279</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0655</delay>
			</path_node>
			<delay>1.5688</delay>
		</timing_path>
		<timing_path>
			<name>do_filter_2_7</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>do_filter_2</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>lp_ctrl_10</port_name>
				<state>35</state>
				<source_loc>10494</source_loc>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0615</delay>
				<number_inputs>2</number_inputs>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.1622</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.1974</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.6308</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.3279</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0655</delay>
			</path_node>
			<delay>1.5593</delay>
		</timing_path>
		<timing_path>
			<name>do_filter_2_8</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>do_filter_2</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>lp_ctrl_15</port_name>
				<state>71</state>
				<source_loc>10546</source_loc>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0615</delay>
				<number_inputs>2</number_inputs>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.1622</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.1974</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.6308</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.3279</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0655</delay>
			</path_node>
			<delay>1.5593</delay>
		</timing_path>
		<timing_path>
			<name>do_filter_2_9</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>do_filter_2</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0963</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0615</delay>
				<number_inputs>2</number_inputs>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0615</delay>
				<number_inputs>2</number_inputs>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.1974</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.6308</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.3279</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0655</delay>
			</path_node>
			<delay>1.5549</delay>
		</timing_path>
		<timing_path>
			<name>do_filter_2_10</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>do_filter_2</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.1622</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.1974</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.6308</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.3279</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0655</delay>
			</path_node>
			<delay>1.4978</delay>
		</timing_path>
	</timing_paths>
	<timing_paths>
		<thread>do_filter_2</thread>
		<timing_path>
			<name>do_filter_2_1</name>
			<path_kind>TrueCritical</path_kind>
			<thread>do_filter_2</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>9.8666</delay>
				<port_name>o_result_m_req_m_next_trig_req</port_name>
			</path_node>
			<delay>9.8666</delay>
		</timing_path>
		<timing_path>
			<name>do_filter_2_2</name>
			<path_kind>TrueCritical</path_kind>
			<thread>do_filter_2</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>9.8860</delay>
				<port_name>i_rgb_inside_m_data_is_invalid</port_name>
			</path_node>
			<delay>9.8860</delay>
		</timing_path>
		<timing_path>
			<name>do_filter_2_3</name>
			<path_kind>TrueCritical</path_kind>
			<thread>do_filter_2</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>9.8860</delay>
				<port_name>i_rgb_inside_m_data_is_invalid</port_name>
			</path_node>
			<delay>9.8860</delay>
		</timing_path>
		<timing_path>
			<name>do_filter_2_4</name>
			<path_kind>TrueCritical</path_kind>
			<thread>do_filter_2</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.5529</delay>
				<instance_name>DC_Filter_Add_9Ux1U_9U_4_88</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.3994</delay>
				<number_inputs>3</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.1945</delay>
				<instance_name>DC_Filter_Mul_2Ux2U_4U_4_84</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0615</delay>
				<number_inputs>2</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.3137</delay>
				<instance_name>DC_Filter_Add_4Ux2U_4U_4_85</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.1167</delay>
				<number_inputs>4</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>1.0263</delay>
				<instance_name>DC_Filter_Mul_9Ux4U_12U_4_86</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.1752</delay>
				<number_inputs>5</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.8885</delay>
				<instance_name>DC_Filter_Add_12Ux9U_12U_4_87</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.1167</delay>
				<number_inputs>3</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.0655</delay>
				<instance_name>f2_array_rgb</instance_name>
			</path_node>
			<delay>4.0249</delay>
		</timing_path>
		<timing_path>
			<name>do_filter_2_5</name>
			<path_kind>TrueCritical</path_kind>
			<thread>do_filter_2</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.5529</delay>
				<instance_name>DC_Filter_Add_9Ux1U_9U_4_88</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.3994</delay>
				<number_inputs>3</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.1945</delay>
				<instance_name>DC_Filter_Mul_2Ux2U_4U_4_84</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0615</delay>
				<number_inputs>2</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.3137</delay>
				<instance_name>DC_Filter_Add_4Ux2U_4U_4_85</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.1167</delay>
				<number_inputs>4</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>1.0263</delay>
				<instance_name>DC_Filter_Mul_9Ux4U_12U_4_86</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.1752</delay>
				<number_inputs>5</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.8885</delay>
				<instance_name>DC_Filter_Add_12Ux9U_12U_4_87</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.1167</delay>
				<number_inputs>3</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.0655</delay>
				<instance_name>f2_array_rgb</instance_name>
			</path_node>
			<delay>4.0249</delay>
		</timing_path>
		<timing_path>
			<name>do_filter_2_6</name>
			<path_kind>TrueCritical</path_kind>
			<thread>do_filter_2</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.5529</delay>
				<instance_name>DC_Filter_Add_9Ux1U_9U_4_88</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.3994</delay>
				<number_inputs>3</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.1945</delay>
				<instance_name>DC_Filter_Mul_2Ux2U_4U_4_84</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0615</delay>
				<number_inputs>2</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.3137</delay>
				<instance_name>DC_Filter_Add_4Ux2U_4U_4_85</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.1167</delay>
				<number_inputs>4</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>1.0263</delay>
				<instance_name>DC_Filter_Mul_9Ux4U_12U_4_86</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.1752</delay>
				<number_inputs>5</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.8885</delay>
				<instance_name>DC_Filter_Add_12Ux9U_12U_4_87</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.1167</delay>
				<number_inputs>3</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.0655</delay>
				<instance_name>f2_array_rgb</instance_name>
			</path_node>
			<delay>4.0249</delay>
		</timing_path>
		<timing_path>
			<name>do_filter_2_7</name>
			<path_kind>TrueCritical</path_kind>
			<thread>do_filter_2</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.5529</delay>
				<instance_name>DC_Filter_Add_9Ux1U_9U_4_88</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.3994</delay>
				<number_inputs>3</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.1945</delay>
				<instance_name>DC_Filter_Mul_2Ux2U_4U_4_84</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0615</delay>
				<number_inputs>2</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.3137</delay>
				<instance_name>DC_Filter_Add_4Ux2U_4U_4_85</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.1167</delay>
				<number_inputs>4</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>1.0263</delay>
				<instance_name>DC_Filter_Mul_9Ux4U_12U_4_86</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.1752</delay>
				<number_inputs>5</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.8885</delay>
				<instance_name>DC_Filter_Add_12Ux9U_12U_4_87</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.1167</delay>
				<number_inputs>3</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.0655</delay>
				<instance_name>f2_array_rgb</instance_name>
			</path_node>
			<delay>4.0249</delay>
		</timing_path>
		<timing_path>
			<name>do_filter_2_8</name>
			<path_kind>TrueCritical</path_kind>
			<thread>do_filter_2</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.5529</delay>
				<instance_name>DC_Filter_Add_9Ux1U_9U_4_88</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.3994</delay>
				<number_inputs>3</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.1945</delay>
				<instance_name>DC_Filter_Mul_2Ux2U_4U_4_84</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0615</delay>
				<number_inputs>2</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.3137</delay>
				<instance_name>DC_Filter_Add_4Ux2U_4U_4_85</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.1167</delay>
				<number_inputs>4</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>1.0263</delay>
				<instance_name>DC_Filter_Mul_9Ux4U_12U_4_86</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.1752</delay>
				<number_inputs>5</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.8885</delay>
				<instance_name>DC_Filter_Add_12Ux9U_12U_4_87</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.1167</delay>
				<number_inputs>2</number_inputs>
			</path_node>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.0655</delay>
			</path_node>
			<delay>4.0249</delay>
		</timing_path>
		<timing_path>
			<name>do_filter_2_9</name>
			<path_kind>TrueCritical</path_kind>
			<thread>do_filter_2</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.5529</delay>
				<instance_name>DC_Filter_Add_9Ux1U_9U_4_88</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.3994</delay>
				<number_inputs>3</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.1945</delay>
				<instance_name>DC_Filter_Mul_2Ux2U_4U_4_84</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0615</delay>
				<number_inputs>2</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.3137</delay>
				<instance_name>DC_Filter_Add_4Ux2U_4U_4_85</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.1167</delay>
				<number_inputs>4</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>1.0263</delay>
				<instance_name>DC_Filter_Mul_9Ux4U_12U_4_86</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.1752</delay>
				<number_inputs>5</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.8885</delay>
				<instance_name>DC_Filter_Add_12Ux9U_12U_4_87</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.1167</delay>
				<number_inputs>2</number_inputs>
			</path_node>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.0655</delay>
			</path_node>
			<delay>4.0249</delay>
		</timing_path>
		<timing_path>
			<name>do_filter_2_10</name>
			<path_kind>TrueCritical</path_kind>
			<thread>do_filter_2</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.5529</delay>
				<instance_name>DC_Filter_Add_9Ux1U_9U_4_88</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.3994</delay>
				<number_inputs>3</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.1945</delay>
				<instance_name>DC_Filter_Mul_2Ux2U_4U_4_84</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0615</delay>
				<number_inputs>2</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.3137</delay>
				<instance_name>DC_Filter_Add_4Ux2U_4U_4_85</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.1167</delay>
				<number_inputs>4</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>1.0263</delay>
				<instance_name>DC_Filter_Mul_9Ux4U_12U_4_86</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.1752</delay>
				<number_inputs>5</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.8885</delay>
				<instance_name>DC_Filter_Add_12Ux9U_12U_4_87</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.1167</delay>
				<number_inputs>2</number_inputs>
			</path_node>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.0655</delay>
			</path_node>
			<delay>4.0249</delay>
		</timing_path>
	</timing_paths>
	<timing_paths>
		<thread>do_filter_2</thread>
		<timing_path>
			<name>do_filter_2_1</name>
			<path_kind>SchedLong</path_kind>
			<thread>do_filter_2</thread>
			<delay>1.6556</delay>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0963</delay>
				<source_loc>10781</source_loc>
				<state>36</state>
			</path_node>
			<path_node>
				<node_kind>WIRE</node_kind>
				<delay>0.0615</delay>
				<source_loc>10775</source_loc>
				<state>36</state>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.1622</delay>
				<source_loc>10776</source_loc>
				<state>36</state>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.1974</delay>
				<source_loc>10777</source_loc>
				<state>36</state>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.6308</delay>
				<source_loc>10778</source_loc>
				<state>36</state>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.3279</delay>
				<source_loc>10779</source_loc>
				<state>36</state>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0655</delay>
				<source_loc>10780</source_loc>
				<state>36</state>
			</path_node>
		</timing_path>
		<timing_path>
			<name>do_filter_2_2</name>
			<path_kind>SchedLong</path_kind>
			<thread>do_filter_2</thread>
			<delay>1.6556</delay>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0963</delay>
				<source_loc>10889</source_loc>
				<state>72</state>
			</path_node>
			<path_node>
				<node_kind>WIRE</node_kind>
				<delay>0.0615</delay>
				<source_loc>10868</source_loc>
				<state>72</state>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.1622</delay>
				<source_loc>10875</source_loc>
				<state>72</state>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.1974</delay>
				<source_loc>10876</source_loc>
				<state>72</state>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.6308</delay>
				<source_loc>10877</source_loc>
				<state>72</state>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.3279</delay>
				<source_loc>10878</source_loc>
				<state>72</state>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0655</delay>
				<source_loc>10879</source_loc>
				<state>72</state>
			</path_node>
		</timing_path>
		<timing_path>
			<name>do_filter_2_3</name>
			<path_kind>SchedLong</path_kind>
			<thread>do_filter_2</thread>
			<delay>1.4978</delay>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.1622</delay>
				<source_loc>10713</source_loc>
				<state>13</state>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.1974</delay>
				<source_loc>10714</source_loc>
				<state>13</state>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.6308</delay>
				<source_loc>10718</source_loc>
				<state>13</state>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.3279</delay>
				<source_loc>10719</source_loc>
				<state>13</state>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0655</delay>
				<source_loc>10720</source_loc>
				<state>13</state>
			</path_node>
		</timing_path>
		<timing_path>
			<name>do_filter_2_4</name>
			<path_kind>SchedLong</path_kind>
			<thread>do_filter_2</thread>
			<delay>1.4042</delay>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.1140</delay>
				<source_loc>10879</source_loc>
				<state>72</state>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.6184</delay>
				<source_loc>10880</source_loc>
				<state>72</state>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.3318</delay>
				<source_loc>10882</source_loc>
				<state>72</state>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0900</delay>
				<source_loc>10886</source_loc>
				<state>72</state>
			</path_node>
			<path_node>
				<node_kind>WIRE</node_kind>
				<delay>0.0615</delay>
				<source_loc>10851</source_loc>
				<state>70</state>
			</path_node>
			<path_node>
				<node_kind>WIRE</node_kind>
				<delay>0.0615</delay>
				<source_loc>10858</source_loc>
				<state>71</state>
			</path_node>
			<path_node>
				<node_kind>WIRE</node_kind>
				<delay>0.0615</delay>
				<source_loc>10865</source_loc>
				<state>72</state>
			</path_node>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.0655</delay>
			</path_node>
		</timing_path>
		<timing_path>
			<name>do_filter_2_5</name>
			<path_kind>SchedLong</path_kind>
			<thread>do_filter_2</thread>
			<delay>1.4042</delay>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.1140</delay>
				<source_loc>10873</source_loc>
				<state>72</state>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.6184</delay>
				<source_loc>10880</source_loc>
				<state>72</state>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.3318</delay>
				<source_loc>10882</source_loc>
				<state>72</state>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0900</delay>
				<source_loc>10884</source_loc>
				<state>72</state>
			</path_node>
			<path_node>
				<node_kind>WIRE</node_kind>
				<delay>0.0615</delay>
				<source_loc>10850</source_loc>
				<state>70</state>
			</path_node>
			<path_node>
				<node_kind>WIRE</node_kind>
				<delay>0.0615</delay>
				<source_loc>10857</source_loc>
				<state>71</state>
			</path_node>
			<path_node>
				<node_kind>WIRE</node_kind>
				<delay>0.0615</delay>
				<source_loc>10864</source_loc>
				<state>72</state>
			</path_node>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.0655</delay>
			</path_node>
		</timing_path>
		<timing_path>
			<name>do_filter_2_6</name>
			<path_kind>SchedLong</path_kind>
			<thread>do_filter_2</thread>
			<delay>1.4042</delay>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.1140</delay>
				<source_loc>10873</source_loc>
				<state>72</state>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.6184</delay>
				<source_loc>10880</source_loc>
				<state>72</state>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.3318</delay>
				<source_loc>10882</source_loc>
				<state>72</state>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0900</delay>
				<source_loc>10888</source_loc>
				<state>72</state>
			</path_node>
			<path_node>
				<node_kind>WIRE</node_kind>
				<delay>0.0615</delay>
				<source_loc>10852</source_loc>
				<state>70</state>
			</path_node>
			<path_node>
				<node_kind>WIRE</node_kind>
				<delay>0.0615</delay>
				<source_loc>10859</source_loc>
				<state>71</state>
			</path_node>
			<path_node>
				<node_kind>WIRE</node_kind>
				<delay>0.0615</delay>
				<source_loc>10866</source_loc>
				<state>72</state>
			</path_node>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.0655</delay>
			</path_node>
		</timing_path>
		<timing_path>
			<name>do_filter_2_7</name>
			<path_kind>SchedLong</path_kind>
			<thread>do_filter_2</thread>
			<delay>1.4042</delay>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.1140</delay>
				<source_loc>10873</source_loc>
				<state>72</state>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.6184</delay>
				<source_loc>10880</source_loc>
				<state>72</state>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.3318</delay>
				<source_loc>10882</source_loc>
				<state>72</state>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0900</delay>
				<source_loc>10886</source_loc>
				<state>72</state>
			</path_node>
			<path_node>
				<node_kind>WIRE</node_kind>
				<delay>0.0615</delay>
				<source_loc>10851</source_loc>
				<state>70</state>
			</path_node>
			<path_node>
				<node_kind>WIRE</node_kind>
				<delay>0.0615</delay>
				<source_loc>10858</source_loc>
				<state>71</state>
			</path_node>
			<path_node>
				<node_kind>WIRE</node_kind>
				<delay>0.0615</delay>
				<source_loc>10865</source_loc>
				<state>72</state>
			</path_node>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.0655</delay>
			</path_node>
		</timing_path>
		<timing_path>
			<name>do_filter_2_8</name>
			<path_kind>SchedLong</path_kind>
			<thread>do_filter_2</thread>
			<delay>1.4042</delay>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.1140</delay>
				<source_loc>10879</source_loc>
				<state>72</state>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.6184</delay>
				<source_loc>10880</source_loc>
				<state>72</state>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.3318</delay>
				<source_loc>10882</source_loc>
				<state>72</state>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0900</delay>
				<source_loc>10888</source_loc>
				<state>72</state>
			</path_node>
			<path_node>
				<node_kind>WIRE</node_kind>
				<delay>0.0615</delay>
				<source_loc>10852</source_loc>
				<state>70</state>
			</path_node>
			<path_node>
				<node_kind>WIRE</node_kind>
				<delay>0.0615</delay>
				<source_loc>10859</source_loc>
				<state>71</state>
			</path_node>
			<path_node>
				<node_kind>WIRE</node_kind>
				<delay>0.0615</delay>
				<source_loc>10866</source_loc>
				<state>72</state>
			</path_node>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.0655</delay>
			</path_node>
		</timing_path>
		<timing_path>
			<name>do_filter_2_9</name>
			<path_kind>SchedLong</path_kind>
			<thread>do_filter_2</thread>
			<delay>1.4042</delay>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.1140</delay>
				<source_loc>10879</source_loc>
				<state>72</state>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.6184</delay>
				<source_loc>10880</source_loc>
				<state>72</state>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.3318</delay>
				<source_loc>10882</source_loc>
				<state>72</state>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0900</delay>
				<source_loc>10884</source_loc>
				<state>72</state>
			</path_node>
			<path_node>
				<node_kind>WIRE</node_kind>
				<delay>0.0615</delay>
				<source_loc>10850</source_loc>
				<state>70</state>
			</path_node>
			<path_node>
				<node_kind>WIRE</node_kind>
				<delay>0.0615</delay>
				<source_loc>10857</source_loc>
				<state>71</state>
			</path_node>
			<path_node>
				<node_kind>WIRE</node_kind>
				<delay>0.0615</delay>
				<source_loc>10864</source_loc>
				<state>72</state>
			</path_node>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.0655</delay>
			</path_node>
		</timing_path>
		<timing_path>
			<name>do_filter_2_10</name>
			<path_kind>SchedLong</path_kind>
			<thread>do_filter_2</thread>
			<delay>1.1382</delay>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.6308</delay>
				<source_loc>10752</source_loc>
				<state>25</state>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.3279</delay>
				<source_loc>10753</source_loc>
				<state>25</state>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0655</delay>
				<source_loc>10758</source_loc>
				<state>25</state>
			</path_node>
		</timing_path>
	</timing_paths>
	<reg_ops>
		<thread>do_filter_2</thread>
		<reg_op>
			<id>11085</id>
			<source_loc>10696</source_loc>
			<name>i_rgb_inside_m_busy_req_0</name>
			<datatype W="1">bool</datatype>
			<livein>19,20</livein>
			<liveout>19,20</liveout>
			<reg_deffed/>
			<instance_name>i_rgb_inside_m_busy_req_0</instance_name>
			<op>
				<id>714</id>
				<op_kind>reg</op_kind>
				<object>i_rgb_inside_m_busy_req_0</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
		<reg_op>
			<id>11087</id>
			<source_loc>10789</source_loc>
			<name>i_rgb_inside_m_busy_req_0</name>
			<datatype W="1">bool</datatype>
			<livein>1,35,76</livein>
			<liveout>35,76</liveout>
			<reg_deffed>35,76</reg_deffed>
			<instance_name>i_rgb_inside_m_busy_req_0</instance_name>
			<op>
				<id>795</id>
				<op_kind>reg</op_kind>
				<object>i_rgb_inside_m_busy_req_0</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
		<reg_op>
			<id>11088</id>
			<source_loc>10792</source_loc>
			<name>i_rgb_inside_m_busy_req_0</name>
			<datatype W="1">bool</datatype>
			<livein>1,74,75</livein>
			<liveout>1,74</liveout>
			<reg_deffed>1</reg_deffed>
			<instance_name>i_rgb_inside_m_busy_req_0</instance_name>
			<op>
				<id>798</id>
				<op_kind>reg</op_kind>
				<object>i_rgb_inside_m_busy_req_0</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
		<reg_op>
			<id>11089</id>
			<source_loc>10808</source_loc>
			<name>i_rgb_inside_m_busy_req_0</name>
			<datatype W="1">bool</datatype>
			<livein>2,3,20,88</livein>
			<liveout>3,20,88</liveout>
			<reg_deffed>3,20,88</reg_deffed>
			<instance_name>i_rgb_inside_m_busy_req_0</instance_name>
			<op>
				<id>814</id>
				<op_kind>reg</op_kind>
				<object>i_rgb_inside_m_busy_req_0</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
		<reg_op>
			<id>11090</id>
			<source_loc>10811</source_loc>
			<name>i_rgb_inside_m_busy_req_0</name>
			<datatype W="1">bool</datatype>
			<livein>2,86,87</livein>
			<liveout>2,86</liveout>
			<reg_deffed>2</reg_deffed>
			<instance_name>i_rgb_inside_m_busy_req_0</instance_name>
			<op>
				<id>817</id>
				<op_kind>reg</op_kind>
				<object>i_rgb_inside_m_busy_req_0</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
		<reg_op>
			<id>11092</id>
			<source_loc>10793</source_loc>
			<name>u_g_n_539_i2</name>
			<datatype W="24">sc_uint</datatype>
			<livein>74,75</livein>
			<liveout>1,74</liveout>
			<reg_deffed>1</reg_deffed>
			<instance_name>o_result_data</instance_name>
			<op>
				<id>799</id>
				<op_kind>reg</op_kind>
				<object>o_result_data</object>
			</op>
			<reg_purpose>input</reg_purpose>
		</reg_op>
		<reg_op>
			<id>11093</id>
			<source_loc>10812</source_loc>
			<name>u_g_n_539_i1</name>
			<datatype W="24">sc_uint</datatype>
			<livein>86,87</livein>
			<liveout>2,86</liveout>
			<reg_deffed>2</reg_deffed>
			<instance_name>o_result_data</instance_name>
			<op>
				<id>818</id>
				<op_kind>reg</op_kind>
				<object>o_result_data</object>
			</op>
			<reg_purpose>input</reg_purpose>
		</reg_op>
		<reg_op>
			<id>11094</id>
			<source_loc>10896</source_loc>
			<name>o_result_data</name>
			<datatype W="24">sc_uint</datatype>
			<livein>3,109</livein>
			<liveout>3,109</liveout>
			<reg_deffed>109</reg_deffed>
			<instance_name>o_result_data</instance_name>
			<op>
				<id>902</id>
				<op_kind>reg</op_kind>
				<object>o_result_data</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
		<reg_op>
			<id>11096</id>
			<source_loc>10698</source_loc>
			<name>o_result_m_req_m_trig_req</name>
			<datatype W="1">bool</datatype>
			<livein>19,20</livein>
			<liveout>19,20</liveout>
			<reg_deffed/>
			<instance_name>o_result_m_req_m_trig_req</instance_name>
			<op>
				<id>716</id>
				<op_kind>reg</op_kind>
				<object>o_result_m_req_m_trig_req</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
		<reg_op>
			<id>11097</id>
			<source_loc>10898</source_loc>
			<name>o_result_m_req_m_trig_req</name>
			<datatype W="1">bool</datatype>
			<livein>2,3,20,33,35,57,76,88,104,109</livein>
			<liveout>3,20,35,57,76,88,104,109</liveout>
			<reg_deffed>109</reg_deffed>
			<instance_name>o_result_m_req_m_trig_req</instance_name>
			<op>
				<id>904</id>
				<op_kind>reg</op_kind>
				<object>o_result_m_req_m_trig_req</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
		<reg_op>
			<id>11099</id>
			<source_loc>10693</source_loc>
			<name>f2_val_2_mi0</name>
			<datatype W="12">sc_uint</datatype>
			<livein>3,19,20</livein>
			<liveout>3,19,20</liveout>
			<reg_deffed/>
			<instance_name>s_reg_136</instance_name>
			<op>
				<id>711</id>
				<op_kind>reg</op_kind>
				<object>s_reg_136</object>
			</op>
		</reg_op>
		<reg_op>
			<id>11100</id>
			<source_loc>10732</source_loc>
			<name>f2_val_2_mi20</name>
			<datatype W="12">sc_uint</datatype>
			<livein>1,2,3,20,33,34,35,57,74,75,76,86,87,88,104</livein>
			<liveout>1,2,3,20,33,34,35,57,74,75,76,86,87,88,104</liveout>
			<reg_deffed>3,20</reg_deffed>
			<instance_name>s_reg_136</instance_name>
			<op>
				<id>738</id>
				<op_kind>reg</op_kind>
				<object>s_reg_136</object>
			</op>
		</reg_op>
		<reg_op>
			<id>11105</id>
			<source_loc>10842</source_loc>
			<name>f2_val_2_mi67</name>
			<datatype W="12">sc_uint</datatype>
			<livein>3,35,57,76,88,104,109</livein>
			<liveout>3,35,57,76,88,104,109</liveout>
			<reg_deffed>3,35,57,76,88,104</reg_deffed>
			<instance_name>s_reg_136</instance_name>
			<op>
				<id>848</id>
				<op_kind>reg</op_kind>
				<object>s_reg_136</object>
			</op>
		</reg_op>
		<reg_op>
			<id>11106</id>
			<source_loc>10864</source_loc>
			<name>f2_val_2_u1</name>
			<datatype W="12">sc_uint</datatype>
			<livein>109</livein>
			<liveout>3,35,57,76,88,104,109</liveout>
			<reg_deffed>3,35,57,76,88,104,109</reg_deffed>
			<instance_name>s_reg_136</instance_name>
			<op>
				<id>870</id>
				<op_kind>reg</op_kind>
				<object>s_reg_136</object>
			</op>
		</reg_op>
		<reg_op>
			<id>11107</id>
			<source_loc>10884</source_loc>
			<name>f2_val_2_mi72</name>
			<datatype W="12">sc_uint</datatype>
			<livein>3,35,57,76,88,104,109</livein>
			<liveout>3,35,57,76,88,104,109</liveout>
			<reg_deffed>109</reg_deffed>
			<instance_name>s_reg_136</instance_name>
			<op>
				<id>890</id>
				<op_kind>reg</op_kind>
				<object>s_reg_136</object>
			</op>
		</reg_op>
		<reg_op>
			<id>11109</id>
			<source_loc>10694</source_loc>
			<name>f2_val_1_mi0</name>
			<datatype W="12">sc_uint</datatype>
			<livein>3,19,20</livein>
			<liveout>3,19,20</liveout>
			<reg_deffed/>
			<instance_name>s_reg_137</instance_name>
			<op>
				<id>712</id>
				<op_kind>reg</op_kind>
				<object>s_reg_137</object>
			</op>
		</reg_op>
		<reg_op>
			<id>11110</id>
			<source_loc>10733</source_loc>
			<name>f2_val_1_mi20</name>
			<datatype W="12">sc_uint</datatype>
			<livein>1,2,3,20,33,34,35,57,74,75,76,86,87,88,104</livein>
			<liveout>1,2,3,20,33,34,35,57,74,75,76,86,87,88,104</liveout>
			<reg_deffed>3,20</reg_deffed>
			<instance_name>s_reg_137</instance_name>
			<op>
				<id>739</id>
				<op_kind>reg</op_kind>
				<object>s_reg_137</object>
			</op>
		</reg_op>
		<reg_op>
			<id>11111</id>
			<source_loc>10844</source_loc>
			<name>f2_val_1_mi67</name>
			<datatype W="12">sc_uint</datatype>
			<livein>3,35,57,76,88,104,109</livein>
			<liveout>3,35,57,76,88,104,109</liveout>
			<reg_deffed>3,35,57,76,88,104</reg_deffed>
			<instance_name>s_reg_137</instance_name>
			<op>
				<id>850</id>
				<op_kind>reg</op_kind>
				<object>s_reg_137</object>
			</op>
		</reg_op>
		<reg_op>
			<id>11112</id>
			<source_loc>10865</source_loc>
			<name>f2_val_1_u1</name>
			<datatype W="12">sc_uint</datatype>
			<livein>109</livein>
			<liveout>3,35,57,76,88,104,109</liveout>
			<reg_deffed>3,35,57,76,88,104,109</reg_deffed>
			<instance_name>s_reg_137</instance_name>
			<op>
				<id>871</id>
				<op_kind>reg</op_kind>
				<object>s_reg_137</object>
			</op>
		</reg_op>
		<reg_op>
			<id>11113</id>
			<source_loc>10886</source_loc>
			<name>f2_val_1_mi72</name>
			<datatype W="12">sc_uint</datatype>
			<livein>3,35,57,76,88,104,109</livein>
			<liveout>3,35,57,76,88,104,109</liveout>
			<reg_deffed>109</reg_deffed>
			<instance_name>s_reg_137</instance_name>
			<op>
				<id>892</id>
				<op_kind>reg</op_kind>
				<object>s_reg_137</object>
			</op>
		</reg_op>
		<reg_op>
			<id>11115</id>
			<source_loc>10695</source_loc>
			<name>f2_val_0_mi0</name>
			<datatype W="12">sc_uint</datatype>
			<livein>3,19,20</livein>
			<liveout>3,19,20</liveout>
			<reg_deffed/>
			<instance_name>s_reg_138</instance_name>
			<op>
				<id>713</id>
				<op_kind>reg</op_kind>
				<object>s_reg_138</object>
			</op>
		</reg_op>
		<reg_op>
			<id>11116</id>
			<source_loc>10734</source_loc>
			<name>f2_val_0_mi20</name>
			<datatype W="12">sc_uint</datatype>
			<livein>1,2,3,20,33,34,35,57,74,75,76,86,87,88,104</livein>
			<liveout>1,2,3,20,33,34,35,57,74,75,76,86,87,88,104</liveout>
			<reg_deffed>3,20</reg_deffed>
			<instance_name>s_reg_138</instance_name>
			<op>
				<id>740</id>
				<op_kind>reg</op_kind>
				<object>s_reg_138</object>
			</op>
		</reg_op>
		<reg_op>
			<id>11117</id>
			<source_loc>10846</source_loc>
			<name>f2_val_0_mi67</name>
			<datatype W="12">sc_uint</datatype>
			<livein>3,35,57,76,88,104,109</livein>
			<liveout>3,35,57,76,88,104,109</liveout>
			<reg_deffed>3,35,57,76,88,104</reg_deffed>
			<instance_name>s_reg_138</instance_name>
			<op>
				<id>852</id>
				<op_kind>reg</op_kind>
				<object>s_reg_138</object>
			</op>
		</reg_op>
		<reg_op>
			<id>11118</id>
			<source_loc>10866</source_loc>
			<name>f2_val_0_u1</name>
			<datatype W="12">sc_uint</datatype>
			<livein>109</livein>
			<liveout>3,35,57,76,88,104,109</liveout>
			<reg_deffed>3,35,57,76,88,104,109</reg_deffed>
			<instance_name>s_reg_138</instance_name>
			<op>
				<id>872</id>
				<op_kind>reg</op_kind>
				<object>s_reg_138</object>
			</op>
		</reg_op>
		<reg_op>
			<id>11119</id>
			<source_loc>10888</source_loc>
			<name>f2_val_0_mi72</name>
			<datatype W="12">sc_uint</datatype>
			<livein>3,35,57,76,88,104,109</livein>
			<liveout>3,35,57,76,88,104,109</liveout>
			<reg_deffed>109</reg_deffed>
			<instance_name>s_reg_138</instance_name>
			<op>
				<id>894</id>
				<op_kind>reg</op_kind>
				<object>s_reg_138</object>
			</op>
		</reg_op>
		<reg_op>
			<id>11121</id>
			<source_loc>10701</source_loc>
			<name>i_u4</name>
			<datatype W="2">sc_uint</datatype>
			<livein>19,20</livein>
			<liveout>19,20</liveout>
			<reg_deffed>20</reg_deffed>
			<instance_name>s_reg_139</instance_name>
			<op>
				<id>719</id>
				<op_kind>reg</op_kind>
				<object>s_reg_139</object>
			</op>
		</reg_op>
		<reg_op>
			<id>11122</id>
			<source_loc>10745</source_loc>
			<name>j_u0_u0</name>
			<datatype W="2">sc_uint</datatype>
			<livein>3,20,33,34,35</livein>
			<liveout>3,20,33,34,35</liveout>
			<reg_deffed>3,20,35</reg_deffed>
			<instance_name>s_reg_139</instance_name>
			<op>
				<id>751</id>
				<op_kind>reg</op_kind>
				<object>s_reg_139</object>
			</op>
		</reg_op>
		<reg_op>
			<id>11123</id>
			<source_loc>10766</source_loc>
			<name>condvar_001</name>
			<datatype W="1">sc_uint</datatype>
			<livein>1,35,57,74,75,76,88</livein>
			<liveout>1,35,57,74,75,76,88</liveout>
			<reg_deffed>35</reg_deffed>
			<instance_name>s_reg_139</instance_name>
			<op>
				<id>772</id>
				<op_kind>reg</op_kind>
				<object>s_reg_139</object>
			</op>
		</reg_op>
		<reg_op>
			<id>11124</id>
			<source_loc>10849</source_loc>
			<name>h_u1_mi66</name>
			<datatype W="2">sc_uint</datatype>
			<livein>3,35,57,76,88,104,109</livein>
			<liveout>3,35,57,76,88,104,109</liveout>
			<reg_deffed>3,35,57,76,88</reg_deffed>
			<instance_name>s_reg_139</instance_name>
			<op>
				<id>855</id>
				<op_kind>reg</op_kind>
				<object>s_reg_139</object>
			</op>
		</reg_op>
		<reg_op>
			<id>11125</id>
			<source_loc>10854</source_loc>
			<name>h_u1_u0</name>
			<datatype W="2">sc_uint</datatype>
			<livein>3,35,57,76,88,104,109</livein>
			<liveout>3,35,57,76,88,104,109</liveout>
			<reg_deffed>3,35,57,76,88,104,109</reg_deffed>
			<instance_name>s_reg_139</instance_name>
			<op>
				<id>860</id>
				<op_kind>reg</op_kind>
				<object>s_reg_139</object>
			</op>
		</reg_op>
		<reg_op>
			<id>11127</id>
			<source_loc>10708</source_loc>
			<name>j_u6</name>
			<datatype W="2">sc_uint</datatype>
			<livein>19,20</livein>
			<liveout>19,20</liveout>
			<reg_deffed>20</reg_deffed>
			<instance_name>s_reg_140</instance_name>
			<op>
				<id>722</id>
				<op_kind>reg</op_kind>
				<object>s_reg_140</object>
			</op>
		</reg_op>
		<reg_op>
			<id>11128</id>
			<source_loc>10742</source_loc>
			<name>i_u0_u0</name>
			<datatype W="2">sc_uint</datatype>
			<livein>3,20,33,34,35</livein>
			<liveout>3,20,33,34,35</liveout>
			<reg_deffed>3,20,35</reg_deffed>
			<instance_name>s_reg_140</instance_name>
			<op>
				<id>748</id>
				<op_kind>reg</op_kind>
				<object>s_reg_140</object>
			</op>
		</reg_op>
		<reg_op>
			<id>11129</id>
			<source_loc>10775</source_loc>
			<name>h_u4</name>
			<datatype W="2">sc_uint</datatype>
			<livein>57</livein>
			<liveout>35,57</liveout>
			<reg_deffed>35,57</reg_deffed>
			<instance_name>s_reg_140</instance_name>
			<op>
				<id>781</id>
				<op_kind>reg</op_kind>
				<object>s_reg_140</object>
			</op>
		</reg_op>
		<reg_op>
			<id>11130</id>
			<source_loc>10804</source_loc>
			<name>j_u1_u0</name>
			<datatype W="2">sc_uint</datatype>
			<livein>2,3,20,86,87,88</livein>
			<liveout>2,3,20,86,87,88</liveout>
			<reg_deffed>3,20,88</reg_deffed>
			<instance_name>s_reg_140</instance_name>
			<op>
				<id>810</id>
				<op_kind>reg</op_kind>
				<object>s_reg_140</object>
			</op>
		</reg_op>
		<reg_op>
			<id>11131</id>
			<source_loc>10861</source_loc>
			<name>i_u1_u0</name>
			<datatype W="2">sc_uint</datatype>
			<livein>3,35,57,76,88,104,109</livein>
			<liveout>3,35,57,76,88,104,109</liveout>
			<reg_deffed>3,35,57,76,88,104,109</reg_deffed>
			<instance_name>s_reg_140</instance_name>
			<op>
				<id>867</id>
				<op_kind>reg</op_kind>
				<object>s_reg_140</object>
			</op>
		</reg_op>
		<reg_op>
			<id>11133</id>
			<source_loc>10711</source_loc>
			<name>k_u10</name>
			<datatype W="9">sc_uint</datatype>
			<livein>19,20</livein>
			<liveout>19,20</liveout>
			<reg_deffed>20</reg_deffed>
			<instance_name>s_reg_141</instance_name>
			<op>
				<id>725</id>
				<op_kind>reg</op_kind>
				<object>s_reg_141</object>
			</op>
		</reg_op>
		<reg_op>
			<id>11134</id>
			<source_loc>10748</source_loc>
			<name>k_u0_u0</name>
			<datatype W="9">sc_uint</datatype>
			<livein>33,34,35</livein>
			<liveout>3,20,33,34,35</liveout>
			<reg_deffed>3,20,35</reg_deffed>
			<instance_name>s_reg_141</instance_name>
			<op>
				<id>754</id>
				<op_kind>reg</op_kind>
				<object>s_reg_141</object>
			</op>
		</reg_op>
		<reg_op>
			<id>11135</id>
			<source_loc>10772</source_loc>
			<name>k_u1_u0</name>
			<datatype W="9">sc_uint</datatype>
			<livein>35,57</livein>
			<liveout>35,57</liveout>
			<reg_deffed>35,57</reg_deffed>
			<instance_name>s_reg_141</instance_name>
			<op>
				<id>778</id>
				<op_kind>reg</op_kind>
				<object>s_reg_141</object>
			</op>
		</reg_op>
		<reg_op>
			<id>11136</id>
			<source_loc>10788</source_loc>
			<name>k_u2_u0</name>
			<datatype W="9">sc_uint</datatype>
			<livein>1,35,74,75,76</livein>
			<liveout>1,35,74,76</liveout>
			<reg_deffed>35,76</reg_deffed>
			<instance_name>s_reg_141</instance_name>
			<op>
				<id>794</id>
				<op_kind>reg</op_kind>
				<object>s_reg_141</object>
			</op>
		</reg_op>
		<reg_op>
			<id>11137</id>
			<source_loc>10807</source_loc>
			<name>k_u3_u0</name>
			<datatype W="9">sc_uint</datatype>
			<livein>2,3,20,86,88</livein>
			<liveout>2,3,20,88</liveout>
			<reg_deffed>3,20,88</reg_deffed>
			<instance_name>s_reg_141</instance_name>
			<op>
				<id>813</id>
				<op_kind>reg</op_kind>
				<object>s_reg_141</object>
			</op>
		</reg_op>
		<reg_op>
			<id>11138</id>
			<source_loc>10834</source_loc>
			<name>k_u4_u0</name>
			<datatype W="9">sc_uint</datatype>
			<livein>3,35,57,76,88,104,109</livein>
			<liveout>3,35,57,76,88,104,109</liveout>
			<reg_deffed>3,35,57,76,88</reg_deffed>
			<instance_name>s_reg_141</instance_name>
			<op>
				<id>840</id>
				<op_kind>reg</op_kind>
				<object>s_reg_141</object>
			</op>
		</reg_op>
		<reg_op>
			<id>11140</id>
			<source_loc>10692</source_loc>
			<name>flag_mux_1</name>
			<datatype W="12">sc_uint</datatype>
			<livein>3,35,57,76,88,104,109</livein>
			<liveout>3,35,57,76,88,104,109</liveout>
			<reg_deffed>35</reg_deffed>
			<instance_name>s_reg_142</instance_name>
			<op>
				<id>710</id>
				<op_kind>reg</op_kind>
				<object>s_reg_142</object>
			</op>
		</reg_op>
		<reg_op>
			<id>11141</id>
			<source_loc>10735</source_loc>
			<name>flag_mi20</name>
			<datatype W="12">sc_uint</datatype>
			<livein>1,2,3,20,33,34,35,57,74,75,76,86,87,88</livein>
			<liveout>1,2,3,20,33,34,35,57,74,75,76,86,87,88</liveout>
			<reg_deffed>3,20</reg_deffed>
			<instance_name>s_reg_142</instance_name>
			<op>
				<id>741</id>
				<op_kind>reg</op_kind>
				<object>s_reg_142</object>
			</op>
		</reg_op>
		<reg_op>
			<id>11143</id>
			<source_loc>10813</source_loc>
			<name>CynTemp_51</name>
			<datatype W="11">sc_uint</datatype>
			<livein>2,3,20,86,87,88</livein>
			<liveout>2,3,20,86,87,88</liveout>
			<reg_deffed>3,20,88</reg_deffed>
			<instance_name>s_reg_143</instance_name>
			<op>
				<id>819</id>
				<op_kind>reg</op_kind>
				<object>s_reg_143</object>
			</op>
		</reg_op>
		<reg_op>
			<id>11145</id>
			<source_loc>10751</source_loc>
			<name>CynTemp_42</name>
			<datatype W="4">sc_uint</datatype>
			<livein>3,20,33,34,35</livein>
			<liveout>3,20,33,34,35</liveout>
			<reg_deffed>3,20,35</reg_deffed>
			<instance_name>s_reg_144</instance_name>
			<op>
				<id>757</id>
				<op_kind>reg</op_kind>
				<object>s_reg_144</object>
			</op>
		</reg_op>
		<reg_op>
			<id>11146</id>
			<source_loc>10820</source_loc>
			<name>CynTemp_54</name>
			<datatype W="4">sc_uint</datatype>
			<livein>2,3,20,86,87,88</livein>
			<liveout>2,3,20,86,87,88</liveout>
			<reg_deffed>3,20,88</reg_deffed>
			<instance_name>s_reg_144</instance_name>
			<op>
				<id>826</id>
				<op_kind>reg</op_kind>
				<object>s_reg_144</object>
			</op>
		</reg_op>
		<reg_op>
			<id>11148</id>
			<source_loc>10755</source_loc>
			<name>CynTemp_45</name>
			<datatype W="4">sc_uint</datatype>
			<livein>34</livein>
			<liveout>33</liveout>
			<reg_deffed>33</reg_deffed>
			<instance_name>s_reg_145</instance_name>
			<op>
				<id>761</id>
				<op_kind>reg</op_kind>
				<object>s_reg_145</object>
			</op>
		</reg_op>
		<reg_op>
			<id>11150</id>
			<source_loc>10750</source_loc>
			<name>CynTemp_41</name>
			<datatype W="4">sc_uint</datatype>
			<livein>3,20,33,34,35</livein>
			<liveout>3,20,33,34,35</liveout>
			<reg_deffed>3,20,35</reg_deffed>
			<instance_name>s_reg_146</instance_name>
			<op>
				<id>756</id>
				<op_kind>reg</op_kind>
				<object>s_reg_146</object>
			</op>
		</reg_op>
		<reg_op>
			<id>11151</id>
			<source_loc>10754</source_loc>
			<name>CynTemp_44</name>
			<datatype W="4">sc_uint</datatype>
			<livein>3,20,33,34,35</livein>
			<liveout>3,20,33,34,35</liveout>
			<reg_deffed>3,20,35</reg_deffed>
			<instance_name>s_reg_146</instance_name>
			<op>
				<id>760</id>
				<op_kind>reg</op_kind>
				<object>s_reg_146</object>
			</op>
		</reg_op>
		<reg_op>
			<id>11152</id>
			<source_loc>10800</source_loc>
			<name>k_u2_mi49</name>
			<datatype W="9">sc_uint</datatype>
			<livein>75,76</livein>
			<liveout>74,75,76</liveout>
			<reg_deffed>74</reg_deffed>
			<instance_name>s_reg_146</instance_name>
			<op>
				<id>806</id>
				<op_kind>reg</op_kind>
				<object>s_reg_146</object>
			</op>
		</reg_op>
		<reg_op>
			<id>11153</id>
			<source_loc>10824</source_loc>
			<name>k_u3_mi59</name>
			<datatype W="9">sc_uint</datatype>
			<livein>86,87,88</livein>
			<liveout>2,86,87,88</liveout>
			<reg_deffed>2</reg_deffed>
			<instance_name>s_reg_146</instance_name>
			<op>
				<id>830</id>
				<op_kind>reg</op_kind>
				<object>s_reg_146</object>
			</op>
		</reg_op>
		<reg_op>
			<id>11155</id>
			<source_loc>10817</source_loc>
			<name>CynTemp_53</name>
			<datatype W="12">sc_uint</datatype>
			<livein>86</livein>
			<liveout>2</liveout>
			<reg_deffed>2</reg_deffed>
			<instance_name>s_reg_147</instance_name>
			<op>
				<id>823</id>
				<op_kind>reg</op_kind>
				<object>s_reg_147</object>
			</op>
		</reg_op>
		<reg_op>
			<id>11156</id>
			<source_loc>10822</source_loc>
			<name>CynTemp_13</name>
			<datatype W="12">sc_uint</datatype>
			<livein>87</livein>
			<liveout>86</liveout>
			<reg_deffed>86</reg_deffed>
			<instance_name>s_reg_147</instance_name>
			<op>
				<id>828</id>
				<op_kind>reg</op_kind>
				<object>s_reg_147</object>
			</op>
		</reg_op>
		<reg_op>
			<id>11158</id>
			<source_loc>10769</source_loc>
			<name>condvar_002</name>
			<datatype W="1">sc_uint</datatype>
			<livein>35,57,76,88</livein>
			<liveout>35,57,76,88</liveout>
			<reg_deffed>35</reg_deffed>
			<instance_name>s_reg_148</instance_name>
			<op>
				<id>775</id>
				<op_kind>reg</op_kind>
				<object>s_reg_148</object>
			</op>
		</reg_op>
		<reg_op>
			<id>11159</id>
			<source_loc>10847</source_loc>
			<name>h_u0_mi67</name>
			<datatype W="2">sc_uint</datatype>
			<livein>3,35,57,76,88,104</livein>
			<liveout>3,35,57,76,88,104</liveout>
			<reg_deffed>3,35,57,76,88,104</reg_deffed>
			<instance_name>s_reg_148</instance_name>
			<op>
				<id>853</id>
				<op_kind>reg</op_kind>
				<object>s_reg_148</object>
			</op>
		</reg_op>
		<reg_op>
			<id>11160</id>
			<source_loc>10868</source_loc>
			<name>j_u2_u0</name>
			<datatype W="2">sc_uint</datatype>
			<livein>109</livein>
			<liveout>3,35,57,76,88,104,109</liveout>
			<reg_deffed>3,35,57,76,88,104,109</reg_deffed>
			<instance_name>s_reg_148</instance_name>
			<op>
				<id>874</id>
				<op_kind>reg</op_kind>
				<object>s_reg_148</object>
			</op>
		</reg_op>
		<reg_op>
			<id>11161</id>
			<source_loc>10870</source_loc>
			<name>dmux_ctrl_004</name>
			<datatype W="2">sc_uint</datatype>
			<livein>109</livein>
			<liveout>3,35,57,76,88,104,109</liveout>
			<reg_deffed>3,35,57,76,88,104,109</reg_deffed>
			<instance_name>s_reg_148</instance_name>
			<op>
				<id>876</id>
				<op_kind>reg</op_kind>
				<object>s_reg_148</object>
			</op>
		</reg_op>
	</reg_ops>
	<loop>
		<id>1</id>
		<thread>do_filter_2</thread>
		<source_path>/usr/cadtool/cadence/STRATUS/cur/tools.lnx86/stratus/systemc/2.3.1/include/sysc/kernel/sc_ver.h</source_path>
		<source_line>166</source_line>
		<source_loc>6360</source_loc>
		<loop>
			<id>14</id>
			<thread>do_filter_2</thread>
			<loop_iterations>3</loop_iterations>
			<source_path>../DC_Filter.cpp</source_path>
			<source_line>179</source_line>
			<source_loc>2708</source_loc>
			<start_cycle>0</start_cycle>
			<max_path>2</max_path>
			<latency>4644</latency>
			<loop>
				<id>13</id>
				<thread>do_filter_2</thread>
				<loop_iterations>3</loop_iterations>
				<source_path>../DC_Filter.cpp</source_path>
				<source_line>180</source_line>
				<source_loc>2705</source_loc>
				<start_cycle>0</start_cycle>
				<max_path>2</max_path>
				<latency>4644</latency>
				<loop>
					<id>12</id>
					<thread>do_filter_2</thread>
					<loop_iterations>258</loop_iterations>
					<source_path>../DC_Filter.cpp</source_path>
					<source_line>181</source_line>
					<source_loc>2702</source_loc>
					<start_cycle>0</start_cycle>
					<max_path>2</max_path>
					<latency>4644</latency>
				</loop>
			</loop>
		</loop>
		<loop>
			<id>52</id>
			<thread>do_filter_2</thread>
			<source_path>../DC_Filter.cpp</source_path>
			<source_line>184</source_line>
			<source_loc>2961</source_loc>
			<start_cycle>2</start_cycle>
			<max_path>9</max_path>
			<latency>14336</latency>
			<loop>
				<id>28</id>
				<thread>do_filter_2</thread>
				<loop_iterations>3</loop_iterations>
				<source_path>../DC_Filter.cpp</source_path>
				<source_line>205</source_line>
				<source_loc>2797</source_loc>
				<start_cycle>0</start_cycle>
				<max_path>3</max_path>
				<latency>4608</latency>
				<loop>
					<id>27</id>
					<thread>do_filter_2</thread>
					<loop_iterations>2</loop_iterations>
					<source_path>../DC_Filter.cpp</source_path>
					<source_line>206</source_line>
					<source_loc>2794</source_loc>
					<start_cycle>0</start_cycle>
					<max_path>3</max_path>
					<latency>4608</latency>
					<loop>
						<id>26</id>
						<thread>do_filter_2</thread>
						<loop_iterations>256</loop_iterations>
						<source_path>../DC_Filter.cpp</source_path>
						<source_line>207</source_line>
						<source_loc>2791</source_loc>
						<start_cycle>0</start_cycle>
						<max_path>3</max_path>
						<latency>4608</latency>
					</loop>
				</loop>
			</loop>
			<loop>
				<id>40</id>
				<thread>do_filter_2</thread>
				<loop_iterations>256</loop_iterations>
				<source_path>../DC_Filter.cpp</source_path>
				<source_line>232</source_line>
				<source_loc>2862</source_loc>
				<start_cycle>3</start_cycle>
				<max_path>1</max_path>
				<latency>768</latency>
				<loop>
					<id>39</id>
					<thread>do_filter_2</thread>
					<loop_iterations>3</loop_iterations>
					<source_path>../DC_Filter.cpp</source_path>
					<source_line>234</source_line>
					<source_loc>2859</source_loc>
					<start_cycle>0</start_cycle>
					<max_path>1</max_path>
					<latency>768</latency>
				</loop>
			</loop>
			<loop>
				<id>38</id>
				<thread>do_filter_2</thread>
				<loop_iterations>256</loop_iterations>
				<source_path>../DC_Filter.cpp</source_path>
				<source_line>215</source_line>
				<source_loc>2835</source_loc>
				<start_cycle>3</start_cycle>
				<max_path>4</max_path>
				<latency>1024</latency>
			</loop>
			<loop>
				<id>25</id>
				<thread>do_filter_2</thread>
				<loop_iterations>2</loop_iterations>
				<source_path>../DC_Filter.cpp</source_path>
				<source_line>188</source_line>
				<source_loc>2756</source_loc>
				<start_cycle>0</start_cycle>
				<max_path>4</max_path>
				<latency>2048</latency>
				<loop>
					<id>24</id>
					<thread>do_filter_2</thread>
					<loop_iterations>256</loop_iterations>
					<source_path>../DC_Filter.cpp</source_path>
					<source_line>189</source_line>
					<source_loc>2753</source_loc>
					<start_cycle>0</start_cycle>
					<max_path>4</max_path>
					<latency>2048</latency>
				</loop>
			</loop>
			<loop>
				<id>51</id>
				<thread>do_filter_2</thread>
				<loop_iterations>256</loop_iterations>
				<source_path>../DC_Filter.cpp</source_path>
				<source_line>243</source_line>
				<source_loc>2960</source_loc>
				<start_cycle>7</start_cycle>
				<max_path>2</max_path>
				<latency>8704</latency>
				<loop>
					<id>41</id>
					<thread>do_filter_2</thread>
					<loop_iterations>3</loop_iterations>
					<source_path>../DC_Filter.cpp</source_path>
					<source_line>245</source_line>
					<source_loc>2884</source_loc>
					<start_cycle>0</start_cycle>
					<max_path>1</max_path>
					<latency>768</latency>
				</loop>
				<loop>
					<id>44</id>
					<thread>do_filter_2</thread>
					<loop_iterations>3</loop_iterations>
					<source_path>../DC_Filter.cpp</source_path>
					<source_line>248</source_line>
					<source_loc>2935</source_loc>
					<start_cycle>0</start_cycle>
					<max_path>1</max_path>
					<latency>6912</latency>
					<loop>
						<id>43</id>
						<thread>do_filter_2</thread>
						<loop_iterations>3</loop_iterations>
						<source_path>../DC_Filter.cpp</source_path>
						<source_line>249</source_line>
						<source_loc>2932</source_loc>
						<start_cycle>0</start_cycle>
						<max_path>1</max_path>
						<latency>6912</latency>
						<loop>
							<id>42</id>
							<thread>do_filter_2</thread>
							<loop_iterations>3</loop_iterations>
							<source_path>../DC_Filter.cpp</source_path>
							<source_line>252</source_line>
							<source_loc>2929</source_loc>
							<start_cycle>0</start_cycle>
							<max_path>1</max_path>
							<latency>6912</latency>
							<name>main_loop_pipeline</name>
						</loop>
					</loop>
				</loop>
			</loop>
		</loop>
	</loop>
	<latency>
		<name>algorithm_latency</name>
		<constr_id>86</constr_id>
		<min>0</min>
		<max>2</max>
		<value>1</value>
		<source_loc>2908</source_loc>
		<source_path>../DC_Filter.cpp</source_path>
		<source_line>253</source_line>
		<thread>do_filter_2</thread>
	</latency>
	<cycle_slack>0.0000</cycle_slack>
	<cycle_time>10.0000</cycle_time>
	<loop>
		<id>1</id>
		<thread>do_filter_2</thread>
		<pre_loop_waits>2147483647</pre_loop_waits>
		<pipe_io_span>-2147483646</pipe_io_span>
		<loop>
			<id>14</id>
			<thread>do_filter_2</thread>
			<pre_loop_waits>2147483647</pre_loop_waits>
			<pipe_io_span>-2147483646</pipe_io_span>
			<loop>
				<id>13</id>
				<thread>do_filter_2</thread>
				<pre_loop_waits>2147483647</pre_loop_waits>
				<pipe_io_span>-2147483646</pipe_io_span>
				<loop>
					<id>12</id>
					<thread>do_filter_2</thread>
					<pre_loop_waits>2147483647</pre_loop_waits>
					<pipe_io_span>-2147483646</pipe_io_span>
					<cycle>
						<cycle_id>19</cycle_id>
						<start_cycle>0</start_cycle>
						<latency>2322</latency>
					</cycle>
					<cycle>
						<cycle_id>20</cycle_id>
						<start_cycle>1</start_cycle>
						<latency>4644</latency>
					</cycle>
				</loop>
			</loop>
		</loop>
		<loop>
			<id>52</id>
			<thread>do_filter_2</thread>
			<pre_loop_waits>2147483647</pre_loop_waits>
			<pipe_io_span>-2147483646</pipe_io_span>
			<loop>
				<id>28</id>
				<thread>do_filter_2</thread>
				<pre_loop_waits>2147483647</pre_loop_waits>
				<pipe_io_span>-2147483646</pipe_io_span>
				<loop>
					<id>27</id>
					<thread>do_filter_2</thread>
					<pre_loop_waits>2147483647</pre_loop_waits>
					<pipe_io_span>-2147483646</pipe_io_span>
					<loop>
						<id>26</id>
						<thread>do_filter_2</thread>
						<pre_loop_waits>2147483647</pre_loop_waits>
						<pipe_io_span>-2147483646</pipe_io_span>
						<cycle>
							<cycle_id>33</cycle_id>
							<start_cycle>0</start_cycle>
							<latency>6180</latency>
						</cycle>
						<cycle>
							<cycle_id>34</cycle_id>
							<start_cycle>1</start_cycle>
							<latency>7716</latency>
						</cycle>
						<cycle>
							<cycle_id>35</cycle_id>
							<start_cycle>2</start_cycle>
							<latency>9252</latency>
						</cycle>
					</loop>
				</loop>
			</loop>
			<loop>
				<id>40</id>
				<thread>do_filter_2</thread>
				<pre_loop_waits>2147483647</pre_loop_waits>
				<pipe_io_span>-2147483646</pipe_io_span>
				<loop>
					<id>39</id>
					<thread>do_filter_2</thread>
					<pre_loop_waits>2147483647</pre_loop_waits>
					<pipe_io_span>-2147483646</pipe_io_span>
					<cycle>
						<cycle_id>57</cycle_id>
						<start_cycle>0</start_cycle>
						<latency>10020</latency>
					</cycle>
				</loop>
			</loop>
			<loop>
				<id>38</id>
				<thread>do_filter_2</thread>
				<pre_loop_waits>2147483647</pre_loop_waits>
				<pipe_io_span>-2147483646</pipe_io_span>
				<cycle>
					<cycle_id>1</cycle_id>
					<cyn_protocol/>
					<source_loc>15375</source_loc>
					<start_cycle>0</start_cycle>
					<latency>9508</latency>
				</cycle>
				<cycle>
					<cycle_id>74</cycle_id>
					<start_cycle>1</start_cycle>
					<latency>9764</latency>
				</cycle>
				<cycle>
					<cycle_id>75</cycle_id>
					<start_cycle>2</start_cycle>
					<latency>10020</latency>
				</cycle>
				<cycle>
					<cycle_id>76</cycle_id>
					<start_cycle>3</start_cycle>
					<latency>10276</latency>
				</cycle>
			</loop>
			<loop>
				<id>25</id>
				<thread>do_filter_2</thread>
				<pre_loop_waits>2147483647</pre_loop_waits>
				<pipe_io_span>-2147483646</pipe_io_span>
				<loop>
					<id>24</id>
					<thread>do_filter_2</thread>
					<pre_loop_waits>2147483647</pre_loop_waits>
					<pipe_io_span>-2147483646</pipe_io_span>
					<cycle>
						<cycle_id>2</cycle_id>
						<cyn_protocol/>
						<source_loc>15153</source_loc>
						<start_cycle>0</start_cycle>
						<latency>5156</latency>
					</cycle>
					<cycle>
						<cycle_id>86</cycle_id>
						<start_cycle>1</start_cycle>
						<latency>5668</latency>
					</cycle>
					<cycle>
						<cycle_id>87</cycle_id>
						<start_cycle>2</start_cycle>
						<latency>6180</latency>
					</cycle>
					<cycle>
						<cycle_id>88</cycle_id>
						<start_cycle>3</start_cycle>
						<latency>6692</latency>
					</cycle>
				</loop>
			</loop>
			<loop>
				<id>51</id>
				<thread>do_filter_2</thread>
				<pre_loop_waits>2147483647</pre_loop_waits>
				<pipe_io_span>-2147483646</pipe_io_span>
				<cycle>
					<cycle_id>3</cycle_id>
					<cyn_protocol/>
					<source_loc>15749</source_loc>
					<start_cycle>1</start_cycle>
					<latency>18980</latency>
				</cycle>
				<loop>
					<id>41</id>
					<thread>do_filter_2</thread>
					<pre_loop_waits>2147483647</pre_loop_waits>
					<pipe_io_span>-2147483646</pipe_io_span>
					<cycle>
						<cycle_id>104</cycle_id>
						<start_cycle>0</start_cycle>
						<latency>12580</latency>
					</cycle>
				</loop>
				<loop>
					<id>44</id>
					<thread>do_filter_2</thread>
					<pre_loop_waits>2147483647</pre_loop_waits>
					<pipe_io_span>-2147483646</pipe_io_span>
					<loop>
						<id>43</id>
						<thread>do_filter_2</thread>
						<pre_loop_waits>2147483647</pre_loop_waits>
						<pipe_io_span>-2147483646</pipe_io_span>
						<loop>
							<id>42</id>
							<thread>do_filter_2</thread>
							<pre_loop_waits>2147483647</pre_loop_waits>
							<pipe_io_span>-2147483646</pipe_io_span>
							<cycle>
								<cycle_id>109</cycle_id>
								<start_cycle>0</start_cycle>
								<latency>18724</latency>
							</cycle>
						</loop>
					</loop>
				</loop>
			</loop>
		</loop>
	</loop>
	<source_loc>
		<id>11475</id>
		<loc_kind>ARRAY</loc_kind>
		<sub_loc>10059,10059</sub_loc>
	</source_loc>
	<source_loc>
		<id>11476</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>13380</opcode>
		<sub_loc>10059,10059</sub_loc>
	</source_loc>
	<source_loc>
		<id>11478</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>20071</sub_loc>
	</source_loc>
	<source_loc>
		<id>11477</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>20071</sub_loc>
	</source_loc>
	<source_loc>
		<id>11480</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>10059</sub_loc>
	</source_loc>
	<cdfg>
		<path>bdr/pre_sched.snapshot.bdr.19</path>
		<name>pre_sched</name>
		<thread>gen_do_reg_vld_1</thread>
	</cdfg>
	<sched_ops_fu>
		<thread>gen_do_reg_vld_1</thread>
		<value>7</value>
	</sched_ops_fu>
	<sched_ops_wire>
		<thread>gen_do_reg_vld_1</thread>
		<value>6</value>
	</sched_ops_wire>
	<intrinsic_muxing>
		<thread>gen_do_reg_vld_1</thread>
		<value>11</value>
	</intrinsic_muxing>
	<pm_ops>
		<thread>gen_do_reg_vld_1</thread>
		<op>
			<id>11491</id>
			<opcode>34</opcode>
			<source_loc>20214</source_loc>
			<port>
				<name>in3</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>in2</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>ctrl1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">bool</datatype>
			</port>
		</op>
	</pm_ops>
	<sched_ops>
		<thread>gen_do_reg_vld_1</thread>
		<io_op>
			<id>11484</id>
			<source_loc>10049</source_loc>
			<order>1</order>
			<sig_name>i_rgb_inside_m_vld_reg</sig_name>
			<label>i_rgb_inside.m_vld_reg:i_rgb_inside_m_vld_reg:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>1317</id>
				<op_kind>output</op_kind>
				<object>i_rgb_inside_m_vld_reg</object>
			</op>
			<cycle_id>2</cycle_id>
			<chain_time>0.0755000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>11485</id>
			<source_loc>20071</source_loc>
			<order>2</order>
			<sig_name>i_rgb_inside_m_vld_reg</sig_name>
			<label>m_vld_reg:i_rgb_inside_m_vld_reg:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>1318</id>
				<op_kind>output</op_kind>
				<object>i_rgb_inside_m_vld_reg</object>
			</op>
			<cycle_id>2</cycle_id>
			<cycle_id>1</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>11486</id>
			<source_loc>11480</source_loc>
			<order>3</order>
			<sig_name>gen_do_reg_vld_1_i_rgb_inside_m_vld_reg_next</sig_name>
			<label>i_rgb_inside.m_vld_reg:gen_do_reg_vld_1_i_rgb_inside_m_vld_reg_next:write</label>
			<datatype W="1">bool</datatype>
			<op>
				<id>1319</id>
				<op_kind>output</op_kind>
				<object>gen_do_reg_vld_1_i_rgb_inside_m_vld_reg_next</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.2280000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>11487</id>
			<source_loc>10056</source_loc>
			<order>4</order>
			<sig_name>i_rgb_inside_m_busy_internal</sig_name>
			<label>i_rgb_inside.m_busy_internal:i_rgb_inside_m_busy_internal:read</label>
			<datatype W="1">bool</datatype>
			<input_read/>
			<op>
				<id>1320</id>
				<op_kind>input</op_kind>
				<object>i_rgb_inside_m_busy_internal</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>11488</id>
			<source_loc>10060</source_loc>
			<order>5</order>
			<sig_name>i_rgb_inside_vld</sig_name>
			<label>vld:i_rgb_inside_vld:read</label>
			<datatype W="1">bool</datatype>
			<input_read/>
			<op>
				<id>1321</id>
				<op_kind>input</op_kind>
				<object>i_rgb_inside_vld</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</io_op>
		<op>
			<id>11489</id>
			<source_loc>9145</source_loc>
			<order>6</order>
			<instance_name>DC_Filter_N_Muxb_1_2_4_4_154</instance_name>
			<opcode>34</opcode>
			<label>MUX(2)</label>
			<op>
				<id>1322</id>
				<op_kind>mux</op_kind>
				<in_widths>1 1 1</in_widths>
				<out_widths>1</out_widths>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.2040000000</chain_time>
			<guard>true</guard>
		</op>
		<io_op>
			<id>11490</id>
			<source_loc>11476</source_loc>
			<order>7</order>
			<sig_name>i_rgb_inside_m_vld_reg</sig_name>
			<label>m_vld_reg:i_rgb_inside_m_vld_reg:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>1323</id>
				<op_kind>output</op_kind>
				<object>i_rgb_inside_m_vld_reg</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.2695000000</chain_time>
			<guard>true</guard>
		</io_op>
	</sched_ops>
	<cdfg>
		<path>bdr/post_sched.snapshot.bdr.19</path>
		<name>post_sched</name>
		<thread>gen_do_reg_vld_1</thread>
	</cdfg>
	<timing_paths>
		<thread>gen_do_reg_vld_1</thread>
		<timing_path>
			<name>gen_do_reg_vld_1_1</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_do_reg_vld_1</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>9.8860</delay>
				<port_name>i_rgb_inside_m_busy_internal</port_name>
				<state>18</state>
				<source_loc>11487</source_loc>
			</path_node>
			<delay>9.8860</delay>
		</timing_path>
		<timing_path>
			<name>gen_do_reg_vld_1_2</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_do_reg_vld_1</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1555</delay>
				<port_name>i_rgb_inside_vld</port_name>
				<state>18</state>
				<source_loc>11488</source_loc>
			</path_node>
			<delay>0.1555</delay>
		</timing_path>
		<timing_path>
			<name>gen_do_reg_vld_1_3</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_do_reg_vld_1</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>i_rgb_inside_m_vld_reg</port_name>
				<state>15</state>
				<source_loc>10059</source_loc>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
		<timing_path>
			<name>gen_do_reg_vld_1_4</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_do_reg_vld_1</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>i_rgb_inside_m_vld_reg</port_name>
				<state>18</state>
				<source_loc>11490</source_loc>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
		<timing_path>
			<name>gen_do_reg_vld_1_5</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_do_reg_vld_1</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>i_rgb_inside_m_vld_reg</port_name>
				<state>14</state>
				<source_loc>11479</source_loc>
			</path_node>
			<delay>0.0655</delay>
		</timing_path>
		<timing_path>
			<name>gen_do_reg_vld_1_6</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_do_reg_vld_1</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>i_rgb_inside_m_vld_reg</port_name>
				<state>12</state>
				<source_loc>11484</source_loc>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
	</timing_paths>
	<timing_paths>
		<thread>gen_do_reg_vld_1</thread>
		<timing_path>
			<name>gen_do_reg_vld_1_1</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_do_reg_vld_1</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>9.8860</delay>
				<port_name>i_rgb_inside_m_busy_internal</port_name>
			</path_node>
			<delay>9.8860</delay>
		</timing_path>
		<timing_path>
			<name>gen_do_reg_vld_1_2</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_do_reg_vld_1</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1555</delay>
				<port_name>i_rgb_inside_vld</port_name>
			</path_node>
			<delay>0.1555</delay>
		</timing_path>
		<timing_path>
			<name>gen_do_reg_vld_1_3</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_do_reg_vld_1</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>i_rgb_inside_m_vld_reg</port_name>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
		<timing_path>
			<name>gen_do_reg_vld_1_4</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_do_reg_vld_1</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>i_rgb_inside_m_vld_reg</port_name>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
		<timing_path>
			<name>gen_do_reg_vld_1_5</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_do_reg_vld_1</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>i_rgb_inside_m_vld_reg</port_name>
			</path_node>
			<delay>0.0655</delay>
		</timing_path>
		<timing_path>
			<name>gen_do_reg_vld_1_6</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_do_reg_vld_1</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>i_rgb_inside_m_vld_reg</port_name>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
	</timing_paths>
	<reg_ops>
		<thread>gen_do_reg_vld_1</thread>
		<reg_op>
			<id>11497</id>
			<source_loc>11484</source_loc>
			<name>i_rgb_inside_m_vld_reg</name>
			<datatype W="1">bool</datatype>
			<livein>1</livein>
			<liveout>1</liveout>
			<reg_deffed/>
			<instance_name>i_rgb_inside_m_vld_reg</instance_name>
			<op>
				<id>1317</id>
				<op_kind>reg</op_kind>
				<object>i_rgb_inside_m_vld_reg</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
		<reg_op>
			<id>11498</id>
			<source_loc>11490</source_loc>
			<name>i_rgb_inside_m_vld_reg</name>
			<datatype W="1">bool</datatype>
			<livein>1</livein>
			<liveout>1</liveout>
			<reg_deffed>1</reg_deffed>
			<instance_name>i_rgb_inside_m_vld_reg</instance_name>
			<op>
				<id>1323</id>
				<op_kind>reg</op_kind>
				<object>i_rgb_inside_m_vld_reg</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
	</reg_ops>
	<loop>
		<id>1</id>
		<thread>gen_do_reg_vld_1</thread>
		<source_path>/usr/cadtool/cadence/STRATUS/cur/tools.lnx86/stratus/systemc/2.3.1/include/sysc/kernel/sc_ver.h</source_path>
		<source_line>166</source_line>
		<source_loc>6360</source_loc>
		<loop>
			<id>154</id>
			<thread>gen_do_reg_vld_1</thread>
			<source_path>/usr/cadtool/cadence/STRATUS/cur/share/stratus/include/cynw_p2p.h</source_path>
			<source_line>1887</source_line>
			<source_loc>18901</source_loc>
			<start_cycle>0</start_cycle>
			<max_path>1</max_path>
			<latency>1</latency>
		</loop>
	</loop>
	<loop>
		<id>1</id>
		<thread>gen_do_reg_vld_1</thread>
		<pre_loop_waits>2147483647</pre_loop_waits>
		<pipe_io_span>-2147483646</pipe_io_span>
		<loop>
			<id>154</id>
			<thread>gen_do_reg_vld_1</thread>
			<pre_loop_waits>2147483647</pre_loop_waits>
			<pipe_io_span>-2147483646</pipe_io_span>
			<cycle>
				<cycle_id>1</cycle_id>
				<cyn_protocol/>
				<source_loc>6438</source_loc>
				<start_cycle>0</start_cycle>
				<latency>1</latency>
			</cycle>
		</loop>
	</loop>
	<source_loc>
		<id>11503</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>13480</sub_loc>
	</source_loc>
	<source_loc>
		<id>11504</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>13480</sub_loc>
	</source_loc>
	<cdfg>
		<path>bdr/pre_sched.snapshot.bdr.20</path>
		<name>pre_sched</name>
		<thread>gen_busy_0</thread>
	</cdfg>
	<sched_ops_fu>
		<thread>gen_busy_0</thread>
		<value>11</value>
	</sched_ops_fu>
	<sched_ops_wire>
		<thread>gen_busy_0</thread>
		<value>10</value>
	</sched_ops_wire>
	<intrinsic_muxing>
		<thread>gen_busy_0</thread>
		<value>0</value>
	</intrinsic_muxing>
	<resource>
		<res_id>32</res_id>
		<opcode>33</opcode>
		<latency>0</latency>
		<delay>0.1649</delay>
		<module_name>DC_Filter_gen_busy_r_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_DPOPT</module_origin>
		<unit_area>4.1040</unit_area>
		<comb_area>4.1040</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<pm_ops>
		<thread>gen_busy_0</thread>
	</pm_ops>
	<sched_ops>
		<thread>gen_busy_0</thread>
		<io_op>
			<id>11505</id>
			<source_loc>20207</source_loc>
			<order>1</order>
			<sig_name>i_rgb_vld</sig_name>
			<label>vld:i_rgb_vld:read</label>
			<datatype W="1">bool</datatype>
			<input_read/>
			<op>
				<id>1327</id>
				<op_kind>input</op_kind>
				<object>i_rgb_vld</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>11506</id>
			<source_loc>13437</source_loc>
			<order>2</order>
			<sig_name>i_rgb_m_busy_req_0</sig_name>
			<label>m_busy_req_0:i_rgb_m_busy_req_0:read</label>
			<datatype W="1">bool</datatype>
			<input_read/>
			<op>
				<id>1328</id>
				<op_kind>input</op_kind>
				<object>i_rgb_m_busy_req_0</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>11507</id>
			<source_loc>13438</source_loc>
			<order>3</order>
			<sig_name>i_rgb_m_unvalidated_req</sig_name>
			<label>m_unvalidated_req:i_rgb_m_unvalidated_req:read</label>
			<datatype W="1">bool</datatype>
			<input_read/>
			<op>
				<id>1329</id>
				<op_kind>input</op_kind>
				<object>i_rgb_m_unvalidated_req</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</io_op>
		<op>
			<id>11508</id>
			<source_loc>9134</source_loc>
			<order>4</order>
			<instance_name>DC_Filter_gen_busy_r_4_155</instance_name>
			<opcode>68</opcode>
			<label>dpopt(gen_busy_r)</label>
			<op>
				<id>1330</id>
				<op_kind>dpopt</op_kind>
				<in_widths>1 1 1</in_widths>
				<out_widths>3</out_widths>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.2156000000</chain_time>
			<guard>true</guard>
		</op>
		<wire_op>
			<id>11509</id>
			<source_loc>13436</source_loc>
			<order>5</order>
			<sig_name>gnew_req_i0</sig_name>
			<label>i_rgb.gen_busy::new_req:gnew_req_i0:wire</label>
			<datatype W="1">bool</datatype>
			<op>
				<id>1331</id>
				<op_kind>wire</op_kind>
				<object>gnew_req_i0</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.2156000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>11510</id>
			<source_loc>13467</source_loc>
			<order>6</order>
			<sig_name>gdiv_i1</sig_name>
			<label>i_rgb.gen_busy::div:gdiv_i1:wire</label>
			<datatype W="1">bool</datatype>
			<op>
				<id>1332</id>
				<op_kind>wire</op_kind>
				<object>gdiv_i1</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.2156000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>11511</id>
			<source_loc>11503</source_loc>
			<order>7</order>
			<sig_name>gen_busy_0_i_rgb_m_data_is_invalid_next</sig_name>
			<label>i_rgb.m_data_is_invalid:gen_busy_0_i_rgb_m_data_is_invalid_next:wire</label>
			<datatype W="1">bool</datatype>
			<op>
				<id>1333</id>
				<op_kind>wire</op_kind>
				<object>gen_busy_0_i_rgb_m_data_is_invalid_next</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.2156000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<io_op>
			<id>11512</id>
			<source_loc>13454</source_loc>
			<order>8</order>
			<sig_name>i_rgb_m_busy_internal</sig_name>
			<label>m_busy_internal:i_rgb_m_busy_internal:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>1334</id>
				<op_kind>output</op_kind>
				<object>i_rgb_m_busy_internal</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.3711000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>11513</id>
			<source_loc>13457</source_loc>
			<order>9</order>
			<sig_name>i_rgb_busy</sig_name>
			<label>i_rgb.busy:i_rgb_busy:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>1335</id>
				<op_kind>output</op_kind>
				<object>i_rgb_busy</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.2811000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>11514</id>
			<source_loc>13477</source_loc>
			<order>10</order>
			<sig_name>i_rgb_m_data_is_valid</sig_name>
			<label>m_data_is_valid:i_rgb_m_data_is_valid:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>1336</id>
				<op_kind>output</op_kind>
				<object>i_rgb_m_data_is_valid</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.3525000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>11515</id>
			<source_loc>11504</source_loc>
			<order>11</order>
			<sig_name>i_rgb_m_data_is_invalid</sig_name>
			<label>m_data_is_invalid:i_rgb_m_data_is_invalid:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>1337</id>
				<op_kind>output</op_kind>
				<object>i_rgb_m_data_is_invalid</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.2811000000</chain_time>
			<guard>true</guard>
		</io_op>
	</sched_ops>
	<cdfg>
		<path>bdr/post_sched.snapshot.bdr.20</path>
		<name>post_sched</name>
		<thread>gen_busy_0</thread>
	</cdfg>
	<timing_paths>
		<thread>gen_busy_0</thread>
		<timing_path>
			<name>gen_busy_0_1</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_busy_0</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>i_rgb_vld</port_name>
				<state>11</state>
				<source_loc>11505</source_loc>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.1016</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1555</delay>
				<port_name>i_rgb_m_busy_internal</port_name>
				<state>12</state>
				<source_loc>11512</source_loc>
			</path_node>
			<delay>0.3711</delay>
		</timing_path>
		<timing_path>
			<name>gen_busy_0_2</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_busy_0</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>i_rgb_m_busy_req_0</port_name>
				<state>11</state>
				<source_loc>11506</source_loc>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.1016</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1555</delay>
				<port_name>i_rgb_m_busy_internal</port_name>
				<state>12</state>
				<source_loc>11512</source_loc>
			</path_node>
			<delay>0.3711</delay>
		</timing_path>
		<timing_path>
			<name>gen_busy_0_3</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_busy_0</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>i_rgb_m_unvalidated_req</port_name>
				<state>11</state>
				<source_loc>11507</source_loc>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.1016</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1555</delay>
				<port_name>i_rgb_m_busy_internal</port_name>
				<state>12</state>
				<source_loc>11512</source_loc>
			</path_node>
			<delay>0.3711</delay>
		</timing_path>
		<timing_path>
			<name>gen_busy_0_4</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_busy_0</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>i_rgb_vld</port_name>
				<state>11</state>
				<source_loc>11505</source_loc>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.1016</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1369</delay>
				<port_name>i_rgb_m_data_is_valid</port_name>
				<state>12</state>
				<source_loc>11514</source_loc>
			</path_node>
			<delay>0.3525</delay>
		</timing_path>
		<timing_path>
			<name>gen_busy_0_5</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_busy_0</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>i_rgb_m_busy_req_0</port_name>
				<state>11</state>
				<source_loc>11506</source_loc>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.1016</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1369</delay>
				<port_name>i_rgb_m_data_is_valid</port_name>
				<state>12</state>
				<source_loc>11514</source_loc>
			</path_node>
			<delay>0.3525</delay>
		</timing_path>
		<timing_path>
			<name>gen_busy_0_6</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_busy_0</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>i_rgb_m_unvalidated_req</port_name>
				<state>11</state>
				<source_loc>11507</source_loc>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.1016</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1369</delay>
				<port_name>i_rgb_m_data_is_valid</port_name>
				<state>12</state>
				<source_loc>11514</source_loc>
			</path_node>
			<delay>0.3525</delay>
		</timing_path>
		<timing_path>
			<name>gen_busy_0_7</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_busy_0</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>i_rgb_vld</port_name>
				<state>11</state>
				<source_loc>11505</source_loc>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.1016</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>i_rgb_m_data_is_invalid</port_name>
				<state>12</state>
				<source_loc>11515</source_loc>
			</path_node>
			<delay>0.2811</delay>
		</timing_path>
		<timing_path>
			<name>gen_busy_0_8</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_busy_0</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>i_rgb_m_busy_req_0</port_name>
				<state>11</state>
				<source_loc>11506</source_loc>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.1016</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>i_rgb_m_data_is_invalid</port_name>
				<state>12</state>
				<source_loc>11515</source_loc>
			</path_node>
			<delay>0.2811</delay>
		</timing_path>
		<timing_path>
			<name>gen_busy_0_9</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_busy_0</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>i_rgb_m_unvalidated_req</port_name>
				<state>11</state>
				<source_loc>11507</source_loc>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.1016</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>i_rgb_m_data_is_invalid</port_name>
				<state>12</state>
				<source_loc>11515</source_loc>
			</path_node>
			<delay>0.2811</delay>
		</timing_path>
		<timing_path>
			<name>gen_busy_0_10</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_busy_0</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>i_rgb_vld</port_name>
				<state>11</state>
				<source_loc>11505</source_loc>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.1016</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>i_rgb_busy</port_name>
				<state>12</state>
				<source_loc>11513</source_loc>
			</path_node>
			<delay>0.2811</delay>
		</timing_path>
	</timing_paths>
	<timing_paths>
		<thread>gen_busy_0</thread>
		<timing_path>
			<name>gen_busy_0_1</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_busy_0</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>i_rgb_vld</port_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.1649</delay>
				<instance_name>DC_Filter_gen_busy_r_4_155</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1555</delay>
				<port_name>i_rgb_m_busy_internal</port_name>
			</path_node>
			<delay>0.4344</delay>
		</timing_path>
		<timing_path>
			<name>gen_busy_0_2</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_busy_0</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>i_rgb_m_busy_req_0</port_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.1649</delay>
				<instance_name>DC_Filter_gen_busy_r_4_155</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1555</delay>
				<port_name>i_rgb_m_busy_internal</port_name>
			</path_node>
			<delay>0.4344</delay>
		</timing_path>
		<timing_path>
			<name>gen_busy_0_3</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_busy_0</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>i_rgb_m_unvalidated_req</port_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.1649</delay>
				<instance_name>DC_Filter_gen_busy_r_4_155</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1555</delay>
				<port_name>i_rgb_m_busy_internal</port_name>
			</path_node>
			<delay>0.4344</delay>
		</timing_path>
		<timing_path>
			<name>gen_busy_0_4</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_busy_0</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>i_rgb_vld</port_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.1649</delay>
				<instance_name>DC_Filter_gen_busy_r_4_155</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1369</delay>
				<port_name>i_rgb_m_data_is_valid</port_name>
			</path_node>
			<delay>0.4158</delay>
		</timing_path>
		<timing_path>
			<name>gen_busy_0_5</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_busy_0</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>i_rgb_m_busy_req_0</port_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.1649</delay>
				<instance_name>DC_Filter_gen_busy_r_4_155</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1369</delay>
				<port_name>i_rgb_m_data_is_valid</port_name>
			</path_node>
			<delay>0.4158</delay>
		</timing_path>
		<timing_path>
			<name>gen_busy_0_6</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_busy_0</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>i_rgb_m_unvalidated_req</port_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.1649</delay>
				<instance_name>DC_Filter_gen_busy_r_4_155</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1369</delay>
				<port_name>i_rgb_m_data_is_valid</port_name>
			</path_node>
			<delay>0.4158</delay>
		</timing_path>
		<timing_path>
			<name>gen_busy_0_7</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_busy_0</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>i_rgb_vld</port_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.1649</delay>
				<instance_name>DC_Filter_gen_busy_r_4_155</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>i_rgb_m_data_is_invalid</port_name>
			</path_node>
			<delay>0.3444</delay>
		</timing_path>
		<timing_path>
			<name>gen_busy_0_8</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_busy_0</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>i_rgb_m_busy_req_0</port_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.1649</delay>
				<instance_name>DC_Filter_gen_busy_r_4_155</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>i_rgb_m_data_is_invalid</port_name>
			</path_node>
			<delay>0.3444</delay>
		</timing_path>
		<timing_path>
			<name>gen_busy_0_9</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_busy_0</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>i_rgb_m_unvalidated_req</port_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.1649</delay>
				<instance_name>DC_Filter_gen_busy_r_4_155</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>i_rgb_m_data_is_invalid</port_name>
			</path_node>
			<delay>0.3444</delay>
		</timing_path>
		<timing_path>
			<name>gen_busy_0_10</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_busy_0</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>i_rgb_vld</port_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.1649</delay>
				<instance_name>DC_Filter_gen_busy_r_4_155</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>i_rgb_busy</port_name>
			</path_node>
			<delay>0.3444</delay>
		</timing_path>
	</timing_paths>
	<reg_ops>
		<thread>gen_busy_0</thread>
	</reg_ops>
	<loop>
		<id>1</id>
		<thread>gen_busy_0</thread>
		<source_path>/usr/cadtool/cadence/STRATUS/cur/tools.lnx86/stratus/systemc/2.3.1/include/sysc/kernel/sc_ver.h</source_path>
		<source_line>166</source_line>
		<source_loc>6360</source_loc>
		<loop>
			<id>98</id>
			<thread>gen_busy_0</thread>
			<source_path>/usr/cadtool/cadence/STRATUS/cur/share/stratus/include/cynw_p2p.h</source_path>
			<source_line>1733</source_line>
			<source_loc>18880</source_loc>
			<start_cycle>0</start_cycle>
			<max_path>1</max_path>
			<latency>1</latency>
		</loop>
	</loop>
	<loop>
		<id>1</id>
		<thread>gen_busy_0</thread>
		<pre_loop_waits>2147483647</pre_loop_waits>
		<pipe_io_span>-2147483646</pipe_io_span>
		<loop>
			<id>98</id>
			<thread>gen_busy_0</thread>
			<pre_loop_waits>2147483647</pre_loop_waits>
			<pipe_io_span>-2147483646</pipe_io_span>
			<cycle>
				<cycle_id>1</cycle_id>
				<cyn_protocol/>
				<source_loc>6416</source_loc>
				<start_cycle>0</start_cycle>
				<latency>1</latency>
			</cycle>
		</loop>
	</loop>
	<source_loc>
		<id>11523</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>11686</sub_loc>
	</source_loc>
	<source_loc>
		<id>11524</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>11686</sub_loc>
	</source_loc>
	<cdfg>
		<path>bdr/pre_sched.snapshot.bdr.21</path>
		<name>pre_sched</name>
		<thread>gen_busy_1</thread>
	</cdfg>
	<sched_ops_fu>
		<thread>gen_busy_1</thread>
		<value>11</value>
	</sched_ops_fu>
	<sched_ops_wire>
		<thread>gen_busy_1</thread>
		<value>10</value>
	</sched_ops_wire>
	<intrinsic_muxing>
		<thread>gen_busy_1</thread>
		<value>0</value>
	</intrinsic_muxing>
	<pm_ops>
		<thread>gen_busy_1</thread>
	</pm_ops>
	<sched_ops>
		<thread>gen_busy_1</thread>
		<io_op>
			<id>11529</id>
			<source_loc>20211</source_loc>
			<order>1</order>
			<sig_name>i_rgb_inside_vld</sig_name>
			<label>vld:i_rgb_inside_vld:read</label>
			<datatype W="1">bool</datatype>
			<input_read/>
			<op>
				<id>1341</id>
				<op_kind>input</op_kind>
				<object>i_rgb_inside_vld</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>11530</id>
			<source_loc>11643</source_loc>
			<order>2</order>
			<sig_name>i_rgb_inside_m_busy_req_0</sig_name>
			<label>m_busy_req_0:i_rgb_inside_m_busy_req_0:read</label>
			<datatype W="1">bool</datatype>
			<input_read/>
			<op>
				<id>1342</id>
				<op_kind>input</op_kind>
				<object>i_rgb_inside_m_busy_req_0</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>11531</id>
			<source_loc>11644</source_loc>
			<order>3</order>
			<sig_name>i_rgb_inside_m_unvalidated_req</sig_name>
			<label>m_unvalidated_req:i_rgb_inside_m_unvalidated_req:read</label>
			<datatype W="1">bool</datatype>
			<input_read/>
			<op>
				<id>1343</id>
				<op_kind>input</op_kind>
				<object>i_rgb_inside_m_unvalidated_req</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</io_op>
		<op>
			<id>11532</id>
			<source_loc>9142</source_loc>
			<order>4</order>
			<instance_name>DC_Filter_gen_busy_r_4_156</instance_name>
			<opcode>68</opcode>
			<label>dpopt(gen_busy_r)</label>
			<op>
				<id>1344</id>
				<op_kind>dpopt</op_kind>
				<in_widths>1 1 1</in_widths>
				<out_widths>3</out_widths>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.2156000000</chain_time>
			<guard>true</guard>
		</op>
		<wire_op>
			<id>11533</id>
			<source_loc>11642</source_loc>
			<order>5</order>
			<sig_name>gnew_req</sig_name>
			<label>i_rgb_inside.gen_busy::new_req:gnew_req:wire</label>
			<datatype W="1">bool</datatype>
			<op>
				<id>1345</id>
				<op_kind>wire</op_kind>
				<object>gnew_req</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.2156000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>11534</id>
			<source_loc>11673</source_loc>
			<order>6</order>
			<sig_name>gdiv</sig_name>
			<label>i_rgb_inside.gen_busy::div:gdiv:wire</label>
			<datatype W="1">bool</datatype>
			<op>
				<id>1346</id>
				<op_kind>wire</op_kind>
				<object>gdiv</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.2156000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>11535</id>
			<source_loc>11523</source_loc>
			<order>7</order>
			<sig_name>gen_busy_1_i_rgb_inside_m_data_is_invalid_next</sig_name>
			<label>i_rgb_inside.m_data_is_invalid:gen_busy_1_i_rgb_inside_m_data_is_invalid_next:wire</label>
			<datatype W="1">bool</datatype>
			<op>
				<id>1347</id>
				<op_kind>wire</op_kind>
				<object>gen_busy_1_i_rgb_inside_m_data_is_invalid_next</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.2156000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<io_op>
			<id>11536</id>
			<source_loc>11660</source_loc>
			<order>8</order>
			<sig_name>i_rgb_inside_m_busy_internal</sig_name>
			<label>m_busy_internal:i_rgb_inside_m_busy_internal:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>1348</id>
				<op_kind>output</op_kind>
				<object>i_rgb_inside_m_busy_internal</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.3711000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>11540</id>
			<source_loc>11663</source_loc>
			<order>9</order>
			<sig_name>i_rgb_inside_busy</sig_name>
			<label>i_rgb_inside.busy:i_rgb_inside_busy:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>1349</id>
				<op_kind>output</op_kind>
				<object>i_rgb_inside_busy</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.2811000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>11541</id>
			<source_loc>11683</source_loc>
			<order>10</order>
			<sig_name>i_rgb_inside_m_data_is_valid</sig_name>
			<label>m_data_is_valid:i_rgb_inside_m_data_is_valid:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>1350</id>
				<op_kind>output</op_kind>
				<object>i_rgb_inside_m_data_is_valid</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.3525000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>11542</id>
			<source_loc>11524</source_loc>
			<order>11</order>
			<sig_name>i_rgb_inside_m_data_is_invalid</sig_name>
			<label>m_data_is_invalid:i_rgb_inside_m_data_is_invalid:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>1351</id>
				<op_kind>output</op_kind>
				<object>i_rgb_inside_m_data_is_invalid</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.2811000000</chain_time>
			<guard>true</guard>
		</io_op>
	</sched_ops>
	<cdfg>
		<path>bdr/post_sched.snapshot.bdr.21</path>
		<name>post_sched</name>
		<thread>gen_busy_1</thread>
	</cdfg>
	<timing_paths>
		<thread>gen_busy_1</thread>
		<timing_path>
			<name>gen_busy_1_1</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_busy_1</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>i_rgb_inside_vld</port_name>
				<state>11</state>
				<source_loc>11529</source_loc>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.1016</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1555</delay>
				<port_name>i_rgb_inside_m_busy_internal</port_name>
				<state>12</state>
				<source_loc>11536</source_loc>
			</path_node>
			<delay>0.3711</delay>
		</timing_path>
		<timing_path>
			<name>gen_busy_1_2</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_busy_1</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>i_rgb_inside_m_busy_req_0</port_name>
				<state>11</state>
				<source_loc>11530</source_loc>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.1016</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1555</delay>
				<port_name>i_rgb_inside_m_busy_internal</port_name>
				<state>12</state>
				<source_loc>11536</source_loc>
			</path_node>
			<delay>0.3711</delay>
		</timing_path>
		<timing_path>
			<name>gen_busy_1_3</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_busy_1</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>i_rgb_inside_m_unvalidated_req</port_name>
				<state>11</state>
				<source_loc>11531</source_loc>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.1016</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1555</delay>
				<port_name>i_rgb_inside_m_busy_internal</port_name>
				<state>12</state>
				<source_loc>11536</source_loc>
			</path_node>
			<delay>0.3711</delay>
		</timing_path>
		<timing_path>
			<name>gen_busy_1_4</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_busy_1</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>i_rgb_inside_vld</port_name>
				<state>11</state>
				<source_loc>11529</source_loc>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.1016</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1369</delay>
				<port_name>i_rgb_inside_m_data_is_valid</port_name>
				<state>12</state>
				<source_loc>11541</source_loc>
			</path_node>
			<delay>0.3525</delay>
		</timing_path>
		<timing_path>
			<name>gen_busy_1_5</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_busy_1</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>i_rgb_inside_m_busy_req_0</port_name>
				<state>11</state>
				<source_loc>11530</source_loc>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.1016</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1369</delay>
				<port_name>i_rgb_inside_m_data_is_valid</port_name>
				<state>12</state>
				<source_loc>11541</source_loc>
			</path_node>
			<delay>0.3525</delay>
		</timing_path>
		<timing_path>
			<name>gen_busy_1_6</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_busy_1</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>i_rgb_inside_m_unvalidated_req</port_name>
				<state>11</state>
				<source_loc>11531</source_loc>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.1016</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1369</delay>
				<port_name>i_rgb_inside_m_data_is_valid</port_name>
				<state>12</state>
				<source_loc>11541</source_loc>
			</path_node>
			<delay>0.3525</delay>
		</timing_path>
		<timing_path>
			<name>gen_busy_1_7</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_busy_1</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>i_rgb_inside_vld</port_name>
				<state>11</state>
				<source_loc>11529</source_loc>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.1016</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>i_rgb_inside_m_data_is_invalid</port_name>
				<state>12</state>
				<source_loc>11542</source_loc>
			</path_node>
			<delay>0.2811</delay>
		</timing_path>
		<timing_path>
			<name>gen_busy_1_8</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_busy_1</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>i_rgb_inside_m_busy_req_0</port_name>
				<state>11</state>
				<source_loc>11530</source_loc>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.1016</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>i_rgb_inside_m_data_is_invalid</port_name>
				<state>12</state>
				<source_loc>11542</source_loc>
			</path_node>
			<delay>0.2811</delay>
		</timing_path>
		<timing_path>
			<name>gen_busy_1_9</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_busy_1</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>i_rgb_inside_m_unvalidated_req</port_name>
				<state>11</state>
				<source_loc>11531</source_loc>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.1016</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>i_rgb_inside_m_data_is_invalid</port_name>
				<state>12</state>
				<source_loc>11542</source_loc>
			</path_node>
			<delay>0.2811</delay>
		</timing_path>
		<timing_path>
			<name>gen_busy_1_10</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_busy_1</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>i_rgb_inside_vld</port_name>
				<state>11</state>
				<source_loc>11529</source_loc>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.1016</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>i_rgb_inside_busy</port_name>
				<state>12</state>
				<source_loc>11540</source_loc>
			</path_node>
			<delay>0.2811</delay>
		</timing_path>
	</timing_paths>
	<timing_paths>
		<thread>gen_busy_1</thread>
		<timing_path>
			<name>gen_busy_1_1</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_busy_1</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>i_rgb_inside_vld</port_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.1649</delay>
				<instance_name>DC_Filter_gen_busy_r_4_156</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1555</delay>
				<port_name>i_rgb_inside_m_busy_internal</port_name>
			</path_node>
			<delay>0.4344</delay>
		</timing_path>
		<timing_path>
			<name>gen_busy_1_2</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_busy_1</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>i_rgb_inside_m_busy_req_0</port_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.1649</delay>
				<instance_name>DC_Filter_gen_busy_r_4_156</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1555</delay>
				<port_name>i_rgb_inside_m_busy_internal</port_name>
			</path_node>
			<delay>0.4344</delay>
		</timing_path>
		<timing_path>
			<name>gen_busy_1_3</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_busy_1</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>i_rgb_inside_m_unvalidated_req</port_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.1649</delay>
				<instance_name>DC_Filter_gen_busy_r_4_156</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1555</delay>
				<port_name>i_rgb_inside_m_busy_internal</port_name>
			</path_node>
			<delay>0.4344</delay>
		</timing_path>
		<timing_path>
			<name>gen_busy_1_4</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_busy_1</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>i_rgb_inside_vld</port_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.1649</delay>
				<instance_name>DC_Filter_gen_busy_r_4_156</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1369</delay>
				<port_name>i_rgb_inside_m_data_is_valid</port_name>
			</path_node>
			<delay>0.4158</delay>
		</timing_path>
		<timing_path>
			<name>gen_busy_1_5</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_busy_1</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>i_rgb_inside_m_busy_req_0</port_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.1649</delay>
				<instance_name>DC_Filter_gen_busy_r_4_156</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1369</delay>
				<port_name>i_rgb_inside_m_data_is_valid</port_name>
			</path_node>
			<delay>0.4158</delay>
		</timing_path>
		<timing_path>
			<name>gen_busy_1_6</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_busy_1</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>i_rgb_inside_m_unvalidated_req</port_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.1649</delay>
				<instance_name>DC_Filter_gen_busy_r_4_156</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1369</delay>
				<port_name>i_rgb_inside_m_data_is_valid</port_name>
			</path_node>
			<delay>0.4158</delay>
		</timing_path>
		<timing_path>
			<name>gen_busy_1_7</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_busy_1</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>i_rgb_inside_vld</port_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.1649</delay>
				<instance_name>DC_Filter_gen_busy_r_4_156</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>i_rgb_inside_m_data_is_invalid</port_name>
			</path_node>
			<delay>0.3444</delay>
		</timing_path>
		<timing_path>
			<name>gen_busy_1_8</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_busy_1</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>i_rgb_inside_m_busy_req_0</port_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.1649</delay>
				<instance_name>DC_Filter_gen_busy_r_4_156</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>i_rgb_inside_m_data_is_invalid</port_name>
			</path_node>
			<delay>0.3444</delay>
		</timing_path>
		<timing_path>
			<name>gen_busy_1_9</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_busy_1</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>i_rgb_inside_m_unvalidated_req</port_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.1649</delay>
				<instance_name>DC_Filter_gen_busy_r_4_156</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>i_rgb_inside_m_data_is_invalid</port_name>
			</path_node>
			<delay>0.3444</delay>
		</timing_path>
		<timing_path>
			<name>gen_busy_1_10</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_busy_1</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>i_rgb_inside_vld</port_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.1649</delay>
				<instance_name>DC_Filter_gen_busy_r_4_156</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>i_rgb_inside_busy</port_name>
			</path_node>
			<delay>0.3444</delay>
		</timing_path>
	</timing_paths>
	<reg_ops>
		<thread>gen_busy_1</thread>
	</reg_ops>
	<loop>
		<id>1</id>
		<thread>gen_busy_1</thread>
		<source_path>/usr/cadtool/cadence/STRATUS/cur/tools.lnx86/stratus/systemc/2.3.1/include/sysc/kernel/sc_ver.h</source_path>
		<source_line>166</source_line>
		<source_loc>6360</source_loc>
		<loop>
			<id>137</id>
			<thread>gen_busy_1</thread>
			<source_path>/usr/cadtool/cadence/STRATUS/cur/share/stratus/include/cynw_p2p.h</source_path>
			<source_line>1733</source_line>
			<source_loc>18895</source_loc>
			<start_cycle>0</start_cycle>
			<max_path>1</max_path>
			<latency>1</latency>
		</loop>
	</loop>
	<loop>
		<id>1</id>
		<thread>gen_busy_1</thread>
		<pre_loop_waits>2147483647</pre_loop_waits>
		<pipe_io_span>-2147483646</pipe_io_span>
		<loop>
			<id>137</id>
			<thread>gen_busy_1</thread>
			<pre_loop_waits>2147483647</pre_loop_waits>
			<pipe_io_span>-2147483646</pipe_io_span>
			<cycle>
				<cycle_id>1</cycle_id>
				<cyn_protocol/>
				<source_loc>6432</source_loc>
				<start_cycle>0</start_cycle>
				<latency>1</latency>
			</cycle>
		</loop>
	</loop>
	<snapshot>
		<path>bdr/sched.snapshot.bdr</path>
		<name>sched</name>
	</snapshot>
	<stable_time>
		<name>i_rgb_inside_m_stalling</name>
		<time> 9.863</time>
	</stable_time>
	<stable_time>
		<name>i_rgb_inside_m_busy_req_0</name>
		<time> 0.114</time>
	</stable_time>
	<stable_time>
		<name>i_rgb_inside_data</name>
		<time> 0.114</time>
	</stable_time>
	<input_delay>
		<name>i_rgb_inside_data</name>
		<time> 0.114</time>
	</input_delay>
	<stable_time>
		<name>o_result_m_req_m_trig_req</name>
		<time> 0.114</time>
	</stable_time>
	<stable_time>
		<name>o_result_data</name>
		<time> 0.114</time>
	</stable_time>
	<stable_time>
		<name>i_rgb_inside_m_data_is_invalid</name>
		<time> 9.934</time>
	</stable_time>
	<stable_time>
		<name>o_result_m_req_m_next_trig_req</name>
		<time> 0.133</time>
	</stable_time>
	<stable_time>
		<name>o_result_m_stalling</name>
		<time> 9.934</time>
	</stable_time>
	<stable_time>
		<name>i_rst</name>
		<time> 0.114</time>
	</stable_time>
	<stable_time>
		<name>i_rgb_m_stalling</name>
		<time> 9.863</time>
	</stable_time>
	<stable_time>
		<name>i_rgb_m_busy_req_0</name>
		<time> 0.114</time>
	</stable_time>
	<stable_time>
		<name>i_rgb_data</name>
		<time> 0.114</time>
	</stable_time>
	<input_delay>
		<name>i_rgb_data</name>
		<time> 0.114</time>
	</input_delay>
	<stable_time>
		<name>o_rgb_inside_m_req_m_trig_req</name>
		<time> 0.114</time>
	</stable_time>
	<stable_time>
		<name>o_rgb_inside_data</name>
		<time> 0.114</time>
	</stable_time>
	<stable_time>
		<name>i_rgb_m_data_is_invalid</name>
		<time> 9.934</time>
	</stable_time>
	<stable_time>
		<name>o_rgb_inside_m_req_m_next_trig_req</name>
		<time> 0.133</time>
	</stable_time>
	<stable_time>
		<name>o_rgb_inside_m_stalling</name>
		<time> 9.934</time>
	</stable_time>
	<stable_time>
		<name>i_rgb_vld</name>
		<time> 9.743</time>
	</stable_time>
	<input_delay>
		<name>i_rgb_vld</name>
		<time> 0.114</time>
	</input_delay>
	<stable_time>
		<name>i_rgb_m_unvalidated_req</name>
		<time> 0.114</time>
	</stable_time>
	<stable_time>
		<name>i_rgb_m_busy_internal</name>
		<time> 9.845</time>
	</stable_time>
	<stable_time>
		<name>i_rgb_busy</name>
		<time> 0.279</time>
	</stable_time>
	<stable_time>
		<name>i_rgb_m_data_is_valid</name>
		<time> 9.863</time>
	</stable_time>
	<stable_time>
		<name>i_rgb_m_stall_reg_full</name>
		<time> 0.114</time>
	</stable_time>
	<stable_time>
		<name>i_rgb_m_vld_reg</name>
		<time> 0.114</time>
	</stable_time>
	<stable_time>
		<name>o_result_m_unacked_req</name>
		<time> 0.114</time>
	</stable_time>
	<stable_time>
		<name>o_result_m_req_active_s</name>
		<time> 0.185</time>
	</stable_time>
	<stable_time>
		<name>o_result_vld</name>
		<time> 0.254</time>
	</stable_time>
	<stable_time>
		<name>o_result_busy</name>
		<time> 9.863</time>
	</stable_time>
	<input_delay>
		<name>o_result_busy</name>
		<time> 0.114</time>
	</input_delay>
	<stable_time>
		<name>o_result_m_req_m_prev_trig_req</name>
		<time> 0.114</time>
	</stable_time>
	<stable_time>
		<name>i_rgb_inside_vld</name>
		<time> 9.743</time>
	</stable_time>
	<input_delay>
		<name>i_rgb_inside_vld</name>
		<time> 0.114</time>
	</input_delay>
	<stable_time>
		<name>i_rgb_inside_m_unvalidated_req</name>
		<time> 0.114</time>
	</stable_time>
	<stable_time>
		<name>i_rgb_inside_m_busy_internal</name>
		<time> 9.845</time>
	</stable_time>
	<stable_time>
		<name>i_rgb_inside_busy</name>
		<time> 0.279</time>
	</stable_time>
	<stable_time>
		<name>i_rgb_inside_m_data_is_valid</name>
		<time> 9.863</time>
	</stable_time>
	<stable_time>
		<name>i_rgb_inside_m_stall_reg_full</name>
		<time> 0.114</time>
	</stable_time>
	<stable_time>
		<name>i_rgb_inside_m_vld_reg</name>
		<time> 0.114</time>
	</stable_time>
	<stable_time>
		<name>o_rgb_inside_m_unacked_req</name>
		<time> 0.114</time>
	</stable_time>
	<stable_time>
		<name>o_rgb_inside_m_req_active_s</name>
		<time> 0.185</time>
	</stable_time>
	<stable_time>
		<name>o_rgb_inside_vld</name>
		<time> 0.254</time>
	</stable_time>
	<stable_time>
		<name>o_rgb_inside_busy</name>
		<time> 9.863</time>
	</stable_time>
	<input_delay>
		<name>o_rgb_inside_busy</name>
		<time> 0.114</time>
	</input_delay>
	<stable_time>
		<name>o_rgb_inside_m_req_m_prev_trig_req</name>
		<time> 0.114</time>
	</stable_time>
	<phase_complete>sched</phase_complete>
	<phase_summary>
		<phase_complete>sched</phase_complete>
		<summary>Scheduling and allocation complete: 22 threads, 572 ops.</summary>
	</phase_summary>
</tool_log>
