// Design a module that assigns the output to the input
module wire_assign( input in, output out );
// assign out to in
wire_assign( w1, w2 );
// Assign w2 to w1
wire_assign( w2, w1 );
// Assign w1 to w2
wire_assign( w1, w2 );

// Design a module that assigns the output to the input
module wire_assign2( input in, output out );
// assign out to in
wire_assign2( w1, w2 );
// Assign w2 to w1
wire_assign2( w2, w1 );
// Assign w1 to w2
wire_assign2( w1, w2 );
*/endmodule
