# .FIFO-WITH-ERROR-DETECTION
Design and Verification of FIFO Buffer with Error Detection using Verilog HDL. In this project, a FIFO is designed with built-in error detection logic. The design demonstrates a full RTL-to-GDSII implementation using the Cadence tool suite.
