{
    "hands_on_practices": [
        {
            "introduction": "Before data can be accessed, the correct memory cell must be selected by the address decoder. This exercise applies the powerful theory of logical effort to optimize the decoder's speed, a critical factor in overall memory performance. By systematically sizing the logic gates in the decoder path, you will learn how to minimize delay while adhering to a strict input capacitance budget, a common task in high-performance circuit design. ",
            "id": "4299728",
            "problem": "A Static Random-Access Memory (SRAM) decoder in an Electronic Design Automation (EDA) flow employs a two-stage path consisting of a predecode gate followed by a wordline driver. The predecode is realized as a three-input NAND gate, and the final stage is a simple inverter that drives the wordline. The wordline presents a capacitive load $C_{WL}$ to the driver. To limit loading on upstream address routing, the decoderâ€™s input capacitance must not exceed a specified budget.\n\nAssume the following scientifically realistic and self-consistent parameters for the two-stage path from an address input to a single wordline:\n\n- Predecode gate (stage $1$): three-input NAND with logical effort $g_{1} = \\frac{5}{3}$, parasitic delay $p_{1} = 3$, and branching factor $b_{1} = 12$ to account for fanout into multiple downstream wordline drivers and side-loads on the predecode node.\n- Final wordline driver (stage $2$): inverter with logical effort $g_{2} = 1$, parasitic delay $p_{2} = 1$, and branching factor $b_{2} = 1$.\n- Wordline load capacitance: $C_{WL} = 200 \\ \\text{fF}$.\n- Decoder input capacitance budget at the address input (per driven address line): $C_{\\text{budget}} = 15 \\ \\text{fF}$.\n\nUsing logical effort theory from first principles, derive the optimal sizing distribution between the predecode gate and the final wordline driver that minimizes the path delay subject to the input capacitance budget. In your derivation, start from the definitions of stage effort and path effort, and justify whether the input capacitance budget should be fully utilized. Then synthesize the optimal decoder input capacitance for the predecode gate, $C_{\\text{in},1}^{\\star}$, and the optimal input capacitance of the final-stage inverter, $C_{\\text{in},2}^{\\star}$, that achieve the minimum delay under the given constraints.\n\nRound your final numerical values to four significant figures and express them in femtofarads (fF). Provide the final answer as the ordered pair $\\left(C_{\\text{in},1}^{\\star}, \\ C_{\\text{in},2}^{\\star}\\right)$.",
            "solution": "The problem is first validated against the specified criteria.\n\n### Step 1: Extract Givens\nThe following parameters and constraints are provided in the problem statement:\n- Predecode gate (stage $1$):\n  - Type: three-input NAND\n  - Logical effort: $g_{1} = \\frac{5}{3}$\n  - Parasitic delay: $p_{1} = 3$\n  - Branching factor: $b_{1} = 12$\n- Final wordline driver (stage $2$):\n  - Type: inverter\n  - Logical effort: $g_{2} = 1$\n  - Parasitic delay: $p_{2} = 1$\n  - Branching factor: $b_{2} = 1$\n- Load capacitance: $C_{WL} = 200 \\ \\text{fF}$\n- Decoder input capacitance budget: $C_{\\text{budget}} = 15 \\ \\text{fF}$\n\nThe task is to find the optimal input capacitances for the predecode gate, $C_{\\text{in},1}^{\\star}$, and the final-stage inverter, $C_{\\text{in},2}^{\\star}$, that minimize the total path delay subject to the input capacitance constraint.\n\n### Step 2: Validate Using Extracted Givens\nThe problem is scientifically grounded in the theory of logical effort, a standard and well-established methodology for delay optimization in VLSI circuit design. The provided parameters, such as logical efforts for standard gates ($g_{1} = 5/3$ for a $3$-input NAND, $g_{2} = 1$ for an inverter) and parasitic delays, are standard textbook values. The capacitance values are physically realistic for on-chip interconnects and gates in a modern technology node. The problem is well-posed, providing a clear objective function (path delay) to be minimized, subject to a well-defined constraint (input capacitance budget). The setup is complete, self-contained, and free of contradictions. The language is objective and precise. Therefore, the problem is deemed valid.\n\n### Step 3: Verdict and Action\nThe problem is valid. A detailed solution follows.\n\nThe total delay, $D$, of the two-stage path is the sum of the individual stage delays, $d_1$ and $d_2$:\n$$D = d_1 + d_2$$\nThe delay of each stage $i$ is given by the sum of its stage effort, $f_i$, and its parasitic delay, $p_i$:\n$$d_i = f_i + p_i$$\nThe stage effort is the product of the stage's logical effort, $g_i$, and its electrical effort, $h_i$:\n$$f_i = g_i h_i$$\nThe electrical effort is the ratio of the capacitance a stage drives ($C_{\\text{out},i}$) to the stage's own input capacitance ($C_{\\text{in},i}$), multiplied by its branching factor $b_i$:\n$$h_i = b_i \\frac{C_{\\text{out},i}}{C_{\\text{in},i}}$$\nLet $C_{\\text{in},1}$ be the input capacitance of the stage $1$ NAND gate and $C_{\\text{in},2}$ be the input capacitance of the stage $2$ inverter. The load capacitance for stage $1$ is the input capacitance of stage $2$, so $C_{\\text{out},1} = C_{\\text{in},2}$. The load capacitance for stage $2$ is the wordline capacitance, $C_{\\text{out},2} = C_{WL}$.\n\nThe stage efforts can now be expressed in terms of these capacitances:\n$$f_1 = g_1 h_1 = g_1 b_1 \\frac{C_{\\text{in},2}}{C_{\\text{in},1}}$$\n$$f_2 = g_2 h_2 = g_2 b_2 \\frac{C_{WL}}{C_{\\text{in},2}}$$\nThe total path delay, $D$, as a function of $C_{\\text{in},1}$ and $C_{\\text{in},2}$ is:\n$$D(C_{\\text{in},1}, C_{\\text{in},2}) = d_1 + d_2 = (f_1 + p_1) + (f_2 + p_2) = g_1 b_1 \\frac{C_{\\text{in},2}}{C_{\\text{in},1}} + p_1 + g_2 b_2 \\frac{C_{WL}}{C_{\\text{in},2}} + p_2$$\nThis expression is to be minimized subject to the constraint that the decoder's input capacitance does not exceed the budget:\n$$C_{\\text{in},1} \\le C_{\\text{budget}}$$\nTo analyze the effect of this constraint, let us inspect the delay equation. The first term, $g_1 b_1 \\frac{C_{\\text{in},2}}{C_{\\text{in},1}}$, is inversely proportional to $C_{\\text{in},1}$. The other terms are independent of $C_{\\text{in},1}$. Therefore, for any fixed value of $C_{\\text{in},2}$, the total delay $D$ is a monotonically decreasing function of $C_{\\text{in},1}$. To minimize $D$, we must make $C_{\\text{in},1}$ as large as possible. The maximum allowed value for $C_{\\text{in},1}$ is $C_{\\text{budget}}$. Thus, the optimal solution must fully utilize the input capacitance budget. We set:\n$$C_{\\text{in},1}^{\\star} = C_{\\text{budget}}$$\nWith $C_{\\text{in},1}$ fixed at $C_{budget}$, the problem reduces to minimizing the delay with respect to the single variable $C_{\\text{in},2}$:\n$$D(C_{\\text{in},2}) = g_1 b_1 \\frac{C_{\\text{in},2}}{C_{\\text{budget}}} + g_2 b_2 \\frac{C_{WL}}{C_{\\text{in},2}} + (p_1 + p_2)$$\nTo find the optimal value $C_{\\text{in},2}^{\\star}$ that minimizes this expression, we take the derivative of $D$ with respect to $C_{\\text{in},2}$ and set it to zero:\n$$\\frac{\\partial D}{\\partial C_{\\text{in},2}} = \\frac{g_1 b_1}{C_{\\text{budget}}} - \\frac{g_2 b_2 C_{WL}}{(C_{\\text{in},2})^2} = 0$$\nSolving for $C_{\\text{in},2}$:\n$$\\frac{g_1 b_1}{C_{\\text{budget}}} = \\frac{g_2 b_2 C_{WL}}{(C_{\\text{in},2})^2}$$\n$$(C_{\\text{in},2})^2 = \\frac{g_2 b_2 C_{WL} C_{\\text{budget}}}{g_1 b_1}$$\n$$C_{\\text{in},2}^{\\star} = \\sqrt{\\frac{g_2 b_2 C_{WL} C_{\\text{budget}}}{g_1 b_1}}$$\nThis result corresponds to the condition where the stage efforts are equal, $f_1 = f_2$, which is the fundamental principle for minimizing delay in a logic path with no constraints on intermediate capacitances.\n\nNow, we substitute the provided numerical values to find the optimal capacitances.\nThe optimal input capacitance for the predecode gate (stage $1$) is:\n$$C_{\\text{in},1}^{\\star} = C_{\\text{budget}} = 15 \\ \\text{fF}$$\nTo find the optimal input capacitance for the wordline driver (stage $2$), we first calculate the products $g_1 b_1$ and $g_2 b_2$:\n$$g_1 b_1 = \\frac{5}{3} \\times 12 = 20$$\n$$g_2 b_2 = 1 \\times 1 = 1$$\nSubstituting these along with $C_{WL} = 200 \\ \\text{fF}$ and $C_{\\text{budget}} = 15 \\ \\text{fF}$:\n$$C_{\\text{in},2}^{\\star} = \\sqrt{\\frac{(1) \\times (200 \\ \\text{fF}) \\times (15 \\ \\text{fF})}{20}}$$\n$$C_{\\text{in},2}^{\\star} = \\sqrt{\\frac{3000}{20}} \\ \\text{fF} = \\sqrt{150} \\ \\text{fF}$$\nCalculating the numerical value:\n$$C_{\\text{in},2}^{\\star} \\approx 12.2474487 \\ \\text{fF}$$\nThe problem requires rounding the final values to four significant figures.\n$$C_{\\text{in},1}^{\\star} = 15.00 \\ \\text{fF}$$\n$$C_{\\text{in},2}^{\\star} = 12.25 \\ \\text{fF}$$\nThe optimal sizing distribution is specified by these two capacitance values.",
            "answer": "$$\n\\boxed{\\begin{pmatrix} 15.00 & 12.25 \\end{pmatrix}}\n$$"
        },
        {
            "introduction": "Once the decoder asserts a wordline, the selected SRAM cell begins to discharge one of the bitlines, creating a small voltage differential that the sense amplifier can detect. This practice explores the fundamental dynamics of this process, allowing you to calculate the minimum time required to develop a readable signal. By applying a first-order model based on the capacitor charging equation, $I = C \\frac{dV}{dt}$, you will gain a quantitative understanding of the relationship between cell strength, bitline capacitance, and read access time. ",
            "id": "4299714",
            "problem": "An on-chip static random-access memory (SRAM) column is precharged and equalized to a supply voltage $V_{DD}$ prior to a read. Upon asserting the wordline for a selected cell storing a logical zero, the selected bitline is discharged by the cell through its access device while the complementary bitline remains effectively at $V_{DD}$. For the initial, small-signal regime of the read, model the selected bitline as a single lumped capacitor of value $C_{BL}$ and model the cell-plus-access network as a constant current source of magnitude $I_{cell}$ sinking current from the selected bitline to ground. Neglect leakage, line resistance, parasitic coupling, and any sense-amplifier kickback. The sense amplifier will be enabled only when the input differential between the two bitlines reaches a threshold of $\\Delta V_{sense}$.\n\nGiven $I_{\\text{cell}}=20\\,\\mu\\text{A}$, $C_{\\text{BL}}=0.5\\,\\text{pF}$, and $\\Delta V_{\\text{sense}}=25\\,\\text{mV}$, compute the minimum time from wordline assertion to the moment the sense amplifier can be safely enabled so that the bitline differential first reaches $\\Delta V_{sense}$ under the above assumptions. Express your final answer in nanoseconds and round to three significant figures.",
            "solution": "The problem is first validated against the required criteria.\n\n### Step 1: Extract Givens\n- An SRAM column is precharged and equalized to a supply voltage $V_{DD}$.\n- A selected cell stores a logical zero.\n- The selected bitline is discharged by the cell.\n- The complementary bitline remains at $V_{DD}$.\n- The selected bitline is modeled as a lumped capacitor $C_{\\text{BL}}$.\n- The cell-plus-access network is modeled as a constant current source of magnitude $I_{\\text{cell}}$ sinking current.\n- Leakage, line resistance, parasitic coupling, and sense-amplifier kickback are neglected.\n- A sense amplifier is enabled when the input differential reaches a threshold $\\Delta V_{\\text{sense}}$.\n- $I_{\\text{cell}}=20\\,\\mu\\text{A}$\n- $C_{\\text{BL}}=0.5\\,\\text{pF}$\n- $\\Delta V_{\\text{sense}}=25\\,\\text{mV}$\n\n### Step 2: Validate Using Extracted Givens\n- **Scientifically Grounded**: The problem describes a standard first-order model for an SRAM read operation. Modeling the bitline as a capacitor and the pull-down path of the cell as a constant current source during the initial phase of the read is a common and valid simplification in integrated circuit analysis. The given values are physically realistic for modern semiconductor technologies. The model is based on the fundamental capacitor law $i = C \\frac{dv}{dt}$.\n- **Well-Posed**: The problem is well-posed. It provides a clear initial state (precharge to $V_{DD}$), a defined dynamic process (discharge by a constant current), and a precise end condition (reaching $\\Delta V_{\\text{sense}}$). The givens are sufficient to determine a unique time value.\n- **Objective**: The language is technical, precise, and free of any subjective or ambiguous terms.\n- **Flaw Check**: The problem does not violate any of the invalidity criteria. It is scientifically sound, formalizable, complete, realistic, and well-posed.\n\n### Step 3: Verdict and Action\nThe problem is **valid**. A solution will be derived.\n\n### Solution Derivation\nLet $t=0$ be the time when the wordline is asserted. The initial conditions, based on the precharge phase, are that the voltage on the selected bitline, $V_{\\text{BL}}(t)$, and the voltage on the complementary bitline, $V_{\\overline{\\text{BL}}}(t)$, are both equal to the supply voltage, $V_{DD}$.\n$$V_{\\text{BL}}(0) = V_{DD}$$\n$$V_{\\overline{\\text{BL}}}(0) = V_{DD}$$\n\nFor $t>0$, the complementary bitline, $V_{\\overline{\\text{BL}}}$, is not being discharged, and we neglect leakage. Thus, its voltage remains constant:\n$$V_{\\overline{\\text{BL}}}(t) = V_{DD}$$\n\nThe selected bitline, $V_{\\text{BL}}$, is modeled as a capacitor $C_{\\text{BL}}$ being discharged by a constant current source of magnitude $I_{\\text{cell}}$. The fundamental relationship for a capacitor is $i(t) = C \\frac{dv(t)}{dt}$, where $i(t)$ is the current flowing *into* the capacitor. In this problem, the current $I_{\\text{cell}}$ is being sunk from the capacitor, meaning the current flowing into the capacitor is $-I_{\\text{cell}}$.\nTherefore, the governing differential equation for the selected bitline's voltage is:\n$$C_{\\text{BL}} \\frac{dV_{\\text{BL}}(t)}{dt} = -I_{\\text{cell}}$$\n\nThis is a first-order linear ordinary differential equation with a constant term. We can solve for $V_{\\text{BL}}(t)$ by integrating with respect to time:\n$$\\frac{dV_{\\text{BL}}(t)}{dt} = -\\frac{I_{\\text{cell}}}{C_{\\text{BL}}}$$\n$$\\int_{V_{\\text{BL}}(0)}^{V_{\\text{BL}}(t)} dV = \\int_{0}^{t} \\left(-\\frac{I_{\\text{cell}}}{C_{\\text{BL}}}\\right) d\\tau$$\n$$V_{\\text{BL}}(t) - V_{\\text{BL}}(0) = -\\frac{I_{\\text{cell}}}{C_{\\text{BL}}} t$$\n\nSubstituting the initial condition $V_{\\text{BL}}(0) = V_{DD}$:\n$$V_{\\text{BL}}(t) = V_{DD} - \\frac{I_{\\text{cell}}}{C_{\\text{BL}}} t$$\nThis equation shows that the voltage on the selected bitline decreases linearly with time.\n\nThe differential voltage between the bitlines, $\\Delta V(t)$, is defined as:\n$$\\Delta V(t) = V_{\\overline{\\text{BL}}}(t) - V_{\\text{BL}}(t)$$\nSubstituting the expressions for the bitline voltages:\n$$\\Delta V(t) = V_{DD} - \\left(V_{DD} - \\frac{I_{\\text{cell}}}{C_{\\text{BL}}} t\\right)$$\n$$\\Delta V(t) = \\frac{I_{\\text{cell}}}{C_{\\text{BL}}} t$$\n\nThe problem asks for the minimum time, let's call it $t_{\\text{sense}}$, at which the sense amplifier can be safely enabled. This occurs when the differential voltage first reaches the threshold $\\Delta V_{\\text{sense}}$.\n$$\\Delta V(t_{\\text{sense}}) = \\Delta V_{\\text{sense}}$$\n$$\\frac{I_{\\text{cell}}}{C_{\\text{BL}}} t_{\\text{sense}} = \\Delta V_{\\text{sense}}$$\n\nSolving for $t_{\\text{sense}}$:\n$$t_{\\text{sense}} = \\frac{\\Delta V_{\\text{sense}} C_{\\text{BL}}}{I_{\\text{cell}}}$$\n\nNow, we substitute the given numerical values into this expression. It is essential to use base SI units for consistency.\n$I_{\\text{cell}} = 20\\,\\mu\\text{A} = 20 \\times 10^{-6}\\,\\text{A}$\n$C_{\\text{BL}} = 0.5\\,\\text{pF} = 0.5 \\times 10^{-12}\\,\\text{F}$\n$\\Delta V_{\\text{sense}} = 25\\,\\text{mV} = 25 \\times 10^{-3}\\,\\text{V}$\n\n$$t_{\\text{sense}} = \\frac{(25 \\times 10^{-3}\\,\\text{V}) \\cdot (0.5 \\times 10^{-12}\\,\\text{F})}{20 \\times 10^{-6}\\,\\text{A}}$$\n$$t_{\\text{sense}} = \\frac{12.5 \\times 10^{-15}\\,\\text{V} \\cdot \\text{F}}{20 \\times 10^{-6}\\,\\text{A}}$$\nRecalling that a Farad is a Coulomb per Volt ($\\text{C}/\\text{V}$) and an Ampere is a Coulomb per second ($\\text{C}/\\text{s}$), the units resolve to seconds ($\\text{s}$).\n$$t_{\\text{sense}} = \\frac{12.5}{20} \\times 10^{-15 - (-6)}\\,\\text{s}$$\n$$t_{\\text{sense}} = 0.625 \\times 10^{-9}\\,\\text{s}$$\n\nThe problem requires the answer to be expressed in nanoseconds ($1\\,\\text{ns} = 10^{-9}\\,\\text{s}$) and rounded to three significant figures.\n$$t_{\\text{sense}} = 0.625\\,\\text{ns}$$\nThe value $0.625$ already has exactly three significant figures, so no rounding is necessary.",
            "answer": "$$\\boxed{0.625}$$"
        },
        {
            "introduction": "A crucial requirement for a reliable SRAM is that the read operation must be non-destructive. This exercise delves into the critical issue of read stability by analyzing the \"read disturb\" phenomenon, where the internal storage node of a cell being read is slightly pulled up, risking an unwanted state flip. You will derive the maximum voltage rise on the storage node by balancing the currents of the access and pull-down transistors, providing deep insight into the trade-offs that govern robust SRAM cell design. ",
            "id": "4299753",
            "problem": "A $6$-transistor Static Random-Access Memory (SRAM) cell is read by asserting the wordline, which turns on the access transistors and connects the internal storage node that holds a logic $0$ to a column bitline that has been precharged and is actively held at $V_{DD}$. The complementary internal node holds a logic $1$ and thus drives the pull-down transistor connected to the storage node with a gate voltage of $V_{DD}$. Let the ratio of the pull-down to access device geometries be $\\beta = \\left(\\frac{W}{L}\\right)_{\\text{pd}}/\\left(\\frac{W}{L}\\right)_{\\text{ax}}$. The storage node has capacitance $C_{node}$. Assume long-channel Metal-Oxide-Semiconductor Field-Effect Transistor (MOSFET) behavior with the following conditions: negligible body effect, negligible channel-length modulation, identical threshold voltage $V_{Tn}$ for both transistors, and identical process transconductance factor $k_{n} = \\mu_{n} C_{ox}$. The wordline voltage is $V_{DD}$, and the bitline voltage is held constant at $V_{DD}$ during the initial disturb interval. The initial storage node voltage is $0$.\n\nStarting from fundamental drain current expressions for long-channel n-channel MOSFETs in the linear and saturation regions and enforcing current continuity at the disturbed storage node, derive the maximum quasi-static read disturb voltage rise on the storage node, defined as the peak steady value $V_{Q,\\max}$ that the node approaches during the read before any regenerative inverter action can upset the state. Express your final answer symbolically in terms of $V_{DD}$, $V_{Tn}$, and $\\beta$. Clearly justify the operating region assumptions used for the access and pull-down transistors at the operating point that determines $V_{Q,\\max}$. You may treat $C_{node}$ as given, but you should determine whether it affects the quasi-static maximum. Express the final answer in volts. No numerical evaluation is required, and no rounding is needed.",
            "solution": "The problem is first validated against the required criteria.\n\n### Step 1: Extract Givens\n-   SRAM cell type: $6$-transistor Static Random-Access Memory (SRAM).\n-   Read operation: The wordline is asserted, connecting the internal storage node holding a logic $0$ to a bitline precharged and held at $V_{DD}$.\n-   Complementary node state: Holds a logic $1$ ($V_{DD}$), driving the pull-down transistor's gate.\n-   Device geometry ratio: $\\beta = \\left(\\frac{W}{L}\\right)_{\\text{pd}}/\\left(\\frac{W}{L}\\right)_{\\text{ax}}$, where `pd` denotes the pull-down transistor and `ax` denotes the access transistor.\n-   Node capacitance: The storage node has capacitance $C_{\\text{node}}$.\n-   MOSFET model: Long-channel behavior.\n-   Assumptions: Negligible body effect, negligible channel-length modulation, identical threshold voltage $V_{Tn}$ for both n-channel MOSFETs, identical process transconductance factor $k_{n} = \\mu_{n} C_{ox}$.\n-   Voltages: Wordline voltage $V_{WL} = V_{DD}$. Bitline voltage $V_{BL} = V_{DD}$.\n-   Initial condition: The initial storage node voltage is $0$ V.\n-   Objective: Derive the maximum quasi-static read disturb voltage rise on the storage node, $V_{Q,\\max}$.\n\n### Step 2: Validate Using Extracted Givens\n-   **Scientifically Grounded**: The problem describes a standard read disturb scenario in a 6T SRAM cell, a fundamental topic in digital integrated circuit design. It uses the established long-channel MOSFET model. The setup is scientifically and factually sound.\n-   **Well-Posed**: The problem asks for a specific, derivable quantity ($V_{Q,\\max}$) and provides all necessary parameters and assumptions to obtain a unique symbolic solution.\n-   **Objective**: The problem is stated in precise, technical language, free from subjectivity or ambiguity.\n-   **Completeness and Consistency**: The problem provides a self-contained set of conditions. It correctly identifies the competing currents that establish the disturb voltage. The request to determine if $C_{\\text{node}}$ affects the answer is part of the analysis, not a missing piece of information. The conditions are internally consistent.\n-   **No other flaws**: The problem is not metaphorical, unrealistic (within the model), ill-posed, or trivial. It requires a standard application of circuit theory and device physics principles.\n\n### Step 3: Verdict and Action\nThe problem is **valid**. A full solution will be derived.\n\nThe problem asks for the maximum quasi-static voltage rise, $V_{Q,\\max}$, on an SRAM storage node, let's call it node $Q$, which is initially at a logic $0$ (voltage $V_Q = 0$). During a read operation, the wordline is asserted to $V_{DD}$, turning on the NMOS access transistor, $M_{\\text{ax}}$. This transistor connects node $Q$ to the bitline, which is held at $V_{DD}$. Concurrently, the pull-down NMOS transistor, $M_{\\text{pd}}$, of the inverter storing the logic $0$ is also on, because its gate is connected to the complementary storage node holding a logic $1$ (voltage $V_{DD}$).\n\nA quasi-static equilibrium voltage $V_{Q,\\max}$ is reached when the current supplied to node $Q$ by the access transistor, $I_{\\text{ax}}$, is exactly balanced by the current sunk from node $Q$ by the pull-down transistor, $I_{\\text{pd}}$. This is an application of Kirchhoff's Current Law at node $Q$, where the net current into the node capacitance is zero, i.e., $I_{\\text{ax}} - I_{\\text{pd}} = I_{C_{\\text{node}}} = C_{\\text{node}} \\frac{dV_Q}{dt} = 0$. Thus, the value of the capacitance $C_{\\text{node}}$ affects the time taken to reach this voltage but does not determine the final quasi-static value $V_{Q,\\max}$. The governing equation is:\n$$I_{\\text{ax}} = I_{\\text{pd}}$$\n\nTo solve this, we must first establish the operating regions for both transistors at the point where $V_Q = V_{Q,\\max}$.\n\n**Transistor $M_{\\text{pd}}$ (Pull-down):**\n-   Gate voltage: $V_{G,\\text{pd}} = V_{DD}$ (from the complementary node).\n-   Source voltage: $V_{S,\\text{pd}} = 0$ (connected to ground).\n-   Drain voltage: $V_{D,\\text{pd}} = V_Q$.\nTherefore, $V_{GS,\\text{pd}} = V_{DD}$ and $V_{DS,\\text{pd}} = V_Q$.\nFor stable SRAM operation, the read disturb voltage $V_Q$ must be small, and certainly less than the threshold voltage $V_{Tn}$ of the other inverter in the cell. This voltage rise must not be large enough to flip the cell's state. We can thus assume that $V_Q$ is small, which implies $V_{DS,\\text{pd}} < V_{GS,\\text{pd}} - V_{Tn}$, or $V_Q < V_{DD} - V_{Tn}$. Under this valid assumption, the pull-down transistor $M_{\\text{pd}}$ operates in the **linear (triode) region**.\n\n**Transistor $M_{\\text{ax}}$ (Access):**\n-   Gate voltage: $V_{G,\\text{ax}} = V_{DD}$ (from the wordline).\n-   Source voltage: $V_{S,\\text{ax}} = V_Q$ (connected to the storage node).\n-   Drain voltage: $V_{D,\\text{ax}} = V_{DD}$ (connected to the bitline).\nTherefore, $V_{GS,\\text{ax}} = V_{DD} - V_Q$ and $V_{DS,\\text{ax}} = V_{DD} - V_Q$.\nThe condition for saturation is $V_{DS,\\text{ax}} \\ge V_{GS,\\text{ax}} - V_{Tn}$. Substituting the voltages, we get $V_{DD} - V_Q \\ge (V_{DD} - V_Q) - V_{Tn}$, which simplifies to $0 \\ge -V_{Tn}$, or $V_{Tn} \\ge 0$. As $V_{Tn}$ for an enhancement-mode NMOS is positive, this condition is always met. Thus, the access transistor $M_{\\text{ax}}$ operates in the **saturation region**, provided it is turned on ($V_{GS,\\text{ax}} > V_{Tn}$, or $V_Q < V_{DD} - V_{Tn}$). This condition is consistent with the assumption for $M_{\\text{pd}}$ being in the linear region.\n\nNow we write the long-channel drain current equations for each transistor, with channel-length modulation being negligible ($\\lambda=0$).\nThe current for $M_{\\text{pd}}$ in the linear region is:\n$$I_{\\text{pd}} = k_n \\left(\\frac{W}{L}\\right)_{\\text{pd}} \\left[ (V_{GS,\\text{pd}} - V_{Tn})V_{DS,\\text{pd}} - \\frac{1}{2}V_{DS,\\text{pd}}^2 \\right]$$\nSubstituting the voltages at $V_Q = V_{Q,\\max}$:\n$$I_{\\text{pd}} = k_n \\left(\\frac{W}{L}\\right)_{\\text{pd}} \\left[ (V_{DD} - V_{Tn})V_{Q,\\max} - \\frac{1}{2}V_{Q,\\max}^2 \\right]$$\n\nThe current for $M_{\\text{ax}}$ in the saturation region is:\n$$I_{\\text{ax}} = \\frac{1}{2} k_n \\left(\\frac{W}{L}\\right)_{\\text{ax}} (V_{GS,\\text{ax}} - V_{Tn})^2$$\nSubstituting the voltages at $V_Q = V_{Q,\\max}$:\n$$I_{\\text{ax}} = \\frac{1}{2} k_n \\left(\\frac{W}{L}\\right)_{\\text{ax}} (V_{DD} - V_{Q,\\max} - V_{Tn})^2$$\n\nEquating the two currents, $I_{\\text{pd}} = I_{\\text{ax}}$:\n$$k_n \\left(\\frac{W}{L}\\right)_{\\text{pd}} \\left[ (V_{DD} - V_{Tn})V_{Q,\\max} - \\frac{1}{2}V_{Q,\\max}^2 \\right] = \\frac{1}{2} k_n \\left(\\frac{W}{L}\\right)_{\\text{ax}} (V_{DD} - V_{Q,\\max} - V_{Tn})^2$$\n\nWe can cancel the common factor $k_n$ and use the definition $\\beta = (\\frac{W}{L})_{\\text{pd}} / (\\frac{W}{L})_{\\text{ax}}$:\n$$\\beta \\left[ (V_{DD} - V_{Tn})V_{Q,\\max} - \\frac{1}{2}V_{Q,\\max}^2 \\right] = \\frac{1}{2} (V_{DD} - V_{Q,\\max} - V_{Tn})^2$$\n\nTo solve for $V_{Q,\\max}$, we expand and rearrange the equation. First, multiply by $2$:\n$$2\\beta (V_{DD} - V_{Tn})V_{Q,\\max} - \\beta V_{Q,\\max}^2 = (V_{DD} - V_{Tn} - V_{Q,\\max})^2$$\n$$2\\beta (V_{DD} - V_{Tn})V_{Q,\\max} - \\beta V_{Q,\\max}^2 = (V_{DD} - V_{Tn})^2 - 2(V_{DD} - V_{Tn})V_{Q,\\max} + V_{Q,\\max}^2$$\n\nNow, we collect terms to form a quadratic equation in $V_{Q,\\max}$: $ax^2 + bx + c = 0$, where $x=V_{Q,\\max}$.\n$$ (1+\\beta)V_{Q,\\max}^2 - 2(V_{DD} - V_{Tn})V_{Q,\\max} - 2\\beta (V_{DD} - V_{Tn})V_{Q,\\max} + (V_{DD} - V_{Tn})^2 = 0 $$\n$$ (1+\\beta)V_{Q,\\max}^2 - 2(1+\\beta)(V_{DD} - V_{Tn})V_{Q,\\max} + (V_{DD} - V_{Tn})^2 = 0 $$\n\nWe solve this quadratic equation using the formula $x = \\frac{-b \\pm \\sqrt{b^2 - 4ac}}{2a}$:\n-   $a = 1+\\beta$\n-   $b = -2(1+\\beta)(V_{DD} - V_{Tn})$\n-   $c = (V_{DD} - V_{Tn})^2$\n\nThe discriminant is:\n$$ b^2 - 4ac = [-2(1+\\beta)(V_{DD} - V_{Tn})]^2 - 4(1+\\beta)(V_{DD} - V_{Tn})^2 $$\n$$ b^2 - 4ac = 4(1+\\beta)^2(V_{DD} - V_{Tn})^2 - 4(1+\\beta)(V_{DD} - V_{Tn})^2 $$\n$$ b^2 - 4ac = 4(V_{DD} - V_{Tn})^2 [(1+\\beta)^2 - (1+\\beta)] $$\n$$ b^2 - 4ac = 4(V_{DD} - V_{Tn})^2 (1+\\beta) [1+\\beta - 1] $$\n$$ b^2 - 4ac = 4\\beta(1+\\beta)(V_{DD} - V_{Tn})^2 $$\n\nThe solution for $V_{Q,\\max}$ is:\n$$ V_{Q,\\max} = \\frac{2(1+\\beta)(V_{DD} - V_{Tn}) \\pm \\sqrt{4\\beta(1+\\beta)(V_{DD} - V_{Tn})^2}}{2(1+\\beta)} $$\n$$ V_{Q,\\max} = \\frac{2(1+\\beta)(V_{DD} - V_{Tn}) \\pm 2(V_{DD} - V_{Tn})\\sqrt{\\beta(1+\\beta)}}{2(1+\\beta)} $$\nDividing the numerator and denominator by $2(1+\\beta)$:\n$$ V_{Q,\\max} = (V_{DD} - V_{Tn}) \\left[ \\frac{1+\\beta \\pm \\sqrt{\\beta(1+\\beta)}}{1+\\beta} \\right] $$\n$$ V_{Q,\\max} = (V_{DD} - V_{Tn}) \\left[ 1 \\pm \\frac{\\sqrt{\\beta(1+\\beta)}}{1+\\beta} \\right] $$\n$$ V_{Q,\\max} = (V_{DD} - V_{Tn}) \\left[ 1 \\pm \\sqrt{\\frac{\\beta(1+\\beta)}{(1+\\beta)^2}} \\right] $$\n$$ V_{Q,\\max} = (V_{DD} - V_{Tn}) \\left( 1 \\pm \\sqrt{\\frac{\\beta}{1+\\beta}} \\right) $$\n\nWe must choose the physically correct root. The node voltage $V_Q$ starts at $0$ and rises. The voltage $V_{Q,\\max}$ must be the smaller of the two solutions. The solution with the `+` sign would yield $V_{Q,\\max} > V_{DD} - V_{Tn}$, which violates the operating region assumption and is not the stable state reached from $V_Q=0$. The physically meaningful solution corresponds to the `-` sign, which gives a voltage smaller than $V_{DD} - V_{Tn}$ (since $\\sqrt{\\frac{\\beta}{1+\\beta}} < 1$ for $\\beta > 0$) and is consistent with our initial assumptions.\n\nTherefore, the maximum quasi-static read disturb voltage is:\n$$ V_{Q,\\max} = (V_{DD} - V_{Tn}) \\left( 1 - \\sqrt{\\frac{\\beta}{1+\\beta}} \\right) $$",
            "answer": "$$\\boxed{(V_{DD} - V_{Tn}) \\left( 1 - \\sqrt{\\frac{\\beta}{1+\\beta}} \\right)}$$"
        }
    ]
}