// Seed: 2733807595
module module_0 (
    output wire  id_0,
    input  tri0  id_1,
    input  uwire id_2,
    output tri1  id_3
);
  always @(posedge id_1 or posedge id_1);
endmodule
module module_1 (
    input tri0 id_0,
    input wire id_1,
    output tri0 id_2,
    input supply1 id_3,
    input tri id_4,
    input tri0 id_5,
    input supply0 id_6
    , id_36,
    input wor id_7
    , id_37,
    input wor id_8,
    input supply1 id_9
    , id_38,
    input tri1 id_10,
    input uwire id_11,
    input wor id_12,
    input supply1 id_13,
    output logic id_14,
    input supply0 id_15,
    input supply0 id_16,
    output wor id_17,
    input logic id_18,
    output wor id_19,
    output logic id_20,
    output wire id_21,
    output supply0 id_22,
    input tri0 id_23,
    input wire id_24,
    input tri id_25,
    input wire id_26,
    input tri id_27,
    output tri0 id_28,
    input tri id_29,
    output wor id_30,
    output tri1 id_31,
    input tri0 id_32,
    output tri id_33,
    output logic id_34
);
  assign id_28 = 1;
  module_0(
      id_22, id_9, id_15, id_28
  );
  always @(posedge 1);
  always begin
    #1 begin
      id_20 <= id_18;
      id_22 = id_9;
      id_31 = id_26;
    end
    id_14 <= 1'b0;
  end
  wor id_39;
  id_40(
      .id_0(1), .id_1(1)
  ); id_41 :
  assert property (@(1) 1)
  else begin
    @(negedge id_39 or negedge id_8);
    if (id_39) id_34 <= 1'h0;
    else id_41 = 1 - 1;
  end
  wire id_42;
  integer id_43 (
      .id_0(),
      .id_1(id_6 & 1'd0 & 1 & 1),
      .id_2(id_22)
  );
  wire id_44;
  wire id_45;
  wire id_46;
endmodule
