<stg><name>dense_latency<ap_fixed,ap_fixed<32,18,5,3,0>,config4>.0.0.0.0.0</name>


<trans_list>

<trans id="224" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="225" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="226" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="227" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="228" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayctor.loop1.preheader:0  %data_7_V_read_2 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %data_7_V_read)

]]></Node>
<StgValue><ssdm name="data_7_V_read_2"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayctor.loop1.preheader:1  %data_6_V_read_2 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %data_6_V_read)

]]></Node>
<StgValue><ssdm name="data_6_V_read_2"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayctor.loop1.preheader:2  %data_5_V_read_2 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %data_5_V_read)

]]></Node>
<StgValue><ssdm name="data_5_V_read_2"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayctor.loop1.preheader:3  %data_4_V_read_2 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %data_4_V_read)

]]></Node>
<StgValue><ssdm name="data_4_V_read_2"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayctor.loop1.preheader:4  %data_3_V_read_4 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %data_3_V_read)

]]></Node>
<StgValue><ssdm name="data_3_V_read_4"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayctor.loop1.preheader:5  %data_2_V_read_4 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %data_2_V_read)

]]></Node>
<StgValue><ssdm name="data_2_V_read_4"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayctor.loop1.preheader:6  %data_1_V_read_4 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %data_1_V_read)

]]></Node>
<StgValue><ssdm name="data_1_V_read_4"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayctor.loop1.preheader:7  %data_0_V_read_4 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %data_0_V_read)

]]></Node>
<StgValue><ssdm name="data_0_V_read_4"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="44" op_0_bw="32">
<![CDATA[
arrayctor.loop1.preheader:83  %r_V_6_cast1 = sext i32 %data_6_V_read_2 to i44

]]></Node>
<StgValue><ssdm name="r_V_6_cast1"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="42" op_0_bw="32">
<![CDATA[
arrayctor.loop1.preheader:84  %r_V_6_cast2 = sext i32 %data_6_V_read_2 to i42

]]></Node>
<StgValue><ssdm name="r_V_6_cast2"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="46" op_0_bw="32">
<![CDATA[
arrayctor.loop1.preheader:85  %r_V_6_cast = sext i32 %data_6_V_read_2 to i46

]]></Node>
<StgValue><ssdm name="r_V_6_cast"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="3" lat="3">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
arrayctor.loop1.preheader:86  %r_V_8_6 = mul i46 %r_V_6_cast, -11504

]]></Node>
<StgValue><ssdm name="r_V_8_6"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="3" lat="3">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="42" op_0_bw="42" op_1_bw="42">
<![CDATA[
arrayctor.loop1.preheader:88  %r_V_8_6_1 = mul i42 %r_V_6_cast2, -483

]]></Node>
<StgValue><ssdm name="r_V_8_6_1"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="3" lat="3">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="44" op_0_bw="44" op_1_bw="44">
<![CDATA[
arrayctor.loop1.preheader:91  %r_V_8_6_2 = mul i44 %r_V_6_cast1, 1133

]]></Node>
<StgValue><ssdm name="r_V_8_6_2"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="3" lat="3">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="42" op_0_bw="42" op_1_bw="42">
<![CDATA[
arrayctor.loop1.preheader:94  %r_V_8_6_3 = mul i42 %r_V_6_cast2, -462

]]></Node>
<StgValue><ssdm name="r_V_8_6_3"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="45" op_0_bw="32">
<![CDATA[
arrayctor.loop1.preheader:97  %r_V_7_cast1 = sext i32 %data_7_V_read_2 to i45

]]></Node>
<StgValue><ssdm name="r_V_7_cast1"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="43" op_0_bw="32">
<![CDATA[
arrayctor.loop1.preheader:98  %r_V_7_cast2 = sext i32 %data_7_V_read_2 to i43

]]></Node>
<StgValue><ssdm name="r_V_7_cast2"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="46" op_0_bw="32">
<![CDATA[
arrayctor.loop1.preheader:99  %r_V_7_cast = sext i32 %data_7_V_read_2 to i46

]]></Node>
<StgValue><ssdm name="r_V_7_cast"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="3" lat="3">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
arrayctor.loop1.preheader:100  %r_V_8_7 = mul i46 %r_V_7_cast, 4836

]]></Node>
<StgValue><ssdm name="r_V_8_7"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="3" lat="3">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="43" op_0_bw="43" op_1_bw="43">
<![CDATA[
arrayctor.loop1.preheader:102  %r_V_8_7_1 = mul i43 %r_V_7_cast2, -631

]]></Node>
<StgValue><ssdm name="r_V_8_7_1"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="3" lat="3">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="45" op_0_bw="45" op_1_bw="45">
<![CDATA[
arrayctor.loop1.preheader:105  %r_V_8_7_2 = mul i45 %r_V_7_cast1, 3211

]]></Node>
<StgValue><ssdm name="r_V_8_7_2"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="3" lat="3">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="45" op_0_bw="45" op_1_bw="45">
<![CDATA[
arrayctor.loop1.preheader:108  %r_V_8_7_3 = mul i45 %r_V_7_cast1, 2331

]]></Node>
<StgValue><ssdm name="r_V_8_7_3"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="29" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="45" op_0_bw="32">
<![CDATA[
arrayctor.loop1.preheader:58  %r_V_4_cast1 = sext i32 %data_4_V_read_2 to i45

]]></Node>
<StgValue><ssdm name="r_V_4_cast1"/></StgValue>
</operation>

<operation id="30" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="46" op_0_bw="32">
<![CDATA[
arrayctor.loop1.preheader:59  %r_V_4_cast2 = sext i32 %data_4_V_read_2 to i46

]]></Node>
<StgValue><ssdm name="r_V_4_cast2"/></StgValue>
</operation>

<operation id="31" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="41" op_0_bw="32">
<![CDATA[
arrayctor.loop1.preheader:60  %r_V_4_cast = sext i32 %data_4_V_read_2 to i41

]]></Node>
<StgValue><ssdm name="r_V_4_cast"/></StgValue>
</operation>

<operation id="32" st_id="2" stage="3" lat="3">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
arrayctor.loop1.preheader:61  %r_V_8_4 = mul i41 %r_V_4_cast, 164

]]></Node>
<StgValue><ssdm name="r_V_8_4"/></StgValue>
</operation>

<operation id="33" st_id="2" stage="3" lat="3">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
arrayctor.loop1.preheader:64  %r_V_8_4_1 = mul i46 %r_V_4_cast2, 11271

]]></Node>
<StgValue><ssdm name="r_V_8_4_1"/></StgValue>
</operation>

<operation id="34" st_id="2" stage="3" lat="3">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="45" op_0_bw="45" op_1_bw="45">
<![CDATA[
arrayctor.loop1.preheader:66  %r_V_8_4_2 = mul i45 %r_V_4_cast1, -2143

]]></Node>
<StgValue><ssdm name="r_V_8_4_2"/></StgValue>
</operation>

<operation id="35" st_id="2" stage="3" lat="3">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="45" op_0_bw="45" op_1_bw="45">
<![CDATA[
arrayctor.loop1.preheader:69  %r_V_8_4_3 = mul i45 %r_V_4_cast1, -3511

]]></Node>
<StgValue><ssdm name="r_V_8_4_3"/></StgValue>
</operation>

<operation id="36" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="43" op_0_bw="32">
<![CDATA[
arrayctor.loop1.preheader:72  %r_V_5_cast1 = sext i32 %data_5_V_read_2 to i43

]]></Node>
<StgValue><ssdm name="r_V_5_cast1"/></StgValue>
</operation>

<operation id="37" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="46" op_0_bw="32">
<![CDATA[
arrayctor.loop1.preheader:73  %r_V_5_cast = sext i32 %data_5_V_read_2 to i46

]]></Node>
<StgValue><ssdm name="r_V_5_cast"/></StgValue>
</operation>

<operation id="38" st_id="2" stage="3" lat="3">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
arrayctor.loop1.preheader:74  %r_V_8_5 = mul i46 %r_V_5_cast, 5284

]]></Node>
<StgValue><ssdm name="r_V_8_5"/></StgValue>
</operation>

<operation id="39" st_id="2" stage="3" lat="3">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
arrayctor.loop1.preheader:76  %r_V_8_5_1 = mul i46 %r_V_5_cast, -11856

]]></Node>
<StgValue><ssdm name="r_V_8_5_1"/></StgValue>
</operation>

<operation id="40" st_id="2" stage="3" lat="3">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
arrayctor.loop1.preheader:78  %r_V_8_5_2 = mul i46 %r_V_5_cast, 6917

]]></Node>
<StgValue><ssdm name="r_V_8_5_2"/></StgValue>
</operation>

<operation id="41" st_id="2" stage="3" lat="3">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="43" op_0_bw="43" op_1_bw="43">
<![CDATA[
arrayctor.loop1.preheader:80  %r_V_8_5_3 = mul i43 %r_V_5_cast1, 597

]]></Node>
<StgValue><ssdm name="r_V_8_5_3"/></StgValue>
</operation>

<operation id="42" st_id="2" stage="2" lat="3">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
arrayctor.loop1.preheader:86  %r_V_8_6 = mul i46 %r_V_6_cast, -11504

]]></Node>
<StgValue><ssdm name="r_V_8_6"/></StgValue>
</operation>

<operation id="43" st_id="2" stage="2" lat="3">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="42" op_0_bw="42" op_1_bw="42">
<![CDATA[
arrayctor.loop1.preheader:88  %r_V_8_6_1 = mul i42 %r_V_6_cast2, -483

]]></Node>
<StgValue><ssdm name="r_V_8_6_1"/></StgValue>
</operation>

<operation id="44" st_id="2" stage="2" lat="3">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="44" op_0_bw="44" op_1_bw="44">
<![CDATA[
arrayctor.loop1.preheader:91  %r_V_8_6_2 = mul i44 %r_V_6_cast1, 1133

]]></Node>
<StgValue><ssdm name="r_V_8_6_2"/></StgValue>
</operation>

<operation id="45" st_id="2" stage="2" lat="3">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="42" op_0_bw="42" op_1_bw="42">
<![CDATA[
arrayctor.loop1.preheader:94  %r_V_8_6_3 = mul i42 %r_V_6_cast2, -462

]]></Node>
<StgValue><ssdm name="r_V_8_6_3"/></StgValue>
</operation>

<operation id="46" st_id="2" stage="2" lat="3">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
arrayctor.loop1.preheader:100  %r_V_8_7 = mul i46 %r_V_7_cast, 4836

]]></Node>
<StgValue><ssdm name="r_V_8_7"/></StgValue>
</operation>

<operation id="47" st_id="2" stage="2" lat="3">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="43" op_0_bw="43" op_1_bw="43">
<![CDATA[
arrayctor.loop1.preheader:102  %r_V_8_7_1 = mul i43 %r_V_7_cast2, -631

]]></Node>
<StgValue><ssdm name="r_V_8_7_1"/></StgValue>
</operation>

<operation id="48" st_id="2" stage="2" lat="3">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="45" op_0_bw="45" op_1_bw="45">
<![CDATA[
arrayctor.loop1.preheader:105  %r_V_8_7_2 = mul i45 %r_V_7_cast1, 3211

]]></Node>
<StgValue><ssdm name="r_V_8_7_2"/></StgValue>
</operation>

<operation id="49" st_id="2" stage="2" lat="3">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="45" op_0_bw="45" op_1_bw="45">
<![CDATA[
arrayctor.loop1.preheader:108  %r_V_8_7_3 = mul i45 %r_V_7_cast1, 2331

]]></Node>
<StgValue><ssdm name="r_V_8_7_3"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="50" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="46" op_0_bw="32">
<![CDATA[
arrayctor.loop1.preheader:10  %r_V_cast = sext i32 %data_0_V_read_4 to i46

]]></Node>
<StgValue><ssdm name="r_V_cast"/></StgValue>
</operation>

<operation id="51" st_id="3" stage="3" lat="3">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
arrayctor.loop1.preheader:11  %r_V_8 = mul i46 %r_V_cast, 6309

]]></Node>
<StgValue><ssdm name="r_V_8"/></StgValue>
</operation>

<operation id="52" st_id="3" stage="3" lat="3">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
arrayctor.loop1.preheader:13  %r_V_8_0_1 = mul i46 %r_V_cast, -5357

]]></Node>
<StgValue><ssdm name="r_V_8_0_1"/></StgValue>
</operation>

<operation id="53" st_id="3" stage="3" lat="3">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
arrayctor.loop1.preheader:15  %r_V_8_0_2 = mul i46 %r_V_cast, 15100

]]></Node>
<StgValue><ssdm name="r_V_8_0_2"/></StgValue>
</operation>

<operation id="54" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="42" op_0_bw="42" op_1_bw="32" op_2_bw="10">
<![CDATA[
arrayctor.loop1.preheader:17  %p_shl = call i42 @_ssdm_op_BitConcatenate.i42.i32.i10(i32 %data_0_V_read_4, i10 0)

]]></Node>
<StgValue><ssdm name="p_shl"/></StgValue>
</operation>

<operation id="55" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="43" op_0_bw="42">
<![CDATA[
arrayctor.loop1.preheader:18  %p_shl_cast = sext i42 %p_shl to i43

]]></Node>
<StgValue><ssdm name="p_shl_cast"/></StgValue>
</operation>

<operation id="56" st_id="3" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="43" op_0_bw="43" op_1_bw="43">
<![CDATA[
arrayctor.loop1.preheader:19  %p_neg = sub i43 0, %p_shl_cast

]]></Node>
<StgValue><ssdm name="p_neg"/></StgValue>
</operation>

<operation id="57" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="37" op_0_bw="37" op_1_bw="32" op_2_bw="5">
<![CDATA[
arrayctor.loop1.preheader:20  %p_shl1 = call i37 @_ssdm_op_BitConcatenate.i37.i32.i5(i32 %data_0_V_read_4, i5 0)

]]></Node>
<StgValue><ssdm name="p_shl1"/></StgValue>
</operation>

<operation id="58" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="43" op_0_bw="37">
<![CDATA[
arrayctor.loop1.preheader:21  %p_shl1_cast = sext i37 %p_shl1 to i43

]]></Node>
<StgValue><ssdm name="p_shl1_cast"/></StgValue>
</operation>

<operation id="59" st_id="3" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="43" op_0_bw="43" op_1_bw="43">
<![CDATA[
arrayctor.loop1.preheader:22  %r_V_8_0_3 = sub i43 %p_neg, %p_shl1_cast

]]></Node>
<StgValue><ssdm name="r_V_8_0_3"/></StgValue>
</operation>

<operation id="60" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="29" op_0_bw="29" op_1_bw="43" op_2_bw="32" op_3_bw="32">
<![CDATA[
arrayctor.loop1.preheader:23  %tmp_4 = call i29 @_ssdm_op_PartSelect.i29.i43.i32.i32(i43 %r_V_8_0_3, i32 14, i32 42)

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="61" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="43" op_0_bw="32">
<![CDATA[
arrayctor.loop1.preheader:25  %r_V_1_cast1 = sext i32 %data_1_V_read_4 to i43

]]></Node>
<StgValue><ssdm name="r_V_1_cast1"/></StgValue>
</operation>

<operation id="62" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="46" op_0_bw="32">
<![CDATA[
arrayctor.loop1.preheader:26  %r_V_1_cast = sext i32 %data_1_V_read_4 to i46

]]></Node>
<StgValue><ssdm name="r_V_1_cast"/></StgValue>
</operation>

<operation id="63" st_id="3" stage="3" lat="3">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
arrayctor.loop1.preheader:27  %r_V_8_1 = mul i46 %r_V_1_cast, 10274

]]></Node>
<StgValue><ssdm name="r_V_8_1"/></StgValue>
</operation>

<operation id="64" st_id="3" stage="3" lat="3">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="43" op_0_bw="43" op_1_bw="43">
<![CDATA[
arrayctor.loop1.preheader:29  %r_V_8_1_1 = mul i43 %r_V_1_cast1, 712

]]></Node>
<StgValue><ssdm name="r_V_8_1_1"/></StgValue>
</operation>

<operation id="65" st_id="3" stage="3" lat="3">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
arrayctor.loop1.preheader:32  %r_V_8_1_2 = mul i46 %r_V_1_cast, -13952

]]></Node>
<StgValue><ssdm name="r_V_8_1_2"/></StgValue>
</operation>

<operation id="66" st_id="3" stage="3" lat="3">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
arrayctor.loop1.preheader:34  %r_V_8_1_3 = mul i46 %r_V_1_cast, 11493

]]></Node>
<StgValue><ssdm name="r_V_8_1_3"/></StgValue>
</operation>

<operation id="67" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="46" op_0_bw="32">
<![CDATA[
arrayctor.loop1.preheader:36  %r_V_2_cast1 = sext i32 %data_2_V_read_4 to i46

]]></Node>
<StgValue><ssdm name="r_V_2_cast1"/></StgValue>
</operation>

<operation id="68" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="45" op_0_bw="32">
<![CDATA[
arrayctor.loop1.preheader:37  %r_V_2_cast = sext i32 %data_2_V_read_4 to i45

]]></Node>
<StgValue><ssdm name="r_V_2_cast"/></StgValue>
</operation>

<operation id="69" st_id="3" stage="3" lat="3">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="45" op_0_bw="45" op_1_bw="45">
<![CDATA[
arrayctor.loop1.preheader:38  %r_V_8_2 = mul i45 %r_V_2_cast, 2765

]]></Node>
<StgValue><ssdm name="r_V_8_2"/></StgValue>
</operation>

<operation id="70" st_id="3" stage="3" lat="3">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
arrayctor.loop1.preheader:41  %r_V_8_2_1 = mul i46 %r_V_2_cast1, -5977

]]></Node>
<StgValue><ssdm name="r_V_8_2_1"/></StgValue>
</operation>

<operation id="71" st_id="3" stage="3" lat="3">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
arrayctor.loop1.preheader:43  %r_V_8_2_2 = mul i46 %r_V_2_cast1, 11214

]]></Node>
<StgValue><ssdm name="r_V_8_2_2"/></StgValue>
</operation>

<operation id="72" st_id="3" stage="3" lat="3">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
arrayctor.loop1.preheader:45  %r_V_8_2_3 = mul i46 %r_V_2_cast1, 13258

]]></Node>
<StgValue><ssdm name="r_V_8_2_3"/></StgValue>
</operation>

<operation id="73" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="46" op_0_bw="32">
<![CDATA[
arrayctor.loop1.preheader:47  %r_V_3_cast1 = sext i32 %data_3_V_read_4 to i46

]]></Node>
<StgValue><ssdm name="r_V_3_cast1"/></StgValue>
</operation>

<operation id="74" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="45" op_0_bw="32">
<![CDATA[
arrayctor.loop1.preheader:48  %r_V_3_cast = sext i32 %data_3_V_read_4 to i45

]]></Node>
<StgValue><ssdm name="r_V_3_cast"/></StgValue>
</operation>

<operation id="75" st_id="3" stage="3" lat="3">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="45" op_0_bw="45" op_1_bw="45">
<![CDATA[
arrayctor.loop1.preheader:49  %r_V_8_3 = mul i45 %r_V_3_cast, 3246

]]></Node>
<StgValue><ssdm name="r_V_8_3"/></StgValue>
</operation>

<operation id="76" st_id="3" stage="3" lat="3">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
arrayctor.loop1.preheader:52  %r_V_8_3_1 = mul i46 %r_V_3_cast1, -7617

]]></Node>
<StgValue><ssdm name="r_V_8_3_1"/></StgValue>
</operation>

<operation id="77" st_id="3" stage="3" lat="3">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
arrayctor.loop1.preheader:54  %r_V_8_3_2 = mul i46 %r_V_3_cast1, 18878

]]></Node>
<StgValue><ssdm name="r_V_8_3_2"/></StgValue>
</operation>

<operation id="78" st_id="3" stage="3" lat="3">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
arrayctor.loop1.preheader:56  %r_V_8_3_3 = mul i46 %r_V_3_cast1, -9415

]]></Node>
<StgValue><ssdm name="r_V_8_3_3"/></StgValue>
</operation>

<operation id="79" st_id="3" stage="2" lat="3">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
arrayctor.loop1.preheader:61  %r_V_8_4 = mul i41 %r_V_4_cast, 164

]]></Node>
<StgValue><ssdm name="r_V_8_4"/></StgValue>
</operation>

<operation id="80" st_id="3" stage="2" lat="3">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
arrayctor.loop1.preheader:64  %r_V_8_4_1 = mul i46 %r_V_4_cast2, 11271

]]></Node>
<StgValue><ssdm name="r_V_8_4_1"/></StgValue>
</operation>

<operation id="81" st_id="3" stage="2" lat="3">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="45" op_0_bw="45" op_1_bw="45">
<![CDATA[
arrayctor.loop1.preheader:66  %r_V_8_4_2 = mul i45 %r_V_4_cast1, -2143

]]></Node>
<StgValue><ssdm name="r_V_8_4_2"/></StgValue>
</operation>

<operation id="82" st_id="3" stage="2" lat="3">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="45" op_0_bw="45" op_1_bw="45">
<![CDATA[
arrayctor.loop1.preheader:69  %r_V_8_4_3 = mul i45 %r_V_4_cast1, -3511

]]></Node>
<StgValue><ssdm name="r_V_8_4_3"/></StgValue>
</operation>

<operation id="83" st_id="3" stage="2" lat="3">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
arrayctor.loop1.preheader:74  %r_V_8_5 = mul i46 %r_V_5_cast, 5284

]]></Node>
<StgValue><ssdm name="r_V_8_5"/></StgValue>
</operation>

<operation id="84" st_id="3" stage="2" lat="3">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
arrayctor.loop1.preheader:76  %r_V_8_5_1 = mul i46 %r_V_5_cast, -11856

]]></Node>
<StgValue><ssdm name="r_V_8_5_1"/></StgValue>
</operation>

<operation id="85" st_id="3" stage="2" lat="3">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
arrayctor.loop1.preheader:78  %r_V_8_5_2 = mul i46 %r_V_5_cast, 6917

]]></Node>
<StgValue><ssdm name="r_V_8_5_2"/></StgValue>
</operation>

<operation id="86" st_id="3" stage="2" lat="3">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="43" op_0_bw="43" op_1_bw="43">
<![CDATA[
arrayctor.loop1.preheader:80  %r_V_8_5_3 = mul i43 %r_V_5_cast1, 597

]]></Node>
<StgValue><ssdm name="r_V_8_5_3"/></StgValue>
</operation>

<operation id="87" st_id="3" stage="1" lat="3">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
arrayctor.loop1.preheader:86  %r_V_8_6 = mul i46 %r_V_6_cast, -11504

]]></Node>
<StgValue><ssdm name="r_V_8_6"/></StgValue>
</operation>

<operation id="88" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="32" op_0_bw="32" op_1_bw="46" op_2_bw="32" op_3_bw="32">
<![CDATA[
arrayctor.loop1.preheader:87  %tmp_17_6 = call i32 @_ssdm_op_PartSelect.i32.i46.i32.i32(i46 %r_V_8_6, i32 14, i32 45)

]]></Node>
<StgValue><ssdm name="tmp_17_6"/></StgValue>
</operation>

<operation id="89" st_id="3" stage="1" lat="3">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="42" op_0_bw="42" op_1_bw="42">
<![CDATA[
arrayctor.loop1.preheader:88  %r_V_8_6_1 = mul i42 %r_V_6_cast2, -483

]]></Node>
<StgValue><ssdm name="r_V_8_6_1"/></StgValue>
</operation>

<operation id="90" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="28" op_0_bw="28" op_1_bw="42" op_2_bw="32" op_3_bw="32">
<![CDATA[
arrayctor.loop1.preheader:89  %tmp_17 = call i28 @_ssdm_op_PartSelect.i28.i42.i32.i32(i42 %r_V_8_6_1, i32 14, i32 41)

]]></Node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>

<operation id="91" st_id="3" stage="1" lat="3">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="44" op_0_bw="44" op_1_bw="44">
<![CDATA[
arrayctor.loop1.preheader:91  %r_V_8_6_2 = mul i44 %r_V_6_cast1, 1133

]]></Node>
<StgValue><ssdm name="r_V_8_6_2"/></StgValue>
</operation>

<operation id="92" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="30" op_0_bw="30" op_1_bw="44" op_2_bw="32" op_3_bw="32">
<![CDATA[
arrayctor.loop1.preheader:92  %tmp_18 = call i30 @_ssdm_op_PartSelect.i30.i44.i32.i32(i44 %r_V_8_6_2, i32 14, i32 43)

]]></Node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="93" st_id="3" stage="1" lat="3">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="42" op_0_bw="42" op_1_bw="42">
<![CDATA[
arrayctor.loop1.preheader:94  %r_V_8_6_3 = mul i42 %r_V_6_cast2, -462

]]></Node>
<StgValue><ssdm name="r_V_8_6_3"/></StgValue>
</operation>

<operation id="94" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="28" op_0_bw="28" op_1_bw="42" op_2_bw="32" op_3_bw="32">
<![CDATA[
arrayctor.loop1.preheader:95  %tmp_20 = call i28 @_ssdm_op_PartSelect.i28.i42.i32.i32(i42 %r_V_8_6_3, i32 14, i32 41)

]]></Node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>

<operation id="95" st_id="3" stage="1" lat="3">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
arrayctor.loop1.preheader:100  %r_V_8_7 = mul i46 %r_V_7_cast, 4836

]]></Node>
<StgValue><ssdm name="r_V_8_7"/></StgValue>
</operation>

<operation id="96" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="32" op_0_bw="32" op_1_bw="46" op_2_bw="32" op_3_bw="32">
<![CDATA[
arrayctor.loop1.preheader:101  %tmp_17_7 = call i32 @_ssdm_op_PartSelect.i32.i46.i32.i32(i46 %r_V_8_7, i32 14, i32 45)

]]></Node>
<StgValue><ssdm name="tmp_17_7"/></StgValue>
</operation>

<operation id="97" st_id="3" stage="1" lat="3">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="43" op_0_bw="43" op_1_bw="43">
<![CDATA[
arrayctor.loop1.preheader:102  %r_V_8_7_1 = mul i43 %r_V_7_cast2, -631

]]></Node>
<StgValue><ssdm name="r_V_8_7_1"/></StgValue>
</operation>

<operation id="98" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="29" op_0_bw="29" op_1_bw="43" op_2_bw="32" op_3_bw="32">
<![CDATA[
arrayctor.loop1.preheader:103  %tmp_22 = call i29 @_ssdm_op_PartSelect.i29.i43.i32.i32(i43 %r_V_8_7_1, i32 14, i32 42)

]]></Node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>

<operation id="99" st_id="3" stage="1" lat="3">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="45" op_0_bw="45" op_1_bw="45">
<![CDATA[
arrayctor.loop1.preheader:105  %r_V_8_7_2 = mul i45 %r_V_7_cast1, 3211

]]></Node>
<StgValue><ssdm name="r_V_8_7_2"/></StgValue>
</operation>

<operation id="100" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="31" op_0_bw="31" op_1_bw="45" op_2_bw="32" op_3_bw="32">
<![CDATA[
arrayctor.loop1.preheader:106  %tmp_23 = call i31 @_ssdm_op_PartSelect.i31.i45.i32.i32(i45 %r_V_8_7_2, i32 14, i32 44)

]]></Node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>

<operation id="101" st_id="3" stage="1" lat="3">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="45" op_0_bw="45" op_1_bw="45">
<![CDATA[
arrayctor.loop1.preheader:108  %r_V_8_7_3 = mul i45 %r_V_7_cast1, 2331

]]></Node>
<StgValue><ssdm name="r_V_8_7_3"/></StgValue>
</operation>

<operation id="102" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="31" op_0_bw="31" op_1_bw="45" op_2_bw="32" op_3_bw="32">
<![CDATA[
arrayctor.loop1.preheader:109  %tmp_25 = call i31 @_ssdm_op_PartSelect.i31.i45.i32.i32(i45 %r_V_8_7_3, i32 14, i32 44)

]]></Node>
<StgValue><ssdm name="tmp_25"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="103" st_id="4" stage="2" lat="3">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
arrayctor.loop1.preheader:11  %r_V_8 = mul i46 %r_V_cast, 6309

]]></Node>
<StgValue><ssdm name="r_V_8"/></StgValue>
</operation>

<operation id="104" st_id="4" stage="2" lat="3">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
arrayctor.loop1.preheader:13  %r_V_8_0_1 = mul i46 %r_V_cast, -5357

]]></Node>
<StgValue><ssdm name="r_V_8_0_1"/></StgValue>
</operation>

<operation id="105" st_id="4" stage="2" lat="3">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
arrayctor.loop1.preheader:15  %r_V_8_0_2 = mul i46 %r_V_cast, 15100

]]></Node>
<StgValue><ssdm name="r_V_8_0_2"/></StgValue>
</operation>

<operation id="106" st_id="4" stage="2" lat="3">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
arrayctor.loop1.preheader:27  %r_V_8_1 = mul i46 %r_V_1_cast, 10274

]]></Node>
<StgValue><ssdm name="r_V_8_1"/></StgValue>
</operation>

<operation id="107" st_id="4" stage="2" lat="3">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="43" op_0_bw="43" op_1_bw="43">
<![CDATA[
arrayctor.loop1.preheader:29  %r_V_8_1_1 = mul i43 %r_V_1_cast1, 712

]]></Node>
<StgValue><ssdm name="r_V_8_1_1"/></StgValue>
</operation>

<operation id="108" st_id="4" stage="2" lat="3">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
arrayctor.loop1.preheader:32  %r_V_8_1_2 = mul i46 %r_V_1_cast, -13952

]]></Node>
<StgValue><ssdm name="r_V_8_1_2"/></StgValue>
</operation>

<operation id="109" st_id="4" stage="2" lat="3">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
arrayctor.loop1.preheader:34  %r_V_8_1_3 = mul i46 %r_V_1_cast, 11493

]]></Node>
<StgValue><ssdm name="r_V_8_1_3"/></StgValue>
</operation>

<operation id="110" st_id="4" stage="2" lat="3">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="45" op_0_bw="45" op_1_bw="45">
<![CDATA[
arrayctor.loop1.preheader:38  %r_V_8_2 = mul i45 %r_V_2_cast, 2765

]]></Node>
<StgValue><ssdm name="r_V_8_2"/></StgValue>
</operation>

<operation id="111" st_id="4" stage="2" lat="3">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
arrayctor.loop1.preheader:41  %r_V_8_2_1 = mul i46 %r_V_2_cast1, -5977

]]></Node>
<StgValue><ssdm name="r_V_8_2_1"/></StgValue>
</operation>

<operation id="112" st_id="4" stage="2" lat="3">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
arrayctor.loop1.preheader:43  %r_V_8_2_2 = mul i46 %r_V_2_cast1, 11214

]]></Node>
<StgValue><ssdm name="r_V_8_2_2"/></StgValue>
</operation>

<operation id="113" st_id="4" stage="2" lat="3">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
arrayctor.loop1.preheader:45  %r_V_8_2_3 = mul i46 %r_V_2_cast1, 13258

]]></Node>
<StgValue><ssdm name="r_V_8_2_3"/></StgValue>
</operation>

<operation id="114" st_id="4" stage="2" lat="3">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="45" op_0_bw="45" op_1_bw="45">
<![CDATA[
arrayctor.loop1.preheader:49  %r_V_8_3 = mul i45 %r_V_3_cast, 3246

]]></Node>
<StgValue><ssdm name="r_V_8_3"/></StgValue>
</operation>

<operation id="115" st_id="4" stage="2" lat="3">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
arrayctor.loop1.preheader:52  %r_V_8_3_1 = mul i46 %r_V_3_cast1, -7617

]]></Node>
<StgValue><ssdm name="r_V_8_3_1"/></StgValue>
</operation>

<operation id="116" st_id="4" stage="2" lat="3">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
arrayctor.loop1.preheader:54  %r_V_8_3_2 = mul i46 %r_V_3_cast1, 18878

]]></Node>
<StgValue><ssdm name="r_V_8_3_2"/></StgValue>
</operation>

<operation id="117" st_id="4" stage="2" lat="3">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
arrayctor.loop1.preheader:56  %r_V_8_3_3 = mul i46 %r_V_3_cast1, -9415

]]></Node>
<StgValue><ssdm name="r_V_8_3_3"/></StgValue>
</operation>

<operation id="118" st_id="4" stage="1" lat="3">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
arrayctor.loop1.preheader:61  %r_V_8_4 = mul i41 %r_V_4_cast, 164

]]></Node>
<StgValue><ssdm name="r_V_8_4"/></StgValue>
</operation>

<operation id="119" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="27" op_0_bw="27" op_1_bw="41" op_2_bw="32" op_3_bw="32">
<![CDATA[
arrayctor.loop1.preheader:62  %tmp_9 = call i27 @_ssdm_op_PartSelect.i27.i41.i32.i32(i41 %r_V_8_4, i32 14, i32 40)

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="120" st_id="4" stage="1" lat="3">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
arrayctor.loop1.preheader:64  %r_V_8_4_1 = mul i46 %r_V_4_cast2, 11271

]]></Node>
<StgValue><ssdm name="r_V_8_4_1"/></StgValue>
</operation>

<operation id="121" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="32" op_0_bw="32" op_1_bw="46" op_2_bw="32" op_3_bw="32">
<![CDATA[
arrayctor.loop1.preheader:65  %tmp_17_4_1 = call i32 @_ssdm_op_PartSelect.i32.i46.i32.i32(i46 %r_V_8_4_1, i32 14, i32 45)

]]></Node>
<StgValue><ssdm name="tmp_17_4_1"/></StgValue>
</operation>

<operation id="122" st_id="4" stage="1" lat="3">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="45" op_0_bw="45" op_1_bw="45">
<![CDATA[
arrayctor.loop1.preheader:66  %r_V_8_4_2 = mul i45 %r_V_4_cast1, -2143

]]></Node>
<StgValue><ssdm name="r_V_8_4_2"/></StgValue>
</operation>

<operation id="123" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="31" op_0_bw="31" op_1_bw="45" op_2_bw="32" op_3_bw="32">
<![CDATA[
arrayctor.loop1.preheader:67  %tmp_11 = call i31 @_ssdm_op_PartSelect.i31.i45.i32.i32(i45 %r_V_8_4_2, i32 14, i32 44)

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="124" st_id="4" stage="1" lat="3">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="45" op_0_bw="45" op_1_bw="45">
<![CDATA[
arrayctor.loop1.preheader:69  %r_V_8_4_3 = mul i45 %r_V_4_cast1, -3511

]]></Node>
<StgValue><ssdm name="r_V_8_4_3"/></StgValue>
</operation>

<operation id="125" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="31" op_0_bw="31" op_1_bw="45" op_2_bw="32" op_3_bw="32">
<![CDATA[
arrayctor.loop1.preheader:70  %tmp_13 = call i31 @_ssdm_op_PartSelect.i31.i45.i32.i32(i45 %r_V_8_4_3, i32 14, i32 44)

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="126" st_id="4" stage="1" lat="3">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
arrayctor.loop1.preheader:74  %r_V_8_5 = mul i46 %r_V_5_cast, 5284

]]></Node>
<StgValue><ssdm name="r_V_8_5"/></StgValue>
</operation>

<operation id="127" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="32" op_0_bw="32" op_1_bw="46" op_2_bw="32" op_3_bw="32">
<![CDATA[
arrayctor.loop1.preheader:75  %tmp_17_5 = call i32 @_ssdm_op_PartSelect.i32.i46.i32.i32(i46 %r_V_8_5, i32 14, i32 45)

]]></Node>
<StgValue><ssdm name="tmp_17_5"/></StgValue>
</operation>

<operation id="128" st_id="4" stage="1" lat="3">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
arrayctor.loop1.preheader:76  %r_V_8_5_1 = mul i46 %r_V_5_cast, -11856

]]></Node>
<StgValue><ssdm name="r_V_8_5_1"/></StgValue>
</operation>

<operation id="129" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="32" op_0_bw="32" op_1_bw="46" op_2_bw="32" op_3_bw="32">
<![CDATA[
arrayctor.loop1.preheader:77  %tmp_17_5_1 = call i32 @_ssdm_op_PartSelect.i32.i46.i32.i32(i46 %r_V_8_5_1, i32 14, i32 45)

]]></Node>
<StgValue><ssdm name="tmp_17_5_1"/></StgValue>
</operation>

<operation id="130" st_id="4" stage="1" lat="3">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
arrayctor.loop1.preheader:78  %r_V_8_5_2 = mul i46 %r_V_5_cast, 6917

]]></Node>
<StgValue><ssdm name="r_V_8_5_2"/></StgValue>
</operation>

<operation id="131" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="32" op_0_bw="32" op_1_bw="46" op_2_bw="32" op_3_bw="32">
<![CDATA[
arrayctor.loop1.preheader:79  %tmp_17_5_2 = call i32 @_ssdm_op_PartSelect.i32.i46.i32.i32(i46 %r_V_8_5_2, i32 14, i32 45)

]]></Node>
<StgValue><ssdm name="tmp_17_5_2"/></StgValue>
</operation>

<operation id="132" st_id="4" stage="1" lat="3">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="43" op_0_bw="43" op_1_bw="43">
<![CDATA[
arrayctor.loop1.preheader:80  %r_V_8_5_3 = mul i43 %r_V_5_cast1, 597

]]></Node>
<StgValue><ssdm name="r_V_8_5_3"/></StgValue>
</operation>

<operation id="133" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="29" op_0_bw="29" op_1_bw="43" op_2_bw="32" op_3_bw="32">
<![CDATA[
arrayctor.loop1.preheader:81  %tmp_15 = call i29 @_ssdm_op_PartSelect.i29.i43.i32.i32(i43 %r_V_8_5_3, i32 14, i32 42)

]]></Node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>

<operation id="134" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="30" op_0_bw="28">
<![CDATA[
arrayctor.loop1.preheader:90  %tmp_18_cast = sext i28 %tmp_17 to i30

]]></Node>
<StgValue><ssdm name="tmp_18_cast"/></StgValue>
</operation>

<operation id="135" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="32" op_0_bw="30">
<![CDATA[
arrayctor.loop1.preheader:93  %tmp_19 = sext i30 %tmp_18 to i32

]]></Node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>

<operation id="136" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="32" op_0_bw="28">
<![CDATA[
arrayctor.loop1.preheader:96  %tmp_21 = sext i28 %tmp_20 to i32

]]></Node>
<StgValue><ssdm name="tmp_21"/></StgValue>
</operation>

<operation id="137" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="30" op_0_bw="29">
<![CDATA[
arrayctor.loop1.preheader:104  %tmp_24_cast = sext i29 %tmp_22 to i30

]]></Node>
<StgValue><ssdm name="tmp_24_cast"/></StgValue>
</operation>

<operation id="138" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="32" op_0_bw="31">
<![CDATA[
arrayctor.loop1.preheader:107  %tmp_24 = sext i31 %tmp_23 to i32

]]></Node>
<StgValue><ssdm name="tmp_24"/></StgValue>
</operation>

<operation id="139" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="32" op_0_bw="31">
<![CDATA[
arrayctor.loop1.preheader:110  %tmp_26 = sext i31 %tmp_25 to i32

]]></Node>
<StgValue><ssdm name="tmp_26"/></StgValue>
</operation>

<operation id="140" st_id="4" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayctor.loop1.preheader:115  %tmp7 = add i32 %tmp_17_7, -4420

]]></Node>
<StgValue><ssdm name="tmp7"/></StgValue>
</operation>

<operation id="141" st_id="4" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayctor.loop1.preheader:116  %tmp6 = add i32 %tmp7, %tmp_17_6

]]></Node>
<StgValue><ssdm name="tmp6"/></StgValue>
</operation>

<operation id="142" st_id="4" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
arrayctor.loop1.preheader:123  %tmp12 = add i30 %tmp_24_cast, 2556

]]></Node>
<StgValue><ssdm name="tmp12"/></StgValue>
</operation>

<operation id="143" st_id="4" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
arrayctor.loop1.preheader:124  %tmp13 = add i30 %tmp12, %tmp_18_cast

]]></Node>
<StgValue><ssdm name="tmp13"/></StgValue>
</operation>

<operation id="144" st_id="4" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayctor.loop1.preheader:132  %tmp19 = add i32 %tmp_24, 5737

]]></Node>
<StgValue><ssdm name="tmp19"/></StgValue>
</operation>

<operation id="145" st_id="4" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayctor.loop1.preheader:133  %tmp20 = add i32 %tmp19, %tmp_19

]]></Node>
<StgValue><ssdm name="tmp20"/></StgValue>
</operation>

<operation id="146" st_id="4" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayctor.loop1.preheader:140  %tmp26 = add i32 %tmp_26, -1818

]]></Node>
<StgValue><ssdm name="tmp26"/></StgValue>
</operation>

<operation id="147" st_id="4" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayctor.loop1.preheader:141  %tmp27 = add i32 %tmp26, %tmp_21

]]></Node>
<StgValue><ssdm name="tmp27"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="148" st_id="5" stage="1" lat="3">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
arrayctor.loop1.preheader:11  %r_V_8 = mul i46 %r_V_cast, 6309

]]></Node>
<StgValue><ssdm name="r_V_8"/></StgValue>
</operation>

<operation id="149" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="32" op_0_bw="32" op_1_bw="46" op_2_bw="32" op_3_bw="32">
<![CDATA[
arrayctor.loop1.preheader:12  %tmp_1 = call i32 @_ssdm_op_PartSelect.i32.i46.i32.i32(i46 %r_V_8, i32 14, i32 45)

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="150" st_id="5" stage="1" lat="3">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
arrayctor.loop1.preheader:13  %r_V_8_0_1 = mul i46 %r_V_cast, -5357

]]></Node>
<StgValue><ssdm name="r_V_8_0_1"/></StgValue>
</operation>

<operation id="151" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="32" op_0_bw="32" op_1_bw="46" op_2_bw="32" op_3_bw="32">
<![CDATA[
arrayctor.loop1.preheader:14  %tmp_17_0_1 = call i32 @_ssdm_op_PartSelect.i32.i46.i32.i32(i46 %r_V_8_0_1, i32 14, i32 45)

]]></Node>
<StgValue><ssdm name="tmp_17_0_1"/></StgValue>
</operation>

<operation id="152" st_id="5" stage="1" lat="3">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
arrayctor.loop1.preheader:15  %r_V_8_0_2 = mul i46 %r_V_cast, 15100

]]></Node>
<StgValue><ssdm name="r_V_8_0_2"/></StgValue>
</operation>

<operation id="153" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="32" op_0_bw="32" op_1_bw="46" op_2_bw="32" op_3_bw="32">
<![CDATA[
arrayctor.loop1.preheader:16  %tmp_17_0_2 = call i32 @_ssdm_op_PartSelect.i32.i46.i32.i32(i46 %r_V_8_0_2, i32 14, i32 45)

]]></Node>
<StgValue><ssdm name="tmp_17_0_2"/></StgValue>
</operation>

<operation id="154" st_id="5" stage="1" lat="3">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
arrayctor.loop1.preheader:27  %r_V_8_1 = mul i46 %r_V_1_cast, 10274

]]></Node>
<StgValue><ssdm name="r_V_8_1"/></StgValue>
</operation>

<operation id="155" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="32" op_0_bw="32" op_1_bw="46" op_2_bw="32" op_3_bw="32">
<![CDATA[
arrayctor.loop1.preheader:28  %tmp_17_1 = call i32 @_ssdm_op_PartSelect.i32.i46.i32.i32(i46 %r_V_8_1, i32 14, i32 45)

]]></Node>
<StgValue><ssdm name="tmp_17_1"/></StgValue>
</operation>

<operation id="156" st_id="5" stage="1" lat="3">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="43" op_0_bw="43" op_1_bw="43">
<![CDATA[
arrayctor.loop1.preheader:29  %r_V_8_1_1 = mul i43 %r_V_1_cast1, 712

]]></Node>
<StgValue><ssdm name="r_V_8_1_1"/></StgValue>
</operation>

<operation id="157" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="29" op_0_bw="29" op_1_bw="43" op_2_bw="32" op_3_bw="32">
<![CDATA[
arrayctor.loop1.preheader:30  %tmp_7 = call i29 @_ssdm_op_PartSelect.i29.i43.i32.i32(i43 %r_V_8_1_1, i32 14, i32 42)

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="158" st_id="5" stage="1" lat="3">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
arrayctor.loop1.preheader:32  %r_V_8_1_2 = mul i46 %r_V_1_cast, -13952

]]></Node>
<StgValue><ssdm name="r_V_8_1_2"/></StgValue>
</operation>

<operation id="159" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="32" op_0_bw="32" op_1_bw="46" op_2_bw="32" op_3_bw="32">
<![CDATA[
arrayctor.loop1.preheader:33  %tmp_17_1_2 = call i32 @_ssdm_op_PartSelect.i32.i46.i32.i32(i46 %r_V_8_1_2, i32 14, i32 45)

]]></Node>
<StgValue><ssdm name="tmp_17_1_2"/></StgValue>
</operation>

<operation id="160" st_id="5" stage="1" lat="3">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
arrayctor.loop1.preheader:34  %r_V_8_1_3 = mul i46 %r_V_1_cast, 11493

]]></Node>
<StgValue><ssdm name="r_V_8_1_3"/></StgValue>
</operation>

<operation id="161" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="32" op_0_bw="32" op_1_bw="46" op_2_bw="32" op_3_bw="32">
<![CDATA[
arrayctor.loop1.preheader:35  %tmp_17_1_3 = call i32 @_ssdm_op_PartSelect.i32.i46.i32.i32(i46 %r_V_8_1_3, i32 14, i32 45)

]]></Node>
<StgValue><ssdm name="tmp_17_1_3"/></StgValue>
</operation>

<operation id="162" st_id="5" stage="1" lat="3">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="45" op_0_bw="45" op_1_bw="45">
<![CDATA[
arrayctor.loop1.preheader:38  %r_V_8_2 = mul i45 %r_V_2_cast, 2765

]]></Node>
<StgValue><ssdm name="r_V_8_2"/></StgValue>
</operation>

<operation id="163" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="31" op_0_bw="31" op_1_bw="45" op_2_bw="32" op_3_bw="32">
<![CDATA[
arrayctor.loop1.preheader:39  %tmp_s = call i31 @_ssdm_op_PartSelect.i31.i45.i32.i32(i45 %r_V_8_2, i32 14, i32 44)

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="164" st_id="5" stage="1" lat="3">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
arrayctor.loop1.preheader:41  %r_V_8_2_1 = mul i46 %r_V_2_cast1, -5977

]]></Node>
<StgValue><ssdm name="r_V_8_2_1"/></StgValue>
</operation>

<operation id="165" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="32" op_0_bw="32" op_1_bw="46" op_2_bw="32" op_3_bw="32">
<![CDATA[
arrayctor.loop1.preheader:42  %tmp_17_2_1 = call i32 @_ssdm_op_PartSelect.i32.i46.i32.i32(i46 %r_V_8_2_1, i32 14, i32 45)

]]></Node>
<StgValue><ssdm name="tmp_17_2_1"/></StgValue>
</operation>

<operation id="166" st_id="5" stage="1" lat="3">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
arrayctor.loop1.preheader:43  %r_V_8_2_2 = mul i46 %r_V_2_cast1, 11214

]]></Node>
<StgValue><ssdm name="r_V_8_2_2"/></StgValue>
</operation>

<operation id="167" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="32" op_0_bw="32" op_1_bw="46" op_2_bw="32" op_3_bw="32">
<![CDATA[
arrayctor.loop1.preheader:44  %tmp_17_2_2 = call i32 @_ssdm_op_PartSelect.i32.i46.i32.i32(i46 %r_V_8_2_2, i32 14, i32 45)

]]></Node>
<StgValue><ssdm name="tmp_17_2_2"/></StgValue>
</operation>

<operation id="168" st_id="5" stage="1" lat="3">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
arrayctor.loop1.preheader:45  %r_V_8_2_3 = mul i46 %r_V_2_cast1, 13258

]]></Node>
<StgValue><ssdm name="r_V_8_2_3"/></StgValue>
</operation>

<operation id="169" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="32" op_0_bw="32" op_1_bw="46" op_2_bw="32" op_3_bw="32">
<![CDATA[
arrayctor.loop1.preheader:46  %tmp_17_2_3 = call i32 @_ssdm_op_PartSelect.i32.i46.i32.i32(i46 %r_V_8_2_3, i32 14, i32 45)

]]></Node>
<StgValue><ssdm name="tmp_17_2_3"/></StgValue>
</operation>

<operation id="170" st_id="5" stage="1" lat="3">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="45" op_0_bw="45" op_1_bw="45">
<![CDATA[
arrayctor.loop1.preheader:49  %r_V_8_3 = mul i45 %r_V_3_cast, 3246

]]></Node>
<StgValue><ssdm name="r_V_8_3"/></StgValue>
</operation>

<operation id="171" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="31" op_0_bw="31" op_1_bw="45" op_2_bw="32" op_3_bw="32">
<![CDATA[
arrayctor.loop1.preheader:50  %tmp_3 = call i31 @_ssdm_op_PartSelect.i31.i45.i32.i32(i45 %r_V_8_3, i32 14, i32 44)

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="172" st_id="5" stage="1" lat="3">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
arrayctor.loop1.preheader:52  %r_V_8_3_1 = mul i46 %r_V_3_cast1, -7617

]]></Node>
<StgValue><ssdm name="r_V_8_3_1"/></StgValue>
</operation>

<operation id="173" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="32" op_0_bw="32" op_1_bw="46" op_2_bw="32" op_3_bw="32">
<![CDATA[
arrayctor.loop1.preheader:53  %tmp_17_3_1 = call i32 @_ssdm_op_PartSelect.i32.i46.i32.i32(i46 %r_V_8_3_1, i32 14, i32 45)

]]></Node>
<StgValue><ssdm name="tmp_17_3_1"/></StgValue>
</operation>

<operation id="174" st_id="5" stage="1" lat="3">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
arrayctor.loop1.preheader:54  %r_V_8_3_2 = mul i46 %r_V_3_cast1, 18878

]]></Node>
<StgValue><ssdm name="r_V_8_3_2"/></StgValue>
</operation>

<operation id="175" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="32" op_0_bw="32" op_1_bw="46" op_2_bw="32" op_3_bw="32">
<![CDATA[
arrayctor.loop1.preheader:55  %tmp_17_3_2 = call i32 @_ssdm_op_PartSelect.i32.i46.i32.i32(i46 %r_V_8_3_2, i32 14, i32 45)

]]></Node>
<StgValue><ssdm name="tmp_17_3_2"/></StgValue>
</operation>

<operation id="176" st_id="5" stage="1" lat="3">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
arrayctor.loop1.preheader:56  %r_V_8_3_3 = mul i46 %r_V_3_cast1, -9415

]]></Node>
<StgValue><ssdm name="r_V_8_3_3"/></StgValue>
</operation>

<operation id="177" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="32" op_0_bw="32" op_1_bw="46" op_2_bw="32" op_3_bw="32">
<![CDATA[
arrayctor.loop1.preheader:57  %tmp_17_3_3 = call i32 @_ssdm_op_PartSelect.i32.i46.i32.i32(i46 %r_V_8_3_3, i32 14, i32 45)

]]></Node>
<StgValue><ssdm name="tmp_17_3_3"/></StgValue>
</operation>

<operation id="178" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="32" op_0_bw="27">
<![CDATA[
arrayctor.loop1.preheader:63  %tmp_10 = sext i27 %tmp_9 to i32

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="179" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="32" op_0_bw="31">
<![CDATA[
arrayctor.loop1.preheader:68  %tmp_12 = sext i31 %tmp_11 to i32

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="180" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="32" op_0_bw="31">
<![CDATA[
arrayctor.loop1.preheader:71  %tmp_14 = sext i31 %tmp_13 to i32

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="181" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="32" op_0_bw="29">
<![CDATA[
arrayctor.loop1.preheader:82  %tmp_16 = sext i29 %tmp_15 to i32

]]></Node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>

<operation id="182" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayctor.loop1.preheader:114  %tmp5 = add i32 %tmp_10, %tmp_17_5

]]></Node>
<StgValue><ssdm name="tmp5"/></StgValue>
</operation>

<operation id="183" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayctor.loop1.preheader:117  %tmp4 = add i32 %tmp6, %tmp5

]]></Node>
<StgValue><ssdm name="tmp4"/></StgValue>
</operation>

<operation id="184" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayctor.loop1.preheader:122  %tmp10 = add i32 %tmp_17_4_1, %tmp_17_5_1

]]></Node>
<StgValue><ssdm name="tmp10"/></StgValue>
</operation>

<operation id="185" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="32" op_0_bw="30">
<![CDATA[
arrayctor.loop1.preheader:125  %tmp13_cast = sext i30 %tmp13 to i32

]]></Node>
<StgValue><ssdm name="tmp13_cast"/></StgValue>
</operation>

<operation id="186" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayctor.loop1.preheader:126  %tmp11 = add i32 %tmp13_cast, %tmp10

]]></Node>
<StgValue><ssdm name="tmp11"/></StgValue>
</operation>

<operation id="187" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayctor.loop1.preheader:131  %tmp17 = add i32 %tmp_12, %tmp_17_5_2

]]></Node>
<StgValue><ssdm name="tmp17"/></StgValue>
</operation>

<operation id="188" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayctor.loop1.preheader:134  %tmp18 = add i32 %tmp20, %tmp17

]]></Node>
<StgValue><ssdm name="tmp18"/></StgValue>
</operation>

<operation id="189" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayctor.loop1.preheader:139  %tmp24 = add i32 %tmp_14, %tmp_16

]]></Node>
<StgValue><ssdm name="tmp24"/></StgValue>
</operation>

<operation id="190" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayctor.loop1.preheader:142  %tmp25 = add i32 %tmp27, %tmp24

]]></Node>
<StgValue><ssdm name="tmp25"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="191" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
arrayctor.loop1.preheader:8  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str7) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="192" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
arrayctor.loop1.preheader:9  call void (...)* @_ssdm_op_SpecResourceLimit(i32 32, [4 x i8]* @p_str9, [1 x i8]* @p_str7, [1 x i8]* @p_str7, [1 x i8]* @p_str7) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="193" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="32" op_0_bw="29">
<![CDATA[
arrayctor.loop1.preheader:24  %tmp_5 = sext i29 %tmp_4 to i32

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="194" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="32" op_0_bw="29">
<![CDATA[
arrayctor.loop1.preheader:31  %tmp_8 = sext i29 %tmp_7 to i32

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="195" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="32" op_0_bw="31">
<![CDATA[
arrayctor.loop1.preheader:40  %tmp_2 = sext i31 %tmp_s to i32

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="196" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="32" op_0_bw="31">
<![CDATA[
arrayctor.loop1.preheader:51  %tmp_6 = sext i31 %tmp_3 to i32

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="197" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayctor.loop1.preheader:111  %tmp2 = add i32 %tmp_1, %tmp_17_1

]]></Node>
<StgValue><ssdm name="tmp2"/></StgValue>
</operation>

<operation id="198" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayctor.loop1.preheader:112  %tmp3 = add i32 %tmp_2, %tmp_6

]]></Node>
<StgValue><ssdm name="tmp3"/></StgValue>
</operation>

<operation id="199" st_id="6" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayctor.loop1.preheader:113  %tmp = add i32 %tmp3, %tmp2

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="200" st_id="6" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayctor.loop1.preheader:118  %res_0_V_write_assign = add i32 %tmp4, %tmp

]]></Node>
<StgValue><ssdm name="res_0_V_write_assign"/></StgValue>
</operation>

<operation id="201" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayctor.loop1.preheader:119  %tmp9 = add i32 %tmp_17_0_1, %tmp_8

]]></Node>
<StgValue><ssdm name="tmp9"/></StgValue>
</operation>

<operation id="202" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayctor.loop1.preheader:120  %tmp1 = add i32 %tmp_17_2_1, %tmp_17_3_1

]]></Node>
<StgValue><ssdm name="tmp1"/></StgValue>
</operation>

<operation id="203" st_id="6" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayctor.loop1.preheader:121  %tmp8 = add i32 %tmp1, %tmp9

]]></Node>
<StgValue><ssdm name="tmp8"/></StgValue>
</operation>

<operation id="204" st_id="6" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayctor.loop1.preheader:127  %acc_1_V = add i32 %tmp11, %tmp8

]]></Node>
<StgValue><ssdm name="acc_1_V"/></StgValue>
</operation>

<operation id="205" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayctor.loop1.preheader:128  %tmp14 = add i32 %tmp_17_0_2, %tmp_17_1_2

]]></Node>
<StgValue><ssdm name="tmp14"/></StgValue>
</operation>

<operation id="206" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayctor.loop1.preheader:129  %tmp16 = add i32 %tmp_17_2_2, %tmp_17_3_2

]]></Node>
<StgValue><ssdm name="tmp16"/></StgValue>
</operation>

<operation id="207" st_id="6" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayctor.loop1.preheader:130  %tmp15 = add i32 %tmp16, %tmp14

]]></Node>
<StgValue><ssdm name="tmp15"/></StgValue>
</operation>

<operation id="208" st_id="6" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayctor.loop1.preheader:135  %acc_2_V = add i32 %tmp18, %tmp15

]]></Node>
<StgValue><ssdm name="acc_2_V"/></StgValue>
</operation>

<operation id="209" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayctor.loop1.preheader:136  %tmp21 = add i32 %tmp_5, %tmp_17_1_3

]]></Node>
<StgValue><ssdm name="tmp21"/></StgValue>
</operation>

<operation id="210" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayctor.loop1.preheader:137  %tmp23 = add i32 %tmp_17_2_3, %tmp_17_3_3

]]></Node>
<StgValue><ssdm name="tmp23"/></StgValue>
</operation>

<operation id="211" st_id="6" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayctor.loop1.preheader:138  %tmp22 = add i32 %tmp23, %tmp21

]]></Node>
<StgValue><ssdm name="tmp22"/></StgValue>
</operation>

<operation id="212" st_id="6" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayctor.loop1.preheader:143  %acc_3_V = add i32 %tmp25, %tmp22

]]></Node>
<StgValue><ssdm name="acc_3_V"/></StgValue>
</operation>

<operation id="213" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="128" op_0_bw="128" op_1_bw="32">
<![CDATA[
arrayctor.loop1.preheader:144  %mrv = insertvalue { i32, i32, i32, i32 } undef, i32 %res_0_V_write_assign, 0

]]></Node>
<StgValue><ssdm name="mrv"/></StgValue>
</operation>

<operation id="214" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="128" op_0_bw="128" op_1_bw="32">
<![CDATA[
arrayctor.loop1.preheader:145  %mrv_1 = insertvalue { i32, i32, i32, i32 } %mrv, i32 %acc_1_V, 1

]]></Node>
<StgValue><ssdm name="mrv_1"/></StgValue>
</operation>

<operation id="215" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="128" op_0_bw="128" op_1_bw="32">
<![CDATA[
arrayctor.loop1.preheader:146  %mrv_2 = insertvalue { i32, i32, i32, i32 } %mrv_1, i32 %acc_2_V, 2

]]></Node>
<StgValue><ssdm name="mrv_2"/></StgValue>
</operation>

<operation id="216" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="128" op_0_bw="128" op_1_bw="32">
<![CDATA[
arrayctor.loop1.preheader:147  %mrv_3 = insertvalue { i32, i32, i32, i32 } %mrv_2, i32 %acc_3_V, 3

]]></Node>
<StgValue><ssdm name="mrv_3"/></StgValue>
</operation>

<operation id="217" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="0" op_0_bw="128">
<![CDATA[
arrayctor.loop1.preheader:148  ret { i32, i32, i32, i32 } %mrv_3

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
