--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 3 -n
3 -fastpaths -xml DEA.twx DEA.ncd -o DEA.twr DEA.pcf -ucf DEA.ucf

Design file:              DEA.ncd
Physical constraint file: DEA.pcf
Device,package,speed:     xc7a100t,csg324,C,-3 (PRODUCTION 1.10 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: NET "Clk_100M_BUFGP/IBUFG" PERIOD = 10 ns HIGH 5 ns;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 896 paths analyzed, 236 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   3.572ns.
--------------------------------------------------------------------------------

Paths for end point receiver/Temp_4 (SLICE_X9Y95.CE), 17 paths
--------------------------------------------------------------------------------
Slack (setup path):     6.428ns (requirement - (data path - clock path skew + uncertainty))
  Source:               receiver/Count_4 (FF)
  Destination:          receiver/Temp_4 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.463ns (Levels of Logic = 3)
  Clock Path Skew:      -0.074ns (1.156 - 1.230)
  Source Clock:         Clk_100M_BUFGP rising at 0.000ns
  Destination Clock:    Clk_100M_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: receiver/Count_4 to receiver/Temp_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y115.AQ     Tcko                  0.341   receiver/Count<7>
                                                       receiver/Count_4
    SLICE_X28Y116.B1     net (fanout=3)        0.824   receiver/Count<4>
    SLICE_X28Y116.B      Tilo                  0.097   receiver/Count<13>
                                                       receiver/out1
    SLICE_X15Y116.B2     net (fanout=3)        0.623   receiver/out
    SLICE_X15Y116.B      Tilo                  0.097   receiver/Count<10>
                                                       receiver/out3
    SLICE_X12Y103.A6     net (fanout=17)       0.603   receiver/n0023
    SLICE_X12Y103.A      Tilo                  0.097   receiver/Ready
                                                       receiver/_n0123_inv1
    SLICE_X9Y95.CE       net (fanout=2)        0.631   receiver/_n0123_inv
    SLICE_X9Y95.CLK      Tceck                 0.150   receiver/Temp<7>
                                                       receiver/Temp_4
    -------------------------------------------------  ---------------------------
    Total                                      3.463ns (0.782ns logic, 2.681ns route)
                                                       (22.6% logic, 77.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.528ns (requirement - (data path - clock path skew + uncertainty))
  Source:               receiver/Count_6 (FF)
  Destination:          receiver/Temp_4 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.363ns (Levels of Logic = 3)
  Clock Path Skew:      -0.074ns (1.156 - 1.230)
  Source Clock:         Clk_100M_BUFGP rising at 0.000ns
  Destination Clock:    Clk_100M_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: receiver/Count_6 to receiver/Temp_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y115.CQ     Tcko                  0.341   receiver/Count<7>
                                                       receiver/Count_6
    SLICE_X28Y116.B2     net (fanout=3)        0.724   receiver/Count<6>
    SLICE_X28Y116.B      Tilo                  0.097   receiver/Count<13>
                                                       receiver/out1
    SLICE_X15Y116.B2     net (fanout=3)        0.623   receiver/out
    SLICE_X15Y116.B      Tilo                  0.097   receiver/Count<10>
                                                       receiver/out3
    SLICE_X12Y103.A6     net (fanout=17)       0.603   receiver/n0023
    SLICE_X12Y103.A      Tilo                  0.097   receiver/Ready
                                                       receiver/_n0123_inv1
    SLICE_X9Y95.CE       net (fanout=2)        0.631   receiver/_n0123_inv
    SLICE_X9Y95.CLK      Tceck                 0.150   receiver/Temp<7>
                                                       receiver/Temp_4
    -------------------------------------------------  ---------------------------
    Total                                      3.363ns (0.782ns logic, 2.581ns route)
                                                       (23.3% logic, 76.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.674ns (requirement - (data path - clock path skew + uncertainty))
  Source:               receiver/Count_12 (FF)
  Destination:          receiver/Temp_4 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.221ns (Levels of Logic = 3)
  Clock Path Skew:      -0.070ns (1.156 - 1.226)
  Source Clock:         Clk_100M_BUFGP rising at 0.000ns
  Destination Clock:    Clk_100M_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: receiver/Count_12 to receiver/Temp_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y116.CQ     Tcko                  0.341   receiver/Count<13>
                                                       receiver/Count_12
    SLICE_X15Y114.A1     net (fanout=3)        0.739   receiver/Count<12>
    SLICE_X15Y114.A      Tilo                  0.097   receiver/out1
                                                       receiver/out2
    SLICE_X15Y116.B3     net (fanout=3)        0.466   receiver/out1
    SLICE_X15Y116.B      Tilo                  0.097   receiver/Count<10>
                                                       receiver/out3
    SLICE_X12Y103.A6     net (fanout=17)       0.603   receiver/n0023
    SLICE_X12Y103.A      Tilo                  0.097   receiver/Ready
                                                       receiver/_n0123_inv1
    SLICE_X9Y95.CE       net (fanout=2)        0.631   receiver/_n0123_inv
    SLICE_X9Y95.CLK      Tceck                 0.150   receiver/Temp<7>
                                                       receiver/Temp_4
    -------------------------------------------------  ---------------------------
    Total                                      3.221ns (0.782ns logic, 2.439ns route)
                                                       (24.3% logic, 75.7% route)

--------------------------------------------------------------------------------

Paths for end point receiver/Temp_5 (SLICE_X9Y95.CE), 17 paths
--------------------------------------------------------------------------------
Slack (setup path):     6.428ns (requirement - (data path - clock path skew + uncertainty))
  Source:               receiver/Count_4 (FF)
  Destination:          receiver/Temp_5 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.463ns (Levels of Logic = 3)
  Clock Path Skew:      -0.074ns (1.156 - 1.230)
  Source Clock:         Clk_100M_BUFGP rising at 0.000ns
  Destination Clock:    Clk_100M_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: receiver/Count_4 to receiver/Temp_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y115.AQ     Tcko                  0.341   receiver/Count<7>
                                                       receiver/Count_4
    SLICE_X28Y116.B1     net (fanout=3)        0.824   receiver/Count<4>
    SLICE_X28Y116.B      Tilo                  0.097   receiver/Count<13>
                                                       receiver/out1
    SLICE_X15Y116.B2     net (fanout=3)        0.623   receiver/out
    SLICE_X15Y116.B      Tilo                  0.097   receiver/Count<10>
                                                       receiver/out3
    SLICE_X12Y103.A6     net (fanout=17)       0.603   receiver/n0023
    SLICE_X12Y103.A      Tilo                  0.097   receiver/Ready
                                                       receiver/_n0123_inv1
    SLICE_X9Y95.CE       net (fanout=2)        0.631   receiver/_n0123_inv
    SLICE_X9Y95.CLK      Tceck                 0.150   receiver/Temp<7>
                                                       receiver/Temp_5
    -------------------------------------------------  ---------------------------
    Total                                      3.463ns (0.782ns logic, 2.681ns route)
                                                       (22.6% logic, 77.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.528ns (requirement - (data path - clock path skew + uncertainty))
  Source:               receiver/Count_6 (FF)
  Destination:          receiver/Temp_5 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.363ns (Levels of Logic = 3)
  Clock Path Skew:      -0.074ns (1.156 - 1.230)
  Source Clock:         Clk_100M_BUFGP rising at 0.000ns
  Destination Clock:    Clk_100M_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: receiver/Count_6 to receiver/Temp_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y115.CQ     Tcko                  0.341   receiver/Count<7>
                                                       receiver/Count_6
    SLICE_X28Y116.B2     net (fanout=3)        0.724   receiver/Count<6>
    SLICE_X28Y116.B      Tilo                  0.097   receiver/Count<13>
                                                       receiver/out1
    SLICE_X15Y116.B2     net (fanout=3)        0.623   receiver/out
    SLICE_X15Y116.B      Tilo                  0.097   receiver/Count<10>
                                                       receiver/out3
    SLICE_X12Y103.A6     net (fanout=17)       0.603   receiver/n0023
    SLICE_X12Y103.A      Tilo                  0.097   receiver/Ready
                                                       receiver/_n0123_inv1
    SLICE_X9Y95.CE       net (fanout=2)        0.631   receiver/_n0123_inv
    SLICE_X9Y95.CLK      Tceck                 0.150   receiver/Temp<7>
                                                       receiver/Temp_5
    -------------------------------------------------  ---------------------------
    Total                                      3.363ns (0.782ns logic, 2.581ns route)
                                                       (23.3% logic, 76.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.674ns (requirement - (data path - clock path skew + uncertainty))
  Source:               receiver/Count_12 (FF)
  Destination:          receiver/Temp_5 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.221ns (Levels of Logic = 3)
  Clock Path Skew:      -0.070ns (1.156 - 1.226)
  Source Clock:         Clk_100M_BUFGP rising at 0.000ns
  Destination Clock:    Clk_100M_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: receiver/Count_12 to receiver/Temp_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y116.CQ     Tcko                  0.341   receiver/Count<13>
                                                       receiver/Count_12
    SLICE_X15Y114.A1     net (fanout=3)        0.739   receiver/Count<12>
    SLICE_X15Y114.A      Tilo                  0.097   receiver/out1
                                                       receiver/out2
    SLICE_X15Y116.B3     net (fanout=3)        0.466   receiver/out1
    SLICE_X15Y116.B      Tilo                  0.097   receiver/Count<10>
                                                       receiver/out3
    SLICE_X12Y103.A6     net (fanout=17)       0.603   receiver/n0023
    SLICE_X12Y103.A      Tilo                  0.097   receiver/Ready
                                                       receiver/_n0123_inv1
    SLICE_X9Y95.CE       net (fanout=2)        0.631   receiver/_n0123_inv
    SLICE_X9Y95.CLK      Tceck                 0.150   receiver/Temp<7>
                                                       receiver/Temp_5
    -------------------------------------------------  ---------------------------
    Total                                      3.221ns (0.782ns logic, 2.439ns route)
                                                       (24.3% logic, 75.7% route)

--------------------------------------------------------------------------------

Paths for end point receiver/Temp_6 (SLICE_X9Y95.CE), 17 paths
--------------------------------------------------------------------------------
Slack (setup path):     6.428ns (requirement - (data path - clock path skew + uncertainty))
  Source:               receiver/Count_4 (FF)
  Destination:          receiver/Temp_6 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.463ns (Levels of Logic = 3)
  Clock Path Skew:      -0.074ns (1.156 - 1.230)
  Source Clock:         Clk_100M_BUFGP rising at 0.000ns
  Destination Clock:    Clk_100M_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: receiver/Count_4 to receiver/Temp_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y115.AQ     Tcko                  0.341   receiver/Count<7>
                                                       receiver/Count_4
    SLICE_X28Y116.B1     net (fanout=3)        0.824   receiver/Count<4>
    SLICE_X28Y116.B      Tilo                  0.097   receiver/Count<13>
                                                       receiver/out1
    SLICE_X15Y116.B2     net (fanout=3)        0.623   receiver/out
    SLICE_X15Y116.B      Tilo                  0.097   receiver/Count<10>
                                                       receiver/out3
    SLICE_X12Y103.A6     net (fanout=17)       0.603   receiver/n0023
    SLICE_X12Y103.A      Tilo                  0.097   receiver/Ready
                                                       receiver/_n0123_inv1
    SLICE_X9Y95.CE       net (fanout=2)        0.631   receiver/_n0123_inv
    SLICE_X9Y95.CLK      Tceck                 0.150   receiver/Temp<7>
                                                       receiver/Temp_6
    -------------------------------------------------  ---------------------------
    Total                                      3.463ns (0.782ns logic, 2.681ns route)
                                                       (22.6% logic, 77.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.528ns (requirement - (data path - clock path skew + uncertainty))
  Source:               receiver/Count_6 (FF)
  Destination:          receiver/Temp_6 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.363ns (Levels of Logic = 3)
  Clock Path Skew:      -0.074ns (1.156 - 1.230)
  Source Clock:         Clk_100M_BUFGP rising at 0.000ns
  Destination Clock:    Clk_100M_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: receiver/Count_6 to receiver/Temp_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y115.CQ     Tcko                  0.341   receiver/Count<7>
                                                       receiver/Count_6
    SLICE_X28Y116.B2     net (fanout=3)        0.724   receiver/Count<6>
    SLICE_X28Y116.B      Tilo                  0.097   receiver/Count<13>
                                                       receiver/out1
    SLICE_X15Y116.B2     net (fanout=3)        0.623   receiver/out
    SLICE_X15Y116.B      Tilo                  0.097   receiver/Count<10>
                                                       receiver/out3
    SLICE_X12Y103.A6     net (fanout=17)       0.603   receiver/n0023
    SLICE_X12Y103.A      Tilo                  0.097   receiver/Ready
                                                       receiver/_n0123_inv1
    SLICE_X9Y95.CE       net (fanout=2)        0.631   receiver/_n0123_inv
    SLICE_X9Y95.CLK      Tceck                 0.150   receiver/Temp<7>
                                                       receiver/Temp_6
    -------------------------------------------------  ---------------------------
    Total                                      3.363ns (0.782ns logic, 2.581ns route)
                                                       (23.3% logic, 76.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.674ns (requirement - (data path - clock path skew + uncertainty))
  Source:               receiver/Count_12 (FF)
  Destination:          receiver/Temp_6 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.221ns (Levels of Logic = 3)
  Clock Path Skew:      -0.070ns (1.156 - 1.226)
  Source Clock:         Clk_100M_BUFGP rising at 0.000ns
  Destination Clock:    Clk_100M_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: receiver/Count_12 to receiver/Temp_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y116.CQ     Tcko                  0.341   receiver/Count<13>
                                                       receiver/Count_12
    SLICE_X15Y114.A1     net (fanout=3)        0.739   receiver/Count<12>
    SLICE_X15Y114.A      Tilo                  0.097   receiver/out1
                                                       receiver/out2
    SLICE_X15Y116.B3     net (fanout=3)        0.466   receiver/out1
    SLICE_X15Y116.B      Tilo                  0.097   receiver/Count<10>
                                                       receiver/out3
    SLICE_X12Y103.A6     net (fanout=17)       0.603   receiver/n0023
    SLICE_X12Y103.A      Tilo                  0.097   receiver/Ready
                                                       receiver/_n0123_inv1
    SLICE_X9Y95.CE       net (fanout=2)        0.631   receiver/_n0123_inv
    SLICE_X9Y95.CLK      Tceck                 0.150   receiver/Temp<7>
                                                       receiver/Temp_6
    -------------------------------------------------  ---------------------------
    Total                                      3.221ns (0.782ns logic, 2.439ns route)
                                                       (24.3% logic, 75.7% route)

--------------------------------------------------------------------------------

Hold Paths: NET "Clk_100M_BUFGP/IBUFG" PERIOD = 10 ns HIGH 5 ns;
--------------------------------------------------------------------------------

Paths for end point charCount_6 (SLICE_X1Y92.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.166ns (requirement - (clock path skew + uncertainty - data path))
  Source:               charCount_3 (FF)
  Destination:          charCount_6 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.179ns (Levels of Logic = 1)
  Clock Path Skew:      0.013ns (0.071 - 0.058)
  Source Clock:         Clk_100M_BUFGP rising at 10.000ns
  Destination Clock:    Clk_100M_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: charCount_3 to charCount_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y92.CQ       Tcko                  0.141   charCount<5>
                                                       charCount_3
    SLICE_X1Y92.A6       net (fanout=4)        0.084   charCount<3>
    SLICE_X1Y92.CLK      Tah         (-Th)     0.046   charCount<2>
                                                       Mcount_charCount_xor<6>11
                                                       charCount_6
    -------------------------------------------------  ---------------------------
    Total                                      0.179ns (0.095ns logic, 0.084ns route)
                                                       (53.1% logic, 46.9% route)

--------------------------------------------------------------------------------

Paths for end point charCount_5 (SLICE_X0Y92.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.172ns (requirement - (clock path skew + uncertainty - data path))
  Source:               charCount_2 (FF)
  Destination:          charCount_5 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.185ns (Levels of Logic = 1)
  Clock Path Skew:      0.013ns (0.071 - 0.058)
  Source Clock:         Clk_100M_BUFGP rising at 10.000ns
  Destination Clock:    Clk_100M_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: charCount_2 to charCount_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y92.BQ       Tcko                  0.141   charCount<2>
                                                       charCount_2
    SLICE_X0Y92.D6       net (fanout=4)        0.091   charCount<2>
    SLICE_X0Y92.CLK      Tah         (-Th)     0.047   charCount<5>
                                                       Mcount_charCount_xor<5>11
                                                       charCount_5
    -------------------------------------------------  ---------------------------
    Total                                      0.185ns (0.094ns logic, 0.091ns route)
                                                       (50.8% logic, 49.2% route)

--------------------------------------------------------------------------------

Paths for end point charCount_2 (SLICE_X1Y92.B5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.190ns (requirement - (clock path skew + uncertainty - data path))
  Source:               charCount_0 (FF)
  Destination:          charCount_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.203ns (Levels of Logic = 1)
  Clock Path Skew:      0.013ns (0.071 - 0.058)
  Source Clock:         Clk_100M_BUFGP rising at 10.000ns
  Destination Clock:    Clk_100M_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: charCount_0 to charCount_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y92.AQ       Tcko                  0.141   charCount<5>
                                                       charCount_0
    SLICE_X1Y92.B5       net (fanout=5)        0.117   charCount<0>
    SLICE_X1Y92.CLK      Tah         (-Th)     0.055   charCount<2>
                                                       Mcount_charCount_xor<2>11
                                                       charCount_2
    -------------------------------------------------  ---------------------------
    Total                                      0.203ns (0.086ns logic, 0.117ns route)
                                                       (42.4% logic, 57.6% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: NET "Clk_100M_BUFGP/IBUFG" PERIOD = 10 ns HIGH 5 ns;
--------------------------------------------------------------------------------
Slack: 8.408ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.592ns (628.141MHz) (Tbcper_I(Fmax))
  Physical resource: Clk_100M_BUFGP/BUFG/I0
  Logical resource: Clk_100M_BUFGP/BUFG/I0
  Location pin: BUFGCTRL_X0Y31.I0
  Clock network: Clk_100M_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 9.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.500ns (Tcl)
  Physical resource: receiver/tReset/CLK
  Logical resource: receiver/tReset/CK
  Location pin: SLICE_X1Y86.CLK
  Clock network: Clk_100M_BUFGP
--------------------------------------------------------------------------------
Slack: 9.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.500ns (Tch)
  Physical resource: receiver/tReset/CLK
  Logical resource: receiver/tReset/CK
  Location pin: SLICE_X1Y86.CLK
  Clock network: Clk_100M_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock Clk_100M
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
Clk_100M       |    3.572|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 896 paths, 0 nets, and 266 connections

Design statistics:
   Minimum period:   3.572ns{1}   (Maximum frequency: 279.955MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Mon May 16 21:45:46 2016 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 773 MB



