<dec f='llvm/llvm/include/llvm/CodeGen/MachineRegisterInfo.h' l='596' type='llvm::MachineInstr * llvm::MachineRegisterInfo::getUniqueVRegDef(unsigned int Reg) const'/>
<doc f='llvm/llvm/include/llvm/CodeGen/MachineRegisterInfo.h' l='593'>/// getUniqueVRegDef - Return the unique machine instr that defines the
  /// specified virtual register or null if none is found.  If there are
  /// multiple definitions or no definition, return null.</doc>
<use f='llvm/llvm/lib/CodeGen/MachineCSE.cpp' l='637' u='c' c='_ZN12_GLOBAL__N_110MachineCSE15ProcessBlockCSEEPN4llvm17MachineBasicBlockE'/>
<use f='llvm/llvm/lib/CodeGen/MachineCombiner.cpp' l='141' u='c' c='_ZN12_GLOBAL__N_115MachineCombiner13getOperandDefERKN4llvm14MachineOperandE'/>
<use f='llvm/llvm/lib/CodeGen/MachinePipeliner.cpp' l='753' u='c' c='_ZN4llvm17SwingSchedulerDAG20updatePhiDependencesEv'/>
<use f='llvm/llvm/lib/CodeGen/MachinePipeliner.cpp' l='808' u='c' c='_ZN4llvm17SwingSchedulerDAG17changeDependencesEv'/>
<use f='llvm/llvm/lib/CodeGen/MachinePipeliner.cpp' l='815' u='c' c='_ZN4llvm17SwingSchedulerDAG17changeDependencesEv'/>
<def f='llvm/llvm/lib/CodeGen/MachineRegisterInfo.cpp' l='411' ll='417' type='llvm::MachineInstr * llvm::MachineRegisterInfo::getUniqueVRegDef(unsigned int Reg) const'/>
<doc f='llvm/llvm/lib/CodeGen/MachineRegisterInfo.cpp' l='408'>/// getUniqueVRegDef - Return the unique machine instr that defines the
/// specified virtual register or null if none is found.  If there are
/// multiple definitions or no definition, return null.</doc>
<use f='llvm/llvm/lib/CodeGen/RegAllocFast.cpp' l='633' u='c' c='_ZNK12_GLOBAL__N_112RegAllocFast14traceCopyChainEj'/>
<use f='llvm/llvm/lib/CodeGen/RegAllocGreedy.cpp' l='1822' u='c' c='_ZN12_GLOBAL__N_18RAGreedy23isSplitBenefitWorthCostERN4llvm12LiveIntervalE'/>
<use f='llvm/llvm/lib/CodeGen/TargetInstrInfo.cpp' l='672' u='c' c='_ZNK4llvm15TargetInstrInfo23hasReassociableOperandsERKNS_12MachineInstrEPKNS_17MachineBasicBlockE'/>
<use f='llvm/llvm/lib/CodeGen/TargetInstrInfo.cpp' l='674' u='c' c='_ZNK4llvm15TargetInstrInfo23hasReassociableOperandsERKNS_12MachineInstrEPKNS_17MachineBasicBlockE'/>
<use f='llvm/llvm/lib/CodeGen/TargetInstrInfo.cpp' l='684' u='c' c='_ZNK4llvm15TargetInstrInfo22hasReassociableSiblingERKNS_12MachineInstrERb'/>
<use f='llvm/llvm/lib/CodeGen/TargetInstrInfo.cpp' l='685' u='c' c='_ZNK4llvm15TargetInstrInfo22hasReassociableSiblingERKNS_12MachineInstrERb'/>
<use f='llvm/llvm/lib/CodeGen/TargetInstrInfo.cpp' l='861' u='c' c='_ZNK4llvm15TargetInstrInfo26genAlternativeCodeSequenceERNS_12MachineInstrENS_22MachineCombinerPatternERNS_15SmallVectorImplIPS1_EES7_RNS_8DenseMapIjjN16378931'/>
<use f='llvm/llvm/lib/CodeGen/TargetInstrInfo.cpp' l='865' u='c' c='_ZNK4llvm15TargetInstrInfo26genAlternativeCodeSequenceERNS_12MachineInstrENS_22MachineCombinerPatternERNS_15SmallVectorImplIPS1_EES7_RNS_8DenseMapIjjN16378931'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64CondBrTuning.cpp' l='83' u='c' c='_ZN12_GLOBAL__N_119AArch64CondBrTuning13getOperandDefERKN4llvm14MachineOperandE'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64FastISel.cpp' l='2010' u='c' c='_ZN12_GLOBAL__N_115AArch64FastISel10selectLoadEPKN4llvm11InstructionE'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64FastISel.cpp' l='2042' u='c' c='_ZN12_GLOBAL__N_115AArch64FastISel10selectLoadEPKN4llvm11InstructionE'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64FastISel.cpp' l='4480' u='c' c='_ZN12_GLOBAL__N_115AArch64FastISel18optimizeIntExtLoadEPKN4llvm11InstructionENS1_3MVTES5_'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64FastISel.cpp' l='4491' u='c' c='_ZN12_GLOBAL__N_115AArch64FastISel18optimizeIntExtLoadEPKN4llvm11InstructionENS1_3MVTES5_'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64InstrInfo.cpp' l='1446' u='c' c='_ZNK4llvm16AArch64InstrInfo19substituteCmpToZeroERNS_12MachineInstrEjPKNS_19MachineRegisterInfoE'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64InstrInfo.cpp' l='3446' u='c' c='_ZL10canCombineRN4llvm17MachineBasicBlockERNS_14MachineOperandEjjb'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64InstrInfo.cpp' l='3923' u='c' c='_ZL16genFusedMultiplyRN4llvm15MachineFunctionERNS_19MachineRegisterInfoEPKNS_15TargetInstrInfoERNS_12MachineInstrERNS_15SmallVectorImplIPS7_EEjjPKNS_113985455'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64InstrInfo.cpp' l='4000' u='c' c='_ZL8genMaddRRN4llvm15MachineFunctionERNS_19MachineRegisterInfoEPKNS_15TargetInstrInfoERNS_12MachineInstrERNS_15SmallVectorImplIPS7_EEjjjPKNS_19TargetRegisterClassE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUInstructionSelector.cpp' l='445' u='c' c='_ZNK4llvm25AMDGPUInstructionSelector15getAddrModeInfoERKNS_12MachineInstrERKNS_19MachineRegisterInfoERNS_15SmallVectorImplINS0_7GEPInfoEEE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUInstructionSelector.cpp' l='456' u='c' c='_ZNK4llvm25AMDGPUInstructionSelector15getAddrModeInfoERKNS_12MachineInstrERKNS_19MachineRegisterInfoERNS_15SmallVectorImplINS0_7GEPInfoEEE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/GCNNSAReassign.cpp' l='197' u='c' c='_ZNK12_GLOBAL__N_114GCNNSAReassign8CheckNSAERKN4llvm12MachineInstrEb'/>
<use f='llvm/llvm/lib/Target/AMDGPU/GCNRegBankReassign.cpp' l='423' u='c' c='_ZNK12_GLOBAL__N_118GCNRegBankReassign14isReassignableEj'/>
<use f='llvm/llvm/lib/Target/AMDGPU/R600OptimizeVectorRegisters.cpp' l='63' u='c' c='_ZL15isImplicitlyDefRN4llvm19MachineRegisterInfoEj'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIFixupVectorISel.cpp' l='97' u='c' c='_ZL20findSRegBaseAndIndexPN4llvm14MachineOperandERjS2_RNS_19MachineRegisterInfoEPKNS_14SIRegisterInfoE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIFixupVectorISel.cpp' l='121' u='c' c='_ZL20findSRegBaseAndIndexPN4llvm14MachineOperandERjS2_RNS_19MachineRegisterInfoEPKNS_14SIRegisterInfoE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIFixupVectorISel.cpp' l='133' u='c' c='_ZL20findSRegBaseAndIndexPN4llvm14MachineOperandERjS2_RNS_19MachineRegisterInfoEPKNS_14SIRegisterInfoE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIInstrInfo.cpp' l='2164' u='c' c='_ZNK4llvm11SIInstrInfo13FoldImmediateERNS_12MachineInstrES2_jPNS_19MachineRegisterInfoE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIInstrInfo.cpp' l='2182' u='c' c='_ZNK4llvm11SIInstrInfo13FoldImmediateERNS_12MachineInstrES2_jPNS_19MachineRegisterInfoE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIInstrInfo.cpp' l='2330' u='c' c='_ZL14getFoldableImmPKN4llvm14MachineOperandE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SILoadStoreOptimizer.cpp' l='1201' u='c' c='_ZN12_GLOBAL__N_120SILoadStoreOptimizer18extractConstOffsetERKN4llvm14MachineOperandE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SILoadStoreOptimizer.cpp' l='1224' u='c' c='_ZN12_GLOBAL__N_120SILoadStoreOptimizer26processBaseWithConstOffsetERKN4llvm14MachineOperandERNS0_10MemAddressE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SILoadStoreOptimizer.cpp' l='1234' u='c' c='_ZN12_GLOBAL__N_120SILoadStoreOptimizer26processBaseWithConstOffsetERKN4llvm14MachineOperandERNS0_10MemAddressE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SILoadStoreOptimizer.cpp' l='1235' u='c' c='_ZN12_GLOBAL__N_120SILoadStoreOptimizer26processBaseWithConstOffsetERKN4llvm14MachineOperandERNS0_10MemAddressE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SILowerControlFlow.cpp' l='340' u='c' c='_ZN12_GLOBAL__N_118SILowerControlFlow11emitIfBreakERN4llvm12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SILowerControlFlow.cpp' l='420' u='c' c='_ZNK12_GLOBAL__N_118SILowerControlFlow16findMaskOperandsERN4llvm12MachineInstrEjRNS1_15SmallVectorImplINS1_14MachineOperandEEE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SILowerControlFlow.cpp' l='463' u='c' c='_ZN12_GLOBAL__N_118SILowerControlFlow12combineMasksERN4llvm12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SILowerI1Copies.cpp' l='528' u='c' c='_ZN12_GLOBAL__N_115SILowerI1Copies9lowerPhisEv'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SILowerI1Copies.cpp' l='699' u='c' c='_ZNK12_GLOBAL__N_115SILowerI1Copies18isConstantLaneMaskEjRb'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIOptimizeExecMaskingPreRA.cpp' l='116' u='c' c='_ZL15getOrExecSourceRKN4llvm12MachineInstrERKNS_11SIInstrInfoERKNS_19MachineRegisterInfoE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIPeepholeSDWA.cpp' l='321' u='c' c='_ZL16findSingleRegDefPKN4llvm14MachineOperandEPKNS_19MachineRegisterInfoE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIShrinkInstructions.cpp' l='82' u='c' c='_ZL14foldImmediatesRN4llvm12MachineInstrEPKNS_11SIInstrInfoERNS_19MachineRegisterInfoEb'/>
<use f='llvm/llvm/lib/Target/ARM/ARMBaseInstrInfo.cpp' l='2771' u='c' c='_ZNK4llvm16ARMBaseInstrInfo20optimizeCompareInstrERNS_12MachineInstrEjjiiPKNS_19MachineRegisterInfoE'/>
<use f='llvm/llvm/lib/Target/Lanai/LanaiInstrInfo.cpp' l='288' u='c' c='_ZNK4llvm14LanaiInstrInfo20optimizeCompareInstrERNS_12MachineInstrEjjiiPKNS_19MachineRegisterInfoE'/>
<use f='llvm/llvm/lib/Target/Mips/CheriAddressingModeFolder.cpp' l='47' u='c' c='_ZN12_GLOBAL__N_125CheriAddressingModeFolder12tryToFoldAddEjjRN4llvm19MachineRegisterInfoERPNS1_12MachineInstrERl'/>
<use f='llvm/llvm/lib/Target/Mips/CheriAddressingModeFolder.cpp' l='218' u='c' c='_ZN12_GLOBAL__N_125CheriAddressingModeFolder19foldMachineFunctionERN4llvm15MachineFunctionERNS1_15MachineLoopInfoERNS1_20MachineDominatorTreeE'/>
<use f='llvm/llvm/lib/Target/Mips/CheriAddressingModeFolder.cpp' l='275' u='c' c='_ZN12_GLOBAL__N_125CheriAddressingModeFolder19foldMachineFunctionERN4llvm15MachineFunctionERNS1_15MachineLoopInfoERNS1_20MachineDominatorTreeE'/>
<use f='llvm/llvm/lib/Target/Mips/CheriAddressingModeFolder.cpp' l='392' u='c' c='_ZN12_GLOBAL__N_125CheriAddressingModeFolder19foldMachineFunctionERN4llvm15MachineFunctionERNS1_15MachineLoopInfoERNS1_20MachineDominatorTreeE'/>
<use f='llvm/llvm/lib/Target/Mips/CheriAddressingModeFolder.cpp' l='421' u='c' c='_ZN12_GLOBAL__N_125CheriAddressingModeFolder19foldMachineFunctionERN4llvm15MachineFunctionERNS1_15MachineLoopInfoERNS1_20MachineDominatorTreeE'/>
<use f='llvm/llvm/lib/Target/NVPTX/NVPTXPeephole.cpp' l='85' u='c' c='_ZL33isCVTAToLocalCombinationCandidateRN4llvm12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/NVPTX/NVPTXPeephole.cpp' l='109' u='c' c='_ZL18CombineCVTAToLocalRN4llvm12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/PowerPC/PPCInstrInfo.cpp' l='1676' u='c' c='_ZNK4llvm12PPCInstrInfo20optimizeCompareInstrERNS_12MachineInstrEjjiiPKNS_19MachineRegisterInfoE'/>
<use f='llvm/llvm/lib/Target/PowerPC/PPCInstrInfo.cpp' l='3970' u='c' c='_ZNK4llvm12PPCInstrInfo15reduceLoopCountERNS_17MachineBasicBlockES2_PNS_12MachineInstrERS3_RNS_15SmallVectorImplINS_14MachineOperandEEERNS6_IS4_EEjj'/>
<use f='llvm/llvm/lib/Target/WebAssembly/WebAssemblyMachineFunctionInfo.h' l='98' u='c' c='_ZN4llvm23WebAssemblyFunctionInfo12stackifyVRegEj'/>
<use f='llvm/llvm/lib/Target/WebAssembly/WebAssemblyRegStackify.cpp' l='273' u='c' c='_ZL10getVRegDefjPKN4llvm12MachineInstrERKNS_19MachineRegisterInfoERKNS_13LiveIntervalsE'/>
<use f='llvm/llvm/lib/Target/WebAssembly/WebAssemblyRegisterInfo.cpp' l='96' u='c' c='_ZNK4llvm23WebAssemblyRegisterInfo19eliminateFrameIndexENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEijPNS_12RegScavengerE'/>
<use f='llvm/llvm/lib/Target/X86/X86InstrInfo.cpp' l='3412' u='c' c='_ZNK4llvm12X86InstrInfo20optimizeCompareInstrERNS_12MachineInstrEjjiiPKNS_19MachineRegisterInfoE'/>
<use f='llvm/llvm/lib/Target/X86/X86InstrInfo.cpp' l='4602' u='c' c='_ZL34shouldPreventUndefRegUpdateMemFoldRN4llvm15MachineFunctionERNS_12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/X86/X86WinAllocaExpander.cpp' l='85' u='c' c='_ZL18getWinAllocaAmountPN4llvm12MachineInstrEPNS_19MachineRegisterInfoE'/>
<use f='llvm/llvm/lib/Target/X86/X86WinAllocaExpander.cpp' l='269' u='c' c='_ZN12_GLOBAL__N_120X86WinAllocaExpander5lowerEPN4llvm12MachineInstrENS0_8LoweringE'/>
