

        *** GPGPU-Sim Simulator Version 4.0.0  [build gpgpu-sim_git-commit-_modified_0.0] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim PTX: overriding embedded ptx with ptx file (PTX_SIM_USE_PTX_FILE is set)
GPGPU-Sim: Configuration options:

-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-gpgpu_occupancy_sm_number                   70 # The SM number to pass to ptxas when getting register usage for computing GPU occupancy. This parameter is required in the config.
-ptx_opcode_latency_int      4,13,4,5,145,21 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,19,25,145,32
-ptx_opcode_latency_fp          4,13,4,5,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp         8,19,8,8,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_latency_sfu                  100 # Opcode latencies for SFU instructionsDefault 8
-ptx_opcode_latency_tesnor                   64 # Opcode latencies for Tensor instructionsDefault 64
-ptx_opcode_initiation_int          2,2,2,2,8,4 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,4,4,32,4
-ptx_opcode_initiation_fp            2,2,2,2,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp          4,4,4,4,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
-ptx_opcode_initiation_sfu                    8 # Opcode initiation intervals for sfu instructionsDefault 8
-ptx_opcode_initiation_tensor                   64 # Opcode initiation intervals for tensor instructionsDefault 64
-cdp_latency         7200,8000,100,12000,1600 # CDP API latency <cudaStreamCreateWithFlags, cudaGetParameterBufferV2_init_perWarp, cudaGetParameterBufferV2_perKernel, cudaLaunchDeviceV2_init_perWarp, cudaLaunchDevicV2_perKernel>Default 7200,8000,100,12000,1600
-network_mode                           2 # Interconnection network mode
-inter_config_file                   mesh # Interconnection network config file
-icnt_in_buffer_limit                  512 # in_buffer_limit
-icnt_out_buffer_limit                  512 # out_buffer_limit
-icnt_subnets                           2 # subnets
-icnt_arbiter_algo                      1 # arbiter_algo
-icnt_verbose                           0 # inct_verbose
-icnt_grant_cycles                      1 # grant_cycles
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-checkpoint_option                      0 #  checkpointing flag (0 = no checkpoint)
-checkpoint_kernel                      1 #  checkpointing during execution of which kernel (1- 1st kernel)
-checkpoint_CTA                         0 #  checkpointing after # of CTA (< less than total CTA)
-resume_option                          0 #  resume flag (0 = no resume)
-resume_kernel                          0 #  Resume from which kernel (1= 1st kernel)
-resume_CTA                             0 #  resume from which CTA 
-checkpoint_CTA_t                       0 #  resume from which CTA 
-checkpoint_insn_Y                      0 #  resume from which CTA 
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   70 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_n_mem_for_l2wb_pcommit                   32 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel_for_l2wb_pcommit                    2 # number of memory subpartition in each memory module
-gpgpu_dl2_bsize_for_l2wb_pcommit                  128 # default 128 bytes
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              2048:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  N:4:128:256,L:R:m:N:L,T:512:8,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 N:128:64:8,L:R:f:N:L,S:2:64,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     N:64:128:16,L:R:f:N:L,S:2:48,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     S:1:128:256,L:L:s:N:L,A:256:8,16:0,32 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_l1_banks                         4 # The number of L1 cache banks
-gpgpu_l1_banks_byte_interleaving                   32 # l1 banks byte interleaving granularity
-gpgpu_l1_banks_hashing_function                    0 # l1 banks hashing function
-gpgpu_l1_latency                      20 # L1 Hit Latency
-gpgpu_smem_latency                    20 # smem Latency
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_gmem_skip_L1D                    0 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                65536 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_registers_per_block                65536 # Maximum number of registers per CTA. (default 8192)
-gpgpu_ignore_resources_limitation                    0 # gpgpu_ignore_resources_limitation (default 0)
-gpgpu_shader_cta                      32 # Maximum number of concurrent CTAs in shader (default 8)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      80 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                   32 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_per_block                65536 # Size of shared memory per thread block or CTA (default 48kB)
-gpgpu_shmem_size                   98304 # Size of shared memory per shader core (default 16kB)
-gpgpu_adaptive_cache_config            536870913 # adaptive_cache_config
-gpgpu_shmem_sizeDefault                98304 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_mem_unit_ports                    1 # The number of memory transactions allowed per core cycle
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                   16 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_sub_core_model                    1 # Sub Core Volta/Pascal model (default = off)
-gpgpu_enable_specialized_operand_collector                    0 # enable_specialized_operand_collector
-gpgpu_operand_collector_num_units_sp                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_dp                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_sfu                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_int                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_tensor_core                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    8 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   60 # Coalescing arch (GT200 = 13, Fermi = 20)
-gpgpu_num_sched_per_core                    4 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    1 # Max number of instructions that can be issued per warp in one cycle by scheduler (either 1 or 2)
-gpgpu_dual_issue_diff_exec_units                    1 # should dual issue use two different execution unit resources (Default = 1)
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths 4,4,4,4,4,4,4,4,4,4,8,4,4 # Pipeline widths ID_OC_SP,ID_OC_DP,ID_OC_INT,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_DP,OC_EX_INT,OC_EX_SFU,OC_EX_MEM,EX_WB,ID_OC_TENSOR_CORE,OC_EX_TENSOR_CORE
-gpgpu_tensor_core_avail                    1 # Tensor Core Available (default=0)
-gpgpu_num_sp_units                     4 # Number of SP units (default=1)
-gpgpu_num_dp_units                     4 # Number of DP units (default=0)
-gpgpu_num_int_units                    4 # Number of INT units (default=0)
-gpgpu_num_sfu_units                    4 # Number of SF units (default=1)
-gpgpu_num_tensor_core_units                    4 # Number of tensor_core units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      gto # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_concurrent_kernel_sm                    0 # Support concurrent kernels on a SM (default = disabled)
-gpgpu_perfect_inst_const_cache                    1 # perfect inst and const cache mode, so all inst and const hits in the cache(default = disabled)
-gpgpu_inst_fetch_throughput                    4 # the number of fetched intruction per warp each cycle
-gpgpu_reg_file_port_throughput                    2 # the number ports of the register file
-specialized_unit_1         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_2         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_3         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_4         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_5         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_6         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_7         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_8         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-gpgpu_perf_sim_memcpy                    1 # Fill the L2 cache on memcpy
-gpgpu_simple_dram_model                    0 # simple_dram_model with fixed latency and BW
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues          64:64:64:64 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     S:32:128:24,L:B:m:L:P,A:192:4,32:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                           32 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    1 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   64 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  192 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                   16 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    2 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    2 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=1:RRD=3:RCD=12:RAS=28:RP=12:RC=40: CL=12:WL=2:CDLR=3:WR=10:nbkgrp=4:CCDL=2:RTPL=3 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-gpgpu_l2_rop_latency                  160 # ROP queue latency (default 85)
-dram_latency                         200 # DRAM latency (default 30)
-dram_write_latency                   600 # DRAM write latency (default 100)
-dram_dual_bus_interface                    1 # dual_bus_interface (default = 0) 
-dram_bnk_indexing_policy                    0 # dram_bnk_indexing_policy (0 = normal indexing, 1 = Xoring with the higher bits) (Default = 0)
-dram_bnkgrp_indexing_policy                    1 # dram_bnkgrp_indexing_policy (0 = take higher bits, 1 = take lower bits) (Default = 0)
-dram_seperate_write_queue_enable                    0 # Seperate_Write_Queue_Enable
-dram_write_queue_size             32:28:16 # Write_Queue_Size
-dram_elimnate_rw_turnaround                    0 # elimnate_rw_turnaround i.e set tWTR and tRTW = 0
-icnt_flit_size                        40 # icnt_flit_size
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.RBBBCCCB.CCCSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpgpu_memory_partition_indexing                    0 # 0 = no indexing, 1 = bitwise xoring, 2 = IPoly, 3 = custom indexing
-gpuwattch_xml_file         gpuwattch.xml # GPUWattch XML file
-power_simulation_enabled                    0 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_completed_cta                    0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_compute_capability_major                    7 # Major compute capability version number
-gpgpu_compute_capability_minor                    0 # Minor compute capability version number
-gpgpu_flush_l1_cache                    1 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 1132.0:1132.0:1132.0:850.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                    8 # maximum kernels that can run concurrently on GPU
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled               23fc9b344030ffc66d04473c08c9a455  /home/pli11/Desktop/re_test/ProgPow/progpow_search/undo_c_clwb_pct/main
Extracting PTX file and ptxas options    1: main.1.sm_70.ptx -arch=sm_70
      0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-gpgpu_stack_size_limit                 1024 # GPU thread stack size
-gpgpu_heap_size_limit              8388608 # GPU malloc heap size 
-gpgpu_runtime_sync_depth_limit                    2 # GPU device runtime synchronize depth
-gpgpu_runtime_pending_launch_count_limit                 2048 # GPU device runtime pending launch count
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-gpgpu_kernel_launch_latency                 5000 # Kernel launch latency in cycles. Default: 0
-gpgpu_cdp_enabled                      0 # Turn on CDP
-gpgpu_TB_launch_latency                    0 # thread block launch latency in cycles. Default: 0
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     1 # column to column delay
RRD                                     3 # minimal delay between activation of rows in different banks
RCD                                    12 # row to column delay
RAS                                    28 # time needed to activate row
RP                                     12 # time needed to precharge (deactivate) row
RC                                     40 # row cycle time
CDLR                                    3 # switching from write to read (changes tWTR)
WR                                     10 # last data-in to row precharge
CL                                     12 # CAS latency
WL                                      2 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    2 # column to column delay between accesses to different bank groups
RTPL                                    3 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 64
addr_dec_mask[CHIP]  = 0000000000001f00 	high:13 low:8
addr_dec_mask[BK]    = 00000000000e2000 	high:20 low:13
addr_dec_mask[ROW]   = 00000001fff00000 	high:33 low:20
addr_dec_mask[COL]   = 000000000001c0ff 	high:17 low:0
addr_dec_mask[BURST] = 000000000000001f 	high:5 low:0
sub_partition_id_mask = 0000000000002000
GPGPU-Sim uArch: clock freqs: 1132000000.000000:1132000000.000000:1132000000.000000:850000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000088339222615:0.00000000088339222615:0.00000000088339222615:0.00000000117647058824
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: performance model initialization complete.
self exe links to: /home/pli11/Desktop/re_test/ProgPow/progpow_search/undo_c_clwb_pct/main
self exe links to: /home/pli11/Desktop/re_test/ProgPow/progpow_search/undo_c_clwb_pct/main
10.1
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=default
self exe links to: /home/pli11/Desktop/re_test/ProgPow/progpow_search/undo_c_clwb_pct/main
Running md5sum using "md5sum /home/pli11/Desktop/re_test/ProgPow/progpow_search/undo_c_clwb_pct/main "
self exe links to: /home/pli11/Desktop/re_test/ProgPow/progpow_search/undo_c_clwb_pct/main
Extracting specific PTX file named main.1.sm_70.ptx 
GPGPU-Sim PTX: __cudaRegisterFunction _Z14progpow_searchm8hash32_tmPK5dag_tP14search_resultsb : hostFun 0x0x412913, fat_cubin_handle = 1
GPGPU-Sim PTX: Parsing main.1.sm_70.ptx
GPGPU-Sim PTX: allocating constant region for "keccakf_rndc" from 0x100 to 0x160 (global memory space) 1
GPGPU-Sim PTX: allocating global region for "NVM_log" from 0x180 to 0x4000180 (global memory space)
GPGPU-Sim PTX: allocating global region for "NVM_flag" from 0x4000180 to 0x4400180 (global memory space)
GPGPU-Sim PTX: allocating shared region for "_ZZ14progpow_searchm8hash32_tmPK5dag_tP14search_resultsbE5c_dag" from 0x0 to 0x4000 (shared memory space)
GPGPU-Sim PTX: Warning -- ignoring pragma 'nounroll'
GPGPU-Sim PTX: Warning -- ignoring pragma 'nounroll'
GPGPU-Sim PTX: Warning -- ignoring pragma 'nounroll'
GPGPU-Sim PTX: instruction assembly for function '_Z14progpow_searchm8hash32_tmPK5dag_tP14search_resultsb'...   done.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file main.1.sm_70.ptx
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: Loading PTXInfo from main.1.sm_70.ptx
GPGPU-Sim PTX: Binary info : gmem=71303168, cmem=96
GPGPU-Sim PTX: Kernel '_Z14progpow_searchm8hash32_tmPK5dag_tP14search_resultsb' : regs=56, lmem=0, smem=16384, cmem=425
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x41cba0; deviceAddress = keccakf_rndc; deviceName = keccakf_rndc
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 96 bytes
GPGPU-Sim PTX registering constant keccakf_rndc (96 bytes) to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x62c9a0; deviceAddress = NVM_log; deviceName = NVM_log
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 67108864 bytes
GPGPU-Sim PTX registering global NVM_log hostVar to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x462c9a0; deviceAddress = NVM_flag; deviceName = NVM_flag
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 4194304 bytes
GPGPU-Sim PTX registering global NVM_flag hostVar to name mapping
Set Device to current
Resetting device
Generating mining buffers
GPGPU-Sim PTX: cudaStreamCreate
GPGPU-Sim PTX: cudaStreamCreate
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc06bb4138..
GPGPU-Sim PTX: Setting up arguments for 32 bytes starting at 0x7ffc06bb41f0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc06bb4128..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc06bb4120..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc06bb4118..
GPGPU-Sim PTX: Setting up arguments for 1 bytes starting at 0x7ffc06bb4114..

GPGPU-Sim PTX: cudaLaunch for 0x0x412913 (mode=performance simulation) on stream 2
GPGPU-Sim PTX: finding reconvergence points for '_Z14progpow_searchm8hash32_tmPK5dag_tP14search_resultsb'...
GPGPU-Sim PTX: Finding dominators for '_Z14progpow_searchm8hash32_tmPK5dag_tP14search_resultsb'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z14progpow_searchm8hash32_tmPK5dag_tP14search_resultsb'...
GPGPU-Sim PTX: Finding postdominators for '_Z14progpow_searchm8hash32_tmPK5dag_tP14search_resultsb'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z14progpow_searchm8hash32_tmPK5dag_tP14search_resultsb'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z14progpow_searchm8hash32_tmPK5dag_tP14search_resultsb'...
GPGPU-Sim PTX: reconvergence points for _Z14progpow_searchm8hash32_tmPK5dag_tP14search_resultsb...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x040 (main.1.sm_70.ptx:44) @%p2 bra BB0_3;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x0c0 (main.1.sm_70.ptx:65) bar.sync 0;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x0b8 (main.1.sm_70.ptx:62) @%p3 bra BB0_2;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x0c0 (main.1.sm_70.ptx:65) bar.sync 0;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x12b8 (main.1.sm_70.ptx:647) @%p6 bra BB0_6;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2288 (main.1.sm_70.ptx:1483) mov.u32 %r1258, -1;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x12c0 (main.1.sm_70.ptx:648) bra.uni BB0_5;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1aa0 (main.1.sm_70.ptx:1067) mov.u32 %r1257, -1;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x1a90 (main.1.sm_70.ptx:1062) @%p10 bra BB0_6;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1a98 (main.1.sm_70.ptx:1063) bra.uni BB0_7;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x1a98 (main.1.sm_70.ptx:1063) bra.uni BB0_7;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2288 (main.1.sm_70.ptx:1483) mov.u32 %r1258, -1;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x2278 (main.1.sm_70.ptx:1479) @%p8 bra BB0_7;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2288 (main.1.sm_70.ptx:1483) mov.u32 %r1258, -1;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x2280 (main.1.sm_70.ptx:1480) bra.uni BB0_5;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1aa0 (main.1.sm_70.ptx:1067) mov.u32 %r1257, -1;
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x2660 (main.1.sm_70.ptx:1606) @%p27 bra BB0_9;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x26a8 (main.1.sm_70.ptx:1618) add.s32 %r1272, %r1272, 1;
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0x26b8 (main.1.sm_70.ptx:1620) @%p28 bra BB0_4;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x26c0 (main.1.sm_70.ptx:1622) ld.param.u64 %rd51, [_Z14progpow_searchm8hash32_tmPK5dag_tP14search_resultsb_param_2];
GPGPU-Sim PTX: 11 (potential) branch divergence @  PC=0x26d0 (main.1.sm_70.ptx:1624) @%p29 bra BB0_16;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2a28 (main.1.sm_70.ptx:1788) ret;
GPGPU-Sim PTX: 12 (potential) branch divergence @  PC=0x26f8 (main.1.sm_70.ptx:1630) @%p30 bra BB0_16;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2a28 (main.1.sm_70.ptx:1788) ret;
GPGPU-Sim PTX: 13 (potential) branch divergence @  PC=0x27b8 (main.1.sm_70.ptx:1659) @%p31 bra BB0_14;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2850 (main.1.sm_70.ptx:1691) mov.u32 %r1262, %ctaid.x;
GPGPU-Sim PTX: 14 (potential) branch divergence @  PC=0x2990 (main.1.sm_70.ptx:1755) @!%p1 bra BB0_16;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2a28 (main.1.sm_70.ptx:1788) ret;
GPGPU-Sim PTX: 15 (potential) branch divergence @  PC=0x2998 (main.1.sm_70.ptx:1756) bra.uni BB0_15;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x29a0 (main.1.sm_70.ptx:1759) mov.u64 %rd54, 0;
GPGPU-Sim PTX: ... end of reconvergence points for _Z14progpow_searchm8hash32_tmPK5dag_tP14search_resultsb
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z14progpow_searchm8hash32_tmPK5dag_tP14search_resultsb'.
GPGPU-Sim PTX: pushing kernel '_Z14progpow_searchm8hash32_tmPK5dag_tP14search_resultsb' to stream 2, gridDim= (4,1,1) blockDim = (256,1,1) 
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim API:    stream 2 has 1 operations
GPGPU-Sim API:       0 :  stream operation kernel
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z14progpow_searchm8hash32_tmPK5dag_tP14search_resultsb'
GPGPU-Sim uArch: CTA/core = 4, limited by: regs
GPGPU-Sim: Reconfigure L1 cache to 112KB
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z14progpow_searchm8hash32_tmPK5dag_tP14search_resultsb'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z14progpow_searchm8hash32_tmPK5dag_tP14search_resultsb'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z14progpow_searchm8hash32_tmPK5dag_tP14search_resultsb'
Destroy streams for kernel 1: size 0
kernel_name = _Z14progpow_searchm8hash32_tmPK5dag_tP14search_resultsb 
kernel_launch_uid = 1 
gpu_sim_cycle = 1529034
gpu_sim_insn = 276768904
gpu_ipc =     181.0090
gpu_tot_sim_cycle = 1529034
gpu_tot_sim_insn = 276768904
gpu_tot_ipc =     181.0090
gpu_tot_issued_cta = 4
gpu_occupancy = 12.4923% 
gpu_tot_occupancy = 12.4923% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.0166
partiton_level_parallism_total  =       0.0166
partiton_level_parallism_util =       2.7444
partiton_level_parallism_util_total  =       2.7444
L2_BW  =       0.6001 GB/Sec
L2_BW_total  =       0.6001 GB/Sec
gpu_total_sim_rate=55078

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 68665, Miss = 3033, Miss_rate = 0.044, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 68673, Miss = 3105, Miss_rate = 0.045, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 68670, Miss = 3134, Miss_rate = 0.046, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 68659, Miss = 3091, Miss_rate = 0.045, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[30]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[31]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[32]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[33]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[34]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[35]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[36]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[37]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[38]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[39]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[40]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[41]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[42]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[43]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[44]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[45]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[46]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[47]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[48]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[49]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[50]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[51]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[52]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[53]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[54]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[55]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[56]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[57]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[58]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[59]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[60]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[61]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[62]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[63]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[64]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[65]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[66]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[67]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[68]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[69]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[70]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[71]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[72]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[73]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[74]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[75]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[76]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[77]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[78]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[79]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 274667
	L1D_total_cache_misses = 12363
	L1D_total_cache_miss_rate = 0.0450
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.043
	L1D_cache_fill_port_util = 0.001
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 262144
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 3071
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 1
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 160
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 9291
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 265216
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 9451

Total_core_cache_fail_stats:
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
267388, 267352, 267352, 267352, 267352, 267352, 267352, 267352, 
gpgpu_n_tot_thrd_icount = 276918784
gpgpu_n_tot_w_icount = 8653712
gpgpu_n_stall_shd_mem = 751515
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 4096
gpgpu_n_mem_write_global = 21235
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 1054720
gpgpu_n_store_insn = 20504
gpgpu_n_shmem_insn = 11550720
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 6144
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 497664
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 241411
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 12440
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:54427	W0_Idle:60970	W0_Scoreboard:15711683	W1:144	W2:4096	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:8551168
single_issue_nums: WS0:2138960	WS1:2138816	WS2:2138816	WS3:2138816	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 24576 {8:3072,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 472312 {8:11784,40:9451,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 40960 {40:1024,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 122880 {40:3072,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 169880 {8:21235,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 40960 {40:1024,}
maxmflatency = 1087 
max_icnt2mem_latency = 357 
maxmrqlatency = 118 
max_icnt2sh_latency = 748 
averagemflatency = 320 
avg_icnt2mem_latency = 19 
avg_mrq_latency = 13 
avg_icnt2sh_latency = 59 
mrq_lat_table:1342 	1185 	1380 	2214 	2474 	995 	26 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	14298 	7696 	3328 	9 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	8033 	2524 	1482 	10713 	1949 	278 	199 	153 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	7512 	1344 	1733 	2770 	4075 	4247 	2725 	753 	172 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	11 	11 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:       162         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:   1517043   1515904         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:   1517066   1515930         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:   1517316   1516188         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:   1517341   1516212         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:   1517435   1516113         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:   1517460   1516136         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:   1517365   1516044         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:   1517386   1516064         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:   1517409   1515977         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:   1517434   1516250         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:   1517172   1515987         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:   1517197   1516008         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:   1517221   1516029         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:   1517249   1515731         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:   1517376   1515809         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:   1517396   1515832         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:   1516786   1515202         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:   1516810   1515229         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:   1516743   1515780         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:   1516763   1515806         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:   1516670   1515709         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:   1516690   1515739         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:   1516599   1515649         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:   1516655   1515675         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:   1516571   1515589         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:   1516598   1515613         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:   1516337   1515354         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:   1516365   1515380         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:   1516390   1515406         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:   1516417   1515430         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:   1516501   1515514         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:   1516527   1515535         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]: 99.500000 66.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]: 29.285715 68.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]: 100.000000 68.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]: 100.000000 67.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]: 98.500000 66.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]: 98.500000 64.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]: 98.000000 64.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]: 98.500000 65.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]: 98.000000 67.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]: 98.500000 68.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]: 98.000000 68.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]: 98.000000 68.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]: 98.500000 68.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]: 99.500000 68.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]: 100.000000 68.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]: 100.000000 68.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[16]: 68.500000 68.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[17]: 68.000000 68.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[18]: 67.000000 67.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[19]: 66.500000 67.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[20]: 67.000000 67.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[21]: 67.000000 67.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[22]: 67.000000 67.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[23]: 67.000000 66.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[24]: 67.000000 67.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[25]: 67.500000 67.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[26]: 67.000000 66.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[27]: 67.000000 67.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[28]: 67.000000 67.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[29]: 66.500000 67.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[30]: 67.500000 66.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[31]: 67.000000 68.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 9616/133 = 72.300751
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 512
min_bank_accesses = 0!
chip skew: 16/16 = 1.00
number of total write accesses:
dram[0]:       440       257         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:       449       323         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:       447       332         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:       444       358         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:       416       335         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:       406       280         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:       418       280         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:       420       284         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:       426       297         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:       432       296         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:       434       296         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:       430       296         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:       436       296         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:       465       296         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:       468       340         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:       444       344         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:       297       348         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:       296       342         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:       269       336         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:       248       267         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:       257       268         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:       269       251         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:       267       263         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:       267       261         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:       275       202         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:       288       219         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:       261       208         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:       268       252         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:       269       255         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:       263       238         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:       260       234         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:       271       293         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 20447
min_bank_accesses = 0!
chip skew: 808/469 = 1.72
average mf latency per bank:
dram[0]:        834       426    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:        387       341    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:        370       330    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:        374       295    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:        426       320    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:        359       398    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:        403       402    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:        364       379    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[8]:        329       365    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[9]:        315       377    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[10]:        350       378    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[11]:        341       349    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[12]:        318       353    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[13]:        320       398    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[14]:        472       313    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[15]:        490       299    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[16]:        389       296    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[17]:        366       287    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[18]:        399       309    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[19]:        428       380    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[20]:        405       396    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[21]:        388       423    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[22]:        369       396    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[23]:        379       406    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[24]:        376       502    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[25]:        351       461    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[26]:        395       478    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[27]:        372       453    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[28]:        374       495    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[29]:        389       565    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[30]:        387       451    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[31]:        364       356    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:       1087       837         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:        922       887         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:        889       890         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:        881       980         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:       1002       988         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:       1025      1037         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[6]:       1007      1040         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[7]:        906       993         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[8]:        873       940         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[9]:        840       982         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[10]:        852       954         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[11]:        869       924         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[12]:        872       926         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[13]:        875       908         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[14]:        896       905         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[15]:        934       889         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[16]:        988       895         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[17]:       1068       827         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[18]:        831       788         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[19]:        816       790         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[20]:        836       792         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[21]:        880       794         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[22]:        804       796         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[23]:        821       798         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[24]:        812       801         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[25]:        808       794         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[26]:        797       806         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[27]:        888       777         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[28]:        890       779         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[29]:        871       781         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[30]:        873       783         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[31]:        883       931         0         0         0         0         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1148126 n_nop=1147407 n_act=4 n_pre=2 n_ref_event=0 n_req=332 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=697 bw_util=0.000621
n_activity=1445 dram_eff=0.4934
bk0: 8a 1147420i bk1: 8a 1147728i bk2: 0a 1148126i bk3: 0a 1148126i bk4: 0a 1148126i bk5: 0a 1148126i bk6: 0a 1148126i bk7: 0a 1148126i bk8: 0a 1148126i bk9: 0a 1148126i bk10: 0a 1148126i bk11: 0a 1148126i bk12: 0a 1148126i bk13: 0a 1148126i bk14: 0a 1148126i bk15: 0a 1148126i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.987952
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.993671
Bank_Level_Parallism = 1.195670
Bank_Level_Parallism_Col = 1.200341
Bank_Level_Parallism_Ready = 1.005610
write_to_read_ratio_blp_rw_average = 0.955669
GrpLevelPara = 1.200341 

BW Util details:
bwutil = 0.000621 
total_CMD = 1148126 
util_bw = 713 
Wasted_Col = 464 
Wasted_Row = 24 
Idle = 1146925 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 18 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 422 
rwq = 0 
CCDLc_limit_alone = 422 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1148126 
n_nop = 1147407 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 697 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 332 
total_req = 713 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 713 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000621 
Either_Row_CoL_Bus_Util = 0.000626 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.003444 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.00344387
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1148126 n_nop=1147322 n_act=9 n_pre=7 n_ref_event=0 n_req=341 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=772 bw_util=0.0006863
n_activity=1718 dram_eff=0.4587
bk0: 8a 1147294i bk1: 8a 1147597i bk2: 0a 1148126i bk3: 0a 1148126i bk4: 0a 1148126i bk5: 0a 1148126i bk6: 0a 1148126i bk7: 0a 1148126i bk8: 0a 1148126i bk9: 0a 1148126i bk10: 0a 1148126i bk11: 0a 1148126i bk12: 0a 1148126i bk13: 0a 1148126i bk14: 0a 1148126i bk15: 0a 1148126i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.973607
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.978462
Bank_Level_Parallism = 1.213115
Bank_Level_Parallism_Col = 1.206193
Bank_Level_Parallism_Ready = 1.010152
write_to_read_ratio_blp_rw_average = 0.960725
GrpLevelPara = 1.206193 

BW Util details:
bwutil = 0.000686 
total_CMD = 1148126 
util_bw = 788 
Wasted_Col = 543 
Wasted_Row = 72 
Idle = 1146723 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 56 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 470 
rwq = 0 
CCDLc_limit_alone = 470 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1148126 
n_nop = 1147322 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 772 
n_act = 9 
n_pre = 7 
n_ref = 0 
n_req = 341 
total_req = 788 

Dual Bus Interface Util: 
issued_total_row = 16 
issued_total_col = 788 
Row_Bus_Util =  0.000014 
CoL_Bus_Util = 0.000686 
Either_Row_CoL_Bus_Util = 0.000700 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.003993 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.00399259
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1148126 n_nop=1147325 n_act=4 n_pre=2 n_ref_event=0 n_req=336 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=779 bw_util=0.0006924
n_activity=1679 dram_eff=0.4735
bk0: 8a 1147413i bk1: 8a 1147572i bk2: 0a 1148126i bk3: 0a 1148126i bk4: 0a 1148126i bk5: 0a 1148126i bk6: 0a 1148126i bk7: 0a 1148126i bk8: 0a 1148126i bk9: 0a 1148126i bk10: 0a 1148126i bk11: 0a 1148126i bk12: 0a 1148126i bk13: 0a 1148126i bk14: 0a 1148126i bk15: 0a 1148126i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.988095
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.993750
Bank_Level_Parallism = 1.128079
Bank_Level_Parallism_Col = 1.130653
Bank_Level_Parallism_Ready = 1.007547
write_to_read_ratio_blp_rw_average = 0.962670
GrpLevelPara = 1.130653 

BW Util details:
bwutil = 0.000692 
total_CMD = 1148126 
util_bw = 795 
Wasted_Col = 602 
Wasted_Row = 24 
Idle = 1146705 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 18 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 560 
rwq = 0 
CCDLc_limit_alone = 560 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1148126 
n_nop = 1147325 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 779 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 336 
total_req = 795 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 795 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000692 
Either_Row_CoL_Bus_Util = 0.000698 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.003534 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.00353358
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1148126 n_nop=1147303 n_act=4 n_pre=2 n_ref_event=0 n_req=335 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=802 bw_util=0.0007125
n_activity=1797 dram_eff=0.4552
bk0: 8a 1147422i bk1: 8a 1147523i bk2: 0a 1148126i bk3: 0a 1148126i bk4: 0a 1148126i bk5: 0a 1148126i bk6: 0a 1148126i bk7: 0a 1148126i bk8: 0a 1148126i bk9: 0a 1148126i bk10: 0a 1148126i bk11: 0a 1148126i bk12: 0a 1148126i bk13: 0a 1148126i bk14: 0a 1148126i bk15: 0a 1148126i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.988060
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.993730
Bank_Level_Parallism = 1.083113
Bank_Level_Parallism_Col = 1.079599
Bank_Level_Parallism_Ready = 1.006112
write_to_read_ratio_blp_rw_average = 0.965217
GrpLevelPara = 1.079599 

BW Util details:
bwutil = 0.000712 
total_CMD = 1148126 
util_bw = 818 
Wasted_Col = 681 
Wasted_Row = 17 
Idle = 1146610 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 18 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 639 
rwq = 0 
CCDLc_limit_alone = 639 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1148126 
n_nop = 1147303 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 802 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 335 
total_req = 818 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 818 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000712 
Either_Row_CoL_Bus_Util = 0.000717 
Issued_on_Two_Bus_Simul_Util = 0.000001 
issued_two_Eff = 0.001215 
queue_avg = 0.003345 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.00334458
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1148126 n_nop=1147355 n_act=4 n_pre=2 n_ref_event=0 n_req=329 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=751 bw_util=0.000668
n_activity=1714 dram_eff=0.4475
bk0: 8a 1147483i bk1: 8a 1147565i bk2: 0a 1148126i bk3: 0a 1148126i bk4: 0a 1148126i bk5: 0a 1148126i bk6: 0a 1148126i bk7: 0a 1148126i bk8: 0a 1148126i bk9: 0a 1148126i bk10: 0a 1148126i bk11: 0a 1148126i bk12: 0a 1148126i bk13: 0a 1148126i bk14: 0a 1148126i bk15: 0a 1148126i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.987842
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.993610
Bank_Level_Parallism = 1.093438
Bank_Level_Parallism_Col = 1.085076
Bank_Level_Parallism_Ready = 1.002608
write_to_read_ratio_blp_rw_average = 0.962509
GrpLevelPara = 1.085076 

BW Util details:
bwutil = 0.000668 
total_CMD = 1148126 
util_bw = 767 
Wasted_Col = 623 
Wasted_Row = 12 
Idle = 1146724 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 13 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 590 
rwq = 0 
CCDLc_limit_alone = 590 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1148126 
n_nop = 1147355 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 751 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 329 
total_req = 767 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 767 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000668 
Either_Row_CoL_Bus_Util = 0.000672 
Issued_on_Two_Bus_Simul_Util = 0.000002 
issued_two_Eff = 0.002594 
queue_avg = 0.002946 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.00294567
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1148126 n_nop=1147418 n_act=4 n_pre=2 n_ref_event=0 n_req=326 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=686 bw_util=0.0006114
n_activity=1574 dram_eff=0.446
bk0: 8a 1147508i bk1: 8a 1147659i bk2: 0a 1148126i bk3: 0a 1148126i bk4: 0a 1148126i bk5: 0a 1148126i bk6: 0a 1148126i bk7: 0a 1148126i bk8: 0a 1148126i bk9: 0a 1148126i bk10: 0a 1148126i bk11: 0a 1148126i bk12: 0a 1148126i bk13: 0a 1148126i bk14: 0a 1148126i bk15: 0a 1148126i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.987730
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.993548
Bank_Level_Parallism = 1.082886
Bank_Level_Parallism_Col = 1.073758
Bank_Level_Parallism_Ready = 1.007123
write_to_read_ratio_blp_rw_average = 0.959627
GrpLevelPara = 1.073758 

BW Util details:
bwutil = 0.000611 
total_CMD = 1148126 
util_bw = 702 
Wasted_Col = 589 
Wasted_Row = 12 
Idle = 1146823 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 14 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 556 
rwq = 0 
CCDLc_limit_alone = 556 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1148126 
n_nop = 1147418 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 686 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 326 
total_req = 702 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 702 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000611 
Either_Row_CoL_Bus_Util = 0.000617 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002920 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.00292041
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1148126 n_nop=1147408 n_act=4 n_pre=2 n_ref_event=0 n_req=325 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=698 bw_util=0.0006219
n_activity=1582 dram_eff=0.4513
bk0: 8a 1147479i bk1: 8a 1147660i bk2: 0a 1148126i bk3: 0a 1148126i bk4: 0a 1148126i bk5: 0a 1148126i bk6: 0a 1148126i bk7: 0a 1148126i bk8: 0a 1148126i bk9: 0a 1148126i bk10: 0a 1148126i bk11: 0a 1148126i bk12: 0a 1148126i bk13: 0a 1148126i bk14: 0a 1148126i bk15: 0a 1148126i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.987692
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.993528
Bank_Level_Parallism = 1.097710
Bank_Level_Parallism_Col = 1.088803
Bank_Level_Parallism_Ready = 1.008403
write_to_read_ratio_blp_rw_average = 0.959846
GrpLevelPara = 1.088803 

BW Util details:
bwutil = 0.000622 
total_CMD = 1148126 
util_bw = 714 
Wasted_Col = 584 
Wasted_Row = 12 
Idle = 1146816 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 13 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 551 
rwq = 0 
CCDLc_limit_alone = 551 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1148126 
n_nop = 1147408 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 698 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 325 
total_req = 714 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 714 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000622 
Either_Row_CoL_Bus_Util = 0.000625 
Issued_on_Two_Bus_Simul_Util = 0.000002 
issued_two_Eff = 0.002786 
queue_avg = 0.002773 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.00277321
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1148126 n_nop=1147400 n_act=4 n_pre=2 n_ref_event=0 n_req=327 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=704 bw_util=0.0006271
n_activity=1644 dram_eff=0.438
bk0: 8a 1147479i bk1: 8a 1147658i bk2: 0a 1148126i bk3: 0a 1148126i bk4: 0a 1148126i bk5: 0a 1148126i bk6: 0a 1148126i bk7: 0a 1148126i bk8: 0a 1148126i bk9: 0a 1148126i bk10: 0a 1148126i bk11: 0a 1148126i bk12: 0a 1148126i bk13: 0a 1148126i bk14: 0a 1148126i bk15: 0a 1148126i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.987768
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.993569
Bank_Level_Parallism = 1.079341
Bank_Level_Parallism_Col = 1.072024
Bank_Level_Parallism_Ready = 1.006944
write_to_read_ratio_blp_rw_average = 0.960576
GrpLevelPara = 1.072024 

BW Util details:
bwutil = 0.000627 
total_CMD = 1148126 
util_bw = 720 
Wasted_Col = 603 
Wasted_Row = 13 
Idle = 1146790 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 18 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 561 
rwq = 0 
CCDLc_limit_alone = 561 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1148126 
n_nop = 1147400 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 704 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 327 
total_req = 720 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 720 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000627 
Either_Row_CoL_Bus_Util = 0.000632 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002699 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.00269918
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1148126 n_nop=1147381 n_act=4 n_pre=2 n_ref_event=0 n_req=330 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=723 bw_util=0.0006437
n_activity=1548 dram_eff=0.4774
bk0: 8a 1147473i bk1: 8a 1147633i bk2: 0a 1148126i bk3: 0a 1148126i bk4: 0a 1148126i bk5: 0a 1148126i bk6: 0a 1148126i bk7: 0a 1148126i bk8: 0a 1148126i bk9: 0a 1148126i bk10: 0a 1148126i bk11: 0a 1148126i bk12: 0a 1148126i bk13: 0a 1148126i bk14: 0a 1148126i bk15: 0a 1148126i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.987879
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.993631
Bank_Level_Parallism = 1.185542
Bank_Level_Parallism_Col = 1.189811
Bank_Level_Parallism_Ready = 1.014885
write_to_read_ratio_blp_rw_average = 0.957272
GrpLevelPara = 1.189811 

BW Util details:
bwutil = 0.000644 
total_CMD = 1148126 
util_bw = 739 
Wasted_Col = 482 
Wasted_Row = 24 
Idle = 1146881 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 18 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 440 
rwq = 0 
CCDLc_limit_alone = 440 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1148126 
n_nop = 1147381 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 723 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 330 
total_req = 739 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 739 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000644 
Either_Row_CoL_Bus_Util = 0.000649 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002434 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.00243353
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1148126 n_nop=1147376 n_act=4 n_pre=2 n_ref_event=0 n_req=333 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=728 bw_util=0.000648
n_activity=1559 dram_eff=0.4772
bk0: 8a 1147452i bk1: 8a 1147642i bk2: 0a 1148126i bk3: 0a 1148126i bk4: 0a 1148126i bk5: 0a 1148126i bk6: 0a 1148126i bk7: 0a 1148126i bk8: 0a 1148126i bk9: 0a 1148126i bk10: 0a 1148126i bk11: 0a 1148126i bk12: 0a 1148126i bk13: 0a 1148126i bk14: 0a 1148126i bk15: 0a 1148126i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.987988
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.993691
Bank_Level_Parallism = 1.145161
Bank_Level_Parallism_Col = 1.148352
Bank_Level_Parallism_Ready = 1.008065
write_to_read_ratio_blp_rw_average = 0.959184
GrpLevelPara = 1.148352 

BW Util details:
bwutil = 0.000648 
total_CMD = 1148126 
util_bw = 744 
Wasted_Col = 534 
Wasted_Row = 24 
Idle = 1146824 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 18 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 492 
rwq = 0 
CCDLc_limit_alone = 492 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1148126 
n_nop = 1147376 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 728 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 333 
total_req = 744 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 744 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000648 
Either_Row_CoL_Bus_Util = 0.000653 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002319 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00231943
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1148126 n_nop=1147374 n_act=4 n_pre=2 n_ref_event=0 n_req=332 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=730 bw_util=0.0006498
n_activity=1556 dram_eff=0.4794
bk0: 8a 1147448i bk1: 8a 1147638i bk2: 0a 1148126i bk3: 0a 1148126i bk4: 0a 1148126i bk5: 0a 1148126i bk6: 0a 1148126i bk7: 0a 1148126i bk8: 0a 1148126i bk9: 0a 1148126i bk10: 0a 1148126i bk11: 0a 1148126i bk12: 0a 1148126i bk13: 0a 1148126i bk14: 0a 1148126i bk15: 0a 1148126i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.987952
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.993671
Bank_Level_Parallism = 1.154083
Bank_Level_Parallism_Col = 1.157480
Bank_Level_Parallism_Ready = 1.009383
write_to_read_ratio_blp_rw_average = 0.959055
GrpLevelPara = 1.157480 

BW Util details:
bwutil = 0.000650 
total_CMD = 1148126 
util_bw = 746 
Wasted_Col = 528 
Wasted_Row = 24 
Idle = 1146828 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 18 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 486 
rwq = 0 
CCDLc_limit_alone = 486 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1148126 
n_nop = 1147374 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 730 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 332 
total_req = 746 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 746 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000650 
Either_Row_CoL_Bus_Util = 0.000655 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002355 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.00235514
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1148126 n_nop=1147378 n_act=4 n_pre=2 n_ref_event=0 n_req=332 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=726 bw_util=0.0006463
n_activity=1554 dram_eff=0.4775
bk0: 8a 1147455i bk1: 8a 1147640i bk2: 0a 1148126i bk3: 0a 1148126i bk4: 0a 1148126i bk5: 0a 1148126i bk6: 0a 1148126i bk7: 0a 1148126i bk8: 0a 1148126i bk9: 0a 1148126i bk10: 0a 1148126i bk11: 0a 1148126i bk12: 0a 1148126i bk13: 0a 1148126i bk14: 0a 1148126i bk15: 0a 1148126i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.987952
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.993671
Bank_Level_Parallism = 1.148034
Bank_Level_Parallism_Col = 1.151300
Bank_Level_Parallism_Ready = 1.009434
write_to_read_ratio_blp_rw_average = 0.959023
GrpLevelPara = 1.151300 

BW Util details:
bwutil = 0.000646 
total_CMD = 1148126 
util_bw = 742 
Wasted_Col = 531 
Wasted_Row = 24 
Idle = 1146829 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 18 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 489 
rwq = 0 
CCDLc_limit_alone = 489 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1148126 
n_nop = 1147378 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 726 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 332 
total_req = 742 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 742 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000646 
Either_Row_CoL_Bus_Util = 0.000651 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002474 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.00247447
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1148126 n_nop=1147372 n_act=4 n_pre=2 n_ref_event=0 n_req=333 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=732 bw_util=0.0006515
n_activity=1597 dram_eff=0.4684
bk0: 8a 1147456i bk1: 8a 1147635i bk2: 0a 1148126i bk3: 0a 1148126i bk4: 0a 1148126i bk5: 0a 1148126i bk6: 0a 1148126i bk7: 0a 1148126i bk8: 0a 1148126i bk9: 0a 1148126i bk10: 0a 1148126i bk11: 0a 1148126i bk12: 0a 1148126i bk13: 0a 1148126i bk14: 0a 1148126i bk15: 0a 1148126i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.987988
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.993691
Bank_Level_Parallism = 1.152778
Bank_Level_Parallism_Col = 1.156151
Bank_Level_Parallism_Ready = 1.012032
write_to_read_ratio_blp_rw_average = 0.958991
GrpLevelPara = 1.156151 

BW Util details:
bwutil = 0.000651 
total_CMD = 1148126 
util_bw = 748 
Wasted_Col = 524 
Wasted_Row = 24 
Idle = 1146830 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 18 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 482 
rwq = 0 
CCDLc_limit_alone = 482 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1148126 
n_nop = 1147372 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 732 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 333 
total_req = 748 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 748 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000651 
Either_Row_CoL_Bus_Util = 0.000657 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002003 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00200326
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1148126 n_nop=1147343 n_act=4 n_pre=2 n_ref_event=0 n_req=335 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=761 bw_util=0.0006768
n_activity=1530 dram_eff=0.5078
bk0: 8a 1147395i bk1: 8a 1147625i bk2: 0a 1148126i bk3: 0a 1148126i bk4: 0a 1148126i bk5: 0a 1148126i bk6: 0a 1148126i bk7: 0a 1148126i bk8: 0a 1148126i bk9: 0a 1148126i bk10: 0a 1148126i bk11: 0a 1148126i bk12: 0a 1148126i bk13: 0a 1148126i bk14: 0a 1148126i bk15: 0a 1148126i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.988060
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.993730
Bank_Level_Parallism = 1.222309
Bank_Level_Parallism_Col = 1.227273
Bank_Level_Parallism_Ready = 1.014157
write_to_read_ratio_blp_rw_average = 0.958533
GrpLevelPara = 1.227273 

BW Util details:
bwutil = 0.000677 
total_CMD = 1148126 
util_bw = 777 
Wasted_Col = 481 
Wasted_Row = 24 
Idle = 1146844 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 18 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 439 
rwq = 0 
CCDLc_limit_alone = 439 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1148126 
n_nop = 1147343 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 761 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 335 
total_req = 777 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 777 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000677 
Either_Row_CoL_Bus_Util = 0.000682 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.003880 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.00388024
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1148126 n_nop=1147297 n_act=4 n_pre=2 n_ref_event=0 n_req=336 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=808 bw_util=0.0007177
n_activity=1479 dram_eff=0.5571
bk0: 8a 1147370i bk1: 8a 1147553i bk2: 0a 1148126i bk3: 0a 1148126i bk4: 0a 1148126i bk5: 0a 1148126i bk6: 0a 1148126i bk7: 0a 1148126i bk8: 0a 1148126i bk9: 0a 1148126i bk10: 0a 1148126i bk11: 0a 1148126i bk12: 0a 1148126i bk13: 0a 1148126i bk14: 0a 1148126i bk15: 0a 1148126i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.988095
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.993750
Bank_Level_Parallism = 1.308962
Bank_Level_Parallism_Col = 1.312751
Bank_Level_Parallism_Ready = 1.006068
write_to_read_ratio_blp_rw_average = 0.958300
GrpLevelPara = 1.312751 

BW Util details:
bwutil = 0.000718 
total_CMD = 1148126 
util_bw = 824 
Wasted_Col = 426 
Wasted_Row = 22 
Idle = 1146854 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 13 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 393 
rwq = 0 
CCDLc_limit_alone = 393 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1148126 
n_nop = 1147297 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 808 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 336 
total_req = 824 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 824 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000718 
Either_Row_CoL_Bus_Util = 0.000722 
Issued_on_Two_Bus_Simul_Util = 0.000001 
issued_two_Eff = 0.001206 
queue_avg = 0.004268 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=17 avg=0.00426782
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1148126 n_nop=1147316 n_act=4 n_pre=2 n_ref_event=0 n_req=336 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=788 bw_util=0.0007003
n_activity=1420 dram_eff=0.5662
bk0: 8a 1147406i bk1: 8a 1147541i bk2: 0a 1148126i bk3: 0a 1148126i bk4: 0a 1148126i bk5: 0a 1148126i bk6: 0a 1148126i bk7: 0a 1148126i bk8: 0a 1148126i bk9: 0a 1148126i bk10: 0a 1148126i bk11: 0a 1148126i bk12: 0a 1148126i bk13: 0a 1148126i bk14: 0a 1148126i bk15: 0a 1148126i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.988095
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.993750
Bank_Level_Parallism = 1.288069
Bank_Level_Parallism_Col = 1.294543
Bank_Level_Parallism_Ready = 1.009950
write_to_read_ratio_blp_rw_average = 0.958266
GrpLevelPara = 1.294543 

BW Util details:
bwutil = 0.000700 
total_CMD = 1148126 
util_bw = 804 
Wasted_Col = 446 
Wasted_Row = 24 
Idle = 1146852 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 14 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 412 
rwq = 0 
CCDLc_limit_alone = 412 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1148126 
n_nop = 1147316 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 788 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 336 
total_req = 804 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 804 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000700 
Either_Row_CoL_Bus_Util = 0.000705 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.004998 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=19 avg=0.00499771
Memory Partition 16: 
Cache L2_bank_032:
MSHR contents

Cache L2_bank_033:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[16]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1148126 n_nop=1147459 n_act=4 n_pre=2 n_ref_event=0 n_req=273 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=645 bw_util=0.0005757
n_activity=1290 dram_eff=0.5124
bk0: 8a 1147640i bk1: 8a 1147535i bk2: 0a 1148126i bk3: 0a 1148126i bk4: 0a 1148126i bk5: 0a 1148126i bk6: 0a 1148126i bk7: 0a 1148126i bk8: 0a 1148126i bk9: 0a 1148126i bk10: 0a 1148126i bk11: 0a 1148126i bk12: 0a 1148126i bk13: 0a 1148126i bk14: 0a 1148126i bk15: 0a 1148126i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985348
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.992218
Bank_Level_Parallism = 1.201068
Bank_Level_Parallism_Col = 1.193141
Bank_Level_Parallism_Ready = 1.006051
write_to_read_ratio_blp_rw_average = 0.953069
GrpLevelPara = 1.193141 

BW Util details:
bwutil = 0.000576 
total_CMD = 1148126 
util_bw = 661 
Wasted_Col = 450 
Wasted_Row = 13 
Idle = 1147002 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 14 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 417 
rwq = 0 
CCDLc_limit_alone = 417 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1148126 
n_nop = 1147459 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 645 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 273 
total_req = 661 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 661 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000576 
Either_Row_CoL_Bus_Util = 0.000581 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.003223 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00322264
Memory Partition 17: 
Cache L2_bank_034:
MSHR contents

Cache L2_bank_035:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[17]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1148126 n_nop=1147467 n_act=4 n_pre=2 n_ref_event=0 n_req=272 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=638 bw_util=0.0005696
n_activity=1426 dram_eff=0.4586
bk0: 8a 1147641i bk1: 8a 1147558i bk2: 0a 1148126i bk3: 0a 1148126i bk4: 0a 1148126i bk5: 0a 1148126i bk6: 0a 1148126i bk7: 0a 1148126i bk8: 0a 1148126i bk9: 0a 1148126i bk10: 0a 1148126i bk11: 0a 1148126i bk12: 0a 1148126i bk13: 0a 1148126i bk14: 0a 1148126i bk15: 0a 1148126i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985294
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.992188
Bank_Level_Parallism = 1.129582
Bank_Level_Parallism_Col = 1.121972
Bank_Level_Parallism_Ready = 1.007645
write_to_read_ratio_blp_rw_average = 0.955017
GrpLevelPara = 1.121972 

BW Util details:
bwutil = 0.000570 
total_CMD = 1148126 
util_bw = 654 
Wasted_Col = 505 
Wasted_Row = 14 
Idle = 1146953 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 13 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 472 
rwq = 0 
CCDLc_limit_alone = 472 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1148126 
n_nop = 1147467 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 638 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 272 
total_req = 654 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 654 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000570 
Either_Row_CoL_Bus_Util = 0.000574 
Issued_on_Two_Bus_Simul_Util = 0.000001 
issued_two_Eff = 0.001517 
queue_avg = 0.002362 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.00236211
Memory Partition 18: 
Cache L2_bank_036:
MSHR contents

Cache L2_bank_037:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[18]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1148126 n_nop=1147499 n_act=4 n_pre=2 n_ref_event=0 n_req=269 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=605 bw_util=0.0005409
n_activity=1464 dram_eff=0.4242
bk0: 8a 1147701i bk1: 8a 1147577i bk2: 0a 1148126i bk3: 0a 1148126i bk4: 0a 1148126i bk5: 0a 1148126i bk6: 0a 1148126i bk7: 0a 1148126i bk8: 0a 1148126i bk9: 0a 1148126i bk10: 0a 1148126i bk11: 0a 1148126i bk12: 0a 1148126i bk13: 0a 1148126i bk14: 0a 1148126i bk15: 0a 1148126i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985130
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.992095
Bank_Level_Parallism = 1.094190
Bank_Level_Parallism_Col = 1.096570
Bank_Level_Parallism_Ready = 1.008052
write_to_read_ratio_blp_rw_average = 0.953069
GrpLevelPara = 1.096570 

BW Util details:
bwutil = 0.000541 
total_CMD = 1148126 
util_bw = 621 
Wasted_Col = 491 
Wasted_Row = 24 
Idle = 1146990 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 18 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 449 
rwq = 0 
CCDLc_limit_alone = 449 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1148126 
n_nop = 1147499 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 605 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 269 
total_req = 621 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 621 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000541 
Either_Row_CoL_Bus_Util = 0.000546 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001969 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0019693
Memory Partition 19: 
Cache L2_bank_038:
MSHR contents

Cache L2_bank_039:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[19]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1148126 n_nop=1147589 n_act=4 n_pre=2 n_ref_event=0 n_req=267 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=515 bw_util=0.0004625
n_activity=1311 dram_eff=0.405
bk0: 8a 1147751i bk1: 8a 1147712i bk2: 0a 1148126i bk3: 0a 1148126i bk4: 0a 1148126i bk5: 0a 1148126i bk6: 0a 1148126i bk7: 0a 1148126i bk8: 0a 1148126i bk9: 0a 1148126i bk10: 0a 1148126i bk11: 0a 1148126i bk12: 0a 1148126i bk13: 0a 1148126i bk14: 0a 1148126i bk15: 0a 1148126i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985019
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.992032
Bank_Level_Parallism = 1.113924
Bank_Level_Parallism_Col = 1.117391
Bank_Level_Parallism_Ready = 1.011299
write_to_read_ratio_blp_rw_average = 0.943478
GrpLevelPara = 1.117391 

BW Util details:
bwutil = 0.000462 
total_CMD = 1148126 
util_bw = 531 
Wasted_Col = 393 
Wasted_Row = 24 
Idle = 1147178 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 18 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 351 
rwq = 0 
CCDLc_limit_alone = 351 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1148126 
n_nop = 1147589 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 515 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 267 
total_req = 531 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 531 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000462 
Either_Row_CoL_Bus_Util = 0.000468 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001483 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00148329
Memory Partition 20: 
Cache L2_bank_040:
MSHR contents

Cache L2_bank_041:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1148126 n_nop=1147579 n_act=4 n_pre=2 n_ref_event=0 n_req=268 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=525 bw_util=0.0004712
n_activity=1313 dram_eff=0.412
bk0: 8a 1147733i bk1: 8a 1147705i bk2: 0a 1148126i bk3: 0a 1148126i bk4: 0a 1148126i bk5: 0a 1148126i bk6: 0a 1148126i bk7: 0a 1148126i bk8: 0a 1148126i bk9: 0a 1148126i bk10: 0a 1148126i bk11: 0a 1148126i bk12: 0a 1148126i bk13: 0a 1148126i bk14: 0a 1148126i bk15: 0a 1148126i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985075
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.992063
Bank_Level_Parallism = 1.110883
Bank_Level_Parallism_Col = 1.114165
Bank_Level_Parallism_Ready = 1.014787
write_to_read_ratio_blp_rw_average = 0.945032
GrpLevelPara = 1.114165 

BW Util details:
bwutil = 0.000471 
total_CMD = 1148126 
util_bw = 541 
Wasted_Col = 409 
Wasted_Row = 24 
Idle = 1147152 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 18 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 367 
rwq = 0 
CCDLc_limit_alone = 367 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1148126 
n_nop = 1147579 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 525 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 268 
total_req = 541 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 541 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000471 
Either_Row_CoL_Bus_Util = 0.000476 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001556 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00155558
Memory Partition 21: 
Cache L2_bank_042:
MSHR contents

Cache L2_bank_043:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[21]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1148126 n_nop=1147584 n_act=4 n_pre=2 n_ref_event=0 n_req=268 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=520 bw_util=0.0004668
n_activity=1310 dram_eff=0.4092
bk0: 8a 1147716i bk1: 8a 1147746i bk2: 0a 1148126i bk3: 0a 1148126i bk4: 0a 1148126i bk5: 0a 1148126i bk6: 0a 1148126i bk7: 0a 1148126i bk8: 0a 1148126i bk9: 0a 1148126i bk10: 0a 1148126i bk11: 0a 1148126i bk12: 0a 1148126i bk13: 0a 1148126i bk14: 0a 1148126i bk15: 0a 1148126i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985075
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.992063
Bank_Level_Parallism = 1.111345
Bank_Level_Parallism_Col = 1.114719
Bank_Level_Parallism_Ready = 1.001866
write_to_read_ratio_blp_rw_average = 0.943723
GrpLevelPara = 1.114719 

BW Util details:
bwutil = 0.000467 
total_CMD = 1148126 
util_bw = 536 
Wasted_Col = 392 
Wasted_Row = 24 
Idle = 1147174 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 18 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 350 
rwq = 0 
CCDLc_limit_alone = 350 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1148126 
n_nop = 1147584 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 520 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 268 
total_req = 536 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 536 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000467 
Either_Row_CoL_Bus_Util = 0.000472 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001382 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00138225
Memory Partition 22: 
Cache L2_bank_044:
MSHR contents

Cache L2_bank_045:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[22]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1148126 n_nop=1147574 n_act=4 n_pre=2 n_ref_event=0 n_req=268 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=530 bw_util=0.0004756
n_activity=1449 dram_eff=0.3768
bk0: 8a 1147727i bk1: 8a 1147722i bk2: 0a 1148126i bk3: 0a 1148126i bk4: 0a 1148126i bk5: 0a 1148126i bk6: 0a 1148126i bk7: 0a 1148126i bk8: 0a 1148126i bk9: 0a 1148126i bk10: 0a 1148126i bk11: 0a 1148126i bk12: 0a 1148126i bk13: 0a 1148126i bk14: 0a 1148126i bk15: 0a 1148126i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985075
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.992063
Bank_Level_Parallism = 1.047945
Bank_Level_Parallism_Col = 1.049296
Bank_Level_Parallism_Ready = 1.007326
write_to_read_ratio_blp_rw_average = 0.947686
GrpLevelPara = 1.049296 

BW Util details:
bwutil = 0.000476 
total_CMD = 1148126 
util_bw = 546 
Wasted_Col = 452 
Wasted_Row = 24 
Idle = 1147104 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 18 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 410 
rwq = 0 
CCDLc_limit_alone = 410 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1148126 
n_nop = 1147574 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 530 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 268 
total_req = 546 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 546 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000476 
Either_Row_CoL_Bus_Util = 0.000481 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001105 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00110528
Memory Partition 23: 
Cache L2_bank_046:
MSHR contents

Cache L2_bank_047:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1148126 n_nop=1147576 n_act=4 n_pre=2 n_ref_event=0 n_req=267 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=528 bw_util=0.0004738
n_activity=1457 dram_eff=0.3734
bk0: 8a 1147722i bk1: 8a 1147727i bk2: 0a 1148126i bk3: 0a 1148126i bk4: 0a 1148126i bk5: 0a 1148126i bk6: 0a 1148126i bk7: 0a 1148126i bk8: 0a 1148126i bk9: 0a 1148126i bk10: 0a 1148126i bk11: 0a 1148126i bk12: 0a 1148126i bk13: 0a 1148126i bk14: 0a 1148126i bk15: 0a 1148126i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985019
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.992032
Bank_Level_Parallism = 1.024904
Bank_Level_Parallism_Col = 1.025591
Bank_Level_Parallism_Ready = 1.007353
write_to_read_ratio_blp_rw_average = 0.948819
GrpLevelPara = 1.025591 

BW Util details:
bwutil = 0.000474 
total_CMD = 1148126 
util_bw = 544 
Wasted_Col = 476 
Wasted_Row = 24 
Idle = 1147082 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 18 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 434 
rwq = 0 
CCDLc_limit_alone = 434 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1148126 
n_nop = 1147576 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 528 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 267 
total_req = 544 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 544 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000474 
Either_Row_CoL_Bus_Util = 0.000479 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001414 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00141448
Memory Partition 24: 
Cache L2_bank_048:
MSHR contents

Cache L2_bank_049:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[24]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1148126 n_nop=1147627 n_act=4 n_pre=2 n_ref_event=0 n_req=268 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=477 bw_util=0.0004294
n_activity=1369 dram_eff=0.3601
bk0: 8a 1147698i bk1: 8a 1147847i bk2: 0a 1148126i bk3: 0a 1148126i bk4: 0a 1148126i bk5: 0a 1148126i bk6: 0a 1148126i bk7: 0a 1148126i bk8: 0a 1148126i bk9: 0a 1148126i bk10: 0a 1148126i bk11: 0a 1148126i bk12: 0a 1148126i bk13: 0a 1148126i bk14: 0a 1148126i bk15: 0a 1148126i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985075
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.992063
Bank_Level_Parallism = 1.019874
Bank_Level_Parallism_Col = 1.020474
Bank_Level_Parallism_Ready = 1.006085
write_to_read_ratio_blp_rw_average = 0.943966
GrpLevelPara = 1.020474 

BW Util details:
bwutil = 0.000429 
total_CMD = 1148126 
util_bw = 493 
Wasted_Col = 439 
Wasted_Row = 24 
Idle = 1147170 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 18 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 397 
rwq = 0 
CCDLc_limit_alone = 397 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1148126 
n_nop = 1147627 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 477 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 268 
total_req = 493 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 493 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000429 
Either_Row_CoL_Bus_Util = 0.000435 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001224 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00122373
Memory Partition 25: 
Cache L2_bank_050:
MSHR contents

Cache L2_bank_051:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[25]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1148126 n_nop=1147597 n_act=4 n_pre=2 n_ref_event=0 n_req=270 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=507 bw_util=0.0004555
n_activity=1407 dram_eff=0.3717
bk0: 8a 1147672i bk1: 8a 1147815i bk2: 0a 1148126i bk3: 0a 1148126i bk4: 0a 1148126i bk5: 0a 1148126i bk6: 0a 1148126i bk7: 0a 1148126i bk8: 0a 1148126i bk9: 0a 1148126i bk10: 0a 1148126i bk11: 0a 1148126i bk12: 0a 1148126i bk13: 0a 1148126i bk14: 0a 1148126i bk15: 0a 1148126i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985185
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.992126
Bank_Level_Parallism = 1.020710
Bank_Level_Parallism_Col = 1.021298
Bank_Level_Parallism_Ready = 1.003824
write_to_read_ratio_blp_rw_average = 0.947262
GrpLevelPara = 1.021298 

BW Util details:
bwutil = 0.000456 
total_CMD = 1148126 
util_bw = 523 
Wasted_Col = 467 
Wasted_Row = 24 
Idle = 1147112 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 18 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 425 
rwq = 0 
CCDLc_limit_alone = 425 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1148126 
n_nop = 1147597 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 507 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 270 
total_req = 523 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 523 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000456 
Either_Row_CoL_Bus_Util = 0.000461 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001347 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00134654
Memory Partition 26: 
Cache L2_bank_052:
MSHR contents

Cache L2_bank_053:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[26]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1148126 n_nop=1147635 n_act=4 n_pre=2 n_ref_event=0 n_req=267 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=469 bw_util=0.0004224
n_activity=1333 dram_eff=0.3638
bk0: 8a 1147730i bk1: 8a 1147832i bk2: 0a 1148126i bk3: 0a 1148126i bk4: 0a 1148126i bk5: 0a 1148126i bk6: 0a 1148126i bk7: 0a 1148126i bk8: 0a 1148126i bk9: 0a 1148126i bk10: 0a 1148126i bk11: 0a 1148126i bk12: 0a 1148126i bk13: 0a 1148126i bk14: 0a 1148126i bk15: 0a 1148126i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985019
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.992032
Bank_Level_Parallism = 1.025723
Bank_Level_Parallism_Col = 1.026519
Bank_Level_Parallism_Ready = 1.012371
write_to_read_ratio_blp_rw_average = 0.942541
GrpLevelPara = 1.026519 

BW Util details:
bwutil = 0.000422 
total_CMD = 1148126 
util_bw = 485 
Wasted_Col = 424 
Wasted_Row = 24 
Idle = 1147193 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 18 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 382 
rwq = 0 
CCDLc_limit_alone = 382 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1148126 
n_nop = 1147635 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 469 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 267 
total_req = 485 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 485 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000422 
Either_Row_CoL_Bus_Util = 0.000428 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001259 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00125857
Memory Partition 27: 
Cache L2_bank_054:
MSHR contents

Cache L2_bank_055:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[27]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1148126 n_nop=1147584 n_act=4 n_pre=2 n_ref_event=0 n_req=268 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=520 bw_util=0.0004668
n_activity=1428 dram_eff=0.3754
bk0: 8a 1147727i bk1: 8a 1147742i bk2: 0a 1148126i bk3: 0a 1148126i bk4: 0a 1148126i bk5: 0a 1148126i bk6: 0a 1148126i bk7: 0a 1148126i bk8: 0a 1148126i bk9: 0a 1148126i bk10: 0a 1148126i bk11: 0a 1148126i bk12: 0a 1148126i bk13: 0a 1148126i bk14: 0a 1148126i bk15: 0a 1148126i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985075
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.992063
Bank_Level_Parallism = 1.037512
Bank_Level_Parallism_Col = 1.038579
Bank_Level_Parallism_Ready = 1.009328
write_to_read_ratio_blp_rw_average = 0.947208
GrpLevelPara = 1.038579 

BW Util details:
bwutil = 0.000467 
total_CMD = 1148126 
util_bw = 536 
Wasted_Col = 453 
Wasted_Row = 24 
Idle = 1147113 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 18 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 411 
rwq = 0 
CCDLc_limit_alone = 411 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1148126 
n_nop = 1147584 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 520 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 268 
total_req = 536 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 536 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000467 
Either_Row_CoL_Bus_Util = 0.000472 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001490 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00149025
Memory Partition 28: 
Cache L2_bank_056:
MSHR contents

Cache L2_bank_057:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[28]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1148126 n_nop=1147580 n_act=4 n_pre=2 n_ref_event=0 n_req=268 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=524 bw_util=0.0004703
n_activity=1422 dram_eff=0.3797
bk0: 8a 1147725i bk1: 8a 1147736i bk2: 0a 1148126i bk3: 0a 1148126i bk4: 0a 1148126i bk5: 0a 1148126i bk6: 0a 1148126i bk7: 0a 1148126i bk8: 0a 1148126i bk9: 0a 1148126i bk10: 0a 1148126i bk11: 0a 1148126i bk12: 0a 1148126i bk13: 0a 1148126i bk14: 0a 1148126i bk15: 0a 1148126i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985075
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.992063
Bank_Level_Parallism = 1.026163
Bank_Level_Parallism_Col = 1.026892
Bank_Level_Parallism_Ready = 1.005556
write_to_read_ratio_blp_rw_average = 0.948207
GrpLevelPara = 1.026892 

BW Util details:
bwutil = 0.000470 
total_CMD = 1148126 
util_bw = 540 
Wasted_Col = 468 
Wasted_Row = 24 
Idle = 1147094 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 18 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 426 
rwq = 0 
CCDLc_limit_alone = 426 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1148126 
n_nop = 1147580 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 524 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 268 
total_req = 540 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 540 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000470 
Either_Row_CoL_Bus_Util = 0.000476 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001614 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00161393
Memory Partition 29: 
Cache L2_bank_058:
MSHR contents

Cache L2_bank_059:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[29]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1148126 n_nop=1147603 n_act=4 n_pre=2 n_ref_event=0 n_req=267 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=501 bw_util=0.0004503
n_activity=1346 dram_eff=0.3841
bk0: 8a 1147720i bk1: 8a 1147758i bk2: 0a 1148126i bk3: 0a 1148126i bk4: 0a 1148126i bk5: 0a 1148126i bk6: 0a 1148126i bk7: 0a 1148126i bk8: 0a 1148126i bk9: 0a 1148126i bk10: 0a 1148126i bk11: 0a 1148126i bk12: 0a 1148126i bk13: 0a 1148126i bk14: 0a 1148126i bk15: 0a 1148126i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985019
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.992032
Bank_Level_Parallism = 1.013632
Bank_Level_Parallism_Col = 1.014014
Bank_Level_Parallism_Ready = 1.009671
write_to_read_ratio_blp_rw_average = 0.947948
GrpLevelPara = 1.014014 

BW Util details:
bwutil = 0.000450 
total_CMD = 1148126 
util_bw = 517 
Wasted_Col = 486 
Wasted_Row = 24 
Idle = 1147099 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 18 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 444 
rwq = 0 
CCDLc_limit_alone = 444 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1148126 
n_nop = 1147603 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 501 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 267 
total_req = 517 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 517 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000450 
Either_Row_CoL_Bus_Util = 0.000456 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001738 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00173849
Memory Partition 30: 
Cache L2_bank_060:
MSHR contents

Cache L2_bank_061:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[30]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1148126 n_nop=1147610 n_act=4 n_pre=2 n_ref_event=0 n_req=268 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=494 bw_util=0.0004442
n_activity=1281 dram_eff=0.3981
bk0: 8a 1147729i bk1: 8a 1147766i bk2: 0a 1148126i bk3: 0a 1148126i bk4: 0a 1148126i bk5: 0a 1148126i bk6: 0a 1148126i bk7: 0a 1148126i bk8: 0a 1148126i bk9: 0a 1148126i bk10: 0a 1148126i bk11: 0a 1148126i bk12: 0a 1148126i bk13: 0a 1148126i bk14: 0a 1148126i bk15: 0a 1148126i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985075
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.992063
Bank_Level_Parallism = 1.066597
Bank_Level_Parallism_Col = 1.068596
Bank_Level_Parallism_Ready = 1.009804
write_to_read_ratio_blp_rw_average = 0.944266
GrpLevelPara = 1.068596 

BW Util details:
bwutil = 0.000444 
total_CMD = 1148126 
util_bw = 510 
Wasted_Col = 427 
Wasted_Row = 24 
Idle = 1147165 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 18 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 385 
rwq = 0 
CCDLc_limit_alone = 385 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1148126 
n_nop = 1147610 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 494 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 268 
total_req = 510 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 510 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000444 
Either_Row_CoL_Bus_Util = 0.000449 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001738 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00173761
Memory Partition 31: 
Cache L2_bank_062:
MSHR contents

Cache L2_bank_063:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[31]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1148126 n_nop=1147540 n_act=4 n_pre=2 n_ref_event=0 n_req=270 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=564 bw_util=0.0005052
n_activity=1244 dram_eff=0.4662
bk0: 8a 1147717i bk1: 8a 1147640i bk2: 0a 1148126i bk3: 0a 1148126i bk4: 0a 1148126i bk5: 0a 1148126i bk6: 0a 1148126i bk7: 0a 1148126i bk8: 0a 1148126i bk9: 0a 1148126i bk10: 0a 1148126i bk11: 0a 1148126i bk12: 0a 1148126i bk13: 0a 1148126i bk14: 0a 1148126i bk15: 0a 1148126i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985185
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.992126
Bank_Level_Parallism = 1.188776
Bank_Level_Parallism_Col = 1.194328
Bank_Level_Parallism_Ready = 1.013793
write_to_read_ratio_blp_rw_average = 0.945378
GrpLevelPara = 1.194328 

BW Util details:
bwutil = 0.000505 
total_CMD = 1148126 
util_bw = 580 
Wasted_Col = 376 
Wasted_Row = 24 
Idle = 1147146 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 18 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 334 
rwq = 0 
CCDLc_limit_alone = 334 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1148126 
n_nop = 1147540 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 564 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 270 
total_req = 580 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 580 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000505 
Either_Row_CoL_Bus_Util = 0.000510 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002177 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00217659

========= L2 cache stats =========
L2_cache_bank[0]: Access = 1460, Miss = 8, Miss_rate = 0.005, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[1]: Access = 302, Miss = 8, Miss_rate = 0.026, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[2]: Access = 458, Miss = 20, Miss_rate = 0.044, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[3]: Access = 302, Miss = 8, Miss_rate = 0.026, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[4]: Access = 453, Miss = 24, Miss_rate = 0.053, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[5]: Access = 302, Miss = 8, Miss_rate = 0.026, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[6]: Access = 445, Miss = 16, Miss_rate = 0.036, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[7]: Access = 302, Miss = 8, Miss_rate = 0.026, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[8]: Access = 445, Miss = 16, Miss_rate = 0.036, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[9]: Access = 303, Miss = 8, Miss_rate = 0.026, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[10]: Access = 447, Miss = 18, Miss_rate = 0.040, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[11]: Access = 303, Miss = 8, Miss_rate = 0.026, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[12]: Access = 445, Miss = 16, Miss_rate = 0.036, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[13]: Access = 302, Miss = 8, Miss_rate = 0.026, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[14]: Access = 459, Miss = 30, Miss_rate = 0.065, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[15]: Access = 302, Miss = 8, Miss_rate = 0.026, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[16]: Access = 452, Miss = 22, Miss_rate = 0.049, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[17]: Access = 302, Miss = 8, Miss_rate = 0.026, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[18]: Access = 446, Miss = 16, Miss_rate = 0.036, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[19]: Access = 302, Miss = 8, Miss_rate = 0.026, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[20]: Access = 451, Miss = 21, Miss_rate = 0.047, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[21]: Access = 302, Miss = 8, Miss_rate = 0.026, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[22]: Access = 467, Miss = 38, Miss_rate = 0.081, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[23]: Access = 302, Miss = 8, Miss_rate = 0.026, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[24]: Access = 455, Miss = 26, Miss_rate = 0.057, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[25]: Access = 302, Miss = 8, Miss_rate = 0.026, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[26]: Access = 454, Miss = 25, Miss_rate = 0.055, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[27]: Access = 303, Miss = 8, Miss_rate = 0.026, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[28]: Access = 456, Miss = 27, Miss_rate = 0.059, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[29]: Access = 303, Miss = 8, Miss_rate = 0.026, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[30]: Access = 447, Miss = 18, Miss_rate = 0.040, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[31]: Access = 302, Miss = 8, Miss_rate = 0.026, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[32]: Access = 319, Miss = 23, Miss_rate = 0.072, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[33]: Access = 302, Miss = 8, Miss_rate = 0.026, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[34]: Access = 309, Miss = 15, Miss_rate = 0.049, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[35]: Access = 302, Miss = 8, Miss_rate = 0.026, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[36]: Access = 303, Miss = 8, Miss_rate = 0.026, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[37]: Access = 302, Miss = 8, Miss_rate = 0.026, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[38]: Access = 303, Miss = 8, Miss_rate = 0.026, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[39]: Access = 302, Miss = 8, Miss_rate = 0.026, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[40]: Access = 302, Miss = 8, Miss_rate = 0.026, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[41]: Access = 302, Miss = 8, Miss_rate = 0.026, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[42]: Access = 302, Miss = 8, Miss_rate = 0.026, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[43]: Access = 302, Miss = 8, Miss_rate = 0.026, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[44]: Access = 302, Miss = 8, Miss_rate = 0.026, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[45]: Access = 303, Miss = 8, Miss_rate = 0.026, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[46]: Access = 302, Miss = 8, Miss_rate = 0.026, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[47]: Access = 303, Miss = 8, Miss_rate = 0.026, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[48]: Access = 302, Miss = 8, Miss_rate = 0.026, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[49]: Access = 302, Miss = 8, Miss_rate = 0.026, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[50]: Access = 302, Miss = 8, Miss_rate = 0.026, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[51]: Access = 302, Miss = 8, Miss_rate = 0.026, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[52]: Access = 302, Miss = 8, Miss_rate = 0.026, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[53]: Access = 302, Miss = 8, Miss_rate = 0.026, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[54]: Access = 303, Miss = 8, Miss_rate = 0.026, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[55]: Access = 302, Miss = 8, Miss_rate = 0.026, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[56]: Access = 303, Miss = 8, Miss_rate = 0.026, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[57]: Access = 302, Miss = 8, Miss_rate = 0.026, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[58]: Access = 302, Miss = 8, Miss_rate = 0.026, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[59]: Access = 302, Miss = 8, Miss_rate = 0.026, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[60]: Access = 302, Miss = 8, Miss_rate = 0.026, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[61]: Access = 302, Miss = 8, Miss_rate = 0.026, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[62]: Access = 302, Miss = 8, Miss_rate = 0.026, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[63]: Access = 303, Miss = 8, Miss_rate = 0.026, Pending_hits = 24, Reservation_fails = 0
L2_total_cache_accesses = 22771
L2_total_cache_misses = 747
L2_total_cache_miss_rate = 0.0328
L2_total_cache_pending_hits = 1536
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 2048
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1536
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 128
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 384
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 18440
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 33
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 202
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 4096
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 18675
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=25331
icnt_total_pkts_simt_to_mem=25331
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 25331
Req_Network_cycles = 1529034
Req_Network_injected_packets_per_cycle =       0.0166 
Req_Network_conflicts_per_cycle =       0.0043
Req_Network_conflicts_per_cycle_util =       0.7102
Req_Bank_Level_Parallism =       2.7444
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0015
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0003

Reply_Network_injected_packets_num = 25331
Reply_Network_cycles = 1529034
Reply_Network_injected_packets_per_cycle =        0.0166
Reply_Network_conflicts_per_cycle =        0.1167
Reply_Network_conflicts_per_cycle_util =      18.1960
Reply_Bank_Level_Parallism =       2.5835
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0149
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0002
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 23 min, 45 sec (5025 sec)
gpgpu_simulation_rate = 55078 (inst/sec)
gpgpu_simulation_rate = 304 (cycle/sec)
gpgpu_silicon_slowdown = 3723684x
GPGPU-Sim: detected inactive GPU simulation thread
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc06bb4138..
GPGPU-Sim PTX: Setting up arguments for 32 bytes starting at 0x7ffc06bb41f0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc06bb4128..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc06bb4120..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc06bb4118..
GPGPU-Sim PTX: Setting up arguments for 1 bytes starting at 0x7ffc06bb4114..

GPGPU-Sim PTX: cudaLaunch for 0x0x412913 (mode=performance simulation) on stream 1
GPGPU-Sim PTX: PDOM analysis already done for _Z14progpow_searchm8hash32_tmPK5dag_tP14search_resultsb 
GPGPU-Sim PTX: pushing kernel '_Z14progpow_searchm8hash32_tmPK5dag_tP14search_resultsb' to stream 1, gridDim= (4,1,1) blockDim = (256,1,1) 
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim API:    stream 1 has 1 operations
GPGPU-Sim API:       0 :  stream operation kernel
GPGPU-Sim uArch: Shader 4 bind to kernel 2 '_Z14progpow_searchm8hash32_tmPK5dag_tP14search_resultsb'
GPGPU-Sim: Reconfigure L1 cache to 112KB
GPGPU-Sim uArch: Shader 5 bind to kernel 2 '_Z14progpow_searchm8hash32_tmPK5dag_tP14search_resultsb'
GPGPU-Sim uArch: Shader 6 bind to kernel 2 '_Z14progpow_searchm8hash32_tmPK5dag_tP14search_resultsb'
GPGPU-Sim uArch: Shader 7 bind to kernel 2 '_Z14progpow_searchm8hash32_tmPK5dag_tP14search_resultsb'
Destroy streams for kernel 2: size 0
kernel_name = _Z14progpow_searchm8hash32_tmPK5dag_tP14search_resultsb 
kernel_launch_uid = 2 
gpu_sim_cycle = 1528605
gpu_sim_insn = 276768904
gpu_ipc =     181.0598
gpu_tot_sim_cycle = 3057639
gpu_tot_sim_insn = 553537808
gpu_tot_ipc =     181.0344
gpu_tot_issued_cta = 8
gpu_occupancy = 12.4923% 
gpu_tot_occupancy = 12.4923% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.0166
partiton_level_parallism_total  =       0.0166
partiton_level_parallism_util =       2.7390
partiton_level_parallism_util_total  =       2.7417
L2_BW  =       0.6003 GB/Sec
L2_BW_total  =       0.6002 GB/Sec
gpu_total_sim_rate=54822

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 68665, Miss = 3033, Miss_rate = 0.044, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 68673, Miss = 3105, Miss_rate = 0.045, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 68670, Miss = 3134, Miss_rate = 0.046, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 68659, Miss = 3091, Miss_rate = 0.045, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 68660, Miss = 3092, Miss_rate = 0.045, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 68665, Miss = 3033, Miss_rate = 0.044, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 68674, Miss = 3106, Miss_rate = 0.045, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 68670, Miss = 3134, Miss_rate = 0.046, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[30]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[31]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[32]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[33]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[34]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[35]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[36]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[37]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[38]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[39]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[40]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[41]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[42]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[43]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[44]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[45]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[46]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[47]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[48]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[49]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[50]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[51]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[52]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[53]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[54]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[55]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[56]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[57]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[58]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[59]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[60]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[61]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[62]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[63]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[64]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[65]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[66]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[67]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[68]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[69]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[70]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[71]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[72]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[73]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[74]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[75]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[76]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[77]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[78]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[79]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 549336
	L1D_total_cache_misses = 24728
	L1D_total_cache_miss_rate = 0.0450
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.043
	L1D_cache_fill_port_util = 0.001
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 524288
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 6142
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 2
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 320
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 18584
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 530432
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 18904

Total_core_cache_fail_stats:
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
267388, 267352, 267352, 267352, 267352, 267352, 267352, 267352, 
gpgpu_n_tot_thrd_icount = 553837568
gpgpu_n_tot_w_icount = 17307424
gpgpu_n_stall_shd_mem = 1503032
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 8192
gpgpu_n_mem_write_global = 42472
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 2109440
gpgpu_n_store_insn = 41008
gpgpu_n_shmem_insn = 23101440
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 12288
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 995328
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 482824
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 24880
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:108087	W0_Idle:123663	W0_Scoreboard:31415702	W1:288	W2:8192	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:17102336
single_issue_nums: WS0:4277920	WS1:4277632	WS2:4277632	WS3:4277632	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 49152 {8:6144,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 944704 {8:23568,40:18904,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 81920 {40:2048,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 245760 {40:6144,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 339776 {8:42472,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 81920 {40:2048,}
maxmflatency = 1121 
max_icnt2mem_latency = 357 
maxmrqlatency = 118 
max_icnt2sh_latency = 781 
averagemflatency = 319 
avg_icnt2mem_latency = 24 
avg_mrq_latency = 13 
avg_icnt2sh_latency = 64 
mrq_lat_table:2715 	2464 	2810 	4002 	4963 	1736 	32 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	28127 	15889 	6624 	24 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	16273 	5277 	2709 	21157 	2584 	424 	1934 	306 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	14826 	2720 	3366 	5302 	7978 	8560 	5334 	2150 	428 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	21 	22 	9 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:       162         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:   1517043   1515904         0         0   1522345   1522267         0         0         0         0         0         0         0         0         0         0 
dram[1]:   1517066   1515930         0         0   1522337   1522265         0         0         0         0         0         0         0         0         0         0 
dram[2]:   1517316   1516188         0         0   1522330   1522262         0         0         0         0         0         0         0         0         0         0 
dram[3]:   1517341   1516212         0         0   1522322   1522253         0         0         0         0         0         0         0         0         0         0 
dram[4]:   1517435   1516113         0         0   1522321   1522252         0         0         0         0         0         0         0         0         0         0 
dram[5]:   1517460   1516136         0         0   1522501   1522248         0         0         0         0         0         0         0         0         0         0 
dram[6]:   1517365   1516044         0         0   1522493   1522240         0         0         0         0         0         0         0         0         0         0 
dram[7]:   1517386   1516064         0         0   1522486   1522233         0         0         0         0         0         0         0         0         0         0 
dram[8]:   1517409   1515977         0         0   1522478   1522225         0         0         0         0         0         0         0         0         0         0 
dram[9]:   1517434   1516250         0         0   1522522   1522224         0         0         0         0         0         0         0         0         0         0 
dram[10]:   1517172   1515987         0         0   1522521   1522469         0         0         0         0         0         0         0         0         0         0 
dram[11]:   1517197   1516008         0         0   1522517   1522461         0         0         0         0         0         0         0         0         0         0 
dram[12]:   1517221   1516029         0         0   1522513   1522454         0         0         0         0         0         0         0         0         0         0 
dram[13]:   1517249   1515731         0         0   1522509   1522446         0         0         0         0         0         0         0         0         0         0 
dram[14]:   1517376   1515809         0         0   1522509   1522121         0         0         0         0         0         0         0         0         0         0 
dram[15]:   1517396   1515832         0         0   1522546   1522113         0         0         0         0         0         0         0         0         0         0 
dram[16]:   1516786   1515202         0         0   1522538   1522105         0         0         0         0         0         0         0         0         0         0 
dram[17]:   1516810   1515229         0         0   1522707   1522100         0         0         0         0         0         0         0         0         0         0 
dram[18]:   1516743   1515780         0         0   1522790   1522096         0         0         0         0         0         0         0         0         0         0 
dram[19]:   1516763   1515806         0         0   1522342   1522413         0         0         0         0         0         0         0         0         0         0 
dram[20]:   1516670   1515709         0         0   1522334   1522410         0         0         0         0         0         0         0         0         0         0 
dram[21]:   1516690   1515739         0         0   1522329   1522409         0         0         0         0         0         0         0         0         0         0 
dram[22]:   1516599   1515649         0         0   1522321   1522406         0         0         0         0         0         0         0         0         0         0 
dram[23]:   1516655   1515675         0         0   1522285   1522405         0         0         0         0         0         0         0         0         0         0 
dram[24]:   1516571   1515589         0         0   1522283   1522401         0         0         0         0         0         0         0         0         0         0 
dram[25]:   1516598   1515613         0         0   1522282   1522398         0         0         0         0         0         0         0         0         0         0 
dram[26]:   1516337   1515354         0         0   1522279   1522397         0         0         0         0         0         0         0         0         0         0 
dram[27]:   1516365   1515380         0         0   1522278   1522394         0         0         0         0         0         0         0         0         0         0 
dram[28]:   1516390   1515406         0         0   1522275   1522393         0         0         0         0         0         0         0         0         0         0 
dram[29]:   1516417   1515430         0         0   1522274   1522390         0         0         0         0         0         0         0         0         0         0 
dram[30]:   1516501   1515514         0         0   1522271   1522386         0         0         0         0         0         0         0         0         0         0 
dram[31]:   1516527   1515535         0         0   1522269   1522382         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]: 99.500000 66.500000      -nan      -nan 128.000000 126.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]: 30.142857 68.000000      -nan      -nan 191.000000 125.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]: 100.000000 68.000000      -nan      -nan 192.000000 128.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]: 100.000000 67.500000      -nan      -nan 192.000000 127.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]: 98.500000 66.000000      -nan      -nan 192.000000 126.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]: 98.500000 64.500000      -nan      -nan 191.000000 125.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]: 98.000000 64.500000      -nan      -nan 188.000000 122.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]: 98.500000 65.000000      -nan      -nan 189.000000 121.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]: 98.000000 67.000000      -nan      -nan 188.000000 122.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]: 98.500000 68.000000      -nan      -nan 189.000000 126.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]: 98.000000 68.000000      -nan      -nan 188.000000 128.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]: 98.000000 68.000000      -nan      -nan 188.000000 128.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]: 98.500000 68.000000      -nan      -nan 189.000000 128.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]: 99.500000 68.000000      -nan      -nan 188.000000 128.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]: 100.000000 68.000000      -nan      -nan 191.000000 128.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]: 100.000000 68.000000      -nan      -nan 192.000000 128.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[16]: 68.500000 68.000000      -nan      -nan 192.000000 128.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[17]: 68.000000 68.000000      -nan      -nan 129.000000 128.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[18]: 67.000000 67.500000      -nan      -nan 128.000000 128.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[19]: 66.500000 67.000000      -nan      -nan 127.000000 126.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[20]: 67.000000 67.000000      -nan      -nan 126.000000 125.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[21]: 67.000000 67.000000      -nan      -nan 125.000000 127.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[22]: 67.000000 67.000000      -nan      -nan 127.000000 126.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[23]: 67.000000 66.500000      -nan      -nan 125.000000 125.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[24]: 67.000000 67.000000      -nan      -nan 126.000000 126.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[25]: 67.500000 67.500000      -nan      -nan 127.000000 126.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[26]: 67.000000 66.500000      -nan      -nan 126.000000 126.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[27]: 67.000000 67.000000      -nan      -nan 126.000000 126.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[28]: 67.000000 67.000000      -nan      -nan 126.000000 126.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[29]: 66.500000 67.000000      -nan      -nan 126.000000 126.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[30]: 67.500000 66.500000      -nan      -nan 125.000000 126.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[31]: 67.000000 68.000000      -nan      -nan 127.000000 125.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 18722/197 = 95.035530
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 512
min_bank_accesses = 0!
chip skew: 16/16 = 1.00
number of total write accesses:
dram[0]:       440       257         0         0       296       274         0         0         0         0         0         0         0         0         0         0 
dram[1]:       455       323         0         0       440       257         0         0         0         0         0         0         0         0         0         0 
dram[2]:       447       332         0         0       444       322         0         0         0         0         0         0         0         0         0         0 
dram[3]:       444       358         0         0       444       336         0         0         0         0         0         0         0         0         0         0 
dram[4]:       416       335         0         0       444       343         0         0         0         0         0         0         0         0         0         0 
dram[5]:       406       280         0         0       420       312         0         0         0         0         0         0         0         0         0         0 
dram[6]:       418       280         0         0       402       287         0         0         0         0         0         0         0         0         0         0 
dram[7]:       420       284         0         0       414       280         0         0         0         0         0         0         0         0         0         0 
dram[8]:       426       297         0         0       412       284         0         0         0         0         0         0         0         0         0         0 
dram[9]:       432       296         0         0       424       297         0         0         0         0         0         0         0         0         0         0 
dram[10]:       434       296         0         0       430       315         0         0         0         0         0         0         0         0         0         0 
dram[11]:       430       296         0         0       434       330         0         0         0         0         0         0         0         0         0         0 
dram[12]:       436       296         0         0       432       330         0         0         0         0         0         0         0         0         0         0 
dram[13]:       465       296         0         0       434       330         0         0         0         0         0         0         0         0         0         0 
dram[14]:       468       340         0         0       465       328         0         0         0         0         0         0         0         0         0         0 
dram[15]:       444       344         0         0       468       318         0         0         0         0         0         0         0         0         0         0 
dram[16]:       297       348         0         0       444       302         0         0         0         0         0         0         0         0         0         0 
dram[17]:       296       342         0         0       297       302         0         0         0         0         0         0         0         0         0         0 
dram[18]:       269       336         0         0       299       306         0         0         0         0         0         0         0         0         0         0 
dram[19]:       248       267         0         0       271       258         0         0         0         0         0         0         0         0         0         0 
dram[20]:       257       268         0         0       248       244         0         0         0         0         0         0         0         0         0         0 
dram[21]:       269       251         0         0       269       243         0         0         0         0         0         0         0         0         0         0 
dram[22]:       267       263         0         0       268       245         0         0         0         0         0         0         0         0         0         0 
dram[23]:       267       261         0         0       266       233         0         0         0         0         0         0         0         0         0         0 
dram[24]:       275       202         0         0       282       223         0         0         0         0         0         0         0         0         0         0 
dram[25]:       288       219         0         0       287       194         0         0         0         0         0         0         0         0         0         0 
dram[26]:       261       208         0         0       266       188         0         0         0         0         0         0         0         0         0         0 
dram[27]:       268       252         0         0       270       195         0         0         0         0         0         0         0         0         0         0 
dram[28]:       269       255         0         0       270       223         0         0         0         0         0         0         0         0         0         0 
dram[29]:       263       238         0         0       271       247         0         0         0         0         0         0         0         0         0         0 
dram[30]:       260       234         0         0       263       241         0         0         0         0         0         0         0         0         0         0 
dram[31]:       271       293         0         0       260       238         0         0         0         0         0         0         0         0         0         0 
total dram writes = 40612
min_bank_accesses = 0!
chip skew: 1601/923 = 1.73
average mf latency per bank:
dram[0]:        934       590    none      none         200       205    none      none      none      none      none      none      none      none      none      none  
dram[1]:        487       471    none      none         705       248    none      none      none      none      none      none      none      none      none      none  
dram[2]:        461       459    none      none         252       245    none      none      none      none      none      none      none      none      none      none  
dram[3]:        460       413    none      none         263       217    none      none      none      none      none      none      none      none      none      none  
dram[4]:        522       447    none      none         228       239    none      none      none      none      none      none      none      none      none      none  
dram[5]:        458       547    none      none         333       203    none      none      none      none      none      none      none      none      none      none  
dram[6]:        503       554    none      none         336       293    none      none      none      none      none      none      none      none      none      none  
dram[7]:        471       526    none      none         288       245    none      none      none      none      none      none      none      none      none      none  
dram[8]:        434       508    none      none         263       250    none      none      none      none      none      none      none      none      none      none  
dram[9]:        412       521    none      none         215       307    none      none      none      none      none      none      none      none      none      none  
dram[10]:        462       522    none      none         216       243    none      none      none      none      none      none      none      none      none      none  
dram[11]:        460       490    none      none         204       200    none      none      none      none      none      none      none      none      none      none  
dram[12]:        429       496    none      none         204       196    none      none      none      none      none      none      none      none      none      none  
dram[13]:        423       538    none      none         203       192    none      none      none      none      none      none      none      none      none      none  
dram[14]:        571       437    none      none         276       199    none      none      none      none      none      none      none      none      none      none  
dram[15]:        590       420    none      none         433       194    none      none      none      none      none      none      none      none      none      none  
dram[16]:        541       418    none      none         401       207    none      none      none      none      none      none      none      none      none      none  
dram[17]:        511       409    none      none         307       203    none      none      none      none      none      none      none      none      none      none  
dram[18]:        556       434    none      none         232       188    none      none      none      none      none      none      none      none      none      none  
dram[19]:        595       534    none      none         253       232    none      none      none      none      none      none      none      none      none      none  
dram[20]:        568       553    none      none         243       255    none      none      none      none      none      none      none      none      none      none  
dram[21]:        542       588    none      none         248       267    none      none      none      none      none      none      none      none      none      none  
dram[22]:        527       555    none      none         230       263    none      none      none      none      none      none      none      none      none      none  
dram[23]:        533       564    none      none         207       285    none      none      none      none      none      none      none      none      none      none  
dram[24]:        528       707    none      none         208       260    none      none      none      none      none      none      none      none      none      none  
dram[25]:        494       648    none      none         205       334    none      none      none      none      none      none      none      none      none      none  
dram[26]:        555       678    none      none         218       345    none      none      none      none      none      none      none      none      none      none  
dram[27]:        526       617    none      none         208       321    none      none      none      none      none      none      none      none      none      none  
dram[28]:        530       660    none      none         216       389    none      none      none      none      none      none      none      none      none      none  
dram[29]:        547       739    none      none         221       357    none      none      none      none      none      none      none      none      none      none  
dram[30]:        549       630    none      none         232       429    none      none      none      none      none      none      none      none      none      none  
dram[31]:        517       497    none      none         225       280    none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:       1087       902         0         0       347       322         0         0         0         0         0         0         0         0         0         0
dram[1]:        975      1044         0         0       569       464         0         0         0         0         0         0         0         0         0         0
dram[2]:        898      1070         0         0       577       532         0         0         0         0         0         0         0         0         0         0
dram[3]:        922      1047         0         0       602       487         0         0         0         0         0         0         0         0         0         0
dram[4]:       1002      1049         0         0       431       579         0         0         0         0         0         0         0         0         0         0
dram[5]:       1025      1037         0         0       730       450         0         0         0         0         0         0         0         0         0         0
dram[6]:       1007      1052         0         0       648       563         0         0         0         0         0         0         0         0         0         0
dram[7]:        986      1004         0         0       535       511         0         0         0         0         0         0         0         0         0         0
dram[8]:        904      1006         0         0       453       519         0         0         0         0         0         0         0         0         0         0
dram[9]:        884      1121         0         0       319       627         0         0         0         0         0         0         0         0         0         0
dram[10]:        857       984         0         0       389       535         0         0         0         0         0         0         0         0         0         0
dram[11]:        869       989         0         0       343       450         0         0         0         0         0         0         0         0         0         0
dram[12]:        872       928         0         0       319       430         0         0         0         0         0         0         0         0         0         0
dram[13]:        889       930         0         0       333       408         0         0         0         0         0         0         0         0         0         0
dram[14]:        977       905         0         0       570       407         0         0         0         0         0         0         0         0         0         0
dram[15]:       1036       924         0         0       966       353         0         0         0         0         0         0         0         0         0         0
dram[16]:       1018       946         0         0       929       361         0         0         0         0         0         0         0         0         0         0
dram[17]:       1068       948         0         0       640       365         0         0         0         0         0         0         0         0         0         0
dram[18]:        947       903         0         0       459       313         0         0         0         0         0         0         0         0         0         0
dram[19]:        976       846         0         0       446       378         0         0         0         0         0         0         0         0         0         0
dram[20]:        952       858         0         0       415       368         0         0         0         0         0         0         0         0         0         0
dram[21]:        999       883         0         0       477       387         0         0         0         0         0         0         0         0         0         0
dram[22]:        955       862         0         0       433       394         0         0         0         0         0         0         0         0         0         0
dram[23]:        832       865         0         0       301       382         0         0         0         0         0         0         0         0         0         0
dram[24]:        812       837         0         0       337       329         0         0         0         0         0         0         0         0         0         0
dram[25]:        808       859         0         0       353       370         0         0         0         0         0         0         0         0         0         0
dram[26]:        806       845         0         0       327       346         0         0         0         0         0         0         0         0         0         0
dram[27]:        888       844         0         0       333       350         0         0         0         0         0         0         0         0         0         0
dram[28]:        890       980         0         0       350       471         0         0         0         0         0         0         0         0         0         0
dram[29]:        923      1011         0         0       368       484         0         0         0         0         0         0         0         0         0         0
dram[30]:        900      1058         0         0       372       556         0         0         0         0         0         0         0         0         0         0
dram[31]:        902       931         0         0       356       500         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2295930 n_nop=2294639 n_act=6 n_pre=2 n_ref_event=0 n_req=586 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=1267 bw_util=0.0005588
n_activity=2717 dram_eff=0.4722
bk0: 8a 2295224i bk1: 8a 2295532i bk2: 0a 2295930i bk3: 0a 2295930i bk4: 0a 2295475i bk5: 0a 2295541i bk6: 0a 2295930i bk7: 0a 2295930i bk8: 0a 2295930i bk9: 0a 2295930i bk10: 0a 2295930i bk11: 0a 2295930i bk12: 0a 2295930i bk13: 0a 2295930i bk14: 0a 2295930i bk15: 0a 2295930i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.989761
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.992982
Bank_Level_Parallism = 1.160256
Bank_Level_Parallism_Col = 1.162488
Bank_Level_Parallism_Ready = 1.005456
write_to_read_ratio_blp_rw_average = 0.975859
GrpLevelPara = 1.162488 

BW Util details:
bwutil = 0.000559 
total_CMD = 2295930 
util_bw = 1283 
Wasted_Col = 877 
Wasted_Row = 24 
Idle = 2293746 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 36 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 817 
rwq = 0 
CCDLc_limit_alone = 817 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2295930 
n_nop = 2294639 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 1267 
n_act = 6 
n_pre = 2 
n_ref = 0 
n_req = 586 
total_req = 1283 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 1283 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000559 
Either_Row_CoL_Bus_Util = 0.000562 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002695 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.00269477
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2295930 n_nop=2294421 n_act=11 n_pre=7 n_ref_event=0 n_req=663 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=1475 bw_util=0.0006494
n_activity=3305 dram_eff=0.4511
bk0: 8a 2295097i bk1: 8a 2295401i bk2: 0a 2295930i bk3: 0a 2295930i bk4: 0a 2295255i bk5: 0a 2295563i bk6: 0a 2295930i bk7: 0a 2295930i bk8: 0a 2295930i bk9: 0a 2295930i bk10: 0a 2295930i bk11: 0a 2295930i bk12: 0a 2295930i bk13: 0a 2295930i bk14: 0a 2295930i bk15: 0a 2295930i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983409
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.986090
Bank_Level_Parallism = 1.139725
Bank_Level_Parallism_Col = 1.134100
Bank_Level_Parallism_Ready = 1.009390
write_to_read_ratio_blp_rw_average = 0.980077
GrpLevelPara = 1.133333 

BW Util details:
bwutil = 0.000649 
total_CMD = 2295930 
util_bw = 1491 
Wasted_Col = 1128 
Wasted_Row = 72 
Idle = 2293239 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 74 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1038 
rwq = 0 
CCDLc_limit_alone = 1038 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2295930 
n_nop = 2294421 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 1475 
n_act = 11 
n_pre = 7 
n_ref = 0 
n_req = 663 
total_req = 1491 

Dual Bus Interface Util: 
issued_total_row = 18 
issued_total_col = 1491 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000649 
Either_Row_CoL_Bus_Util = 0.000657 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.003473 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.00347267
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2295930 n_nop=2294361 n_act=6 n_pre=2 n_ref_event=0 n_req=656 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=1545 bw_util=0.0006799
n_activity=3333 dram_eff=0.4683
bk0: 8a 2295217i bk1: 8a 2295376i bk2: 0a 2295930i bk3: 0a 2295930i bk4: 0a 2295249i bk5: 0a 2295440i bk6: 0a 2295930i bk7: 0a 2295930i bk8: 0a 2295930i bk9: 0a 2295930i bk10: 0a 2295930i bk11: 0a 2295930i bk12: 0a 2295930i bk13: 0a 2295930i bk14: 0a 2295930i bk15: 0a 2295930i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.990854
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.993750
Bank_Level_Parallism = 1.106581
Bank_Level_Parallism_Col = 1.107737
Bank_Level_Parallism_Ready = 1.006406
write_to_read_ratio_blp_rw_average = 0.981200
GrpLevelPara = 1.107737 

BW Util details:
bwutil = 0.000680 
total_CMD = 2295930 
util_bw = 1561 
Wasted_Col = 1211 
Wasted_Row = 24 
Idle = 2293134 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 36 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1151 
rwq = 0 
CCDLc_limit_alone = 1151 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2295930 
n_nop = 2294361 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 1545 
n_act = 6 
n_pre = 2 
n_ref = 0 
n_req = 656 
total_req = 1561 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 1561 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000680 
Either_Row_CoL_Bus_Util = 0.000683 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.003317 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.00331717
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2295930 n_nop=2294325 n_act=6 n_pre=2 n_ref_event=0 n_req=654 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=1582 bw_util=0.000696
n_activity=3530 dram_eff=0.4527
bk0: 8a 2295226i bk1: 8a 2295327i bk2: 0a 2295930i bk3: 0a 2295930i bk4: 0a 2295258i bk5: 0a 2295406i bk6: 0a 2295930i bk7: 0a 2295930i bk8: 0a 2295930i bk9: 0a 2295930i bk10: 0a 2295930i bk11: 0a 2295930i bk12: 0a 2295930i bk13: 0a 2295930i bk14: 0a 2295930i bk15: 0a 2295930i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.990826
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.993730
Bank_Level_Parallism = 1.071259
Bank_Level_Parallism_Col = 1.069425
Bank_Level_Parallism_Ready = 1.008761
write_to_read_ratio_blp_rw_average = 0.982216
GrpLevelPara = 1.069425 

BW Util details:
bwutil = 0.000696 
total_CMD = 2295930 
util_bw = 1598 
Wasted_Col = 1332 
Wasted_Row = 17 
Idle = 2292983 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 36 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1272 
rwq = 0 
CCDLc_limit_alone = 1272 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2295930 
n_nop = 2294325 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 1582 
n_act = 6 
n_pre = 2 
n_ref = 0 
n_req = 654 
total_req = 1598 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 1598 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000696 
Either_Row_CoL_Bus_Util = 0.000699 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000623 
queue_avg = 0.003043 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.00304321
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2295930 n_nop=2294370 n_act=6 n_pre=2 n_ref_event=0 n_req=647 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=1538 bw_util=0.0006768
n_activity=3414 dram_eff=0.4552
bk0: 8a 2295287i bk1: 8a 2295369i bk2: 0a 2295930i bk3: 0a 2295930i bk4: 0a 2295258i bk5: 0a 2295388i bk6: 0a 2295930i bk7: 0a 2295930i bk8: 0a 2295930i bk9: 0a 2295930i bk10: 0a 2295930i bk11: 0a 2295930i bk12: 0a 2295930i bk13: 0a 2295930i bk14: 0a 2295930i bk15: 0a 2295930i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.990726
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.993661
Bank_Level_Parallism = 1.089584
Bank_Level_Parallism_Col = 1.085479
Bank_Level_Parallism_Ready = 1.006435
write_to_read_ratio_blp_rw_average = 0.981402
GrpLevelPara = 1.085479 

BW Util details:
bwutil = 0.000677 
total_CMD = 2295930 
util_bw = 1554 
Wasted_Col = 1247 
Wasted_Row = 12 
Idle = 2293117 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 31 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1196 
rwq = 0 
CCDLc_limit_alone = 1196 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2295930 
n_nop = 2294370 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 1538 
n_act = 6 
n_pre = 2 
n_ref = 0 
n_req = 647 
total_req = 1554 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 1554 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000677 
Either_Row_CoL_Bus_Util = 0.000679 
Issued_on_Two_Bus_Simul_Util = 0.000001 
issued_two_Eff = 0.001282 
queue_avg = 0.002726 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.00272569
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2295930 n_nop=2294488 n_act=6 n_pre=2 n_ref_event=0 n_req=642 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=1418 bw_util=0.0006246
n_activity=3162 dram_eff=0.4535
bk0: 8a 2295312i bk1: 8a 2295463i bk2: 0a 2295930i bk3: 0a 2295930i bk4: 0a 2295315i bk5: 0a 2295447i bk6: 0a 2295930i bk7: 0a 2295930i bk8: 0a 2295930i bk9: 0a 2295930i bk10: 0a 2295930i bk11: 0a 2295930i bk12: 0a 2295930i bk13: 0a 2295930i bk14: 0a 2295930i bk15: 0a 2295930i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.990654
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.993610
Bank_Level_Parallism = 1.086538
Bank_Level_Parallism_Col = 1.082075
Bank_Level_Parallism_Ready = 1.009763
write_to_read_ratio_blp_rw_average = 0.979868
GrpLevelPara = 1.082075 

BW Util details:
bwutil = 0.000625 
total_CMD = 2295930 
util_bw = 1434 
Wasted_Col = 1154 
Wasted_Row = 12 
Idle = 2293330 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 32 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1103 
rwq = 0 
CCDLc_limit_alone = 1103 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2295930 
n_nop = 2294488 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 1418 
n_act = 6 
n_pre = 2 
n_ref = 0 
n_req = 642 
total_req = 1434 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 1434 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000625 
Either_Row_CoL_Bus_Util = 0.000628 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002676 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.00267604
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2295930 n_nop=2294521 n_act=6 n_pre=2 n_ref_event=0 n_req=635 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=1387 bw_util=0.0006111
n_activity=3054 dram_eff=0.4594
bk0: 8a 2295283i bk1: 8a 2295464i bk2: 0a 2295930i bk3: 0a 2295930i bk4: 0a 2295345i bk5: 0a 2295487i bk6: 0a 2295930i bk7: 0a 2295930i bk8: 0a 2295930i bk9: 0a 2295930i bk10: 0a 2295930i bk11: 0a 2295930i bk12: 0a 2295930i bk13: 0a 2295930i bk14: 0a 2295930i bk15: 0a 2295930i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.990551
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.993538
Bank_Level_Parallism = 1.096367
Bank_Level_Parallism_Col = 1.091849
Bank_Level_Parallism_Ready = 1.009979
write_to_read_ratio_blp_rw_average = 0.979324
GrpLevelPara = 1.091849 

BW Util details:
bwutil = 0.000611 
total_CMD = 2295930 
util_bw = 1403 
Wasted_Col = 1117 
Wasted_Row = 12 
Idle = 2293398 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 31 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1066 
rwq = 0 
CCDLc_limit_alone = 1066 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2295930 
n_nop = 2294521 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 1387 
n_act = 6 
n_pre = 2 
n_ref = 0 
n_req = 635 
total_req = 1403 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 1403 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000611 
Either_Row_CoL_Bus_Util = 0.000614 
Issued_on_Two_Bus_Simul_Util = 0.000001 
issued_two_Eff = 0.001419 
queue_avg = 0.002653 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.00265339
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2295930 n_nop=2294508 n_act=6 n_pre=2 n_ref_event=0 n_req=637 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=1398 bw_util=0.0006159
n_activity=3075 dram_eff=0.4598
bk0: 8a 2295283i bk1: 8a 2295462i bk2: 0a 2295930i bk3: 0a 2295930i bk4: 0a 2295320i bk5: 0a 2295493i bk6: 0a 2295930i bk7: 0a 2295930i bk8: 0a 2295930i bk9: 0a 2295930i bk10: 0a 2295930i bk11: 0a 2295930i bk12: 0a 2295930i bk13: 0a 2295930i bk14: 0a 2295930i bk15: 0a 2295930i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.990581
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.993559
Bank_Level_Parallism = 1.095070
Bank_Level_Parallism_Col = 1.091447
Bank_Level_Parallism_Ready = 1.009194
write_to_read_ratio_blp_rw_average = 0.979503
GrpLevelPara = 1.091447 

BW Util details:
bwutil = 0.000616 
total_CMD = 2295930 
util_bw = 1414 
Wasted_Col = 1129 
Wasted_Row = 13 
Idle = 2293374 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 36 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1069 
rwq = 0 
CCDLc_limit_alone = 1069 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2295930 
n_nop = 2294508 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 1398 
n_act = 6 
n_pre = 2 
n_ref = 0 
n_req = 637 
total_req = 1414 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 1414 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000616 
Either_Row_CoL_Bus_Util = 0.000619 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002626 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.00262639
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2295930 n_nop=2294487 n_act=6 n_pre=2 n_ref_event=0 n_req=640 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=1419 bw_util=0.000625
n_activity=3019 dram_eff=0.4753
bk0: 8a 2295277i bk1: 8a 2295437i bk2: 0a 2295930i bk3: 0a 2295930i bk4: 0a 2295327i bk5: 0a 2295491i bk6: 0a 2295930i bk7: 0a 2295930i bk8: 0a 2295930i bk9: 0a 2295930i bk10: 0a 2295930i bk11: 0a 2295930i bk12: 0a 2295930i bk13: 0a 2295930i bk14: 0a 2295930i bk15: 0a 2295930i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.990625
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.993590
Bank_Level_Parallism = 1.148660
Bank_Level_Parallism_Col = 1.150493
Bank_Level_Parallism_Ready = 1.013937
write_to_read_ratio_blp_rw_average = 0.978618
GrpLevelPara = 1.150493 

BW Util details:
bwutil = 0.000625 
total_CMD = 2295930 
util_bw = 1435 
Wasted_Col = 1003 
Wasted_Row = 24 
Idle = 2293468 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 36 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 943 
rwq = 0 
CCDLc_limit_alone = 943 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2295930 
n_nop = 2294487 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 1419 
n_act = 6 
n_pre = 2 
n_ref = 0 
n_req = 640 
total_req = 1435 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 1435 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000625 
Either_Row_CoL_Bus_Util = 0.000629 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002361 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.0023607
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2295930 n_nop=2294457 n_act=6 n_pre=2 n_ref_event=0 n_req=648 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=1449 bw_util=0.0006381
n_activity=3090 dram_eff=0.4741
bk0: 8a 2295256i bk1: 8a 2295446i bk2: 0a 2295930i bk3: 0a 2295930i bk4: 0a 2295309i bk5: 0a 2295476i bk6: 0a 2295930i bk7: 0a 2295930i bk8: 0a 2295930i bk9: 0a 2295930i bk10: 0a 2295930i bk11: 0a 2295930i bk12: 0a 2295930i bk13: 0a 2295930i bk14: 0a 2295930i bk15: 0a 2295930i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.990741
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.993671
Bank_Level_Parallism = 1.136041
Bank_Level_Parallism_Col = 1.137670
Bank_Level_Parallism_Ready = 1.006826
write_to_read_ratio_blp_rw_average = 0.979250
GrpLevelPara = 1.137670 

BW Util details:
bwutil = 0.000638 
total_CMD = 2295930 
util_bw = 1465 
Wasted_Col = 1047 
Wasted_Row = 24 
Idle = 2293394 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 35 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 988 
rwq = 0 
CCDLc_limit_alone = 988 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2295930 
n_nop = 2294457 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 1449 
n_act = 6 
n_pre = 2 
n_ref = 0 
n_req = 648 
total_req = 1465 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 1465 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000638 
Either_Row_CoL_Bus_Util = 0.000642 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002315 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.00231453
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2295930 n_nop=2294432 n_act=6 n_pre=2 n_ref_event=0 n_req=648 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=1475 bw_util=0.0006494
n_activity=3131 dram_eff=0.4762
bk0: 8a 2295252i bk1: 8a 2295442i bk2: 0a 2295930i bk3: 0a 2295930i bk4: 0a 2295290i bk5: 0a 2295440i bk6: 0a 2295930i bk7: 0a 2295930i bk8: 0a 2295930i bk9: 0a 2295930i bk10: 0a 2295930i bk11: 0a 2295930i bk12: 0a 2295930i bk13: 0a 2295930i bk14: 0a 2295930i bk15: 0a 2295930i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.990741
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.993671
Bank_Level_Parallism = 1.131437
Bank_Level_Parallism_Col = 1.132530
Bank_Level_Parallism_Ready = 1.007378
write_to_read_ratio_blp_rw_average = 0.979790
GrpLevelPara = 1.132530 

BW Util details:
bwutil = 0.000649 
total_CMD = 2295930 
util_bw = 1491 
Wasted_Col = 1087 
Wasted_Row = 24 
Idle = 2293328 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 32 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1033 
rwq = 0 
CCDLc_limit_alone = 1033 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2295930 
n_nop = 2294432 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 1475 
n_act = 6 
n_pre = 2 
n_ref = 0 
n_req = 648 
total_req = 1491 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 1491 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000649 
Either_Row_CoL_Bus_Util = 0.000652 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000668 
queue_avg = 0.002425 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.00242516
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2295930 n_nop=2294416 n_act=6 n_pre=2 n_ref_event=0 n_req=648 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=1490 bw_util=0.0006559
n_activity=3170 dram_eff=0.4751
bk0: 8a 2295259i bk1: 8a 2295444i bk2: 0a 2295930i bk3: 0a 2295930i bk4: 0a 2295281i bk5: 0a 2295411i bk6: 0a 2295930i bk7: 0a 2295930i bk8: 0a 2295930i bk9: 0a 2295930i bk10: 0a 2295930i bk11: 0a 2295930i bk12: 0a 2295930i bk13: 0a 2295930i bk14: 0a 2295930i bk15: 0a 2295930i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.990741
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.993671
Bank_Level_Parallism = 1.125284
Bank_Level_Parallism_Col = 1.126723
Bank_Level_Parallism_Ready = 1.007968
write_to_read_ratio_blp_rw_average = 0.980092
GrpLevelPara = 1.126723 

BW Util details:
bwutil = 0.000656 
total_CMD = 2295930 
util_bw = 1506 
Wasted_Col = 1112 
Wasted_Row = 24 
Idle = 2293288 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 33 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1057 
rwq = 0 
CCDLc_limit_alone = 1057 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2295930 
n_nop = 2294416 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 1490 
n_act = 6 
n_pre = 2 
n_ref = 0 
n_req = 648 
total_req = 1506 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 1506 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000656 
Either_Row_CoL_Bus_Util = 0.000659 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002420 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.00242037
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2295930 n_nop=2294412 n_act=6 n_pre=2 n_ref_event=0 n_req=650 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=1494 bw_util=0.0006577
n_activity=3214 dram_eff=0.4698
bk0: 8a 2295260i bk1: 8a 2295439i bk2: 0a 2295930i bk3: 0a 2295930i bk4: 0a 2295289i bk5: 0a 2295409i bk6: 0a 2295930i bk7: 0a 2295930i bk8: 0a 2295930i bk9: 0a 2295930i bk10: 0a 2295930i bk11: 0a 2295930i bk12: 0a 2295930i bk13: 0a 2295930i bk14: 0a 2295930i bk15: 0a 2295930i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.990769
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.993691
Bank_Level_Parallism = 1.123583
Bank_Level_Parallism_Col = 1.125000
Bank_Level_Parallism_Ready = 1.009934
write_to_read_ratio_blp_rw_average = 0.980122
GrpLevelPara = 1.125000 

BW Util details:
bwutil = 0.000658 
total_CMD = 2295930 
util_bw = 1510 
Wasted_Col = 1112 
Wasted_Row = 24 
Idle = 2293284 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 34 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1055 
rwq = 0 
CCDLc_limit_alone = 1055 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2295930 
n_nop = 2294412 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 1494 
n_act = 6 
n_pre = 2 
n_ref = 0 
n_req = 650 
total_req = 1510 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 1510 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000658 
Either_Row_CoL_Bus_Util = 0.000661 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002159 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00215947
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2295930 n_nop=2294381 n_act=6 n_pre=2 n_ref_event=0 n_req=651 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=1525 bw_util=0.0006712
n_activity=3181 dram_eff=0.4844
bk0: 8a 2295199i bk1: 8a 2295429i bk2: 0a 2295930i bk3: 0a 2295930i bk4: 0a 2295295i bk5: 0a 2295411i bk6: 0a 2295930i bk7: 0a 2295930i bk8: 0a 2295930i bk9: 0a 2295930i bk10: 0a 2295930i bk11: 0a 2295930i bk12: 0a 2295930i bk13: 0a 2295930i bk14: 0a 2295930i bk15: 0a 2295930i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.990783
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.993701
Bank_Level_Parallism = 1.162711
Bank_Level_Parallism_Col = 1.164601
Bank_Level_Parallism_Ready = 1.010383
write_to_read_ratio_blp_rw_average = 0.979861
GrpLevelPara = 1.164601 

BW Util details:
bwutil = 0.000671 
total_CMD = 2295930 
util_bw = 1541 
Wasted_Col = 1047 
Wasted_Row = 24 
Idle = 2293318 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 34 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 990 
rwq = 0 
CCDLc_limit_alone = 990 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2295930 
n_nop = 2294381 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 1525 
n_act = 6 
n_pre = 2 
n_ref = 0 
n_req = 651 
total_req = 1541 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 1541 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000671 
Either_Row_CoL_Bus_Util = 0.000675 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002899 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.00289948
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2295930 n_nop=2294306 n_act=6 n_pre=2 n_ref_event=0 n_req=655 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=1601 bw_util=0.0007043
n_activity=3253 dram_eff=0.4971
bk0: 8a 2295174i bk1: 8a 2295357i bk2: 0a 2295930i bk3: 0a 2295930i bk4: 0a 2295231i bk5: 0a 2295411i bk6: 0a 2295930i bk7: 0a 2295930i bk8: 0a 2295930i bk9: 0a 2295930i bk10: 0a 2295930i bk11: 0a 2295930i bk12: 0a 2295930i bk13: 0a 2295930i bk14: 0a 2295930i bk15: 0a 2295930i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.990840
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.993740
Bank_Level_Parallism = 1.166910
Bank_Level_Parallism_Col = 1.167464
Bank_Level_Parallism_Ready = 1.004947
write_to_read_ratio_blp_rw_average = 0.980861
GrpLevelPara = 1.167464 

BW Util details:
bwutil = 0.000704 
total_CMD = 2295930 
util_bw = 1617 
Wasted_Col = 1105 
Wasted_Row = 22 
Idle = 2293186 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 28 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1060 
rwq = 0 
CCDLc_limit_alone = 1060 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2295930 
n_nop = 2294306 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 1601 
n_act = 6 
n_pre = 2 
n_ref = 0 
n_req = 655 
total_req = 1617 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 1617 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000704 
Either_Row_CoL_Bus_Util = 0.000707 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000616 
queue_avg = 0.003493 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=17 avg=0.0034927
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2295930 n_nop=2294332 n_act=6 n_pre=2 n_ref_event=0 n_req=656 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=1574 bw_util=0.0006925
n_activity=3116 dram_eff=0.5103
bk0: 8a 2295210i bk1: 8a 2295345i bk2: 0a 2295930i bk3: 0a 2295930i bk4: 0a 2295205i bk5: 0a 2295436i bk6: 0a 2295930i bk7: 0a 2295930i bk8: 0a 2295930i bk9: 0a 2295930i bk10: 0a 2295930i bk11: 0a 2295930i bk12: 0a 2295930i bk13: 0a 2295930i bk14: 0a 2295930i bk15: 0a 2295930i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.990854
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.993750
Bank_Level_Parallism = 1.162281
Bank_Level_Parallism_Col = 1.164080
Bank_Level_Parallism_Ready = 1.008805
write_to_read_ratio_blp_rw_average = 0.980783
GrpLevelPara = 1.164080 

BW Util details:
bwutil = 0.000693 
total_CMD = 2295930 
util_bw = 1590 
Wasted_Col = 1122 
Wasted_Row = 24 
Idle = 2293194 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 32 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1070 
rwq = 0 
CCDLc_limit_alone = 1070 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2295930 
n_nop = 2294332 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 1574 
n_act = 6 
n_pre = 2 
n_ref = 0 
n_req = 656 
total_req = 1590 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 1590 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000693 
Either_Row_CoL_Bus_Util = 0.000696 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.004219 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=19 avg=0.00421877
Memory Partition 16: 
Cache L2_bank_032:
MSHR contents

Cache L2_bank_033:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[16]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2295930 n_nop=2294515 n_act=6 n_pre=2 n_ref_event=0 n_req=593 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=1391 bw_util=0.0006128
n_activity=2855 dram_eff=0.4928
bk0: 8a 2295444i bk1: 8a 2295339i bk2: 0a 2295930i bk3: 0a 2295930i bk4: 0a 2295246i bk5: 0a 2295458i bk6: 0a 2295930i bk7: 0a 2295930i bk8: 0a 2295930i bk9: 0a 2295930i bk10: 0a 2295930i bk11: 0a 2295930i bk12: 0a 2295930i bk13: 0a 2295930i bk14: 0a 2295930i bk15: 0a 2295930i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.989882
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.993068
Bank_Level_Parallism = 1.114353
Bank_Level_Parallism_Col = 1.110405
Bank_Level_Parallism_Ready = 1.004975
write_to_read_ratio_blp_rw_average = 0.979349
GrpLevelPara = 1.110405 

BW Util details:
bwutil = 0.000613 
total_CMD = 2295930 
util_bw = 1407 
Wasted_Col = 1116 
Wasted_Row = 13 
Idle = 2293394 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 32 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1065 
rwq = 0 
CCDLc_limit_alone = 1065 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2295930 
n_nop = 2294515 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 1391 
n_act = 6 
n_pre = 2 
n_ref = 0 
n_req = 593 
total_req = 1407 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 1407 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000613 
Either_Row_CoL_Bus_Util = 0.000616 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.003778 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00377755
Memory Partition 17: 
Cache L2_bank_034:
MSHR contents

Cache L2_bank_035:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[17]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2295930 n_nop=2294670 n_act=6 n_pre=2 n_ref_event=0 n_req=529 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=1237 bw_util=0.0005457
n_activity=2665 dram_eff=0.4702
bk0: 8a 2295445i bk1: 8a 2295362i bk2: 0a 2295930i bk3: 0a 2295930i bk4: 0a 2295470i bk5: 0a 2295462i bk6: 0a 2295930i bk7: 0a 2295930i bk8: 0a 2295930i bk9: 0a 2295930i bk10: 0a 2295930i bk11: 0a 2295930i bk12: 0a 2295930i bk13: 0a 2295930i bk14: 0a 2295930i bk15: 0a 2295930i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.988658
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.992203
Bank_Level_Parallism = 1.095591
Bank_Level_Parallism_Col = 1.091549
Bank_Level_Parallism_Ready = 1.005587
write_to_read_ratio_blp_rw_average = 0.977113
GrpLevelPara = 1.091549 

BW Util details:
bwutil = 0.000546 
total_CMD = 2295930 
util_bw = 1253 
Wasted_Col = 1024 
Wasted_Row = 14 
Idle = 2293639 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 31 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 973 
rwq = 0 
CCDLc_limit_alone = 973 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2295930 
n_nop = 2294670 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 1237 
n_act = 6 
n_pre = 2 
n_ref = 0 
n_req = 529 
total_req = 1253 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 1253 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000546 
Either_Row_CoL_Bus_Util = 0.000549 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000794 
queue_avg = 0.002845 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.0028446
Memory Partition 18: 
Cache L2_bank_036:
MSHR contents

Cache L2_bank_037:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[18]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2295930 n_nop=2294696 n_act=6 n_pre=2 n_ref_event=0 n_req=525 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=1210 bw_util=0.000534
n_activity=2898 dram_eff=0.4231
bk0: 8a 2295505i bk1: 8a 2295381i bk2: 0a 2295930i bk3: 0a 2295930i bk4: 0a 2295469i bk5: 0a 2295472i bk6: 0a 2295930i bk7: 0a 2295930i bk8: 0a 2295930i bk9: 0a 2295930i bk10: 0a 2295930i bk11: 0a 2295930i bk12: 0a 2295930i bk13: 0a 2295930i bk14: 0a 2295930i bk15: 0a 2295930i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.988571
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.992141
Bank_Level_Parallism = 1.052219
Bank_Level_Parallism_Col = 1.052910
Bank_Level_Parallism_Ready = 1.005710
write_to_read_ratio_blp_rw_average = 0.977072
GrpLevelPara = 1.052910 

BW Util details:
bwutil = 0.000534 
total_CMD = 2295930 
util_bw = 1226 
Wasted_Col = 1048 
Wasted_Row = 24 
Idle = 2293632 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 36 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 988 
rwq = 0 
CCDLc_limit_alone = 988 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2295930 
n_nop = 2294696 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 1210 
n_act = 6 
n_pre = 2 
n_ref = 0 
n_req = 525 
total_req = 1226 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 1226 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000534 
Either_Row_CoL_Bus_Util = 0.000537 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002153 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.00215294
Memory Partition 19: 
Cache L2_bank_038:
MSHR contents

Cache L2_bank_039:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[19]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2295930 n_nop=2294862 n_act=6 n_pre=2 n_ref_event=0 n_req=520 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=1044 bw_util=0.0004617
n_activity=2639 dram_eff=0.4017
bk0: 8a 2295555i bk1: 8a 2295516i bk2: 0a 2295930i bk3: 0a 2295930i bk4: 0a 2295533i bk5: 0a 2295579i bk6: 0a 2295930i bk7: 0a 2295930i bk8: 0a 2295930i bk9: 0a 2295930i bk10: 0a 2295930i bk11: 0a 2295930i bk12: 0a 2295930i bk13: 0a 2295930i bk14: 0a 2295930i bk15: 0a 2295930i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.988462
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.992063
Bank_Level_Parallism = 1.068571
Bank_Level_Parallism_Col = 1.069657
Bank_Level_Parallism_Ready = 1.009434
write_to_read_ratio_blp_rw_average = 0.972559
GrpLevelPara = 1.069657 

BW Util details:
bwutil = 0.000462 
total_CMD = 2295930 
util_bw = 1060 
Wasted_Col = 841 
Wasted_Row = 24 
Idle = 2294005 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 36 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 781 
rwq = 0 
CCDLc_limit_alone = 781 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2295930 
n_nop = 2294862 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 1044 
n_act = 6 
n_pre = 2 
n_ref = 0 
n_req = 520 
total_req = 1060 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 1060 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000462 
Either_Row_CoL_Bus_Util = 0.000465 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001420 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0014199
Memory Partition 20: 
Cache L2_bank_040:
MSHR contents

Cache L2_bank_041:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2295930 n_nop=2294889 n_act=6 n_pre=2 n_ref_event=0 n_req=519 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=1017 bw_util=0.0004499
n_activity=2585 dram_eff=0.3996
bk0: 8a 2295537i bk1: 8a 2295509i bk2: 0a 2295930i bk3: 0a 2295930i bk4: 0a 2295580i bk5: 0a 2295607i bk6: 0a 2295930i bk7: 0a 2295930i bk8: 0a 2295930i bk9: 0a 2295930i bk10: 0a 2295930i bk11: 0a 2295930i bk12: 0a 2295930i bk13: 0a 2295930i bk14: 0a 2295930i bk15: 0a 2295930i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.988439
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.992048
Bank_Level_Parallism = 1.064756
Bank_Level_Parallism_Col = 1.065804
Bank_Level_Parallism_Ready = 1.009681
write_to_read_ratio_blp_rw_average = 0.971953
GrpLevelPara = 1.065804 

BW Util details:
bwutil = 0.000450 
total_CMD = 2295930 
util_bw = 1033 
Wasted_Col = 827 
Wasted_Row = 24 
Idle = 2294046 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 36 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 767 
rwq = 0 
CCDLc_limit_alone = 767 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2295930 
n_nop = 2294889 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 1017 
n_act = 6 
n_pre = 2 
n_ref = 0 
n_req = 519 
total_req = 1033 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 1033 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000450 
Either_Row_CoL_Bus_Util = 0.000453 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001317 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00131711
Memory Partition 21: 
Cache L2_bank_042:
MSHR contents

Cache L2_bank_043:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[21]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2295930 n_nop=2294874 n_act=6 n_pre=2 n_ref_event=0 n_req=520 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=1032 bw_util=0.0004565
n_activity=2622 dram_eff=0.3997
bk0: 8a 2295520i bk1: 8a 2295550i bk2: 0a 2295930i bk3: 0a 2295930i bk4: 0a 2295540i bk5: 0a 2295605i bk6: 0a 2295930i bk7: 0a 2295930i bk8: 0a 2295930i bk9: 0a 2295930i bk10: 0a 2295930i bk11: 0a 2295930i bk12: 0a 2295930i bk13: 0a 2295930i bk14: 0a 2295930i bk15: 0a 2295930i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.988462
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.992063
Bank_Level_Parallism = 1.055787
Bank_Level_Parallism_Col = 1.056674
Bank_Level_Parallism_Ready = 1.001908
write_to_read_ratio_blp_rw_average = 0.972458
GrpLevelPara = 1.056674 

BW Util details:
bwutil = 0.000456 
total_CMD = 2295930 
util_bw = 1048 
Wasted_Col = 846 
Wasted_Row = 24 
Idle = 2294012 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 36 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 786 
rwq = 0 
CCDLc_limit_alone = 786 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2295930 
n_nop = 2294874 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 1032 
n_act = 6 
n_pre = 2 
n_ref = 0 
n_req = 520 
total_req = 1048 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 1048 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000456 
Either_Row_CoL_Bus_Util = 0.000460 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001321 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0013206
Memory Partition 22: 
Cache L2_bank_044:
MSHR contents

Cache L2_bank_045:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[22]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2295930 n_nop=2294863 n_act=6 n_pre=2 n_ref_event=0 n_req=521 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=1043 bw_util=0.0004613
n_activity=2742 dram_eff=0.3862
bk0: 8a 2295531i bk1: 8a 2295526i bk2: 0a 2295930i bk3: 0a 2295930i bk4: 0a 2295543i bk5: 0a 2295597i bk6: 0a 2295930i bk7: 0a 2295930i bk8: 0a 2295930i bk9: 0a 2295930i bk10: 0a 2295930i bk11: 0a 2295930i bk12: 0a 2295930i bk13: 0a 2295930i bk14: 0a 2295930i bk15: 0a 2295930i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.988484
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.992079
Bank_Level_Parallism = 1.030761
Bank_Level_Parallism_Col = 1.031234
Bank_Level_Parallism_Ready = 1.006610
write_to_read_ratio_blp_rw_average = 0.973374
GrpLevelPara = 1.031234 

BW Util details:
bwutil = 0.000461 
total_CMD = 2295930 
util_bw = 1059 
Wasted_Col = 900 
Wasted_Row = 24 
Idle = 2293947 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 36 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 840 
rwq = 0 
CCDLc_limit_alone = 840 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2295930 
n_nop = 2294863 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 1043 
n_act = 6 
n_pre = 2 
n_ref = 0 
n_req = 521 
total_req = 1059 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 1059 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000461 
Either_Row_CoL_Bus_Util = 0.000465 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001202 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00120213
Memory Partition 23: 
Cache L2_bank_046:
MSHR contents

Cache L2_bank_047:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2295930 n_nop=2294879 n_act=6 n_pre=2 n_ref_event=0 n_req=517 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=1027 bw_util=0.0004543
n_activity=2665 dram_eff=0.3914
bk0: 8a 2295526i bk1: 8a 2295531i bk2: 0a 2295930i bk3: 0a 2295930i bk4: 0a 2295561i bk5: 0a 2295623i bk6: 0a 2295930i bk7: 0a 2295930i bk8: 0a 2295930i bk9: 0a 2295930i bk10: 0a 2295930i bk11: 0a 2295930i bk12: 0a 2295930i bk13: 0a 2295930i bk14: 0a 2295930i bk15: 0a 2295930i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.988395
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.992016
Bank_Level_Parallism = 1.060574
Bank_Level_Parallism_Col = 1.061555
Bank_Level_Parallism_Ready = 1.007670
write_to_read_ratio_blp_rw_average = 0.971922
GrpLevelPara = 1.061555 

BW Util details:
bwutil = 0.000454 
total_CMD = 2295930 
util_bw = 1043 
Wasted_Col = 815 
Wasted_Row = 24 
Idle = 2294048 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 36 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 755 
rwq = 0 
CCDLc_limit_alone = 755 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2295930 
n_nop = 2294879 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 1027 
n_act = 6 
n_pre = 2 
n_ref = 0 
n_req = 517 
total_req = 1043 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 1043 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000454 
Either_Row_CoL_Bus_Util = 0.000458 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001076 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00107625
Memory Partition 24: 
Cache L2_bank_048:
MSHR contents

Cache L2_bank_049:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[24]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2295930 n_nop=2294924 n_act=6 n_pre=2 n_ref_event=0 n_req=520 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=982 bw_util=0.0004347
n_activity=2567 dram_eff=0.3888
bk0: 8a 2295502i bk1: 8a 2295651i bk2: 0a 2295930i bk3: 0a 2295930i bk4: 0a 2295524i bk5: 0a 2295651i bk6: 0a 2295930i bk7: 0a 2295930i bk8: 0a 2295930i bk9: 0a 2295930i bk10: 0a 2295930i bk11: 0a 2295930i bk12: 0a 2295930i bk13: 0a 2295930i bk14: 0a 2295930i bk15: 0a 2295930i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.988462
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.992063
Bank_Level_Parallism = 1.079007
Bank_Level_Parallism_Col = 1.080367
Bank_Level_Parallism_Ready = 1.009018
write_to_read_ratio_blp_rw_average = 0.970149
GrpLevelPara = 1.080367 

BW Util details:
bwutil = 0.000435 
total_CMD = 2295930 
util_bw = 998 
Wasted_Col = 750 
Wasted_Row = 24 
Idle = 2294158 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 36 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 690 
rwq = 0 
CCDLc_limit_alone = 690 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2295930 
n_nop = 2294924 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 982 
n_act = 6 
n_pre = 2 
n_ref = 0 
n_req = 520 
total_req = 998 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 998 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000435 
Either_Row_CoL_Bus_Util = 0.000438 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001080 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00107974
Memory Partition 25: 
Cache L2_bank_050:
MSHR contents

Cache L2_bank_051:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[25]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2295930 n_nop=2294918 n_act=6 n_pre=2 n_ref_event=0 n_req=523 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=988 bw_util=0.0004373
n_activity=2623 dram_eff=0.3828
bk0: 8a 2295476i bk1: 8a 2295619i bk2: 0a 2295930i bk3: 0a 2295930i bk4: 0a 2295514i bk5: 0a 2295699i bk6: 0a 2295930i bk7: 0a 2295930i bk8: 0a 2295930i bk9: 0a 2295930i bk10: 0a 2295930i bk11: 0a 2295930i bk12: 0a 2295930i bk13: 0a 2295930i bk14: 0a 2295930i bk15: 0a 2295930i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.988528
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.992110
Bank_Level_Parallism = 1.044253
Bank_Level_Parallism_Col = 1.044981
Bank_Level_Parallism_Ready = 1.010956
write_to_read_ratio_blp_rw_average = 0.971476
GrpLevelPara = 1.044981 

BW Util details:
bwutil = 0.000437 
total_CMD = 2295930 
util_bw = 1004 
Wasted_Col = 825 
Wasted_Row = 24 
Idle = 2294077 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 36 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 765 
rwq = 0 
CCDLc_limit_alone = 765 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2295930 
n_nop = 2294918 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 988 
n_act = 6 
n_pre = 2 
n_ref = 0 
n_req = 523 
total_req = 1004 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 1004 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000437 
Either_Row_CoL_Bus_Util = 0.000441 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001175 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00117512
Memory Partition 26: 
Cache L2_bank_052:
MSHR contents

Cache L2_bank_053:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[26]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2295930 n_nop=2294983 n_act=6 n_pre=2 n_ref_event=0 n_req=519 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=923 bw_util=0.000409
n_activity=2497 dram_eff=0.3761
bk0: 8a 2295534i bk1: 8a 2295636i bk2: 0a 2295930i bk3: 0a 2295930i bk4: 0a 2295561i bk5: 0a 2295714i bk6: 0a 2295930i bk7: 0a 2295930i bk8: 0a 2295930i bk9: 0a 2295930i bk10: 0a 2295930i bk11: 0a 2295930i bk12: 0a 2295930i bk13: 0a 2295930i bk14: 0a 2295930i bk15: 0a 2295930i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.988439
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.992048
Bank_Level_Parallism = 1.045455
Bank_Level_Parallism_Col = 1.046263
Bank_Level_Parallism_Ready = 1.011715
write_to_read_ratio_blp_rw_average = 0.969158
GrpLevelPara = 1.046263 

BW Util details:
bwutil = 0.000409 
total_CMD = 2295930 
util_bw = 939 
Wasted_Col = 753 
Wasted_Row = 24 
Idle = 2294214 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 36 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 693 
rwq = 0 
CCDLc_limit_alone = 693 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2295930 
n_nop = 2294983 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 923 
n_act = 6 
n_pre = 2 
n_ref = 0 
n_req = 519 
total_req = 939 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 939 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000409 
Either_Row_CoL_Bus_Util = 0.000412 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001112 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00111197
Memory Partition 27: 
Cache L2_bank_054:
MSHR contents

Cache L2_bank_055:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[27]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2295930 n_nop=2294921 n_act=6 n_pre=2 n_ref_event=0 n_req=520 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=985 bw_util=0.000436
n_activity=2620 dram_eff=0.3821
bk0: 8a 2295531i bk1: 8a 2295546i bk2: 0a 2295930i bk3: 0a 2295930i bk4: 0a 2295553i bk5: 0a 2295701i bk6: 0a 2295930i bk7: 0a 2295930i bk8: 0a 2295930i bk9: 0a 2295930i bk10: 0a 2295930i bk11: 0a 2295930i bk12: 0a 2295930i bk13: 0a 2295930i bk14: 0a 2295930i bk15: 0a 2295930i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.988462
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.992063
Bank_Level_Parallism = 1.045455
Bank_Level_Parallism_Col = 1.046214
Bank_Level_Parallism_Ready = 1.013986
write_to_read_ratio_blp_rw_average = 0.971047
GrpLevelPara = 1.046214 

BW Util details:
bwutil = 0.000436 
total_CMD = 2295930 
util_bw = 1001 
Wasted_Col = 801 
Wasted_Row = 24 
Idle = 2294104 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 36 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 741 
rwq = 0 
CCDLc_limit_alone = 741 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2295930 
n_nop = 2294921 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 985 
n_act = 6 
n_pre = 2 
n_ref = 0 
n_req = 520 
total_req = 1001 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 1001 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000436 
Either_Row_CoL_Bus_Util = 0.000439 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001252 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00125178
Memory Partition 28: 
Cache L2_bank_056:
MSHR contents

Cache L2_bank_057:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[28]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2295930 n_nop=2294889 n_act=6 n_pre=2 n_ref_event=0 n_req=520 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=1017 bw_util=0.0004499
n_activity=2698 dram_eff=0.3829
bk0: 8a 2295529i bk1: 8a 2295540i bk2: 0a 2295930i bk3: 0a 2295930i bk4: 0a 2295553i bk5: 0a 2295641i bk6: 0a 2295930i bk7: 0a 2295930i bk8: 0a 2295930i bk9: 0a 2295930i bk10: 0a 2295930i bk11: 0a 2295930i bk12: 0a 2295930i bk13: 0a 2295930i bk14: 0a 2295930i bk15: 0a 2295930i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.988462
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.992063
Bank_Level_Parallism = 1.029688
Bank_Level_Parallism_Col = 1.030159
Bank_Level_Parallism_Ready = 1.010649
write_to_read_ratio_blp_rw_average = 0.972487
GrpLevelPara = 1.030159 

BW Util details:
bwutil = 0.000450 
total_CMD = 2295930 
util_bw = 1033 
Wasted_Col = 863 
Wasted_Row = 24 
Idle = 2294010 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 36 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 803 
rwq = 0 
CCDLc_limit_alone = 803 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2295930 
n_nop = 2294889 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 1017 
n_act = 6 
n_pre = 2 
n_ref = 0 
n_req = 520 
total_req = 1033 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 1033 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000450 
Either_Row_CoL_Bus_Util = 0.000453 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001436 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00143558
Memory Partition 29: 
Cache L2_bank_058:
MSHR contents

Cache L2_bank_059:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[29]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2295930 n_nop=2294887 n_act=6 n_pre=2 n_ref_event=0 n_req=519 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=1019 bw_util=0.0004508
n_activity=2627 dram_eff=0.394
bk0: 8a 2295524i bk1: 8a 2295562i bk2: 0a 2295930i bk3: 0a 2295930i bk4: 0a 2295544i bk5: 0a 2295586i bk6: 0a 2295930i bk7: 0a 2295930i bk8: 0a 2295930i bk9: 0a 2295930i bk10: 0a 2295930i bk11: 0a 2295930i bk12: 0a 2295930i bk13: 0a 2295930i bk14: 0a 2295930i bk15: 0a 2295930i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.988439
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.992048
Bank_Level_Parallism = 1.019657
Bank_Level_Parallism_Col = 1.019959
Bank_Level_Parallism_Ready = 1.006763
write_to_read_ratio_blp_rw_average = 0.973388
GrpLevelPara = 1.019959 

BW Util details:
bwutil = 0.000451 
total_CMD = 2295930 
util_bw = 1035 
Wasted_Col = 925 
Wasted_Row = 24 
Idle = 2293946 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 36 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 865 
rwq = 0 
CCDLc_limit_alone = 865 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2295930 
n_nop = 2294887 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 1019 
n_act = 6 
n_pre = 2 
n_ref = 0 
n_req = 519 
total_req = 1035 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 1035 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000451 
Either_Row_CoL_Bus_Util = 0.000454 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001618 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00161808
Memory Partition 30: 
Cache L2_bank_060:
MSHR contents

Cache L2_bank_061:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[30]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2295930 n_nop=2294908 n_act=6 n_pre=2 n_ref_event=0 n_req=519 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=998 bw_util=0.0004417
n_activity=2539 dram_eff=0.3994
bk0: 8a 2295533i bk1: 8a 2295570i bk2: 0a 2295930i bk3: 0a 2295930i bk4: 0a 2295557i bk5: 0a 2295592i bk6: 0a 2295930i bk7: 0a 2295930i bk8: 0a 2295930i bk9: 0a 2295930i bk10: 0a 2295930i bk11: 0a 2295930i bk12: 0a 2295930i bk13: 0a 2295930i bk14: 0a 2295930i bk15: 0a 2295930i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.988439
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.992048
Bank_Level_Parallism = 1.041405
Bank_Level_Parallism_Col = 1.042066
Bank_Level_Parallism_Ready = 1.009862
write_to_read_ratio_blp_rw_average = 0.972311
GrpLevelPara = 1.042066 

BW Util details:
bwutil = 0.000442 
total_CMD = 2295930 
util_bw = 1014 
Wasted_Col = 870 
Wasted_Row = 24 
Idle = 2294022 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 36 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 810 
rwq = 0 
CCDLc_limit_alone = 810 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2295930 
n_nop = 2294908 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 998 
n_act = 6 
n_pre = 2 
n_ref = 0 
n_req = 519 
total_req = 1014 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 1014 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000442 
Either_Row_CoL_Bus_Util = 0.000445 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001669 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0016686
Memory Partition 31: 
Cache L2_bank_062:
MSHR contents

Cache L2_bank_063:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[31]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2295930 n_nop=2294844 n_act=6 n_pre=2 n_ref_event=0 n_req=522 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=1062 bw_util=0.0004695
n_activity=2499 dram_eff=0.4314
bk0: 8a 2295521i bk1: 8a 2295444i bk2: 0a 2295930i bk3: 0a 2295930i bk4: 0a 2295567i bk5: 0a 2295594i bk6: 0a 2295930i bk7: 0a 2295930i bk8: 0a 2295930i bk9: 0a 2295930i bk10: 0a 2295930i bk11: 0a 2295930i bk12: 0a 2295930i bk13: 0a 2295930i bk14: 0a 2295930i bk15: 0a 2295930i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.988506
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.992095
Bank_Level_Parallism = 1.099221
Bank_Level_Parallism_Col = 1.100792
Bank_Level_Parallism_Ready = 1.010204
write_to_read_ratio_blp_rw_average = 0.972559
GrpLevelPara = 1.100792 

BW Util details:
bwutil = 0.000470 
total_CMD = 2295930 
util_bw = 1078 
Wasted_Col = 823 
Wasted_Row = 24 
Idle = 2294005 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 36 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 763 
rwq = 0 
CCDLc_limit_alone = 763 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2295930 
n_nop = 2294844 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 1062 
n_act = 6 
n_pre = 2 
n_ref = 0 
n_req = 522 
total_req = 1078 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 1078 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000470 
Either_Row_CoL_Bus_Util = 0.000473 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001881 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00188072

========= L2 cache stats =========
L2_cache_bank[0]: Access = 1763, Miss = 8, Miss_rate = 0.005, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[1]: Access = 604, Miss = 8, Miss_rate = 0.013, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[2]: Access = 1938, Miss = 28, Miss_rate = 0.014, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[3]: Access = 604, Miss = 8, Miss_rate = 0.013, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[4]: Access = 907, Miss = 40, Miss_rate = 0.044, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[5]: Access = 604, Miss = 8, Miss_rate = 0.013, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[6]: Access = 890, Miss = 16, Miss_rate = 0.018, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[7]: Access = 604, Miss = 8, Miss_rate = 0.013, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[8]: Access = 890, Miss = 16, Miss_rate = 0.018, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[9]: Access = 605, Miss = 8, Miss_rate = 0.013, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[10]: Access = 894, Miss = 22, Miss_rate = 0.025, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[11]: Access = 606, Miss = 8, Miss_rate = 0.013, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[12]: Access = 890, Miss = 16, Miss_rate = 0.018, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[13]: Access = 605, Miss = 8, Miss_rate = 0.013, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[14]: Access = 919, Miss = 51, Miss_rate = 0.055, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[15]: Access = 604, Miss = 8, Miss_rate = 0.013, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[16]: Access = 904, Miss = 33, Miss_rate = 0.037, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[17]: Access = 604, Miss = 8, Miss_rate = 0.013, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[18]: Access = 892, Miss = 16, Miss_rate = 0.018, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[19]: Access = 604, Miss = 8, Miss_rate = 0.013, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[20]: Access = 902, Miss = 29, Miss_rate = 0.032, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[21]: Access = 604, Miss = 8, Miss_rate = 0.013, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[22]: Access = 935, Miss = 68, Miss_rate = 0.073, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[23]: Access = 604, Miss = 8, Miss_rate = 0.013, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[24]: Access = 910, Miss = 41, Miss_rate = 0.045, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[25]: Access = 604, Miss = 8, Miss_rate = 0.013, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[26]: Access = 908, Miss = 41, Miss_rate = 0.045, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[27]: Access = 605, Miss = 8, Miss_rate = 0.013, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[28]: Access = 912, Miss = 46, Miss_rate = 0.050, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[29]: Access = 606, Miss = 8, Miss_rate = 0.013, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[30]: Access = 894, Miss = 22, Miss_rate = 0.025, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[31]: Access = 605, Miss = 8, Miss_rate = 0.013, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[32]: Access = 771, Miss = 36, Miss_rate = 0.047, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[33]: Access = 604, Miss = 8, Miss_rate = 0.013, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[34]: Access = 620, Miss = 21, Miss_rate = 0.034, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[35]: Access = 604, Miss = 8, Miss_rate = 0.013, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[36]: Access = 605, Miss = 8, Miss_rate = 0.013, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[37]: Access = 604, Miss = 8, Miss_rate = 0.013, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[38]: Access = 606, Miss = 8, Miss_rate = 0.013, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[39]: Access = 604, Miss = 8, Miss_rate = 0.013, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[40]: Access = 605, Miss = 8, Miss_rate = 0.013, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[41]: Access = 604, Miss = 8, Miss_rate = 0.013, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[42]: Access = 604, Miss = 8, Miss_rate = 0.013, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[43]: Access = 604, Miss = 8, Miss_rate = 0.013, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[44]: Access = 604, Miss = 8, Miss_rate = 0.013, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[45]: Access = 605, Miss = 8, Miss_rate = 0.013, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[46]: Access = 604, Miss = 8, Miss_rate = 0.013, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[47]: Access = 606, Miss = 8, Miss_rate = 0.013, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[48]: Access = 604, Miss = 8, Miss_rate = 0.013, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[49]: Access = 605, Miss = 8, Miss_rate = 0.013, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[50]: Access = 604, Miss = 8, Miss_rate = 0.013, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[51]: Access = 604, Miss = 8, Miss_rate = 0.013, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[52]: Access = 604, Miss = 8, Miss_rate = 0.013, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[53]: Access = 604, Miss = 8, Miss_rate = 0.013, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[54]: Access = 605, Miss = 8, Miss_rate = 0.013, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[55]: Access = 604, Miss = 8, Miss_rate = 0.013, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[56]: Access = 606, Miss = 8, Miss_rate = 0.013, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[57]: Access = 604, Miss = 8, Miss_rate = 0.013, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[58]: Access = 605, Miss = 8, Miss_rate = 0.013, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[59]: Access = 604, Miss = 8, Miss_rate = 0.013, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[60]: Access = 604, Miss = 8, Miss_rate = 0.013, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[61]: Access = 604, Miss = 8, Miss_rate = 0.013, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[62]: Access = 604, Miss = 8, Miss_rate = 0.013, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[63]: Access = 605, Miss = 8, Miss_rate = 0.013, Pending_hits = 24, Reservation_fails = 0
L2_total_cache_accesses = 45544
L2_total_cache_misses = 918
L2_total_cache_miss_rate = 0.0202
L2_total_cache_pending_hits = 1536
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 6144
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1536
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 128
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 384
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 36946
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 33
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 373
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 8192
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 37352
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=50664
icnt_total_pkts_simt_to_mem=50664
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 50664
Req_Network_cycles = 3057639
Req_Network_injected_packets_per_cycle =       0.0166 
Req_Network_conflicts_per_cycle =       0.0042
Req_Network_conflicts_per_cycle_util =       0.6994
Req_Bank_Level_Parallism =       2.7417
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0025
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0003

Reply_Network_injected_packets_num = 50664
Reply_Network_cycles = 3057639
Reply_Network_injected_packets_per_cycle =        0.0166
Reply_Network_conflicts_per_cycle =        0.1197
Reply_Network_conflicts_per_cycle_util =      18.6082
Reply_Bank_Level_Parallism =       2.5760
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0162
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0002
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 2 hrs, 48 min, 17 sec (10097 sec)
gpgpu_simulation_rate = 54822 (inst/sec)
gpgpu_simulation_rate = 302 (cycle/sec)
gpgpu_silicon_slowdown = 3748344x
GPGPU-Sim: detected inactive GPU simulation thread
Digest = c58f7b5fc58f7b5f9f8c7b5dc58f7b5fcd977611c58f7b5fcd977611a794760f
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc06bb4138..
GPGPU-Sim PTX: Setting up arguments for 32 bytes starting at 0x7ffc06bb41f0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc06bb4128..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc06bb4120..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc06bb4118..
GPGPU-Sim PTX: Setting up arguments for 1 bytes starting at 0x7ffc06bb4114..

GPGPU-Sim PTX: cudaLaunch for 0x0x412913 (mode=performance simulation) on stream 2
GPGPU-Sim PTX: PDOM analysis already done for _Z14progpow_searchm8hash32_tmPK5dag_tP14search_resultsb 
GPGPU-Sim PTX: pushing kernel '_Z14progpow_searchm8hash32_tmPK5dag_tP14search_resultsb' to stream 2, gridDim= (4,1,1) blockDim = (256,1,1) 
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim API:    stream 2 has 1 operations
GPGPU-Sim API:       0 :  stream operation kernel
GPGPU-Sim uArch: Shader 8 bind to kernel 3 '_Z14progpow_searchm8hash32_tmPK5dag_tP14search_resultsb'
GPGPU-Sim: Reconfigure L1 cache to 112KB
GPGPU-Sim uArch: Shader 9 bind to kernel 3 '_Z14progpow_searchm8hash32_tmPK5dag_tP14search_resultsb'
GPGPU-Sim uArch: Shader 10 bind to kernel 3 '_Z14progpow_searchm8hash32_tmPK5dag_tP14search_resultsb'
GPGPU-Sim uArch: Shader 11 bind to kernel 3 '_Z14progpow_searchm8hash32_tmPK5dag_tP14search_resultsb'
Destroy streams for kernel 3: size 0
kernel_name = _Z14progpow_searchm8hash32_tmPK5dag_tP14search_resultsb 
kernel_launch_uid = 3 
gpu_sim_cycle = 1528575
gpu_sim_insn = 276768904
gpu_ipc =     181.0633
gpu_tot_sim_cycle = 4586214
gpu_tot_sim_insn = 830306712
gpu_tot_ipc =     181.0440
gpu_tot_issued_cta = 12
gpu_occupancy = 12.4923% 
gpu_tot_occupancy = 12.4923% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.0166
partiton_level_parallism_total  =       0.0166
partiton_level_parallism_util =       2.7643
partiton_level_parallism_util_total  =       2.7492
L2_BW  =       0.6003 GB/Sec
L2_BW_total  =       0.6003 GB/Sec
gpu_total_sim_rate=60757

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 68665, Miss = 3033, Miss_rate = 0.044, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 68673, Miss = 3105, Miss_rate = 0.045, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 68670, Miss = 3134, Miss_rate = 0.046, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 68659, Miss = 3091, Miss_rate = 0.045, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 68660, Miss = 3092, Miss_rate = 0.045, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 68665, Miss = 3033, Miss_rate = 0.044, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 68674, Miss = 3106, Miss_rate = 0.045, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 68670, Miss = 3134, Miss_rate = 0.046, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 68660, Miss = 3092, Miss_rate = 0.045, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 68664, Miss = 3032, Miss_rate = 0.044, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 68674, Miss = 3106, Miss_rate = 0.045, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 68670, Miss = 3134, Miss_rate = 0.046, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[30]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[31]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[32]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[33]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[34]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[35]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[36]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[37]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[38]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[39]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[40]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[41]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[42]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[43]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[44]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[45]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[46]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[47]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[48]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[49]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[50]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[51]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[52]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[53]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[54]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[55]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[56]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[57]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[58]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[59]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[60]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[61]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[62]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[63]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[64]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[65]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[66]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[67]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[68]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[69]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[70]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[71]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[72]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[73]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[74]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[75]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[76]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[77]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[78]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[79]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 824004
	L1D_total_cache_misses = 37092
	L1D_total_cache_miss_rate = 0.0450
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.043
	L1D_cache_fill_port_util = 0.001
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 786432
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 9213
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 3
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 480
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 27876
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 795648
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 28356

Total_core_cache_fail_stats:
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
267388, 267352, 267352, 267352, 267352, 267352, 267352, 267352, 
gpgpu_n_tot_thrd_icount = 830756352
gpgpu_n_tot_w_icount = 25961136
gpgpu_n_stall_shd_mem = 2254548
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 12288
gpgpu_n_mem_write_global = 63708
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 3164160
gpgpu_n_store_insn = 61512
gpgpu_n_shmem_insn = 34652160
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 18432
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 1492992
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 724236
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 37320
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:161373	W0_Idle:186166	W0_Scoreboard:47120757	W1:432	W2:12288	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:25653504
single_issue_nums: WS0:6416880	WS1:6416448	WS2:6416448	WS3:6416448	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 73728 {8:9216,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 1417056 {8:35352,40:28356,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 122880 {40:3072,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 368640 {40:9216,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 509664 {8:63708,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 122880 {40:3072,}
maxmflatency = 1235 
max_icnt2mem_latency = 357 
maxmrqlatency = 118 
max_icnt2sh_latency = 834 
averagemflatency = 319 
avg_icnt2mem_latency = 25 
avg_mrq_latency = 13 
avg_icnt2sh_latency = 65 
mrq_lat_table:4088 	3692 	4208 	5734 	7527 	2565 	40 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	42287 	23671 	10002 	36 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	24767 	7438 	4319 	31723 	3059 	562 	3669 	459 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	22234 	4224 	5118 	7958 	11876 	12464 	7969 	3405 	748 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	32 	33 	13 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:       162         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:   1517043   1515904         0         0   1522345   1522267         0         0   1522382   1522454         0         0         0         0         0         0 
dram[1]:   1517066   1515930         0         0   1522337   1522265         0         0   1522346   1522450         0         0         0         0         0         0 
dram[2]:   1517316   1516188         0         0   1522330   1522262         0         0   1522338   1522482         0         0         0         0         0         0 
dram[3]:   1517341   1516212         0         0   1522322   1522253         0         0   1522333   1522481         0         0         0         0         0         0 
dram[4]:   1517435   1516113         0         0   1522321   1522252         0         0   1522325   1522224         0         0         0         0         0         0 
dram[5]:   1517460   1516136         0         0   1522501   1522248         0         0   1522318   1522221         0         0         0         0         0         0 
dram[6]:   1517365   1516044         0         0   1522493   1522240         0         0   1522310   1522217         0         0         0         0         0         0 
dram[7]:   1517386   1516064         0         0   1522486   1522233         0         0   1522305   1522212         0         0         0         0         0         0 
dram[8]:   1517409   1515977         0         0   1522478   1522225         0         0   1522297   1522205         0         0         0         0         0         0 
dram[9]:   1517434   1516250         0         0   1522522   1522224         0         0   1522290   1522197         0         0         0         0         0         0 
dram[10]:   1517172   1515987         0         0   1522521   1522469         0         0   1522518   1522196         0         0         0         0         0         0 
dram[11]:   1517197   1516008         0         0   1522517   1522461         0         0   1522514   1522406         0         0         0         0         0         0 
dram[12]:   1517221   1516029         0         0   1522513   1522454         0         0   1522510   1522401         0         0         0         0         0         0 
dram[13]:   1517249   1515731         0         0   1522509   1522446         0         0   1522506   1522393         0         0         0         0         0         0 
dram[14]:   1517376   1515809         0         0   1522509   1522121         0         0   1522505   1522386         0         0         0         0         0         0 
dram[15]:   1517396   1515832         0         0   1522546   1522113         0         0   1522502   1522188         0         0         0         0         0         0 
dram[16]:   1516786   1515202         0         0   1522538   1522105         0         0   1522542   1522180         0         0         0         0         0         0 
dram[17]:   1516810   1515229         0         0   1522707   1522100         0         0   1522534   1522173         0         0         0         0         0         0 
dram[18]:   1516743   1515780         0         0   1522790   1522096         0         0   1522702   1522165         0         0         0         0         0         0 
dram[19]:   1516763   1515806         0         0   1522342   1522413         0         0   1522791   1522164         0         0         0         0         0         0 
dram[20]:   1516670   1515709         0         0   1522334   1522410         0         0   1522342   1522413         0         0         0         0         0         0 
dram[21]:   1516690   1515739         0         0   1522329   1522409         0         0   1522334   1522410         0         0         0         0         0         0 
dram[22]:   1516599   1515649         0         0   1522321   1522406         0         0   1522329   1522409         0         0         0         0         0         0 
dram[23]:   1516655   1515675         0         0   1522285   1522405         0         0   1522321   1522406         0         0         0         0         0         0 
dram[24]:   1516571   1515589         0         0   1522283   1522401         0         0   1522318   1522405         0         0         0         0         0         0 
dram[25]:   1516598   1515613         0         0   1522282   1522398         0         0   1522501   1522401         0         0         0         0         0         0 
dram[26]:   1516337   1515354         0         0   1522279   1522397         0         0   1522498   1522398         0         0         0         0         0         0 
dram[27]:   1516365   1515380         0         0   1522278   1522394         0         0   1522497   1522397         0         0         0         0         0         0 
dram[28]:   1516390   1515406         0         0   1522275   1522393         0         0   1522497   1522394         0         0         0         0         0         0 
dram[29]:   1516417   1515430         0         0   1522274   1522390         0         0   1522474   1522393         0         0         0         0         0         0 
dram[30]:   1516501   1515514         0         0   1522271   1522386         0         0   1522466   1522390         0         0         0         0         0         0 
dram[31]:   1516527   1515535         0         0   1522269   1522382         0         0   1522461   1522386         0         0         0         0         0         0 
average row accesses per activate:
dram[0]: 99.500000 66.500000      -nan      -nan 128.000000 126.000000      -nan      -nan 125.000000 125.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]: 30.857143 68.000000      -nan      -nan 191.000000 125.000000      -nan      -nan 128.000000 126.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]: 100.000000 68.000000      -nan      -nan 192.000000 128.000000      -nan      -nan 191.000000 127.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]: 100.000000 67.500000      -nan      -nan 192.000000 127.000000      -nan      -nan 192.000000 128.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]: 98.500000 66.000000      -nan      -nan 192.000000 126.000000      -nan      -nan 192.000000 128.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]: 98.500000 64.500000      -nan      -nan 191.000000 125.000000      -nan      -nan 192.000000 128.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]: 98.000000 64.500000      -nan      -nan 188.000000 122.000000      -nan      -nan 191.000000 128.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]: 98.500000 65.000000      -nan      -nan 189.000000 121.000000      -nan      -nan 188.000000 128.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]: 98.000000 67.000000      -nan      -nan 188.000000 122.000000      -nan      -nan 189.000000 128.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]: 98.500000 68.000000      -nan      -nan 189.000000 126.000000      -nan      -nan 188.000000 128.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]: 98.000000 68.000000      -nan      -nan 188.000000 128.000000      -nan      -nan 189.000000 128.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]: 98.000000 68.000000      -nan      -nan 188.000000 128.000000      -nan      -nan 188.000000 128.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]: 98.500000 68.000000      -nan      -nan 189.000000 128.000000      -nan      -nan 188.000000 128.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]: 99.500000 68.000000      -nan      -nan 188.000000 128.000000      -nan      -nan 189.000000 128.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]: 100.000000 68.000000      -nan      -nan 191.000000 128.000000      -nan      -nan 188.000000 128.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]: 100.000000 68.000000      -nan      -nan 192.000000 128.000000      -nan      -nan 191.000000 128.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[16]: 68.500000 68.000000      -nan      -nan 192.000000 128.000000      -nan      -nan 192.000000 128.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[17]: 68.000000 68.000000      -nan      -nan 129.000000 128.000000      -nan      -nan 192.000000 128.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[18]: 67.000000 67.500000      -nan      -nan 128.000000 128.000000      -nan      -nan 129.000000 128.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[19]: 66.500000 67.000000      -nan      -nan 127.000000 126.000000      -nan      -nan 128.000000 128.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[20]: 67.000000 67.000000      -nan      -nan 126.000000 125.000000      -nan      -nan 127.000000 126.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[21]: 67.000000 67.000000      -nan      -nan 125.000000 127.000000      -nan      -nan 125.000000 125.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[22]: 67.000000 67.000000      -nan      -nan 127.000000 126.000000      -nan      -nan 126.000000 127.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[23]: 67.000000 66.500000      -nan      -nan 125.000000 125.000000      -nan      -nan 126.000000 126.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[24]: 67.000000 67.000000      -nan      -nan 126.000000 126.000000      -nan      -nan 125.000000 125.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[25]: 67.500000 67.500000      -nan      -nan 127.000000 126.000000      -nan      -nan 126.000000 126.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[26]: 67.000000 66.500000      -nan      -nan 126.000000 126.000000      -nan      -nan 126.000000 126.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[27]: 67.000000 67.000000      -nan      -nan 126.000000 126.000000      -nan      -nan 127.000000 126.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[28]: 67.000000 67.000000      -nan      -nan 126.000000 126.000000      -nan      -nan 126.000000 126.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[29]: 66.500000 67.000000      -nan      -nan 126.000000 126.000000      -nan      -nan 125.000000 126.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[30]: 67.500000 66.500000      -nan      -nan 125.000000 126.000000      -nan      -nan 126.000000 126.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[31]: 67.000000 68.000000      -nan      -nan 127.000000 125.000000      -nan      -nan 127.000000 126.000000      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 27854/261 = 106.720306
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 512
min_bank_accesses = 0!
chip skew: 16/16 = 1.00
number of total write accesses:
dram[0]:       440       257         0         0       296       274         0         0       238       245         0         0         0         0         0         0 
dram[1]:       460       323         0         0       440       257         0         0       296       249         0         0         0         0         0         0 
dram[2]:       447       332         0         0       444       322         0         0       440       277         0         0         0         0         0         0 
dram[3]:       444       358         0         0       444       336         0         0       444       300         0         0         0         0         0         0 
dram[4]:       416       335         0         0       444       343         0         0       444       291         0         0         0         0         0         0 
dram[5]:       406       280         0         0       420       312         0         0       444       292         0         0         0         0         0         0 
dram[6]:       418       280         0         0       402       287         0         0       420       288         0         0         0         0         0         0 
dram[7]:       420       284         0         0       414       280         0         0       401       289         0         0         0         0         0         0 
dram[8]:       426       297         0         0       412       284         0         0       416       296         0         0         0         0         0         0 
dram[9]:       432       296         0         0       424       297         0         0       412       296         0         0         0         0         0         0 
dram[10]:       434       296         0         0       430       315         0         0       423       299         0         0         0         0         0         0 
dram[11]:       430       296         0         0       434       330         0         0       434       314         0         0         0         0         0         0 
dram[12]:       436       296         0         0       432       330         0         0       430       326         0         0         0         0         0         0 
dram[13]:       465       296         0         0       434       330         0         0       436       328         0         0         0         0         0         0 
dram[14]:       468       340         0         0       465       328         0         0       430       326         0         0         0         0         0         0 
dram[15]:       444       344         0         0       468       318         0         0       469       326         0         0         0         0         0         0 
dram[16]:       297       348         0         0       444       302         0         0       465       318         0         0         0         0         0         0 
dram[17]:       296       342         0         0       297       302         0         0       444       302         0         0         0         0         0         0 
dram[18]:       269       336         0         0       299       306         0         0       297       302         0         0         0         0         0         0 
dram[19]:       248       267         0         0       271       258         0         0       297       308         0         0         0         0         0         0 
dram[20]:       257       268         0         0       248       244         0         0       271       258         0         0         0         0         0         0 
dram[21]:       269       251         0         0       269       243         0         0       241       242         0         0         0         0         0         0 
dram[22]:       267       263         0         0       268       245         0         0       262       247         0         0         0         0         0         0 
dram[23]:       267       261         0         0       266       233         0         0       275       243         0         0         0         0         0         0 
dram[24]:       275       202         0         0       282       223         0         0       265       231         0         0         0         0         0         0 
dram[25]:       288       219         0         0       287       194         0         0       267       243         0         0         0         0         0         0 
dram[26]:       261       208         0         0       266       188         0         0       280       194         0         0         0         0         0         0 
dram[27]:       268       252         0         0       270       195         0         0       295       188         0         0         0         0         0         0 
dram[28]:       269       255         0         0       270       223         0         0       274       195         0         0         0         0         0         0 
dram[29]:       263       238         0         0       271       247         0         0       245       234         0         0         0         0         0         0 
dram[30]:       260       234         0         0       263       241         0         0       242       247         0         0         0         0         0         0 
dram[31]:       271       293         0         0       260       238         0         0       254       241         0         0         0         0         0         0 
total dram writes = 60603
min_bank_accesses = 0!
chip skew: 2369/1397 = 1.70
average mf latency per bank:
dram[0]:       1034       753    none      none         200       205    none      none         270       236    none      none      none      none      none      none  
dram[1]:        585       599    none      none         705       248    none      none         218       215    none      none      none      none      none      none  
dram[2]:        552       587    none      none         252       245    none      none         727       249    none      none      none      none      none      none  
dram[3]:        547       530    none      none         263       217    none      none         302       253    none      none      none      none      none      none  
dram[4]:        620       574    none      none         228       239    none      none         295       210    none      none      none      none      none      none  
dram[5]:        557       696    none      none         333       203    none      none         305       224    none      none      none      none      none      none  
dram[6]:        604       705    none      none         336       293    none      none         350       220    none      none      none      none      none      none  
dram[7]:        577       673    none      none         288       245    none      none         277       224    none      none      none      none      none      none  
dram[8]:        539       651    none      none         263       250    none      none         301       212    none      none      none      none      none      none  
dram[9]:        510       661    none      none         215       307    none      none         270       216    none      none      none      none      none      none  
dram[10]:        575       667    none      none         216       243    none      none         288       254    none      none      none      none      none      none  
dram[11]:        578       632    none      none         204       200    none      none         206       233    none      none      none      none      none      none  
dram[12]:        540       639    none      none         204       196    none      none         218       201    none      none      none      none      none      none  
dram[13]:        525       679    none      none         203       192    none      none         195       194    none      none      none      none      none      none  
dram[14]:        670       563    none      none         276       199    none      none         220       200    none      none      none      none      none      none  
dram[15]:        688       542    none      none         433       194    none      none         224       202    none      none      none      none      none      none  
dram[16]:        694       539    none      none         401       207    none      none         421       200    none      none      none      none      none      none  
dram[17]:        659       531    none      none         307       203    none      none         453       218    none      none      none      none      none      none  
dram[18]:        713       560    none      none         232       188    none      none         254       205    none      none      none      none      none      none  
dram[19]:        762       688    none      none         253       232    none      none         229       185    none      none      none      none      none      none  
dram[20]:        732       709    none      none         243       255    none      none         224       219    none      none      none      none      none      none  
dram[21]:        697       752    none      none         248       267    none      none         244       251    none      none      none      none      none      none  
dram[22]:        686       715    none      none         230       263    none      none         228       247    none      none      none      none      none      none  
dram[23]:        689       722    none      none         207       285    none      none         223       252    none      none      none      none      none      none  
dram[24]:        681       913    none      none         208       260    none      none         218       264    none      none      none      none      none      none  
dram[25]:        638       835    none      none         205       334    none      none         212       244    none      none      none      none      none      none  
dram[26]:        715       878    none      none         218       345    none      none         207       308    none      none      none      none      none      none  
dram[27]:        680       780    none      none         208       321    none      none         195       350    none      none      none      none      none      none  
dram[28]:        685       824    none      none         216       389    none      none         208       295    none      none      none      none      none      none  
dram[29]:        704       913    none      none         221       357    none      none         246       404    none      none      none      none      none      none  
dram[30]:        711       810    none      none         232       429    none      none         237       345    none      none      none      none      none      none  
dram[31]:        670       639    none      none         225       280    none      none         226       422    none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:       1087       902         0         0       347       322         0         0       472       328         0         0         0         0         0         0
dram[1]:        975      1044         0         0       569       464         0         0       432       268         0         0         0         0         0         0
dram[2]:        941      1070         0         0       577       532         0         0       675       526         0         0         0         0         0         0
dram[3]:        943      1064         0         0       602       487         0         0       683       549         0         0         0         0         0         0
dram[4]:       1002      1049         0         0       431       579         0         0       654       379         0         0         0         0         0         0
dram[5]:       1025      1037         0         0       730       450         0         0       705       429         0         0         0         0         0         0
dram[6]:       1046      1052         0         0       648       563         0         0       669       446         0         0         0         0         0         0
dram[7]:       1015      1004         0         0       535       511         0         0       499       437         0         0         0         0         0         0
dram[8]:        978      1006         0         0       453       519         0         0       579       424         0         0         0         0         0         0
dram[9]:        949      1121         0         0       319       627         0         0       489       432         0         0         0         0         0         0
dram[10]:        907      1020         0         0       389       535         0         0       544       518         0         0         0         0         0         0
dram[11]:        891      1001         0         0       343       450         0         0       343       530         0         0         0         0         0         0
dram[12]:        893       934         0         0       319       430         0         0       376       445         0         0         0         0         0         0
dram[13]:        889       936         0         0       333       408         0         0       303       379         0         0         0         0         0         0
dram[14]:        977       938         0         0       570       407         0         0       384       441         0         0         0         0         0         0
dram[15]:       1036       971         0         0       966       353         0         0       452       457         0         0         0         0         0         0
dram[16]:       1087       947         0         0       929       361         0         0       966       419         0         0         0         0         0         0
dram[17]:       1235       948         0         0       640       365         0         0      1019       457         0         0         0         0         0         0
dram[18]:        972       903         0         0       459       313         0         0       481       382         0         0         0         0         0         0
dram[19]:        976       850         0         0       446       378         0         0       436       355         0         0         0         0         0         0
dram[20]:        952       858         0         0       415       368         0         0       384       308         0         0         0         0         0         0
dram[21]:        999       883         0         0       477       387         0         0       393       346         0         0         0         0         0         0
dram[22]:        973       902         0         0       433       394         0         0       444       368         0         0         0         0         0         0
dram[23]:        949       926         0         0       301       382         0         0       432       366         0         0         0         0         0         0
dram[24]:        868       881         0         0       337       329         0         0       343       362         0         0         0         0         0         0
dram[25]:        854       884         0         0       353       370         0         0       320       379         0         0         0         0         0         0
dram[26]:        809       860         0         0       327       346         0         0       378       314         0         0         0         0         0         0
dram[27]:        888       862         0         0       333       350         0         0       381       376         0         0         0         0         0         0
dram[28]:        890       980         0         0       350       471         0         0       352       287         0         0         0         0         0         0
dram[29]:        932      1036         0         0       368       484         0         0       339       540         0         0         0         0         0         0
dram[30]:        907      1058         0         0       372       556         0         0       328       500         0         0         0         0         0         0
dram[31]:        909      1056         0         0       356       500         0         0       336       562         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3443711 n_nop=3441935 n_act=8 n_pre=2 n_ref_event=0 n_req=836 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=1750 bw_util=0.0005128
n_activity=3819 dram_eff=0.4624
bk0: 8a 3443005i bk1: 8a 3443313i bk2: 0a 3443711i bk3: 0a 3443711i bk4: 0a 3443256i bk5: 0a 3443322i bk6: 0a 3443711i bk7: 0a 3443711i bk8: 0a 3443378i bk9: 0a 3443367i bk10: 0a 3443711i bk11: 0a 3443711i bk12: 0a 3443711i bk13: 0a 3443711i bk14: 0a 3443711i bk15: 0a 3443711i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.990431
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.992683
Bank_Level_Parallism = 1.141491
Bank_Level_Parallism_Col = 1.143000
Bank_Level_Parallism_Ready = 1.007928
write_to_read_ratio_blp_rw_average = 0.982667
GrpLevelPara = 1.143000 

BW Util details:
bwutil = 0.000513 
total_CMD = 3443711 
util_bw = 1766 
Wasted_Col = 1242 
Wasted_Row = 24 
Idle = 3440679 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 54 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1164 
rwq = 0 
CCDLc_limit_alone = 1164 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 3443711 
n_nop = 3441935 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 1750 
n_act = 8 
n_pre = 2 
n_ref = 0 
n_req = 836 
total_req = 1766 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 1766 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000513 
Either_Row_CoL_Bus_Util = 0.000516 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002350 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.00235008
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3443711 n_nop=3441650 n_act=13 n_pre=7 n_ref_event=0 n_req=922 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=2025 bw_util=0.0005927
n_activity=4573 dram_eff=0.4463
bk0: 8a 3442877i bk1: 8a 3443182i bk2: 0a 3443711i bk3: 0a 3443711i bk4: 0a 3443036i bk5: 0a 3443344i bk6: 0a 3443711i bk7: 0a 3443711i bk8: 0a 3443254i bk9: 0a 3443378i bk10: 0a 3443711i bk11: 0a 3443711i bk12: 0a 3443711i bk13: 0a 3443711i bk14: 0a 3443711i bk15: 0a 3443711i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985900
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.987859
Bank_Level_Parallism = 1.116626
Bank_Level_Parallism_Col = 1.112098
Bank_Level_Parallism_Ready = 1.008329
write_to_read_ratio_blp_rw_average = 0.985572
GrpLevelPara = 1.110988 

BW Util details:
bwutil = 0.000593 
total_CMD = 3443711 
util_bw = 2041 
Wasted_Col = 1574 
Wasted_Row = 72 
Idle = 3440024 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 92 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1467 
rwq = 0 
CCDLc_limit_alone = 1467 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 3443711 
n_nop = 3441650 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 2025 
n_act = 13 
n_pre = 7 
n_ref = 0 
n_req = 922 
total_req = 2041 

Dual Bus Interface Util: 
issued_total_row = 20 
issued_total_col = 2041 
Row_Bus_Util =  0.000006 
CoL_Bus_Util = 0.000593 
Either_Row_CoL_Bus_Util = 0.000598 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002946 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.00294595
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3443711 n_nop=3441423 n_act=8 n_pre=2 n_ref_event=0 n_req=974 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=2262 bw_util=0.0006615
n_activity=4835 dram_eff=0.4711
bk0: 8a 3442998i bk1: 8a 3443157i bk2: 0a 3443711i bk3: 0a 3443711i bk4: 0a 3443030i bk5: 0a 3443221i bk6: 0a 3443711i bk7: 0a 3443711i bk8: 0a 3443036i bk9: 0a 3443299i bk10: 0a 3443711i bk11: 0a 3443711i bk12: 0a 3443711i bk13: 0a 3443711i bk14: 0a 3443711i bk15: 0a 3443711i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.991786
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.993737
Bank_Level_Parallism = 1.099462
Bank_Level_Parallism_Col = 1.100246
Bank_Level_Parallism_Ready = 1.008780
write_to_read_ratio_blp_rw_average = 0.987192
GrpLevelPara = 1.100246 

BW Util details:
bwutil = 0.000661 
total_CMD = 3443711 
util_bw = 2278 
Wasted_Col = 1790 
Wasted_Row = 24 
Idle = 3439619 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 54 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1712 
rwq = 0 
CCDLc_limit_alone = 1712 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 3443711 
n_nop = 3441423 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 2262 
n_act = 8 
n_pre = 2 
n_ref = 0 
n_req = 974 
total_req = 2278 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 2278 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000661 
Either_Row_CoL_Bus_Util = 0.000664 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.003308 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.00330806
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3443711 n_nop=3441360 n_act=8 n_pre=2 n_ref_event=0 n_req=974 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=2326 bw_util=0.0006801
n_activity=5021 dram_eff=0.4664
bk0: 8a 3443007i bk1: 8a 3443108i bk2: 0a 3443711i bk3: 0a 3443711i bk4: 0a 3443039i bk5: 0a 3443187i bk6: 0a 3443711i bk7: 0a 3443711i bk8: 0a 3443030i bk9: 0a 3443249i bk10: 0a 3443711i bk11: 0a 3443711i bk12: 0a 3443711i bk13: 0a 3443711i bk14: 0a 3443711i bk15: 0a 3443711i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.991786
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.993737
Bank_Level_Parallism = 1.086547
Bank_Level_Parallism_Col = 1.085403
Bank_Level_Parallism_Ready = 1.011956
write_to_read_ratio_blp_rw_average = 0.987698
GrpLevelPara = 1.085403 

BW Util details:
bwutil = 0.000680 
total_CMD = 3443711 
util_bw = 2342 
Wasted_Col = 1893 
Wasted_Row = 17 
Idle = 3439459 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 54 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1815 
rwq = 0 
CCDLc_limit_alone = 1815 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 3443711 
n_nop = 3441360 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 2326 
n_act = 8 
n_pre = 2 
n_ref = 0 
n_req = 974 
total_req = 2342 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 2342 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000680 
Either_Row_CoL_Bus_Util = 0.000683 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000425 
queue_avg = 0.003152 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.00315183
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3443711 n_nop=3441414 n_act=8 n_pre=2 n_ref_event=0 n_req=967 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=2273 bw_util=0.0006647
n_activity=4953 dram_eff=0.4621
bk0: 8a 3443068i bk1: 8a 3443150i bk2: 0a 3443711i bk3: 0a 3443711i bk4: 0a 3443039i bk5: 0a 3443169i bk6: 0a 3443711i bk7: 0a 3443711i bk8: 0a 3443036i bk9: 0a 3443276i bk10: 0a 3443711i bk11: 0a 3443711i bk12: 0a 3443711i bk13: 0a 3443711i bk14: 0a 3443711i bk15: 0a 3443711i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.991727
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.993691
Bank_Level_Parallism = 1.096877
Bank_Level_Parallism_Col = 1.094141
Bank_Level_Parallism_Ready = 1.007427
write_to_read_ratio_blp_rw_average = 0.987252
GrpLevelPara = 1.094141 

BW Util details:
bwutil = 0.000665 
total_CMD = 3443711 
util_bw = 2289 
Wasted_Col = 1797 
Wasted_Row = 12 
Idle = 3439613 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 49 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1728 
rwq = 0 
CCDLc_limit_alone = 1728 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 3443711 
n_nop = 3441414 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 2273 
n_act = 8 
n_pre = 2 
n_ref = 0 
n_req = 967 
total_req = 2289 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 2289 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000665 
Either_Row_CoL_Bus_Util = 0.000667 
Issued_on_Two_Bus_Simul_Util = 0.000001 
issued_two_Eff = 0.000871 
queue_avg = 0.002786 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.00278595
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3443711 n_nop=3441531 n_act=8 n_pre=2 n_ref_event=0 n_req=962 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=2154 bw_util=0.0006301
n_activity=4772 dram_eff=0.4547
bk0: 8a 3443093i bk1: 8a 3443244i bk2: 0a 3443711i bk3: 0a 3443711i bk4: 0a 3443096i bk5: 0a 3443228i bk6: 0a 3443711i bk7: 0a 3443711i bk8: 0a 3443036i bk9: 0a 3443270i bk10: 0a 3443711i bk11: 0a 3443711i bk12: 0a 3443711i bk13: 0a 3443711i bk14: 0a 3443711i bk15: 0a 3443711i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.991684
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.993658
Bank_Level_Parallism = 1.078734
Bank_Level_Parallism_Col = 1.075808
Bank_Level_Parallism_Ready = 1.008756
write_to_read_ratio_blp_rw_average = 0.986772
GrpLevelPara = 1.075808 

BW Util details:
bwutil = 0.000630 
total_CMD = 3443711 
util_bw = 2170 
Wasted_Col = 1768 
Wasted_Row = 12 
Idle = 3439761 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 50 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1699 
rwq = 0 
CCDLc_limit_alone = 1699 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 3443711 
n_nop = 3441531 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 2154 
n_act = 8 
n_pre = 2 
n_ref = 0 
n_req = 962 
total_req = 2170 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 2170 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000630 
Either_Row_CoL_Bus_Util = 0.000633 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002787 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.00278682
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3443711 n_nop=3441592 n_act=8 n_pre=2 n_ref_event=0 n_req=954 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=2095 bw_util=0.000613
n_activity=4629 dram_eff=0.456
bk0: 8a 3443064i bk1: 8a 3443245i bk2: 0a 3443711i bk3: 0a 3443711i bk4: 0a 3443126i bk5: 0a 3443268i bk6: 0a 3443711i bk7: 0a 3443711i bk8: 0a 3443095i bk9: 0a 3443278i bk10: 0a 3443711i bk11: 0a 3443711i bk12: 0a 3443711i bk13: 0a 3443711i bk14: 0a 3443711i bk15: 0a 3443711i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.991614
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.993603
Bank_Level_Parallism = 1.088235
Bank_Level_Parallism_Col = 1.085247
Bank_Level_Parallism_Ready = 1.010422
write_to_read_ratio_blp_rw_average = 0.986276
GrpLevelPara = 1.085247 

BW Util details:
bwutil = 0.000613 
total_CMD = 3443711 
util_bw = 2111 
Wasted_Col = 1685 
Wasted_Row = 12 
Idle = 3439903 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 49 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1616 
rwq = 0 
CCDLc_limit_alone = 1616 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 3443711 
n_nop = 3441592 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 2095 
n_act = 8 
n_pre = 2 
n_ref = 0 
n_req = 954 
total_req = 2111 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 2111 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000613 
Either_Row_CoL_Bus_Util = 0.000615 
Issued_on_Two_Bus_Simul_Util = 0.000001 
issued_two_Eff = 0.000944 
queue_avg = 0.002621 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.0026213
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3443711 n_nop=3441597 n_act=8 n_pre=2 n_ref_event=0 n_req=953 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=2088 bw_util=0.000611
n_activity=4552 dram_eff=0.4622
bk0: 8a 3443064i bk1: 8a 3443243i bk2: 0a 3443711i bk3: 0a 3443711i bk4: 0a 3443101i bk5: 0a 3443274i bk6: 0a 3443711i bk7: 0a 3443711i bk8: 0a 3443127i bk9: 0a 3443271i bk10: 0a 3443711i bk11: 0a 3443711i bk12: 0a 3443711i bk13: 0a 3443711i bk14: 0a 3443711i bk15: 0a 3443711i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.991605
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.993597
Bank_Level_Parallism = 1.089784
Bank_Level_Parallism_Col = 1.087371
Bank_Level_Parallism_Ready = 1.007605
write_to_read_ratio_blp_rw_average = 0.986232
GrpLevelPara = 1.087371 

BW Util details:
bwutil = 0.000611 
total_CMD = 3443711 
util_bw = 2104 
Wasted_Col = 1681 
Wasted_Row = 13 
Idle = 3439913 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 54 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1603 
rwq = 0 
CCDLc_limit_alone = 1603 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 3443711 
n_nop = 3441597 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 2088 
n_act = 8 
n_pre = 2 
n_ref = 0 
n_req = 953 
total_req = 2104 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 2104 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000611 
Either_Row_CoL_Bus_Util = 0.000614 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002595 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.00259517
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3443711 n_nop=3441554 n_act=8 n_pre=2 n_ref_event=0 n_req=957 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=2131 bw_util=0.0006235
n_activity=4494 dram_eff=0.4777
bk0: 8a 3443058i bk1: 8a 3443218i bk2: 0a 3443711i bk3: 0a 3443711i bk4: 0a 3443108i bk5: 0a 3443272i bk6: 0a 3443711i bk7: 0a 3443711i bk8: 0a 3443102i bk9: 0a 3443253i bk10: 0a 3443711i bk11: 0a 3443711i bk12: 0a 3443711i bk13: 0a 3443711i bk14: 0a 3443711i bk15: 0a 3443711i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.991641
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.993624
Bank_Level_Parallism = 1.134087
Bank_Level_Parallism_Col = 1.135253
Bank_Level_Parallism_Ready = 1.012110
write_to_read_ratio_blp_rw_average = 0.985877
GrpLevelPara = 1.135253 

BW Util details:
bwutil = 0.000623 
total_CMD = 3443711 
util_bw = 2147 
Wasted_Col = 1543 
Wasted_Row = 24 
Idle = 3439997 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 54 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1465 
rwq = 0 
CCDLc_limit_alone = 1465 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 3443711 
n_nop = 3441554 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 2131 
n_act = 8 
n_pre = 2 
n_ref = 0 
n_req = 957 
total_req = 2147 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 2147 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000623 
Either_Row_CoL_Bus_Util = 0.000626 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002445 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.00244475
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3443711 n_nop=3441528 n_act=8 n_pre=2 n_ref_event=0 n_req=964 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=2157 bw_util=0.000631
n_activity=4603 dram_eff=0.4721
bk0: 8a 3443037i bk1: 8a 3443227i bk2: 0a 3443711i bk3: 0a 3443711i bk4: 0a 3443090i bk5: 0a 3443257i bk6: 0a 3443711i bk7: 0a 3443711i bk8: 0a 3443108i bk9: 0a 3443261i bk10: 0a 3443711i bk11: 0a 3443711i bk12: 0a 3443711i bk13: 0a 3443711i bk14: 0a 3443711i bk15: 0a 3443711i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.991701
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.993671
Bank_Level_Parallism = 1.119895
Bank_Level_Parallism_Col = 1.120914
Bank_Level_Parallism_Ready = 1.007363
write_to_read_ratio_blp_rw_average = 0.986181
GrpLevelPara = 1.120914 

BW Util details:
bwutil = 0.000631 
total_CMD = 3443711 
util_bw = 2173 
Wasted_Col = 1598 
Wasted_Row = 24 
Idle = 3439916 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 53 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1521 
rwq = 0 
CCDLc_limit_alone = 1521 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 3443711 
n_nop = 3441528 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 2157 
n_act = 8 
n_pre = 2 
n_ref = 0 
n_req = 964 
total_req = 2173 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 2173 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000631 
Either_Row_CoL_Bus_Util = 0.000634 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002319 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.00231901
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3443711 n_nop=3441489 n_act=8 n_pre=2 n_ref_event=0 n_req=965 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=2197 bw_util=0.0006426
n_activity=4634 dram_eff=0.4776
bk0: 8a 3443033i bk1: 8a 3443223i bk2: 0a 3443711i bk3: 0a 3443711i bk4: 0a 3443071i bk5: 0a 3443221i bk6: 0a 3443711i bk7: 0a 3443711i bk8: 0a 3443092i bk9: 0a 3443250i bk10: 0a 3443711i bk11: 0a 3443711i bk12: 0a 3443711i bk13: 0a 3443711i bk14: 0a 3443711i bk15: 0a 3443711i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.991710
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.993678
Bank_Level_Parallism = 1.134309
Bank_Level_Parallism_Col = 1.135142
Bank_Level_Parallism_Ready = 1.007230
write_to_read_ratio_blp_rw_average = 0.986301
GrpLevelPara = 1.135142 

BW Util details:
bwutil = 0.000643 
total_CMD = 3443711 
util_bw = 2213 
Wasted_Col = 1590 
Wasted_Row = 24 
Idle = 3439884 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 50 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1518 
rwq = 0 
CCDLc_limit_alone = 1518 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 3443711 
n_nop = 3441489 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 2197 
n_act = 8 
n_pre = 2 
n_ref = 0 
n_req = 965 
total_req = 2213 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 2213 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000643 
Either_Row_CoL_Bus_Util = 0.000645 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000450 
queue_avg = 0.002495 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.00249527
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3443711 n_nop=3441447 n_act=8 n_pre=2 n_ref_event=0 n_req=964 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=2238 bw_util=0.0006545
n_activity=4728 dram_eff=0.4767
bk0: 8a 3443040i bk1: 8a 3443225i bk2: 0a 3443711i bk3: 0a 3443711i bk4: 0a 3443062i bk5: 0a 3443192i bk6: 0a 3443711i bk7: 0a 3443711i bk8: 0a 3443064i bk9: 0a 3443221i bk10: 0a 3443711i bk11: 0a 3443711i bk12: 0a 3443711i bk13: 0a 3443711i bk14: 0a 3443711i bk15: 0a 3443711i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.991701
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.993671
Bank_Level_Parallism = 1.122780
Bank_Level_Parallism_Col = 1.123785
Bank_Level_Parallism_Ready = 1.007542
write_to_read_ratio_blp_rw_average = 0.986701
GrpLevelPara = 1.123785 

BW Util details:
bwutil = 0.000655 
total_CMD = 3443711 
util_bw = 2254 
Wasted_Col = 1664 
Wasted_Row = 24 
Idle = 3439769 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 51 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1591 
rwq = 0 
CCDLc_limit_alone = 1591 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 3443711 
n_nop = 3441447 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 2238 
n_act = 8 
n_pre = 2 
n_ref = 0 
n_req = 964 
total_req = 2254 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 2254 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000655 
Either_Row_CoL_Bus_Util = 0.000657 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002583 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.00258268
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3443711 n_nop=3441435 n_act=8 n_pre=2 n_ref_event=0 n_req=966 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=2250 bw_util=0.000658
n_activity=4766 dram_eff=0.4755
bk0: 8a 3443041i bk1: 8a 3443220i bk2: 0a 3443711i bk3: 0a 3443711i bk4: 0a 3443070i bk5: 0a 3443190i bk6: 0a 3443711i bk7: 0a 3443711i bk8: 0a 3443071i bk9: 0a 3443194i bk10: 0a 3443711i bk11: 0a 3443711i bk12: 0a 3443711i bk13: 0a 3443711i bk14: 0a 3443711i bk15: 0a 3443711i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.991718
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.993684
Bank_Level_Parallism = 1.124715
Bank_Level_Parallism_Col = 1.125733
Bank_Level_Parallism_Ready = 1.009709
write_to_read_ratio_blp_rw_average = 0.986738
GrpLevelPara = 1.125733 

BW Util details:
bwutil = 0.000658 
total_CMD = 3443711 
util_bw = 2266 
Wasted_Col = 1663 
Wasted_Row = 24 
Idle = 3439758 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 52 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1588 
rwq = 0 
CCDLc_limit_alone = 1588 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 3443711 
n_nop = 3441435 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 2250 
n_act = 8 
n_pre = 2 
n_ref = 0 
n_req = 966 
total_req = 2266 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 2266 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000658 
Either_Row_CoL_Bus_Util = 0.000661 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002341 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.00234137
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3443711 n_nop=3441396 n_act=8 n_pre=2 n_ref_event=0 n_req=968 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=2289 bw_util=0.0006693
n_activity=4748 dram_eff=0.4855
bk0: 8a 3442980i bk1: 8a 3443210i bk2: 0a 3443711i bk3: 0a 3443711i bk4: 0a 3443076i bk5: 0a 3443192i bk6: 0a 3443711i bk7: 0a 3443711i bk8: 0a 3443061i bk9: 0a 3443189i bk10: 0a 3443711i bk11: 0a 3443711i bk12: 0a 3443711i bk13: 0a 3443711i bk14: 0a 3443711i bk15: 0a 3443711i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.991736
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.993697
Bank_Level_Parallism = 1.150191
Bank_Level_Parallism_Col = 1.151422
Bank_Level_Parallism_Ready = 1.010412
write_to_read_ratio_blp_rw_average = 0.986677
GrpLevelPara = 1.151422 

BW Util details:
bwutil = 0.000669 
total_CMD = 3443711 
util_bw = 2305 
Wasted_Col = 1606 
Wasted_Row = 24 
Idle = 3439776 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 52 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1531 
rwq = 0 
CCDLc_limit_alone = 1531 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 3443711 
n_nop = 3441396 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 2289 
n_act = 8 
n_pre = 2 
n_ref = 0 
n_req = 968 
total_req = 2305 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 2305 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000669 
Either_Row_CoL_Bus_Util = 0.000672 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002813 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.00281295
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3443711 n_nop=3441329 n_act=8 n_pre=2 n_ref_event=0 n_req=971 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=2357 bw_util=0.0006891
n_activity=4847 dram_eff=0.4896
bk0: 8a 3442955i bk1: 8a 3443138i bk2: 0a 3443711i bk3: 0a 3443711i bk4: 0a 3443012i bk5: 0a 3443192i bk6: 0a 3443711i bk7: 0a 3443711i bk8: 0a 3443082i bk9: 0a 3443195i bk10: 0a 3443711i bk11: 0a 3443711i bk12: 0a 3443711i bk13: 0a 3443711i bk14: 0a 3443711i bk15: 0a 3443711i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.991761
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.993717
Bank_Level_Parallism = 1.155066
Bank_Level_Parallism_Col = 1.155439
Bank_Level_Parallism_Ready = 1.005900
write_to_read_ratio_blp_rw_average = 0.987026
GrpLevelPara = 1.155439 

BW Util details:
bwutil = 0.000689 
total_CMD = 3443711 
util_bw = 2373 
Wasted_Col = 1642 
Wasted_Row = 22 
Idle = 3439674 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 46 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1579 
rwq = 0 
CCDLc_limit_alone = 1579 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 3443711 
n_nop = 3441329 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 2357 
n_act = 8 
n_pre = 2 
n_ref = 0 
n_req = 971 
total_req = 2373 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 2373 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000689 
Either_Row_CoL_Bus_Util = 0.000692 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000420 
queue_avg = 0.003089 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=17 avg=0.00308911
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3443711 n_nop=3441316 n_act=8 n_pre=2 n_ref_event=0 n_req=975 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=2369 bw_util=0.0006926
n_activity=4787 dram_eff=0.4982
bk0: 8a 3442991i bk1: 8a 3443126i bk2: 0a 3443711i bk3: 0a 3443711i bk4: 0a 3442986i bk5: 0a 3443217i bk6: 0a 3443711i bk7: 0a 3443711i bk8: 0a 3443004i bk9: 0a 3443202i bk10: 0a 3443711i bk11: 0a 3443711i bk12: 0a 3443711i bk13: 0a 3443711i bk14: 0a 3443711i bk15: 0a 3443711i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.991795
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.993743
Bank_Level_Parallism = 1.148319
Bank_Level_Parallism_Col = 1.149485
Bank_Level_Parallism_Ready = 1.008386
write_to_read_ratio_blp_rw_average = 0.987236
GrpLevelPara = 1.149485 

BW Util details:
bwutil = 0.000693 
total_CMD = 3443711 
util_bw = 2385 
Wasted_Col = 1697 
Wasted_Row = 24 
Idle = 3439605 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 49 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1628 
rwq = 0 
CCDLc_limit_alone = 1628 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 3443711 
n_nop = 3441316 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 2369 
n_act = 8 
n_pre = 2 
n_ref = 0 
n_req = 975 
total_req = 2385 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 2385 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000693 
Either_Row_CoL_Bus_Util = 0.000695 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.003626 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=19 avg=0.00362574
Memory Partition 16: 
Cache L2_bank_032:
MSHR contents

Cache L2_bank_033:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[16]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3443711 n_nop=3441511 n_act=8 n_pre=2 n_ref_event=0 n_req=913 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=2174 bw_util=0.0006359
n_activity=4411 dram_eff=0.4965
bk0: 8a 3443225i bk1: 8a 3443120i bk2: 0a 3443711i bk3: 0a 3443711i bk4: 0a 3443027i bk5: 0a 3443239i bk6: 0a 3443711i bk7: 0a 3443711i bk8: 0a 3442995i bk9: 0a 3443218i bk10: 0a 3443711i bk11: 0a 3443711i bk12: 0a 3443711i bk13: 0a 3443711i bk14: 0a 3443711i bk15: 0a 3443711i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.991238
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.993311
Bank_Level_Parallism = 1.125032
Bank_Level_Parallism_Col = 1.122566
Bank_Level_Parallism_Ready = 1.005936
write_to_read_ratio_blp_rw_average = 0.986497
GrpLevelPara = 1.122566 

BW Util details:
bwutil = 0.000636 
total_CMD = 3443711 
util_bw = 2190 
Wasted_Col = 1668 
Wasted_Row = 13 
Idle = 3439840 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 50 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1599 
rwq = 0 
CCDLc_limit_alone = 1599 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 3443711 
n_nop = 3441511 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 2174 
n_act = 8 
n_pre = 2 
n_ref = 0 
n_req = 913 
total_req = 2190 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 2190 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000636 
Either_Row_CoL_Bus_Util = 0.000639 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.003657 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00365681
Memory Partition 17: 
Cache L2_bank_034:
MSHR contents

Cache L2_bank_035:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[17]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3443711 n_nop=3441703 n_act=8 n_pre=2 n_ref_event=0 n_req=849 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=1983 bw_util=0.0005805
n_activity=4111 dram_eff=0.4863
bk0: 8a 3443226i bk1: 8a 3443143i bk2: 0a 3443711i bk3: 0a 3443711i bk4: 0a 3443251i bk5: 0a 3443243i bk6: 0a 3443711i bk7: 0a 3443711i bk8: 0a 3443027i bk9: 0a 3443242i bk10: 0a 3443711i bk11: 0a 3443711i bk12: 0a 3443711i bk13: 0a 3443711i bk14: 0a 3443711i bk15: 0a 3443711i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.990577
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.992797
Bank_Level_Parallism = 1.111018
Bank_Level_Parallism_Col = 1.108586
Bank_Level_Parallism_Ready = 1.006503
write_to_read_ratio_blp_rw_average = 0.985410
GrpLevelPara = 1.108586 

BW Util details:
bwutil = 0.000580 
total_CMD = 3443711 
util_bw = 1999 
Wasted_Col = 1572 
Wasted_Row = 14 
Idle = 3440126 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 49 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1503 
rwq = 0 
CCDLc_limit_alone = 1503 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 3443711 
n_nop = 3441703 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 1983 
n_act = 8 
n_pre = 2 
n_ref = 0 
n_req = 849 
total_req = 1999 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 1999 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000580 
Either_Row_CoL_Bus_Util = 0.000583 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000498 
queue_avg = 0.003208 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.00320846
Memory Partition 18: 
Cache L2_bank_036:
MSHR contents

Cache L2_bank_037:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[18]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3443711 n_nop=3441876 n_act=8 n_pre=2 n_ref_event=0 n_req=782 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=1809 bw_util=0.00053
n_activity=4020 dram_eff=0.454
bk0: 8a 3443286i bk1: 8a 3443162i bk2: 0a 3443711i bk3: 0a 3443711i bk4: 0a 3443250i bk5: 0a 3443253i bk6: 0a 3443711i bk7: 0a 3443711i bk8: 0a 3443253i bk9: 0a 3443242i bk10: 0a 3443711i bk11: 0a 3443711i bk12: 0a 3443711i bk13: 0a 3443711i bk14: 0a 3443711i bk15: 0a 3443711i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.989770
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.992167
Bank_Level_Parallism = 1.088546
Bank_Level_Parallism_Col = 1.089411
Bank_Level_Parallism_Ready = 1.006575
write_to_read_ratio_blp_rw_average = 0.984132
GrpLevelPara = 1.089411 

BW Util details:
bwutil = 0.000530 
total_CMD = 3443711 
util_bw = 1825 
Wasted_Col = 1460 
Wasted_Row = 24 
Idle = 3440402 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 50 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1390 
rwq = 0 
CCDLc_limit_alone = 1390 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 3443711 
n_nop = 3441876 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 1809 
n_act = 8 
n_pre = 2 
n_ref = 0 
n_req = 782 
total_req = 1825 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 1825 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000530 
Either_Row_CoL_Bus_Util = 0.000533 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002446 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.00244649
Memory Partition 19: 
Cache L2_bank_038:
MSHR contents

Cache L2_bank_039:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[19]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3443711 n_nop=3442036 n_act=8 n_pre=2 n_ref_event=0 n_req=776 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=1649 bw_util=0.0004835
n_activity=4075 dram_eff=0.4086
bk0: 8a 3443336i bk1: 8a 3443297i bk2: 0a 3443711i bk3: 0a 3443711i bk4: 0a 3443314i bk5: 0a 3443360i bk6: 0a 3443711i bk7: 0a 3443711i bk8: 0a 3443254i bk9: 0a 3443254i bk10: 0a 3443711i bk11: 0a 3443711i bk12: 0a 3443711i bk13: 0a 3443711i bk14: 0a 3443711i bk15: 0a 3443711i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.989691
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.992105
Bank_Level_Parallism = 1.047727
Bank_Level_Parallism_Col = 1.048228
Bank_Level_Parallism_Ready = 1.006607
write_to_read_ratio_blp_rw_average = 0.982940
GrpLevelPara = 1.048228 

BW Util details:
bwutil = 0.000483 
total_CMD = 3443711 
util_bw = 1665 
Wasted_Col = 1391 
Wasted_Row = 24 
Idle = 3440631 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 54 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1313 
rwq = 0 
CCDLc_limit_alone = 1313 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 3443711 
n_nop = 3442036 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 1649 
n_act = 8 
n_pre = 2 
n_ref = 0 
n_req = 776 
total_req = 1665 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 1665 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000483 
Either_Row_CoL_Bus_Util = 0.000486 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001673 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.0016732
Memory Partition 20: 
Cache L2_bank_040:
MSHR contents

Cache L2_bank_041:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3443711 n_nop=3442139 n_act=8 n_pre=2 n_ref_event=0 n_req=772 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=1546 bw_util=0.0004536
n_activity=3900 dram_eff=0.4005
bk0: 8a 3443318i bk1: 8a 3443290i bk2: 0a 3443711i bk3: 0a 3443711i bk4: 0a 3443361i bk5: 0a 3443388i bk6: 0a 3443711i bk7: 0a 3443711i bk8: 0a 3443314i bk9: 0a 3443356i bk10: 0a 3443711i bk11: 0a 3443711i bk12: 0a 3443711i bk13: 0a 3443711i bk14: 0a 3443711i bk15: 0a 3443711i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.989637
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.992063
Bank_Level_Parallism = 1.053534
Bank_Level_Parallism_Col = 1.054140
Bank_Level_Parallism_Ready = 1.009603
write_to_read_ratio_blp_rw_average = 0.981599
GrpLevelPara = 1.054140 

BW Util details:
bwutil = 0.000454 
total_CMD = 3443711 
util_bw = 1562 
Wasted_Col = 1272 
Wasted_Row = 24 
Idle = 3440853 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 54 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1194 
rwq = 0 
CCDLc_limit_alone = 1194 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 3443711 
n_nop = 3442139 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 1546 
n_act = 8 
n_pre = 2 
n_ref = 0 
n_req = 772 
total_req = 1562 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 1562 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000454 
Either_Row_CoL_Bus_Util = 0.000456 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001342 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00134158
Memory Partition 21: 
Cache L2_bank_042:
MSHR contents

Cache L2_bank_043:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[21]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3443711 n_nop=3442170 n_act=8 n_pre=2 n_ref_event=0 n_req=770 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=1515 bw_util=0.0004446
n_activity=3866 dram_eff=0.396
bk0: 8a 3443301i bk1: 8a 3443331i bk2: 0a 3443711i bk3: 0a 3443711i bk4: 0a 3443321i bk5: 0a 3443386i bk6: 0a 3443711i bk7: 0a 3443711i bk8: 0a 3443371i bk9: 0a 3443392i bk10: 0a 3443711i bk11: 0a 3443711i bk12: 0a 3443711i bk13: 0a 3443711i bk14: 0a 3443711i bk15: 0a 3443711i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.989610
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.992042
Bank_Level_Parallism = 1.041903
Bank_Level_Parallism_Col = 1.042385
Bank_Level_Parallism_Ready = 1.002613
write_to_read_ratio_blp_rw_average = 0.981322
GrpLevelPara = 1.042385 

BW Util details:
bwutil = 0.000445 
total_CMD = 3443711 
util_bw = 1531 
Wasted_Col = 1261 
Wasted_Row = 24 
Idle = 3440895 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 54 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1183 
rwq = 0 
CCDLc_limit_alone = 1183 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 3443711 
n_nop = 3442170 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 1515 
n_act = 8 
n_pre = 2 
n_ref = 0 
n_req = 770 
total_req = 1531 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 1531 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000445 
Either_Row_CoL_Bus_Util = 0.000447 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001236 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00123559
Memory Partition 22: 
Cache L2_bank_044:
MSHR contents

Cache L2_bank_045:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[22]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3443711 n_nop=3442133 n_act=8 n_pre=2 n_ref_event=0 n_req=774 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=1552 bw_util=0.0004553
n_activity=4052 dram_eff=0.387
bk0: 8a 3443312i bk1: 8a 3443307i bk2: 0a 3443711i bk3: 0a 3443711i bk4: 0a 3443324i bk5: 0a 3443378i bk6: 0a 3443711i bk7: 0a 3443711i bk8: 0a 3443338i bk9: 0a 3443376i bk10: 0a 3443711i bk11: 0a 3443711i bk12: 0a 3443711i bk13: 0a 3443711i bk14: 0a 3443711i bk15: 0a 3443711i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.989664
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.992084
Bank_Level_Parallism = 1.021067
Bank_Level_Parallism_Col = 1.021299
Bank_Level_Parallism_Ready = 1.005102
write_to_read_ratio_blp_rw_average = 0.982137
GrpLevelPara = 1.021299 

BW Util details:
bwutil = 0.000455 
total_CMD = 3443711 
util_bw = 1568 
Wasted_Col = 1351 
Wasted_Row = 24 
Idle = 3440768 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 54 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1273 
rwq = 0 
CCDLc_limit_alone = 1273 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 3443711 
n_nop = 3442133 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 1552 
n_act = 8 
n_pre = 2 
n_ref = 0 
n_req = 774 
total_req = 1568 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 1568 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000455 
Either_Row_CoL_Bus_Util = 0.000458 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001233 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00123326
Memory Partition 23: 
Cache L2_bank_046:
MSHR contents

Cache L2_bank_047:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3443711 n_nop=3442140 n_act=8 n_pre=2 n_ref_event=0 n_req=769 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=1545 bw_util=0.0004533
n_activity=3951 dram_eff=0.3951
bk0: 8a 3443307i bk1: 8a 3443312i bk2: 0a 3443711i bk3: 0a 3443711i bk4: 0a 3443342i bk5: 0a 3443404i bk6: 0a 3443711i bk7: 0a 3443711i bk8: 0a 3443309i bk9: 0a 3443384i bk10: 0a 3443711i bk11: 0a 3443711i bk12: 0a 3443711i bk13: 0a 3443711i bk14: 0a 3443711i bk15: 0a 3443711i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.989597
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.992032
Bank_Level_Parallism = 1.044195
Bank_Level_Parallism_Col = 1.044697
Bank_Level_Parallism_Ready = 1.006406
write_to_read_ratio_blp_rw_average = 0.981554
GrpLevelPara = 1.044697 

BW Util details:
bwutil = 0.000453 
total_CMD = 3443711 
util_bw = 1561 
Wasted_Col = 1266 
Wasted_Row = 24 
Idle = 3440860 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 54 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1188 
rwq = 0 
CCDLc_limit_alone = 1188 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 3443711 
n_nop = 3442140 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 1545 
n_act = 8 
n_pre = 2 
n_ref = 0 
n_req = 769 
total_req = 1561 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 1561 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000453 
Either_Row_CoL_Bus_Util = 0.000456 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001170 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00116996
Memory Partition 24: 
Cache L2_bank_048:
MSHR contents

Cache L2_bank_049:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[24]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3443711 n_nop=3442207 n_act=8 n_pre=2 n_ref_event=0 n_req=770 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=1478 bw_util=0.0004338
n_activity=3763 dram_eff=0.397
bk0: 8a 3443283i bk1: 8a 3443432i bk2: 0a 3443711i bk3: 0a 3443711i bk4: 0a 3443305i bk5: 0a 3443432i bk6: 0a 3443711i bk7: 0a 3443711i bk8: 0a 3443338i bk9: 0a 3443402i bk10: 0a 3443711i bk11: 0a 3443711i bk12: 0a 3443711i bk13: 0a 3443711i bk14: 0a 3443711i bk15: 0a 3443711i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.989610
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.992042
Bank_Level_Parallism = 1.093005
Bank_Level_Parallism_Col = 1.094163
Bank_Level_Parallism_Ready = 1.010040
write_to_read_ratio_blp_rw_average = 0.979767
GrpLevelPara = 1.094163 

BW Util details:
bwutil = 0.000434 
total_CMD = 3443711 
util_bw = 1494 
Wasted_Col = 1084 
Wasted_Row = 24 
Idle = 3441109 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 54 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1006 
rwq = 0 
CCDLc_limit_alone = 1006 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 3443711 
n_nop = 3442207 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 1478 
n_act = 8 
n_pre = 2 
n_ref = 0 
n_req = 770 
total_req = 1494 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 1494 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000434 
Either_Row_CoL_Bus_Util = 0.000437 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000995 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.000995438
Memory Partition 25: 
Cache L2_bank_050:
MSHR contents

Cache L2_bank_051:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[25]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3443711 n_nop=3442187 n_act=8 n_pre=2 n_ref_event=0 n_req=775 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=1498 bw_util=0.0004396
n_activity=3739 dram_eff=0.4049
bk0: 8a 3443257i bk1: 8a 3443400i bk2: 0a 3443711i bk3: 0a 3443711i bk4: 0a 3443295i bk5: 0a 3443480i bk6: 0a 3443711i bk7: 0a 3443711i bk8: 0a 3443338i bk9: 0a 3443380i bk10: 0a 3443711i bk11: 0a 3443711i bk12: 0a 3443711i bk13: 0a 3443711i bk14: 0a 3443711i bk15: 0a 3443711i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.989677
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.992095
Bank_Level_Parallism = 1.098822
Bank_Level_Parallism_Col = 1.100039
Bank_Level_Parallism_Ready = 1.011229
write_to_read_ratio_blp_rw_average = 0.979992
GrpLevelPara = 1.100039 

BW Util details:
bwutil = 0.000440 
total_CMD = 3443711 
util_bw = 1514 
Wasted_Col = 1093 
Wasted_Row = 24 
Idle = 3441080 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 54 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1015 
rwq = 0 
CCDLc_limit_alone = 1015 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 3443711 
n_nop = 3442187 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 1498 
n_act = 8 
n_pre = 2 
n_ref = 0 
n_req = 775 
total_req = 1514 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 1514 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000440 
Either_Row_CoL_Bus_Util = 0.000443 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001130 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.00113018
Memory Partition 26: 
Cache L2_bank_052:
MSHR contents

Cache L2_bank_053:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[26]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3443711 n_nop=3442288 n_act=8 n_pre=2 n_ref_event=0 n_req=771 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=1397 bw_util=0.0004103
n_activity=3683 dram_eff=0.3837
bk0: 8a 3443315i bk1: 8a 3443417i bk2: 0a 3443711i bk3: 0a 3443711i bk4: 0a 3443342i bk5: 0a 3443495i bk6: 0a 3443711i bk7: 0a 3443711i bk8: 0a 3443310i bk9: 0a 3443482i bk10: 0a 3443711i bk11: 0a 3443711i bk12: 0a 3443711i bk13: 0a 3443711i bk14: 0a 3443711i bk15: 0a 3443711i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.989624
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.992053
Bank_Level_Parallism = 1.053958
Bank_Level_Parallism_Col = 1.054647
Bank_Level_Parallism_Ready = 1.012031
write_to_read_ratio_blp_rw_average = 0.979258
GrpLevelPara = 1.054647 

BW Util details:
bwutil = 0.000410 
total_CMD = 3443711 
util_bw = 1413 
Wasted_Col = 1102 
Wasted_Row = 24 
Idle = 3441172 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 54 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1024 
rwq = 0 
CCDLc_limit_alone = 1024 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 3443711 
n_nop = 3442288 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 1397 
n_act = 8 
n_pre = 2 
n_ref = 0 
n_req = 771 
total_req = 1413 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 1413 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000410 
Either_Row_CoL_Bus_Util = 0.000413 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001048 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00104771
Memory Partition 27: 
Cache L2_bank_054:
MSHR contents

Cache L2_bank_055:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[27]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3443711 n_nop=3442217 n_act=8 n_pre=2 n_ref_event=0 n_req=773 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=1468 bw_util=0.0004309
n_activity=3816 dram_eff=0.3889
bk0: 8a 3443312i bk1: 8a 3443327i bk2: 0a 3443711i bk3: 0a 3443711i bk4: 0a 3443334i bk5: 0a 3443482i bk6: 0a 3443711i bk7: 0a 3443711i bk8: 0a 3443282i bk9: 0a 3443491i bk10: 0a 3443711i bk11: 0a 3443711i bk12: 0a 3443711i bk13: 0a 3443711i bk14: 0a 3443711i bk15: 0a 3443711i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.989651
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.992074
Bank_Level_Parallism = 1.053993
Bank_Level_Parallism_Col = 1.054649
Bank_Level_Parallism_Ready = 1.014151
write_to_read_ratio_blp_rw_average = 0.980266
GrpLevelPara = 1.054649 

BW Util details:
bwutil = 0.000431 
total_CMD = 3443711 
util_bw = 1484 
Wasted_Col = 1159 
Wasted_Row = 24 
Idle = 3441044 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 54 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1081 
rwq = 0 
CCDLc_limit_alone = 1081 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 3443711 
n_nop = 3442217 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 1468 
n_act = 8 
n_pre = 2 
n_ref = 0 
n_req = 773 
total_req = 1484 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 1484 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000431 
Either_Row_CoL_Bus_Util = 0.000434 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001158 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00115776
Memory Partition 28: 
Cache L2_bank_056:
MSHR contents

Cache L2_bank_057:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[28]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3443711 n_nop=3442199 n_act=8 n_pre=2 n_ref_event=0 n_req=772 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=1486 bw_util=0.0004362
n_activity=3871 dram_eff=0.388
bk0: 8a 3443310i bk1: 8a 3443321i bk2: 0a 3443711i bk3: 0a 3443711i bk4: 0a 3443334i bk5: 0a 3443422i bk6: 0a 3443711i bk7: 0a 3443711i bk8: 0a 3443327i bk9: 0a 3443485i bk10: 0a 3443711i bk11: 0a 3443711i bk12: 0a 3443711i bk13: 0a 3443711i bk14: 0a 3443711i bk15: 0a 3443711i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.989637
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.992063
Bank_Level_Parallism = 1.042217
Bank_Level_Parallism_Col = 1.042719
Bank_Level_Parallism_Ready = 1.011318
write_to_read_ratio_blp_rw_average = 0.980684
GrpLevelPara = 1.042719 

BW Util details:
bwutil = 0.000436 
total_CMD = 3443711 
util_bw = 1502 
Wasted_Col = 1198 
Wasted_Row = 24 
Idle = 3440987 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 54 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1120 
rwq = 0 
CCDLc_limit_alone = 1120 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 3443711 
n_nop = 3442199 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 1486 
n_act = 8 
n_pre = 2 
n_ref = 0 
n_req = 772 
total_req = 1502 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 1502 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000436 
Either_Row_CoL_Bus_Util = 0.000439 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001283 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0012835
Memory Partition 29: 
Cache L2_bank_058:
MSHR contents

Cache L2_bank_059:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[29]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3443711 n_nop=3442187 n_act=8 n_pre=2 n_ref_event=0 n_req=770 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=1498 bw_util=0.0004396
n_activity=3733 dram_eff=0.4056
bk0: 8a 3443305i bk1: 8a 3443343i bk2: 0a 3443711i bk3: 0a 3443711i bk4: 0a 3443325i bk5: 0a 3443367i bk6: 0a 3443711i bk7: 0a 3443711i bk8: 0a 3443374i bk9: 0a 3443397i bk10: 0a 3443711i bk11: 0a 3443711i bk12: 0a 3443711i bk13: 0a 3443711i bk14: 0a 3443711i bk15: 0a 3443711i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.989610
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.992042
Bank_Level_Parallism = 1.045763
Bank_Level_Parallism_Col = 1.046293
Bank_Level_Parallism_Ready = 1.009247
write_to_read_ratio_blp_rw_average = 0.981193
GrpLevelPara = 1.046293 

BW Util details:
bwutil = 0.000440 
total_CMD = 3443711 
util_bw = 1514 
Wasted_Col = 1259 
Wasted_Row = 24 
Idle = 3440914 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 54 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1181 
rwq = 0 
CCDLc_limit_alone = 1181 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 3443711 
n_nop = 3442187 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 1498 
n_act = 8 
n_pre = 2 
n_ref = 0 
n_req = 770 
total_req = 1514 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 1514 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000440 
Either_Row_CoL_Bus_Util = 0.000443 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001590 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.00159015
Memory Partition 30: 
Cache L2_bank_060:
MSHR contents

Cache L2_bank_061:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[30]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3443711 n_nop=3442198 n_act=8 n_pre=2 n_ref_event=0 n_req=771 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=1487 bw_util=0.0004364
n_activity=3658 dram_eff=0.4109
bk0: 8a 3443314i bk1: 8a 3443351i bk2: 0a 3443711i bk3: 0a 3443711i bk4: 0a 3443338i bk5: 0a 3443373i bk6: 0a 3443711i bk7: 0a 3443711i bk8: 0a 3443383i bk9: 0a 3443364i bk10: 0a 3443711i bk11: 0a 3443711i bk12: 0a 3443711i bk13: 0a 3443711i bk14: 0a 3443711i bk15: 0a 3443711i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.989624
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.992053
Bank_Level_Parallism = 1.061180
Bank_Level_Parallism_Col = 1.061901
Bank_Level_Parallism_Ready = 1.013307
write_to_read_ratio_blp_rw_average = 0.980840
GrpLevelPara = 1.061901 

BW Util details:
bwutil = 0.000436 
total_CMD = 3443711 
util_bw = 1503 
Wasted_Col = 1219 
Wasted_Row = 24 
Idle = 3440965 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 54 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1141 
rwq = 0 
CCDLc_limit_alone = 1141 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 3443711 
n_nop = 3442198 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 1487 
n_act = 8 
n_pre = 2 
n_ref = 0 
n_req = 771 
total_req = 1503 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 1503 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000436 
Either_Row_CoL_Bus_Util = 0.000439 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001664 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.00166448
Memory Partition 31: 
Cache L2_bank_062:
MSHR contents

Cache L2_bank_063:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[31]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3443711 n_nop=3442128 n_act=8 n_pre=2 n_ref_event=0 n_req=775 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=1557 bw_util=0.0004568
n_activity=3612 dram_eff=0.4355
bk0: 8a 3443302i bk1: 8a 3443225i bk2: 0a 3443711i bk3: 0a 3443711i bk4: 0a 3443348i bk5: 0a 3443375i bk6: 0a 3443711i bk7: 0a 3443711i bk8: 0a 3443357i bk9: 0a 3443370i bk10: 0a 3443711i bk11: 0a 3443711i bk12: 0a 3443711i bk13: 0a 3443711i bk14: 0a 3443711i bk15: 0a 3443711i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.989677
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.992095
Bank_Level_Parallism = 1.097421
Bank_Level_Parallism_Col = 1.098551
Bank_Level_Parallism_Ready = 1.013350
write_to_read_ratio_blp_rw_average = 0.981159
GrpLevelPara = 1.098551 

BW Util details:
bwutil = 0.000457 
total_CMD = 3443711 
util_bw = 1573 
Wasted_Col = 1195 
Wasted_Row = 24 
Idle = 3440919 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 54 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1117 
rwq = 0 
CCDLc_limit_alone = 1117 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 3443711 
n_nop = 3442128 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 1557 
n_act = 8 
n_pre = 2 
n_ref = 0 
n_req = 775 
total_req = 1573 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 1573 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000457 
Either_Row_CoL_Bus_Util = 0.000460 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001829 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00182884

========= L2 cache stats =========
L2_cache_bank[0]: Access = 2065, Miss = 8, Miss_rate = 0.004, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[1]: Access = 906, Miss = 8, Miss_rate = 0.009, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[2]: Access = 2261, Miss = 36, Miss_rate = 0.016, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[3]: Access = 906, Miss = 8, Miss_rate = 0.009, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[4]: Access = 2383, Miss = 56, Miss_rate = 0.023, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[5]: Access = 906, Miss = 8, Miss_rate = 0.009, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[6]: Access = 1336, Miss = 16, Miss_rate = 0.012, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[7]: Access = 906, Miss = 8, Miss_rate = 0.009, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[8]: Access = 1335, Miss = 16, Miss_rate = 0.012, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[9]: Access = 907, Miss = 8, Miss_rate = 0.009, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[10]: Access = 1343, Miss = 26, Miss_rate = 0.019, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[11]: Access = 908, Miss = 8, Miss_rate = 0.009, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[12]: Access = 1335, Miss = 16, Miss_rate = 0.012, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[13]: Access = 908, Miss = 8, Miss_rate = 0.009, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[14]: Access = 1379, Miss = 72, Miss_rate = 0.052, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[15]: Access = 907, Miss = 8, Miss_rate = 0.009, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[16]: Access = 1356, Miss = 44, Miss_rate = 0.032, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[17]: Access = 906, Miss = 8, Miss_rate = 0.009, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[18]: Access = 1337, Miss = 16, Miss_rate = 0.012, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[19]: Access = 906, Miss = 8, Miss_rate = 0.009, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[20]: Access = 1353, Miss = 37, Miss_rate = 0.027, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[21]: Access = 906, Miss = 8, Miss_rate = 0.009, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[22]: Access = 1400, Miss = 95, Miss_rate = 0.068, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[23]: Access = 906, Miss = 8, Miss_rate = 0.009, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[24]: Access = 1366, Miss = 55, Miss_rate = 0.040, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[25]: Access = 906, Miss = 8, Miss_rate = 0.009, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[26]: Access = 1362, Miss = 57, Miss_rate = 0.042, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[27]: Access = 907, Miss = 8, Miss_rate = 0.009, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[28]: Access = 1368, Miss = 65, Miss_rate = 0.048, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[29]: Access = 908, Miss = 8, Miss_rate = 0.009, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[30]: Access = 1341, Miss = 26, Miss_rate = 0.019, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[31]: Access = 908, Miss = 8, Miss_rate = 0.009, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[32]: Access = 1223, Miss = 49, Miss_rate = 0.040, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[33]: Access = 907, Miss = 8, Miss_rate = 0.009, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[34]: Access = 1064, Miss = 27, Miss_rate = 0.025, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[35]: Access = 906, Miss = 8, Miss_rate = 0.009, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[36]: Access = 909, Miss = 8, Miss_rate = 0.009, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[37]: Access = 906, Miss = 8, Miss_rate = 0.009, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[38]: Access = 908, Miss = 8, Miss_rate = 0.009, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[39]: Access = 906, Miss = 8, Miss_rate = 0.009, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[40]: Access = 908, Miss = 8, Miss_rate = 0.009, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[41]: Access = 906, Miss = 8, Miss_rate = 0.009, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[42]: Access = 907, Miss = 8, Miss_rate = 0.009, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[43]: Access = 906, Miss = 8, Miss_rate = 0.009, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[44]: Access = 906, Miss = 8, Miss_rate = 0.009, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[45]: Access = 907, Miss = 8, Miss_rate = 0.009, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[46]: Access = 906, Miss = 8, Miss_rate = 0.009, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[47]: Access = 908, Miss = 8, Miss_rate = 0.009, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[48]: Access = 906, Miss = 8, Miss_rate = 0.009, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[49]: Access = 908, Miss = 8, Miss_rate = 0.009, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[50]: Access = 906, Miss = 8, Miss_rate = 0.009, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[51]: Access = 907, Miss = 8, Miss_rate = 0.009, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[52]: Access = 906, Miss = 8, Miss_rate = 0.009, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[53]: Access = 906, Miss = 8, Miss_rate = 0.009, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[54]: Access = 907, Miss = 8, Miss_rate = 0.009, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[55]: Access = 906, Miss = 8, Miss_rate = 0.009, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[56]: Access = 908, Miss = 8, Miss_rate = 0.009, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[57]: Access = 906, Miss = 8, Miss_rate = 0.009, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[58]: Access = 908, Miss = 8, Miss_rate = 0.009, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[59]: Access = 906, Miss = 8, Miss_rate = 0.009, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[60]: Access = 907, Miss = 8, Miss_rate = 0.009, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[61]: Access = 906, Miss = 8, Miss_rate = 0.009, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[62]: Access = 906, Miss = 8, Miss_rate = 0.009, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[63]: Access = 907, Miss = 8, Miss_rate = 0.009, Pending_hits = 24, Reservation_fails = 0
L2_total_cache_accesses = 68316
L2_total_cache_misses = 1085
L2_total_cache_miss_rate = 0.0159
L2_total_cache_pending_hits = 1536
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 10240
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1536
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 128
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 384
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 55455
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 33
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 540
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 12288
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 56028
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=75996
icnt_total_pkts_simt_to_mem=75996
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 75996
Req_Network_cycles = 4586214
Req_Network_injected_packets_per_cycle =       0.0166 
Req_Network_conflicts_per_cycle =       0.0042
Req_Network_conflicts_per_cycle_util =       0.7023
Req_Bank_Level_Parallism =       2.7492
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0028
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0003

Reply_Network_injected_packets_num = 75996
Reply_Network_cycles = 4586214
Reply_Network_injected_packets_per_cycle =        0.0166
Reply_Network_conflicts_per_cycle =        0.1190
Reply_Network_conflicts_per_cycle_util =      18.5455
Reply_Bank_Level_Parallism =       2.5815
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0165
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0002
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 3 hrs, 47 min, 46 sec (13666 sec)
gpgpu_simulation_rate = 60757 (inst/sec)
gpgpu_simulation_rate = 335 (cycle/sec)
gpgpu_silicon_slowdown = 3379104x
GPGPU-Sim: detected inactive GPU simulation thread
GPGPU-Sim: *** exit detected ***
