Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date             : Tue Oct 19 15:55:05 2021
| Host             : pc running 64-bit Ubuntu 18.04.6 LTS
| Command          : report_power -file factor2_power_routed.rpt -pb factor2_power_summary_routed.pb -rpx factor2_power_routed.rpx
| Design           : factor2
| Device           : xc7a100tfgg676-2
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
-------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 0.309        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 0.211        |
| Device Static (W)        | 0.098        |
| Effective TJA (C/W)      | 2.6          |
| Max Ambient (C)          | 84.2         |
| Junction Temperature (C) | 25.8         |
| Confidence Level         | Low          |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.020 |        8 |       --- |             --- |
| Slice Logic              |     0.010 |    10090 |       --- |             --- |
|   LUT as Logic           |     0.009 |     2850 |     63400 |            4.50 |
|   Register               |    <0.001 |     5656 |    126800 |            4.46 |
|   CARRY4                 |    <0.001 |      232 |     15850 |            1.46 |
|   LUT as Distributed RAM |    <0.001 |      168 |     19000 |            0.88 |
|   F7/F8 Muxes            |    <0.001 |      287 |     63400 |            0.45 |
|   BUFG                   |    <0.001 |        4 |        32 |           12.50 |
|   Others                 |     0.000 |      220 |       --- |             --- |
| Signals                  |     0.014 |     7846 |       --- |             --- |
| Block RAM                |     0.007 |        7 |       135 |            5.19 |
| PLL                      |     0.099 |        1 |         6 |           16.67 |
| I/O                      |     0.061 |      131 |       300 |           43.67 |
| Static Power             |     0.098 |          |           |                 |
| Total                    |     0.309 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) | Powerup (A) | Budget (A)  | Margin (A) |
+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Vccint    |       1.000 |     0.071 |       0.055 |      0.015 |       NA    | Unspecified | NA         |
| Vccaux    |       1.800 |     0.073 |       0.055 |      0.018 |       NA    | Unspecified | NA         |
| Vcco33    |       3.300 |     0.021 |       0.017 |      0.004 |       NA    | Unspecified | NA         |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccbram   |       1.000 |     0.001 |       0.001 |      0.000 |       NA    | Unspecified | NA         |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |       NA    | Unspecified | NA         |
+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                             |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                                    |
| Clock nodes activity        | Medium     | More than 5% of clocks are missing user specification  | Provide missing clock activity with a constraint file, simulation results or by editing the "By Clock Domain" view |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view           |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views         |
| Device models               | High       | Device models are Production                           |                                                                                                                    |
|                             |            |                                                        |                                                                                                                    |
| Overall confidence level    | Low        |                                                        |                                                                                                                    |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 2.6                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 4.6                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+--------------+----------------------------+-----------------+
| Clock        | Domain                     | Constraint (ns) |
+--------------+----------------------------+-----------------+
| clk_out1_pll | pll_inst/inst/clk_out1_pll |             8.0 |
| clk_out2_pll | pll_inst/inst/clk_out2_pll |            40.0 |
| clk_out3_pll | pll_inst/inst/clk_out3_pll |            78.0 |
| clk_out4_pll | pll_inst/inst/clk_out4_pll |           100.0 |
| clkfbout_pll | pll_inst/inst/clkfbout_pll |            50.0 |
| sys_clk      | sys_clk                    |            16.7 |
+--------------+----------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+---------------------+-----------+
| Name                | Power (W) |
+---------------------+-----------+
| factor2             |     0.211 |
|   adc               |     0.006 |
|   arb_inst          |     0.001 |
|   dfs               |     0.004 |
|     tx_fifo         |     0.001 |
|       U0            |     0.001 |
|   fifo_arp          |     0.002 |
|     U0              |     0.002 |
|       inst_fifo_gen |     0.002 |
|   fifo_pkt25700     |     0.004 |
|     U0              |     0.004 |
|       inst_fifo_gen |     0.004 |
|   fifo_pkt26010     |     0.003 |
|     U0              |     0.003 |
|       inst_fifo_gen |     0.003 |
|   fifo_pkt26100     |     0.003 |
|     U0              |     0.003 |
|       inst_fifo_gen |     0.003 |
|   pll_inst          |     0.099 |
|     inst            |     0.099 |
|   rx_pkt            |     0.002 |
|   skp               |     0.003 |
|   tx_25700          |     0.011 |
|     crc_inst        |     0.001 |
|   tx_26010          |     0.002 |
|     crc_inst        |     0.001 |
|   tx_26100          |     0.003 |
+---------------------+-----------+


