# //  Questa Intel Starter FPGA Edition-64
# //  Version 2021.2 linux_x86_64 Apr 14 2021
# //
# //  Copyright 1991-2021 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# vsim work.controle_servo_tb 
# Start time: 18:37:42 on Sep 05,2023
# ** Note: (vsim-3812) Design is being optimized...
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.controle_servo_tb(tb)#1
add wave -position insertpoint  \
sim:/controle_servo_tb/clock_in \
sim:/controle_servo_tb/reset_in \
sim:/controle_servo_tb/posicao_in \
sim:/controle_servo_tb/sinal_pwm_out \
sim:/controle_servo_tb/keep_simulating \
sim:/controle_servo_tb/clockPeriod
run -all
# ** Note: Inicio da simulacao
# ... Simulacao ate 800 ms. Aguarde o final da simulacao...
#    Time: 0 ns  Iteration: 0  Instance: /controle_servo_tb
# ** Note: Fim da simulacao
#    Time: 800000080 ns  Iteration: 0  Instance: /controle_servo_tb
# End time: 19:21:26 on Sep 05,2023, Elapsed time: 0:43:44
# Errors: 0, Warnings: 0
