# This script segment is generated automatically by AutoPilot

if {${::AESL::PGuard_rtl_comp_handler}} {
	::AP::rtl_comp_handler BlackBoxJam_sparsemux_19_4_24_1_1 BINDTYPE {op} TYPE {sparsemux} IMPL {auto}
}


# clear list
if {${::AESL::PGuard_autoexp_gen}} {
    cg_default_interface_gen_dc_begin
    cg_default_interface_gen_bundle_begin
    AESL_LIB_XILADAPTER::native_axis_begin
}

# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 46 \
    name p_ZL8weights0_0 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename p_ZL8weights0_0 \
    op interface \
    ports { p_ZL8weights0_0_address0 { O 6 vector } p_ZL8weights0_0_ce0 { O 1 bit } p_ZL8weights0_0_q0 { I 3 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'p_ZL8weights0_0'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 47 \
    name p_ZL8weights0_1 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename p_ZL8weights0_1 \
    op interface \
    ports { p_ZL8weights0_1_address0 { O 6 vector } p_ZL8weights0_1_ce0 { O 1 bit } p_ZL8weights0_1_q0 { I 3 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'p_ZL8weights0_1'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 48 \
    name p_ZL8weights0_2 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename p_ZL8weights0_2 \
    op interface \
    ports { p_ZL8weights0_2_address0 { O 6 vector } p_ZL8weights0_2_ce0 { O 1 bit } p_ZL8weights0_2_q0 { I 3 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'p_ZL8weights0_2'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 49 \
    name p_ZL8weights0_3 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename p_ZL8weights0_3 \
    op interface \
    ports { p_ZL8weights0_3_address0 { O 6 vector } p_ZL8weights0_3_ce0 { O 1 bit } p_ZL8weights0_3_q0 { I 3 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'p_ZL8weights0_3'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 50 \
    name p_ZL8weights0_4 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename p_ZL8weights0_4 \
    op interface \
    ports { p_ZL8weights0_4_address0 { O 6 vector } p_ZL8weights0_4_ce0 { O 1 bit } p_ZL8weights0_4_q0 { I 3 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'p_ZL8weights0_4'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 51 \
    name p_ZL8weights0_5 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename p_ZL8weights0_5 \
    op interface \
    ports { p_ZL8weights0_5_address0 { O 6 vector } p_ZL8weights0_5_ce0 { O 1 bit } p_ZL8weights0_5_q0 { I 3 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'p_ZL8weights0_5'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 52 \
    name p_ZL8weights0_6 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename p_ZL8weights0_6 \
    op interface \
    ports { p_ZL8weights0_6_address0 { O 6 vector } p_ZL8weights0_6_ce0 { O 1 bit } p_ZL8weights0_6_q0 { I 3 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'p_ZL8weights0_6'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 53 \
    name p_ZL8weights0_7 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename p_ZL8weights0_7 \
    op interface \
    ports { p_ZL8weights0_7_address0 { O 6 vector } p_ZL8weights0_7_ce0 { O 1 bit } p_ZL8weights0_7_q0 { I 3 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'p_ZL8weights0_7'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 54 \
    name p_ZL8weights0_8 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename p_ZL8weights0_8 \
    op interface \
    ports { p_ZL8weights0_8_address0 { O 6 vector } p_ZL8weights0_8_ce0 { O 1 bit } p_ZL8weights0_8_q0 { I 3 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'p_ZL8weights0_8'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 55 \
    name p_ZL8weights0_9 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename p_ZL8weights0_9 \
    op interface \
    ports { p_ZL8weights0_9_address0 { O 6 vector } p_ZL8weights0_9_ce0 { O 1 bit } p_ZL8weights0_9_q0 { I 3 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'p_ZL8weights0_9'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 56 \
    name p_ZL8weights0_10 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename p_ZL8weights0_10 \
    op interface \
    ports { p_ZL8weights0_10_address0 { O 6 vector } p_ZL8weights0_10_ce0 { O 1 bit } p_ZL8weights0_10_q0 { I 3 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'p_ZL8weights0_10'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 57 \
    name p_ZL8weights0_11 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename p_ZL8weights0_11 \
    op interface \
    ports { p_ZL8weights0_11_address0 { O 6 vector } p_ZL8weights0_11_ce0 { O 1 bit } p_ZL8weights0_11_q0 { I 3 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'p_ZL8weights0_11'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 58 \
    name p_ZL8weights0_12 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename p_ZL8weights0_12 \
    op interface \
    ports { p_ZL8weights0_12_address0 { O 6 vector } p_ZL8weights0_12_ce0 { O 1 bit } p_ZL8weights0_12_q0 { I 3 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'p_ZL8weights0_12'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 59 \
    name p_ZL8weights0_13 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename p_ZL8weights0_13 \
    op interface \
    ports { p_ZL8weights0_13_address0 { O 6 vector } p_ZL8weights0_13_ce0 { O 1 bit } p_ZL8weights0_13_q0 { I 3 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'p_ZL8weights0_13'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 60 \
    name p_ZL8weights0_14 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename p_ZL8weights0_14 \
    op interface \
    ports { p_ZL8weights0_14_address0 { O 6 vector } p_ZL8weights0_14_ce0 { O 1 bit } p_ZL8weights0_14_q0 { I 3 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'p_ZL8weights0_14'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 61 \
    name p_ZL8weights0_15 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename p_ZL8weights0_15 \
    op interface \
    ports { p_ZL8weights0_15_address0 { O 6 vector } p_ZL8weights0_15_ce0 { O 1 bit } p_ZL8weights0_15_q0 { I 3 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'p_ZL8weights0_15'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 62 \
    name p_ZL8threshs0_0 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename p_ZL8threshs0_0 \
    op interface \
    ports { p_ZL8threshs0_0_address0 { O 2 vector } p_ZL8threshs0_0_ce0 { O 1 bit } p_ZL8threshs0_0_q0 { I 24 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'p_ZL8threshs0_0'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 63 \
    name p_ZL8threshs0_1 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename p_ZL8threshs0_1 \
    op interface \
    ports { p_ZL8threshs0_1_address0 { O 2 vector } p_ZL8threshs0_1_ce0 { O 1 bit } p_ZL8threshs0_1_q0 { I 24 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'p_ZL8threshs0_1'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 64 \
    name p_ZL8threshs0_2 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename p_ZL8threshs0_2 \
    op interface \
    ports { p_ZL8threshs0_2_address0 { O 2 vector } p_ZL8threshs0_2_ce0 { O 1 bit } p_ZL8threshs0_2_q0 { I 24 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'p_ZL8threshs0_2'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 65 \
    name p_ZL8threshs0_3 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename p_ZL8threshs0_3 \
    op interface \
    ports { p_ZL8threshs0_3_address0 { O 2 vector } p_ZL8threshs0_3_ce0 { O 1 bit } p_ZL8threshs0_3_q0 { I 24 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'p_ZL8threshs0_3'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 66 \
    name p_ZL8threshs0_4 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename p_ZL8threshs0_4 \
    op interface \
    ports { p_ZL8threshs0_4_address0 { O 2 vector } p_ZL8threshs0_4_ce0 { O 1 bit } p_ZL8threshs0_4_q0 { I 24 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'p_ZL8threshs0_4'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 67 \
    name p_ZL8threshs0_5 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename p_ZL8threshs0_5 \
    op interface \
    ports { p_ZL8threshs0_5_address0 { O 2 vector } p_ZL8threshs0_5_ce0 { O 1 bit } p_ZL8threshs0_5_q0 { I 24 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'p_ZL8threshs0_5'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 68 \
    name p_ZL8threshs0_6 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename p_ZL8threshs0_6 \
    op interface \
    ports { p_ZL8threshs0_6_address0 { O 2 vector } p_ZL8threshs0_6_ce0 { O 1 bit } p_ZL8threshs0_6_q0 { I 24 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'p_ZL8threshs0_6'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 69 \
    name p_ZL8threshs0_7 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename p_ZL8threshs0_7 \
    op interface \
    ports { p_ZL8threshs0_7_address0 { O 2 vector } p_ZL8threshs0_7_ce0 { O 1 bit } p_ZL8threshs0_7_q0 { I 24 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'p_ZL8threshs0_7'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 70 \
    name p_ZL8threshs0_8 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename p_ZL8threshs0_8 \
    op interface \
    ports { p_ZL8threshs0_8_address0 { O 2 vector } p_ZL8threshs0_8_ce0 { O 1 bit } p_ZL8threshs0_8_q0 { I 24 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'p_ZL8threshs0_8'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 71 \
    name p_ZL8threshs0_9 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename p_ZL8threshs0_9 \
    op interface \
    ports { p_ZL8threshs0_9_address0 { O 2 vector } p_ZL8threshs0_9_ce0 { O 1 bit } p_ZL8threshs0_9_q0 { I 24 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'p_ZL8threshs0_9'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 72 \
    name p_ZL8threshs0_10 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename p_ZL8threshs0_10 \
    op interface \
    ports { p_ZL8threshs0_10_address0 { O 2 vector } p_ZL8threshs0_10_ce0 { O 1 bit } p_ZL8threshs0_10_q0 { I 24 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'p_ZL8threshs0_10'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 73 \
    name p_ZL8threshs0_11 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename p_ZL8threshs0_11 \
    op interface \
    ports { p_ZL8threshs0_11_address0 { O 2 vector } p_ZL8threshs0_11_ce0 { O 1 bit } p_ZL8threshs0_11_q0 { I 24 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'p_ZL8threshs0_11'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 74 \
    name p_ZL8threshs0_12 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename p_ZL8threshs0_12 \
    op interface \
    ports { p_ZL8threshs0_12_address0 { O 2 vector } p_ZL8threshs0_12_ce0 { O 1 bit } p_ZL8threshs0_12_q0 { I 24 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'p_ZL8threshs0_12'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 75 \
    name p_ZL8threshs0_13 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename p_ZL8threshs0_13 \
    op interface \
    ports { p_ZL8threshs0_13_address0 { O 2 vector } p_ZL8threshs0_13_ce0 { O 1 bit } p_ZL8threshs0_13_q0 { I 24 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'p_ZL8threshs0_13'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 76 \
    name p_ZL8threshs0_14 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename p_ZL8threshs0_14 \
    op interface \
    ports { p_ZL8threshs0_14_address0 { O 2 vector } p_ZL8threshs0_14_ce0 { O 1 bit } p_ZL8threshs0_14_q0 { I 24 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'p_ZL8threshs0_14'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 77 \
    name p_ZL8threshs0_15 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename p_ZL8threshs0_15 \
    op interface \
    ports { p_ZL8threshs0_15_address0 { O 2 vector } p_ZL8threshs0_15_ce0 { O 1 bit } p_ZL8threshs0_15_q0 { I 24 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'p_ZL8threshs0_15'"
}
}


# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 43 \
    name mul_i \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_mul_i \
    op interface \
    ports { mul_i { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 44 \
    name convInp_5 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_convInp_5 \
    op interface \
    ports { convInp_5_dout { I 24 vector } convInp_5_num_data_valid { I 3 vector } convInp_5_fifo_cap { I 3 vector } convInp_5_empty_n { I 1 bit } convInp_5_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 45 \
    name mvOut_m_buffer_10 \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_mvOut_m_buffer_10 \
    op interface \
    ports { mvOut_m_buffer_10_din { O 16 vector } mvOut_m_buffer_10_num_data_valid { I 3 vector } mvOut_m_buffer_10_fifo_cap { I 3 vector } mvOut_m_buffer_10_full_n { I 1 bit } mvOut_m_buffer_10_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id -1 \
    name ap_ctrl \
    type ap_ctrl \
    reset_level 1 \
    sync_rst true \
    corename ap_ctrl \
    op interface \
    ports { ap_start { I 1 bit } ap_ready { O 1 bit } ap_done { O 1 bit } ap_idle { O 1 bit } } \
} "
}


# Adapter definition:
set PortName ap_clk
set DataWd 1 
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc cg_default_interface_gen_clock] == "cg_default_interface_gen_clock"} {
eval "cg_default_interface_gen_clock { \
    id -2 \
    name ${PortName} \
    reset_level 1 \
    sync_rst true \
    corename apif_ap_clk \
    data_wd ${DataWd} \
    op interface \
}"
} else {
puts "@W \[IMPL-113\] Cannot find bus interface model in the library. Ignored generation of bus interface for '${PortName}'"
}
}


# Adapter definition:
set PortName ap_rst
set DataWd 1 
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc cg_default_interface_gen_reset] == "cg_default_interface_gen_reset"} {
eval "cg_default_interface_gen_reset { \
    id -3 \
    name ${PortName} \
    reset_level 1 \
    sync_rst true \
    corename apif_ap_rst \
    data_wd ${DataWd} \
    op interface \
}"
} else {
puts "@W \[IMPL-114\] Cannot find bus interface model in the library. Ignored generation of bus interface for '${PortName}'"
}
}



# merge
if {${::AESL::PGuard_autoexp_gen}} {
    cg_default_interface_gen_dc_end
    cg_default_interface_gen_bundle_end
    AESL_LIB_XILADAPTER::native_axis_end
}


# flow_control definition:
set InstName BlackBoxJam_flow_control_loop_pipe_sequential_init_U
set CompName BlackBoxJam_flow_control_loop_pipe_sequential_init
set name flow_control_loop_pipe_sequential_init
if {${::AESL::PGuard_autocg_gen} && ${::AESL::PGuard_autocg_ipmgen}} {
if {[info proc ::AESL_LIB_VIRTEX::xil_gen_UPC_flow_control] == "::AESL_LIB_VIRTEX::xil_gen_UPC_flow_control"} {
eval "::AESL_LIB_VIRTEX::xil_gen_UPC_flow_control { \
    name ${name} \
    prefix BlackBoxJam_ \
}"
} else {
puts "@W \[IMPL-107\] Cannot find ::AESL_LIB_VIRTEX::xil_gen_UPC_flow_control, check your platform lib"
}
}


if {${::AESL::PGuard_rtl_comp_handler}} {
	::AP::rtl_comp_handler $CompName BINDTYPE interface TYPE internal_upc_flow_control INSTNAME $InstName
}


