Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Sat Nov  2 08:58:23 2024
| Host         : Neo_com running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file logic_gate_timing_summary_routed.rpt -pb logic_gate_timing_summary_routed.pb -rpx logic_gate_timing_summary_routed.rpx -warn_on_violation
| Design       : logic_gate
| Device       : 7s75-fgga484
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  58          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (58)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (116)
5. checking no_input_delay (1)
6. checking no_output_delay (18)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (58)
-------------------------
 There are 58 register/latch pins with no clock driven by root clock pin: clk (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (116)
--------------------------------------------------
 There are 116 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (18)
--------------------------------
 There are 18 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                  135          inf        0.000                      0                  135           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           135 Endpoints
Min Delay           135 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk
                            (input port)
  Destination:            LCD_E
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.637ns  (logic 5.136ns (48.281%)  route 5.501ns (51.719%))
  Logic Levels:           3  (BUFG=1 IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B6                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    B6                   IBUF (Prop_ibuf_I_O)         1.500     1.500 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.315     3.815    LCD_E_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.911 r  LCD_E_OBUF_BUFG_inst/O
                         net (fo=59, routed)          3.186     7.098    LCD_E_OBUF_BUFG
    A6                   OBUF (Prop_obuf_I_O)         3.540    10.637 r  LCD_E_OBUF_inst/O
                         net (fo=0)                   0.000    10.637    LCD_E
    A6                                                                r  LCD_E (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LCD_RW_reg/C
                            (rising edge-triggered cell FDPE)
  Destination:            LCD_RW
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.046ns  (logic 3.978ns (56.448%)  route 3.069ns (43.552%))
  Logic Levels:           2  (FDPE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y144        FDPE                         0.000     0.000 r  LCD_RW_reg/C
    SLICE_X85Y144        FDPE (Prop_fdpe_C_Q)         0.456     0.456 r  LCD_RW_reg/Q
                         net (fo=1, routed)           3.069     3.525    LCD_RW_OBUF
    D6                   OBUF (Prop_obuf_I_O)         3.522     7.046 r  LCD_RW_OBUF_inst/O
                         net (fo=0)                   0.000     7.046    LCD_RW
    D6                                                                r  LCD_RW (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LCD_DATA_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            LCD_DATA[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.844ns  (logic 3.985ns (58.226%)  route 2.859ns (41.774%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y143        FDCE                         0.000     0.000 r  LCD_DATA_reg[5]/C
    SLICE_X85Y143        FDCE (Prop_fdce_C_Q)         0.456     0.456 r  LCD_DATA_reg[5]/Q
                         net (fo=1, routed)           2.859     3.315    LCD_DATA_OBUF[5]
    C5                   OBUF (Prop_obuf_I_O)         3.529     6.844 r  LCD_DATA_OBUF[5]_inst/O
                         net (fo=0)                   0.000     6.844    LCD_DATA[5]
    C5                                                                r  LCD_DATA[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LCD_RS_reg/C
                            (rising edge-triggered cell FDPE)
  Destination:            LCD_RS
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.701ns  (logic 3.972ns (59.281%)  route 2.729ns (40.719%))
  Logic Levels:           2  (FDPE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y143        FDPE                         0.000     0.000 r  LCD_RS_reg/C
    SLICE_X83Y143        FDPE (Prop_fdpe_C_Q)         0.456     0.456 r  LCD_RS_reg/Q
                         net (fo=1, routed)           2.729     3.185    LCD_RS_OBUF
    G6                   OBUF (Prop_obuf_I_O)         3.516     6.701 r  LCD_RS_OBUF_inst/O
                         net (fo=0)                   0.000     6.701    LCD_RS
    G6                                                                r  LCD_RS (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LCD_DATA_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            LCD_DATA[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.622ns  (logic 4.021ns (60.721%)  route 2.601ns (39.279%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y143        FDCE                         0.000     0.000 r  LCD_DATA_reg[4]/C
    SLICE_X83Y143        FDCE (Prop_fdce_C_Q)         0.456     0.456 r  LCD_DATA_reg[4]/Q
                         net (fo=1, routed)           2.601     3.057    LCD_DATA_OBUF[4]
    A2                   OBUF (Prop_obuf_I_O)         3.565     6.622 r  LCD_DATA_OBUF[4]_inst/O
                         net (fo=0)                   0.000     6.622    LCD_DATA[4]
    A2                                                                r  LCD_DATA[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LCD_DATA_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            LCD_DATA[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.597ns  (logic 4.003ns (60.670%)  route 2.595ns (39.330%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y144        FDCE                         0.000     0.000 r  LCD_DATA_reg[2]/C
    SLICE_X81Y144        FDCE (Prop_fdce_C_Q)         0.456     0.456 r  LCD_DATA_reg[2]/Q
                         net (fo=1, routed)           2.595     3.051    LCD_DATA_OBUF[2]
    C3                   OBUF (Prop_obuf_I_O)         3.547     6.597 r  LCD_DATA_OBUF[2]_inst/O
                         net (fo=0)                   0.000     6.597    LCD_DATA[2]
    C3                                                                r  LCD_DATA[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnt_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            cnt_reg[25]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.592ns  (logic 1.748ns (26.519%)  route 4.844ns (73.481%))
  Logic Levels:           8  (CARRY4=4 FDCE=1 LUT2=1 LUT4=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y143        FDCE                         0.000     0.000 r  cnt_reg[2]/C
    SLICE_X85Y143        FDCE (Prop_fdce_C_Q)         0.456     0.456 r  cnt_reg[2]/Q
                         net (fo=33, routed)          1.682     2.138    cnt_reg_n_0_[2]
    SLICE_X83Y145        LUT2 (Prop_lut2_I0_O)        0.124     2.262 r  cnt[31]_i_140/O
                         net (fo=1, routed)           0.000     2.262    cnt[31]_i_140_n_0
    SLICE_X83Y145        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.812 r  cnt_reg[31]_i_109/CO[3]
                         net (fo=1, routed)           0.000     2.812    cnt_reg[31]_i_109_n_0
    SLICE_X83Y146        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.926 r  cnt_reg[31]_i_73/CO[3]
                         net (fo=1, routed)           0.000     2.926    cnt_reg[31]_i_73_n_0
    SLICE_X83Y147        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.040 r  cnt_reg[31]_i_37/CO[3]
                         net (fo=1, routed)           0.000     3.040    cnt_reg[31]_i_37_n_0
    SLICE_X83Y148        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.154 f  cnt_reg[31]_i_9/CO[3]
                         net (fo=1, routed)           1.399     4.553    cnt1
    SLICE_X83Y143        LUT4 (Prop_lut4_I0_O)        0.124     4.677 r  cnt[31]_i_3/O
                         net (fo=32, routed)          1.763     6.440    cnt[31]_i_3_n_0
    SLICE_X83Y149        LUT4 (Prop_lut4_I1_O)        0.152     6.592 r  cnt[25]_i_1/O
                         net (fo=1, routed)           0.000     6.592    cnt[25]
    SLICE_X83Y149        FDCE                                         r  cnt_reg[25]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnt_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            cnt_reg[24]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.564ns  (logic 1.720ns (26.205%)  route 4.844ns (73.795%))
  Logic Levels:           8  (CARRY4=4 FDCE=1 LUT2=1 LUT4=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y143        FDCE                         0.000     0.000 r  cnt_reg[2]/C
    SLICE_X85Y143        FDCE (Prop_fdce_C_Q)         0.456     0.456 r  cnt_reg[2]/Q
                         net (fo=33, routed)          1.682     2.138    cnt_reg_n_0_[2]
    SLICE_X83Y145        LUT2 (Prop_lut2_I0_O)        0.124     2.262 r  cnt[31]_i_140/O
                         net (fo=1, routed)           0.000     2.262    cnt[31]_i_140_n_0
    SLICE_X83Y145        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.812 r  cnt_reg[31]_i_109/CO[3]
                         net (fo=1, routed)           0.000     2.812    cnt_reg[31]_i_109_n_0
    SLICE_X83Y146        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.926 r  cnt_reg[31]_i_73/CO[3]
                         net (fo=1, routed)           0.000     2.926    cnt_reg[31]_i_73_n_0
    SLICE_X83Y147        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.040 r  cnt_reg[31]_i_37/CO[3]
                         net (fo=1, routed)           0.000     3.040    cnt_reg[31]_i_37_n_0
    SLICE_X83Y148        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.154 f  cnt_reg[31]_i_9/CO[3]
                         net (fo=1, routed)           1.399     4.553    cnt1
    SLICE_X83Y143        LUT4 (Prop_lut4_I0_O)        0.124     4.677 r  cnt[31]_i_3/O
                         net (fo=32, routed)          1.763     6.440    cnt[31]_i_3_n_0
    SLICE_X83Y149        LUT4 (Prop_lut4_I1_O)        0.124     6.564 r  cnt[24]_i_1/O
                         net (fo=1, routed)           0.000     6.564    cnt[24]
    SLICE_X83Y149        FDCE                                         r  cnt_reg[24]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LED_out_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            LED_out[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.555ns  (logic 4.059ns (61.915%)  route 2.497ns (38.085%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y133        FDRE                         0.000     0.000 r  LED_out_reg[0]/C
    SLICE_X84Y133        FDRE (Prop_fdre_C_Q)         0.518     0.518 r  LED_out_reg[0]/Q
                         net (fo=1, routed)           2.497     3.015    LED_out_OBUF[0]
    N5                   OBUF (Prop_obuf_I_O)         3.541     6.555 r  LED_out_OBUF[0]_inst/O
                         net (fo=0)                   0.000     6.555    LED_out[0]
    N5                                                                r  LED_out[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LED_out_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            LED_out[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.542ns  (logic 3.980ns (60.845%)  route 2.561ns (39.155%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y133        FDRE                         0.000     0.000 r  LED_out_reg[4]/C
    SLICE_X85Y133        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  LED_out_reg[4]/Q
                         net (fo=1, routed)           2.561     3.017    LED_out_OBUF[4]
    N7                   OBUF (Prop_obuf_I_O)         3.524     6.542 r  LED_out_OBUF[4]_inst/O
                         net (fo=0)                   0.000     6.542    LED_out[4]
    N7                                                                r  LED_out[4] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 FSM_onehot_state_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            LCD_DATA_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.378ns  (logic 0.186ns (49.227%)  route 0.192ns (50.773%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y142        FDCE                         0.000     0.000 r  FSM_onehot_state_reg[4]/C
    SLICE_X82Y142        FDCE (Prop_fdce_C_Q)         0.141     0.141 r  FSM_onehot_state_reg[4]/Q
                         net (fo=10, routed)          0.192     0.333    FSM_onehot_state_reg_n_0_[4]
    SLICE_X85Y143        LUT6 (Prop_lut6_I2_O)        0.045     0.378 r  LCD_DATA[5]_i_1/O
                         net (fo=1, routed)           0.000     0.378    LCD_DATA[5]_i_1_n_0
    SLICE_X85Y143        FDCE                                         r  LCD_DATA_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_state_reg[7]/C
                            (rising edge-triggered cell FDCE)
  Destination:            FSM_onehot_state_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.386ns  (logic 0.186ns (48.142%)  route 0.200ns (51.858%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y142        FDCE                         0.000     0.000 r  FSM_onehot_state_reg[7]/C
    SLICE_X82Y142        FDCE (Prop_fdce_C_Q)         0.141     0.141 r  FSM_onehot_state_reg[7]/Q
                         net (fo=8, routed)           0.200     0.341    FSM_onehot_state_reg_n_0_[7]
    SLICE_X82Y143        LUT5 (Prop_lut5_I0_O)        0.045     0.386 r  FSM_onehot_state[6]_i_1/O
                         net (fo=1, routed)           0.000     0.386    FSM_onehot_state[6]_i_1_n_0
    SLICE_X82Y143        FDCE                                         r  FSM_onehot_state_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_state_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            LED_out_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.391ns  (logic 0.141ns (36.048%)  route 0.250ns (63.952%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y142        FDCE                         0.000     0.000 r  FSM_onehot_state_reg[4]/C
    SLICE_X82Y142        FDCE (Prop_fdce_C_Q)         0.141     0.141 r  FSM_onehot_state_reg[4]/Q
                         net (fo=10, routed)          0.250     0.391    FSM_onehot_state_reg_n_0_[4]
    SLICE_X85Y137        FDRE                                         r  LED_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_state_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            FSM_onehot_state_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.395ns  (logic 0.186ns (47.081%)  route 0.209ns (52.919%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y142        FDCE                         0.000     0.000 r  FSM_onehot_state_reg[5]/C
    SLICE_X82Y142        FDCE (Prop_fdce_C_Q)         0.141     0.141 r  FSM_onehot_state_reg[5]/Q
                         net (fo=13, routed)          0.209     0.350    FSM_onehot_state_reg_n_0_[5]
    SLICE_X82Y142        LUT6 (Prop_lut6_I3_O)        0.045     0.395 r  FSM_onehot_state[5]_i_1/O
                         net (fo=1, routed)           0.000     0.395    FSM_onehot_state[5]_i_1_n_0
    SLICE_X82Y142        FDCE                                         r  FSM_onehot_state_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_state_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            FSM_onehot_state_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.397ns  (logic 0.207ns (52.193%)  route 0.190ns (47.807%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y141        FDCE                         0.000     0.000 r  FSM_onehot_state_reg[1]/C
    SLICE_X84Y141        FDCE (Prop_fdce_C_Q)         0.164     0.164 r  FSM_onehot_state_reg[1]/Q
                         net (fo=8, routed)           0.190     0.354    FSM_onehot_state_reg_n_0_[1]
    SLICE_X84Y141        LUT3 (Prop_lut3_I2_O)        0.043     0.397 r  FSM_onehot_state[2]_i_1/O
                         net (fo=1, routed)           0.000     0.397    FSM_onehot_state[2]_i_1_n_0
    SLICE_X84Y141        FDCE                                         r  FSM_onehot_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_state_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            FSM_onehot_state_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.399ns  (logic 0.209ns (52.433%)  route 0.190ns (47.567%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y141        FDCE                         0.000     0.000 r  FSM_onehot_state_reg[1]/C
    SLICE_X84Y141        FDCE (Prop_fdce_C_Q)         0.164     0.164 r  FSM_onehot_state_reg[1]/Q
                         net (fo=8, routed)           0.190     0.354    FSM_onehot_state_reg_n_0_[1]
    SLICE_X84Y141        LUT4 (Prop_lut4_I0_O)        0.045     0.399 r  FSM_onehot_state[1]_i_1/O
                         net (fo=1, routed)           0.000     0.399    FSM_onehot_state[1]_i_1_n_0
    SLICE_X84Y141        FDCE                                         r  FSM_onehot_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_state_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            FSM_onehot_state_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.409ns  (logic 0.186ns (45.498%)  route 0.223ns (54.502%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y142        FDCE                         0.000     0.000 r  FSM_onehot_state_reg[4]/C
    SLICE_X82Y142        FDCE (Prop_fdce_C_Q)         0.141     0.141 r  FSM_onehot_state_reg[4]/Q
                         net (fo=10, routed)          0.223     0.364    FSM_onehot_state_reg_n_0_[4]
    SLICE_X82Y142        LUT6 (Prop_lut6_I0_O)        0.045     0.409 r  FSM_onehot_state[4]_i_1/O
                         net (fo=1, routed)           0.000     0.409    FSM_onehot_state[4]_i_1_n_0
    SLICE_X82Y142        FDCE                                         r  FSM_onehot_state_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_state_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            LCD_DATA_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.415ns  (logic 0.247ns (59.540%)  route 0.168ns (40.460%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y141        FDCE                         0.000     0.000 r  FSM_onehot_state_reg[3]/C
    SLICE_X84Y141        FDCE (Prop_fdce_C_Q)         0.148     0.148 r  FSM_onehot_state_reg[3]/Q
                         net (fo=9, routed)           0.168     0.316    FSM_onehot_state_reg_n_0_[3]
    SLICE_X84Y142        LUT6 (Prop_lut6_I5_O)        0.099     0.415 r  LCD_DATA[0]_i_1/O
                         net (fo=1, routed)           0.000     0.415    LCD_DATA[0]_i_1_n_0
    SLICE_X84Y142        FDCE                                         r  LCD_DATA_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnt_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            LCD_RS_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.431ns  (logic 0.186ns (43.167%)  route 0.245ns (56.833%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y143        FDCE                         0.000     0.000 r  cnt_reg[0]/C
    SLICE_X85Y143        FDCE (Prop_fdce_C_Q)         0.141     0.141 r  cnt_reg[0]/Q
                         net (fo=38, routed)          0.245     0.386    cnt_reg_n_0_[0]
    SLICE_X83Y143        LUT6 (Prop_lut6_I0_O)        0.045     0.431 r  LCD_RS_i_1/O
                         net (fo=1, routed)           0.000     0.431    LCD_RS_i_1_n_0
    SLICE_X83Y143        FDPE                                         r  LCD_RS_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_state_reg[6]/C
                            (rising edge-triggered cell FDCE)
  Destination:            FSM_onehot_state_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.437ns  (logic 0.186ns (42.551%)  route 0.251ns (57.449%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y143        FDCE                         0.000     0.000 r  FSM_onehot_state_reg[6]/C
    SLICE_X82Y143        FDCE (Prop_fdce_C_Q)         0.141     0.141 r  FSM_onehot_state_reg[6]/Q
                         net (fo=7, routed)           0.251     0.392    FSM_onehot_state_reg_n_0_[6]
    SLICE_X82Y142        LUT6 (Prop_lut6_I5_O)        0.045     0.437 r  FSM_onehot_state[7]_i_1/O
                         net (fo=1, routed)           0.000     0.437    FSM_onehot_state[7]_i_1_n_0
    SLICE_X82Y142        FDCE                                         r  FSM_onehot_state_reg[7]/D
  -------------------------------------------------------------------    -------------------





