#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Sat Apr 20 00:30:18 2024
# Process ID: 20280
# Current directory: E:/PROJECTVIVADO/project_3calci/project_3calci.runs/synth_1
# Command line: vivado.exe -log calci.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source calci.tcl
# Log file: E:/PROJECTVIVADO/project_3calci/project_3calci.runs/synth_1/calci.vds
# Journal file: E:/PROJECTVIVADO/project_3calci/project_3calci.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source calci.tcl -notrace
Command: synth_design -top calci -part xc7a15tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a15t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a15t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 21920 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 687.613 ; gain = 236.961
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'calci' [E:/PROJECTVIVADO/project_3calci/project_3calci.srcs/sources_1/new/calci.vhd:32]
INFO: [Synth 8-3491] module 'demux_shift_vector' declared at 'E:/PROJECTVIVADO/project_3calci/project_3calci.srcs/sources_1/new/calci.vhd:170' bound to instance 'DM1' of component 'demux_shift_vector' [E:/PROJECTVIVADO/project_3calci/project_3calci.srcs/sources_1/new/calci.vhd:67]
INFO: [Synth 8-638] synthesizing module 'demux_shift_vector' [E:/PROJECTVIVADO/project_3calci/project_3calci.srcs/sources_1/new/calci.vhd:179]
INFO: [Synth 8-226] default block is never used [E:/PROJECTVIVADO/project_3calci/project_3calci.srcs/sources_1/new/calci.vhd:183]
INFO: [Synth 8-256] done synthesizing module 'demux_shift_vector' (1#1) [E:/PROJECTVIVADO/project_3calci/project_3calci.srcs/sources_1/new/calci.vhd:179]
INFO: [Synth 8-3491] module 'demux_shift_vector' declared at 'E:/PROJECTVIVADO/project_3calci/project_3calci.srcs/sources_1/new/calci.vhd:170' bound to instance 'DM2' of component 'demux_shift_vector' [E:/PROJECTVIVADO/project_3calci/project_3calci.srcs/sources_1/new/calci.vhd:68]
INFO: [Synth 8-3491] module 'addsub' declared at 'E:/PROJECTVIVADO/project_3calci/project_3calci.srcs/sources_1/new/calci.vhd:80' bound to instance 'A1' of component 'addsub' [E:/PROJECTVIVADO/project_3calci/project_3calci.srcs/sources_1/new/calci.vhd:69]
INFO: [Synth 8-638] synthesizing module 'addsub' [E:/PROJECTVIVADO/project_3calci/project_3calci.srcs/sources_1/new/calci.vhd:86]
INFO: [Synth 8-3491] module 'full_adder' declared at 'E:/PROJECTVIVADO/project_3calci/project_3calci.srcs/sources_1/new/calci.vhd:107' bound to instance 'F0' of component 'full_adder' [E:/PROJECTVIVADO/project_3calci/project_3calci.srcs/sources_1/new/calci.vhd:98]
INFO: [Synth 8-638] synthesizing module 'full_adder' [E:/PROJECTVIVADO/project_3calci/project_3calci.srcs/sources_1/new/calci.vhd:112]
INFO: [Synth 8-256] done synthesizing module 'full_adder' (2#1) [E:/PROJECTVIVADO/project_3calci/project_3calci.srcs/sources_1/new/calci.vhd:112]
INFO: [Synth 8-3491] module 'full_adder' declared at 'E:/PROJECTVIVADO/project_3calci/project_3calci.srcs/sources_1/new/calci.vhd:107' bound to instance 'F1' of component 'full_adder' [E:/PROJECTVIVADO/project_3calci/project_3calci.srcs/sources_1/new/calci.vhd:99]
INFO: [Synth 8-3491] module 'full_adder' declared at 'E:/PROJECTVIVADO/project_3calci/project_3calci.srcs/sources_1/new/calci.vhd:107' bound to instance 'F2' of component 'full_adder' [E:/PROJECTVIVADO/project_3calci/project_3calci.srcs/sources_1/new/calci.vhd:100]
INFO: [Synth 8-3491] module 'full_adder' declared at 'E:/PROJECTVIVADO/project_3calci/project_3calci.srcs/sources_1/new/calci.vhd:107' bound to instance 'F3' of component 'full_adder' [E:/PROJECTVIVADO/project_3calci/project_3calci.srcs/sources_1/new/calci.vhd:101]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin E:/PROJECTVIVADO/project_3calci/project_3calci.srcs/sources_1/new/calci.vhd-80.0, E:/PROJECTVIVADO/project_3calci/project_3calci.srcs/sources_1/new/calci.vhd-86.0 with 1st driver pin 'addsub:/F3/Cout' [E:/PROJECTVIVADO/project_3calci/project_3calci.srcs/sources_1/new/calci.vhd:80]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin E:/PROJECTVIVADO/project_3calci/project_3calci.srcs/sources_1/new/calci.vhd-80.0, E:/PROJECTVIVADO/project_3calci/project_3calci.srcs/sources_1/new/calci.vhd-86.0 with 2nd driver pin 'GND' [E:/PROJECTVIVADO/project_3calci/project_3calci.srcs/sources_1/new/calci.vhd:80]
CRITICAL WARNING: [Synth 8-6858] multi-driven net E:/PROJECTVIVADO/project_3calci/project_3calci.srcs/sources_1/new/calci.vhd-80.0, E:/PROJECTVIVADO/project_3calci/project_3calci.srcs/sources_1/new/calci.vhd-86.0 is connected to at least one constant driver which has been preserved, other driver is ignored [E:/PROJECTVIVADO/project_3calci/project_3calci.srcs/sources_1/new/calci.vhd:80]
INFO: [Synth 8-256] done synthesizing module 'addsub' (3#1) [E:/PROJECTVIVADO/project_3calci/project_3calci.srcs/sources_1/new/calci.vhd:86]
INFO: [Synth 8-3491] module 'addsub' declared at 'E:/PROJECTVIVADO/project_3calci/project_3calci.srcs/sources_1/new/calci.vhd:80' bound to instance 'A2' of component 'addsub' [E:/PROJECTVIVADO/project_3calci/project_3calci.srcs/sources_1/new/calci.vhd:70]
INFO: [Synth 8-3491] module 'Multiplier_VHDL' declared at 'E:/PROJECTVIVADO/project_3calci/project_3calci.srcs/sources_1/new/calci.vhd:122' bound to instance 'M1' of component 'Multiplier_VHDL' [E:/PROJECTVIVADO/project_3calci/project_3calci.srcs/sources_1/new/calci.vhd:71]
INFO: [Synth 8-638] synthesizing module 'Multiplier_VHDL' [E:/PROJECTVIVADO/project_3calci/project_3calci.srcs/sources_1/new/calci.vhd:128]
INFO: [Synth 8-256] done synthesizing module 'Multiplier_VHDL' (4#1) [E:/PROJECTVIVADO/project_3calci/project_3calci.srcs/sources_1/new/calci.vhd:128]
INFO: [Synth 8-3491] module 'divider' declared at 'E:/PROJECTVIVADO/project_3calci/project_3calci.srcs/sources_1/new/calci.vhd:140' bound to instance 'D1' of component 'divider' [E:/PROJECTVIVADO/project_3calci/project_3calci.srcs/sources_1/new/calci.vhd:72]
INFO: [Synth 8-638] synthesizing module 'divider' [E:/PROJECTVIVADO/project_3calci/project_3calci.srcs/sources_1/new/calci.vhd:148]
INFO: [Synth 8-256] done synthesizing module 'divider' (5#1) [E:/PROJECTVIVADO/project_3calci/project_3calci.srcs/sources_1/new/calci.vhd:148]
INFO: [Synth 8-3491] module 'mux_shift_vector' declared at 'E:/PROJECTVIVADO/project_3calci/project_3calci.srcs/sources_1/new/calci.vhd:217' bound to instance 'MX1' of component 'mux_shift_vector' [E:/PROJECTVIVADO/project_3calci/project_3calci.srcs/sources_1/new/calci.vhd:73]
INFO: [Synth 8-638] synthesizing module 'mux_shift_vector' [E:/PROJECTVIVADO/project_3calci/project_3calci.srcs/sources_1/new/calci.vhd:226]
INFO: [Synth 8-226] default block is never used [E:/PROJECTVIVADO/project_3calci/project_3calci.srcs/sources_1/new/calci.vhd:230]
INFO: [Synth 8-256] done synthesizing module 'mux_shift_vector' (6#1) [E:/PROJECTVIVADO/project_3calci/project_3calci.srcs/sources_1/new/calci.vhd:226]
INFO: [Synth 8-3491] module 'mux_shift_vector' declared at 'E:/PROJECTVIVADO/project_3calci/project_3calci.srcs/sources_1/new/calci.vhd:217' bound to instance 'MX2' of component 'mux_shift_vector' [E:/PROJECTVIVADO/project_3calci/project_3calci.srcs/sources_1/new/calci.vhd:74]
INFO: [Synth 8-256] done synthesizing module 'calci' (7#1) [E:/PROJECTVIVADO/project_3calci/project_3calci.srcs/sources_1/new/calci.vhd:32]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 760.328 ; gain = 309.676
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 760.328 ; gain = 309.676
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a15tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 760.328 ; gain = 309.676
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a15tcpg236-1
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 760.328 ; gain = 309.676
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 24    
+---Muxes : 
	   4 Input      4 Bit        Muxes := 10    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module demux_shift_vector 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      4 Bit        Muxes := 4     
Module full_adder 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
Module addsub 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
Module mux_shift_vector 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      4 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 45 (col length:60)
BRAMs: 50 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin C[0] with 1st driver pin 'A1/F3/Cout_inferred/Cout' [E:/PROJECTVIVADO/project_3calci/project_3calci.srcs/sources_1/new/calci.vhd:115]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin C[0] with 2nd driver pin 'GND' [E:/PROJECTVIVADO/project_3calci/project_3calci.srcs/sources_1/new/calci.vhd:115]
CRITICAL WARNING: [Synth 8-6858] multi-driven net C[0] is connected to at least one constant driver which has been preserved, other driver is ignored [E:/PROJECTVIVADO/project_3calci/project_3calci.srcs/sources_1/new/calci.vhd:115]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin C[0] with 1st driver pin 'A2/F3/Cout_inferred/Cout' [E:/PROJECTVIVADO/project_3calci/project_3calci.srcs/sources_1/new/calci.vhd:115]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin C[0] with 2nd driver pin 'GND' [E:/PROJECTVIVADO/project_3calci/project_3calci.srcs/sources_1/new/calci.vhd:115]
CRITICAL WARNING: [Synth 8-6858] multi-driven net C[0] is connected to at least one constant driver which has been preserved, other driver is ignored [E:/PROJECTVIVADO/project_3calci/project_3calci.srcs/sources_1/new/calci.vhd:115]
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:16 . Memory (MB): peak = 915.254 ; gain = 464.602
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:16 . Memory (MB): peak = 921.426 ; gain = 470.773
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:13 ; elapsed = 00:00:16 . Memory (MB): peak = 921.426 ; gain = 470.773
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 921.426 ; gain = 470.773
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 921.426 ; gain = 470.773
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 921.426 ; gain = 470.773
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 921.426 ; gain = 470.773
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 921.426 ; gain = 470.773
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 921.426 ; gain = 470.773
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |     2|
|2     |LUT3   |     2|
|3     |LUT4   |    10|
|4     |LUT5   |     9|
|5     |LUT6   |    46|
|6     |MUXF7  |    10|
|7     |MUXF8  |     3|
|8     |IBUF   |    10|
|9     |OBUF   |     8|
+------+-------+------+

Report Instance Areas: 
+------+---------+----------------+------+
|      |Instance |Module          |Cells |
+------+---------+----------------+------+
|1     |top      |                |   100|
|2     |  M1     |Multiplier_VHDL |    32|
+------+---------+----------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 921.426 ; gain = 470.773
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 9 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 921.426 ; gain = 470.773
Synthesis Optimization Complete : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 921.426 ; gain = 470.773
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 933.531 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 15 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1019.094 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
37 Infos, 0 Warnings, 9 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:25 ; elapsed = 00:00:36 . Memory (MB): peak = 1019.094 ; gain = 593.277
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1019.094 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'E:/PROJECTVIVADO/project_3calci/project_3calci.runs/synth_1/calci.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file calci_utilization_synth.rpt -pb calci_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sat Apr 20 00:31:08 2024...
