
freertos.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000bec4  08000110  08000110  00001110  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000190  0800bfd4  0800bfd4  0000cfd4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800c164  0800c164  0000e168  2**0
                  CONTENTS, READONLY
  4 .ARM          00000000  0800c164  0800c164  0000e168  2**0
                  CONTENTS, READONLY
  5 .preinit_array 00000000  0800c164  0800c164  0000e168  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800c164  0800c164  0000d164  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800c168  0800c168  0000d168  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000168  20000000  0800c16c  0000e000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00002230  20000168  0800c2d4  0000e168  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20002398  0800c2d4  0000e398  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  0000e168  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001d797  00000000  00000000  0000e191  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00004784  00000000  00000000  0002b928  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001920  00000000  00000000  000300b0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 0000134f  00000000  00000000  000319d0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00005e3f  00000000  00000000  00032d1f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001e704  00000000  00000000  00038b5e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00095512  00000000  00000000  00057262  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000ec774  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000068c4  00000000  00000000  000ec7b8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000046  00000000  00000000  000f307c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	@ (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	@ (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	@ (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	20000168 	.word	0x20000168
 800012c:	00000000 	.word	0x00000000
 8000130:	0800bfbc 	.word	0x0800bfbc

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	@ (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	@ (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	@ (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	2000016c 	.word	0x2000016c
 800014c:	0800bfbc 	.word	0x0800bfbc

08000150 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000150:	b580      	push	{r7, lr}
 8000152:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000154:	f000 fc2a 	bl	80009ac <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000158:	f000 f85e 	bl	8000218 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800015c:	f000 f946 	bl	80003ec <MX_GPIO_Init>
  MX_I2C1_Init();
 8000160:	f000 f8b6 	bl	80002d0 <MX_I2C1_Init>
  MX_SPI2_Init();
 8000164:	f000 f8e2 	bl	800032c <MX_SPI2_Init>
  MX_USART2_UART_Init();
 8000168:	f000 f916 	bl	8000398 <MX_USART2_UART_Init>
  /* USER CODE BEGIN 2 */

  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();
 800016c:	f008 fc32 	bl	80089d4 <osKernelInitialize>
  /* add mutexes, ... */
  /* USER CODE END RTOS_MUTEX */

  /* Create the semaphores(s) */
  /* creation of Counts */
  CountsHandle = osSemaphoreNew(1, 1, &Counts_attributes);
 8000170:	4a19      	ldr	r2, [pc, #100]	@ (80001d8 <main+0x88>)
 8000172:	2101      	movs	r1, #1
 8000174:	2001      	movs	r0, #1
 8000176:	f008 fd22 	bl	8008bbe <osSemaphoreNew>
 800017a:	4603      	mov	r3, r0
 800017c:	4a17      	ldr	r2, [pc, #92]	@ (80001dc <main+0x8c>)
 800017e:	6013      	str	r3, [r2, #0]
  /* start timers, add new ones, ... */
  /* USER CODE END RTOS_TIMERS */

  /* Create the queue(s) */
  /* creation of myQueue01 */
  myQueue01Handle = osMessageQueueNew (16, sizeof(uint16_t), &myQueue01_attributes);
 8000180:	4a17      	ldr	r2, [pc, #92]	@ (80001e0 <main+0x90>)
 8000182:	2102      	movs	r1, #2
 8000184:	2010      	movs	r0, #16
 8000186:	f008 fda3 	bl	8008cd0 <osMessageQueueNew>
 800018a:	4603      	mov	r3, r0
 800018c:	4a15      	ldr	r2, [pc, #84]	@ (80001e4 <main+0x94>)
 800018e:	6013      	str	r3, [r2, #0]
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of defaultTask */
  defaultTaskHandle = osThreadNew(StartDefaultTask, NULL, &defaultTask_attributes);
 8000190:	4a15      	ldr	r2, [pc, #84]	@ (80001e8 <main+0x98>)
 8000192:	2100      	movs	r1, #0
 8000194:	4815      	ldr	r0, [pc, #84]	@ (80001ec <main+0x9c>)
 8000196:	f008 fc65 	bl	8008a64 <osThreadNew>
 800019a:	4603      	mov	r3, r0
 800019c:	4a14      	ldr	r2, [pc, #80]	@ (80001f0 <main+0xa0>)
 800019e:	6013      	str	r3, [r2, #0]

  /* creation of Read */
  ReadHandle = osThreadNew(StartTask02, NULL, &Read_attributes);
 80001a0:	4a14      	ldr	r2, [pc, #80]	@ (80001f4 <main+0xa4>)
 80001a2:	2100      	movs	r1, #0
 80001a4:	4814      	ldr	r0, [pc, #80]	@ (80001f8 <main+0xa8>)
 80001a6:	f008 fc5d 	bl	8008a64 <osThreadNew>
 80001aa:	4603      	mov	r3, r0
 80001ac:	4a13      	ldr	r2, [pc, #76]	@ (80001fc <main+0xac>)
 80001ae:	6013      	str	r3, [r2, #0]

  /* creation of Write */
  WriteHandle = osThreadNew(StartTask03, NULL, &Write_attributes);
 80001b0:	4a13      	ldr	r2, [pc, #76]	@ (8000200 <main+0xb0>)
 80001b2:	2100      	movs	r1, #0
 80001b4:	4813      	ldr	r0, [pc, #76]	@ (8000204 <main+0xb4>)
 80001b6:	f008 fc55 	bl	8008a64 <osThreadNew>
 80001ba:	4603      	mov	r3, r0
 80001bc:	4a12      	ldr	r2, [pc, #72]	@ (8000208 <main+0xb8>)
 80001be:	6013      	str	r3, [r2, #0]

  /* creation of Send */
  SendHandle = osThreadNew(StartTask04, NULL, &Send_attributes);
 80001c0:	4a12      	ldr	r2, [pc, #72]	@ (800020c <main+0xbc>)
 80001c2:	2100      	movs	r1, #0
 80001c4:	4812      	ldr	r0, [pc, #72]	@ (8000210 <main+0xc0>)
 80001c6:	f008 fc4d 	bl	8008a64 <osThreadNew>
 80001ca:	4603      	mov	r3, r0
 80001cc:	4a11      	ldr	r2, [pc, #68]	@ (8000214 <main+0xc4>)
 80001ce:	6013      	str	r3, [r2, #0]
  /* USER CODE BEGIN RTOS_EVENTS */
  /* add events, ... */
  /* USER CODE END RTOS_EVENTS */

  /* Start scheduler */
  osKernelStart();
 80001d0:	f008 fc22 	bl	8008a18 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 80001d4:	bf00      	nop
 80001d6:	e7fd      	b.n	80001d4 <main+0x84>
 80001d8:	0800c128 	.word	0x0800c128
 80001dc:	2000028c 	.word	0x2000028c
 80001e0:	0800c110 	.word	0x0800c110
 80001e4:	20000288 	.word	0x20000288
 80001e8:	0800c080 	.word	0x0800c080
 80001ec:	08000485 	.word	0x08000485
 80001f0:	20000278 	.word	0x20000278
 80001f4:	0800c0a4 	.word	0x0800c0a4
 80001f8:	08000499 	.word	0x08000499
 80001fc:	2000027c 	.word	0x2000027c
 8000200:	0800c0c8 	.word	0x0800c0c8
 8000204:	080004bd 	.word	0x080004bd
 8000208:	20000280 	.word	0x20000280
 800020c:	0800c0ec 	.word	0x0800c0ec
 8000210:	080004f1 	.word	0x080004f1
 8000214:	20000284 	.word	0x20000284

08000218 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000218:	b580      	push	{r7, lr}
 800021a:	b094      	sub	sp, #80	@ 0x50
 800021c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800021e:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8000222:	2228      	movs	r2, #40	@ 0x28
 8000224:	2100      	movs	r1, #0
 8000226:	4618      	mov	r0, r3
 8000228:	f00b fe8e 	bl	800bf48 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800022c:	f107 0314 	add.w	r3, r7, #20
 8000230:	2200      	movs	r2, #0
 8000232:	601a      	str	r2, [r3, #0]
 8000234:	605a      	str	r2, [r3, #4]
 8000236:	609a      	str	r2, [r3, #8]
 8000238:	60da      	str	r2, [r3, #12]
 800023a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 800023c:	1d3b      	adds	r3, r7, #4
 800023e:	2200      	movs	r2, #0
 8000240:	601a      	str	r2, [r3, #0]
 8000242:	605a      	str	r2, [r3, #4]
 8000244:	609a      	str	r2, [r3, #8]
 8000246:	60da      	str	r2, [r3, #12]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000248:	2301      	movs	r3, #1
 800024a:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 800024c:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8000250:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 8000252:	2300      	movs	r3, #0
 8000254:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000256:	2301      	movs	r3, #1
 8000258:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800025a:	2302      	movs	r3, #2
 800025c:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800025e:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8000262:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL6;
 8000264:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 8000268:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800026a:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 800026e:	4618      	mov	r0, r3
 8000270:	f003 fc6a 	bl	8003b48 <HAL_RCC_OscConfig>
 8000274:	4603      	mov	r3, r0
 8000276:	2b00      	cmp	r3, #0
 8000278:	d001      	beq.n	800027e <SystemClock_Config+0x66>
  {
    Error_Handler();
 800027a:	f000 f967 	bl	800054c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800027e:	230f      	movs	r3, #15
 8000280:	617b      	str	r3, [r7, #20]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000282:	2302      	movs	r3, #2
 8000284:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000286:	2300      	movs	r3, #0
 8000288:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 800028a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800028e:	623b      	str	r3, [r7, #32]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000290:	2300      	movs	r3, #0
 8000292:	627b      	str	r3, [r7, #36]	@ 0x24

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 8000294:	f107 0314 	add.w	r3, r7, #20
 8000298:	2101      	movs	r1, #1
 800029a:	4618      	mov	r0, r3
 800029c:	f003 fed6 	bl	800404c <HAL_RCC_ClockConfig>
 80002a0:	4603      	mov	r3, r0
 80002a2:	2b00      	cmp	r3, #0
 80002a4:	d001      	beq.n	80002aa <SystemClock_Config+0x92>
  {
    Error_Handler();
 80002a6:	f000 f951 	bl	800054c <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USB;
 80002aa:	2310      	movs	r3, #16
 80002ac:	607b      	str	r3, [r7, #4]
  PeriphClkInit.UsbClockSelection = RCC_USBCLKSOURCE_PLL;
 80002ae:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 80002b2:	613b      	str	r3, [r7, #16]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80002b4:	1d3b      	adds	r3, r7, #4
 80002b6:	4618      	mov	r0, r3
 80002b8:	f004 f856 	bl	8004368 <HAL_RCCEx_PeriphCLKConfig>
 80002bc:	4603      	mov	r3, r0
 80002be:	2b00      	cmp	r3, #0
 80002c0:	d001      	beq.n	80002c6 <SystemClock_Config+0xae>
  {
    Error_Handler();
 80002c2:	f000 f943 	bl	800054c <Error_Handler>
  }
}
 80002c6:	bf00      	nop
 80002c8:	3750      	adds	r7, #80	@ 0x50
 80002ca:	46bd      	mov	sp, r7
 80002cc:	bd80      	pop	{r7, pc}
	...

080002d0 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 80002d0:	b580      	push	{r7, lr}
 80002d2:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 80002d4:	4b12      	ldr	r3, [pc, #72]	@ (8000320 <MX_I2C1_Init+0x50>)
 80002d6:	4a13      	ldr	r2, [pc, #76]	@ (8000324 <MX_I2C1_Init+0x54>)
 80002d8:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 80002da:	4b11      	ldr	r3, [pc, #68]	@ (8000320 <MX_I2C1_Init+0x50>)
 80002dc:	4a12      	ldr	r2, [pc, #72]	@ (8000328 <MX_I2C1_Init+0x58>)
 80002de:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 80002e0:	4b0f      	ldr	r3, [pc, #60]	@ (8000320 <MX_I2C1_Init+0x50>)
 80002e2:	2200      	movs	r2, #0
 80002e4:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 80002e6:	4b0e      	ldr	r3, [pc, #56]	@ (8000320 <MX_I2C1_Init+0x50>)
 80002e8:	2200      	movs	r2, #0
 80002ea:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80002ec:	4b0c      	ldr	r3, [pc, #48]	@ (8000320 <MX_I2C1_Init+0x50>)
 80002ee:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 80002f2:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80002f4:	4b0a      	ldr	r3, [pc, #40]	@ (8000320 <MX_I2C1_Init+0x50>)
 80002f6:	2200      	movs	r2, #0
 80002f8:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 80002fa:	4b09      	ldr	r3, [pc, #36]	@ (8000320 <MX_I2C1_Init+0x50>)
 80002fc:	2200      	movs	r2, #0
 80002fe:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000300:	4b07      	ldr	r3, [pc, #28]	@ (8000320 <MX_I2C1_Init+0x50>)
 8000302:	2200      	movs	r2, #0
 8000304:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000306:	4b06      	ldr	r3, [pc, #24]	@ (8000320 <MX_I2C1_Init+0x50>)
 8000308:	2200      	movs	r2, #0
 800030a:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 800030c:	4804      	ldr	r0, [pc, #16]	@ (8000320 <MX_I2C1_Init+0x50>)
 800030e:	f000 fe7d 	bl	800100c <HAL_I2C_Init>
 8000312:	4603      	mov	r3, r0
 8000314:	2b00      	cmp	r3, #0
 8000316:	d001      	beq.n	800031c <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8000318:	f000 f918 	bl	800054c <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 800031c:	bf00      	nop
 800031e:	bd80      	pop	{r7, pc}
 8000320:	20000184 	.word	0x20000184
 8000324:	40005400 	.word	0x40005400
 8000328:	000186a0 	.word	0x000186a0

0800032c <MX_SPI2_Init>:
  * @brief SPI2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI2_Init(void)
{
 800032c:	b580      	push	{r7, lr}
 800032e:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  /* SPI2 parameter configuration*/
  hspi2.Instance = SPI2;
 8000330:	4b17      	ldr	r3, [pc, #92]	@ (8000390 <MX_SPI2_Init+0x64>)
 8000332:	4a18      	ldr	r2, [pc, #96]	@ (8000394 <MX_SPI2_Init+0x68>)
 8000334:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 8000336:	4b16      	ldr	r3, [pc, #88]	@ (8000390 <MX_SPI2_Init+0x64>)
 8000338:	f44f 7282 	mov.w	r2, #260	@ 0x104
 800033c:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 800033e:	4b14      	ldr	r3, [pc, #80]	@ (8000390 <MX_SPI2_Init+0x64>)
 8000340:	2200      	movs	r2, #0
 8000342:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 8000344:	4b12      	ldr	r3, [pc, #72]	@ (8000390 <MX_SPI2_Init+0x64>)
 8000346:	2200      	movs	r2, #0
 8000348:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 800034a:	4b11      	ldr	r3, [pc, #68]	@ (8000390 <MX_SPI2_Init+0x64>)
 800034c:	2200      	movs	r2, #0
 800034e:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 8000350:	4b0f      	ldr	r3, [pc, #60]	@ (8000390 <MX_SPI2_Init+0x64>)
 8000352:	2200      	movs	r2, #0
 8000354:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 8000356:	4b0e      	ldr	r3, [pc, #56]	@ (8000390 <MX_SPI2_Init+0x64>)
 8000358:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800035c:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800035e:	4b0c      	ldr	r3, [pc, #48]	@ (8000390 <MX_SPI2_Init+0x64>)
 8000360:	2200      	movs	r2, #0
 8000362:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8000364:	4b0a      	ldr	r3, [pc, #40]	@ (8000390 <MX_SPI2_Init+0x64>)
 8000366:	2200      	movs	r2, #0
 8000368:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 800036a:	4b09      	ldr	r3, [pc, #36]	@ (8000390 <MX_SPI2_Init+0x64>)
 800036c:	2200      	movs	r2, #0
 800036e:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8000370:	4b07      	ldr	r3, [pc, #28]	@ (8000390 <MX_SPI2_Init+0x64>)
 8000372:	2200      	movs	r2, #0
 8000374:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi2.Init.CRCPolynomial = 10;
 8000376:	4b06      	ldr	r3, [pc, #24]	@ (8000390 <MX_SPI2_Init+0x64>)
 8000378:	220a      	movs	r2, #10
 800037a:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 800037c:	4804      	ldr	r0, [pc, #16]	@ (8000390 <MX_SPI2_Init+0x64>)
 800037e:	f004 f8a9 	bl	80044d4 <HAL_SPI_Init>
 8000382:	4603      	mov	r3, r0
 8000384:	2b00      	cmp	r3, #0
 8000386:	d001      	beq.n	800038c <MX_SPI2_Init+0x60>
  {
    Error_Handler();
 8000388:	f000 f8e0 	bl	800054c <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 800038c:	bf00      	nop
 800038e:	bd80      	pop	{r7, pc}
 8000390:	200001d8 	.word	0x200001d8
 8000394:	40003800 	.word	0x40003800

08000398 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8000398:	b580      	push	{r7, lr}
 800039a:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 800039c:	4b11      	ldr	r3, [pc, #68]	@ (80003e4 <MX_USART2_UART_Init+0x4c>)
 800039e:	4a12      	ldr	r2, [pc, #72]	@ (80003e8 <MX_USART2_UART_Init+0x50>)
 80003a0:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 80003a2:	4b10      	ldr	r3, [pc, #64]	@ (80003e4 <MX_USART2_UART_Init+0x4c>)
 80003a4:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80003a8:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80003aa:	4b0e      	ldr	r3, [pc, #56]	@ (80003e4 <MX_USART2_UART_Init+0x4c>)
 80003ac:	2200      	movs	r2, #0
 80003ae:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80003b0:	4b0c      	ldr	r3, [pc, #48]	@ (80003e4 <MX_USART2_UART_Init+0x4c>)
 80003b2:	2200      	movs	r2, #0
 80003b4:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80003b6:	4b0b      	ldr	r3, [pc, #44]	@ (80003e4 <MX_USART2_UART_Init+0x4c>)
 80003b8:	2200      	movs	r2, #0
 80003ba:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80003bc:	4b09      	ldr	r3, [pc, #36]	@ (80003e4 <MX_USART2_UART_Init+0x4c>)
 80003be:	220c      	movs	r2, #12
 80003c0:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80003c2:	4b08      	ldr	r3, [pc, #32]	@ (80003e4 <MX_USART2_UART_Init+0x4c>)
 80003c4:	2200      	movs	r2, #0
 80003c6:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80003c8:	4b06      	ldr	r3, [pc, #24]	@ (80003e4 <MX_USART2_UART_Init+0x4c>)
 80003ca:	2200      	movs	r2, #0
 80003cc:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80003ce:	4805      	ldr	r0, [pc, #20]	@ (80003e4 <MX_USART2_UART_Init+0x4c>)
 80003d0:	f004 fb01 	bl	80049d6 <HAL_UART_Init>
 80003d4:	4603      	mov	r3, r0
 80003d6:	2b00      	cmp	r3, #0
 80003d8:	d001      	beq.n	80003de <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 80003da:	f000 f8b7 	bl	800054c <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80003de:	bf00      	nop
 80003e0:	bd80      	pop	{r7, pc}
 80003e2:	bf00      	nop
 80003e4:	20000230 	.word	0x20000230
 80003e8:	40004400 	.word	0x40004400

080003ec <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80003ec:	b580      	push	{r7, lr}
 80003ee:	b088      	sub	sp, #32
 80003f0:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80003f2:	f107 0310 	add.w	r3, r7, #16
 80003f6:	2200      	movs	r2, #0
 80003f8:	601a      	str	r2, [r3, #0]
 80003fa:	605a      	str	r2, [r3, #4]
 80003fc:	609a      	str	r2, [r3, #8]
 80003fe:	60da      	str	r2, [r3, #12]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000400:	4b1e      	ldr	r3, [pc, #120]	@ (800047c <MX_GPIO_Init+0x90>)
 8000402:	699b      	ldr	r3, [r3, #24]
 8000404:	4a1d      	ldr	r2, [pc, #116]	@ (800047c <MX_GPIO_Init+0x90>)
 8000406:	f043 0320 	orr.w	r3, r3, #32
 800040a:	6193      	str	r3, [r2, #24]
 800040c:	4b1b      	ldr	r3, [pc, #108]	@ (800047c <MX_GPIO_Init+0x90>)
 800040e:	699b      	ldr	r3, [r3, #24]
 8000410:	f003 0320 	and.w	r3, r3, #32
 8000414:	60fb      	str	r3, [r7, #12]
 8000416:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000418:	4b18      	ldr	r3, [pc, #96]	@ (800047c <MX_GPIO_Init+0x90>)
 800041a:	699b      	ldr	r3, [r3, #24]
 800041c:	4a17      	ldr	r2, [pc, #92]	@ (800047c <MX_GPIO_Init+0x90>)
 800041e:	f043 0304 	orr.w	r3, r3, #4
 8000422:	6193      	str	r3, [r2, #24]
 8000424:	4b15      	ldr	r3, [pc, #84]	@ (800047c <MX_GPIO_Init+0x90>)
 8000426:	699b      	ldr	r3, [r3, #24]
 8000428:	f003 0304 	and.w	r3, r3, #4
 800042c:	60bb      	str	r3, [r7, #8]
 800042e:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000430:	4b12      	ldr	r3, [pc, #72]	@ (800047c <MX_GPIO_Init+0x90>)
 8000432:	699b      	ldr	r3, [r3, #24]
 8000434:	4a11      	ldr	r2, [pc, #68]	@ (800047c <MX_GPIO_Init+0x90>)
 8000436:	f043 0308 	orr.w	r3, r3, #8
 800043a:	6193      	str	r3, [r2, #24]
 800043c:	4b0f      	ldr	r3, [pc, #60]	@ (800047c <MX_GPIO_Init+0x90>)
 800043e:	699b      	ldr	r3, [r3, #24]
 8000440:	f003 0308 	and.w	r3, r3, #8
 8000444:	607b      	str	r3, [r7, #4]
 8000446:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10, GPIO_PIN_RESET);
 8000448:	2200      	movs	r2, #0
 800044a:	f44f 61e0 	mov.w	r1, #1792	@ 0x700
 800044e:	480c      	ldr	r0, [pc, #48]	@ (8000480 <MX_GPIO_Init+0x94>)
 8000450:	f000 fdc4 	bl	8000fdc <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PA8 PA9 PA10 */
  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10;
 8000454:	f44f 63e0 	mov.w	r3, #1792	@ 0x700
 8000458:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800045a:	2301      	movs	r3, #1
 800045c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800045e:	2300      	movs	r3, #0
 8000460:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000462:	2302      	movs	r3, #2
 8000464:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000466:	f107 0310 	add.w	r3, r7, #16
 800046a:	4619      	mov	r1, r3
 800046c:	4804      	ldr	r0, [pc, #16]	@ (8000480 <MX_GPIO_Init+0x94>)
 800046e:	f000 fc31 	bl	8000cd4 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8000472:	bf00      	nop
 8000474:	3720      	adds	r7, #32
 8000476:	46bd      	mov	sp, r7
 8000478:	bd80      	pop	{r7, pc}
 800047a:	bf00      	nop
 800047c:	40021000 	.word	0x40021000
 8000480:	40010800 	.word	0x40010800

08000484 <StartDefaultTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void *argument)
{
 8000484:	b580      	push	{r7, lr}
 8000486:	b082      	sub	sp, #8
 8000488:	af00      	add	r7, sp, #0
 800048a:	6078      	str	r0, [r7, #4]
  /* init code for USB_DEVICE */
  MX_USB_DEVICE_Init();
 800048c:	f00b f9a4 	bl	800b7d8 <MX_USB_DEVICE_Init>
  /* USER CODE BEGIN 5 */
  /* Infinite loop */
  for(;;)
  {
    osDelay(1);
 8000490:	2001      	movs	r0, #1
 8000492:	f008 fb79 	bl	8008b88 <osDelay>
 8000496:	e7fb      	b.n	8000490 <StartDefaultTask+0xc>

08000498 <StartTask02>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartTask02 */
void StartTask02(void *argument)
{
 8000498:	b580      	push	{r7, lr}
 800049a:	b086      	sub	sp, #24
 800049c:	af00      	add	r7, sp, #0
 800049e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartTask02 */
  /* Infinite loop */
	uint8_t pack[] = "EEPROM\r\n";
 80004a0:	4a05      	ldr	r2, [pc, #20]	@ (80004b8 <StartTask02+0x20>)
 80004a2:	f107 030c 	add.w	r3, r7, #12
 80004a6:	ca07      	ldmia	r2, {r0, r1, r2}
 80004a8:	c303      	stmia	r3!, {r0, r1}
 80004aa:	701a      	strb	r2, [r3, #0]
  for(;;)
  {
	//Serial_Transmit(pack, sizeof(pack)-1);
	osDelay(2000);
 80004ac:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 80004b0:	f008 fb6a 	bl	8008b88 <osDelay>
 80004b4:	e7fa      	b.n	80004ac <StartTask02+0x14>
 80004b6:	bf00      	nop
 80004b8:	0800c00c 	.word	0x0800c00c

080004bc <StartTask03>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartTask03 */
void StartTask03(void *argument)
{
 80004bc:	b580      	push	{r7, lr}
 80004be:	b084      	sub	sp, #16
 80004c0:	af00      	add	r7, sp, #0
 80004c2:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartTask03 */
  /* Infinite loop */
	uint8_t dat[] = "0x7\n\r";
 80004c4:	4a09      	ldr	r2, [pc, #36]	@ (80004ec <StartTask03+0x30>)
 80004c6:	f107 0308 	add.w	r3, r7, #8
 80004ca:	e892 0003 	ldmia.w	r2, {r0, r1}
 80004ce:	6018      	str	r0, [r3, #0]
 80004d0:	3304      	adds	r3, #4
 80004d2:	8019      	strh	r1, [r3, #0]
  for(;;)
  {
	 Write_Mem(0x50<<1, 0x10, dat, sizeof(dat)-1);
 80004d4:	f107 0208 	add.w	r2, r7, #8
 80004d8:	2305      	movs	r3, #5
 80004da:	2110      	movs	r1, #16
 80004dc:	20a0      	movs	r0, #160	@ 0xa0
 80004de:	f000 f84f 	bl	8000580 <Write_Mem>
    osDelay(200);
 80004e2:	20c8      	movs	r0, #200	@ 0xc8
 80004e4:	f008 fb50 	bl	8008b88 <osDelay>
	 Write_Mem(0x50<<1, 0x10, dat, sizeof(dat)-1);
 80004e8:	bf00      	nop
 80004ea:	e7f3      	b.n	80004d4 <StartTask03+0x18>
 80004ec:	0800c018 	.word	0x0800c018

080004f0 <StartTask04>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartTask04 */
void StartTask04(void *argument)
{
 80004f0:	b580      	push	{r7, lr}
 80004f2:	b086      	sub	sp, #24
 80004f4:	af00      	add	r7, sp, #0
 80004f6:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartTask04 */
  /* Infinite loop */
	uint8_t dat[] = "0x7\n\r";
 80004f8:	4a13      	ldr	r2, [pc, #76]	@ (8000548 <StartTask04+0x58>)
 80004fa:	f107 0310 	add.w	r3, r7, #16
 80004fe:	e892 0003 	ldmia.w	r2, {r0, r1}
 8000502:	6018      	str	r0, [r3, #0]
 8000504:	3304      	adds	r3, #4
 8000506:	8019      	strh	r1, [r3, #0]
	uint8_t read[sizeof(dat)-1]= {0};
 8000508:	f107 0308 	add.w	r3, r7, #8
 800050c:	2200      	movs	r2, #0
 800050e:	601a      	str	r2, [r3, #0]
 8000510:	711a      	strb	r2, [r3, #4]
  for(;;)
  {
	Read_Mem(0x50<<1, 0x10, read, sizeof(dat)-1);
 8000512:	f107 0208 	add.w	r2, r7, #8
 8000516:	2305      	movs	r3, #5
 8000518:	2110      	movs	r1, #16
 800051a:	20a0      	movs	r0, #160	@ 0xa0
 800051c:	f000 f884 	bl	8000628 <Read_Mem>
	HAL_Delay(20);
 8000520:	2014      	movs	r0, #20
 8000522:	f000 faa5 	bl	8000a70 <HAL_Delay>
	Serial_Transmit(read, sizeof(dat)-1);
 8000526:	f107 0308 	add.w	r3, r7, #8
 800052a:	2105      	movs	r1, #5
 800052c:	4618      	mov	r0, r3
 800052e:	f000 f813 	bl	8000558 <Serial_Transmit>
	HAL_Delay(200);
 8000532:	20c8      	movs	r0, #200	@ 0xc8
 8000534:	f000 fa9c 	bl	8000a70 <HAL_Delay>
	Oled_on();
 8000538:	f000 f896 	bl	8000668 <Oled_on>
    osDelay(2000);
 800053c:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 8000540:	f008 fb22 	bl	8008b88 <osDelay>
	Read_Mem(0x50<<1, 0x10, read, sizeof(dat)-1);
 8000544:	bf00      	nop
 8000546:	e7e4      	b.n	8000512 <StartTask04+0x22>
 8000548:	0800c018 	.word	0x0800c018

0800054c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800054c:	b480      	push	{r7}
 800054e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000550:	b672      	cpsid	i
}
 8000552:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000554:	bf00      	nop
 8000556:	e7fd      	b.n	8000554 <Error_Handler+0x8>

08000558 <Serial_Transmit>:
extern I2C_HandleTypeDef hi2c1;
extern SPI_HandleTypeDef hspi2;
extern  UART_HandleTypeDef huart2;


void Serial_Transmit(uint8_t* data,uint8_t size){
 8000558:	b580      	push	{r7, lr}
 800055a:	b082      	sub	sp, #8
 800055c:	af00      	add	r7, sp, #0
 800055e:	6078      	str	r0, [r7, #4]
 8000560:	460b      	mov	r3, r1
 8000562:	70fb      	strb	r3, [r7, #3]
	HAL_UART_Transmit(&huart2, data, size, 100);
 8000564:	78fb      	ldrb	r3, [r7, #3]
 8000566:	b29a      	uxth	r2, r3
 8000568:	2364      	movs	r3, #100	@ 0x64
 800056a:	6879      	ldr	r1, [r7, #4]
 800056c:	4803      	ldr	r0, [pc, #12]	@ (800057c <Serial_Transmit+0x24>)
 800056e:	f004 fa82 	bl	8004a76 <HAL_UART_Transmit>
}
 8000572:	bf00      	nop
 8000574:	3708      	adds	r7, #8
 8000576:	46bd      	mov	sp, r7
 8000578:	bd80      	pop	{r7, pc}
 800057a:	bf00      	nop
 800057c:	20000230 	.word	0x20000230

08000580 <Write_Mem>:

void Write_Mem(uint8_t addDev,uint8_t addMem,uint8_t *data,uint8_t size){
 8000580:	b590      	push	{r4, r7, lr}
 8000582:	b0c7      	sub	sp, #284	@ 0x11c
 8000584:	af02      	add	r7, sp, #8
 8000586:	4604      	mov	r4, r0
 8000588:	4608      	mov	r0, r1
 800058a:	f507 7188 	add.w	r1, r7, #272	@ 0x110
 800058e:	f5a1 7188 	sub.w	r1, r1, #272	@ 0x110
 8000592:	600a      	str	r2, [r1, #0]
 8000594:	4619      	mov	r1, r3
 8000596:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 800059a:	f2a3 1309 	subw	r3, r3, #265	@ 0x109
 800059e:	4622      	mov	r2, r4
 80005a0:	701a      	strb	r2, [r3, #0]
 80005a2:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 80005a6:	f5a3 7385 	sub.w	r3, r3, #266	@ 0x10a
 80005aa:	4602      	mov	r2, r0
 80005ac:	701a      	strb	r2, [r3, #0]
 80005ae:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 80005b2:	f2a3 130b 	subw	r3, r3, #267	@ 0x10b
 80005b6:	460a      	mov	r2, r1
 80005b8:	701a      	strb	r2, [r3, #0]
	uint8_t buff[1+256];
	buff[0] = addMem;
 80005ba:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 80005be:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 80005c2:	f507 7288 	add.w	r2, r7, #272	@ 0x110
 80005c6:	f5a2 7285 	sub.w	r2, r2, #266	@ 0x10a
 80005ca:	7812      	ldrb	r2, [r2, #0]
 80005cc:	701a      	strb	r2, [r3, #0]
	memcpy(&buff[1],data,size);
 80005ce:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 80005d2:	f2a3 130b 	subw	r3, r3, #267	@ 0x10b
 80005d6:	7819      	ldrb	r1, [r3, #0]
 80005d8:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 80005dc:	f5a3 7388 	sub.w	r3, r3, #272	@ 0x110
 80005e0:	f107 020c 	add.w	r2, r7, #12
 80005e4:	1c50      	adds	r0, r2, #1
 80005e6:	460a      	mov	r2, r1
 80005e8:	6819      	ldr	r1, [r3, #0]
 80005ea:	f00b fcd9 	bl	800bfa0 <memcpy>
	HAL_I2C_Master_Transmit(&hi2c1, addDev, buff, 1+size, 100);
 80005ee:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 80005f2:	f2a3 1309 	subw	r3, r3, #265	@ 0x109
 80005f6:	781b      	ldrb	r3, [r3, #0]
 80005f8:	b299      	uxth	r1, r3
 80005fa:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 80005fe:	f2a3 130b 	subw	r3, r3, #267	@ 0x10b
 8000602:	781b      	ldrb	r3, [r3, #0]
 8000604:	b29b      	uxth	r3, r3
 8000606:	3301      	adds	r3, #1
 8000608:	b29b      	uxth	r3, r3
 800060a:	f107 020c 	add.w	r2, r7, #12
 800060e:	2064      	movs	r0, #100	@ 0x64
 8000610:	9000      	str	r0, [sp, #0]
 8000612:	4804      	ldr	r0, [pc, #16]	@ (8000624 <Write_Mem+0xa4>)
 8000614:	f000 fe3e 	bl	8001294 <HAL_I2C_Master_Transmit>
}
 8000618:	bf00      	nop
 800061a:	f507 778a 	add.w	r7, r7, #276	@ 0x114
 800061e:	46bd      	mov	sp, r7
 8000620:	bd90      	pop	{r4, r7, pc}
 8000622:	bf00      	nop
 8000624:	20000184 	.word	0x20000184

08000628 <Read_Mem>:

void Read_Mem(uint8_t addDev,uint8_t addMem,uint8_t *data,uint8_t size){
 8000628:	b580      	push	{r7, lr}
 800062a:	b086      	sub	sp, #24
 800062c:	af04      	add	r7, sp, #16
 800062e:	603a      	str	r2, [r7, #0]
 8000630:	461a      	mov	r2, r3
 8000632:	4603      	mov	r3, r0
 8000634:	71fb      	strb	r3, [r7, #7]
 8000636:	460b      	mov	r3, r1
 8000638:	71bb      	strb	r3, [r7, #6]
 800063a:	4613      	mov	r3, r2
 800063c:	717b      	strb	r3, [r7, #5]
	HAL_I2C_Mem_Read(&hi2c1, addDev, addMem, I2C_MEMADD_SIZE_8BIT, data, size, 100);
 800063e:	79fb      	ldrb	r3, [r7, #7]
 8000640:	b299      	uxth	r1, r3
 8000642:	79bb      	ldrb	r3, [r7, #6]
 8000644:	b29a      	uxth	r2, r3
 8000646:	797b      	ldrb	r3, [r7, #5]
 8000648:	b29b      	uxth	r3, r3
 800064a:	2064      	movs	r0, #100	@ 0x64
 800064c:	9002      	str	r0, [sp, #8]
 800064e:	9301      	str	r3, [sp, #4]
 8000650:	683b      	ldr	r3, [r7, #0]
 8000652:	9300      	str	r3, [sp, #0]
 8000654:	2301      	movs	r3, #1
 8000656:	4803      	ldr	r0, [pc, #12]	@ (8000664 <Read_Mem+0x3c>)
 8000658:	f000 ff1a 	bl	8001490 <HAL_I2C_Mem_Read>
}
 800065c:	bf00      	nop
 800065e:	3708      	adds	r7, #8
 8000660:	46bd      	mov	sp, r7
 8000662:	bd80      	pop	{r7, pc}
 8000664:	20000184 	.word	0x20000184

08000668 <Oled_on>:

void Oled_on(void)
{
 8000668:	b580      	push	{r7, lr}
 800066a:	b082      	sub	sp, #8
 800066c:	af00      	add	r7, sp, #0

    HAL_GPIO_WritePin(GPIOA, GPIO_PIN_8, GPIO_PIN_RESET);  // RES = 0
 800066e:	2200      	movs	r2, #0
 8000670:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8000674:	4816      	ldr	r0, [pc, #88]	@ (80006d0 <Oled_on+0x68>)
 8000676:	f000 fcb1 	bl	8000fdc <HAL_GPIO_WritePin>
    HAL_Delay(10);
 800067a:	200a      	movs	r0, #10
 800067c:	f000 f9f8 	bl	8000a70 <HAL_Delay>
    HAL_GPIO_WritePin(GPIOA, GPIO_PIN_8, GPIO_PIN_SET);    // RES = 1
 8000680:	2201      	movs	r2, #1
 8000682:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8000686:	4812      	ldr	r0, [pc, #72]	@ (80006d0 <Oled_on+0x68>)
 8000688:	f000 fca8 	bl	8000fdc <HAL_GPIO_WritePin>
    HAL_Delay(10);
 800068c:	200a      	movs	r0, #10
 800068e:	f000 f9ef 	bl	8000a70 <HAL_Delay>


    HAL_GPIO_WritePin(GPIOA, GPIO_PIN_9, GPIO_PIN_RESET);  // DC = 0 → команда
 8000692:	2200      	movs	r2, #0
 8000694:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8000698:	480d      	ldr	r0, [pc, #52]	@ (80006d0 <Oled_on+0x68>)
 800069a:	f000 fc9f 	bl	8000fdc <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(GPIOA, GPIO_PIN_10, GPIO_PIN_RESET); // CS = 0 → активировать
 800069e:	2200      	movs	r2, #0
 80006a0:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 80006a4:	480a      	ldr	r0, [pc, #40]	@ (80006d0 <Oled_on+0x68>)
 80006a6:	f000 fc99 	bl	8000fdc <HAL_GPIO_WritePin>


    uint8_t cmd = 0xAF;
 80006aa:	23af      	movs	r3, #175	@ 0xaf
 80006ac:	71fb      	strb	r3, [r7, #7]
    HAL_SPI_Transmit(&hspi2, &cmd, 1, HAL_MAX_DELAY);
 80006ae:	1df9      	adds	r1, r7, #7
 80006b0:	f04f 33ff 	mov.w	r3, #4294967295
 80006b4:	2201      	movs	r2, #1
 80006b6:	4807      	ldr	r0, [pc, #28]	@ (80006d4 <Oled_on+0x6c>)
 80006b8:	f003 ff90 	bl	80045dc <HAL_SPI_Transmit>


    HAL_GPIO_WritePin(GPIOA, GPIO_PIN_10, GPIO_PIN_SET);   // CS = 1 → деактивировать
 80006bc:	2201      	movs	r2, #1
 80006be:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 80006c2:	4803      	ldr	r0, [pc, #12]	@ (80006d0 <Oled_on+0x68>)
 80006c4:	f000 fc8a 	bl	8000fdc <HAL_GPIO_WritePin>
}
 80006c8:	bf00      	nop
 80006ca:	3708      	adds	r7, #8
 80006cc:	46bd      	mov	sp, r7
 80006ce:	bd80      	pop	{r7, pc}
 80006d0:	40010800 	.word	0x40010800
 80006d4:	200001d8 	.word	0x200001d8

080006d8 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80006d8:	b580      	push	{r7, lr}
 80006da:	b084      	sub	sp, #16
 80006dc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 80006de:	4b18      	ldr	r3, [pc, #96]	@ (8000740 <HAL_MspInit+0x68>)
 80006e0:	699b      	ldr	r3, [r3, #24]
 80006e2:	4a17      	ldr	r2, [pc, #92]	@ (8000740 <HAL_MspInit+0x68>)
 80006e4:	f043 0301 	orr.w	r3, r3, #1
 80006e8:	6193      	str	r3, [r2, #24]
 80006ea:	4b15      	ldr	r3, [pc, #84]	@ (8000740 <HAL_MspInit+0x68>)
 80006ec:	699b      	ldr	r3, [r3, #24]
 80006ee:	f003 0301 	and.w	r3, r3, #1
 80006f2:	60bb      	str	r3, [r7, #8]
 80006f4:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 80006f6:	4b12      	ldr	r3, [pc, #72]	@ (8000740 <HAL_MspInit+0x68>)
 80006f8:	69db      	ldr	r3, [r3, #28]
 80006fa:	4a11      	ldr	r2, [pc, #68]	@ (8000740 <HAL_MspInit+0x68>)
 80006fc:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000700:	61d3      	str	r3, [r2, #28]
 8000702:	4b0f      	ldr	r3, [pc, #60]	@ (8000740 <HAL_MspInit+0x68>)
 8000704:	69db      	ldr	r3, [r3, #28]
 8000706:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800070a:	607b      	str	r3, [r7, #4]
 800070c:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 800070e:	2200      	movs	r2, #0
 8000710:	210f      	movs	r1, #15
 8000712:	f06f 0001 	mvn.w	r0, #1
 8000716:	f000 faa6 	bl	8000c66 <HAL_NVIC_SetPriority>

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 800071a:	4b0a      	ldr	r3, [pc, #40]	@ (8000744 <HAL_MspInit+0x6c>)
 800071c:	685b      	ldr	r3, [r3, #4]
 800071e:	60fb      	str	r3, [r7, #12]
 8000720:	68fb      	ldr	r3, [r7, #12]
 8000722:	f023 63e0 	bic.w	r3, r3, #117440512	@ 0x7000000
 8000726:	60fb      	str	r3, [r7, #12]
 8000728:	68fb      	ldr	r3, [r7, #12]
 800072a:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 800072e:	60fb      	str	r3, [r7, #12]
 8000730:	4a04      	ldr	r2, [pc, #16]	@ (8000744 <HAL_MspInit+0x6c>)
 8000732:	68fb      	ldr	r3, [r7, #12]
 8000734:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000736:	bf00      	nop
 8000738:	3710      	adds	r7, #16
 800073a:	46bd      	mov	sp, r7
 800073c:	bd80      	pop	{r7, pc}
 800073e:	bf00      	nop
 8000740:	40021000 	.word	0x40021000
 8000744:	40010000 	.word	0x40010000

08000748 <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8000748:	b580      	push	{r7, lr}
 800074a:	b088      	sub	sp, #32
 800074c:	af00      	add	r7, sp, #0
 800074e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000750:	f107 0310 	add.w	r3, r7, #16
 8000754:	2200      	movs	r2, #0
 8000756:	601a      	str	r2, [r3, #0]
 8000758:	605a      	str	r2, [r3, #4]
 800075a:	609a      	str	r2, [r3, #8]
 800075c:	60da      	str	r2, [r3, #12]
  if(hi2c->Instance==I2C1)
 800075e:	687b      	ldr	r3, [r7, #4]
 8000760:	681b      	ldr	r3, [r3, #0]
 8000762:	4a15      	ldr	r2, [pc, #84]	@ (80007b8 <HAL_I2C_MspInit+0x70>)
 8000764:	4293      	cmp	r3, r2
 8000766:	d123      	bne.n	80007b0 <HAL_I2C_MspInit+0x68>
  {
    /* USER CODE BEGIN I2C1_MspInit 0 */

    /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000768:	4b14      	ldr	r3, [pc, #80]	@ (80007bc <HAL_I2C_MspInit+0x74>)
 800076a:	699b      	ldr	r3, [r3, #24]
 800076c:	4a13      	ldr	r2, [pc, #76]	@ (80007bc <HAL_I2C_MspInit+0x74>)
 800076e:	f043 0308 	orr.w	r3, r3, #8
 8000772:	6193      	str	r3, [r2, #24]
 8000774:	4b11      	ldr	r3, [pc, #68]	@ (80007bc <HAL_I2C_MspInit+0x74>)
 8000776:	699b      	ldr	r3, [r3, #24]
 8000778:	f003 0308 	and.w	r3, r3, #8
 800077c:	60fb      	str	r3, [r7, #12]
 800077e:	68fb      	ldr	r3, [r7, #12]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8000780:	23c0      	movs	r3, #192	@ 0xc0
 8000782:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8000784:	2312      	movs	r3, #18
 8000786:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000788:	2303      	movs	r3, #3
 800078a:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800078c:	f107 0310 	add.w	r3, r7, #16
 8000790:	4619      	mov	r1, r3
 8000792:	480b      	ldr	r0, [pc, #44]	@ (80007c0 <HAL_I2C_MspInit+0x78>)
 8000794:	f000 fa9e 	bl	8000cd4 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8000798:	4b08      	ldr	r3, [pc, #32]	@ (80007bc <HAL_I2C_MspInit+0x74>)
 800079a:	69db      	ldr	r3, [r3, #28]
 800079c:	4a07      	ldr	r2, [pc, #28]	@ (80007bc <HAL_I2C_MspInit+0x74>)
 800079e:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 80007a2:	61d3      	str	r3, [r2, #28]
 80007a4:	4b05      	ldr	r3, [pc, #20]	@ (80007bc <HAL_I2C_MspInit+0x74>)
 80007a6:	69db      	ldr	r3, [r3, #28]
 80007a8:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80007ac:	60bb      	str	r3, [r7, #8]
 80007ae:	68bb      	ldr	r3, [r7, #8]

    /* USER CODE END I2C1_MspInit 1 */

  }

}
 80007b0:	bf00      	nop
 80007b2:	3720      	adds	r7, #32
 80007b4:	46bd      	mov	sp, r7
 80007b6:	bd80      	pop	{r7, pc}
 80007b8:	40005400 	.word	0x40005400
 80007bc:	40021000 	.word	0x40021000
 80007c0:	40010c00 	.word	0x40010c00

080007c4 <HAL_SPI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hspi: SPI handle pointer
  * @retval None
  */
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 80007c4:	b580      	push	{r7, lr}
 80007c6:	b088      	sub	sp, #32
 80007c8:	af00      	add	r7, sp, #0
 80007ca:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80007cc:	f107 0310 	add.w	r3, r7, #16
 80007d0:	2200      	movs	r2, #0
 80007d2:	601a      	str	r2, [r3, #0]
 80007d4:	605a      	str	r2, [r3, #4]
 80007d6:	609a      	str	r2, [r3, #8]
 80007d8:	60da      	str	r2, [r3, #12]
  if(hspi->Instance==SPI2)
 80007da:	687b      	ldr	r3, [r7, #4]
 80007dc:	681b      	ldr	r3, [r3, #0]
 80007de:	4a1c      	ldr	r2, [pc, #112]	@ (8000850 <HAL_SPI_MspInit+0x8c>)
 80007e0:	4293      	cmp	r3, r2
 80007e2:	d131      	bne.n	8000848 <HAL_SPI_MspInit+0x84>
  {
    /* USER CODE BEGIN SPI2_MspInit 0 */

    /* USER CODE END SPI2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 80007e4:	4b1b      	ldr	r3, [pc, #108]	@ (8000854 <HAL_SPI_MspInit+0x90>)
 80007e6:	69db      	ldr	r3, [r3, #28]
 80007e8:	4a1a      	ldr	r2, [pc, #104]	@ (8000854 <HAL_SPI_MspInit+0x90>)
 80007ea:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80007ee:	61d3      	str	r3, [r2, #28]
 80007f0:	4b18      	ldr	r3, [pc, #96]	@ (8000854 <HAL_SPI_MspInit+0x90>)
 80007f2:	69db      	ldr	r3, [r3, #28]
 80007f4:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80007f8:	60fb      	str	r3, [r7, #12]
 80007fa:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80007fc:	4b15      	ldr	r3, [pc, #84]	@ (8000854 <HAL_SPI_MspInit+0x90>)
 80007fe:	699b      	ldr	r3, [r3, #24]
 8000800:	4a14      	ldr	r2, [pc, #80]	@ (8000854 <HAL_SPI_MspInit+0x90>)
 8000802:	f043 0308 	orr.w	r3, r3, #8
 8000806:	6193      	str	r3, [r2, #24]
 8000808:	4b12      	ldr	r3, [pc, #72]	@ (8000854 <HAL_SPI_MspInit+0x90>)
 800080a:	699b      	ldr	r3, [r3, #24]
 800080c:	f003 0308 	and.w	r3, r3, #8
 8000810:	60bb      	str	r3, [r7, #8]
 8000812:	68bb      	ldr	r3, [r7, #8]
    /**SPI2 GPIO Configuration
    PB13     ------> SPI2_SCK
    PB14     ------> SPI2_MISO
    PB15     ------> SPI2_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_15;
 8000814:	f44f 4320 	mov.w	r3, #40960	@ 0xa000
 8000818:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800081a:	2302      	movs	r3, #2
 800081c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800081e:	2303      	movs	r3, #3
 8000820:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000822:	f107 0310 	add.w	r3, r7, #16
 8000826:	4619      	mov	r1, r3
 8000828:	480b      	ldr	r0, [pc, #44]	@ (8000858 <HAL_SPI_MspInit+0x94>)
 800082a:	f000 fa53 	bl	8000cd4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_14;
 800082e:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8000832:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000834:	2300      	movs	r3, #0
 8000836:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000838:	2300      	movs	r3, #0
 800083a:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800083c:	f107 0310 	add.w	r3, r7, #16
 8000840:	4619      	mov	r1, r3
 8000842:	4805      	ldr	r0, [pc, #20]	@ (8000858 <HAL_SPI_MspInit+0x94>)
 8000844:	f000 fa46 	bl	8000cd4 <HAL_GPIO_Init>

    /* USER CODE END SPI2_MspInit 1 */

  }

}
 8000848:	bf00      	nop
 800084a:	3720      	adds	r7, #32
 800084c:	46bd      	mov	sp, r7
 800084e:	bd80      	pop	{r7, pc}
 8000850:	40003800 	.word	0x40003800
 8000854:	40021000 	.word	0x40021000
 8000858:	40010c00 	.word	0x40010c00

0800085c <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 800085c:	b580      	push	{r7, lr}
 800085e:	b088      	sub	sp, #32
 8000860:	af00      	add	r7, sp, #0
 8000862:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000864:	f107 0310 	add.w	r3, r7, #16
 8000868:	2200      	movs	r2, #0
 800086a:	601a      	str	r2, [r3, #0]
 800086c:	605a      	str	r2, [r3, #4]
 800086e:	609a      	str	r2, [r3, #8]
 8000870:	60da      	str	r2, [r3, #12]
  if(huart->Instance==USART2)
 8000872:	687b      	ldr	r3, [r7, #4]
 8000874:	681b      	ldr	r3, [r3, #0]
 8000876:	4a1b      	ldr	r2, [pc, #108]	@ (80008e4 <HAL_UART_MspInit+0x88>)
 8000878:	4293      	cmp	r3, r2
 800087a:	d12f      	bne.n	80008dc <HAL_UART_MspInit+0x80>
  {
    /* USER CODE BEGIN USART2_MspInit 0 */

    /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 800087c:	4b1a      	ldr	r3, [pc, #104]	@ (80008e8 <HAL_UART_MspInit+0x8c>)
 800087e:	69db      	ldr	r3, [r3, #28]
 8000880:	4a19      	ldr	r2, [pc, #100]	@ (80008e8 <HAL_UART_MspInit+0x8c>)
 8000882:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000886:	61d3      	str	r3, [r2, #28]
 8000888:	4b17      	ldr	r3, [pc, #92]	@ (80008e8 <HAL_UART_MspInit+0x8c>)
 800088a:	69db      	ldr	r3, [r3, #28]
 800088c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000890:	60fb      	str	r3, [r7, #12]
 8000892:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000894:	4b14      	ldr	r3, [pc, #80]	@ (80008e8 <HAL_UART_MspInit+0x8c>)
 8000896:	699b      	ldr	r3, [r3, #24]
 8000898:	4a13      	ldr	r2, [pc, #76]	@ (80008e8 <HAL_UART_MspInit+0x8c>)
 800089a:	f043 0304 	orr.w	r3, r3, #4
 800089e:	6193      	str	r3, [r2, #24]
 80008a0:	4b11      	ldr	r3, [pc, #68]	@ (80008e8 <HAL_UART_MspInit+0x8c>)
 80008a2:	699b      	ldr	r3, [r3, #24]
 80008a4:	f003 0304 	and.w	r3, r3, #4
 80008a8:	60bb      	str	r3, [r7, #8]
 80008aa:	68bb      	ldr	r3, [r7, #8]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 80008ac:	2304      	movs	r3, #4
 80008ae:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80008b0:	2302      	movs	r3, #2
 80008b2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80008b4:	2303      	movs	r3, #3
 80008b6:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80008b8:	f107 0310 	add.w	r3, r7, #16
 80008bc:	4619      	mov	r1, r3
 80008be:	480b      	ldr	r0, [pc, #44]	@ (80008ec <HAL_UART_MspInit+0x90>)
 80008c0:	f000 fa08 	bl	8000cd4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_3;
 80008c4:	2308      	movs	r3, #8
 80008c6:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80008c8:	2300      	movs	r3, #0
 80008ca:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008cc:	2300      	movs	r3, #0
 80008ce:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80008d0:	f107 0310 	add.w	r3, r7, #16
 80008d4:	4619      	mov	r1, r3
 80008d6:	4805      	ldr	r0, [pc, #20]	@ (80008ec <HAL_UART_MspInit+0x90>)
 80008d8:	f000 f9fc 	bl	8000cd4 <HAL_GPIO_Init>

    /* USER CODE END USART2_MspInit 1 */

  }

}
 80008dc:	bf00      	nop
 80008de:	3720      	adds	r7, #32
 80008e0:	46bd      	mov	sp, r7
 80008e2:	bd80      	pop	{r7, pc}
 80008e4:	40004400 	.word	0x40004400
 80008e8:	40021000 	.word	0x40021000
 80008ec:	40010800 	.word	0x40010800

080008f0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80008f0:	b480      	push	{r7}
 80008f2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80008f4:	bf00      	nop
 80008f6:	e7fd      	b.n	80008f4 <NMI_Handler+0x4>

080008f8 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80008f8:	b480      	push	{r7}
 80008fa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80008fc:	bf00      	nop
 80008fe:	e7fd      	b.n	80008fc <HardFault_Handler+0x4>

08000900 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000900:	b480      	push	{r7}
 8000902:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000904:	bf00      	nop
 8000906:	e7fd      	b.n	8000904 <MemManage_Handler+0x4>

08000908 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000908:	b480      	push	{r7}
 800090a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800090c:	bf00      	nop
 800090e:	e7fd      	b.n	800090c <BusFault_Handler+0x4>

08000910 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000910:	b480      	push	{r7}
 8000912:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000914:	bf00      	nop
 8000916:	e7fd      	b.n	8000914 <UsageFault_Handler+0x4>

08000918 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000918:	b480      	push	{r7}
 800091a:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800091c:	bf00      	nop
 800091e:	46bd      	mov	sp, r7
 8000920:	bc80      	pop	{r7}
 8000922:	4770      	bx	lr

08000924 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000924:	b580      	push	{r7, lr}
 8000926:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000928:	f000 f886 	bl	8000a38 <HAL_IncTick>
#if (INCLUDE_xTaskGetSchedulerState == 1 )
  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED)
 800092c:	f009 ff3e 	bl	800a7ac <xTaskGetSchedulerState>
 8000930:	4603      	mov	r3, r0
 8000932:	2b01      	cmp	r3, #1
 8000934:	d001      	beq.n	800093a <SysTick_Handler+0x16>
  {
#endif /* INCLUDE_xTaskGetSchedulerState */
  xPortSysTickHandler();
 8000936:	f00a fcdf 	bl	800b2f8 <xPortSysTickHandler>
  }
#endif /* INCLUDE_xTaskGetSchedulerState */
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800093a:	bf00      	nop
 800093c:	bd80      	pop	{r7, pc}
	...

08000940 <USB_LP_CAN1_RX0_IRQHandler>:

/**
  * @brief This function handles USB low priority or CAN RX0 interrupts.
  */
void USB_LP_CAN1_RX0_IRQHandler(void)
{
 8000940:	b580      	push	{r7, lr}
 8000942:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_LP_CAN1_RX0_IRQn 0 */

  /* USER CODE END USB_LP_CAN1_RX0_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_FS);
 8000944:	4802      	ldr	r0, [pc, #8]	@ (8000950 <USB_LP_CAN1_RX0_IRQHandler+0x10>)
 8000946:	f001 fcd2 	bl	80022ee <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN USB_LP_CAN1_RX0_IRQn 1 */

  /* USER CODE END USB_LP_CAN1_RX0_IRQn 1 */
}
 800094a:	bf00      	nop
 800094c:	bd80      	pop	{r7, pc}
 800094e:	bf00      	nop
 8000950:	200020ac 	.word	0x200020ac

08000954 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8000954:	b480      	push	{r7}
 8000956:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000958:	bf00      	nop
 800095a:	46bd      	mov	sp, r7
 800095c:	bc80      	pop	{r7}
 800095e:	4770      	bx	lr

08000960 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 8000960:	f7ff fff8 	bl	8000954 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000964:	480b      	ldr	r0, [pc, #44]	@ (8000994 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 8000966:	490c      	ldr	r1, [pc, #48]	@ (8000998 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 8000968:	4a0c      	ldr	r2, [pc, #48]	@ (800099c <LoopFillZerobss+0x16>)
  movs r3, #0
 800096a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800096c:	e002      	b.n	8000974 <LoopCopyDataInit>

0800096e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800096e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000970:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000972:	3304      	adds	r3, #4

08000974 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000974:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000976:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000978:	d3f9      	bcc.n	800096e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800097a:	4a09      	ldr	r2, [pc, #36]	@ (80009a0 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 800097c:	4c09      	ldr	r4, [pc, #36]	@ (80009a4 <LoopFillZerobss+0x1e>)
  movs r3, #0
 800097e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000980:	e001      	b.n	8000986 <LoopFillZerobss>

08000982 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000982:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000984:	3204      	adds	r2, #4

08000986 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000986:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000988:	d3fb      	bcc.n	8000982 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800098a:	f00b fae5 	bl	800bf58 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 800098e:	f7ff fbdf 	bl	8000150 <main>
  bx lr
 8000992:	4770      	bx	lr
  ldr r0, =_sdata
 8000994:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000998:	20000168 	.word	0x20000168
  ldr r2, =_sidata
 800099c:	0800c16c 	.word	0x0800c16c
  ldr r2, =_sbss
 80009a0:	20000168 	.word	0x20000168
  ldr r4, =_ebss
 80009a4:	20002398 	.word	0x20002398

080009a8 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80009a8:	e7fe      	b.n	80009a8 <ADC1_2_IRQHandler>
	...

080009ac <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80009ac:	b580      	push	{r7, lr}
 80009ae:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80009b0:	4b08      	ldr	r3, [pc, #32]	@ (80009d4 <HAL_Init+0x28>)
 80009b2:	681b      	ldr	r3, [r3, #0]
 80009b4:	4a07      	ldr	r2, [pc, #28]	@ (80009d4 <HAL_Init+0x28>)
 80009b6:	f043 0310 	orr.w	r3, r3, #16
 80009ba:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80009bc:	2003      	movs	r0, #3
 80009be:	f000 f947 	bl	8000c50 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80009c2:	200f      	movs	r0, #15
 80009c4:	f000 f808 	bl	80009d8 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80009c8:	f7ff fe86 	bl	80006d8 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80009cc:	2300      	movs	r3, #0
}
 80009ce:	4618      	mov	r0, r3
 80009d0:	bd80      	pop	{r7, pc}
 80009d2:	bf00      	nop
 80009d4:	40022000 	.word	0x40022000

080009d8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80009d8:	b580      	push	{r7, lr}
 80009da:	b082      	sub	sp, #8
 80009dc:	af00      	add	r7, sp, #0
 80009de:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80009e0:	4b12      	ldr	r3, [pc, #72]	@ (8000a2c <HAL_InitTick+0x54>)
 80009e2:	681a      	ldr	r2, [r3, #0]
 80009e4:	4b12      	ldr	r3, [pc, #72]	@ (8000a30 <HAL_InitTick+0x58>)
 80009e6:	781b      	ldrb	r3, [r3, #0]
 80009e8:	4619      	mov	r1, r3
 80009ea:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80009ee:	fbb3 f3f1 	udiv	r3, r3, r1
 80009f2:	fbb2 f3f3 	udiv	r3, r2, r3
 80009f6:	4618      	mov	r0, r3
 80009f8:	f000 f95f 	bl	8000cba <HAL_SYSTICK_Config>
 80009fc:	4603      	mov	r3, r0
 80009fe:	2b00      	cmp	r3, #0
 8000a00:	d001      	beq.n	8000a06 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8000a02:	2301      	movs	r3, #1
 8000a04:	e00e      	b.n	8000a24 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000a06:	687b      	ldr	r3, [r7, #4]
 8000a08:	2b0f      	cmp	r3, #15
 8000a0a:	d80a      	bhi.n	8000a22 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000a0c:	2200      	movs	r2, #0
 8000a0e:	6879      	ldr	r1, [r7, #4]
 8000a10:	f04f 30ff 	mov.w	r0, #4294967295
 8000a14:	f000 f927 	bl	8000c66 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000a18:	4a06      	ldr	r2, [pc, #24]	@ (8000a34 <HAL_InitTick+0x5c>)
 8000a1a:	687b      	ldr	r3, [r7, #4]
 8000a1c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8000a1e:	2300      	movs	r3, #0
 8000a20:	e000      	b.n	8000a24 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8000a22:	2301      	movs	r3, #1
}
 8000a24:	4618      	mov	r0, r3
 8000a26:	3708      	adds	r7, #8
 8000a28:	46bd      	mov	sp, r7
 8000a2a:	bd80      	pop	{r7, pc}
 8000a2c:	20000000 	.word	0x20000000
 8000a30:	20000008 	.word	0x20000008
 8000a34:	20000004 	.word	0x20000004

08000a38 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000a38:	b480      	push	{r7}
 8000a3a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000a3c:	4b05      	ldr	r3, [pc, #20]	@ (8000a54 <HAL_IncTick+0x1c>)
 8000a3e:	781b      	ldrb	r3, [r3, #0]
 8000a40:	461a      	mov	r2, r3
 8000a42:	4b05      	ldr	r3, [pc, #20]	@ (8000a58 <HAL_IncTick+0x20>)
 8000a44:	681b      	ldr	r3, [r3, #0]
 8000a46:	4413      	add	r3, r2
 8000a48:	4a03      	ldr	r2, [pc, #12]	@ (8000a58 <HAL_IncTick+0x20>)
 8000a4a:	6013      	str	r3, [r2, #0]
}
 8000a4c:	bf00      	nop
 8000a4e:	46bd      	mov	sp, r7
 8000a50:	bc80      	pop	{r7}
 8000a52:	4770      	bx	lr
 8000a54:	20000008 	.word	0x20000008
 8000a58:	20000290 	.word	0x20000290

08000a5c <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000a5c:	b480      	push	{r7}
 8000a5e:	af00      	add	r7, sp, #0
  return uwTick;
 8000a60:	4b02      	ldr	r3, [pc, #8]	@ (8000a6c <HAL_GetTick+0x10>)
 8000a62:	681b      	ldr	r3, [r3, #0]
}
 8000a64:	4618      	mov	r0, r3
 8000a66:	46bd      	mov	sp, r7
 8000a68:	bc80      	pop	{r7}
 8000a6a:	4770      	bx	lr
 8000a6c:	20000290 	.word	0x20000290

08000a70 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000a70:	b580      	push	{r7, lr}
 8000a72:	b084      	sub	sp, #16
 8000a74:	af00      	add	r7, sp, #0
 8000a76:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000a78:	f7ff fff0 	bl	8000a5c <HAL_GetTick>
 8000a7c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8000a7e:	687b      	ldr	r3, [r7, #4]
 8000a80:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000a82:	68fb      	ldr	r3, [r7, #12]
 8000a84:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000a88:	d005      	beq.n	8000a96 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8000a8a:	4b0a      	ldr	r3, [pc, #40]	@ (8000ab4 <HAL_Delay+0x44>)
 8000a8c:	781b      	ldrb	r3, [r3, #0]
 8000a8e:	461a      	mov	r2, r3
 8000a90:	68fb      	ldr	r3, [r7, #12]
 8000a92:	4413      	add	r3, r2
 8000a94:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8000a96:	bf00      	nop
 8000a98:	f7ff ffe0 	bl	8000a5c <HAL_GetTick>
 8000a9c:	4602      	mov	r2, r0
 8000a9e:	68bb      	ldr	r3, [r7, #8]
 8000aa0:	1ad3      	subs	r3, r2, r3
 8000aa2:	68fa      	ldr	r2, [r7, #12]
 8000aa4:	429a      	cmp	r2, r3
 8000aa6:	d8f7      	bhi.n	8000a98 <HAL_Delay+0x28>
  {
  }
}
 8000aa8:	bf00      	nop
 8000aaa:	bf00      	nop
 8000aac:	3710      	adds	r7, #16
 8000aae:	46bd      	mov	sp, r7
 8000ab0:	bd80      	pop	{r7, pc}
 8000ab2:	bf00      	nop
 8000ab4:	20000008 	.word	0x20000008

08000ab8 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000ab8:	b480      	push	{r7}
 8000aba:	b085      	sub	sp, #20
 8000abc:	af00      	add	r7, sp, #0
 8000abe:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000ac0:	687b      	ldr	r3, [r7, #4]
 8000ac2:	f003 0307 	and.w	r3, r3, #7
 8000ac6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000ac8:	4b0c      	ldr	r3, [pc, #48]	@ (8000afc <__NVIC_SetPriorityGrouping+0x44>)
 8000aca:	68db      	ldr	r3, [r3, #12]
 8000acc:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000ace:	68ba      	ldr	r2, [r7, #8]
 8000ad0:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8000ad4:	4013      	ands	r3, r2
 8000ad6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8000ad8:	68fb      	ldr	r3, [r7, #12]
 8000ada:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000adc:	68bb      	ldr	r3, [r7, #8]
 8000ade:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000ae0:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8000ae4:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000ae8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000aea:	4a04      	ldr	r2, [pc, #16]	@ (8000afc <__NVIC_SetPriorityGrouping+0x44>)
 8000aec:	68bb      	ldr	r3, [r7, #8]
 8000aee:	60d3      	str	r3, [r2, #12]
}
 8000af0:	bf00      	nop
 8000af2:	3714      	adds	r7, #20
 8000af4:	46bd      	mov	sp, r7
 8000af6:	bc80      	pop	{r7}
 8000af8:	4770      	bx	lr
 8000afa:	bf00      	nop
 8000afc:	e000ed00 	.word	0xe000ed00

08000b00 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000b00:	b480      	push	{r7}
 8000b02:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000b04:	4b04      	ldr	r3, [pc, #16]	@ (8000b18 <__NVIC_GetPriorityGrouping+0x18>)
 8000b06:	68db      	ldr	r3, [r3, #12]
 8000b08:	0a1b      	lsrs	r3, r3, #8
 8000b0a:	f003 0307 	and.w	r3, r3, #7
}
 8000b0e:	4618      	mov	r0, r3
 8000b10:	46bd      	mov	sp, r7
 8000b12:	bc80      	pop	{r7}
 8000b14:	4770      	bx	lr
 8000b16:	bf00      	nop
 8000b18:	e000ed00 	.word	0xe000ed00

08000b1c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000b1c:	b480      	push	{r7}
 8000b1e:	b083      	sub	sp, #12
 8000b20:	af00      	add	r7, sp, #0
 8000b22:	4603      	mov	r3, r0
 8000b24:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000b26:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000b2a:	2b00      	cmp	r3, #0
 8000b2c:	db0b      	blt.n	8000b46 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000b2e:	79fb      	ldrb	r3, [r7, #7]
 8000b30:	f003 021f 	and.w	r2, r3, #31
 8000b34:	4906      	ldr	r1, [pc, #24]	@ (8000b50 <__NVIC_EnableIRQ+0x34>)
 8000b36:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000b3a:	095b      	lsrs	r3, r3, #5
 8000b3c:	2001      	movs	r0, #1
 8000b3e:	fa00 f202 	lsl.w	r2, r0, r2
 8000b42:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8000b46:	bf00      	nop
 8000b48:	370c      	adds	r7, #12
 8000b4a:	46bd      	mov	sp, r7
 8000b4c:	bc80      	pop	{r7}
 8000b4e:	4770      	bx	lr
 8000b50:	e000e100 	.word	0xe000e100

08000b54 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000b54:	b480      	push	{r7}
 8000b56:	b083      	sub	sp, #12
 8000b58:	af00      	add	r7, sp, #0
 8000b5a:	4603      	mov	r3, r0
 8000b5c:	6039      	str	r1, [r7, #0]
 8000b5e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000b60:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000b64:	2b00      	cmp	r3, #0
 8000b66:	db0a      	blt.n	8000b7e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000b68:	683b      	ldr	r3, [r7, #0]
 8000b6a:	b2da      	uxtb	r2, r3
 8000b6c:	490c      	ldr	r1, [pc, #48]	@ (8000ba0 <__NVIC_SetPriority+0x4c>)
 8000b6e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000b72:	0112      	lsls	r2, r2, #4
 8000b74:	b2d2      	uxtb	r2, r2
 8000b76:	440b      	add	r3, r1
 8000b78:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000b7c:	e00a      	b.n	8000b94 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000b7e:	683b      	ldr	r3, [r7, #0]
 8000b80:	b2da      	uxtb	r2, r3
 8000b82:	4908      	ldr	r1, [pc, #32]	@ (8000ba4 <__NVIC_SetPriority+0x50>)
 8000b84:	79fb      	ldrb	r3, [r7, #7]
 8000b86:	f003 030f 	and.w	r3, r3, #15
 8000b8a:	3b04      	subs	r3, #4
 8000b8c:	0112      	lsls	r2, r2, #4
 8000b8e:	b2d2      	uxtb	r2, r2
 8000b90:	440b      	add	r3, r1
 8000b92:	761a      	strb	r2, [r3, #24]
}
 8000b94:	bf00      	nop
 8000b96:	370c      	adds	r7, #12
 8000b98:	46bd      	mov	sp, r7
 8000b9a:	bc80      	pop	{r7}
 8000b9c:	4770      	bx	lr
 8000b9e:	bf00      	nop
 8000ba0:	e000e100 	.word	0xe000e100
 8000ba4:	e000ed00 	.word	0xe000ed00

08000ba8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000ba8:	b480      	push	{r7}
 8000baa:	b089      	sub	sp, #36	@ 0x24
 8000bac:	af00      	add	r7, sp, #0
 8000bae:	60f8      	str	r0, [r7, #12]
 8000bb0:	60b9      	str	r1, [r7, #8]
 8000bb2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000bb4:	68fb      	ldr	r3, [r7, #12]
 8000bb6:	f003 0307 	and.w	r3, r3, #7
 8000bba:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000bbc:	69fb      	ldr	r3, [r7, #28]
 8000bbe:	f1c3 0307 	rsb	r3, r3, #7
 8000bc2:	2b04      	cmp	r3, #4
 8000bc4:	bf28      	it	cs
 8000bc6:	2304      	movcs	r3, #4
 8000bc8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000bca:	69fb      	ldr	r3, [r7, #28]
 8000bcc:	3304      	adds	r3, #4
 8000bce:	2b06      	cmp	r3, #6
 8000bd0:	d902      	bls.n	8000bd8 <NVIC_EncodePriority+0x30>
 8000bd2:	69fb      	ldr	r3, [r7, #28]
 8000bd4:	3b03      	subs	r3, #3
 8000bd6:	e000      	b.n	8000bda <NVIC_EncodePriority+0x32>
 8000bd8:	2300      	movs	r3, #0
 8000bda:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000bdc:	f04f 32ff 	mov.w	r2, #4294967295
 8000be0:	69bb      	ldr	r3, [r7, #24]
 8000be2:	fa02 f303 	lsl.w	r3, r2, r3
 8000be6:	43da      	mvns	r2, r3
 8000be8:	68bb      	ldr	r3, [r7, #8]
 8000bea:	401a      	ands	r2, r3
 8000bec:	697b      	ldr	r3, [r7, #20]
 8000bee:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000bf0:	f04f 31ff 	mov.w	r1, #4294967295
 8000bf4:	697b      	ldr	r3, [r7, #20]
 8000bf6:	fa01 f303 	lsl.w	r3, r1, r3
 8000bfa:	43d9      	mvns	r1, r3
 8000bfc:	687b      	ldr	r3, [r7, #4]
 8000bfe:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000c00:	4313      	orrs	r3, r2
         );
}
 8000c02:	4618      	mov	r0, r3
 8000c04:	3724      	adds	r7, #36	@ 0x24
 8000c06:	46bd      	mov	sp, r7
 8000c08:	bc80      	pop	{r7}
 8000c0a:	4770      	bx	lr

08000c0c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000c0c:	b580      	push	{r7, lr}
 8000c0e:	b082      	sub	sp, #8
 8000c10:	af00      	add	r7, sp, #0
 8000c12:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000c14:	687b      	ldr	r3, [r7, #4]
 8000c16:	3b01      	subs	r3, #1
 8000c18:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8000c1c:	d301      	bcc.n	8000c22 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000c1e:	2301      	movs	r3, #1
 8000c20:	e00f      	b.n	8000c42 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000c22:	4a0a      	ldr	r2, [pc, #40]	@ (8000c4c <SysTick_Config+0x40>)
 8000c24:	687b      	ldr	r3, [r7, #4]
 8000c26:	3b01      	subs	r3, #1
 8000c28:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000c2a:	210f      	movs	r1, #15
 8000c2c:	f04f 30ff 	mov.w	r0, #4294967295
 8000c30:	f7ff ff90 	bl	8000b54 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000c34:	4b05      	ldr	r3, [pc, #20]	@ (8000c4c <SysTick_Config+0x40>)
 8000c36:	2200      	movs	r2, #0
 8000c38:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000c3a:	4b04      	ldr	r3, [pc, #16]	@ (8000c4c <SysTick_Config+0x40>)
 8000c3c:	2207      	movs	r2, #7
 8000c3e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000c40:	2300      	movs	r3, #0
}
 8000c42:	4618      	mov	r0, r3
 8000c44:	3708      	adds	r7, #8
 8000c46:	46bd      	mov	sp, r7
 8000c48:	bd80      	pop	{r7, pc}
 8000c4a:	bf00      	nop
 8000c4c:	e000e010 	.word	0xe000e010

08000c50 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000c50:	b580      	push	{r7, lr}
 8000c52:	b082      	sub	sp, #8
 8000c54:	af00      	add	r7, sp, #0
 8000c56:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000c58:	6878      	ldr	r0, [r7, #4]
 8000c5a:	f7ff ff2d 	bl	8000ab8 <__NVIC_SetPriorityGrouping>
}
 8000c5e:	bf00      	nop
 8000c60:	3708      	adds	r7, #8
 8000c62:	46bd      	mov	sp, r7
 8000c64:	bd80      	pop	{r7, pc}

08000c66 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000c66:	b580      	push	{r7, lr}
 8000c68:	b086      	sub	sp, #24
 8000c6a:	af00      	add	r7, sp, #0
 8000c6c:	4603      	mov	r3, r0
 8000c6e:	60b9      	str	r1, [r7, #8]
 8000c70:	607a      	str	r2, [r7, #4]
 8000c72:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8000c74:	2300      	movs	r3, #0
 8000c76:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8000c78:	f7ff ff42 	bl	8000b00 <__NVIC_GetPriorityGrouping>
 8000c7c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000c7e:	687a      	ldr	r2, [r7, #4]
 8000c80:	68b9      	ldr	r1, [r7, #8]
 8000c82:	6978      	ldr	r0, [r7, #20]
 8000c84:	f7ff ff90 	bl	8000ba8 <NVIC_EncodePriority>
 8000c88:	4602      	mov	r2, r0
 8000c8a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000c8e:	4611      	mov	r1, r2
 8000c90:	4618      	mov	r0, r3
 8000c92:	f7ff ff5f 	bl	8000b54 <__NVIC_SetPriority>
}
 8000c96:	bf00      	nop
 8000c98:	3718      	adds	r7, #24
 8000c9a:	46bd      	mov	sp, r7
 8000c9c:	bd80      	pop	{r7, pc}

08000c9e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000c9e:	b580      	push	{r7, lr}
 8000ca0:	b082      	sub	sp, #8
 8000ca2:	af00      	add	r7, sp, #0
 8000ca4:	4603      	mov	r3, r0
 8000ca6:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8000ca8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000cac:	4618      	mov	r0, r3
 8000cae:	f7ff ff35 	bl	8000b1c <__NVIC_EnableIRQ>
}
 8000cb2:	bf00      	nop
 8000cb4:	3708      	adds	r7, #8
 8000cb6:	46bd      	mov	sp, r7
 8000cb8:	bd80      	pop	{r7, pc}

08000cba <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000cba:	b580      	push	{r7, lr}
 8000cbc:	b082      	sub	sp, #8
 8000cbe:	af00      	add	r7, sp, #0
 8000cc0:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000cc2:	6878      	ldr	r0, [r7, #4]
 8000cc4:	f7ff ffa2 	bl	8000c0c <SysTick_Config>
 8000cc8:	4603      	mov	r3, r0
}
 8000cca:	4618      	mov	r0, r3
 8000ccc:	3708      	adds	r7, #8
 8000cce:	46bd      	mov	sp, r7
 8000cd0:	bd80      	pop	{r7, pc}
	...

08000cd4 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000cd4:	b480      	push	{r7}
 8000cd6:	b08b      	sub	sp, #44	@ 0x2c
 8000cd8:	af00      	add	r7, sp, #0
 8000cda:	6078      	str	r0, [r7, #4]
 8000cdc:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8000cde:	2300      	movs	r3, #0
 8000ce0:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8000ce2:	2300      	movs	r3, #0
 8000ce4:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000ce6:	e169      	b.n	8000fbc <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8000ce8:	2201      	movs	r2, #1
 8000cea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000cec:	fa02 f303 	lsl.w	r3, r2, r3
 8000cf0:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8000cf2:	683b      	ldr	r3, [r7, #0]
 8000cf4:	681b      	ldr	r3, [r3, #0]
 8000cf6:	69fa      	ldr	r2, [r7, #28]
 8000cf8:	4013      	ands	r3, r2
 8000cfa:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8000cfc:	69ba      	ldr	r2, [r7, #24]
 8000cfe:	69fb      	ldr	r3, [r7, #28]
 8000d00:	429a      	cmp	r2, r3
 8000d02:	f040 8158 	bne.w	8000fb6 <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8000d06:	683b      	ldr	r3, [r7, #0]
 8000d08:	685b      	ldr	r3, [r3, #4]
 8000d0a:	4a9a      	ldr	r2, [pc, #616]	@ (8000f74 <HAL_GPIO_Init+0x2a0>)
 8000d0c:	4293      	cmp	r3, r2
 8000d0e:	d05e      	beq.n	8000dce <HAL_GPIO_Init+0xfa>
 8000d10:	4a98      	ldr	r2, [pc, #608]	@ (8000f74 <HAL_GPIO_Init+0x2a0>)
 8000d12:	4293      	cmp	r3, r2
 8000d14:	d875      	bhi.n	8000e02 <HAL_GPIO_Init+0x12e>
 8000d16:	4a98      	ldr	r2, [pc, #608]	@ (8000f78 <HAL_GPIO_Init+0x2a4>)
 8000d18:	4293      	cmp	r3, r2
 8000d1a:	d058      	beq.n	8000dce <HAL_GPIO_Init+0xfa>
 8000d1c:	4a96      	ldr	r2, [pc, #600]	@ (8000f78 <HAL_GPIO_Init+0x2a4>)
 8000d1e:	4293      	cmp	r3, r2
 8000d20:	d86f      	bhi.n	8000e02 <HAL_GPIO_Init+0x12e>
 8000d22:	4a96      	ldr	r2, [pc, #600]	@ (8000f7c <HAL_GPIO_Init+0x2a8>)
 8000d24:	4293      	cmp	r3, r2
 8000d26:	d052      	beq.n	8000dce <HAL_GPIO_Init+0xfa>
 8000d28:	4a94      	ldr	r2, [pc, #592]	@ (8000f7c <HAL_GPIO_Init+0x2a8>)
 8000d2a:	4293      	cmp	r3, r2
 8000d2c:	d869      	bhi.n	8000e02 <HAL_GPIO_Init+0x12e>
 8000d2e:	4a94      	ldr	r2, [pc, #592]	@ (8000f80 <HAL_GPIO_Init+0x2ac>)
 8000d30:	4293      	cmp	r3, r2
 8000d32:	d04c      	beq.n	8000dce <HAL_GPIO_Init+0xfa>
 8000d34:	4a92      	ldr	r2, [pc, #584]	@ (8000f80 <HAL_GPIO_Init+0x2ac>)
 8000d36:	4293      	cmp	r3, r2
 8000d38:	d863      	bhi.n	8000e02 <HAL_GPIO_Init+0x12e>
 8000d3a:	4a92      	ldr	r2, [pc, #584]	@ (8000f84 <HAL_GPIO_Init+0x2b0>)
 8000d3c:	4293      	cmp	r3, r2
 8000d3e:	d046      	beq.n	8000dce <HAL_GPIO_Init+0xfa>
 8000d40:	4a90      	ldr	r2, [pc, #576]	@ (8000f84 <HAL_GPIO_Init+0x2b0>)
 8000d42:	4293      	cmp	r3, r2
 8000d44:	d85d      	bhi.n	8000e02 <HAL_GPIO_Init+0x12e>
 8000d46:	2b12      	cmp	r3, #18
 8000d48:	d82a      	bhi.n	8000da0 <HAL_GPIO_Init+0xcc>
 8000d4a:	2b12      	cmp	r3, #18
 8000d4c:	d859      	bhi.n	8000e02 <HAL_GPIO_Init+0x12e>
 8000d4e:	a201      	add	r2, pc, #4	@ (adr r2, 8000d54 <HAL_GPIO_Init+0x80>)
 8000d50:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000d54:	08000dcf 	.word	0x08000dcf
 8000d58:	08000da9 	.word	0x08000da9
 8000d5c:	08000dbb 	.word	0x08000dbb
 8000d60:	08000dfd 	.word	0x08000dfd
 8000d64:	08000e03 	.word	0x08000e03
 8000d68:	08000e03 	.word	0x08000e03
 8000d6c:	08000e03 	.word	0x08000e03
 8000d70:	08000e03 	.word	0x08000e03
 8000d74:	08000e03 	.word	0x08000e03
 8000d78:	08000e03 	.word	0x08000e03
 8000d7c:	08000e03 	.word	0x08000e03
 8000d80:	08000e03 	.word	0x08000e03
 8000d84:	08000e03 	.word	0x08000e03
 8000d88:	08000e03 	.word	0x08000e03
 8000d8c:	08000e03 	.word	0x08000e03
 8000d90:	08000e03 	.word	0x08000e03
 8000d94:	08000e03 	.word	0x08000e03
 8000d98:	08000db1 	.word	0x08000db1
 8000d9c:	08000dc5 	.word	0x08000dc5
 8000da0:	4a79      	ldr	r2, [pc, #484]	@ (8000f88 <HAL_GPIO_Init+0x2b4>)
 8000da2:	4293      	cmp	r3, r2
 8000da4:	d013      	beq.n	8000dce <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8000da6:	e02c      	b.n	8000e02 <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8000da8:	683b      	ldr	r3, [r7, #0]
 8000daa:	68db      	ldr	r3, [r3, #12]
 8000dac:	623b      	str	r3, [r7, #32]
          break;
 8000dae:	e029      	b.n	8000e04 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8000db0:	683b      	ldr	r3, [r7, #0]
 8000db2:	68db      	ldr	r3, [r3, #12]
 8000db4:	3304      	adds	r3, #4
 8000db6:	623b      	str	r3, [r7, #32]
          break;
 8000db8:	e024      	b.n	8000e04 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8000dba:	683b      	ldr	r3, [r7, #0]
 8000dbc:	68db      	ldr	r3, [r3, #12]
 8000dbe:	3308      	adds	r3, #8
 8000dc0:	623b      	str	r3, [r7, #32]
          break;
 8000dc2:	e01f      	b.n	8000e04 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8000dc4:	683b      	ldr	r3, [r7, #0]
 8000dc6:	68db      	ldr	r3, [r3, #12]
 8000dc8:	330c      	adds	r3, #12
 8000dca:	623b      	str	r3, [r7, #32]
          break;
 8000dcc:	e01a      	b.n	8000e04 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8000dce:	683b      	ldr	r3, [r7, #0]
 8000dd0:	689b      	ldr	r3, [r3, #8]
 8000dd2:	2b00      	cmp	r3, #0
 8000dd4:	d102      	bne.n	8000ddc <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8000dd6:	2304      	movs	r3, #4
 8000dd8:	623b      	str	r3, [r7, #32]
          break;
 8000dda:	e013      	b.n	8000e04 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8000ddc:	683b      	ldr	r3, [r7, #0]
 8000dde:	689b      	ldr	r3, [r3, #8]
 8000de0:	2b01      	cmp	r3, #1
 8000de2:	d105      	bne.n	8000df0 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8000de4:	2308      	movs	r3, #8
 8000de6:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8000de8:	687b      	ldr	r3, [r7, #4]
 8000dea:	69fa      	ldr	r2, [r7, #28]
 8000dec:	611a      	str	r2, [r3, #16]
          break;
 8000dee:	e009      	b.n	8000e04 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8000df0:	2308      	movs	r3, #8
 8000df2:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8000df4:	687b      	ldr	r3, [r7, #4]
 8000df6:	69fa      	ldr	r2, [r7, #28]
 8000df8:	615a      	str	r2, [r3, #20]
          break;
 8000dfa:	e003      	b.n	8000e04 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8000dfc:	2300      	movs	r3, #0
 8000dfe:	623b      	str	r3, [r7, #32]
          break;
 8000e00:	e000      	b.n	8000e04 <HAL_GPIO_Init+0x130>
          break;
 8000e02:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8000e04:	69bb      	ldr	r3, [r7, #24]
 8000e06:	2bff      	cmp	r3, #255	@ 0xff
 8000e08:	d801      	bhi.n	8000e0e <HAL_GPIO_Init+0x13a>
 8000e0a:	687b      	ldr	r3, [r7, #4]
 8000e0c:	e001      	b.n	8000e12 <HAL_GPIO_Init+0x13e>
 8000e0e:	687b      	ldr	r3, [r7, #4]
 8000e10:	3304      	adds	r3, #4
 8000e12:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8000e14:	69bb      	ldr	r3, [r7, #24]
 8000e16:	2bff      	cmp	r3, #255	@ 0xff
 8000e18:	d802      	bhi.n	8000e20 <HAL_GPIO_Init+0x14c>
 8000e1a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000e1c:	009b      	lsls	r3, r3, #2
 8000e1e:	e002      	b.n	8000e26 <HAL_GPIO_Init+0x152>
 8000e20:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000e22:	3b08      	subs	r3, #8
 8000e24:	009b      	lsls	r3, r3, #2
 8000e26:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8000e28:	697b      	ldr	r3, [r7, #20]
 8000e2a:	681a      	ldr	r2, [r3, #0]
 8000e2c:	210f      	movs	r1, #15
 8000e2e:	693b      	ldr	r3, [r7, #16]
 8000e30:	fa01 f303 	lsl.w	r3, r1, r3
 8000e34:	43db      	mvns	r3, r3
 8000e36:	401a      	ands	r2, r3
 8000e38:	6a39      	ldr	r1, [r7, #32]
 8000e3a:	693b      	ldr	r3, [r7, #16]
 8000e3c:	fa01 f303 	lsl.w	r3, r1, r3
 8000e40:	431a      	orrs	r2, r3
 8000e42:	697b      	ldr	r3, [r7, #20]
 8000e44:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8000e46:	683b      	ldr	r3, [r7, #0]
 8000e48:	685b      	ldr	r3, [r3, #4]
 8000e4a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000e4e:	2b00      	cmp	r3, #0
 8000e50:	f000 80b1 	beq.w	8000fb6 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8000e54:	4b4d      	ldr	r3, [pc, #308]	@ (8000f8c <HAL_GPIO_Init+0x2b8>)
 8000e56:	699b      	ldr	r3, [r3, #24]
 8000e58:	4a4c      	ldr	r2, [pc, #304]	@ (8000f8c <HAL_GPIO_Init+0x2b8>)
 8000e5a:	f043 0301 	orr.w	r3, r3, #1
 8000e5e:	6193      	str	r3, [r2, #24]
 8000e60:	4b4a      	ldr	r3, [pc, #296]	@ (8000f8c <HAL_GPIO_Init+0x2b8>)
 8000e62:	699b      	ldr	r3, [r3, #24]
 8000e64:	f003 0301 	and.w	r3, r3, #1
 8000e68:	60bb      	str	r3, [r7, #8]
 8000e6a:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8000e6c:	4a48      	ldr	r2, [pc, #288]	@ (8000f90 <HAL_GPIO_Init+0x2bc>)
 8000e6e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000e70:	089b      	lsrs	r3, r3, #2
 8000e72:	3302      	adds	r3, #2
 8000e74:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000e78:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8000e7a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000e7c:	f003 0303 	and.w	r3, r3, #3
 8000e80:	009b      	lsls	r3, r3, #2
 8000e82:	220f      	movs	r2, #15
 8000e84:	fa02 f303 	lsl.w	r3, r2, r3
 8000e88:	43db      	mvns	r3, r3
 8000e8a:	68fa      	ldr	r2, [r7, #12]
 8000e8c:	4013      	ands	r3, r2
 8000e8e:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8000e90:	687b      	ldr	r3, [r7, #4]
 8000e92:	4a40      	ldr	r2, [pc, #256]	@ (8000f94 <HAL_GPIO_Init+0x2c0>)
 8000e94:	4293      	cmp	r3, r2
 8000e96:	d013      	beq.n	8000ec0 <HAL_GPIO_Init+0x1ec>
 8000e98:	687b      	ldr	r3, [r7, #4]
 8000e9a:	4a3f      	ldr	r2, [pc, #252]	@ (8000f98 <HAL_GPIO_Init+0x2c4>)
 8000e9c:	4293      	cmp	r3, r2
 8000e9e:	d00d      	beq.n	8000ebc <HAL_GPIO_Init+0x1e8>
 8000ea0:	687b      	ldr	r3, [r7, #4]
 8000ea2:	4a3e      	ldr	r2, [pc, #248]	@ (8000f9c <HAL_GPIO_Init+0x2c8>)
 8000ea4:	4293      	cmp	r3, r2
 8000ea6:	d007      	beq.n	8000eb8 <HAL_GPIO_Init+0x1e4>
 8000ea8:	687b      	ldr	r3, [r7, #4]
 8000eaa:	4a3d      	ldr	r2, [pc, #244]	@ (8000fa0 <HAL_GPIO_Init+0x2cc>)
 8000eac:	4293      	cmp	r3, r2
 8000eae:	d101      	bne.n	8000eb4 <HAL_GPIO_Init+0x1e0>
 8000eb0:	2303      	movs	r3, #3
 8000eb2:	e006      	b.n	8000ec2 <HAL_GPIO_Init+0x1ee>
 8000eb4:	2304      	movs	r3, #4
 8000eb6:	e004      	b.n	8000ec2 <HAL_GPIO_Init+0x1ee>
 8000eb8:	2302      	movs	r3, #2
 8000eba:	e002      	b.n	8000ec2 <HAL_GPIO_Init+0x1ee>
 8000ebc:	2301      	movs	r3, #1
 8000ebe:	e000      	b.n	8000ec2 <HAL_GPIO_Init+0x1ee>
 8000ec0:	2300      	movs	r3, #0
 8000ec2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8000ec4:	f002 0203 	and.w	r2, r2, #3
 8000ec8:	0092      	lsls	r2, r2, #2
 8000eca:	4093      	lsls	r3, r2
 8000ecc:	68fa      	ldr	r2, [r7, #12]
 8000ece:	4313      	orrs	r3, r2
 8000ed0:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8000ed2:	492f      	ldr	r1, [pc, #188]	@ (8000f90 <HAL_GPIO_Init+0x2bc>)
 8000ed4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000ed6:	089b      	lsrs	r3, r3, #2
 8000ed8:	3302      	adds	r3, #2
 8000eda:	68fa      	ldr	r2, [r7, #12]
 8000edc:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8000ee0:	683b      	ldr	r3, [r7, #0]
 8000ee2:	685b      	ldr	r3, [r3, #4]
 8000ee4:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8000ee8:	2b00      	cmp	r3, #0
 8000eea:	d006      	beq.n	8000efa <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8000eec:	4b2d      	ldr	r3, [pc, #180]	@ (8000fa4 <HAL_GPIO_Init+0x2d0>)
 8000eee:	689a      	ldr	r2, [r3, #8]
 8000ef0:	492c      	ldr	r1, [pc, #176]	@ (8000fa4 <HAL_GPIO_Init+0x2d0>)
 8000ef2:	69bb      	ldr	r3, [r7, #24]
 8000ef4:	4313      	orrs	r3, r2
 8000ef6:	608b      	str	r3, [r1, #8]
 8000ef8:	e006      	b.n	8000f08 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8000efa:	4b2a      	ldr	r3, [pc, #168]	@ (8000fa4 <HAL_GPIO_Init+0x2d0>)
 8000efc:	689a      	ldr	r2, [r3, #8]
 8000efe:	69bb      	ldr	r3, [r7, #24]
 8000f00:	43db      	mvns	r3, r3
 8000f02:	4928      	ldr	r1, [pc, #160]	@ (8000fa4 <HAL_GPIO_Init+0x2d0>)
 8000f04:	4013      	ands	r3, r2
 8000f06:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8000f08:	683b      	ldr	r3, [r7, #0]
 8000f0a:	685b      	ldr	r3, [r3, #4]
 8000f0c:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8000f10:	2b00      	cmp	r3, #0
 8000f12:	d006      	beq.n	8000f22 <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8000f14:	4b23      	ldr	r3, [pc, #140]	@ (8000fa4 <HAL_GPIO_Init+0x2d0>)
 8000f16:	68da      	ldr	r2, [r3, #12]
 8000f18:	4922      	ldr	r1, [pc, #136]	@ (8000fa4 <HAL_GPIO_Init+0x2d0>)
 8000f1a:	69bb      	ldr	r3, [r7, #24]
 8000f1c:	4313      	orrs	r3, r2
 8000f1e:	60cb      	str	r3, [r1, #12]
 8000f20:	e006      	b.n	8000f30 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8000f22:	4b20      	ldr	r3, [pc, #128]	@ (8000fa4 <HAL_GPIO_Init+0x2d0>)
 8000f24:	68da      	ldr	r2, [r3, #12]
 8000f26:	69bb      	ldr	r3, [r7, #24]
 8000f28:	43db      	mvns	r3, r3
 8000f2a:	491e      	ldr	r1, [pc, #120]	@ (8000fa4 <HAL_GPIO_Init+0x2d0>)
 8000f2c:	4013      	ands	r3, r2
 8000f2e:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8000f30:	683b      	ldr	r3, [r7, #0]
 8000f32:	685b      	ldr	r3, [r3, #4]
 8000f34:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000f38:	2b00      	cmp	r3, #0
 8000f3a:	d006      	beq.n	8000f4a <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8000f3c:	4b19      	ldr	r3, [pc, #100]	@ (8000fa4 <HAL_GPIO_Init+0x2d0>)
 8000f3e:	685a      	ldr	r2, [r3, #4]
 8000f40:	4918      	ldr	r1, [pc, #96]	@ (8000fa4 <HAL_GPIO_Init+0x2d0>)
 8000f42:	69bb      	ldr	r3, [r7, #24]
 8000f44:	4313      	orrs	r3, r2
 8000f46:	604b      	str	r3, [r1, #4]
 8000f48:	e006      	b.n	8000f58 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8000f4a:	4b16      	ldr	r3, [pc, #88]	@ (8000fa4 <HAL_GPIO_Init+0x2d0>)
 8000f4c:	685a      	ldr	r2, [r3, #4]
 8000f4e:	69bb      	ldr	r3, [r7, #24]
 8000f50:	43db      	mvns	r3, r3
 8000f52:	4914      	ldr	r1, [pc, #80]	@ (8000fa4 <HAL_GPIO_Init+0x2d0>)
 8000f54:	4013      	ands	r3, r2
 8000f56:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8000f58:	683b      	ldr	r3, [r7, #0]
 8000f5a:	685b      	ldr	r3, [r3, #4]
 8000f5c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8000f60:	2b00      	cmp	r3, #0
 8000f62:	d021      	beq.n	8000fa8 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8000f64:	4b0f      	ldr	r3, [pc, #60]	@ (8000fa4 <HAL_GPIO_Init+0x2d0>)
 8000f66:	681a      	ldr	r2, [r3, #0]
 8000f68:	490e      	ldr	r1, [pc, #56]	@ (8000fa4 <HAL_GPIO_Init+0x2d0>)
 8000f6a:	69bb      	ldr	r3, [r7, #24]
 8000f6c:	4313      	orrs	r3, r2
 8000f6e:	600b      	str	r3, [r1, #0]
 8000f70:	e021      	b.n	8000fb6 <HAL_GPIO_Init+0x2e2>
 8000f72:	bf00      	nop
 8000f74:	10320000 	.word	0x10320000
 8000f78:	10310000 	.word	0x10310000
 8000f7c:	10220000 	.word	0x10220000
 8000f80:	10210000 	.word	0x10210000
 8000f84:	10120000 	.word	0x10120000
 8000f88:	10110000 	.word	0x10110000
 8000f8c:	40021000 	.word	0x40021000
 8000f90:	40010000 	.word	0x40010000
 8000f94:	40010800 	.word	0x40010800
 8000f98:	40010c00 	.word	0x40010c00
 8000f9c:	40011000 	.word	0x40011000
 8000fa0:	40011400 	.word	0x40011400
 8000fa4:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8000fa8:	4b0b      	ldr	r3, [pc, #44]	@ (8000fd8 <HAL_GPIO_Init+0x304>)
 8000faa:	681a      	ldr	r2, [r3, #0]
 8000fac:	69bb      	ldr	r3, [r7, #24]
 8000fae:	43db      	mvns	r3, r3
 8000fb0:	4909      	ldr	r1, [pc, #36]	@ (8000fd8 <HAL_GPIO_Init+0x304>)
 8000fb2:	4013      	ands	r3, r2
 8000fb4:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 8000fb6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000fb8:	3301      	adds	r3, #1
 8000fba:	627b      	str	r3, [r7, #36]	@ 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000fbc:	683b      	ldr	r3, [r7, #0]
 8000fbe:	681a      	ldr	r2, [r3, #0]
 8000fc0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000fc2:	fa22 f303 	lsr.w	r3, r2, r3
 8000fc6:	2b00      	cmp	r3, #0
 8000fc8:	f47f ae8e 	bne.w	8000ce8 <HAL_GPIO_Init+0x14>
  }
}
 8000fcc:	bf00      	nop
 8000fce:	bf00      	nop
 8000fd0:	372c      	adds	r7, #44	@ 0x2c
 8000fd2:	46bd      	mov	sp, r7
 8000fd4:	bc80      	pop	{r7}
 8000fd6:	4770      	bx	lr
 8000fd8:	40010400 	.word	0x40010400

08000fdc <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8000fdc:	b480      	push	{r7}
 8000fde:	b083      	sub	sp, #12
 8000fe0:	af00      	add	r7, sp, #0
 8000fe2:	6078      	str	r0, [r7, #4]
 8000fe4:	460b      	mov	r3, r1
 8000fe6:	807b      	strh	r3, [r7, #2]
 8000fe8:	4613      	mov	r3, r2
 8000fea:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8000fec:	787b      	ldrb	r3, [r7, #1]
 8000fee:	2b00      	cmp	r3, #0
 8000ff0:	d003      	beq.n	8000ffa <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8000ff2:	887a      	ldrh	r2, [r7, #2]
 8000ff4:	687b      	ldr	r3, [r7, #4]
 8000ff6:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8000ff8:	e003      	b.n	8001002 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8000ffa:	887b      	ldrh	r3, [r7, #2]
 8000ffc:	041a      	lsls	r2, r3, #16
 8000ffe:	687b      	ldr	r3, [r7, #4]
 8001000:	611a      	str	r2, [r3, #16]
}
 8001002:	bf00      	nop
 8001004:	370c      	adds	r7, #12
 8001006:	46bd      	mov	sp, r7
 8001008:	bc80      	pop	{r7}
 800100a:	4770      	bx	lr

0800100c <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 800100c:	b580      	push	{r7, lr}
 800100e:	b084      	sub	sp, #16
 8001010:	af00      	add	r7, sp, #0
 8001012:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8001014:	687b      	ldr	r3, [r7, #4]
 8001016:	2b00      	cmp	r3, #0
 8001018:	d101      	bne.n	800101e <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 800101a:	2301      	movs	r3, #1
 800101c:	e12b      	b.n	8001276 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 800101e:	687b      	ldr	r3, [r7, #4]
 8001020:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8001024:	b2db      	uxtb	r3, r3
 8001026:	2b00      	cmp	r3, #0
 8001028:	d106      	bne.n	8001038 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 800102a:	687b      	ldr	r3, [r7, #4]
 800102c:	2200      	movs	r2, #0
 800102e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8001032:	6878      	ldr	r0, [r7, #4]
 8001034:	f7ff fb88 	bl	8000748 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8001038:	687b      	ldr	r3, [r7, #4]
 800103a:	2224      	movs	r2, #36	@ 0x24
 800103c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8001040:	687b      	ldr	r3, [r7, #4]
 8001042:	681b      	ldr	r3, [r3, #0]
 8001044:	681a      	ldr	r2, [r3, #0]
 8001046:	687b      	ldr	r3, [r7, #4]
 8001048:	681b      	ldr	r3, [r3, #0]
 800104a:	f022 0201 	bic.w	r2, r2, #1
 800104e:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8001050:	687b      	ldr	r3, [r7, #4]
 8001052:	681b      	ldr	r3, [r3, #0]
 8001054:	681a      	ldr	r2, [r3, #0]
 8001056:	687b      	ldr	r3, [r7, #4]
 8001058:	681b      	ldr	r3, [r3, #0]
 800105a:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800105e:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8001060:	687b      	ldr	r3, [r7, #4]
 8001062:	681b      	ldr	r3, [r3, #0]
 8001064:	681a      	ldr	r2, [r3, #0]
 8001066:	687b      	ldr	r3, [r7, #4]
 8001068:	681b      	ldr	r3, [r3, #0]
 800106a:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 800106e:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8001070:	f003 f934 	bl	80042dc <HAL_RCC_GetPCLK1Freq>
 8001074:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8001076:	687b      	ldr	r3, [r7, #4]
 8001078:	685b      	ldr	r3, [r3, #4]
 800107a:	4a81      	ldr	r2, [pc, #516]	@ (8001280 <HAL_I2C_Init+0x274>)
 800107c:	4293      	cmp	r3, r2
 800107e:	d807      	bhi.n	8001090 <HAL_I2C_Init+0x84>
 8001080:	68fb      	ldr	r3, [r7, #12]
 8001082:	4a80      	ldr	r2, [pc, #512]	@ (8001284 <HAL_I2C_Init+0x278>)
 8001084:	4293      	cmp	r3, r2
 8001086:	bf94      	ite	ls
 8001088:	2301      	movls	r3, #1
 800108a:	2300      	movhi	r3, #0
 800108c:	b2db      	uxtb	r3, r3
 800108e:	e006      	b.n	800109e <HAL_I2C_Init+0x92>
 8001090:	68fb      	ldr	r3, [r7, #12]
 8001092:	4a7d      	ldr	r2, [pc, #500]	@ (8001288 <HAL_I2C_Init+0x27c>)
 8001094:	4293      	cmp	r3, r2
 8001096:	bf94      	ite	ls
 8001098:	2301      	movls	r3, #1
 800109a:	2300      	movhi	r3, #0
 800109c:	b2db      	uxtb	r3, r3
 800109e:	2b00      	cmp	r3, #0
 80010a0:	d001      	beq.n	80010a6 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 80010a2:	2301      	movs	r3, #1
 80010a4:	e0e7      	b.n	8001276 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 80010a6:	68fb      	ldr	r3, [r7, #12]
 80010a8:	4a78      	ldr	r2, [pc, #480]	@ (800128c <HAL_I2C_Init+0x280>)
 80010aa:	fba2 2303 	umull	r2, r3, r2, r3
 80010ae:	0c9b      	lsrs	r3, r3, #18
 80010b0:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 80010b2:	687b      	ldr	r3, [r7, #4]
 80010b4:	681b      	ldr	r3, [r3, #0]
 80010b6:	685b      	ldr	r3, [r3, #4]
 80010b8:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 80010bc:	687b      	ldr	r3, [r7, #4]
 80010be:	681b      	ldr	r3, [r3, #0]
 80010c0:	68ba      	ldr	r2, [r7, #8]
 80010c2:	430a      	orrs	r2, r1
 80010c4:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 80010c6:	687b      	ldr	r3, [r7, #4]
 80010c8:	681b      	ldr	r3, [r3, #0]
 80010ca:	6a1b      	ldr	r3, [r3, #32]
 80010cc:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 80010d0:	687b      	ldr	r3, [r7, #4]
 80010d2:	685b      	ldr	r3, [r3, #4]
 80010d4:	4a6a      	ldr	r2, [pc, #424]	@ (8001280 <HAL_I2C_Init+0x274>)
 80010d6:	4293      	cmp	r3, r2
 80010d8:	d802      	bhi.n	80010e0 <HAL_I2C_Init+0xd4>
 80010da:	68bb      	ldr	r3, [r7, #8]
 80010dc:	3301      	adds	r3, #1
 80010de:	e009      	b.n	80010f4 <HAL_I2C_Init+0xe8>
 80010e0:	68bb      	ldr	r3, [r7, #8]
 80010e2:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 80010e6:	fb02 f303 	mul.w	r3, r2, r3
 80010ea:	4a69      	ldr	r2, [pc, #420]	@ (8001290 <HAL_I2C_Init+0x284>)
 80010ec:	fba2 2303 	umull	r2, r3, r2, r3
 80010f0:	099b      	lsrs	r3, r3, #6
 80010f2:	3301      	adds	r3, #1
 80010f4:	687a      	ldr	r2, [r7, #4]
 80010f6:	6812      	ldr	r2, [r2, #0]
 80010f8:	430b      	orrs	r3, r1
 80010fa:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 80010fc:	687b      	ldr	r3, [r7, #4]
 80010fe:	681b      	ldr	r3, [r3, #0]
 8001100:	69db      	ldr	r3, [r3, #28]
 8001102:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 8001106:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 800110a:	687b      	ldr	r3, [r7, #4]
 800110c:	685b      	ldr	r3, [r3, #4]
 800110e:	495c      	ldr	r1, [pc, #368]	@ (8001280 <HAL_I2C_Init+0x274>)
 8001110:	428b      	cmp	r3, r1
 8001112:	d819      	bhi.n	8001148 <HAL_I2C_Init+0x13c>
 8001114:	68fb      	ldr	r3, [r7, #12]
 8001116:	1e59      	subs	r1, r3, #1
 8001118:	687b      	ldr	r3, [r7, #4]
 800111a:	685b      	ldr	r3, [r3, #4]
 800111c:	005b      	lsls	r3, r3, #1
 800111e:	fbb1 f3f3 	udiv	r3, r1, r3
 8001122:	1c59      	adds	r1, r3, #1
 8001124:	f640 73fc 	movw	r3, #4092	@ 0xffc
 8001128:	400b      	ands	r3, r1
 800112a:	2b00      	cmp	r3, #0
 800112c:	d00a      	beq.n	8001144 <HAL_I2C_Init+0x138>
 800112e:	68fb      	ldr	r3, [r7, #12]
 8001130:	1e59      	subs	r1, r3, #1
 8001132:	687b      	ldr	r3, [r7, #4]
 8001134:	685b      	ldr	r3, [r3, #4]
 8001136:	005b      	lsls	r3, r3, #1
 8001138:	fbb1 f3f3 	udiv	r3, r1, r3
 800113c:	3301      	adds	r3, #1
 800113e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001142:	e051      	b.n	80011e8 <HAL_I2C_Init+0x1dc>
 8001144:	2304      	movs	r3, #4
 8001146:	e04f      	b.n	80011e8 <HAL_I2C_Init+0x1dc>
 8001148:	687b      	ldr	r3, [r7, #4]
 800114a:	689b      	ldr	r3, [r3, #8]
 800114c:	2b00      	cmp	r3, #0
 800114e:	d111      	bne.n	8001174 <HAL_I2C_Init+0x168>
 8001150:	68fb      	ldr	r3, [r7, #12]
 8001152:	1e58      	subs	r0, r3, #1
 8001154:	687b      	ldr	r3, [r7, #4]
 8001156:	6859      	ldr	r1, [r3, #4]
 8001158:	460b      	mov	r3, r1
 800115a:	005b      	lsls	r3, r3, #1
 800115c:	440b      	add	r3, r1
 800115e:	fbb0 f3f3 	udiv	r3, r0, r3
 8001162:	3301      	adds	r3, #1
 8001164:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001168:	2b00      	cmp	r3, #0
 800116a:	bf0c      	ite	eq
 800116c:	2301      	moveq	r3, #1
 800116e:	2300      	movne	r3, #0
 8001170:	b2db      	uxtb	r3, r3
 8001172:	e012      	b.n	800119a <HAL_I2C_Init+0x18e>
 8001174:	68fb      	ldr	r3, [r7, #12]
 8001176:	1e58      	subs	r0, r3, #1
 8001178:	687b      	ldr	r3, [r7, #4]
 800117a:	6859      	ldr	r1, [r3, #4]
 800117c:	460b      	mov	r3, r1
 800117e:	009b      	lsls	r3, r3, #2
 8001180:	440b      	add	r3, r1
 8001182:	0099      	lsls	r1, r3, #2
 8001184:	440b      	add	r3, r1
 8001186:	fbb0 f3f3 	udiv	r3, r0, r3
 800118a:	3301      	adds	r3, #1
 800118c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001190:	2b00      	cmp	r3, #0
 8001192:	bf0c      	ite	eq
 8001194:	2301      	moveq	r3, #1
 8001196:	2300      	movne	r3, #0
 8001198:	b2db      	uxtb	r3, r3
 800119a:	2b00      	cmp	r3, #0
 800119c:	d001      	beq.n	80011a2 <HAL_I2C_Init+0x196>
 800119e:	2301      	movs	r3, #1
 80011a0:	e022      	b.n	80011e8 <HAL_I2C_Init+0x1dc>
 80011a2:	687b      	ldr	r3, [r7, #4]
 80011a4:	689b      	ldr	r3, [r3, #8]
 80011a6:	2b00      	cmp	r3, #0
 80011a8:	d10e      	bne.n	80011c8 <HAL_I2C_Init+0x1bc>
 80011aa:	68fb      	ldr	r3, [r7, #12]
 80011ac:	1e58      	subs	r0, r3, #1
 80011ae:	687b      	ldr	r3, [r7, #4]
 80011b0:	6859      	ldr	r1, [r3, #4]
 80011b2:	460b      	mov	r3, r1
 80011b4:	005b      	lsls	r3, r3, #1
 80011b6:	440b      	add	r3, r1
 80011b8:	fbb0 f3f3 	udiv	r3, r0, r3
 80011bc:	3301      	adds	r3, #1
 80011be:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80011c2:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80011c6:	e00f      	b.n	80011e8 <HAL_I2C_Init+0x1dc>
 80011c8:	68fb      	ldr	r3, [r7, #12]
 80011ca:	1e58      	subs	r0, r3, #1
 80011cc:	687b      	ldr	r3, [r7, #4]
 80011ce:	6859      	ldr	r1, [r3, #4]
 80011d0:	460b      	mov	r3, r1
 80011d2:	009b      	lsls	r3, r3, #2
 80011d4:	440b      	add	r3, r1
 80011d6:	0099      	lsls	r1, r3, #2
 80011d8:	440b      	add	r3, r1
 80011da:	fbb0 f3f3 	udiv	r3, r0, r3
 80011de:	3301      	adds	r3, #1
 80011e0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80011e4:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 80011e8:	6879      	ldr	r1, [r7, #4]
 80011ea:	6809      	ldr	r1, [r1, #0]
 80011ec:	4313      	orrs	r3, r2
 80011ee:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 80011f0:	687b      	ldr	r3, [r7, #4]
 80011f2:	681b      	ldr	r3, [r3, #0]
 80011f4:	681b      	ldr	r3, [r3, #0]
 80011f6:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 80011fa:	687b      	ldr	r3, [r7, #4]
 80011fc:	69da      	ldr	r2, [r3, #28]
 80011fe:	687b      	ldr	r3, [r7, #4]
 8001200:	6a1b      	ldr	r3, [r3, #32]
 8001202:	431a      	orrs	r2, r3
 8001204:	687b      	ldr	r3, [r7, #4]
 8001206:	681b      	ldr	r3, [r3, #0]
 8001208:	430a      	orrs	r2, r1
 800120a:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 800120c:	687b      	ldr	r3, [r7, #4]
 800120e:	681b      	ldr	r3, [r3, #0]
 8001210:	689b      	ldr	r3, [r3, #8]
 8001212:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 8001216:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 800121a:	687a      	ldr	r2, [r7, #4]
 800121c:	6911      	ldr	r1, [r2, #16]
 800121e:	687a      	ldr	r2, [r7, #4]
 8001220:	68d2      	ldr	r2, [r2, #12]
 8001222:	4311      	orrs	r1, r2
 8001224:	687a      	ldr	r2, [r7, #4]
 8001226:	6812      	ldr	r2, [r2, #0]
 8001228:	430b      	orrs	r3, r1
 800122a:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 800122c:	687b      	ldr	r3, [r7, #4]
 800122e:	681b      	ldr	r3, [r3, #0]
 8001230:	68db      	ldr	r3, [r3, #12]
 8001232:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 8001236:	687b      	ldr	r3, [r7, #4]
 8001238:	695a      	ldr	r2, [r3, #20]
 800123a:	687b      	ldr	r3, [r7, #4]
 800123c:	699b      	ldr	r3, [r3, #24]
 800123e:	431a      	orrs	r2, r3
 8001240:	687b      	ldr	r3, [r7, #4]
 8001242:	681b      	ldr	r3, [r3, #0]
 8001244:	430a      	orrs	r2, r1
 8001246:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8001248:	687b      	ldr	r3, [r7, #4]
 800124a:	681b      	ldr	r3, [r3, #0]
 800124c:	681a      	ldr	r2, [r3, #0]
 800124e:	687b      	ldr	r3, [r7, #4]
 8001250:	681b      	ldr	r3, [r3, #0]
 8001252:	f042 0201 	orr.w	r2, r2, #1
 8001256:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8001258:	687b      	ldr	r3, [r7, #4]
 800125a:	2200      	movs	r2, #0
 800125c:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 800125e:	687b      	ldr	r3, [r7, #4]
 8001260:	2220      	movs	r2, #32
 8001262:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8001266:	687b      	ldr	r3, [r7, #4]
 8001268:	2200      	movs	r2, #0
 800126a:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 800126c:	687b      	ldr	r3, [r7, #4]
 800126e:	2200      	movs	r2, #0
 8001270:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 8001274:	2300      	movs	r3, #0
}
 8001276:	4618      	mov	r0, r3
 8001278:	3710      	adds	r7, #16
 800127a:	46bd      	mov	sp, r7
 800127c:	bd80      	pop	{r7, pc}
 800127e:	bf00      	nop
 8001280:	000186a0 	.word	0x000186a0
 8001284:	001e847f 	.word	0x001e847f
 8001288:	003d08ff 	.word	0x003d08ff
 800128c:	431bde83 	.word	0x431bde83
 8001290:	10624dd3 	.word	0x10624dd3

08001294 <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8001294:	b580      	push	{r7, lr}
 8001296:	b088      	sub	sp, #32
 8001298:	af02      	add	r7, sp, #8
 800129a:	60f8      	str	r0, [r7, #12]
 800129c:	607a      	str	r2, [r7, #4]
 800129e:	461a      	mov	r2, r3
 80012a0:	460b      	mov	r3, r1
 80012a2:	817b      	strh	r3, [r7, #10]
 80012a4:	4613      	mov	r3, r2
 80012a6:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 80012a8:	f7ff fbd8 	bl	8000a5c <HAL_GetTick>
 80012ac:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 80012ae:	68fb      	ldr	r3, [r7, #12]
 80012b0:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80012b4:	b2db      	uxtb	r3, r3
 80012b6:	2b20      	cmp	r3, #32
 80012b8:	f040 80e0 	bne.w	800147c <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80012bc:	697b      	ldr	r3, [r7, #20]
 80012be:	9300      	str	r3, [sp, #0]
 80012c0:	2319      	movs	r3, #25
 80012c2:	2201      	movs	r2, #1
 80012c4:	4970      	ldr	r1, [pc, #448]	@ (8001488 <HAL_I2C_Master_Transmit+0x1f4>)
 80012c6:	68f8      	ldr	r0, [r7, #12]
 80012c8:	f000 fcc0 	bl	8001c4c <I2C_WaitOnFlagUntilTimeout>
 80012cc:	4603      	mov	r3, r0
 80012ce:	2b00      	cmp	r3, #0
 80012d0:	d001      	beq.n	80012d6 <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 80012d2:	2302      	movs	r3, #2
 80012d4:	e0d3      	b.n	800147e <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80012d6:	68fb      	ldr	r3, [r7, #12]
 80012d8:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80012dc:	2b01      	cmp	r3, #1
 80012de:	d101      	bne.n	80012e4 <HAL_I2C_Master_Transmit+0x50>
 80012e0:	2302      	movs	r3, #2
 80012e2:	e0cc      	b.n	800147e <HAL_I2C_Master_Transmit+0x1ea>
 80012e4:	68fb      	ldr	r3, [r7, #12]
 80012e6:	2201      	movs	r2, #1
 80012e8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80012ec:	68fb      	ldr	r3, [r7, #12]
 80012ee:	681b      	ldr	r3, [r3, #0]
 80012f0:	681b      	ldr	r3, [r3, #0]
 80012f2:	f003 0301 	and.w	r3, r3, #1
 80012f6:	2b01      	cmp	r3, #1
 80012f8:	d007      	beq.n	800130a <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80012fa:	68fb      	ldr	r3, [r7, #12]
 80012fc:	681b      	ldr	r3, [r3, #0]
 80012fe:	681a      	ldr	r2, [r3, #0]
 8001300:	68fb      	ldr	r3, [r7, #12]
 8001302:	681b      	ldr	r3, [r3, #0]
 8001304:	f042 0201 	orr.w	r2, r2, #1
 8001308:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800130a:	68fb      	ldr	r3, [r7, #12]
 800130c:	681b      	ldr	r3, [r3, #0]
 800130e:	681a      	ldr	r2, [r3, #0]
 8001310:	68fb      	ldr	r3, [r7, #12]
 8001312:	681b      	ldr	r3, [r3, #0]
 8001314:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8001318:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 800131a:	68fb      	ldr	r3, [r7, #12]
 800131c:	2221      	movs	r2, #33	@ 0x21
 800131e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8001322:	68fb      	ldr	r3, [r7, #12]
 8001324:	2210      	movs	r2, #16
 8001326:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 800132a:	68fb      	ldr	r3, [r7, #12]
 800132c:	2200      	movs	r2, #0
 800132e:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8001330:	68fb      	ldr	r3, [r7, #12]
 8001332:	687a      	ldr	r2, [r7, #4]
 8001334:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8001336:	68fb      	ldr	r3, [r7, #12]
 8001338:	893a      	ldrh	r2, [r7, #8]
 800133a:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 800133c:	68fb      	ldr	r3, [r7, #12]
 800133e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001340:	b29a      	uxth	r2, r3
 8001342:	68fb      	ldr	r3, [r7, #12]
 8001344:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8001346:	68fb      	ldr	r3, [r7, #12]
 8001348:	4a50      	ldr	r2, [pc, #320]	@ (800148c <HAL_I2C_Master_Transmit+0x1f8>)
 800134a:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 800134c:	8979      	ldrh	r1, [r7, #10]
 800134e:	697b      	ldr	r3, [r7, #20]
 8001350:	6a3a      	ldr	r2, [r7, #32]
 8001352:	68f8      	ldr	r0, [r7, #12]
 8001354:	f000 fb10 	bl	8001978 <I2C_MasterRequestWrite>
 8001358:	4603      	mov	r3, r0
 800135a:	2b00      	cmp	r3, #0
 800135c:	d001      	beq.n	8001362 <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 800135e:	2301      	movs	r3, #1
 8001360:	e08d      	b.n	800147e <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8001362:	2300      	movs	r3, #0
 8001364:	613b      	str	r3, [r7, #16]
 8001366:	68fb      	ldr	r3, [r7, #12]
 8001368:	681b      	ldr	r3, [r3, #0]
 800136a:	695b      	ldr	r3, [r3, #20]
 800136c:	613b      	str	r3, [r7, #16]
 800136e:	68fb      	ldr	r3, [r7, #12]
 8001370:	681b      	ldr	r3, [r3, #0]
 8001372:	699b      	ldr	r3, [r3, #24]
 8001374:	613b      	str	r3, [r7, #16]
 8001376:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 8001378:	e066      	b.n	8001448 <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800137a:	697a      	ldr	r2, [r7, #20]
 800137c:	6a39      	ldr	r1, [r7, #32]
 800137e:	68f8      	ldr	r0, [r7, #12]
 8001380:	f000 fd7e 	bl	8001e80 <I2C_WaitOnTXEFlagUntilTimeout>
 8001384:	4603      	mov	r3, r0
 8001386:	2b00      	cmp	r3, #0
 8001388:	d00d      	beq.n	80013a6 <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800138a:	68fb      	ldr	r3, [r7, #12]
 800138c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800138e:	2b04      	cmp	r3, #4
 8001390:	d107      	bne.n	80013a2 <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8001392:	68fb      	ldr	r3, [r7, #12]
 8001394:	681b      	ldr	r3, [r3, #0]
 8001396:	681a      	ldr	r2, [r3, #0]
 8001398:	68fb      	ldr	r3, [r7, #12]
 800139a:	681b      	ldr	r3, [r3, #0]
 800139c:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80013a0:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 80013a2:	2301      	movs	r3, #1
 80013a4:	e06b      	b.n	800147e <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 80013a6:	68fb      	ldr	r3, [r7, #12]
 80013a8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80013aa:	781a      	ldrb	r2, [r3, #0]
 80013ac:	68fb      	ldr	r3, [r7, #12]
 80013ae:	681b      	ldr	r3, [r3, #0]
 80013b0:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80013b2:	68fb      	ldr	r3, [r7, #12]
 80013b4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80013b6:	1c5a      	adds	r2, r3, #1
 80013b8:	68fb      	ldr	r3, [r7, #12]
 80013ba:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 80013bc:	68fb      	ldr	r3, [r7, #12]
 80013be:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80013c0:	b29b      	uxth	r3, r3
 80013c2:	3b01      	subs	r3, #1
 80013c4:	b29a      	uxth	r2, r3
 80013c6:	68fb      	ldr	r3, [r7, #12]
 80013c8:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 80013ca:	68fb      	ldr	r3, [r7, #12]
 80013cc:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80013ce:	3b01      	subs	r3, #1
 80013d0:	b29a      	uxth	r2, r3
 80013d2:	68fb      	ldr	r3, [r7, #12]
 80013d4:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 80013d6:	68fb      	ldr	r3, [r7, #12]
 80013d8:	681b      	ldr	r3, [r3, #0]
 80013da:	695b      	ldr	r3, [r3, #20]
 80013dc:	f003 0304 	and.w	r3, r3, #4
 80013e0:	2b04      	cmp	r3, #4
 80013e2:	d11b      	bne.n	800141c <HAL_I2C_Master_Transmit+0x188>
 80013e4:	68fb      	ldr	r3, [r7, #12]
 80013e6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80013e8:	2b00      	cmp	r3, #0
 80013ea:	d017      	beq.n	800141c <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 80013ec:	68fb      	ldr	r3, [r7, #12]
 80013ee:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80013f0:	781a      	ldrb	r2, [r3, #0]
 80013f2:	68fb      	ldr	r3, [r7, #12]
 80013f4:	681b      	ldr	r3, [r3, #0]
 80013f6:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 80013f8:	68fb      	ldr	r3, [r7, #12]
 80013fa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80013fc:	1c5a      	adds	r2, r3, #1
 80013fe:	68fb      	ldr	r3, [r7, #12]
 8001400:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferCount--;
 8001402:	68fb      	ldr	r3, [r7, #12]
 8001404:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001406:	b29b      	uxth	r3, r3
 8001408:	3b01      	subs	r3, #1
 800140a:	b29a      	uxth	r2, r3
 800140c:	68fb      	ldr	r3, [r7, #12]
 800140e:	855a      	strh	r2, [r3, #42]	@ 0x2a
        hi2c->XferSize--;
 8001410:	68fb      	ldr	r3, [r7, #12]
 8001412:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001414:	3b01      	subs	r3, #1
 8001416:	b29a      	uxth	r2, r3
 8001418:	68fb      	ldr	r3, [r7, #12]
 800141a:	851a      	strh	r2, [r3, #40]	@ 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800141c:	697a      	ldr	r2, [r7, #20]
 800141e:	6a39      	ldr	r1, [r7, #32]
 8001420:	68f8      	ldr	r0, [r7, #12]
 8001422:	f000 fd75 	bl	8001f10 <I2C_WaitOnBTFFlagUntilTimeout>
 8001426:	4603      	mov	r3, r0
 8001428:	2b00      	cmp	r3, #0
 800142a:	d00d      	beq.n	8001448 <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800142c:	68fb      	ldr	r3, [r7, #12]
 800142e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001430:	2b04      	cmp	r3, #4
 8001432:	d107      	bne.n	8001444 <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8001434:	68fb      	ldr	r3, [r7, #12]
 8001436:	681b      	ldr	r3, [r3, #0]
 8001438:	681a      	ldr	r2, [r3, #0]
 800143a:	68fb      	ldr	r3, [r7, #12]
 800143c:	681b      	ldr	r3, [r3, #0]
 800143e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8001442:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8001444:	2301      	movs	r3, #1
 8001446:	e01a      	b.n	800147e <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 8001448:	68fb      	ldr	r3, [r7, #12]
 800144a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800144c:	2b00      	cmp	r3, #0
 800144e:	d194      	bne.n	800137a <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8001450:	68fb      	ldr	r3, [r7, #12]
 8001452:	681b      	ldr	r3, [r3, #0]
 8001454:	681a      	ldr	r2, [r3, #0]
 8001456:	68fb      	ldr	r3, [r7, #12]
 8001458:	681b      	ldr	r3, [r3, #0]
 800145a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800145e:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8001460:	68fb      	ldr	r3, [r7, #12]
 8001462:	2220      	movs	r2, #32
 8001464:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8001468:	68fb      	ldr	r3, [r7, #12]
 800146a:	2200      	movs	r2, #0
 800146c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8001470:	68fb      	ldr	r3, [r7, #12]
 8001472:	2200      	movs	r2, #0
 8001474:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8001478:	2300      	movs	r3, #0
 800147a:	e000      	b.n	800147e <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 800147c:	2302      	movs	r3, #2
  }
}
 800147e:	4618      	mov	r0, r3
 8001480:	3718      	adds	r7, #24
 8001482:	46bd      	mov	sp, r7
 8001484:	bd80      	pop	{r7, pc}
 8001486:	bf00      	nop
 8001488:	00100002 	.word	0x00100002
 800148c:	ffff0000 	.word	0xffff0000

08001490 <HAL_I2C_Mem_Read>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8001490:	b580      	push	{r7, lr}
 8001492:	b08c      	sub	sp, #48	@ 0x30
 8001494:	af02      	add	r7, sp, #8
 8001496:	60f8      	str	r0, [r7, #12]
 8001498:	4608      	mov	r0, r1
 800149a:	4611      	mov	r1, r2
 800149c:	461a      	mov	r2, r3
 800149e:	4603      	mov	r3, r0
 80014a0:	817b      	strh	r3, [r7, #10]
 80014a2:	460b      	mov	r3, r1
 80014a4:	813b      	strh	r3, [r7, #8]
 80014a6:	4613      	mov	r3, r2
 80014a8:	80fb      	strh	r3, [r7, #6]
  __IO uint32_t count = 0U;
 80014aa:	2300      	movs	r3, #0
 80014ac:	623b      	str	r3, [r7, #32]

  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 80014ae:	f7ff fad5 	bl	8000a5c <HAL_GetTick>
 80014b2:	6278      	str	r0, [r7, #36]	@ 0x24

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80014b4:	68fb      	ldr	r3, [r7, #12]
 80014b6:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80014ba:	b2db      	uxtb	r3, r3
 80014bc:	2b20      	cmp	r3, #32
 80014be:	f040 8250 	bne.w	8001962 <HAL_I2C_Mem_Read+0x4d2>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80014c2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80014c4:	9300      	str	r3, [sp, #0]
 80014c6:	2319      	movs	r3, #25
 80014c8:	2201      	movs	r2, #1
 80014ca:	4982      	ldr	r1, [pc, #520]	@ (80016d4 <HAL_I2C_Mem_Read+0x244>)
 80014cc:	68f8      	ldr	r0, [r7, #12]
 80014ce:	f000 fbbd 	bl	8001c4c <I2C_WaitOnFlagUntilTimeout>
 80014d2:	4603      	mov	r3, r0
 80014d4:	2b00      	cmp	r3, #0
 80014d6:	d001      	beq.n	80014dc <HAL_I2C_Mem_Read+0x4c>
    {
      return HAL_BUSY;
 80014d8:	2302      	movs	r3, #2
 80014da:	e243      	b.n	8001964 <HAL_I2C_Mem_Read+0x4d4>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80014dc:	68fb      	ldr	r3, [r7, #12]
 80014de:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80014e2:	2b01      	cmp	r3, #1
 80014e4:	d101      	bne.n	80014ea <HAL_I2C_Mem_Read+0x5a>
 80014e6:	2302      	movs	r3, #2
 80014e8:	e23c      	b.n	8001964 <HAL_I2C_Mem_Read+0x4d4>
 80014ea:	68fb      	ldr	r3, [r7, #12]
 80014ec:	2201      	movs	r2, #1
 80014ee:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80014f2:	68fb      	ldr	r3, [r7, #12]
 80014f4:	681b      	ldr	r3, [r3, #0]
 80014f6:	681b      	ldr	r3, [r3, #0]
 80014f8:	f003 0301 	and.w	r3, r3, #1
 80014fc:	2b01      	cmp	r3, #1
 80014fe:	d007      	beq.n	8001510 <HAL_I2C_Mem_Read+0x80>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8001500:	68fb      	ldr	r3, [r7, #12]
 8001502:	681b      	ldr	r3, [r3, #0]
 8001504:	681a      	ldr	r2, [r3, #0]
 8001506:	68fb      	ldr	r3, [r7, #12]
 8001508:	681b      	ldr	r3, [r3, #0]
 800150a:	f042 0201 	orr.w	r2, r2, #1
 800150e:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8001510:	68fb      	ldr	r3, [r7, #12]
 8001512:	681b      	ldr	r3, [r3, #0]
 8001514:	681a      	ldr	r2, [r3, #0]
 8001516:	68fb      	ldr	r3, [r7, #12]
 8001518:	681b      	ldr	r3, [r3, #0]
 800151a:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800151e:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8001520:	68fb      	ldr	r3, [r7, #12]
 8001522:	2222      	movs	r2, #34	@ 0x22
 8001524:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8001528:	68fb      	ldr	r3, [r7, #12]
 800152a:	2240      	movs	r2, #64	@ 0x40
 800152c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8001530:	68fb      	ldr	r3, [r7, #12]
 8001532:	2200      	movs	r2, #0
 8001534:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8001536:	68fb      	ldr	r3, [r7, #12]
 8001538:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800153a:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 800153c:	68fb      	ldr	r3, [r7, #12]
 800153e:	8eba      	ldrh	r2, [r7, #52]	@ 0x34
 8001540:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8001542:	68fb      	ldr	r3, [r7, #12]
 8001544:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001546:	b29a      	uxth	r2, r3
 8001548:	68fb      	ldr	r3, [r7, #12]
 800154a:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800154c:	68fb      	ldr	r3, [r7, #12]
 800154e:	4a62      	ldr	r2, [pc, #392]	@ (80016d8 <HAL_I2C_Mem_Read+0x248>)
 8001550:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8001552:	88f8      	ldrh	r0, [r7, #6]
 8001554:	893a      	ldrh	r2, [r7, #8]
 8001556:	8979      	ldrh	r1, [r7, #10]
 8001558:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800155a:	9301      	str	r3, [sp, #4]
 800155c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800155e:	9300      	str	r3, [sp, #0]
 8001560:	4603      	mov	r3, r0
 8001562:	68f8      	ldr	r0, [r7, #12]
 8001564:	f000 fa8a 	bl	8001a7c <I2C_RequestMemoryRead>
 8001568:	4603      	mov	r3, r0
 800156a:	2b00      	cmp	r3, #0
 800156c:	d001      	beq.n	8001572 <HAL_I2C_Mem_Read+0xe2>
    {
      return HAL_ERROR;
 800156e:	2301      	movs	r3, #1
 8001570:	e1f8      	b.n	8001964 <HAL_I2C_Mem_Read+0x4d4>
    }

    if (hi2c->XferSize == 0U)
 8001572:	68fb      	ldr	r3, [r7, #12]
 8001574:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001576:	2b00      	cmp	r3, #0
 8001578:	d113      	bne.n	80015a2 <HAL_I2C_Mem_Read+0x112>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800157a:	2300      	movs	r3, #0
 800157c:	61fb      	str	r3, [r7, #28]
 800157e:	68fb      	ldr	r3, [r7, #12]
 8001580:	681b      	ldr	r3, [r3, #0]
 8001582:	695b      	ldr	r3, [r3, #20]
 8001584:	61fb      	str	r3, [r7, #28]
 8001586:	68fb      	ldr	r3, [r7, #12]
 8001588:	681b      	ldr	r3, [r3, #0]
 800158a:	699b      	ldr	r3, [r3, #24]
 800158c:	61fb      	str	r3, [r7, #28]
 800158e:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8001590:	68fb      	ldr	r3, [r7, #12]
 8001592:	681b      	ldr	r3, [r3, #0]
 8001594:	681a      	ldr	r2, [r3, #0]
 8001596:	68fb      	ldr	r3, [r7, #12]
 8001598:	681b      	ldr	r3, [r3, #0]
 800159a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800159e:	601a      	str	r2, [r3, #0]
 80015a0:	e1cc      	b.n	800193c <HAL_I2C_Mem_Read+0x4ac>
    }
    else if (hi2c->XferSize == 1U)
 80015a2:	68fb      	ldr	r3, [r7, #12]
 80015a4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80015a6:	2b01      	cmp	r3, #1
 80015a8:	d11e      	bne.n	80015e8 <HAL_I2C_Mem_Read+0x158>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80015aa:	68fb      	ldr	r3, [r7, #12]
 80015ac:	681b      	ldr	r3, [r3, #0]
 80015ae:	681a      	ldr	r2, [r3, #0]
 80015b0:	68fb      	ldr	r3, [r7, #12]
 80015b2:	681b      	ldr	r3, [r3, #0]
 80015b4:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80015b8:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 80015ba:	b672      	cpsid	i
}
 80015bc:	bf00      	nop
      /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
         software sequence must complete before the current byte end of transfer */
      __disable_irq();

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80015be:	2300      	movs	r3, #0
 80015c0:	61bb      	str	r3, [r7, #24]
 80015c2:	68fb      	ldr	r3, [r7, #12]
 80015c4:	681b      	ldr	r3, [r3, #0]
 80015c6:	695b      	ldr	r3, [r3, #20]
 80015c8:	61bb      	str	r3, [r7, #24]
 80015ca:	68fb      	ldr	r3, [r7, #12]
 80015cc:	681b      	ldr	r3, [r3, #0]
 80015ce:	699b      	ldr	r3, [r3, #24]
 80015d0:	61bb      	str	r3, [r7, #24]
 80015d2:	69bb      	ldr	r3, [r7, #24]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80015d4:	68fb      	ldr	r3, [r7, #12]
 80015d6:	681b      	ldr	r3, [r3, #0]
 80015d8:	681a      	ldr	r2, [r3, #0]
 80015da:	68fb      	ldr	r3, [r7, #12]
 80015dc:	681b      	ldr	r3, [r3, #0]
 80015de:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80015e2:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 80015e4:	b662      	cpsie	i
}
 80015e6:	e035      	b.n	8001654 <HAL_I2C_Mem_Read+0x1c4>

      /* Re-enable IRQs */
      __enable_irq();
    }
    else if (hi2c->XferSize == 2U)
 80015e8:	68fb      	ldr	r3, [r7, #12]
 80015ea:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80015ec:	2b02      	cmp	r3, #2
 80015ee:	d11e      	bne.n	800162e <HAL_I2C_Mem_Read+0x19e>
    {
      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80015f0:	68fb      	ldr	r3, [r7, #12]
 80015f2:	681b      	ldr	r3, [r3, #0]
 80015f4:	681a      	ldr	r2, [r3, #0]
 80015f6:	68fb      	ldr	r3, [r7, #12]
 80015f8:	681b      	ldr	r3, [r3, #0]
 80015fa:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80015fe:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 8001600:	b672      	cpsid	i
}
 8001602:	bf00      	nop
      /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
         software sequence must complete before the current byte end of transfer */
      __disable_irq();

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8001604:	2300      	movs	r3, #0
 8001606:	617b      	str	r3, [r7, #20]
 8001608:	68fb      	ldr	r3, [r7, #12]
 800160a:	681b      	ldr	r3, [r3, #0]
 800160c:	695b      	ldr	r3, [r3, #20]
 800160e:	617b      	str	r3, [r7, #20]
 8001610:	68fb      	ldr	r3, [r7, #12]
 8001612:	681b      	ldr	r3, [r3, #0]
 8001614:	699b      	ldr	r3, [r3, #24]
 8001616:	617b      	str	r3, [r7, #20]
 8001618:	697b      	ldr	r3, [r7, #20]

      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800161a:	68fb      	ldr	r3, [r7, #12]
 800161c:	681b      	ldr	r3, [r3, #0]
 800161e:	681a      	ldr	r2, [r3, #0]
 8001620:	68fb      	ldr	r3, [r7, #12]
 8001622:	681b      	ldr	r3, [r3, #0]
 8001624:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8001628:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 800162a:	b662      	cpsie	i
}
 800162c:	e012      	b.n	8001654 <HAL_I2C_Mem_Read+0x1c4>
      __enable_irq();
    }
    else
    {
      /* Enable Acknowledge */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800162e:	68fb      	ldr	r3, [r7, #12]
 8001630:	681b      	ldr	r3, [r3, #0]
 8001632:	681a      	ldr	r2, [r3, #0]
 8001634:	68fb      	ldr	r3, [r7, #12]
 8001636:	681b      	ldr	r3, [r3, #0]
 8001638:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 800163c:	601a      	str	r2, [r3, #0]
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800163e:	2300      	movs	r3, #0
 8001640:	613b      	str	r3, [r7, #16]
 8001642:	68fb      	ldr	r3, [r7, #12]
 8001644:	681b      	ldr	r3, [r3, #0]
 8001646:	695b      	ldr	r3, [r3, #20]
 8001648:	613b      	str	r3, [r7, #16]
 800164a:	68fb      	ldr	r3, [r7, #12]
 800164c:	681b      	ldr	r3, [r3, #0]
 800164e:	699b      	ldr	r3, [r3, #24]
 8001650:	613b      	str	r3, [r7, #16]
 8001652:	693b      	ldr	r3, [r7, #16]
    }

    while (hi2c->XferSize > 0U)
 8001654:	e172      	b.n	800193c <HAL_I2C_Mem_Read+0x4ac>
    {
      if (hi2c->XferSize <= 3U)
 8001656:	68fb      	ldr	r3, [r7, #12]
 8001658:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800165a:	2b03      	cmp	r3, #3
 800165c:	f200 811f 	bhi.w	800189e <HAL_I2C_Mem_Read+0x40e>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 8001660:	68fb      	ldr	r3, [r7, #12]
 8001662:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001664:	2b01      	cmp	r3, #1
 8001666:	d123      	bne.n	80016b0 <HAL_I2C_Mem_Read+0x220>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8001668:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800166a:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 800166c:	68f8      	ldr	r0, [r7, #12]
 800166e:	f000 fc97 	bl	8001fa0 <I2C_WaitOnRXNEFlagUntilTimeout>
 8001672:	4603      	mov	r3, r0
 8001674:	2b00      	cmp	r3, #0
 8001676:	d001      	beq.n	800167c <HAL_I2C_Mem_Read+0x1ec>
          {
            return HAL_ERROR;
 8001678:	2301      	movs	r3, #1
 800167a:	e173      	b.n	8001964 <HAL_I2C_Mem_Read+0x4d4>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800167c:	68fb      	ldr	r3, [r7, #12]
 800167e:	681b      	ldr	r3, [r3, #0]
 8001680:	691a      	ldr	r2, [r3, #16]
 8001682:	68fb      	ldr	r3, [r7, #12]
 8001684:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001686:	b2d2      	uxtb	r2, r2
 8001688:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800168a:	68fb      	ldr	r3, [r7, #12]
 800168c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800168e:	1c5a      	adds	r2, r3, #1
 8001690:	68fb      	ldr	r3, [r7, #12]
 8001692:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8001694:	68fb      	ldr	r3, [r7, #12]
 8001696:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001698:	3b01      	subs	r3, #1
 800169a:	b29a      	uxth	r2, r3
 800169c:	68fb      	ldr	r3, [r7, #12]
 800169e:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80016a0:	68fb      	ldr	r3, [r7, #12]
 80016a2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80016a4:	b29b      	uxth	r3, r3
 80016a6:	3b01      	subs	r3, #1
 80016a8:	b29a      	uxth	r2, r3
 80016aa:	68fb      	ldr	r3, [r7, #12]
 80016ac:	855a      	strh	r2, [r3, #42]	@ 0x2a
 80016ae:	e145      	b.n	800193c <HAL_I2C_Mem_Read+0x4ac>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 80016b0:	68fb      	ldr	r3, [r7, #12]
 80016b2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80016b4:	2b02      	cmp	r3, #2
 80016b6:	d152      	bne.n	800175e <HAL_I2C_Mem_Read+0x2ce>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 80016b8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80016ba:	9300      	str	r3, [sp, #0]
 80016bc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80016be:	2200      	movs	r2, #0
 80016c0:	4906      	ldr	r1, [pc, #24]	@ (80016dc <HAL_I2C_Mem_Read+0x24c>)
 80016c2:	68f8      	ldr	r0, [r7, #12]
 80016c4:	f000 fac2 	bl	8001c4c <I2C_WaitOnFlagUntilTimeout>
 80016c8:	4603      	mov	r3, r0
 80016ca:	2b00      	cmp	r3, #0
 80016cc:	d008      	beq.n	80016e0 <HAL_I2C_Mem_Read+0x250>
          {
            return HAL_ERROR;
 80016ce:	2301      	movs	r3, #1
 80016d0:	e148      	b.n	8001964 <HAL_I2C_Mem_Read+0x4d4>
 80016d2:	bf00      	nop
 80016d4:	00100002 	.word	0x00100002
 80016d8:	ffff0000 	.word	0xffff0000
 80016dc:	00010004 	.word	0x00010004
  __ASM volatile ("cpsid i" : : : "memory");
 80016e0:	b672      	cpsid	i
}
 80016e2:	bf00      	nop
          /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
             software sequence must complete before the current byte end of transfer */
          __disable_irq();

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80016e4:	68fb      	ldr	r3, [r7, #12]
 80016e6:	681b      	ldr	r3, [r3, #0]
 80016e8:	681a      	ldr	r2, [r3, #0]
 80016ea:	68fb      	ldr	r3, [r7, #12]
 80016ec:	681b      	ldr	r3, [r3, #0]
 80016ee:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80016f2:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80016f4:	68fb      	ldr	r3, [r7, #12]
 80016f6:	681b      	ldr	r3, [r3, #0]
 80016f8:	691a      	ldr	r2, [r3, #16]
 80016fa:	68fb      	ldr	r3, [r7, #12]
 80016fc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80016fe:	b2d2      	uxtb	r2, r2
 8001700:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8001702:	68fb      	ldr	r3, [r7, #12]
 8001704:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001706:	1c5a      	adds	r2, r3, #1
 8001708:	68fb      	ldr	r3, [r7, #12]
 800170a:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 800170c:	68fb      	ldr	r3, [r7, #12]
 800170e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001710:	3b01      	subs	r3, #1
 8001712:	b29a      	uxth	r2, r3
 8001714:	68fb      	ldr	r3, [r7, #12]
 8001716:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8001718:	68fb      	ldr	r3, [r7, #12]
 800171a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800171c:	b29b      	uxth	r3, r3
 800171e:	3b01      	subs	r3, #1
 8001720:	b29a      	uxth	r2, r3
 8001722:	68fb      	ldr	r3, [r7, #12]
 8001724:	855a      	strh	r2, [r3, #42]	@ 0x2a
  __ASM volatile ("cpsie i" : : : "memory");
 8001726:	b662      	cpsie	i
}
 8001728:	bf00      	nop

          /* Re-enable IRQs */
          __enable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800172a:	68fb      	ldr	r3, [r7, #12]
 800172c:	681b      	ldr	r3, [r3, #0]
 800172e:	691a      	ldr	r2, [r3, #16]
 8001730:	68fb      	ldr	r3, [r7, #12]
 8001732:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001734:	b2d2      	uxtb	r2, r2
 8001736:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8001738:	68fb      	ldr	r3, [r7, #12]
 800173a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800173c:	1c5a      	adds	r2, r3, #1
 800173e:	68fb      	ldr	r3, [r7, #12]
 8001740:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8001742:	68fb      	ldr	r3, [r7, #12]
 8001744:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001746:	3b01      	subs	r3, #1
 8001748:	b29a      	uxth	r2, r3
 800174a:	68fb      	ldr	r3, [r7, #12]
 800174c:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 800174e:	68fb      	ldr	r3, [r7, #12]
 8001750:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001752:	b29b      	uxth	r3, r3
 8001754:	3b01      	subs	r3, #1
 8001756:	b29a      	uxth	r2, r3
 8001758:	68fb      	ldr	r3, [r7, #12]
 800175a:	855a      	strh	r2, [r3, #42]	@ 0x2a
 800175c:	e0ee      	b.n	800193c <HAL_I2C_Mem_Read+0x4ac>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 800175e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001760:	9300      	str	r3, [sp, #0]
 8001762:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8001764:	2200      	movs	r2, #0
 8001766:	4981      	ldr	r1, [pc, #516]	@ (800196c <HAL_I2C_Mem_Read+0x4dc>)
 8001768:	68f8      	ldr	r0, [r7, #12]
 800176a:	f000 fa6f 	bl	8001c4c <I2C_WaitOnFlagUntilTimeout>
 800176e:	4603      	mov	r3, r0
 8001770:	2b00      	cmp	r3, #0
 8001772:	d001      	beq.n	8001778 <HAL_I2C_Mem_Read+0x2e8>
          {
            return HAL_ERROR;
 8001774:	2301      	movs	r3, #1
 8001776:	e0f5      	b.n	8001964 <HAL_I2C_Mem_Read+0x4d4>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8001778:	68fb      	ldr	r3, [r7, #12]
 800177a:	681b      	ldr	r3, [r3, #0]
 800177c:	681a      	ldr	r2, [r3, #0]
 800177e:	68fb      	ldr	r3, [r7, #12]
 8001780:	681b      	ldr	r3, [r3, #0]
 8001782:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8001786:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 8001788:	b672      	cpsid	i
}
 800178a:	bf00      	nop
          /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
             software sequence must complete before the current byte end of transfer */
          __disable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800178c:	68fb      	ldr	r3, [r7, #12]
 800178e:	681b      	ldr	r3, [r3, #0]
 8001790:	691a      	ldr	r2, [r3, #16]
 8001792:	68fb      	ldr	r3, [r7, #12]
 8001794:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001796:	b2d2      	uxtb	r2, r2
 8001798:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800179a:	68fb      	ldr	r3, [r7, #12]
 800179c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800179e:	1c5a      	adds	r2, r3, #1
 80017a0:	68fb      	ldr	r3, [r7, #12]
 80017a2:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80017a4:	68fb      	ldr	r3, [r7, #12]
 80017a6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80017a8:	3b01      	subs	r3, #1
 80017aa:	b29a      	uxth	r2, r3
 80017ac:	68fb      	ldr	r3, [r7, #12]
 80017ae:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80017b0:	68fb      	ldr	r3, [r7, #12]
 80017b2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80017b4:	b29b      	uxth	r3, r3
 80017b6:	3b01      	subs	r3, #1
 80017b8:	b29a      	uxth	r2, r3
 80017ba:	68fb      	ldr	r3, [r7, #12]
 80017bc:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Wait until BTF flag is set */
          count = I2C_TIMEOUT_FLAG * (SystemCoreClock / 25U / 1000U);
 80017be:	4b6c      	ldr	r3, [pc, #432]	@ (8001970 <HAL_I2C_Mem_Read+0x4e0>)
 80017c0:	681b      	ldr	r3, [r3, #0]
 80017c2:	08db      	lsrs	r3, r3, #3
 80017c4:	4a6b      	ldr	r2, [pc, #428]	@ (8001974 <HAL_I2C_Mem_Read+0x4e4>)
 80017c6:	fba2 2303 	umull	r2, r3, r2, r3
 80017ca:	0a1a      	lsrs	r2, r3, #8
 80017cc:	4613      	mov	r3, r2
 80017ce:	009b      	lsls	r3, r3, #2
 80017d0:	4413      	add	r3, r2
 80017d2:	00da      	lsls	r2, r3, #3
 80017d4:	1ad3      	subs	r3, r2, r3
 80017d6:	623b      	str	r3, [r7, #32]
          do
          {
            count--;
 80017d8:	6a3b      	ldr	r3, [r7, #32]
 80017da:	3b01      	subs	r3, #1
 80017dc:	623b      	str	r3, [r7, #32]
            if (count == 0U)
 80017de:	6a3b      	ldr	r3, [r7, #32]
 80017e0:	2b00      	cmp	r3, #0
 80017e2:	d118      	bne.n	8001816 <HAL_I2C_Mem_Read+0x386>
            {
              hi2c->PreviousState       = I2C_STATE_NONE;
 80017e4:	68fb      	ldr	r3, [r7, #12]
 80017e6:	2200      	movs	r2, #0
 80017e8:	631a      	str	r2, [r3, #48]	@ 0x30
              hi2c->State               = HAL_I2C_STATE_READY;
 80017ea:	68fb      	ldr	r3, [r7, #12]
 80017ec:	2220      	movs	r2, #32
 80017ee:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
              hi2c->Mode                = HAL_I2C_MODE_NONE;
 80017f2:	68fb      	ldr	r3, [r7, #12]
 80017f4:	2200      	movs	r2, #0
 80017f6:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
              hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80017fa:	68fb      	ldr	r3, [r7, #12]
 80017fc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80017fe:	f043 0220 	orr.w	r2, r3, #32
 8001802:	68fb      	ldr	r3, [r7, #12]
 8001804:	641a      	str	r2, [r3, #64]	@ 0x40
  __ASM volatile ("cpsie i" : : : "memory");
 8001806:	b662      	cpsie	i
}
 8001808:	bf00      	nop

              /* Re-enable IRQs */
              __enable_irq();

              /* Process Unlocked */
              __HAL_UNLOCK(hi2c);
 800180a:	68fb      	ldr	r3, [r7, #12]
 800180c:	2200      	movs	r2, #0
 800180e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

              return HAL_ERROR;
 8001812:	2301      	movs	r3, #1
 8001814:	e0a6      	b.n	8001964 <HAL_I2C_Mem_Read+0x4d4>
            }
          }
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET);
 8001816:	68fb      	ldr	r3, [r7, #12]
 8001818:	681b      	ldr	r3, [r3, #0]
 800181a:	695b      	ldr	r3, [r3, #20]
 800181c:	f003 0304 	and.w	r3, r3, #4
 8001820:	2b04      	cmp	r3, #4
 8001822:	d1d9      	bne.n	80017d8 <HAL_I2C_Mem_Read+0x348>

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8001824:	68fb      	ldr	r3, [r7, #12]
 8001826:	681b      	ldr	r3, [r3, #0]
 8001828:	681a      	ldr	r2, [r3, #0]
 800182a:	68fb      	ldr	r3, [r7, #12]
 800182c:	681b      	ldr	r3, [r3, #0]
 800182e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8001832:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8001834:	68fb      	ldr	r3, [r7, #12]
 8001836:	681b      	ldr	r3, [r3, #0]
 8001838:	691a      	ldr	r2, [r3, #16]
 800183a:	68fb      	ldr	r3, [r7, #12]
 800183c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800183e:	b2d2      	uxtb	r2, r2
 8001840:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8001842:	68fb      	ldr	r3, [r7, #12]
 8001844:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001846:	1c5a      	adds	r2, r3, #1
 8001848:	68fb      	ldr	r3, [r7, #12]
 800184a:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 800184c:	68fb      	ldr	r3, [r7, #12]
 800184e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001850:	3b01      	subs	r3, #1
 8001852:	b29a      	uxth	r2, r3
 8001854:	68fb      	ldr	r3, [r7, #12]
 8001856:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8001858:	68fb      	ldr	r3, [r7, #12]
 800185a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800185c:	b29b      	uxth	r3, r3
 800185e:	3b01      	subs	r3, #1
 8001860:	b29a      	uxth	r2, r3
 8001862:	68fb      	ldr	r3, [r7, #12]
 8001864:	855a      	strh	r2, [r3, #42]	@ 0x2a
  __ASM volatile ("cpsie i" : : : "memory");
 8001866:	b662      	cpsie	i
}
 8001868:	bf00      	nop

          /* Re-enable IRQs */
          __enable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800186a:	68fb      	ldr	r3, [r7, #12]
 800186c:	681b      	ldr	r3, [r3, #0]
 800186e:	691a      	ldr	r2, [r3, #16]
 8001870:	68fb      	ldr	r3, [r7, #12]
 8001872:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001874:	b2d2      	uxtb	r2, r2
 8001876:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8001878:	68fb      	ldr	r3, [r7, #12]
 800187a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800187c:	1c5a      	adds	r2, r3, #1
 800187e:	68fb      	ldr	r3, [r7, #12]
 8001880:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8001882:	68fb      	ldr	r3, [r7, #12]
 8001884:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001886:	3b01      	subs	r3, #1
 8001888:	b29a      	uxth	r2, r3
 800188a:	68fb      	ldr	r3, [r7, #12]
 800188c:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 800188e:	68fb      	ldr	r3, [r7, #12]
 8001890:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001892:	b29b      	uxth	r3, r3
 8001894:	3b01      	subs	r3, #1
 8001896:	b29a      	uxth	r2, r3
 8001898:	68fb      	ldr	r3, [r7, #12]
 800189a:	855a      	strh	r2, [r3, #42]	@ 0x2a
 800189c:	e04e      	b.n	800193c <HAL_I2C_Mem_Read+0x4ac>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800189e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80018a0:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 80018a2:	68f8      	ldr	r0, [r7, #12]
 80018a4:	f000 fb7c 	bl	8001fa0 <I2C_WaitOnRXNEFlagUntilTimeout>
 80018a8:	4603      	mov	r3, r0
 80018aa:	2b00      	cmp	r3, #0
 80018ac:	d001      	beq.n	80018b2 <HAL_I2C_Mem_Read+0x422>
        {
          return HAL_ERROR;
 80018ae:	2301      	movs	r3, #1
 80018b0:	e058      	b.n	8001964 <HAL_I2C_Mem_Read+0x4d4>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80018b2:	68fb      	ldr	r3, [r7, #12]
 80018b4:	681b      	ldr	r3, [r3, #0]
 80018b6:	691a      	ldr	r2, [r3, #16]
 80018b8:	68fb      	ldr	r3, [r7, #12]
 80018ba:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80018bc:	b2d2      	uxtb	r2, r2
 80018be:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 80018c0:	68fb      	ldr	r3, [r7, #12]
 80018c2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80018c4:	1c5a      	adds	r2, r3, #1
 80018c6:	68fb      	ldr	r3, [r7, #12]
 80018c8:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 80018ca:	68fb      	ldr	r3, [r7, #12]
 80018cc:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80018ce:	3b01      	subs	r3, #1
 80018d0:	b29a      	uxth	r2, r3
 80018d2:	68fb      	ldr	r3, [r7, #12]
 80018d4:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 80018d6:	68fb      	ldr	r3, [r7, #12]
 80018d8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80018da:	b29b      	uxth	r3, r3
 80018dc:	3b01      	subs	r3, #1
 80018de:	b29a      	uxth	r2, r3
 80018e0:	68fb      	ldr	r3, [r7, #12]
 80018e2:	855a      	strh	r2, [r3, #42]	@ 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 80018e4:	68fb      	ldr	r3, [r7, #12]
 80018e6:	681b      	ldr	r3, [r3, #0]
 80018e8:	695b      	ldr	r3, [r3, #20]
 80018ea:	f003 0304 	and.w	r3, r3, #4
 80018ee:	2b04      	cmp	r3, #4
 80018f0:	d124      	bne.n	800193c <HAL_I2C_Mem_Read+0x4ac>
        {
          if (hi2c->XferSize == 3U)
 80018f2:	68fb      	ldr	r3, [r7, #12]
 80018f4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80018f6:	2b03      	cmp	r3, #3
 80018f8:	d107      	bne.n	800190a <HAL_I2C_Mem_Read+0x47a>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80018fa:	68fb      	ldr	r3, [r7, #12]
 80018fc:	681b      	ldr	r3, [r3, #0]
 80018fe:	681a      	ldr	r2, [r3, #0]
 8001900:	68fb      	ldr	r3, [r7, #12]
 8001902:	681b      	ldr	r3, [r3, #0]
 8001904:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8001908:	601a      	str	r2, [r3, #0]
          }
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800190a:	68fb      	ldr	r3, [r7, #12]
 800190c:	681b      	ldr	r3, [r3, #0]
 800190e:	691a      	ldr	r2, [r3, #16]
 8001910:	68fb      	ldr	r3, [r7, #12]
 8001912:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001914:	b2d2      	uxtb	r2, r2
 8001916:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8001918:	68fb      	ldr	r3, [r7, #12]
 800191a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800191c:	1c5a      	adds	r2, r3, #1
 800191e:	68fb      	ldr	r3, [r7, #12]
 8001920:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8001922:	68fb      	ldr	r3, [r7, #12]
 8001924:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001926:	3b01      	subs	r3, #1
 8001928:	b29a      	uxth	r2, r3
 800192a:	68fb      	ldr	r3, [r7, #12]
 800192c:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 800192e:	68fb      	ldr	r3, [r7, #12]
 8001930:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001932:	b29b      	uxth	r3, r3
 8001934:	3b01      	subs	r3, #1
 8001936:	b29a      	uxth	r2, r3
 8001938:	68fb      	ldr	r3, [r7, #12]
 800193a:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 800193c:	68fb      	ldr	r3, [r7, #12]
 800193e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001940:	2b00      	cmp	r3, #0
 8001942:	f47f ae88 	bne.w	8001656 <HAL_I2C_Mem_Read+0x1c6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 8001946:	68fb      	ldr	r3, [r7, #12]
 8001948:	2220      	movs	r2, #32
 800194a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 800194e:	68fb      	ldr	r3, [r7, #12]
 8001950:	2200      	movs	r2, #0
 8001952:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8001956:	68fb      	ldr	r3, [r7, #12]
 8001958:	2200      	movs	r2, #0
 800195a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 800195e:	2300      	movs	r3, #0
 8001960:	e000      	b.n	8001964 <HAL_I2C_Mem_Read+0x4d4>
  }
  else
  {
    return HAL_BUSY;
 8001962:	2302      	movs	r3, #2
  }
}
 8001964:	4618      	mov	r0, r3
 8001966:	3728      	adds	r7, #40	@ 0x28
 8001968:	46bd      	mov	sp, r7
 800196a:	bd80      	pop	{r7, pc}
 800196c:	00010004 	.word	0x00010004
 8001970:	20000000 	.word	0x20000000
 8001974:	14f8b589 	.word	0x14f8b589

08001978 <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8001978:	b580      	push	{r7, lr}
 800197a:	b088      	sub	sp, #32
 800197c:	af02      	add	r7, sp, #8
 800197e:	60f8      	str	r0, [r7, #12]
 8001980:	607a      	str	r2, [r7, #4]
 8001982:	603b      	str	r3, [r7, #0]
 8001984:	460b      	mov	r3, r1
 8001986:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8001988:	68fb      	ldr	r3, [r7, #12]
 800198a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800198c:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 800198e:	697b      	ldr	r3, [r7, #20]
 8001990:	2b08      	cmp	r3, #8
 8001992:	d006      	beq.n	80019a2 <I2C_MasterRequestWrite+0x2a>
 8001994:	697b      	ldr	r3, [r7, #20]
 8001996:	2b01      	cmp	r3, #1
 8001998:	d003      	beq.n	80019a2 <I2C_MasterRequestWrite+0x2a>
 800199a:	697b      	ldr	r3, [r7, #20]
 800199c:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 80019a0:	d108      	bne.n	80019b4 <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80019a2:	68fb      	ldr	r3, [r7, #12]
 80019a4:	681b      	ldr	r3, [r3, #0]
 80019a6:	681a      	ldr	r2, [r3, #0]
 80019a8:	68fb      	ldr	r3, [r7, #12]
 80019aa:	681b      	ldr	r3, [r3, #0]
 80019ac:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80019b0:	601a      	str	r2, [r3, #0]
 80019b2:	e00b      	b.n	80019cc <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 80019b4:	68fb      	ldr	r3, [r7, #12]
 80019b6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80019b8:	2b12      	cmp	r3, #18
 80019ba:	d107      	bne.n	80019cc <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80019bc:	68fb      	ldr	r3, [r7, #12]
 80019be:	681b      	ldr	r3, [r3, #0]
 80019c0:	681a      	ldr	r2, [r3, #0]
 80019c2:	68fb      	ldr	r3, [r7, #12]
 80019c4:	681b      	ldr	r3, [r3, #0]
 80019c6:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80019ca:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80019cc:	683b      	ldr	r3, [r7, #0]
 80019ce:	9300      	str	r3, [sp, #0]
 80019d0:	687b      	ldr	r3, [r7, #4]
 80019d2:	2200      	movs	r2, #0
 80019d4:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 80019d8:	68f8      	ldr	r0, [r7, #12]
 80019da:	f000 f937 	bl	8001c4c <I2C_WaitOnFlagUntilTimeout>
 80019de:	4603      	mov	r3, r0
 80019e0:	2b00      	cmp	r3, #0
 80019e2:	d00d      	beq.n	8001a00 <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80019e4:	68fb      	ldr	r3, [r7, #12]
 80019e6:	681b      	ldr	r3, [r3, #0]
 80019e8:	681b      	ldr	r3, [r3, #0]
 80019ea:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80019ee:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80019f2:	d103      	bne.n	80019fc <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80019f4:	68fb      	ldr	r3, [r7, #12]
 80019f6:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80019fa:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 80019fc:	2303      	movs	r3, #3
 80019fe:	e035      	b.n	8001a6c <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8001a00:	68fb      	ldr	r3, [r7, #12]
 8001a02:	691b      	ldr	r3, [r3, #16]
 8001a04:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8001a08:	d108      	bne.n	8001a1c <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8001a0a:	897b      	ldrh	r3, [r7, #10]
 8001a0c:	b2db      	uxtb	r3, r3
 8001a0e:	461a      	mov	r2, r3
 8001a10:	68fb      	ldr	r3, [r7, #12]
 8001a12:	681b      	ldr	r3, [r3, #0]
 8001a14:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8001a18:	611a      	str	r2, [r3, #16]
 8001a1a:	e01b      	b.n	8001a54 <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8001a1c:	897b      	ldrh	r3, [r7, #10]
 8001a1e:	11db      	asrs	r3, r3, #7
 8001a20:	b2db      	uxtb	r3, r3
 8001a22:	f003 0306 	and.w	r3, r3, #6
 8001a26:	b2db      	uxtb	r3, r3
 8001a28:	f063 030f 	orn	r3, r3, #15
 8001a2c:	b2da      	uxtb	r2, r3
 8001a2e:	68fb      	ldr	r3, [r7, #12]
 8001a30:	681b      	ldr	r3, [r3, #0]
 8001a32:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8001a34:	683b      	ldr	r3, [r7, #0]
 8001a36:	687a      	ldr	r2, [r7, #4]
 8001a38:	490e      	ldr	r1, [pc, #56]	@ (8001a74 <I2C_MasterRequestWrite+0xfc>)
 8001a3a:	68f8      	ldr	r0, [r7, #12]
 8001a3c:	f000 f980 	bl	8001d40 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8001a40:	4603      	mov	r3, r0
 8001a42:	2b00      	cmp	r3, #0
 8001a44:	d001      	beq.n	8001a4a <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 8001a46:	2301      	movs	r3, #1
 8001a48:	e010      	b.n	8001a6c <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8001a4a:	897b      	ldrh	r3, [r7, #10]
 8001a4c:	b2da      	uxtb	r2, r3
 8001a4e:	68fb      	ldr	r3, [r7, #12]
 8001a50:	681b      	ldr	r3, [r3, #0]
 8001a52:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8001a54:	683b      	ldr	r3, [r7, #0]
 8001a56:	687a      	ldr	r2, [r7, #4]
 8001a58:	4907      	ldr	r1, [pc, #28]	@ (8001a78 <I2C_MasterRequestWrite+0x100>)
 8001a5a:	68f8      	ldr	r0, [r7, #12]
 8001a5c:	f000 f970 	bl	8001d40 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8001a60:	4603      	mov	r3, r0
 8001a62:	2b00      	cmp	r3, #0
 8001a64:	d001      	beq.n	8001a6a <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 8001a66:	2301      	movs	r3, #1
 8001a68:	e000      	b.n	8001a6c <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 8001a6a:	2300      	movs	r3, #0
}
 8001a6c:	4618      	mov	r0, r3
 8001a6e:	3718      	adds	r7, #24
 8001a70:	46bd      	mov	sp, r7
 8001a72:	bd80      	pop	{r7, pc}
 8001a74:	00010008 	.word	0x00010008
 8001a78:	00010002 	.word	0x00010002

08001a7c <I2C_RequestMemoryRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8001a7c:	b580      	push	{r7, lr}
 8001a7e:	b088      	sub	sp, #32
 8001a80:	af02      	add	r7, sp, #8
 8001a82:	60f8      	str	r0, [r7, #12]
 8001a84:	4608      	mov	r0, r1
 8001a86:	4611      	mov	r1, r2
 8001a88:	461a      	mov	r2, r3
 8001a8a:	4603      	mov	r3, r0
 8001a8c:	817b      	strh	r3, [r7, #10]
 8001a8e:	460b      	mov	r3, r1
 8001a90:	813b      	strh	r3, [r7, #8]
 8001a92:	4613      	mov	r3, r2
 8001a94:	80fb      	strh	r3, [r7, #6]
  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8001a96:	68fb      	ldr	r3, [r7, #12]
 8001a98:	681b      	ldr	r3, [r3, #0]
 8001a9a:	681a      	ldr	r2, [r3, #0]
 8001a9c:	68fb      	ldr	r3, [r7, #12]
 8001a9e:	681b      	ldr	r3, [r3, #0]
 8001aa0:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8001aa4:	601a      	str	r2, [r3, #0]

  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8001aa6:	68fb      	ldr	r3, [r7, #12]
 8001aa8:	681b      	ldr	r3, [r3, #0]
 8001aaa:	681a      	ldr	r2, [r3, #0]
 8001aac:	68fb      	ldr	r3, [r7, #12]
 8001aae:	681b      	ldr	r3, [r3, #0]
 8001ab0:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8001ab4:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8001ab6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001ab8:	9300      	str	r3, [sp, #0]
 8001aba:	6a3b      	ldr	r3, [r7, #32]
 8001abc:	2200      	movs	r2, #0
 8001abe:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8001ac2:	68f8      	ldr	r0, [r7, #12]
 8001ac4:	f000 f8c2 	bl	8001c4c <I2C_WaitOnFlagUntilTimeout>
 8001ac8:	4603      	mov	r3, r0
 8001aca:	2b00      	cmp	r3, #0
 8001acc:	d00d      	beq.n	8001aea <I2C_RequestMemoryRead+0x6e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8001ace:	68fb      	ldr	r3, [r7, #12]
 8001ad0:	681b      	ldr	r3, [r3, #0]
 8001ad2:	681b      	ldr	r3, [r3, #0]
 8001ad4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001ad8:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8001adc:	d103      	bne.n	8001ae6 <I2C_RequestMemoryRead+0x6a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8001ade:	68fb      	ldr	r3, [r7, #12]
 8001ae0:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8001ae4:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8001ae6:	2303      	movs	r3, #3
 8001ae8:	e0aa      	b.n	8001c40 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8001aea:	897b      	ldrh	r3, [r7, #10]
 8001aec:	b2db      	uxtb	r3, r3
 8001aee:	461a      	mov	r2, r3
 8001af0:	68fb      	ldr	r3, [r7, #12]
 8001af2:	681b      	ldr	r3, [r3, #0]
 8001af4:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8001af8:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8001afa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001afc:	6a3a      	ldr	r2, [r7, #32]
 8001afe:	4952      	ldr	r1, [pc, #328]	@ (8001c48 <I2C_RequestMemoryRead+0x1cc>)
 8001b00:	68f8      	ldr	r0, [r7, #12]
 8001b02:	f000 f91d 	bl	8001d40 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8001b06:	4603      	mov	r3, r0
 8001b08:	2b00      	cmp	r3, #0
 8001b0a:	d001      	beq.n	8001b10 <I2C_RequestMemoryRead+0x94>
  {
    return HAL_ERROR;
 8001b0c:	2301      	movs	r3, #1
 8001b0e:	e097      	b.n	8001c40 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8001b10:	2300      	movs	r3, #0
 8001b12:	617b      	str	r3, [r7, #20]
 8001b14:	68fb      	ldr	r3, [r7, #12]
 8001b16:	681b      	ldr	r3, [r3, #0]
 8001b18:	695b      	ldr	r3, [r3, #20]
 8001b1a:	617b      	str	r3, [r7, #20]
 8001b1c:	68fb      	ldr	r3, [r7, #12]
 8001b1e:	681b      	ldr	r3, [r3, #0]
 8001b20:	699b      	ldr	r3, [r3, #24]
 8001b22:	617b      	str	r3, [r7, #20]
 8001b24:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8001b26:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001b28:	6a39      	ldr	r1, [r7, #32]
 8001b2a:	68f8      	ldr	r0, [r7, #12]
 8001b2c:	f000 f9a8 	bl	8001e80 <I2C_WaitOnTXEFlagUntilTimeout>
 8001b30:	4603      	mov	r3, r0
 8001b32:	2b00      	cmp	r3, #0
 8001b34:	d00d      	beq.n	8001b52 <I2C_RequestMemoryRead+0xd6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8001b36:	68fb      	ldr	r3, [r7, #12]
 8001b38:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001b3a:	2b04      	cmp	r3, #4
 8001b3c:	d107      	bne.n	8001b4e <I2C_RequestMemoryRead+0xd2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8001b3e:	68fb      	ldr	r3, [r7, #12]
 8001b40:	681b      	ldr	r3, [r3, #0]
 8001b42:	681a      	ldr	r2, [r3, #0]
 8001b44:	68fb      	ldr	r3, [r7, #12]
 8001b46:	681b      	ldr	r3, [r3, #0]
 8001b48:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8001b4c:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8001b4e:	2301      	movs	r3, #1
 8001b50:	e076      	b.n	8001c40 <I2C_RequestMemoryRead+0x1c4>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8001b52:	88fb      	ldrh	r3, [r7, #6]
 8001b54:	2b01      	cmp	r3, #1
 8001b56:	d105      	bne.n	8001b64 <I2C_RequestMemoryRead+0xe8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8001b58:	893b      	ldrh	r3, [r7, #8]
 8001b5a:	b2da      	uxtb	r2, r3
 8001b5c:	68fb      	ldr	r3, [r7, #12]
 8001b5e:	681b      	ldr	r3, [r3, #0]
 8001b60:	611a      	str	r2, [r3, #16]
 8001b62:	e021      	b.n	8001ba8 <I2C_RequestMemoryRead+0x12c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8001b64:	893b      	ldrh	r3, [r7, #8]
 8001b66:	0a1b      	lsrs	r3, r3, #8
 8001b68:	b29b      	uxth	r3, r3
 8001b6a:	b2da      	uxtb	r2, r3
 8001b6c:	68fb      	ldr	r3, [r7, #12]
 8001b6e:	681b      	ldr	r3, [r3, #0]
 8001b70:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8001b72:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001b74:	6a39      	ldr	r1, [r7, #32]
 8001b76:	68f8      	ldr	r0, [r7, #12]
 8001b78:	f000 f982 	bl	8001e80 <I2C_WaitOnTXEFlagUntilTimeout>
 8001b7c:	4603      	mov	r3, r0
 8001b7e:	2b00      	cmp	r3, #0
 8001b80:	d00d      	beq.n	8001b9e <I2C_RequestMemoryRead+0x122>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8001b82:	68fb      	ldr	r3, [r7, #12]
 8001b84:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001b86:	2b04      	cmp	r3, #4
 8001b88:	d107      	bne.n	8001b9a <I2C_RequestMemoryRead+0x11e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8001b8a:	68fb      	ldr	r3, [r7, #12]
 8001b8c:	681b      	ldr	r3, [r3, #0]
 8001b8e:	681a      	ldr	r2, [r3, #0]
 8001b90:	68fb      	ldr	r3, [r7, #12]
 8001b92:	681b      	ldr	r3, [r3, #0]
 8001b94:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8001b98:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8001b9a:	2301      	movs	r3, #1
 8001b9c:	e050      	b.n	8001c40 <I2C_RequestMemoryRead+0x1c4>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8001b9e:	893b      	ldrh	r3, [r7, #8]
 8001ba0:	b2da      	uxtb	r2, r3
 8001ba2:	68fb      	ldr	r3, [r7, #12]
 8001ba4:	681b      	ldr	r3, [r3, #0]
 8001ba6:	611a      	str	r2, [r3, #16]
  }

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8001ba8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001baa:	6a39      	ldr	r1, [r7, #32]
 8001bac:	68f8      	ldr	r0, [r7, #12]
 8001bae:	f000 f967 	bl	8001e80 <I2C_WaitOnTXEFlagUntilTimeout>
 8001bb2:	4603      	mov	r3, r0
 8001bb4:	2b00      	cmp	r3, #0
 8001bb6:	d00d      	beq.n	8001bd4 <I2C_RequestMemoryRead+0x158>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8001bb8:	68fb      	ldr	r3, [r7, #12]
 8001bba:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001bbc:	2b04      	cmp	r3, #4
 8001bbe:	d107      	bne.n	8001bd0 <I2C_RequestMemoryRead+0x154>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8001bc0:	68fb      	ldr	r3, [r7, #12]
 8001bc2:	681b      	ldr	r3, [r3, #0]
 8001bc4:	681a      	ldr	r2, [r3, #0]
 8001bc6:	68fb      	ldr	r3, [r7, #12]
 8001bc8:	681b      	ldr	r3, [r3, #0]
 8001bca:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8001bce:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8001bd0:	2301      	movs	r3, #1
 8001bd2:	e035      	b.n	8001c40 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Generate Restart */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8001bd4:	68fb      	ldr	r3, [r7, #12]
 8001bd6:	681b      	ldr	r3, [r3, #0]
 8001bd8:	681a      	ldr	r2, [r3, #0]
 8001bda:	68fb      	ldr	r3, [r7, #12]
 8001bdc:	681b      	ldr	r3, [r3, #0]
 8001bde:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8001be2:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8001be4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001be6:	9300      	str	r3, [sp, #0]
 8001be8:	6a3b      	ldr	r3, [r7, #32]
 8001bea:	2200      	movs	r2, #0
 8001bec:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8001bf0:	68f8      	ldr	r0, [r7, #12]
 8001bf2:	f000 f82b 	bl	8001c4c <I2C_WaitOnFlagUntilTimeout>
 8001bf6:	4603      	mov	r3, r0
 8001bf8:	2b00      	cmp	r3, #0
 8001bfa:	d00d      	beq.n	8001c18 <I2C_RequestMemoryRead+0x19c>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8001bfc:	68fb      	ldr	r3, [r7, #12]
 8001bfe:	681b      	ldr	r3, [r3, #0]
 8001c00:	681b      	ldr	r3, [r3, #0]
 8001c02:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001c06:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8001c0a:	d103      	bne.n	8001c14 <I2C_RequestMemoryRead+0x198>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8001c0c:	68fb      	ldr	r3, [r7, #12]
 8001c0e:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8001c12:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8001c14:	2303      	movs	r3, #3
 8001c16:	e013      	b.n	8001c40 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 8001c18:	897b      	ldrh	r3, [r7, #10]
 8001c1a:	b2db      	uxtb	r3, r3
 8001c1c:	f043 0301 	orr.w	r3, r3, #1
 8001c20:	b2da      	uxtb	r2, r3
 8001c22:	68fb      	ldr	r3, [r7, #12]
 8001c24:	681b      	ldr	r3, [r3, #0]
 8001c26:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8001c28:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001c2a:	6a3a      	ldr	r2, [r7, #32]
 8001c2c:	4906      	ldr	r1, [pc, #24]	@ (8001c48 <I2C_RequestMemoryRead+0x1cc>)
 8001c2e:	68f8      	ldr	r0, [r7, #12]
 8001c30:	f000 f886 	bl	8001d40 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8001c34:	4603      	mov	r3, r0
 8001c36:	2b00      	cmp	r3, #0
 8001c38:	d001      	beq.n	8001c3e <I2C_RequestMemoryRead+0x1c2>
  {
    return HAL_ERROR;
 8001c3a:	2301      	movs	r3, #1
 8001c3c:	e000      	b.n	8001c40 <I2C_RequestMemoryRead+0x1c4>
  }

  return HAL_OK;
 8001c3e:	2300      	movs	r3, #0
}
 8001c40:	4618      	mov	r0, r3
 8001c42:	3718      	adds	r7, #24
 8001c44:	46bd      	mov	sp, r7
 8001c46:	bd80      	pop	{r7, pc}
 8001c48:	00010002 	.word	0x00010002

08001c4c <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8001c4c:	b580      	push	{r7, lr}
 8001c4e:	b084      	sub	sp, #16
 8001c50:	af00      	add	r7, sp, #0
 8001c52:	60f8      	str	r0, [r7, #12]
 8001c54:	60b9      	str	r1, [r7, #8]
 8001c56:	603b      	str	r3, [r7, #0]
 8001c58:	4613      	mov	r3, r2
 8001c5a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8001c5c:	e048      	b.n	8001cf0 <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8001c5e:	683b      	ldr	r3, [r7, #0]
 8001c60:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001c64:	d044      	beq.n	8001cf0 <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8001c66:	f7fe fef9 	bl	8000a5c <HAL_GetTick>
 8001c6a:	4602      	mov	r2, r0
 8001c6c:	69bb      	ldr	r3, [r7, #24]
 8001c6e:	1ad3      	subs	r3, r2, r3
 8001c70:	683a      	ldr	r2, [r7, #0]
 8001c72:	429a      	cmp	r2, r3
 8001c74:	d302      	bcc.n	8001c7c <I2C_WaitOnFlagUntilTimeout+0x30>
 8001c76:	683b      	ldr	r3, [r7, #0]
 8001c78:	2b00      	cmp	r3, #0
 8001c7a:	d139      	bne.n	8001cf0 <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8001c7c:	68bb      	ldr	r3, [r7, #8]
 8001c7e:	0c1b      	lsrs	r3, r3, #16
 8001c80:	b2db      	uxtb	r3, r3
 8001c82:	2b01      	cmp	r3, #1
 8001c84:	d10d      	bne.n	8001ca2 <I2C_WaitOnFlagUntilTimeout+0x56>
 8001c86:	68fb      	ldr	r3, [r7, #12]
 8001c88:	681b      	ldr	r3, [r3, #0]
 8001c8a:	695b      	ldr	r3, [r3, #20]
 8001c8c:	43da      	mvns	r2, r3
 8001c8e:	68bb      	ldr	r3, [r7, #8]
 8001c90:	4013      	ands	r3, r2
 8001c92:	b29b      	uxth	r3, r3
 8001c94:	2b00      	cmp	r3, #0
 8001c96:	bf0c      	ite	eq
 8001c98:	2301      	moveq	r3, #1
 8001c9a:	2300      	movne	r3, #0
 8001c9c:	b2db      	uxtb	r3, r3
 8001c9e:	461a      	mov	r2, r3
 8001ca0:	e00c      	b.n	8001cbc <I2C_WaitOnFlagUntilTimeout+0x70>
 8001ca2:	68fb      	ldr	r3, [r7, #12]
 8001ca4:	681b      	ldr	r3, [r3, #0]
 8001ca6:	699b      	ldr	r3, [r3, #24]
 8001ca8:	43da      	mvns	r2, r3
 8001caa:	68bb      	ldr	r3, [r7, #8]
 8001cac:	4013      	ands	r3, r2
 8001cae:	b29b      	uxth	r3, r3
 8001cb0:	2b00      	cmp	r3, #0
 8001cb2:	bf0c      	ite	eq
 8001cb4:	2301      	moveq	r3, #1
 8001cb6:	2300      	movne	r3, #0
 8001cb8:	b2db      	uxtb	r3, r3
 8001cba:	461a      	mov	r2, r3
 8001cbc:	79fb      	ldrb	r3, [r7, #7]
 8001cbe:	429a      	cmp	r2, r3
 8001cc0:	d116      	bne.n	8001cf0 <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 8001cc2:	68fb      	ldr	r3, [r7, #12]
 8001cc4:	2200      	movs	r2, #0
 8001cc6:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 8001cc8:	68fb      	ldr	r3, [r7, #12]
 8001cca:	2220      	movs	r2, #32
 8001ccc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 8001cd0:	68fb      	ldr	r3, [r7, #12]
 8001cd2:	2200      	movs	r2, #0
 8001cd4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8001cd8:	68fb      	ldr	r3, [r7, #12]
 8001cda:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001cdc:	f043 0220 	orr.w	r2, r3, #32
 8001ce0:	68fb      	ldr	r3, [r7, #12]
 8001ce2:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8001ce4:	68fb      	ldr	r3, [r7, #12]
 8001ce6:	2200      	movs	r2, #0
 8001ce8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8001cec:	2301      	movs	r3, #1
 8001cee:	e023      	b.n	8001d38 <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8001cf0:	68bb      	ldr	r3, [r7, #8]
 8001cf2:	0c1b      	lsrs	r3, r3, #16
 8001cf4:	b2db      	uxtb	r3, r3
 8001cf6:	2b01      	cmp	r3, #1
 8001cf8:	d10d      	bne.n	8001d16 <I2C_WaitOnFlagUntilTimeout+0xca>
 8001cfa:	68fb      	ldr	r3, [r7, #12]
 8001cfc:	681b      	ldr	r3, [r3, #0]
 8001cfe:	695b      	ldr	r3, [r3, #20]
 8001d00:	43da      	mvns	r2, r3
 8001d02:	68bb      	ldr	r3, [r7, #8]
 8001d04:	4013      	ands	r3, r2
 8001d06:	b29b      	uxth	r3, r3
 8001d08:	2b00      	cmp	r3, #0
 8001d0a:	bf0c      	ite	eq
 8001d0c:	2301      	moveq	r3, #1
 8001d0e:	2300      	movne	r3, #0
 8001d10:	b2db      	uxtb	r3, r3
 8001d12:	461a      	mov	r2, r3
 8001d14:	e00c      	b.n	8001d30 <I2C_WaitOnFlagUntilTimeout+0xe4>
 8001d16:	68fb      	ldr	r3, [r7, #12]
 8001d18:	681b      	ldr	r3, [r3, #0]
 8001d1a:	699b      	ldr	r3, [r3, #24]
 8001d1c:	43da      	mvns	r2, r3
 8001d1e:	68bb      	ldr	r3, [r7, #8]
 8001d20:	4013      	ands	r3, r2
 8001d22:	b29b      	uxth	r3, r3
 8001d24:	2b00      	cmp	r3, #0
 8001d26:	bf0c      	ite	eq
 8001d28:	2301      	moveq	r3, #1
 8001d2a:	2300      	movne	r3, #0
 8001d2c:	b2db      	uxtb	r3, r3
 8001d2e:	461a      	mov	r2, r3
 8001d30:	79fb      	ldrb	r3, [r7, #7]
 8001d32:	429a      	cmp	r2, r3
 8001d34:	d093      	beq.n	8001c5e <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8001d36:	2300      	movs	r3, #0
}
 8001d38:	4618      	mov	r0, r3
 8001d3a:	3710      	adds	r7, #16
 8001d3c:	46bd      	mov	sp, r7
 8001d3e:	bd80      	pop	{r7, pc}

08001d40 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8001d40:	b580      	push	{r7, lr}
 8001d42:	b084      	sub	sp, #16
 8001d44:	af00      	add	r7, sp, #0
 8001d46:	60f8      	str	r0, [r7, #12]
 8001d48:	60b9      	str	r1, [r7, #8]
 8001d4a:	607a      	str	r2, [r7, #4]
 8001d4c:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8001d4e:	e071      	b.n	8001e34 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8001d50:	68fb      	ldr	r3, [r7, #12]
 8001d52:	681b      	ldr	r3, [r3, #0]
 8001d54:	695b      	ldr	r3, [r3, #20]
 8001d56:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001d5a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8001d5e:	d123      	bne.n	8001da8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8001d60:	68fb      	ldr	r3, [r7, #12]
 8001d62:	681b      	ldr	r3, [r3, #0]
 8001d64:	681a      	ldr	r2, [r3, #0]
 8001d66:	68fb      	ldr	r3, [r7, #12]
 8001d68:	681b      	ldr	r3, [r3, #0]
 8001d6a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8001d6e:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8001d70:	68fb      	ldr	r3, [r7, #12]
 8001d72:	681b      	ldr	r3, [r3, #0]
 8001d74:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8001d78:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8001d7a:	68fb      	ldr	r3, [r7, #12]
 8001d7c:	2200      	movs	r2, #0
 8001d7e:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8001d80:	68fb      	ldr	r3, [r7, #12]
 8001d82:	2220      	movs	r2, #32
 8001d84:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8001d88:	68fb      	ldr	r3, [r7, #12]
 8001d8a:	2200      	movs	r2, #0
 8001d8c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8001d90:	68fb      	ldr	r3, [r7, #12]
 8001d92:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001d94:	f043 0204 	orr.w	r2, r3, #4
 8001d98:	68fb      	ldr	r3, [r7, #12]
 8001d9a:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8001d9c:	68fb      	ldr	r3, [r7, #12]
 8001d9e:	2200      	movs	r2, #0
 8001da0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8001da4:	2301      	movs	r3, #1
 8001da6:	e067      	b.n	8001e78 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8001da8:	687b      	ldr	r3, [r7, #4]
 8001daa:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001dae:	d041      	beq.n	8001e34 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8001db0:	f7fe fe54 	bl	8000a5c <HAL_GetTick>
 8001db4:	4602      	mov	r2, r0
 8001db6:	683b      	ldr	r3, [r7, #0]
 8001db8:	1ad3      	subs	r3, r2, r3
 8001dba:	687a      	ldr	r2, [r7, #4]
 8001dbc:	429a      	cmp	r2, r3
 8001dbe:	d302      	bcc.n	8001dc6 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8001dc0:	687b      	ldr	r3, [r7, #4]
 8001dc2:	2b00      	cmp	r3, #0
 8001dc4:	d136      	bne.n	8001e34 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 8001dc6:	68bb      	ldr	r3, [r7, #8]
 8001dc8:	0c1b      	lsrs	r3, r3, #16
 8001dca:	b2db      	uxtb	r3, r3
 8001dcc:	2b01      	cmp	r3, #1
 8001dce:	d10c      	bne.n	8001dea <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 8001dd0:	68fb      	ldr	r3, [r7, #12]
 8001dd2:	681b      	ldr	r3, [r3, #0]
 8001dd4:	695b      	ldr	r3, [r3, #20]
 8001dd6:	43da      	mvns	r2, r3
 8001dd8:	68bb      	ldr	r3, [r7, #8]
 8001dda:	4013      	ands	r3, r2
 8001ddc:	b29b      	uxth	r3, r3
 8001dde:	2b00      	cmp	r3, #0
 8001de0:	bf14      	ite	ne
 8001de2:	2301      	movne	r3, #1
 8001de4:	2300      	moveq	r3, #0
 8001de6:	b2db      	uxtb	r3, r3
 8001de8:	e00b      	b.n	8001e02 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 8001dea:	68fb      	ldr	r3, [r7, #12]
 8001dec:	681b      	ldr	r3, [r3, #0]
 8001dee:	699b      	ldr	r3, [r3, #24]
 8001df0:	43da      	mvns	r2, r3
 8001df2:	68bb      	ldr	r3, [r7, #8]
 8001df4:	4013      	ands	r3, r2
 8001df6:	b29b      	uxth	r3, r3
 8001df8:	2b00      	cmp	r3, #0
 8001dfa:	bf14      	ite	ne
 8001dfc:	2301      	movne	r3, #1
 8001dfe:	2300      	moveq	r3, #0
 8001e00:	b2db      	uxtb	r3, r3
 8001e02:	2b00      	cmp	r3, #0
 8001e04:	d016      	beq.n	8001e34 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8001e06:	68fb      	ldr	r3, [r7, #12]
 8001e08:	2200      	movs	r2, #0
 8001e0a:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8001e0c:	68fb      	ldr	r3, [r7, #12]
 8001e0e:	2220      	movs	r2, #32
 8001e10:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8001e14:	68fb      	ldr	r3, [r7, #12]
 8001e16:	2200      	movs	r2, #0
 8001e18:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8001e1c:	68fb      	ldr	r3, [r7, #12]
 8001e1e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001e20:	f043 0220 	orr.w	r2, r3, #32
 8001e24:	68fb      	ldr	r3, [r7, #12]
 8001e26:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8001e28:	68fb      	ldr	r3, [r7, #12]
 8001e2a:	2200      	movs	r2, #0
 8001e2c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8001e30:	2301      	movs	r3, #1
 8001e32:	e021      	b.n	8001e78 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8001e34:	68bb      	ldr	r3, [r7, #8]
 8001e36:	0c1b      	lsrs	r3, r3, #16
 8001e38:	b2db      	uxtb	r3, r3
 8001e3a:	2b01      	cmp	r3, #1
 8001e3c:	d10c      	bne.n	8001e58 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 8001e3e:	68fb      	ldr	r3, [r7, #12]
 8001e40:	681b      	ldr	r3, [r3, #0]
 8001e42:	695b      	ldr	r3, [r3, #20]
 8001e44:	43da      	mvns	r2, r3
 8001e46:	68bb      	ldr	r3, [r7, #8]
 8001e48:	4013      	ands	r3, r2
 8001e4a:	b29b      	uxth	r3, r3
 8001e4c:	2b00      	cmp	r3, #0
 8001e4e:	bf14      	ite	ne
 8001e50:	2301      	movne	r3, #1
 8001e52:	2300      	moveq	r3, #0
 8001e54:	b2db      	uxtb	r3, r3
 8001e56:	e00b      	b.n	8001e70 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 8001e58:	68fb      	ldr	r3, [r7, #12]
 8001e5a:	681b      	ldr	r3, [r3, #0]
 8001e5c:	699b      	ldr	r3, [r3, #24]
 8001e5e:	43da      	mvns	r2, r3
 8001e60:	68bb      	ldr	r3, [r7, #8]
 8001e62:	4013      	ands	r3, r2
 8001e64:	b29b      	uxth	r3, r3
 8001e66:	2b00      	cmp	r3, #0
 8001e68:	bf14      	ite	ne
 8001e6a:	2301      	movne	r3, #1
 8001e6c:	2300      	moveq	r3, #0
 8001e6e:	b2db      	uxtb	r3, r3
 8001e70:	2b00      	cmp	r3, #0
 8001e72:	f47f af6d 	bne.w	8001d50 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 8001e76:	2300      	movs	r3, #0
}
 8001e78:	4618      	mov	r0, r3
 8001e7a:	3710      	adds	r7, #16
 8001e7c:	46bd      	mov	sp, r7
 8001e7e:	bd80      	pop	{r7, pc}

08001e80 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8001e80:	b580      	push	{r7, lr}
 8001e82:	b084      	sub	sp, #16
 8001e84:	af00      	add	r7, sp, #0
 8001e86:	60f8      	str	r0, [r7, #12]
 8001e88:	60b9      	str	r1, [r7, #8]
 8001e8a:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8001e8c:	e034      	b.n	8001ef8 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8001e8e:	68f8      	ldr	r0, [r7, #12]
 8001e90:	f000 f8e3 	bl	800205a <I2C_IsAcknowledgeFailed>
 8001e94:	4603      	mov	r3, r0
 8001e96:	2b00      	cmp	r3, #0
 8001e98:	d001      	beq.n	8001e9e <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8001e9a:	2301      	movs	r3, #1
 8001e9c:	e034      	b.n	8001f08 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8001e9e:	68bb      	ldr	r3, [r7, #8]
 8001ea0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001ea4:	d028      	beq.n	8001ef8 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8001ea6:	f7fe fdd9 	bl	8000a5c <HAL_GetTick>
 8001eaa:	4602      	mov	r2, r0
 8001eac:	687b      	ldr	r3, [r7, #4]
 8001eae:	1ad3      	subs	r3, r2, r3
 8001eb0:	68ba      	ldr	r2, [r7, #8]
 8001eb2:	429a      	cmp	r2, r3
 8001eb4:	d302      	bcc.n	8001ebc <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8001eb6:	68bb      	ldr	r3, [r7, #8]
 8001eb8:	2b00      	cmp	r3, #0
 8001eba:	d11d      	bne.n	8001ef8 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 8001ebc:	68fb      	ldr	r3, [r7, #12]
 8001ebe:	681b      	ldr	r3, [r3, #0]
 8001ec0:	695b      	ldr	r3, [r3, #20]
 8001ec2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001ec6:	2b80      	cmp	r3, #128	@ 0x80
 8001ec8:	d016      	beq.n	8001ef8 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8001eca:	68fb      	ldr	r3, [r7, #12]
 8001ecc:	2200      	movs	r2, #0
 8001ece:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8001ed0:	68fb      	ldr	r3, [r7, #12]
 8001ed2:	2220      	movs	r2, #32
 8001ed4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8001ed8:	68fb      	ldr	r3, [r7, #12]
 8001eda:	2200      	movs	r2, #0
 8001edc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8001ee0:	68fb      	ldr	r3, [r7, #12]
 8001ee2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001ee4:	f043 0220 	orr.w	r2, r3, #32
 8001ee8:	68fb      	ldr	r3, [r7, #12]
 8001eea:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8001eec:	68fb      	ldr	r3, [r7, #12]
 8001eee:	2200      	movs	r2, #0
 8001ef0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8001ef4:	2301      	movs	r3, #1
 8001ef6:	e007      	b.n	8001f08 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8001ef8:	68fb      	ldr	r3, [r7, #12]
 8001efa:	681b      	ldr	r3, [r3, #0]
 8001efc:	695b      	ldr	r3, [r3, #20]
 8001efe:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001f02:	2b80      	cmp	r3, #128	@ 0x80
 8001f04:	d1c3      	bne.n	8001e8e <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8001f06:	2300      	movs	r3, #0
}
 8001f08:	4618      	mov	r0, r3
 8001f0a:	3710      	adds	r7, #16
 8001f0c:	46bd      	mov	sp, r7
 8001f0e:	bd80      	pop	{r7, pc}

08001f10 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8001f10:	b580      	push	{r7, lr}
 8001f12:	b084      	sub	sp, #16
 8001f14:	af00      	add	r7, sp, #0
 8001f16:	60f8      	str	r0, [r7, #12]
 8001f18:	60b9      	str	r1, [r7, #8]
 8001f1a:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8001f1c:	e034      	b.n	8001f88 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8001f1e:	68f8      	ldr	r0, [r7, #12]
 8001f20:	f000 f89b 	bl	800205a <I2C_IsAcknowledgeFailed>
 8001f24:	4603      	mov	r3, r0
 8001f26:	2b00      	cmp	r3, #0
 8001f28:	d001      	beq.n	8001f2e <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8001f2a:	2301      	movs	r3, #1
 8001f2c:	e034      	b.n	8001f98 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8001f2e:	68bb      	ldr	r3, [r7, #8]
 8001f30:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001f34:	d028      	beq.n	8001f88 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8001f36:	f7fe fd91 	bl	8000a5c <HAL_GetTick>
 8001f3a:	4602      	mov	r2, r0
 8001f3c:	687b      	ldr	r3, [r7, #4]
 8001f3e:	1ad3      	subs	r3, r2, r3
 8001f40:	68ba      	ldr	r2, [r7, #8]
 8001f42:	429a      	cmp	r2, r3
 8001f44:	d302      	bcc.n	8001f4c <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8001f46:	68bb      	ldr	r3, [r7, #8]
 8001f48:	2b00      	cmp	r3, #0
 8001f4a:	d11d      	bne.n	8001f88 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 8001f4c:	68fb      	ldr	r3, [r7, #12]
 8001f4e:	681b      	ldr	r3, [r3, #0]
 8001f50:	695b      	ldr	r3, [r3, #20]
 8001f52:	f003 0304 	and.w	r3, r3, #4
 8001f56:	2b04      	cmp	r3, #4
 8001f58:	d016      	beq.n	8001f88 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8001f5a:	68fb      	ldr	r3, [r7, #12]
 8001f5c:	2200      	movs	r2, #0
 8001f5e:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8001f60:	68fb      	ldr	r3, [r7, #12]
 8001f62:	2220      	movs	r2, #32
 8001f64:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8001f68:	68fb      	ldr	r3, [r7, #12]
 8001f6a:	2200      	movs	r2, #0
 8001f6c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8001f70:	68fb      	ldr	r3, [r7, #12]
 8001f72:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001f74:	f043 0220 	orr.w	r2, r3, #32
 8001f78:	68fb      	ldr	r3, [r7, #12]
 8001f7a:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8001f7c:	68fb      	ldr	r3, [r7, #12]
 8001f7e:	2200      	movs	r2, #0
 8001f80:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8001f84:	2301      	movs	r3, #1
 8001f86:	e007      	b.n	8001f98 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8001f88:	68fb      	ldr	r3, [r7, #12]
 8001f8a:	681b      	ldr	r3, [r3, #0]
 8001f8c:	695b      	ldr	r3, [r3, #20]
 8001f8e:	f003 0304 	and.w	r3, r3, #4
 8001f92:	2b04      	cmp	r3, #4
 8001f94:	d1c3      	bne.n	8001f1e <I2C_WaitOnBTFFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8001f96:	2300      	movs	r3, #0
}
 8001f98:	4618      	mov	r0, r3
 8001f9a:	3710      	adds	r7, #16
 8001f9c:	46bd      	mov	sp, r7
 8001f9e:	bd80      	pop	{r7, pc}

08001fa0 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8001fa0:	b580      	push	{r7, lr}
 8001fa2:	b084      	sub	sp, #16
 8001fa4:	af00      	add	r7, sp, #0
 8001fa6:	60f8      	str	r0, [r7, #12]
 8001fa8:	60b9      	str	r1, [r7, #8]
 8001faa:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8001fac:	e049      	b.n	8002042 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8001fae:	68fb      	ldr	r3, [r7, #12]
 8001fb0:	681b      	ldr	r3, [r3, #0]
 8001fb2:	695b      	ldr	r3, [r3, #20]
 8001fb4:	f003 0310 	and.w	r3, r3, #16
 8001fb8:	2b10      	cmp	r3, #16
 8001fba:	d119      	bne.n	8001ff0 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8001fbc:	68fb      	ldr	r3, [r7, #12]
 8001fbe:	681b      	ldr	r3, [r3, #0]
 8001fc0:	f06f 0210 	mvn.w	r2, #16
 8001fc4:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8001fc6:	68fb      	ldr	r3, [r7, #12]
 8001fc8:	2200      	movs	r2, #0
 8001fca:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8001fcc:	68fb      	ldr	r3, [r7, #12]
 8001fce:	2220      	movs	r2, #32
 8001fd0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8001fd4:	68fb      	ldr	r3, [r7, #12]
 8001fd6:	2200      	movs	r2, #0
 8001fd8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 8001fdc:	68fb      	ldr	r3, [r7, #12]
 8001fde:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8001fe0:	68fb      	ldr	r3, [r7, #12]
 8001fe2:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8001fe4:	68fb      	ldr	r3, [r7, #12]
 8001fe6:	2200      	movs	r2, #0
 8001fe8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8001fec:	2301      	movs	r3, #1
 8001fee:	e030      	b.n	8002052 <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8001ff0:	f7fe fd34 	bl	8000a5c <HAL_GetTick>
 8001ff4:	4602      	mov	r2, r0
 8001ff6:	687b      	ldr	r3, [r7, #4]
 8001ff8:	1ad3      	subs	r3, r2, r3
 8001ffa:	68ba      	ldr	r2, [r7, #8]
 8001ffc:	429a      	cmp	r2, r3
 8001ffe:	d302      	bcc.n	8002006 <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 8002000:	68bb      	ldr	r3, [r7, #8]
 8002002:	2b00      	cmp	r3, #0
 8002004:	d11d      	bne.n	8002042 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET))
 8002006:	68fb      	ldr	r3, [r7, #12]
 8002008:	681b      	ldr	r3, [r3, #0]
 800200a:	695b      	ldr	r3, [r3, #20]
 800200c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002010:	2b40      	cmp	r3, #64	@ 0x40
 8002012:	d016      	beq.n	8002042 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8002014:	68fb      	ldr	r3, [r7, #12]
 8002016:	2200      	movs	r2, #0
 8002018:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 800201a:	68fb      	ldr	r3, [r7, #12]
 800201c:	2220      	movs	r2, #32
 800201e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002022:	68fb      	ldr	r3, [r7, #12]
 8002024:	2200      	movs	r2, #0
 8002026:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800202a:	68fb      	ldr	r3, [r7, #12]
 800202c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800202e:	f043 0220 	orr.w	r2, r3, #32
 8002032:	68fb      	ldr	r3, [r7, #12]
 8002034:	641a      	str	r2, [r3, #64]	@ 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8002036:	68fb      	ldr	r3, [r7, #12]
 8002038:	2200      	movs	r2, #0
 800203a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_ERROR;
 800203e:	2301      	movs	r3, #1
 8002040:	e007      	b.n	8002052 <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8002042:	68fb      	ldr	r3, [r7, #12]
 8002044:	681b      	ldr	r3, [r3, #0]
 8002046:	695b      	ldr	r3, [r3, #20]
 8002048:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800204c:	2b40      	cmp	r3, #64	@ 0x40
 800204e:	d1ae      	bne.n	8001fae <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8002050:	2300      	movs	r3, #0
}
 8002052:	4618      	mov	r0, r3
 8002054:	3710      	adds	r7, #16
 8002056:	46bd      	mov	sp, r7
 8002058:	bd80      	pop	{r7, pc}

0800205a <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 800205a:	b480      	push	{r7}
 800205c:	b083      	sub	sp, #12
 800205e:	af00      	add	r7, sp, #0
 8002060:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8002062:	687b      	ldr	r3, [r7, #4]
 8002064:	681b      	ldr	r3, [r3, #0]
 8002066:	695b      	ldr	r3, [r3, #20]
 8002068:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800206c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002070:	d11b      	bne.n	80020aa <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002072:	687b      	ldr	r3, [r7, #4]
 8002074:	681b      	ldr	r3, [r3, #0]
 8002076:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 800207a:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 800207c:	687b      	ldr	r3, [r7, #4]
 800207e:	2200      	movs	r2, #0
 8002080:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8002082:	687b      	ldr	r3, [r7, #4]
 8002084:	2220      	movs	r2, #32
 8002086:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 800208a:	687b      	ldr	r3, [r7, #4]
 800208c:	2200      	movs	r2, #0
 800208e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8002092:	687b      	ldr	r3, [r7, #4]
 8002094:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002096:	f043 0204 	orr.w	r2, r3, #4
 800209a:	687b      	ldr	r3, [r7, #4]
 800209c:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800209e:	687b      	ldr	r3, [r7, #4]
 80020a0:	2200      	movs	r2, #0
 80020a2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 80020a6:	2301      	movs	r3, #1
 80020a8:	e000      	b.n	80020ac <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 80020aa:	2300      	movs	r3, #0
}
 80020ac:	4618      	mov	r0, r3
 80020ae:	370c      	adds	r7, #12
 80020b0:	46bd      	mov	sp, r7
 80020b2:	bc80      	pop	{r7}
 80020b4:	4770      	bx	lr

080020b6 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 80020b6:	b580      	push	{r7, lr}
 80020b8:	b084      	sub	sp, #16
 80020ba:	af00      	add	r7, sp, #0
 80020bc:	6078      	str	r0, [r7, #4]
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 80020be:	687b      	ldr	r3, [r7, #4]
 80020c0:	2b00      	cmp	r3, #0
 80020c2:	d101      	bne.n	80020c8 <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 80020c4:	2301      	movs	r3, #1
 80020c6:	e0e8      	b.n	800229a <HAL_PCD_Init+0x1e4>
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  if (hpcd->State == HAL_PCD_STATE_RESET)
 80020c8:	687b      	ldr	r3, [r7, #4]
 80020ca:	f893 3291 	ldrb.w	r3, [r3, #657]	@ 0x291
 80020ce:	b2db      	uxtb	r3, r3
 80020d0:	2b00      	cmp	r3, #0
 80020d2:	d106      	bne.n	80020e2 <HAL_PCD_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 80020d4:	687b      	ldr	r3, [r7, #4]
 80020d6:	2200      	movs	r2, #0
 80020d8:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 80020dc:	6878      	ldr	r0, [r7, #4]
 80020de:	f009 fcaf 	bl	800ba40 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 80020e2:	687b      	ldr	r3, [r7, #4]
 80020e4:	2203      	movs	r2, #3
 80020e6:	f883 2291 	strb.w	r2, [r3, #657]	@ 0x291

  /* Disable DMA mode for FS instance */
  hpcd->Init.dma_enable = 0U;
 80020ea:	687b      	ldr	r3, [r7, #4]
 80020ec:	2200      	movs	r2, #0
 80020ee:	715a      	strb	r2, [r3, #5]

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 80020f0:	687b      	ldr	r3, [r7, #4]
 80020f2:	681b      	ldr	r3, [r3, #0]
 80020f4:	4618      	mov	r0, r3
 80020f6:	f002 feb6 	bl	8004e66 <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 80020fa:	687b      	ldr	r3, [r7, #4]
 80020fc:	6818      	ldr	r0, [r3, #0]
 80020fe:	687b      	ldr	r3, [r7, #4]
 8002100:	3304      	adds	r3, #4
 8002102:	cb0e      	ldmia	r3, {r1, r2, r3}
 8002104:	f002 fe8c 	bl	8004e20 <USB_CoreInit>
 8002108:	4603      	mov	r3, r0
 800210a:	2b00      	cmp	r3, #0
 800210c:	d005      	beq.n	800211a <HAL_PCD_Init+0x64>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 800210e:	687b      	ldr	r3, [r7, #4]
 8002110:	2202      	movs	r2, #2
 8002112:	f883 2291 	strb.w	r2, [r3, #657]	@ 0x291
    return HAL_ERROR;
 8002116:	2301      	movs	r3, #1
 8002118:	e0bf      	b.n	800229a <HAL_PCD_Init+0x1e4>
  }

  /* Force Device Mode */
  if (USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE) != HAL_OK)
 800211a:	687b      	ldr	r3, [r7, #4]
 800211c:	681b      	ldr	r3, [r3, #0]
 800211e:	2100      	movs	r1, #0
 8002120:	4618      	mov	r0, r3
 8002122:	f002 feba 	bl	8004e9a <USB_SetCurrentMode>
 8002126:	4603      	mov	r3, r0
 8002128:	2b00      	cmp	r3, #0
 800212a:	d005      	beq.n	8002138 <HAL_PCD_Init+0x82>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 800212c:	687b      	ldr	r3, [r7, #4]
 800212e:	2202      	movs	r2, #2
 8002130:	f883 2291 	strb.w	r2, [r3, #657]	@ 0x291
    return HAL_ERROR;
 8002134:	2301      	movs	r3, #1
 8002136:	e0b0      	b.n	800229a <HAL_PCD_Init+0x1e4>
  }

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8002138:	2300      	movs	r3, #0
 800213a:	73fb      	strb	r3, [r7, #15]
 800213c:	e03e      	b.n	80021bc <HAL_PCD_Init+0x106>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 800213e:	7bfa      	ldrb	r2, [r7, #15]
 8002140:	6879      	ldr	r1, [r7, #4]
 8002142:	4613      	mov	r3, r2
 8002144:	009b      	lsls	r3, r3, #2
 8002146:	4413      	add	r3, r2
 8002148:	00db      	lsls	r3, r3, #3
 800214a:	440b      	add	r3, r1
 800214c:	3311      	adds	r3, #17
 800214e:	2201      	movs	r2, #1
 8002150:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 8002152:	7bfa      	ldrb	r2, [r7, #15]
 8002154:	6879      	ldr	r1, [r7, #4]
 8002156:	4613      	mov	r3, r2
 8002158:	009b      	lsls	r3, r3, #2
 800215a:	4413      	add	r3, r2
 800215c:	00db      	lsls	r3, r3, #3
 800215e:	440b      	add	r3, r1
 8002160:	3310      	adds	r3, #16
 8002162:	7bfa      	ldrb	r2, [r7, #15]
 8002164:	701a      	strb	r2, [r3, #0]
#if defined (USB_OTG_FS)
    hpcd->IN_ep[i].tx_fifo_num = i;
#endif /* defined (USB_OTG_FS) */
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8002166:	7bfa      	ldrb	r2, [r7, #15]
 8002168:	6879      	ldr	r1, [r7, #4]
 800216a:	4613      	mov	r3, r2
 800216c:	009b      	lsls	r3, r3, #2
 800216e:	4413      	add	r3, r2
 8002170:	00db      	lsls	r3, r3, #3
 8002172:	440b      	add	r3, r1
 8002174:	3313      	adds	r3, #19
 8002176:	2200      	movs	r2, #0
 8002178:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 800217a:	7bfa      	ldrb	r2, [r7, #15]
 800217c:	6879      	ldr	r1, [r7, #4]
 800217e:	4613      	mov	r3, r2
 8002180:	009b      	lsls	r3, r3, #2
 8002182:	4413      	add	r3, r2
 8002184:	00db      	lsls	r3, r3, #3
 8002186:	440b      	add	r3, r1
 8002188:	3320      	adds	r3, #32
 800218a:	2200      	movs	r2, #0
 800218c:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 800218e:	7bfa      	ldrb	r2, [r7, #15]
 8002190:	6879      	ldr	r1, [r7, #4]
 8002192:	4613      	mov	r3, r2
 8002194:	009b      	lsls	r3, r3, #2
 8002196:	4413      	add	r3, r2
 8002198:	00db      	lsls	r3, r3, #3
 800219a:	440b      	add	r3, r1
 800219c:	3324      	adds	r3, #36	@ 0x24
 800219e:	2200      	movs	r2, #0
 80021a0:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 80021a2:	7bfb      	ldrb	r3, [r7, #15]
 80021a4:	6879      	ldr	r1, [r7, #4]
 80021a6:	1c5a      	adds	r2, r3, #1
 80021a8:	4613      	mov	r3, r2
 80021aa:	009b      	lsls	r3, r3, #2
 80021ac:	4413      	add	r3, r2
 80021ae:	00db      	lsls	r3, r3, #3
 80021b0:	440b      	add	r3, r1
 80021b2:	2200      	movs	r2, #0
 80021b4:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80021b6:	7bfb      	ldrb	r3, [r7, #15]
 80021b8:	3301      	adds	r3, #1
 80021ba:	73fb      	strb	r3, [r7, #15]
 80021bc:	687b      	ldr	r3, [r7, #4]
 80021be:	791b      	ldrb	r3, [r3, #4]
 80021c0:	7bfa      	ldrb	r2, [r7, #15]
 80021c2:	429a      	cmp	r2, r3
 80021c4:	d3bb      	bcc.n	800213e <HAL_PCD_Init+0x88>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80021c6:	2300      	movs	r3, #0
 80021c8:	73fb      	strb	r3, [r7, #15]
 80021ca:	e044      	b.n	8002256 <HAL_PCD_Init+0x1a0>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 80021cc:	7bfa      	ldrb	r2, [r7, #15]
 80021ce:	6879      	ldr	r1, [r7, #4]
 80021d0:	4613      	mov	r3, r2
 80021d2:	009b      	lsls	r3, r3, #2
 80021d4:	4413      	add	r3, r2
 80021d6:	00db      	lsls	r3, r3, #3
 80021d8:	440b      	add	r3, r1
 80021da:	f203 1351 	addw	r3, r3, #337	@ 0x151
 80021de:	2200      	movs	r2, #0
 80021e0:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 80021e2:	7bfa      	ldrb	r2, [r7, #15]
 80021e4:	6879      	ldr	r1, [r7, #4]
 80021e6:	4613      	mov	r3, r2
 80021e8:	009b      	lsls	r3, r3, #2
 80021ea:	4413      	add	r3, r2
 80021ec:	00db      	lsls	r3, r3, #3
 80021ee:	440b      	add	r3, r1
 80021f0:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 80021f4:	7bfa      	ldrb	r2, [r7, #15]
 80021f6:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 80021f8:	7bfa      	ldrb	r2, [r7, #15]
 80021fa:	6879      	ldr	r1, [r7, #4]
 80021fc:	4613      	mov	r3, r2
 80021fe:	009b      	lsls	r3, r3, #2
 8002200:	4413      	add	r3, r2
 8002202:	00db      	lsls	r3, r3, #3
 8002204:	440b      	add	r3, r1
 8002206:	f203 1353 	addw	r3, r3, #339	@ 0x153
 800220a:	2200      	movs	r2, #0
 800220c:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 800220e:	7bfa      	ldrb	r2, [r7, #15]
 8002210:	6879      	ldr	r1, [r7, #4]
 8002212:	4613      	mov	r3, r2
 8002214:	009b      	lsls	r3, r3, #2
 8002216:	4413      	add	r3, r2
 8002218:	00db      	lsls	r3, r3, #3
 800221a:	440b      	add	r3, r1
 800221c:	f503 73b0 	add.w	r3, r3, #352	@ 0x160
 8002220:	2200      	movs	r2, #0
 8002222:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 8002224:	7bfa      	ldrb	r2, [r7, #15]
 8002226:	6879      	ldr	r1, [r7, #4]
 8002228:	4613      	mov	r3, r2
 800222a:	009b      	lsls	r3, r3, #2
 800222c:	4413      	add	r3, r2
 800222e:	00db      	lsls	r3, r3, #3
 8002230:	440b      	add	r3, r1
 8002232:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 8002236:	2200      	movs	r2, #0
 8002238:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 800223a:	7bfa      	ldrb	r2, [r7, #15]
 800223c:	6879      	ldr	r1, [r7, #4]
 800223e:	4613      	mov	r3, r2
 8002240:	009b      	lsls	r3, r3, #2
 8002242:	4413      	add	r3, r2
 8002244:	00db      	lsls	r3, r3, #3
 8002246:	440b      	add	r3, r1
 8002248:	f503 73b4 	add.w	r3, r3, #360	@ 0x168
 800224c:	2200      	movs	r2, #0
 800224e:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8002250:	7bfb      	ldrb	r3, [r7, #15]
 8002252:	3301      	adds	r3, #1
 8002254:	73fb      	strb	r3, [r7, #15]
 8002256:	687b      	ldr	r3, [r7, #4]
 8002258:	791b      	ldrb	r3, [r3, #4]
 800225a:	7bfa      	ldrb	r2, [r7, #15]
 800225c:	429a      	cmp	r2, r3
 800225e:	d3b5      	bcc.n	80021cc <HAL_PCD_Init+0x116>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8002260:	687b      	ldr	r3, [r7, #4]
 8002262:	6818      	ldr	r0, [r3, #0]
 8002264:	687b      	ldr	r3, [r7, #4]
 8002266:	3304      	adds	r3, #4
 8002268:	cb0e      	ldmia	r3, {r1, r2, r3}
 800226a:	f002 fe22 	bl	8004eb2 <USB_DevInit>
 800226e:	4603      	mov	r3, r0
 8002270:	2b00      	cmp	r3, #0
 8002272:	d005      	beq.n	8002280 <HAL_PCD_Init+0x1ca>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8002274:	687b      	ldr	r3, [r7, #4]
 8002276:	2202      	movs	r2, #2
 8002278:	f883 2291 	strb.w	r2, [r3, #657]	@ 0x291
    return HAL_ERROR;
 800227c:	2301      	movs	r3, #1
 800227e:	e00c      	b.n	800229a <HAL_PCD_Init+0x1e4>
  }

  hpcd->USB_Address = 0U;
 8002280:	687b      	ldr	r3, [r7, #4]
 8002282:	2200      	movs	r2, #0
 8002284:	735a      	strb	r2, [r3, #13]
  hpcd->State = HAL_PCD_STATE_READY;
 8002286:	687b      	ldr	r3, [r7, #4]
 8002288:	2201      	movs	r2, #1
 800228a:	f883 2291 	strb.w	r2, [r3, #657]	@ 0x291
  (void)USB_DevDisconnect(hpcd->Instance);
 800228e:	687b      	ldr	r3, [r7, #4]
 8002290:	681b      	ldr	r3, [r3, #0]
 8002292:	4618      	mov	r0, r3
 8002294:	f005 f8a1 	bl	80073da <USB_DevDisconnect>

  return HAL_OK;
 8002298:	2300      	movs	r3, #0
}
 800229a:	4618      	mov	r0, r3
 800229c:	3710      	adds	r7, #16
 800229e:	46bd      	mov	sp, r7
 80022a0:	bd80      	pop	{r7, pc}

080022a2 <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 80022a2:	b580      	push	{r7, lr}
 80022a4:	b082      	sub	sp, #8
 80022a6:	af00      	add	r7, sp, #0
 80022a8:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hpcd);
 80022aa:	687b      	ldr	r3, [r7, #4]
 80022ac:	f893 3290 	ldrb.w	r3, [r3, #656]	@ 0x290
 80022b0:	2b01      	cmp	r3, #1
 80022b2:	d101      	bne.n	80022b8 <HAL_PCD_Start+0x16>
 80022b4:	2302      	movs	r3, #2
 80022b6:	e016      	b.n	80022e6 <HAL_PCD_Start+0x44>
 80022b8:	687b      	ldr	r3, [r7, #4]
 80022ba:	2201      	movs	r2, #1
 80022bc:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290
  __HAL_PCD_ENABLE(hpcd);
 80022c0:	687b      	ldr	r3, [r7, #4]
 80022c2:	681b      	ldr	r3, [r3, #0]
 80022c4:	4618      	mov	r0, r3
 80022c6:	f002 fdb8 	bl	8004e3a <USB_EnableGlobalInt>

#if defined (USB)
  HAL_PCDEx_SetConnectionState(hpcd, 1U);
 80022ca:	2101      	movs	r1, #1
 80022cc:	6878      	ldr	r0, [r7, #4]
 80022ce:	f009 fe04 	bl	800beda <HAL_PCDEx_SetConnectionState>
#endif /* defined (USB) */

  (void)USB_DevConnect(hpcd->Instance);
 80022d2:	687b      	ldr	r3, [r7, #4]
 80022d4:	681b      	ldr	r3, [r3, #0]
 80022d6:	4618      	mov	r0, r3
 80022d8:	f005 f875 	bl	80073c6 <USB_DevConnect>
  __HAL_UNLOCK(hpcd);
 80022dc:	687b      	ldr	r3, [r7, #4]
 80022de:	2200      	movs	r2, #0
 80022e0:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

  return HAL_OK;
 80022e4:	2300      	movs	r3, #0
}
 80022e6:	4618      	mov	r0, r3
 80022e8:	3708      	adds	r7, #8
 80022ea:	46bd      	mov	sp, r7
 80022ec:	bd80      	pop	{r7, pc}

080022ee <HAL_PCD_IRQHandler>:
  * @brief  This function handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 80022ee:	b580      	push	{r7, lr}
 80022f0:	b088      	sub	sp, #32
 80022f2:	af00      	add	r7, sp, #0
 80022f4:	6078      	str	r0, [r7, #4]
  uint32_t wIstr = USB_ReadInterrupts(hpcd->Instance);
 80022f6:	687b      	ldr	r3, [r7, #4]
 80022f8:	681b      	ldr	r3, [r3, #0]
 80022fa:	4618      	mov	r0, r3
 80022fc:	f005 f877 	bl	80073ee <USB_ReadInterrupts>
 8002300:	61b8      	str	r0, [r7, #24]
  uint16_t store_ep[8];
  uint8_t i;

  if ((wIstr & USB_ISTR_CTR) == USB_ISTR_CTR)
 8002302:	69bb      	ldr	r3, [r7, #24]
 8002304:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8002308:	2b00      	cmp	r3, #0
 800230a:	d003      	beq.n	8002314 <HAL_PCD_IRQHandler+0x26>
  {
    /* servicing of the endpoint correct transfer interrupt */
    /* clear of the CTR flag into the sub */
    (void)PCD_EP_ISR_Handler(hpcd);
 800230c:	6878      	ldr	r0, [r7, #4]
 800230e:	f000 fb03 	bl	8002918 <PCD_EP_ISR_Handler>

    return;
 8002312:	e119      	b.n	8002548 <HAL_PCD_IRQHandler+0x25a>
  }

  if ((wIstr & USB_ISTR_RESET) == USB_ISTR_RESET)
 8002314:	69bb      	ldr	r3, [r7, #24]
 8002316:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800231a:	2b00      	cmp	r3, #0
 800231c:	d013      	beq.n	8002346 <HAL_PCD_IRQHandler+0x58>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_RESET);
 800231e:	687b      	ldr	r3, [r7, #4]
 8002320:	681b      	ldr	r3, [r3, #0]
 8002322:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8002326:	b29a      	uxth	r2, r3
 8002328:	687b      	ldr	r3, [r7, #4]
 800232a:	681b      	ldr	r3, [r3, #0]
 800232c:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8002330:	b292      	uxth	r2, r2
 8002332:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->ResetCallback(hpcd);
#else
    HAL_PCD_ResetCallback(hpcd);
 8002336:	6878      	ldr	r0, [r7, #4]
 8002338:	f009 fbfd 	bl	800bb36 <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    (void)HAL_PCD_SetAddress(hpcd, 0U);
 800233c:	2100      	movs	r1, #0
 800233e:	6878      	ldr	r0, [r7, #4]
 8002340:	f000 f905 	bl	800254e <HAL_PCD_SetAddress>

    return;
 8002344:	e100      	b.n	8002548 <HAL_PCD_IRQHandler+0x25a>
  }

  if ((wIstr & USB_ISTR_PMAOVR) == USB_ISTR_PMAOVR)
 8002346:	69bb      	ldr	r3, [r7, #24]
 8002348:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800234c:	2b00      	cmp	r3, #0
 800234e:	d00c      	beq.n	800236a <HAL_PCD_IRQHandler+0x7c>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_PMAOVR);
 8002350:	687b      	ldr	r3, [r7, #4]
 8002352:	681b      	ldr	r3, [r3, #0]
 8002354:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8002358:	b29a      	uxth	r2, r3
 800235a:	687b      	ldr	r3, [r7, #4]
 800235c:	681b      	ldr	r3, [r3, #0]
 800235e:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 8002362:	b292      	uxth	r2, r2
 8002364:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

    return;
 8002368:	e0ee      	b.n	8002548 <HAL_PCD_IRQHandler+0x25a>
  }

  if ((wIstr & USB_ISTR_ERR) == USB_ISTR_ERR)
 800236a:	69bb      	ldr	r3, [r7, #24]
 800236c:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8002370:	2b00      	cmp	r3, #0
 8002372:	d00c      	beq.n	800238e <HAL_PCD_IRQHandler+0xa0>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_ERR);
 8002374:	687b      	ldr	r3, [r7, #4]
 8002376:	681b      	ldr	r3, [r3, #0]
 8002378:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 800237c:	b29a      	uxth	r2, r3
 800237e:	687b      	ldr	r3, [r7, #4]
 8002380:	681b      	ldr	r3, [r3, #0]
 8002382:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8002386:	b292      	uxth	r2, r2
 8002388:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

    return;
 800238c:	e0dc      	b.n	8002548 <HAL_PCD_IRQHandler+0x25a>
  }

  if ((wIstr & USB_ISTR_WKUP) == USB_ISTR_WKUP)
 800238e:	69bb      	ldr	r3, [r7, #24]
 8002390:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002394:	2b00      	cmp	r3, #0
 8002396:	d027      	beq.n	80023e8 <HAL_PCD_IRQHandler+0xfa>
  {
    hpcd->Instance->CNTR &= (uint16_t) ~(USB_CNTR_LP_MODE);
 8002398:	687b      	ldr	r3, [r7, #4]
 800239a:	681b      	ldr	r3, [r3, #0]
 800239c:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 80023a0:	b29a      	uxth	r2, r3
 80023a2:	687b      	ldr	r3, [r7, #4]
 80023a4:	681b      	ldr	r3, [r3, #0]
 80023a6:	f022 0204 	bic.w	r2, r2, #4
 80023aa:	b292      	uxth	r2, r2
 80023ac:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40
    hpcd->Instance->CNTR &= (uint16_t) ~(USB_CNTR_FSUSP);
 80023b0:	687b      	ldr	r3, [r7, #4]
 80023b2:	681b      	ldr	r3, [r3, #0]
 80023b4:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 80023b8:	b29a      	uxth	r2, r3
 80023ba:	687b      	ldr	r3, [r7, #4]
 80023bc:	681b      	ldr	r3, [r3, #0]
 80023be:	f022 0208 	bic.w	r2, r2, #8
 80023c2:	b292      	uxth	r2, r2
 80023c4:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->ResumeCallback(hpcd);
#else
    HAL_PCD_ResumeCallback(hpcd);
 80023c8:	6878      	ldr	r0, [r7, #4]
 80023ca:	f009 fbed 	bl	800bba8 <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_WKUP);
 80023ce:	687b      	ldr	r3, [r7, #4]
 80023d0:	681b      	ldr	r3, [r3, #0]
 80023d2:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 80023d6:	b29a      	uxth	r2, r3
 80023d8:	687b      	ldr	r3, [r7, #4]
 80023da:	681b      	ldr	r3, [r3, #0]
 80023dc:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 80023e0:	b292      	uxth	r2, r2
 80023e2:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

    return;
 80023e6:	e0af      	b.n	8002548 <HAL_PCD_IRQHandler+0x25a>
  }

  if ((wIstr & USB_ISTR_SUSP) == USB_ISTR_SUSP)
 80023e8:	69bb      	ldr	r3, [r7, #24]
 80023ea:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80023ee:	2b00      	cmp	r3, #0
 80023f0:	f000 8083 	beq.w	80024fa <HAL_PCD_IRQHandler+0x20c>
  {
    /* WA: To Clear Wakeup flag if raised with suspend signal */

    /* Store Endpoint registers */
    for (i = 0U; i < 8U; i++)
 80023f4:	2300      	movs	r3, #0
 80023f6:	77fb      	strb	r3, [r7, #31]
 80023f8:	e010      	b.n	800241c <HAL_PCD_IRQHandler+0x12e>
    {
      store_ep[i] = PCD_GET_ENDPOINT(hpcd->Instance, i);
 80023fa:	687b      	ldr	r3, [r7, #4]
 80023fc:	681b      	ldr	r3, [r3, #0]
 80023fe:	461a      	mov	r2, r3
 8002400:	7ffb      	ldrb	r3, [r7, #31]
 8002402:	009b      	lsls	r3, r3, #2
 8002404:	441a      	add	r2, r3
 8002406:	7ffb      	ldrb	r3, [r7, #31]
 8002408:	8812      	ldrh	r2, [r2, #0]
 800240a:	b292      	uxth	r2, r2
 800240c:	005b      	lsls	r3, r3, #1
 800240e:	3320      	adds	r3, #32
 8002410:	443b      	add	r3, r7
 8002412:	f823 2c18 	strh.w	r2, [r3, #-24]
    for (i = 0U; i < 8U; i++)
 8002416:	7ffb      	ldrb	r3, [r7, #31]
 8002418:	3301      	adds	r3, #1
 800241a:	77fb      	strb	r3, [r7, #31]
 800241c:	7ffb      	ldrb	r3, [r7, #31]
 800241e:	2b07      	cmp	r3, #7
 8002420:	d9eb      	bls.n	80023fa <HAL_PCD_IRQHandler+0x10c>
    }

    /* FORCE RESET */
    hpcd->Instance->CNTR |= (uint16_t)(USB_CNTR_FRES);
 8002422:	687b      	ldr	r3, [r7, #4]
 8002424:	681b      	ldr	r3, [r3, #0]
 8002426:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 800242a:	b29a      	uxth	r2, r3
 800242c:	687b      	ldr	r3, [r7, #4]
 800242e:	681b      	ldr	r3, [r3, #0]
 8002430:	f042 0201 	orr.w	r2, r2, #1
 8002434:	b292      	uxth	r2, r2
 8002436:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

    /* CLEAR RESET */
    hpcd->Instance->CNTR &= (uint16_t)(~USB_CNTR_FRES);
 800243a:	687b      	ldr	r3, [r7, #4]
 800243c:	681b      	ldr	r3, [r3, #0]
 800243e:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 8002442:	b29a      	uxth	r2, r3
 8002444:	687b      	ldr	r3, [r7, #4]
 8002446:	681b      	ldr	r3, [r3, #0]
 8002448:	f022 0201 	bic.w	r2, r2, #1
 800244c:	b292      	uxth	r2, r2
 800244e:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

    /* wait for reset flag in ISTR */
    while ((hpcd->Instance->ISTR & USB_ISTR_RESET) == 0U)
 8002452:	bf00      	nop
 8002454:	687b      	ldr	r3, [r7, #4]
 8002456:	681b      	ldr	r3, [r3, #0]
 8002458:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 800245c:	b29b      	uxth	r3, r3
 800245e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002462:	2b00      	cmp	r3, #0
 8002464:	d0f6      	beq.n	8002454 <HAL_PCD_IRQHandler+0x166>
    {
    }

    /* Clear Reset Flag */
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_RESET);
 8002466:	687b      	ldr	r3, [r7, #4]
 8002468:	681b      	ldr	r3, [r3, #0]
 800246a:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 800246e:	b29a      	uxth	r2, r3
 8002470:	687b      	ldr	r3, [r7, #4]
 8002472:	681b      	ldr	r3, [r3, #0]
 8002474:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8002478:	b292      	uxth	r2, r2
 800247a:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

    /* Restore Registre */
    for (i = 0U; i < 8U; i++)
 800247e:	2300      	movs	r3, #0
 8002480:	77fb      	strb	r3, [r7, #31]
 8002482:	e00f      	b.n	80024a4 <HAL_PCD_IRQHandler+0x1b6>
    {
      PCD_SET_ENDPOINT(hpcd->Instance, i, store_ep[i]);
 8002484:	7ffb      	ldrb	r3, [r7, #31]
 8002486:	687a      	ldr	r2, [r7, #4]
 8002488:	6812      	ldr	r2, [r2, #0]
 800248a:	4611      	mov	r1, r2
 800248c:	7ffa      	ldrb	r2, [r7, #31]
 800248e:	0092      	lsls	r2, r2, #2
 8002490:	440a      	add	r2, r1
 8002492:	005b      	lsls	r3, r3, #1
 8002494:	3320      	adds	r3, #32
 8002496:	443b      	add	r3, r7
 8002498:	f833 3c18 	ldrh.w	r3, [r3, #-24]
 800249c:	8013      	strh	r3, [r2, #0]
    for (i = 0U; i < 8U; i++)
 800249e:	7ffb      	ldrb	r3, [r7, #31]
 80024a0:	3301      	adds	r3, #1
 80024a2:	77fb      	strb	r3, [r7, #31]
 80024a4:	7ffb      	ldrb	r3, [r7, #31]
 80024a6:	2b07      	cmp	r3, #7
 80024a8:	d9ec      	bls.n	8002484 <HAL_PCD_IRQHandler+0x196>
    }

    /* Force low-power mode in the macrocell */
    hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_FSUSP;
 80024aa:	687b      	ldr	r3, [r7, #4]
 80024ac:	681b      	ldr	r3, [r3, #0]
 80024ae:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 80024b2:	b29a      	uxth	r2, r3
 80024b4:	687b      	ldr	r3, [r7, #4]
 80024b6:	681b      	ldr	r3, [r3, #0]
 80024b8:	f042 0208 	orr.w	r2, r2, #8
 80024bc:	b292      	uxth	r2, r2
 80024be:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

    /* clear of the ISTR bit must be done after setting of CNTR_FSUSP */
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_SUSP);
 80024c2:	687b      	ldr	r3, [r7, #4]
 80024c4:	681b      	ldr	r3, [r3, #0]
 80024c6:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 80024ca:	b29a      	uxth	r2, r3
 80024cc:	687b      	ldr	r3, [r7, #4]
 80024ce:	681b      	ldr	r3, [r3, #0]
 80024d0:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80024d4:	b292      	uxth	r2, r2
 80024d6:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

    hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_LP_MODE;
 80024da:	687b      	ldr	r3, [r7, #4]
 80024dc:	681b      	ldr	r3, [r3, #0]
 80024de:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 80024e2:	b29a      	uxth	r2, r3
 80024e4:	687b      	ldr	r3, [r7, #4]
 80024e6:	681b      	ldr	r3, [r3, #0]
 80024e8:	f042 0204 	orr.w	r2, r2, #4
 80024ec:	b292      	uxth	r2, r2
 80024ee:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->SuspendCallback(hpcd);
#else
    HAL_PCD_SuspendCallback(hpcd);
 80024f2:	6878      	ldr	r0, [r7, #4]
 80024f4:	f009 fb3e 	bl	800bb74 <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    return;
 80024f8:	e026      	b.n	8002548 <HAL_PCD_IRQHandler+0x25a>
  }

  if ((wIstr & USB_ISTR_SOF) == USB_ISTR_SOF)
 80024fa:	69bb      	ldr	r3, [r7, #24]
 80024fc:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8002500:	2b00      	cmp	r3, #0
 8002502:	d00f      	beq.n	8002524 <HAL_PCD_IRQHandler+0x236>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_SOF);
 8002504:	687b      	ldr	r3, [r7, #4]
 8002506:	681b      	ldr	r3, [r3, #0]
 8002508:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 800250c:	b29a      	uxth	r2, r3
 800250e:	687b      	ldr	r3, [r7, #4]
 8002510:	681b      	ldr	r3, [r3, #0]
 8002512:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 8002516:	b292      	uxth	r2, r2
 8002518:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->SOFCallback(hpcd);
#else
    HAL_PCD_SOFCallback(hpcd);
 800251c:	6878      	ldr	r0, [r7, #4]
 800251e:	f009 fafc 	bl	800bb1a <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    return;
 8002522:	e011      	b.n	8002548 <HAL_PCD_IRQHandler+0x25a>
  }

  if ((wIstr & USB_ISTR_ESOF) == USB_ISTR_ESOF)
 8002524:	69bb      	ldr	r3, [r7, #24]
 8002526:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800252a:	2b00      	cmp	r3, #0
 800252c:	d00c      	beq.n	8002548 <HAL_PCD_IRQHandler+0x25a>
  {
    /* clear ESOF flag in ISTR */
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_ESOF);
 800252e:	687b      	ldr	r3, [r7, #4]
 8002530:	681b      	ldr	r3, [r3, #0]
 8002532:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8002536:	b29a      	uxth	r2, r3
 8002538:	687b      	ldr	r3, [r7, #4]
 800253a:	681b      	ldr	r3, [r3, #0]
 800253c:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8002540:	b292      	uxth	r2, r2
 8002542:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

    return;
 8002546:	bf00      	nop
  }
}
 8002548:	3720      	adds	r7, #32
 800254a:	46bd      	mov	sp, r7
 800254c:	bd80      	pop	{r7, pc}

0800254e <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 800254e:	b580      	push	{r7, lr}
 8002550:	b082      	sub	sp, #8
 8002552:	af00      	add	r7, sp, #0
 8002554:	6078      	str	r0, [r7, #4]
 8002556:	460b      	mov	r3, r1
 8002558:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 800255a:	687b      	ldr	r3, [r7, #4]
 800255c:	f893 3290 	ldrb.w	r3, [r3, #656]	@ 0x290
 8002560:	2b01      	cmp	r3, #1
 8002562:	d101      	bne.n	8002568 <HAL_PCD_SetAddress+0x1a>
 8002564:	2302      	movs	r3, #2
 8002566:	e012      	b.n	800258e <HAL_PCD_SetAddress+0x40>
 8002568:	687b      	ldr	r3, [r7, #4]
 800256a:	2201      	movs	r2, #1
 800256c:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290
  hpcd->USB_Address = address;
 8002570:	687b      	ldr	r3, [r7, #4]
 8002572:	78fa      	ldrb	r2, [r7, #3]
 8002574:	735a      	strb	r2, [r3, #13]
  (void)USB_SetDevAddress(hpcd->Instance, address);
 8002576:	687b      	ldr	r3, [r7, #4]
 8002578:	681b      	ldr	r3, [r3, #0]
 800257a:	78fa      	ldrb	r2, [r7, #3]
 800257c:	4611      	mov	r1, r2
 800257e:	4618      	mov	r0, r3
 8002580:	f004 ff0e 	bl	80073a0 <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 8002584:	687b      	ldr	r3, [r7, #4]
 8002586:	2200      	movs	r2, #0
 8002588:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

  return HAL_OK;
 800258c:	2300      	movs	r3, #0
}
 800258e:	4618      	mov	r0, r3
 8002590:	3708      	adds	r7, #8
 8002592:	46bd      	mov	sp, r7
 8002594:	bd80      	pop	{r7, pc}

08002596 <HAL_PCD_EP_Open>:
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr,
                                  uint16_t ep_mps, uint8_t ep_type)
{
 8002596:	b580      	push	{r7, lr}
 8002598:	b084      	sub	sp, #16
 800259a:	af00      	add	r7, sp, #0
 800259c:	6078      	str	r0, [r7, #4]
 800259e:	4608      	mov	r0, r1
 80025a0:	4611      	mov	r1, r2
 80025a2:	461a      	mov	r2, r3
 80025a4:	4603      	mov	r3, r0
 80025a6:	70fb      	strb	r3, [r7, #3]
 80025a8:	460b      	mov	r3, r1
 80025aa:	803b      	strh	r3, [r7, #0]
 80025ac:	4613      	mov	r3, r2
 80025ae:	70bb      	strb	r3, [r7, #2]
  HAL_StatusTypeDef  ret = HAL_OK;
 80025b0:	2300      	movs	r3, #0
 80025b2:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 80025b4:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80025b8:	2b00      	cmp	r3, #0
 80025ba:	da0e      	bge.n	80025da <HAL_PCD_EP_Open+0x44>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80025bc:	78fb      	ldrb	r3, [r7, #3]
 80025be:	f003 0207 	and.w	r2, r3, #7
 80025c2:	4613      	mov	r3, r2
 80025c4:	009b      	lsls	r3, r3, #2
 80025c6:	4413      	add	r3, r2
 80025c8:	00db      	lsls	r3, r3, #3
 80025ca:	3310      	adds	r3, #16
 80025cc:	687a      	ldr	r2, [r7, #4]
 80025ce:	4413      	add	r3, r2
 80025d0:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 80025d2:	68fb      	ldr	r3, [r7, #12]
 80025d4:	2201      	movs	r2, #1
 80025d6:	705a      	strb	r2, [r3, #1]
 80025d8:	e00e      	b.n	80025f8 <HAL_PCD_EP_Open+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80025da:	78fb      	ldrb	r3, [r7, #3]
 80025dc:	f003 0207 	and.w	r2, r3, #7
 80025e0:	4613      	mov	r3, r2
 80025e2:	009b      	lsls	r3, r3, #2
 80025e4:	4413      	add	r3, r2
 80025e6:	00db      	lsls	r3, r3, #3
 80025e8:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 80025ec:	687a      	ldr	r2, [r7, #4]
 80025ee:	4413      	add	r3, r2
 80025f0:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 80025f2:	68fb      	ldr	r3, [r7, #12]
 80025f4:	2200      	movs	r2, #0
 80025f6:	705a      	strb	r2, [r3, #1]
  }

  ep->num = ep_addr & EP_ADDR_MSK;
 80025f8:	78fb      	ldrb	r3, [r7, #3]
 80025fa:	f003 0307 	and.w	r3, r3, #7
 80025fe:	b2da      	uxtb	r2, r3
 8002600:	68fb      	ldr	r3, [r7, #12]
 8002602:	701a      	strb	r2, [r3, #0]
  ep->maxpacket = ep_mps;
 8002604:	883a      	ldrh	r2, [r7, #0]
 8002606:	68fb      	ldr	r3, [r7, #12]
 8002608:	611a      	str	r2, [r3, #16]
  ep->type = ep_type;
 800260a:	68fb      	ldr	r3, [r7, #12]
 800260c:	78ba      	ldrb	r2, [r7, #2]
 800260e:	70da      	strb	r2, [r3, #3]
    ep->tx_fifo_num = ep->num;
  }
#endif /* defined (USB_OTG_FS) */

  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 8002610:	78bb      	ldrb	r3, [r7, #2]
 8002612:	2b02      	cmp	r3, #2
 8002614:	d102      	bne.n	800261c <HAL_PCD_EP_Open+0x86>
  {
    ep->data_pid_start = 0U;
 8002616:	68fb      	ldr	r3, [r7, #12]
 8002618:	2200      	movs	r2, #0
 800261a:	711a      	strb	r2, [r3, #4]
  }

  __HAL_LOCK(hpcd);
 800261c:	687b      	ldr	r3, [r7, #4]
 800261e:	f893 3290 	ldrb.w	r3, [r3, #656]	@ 0x290
 8002622:	2b01      	cmp	r3, #1
 8002624:	d101      	bne.n	800262a <HAL_PCD_EP_Open+0x94>
 8002626:	2302      	movs	r3, #2
 8002628:	e00e      	b.n	8002648 <HAL_PCD_EP_Open+0xb2>
 800262a:	687b      	ldr	r3, [r7, #4]
 800262c:	2201      	movs	r2, #1
 800262e:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 8002632:	687b      	ldr	r3, [r7, #4]
 8002634:	681b      	ldr	r3, [r3, #0]
 8002636:	68f9      	ldr	r1, [r7, #12]
 8002638:	4618      	mov	r0, r3
 800263a:	f002 fc57 	bl	8004eec <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 800263e:	687b      	ldr	r3, [r7, #4]
 8002640:	2200      	movs	r2, #0
 8002642:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

  return ret;
 8002646:	7afb      	ldrb	r3, [r7, #11]
}
 8002648:	4618      	mov	r0, r3
 800264a:	3710      	adds	r7, #16
 800264c:	46bd      	mov	sp, r7
 800264e:	bd80      	pop	{r7, pc}

08002650 <HAL_PCD_EP_Close>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8002650:	b580      	push	{r7, lr}
 8002652:	b084      	sub	sp, #16
 8002654:	af00      	add	r7, sp, #0
 8002656:	6078      	str	r0, [r7, #4]
 8002658:	460b      	mov	r3, r1
 800265a:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 800265c:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8002660:	2b00      	cmp	r3, #0
 8002662:	da0e      	bge.n	8002682 <HAL_PCD_EP_Close+0x32>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8002664:	78fb      	ldrb	r3, [r7, #3]
 8002666:	f003 0207 	and.w	r2, r3, #7
 800266a:	4613      	mov	r3, r2
 800266c:	009b      	lsls	r3, r3, #2
 800266e:	4413      	add	r3, r2
 8002670:	00db      	lsls	r3, r3, #3
 8002672:	3310      	adds	r3, #16
 8002674:	687a      	ldr	r2, [r7, #4]
 8002676:	4413      	add	r3, r2
 8002678:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 800267a:	68fb      	ldr	r3, [r7, #12]
 800267c:	2201      	movs	r2, #1
 800267e:	705a      	strb	r2, [r3, #1]
 8002680:	e00e      	b.n	80026a0 <HAL_PCD_EP_Close+0x50>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8002682:	78fb      	ldrb	r3, [r7, #3]
 8002684:	f003 0207 	and.w	r2, r3, #7
 8002688:	4613      	mov	r3, r2
 800268a:	009b      	lsls	r3, r3, #2
 800268c:	4413      	add	r3, r2
 800268e:	00db      	lsls	r3, r3, #3
 8002690:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8002694:	687a      	ldr	r2, [r7, #4]
 8002696:	4413      	add	r3, r2
 8002698:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 800269a:	68fb      	ldr	r3, [r7, #12]
 800269c:	2200      	movs	r2, #0
 800269e:	705a      	strb	r2, [r3, #1]
  }
  ep->num = ep_addr & EP_ADDR_MSK;
 80026a0:	78fb      	ldrb	r3, [r7, #3]
 80026a2:	f003 0307 	and.w	r3, r3, #7
 80026a6:	b2da      	uxtb	r2, r3
 80026a8:	68fb      	ldr	r3, [r7, #12]
 80026aa:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 80026ac:	687b      	ldr	r3, [r7, #4]
 80026ae:	f893 3290 	ldrb.w	r3, [r3, #656]	@ 0x290
 80026b2:	2b01      	cmp	r3, #1
 80026b4:	d101      	bne.n	80026ba <HAL_PCD_EP_Close+0x6a>
 80026b6:	2302      	movs	r3, #2
 80026b8:	e00e      	b.n	80026d8 <HAL_PCD_EP_Close+0x88>
 80026ba:	687b      	ldr	r3, [r7, #4]
 80026bc:	2201      	movs	r2, #1
 80026be:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 80026c2:	687b      	ldr	r3, [r7, #4]
 80026c4:	681b      	ldr	r3, [r3, #0]
 80026c6:	68f9      	ldr	r1, [r7, #12]
 80026c8:	4618      	mov	r0, r3
 80026ca:	f002 ffcf 	bl	800566c <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 80026ce:	687b      	ldr	r3, [r7, #4]
 80026d0:	2200      	movs	r2, #0
 80026d2:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290
  return HAL_OK;
 80026d6:	2300      	movs	r3, #0
}
 80026d8:	4618      	mov	r0, r3
 80026da:	3710      	adds	r7, #16
 80026dc:	46bd      	mov	sp, r7
 80026de:	bd80      	pop	{r7, pc}

080026e0 <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 80026e0:	b580      	push	{r7, lr}
 80026e2:	b086      	sub	sp, #24
 80026e4:	af00      	add	r7, sp, #0
 80026e6:	60f8      	str	r0, [r7, #12]
 80026e8:	607a      	str	r2, [r7, #4]
 80026ea:	603b      	str	r3, [r7, #0]
 80026ec:	460b      	mov	r3, r1
 80026ee:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80026f0:	7afb      	ldrb	r3, [r7, #11]
 80026f2:	f003 0207 	and.w	r2, r3, #7
 80026f6:	4613      	mov	r3, r2
 80026f8:	009b      	lsls	r3, r3, #2
 80026fa:	4413      	add	r3, r2
 80026fc:	00db      	lsls	r3, r3, #3
 80026fe:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8002702:	68fa      	ldr	r2, [r7, #12]
 8002704:	4413      	add	r3, r2
 8002706:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8002708:	697b      	ldr	r3, [r7, #20]
 800270a:	687a      	ldr	r2, [r7, #4]
 800270c:	615a      	str	r2, [r3, #20]
  ep->xfer_len = len;
 800270e:	697b      	ldr	r3, [r7, #20]
 8002710:	683a      	ldr	r2, [r7, #0]
 8002712:	619a      	str	r2, [r3, #24]
  ep->xfer_count = 0U;
 8002714:	697b      	ldr	r3, [r7, #20]
 8002716:	2200      	movs	r2, #0
 8002718:	61da      	str	r2, [r3, #28]
  ep->is_in = 0U;
 800271a:	697b      	ldr	r3, [r7, #20]
 800271c:	2200      	movs	r2, #0
 800271e:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8002720:	7afb      	ldrb	r3, [r7, #11]
 8002722:	f003 0307 	and.w	r3, r3, #7
 8002726:	b2da      	uxtb	r2, r3
 8002728:	697b      	ldr	r3, [r7, #20]
 800272a:	701a      	strb	r2, [r3, #0]

  (void)USB_EPStartXfer(hpcd->Instance, ep);
 800272c:	68fb      	ldr	r3, [r7, #12]
 800272e:	681b      	ldr	r3, [r3, #0]
 8002730:	6979      	ldr	r1, [r7, #20]
 8002732:	4618      	mov	r0, r3
 8002734:	f003 f986 	bl	8005a44 <USB_EPStartXfer>

  return HAL_OK;
 8002738:	2300      	movs	r3, #0
}
 800273a:	4618      	mov	r0, r3
 800273c:	3718      	adds	r7, #24
 800273e:	46bd      	mov	sp, r7
 8002740:	bd80      	pop	{r7, pc}

08002742 <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8002742:	b580      	push	{r7, lr}
 8002744:	b086      	sub	sp, #24
 8002746:	af00      	add	r7, sp, #0
 8002748:	60f8      	str	r0, [r7, #12]
 800274a:	607a      	str	r2, [r7, #4]
 800274c:	603b      	str	r3, [r7, #0]
 800274e:	460b      	mov	r3, r1
 8002750:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8002752:	7afb      	ldrb	r3, [r7, #11]
 8002754:	f003 0207 	and.w	r2, r3, #7
 8002758:	4613      	mov	r3, r2
 800275a:	009b      	lsls	r3, r3, #2
 800275c:	4413      	add	r3, r2
 800275e:	00db      	lsls	r3, r3, #3
 8002760:	3310      	adds	r3, #16
 8002762:	68fa      	ldr	r2, [r7, #12]
 8002764:	4413      	add	r3, r2
 8002766:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8002768:	697b      	ldr	r3, [r7, #20]
 800276a:	687a      	ldr	r2, [r7, #4]
 800276c:	615a      	str	r2, [r3, #20]
  ep->xfer_len = len;
 800276e:	697b      	ldr	r3, [r7, #20]
 8002770:	683a      	ldr	r2, [r7, #0]
 8002772:	619a      	str	r2, [r3, #24]
#if defined (USB)
  ep->xfer_fill_db = 1U;
 8002774:	697b      	ldr	r3, [r7, #20]
 8002776:	2201      	movs	r2, #1
 8002778:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  ep->xfer_len_db = len;
 800277c:	697b      	ldr	r3, [r7, #20]
 800277e:	683a      	ldr	r2, [r7, #0]
 8002780:	621a      	str	r2, [r3, #32]
#endif /* defined (USB) */
  ep->xfer_count = 0U;
 8002782:	697b      	ldr	r3, [r7, #20]
 8002784:	2200      	movs	r2, #0
 8002786:	61da      	str	r2, [r3, #28]
  ep->is_in = 1U;
 8002788:	697b      	ldr	r3, [r7, #20]
 800278a:	2201      	movs	r2, #1
 800278c:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 800278e:	7afb      	ldrb	r3, [r7, #11]
 8002790:	f003 0307 	and.w	r3, r3, #7
 8002794:	b2da      	uxtb	r2, r3
 8002796:	697b      	ldr	r3, [r7, #20]
 8002798:	701a      	strb	r2, [r3, #0]

  (void)USB_EPStartXfer(hpcd->Instance, ep);
 800279a:	68fb      	ldr	r3, [r7, #12]
 800279c:	681b      	ldr	r3, [r3, #0]
 800279e:	6979      	ldr	r1, [r7, #20]
 80027a0:	4618      	mov	r0, r3
 80027a2:	f003 f94f 	bl	8005a44 <USB_EPStartXfer>

  return HAL_OK;
 80027a6:	2300      	movs	r3, #0
}
 80027a8:	4618      	mov	r0, r3
 80027aa:	3718      	adds	r7, #24
 80027ac:	46bd      	mov	sp, r7
 80027ae:	bd80      	pop	{r7, pc}

080027b0 <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 80027b0:	b580      	push	{r7, lr}
 80027b2:	b084      	sub	sp, #16
 80027b4:	af00      	add	r7, sp, #0
 80027b6:	6078      	str	r0, [r7, #4]
 80027b8:	460b      	mov	r3, r1
 80027ba:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 80027bc:	78fb      	ldrb	r3, [r7, #3]
 80027be:	f003 0307 	and.w	r3, r3, #7
 80027c2:	687a      	ldr	r2, [r7, #4]
 80027c4:	7912      	ldrb	r2, [r2, #4]
 80027c6:	4293      	cmp	r3, r2
 80027c8:	d901      	bls.n	80027ce <HAL_PCD_EP_SetStall+0x1e>
  {
    return HAL_ERROR;
 80027ca:	2301      	movs	r3, #1
 80027cc:	e04c      	b.n	8002868 <HAL_PCD_EP_SetStall+0xb8>
  }

  if ((0x80U & ep_addr) == 0x80U)
 80027ce:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80027d2:	2b00      	cmp	r3, #0
 80027d4:	da0e      	bge.n	80027f4 <HAL_PCD_EP_SetStall+0x44>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80027d6:	78fb      	ldrb	r3, [r7, #3]
 80027d8:	f003 0207 	and.w	r2, r3, #7
 80027dc:	4613      	mov	r3, r2
 80027de:	009b      	lsls	r3, r3, #2
 80027e0:	4413      	add	r3, r2
 80027e2:	00db      	lsls	r3, r3, #3
 80027e4:	3310      	adds	r3, #16
 80027e6:	687a      	ldr	r2, [r7, #4]
 80027e8:	4413      	add	r3, r2
 80027ea:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 80027ec:	68fb      	ldr	r3, [r7, #12]
 80027ee:	2201      	movs	r2, #1
 80027f0:	705a      	strb	r2, [r3, #1]
 80027f2:	e00c      	b.n	800280e <HAL_PCD_EP_SetStall+0x5e>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 80027f4:	78fa      	ldrb	r2, [r7, #3]
 80027f6:	4613      	mov	r3, r2
 80027f8:	009b      	lsls	r3, r3, #2
 80027fa:	4413      	add	r3, r2
 80027fc:	00db      	lsls	r3, r3, #3
 80027fe:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8002802:	687a      	ldr	r2, [r7, #4]
 8002804:	4413      	add	r3, r2
 8002806:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8002808:	68fb      	ldr	r3, [r7, #12]
 800280a:	2200      	movs	r2, #0
 800280c:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 1U;
 800280e:	68fb      	ldr	r3, [r7, #12]
 8002810:	2201      	movs	r2, #1
 8002812:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8002814:	78fb      	ldrb	r3, [r7, #3]
 8002816:	f003 0307 	and.w	r3, r3, #7
 800281a:	b2da      	uxtb	r2, r3
 800281c:	68fb      	ldr	r3, [r7, #12]
 800281e:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8002820:	687b      	ldr	r3, [r7, #4]
 8002822:	f893 3290 	ldrb.w	r3, [r3, #656]	@ 0x290
 8002826:	2b01      	cmp	r3, #1
 8002828:	d101      	bne.n	800282e <HAL_PCD_EP_SetStall+0x7e>
 800282a:	2302      	movs	r3, #2
 800282c:	e01c      	b.n	8002868 <HAL_PCD_EP_SetStall+0xb8>
 800282e:	687b      	ldr	r3, [r7, #4]
 8002830:	2201      	movs	r2, #1
 8002832:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

  (void)USB_EPSetStall(hpcd->Instance, ep);
 8002836:	687b      	ldr	r3, [r7, #4]
 8002838:	681b      	ldr	r3, [r3, #0]
 800283a:	68f9      	ldr	r1, [r7, #12]
 800283c:	4618      	mov	r0, r3
 800283e:	f004 fcb2 	bl	80071a6 <USB_EPSetStall>

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8002842:	78fb      	ldrb	r3, [r7, #3]
 8002844:	f003 0307 	and.w	r3, r3, #7
 8002848:	2b00      	cmp	r3, #0
 800284a:	d108      	bne.n	800285e <HAL_PCD_EP_SetStall+0xae>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t *)hpcd->Setup);
 800284c:	687b      	ldr	r3, [r7, #4]
 800284e:	681a      	ldr	r2, [r3, #0]
 8002850:	687b      	ldr	r3, [r7, #4]
 8002852:	f503 7326 	add.w	r3, r3, #664	@ 0x298
 8002856:	4619      	mov	r1, r3
 8002858:	4610      	mov	r0, r2
 800285a:	f004 fdd7 	bl	800740c <USB_EP0_OutStart>
  }

  __HAL_UNLOCK(hpcd);
 800285e:	687b      	ldr	r3, [r7, #4]
 8002860:	2200      	movs	r2, #0
 8002862:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

  return HAL_OK;
 8002866:	2300      	movs	r3, #0
}
 8002868:	4618      	mov	r0, r3
 800286a:	3710      	adds	r7, #16
 800286c:	46bd      	mov	sp, r7
 800286e:	bd80      	pop	{r7, pc}

08002870 <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8002870:	b580      	push	{r7, lr}
 8002872:	b084      	sub	sp, #16
 8002874:	af00      	add	r7, sp, #0
 8002876:	6078      	str	r0, [r7, #4]
 8002878:	460b      	mov	r3, r1
 800287a:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 800287c:	78fb      	ldrb	r3, [r7, #3]
 800287e:	f003 030f 	and.w	r3, r3, #15
 8002882:	687a      	ldr	r2, [r7, #4]
 8002884:	7912      	ldrb	r2, [r2, #4]
 8002886:	4293      	cmp	r3, r2
 8002888:	d901      	bls.n	800288e <HAL_PCD_EP_ClrStall+0x1e>
  {
    return HAL_ERROR;
 800288a:	2301      	movs	r3, #1
 800288c:	e040      	b.n	8002910 <HAL_PCD_EP_ClrStall+0xa0>
  }

  if ((0x80U & ep_addr) == 0x80U)
 800288e:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8002892:	2b00      	cmp	r3, #0
 8002894:	da0e      	bge.n	80028b4 <HAL_PCD_EP_ClrStall+0x44>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8002896:	78fb      	ldrb	r3, [r7, #3]
 8002898:	f003 0207 	and.w	r2, r3, #7
 800289c:	4613      	mov	r3, r2
 800289e:	009b      	lsls	r3, r3, #2
 80028a0:	4413      	add	r3, r2
 80028a2:	00db      	lsls	r3, r3, #3
 80028a4:	3310      	adds	r3, #16
 80028a6:	687a      	ldr	r2, [r7, #4]
 80028a8:	4413      	add	r3, r2
 80028aa:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 80028ac:	68fb      	ldr	r3, [r7, #12]
 80028ae:	2201      	movs	r2, #1
 80028b0:	705a      	strb	r2, [r3, #1]
 80028b2:	e00e      	b.n	80028d2 <HAL_PCD_EP_ClrStall+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80028b4:	78fb      	ldrb	r3, [r7, #3]
 80028b6:	f003 0207 	and.w	r2, r3, #7
 80028ba:	4613      	mov	r3, r2
 80028bc:	009b      	lsls	r3, r3, #2
 80028be:	4413      	add	r3, r2
 80028c0:	00db      	lsls	r3, r3, #3
 80028c2:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 80028c6:	687a      	ldr	r2, [r7, #4]
 80028c8:	4413      	add	r3, r2
 80028ca:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 80028cc:	68fb      	ldr	r3, [r7, #12]
 80028ce:	2200      	movs	r2, #0
 80028d0:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 0U;
 80028d2:	68fb      	ldr	r3, [r7, #12]
 80028d4:	2200      	movs	r2, #0
 80028d6:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 80028d8:	78fb      	ldrb	r3, [r7, #3]
 80028da:	f003 0307 	and.w	r3, r3, #7
 80028de:	b2da      	uxtb	r2, r3
 80028e0:	68fb      	ldr	r3, [r7, #12]
 80028e2:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 80028e4:	687b      	ldr	r3, [r7, #4]
 80028e6:	f893 3290 	ldrb.w	r3, [r3, #656]	@ 0x290
 80028ea:	2b01      	cmp	r3, #1
 80028ec:	d101      	bne.n	80028f2 <HAL_PCD_EP_ClrStall+0x82>
 80028ee:	2302      	movs	r3, #2
 80028f0:	e00e      	b.n	8002910 <HAL_PCD_EP_ClrStall+0xa0>
 80028f2:	687b      	ldr	r3, [r7, #4]
 80028f4:	2201      	movs	r2, #1
 80028f6:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290
  (void)USB_EPClearStall(hpcd->Instance, ep);
 80028fa:	687b      	ldr	r3, [r7, #4]
 80028fc:	681b      	ldr	r3, [r3, #0]
 80028fe:	68f9      	ldr	r1, [r7, #12]
 8002900:	4618      	mov	r0, r3
 8002902:	f004 fca0 	bl	8007246 <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 8002906:	687b      	ldr	r3, [r7, #4]
 8002908:	2200      	movs	r2, #0
 800290a:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

  return HAL_OK;
 800290e:	2300      	movs	r3, #0
}
 8002910:	4618      	mov	r0, r3
 8002912:	3710      	adds	r7, #16
 8002914:	46bd      	mov	sp, r7
 8002916:	bd80      	pop	{r7, pc}

08002918 <PCD_EP_ISR_Handler>:
  * @brief  This function handles PCD Endpoint interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_ISR_Handler(PCD_HandleTypeDef *hpcd)
{
 8002918:	b580      	push	{r7, lr}
 800291a:	b096      	sub	sp, #88	@ 0x58
 800291c:	af00      	add	r7, sp, #0
 800291e:	6078      	str	r0, [r7, #4]
#if (USE_USB_DOUBLE_BUFFER != 1U)
  count = 0U;
#endif /* USE_USB_DOUBLE_BUFFER */

  /* stay in loop while pending interrupts */
  while ((hpcd->Instance->ISTR & USB_ISTR_CTR) != 0U)
 8002920:	e3bb      	b.n	800309a <PCD_EP_ISR_Handler+0x782>
  {
    wIstr = hpcd->Instance->ISTR;
 8002922:	687b      	ldr	r3, [r7, #4]
 8002924:	681b      	ldr	r3, [r3, #0]
 8002926:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 800292a:	f8a7 304e 	strh.w	r3, [r7, #78]	@ 0x4e

    /* extract highest priority endpoint number */
    epindex = (uint8_t)(wIstr & USB_ISTR_EP_ID);
 800292e:	f8b7 304e 	ldrh.w	r3, [r7, #78]	@ 0x4e
 8002932:	b2db      	uxtb	r3, r3
 8002934:	f003 030f 	and.w	r3, r3, #15
 8002938:	f887 304d 	strb.w	r3, [r7, #77]	@ 0x4d

    if (epindex == 0U)
 800293c:	f897 304d 	ldrb.w	r3, [r7, #77]	@ 0x4d
 8002940:	2b00      	cmp	r3, #0
 8002942:	f040 8175 	bne.w	8002c30 <PCD_EP_ISR_Handler+0x318>
    {
      /* Decode and service control endpoint interrupt */

      /* DIR bit = origin of the interrupt */
      if ((wIstr & USB_ISTR_DIR) == 0U)
 8002946:	f8b7 304e 	ldrh.w	r3, [r7, #78]	@ 0x4e
 800294a:	f003 0310 	and.w	r3, r3, #16
 800294e:	2b00      	cmp	r3, #0
 8002950:	d14e      	bne.n	80029f0 <PCD_EP_ISR_Handler+0xd8>
      {
        /* DIR = 0 */

        /* DIR = 0 => IN  int */
        /* DIR = 0 implies that (EP_CTR_TX = 1) always */
        PCD_CLEAR_TX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 8002952:	687b      	ldr	r3, [r7, #4]
 8002954:	681b      	ldr	r3, [r3, #0]
 8002956:	881b      	ldrh	r3, [r3, #0]
 8002958:	b29b      	uxth	r3, r3
 800295a:	f423 43e1 	bic.w	r3, r3, #28800	@ 0x7080
 800295e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8002962:	81fb      	strh	r3, [r7, #14]
 8002964:	687b      	ldr	r3, [r7, #4]
 8002966:	681a      	ldr	r2, [r3, #0]
 8002968:	89fb      	ldrh	r3, [r7, #14]
 800296a:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800296e:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8002972:	b29b      	uxth	r3, r3
 8002974:	8013      	strh	r3, [r2, #0]
        ep = &hpcd->IN_ep[0];
 8002976:	687b      	ldr	r3, [r7, #4]
 8002978:	3310      	adds	r3, #16
 800297a:	657b      	str	r3, [r7, #84]	@ 0x54

        ep->xfer_count = PCD_GET_EP_TX_CNT(hpcd->Instance, ep->num);
 800297c:	687b      	ldr	r3, [r7, #4]
 800297e:	681b      	ldr	r3, [r3, #0]
 8002980:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8002984:	b29b      	uxth	r3, r3
 8002986:	461a      	mov	r2, r3
 8002988:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800298a:	781b      	ldrb	r3, [r3, #0]
 800298c:	00db      	lsls	r3, r3, #3
 800298e:	4413      	add	r3, r2
 8002990:	3302      	adds	r3, #2
 8002992:	005b      	lsls	r3, r3, #1
 8002994:	687a      	ldr	r2, [r7, #4]
 8002996:	6812      	ldr	r2, [r2, #0]
 8002998:	4413      	add	r3, r2
 800299a:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800299e:	881b      	ldrh	r3, [r3, #0]
 80029a0:	f3c3 0209 	ubfx	r2, r3, #0, #10
 80029a4:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80029a6:	61da      	str	r2, [r3, #28]
        ep->xfer_buff += ep->xfer_count;
 80029a8:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80029aa:	695a      	ldr	r2, [r3, #20]
 80029ac:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80029ae:	69db      	ldr	r3, [r3, #28]
 80029b0:	441a      	add	r2, r3
 80029b2:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80029b4:	615a      	str	r2, [r3, #20]

        /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataInStageCallback(hpcd, 0U);
#else
        HAL_PCD_DataInStageCallback(hpcd, 0U);
 80029b6:	2100      	movs	r1, #0
 80029b8:	6878      	ldr	r0, [r7, #4]
 80029ba:	f009 f894 	bl	800bae6 <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

        if ((hpcd->USB_Address > 0U) && (ep->xfer_len == 0U))
 80029be:	687b      	ldr	r3, [r7, #4]
 80029c0:	7b5b      	ldrb	r3, [r3, #13]
 80029c2:	b2db      	uxtb	r3, r3
 80029c4:	2b00      	cmp	r3, #0
 80029c6:	f000 8368 	beq.w	800309a <PCD_EP_ISR_Handler+0x782>
 80029ca:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80029cc:	699b      	ldr	r3, [r3, #24]
 80029ce:	2b00      	cmp	r3, #0
 80029d0:	f040 8363 	bne.w	800309a <PCD_EP_ISR_Handler+0x782>
        {
          hpcd->Instance->DADDR = ((uint16_t)hpcd->USB_Address | USB_DADDR_EF);
 80029d4:	687b      	ldr	r3, [r7, #4]
 80029d6:	7b5b      	ldrb	r3, [r3, #13]
 80029d8:	b2db      	uxtb	r3, r3
 80029da:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 80029de:	b2da      	uxtb	r2, r3
 80029e0:	687b      	ldr	r3, [r7, #4]
 80029e2:	681b      	ldr	r3, [r3, #0]
 80029e4:	f8a3 204c 	strh.w	r2, [r3, #76]	@ 0x4c
          hpcd->USB_Address = 0U;
 80029e8:	687b      	ldr	r3, [r7, #4]
 80029ea:	2200      	movs	r2, #0
 80029ec:	735a      	strb	r2, [r3, #13]
 80029ee:	e354      	b.n	800309a <PCD_EP_ISR_Handler+0x782>
      {
        /* DIR = 1 */

        /* DIR = 1 & CTR_RX => SETUP or OUT int */
        /* DIR = 1 & (CTR_TX | CTR_RX) => 2 int pending */
        ep = &hpcd->OUT_ep[0];
 80029f0:	687b      	ldr	r3, [r7, #4]
 80029f2:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 80029f6:	657b      	str	r3, [r7, #84]	@ 0x54
        wEPVal = PCD_GET_ENDPOINT(hpcd->Instance, PCD_ENDP0);
 80029f8:	687b      	ldr	r3, [r7, #4]
 80029fa:	681b      	ldr	r3, [r3, #0]
 80029fc:	881b      	ldrh	r3, [r3, #0]
 80029fe:	f8a7 304a 	strh.w	r3, [r7, #74]	@ 0x4a

        if ((wEPVal & USB_EP_SETUP) != 0U)
 8002a02:	f8b7 304a 	ldrh.w	r3, [r7, #74]	@ 0x4a
 8002a06:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8002a0a:	2b00      	cmp	r3, #0
 8002a0c:	d034      	beq.n	8002a78 <PCD_EP_ISR_Handler+0x160>
        {
          /* Get SETUP Packet */
          ep->xfer_count = PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 8002a0e:	687b      	ldr	r3, [r7, #4]
 8002a10:	681b      	ldr	r3, [r3, #0]
 8002a12:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8002a16:	b29b      	uxth	r3, r3
 8002a18:	461a      	mov	r2, r3
 8002a1a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002a1c:	781b      	ldrb	r3, [r3, #0]
 8002a1e:	00db      	lsls	r3, r3, #3
 8002a20:	4413      	add	r3, r2
 8002a22:	3306      	adds	r3, #6
 8002a24:	005b      	lsls	r3, r3, #1
 8002a26:	687a      	ldr	r2, [r7, #4]
 8002a28:	6812      	ldr	r2, [r2, #0]
 8002a2a:	4413      	add	r3, r2
 8002a2c:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8002a30:	881b      	ldrh	r3, [r3, #0]
 8002a32:	f3c3 0209 	ubfx	r2, r3, #0, #10
 8002a36:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002a38:	61da      	str	r2, [r3, #28]

          USB_ReadPMA(hpcd->Instance, (uint8_t *)hpcd->Setup,
 8002a3a:	687b      	ldr	r3, [r7, #4]
 8002a3c:	6818      	ldr	r0, [r3, #0]
 8002a3e:	687b      	ldr	r3, [r7, #4]
 8002a40:	f503 7126 	add.w	r1, r3, #664	@ 0x298
 8002a44:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002a46:	88da      	ldrh	r2, [r3, #6]
                      ep->pmaadress, (uint16_t)ep->xfer_count);
 8002a48:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002a4a:	69db      	ldr	r3, [r3, #28]
          USB_ReadPMA(hpcd->Instance, (uint8_t *)hpcd->Setup,
 8002a4c:	b29b      	uxth	r3, r3
 8002a4e:	f004 fd2e 	bl	80074ae <USB_ReadPMA>

          /* SETUP bit kept frozen while CTR_RX = 1 */
          PCD_CLEAR_RX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 8002a52:	687b      	ldr	r3, [r7, #4]
 8002a54:	681b      	ldr	r3, [r3, #0]
 8002a56:	881b      	ldrh	r3, [r3, #0]
 8002a58:	b29a      	uxth	r2, r3
 8002a5a:	f640 738f 	movw	r3, #3983	@ 0xf8f
 8002a5e:	4013      	ands	r3, r2
 8002a60:	823b      	strh	r3, [r7, #16]
 8002a62:	687b      	ldr	r3, [r7, #4]
 8002a64:	681b      	ldr	r3, [r3, #0]
 8002a66:	8a3a      	ldrh	r2, [r7, #16]
 8002a68:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8002a6c:	b292      	uxth	r2, r2
 8002a6e:	801a      	strh	r2, [r3, #0]

          /* Process SETUP Packet*/
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->SetupStageCallback(hpcd);
#else
          HAL_PCD_SetupStageCallback(hpcd);
 8002a70:	6878      	ldr	r0, [r7, #4]
 8002a72:	f009 f80b 	bl	800ba8c <HAL_PCD_SetupStageCallback>
 8002a76:	e310      	b.n	800309a <PCD_EP_ISR_Handler+0x782>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }
        else if ((wEPVal & USB_EP_CTR_RX) != 0U)
 8002a78:	f9b7 304a 	ldrsh.w	r3, [r7, #74]	@ 0x4a
 8002a7c:	2b00      	cmp	r3, #0
 8002a7e:	f280 830c 	bge.w	800309a <PCD_EP_ISR_Handler+0x782>
        {
          PCD_CLEAR_RX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 8002a82:	687b      	ldr	r3, [r7, #4]
 8002a84:	681b      	ldr	r3, [r3, #0]
 8002a86:	881b      	ldrh	r3, [r3, #0]
 8002a88:	b29a      	uxth	r2, r3
 8002a8a:	f640 738f 	movw	r3, #3983	@ 0xf8f
 8002a8e:	4013      	ands	r3, r2
 8002a90:	83fb      	strh	r3, [r7, #30]
 8002a92:	687b      	ldr	r3, [r7, #4]
 8002a94:	681b      	ldr	r3, [r3, #0]
 8002a96:	8bfa      	ldrh	r2, [r7, #30]
 8002a98:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8002a9c:	b292      	uxth	r2, r2
 8002a9e:	801a      	strh	r2, [r3, #0]

          /* Get Control Data OUT Packet */
          ep->xfer_count = PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 8002aa0:	687b      	ldr	r3, [r7, #4]
 8002aa2:	681b      	ldr	r3, [r3, #0]
 8002aa4:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8002aa8:	b29b      	uxth	r3, r3
 8002aaa:	461a      	mov	r2, r3
 8002aac:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002aae:	781b      	ldrb	r3, [r3, #0]
 8002ab0:	00db      	lsls	r3, r3, #3
 8002ab2:	4413      	add	r3, r2
 8002ab4:	3306      	adds	r3, #6
 8002ab6:	005b      	lsls	r3, r3, #1
 8002ab8:	687a      	ldr	r2, [r7, #4]
 8002aba:	6812      	ldr	r2, [r2, #0]
 8002abc:	4413      	add	r3, r2
 8002abe:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8002ac2:	881b      	ldrh	r3, [r3, #0]
 8002ac4:	f3c3 0209 	ubfx	r2, r3, #0, #10
 8002ac8:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002aca:	61da      	str	r2, [r3, #28]

          if ((ep->xfer_count != 0U) && (ep->xfer_buff != 0U))
 8002acc:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002ace:	69db      	ldr	r3, [r3, #28]
 8002ad0:	2b00      	cmp	r3, #0
 8002ad2:	d019      	beq.n	8002b08 <PCD_EP_ISR_Handler+0x1f0>
 8002ad4:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002ad6:	695b      	ldr	r3, [r3, #20]
 8002ad8:	2b00      	cmp	r3, #0
 8002ada:	d015      	beq.n	8002b08 <PCD_EP_ISR_Handler+0x1f0>
          {
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff,
 8002adc:	687b      	ldr	r3, [r7, #4]
 8002ade:	6818      	ldr	r0, [r3, #0]
 8002ae0:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002ae2:	6959      	ldr	r1, [r3, #20]
 8002ae4:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002ae6:	88da      	ldrh	r2, [r3, #6]
                        ep->pmaadress, (uint16_t)ep->xfer_count);
 8002ae8:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002aea:	69db      	ldr	r3, [r3, #28]
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff,
 8002aec:	b29b      	uxth	r3, r3
 8002aee:	f004 fcde 	bl	80074ae <USB_ReadPMA>

            ep->xfer_buff += ep->xfer_count;
 8002af2:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002af4:	695a      	ldr	r2, [r3, #20]
 8002af6:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002af8:	69db      	ldr	r3, [r3, #28]
 8002afa:	441a      	add	r2, r3
 8002afc:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002afe:	615a      	str	r2, [r3, #20]

            /* Process Control Data OUT Packet */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataOutStageCallback(hpcd, 0U);
#else
            HAL_PCD_DataOutStageCallback(hpcd, 0U);
 8002b00:	2100      	movs	r1, #0
 8002b02:	6878      	ldr	r0, [r7, #4]
 8002b04:	f008 ffd4 	bl	800bab0 <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }

          wEPVal = (uint16_t)PCD_GET_ENDPOINT(hpcd->Instance, PCD_ENDP0);
 8002b08:	687b      	ldr	r3, [r7, #4]
 8002b0a:	681b      	ldr	r3, [r3, #0]
 8002b0c:	881b      	ldrh	r3, [r3, #0]
 8002b0e:	f8a7 304a 	strh.w	r3, [r7, #74]	@ 0x4a

          if (((wEPVal & USB_EP_SETUP) == 0U) && ((wEPVal & USB_EP_RX_STRX) != USB_EP_RX_VALID))
 8002b12:	f8b7 304a 	ldrh.w	r3, [r7, #74]	@ 0x4a
 8002b16:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8002b1a:	2b00      	cmp	r3, #0
 8002b1c:	f040 82bd 	bne.w	800309a <PCD_EP_ISR_Handler+0x782>
 8002b20:	f8b7 304a 	ldrh.w	r3, [r7, #74]	@ 0x4a
 8002b24:	f403 5340 	and.w	r3, r3, #12288	@ 0x3000
 8002b28:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8002b2c:	f000 82b5 	beq.w	800309a <PCD_EP_ISR_Handler+0x782>
          {
            PCD_SET_EP_RX_CNT(hpcd->Instance, PCD_ENDP0, ep->maxpacket);
 8002b30:	687b      	ldr	r3, [r7, #4]
 8002b32:	681b      	ldr	r3, [r3, #0]
 8002b34:	61bb      	str	r3, [r7, #24]
 8002b36:	687b      	ldr	r3, [r7, #4]
 8002b38:	681b      	ldr	r3, [r3, #0]
 8002b3a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8002b3e:	b29b      	uxth	r3, r3
 8002b40:	461a      	mov	r2, r3
 8002b42:	69bb      	ldr	r3, [r7, #24]
 8002b44:	4413      	add	r3, r2
 8002b46:	61bb      	str	r3, [r7, #24]
 8002b48:	69bb      	ldr	r3, [r7, #24]
 8002b4a:	f203 430c 	addw	r3, r3, #1036	@ 0x40c
 8002b4e:	617b      	str	r3, [r7, #20]
 8002b50:	697b      	ldr	r3, [r7, #20]
 8002b52:	881b      	ldrh	r3, [r3, #0]
 8002b54:	b29b      	uxth	r3, r3
 8002b56:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8002b5a:	b29a      	uxth	r2, r3
 8002b5c:	697b      	ldr	r3, [r7, #20]
 8002b5e:	801a      	strh	r2, [r3, #0]
 8002b60:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002b62:	691b      	ldr	r3, [r3, #16]
 8002b64:	2b3e      	cmp	r3, #62	@ 0x3e
 8002b66:	d91d      	bls.n	8002ba4 <PCD_EP_ISR_Handler+0x28c>
 8002b68:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002b6a:	691b      	ldr	r3, [r3, #16]
 8002b6c:	095b      	lsrs	r3, r3, #5
 8002b6e:	647b      	str	r3, [r7, #68]	@ 0x44
 8002b70:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002b72:	691b      	ldr	r3, [r3, #16]
 8002b74:	f003 031f 	and.w	r3, r3, #31
 8002b78:	2b00      	cmp	r3, #0
 8002b7a:	d102      	bne.n	8002b82 <PCD_EP_ISR_Handler+0x26a>
 8002b7c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8002b7e:	3b01      	subs	r3, #1
 8002b80:	647b      	str	r3, [r7, #68]	@ 0x44
 8002b82:	697b      	ldr	r3, [r7, #20]
 8002b84:	881b      	ldrh	r3, [r3, #0]
 8002b86:	b29a      	uxth	r2, r3
 8002b88:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8002b8a:	b29b      	uxth	r3, r3
 8002b8c:	029b      	lsls	r3, r3, #10
 8002b8e:	b29b      	uxth	r3, r3
 8002b90:	4313      	orrs	r3, r2
 8002b92:	b29b      	uxth	r3, r3
 8002b94:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8002b98:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8002b9c:	b29a      	uxth	r2, r3
 8002b9e:	697b      	ldr	r3, [r7, #20]
 8002ba0:	801a      	strh	r2, [r3, #0]
 8002ba2:	e026      	b.n	8002bf2 <PCD_EP_ISR_Handler+0x2da>
 8002ba4:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002ba6:	691b      	ldr	r3, [r3, #16]
 8002ba8:	2b00      	cmp	r3, #0
 8002baa:	d10a      	bne.n	8002bc2 <PCD_EP_ISR_Handler+0x2aa>
 8002bac:	697b      	ldr	r3, [r7, #20]
 8002bae:	881b      	ldrh	r3, [r3, #0]
 8002bb0:	b29b      	uxth	r3, r3
 8002bb2:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8002bb6:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8002bba:	b29a      	uxth	r2, r3
 8002bbc:	697b      	ldr	r3, [r7, #20]
 8002bbe:	801a      	strh	r2, [r3, #0]
 8002bc0:	e017      	b.n	8002bf2 <PCD_EP_ISR_Handler+0x2da>
 8002bc2:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002bc4:	691b      	ldr	r3, [r3, #16]
 8002bc6:	085b      	lsrs	r3, r3, #1
 8002bc8:	647b      	str	r3, [r7, #68]	@ 0x44
 8002bca:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002bcc:	691b      	ldr	r3, [r3, #16]
 8002bce:	f003 0301 	and.w	r3, r3, #1
 8002bd2:	2b00      	cmp	r3, #0
 8002bd4:	d002      	beq.n	8002bdc <PCD_EP_ISR_Handler+0x2c4>
 8002bd6:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8002bd8:	3301      	adds	r3, #1
 8002bda:	647b      	str	r3, [r7, #68]	@ 0x44
 8002bdc:	697b      	ldr	r3, [r7, #20]
 8002bde:	881b      	ldrh	r3, [r3, #0]
 8002be0:	b29a      	uxth	r2, r3
 8002be2:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8002be4:	b29b      	uxth	r3, r3
 8002be6:	029b      	lsls	r3, r3, #10
 8002be8:	b29b      	uxth	r3, r3
 8002bea:	4313      	orrs	r3, r2
 8002bec:	b29a      	uxth	r2, r3
 8002bee:	697b      	ldr	r3, [r7, #20]
 8002bf0:	801a      	strh	r2, [r3, #0]
            PCD_SET_EP_RX_STATUS(hpcd->Instance, PCD_ENDP0, USB_EP_RX_VALID);
 8002bf2:	687b      	ldr	r3, [r7, #4]
 8002bf4:	681b      	ldr	r3, [r3, #0]
 8002bf6:	881b      	ldrh	r3, [r3, #0]
 8002bf8:	b29b      	uxth	r3, r3
 8002bfa:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8002bfe:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8002c02:	827b      	strh	r3, [r7, #18]
 8002c04:	8a7b      	ldrh	r3, [r7, #18]
 8002c06:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 8002c0a:	827b      	strh	r3, [r7, #18]
 8002c0c:	8a7b      	ldrh	r3, [r7, #18]
 8002c0e:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 8002c12:	827b      	strh	r3, [r7, #18]
 8002c14:	687b      	ldr	r3, [r7, #4]
 8002c16:	681a      	ldr	r2, [r3, #0]
 8002c18:	8a7b      	ldrh	r3, [r7, #18]
 8002c1a:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8002c1e:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8002c22:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8002c26:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8002c2a:	b29b      	uxth	r3, r3
 8002c2c:	8013      	strh	r3, [r2, #0]
 8002c2e:	e234      	b.n	800309a <PCD_EP_ISR_Handler+0x782>
    }
    else
    {
      /* Decode and service non control endpoints interrupt */
      /* process related endpoint register */
      wEPVal = PCD_GET_ENDPOINT(hpcd->Instance, epindex);
 8002c30:	687b      	ldr	r3, [r7, #4]
 8002c32:	681b      	ldr	r3, [r3, #0]
 8002c34:	461a      	mov	r2, r3
 8002c36:	f897 304d 	ldrb.w	r3, [r7, #77]	@ 0x4d
 8002c3a:	009b      	lsls	r3, r3, #2
 8002c3c:	4413      	add	r3, r2
 8002c3e:	881b      	ldrh	r3, [r3, #0]
 8002c40:	f8a7 304a 	strh.w	r3, [r7, #74]	@ 0x4a

      if ((wEPVal & USB_EP_CTR_RX) != 0U)
 8002c44:	f9b7 304a 	ldrsh.w	r3, [r7, #74]	@ 0x4a
 8002c48:	2b00      	cmp	r3, #0
 8002c4a:	f280 80fc 	bge.w	8002e46 <PCD_EP_ISR_Handler+0x52e>
      {
        /* clear int flag */
        PCD_CLEAR_RX_EP_CTR(hpcd->Instance, epindex);
 8002c4e:	687b      	ldr	r3, [r7, #4]
 8002c50:	681b      	ldr	r3, [r3, #0]
 8002c52:	461a      	mov	r2, r3
 8002c54:	f897 304d 	ldrb.w	r3, [r7, #77]	@ 0x4d
 8002c58:	009b      	lsls	r3, r3, #2
 8002c5a:	4413      	add	r3, r2
 8002c5c:	881b      	ldrh	r3, [r3, #0]
 8002c5e:	b29a      	uxth	r2, r3
 8002c60:	f640 738f 	movw	r3, #3983	@ 0xf8f
 8002c64:	4013      	ands	r3, r2
 8002c66:	f8a7 3048 	strh.w	r3, [r7, #72]	@ 0x48
 8002c6a:	687b      	ldr	r3, [r7, #4]
 8002c6c:	681b      	ldr	r3, [r3, #0]
 8002c6e:	461a      	mov	r2, r3
 8002c70:	f897 304d 	ldrb.w	r3, [r7, #77]	@ 0x4d
 8002c74:	009b      	lsls	r3, r3, #2
 8002c76:	4413      	add	r3, r2
 8002c78:	f8b7 2048 	ldrh.w	r2, [r7, #72]	@ 0x48
 8002c7c:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8002c80:	b292      	uxth	r2, r2
 8002c82:	801a      	strh	r2, [r3, #0]
        ep = &hpcd->OUT_ep[epindex];
 8002c84:	f897 204d 	ldrb.w	r2, [r7, #77]	@ 0x4d
 8002c88:	4613      	mov	r3, r2
 8002c8a:	009b      	lsls	r3, r3, #2
 8002c8c:	4413      	add	r3, r2
 8002c8e:	00db      	lsls	r3, r3, #3
 8002c90:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8002c94:	687a      	ldr	r2, [r7, #4]
 8002c96:	4413      	add	r3, r2
 8002c98:	657b      	str	r3, [r7, #84]	@ 0x54

        /* OUT Single Buffering */
        if (ep->doublebuffer == 0U)
 8002c9a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002c9c:	7b1b      	ldrb	r3, [r3, #12]
 8002c9e:	2b00      	cmp	r3, #0
 8002ca0:	d125      	bne.n	8002cee <PCD_EP_ISR_Handler+0x3d6>
        {
          count = (uint16_t)PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 8002ca2:	687b      	ldr	r3, [r7, #4]
 8002ca4:	681b      	ldr	r3, [r3, #0]
 8002ca6:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8002caa:	b29b      	uxth	r3, r3
 8002cac:	461a      	mov	r2, r3
 8002cae:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002cb0:	781b      	ldrb	r3, [r3, #0]
 8002cb2:	00db      	lsls	r3, r3, #3
 8002cb4:	4413      	add	r3, r2
 8002cb6:	3306      	adds	r3, #6
 8002cb8:	005b      	lsls	r3, r3, #1
 8002cba:	687a      	ldr	r2, [r7, #4]
 8002cbc:	6812      	ldr	r2, [r2, #0]
 8002cbe:	4413      	add	r3, r2
 8002cc0:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8002cc4:	881b      	ldrh	r3, [r3, #0]
 8002cc6:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8002cca:	f8a7 3050 	strh.w	r3, [r7, #80]	@ 0x50

          if (count != 0U)
 8002cce:	f8b7 3050 	ldrh.w	r3, [r7, #80]	@ 0x50
 8002cd2:	2b00      	cmp	r3, #0
 8002cd4:	f000 8092 	beq.w	8002dfc <PCD_EP_ISR_Handler+0x4e4>
          {
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaadress, count);
 8002cd8:	687b      	ldr	r3, [r7, #4]
 8002cda:	6818      	ldr	r0, [r3, #0]
 8002cdc:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002cde:	6959      	ldr	r1, [r3, #20]
 8002ce0:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002ce2:	88da      	ldrh	r2, [r3, #6]
 8002ce4:	f8b7 3050 	ldrh.w	r3, [r7, #80]	@ 0x50
 8002ce8:	f004 fbe1 	bl	80074ae <USB_ReadPMA>
 8002cec:	e086      	b.n	8002dfc <PCD_EP_ISR_Handler+0x4e4>
        }
#if (USE_USB_DOUBLE_BUFFER == 1U)
        else
        {
          /* manage double buffer bulk out */
          if (ep->type == EP_TYPE_BULK)
 8002cee:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002cf0:	78db      	ldrb	r3, [r3, #3]
 8002cf2:	2b02      	cmp	r3, #2
 8002cf4:	d10a      	bne.n	8002d0c <PCD_EP_ISR_Handler+0x3f4>
          {
            count = HAL_PCD_EP_DB_Receive(hpcd, ep, wEPVal);
 8002cf6:	f8b7 304a 	ldrh.w	r3, [r7, #74]	@ 0x4a
 8002cfa:	461a      	mov	r2, r3
 8002cfc:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8002cfe:	6878      	ldr	r0, [r7, #4]
 8002d00:	f000 f9d9 	bl	80030b6 <HAL_PCD_EP_DB_Receive>
 8002d04:	4603      	mov	r3, r0
 8002d06:	f8a7 3050 	strh.w	r3, [r7, #80]	@ 0x50
 8002d0a:	e077      	b.n	8002dfc <PCD_EP_ISR_Handler+0x4e4>
          }
          else /* manage double buffer iso out */
          {
            /* free EP OUT Buffer */
            PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 0U);
 8002d0c:	687b      	ldr	r3, [r7, #4]
 8002d0e:	681b      	ldr	r3, [r3, #0]
 8002d10:	461a      	mov	r2, r3
 8002d12:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002d14:	781b      	ldrb	r3, [r3, #0]
 8002d16:	009b      	lsls	r3, r3, #2
 8002d18:	4413      	add	r3, r2
 8002d1a:	881b      	ldrh	r3, [r3, #0]
 8002d1c:	b29b      	uxth	r3, r3
 8002d1e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8002d22:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8002d26:	f8a7 3052 	strh.w	r3, [r7, #82]	@ 0x52
 8002d2a:	687b      	ldr	r3, [r7, #4]
 8002d2c:	681b      	ldr	r3, [r3, #0]
 8002d2e:	461a      	mov	r2, r3
 8002d30:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002d32:	781b      	ldrb	r3, [r3, #0]
 8002d34:	009b      	lsls	r3, r3, #2
 8002d36:	441a      	add	r2, r3
 8002d38:	f8b7 3052 	ldrh.w	r3, [r7, #82]	@ 0x52
 8002d3c:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8002d40:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8002d44:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8002d48:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 8002d4c:	b29b      	uxth	r3, r3
 8002d4e:	8013      	strh	r3, [r2, #0]

            if ((PCD_GET_ENDPOINT(hpcd->Instance, ep->num) & USB_EP_DTOG_RX) != 0U)
 8002d50:	687b      	ldr	r3, [r7, #4]
 8002d52:	681b      	ldr	r3, [r3, #0]
 8002d54:	461a      	mov	r2, r3
 8002d56:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002d58:	781b      	ldrb	r3, [r3, #0]
 8002d5a:	009b      	lsls	r3, r3, #2
 8002d5c:	4413      	add	r3, r2
 8002d5e:	881b      	ldrh	r3, [r3, #0]
 8002d60:	b29b      	uxth	r3, r3
 8002d62:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002d66:	2b00      	cmp	r3, #0
 8002d68:	d024      	beq.n	8002db4 <PCD_EP_ISR_Handler+0x49c>
            {
              /* read from endpoint BUF0Addr buffer */
              count = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 8002d6a:	687b      	ldr	r3, [r7, #4]
 8002d6c:	681b      	ldr	r3, [r3, #0]
 8002d6e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8002d72:	b29b      	uxth	r3, r3
 8002d74:	461a      	mov	r2, r3
 8002d76:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002d78:	781b      	ldrb	r3, [r3, #0]
 8002d7a:	00db      	lsls	r3, r3, #3
 8002d7c:	4413      	add	r3, r2
 8002d7e:	3302      	adds	r3, #2
 8002d80:	005b      	lsls	r3, r3, #1
 8002d82:	687a      	ldr	r2, [r7, #4]
 8002d84:	6812      	ldr	r2, [r2, #0]
 8002d86:	4413      	add	r3, r2
 8002d88:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8002d8c:	881b      	ldrh	r3, [r3, #0]
 8002d8e:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8002d92:	f8a7 3050 	strh.w	r3, [r7, #80]	@ 0x50

              if (count != 0U)
 8002d96:	f8b7 3050 	ldrh.w	r3, [r7, #80]	@ 0x50
 8002d9a:	2b00      	cmp	r3, #0
 8002d9c:	d02e      	beq.n	8002dfc <PCD_EP_ISR_Handler+0x4e4>
              {
                USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr0, count);
 8002d9e:	687b      	ldr	r3, [r7, #4]
 8002da0:	6818      	ldr	r0, [r3, #0]
 8002da2:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002da4:	6959      	ldr	r1, [r3, #20]
 8002da6:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002da8:	891a      	ldrh	r2, [r3, #8]
 8002daa:	f8b7 3050 	ldrh.w	r3, [r7, #80]	@ 0x50
 8002dae:	f004 fb7e 	bl	80074ae <USB_ReadPMA>
 8002db2:	e023      	b.n	8002dfc <PCD_EP_ISR_Handler+0x4e4>
              }
            }
            else
            {
              /* read from endpoint BUF1Addr buffer */
              count = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 8002db4:	687b      	ldr	r3, [r7, #4]
 8002db6:	681b      	ldr	r3, [r3, #0]
 8002db8:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8002dbc:	b29b      	uxth	r3, r3
 8002dbe:	461a      	mov	r2, r3
 8002dc0:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002dc2:	781b      	ldrb	r3, [r3, #0]
 8002dc4:	00db      	lsls	r3, r3, #3
 8002dc6:	4413      	add	r3, r2
 8002dc8:	3306      	adds	r3, #6
 8002dca:	005b      	lsls	r3, r3, #1
 8002dcc:	687a      	ldr	r2, [r7, #4]
 8002dce:	6812      	ldr	r2, [r2, #0]
 8002dd0:	4413      	add	r3, r2
 8002dd2:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8002dd6:	881b      	ldrh	r3, [r3, #0]
 8002dd8:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8002ddc:	f8a7 3050 	strh.w	r3, [r7, #80]	@ 0x50

              if (count != 0U)
 8002de0:	f8b7 3050 	ldrh.w	r3, [r7, #80]	@ 0x50
 8002de4:	2b00      	cmp	r3, #0
 8002de6:	d009      	beq.n	8002dfc <PCD_EP_ISR_Handler+0x4e4>
              {
                USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr1, count);
 8002de8:	687b      	ldr	r3, [r7, #4]
 8002dea:	6818      	ldr	r0, [r3, #0]
 8002dec:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002dee:	6959      	ldr	r1, [r3, #20]
 8002df0:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002df2:	895a      	ldrh	r2, [r3, #10]
 8002df4:	f8b7 3050 	ldrh.w	r3, [r7, #80]	@ 0x50
 8002df8:	f004 fb59 	bl	80074ae <USB_ReadPMA>
          }
        }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

        /* multi-packet on the NON control OUT endpoint */
        ep->xfer_count += count;
 8002dfc:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002dfe:	69da      	ldr	r2, [r3, #28]
 8002e00:	f8b7 3050 	ldrh.w	r3, [r7, #80]	@ 0x50
 8002e04:	441a      	add	r2, r3
 8002e06:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002e08:	61da      	str	r2, [r3, #28]
        ep->xfer_buff += count;
 8002e0a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002e0c:	695a      	ldr	r2, [r3, #20]
 8002e0e:	f8b7 3050 	ldrh.w	r3, [r7, #80]	@ 0x50
 8002e12:	441a      	add	r2, r3
 8002e14:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002e16:	615a      	str	r2, [r3, #20]

        if ((ep->xfer_len == 0U) || (count < ep->maxpacket))
 8002e18:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002e1a:	699b      	ldr	r3, [r3, #24]
 8002e1c:	2b00      	cmp	r3, #0
 8002e1e:	d005      	beq.n	8002e2c <PCD_EP_ISR_Handler+0x514>
 8002e20:	f8b7 2050 	ldrh.w	r2, [r7, #80]	@ 0x50
 8002e24:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002e26:	691b      	ldr	r3, [r3, #16]
 8002e28:	429a      	cmp	r2, r3
 8002e2a:	d206      	bcs.n	8002e3a <PCD_EP_ISR_Handler+0x522>
        {
          /* RX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->DataOutStageCallback(hpcd, ep->num);
#else
          HAL_PCD_DataOutStageCallback(hpcd, ep->num);
 8002e2c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002e2e:	781b      	ldrb	r3, [r3, #0]
 8002e30:	4619      	mov	r1, r3
 8002e32:	6878      	ldr	r0, [r7, #4]
 8002e34:	f008 fe3c 	bl	800bab0 <HAL_PCD_DataOutStageCallback>
 8002e38:	e005      	b.n	8002e46 <PCD_EP_ISR_Handler+0x52e>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }
        else
        {
          (void)USB_EPStartXfer(hpcd->Instance, ep);
 8002e3a:	687b      	ldr	r3, [r7, #4]
 8002e3c:	681b      	ldr	r3, [r3, #0]
 8002e3e:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8002e40:	4618      	mov	r0, r3
 8002e42:	f002 fdff 	bl	8005a44 <USB_EPStartXfer>
        }
      }

      if ((wEPVal & USB_EP_CTR_TX) != 0U)
 8002e46:	f8b7 304a 	ldrh.w	r3, [r7, #74]	@ 0x4a
 8002e4a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002e4e:	2b00      	cmp	r3, #0
 8002e50:	f000 8123 	beq.w	800309a <PCD_EP_ISR_Handler+0x782>
      {
        ep = &hpcd->IN_ep[epindex];
 8002e54:	f897 204d 	ldrb.w	r2, [r7, #77]	@ 0x4d
 8002e58:	4613      	mov	r3, r2
 8002e5a:	009b      	lsls	r3, r3, #2
 8002e5c:	4413      	add	r3, r2
 8002e5e:	00db      	lsls	r3, r3, #3
 8002e60:	3310      	adds	r3, #16
 8002e62:	687a      	ldr	r2, [r7, #4]
 8002e64:	4413      	add	r3, r2
 8002e66:	657b      	str	r3, [r7, #84]	@ 0x54

        /* clear int flag */
        PCD_CLEAR_TX_EP_CTR(hpcd->Instance, epindex);
 8002e68:	687b      	ldr	r3, [r7, #4]
 8002e6a:	681b      	ldr	r3, [r3, #0]
 8002e6c:	461a      	mov	r2, r3
 8002e6e:	f897 304d 	ldrb.w	r3, [r7, #77]	@ 0x4d
 8002e72:	009b      	lsls	r3, r3, #2
 8002e74:	4413      	add	r3, r2
 8002e76:	881b      	ldrh	r3, [r3, #0]
 8002e78:	b29b      	uxth	r3, r3
 8002e7a:	f423 43e1 	bic.w	r3, r3, #28800	@ 0x7080
 8002e7e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8002e82:	f8a7 3042 	strh.w	r3, [r7, #66]	@ 0x42
 8002e86:	687b      	ldr	r3, [r7, #4]
 8002e88:	681b      	ldr	r3, [r3, #0]
 8002e8a:	461a      	mov	r2, r3
 8002e8c:	f897 304d 	ldrb.w	r3, [r7, #77]	@ 0x4d
 8002e90:	009b      	lsls	r3, r3, #2
 8002e92:	441a      	add	r2, r3
 8002e94:	f8b7 3042 	ldrh.w	r3, [r7, #66]	@ 0x42
 8002e98:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8002e9c:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8002ea0:	b29b      	uxth	r3, r3
 8002ea2:	8013      	strh	r3, [r2, #0]

        if (ep->type == EP_TYPE_ISOC)
 8002ea4:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002ea6:	78db      	ldrb	r3, [r3, #3]
 8002ea8:	2b01      	cmp	r3, #1
 8002eaa:	f040 80a2 	bne.w	8002ff2 <PCD_EP_ISR_Handler+0x6da>
        {
          ep->xfer_len = 0U;
 8002eae:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002eb0:	2200      	movs	r2, #0
 8002eb2:	619a      	str	r2, [r3, #24]

#if (USE_USB_DOUBLE_BUFFER == 1U)
          if (ep->doublebuffer != 0U)
 8002eb4:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002eb6:	7b1b      	ldrb	r3, [r3, #12]
 8002eb8:	2b00      	cmp	r3, #0
 8002eba:	f000 8093 	beq.w	8002fe4 <PCD_EP_ISR_Handler+0x6cc>
          {
            if ((wEPVal & USB_EP_DTOG_TX) != 0U)
 8002ebe:	f8b7 304a 	ldrh.w	r3, [r7, #74]	@ 0x4a
 8002ec2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002ec6:	2b00      	cmp	r3, #0
 8002ec8:	d046      	beq.n	8002f58 <PCD_EP_ISR_Handler+0x640>
            {
              PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8002eca:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002ecc:	785b      	ldrb	r3, [r3, #1]
 8002ece:	2b00      	cmp	r3, #0
 8002ed0:	d126      	bne.n	8002f20 <PCD_EP_ISR_Handler+0x608>
 8002ed2:	687b      	ldr	r3, [r7, #4]
 8002ed4:	681b      	ldr	r3, [r3, #0]
 8002ed6:	627b      	str	r3, [r7, #36]	@ 0x24
 8002ed8:	687b      	ldr	r3, [r7, #4]
 8002eda:	681b      	ldr	r3, [r3, #0]
 8002edc:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8002ee0:	b29b      	uxth	r3, r3
 8002ee2:	461a      	mov	r2, r3
 8002ee4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002ee6:	4413      	add	r3, r2
 8002ee8:	627b      	str	r3, [r7, #36]	@ 0x24
 8002eea:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002eec:	781b      	ldrb	r3, [r3, #0]
 8002eee:	011a      	lsls	r2, r3, #4
 8002ef0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002ef2:	4413      	add	r3, r2
 8002ef4:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 8002ef8:	623b      	str	r3, [r7, #32]
 8002efa:	6a3b      	ldr	r3, [r7, #32]
 8002efc:	881b      	ldrh	r3, [r3, #0]
 8002efe:	b29b      	uxth	r3, r3
 8002f00:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8002f04:	b29a      	uxth	r2, r3
 8002f06:	6a3b      	ldr	r3, [r7, #32]
 8002f08:	801a      	strh	r2, [r3, #0]
 8002f0a:	6a3b      	ldr	r3, [r7, #32]
 8002f0c:	881b      	ldrh	r3, [r3, #0]
 8002f0e:	b29b      	uxth	r3, r3
 8002f10:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8002f14:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8002f18:	b29a      	uxth	r2, r3
 8002f1a:	6a3b      	ldr	r3, [r7, #32]
 8002f1c:	801a      	strh	r2, [r3, #0]
 8002f1e:	e061      	b.n	8002fe4 <PCD_EP_ISR_Handler+0x6cc>
 8002f20:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002f22:	785b      	ldrb	r3, [r3, #1]
 8002f24:	2b01      	cmp	r3, #1
 8002f26:	d15d      	bne.n	8002fe4 <PCD_EP_ISR_Handler+0x6cc>
 8002f28:	687b      	ldr	r3, [r7, #4]
 8002f2a:	681b      	ldr	r3, [r3, #0]
 8002f2c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8002f2e:	687b      	ldr	r3, [r7, #4]
 8002f30:	681b      	ldr	r3, [r3, #0]
 8002f32:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8002f36:	b29b      	uxth	r3, r3
 8002f38:	461a      	mov	r2, r3
 8002f3a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002f3c:	4413      	add	r3, r2
 8002f3e:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8002f40:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002f42:	781b      	ldrb	r3, [r3, #0]
 8002f44:	011a      	lsls	r2, r3, #4
 8002f46:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002f48:	4413      	add	r3, r2
 8002f4a:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 8002f4e:	62bb      	str	r3, [r7, #40]	@ 0x28
 8002f50:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002f52:	2200      	movs	r2, #0
 8002f54:	801a      	strh	r2, [r3, #0]
 8002f56:	e045      	b.n	8002fe4 <PCD_EP_ISR_Handler+0x6cc>
            }
            else
            {
              PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8002f58:	687b      	ldr	r3, [r7, #4]
 8002f5a:	681b      	ldr	r3, [r3, #0]
 8002f5c:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8002f5e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002f60:	785b      	ldrb	r3, [r3, #1]
 8002f62:	2b00      	cmp	r3, #0
 8002f64:	d126      	bne.n	8002fb4 <PCD_EP_ISR_Handler+0x69c>
 8002f66:	687b      	ldr	r3, [r7, #4]
 8002f68:	681b      	ldr	r3, [r3, #0]
 8002f6a:	637b      	str	r3, [r7, #52]	@ 0x34
 8002f6c:	687b      	ldr	r3, [r7, #4]
 8002f6e:	681b      	ldr	r3, [r3, #0]
 8002f70:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8002f74:	b29b      	uxth	r3, r3
 8002f76:	461a      	mov	r2, r3
 8002f78:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002f7a:	4413      	add	r3, r2
 8002f7c:	637b      	str	r3, [r7, #52]	@ 0x34
 8002f7e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002f80:	781b      	ldrb	r3, [r3, #0]
 8002f82:	011a      	lsls	r2, r3, #4
 8002f84:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002f86:	4413      	add	r3, r2
 8002f88:	f203 430c 	addw	r3, r3, #1036	@ 0x40c
 8002f8c:	633b      	str	r3, [r7, #48]	@ 0x30
 8002f8e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002f90:	881b      	ldrh	r3, [r3, #0]
 8002f92:	b29b      	uxth	r3, r3
 8002f94:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8002f98:	b29a      	uxth	r2, r3
 8002f9a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002f9c:	801a      	strh	r2, [r3, #0]
 8002f9e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002fa0:	881b      	ldrh	r3, [r3, #0]
 8002fa2:	b29b      	uxth	r3, r3
 8002fa4:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8002fa8:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8002fac:	b29a      	uxth	r2, r3
 8002fae:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002fb0:	801a      	strh	r2, [r3, #0]
 8002fb2:	e017      	b.n	8002fe4 <PCD_EP_ISR_Handler+0x6cc>
 8002fb4:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002fb6:	785b      	ldrb	r3, [r3, #1]
 8002fb8:	2b01      	cmp	r3, #1
 8002fba:	d113      	bne.n	8002fe4 <PCD_EP_ISR_Handler+0x6cc>
 8002fbc:	687b      	ldr	r3, [r7, #4]
 8002fbe:	681b      	ldr	r3, [r3, #0]
 8002fc0:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8002fc4:	b29b      	uxth	r3, r3
 8002fc6:	461a      	mov	r2, r3
 8002fc8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8002fca:	4413      	add	r3, r2
 8002fcc:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8002fce:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002fd0:	781b      	ldrb	r3, [r3, #0]
 8002fd2:	011a      	lsls	r2, r3, #4
 8002fd4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8002fd6:	4413      	add	r3, r2
 8002fd8:	f203 430c 	addw	r3, r3, #1036	@ 0x40c
 8002fdc:	63bb      	str	r3, [r7, #56]	@ 0x38
 8002fde:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002fe0:	2200      	movs	r2, #0
 8002fe2:	801a      	strh	r2, [r3, #0]

          /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->DataInStageCallback(hpcd, ep->num);
#else
          HAL_PCD_DataInStageCallback(hpcd, ep->num);
 8002fe4:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002fe6:	781b      	ldrb	r3, [r3, #0]
 8002fe8:	4619      	mov	r1, r3
 8002fea:	6878      	ldr	r0, [r7, #4]
 8002fec:	f008 fd7b 	bl	800bae6 <HAL_PCD_DataInStageCallback>
 8002ff0:	e053      	b.n	800309a <PCD_EP_ISR_Handler+0x782>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }
        else
        {
          /* Manage Single Buffer Transaction */
          if ((wEPVal & USB_EP_KIND) == 0U)
 8002ff2:	f8b7 304a 	ldrh.w	r3, [r7, #74]	@ 0x4a
 8002ff6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002ffa:	2b00      	cmp	r3, #0
 8002ffc:	d146      	bne.n	800308c <PCD_EP_ISR_Handler+0x774>
          {
            /* multi-packet on the NON control IN endpoint */
            TxPctSize = (uint16_t)PCD_GET_EP_TX_CNT(hpcd->Instance, ep->num);
 8002ffe:	687b      	ldr	r3, [r7, #4]
 8003000:	681b      	ldr	r3, [r3, #0]
 8003002:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8003006:	b29b      	uxth	r3, r3
 8003008:	461a      	mov	r2, r3
 800300a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800300c:	781b      	ldrb	r3, [r3, #0]
 800300e:	00db      	lsls	r3, r3, #3
 8003010:	4413      	add	r3, r2
 8003012:	3302      	adds	r3, #2
 8003014:	005b      	lsls	r3, r3, #1
 8003016:	687a      	ldr	r2, [r7, #4]
 8003018:	6812      	ldr	r2, [r2, #0]
 800301a:	4413      	add	r3, r2
 800301c:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8003020:	881b      	ldrh	r3, [r3, #0]
 8003022:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8003026:	f8a7 3040 	strh.w	r3, [r7, #64]	@ 0x40

            if (ep->xfer_len > TxPctSize)
 800302a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800302c:	699a      	ldr	r2, [r3, #24]
 800302e:	f8b7 3040 	ldrh.w	r3, [r7, #64]	@ 0x40
 8003032:	429a      	cmp	r2, r3
 8003034:	d907      	bls.n	8003046 <PCD_EP_ISR_Handler+0x72e>
            {
              ep->xfer_len -= TxPctSize;
 8003036:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8003038:	699a      	ldr	r2, [r3, #24]
 800303a:	f8b7 3040 	ldrh.w	r3, [r7, #64]	@ 0x40
 800303e:	1ad2      	subs	r2, r2, r3
 8003040:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8003042:	619a      	str	r2, [r3, #24]
 8003044:	e002      	b.n	800304c <PCD_EP_ISR_Handler+0x734>
            }
            else
            {
              ep->xfer_len = 0U;
 8003046:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8003048:	2200      	movs	r2, #0
 800304a:	619a      	str	r2, [r3, #24]
            }

            /* Zero Length Packet? */
            if (ep->xfer_len == 0U)
 800304c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800304e:	699b      	ldr	r3, [r3, #24]
 8003050:	2b00      	cmp	r3, #0
 8003052:	d106      	bne.n	8003062 <PCD_EP_ISR_Handler+0x74a>
            {
              /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->DataInStageCallback(hpcd, ep->num);
#else
              HAL_PCD_DataInStageCallback(hpcd, ep->num);
 8003054:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8003056:	781b      	ldrb	r3, [r3, #0]
 8003058:	4619      	mov	r1, r3
 800305a:	6878      	ldr	r0, [r7, #4]
 800305c:	f008 fd43 	bl	800bae6 <HAL_PCD_DataInStageCallback>
 8003060:	e01b      	b.n	800309a <PCD_EP_ISR_Handler+0x782>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }
            else
            {
              /* Transfer is not yet Done */
              ep->xfer_buff += TxPctSize;
 8003062:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8003064:	695a      	ldr	r2, [r3, #20]
 8003066:	f8b7 3040 	ldrh.w	r3, [r7, #64]	@ 0x40
 800306a:	441a      	add	r2, r3
 800306c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800306e:	615a      	str	r2, [r3, #20]
              ep->xfer_count += TxPctSize;
 8003070:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8003072:	69da      	ldr	r2, [r3, #28]
 8003074:	f8b7 3040 	ldrh.w	r3, [r7, #64]	@ 0x40
 8003078:	441a      	add	r2, r3
 800307a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800307c:	61da      	str	r2, [r3, #28]
              (void)USB_EPStartXfer(hpcd->Instance, ep);
 800307e:	687b      	ldr	r3, [r7, #4]
 8003080:	681b      	ldr	r3, [r3, #0]
 8003082:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8003084:	4618      	mov	r0, r3
 8003086:	f002 fcdd 	bl	8005a44 <USB_EPStartXfer>
 800308a:	e006      	b.n	800309a <PCD_EP_ISR_Handler+0x782>
          }
#if (USE_USB_DOUBLE_BUFFER == 1U)
          /* Double Buffer bulk IN (bulk transfer Len > Ep_Mps) */
          else
          {
            (void)HAL_PCD_EP_DB_Transmit(hpcd, ep, wEPVal);
 800308c:	f8b7 304a 	ldrh.w	r3, [r7, #74]	@ 0x4a
 8003090:	461a      	mov	r2, r3
 8003092:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8003094:	6878      	ldr	r0, [r7, #4]
 8003096:	f000 f91b 	bl	80032d0 <HAL_PCD_EP_DB_Transmit>
  while ((hpcd->Instance->ISTR & USB_ISTR_CTR) != 0U)
 800309a:	687b      	ldr	r3, [r7, #4]
 800309c:	681b      	ldr	r3, [r3, #0]
 800309e:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 80030a2:	b29b      	uxth	r3, r3
 80030a4:	b21b      	sxth	r3, r3
 80030a6:	2b00      	cmp	r3, #0
 80030a8:	f6ff ac3b 	blt.w	8002922 <PCD_EP_ISR_Handler+0xa>
        }
      }
    }
  }

  return HAL_OK;
 80030ac:	2300      	movs	r3, #0
}
 80030ae:	4618      	mov	r0, r3
 80030b0:	3758      	adds	r7, #88	@ 0x58
 80030b2:	46bd      	mov	sp, r7
 80030b4:	bd80      	pop	{r7, pc}

080030b6 <HAL_PCD_EP_DB_Receive>:
  * @param  wEPVal Last snapshot of EPRx register value taken in ISR
  * @retval HAL status
  */
static uint16_t HAL_PCD_EP_DB_Receive(PCD_HandleTypeDef *hpcd,
                                      PCD_EPTypeDef *ep, uint16_t wEPVal)
{
 80030b6:	b580      	push	{r7, lr}
 80030b8:	b088      	sub	sp, #32
 80030ba:	af00      	add	r7, sp, #0
 80030bc:	60f8      	str	r0, [r7, #12]
 80030be:	60b9      	str	r1, [r7, #8]
 80030c0:	4613      	mov	r3, r2
 80030c2:	80fb      	strh	r3, [r7, #6]
  uint16_t count;

  /* Manage Buffer0 OUT */
  if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 80030c4:	88fb      	ldrh	r3, [r7, #6]
 80030c6:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80030ca:	2b00      	cmp	r3, #0
 80030cc:	d07e      	beq.n	80031cc <HAL_PCD_EP_DB_Receive+0x116>
  {
    /* Get count of received Data on buffer0 */
    count = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 80030ce:	68fb      	ldr	r3, [r7, #12]
 80030d0:	681b      	ldr	r3, [r3, #0]
 80030d2:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80030d6:	b29b      	uxth	r3, r3
 80030d8:	461a      	mov	r2, r3
 80030da:	68bb      	ldr	r3, [r7, #8]
 80030dc:	781b      	ldrb	r3, [r3, #0]
 80030de:	00db      	lsls	r3, r3, #3
 80030e0:	4413      	add	r3, r2
 80030e2:	3302      	adds	r3, #2
 80030e4:	005b      	lsls	r3, r3, #1
 80030e6:	68fa      	ldr	r2, [r7, #12]
 80030e8:	6812      	ldr	r2, [r2, #0]
 80030ea:	4413      	add	r3, r2
 80030ec:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 80030f0:	881b      	ldrh	r3, [r3, #0]
 80030f2:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80030f6:	837b      	strh	r3, [r7, #26]

    if (ep->xfer_len >= count)
 80030f8:	68bb      	ldr	r3, [r7, #8]
 80030fa:	699a      	ldr	r2, [r3, #24]
 80030fc:	8b7b      	ldrh	r3, [r7, #26]
 80030fe:	429a      	cmp	r2, r3
 8003100:	d306      	bcc.n	8003110 <HAL_PCD_EP_DB_Receive+0x5a>
    {
      ep->xfer_len -= count;
 8003102:	68bb      	ldr	r3, [r7, #8]
 8003104:	699a      	ldr	r2, [r3, #24]
 8003106:	8b7b      	ldrh	r3, [r7, #26]
 8003108:	1ad2      	subs	r2, r2, r3
 800310a:	68bb      	ldr	r3, [r7, #8]
 800310c:	619a      	str	r2, [r3, #24]
 800310e:	e002      	b.n	8003116 <HAL_PCD_EP_DB_Receive+0x60>
    }
    else
    {
      ep->xfer_len = 0U;
 8003110:	68bb      	ldr	r3, [r7, #8]
 8003112:	2200      	movs	r2, #0
 8003114:	619a      	str	r2, [r3, #24]
    }

    if (ep->xfer_len == 0U)
 8003116:	68bb      	ldr	r3, [r7, #8]
 8003118:	699b      	ldr	r3, [r3, #24]
 800311a:	2b00      	cmp	r3, #0
 800311c:	d123      	bne.n	8003166 <HAL_PCD_EP_DB_Receive+0xb0>
    {
      /* set NAK to OUT endpoint since double buffer is enabled */
      PCD_SET_EP_RX_STATUS(hpcd->Instance, ep->num, USB_EP_RX_NAK);
 800311e:	68fb      	ldr	r3, [r7, #12]
 8003120:	681b      	ldr	r3, [r3, #0]
 8003122:	461a      	mov	r2, r3
 8003124:	68bb      	ldr	r3, [r7, #8]
 8003126:	781b      	ldrb	r3, [r3, #0]
 8003128:	009b      	lsls	r3, r3, #2
 800312a:	4413      	add	r3, r2
 800312c:	881b      	ldrh	r3, [r3, #0]
 800312e:	b29b      	uxth	r3, r3
 8003130:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8003134:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003138:	833b      	strh	r3, [r7, #24]
 800313a:	8b3b      	ldrh	r3, [r7, #24]
 800313c:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 8003140:	833b      	strh	r3, [r7, #24]
 8003142:	68fb      	ldr	r3, [r7, #12]
 8003144:	681b      	ldr	r3, [r3, #0]
 8003146:	461a      	mov	r2, r3
 8003148:	68bb      	ldr	r3, [r7, #8]
 800314a:	781b      	ldrb	r3, [r3, #0]
 800314c:	009b      	lsls	r3, r3, #2
 800314e:	441a      	add	r2, r3
 8003150:	8b3b      	ldrh	r3, [r7, #24]
 8003152:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8003156:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800315a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800315e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8003162:	b29b      	uxth	r3, r3
 8003164:	8013      	strh	r3, [r2, #0]
    }

    /* Check if Buffer1 is in blocked state which requires to toggle */
    if ((wEPVal & USB_EP_DTOG_TX) != 0U)
 8003166:	88fb      	ldrh	r3, [r7, #6]
 8003168:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800316c:	2b00      	cmp	r3, #0
 800316e:	d01f      	beq.n	80031b0 <HAL_PCD_EP_DB_Receive+0xfa>
    {
      PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 0U);
 8003170:	68fb      	ldr	r3, [r7, #12]
 8003172:	681b      	ldr	r3, [r3, #0]
 8003174:	461a      	mov	r2, r3
 8003176:	68bb      	ldr	r3, [r7, #8]
 8003178:	781b      	ldrb	r3, [r3, #0]
 800317a:	009b      	lsls	r3, r3, #2
 800317c:	4413      	add	r3, r2
 800317e:	881b      	ldrh	r3, [r3, #0]
 8003180:	b29b      	uxth	r3, r3
 8003182:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8003186:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800318a:	82fb      	strh	r3, [r7, #22]
 800318c:	68fb      	ldr	r3, [r7, #12]
 800318e:	681b      	ldr	r3, [r3, #0]
 8003190:	461a      	mov	r2, r3
 8003192:	68bb      	ldr	r3, [r7, #8]
 8003194:	781b      	ldrb	r3, [r3, #0]
 8003196:	009b      	lsls	r3, r3, #2
 8003198:	441a      	add	r2, r3
 800319a:	8afb      	ldrh	r3, [r7, #22]
 800319c:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80031a0:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80031a4:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80031a8:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 80031ac:	b29b      	uxth	r3, r3
 80031ae:	8013      	strh	r3, [r2, #0]
    }

    if (count != 0U)
 80031b0:	8b7b      	ldrh	r3, [r7, #26]
 80031b2:	2b00      	cmp	r3, #0
 80031b4:	f000 8087 	beq.w	80032c6 <HAL_PCD_EP_DB_Receive+0x210>
    {
      USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr0, count);
 80031b8:	68fb      	ldr	r3, [r7, #12]
 80031ba:	6818      	ldr	r0, [r3, #0]
 80031bc:	68bb      	ldr	r3, [r7, #8]
 80031be:	6959      	ldr	r1, [r3, #20]
 80031c0:	68bb      	ldr	r3, [r7, #8]
 80031c2:	891a      	ldrh	r2, [r3, #8]
 80031c4:	8b7b      	ldrh	r3, [r7, #26]
 80031c6:	f004 f972 	bl	80074ae <USB_ReadPMA>
 80031ca:	e07c      	b.n	80032c6 <HAL_PCD_EP_DB_Receive+0x210>
  }
  /* Manage Buffer 1 DTOG_RX=0 */
  else
  {
    /* Get count of received data */
    count = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 80031cc:	68fb      	ldr	r3, [r7, #12]
 80031ce:	681b      	ldr	r3, [r3, #0]
 80031d0:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80031d4:	b29b      	uxth	r3, r3
 80031d6:	461a      	mov	r2, r3
 80031d8:	68bb      	ldr	r3, [r7, #8]
 80031da:	781b      	ldrb	r3, [r3, #0]
 80031dc:	00db      	lsls	r3, r3, #3
 80031de:	4413      	add	r3, r2
 80031e0:	3306      	adds	r3, #6
 80031e2:	005b      	lsls	r3, r3, #1
 80031e4:	68fa      	ldr	r2, [r7, #12]
 80031e6:	6812      	ldr	r2, [r2, #0]
 80031e8:	4413      	add	r3, r2
 80031ea:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 80031ee:	881b      	ldrh	r3, [r3, #0]
 80031f0:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80031f4:	837b      	strh	r3, [r7, #26]

    if (ep->xfer_len >= count)
 80031f6:	68bb      	ldr	r3, [r7, #8]
 80031f8:	699a      	ldr	r2, [r3, #24]
 80031fa:	8b7b      	ldrh	r3, [r7, #26]
 80031fc:	429a      	cmp	r2, r3
 80031fe:	d306      	bcc.n	800320e <HAL_PCD_EP_DB_Receive+0x158>
    {
      ep->xfer_len -= count;
 8003200:	68bb      	ldr	r3, [r7, #8]
 8003202:	699a      	ldr	r2, [r3, #24]
 8003204:	8b7b      	ldrh	r3, [r7, #26]
 8003206:	1ad2      	subs	r2, r2, r3
 8003208:	68bb      	ldr	r3, [r7, #8]
 800320a:	619a      	str	r2, [r3, #24]
 800320c:	e002      	b.n	8003214 <HAL_PCD_EP_DB_Receive+0x15e>
    }
    else
    {
      ep->xfer_len = 0U;
 800320e:	68bb      	ldr	r3, [r7, #8]
 8003210:	2200      	movs	r2, #0
 8003212:	619a      	str	r2, [r3, #24]
    }

    if (ep->xfer_len == 0U)
 8003214:	68bb      	ldr	r3, [r7, #8]
 8003216:	699b      	ldr	r3, [r3, #24]
 8003218:	2b00      	cmp	r3, #0
 800321a:	d123      	bne.n	8003264 <HAL_PCD_EP_DB_Receive+0x1ae>
    {
      /* set NAK on the current endpoint */
      PCD_SET_EP_RX_STATUS(hpcd->Instance, ep->num, USB_EP_RX_NAK);
 800321c:	68fb      	ldr	r3, [r7, #12]
 800321e:	681b      	ldr	r3, [r3, #0]
 8003220:	461a      	mov	r2, r3
 8003222:	68bb      	ldr	r3, [r7, #8]
 8003224:	781b      	ldrb	r3, [r3, #0]
 8003226:	009b      	lsls	r3, r3, #2
 8003228:	4413      	add	r3, r2
 800322a:	881b      	ldrh	r3, [r3, #0]
 800322c:	b29b      	uxth	r3, r3
 800322e:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8003232:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003236:	83fb      	strh	r3, [r7, #30]
 8003238:	8bfb      	ldrh	r3, [r7, #30]
 800323a:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 800323e:	83fb      	strh	r3, [r7, #30]
 8003240:	68fb      	ldr	r3, [r7, #12]
 8003242:	681b      	ldr	r3, [r3, #0]
 8003244:	461a      	mov	r2, r3
 8003246:	68bb      	ldr	r3, [r7, #8]
 8003248:	781b      	ldrb	r3, [r3, #0]
 800324a:	009b      	lsls	r3, r3, #2
 800324c:	441a      	add	r2, r3
 800324e:	8bfb      	ldrh	r3, [r7, #30]
 8003250:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8003254:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8003258:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800325c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8003260:	b29b      	uxth	r3, r3
 8003262:	8013      	strh	r3, [r2, #0]
    }

    /*Need to FreeUser Buffer*/
    if ((wEPVal & USB_EP_DTOG_TX) == 0U)
 8003264:	88fb      	ldrh	r3, [r7, #6]
 8003266:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800326a:	2b00      	cmp	r3, #0
 800326c:	d11f      	bne.n	80032ae <HAL_PCD_EP_DB_Receive+0x1f8>
    {
      PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 0U);
 800326e:	68fb      	ldr	r3, [r7, #12]
 8003270:	681b      	ldr	r3, [r3, #0]
 8003272:	461a      	mov	r2, r3
 8003274:	68bb      	ldr	r3, [r7, #8]
 8003276:	781b      	ldrb	r3, [r3, #0]
 8003278:	009b      	lsls	r3, r3, #2
 800327a:	4413      	add	r3, r2
 800327c:	881b      	ldrh	r3, [r3, #0]
 800327e:	b29b      	uxth	r3, r3
 8003280:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8003284:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003288:	83bb      	strh	r3, [r7, #28]
 800328a:	68fb      	ldr	r3, [r7, #12]
 800328c:	681b      	ldr	r3, [r3, #0]
 800328e:	461a      	mov	r2, r3
 8003290:	68bb      	ldr	r3, [r7, #8]
 8003292:	781b      	ldrb	r3, [r3, #0]
 8003294:	009b      	lsls	r3, r3, #2
 8003296:	441a      	add	r2, r3
 8003298:	8bbb      	ldrh	r3, [r7, #28]
 800329a:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800329e:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80032a2:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80032a6:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 80032aa:	b29b      	uxth	r3, r3
 80032ac:	8013      	strh	r3, [r2, #0]
    }

    if (count != 0U)
 80032ae:	8b7b      	ldrh	r3, [r7, #26]
 80032b0:	2b00      	cmp	r3, #0
 80032b2:	d008      	beq.n	80032c6 <HAL_PCD_EP_DB_Receive+0x210>
    {
      USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr1, count);
 80032b4:	68fb      	ldr	r3, [r7, #12]
 80032b6:	6818      	ldr	r0, [r3, #0]
 80032b8:	68bb      	ldr	r3, [r7, #8]
 80032ba:	6959      	ldr	r1, [r3, #20]
 80032bc:	68bb      	ldr	r3, [r7, #8]
 80032be:	895a      	ldrh	r2, [r3, #10]
 80032c0:	8b7b      	ldrh	r3, [r7, #26]
 80032c2:	f004 f8f4 	bl	80074ae <USB_ReadPMA>
    }
  }

  return count;
 80032c6:	8b7b      	ldrh	r3, [r7, #26]
}
 80032c8:	4618      	mov	r0, r3
 80032ca:	3720      	adds	r7, #32
 80032cc:	46bd      	mov	sp, r7
 80032ce:	bd80      	pop	{r7, pc}

080032d0 <HAL_PCD_EP_DB_Transmit>:
  * @param  wEPVal Last snapshot of EPRx register value taken in ISR
  * @retval HAL status
  */
static HAL_StatusTypeDef HAL_PCD_EP_DB_Transmit(PCD_HandleTypeDef *hpcd,
                                                PCD_EPTypeDef *ep, uint16_t wEPVal)
{
 80032d0:	b580      	push	{r7, lr}
 80032d2:	b0a4      	sub	sp, #144	@ 0x90
 80032d4:	af00      	add	r7, sp, #0
 80032d6:	60f8      	str	r0, [r7, #12]
 80032d8:	60b9      	str	r1, [r7, #8]
 80032da:	4613      	mov	r3, r2
 80032dc:	80fb      	strh	r3, [r7, #6]
  uint32_t len;
  uint16_t TxPctSize;

  /* Data Buffer0 ACK received */
  if ((wEPVal & USB_EP_DTOG_TX) != 0U)
 80032de:	88fb      	ldrh	r3, [r7, #6]
 80032e0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80032e4:	2b00      	cmp	r3, #0
 80032e6:	f000 81dd 	beq.w	80036a4 <HAL_PCD_EP_DB_Transmit+0x3d4>
  {
    /* multi-packet on the NON control IN endpoint */
    TxPctSize = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 80032ea:	68fb      	ldr	r3, [r7, #12]
 80032ec:	681b      	ldr	r3, [r3, #0]
 80032ee:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80032f2:	b29b      	uxth	r3, r3
 80032f4:	461a      	mov	r2, r3
 80032f6:	68bb      	ldr	r3, [r7, #8]
 80032f8:	781b      	ldrb	r3, [r3, #0]
 80032fa:	00db      	lsls	r3, r3, #3
 80032fc:	4413      	add	r3, r2
 80032fe:	3302      	adds	r3, #2
 8003300:	005b      	lsls	r3, r3, #1
 8003302:	68fa      	ldr	r2, [r7, #12]
 8003304:	6812      	ldr	r2, [r2, #0]
 8003306:	4413      	add	r3, r2
 8003308:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800330c:	881b      	ldrh	r3, [r3, #0]
 800330e:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8003312:	f8a7 3086 	strh.w	r3, [r7, #134]	@ 0x86

    if (ep->xfer_len > TxPctSize)
 8003316:	68bb      	ldr	r3, [r7, #8]
 8003318:	699a      	ldr	r2, [r3, #24]
 800331a:	f8b7 3086 	ldrh.w	r3, [r7, #134]	@ 0x86
 800331e:	429a      	cmp	r2, r3
 8003320:	d907      	bls.n	8003332 <HAL_PCD_EP_DB_Transmit+0x62>
    {
      ep->xfer_len -= TxPctSize;
 8003322:	68bb      	ldr	r3, [r7, #8]
 8003324:	699a      	ldr	r2, [r3, #24]
 8003326:	f8b7 3086 	ldrh.w	r3, [r7, #134]	@ 0x86
 800332a:	1ad2      	subs	r2, r2, r3
 800332c:	68bb      	ldr	r3, [r7, #8]
 800332e:	619a      	str	r2, [r3, #24]
 8003330:	e002      	b.n	8003338 <HAL_PCD_EP_DB_Transmit+0x68>
    }
    else
    {
      ep->xfer_len = 0U;
 8003332:	68bb      	ldr	r3, [r7, #8]
 8003334:	2200      	movs	r2, #0
 8003336:	619a      	str	r2, [r3, #24]
    }

    /* Transfer is completed */
    if (ep->xfer_len == 0U)
 8003338:	68bb      	ldr	r3, [r7, #8]
 800333a:	699b      	ldr	r3, [r3, #24]
 800333c:	2b00      	cmp	r3, #0
 800333e:	f040 80b9 	bne.w	80034b4 <HAL_PCD_EP_DB_Transmit+0x1e4>
    {
      PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8003342:	68bb      	ldr	r3, [r7, #8]
 8003344:	785b      	ldrb	r3, [r3, #1]
 8003346:	2b00      	cmp	r3, #0
 8003348:	d126      	bne.n	8003398 <HAL_PCD_EP_DB_Transmit+0xc8>
 800334a:	68fb      	ldr	r3, [r7, #12]
 800334c:	681b      	ldr	r3, [r3, #0]
 800334e:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8003350:	68fb      	ldr	r3, [r7, #12]
 8003352:	681b      	ldr	r3, [r3, #0]
 8003354:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8003358:	b29b      	uxth	r3, r3
 800335a:	461a      	mov	r2, r3
 800335c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800335e:	4413      	add	r3, r2
 8003360:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8003362:	68bb      	ldr	r3, [r7, #8]
 8003364:	781b      	ldrb	r3, [r3, #0]
 8003366:	011a      	lsls	r2, r3, #4
 8003368:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800336a:	4413      	add	r3, r2
 800336c:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 8003370:	62bb      	str	r3, [r7, #40]	@ 0x28
 8003372:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003374:	881b      	ldrh	r3, [r3, #0]
 8003376:	b29b      	uxth	r3, r3
 8003378:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800337c:	b29a      	uxth	r2, r3
 800337e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003380:	801a      	strh	r2, [r3, #0]
 8003382:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003384:	881b      	ldrh	r3, [r3, #0]
 8003386:	b29b      	uxth	r3, r3
 8003388:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800338c:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8003390:	b29a      	uxth	r2, r3
 8003392:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003394:	801a      	strh	r2, [r3, #0]
 8003396:	e01a      	b.n	80033ce <HAL_PCD_EP_DB_Transmit+0xfe>
 8003398:	68bb      	ldr	r3, [r7, #8]
 800339a:	785b      	ldrb	r3, [r3, #1]
 800339c:	2b01      	cmp	r3, #1
 800339e:	d116      	bne.n	80033ce <HAL_PCD_EP_DB_Transmit+0xfe>
 80033a0:	68fb      	ldr	r3, [r7, #12]
 80033a2:	681b      	ldr	r3, [r3, #0]
 80033a4:	637b      	str	r3, [r7, #52]	@ 0x34
 80033a6:	68fb      	ldr	r3, [r7, #12]
 80033a8:	681b      	ldr	r3, [r3, #0]
 80033aa:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80033ae:	b29b      	uxth	r3, r3
 80033b0:	461a      	mov	r2, r3
 80033b2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80033b4:	4413      	add	r3, r2
 80033b6:	637b      	str	r3, [r7, #52]	@ 0x34
 80033b8:	68bb      	ldr	r3, [r7, #8]
 80033ba:	781b      	ldrb	r3, [r3, #0]
 80033bc:	011a      	lsls	r2, r3, #4
 80033be:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80033c0:	4413      	add	r3, r2
 80033c2:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 80033c6:	633b      	str	r3, [r7, #48]	@ 0x30
 80033c8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80033ca:	2200      	movs	r2, #0
 80033cc:	801a      	strh	r2, [r3, #0]
      PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 80033ce:	68fb      	ldr	r3, [r7, #12]
 80033d0:	681b      	ldr	r3, [r3, #0]
 80033d2:	627b      	str	r3, [r7, #36]	@ 0x24
 80033d4:	68bb      	ldr	r3, [r7, #8]
 80033d6:	785b      	ldrb	r3, [r3, #1]
 80033d8:	2b00      	cmp	r3, #0
 80033da:	d126      	bne.n	800342a <HAL_PCD_EP_DB_Transmit+0x15a>
 80033dc:	68fb      	ldr	r3, [r7, #12]
 80033de:	681b      	ldr	r3, [r3, #0]
 80033e0:	61fb      	str	r3, [r7, #28]
 80033e2:	68fb      	ldr	r3, [r7, #12]
 80033e4:	681b      	ldr	r3, [r3, #0]
 80033e6:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80033ea:	b29b      	uxth	r3, r3
 80033ec:	461a      	mov	r2, r3
 80033ee:	69fb      	ldr	r3, [r7, #28]
 80033f0:	4413      	add	r3, r2
 80033f2:	61fb      	str	r3, [r7, #28]
 80033f4:	68bb      	ldr	r3, [r7, #8]
 80033f6:	781b      	ldrb	r3, [r3, #0]
 80033f8:	011a      	lsls	r2, r3, #4
 80033fa:	69fb      	ldr	r3, [r7, #28]
 80033fc:	4413      	add	r3, r2
 80033fe:	f203 430c 	addw	r3, r3, #1036	@ 0x40c
 8003402:	61bb      	str	r3, [r7, #24]
 8003404:	69bb      	ldr	r3, [r7, #24]
 8003406:	881b      	ldrh	r3, [r3, #0]
 8003408:	b29b      	uxth	r3, r3
 800340a:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800340e:	b29a      	uxth	r2, r3
 8003410:	69bb      	ldr	r3, [r7, #24]
 8003412:	801a      	strh	r2, [r3, #0]
 8003414:	69bb      	ldr	r3, [r7, #24]
 8003416:	881b      	ldrh	r3, [r3, #0]
 8003418:	b29b      	uxth	r3, r3
 800341a:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800341e:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8003422:	b29a      	uxth	r2, r3
 8003424:	69bb      	ldr	r3, [r7, #24]
 8003426:	801a      	strh	r2, [r3, #0]
 8003428:	e017      	b.n	800345a <HAL_PCD_EP_DB_Transmit+0x18a>
 800342a:	68bb      	ldr	r3, [r7, #8]
 800342c:	785b      	ldrb	r3, [r3, #1]
 800342e:	2b01      	cmp	r3, #1
 8003430:	d113      	bne.n	800345a <HAL_PCD_EP_DB_Transmit+0x18a>
 8003432:	68fb      	ldr	r3, [r7, #12]
 8003434:	681b      	ldr	r3, [r3, #0]
 8003436:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800343a:	b29b      	uxth	r3, r3
 800343c:	461a      	mov	r2, r3
 800343e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003440:	4413      	add	r3, r2
 8003442:	627b      	str	r3, [r7, #36]	@ 0x24
 8003444:	68bb      	ldr	r3, [r7, #8]
 8003446:	781b      	ldrb	r3, [r3, #0]
 8003448:	011a      	lsls	r2, r3, #4
 800344a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800344c:	4413      	add	r3, r2
 800344e:	f203 430c 	addw	r3, r3, #1036	@ 0x40c
 8003452:	623b      	str	r3, [r7, #32]
 8003454:	6a3b      	ldr	r3, [r7, #32]
 8003456:	2200      	movs	r2, #0
 8003458:	801a      	strh	r2, [r3, #0]

      /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataInStageCallback(hpcd, ep->num);
#else
      HAL_PCD_DataInStageCallback(hpcd, ep->num);
 800345a:	68bb      	ldr	r3, [r7, #8]
 800345c:	781b      	ldrb	r3, [r3, #0]
 800345e:	4619      	mov	r1, r3
 8003460:	68f8      	ldr	r0, [r7, #12]
 8003462:	f008 fb40 	bl	800bae6 <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 8003466:	88fb      	ldrh	r3, [r7, #6]
 8003468:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800346c:	2b00      	cmp	r3, #0
 800346e:	f000 82fc 	beq.w	8003a6a <HAL_PCD_EP_DB_Transmit+0x79a>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 8003472:	68fb      	ldr	r3, [r7, #12]
 8003474:	681b      	ldr	r3, [r3, #0]
 8003476:	461a      	mov	r2, r3
 8003478:	68bb      	ldr	r3, [r7, #8]
 800347a:	781b      	ldrb	r3, [r3, #0]
 800347c:	009b      	lsls	r3, r3, #2
 800347e:	4413      	add	r3, r2
 8003480:	881b      	ldrh	r3, [r3, #0]
 8003482:	b29b      	uxth	r3, r3
 8003484:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8003488:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800348c:	82fb      	strh	r3, [r7, #22]
 800348e:	68fb      	ldr	r3, [r7, #12]
 8003490:	681b      	ldr	r3, [r3, #0]
 8003492:	461a      	mov	r2, r3
 8003494:	68bb      	ldr	r3, [r7, #8]
 8003496:	781b      	ldrb	r3, [r3, #0]
 8003498:	009b      	lsls	r3, r3, #2
 800349a:	441a      	add	r2, r3
 800349c:	8afb      	ldrh	r3, [r7, #22]
 800349e:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80034a2:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80034a6:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 80034aa:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80034ae:	b29b      	uxth	r3, r3
 80034b0:	8013      	strh	r3, [r2, #0]
 80034b2:	e2da      	b.n	8003a6a <HAL_PCD_EP_DB_Transmit+0x79a>
      }
    }
    else /* Transfer is not yet Done */
    {
      /* need to Free USB Buff */
      if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 80034b4:	88fb      	ldrh	r3, [r7, #6]
 80034b6:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80034ba:	2b00      	cmp	r3, #0
 80034bc:	d021      	beq.n	8003502 <HAL_PCD_EP_DB_Transmit+0x232>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 80034be:	68fb      	ldr	r3, [r7, #12]
 80034c0:	681b      	ldr	r3, [r3, #0]
 80034c2:	461a      	mov	r2, r3
 80034c4:	68bb      	ldr	r3, [r7, #8]
 80034c6:	781b      	ldrb	r3, [r3, #0]
 80034c8:	009b      	lsls	r3, r3, #2
 80034ca:	4413      	add	r3, r2
 80034cc:	881b      	ldrh	r3, [r3, #0]
 80034ce:	b29b      	uxth	r3, r3
 80034d0:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80034d4:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80034d8:	f8a7 308a 	strh.w	r3, [r7, #138]	@ 0x8a
 80034dc:	68fb      	ldr	r3, [r7, #12]
 80034de:	681b      	ldr	r3, [r3, #0]
 80034e0:	461a      	mov	r2, r3
 80034e2:	68bb      	ldr	r3, [r7, #8]
 80034e4:	781b      	ldrb	r3, [r3, #0]
 80034e6:	009b      	lsls	r3, r3, #2
 80034e8:	441a      	add	r2, r3
 80034ea:	f8b7 308a 	ldrh.w	r3, [r7, #138]	@ 0x8a
 80034ee:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80034f2:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80034f6:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 80034fa:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80034fe:	b29b      	uxth	r3, r3
 8003500:	8013      	strh	r3, [r2, #0]
      }

      /* Still there is data to Fill in the next Buffer */
      if (ep->xfer_fill_db == 1U)
 8003502:	68bb      	ldr	r3, [r7, #8]
 8003504:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8003508:	2b01      	cmp	r3, #1
 800350a:	f040 82ae 	bne.w	8003a6a <HAL_PCD_EP_DB_Transmit+0x79a>
      {
        ep->xfer_buff += TxPctSize;
 800350e:	68bb      	ldr	r3, [r7, #8]
 8003510:	695a      	ldr	r2, [r3, #20]
 8003512:	f8b7 3086 	ldrh.w	r3, [r7, #134]	@ 0x86
 8003516:	441a      	add	r2, r3
 8003518:	68bb      	ldr	r3, [r7, #8]
 800351a:	615a      	str	r2, [r3, #20]
        ep->xfer_count += TxPctSize;
 800351c:	68bb      	ldr	r3, [r7, #8]
 800351e:	69da      	ldr	r2, [r3, #28]
 8003520:	f8b7 3086 	ldrh.w	r3, [r7, #134]	@ 0x86
 8003524:	441a      	add	r2, r3
 8003526:	68bb      	ldr	r3, [r7, #8]
 8003528:	61da      	str	r2, [r3, #28]

        /* Calculate the len of the new buffer to fill */
        if (ep->xfer_len_db >= ep->maxpacket)
 800352a:	68bb      	ldr	r3, [r7, #8]
 800352c:	6a1a      	ldr	r2, [r3, #32]
 800352e:	68bb      	ldr	r3, [r7, #8]
 8003530:	691b      	ldr	r3, [r3, #16]
 8003532:	429a      	cmp	r2, r3
 8003534:	d30b      	bcc.n	800354e <HAL_PCD_EP_DB_Transmit+0x27e>
        {
          len = ep->maxpacket;
 8003536:	68bb      	ldr	r3, [r7, #8]
 8003538:	691b      	ldr	r3, [r3, #16]
 800353a:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
          ep->xfer_len_db -= len;
 800353e:	68bb      	ldr	r3, [r7, #8]
 8003540:	6a1a      	ldr	r2, [r3, #32]
 8003542:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8003546:	1ad2      	subs	r2, r2, r3
 8003548:	68bb      	ldr	r3, [r7, #8]
 800354a:	621a      	str	r2, [r3, #32]
 800354c:	e017      	b.n	800357e <HAL_PCD_EP_DB_Transmit+0x2ae>
        }
        else if (ep->xfer_len_db == 0U)
 800354e:	68bb      	ldr	r3, [r7, #8]
 8003550:	6a1b      	ldr	r3, [r3, #32]
 8003552:	2b00      	cmp	r3, #0
 8003554:	d108      	bne.n	8003568 <HAL_PCD_EP_DB_Transmit+0x298>
        {
          len = TxPctSize;
 8003556:	f8b7 3086 	ldrh.w	r3, [r7, #134]	@ 0x86
 800355a:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
          ep->xfer_fill_db = 0U;
 800355e:	68bb      	ldr	r3, [r7, #8]
 8003560:	2200      	movs	r2, #0
 8003562:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
 8003566:	e00a      	b.n	800357e <HAL_PCD_EP_DB_Transmit+0x2ae>
        }
        else
        {
          ep->xfer_fill_db = 0U;
 8003568:	68bb      	ldr	r3, [r7, #8]
 800356a:	2200      	movs	r2, #0
 800356c:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
          len = ep->xfer_len_db;
 8003570:	68bb      	ldr	r3, [r7, #8]
 8003572:	6a1b      	ldr	r3, [r3, #32]
 8003574:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
          ep->xfer_len_db = 0U;
 8003578:	68bb      	ldr	r3, [r7, #8]
 800357a:	2200      	movs	r2, #0
 800357c:	621a      	str	r2, [r3, #32]
        }

        /* Write remaining Data to Buffer */
        /* Set the Double buffer counter for pma buffer1 */
        PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, len);
 800357e:	68bb      	ldr	r3, [r7, #8]
 8003580:	785b      	ldrb	r3, [r3, #1]
 8003582:	2b00      	cmp	r3, #0
 8003584:	d165      	bne.n	8003652 <HAL_PCD_EP_DB_Transmit+0x382>
 8003586:	68fb      	ldr	r3, [r7, #12]
 8003588:	681b      	ldr	r3, [r3, #0]
 800358a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800358c:	68fb      	ldr	r3, [r7, #12]
 800358e:	681b      	ldr	r3, [r3, #0]
 8003590:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8003594:	b29b      	uxth	r3, r3
 8003596:	461a      	mov	r2, r3
 8003598:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800359a:	4413      	add	r3, r2
 800359c:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800359e:	68bb      	ldr	r3, [r7, #8]
 80035a0:	781b      	ldrb	r3, [r3, #0]
 80035a2:	011a      	lsls	r2, r3, #4
 80035a4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80035a6:	4413      	add	r3, r2
 80035a8:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 80035ac:	63bb      	str	r3, [r7, #56]	@ 0x38
 80035ae:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80035b0:	881b      	ldrh	r3, [r3, #0]
 80035b2:	b29b      	uxth	r3, r3
 80035b4:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80035b8:	b29a      	uxth	r2, r3
 80035ba:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80035bc:	801a      	strh	r2, [r3, #0]
 80035be:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80035c2:	2b3e      	cmp	r3, #62	@ 0x3e
 80035c4:	d91d      	bls.n	8003602 <HAL_PCD_EP_DB_Transmit+0x332>
 80035c6:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80035ca:	095b      	lsrs	r3, r3, #5
 80035cc:	64bb      	str	r3, [r7, #72]	@ 0x48
 80035ce:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80035d2:	f003 031f 	and.w	r3, r3, #31
 80035d6:	2b00      	cmp	r3, #0
 80035d8:	d102      	bne.n	80035e0 <HAL_PCD_EP_DB_Transmit+0x310>
 80035da:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80035dc:	3b01      	subs	r3, #1
 80035de:	64bb      	str	r3, [r7, #72]	@ 0x48
 80035e0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80035e2:	881b      	ldrh	r3, [r3, #0]
 80035e4:	b29a      	uxth	r2, r3
 80035e6:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80035e8:	b29b      	uxth	r3, r3
 80035ea:	029b      	lsls	r3, r3, #10
 80035ec:	b29b      	uxth	r3, r3
 80035ee:	4313      	orrs	r3, r2
 80035f0:	b29b      	uxth	r3, r3
 80035f2:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80035f6:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80035fa:	b29a      	uxth	r2, r3
 80035fc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80035fe:	801a      	strh	r2, [r3, #0]
 8003600:	e044      	b.n	800368c <HAL_PCD_EP_DB_Transmit+0x3bc>
 8003602:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8003606:	2b00      	cmp	r3, #0
 8003608:	d10a      	bne.n	8003620 <HAL_PCD_EP_DB_Transmit+0x350>
 800360a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800360c:	881b      	ldrh	r3, [r3, #0]
 800360e:	b29b      	uxth	r3, r3
 8003610:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8003614:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8003618:	b29a      	uxth	r2, r3
 800361a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800361c:	801a      	strh	r2, [r3, #0]
 800361e:	e035      	b.n	800368c <HAL_PCD_EP_DB_Transmit+0x3bc>
 8003620:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8003624:	085b      	lsrs	r3, r3, #1
 8003626:	64bb      	str	r3, [r7, #72]	@ 0x48
 8003628:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800362c:	f003 0301 	and.w	r3, r3, #1
 8003630:	2b00      	cmp	r3, #0
 8003632:	d002      	beq.n	800363a <HAL_PCD_EP_DB_Transmit+0x36a>
 8003634:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8003636:	3301      	adds	r3, #1
 8003638:	64bb      	str	r3, [r7, #72]	@ 0x48
 800363a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800363c:	881b      	ldrh	r3, [r3, #0]
 800363e:	b29a      	uxth	r2, r3
 8003640:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8003642:	b29b      	uxth	r3, r3
 8003644:	029b      	lsls	r3, r3, #10
 8003646:	b29b      	uxth	r3, r3
 8003648:	4313      	orrs	r3, r2
 800364a:	b29a      	uxth	r2, r3
 800364c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800364e:	801a      	strh	r2, [r3, #0]
 8003650:	e01c      	b.n	800368c <HAL_PCD_EP_DB_Transmit+0x3bc>
 8003652:	68bb      	ldr	r3, [r7, #8]
 8003654:	785b      	ldrb	r3, [r3, #1]
 8003656:	2b01      	cmp	r3, #1
 8003658:	d118      	bne.n	800368c <HAL_PCD_EP_DB_Transmit+0x3bc>
 800365a:	68fb      	ldr	r3, [r7, #12]
 800365c:	681b      	ldr	r3, [r3, #0]
 800365e:	647b      	str	r3, [r7, #68]	@ 0x44
 8003660:	68fb      	ldr	r3, [r7, #12]
 8003662:	681b      	ldr	r3, [r3, #0]
 8003664:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8003668:	b29b      	uxth	r3, r3
 800366a:	461a      	mov	r2, r3
 800366c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800366e:	4413      	add	r3, r2
 8003670:	647b      	str	r3, [r7, #68]	@ 0x44
 8003672:	68bb      	ldr	r3, [r7, #8]
 8003674:	781b      	ldrb	r3, [r3, #0]
 8003676:	011a      	lsls	r2, r3, #4
 8003678:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800367a:	4413      	add	r3, r2
 800367c:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 8003680:	643b      	str	r3, [r7, #64]	@ 0x40
 8003682:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8003686:	b29a      	uxth	r2, r3
 8003688:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800368a:	801a      	strh	r2, [r3, #0]

        /* Copy user buffer to USB PMA */
        USB_WritePMA(hpcd->Instance, ep->xfer_buff,  ep->pmaaddr0, (uint16_t)len);
 800368c:	68fb      	ldr	r3, [r7, #12]
 800368e:	6818      	ldr	r0, [r3, #0]
 8003690:	68bb      	ldr	r3, [r7, #8]
 8003692:	6959      	ldr	r1, [r3, #20]
 8003694:	68bb      	ldr	r3, [r7, #8]
 8003696:	891a      	ldrh	r2, [r3, #8]
 8003698:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800369c:	b29b      	uxth	r3, r3
 800369e:	f003 fec0 	bl	8007422 <USB_WritePMA>
 80036a2:	e1e2      	b.n	8003a6a <HAL_PCD_EP_DB_Transmit+0x79a>
    }
  }
  else /* Data Buffer1 ACK received */
  {
    /* multi-packet on the NON control IN endpoint */
    TxPctSize = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 80036a4:	68fb      	ldr	r3, [r7, #12]
 80036a6:	681b      	ldr	r3, [r3, #0]
 80036a8:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80036ac:	b29b      	uxth	r3, r3
 80036ae:	461a      	mov	r2, r3
 80036b0:	68bb      	ldr	r3, [r7, #8]
 80036b2:	781b      	ldrb	r3, [r3, #0]
 80036b4:	00db      	lsls	r3, r3, #3
 80036b6:	4413      	add	r3, r2
 80036b8:	3306      	adds	r3, #6
 80036ba:	005b      	lsls	r3, r3, #1
 80036bc:	68fa      	ldr	r2, [r7, #12]
 80036be:	6812      	ldr	r2, [r2, #0]
 80036c0:	4413      	add	r3, r2
 80036c2:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 80036c6:	881b      	ldrh	r3, [r3, #0]
 80036c8:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80036cc:	f8a7 3086 	strh.w	r3, [r7, #134]	@ 0x86

    if (ep->xfer_len >= TxPctSize)
 80036d0:	68bb      	ldr	r3, [r7, #8]
 80036d2:	699a      	ldr	r2, [r3, #24]
 80036d4:	f8b7 3086 	ldrh.w	r3, [r7, #134]	@ 0x86
 80036d8:	429a      	cmp	r2, r3
 80036da:	d307      	bcc.n	80036ec <HAL_PCD_EP_DB_Transmit+0x41c>
    {
      ep->xfer_len -= TxPctSize;
 80036dc:	68bb      	ldr	r3, [r7, #8]
 80036de:	699a      	ldr	r2, [r3, #24]
 80036e0:	f8b7 3086 	ldrh.w	r3, [r7, #134]	@ 0x86
 80036e4:	1ad2      	subs	r2, r2, r3
 80036e6:	68bb      	ldr	r3, [r7, #8]
 80036e8:	619a      	str	r2, [r3, #24]
 80036ea:	e002      	b.n	80036f2 <HAL_PCD_EP_DB_Transmit+0x422>
    }
    else
    {
      ep->xfer_len = 0U;
 80036ec:	68bb      	ldr	r3, [r7, #8]
 80036ee:	2200      	movs	r2, #0
 80036f0:	619a      	str	r2, [r3, #24]
    }

    /* Transfer is completed */
    if (ep->xfer_len == 0U)
 80036f2:	68bb      	ldr	r3, [r7, #8]
 80036f4:	699b      	ldr	r3, [r3, #24]
 80036f6:	2b00      	cmp	r3, #0
 80036f8:	f040 80c0 	bne.w	800387c <HAL_PCD_EP_DB_Transmit+0x5ac>
    {
      PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 80036fc:	68bb      	ldr	r3, [r7, #8]
 80036fe:	785b      	ldrb	r3, [r3, #1]
 8003700:	2b00      	cmp	r3, #0
 8003702:	d126      	bne.n	8003752 <HAL_PCD_EP_DB_Transmit+0x482>
 8003704:	68fb      	ldr	r3, [r7, #12]
 8003706:	681b      	ldr	r3, [r3, #0]
 8003708:	67fb      	str	r3, [r7, #124]	@ 0x7c
 800370a:	68fb      	ldr	r3, [r7, #12]
 800370c:	681b      	ldr	r3, [r3, #0]
 800370e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8003712:	b29b      	uxth	r3, r3
 8003714:	461a      	mov	r2, r3
 8003716:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8003718:	4413      	add	r3, r2
 800371a:	67fb      	str	r3, [r7, #124]	@ 0x7c
 800371c:	68bb      	ldr	r3, [r7, #8]
 800371e:	781b      	ldrb	r3, [r3, #0]
 8003720:	011a      	lsls	r2, r3, #4
 8003722:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8003724:	4413      	add	r3, r2
 8003726:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 800372a:	67bb      	str	r3, [r7, #120]	@ 0x78
 800372c:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800372e:	881b      	ldrh	r3, [r3, #0]
 8003730:	b29b      	uxth	r3, r3
 8003732:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8003736:	b29a      	uxth	r2, r3
 8003738:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800373a:	801a      	strh	r2, [r3, #0]
 800373c:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800373e:	881b      	ldrh	r3, [r3, #0]
 8003740:	b29b      	uxth	r3, r3
 8003742:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8003746:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800374a:	b29a      	uxth	r2, r3
 800374c:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800374e:	801a      	strh	r2, [r3, #0]
 8003750:	e01a      	b.n	8003788 <HAL_PCD_EP_DB_Transmit+0x4b8>
 8003752:	68bb      	ldr	r3, [r7, #8]
 8003754:	785b      	ldrb	r3, [r3, #1]
 8003756:	2b01      	cmp	r3, #1
 8003758:	d116      	bne.n	8003788 <HAL_PCD_EP_DB_Transmit+0x4b8>
 800375a:	68fb      	ldr	r3, [r7, #12]
 800375c:	681b      	ldr	r3, [r3, #0]
 800375e:	667b      	str	r3, [r7, #100]	@ 0x64
 8003760:	68fb      	ldr	r3, [r7, #12]
 8003762:	681b      	ldr	r3, [r3, #0]
 8003764:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8003768:	b29b      	uxth	r3, r3
 800376a:	461a      	mov	r2, r3
 800376c:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800376e:	4413      	add	r3, r2
 8003770:	667b      	str	r3, [r7, #100]	@ 0x64
 8003772:	68bb      	ldr	r3, [r7, #8]
 8003774:	781b      	ldrb	r3, [r3, #0]
 8003776:	011a      	lsls	r2, r3, #4
 8003778:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800377a:	4413      	add	r3, r2
 800377c:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 8003780:	663b      	str	r3, [r7, #96]	@ 0x60
 8003782:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8003784:	2200      	movs	r2, #0
 8003786:	801a      	strh	r2, [r3, #0]
      PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8003788:	68fb      	ldr	r3, [r7, #12]
 800378a:	681b      	ldr	r3, [r3, #0]
 800378c:	677b      	str	r3, [r7, #116]	@ 0x74
 800378e:	68bb      	ldr	r3, [r7, #8]
 8003790:	785b      	ldrb	r3, [r3, #1]
 8003792:	2b00      	cmp	r3, #0
 8003794:	d12b      	bne.n	80037ee <HAL_PCD_EP_DB_Transmit+0x51e>
 8003796:	68fb      	ldr	r3, [r7, #12]
 8003798:	681b      	ldr	r3, [r3, #0]
 800379a:	66fb      	str	r3, [r7, #108]	@ 0x6c
 800379c:	68fb      	ldr	r3, [r7, #12]
 800379e:	681b      	ldr	r3, [r3, #0]
 80037a0:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80037a4:	b29b      	uxth	r3, r3
 80037a6:	461a      	mov	r2, r3
 80037a8:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80037aa:	4413      	add	r3, r2
 80037ac:	66fb      	str	r3, [r7, #108]	@ 0x6c
 80037ae:	68bb      	ldr	r3, [r7, #8]
 80037b0:	781b      	ldrb	r3, [r3, #0]
 80037b2:	011a      	lsls	r2, r3, #4
 80037b4:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80037b6:	4413      	add	r3, r2
 80037b8:	f203 430c 	addw	r3, r3, #1036	@ 0x40c
 80037bc:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 80037c0:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 80037c4:	881b      	ldrh	r3, [r3, #0]
 80037c6:	b29b      	uxth	r3, r3
 80037c8:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80037cc:	b29a      	uxth	r2, r3
 80037ce:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 80037d2:	801a      	strh	r2, [r3, #0]
 80037d4:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 80037d8:	881b      	ldrh	r3, [r3, #0]
 80037da:	b29b      	uxth	r3, r3
 80037dc:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80037e0:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80037e4:	b29a      	uxth	r2, r3
 80037e6:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 80037ea:	801a      	strh	r2, [r3, #0]
 80037ec:	e017      	b.n	800381e <HAL_PCD_EP_DB_Transmit+0x54e>
 80037ee:	68bb      	ldr	r3, [r7, #8]
 80037f0:	785b      	ldrb	r3, [r3, #1]
 80037f2:	2b01      	cmp	r3, #1
 80037f4:	d113      	bne.n	800381e <HAL_PCD_EP_DB_Transmit+0x54e>
 80037f6:	68fb      	ldr	r3, [r7, #12]
 80037f8:	681b      	ldr	r3, [r3, #0]
 80037fa:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80037fe:	b29b      	uxth	r3, r3
 8003800:	461a      	mov	r2, r3
 8003802:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8003804:	4413      	add	r3, r2
 8003806:	677b      	str	r3, [r7, #116]	@ 0x74
 8003808:	68bb      	ldr	r3, [r7, #8]
 800380a:	781b      	ldrb	r3, [r3, #0]
 800380c:	011a      	lsls	r2, r3, #4
 800380e:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8003810:	4413      	add	r3, r2
 8003812:	f203 430c 	addw	r3, r3, #1036	@ 0x40c
 8003816:	673b      	str	r3, [r7, #112]	@ 0x70
 8003818:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800381a:	2200      	movs	r2, #0
 800381c:	801a      	strh	r2, [r3, #0]

      /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataInStageCallback(hpcd, ep->num);
#else
      HAL_PCD_DataInStageCallback(hpcd, ep->num);
 800381e:	68bb      	ldr	r3, [r7, #8]
 8003820:	781b      	ldrb	r3, [r3, #0]
 8003822:	4619      	mov	r1, r3
 8003824:	68f8      	ldr	r0, [r7, #12]
 8003826:	f008 f95e 	bl	800bae6 <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      /* need to Free USB Buff */
      if ((wEPVal & USB_EP_DTOG_RX) == 0U)
 800382a:	88fb      	ldrh	r3, [r7, #6]
 800382c:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8003830:	2b00      	cmp	r3, #0
 8003832:	f040 811a 	bne.w	8003a6a <HAL_PCD_EP_DB_Transmit+0x79a>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 8003836:	68fb      	ldr	r3, [r7, #12]
 8003838:	681b      	ldr	r3, [r3, #0]
 800383a:	461a      	mov	r2, r3
 800383c:	68bb      	ldr	r3, [r7, #8]
 800383e:	781b      	ldrb	r3, [r3, #0]
 8003840:	009b      	lsls	r3, r3, #2
 8003842:	4413      	add	r3, r2
 8003844:	881b      	ldrh	r3, [r3, #0]
 8003846:	b29b      	uxth	r3, r3
 8003848:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800384c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003850:	f8a7 3088 	strh.w	r3, [r7, #136]	@ 0x88
 8003854:	68fb      	ldr	r3, [r7, #12]
 8003856:	681b      	ldr	r3, [r3, #0]
 8003858:	461a      	mov	r2, r3
 800385a:	68bb      	ldr	r3, [r7, #8]
 800385c:	781b      	ldrb	r3, [r3, #0]
 800385e:	009b      	lsls	r3, r3, #2
 8003860:	441a      	add	r2, r3
 8003862:	f8b7 3088 	ldrh.w	r3, [r7, #136]	@ 0x88
 8003866:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800386a:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800386e:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8003872:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8003876:	b29b      	uxth	r3, r3
 8003878:	8013      	strh	r3, [r2, #0]
 800387a:	e0f6      	b.n	8003a6a <HAL_PCD_EP_DB_Transmit+0x79a>
      }
    }
    else /* Transfer is not yet Done */
    {
      /* need to Free USB Buff */
      if ((wEPVal & USB_EP_DTOG_RX) == 0U)
 800387c:	88fb      	ldrh	r3, [r7, #6]
 800387e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8003882:	2b00      	cmp	r3, #0
 8003884:	d121      	bne.n	80038ca <HAL_PCD_EP_DB_Transmit+0x5fa>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 8003886:	68fb      	ldr	r3, [r7, #12]
 8003888:	681b      	ldr	r3, [r3, #0]
 800388a:	461a      	mov	r2, r3
 800388c:	68bb      	ldr	r3, [r7, #8]
 800388e:	781b      	ldrb	r3, [r3, #0]
 8003890:	009b      	lsls	r3, r3, #2
 8003892:	4413      	add	r3, r2
 8003894:	881b      	ldrh	r3, [r3, #0]
 8003896:	b29b      	uxth	r3, r3
 8003898:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800389c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80038a0:	f8a7 304e 	strh.w	r3, [r7, #78]	@ 0x4e
 80038a4:	68fb      	ldr	r3, [r7, #12]
 80038a6:	681b      	ldr	r3, [r3, #0]
 80038a8:	461a      	mov	r2, r3
 80038aa:	68bb      	ldr	r3, [r7, #8]
 80038ac:	781b      	ldrb	r3, [r3, #0]
 80038ae:	009b      	lsls	r3, r3, #2
 80038b0:	441a      	add	r2, r3
 80038b2:	f8b7 304e 	ldrh.w	r3, [r7, #78]	@ 0x4e
 80038b6:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80038ba:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80038be:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 80038c2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80038c6:	b29b      	uxth	r3, r3
 80038c8:	8013      	strh	r3, [r2, #0]
      }

      /* Still there is data to Fill in the next Buffer */
      if (ep->xfer_fill_db == 1U)
 80038ca:	68bb      	ldr	r3, [r7, #8]
 80038cc:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 80038d0:	2b01      	cmp	r3, #1
 80038d2:	f040 80ca 	bne.w	8003a6a <HAL_PCD_EP_DB_Transmit+0x79a>
      {
        ep->xfer_buff += TxPctSize;
 80038d6:	68bb      	ldr	r3, [r7, #8]
 80038d8:	695a      	ldr	r2, [r3, #20]
 80038da:	f8b7 3086 	ldrh.w	r3, [r7, #134]	@ 0x86
 80038de:	441a      	add	r2, r3
 80038e0:	68bb      	ldr	r3, [r7, #8]
 80038e2:	615a      	str	r2, [r3, #20]
        ep->xfer_count += TxPctSize;
 80038e4:	68bb      	ldr	r3, [r7, #8]
 80038e6:	69da      	ldr	r2, [r3, #28]
 80038e8:	f8b7 3086 	ldrh.w	r3, [r7, #134]	@ 0x86
 80038ec:	441a      	add	r2, r3
 80038ee:	68bb      	ldr	r3, [r7, #8]
 80038f0:	61da      	str	r2, [r3, #28]

        /* Calculate the len of the new buffer to fill */
        if (ep->xfer_len_db >= ep->maxpacket)
 80038f2:	68bb      	ldr	r3, [r7, #8]
 80038f4:	6a1a      	ldr	r2, [r3, #32]
 80038f6:	68bb      	ldr	r3, [r7, #8]
 80038f8:	691b      	ldr	r3, [r3, #16]
 80038fa:	429a      	cmp	r2, r3
 80038fc:	d30b      	bcc.n	8003916 <HAL_PCD_EP_DB_Transmit+0x646>
        {
          len = ep->maxpacket;
 80038fe:	68bb      	ldr	r3, [r7, #8]
 8003900:	691b      	ldr	r3, [r3, #16]
 8003902:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
          ep->xfer_len_db -= len;
 8003906:	68bb      	ldr	r3, [r7, #8]
 8003908:	6a1a      	ldr	r2, [r3, #32]
 800390a:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800390e:	1ad2      	subs	r2, r2, r3
 8003910:	68bb      	ldr	r3, [r7, #8]
 8003912:	621a      	str	r2, [r3, #32]
 8003914:	e017      	b.n	8003946 <HAL_PCD_EP_DB_Transmit+0x676>
        }
        else if (ep->xfer_len_db == 0U)
 8003916:	68bb      	ldr	r3, [r7, #8]
 8003918:	6a1b      	ldr	r3, [r3, #32]
 800391a:	2b00      	cmp	r3, #0
 800391c:	d108      	bne.n	8003930 <HAL_PCD_EP_DB_Transmit+0x660>
        {
          len = TxPctSize;
 800391e:	f8b7 3086 	ldrh.w	r3, [r7, #134]	@ 0x86
 8003922:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
          ep->xfer_fill_db = 0U;
 8003926:	68bb      	ldr	r3, [r7, #8]
 8003928:	2200      	movs	r2, #0
 800392a:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
 800392e:	e00a      	b.n	8003946 <HAL_PCD_EP_DB_Transmit+0x676>
        }
        else
        {
          len = ep->xfer_len_db;
 8003930:	68bb      	ldr	r3, [r7, #8]
 8003932:	6a1b      	ldr	r3, [r3, #32]
 8003934:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
          ep->xfer_len_db = 0U;
 8003938:	68bb      	ldr	r3, [r7, #8]
 800393a:	2200      	movs	r2, #0
 800393c:	621a      	str	r2, [r3, #32]
          ep->xfer_fill_db = 0;
 800393e:	68bb      	ldr	r3, [r7, #8]
 8003940:	2200      	movs	r2, #0
 8003942:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
        }

        /* Set the Double buffer counter for pmabuffer1 */
        PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, len);
 8003946:	68fb      	ldr	r3, [r7, #12]
 8003948:	681b      	ldr	r3, [r3, #0]
 800394a:	657b      	str	r3, [r7, #84]	@ 0x54
 800394c:	68bb      	ldr	r3, [r7, #8]
 800394e:	785b      	ldrb	r3, [r3, #1]
 8003950:	2b00      	cmp	r3, #0
 8003952:	d165      	bne.n	8003a20 <HAL_PCD_EP_DB_Transmit+0x750>
 8003954:	68fb      	ldr	r3, [r7, #12]
 8003956:	681b      	ldr	r3, [r3, #0]
 8003958:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800395a:	68fb      	ldr	r3, [r7, #12]
 800395c:	681b      	ldr	r3, [r3, #0]
 800395e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8003962:	b29b      	uxth	r3, r3
 8003964:	461a      	mov	r2, r3
 8003966:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8003968:	4413      	add	r3, r2
 800396a:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800396c:	68bb      	ldr	r3, [r7, #8]
 800396e:	781b      	ldrb	r3, [r3, #0]
 8003970:	011a      	lsls	r2, r3, #4
 8003972:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8003974:	4413      	add	r3, r2
 8003976:	f203 430c 	addw	r3, r3, #1036	@ 0x40c
 800397a:	65bb      	str	r3, [r7, #88]	@ 0x58
 800397c:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800397e:	881b      	ldrh	r3, [r3, #0]
 8003980:	b29b      	uxth	r3, r3
 8003982:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8003986:	b29a      	uxth	r2, r3
 8003988:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800398a:	801a      	strh	r2, [r3, #0]
 800398c:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8003990:	2b3e      	cmp	r3, #62	@ 0x3e
 8003992:	d91d      	bls.n	80039d0 <HAL_PCD_EP_DB_Transmit+0x700>
 8003994:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8003998:	095b      	lsrs	r3, r3, #5
 800399a:	66bb      	str	r3, [r7, #104]	@ 0x68
 800399c:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80039a0:	f003 031f 	and.w	r3, r3, #31
 80039a4:	2b00      	cmp	r3, #0
 80039a6:	d102      	bne.n	80039ae <HAL_PCD_EP_DB_Transmit+0x6de>
 80039a8:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80039aa:	3b01      	subs	r3, #1
 80039ac:	66bb      	str	r3, [r7, #104]	@ 0x68
 80039ae:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80039b0:	881b      	ldrh	r3, [r3, #0]
 80039b2:	b29a      	uxth	r2, r3
 80039b4:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80039b6:	b29b      	uxth	r3, r3
 80039b8:	029b      	lsls	r3, r3, #10
 80039ba:	b29b      	uxth	r3, r3
 80039bc:	4313      	orrs	r3, r2
 80039be:	b29b      	uxth	r3, r3
 80039c0:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80039c4:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80039c8:	b29a      	uxth	r2, r3
 80039ca:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80039cc:	801a      	strh	r2, [r3, #0]
 80039ce:	e041      	b.n	8003a54 <HAL_PCD_EP_DB_Transmit+0x784>
 80039d0:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80039d4:	2b00      	cmp	r3, #0
 80039d6:	d10a      	bne.n	80039ee <HAL_PCD_EP_DB_Transmit+0x71e>
 80039d8:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80039da:	881b      	ldrh	r3, [r3, #0]
 80039dc:	b29b      	uxth	r3, r3
 80039de:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80039e2:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80039e6:	b29a      	uxth	r2, r3
 80039e8:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80039ea:	801a      	strh	r2, [r3, #0]
 80039ec:	e032      	b.n	8003a54 <HAL_PCD_EP_DB_Transmit+0x784>
 80039ee:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80039f2:	085b      	lsrs	r3, r3, #1
 80039f4:	66bb      	str	r3, [r7, #104]	@ 0x68
 80039f6:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80039fa:	f003 0301 	and.w	r3, r3, #1
 80039fe:	2b00      	cmp	r3, #0
 8003a00:	d002      	beq.n	8003a08 <HAL_PCD_EP_DB_Transmit+0x738>
 8003a02:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8003a04:	3301      	adds	r3, #1
 8003a06:	66bb      	str	r3, [r7, #104]	@ 0x68
 8003a08:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8003a0a:	881b      	ldrh	r3, [r3, #0]
 8003a0c:	b29a      	uxth	r2, r3
 8003a0e:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8003a10:	b29b      	uxth	r3, r3
 8003a12:	029b      	lsls	r3, r3, #10
 8003a14:	b29b      	uxth	r3, r3
 8003a16:	4313      	orrs	r3, r2
 8003a18:	b29a      	uxth	r2, r3
 8003a1a:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8003a1c:	801a      	strh	r2, [r3, #0]
 8003a1e:	e019      	b.n	8003a54 <HAL_PCD_EP_DB_Transmit+0x784>
 8003a20:	68bb      	ldr	r3, [r7, #8]
 8003a22:	785b      	ldrb	r3, [r3, #1]
 8003a24:	2b01      	cmp	r3, #1
 8003a26:	d115      	bne.n	8003a54 <HAL_PCD_EP_DB_Transmit+0x784>
 8003a28:	68fb      	ldr	r3, [r7, #12]
 8003a2a:	681b      	ldr	r3, [r3, #0]
 8003a2c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8003a30:	b29b      	uxth	r3, r3
 8003a32:	461a      	mov	r2, r3
 8003a34:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8003a36:	4413      	add	r3, r2
 8003a38:	657b      	str	r3, [r7, #84]	@ 0x54
 8003a3a:	68bb      	ldr	r3, [r7, #8]
 8003a3c:	781b      	ldrb	r3, [r3, #0]
 8003a3e:	011a      	lsls	r2, r3, #4
 8003a40:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8003a42:	4413      	add	r3, r2
 8003a44:	f203 430c 	addw	r3, r3, #1036	@ 0x40c
 8003a48:	653b      	str	r3, [r7, #80]	@ 0x50
 8003a4a:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8003a4e:	b29a      	uxth	r2, r3
 8003a50:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8003a52:	801a      	strh	r2, [r3, #0]

        /* Copy the user buffer to USB PMA */
        USB_WritePMA(hpcd->Instance, ep->xfer_buff,  ep->pmaaddr1, (uint16_t)len);
 8003a54:	68fb      	ldr	r3, [r7, #12]
 8003a56:	6818      	ldr	r0, [r3, #0]
 8003a58:	68bb      	ldr	r3, [r7, #8]
 8003a5a:	6959      	ldr	r1, [r3, #20]
 8003a5c:	68bb      	ldr	r3, [r7, #8]
 8003a5e:	895a      	ldrh	r2, [r3, #10]
 8003a60:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8003a64:	b29b      	uxth	r3, r3
 8003a66:	f003 fcdc 	bl	8007422 <USB_WritePMA>
      }
    }
  }

  /*enable endpoint IN*/
  PCD_SET_EP_TX_STATUS(hpcd->Instance, ep->num, USB_EP_TX_VALID);
 8003a6a:	68fb      	ldr	r3, [r7, #12]
 8003a6c:	681b      	ldr	r3, [r3, #0]
 8003a6e:	461a      	mov	r2, r3
 8003a70:	68bb      	ldr	r3, [r7, #8]
 8003a72:	781b      	ldrb	r3, [r3, #0]
 8003a74:	009b      	lsls	r3, r3, #2
 8003a76:	4413      	add	r3, r2
 8003a78:	881b      	ldrh	r3, [r3, #0]
 8003a7a:	b29b      	uxth	r3, r3
 8003a7c:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8003a80:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8003a84:	82bb      	strh	r3, [r7, #20]
 8003a86:	8abb      	ldrh	r3, [r7, #20]
 8003a88:	f083 0310 	eor.w	r3, r3, #16
 8003a8c:	82bb      	strh	r3, [r7, #20]
 8003a8e:	8abb      	ldrh	r3, [r7, #20]
 8003a90:	f083 0320 	eor.w	r3, r3, #32
 8003a94:	82bb      	strh	r3, [r7, #20]
 8003a96:	68fb      	ldr	r3, [r7, #12]
 8003a98:	681b      	ldr	r3, [r3, #0]
 8003a9a:	461a      	mov	r2, r3
 8003a9c:	68bb      	ldr	r3, [r7, #8]
 8003a9e:	781b      	ldrb	r3, [r3, #0]
 8003aa0:	009b      	lsls	r3, r3, #2
 8003aa2:	441a      	add	r2, r3
 8003aa4:	8abb      	ldrh	r3, [r7, #20]
 8003aa6:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8003aaa:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8003aae:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8003ab2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8003ab6:	b29b      	uxth	r3, r3
 8003ab8:	8013      	strh	r3, [r2, #0]

  return HAL_OK;
 8003aba:	2300      	movs	r3, #0
}
 8003abc:	4618      	mov	r0, r3
 8003abe:	3790      	adds	r7, #144	@ 0x90
 8003ac0:	46bd      	mov	sp, r7
 8003ac2:	bd80      	pop	{r7, pc}

08003ac4 <HAL_PCDEx_PMAConfig>:
  * @retval HAL status
  */

HAL_StatusTypeDef  HAL_PCDEx_PMAConfig(PCD_HandleTypeDef *hpcd, uint16_t ep_addr,
                                       uint16_t ep_kind, uint32_t pmaadress)
{
 8003ac4:	b480      	push	{r7}
 8003ac6:	b087      	sub	sp, #28
 8003ac8:	af00      	add	r7, sp, #0
 8003aca:	60f8      	str	r0, [r7, #12]
 8003acc:	607b      	str	r3, [r7, #4]
 8003ace:	460b      	mov	r3, r1
 8003ad0:	817b      	strh	r3, [r7, #10]
 8003ad2:	4613      	mov	r3, r2
 8003ad4:	813b      	strh	r3, [r7, #8]
  PCD_EPTypeDef *ep;

  /* initialize ep structure*/
  if ((0x80U & ep_addr) == 0x80U)
 8003ad6:	897b      	ldrh	r3, [r7, #10]
 8003ad8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003adc:	b29b      	uxth	r3, r3
 8003ade:	2b00      	cmp	r3, #0
 8003ae0:	d00b      	beq.n	8003afa <HAL_PCDEx_PMAConfig+0x36>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8003ae2:	897b      	ldrh	r3, [r7, #10]
 8003ae4:	f003 0207 	and.w	r2, r3, #7
 8003ae8:	4613      	mov	r3, r2
 8003aea:	009b      	lsls	r3, r3, #2
 8003aec:	4413      	add	r3, r2
 8003aee:	00db      	lsls	r3, r3, #3
 8003af0:	3310      	adds	r3, #16
 8003af2:	68fa      	ldr	r2, [r7, #12]
 8003af4:	4413      	add	r3, r2
 8003af6:	617b      	str	r3, [r7, #20]
 8003af8:	e009      	b.n	8003b0e <HAL_PCDEx_PMAConfig+0x4a>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 8003afa:	897a      	ldrh	r2, [r7, #10]
 8003afc:	4613      	mov	r3, r2
 8003afe:	009b      	lsls	r3, r3, #2
 8003b00:	4413      	add	r3, r2
 8003b02:	00db      	lsls	r3, r3, #3
 8003b04:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8003b08:	68fa      	ldr	r2, [r7, #12]
 8003b0a:	4413      	add	r3, r2
 8003b0c:	617b      	str	r3, [r7, #20]
  }

  /* Here we check if the endpoint is single or double Buffer*/
  if (ep_kind == PCD_SNG_BUF)
 8003b0e:	893b      	ldrh	r3, [r7, #8]
 8003b10:	2b00      	cmp	r3, #0
 8003b12:	d107      	bne.n	8003b24 <HAL_PCDEx_PMAConfig+0x60>
  {
    /* Single Buffer */
    ep->doublebuffer = 0U;
 8003b14:	697b      	ldr	r3, [r7, #20]
 8003b16:	2200      	movs	r2, #0
 8003b18:	731a      	strb	r2, [r3, #12]
    /* Configure the PMA */
    ep->pmaadress = (uint16_t)pmaadress;
 8003b1a:	687b      	ldr	r3, [r7, #4]
 8003b1c:	b29a      	uxth	r2, r3
 8003b1e:	697b      	ldr	r3, [r7, #20]
 8003b20:	80da      	strh	r2, [r3, #6]
 8003b22:	e00b      	b.n	8003b3c <HAL_PCDEx_PMAConfig+0x78>
  }
#if (USE_USB_DOUBLE_BUFFER == 1U)
  else /* USB_DBL_BUF */
  {
    /* Double Buffer Endpoint */
    ep->doublebuffer = 1U;
 8003b24:	697b      	ldr	r3, [r7, #20]
 8003b26:	2201      	movs	r2, #1
 8003b28:	731a      	strb	r2, [r3, #12]
    /* Configure the PMA */
    ep->pmaaddr0 = (uint16_t)(pmaadress & 0xFFFFU);
 8003b2a:	687b      	ldr	r3, [r7, #4]
 8003b2c:	b29a      	uxth	r2, r3
 8003b2e:	697b      	ldr	r3, [r7, #20]
 8003b30:	811a      	strh	r2, [r3, #8]
    ep->pmaaddr1 = (uint16_t)((pmaadress & 0xFFFF0000U) >> 16);
 8003b32:	687b      	ldr	r3, [r7, #4]
 8003b34:	0c1b      	lsrs	r3, r3, #16
 8003b36:	b29a      	uxth	r2, r3
 8003b38:	697b      	ldr	r3, [r7, #20]
 8003b3a:	815a      	strh	r2, [r3, #10]
  }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  return HAL_OK;
 8003b3c:	2300      	movs	r3, #0
}
 8003b3e:	4618      	mov	r0, r3
 8003b40:	371c      	adds	r7, #28
 8003b42:	46bd      	mov	sp, r7
 8003b44:	bc80      	pop	{r7}
 8003b46:	4770      	bx	lr

08003b48 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003b48:	b580      	push	{r7, lr}
 8003b4a:	b086      	sub	sp, #24
 8003b4c:	af00      	add	r7, sp, #0
 8003b4e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8003b50:	687b      	ldr	r3, [r7, #4]
 8003b52:	2b00      	cmp	r3, #0
 8003b54:	d101      	bne.n	8003b5a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8003b56:	2301      	movs	r3, #1
 8003b58:	e272      	b.n	8004040 <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003b5a:	687b      	ldr	r3, [r7, #4]
 8003b5c:	681b      	ldr	r3, [r3, #0]
 8003b5e:	f003 0301 	and.w	r3, r3, #1
 8003b62:	2b00      	cmp	r3, #0
 8003b64:	f000 8087 	beq.w	8003c76 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8003b68:	4b92      	ldr	r3, [pc, #584]	@ (8003db4 <HAL_RCC_OscConfig+0x26c>)
 8003b6a:	685b      	ldr	r3, [r3, #4]
 8003b6c:	f003 030c 	and.w	r3, r3, #12
 8003b70:	2b04      	cmp	r3, #4
 8003b72:	d00c      	beq.n	8003b8e <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8003b74:	4b8f      	ldr	r3, [pc, #572]	@ (8003db4 <HAL_RCC_OscConfig+0x26c>)
 8003b76:	685b      	ldr	r3, [r3, #4]
 8003b78:	f003 030c 	and.w	r3, r3, #12
 8003b7c:	2b08      	cmp	r3, #8
 8003b7e:	d112      	bne.n	8003ba6 <HAL_RCC_OscConfig+0x5e>
 8003b80:	4b8c      	ldr	r3, [pc, #560]	@ (8003db4 <HAL_RCC_OscConfig+0x26c>)
 8003b82:	685b      	ldr	r3, [r3, #4]
 8003b84:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003b88:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003b8c:	d10b      	bne.n	8003ba6 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003b8e:	4b89      	ldr	r3, [pc, #548]	@ (8003db4 <HAL_RCC_OscConfig+0x26c>)
 8003b90:	681b      	ldr	r3, [r3, #0]
 8003b92:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003b96:	2b00      	cmp	r3, #0
 8003b98:	d06c      	beq.n	8003c74 <HAL_RCC_OscConfig+0x12c>
 8003b9a:	687b      	ldr	r3, [r7, #4]
 8003b9c:	685b      	ldr	r3, [r3, #4]
 8003b9e:	2b00      	cmp	r3, #0
 8003ba0:	d168      	bne.n	8003c74 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8003ba2:	2301      	movs	r3, #1
 8003ba4:	e24c      	b.n	8004040 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003ba6:	687b      	ldr	r3, [r7, #4]
 8003ba8:	685b      	ldr	r3, [r3, #4]
 8003baa:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003bae:	d106      	bne.n	8003bbe <HAL_RCC_OscConfig+0x76>
 8003bb0:	4b80      	ldr	r3, [pc, #512]	@ (8003db4 <HAL_RCC_OscConfig+0x26c>)
 8003bb2:	681b      	ldr	r3, [r3, #0]
 8003bb4:	4a7f      	ldr	r2, [pc, #508]	@ (8003db4 <HAL_RCC_OscConfig+0x26c>)
 8003bb6:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003bba:	6013      	str	r3, [r2, #0]
 8003bbc:	e02e      	b.n	8003c1c <HAL_RCC_OscConfig+0xd4>
 8003bbe:	687b      	ldr	r3, [r7, #4]
 8003bc0:	685b      	ldr	r3, [r3, #4]
 8003bc2:	2b00      	cmp	r3, #0
 8003bc4:	d10c      	bne.n	8003be0 <HAL_RCC_OscConfig+0x98>
 8003bc6:	4b7b      	ldr	r3, [pc, #492]	@ (8003db4 <HAL_RCC_OscConfig+0x26c>)
 8003bc8:	681b      	ldr	r3, [r3, #0]
 8003bca:	4a7a      	ldr	r2, [pc, #488]	@ (8003db4 <HAL_RCC_OscConfig+0x26c>)
 8003bcc:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003bd0:	6013      	str	r3, [r2, #0]
 8003bd2:	4b78      	ldr	r3, [pc, #480]	@ (8003db4 <HAL_RCC_OscConfig+0x26c>)
 8003bd4:	681b      	ldr	r3, [r3, #0]
 8003bd6:	4a77      	ldr	r2, [pc, #476]	@ (8003db4 <HAL_RCC_OscConfig+0x26c>)
 8003bd8:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8003bdc:	6013      	str	r3, [r2, #0]
 8003bde:	e01d      	b.n	8003c1c <HAL_RCC_OscConfig+0xd4>
 8003be0:	687b      	ldr	r3, [r7, #4]
 8003be2:	685b      	ldr	r3, [r3, #4]
 8003be4:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8003be8:	d10c      	bne.n	8003c04 <HAL_RCC_OscConfig+0xbc>
 8003bea:	4b72      	ldr	r3, [pc, #456]	@ (8003db4 <HAL_RCC_OscConfig+0x26c>)
 8003bec:	681b      	ldr	r3, [r3, #0]
 8003bee:	4a71      	ldr	r2, [pc, #452]	@ (8003db4 <HAL_RCC_OscConfig+0x26c>)
 8003bf0:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8003bf4:	6013      	str	r3, [r2, #0]
 8003bf6:	4b6f      	ldr	r3, [pc, #444]	@ (8003db4 <HAL_RCC_OscConfig+0x26c>)
 8003bf8:	681b      	ldr	r3, [r3, #0]
 8003bfa:	4a6e      	ldr	r2, [pc, #440]	@ (8003db4 <HAL_RCC_OscConfig+0x26c>)
 8003bfc:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003c00:	6013      	str	r3, [r2, #0]
 8003c02:	e00b      	b.n	8003c1c <HAL_RCC_OscConfig+0xd4>
 8003c04:	4b6b      	ldr	r3, [pc, #428]	@ (8003db4 <HAL_RCC_OscConfig+0x26c>)
 8003c06:	681b      	ldr	r3, [r3, #0]
 8003c08:	4a6a      	ldr	r2, [pc, #424]	@ (8003db4 <HAL_RCC_OscConfig+0x26c>)
 8003c0a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003c0e:	6013      	str	r3, [r2, #0]
 8003c10:	4b68      	ldr	r3, [pc, #416]	@ (8003db4 <HAL_RCC_OscConfig+0x26c>)
 8003c12:	681b      	ldr	r3, [r3, #0]
 8003c14:	4a67      	ldr	r2, [pc, #412]	@ (8003db4 <HAL_RCC_OscConfig+0x26c>)
 8003c16:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8003c1a:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8003c1c:	687b      	ldr	r3, [r7, #4]
 8003c1e:	685b      	ldr	r3, [r3, #4]
 8003c20:	2b00      	cmp	r3, #0
 8003c22:	d013      	beq.n	8003c4c <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003c24:	f7fc ff1a 	bl	8000a5c <HAL_GetTick>
 8003c28:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003c2a:	e008      	b.n	8003c3e <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003c2c:	f7fc ff16 	bl	8000a5c <HAL_GetTick>
 8003c30:	4602      	mov	r2, r0
 8003c32:	693b      	ldr	r3, [r7, #16]
 8003c34:	1ad3      	subs	r3, r2, r3
 8003c36:	2b64      	cmp	r3, #100	@ 0x64
 8003c38:	d901      	bls.n	8003c3e <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8003c3a:	2303      	movs	r3, #3
 8003c3c:	e200      	b.n	8004040 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003c3e:	4b5d      	ldr	r3, [pc, #372]	@ (8003db4 <HAL_RCC_OscConfig+0x26c>)
 8003c40:	681b      	ldr	r3, [r3, #0]
 8003c42:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003c46:	2b00      	cmp	r3, #0
 8003c48:	d0f0      	beq.n	8003c2c <HAL_RCC_OscConfig+0xe4>
 8003c4a:	e014      	b.n	8003c76 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003c4c:	f7fc ff06 	bl	8000a5c <HAL_GetTick>
 8003c50:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003c52:	e008      	b.n	8003c66 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003c54:	f7fc ff02 	bl	8000a5c <HAL_GetTick>
 8003c58:	4602      	mov	r2, r0
 8003c5a:	693b      	ldr	r3, [r7, #16]
 8003c5c:	1ad3      	subs	r3, r2, r3
 8003c5e:	2b64      	cmp	r3, #100	@ 0x64
 8003c60:	d901      	bls.n	8003c66 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8003c62:	2303      	movs	r3, #3
 8003c64:	e1ec      	b.n	8004040 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003c66:	4b53      	ldr	r3, [pc, #332]	@ (8003db4 <HAL_RCC_OscConfig+0x26c>)
 8003c68:	681b      	ldr	r3, [r3, #0]
 8003c6a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003c6e:	2b00      	cmp	r3, #0
 8003c70:	d1f0      	bne.n	8003c54 <HAL_RCC_OscConfig+0x10c>
 8003c72:	e000      	b.n	8003c76 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003c74:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003c76:	687b      	ldr	r3, [r7, #4]
 8003c78:	681b      	ldr	r3, [r3, #0]
 8003c7a:	f003 0302 	and.w	r3, r3, #2
 8003c7e:	2b00      	cmp	r3, #0
 8003c80:	d063      	beq.n	8003d4a <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8003c82:	4b4c      	ldr	r3, [pc, #304]	@ (8003db4 <HAL_RCC_OscConfig+0x26c>)
 8003c84:	685b      	ldr	r3, [r3, #4]
 8003c86:	f003 030c 	and.w	r3, r3, #12
 8003c8a:	2b00      	cmp	r3, #0
 8003c8c:	d00b      	beq.n	8003ca6 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8003c8e:	4b49      	ldr	r3, [pc, #292]	@ (8003db4 <HAL_RCC_OscConfig+0x26c>)
 8003c90:	685b      	ldr	r3, [r3, #4]
 8003c92:	f003 030c 	and.w	r3, r3, #12
 8003c96:	2b08      	cmp	r3, #8
 8003c98:	d11c      	bne.n	8003cd4 <HAL_RCC_OscConfig+0x18c>
 8003c9a:	4b46      	ldr	r3, [pc, #280]	@ (8003db4 <HAL_RCC_OscConfig+0x26c>)
 8003c9c:	685b      	ldr	r3, [r3, #4]
 8003c9e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003ca2:	2b00      	cmp	r3, #0
 8003ca4:	d116      	bne.n	8003cd4 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003ca6:	4b43      	ldr	r3, [pc, #268]	@ (8003db4 <HAL_RCC_OscConfig+0x26c>)
 8003ca8:	681b      	ldr	r3, [r3, #0]
 8003caa:	f003 0302 	and.w	r3, r3, #2
 8003cae:	2b00      	cmp	r3, #0
 8003cb0:	d005      	beq.n	8003cbe <HAL_RCC_OscConfig+0x176>
 8003cb2:	687b      	ldr	r3, [r7, #4]
 8003cb4:	691b      	ldr	r3, [r3, #16]
 8003cb6:	2b01      	cmp	r3, #1
 8003cb8:	d001      	beq.n	8003cbe <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8003cba:	2301      	movs	r3, #1
 8003cbc:	e1c0      	b.n	8004040 <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003cbe:	4b3d      	ldr	r3, [pc, #244]	@ (8003db4 <HAL_RCC_OscConfig+0x26c>)
 8003cc0:	681b      	ldr	r3, [r3, #0]
 8003cc2:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8003cc6:	687b      	ldr	r3, [r7, #4]
 8003cc8:	695b      	ldr	r3, [r3, #20]
 8003cca:	00db      	lsls	r3, r3, #3
 8003ccc:	4939      	ldr	r1, [pc, #228]	@ (8003db4 <HAL_RCC_OscConfig+0x26c>)
 8003cce:	4313      	orrs	r3, r2
 8003cd0:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003cd2:	e03a      	b.n	8003d4a <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8003cd4:	687b      	ldr	r3, [r7, #4]
 8003cd6:	691b      	ldr	r3, [r3, #16]
 8003cd8:	2b00      	cmp	r3, #0
 8003cda:	d020      	beq.n	8003d1e <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003cdc:	4b36      	ldr	r3, [pc, #216]	@ (8003db8 <HAL_RCC_OscConfig+0x270>)
 8003cde:	2201      	movs	r2, #1
 8003ce0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003ce2:	f7fc febb 	bl	8000a5c <HAL_GetTick>
 8003ce6:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003ce8:	e008      	b.n	8003cfc <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003cea:	f7fc feb7 	bl	8000a5c <HAL_GetTick>
 8003cee:	4602      	mov	r2, r0
 8003cf0:	693b      	ldr	r3, [r7, #16]
 8003cf2:	1ad3      	subs	r3, r2, r3
 8003cf4:	2b02      	cmp	r3, #2
 8003cf6:	d901      	bls.n	8003cfc <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8003cf8:	2303      	movs	r3, #3
 8003cfa:	e1a1      	b.n	8004040 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003cfc:	4b2d      	ldr	r3, [pc, #180]	@ (8003db4 <HAL_RCC_OscConfig+0x26c>)
 8003cfe:	681b      	ldr	r3, [r3, #0]
 8003d00:	f003 0302 	and.w	r3, r3, #2
 8003d04:	2b00      	cmp	r3, #0
 8003d06:	d0f0      	beq.n	8003cea <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003d08:	4b2a      	ldr	r3, [pc, #168]	@ (8003db4 <HAL_RCC_OscConfig+0x26c>)
 8003d0a:	681b      	ldr	r3, [r3, #0]
 8003d0c:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8003d10:	687b      	ldr	r3, [r7, #4]
 8003d12:	695b      	ldr	r3, [r3, #20]
 8003d14:	00db      	lsls	r3, r3, #3
 8003d16:	4927      	ldr	r1, [pc, #156]	@ (8003db4 <HAL_RCC_OscConfig+0x26c>)
 8003d18:	4313      	orrs	r3, r2
 8003d1a:	600b      	str	r3, [r1, #0]
 8003d1c:	e015      	b.n	8003d4a <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003d1e:	4b26      	ldr	r3, [pc, #152]	@ (8003db8 <HAL_RCC_OscConfig+0x270>)
 8003d20:	2200      	movs	r2, #0
 8003d22:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003d24:	f7fc fe9a 	bl	8000a5c <HAL_GetTick>
 8003d28:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003d2a:	e008      	b.n	8003d3e <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003d2c:	f7fc fe96 	bl	8000a5c <HAL_GetTick>
 8003d30:	4602      	mov	r2, r0
 8003d32:	693b      	ldr	r3, [r7, #16]
 8003d34:	1ad3      	subs	r3, r2, r3
 8003d36:	2b02      	cmp	r3, #2
 8003d38:	d901      	bls.n	8003d3e <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8003d3a:	2303      	movs	r3, #3
 8003d3c:	e180      	b.n	8004040 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003d3e:	4b1d      	ldr	r3, [pc, #116]	@ (8003db4 <HAL_RCC_OscConfig+0x26c>)
 8003d40:	681b      	ldr	r3, [r3, #0]
 8003d42:	f003 0302 	and.w	r3, r3, #2
 8003d46:	2b00      	cmp	r3, #0
 8003d48:	d1f0      	bne.n	8003d2c <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003d4a:	687b      	ldr	r3, [r7, #4]
 8003d4c:	681b      	ldr	r3, [r3, #0]
 8003d4e:	f003 0308 	and.w	r3, r3, #8
 8003d52:	2b00      	cmp	r3, #0
 8003d54:	d03a      	beq.n	8003dcc <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8003d56:	687b      	ldr	r3, [r7, #4]
 8003d58:	699b      	ldr	r3, [r3, #24]
 8003d5a:	2b00      	cmp	r3, #0
 8003d5c:	d019      	beq.n	8003d92 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003d5e:	4b17      	ldr	r3, [pc, #92]	@ (8003dbc <HAL_RCC_OscConfig+0x274>)
 8003d60:	2201      	movs	r2, #1
 8003d62:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003d64:	f7fc fe7a 	bl	8000a5c <HAL_GetTick>
 8003d68:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003d6a:	e008      	b.n	8003d7e <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003d6c:	f7fc fe76 	bl	8000a5c <HAL_GetTick>
 8003d70:	4602      	mov	r2, r0
 8003d72:	693b      	ldr	r3, [r7, #16]
 8003d74:	1ad3      	subs	r3, r2, r3
 8003d76:	2b02      	cmp	r3, #2
 8003d78:	d901      	bls.n	8003d7e <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8003d7a:	2303      	movs	r3, #3
 8003d7c:	e160      	b.n	8004040 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003d7e:	4b0d      	ldr	r3, [pc, #52]	@ (8003db4 <HAL_RCC_OscConfig+0x26c>)
 8003d80:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003d82:	f003 0302 	and.w	r3, r3, #2
 8003d86:	2b00      	cmp	r3, #0
 8003d88:	d0f0      	beq.n	8003d6c <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8003d8a:	2001      	movs	r0, #1
 8003d8c:	f000 face 	bl	800432c <RCC_Delay>
 8003d90:	e01c      	b.n	8003dcc <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003d92:	4b0a      	ldr	r3, [pc, #40]	@ (8003dbc <HAL_RCC_OscConfig+0x274>)
 8003d94:	2200      	movs	r2, #0
 8003d96:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003d98:	f7fc fe60 	bl	8000a5c <HAL_GetTick>
 8003d9c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003d9e:	e00f      	b.n	8003dc0 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003da0:	f7fc fe5c 	bl	8000a5c <HAL_GetTick>
 8003da4:	4602      	mov	r2, r0
 8003da6:	693b      	ldr	r3, [r7, #16]
 8003da8:	1ad3      	subs	r3, r2, r3
 8003daa:	2b02      	cmp	r3, #2
 8003dac:	d908      	bls.n	8003dc0 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8003dae:	2303      	movs	r3, #3
 8003db0:	e146      	b.n	8004040 <HAL_RCC_OscConfig+0x4f8>
 8003db2:	bf00      	nop
 8003db4:	40021000 	.word	0x40021000
 8003db8:	42420000 	.word	0x42420000
 8003dbc:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003dc0:	4b92      	ldr	r3, [pc, #584]	@ (800400c <HAL_RCC_OscConfig+0x4c4>)
 8003dc2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003dc4:	f003 0302 	and.w	r3, r3, #2
 8003dc8:	2b00      	cmp	r3, #0
 8003dca:	d1e9      	bne.n	8003da0 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003dcc:	687b      	ldr	r3, [r7, #4]
 8003dce:	681b      	ldr	r3, [r3, #0]
 8003dd0:	f003 0304 	and.w	r3, r3, #4
 8003dd4:	2b00      	cmp	r3, #0
 8003dd6:	f000 80a6 	beq.w	8003f26 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003dda:	2300      	movs	r3, #0
 8003ddc:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003dde:	4b8b      	ldr	r3, [pc, #556]	@ (800400c <HAL_RCC_OscConfig+0x4c4>)
 8003de0:	69db      	ldr	r3, [r3, #28]
 8003de2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003de6:	2b00      	cmp	r3, #0
 8003de8:	d10d      	bne.n	8003e06 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003dea:	4b88      	ldr	r3, [pc, #544]	@ (800400c <HAL_RCC_OscConfig+0x4c4>)
 8003dec:	69db      	ldr	r3, [r3, #28]
 8003dee:	4a87      	ldr	r2, [pc, #540]	@ (800400c <HAL_RCC_OscConfig+0x4c4>)
 8003df0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003df4:	61d3      	str	r3, [r2, #28]
 8003df6:	4b85      	ldr	r3, [pc, #532]	@ (800400c <HAL_RCC_OscConfig+0x4c4>)
 8003df8:	69db      	ldr	r3, [r3, #28]
 8003dfa:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003dfe:	60bb      	str	r3, [r7, #8]
 8003e00:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003e02:	2301      	movs	r3, #1
 8003e04:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003e06:	4b82      	ldr	r3, [pc, #520]	@ (8004010 <HAL_RCC_OscConfig+0x4c8>)
 8003e08:	681b      	ldr	r3, [r3, #0]
 8003e0a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003e0e:	2b00      	cmp	r3, #0
 8003e10:	d118      	bne.n	8003e44 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003e12:	4b7f      	ldr	r3, [pc, #508]	@ (8004010 <HAL_RCC_OscConfig+0x4c8>)
 8003e14:	681b      	ldr	r3, [r3, #0]
 8003e16:	4a7e      	ldr	r2, [pc, #504]	@ (8004010 <HAL_RCC_OscConfig+0x4c8>)
 8003e18:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003e1c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003e1e:	f7fc fe1d 	bl	8000a5c <HAL_GetTick>
 8003e22:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003e24:	e008      	b.n	8003e38 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003e26:	f7fc fe19 	bl	8000a5c <HAL_GetTick>
 8003e2a:	4602      	mov	r2, r0
 8003e2c:	693b      	ldr	r3, [r7, #16]
 8003e2e:	1ad3      	subs	r3, r2, r3
 8003e30:	2b64      	cmp	r3, #100	@ 0x64
 8003e32:	d901      	bls.n	8003e38 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8003e34:	2303      	movs	r3, #3
 8003e36:	e103      	b.n	8004040 <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003e38:	4b75      	ldr	r3, [pc, #468]	@ (8004010 <HAL_RCC_OscConfig+0x4c8>)
 8003e3a:	681b      	ldr	r3, [r3, #0]
 8003e3c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003e40:	2b00      	cmp	r3, #0
 8003e42:	d0f0      	beq.n	8003e26 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003e44:	687b      	ldr	r3, [r7, #4]
 8003e46:	68db      	ldr	r3, [r3, #12]
 8003e48:	2b01      	cmp	r3, #1
 8003e4a:	d106      	bne.n	8003e5a <HAL_RCC_OscConfig+0x312>
 8003e4c:	4b6f      	ldr	r3, [pc, #444]	@ (800400c <HAL_RCC_OscConfig+0x4c4>)
 8003e4e:	6a1b      	ldr	r3, [r3, #32]
 8003e50:	4a6e      	ldr	r2, [pc, #440]	@ (800400c <HAL_RCC_OscConfig+0x4c4>)
 8003e52:	f043 0301 	orr.w	r3, r3, #1
 8003e56:	6213      	str	r3, [r2, #32]
 8003e58:	e02d      	b.n	8003eb6 <HAL_RCC_OscConfig+0x36e>
 8003e5a:	687b      	ldr	r3, [r7, #4]
 8003e5c:	68db      	ldr	r3, [r3, #12]
 8003e5e:	2b00      	cmp	r3, #0
 8003e60:	d10c      	bne.n	8003e7c <HAL_RCC_OscConfig+0x334>
 8003e62:	4b6a      	ldr	r3, [pc, #424]	@ (800400c <HAL_RCC_OscConfig+0x4c4>)
 8003e64:	6a1b      	ldr	r3, [r3, #32]
 8003e66:	4a69      	ldr	r2, [pc, #420]	@ (800400c <HAL_RCC_OscConfig+0x4c4>)
 8003e68:	f023 0301 	bic.w	r3, r3, #1
 8003e6c:	6213      	str	r3, [r2, #32]
 8003e6e:	4b67      	ldr	r3, [pc, #412]	@ (800400c <HAL_RCC_OscConfig+0x4c4>)
 8003e70:	6a1b      	ldr	r3, [r3, #32]
 8003e72:	4a66      	ldr	r2, [pc, #408]	@ (800400c <HAL_RCC_OscConfig+0x4c4>)
 8003e74:	f023 0304 	bic.w	r3, r3, #4
 8003e78:	6213      	str	r3, [r2, #32]
 8003e7a:	e01c      	b.n	8003eb6 <HAL_RCC_OscConfig+0x36e>
 8003e7c:	687b      	ldr	r3, [r7, #4]
 8003e7e:	68db      	ldr	r3, [r3, #12]
 8003e80:	2b05      	cmp	r3, #5
 8003e82:	d10c      	bne.n	8003e9e <HAL_RCC_OscConfig+0x356>
 8003e84:	4b61      	ldr	r3, [pc, #388]	@ (800400c <HAL_RCC_OscConfig+0x4c4>)
 8003e86:	6a1b      	ldr	r3, [r3, #32]
 8003e88:	4a60      	ldr	r2, [pc, #384]	@ (800400c <HAL_RCC_OscConfig+0x4c4>)
 8003e8a:	f043 0304 	orr.w	r3, r3, #4
 8003e8e:	6213      	str	r3, [r2, #32]
 8003e90:	4b5e      	ldr	r3, [pc, #376]	@ (800400c <HAL_RCC_OscConfig+0x4c4>)
 8003e92:	6a1b      	ldr	r3, [r3, #32]
 8003e94:	4a5d      	ldr	r2, [pc, #372]	@ (800400c <HAL_RCC_OscConfig+0x4c4>)
 8003e96:	f043 0301 	orr.w	r3, r3, #1
 8003e9a:	6213      	str	r3, [r2, #32]
 8003e9c:	e00b      	b.n	8003eb6 <HAL_RCC_OscConfig+0x36e>
 8003e9e:	4b5b      	ldr	r3, [pc, #364]	@ (800400c <HAL_RCC_OscConfig+0x4c4>)
 8003ea0:	6a1b      	ldr	r3, [r3, #32]
 8003ea2:	4a5a      	ldr	r2, [pc, #360]	@ (800400c <HAL_RCC_OscConfig+0x4c4>)
 8003ea4:	f023 0301 	bic.w	r3, r3, #1
 8003ea8:	6213      	str	r3, [r2, #32]
 8003eaa:	4b58      	ldr	r3, [pc, #352]	@ (800400c <HAL_RCC_OscConfig+0x4c4>)
 8003eac:	6a1b      	ldr	r3, [r3, #32]
 8003eae:	4a57      	ldr	r2, [pc, #348]	@ (800400c <HAL_RCC_OscConfig+0x4c4>)
 8003eb0:	f023 0304 	bic.w	r3, r3, #4
 8003eb4:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8003eb6:	687b      	ldr	r3, [r7, #4]
 8003eb8:	68db      	ldr	r3, [r3, #12]
 8003eba:	2b00      	cmp	r3, #0
 8003ebc:	d015      	beq.n	8003eea <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003ebe:	f7fc fdcd 	bl	8000a5c <HAL_GetTick>
 8003ec2:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003ec4:	e00a      	b.n	8003edc <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003ec6:	f7fc fdc9 	bl	8000a5c <HAL_GetTick>
 8003eca:	4602      	mov	r2, r0
 8003ecc:	693b      	ldr	r3, [r7, #16]
 8003ece:	1ad3      	subs	r3, r2, r3
 8003ed0:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003ed4:	4293      	cmp	r3, r2
 8003ed6:	d901      	bls.n	8003edc <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8003ed8:	2303      	movs	r3, #3
 8003eda:	e0b1      	b.n	8004040 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003edc:	4b4b      	ldr	r3, [pc, #300]	@ (800400c <HAL_RCC_OscConfig+0x4c4>)
 8003ede:	6a1b      	ldr	r3, [r3, #32]
 8003ee0:	f003 0302 	and.w	r3, r3, #2
 8003ee4:	2b00      	cmp	r3, #0
 8003ee6:	d0ee      	beq.n	8003ec6 <HAL_RCC_OscConfig+0x37e>
 8003ee8:	e014      	b.n	8003f14 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003eea:	f7fc fdb7 	bl	8000a5c <HAL_GetTick>
 8003eee:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003ef0:	e00a      	b.n	8003f08 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003ef2:	f7fc fdb3 	bl	8000a5c <HAL_GetTick>
 8003ef6:	4602      	mov	r2, r0
 8003ef8:	693b      	ldr	r3, [r7, #16]
 8003efa:	1ad3      	subs	r3, r2, r3
 8003efc:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003f00:	4293      	cmp	r3, r2
 8003f02:	d901      	bls.n	8003f08 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8003f04:	2303      	movs	r3, #3
 8003f06:	e09b      	b.n	8004040 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003f08:	4b40      	ldr	r3, [pc, #256]	@ (800400c <HAL_RCC_OscConfig+0x4c4>)
 8003f0a:	6a1b      	ldr	r3, [r3, #32]
 8003f0c:	f003 0302 	and.w	r3, r3, #2
 8003f10:	2b00      	cmp	r3, #0
 8003f12:	d1ee      	bne.n	8003ef2 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8003f14:	7dfb      	ldrb	r3, [r7, #23]
 8003f16:	2b01      	cmp	r3, #1
 8003f18:	d105      	bne.n	8003f26 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003f1a:	4b3c      	ldr	r3, [pc, #240]	@ (800400c <HAL_RCC_OscConfig+0x4c4>)
 8003f1c:	69db      	ldr	r3, [r3, #28]
 8003f1e:	4a3b      	ldr	r2, [pc, #236]	@ (800400c <HAL_RCC_OscConfig+0x4c4>)
 8003f20:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003f24:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003f26:	687b      	ldr	r3, [r7, #4]
 8003f28:	69db      	ldr	r3, [r3, #28]
 8003f2a:	2b00      	cmp	r3, #0
 8003f2c:	f000 8087 	beq.w	800403e <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8003f30:	4b36      	ldr	r3, [pc, #216]	@ (800400c <HAL_RCC_OscConfig+0x4c4>)
 8003f32:	685b      	ldr	r3, [r3, #4]
 8003f34:	f003 030c 	and.w	r3, r3, #12
 8003f38:	2b08      	cmp	r3, #8
 8003f3a:	d061      	beq.n	8004000 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003f3c:	687b      	ldr	r3, [r7, #4]
 8003f3e:	69db      	ldr	r3, [r3, #28]
 8003f40:	2b02      	cmp	r3, #2
 8003f42:	d146      	bne.n	8003fd2 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003f44:	4b33      	ldr	r3, [pc, #204]	@ (8004014 <HAL_RCC_OscConfig+0x4cc>)
 8003f46:	2200      	movs	r2, #0
 8003f48:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003f4a:	f7fc fd87 	bl	8000a5c <HAL_GetTick>
 8003f4e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003f50:	e008      	b.n	8003f64 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003f52:	f7fc fd83 	bl	8000a5c <HAL_GetTick>
 8003f56:	4602      	mov	r2, r0
 8003f58:	693b      	ldr	r3, [r7, #16]
 8003f5a:	1ad3      	subs	r3, r2, r3
 8003f5c:	2b02      	cmp	r3, #2
 8003f5e:	d901      	bls.n	8003f64 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8003f60:	2303      	movs	r3, #3
 8003f62:	e06d      	b.n	8004040 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003f64:	4b29      	ldr	r3, [pc, #164]	@ (800400c <HAL_RCC_OscConfig+0x4c4>)
 8003f66:	681b      	ldr	r3, [r3, #0]
 8003f68:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003f6c:	2b00      	cmp	r3, #0
 8003f6e:	d1f0      	bne.n	8003f52 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8003f70:	687b      	ldr	r3, [r7, #4]
 8003f72:	6a1b      	ldr	r3, [r3, #32]
 8003f74:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003f78:	d108      	bne.n	8003f8c <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8003f7a:	4b24      	ldr	r3, [pc, #144]	@ (800400c <HAL_RCC_OscConfig+0x4c4>)
 8003f7c:	685b      	ldr	r3, [r3, #4]
 8003f7e:	f423 3200 	bic.w	r2, r3, #131072	@ 0x20000
 8003f82:	687b      	ldr	r3, [r7, #4]
 8003f84:	689b      	ldr	r3, [r3, #8]
 8003f86:	4921      	ldr	r1, [pc, #132]	@ (800400c <HAL_RCC_OscConfig+0x4c4>)
 8003f88:	4313      	orrs	r3, r2
 8003f8a:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8003f8c:	4b1f      	ldr	r3, [pc, #124]	@ (800400c <HAL_RCC_OscConfig+0x4c4>)
 8003f8e:	685b      	ldr	r3, [r3, #4]
 8003f90:	f423 1274 	bic.w	r2, r3, #3997696	@ 0x3d0000
 8003f94:	687b      	ldr	r3, [r7, #4]
 8003f96:	6a19      	ldr	r1, [r3, #32]
 8003f98:	687b      	ldr	r3, [r7, #4]
 8003f9a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003f9c:	430b      	orrs	r3, r1
 8003f9e:	491b      	ldr	r1, [pc, #108]	@ (800400c <HAL_RCC_OscConfig+0x4c4>)
 8003fa0:	4313      	orrs	r3, r2
 8003fa2:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003fa4:	4b1b      	ldr	r3, [pc, #108]	@ (8004014 <HAL_RCC_OscConfig+0x4cc>)
 8003fa6:	2201      	movs	r2, #1
 8003fa8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003faa:	f7fc fd57 	bl	8000a5c <HAL_GetTick>
 8003fae:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8003fb0:	e008      	b.n	8003fc4 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003fb2:	f7fc fd53 	bl	8000a5c <HAL_GetTick>
 8003fb6:	4602      	mov	r2, r0
 8003fb8:	693b      	ldr	r3, [r7, #16]
 8003fba:	1ad3      	subs	r3, r2, r3
 8003fbc:	2b02      	cmp	r3, #2
 8003fbe:	d901      	bls.n	8003fc4 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8003fc0:	2303      	movs	r3, #3
 8003fc2:	e03d      	b.n	8004040 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8003fc4:	4b11      	ldr	r3, [pc, #68]	@ (800400c <HAL_RCC_OscConfig+0x4c4>)
 8003fc6:	681b      	ldr	r3, [r3, #0]
 8003fc8:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003fcc:	2b00      	cmp	r3, #0
 8003fce:	d0f0      	beq.n	8003fb2 <HAL_RCC_OscConfig+0x46a>
 8003fd0:	e035      	b.n	800403e <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003fd2:	4b10      	ldr	r3, [pc, #64]	@ (8004014 <HAL_RCC_OscConfig+0x4cc>)
 8003fd4:	2200      	movs	r2, #0
 8003fd6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003fd8:	f7fc fd40 	bl	8000a5c <HAL_GetTick>
 8003fdc:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003fde:	e008      	b.n	8003ff2 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003fe0:	f7fc fd3c 	bl	8000a5c <HAL_GetTick>
 8003fe4:	4602      	mov	r2, r0
 8003fe6:	693b      	ldr	r3, [r7, #16]
 8003fe8:	1ad3      	subs	r3, r2, r3
 8003fea:	2b02      	cmp	r3, #2
 8003fec:	d901      	bls.n	8003ff2 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8003fee:	2303      	movs	r3, #3
 8003ff0:	e026      	b.n	8004040 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003ff2:	4b06      	ldr	r3, [pc, #24]	@ (800400c <HAL_RCC_OscConfig+0x4c4>)
 8003ff4:	681b      	ldr	r3, [r3, #0]
 8003ff6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003ffa:	2b00      	cmp	r3, #0
 8003ffc:	d1f0      	bne.n	8003fe0 <HAL_RCC_OscConfig+0x498>
 8003ffe:	e01e      	b.n	800403e <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8004000:	687b      	ldr	r3, [r7, #4]
 8004002:	69db      	ldr	r3, [r3, #28]
 8004004:	2b01      	cmp	r3, #1
 8004006:	d107      	bne.n	8004018 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 8004008:	2301      	movs	r3, #1
 800400a:	e019      	b.n	8004040 <HAL_RCC_OscConfig+0x4f8>
 800400c:	40021000 	.word	0x40021000
 8004010:	40007000 	.word	0x40007000
 8004014:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8004018:	4b0b      	ldr	r3, [pc, #44]	@ (8004048 <HAL_RCC_OscConfig+0x500>)
 800401a:	685b      	ldr	r3, [r3, #4]
 800401c:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800401e:	68fb      	ldr	r3, [r7, #12]
 8004020:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 8004024:	687b      	ldr	r3, [r7, #4]
 8004026:	6a1b      	ldr	r3, [r3, #32]
 8004028:	429a      	cmp	r2, r3
 800402a:	d106      	bne.n	800403a <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 800402c:	68fb      	ldr	r3, [r7, #12]
 800402e:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 8004032:	687b      	ldr	r3, [r7, #4]
 8004034:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004036:	429a      	cmp	r2, r3
 8004038:	d001      	beq.n	800403e <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 800403a:	2301      	movs	r3, #1
 800403c:	e000      	b.n	8004040 <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 800403e:	2300      	movs	r3, #0
}
 8004040:	4618      	mov	r0, r3
 8004042:	3718      	adds	r7, #24
 8004044:	46bd      	mov	sp, r7
 8004046:	bd80      	pop	{r7, pc}
 8004048:	40021000 	.word	0x40021000

0800404c <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800404c:	b580      	push	{r7, lr}
 800404e:	b084      	sub	sp, #16
 8004050:	af00      	add	r7, sp, #0
 8004052:	6078      	str	r0, [r7, #4]
 8004054:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8004056:	687b      	ldr	r3, [r7, #4]
 8004058:	2b00      	cmp	r3, #0
 800405a:	d101      	bne.n	8004060 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800405c:	2301      	movs	r3, #1
 800405e:	e0d0      	b.n	8004202 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8004060:	4b6a      	ldr	r3, [pc, #424]	@ (800420c <HAL_RCC_ClockConfig+0x1c0>)
 8004062:	681b      	ldr	r3, [r3, #0]
 8004064:	f003 0307 	and.w	r3, r3, #7
 8004068:	683a      	ldr	r2, [r7, #0]
 800406a:	429a      	cmp	r2, r3
 800406c:	d910      	bls.n	8004090 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800406e:	4b67      	ldr	r3, [pc, #412]	@ (800420c <HAL_RCC_ClockConfig+0x1c0>)
 8004070:	681b      	ldr	r3, [r3, #0]
 8004072:	f023 0207 	bic.w	r2, r3, #7
 8004076:	4965      	ldr	r1, [pc, #404]	@ (800420c <HAL_RCC_ClockConfig+0x1c0>)
 8004078:	683b      	ldr	r3, [r7, #0]
 800407a:	4313      	orrs	r3, r2
 800407c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800407e:	4b63      	ldr	r3, [pc, #396]	@ (800420c <HAL_RCC_ClockConfig+0x1c0>)
 8004080:	681b      	ldr	r3, [r3, #0]
 8004082:	f003 0307 	and.w	r3, r3, #7
 8004086:	683a      	ldr	r2, [r7, #0]
 8004088:	429a      	cmp	r2, r3
 800408a:	d001      	beq.n	8004090 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 800408c:	2301      	movs	r3, #1
 800408e:	e0b8      	b.n	8004202 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004090:	687b      	ldr	r3, [r7, #4]
 8004092:	681b      	ldr	r3, [r3, #0]
 8004094:	f003 0302 	and.w	r3, r3, #2
 8004098:	2b00      	cmp	r3, #0
 800409a:	d020      	beq.n	80040de <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800409c:	687b      	ldr	r3, [r7, #4]
 800409e:	681b      	ldr	r3, [r3, #0]
 80040a0:	f003 0304 	and.w	r3, r3, #4
 80040a4:	2b00      	cmp	r3, #0
 80040a6:	d005      	beq.n	80040b4 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80040a8:	4b59      	ldr	r3, [pc, #356]	@ (8004210 <HAL_RCC_ClockConfig+0x1c4>)
 80040aa:	685b      	ldr	r3, [r3, #4]
 80040ac:	4a58      	ldr	r2, [pc, #352]	@ (8004210 <HAL_RCC_ClockConfig+0x1c4>)
 80040ae:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 80040b2:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80040b4:	687b      	ldr	r3, [r7, #4]
 80040b6:	681b      	ldr	r3, [r3, #0]
 80040b8:	f003 0308 	and.w	r3, r3, #8
 80040bc:	2b00      	cmp	r3, #0
 80040be:	d005      	beq.n	80040cc <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80040c0:	4b53      	ldr	r3, [pc, #332]	@ (8004210 <HAL_RCC_ClockConfig+0x1c4>)
 80040c2:	685b      	ldr	r3, [r3, #4]
 80040c4:	4a52      	ldr	r2, [pc, #328]	@ (8004210 <HAL_RCC_ClockConfig+0x1c4>)
 80040c6:	f443 5360 	orr.w	r3, r3, #14336	@ 0x3800
 80040ca:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80040cc:	4b50      	ldr	r3, [pc, #320]	@ (8004210 <HAL_RCC_ClockConfig+0x1c4>)
 80040ce:	685b      	ldr	r3, [r3, #4]
 80040d0:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80040d4:	687b      	ldr	r3, [r7, #4]
 80040d6:	689b      	ldr	r3, [r3, #8]
 80040d8:	494d      	ldr	r1, [pc, #308]	@ (8004210 <HAL_RCC_ClockConfig+0x1c4>)
 80040da:	4313      	orrs	r3, r2
 80040dc:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80040de:	687b      	ldr	r3, [r7, #4]
 80040e0:	681b      	ldr	r3, [r3, #0]
 80040e2:	f003 0301 	and.w	r3, r3, #1
 80040e6:	2b00      	cmp	r3, #0
 80040e8:	d040      	beq.n	800416c <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80040ea:	687b      	ldr	r3, [r7, #4]
 80040ec:	685b      	ldr	r3, [r3, #4]
 80040ee:	2b01      	cmp	r3, #1
 80040f0:	d107      	bne.n	8004102 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80040f2:	4b47      	ldr	r3, [pc, #284]	@ (8004210 <HAL_RCC_ClockConfig+0x1c4>)
 80040f4:	681b      	ldr	r3, [r3, #0]
 80040f6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80040fa:	2b00      	cmp	r3, #0
 80040fc:	d115      	bne.n	800412a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80040fe:	2301      	movs	r3, #1
 8004100:	e07f      	b.n	8004202 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8004102:	687b      	ldr	r3, [r7, #4]
 8004104:	685b      	ldr	r3, [r3, #4]
 8004106:	2b02      	cmp	r3, #2
 8004108:	d107      	bne.n	800411a <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800410a:	4b41      	ldr	r3, [pc, #260]	@ (8004210 <HAL_RCC_ClockConfig+0x1c4>)
 800410c:	681b      	ldr	r3, [r3, #0]
 800410e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004112:	2b00      	cmp	r3, #0
 8004114:	d109      	bne.n	800412a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004116:	2301      	movs	r3, #1
 8004118:	e073      	b.n	8004202 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800411a:	4b3d      	ldr	r3, [pc, #244]	@ (8004210 <HAL_RCC_ClockConfig+0x1c4>)
 800411c:	681b      	ldr	r3, [r3, #0]
 800411e:	f003 0302 	and.w	r3, r3, #2
 8004122:	2b00      	cmp	r3, #0
 8004124:	d101      	bne.n	800412a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004126:	2301      	movs	r3, #1
 8004128:	e06b      	b.n	8004202 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800412a:	4b39      	ldr	r3, [pc, #228]	@ (8004210 <HAL_RCC_ClockConfig+0x1c4>)
 800412c:	685b      	ldr	r3, [r3, #4]
 800412e:	f023 0203 	bic.w	r2, r3, #3
 8004132:	687b      	ldr	r3, [r7, #4]
 8004134:	685b      	ldr	r3, [r3, #4]
 8004136:	4936      	ldr	r1, [pc, #216]	@ (8004210 <HAL_RCC_ClockConfig+0x1c4>)
 8004138:	4313      	orrs	r3, r2
 800413a:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 800413c:	f7fc fc8e 	bl	8000a5c <HAL_GetTick>
 8004140:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004142:	e00a      	b.n	800415a <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004144:	f7fc fc8a 	bl	8000a5c <HAL_GetTick>
 8004148:	4602      	mov	r2, r0
 800414a:	68fb      	ldr	r3, [r7, #12]
 800414c:	1ad3      	subs	r3, r2, r3
 800414e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004152:	4293      	cmp	r3, r2
 8004154:	d901      	bls.n	800415a <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8004156:	2303      	movs	r3, #3
 8004158:	e053      	b.n	8004202 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800415a:	4b2d      	ldr	r3, [pc, #180]	@ (8004210 <HAL_RCC_ClockConfig+0x1c4>)
 800415c:	685b      	ldr	r3, [r3, #4]
 800415e:	f003 020c 	and.w	r2, r3, #12
 8004162:	687b      	ldr	r3, [r7, #4]
 8004164:	685b      	ldr	r3, [r3, #4]
 8004166:	009b      	lsls	r3, r3, #2
 8004168:	429a      	cmp	r2, r3
 800416a:	d1eb      	bne.n	8004144 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800416c:	4b27      	ldr	r3, [pc, #156]	@ (800420c <HAL_RCC_ClockConfig+0x1c0>)
 800416e:	681b      	ldr	r3, [r3, #0]
 8004170:	f003 0307 	and.w	r3, r3, #7
 8004174:	683a      	ldr	r2, [r7, #0]
 8004176:	429a      	cmp	r2, r3
 8004178:	d210      	bcs.n	800419c <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800417a:	4b24      	ldr	r3, [pc, #144]	@ (800420c <HAL_RCC_ClockConfig+0x1c0>)
 800417c:	681b      	ldr	r3, [r3, #0]
 800417e:	f023 0207 	bic.w	r2, r3, #7
 8004182:	4922      	ldr	r1, [pc, #136]	@ (800420c <HAL_RCC_ClockConfig+0x1c0>)
 8004184:	683b      	ldr	r3, [r7, #0]
 8004186:	4313      	orrs	r3, r2
 8004188:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800418a:	4b20      	ldr	r3, [pc, #128]	@ (800420c <HAL_RCC_ClockConfig+0x1c0>)
 800418c:	681b      	ldr	r3, [r3, #0]
 800418e:	f003 0307 	and.w	r3, r3, #7
 8004192:	683a      	ldr	r2, [r7, #0]
 8004194:	429a      	cmp	r2, r3
 8004196:	d001      	beq.n	800419c <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8004198:	2301      	movs	r3, #1
 800419a:	e032      	b.n	8004202 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800419c:	687b      	ldr	r3, [r7, #4]
 800419e:	681b      	ldr	r3, [r3, #0]
 80041a0:	f003 0304 	and.w	r3, r3, #4
 80041a4:	2b00      	cmp	r3, #0
 80041a6:	d008      	beq.n	80041ba <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80041a8:	4b19      	ldr	r3, [pc, #100]	@ (8004210 <HAL_RCC_ClockConfig+0x1c4>)
 80041aa:	685b      	ldr	r3, [r3, #4]
 80041ac:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 80041b0:	687b      	ldr	r3, [r7, #4]
 80041b2:	68db      	ldr	r3, [r3, #12]
 80041b4:	4916      	ldr	r1, [pc, #88]	@ (8004210 <HAL_RCC_ClockConfig+0x1c4>)
 80041b6:	4313      	orrs	r3, r2
 80041b8:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80041ba:	687b      	ldr	r3, [r7, #4]
 80041bc:	681b      	ldr	r3, [r3, #0]
 80041be:	f003 0308 	and.w	r3, r3, #8
 80041c2:	2b00      	cmp	r3, #0
 80041c4:	d009      	beq.n	80041da <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 80041c6:	4b12      	ldr	r3, [pc, #72]	@ (8004210 <HAL_RCC_ClockConfig+0x1c4>)
 80041c8:	685b      	ldr	r3, [r3, #4]
 80041ca:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 80041ce:	687b      	ldr	r3, [r7, #4]
 80041d0:	691b      	ldr	r3, [r3, #16]
 80041d2:	00db      	lsls	r3, r3, #3
 80041d4:	490e      	ldr	r1, [pc, #56]	@ (8004210 <HAL_RCC_ClockConfig+0x1c4>)
 80041d6:	4313      	orrs	r3, r2
 80041d8:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80041da:	f000 f821 	bl	8004220 <HAL_RCC_GetSysClockFreq>
 80041de:	4602      	mov	r2, r0
 80041e0:	4b0b      	ldr	r3, [pc, #44]	@ (8004210 <HAL_RCC_ClockConfig+0x1c4>)
 80041e2:	685b      	ldr	r3, [r3, #4]
 80041e4:	091b      	lsrs	r3, r3, #4
 80041e6:	f003 030f 	and.w	r3, r3, #15
 80041ea:	490a      	ldr	r1, [pc, #40]	@ (8004214 <HAL_RCC_ClockConfig+0x1c8>)
 80041ec:	5ccb      	ldrb	r3, [r1, r3]
 80041ee:	fa22 f303 	lsr.w	r3, r2, r3
 80041f2:	4a09      	ldr	r2, [pc, #36]	@ (8004218 <HAL_RCC_ClockConfig+0x1cc>)
 80041f4:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 80041f6:	4b09      	ldr	r3, [pc, #36]	@ (800421c <HAL_RCC_ClockConfig+0x1d0>)
 80041f8:	681b      	ldr	r3, [r3, #0]
 80041fa:	4618      	mov	r0, r3
 80041fc:	f7fc fbec 	bl	80009d8 <HAL_InitTick>

  return HAL_OK;
 8004200:	2300      	movs	r3, #0
}
 8004202:	4618      	mov	r0, r3
 8004204:	3710      	adds	r7, #16
 8004206:	46bd      	mov	sp, r7
 8004208:	bd80      	pop	{r7, pc}
 800420a:	bf00      	nop
 800420c:	40022000 	.word	0x40022000
 8004210:	40021000 	.word	0x40021000
 8004214:	0800c138 	.word	0x0800c138
 8004218:	20000000 	.word	0x20000000
 800421c:	20000004 	.word	0x20000004

08004220 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004220:	b480      	push	{r7}
 8004222:	b087      	sub	sp, #28
 8004224:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8004226:	2300      	movs	r3, #0
 8004228:	60fb      	str	r3, [r7, #12]
 800422a:	2300      	movs	r3, #0
 800422c:	60bb      	str	r3, [r7, #8]
 800422e:	2300      	movs	r3, #0
 8004230:	617b      	str	r3, [r7, #20]
 8004232:	2300      	movs	r3, #0
 8004234:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 8004236:	2300      	movs	r3, #0
 8004238:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 800423a:	4b1e      	ldr	r3, [pc, #120]	@ (80042b4 <HAL_RCC_GetSysClockFreq+0x94>)
 800423c:	685b      	ldr	r3, [r3, #4]
 800423e:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8004240:	68fb      	ldr	r3, [r7, #12]
 8004242:	f003 030c 	and.w	r3, r3, #12
 8004246:	2b04      	cmp	r3, #4
 8004248:	d002      	beq.n	8004250 <HAL_RCC_GetSysClockFreq+0x30>
 800424a:	2b08      	cmp	r3, #8
 800424c:	d003      	beq.n	8004256 <HAL_RCC_GetSysClockFreq+0x36>
 800424e:	e027      	b.n	80042a0 <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8004250:	4b19      	ldr	r3, [pc, #100]	@ (80042b8 <HAL_RCC_GetSysClockFreq+0x98>)
 8004252:	613b      	str	r3, [r7, #16]
      break;
 8004254:	e027      	b.n	80042a6 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8004256:	68fb      	ldr	r3, [r7, #12]
 8004258:	0c9b      	lsrs	r3, r3, #18
 800425a:	f003 030f 	and.w	r3, r3, #15
 800425e:	4a17      	ldr	r2, [pc, #92]	@ (80042bc <HAL_RCC_GetSysClockFreq+0x9c>)
 8004260:	5cd3      	ldrb	r3, [r2, r3]
 8004262:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8004264:	68fb      	ldr	r3, [r7, #12]
 8004266:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800426a:	2b00      	cmp	r3, #0
 800426c:	d010      	beq.n	8004290 <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 800426e:	4b11      	ldr	r3, [pc, #68]	@ (80042b4 <HAL_RCC_GetSysClockFreq+0x94>)
 8004270:	685b      	ldr	r3, [r3, #4]
 8004272:	0c5b      	lsrs	r3, r3, #17
 8004274:	f003 0301 	and.w	r3, r3, #1
 8004278:	4a11      	ldr	r2, [pc, #68]	@ (80042c0 <HAL_RCC_GetSysClockFreq+0xa0>)
 800427a:	5cd3      	ldrb	r3, [r2, r3]
 800427c:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 800427e:	687b      	ldr	r3, [r7, #4]
 8004280:	4a0d      	ldr	r2, [pc, #52]	@ (80042b8 <HAL_RCC_GetSysClockFreq+0x98>)
 8004282:	fb03 f202 	mul.w	r2, r3, r2
 8004286:	68bb      	ldr	r3, [r7, #8]
 8004288:	fbb2 f3f3 	udiv	r3, r2, r3
 800428c:	617b      	str	r3, [r7, #20]
 800428e:	e004      	b.n	800429a <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8004290:	687b      	ldr	r3, [r7, #4]
 8004292:	4a0c      	ldr	r2, [pc, #48]	@ (80042c4 <HAL_RCC_GetSysClockFreq+0xa4>)
 8004294:	fb02 f303 	mul.w	r3, r2, r3
 8004298:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 800429a:	697b      	ldr	r3, [r7, #20]
 800429c:	613b      	str	r3, [r7, #16]
      break;
 800429e:	e002      	b.n	80042a6 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 80042a0:	4b05      	ldr	r3, [pc, #20]	@ (80042b8 <HAL_RCC_GetSysClockFreq+0x98>)
 80042a2:	613b      	str	r3, [r7, #16]
      break;
 80042a4:	bf00      	nop
    }
  }
  return sysclockfreq;
 80042a6:	693b      	ldr	r3, [r7, #16]
}
 80042a8:	4618      	mov	r0, r3
 80042aa:	371c      	adds	r7, #28
 80042ac:	46bd      	mov	sp, r7
 80042ae:	bc80      	pop	{r7}
 80042b0:	4770      	bx	lr
 80042b2:	bf00      	nop
 80042b4:	40021000 	.word	0x40021000
 80042b8:	007a1200 	.word	0x007a1200
 80042bc:	0800c150 	.word	0x0800c150
 80042c0:	0800c160 	.word	0x0800c160
 80042c4:	003d0900 	.word	0x003d0900

080042c8 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80042c8:	b480      	push	{r7}
 80042ca:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80042cc:	4b02      	ldr	r3, [pc, #8]	@ (80042d8 <HAL_RCC_GetHCLKFreq+0x10>)
 80042ce:	681b      	ldr	r3, [r3, #0]
}
 80042d0:	4618      	mov	r0, r3
 80042d2:	46bd      	mov	sp, r7
 80042d4:	bc80      	pop	{r7}
 80042d6:	4770      	bx	lr
 80042d8:	20000000 	.word	0x20000000

080042dc <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80042dc:	b580      	push	{r7, lr}
 80042de:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80042e0:	f7ff fff2 	bl	80042c8 <HAL_RCC_GetHCLKFreq>
 80042e4:	4602      	mov	r2, r0
 80042e6:	4b05      	ldr	r3, [pc, #20]	@ (80042fc <HAL_RCC_GetPCLK1Freq+0x20>)
 80042e8:	685b      	ldr	r3, [r3, #4]
 80042ea:	0a1b      	lsrs	r3, r3, #8
 80042ec:	f003 0307 	and.w	r3, r3, #7
 80042f0:	4903      	ldr	r1, [pc, #12]	@ (8004300 <HAL_RCC_GetPCLK1Freq+0x24>)
 80042f2:	5ccb      	ldrb	r3, [r1, r3]
 80042f4:	fa22 f303 	lsr.w	r3, r2, r3
}
 80042f8:	4618      	mov	r0, r3
 80042fa:	bd80      	pop	{r7, pc}
 80042fc:	40021000 	.word	0x40021000
 8004300:	0800c148 	.word	0x0800c148

08004304 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8004304:	b580      	push	{r7, lr}
 8004306:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8004308:	f7ff ffde 	bl	80042c8 <HAL_RCC_GetHCLKFreq>
 800430c:	4602      	mov	r2, r0
 800430e:	4b05      	ldr	r3, [pc, #20]	@ (8004324 <HAL_RCC_GetPCLK2Freq+0x20>)
 8004310:	685b      	ldr	r3, [r3, #4]
 8004312:	0adb      	lsrs	r3, r3, #11
 8004314:	f003 0307 	and.w	r3, r3, #7
 8004318:	4903      	ldr	r1, [pc, #12]	@ (8004328 <HAL_RCC_GetPCLK2Freq+0x24>)
 800431a:	5ccb      	ldrb	r3, [r1, r3]
 800431c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004320:	4618      	mov	r0, r3
 8004322:	bd80      	pop	{r7, pc}
 8004324:	40021000 	.word	0x40021000
 8004328:	0800c148 	.word	0x0800c148

0800432c <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 800432c:	b480      	push	{r7}
 800432e:	b085      	sub	sp, #20
 8004330:	af00      	add	r7, sp, #0
 8004332:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8004334:	4b0a      	ldr	r3, [pc, #40]	@ (8004360 <RCC_Delay+0x34>)
 8004336:	681b      	ldr	r3, [r3, #0]
 8004338:	4a0a      	ldr	r2, [pc, #40]	@ (8004364 <RCC_Delay+0x38>)
 800433a:	fba2 2303 	umull	r2, r3, r2, r3
 800433e:	0a5b      	lsrs	r3, r3, #9
 8004340:	687a      	ldr	r2, [r7, #4]
 8004342:	fb02 f303 	mul.w	r3, r2, r3
 8004346:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8004348:	bf00      	nop
  }
  while (Delay --);
 800434a:	68fb      	ldr	r3, [r7, #12]
 800434c:	1e5a      	subs	r2, r3, #1
 800434e:	60fa      	str	r2, [r7, #12]
 8004350:	2b00      	cmp	r3, #0
 8004352:	d1f9      	bne.n	8004348 <RCC_Delay+0x1c>
}
 8004354:	bf00      	nop
 8004356:	bf00      	nop
 8004358:	3714      	adds	r7, #20
 800435a:	46bd      	mov	sp, r7
 800435c:	bc80      	pop	{r7}
 800435e:	4770      	bx	lr
 8004360:	20000000 	.word	0x20000000
 8004364:	10624dd3 	.word	0x10624dd3

08004368 <HAL_RCCEx_PeriphCLKConfig>:
  *         manually disable it.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8004368:	b580      	push	{r7, lr}
 800436a:	b086      	sub	sp, #24
 800436c:	af00      	add	r7, sp, #0
 800436e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U, temp_reg = 0U;
 8004370:	2300      	movs	r3, #0
 8004372:	613b      	str	r3, [r7, #16]
 8004374:	2300      	movs	r3, #0
 8004376:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 8004378:	687b      	ldr	r3, [r7, #4]
 800437a:	681b      	ldr	r3, [r3, #0]
 800437c:	f003 0301 	and.w	r3, r3, #1
 8004380:	2b00      	cmp	r3, #0
 8004382:	d07d      	beq.n	8004480 <HAL_RCCEx_PeriphCLKConfig+0x118>
  {
    FlagStatus pwrclkchanged = RESET;
 8004384:	2300      	movs	r3, #0
 8004386:	75fb      	strb	r3, [r7, #23]
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004388:	4b4f      	ldr	r3, [pc, #316]	@ (80044c8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800438a:	69db      	ldr	r3, [r3, #28]
 800438c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004390:	2b00      	cmp	r3, #0
 8004392:	d10d      	bne.n	80043b0 <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004394:	4b4c      	ldr	r3, [pc, #304]	@ (80044c8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004396:	69db      	ldr	r3, [r3, #28]
 8004398:	4a4b      	ldr	r2, [pc, #300]	@ (80044c8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800439a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800439e:	61d3      	str	r3, [r2, #28]
 80043a0:	4b49      	ldr	r3, [pc, #292]	@ (80044c8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80043a2:	69db      	ldr	r3, [r3, #28]
 80043a4:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80043a8:	60bb      	str	r3, [r7, #8]
 80043aa:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80043ac:	2301      	movs	r3, #1
 80043ae:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80043b0:	4b46      	ldr	r3, [pc, #280]	@ (80044cc <HAL_RCCEx_PeriphCLKConfig+0x164>)
 80043b2:	681b      	ldr	r3, [r3, #0]
 80043b4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80043b8:	2b00      	cmp	r3, #0
 80043ba:	d118      	bne.n	80043ee <HAL_RCCEx_PeriphCLKConfig+0x86>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80043bc:	4b43      	ldr	r3, [pc, #268]	@ (80044cc <HAL_RCCEx_PeriphCLKConfig+0x164>)
 80043be:	681b      	ldr	r3, [r3, #0]
 80043c0:	4a42      	ldr	r2, [pc, #264]	@ (80044cc <HAL_RCCEx_PeriphCLKConfig+0x164>)
 80043c2:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80043c6:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80043c8:	f7fc fb48 	bl	8000a5c <HAL_GetTick>
 80043cc:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80043ce:	e008      	b.n	80043e2 <HAL_RCCEx_PeriphCLKConfig+0x7a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80043d0:	f7fc fb44 	bl	8000a5c <HAL_GetTick>
 80043d4:	4602      	mov	r2, r0
 80043d6:	693b      	ldr	r3, [r7, #16]
 80043d8:	1ad3      	subs	r3, r2, r3
 80043da:	2b64      	cmp	r3, #100	@ 0x64
 80043dc:	d901      	bls.n	80043e2 <HAL_RCCEx_PeriphCLKConfig+0x7a>
        {
          return HAL_TIMEOUT;
 80043de:	2303      	movs	r3, #3
 80043e0:	e06d      	b.n	80044be <HAL_RCCEx_PeriphCLKConfig+0x156>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80043e2:	4b3a      	ldr	r3, [pc, #232]	@ (80044cc <HAL_RCCEx_PeriphCLKConfig+0x164>)
 80043e4:	681b      	ldr	r3, [r3, #0]
 80043e6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80043ea:	2b00      	cmp	r3, #0
 80043ec:	d0f0      	beq.n	80043d0 <HAL_RCCEx_PeriphCLKConfig+0x68>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 80043ee:	4b36      	ldr	r3, [pc, #216]	@ (80044c8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80043f0:	6a1b      	ldr	r3, [r3, #32]
 80043f2:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80043f6:	60fb      	str	r3, [r7, #12]
    if ((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 80043f8:	68fb      	ldr	r3, [r7, #12]
 80043fa:	2b00      	cmp	r3, #0
 80043fc:	d02e      	beq.n	800445c <HAL_RCCEx_PeriphCLKConfig+0xf4>
 80043fe:	687b      	ldr	r3, [r7, #4]
 8004400:	685b      	ldr	r3, [r3, #4]
 8004402:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004406:	68fa      	ldr	r2, [r7, #12]
 8004408:	429a      	cmp	r2, r3
 800440a:	d027      	beq.n	800445c <HAL_RCCEx_PeriphCLKConfig+0xf4>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 800440c:	4b2e      	ldr	r3, [pc, #184]	@ (80044c8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800440e:	6a1b      	ldr	r3, [r3, #32]
 8004410:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004414:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8004416:	4b2e      	ldr	r3, [pc, #184]	@ (80044d0 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8004418:	2201      	movs	r2, #1
 800441a:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 800441c:	4b2c      	ldr	r3, [pc, #176]	@ (80044d0 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 800441e:	2200      	movs	r2, #0
 8004420:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 8004422:	4a29      	ldr	r2, [pc, #164]	@ (80044c8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004424:	68fb      	ldr	r3, [r7, #12]
 8004426:	6213      	str	r3, [r2, #32]

      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8004428:	68fb      	ldr	r3, [r7, #12]
 800442a:	f003 0301 	and.w	r3, r3, #1
 800442e:	2b00      	cmp	r3, #0
 8004430:	d014      	beq.n	800445c <HAL_RCCEx_PeriphCLKConfig+0xf4>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004432:	f7fc fb13 	bl	8000a5c <HAL_GetTick>
 8004436:	6138      	str	r0, [r7, #16]

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004438:	e00a      	b.n	8004450 <HAL_RCCEx_PeriphCLKConfig+0xe8>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800443a:	f7fc fb0f 	bl	8000a5c <HAL_GetTick>
 800443e:	4602      	mov	r2, r0
 8004440:	693b      	ldr	r3, [r7, #16]
 8004442:	1ad3      	subs	r3, r2, r3
 8004444:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004448:	4293      	cmp	r3, r2
 800444a:	d901      	bls.n	8004450 <HAL_RCCEx_PeriphCLKConfig+0xe8>
          {
            return HAL_TIMEOUT;
 800444c:	2303      	movs	r3, #3
 800444e:	e036      	b.n	80044be <HAL_RCCEx_PeriphCLKConfig+0x156>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004450:	4b1d      	ldr	r3, [pc, #116]	@ (80044c8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004452:	6a1b      	ldr	r3, [r3, #32]
 8004454:	f003 0302 	and.w	r3, r3, #2
 8004458:	2b00      	cmp	r3, #0
 800445a:	d0ee      	beq.n	800443a <HAL_RCCEx_PeriphCLKConfig+0xd2>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800445c:	4b1a      	ldr	r3, [pc, #104]	@ (80044c8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800445e:	6a1b      	ldr	r3, [r3, #32]
 8004460:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8004464:	687b      	ldr	r3, [r7, #4]
 8004466:	685b      	ldr	r3, [r3, #4]
 8004468:	4917      	ldr	r1, [pc, #92]	@ (80044c8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800446a:	4313      	orrs	r3, r2
 800446c:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 800446e:	7dfb      	ldrb	r3, [r7, #23]
 8004470:	2b01      	cmp	r3, #1
 8004472:	d105      	bne.n	8004480 <HAL_RCCEx_PeriphCLKConfig+0x118>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004474:	4b14      	ldr	r3, [pc, #80]	@ (80044c8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004476:	69db      	ldr	r3, [r3, #28]
 8004478:	4a13      	ldr	r2, [pc, #76]	@ (80044c8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800447a:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800447e:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------ ADC clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8004480:	687b      	ldr	r3, [r7, #4]
 8004482:	681b      	ldr	r3, [r3, #0]
 8004484:	f003 0302 	and.w	r3, r3, #2
 8004488:	2b00      	cmp	r3, #0
 800448a:	d008      	beq.n	800449e <HAL_RCCEx_PeriphCLKConfig+0x136>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCPLLCLK_DIV(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 800448c:	4b0e      	ldr	r3, [pc, #56]	@ (80044c8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800448e:	685b      	ldr	r3, [r3, #4]
 8004490:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8004494:	687b      	ldr	r3, [r7, #4]
 8004496:	689b      	ldr	r3, [r3, #8]
 8004498:	490b      	ldr	r1, [pc, #44]	@ (80044c8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800449a:	4313      	orrs	r3, r2
 800449c:	604b      	str	r3, [r1, #4]

#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6)\
 || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)\
 || defined(STM32F105xC) || defined(STM32F107xC)
  /*------------------------------ USB clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 800449e:	687b      	ldr	r3, [r7, #4]
 80044a0:	681b      	ldr	r3, [r3, #0]
 80044a2:	f003 0310 	and.w	r3, r3, #16
 80044a6:	2b00      	cmp	r3, #0
 80044a8:	d008      	beq.n	80044bc <HAL_RCCEx_PeriphCLKConfig+0x154>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBPLLCLK_DIV(PeriphClkInit->UsbClockSelection));

    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 80044aa:	4b07      	ldr	r3, [pc, #28]	@ (80044c8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80044ac:	685b      	ldr	r3, [r3, #4]
 80044ae:	f423 0280 	bic.w	r2, r3, #4194304	@ 0x400000
 80044b2:	687b      	ldr	r3, [r7, #4]
 80044b4:	68db      	ldr	r3, [r3, #12]
 80044b6:	4904      	ldr	r1, [pc, #16]	@ (80044c8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80044b8:	4313      	orrs	r3, r2
 80044ba:	604b      	str	r3, [r1, #4]
  }
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */

  return HAL_OK;
 80044bc:	2300      	movs	r3, #0
}
 80044be:	4618      	mov	r0, r3
 80044c0:	3718      	adds	r7, #24
 80044c2:	46bd      	mov	sp, r7
 80044c4:	bd80      	pop	{r7, pc}
 80044c6:	bf00      	nop
 80044c8:	40021000 	.word	0x40021000
 80044cc:	40007000 	.word	0x40007000
 80044d0:	42420440 	.word	0x42420440

080044d4 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 80044d4:	b580      	push	{r7, lr}
 80044d6:	b082      	sub	sp, #8
 80044d8:	af00      	add	r7, sp, #0
 80044da:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 80044dc:	687b      	ldr	r3, [r7, #4]
 80044de:	2b00      	cmp	r3, #0
 80044e0:	d101      	bne.n	80044e6 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 80044e2:	2301      	movs	r3, #1
 80044e4:	e076      	b.n	80045d4 <HAL_SPI_Init+0x100>
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  /* TI mode is not supported on this device.
     TIMode parameter is mandatory equal to SPI_TIMODE_DISABLE */
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 80044e6:	687b      	ldr	r3, [r7, #4]
 80044e8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80044ea:	2b00      	cmp	r3, #0
 80044ec:	d108      	bne.n	8004500 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 80044ee:	687b      	ldr	r3, [r7, #4]
 80044f0:	685b      	ldr	r3, [r3, #4]
 80044f2:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80044f6:	d009      	beq.n	800450c <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80044f8:	687b      	ldr	r3, [r7, #4]
 80044fa:	2200      	movs	r2, #0
 80044fc:	61da      	str	r2, [r3, #28]
 80044fe:	e005      	b.n	800450c <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8004500:	687b      	ldr	r3, [r7, #4]
 8004502:	2200      	movs	r2, #0
 8004504:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8004506:	687b      	ldr	r3, [r7, #4]
 8004508:	2200      	movs	r2, #0
 800450a:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800450c:	687b      	ldr	r3, [r7, #4]
 800450e:	2200      	movs	r2, #0
 8004510:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8004512:	687b      	ldr	r3, [r7, #4]
 8004514:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8004518:	b2db      	uxtb	r3, r3
 800451a:	2b00      	cmp	r3, #0
 800451c:	d106      	bne.n	800452c <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800451e:	687b      	ldr	r3, [r7, #4]
 8004520:	2200      	movs	r2, #0
 8004522:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8004526:	6878      	ldr	r0, [r7, #4]
 8004528:	f7fc f94c 	bl	80007c4 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 800452c:	687b      	ldr	r3, [r7, #4]
 800452e:	2202      	movs	r2, #2
 8004530:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8004534:	687b      	ldr	r3, [r7, #4]
 8004536:	681b      	ldr	r3, [r3, #0]
 8004538:	681a      	ldr	r2, [r3, #0]
 800453a:	687b      	ldr	r3, [r7, #4]
 800453c:	681b      	ldr	r3, [r3, #0]
 800453e:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8004542:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8004544:	687b      	ldr	r3, [r7, #4]
 8004546:	685b      	ldr	r3, [r3, #4]
 8004548:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 800454c:	687b      	ldr	r3, [r7, #4]
 800454e:	689b      	ldr	r3, [r3, #8]
 8004550:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8004554:	431a      	orrs	r2, r3
 8004556:	687b      	ldr	r3, [r7, #4]
 8004558:	68db      	ldr	r3, [r3, #12]
 800455a:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800455e:	431a      	orrs	r2, r3
 8004560:	687b      	ldr	r3, [r7, #4]
 8004562:	691b      	ldr	r3, [r3, #16]
 8004564:	f003 0302 	and.w	r3, r3, #2
 8004568:	431a      	orrs	r2, r3
 800456a:	687b      	ldr	r3, [r7, #4]
 800456c:	695b      	ldr	r3, [r3, #20]
 800456e:	f003 0301 	and.w	r3, r3, #1
 8004572:	431a      	orrs	r2, r3
 8004574:	687b      	ldr	r3, [r7, #4]
 8004576:	699b      	ldr	r3, [r3, #24]
 8004578:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800457c:	431a      	orrs	r2, r3
 800457e:	687b      	ldr	r3, [r7, #4]
 8004580:	69db      	ldr	r3, [r3, #28]
 8004582:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8004586:	431a      	orrs	r2, r3
 8004588:	687b      	ldr	r3, [r7, #4]
 800458a:	6a1b      	ldr	r3, [r3, #32]
 800458c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004590:	ea42 0103 	orr.w	r1, r2, r3
 8004594:	687b      	ldr	r3, [r7, #4]
 8004596:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004598:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 800459c:	687b      	ldr	r3, [r7, #4]
 800459e:	681b      	ldr	r3, [r3, #0]
 80045a0:	430a      	orrs	r2, r1
 80045a2:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management */
  WRITE_REG(hspi->Instance->CR2, ((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE));
 80045a4:	687b      	ldr	r3, [r7, #4]
 80045a6:	699b      	ldr	r3, [r3, #24]
 80045a8:	0c1a      	lsrs	r2, r3, #16
 80045aa:	687b      	ldr	r3, [r7, #4]
 80045ac:	681b      	ldr	r3, [r3, #0]
 80045ae:	f002 0204 	and.w	r2, r2, #4
 80045b2:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 80045b4:	687b      	ldr	r3, [r7, #4]
 80045b6:	681b      	ldr	r3, [r3, #0]
 80045b8:	69da      	ldr	r2, [r3, #28]
 80045ba:	687b      	ldr	r3, [r7, #4]
 80045bc:	681b      	ldr	r3, [r3, #0]
 80045be:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80045c2:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80045c4:	687b      	ldr	r3, [r7, #4]
 80045c6:	2200      	movs	r2, #0
 80045c8:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 80045ca:	687b      	ldr	r3, [r7, #4]
 80045cc:	2201      	movs	r2, #1
 80045ce:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  return HAL_OK;
 80045d2:	2300      	movs	r3, #0
}
 80045d4:	4618      	mov	r0, r3
 80045d6:	3708      	adds	r7, #8
 80045d8:	46bd      	mov	sp, r7
 80045da:	bd80      	pop	{r7, pc}

080045dc <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80045dc:	b580      	push	{r7, lr}
 80045de:	b088      	sub	sp, #32
 80045e0:	af00      	add	r7, sp, #0
 80045e2:	60f8      	str	r0, [r7, #12]
 80045e4:	60b9      	str	r1, [r7, #8]
 80045e6:	603b      	str	r3, [r7, #0]
 80045e8:	4613      	mov	r3, r2
 80045ea:	80fb      	strh	r3, [r7, #6]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80045ec:	f7fc fa36 	bl	8000a5c <HAL_GetTick>
 80045f0:	61f8      	str	r0, [r7, #28]
  initial_TxXferCount = Size;
 80045f2:	88fb      	ldrh	r3, [r7, #6]
 80045f4:	837b      	strh	r3, [r7, #26]

  if (hspi->State != HAL_SPI_STATE_READY)
 80045f6:	68fb      	ldr	r3, [r7, #12]
 80045f8:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 80045fc:	b2db      	uxtb	r3, r3
 80045fe:	2b01      	cmp	r3, #1
 8004600:	d001      	beq.n	8004606 <HAL_SPI_Transmit+0x2a>
  {
    return HAL_BUSY;
 8004602:	2302      	movs	r3, #2
 8004604:	e12a      	b.n	800485c <HAL_SPI_Transmit+0x280>
  }

  if ((pData == NULL) || (Size == 0U))
 8004606:	68bb      	ldr	r3, [r7, #8]
 8004608:	2b00      	cmp	r3, #0
 800460a:	d002      	beq.n	8004612 <HAL_SPI_Transmit+0x36>
 800460c:	88fb      	ldrh	r3, [r7, #6]
 800460e:	2b00      	cmp	r3, #0
 8004610:	d101      	bne.n	8004616 <HAL_SPI_Transmit+0x3a>
  {
    return HAL_ERROR;
 8004612:	2301      	movs	r3, #1
 8004614:	e122      	b.n	800485c <HAL_SPI_Transmit+0x280>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8004616:	68fb      	ldr	r3, [r7, #12]
 8004618:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 800461c:	2b01      	cmp	r3, #1
 800461e:	d101      	bne.n	8004624 <HAL_SPI_Transmit+0x48>
 8004620:	2302      	movs	r3, #2
 8004622:	e11b      	b.n	800485c <HAL_SPI_Transmit+0x280>
 8004624:	68fb      	ldr	r3, [r7, #12]
 8004626:	2201      	movs	r2, #1
 8004628:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 800462c:	68fb      	ldr	r3, [r7, #12]
 800462e:	2203      	movs	r2, #3
 8004630:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8004634:	68fb      	ldr	r3, [r7, #12]
 8004636:	2200      	movs	r2, #0
 8004638:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 800463a:	68fb      	ldr	r3, [r7, #12]
 800463c:	68ba      	ldr	r2, [r7, #8]
 800463e:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = Size;
 8004640:	68fb      	ldr	r3, [r7, #12]
 8004642:	88fa      	ldrh	r2, [r7, #6]
 8004644:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = Size;
 8004646:	68fb      	ldr	r3, [r7, #12]
 8004648:	88fa      	ldrh	r2, [r7, #6]
 800464a:	86da      	strh	r2, [r3, #54]	@ 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 800464c:	68fb      	ldr	r3, [r7, #12]
 800464e:	2200      	movs	r2, #0
 8004650:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = 0U;
 8004652:	68fb      	ldr	r3, [r7, #12]
 8004654:	2200      	movs	r2, #0
 8004656:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = 0U;
 8004658:	68fb      	ldr	r3, [r7, #12]
 800465a:	2200      	movs	r2, #0
 800465c:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxISR       = NULL;
 800465e:	68fb      	ldr	r3, [r7, #12]
 8004660:	2200      	movs	r2, #0
 8004662:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi->RxISR       = NULL;
 8004664:	68fb      	ldr	r3, [r7, #12]
 8004666:	2200      	movs	r2, #0
 8004668:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800466a:	68fb      	ldr	r3, [r7, #12]
 800466c:	689b      	ldr	r3, [r3, #8]
 800466e:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004672:	d10f      	bne.n	8004694 <HAL_SPI_Transmit+0xb8>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8004674:	68fb      	ldr	r3, [r7, #12]
 8004676:	681b      	ldr	r3, [r3, #0]
 8004678:	681a      	ldr	r2, [r3, #0]
 800467a:	68fb      	ldr	r3, [r7, #12]
 800467c:	681b      	ldr	r3, [r3, #0]
 800467e:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8004682:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8004684:	68fb      	ldr	r3, [r7, #12]
 8004686:	681b      	ldr	r3, [r3, #0]
 8004688:	681a      	ldr	r2, [r3, #0]
 800468a:	68fb      	ldr	r3, [r7, #12]
 800468c:	681b      	ldr	r3, [r3, #0]
 800468e:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8004692:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8004694:	68fb      	ldr	r3, [r7, #12]
 8004696:	681b      	ldr	r3, [r3, #0]
 8004698:	681b      	ldr	r3, [r3, #0]
 800469a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800469e:	2b40      	cmp	r3, #64	@ 0x40
 80046a0:	d007      	beq.n	80046b2 <HAL_SPI_Transmit+0xd6>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80046a2:	68fb      	ldr	r3, [r7, #12]
 80046a4:	681b      	ldr	r3, [r3, #0]
 80046a6:	681a      	ldr	r2, [r3, #0]
 80046a8:	68fb      	ldr	r3, [r7, #12]
 80046aa:	681b      	ldr	r3, [r3, #0]
 80046ac:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80046b0:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 80046b2:	68fb      	ldr	r3, [r7, #12]
 80046b4:	68db      	ldr	r3, [r3, #12]
 80046b6:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80046ba:	d152      	bne.n	8004762 <HAL_SPI_Transmit+0x186>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80046bc:	68fb      	ldr	r3, [r7, #12]
 80046be:	685b      	ldr	r3, [r3, #4]
 80046c0:	2b00      	cmp	r3, #0
 80046c2:	d002      	beq.n	80046ca <HAL_SPI_Transmit+0xee>
 80046c4:	8b7b      	ldrh	r3, [r7, #26]
 80046c6:	2b01      	cmp	r3, #1
 80046c8:	d145      	bne.n	8004756 <HAL_SPI_Transmit+0x17a>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 80046ca:	68fb      	ldr	r3, [r7, #12]
 80046cc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80046ce:	881a      	ldrh	r2, [r3, #0]
 80046d0:	68fb      	ldr	r3, [r7, #12]
 80046d2:	681b      	ldr	r3, [r3, #0]
 80046d4:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 80046d6:	68fb      	ldr	r3, [r7, #12]
 80046d8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80046da:	1c9a      	adds	r2, r3, #2
 80046dc:	68fb      	ldr	r3, [r7, #12]
 80046de:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 80046e0:	68fb      	ldr	r3, [r7, #12]
 80046e2:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80046e4:	b29b      	uxth	r3, r3
 80046e6:	3b01      	subs	r3, #1
 80046e8:	b29a      	uxth	r2, r3
 80046ea:	68fb      	ldr	r3, [r7, #12]
 80046ec:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 80046ee:	e032      	b.n	8004756 <HAL_SPI_Transmit+0x17a>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80046f0:	68fb      	ldr	r3, [r7, #12]
 80046f2:	681b      	ldr	r3, [r3, #0]
 80046f4:	689b      	ldr	r3, [r3, #8]
 80046f6:	f003 0302 	and.w	r3, r3, #2
 80046fa:	2b02      	cmp	r3, #2
 80046fc:	d112      	bne.n	8004724 <HAL_SPI_Transmit+0x148>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 80046fe:	68fb      	ldr	r3, [r7, #12]
 8004700:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004702:	881a      	ldrh	r2, [r3, #0]
 8004704:	68fb      	ldr	r3, [r7, #12]
 8004706:	681b      	ldr	r3, [r3, #0]
 8004708:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800470a:	68fb      	ldr	r3, [r7, #12]
 800470c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800470e:	1c9a      	adds	r2, r3, #2
 8004710:	68fb      	ldr	r3, [r7, #12]
 8004712:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8004714:	68fb      	ldr	r3, [r7, #12]
 8004716:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8004718:	b29b      	uxth	r3, r3
 800471a:	3b01      	subs	r3, #1
 800471c:	b29a      	uxth	r2, r3
 800471e:	68fb      	ldr	r3, [r7, #12]
 8004720:	86da      	strh	r2, [r3, #54]	@ 0x36
 8004722:	e018      	b.n	8004756 <HAL_SPI_Transmit+0x17a>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8004724:	f7fc f99a 	bl	8000a5c <HAL_GetTick>
 8004728:	4602      	mov	r2, r0
 800472a:	69fb      	ldr	r3, [r7, #28]
 800472c:	1ad3      	subs	r3, r2, r3
 800472e:	683a      	ldr	r2, [r7, #0]
 8004730:	429a      	cmp	r2, r3
 8004732:	d803      	bhi.n	800473c <HAL_SPI_Transmit+0x160>
 8004734:	683b      	ldr	r3, [r7, #0]
 8004736:	f1b3 3fff 	cmp.w	r3, #4294967295
 800473a:	d102      	bne.n	8004742 <HAL_SPI_Transmit+0x166>
 800473c:	683b      	ldr	r3, [r7, #0]
 800473e:	2b00      	cmp	r3, #0
 8004740:	d109      	bne.n	8004756 <HAL_SPI_Transmit+0x17a>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8004742:	68fb      	ldr	r3, [r7, #12]
 8004744:	2201      	movs	r2, #1
 8004746:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 800474a:	68fb      	ldr	r3, [r7, #12]
 800474c:	2200      	movs	r2, #0
 800474e:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 8004752:	2303      	movs	r3, #3
 8004754:	e082      	b.n	800485c <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 8004756:	68fb      	ldr	r3, [r7, #12]
 8004758:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800475a:	b29b      	uxth	r3, r3
 800475c:	2b00      	cmp	r3, #0
 800475e:	d1c7      	bne.n	80046f0 <HAL_SPI_Transmit+0x114>
 8004760:	e053      	b.n	800480a <HAL_SPI_Transmit+0x22e>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8004762:	68fb      	ldr	r3, [r7, #12]
 8004764:	685b      	ldr	r3, [r3, #4]
 8004766:	2b00      	cmp	r3, #0
 8004768:	d002      	beq.n	8004770 <HAL_SPI_Transmit+0x194>
 800476a:	8b7b      	ldrh	r3, [r7, #26]
 800476c:	2b01      	cmp	r3, #1
 800476e:	d147      	bne.n	8004800 <HAL_SPI_Transmit+0x224>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8004770:	68fb      	ldr	r3, [r7, #12]
 8004772:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8004774:	68fb      	ldr	r3, [r7, #12]
 8004776:	681b      	ldr	r3, [r3, #0]
 8004778:	330c      	adds	r3, #12
 800477a:	7812      	ldrb	r2, [r2, #0]
 800477c:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 800477e:	68fb      	ldr	r3, [r7, #12]
 8004780:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004782:	1c5a      	adds	r2, r3, #1
 8004784:	68fb      	ldr	r3, [r7, #12]
 8004786:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8004788:	68fb      	ldr	r3, [r7, #12]
 800478a:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800478c:	b29b      	uxth	r3, r3
 800478e:	3b01      	subs	r3, #1
 8004790:	b29a      	uxth	r2, r3
 8004792:	68fb      	ldr	r3, [r7, #12]
 8004794:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    while (hspi->TxXferCount > 0U)
 8004796:	e033      	b.n	8004800 <HAL_SPI_Transmit+0x224>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8004798:	68fb      	ldr	r3, [r7, #12]
 800479a:	681b      	ldr	r3, [r3, #0]
 800479c:	689b      	ldr	r3, [r3, #8]
 800479e:	f003 0302 	and.w	r3, r3, #2
 80047a2:	2b02      	cmp	r3, #2
 80047a4:	d113      	bne.n	80047ce <HAL_SPI_Transmit+0x1f2>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 80047a6:	68fb      	ldr	r3, [r7, #12]
 80047a8:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80047aa:	68fb      	ldr	r3, [r7, #12]
 80047ac:	681b      	ldr	r3, [r3, #0]
 80047ae:	330c      	adds	r3, #12
 80047b0:	7812      	ldrb	r2, [r2, #0]
 80047b2:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 80047b4:	68fb      	ldr	r3, [r7, #12]
 80047b6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80047b8:	1c5a      	adds	r2, r3, #1
 80047ba:	68fb      	ldr	r3, [r7, #12]
 80047bc:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 80047be:	68fb      	ldr	r3, [r7, #12]
 80047c0:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80047c2:	b29b      	uxth	r3, r3
 80047c4:	3b01      	subs	r3, #1
 80047c6:	b29a      	uxth	r2, r3
 80047c8:	68fb      	ldr	r3, [r7, #12]
 80047ca:	86da      	strh	r2, [r3, #54]	@ 0x36
 80047cc:	e018      	b.n	8004800 <HAL_SPI_Transmit+0x224>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80047ce:	f7fc f945 	bl	8000a5c <HAL_GetTick>
 80047d2:	4602      	mov	r2, r0
 80047d4:	69fb      	ldr	r3, [r7, #28]
 80047d6:	1ad3      	subs	r3, r2, r3
 80047d8:	683a      	ldr	r2, [r7, #0]
 80047da:	429a      	cmp	r2, r3
 80047dc:	d803      	bhi.n	80047e6 <HAL_SPI_Transmit+0x20a>
 80047de:	683b      	ldr	r3, [r7, #0]
 80047e0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80047e4:	d102      	bne.n	80047ec <HAL_SPI_Transmit+0x210>
 80047e6:	683b      	ldr	r3, [r7, #0]
 80047e8:	2b00      	cmp	r3, #0
 80047ea:	d109      	bne.n	8004800 <HAL_SPI_Transmit+0x224>
        {
          hspi->State = HAL_SPI_STATE_READY;
 80047ec:	68fb      	ldr	r3, [r7, #12]
 80047ee:	2201      	movs	r2, #1
 80047f0:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 80047f4:	68fb      	ldr	r3, [r7, #12]
 80047f6:	2200      	movs	r2, #0
 80047f8:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 80047fc:	2303      	movs	r3, #3
 80047fe:	e02d      	b.n	800485c <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 8004800:	68fb      	ldr	r3, [r7, #12]
 8004802:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8004804:	b29b      	uxth	r3, r3
 8004806:	2b00      	cmp	r3, #0
 8004808:	d1c6      	bne.n	8004798 <HAL_SPI_Transmit+0x1bc>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800480a:	69fa      	ldr	r2, [r7, #28]
 800480c:	6839      	ldr	r1, [r7, #0]
 800480e:	68f8      	ldr	r0, [r7, #12]
 8004810:	f000 f8b0 	bl	8004974 <SPI_EndRxTxTransaction>
 8004814:	4603      	mov	r3, r0
 8004816:	2b00      	cmp	r3, #0
 8004818:	d002      	beq.n	8004820 <HAL_SPI_Transmit+0x244>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800481a:	68fb      	ldr	r3, [r7, #12]
 800481c:	2220      	movs	r2, #32
 800481e:	655a      	str	r2, [r3, #84]	@ 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8004820:	68fb      	ldr	r3, [r7, #12]
 8004822:	689b      	ldr	r3, [r3, #8]
 8004824:	2b00      	cmp	r3, #0
 8004826:	d10a      	bne.n	800483e <HAL_SPI_Transmit+0x262>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8004828:	2300      	movs	r3, #0
 800482a:	617b      	str	r3, [r7, #20]
 800482c:	68fb      	ldr	r3, [r7, #12]
 800482e:	681b      	ldr	r3, [r3, #0]
 8004830:	68db      	ldr	r3, [r3, #12]
 8004832:	617b      	str	r3, [r7, #20]
 8004834:	68fb      	ldr	r3, [r7, #12]
 8004836:	681b      	ldr	r3, [r3, #0]
 8004838:	689b      	ldr	r3, [r3, #8]
 800483a:	617b      	str	r3, [r7, #20]
 800483c:	697b      	ldr	r3, [r7, #20]
  }

  hspi->State = HAL_SPI_STATE_READY;
 800483e:	68fb      	ldr	r3, [r7, #12]
 8004840:	2201      	movs	r2, #1
 8004842:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8004846:	68fb      	ldr	r3, [r7, #12]
 8004848:	2200      	movs	r2, #0
 800484a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800484e:	68fb      	ldr	r3, [r7, #12]
 8004850:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004852:	2b00      	cmp	r3, #0
 8004854:	d001      	beq.n	800485a <HAL_SPI_Transmit+0x27e>
  {
    return HAL_ERROR;
 8004856:	2301      	movs	r3, #1
 8004858:	e000      	b.n	800485c <HAL_SPI_Transmit+0x280>
  }
  else
  {
    return HAL_OK;
 800485a:	2300      	movs	r3, #0
  }
}
 800485c:	4618      	mov	r0, r3
 800485e:	3720      	adds	r7, #32
 8004860:	46bd      	mov	sp, r7
 8004862:	bd80      	pop	{r7, pc}

08004864 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8004864:	b580      	push	{r7, lr}
 8004866:	b088      	sub	sp, #32
 8004868:	af00      	add	r7, sp, #0
 800486a:	60f8      	str	r0, [r7, #12]
 800486c:	60b9      	str	r1, [r7, #8]
 800486e:	603b      	str	r3, [r7, #0]
 8004870:	4613      	mov	r3, r2
 8004872:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8004874:	f7fc f8f2 	bl	8000a5c <HAL_GetTick>
 8004878:	4602      	mov	r2, r0
 800487a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800487c:	1a9b      	subs	r3, r3, r2
 800487e:	683a      	ldr	r2, [r7, #0]
 8004880:	4413      	add	r3, r2
 8004882:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8004884:	f7fc f8ea 	bl	8000a5c <HAL_GetTick>
 8004888:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 800488a:	4b39      	ldr	r3, [pc, #228]	@ (8004970 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 800488c:	681b      	ldr	r3, [r3, #0]
 800488e:	015b      	lsls	r3, r3, #5
 8004890:	0d1b      	lsrs	r3, r3, #20
 8004892:	69fa      	ldr	r2, [r7, #28]
 8004894:	fb02 f303 	mul.w	r3, r2, r3
 8004898:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800489a:	e054      	b.n	8004946 <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 800489c:	683b      	ldr	r3, [r7, #0]
 800489e:	f1b3 3fff 	cmp.w	r3, #4294967295
 80048a2:	d050      	beq.n	8004946 <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 80048a4:	f7fc f8da 	bl	8000a5c <HAL_GetTick>
 80048a8:	4602      	mov	r2, r0
 80048aa:	69bb      	ldr	r3, [r7, #24]
 80048ac:	1ad3      	subs	r3, r2, r3
 80048ae:	69fa      	ldr	r2, [r7, #28]
 80048b0:	429a      	cmp	r2, r3
 80048b2:	d902      	bls.n	80048ba <SPI_WaitFlagStateUntilTimeout+0x56>
 80048b4:	69fb      	ldr	r3, [r7, #28]
 80048b6:	2b00      	cmp	r3, #0
 80048b8:	d13d      	bne.n	8004936 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 80048ba:	68fb      	ldr	r3, [r7, #12]
 80048bc:	681b      	ldr	r3, [r3, #0]
 80048be:	685a      	ldr	r2, [r3, #4]
 80048c0:	68fb      	ldr	r3, [r7, #12]
 80048c2:	681b      	ldr	r3, [r3, #0]
 80048c4:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 80048c8:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80048ca:	68fb      	ldr	r3, [r7, #12]
 80048cc:	685b      	ldr	r3, [r3, #4]
 80048ce:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80048d2:	d111      	bne.n	80048f8 <SPI_WaitFlagStateUntilTimeout+0x94>
 80048d4:	68fb      	ldr	r3, [r7, #12]
 80048d6:	689b      	ldr	r3, [r3, #8]
 80048d8:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80048dc:	d004      	beq.n	80048e8 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80048de:	68fb      	ldr	r3, [r7, #12]
 80048e0:	689b      	ldr	r3, [r3, #8]
 80048e2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80048e6:	d107      	bne.n	80048f8 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 80048e8:	68fb      	ldr	r3, [r7, #12]
 80048ea:	681b      	ldr	r3, [r3, #0]
 80048ec:	681a      	ldr	r2, [r3, #0]
 80048ee:	68fb      	ldr	r3, [r7, #12]
 80048f0:	681b      	ldr	r3, [r3, #0]
 80048f2:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80048f6:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80048f8:	68fb      	ldr	r3, [r7, #12]
 80048fa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80048fc:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004900:	d10f      	bne.n	8004922 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8004902:	68fb      	ldr	r3, [r7, #12]
 8004904:	681b      	ldr	r3, [r3, #0]
 8004906:	681a      	ldr	r2, [r3, #0]
 8004908:	68fb      	ldr	r3, [r7, #12]
 800490a:	681b      	ldr	r3, [r3, #0]
 800490c:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8004910:	601a      	str	r2, [r3, #0]
 8004912:	68fb      	ldr	r3, [r7, #12]
 8004914:	681b      	ldr	r3, [r3, #0]
 8004916:	681a      	ldr	r2, [r3, #0]
 8004918:	68fb      	ldr	r3, [r7, #12]
 800491a:	681b      	ldr	r3, [r3, #0]
 800491c:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8004920:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8004922:	68fb      	ldr	r3, [r7, #12]
 8004924:	2201      	movs	r2, #1
 8004926:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800492a:	68fb      	ldr	r3, [r7, #12]
 800492c:	2200      	movs	r2, #0
 800492e:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

        return HAL_TIMEOUT;
 8004932:	2303      	movs	r3, #3
 8004934:	e017      	b.n	8004966 <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8004936:	697b      	ldr	r3, [r7, #20]
 8004938:	2b00      	cmp	r3, #0
 800493a:	d101      	bne.n	8004940 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 800493c:	2300      	movs	r3, #0
 800493e:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8004940:	697b      	ldr	r3, [r7, #20]
 8004942:	3b01      	subs	r3, #1
 8004944:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8004946:	68fb      	ldr	r3, [r7, #12]
 8004948:	681b      	ldr	r3, [r3, #0]
 800494a:	689a      	ldr	r2, [r3, #8]
 800494c:	68bb      	ldr	r3, [r7, #8]
 800494e:	4013      	ands	r3, r2
 8004950:	68ba      	ldr	r2, [r7, #8]
 8004952:	429a      	cmp	r2, r3
 8004954:	bf0c      	ite	eq
 8004956:	2301      	moveq	r3, #1
 8004958:	2300      	movne	r3, #0
 800495a:	b2db      	uxtb	r3, r3
 800495c:	461a      	mov	r2, r3
 800495e:	79fb      	ldrb	r3, [r7, #7]
 8004960:	429a      	cmp	r2, r3
 8004962:	d19b      	bne.n	800489c <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8004964:	2300      	movs	r3, #0
}
 8004966:	4618      	mov	r0, r3
 8004968:	3720      	adds	r7, #32
 800496a:	46bd      	mov	sp, r7
 800496c:	bd80      	pop	{r7, pc}
 800496e:	bf00      	nop
 8004970:	20000000 	.word	0x20000000

08004974 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8004974:	b580      	push	{r7, lr}
 8004976:	b086      	sub	sp, #24
 8004978:	af02      	add	r7, sp, #8
 800497a:	60f8      	str	r0, [r7, #12]
 800497c:	60b9      	str	r1, [r7, #8]
 800497e:	607a      	str	r2, [r7, #4]
  /* Wait until TXE flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_TXE, SET, Timeout, Tickstart) != HAL_OK)
 8004980:	687b      	ldr	r3, [r7, #4]
 8004982:	9300      	str	r3, [sp, #0]
 8004984:	68bb      	ldr	r3, [r7, #8]
 8004986:	2201      	movs	r2, #1
 8004988:	2102      	movs	r1, #2
 800498a:	68f8      	ldr	r0, [r7, #12]
 800498c:	f7ff ff6a 	bl	8004864 <SPI_WaitFlagStateUntilTimeout>
 8004990:	4603      	mov	r3, r0
 8004992:	2b00      	cmp	r3, #0
 8004994:	d007      	beq.n	80049a6 <SPI_EndRxTxTransaction+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004996:	68fb      	ldr	r3, [r7, #12]
 8004998:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800499a:	f043 0220 	orr.w	r2, r3, #32
 800499e:	68fb      	ldr	r3, [r7, #12]
 80049a0:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_TIMEOUT;
 80049a2:	2303      	movs	r3, #3
 80049a4:	e013      	b.n	80049ce <SPI_EndRxTxTransaction+0x5a>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 80049a6:	687b      	ldr	r3, [r7, #4]
 80049a8:	9300      	str	r3, [sp, #0]
 80049aa:	68bb      	ldr	r3, [r7, #8]
 80049ac:	2200      	movs	r2, #0
 80049ae:	2180      	movs	r1, #128	@ 0x80
 80049b0:	68f8      	ldr	r0, [r7, #12]
 80049b2:	f7ff ff57 	bl	8004864 <SPI_WaitFlagStateUntilTimeout>
 80049b6:	4603      	mov	r3, r0
 80049b8:	2b00      	cmp	r3, #0
 80049ba:	d007      	beq.n	80049cc <SPI_EndRxTxTransaction+0x58>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80049bc:	68fb      	ldr	r3, [r7, #12]
 80049be:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80049c0:	f043 0220 	orr.w	r2, r3, #32
 80049c4:	68fb      	ldr	r3, [r7, #12]
 80049c6:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_TIMEOUT;
 80049c8:	2303      	movs	r3, #3
 80049ca:	e000      	b.n	80049ce <SPI_EndRxTxTransaction+0x5a>
  }
  return HAL_OK;
 80049cc:	2300      	movs	r3, #0
}
 80049ce:	4618      	mov	r0, r3
 80049d0:	3710      	adds	r7, #16
 80049d2:	46bd      	mov	sp, r7
 80049d4:	bd80      	pop	{r7, pc}

080049d6 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80049d6:	b580      	push	{r7, lr}
 80049d8:	b082      	sub	sp, #8
 80049da:	af00      	add	r7, sp, #0
 80049dc:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80049de:	687b      	ldr	r3, [r7, #4]
 80049e0:	2b00      	cmp	r3, #0
 80049e2:	d101      	bne.n	80049e8 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80049e4:	2301      	movs	r3, #1
 80049e6:	e042      	b.n	8004a6e <HAL_UART_Init+0x98>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 80049e8:	687b      	ldr	r3, [r7, #4]
 80049ea:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80049ee:	b2db      	uxtb	r3, r3
 80049f0:	2b00      	cmp	r3, #0
 80049f2:	d106      	bne.n	8004a02 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80049f4:	687b      	ldr	r3, [r7, #4]
 80049f6:	2200      	movs	r2, #0
 80049f8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80049fc:	6878      	ldr	r0, [r7, #4]
 80049fe:	f7fb ff2d 	bl	800085c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8004a02:	687b      	ldr	r3, [r7, #4]
 8004a04:	2224      	movs	r2, #36	@ 0x24
 8004a06:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8004a0a:	687b      	ldr	r3, [r7, #4]
 8004a0c:	681b      	ldr	r3, [r3, #0]
 8004a0e:	68da      	ldr	r2, [r3, #12]
 8004a10:	687b      	ldr	r3, [r7, #4]
 8004a12:	681b      	ldr	r3, [r3, #0]
 8004a14:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8004a18:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8004a1a:	6878      	ldr	r0, [r7, #4]
 8004a1c:	f000 f972 	bl	8004d04 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8004a20:	687b      	ldr	r3, [r7, #4]
 8004a22:	681b      	ldr	r3, [r3, #0]
 8004a24:	691a      	ldr	r2, [r3, #16]
 8004a26:	687b      	ldr	r3, [r7, #4]
 8004a28:	681b      	ldr	r3, [r3, #0]
 8004a2a:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8004a2e:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8004a30:	687b      	ldr	r3, [r7, #4]
 8004a32:	681b      	ldr	r3, [r3, #0]
 8004a34:	695a      	ldr	r2, [r3, #20]
 8004a36:	687b      	ldr	r3, [r7, #4]
 8004a38:	681b      	ldr	r3, [r3, #0]
 8004a3a:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8004a3e:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8004a40:	687b      	ldr	r3, [r7, #4]
 8004a42:	681b      	ldr	r3, [r3, #0]
 8004a44:	68da      	ldr	r2, [r3, #12]
 8004a46:	687b      	ldr	r3, [r7, #4]
 8004a48:	681b      	ldr	r3, [r3, #0]
 8004a4a:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8004a4e:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004a50:	687b      	ldr	r3, [r7, #4]
 8004a52:	2200      	movs	r2, #0
 8004a54:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8004a56:	687b      	ldr	r3, [r7, #4]
 8004a58:	2220      	movs	r2, #32
 8004a5a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8004a5e:	687b      	ldr	r3, [r7, #4]
 8004a60:	2220      	movs	r2, #32
 8004a62:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8004a66:	687b      	ldr	r3, [r7, #4]
 8004a68:	2200      	movs	r2, #0
 8004a6a:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8004a6c:	2300      	movs	r3, #0
}
 8004a6e:	4618      	mov	r0, r3
 8004a70:	3708      	adds	r7, #8
 8004a72:	46bd      	mov	sp, r7
 8004a74:	bd80      	pop	{r7, pc}

08004a76 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004a76:	b580      	push	{r7, lr}
 8004a78:	b08a      	sub	sp, #40	@ 0x28
 8004a7a:	af02      	add	r7, sp, #8
 8004a7c:	60f8      	str	r0, [r7, #12]
 8004a7e:	60b9      	str	r1, [r7, #8]
 8004a80:	603b      	str	r3, [r7, #0]
 8004a82:	4613      	mov	r3, r2
 8004a84:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8004a86:	2300      	movs	r3, #0
 8004a88:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8004a8a:	68fb      	ldr	r3, [r7, #12]
 8004a8c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004a90:	b2db      	uxtb	r3, r3
 8004a92:	2b20      	cmp	r3, #32
 8004a94:	d175      	bne.n	8004b82 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 8004a96:	68bb      	ldr	r3, [r7, #8]
 8004a98:	2b00      	cmp	r3, #0
 8004a9a:	d002      	beq.n	8004aa2 <HAL_UART_Transmit+0x2c>
 8004a9c:	88fb      	ldrh	r3, [r7, #6]
 8004a9e:	2b00      	cmp	r3, #0
 8004aa0:	d101      	bne.n	8004aa6 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8004aa2:	2301      	movs	r3, #1
 8004aa4:	e06e      	b.n	8004b84 <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004aa6:	68fb      	ldr	r3, [r7, #12]
 8004aa8:	2200      	movs	r2, #0
 8004aaa:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8004aac:	68fb      	ldr	r3, [r7, #12]
 8004aae:	2221      	movs	r2, #33	@ 0x21
 8004ab0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8004ab4:	f7fb ffd2 	bl	8000a5c <HAL_GetTick>
 8004ab8:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8004aba:	68fb      	ldr	r3, [r7, #12]
 8004abc:	88fa      	ldrh	r2, [r7, #6]
 8004abe:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 8004ac0:	68fb      	ldr	r3, [r7, #12]
 8004ac2:	88fa      	ldrh	r2, [r7, #6]
 8004ac4:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004ac6:	68fb      	ldr	r3, [r7, #12]
 8004ac8:	689b      	ldr	r3, [r3, #8]
 8004aca:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004ace:	d108      	bne.n	8004ae2 <HAL_UART_Transmit+0x6c>
 8004ad0:	68fb      	ldr	r3, [r7, #12]
 8004ad2:	691b      	ldr	r3, [r3, #16]
 8004ad4:	2b00      	cmp	r3, #0
 8004ad6:	d104      	bne.n	8004ae2 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8004ad8:	2300      	movs	r3, #0
 8004ada:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8004adc:	68bb      	ldr	r3, [r7, #8]
 8004ade:	61bb      	str	r3, [r7, #24]
 8004ae0:	e003      	b.n	8004aea <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8004ae2:	68bb      	ldr	r3, [r7, #8]
 8004ae4:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8004ae6:	2300      	movs	r3, #0
 8004ae8:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8004aea:	e02e      	b.n	8004b4a <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8004aec:	683b      	ldr	r3, [r7, #0]
 8004aee:	9300      	str	r3, [sp, #0]
 8004af0:	697b      	ldr	r3, [r7, #20]
 8004af2:	2200      	movs	r2, #0
 8004af4:	2180      	movs	r1, #128	@ 0x80
 8004af6:	68f8      	ldr	r0, [r7, #12]
 8004af8:	f000 f848 	bl	8004b8c <UART_WaitOnFlagUntilTimeout>
 8004afc:	4603      	mov	r3, r0
 8004afe:	2b00      	cmp	r3, #0
 8004b00:	d005      	beq.n	8004b0e <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 8004b02:	68fb      	ldr	r3, [r7, #12]
 8004b04:	2220      	movs	r2, #32
 8004b06:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 8004b0a:	2303      	movs	r3, #3
 8004b0c:	e03a      	b.n	8004b84 <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 8004b0e:	69fb      	ldr	r3, [r7, #28]
 8004b10:	2b00      	cmp	r3, #0
 8004b12:	d10b      	bne.n	8004b2c <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8004b14:	69bb      	ldr	r3, [r7, #24]
 8004b16:	881b      	ldrh	r3, [r3, #0]
 8004b18:	461a      	mov	r2, r3
 8004b1a:	68fb      	ldr	r3, [r7, #12]
 8004b1c:	681b      	ldr	r3, [r3, #0]
 8004b1e:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8004b22:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8004b24:	69bb      	ldr	r3, [r7, #24]
 8004b26:	3302      	adds	r3, #2
 8004b28:	61bb      	str	r3, [r7, #24]
 8004b2a:	e007      	b.n	8004b3c <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8004b2c:	69fb      	ldr	r3, [r7, #28]
 8004b2e:	781a      	ldrb	r2, [r3, #0]
 8004b30:	68fb      	ldr	r3, [r7, #12]
 8004b32:	681b      	ldr	r3, [r3, #0]
 8004b34:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8004b36:	69fb      	ldr	r3, [r7, #28]
 8004b38:	3301      	adds	r3, #1
 8004b3a:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8004b3c:	68fb      	ldr	r3, [r7, #12]
 8004b3e:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8004b40:	b29b      	uxth	r3, r3
 8004b42:	3b01      	subs	r3, #1
 8004b44:	b29a      	uxth	r2, r3
 8004b46:	68fb      	ldr	r3, [r7, #12]
 8004b48:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 8004b4a:	68fb      	ldr	r3, [r7, #12]
 8004b4c:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8004b4e:	b29b      	uxth	r3, r3
 8004b50:	2b00      	cmp	r3, #0
 8004b52:	d1cb      	bne.n	8004aec <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8004b54:	683b      	ldr	r3, [r7, #0]
 8004b56:	9300      	str	r3, [sp, #0]
 8004b58:	697b      	ldr	r3, [r7, #20]
 8004b5a:	2200      	movs	r2, #0
 8004b5c:	2140      	movs	r1, #64	@ 0x40
 8004b5e:	68f8      	ldr	r0, [r7, #12]
 8004b60:	f000 f814 	bl	8004b8c <UART_WaitOnFlagUntilTimeout>
 8004b64:	4603      	mov	r3, r0
 8004b66:	2b00      	cmp	r3, #0
 8004b68:	d005      	beq.n	8004b76 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 8004b6a:	68fb      	ldr	r3, [r7, #12]
 8004b6c:	2220      	movs	r2, #32
 8004b6e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 8004b72:	2303      	movs	r3, #3
 8004b74:	e006      	b.n	8004b84 <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8004b76:	68fb      	ldr	r3, [r7, #12]
 8004b78:	2220      	movs	r2, #32
 8004b7a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 8004b7e:	2300      	movs	r3, #0
 8004b80:	e000      	b.n	8004b84 <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 8004b82:	2302      	movs	r3, #2
  }
}
 8004b84:	4618      	mov	r0, r3
 8004b86:	3720      	adds	r7, #32
 8004b88:	46bd      	mov	sp, r7
 8004b8a:	bd80      	pop	{r7, pc}

08004b8c <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8004b8c:	b580      	push	{r7, lr}
 8004b8e:	b086      	sub	sp, #24
 8004b90:	af00      	add	r7, sp, #0
 8004b92:	60f8      	str	r0, [r7, #12]
 8004b94:	60b9      	str	r1, [r7, #8]
 8004b96:	603b      	str	r3, [r7, #0]
 8004b98:	4613      	mov	r3, r2
 8004b9a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004b9c:	e03b      	b.n	8004c16 <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004b9e:	6a3b      	ldr	r3, [r7, #32]
 8004ba0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004ba4:	d037      	beq.n	8004c16 <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004ba6:	f7fb ff59 	bl	8000a5c <HAL_GetTick>
 8004baa:	4602      	mov	r2, r0
 8004bac:	683b      	ldr	r3, [r7, #0]
 8004bae:	1ad3      	subs	r3, r2, r3
 8004bb0:	6a3a      	ldr	r2, [r7, #32]
 8004bb2:	429a      	cmp	r2, r3
 8004bb4:	d302      	bcc.n	8004bbc <UART_WaitOnFlagUntilTimeout+0x30>
 8004bb6:	6a3b      	ldr	r3, [r7, #32]
 8004bb8:	2b00      	cmp	r3, #0
 8004bba:	d101      	bne.n	8004bc0 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8004bbc:	2303      	movs	r3, #3
 8004bbe:	e03a      	b.n	8004c36 <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8004bc0:	68fb      	ldr	r3, [r7, #12]
 8004bc2:	681b      	ldr	r3, [r3, #0]
 8004bc4:	68db      	ldr	r3, [r3, #12]
 8004bc6:	f003 0304 	and.w	r3, r3, #4
 8004bca:	2b00      	cmp	r3, #0
 8004bcc:	d023      	beq.n	8004c16 <UART_WaitOnFlagUntilTimeout+0x8a>
 8004bce:	68bb      	ldr	r3, [r7, #8]
 8004bd0:	2b80      	cmp	r3, #128	@ 0x80
 8004bd2:	d020      	beq.n	8004c16 <UART_WaitOnFlagUntilTimeout+0x8a>
 8004bd4:	68bb      	ldr	r3, [r7, #8]
 8004bd6:	2b40      	cmp	r3, #64	@ 0x40
 8004bd8:	d01d      	beq.n	8004c16 <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8004bda:	68fb      	ldr	r3, [r7, #12]
 8004bdc:	681b      	ldr	r3, [r3, #0]
 8004bde:	681b      	ldr	r3, [r3, #0]
 8004be0:	f003 0308 	and.w	r3, r3, #8
 8004be4:	2b08      	cmp	r3, #8
 8004be6:	d116      	bne.n	8004c16 <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 8004be8:	2300      	movs	r3, #0
 8004bea:	617b      	str	r3, [r7, #20]
 8004bec:	68fb      	ldr	r3, [r7, #12]
 8004bee:	681b      	ldr	r3, [r3, #0]
 8004bf0:	681b      	ldr	r3, [r3, #0]
 8004bf2:	617b      	str	r3, [r7, #20]
 8004bf4:	68fb      	ldr	r3, [r7, #12]
 8004bf6:	681b      	ldr	r3, [r3, #0]
 8004bf8:	685b      	ldr	r3, [r3, #4]
 8004bfa:	617b      	str	r3, [r7, #20]
 8004bfc:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8004bfe:	68f8      	ldr	r0, [r7, #12]
 8004c00:	f000 f81d 	bl	8004c3e <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8004c04:	68fb      	ldr	r3, [r7, #12]
 8004c06:	2208      	movs	r2, #8
 8004c08:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8004c0a:	68fb      	ldr	r3, [r7, #12]
 8004c0c:	2200      	movs	r2, #0
 8004c0e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8004c12:	2301      	movs	r3, #1
 8004c14:	e00f      	b.n	8004c36 <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004c16:	68fb      	ldr	r3, [r7, #12]
 8004c18:	681b      	ldr	r3, [r3, #0]
 8004c1a:	681a      	ldr	r2, [r3, #0]
 8004c1c:	68bb      	ldr	r3, [r7, #8]
 8004c1e:	4013      	ands	r3, r2
 8004c20:	68ba      	ldr	r2, [r7, #8]
 8004c22:	429a      	cmp	r2, r3
 8004c24:	bf0c      	ite	eq
 8004c26:	2301      	moveq	r3, #1
 8004c28:	2300      	movne	r3, #0
 8004c2a:	b2db      	uxtb	r3, r3
 8004c2c:	461a      	mov	r2, r3
 8004c2e:	79fb      	ldrb	r3, [r7, #7]
 8004c30:	429a      	cmp	r2, r3
 8004c32:	d0b4      	beq.n	8004b9e <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8004c34:	2300      	movs	r3, #0
}
 8004c36:	4618      	mov	r0, r3
 8004c38:	3718      	adds	r7, #24
 8004c3a:	46bd      	mov	sp, r7
 8004c3c:	bd80      	pop	{r7, pc}

08004c3e <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8004c3e:	b480      	push	{r7}
 8004c40:	b095      	sub	sp, #84	@ 0x54
 8004c42:	af00      	add	r7, sp, #0
 8004c44:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004c46:	687b      	ldr	r3, [r7, #4]
 8004c48:	681b      	ldr	r3, [r3, #0]
 8004c4a:	330c      	adds	r3, #12
 8004c4c:	637b      	str	r3, [r7, #52]	@ 0x34
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004c4e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004c50:	e853 3f00 	ldrex	r3, [r3]
 8004c54:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8004c56:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004c58:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8004c5c:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8004c5e:	687b      	ldr	r3, [r7, #4]
 8004c60:	681b      	ldr	r3, [r3, #0]
 8004c62:	330c      	adds	r3, #12
 8004c64:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8004c66:	643a      	str	r2, [r7, #64]	@ 0x40
 8004c68:	63fb      	str	r3, [r7, #60]	@ 0x3c
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004c6a:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8004c6c:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8004c6e:	e841 2300 	strex	r3, r2, [r1]
 8004c72:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8004c74:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004c76:	2b00      	cmp	r3, #0
 8004c78:	d1e5      	bne.n	8004c46 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004c7a:	687b      	ldr	r3, [r7, #4]
 8004c7c:	681b      	ldr	r3, [r3, #0]
 8004c7e:	3314      	adds	r3, #20
 8004c80:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004c82:	6a3b      	ldr	r3, [r7, #32]
 8004c84:	e853 3f00 	ldrex	r3, [r3]
 8004c88:	61fb      	str	r3, [r7, #28]
   return(result);
 8004c8a:	69fb      	ldr	r3, [r7, #28]
 8004c8c:	f023 0301 	bic.w	r3, r3, #1
 8004c90:	64bb      	str	r3, [r7, #72]	@ 0x48
 8004c92:	687b      	ldr	r3, [r7, #4]
 8004c94:	681b      	ldr	r3, [r3, #0]
 8004c96:	3314      	adds	r3, #20
 8004c98:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8004c9a:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8004c9c:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004c9e:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8004ca0:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8004ca2:	e841 2300 	strex	r3, r2, [r1]
 8004ca6:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8004ca8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004caa:	2b00      	cmp	r3, #0
 8004cac:	d1e5      	bne.n	8004c7a <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004cae:	687b      	ldr	r3, [r7, #4]
 8004cb0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004cb2:	2b01      	cmp	r3, #1
 8004cb4:	d119      	bne.n	8004cea <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004cb6:	687b      	ldr	r3, [r7, #4]
 8004cb8:	681b      	ldr	r3, [r3, #0]
 8004cba:	330c      	adds	r3, #12
 8004cbc:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004cbe:	68fb      	ldr	r3, [r7, #12]
 8004cc0:	e853 3f00 	ldrex	r3, [r3]
 8004cc4:	60bb      	str	r3, [r7, #8]
   return(result);
 8004cc6:	68bb      	ldr	r3, [r7, #8]
 8004cc8:	f023 0310 	bic.w	r3, r3, #16
 8004ccc:	647b      	str	r3, [r7, #68]	@ 0x44
 8004cce:	687b      	ldr	r3, [r7, #4]
 8004cd0:	681b      	ldr	r3, [r3, #0]
 8004cd2:	330c      	adds	r3, #12
 8004cd4:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8004cd6:	61ba      	str	r2, [r7, #24]
 8004cd8:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004cda:	6979      	ldr	r1, [r7, #20]
 8004cdc:	69ba      	ldr	r2, [r7, #24]
 8004cde:	e841 2300 	strex	r3, r2, [r1]
 8004ce2:	613b      	str	r3, [r7, #16]
   return(result);
 8004ce4:	693b      	ldr	r3, [r7, #16]
 8004ce6:	2b00      	cmp	r3, #0
 8004ce8:	d1e5      	bne.n	8004cb6 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8004cea:	687b      	ldr	r3, [r7, #4]
 8004cec:	2220      	movs	r2, #32
 8004cee:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004cf2:	687b      	ldr	r3, [r7, #4]
 8004cf4:	2200      	movs	r2, #0
 8004cf6:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8004cf8:	bf00      	nop
 8004cfa:	3754      	adds	r7, #84	@ 0x54
 8004cfc:	46bd      	mov	sp, r7
 8004cfe:	bc80      	pop	{r7}
 8004d00:	4770      	bx	lr
	...

08004d04 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8004d04:	b580      	push	{r7, lr}
 8004d06:	b084      	sub	sp, #16
 8004d08:	af00      	add	r7, sp, #0
 8004d0a:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8004d0c:	687b      	ldr	r3, [r7, #4]
 8004d0e:	681b      	ldr	r3, [r3, #0]
 8004d10:	691b      	ldr	r3, [r3, #16]
 8004d12:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8004d16:	687b      	ldr	r3, [r7, #4]
 8004d18:	68da      	ldr	r2, [r3, #12]
 8004d1a:	687b      	ldr	r3, [r7, #4]
 8004d1c:	681b      	ldr	r3, [r3, #0]
 8004d1e:	430a      	orrs	r2, r1
 8004d20:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8004d22:	687b      	ldr	r3, [r7, #4]
 8004d24:	689a      	ldr	r2, [r3, #8]
 8004d26:	687b      	ldr	r3, [r7, #4]
 8004d28:	691b      	ldr	r3, [r3, #16]
 8004d2a:	431a      	orrs	r2, r3
 8004d2c:	687b      	ldr	r3, [r7, #4]
 8004d2e:	695b      	ldr	r3, [r3, #20]
 8004d30:	4313      	orrs	r3, r2
 8004d32:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 8004d34:	687b      	ldr	r3, [r7, #4]
 8004d36:	681b      	ldr	r3, [r3, #0]
 8004d38:	68db      	ldr	r3, [r3, #12]
 8004d3a:	f423 53b0 	bic.w	r3, r3, #5632	@ 0x1600
 8004d3e:	f023 030c 	bic.w	r3, r3, #12
 8004d42:	687a      	ldr	r2, [r7, #4]
 8004d44:	6812      	ldr	r2, [r2, #0]
 8004d46:	68b9      	ldr	r1, [r7, #8]
 8004d48:	430b      	orrs	r3, r1
 8004d4a:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8004d4c:	687b      	ldr	r3, [r7, #4]
 8004d4e:	681b      	ldr	r3, [r3, #0]
 8004d50:	695b      	ldr	r3, [r3, #20]
 8004d52:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8004d56:	687b      	ldr	r3, [r7, #4]
 8004d58:	699a      	ldr	r2, [r3, #24]
 8004d5a:	687b      	ldr	r3, [r7, #4]
 8004d5c:	681b      	ldr	r3, [r3, #0]
 8004d5e:	430a      	orrs	r2, r1
 8004d60:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 8004d62:	687b      	ldr	r3, [r7, #4]
 8004d64:	681b      	ldr	r3, [r3, #0]
 8004d66:	4a2c      	ldr	r2, [pc, #176]	@ (8004e18 <UART_SetConfig+0x114>)
 8004d68:	4293      	cmp	r3, r2
 8004d6a:	d103      	bne.n	8004d74 <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 8004d6c:	f7ff faca 	bl	8004304 <HAL_RCC_GetPCLK2Freq>
 8004d70:	60f8      	str	r0, [r7, #12]
 8004d72:	e002      	b.n	8004d7a <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 8004d74:	f7ff fab2 	bl	80042dc <HAL_RCC_GetPCLK1Freq>
 8004d78:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8004d7a:	68fa      	ldr	r2, [r7, #12]
 8004d7c:	4613      	mov	r3, r2
 8004d7e:	009b      	lsls	r3, r3, #2
 8004d80:	4413      	add	r3, r2
 8004d82:	009a      	lsls	r2, r3, #2
 8004d84:	441a      	add	r2, r3
 8004d86:	687b      	ldr	r3, [r7, #4]
 8004d88:	685b      	ldr	r3, [r3, #4]
 8004d8a:	009b      	lsls	r3, r3, #2
 8004d8c:	fbb2 f3f3 	udiv	r3, r2, r3
 8004d90:	4a22      	ldr	r2, [pc, #136]	@ (8004e1c <UART_SetConfig+0x118>)
 8004d92:	fba2 2303 	umull	r2, r3, r2, r3
 8004d96:	095b      	lsrs	r3, r3, #5
 8004d98:	0119      	lsls	r1, r3, #4
 8004d9a:	68fa      	ldr	r2, [r7, #12]
 8004d9c:	4613      	mov	r3, r2
 8004d9e:	009b      	lsls	r3, r3, #2
 8004da0:	4413      	add	r3, r2
 8004da2:	009a      	lsls	r2, r3, #2
 8004da4:	441a      	add	r2, r3
 8004da6:	687b      	ldr	r3, [r7, #4]
 8004da8:	685b      	ldr	r3, [r3, #4]
 8004daa:	009b      	lsls	r3, r3, #2
 8004dac:	fbb2 f2f3 	udiv	r2, r2, r3
 8004db0:	4b1a      	ldr	r3, [pc, #104]	@ (8004e1c <UART_SetConfig+0x118>)
 8004db2:	fba3 0302 	umull	r0, r3, r3, r2
 8004db6:	095b      	lsrs	r3, r3, #5
 8004db8:	2064      	movs	r0, #100	@ 0x64
 8004dba:	fb00 f303 	mul.w	r3, r0, r3
 8004dbe:	1ad3      	subs	r3, r2, r3
 8004dc0:	011b      	lsls	r3, r3, #4
 8004dc2:	3332      	adds	r3, #50	@ 0x32
 8004dc4:	4a15      	ldr	r2, [pc, #84]	@ (8004e1c <UART_SetConfig+0x118>)
 8004dc6:	fba2 2303 	umull	r2, r3, r2, r3
 8004dca:	095b      	lsrs	r3, r3, #5
 8004dcc:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8004dd0:	4419      	add	r1, r3
 8004dd2:	68fa      	ldr	r2, [r7, #12]
 8004dd4:	4613      	mov	r3, r2
 8004dd6:	009b      	lsls	r3, r3, #2
 8004dd8:	4413      	add	r3, r2
 8004dda:	009a      	lsls	r2, r3, #2
 8004ddc:	441a      	add	r2, r3
 8004dde:	687b      	ldr	r3, [r7, #4]
 8004de0:	685b      	ldr	r3, [r3, #4]
 8004de2:	009b      	lsls	r3, r3, #2
 8004de4:	fbb2 f2f3 	udiv	r2, r2, r3
 8004de8:	4b0c      	ldr	r3, [pc, #48]	@ (8004e1c <UART_SetConfig+0x118>)
 8004dea:	fba3 0302 	umull	r0, r3, r3, r2
 8004dee:	095b      	lsrs	r3, r3, #5
 8004df0:	2064      	movs	r0, #100	@ 0x64
 8004df2:	fb00 f303 	mul.w	r3, r0, r3
 8004df6:	1ad3      	subs	r3, r2, r3
 8004df8:	011b      	lsls	r3, r3, #4
 8004dfa:	3332      	adds	r3, #50	@ 0x32
 8004dfc:	4a07      	ldr	r2, [pc, #28]	@ (8004e1c <UART_SetConfig+0x118>)
 8004dfe:	fba2 2303 	umull	r2, r3, r2, r3
 8004e02:	095b      	lsrs	r3, r3, #5
 8004e04:	f003 020f 	and.w	r2, r3, #15
 8004e08:	687b      	ldr	r3, [r7, #4]
 8004e0a:	681b      	ldr	r3, [r3, #0]
 8004e0c:	440a      	add	r2, r1
 8004e0e:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 8004e10:	bf00      	nop
 8004e12:	3710      	adds	r7, #16
 8004e14:	46bd      	mov	sp, r7
 8004e16:	bd80      	pop	{r7, pc}
 8004e18:	40013800 	.word	0x40013800
 8004e1c:	51eb851f 	.word	0x51eb851f

08004e20 <USB_CoreInit>:
  * @param  cfg pointer to a USB_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_TypeDef *USBx, USB_CfgTypeDef cfg)
{
 8004e20:	b480      	push	{r7}
 8004e22:	b085      	sub	sp, #20
 8004e24:	af00      	add	r7, sp, #0
 8004e26:	60f8      	str	r0, [r7, #12]
 8004e28:	4638      	mov	r0, r7
 8004e2a:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  /* NOTE : - This function is not required by USB Device FS peripheral, it is used
              only by USB OTG FS peripheral.
            - This function is added to ensure compatibility across platforms.
   */

  return HAL_OK;
 8004e2e:	2300      	movs	r3, #0
}
 8004e30:	4618      	mov	r0, r3
 8004e32:	3714      	adds	r7, #20
 8004e34:	46bd      	mov	sp, r7
 8004e36:	bc80      	pop	{r7}
 8004e38:	4770      	bx	lr

08004e3a <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_TypeDef *USBx)
{
 8004e3a:	b480      	push	{r7}
 8004e3c:	b085      	sub	sp, #20
 8004e3e:	af00      	add	r7, sp, #0
 8004e40:	6078      	str	r0, [r7, #4]
  uint32_t winterruptmask;

  /* Clear pending interrupts */
  USBx->ISTR = 0U;
 8004e42:	687b      	ldr	r3, [r7, #4]
 8004e44:	2200      	movs	r2, #0
 8004e46:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

  /* Set winterruptmask variable */
  winterruptmask = USB_CNTR_CTRM  | USB_CNTR_WKUPM |
 8004e4a:	f44f 433f 	mov.w	r3, #48896	@ 0xbf00
 8004e4e:	60fb      	str	r3, [r7, #12]
                   USB_CNTR_SUSPM | USB_CNTR_ERRM |
                   USB_CNTR_SOFM | USB_CNTR_ESOFM |
                   USB_CNTR_RESETM;

  /* Set interrupt mask */
  USBx->CNTR = (uint16_t)winterruptmask;
 8004e50:	68fb      	ldr	r3, [r7, #12]
 8004e52:	b29a      	uxth	r2, r3
 8004e54:	687b      	ldr	r3, [r7, #4]
 8004e56:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

  return HAL_OK;
 8004e5a:	2300      	movs	r3, #0
}
 8004e5c:	4618      	mov	r0, r3
 8004e5e:	3714      	adds	r7, #20
 8004e60:	46bd      	mov	sp, r7
 8004e62:	bc80      	pop	{r7}
 8004e64:	4770      	bx	lr

08004e66 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_TypeDef *USBx)
{
 8004e66:	b480      	push	{r7}
 8004e68:	b085      	sub	sp, #20
 8004e6a:	af00      	add	r7, sp, #0
 8004e6c:	6078      	str	r0, [r7, #4]
  uint32_t winterruptmask;

  /* Set winterruptmask variable */
  winterruptmask = USB_CNTR_CTRM  | USB_CNTR_WKUPM |
 8004e6e:	f44f 433f 	mov.w	r3, #48896	@ 0xbf00
 8004e72:	60fb      	str	r3, [r7, #12]
                   USB_CNTR_SUSPM | USB_CNTR_ERRM |
                   USB_CNTR_SOFM | USB_CNTR_ESOFM |
                   USB_CNTR_RESETM;

  /* Clear interrupt mask */
  USBx->CNTR &= (uint16_t)(~winterruptmask);
 8004e74:	687b      	ldr	r3, [r7, #4]
 8004e76:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 8004e7a:	b29a      	uxth	r2, r3
 8004e7c:	68fb      	ldr	r3, [r7, #12]
 8004e7e:	b29b      	uxth	r3, r3
 8004e80:	43db      	mvns	r3, r3
 8004e82:	b29b      	uxth	r3, r3
 8004e84:	4013      	ands	r3, r2
 8004e86:	b29a      	uxth	r2, r3
 8004e88:	687b      	ldr	r3, [r7, #4]
 8004e8a:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

  return HAL_OK;
 8004e8e:	2300      	movs	r3, #0
}
 8004e90:	4618      	mov	r0, r3
 8004e92:	3714      	adds	r7, #20
 8004e94:	46bd      	mov	sp, r7
 8004e96:	bc80      	pop	{r7}
 8004e98:	4770      	bx	lr

08004e9a <USB_SetCurrentMode>:
  *          This parameter can be one of the these values:
  *            @arg USB_DEVICE_MODE Peripheral mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_TypeDef *USBx, USB_ModeTypeDef mode)
{
 8004e9a:	b480      	push	{r7}
 8004e9c:	b083      	sub	sp, #12
 8004e9e:	af00      	add	r7, sp, #0
 8004ea0:	6078      	str	r0, [r7, #4]
 8004ea2:	460b      	mov	r3, r1
 8004ea4:	70fb      	strb	r3, [r7, #3]

  /* NOTE : - This function is not required by USB Device FS peripheral, it is used
              only by USB OTG FS peripheral.
            - This function is added to ensure compatibility across platforms.
   */
  return HAL_OK;
 8004ea6:	2300      	movs	r3, #0
}
 8004ea8:	4618      	mov	r0, r3
 8004eaa:	370c      	adds	r7, #12
 8004eac:	46bd      	mov	sp, r7
 8004eae:	bc80      	pop	{r7}
 8004eb0:	4770      	bx	lr

08004eb2 <USB_DevInit>:
  * @param  cfg  pointer to a USB_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_TypeDef *USBx, USB_CfgTypeDef cfg)
{
 8004eb2:	b480      	push	{r7}
 8004eb4:	b085      	sub	sp, #20
 8004eb6:	af00      	add	r7, sp, #0
 8004eb8:	60f8      	str	r0, [r7, #12]
 8004eba:	4638      	mov	r0, r7
 8004ebc:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  /* Prevent unused argument(s) compilation warning */
  UNUSED(cfg);

  /* Init Device */
  /* CNTR_FRES = 1 */
  USBx->CNTR = (uint16_t)USB_CNTR_FRES;
 8004ec0:	68fb      	ldr	r3, [r7, #12]
 8004ec2:	2201      	movs	r2, #1
 8004ec4:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

  /* CNTR_FRES = 0 */
  USBx->CNTR = 0U;
 8004ec8:	68fb      	ldr	r3, [r7, #12]
 8004eca:	2200      	movs	r2, #0
 8004ecc:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

  /* Clear pending interrupts */
  USBx->ISTR = 0U;
 8004ed0:	68fb      	ldr	r3, [r7, #12]
 8004ed2:	2200      	movs	r2, #0
 8004ed4:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

  /*Set Btable Address*/
  USBx->BTABLE = BTABLE_ADDRESS;
 8004ed8:	68fb      	ldr	r3, [r7, #12]
 8004eda:	2200      	movs	r2, #0
 8004edc:	f8a3 2050 	strh.w	r2, [r3, #80]	@ 0x50

  return HAL_OK;
 8004ee0:	2300      	movs	r3, #0
}
 8004ee2:	4618      	mov	r0, r3
 8004ee4:	3714      	adds	r7, #20
 8004ee6:	46bd      	mov	sp, r7
 8004ee8:	bc80      	pop	{r7}
 8004eea:	4770      	bx	lr

08004eec <USB_ActivateEndpoint>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 8004eec:	b480      	push	{r7}
 8004eee:	b09d      	sub	sp, #116	@ 0x74
 8004ef0:	af00      	add	r7, sp, #0
 8004ef2:	6078      	str	r0, [r7, #4]
 8004ef4:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef ret = HAL_OK;
 8004ef6:	2300      	movs	r3, #0
 8004ef8:	f887 306f 	strb.w	r3, [r7, #111]	@ 0x6f
  uint16_t wEpRegVal;

  wEpRegVal = PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_T_MASK;
 8004efc:	687a      	ldr	r2, [r7, #4]
 8004efe:	683b      	ldr	r3, [r7, #0]
 8004f00:	781b      	ldrb	r3, [r3, #0]
 8004f02:	009b      	lsls	r3, r3, #2
 8004f04:	4413      	add	r3, r2
 8004f06:	881b      	ldrh	r3, [r3, #0]
 8004f08:	b29b      	uxth	r3, r3
 8004f0a:	f423 43ec 	bic.w	r3, r3, #30208	@ 0x7600
 8004f0e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004f12:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c

  /* initialize Endpoint */
  switch (ep->type)
 8004f16:	683b      	ldr	r3, [r7, #0]
 8004f18:	78db      	ldrb	r3, [r3, #3]
 8004f1a:	2b03      	cmp	r3, #3
 8004f1c:	d81f      	bhi.n	8004f5e <USB_ActivateEndpoint+0x72>
 8004f1e:	a201      	add	r2, pc, #4	@ (adr r2, 8004f24 <USB_ActivateEndpoint+0x38>)
 8004f20:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004f24:	08004f35 	.word	0x08004f35
 8004f28:	08004f51 	.word	0x08004f51
 8004f2c:	08004f67 	.word	0x08004f67
 8004f30:	08004f43 	.word	0x08004f43
  {
    case EP_TYPE_CTRL:
      wEpRegVal |= USB_EP_CONTROL;
 8004f34:	f8b7 306c 	ldrh.w	r3, [r7, #108]	@ 0x6c
 8004f38:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8004f3c:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
      break;
 8004f40:	e012      	b.n	8004f68 <USB_ActivateEndpoint+0x7c>
    case EP_TYPE_BULK:
      wEpRegVal |= USB_EP_BULK;
      break;

    case EP_TYPE_INTR:
      wEpRegVal |= USB_EP_INTERRUPT;
 8004f42:	f8b7 306c 	ldrh.w	r3, [r7, #108]	@ 0x6c
 8004f46:	f443 63c0 	orr.w	r3, r3, #1536	@ 0x600
 8004f4a:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
      break;
 8004f4e:	e00b      	b.n	8004f68 <USB_ActivateEndpoint+0x7c>

    case EP_TYPE_ISOC:
      wEpRegVal |= USB_EP_ISOCHRONOUS;
 8004f50:	f8b7 306c 	ldrh.w	r3, [r7, #108]	@ 0x6c
 8004f54:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8004f58:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
      break;
 8004f5c:	e004      	b.n	8004f68 <USB_ActivateEndpoint+0x7c>

    default:
      ret = HAL_ERROR;
 8004f5e:	2301      	movs	r3, #1
 8004f60:	f887 306f 	strb.w	r3, [r7, #111]	@ 0x6f
      break;
 8004f64:	e000      	b.n	8004f68 <USB_ActivateEndpoint+0x7c>
      break;
 8004f66:	bf00      	nop
  }

  PCD_SET_ENDPOINT(USBx, ep->num, (wEpRegVal | USB_EP_CTR_RX | USB_EP_CTR_TX));
 8004f68:	687a      	ldr	r2, [r7, #4]
 8004f6a:	683b      	ldr	r3, [r7, #0]
 8004f6c:	781b      	ldrb	r3, [r3, #0]
 8004f6e:	009b      	lsls	r3, r3, #2
 8004f70:	441a      	add	r2, r3
 8004f72:	f8b7 306c 	ldrh.w	r3, [r7, #108]	@ 0x6c
 8004f76:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8004f7a:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8004f7e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8004f82:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8004f86:	b29b      	uxth	r3, r3
 8004f88:	8013      	strh	r3, [r2, #0]

  PCD_SET_EP_ADDRESS(USBx, ep->num, ep->num);
 8004f8a:	687a      	ldr	r2, [r7, #4]
 8004f8c:	683b      	ldr	r3, [r7, #0]
 8004f8e:	781b      	ldrb	r3, [r3, #0]
 8004f90:	009b      	lsls	r3, r3, #2
 8004f92:	4413      	add	r3, r2
 8004f94:	881b      	ldrh	r3, [r3, #0]
 8004f96:	b29b      	uxth	r3, r3
 8004f98:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8004f9c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004fa0:	b29b      	uxth	r3, r3
 8004fa2:	683a      	ldr	r2, [r7, #0]
 8004fa4:	7812      	ldrb	r2, [r2, #0]
 8004fa6:	4313      	orrs	r3, r2
 8004fa8:	f8a7 3066 	strh.w	r3, [r7, #102]	@ 0x66
 8004fac:	687a      	ldr	r2, [r7, #4]
 8004fae:	683b      	ldr	r3, [r7, #0]
 8004fb0:	781b      	ldrb	r3, [r3, #0]
 8004fb2:	009b      	lsls	r3, r3, #2
 8004fb4:	441a      	add	r2, r3
 8004fb6:	f8b7 3066 	ldrh.w	r3, [r7, #102]	@ 0x66
 8004fba:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8004fbe:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8004fc2:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8004fc6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8004fca:	b29b      	uxth	r3, r3
 8004fcc:	8013      	strh	r3, [r2, #0]

  if (ep->doublebuffer == 0U)
 8004fce:	683b      	ldr	r3, [r7, #0]
 8004fd0:	7b1b      	ldrb	r3, [r3, #12]
 8004fd2:	2b00      	cmp	r3, #0
 8004fd4:	f040 8178 	bne.w	80052c8 <USB_ActivateEndpoint+0x3dc>
  {
    if (ep->is_in != 0U)
 8004fd8:	683b      	ldr	r3, [r7, #0]
 8004fda:	785b      	ldrb	r3, [r3, #1]
 8004fdc:	2b00      	cmp	r3, #0
 8004fde:	f000 8084 	beq.w	80050ea <USB_ActivateEndpoint+0x1fe>
    {
      /*Set the endpoint Transmit buffer address */
      PCD_SET_EP_TX_ADDRESS(USBx, ep->num, ep->pmaadress);
 8004fe2:	687b      	ldr	r3, [r7, #4]
 8004fe4:	61bb      	str	r3, [r7, #24]
 8004fe6:	687b      	ldr	r3, [r7, #4]
 8004fe8:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8004fec:	b29b      	uxth	r3, r3
 8004fee:	461a      	mov	r2, r3
 8004ff0:	69bb      	ldr	r3, [r7, #24]
 8004ff2:	4413      	add	r3, r2
 8004ff4:	61bb      	str	r3, [r7, #24]
 8004ff6:	683b      	ldr	r3, [r7, #0]
 8004ff8:	781b      	ldrb	r3, [r3, #0]
 8004ffa:	011a      	lsls	r2, r3, #4
 8004ffc:	69bb      	ldr	r3, [r7, #24]
 8004ffe:	4413      	add	r3, r2
 8005000:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8005004:	617b      	str	r3, [r7, #20]
 8005006:	683b      	ldr	r3, [r7, #0]
 8005008:	88db      	ldrh	r3, [r3, #6]
 800500a:	085b      	lsrs	r3, r3, #1
 800500c:	b29b      	uxth	r3, r3
 800500e:	005b      	lsls	r3, r3, #1
 8005010:	b29a      	uxth	r2, r3
 8005012:	697b      	ldr	r3, [r7, #20]
 8005014:	801a      	strh	r2, [r3, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8005016:	687a      	ldr	r2, [r7, #4]
 8005018:	683b      	ldr	r3, [r7, #0]
 800501a:	781b      	ldrb	r3, [r3, #0]
 800501c:	009b      	lsls	r3, r3, #2
 800501e:	4413      	add	r3, r2
 8005020:	881b      	ldrh	r3, [r3, #0]
 8005022:	827b      	strh	r3, [r7, #18]
 8005024:	8a7b      	ldrh	r3, [r7, #18]
 8005026:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800502a:	2b00      	cmp	r3, #0
 800502c:	d01b      	beq.n	8005066 <USB_ActivateEndpoint+0x17a>
 800502e:	687a      	ldr	r2, [r7, #4]
 8005030:	683b      	ldr	r3, [r7, #0]
 8005032:	781b      	ldrb	r3, [r3, #0]
 8005034:	009b      	lsls	r3, r3, #2
 8005036:	4413      	add	r3, r2
 8005038:	881b      	ldrh	r3, [r3, #0]
 800503a:	b29b      	uxth	r3, r3
 800503c:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8005040:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005044:	823b      	strh	r3, [r7, #16]
 8005046:	687a      	ldr	r2, [r7, #4]
 8005048:	683b      	ldr	r3, [r7, #0]
 800504a:	781b      	ldrb	r3, [r3, #0]
 800504c:	009b      	lsls	r3, r3, #2
 800504e:	441a      	add	r2, r3
 8005050:	8a3b      	ldrh	r3, [r7, #16]
 8005052:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8005056:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800505a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800505e:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 8005062:	b29b      	uxth	r3, r3
 8005064:	8013      	strh	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 8005066:	683b      	ldr	r3, [r7, #0]
 8005068:	78db      	ldrb	r3, [r3, #3]
 800506a:	2b01      	cmp	r3, #1
 800506c:	d020      	beq.n	80050b0 <USB_ActivateEndpoint+0x1c4>
      {
        /* Configure NAK status for the Endpoint */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 800506e:	687a      	ldr	r2, [r7, #4]
 8005070:	683b      	ldr	r3, [r7, #0]
 8005072:	781b      	ldrb	r3, [r3, #0]
 8005074:	009b      	lsls	r3, r3, #2
 8005076:	4413      	add	r3, r2
 8005078:	881b      	ldrh	r3, [r3, #0]
 800507a:	b29b      	uxth	r3, r3
 800507c:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8005080:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8005084:	81bb      	strh	r3, [r7, #12]
 8005086:	89bb      	ldrh	r3, [r7, #12]
 8005088:	f083 0320 	eor.w	r3, r3, #32
 800508c:	81bb      	strh	r3, [r7, #12]
 800508e:	687a      	ldr	r2, [r7, #4]
 8005090:	683b      	ldr	r3, [r7, #0]
 8005092:	781b      	ldrb	r3, [r3, #0]
 8005094:	009b      	lsls	r3, r3, #2
 8005096:	441a      	add	r2, r3
 8005098:	89bb      	ldrh	r3, [r7, #12]
 800509a:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800509e:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80050a2:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80050a6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80050aa:	b29b      	uxth	r3, r3
 80050ac:	8013      	strh	r3, [r2, #0]
 80050ae:	e2d5      	b.n	800565c <USB_ActivateEndpoint+0x770>
      }
      else
      {
        /* Configure TX Endpoint to disabled state */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 80050b0:	687a      	ldr	r2, [r7, #4]
 80050b2:	683b      	ldr	r3, [r7, #0]
 80050b4:	781b      	ldrb	r3, [r3, #0]
 80050b6:	009b      	lsls	r3, r3, #2
 80050b8:	4413      	add	r3, r2
 80050ba:	881b      	ldrh	r3, [r3, #0]
 80050bc:	b29b      	uxth	r3, r3
 80050be:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80050c2:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80050c6:	81fb      	strh	r3, [r7, #14]
 80050c8:	687a      	ldr	r2, [r7, #4]
 80050ca:	683b      	ldr	r3, [r7, #0]
 80050cc:	781b      	ldrb	r3, [r3, #0]
 80050ce:	009b      	lsls	r3, r3, #2
 80050d0:	441a      	add	r2, r3
 80050d2:	89fb      	ldrh	r3, [r7, #14]
 80050d4:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80050d8:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80050dc:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80050e0:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80050e4:	b29b      	uxth	r3, r3
 80050e6:	8013      	strh	r3, [r2, #0]
 80050e8:	e2b8      	b.n	800565c <USB_ActivateEndpoint+0x770>
      }
    }
    else
    {
      /* Set the endpoint Receive buffer address */
      PCD_SET_EP_RX_ADDRESS(USBx, ep->num, ep->pmaadress);
 80050ea:	687b      	ldr	r3, [r7, #4]
 80050ec:	633b      	str	r3, [r7, #48]	@ 0x30
 80050ee:	687b      	ldr	r3, [r7, #4]
 80050f0:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80050f4:	b29b      	uxth	r3, r3
 80050f6:	461a      	mov	r2, r3
 80050f8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80050fa:	4413      	add	r3, r2
 80050fc:	633b      	str	r3, [r7, #48]	@ 0x30
 80050fe:	683b      	ldr	r3, [r7, #0]
 8005100:	781b      	ldrb	r3, [r3, #0]
 8005102:	011a      	lsls	r2, r3, #4
 8005104:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005106:	4413      	add	r3, r2
 8005108:	f503 6381 	add.w	r3, r3, #1032	@ 0x408
 800510c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800510e:	683b      	ldr	r3, [r7, #0]
 8005110:	88db      	ldrh	r3, [r3, #6]
 8005112:	085b      	lsrs	r3, r3, #1
 8005114:	b29b      	uxth	r3, r3
 8005116:	005b      	lsls	r3, r3, #1
 8005118:	b29a      	uxth	r2, r3
 800511a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800511c:	801a      	strh	r2, [r3, #0]

      /* Set the endpoint Receive buffer counter */
      PCD_SET_EP_RX_CNT(USBx, ep->num, ep->maxpacket);
 800511e:	687b      	ldr	r3, [r7, #4]
 8005120:	62bb      	str	r3, [r7, #40]	@ 0x28
 8005122:	687b      	ldr	r3, [r7, #4]
 8005124:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8005128:	b29b      	uxth	r3, r3
 800512a:	461a      	mov	r2, r3
 800512c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800512e:	4413      	add	r3, r2
 8005130:	62bb      	str	r3, [r7, #40]	@ 0x28
 8005132:	683b      	ldr	r3, [r7, #0]
 8005134:	781b      	ldrb	r3, [r3, #0]
 8005136:	011a      	lsls	r2, r3, #4
 8005138:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800513a:	4413      	add	r3, r2
 800513c:	f203 430c 	addw	r3, r3, #1036	@ 0x40c
 8005140:	627b      	str	r3, [r7, #36]	@ 0x24
 8005142:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005144:	881b      	ldrh	r3, [r3, #0]
 8005146:	b29b      	uxth	r3, r3
 8005148:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800514c:	b29a      	uxth	r2, r3
 800514e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005150:	801a      	strh	r2, [r3, #0]
 8005152:	683b      	ldr	r3, [r7, #0]
 8005154:	691b      	ldr	r3, [r3, #16]
 8005156:	2b3e      	cmp	r3, #62	@ 0x3e
 8005158:	d91d      	bls.n	8005196 <USB_ActivateEndpoint+0x2aa>
 800515a:	683b      	ldr	r3, [r7, #0]
 800515c:	691b      	ldr	r3, [r3, #16]
 800515e:	095b      	lsrs	r3, r3, #5
 8005160:	66bb      	str	r3, [r7, #104]	@ 0x68
 8005162:	683b      	ldr	r3, [r7, #0]
 8005164:	691b      	ldr	r3, [r3, #16]
 8005166:	f003 031f 	and.w	r3, r3, #31
 800516a:	2b00      	cmp	r3, #0
 800516c:	d102      	bne.n	8005174 <USB_ActivateEndpoint+0x288>
 800516e:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8005170:	3b01      	subs	r3, #1
 8005172:	66bb      	str	r3, [r7, #104]	@ 0x68
 8005174:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005176:	881b      	ldrh	r3, [r3, #0]
 8005178:	b29a      	uxth	r2, r3
 800517a:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800517c:	b29b      	uxth	r3, r3
 800517e:	029b      	lsls	r3, r3, #10
 8005180:	b29b      	uxth	r3, r3
 8005182:	4313      	orrs	r3, r2
 8005184:	b29b      	uxth	r3, r3
 8005186:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800518a:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800518e:	b29a      	uxth	r2, r3
 8005190:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005192:	801a      	strh	r2, [r3, #0]
 8005194:	e026      	b.n	80051e4 <USB_ActivateEndpoint+0x2f8>
 8005196:	683b      	ldr	r3, [r7, #0]
 8005198:	691b      	ldr	r3, [r3, #16]
 800519a:	2b00      	cmp	r3, #0
 800519c:	d10a      	bne.n	80051b4 <USB_ActivateEndpoint+0x2c8>
 800519e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80051a0:	881b      	ldrh	r3, [r3, #0]
 80051a2:	b29b      	uxth	r3, r3
 80051a4:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80051a8:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80051ac:	b29a      	uxth	r2, r3
 80051ae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80051b0:	801a      	strh	r2, [r3, #0]
 80051b2:	e017      	b.n	80051e4 <USB_ActivateEndpoint+0x2f8>
 80051b4:	683b      	ldr	r3, [r7, #0]
 80051b6:	691b      	ldr	r3, [r3, #16]
 80051b8:	085b      	lsrs	r3, r3, #1
 80051ba:	66bb      	str	r3, [r7, #104]	@ 0x68
 80051bc:	683b      	ldr	r3, [r7, #0]
 80051be:	691b      	ldr	r3, [r3, #16]
 80051c0:	f003 0301 	and.w	r3, r3, #1
 80051c4:	2b00      	cmp	r3, #0
 80051c6:	d002      	beq.n	80051ce <USB_ActivateEndpoint+0x2e2>
 80051c8:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80051ca:	3301      	adds	r3, #1
 80051cc:	66bb      	str	r3, [r7, #104]	@ 0x68
 80051ce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80051d0:	881b      	ldrh	r3, [r3, #0]
 80051d2:	b29a      	uxth	r2, r3
 80051d4:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80051d6:	b29b      	uxth	r3, r3
 80051d8:	029b      	lsls	r3, r3, #10
 80051da:	b29b      	uxth	r3, r3
 80051dc:	4313      	orrs	r3, r2
 80051de:	b29a      	uxth	r2, r3
 80051e0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80051e2:	801a      	strh	r2, [r3, #0]
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 80051e4:	687a      	ldr	r2, [r7, #4]
 80051e6:	683b      	ldr	r3, [r7, #0]
 80051e8:	781b      	ldrb	r3, [r3, #0]
 80051ea:	009b      	lsls	r3, r3, #2
 80051ec:	4413      	add	r3, r2
 80051ee:	881b      	ldrh	r3, [r3, #0]
 80051f0:	847b      	strh	r3, [r7, #34]	@ 0x22
 80051f2:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 80051f4:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80051f8:	2b00      	cmp	r3, #0
 80051fa:	d01b      	beq.n	8005234 <USB_ActivateEndpoint+0x348>
 80051fc:	687a      	ldr	r2, [r7, #4]
 80051fe:	683b      	ldr	r3, [r7, #0]
 8005200:	781b      	ldrb	r3, [r3, #0]
 8005202:	009b      	lsls	r3, r3, #2
 8005204:	4413      	add	r3, r2
 8005206:	881b      	ldrh	r3, [r3, #0]
 8005208:	b29b      	uxth	r3, r3
 800520a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800520e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005212:	843b      	strh	r3, [r7, #32]
 8005214:	687a      	ldr	r2, [r7, #4]
 8005216:	683b      	ldr	r3, [r7, #0]
 8005218:	781b      	ldrb	r3, [r3, #0]
 800521a:	009b      	lsls	r3, r3, #2
 800521c:	441a      	add	r2, r3
 800521e:	8c3b      	ldrh	r3, [r7, #32]
 8005220:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8005224:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8005228:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800522c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8005230:	b29b      	uxth	r3, r3
 8005232:	8013      	strh	r3, [r2, #0]

      if (ep->num == 0U)
 8005234:	683b      	ldr	r3, [r7, #0]
 8005236:	781b      	ldrb	r3, [r3, #0]
 8005238:	2b00      	cmp	r3, #0
 800523a:	d124      	bne.n	8005286 <USB_ActivateEndpoint+0x39a>
      {
        /* Configure VALID status for EP0 */
        PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 800523c:	687a      	ldr	r2, [r7, #4]
 800523e:	683b      	ldr	r3, [r7, #0]
 8005240:	781b      	ldrb	r3, [r3, #0]
 8005242:	009b      	lsls	r3, r3, #2
 8005244:	4413      	add	r3, r2
 8005246:	881b      	ldrh	r3, [r3, #0]
 8005248:	b29b      	uxth	r3, r3
 800524a:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800524e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005252:	83bb      	strh	r3, [r7, #28]
 8005254:	8bbb      	ldrh	r3, [r7, #28]
 8005256:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 800525a:	83bb      	strh	r3, [r7, #28]
 800525c:	8bbb      	ldrh	r3, [r7, #28]
 800525e:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 8005262:	83bb      	strh	r3, [r7, #28]
 8005264:	687a      	ldr	r2, [r7, #4]
 8005266:	683b      	ldr	r3, [r7, #0]
 8005268:	781b      	ldrb	r3, [r3, #0]
 800526a:	009b      	lsls	r3, r3, #2
 800526c:	441a      	add	r2, r3
 800526e:	8bbb      	ldrh	r3, [r7, #28]
 8005270:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8005274:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8005278:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800527c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8005280:	b29b      	uxth	r3, r3
 8005282:	8013      	strh	r3, [r2, #0]
 8005284:	e1ea      	b.n	800565c <USB_ActivateEndpoint+0x770>
      }
      else
      {
        /* Configure NAK status for OUT Endpoint */
        PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_NAK);
 8005286:	687a      	ldr	r2, [r7, #4]
 8005288:	683b      	ldr	r3, [r7, #0]
 800528a:	781b      	ldrb	r3, [r3, #0]
 800528c:	009b      	lsls	r3, r3, #2
 800528e:	4413      	add	r3, r2
 8005290:	881b      	ldrh	r3, [r3, #0]
 8005292:	b29b      	uxth	r3, r3
 8005294:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8005298:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800529c:	83fb      	strh	r3, [r7, #30]
 800529e:	8bfb      	ldrh	r3, [r7, #30]
 80052a0:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 80052a4:	83fb      	strh	r3, [r7, #30]
 80052a6:	687a      	ldr	r2, [r7, #4]
 80052a8:	683b      	ldr	r3, [r7, #0]
 80052aa:	781b      	ldrb	r3, [r3, #0]
 80052ac:	009b      	lsls	r3, r3, #2
 80052ae:	441a      	add	r2, r3
 80052b0:	8bfb      	ldrh	r3, [r7, #30]
 80052b2:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80052b6:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80052ba:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80052be:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80052c2:	b29b      	uxth	r3, r3
 80052c4:	8013      	strh	r3, [r2, #0]
 80052c6:	e1c9      	b.n	800565c <USB_ActivateEndpoint+0x770>
  }
#if (USE_USB_DOUBLE_BUFFER == 1U)
  /* Double Buffer */
  else
  {
    if (ep->type == EP_TYPE_BULK)
 80052c8:	683b      	ldr	r3, [r7, #0]
 80052ca:	78db      	ldrb	r3, [r3, #3]
 80052cc:	2b02      	cmp	r3, #2
 80052ce:	d11e      	bne.n	800530e <USB_ActivateEndpoint+0x422>
    {
      /* Set bulk endpoint as double buffered */
      PCD_SET_BULK_EP_DBUF(USBx, ep->num);
 80052d0:	687a      	ldr	r2, [r7, #4]
 80052d2:	683b      	ldr	r3, [r7, #0]
 80052d4:	781b      	ldrb	r3, [r3, #0]
 80052d6:	009b      	lsls	r3, r3, #2
 80052d8:	4413      	add	r3, r2
 80052da:	881b      	ldrh	r3, [r3, #0]
 80052dc:	b29b      	uxth	r3, r3
 80052de:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80052e2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80052e6:	f8a7 3062 	strh.w	r3, [r7, #98]	@ 0x62
 80052ea:	687a      	ldr	r2, [r7, #4]
 80052ec:	683b      	ldr	r3, [r7, #0]
 80052ee:	781b      	ldrb	r3, [r3, #0]
 80052f0:	009b      	lsls	r3, r3, #2
 80052f2:	441a      	add	r2, r3
 80052f4:	f8b7 3062 	ldrh.w	r3, [r7, #98]	@ 0x62
 80052f8:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80052fc:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8005300:	f443 4301 	orr.w	r3, r3, #33024	@ 0x8100
 8005304:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8005308:	b29b      	uxth	r3, r3
 800530a:	8013      	strh	r3, [r2, #0]
 800530c:	e01d      	b.n	800534a <USB_ActivateEndpoint+0x45e>
    }
    else
    {
      /* Set the ISOC endpoint in double buffer mode */
      PCD_CLEAR_EP_KIND(USBx, ep->num);
 800530e:	687a      	ldr	r2, [r7, #4]
 8005310:	683b      	ldr	r3, [r7, #0]
 8005312:	781b      	ldrb	r3, [r3, #0]
 8005314:	009b      	lsls	r3, r3, #2
 8005316:	4413      	add	r3, r2
 8005318:	881b      	ldrh	r3, [r3, #0]
 800531a:	b29b      	uxth	r3, r3
 800531c:	f423 43e2 	bic.w	r3, r3, #28928	@ 0x7100
 8005320:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005324:	f8a7 3064 	strh.w	r3, [r7, #100]	@ 0x64
 8005328:	687a      	ldr	r2, [r7, #4]
 800532a:	683b      	ldr	r3, [r7, #0]
 800532c:	781b      	ldrb	r3, [r3, #0]
 800532e:	009b      	lsls	r3, r3, #2
 8005330:	441a      	add	r2, r3
 8005332:	f8b7 3064 	ldrh.w	r3, [r7, #100]	@ 0x64
 8005336:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800533a:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800533e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8005342:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8005346:	b29b      	uxth	r3, r3
 8005348:	8013      	strh	r3, [r2, #0]
    }

    /* Set buffer address for double buffered mode */
    PCD_SET_EP_DBUF_ADDR(USBx, ep->num, ep->pmaaddr0, ep->pmaaddr1);
 800534a:	687b      	ldr	r3, [r7, #4]
 800534c:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800534e:	687b      	ldr	r3, [r7, #4]
 8005350:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8005354:	b29b      	uxth	r3, r3
 8005356:	461a      	mov	r2, r3
 8005358:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800535a:	4413      	add	r3, r2
 800535c:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800535e:	683b      	ldr	r3, [r7, #0]
 8005360:	781b      	ldrb	r3, [r3, #0]
 8005362:	011a      	lsls	r2, r3, #4
 8005364:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8005366:	4413      	add	r3, r2
 8005368:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800536c:	65bb      	str	r3, [r7, #88]	@ 0x58
 800536e:	683b      	ldr	r3, [r7, #0]
 8005370:	891b      	ldrh	r3, [r3, #8]
 8005372:	085b      	lsrs	r3, r3, #1
 8005374:	b29b      	uxth	r3, r3
 8005376:	005b      	lsls	r3, r3, #1
 8005378:	b29a      	uxth	r2, r3
 800537a:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800537c:	801a      	strh	r2, [r3, #0]
 800537e:	687b      	ldr	r3, [r7, #4]
 8005380:	657b      	str	r3, [r7, #84]	@ 0x54
 8005382:	687b      	ldr	r3, [r7, #4]
 8005384:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8005388:	b29b      	uxth	r3, r3
 800538a:	461a      	mov	r2, r3
 800538c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800538e:	4413      	add	r3, r2
 8005390:	657b      	str	r3, [r7, #84]	@ 0x54
 8005392:	683b      	ldr	r3, [r7, #0]
 8005394:	781b      	ldrb	r3, [r3, #0]
 8005396:	011a      	lsls	r2, r3, #4
 8005398:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800539a:	4413      	add	r3, r2
 800539c:	f503 6381 	add.w	r3, r3, #1032	@ 0x408
 80053a0:	653b      	str	r3, [r7, #80]	@ 0x50
 80053a2:	683b      	ldr	r3, [r7, #0]
 80053a4:	895b      	ldrh	r3, [r3, #10]
 80053a6:	085b      	lsrs	r3, r3, #1
 80053a8:	b29b      	uxth	r3, r3
 80053aa:	005b      	lsls	r3, r3, #1
 80053ac:	b29a      	uxth	r2, r3
 80053ae:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80053b0:	801a      	strh	r2, [r3, #0]

    if (ep->is_in == 0U)
 80053b2:	683b      	ldr	r3, [r7, #0]
 80053b4:	785b      	ldrb	r3, [r3, #1]
 80053b6:	2b00      	cmp	r3, #0
 80053b8:	f040 8093 	bne.w	80054e2 <USB_ActivateEndpoint+0x5f6>
    {
      /* Clear the data toggle bits for the endpoint IN/OUT */
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 80053bc:	687a      	ldr	r2, [r7, #4]
 80053be:	683b      	ldr	r3, [r7, #0]
 80053c0:	781b      	ldrb	r3, [r3, #0]
 80053c2:	009b      	lsls	r3, r3, #2
 80053c4:	4413      	add	r3, r2
 80053c6:	881b      	ldrh	r3, [r3, #0]
 80053c8:	f8a7 3040 	strh.w	r3, [r7, #64]	@ 0x40
 80053cc:	f8b7 3040 	ldrh.w	r3, [r7, #64]	@ 0x40
 80053d0:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80053d4:	2b00      	cmp	r3, #0
 80053d6:	d01b      	beq.n	8005410 <USB_ActivateEndpoint+0x524>
 80053d8:	687a      	ldr	r2, [r7, #4]
 80053da:	683b      	ldr	r3, [r7, #0]
 80053dc:	781b      	ldrb	r3, [r3, #0]
 80053de:	009b      	lsls	r3, r3, #2
 80053e0:	4413      	add	r3, r2
 80053e2:	881b      	ldrh	r3, [r3, #0]
 80053e4:	b29b      	uxth	r3, r3
 80053e6:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80053ea:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80053ee:	87fb      	strh	r3, [r7, #62]	@ 0x3e
 80053f0:	687a      	ldr	r2, [r7, #4]
 80053f2:	683b      	ldr	r3, [r7, #0]
 80053f4:	781b      	ldrb	r3, [r3, #0]
 80053f6:	009b      	lsls	r3, r3, #2
 80053f8:	441a      	add	r2, r3
 80053fa:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 80053fc:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8005400:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8005404:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8005408:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800540c:	b29b      	uxth	r3, r3
 800540e:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8005410:	687a      	ldr	r2, [r7, #4]
 8005412:	683b      	ldr	r3, [r7, #0]
 8005414:	781b      	ldrb	r3, [r3, #0]
 8005416:	009b      	lsls	r3, r3, #2
 8005418:	4413      	add	r3, r2
 800541a:	881b      	ldrh	r3, [r3, #0]
 800541c:	87bb      	strh	r3, [r7, #60]	@ 0x3c
 800541e:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 8005420:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005424:	2b00      	cmp	r3, #0
 8005426:	d01b      	beq.n	8005460 <USB_ActivateEndpoint+0x574>
 8005428:	687a      	ldr	r2, [r7, #4]
 800542a:	683b      	ldr	r3, [r7, #0]
 800542c:	781b      	ldrb	r3, [r3, #0]
 800542e:	009b      	lsls	r3, r3, #2
 8005430:	4413      	add	r3, r2
 8005432:	881b      	ldrh	r3, [r3, #0]
 8005434:	b29b      	uxth	r3, r3
 8005436:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800543a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800543e:	877b      	strh	r3, [r7, #58]	@ 0x3a
 8005440:	687a      	ldr	r2, [r7, #4]
 8005442:	683b      	ldr	r3, [r7, #0]
 8005444:	781b      	ldrb	r3, [r3, #0]
 8005446:	009b      	lsls	r3, r3, #2
 8005448:	441a      	add	r2, r3
 800544a:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 800544c:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8005450:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8005454:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8005458:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 800545c:	b29b      	uxth	r3, r3
 800545e:	8013      	strh	r3, [r2, #0]

      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 8005460:	687a      	ldr	r2, [r7, #4]
 8005462:	683b      	ldr	r3, [r7, #0]
 8005464:	781b      	ldrb	r3, [r3, #0]
 8005466:	009b      	lsls	r3, r3, #2
 8005468:	4413      	add	r3, r2
 800546a:	881b      	ldrh	r3, [r3, #0]
 800546c:	b29b      	uxth	r3, r3
 800546e:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8005472:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005476:	873b      	strh	r3, [r7, #56]	@ 0x38
 8005478:	8f3b      	ldrh	r3, [r7, #56]	@ 0x38
 800547a:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 800547e:	873b      	strh	r3, [r7, #56]	@ 0x38
 8005480:	8f3b      	ldrh	r3, [r7, #56]	@ 0x38
 8005482:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 8005486:	873b      	strh	r3, [r7, #56]	@ 0x38
 8005488:	687a      	ldr	r2, [r7, #4]
 800548a:	683b      	ldr	r3, [r7, #0]
 800548c:	781b      	ldrb	r3, [r3, #0]
 800548e:	009b      	lsls	r3, r3, #2
 8005490:	441a      	add	r2, r3
 8005492:	8f3b      	ldrh	r3, [r7, #56]	@ 0x38
 8005494:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8005498:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800549c:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80054a0:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80054a4:	b29b      	uxth	r3, r3
 80054a6:	8013      	strh	r3, [r2, #0]
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 80054a8:	687a      	ldr	r2, [r7, #4]
 80054aa:	683b      	ldr	r3, [r7, #0]
 80054ac:	781b      	ldrb	r3, [r3, #0]
 80054ae:	009b      	lsls	r3, r3, #2
 80054b0:	4413      	add	r3, r2
 80054b2:	881b      	ldrh	r3, [r3, #0]
 80054b4:	b29b      	uxth	r3, r3
 80054b6:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80054ba:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80054be:	86fb      	strh	r3, [r7, #54]	@ 0x36
 80054c0:	687a      	ldr	r2, [r7, #4]
 80054c2:	683b      	ldr	r3, [r7, #0]
 80054c4:	781b      	ldrb	r3, [r3, #0]
 80054c6:	009b      	lsls	r3, r3, #2
 80054c8:	441a      	add	r2, r3
 80054ca:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 80054cc:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80054d0:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80054d4:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80054d8:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80054dc:	b29b      	uxth	r3, r3
 80054de:	8013      	strh	r3, [r2, #0]
 80054e0:	e0bc      	b.n	800565c <USB_ActivateEndpoint+0x770>
    }
    else
    {
      /* Clear the data toggle bits for the endpoint IN/OUT */
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 80054e2:	687a      	ldr	r2, [r7, #4]
 80054e4:	683b      	ldr	r3, [r7, #0]
 80054e6:	781b      	ldrb	r3, [r3, #0]
 80054e8:	009b      	lsls	r3, r3, #2
 80054ea:	4413      	add	r3, r2
 80054ec:	881b      	ldrh	r3, [r3, #0]
 80054ee:	f8a7 304e 	strh.w	r3, [r7, #78]	@ 0x4e
 80054f2:	f8b7 304e 	ldrh.w	r3, [r7, #78]	@ 0x4e
 80054f6:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80054fa:	2b00      	cmp	r3, #0
 80054fc:	d01d      	beq.n	800553a <USB_ActivateEndpoint+0x64e>
 80054fe:	687a      	ldr	r2, [r7, #4]
 8005500:	683b      	ldr	r3, [r7, #0]
 8005502:	781b      	ldrb	r3, [r3, #0]
 8005504:	009b      	lsls	r3, r3, #2
 8005506:	4413      	add	r3, r2
 8005508:	881b      	ldrh	r3, [r3, #0]
 800550a:	b29b      	uxth	r3, r3
 800550c:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8005510:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005514:	f8a7 304c 	strh.w	r3, [r7, #76]	@ 0x4c
 8005518:	687a      	ldr	r2, [r7, #4]
 800551a:	683b      	ldr	r3, [r7, #0]
 800551c:	781b      	ldrb	r3, [r3, #0]
 800551e:	009b      	lsls	r3, r3, #2
 8005520:	441a      	add	r2, r3
 8005522:	f8b7 304c 	ldrh.w	r3, [r7, #76]	@ 0x4c
 8005526:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800552a:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800552e:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8005532:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8005536:	b29b      	uxth	r3, r3
 8005538:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 800553a:	687a      	ldr	r2, [r7, #4]
 800553c:	683b      	ldr	r3, [r7, #0]
 800553e:	781b      	ldrb	r3, [r3, #0]
 8005540:	009b      	lsls	r3, r3, #2
 8005542:	4413      	add	r3, r2
 8005544:	881b      	ldrh	r3, [r3, #0]
 8005546:	f8a7 304a 	strh.w	r3, [r7, #74]	@ 0x4a
 800554a:	f8b7 304a 	ldrh.w	r3, [r7, #74]	@ 0x4a
 800554e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005552:	2b00      	cmp	r3, #0
 8005554:	d01d      	beq.n	8005592 <USB_ActivateEndpoint+0x6a6>
 8005556:	687a      	ldr	r2, [r7, #4]
 8005558:	683b      	ldr	r3, [r7, #0]
 800555a:	781b      	ldrb	r3, [r3, #0]
 800555c:	009b      	lsls	r3, r3, #2
 800555e:	4413      	add	r3, r2
 8005560:	881b      	ldrh	r3, [r3, #0]
 8005562:	b29b      	uxth	r3, r3
 8005564:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8005568:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800556c:	f8a7 3048 	strh.w	r3, [r7, #72]	@ 0x48
 8005570:	687a      	ldr	r2, [r7, #4]
 8005572:	683b      	ldr	r3, [r7, #0]
 8005574:	781b      	ldrb	r3, [r3, #0]
 8005576:	009b      	lsls	r3, r3, #2
 8005578:	441a      	add	r2, r3
 800557a:	f8b7 3048 	ldrh.w	r3, [r7, #72]	@ 0x48
 800557e:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8005582:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8005586:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800558a:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 800558e:	b29b      	uxth	r3, r3
 8005590:	8013      	strh	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 8005592:	683b      	ldr	r3, [r7, #0]
 8005594:	78db      	ldrb	r3, [r3, #3]
 8005596:	2b01      	cmp	r3, #1
 8005598:	d024      	beq.n	80055e4 <USB_ActivateEndpoint+0x6f8>
      {
        /* Configure NAK status for the Endpoint */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 800559a:	687a      	ldr	r2, [r7, #4]
 800559c:	683b      	ldr	r3, [r7, #0]
 800559e:	781b      	ldrb	r3, [r3, #0]
 80055a0:	009b      	lsls	r3, r3, #2
 80055a2:	4413      	add	r3, r2
 80055a4:	881b      	ldrh	r3, [r3, #0]
 80055a6:	b29b      	uxth	r3, r3
 80055a8:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80055ac:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80055b0:	f8a7 3044 	strh.w	r3, [r7, #68]	@ 0x44
 80055b4:	f8b7 3044 	ldrh.w	r3, [r7, #68]	@ 0x44
 80055b8:	f083 0320 	eor.w	r3, r3, #32
 80055bc:	f8a7 3044 	strh.w	r3, [r7, #68]	@ 0x44
 80055c0:	687a      	ldr	r2, [r7, #4]
 80055c2:	683b      	ldr	r3, [r7, #0]
 80055c4:	781b      	ldrb	r3, [r3, #0]
 80055c6:	009b      	lsls	r3, r3, #2
 80055c8:	441a      	add	r2, r3
 80055ca:	f8b7 3044 	ldrh.w	r3, [r7, #68]	@ 0x44
 80055ce:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80055d2:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80055d6:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80055da:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80055de:	b29b      	uxth	r3, r3
 80055e0:	8013      	strh	r3, [r2, #0]
 80055e2:	e01d      	b.n	8005620 <USB_ActivateEndpoint+0x734>
      }
      else
      {
        /* Configure TX Endpoint to disabled state */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 80055e4:	687a      	ldr	r2, [r7, #4]
 80055e6:	683b      	ldr	r3, [r7, #0]
 80055e8:	781b      	ldrb	r3, [r3, #0]
 80055ea:	009b      	lsls	r3, r3, #2
 80055ec:	4413      	add	r3, r2
 80055ee:	881b      	ldrh	r3, [r3, #0]
 80055f0:	b29b      	uxth	r3, r3
 80055f2:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80055f6:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80055fa:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46
 80055fe:	687a      	ldr	r2, [r7, #4]
 8005600:	683b      	ldr	r3, [r7, #0]
 8005602:	781b      	ldrb	r3, [r3, #0]
 8005604:	009b      	lsls	r3, r3, #2
 8005606:	441a      	add	r2, r3
 8005608:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 800560c:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8005610:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8005614:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8005618:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800561c:	b29b      	uxth	r3, r3
 800561e:	8013      	strh	r3, [r2, #0]
      }

      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 8005620:	687a      	ldr	r2, [r7, #4]
 8005622:	683b      	ldr	r3, [r7, #0]
 8005624:	781b      	ldrb	r3, [r3, #0]
 8005626:	009b      	lsls	r3, r3, #2
 8005628:	4413      	add	r3, r2
 800562a:	881b      	ldrh	r3, [r3, #0]
 800562c:	b29b      	uxth	r3, r3
 800562e:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8005632:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005636:	f8a7 3042 	strh.w	r3, [r7, #66]	@ 0x42
 800563a:	687a      	ldr	r2, [r7, #4]
 800563c:	683b      	ldr	r3, [r7, #0]
 800563e:	781b      	ldrb	r3, [r3, #0]
 8005640:	009b      	lsls	r3, r3, #2
 8005642:	441a      	add	r2, r3
 8005644:	f8b7 3042 	ldrh.w	r3, [r7, #66]	@ 0x42
 8005648:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800564c:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8005650:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8005654:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8005658:	b29b      	uxth	r3, r3
 800565a:	8013      	strh	r3, [r2, #0]
    }
  }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  return ret;
 800565c:	f897 306f 	ldrb.w	r3, [r7, #111]	@ 0x6f
}
 8005660:	4618      	mov	r0, r3
 8005662:	3774      	adds	r7, #116	@ 0x74
 8005664:	46bd      	mov	sp, r7
 8005666:	bc80      	pop	{r7}
 8005668:	4770      	bx	lr
 800566a:	bf00      	nop

0800566c <USB_DeactivateEndpoint>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 800566c:	b480      	push	{r7}
 800566e:	b08d      	sub	sp, #52	@ 0x34
 8005670:	af00      	add	r7, sp, #0
 8005672:	6078      	str	r0, [r7, #4]
 8005674:	6039      	str	r1, [r7, #0]
  if (ep->doublebuffer == 0U)
 8005676:	683b      	ldr	r3, [r7, #0]
 8005678:	7b1b      	ldrb	r3, [r3, #12]
 800567a:	2b00      	cmp	r3, #0
 800567c:	f040 808e 	bne.w	800579c <USB_DeactivateEndpoint+0x130>
  {
    if (ep->is_in != 0U)
 8005680:	683b      	ldr	r3, [r7, #0]
 8005682:	785b      	ldrb	r3, [r3, #1]
 8005684:	2b00      	cmp	r3, #0
 8005686:	d044      	beq.n	8005712 <USB_DeactivateEndpoint+0xa6>
    {
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8005688:	687a      	ldr	r2, [r7, #4]
 800568a:	683b      	ldr	r3, [r7, #0]
 800568c:	781b      	ldrb	r3, [r3, #0]
 800568e:	009b      	lsls	r3, r3, #2
 8005690:	4413      	add	r3, r2
 8005692:	881b      	ldrh	r3, [r3, #0]
 8005694:	81bb      	strh	r3, [r7, #12]
 8005696:	89bb      	ldrh	r3, [r7, #12]
 8005698:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800569c:	2b00      	cmp	r3, #0
 800569e:	d01b      	beq.n	80056d8 <USB_DeactivateEndpoint+0x6c>
 80056a0:	687a      	ldr	r2, [r7, #4]
 80056a2:	683b      	ldr	r3, [r7, #0]
 80056a4:	781b      	ldrb	r3, [r3, #0]
 80056a6:	009b      	lsls	r3, r3, #2
 80056a8:	4413      	add	r3, r2
 80056aa:	881b      	ldrh	r3, [r3, #0]
 80056ac:	b29b      	uxth	r3, r3
 80056ae:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80056b2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80056b6:	817b      	strh	r3, [r7, #10]
 80056b8:	687a      	ldr	r2, [r7, #4]
 80056ba:	683b      	ldr	r3, [r7, #0]
 80056bc:	781b      	ldrb	r3, [r3, #0]
 80056be:	009b      	lsls	r3, r3, #2
 80056c0:	441a      	add	r2, r3
 80056c2:	897b      	ldrh	r3, [r7, #10]
 80056c4:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80056c8:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80056cc:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80056d0:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 80056d4:	b29b      	uxth	r3, r3
 80056d6:	8013      	strh	r3, [r2, #0]

      /* Configure DISABLE status for the Endpoint */
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 80056d8:	687a      	ldr	r2, [r7, #4]
 80056da:	683b      	ldr	r3, [r7, #0]
 80056dc:	781b      	ldrb	r3, [r3, #0]
 80056de:	009b      	lsls	r3, r3, #2
 80056e0:	4413      	add	r3, r2
 80056e2:	881b      	ldrh	r3, [r3, #0]
 80056e4:	b29b      	uxth	r3, r3
 80056e6:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80056ea:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80056ee:	813b      	strh	r3, [r7, #8]
 80056f0:	687a      	ldr	r2, [r7, #4]
 80056f2:	683b      	ldr	r3, [r7, #0]
 80056f4:	781b      	ldrb	r3, [r3, #0]
 80056f6:	009b      	lsls	r3, r3, #2
 80056f8:	441a      	add	r2, r3
 80056fa:	893b      	ldrh	r3, [r7, #8]
 80056fc:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8005700:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8005704:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8005708:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800570c:	b29b      	uxth	r3, r3
 800570e:	8013      	strh	r3, [r2, #0]
 8005710:	e192      	b.n	8005a38 <USB_DeactivateEndpoint+0x3cc>
    }

    else
    {
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8005712:	687a      	ldr	r2, [r7, #4]
 8005714:	683b      	ldr	r3, [r7, #0]
 8005716:	781b      	ldrb	r3, [r3, #0]
 8005718:	009b      	lsls	r3, r3, #2
 800571a:	4413      	add	r3, r2
 800571c:	881b      	ldrh	r3, [r3, #0]
 800571e:	827b      	strh	r3, [r7, #18]
 8005720:	8a7b      	ldrh	r3, [r7, #18]
 8005722:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8005726:	2b00      	cmp	r3, #0
 8005728:	d01b      	beq.n	8005762 <USB_DeactivateEndpoint+0xf6>
 800572a:	687a      	ldr	r2, [r7, #4]
 800572c:	683b      	ldr	r3, [r7, #0]
 800572e:	781b      	ldrb	r3, [r3, #0]
 8005730:	009b      	lsls	r3, r3, #2
 8005732:	4413      	add	r3, r2
 8005734:	881b      	ldrh	r3, [r3, #0]
 8005736:	b29b      	uxth	r3, r3
 8005738:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800573c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005740:	823b      	strh	r3, [r7, #16]
 8005742:	687a      	ldr	r2, [r7, #4]
 8005744:	683b      	ldr	r3, [r7, #0]
 8005746:	781b      	ldrb	r3, [r3, #0]
 8005748:	009b      	lsls	r3, r3, #2
 800574a:	441a      	add	r2, r3
 800574c:	8a3b      	ldrh	r3, [r7, #16]
 800574e:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8005752:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8005756:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800575a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800575e:	b29b      	uxth	r3, r3
 8005760:	8013      	strh	r3, [r2, #0]

      /* Configure DISABLE status for the Endpoint */
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 8005762:	687a      	ldr	r2, [r7, #4]
 8005764:	683b      	ldr	r3, [r7, #0]
 8005766:	781b      	ldrb	r3, [r3, #0]
 8005768:	009b      	lsls	r3, r3, #2
 800576a:	4413      	add	r3, r2
 800576c:	881b      	ldrh	r3, [r3, #0]
 800576e:	b29b      	uxth	r3, r3
 8005770:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8005774:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005778:	81fb      	strh	r3, [r7, #14]
 800577a:	687a      	ldr	r2, [r7, #4]
 800577c:	683b      	ldr	r3, [r7, #0]
 800577e:	781b      	ldrb	r3, [r3, #0]
 8005780:	009b      	lsls	r3, r3, #2
 8005782:	441a      	add	r2, r3
 8005784:	89fb      	ldrh	r3, [r7, #14]
 8005786:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800578a:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800578e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8005792:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8005796:	b29b      	uxth	r3, r3
 8005798:	8013      	strh	r3, [r2, #0]
 800579a:	e14d      	b.n	8005a38 <USB_DeactivateEndpoint+0x3cc>
  }
#if (USE_USB_DOUBLE_BUFFER == 1U)
  /* Double Buffer */
  else
  {
    if (ep->is_in == 0U)
 800579c:	683b      	ldr	r3, [r7, #0]
 800579e:	785b      	ldrb	r3, [r3, #1]
 80057a0:	2b00      	cmp	r3, #0
 80057a2:	f040 80a5 	bne.w	80058f0 <USB_DeactivateEndpoint+0x284>
    {
      /* Clear the data toggle bits for the endpoint IN/OUT*/
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 80057a6:	687a      	ldr	r2, [r7, #4]
 80057a8:	683b      	ldr	r3, [r7, #0]
 80057aa:	781b      	ldrb	r3, [r3, #0]
 80057ac:	009b      	lsls	r3, r3, #2
 80057ae:	4413      	add	r3, r2
 80057b0:	881b      	ldrh	r3, [r3, #0]
 80057b2:	843b      	strh	r3, [r7, #32]
 80057b4:	8c3b      	ldrh	r3, [r7, #32]
 80057b6:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80057ba:	2b00      	cmp	r3, #0
 80057bc:	d01b      	beq.n	80057f6 <USB_DeactivateEndpoint+0x18a>
 80057be:	687a      	ldr	r2, [r7, #4]
 80057c0:	683b      	ldr	r3, [r7, #0]
 80057c2:	781b      	ldrb	r3, [r3, #0]
 80057c4:	009b      	lsls	r3, r3, #2
 80057c6:	4413      	add	r3, r2
 80057c8:	881b      	ldrh	r3, [r3, #0]
 80057ca:	b29b      	uxth	r3, r3
 80057cc:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80057d0:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80057d4:	83fb      	strh	r3, [r7, #30]
 80057d6:	687a      	ldr	r2, [r7, #4]
 80057d8:	683b      	ldr	r3, [r7, #0]
 80057da:	781b      	ldrb	r3, [r3, #0]
 80057dc:	009b      	lsls	r3, r3, #2
 80057de:	441a      	add	r2, r3
 80057e0:	8bfb      	ldrh	r3, [r7, #30]
 80057e2:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80057e6:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80057ea:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 80057ee:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80057f2:	b29b      	uxth	r3, r3
 80057f4:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 80057f6:	687a      	ldr	r2, [r7, #4]
 80057f8:	683b      	ldr	r3, [r7, #0]
 80057fa:	781b      	ldrb	r3, [r3, #0]
 80057fc:	009b      	lsls	r3, r3, #2
 80057fe:	4413      	add	r3, r2
 8005800:	881b      	ldrh	r3, [r3, #0]
 8005802:	83bb      	strh	r3, [r7, #28]
 8005804:	8bbb      	ldrh	r3, [r7, #28]
 8005806:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800580a:	2b00      	cmp	r3, #0
 800580c:	d01b      	beq.n	8005846 <USB_DeactivateEndpoint+0x1da>
 800580e:	687a      	ldr	r2, [r7, #4]
 8005810:	683b      	ldr	r3, [r7, #0]
 8005812:	781b      	ldrb	r3, [r3, #0]
 8005814:	009b      	lsls	r3, r3, #2
 8005816:	4413      	add	r3, r2
 8005818:	881b      	ldrh	r3, [r3, #0]
 800581a:	b29b      	uxth	r3, r3
 800581c:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8005820:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005824:	837b      	strh	r3, [r7, #26]
 8005826:	687a      	ldr	r2, [r7, #4]
 8005828:	683b      	ldr	r3, [r7, #0]
 800582a:	781b      	ldrb	r3, [r3, #0]
 800582c:	009b      	lsls	r3, r3, #2
 800582e:	441a      	add	r2, r3
 8005830:	8b7b      	ldrh	r3, [r7, #26]
 8005832:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8005836:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800583a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800583e:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 8005842:	b29b      	uxth	r3, r3
 8005844:	8013      	strh	r3, [r2, #0]

      /* Reset value of the data toggle bits for the endpoint out*/
      PCD_TX_DTOG(USBx, ep->num);
 8005846:	687a      	ldr	r2, [r7, #4]
 8005848:	683b      	ldr	r3, [r7, #0]
 800584a:	781b      	ldrb	r3, [r3, #0]
 800584c:	009b      	lsls	r3, r3, #2
 800584e:	4413      	add	r3, r2
 8005850:	881b      	ldrh	r3, [r3, #0]
 8005852:	b29b      	uxth	r3, r3
 8005854:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8005858:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800585c:	833b      	strh	r3, [r7, #24]
 800585e:	687a      	ldr	r2, [r7, #4]
 8005860:	683b      	ldr	r3, [r7, #0]
 8005862:	781b      	ldrb	r3, [r3, #0]
 8005864:	009b      	lsls	r3, r3, #2
 8005866:	441a      	add	r2, r3
 8005868:	8b3b      	ldrh	r3, [r7, #24]
 800586a:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800586e:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8005872:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8005876:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 800587a:	b29b      	uxth	r3, r3
 800587c:	8013      	strh	r3, [r2, #0]

      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 800587e:	687a      	ldr	r2, [r7, #4]
 8005880:	683b      	ldr	r3, [r7, #0]
 8005882:	781b      	ldrb	r3, [r3, #0]
 8005884:	009b      	lsls	r3, r3, #2
 8005886:	4413      	add	r3, r2
 8005888:	881b      	ldrh	r3, [r3, #0]
 800588a:	b29b      	uxth	r3, r3
 800588c:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8005890:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005894:	82fb      	strh	r3, [r7, #22]
 8005896:	687a      	ldr	r2, [r7, #4]
 8005898:	683b      	ldr	r3, [r7, #0]
 800589a:	781b      	ldrb	r3, [r3, #0]
 800589c:	009b      	lsls	r3, r3, #2
 800589e:	441a      	add	r2, r3
 80058a0:	8afb      	ldrh	r3, [r7, #22]
 80058a2:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80058a6:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80058aa:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80058ae:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80058b2:	b29b      	uxth	r3, r3
 80058b4:	8013      	strh	r3, [r2, #0]
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 80058b6:	687a      	ldr	r2, [r7, #4]
 80058b8:	683b      	ldr	r3, [r7, #0]
 80058ba:	781b      	ldrb	r3, [r3, #0]
 80058bc:	009b      	lsls	r3, r3, #2
 80058be:	4413      	add	r3, r2
 80058c0:	881b      	ldrh	r3, [r3, #0]
 80058c2:	b29b      	uxth	r3, r3
 80058c4:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80058c8:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80058cc:	82bb      	strh	r3, [r7, #20]
 80058ce:	687a      	ldr	r2, [r7, #4]
 80058d0:	683b      	ldr	r3, [r7, #0]
 80058d2:	781b      	ldrb	r3, [r3, #0]
 80058d4:	009b      	lsls	r3, r3, #2
 80058d6:	441a      	add	r2, r3
 80058d8:	8abb      	ldrh	r3, [r7, #20]
 80058da:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80058de:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80058e2:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80058e6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80058ea:	b29b      	uxth	r3, r3
 80058ec:	8013      	strh	r3, [r2, #0]
 80058ee:	e0a3      	b.n	8005a38 <USB_DeactivateEndpoint+0x3cc>
    }
    else
    {
      /* Clear the data toggle bits for the endpoint IN/OUT*/
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 80058f0:	687a      	ldr	r2, [r7, #4]
 80058f2:	683b      	ldr	r3, [r7, #0]
 80058f4:	781b      	ldrb	r3, [r3, #0]
 80058f6:	009b      	lsls	r3, r3, #2
 80058f8:	4413      	add	r3, r2
 80058fa:	881b      	ldrh	r3, [r3, #0]
 80058fc:	85fb      	strh	r3, [r7, #46]	@ 0x2e
 80058fe:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 8005900:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8005904:	2b00      	cmp	r3, #0
 8005906:	d01b      	beq.n	8005940 <USB_DeactivateEndpoint+0x2d4>
 8005908:	687a      	ldr	r2, [r7, #4]
 800590a:	683b      	ldr	r3, [r7, #0]
 800590c:	781b      	ldrb	r3, [r3, #0]
 800590e:	009b      	lsls	r3, r3, #2
 8005910:	4413      	add	r3, r2
 8005912:	881b      	ldrh	r3, [r3, #0]
 8005914:	b29b      	uxth	r3, r3
 8005916:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800591a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800591e:	85bb      	strh	r3, [r7, #44]	@ 0x2c
 8005920:	687a      	ldr	r2, [r7, #4]
 8005922:	683b      	ldr	r3, [r7, #0]
 8005924:	781b      	ldrb	r3, [r3, #0]
 8005926:	009b      	lsls	r3, r3, #2
 8005928:	441a      	add	r2, r3
 800592a:	8dbb      	ldrh	r3, [r7, #44]	@ 0x2c
 800592c:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8005930:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8005934:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8005938:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800593c:	b29b      	uxth	r3, r3
 800593e:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8005940:	687a      	ldr	r2, [r7, #4]
 8005942:	683b      	ldr	r3, [r7, #0]
 8005944:	781b      	ldrb	r3, [r3, #0]
 8005946:	009b      	lsls	r3, r3, #2
 8005948:	4413      	add	r3, r2
 800594a:	881b      	ldrh	r3, [r3, #0]
 800594c:	857b      	strh	r3, [r7, #42]	@ 0x2a
 800594e:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 8005950:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005954:	2b00      	cmp	r3, #0
 8005956:	d01b      	beq.n	8005990 <USB_DeactivateEndpoint+0x324>
 8005958:	687a      	ldr	r2, [r7, #4]
 800595a:	683b      	ldr	r3, [r7, #0]
 800595c:	781b      	ldrb	r3, [r3, #0]
 800595e:	009b      	lsls	r3, r3, #2
 8005960:	4413      	add	r3, r2
 8005962:	881b      	ldrh	r3, [r3, #0]
 8005964:	b29b      	uxth	r3, r3
 8005966:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800596a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800596e:	853b      	strh	r3, [r7, #40]	@ 0x28
 8005970:	687a      	ldr	r2, [r7, #4]
 8005972:	683b      	ldr	r3, [r7, #0]
 8005974:	781b      	ldrb	r3, [r3, #0]
 8005976:	009b      	lsls	r3, r3, #2
 8005978:	441a      	add	r2, r3
 800597a:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 800597c:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8005980:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8005984:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8005988:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 800598c:	b29b      	uxth	r3, r3
 800598e:	8013      	strh	r3, [r2, #0]
      PCD_RX_DTOG(USBx, ep->num);
 8005990:	687a      	ldr	r2, [r7, #4]
 8005992:	683b      	ldr	r3, [r7, #0]
 8005994:	781b      	ldrb	r3, [r3, #0]
 8005996:	009b      	lsls	r3, r3, #2
 8005998:	4413      	add	r3, r2
 800599a:	881b      	ldrh	r3, [r3, #0]
 800599c:	b29b      	uxth	r3, r3
 800599e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80059a2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80059a6:	84fb      	strh	r3, [r7, #38]	@ 0x26
 80059a8:	687a      	ldr	r2, [r7, #4]
 80059aa:	683b      	ldr	r3, [r7, #0]
 80059ac:	781b      	ldrb	r3, [r3, #0]
 80059ae:	009b      	lsls	r3, r3, #2
 80059b0:	441a      	add	r2, r3
 80059b2:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 80059b4:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80059b8:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80059bc:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 80059c0:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80059c4:	b29b      	uxth	r3, r3
 80059c6:	8013      	strh	r3, [r2, #0]

      /* Configure DISABLE status for the Endpoint*/
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 80059c8:	687a      	ldr	r2, [r7, #4]
 80059ca:	683b      	ldr	r3, [r7, #0]
 80059cc:	781b      	ldrb	r3, [r3, #0]
 80059ce:	009b      	lsls	r3, r3, #2
 80059d0:	4413      	add	r3, r2
 80059d2:	881b      	ldrh	r3, [r3, #0]
 80059d4:	b29b      	uxth	r3, r3
 80059d6:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80059da:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80059de:	84bb      	strh	r3, [r7, #36]	@ 0x24
 80059e0:	687a      	ldr	r2, [r7, #4]
 80059e2:	683b      	ldr	r3, [r7, #0]
 80059e4:	781b      	ldrb	r3, [r3, #0]
 80059e6:	009b      	lsls	r3, r3, #2
 80059e8:	441a      	add	r2, r3
 80059ea:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 80059ec:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80059f0:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80059f4:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80059f8:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80059fc:	b29b      	uxth	r3, r3
 80059fe:	8013      	strh	r3, [r2, #0]
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 8005a00:	687a      	ldr	r2, [r7, #4]
 8005a02:	683b      	ldr	r3, [r7, #0]
 8005a04:	781b      	ldrb	r3, [r3, #0]
 8005a06:	009b      	lsls	r3, r3, #2
 8005a08:	4413      	add	r3, r2
 8005a0a:	881b      	ldrh	r3, [r3, #0]
 8005a0c:	b29b      	uxth	r3, r3
 8005a0e:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8005a12:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005a16:	847b      	strh	r3, [r7, #34]	@ 0x22
 8005a18:	687a      	ldr	r2, [r7, #4]
 8005a1a:	683b      	ldr	r3, [r7, #0]
 8005a1c:	781b      	ldrb	r3, [r3, #0]
 8005a1e:	009b      	lsls	r3, r3, #2
 8005a20:	441a      	add	r2, r3
 8005a22:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 8005a24:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8005a28:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8005a2c:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8005a30:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8005a34:	b29b      	uxth	r3, r3
 8005a36:	8013      	strh	r3, [r2, #0]
    }
  }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  return HAL_OK;
 8005a38:	2300      	movs	r3, #0
}
 8005a3a:	4618      	mov	r0, r3
 8005a3c:	3734      	adds	r7, #52	@ 0x34
 8005a3e:	46bd      	mov	sp, r7
 8005a40:	bc80      	pop	{r7}
 8005a42:	4770      	bx	lr

08005a44 <USB_EPStartXfer>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 8005a44:	b580      	push	{r7, lr}
 8005a46:	b0c2      	sub	sp, #264	@ 0x108
 8005a48:	af00      	add	r7, sp, #0
 8005a4a:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005a4e:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8005a52:	6018      	str	r0, [r3, #0]
 8005a54:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005a58:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8005a5c:	6019      	str	r1, [r3, #0]
  uint16_t pmabuffer;
  uint16_t wEPVal;
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  /* IN endpoint */
  if (ep->is_in == 1U)
 8005a5e:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005a62:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8005a66:	681b      	ldr	r3, [r3, #0]
 8005a68:	785b      	ldrb	r3, [r3, #1]
 8005a6a:	2b01      	cmp	r3, #1
 8005a6c:	f040 86b7 	bne.w	80067de <USB_EPStartXfer+0xd9a>
  {
    /*Multi packet transfer*/
    if (ep->xfer_len > ep->maxpacket)
 8005a70:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005a74:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8005a78:	681b      	ldr	r3, [r3, #0]
 8005a7a:	699a      	ldr	r2, [r3, #24]
 8005a7c:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005a80:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8005a84:	681b      	ldr	r3, [r3, #0]
 8005a86:	691b      	ldr	r3, [r3, #16]
 8005a88:	429a      	cmp	r2, r3
 8005a8a:	d908      	bls.n	8005a9e <USB_EPStartXfer+0x5a>
    {
      len = ep->maxpacket;
 8005a8c:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005a90:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8005a94:	681b      	ldr	r3, [r3, #0]
 8005a96:	691b      	ldr	r3, [r3, #16]
 8005a98:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
 8005a9c:	e007      	b.n	8005aae <USB_EPStartXfer+0x6a>
    }
    else
    {
      len = ep->xfer_len;
 8005a9e:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005aa2:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8005aa6:	681b      	ldr	r3, [r3, #0]
 8005aa8:	699b      	ldr	r3, [r3, #24]
 8005aaa:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
    }

    /* configure and validate Tx endpoint */
    if (ep->doublebuffer == 0U)
 8005aae:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005ab2:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8005ab6:	681b      	ldr	r3, [r3, #0]
 8005ab8:	7b1b      	ldrb	r3, [r3, #12]
 8005aba:	2b00      	cmp	r3, #0
 8005abc:	d13a      	bne.n	8005b34 <USB_EPStartXfer+0xf0>
    {
      USB_WritePMA(USBx, ep->xfer_buff, ep->pmaadress, (uint16_t)len);
 8005abe:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005ac2:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8005ac6:	681b      	ldr	r3, [r3, #0]
 8005ac8:	6959      	ldr	r1, [r3, #20]
 8005aca:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005ace:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8005ad2:	681b      	ldr	r3, [r3, #0]
 8005ad4:	88da      	ldrh	r2, [r3, #6]
 8005ad6:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005ada:	b29b      	uxth	r3, r3
 8005adc:	f507 7084 	add.w	r0, r7, #264	@ 0x108
 8005ae0:	f5a0 7082 	sub.w	r0, r0, #260	@ 0x104
 8005ae4:	6800      	ldr	r0, [r0, #0]
 8005ae6:	f001 fc9c 	bl	8007422 <USB_WritePMA>
      PCD_SET_EP_TX_CNT(USBx, ep->num, len);
 8005aea:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005aee:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8005af2:	681b      	ldr	r3, [r3, #0]
 8005af4:	613b      	str	r3, [r7, #16]
 8005af6:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005afa:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8005afe:	681b      	ldr	r3, [r3, #0]
 8005b00:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8005b04:	b29b      	uxth	r3, r3
 8005b06:	461a      	mov	r2, r3
 8005b08:	693b      	ldr	r3, [r7, #16]
 8005b0a:	4413      	add	r3, r2
 8005b0c:	613b      	str	r3, [r7, #16]
 8005b0e:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005b12:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8005b16:	681b      	ldr	r3, [r3, #0]
 8005b18:	781b      	ldrb	r3, [r3, #0]
 8005b1a:	011a      	lsls	r2, r3, #4
 8005b1c:	693b      	ldr	r3, [r7, #16]
 8005b1e:	4413      	add	r3, r2
 8005b20:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 8005b24:	60fb      	str	r3, [r7, #12]
 8005b26:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005b2a:	b29a      	uxth	r2, r3
 8005b2c:	68fb      	ldr	r3, [r7, #12]
 8005b2e:	801a      	strh	r2, [r3, #0]
 8005b30:	f000 be1f 	b.w	8006772 <USB_EPStartXfer+0xd2e>
    }
#if (USE_USB_DOUBLE_BUFFER == 1U)
    else
    {
      /* double buffer bulk management */
      if (ep->type == EP_TYPE_BULK)
 8005b34:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005b38:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8005b3c:	681b      	ldr	r3, [r3, #0]
 8005b3e:	78db      	ldrb	r3, [r3, #3]
 8005b40:	2b02      	cmp	r3, #2
 8005b42:	f040 8462 	bne.w	800640a <USB_EPStartXfer+0x9c6>
      {
        if (ep->xfer_len_db > ep->maxpacket)
 8005b46:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005b4a:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8005b4e:	681b      	ldr	r3, [r3, #0]
 8005b50:	6a1a      	ldr	r2, [r3, #32]
 8005b52:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005b56:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8005b5a:	681b      	ldr	r3, [r3, #0]
 8005b5c:	691b      	ldr	r3, [r3, #16]
 8005b5e:	429a      	cmp	r2, r3
 8005b60:	f240 83df 	bls.w	8006322 <USB_EPStartXfer+0x8de>
        {
          /* enable double buffer */
          PCD_SET_BULK_EP_DBUF(USBx, ep->num);
 8005b64:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005b68:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8005b6c:	681a      	ldr	r2, [r3, #0]
 8005b6e:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005b72:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8005b76:	681b      	ldr	r3, [r3, #0]
 8005b78:	781b      	ldrb	r3, [r3, #0]
 8005b7a:	009b      	lsls	r3, r3, #2
 8005b7c:	4413      	add	r3, r2
 8005b7e:	881b      	ldrh	r3, [r3, #0]
 8005b80:	b29b      	uxth	r3, r3
 8005b82:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8005b86:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005b8a:	f8a7 3056 	strh.w	r3, [r7, #86]	@ 0x56
 8005b8e:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005b92:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8005b96:	681a      	ldr	r2, [r3, #0]
 8005b98:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005b9c:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8005ba0:	681b      	ldr	r3, [r3, #0]
 8005ba2:	781b      	ldrb	r3, [r3, #0]
 8005ba4:	009b      	lsls	r3, r3, #2
 8005ba6:	441a      	add	r2, r3
 8005ba8:	f8b7 3056 	ldrh.w	r3, [r7, #86]	@ 0x56
 8005bac:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8005bb0:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8005bb4:	f443 4301 	orr.w	r3, r3, #33024	@ 0x8100
 8005bb8:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8005bbc:	b29b      	uxth	r3, r3
 8005bbe:	8013      	strh	r3, [r2, #0]

          /* each Time to write in PMA xfer_len_db will */
          ep->xfer_len_db -= len;
 8005bc0:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005bc4:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8005bc8:	681b      	ldr	r3, [r3, #0]
 8005bca:	6a1a      	ldr	r2, [r3, #32]
 8005bcc:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005bd0:	1ad2      	subs	r2, r2, r3
 8005bd2:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005bd6:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8005bda:	681b      	ldr	r3, [r3, #0]
 8005bdc:	621a      	str	r2, [r3, #32]

          /* Fill the two first buffer in the Buffer0 & Buffer1 */
          if ((PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_DTOG_TX) != 0U)
 8005bde:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005be2:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8005be6:	681a      	ldr	r2, [r3, #0]
 8005be8:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005bec:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8005bf0:	681b      	ldr	r3, [r3, #0]
 8005bf2:	781b      	ldrb	r3, [r3, #0]
 8005bf4:	009b      	lsls	r3, r3, #2
 8005bf6:	4413      	add	r3, r2
 8005bf8:	881b      	ldrh	r3, [r3, #0]
 8005bfa:	b29b      	uxth	r3, r3
 8005bfc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005c00:	2b00      	cmp	r3, #0
 8005c02:	f000 81c7 	beq.w	8005f94 <USB_EPStartXfer+0x550>
          {
            /* Set the Double buffer counter for pmabuffer1 */
            PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 8005c06:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005c0a:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8005c0e:	681b      	ldr	r3, [r3, #0]
 8005c10:	633b      	str	r3, [r7, #48]	@ 0x30
 8005c12:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005c16:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8005c1a:	681b      	ldr	r3, [r3, #0]
 8005c1c:	785b      	ldrb	r3, [r3, #1]
 8005c1e:	2b00      	cmp	r3, #0
 8005c20:	d177      	bne.n	8005d12 <USB_EPStartXfer+0x2ce>
 8005c22:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005c26:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8005c2a:	681b      	ldr	r3, [r3, #0]
 8005c2c:	62bb      	str	r3, [r7, #40]	@ 0x28
 8005c2e:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005c32:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8005c36:	681b      	ldr	r3, [r3, #0]
 8005c38:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8005c3c:	b29b      	uxth	r3, r3
 8005c3e:	461a      	mov	r2, r3
 8005c40:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005c42:	4413      	add	r3, r2
 8005c44:	62bb      	str	r3, [r7, #40]	@ 0x28
 8005c46:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005c4a:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8005c4e:	681b      	ldr	r3, [r3, #0]
 8005c50:	781b      	ldrb	r3, [r3, #0]
 8005c52:	011a      	lsls	r2, r3, #4
 8005c54:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005c56:	4413      	add	r3, r2
 8005c58:	f203 430c 	addw	r3, r3, #1036	@ 0x40c
 8005c5c:	627b      	str	r3, [r7, #36]	@ 0x24
 8005c5e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005c60:	881b      	ldrh	r3, [r3, #0]
 8005c62:	b29b      	uxth	r3, r3
 8005c64:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8005c68:	b29a      	uxth	r2, r3
 8005c6a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005c6c:	801a      	strh	r2, [r3, #0]
 8005c6e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005c72:	2b3e      	cmp	r3, #62	@ 0x3e
 8005c74:	d921      	bls.n	8005cba <USB_EPStartXfer+0x276>
 8005c76:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005c7a:	095b      	lsrs	r3, r3, #5
 8005c7c:	f8c7 3100 	str.w	r3, [r7, #256]	@ 0x100
 8005c80:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005c84:	f003 031f 	and.w	r3, r3, #31
 8005c88:	2b00      	cmp	r3, #0
 8005c8a:	d104      	bne.n	8005c96 <USB_EPStartXfer+0x252>
 8005c8c:	f8d7 3100 	ldr.w	r3, [r7, #256]	@ 0x100
 8005c90:	3b01      	subs	r3, #1
 8005c92:	f8c7 3100 	str.w	r3, [r7, #256]	@ 0x100
 8005c96:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005c98:	881b      	ldrh	r3, [r3, #0]
 8005c9a:	b29a      	uxth	r2, r3
 8005c9c:	f8d7 3100 	ldr.w	r3, [r7, #256]	@ 0x100
 8005ca0:	b29b      	uxth	r3, r3
 8005ca2:	029b      	lsls	r3, r3, #10
 8005ca4:	b29b      	uxth	r3, r3
 8005ca6:	4313      	orrs	r3, r2
 8005ca8:	b29b      	uxth	r3, r3
 8005caa:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8005cae:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8005cb2:	b29a      	uxth	r2, r3
 8005cb4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005cb6:	801a      	strh	r2, [r3, #0]
 8005cb8:	e050      	b.n	8005d5c <USB_EPStartXfer+0x318>
 8005cba:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005cbe:	2b00      	cmp	r3, #0
 8005cc0:	d10a      	bne.n	8005cd8 <USB_EPStartXfer+0x294>
 8005cc2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005cc4:	881b      	ldrh	r3, [r3, #0]
 8005cc6:	b29b      	uxth	r3, r3
 8005cc8:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8005ccc:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8005cd0:	b29a      	uxth	r2, r3
 8005cd2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005cd4:	801a      	strh	r2, [r3, #0]
 8005cd6:	e041      	b.n	8005d5c <USB_EPStartXfer+0x318>
 8005cd8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005cdc:	085b      	lsrs	r3, r3, #1
 8005cde:	f8c7 3100 	str.w	r3, [r7, #256]	@ 0x100
 8005ce2:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005ce6:	f003 0301 	and.w	r3, r3, #1
 8005cea:	2b00      	cmp	r3, #0
 8005cec:	d004      	beq.n	8005cf8 <USB_EPStartXfer+0x2b4>
 8005cee:	f8d7 3100 	ldr.w	r3, [r7, #256]	@ 0x100
 8005cf2:	3301      	adds	r3, #1
 8005cf4:	f8c7 3100 	str.w	r3, [r7, #256]	@ 0x100
 8005cf8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005cfa:	881b      	ldrh	r3, [r3, #0]
 8005cfc:	b29a      	uxth	r2, r3
 8005cfe:	f8d7 3100 	ldr.w	r3, [r7, #256]	@ 0x100
 8005d02:	b29b      	uxth	r3, r3
 8005d04:	029b      	lsls	r3, r3, #10
 8005d06:	b29b      	uxth	r3, r3
 8005d08:	4313      	orrs	r3, r2
 8005d0a:	b29a      	uxth	r2, r3
 8005d0c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005d0e:	801a      	strh	r2, [r3, #0]
 8005d10:	e024      	b.n	8005d5c <USB_EPStartXfer+0x318>
 8005d12:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005d16:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8005d1a:	681b      	ldr	r3, [r3, #0]
 8005d1c:	785b      	ldrb	r3, [r3, #1]
 8005d1e:	2b01      	cmp	r3, #1
 8005d20:	d11c      	bne.n	8005d5c <USB_EPStartXfer+0x318>
 8005d22:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005d26:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8005d2a:	681b      	ldr	r3, [r3, #0]
 8005d2c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8005d30:	b29b      	uxth	r3, r3
 8005d32:	461a      	mov	r2, r3
 8005d34:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005d36:	4413      	add	r3, r2
 8005d38:	633b      	str	r3, [r7, #48]	@ 0x30
 8005d3a:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005d3e:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8005d42:	681b      	ldr	r3, [r3, #0]
 8005d44:	781b      	ldrb	r3, [r3, #0]
 8005d46:	011a      	lsls	r2, r3, #4
 8005d48:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005d4a:	4413      	add	r3, r2
 8005d4c:	f203 430c 	addw	r3, r3, #1036	@ 0x40c
 8005d50:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8005d52:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005d56:	b29a      	uxth	r2, r3
 8005d58:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005d5a:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr1;
 8005d5c:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005d60:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8005d64:	681b      	ldr	r3, [r3, #0]
 8005d66:	895b      	ldrh	r3, [r3, #10]
 8005d68:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 8005d6c:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005d70:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8005d74:	681b      	ldr	r3, [r3, #0]
 8005d76:	6959      	ldr	r1, [r3, #20]
 8005d78:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005d7c:	b29b      	uxth	r3, r3
 8005d7e:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 8005d82:	f507 7084 	add.w	r0, r7, #264	@ 0x108
 8005d86:	f5a0 7082 	sub.w	r0, r0, #260	@ 0x104
 8005d8a:	6800      	ldr	r0, [r0, #0]
 8005d8c:	f001 fb49 	bl	8007422 <USB_WritePMA>
            ep->xfer_buff += len;
 8005d90:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005d94:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8005d98:	681b      	ldr	r3, [r3, #0]
 8005d9a:	695a      	ldr	r2, [r3, #20]
 8005d9c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005da0:	441a      	add	r2, r3
 8005da2:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005da6:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8005daa:	681b      	ldr	r3, [r3, #0]
 8005dac:	615a      	str	r2, [r3, #20]

            if (ep->xfer_len_db > ep->maxpacket)
 8005dae:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005db2:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8005db6:	681b      	ldr	r3, [r3, #0]
 8005db8:	6a1a      	ldr	r2, [r3, #32]
 8005dba:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005dbe:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8005dc2:	681b      	ldr	r3, [r3, #0]
 8005dc4:	691b      	ldr	r3, [r3, #16]
 8005dc6:	429a      	cmp	r2, r3
 8005dc8:	d90f      	bls.n	8005dea <USB_EPStartXfer+0x3a6>
            {
              ep->xfer_len_db -= len;
 8005dca:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005dce:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8005dd2:	681b      	ldr	r3, [r3, #0]
 8005dd4:	6a1a      	ldr	r2, [r3, #32]
 8005dd6:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005dda:	1ad2      	subs	r2, r2, r3
 8005ddc:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005de0:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8005de4:	681b      	ldr	r3, [r3, #0]
 8005de6:	621a      	str	r2, [r3, #32]
 8005de8:	e00e      	b.n	8005e08 <USB_EPStartXfer+0x3c4>
            }
            else
            {
              len = ep->xfer_len_db;
 8005dea:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005dee:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8005df2:	681b      	ldr	r3, [r3, #0]
 8005df4:	6a1b      	ldr	r3, [r3, #32]
 8005df6:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
              ep->xfer_len_db = 0U;
 8005dfa:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005dfe:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8005e02:	681b      	ldr	r3, [r3, #0]
 8005e04:	2200      	movs	r2, #0
 8005e06:	621a      	str	r2, [r3, #32]
            }

            /* Set the Double buffer counter for pmabuffer0 */
            PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 8005e08:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005e0c:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8005e10:	681b      	ldr	r3, [r3, #0]
 8005e12:	785b      	ldrb	r3, [r3, #1]
 8005e14:	2b00      	cmp	r3, #0
 8005e16:	d177      	bne.n	8005f08 <USB_EPStartXfer+0x4c4>
 8005e18:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005e1c:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8005e20:	681b      	ldr	r3, [r3, #0]
 8005e22:	61bb      	str	r3, [r7, #24]
 8005e24:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005e28:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8005e2c:	681b      	ldr	r3, [r3, #0]
 8005e2e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8005e32:	b29b      	uxth	r3, r3
 8005e34:	461a      	mov	r2, r3
 8005e36:	69bb      	ldr	r3, [r7, #24]
 8005e38:	4413      	add	r3, r2
 8005e3a:	61bb      	str	r3, [r7, #24]
 8005e3c:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005e40:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8005e44:	681b      	ldr	r3, [r3, #0]
 8005e46:	781b      	ldrb	r3, [r3, #0]
 8005e48:	011a      	lsls	r2, r3, #4
 8005e4a:	69bb      	ldr	r3, [r7, #24]
 8005e4c:	4413      	add	r3, r2
 8005e4e:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 8005e52:	617b      	str	r3, [r7, #20]
 8005e54:	697b      	ldr	r3, [r7, #20]
 8005e56:	881b      	ldrh	r3, [r3, #0]
 8005e58:	b29b      	uxth	r3, r3
 8005e5a:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8005e5e:	b29a      	uxth	r2, r3
 8005e60:	697b      	ldr	r3, [r7, #20]
 8005e62:	801a      	strh	r2, [r3, #0]
 8005e64:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005e68:	2b3e      	cmp	r3, #62	@ 0x3e
 8005e6a:	d921      	bls.n	8005eb0 <USB_EPStartXfer+0x46c>
 8005e6c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005e70:	095b      	lsrs	r3, r3, #5
 8005e72:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
 8005e76:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005e7a:	f003 031f 	and.w	r3, r3, #31
 8005e7e:	2b00      	cmp	r3, #0
 8005e80:	d104      	bne.n	8005e8c <USB_EPStartXfer+0x448>
 8005e82:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8005e86:	3b01      	subs	r3, #1
 8005e88:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
 8005e8c:	697b      	ldr	r3, [r7, #20]
 8005e8e:	881b      	ldrh	r3, [r3, #0]
 8005e90:	b29a      	uxth	r2, r3
 8005e92:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8005e96:	b29b      	uxth	r3, r3
 8005e98:	029b      	lsls	r3, r3, #10
 8005e9a:	b29b      	uxth	r3, r3
 8005e9c:	4313      	orrs	r3, r2
 8005e9e:	b29b      	uxth	r3, r3
 8005ea0:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8005ea4:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8005ea8:	b29a      	uxth	r2, r3
 8005eaa:	697b      	ldr	r3, [r7, #20]
 8005eac:	801a      	strh	r2, [r3, #0]
 8005eae:	e056      	b.n	8005f5e <USB_EPStartXfer+0x51a>
 8005eb0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005eb4:	2b00      	cmp	r3, #0
 8005eb6:	d10a      	bne.n	8005ece <USB_EPStartXfer+0x48a>
 8005eb8:	697b      	ldr	r3, [r7, #20]
 8005eba:	881b      	ldrh	r3, [r3, #0]
 8005ebc:	b29b      	uxth	r3, r3
 8005ebe:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8005ec2:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8005ec6:	b29a      	uxth	r2, r3
 8005ec8:	697b      	ldr	r3, [r7, #20]
 8005eca:	801a      	strh	r2, [r3, #0]
 8005ecc:	e047      	b.n	8005f5e <USB_EPStartXfer+0x51a>
 8005ece:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005ed2:	085b      	lsrs	r3, r3, #1
 8005ed4:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
 8005ed8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005edc:	f003 0301 	and.w	r3, r3, #1
 8005ee0:	2b00      	cmp	r3, #0
 8005ee2:	d004      	beq.n	8005eee <USB_EPStartXfer+0x4aa>
 8005ee4:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8005ee8:	3301      	adds	r3, #1
 8005eea:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
 8005eee:	697b      	ldr	r3, [r7, #20]
 8005ef0:	881b      	ldrh	r3, [r3, #0]
 8005ef2:	b29a      	uxth	r2, r3
 8005ef4:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8005ef8:	b29b      	uxth	r3, r3
 8005efa:	029b      	lsls	r3, r3, #10
 8005efc:	b29b      	uxth	r3, r3
 8005efe:	4313      	orrs	r3, r2
 8005f00:	b29a      	uxth	r2, r3
 8005f02:	697b      	ldr	r3, [r7, #20]
 8005f04:	801a      	strh	r2, [r3, #0]
 8005f06:	e02a      	b.n	8005f5e <USB_EPStartXfer+0x51a>
 8005f08:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005f0c:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8005f10:	681b      	ldr	r3, [r3, #0]
 8005f12:	785b      	ldrb	r3, [r3, #1]
 8005f14:	2b01      	cmp	r3, #1
 8005f16:	d122      	bne.n	8005f5e <USB_EPStartXfer+0x51a>
 8005f18:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005f1c:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8005f20:	681b      	ldr	r3, [r3, #0]
 8005f22:	623b      	str	r3, [r7, #32]
 8005f24:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005f28:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8005f2c:	681b      	ldr	r3, [r3, #0]
 8005f2e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8005f32:	b29b      	uxth	r3, r3
 8005f34:	461a      	mov	r2, r3
 8005f36:	6a3b      	ldr	r3, [r7, #32]
 8005f38:	4413      	add	r3, r2
 8005f3a:	623b      	str	r3, [r7, #32]
 8005f3c:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005f40:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8005f44:	681b      	ldr	r3, [r3, #0]
 8005f46:	781b      	ldrb	r3, [r3, #0]
 8005f48:	011a      	lsls	r2, r3, #4
 8005f4a:	6a3b      	ldr	r3, [r7, #32]
 8005f4c:	4413      	add	r3, r2
 8005f4e:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 8005f52:	61fb      	str	r3, [r7, #28]
 8005f54:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005f58:	b29a      	uxth	r2, r3
 8005f5a:	69fb      	ldr	r3, [r7, #28]
 8005f5c:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr0;
 8005f5e:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005f62:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8005f66:	681b      	ldr	r3, [r3, #0]
 8005f68:	891b      	ldrh	r3, [r3, #8]
 8005f6a:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 8005f6e:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005f72:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8005f76:	681b      	ldr	r3, [r3, #0]
 8005f78:	6959      	ldr	r1, [r3, #20]
 8005f7a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005f7e:	b29b      	uxth	r3, r3
 8005f80:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 8005f84:	f507 7084 	add.w	r0, r7, #264	@ 0x108
 8005f88:	f5a0 7082 	sub.w	r0, r0, #260	@ 0x104
 8005f8c:	6800      	ldr	r0, [r0, #0]
 8005f8e:	f001 fa48 	bl	8007422 <USB_WritePMA>
 8005f92:	e3ee      	b.n	8006772 <USB_EPStartXfer+0xd2e>
          }
          else
          {
            /* Set the Double buffer counter for pmabuffer0 */
            PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 8005f94:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005f98:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8005f9c:	681b      	ldr	r3, [r3, #0]
 8005f9e:	785b      	ldrb	r3, [r3, #1]
 8005fa0:	2b00      	cmp	r3, #0
 8005fa2:	d177      	bne.n	8006094 <USB_EPStartXfer+0x650>
 8005fa4:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005fa8:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8005fac:	681b      	ldr	r3, [r3, #0]
 8005fae:	64bb      	str	r3, [r7, #72]	@ 0x48
 8005fb0:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005fb4:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8005fb8:	681b      	ldr	r3, [r3, #0]
 8005fba:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8005fbe:	b29b      	uxth	r3, r3
 8005fc0:	461a      	mov	r2, r3
 8005fc2:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8005fc4:	4413      	add	r3, r2
 8005fc6:	64bb      	str	r3, [r7, #72]	@ 0x48
 8005fc8:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005fcc:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8005fd0:	681b      	ldr	r3, [r3, #0]
 8005fd2:	781b      	ldrb	r3, [r3, #0]
 8005fd4:	011a      	lsls	r2, r3, #4
 8005fd6:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8005fd8:	4413      	add	r3, r2
 8005fda:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 8005fde:	647b      	str	r3, [r7, #68]	@ 0x44
 8005fe0:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8005fe2:	881b      	ldrh	r3, [r3, #0]
 8005fe4:	b29b      	uxth	r3, r3
 8005fe6:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8005fea:	b29a      	uxth	r2, r3
 8005fec:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8005fee:	801a      	strh	r2, [r3, #0]
 8005ff0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005ff4:	2b3e      	cmp	r3, #62	@ 0x3e
 8005ff6:	d921      	bls.n	800603c <USB_EPStartXfer+0x5f8>
 8005ff8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005ffc:	095b      	lsrs	r3, r3, #5
 8005ffe:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
 8006002:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006006:	f003 031f 	and.w	r3, r3, #31
 800600a:	2b00      	cmp	r3, #0
 800600c:	d104      	bne.n	8006018 <USB_EPStartXfer+0x5d4>
 800600e:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8006012:	3b01      	subs	r3, #1
 8006014:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
 8006018:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800601a:	881b      	ldrh	r3, [r3, #0]
 800601c:	b29a      	uxth	r2, r3
 800601e:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8006022:	b29b      	uxth	r3, r3
 8006024:	029b      	lsls	r3, r3, #10
 8006026:	b29b      	uxth	r3, r3
 8006028:	4313      	orrs	r3, r2
 800602a:	b29b      	uxth	r3, r3
 800602c:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8006030:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8006034:	b29a      	uxth	r2, r3
 8006036:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8006038:	801a      	strh	r2, [r3, #0]
 800603a:	e056      	b.n	80060ea <USB_EPStartXfer+0x6a6>
 800603c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006040:	2b00      	cmp	r3, #0
 8006042:	d10a      	bne.n	800605a <USB_EPStartXfer+0x616>
 8006044:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8006046:	881b      	ldrh	r3, [r3, #0]
 8006048:	b29b      	uxth	r3, r3
 800604a:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800604e:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8006052:	b29a      	uxth	r2, r3
 8006054:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8006056:	801a      	strh	r2, [r3, #0]
 8006058:	e047      	b.n	80060ea <USB_EPStartXfer+0x6a6>
 800605a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800605e:	085b      	lsrs	r3, r3, #1
 8006060:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
 8006064:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006068:	f003 0301 	and.w	r3, r3, #1
 800606c:	2b00      	cmp	r3, #0
 800606e:	d004      	beq.n	800607a <USB_EPStartXfer+0x636>
 8006070:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8006074:	3301      	adds	r3, #1
 8006076:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
 800607a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800607c:	881b      	ldrh	r3, [r3, #0]
 800607e:	b29a      	uxth	r2, r3
 8006080:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8006084:	b29b      	uxth	r3, r3
 8006086:	029b      	lsls	r3, r3, #10
 8006088:	b29b      	uxth	r3, r3
 800608a:	4313      	orrs	r3, r2
 800608c:	b29a      	uxth	r2, r3
 800608e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8006090:	801a      	strh	r2, [r3, #0]
 8006092:	e02a      	b.n	80060ea <USB_EPStartXfer+0x6a6>
 8006094:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006098:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800609c:	681b      	ldr	r3, [r3, #0]
 800609e:	785b      	ldrb	r3, [r3, #1]
 80060a0:	2b01      	cmp	r3, #1
 80060a2:	d122      	bne.n	80060ea <USB_EPStartXfer+0x6a6>
 80060a4:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80060a8:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 80060ac:	681b      	ldr	r3, [r3, #0]
 80060ae:	653b      	str	r3, [r7, #80]	@ 0x50
 80060b0:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80060b4:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 80060b8:	681b      	ldr	r3, [r3, #0]
 80060ba:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80060be:	b29b      	uxth	r3, r3
 80060c0:	461a      	mov	r2, r3
 80060c2:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80060c4:	4413      	add	r3, r2
 80060c6:	653b      	str	r3, [r7, #80]	@ 0x50
 80060c8:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80060cc:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80060d0:	681b      	ldr	r3, [r3, #0]
 80060d2:	781b      	ldrb	r3, [r3, #0]
 80060d4:	011a      	lsls	r2, r3, #4
 80060d6:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80060d8:	4413      	add	r3, r2
 80060da:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 80060de:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80060e0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80060e4:	b29a      	uxth	r2, r3
 80060e6:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80060e8:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr0;
 80060ea:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80060ee:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80060f2:	681b      	ldr	r3, [r3, #0]
 80060f4:	891b      	ldrh	r3, [r3, #8]
 80060f6:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 80060fa:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80060fe:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8006102:	681b      	ldr	r3, [r3, #0]
 8006104:	6959      	ldr	r1, [r3, #20]
 8006106:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800610a:	b29b      	uxth	r3, r3
 800610c:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 8006110:	f507 7084 	add.w	r0, r7, #264	@ 0x108
 8006114:	f5a0 7082 	sub.w	r0, r0, #260	@ 0x104
 8006118:	6800      	ldr	r0, [r0, #0]
 800611a:	f001 f982 	bl	8007422 <USB_WritePMA>
            ep->xfer_buff += len;
 800611e:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006122:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8006126:	681b      	ldr	r3, [r3, #0]
 8006128:	695a      	ldr	r2, [r3, #20]
 800612a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800612e:	441a      	add	r2, r3
 8006130:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006134:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8006138:	681b      	ldr	r3, [r3, #0]
 800613a:	615a      	str	r2, [r3, #20]

            if (ep->xfer_len_db > ep->maxpacket)
 800613c:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006140:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8006144:	681b      	ldr	r3, [r3, #0]
 8006146:	6a1a      	ldr	r2, [r3, #32]
 8006148:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800614c:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8006150:	681b      	ldr	r3, [r3, #0]
 8006152:	691b      	ldr	r3, [r3, #16]
 8006154:	429a      	cmp	r2, r3
 8006156:	d90f      	bls.n	8006178 <USB_EPStartXfer+0x734>
            {
              ep->xfer_len_db -= len;
 8006158:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800615c:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8006160:	681b      	ldr	r3, [r3, #0]
 8006162:	6a1a      	ldr	r2, [r3, #32]
 8006164:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006168:	1ad2      	subs	r2, r2, r3
 800616a:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800616e:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8006172:	681b      	ldr	r3, [r3, #0]
 8006174:	621a      	str	r2, [r3, #32]
 8006176:	e00e      	b.n	8006196 <USB_EPStartXfer+0x752>
            }
            else
            {
              len = ep->xfer_len_db;
 8006178:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800617c:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8006180:	681b      	ldr	r3, [r3, #0]
 8006182:	6a1b      	ldr	r3, [r3, #32]
 8006184:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
              ep->xfer_len_db = 0U;
 8006188:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800618c:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8006190:	681b      	ldr	r3, [r3, #0]
 8006192:	2200      	movs	r2, #0
 8006194:	621a      	str	r2, [r3, #32]
            }

            /* Set the Double buffer counter for pmabuffer1 */
            PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 8006196:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800619a:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 800619e:	681b      	ldr	r3, [r3, #0]
 80061a0:	643b      	str	r3, [r7, #64]	@ 0x40
 80061a2:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80061a6:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80061aa:	681b      	ldr	r3, [r3, #0]
 80061ac:	785b      	ldrb	r3, [r3, #1]
 80061ae:	2b00      	cmp	r3, #0
 80061b0:	d177      	bne.n	80062a2 <USB_EPStartXfer+0x85e>
 80061b2:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80061b6:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 80061ba:	681b      	ldr	r3, [r3, #0]
 80061bc:	63bb      	str	r3, [r7, #56]	@ 0x38
 80061be:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80061c2:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 80061c6:	681b      	ldr	r3, [r3, #0]
 80061c8:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80061cc:	b29b      	uxth	r3, r3
 80061ce:	461a      	mov	r2, r3
 80061d0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80061d2:	4413      	add	r3, r2
 80061d4:	63bb      	str	r3, [r7, #56]	@ 0x38
 80061d6:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80061da:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80061de:	681b      	ldr	r3, [r3, #0]
 80061e0:	781b      	ldrb	r3, [r3, #0]
 80061e2:	011a      	lsls	r2, r3, #4
 80061e4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80061e6:	4413      	add	r3, r2
 80061e8:	f203 430c 	addw	r3, r3, #1036	@ 0x40c
 80061ec:	637b      	str	r3, [r7, #52]	@ 0x34
 80061ee:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80061f0:	881b      	ldrh	r3, [r3, #0]
 80061f2:	b29b      	uxth	r3, r3
 80061f4:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80061f8:	b29a      	uxth	r2, r3
 80061fa:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80061fc:	801a      	strh	r2, [r3, #0]
 80061fe:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006202:	2b3e      	cmp	r3, #62	@ 0x3e
 8006204:	d921      	bls.n	800624a <USB_EPStartXfer+0x806>
 8006206:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800620a:	095b      	lsrs	r3, r3, #5
 800620c:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
 8006210:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006214:	f003 031f 	and.w	r3, r3, #31
 8006218:	2b00      	cmp	r3, #0
 800621a:	d104      	bne.n	8006226 <USB_EPStartXfer+0x7e2>
 800621c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006220:	3b01      	subs	r3, #1
 8006222:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
 8006226:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006228:	881b      	ldrh	r3, [r3, #0]
 800622a:	b29a      	uxth	r2, r3
 800622c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006230:	b29b      	uxth	r3, r3
 8006232:	029b      	lsls	r3, r3, #10
 8006234:	b29b      	uxth	r3, r3
 8006236:	4313      	orrs	r3, r2
 8006238:	b29b      	uxth	r3, r3
 800623a:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800623e:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8006242:	b29a      	uxth	r2, r3
 8006244:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006246:	801a      	strh	r2, [r3, #0]
 8006248:	e050      	b.n	80062ec <USB_EPStartXfer+0x8a8>
 800624a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800624e:	2b00      	cmp	r3, #0
 8006250:	d10a      	bne.n	8006268 <USB_EPStartXfer+0x824>
 8006252:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006254:	881b      	ldrh	r3, [r3, #0]
 8006256:	b29b      	uxth	r3, r3
 8006258:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800625c:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8006260:	b29a      	uxth	r2, r3
 8006262:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006264:	801a      	strh	r2, [r3, #0]
 8006266:	e041      	b.n	80062ec <USB_EPStartXfer+0x8a8>
 8006268:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800626c:	085b      	lsrs	r3, r3, #1
 800626e:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
 8006272:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006276:	f003 0301 	and.w	r3, r3, #1
 800627a:	2b00      	cmp	r3, #0
 800627c:	d004      	beq.n	8006288 <USB_EPStartXfer+0x844>
 800627e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006282:	3301      	adds	r3, #1
 8006284:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
 8006288:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800628a:	881b      	ldrh	r3, [r3, #0]
 800628c:	b29a      	uxth	r2, r3
 800628e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006292:	b29b      	uxth	r3, r3
 8006294:	029b      	lsls	r3, r3, #10
 8006296:	b29b      	uxth	r3, r3
 8006298:	4313      	orrs	r3, r2
 800629a:	b29a      	uxth	r2, r3
 800629c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800629e:	801a      	strh	r2, [r3, #0]
 80062a0:	e024      	b.n	80062ec <USB_EPStartXfer+0x8a8>
 80062a2:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80062a6:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80062aa:	681b      	ldr	r3, [r3, #0]
 80062ac:	785b      	ldrb	r3, [r3, #1]
 80062ae:	2b01      	cmp	r3, #1
 80062b0:	d11c      	bne.n	80062ec <USB_EPStartXfer+0x8a8>
 80062b2:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80062b6:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 80062ba:	681b      	ldr	r3, [r3, #0]
 80062bc:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80062c0:	b29b      	uxth	r3, r3
 80062c2:	461a      	mov	r2, r3
 80062c4:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80062c6:	4413      	add	r3, r2
 80062c8:	643b      	str	r3, [r7, #64]	@ 0x40
 80062ca:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80062ce:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80062d2:	681b      	ldr	r3, [r3, #0]
 80062d4:	781b      	ldrb	r3, [r3, #0]
 80062d6:	011a      	lsls	r2, r3, #4
 80062d8:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80062da:	4413      	add	r3, r2
 80062dc:	f203 430c 	addw	r3, r3, #1036	@ 0x40c
 80062e0:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80062e2:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80062e6:	b29a      	uxth	r2, r3
 80062e8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80062ea:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr1;
 80062ec:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80062f0:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80062f4:	681b      	ldr	r3, [r3, #0]
 80062f6:	895b      	ldrh	r3, [r3, #10]
 80062f8:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 80062fc:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006300:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8006304:	681b      	ldr	r3, [r3, #0]
 8006306:	6959      	ldr	r1, [r3, #20]
 8006308:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800630c:	b29b      	uxth	r3, r3
 800630e:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 8006312:	f507 7084 	add.w	r0, r7, #264	@ 0x108
 8006316:	f5a0 7082 	sub.w	r0, r0, #260	@ 0x104
 800631a:	6800      	ldr	r0, [r0, #0]
 800631c:	f001 f881 	bl	8007422 <USB_WritePMA>
 8006320:	e227      	b.n	8006772 <USB_EPStartXfer+0xd2e>
          }
        }
        /* auto Switch to single buffer mode when transfer <Mps no need to manage in double buffer */
        else
        {
          len = ep->xfer_len_db;
 8006322:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006326:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800632a:	681b      	ldr	r3, [r3, #0]
 800632c:	6a1b      	ldr	r3, [r3, #32]
 800632e:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104

          /* disable double buffer mode for Bulk endpoint */
          PCD_CLEAR_BULK_EP_DBUF(USBx, ep->num);
 8006332:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006336:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 800633a:	681a      	ldr	r2, [r3, #0]
 800633c:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006340:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8006344:	681b      	ldr	r3, [r3, #0]
 8006346:	781b      	ldrb	r3, [r3, #0]
 8006348:	009b      	lsls	r3, r3, #2
 800634a:	4413      	add	r3, r2
 800634c:	881b      	ldrh	r3, [r3, #0]
 800634e:	b29b      	uxth	r3, r3
 8006350:	f423 43e2 	bic.w	r3, r3, #28928	@ 0x7100
 8006354:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006358:	f8a7 3062 	strh.w	r3, [r7, #98]	@ 0x62
 800635c:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006360:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8006364:	681a      	ldr	r2, [r3, #0]
 8006366:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800636a:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800636e:	681b      	ldr	r3, [r3, #0]
 8006370:	781b      	ldrb	r3, [r3, #0]
 8006372:	009b      	lsls	r3, r3, #2
 8006374:	441a      	add	r2, r3
 8006376:	f8b7 3062 	ldrh.w	r3, [r7, #98]	@ 0x62
 800637a:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800637e:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8006382:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8006386:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800638a:	b29b      	uxth	r3, r3
 800638c:	8013      	strh	r3, [r2, #0]

          /* Set Tx count with nbre of byte to be transmitted */
          PCD_SET_EP_TX_CNT(USBx, ep->num, len);
 800638e:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006392:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8006396:	681b      	ldr	r3, [r3, #0]
 8006398:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800639a:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800639e:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 80063a2:	681b      	ldr	r3, [r3, #0]
 80063a4:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80063a8:	b29b      	uxth	r3, r3
 80063aa:	461a      	mov	r2, r3
 80063ac:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80063ae:	4413      	add	r3, r2
 80063b0:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80063b2:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80063b6:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80063ba:	681b      	ldr	r3, [r3, #0]
 80063bc:	781b      	ldrb	r3, [r3, #0]
 80063be:	011a      	lsls	r2, r3, #4
 80063c0:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80063c2:	4413      	add	r3, r2
 80063c4:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 80063c8:	65bb      	str	r3, [r7, #88]	@ 0x58
 80063ca:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80063ce:	b29a      	uxth	r2, r3
 80063d0:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80063d2:	801a      	strh	r2, [r3, #0]
          pmabuffer = ep->pmaaddr0;
 80063d4:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80063d8:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80063dc:	681b      	ldr	r3, [r3, #0]
 80063de:	891b      	ldrh	r3, [r3, #8]
 80063e0:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

          /* Write the user buffer to USB PMA */
          USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 80063e4:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80063e8:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80063ec:	681b      	ldr	r3, [r3, #0]
 80063ee:	6959      	ldr	r1, [r3, #20]
 80063f0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80063f4:	b29b      	uxth	r3, r3
 80063f6:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 80063fa:	f507 7084 	add.w	r0, r7, #264	@ 0x108
 80063fe:	f5a0 7082 	sub.w	r0, r0, #260	@ 0x104
 8006402:	6800      	ldr	r0, [r0, #0]
 8006404:	f001 f80d 	bl	8007422 <USB_WritePMA>
 8006408:	e1b3      	b.n	8006772 <USB_EPStartXfer+0xd2e>
        }
      }
      else /* manage isochronous double buffer IN mode */
      {
        /* each Time to write in PMA xfer_len_db will */
        ep->xfer_len_db -= len;
 800640a:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800640e:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8006412:	681b      	ldr	r3, [r3, #0]
 8006414:	6a1a      	ldr	r2, [r3, #32]
 8006416:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800641a:	1ad2      	subs	r2, r2, r3
 800641c:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006420:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8006424:	681b      	ldr	r3, [r3, #0]
 8006426:	621a      	str	r2, [r3, #32]

        /* Fill the data buffer */
        if ((PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_DTOG_TX) != 0U)
 8006428:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800642c:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8006430:	681a      	ldr	r2, [r3, #0]
 8006432:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006436:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800643a:	681b      	ldr	r3, [r3, #0]
 800643c:	781b      	ldrb	r3, [r3, #0]
 800643e:	009b      	lsls	r3, r3, #2
 8006440:	4413      	add	r3, r2
 8006442:	881b      	ldrh	r3, [r3, #0]
 8006444:	b29b      	uxth	r3, r3
 8006446:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800644a:	2b00      	cmp	r3, #0
 800644c:	f000 80c6 	beq.w	80065dc <USB_EPStartXfer+0xb98>
        {
          /* Set the Double buffer counter for pmabuffer1 */
          PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 8006450:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006454:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8006458:	681b      	ldr	r3, [r3, #0]
 800645a:	673b      	str	r3, [r7, #112]	@ 0x70
 800645c:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006460:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8006464:	681b      	ldr	r3, [r3, #0]
 8006466:	785b      	ldrb	r3, [r3, #1]
 8006468:	2b00      	cmp	r3, #0
 800646a:	d177      	bne.n	800655c <USB_EPStartXfer+0xb18>
 800646c:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006470:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8006474:	681b      	ldr	r3, [r3, #0]
 8006476:	66bb      	str	r3, [r7, #104]	@ 0x68
 8006478:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800647c:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8006480:	681b      	ldr	r3, [r3, #0]
 8006482:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8006486:	b29b      	uxth	r3, r3
 8006488:	461a      	mov	r2, r3
 800648a:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800648c:	4413      	add	r3, r2
 800648e:	66bb      	str	r3, [r7, #104]	@ 0x68
 8006490:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006494:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8006498:	681b      	ldr	r3, [r3, #0]
 800649a:	781b      	ldrb	r3, [r3, #0]
 800649c:	011a      	lsls	r2, r3, #4
 800649e:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80064a0:	4413      	add	r3, r2
 80064a2:	f203 430c 	addw	r3, r3, #1036	@ 0x40c
 80064a6:	667b      	str	r3, [r7, #100]	@ 0x64
 80064a8:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80064aa:	881b      	ldrh	r3, [r3, #0]
 80064ac:	b29b      	uxth	r3, r3
 80064ae:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80064b2:	b29a      	uxth	r2, r3
 80064b4:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80064b6:	801a      	strh	r2, [r3, #0]
 80064b8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80064bc:	2b3e      	cmp	r3, #62	@ 0x3e
 80064be:	d921      	bls.n	8006504 <USB_EPStartXfer+0xac0>
 80064c0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80064c4:	095b      	lsrs	r3, r3, #5
 80064c6:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
 80064ca:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80064ce:	f003 031f 	and.w	r3, r3, #31
 80064d2:	2b00      	cmp	r3, #0
 80064d4:	d104      	bne.n	80064e0 <USB_EPStartXfer+0xa9c>
 80064d6:	f8d7 30f0 	ldr.w	r3, [r7, #240]	@ 0xf0
 80064da:	3b01      	subs	r3, #1
 80064dc:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
 80064e0:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80064e2:	881b      	ldrh	r3, [r3, #0]
 80064e4:	b29a      	uxth	r2, r3
 80064e6:	f8d7 30f0 	ldr.w	r3, [r7, #240]	@ 0xf0
 80064ea:	b29b      	uxth	r3, r3
 80064ec:	029b      	lsls	r3, r3, #10
 80064ee:	b29b      	uxth	r3, r3
 80064f0:	4313      	orrs	r3, r2
 80064f2:	b29b      	uxth	r3, r3
 80064f4:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80064f8:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80064fc:	b29a      	uxth	r2, r3
 80064fe:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8006500:	801a      	strh	r2, [r3, #0]
 8006502:	e050      	b.n	80065a6 <USB_EPStartXfer+0xb62>
 8006504:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006508:	2b00      	cmp	r3, #0
 800650a:	d10a      	bne.n	8006522 <USB_EPStartXfer+0xade>
 800650c:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800650e:	881b      	ldrh	r3, [r3, #0]
 8006510:	b29b      	uxth	r3, r3
 8006512:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8006516:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800651a:	b29a      	uxth	r2, r3
 800651c:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800651e:	801a      	strh	r2, [r3, #0]
 8006520:	e041      	b.n	80065a6 <USB_EPStartXfer+0xb62>
 8006522:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006526:	085b      	lsrs	r3, r3, #1
 8006528:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
 800652c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006530:	f003 0301 	and.w	r3, r3, #1
 8006534:	2b00      	cmp	r3, #0
 8006536:	d004      	beq.n	8006542 <USB_EPStartXfer+0xafe>
 8006538:	f8d7 30f0 	ldr.w	r3, [r7, #240]	@ 0xf0
 800653c:	3301      	adds	r3, #1
 800653e:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
 8006542:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8006544:	881b      	ldrh	r3, [r3, #0]
 8006546:	b29a      	uxth	r2, r3
 8006548:	f8d7 30f0 	ldr.w	r3, [r7, #240]	@ 0xf0
 800654c:	b29b      	uxth	r3, r3
 800654e:	029b      	lsls	r3, r3, #10
 8006550:	b29b      	uxth	r3, r3
 8006552:	4313      	orrs	r3, r2
 8006554:	b29a      	uxth	r2, r3
 8006556:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8006558:	801a      	strh	r2, [r3, #0]
 800655a:	e024      	b.n	80065a6 <USB_EPStartXfer+0xb62>
 800655c:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006560:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8006564:	681b      	ldr	r3, [r3, #0]
 8006566:	785b      	ldrb	r3, [r3, #1]
 8006568:	2b01      	cmp	r3, #1
 800656a:	d11c      	bne.n	80065a6 <USB_EPStartXfer+0xb62>
 800656c:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006570:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8006574:	681b      	ldr	r3, [r3, #0]
 8006576:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800657a:	b29b      	uxth	r3, r3
 800657c:	461a      	mov	r2, r3
 800657e:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8006580:	4413      	add	r3, r2
 8006582:	673b      	str	r3, [r7, #112]	@ 0x70
 8006584:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006588:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800658c:	681b      	ldr	r3, [r3, #0]
 800658e:	781b      	ldrb	r3, [r3, #0]
 8006590:	011a      	lsls	r2, r3, #4
 8006592:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8006594:	4413      	add	r3, r2
 8006596:	f203 430c 	addw	r3, r3, #1036	@ 0x40c
 800659a:	66fb      	str	r3, [r7, #108]	@ 0x6c
 800659c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80065a0:	b29a      	uxth	r2, r3
 80065a2:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80065a4:	801a      	strh	r2, [r3, #0]
          pmabuffer = ep->pmaaddr1;
 80065a6:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80065aa:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80065ae:	681b      	ldr	r3, [r3, #0]
 80065b0:	895b      	ldrh	r3, [r3, #10]
 80065b2:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

          /* Write the user buffer to USB PMA */
          USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 80065b6:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80065ba:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80065be:	681b      	ldr	r3, [r3, #0]
 80065c0:	6959      	ldr	r1, [r3, #20]
 80065c2:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80065c6:	b29b      	uxth	r3, r3
 80065c8:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 80065cc:	f507 7084 	add.w	r0, r7, #264	@ 0x108
 80065d0:	f5a0 7082 	sub.w	r0, r0, #260	@ 0x104
 80065d4:	6800      	ldr	r0, [r0, #0]
 80065d6:	f000 ff24 	bl	8007422 <USB_WritePMA>
 80065da:	e0ca      	b.n	8006772 <USB_EPStartXfer+0xd2e>
        }
        else
        {
          /* Set the Double buffer counter for pmabuffer0 */
          PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 80065dc:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80065e0:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80065e4:	681b      	ldr	r3, [r3, #0]
 80065e6:	785b      	ldrb	r3, [r3, #1]
 80065e8:	2b00      	cmp	r3, #0
 80065ea:	d177      	bne.n	80066dc <USB_EPStartXfer+0xc98>
 80065ec:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80065f0:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 80065f4:	681b      	ldr	r3, [r3, #0]
 80065f6:	67fb      	str	r3, [r7, #124]	@ 0x7c
 80065f8:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80065fc:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8006600:	681b      	ldr	r3, [r3, #0]
 8006602:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8006606:	b29b      	uxth	r3, r3
 8006608:	461a      	mov	r2, r3
 800660a:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800660c:	4413      	add	r3, r2
 800660e:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8006610:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006614:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8006618:	681b      	ldr	r3, [r3, #0]
 800661a:	781b      	ldrb	r3, [r3, #0]
 800661c:	011a      	lsls	r2, r3, #4
 800661e:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8006620:	4413      	add	r3, r2
 8006622:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 8006626:	67bb      	str	r3, [r7, #120]	@ 0x78
 8006628:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800662a:	881b      	ldrh	r3, [r3, #0]
 800662c:	b29b      	uxth	r3, r3
 800662e:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8006632:	b29a      	uxth	r2, r3
 8006634:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8006636:	801a      	strh	r2, [r3, #0]
 8006638:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800663c:	2b3e      	cmp	r3, #62	@ 0x3e
 800663e:	d921      	bls.n	8006684 <USB_EPStartXfer+0xc40>
 8006640:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006644:	095b      	lsrs	r3, r3, #5
 8006646:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
 800664a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800664e:	f003 031f 	and.w	r3, r3, #31
 8006652:	2b00      	cmp	r3, #0
 8006654:	d104      	bne.n	8006660 <USB_EPStartXfer+0xc1c>
 8006656:	f8d7 30ec 	ldr.w	r3, [r7, #236]	@ 0xec
 800665a:	3b01      	subs	r3, #1
 800665c:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
 8006660:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8006662:	881b      	ldrh	r3, [r3, #0]
 8006664:	b29a      	uxth	r2, r3
 8006666:	f8d7 30ec 	ldr.w	r3, [r7, #236]	@ 0xec
 800666a:	b29b      	uxth	r3, r3
 800666c:	029b      	lsls	r3, r3, #10
 800666e:	b29b      	uxth	r3, r3
 8006670:	4313      	orrs	r3, r2
 8006672:	b29b      	uxth	r3, r3
 8006674:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8006678:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800667c:	b29a      	uxth	r2, r3
 800667e:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8006680:	801a      	strh	r2, [r3, #0]
 8006682:	e05c      	b.n	800673e <USB_EPStartXfer+0xcfa>
 8006684:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006688:	2b00      	cmp	r3, #0
 800668a:	d10a      	bne.n	80066a2 <USB_EPStartXfer+0xc5e>
 800668c:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800668e:	881b      	ldrh	r3, [r3, #0]
 8006690:	b29b      	uxth	r3, r3
 8006692:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8006696:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800669a:	b29a      	uxth	r2, r3
 800669c:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800669e:	801a      	strh	r2, [r3, #0]
 80066a0:	e04d      	b.n	800673e <USB_EPStartXfer+0xcfa>
 80066a2:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80066a6:	085b      	lsrs	r3, r3, #1
 80066a8:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
 80066ac:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80066b0:	f003 0301 	and.w	r3, r3, #1
 80066b4:	2b00      	cmp	r3, #0
 80066b6:	d004      	beq.n	80066c2 <USB_EPStartXfer+0xc7e>
 80066b8:	f8d7 30ec 	ldr.w	r3, [r7, #236]	@ 0xec
 80066bc:	3301      	adds	r3, #1
 80066be:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
 80066c2:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80066c4:	881b      	ldrh	r3, [r3, #0]
 80066c6:	b29a      	uxth	r2, r3
 80066c8:	f8d7 30ec 	ldr.w	r3, [r7, #236]	@ 0xec
 80066cc:	b29b      	uxth	r3, r3
 80066ce:	029b      	lsls	r3, r3, #10
 80066d0:	b29b      	uxth	r3, r3
 80066d2:	4313      	orrs	r3, r2
 80066d4:	b29a      	uxth	r2, r3
 80066d6:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80066d8:	801a      	strh	r2, [r3, #0]
 80066da:	e030      	b.n	800673e <USB_EPStartXfer+0xcfa>
 80066dc:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80066e0:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80066e4:	681b      	ldr	r3, [r3, #0]
 80066e6:	785b      	ldrb	r3, [r3, #1]
 80066e8:	2b01      	cmp	r3, #1
 80066ea:	d128      	bne.n	800673e <USB_EPStartXfer+0xcfa>
 80066ec:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80066f0:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 80066f4:	681b      	ldr	r3, [r3, #0]
 80066f6:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 80066fa:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80066fe:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8006702:	681b      	ldr	r3, [r3, #0]
 8006704:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8006708:	b29b      	uxth	r3, r3
 800670a:	461a      	mov	r2, r3
 800670c:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8006710:	4413      	add	r3, r2
 8006712:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8006716:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800671a:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800671e:	681b      	ldr	r3, [r3, #0]
 8006720:	781b      	ldrb	r3, [r3, #0]
 8006722:	011a      	lsls	r2, r3, #4
 8006724:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8006728:	4413      	add	r3, r2
 800672a:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 800672e:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8006732:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006736:	b29a      	uxth	r2, r3
 8006738:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 800673c:	801a      	strh	r2, [r3, #0]
          pmabuffer = ep->pmaaddr0;
 800673e:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006742:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8006746:	681b      	ldr	r3, [r3, #0]
 8006748:	891b      	ldrh	r3, [r3, #8]
 800674a:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

          /* Write the user buffer to USB PMA */
          USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 800674e:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006752:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8006756:	681b      	ldr	r3, [r3, #0]
 8006758:	6959      	ldr	r1, [r3, #20]
 800675a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800675e:	b29b      	uxth	r3, r3
 8006760:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 8006764:	f507 7084 	add.w	r0, r7, #264	@ 0x108
 8006768:	f5a0 7082 	sub.w	r0, r0, #260	@ 0x104
 800676c:	6800      	ldr	r0, [r0, #0]
 800676e:	f000 fe58 	bl	8007422 <USB_WritePMA>
        }
      }
    }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

    PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_VALID);
 8006772:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006776:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 800677a:	681a      	ldr	r2, [r3, #0]
 800677c:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006780:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8006784:	681b      	ldr	r3, [r3, #0]
 8006786:	781b      	ldrb	r3, [r3, #0]
 8006788:	009b      	lsls	r3, r3, #2
 800678a:	4413      	add	r3, r2
 800678c:	881b      	ldrh	r3, [r3, #0]
 800678e:	b29b      	uxth	r3, r3
 8006790:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8006794:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8006798:	817b      	strh	r3, [r7, #10]
 800679a:	897b      	ldrh	r3, [r7, #10]
 800679c:	f083 0310 	eor.w	r3, r3, #16
 80067a0:	817b      	strh	r3, [r7, #10]
 80067a2:	897b      	ldrh	r3, [r7, #10]
 80067a4:	f083 0320 	eor.w	r3, r3, #32
 80067a8:	817b      	strh	r3, [r7, #10]
 80067aa:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80067ae:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 80067b2:	681a      	ldr	r2, [r3, #0]
 80067b4:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80067b8:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80067bc:	681b      	ldr	r3, [r3, #0]
 80067be:	781b      	ldrb	r3, [r3, #0]
 80067c0:	009b      	lsls	r3, r3, #2
 80067c2:	441a      	add	r2, r3
 80067c4:	897b      	ldrh	r3, [r7, #10]
 80067c6:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80067ca:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80067ce:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80067d2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80067d6:	b29b      	uxth	r3, r3
 80067d8:	8013      	strh	r3, [r2, #0]
 80067da:	f000 bcde 	b.w	800719a <USB_EPStartXfer+0x1756>
  }
  else /* OUT endpoint */
  {
    if (ep->doublebuffer == 0U)
 80067de:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80067e2:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80067e6:	681b      	ldr	r3, [r3, #0]
 80067e8:	7b1b      	ldrb	r3, [r3, #12]
 80067ea:	2b00      	cmp	r3, #0
 80067ec:	f040 80bb 	bne.w	8006966 <USB_EPStartXfer+0xf22>
    {
      /* Multi packet transfer */
      if (ep->xfer_len > ep->maxpacket)
 80067f0:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80067f4:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80067f8:	681b      	ldr	r3, [r3, #0]
 80067fa:	699a      	ldr	r2, [r3, #24]
 80067fc:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006800:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8006804:	681b      	ldr	r3, [r3, #0]
 8006806:	691b      	ldr	r3, [r3, #16]
 8006808:	429a      	cmp	r2, r3
 800680a:	d917      	bls.n	800683c <USB_EPStartXfer+0xdf8>
      {
        len = ep->maxpacket;
 800680c:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006810:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8006814:	681b      	ldr	r3, [r3, #0]
 8006816:	691b      	ldr	r3, [r3, #16]
 8006818:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
        ep->xfer_len -= len;
 800681c:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006820:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8006824:	681b      	ldr	r3, [r3, #0]
 8006826:	699a      	ldr	r2, [r3, #24]
 8006828:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800682c:	1ad2      	subs	r2, r2, r3
 800682e:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006832:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8006836:	681b      	ldr	r3, [r3, #0]
 8006838:	619a      	str	r2, [r3, #24]
 800683a:	e00e      	b.n	800685a <USB_EPStartXfer+0xe16>
      }
      else
      {
        len = ep->xfer_len;
 800683c:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006840:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8006844:	681b      	ldr	r3, [r3, #0]
 8006846:	699b      	ldr	r3, [r3, #24]
 8006848:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
        ep->xfer_len = 0U;
 800684c:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006850:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8006854:	681b      	ldr	r3, [r3, #0]
 8006856:	2200      	movs	r2, #0
 8006858:	619a      	str	r2, [r3, #24]
      }
      /* configure and validate Rx endpoint */
      PCD_SET_EP_RX_CNT(USBx, ep->num, len);
 800685a:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800685e:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8006862:	681b      	ldr	r3, [r3, #0]
 8006864:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8006868:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800686c:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8006870:	681b      	ldr	r3, [r3, #0]
 8006872:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8006876:	b29b      	uxth	r3, r3
 8006878:	461a      	mov	r2, r3
 800687a:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800687e:	4413      	add	r3, r2
 8006880:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8006884:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006888:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800688c:	681b      	ldr	r3, [r3, #0]
 800688e:	781b      	ldrb	r3, [r3, #0]
 8006890:	011a      	lsls	r2, r3, #4
 8006892:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8006896:	4413      	add	r3, r2
 8006898:	f203 430c 	addw	r3, r3, #1036	@ 0x40c
 800689c:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 80068a0:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80068a4:	881b      	ldrh	r3, [r3, #0]
 80068a6:	b29b      	uxth	r3, r3
 80068a8:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80068ac:	b29a      	uxth	r2, r3
 80068ae:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80068b2:	801a      	strh	r2, [r3, #0]
 80068b4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80068b8:	2b3e      	cmp	r3, #62	@ 0x3e
 80068ba:	d924      	bls.n	8006906 <USB_EPStartXfer+0xec2>
 80068bc:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80068c0:	095b      	lsrs	r3, r3, #5
 80068c2:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 80068c6:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80068ca:	f003 031f 	and.w	r3, r3, #31
 80068ce:	2b00      	cmp	r3, #0
 80068d0:	d104      	bne.n	80068dc <USB_EPStartXfer+0xe98>
 80068d2:	f8d7 30e8 	ldr.w	r3, [r7, #232]	@ 0xe8
 80068d6:	3b01      	subs	r3, #1
 80068d8:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 80068dc:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80068e0:	881b      	ldrh	r3, [r3, #0]
 80068e2:	b29a      	uxth	r2, r3
 80068e4:	f8d7 30e8 	ldr.w	r3, [r7, #232]	@ 0xe8
 80068e8:	b29b      	uxth	r3, r3
 80068ea:	029b      	lsls	r3, r3, #10
 80068ec:	b29b      	uxth	r3, r3
 80068ee:	4313      	orrs	r3, r2
 80068f0:	b29b      	uxth	r3, r3
 80068f2:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80068f6:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80068fa:	b29a      	uxth	r2, r3
 80068fc:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8006900:	801a      	strh	r2, [r3, #0]
 8006902:	f000 bc10 	b.w	8007126 <USB_EPStartXfer+0x16e2>
 8006906:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800690a:	2b00      	cmp	r3, #0
 800690c:	d10c      	bne.n	8006928 <USB_EPStartXfer+0xee4>
 800690e:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8006912:	881b      	ldrh	r3, [r3, #0]
 8006914:	b29b      	uxth	r3, r3
 8006916:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800691a:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800691e:	b29a      	uxth	r2, r3
 8006920:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8006924:	801a      	strh	r2, [r3, #0]
 8006926:	e3fe      	b.n	8007126 <USB_EPStartXfer+0x16e2>
 8006928:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800692c:	085b      	lsrs	r3, r3, #1
 800692e:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8006932:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006936:	f003 0301 	and.w	r3, r3, #1
 800693a:	2b00      	cmp	r3, #0
 800693c:	d004      	beq.n	8006948 <USB_EPStartXfer+0xf04>
 800693e:	f8d7 30e8 	ldr.w	r3, [r7, #232]	@ 0xe8
 8006942:	3301      	adds	r3, #1
 8006944:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8006948:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800694c:	881b      	ldrh	r3, [r3, #0]
 800694e:	b29a      	uxth	r2, r3
 8006950:	f8d7 30e8 	ldr.w	r3, [r7, #232]	@ 0xe8
 8006954:	b29b      	uxth	r3, r3
 8006956:	029b      	lsls	r3, r3, #10
 8006958:	b29b      	uxth	r3, r3
 800695a:	4313      	orrs	r3, r2
 800695c:	b29a      	uxth	r2, r3
 800695e:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8006962:	801a      	strh	r2, [r3, #0]
 8006964:	e3df      	b.n	8007126 <USB_EPStartXfer+0x16e2>
#if (USE_USB_DOUBLE_BUFFER == 1U)
    else
    {
      /* First Transfer Coming From HAL_PCD_EP_Receive & From ISR */
      /* Set the Double buffer counter */
      if (ep->type == EP_TYPE_BULK)
 8006966:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800696a:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800696e:	681b      	ldr	r3, [r3, #0]
 8006970:	78db      	ldrb	r3, [r3, #3]
 8006972:	2b02      	cmp	r3, #2
 8006974:	f040 8218 	bne.w	8006da8 <USB_EPStartXfer+0x1364>
      {
        PCD_SET_EP_DBUF_CNT(USBx, ep->num, ep->is_in, ep->maxpacket);
 8006978:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800697c:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8006980:	681b      	ldr	r3, [r3, #0]
 8006982:	785b      	ldrb	r3, [r3, #1]
 8006984:	2b00      	cmp	r3, #0
 8006986:	f040 809d 	bne.w	8006ac4 <USB_EPStartXfer+0x1080>
 800698a:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800698e:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8006992:	681b      	ldr	r3, [r3, #0]
 8006994:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8006998:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800699c:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 80069a0:	681b      	ldr	r3, [r3, #0]
 80069a2:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80069a6:	b29b      	uxth	r3, r3
 80069a8:	461a      	mov	r2, r3
 80069aa:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80069ae:	4413      	add	r3, r2
 80069b0:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 80069b4:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80069b8:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80069bc:	681b      	ldr	r3, [r3, #0]
 80069be:	781b      	ldrb	r3, [r3, #0]
 80069c0:	011a      	lsls	r2, r3, #4
 80069c2:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80069c6:	4413      	add	r3, r2
 80069c8:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 80069cc:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 80069d0:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 80069d4:	881b      	ldrh	r3, [r3, #0]
 80069d6:	b29b      	uxth	r3, r3
 80069d8:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80069dc:	b29a      	uxth	r2, r3
 80069de:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 80069e2:	801a      	strh	r2, [r3, #0]
 80069e4:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80069e8:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80069ec:	681b      	ldr	r3, [r3, #0]
 80069ee:	691b      	ldr	r3, [r3, #16]
 80069f0:	2b3e      	cmp	r3, #62	@ 0x3e
 80069f2:	d92b      	bls.n	8006a4c <USB_EPStartXfer+0x1008>
 80069f4:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80069f8:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80069fc:	681b      	ldr	r3, [r3, #0]
 80069fe:	691b      	ldr	r3, [r3, #16]
 8006a00:	095b      	lsrs	r3, r3, #5
 8006a02:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8006a06:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006a0a:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8006a0e:	681b      	ldr	r3, [r3, #0]
 8006a10:	691b      	ldr	r3, [r3, #16]
 8006a12:	f003 031f 	and.w	r3, r3, #31
 8006a16:	2b00      	cmp	r3, #0
 8006a18:	d104      	bne.n	8006a24 <USB_EPStartXfer+0xfe0>
 8006a1a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006a1e:	3b01      	subs	r3, #1
 8006a20:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8006a24:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8006a28:	881b      	ldrh	r3, [r3, #0]
 8006a2a:	b29a      	uxth	r2, r3
 8006a2c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006a30:	b29b      	uxth	r3, r3
 8006a32:	029b      	lsls	r3, r3, #10
 8006a34:	b29b      	uxth	r3, r3
 8006a36:	4313      	orrs	r3, r2
 8006a38:	b29b      	uxth	r3, r3
 8006a3a:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8006a3e:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8006a42:	b29a      	uxth	r2, r3
 8006a44:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8006a48:	801a      	strh	r2, [r3, #0]
 8006a4a:	e070      	b.n	8006b2e <USB_EPStartXfer+0x10ea>
 8006a4c:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006a50:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8006a54:	681b      	ldr	r3, [r3, #0]
 8006a56:	691b      	ldr	r3, [r3, #16]
 8006a58:	2b00      	cmp	r3, #0
 8006a5a:	d10c      	bne.n	8006a76 <USB_EPStartXfer+0x1032>
 8006a5c:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8006a60:	881b      	ldrh	r3, [r3, #0]
 8006a62:	b29b      	uxth	r3, r3
 8006a64:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8006a68:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8006a6c:	b29a      	uxth	r2, r3
 8006a6e:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8006a72:	801a      	strh	r2, [r3, #0]
 8006a74:	e05b      	b.n	8006b2e <USB_EPStartXfer+0x10ea>
 8006a76:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006a7a:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8006a7e:	681b      	ldr	r3, [r3, #0]
 8006a80:	691b      	ldr	r3, [r3, #16]
 8006a82:	085b      	lsrs	r3, r3, #1
 8006a84:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8006a88:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006a8c:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8006a90:	681b      	ldr	r3, [r3, #0]
 8006a92:	691b      	ldr	r3, [r3, #16]
 8006a94:	f003 0301 	and.w	r3, r3, #1
 8006a98:	2b00      	cmp	r3, #0
 8006a9a:	d004      	beq.n	8006aa6 <USB_EPStartXfer+0x1062>
 8006a9c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006aa0:	3301      	adds	r3, #1
 8006aa2:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8006aa6:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8006aaa:	881b      	ldrh	r3, [r3, #0]
 8006aac:	b29a      	uxth	r2, r3
 8006aae:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006ab2:	b29b      	uxth	r3, r3
 8006ab4:	029b      	lsls	r3, r3, #10
 8006ab6:	b29b      	uxth	r3, r3
 8006ab8:	4313      	orrs	r3, r2
 8006aba:	b29a      	uxth	r2, r3
 8006abc:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8006ac0:	801a      	strh	r2, [r3, #0]
 8006ac2:	e034      	b.n	8006b2e <USB_EPStartXfer+0x10ea>
 8006ac4:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006ac8:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8006acc:	681b      	ldr	r3, [r3, #0]
 8006ace:	785b      	ldrb	r3, [r3, #1]
 8006ad0:	2b01      	cmp	r3, #1
 8006ad2:	d12c      	bne.n	8006b2e <USB_EPStartXfer+0x10ea>
 8006ad4:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006ad8:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8006adc:	681b      	ldr	r3, [r3, #0]
 8006ade:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8006ae2:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006ae6:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8006aea:	681b      	ldr	r3, [r3, #0]
 8006aec:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8006af0:	b29b      	uxth	r3, r3
 8006af2:	461a      	mov	r2, r3
 8006af4:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8006af8:	4413      	add	r3, r2
 8006afa:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8006afe:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006b02:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8006b06:	681b      	ldr	r3, [r3, #0]
 8006b08:	781b      	ldrb	r3, [r3, #0]
 8006b0a:	011a      	lsls	r2, r3, #4
 8006b0c:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8006b10:	4413      	add	r3, r2
 8006b12:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 8006b16:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8006b1a:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006b1e:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8006b22:	681b      	ldr	r3, [r3, #0]
 8006b24:	691b      	ldr	r3, [r3, #16]
 8006b26:	b29a      	uxth	r2, r3
 8006b28:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8006b2c:	801a      	strh	r2, [r3, #0]
 8006b2e:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006b32:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8006b36:	681b      	ldr	r3, [r3, #0]
 8006b38:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 8006b3c:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006b40:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8006b44:	681b      	ldr	r3, [r3, #0]
 8006b46:	785b      	ldrb	r3, [r3, #1]
 8006b48:	2b00      	cmp	r3, #0
 8006b4a:	f040 809d 	bne.w	8006c88 <USB_EPStartXfer+0x1244>
 8006b4e:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006b52:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8006b56:	681b      	ldr	r3, [r3, #0]
 8006b58:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8006b5c:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006b60:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8006b64:	681b      	ldr	r3, [r3, #0]
 8006b66:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8006b6a:	b29b      	uxth	r3, r3
 8006b6c:	461a      	mov	r2, r3
 8006b6e:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8006b72:	4413      	add	r3, r2
 8006b74:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8006b78:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006b7c:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8006b80:	681b      	ldr	r3, [r3, #0]
 8006b82:	781b      	ldrb	r3, [r3, #0]
 8006b84:	011a      	lsls	r2, r3, #4
 8006b86:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8006b8a:	4413      	add	r3, r2
 8006b8c:	f203 430c 	addw	r3, r3, #1036	@ 0x40c
 8006b90:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8006b94:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8006b98:	881b      	ldrh	r3, [r3, #0]
 8006b9a:	b29b      	uxth	r3, r3
 8006b9c:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8006ba0:	b29a      	uxth	r2, r3
 8006ba2:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8006ba6:	801a      	strh	r2, [r3, #0]
 8006ba8:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006bac:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8006bb0:	681b      	ldr	r3, [r3, #0]
 8006bb2:	691b      	ldr	r3, [r3, #16]
 8006bb4:	2b3e      	cmp	r3, #62	@ 0x3e
 8006bb6:	d92b      	bls.n	8006c10 <USB_EPStartXfer+0x11cc>
 8006bb8:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006bbc:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8006bc0:	681b      	ldr	r3, [r3, #0]
 8006bc2:	691b      	ldr	r3, [r3, #16]
 8006bc4:	095b      	lsrs	r3, r3, #5
 8006bc6:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8006bca:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006bce:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8006bd2:	681b      	ldr	r3, [r3, #0]
 8006bd4:	691b      	ldr	r3, [r3, #16]
 8006bd6:	f003 031f 	and.w	r3, r3, #31
 8006bda:	2b00      	cmp	r3, #0
 8006bdc:	d104      	bne.n	8006be8 <USB_EPStartXfer+0x11a4>
 8006bde:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006be2:	3b01      	subs	r3, #1
 8006be4:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8006be8:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8006bec:	881b      	ldrh	r3, [r3, #0]
 8006bee:	b29a      	uxth	r2, r3
 8006bf0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006bf4:	b29b      	uxth	r3, r3
 8006bf6:	029b      	lsls	r3, r3, #10
 8006bf8:	b29b      	uxth	r3, r3
 8006bfa:	4313      	orrs	r3, r2
 8006bfc:	b29b      	uxth	r3, r3
 8006bfe:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8006c02:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8006c06:	b29a      	uxth	r2, r3
 8006c08:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8006c0c:	801a      	strh	r2, [r3, #0]
 8006c0e:	e069      	b.n	8006ce4 <USB_EPStartXfer+0x12a0>
 8006c10:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006c14:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8006c18:	681b      	ldr	r3, [r3, #0]
 8006c1a:	691b      	ldr	r3, [r3, #16]
 8006c1c:	2b00      	cmp	r3, #0
 8006c1e:	d10c      	bne.n	8006c3a <USB_EPStartXfer+0x11f6>
 8006c20:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8006c24:	881b      	ldrh	r3, [r3, #0]
 8006c26:	b29b      	uxth	r3, r3
 8006c28:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8006c2c:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8006c30:	b29a      	uxth	r2, r3
 8006c32:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8006c36:	801a      	strh	r2, [r3, #0]
 8006c38:	e054      	b.n	8006ce4 <USB_EPStartXfer+0x12a0>
 8006c3a:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006c3e:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8006c42:	681b      	ldr	r3, [r3, #0]
 8006c44:	691b      	ldr	r3, [r3, #16]
 8006c46:	085b      	lsrs	r3, r3, #1
 8006c48:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8006c4c:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006c50:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8006c54:	681b      	ldr	r3, [r3, #0]
 8006c56:	691b      	ldr	r3, [r3, #16]
 8006c58:	f003 0301 	and.w	r3, r3, #1
 8006c5c:	2b00      	cmp	r3, #0
 8006c5e:	d004      	beq.n	8006c6a <USB_EPStartXfer+0x1226>
 8006c60:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006c64:	3301      	adds	r3, #1
 8006c66:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8006c6a:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8006c6e:	881b      	ldrh	r3, [r3, #0]
 8006c70:	b29a      	uxth	r2, r3
 8006c72:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006c76:	b29b      	uxth	r3, r3
 8006c78:	029b      	lsls	r3, r3, #10
 8006c7a:	b29b      	uxth	r3, r3
 8006c7c:	4313      	orrs	r3, r2
 8006c7e:	b29a      	uxth	r2, r3
 8006c80:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8006c84:	801a      	strh	r2, [r3, #0]
 8006c86:	e02d      	b.n	8006ce4 <USB_EPStartXfer+0x12a0>
 8006c88:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006c8c:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8006c90:	681b      	ldr	r3, [r3, #0]
 8006c92:	785b      	ldrb	r3, [r3, #1]
 8006c94:	2b01      	cmp	r3, #1
 8006c96:	d125      	bne.n	8006ce4 <USB_EPStartXfer+0x12a0>
 8006c98:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006c9c:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8006ca0:	681b      	ldr	r3, [r3, #0]
 8006ca2:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8006ca6:	b29b      	uxth	r3, r3
 8006ca8:	461a      	mov	r2, r3
 8006caa:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8006cae:	4413      	add	r3, r2
 8006cb0:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 8006cb4:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006cb8:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8006cbc:	681b      	ldr	r3, [r3, #0]
 8006cbe:	781b      	ldrb	r3, [r3, #0]
 8006cc0:	011a      	lsls	r2, r3, #4
 8006cc2:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8006cc6:	4413      	add	r3, r2
 8006cc8:	f203 430c 	addw	r3, r3, #1036	@ 0x40c
 8006ccc:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8006cd0:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006cd4:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8006cd8:	681b      	ldr	r3, [r3, #0]
 8006cda:	691b      	ldr	r3, [r3, #16]
 8006cdc:	b29a      	uxth	r2, r3
 8006cde:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8006ce2:	801a      	strh	r2, [r3, #0]

        /* Coming from ISR */
        if (ep->xfer_count != 0U)
 8006ce4:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006ce8:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8006cec:	681b      	ldr	r3, [r3, #0]
 8006cee:	69db      	ldr	r3, [r3, #28]
 8006cf0:	2b00      	cmp	r3, #0
 8006cf2:	f000 8218 	beq.w	8007126 <USB_EPStartXfer+0x16e2>
        {
          /* update last value to check if there is blocking state */
          wEPVal = PCD_GET_ENDPOINT(USBx, ep->num);
 8006cf6:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006cfa:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8006cfe:	681a      	ldr	r2, [r3, #0]
 8006d00:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006d04:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8006d08:	681b      	ldr	r3, [r3, #0]
 8006d0a:	781b      	ldrb	r3, [r3, #0]
 8006d0c:	009b      	lsls	r3, r3, #2
 8006d0e:	4413      	add	r3, r2
 8006d10:	881b      	ldrh	r3, [r3, #0]
 8006d12:	f8a7 3096 	strh.w	r3, [r7, #150]	@ 0x96

          /*Blocking State */
          if ((((wEPVal & USB_EP_DTOG_RX) != 0U) && ((wEPVal & USB_EP_DTOG_TX) != 0U)) ||
 8006d16:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 8006d1a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8006d1e:	2b00      	cmp	r3, #0
 8006d20:	d005      	beq.n	8006d2e <USB_EPStartXfer+0x12ea>
 8006d22:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 8006d26:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006d2a:	2b00      	cmp	r3, #0
 8006d2c:	d10d      	bne.n	8006d4a <USB_EPStartXfer+0x1306>
              (((wEPVal & USB_EP_DTOG_RX) == 0U) && ((wEPVal & USB_EP_DTOG_TX) == 0U)))
 8006d2e:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 8006d32:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
          if ((((wEPVal & USB_EP_DTOG_RX) != 0U) && ((wEPVal & USB_EP_DTOG_TX) != 0U)) ||
 8006d36:	2b00      	cmp	r3, #0
 8006d38:	f040 81f5 	bne.w	8007126 <USB_EPStartXfer+0x16e2>
              (((wEPVal & USB_EP_DTOG_RX) == 0U) && ((wEPVal & USB_EP_DTOG_TX) == 0U)))
 8006d3c:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 8006d40:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006d44:	2b00      	cmp	r3, #0
 8006d46:	f040 81ee 	bne.w	8007126 <USB_EPStartXfer+0x16e2>
          {
            PCD_FREE_USER_BUFFER(USBx, ep->num, 0U);
 8006d4a:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006d4e:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8006d52:	681a      	ldr	r2, [r3, #0]
 8006d54:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006d58:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8006d5c:	681b      	ldr	r3, [r3, #0]
 8006d5e:	781b      	ldrb	r3, [r3, #0]
 8006d60:	009b      	lsls	r3, r3, #2
 8006d62:	4413      	add	r3, r2
 8006d64:	881b      	ldrh	r3, [r3, #0]
 8006d66:	b29b      	uxth	r3, r3
 8006d68:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8006d6c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006d70:	f8a7 3094 	strh.w	r3, [r7, #148]	@ 0x94
 8006d74:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006d78:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8006d7c:	681a      	ldr	r2, [r3, #0]
 8006d7e:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006d82:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8006d86:	681b      	ldr	r3, [r3, #0]
 8006d88:	781b      	ldrb	r3, [r3, #0]
 8006d8a:	009b      	lsls	r3, r3, #2
 8006d8c:	441a      	add	r2, r3
 8006d8e:	f8b7 3094 	ldrh.w	r3, [r7, #148]	@ 0x94
 8006d92:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8006d96:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8006d9a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8006d9e:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 8006da2:	b29b      	uxth	r3, r3
 8006da4:	8013      	strh	r3, [r2, #0]
 8006da6:	e1be      	b.n	8007126 <USB_EPStartXfer+0x16e2>
          }
        }
      }
      /* iso out double */
      else if (ep->type == EP_TYPE_ISOC)
 8006da8:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006dac:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8006db0:	681b      	ldr	r3, [r3, #0]
 8006db2:	78db      	ldrb	r3, [r3, #3]
 8006db4:	2b01      	cmp	r3, #1
 8006db6:	f040 81b4 	bne.w	8007122 <USB_EPStartXfer+0x16de>
      {
        /* Multi packet transfer */
        if (ep->xfer_len > ep->maxpacket)
 8006dba:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006dbe:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8006dc2:	681b      	ldr	r3, [r3, #0]
 8006dc4:	699a      	ldr	r2, [r3, #24]
 8006dc6:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006dca:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8006dce:	681b      	ldr	r3, [r3, #0]
 8006dd0:	691b      	ldr	r3, [r3, #16]
 8006dd2:	429a      	cmp	r2, r3
 8006dd4:	d917      	bls.n	8006e06 <USB_EPStartXfer+0x13c2>
        {
          len = ep->maxpacket;
 8006dd6:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006dda:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8006dde:	681b      	ldr	r3, [r3, #0]
 8006de0:	691b      	ldr	r3, [r3, #16]
 8006de2:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
          ep->xfer_len -= len;
 8006de6:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006dea:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8006dee:	681b      	ldr	r3, [r3, #0]
 8006df0:	699a      	ldr	r2, [r3, #24]
 8006df2:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006df6:	1ad2      	subs	r2, r2, r3
 8006df8:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006dfc:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8006e00:	681b      	ldr	r3, [r3, #0]
 8006e02:	619a      	str	r2, [r3, #24]
 8006e04:	e00e      	b.n	8006e24 <USB_EPStartXfer+0x13e0>
        }
        else
        {
          len = ep->xfer_len;
 8006e06:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006e0a:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8006e0e:	681b      	ldr	r3, [r3, #0]
 8006e10:	699b      	ldr	r3, [r3, #24]
 8006e12:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
          ep->xfer_len = 0U;
 8006e16:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006e1a:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8006e1e:	681b      	ldr	r3, [r3, #0]
 8006e20:	2200      	movs	r2, #0
 8006e22:	619a      	str	r2, [r3, #24]
        }
        PCD_SET_EP_DBUF_CNT(USBx, ep->num, ep->is_in, len);
 8006e24:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006e28:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8006e2c:	681b      	ldr	r3, [r3, #0]
 8006e2e:	785b      	ldrb	r3, [r3, #1]
 8006e30:	2b00      	cmp	r3, #0
 8006e32:	f040 8085 	bne.w	8006f40 <USB_EPStartXfer+0x14fc>
 8006e36:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006e3a:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8006e3e:	681b      	ldr	r3, [r3, #0]
 8006e40:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8006e44:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006e48:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8006e4c:	681b      	ldr	r3, [r3, #0]
 8006e4e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8006e52:	b29b      	uxth	r3, r3
 8006e54:	461a      	mov	r2, r3
 8006e56:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8006e5a:	4413      	add	r3, r2
 8006e5c:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8006e60:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006e64:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8006e68:	681b      	ldr	r3, [r3, #0]
 8006e6a:	781b      	ldrb	r3, [r3, #0]
 8006e6c:	011a      	lsls	r2, r3, #4
 8006e6e:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8006e72:	4413      	add	r3, r2
 8006e74:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 8006e78:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8006e7c:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8006e80:	881b      	ldrh	r3, [r3, #0]
 8006e82:	b29b      	uxth	r3, r3
 8006e84:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8006e88:	b29a      	uxth	r2, r3
 8006e8a:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8006e8e:	801a      	strh	r2, [r3, #0]
 8006e90:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006e94:	2b3e      	cmp	r3, #62	@ 0x3e
 8006e96:	d923      	bls.n	8006ee0 <USB_EPStartXfer+0x149c>
 8006e98:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006e9c:	095b      	lsrs	r3, r3, #5
 8006e9e:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
 8006ea2:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006ea6:	f003 031f 	and.w	r3, r3, #31
 8006eaa:	2b00      	cmp	r3, #0
 8006eac:	d104      	bne.n	8006eb8 <USB_EPStartXfer+0x1474>
 8006eae:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8006eb2:	3b01      	subs	r3, #1
 8006eb4:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
 8006eb8:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8006ebc:	881b      	ldrh	r3, [r3, #0]
 8006ebe:	b29a      	uxth	r2, r3
 8006ec0:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8006ec4:	b29b      	uxth	r3, r3
 8006ec6:	029b      	lsls	r3, r3, #10
 8006ec8:	b29b      	uxth	r3, r3
 8006eca:	4313      	orrs	r3, r2
 8006ecc:	b29b      	uxth	r3, r3
 8006ece:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8006ed2:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8006ed6:	b29a      	uxth	r2, r3
 8006ed8:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8006edc:	801a      	strh	r2, [r3, #0]
 8006ede:	e060      	b.n	8006fa2 <USB_EPStartXfer+0x155e>
 8006ee0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006ee4:	2b00      	cmp	r3, #0
 8006ee6:	d10c      	bne.n	8006f02 <USB_EPStartXfer+0x14be>
 8006ee8:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8006eec:	881b      	ldrh	r3, [r3, #0]
 8006eee:	b29b      	uxth	r3, r3
 8006ef0:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8006ef4:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8006ef8:	b29a      	uxth	r2, r3
 8006efa:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8006efe:	801a      	strh	r2, [r3, #0]
 8006f00:	e04f      	b.n	8006fa2 <USB_EPStartXfer+0x155e>
 8006f02:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006f06:	085b      	lsrs	r3, r3, #1
 8006f08:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
 8006f0c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006f10:	f003 0301 	and.w	r3, r3, #1
 8006f14:	2b00      	cmp	r3, #0
 8006f16:	d004      	beq.n	8006f22 <USB_EPStartXfer+0x14de>
 8006f18:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8006f1c:	3301      	adds	r3, #1
 8006f1e:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
 8006f22:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8006f26:	881b      	ldrh	r3, [r3, #0]
 8006f28:	b29a      	uxth	r2, r3
 8006f2a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8006f2e:	b29b      	uxth	r3, r3
 8006f30:	029b      	lsls	r3, r3, #10
 8006f32:	b29b      	uxth	r3, r3
 8006f34:	4313      	orrs	r3, r2
 8006f36:	b29a      	uxth	r2, r3
 8006f38:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8006f3c:	801a      	strh	r2, [r3, #0]
 8006f3e:	e030      	b.n	8006fa2 <USB_EPStartXfer+0x155e>
 8006f40:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006f44:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8006f48:	681b      	ldr	r3, [r3, #0]
 8006f4a:	785b      	ldrb	r3, [r3, #1]
 8006f4c:	2b01      	cmp	r3, #1
 8006f4e:	d128      	bne.n	8006fa2 <USB_EPStartXfer+0x155e>
 8006f50:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006f54:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8006f58:	681b      	ldr	r3, [r3, #0]
 8006f5a:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
 8006f5e:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006f62:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8006f66:	681b      	ldr	r3, [r3, #0]
 8006f68:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8006f6c:	b29b      	uxth	r3, r3
 8006f6e:	461a      	mov	r2, r3
 8006f70:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8006f74:	4413      	add	r3, r2
 8006f76:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
 8006f7a:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006f7e:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8006f82:	681b      	ldr	r3, [r3, #0]
 8006f84:	781b      	ldrb	r3, [r3, #0]
 8006f86:	011a      	lsls	r2, r3, #4
 8006f88:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8006f8c:	4413      	add	r3, r2
 8006f8e:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 8006f92:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8006f96:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006f9a:	b29a      	uxth	r2, r3
 8006f9c:	f8d7 30d0 	ldr.w	r3, [r7, #208]	@ 0xd0
 8006fa0:	801a      	strh	r2, [r3, #0]
 8006fa2:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006fa6:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8006faa:	681b      	ldr	r3, [r3, #0]
 8006fac:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8006fb0:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006fb4:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8006fb8:	681b      	ldr	r3, [r3, #0]
 8006fba:	785b      	ldrb	r3, [r3, #1]
 8006fbc:	2b00      	cmp	r3, #0
 8006fbe:	f040 8085 	bne.w	80070cc <USB_EPStartXfer+0x1688>
 8006fc2:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006fc6:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8006fca:	681b      	ldr	r3, [r3, #0]
 8006fcc:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
 8006fd0:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006fd4:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8006fd8:	681b      	ldr	r3, [r3, #0]
 8006fda:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8006fde:	b29b      	uxth	r3, r3
 8006fe0:	461a      	mov	r2, r3
 8006fe2:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8006fe6:	4413      	add	r3, r2
 8006fe8:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
 8006fec:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006ff0:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8006ff4:	681b      	ldr	r3, [r3, #0]
 8006ff6:	781b      	ldrb	r3, [r3, #0]
 8006ff8:	011a      	lsls	r2, r3, #4
 8006ffa:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8006ffe:	4413      	add	r3, r2
 8007000:	f203 430c 	addw	r3, r3, #1036	@ 0x40c
 8007004:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8007008:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 800700c:	881b      	ldrh	r3, [r3, #0]
 800700e:	b29b      	uxth	r3, r3
 8007010:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8007014:	b29a      	uxth	r2, r3
 8007016:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 800701a:	801a      	strh	r2, [r3, #0]
 800701c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007020:	2b3e      	cmp	r3, #62	@ 0x3e
 8007022:	d923      	bls.n	800706c <USB_EPStartXfer+0x1628>
 8007024:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007028:	095b      	lsrs	r3, r3, #5
 800702a:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 800702e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007032:	f003 031f 	and.w	r3, r3, #31
 8007036:	2b00      	cmp	r3, #0
 8007038:	d104      	bne.n	8007044 <USB_EPStartXfer+0x1600>
 800703a:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800703e:	3b01      	subs	r3, #1
 8007040:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8007044:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8007048:	881b      	ldrh	r3, [r3, #0]
 800704a:	b29a      	uxth	r2, r3
 800704c:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8007050:	b29b      	uxth	r3, r3
 8007052:	029b      	lsls	r3, r3, #10
 8007054:	b29b      	uxth	r3, r3
 8007056:	4313      	orrs	r3, r2
 8007058:	b29b      	uxth	r3, r3
 800705a:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800705e:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8007062:	b29a      	uxth	r2, r3
 8007064:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8007068:	801a      	strh	r2, [r3, #0]
 800706a:	e05c      	b.n	8007126 <USB_EPStartXfer+0x16e2>
 800706c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007070:	2b00      	cmp	r3, #0
 8007072:	d10c      	bne.n	800708e <USB_EPStartXfer+0x164a>
 8007074:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8007078:	881b      	ldrh	r3, [r3, #0]
 800707a:	b29b      	uxth	r3, r3
 800707c:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8007080:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8007084:	b29a      	uxth	r2, r3
 8007086:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 800708a:	801a      	strh	r2, [r3, #0]
 800708c:	e04b      	b.n	8007126 <USB_EPStartXfer+0x16e2>
 800708e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007092:	085b      	lsrs	r3, r3, #1
 8007094:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8007098:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800709c:	f003 0301 	and.w	r3, r3, #1
 80070a0:	2b00      	cmp	r3, #0
 80070a2:	d004      	beq.n	80070ae <USB_EPStartXfer+0x166a>
 80070a4:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 80070a8:	3301      	adds	r3, #1
 80070aa:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 80070ae:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 80070b2:	881b      	ldrh	r3, [r3, #0]
 80070b4:	b29a      	uxth	r2, r3
 80070b6:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 80070ba:	b29b      	uxth	r3, r3
 80070bc:	029b      	lsls	r3, r3, #10
 80070be:	b29b      	uxth	r3, r3
 80070c0:	4313      	orrs	r3, r2
 80070c2:	b29a      	uxth	r2, r3
 80070c4:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 80070c8:	801a      	strh	r2, [r3, #0]
 80070ca:	e02c      	b.n	8007126 <USB_EPStartXfer+0x16e2>
 80070cc:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80070d0:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80070d4:	681b      	ldr	r3, [r3, #0]
 80070d6:	785b      	ldrb	r3, [r3, #1]
 80070d8:	2b01      	cmp	r3, #1
 80070da:	d124      	bne.n	8007126 <USB_EPStartXfer+0x16e2>
 80070dc:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80070e0:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 80070e4:	681b      	ldr	r3, [r3, #0]
 80070e6:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80070ea:	b29b      	uxth	r3, r3
 80070ec:	461a      	mov	r2, r3
 80070ee:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 80070f2:	4413      	add	r3, r2
 80070f4:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 80070f8:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80070fc:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8007100:	681b      	ldr	r3, [r3, #0]
 8007102:	781b      	ldrb	r3, [r3, #0]
 8007104:	011a      	lsls	r2, r3, #4
 8007106:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 800710a:	4413      	add	r3, r2
 800710c:	f203 430c 	addw	r3, r3, #1036	@ 0x40c
 8007110:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8007114:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007118:	b29a      	uxth	r2, r3
 800711a:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 800711e:	801a      	strh	r2, [r3, #0]
 8007120:	e001      	b.n	8007126 <USB_EPStartXfer+0x16e2>
      }
      else
      {
        return HAL_ERROR;
 8007122:	2301      	movs	r3, #1
 8007124:	e03a      	b.n	800719c <USB_EPStartXfer+0x1758>
      }
    }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

    PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 8007126:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800712a:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 800712e:	681a      	ldr	r2, [r3, #0]
 8007130:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007134:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8007138:	681b      	ldr	r3, [r3, #0]
 800713a:	781b      	ldrb	r3, [r3, #0]
 800713c:	009b      	lsls	r3, r3, #2
 800713e:	4413      	add	r3, r2
 8007140:	881b      	ldrh	r3, [r3, #0]
 8007142:	b29b      	uxth	r3, r3
 8007144:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8007148:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800714c:	f8a7 308a 	strh.w	r3, [r7, #138]	@ 0x8a
 8007150:	f8b7 308a 	ldrh.w	r3, [r7, #138]	@ 0x8a
 8007154:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 8007158:	f8a7 308a 	strh.w	r3, [r7, #138]	@ 0x8a
 800715c:	f8b7 308a 	ldrh.w	r3, [r7, #138]	@ 0x8a
 8007160:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 8007164:	f8a7 308a 	strh.w	r3, [r7, #138]	@ 0x8a
 8007168:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800716c:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8007170:	681a      	ldr	r2, [r3, #0]
 8007172:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007176:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800717a:	681b      	ldr	r3, [r3, #0]
 800717c:	781b      	ldrb	r3, [r3, #0]
 800717e:	009b      	lsls	r3, r3, #2
 8007180:	441a      	add	r2, r3
 8007182:	f8b7 308a 	ldrh.w	r3, [r7, #138]	@ 0x8a
 8007186:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800718a:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800718e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8007192:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8007196:	b29b      	uxth	r3, r3
 8007198:	8013      	strh	r3, [r2, #0]
  }

  return HAL_OK;
 800719a:	2300      	movs	r3, #0
}
 800719c:	4618      	mov	r0, r3
 800719e:	f507 7784 	add.w	r7, r7, #264	@ 0x108
 80071a2:	46bd      	mov	sp, r7
 80071a4:	bd80      	pop	{r7, pc}

080071a6 <USB_EPSetStall>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 80071a6:	b480      	push	{r7}
 80071a8:	b085      	sub	sp, #20
 80071aa:	af00      	add	r7, sp, #0
 80071ac:	6078      	str	r0, [r7, #4]
 80071ae:	6039      	str	r1, [r7, #0]
  if (ep->is_in != 0U)
 80071b0:	683b      	ldr	r3, [r7, #0]
 80071b2:	785b      	ldrb	r3, [r3, #1]
 80071b4:	2b00      	cmp	r3, #0
 80071b6:	d020      	beq.n	80071fa <USB_EPSetStall+0x54>
  {
    PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_STALL);
 80071b8:	687a      	ldr	r2, [r7, #4]
 80071ba:	683b      	ldr	r3, [r7, #0]
 80071bc:	781b      	ldrb	r3, [r3, #0]
 80071be:	009b      	lsls	r3, r3, #2
 80071c0:	4413      	add	r3, r2
 80071c2:	881b      	ldrh	r3, [r3, #0]
 80071c4:	b29b      	uxth	r3, r3
 80071c6:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80071ca:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80071ce:	81bb      	strh	r3, [r7, #12]
 80071d0:	89bb      	ldrh	r3, [r7, #12]
 80071d2:	f083 0310 	eor.w	r3, r3, #16
 80071d6:	81bb      	strh	r3, [r7, #12]
 80071d8:	687a      	ldr	r2, [r7, #4]
 80071da:	683b      	ldr	r3, [r7, #0]
 80071dc:	781b      	ldrb	r3, [r3, #0]
 80071de:	009b      	lsls	r3, r3, #2
 80071e0:	441a      	add	r2, r3
 80071e2:	89bb      	ldrh	r3, [r7, #12]
 80071e4:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80071e8:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80071ec:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80071f0:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80071f4:	b29b      	uxth	r3, r3
 80071f6:	8013      	strh	r3, [r2, #0]
 80071f8:	e01f      	b.n	800723a <USB_EPSetStall+0x94>
  }
  else
  {
    PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_STALL);
 80071fa:	687a      	ldr	r2, [r7, #4]
 80071fc:	683b      	ldr	r3, [r7, #0]
 80071fe:	781b      	ldrb	r3, [r3, #0]
 8007200:	009b      	lsls	r3, r3, #2
 8007202:	4413      	add	r3, r2
 8007204:	881b      	ldrh	r3, [r3, #0]
 8007206:	b29b      	uxth	r3, r3
 8007208:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800720c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007210:	81fb      	strh	r3, [r7, #14]
 8007212:	89fb      	ldrh	r3, [r7, #14]
 8007214:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 8007218:	81fb      	strh	r3, [r7, #14]
 800721a:	687a      	ldr	r2, [r7, #4]
 800721c:	683b      	ldr	r3, [r7, #0]
 800721e:	781b      	ldrb	r3, [r3, #0]
 8007220:	009b      	lsls	r3, r3, #2
 8007222:	441a      	add	r2, r3
 8007224:	89fb      	ldrh	r3, [r7, #14]
 8007226:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800722a:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800722e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8007232:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8007236:	b29b      	uxth	r3, r3
 8007238:	8013      	strh	r3, [r2, #0]
  }

  return HAL_OK;
 800723a:	2300      	movs	r3, #0
}
 800723c:	4618      	mov	r0, r3
 800723e:	3714      	adds	r7, #20
 8007240:	46bd      	mov	sp, r7
 8007242:	bc80      	pop	{r7}
 8007244:	4770      	bx	lr

08007246 <USB_EPClearStall>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 8007246:	b480      	push	{r7}
 8007248:	b087      	sub	sp, #28
 800724a:	af00      	add	r7, sp, #0
 800724c:	6078      	str	r0, [r7, #4]
 800724e:	6039      	str	r1, [r7, #0]
  if (ep->doublebuffer == 0U)
 8007250:	683b      	ldr	r3, [r7, #0]
 8007252:	7b1b      	ldrb	r3, [r3, #12]
 8007254:	2b00      	cmp	r3, #0
 8007256:	f040 809d 	bne.w	8007394 <USB_EPClearStall+0x14e>
  {
    if (ep->is_in != 0U)
 800725a:	683b      	ldr	r3, [r7, #0]
 800725c:	785b      	ldrb	r3, [r3, #1]
 800725e:	2b00      	cmp	r3, #0
 8007260:	d04c      	beq.n	80072fc <USB_EPClearStall+0xb6>
    {
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8007262:	687a      	ldr	r2, [r7, #4]
 8007264:	683b      	ldr	r3, [r7, #0]
 8007266:	781b      	ldrb	r3, [r3, #0]
 8007268:	009b      	lsls	r3, r3, #2
 800726a:	4413      	add	r3, r2
 800726c:	881b      	ldrh	r3, [r3, #0]
 800726e:	823b      	strh	r3, [r7, #16]
 8007270:	8a3b      	ldrh	r3, [r7, #16]
 8007272:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007276:	2b00      	cmp	r3, #0
 8007278:	d01b      	beq.n	80072b2 <USB_EPClearStall+0x6c>
 800727a:	687a      	ldr	r2, [r7, #4]
 800727c:	683b      	ldr	r3, [r7, #0]
 800727e:	781b      	ldrb	r3, [r3, #0]
 8007280:	009b      	lsls	r3, r3, #2
 8007282:	4413      	add	r3, r2
 8007284:	881b      	ldrh	r3, [r3, #0]
 8007286:	b29b      	uxth	r3, r3
 8007288:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800728c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007290:	81fb      	strh	r3, [r7, #14]
 8007292:	687a      	ldr	r2, [r7, #4]
 8007294:	683b      	ldr	r3, [r7, #0]
 8007296:	781b      	ldrb	r3, [r3, #0]
 8007298:	009b      	lsls	r3, r3, #2
 800729a:	441a      	add	r2, r3
 800729c:	89fb      	ldrh	r3, [r7, #14]
 800729e:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80072a2:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80072a6:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80072aa:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 80072ae:	b29b      	uxth	r3, r3
 80072b0:	8013      	strh	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 80072b2:	683b      	ldr	r3, [r7, #0]
 80072b4:	78db      	ldrb	r3, [r3, #3]
 80072b6:	2b01      	cmp	r3, #1
 80072b8:	d06c      	beq.n	8007394 <USB_EPClearStall+0x14e>
      {
        /* Configure NAK status for the Endpoint */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 80072ba:	687a      	ldr	r2, [r7, #4]
 80072bc:	683b      	ldr	r3, [r7, #0]
 80072be:	781b      	ldrb	r3, [r3, #0]
 80072c0:	009b      	lsls	r3, r3, #2
 80072c2:	4413      	add	r3, r2
 80072c4:	881b      	ldrh	r3, [r3, #0]
 80072c6:	b29b      	uxth	r3, r3
 80072c8:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80072cc:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80072d0:	81bb      	strh	r3, [r7, #12]
 80072d2:	89bb      	ldrh	r3, [r7, #12]
 80072d4:	f083 0320 	eor.w	r3, r3, #32
 80072d8:	81bb      	strh	r3, [r7, #12]
 80072da:	687a      	ldr	r2, [r7, #4]
 80072dc:	683b      	ldr	r3, [r7, #0]
 80072de:	781b      	ldrb	r3, [r3, #0]
 80072e0:	009b      	lsls	r3, r3, #2
 80072e2:	441a      	add	r2, r3
 80072e4:	89bb      	ldrh	r3, [r7, #12]
 80072e6:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80072ea:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80072ee:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80072f2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80072f6:	b29b      	uxth	r3, r3
 80072f8:	8013      	strh	r3, [r2, #0]
 80072fa:	e04b      	b.n	8007394 <USB_EPClearStall+0x14e>
      }
    }
    else
    {
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 80072fc:	687a      	ldr	r2, [r7, #4]
 80072fe:	683b      	ldr	r3, [r7, #0]
 8007300:	781b      	ldrb	r3, [r3, #0]
 8007302:	009b      	lsls	r3, r3, #2
 8007304:	4413      	add	r3, r2
 8007306:	881b      	ldrh	r3, [r3, #0]
 8007308:	82fb      	strh	r3, [r7, #22]
 800730a:	8afb      	ldrh	r3, [r7, #22]
 800730c:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8007310:	2b00      	cmp	r3, #0
 8007312:	d01b      	beq.n	800734c <USB_EPClearStall+0x106>
 8007314:	687a      	ldr	r2, [r7, #4]
 8007316:	683b      	ldr	r3, [r7, #0]
 8007318:	781b      	ldrb	r3, [r3, #0]
 800731a:	009b      	lsls	r3, r3, #2
 800731c:	4413      	add	r3, r2
 800731e:	881b      	ldrh	r3, [r3, #0]
 8007320:	b29b      	uxth	r3, r3
 8007322:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8007326:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800732a:	82bb      	strh	r3, [r7, #20]
 800732c:	687a      	ldr	r2, [r7, #4]
 800732e:	683b      	ldr	r3, [r7, #0]
 8007330:	781b      	ldrb	r3, [r3, #0]
 8007332:	009b      	lsls	r3, r3, #2
 8007334:	441a      	add	r2, r3
 8007336:	8abb      	ldrh	r3, [r7, #20]
 8007338:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800733c:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8007340:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8007344:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8007348:	b29b      	uxth	r3, r3
 800734a:	8013      	strh	r3, [r2, #0]

      /* Configure VALID status for the Endpoint */
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 800734c:	687a      	ldr	r2, [r7, #4]
 800734e:	683b      	ldr	r3, [r7, #0]
 8007350:	781b      	ldrb	r3, [r3, #0]
 8007352:	009b      	lsls	r3, r3, #2
 8007354:	4413      	add	r3, r2
 8007356:	881b      	ldrh	r3, [r3, #0]
 8007358:	b29b      	uxth	r3, r3
 800735a:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800735e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007362:	827b      	strh	r3, [r7, #18]
 8007364:	8a7b      	ldrh	r3, [r7, #18]
 8007366:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 800736a:	827b      	strh	r3, [r7, #18]
 800736c:	8a7b      	ldrh	r3, [r7, #18]
 800736e:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 8007372:	827b      	strh	r3, [r7, #18]
 8007374:	687a      	ldr	r2, [r7, #4]
 8007376:	683b      	ldr	r3, [r7, #0]
 8007378:	781b      	ldrb	r3, [r3, #0]
 800737a:	009b      	lsls	r3, r3, #2
 800737c:	441a      	add	r2, r3
 800737e:	8a7b      	ldrh	r3, [r7, #18]
 8007380:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8007384:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8007388:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800738c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8007390:	b29b      	uxth	r3, r3
 8007392:	8013      	strh	r3, [r2, #0]
    }
  }

  return HAL_OK;
 8007394:	2300      	movs	r3, #0
}
 8007396:	4618      	mov	r0, r3
 8007398:	371c      	adds	r7, #28
 800739a:	46bd      	mov	sp, r7
 800739c:	bc80      	pop	{r7}
 800739e:	4770      	bx	lr

080073a0 <USB_SetDevAddress>:
  * @param  address new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_SetDevAddress(USB_TypeDef *USBx, uint8_t address)
{
 80073a0:	b480      	push	{r7}
 80073a2:	b083      	sub	sp, #12
 80073a4:	af00      	add	r7, sp, #0
 80073a6:	6078      	str	r0, [r7, #4]
 80073a8:	460b      	mov	r3, r1
 80073aa:	70fb      	strb	r3, [r7, #3]
  if (address == 0U)
 80073ac:	78fb      	ldrb	r3, [r7, #3]
 80073ae:	2b00      	cmp	r3, #0
 80073b0:	d103      	bne.n	80073ba <USB_SetDevAddress+0x1a>
  {
    /* set device address and enable function */
    USBx->DADDR = (uint16_t)USB_DADDR_EF;
 80073b2:	687b      	ldr	r3, [r7, #4]
 80073b4:	2280      	movs	r2, #128	@ 0x80
 80073b6:	f8a3 204c 	strh.w	r2, [r3, #76]	@ 0x4c
  }

  return HAL_OK;
 80073ba:	2300      	movs	r3, #0
}
 80073bc:	4618      	mov	r0, r3
 80073be:	370c      	adds	r7, #12
 80073c0:	46bd      	mov	sp, r7
 80073c2:	bc80      	pop	{r7}
 80073c4:	4770      	bx	lr

080073c6 <USB_DevConnect>:
  * @brief  USB_DevConnect Connect the USB device by enabling the pull-up/pull-down
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevConnect(USB_TypeDef *USBx)
{
 80073c6:	b480      	push	{r7}
 80073c8:	b083      	sub	sp, #12
 80073ca:	af00      	add	r7, sp, #0
 80073cc:	6078      	str	r0, [r7, #4]
  /* NOTE : - This function is not required by USB Device FS peripheral, it is used
              only by USB OTG FS peripheral.
            - This function is added to ensure compatibility across platforms.
   */

  return HAL_OK;
 80073ce:	2300      	movs	r3, #0
}
 80073d0:	4618      	mov	r0, r3
 80073d2:	370c      	adds	r7, #12
 80073d4:	46bd      	mov	sp, r7
 80073d6:	bc80      	pop	{r7}
 80073d8:	4770      	bx	lr

080073da <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect Disconnect the USB device by disabling the pull-up/pull-down
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevDisconnect(USB_TypeDef *USBx)
{
 80073da:	b480      	push	{r7}
 80073dc:	b083      	sub	sp, #12
 80073de:	af00      	add	r7, sp, #0
 80073e0:	6078      	str	r0, [r7, #4]
  /* NOTE : - This function is not required by USB Device FS peripheral, it is used
              only by USB OTG FS peripheral.
            - This function is added to ensure compatibility across platforms.
   */

  return HAL_OK;
 80073e2:	2300      	movs	r3, #0
}
 80073e4:	4618      	mov	r0, r3
 80073e6:	370c      	adds	r7, #12
 80073e8:	46bd      	mov	sp, r7
 80073ea:	bc80      	pop	{r7}
 80073ec:	4770      	bx	lr

080073ee <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts return the global USB interrupt status
  * @param  USBx Selected device
  * @retval USB Global Interrupt status
  */
uint32_t USB_ReadInterrupts(USB_TypeDef const *USBx)
{
 80073ee:	b480      	push	{r7}
 80073f0:	b085      	sub	sp, #20
 80073f2:	af00      	add	r7, sp, #0
 80073f4:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->ISTR;
 80073f6:	687b      	ldr	r3, [r7, #4]
 80073f8:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 80073fc:	b29b      	uxth	r3, r3
 80073fe:	60fb      	str	r3, [r7, #12]
  return tmpreg;
 8007400:	68fb      	ldr	r3, [r7, #12]
}
 8007402:	4618      	mov	r0, r3
 8007404:	3714      	adds	r7, #20
 8007406:	46bd      	mov	sp, r7
 8007408:	bc80      	pop	{r7}
 800740a:	4770      	bx	lr

0800740c <USB_EP0_OutStart>:
  * @param  USBx Selected device
  * @param  psetup pointer to setup packet
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0_OutStart(USB_TypeDef *USBx, uint8_t *psetup)
{
 800740c:	b480      	push	{r7}
 800740e:	b083      	sub	sp, #12
 8007410:	af00      	add	r7, sp, #0
 8007412:	6078      	str	r0, [r7, #4]
 8007414:	6039      	str	r1, [r7, #0]
  UNUSED(psetup);
  /* NOTE : - This function is not required by USB Device FS peripheral, it is used
              only by USB OTG FS peripheral.
            - This function is added to ensure compatibility across platforms.
   */
  return HAL_OK;
 8007416:	2300      	movs	r3, #0
}
 8007418:	4618      	mov	r0, r3
 800741a:	370c      	adds	r7, #12
 800741c:	46bd      	mov	sp, r7
 800741e:	bc80      	pop	{r7}
 8007420:	4770      	bx	lr

08007422 <USB_WritePMA>:
  * @param   wPMABufAddr address into PMA.
  * @param   wNBytes no. of bytes to be copied.
  * @retval None
  */
void USB_WritePMA(USB_TypeDef const *USBx, uint8_t *pbUsrBuf, uint16_t wPMABufAddr, uint16_t wNBytes)
{
 8007422:	b480      	push	{r7}
 8007424:	b08b      	sub	sp, #44	@ 0x2c
 8007426:	af00      	add	r7, sp, #0
 8007428:	60f8      	str	r0, [r7, #12]
 800742a:	60b9      	str	r1, [r7, #8]
 800742c:	4611      	mov	r1, r2
 800742e:	461a      	mov	r2, r3
 8007430:	460b      	mov	r3, r1
 8007432:	80fb      	strh	r3, [r7, #6]
 8007434:	4613      	mov	r3, r2
 8007436:	80bb      	strh	r3, [r7, #4]
  uint32_t n = ((uint32_t)wNBytes + 1U) >> 1;
 8007438:	88bb      	ldrh	r3, [r7, #4]
 800743a:	3301      	adds	r3, #1
 800743c:	085b      	lsrs	r3, r3, #1
 800743e:	61bb      	str	r3, [r7, #24]
  uint32_t BaseAddr = (uint32_t)USBx;
 8007440:	68fb      	ldr	r3, [r7, #12]
 8007442:	617b      	str	r3, [r7, #20]
  uint32_t count;
  uint16_t WrVal;
  __IO uint16_t *pdwVal;
  uint8_t *pBuf = pbUsrBuf;
 8007444:	68bb      	ldr	r3, [r7, #8]
 8007446:	61fb      	str	r3, [r7, #28]

  pdwVal = (__IO uint16_t *)(BaseAddr + 0x400U + ((uint32_t)wPMABufAddr * PMA_ACCESS));
 8007448:	88fb      	ldrh	r3, [r7, #6]
 800744a:	005a      	lsls	r2, r3, #1
 800744c:	697b      	ldr	r3, [r7, #20]
 800744e:	4413      	add	r3, r2
 8007450:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8007454:	623b      	str	r3, [r7, #32]

  for (count = n; count != 0U; count--)
 8007456:	69bb      	ldr	r3, [r7, #24]
 8007458:	627b      	str	r3, [r7, #36]	@ 0x24
 800745a:	e01f      	b.n	800749c <USB_WritePMA+0x7a>
  {
    WrVal = pBuf[0];
 800745c:	69fb      	ldr	r3, [r7, #28]
 800745e:	781b      	ldrb	r3, [r3, #0]
 8007460:	827b      	strh	r3, [r7, #18]
    WrVal |= (uint16_t)pBuf[1] << 8;
 8007462:	69fb      	ldr	r3, [r7, #28]
 8007464:	3301      	adds	r3, #1
 8007466:	781b      	ldrb	r3, [r3, #0]
 8007468:	b21b      	sxth	r3, r3
 800746a:	021b      	lsls	r3, r3, #8
 800746c:	b21a      	sxth	r2, r3
 800746e:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 8007472:	4313      	orrs	r3, r2
 8007474:	b21b      	sxth	r3, r3
 8007476:	827b      	strh	r3, [r7, #18]
    *pdwVal = (WrVal & 0xFFFFU);
 8007478:	6a3b      	ldr	r3, [r7, #32]
 800747a:	8a7a      	ldrh	r2, [r7, #18]
 800747c:	801a      	strh	r2, [r3, #0]
    pdwVal++;
 800747e:	6a3b      	ldr	r3, [r7, #32]
 8007480:	3302      	adds	r3, #2
 8007482:	623b      	str	r3, [r7, #32]

#if PMA_ACCESS > 1U
    pdwVal++;
 8007484:	6a3b      	ldr	r3, [r7, #32]
 8007486:	3302      	adds	r3, #2
 8007488:	623b      	str	r3, [r7, #32]
#endif /* PMA_ACCESS */

    pBuf++;
 800748a:	69fb      	ldr	r3, [r7, #28]
 800748c:	3301      	adds	r3, #1
 800748e:	61fb      	str	r3, [r7, #28]
    pBuf++;
 8007490:	69fb      	ldr	r3, [r7, #28]
 8007492:	3301      	adds	r3, #1
 8007494:	61fb      	str	r3, [r7, #28]
  for (count = n; count != 0U; count--)
 8007496:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007498:	3b01      	subs	r3, #1
 800749a:	627b      	str	r3, [r7, #36]	@ 0x24
 800749c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800749e:	2b00      	cmp	r3, #0
 80074a0:	d1dc      	bne.n	800745c <USB_WritePMA+0x3a>
  }
}
 80074a2:	bf00      	nop
 80074a4:	bf00      	nop
 80074a6:	372c      	adds	r7, #44	@ 0x2c
 80074a8:	46bd      	mov	sp, r7
 80074aa:	bc80      	pop	{r7}
 80074ac:	4770      	bx	lr

080074ae <USB_ReadPMA>:
  * @param   wPMABufAddr address into PMA.
  * @param   wNBytes no. of bytes to be copied.
  * @retval None
  */
void USB_ReadPMA(USB_TypeDef const *USBx, uint8_t *pbUsrBuf, uint16_t wPMABufAddr, uint16_t wNBytes)
{
 80074ae:	b480      	push	{r7}
 80074b0:	b08b      	sub	sp, #44	@ 0x2c
 80074b2:	af00      	add	r7, sp, #0
 80074b4:	60f8      	str	r0, [r7, #12]
 80074b6:	60b9      	str	r1, [r7, #8]
 80074b8:	4611      	mov	r1, r2
 80074ba:	461a      	mov	r2, r3
 80074bc:	460b      	mov	r3, r1
 80074be:	80fb      	strh	r3, [r7, #6]
 80074c0:	4613      	mov	r3, r2
 80074c2:	80bb      	strh	r3, [r7, #4]
  uint32_t n = (uint32_t)wNBytes >> 1;
 80074c4:	88bb      	ldrh	r3, [r7, #4]
 80074c6:	085b      	lsrs	r3, r3, #1
 80074c8:	b29b      	uxth	r3, r3
 80074ca:	61bb      	str	r3, [r7, #24]
  uint32_t BaseAddr = (uint32_t)USBx;
 80074cc:	68fb      	ldr	r3, [r7, #12]
 80074ce:	617b      	str	r3, [r7, #20]
  uint32_t count;
  uint32_t RdVal;
  __IO uint16_t *pdwVal;
  uint8_t *pBuf = pbUsrBuf;
 80074d0:	68bb      	ldr	r3, [r7, #8]
 80074d2:	61fb      	str	r3, [r7, #28]

  pdwVal = (__IO uint16_t *)(BaseAddr + 0x400U + ((uint32_t)wPMABufAddr * PMA_ACCESS));
 80074d4:	88fb      	ldrh	r3, [r7, #6]
 80074d6:	005a      	lsls	r2, r3, #1
 80074d8:	697b      	ldr	r3, [r7, #20]
 80074da:	4413      	add	r3, r2
 80074dc:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 80074e0:	623b      	str	r3, [r7, #32]

  for (count = n; count != 0U; count--)
 80074e2:	69bb      	ldr	r3, [r7, #24]
 80074e4:	627b      	str	r3, [r7, #36]	@ 0x24
 80074e6:	e01b      	b.n	8007520 <USB_ReadPMA+0x72>
  {
    RdVal = *(__IO uint16_t *)pdwVal;
 80074e8:	6a3b      	ldr	r3, [r7, #32]
 80074ea:	881b      	ldrh	r3, [r3, #0]
 80074ec:	b29b      	uxth	r3, r3
 80074ee:	613b      	str	r3, [r7, #16]
    pdwVal++;
 80074f0:	6a3b      	ldr	r3, [r7, #32]
 80074f2:	3302      	adds	r3, #2
 80074f4:	623b      	str	r3, [r7, #32]
    *pBuf = (uint8_t)((RdVal >> 0) & 0xFFU);
 80074f6:	693b      	ldr	r3, [r7, #16]
 80074f8:	b2da      	uxtb	r2, r3
 80074fa:	69fb      	ldr	r3, [r7, #28]
 80074fc:	701a      	strb	r2, [r3, #0]
    pBuf++;
 80074fe:	69fb      	ldr	r3, [r7, #28]
 8007500:	3301      	adds	r3, #1
 8007502:	61fb      	str	r3, [r7, #28]
    *pBuf = (uint8_t)((RdVal >> 8) & 0xFFU);
 8007504:	693b      	ldr	r3, [r7, #16]
 8007506:	0a1b      	lsrs	r3, r3, #8
 8007508:	b2da      	uxtb	r2, r3
 800750a:	69fb      	ldr	r3, [r7, #28]
 800750c:	701a      	strb	r2, [r3, #0]
    pBuf++;
 800750e:	69fb      	ldr	r3, [r7, #28]
 8007510:	3301      	adds	r3, #1
 8007512:	61fb      	str	r3, [r7, #28]

#if PMA_ACCESS > 1U
    pdwVal++;
 8007514:	6a3b      	ldr	r3, [r7, #32]
 8007516:	3302      	adds	r3, #2
 8007518:	623b      	str	r3, [r7, #32]
  for (count = n; count != 0U; count--)
 800751a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800751c:	3b01      	subs	r3, #1
 800751e:	627b      	str	r3, [r7, #36]	@ 0x24
 8007520:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007522:	2b00      	cmp	r3, #0
 8007524:	d1e0      	bne.n	80074e8 <USB_ReadPMA+0x3a>
#endif /* PMA_ACCESS */
  }

  if ((wNBytes % 2U) != 0U)
 8007526:	88bb      	ldrh	r3, [r7, #4]
 8007528:	f003 0301 	and.w	r3, r3, #1
 800752c:	b29b      	uxth	r3, r3
 800752e:	2b00      	cmp	r3, #0
 8007530:	d007      	beq.n	8007542 <USB_ReadPMA+0x94>
  {
    RdVal = *pdwVal;
 8007532:	6a3b      	ldr	r3, [r7, #32]
 8007534:	881b      	ldrh	r3, [r3, #0]
 8007536:	b29b      	uxth	r3, r3
 8007538:	613b      	str	r3, [r7, #16]
    *pBuf = (uint8_t)((RdVal >> 0) & 0xFFU);
 800753a:	693b      	ldr	r3, [r7, #16]
 800753c:	b2da      	uxtb	r2, r3
 800753e:	69fb      	ldr	r3, [r7, #28]
 8007540:	701a      	strb	r2, [r3, #0]
  }
}
 8007542:	bf00      	nop
 8007544:	372c      	adds	r7, #44	@ 0x2c
 8007546:	46bd      	mov	sp, r7
 8007548:	bc80      	pop	{r7}
 800754a:	4770      	bx	lr

0800754c <USBD_HID_Init>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t  USBD_HID_Init(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800754c:	b580      	push	{r7, lr}
 800754e:	b082      	sub	sp, #8
 8007550:	af00      	add	r7, sp, #0
 8007552:	6078      	str	r0, [r7, #4]
 8007554:	460b      	mov	r3, r1
 8007556:	70fb      	strb	r3, [r7, #3]
  /* Open EP IN */
  USBD_LL_OpenEP(pdev, HID_EPIN_ADDR, USBD_EP_TYPE_INTR, HID_EPIN_SIZE);
 8007558:	2304      	movs	r3, #4
 800755a:	2203      	movs	r2, #3
 800755c:	2181      	movs	r1, #129	@ 0x81
 800755e:	6878      	ldr	r0, [r7, #4]
 8007560:	f004 fb93 	bl	800bc8a <USBD_LL_OpenEP>
  pdev->ep_in[HID_EPIN_ADDR & 0xFU].is_used = 1U;
 8007564:	687b      	ldr	r3, [r7, #4]
 8007566:	2201      	movs	r2, #1
 8007568:	62da      	str	r2, [r3, #44]	@ 0x2c

  pdev->pClassData = USBD_malloc(sizeof(USBD_HID_HandleTypeDef));
 800756a:	2010      	movs	r0, #16
 800756c:	f004 fca0 	bl	800beb0 <USBD_static_malloc>
 8007570:	4602      	mov	r2, r0
 8007572:	687b      	ldr	r3, [r7, #4]
 8007574:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8

  if (pdev->pClassData == NULL)
 8007578:	687b      	ldr	r3, [r7, #4]
 800757a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800757e:	2b00      	cmp	r3, #0
 8007580:	d101      	bne.n	8007586 <USBD_HID_Init+0x3a>
  {
    return USBD_FAIL;
 8007582:	2302      	movs	r3, #2
 8007584:	e005      	b.n	8007592 <USBD_HID_Init+0x46>
  }

  ((USBD_HID_HandleTypeDef *)pdev->pClassData)->state = HID_IDLE;
 8007586:	687b      	ldr	r3, [r7, #4]
 8007588:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800758c:	2200      	movs	r2, #0
 800758e:	731a      	strb	r2, [r3, #12]

  return USBD_OK;
 8007590:	2300      	movs	r3, #0
}
 8007592:	4618      	mov	r0, r3
 8007594:	3708      	adds	r7, #8
 8007596:	46bd      	mov	sp, r7
 8007598:	bd80      	pop	{r7, pc}

0800759a <USBD_HID_DeInit>:
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t  USBD_HID_DeInit(USBD_HandleTypeDef *pdev,
                                uint8_t cfgidx)
{
 800759a:	b580      	push	{r7, lr}
 800759c:	b082      	sub	sp, #8
 800759e:	af00      	add	r7, sp, #0
 80075a0:	6078      	str	r0, [r7, #4]
 80075a2:	460b      	mov	r3, r1
 80075a4:	70fb      	strb	r3, [r7, #3]
  /* Close HID EPs */
  USBD_LL_CloseEP(pdev, HID_EPIN_ADDR);
 80075a6:	2181      	movs	r1, #129	@ 0x81
 80075a8:	6878      	ldr	r0, [r7, #4]
 80075aa:	f004 fb94 	bl	800bcd6 <USBD_LL_CloseEP>
  pdev->ep_in[HID_EPIN_ADDR & 0xFU].is_used = 0U;
 80075ae:	687b      	ldr	r3, [r7, #4]
 80075b0:	2200      	movs	r2, #0
 80075b2:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* FRee allocated memory */
  if (pdev->pClassData != NULL)
 80075b4:	687b      	ldr	r3, [r7, #4]
 80075b6:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80075ba:	2b00      	cmp	r3, #0
 80075bc:	d009      	beq.n	80075d2 <USBD_HID_DeInit+0x38>
  {
    USBD_free(pdev->pClassData);
 80075be:	687b      	ldr	r3, [r7, #4]
 80075c0:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80075c4:	4618      	mov	r0, r3
 80075c6:	f004 fc7f 	bl	800bec8 <USBD_static_free>
    pdev->pClassData = NULL;
 80075ca:	687b      	ldr	r3, [r7, #4]
 80075cc:	2200      	movs	r2, #0
 80075ce:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8
  }

  return USBD_OK;
 80075d2:	2300      	movs	r3, #0
}
 80075d4:	4618      	mov	r0, r3
 80075d6:	3708      	adds	r7, #8
 80075d8:	46bd      	mov	sp, r7
 80075da:	bd80      	pop	{r7, pc}

080075dc <USBD_HID_Setup>:
  * @param  req: usb requests
  * @retval status
  */
static uint8_t  USBD_HID_Setup(USBD_HandleTypeDef *pdev,
                               USBD_SetupReqTypedef *req)
{
 80075dc:	b580      	push	{r7, lr}
 80075de:	b088      	sub	sp, #32
 80075e0:	af00      	add	r7, sp, #0
 80075e2:	6078      	str	r0, [r7, #4]
 80075e4:	6039      	str	r1, [r7, #0]
  USBD_HID_HandleTypeDef *hhid = (USBD_HID_HandleTypeDef *) pdev->pClassData;
 80075e6:	687b      	ldr	r3, [r7, #4]
 80075e8:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80075ec:	613b      	str	r3, [r7, #16]
  uint16_t len = 0U;
 80075ee:	2300      	movs	r3, #0
 80075f0:	83fb      	strh	r3, [r7, #30]
  uint8_t *pbuf = NULL;
 80075f2:	2300      	movs	r3, #0
 80075f4:	61bb      	str	r3, [r7, #24]
  uint16_t status_info = 0U;
 80075f6:	2300      	movs	r3, #0
 80075f8:	81fb      	strh	r3, [r7, #14]
  USBD_StatusTypeDef ret = USBD_OK;
 80075fa:	2300      	movs	r3, #0
 80075fc:	75fb      	strb	r3, [r7, #23]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 80075fe:	683b      	ldr	r3, [r7, #0]
 8007600:	781b      	ldrb	r3, [r3, #0]
 8007602:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8007606:	2b00      	cmp	r3, #0
 8007608:	d045      	beq.n	8007696 <USBD_HID_Setup+0xba>
 800760a:	2b20      	cmp	r3, #32
 800760c:	f040 80d3 	bne.w	80077b6 <USBD_HID_Setup+0x1da>
  {
    case USB_REQ_TYPE_CLASS :
      switch (req->bRequest)
 8007610:	683b      	ldr	r3, [r7, #0]
 8007612:	785b      	ldrb	r3, [r3, #1]
 8007614:	3b02      	subs	r3, #2
 8007616:	2b09      	cmp	r3, #9
 8007618:	d835      	bhi.n	8007686 <USBD_HID_Setup+0xaa>
 800761a:	a201      	add	r2, pc, #4	@ (adr r2, 8007620 <USBD_HID_Setup+0x44>)
 800761c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007620:	08007677 	.word	0x08007677
 8007624:	08007657 	.word	0x08007657
 8007628:	08007687 	.word	0x08007687
 800762c:	08007687 	.word	0x08007687
 8007630:	08007687 	.word	0x08007687
 8007634:	08007687 	.word	0x08007687
 8007638:	08007687 	.word	0x08007687
 800763c:	08007687 	.word	0x08007687
 8007640:	08007665 	.word	0x08007665
 8007644:	08007649 	.word	0x08007649
      {
        case HID_REQ_SET_PROTOCOL:
          hhid->Protocol = (uint8_t)(req->wValue);
 8007648:	683b      	ldr	r3, [r7, #0]
 800764a:	885b      	ldrh	r3, [r3, #2]
 800764c:	b2db      	uxtb	r3, r3
 800764e:	461a      	mov	r2, r3
 8007650:	693b      	ldr	r3, [r7, #16]
 8007652:	601a      	str	r2, [r3, #0]
          break;
 8007654:	e01e      	b.n	8007694 <USBD_HID_Setup+0xb8>

        case HID_REQ_GET_PROTOCOL:
          USBD_CtlSendData(pdev, (uint8_t *)(void *)&hhid->Protocol, 1U);
 8007656:	693b      	ldr	r3, [r7, #16]
 8007658:	2201      	movs	r2, #1
 800765a:	4619      	mov	r1, r3
 800765c:	6878      	ldr	r0, [r7, #4]
 800765e:	f001 f91f 	bl	80088a0 <USBD_CtlSendData>
          break;
 8007662:	e017      	b.n	8007694 <USBD_HID_Setup+0xb8>

        case HID_REQ_SET_IDLE:
          hhid->IdleState = (uint8_t)(req->wValue >> 8);
 8007664:	683b      	ldr	r3, [r7, #0]
 8007666:	885b      	ldrh	r3, [r3, #2]
 8007668:	0a1b      	lsrs	r3, r3, #8
 800766a:	b29b      	uxth	r3, r3
 800766c:	b2db      	uxtb	r3, r3
 800766e:	461a      	mov	r2, r3
 8007670:	693b      	ldr	r3, [r7, #16]
 8007672:	605a      	str	r2, [r3, #4]
          break;
 8007674:	e00e      	b.n	8007694 <USBD_HID_Setup+0xb8>

        case HID_REQ_GET_IDLE:
          USBD_CtlSendData(pdev, (uint8_t *)(void *)&hhid->IdleState, 1U);
 8007676:	693b      	ldr	r3, [r7, #16]
 8007678:	3304      	adds	r3, #4
 800767a:	2201      	movs	r2, #1
 800767c:	4619      	mov	r1, r3
 800767e:	6878      	ldr	r0, [r7, #4]
 8007680:	f001 f90e 	bl	80088a0 <USBD_CtlSendData>
          break;
 8007684:	e006      	b.n	8007694 <USBD_HID_Setup+0xb8>

        default:
          USBD_CtlError(pdev, req);
 8007686:	6839      	ldr	r1, [r7, #0]
 8007688:	6878      	ldr	r0, [r7, #4]
 800768a:	f001 f89f 	bl	80087cc <USBD_CtlError>
          ret = USBD_FAIL;
 800768e:	2302      	movs	r3, #2
 8007690:	75fb      	strb	r3, [r7, #23]
          break;
 8007692:	bf00      	nop
      }
      break;
 8007694:	e096      	b.n	80077c4 <USBD_HID_Setup+0x1e8>
    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 8007696:	683b      	ldr	r3, [r7, #0]
 8007698:	785b      	ldrb	r3, [r3, #1]
 800769a:	2b0b      	cmp	r3, #11
 800769c:	f200 8083 	bhi.w	80077a6 <USBD_HID_Setup+0x1ca>
 80076a0:	a201      	add	r2, pc, #4	@ (adr r2, 80076a8 <USBD_HID_Setup+0xcc>)
 80076a2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80076a6:	bf00      	nop
 80076a8:	080076d9 	.word	0x080076d9
 80076ac:	080077a7 	.word	0x080077a7
 80076b0:	080077a7 	.word	0x080077a7
 80076b4:	080077a7 	.word	0x080077a7
 80076b8:	080077a7 	.word	0x080077a7
 80076bc:	080077a7 	.word	0x080077a7
 80076c0:	08007701 	.word	0x08007701
 80076c4:	080077a7 	.word	0x080077a7
 80076c8:	080077a7 	.word	0x080077a7
 80076cc:	080077a7 	.word	0x080077a7
 80076d0:	08007759 	.word	0x08007759
 80076d4:	08007781 	.word	0x08007781
      {
        case USB_REQ_GET_STATUS:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80076d8:	687b      	ldr	r3, [r7, #4]
 80076da:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80076de:	2b03      	cmp	r3, #3
 80076e0:	d107      	bne.n	80076f2 <USBD_HID_Setup+0x116>
          {
            USBD_CtlSendData(pdev, (uint8_t *)(void *)&status_info, 2U);
 80076e2:	f107 030e 	add.w	r3, r7, #14
 80076e6:	2202      	movs	r2, #2
 80076e8:	4619      	mov	r1, r3
 80076ea:	6878      	ldr	r0, [r7, #4]
 80076ec:	f001 f8d8 	bl	80088a0 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 80076f0:	e060      	b.n	80077b4 <USBD_HID_Setup+0x1d8>
            USBD_CtlError(pdev, req);
 80076f2:	6839      	ldr	r1, [r7, #0]
 80076f4:	6878      	ldr	r0, [r7, #4]
 80076f6:	f001 f869 	bl	80087cc <USBD_CtlError>
            ret = USBD_FAIL;
 80076fa:	2302      	movs	r3, #2
 80076fc:	75fb      	strb	r3, [r7, #23]
          break;
 80076fe:	e059      	b.n	80077b4 <USBD_HID_Setup+0x1d8>

        case USB_REQ_GET_DESCRIPTOR:
          if (req->wValue >> 8 == HID_REPORT_DESC)
 8007700:	683b      	ldr	r3, [r7, #0]
 8007702:	885b      	ldrh	r3, [r3, #2]
 8007704:	0a1b      	lsrs	r3, r3, #8
 8007706:	b29b      	uxth	r3, r3
 8007708:	2b22      	cmp	r3, #34	@ 0x22
 800770a:	d108      	bne.n	800771e <USBD_HID_Setup+0x142>
          {
            len = MIN(HID_MOUSE_REPORT_DESC_SIZE, req->wLength);
 800770c:	683b      	ldr	r3, [r7, #0]
 800770e:	88db      	ldrh	r3, [r3, #6]
 8007710:	2b4a      	cmp	r3, #74	@ 0x4a
 8007712:	bf28      	it	cs
 8007714:	234a      	movcs	r3, #74	@ 0x4a
 8007716:	83fb      	strh	r3, [r7, #30]
            pbuf = HID_MOUSE_ReportDesc;
 8007718:	4b2d      	ldr	r3, [pc, #180]	@ (80077d0 <USBD_HID_Setup+0x1f4>)
 800771a:	61bb      	str	r3, [r7, #24]
 800771c:	e015      	b.n	800774a <USBD_HID_Setup+0x16e>
          }
          else if (req->wValue >> 8 == HID_DESCRIPTOR_TYPE)
 800771e:	683b      	ldr	r3, [r7, #0]
 8007720:	885b      	ldrh	r3, [r3, #2]
 8007722:	0a1b      	lsrs	r3, r3, #8
 8007724:	b29b      	uxth	r3, r3
 8007726:	2b21      	cmp	r3, #33	@ 0x21
 8007728:	d108      	bne.n	800773c <USBD_HID_Setup+0x160>
          {
            pbuf = USBD_HID_Desc;
 800772a:	4b2a      	ldr	r3, [pc, #168]	@ (80077d4 <USBD_HID_Setup+0x1f8>)
 800772c:	61bb      	str	r3, [r7, #24]
            len = MIN(USB_HID_DESC_SIZ, req->wLength);
 800772e:	683b      	ldr	r3, [r7, #0]
 8007730:	88db      	ldrh	r3, [r3, #6]
 8007732:	2b09      	cmp	r3, #9
 8007734:	bf28      	it	cs
 8007736:	2309      	movcs	r3, #9
 8007738:	83fb      	strh	r3, [r7, #30]
 800773a:	e006      	b.n	800774a <USBD_HID_Setup+0x16e>
          }
          else
          {
            USBD_CtlError(pdev, req);
 800773c:	6839      	ldr	r1, [r7, #0]
 800773e:	6878      	ldr	r0, [r7, #4]
 8007740:	f001 f844 	bl	80087cc <USBD_CtlError>
            ret = USBD_FAIL;
 8007744:	2302      	movs	r3, #2
 8007746:	75fb      	strb	r3, [r7, #23]
            break;
 8007748:	e034      	b.n	80077b4 <USBD_HID_Setup+0x1d8>
          }
          USBD_CtlSendData(pdev, pbuf, len);
 800774a:	8bfb      	ldrh	r3, [r7, #30]
 800774c:	461a      	mov	r2, r3
 800774e:	69b9      	ldr	r1, [r7, #24]
 8007750:	6878      	ldr	r0, [r7, #4]
 8007752:	f001 f8a5 	bl	80088a0 <USBD_CtlSendData>
          break;
 8007756:	e02d      	b.n	80077b4 <USBD_HID_Setup+0x1d8>

        case USB_REQ_GET_INTERFACE :
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8007758:	687b      	ldr	r3, [r7, #4]
 800775a:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800775e:	2b03      	cmp	r3, #3
 8007760:	d107      	bne.n	8007772 <USBD_HID_Setup+0x196>
          {
            USBD_CtlSendData(pdev, (uint8_t *)(void *)&hhid->AltSetting, 1U);
 8007762:	693b      	ldr	r3, [r7, #16]
 8007764:	3308      	adds	r3, #8
 8007766:	2201      	movs	r2, #1
 8007768:	4619      	mov	r1, r3
 800776a:	6878      	ldr	r0, [r7, #4]
 800776c:	f001 f898 	bl	80088a0 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 8007770:	e020      	b.n	80077b4 <USBD_HID_Setup+0x1d8>
            USBD_CtlError(pdev, req);
 8007772:	6839      	ldr	r1, [r7, #0]
 8007774:	6878      	ldr	r0, [r7, #4]
 8007776:	f001 f829 	bl	80087cc <USBD_CtlError>
            ret = USBD_FAIL;
 800777a:	2302      	movs	r3, #2
 800777c:	75fb      	strb	r3, [r7, #23]
          break;
 800777e:	e019      	b.n	80077b4 <USBD_HID_Setup+0x1d8>

        case USB_REQ_SET_INTERFACE :
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8007780:	687b      	ldr	r3, [r7, #4]
 8007782:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8007786:	2b03      	cmp	r3, #3
 8007788:	d106      	bne.n	8007798 <USBD_HID_Setup+0x1bc>
          {
            hhid->AltSetting = (uint8_t)(req->wValue);
 800778a:	683b      	ldr	r3, [r7, #0]
 800778c:	885b      	ldrh	r3, [r3, #2]
 800778e:	b2db      	uxtb	r3, r3
 8007790:	461a      	mov	r2, r3
 8007792:	693b      	ldr	r3, [r7, #16]
 8007794:	609a      	str	r2, [r3, #8]
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 8007796:	e00d      	b.n	80077b4 <USBD_HID_Setup+0x1d8>
            USBD_CtlError(pdev, req);
 8007798:	6839      	ldr	r1, [r7, #0]
 800779a:	6878      	ldr	r0, [r7, #4]
 800779c:	f001 f816 	bl	80087cc <USBD_CtlError>
            ret = USBD_FAIL;
 80077a0:	2302      	movs	r3, #2
 80077a2:	75fb      	strb	r3, [r7, #23]
          break;
 80077a4:	e006      	b.n	80077b4 <USBD_HID_Setup+0x1d8>

        default:
          USBD_CtlError(pdev, req);
 80077a6:	6839      	ldr	r1, [r7, #0]
 80077a8:	6878      	ldr	r0, [r7, #4]
 80077aa:	f001 f80f 	bl	80087cc <USBD_CtlError>
          ret = USBD_FAIL;
 80077ae:	2302      	movs	r3, #2
 80077b0:	75fb      	strb	r3, [r7, #23]
          break;
 80077b2:	bf00      	nop
      }
      break;
 80077b4:	e006      	b.n	80077c4 <USBD_HID_Setup+0x1e8>

    default:
      USBD_CtlError(pdev, req);
 80077b6:	6839      	ldr	r1, [r7, #0]
 80077b8:	6878      	ldr	r0, [r7, #4]
 80077ba:	f001 f807 	bl	80087cc <USBD_CtlError>
      ret = USBD_FAIL;
 80077be:	2302      	movs	r3, #2
 80077c0:	75fb      	strb	r3, [r7, #23]
      break;
 80077c2:	bf00      	nop
  }

  return ret;
 80077c4:	7dfb      	ldrb	r3, [r7, #23]
}
 80077c6:	4618      	mov	r0, r3
 80077c8:	3720      	adds	r7, #32
 80077ca:	46bd      	mov	sp, r7
 80077cc:	bd80      	pop	{r7, pc}
 80077ce:	bf00      	nop
 80077d0:	200000c8 	.word	0x200000c8
 80077d4:	200000b0 	.word	0x200000b0

080077d8 <USBD_HID_GetFSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t  *USBD_HID_GetFSCfgDesc(uint16_t *length)
{
 80077d8:	b480      	push	{r7}
 80077da:	b083      	sub	sp, #12
 80077dc:	af00      	add	r7, sp, #0
 80077de:	6078      	str	r0, [r7, #4]
  *length = sizeof(USBD_HID_CfgFSDesc);
 80077e0:	687b      	ldr	r3, [r7, #4]
 80077e2:	2222      	movs	r2, #34	@ 0x22
 80077e4:	801a      	strh	r2, [r3, #0]
  return USBD_HID_CfgFSDesc;
 80077e6:	4b03      	ldr	r3, [pc, #12]	@ (80077f4 <USBD_HID_GetFSCfgDesc+0x1c>)
}
 80077e8:	4618      	mov	r0, r3
 80077ea:	370c      	adds	r7, #12
 80077ec:	46bd      	mov	sp, r7
 80077ee:	bc80      	pop	{r7}
 80077f0:	4770      	bx	lr
 80077f2:	bf00      	nop
 80077f4:	20000044 	.word	0x20000044

080077f8 <USBD_HID_GetHSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t  *USBD_HID_GetHSCfgDesc(uint16_t *length)
{
 80077f8:	b480      	push	{r7}
 80077fa:	b083      	sub	sp, #12
 80077fc:	af00      	add	r7, sp, #0
 80077fe:	6078      	str	r0, [r7, #4]
  *length = sizeof(USBD_HID_CfgHSDesc);
 8007800:	687b      	ldr	r3, [r7, #4]
 8007802:	2222      	movs	r2, #34	@ 0x22
 8007804:	801a      	strh	r2, [r3, #0]
  return USBD_HID_CfgHSDesc;
 8007806:	4b03      	ldr	r3, [pc, #12]	@ (8007814 <USBD_HID_GetHSCfgDesc+0x1c>)
}
 8007808:	4618      	mov	r0, r3
 800780a:	370c      	adds	r7, #12
 800780c:	46bd      	mov	sp, r7
 800780e:	bc80      	pop	{r7}
 8007810:	4770      	bx	lr
 8007812:	bf00      	nop
 8007814:	20000068 	.word	0x20000068

08007818 <USBD_HID_GetOtherSpeedCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t  *USBD_HID_GetOtherSpeedCfgDesc(uint16_t *length)
{
 8007818:	b480      	push	{r7}
 800781a:	b083      	sub	sp, #12
 800781c:	af00      	add	r7, sp, #0
 800781e:	6078      	str	r0, [r7, #4]
  *length = sizeof(USBD_HID_OtherSpeedCfgDesc);
 8007820:	687b      	ldr	r3, [r7, #4]
 8007822:	2222      	movs	r2, #34	@ 0x22
 8007824:	801a      	strh	r2, [r3, #0]
  return USBD_HID_OtherSpeedCfgDesc;
 8007826:	4b03      	ldr	r3, [pc, #12]	@ (8007834 <USBD_HID_GetOtherSpeedCfgDesc+0x1c>)
}
 8007828:	4618      	mov	r0, r3
 800782a:	370c      	adds	r7, #12
 800782c:	46bd      	mov	sp, r7
 800782e:	bc80      	pop	{r7}
 8007830:	4770      	bx	lr
 8007832:	bf00      	nop
 8007834:	2000008c 	.word	0x2000008c

08007838 <USBD_HID_DataIn>:
  * @param  epnum: endpoint index
  * @retval status
  */
static uint8_t  USBD_HID_DataIn(USBD_HandleTypeDef *pdev,
                                uint8_t epnum)
{
 8007838:	b480      	push	{r7}
 800783a:	b083      	sub	sp, #12
 800783c:	af00      	add	r7, sp, #0
 800783e:	6078      	str	r0, [r7, #4]
 8007840:	460b      	mov	r3, r1
 8007842:	70fb      	strb	r3, [r7, #3]

  /* Ensure that the FIFO is empty before a new transfer, this condition could
  be caused by  a new transfer before the end of the previous transfer */
  ((USBD_HID_HandleTypeDef *)pdev->pClassData)->state = HID_IDLE;
 8007844:	687b      	ldr	r3, [r7, #4]
 8007846:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800784a:	2200      	movs	r2, #0
 800784c:	731a      	strb	r2, [r3, #12]
  return USBD_OK;
 800784e:	2300      	movs	r3, #0
}
 8007850:	4618      	mov	r0, r3
 8007852:	370c      	adds	r7, #12
 8007854:	46bd      	mov	sp, r7
 8007856:	bc80      	pop	{r7}
 8007858:	4770      	bx	lr
	...

0800785c <USBD_HID_GetDeviceQualifierDesc>:
*         return Device Qualifier descriptor
* @param  length : pointer data length
* @retval pointer to descriptor buffer
*/
static uint8_t  *USBD_HID_GetDeviceQualifierDesc(uint16_t *length)
{
 800785c:	b480      	push	{r7}
 800785e:	b083      	sub	sp, #12
 8007860:	af00      	add	r7, sp, #0
 8007862:	6078      	str	r0, [r7, #4]
  *length = sizeof(USBD_HID_DeviceQualifierDesc);
 8007864:	687b      	ldr	r3, [r7, #4]
 8007866:	220a      	movs	r2, #10
 8007868:	801a      	strh	r2, [r3, #0]
  return USBD_HID_DeviceQualifierDesc;
 800786a:	4b03      	ldr	r3, [pc, #12]	@ (8007878 <USBD_HID_GetDeviceQualifierDesc+0x1c>)
}
 800786c:	4618      	mov	r0, r3
 800786e:	370c      	adds	r7, #12
 8007870:	46bd      	mov	sp, r7
 8007872:	bc80      	pop	{r7}
 8007874:	4770      	bx	lr
 8007876:	bf00      	nop
 8007878:	200000bc 	.word	0x200000bc

0800787c <USBD_Init>:
* @param  id: Low level core index
* @retval None
*/
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev,
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 800787c:	b580      	push	{r7, lr}
 800787e:	b084      	sub	sp, #16
 8007880:	af00      	add	r7, sp, #0
 8007882:	60f8      	str	r0, [r7, #12]
 8007884:	60b9      	str	r1, [r7, #8]
 8007886:	4613      	mov	r3, r2
 8007888:	71fb      	strb	r3, [r7, #7]
  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 800788a:	68fb      	ldr	r3, [r7, #12]
 800788c:	2b00      	cmp	r3, #0
 800788e:	d101      	bne.n	8007894 <USBD_Init+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Device handle");
#endif
    return USBD_FAIL;
 8007890:	2302      	movs	r3, #2
 8007892:	e01a      	b.n	80078ca <USBD_Init+0x4e>
  }

  /* Unlink previous class*/
  if (pdev->pClass != NULL)
 8007894:	68fb      	ldr	r3, [r7, #12]
 8007896:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800789a:	2b00      	cmp	r3, #0
 800789c:	d003      	beq.n	80078a6 <USBD_Init+0x2a>
  {
    pdev->pClass = NULL;
 800789e:	68fb      	ldr	r3, [r7, #12]
 80078a0:	2200      	movs	r2, #0
 80078a2:	f8c3 22b4 	str.w	r2, [r3, #692]	@ 0x2b4
  }

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 80078a6:	68bb      	ldr	r3, [r7, #8]
 80078a8:	2b00      	cmp	r3, #0
 80078aa:	d003      	beq.n	80078b4 <USBD_Init+0x38>
  {
    pdev->pDesc = pdesc;
 80078ac:	68fb      	ldr	r3, [r7, #12]
 80078ae:	68ba      	ldr	r2, [r7, #8]
 80078b0:	f8c3 22b0 	str.w	r2, [r3, #688]	@ 0x2b0
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 80078b4:	68fb      	ldr	r3, [r7, #12]
 80078b6:	2201      	movs	r2, #1
 80078b8:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->id = id;
 80078bc:	68fb      	ldr	r3, [r7, #12]
 80078be:	79fa      	ldrb	r2, [r7, #7]
 80078c0:	701a      	strb	r2, [r3, #0]
  /* Initialize low level driver */
  USBD_LL_Init(pdev);
 80078c2:	68f8      	ldr	r0, [r7, #12]
 80078c4:	f004 f97e 	bl	800bbc4 <USBD_LL_Init>

  return USBD_OK;
 80078c8:	2300      	movs	r3, #0
}
 80078ca:	4618      	mov	r0, r3
 80078cc:	3710      	adds	r7, #16
 80078ce:	46bd      	mov	sp, r7
 80078d0:	bd80      	pop	{r7, pc}

080078d2 <USBD_RegisterClass>:
  * @param  pDevice : Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef  USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 80078d2:	b480      	push	{r7}
 80078d4:	b085      	sub	sp, #20
 80078d6:	af00      	add	r7, sp, #0
 80078d8:	6078      	str	r0, [r7, #4]
 80078da:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef status = USBD_OK;
 80078dc:	2300      	movs	r3, #0
 80078de:	73fb      	strb	r3, [r7, #15]
  if (pclass != NULL)
 80078e0:	683b      	ldr	r3, [r7, #0]
 80078e2:	2b00      	cmp	r3, #0
 80078e4:	d006      	beq.n	80078f4 <USBD_RegisterClass+0x22>
  {
    /* link the class to the USB Device handle */
    pdev->pClass = pclass;
 80078e6:	687b      	ldr	r3, [r7, #4]
 80078e8:	683a      	ldr	r2, [r7, #0]
 80078ea:	f8c3 22b4 	str.w	r2, [r3, #692]	@ 0x2b4
    status = USBD_OK;
 80078ee:	2300      	movs	r3, #0
 80078f0:	73fb      	strb	r3, [r7, #15]
 80078f2:	e001      	b.n	80078f8 <USBD_RegisterClass+0x26>
  else
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Class handle");
#endif
    status = USBD_FAIL;
 80078f4:	2302      	movs	r3, #2
 80078f6:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 80078f8:	7bfb      	ldrb	r3, [r7, #15]
}
 80078fa:	4618      	mov	r0, r3
 80078fc:	3714      	adds	r7, #20
 80078fe:	46bd      	mov	sp, r7
 8007900:	bc80      	pop	{r7}
 8007902:	4770      	bx	lr

08007904 <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef  USBD_Start(USBD_HandleTypeDef *pdev)
{
 8007904:	b580      	push	{r7, lr}
 8007906:	b082      	sub	sp, #8
 8007908:	af00      	add	r7, sp, #0
 800790a:	6078      	str	r0, [r7, #4]
  /* Start the low level driver  */
  USBD_LL_Start(pdev);
 800790c:	6878      	ldr	r0, [r7, #4]
 800790e:	f004 f9a1 	bl	800bc54 <USBD_LL_Start>

  return USBD_OK;
 8007912:	2300      	movs	r3, #0
}
 8007914:	4618      	mov	r0, r3
 8007916:	3708      	adds	r7, #8
 8007918:	46bd      	mov	sp, r7
 800791a:	bd80      	pop	{r7, pc}

0800791c <USBD_RunTestMode>:
*         Launch test mode process
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef  USBD_RunTestMode(USBD_HandleTypeDef  *pdev)
{
 800791c:	b480      	push	{r7}
 800791e:	b083      	sub	sp, #12
 8007920:	af00      	add	r7, sp, #0
 8007922:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 8007924:	2300      	movs	r3, #0
}
 8007926:	4618      	mov	r0, r3
 8007928:	370c      	adds	r7, #12
 800792a:	46bd      	mov	sp, r7
 800792c:	bc80      	pop	{r7}
 800792e:	4770      	bx	lr

08007930 <USBD_SetClassConfig>:
* @param  cfgidx: configuration index
* @retval status
*/

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef  *pdev, uint8_t cfgidx)
{
 8007930:	b580      	push	{r7, lr}
 8007932:	b084      	sub	sp, #16
 8007934:	af00      	add	r7, sp, #0
 8007936:	6078      	str	r0, [r7, #4]
 8007938:	460b      	mov	r3, r1
 800793a:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_FAIL;
 800793c:	2302      	movs	r3, #2
 800793e:	73fb      	strb	r3, [r7, #15]

  if (pdev->pClass != NULL)
 8007940:	687b      	ldr	r3, [r7, #4]
 8007942:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8007946:	2b00      	cmp	r3, #0
 8007948:	d00c      	beq.n	8007964 <USBD_SetClassConfig+0x34>
  {
    /* Set configuration  and Start the Class*/
    if (pdev->pClass->Init(pdev, cfgidx) == 0U)
 800794a:	687b      	ldr	r3, [r7, #4]
 800794c:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8007950:	681b      	ldr	r3, [r3, #0]
 8007952:	78fa      	ldrb	r2, [r7, #3]
 8007954:	4611      	mov	r1, r2
 8007956:	6878      	ldr	r0, [r7, #4]
 8007958:	4798      	blx	r3
 800795a:	4603      	mov	r3, r0
 800795c:	2b00      	cmp	r3, #0
 800795e:	d101      	bne.n	8007964 <USBD_SetClassConfig+0x34>
    {
      ret = USBD_OK;
 8007960:	2300      	movs	r3, #0
 8007962:	73fb      	strb	r3, [r7, #15]
    }
  }

  return ret;
 8007964:	7bfb      	ldrb	r3, [r7, #15]
}
 8007966:	4618      	mov	r0, r3
 8007968:	3710      	adds	r7, #16
 800796a:	46bd      	mov	sp, r7
 800796c:	bd80      	pop	{r7, pc}

0800796e <USBD_ClrClassConfig>:
* @param  pdev: device instance
* @param  cfgidx: configuration index
* @retval status: USBD_StatusTypeDef
*/
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef  *pdev, uint8_t cfgidx)
{
 800796e:	b580      	push	{r7, lr}
 8007970:	b082      	sub	sp, #8
 8007972:	af00      	add	r7, sp, #0
 8007974:	6078      	str	r0, [r7, #4]
 8007976:	460b      	mov	r3, r1
 8007978:	70fb      	strb	r3, [r7, #3]
  /* Clear configuration  and De-initialize the Class process*/
  pdev->pClass->DeInit(pdev, cfgidx);
 800797a:	687b      	ldr	r3, [r7, #4]
 800797c:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8007980:	685b      	ldr	r3, [r3, #4]
 8007982:	78fa      	ldrb	r2, [r7, #3]
 8007984:	4611      	mov	r1, r2
 8007986:	6878      	ldr	r0, [r7, #4]
 8007988:	4798      	blx	r3

  return USBD_OK;
 800798a:	2300      	movs	r3, #0
}
 800798c:	4618      	mov	r0, r3
 800798e:	3708      	adds	r7, #8
 8007990:	46bd      	mov	sp, r7
 8007992:	bd80      	pop	{r7, pc}

08007994 <USBD_LL_SetupStage>:
*         Handle the setup stage
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 8007994:	b580      	push	{r7, lr}
 8007996:	b082      	sub	sp, #8
 8007998:	af00      	add	r7, sp, #0
 800799a:	6078      	str	r0, [r7, #4]
 800799c:	6039      	str	r1, [r7, #0]
  USBD_ParseSetupRequest(&pdev->request, psetup);
 800799e:	687b      	ldr	r3, [r7, #4]
 80079a0:	f503 732a 	add.w	r3, r3, #680	@ 0x2a8
 80079a4:	6839      	ldr	r1, [r7, #0]
 80079a6:	4618      	mov	r0, r3
 80079a8:	f000 fed7 	bl	800875a <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 80079ac:	687b      	ldr	r3, [r7, #4]
 80079ae:	2201      	movs	r2, #1
 80079b0:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  pdev->ep0_data_len = pdev->request.wLength;
 80079b4:	687b      	ldr	r3, [r7, #4]
 80079b6:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	@ 0x2ae
 80079ba:	461a      	mov	r2, r3
 80079bc:	687b      	ldr	r3, [r7, #4]
 80079be:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

  switch (pdev->request.bmRequest & 0x1FU)
 80079c2:	687b      	ldr	r3, [r7, #4]
 80079c4:	f893 32a8 	ldrb.w	r3, [r3, #680]	@ 0x2a8
 80079c8:	f003 031f 	and.w	r3, r3, #31
 80079cc:	2b02      	cmp	r3, #2
 80079ce:	d016      	beq.n	80079fe <USBD_LL_SetupStage+0x6a>
 80079d0:	2b02      	cmp	r3, #2
 80079d2:	d81c      	bhi.n	8007a0e <USBD_LL_SetupStage+0x7a>
 80079d4:	2b00      	cmp	r3, #0
 80079d6:	d002      	beq.n	80079de <USBD_LL_SetupStage+0x4a>
 80079d8:	2b01      	cmp	r3, #1
 80079da:	d008      	beq.n	80079ee <USBD_LL_SetupStage+0x5a>
 80079dc:	e017      	b.n	8007a0e <USBD_LL_SetupStage+0x7a>
  {
    case USB_REQ_RECIPIENT_DEVICE:
      USBD_StdDevReq(pdev, &pdev->request);
 80079de:	687b      	ldr	r3, [r7, #4]
 80079e0:	f503 732a 	add.w	r3, r3, #680	@ 0x2a8
 80079e4:	4619      	mov	r1, r3
 80079e6:	6878      	ldr	r0, [r7, #4]
 80079e8:	f000 f9ca 	bl	8007d80 <USBD_StdDevReq>
      break;
 80079ec:	e01a      	b.n	8007a24 <USBD_LL_SetupStage+0x90>

    case USB_REQ_RECIPIENT_INTERFACE:
      USBD_StdItfReq(pdev, &pdev->request);
 80079ee:	687b      	ldr	r3, [r7, #4]
 80079f0:	f503 732a 	add.w	r3, r3, #680	@ 0x2a8
 80079f4:	4619      	mov	r1, r3
 80079f6:	6878      	ldr	r0, [r7, #4]
 80079f8:	f000 fa2c 	bl	8007e54 <USBD_StdItfReq>
      break;
 80079fc:	e012      	b.n	8007a24 <USBD_LL_SetupStage+0x90>

    case USB_REQ_RECIPIENT_ENDPOINT:
      USBD_StdEPReq(pdev, &pdev->request);
 80079fe:	687b      	ldr	r3, [r7, #4]
 8007a00:	f503 732a 	add.w	r3, r3, #680	@ 0x2a8
 8007a04:	4619      	mov	r1, r3
 8007a06:	6878      	ldr	r0, [r7, #4]
 8007a08:	f000 fa6c 	bl	8007ee4 <USBD_StdEPReq>
      break;
 8007a0c:	e00a      	b.n	8007a24 <USBD_LL_SetupStage+0x90>

    default:
      USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 8007a0e:	687b      	ldr	r3, [r7, #4]
 8007a10:	f893 32a8 	ldrb.w	r3, [r3, #680]	@ 0x2a8
 8007a14:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 8007a18:	b2db      	uxtb	r3, r3
 8007a1a:	4619      	mov	r1, r3
 8007a1c:	6878      	ldr	r0, [r7, #4]
 8007a1e:	f004 f979 	bl	800bd14 <USBD_LL_StallEP>
      break;
 8007a22:	bf00      	nop
  }

  return USBD_OK;
 8007a24:	2300      	movs	r3, #0
}
 8007a26:	4618      	mov	r0, r3
 8007a28:	3708      	adds	r7, #8
 8007a2a:	46bd      	mov	sp, r7
 8007a2c:	bd80      	pop	{r7, pc}

08007a2e <USBD_LL_DataOutStage>:
* @param  epnum: endpoint index
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 8007a2e:	b580      	push	{r7, lr}
 8007a30:	b086      	sub	sp, #24
 8007a32:	af00      	add	r7, sp, #0
 8007a34:	60f8      	str	r0, [r7, #12]
 8007a36:	460b      	mov	r3, r1
 8007a38:	607a      	str	r2, [r7, #4]
 8007a3a:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;

  if (epnum == 0U)
 8007a3c:	7afb      	ldrb	r3, [r7, #11]
 8007a3e:	2b00      	cmp	r3, #0
 8007a40:	d14b      	bne.n	8007ada <USBD_LL_DataOutStage+0xac>
  {
    pep = &pdev->ep_out[0];
 8007a42:	68fb      	ldr	r3, [r7, #12]
 8007a44:	f503 73aa 	add.w	r3, r3, #340	@ 0x154
 8007a48:	617b      	str	r3, [r7, #20]

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 8007a4a:	68fb      	ldr	r3, [r7, #12]
 8007a4c:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 8007a50:	2b03      	cmp	r3, #3
 8007a52:	d134      	bne.n	8007abe <USBD_LL_DataOutStage+0x90>
    {
      if (pep->rem_length > pep->maxpacket)
 8007a54:	697b      	ldr	r3, [r7, #20]
 8007a56:	68da      	ldr	r2, [r3, #12]
 8007a58:	697b      	ldr	r3, [r7, #20]
 8007a5a:	691b      	ldr	r3, [r3, #16]
 8007a5c:	429a      	cmp	r2, r3
 8007a5e:	d919      	bls.n	8007a94 <USBD_LL_DataOutStage+0x66>
      {
        pep->rem_length -= pep->maxpacket;
 8007a60:	697b      	ldr	r3, [r7, #20]
 8007a62:	68da      	ldr	r2, [r3, #12]
 8007a64:	697b      	ldr	r3, [r7, #20]
 8007a66:	691b      	ldr	r3, [r3, #16]
 8007a68:	1ad2      	subs	r2, r2, r3
 8007a6a:	697b      	ldr	r3, [r7, #20]
 8007a6c:	60da      	str	r2, [r3, #12]

        USBD_CtlContinueRx(pdev, pdata,
                           (uint16_t)MIN(pep->rem_length, pep->maxpacket));
 8007a6e:	697b      	ldr	r3, [r7, #20]
 8007a70:	68da      	ldr	r2, [r3, #12]
 8007a72:	697b      	ldr	r3, [r7, #20]
 8007a74:	691b      	ldr	r3, [r3, #16]
        USBD_CtlContinueRx(pdev, pdata,
 8007a76:	429a      	cmp	r2, r3
 8007a78:	d203      	bcs.n	8007a82 <USBD_LL_DataOutStage+0x54>
                           (uint16_t)MIN(pep->rem_length, pep->maxpacket));
 8007a7a:	697b      	ldr	r3, [r7, #20]
 8007a7c:	68db      	ldr	r3, [r3, #12]
        USBD_CtlContinueRx(pdev, pdata,
 8007a7e:	b29b      	uxth	r3, r3
 8007a80:	e002      	b.n	8007a88 <USBD_LL_DataOutStage+0x5a>
                           (uint16_t)MIN(pep->rem_length, pep->maxpacket));
 8007a82:	697b      	ldr	r3, [r7, #20]
 8007a84:	691b      	ldr	r3, [r3, #16]
        USBD_CtlContinueRx(pdev, pdata,
 8007a86:	b29b      	uxth	r3, r3
 8007a88:	461a      	mov	r2, r3
 8007a8a:	6879      	ldr	r1, [r7, #4]
 8007a8c:	68f8      	ldr	r0, [r7, #12]
 8007a8e:	f000 ff35 	bl	80088fc <USBD_CtlContinueRx>
 8007a92:	e038      	b.n	8007b06 <USBD_LL_DataOutStage+0xd8>
      }
      else
      {
        if ((pdev->pClass->EP0_RxReady != NULL) &&
 8007a94:	68fb      	ldr	r3, [r7, #12]
 8007a96:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8007a9a:	691b      	ldr	r3, [r3, #16]
 8007a9c:	2b00      	cmp	r3, #0
 8007a9e:	d00a      	beq.n	8007ab6 <USBD_LL_DataOutStage+0x88>
            (pdev->dev_state == USBD_STATE_CONFIGURED))
 8007aa0:	68fb      	ldr	r3, [r7, #12]
 8007aa2:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
        if ((pdev->pClass->EP0_RxReady != NULL) &&
 8007aa6:	2b03      	cmp	r3, #3
 8007aa8:	d105      	bne.n	8007ab6 <USBD_LL_DataOutStage+0x88>
        {
          pdev->pClass->EP0_RxReady(pdev);
 8007aaa:	68fb      	ldr	r3, [r7, #12]
 8007aac:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8007ab0:	691b      	ldr	r3, [r3, #16]
 8007ab2:	68f8      	ldr	r0, [r7, #12]
 8007ab4:	4798      	blx	r3
        }
        USBD_CtlSendStatus(pdev);
 8007ab6:	68f8      	ldr	r0, [r7, #12]
 8007ab8:	f000 ff32 	bl	8008920 <USBD_CtlSendStatus>
 8007abc:	e023      	b.n	8007b06 <USBD_LL_DataOutStage+0xd8>
      }
    }
    else
    {
      if (pdev->ep0_state == USBD_EP0_STATUS_OUT)
 8007abe:	68fb      	ldr	r3, [r7, #12]
 8007ac0:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 8007ac4:	2b05      	cmp	r3, #5
 8007ac6:	d11e      	bne.n	8007b06 <USBD_LL_DataOutStage+0xd8>
      {
        /*
         * STATUS PHASE completed, update ep0_state to idle
         */
        pdev->ep0_state = USBD_EP0_IDLE;
 8007ac8:	68fb      	ldr	r3, [r7, #12]
 8007aca:	2200      	movs	r2, #0
 8007acc:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
        USBD_LL_StallEP(pdev, 0U);
 8007ad0:	2100      	movs	r1, #0
 8007ad2:	68f8      	ldr	r0, [r7, #12]
 8007ad4:	f004 f91e 	bl	800bd14 <USBD_LL_StallEP>
 8007ad8:	e015      	b.n	8007b06 <USBD_LL_DataOutStage+0xd8>
      }
    }
  }
  else if ((pdev->pClass->DataOut != NULL) &&
 8007ada:	68fb      	ldr	r3, [r7, #12]
 8007adc:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8007ae0:	699b      	ldr	r3, [r3, #24]
 8007ae2:	2b00      	cmp	r3, #0
 8007ae4:	d00d      	beq.n	8007b02 <USBD_LL_DataOutStage+0xd4>
           (pdev->dev_state == USBD_STATE_CONFIGURED))
 8007ae6:	68fb      	ldr	r3, [r7, #12]
 8007ae8:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
  else if ((pdev->pClass->DataOut != NULL) &&
 8007aec:	2b03      	cmp	r3, #3
 8007aee:	d108      	bne.n	8007b02 <USBD_LL_DataOutStage+0xd4>
  {
    pdev->pClass->DataOut(pdev, epnum);
 8007af0:	68fb      	ldr	r3, [r7, #12]
 8007af2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8007af6:	699b      	ldr	r3, [r3, #24]
 8007af8:	7afa      	ldrb	r2, [r7, #11]
 8007afa:	4611      	mov	r1, r2
 8007afc:	68f8      	ldr	r0, [r7, #12]
 8007afe:	4798      	blx	r3
 8007b00:	e001      	b.n	8007b06 <USBD_LL_DataOutStage+0xd8>
  }
  else
  {
    /* should never be in this condition */
    return USBD_FAIL;
 8007b02:	2302      	movs	r3, #2
 8007b04:	e000      	b.n	8007b08 <USBD_LL_DataOutStage+0xda>
  }

  return USBD_OK;
 8007b06:	2300      	movs	r3, #0
}
 8007b08:	4618      	mov	r0, r3
 8007b0a:	3718      	adds	r7, #24
 8007b0c:	46bd      	mov	sp, r7
 8007b0e:	bd80      	pop	{r7, pc}

08007b10 <USBD_LL_DataInStage>:
* @param  epnum: endpoint index
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 8007b10:	b580      	push	{r7, lr}
 8007b12:	b086      	sub	sp, #24
 8007b14:	af00      	add	r7, sp, #0
 8007b16:	60f8      	str	r0, [r7, #12]
 8007b18:	460b      	mov	r3, r1
 8007b1a:	607a      	str	r2, [r7, #4]
 8007b1c:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;

  if (epnum == 0U)
 8007b1e:	7afb      	ldrb	r3, [r7, #11]
 8007b20:	2b00      	cmp	r3, #0
 8007b22:	d17f      	bne.n	8007c24 <USBD_LL_DataInStage+0x114>
  {
    pep = &pdev->ep_in[0];
 8007b24:	68fb      	ldr	r3, [r7, #12]
 8007b26:	3314      	adds	r3, #20
 8007b28:	617b      	str	r3, [r7, #20]

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 8007b2a:	68fb      	ldr	r3, [r7, #12]
 8007b2c:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 8007b30:	2b02      	cmp	r3, #2
 8007b32:	d15c      	bne.n	8007bee <USBD_LL_DataInStage+0xde>
    {
      if (pep->rem_length > pep->maxpacket)
 8007b34:	697b      	ldr	r3, [r7, #20]
 8007b36:	68da      	ldr	r2, [r3, #12]
 8007b38:	697b      	ldr	r3, [r7, #20]
 8007b3a:	691b      	ldr	r3, [r3, #16]
 8007b3c:	429a      	cmp	r2, r3
 8007b3e:	d915      	bls.n	8007b6c <USBD_LL_DataInStage+0x5c>
      {
        pep->rem_length -= pep->maxpacket;
 8007b40:	697b      	ldr	r3, [r7, #20]
 8007b42:	68da      	ldr	r2, [r3, #12]
 8007b44:	697b      	ldr	r3, [r7, #20]
 8007b46:	691b      	ldr	r3, [r3, #16]
 8007b48:	1ad2      	subs	r2, r2, r3
 8007b4a:	697b      	ldr	r3, [r7, #20]
 8007b4c:	60da      	str	r2, [r3, #12]

        USBD_CtlContinueSendData(pdev, pdata, (uint16_t)pep->rem_length);
 8007b4e:	697b      	ldr	r3, [r7, #20]
 8007b50:	68db      	ldr	r3, [r3, #12]
 8007b52:	b29b      	uxth	r3, r3
 8007b54:	461a      	mov	r2, r3
 8007b56:	6879      	ldr	r1, [r7, #4]
 8007b58:	68f8      	ldr	r0, [r7, #12]
 8007b5a:	f000 febd 	bl	80088d8 <USBD_CtlContinueSendData>

        /* Prepare endpoint for premature end of transfer */
        USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8007b5e:	2300      	movs	r3, #0
 8007b60:	2200      	movs	r2, #0
 8007b62:	2100      	movs	r1, #0
 8007b64:	68f8      	ldr	r0, [r7, #12]
 8007b66:	f004 f980 	bl	800be6a <USBD_LL_PrepareReceive>
 8007b6a:	e04e      	b.n	8007c0a <USBD_LL_DataInStage+0xfa>
      }
      else
      {
        /* last packet is MPS multiple, so send ZLP packet */
        if ((pep->total_length % pep->maxpacket == 0U) &&
 8007b6c:	697b      	ldr	r3, [r7, #20]
 8007b6e:	689b      	ldr	r3, [r3, #8]
 8007b70:	697a      	ldr	r2, [r7, #20]
 8007b72:	6912      	ldr	r2, [r2, #16]
 8007b74:	fbb3 f1f2 	udiv	r1, r3, r2
 8007b78:	fb01 f202 	mul.w	r2, r1, r2
 8007b7c:	1a9b      	subs	r3, r3, r2
 8007b7e:	2b00      	cmp	r3, #0
 8007b80:	d11c      	bne.n	8007bbc <USBD_LL_DataInStage+0xac>
            (pep->total_length >= pep->maxpacket) &&
 8007b82:	697b      	ldr	r3, [r7, #20]
 8007b84:	689a      	ldr	r2, [r3, #8]
 8007b86:	697b      	ldr	r3, [r7, #20]
 8007b88:	691b      	ldr	r3, [r3, #16]
        if ((pep->total_length % pep->maxpacket == 0U) &&
 8007b8a:	429a      	cmp	r2, r3
 8007b8c:	d316      	bcc.n	8007bbc <USBD_LL_DataInStage+0xac>
            (pep->total_length < pdev->ep0_data_len))
 8007b8e:	697b      	ldr	r3, [r7, #20]
 8007b90:	689a      	ldr	r2, [r3, #8]
 8007b92:	68fb      	ldr	r3, [r7, #12]
 8007b94:	f8d3 3298 	ldr.w	r3, [r3, #664]	@ 0x298
            (pep->total_length >= pep->maxpacket) &&
 8007b98:	429a      	cmp	r2, r3
 8007b9a:	d20f      	bcs.n	8007bbc <USBD_LL_DataInStage+0xac>
        {
          USBD_CtlContinueSendData(pdev, NULL, 0U);
 8007b9c:	2200      	movs	r2, #0
 8007b9e:	2100      	movs	r1, #0
 8007ba0:	68f8      	ldr	r0, [r7, #12]
 8007ba2:	f000 fe99 	bl	80088d8 <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 8007ba6:	68fb      	ldr	r3, [r7, #12]
 8007ba8:	2200      	movs	r2, #0
 8007baa:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

          /* Prepare endpoint for premature end of transfer */
          USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8007bae:	2300      	movs	r3, #0
 8007bb0:	2200      	movs	r2, #0
 8007bb2:	2100      	movs	r1, #0
 8007bb4:	68f8      	ldr	r0, [r7, #12]
 8007bb6:	f004 f958 	bl	800be6a <USBD_LL_PrepareReceive>
 8007bba:	e026      	b.n	8007c0a <USBD_LL_DataInStage+0xfa>
        }
        else
        {
          if ((pdev->pClass->EP0_TxSent != NULL) &&
 8007bbc:	68fb      	ldr	r3, [r7, #12]
 8007bbe:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8007bc2:	68db      	ldr	r3, [r3, #12]
 8007bc4:	2b00      	cmp	r3, #0
 8007bc6:	d00a      	beq.n	8007bde <USBD_LL_DataInStage+0xce>
              (pdev->dev_state == USBD_STATE_CONFIGURED))
 8007bc8:	68fb      	ldr	r3, [r7, #12]
 8007bca:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
          if ((pdev->pClass->EP0_TxSent != NULL) &&
 8007bce:	2b03      	cmp	r3, #3
 8007bd0:	d105      	bne.n	8007bde <USBD_LL_DataInStage+0xce>
          {
            pdev->pClass->EP0_TxSent(pdev);
 8007bd2:	68fb      	ldr	r3, [r7, #12]
 8007bd4:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8007bd8:	68db      	ldr	r3, [r3, #12]
 8007bda:	68f8      	ldr	r0, [r7, #12]
 8007bdc:	4798      	blx	r3
          }
          USBD_LL_StallEP(pdev, 0x80U);
 8007bde:	2180      	movs	r1, #128	@ 0x80
 8007be0:	68f8      	ldr	r0, [r7, #12]
 8007be2:	f004 f897 	bl	800bd14 <USBD_LL_StallEP>
          USBD_CtlReceiveStatus(pdev);
 8007be6:	68f8      	ldr	r0, [r7, #12]
 8007be8:	f000 fead 	bl	8008946 <USBD_CtlReceiveStatus>
 8007bec:	e00d      	b.n	8007c0a <USBD_LL_DataInStage+0xfa>
        }
      }
    }
    else
    {
      if ((pdev->ep0_state == USBD_EP0_STATUS_IN) ||
 8007bee:	68fb      	ldr	r3, [r7, #12]
 8007bf0:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 8007bf4:	2b04      	cmp	r3, #4
 8007bf6:	d004      	beq.n	8007c02 <USBD_LL_DataInStage+0xf2>
          (pdev->ep0_state == USBD_EP0_IDLE))
 8007bf8:	68fb      	ldr	r3, [r7, #12]
 8007bfa:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
      if ((pdev->ep0_state == USBD_EP0_STATUS_IN) ||
 8007bfe:	2b00      	cmp	r3, #0
 8007c00:	d103      	bne.n	8007c0a <USBD_LL_DataInStage+0xfa>
      {
        USBD_LL_StallEP(pdev, 0x80U);
 8007c02:	2180      	movs	r1, #128	@ 0x80
 8007c04:	68f8      	ldr	r0, [r7, #12]
 8007c06:	f004 f885 	bl	800bd14 <USBD_LL_StallEP>
      }
    }

    if (pdev->dev_test_mode == 1U)
 8007c0a:	68fb      	ldr	r3, [r7, #12]
 8007c0c:	f893 32a0 	ldrb.w	r3, [r3, #672]	@ 0x2a0
 8007c10:	2b01      	cmp	r3, #1
 8007c12:	d11d      	bne.n	8007c50 <USBD_LL_DataInStage+0x140>
    {
      USBD_RunTestMode(pdev);
 8007c14:	68f8      	ldr	r0, [r7, #12]
 8007c16:	f7ff fe81 	bl	800791c <USBD_RunTestMode>
      pdev->dev_test_mode = 0U;
 8007c1a:	68fb      	ldr	r3, [r7, #12]
 8007c1c:	2200      	movs	r2, #0
 8007c1e:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
 8007c22:	e015      	b.n	8007c50 <USBD_LL_DataInStage+0x140>
    }
  }
  else if ((pdev->pClass->DataIn != NULL) &&
 8007c24:	68fb      	ldr	r3, [r7, #12]
 8007c26:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8007c2a:	695b      	ldr	r3, [r3, #20]
 8007c2c:	2b00      	cmp	r3, #0
 8007c2e:	d00d      	beq.n	8007c4c <USBD_LL_DataInStage+0x13c>
           (pdev->dev_state == USBD_STATE_CONFIGURED))
 8007c30:	68fb      	ldr	r3, [r7, #12]
 8007c32:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
  else if ((pdev->pClass->DataIn != NULL) &&
 8007c36:	2b03      	cmp	r3, #3
 8007c38:	d108      	bne.n	8007c4c <USBD_LL_DataInStage+0x13c>
  {
    pdev->pClass->DataIn(pdev, epnum);
 8007c3a:	68fb      	ldr	r3, [r7, #12]
 8007c3c:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8007c40:	695b      	ldr	r3, [r3, #20]
 8007c42:	7afa      	ldrb	r2, [r7, #11]
 8007c44:	4611      	mov	r1, r2
 8007c46:	68f8      	ldr	r0, [r7, #12]
 8007c48:	4798      	blx	r3
 8007c4a:	e001      	b.n	8007c50 <USBD_LL_DataInStage+0x140>
  }
  else
  {
    /* should never be in this condition */
    return USBD_FAIL;
 8007c4c:	2302      	movs	r3, #2
 8007c4e:	e000      	b.n	8007c52 <USBD_LL_DataInStage+0x142>
  }

  return USBD_OK;
 8007c50:	2300      	movs	r3, #0
}
 8007c52:	4618      	mov	r0, r3
 8007c54:	3718      	adds	r7, #24
 8007c56:	46bd      	mov	sp, r7
 8007c58:	bd80      	pop	{r7, pc}

08007c5a <USBD_LL_Reset>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
 8007c5a:	b580      	push	{r7, lr}
 8007c5c:	b082      	sub	sp, #8
 8007c5e:	af00      	add	r7, sp, #0
 8007c60:	6078      	str	r0, [r7, #4]
  /* Open EP0 OUT */
  USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 8007c62:	2340      	movs	r3, #64	@ 0x40
 8007c64:	2200      	movs	r2, #0
 8007c66:	2100      	movs	r1, #0
 8007c68:	6878      	ldr	r0, [r7, #4]
 8007c6a:	f004 f80e 	bl	800bc8a <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 8007c6e:	687b      	ldr	r3, [r7, #4]
 8007c70:	2201      	movs	r2, #1
 8007c72:	f8c3 2158 	str.w	r2, [r3, #344]	@ 0x158

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 8007c76:	687b      	ldr	r3, [r7, #4]
 8007c78:	2240      	movs	r2, #64	@ 0x40
 8007c7a:	f8c3 2164 	str.w	r2, [r3, #356]	@ 0x164

  /* Open EP0 IN */
  USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 8007c7e:	2340      	movs	r3, #64	@ 0x40
 8007c80:	2200      	movs	r2, #0
 8007c82:	2180      	movs	r1, #128	@ 0x80
 8007c84:	6878      	ldr	r0, [r7, #4]
 8007c86:	f004 f800 	bl	800bc8a <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 8007c8a:	687b      	ldr	r3, [r7, #4]
 8007c8c:	2201      	movs	r2, #1
 8007c8e:	619a      	str	r2, [r3, #24]

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 8007c90:	687b      	ldr	r3, [r7, #4]
 8007c92:	2240      	movs	r2, #64	@ 0x40
 8007c94:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8007c96:	687b      	ldr	r3, [r7, #4]
 8007c98:	2201      	movs	r2, #1
 8007c9a:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->ep0_state = USBD_EP0_IDLE;
 8007c9e:	687b      	ldr	r3, [r7, #4]
 8007ca0:	2200      	movs	r2, #0
 8007ca2:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->dev_config = 0U;
 8007ca6:	687b      	ldr	r3, [r7, #4]
 8007ca8:	2200      	movs	r2, #0
 8007caa:	605a      	str	r2, [r3, #4]
  pdev->dev_remote_wakeup = 0U;
 8007cac:	687b      	ldr	r3, [r7, #4]
 8007cae:	2200      	movs	r2, #0
 8007cb0:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4

  if (pdev->pClassData)
 8007cb4:	687b      	ldr	r3, [r7, #4]
 8007cb6:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8007cba:	2b00      	cmp	r3, #0
 8007cbc:	d009      	beq.n	8007cd2 <USBD_LL_Reset+0x78>
  {
    pdev->pClass->DeInit(pdev, (uint8_t)pdev->dev_config);
 8007cbe:	687b      	ldr	r3, [r7, #4]
 8007cc0:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8007cc4:	685b      	ldr	r3, [r3, #4]
 8007cc6:	687a      	ldr	r2, [r7, #4]
 8007cc8:	6852      	ldr	r2, [r2, #4]
 8007cca:	b2d2      	uxtb	r2, r2
 8007ccc:	4611      	mov	r1, r2
 8007cce:	6878      	ldr	r0, [r7, #4]
 8007cd0:	4798      	blx	r3
  }

  return USBD_OK;
 8007cd2:	2300      	movs	r3, #0
}
 8007cd4:	4618      	mov	r0, r3
 8007cd6:	3708      	adds	r7, #8
 8007cd8:	46bd      	mov	sp, r7
 8007cda:	bd80      	pop	{r7, pc}

08007cdc <USBD_LL_SetSpeed>:
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
 8007cdc:	b480      	push	{r7}
 8007cde:	b083      	sub	sp, #12
 8007ce0:	af00      	add	r7, sp, #0
 8007ce2:	6078      	str	r0, [r7, #4]
 8007ce4:	460b      	mov	r3, r1
 8007ce6:	70fb      	strb	r3, [r7, #3]
  pdev->dev_speed = speed;
 8007ce8:	687b      	ldr	r3, [r7, #4]
 8007cea:	78fa      	ldrb	r2, [r7, #3]
 8007cec:	741a      	strb	r2, [r3, #16]

  return USBD_OK;
 8007cee:	2300      	movs	r3, #0
}
 8007cf0:	4618      	mov	r0, r3
 8007cf2:	370c      	adds	r7, #12
 8007cf4:	46bd      	mov	sp, r7
 8007cf6:	bc80      	pop	{r7}
 8007cf8:	4770      	bx	lr

08007cfa <USBD_LL_Suspend>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
 8007cfa:	b480      	push	{r7}
 8007cfc:	b083      	sub	sp, #12
 8007cfe:	af00      	add	r7, sp, #0
 8007d00:	6078      	str	r0, [r7, #4]
  pdev->dev_old_state =  pdev->dev_state;
 8007d02:	687b      	ldr	r3, [r7, #4]
 8007d04:	f893 229c 	ldrb.w	r2, [r3, #668]	@ 0x29c
 8007d08:	687b      	ldr	r3, [r7, #4]
 8007d0a:	f883 229d 	strb.w	r2, [r3, #669]	@ 0x29d
  pdev->dev_state  = USBD_STATE_SUSPENDED;
 8007d0e:	687b      	ldr	r3, [r7, #4]
 8007d10:	2204      	movs	r2, #4
 8007d12:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c

  return USBD_OK;
 8007d16:	2300      	movs	r3, #0
}
 8007d18:	4618      	mov	r0, r3
 8007d1a:	370c      	adds	r7, #12
 8007d1c:	46bd      	mov	sp, r7
 8007d1e:	bc80      	pop	{r7}
 8007d20:	4770      	bx	lr

08007d22 <USBD_LL_Resume>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
 8007d22:	b480      	push	{r7}
 8007d24:	b083      	sub	sp, #12
 8007d26:	af00      	add	r7, sp, #0
 8007d28:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 8007d2a:	687b      	ldr	r3, [r7, #4]
 8007d2c:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8007d30:	2b04      	cmp	r3, #4
 8007d32:	d105      	bne.n	8007d40 <USBD_LL_Resume+0x1e>
  {
    pdev->dev_state = pdev->dev_old_state;
 8007d34:	687b      	ldr	r3, [r7, #4]
 8007d36:	f893 229d 	ldrb.w	r2, [r3, #669]	@ 0x29d
 8007d3a:	687b      	ldr	r3, [r7, #4]
 8007d3c:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  }

  return USBD_OK;
 8007d40:	2300      	movs	r3, #0
}
 8007d42:	4618      	mov	r0, r3
 8007d44:	370c      	adds	r7, #12
 8007d46:	46bd      	mov	sp, r7
 8007d48:	bc80      	pop	{r7}
 8007d4a:	4770      	bx	lr

08007d4c <USBD_LL_SOF>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
 8007d4c:	b580      	push	{r7, lr}
 8007d4e:	b082      	sub	sp, #8
 8007d50:	af00      	add	r7, sp, #0
 8007d52:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8007d54:	687b      	ldr	r3, [r7, #4]
 8007d56:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8007d5a:	2b03      	cmp	r3, #3
 8007d5c:	d10b      	bne.n	8007d76 <USBD_LL_SOF+0x2a>
  {
    if (pdev->pClass->SOF != NULL)
 8007d5e:	687b      	ldr	r3, [r7, #4]
 8007d60:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8007d64:	69db      	ldr	r3, [r3, #28]
 8007d66:	2b00      	cmp	r3, #0
 8007d68:	d005      	beq.n	8007d76 <USBD_LL_SOF+0x2a>
    {
      pdev->pClass->SOF(pdev);
 8007d6a:	687b      	ldr	r3, [r7, #4]
 8007d6c:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8007d70:	69db      	ldr	r3, [r3, #28]
 8007d72:	6878      	ldr	r0, [r7, #4]
 8007d74:	4798      	blx	r3
    }
  }

  return USBD_OK;
 8007d76:	2300      	movs	r3, #0
}
 8007d78:	4618      	mov	r0, r3
 8007d7a:	3708      	adds	r7, #8
 8007d7c:	46bd      	mov	sp, r7
 8007d7e:	bd80      	pop	{r7, pc}

08007d80 <USBD_StdDevReq>:
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef  USBD_StdDevReq(USBD_HandleTypeDef *pdev,
                                   USBD_SetupReqTypedef *req)
{
 8007d80:	b580      	push	{r7, lr}
 8007d82:	b084      	sub	sp, #16
 8007d84:	af00      	add	r7, sp, #0
 8007d86:	6078      	str	r0, [r7, #4]
 8007d88:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 8007d8a:	2300      	movs	r3, #0
 8007d8c:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8007d8e:	683b      	ldr	r3, [r7, #0]
 8007d90:	781b      	ldrb	r3, [r3, #0]
 8007d92:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8007d96:	2b40      	cmp	r3, #64	@ 0x40
 8007d98:	d005      	beq.n	8007da6 <USBD_StdDevReq+0x26>
 8007d9a:	2b40      	cmp	r3, #64	@ 0x40
 8007d9c:	d84f      	bhi.n	8007e3e <USBD_StdDevReq+0xbe>
 8007d9e:	2b00      	cmp	r3, #0
 8007da0:	d009      	beq.n	8007db6 <USBD_StdDevReq+0x36>
 8007da2:	2b20      	cmp	r3, #32
 8007da4:	d14b      	bne.n	8007e3e <USBD_StdDevReq+0xbe>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      pdev->pClass->Setup(pdev, req);
 8007da6:	687b      	ldr	r3, [r7, #4]
 8007da8:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8007dac:	689b      	ldr	r3, [r3, #8]
 8007dae:	6839      	ldr	r1, [r7, #0]
 8007db0:	6878      	ldr	r0, [r7, #4]
 8007db2:	4798      	blx	r3
      break;
 8007db4:	e048      	b.n	8007e48 <USBD_StdDevReq+0xc8>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 8007db6:	683b      	ldr	r3, [r7, #0]
 8007db8:	785b      	ldrb	r3, [r3, #1]
 8007dba:	2b09      	cmp	r3, #9
 8007dbc:	d839      	bhi.n	8007e32 <USBD_StdDevReq+0xb2>
 8007dbe:	a201      	add	r2, pc, #4	@ (adr r2, 8007dc4 <USBD_StdDevReq+0x44>)
 8007dc0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007dc4:	08007e15 	.word	0x08007e15
 8007dc8:	08007e29 	.word	0x08007e29
 8007dcc:	08007e33 	.word	0x08007e33
 8007dd0:	08007e1f 	.word	0x08007e1f
 8007dd4:	08007e33 	.word	0x08007e33
 8007dd8:	08007df7 	.word	0x08007df7
 8007ddc:	08007ded 	.word	0x08007ded
 8007de0:	08007e33 	.word	0x08007e33
 8007de4:	08007e0b 	.word	0x08007e0b
 8007de8:	08007e01 	.word	0x08007e01
      {
        case USB_REQ_GET_DESCRIPTOR:
          USBD_GetDescriptor(pdev, req);
 8007dec:	6839      	ldr	r1, [r7, #0]
 8007dee:	6878      	ldr	r0, [r7, #4]
 8007df0:	f000 f9dc 	bl	80081ac <USBD_GetDescriptor>
          break;
 8007df4:	e022      	b.n	8007e3c <USBD_StdDevReq+0xbc>

        case USB_REQ_SET_ADDRESS:
          USBD_SetAddress(pdev, req);
 8007df6:	6839      	ldr	r1, [r7, #0]
 8007df8:	6878      	ldr	r0, [r7, #4]
 8007dfa:	f000 fb3f 	bl	800847c <USBD_SetAddress>
          break;
 8007dfe:	e01d      	b.n	8007e3c <USBD_StdDevReq+0xbc>

        case USB_REQ_SET_CONFIGURATION:
          USBD_SetConfig(pdev, req);
 8007e00:	6839      	ldr	r1, [r7, #0]
 8007e02:	6878      	ldr	r0, [r7, #4]
 8007e04:	f000 fb7e 	bl	8008504 <USBD_SetConfig>
          break;
 8007e08:	e018      	b.n	8007e3c <USBD_StdDevReq+0xbc>

        case USB_REQ_GET_CONFIGURATION:
          USBD_GetConfig(pdev, req);
 8007e0a:	6839      	ldr	r1, [r7, #0]
 8007e0c:	6878      	ldr	r0, [r7, #4]
 8007e0e:	f000 fc07 	bl	8008620 <USBD_GetConfig>
          break;
 8007e12:	e013      	b.n	8007e3c <USBD_StdDevReq+0xbc>

        case USB_REQ_GET_STATUS:
          USBD_GetStatus(pdev, req);
 8007e14:	6839      	ldr	r1, [r7, #0]
 8007e16:	6878      	ldr	r0, [r7, #4]
 8007e18:	f000 fc37 	bl	800868a <USBD_GetStatus>
          break;
 8007e1c:	e00e      	b.n	8007e3c <USBD_StdDevReq+0xbc>

        case USB_REQ_SET_FEATURE:
          USBD_SetFeature(pdev, req);
 8007e1e:	6839      	ldr	r1, [r7, #0]
 8007e20:	6878      	ldr	r0, [r7, #4]
 8007e22:	f000 fc65 	bl	80086f0 <USBD_SetFeature>
          break;
 8007e26:	e009      	b.n	8007e3c <USBD_StdDevReq+0xbc>

        case USB_REQ_CLEAR_FEATURE:
          USBD_ClrFeature(pdev, req);
 8007e28:	6839      	ldr	r1, [r7, #0]
 8007e2a:	6878      	ldr	r0, [r7, #4]
 8007e2c:	f000 fc74 	bl	8008718 <USBD_ClrFeature>
          break;
 8007e30:	e004      	b.n	8007e3c <USBD_StdDevReq+0xbc>

        default:
          USBD_CtlError(pdev, req);
 8007e32:	6839      	ldr	r1, [r7, #0]
 8007e34:	6878      	ldr	r0, [r7, #4]
 8007e36:	f000 fcc9 	bl	80087cc <USBD_CtlError>
          break;
 8007e3a:	bf00      	nop
      }
      break;
 8007e3c:	e004      	b.n	8007e48 <USBD_StdDevReq+0xc8>

    default:
      USBD_CtlError(pdev, req);
 8007e3e:	6839      	ldr	r1, [r7, #0]
 8007e40:	6878      	ldr	r0, [r7, #4]
 8007e42:	f000 fcc3 	bl	80087cc <USBD_CtlError>
      break;
 8007e46:	bf00      	nop
  }

  return ret;
 8007e48:	7bfb      	ldrb	r3, [r7, #15]
}
 8007e4a:	4618      	mov	r0, r3
 8007e4c:	3710      	adds	r7, #16
 8007e4e:	46bd      	mov	sp, r7
 8007e50:	bd80      	pop	{r7, pc}
 8007e52:	bf00      	nop

08007e54 <USBD_StdItfReq>:
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef  USBD_StdItfReq(USBD_HandleTypeDef *pdev,
                                   USBD_SetupReqTypedef  *req)
{
 8007e54:	b580      	push	{r7, lr}
 8007e56:	b084      	sub	sp, #16
 8007e58:	af00      	add	r7, sp, #0
 8007e5a:	6078      	str	r0, [r7, #4]
 8007e5c:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 8007e5e:	2300      	movs	r3, #0
 8007e60:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8007e62:	683b      	ldr	r3, [r7, #0]
 8007e64:	781b      	ldrb	r3, [r3, #0]
 8007e66:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8007e6a:	2b40      	cmp	r3, #64	@ 0x40
 8007e6c:	d005      	beq.n	8007e7a <USBD_StdItfReq+0x26>
 8007e6e:	2b40      	cmp	r3, #64	@ 0x40
 8007e70:	d82e      	bhi.n	8007ed0 <USBD_StdItfReq+0x7c>
 8007e72:	2b00      	cmp	r3, #0
 8007e74:	d001      	beq.n	8007e7a <USBD_StdItfReq+0x26>
 8007e76:	2b20      	cmp	r3, #32
 8007e78:	d12a      	bne.n	8007ed0 <USBD_StdItfReq+0x7c>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
    case USB_REQ_TYPE_STANDARD:
      switch (pdev->dev_state)
 8007e7a:	687b      	ldr	r3, [r7, #4]
 8007e7c:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8007e80:	3b01      	subs	r3, #1
 8007e82:	2b02      	cmp	r3, #2
 8007e84:	d81d      	bhi.n	8007ec2 <USBD_StdItfReq+0x6e>
      {
        case USBD_STATE_DEFAULT:
        case USBD_STATE_ADDRESSED:
        case USBD_STATE_CONFIGURED:

          if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 8007e86:	683b      	ldr	r3, [r7, #0]
 8007e88:	889b      	ldrh	r3, [r3, #4]
 8007e8a:	b2db      	uxtb	r3, r3
 8007e8c:	2b01      	cmp	r3, #1
 8007e8e:	d813      	bhi.n	8007eb8 <USBD_StdItfReq+0x64>
          {
            ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 8007e90:	687b      	ldr	r3, [r7, #4]
 8007e92:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8007e96:	689b      	ldr	r3, [r3, #8]
 8007e98:	6839      	ldr	r1, [r7, #0]
 8007e9a:	6878      	ldr	r0, [r7, #4]
 8007e9c:	4798      	blx	r3
 8007e9e:	4603      	mov	r3, r0
 8007ea0:	73fb      	strb	r3, [r7, #15]

            if ((req->wLength == 0U) && (ret == USBD_OK))
 8007ea2:	683b      	ldr	r3, [r7, #0]
 8007ea4:	88db      	ldrh	r3, [r3, #6]
 8007ea6:	2b00      	cmp	r3, #0
 8007ea8:	d110      	bne.n	8007ecc <USBD_StdItfReq+0x78>
 8007eaa:	7bfb      	ldrb	r3, [r7, #15]
 8007eac:	2b00      	cmp	r3, #0
 8007eae:	d10d      	bne.n	8007ecc <USBD_StdItfReq+0x78>
            {
              USBD_CtlSendStatus(pdev);
 8007eb0:	6878      	ldr	r0, [r7, #4]
 8007eb2:	f000 fd35 	bl	8008920 <USBD_CtlSendStatus>
          }
          else
          {
            USBD_CtlError(pdev, req);
          }
          break;
 8007eb6:	e009      	b.n	8007ecc <USBD_StdItfReq+0x78>
            USBD_CtlError(pdev, req);
 8007eb8:	6839      	ldr	r1, [r7, #0]
 8007eba:	6878      	ldr	r0, [r7, #4]
 8007ebc:	f000 fc86 	bl	80087cc <USBD_CtlError>
          break;
 8007ec0:	e004      	b.n	8007ecc <USBD_StdItfReq+0x78>

        default:
          USBD_CtlError(pdev, req);
 8007ec2:	6839      	ldr	r1, [r7, #0]
 8007ec4:	6878      	ldr	r0, [r7, #4]
 8007ec6:	f000 fc81 	bl	80087cc <USBD_CtlError>
          break;
 8007eca:	e000      	b.n	8007ece <USBD_StdItfReq+0x7a>
          break;
 8007ecc:	bf00      	nop
      }
      break;
 8007ece:	e004      	b.n	8007eda <USBD_StdItfReq+0x86>

    default:
      USBD_CtlError(pdev, req);
 8007ed0:	6839      	ldr	r1, [r7, #0]
 8007ed2:	6878      	ldr	r0, [r7, #4]
 8007ed4:	f000 fc7a 	bl	80087cc <USBD_CtlError>
      break;
 8007ed8:	bf00      	nop
  }

  return USBD_OK;
 8007eda:	2300      	movs	r3, #0
}
 8007edc:	4618      	mov	r0, r3
 8007ede:	3710      	adds	r7, #16
 8007ee0:	46bd      	mov	sp, r7
 8007ee2:	bd80      	pop	{r7, pc}

08007ee4 <USBD_StdEPReq>:
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef  USBD_StdEPReq(USBD_HandleTypeDef *pdev,
                                  USBD_SetupReqTypedef  *req)
{
 8007ee4:	b580      	push	{r7, lr}
 8007ee6:	b084      	sub	sp, #16
 8007ee8:	af00      	add	r7, sp, #0
 8007eea:	6078      	str	r0, [r7, #4]
 8007eec:	6039      	str	r1, [r7, #0]
  USBD_EndpointTypeDef *pep;
  uint8_t   ep_addr;
  USBD_StatusTypeDef ret = USBD_OK;
 8007eee:	2300      	movs	r3, #0
 8007ef0:	73fb      	strb	r3, [r7, #15]
  ep_addr  = LOBYTE(req->wIndex);
 8007ef2:	683b      	ldr	r3, [r7, #0]
 8007ef4:	889b      	ldrh	r3, [r3, #4]
 8007ef6:	73bb      	strb	r3, [r7, #14]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8007ef8:	683b      	ldr	r3, [r7, #0]
 8007efa:	781b      	ldrb	r3, [r3, #0]
 8007efc:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8007f00:	2b40      	cmp	r3, #64	@ 0x40
 8007f02:	d007      	beq.n	8007f14 <USBD_StdEPReq+0x30>
 8007f04:	2b40      	cmp	r3, #64	@ 0x40
 8007f06:	f200 8146 	bhi.w	8008196 <USBD_StdEPReq+0x2b2>
 8007f0a:	2b00      	cmp	r3, #0
 8007f0c:	d00a      	beq.n	8007f24 <USBD_StdEPReq+0x40>
 8007f0e:	2b20      	cmp	r3, #32
 8007f10:	f040 8141 	bne.w	8008196 <USBD_StdEPReq+0x2b2>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      pdev->pClass->Setup(pdev, req);
 8007f14:	687b      	ldr	r3, [r7, #4]
 8007f16:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8007f1a:	689b      	ldr	r3, [r3, #8]
 8007f1c:	6839      	ldr	r1, [r7, #0]
 8007f1e:	6878      	ldr	r0, [r7, #4]
 8007f20:	4798      	blx	r3
      break;
 8007f22:	e13d      	b.n	80081a0 <USBD_StdEPReq+0x2bc>

    case USB_REQ_TYPE_STANDARD:
      /* Check if it is a class request */
      if ((req->bmRequest & 0x60U) == 0x20U)
 8007f24:	683b      	ldr	r3, [r7, #0]
 8007f26:	781b      	ldrb	r3, [r3, #0]
 8007f28:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8007f2c:	2b20      	cmp	r3, #32
 8007f2e:	d10a      	bne.n	8007f46 <USBD_StdEPReq+0x62>
      {
        ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 8007f30:	687b      	ldr	r3, [r7, #4]
 8007f32:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8007f36:	689b      	ldr	r3, [r3, #8]
 8007f38:	6839      	ldr	r1, [r7, #0]
 8007f3a:	6878      	ldr	r0, [r7, #4]
 8007f3c:	4798      	blx	r3
 8007f3e:	4603      	mov	r3, r0
 8007f40:	73fb      	strb	r3, [r7, #15]

        return ret;
 8007f42:	7bfb      	ldrb	r3, [r7, #15]
 8007f44:	e12d      	b.n	80081a2 <USBD_StdEPReq+0x2be>
      }

      switch (req->bRequest)
 8007f46:	683b      	ldr	r3, [r7, #0]
 8007f48:	785b      	ldrb	r3, [r3, #1]
 8007f4a:	2b03      	cmp	r3, #3
 8007f4c:	d007      	beq.n	8007f5e <USBD_StdEPReq+0x7a>
 8007f4e:	2b03      	cmp	r3, #3
 8007f50:	f300 811b 	bgt.w	800818a <USBD_StdEPReq+0x2a6>
 8007f54:	2b00      	cmp	r3, #0
 8007f56:	d072      	beq.n	800803e <USBD_StdEPReq+0x15a>
 8007f58:	2b01      	cmp	r3, #1
 8007f5a:	d03a      	beq.n	8007fd2 <USBD_StdEPReq+0xee>
 8007f5c:	e115      	b.n	800818a <USBD_StdEPReq+0x2a6>
      {
        case USB_REQ_SET_FEATURE:
          switch (pdev->dev_state)
 8007f5e:	687b      	ldr	r3, [r7, #4]
 8007f60:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8007f64:	2b02      	cmp	r3, #2
 8007f66:	d002      	beq.n	8007f6e <USBD_StdEPReq+0x8a>
 8007f68:	2b03      	cmp	r3, #3
 8007f6a:	d015      	beq.n	8007f98 <USBD_StdEPReq+0xb4>
 8007f6c:	e02b      	b.n	8007fc6 <USBD_StdEPReq+0xe2>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8007f6e:	7bbb      	ldrb	r3, [r7, #14]
 8007f70:	2b00      	cmp	r3, #0
 8007f72:	d00c      	beq.n	8007f8e <USBD_StdEPReq+0xaa>
 8007f74:	7bbb      	ldrb	r3, [r7, #14]
 8007f76:	2b80      	cmp	r3, #128	@ 0x80
 8007f78:	d009      	beq.n	8007f8e <USBD_StdEPReq+0xaa>
              {
                USBD_LL_StallEP(pdev, ep_addr);
 8007f7a:	7bbb      	ldrb	r3, [r7, #14]
 8007f7c:	4619      	mov	r1, r3
 8007f7e:	6878      	ldr	r0, [r7, #4]
 8007f80:	f003 fec8 	bl	800bd14 <USBD_LL_StallEP>
                USBD_LL_StallEP(pdev, 0x80U);
 8007f84:	2180      	movs	r1, #128	@ 0x80
 8007f86:	6878      	ldr	r0, [r7, #4]
 8007f88:	f003 fec4 	bl	800bd14 <USBD_LL_StallEP>
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 8007f8c:	e020      	b.n	8007fd0 <USBD_StdEPReq+0xec>
                USBD_CtlError(pdev, req);
 8007f8e:	6839      	ldr	r1, [r7, #0]
 8007f90:	6878      	ldr	r0, [r7, #4]
 8007f92:	f000 fc1b 	bl	80087cc <USBD_CtlError>
              break;
 8007f96:	e01b      	b.n	8007fd0 <USBD_StdEPReq+0xec>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 8007f98:	683b      	ldr	r3, [r7, #0]
 8007f9a:	885b      	ldrh	r3, [r3, #2]
 8007f9c:	2b00      	cmp	r3, #0
 8007f9e:	d10e      	bne.n	8007fbe <USBD_StdEPReq+0xda>
              {
                if ((ep_addr != 0x00U) &&
 8007fa0:	7bbb      	ldrb	r3, [r7, #14]
 8007fa2:	2b00      	cmp	r3, #0
 8007fa4:	d00b      	beq.n	8007fbe <USBD_StdEPReq+0xda>
 8007fa6:	7bbb      	ldrb	r3, [r7, #14]
 8007fa8:	2b80      	cmp	r3, #128	@ 0x80
 8007faa:	d008      	beq.n	8007fbe <USBD_StdEPReq+0xda>
                    (ep_addr != 0x80U) && (req->wLength == 0x00U))
 8007fac:	683b      	ldr	r3, [r7, #0]
 8007fae:	88db      	ldrh	r3, [r3, #6]
 8007fb0:	2b00      	cmp	r3, #0
 8007fb2:	d104      	bne.n	8007fbe <USBD_StdEPReq+0xda>
                {
                  USBD_LL_StallEP(pdev, ep_addr);
 8007fb4:	7bbb      	ldrb	r3, [r7, #14]
 8007fb6:	4619      	mov	r1, r3
 8007fb8:	6878      	ldr	r0, [r7, #4]
 8007fba:	f003 feab 	bl	800bd14 <USBD_LL_StallEP>
                }
              }
              USBD_CtlSendStatus(pdev);
 8007fbe:	6878      	ldr	r0, [r7, #4]
 8007fc0:	f000 fcae 	bl	8008920 <USBD_CtlSendStatus>

              break;
 8007fc4:	e004      	b.n	8007fd0 <USBD_StdEPReq+0xec>

            default:
              USBD_CtlError(pdev, req);
 8007fc6:	6839      	ldr	r1, [r7, #0]
 8007fc8:	6878      	ldr	r0, [r7, #4]
 8007fca:	f000 fbff 	bl	80087cc <USBD_CtlError>
              break;
 8007fce:	bf00      	nop
          }
          break;
 8007fd0:	e0e0      	b.n	8008194 <USBD_StdEPReq+0x2b0>

        case USB_REQ_CLEAR_FEATURE:

          switch (pdev->dev_state)
 8007fd2:	687b      	ldr	r3, [r7, #4]
 8007fd4:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8007fd8:	2b02      	cmp	r3, #2
 8007fda:	d002      	beq.n	8007fe2 <USBD_StdEPReq+0xfe>
 8007fdc:	2b03      	cmp	r3, #3
 8007fde:	d015      	beq.n	800800c <USBD_StdEPReq+0x128>
 8007fe0:	e026      	b.n	8008030 <USBD_StdEPReq+0x14c>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8007fe2:	7bbb      	ldrb	r3, [r7, #14]
 8007fe4:	2b00      	cmp	r3, #0
 8007fe6:	d00c      	beq.n	8008002 <USBD_StdEPReq+0x11e>
 8007fe8:	7bbb      	ldrb	r3, [r7, #14]
 8007fea:	2b80      	cmp	r3, #128	@ 0x80
 8007fec:	d009      	beq.n	8008002 <USBD_StdEPReq+0x11e>
              {
                USBD_LL_StallEP(pdev, ep_addr);
 8007fee:	7bbb      	ldrb	r3, [r7, #14]
 8007ff0:	4619      	mov	r1, r3
 8007ff2:	6878      	ldr	r0, [r7, #4]
 8007ff4:	f003 fe8e 	bl	800bd14 <USBD_LL_StallEP>
                USBD_LL_StallEP(pdev, 0x80U);
 8007ff8:	2180      	movs	r1, #128	@ 0x80
 8007ffa:	6878      	ldr	r0, [r7, #4]
 8007ffc:	f003 fe8a 	bl	800bd14 <USBD_LL_StallEP>
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 8008000:	e01c      	b.n	800803c <USBD_StdEPReq+0x158>
                USBD_CtlError(pdev, req);
 8008002:	6839      	ldr	r1, [r7, #0]
 8008004:	6878      	ldr	r0, [r7, #4]
 8008006:	f000 fbe1 	bl	80087cc <USBD_CtlError>
              break;
 800800a:	e017      	b.n	800803c <USBD_StdEPReq+0x158>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 800800c:	683b      	ldr	r3, [r7, #0]
 800800e:	885b      	ldrh	r3, [r3, #2]
 8008010:	2b00      	cmp	r3, #0
 8008012:	d112      	bne.n	800803a <USBD_StdEPReq+0x156>
              {
                if ((ep_addr & 0x7FU) != 0x00U)
 8008014:	7bbb      	ldrb	r3, [r7, #14]
 8008016:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800801a:	2b00      	cmp	r3, #0
 800801c:	d004      	beq.n	8008028 <USBD_StdEPReq+0x144>
                {
                  USBD_LL_ClearStallEP(pdev, ep_addr);
 800801e:	7bbb      	ldrb	r3, [r7, #14]
 8008020:	4619      	mov	r1, r3
 8008022:	6878      	ldr	r0, [r7, #4]
 8008024:	f003 fe95 	bl	800bd52 <USBD_LL_ClearStallEP>
                }
                USBD_CtlSendStatus(pdev);
 8008028:	6878      	ldr	r0, [r7, #4]
 800802a:	f000 fc79 	bl	8008920 <USBD_CtlSendStatus>
              }
              break;
 800802e:	e004      	b.n	800803a <USBD_StdEPReq+0x156>

            default:
              USBD_CtlError(pdev, req);
 8008030:	6839      	ldr	r1, [r7, #0]
 8008032:	6878      	ldr	r0, [r7, #4]
 8008034:	f000 fbca 	bl	80087cc <USBD_CtlError>
              break;
 8008038:	e000      	b.n	800803c <USBD_StdEPReq+0x158>
              break;
 800803a:	bf00      	nop
          }
          break;
 800803c:	e0aa      	b.n	8008194 <USBD_StdEPReq+0x2b0>

        case USB_REQ_GET_STATUS:
          switch (pdev->dev_state)
 800803e:	687b      	ldr	r3, [r7, #4]
 8008040:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8008044:	2b02      	cmp	r3, #2
 8008046:	d002      	beq.n	800804e <USBD_StdEPReq+0x16a>
 8008048:	2b03      	cmp	r3, #3
 800804a:	d032      	beq.n	80080b2 <USBD_StdEPReq+0x1ce>
 800804c:	e097      	b.n	800817e <USBD_StdEPReq+0x29a>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800804e:	7bbb      	ldrb	r3, [r7, #14]
 8008050:	2b00      	cmp	r3, #0
 8008052:	d007      	beq.n	8008064 <USBD_StdEPReq+0x180>
 8008054:	7bbb      	ldrb	r3, [r7, #14]
 8008056:	2b80      	cmp	r3, #128	@ 0x80
 8008058:	d004      	beq.n	8008064 <USBD_StdEPReq+0x180>
              {
                USBD_CtlError(pdev, req);
 800805a:	6839      	ldr	r1, [r7, #0]
 800805c:	6878      	ldr	r0, [r7, #4]
 800805e:	f000 fbb5 	bl	80087cc <USBD_CtlError>
                break;
 8008062:	e091      	b.n	8008188 <USBD_StdEPReq+0x2a4>
              }
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8008064:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8008068:	2b00      	cmp	r3, #0
 800806a:	da0b      	bge.n	8008084 <USBD_StdEPReq+0x1a0>
 800806c:	7bbb      	ldrb	r3, [r7, #14]
 800806e:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8008072:	4613      	mov	r3, r2
 8008074:	009b      	lsls	r3, r3, #2
 8008076:	4413      	add	r3, r2
 8008078:	009b      	lsls	r3, r3, #2
 800807a:	3310      	adds	r3, #16
 800807c:	687a      	ldr	r2, [r7, #4]
 800807e:	4413      	add	r3, r2
 8008080:	3304      	adds	r3, #4
 8008082:	e00b      	b.n	800809c <USBD_StdEPReq+0x1b8>
                    &pdev->ep_out[ep_addr & 0x7FU];
 8008084:	7bbb      	ldrb	r3, [r7, #14]
 8008086:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800808a:	4613      	mov	r3, r2
 800808c:	009b      	lsls	r3, r3, #2
 800808e:	4413      	add	r3, r2
 8008090:	009b      	lsls	r3, r3, #2
 8008092:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8008096:	687a      	ldr	r2, [r7, #4]
 8008098:	4413      	add	r3, r2
 800809a:	3304      	adds	r3, #4
 800809c:	60bb      	str	r3, [r7, #8]

              pep->status = 0x0000U;
 800809e:	68bb      	ldr	r3, [r7, #8]
 80080a0:	2200      	movs	r2, #0
 80080a2:	601a      	str	r2, [r3, #0]

              USBD_CtlSendData(pdev, (uint8_t *)(void *)&pep->status, 2U);
 80080a4:	68bb      	ldr	r3, [r7, #8]
 80080a6:	2202      	movs	r2, #2
 80080a8:	4619      	mov	r1, r3
 80080aa:	6878      	ldr	r0, [r7, #4]
 80080ac:	f000 fbf8 	bl	80088a0 <USBD_CtlSendData>
              break;
 80080b0:	e06a      	b.n	8008188 <USBD_StdEPReq+0x2a4>

            case USBD_STATE_CONFIGURED:
              if ((ep_addr & 0x80U) == 0x80U)
 80080b2:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80080b6:	2b00      	cmp	r3, #0
 80080b8:	da11      	bge.n	80080de <USBD_StdEPReq+0x1fa>
              {
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 80080ba:	7bbb      	ldrb	r3, [r7, #14]
 80080bc:	f003 020f 	and.w	r2, r3, #15
 80080c0:	6879      	ldr	r1, [r7, #4]
 80080c2:	4613      	mov	r3, r2
 80080c4:	009b      	lsls	r3, r3, #2
 80080c6:	4413      	add	r3, r2
 80080c8:	009b      	lsls	r3, r3, #2
 80080ca:	440b      	add	r3, r1
 80080cc:	3318      	adds	r3, #24
 80080ce:	681b      	ldr	r3, [r3, #0]
 80080d0:	2b00      	cmp	r3, #0
 80080d2:	d117      	bne.n	8008104 <USBD_StdEPReq+0x220>
                {
                  USBD_CtlError(pdev, req);
 80080d4:	6839      	ldr	r1, [r7, #0]
 80080d6:	6878      	ldr	r0, [r7, #4]
 80080d8:	f000 fb78 	bl	80087cc <USBD_CtlError>
                  break;
 80080dc:	e054      	b.n	8008188 <USBD_StdEPReq+0x2a4>
                }
              }
              else
              {
                if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 80080de:	7bbb      	ldrb	r3, [r7, #14]
 80080e0:	f003 020f 	and.w	r2, r3, #15
 80080e4:	6879      	ldr	r1, [r7, #4]
 80080e6:	4613      	mov	r3, r2
 80080e8:	009b      	lsls	r3, r3, #2
 80080ea:	4413      	add	r3, r2
 80080ec:	009b      	lsls	r3, r3, #2
 80080ee:	440b      	add	r3, r1
 80080f0:	f503 73ac 	add.w	r3, r3, #344	@ 0x158
 80080f4:	681b      	ldr	r3, [r3, #0]
 80080f6:	2b00      	cmp	r3, #0
 80080f8:	d104      	bne.n	8008104 <USBD_StdEPReq+0x220>
                {
                  USBD_CtlError(pdev, req);
 80080fa:	6839      	ldr	r1, [r7, #0]
 80080fc:	6878      	ldr	r0, [r7, #4]
 80080fe:	f000 fb65 	bl	80087cc <USBD_CtlError>
                  break;
 8008102:	e041      	b.n	8008188 <USBD_StdEPReq+0x2a4>
                }
              }

              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8008104:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8008108:	2b00      	cmp	r3, #0
 800810a:	da0b      	bge.n	8008124 <USBD_StdEPReq+0x240>
 800810c:	7bbb      	ldrb	r3, [r7, #14]
 800810e:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8008112:	4613      	mov	r3, r2
 8008114:	009b      	lsls	r3, r3, #2
 8008116:	4413      	add	r3, r2
 8008118:	009b      	lsls	r3, r3, #2
 800811a:	3310      	adds	r3, #16
 800811c:	687a      	ldr	r2, [r7, #4]
 800811e:	4413      	add	r3, r2
 8008120:	3304      	adds	r3, #4
 8008122:	e00b      	b.n	800813c <USBD_StdEPReq+0x258>
                    &pdev->ep_out[ep_addr & 0x7FU];
 8008124:	7bbb      	ldrb	r3, [r7, #14]
 8008126:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800812a:	4613      	mov	r3, r2
 800812c:	009b      	lsls	r3, r3, #2
 800812e:	4413      	add	r3, r2
 8008130:	009b      	lsls	r3, r3, #2
 8008132:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8008136:	687a      	ldr	r2, [r7, #4]
 8008138:	4413      	add	r3, r2
 800813a:	3304      	adds	r3, #4
 800813c:	60bb      	str	r3, [r7, #8]

              if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 800813e:	7bbb      	ldrb	r3, [r7, #14]
 8008140:	2b00      	cmp	r3, #0
 8008142:	d002      	beq.n	800814a <USBD_StdEPReq+0x266>
 8008144:	7bbb      	ldrb	r3, [r7, #14]
 8008146:	2b80      	cmp	r3, #128	@ 0x80
 8008148:	d103      	bne.n	8008152 <USBD_StdEPReq+0x26e>
              {
                pep->status = 0x0000U;
 800814a:	68bb      	ldr	r3, [r7, #8]
 800814c:	2200      	movs	r2, #0
 800814e:	601a      	str	r2, [r3, #0]
 8008150:	e00e      	b.n	8008170 <USBD_StdEPReq+0x28c>
              }
              else if (USBD_LL_IsStallEP(pdev, ep_addr))
 8008152:	7bbb      	ldrb	r3, [r7, #14]
 8008154:	4619      	mov	r1, r3
 8008156:	6878      	ldr	r0, [r7, #4]
 8008158:	f003 fe1a 	bl	800bd90 <USBD_LL_IsStallEP>
 800815c:	4603      	mov	r3, r0
 800815e:	2b00      	cmp	r3, #0
 8008160:	d003      	beq.n	800816a <USBD_StdEPReq+0x286>
              {
                pep->status = 0x0001U;
 8008162:	68bb      	ldr	r3, [r7, #8]
 8008164:	2201      	movs	r2, #1
 8008166:	601a      	str	r2, [r3, #0]
 8008168:	e002      	b.n	8008170 <USBD_StdEPReq+0x28c>
              }
              else
              {
                pep->status = 0x0000U;
 800816a:	68bb      	ldr	r3, [r7, #8]
 800816c:	2200      	movs	r2, #0
 800816e:	601a      	str	r2, [r3, #0]
              }

              USBD_CtlSendData(pdev, (uint8_t *)(void *)&pep->status, 2U);
 8008170:	68bb      	ldr	r3, [r7, #8]
 8008172:	2202      	movs	r2, #2
 8008174:	4619      	mov	r1, r3
 8008176:	6878      	ldr	r0, [r7, #4]
 8008178:	f000 fb92 	bl	80088a0 <USBD_CtlSendData>
              break;
 800817c:	e004      	b.n	8008188 <USBD_StdEPReq+0x2a4>

            default:
              USBD_CtlError(pdev, req);
 800817e:	6839      	ldr	r1, [r7, #0]
 8008180:	6878      	ldr	r0, [r7, #4]
 8008182:	f000 fb23 	bl	80087cc <USBD_CtlError>
              break;
 8008186:	bf00      	nop
          }
          break;
 8008188:	e004      	b.n	8008194 <USBD_StdEPReq+0x2b0>

        default:
          USBD_CtlError(pdev, req);
 800818a:	6839      	ldr	r1, [r7, #0]
 800818c:	6878      	ldr	r0, [r7, #4]
 800818e:	f000 fb1d 	bl	80087cc <USBD_CtlError>
          break;
 8008192:	bf00      	nop
      }
      break;
 8008194:	e004      	b.n	80081a0 <USBD_StdEPReq+0x2bc>

    default:
      USBD_CtlError(pdev, req);
 8008196:	6839      	ldr	r1, [r7, #0]
 8008198:	6878      	ldr	r0, [r7, #4]
 800819a:	f000 fb17 	bl	80087cc <USBD_CtlError>
      break;
 800819e:	bf00      	nop
  }

  return ret;
 80081a0:	7bfb      	ldrb	r3, [r7, #15]
}
 80081a2:	4618      	mov	r0, r3
 80081a4:	3710      	adds	r7, #16
 80081a6:	46bd      	mov	sp, r7
 80081a8:	bd80      	pop	{r7, pc}
	...

080081ac <USBD_GetDescriptor>:
* @param  req: usb request
* @retval status
*/
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev,
                               USBD_SetupReqTypedef *req)
{
 80081ac:	b580      	push	{r7, lr}
 80081ae:	b084      	sub	sp, #16
 80081b0:	af00      	add	r7, sp, #0
 80081b2:	6078      	str	r0, [r7, #4]
 80081b4:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 80081b6:	2300      	movs	r3, #0
 80081b8:	813b      	strh	r3, [r7, #8]
  uint8_t *pbuf = NULL;
 80081ba:	2300      	movs	r3, #0
 80081bc:	60fb      	str	r3, [r7, #12]
  uint8_t err = 0U;
 80081be:	2300      	movs	r3, #0
 80081c0:	72fb      	strb	r3, [r7, #11]

  switch (req->wValue >> 8)
 80081c2:	683b      	ldr	r3, [r7, #0]
 80081c4:	885b      	ldrh	r3, [r3, #2]
 80081c6:	0a1b      	lsrs	r3, r3, #8
 80081c8:	b29b      	uxth	r3, r3
 80081ca:	3b01      	subs	r3, #1
 80081cc:	2b06      	cmp	r3, #6
 80081ce:	f200 8128 	bhi.w	8008422 <USBD_GetDescriptor+0x276>
 80081d2:	a201      	add	r2, pc, #4	@ (adr r2, 80081d8 <USBD_GetDescriptor+0x2c>)
 80081d4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80081d8:	080081f5 	.word	0x080081f5
 80081dc:	0800820d 	.word	0x0800820d
 80081e0:	0800824d 	.word	0x0800824d
 80081e4:	08008423 	.word	0x08008423
 80081e8:	08008423 	.word	0x08008423
 80081ec:	080083c3 	.word	0x080083c3
 80081f0:	080083ef 	.word	0x080083ef
        err++;
      }
      break;
#endif
    case USB_DESC_TYPE_DEVICE:
      pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 80081f4:	687b      	ldr	r3, [r7, #4]
 80081f6:	f8d3 32b0 	ldr.w	r3, [r3, #688]	@ 0x2b0
 80081fa:	681b      	ldr	r3, [r3, #0]
 80081fc:	687a      	ldr	r2, [r7, #4]
 80081fe:	7c12      	ldrb	r2, [r2, #16]
 8008200:	f107 0108 	add.w	r1, r7, #8
 8008204:	4610      	mov	r0, r2
 8008206:	4798      	blx	r3
 8008208:	60f8      	str	r0, [r7, #12]
      break;
 800820a:	e112      	b.n	8008432 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800820c:	687b      	ldr	r3, [r7, #4]
 800820e:	7c1b      	ldrb	r3, [r3, #16]
 8008210:	2b00      	cmp	r3, #0
 8008212:	d10d      	bne.n	8008230 <USBD_GetDescriptor+0x84>
      {
        pbuf = pdev->pClass->GetHSConfigDescriptor(&len);
 8008214:	687b      	ldr	r3, [r7, #4]
 8008216:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800821a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800821c:	f107 0208 	add.w	r2, r7, #8
 8008220:	4610      	mov	r0, r2
 8008222:	4798      	blx	r3
 8008224:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 8008226:	68fb      	ldr	r3, [r7, #12]
 8008228:	3301      	adds	r3, #1
 800822a:	2202      	movs	r2, #2
 800822c:	701a      	strb	r2, [r3, #0]
      else
      {
        pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
      }
      break;
 800822e:	e100      	b.n	8008432 <USBD_GetDescriptor+0x286>
        pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
 8008230:	687b      	ldr	r3, [r7, #4]
 8008232:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8008236:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008238:	f107 0208 	add.w	r2, r7, #8
 800823c:	4610      	mov	r0, r2
 800823e:	4798      	blx	r3
 8008240:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 8008242:	68fb      	ldr	r3, [r7, #12]
 8008244:	3301      	adds	r3, #1
 8008246:	2202      	movs	r2, #2
 8008248:	701a      	strb	r2, [r3, #0]
      break;
 800824a:	e0f2      	b.n	8008432 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_STRING:
      switch ((uint8_t)(req->wValue))
 800824c:	683b      	ldr	r3, [r7, #0]
 800824e:	885b      	ldrh	r3, [r3, #2]
 8008250:	b2db      	uxtb	r3, r3
 8008252:	2b05      	cmp	r3, #5
 8008254:	f200 80ac 	bhi.w	80083b0 <USBD_GetDescriptor+0x204>
 8008258:	a201      	add	r2, pc, #4	@ (adr r2, 8008260 <USBD_GetDescriptor+0xb4>)
 800825a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800825e:	bf00      	nop
 8008260:	08008279 	.word	0x08008279
 8008264:	080082ad 	.word	0x080082ad
 8008268:	080082e1 	.word	0x080082e1
 800826c:	08008315 	.word	0x08008315
 8008270:	08008349 	.word	0x08008349
 8008274:	0800837d 	.word	0x0800837d
      {
        case USBD_IDX_LANGID_STR:
          if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 8008278:	687b      	ldr	r3, [r7, #4]
 800827a:	f8d3 32b0 	ldr.w	r3, [r3, #688]	@ 0x2b0
 800827e:	685b      	ldr	r3, [r3, #4]
 8008280:	2b00      	cmp	r3, #0
 8008282:	d00b      	beq.n	800829c <USBD_GetDescriptor+0xf0>
          {
            pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 8008284:	687b      	ldr	r3, [r7, #4]
 8008286:	f8d3 32b0 	ldr.w	r3, [r3, #688]	@ 0x2b0
 800828a:	685b      	ldr	r3, [r3, #4]
 800828c:	687a      	ldr	r2, [r7, #4]
 800828e:	7c12      	ldrb	r2, [r2, #16]
 8008290:	f107 0108 	add.w	r1, r7, #8
 8008294:	4610      	mov	r0, r2
 8008296:	4798      	blx	r3
 8008298:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800829a:	e091      	b.n	80083c0 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800829c:	6839      	ldr	r1, [r7, #0]
 800829e:	6878      	ldr	r0, [r7, #4]
 80082a0:	f000 fa94 	bl	80087cc <USBD_CtlError>
            err++;
 80082a4:	7afb      	ldrb	r3, [r7, #11]
 80082a6:	3301      	adds	r3, #1
 80082a8:	72fb      	strb	r3, [r7, #11]
          break;
 80082aa:	e089      	b.n	80083c0 <USBD_GetDescriptor+0x214>

        case USBD_IDX_MFC_STR:
          if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 80082ac:	687b      	ldr	r3, [r7, #4]
 80082ae:	f8d3 32b0 	ldr.w	r3, [r3, #688]	@ 0x2b0
 80082b2:	689b      	ldr	r3, [r3, #8]
 80082b4:	2b00      	cmp	r3, #0
 80082b6:	d00b      	beq.n	80082d0 <USBD_GetDescriptor+0x124>
          {
            pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 80082b8:	687b      	ldr	r3, [r7, #4]
 80082ba:	f8d3 32b0 	ldr.w	r3, [r3, #688]	@ 0x2b0
 80082be:	689b      	ldr	r3, [r3, #8]
 80082c0:	687a      	ldr	r2, [r7, #4]
 80082c2:	7c12      	ldrb	r2, [r2, #16]
 80082c4:	f107 0108 	add.w	r1, r7, #8
 80082c8:	4610      	mov	r0, r2
 80082ca:	4798      	blx	r3
 80082cc:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 80082ce:	e077      	b.n	80083c0 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 80082d0:	6839      	ldr	r1, [r7, #0]
 80082d2:	6878      	ldr	r0, [r7, #4]
 80082d4:	f000 fa7a 	bl	80087cc <USBD_CtlError>
            err++;
 80082d8:	7afb      	ldrb	r3, [r7, #11]
 80082da:	3301      	adds	r3, #1
 80082dc:	72fb      	strb	r3, [r7, #11]
          break;
 80082de:	e06f      	b.n	80083c0 <USBD_GetDescriptor+0x214>

        case USBD_IDX_PRODUCT_STR:
          if (pdev->pDesc->GetProductStrDescriptor != NULL)
 80082e0:	687b      	ldr	r3, [r7, #4]
 80082e2:	f8d3 32b0 	ldr.w	r3, [r3, #688]	@ 0x2b0
 80082e6:	68db      	ldr	r3, [r3, #12]
 80082e8:	2b00      	cmp	r3, #0
 80082ea:	d00b      	beq.n	8008304 <USBD_GetDescriptor+0x158>
          {
            pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 80082ec:	687b      	ldr	r3, [r7, #4]
 80082ee:	f8d3 32b0 	ldr.w	r3, [r3, #688]	@ 0x2b0
 80082f2:	68db      	ldr	r3, [r3, #12]
 80082f4:	687a      	ldr	r2, [r7, #4]
 80082f6:	7c12      	ldrb	r2, [r2, #16]
 80082f8:	f107 0108 	add.w	r1, r7, #8
 80082fc:	4610      	mov	r0, r2
 80082fe:	4798      	blx	r3
 8008300:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8008302:	e05d      	b.n	80083c0 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8008304:	6839      	ldr	r1, [r7, #0]
 8008306:	6878      	ldr	r0, [r7, #4]
 8008308:	f000 fa60 	bl	80087cc <USBD_CtlError>
            err++;
 800830c:	7afb      	ldrb	r3, [r7, #11]
 800830e:	3301      	adds	r3, #1
 8008310:	72fb      	strb	r3, [r7, #11]
          break;
 8008312:	e055      	b.n	80083c0 <USBD_GetDescriptor+0x214>

        case USBD_IDX_SERIAL_STR:
          if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 8008314:	687b      	ldr	r3, [r7, #4]
 8008316:	f8d3 32b0 	ldr.w	r3, [r3, #688]	@ 0x2b0
 800831a:	691b      	ldr	r3, [r3, #16]
 800831c:	2b00      	cmp	r3, #0
 800831e:	d00b      	beq.n	8008338 <USBD_GetDescriptor+0x18c>
          {
            pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 8008320:	687b      	ldr	r3, [r7, #4]
 8008322:	f8d3 32b0 	ldr.w	r3, [r3, #688]	@ 0x2b0
 8008326:	691b      	ldr	r3, [r3, #16]
 8008328:	687a      	ldr	r2, [r7, #4]
 800832a:	7c12      	ldrb	r2, [r2, #16]
 800832c:	f107 0108 	add.w	r1, r7, #8
 8008330:	4610      	mov	r0, r2
 8008332:	4798      	blx	r3
 8008334:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8008336:	e043      	b.n	80083c0 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8008338:	6839      	ldr	r1, [r7, #0]
 800833a:	6878      	ldr	r0, [r7, #4]
 800833c:	f000 fa46 	bl	80087cc <USBD_CtlError>
            err++;
 8008340:	7afb      	ldrb	r3, [r7, #11]
 8008342:	3301      	adds	r3, #1
 8008344:	72fb      	strb	r3, [r7, #11]
          break;
 8008346:	e03b      	b.n	80083c0 <USBD_GetDescriptor+0x214>

        case USBD_IDX_CONFIG_STR:
          if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 8008348:	687b      	ldr	r3, [r7, #4]
 800834a:	f8d3 32b0 	ldr.w	r3, [r3, #688]	@ 0x2b0
 800834e:	695b      	ldr	r3, [r3, #20]
 8008350:	2b00      	cmp	r3, #0
 8008352:	d00b      	beq.n	800836c <USBD_GetDescriptor+0x1c0>
          {
            pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 8008354:	687b      	ldr	r3, [r7, #4]
 8008356:	f8d3 32b0 	ldr.w	r3, [r3, #688]	@ 0x2b0
 800835a:	695b      	ldr	r3, [r3, #20]
 800835c:	687a      	ldr	r2, [r7, #4]
 800835e:	7c12      	ldrb	r2, [r2, #16]
 8008360:	f107 0108 	add.w	r1, r7, #8
 8008364:	4610      	mov	r0, r2
 8008366:	4798      	blx	r3
 8008368:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800836a:	e029      	b.n	80083c0 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800836c:	6839      	ldr	r1, [r7, #0]
 800836e:	6878      	ldr	r0, [r7, #4]
 8008370:	f000 fa2c 	bl	80087cc <USBD_CtlError>
            err++;
 8008374:	7afb      	ldrb	r3, [r7, #11]
 8008376:	3301      	adds	r3, #1
 8008378:	72fb      	strb	r3, [r7, #11]
          break;
 800837a:	e021      	b.n	80083c0 <USBD_GetDescriptor+0x214>

        case USBD_IDX_INTERFACE_STR:
          if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 800837c:	687b      	ldr	r3, [r7, #4]
 800837e:	f8d3 32b0 	ldr.w	r3, [r3, #688]	@ 0x2b0
 8008382:	699b      	ldr	r3, [r3, #24]
 8008384:	2b00      	cmp	r3, #0
 8008386:	d00b      	beq.n	80083a0 <USBD_GetDescriptor+0x1f4>
          {
            pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 8008388:	687b      	ldr	r3, [r7, #4]
 800838a:	f8d3 32b0 	ldr.w	r3, [r3, #688]	@ 0x2b0
 800838e:	699b      	ldr	r3, [r3, #24]
 8008390:	687a      	ldr	r2, [r7, #4]
 8008392:	7c12      	ldrb	r2, [r2, #16]
 8008394:	f107 0108 	add.w	r1, r7, #8
 8008398:	4610      	mov	r0, r2
 800839a:	4798      	blx	r3
 800839c:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800839e:	e00f      	b.n	80083c0 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 80083a0:	6839      	ldr	r1, [r7, #0]
 80083a2:	6878      	ldr	r0, [r7, #4]
 80083a4:	f000 fa12 	bl	80087cc <USBD_CtlError>
            err++;
 80083a8:	7afb      	ldrb	r3, [r7, #11]
 80083aa:	3301      	adds	r3, #1
 80083ac:	72fb      	strb	r3, [r7, #11]
          break;
 80083ae:	e007      	b.n	80083c0 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
#else
          USBD_CtlError(pdev, req);
 80083b0:	6839      	ldr	r1, [r7, #0]
 80083b2:	6878      	ldr	r0, [r7, #4]
 80083b4:	f000 fa0a 	bl	80087cc <USBD_CtlError>
          err++;
 80083b8:	7afb      	ldrb	r3, [r7, #11]
 80083ba:	3301      	adds	r3, #1
 80083bc:	72fb      	strb	r3, [r7, #11]
#endif
      }
      break;
 80083be:	e038      	b.n	8008432 <USBD_GetDescriptor+0x286>
 80083c0:	e037      	b.n	8008432 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_DEVICE_QUALIFIER:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 80083c2:	687b      	ldr	r3, [r7, #4]
 80083c4:	7c1b      	ldrb	r3, [r3, #16]
 80083c6:	2b00      	cmp	r3, #0
 80083c8:	d109      	bne.n	80083de <USBD_GetDescriptor+0x232>
      {
        pbuf = pdev->pClass->GetDeviceQualifierDescriptor(&len);
 80083ca:	687b      	ldr	r3, [r7, #4]
 80083cc:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80083d0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80083d2:	f107 0208 	add.w	r2, r7, #8
 80083d6:	4610      	mov	r0, r2
 80083d8:	4798      	blx	r3
 80083da:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 80083dc:	e029      	b.n	8008432 <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 80083de:	6839      	ldr	r1, [r7, #0]
 80083e0:	6878      	ldr	r0, [r7, #4]
 80083e2:	f000 f9f3 	bl	80087cc <USBD_CtlError>
        err++;
 80083e6:	7afb      	ldrb	r3, [r7, #11]
 80083e8:	3301      	adds	r3, #1
 80083ea:	72fb      	strb	r3, [r7, #11]
      break;
 80083ec:	e021      	b.n	8008432 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 80083ee:	687b      	ldr	r3, [r7, #4]
 80083f0:	7c1b      	ldrb	r3, [r3, #16]
 80083f2:	2b00      	cmp	r3, #0
 80083f4:	d10d      	bne.n	8008412 <USBD_GetDescriptor+0x266>
      {
        pbuf = pdev->pClass->GetOtherSpeedConfigDescriptor(&len);
 80083f6:	687b      	ldr	r3, [r7, #4]
 80083f8:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80083fc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80083fe:	f107 0208 	add.w	r2, r7, #8
 8008402:	4610      	mov	r0, r2
 8008404:	4798      	blx	r3
 8008406:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 8008408:	68fb      	ldr	r3, [r7, #12]
 800840a:	3301      	adds	r3, #1
 800840c:	2207      	movs	r2, #7
 800840e:	701a      	strb	r2, [r3, #0]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 8008410:	e00f      	b.n	8008432 <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 8008412:	6839      	ldr	r1, [r7, #0]
 8008414:	6878      	ldr	r0, [r7, #4]
 8008416:	f000 f9d9 	bl	80087cc <USBD_CtlError>
        err++;
 800841a:	7afb      	ldrb	r3, [r7, #11]
 800841c:	3301      	adds	r3, #1
 800841e:	72fb      	strb	r3, [r7, #11]
      break;
 8008420:	e007      	b.n	8008432 <USBD_GetDescriptor+0x286>

    default:
      USBD_CtlError(pdev, req);
 8008422:	6839      	ldr	r1, [r7, #0]
 8008424:	6878      	ldr	r0, [r7, #4]
 8008426:	f000 f9d1 	bl	80087cc <USBD_CtlError>
      err++;
 800842a:	7afb      	ldrb	r3, [r7, #11]
 800842c:	3301      	adds	r3, #1
 800842e:	72fb      	strb	r3, [r7, #11]
      break;
 8008430:	bf00      	nop
  }

  if (err != 0U)
 8008432:	7afb      	ldrb	r3, [r7, #11]
 8008434:	2b00      	cmp	r3, #0
 8008436:	d11c      	bne.n	8008472 <USBD_GetDescriptor+0x2c6>
  {
    return;
  }
  else
  {
    if ((len != 0U) && (req->wLength != 0U))
 8008438:	893b      	ldrh	r3, [r7, #8]
 800843a:	2b00      	cmp	r3, #0
 800843c:	d011      	beq.n	8008462 <USBD_GetDescriptor+0x2b6>
 800843e:	683b      	ldr	r3, [r7, #0]
 8008440:	88db      	ldrh	r3, [r3, #6]
 8008442:	2b00      	cmp	r3, #0
 8008444:	d00d      	beq.n	8008462 <USBD_GetDescriptor+0x2b6>
    {
      len = MIN(len, req->wLength);
 8008446:	683b      	ldr	r3, [r7, #0]
 8008448:	88da      	ldrh	r2, [r3, #6]
 800844a:	893b      	ldrh	r3, [r7, #8]
 800844c:	4293      	cmp	r3, r2
 800844e:	bf28      	it	cs
 8008450:	4613      	movcs	r3, r2
 8008452:	b29b      	uxth	r3, r3
 8008454:	813b      	strh	r3, [r7, #8]
      (void)USBD_CtlSendData(pdev, pbuf, len);
 8008456:	893b      	ldrh	r3, [r7, #8]
 8008458:	461a      	mov	r2, r3
 800845a:	68f9      	ldr	r1, [r7, #12]
 800845c:	6878      	ldr	r0, [r7, #4]
 800845e:	f000 fa1f 	bl	80088a0 <USBD_CtlSendData>
    }

    if (req->wLength == 0U)
 8008462:	683b      	ldr	r3, [r7, #0]
 8008464:	88db      	ldrh	r3, [r3, #6]
 8008466:	2b00      	cmp	r3, #0
 8008468:	d104      	bne.n	8008474 <USBD_GetDescriptor+0x2c8>
    {
      (void)USBD_CtlSendStatus(pdev);
 800846a:	6878      	ldr	r0, [r7, #4]
 800846c:	f000 fa58 	bl	8008920 <USBD_CtlSendStatus>
 8008470:	e000      	b.n	8008474 <USBD_GetDescriptor+0x2c8>
    return;
 8008472:	bf00      	nop
    }
  }
}
 8008474:	3710      	adds	r7, #16
 8008476:	46bd      	mov	sp, r7
 8008478:	bd80      	pop	{r7, pc}
 800847a:	bf00      	nop

0800847c <USBD_SetAddress>:
* @param  req: usb request
* @retval status
*/
static void USBD_SetAddress(USBD_HandleTypeDef *pdev,
                            USBD_SetupReqTypedef *req)
{
 800847c:	b580      	push	{r7, lr}
 800847e:	b084      	sub	sp, #16
 8008480:	af00      	add	r7, sp, #0
 8008482:	6078      	str	r0, [r7, #4]
 8008484:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr;

  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 8008486:	683b      	ldr	r3, [r7, #0]
 8008488:	889b      	ldrh	r3, [r3, #4]
 800848a:	2b00      	cmp	r3, #0
 800848c:	d130      	bne.n	80084f0 <USBD_SetAddress+0x74>
 800848e:	683b      	ldr	r3, [r7, #0]
 8008490:	88db      	ldrh	r3, [r3, #6]
 8008492:	2b00      	cmp	r3, #0
 8008494:	d12c      	bne.n	80084f0 <USBD_SetAddress+0x74>
 8008496:	683b      	ldr	r3, [r7, #0]
 8008498:	885b      	ldrh	r3, [r3, #2]
 800849a:	2b7f      	cmp	r3, #127	@ 0x7f
 800849c:	d828      	bhi.n	80084f0 <USBD_SetAddress+0x74>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 800849e:	683b      	ldr	r3, [r7, #0]
 80084a0:	885b      	ldrh	r3, [r3, #2]
 80084a2:	b2db      	uxtb	r3, r3
 80084a4:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80084a8:	73fb      	strb	r3, [r7, #15]

    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80084aa:	687b      	ldr	r3, [r7, #4]
 80084ac:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80084b0:	2b03      	cmp	r3, #3
 80084b2:	d104      	bne.n	80084be <USBD_SetAddress+0x42>
    {
      USBD_CtlError(pdev, req);
 80084b4:	6839      	ldr	r1, [r7, #0]
 80084b6:	6878      	ldr	r0, [r7, #4]
 80084b8:	f000 f988 	bl	80087cc <USBD_CtlError>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80084bc:	e01d      	b.n	80084fa <USBD_SetAddress+0x7e>
    }
    else
    {
      pdev->dev_address = dev_addr;
 80084be:	687b      	ldr	r3, [r7, #4]
 80084c0:	7bfa      	ldrb	r2, [r7, #15]
 80084c2:	f883 229e 	strb.w	r2, [r3, #670]	@ 0x29e
      USBD_LL_SetUSBAddress(pdev, dev_addr);
 80084c6:	7bfb      	ldrb	r3, [r7, #15]
 80084c8:	4619      	mov	r1, r3
 80084ca:	6878      	ldr	r0, [r7, #4]
 80084cc:	f003 fc8b 	bl	800bde6 <USBD_LL_SetUSBAddress>
      USBD_CtlSendStatus(pdev);
 80084d0:	6878      	ldr	r0, [r7, #4]
 80084d2:	f000 fa25 	bl	8008920 <USBD_CtlSendStatus>

      if (dev_addr != 0U)
 80084d6:	7bfb      	ldrb	r3, [r7, #15]
 80084d8:	2b00      	cmp	r3, #0
 80084da:	d004      	beq.n	80084e6 <USBD_SetAddress+0x6a>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 80084dc:	687b      	ldr	r3, [r7, #4]
 80084de:	2202      	movs	r2, #2
 80084e0:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80084e4:	e009      	b.n	80084fa <USBD_SetAddress+0x7e>
      }
      else
      {
        pdev->dev_state = USBD_STATE_DEFAULT;
 80084e6:	687b      	ldr	r3, [r7, #4]
 80084e8:	2201      	movs	r2, #1
 80084ea:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80084ee:	e004      	b.n	80084fa <USBD_SetAddress+0x7e>
      }
    }
  }
  else
  {
    USBD_CtlError(pdev, req);
 80084f0:	6839      	ldr	r1, [r7, #0]
 80084f2:	6878      	ldr	r0, [r7, #4]
 80084f4:	f000 f96a 	bl	80087cc <USBD_CtlError>
  }
}
 80084f8:	bf00      	nop
 80084fa:	bf00      	nop
 80084fc:	3710      	adds	r7, #16
 80084fe:	46bd      	mov	sp, r7
 8008500:	bd80      	pop	{r7, pc}
	...

08008504 <USBD_SetConfig>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_SetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8008504:	b580      	push	{r7, lr}
 8008506:	b082      	sub	sp, #8
 8008508:	af00      	add	r7, sp, #0
 800850a:	6078      	str	r0, [r7, #4]
 800850c:	6039      	str	r1, [r7, #0]
  static uint8_t cfgidx;

  cfgidx = (uint8_t)(req->wValue);
 800850e:	683b      	ldr	r3, [r7, #0]
 8008510:	885b      	ldrh	r3, [r3, #2]
 8008512:	b2da      	uxtb	r2, r3
 8008514:	4b41      	ldr	r3, [pc, #260]	@ (800861c <USBD_SetConfig+0x118>)
 8008516:	701a      	strb	r2, [r3, #0]

  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 8008518:	4b40      	ldr	r3, [pc, #256]	@ (800861c <USBD_SetConfig+0x118>)
 800851a:	781b      	ldrb	r3, [r3, #0]
 800851c:	2b01      	cmp	r3, #1
 800851e:	d904      	bls.n	800852a <USBD_SetConfig+0x26>
  {
    USBD_CtlError(pdev, req);
 8008520:	6839      	ldr	r1, [r7, #0]
 8008522:	6878      	ldr	r0, [r7, #4]
 8008524:	f000 f952 	bl	80087cc <USBD_CtlError>
 8008528:	e075      	b.n	8008616 <USBD_SetConfig+0x112>
  }
  else
  {
    switch (pdev->dev_state)
 800852a:	687b      	ldr	r3, [r7, #4]
 800852c:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8008530:	2b02      	cmp	r3, #2
 8008532:	d002      	beq.n	800853a <USBD_SetConfig+0x36>
 8008534:	2b03      	cmp	r3, #3
 8008536:	d023      	beq.n	8008580 <USBD_SetConfig+0x7c>
 8008538:	e062      	b.n	8008600 <USBD_SetConfig+0xfc>
    {
      case USBD_STATE_ADDRESSED:
        if (cfgidx)
 800853a:	4b38      	ldr	r3, [pc, #224]	@ (800861c <USBD_SetConfig+0x118>)
 800853c:	781b      	ldrb	r3, [r3, #0]
 800853e:	2b00      	cmp	r3, #0
 8008540:	d01a      	beq.n	8008578 <USBD_SetConfig+0x74>
        {
          pdev->dev_config = cfgidx;
 8008542:	4b36      	ldr	r3, [pc, #216]	@ (800861c <USBD_SetConfig+0x118>)
 8008544:	781b      	ldrb	r3, [r3, #0]
 8008546:	461a      	mov	r2, r3
 8008548:	687b      	ldr	r3, [r7, #4]
 800854a:	605a      	str	r2, [r3, #4]
          pdev->dev_state = USBD_STATE_CONFIGURED;
 800854c:	687b      	ldr	r3, [r7, #4]
 800854e:	2203      	movs	r2, #3
 8008550:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
          if (USBD_SetClassConfig(pdev, cfgidx) == USBD_FAIL)
 8008554:	4b31      	ldr	r3, [pc, #196]	@ (800861c <USBD_SetConfig+0x118>)
 8008556:	781b      	ldrb	r3, [r3, #0]
 8008558:	4619      	mov	r1, r3
 800855a:	6878      	ldr	r0, [r7, #4]
 800855c:	f7ff f9e8 	bl	8007930 <USBD_SetClassConfig>
 8008560:	4603      	mov	r3, r0
 8008562:	2b02      	cmp	r3, #2
 8008564:	d104      	bne.n	8008570 <USBD_SetConfig+0x6c>
          {
            USBD_CtlError(pdev, req);
 8008566:	6839      	ldr	r1, [r7, #0]
 8008568:	6878      	ldr	r0, [r7, #4]
 800856a:	f000 f92f 	bl	80087cc <USBD_CtlError>
            return;
 800856e:	e052      	b.n	8008616 <USBD_SetConfig+0x112>
          }
          USBD_CtlSendStatus(pdev);
 8008570:	6878      	ldr	r0, [r7, #4]
 8008572:	f000 f9d5 	bl	8008920 <USBD_CtlSendStatus>
        }
        else
        {
          USBD_CtlSendStatus(pdev);
        }
        break;
 8008576:	e04e      	b.n	8008616 <USBD_SetConfig+0x112>
          USBD_CtlSendStatus(pdev);
 8008578:	6878      	ldr	r0, [r7, #4]
 800857a:	f000 f9d1 	bl	8008920 <USBD_CtlSendStatus>
        break;
 800857e:	e04a      	b.n	8008616 <USBD_SetConfig+0x112>

      case USBD_STATE_CONFIGURED:
        if (cfgidx == 0U)
 8008580:	4b26      	ldr	r3, [pc, #152]	@ (800861c <USBD_SetConfig+0x118>)
 8008582:	781b      	ldrb	r3, [r3, #0]
 8008584:	2b00      	cmp	r3, #0
 8008586:	d112      	bne.n	80085ae <USBD_SetConfig+0xaa>
        {
          pdev->dev_state = USBD_STATE_ADDRESSED;
 8008588:	687b      	ldr	r3, [r7, #4]
 800858a:	2202      	movs	r2, #2
 800858c:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
          pdev->dev_config = cfgidx;
 8008590:	4b22      	ldr	r3, [pc, #136]	@ (800861c <USBD_SetConfig+0x118>)
 8008592:	781b      	ldrb	r3, [r3, #0]
 8008594:	461a      	mov	r2, r3
 8008596:	687b      	ldr	r3, [r7, #4]
 8008598:	605a      	str	r2, [r3, #4]
          USBD_ClrClassConfig(pdev, cfgidx);
 800859a:	4b20      	ldr	r3, [pc, #128]	@ (800861c <USBD_SetConfig+0x118>)
 800859c:	781b      	ldrb	r3, [r3, #0]
 800859e:	4619      	mov	r1, r3
 80085a0:	6878      	ldr	r0, [r7, #4]
 80085a2:	f7ff f9e4 	bl	800796e <USBD_ClrClassConfig>
          USBD_CtlSendStatus(pdev);
 80085a6:	6878      	ldr	r0, [r7, #4]
 80085a8:	f000 f9ba 	bl	8008920 <USBD_CtlSendStatus>
        }
        else
        {
          USBD_CtlSendStatus(pdev);
        }
        break;
 80085ac:	e033      	b.n	8008616 <USBD_SetConfig+0x112>
        else if (cfgidx != pdev->dev_config)
 80085ae:	4b1b      	ldr	r3, [pc, #108]	@ (800861c <USBD_SetConfig+0x118>)
 80085b0:	781b      	ldrb	r3, [r3, #0]
 80085b2:	461a      	mov	r2, r3
 80085b4:	687b      	ldr	r3, [r7, #4]
 80085b6:	685b      	ldr	r3, [r3, #4]
 80085b8:	429a      	cmp	r2, r3
 80085ba:	d01d      	beq.n	80085f8 <USBD_SetConfig+0xf4>
          USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 80085bc:	687b      	ldr	r3, [r7, #4]
 80085be:	685b      	ldr	r3, [r3, #4]
 80085c0:	b2db      	uxtb	r3, r3
 80085c2:	4619      	mov	r1, r3
 80085c4:	6878      	ldr	r0, [r7, #4]
 80085c6:	f7ff f9d2 	bl	800796e <USBD_ClrClassConfig>
          pdev->dev_config = cfgidx;
 80085ca:	4b14      	ldr	r3, [pc, #80]	@ (800861c <USBD_SetConfig+0x118>)
 80085cc:	781b      	ldrb	r3, [r3, #0]
 80085ce:	461a      	mov	r2, r3
 80085d0:	687b      	ldr	r3, [r7, #4]
 80085d2:	605a      	str	r2, [r3, #4]
          if (USBD_SetClassConfig(pdev, cfgidx) == USBD_FAIL)
 80085d4:	4b11      	ldr	r3, [pc, #68]	@ (800861c <USBD_SetConfig+0x118>)
 80085d6:	781b      	ldrb	r3, [r3, #0]
 80085d8:	4619      	mov	r1, r3
 80085da:	6878      	ldr	r0, [r7, #4]
 80085dc:	f7ff f9a8 	bl	8007930 <USBD_SetClassConfig>
 80085e0:	4603      	mov	r3, r0
 80085e2:	2b02      	cmp	r3, #2
 80085e4:	d104      	bne.n	80085f0 <USBD_SetConfig+0xec>
            USBD_CtlError(pdev, req);
 80085e6:	6839      	ldr	r1, [r7, #0]
 80085e8:	6878      	ldr	r0, [r7, #4]
 80085ea:	f000 f8ef 	bl	80087cc <USBD_CtlError>
            return;
 80085ee:	e012      	b.n	8008616 <USBD_SetConfig+0x112>
          USBD_CtlSendStatus(pdev);
 80085f0:	6878      	ldr	r0, [r7, #4]
 80085f2:	f000 f995 	bl	8008920 <USBD_CtlSendStatus>
        break;
 80085f6:	e00e      	b.n	8008616 <USBD_SetConfig+0x112>
          USBD_CtlSendStatus(pdev);
 80085f8:	6878      	ldr	r0, [r7, #4]
 80085fa:	f000 f991 	bl	8008920 <USBD_CtlSendStatus>
        break;
 80085fe:	e00a      	b.n	8008616 <USBD_SetConfig+0x112>

      default:
        USBD_CtlError(pdev, req);
 8008600:	6839      	ldr	r1, [r7, #0]
 8008602:	6878      	ldr	r0, [r7, #4]
 8008604:	f000 f8e2 	bl	80087cc <USBD_CtlError>
        USBD_ClrClassConfig(pdev, cfgidx);
 8008608:	4b04      	ldr	r3, [pc, #16]	@ (800861c <USBD_SetConfig+0x118>)
 800860a:	781b      	ldrb	r3, [r3, #0]
 800860c:	4619      	mov	r1, r3
 800860e:	6878      	ldr	r0, [r7, #4]
 8008610:	f7ff f9ad 	bl	800796e <USBD_ClrClassConfig>
        break;
 8008614:	bf00      	nop
    }
  }
}
 8008616:	3708      	adds	r7, #8
 8008618:	46bd      	mov	sp, r7
 800861a:	bd80      	pop	{r7, pc}
 800861c:	20000294 	.word	0x20000294

08008620 <USBD_GetConfig>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_GetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8008620:	b580      	push	{r7, lr}
 8008622:	b082      	sub	sp, #8
 8008624:	af00      	add	r7, sp, #0
 8008626:	6078      	str	r0, [r7, #4]
 8008628:	6039      	str	r1, [r7, #0]
  if (req->wLength != 1U)
 800862a:	683b      	ldr	r3, [r7, #0]
 800862c:	88db      	ldrh	r3, [r3, #6]
 800862e:	2b01      	cmp	r3, #1
 8008630:	d004      	beq.n	800863c <USBD_GetConfig+0x1c>
  {
    USBD_CtlError(pdev, req);
 8008632:	6839      	ldr	r1, [r7, #0]
 8008634:	6878      	ldr	r0, [r7, #4]
 8008636:	f000 f8c9 	bl	80087cc <USBD_CtlError>
      default:
        USBD_CtlError(pdev, req);
        break;
    }
  }
}
 800863a:	e022      	b.n	8008682 <USBD_GetConfig+0x62>
    switch (pdev->dev_state)
 800863c:	687b      	ldr	r3, [r7, #4]
 800863e:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8008642:	2b02      	cmp	r3, #2
 8008644:	dc02      	bgt.n	800864c <USBD_GetConfig+0x2c>
 8008646:	2b00      	cmp	r3, #0
 8008648:	dc03      	bgt.n	8008652 <USBD_GetConfig+0x32>
 800864a:	e015      	b.n	8008678 <USBD_GetConfig+0x58>
 800864c:	2b03      	cmp	r3, #3
 800864e:	d00b      	beq.n	8008668 <USBD_GetConfig+0x48>
 8008650:	e012      	b.n	8008678 <USBD_GetConfig+0x58>
        pdev->dev_default_config = 0U;
 8008652:	687b      	ldr	r3, [r7, #4]
 8008654:	2200      	movs	r2, #0
 8008656:	609a      	str	r2, [r3, #8]
        USBD_CtlSendData(pdev, (uint8_t *)(void *)&pdev->dev_default_config, 1U);
 8008658:	687b      	ldr	r3, [r7, #4]
 800865a:	3308      	adds	r3, #8
 800865c:	2201      	movs	r2, #1
 800865e:	4619      	mov	r1, r3
 8008660:	6878      	ldr	r0, [r7, #4]
 8008662:	f000 f91d 	bl	80088a0 <USBD_CtlSendData>
        break;
 8008666:	e00c      	b.n	8008682 <USBD_GetConfig+0x62>
        USBD_CtlSendData(pdev, (uint8_t *)(void *)&pdev->dev_config, 1U);
 8008668:	687b      	ldr	r3, [r7, #4]
 800866a:	3304      	adds	r3, #4
 800866c:	2201      	movs	r2, #1
 800866e:	4619      	mov	r1, r3
 8008670:	6878      	ldr	r0, [r7, #4]
 8008672:	f000 f915 	bl	80088a0 <USBD_CtlSendData>
        break;
 8008676:	e004      	b.n	8008682 <USBD_GetConfig+0x62>
        USBD_CtlError(pdev, req);
 8008678:	6839      	ldr	r1, [r7, #0]
 800867a:	6878      	ldr	r0, [r7, #4]
 800867c:	f000 f8a6 	bl	80087cc <USBD_CtlError>
        break;
 8008680:	bf00      	nop
}
 8008682:	bf00      	nop
 8008684:	3708      	adds	r7, #8
 8008686:	46bd      	mov	sp, r7
 8008688:	bd80      	pop	{r7, pc}

0800868a <USBD_GetStatus>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_GetStatus(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800868a:	b580      	push	{r7, lr}
 800868c:	b082      	sub	sp, #8
 800868e:	af00      	add	r7, sp, #0
 8008690:	6078      	str	r0, [r7, #4]
 8008692:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 8008694:	687b      	ldr	r3, [r7, #4]
 8008696:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800869a:	3b01      	subs	r3, #1
 800869c:	2b02      	cmp	r3, #2
 800869e:	d81e      	bhi.n	80086de <USBD_GetStatus+0x54>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wLength != 0x2U)
 80086a0:	683b      	ldr	r3, [r7, #0]
 80086a2:	88db      	ldrh	r3, [r3, #6]
 80086a4:	2b02      	cmp	r3, #2
 80086a6:	d004      	beq.n	80086b2 <USBD_GetStatus+0x28>
      {
        USBD_CtlError(pdev, req);
 80086a8:	6839      	ldr	r1, [r7, #0]
 80086aa:	6878      	ldr	r0, [r7, #4]
 80086ac:	f000 f88e 	bl	80087cc <USBD_CtlError>
        break;
 80086b0:	e01a      	b.n	80086e8 <USBD_GetStatus+0x5e>
      }

#if (USBD_SELF_POWERED == 1U)
      pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 80086b2:	687b      	ldr	r3, [r7, #4]
 80086b4:	2201      	movs	r2, #1
 80086b6:	60da      	str	r2, [r3, #12]
#else
      pdev->dev_config_status = 0U;
#endif

      if (pdev->dev_remote_wakeup)
 80086b8:	687b      	ldr	r3, [r7, #4]
 80086ba:	f8d3 32a4 	ldr.w	r3, [r3, #676]	@ 0x2a4
 80086be:	2b00      	cmp	r3, #0
 80086c0:	d005      	beq.n	80086ce <USBD_GetStatus+0x44>
      {
        pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 80086c2:	687b      	ldr	r3, [r7, #4]
 80086c4:	68db      	ldr	r3, [r3, #12]
 80086c6:	f043 0202 	orr.w	r2, r3, #2
 80086ca:	687b      	ldr	r3, [r7, #4]
 80086cc:	60da      	str	r2, [r3, #12]
      }

      USBD_CtlSendData(pdev, (uint8_t *)(void *)&pdev->dev_config_status, 2U);
 80086ce:	687b      	ldr	r3, [r7, #4]
 80086d0:	330c      	adds	r3, #12
 80086d2:	2202      	movs	r2, #2
 80086d4:	4619      	mov	r1, r3
 80086d6:	6878      	ldr	r0, [r7, #4]
 80086d8:	f000 f8e2 	bl	80088a0 <USBD_CtlSendData>
      break;
 80086dc:	e004      	b.n	80086e8 <USBD_GetStatus+0x5e>

    default:
      USBD_CtlError(pdev, req);
 80086de:	6839      	ldr	r1, [r7, #0]
 80086e0:	6878      	ldr	r0, [r7, #4]
 80086e2:	f000 f873 	bl	80087cc <USBD_CtlError>
      break;
 80086e6:	bf00      	nop
  }
}
 80086e8:	bf00      	nop
 80086ea:	3708      	adds	r7, #8
 80086ec:	46bd      	mov	sp, r7
 80086ee:	bd80      	pop	{r7, pc}

080086f0 <USBD_SetFeature>:
* @param  req: usb request
* @retval status
*/
static void USBD_SetFeature(USBD_HandleTypeDef *pdev,
                            USBD_SetupReqTypedef *req)
{
 80086f0:	b580      	push	{r7, lr}
 80086f2:	b082      	sub	sp, #8
 80086f4:	af00      	add	r7, sp, #0
 80086f6:	6078      	str	r0, [r7, #4]
 80086f8:	6039      	str	r1, [r7, #0]
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 80086fa:	683b      	ldr	r3, [r7, #0]
 80086fc:	885b      	ldrh	r3, [r3, #2]
 80086fe:	2b01      	cmp	r3, #1
 8008700:	d106      	bne.n	8008710 <USBD_SetFeature+0x20>
  {
    pdev->dev_remote_wakeup = 1U;
 8008702:	687b      	ldr	r3, [r7, #4]
 8008704:	2201      	movs	r2, #1
 8008706:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
    USBD_CtlSendStatus(pdev);
 800870a:	6878      	ldr	r0, [r7, #4]
 800870c:	f000 f908 	bl	8008920 <USBD_CtlSendStatus>
  }
}
 8008710:	bf00      	nop
 8008712:	3708      	adds	r7, #8
 8008714:	46bd      	mov	sp, r7
 8008716:	bd80      	pop	{r7, pc}

08008718 <USBD_ClrFeature>:
* @param  req: usb request
* @retval status
*/
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev,
                            USBD_SetupReqTypedef *req)
{
 8008718:	b580      	push	{r7, lr}
 800871a:	b082      	sub	sp, #8
 800871c:	af00      	add	r7, sp, #0
 800871e:	6078      	str	r0, [r7, #4]
 8008720:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 8008722:	687b      	ldr	r3, [r7, #4]
 8008724:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8008728:	3b01      	subs	r3, #1
 800872a:	2b02      	cmp	r3, #2
 800872c:	d80b      	bhi.n	8008746 <USBD_ClrFeature+0x2e>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800872e:	683b      	ldr	r3, [r7, #0]
 8008730:	885b      	ldrh	r3, [r3, #2]
 8008732:	2b01      	cmp	r3, #1
 8008734:	d10c      	bne.n	8008750 <USBD_ClrFeature+0x38>
      {
        pdev->dev_remote_wakeup = 0U;
 8008736:	687b      	ldr	r3, [r7, #4]
 8008738:	2200      	movs	r2, #0
 800873a:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
        USBD_CtlSendStatus(pdev);
 800873e:	6878      	ldr	r0, [r7, #4]
 8008740:	f000 f8ee 	bl	8008920 <USBD_CtlSendStatus>
      }
      break;
 8008744:	e004      	b.n	8008750 <USBD_ClrFeature+0x38>

    default:
      USBD_CtlError(pdev, req);
 8008746:	6839      	ldr	r1, [r7, #0]
 8008748:	6878      	ldr	r0, [r7, #4]
 800874a:	f000 f83f 	bl	80087cc <USBD_CtlError>
      break;
 800874e:	e000      	b.n	8008752 <USBD_ClrFeature+0x3a>
      break;
 8008750:	bf00      	nop
  }
}
 8008752:	bf00      	nop
 8008754:	3708      	adds	r7, #8
 8008756:	46bd      	mov	sp, r7
 8008758:	bd80      	pop	{r7, pc}

0800875a <USBD_ParseSetupRequest>:
* @param  req: usb request
* @retval None
*/

void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
 800875a:	b480      	push	{r7}
 800875c:	b083      	sub	sp, #12
 800875e:	af00      	add	r7, sp, #0
 8008760:	6078      	str	r0, [r7, #4]
 8008762:	6039      	str	r1, [r7, #0]
  req->bmRequest = *(uint8_t *)(pdata);
 8008764:	683b      	ldr	r3, [r7, #0]
 8008766:	781a      	ldrb	r2, [r3, #0]
 8008768:	687b      	ldr	r3, [r7, #4]
 800876a:	701a      	strb	r2, [r3, #0]
  req->bRequest = *(uint8_t *)(pdata + 1U);
 800876c:	683b      	ldr	r3, [r7, #0]
 800876e:	785a      	ldrb	r2, [r3, #1]
 8008770:	687b      	ldr	r3, [r7, #4]
 8008772:	705a      	strb	r2, [r3, #1]
  req->wValue = SWAPBYTE(pdata + 2U);
 8008774:	683b      	ldr	r3, [r7, #0]
 8008776:	3302      	adds	r3, #2
 8008778:	781b      	ldrb	r3, [r3, #0]
 800877a:	461a      	mov	r2, r3
 800877c:	683b      	ldr	r3, [r7, #0]
 800877e:	3303      	adds	r3, #3
 8008780:	781b      	ldrb	r3, [r3, #0]
 8008782:	021b      	lsls	r3, r3, #8
 8008784:	b29b      	uxth	r3, r3
 8008786:	4413      	add	r3, r2
 8008788:	b29a      	uxth	r2, r3
 800878a:	687b      	ldr	r3, [r7, #4]
 800878c:	805a      	strh	r2, [r3, #2]
  req->wIndex = SWAPBYTE(pdata + 4U);
 800878e:	683b      	ldr	r3, [r7, #0]
 8008790:	3304      	adds	r3, #4
 8008792:	781b      	ldrb	r3, [r3, #0]
 8008794:	461a      	mov	r2, r3
 8008796:	683b      	ldr	r3, [r7, #0]
 8008798:	3305      	adds	r3, #5
 800879a:	781b      	ldrb	r3, [r3, #0]
 800879c:	021b      	lsls	r3, r3, #8
 800879e:	b29b      	uxth	r3, r3
 80087a0:	4413      	add	r3, r2
 80087a2:	b29a      	uxth	r2, r3
 80087a4:	687b      	ldr	r3, [r7, #4]
 80087a6:	809a      	strh	r2, [r3, #4]
  req->wLength = SWAPBYTE(pdata + 6U);
 80087a8:	683b      	ldr	r3, [r7, #0]
 80087aa:	3306      	adds	r3, #6
 80087ac:	781b      	ldrb	r3, [r3, #0]
 80087ae:	461a      	mov	r2, r3
 80087b0:	683b      	ldr	r3, [r7, #0]
 80087b2:	3307      	adds	r3, #7
 80087b4:	781b      	ldrb	r3, [r3, #0]
 80087b6:	021b      	lsls	r3, r3, #8
 80087b8:	b29b      	uxth	r3, r3
 80087ba:	4413      	add	r3, r2
 80087bc:	b29a      	uxth	r2, r3
 80087be:	687b      	ldr	r3, [r7, #4]
 80087c0:	80da      	strh	r2, [r3, #6]

}
 80087c2:	bf00      	nop
 80087c4:	370c      	adds	r7, #12
 80087c6:	46bd      	mov	sp, r7
 80087c8:	bc80      	pop	{r7}
 80087ca:	4770      	bx	lr

080087cc <USBD_CtlError>:
* @retval None
*/

void USBD_CtlError(USBD_HandleTypeDef *pdev,
                   USBD_SetupReqTypedef *req)
{
 80087cc:	b580      	push	{r7, lr}
 80087ce:	b082      	sub	sp, #8
 80087d0:	af00      	add	r7, sp, #0
 80087d2:	6078      	str	r0, [r7, #4]
 80087d4:	6039      	str	r1, [r7, #0]
  USBD_LL_StallEP(pdev, 0x80U);
 80087d6:	2180      	movs	r1, #128	@ 0x80
 80087d8:	6878      	ldr	r0, [r7, #4]
 80087da:	f003 fa9b 	bl	800bd14 <USBD_LL_StallEP>
  USBD_LL_StallEP(pdev, 0U);
 80087de:	2100      	movs	r1, #0
 80087e0:	6878      	ldr	r0, [r7, #4]
 80087e2:	f003 fa97 	bl	800bd14 <USBD_LL_StallEP>
}
 80087e6:	bf00      	nop
 80087e8:	3708      	adds	r7, #8
 80087ea:	46bd      	mov	sp, r7
 80087ec:	bd80      	pop	{r7, pc}

080087ee <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 80087ee:	b580      	push	{r7, lr}
 80087f0:	b086      	sub	sp, #24
 80087f2:	af00      	add	r7, sp, #0
 80087f4:	60f8      	str	r0, [r7, #12]
 80087f6:	60b9      	str	r1, [r7, #8]
 80087f8:	607a      	str	r2, [r7, #4]
  uint8_t idx = 0U;
 80087fa:	2300      	movs	r3, #0
 80087fc:	75fb      	strb	r3, [r7, #23]

  if (desc != NULL)
 80087fe:	68fb      	ldr	r3, [r7, #12]
 8008800:	2b00      	cmp	r3, #0
 8008802:	d032      	beq.n	800886a <USBD_GetString+0x7c>
  {
    *len = (uint16_t)USBD_GetLen(desc) * 2U + 2U;
 8008804:	68f8      	ldr	r0, [r7, #12]
 8008806:	f000 f834 	bl	8008872 <USBD_GetLen>
 800880a:	4603      	mov	r3, r0
 800880c:	3301      	adds	r3, #1
 800880e:	b29b      	uxth	r3, r3
 8008810:	005b      	lsls	r3, r3, #1
 8008812:	b29a      	uxth	r2, r3
 8008814:	687b      	ldr	r3, [r7, #4]
 8008816:	801a      	strh	r2, [r3, #0]
    unicode[idx++] = *(uint8_t *)(void *)len;
 8008818:	7dfb      	ldrb	r3, [r7, #23]
 800881a:	1c5a      	adds	r2, r3, #1
 800881c:	75fa      	strb	r2, [r7, #23]
 800881e:	461a      	mov	r2, r3
 8008820:	68bb      	ldr	r3, [r7, #8]
 8008822:	4413      	add	r3, r2
 8008824:	687a      	ldr	r2, [r7, #4]
 8008826:	7812      	ldrb	r2, [r2, #0]
 8008828:	701a      	strb	r2, [r3, #0]
    unicode[idx++] = USB_DESC_TYPE_STRING;
 800882a:	7dfb      	ldrb	r3, [r7, #23]
 800882c:	1c5a      	adds	r2, r3, #1
 800882e:	75fa      	strb	r2, [r7, #23]
 8008830:	461a      	mov	r2, r3
 8008832:	68bb      	ldr	r3, [r7, #8]
 8008834:	4413      	add	r3, r2
 8008836:	2203      	movs	r2, #3
 8008838:	701a      	strb	r2, [r3, #0]

    while (*desc != '\0')
 800883a:	e012      	b.n	8008862 <USBD_GetString+0x74>
    {
      unicode[idx++] = *desc++;
 800883c:	68fb      	ldr	r3, [r7, #12]
 800883e:	1c5a      	adds	r2, r3, #1
 8008840:	60fa      	str	r2, [r7, #12]
 8008842:	7dfa      	ldrb	r2, [r7, #23]
 8008844:	1c51      	adds	r1, r2, #1
 8008846:	75f9      	strb	r1, [r7, #23]
 8008848:	4611      	mov	r1, r2
 800884a:	68ba      	ldr	r2, [r7, #8]
 800884c:	440a      	add	r2, r1
 800884e:	781b      	ldrb	r3, [r3, #0]
 8008850:	7013      	strb	r3, [r2, #0]
      unicode[idx++] =  0U;
 8008852:	7dfb      	ldrb	r3, [r7, #23]
 8008854:	1c5a      	adds	r2, r3, #1
 8008856:	75fa      	strb	r2, [r7, #23]
 8008858:	461a      	mov	r2, r3
 800885a:	68bb      	ldr	r3, [r7, #8]
 800885c:	4413      	add	r3, r2
 800885e:	2200      	movs	r2, #0
 8008860:	701a      	strb	r2, [r3, #0]
    while (*desc != '\0')
 8008862:	68fb      	ldr	r3, [r7, #12]
 8008864:	781b      	ldrb	r3, [r3, #0]
 8008866:	2b00      	cmp	r3, #0
 8008868:	d1e8      	bne.n	800883c <USBD_GetString+0x4e>
    }
  }
}
 800886a:	bf00      	nop
 800886c:	3718      	adds	r7, #24
 800886e:	46bd      	mov	sp, r7
 8008870:	bd80      	pop	{r7, pc}

08008872 <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 8008872:	b480      	push	{r7}
 8008874:	b085      	sub	sp, #20
 8008876:	af00      	add	r7, sp, #0
 8008878:	6078      	str	r0, [r7, #4]
  uint8_t  len = 0U;
 800887a:	2300      	movs	r3, #0
 800887c:	73fb      	strb	r3, [r7, #15]

  while (*buf != '\0')
 800887e:	e005      	b.n	800888c <USBD_GetLen+0x1a>
  {
    len++;
 8008880:	7bfb      	ldrb	r3, [r7, #15]
 8008882:	3301      	adds	r3, #1
 8008884:	73fb      	strb	r3, [r7, #15]
    buf++;
 8008886:	687b      	ldr	r3, [r7, #4]
 8008888:	3301      	adds	r3, #1
 800888a:	607b      	str	r3, [r7, #4]
  while (*buf != '\0')
 800888c:	687b      	ldr	r3, [r7, #4]
 800888e:	781b      	ldrb	r3, [r3, #0]
 8008890:	2b00      	cmp	r3, #0
 8008892:	d1f5      	bne.n	8008880 <USBD_GetLen+0xe>
  }

  return len;
 8008894:	7bfb      	ldrb	r3, [r7, #15]
}
 8008896:	4618      	mov	r0, r3
 8008898:	3714      	adds	r7, #20
 800889a:	46bd      	mov	sp, r7
 800889c:	bc80      	pop	{r7}
 800889e:	4770      	bx	lr

080088a0 <USBD_CtlSendData>:
* @param  len: length of data to be sent
* @retval status
*/
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint16_t len)
{
 80088a0:	b580      	push	{r7, lr}
 80088a2:	b084      	sub	sp, #16
 80088a4:	af00      	add	r7, sp, #0
 80088a6:	60f8      	str	r0, [r7, #12]
 80088a8:	60b9      	str	r1, [r7, #8]
 80088aa:	4613      	mov	r3, r2
 80088ac:	80fb      	strh	r3, [r7, #6]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 80088ae:	68fb      	ldr	r3, [r7, #12]
 80088b0:	2202      	movs	r2, #2
 80088b2:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->ep_in[0].total_length = len;
 80088b6:	88fa      	ldrh	r2, [r7, #6]
 80088b8:	68fb      	ldr	r3, [r7, #12]
 80088ba:	61da      	str	r2, [r3, #28]
  pdev->ep_in[0].rem_length   = len;
 80088bc:	88fa      	ldrh	r2, [r7, #6]
 80088be:	68fb      	ldr	r3, [r7, #12]
 80088c0:	621a      	str	r2, [r3, #32]

  /* Start the transfer */
  USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 80088c2:	88fb      	ldrh	r3, [r7, #6]
 80088c4:	68ba      	ldr	r2, [r7, #8]
 80088c6:	2100      	movs	r1, #0
 80088c8:	68f8      	ldr	r0, [r7, #12]
 80088ca:	f003 faab 	bl	800be24 <USBD_LL_Transmit>

  return USBD_OK;
 80088ce:	2300      	movs	r3, #0
}
 80088d0:	4618      	mov	r0, r3
 80088d2:	3710      	adds	r7, #16
 80088d4:	46bd      	mov	sp, r7
 80088d6:	bd80      	pop	{r7, pc}

080088d8 <USBD_CtlContinueSendData>:
* @param  len: length of data to be sent
* @retval status
*/
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint16_t len)
{
 80088d8:	b580      	push	{r7, lr}
 80088da:	b084      	sub	sp, #16
 80088dc:	af00      	add	r7, sp, #0
 80088de:	60f8      	str	r0, [r7, #12]
 80088e0:	60b9      	str	r1, [r7, #8]
 80088e2:	4613      	mov	r3, r2
 80088e4:	80fb      	strh	r3, [r7, #6]
  /* Start the next transfer */
  USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 80088e6:	88fb      	ldrh	r3, [r7, #6]
 80088e8:	68ba      	ldr	r2, [r7, #8]
 80088ea:	2100      	movs	r1, #0
 80088ec:	68f8      	ldr	r0, [r7, #12]
 80088ee:	f003 fa99 	bl	800be24 <USBD_LL_Transmit>

  return USBD_OK;
 80088f2:	2300      	movs	r3, #0
}
 80088f4:	4618      	mov	r0, r3
 80088f6:	3710      	adds	r7, #16
 80088f8:	46bd      	mov	sp, r7
 80088fa:	bd80      	pop	{r7, pc}

080088fc <USBD_CtlContinueRx>:
* @param  len: length of data to be received
* @retval status
*/
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint16_t len)
{
 80088fc:	b580      	push	{r7, lr}
 80088fe:	b084      	sub	sp, #16
 8008900:	af00      	add	r7, sp, #0
 8008902:	60f8      	str	r0, [r7, #12]
 8008904:	60b9      	str	r1, [r7, #8]
 8008906:	4613      	mov	r3, r2
 8008908:	80fb      	strh	r3, [r7, #6]
  USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800890a:	88fb      	ldrh	r3, [r7, #6]
 800890c:	68ba      	ldr	r2, [r7, #8]
 800890e:	2100      	movs	r1, #0
 8008910:	68f8      	ldr	r0, [r7, #12]
 8008912:	f003 faaa 	bl	800be6a <USBD_LL_PrepareReceive>

  return USBD_OK;
 8008916:	2300      	movs	r3, #0
}
 8008918:	4618      	mov	r0, r3
 800891a:	3710      	adds	r7, #16
 800891c:	46bd      	mov	sp, r7
 800891e:	bd80      	pop	{r7, pc}

08008920 <USBD_CtlSendStatus>:
*         send zero lzngth packet on the ctl pipe
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 8008920:	b580      	push	{r7, lr}
 8008922:	b082      	sub	sp, #8
 8008924:	af00      	add	r7, sp, #0
 8008926:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 8008928:	687b      	ldr	r3, [r7, #4]
 800892a:	2204      	movs	r2, #4
 800892c:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 8008930:	2300      	movs	r3, #0
 8008932:	2200      	movs	r2, #0
 8008934:	2100      	movs	r1, #0
 8008936:	6878      	ldr	r0, [r7, #4]
 8008938:	f003 fa74 	bl	800be24 <USBD_LL_Transmit>

  return USBD_OK;
 800893c:	2300      	movs	r3, #0
}
 800893e:	4618      	mov	r0, r3
 8008940:	3708      	adds	r7, #8
 8008942:	46bd      	mov	sp, r7
 8008944:	bd80      	pop	{r7, pc}

08008946 <USBD_CtlReceiveStatus>:
*         receive zero lzngth packet on the ctl pipe
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 8008946:	b580      	push	{r7, lr}
 8008948:	b082      	sub	sp, #8
 800894a:	af00      	add	r7, sp, #0
 800894c:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 800894e:	687b      	ldr	r3, [r7, #4]
 8008950:	2205      	movs	r2, #5
 8008952:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8008956:	2300      	movs	r3, #0
 8008958:	2200      	movs	r2, #0
 800895a:	2100      	movs	r1, #0
 800895c:	6878      	ldr	r0, [r7, #4]
 800895e:	f003 fa84 	bl	800be6a <USBD_LL_PrepareReceive>

  return USBD_OK;
 8008962:	2300      	movs	r3, #0
}
 8008964:	4618      	mov	r0, r3
 8008966:	3708      	adds	r7, #8
 8008968:	46bd      	mov	sp, r7
 800896a:	bd80      	pop	{r7, pc}

0800896c <__NVIC_SetPriority>:
{
 800896c:	b480      	push	{r7}
 800896e:	b083      	sub	sp, #12
 8008970:	af00      	add	r7, sp, #0
 8008972:	4603      	mov	r3, r0
 8008974:	6039      	str	r1, [r7, #0]
 8008976:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8008978:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800897c:	2b00      	cmp	r3, #0
 800897e:	db0a      	blt.n	8008996 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8008980:	683b      	ldr	r3, [r7, #0]
 8008982:	b2da      	uxtb	r2, r3
 8008984:	490c      	ldr	r1, [pc, #48]	@ (80089b8 <__NVIC_SetPriority+0x4c>)
 8008986:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800898a:	0112      	lsls	r2, r2, #4
 800898c:	b2d2      	uxtb	r2, r2
 800898e:	440b      	add	r3, r1
 8008990:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 8008994:	e00a      	b.n	80089ac <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8008996:	683b      	ldr	r3, [r7, #0]
 8008998:	b2da      	uxtb	r2, r3
 800899a:	4908      	ldr	r1, [pc, #32]	@ (80089bc <__NVIC_SetPriority+0x50>)
 800899c:	79fb      	ldrb	r3, [r7, #7]
 800899e:	f003 030f 	and.w	r3, r3, #15
 80089a2:	3b04      	subs	r3, #4
 80089a4:	0112      	lsls	r2, r2, #4
 80089a6:	b2d2      	uxtb	r2, r2
 80089a8:	440b      	add	r3, r1
 80089aa:	761a      	strb	r2, [r3, #24]
}
 80089ac:	bf00      	nop
 80089ae:	370c      	adds	r7, #12
 80089b0:	46bd      	mov	sp, r7
 80089b2:	bc80      	pop	{r7}
 80089b4:	4770      	bx	lr
 80089b6:	bf00      	nop
 80089b8:	e000e100 	.word	0xe000e100
 80089bc:	e000ed00 	.word	0xe000ed00

080089c0 <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 80089c0:	b580      	push	{r7, lr}
 80089c2:	af00      	add	r7, sp, #0
#if (__ARM_ARCH_7A__ == 0U)
  /* Service Call interrupt might be configured before kernel start     */
  /* and when its priority is lower or equal to BASEPRI, svc intruction */
  /* causes a Hard Fault.                                               */
  NVIC_SetPriority (SVCall_IRQ_NBR, 0U);
 80089c4:	2100      	movs	r1, #0
 80089c6:	f06f 0004 	mvn.w	r0, #4
 80089ca:	f7ff ffcf 	bl	800896c <__NVIC_SetPriority>
#endif
}
 80089ce:	bf00      	nop
 80089d0:	bd80      	pop	{r7, pc}
	...

080089d4 <osKernelInitialize>:
static uint32_t OS_Tick_GetOverflow (void);
/* Get OS Tick interval */
static uint32_t OS_Tick_GetInterval (void);
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 80089d4:	b480      	push	{r7}
 80089d6:	b083      	sub	sp, #12
 80089d8:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80089da:	f3ef 8305 	mrs	r3, IPSR
 80089de:	603b      	str	r3, [r7, #0]
  return(result);
 80089e0:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 80089e2:	2b00      	cmp	r3, #0
 80089e4:	d003      	beq.n	80089ee <osKernelInitialize+0x1a>
    stat = osErrorISR;
 80089e6:	f06f 0305 	mvn.w	r3, #5
 80089ea:	607b      	str	r3, [r7, #4]
 80089ec:	e00c      	b.n	8008a08 <osKernelInitialize+0x34>
  }
  else {
    if (KernelState == osKernelInactive) {
 80089ee:	4b09      	ldr	r3, [pc, #36]	@ (8008a14 <osKernelInitialize+0x40>)
 80089f0:	681b      	ldr	r3, [r3, #0]
 80089f2:	2b00      	cmp	r3, #0
 80089f4:	d105      	bne.n	8008a02 <osKernelInitialize+0x2e>
        EvrFreeRTOSSetup(0U);
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 80089f6:	4b07      	ldr	r3, [pc, #28]	@ (8008a14 <osKernelInitialize+0x40>)
 80089f8:	2201      	movs	r2, #1
 80089fa:	601a      	str	r2, [r3, #0]
      stat = osOK;
 80089fc:	2300      	movs	r3, #0
 80089fe:	607b      	str	r3, [r7, #4]
 8008a00:	e002      	b.n	8008a08 <osKernelInitialize+0x34>
    } else {
      stat = osError;
 8008a02:	f04f 33ff 	mov.w	r3, #4294967295
 8008a06:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8008a08:	687b      	ldr	r3, [r7, #4]
}
 8008a0a:	4618      	mov	r0, r3
 8008a0c:	370c      	adds	r7, #12
 8008a0e:	46bd      	mov	sp, r7
 8008a10:	bc80      	pop	{r7}
 8008a12:	4770      	bx	lr
 8008a14:	20000298 	.word	0x20000298

08008a18 <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 8008a18:	b580      	push	{r7, lr}
 8008a1a:	b082      	sub	sp, #8
 8008a1c:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8008a1e:	f3ef 8305 	mrs	r3, IPSR
 8008a22:	603b      	str	r3, [r7, #0]
  return(result);
 8008a24:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 8008a26:	2b00      	cmp	r3, #0
 8008a28:	d003      	beq.n	8008a32 <osKernelStart+0x1a>
    stat = osErrorISR;
 8008a2a:	f06f 0305 	mvn.w	r3, #5
 8008a2e:	607b      	str	r3, [r7, #4]
 8008a30:	e010      	b.n	8008a54 <osKernelStart+0x3c>
  }
  else {
    if (KernelState == osKernelReady) {
 8008a32:	4b0b      	ldr	r3, [pc, #44]	@ (8008a60 <osKernelStart+0x48>)
 8008a34:	681b      	ldr	r3, [r3, #0]
 8008a36:	2b01      	cmp	r3, #1
 8008a38:	d109      	bne.n	8008a4e <osKernelStart+0x36>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 8008a3a:	f7ff ffc1 	bl	80089c0 <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 8008a3e:	4b08      	ldr	r3, [pc, #32]	@ (8008a60 <osKernelStart+0x48>)
 8008a40:	2202      	movs	r2, #2
 8008a42:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 8008a44:	f001 fa66 	bl	8009f14 <vTaskStartScheduler>
      stat = osOK;
 8008a48:	2300      	movs	r3, #0
 8008a4a:	607b      	str	r3, [r7, #4]
 8008a4c:	e002      	b.n	8008a54 <osKernelStart+0x3c>
    } else {
      stat = osError;
 8008a4e:	f04f 33ff 	mov.w	r3, #4294967295
 8008a52:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8008a54:	687b      	ldr	r3, [r7, #4]
}
 8008a56:	4618      	mov	r0, r3
 8008a58:	3708      	adds	r7, #8
 8008a5a:	46bd      	mov	sp, r7
 8008a5c:	bd80      	pop	{r7, pc}
 8008a5e:	bf00      	nop
 8008a60:	20000298 	.word	0x20000298

08008a64 <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 8008a64:	b580      	push	{r7, lr}
 8008a66:	b08e      	sub	sp, #56	@ 0x38
 8008a68:	af04      	add	r7, sp, #16
 8008a6a:	60f8      	str	r0, [r7, #12]
 8008a6c:	60b9      	str	r1, [r7, #8]
 8008a6e:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 8008a70:	2300      	movs	r3, #0
 8008a72:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8008a74:	f3ef 8305 	mrs	r3, IPSR
 8008a78:	617b      	str	r3, [r7, #20]
  return(result);
 8008a7a:	697b      	ldr	r3, [r7, #20]

  if (!IS_IRQ() && (func != NULL)) {
 8008a7c:	2b00      	cmp	r3, #0
 8008a7e:	d17e      	bne.n	8008b7e <osThreadNew+0x11a>
 8008a80:	68fb      	ldr	r3, [r7, #12]
 8008a82:	2b00      	cmp	r3, #0
 8008a84:	d07b      	beq.n	8008b7e <osThreadNew+0x11a>
    stack = configMINIMAL_STACK_SIZE;
 8008a86:	2380      	movs	r3, #128	@ 0x80
 8008a88:	623b      	str	r3, [r7, #32]
    prio  = (UBaseType_t)osPriorityNormal;
 8008a8a:	2318      	movs	r3, #24
 8008a8c:	61fb      	str	r3, [r7, #28]

    name = NULL;
 8008a8e:	2300      	movs	r3, #0
 8008a90:	627b      	str	r3, [r7, #36]	@ 0x24
    mem  = -1;
 8008a92:	f04f 33ff 	mov.w	r3, #4294967295
 8008a96:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 8008a98:	687b      	ldr	r3, [r7, #4]
 8008a9a:	2b00      	cmp	r3, #0
 8008a9c:	d045      	beq.n	8008b2a <osThreadNew+0xc6>
      if (attr->name != NULL) {
 8008a9e:	687b      	ldr	r3, [r7, #4]
 8008aa0:	681b      	ldr	r3, [r3, #0]
 8008aa2:	2b00      	cmp	r3, #0
 8008aa4:	d002      	beq.n	8008aac <osThreadNew+0x48>
        name = attr->name;
 8008aa6:	687b      	ldr	r3, [r7, #4]
 8008aa8:	681b      	ldr	r3, [r3, #0]
 8008aaa:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (attr->priority != osPriorityNone) {
 8008aac:	687b      	ldr	r3, [r7, #4]
 8008aae:	699b      	ldr	r3, [r3, #24]
 8008ab0:	2b00      	cmp	r3, #0
 8008ab2:	d002      	beq.n	8008aba <osThreadNew+0x56>
        prio = (UBaseType_t)attr->priority;
 8008ab4:	687b      	ldr	r3, [r7, #4]
 8008ab6:	699b      	ldr	r3, [r3, #24]
 8008ab8:	61fb      	str	r3, [r7, #28]
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 8008aba:	69fb      	ldr	r3, [r7, #28]
 8008abc:	2b00      	cmp	r3, #0
 8008abe:	d008      	beq.n	8008ad2 <osThreadNew+0x6e>
 8008ac0:	69fb      	ldr	r3, [r7, #28]
 8008ac2:	2b38      	cmp	r3, #56	@ 0x38
 8008ac4:	d805      	bhi.n	8008ad2 <osThreadNew+0x6e>
 8008ac6:	687b      	ldr	r3, [r7, #4]
 8008ac8:	685b      	ldr	r3, [r3, #4]
 8008aca:	f003 0301 	and.w	r3, r3, #1
 8008ace:	2b00      	cmp	r3, #0
 8008ad0:	d001      	beq.n	8008ad6 <osThreadNew+0x72>
        return (NULL);
 8008ad2:	2300      	movs	r3, #0
 8008ad4:	e054      	b.n	8008b80 <osThreadNew+0x11c>
      }

      if (attr->stack_size > 0U) {
 8008ad6:	687b      	ldr	r3, [r7, #4]
 8008ad8:	695b      	ldr	r3, [r3, #20]
 8008ada:	2b00      	cmp	r3, #0
 8008adc:	d003      	beq.n	8008ae6 <osThreadNew+0x82>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 8008ade:	687b      	ldr	r3, [r7, #4]
 8008ae0:	695b      	ldr	r3, [r3, #20]
 8008ae2:	089b      	lsrs	r3, r3, #2
 8008ae4:	623b      	str	r3, [r7, #32]
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8008ae6:	687b      	ldr	r3, [r7, #4]
 8008ae8:	689b      	ldr	r3, [r3, #8]
 8008aea:	2b00      	cmp	r3, #0
 8008aec:	d00e      	beq.n	8008b0c <osThreadNew+0xa8>
 8008aee:	687b      	ldr	r3, [r7, #4]
 8008af0:	68db      	ldr	r3, [r3, #12]
 8008af2:	2b5b      	cmp	r3, #91	@ 0x5b
 8008af4:	d90a      	bls.n	8008b0c <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8008af6:	687b      	ldr	r3, [r7, #4]
 8008af8:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8008afa:	2b00      	cmp	r3, #0
 8008afc:	d006      	beq.n	8008b0c <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8008afe:	687b      	ldr	r3, [r7, #4]
 8008b00:	695b      	ldr	r3, [r3, #20]
 8008b02:	2b00      	cmp	r3, #0
 8008b04:	d002      	beq.n	8008b0c <osThreadNew+0xa8>
        mem = 1;
 8008b06:	2301      	movs	r3, #1
 8008b08:	61bb      	str	r3, [r7, #24]
 8008b0a:	e010      	b.n	8008b2e <osThreadNew+0xca>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 8008b0c:	687b      	ldr	r3, [r7, #4]
 8008b0e:	689b      	ldr	r3, [r3, #8]
 8008b10:	2b00      	cmp	r3, #0
 8008b12:	d10c      	bne.n	8008b2e <osThreadNew+0xca>
 8008b14:	687b      	ldr	r3, [r7, #4]
 8008b16:	68db      	ldr	r3, [r3, #12]
 8008b18:	2b00      	cmp	r3, #0
 8008b1a:	d108      	bne.n	8008b2e <osThreadNew+0xca>
 8008b1c:	687b      	ldr	r3, [r7, #4]
 8008b1e:	691b      	ldr	r3, [r3, #16]
 8008b20:	2b00      	cmp	r3, #0
 8008b22:	d104      	bne.n	8008b2e <osThreadNew+0xca>
          mem = 0;
 8008b24:	2300      	movs	r3, #0
 8008b26:	61bb      	str	r3, [r7, #24]
 8008b28:	e001      	b.n	8008b2e <osThreadNew+0xca>
        }
      }
    }
    else {
      mem = 0;
 8008b2a:	2300      	movs	r3, #0
 8008b2c:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 8008b2e:	69bb      	ldr	r3, [r7, #24]
 8008b30:	2b01      	cmp	r3, #1
 8008b32:	d110      	bne.n	8008b56 <osThreadNew+0xf2>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8008b34:	687b      	ldr	r3, [r7, #4]
 8008b36:	691b      	ldr	r3, [r3, #16]
                                                                                      (StaticTask_t *)attr->cb_mem);
 8008b38:	687a      	ldr	r2, [r7, #4]
 8008b3a:	6892      	ldr	r2, [r2, #8]
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8008b3c:	9202      	str	r2, [sp, #8]
 8008b3e:	9301      	str	r3, [sp, #4]
 8008b40:	69fb      	ldr	r3, [r7, #28]
 8008b42:	9300      	str	r3, [sp, #0]
 8008b44:	68bb      	ldr	r3, [r7, #8]
 8008b46:	6a3a      	ldr	r2, [r7, #32]
 8008b48:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8008b4a:	68f8      	ldr	r0, [r7, #12]
 8008b4c:	f001 f806 	bl	8009b5c <xTaskCreateStatic>
 8008b50:	4603      	mov	r3, r0
 8008b52:	613b      	str	r3, [r7, #16]
 8008b54:	e013      	b.n	8008b7e <osThreadNew+0x11a>
      #endif
    }
    else {
      if (mem == 0) {
 8008b56:	69bb      	ldr	r3, [r7, #24]
 8008b58:	2b00      	cmp	r3, #0
 8008b5a:	d110      	bne.n	8008b7e <osThreadNew+0x11a>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 8008b5c:	6a3b      	ldr	r3, [r7, #32]
 8008b5e:	b29a      	uxth	r2, r3
 8008b60:	f107 0310 	add.w	r3, r7, #16
 8008b64:	9301      	str	r3, [sp, #4]
 8008b66:	69fb      	ldr	r3, [r7, #28]
 8008b68:	9300      	str	r3, [sp, #0]
 8008b6a:	68bb      	ldr	r3, [r7, #8]
 8008b6c:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8008b6e:	68f8      	ldr	r0, [r7, #12]
 8008b70:	f001 f854 	bl	8009c1c <xTaskCreate>
 8008b74:	4603      	mov	r3, r0
 8008b76:	2b01      	cmp	r3, #1
 8008b78:	d001      	beq.n	8008b7e <osThreadNew+0x11a>
            hTask = NULL;
 8008b7a:	2300      	movs	r3, #0
 8008b7c:	613b      	str	r3, [r7, #16]
        #endif
      }
    }
  }

  return ((osThreadId_t)hTask);
 8008b7e:	693b      	ldr	r3, [r7, #16]
}
 8008b80:	4618      	mov	r0, r3
 8008b82:	3728      	adds	r7, #40	@ 0x28
 8008b84:	46bd      	mov	sp, r7
 8008b86:	bd80      	pop	{r7, pc}

08008b88 <osDelay>:
  /* Return flags before clearing */
  return (rflags);
}
#endif /* (configUSE_OS2_THREAD_FLAGS == 1) */

osStatus_t osDelay (uint32_t ticks) {
 8008b88:	b580      	push	{r7, lr}
 8008b8a:	b084      	sub	sp, #16
 8008b8c:	af00      	add	r7, sp, #0
 8008b8e:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8008b90:	f3ef 8305 	mrs	r3, IPSR
 8008b94:	60bb      	str	r3, [r7, #8]
  return(result);
 8008b96:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 8008b98:	2b00      	cmp	r3, #0
 8008b9a:	d003      	beq.n	8008ba4 <osDelay+0x1c>
    stat = osErrorISR;
 8008b9c:	f06f 0305 	mvn.w	r3, #5
 8008ba0:	60fb      	str	r3, [r7, #12]
 8008ba2:	e007      	b.n	8008bb4 <osDelay+0x2c>
  }
  else {
    stat = osOK;
 8008ba4:	2300      	movs	r3, #0
 8008ba6:	60fb      	str	r3, [r7, #12]

    if (ticks != 0U) {
 8008ba8:	687b      	ldr	r3, [r7, #4]
 8008baa:	2b00      	cmp	r3, #0
 8008bac:	d002      	beq.n	8008bb4 <osDelay+0x2c>
      vTaskDelay(ticks);
 8008bae:	6878      	ldr	r0, [r7, #4]
 8008bb0:	f001 f97a 	bl	8009ea8 <vTaskDelay>
    }
  }

  return (stat);
 8008bb4:	68fb      	ldr	r3, [r7, #12]
}
 8008bb6:	4618      	mov	r0, r3
 8008bb8:	3710      	adds	r7, #16
 8008bba:	46bd      	mov	sp, r7
 8008bbc:	bd80      	pop	{r7, pc}

08008bbe <osSemaphoreNew>:
}
#endif /* (configUSE_OS2_MUTEX == 1) */

/*---------------------------------------------------------------------------*/

osSemaphoreId_t osSemaphoreNew (uint32_t max_count, uint32_t initial_count, const osSemaphoreAttr_t *attr) {
 8008bbe:	b580      	push	{r7, lr}
 8008bc0:	b08a      	sub	sp, #40	@ 0x28
 8008bc2:	af02      	add	r7, sp, #8
 8008bc4:	60f8      	str	r0, [r7, #12]
 8008bc6:	60b9      	str	r1, [r7, #8]
 8008bc8:	607a      	str	r2, [r7, #4]
  int32_t mem;
  #if (configQUEUE_REGISTRY_SIZE > 0)
  const char *name;
  #endif

  hSemaphore = NULL;
 8008bca:	2300      	movs	r3, #0
 8008bcc:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8008bce:	f3ef 8305 	mrs	r3, IPSR
 8008bd2:	613b      	str	r3, [r7, #16]
  return(result);
 8008bd4:	693b      	ldr	r3, [r7, #16]

  if (!IS_IRQ() && (max_count > 0U) && (initial_count <= max_count)) {
 8008bd6:	2b00      	cmp	r3, #0
 8008bd8:	d175      	bne.n	8008cc6 <osSemaphoreNew+0x108>
 8008bda:	68fb      	ldr	r3, [r7, #12]
 8008bdc:	2b00      	cmp	r3, #0
 8008bde:	d072      	beq.n	8008cc6 <osSemaphoreNew+0x108>
 8008be0:	68ba      	ldr	r2, [r7, #8]
 8008be2:	68fb      	ldr	r3, [r7, #12]
 8008be4:	429a      	cmp	r2, r3
 8008be6:	d86e      	bhi.n	8008cc6 <osSemaphoreNew+0x108>
    mem = -1;
 8008be8:	f04f 33ff 	mov.w	r3, #4294967295
 8008bec:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 8008bee:	687b      	ldr	r3, [r7, #4]
 8008bf0:	2b00      	cmp	r3, #0
 8008bf2:	d015      	beq.n	8008c20 <osSemaphoreNew+0x62>
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticSemaphore_t))) {
 8008bf4:	687b      	ldr	r3, [r7, #4]
 8008bf6:	689b      	ldr	r3, [r3, #8]
 8008bf8:	2b00      	cmp	r3, #0
 8008bfa:	d006      	beq.n	8008c0a <osSemaphoreNew+0x4c>
 8008bfc:	687b      	ldr	r3, [r7, #4]
 8008bfe:	68db      	ldr	r3, [r3, #12]
 8008c00:	2b4f      	cmp	r3, #79	@ 0x4f
 8008c02:	d902      	bls.n	8008c0a <osSemaphoreNew+0x4c>
        mem = 1;
 8008c04:	2301      	movs	r3, #1
 8008c06:	61bb      	str	r3, [r7, #24]
 8008c08:	e00c      	b.n	8008c24 <osSemaphoreNew+0x66>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U)) {
 8008c0a:	687b      	ldr	r3, [r7, #4]
 8008c0c:	689b      	ldr	r3, [r3, #8]
 8008c0e:	2b00      	cmp	r3, #0
 8008c10:	d108      	bne.n	8008c24 <osSemaphoreNew+0x66>
 8008c12:	687b      	ldr	r3, [r7, #4]
 8008c14:	68db      	ldr	r3, [r3, #12]
 8008c16:	2b00      	cmp	r3, #0
 8008c18:	d104      	bne.n	8008c24 <osSemaphoreNew+0x66>
          mem = 0;
 8008c1a:	2300      	movs	r3, #0
 8008c1c:	61bb      	str	r3, [r7, #24]
 8008c1e:	e001      	b.n	8008c24 <osSemaphoreNew+0x66>
        }
      }
    }
    else {
      mem = 0;
 8008c20:	2300      	movs	r3, #0
 8008c22:	61bb      	str	r3, [r7, #24]
    }

    if (mem != -1) {
 8008c24:	69bb      	ldr	r3, [r7, #24]
 8008c26:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008c2a:	d04c      	beq.n	8008cc6 <osSemaphoreNew+0x108>
      if (max_count == 1U) {
 8008c2c:	68fb      	ldr	r3, [r7, #12]
 8008c2e:	2b01      	cmp	r3, #1
 8008c30:	d128      	bne.n	8008c84 <osSemaphoreNew+0xc6>
        if (mem == 1) {
 8008c32:	69bb      	ldr	r3, [r7, #24]
 8008c34:	2b01      	cmp	r3, #1
 8008c36:	d10a      	bne.n	8008c4e <osSemaphoreNew+0x90>
          #if (configSUPPORT_STATIC_ALLOCATION == 1)
            hSemaphore = xSemaphoreCreateBinaryStatic ((StaticSemaphore_t *)attr->cb_mem);
 8008c38:	687b      	ldr	r3, [r7, #4]
 8008c3a:	689b      	ldr	r3, [r3, #8]
 8008c3c:	2203      	movs	r2, #3
 8008c3e:	9200      	str	r2, [sp, #0]
 8008c40:	2200      	movs	r2, #0
 8008c42:	2100      	movs	r1, #0
 8008c44:	2001      	movs	r0, #1
 8008c46:	f000 fa03 	bl	8009050 <xQueueGenericCreateStatic>
 8008c4a:	61f8      	str	r0, [r7, #28]
 8008c4c:	e005      	b.n	8008c5a <osSemaphoreNew+0x9c>
          #endif
        }
        else {
          #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
            hSemaphore = xSemaphoreCreateBinary();
 8008c4e:	2203      	movs	r2, #3
 8008c50:	2100      	movs	r1, #0
 8008c52:	2001      	movs	r0, #1
 8008c54:	f000 fa79 	bl	800914a <xQueueGenericCreate>
 8008c58:	61f8      	str	r0, [r7, #28]
          #endif
        }

        if ((hSemaphore != NULL) && (initial_count != 0U)) {
 8008c5a:	69fb      	ldr	r3, [r7, #28]
 8008c5c:	2b00      	cmp	r3, #0
 8008c5e:	d022      	beq.n	8008ca6 <osSemaphoreNew+0xe8>
 8008c60:	68bb      	ldr	r3, [r7, #8]
 8008c62:	2b00      	cmp	r3, #0
 8008c64:	d01f      	beq.n	8008ca6 <osSemaphoreNew+0xe8>
          if (xSemaphoreGive (hSemaphore) != pdPASS) {
 8008c66:	2300      	movs	r3, #0
 8008c68:	2200      	movs	r2, #0
 8008c6a:	2100      	movs	r1, #0
 8008c6c:	69f8      	ldr	r0, [r7, #28]
 8008c6e:	f000 fb39 	bl	80092e4 <xQueueGenericSend>
 8008c72:	4603      	mov	r3, r0
 8008c74:	2b01      	cmp	r3, #1
 8008c76:	d016      	beq.n	8008ca6 <osSemaphoreNew+0xe8>
            vSemaphoreDelete (hSemaphore);
 8008c78:	69f8      	ldr	r0, [r7, #28]
 8008c7a:	f000 fdb5 	bl	80097e8 <vQueueDelete>
            hSemaphore = NULL;
 8008c7e:	2300      	movs	r3, #0
 8008c80:	61fb      	str	r3, [r7, #28]
 8008c82:	e010      	b.n	8008ca6 <osSemaphoreNew+0xe8>
          }
        }
      }
      else {
        if (mem == 1) {
 8008c84:	69bb      	ldr	r3, [r7, #24]
 8008c86:	2b01      	cmp	r3, #1
 8008c88:	d108      	bne.n	8008c9c <osSemaphoreNew+0xde>
          #if (configSUPPORT_STATIC_ALLOCATION == 1)
            hSemaphore = xSemaphoreCreateCountingStatic (max_count, initial_count, (StaticSemaphore_t *)attr->cb_mem);
 8008c8a:	687b      	ldr	r3, [r7, #4]
 8008c8c:	689b      	ldr	r3, [r3, #8]
 8008c8e:	461a      	mov	r2, r3
 8008c90:	68b9      	ldr	r1, [r7, #8]
 8008c92:	68f8      	ldr	r0, [r7, #12]
 8008c94:	f000 fab7 	bl	8009206 <xQueueCreateCountingSemaphoreStatic>
 8008c98:	61f8      	str	r0, [r7, #28]
 8008c9a:	e004      	b.n	8008ca6 <osSemaphoreNew+0xe8>
          #endif
        }
        else {
          #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
            hSemaphore = xSemaphoreCreateCounting (max_count, initial_count);
 8008c9c:	68b9      	ldr	r1, [r7, #8]
 8008c9e:	68f8      	ldr	r0, [r7, #12]
 8008ca0:	f000 faea 	bl	8009278 <xQueueCreateCountingSemaphore>
 8008ca4:	61f8      	str	r0, [r7, #28]
          #endif
        }
      }
      
      #if (configQUEUE_REGISTRY_SIZE > 0)
      if (hSemaphore != NULL) {
 8008ca6:	69fb      	ldr	r3, [r7, #28]
 8008ca8:	2b00      	cmp	r3, #0
 8008caa:	d00c      	beq.n	8008cc6 <osSemaphoreNew+0x108>
        if (attr != NULL) {
 8008cac:	687b      	ldr	r3, [r7, #4]
 8008cae:	2b00      	cmp	r3, #0
 8008cb0:	d003      	beq.n	8008cba <osSemaphoreNew+0xfc>
          name = attr->name;
 8008cb2:	687b      	ldr	r3, [r7, #4]
 8008cb4:	681b      	ldr	r3, [r3, #0]
 8008cb6:	617b      	str	r3, [r7, #20]
 8008cb8:	e001      	b.n	8008cbe <osSemaphoreNew+0x100>
        } else {
          name = NULL;
 8008cba:	2300      	movs	r3, #0
 8008cbc:	617b      	str	r3, [r7, #20]
        }
        vQueueAddToRegistry (hSemaphore, name);
 8008cbe:	6979      	ldr	r1, [r7, #20]
 8008cc0:	69f8      	ldr	r0, [r7, #28]
 8008cc2:	f000 fec5 	bl	8009a50 <vQueueAddToRegistry>
      }
      #endif
    }
  }

  return ((osSemaphoreId_t)hSemaphore);
 8008cc6:	69fb      	ldr	r3, [r7, #28]
}
 8008cc8:	4618      	mov	r0, r3
 8008cca:	3720      	adds	r7, #32
 8008ccc:	46bd      	mov	sp, r7
 8008cce:	bd80      	pop	{r7, pc}

08008cd0 <osMessageQueueNew>:
  return (stat);
}

/*---------------------------------------------------------------------------*/

osMessageQueueId_t osMessageQueueNew (uint32_t msg_count, uint32_t msg_size, const osMessageQueueAttr_t *attr) {
 8008cd0:	b580      	push	{r7, lr}
 8008cd2:	b08a      	sub	sp, #40	@ 0x28
 8008cd4:	af02      	add	r7, sp, #8
 8008cd6:	60f8      	str	r0, [r7, #12]
 8008cd8:	60b9      	str	r1, [r7, #8]
 8008cda:	607a      	str	r2, [r7, #4]
  int32_t mem;
  #if (configQUEUE_REGISTRY_SIZE > 0)
  const char *name;
  #endif

  hQueue = NULL;
 8008cdc:	2300      	movs	r3, #0
 8008cde:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8008ce0:	f3ef 8305 	mrs	r3, IPSR
 8008ce4:	613b      	str	r3, [r7, #16]
  return(result);
 8008ce6:	693b      	ldr	r3, [r7, #16]

  if (!IS_IRQ() && (msg_count > 0U) && (msg_size > 0U)) {
 8008ce8:	2b00      	cmp	r3, #0
 8008cea:	d15f      	bne.n	8008dac <osMessageQueueNew+0xdc>
 8008cec:	68fb      	ldr	r3, [r7, #12]
 8008cee:	2b00      	cmp	r3, #0
 8008cf0:	d05c      	beq.n	8008dac <osMessageQueueNew+0xdc>
 8008cf2:	68bb      	ldr	r3, [r7, #8]
 8008cf4:	2b00      	cmp	r3, #0
 8008cf6:	d059      	beq.n	8008dac <osMessageQueueNew+0xdc>
    mem = -1;
 8008cf8:	f04f 33ff 	mov.w	r3, #4294967295
 8008cfc:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 8008cfe:	687b      	ldr	r3, [r7, #4]
 8008d00:	2b00      	cmp	r3, #0
 8008d02:	d029      	beq.n	8008d58 <osMessageQueueNew+0x88>
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticQueue_t)) &&
 8008d04:	687b      	ldr	r3, [r7, #4]
 8008d06:	689b      	ldr	r3, [r3, #8]
 8008d08:	2b00      	cmp	r3, #0
 8008d0a:	d012      	beq.n	8008d32 <osMessageQueueNew+0x62>
 8008d0c:	687b      	ldr	r3, [r7, #4]
 8008d0e:	68db      	ldr	r3, [r3, #12]
 8008d10:	2b4f      	cmp	r3, #79	@ 0x4f
 8008d12:	d90e      	bls.n	8008d32 <osMessageQueueNew+0x62>
          (attr->mq_mem != NULL) && (attr->mq_size >= (msg_count * msg_size))) {
 8008d14:	687b      	ldr	r3, [r7, #4]
 8008d16:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticQueue_t)) &&
 8008d18:	2b00      	cmp	r3, #0
 8008d1a:	d00a      	beq.n	8008d32 <osMessageQueueNew+0x62>
          (attr->mq_mem != NULL) && (attr->mq_size >= (msg_count * msg_size))) {
 8008d1c:	687b      	ldr	r3, [r7, #4]
 8008d1e:	695a      	ldr	r2, [r3, #20]
 8008d20:	68fb      	ldr	r3, [r7, #12]
 8008d22:	68b9      	ldr	r1, [r7, #8]
 8008d24:	fb01 f303 	mul.w	r3, r1, r3
 8008d28:	429a      	cmp	r2, r3
 8008d2a:	d302      	bcc.n	8008d32 <osMessageQueueNew+0x62>
        mem = 1;
 8008d2c:	2301      	movs	r3, #1
 8008d2e:	61bb      	str	r3, [r7, #24]
 8008d30:	e014      	b.n	8008d5c <osMessageQueueNew+0x8c>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) &&
 8008d32:	687b      	ldr	r3, [r7, #4]
 8008d34:	689b      	ldr	r3, [r3, #8]
 8008d36:	2b00      	cmp	r3, #0
 8008d38:	d110      	bne.n	8008d5c <osMessageQueueNew+0x8c>
 8008d3a:	687b      	ldr	r3, [r7, #4]
 8008d3c:	68db      	ldr	r3, [r3, #12]
 8008d3e:	2b00      	cmp	r3, #0
 8008d40:	d10c      	bne.n	8008d5c <osMessageQueueNew+0x8c>
            (attr->mq_mem == NULL) && (attr->mq_size == 0U)) {
 8008d42:	687b      	ldr	r3, [r7, #4]
 8008d44:	691b      	ldr	r3, [r3, #16]
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) &&
 8008d46:	2b00      	cmp	r3, #0
 8008d48:	d108      	bne.n	8008d5c <osMessageQueueNew+0x8c>
            (attr->mq_mem == NULL) && (attr->mq_size == 0U)) {
 8008d4a:	687b      	ldr	r3, [r7, #4]
 8008d4c:	695b      	ldr	r3, [r3, #20]
 8008d4e:	2b00      	cmp	r3, #0
 8008d50:	d104      	bne.n	8008d5c <osMessageQueueNew+0x8c>
          mem = 0;
 8008d52:	2300      	movs	r3, #0
 8008d54:	61bb      	str	r3, [r7, #24]
 8008d56:	e001      	b.n	8008d5c <osMessageQueueNew+0x8c>
        }
      }
    }
    else {
      mem = 0;
 8008d58:	2300      	movs	r3, #0
 8008d5a:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 8008d5c:	69bb      	ldr	r3, [r7, #24]
 8008d5e:	2b01      	cmp	r3, #1
 8008d60:	d10b      	bne.n	8008d7a <osMessageQueueNew+0xaa>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hQueue = xQueueCreateStatic (msg_count, msg_size, attr->mq_mem, attr->cb_mem);
 8008d62:	687b      	ldr	r3, [r7, #4]
 8008d64:	691a      	ldr	r2, [r3, #16]
 8008d66:	687b      	ldr	r3, [r7, #4]
 8008d68:	689b      	ldr	r3, [r3, #8]
 8008d6a:	2100      	movs	r1, #0
 8008d6c:	9100      	str	r1, [sp, #0]
 8008d6e:	68b9      	ldr	r1, [r7, #8]
 8008d70:	68f8      	ldr	r0, [r7, #12]
 8008d72:	f000 f96d 	bl	8009050 <xQueueGenericCreateStatic>
 8008d76:	61f8      	str	r0, [r7, #28]
 8008d78:	e008      	b.n	8008d8c <osMessageQueueNew+0xbc>
      #endif
    }
    else {
      if (mem == 0) {
 8008d7a:	69bb      	ldr	r3, [r7, #24]
 8008d7c:	2b00      	cmp	r3, #0
 8008d7e:	d105      	bne.n	8008d8c <osMessageQueueNew+0xbc>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          hQueue = xQueueCreate (msg_count, msg_size);
 8008d80:	2200      	movs	r2, #0
 8008d82:	68b9      	ldr	r1, [r7, #8]
 8008d84:	68f8      	ldr	r0, [r7, #12]
 8008d86:	f000 f9e0 	bl	800914a <xQueueGenericCreate>
 8008d8a:	61f8      	str	r0, [r7, #28]
        #endif
      }
    }

    #if (configQUEUE_REGISTRY_SIZE > 0)
    if (hQueue != NULL) {
 8008d8c:	69fb      	ldr	r3, [r7, #28]
 8008d8e:	2b00      	cmp	r3, #0
 8008d90:	d00c      	beq.n	8008dac <osMessageQueueNew+0xdc>
      if (attr != NULL) {
 8008d92:	687b      	ldr	r3, [r7, #4]
 8008d94:	2b00      	cmp	r3, #0
 8008d96:	d003      	beq.n	8008da0 <osMessageQueueNew+0xd0>
        name = attr->name;
 8008d98:	687b      	ldr	r3, [r7, #4]
 8008d9a:	681b      	ldr	r3, [r3, #0]
 8008d9c:	617b      	str	r3, [r7, #20]
 8008d9e:	e001      	b.n	8008da4 <osMessageQueueNew+0xd4>
      } else {
        name = NULL;
 8008da0:	2300      	movs	r3, #0
 8008da2:	617b      	str	r3, [r7, #20]
      }
      vQueueAddToRegistry (hQueue, name);
 8008da4:	6979      	ldr	r1, [r7, #20]
 8008da6:	69f8      	ldr	r0, [r7, #28]
 8008da8:	f000 fe52 	bl	8009a50 <vQueueAddToRegistry>
    }
    #endif

  }

  return ((osMessageQueueId_t)hQueue);
 8008dac:	69fb      	ldr	r3, [r7, #28]
}
 8008dae:	4618      	mov	r0, r3
 8008db0:	3720      	adds	r7, #32
 8008db2:	46bd      	mov	sp, r7
 8008db4:	bd80      	pop	{r7, pc}
	...

08008db8 <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 8008db8:	b480      	push	{r7}
 8008dba:	b085      	sub	sp, #20
 8008dbc:	af00      	add	r7, sp, #0
 8008dbe:	60f8      	str	r0, [r7, #12]
 8008dc0:	60b9      	str	r1, [r7, #8]
 8008dc2:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 8008dc4:	68fb      	ldr	r3, [r7, #12]
 8008dc6:	4a06      	ldr	r2, [pc, #24]	@ (8008de0 <vApplicationGetIdleTaskMemory+0x28>)
 8008dc8:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 8008dca:	68bb      	ldr	r3, [r7, #8]
 8008dcc:	4a05      	ldr	r2, [pc, #20]	@ (8008de4 <vApplicationGetIdleTaskMemory+0x2c>)
 8008dce:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 8008dd0:	687b      	ldr	r3, [r7, #4]
 8008dd2:	2280      	movs	r2, #128	@ 0x80
 8008dd4:	601a      	str	r2, [r3, #0]
}
 8008dd6:	bf00      	nop
 8008dd8:	3714      	adds	r7, #20
 8008dda:	46bd      	mov	sp, r7
 8008ddc:	bc80      	pop	{r7}
 8008dde:	4770      	bx	lr
 8008de0:	2000029c 	.word	0x2000029c
 8008de4:	200002f8 	.word	0x200002f8

08008de8 <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 8008de8:	b480      	push	{r7}
 8008dea:	b085      	sub	sp, #20
 8008dec:	af00      	add	r7, sp, #0
 8008dee:	60f8      	str	r0, [r7, #12]
 8008df0:	60b9      	str	r1, [r7, #8]
 8008df2:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 8008df4:	68fb      	ldr	r3, [r7, #12]
 8008df6:	4a07      	ldr	r2, [pc, #28]	@ (8008e14 <vApplicationGetTimerTaskMemory+0x2c>)
 8008df8:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 8008dfa:	68bb      	ldr	r3, [r7, #8]
 8008dfc:	4a06      	ldr	r2, [pc, #24]	@ (8008e18 <vApplicationGetTimerTaskMemory+0x30>)
 8008dfe:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 8008e00:	687b      	ldr	r3, [r7, #4]
 8008e02:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8008e06:	601a      	str	r2, [r3, #0]
}
 8008e08:	bf00      	nop
 8008e0a:	3714      	adds	r7, #20
 8008e0c:	46bd      	mov	sp, r7
 8008e0e:	bc80      	pop	{r7}
 8008e10:	4770      	bx	lr
 8008e12:	bf00      	nop
 8008e14:	200004f8 	.word	0x200004f8
 8008e18:	20000554 	.word	0x20000554

08008e1c <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8008e1c:	b480      	push	{r7}
 8008e1e:	b083      	sub	sp, #12
 8008e20:	af00      	add	r7, sp, #0
 8008e22:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8008e24:	687b      	ldr	r3, [r7, #4]
 8008e26:	f103 0208 	add.w	r2, r3, #8
 8008e2a:	687b      	ldr	r3, [r7, #4]
 8008e2c:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8008e2e:	687b      	ldr	r3, [r7, #4]
 8008e30:	f04f 32ff 	mov.w	r2, #4294967295
 8008e34:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8008e36:	687b      	ldr	r3, [r7, #4]
 8008e38:	f103 0208 	add.w	r2, r3, #8
 8008e3c:	687b      	ldr	r3, [r7, #4]
 8008e3e:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8008e40:	687b      	ldr	r3, [r7, #4]
 8008e42:	f103 0208 	add.w	r2, r3, #8
 8008e46:	687b      	ldr	r3, [r7, #4]
 8008e48:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8008e4a:	687b      	ldr	r3, [r7, #4]
 8008e4c:	2200      	movs	r2, #0
 8008e4e:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8008e50:	bf00      	nop
 8008e52:	370c      	adds	r7, #12
 8008e54:	46bd      	mov	sp, r7
 8008e56:	bc80      	pop	{r7}
 8008e58:	4770      	bx	lr

08008e5a <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8008e5a:	b480      	push	{r7}
 8008e5c:	b083      	sub	sp, #12
 8008e5e:	af00      	add	r7, sp, #0
 8008e60:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8008e62:	687b      	ldr	r3, [r7, #4]
 8008e64:	2200      	movs	r2, #0
 8008e66:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8008e68:	bf00      	nop
 8008e6a:	370c      	adds	r7, #12
 8008e6c:	46bd      	mov	sp, r7
 8008e6e:	bc80      	pop	{r7}
 8008e70:	4770      	bx	lr

08008e72 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8008e72:	b480      	push	{r7}
 8008e74:	b085      	sub	sp, #20
 8008e76:	af00      	add	r7, sp, #0
 8008e78:	6078      	str	r0, [r7, #4]
 8008e7a:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8008e7c:	687b      	ldr	r3, [r7, #4]
 8008e7e:	685b      	ldr	r3, [r3, #4]
 8008e80:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8008e82:	683b      	ldr	r3, [r7, #0]
 8008e84:	68fa      	ldr	r2, [r7, #12]
 8008e86:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8008e88:	68fb      	ldr	r3, [r7, #12]
 8008e8a:	689a      	ldr	r2, [r3, #8]
 8008e8c:	683b      	ldr	r3, [r7, #0]
 8008e8e:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8008e90:	68fb      	ldr	r3, [r7, #12]
 8008e92:	689b      	ldr	r3, [r3, #8]
 8008e94:	683a      	ldr	r2, [r7, #0]
 8008e96:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8008e98:	68fb      	ldr	r3, [r7, #12]
 8008e9a:	683a      	ldr	r2, [r7, #0]
 8008e9c:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 8008e9e:	683b      	ldr	r3, [r7, #0]
 8008ea0:	687a      	ldr	r2, [r7, #4]
 8008ea2:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8008ea4:	687b      	ldr	r3, [r7, #4]
 8008ea6:	681b      	ldr	r3, [r3, #0]
 8008ea8:	1c5a      	adds	r2, r3, #1
 8008eaa:	687b      	ldr	r3, [r7, #4]
 8008eac:	601a      	str	r2, [r3, #0]
}
 8008eae:	bf00      	nop
 8008eb0:	3714      	adds	r7, #20
 8008eb2:	46bd      	mov	sp, r7
 8008eb4:	bc80      	pop	{r7}
 8008eb6:	4770      	bx	lr

08008eb8 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8008eb8:	b480      	push	{r7}
 8008eba:	b085      	sub	sp, #20
 8008ebc:	af00      	add	r7, sp, #0
 8008ebe:	6078      	str	r0, [r7, #4]
 8008ec0:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8008ec2:	683b      	ldr	r3, [r7, #0]
 8008ec4:	681b      	ldr	r3, [r3, #0]
 8008ec6:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8008ec8:	68bb      	ldr	r3, [r7, #8]
 8008eca:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008ece:	d103      	bne.n	8008ed8 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8008ed0:	687b      	ldr	r3, [r7, #4]
 8008ed2:	691b      	ldr	r3, [r3, #16]
 8008ed4:	60fb      	str	r3, [r7, #12]
 8008ed6:	e00c      	b.n	8008ef2 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8008ed8:	687b      	ldr	r3, [r7, #4]
 8008eda:	3308      	adds	r3, #8
 8008edc:	60fb      	str	r3, [r7, #12]
 8008ede:	e002      	b.n	8008ee6 <vListInsert+0x2e>
 8008ee0:	68fb      	ldr	r3, [r7, #12]
 8008ee2:	685b      	ldr	r3, [r3, #4]
 8008ee4:	60fb      	str	r3, [r7, #12]
 8008ee6:	68fb      	ldr	r3, [r7, #12]
 8008ee8:	685b      	ldr	r3, [r3, #4]
 8008eea:	681b      	ldr	r3, [r3, #0]
 8008eec:	68ba      	ldr	r2, [r7, #8]
 8008eee:	429a      	cmp	r2, r3
 8008ef0:	d2f6      	bcs.n	8008ee0 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8008ef2:	68fb      	ldr	r3, [r7, #12]
 8008ef4:	685a      	ldr	r2, [r3, #4]
 8008ef6:	683b      	ldr	r3, [r7, #0]
 8008ef8:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8008efa:	683b      	ldr	r3, [r7, #0]
 8008efc:	685b      	ldr	r3, [r3, #4]
 8008efe:	683a      	ldr	r2, [r7, #0]
 8008f00:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8008f02:	683b      	ldr	r3, [r7, #0]
 8008f04:	68fa      	ldr	r2, [r7, #12]
 8008f06:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8008f08:	68fb      	ldr	r3, [r7, #12]
 8008f0a:	683a      	ldr	r2, [r7, #0]
 8008f0c:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8008f0e:	683b      	ldr	r3, [r7, #0]
 8008f10:	687a      	ldr	r2, [r7, #4]
 8008f12:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8008f14:	687b      	ldr	r3, [r7, #4]
 8008f16:	681b      	ldr	r3, [r3, #0]
 8008f18:	1c5a      	adds	r2, r3, #1
 8008f1a:	687b      	ldr	r3, [r7, #4]
 8008f1c:	601a      	str	r2, [r3, #0]
}
 8008f1e:	bf00      	nop
 8008f20:	3714      	adds	r7, #20
 8008f22:	46bd      	mov	sp, r7
 8008f24:	bc80      	pop	{r7}
 8008f26:	4770      	bx	lr

08008f28 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8008f28:	b480      	push	{r7}
 8008f2a:	b085      	sub	sp, #20
 8008f2c:	af00      	add	r7, sp, #0
 8008f2e:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8008f30:	687b      	ldr	r3, [r7, #4]
 8008f32:	691b      	ldr	r3, [r3, #16]
 8008f34:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8008f36:	687b      	ldr	r3, [r7, #4]
 8008f38:	685b      	ldr	r3, [r3, #4]
 8008f3a:	687a      	ldr	r2, [r7, #4]
 8008f3c:	6892      	ldr	r2, [r2, #8]
 8008f3e:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8008f40:	687b      	ldr	r3, [r7, #4]
 8008f42:	689b      	ldr	r3, [r3, #8]
 8008f44:	687a      	ldr	r2, [r7, #4]
 8008f46:	6852      	ldr	r2, [r2, #4]
 8008f48:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8008f4a:	68fb      	ldr	r3, [r7, #12]
 8008f4c:	685b      	ldr	r3, [r3, #4]
 8008f4e:	687a      	ldr	r2, [r7, #4]
 8008f50:	429a      	cmp	r2, r3
 8008f52:	d103      	bne.n	8008f5c <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8008f54:	687b      	ldr	r3, [r7, #4]
 8008f56:	689a      	ldr	r2, [r3, #8]
 8008f58:	68fb      	ldr	r3, [r7, #12]
 8008f5a:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8008f5c:	687b      	ldr	r3, [r7, #4]
 8008f5e:	2200      	movs	r2, #0
 8008f60:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8008f62:	68fb      	ldr	r3, [r7, #12]
 8008f64:	681b      	ldr	r3, [r3, #0]
 8008f66:	1e5a      	subs	r2, r3, #1
 8008f68:	68fb      	ldr	r3, [r7, #12]
 8008f6a:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8008f6c:	68fb      	ldr	r3, [r7, #12]
 8008f6e:	681b      	ldr	r3, [r3, #0]
}
 8008f70:	4618      	mov	r0, r3
 8008f72:	3714      	adds	r7, #20
 8008f74:	46bd      	mov	sp, r7
 8008f76:	bc80      	pop	{r7}
 8008f78:	4770      	bx	lr
	...

08008f7c <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8008f7c:	b580      	push	{r7, lr}
 8008f7e:	b084      	sub	sp, #16
 8008f80:	af00      	add	r7, sp, #0
 8008f82:	6078      	str	r0, [r7, #4]
 8008f84:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 8008f86:	687b      	ldr	r3, [r7, #4]
 8008f88:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8008f8a:	68fb      	ldr	r3, [r7, #12]
 8008f8c:	2b00      	cmp	r3, #0
 8008f8e:	d10b      	bne.n	8008fa8 <xQueueGenericReset+0x2c>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8008f90:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008f94:	f383 8811 	msr	BASEPRI, r3
 8008f98:	f3bf 8f6f 	isb	sy
 8008f9c:	f3bf 8f4f 	dsb	sy
 8008fa0:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 8008fa2:	bf00      	nop
 8008fa4:	bf00      	nop
 8008fa6:	e7fd      	b.n	8008fa4 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 8008fa8:	f002 f928 	bl	800b1fc <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8008fac:	68fb      	ldr	r3, [r7, #12]
 8008fae:	681a      	ldr	r2, [r3, #0]
 8008fb0:	68fb      	ldr	r3, [r7, #12]
 8008fb2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008fb4:	68f9      	ldr	r1, [r7, #12]
 8008fb6:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8008fb8:	fb01 f303 	mul.w	r3, r1, r3
 8008fbc:	441a      	add	r2, r3
 8008fbe:	68fb      	ldr	r3, [r7, #12]
 8008fc0:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8008fc2:	68fb      	ldr	r3, [r7, #12]
 8008fc4:	2200      	movs	r2, #0
 8008fc6:	639a      	str	r2, [r3, #56]	@ 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8008fc8:	68fb      	ldr	r3, [r7, #12]
 8008fca:	681a      	ldr	r2, [r3, #0]
 8008fcc:	68fb      	ldr	r3, [r7, #12]
 8008fce:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8008fd0:	68fb      	ldr	r3, [r7, #12]
 8008fd2:	681a      	ldr	r2, [r3, #0]
 8008fd4:	68fb      	ldr	r3, [r7, #12]
 8008fd6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008fd8:	3b01      	subs	r3, #1
 8008fda:	68f9      	ldr	r1, [r7, #12]
 8008fdc:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8008fde:	fb01 f303 	mul.w	r3, r1, r3
 8008fe2:	441a      	add	r2, r3
 8008fe4:	68fb      	ldr	r3, [r7, #12]
 8008fe6:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8008fe8:	68fb      	ldr	r3, [r7, #12]
 8008fea:	22ff      	movs	r2, #255	@ 0xff
 8008fec:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8008ff0:	68fb      	ldr	r3, [r7, #12]
 8008ff2:	22ff      	movs	r2, #255	@ 0xff
 8008ff4:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

		if( xNewQueue == pdFALSE )
 8008ff8:	683b      	ldr	r3, [r7, #0]
 8008ffa:	2b00      	cmp	r3, #0
 8008ffc:	d114      	bne.n	8009028 <xQueueGenericReset+0xac>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8008ffe:	68fb      	ldr	r3, [r7, #12]
 8009000:	691b      	ldr	r3, [r3, #16]
 8009002:	2b00      	cmp	r3, #0
 8009004:	d01a      	beq.n	800903c <xQueueGenericReset+0xc0>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8009006:	68fb      	ldr	r3, [r7, #12]
 8009008:	3310      	adds	r3, #16
 800900a:	4618      	mov	r0, r3
 800900c:	f001 fa0e 	bl	800a42c <xTaskRemoveFromEventList>
 8009010:	4603      	mov	r3, r0
 8009012:	2b00      	cmp	r3, #0
 8009014:	d012      	beq.n	800903c <xQueueGenericReset+0xc0>
				{
					queueYIELD_IF_USING_PREEMPTION();
 8009016:	4b0d      	ldr	r3, [pc, #52]	@ (800904c <xQueueGenericReset+0xd0>)
 8009018:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800901c:	601a      	str	r2, [r3, #0]
 800901e:	f3bf 8f4f 	dsb	sy
 8009022:	f3bf 8f6f 	isb	sy
 8009026:	e009      	b.n	800903c <xQueueGenericReset+0xc0>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8009028:	68fb      	ldr	r3, [r7, #12]
 800902a:	3310      	adds	r3, #16
 800902c:	4618      	mov	r0, r3
 800902e:	f7ff fef5 	bl	8008e1c <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8009032:	68fb      	ldr	r3, [r7, #12]
 8009034:	3324      	adds	r3, #36	@ 0x24
 8009036:	4618      	mov	r0, r3
 8009038:	f7ff fef0 	bl	8008e1c <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 800903c:	f002 f90e 	bl	800b25c <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 8009040:	2301      	movs	r3, #1
}
 8009042:	4618      	mov	r0, r3
 8009044:	3710      	adds	r7, #16
 8009046:	46bd      	mov	sp, r7
 8009048:	bd80      	pop	{r7, pc}
 800904a:	bf00      	nop
 800904c:	e000ed04 	.word	0xe000ed04

08009050 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 8009050:	b580      	push	{r7, lr}
 8009052:	b08e      	sub	sp, #56	@ 0x38
 8009054:	af02      	add	r7, sp, #8
 8009056:	60f8      	str	r0, [r7, #12]
 8009058:	60b9      	str	r1, [r7, #8]
 800905a:	607a      	str	r2, [r7, #4]
 800905c:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800905e:	68fb      	ldr	r3, [r7, #12]
 8009060:	2b00      	cmp	r3, #0
 8009062:	d10b      	bne.n	800907c <xQueueGenericCreateStatic+0x2c>
	__asm volatile
 8009064:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009068:	f383 8811 	msr	BASEPRI, r3
 800906c:	f3bf 8f6f 	isb	sy
 8009070:	f3bf 8f4f 	dsb	sy
 8009074:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8009076:	bf00      	nop
 8009078:	bf00      	nop
 800907a:	e7fd      	b.n	8009078 <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 800907c:	683b      	ldr	r3, [r7, #0]
 800907e:	2b00      	cmp	r3, #0
 8009080:	d10b      	bne.n	800909a <xQueueGenericCreateStatic+0x4a>
	__asm volatile
 8009082:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009086:	f383 8811 	msr	BASEPRI, r3
 800908a:	f3bf 8f6f 	isb	sy
 800908e:	f3bf 8f4f 	dsb	sy
 8009092:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8009094:	bf00      	nop
 8009096:	bf00      	nop
 8009098:	e7fd      	b.n	8009096 <xQueueGenericCreateStatic+0x46>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 800909a:	687b      	ldr	r3, [r7, #4]
 800909c:	2b00      	cmp	r3, #0
 800909e:	d002      	beq.n	80090a6 <xQueueGenericCreateStatic+0x56>
 80090a0:	68bb      	ldr	r3, [r7, #8]
 80090a2:	2b00      	cmp	r3, #0
 80090a4:	d001      	beq.n	80090aa <xQueueGenericCreateStatic+0x5a>
 80090a6:	2301      	movs	r3, #1
 80090a8:	e000      	b.n	80090ac <xQueueGenericCreateStatic+0x5c>
 80090aa:	2300      	movs	r3, #0
 80090ac:	2b00      	cmp	r3, #0
 80090ae:	d10b      	bne.n	80090c8 <xQueueGenericCreateStatic+0x78>
	__asm volatile
 80090b0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80090b4:	f383 8811 	msr	BASEPRI, r3
 80090b8:	f3bf 8f6f 	isb	sy
 80090bc:	f3bf 8f4f 	dsb	sy
 80090c0:	623b      	str	r3, [r7, #32]
}
 80090c2:	bf00      	nop
 80090c4:	bf00      	nop
 80090c6:	e7fd      	b.n	80090c4 <xQueueGenericCreateStatic+0x74>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 80090c8:	687b      	ldr	r3, [r7, #4]
 80090ca:	2b00      	cmp	r3, #0
 80090cc:	d102      	bne.n	80090d4 <xQueueGenericCreateStatic+0x84>
 80090ce:	68bb      	ldr	r3, [r7, #8]
 80090d0:	2b00      	cmp	r3, #0
 80090d2:	d101      	bne.n	80090d8 <xQueueGenericCreateStatic+0x88>
 80090d4:	2301      	movs	r3, #1
 80090d6:	e000      	b.n	80090da <xQueueGenericCreateStatic+0x8a>
 80090d8:	2300      	movs	r3, #0
 80090da:	2b00      	cmp	r3, #0
 80090dc:	d10b      	bne.n	80090f6 <xQueueGenericCreateStatic+0xa6>
	__asm volatile
 80090de:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80090e2:	f383 8811 	msr	BASEPRI, r3
 80090e6:	f3bf 8f6f 	isb	sy
 80090ea:	f3bf 8f4f 	dsb	sy
 80090ee:	61fb      	str	r3, [r7, #28]
}
 80090f0:	bf00      	nop
 80090f2:	bf00      	nop
 80090f4:	e7fd      	b.n	80090f2 <xQueueGenericCreateStatic+0xa2>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 80090f6:	2350      	movs	r3, #80	@ 0x50
 80090f8:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 80090fa:	697b      	ldr	r3, [r7, #20]
 80090fc:	2b50      	cmp	r3, #80	@ 0x50
 80090fe:	d00b      	beq.n	8009118 <xQueueGenericCreateStatic+0xc8>
	__asm volatile
 8009100:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009104:	f383 8811 	msr	BASEPRI, r3
 8009108:	f3bf 8f6f 	isb	sy
 800910c:	f3bf 8f4f 	dsb	sy
 8009110:	61bb      	str	r3, [r7, #24]
}
 8009112:	bf00      	nop
 8009114:	bf00      	nop
 8009116:	e7fd      	b.n	8009114 <xQueueGenericCreateStatic+0xc4>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 8009118:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800911a:	683b      	ldr	r3, [r7, #0]
 800911c:	62fb      	str	r3, [r7, #44]	@ 0x2c

		if( pxNewQueue != NULL )
 800911e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009120:	2b00      	cmp	r3, #0
 8009122:	d00d      	beq.n	8009140 <xQueueGenericCreateStatic+0xf0>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 8009124:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009126:	2201      	movs	r2, #1
 8009128:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 800912c:	f897 2038 	ldrb.w	r2, [r7, #56]	@ 0x38
 8009130:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009132:	9300      	str	r3, [sp, #0]
 8009134:	4613      	mov	r3, r2
 8009136:	687a      	ldr	r2, [r7, #4]
 8009138:	68b9      	ldr	r1, [r7, #8]
 800913a:	68f8      	ldr	r0, [r7, #12]
 800913c:	f000 f840 	bl	80091c0 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8009140:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
	}
 8009142:	4618      	mov	r0, r3
 8009144:	3730      	adds	r7, #48	@ 0x30
 8009146:	46bd      	mov	sp, r7
 8009148:	bd80      	pop	{r7, pc}

0800914a <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 800914a:	b580      	push	{r7, lr}
 800914c:	b08a      	sub	sp, #40	@ 0x28
 800914e:	af02      	add	r7, sp, #8
 8009150:	60f8      	str	r0, [r7, #12]
 8009152:	60b9      	str	r1, [r7, #8]
 8009154:	4613      	mov	r3, r2
 8009156:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8009158:	68fb      	ldr	r3, [r7, #12]
 800915a:	2b00      	cmp	r3, #0
 800915c:	d10b      	bne.n	8009176 <xQueueGenericCreate+0x2c>
	__asm volatile
 800915e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009162:	f383 8811 	msr	BASEPRI, r3
 8009166:	f3bf 8f6f 	isb	sy
 800916a:	f3bf 8f4f 	dsb	sy
 800916e:	613b      	str	r3, [r7, #16]
}
 8009170:	bf00      	nop
 8009172:	bf00      	nop
 8009174:	e7fd      	b.n	8009172 <xQueueGenericCreate+0x28>

		/* Allocate enough space to hold the maximum number of items that
		can be in the queue at any time.  It is valid for uxItemSize to be
		zero in the case the queue is used as a semaphore. */
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8009176:	68fb      	ldr	r3, [r7, #12]
 8009178:	68ba      	ldr	r2, [r7, #8]
 800917a:	fb02 f303 	mul.w	r3, r2, r3
 800917e:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 8009180:	69fb      	ldr	r3, [r7, #28]
 8009182:	3350      	adds	r3, #80	@ 0x50
 8009184:	4618      	mov	r0, r3
 8009186:	f002 f93b 	bl	800b400 <pvPortMalloc>
 800918a:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 800918c:	69bb      	ldr	r3, [r7, #24]
 800918e:	2b00      	cmp	r3, #0
 8009190:	d011      	beq.n	80091b6 <xQueueGenericCreate+0x6c>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 8009192:	69bb      	ldr	r3, [r7, #24]
 8009194:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8009196:	697b      	ldr	r3, [r7, #20]
 8009198:	3350      	adds	r3, #80	@ 0x50
 800919a:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 800919c:	69bb      	ldr	r3, [r7, #24]
 800919e:	2200      	movs	r2, #0
 80091a0:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 80091a4:	79fa      	ldrb	r2, [r7, #7]
 80091a6:	69bb      	ldr	r3, [r7, #24]
 80091a8:	9300      	str	r3, [sp, #0]
 80091aa:	4613      	mov	r3, r2
 80091ac:	697a      	ldr	r2, [r7, #20]
 80091ae:	68b9      	ldr	r1, [r7, #8]
 80091b0:	68f8      	ldr	r0, [r7, #12]
 80091b2:	f000 f805 	bl	80091c0 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 80091b6:	69bb      	ldr	r3, [r7, #24]
	}
 80091b8:	4618      	mov	r0, r3
 80091ba:	3720      	adds	r7, #32
 80091bc:	46bd      	mov	sp, r7
 80091be:	bd80      	pop	{r7, pc}

080091c0 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 80091c0:	b580      	push	{r7, lr}
 80091c2:	b084      	sub	sp, #16
 80091c4:	af00      	add	r7, sp, #0
 80091c6:	60f8      	str	r0, [r7, #12]
 80091c8:	60b9      	str	r1, [r7, #8]
 80091ca:	607a      	str	r2, [r7, #4]
 80091cc:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 80091ce:	68bb      	ldr	r3, [r7, #8]
 80091d0:	2b00      	cmp	r3, #0
 80091d2:	d103      	bne.n	80091dc <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 80091d4:	69bb      	ldr	r3, [r7, #24]
 80091d6:	69ba      	ldr	r2, [r7, #24]
 80091d8:	601a      	str	r2, [r3, #0]
 80091da:	e002      	b.n	80091e2 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 80091dc:	69bb      	ldr	r3, [r7, #24]
 80091de:	687a      	ldr	r2, [r7, #4]
 80091e0:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 80091e2:	69bb      	ldr	r3, [r7, #24]
 80091e4:	68fa      	ldr	r2, [r7, #12]
 80091e6:	63da      	str	r2, [r3, #60]	@ 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 80091e8:	69bb      	ldr	r3, [r7, #24]
 80091ea:	68ba      	ldr	r2, [r7, #8]
 80091ec:	641a      	str	r2, [r3, #64]	@ 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 80091ee:	2101      	movs	r1, #1
 80091f0:	69b8      	ldr	r0, [r7, #24]
 80091f2:	f7ff fec3 	bl	8008f7c <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 80091f6:	69bb      	ldr	r3, [r7, #24]
 80091f8:	78fa      	ldrb	r2, [r7, #3]
 80091fa:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 80091fe:	bf00      	nop
 8009200:	3710      	adds	r7, #16
 8009202:	46bd      	mov	sp, r7
 8009204:	bd80      	pop	{r7, pc}

08009206 <xQueueCreateCountingSemaphoreStatic>:
/*-----------------------------------------------------------*/

#if( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateCountingSemaphoreStatic( const UBaseType_t uxMaxCount, const UBaseType_t uxInitialCount, StaticQueue_t *pxStaticQueue )
	{
 8009206:	b580      	push	{r7, lr}
 8009208:	b08a      	sub	sp, #40	@ 0x28
 800920a:	af02      	add	r7, sp, #8
 800920c:	60f8      	str	r0, [r7, #12]
 800920e:	60b9      	str	r1, [r7, #8]
 8009210:	607a      	str	r2, [r7, #4]
	QueueHandle_t xHandle;

		configASSERT( uxMaxCount != 0 );
 8009212:	68fb      	ldr	r3, [r7, #12]
 8009214:	2b00      	cmp	r3, #0
 8009216:	d10b      	bne.n	8009230 <xQueueCreateCountingSemaphoreStatic+0x2a>
	__asm volatile
 8009218:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800921c:	f383 8811 	msr	BASEPRI, r3
 8009220:	f3bf 8f6f 	isb	sy
 8009224:	f3bf 8f4f 	dsb	sy
 8009228:	61bb      	str	r3, [r7, #24]
}
 800922a:	bf00      	nop
 800922c:	bf00      	nop
 800922e:	e7fd      	b.n	800922c <xQueueCreateCountingSemaphoreStatic+0x26>
		configASSERT( uxInitialCount <= uxMaxCount );
 8009230:	68ba      	ldr	r2, [r7, #8]
 8009232:	68fb      	ldr	r3, [r7, #12]
 8009234:	429a      	cmp	r2, r3
 8009236:	d90b      	bls.n	8009250 <xQueueCreateCountingSemaphoreStatic+0x4a>
	__asm volatile
 8009238:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800923c:	f383 8811 	msr	BASEPRI, r3
 8009240:	f3bf 8f6f 	isb	sy
 8009244:	f3bf 8f4f 	dsb	sy
 8009248:	617b      	str	r3, [r7, #20]
}
 800924a:	bf00      	nop
 800924c:	bf00      	nop
 800924e:	e7fd      	b.n	800924c <xQueueCreateCountingSemaphoreStatic+0x46>

		xHandle = xQueueGenericCreateStatic( uxMaxCount, queueSEMAPHORE_QUEUE_ITEM_LENGTH, NULL, pxStaticQueue, queueQUEUE_TYPE_COUNTING_SEMAPHORE );
 8009250:	2302      	movs	r3, #2
 8009252:	9300      	str	r3, [sp, #0]
 8009254:	687b      	ldr	r3, [r7, #4]
 8009256:	2200      	movs	r2, #0
 8009258:	2100      	movs	r1, #0
 800925a:	68f8      	ldr	r0, [r7, #12]
 800925c:	f7ff fef8 	bl	8009050 <xQueueGenericCreateStatic>
 8009260:	61f8      	str	r0, [r7, #28]

		if( xHandle != NULL )
 8009262:	69fb      	ldr	r3, [r7, #28]
 8009264:	2b00      	cmp	r3, #0
 8009266:	d002      	beq.n	800926e <xQueueCreateCountingSemaphoreStatic+0x68>
		{
			( ( Queue_t * ) xHandle )->uxMessagesWaiting = uxInitialCount;
 8009268:	69fb      	ldr	r3, [r7, #28]
 800926a:	68ba      	ldr	r2, [r7, #8]
 800926c:	639a      	str	r2, [r3, #56]	@ 0x38
		else
		{
			traceCREATE_COUNTING_SEMAPHORE_FAILED();
		}

		return xHandle;
 800926e:	69fb      	ldr	r3, [r7, #28]
	}
 8009270:	4618      	mov	r0, r3
 8009272:	3720      	adds	r7, #32
 8009274:	46bd      	mov	sp, r7
 8009276:	bd80      	pop	{r7, pc}

08009278 <xQueueCreateCountingSemaphore>:
/*-----------------------------------------------------------*/

#if( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateCountingSemaphore( const UBaseType_t uxMaxCount, const UBaseType_t uxInitialCount )
	{
 8009278:	b580      	push	{r7, lr}
 800927a:	b086      	sub	sp, #24
 800927c:	af00      	add	r7, sp, #0
 800927e:	6078      	str	r0, [r7, #4]
 8009280:	6039      	str	r1, [r7, #0]
	QueueHandle_t xHandle;

		configASSERT( uxMaxCount != 0 );
 8009282:	687b      	ldr	r3, [r7, #4]
 8009284:	2b00      	cmp	r3, #0
 8009286:	d10b      	bne.n	80092a0 <xQueueCreateCountingSemaphore+0x28>
	__asm volatile
 8009288:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800928c:	f383 8811 	msr	BASEPRI, r3
 8009290:	f3bf 8f6f 	isb	sy
 8009294:	f3bf 8f4f 	dsb	sy
 8009298:	613b      	str	r3, [r7, #16]
}
 800929a:	bf00      	nop
 800929c:	bf00      	nop
 800929e:	e7fd      	b.n	800929c <xQueueCreateCountingSemaphore+0x24>
		configASSERT( uxInitialCount <= uxMaxCount );
 80092a0:	683a      	ldr	r2, [r7, #0]
 80092a2:	687b      	ldr	r3, [r7, #4]
 80092a4:	429a      	cmp	r2, r3
 80092a6:	d90b      	bls.n	80092c0 <xQueueCreateCountingSemaphore+0x48>
	__asm volatile
 80092a8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80092ac:	f383 8811 	msr	BASEPRI, r3
 80092b0:	f3bf 8f6f 	isb	sy
 80092b4:	f3bf 8f4f 	dsb	sy
 80092b8:	60fb      	str	r3, [r7, #12]
}
 80092ba:	bf00      	nop
 80092bc:	bf00      	nop
 80092be:	e7fd      	b.n	80092bc <xQueueCreateCountingSemaphore+0x44>

		xHandle = xQueueGenericCreate( uxMaxCount, queueSEMAPHORE_QUEUE_ITEM_LENGTH, queueQUEUE_TYPE_COUNTING_SEMAPHORE );
 80092c0:	2202      	movs	r2, #2
 80092c2:	2100      	movs	r1, #0
 80092c4:	6878      	ldr	r0, [r7, #4]
 80092c6:	f7ff ff40 	bl	800914a <xQueueGenericCreate>
 80092ca:	6178      	str	r0, [r7, #20]

		if( xHandle != NULL )
 80092cc:	697b      	ldr	r3, [r7, #20]
 80092ce:	2b00      	cmp	r3, #0
 80092d0:	d002      	beq.n	80092d8 <xQueueCreateCountingSemaphore+0x60>
		{
			( ( Queue_t * ) xHandle )->uxMessagesWaiting = uxInitialCount;
 80092d2:	697b      	ldr	r3, [r7, #20]
 80092d4:	683a      	ldr	r2, [r7, #0]
 80092d6:	639a      	str	r2, [r3, #56]	@ 0x38
		else
		{
			traceCREATE_COUNTING_SEMAPHORE_FAILED();
		}

		return xHandle;
 80092d8:	697b      	ldr	r3, [r7, #20]
	}
 80092da:	4618      	mov	r0, r3
 80092dc:	3718      	adds	r7, #24
 80092de:	46bd      	mov	sp, r7
 80092e0:	bd80      	pop	{r7, pc}
	...

080092e4 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 80092e4:	b580      	push	{r7, lr}
 80092e6:	b08e      	sub	sp, #56	@ 0x38
 80092e8:	af00      	add	r7, sp, #0
 80092ea:	60f8      	str	r0, [r7, #12]
 80092ec:	60b9      	str	r1, [r7, #8]
 80092ee:	607a      	str	r2, [r7, #4]
 80092f0:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 80092f2:	2300      	movs	r3, #0
 80092f4:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 80092f6:	68fb      	ldr	r3, [r7, #12]
 80092f8:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 80092fa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80092fc:	2b00      	cmp	r3, #0
 80092fe:	d10b      	bne.n	8009318 <xQueueGenericSend+0x34>
	__asm volatile
 8009300:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009304:	f383 8811 	msr	BASEPRI, r3
 8009308:	f3bf 8f6f 	isb	sy
 800930c:	f3bf 8f4f 	dsb	sy
 8009310:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8009312:	bf00      	nop
 8009314:	bf00      	nop
 8009316:	e7fd      	b.n	8009314 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8009318:	68bb      	ldr	r3, [r7, #8]
 800931a:	2b00      	cmp	r3, #0
 800931c:	d103      	bne.n	8009326 <xQueueGenericSend+0x42>
 800931e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009320:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009322:	2b00      	cmp	r3, #0
 8009324:	d101      	bne.n	800932a <xQueueGenericSend+0x46>
 8009326:	2301      	movs	r3, #1
 8009328:	e000      	b.n	800932c <xQueueGenericSend+0x48>
 800932a:	2300      	movs	r3, #0
 800932c:	2b00      	cmp	r3, #0
 800932e:	d10b      	bne.n	8009348 <xQueueGenericSend+0x64>
	__asm volatile
 8009330:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009334:	f383 8811 	msr	BASEPRI, r3
 8009338:	f3bf 8f6f 	isb	sy
 800933c:	f3bf 8f4f 	dsb	sy
 8009340:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8009342:	bf00      	nop
 8009344:	bf00      	nop
 8009346:	e7fd      	b.n	8009344 <xQueueGenericSend+0x60>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8009348:	683b      	ldr	r3, [r7, #0]
 800934a:	2b02      	cmp	r3, #2
 800934c:	d103      	bne.n	8009356 <xQueueGenericSend+0x72>
 800934e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009350:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009352:	2b01      	cmp	r3, #1
 8009354:	d101      	bne.n	800935a <xQueueGenericSend+0x76>
 8009356:	2301      	movs	r3, #1
 8009358:	e000      	b.n	800935c <xQueueGenericSend+0x78>
 800935a:	2300      	movs	r3, #0
 800935c:	2b00      	cmp	r3, #0
 800935e:	d10b      	bne.n	8009378 <xQueueGenericSend+0x94>
	__asm volatile
 8009360:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009364:	f383 8811 	msr	BASEPRI, r3
 8009368:	f3bf 8f6f 	isb	sy
 800936c:	f3bf 8f4f 	dsb	sy
 8009370:	623b      	str	r3, [r7, #32]
}
 8009372:	bf00      	nop
 8009374:	bf00      	nop
 8009376:	e7fd      	b.n	8009374 <xQueueGenericSend+0x90>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8009378:	f001 fa18 	bl	800a7ac <xTaskGetSchedulerState>
 800937c:	4603      	mov	r3, r0
 800937e:	2b00      	cmp	r3, #0
 8009380:	d102      	bne.n	8009388 <xQueueGenericSend+0xa4>
 8009382:	687b      	ldr	r3, [r7, #4]
 8009384:	2b00      	cmp	r3, #0
 8009386:	d101      	bne.n	800938c <xQueueGenericSend+0xa8>
 8009388:	2301      	movs	r3, #1
 800938a:	e000      	b.n	800938e <xQueueGenericSend+0xaa>
 800938c:	2300      	movs	r3, #0
 800938e:	2b00      	cmp	r3, #0
 8009390:	d10b      	bne.n	80093aa <xQueueGenericSend+0xc6>
	__asm volatile
 8009392:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009396:	f383 8811 	msr	BASEPRI, r3
 800939a:	f3bf 8f6f 	isb	sy
 800939e:	f3bf 8f4f 	dsb	sy
 80093a2:	61fb      	str	r3, [r7, #28]
}
 80093a4:	bf00      	nop
 80093a6:	bf00      	nop
 80093a8:	e7fd      	b.n	80093a6 <xQueueGenericSend+0xc2>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 80093aa:	f001 ff27 	bl	800b1fc <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 80093ae:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80093b0:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80093b2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80093b4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80093b6:	429a      	cmp	r2, r3
 80093b8:	d302      	bcc.n	80093c0 <xQueueGenericSend+0xdc>
 80093ba:	683b      	ldr	r3, [r7, #0]
 80093bc:	2b02      	cmp	r3, #2
 80093be:	d129      	bne.n	8009414 <xQueueGenericSend+0x130>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 80093c0:	683a      	ldr	r2, [r7, #0]
 80093c2:	68b9      	ldr	r1, [r7, #8]
 80093c4:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80093c6:	f000 fa33 	bl	8009830 <prvCopyDataToQueue>
 80093ca:	62f8      	str	r0, [r7, #44]	@ 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80093cc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80093ce:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80093d0:	2b00      	cmp	r3, #0
 80093d2:	d010      	beq.n	80093f6 <xQueueGenericSend+0x112>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80093d4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80093d6:	3324      	adds	r3, #36	@ 0x24
 80093d8:	4618      	mov	r0, r3
 80093da:	f001 f827 	bl	800a42c <xTaskRemoveFromEventList>
 80093de:	4603      	mov	r3, r0
 80093e0:	2b00      	cmp	r3, #0
 80093e2:	d013      	beq.n	800940c <xQueueGenericSend+0x128>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 80093e4:	4b3f      	ldr	r3, [pc, #252]	@ (80094e4 <xQueueGenericSend+0x200>)
 80093e6:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80093ea:	601a      	str	r2, [r3, #0]
 80093ec:	f3bf 8f4f 	dsb	sy
 80093f0:	f3bf 8f6f 	isb	sy
 80093f4:	e00a      	b.n	800940c <xQueueGenericSend+0x128>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 80093f6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80093f8:	2b00      	cmp	r3, #0
 80093fa:	d007      	beq.n	800940c <xQueueGenericSend+0x128>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 80093fc:	4b39      	ldr	r3, [pc, #228]	@ (80094e4 <xQueueGenericSend+0x200>)
 80093fe:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8009402:	601a      	str	r2, [r3, #0]
 8009404:	f3bf 8f4f 	dsb	sy
 8009408:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 800940c:	f001 ff26 	bl	800b25c <vPortExitCritical>
				return pdPASS;
 8009410:	2301      	movs	r3, #1
 8009412:	e063      	b.n	80094dc <xQueueGenericSend+0x1f8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8009414:	687b      	ldr	r3, [r7, #4]
 8009416:	2b00      	cmp	r3, #0
 8009418:	d103      	bne.n	8009422 <xQueueGenericSend+0x13e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800941a:	f001 ff1f 	bl	800b25c <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 800941e:	2300      	movs	r3, #0
 8009420:	e05c      	b.n	80094dc <xQueueGenericSend+0x1f8>
				}
				else if( xEntryTimeSet == pdFALSE )
 8009422:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009424:	2b00      	cmp	r3, #0
 8009426:	d106      	bne.n	8009436 <xQueueGenericSend+0x152>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8009428:	f107 0314 	add.w	r3, r7, #20
 800942c:	4618      	mov	r0, r3
 800942e:	f001 f861 	bl	800a4f4 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8009432:	2301      	movs	r3, #1
 8009434:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8009436:	f001 ff11 	bl	800b25c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800943a:	f000 fdd3 	bl	8009fe4 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800943e:	f001 fedd 	bl	800b1fc <vPortEnterCritical>
 8009442:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009444:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8009448:	b25b      	sxtb	r3, r3
 800944a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800944e:	d103      	bne.n	8009458 <xQueueGenericSend+0x174>
 8009450:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009452:	2200      	movs	r2, #0
 8009454:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8009458:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800945a:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800945e:	b25b      	sxtb	r3, r3
 8009460:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009464:	d103      	bne.n	800946e <xQueueGenericSend+0x18a>
 8009466:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009468:	2200      	movs	r2, #0
 800946a:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800946e:	f001 fef5 	bl	800b25c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8009472:	1d3a      	adds	r2, r7, #4
 8009474:	f107 0314 	add.w	r3, r7, #20
 8009478:	4611      	mov	r1, r2
 800947a:	4618      	mov	r0, r3
 800947c:	f001 f850 	bl	800a520 <xTaskCheckForTimeOut>
 8009480:	4603      	mov	r3, r0
 8009482:	2b00      	cmp	r3, #0
 8009484:	d124      	bne.n	80094d0 <xQueueGenericSend+0x1ec>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 8009486:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8009488:	f000 faca 	bl	8009a20 <prvIsQueueFull>
 800948c:	4603      	mov	r3, r0
 800948e:	2b00      	cmp	r3, #0
 8009490:	d018      	beq.n	80094c4 <xQueueGenericSend+0x1e0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8009492:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009494:	3310      	adds	r3, #16
 8009496:	687a      	ldr	r2, [r7, #4]
 8009498:	4611      	mov	r1, r2
 800949a:	4618      	mov	r0, r3
 800949c:	f000 ff74 	bl	800a388 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 80094a0:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80094a2:	f000 fa55 	bl	8009950 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 80094a6:	f000 fdab 	bl	800a000 <xTaskResumeAll>
 80094aa:	4603      	mov	r3, r0
 80094ac:	2b00      	cmp	r3, #0
 80094ae:	f47f af7c 	bne.w	80093aa <xQueueGenericSend+0xc6>
				{
					portYIELD_WITHIN_API();
 80094b2:	4b0c      	ldr	r3, [pc, #48]	@ (80094e4 <xQueueGenericSend+0x200>)
 80094b4:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80094b8:	601a      	str	r2, [r3, #0]
 80094ba:	f3bf 8f4f 	dsb	sy
 80094be:	f3bf 8f6f 	isb	sy
 80094c2:	e772      	b.n	80093aa <xQueueGenericSend+0xc6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 80094c4:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80094c6:	f000 fa43 	bl	8009950 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 80094ca:	f000 fd99 	bl	800a000 <xTaskResumeAll>
 80094ce:	e76c      	b.n	80093aa <xQueueGenericSend+0xc6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 80094d0:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80094d2:	f000 fa3d 	bl	8009950 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 80094d6:	f000 fd93 	bl	800a000 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 80094da:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 80094dc:	4618      	mov	r0, r3
 80094de:	3738      	adds	r7, #56	@ 0x38
 80094e0:	46bd      	mov	sp, r7
 80094e2:	bd80      	pop	{r7, pc}
 80094e4:	e000ed04 	.word	0xe000ed04

080094e8 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 80094e8:	b580      	push	{r7, lr}
 80094ea:	b090      	sub	sp, #64	@ 0x40
 80094ec:	af00      	add	r7, sp, #0
 80094ee:	60f8      	str	r0, [r7, #12]
 80094f0:	60b9      	str	r1, [r7, #8]
 80094f2:	607a      	str	r2, [r7, #4]
 80094f4:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 80094f6:	68fb      	ldr	r3, [r7, #12]
 80094f8:	63bb      	str	r3, [r7, #56]	@ 0x38

	configASSERT( pxQueue );
 80094fa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80094fc:	2b00      	cmp	r3, #0
 80094fe:	d10b      	bne.n	8009518 <xQueueGenericSendFromISR+0x30>
	__asm volatile
 8009500:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009504:	f383 8811 	msr	BASEPRI, r3
 8009508:	f3bf 8f6f 	isb	sy
 800950c:	f3bf 8f4f 	dsb	sy
 8009510:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8009512:	bf00      	nop
 8009514:	bf00      	nop
 8009516:	e7fd      	b.n	8009514 <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8009518:	68bb      	ldr	r3, [r7, #8]
 800951a:	2b00      	cmp	r3, #0
 800951c:	d103      	bne.n	8009526 <xQueueGenericSendFromISR+0x3e>
 800951e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009520:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009522:	2b00      	cmp	r3, #0
 8009524:	d101      	bne.n	800952a <xQueueGenericSendFromISR+0x42>
 8009526:	2301      	movs	r3, #1
 8009528:	e000      	b.n	800952c <xQueueGenericSendFromISR+0x44>
 800952a:	2300      	movs	r3, #0
 800952c:	2b00      	cmp	r3, #0
 800952e:	d10b      	bne.n	8009548 <xQueueGenericSendFromISR+0x60>
	__asm volatile
 8009530:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009534:	f383 8811 	msr	BASEPRI, r3
 8009538:	f3bf 8f6f 	isb	sy
 800953c:	f3bf 8f4f 	dsb	sy
 8009540:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8009542:	bf00      	nop
 8009544:	bf00      	nop
 8009546:	e7fd      	b.n	8009544 <xQueueGenericSendFromISR+0x5c>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8009548:	683b      	ldr	r3, [r7, #0]
 800954a:	2b02      	cmp	r3, #2
 800954c:	d103      	bne.n	8009556 <xQueueGenericSendFromISR+0x6e>
 800954e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009550:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009552:	2b01      	cmp	r3, #1
 8009554:	d101      	bne.n	800955a <xQueueGenericSendFromISR+0x72>
 8009556:	2301      	movs	r3, #1
 8009558:	e000      	b.n	800955c <xQueueGenericSendFromISR+0x74>
 800955a:	2300      	movs	r3, #0
 800955c:	2b00      	cmp	r3, #0
 800955e:	d10b      	bne.n	8009578 <xQueueGenericSendFromISR+0x90>
	__asm volatile
 8009560:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009564:	f383 8811 	msr	BASEPRI, r3
 8009568:	f3bf 8f6f 	isb	sy
 800956c:	f3bf 8f4f 	dsb	sy
 8009570:	623b      	str	r3, [r7, #32]
}
 8009572:	bf00      	nop
 8009574:	bf00      	nop
 8009576:	e7fd      	b.n	8009574 <xQueueGenericSendFromISR+0x8c>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8009578:	f001 ff02 	bl	800b380 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 800957c:	f3ef 8211 	mrs	r2, BASEPRI
 8009580:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009584:	f383 8811 	msr	BASEPRI, r3
 8009588:	f3bf 8f6f 	isb	sy
 800958c:	f3bf 8f4f 	dsb	sy
 8009590:	61fa      	str	r2, [r7, #28]
 8009592:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 8009594:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8009596:	637b      	str	r3, [r7, #52]	@ 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8009598:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800959a:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800959c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800959e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80095a0:	429a      	cmp	r2, r3
 80095a2:	d302      	bcc.n	80095aa <xQueueGenericSendFromISR+0xc2>
 80095a4:	683b      	ldr	r3, [r7, #0]
 80095a6:	2b02      	cmp	r3, #2
 80095a8:	d12f      	bne.n	800960a <xQueueGenericSendFromISR+0x122>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 80095aa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80095ac:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80095b0:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 80095b4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80095b6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80095b8:	62fb      	str	r3, [r7, #44]	@ 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 80095ba:	683a      	ldr	r2, [r7, #0]
 80095bc:	68b9      	ldr	r1, [r7, #8]
 80095be:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 80095c0:	f000 f936 	bl	8009830 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 80095c4:	f997 3033 	ldrsb.w	r3, [r7, #51]	@ 0x33
 80095c8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80095cc:	d112      	bne.n	80095f4 <xQueueGenericSendFromISR+0x10c>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80095ce:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80095d0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80095d2:	2b00      	cmp	r3, #0
 80095d4:	d016      	beq.n	8009604 <xQueueGenericSendFromISR+0x11c>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80095d6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80095d8:	3324      	adds	r3, #36	@ 0x24
 80095da:	4618      	mov	r0, r3
 80095dc:	f000 ff26 	bl	800a42c <xTaskRemoveFromEventList>
 80095e0:	4603      	mov	r3, r0
 80095e2:	2b00      	cmp	r3, #0
 80095e4:	d00e      	beq.n	8009604 <xQueueGenericSendFromISR+0x11c>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 80095e6:	687b      	ldr	r3, [r7, #4]
 80095e8:	2b00      	cmp	r3, #0
 80095ea:	d00b      	beq.n	8009604 <xQueueGenericSendFromISR+0x11c>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 80095ec:	687b      	ldr	r3, [r7, #4]
 80095ee:	2201      	movs	r2, #1
 80095f0:	601a      	str	r2, [r3, #0]
 80095f2:	e007      	b.n	8009604 <xQueueGenericSendFromISR+0x11c>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 80095f4:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 80095f8:	3301      	adds	r3, #1
 80095fa:	b2db      	uxtb	r3, r3
 80095fc:	b25a      	sxtb	r2, r3
 80095fe:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009600:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 8009604:	2301      	movs	r3, #1
 8009606:	63fb      	str	r3, [r7, #60]	@ 0x3c
		{
 8009608:	e001      	b.n	800960e <xQueueGenericSendFromISR+0x126>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 800960a:	2300      	movs	r3, #0
 800960c:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800960e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009610:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8009612:	697b      	ldr	r3, [r7, #20]
 8009614:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 8009618:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800961a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 800961c:	4618      	mov	r0, r3
 800961e:	3740      	adds	r7, #64	@ 0x40
 8009620:	46bd      	mov	sp, r7
 8009622:	bd80      	pop	{r7, pc}

08009624 <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 8009624:	b580      	push	{r7, lr}
 8009626:	b08c      	sub	sp, #48	@ 0x30
 8009628:	af00      	add	r7, sp, #0
 800962a:	60f8      	str	r0, [r7, #12]
 800962c:	60b9      	str	r1, [r7, #8]
 800962e:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 8009630:	2300      	movs	r3, #0
 8009632:	62fb      	str	r3, [r7, #44]	@ 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8009634:	68fb      	ldr	r3, [r7, #12]
 8009636:	62bb      	str	r3, [r7, #40]	@ 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8009638:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800963a:	2b00      	cmp	r3, #0
 800963c:	d10b      	bne.n	8009656 <xQueueReceive+0x32>
	__asm volatile
 800963e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009642:	f383 8811 	msr	BASEPRI, r3
 8009646:	f3bf 8f6f 	isb	sy
 800964a:	f3bf 8f4f 	dsb	sy
 800964e:	623b      	str	r3, [r7, #32]
}
 8009650:	bf00      	nop
 8009652:	bf00      	nop
 8009654:	e7fd      	b.n	8009652 <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8009656:	68bb      	ldr	r3, [r7, #8]
 8009658:	2b00      	cmp	r3, #0
 800965a:	d103      	bne.n	8009664 <xQueueReceive+0x40>
 800965c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800965e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009660:	2b00      	cmp	r3, #0
 8009662:	d101      	bne.n	8009668 <xQueueReceive+0x44>
 8009664:	2301      	movs	r3, #1
 8009666:	e000      	b.n	800966a <xQueueReceive+0x46>
 8009668:	2300      	movs	r3, #0
 800966a:	2b00      	cmp	r3, #0
 800966c:	d10b      	bne.n	8009686 <xQueueReceive+0x62>
	__asm volatile
 800966e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009672:	f383 8811 	msr	BASEPRI, r3
 8009676:	f3bf 8f6f 	isb	sy
 800967a:	f3bf 8f4f 	dsb	sy
 800967e:	61fb      	str	r3, [r7, #28]
}
 8009680:	bf00      	nop
 8009682:	bf00      	nop
 8009684:	e7fd      	b.n	8009682 <xQueueReceive+0x5e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8009686:	f001 f891 	bl	800a7ac <xTaskGetSchedulerState>
 800968a:	4603      	mov	r3, r0
 800968c:	2b00      	cmp	r3, #0
 800968e:	d102      	bne.n	8009696 <xQueueReceive+0x72>
 8009690:	687b      	ldr	r3, [r7, #4]
 8009692:	2b00      	cmp	r3, #0
 8009694:	d101      	bne.n	800969a <xQueueReceive+0x76>
 8009696:	2301      	movs	r3, #1
 8009698:	e000      	b.n	800969c <xQueueReceive+0x78>
 800969a:	2300      	movs	r3, #0
 800969c:	2b00      	cmp	r3, #0
 800969e:	d10b      	bne.n	80096b8 <xQueueReceive+0x94>
	__asm volatile
 80096a0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80096a4:	f383 8811 	msr	BASEPRI, r3
 80096a8:	f3bf 8f6f 	isb	sy
 80096ac:	f3bf 8f4f 	dsb	sy
 80096b0:	61bb      	str	r3, [r7, #24]
}
 80096b2:	bf00      	nop
 80096b4:	bf00      	nop
 80096b6:	e7fd      	b.n	80096b4 <xQueueReceive+0x90>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 80096b8:	f001 fda0 	bl	800b1fc <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80096bc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80096be:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80096c0:	627b      	str	r3, [r7, #36]	@ 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 80096c2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80096c4:	2b00      	cmp	r3, #0
 80096c6:	d01f      	beq.n	8009708 <xQueueReceive+0xe4>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 80096c8:	68b9      	ldr	r1, [r7, #8]
 80096ca:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80096cc:	f000 f91a 	bl	8009904 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 80096d0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80096d2:	1e5a      	subs	r2, r3, #1
 80096d4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80096d6:	639a      	str	r2, [r3, #56]	@ 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80096d8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80096da:	691b      	ldr	r3, [r3, #16]
 80096dc:	2b00      	cmp	r3, #0
 80096de:	d00f      	beq.n	8009700 <xQueueReceive+0xdc>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80096e0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80096e2:	3310      	adds	r3, #16
 80096e4:	4618      	mov	r0, r3
 80096e6:	f000 fea1 	bl	800a42c <xTaskRemoveFromEventList>
 80096ea:	4603      	mov	r3, r0
 80096ec:	2b00      	cmp	r3, #0
 80096ee:	d007      	beq.n	8009700 <xQueueReceive+0xdc>
					{
						queueYIELD_IF_USING_PREEMPTION();
 80096f0:	4b3c      	ldr	r3, [pc, #240]	@ (80097e4 <xQueueReceive+0x1c0>)
 80096f2:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80096f6:	601a      	str	r2, [r3, #0]
 80096f8:	f3bf 8f4f 	dsb	sy
 80096fc:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8009700:	f001 fdac 	bl	800b25c <vPortExitCritical>
				return pdPASS;
 8009704:	2301      	movs	r3, #1
 8009706:	e069      	b.n	80097dc <xQueueReceive+0x1b8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8009708:	687b      	ldr	r3, [r7, #4]
 800970a:	2b00      	cmp	r3, #0
 800970c:	d103      	bne.n	8009716 <xQueueReceive+0xf2>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800970e:	f001 fda5 	bl	800b25c <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8009712:	2300      	movs	r3, #0
 8009714:	e062      	b.n	80097dc <xQueueReceive+0x1b8>
				}
				else if( xEntryTimeSet == pdFALSE )
 8009716:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009718:	2b00      	cmp	r3, #0
 800971a:	d106      	bne.n	800972a <xQueueReceive+0x106>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800971c:	f107 0310 	add.w	r3, r7, #16
 8009720:	4618      	mov	r0, r3
 8009722:	f000 fee7 	bl	800a4f4 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8009726:	2301      	movs	r3, #1
 8009728:	62fb      	str	r3, [r7, #44]	@ 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800972a:	f001 fd97 	bl	800b25c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800972e:	f000 fc59 	bl	8009fe4 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8009732:	f001 fd63 	bl	800b1fc <vPortEnterCritical>
 8009736:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009738:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800973c:	b25b      	sxtb	r3, r3
 800973e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009742:	d103      	bne.n	800974c <xQueueReceive+0x128>
 8009744:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009746:	2200      	movs	r2, #0
 8009748:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800974c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800974e:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8009752:	b25b      	sxtb	r3, r3
 8009754:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009758:	d103      	bne.n	8009762 <xQueueReceive+0x13e>
 800975a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800975c:	2200      	movs	r2, #0
 800975e:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8009762:	f001 fd7b 	bl	800b25c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8009766:	1d3a      	adds	r2, r7, #4
 8009768:	f107 0310 	add.w	r3, r7, #16
 800976c:	4611      	mov	r1, r2
 800976e:	4618      	mov	r0, r3
 8009770:	f000 fed6 	bl	800a520 <xTaskCheckForTimeOut>
 8009774:	4603      	mov	r3, r0
 8009776:	2b00      	cmp	r3, #0
 8009778:	d123      	bne.n	80097c2 <xQueueReceive+0x19e>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800977a:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800977c:	f000 f93a 	bl	80099f4 <prvIsQueueEmpty>
 8009780:	4603      	mov	r3, r0
 8009782:	2b00      	cmp	r3, #0
 8009784:	d017      	beq.n	80097b6 <xQueueReceive+0x192>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8009786:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009788:	3324      	adds	r3, #36	@ 0x24
 800978a:	687a      	ldr	r2, [r7, #4]
 800978c:	4611      	mov	r1, r2
 800978e:	4618      	mov	r0, r3
 8009790:	f000 fdfa 	bl	800a388 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8009794:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8009796:	f000 f8db 	bl	8009950 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 800979a:	f000 fc31 	bl	800a000 <xTaskResumeAll>
 800979e:	4603      	mov	r3, r0
 80097a0:	2b00      	cmp	r3, #0
 80097a2:	d189      	bne.n	80096b8 <xQueueReceive+0x94>
				{
					portYIELD_WITHIN_API();
 80097a4:	4b0f      	ldr	r3, [pc, #60]	@ (80097e4 <xQueueReceive+0x1c0>)
 80097a6:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80097aa:	601a      	str	r2, [r3, #0]
 80097ac:	f3bf 8f4f 	dsb	sy
 80097b0:	f3bf 8f6f 	isb	sy
 80097b4:	e780      	b.n	80096b8 <xQueueReceive+0x94>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 80097b6:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80097b8:	f000 f8ca 	bl	8009950 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 80097bc:	f000 fc20 	bl	800a000 <xTaskResumeAll>
 80097c0:	e77a      	b.n	80096b8 <xQueueReceive+0x94>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 80097c2:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80097c4:	f000 f8c4 	bl	8009950 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 80097c8:	f000 fc1a 	bl	800a000 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80097cc:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80097ce:	f000 f911 	bl	80099f4 <prvIsQueueEmpty>
 80097d2:	4603      	mov	r3, r0
 80097d4:	2b00      	cmp	r3, #0
 80097d6:	f43f af6f 	beq.w	80096b8 <xQueueReceive+0x94>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 80097da:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 80097dc:	4618      	mov	r0, r3
 80097de:	3730      	adds	r7, #48	@ 0x30
 80097e0:	46bd      	mov	sp, r7
 80097e2:	bd80      	pop	{r7, pc}
 80097e4:	e000ed04 	.word	0xe000ed04

080097e8 <vQueueDelete>:
	return uxReturn;
} /*lint !e818 Pointer cannot be declared const as xQueue is a typedef not pointer. */
/*-----------------------------------------------------------*/

void vQueueDelete( QueueHandle_t xQueue )
{
 80097e8:	b580      	push	{r7, lr}
 80097ea:	b084      	sub	sp, #16
 80097ec:	af00      	add	r7, sp, #0
 80097ee:	6078      	str	r0, [r7, #4]
Queue_t * const pxQueue = xQueue;
 80097f0:	687b      	ldr	r3, [r7, #4]
 80097f2:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 80097f4:	68fb      	ldr	r3, [r7, #12]
 80097f6:	2b00      	cmp	r3, #0
 80097f8:	d10b      	bne.n	8009812 <vQueueDelete+0x2a>
	__asm volatile
 80097fa:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80097fe:	f383 8811 	msr	BASEPRI, r3
 8009802:	f3bf 8f6f 	isb	sy
 8009806:	f3bf 8f4f 	dsb	sy
 800980a:	60bb      	str	r3, [r7, #8]
}
 800980c:	bf00      	nop
 800980e:	bf00      	nop
 8009810:	e7fd      	b.n	800980e <vQueueDelete+0x26>
	traceQUEUE_DELETE( pxQueue );

	#if ( configQUEUE_REGISTRY_SIZE > 0 )
	{
		vQueueUnregisterQueue( pxQueue );
 8009812:	68f8      	ldr	r0, [r7, #12]
 8009814:	f000 f944 	bl	8009aa0 <vQueueUnregisterQueue>
	}
	#elif( ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )
	{
		/* The queue could have been allocated statically or dynamically, so
		check before attempting to free the memory. */
		if( pxQueue->ucStaticallyAllocated == ( uint8_t ) pdFALSE )
 8009818:	68fb      	ldr	r3, [r7, #12]
 800981a:	f893 3046 	ldrb.w	r3, [r3, #70]	@ 0x46
 800981e:	2b00      	cmp	r3, #0
 8009820:	d102      	bne.n	8009828 <vQueueDelete+0x40>
		{
			vPortFree( pxQueue );
 8009822:	68f8      	ldr	r0, [r7, #12]
 8009824:	f001 feba 	bl	800b59c <vPortFree>
		/* The queue must have been statically allocated, so is not going to be
		deleted.  Avoid compiler warnings about the unused parameter. */
		( void ) pxQueue;
	}
	#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
}
 8009828:	bf00      	nop
 800982a:	3710      	adds	r7, #16
 800982c:	46bd      	mov	sp, r7
 800982e:	bd80      	pop	{r7, pc}

08009830 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 8009830:	b580      	push	{r7, lr}
 8009832:	b086      	sub	sp, #24
 8009834:	af00      	add	r7, sp, #0
 8009836:	60f8      	str	r0, [r7, #12]
 8009838:	60b9      	str	r1, [r7, #8]
 800983a:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 800983c:	2300      	movs	r3, #0
 800983e:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8009840:	68fb      	ldr	r3, [r7, #12]
 8009842:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009844:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8009846:	68fb      	ldr	r3, [r7, #12]
 8009848:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800984a:	2b00      	cmp	r3, #0
 800984c:	d10d      	bne.n	800986a <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800984e:	68fb      	ldr	r3, [r7, #12]
 8009850:	681b      	ldr	r3, [r3, #0]
 8009852:	2b00      	cmp	r3, #0
 8009854:	d14d      	bne.n	80098f2 <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 8009856:	68fb      	ldr	r3, [r7, #12]
 8009858:	689b      	ldr	r3, [r3, #8]
 800985a:	4618      	mov	r0, r3
 800985c:	f000 ffc4 	bl	800a7e8 <xTaskPriorityDisinherit>
 8009860:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 8009862:	68fb      	ldr	r3, [r7, #12]
 8009864:	2200      	movs	r2, #0
 8009866:	609a      	str	r2, [r3, #8]
 8009868:	e043      	b.n	80098f2 <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 800986a:	687b      	ldr	r3, [r7, #4]
 800986c:	2b00      	cmp	r3, #0
 800986e:	d119      	bne.n	80098a4 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8009870:	68fb      	ldr	r3, [r7, #12]
 8009872:	6858      	ldr	r0, [r3, #4]
 8009874:	68fb      	ldr	r3, [r7, #12]
 8009876:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009878:	461a      	mov	r2, r3
 800987a:	68b9      	ldr	r1, [r7, #8]
 800987c:	f002 fb90 	bl	800bfa0 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8009880:	68fb      	ldr	r3, [r7, #12]
 8009882:	685a      	ldr	r2, [r3, #4]
 8009884:	68fb      	ldr	r3, [r7, #12]
 8009886:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009888:	441a      	add	r2, r3
 800988a:	68fb      	ldr	r3, [r7, #12]
 800988c:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800988e:	68fb      	ldr	r3, [r7, #12]
 8009890:	685a      	ldr	r2, [r3, #4]
 8009892:	68fb      	ldr	r3, [r7, #12]
 8009894:	689b      	ldr	r3, [r3, #8]
 8009896:	429a      	cmp	r2, r3
 8009898:	d32b      	bcc.n	80098f2 <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 800989a:	68fb      	ldr	r3, [r7, #12]
 800989c:	681a      	ldr	r2, [r3, #0]
 800989e:	68fb      	ldr	r3, [r7, #12]
 80098a0:	605a      	str	r2, [r3, #4]
 80098a2:	e026      	b.n	80098f2 <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 80098a4:	68fb      	ldr	r3, [r7, #12]
 80098a6:	68d8      	ldr	r0, [r3, #12]
 80098a8:	68fb      	ldr	r3, [r7, #12]
 80098aa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80098ac:	461a      	mov	r2, r3
 80098ae:	68b9      	ldr	r1, [r7, #8]
 80098b0:	f002 fb76 	bl	800bfa0 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 80098b4:	68fb      	ldr	r3, [r7, #12]
 80098b6:	68da      	ldr	r2, [r3, #12]
 80098b8:	68fb      	ldr	r3, [r7, #12]
 80098ba:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80098bc:	425b      	negs	r3, r3
 80098be:	441a      	add	r2, r3
 80098c0:	68fb      	ldr	r3, [r7, #12]
 80098c2:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 80098c4:	68fb      	ldr	r3, [r7, #12]
 80098c6:	68da      	ldr	r2, [r3, #12]
 80098c8:	68fb      	ldr	r3, [r7, #12]
 80098ca:	681b      	ldr	r3, [r3, #0]
 80098cc:	429a      	cmp	r2, r3
 80098ce:	d207      	bcs.n	80098e0 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 80098d0:	68fb      	ldr	r3, [r7, #12]
 80098d2:	689a      	ldr	r2, [r3, #8]
 80098d4:	68fb      	ldr	r3, [r7, #12]
 80098d6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80098d8:	425b      	negs	r3, r3
 80098da:	441a      	add	r2, r3
 80098dc:	68fb      	ldr	r3, [r7, #12]
 80098de:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 80098e0:	687b      	ldr	r3, [r7, #4]
 80098e2:	2b02      	cmp	r3, #2
 80098e4:	d105      	bne.n	80098f2 <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 80098e6:	693b      	ldr	r3, [r7, #16]
 80098e8:	2b00      	cmp	r3, #0
 80098ea:	d002      	beq.n	80098f2 <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 80098ec:	693b      	ldr	r3, [r7, #16]
 80098ee:	3b01      	subs	r3, #1
 80098f0:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 80098f2:	693b      	ldr	r3, [r7, #16]
 80098f4:	1c5a      	adds	r2, r3, #1
 80098f6:	68fb      	ldr	r3, [r7, #12]
 80098f8:	639a      	str	r2, [r3, #56]	@ 0x38

	return xReturn;
 80098fa:	697b      	ldr	r3, [r7, #20]
}
 80098fc:	4618      	mov	r0, r3
 80098fe:	3718      	adds	r7, #24
 8009900:	46bd      	mov	sp, r7
 8009902:	bd80      	pop	{r7, pc}

08009904 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 8009904:	b580      	push	{r7, lr}
 8009906:	b082      	sub	sp, #8
 8009908:	af00      	add	r7, sp, #0
 800990a:	6078      	str	r0, [r7, #4]
 800990c:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 800990e:	687b      	ldr	r3, [r7, #4]
 8009910:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009912:	2b00      	cmp	r3, #0
 8009914:	d018      	beq.n	8009948 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8009916:	687b      	ldr	r3, [r7, #4]
 8009918:	68da      	ldr	r2, [r3, #12]
 800991a:	687b      	ldr	r3, [r7, #4]
 800991c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800991e:	441a      	add	r2, r3
 8009920:	687b      	ldr	r3, [r7, #4]
 8009922:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8009924:	687b      	ldr	r3, [r7, #4]
 8009926:	68da      	ldr	r2, [r3, #12]
 8009928:	687b      	ldr	r3, [r7, #4]
 800992a:	689b      	ldr	r3, [r3, #8]
 800992c:	429a      	cmp	r2, r3
 800992e:	d303      	bcc.n	8009938 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 8009930:	687b      	ldr	r3, [r7, #4]
 8009932:	681a      	ldr	r2, [r3, #0]
 8009934:	687b      	ldr	r3, [r7, #4]
 8009936:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8009938:	687b      	ldr	r3, [r7, #4]
 800993a:	68d9      	ldr	r1, [r3, #12]
 800993c:	687b      	ldr	r3, [r7, #4]
 800993e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009940:	461a      	mov	r2, r3
 8009942:	6838      	ldr	r0, [r7, #0]
 8009944:	f002 fb2c 	bl	800bfa0 <memcpy>
	}
}
 8009948:	bf00      	nop
 800994a:	3708      	adds	r7, #8
 800994c:	46bd      	mov	sp, r7
 800994e:	bd80      	pop	{r7, pc}

08009950 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8009950:	b580      	push	{r7, lr}
 8009952:	b084      	sub	sp, #16
 8009954:	af00      	add	r7, sp, #0
 8009956:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 8009958:	f001 fc50 	bl	800b1fc <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 800995c:	687b      	ldr	r3, [r7, #4]
 800995e:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8009962:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8009964:	e011      	b.n	800998a <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8009966:	687b      	ldr	r3, [r7, #4]
 8009968:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800996a:	2b00      	cmp	r3, #0
 800996c:	d012      	beq.n	8009994 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800996e:	687b      	ldr	r3, [r7, #4]
 8009970:	3324      	adds	r3, #36	@ 0x24
 8009972:	4618      	mov	r0, r3
 8009974:	f000 fd5a 	bl	800a42c <xTaskRemoveFromEventList>
 8009978:	4603      	mov	r3, r0
 800997a:	2b00      	cmp	r3, #0
 800997c:	d001      	beq.n	8009982 <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 800997e:	f000 fe33 	bl	800a5e8 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 8009982:	7bfb      	ldrb	r3, [r7, #15]
 8009984:	3b01      	subs	r3, #1
 8009986:	b2db      	uxtb	r3, r3
 8009988:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800998a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800998e:	2b00      	cmp	r3, #0
 8009990:	dce9      	bgt.n	8009966 <prvUnlockQueue+0x16>
 8009992:	e000      	b.n	8009996 <prvUnlockQueue+0x46>
					break;
 8009994:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 8009996:	687b      	ldr	r3, [r7, #4]
 8009998:	22ff      	movs	r2, #255	@ 0xff
 800999a:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
	}
	taskEXIT_CRITICAL();
 800999e:	f001 fc5d 	bl	800b25c <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 80099a2:	f001 fc2b 	bl	800b1fc <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 80099a6:	687b      	ldr	r3, [r7, #4]
 80099a8:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80099ac:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 80099ae:	e011      	b.n	80099d4 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80099b0:	687b      	ldr	r3, [r7, #4]
 80099b2:	691b      	ldr	r3, [r3, #16]
 80099b4:	2b00      	cmp	r3, #0
 80099b6:	d012      	beq.n	80099de <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80099b8:	687b      	ldr	r3, [r7, #4]
 80099ba:	3310      	adds	r3, #16
 80099bc:	4618      	mov	r0, r3
 80099be:	f000 fd35 	bl	800a42c <xTaskRemoveFromEventList>
 80099c2:	4603      	mov	r3, r0
 80099c4:	2b00      	cmp	r3, #0
 80099c6:	d001      	beq.n	80099cc <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 80099c8:	f000 fe0e 	bl	800a5e8 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 80099cc:	7bbb      	ldrb	r3, [r7, #14]
 80099ce:	3b01      	subs	r3, #1
 80099d0:	b2db      	uxtb	r3, r3
 80099d2:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 80099d4:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80099d8:	2b00      	cmp	r3, #0
 80099da:	dce9      	bgt.n	80099b0 <prvUnlockQueue+0x60>
 80099dc:	e000      	b.n	80099e0 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 80099de:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 80099e0:	687b      	ldr	r3, [r7, #4]
 80099e2:	22ff      	movs	r2, #255	@ 0xff
 80099e4:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
	}
	taskEXIT_CRITICAL();
 80099e8:	f001 fc38 	bl	800b25c <vPortExitCritical>
}
 80099ec:	bf00      	nop
 80099ee:	3710      	adds	r7, #16
 80099f0:	46bd      	mov	sp, r7
 80099f2:	bd80      	pop	{r7, pc}

080099f4 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 80099f4:	b580      	push	{r7, lr}
 80099f6:	b084      	sub	sp, #16
 80099f8:	af00      	add	r7, sp, #0
 80099fa:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 80099fc:	f001 fbfe 	bl	800b1fc <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8009a00:	687b      	ldr	r3, [r7, #4]
 8009a02:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009a04:	2b00      	cmp	r3, #0
 8009a06:	d102      	bne.n	8009a0e <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 8009a08:	2301      	movs	r3, #1
 8009a0a:	60fb      	str	r3, [r7, #12]
 8009a0c:	e001      	b.n	8009a12 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 8009a0e:	2300      	movs	r3, #0
 8009a10:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8009a12:	f001 fc23 	bl	800b25c <vPortExitCritical>

	return xReturn;
 8009a16:	68fb      	ldr	r3, [r7, #12]
}
 8009a18:	4618      	mov	r0, r3
 8009a1a:	3710      	adds	r7, #16
 8009a1c:	46bd      	mov	sp, r7
 8009a1e:	bd80      	pop	{r7, pc}

08009a20 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 8009a20:	b580      	push	{r7, lr}
 8009a22:	b084      	sub	sp, #16
 8009a24:	af00      	add	r7, sp, #0
 8009a26:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8009a28:	f001 fbe8 	bl	800b1fc <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8009a2c:	687b      	ldr	r3, [r7, #4]
 8009a2e:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8009a30:	687b      	ldr	r3, [r7, #4]
 8009a32:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009a34:	429a      	cmp	r2, r3
 8009a36:	d102      	bne.n	8009a3e <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 8009a38:	2301      	movs	r3, #1
 8009a3a:	60fb      	str	r3, [r7, #12]
 8009a3c:	e001      	b.n	8009a42 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 8009a3e:	2300      	movs	r3, #0
 8009a40:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8009a42:	f001 fc0b 	bl	800b25c <vPortExitCritical>

	return xReturn;
 8009a46:	68fb      	ldr	r3, [r7, #12]
}
 8009a48:	4618      	mov	r0, r3
 8009a4a:	3710      	adds	r7, #16
 8009a4c:	46bd      	mov	sp, r7
 8009a4e:	bd80      	pop	{r7, pc}

08009a50 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 8009a50:	b480      	push	{r7}
 8009a52:	b085      	sub	sp, #20
 8009a54:	af00      	add	r7, sp, #0
 8009a56:	6078      	str	r0, [r7, #4]
 8009a58:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8009a5a:	2300      	movs	r3, #0
 8009a5c:	60fb      	str	r3, [r7, #12]
 8009a5e:	e014      	b.n	8009a8a <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 8009a60:	4a0e      	ldr	r2, [pc, #56]	@ (8009a9c <vQueueAddToRegistry+0x4c>)
 8009a62:	68fb      	ldr	r3, [r7, #12]
 8009a64:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8009a68:	2b00      	cmp	r3, #0
 8009a6a:	d10b      	bne.n	8009a84 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 8009a6c:	490b      	ldr	r1, [pc, #44]	@ (8009a9c <vQueueAddToRegistry+0x4c>)
 8009a6e:	68fb      	ldr	r3, [r7, #12]
 8009a70:	683a      	ldr	r2, [r7, #0]
 8009a72:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 8009a76:	4a09      	ldr	r2, [pc, #36]	@ (8009a9c <vQueueAddToRegistry+0x4c>)
 8009a78:	68fb      	ldr	r3, [r7, #12]
 8009a7a:	00db      	lsls	r3, r3, #3
 8009a7c:	4413      	add	r3, r2
 8009a7e:	687a      	ldr	r2, [r7, #4]
 8009a80:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 8009a82:	e006      	b.n	8009a92 <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8009a84:	68fb      	ldr	r3, [r7, #12]
 8009a86:	3301      	adds	r3, #1
 8009a88:	60fb      	str	r3, [r7, #12]
 8009a8a:	68fb      	ldr	r3, [r7, #12]
 8009a8c:	2b07      	cmp	r3, #7
 8009a8e:	d9e7      	bls.n	8009a60 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 8009a90:	bf00      	nop
 8009a92:	bf00      	nop
 8009a94:	3714      	adds	r7, #20
 8009a96:	46bd      	mov	sp, r7
 8009a98:	bc80      	pop	{r7}
 8009a9a:	4770      	bx	lr
 8009a9c:	20000954 	.word	0x20000954

08009aa0 <vQueueUnregisterQueue>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueUnregisterQueue( QueueHandle_t xQueue )
	{
 8009aa0:	b480      	push	{r7}
 8009aa2:	b085      	sub	sp, #20
 8009aa4:	af00      	add	r7, sp, #0
 8009aa6:	6078      	str	r0, [r7, #4]
	UBaseType_t ux;

		/* See if the handle of the queue being unregistered in actually in the
		registry. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8009aa8:	2300      	movs	r3, #0
 8009aaa:	60fb      	str	r3, [r7, #12]
 8009aac:	e016      	b.n	8009adc <vQueueUnregisterQueue+0x3c>
		{
			if( xQueueRegistry[ ux ].xHandle == xQueue )
 8009aae:	4a10      	ldr	r2, [pc, #64]	@ (8009af0 <vQueueUnregisterQueue+0x50>)
 8009ab0:	68fb      	ldr	r3, [r7, #12]
 8009ab2:	00db      	lsls	r3, r3, #3
 8009ab4:	4413      	add	r3, r2
 8009ab6:	685b      	ldr	r3, [r3, #4]
 8009ab8:	687a      	ldr	r2, [r7, #4]
 8009aba:	429a      	cmp	r2, r3
 8009abc:	d10b      	bne.n	8009ad6 <vQueueUnregisterQueue+0x36>
			{
				/* Set the name to NULL to show that this slot if free again. */
				xQueueRegistry[ ux ].pcQueueName = NULL;
 8009abe:	4a0c      	ldr	r2, [pc, #48]	@ (8009af0 <vQueueUnregisterQueue+0x50>)
 8009ac0:	68fb      	ldr	r3, [r7, #12]
 8009ac2:	2100      	movs	r1, #0
 8009ac4:	f842 1033 	str.w	r1, [r2, r3, lsl #3]

				/* Set the handle to NULL to ensure the same queue handle cannot
				appear in the registry twice if it is added, removed, then
				added again. */
				xQueueRegistry[ ux ].xHandle = ( QueueHandle_t ) 0;
 8009ac8:	4a09      	ldr	r2, [pc, #36]	@ (8009af0 <vQueueUnregisterQueue+0x50>)
 8009aca:	68fb      	ldr	r3, [r7, #12]
 8009acc:	00db      	lsls	r3, r3, #3
 8009ace:	4413      	add	r3, r2
 8009ad0:	2200      	movs	r2, #0
 8009ad2:	605a      	str	r2, [r3, #4]
				break;
 8009ad4:	e006      	b.n	8009ae4 <vQueueUnregisterQueue+0x44>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8009ad6:	68fb      	ldr	r3, [r7, #12]
 8009ad8:	3301      	adds	r3, #1
 8009ada:	60fb      	str	r3, [r7, #12]
 8009adc:	68fb      	ldr	r3, [r7, #12]
 8009ade:	2b07      	cmp	r3, #7
 8009ae0:	d9e5      	bls.n	8009aae <vQueueUnregisterQueue+0xe>
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

	} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
 8009ae2:	bf00      	nop
 8009ae4:	bf00      	nop
 8009ae6:	3714      	adds	r7, #20
 8009ae8:	46bd      	mov	sp, r7
 8009aea:	bc80      	pop	{r7}
 8009aec:	4770      	bx	lr
 8009aee:	bf00      	nop
 8009af0:	20000954 	.word	0x20000954

08009af4 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8009af4:	b580      	push	{r7, lr}
 8009af6:	b086      	sub	sp, #24
 8009af8:	af00      	add	r7, sp, #0
 8009afa:	60f8      	str	r0, [r7, #12]
 8009afc:	60b9      	str	r1, [r7, #8]
 8009afe:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 8009b00:	68fb      	ldr	r3, [r7, #12]
 8009b02:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 8009b04:	f001 fb7a 	bl	800b1fc <vPortEnterCritical>
 8009b08:	697b      	ldr	r3, [r7, #20]
 8009b0a:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8009b0e:	b25b      	sxtb	r3, r3
 8009b10:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009b14:	d103      	bne.n	8009b1e <vQueueWaitForMessageRestricted+0x2a>
 8009b16:	697b      	ldr	r3, [r7, #20]
 8009b18:	2200      	movs	r2, #0
 8009b1a:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8009b1e:	697b      	ldr	r3, [r7, #20]
 8009b20:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8009b24:	b25b      	sxtb	r3, r3
 8009b26:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009b2a:	d103      	bne.n	8009b34 <vQueueWaitForMessageRestricted+0x40>
 8009b2c:	697b      	ldr	r3, [r7, #20]
 8009b2e:	2200      	movs	r2, #0
 8009b30:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8009b34:	f001 fb92 	bl	800b25c <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 8009b38:	697b      	ldr	r3, [r7, #20]
 8009b3a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009b3c:	2b00      	cmp	r3, #0
 8009b3e:	d106      	bne.n	8009b4e <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 8009b40:	697b      	ldr	r3, [r7, #20]
 8009b42:	3324      	adds	r3, #36	@ 0x24
 8009b44:	687a      	ldr	r2, [r7, #4]
 8009b46:	68b9      	ldr	r1, [r7, #8]
 8009b48:	4618      	mov	r0, r3
 8009b4a:	f000 fc43 	bl	800a3d4 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 8009b4e:	6978      	ldr	r0, [r7, #20]
 8009b50:	f7ff fefe 	bl	8009950 <prvUnlockQueue>
	}
 8009b54:	bf00      	nop
 8009b56:	3718      	adds	r7, #24
 8009b58:	46bd      	mov	sp, r7
 8009b5a:	bd80      	pop	{r7, pc}

08009b5c <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8009b5c:	b580      	push	{r7, lr}
 8009b5e:	b08e      	sub	sp, #56	@ 0x38
 8009b60:	af04      	add	r7, sp, #16
 8009b62:	60f8      	str	r0, [r7, #12]
 8009b64:	60b9      	str	r1, [r7, #8]
 8009b66:	607a      	str	r2, [r7, #4]
 8009b68:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 8009b6a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009b6c:	2b00      	cmp	r3, #0
 8009b6e:	d10b      	bne.n	8009b88 <xTaskCreateStatic+0x2c>
	__asm volatile
 8009b70:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009b74:	f383 8811 	msr	BASEPRI, r3
 8009b78:	f3bf 8f6f 	isb	sy
 8009b7c:	f3bf 8f4f 	dsb	sy
 8009b80:	623b      	str	r3, [r7, #32]
}
 8009b82:	bf00      	nop
 8009b84:	bf00      	nop
 8009b86:	e7fd      	b.n	8009b84 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 8009b88:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009b8a:	2b00      	cmp	r3, #0
 8009b8c:	d10b      	bne.n	8009ba6 <xTaskCreateStatic+0x4a>
	__asm volatile
 8009b8e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009b92:	f383 8811 	msr	BASEPRI, r3
 8009b96:	f3bf 8f6f 	isb	sy
 8009b9a:	f3bf 8f4f 	dsb	sy
 8009b9e:	61fb      	str	r3, [r7, #28]
}
 8009ba0:	bf00      	nop
 8009ba2:	bf00      	nop
 8009ba4:	e7fd      	b.n	8009ba2 <xTaskCreateStatic+0x46>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 8009ba6:	235c      	movs	r3, #92	@ 0x5c
 8009ba8:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 8009baa:	693b      	ldr	r3, [r7, #16]
 8009bac:	2b5c      	cmp	r3, #92	@ 0x5c
 8009bae:	d00b      	beq.n	8009bc8 <xTaskCreateStatic+0x6c>
	__asm volatile
 8009bb0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009bb4:	f383 8811 	msr	BASEPRI, r3
 8009bb8:	f3bf 8f6f 	isb	sy
 8009bbc:	f3bf 8f4f 	dsb	sy
 8009bc0:	61bb      	str	r3, [r7, #24]
}
 8009bc2:	bf00      	nop
 8009bc4:	bf00      	nop
 8009bc6:	e7fd      	b.n	8009bc4 <xTaskCreateStatic+0x68>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 8009bc8:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 8009bca:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009bcc:	2b00      	cmp	r3, #0
 8009bce:	d01e      	beq.n	8009c0e <xTaskCreateStatic+0xb2>
 8009bd0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009bd2:	2b00      	cmp	r3, #0
 8009bd4:	d01b      	beq.n	8009c0e <xTaskCreateStatic+0xb2>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8009bd6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009bd8:	627b      	str	r3, [r7, #36]	@ 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8009bda:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009bdc:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8009bde:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8009be0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009be2:	2202      	movs	r2, #2
 8009be4:	f883 2059 	strb.w	r2, [r3, #89]	@ 0x59
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8009be8:	2300      	movs	r3, #0
 8009bea:	9303      	str	r3, [sp, #12]
 8009bec:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009bee:	9302      	str	r3, [sp, #8]
 8009bf0:	f107 0314 	add.w	r3, r7, #20
 8009bf4:	9301      	str	r3, [sp, #4]
 8009bf6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009bf8:	9300      	str	r3, [sp, #0]
 8009bfa:	683b      	ldr	r3, [r7, #0]
 8009bfc:	687a      	ldr	r2, [r7, #4]
 8009bfe:	68b9      	ldr	r1, [r7, #8]
 8009c00:	68f8      	ldr	r0, [r7, #12]
 8009c02:	f000 f850 	bl	8009ca6 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8009c06:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8009c08:	f000 f8de 	bl	8009dc8 <prvAddNewTaskToReadyList>
 8009c0c:	e001      	b.n	8009c12 <xTaskCreateStatic+0xb6>
		}
		else
		{
			xReturn = NULL;
 8009c0e:	2300      	movs	r3, #0
 8009c10:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 8009c12:	697b      	ldr	r3, [r7, #20]
	}
 8009c14:	4618      	mov	r0, r3
 8009c16:	3728      	adds	r7, #40	@ 0x28
 8009c18:	46bd      	mov	sp, r7
 8009c1a:	bd80      	pop	{r7, pc}

08009c1c <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8009c1c:	b580      	push	{r7, lr}
 8009c1e:	b08c      	sub	sp, #48	@ 0x30
 8009c20:	af04      	add	r7, sp, #16
 8009c22:	60f8      	str	r0, [r7, #12]
 8009c24:	60b9      	str	r1, [r7, #8]
 8009c26:	603b      	str	r3, [r7, #0]
 8009c28:	4613      	mov	r3, r2
 8009c2a:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8009c2c:	88fb      	ldrh	r3, [r7, #6]
 8009c2e:	009b      	lsls	r3, r3, #2
 8009c30:	4618      	mov	r0, r3
 8009c32:	f001 fbe5 	bl	800b400 <pvPortMalloc>
 8009c36:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 8009c38:	697b      	ldr	r3, [r7, #20]
 8009c3a:	2b00      	cmp	r3, #0
 8009c3c:	d00e      	beq.n	8009c5c <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8009c3e:	205c      	movs	r0, #92	@ 0x5c
 8009c40:	f001 fbde 	bl	800b400 <pvPortMalloc>
 8009c44:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 8009c46:	69fb      	ldr	r3, [r7, #28]
 8009c48:	2b00      	cmp	r3, #0
 8009c4a:	d003      	beq.n	8009c54 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8009c4c:	69fb      	ldr	r3, [r7, #28]
 8009c4e:	697a      	ldr	r2, [r7, #20]
 8009c50:	631a      	str	r2, [r3, #48]	@ 0x30
 8009c52:	e005      	b.n	8009c60 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8009c54:	6978      	ldr	r0, [r7, #20]
 8009c56:	f001 fca1 	bl	800b59c <vPortFree>
 8009c5a:	e001      	b.n	8009c60 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8009c5c:	2300      	movs	r3, #0
 8009c5e:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8009c60:	69fb      	ldr	r3, [r7, #28]
 8009c62:	2b00      	cmp	r3, #0
 8009c64:	d017      	beq.n	8009c96 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8009c66:	69fb      	ldr	r3, [r7, #28]
 8009c68:	2200      	movs	r2, #0
 8009c6a:	f883 2059 	strb.w	r2, [r3, #89]	@ 0x59
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8009c6e:	88fa      	ldrh	r2, [r7, #6]
 8009c70:	2300      	movs	r3, #0
 8009c72:	9303      	str	r3, [sp, #12]
 8009c74:	69fb      	ldr	r3, [r7, #28]
 8009c76:	9302      	str	r3, [sp, #8]
 8009c78:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009c7a:	9301      	str	r3, [sp, #4]
 8009c7c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009c7e:	9300      	str	r3, [sp, #0]
 8009c80:	683b      	ldr	r3, [r7, #0]
 8009c82:	68b9      	ldr	r1, [r7, #8]
 8009c84:	68f8      	ldr	r0, [r7, #12]
 8009c86:	f000 f80e 	bl	8009ca6 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8009c8a:	69f8      	ldr	r0, [r7, #28]
 8009c8c:	f000 f89c 	bl	8009dc8 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8009c90:	2301      	movs	r3, #1
 8009c92:	61bb      	str	r3, [r7, #24]
 8009c94:	e002      	b.n	8009c9c <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8009c96:	f04f 33ff 	mov.w	r3, #4294967295
 8009c9a:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8009c9c:	69bb      	ldr	r3, [r7, #24]
	}
 8009c9e:	4618      	mov	r0, r3
 8009ca0:	3720      	adds	r7, #32
 8009ca2:	46bd      	mov	sp, r7
 8009ca4:	bd80      	pop	{r7, pc}

08009ca6 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8009ca6:	b580      	push	{r7, lr}
 8009ca8:	b088      	sub	sp, #32
 8009caa:	af00      	add	r7, sp, #0
 8009cac:	60f8      	str	r0, [r7, #12]
 8009cae:	60b9      	str	r1, [r7, #8]
 8009cb0:	607a      	str	r2, [r7, #4]
 8009cb2:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 8009cb4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009cb6:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 8009cb8:	687b      	ldr	r3, [r7, #4]
 8009cba:	009b      	lsls	r3, r3, #2
 8009cbc:	461a      	mov	r2, r3
 8009cbe:	21a5      	movs	r1, #165	@ 0xa5
 8009cc0:	f002 f942 	bl	800bf48 <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8009cc4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009cc6:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8009cc8:	687b      	ldr	r3, [r7, #4]
 8009cca:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8009cce:	3b01      	subs	r3, #1
 8009cd0:	009b      	lsls	r3, r3, #2
 8009cd2:	4413      	add	r3, r2
 8009cd4:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8009cd6:	69bb      	ldr	r3, [r7, #24]
 8009cd8:	f023 0307 	bic.w	r3, r3, #7
 8009cdc:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8009cde:	69bb      	ldr	r3, [r7, #24]
 8009ce0:	f003 0307 	and.w	r3, r3, #7
 8009ce4:	2b00      	cmp	r3, #0
 8009ce6:	d00b      	beq.n	8009d00 <prvInitialiseNewTask+0x5a>
	__asm volatile
 8009ce8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009cec:	f383 8811 	msr	BASEPRI, r3
 8009cf0:	f3bf 8f6f 	isb	sy
 8009cf4:	f3bf 8f4f 	dsb	sy
 8009cf8:	617b      	str	r3, [r7, #20]
}
 8009cfa:	bf00      	nop
 8009cfc:	bf00      	nop
 8009cfe:	e7fd      	b.n	8009cfc <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 8009d00:	68bb      	ldr	r3, [r7, #8]
 8009d02:	2b00      	cmp	r3, #0
 8009d04:	d01f      	beq.n	8009d46 <prvInitialiseNewTask+0xa0>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8009d06:	2300      	movs	r3, #0
 8009d08:	61fb      	str	r3, [r7, #28]
 8009d0a:	e012      	b.n	8009d32 <prvInitialiseNewTask+0x8c>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8009d0c:	68ba      	ldr	r2, [r7, #8]
 8009d0e:	69fb      	ldr	r3, [r7, #28]
 8009d10:	4413      	add	r3, r2
 8009d12:	7819      	ldrb	r1, [r3, #0]
 8009d14:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8009d16:	69fb      	ldr	r3, [r7, #28]
 8009d18:	4413      	add	r3, r2
 8009d1a:	3334      	adds	r3, #52	@ 0x34
 8009d1c:	460a      	mov	r2, r1
 8009d1e:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 8009d20:	68ba      	ldr	r2, [r7, #8]
 8009d22:	69fb      	ldr	r3, [r7, #28]
 8009d24:	4413      	add	r3, r2
 8009d26:	781b      	ldrb	r3, [r3, #0]
 8009d28:	2b00      	cmp	r3, #0
 8009d2a:	d006      	beq.n	8009d3a <prvInitialiseNewTask+0x94>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8009d2c:	69fb      	ldr	r3, [r7, #28]
 8009d2e:	3301      	adds	r3, #1
 8009d30:	61fb      	str	r3, [r7, #28]
 8009d32:	69fb      	ldr	r3, [r7, #28]
 8009d34:	2b0f      	cmp	r3, #15
 8009d36:	d9e9      	bls.n	8009d0c <prvInitialiseNewTask+0x66>
 8009d38:	e000      	b.n	8009d3c <prvInitialiseNewTask+0x96>
			{
				break;
 8009d3a:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8009d3c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009d3e:	2200      	movs	r2, #0
 8009d40:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8009d44:	e003      	b.n	8009d4e <prvInitialiseNewTask+0xa8>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 8009d46:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009d48:	2200      	movs	r2, #0
 8009d4a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8009d4e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009d50:	2b37      	cmp	r3, #55	@ 0x37
 8009d52:	d901      	bls.n	8009d58 <prvInitialiseNewTask+0xb2>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8009d54:	2337      	movs	r3, #55	@ 0x37
 8009d56:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8009d58:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009d5a:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8009d5c:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8009d5e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009d60:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8009d62:	64da      	str	r2, [r3, #76]	@ 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 8009d64:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009d66:	2200      	movs	r2, #0
 8009d68:	651a      	str	r2, [r3, #80]	@ 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8009d6a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009d6c:	3304      	adds	r3, #4
 8009d6e:	4618      	mov	r0, r3
 8009d70:	f7ff f873 	bl	8008e5a <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8009d74:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009d76:	3318      	adds	r3, #24
 8009d78:	4618      	mov	r0, r3
 8009d7a:	f7ff f86e 	bl	8008e5a <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8009d7e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009d80:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8009d82:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8009d84:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009d86:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 8009d8a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009d8c:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8009d8e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009d90:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8009d92:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8009d94:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009d96:	2200      	movs	r2, #0
 8009d98:	655a      	str	r2, [r3, #84]	@ 0x54
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8009d9a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009d9c:	2200      	movs	r2, #0
 8009d9e:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8009da2:	683a      	ldr	r2, [r7, #0]
 8009da4:	68f9      	ldr	r1, [r7, #12]
 8009da6:	69b8      	ldr	r0, [r7, #24]
 8009da8:	f001 f93a 	bl	800b020 <pxPortInitialiseStack>
 8009dac:	4602      	mov	r2, r0
 8009dae:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009db0:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 8009db2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009db4:	2b00      	cmp	r3, #0
 8009db6:	d002      	beq.n	8009dbe <prvInitialiseNewTask+0x118>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8009db8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009dba:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8009dbc:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8009dbe:	bf00      	nop
 8009dc0:	3720      	adds	r7, #32
 8009dc2:	46bd      	mov	sp, r7
 8009dc4:	bd80      	pop	{r7, pc}
	...

08009dc8 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8009dc8:	b580      	push	{r7, lr}
 8009dca:	b082      	sub	sp, #8
 8009dcc:	af00      	add	r7, sp, #0
 8009dce:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8009dd0:	f001 fa14 	bl	800b1fc <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8009dd4:	4b2d      	ldr	r3, [pc, #180]	@ (8009e8c <prvAddNewTaskToReadyList+0xc4>)
 8009dd6:	681b      	ldr	r3, [r3, #0]
 8009dd8:	3301      	adds	r3, #1
 8009dda:	4a2c      	ldr	r2, [pc, #176]	@ (8009e8c <prvAddNewTaskToReadyList+0xc4>)
 8009ddc:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8009dde:	4b2c      	ldr	r3, [pc, #176]	@ (8009e90 <prvAddNewTaskToReadyList+0xc8>)
 8009de0:	681b      	ldr	r3, [r3, #0]
 8009de2:	2b00      	cmp	r3, #0
 8009de4:	d109      	bne.n	8009dfa <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8009de6:	4a2a      	ldr	r2, [pc, #168]	@ (8009e90 <prvAddNewTaskToReadyList+0xc8>)
 8009de8:	687b      	ldr	r3, [r7, #4]
 8009dea:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8009dec:	4b27      	ldr	r3, [pc, #156]	@ (8009e8c <prvAddNewTaskToReadyList+0xc4>)
 8009dee:	681b      	ldr	r3, [r3, #0]
 8009df0:	2b01      	cmp	r3, #1
 8009df2:	d110      	bne.n	8009e16 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8009df4:	f000 fc1c 	bl	800a630 <prvInitialiseTaskLists>
 8009df8:	e00d      	b.n	8009e16 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8009dfa:	4b26      	ldr	r3, [pc, #152]	@ (8009e94 <prvAddNewTaskToReadyList+0xcc>)
 8009dfc:	681b      	ldr	r3, [r3, #0]
 8009dfe:	2b00      	cmp	r3, #0
 8009e00:	d109      	bne.n	8009e16 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8009e02:	4b23      	ldr	r3, [pc, #140]	@ (8009e90 <prvAddNewTaskToReadyList+0xc8>)
 8009e04:	681b      	ldr	r3, [r3, #0]
 8009e06:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009e08:	687b      	ldr	r3, [r7, #4]
 8009e0a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009e0c:	429a      	cmp	r2, r3
 8009e0e:	d802      	bhi.n	8009e16 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8009e10:	4a1f      	ldr	r2, [pc, #124]	@ (8009e90 <prvAddNewTaskToReadyList+0xc8>)
 8009e12:	687b      	ldr	r3, [r7, #4]
 8009e14:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8009e16:	4b20      	ldr	r3, [pc, #128]	@ (8009e98 <prvAddNewTaskToReadyList+0xd0>)
 8009e18:	681b      	ldr	r3, [r3, #0]
 8009e1a:	3301      	adds	r3, #1
 8009e1c:	4a1e      	ldr	r2, [pc, #120]	@ (8009e98 <prvAddNewTaskToReadyList+0xd0>)
 8009e1e:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 8009e20:	4b1d      	ldr	r3, [pc, #116]	@ (8009e98 <prvAddNewTaskToReadyList+0xd0>)
 8009e22:	681a      	ldr	r2, [r3, #0]
 8009e24:	687b      	ldr	r3, [r7, #4]
 8009e26:	645a      	str	r2, [r3, #68]	@ 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8009e28:	687b      	ldr	r3, [r7, #4]
 8009e2a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009e2c:	4b1b      	ldr	r3, [pc, #108]	@ (8009e9c <prvAddNewTaskToReadyList+0xd4>)
 8009e2e:	681b      	ldr	r3, [r3, #0]
 8009e30:	429a      	cmp	r2, r3
 8009e32:	d903      	bls.n	8009e3c <prvAddNewTaskToReadyList+0x74>
 8009e34:	687b      	ldr	r3, [r7, #4]
 8009e36:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009e38:	4a18      	ldr	r2, [pc, #96]	@ (8009e9c <prvAddNewTaskToReadyList+0xd4>)
 8009e3a:	6013      	str	r3, [r2, #0]
 8009e3c:	687b      	ldr	r3, [r7, #4]
 8009e3e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009e40:	4613      	mov	r3, r2
 8009e42:	009b      	lsls	r3, r3, #2
 8009e44:	4413      	add	r3, r2
 8009e46:	009b      	lsls	r3, r3, #2
 8009e48:	4a15      	ldr	r2, [pc, #84]	@ (8009ea0 <prvAddNewTaskToReadyList+0xd8>)
 8009e4a:	441a      	add	r2, r3
 8009e4c:	687b      	ldr	r3, [r7, #4]
 8009e4e:	3304      	adds	r3, #4
 8009e50:	4619      	mov	r1, r3
 8009e52:	4610      	mov	r0, r2
 8009e54:	f7ff f80d 	bl	8008e72 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8009e58:	f001 fa00 	bl	800b25c <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8009e5c:	4b0d      	ldr	r3, [pc, #52]	@ (8009e94 <prvAddNewTaskToReadyList+0xcc>)
 8009e5e:	681b      	ldr	r3, [r3, #0]
 8009e60:	2b00      	cmp	r3, #0
 8009e62:	d00e      	beq.n	8009e82 <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8009e64:	4b0a      	ldr	r3, [pc, #40]	@ (8009e90 <prvAddNewTaskToReadyList+0xc8>)
 8009e66:	681b      	ldr	r3, [r3, #0]
 8009e68:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009e6a:	687b      	ldr	r3, [r7, #4]
 8009e6c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009e6e:	429a      	cmp	r2, r3
 8009e70:	d207      	bcs.n	8009e82 <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8009e72:	4b0c      	ldr	r3, [pc, #48]	@ (8009ea4 <prvAddNewTaskToReadyList+0xdc>)
 8009e74:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8009e78:	601a      	str	r2, [r3, #0]
 8009e7a:	f3bf 8f4f 	dsb	sy
 8009e7e:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8009e82:	bf00      	nop
 8009e84:	3708      	adds	r7, #8
 8009e86:	46bd      	mov	sp, r7
 8009e88:	bd80      	pop	{r7, pc}
 8009e8a:	bf00      	nop
 8009e8c:	20000e68 	.word	0x20000e68
 8009e90:	20000994 	.word	0x20000994
 8009e94:	20000e74 	.word	0x20000e74
 8009e98:	20000e84 	.word	0x20000e84
 8009e9c:	20000e70 	.word	0x20000e70
 8009ea0:	20000998 	.word	0x20000998
 8009ea4:	e000ed04 	.word	0xe000ed04

08009ea8 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8009ea8:	b580      	push	{r7, lr}
 8009eaa:	b084      	sub	sp, #16
 8009eac:	af00      	add	r7, sp, #0
 8009eae:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8009eb0:	2300      	movs	r3, #0
 8009eb2:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8009eb4:	687b      	ldr	r3, [r7, #4]
 8009eb6:	2b00      	cmp	r3, #0
 8009eb8:	d018      	beq.n	8009eec <vTaskDelay+0x44>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 8009eba:	4b14      	ldr	r3, [pc, #80]	@ (8009f0c <vTaskDelay+0x64>)
 8009ebc:	681b      	ldr	r3, [r3, #0]
 8009ebe:	2b00      	cmp	r3, #0
 8009ec0:	d00b      	beq.n	8009eda <vTaskDelay+0x32>
	__asm volatile
 8009ec2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009ec6:	f383 8811 	msr	BASEPRI, r3
 8009eca:	f3bf 8f6f 	isb	sy
 8009ece:	f3bf 8f4f 	dsb	sy
 8009ed2:	60bb      	str	r3, [r7, #8]
}
 8009ed4:	bf00      	nop
 8009ed6:	bf00      	nop
 8009ed8:	e7fd      	b.n	8009ed6 <vTaskDelay+0x2e>
			vTaskSuspendAll();
 8009eda:	f000 f883 	bl	8009fe4 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8009ede:	2100      	movs	r1, #0
 8009ee0:	6878      	ldr	r0, [r7, #4]
 8009ee2:	f000 fcf1 	bl	800a8c8 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8009ee6:	f000 f88b 	bl	800a000 <xTaskResumeAll>
 8009eea:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8009eec:	68fb      	ldr	r3, [r7, #12]
 8009eee:	2b00      	cmp	r3, #0
 8009ef0:	d107      	bne.n	8009f02 <vTaskDelay+0x5a>
		{
			portYIELD_WITHIN_API();
 8009ef2:	4b07      	ldr	r3, [pc, #28]	@ (8009f10 <vTaskDelay+0x68>)
 8009ef4:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8009ef8:	601a      	str	r2, [r3, #0]
 8009efa:	f3bf 8f4f 	dsb	sy
 8009efe:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8009f02:	bf00      	nop
 8009f04:	3710      	adds	r7, #16
 8009f06:	46bd      	mov	sp, r7
 8009f08:	bd80      	pop	{r7, pc}
 8009f0a:	bf00      	nop
 8009f0c:	20000e90 	.word	0x20000e90
 8009f10:	e000ed04 	.word	0xe000ed04

08009f14 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8009f14:	b580      	push	{r7, lr}
 8009f16:	b08a      	sub	sp, #40	@ 0x28
 8009f18:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8009f1a:	2300      	movs	r3, #0
 8009f1c:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 8009f1e:	2300      	movs	r3, #0
 8009f20:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8009f22:	463a      	mov	r2, r7
 8009f24:	1d39      	adds	r1, r7, #4
 8009f26:	f107 0308 	add.w	r3, r7, #8
 8009f2a:	4618      	mov	r0, r3
 8009f2c:	f7fe ff44 	bl	8008db8 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8009f30:	6839      	ldr	r1, [r7, #0]
 8009f32:	687b      	ldr	r3, [r7, #4]
 8009f34:	68ba      	ldr	r2, [r7, #8]
 8009f36:	9202      	str	r2, [sp, #8]
 8009f38:	9301      	str	r3, [sp, #4]
 8009f3a:	2300      	movs	r3, #0
 8009f3c:	9300      	str	r3, [sp, #0]
 8009f3e:	2300      	movs	r3, #0
 8009f40:	460a      	mov	r2, r1
 8009f42:	4922      	ldr	r1, [pc, #136]	@ (8009fcc <vTaskStartScheduler+0xb8>)
 8009f44:	4822      	ldr	r0, [pc, #136]	@ (8009fd0 <vTaskStartScheduler+0xbc>)
 8009f46:	f7ff fe09 	bl	8009b5c <xTaskCreateStatic>
 8009f4a:	4603      	mov	r3, r0
 8009f4c:	4a21      	ldr	r2, [pc, #132]	@ (8009fd4 <vTaskStartScheduler+0xc0>)
 8009f4e:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8009f50:	4b20      	ldr	r3, [pc, #128]	@ (8009fd4 <vTaskStartScheduler+0xc0>)
 8009f52:	681b      	ldr	r3, [r3, #0]
 8009f54:	2b00      	cmp	r3, #0
 8009f56:	d002      	beq.n	8009f5e <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8009f58:	2301      	movs	r3, #1
 8009f5a:	617b      	str	r3, [r7, #20]
 8009f5c:	e001      	b.n	8009f62 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 8009f5e:	2300      	movs	r3, #0
 8009f60:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 8009f62:	697b      	ldr	r3, [r7, #20]
 8009f64:	2b01      	cmp	r3, #1
 8009f66:	d102      	bne.n	8009f6e <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 8009f68:	f000 fd02 	bl	800a970 <xTimerCreateTimerTask>
 8009f6c:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8009f6e:	697b      	ldr	r3, [r7, #20]
 8009f70:	2b01      	cmp	r3, #1
 8009f72:	d116      	bne.n	8009fa2 <vTaskStartScheduler+0x8e>
	__asm volatile
 8009f74:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009f78:	f383 8811 	msr	BASEPRI, r3
 8009f7c:	f3bf 8f6f 	isb	sy
 8009f80:	f3bf 8f4f 	dsb	sy
 8009f84:	613b      	str	r3, [r7, #16]
}
 8009f86:	bf00      	nop
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8009f88:	4b13      	ldr	r3, [pc, #76]	@ (8009fd8 <vTaskStartScheduler+0xc4>)
 8009f8a:	f04f 32ff 	mov.w	r2, #4294967295
 8009f8e:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8009f90:	4b12      	ldr	r3, [pc, #72]	@ (8009fdc <vTaskStartScheduler+0xc8>)
 8009f92:	2201      	movs	r2, #1
 8009f94:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8009f96:	4b12      	ldr	r3, [pc, #72]	@ (8009fe0 <vTaskStartScheduler+0xcc>)
 8009f98:	2200      	movs	r2, #0
 8009f9a:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8009f9c:	f001 f8bc 	bl	800b118 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8009fa0:	e00f      	b.n	8009fc2 <vTaskStartScheduler+0xae>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8009fa2:	697b      	ldr	r3, [r7, #20]
 8009fa4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009fa8:	d10b      	bne.n	8009fc2 <vTaskStartScheduler+0xae>
	__asm volatile
 8009faa:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009fae:	f383 8811 	msr	BASEPRI, r3
 8009fb2:	f3bf 8f6f 	isb	sy
 8009fb6:	f3bf 8f4f 	dsb	sy
 8009fba:	60fb      	str	r3, [r7, #12]
}
 8009fbc:	bf00      	nop
 8009fbe:	bf00      	nop
 8009fc0:	e7fd      	b.n	8009fbe <vTaskStartScheduler+0xaa>
}
 8009fc2:	bf00      	nop
 8009fc4:	3718      	adds	r7, #24
 8009fc6:	46bd      	mov	sp, r7
 8009fc8:	bd80      	pop	{r7, pc}
 8009fca:	bf00      	nop
 8009fcc:	0800c020 	.word	0x0800c020
 8009fd0:	0800a601 	.word	0x0800a601
 8009fd4:	20000e8c 	.word	0x20000e8c
 8009fd8:	20000e88 	.word	0x20000e88
 8009fdc:	20000e74 	.word	0x20000e74
 8009fe0:	20000e6c 	.word	0x20000e6c

08009fe4 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8009fe4:	b480      	push	{r7}
 8009fe6:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 8009fe8:	4b04      	ldr	r3, [pc, #16]	@ (8009ffc <vTaskSuspendAll+0x18>)
 8009fea:	681b      	ldr	r3, [r3, #0]
 8009fec:	3301      	adds	r3, #1
 8009fee:	4a03      	ldr	r2, [pc, #12]	@ (8009ffc <vTaskSuspendAll+0x18>)
 8009ff0:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 8009ff2:	bf00      	nop
 8009ff4:	46bd      	mov	sp, r7
 8009ff6:	bc80      	pop	{r7}
 8009ff8:	4770      	bx	lr
 8009ffa:	bf00      	nop
 8009ffc:	20000e90 	.word	0x20000e90

0800a000 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 800a000:	b580      	push	{r7, lr}
 800a002:	b084      	sub	sp, #16
 800a004:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 800a006:	2300      	movs	r3, #0
 800a008:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 800a00a:	2300      	movs	r3, #0
 800a00c:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 800a00e:	4b42      	ldr	r3, [pc, #264]	@ (800a118 <xTaskResumeAll+0x118>)
 800a010:	681b      	ldr	r3, [r3, #0]
 800a012:	2b00      	cmp	r3, #0
 800a014:	d10b      	bne.n	800a02e <xTaskResumeAll+0x2e>
	__asm volatile
 800a016:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a01a:	f383 8811 	msr	BASEPRI, r3
 800a01e:	f3bf 8f6f 	isb	sy
 800a022:	f3bf 8f4f 	dsb	sy
 800a026:	603b      	str	r3, [r7, #0]
}
 800a028:	bf00      	nop
 800a02a:	bf00      	nop
 800a02c:	e7fd      	b.n	800a02a <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 800a02e:	f001 f8e5 	bl	800b1fc <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 800a032:	4b39      	ldr	r3, [pc, #228]	@ (800a118 <xTaskResumeAll+0x118>)
 800a034:	681b      	ldr	r3, [r3, #0]
 800a036:	3b01      	subs	r3, #1
 800a038:	4a37      	ldr	r2, [pc, #220]	@ (800a118 <xTaskResumeAll+0x118>)
 800a03a:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800a03c:	4b36      	ldr	r3, [pc, #216]	@ (800a118 <xTaskResumeAll+0x118>)
 800a03e:	681b      	ldr	r3, [r3, #0]
 800a040:	2b00      	cmp	r3, #0
 800a042:	d162      	bne.n	800a10a <xTaskResumeAll+0x10a>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 800a044:	4b35      	ldr	r3, [pc, #212]	@ (800a11c <xTaskResumeAll+0x11c>)
 800a046:	681b      	ldr	r3, [r3, #0]
 800a048:	2b00      	cmp	r3, #0
 800a04a:	d05e      	beq.n	800a10a <xTaskResumeAll+0x10a>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800a04c:	e02f      	b.n	800a0ae <xTaskResumeAll+0xae>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800a04e:	4b34      	ldr	r3, [pc, #208]	@ (800a120 <xTaskResumeAll+0x120>)
 800a050:	68db      	ldr	r3, [r3, #12]
 800a052:	68db      	ldr	r3, [r3, #12]
 800a054:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800a056:	68fb      	ldr	r3, [r7, #12]
 800a058:	3318      	adds	r3, #24
 800a05a:	4618      	mov	r0, r3
 800a05c:	f7fe ff64 	bl	8008f28 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800a060:	68fb      	ldr	r3, [r7, #12]
 800a062:	3304      	adds	r3, #4
 800a064:	4618      	mov	r0, r3
 800a066:	f7fe ff5f 	bl	8008f28 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 800a06a:	68fb      	ldr	r3, [r7, #12]
 800a06c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a06e:	4b2d      	ldr	r3, [pc, #180]	@ (800a124 <xTaskResumeAll+0x124>)
 800a070:	681b      	ldr	r3, [r3, #0]
 800a072:	429a      	cmp	r2, r3
 800a074:	d903      	bls.n	800a07e <xTaskResumeAll+0x7e>
 800a076:	68fb      	ldr	r3, [r7, #12]
 800a078:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a07a:	4a2a      	ldr	r2, [pc, #168]	@ (800a124 <xTaskResumeAll+0x124>)
 800a07c:	6013      	str	r3, [r2, #0]
 800a07e:	68fb      	ldr	r3, [r7, #12]
 800a080:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a082:	4613      	mov	r3, r2
 800a084:	009b      	lsls	r3, r3, #2
 800a086:	4413      	add	r3, r2
 800a088:	009b      	lsls	r3, r3, #2
 800a08a:	4a27      	ldr	r2, [pc, #156]	@ (800a128 <xTaskResumeAll+0x128>)
 800a08c:	441a      	add	r2, r3
 800a08e:	68fb      	ldr	r3, [r7, #12]
 800a090:	3304      	adds	r3, #4
 800a092:	4619      	mov	r1, r3
 800a094:	4610      	mov	r0, r2
 800a096:	f7fe feec 	bl	8008e72 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800a09a:	68fb      	ldr	r3, [r7, #12]
 800a09c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a09e:	4b23      	ldr	r3, [pc, #140]	@ (800a12c <xTaskResumeAll+0x12c>)
 800a0a0:	681b      	ldr	r3, [r3, #0]
 800a0a2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a0a4:	429a      	cmp	r2, r3
 800a0a6:	d302      	bcc.n	800a0ae <xTaskResumeAll+0xae>
					{
						xYieldPending = pdTRUE;
 800a0a8:	4b21      	ldr	r3, [pc, #132]	@ (800a130 <xTaskResumeAll+0x130>)
 800a0aa:	2201      	movs	r2, #1
 800a0ac:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800a0ae:	4b1c      	ldr	r3, [pc, #112]	@ (800a120 <xTaskResumeAll+0x120>)
 800a0b0:	681b      	ldr	r3, [r3, #0]
 800a0b2:	2b00      	cmp	r3, #0
 800a0b4:	d1cb      	bne.n	800a04e <xTaskResumeAll+0x4e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 800a0b6:	68fb      	ldr	r3, [r7, #12]
 800a0b8:	2b00      	cmp	r3, #0
 800a0ba:	d001      	beq.n	800a0c0 <xTaskResumeAll+0xc0>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 800a0bc:	f000 fb56 	bl	800a76c <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 800a0c0:	4b1c      	ldr	r3, [pc, #112]	@ (800a134 <xTaskResumeAll+0x134>)
 800a0c2:	681b      	ldr	r3, [r3, #0]
 800a0c4:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 800a0c6:	687b      	ldr	r3, [r7, #4]
 800a0c8:	2b00      	cmp	r3, #0
 800a0ca:	d010      	beq.n	800a0ee <xTaskResumeAll+0xee>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 800a0cc:	f000 f844 	bl	800a158 <xTaskIncrementTick>
 800a0d0:	4603      	mov	r3, r0
 800a0d2:	2b00      	cmp	r3, #0
 800a0d4:	d002      	beq.n	800a0dc <xTaskResumeAll+0xdc>
							{
								xYieldPending = pdTRUE;
 800a0d6:	4b16      	ldr	r3, [pc, #88]	@ (800a130 <xTaskResumeAll+0x130>)
 800a0d8:	2201      	movs	r2, #1
 800a0da:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 800a0dc:	687b      	ldr	r3, [r7, #4]
 800a0de:	3b01      	subs	r3, #1
 800a0e0:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 800a0e2:	687b      	ldr	r3, [r7, #4]
 800a0e4:	2b00      	cmp	r3, #0
 800a0e6:	d1f1      	bne.n	800a0cc <xTaskResumeAll+0xcc>

						xPendedTicks = 0;
 800a0e8:	4b12      	ldr	r3, [pc, #72]	@ (800a134 <xTaskResumeAll+0x134>)
 800a0ea:	2200      	movs	r2, #0
 800a0ec:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 800a0ee:	4b10      	ldr	r3, [pc, #64]	@ (800a130 <xTaskResumeAll+0x130>)
 800a0f0:	681b      	ldr	r3, [r3, #0]
 800a0f2:	2b00      	cmp	r3, #0
 800a0f4:	d009      	beq.n	800a10a <xTaskResumeAll+0x10a>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 800a0f6:	2301      	movs	r3, #1
 800a0f8:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 800a0fa:	4b0f      	ldr	r3, [pc, #60]	@ (800a138 <xTaskResumeAll+0x138>)
 800a0fc:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800a100:	601a      	str	r2, [r3, #0]
 800a102:	f3bf 8f4f 	dsb	sy
 800a106:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800a10a:	f001 f8a7 	bl	800b25c <vPortExitCritical>

	return xAlreadyYielded;
 800a10e:	68bb      	ldr	r3, [r7, #8]
}
 800a110:	4618      	mov	r0, r3
 800a112:	3710      	adds	r7, #16
 800a114:	46bd      	mov	sp, r7
 800a116:	bd80      	pop	{r7, pc}
 800a118:	20000e90 	.word	0x20000e90
 800a11c:	20000e68 	.word	0x20000e68
 800a120:	20000e28 	.word	0x20000e28
 800a124:	20000e70 	.word	0x20000e70
 800a128:	20000998 	.word	0x20000998
 800a12c:	20000994 	.word	0x20000994
 800a130:	20000e7c 	.word	0x20000e7c
 800a134:	20000e78 	.word	0x20000e78
 800a138:	e000ed04 	.word	0xe000ed04

0800a13c <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 800a13c:	b480      	push	{r7}
 800a13e:	b083      	sub	sp, #12
 800a140:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 800a142:	4b04      	ldr	r3, [pc, #16]	@ (800a154 <xTaskGetTickCount+0x18>)
 800a144:	681b      	ldr	r3, [r3, #0]
 800a146:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 800a148:	687b      	ldr	r3, [r7, #4]
}
 800a14a:	4618      	mov	r0, r3
 800a14c:	370c      	adds	r7, #12
 800a14e:	46bd      	mov	sp, r7
 800a150:	bc80      	pop	{r7}
 800a152:	4770      	bx	lr
 800a154:	20000e6c 	.word	0x20000e6c

0800a158 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 800a158:	b580      	push	{r7, lr}
 800a15a:	b086      	sub	sp, #24
 800a15c:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 800a15e:	2300      	movs	r3, #0
 800a160:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800a162:	4b4f      	ldr	r3, [pc, #316]	@ (800a2a0 <xTaskIncrementTick+0x148>)
 800a164:	681b      	ldr	r3, [r3, #0]
 800a166:	2b00      	cmp	r3, #0
 800a168:	f040 8090 	bne.w	800a28c <xTaskIncrementTick+0x134>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 800a16c:	4b4d      	ldr	r3, [pc, #308]	@ (800a2a4 <xTaskIncrementTick+0x14c>)
 800a16e:	681b      	ldr	r3, [r3, #0]
 800a170:	3301      	adds	r3, #1
 800a172:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 800a174:	4a4b      	ldr	r2, [pc, #300]	@ (800a2a4 <xTaskIncrementTick+0x14c>)
 800a176:	693b      	ldr	r3, [r7, #16]
 800a178:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 800a17a:	693b      	ldr	r3, [r7, #16]
 800a17c:	2b00      	cmp	r3, #0
 800a17e:	d121      	bne.n	800a1c4 <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 800a180:	4b49      	ldr	r3, [pc, #292]	@ (800a2a8 <xTaskIncrementTick+0x150>)
 800a182:	681b      	ldr	r3, [r3, #0]
 800a184:	681b      	ldr	r3, [r3, #0]
 800a186:	2b00      	cmp	r3, #0
 800a188:	d00b      	beq.n	800a1a2 <xTaskIncrementTick+0x4a>
	__asm volatile
 800a18a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a18e:	f383 8811 	msr	BASEPRI, r3
 800a192:	f3bf 8f6f 	isb	sy
 800a196:	f3bf 8f4f 	dsb	sy
 800a19a:	603b      	str	r3, [r7, #0]
}
 800a19c:	bf00      	nop
 800a19e:	bf00      	nop
 800a1a0:	e7fd      	b.n	800a19e <xTaskIncrementTick+0x46>
 800a1a2:	4b41      	ldr	r3, [pc, #260]	@ (800a2a8 <xTaskIncrementTick+0x150>)
 800a1a4:	681b      	ldr	r3, [r3, #0]
 800a1a6:	60fb      	str	r3, [r7, #12]
 800a1a8:	4b40      	ldr	r3, [pc, #256]	@ (800a2ac <xTaskIncrementTick+0x154>)
 800a1aa:	681b      	ldr	r3, [r3, #0]
 800a1ac:	4a3e      	ldr	r2, [pc, #248]	@ (800a2a8 <xTaskIncrementTick+0x150>)
 800a1ae:	6013      	str	r3, [r2, #0]
 800a1b0:	4a3e      	ldr	r2, [pc, #248]	@ (800a2ac <xTaskIncrementTick+0x154>)
 800a1b2:	68fb      	ldr	r3, [r7, #12]
 800a1b4:	6013      	str	r3, [r2, #0]
 800a1b6:	4b3e      	ldr	r3, [pc, #248]	@ (800a2b0 <xTaskIncrementTick+0x158>)
 800a1b8:	681b      	ldr	r3, [r3, #0]
 800a1ba:	3301      	adds	r3, #1
 800a1bc:	4a3c      	ldr	r2, [pc, #240]	@ (800a2b0 <xTaskIncrementTick+0x158>)
 800a1be:	6013      	str	r3, [r2, #0]
 800a1c0:	f000 fad4 	bl	800a76c <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 800a1c4:	4b3b      	ldr	r3, [pc, #236]	@ (800a2b4 <xTaskIncrementTick+0x15c>)
 800a1c6:	681b      	ldr	r3, [r3, #0]
 800a1c8:	693a      	ldr	r2, [r7, #16]
 800a1ca:	429a      	cmp	r2, r3
 800a1cc:	d349      	bcc.n	800a262 <xTaskIncrementTick+0x10a>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800a1ce:	4b36      	ldr	r3, [pc, #216]	@ (800a2a8 <xTaskIncrementTick+0x150>)
 800a1d0:	681b      	ldr	r3, [r3, #0]
 800a1d2:	681b      	ldr	r3, [r3, #0]
 800a1d4:	2b00      	cmp	r3, #0
 800a1d6:	d104      	bne.n	800a1e2 <xTaskIncrementTick+0x8a>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800a1d8:	4b36      	ldr	r3, [pc, #216]	@ (800a2b4 <xTaskIncrementTick+0x15c>)
 800a1da:	f04f 32ff 	mov.w	r2, #4294967295
 800a1de:	601a      	str	r2, [r3, #0]
					break;
 800a1e0:	e03f      	b.n	800a262 <xTaskIncrementTick+0x10a>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800a1e2:	4b31      	ldr	r3, [pc, #196]	@ (800a2a8 <xTaskIncrementTick+0x150>)
 800a1e4:	681b      	ldr	r3, [r3, #0]
 800a1e6:	68db      	ldr	r3, [r3, #12]
 800a1e8:	68db      	ldr	r3, [r3, #12]
 800a1ea:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 800a1ec:	68bb      	ldr	r3, [r7, #8]
 800a1ee:	685b      	ldr	r3, [r3, #4]
 800a1f0:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 800a1f2:	693a      	ldr	r2, [r7, #16]
 800a1f4:	687b      	ldr	r3, [r7, #4]
 800a1f6:	429a      	cmp	r2, r3
 800a1f8:	d203      	bcs.n	800a202 <xTaskIncrementTick+0xaa>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 800a1fa:	4a2e      	ldr	r2, [pc, #184]	@ (800a2b4 <xTaskIncrementTick+0x15c>)
 800a1fc:	687b      	ldr	r3, [r7, #4]
 800a1fe:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 800a200:	e02f      	b.n	800a262 <xTaskIncrementTick+0x10a>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800a202:	68bb      	ldr	r3, [r7, #8]
 800a204:	3304      	adds	r3, #4
 800a206:	4618      	mov	r0, r3
 800a208:	f7fe fe8e 	bl	8008f28 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 800a20c:	68bb      	ldr	r3, [r7, #8]
 800a20e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a210:	2b00      	cmp	r3, #0
 800a212:	d004      	beq.n	800a21e <xTaskIncrementTick+0xc6>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800a214:	68bb      	ldr	r3, [r7, #8]
 800a216:	3318      	adds	r3, #24
 800a218:	4618      	mov	r0, r3
 800a21a:	f7fe fe85 	bl	8008f28 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 800a21e:	68bb      	ldr	r3, [r7, #8]
 800a220:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a222:	4b25      	ldr	r3, [pc, #148]	@ (800a2b8 <xTaskIncrementTick+0x160>)
 800a224:	681b      	ldr	r3, [r3, #0]
 800a226:	429a      	cmp	r2, r3
 800a228:	d903      	bls.n	800a232 <xTaskIncrementTick+0xda>
 800a22a:	68bb      	ldr	r3, [r7, #8]
 800a22c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a22e:	4a22      	ldr	r2, [pc, #136]	@ (800a2b8 <xTaskIncrementTick+0x160>)
 800a230:	6013      	str	r3, [r2, #0]
 800a232:	68bb      	ldr	r3, [r7, #8]
 800a234:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a236:	4613      	mov	r3, r2
 800a238:	009b      	lsls	r3, r3, #2
 800a23a:	4413      	add	r3, r2
 800a23c:	009b      	lsls	r3, r3, #2
 800a23e:	4a1f      	ldr	r2, [pc, #124]	@ (800a2bc <xTaskIncrementTick+0x164>)
 800a240:	441a      	add	r2, r3
 800a242:	68bb      	ldr	r3, [r7, #8]
 800a244:	3304      	adds	r3, #4
 800a246:	4619      	mov	r1, r3
 800a248:	4610      	mov	r0, r2
 800a24a:	f7fe fe12 	bl	8008e72 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800a24e:	68bb      	ldr	r3, [r7, #8]
 800a250:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a252:	4b1b      	ldr	r3, [pc, #108]	@ (800a2c0 <xTaskIncrementTick+0x168>)
 800a254:	681b      	ldr	r3, [r3, #0]
 800a256:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a258:	429a      	cmp	r2, r3
 800a25a:	d3b8      	bcc.n	800a1ce <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 800a25c:	2301      	movs	r3, #1
 800a25e:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800a260:	e7b5      	b.n	800a1ce <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 800a262:	4b17      	ldr	r3, [pc, #92]	@ (800a2c0 <xTaskIncrementTick+0x168>)
 800a264:	681b      	ldr	r3, [r3, #0]
 800a266:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a268:	4914      	ldr	r1, [pc, #80]	@ (800a2bc <xTaskIncrementTick+0x164>)
 800a26a:	4613      	mov	r3, r2
 800a26c:	009b      	lsls	r3, r3, #2
 800a26e:	4413      	add	r3, r2
 800a270:	009b      	lsls	r3, r3, #2
 800a272:	440b      	add	r3, r1
 800a274:	681b      	ldr	r3, [r3, #0]
 800a276:	2b01      	cmp	r3, #1
 800a278:	d901      	bls.n	800a27e <xTaskIncrementTick+0x126>
			{
				xSwitchRequired = pdTRUE;
 800a27a:	2301      	movs	r3, #1
 800a27c:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 800a27e:	4b11      	ldr	r3, [pc, #68]	@ (800a2c4 <xTaskIncrementTick+0x16c>)
 800a280:	681b      	ldr	r3, [r3, #0]
 800a282:	2b00      	cmp	r3, #0
 800a284:	d007      	beq.n	800a296 <xTaskIncrementTick+0x13e>
			{
				xSwitchRequired = pdTRUE;
 800a286:	2301      	movs	r3, #1
 800a288:	617b      	str	r3, [r7, #20]
 800a28a:	e004      	b.n	800a296 <xTaskIncrementTick+0x13e>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 800a28c:	4b0e      	ldr	r3, [pc, #56]	@ (800a2c8 <xTaskIncrementTick+0x170>)
 800a28e:	681b      	ldr	r3, [r3, #0]
 800a290:	3301      	adds	r3, #1
 800a292:	4a0d      	ldr	r2, [pc, #52]	@ (800a2c8 <xTaskIncrementTick+0x170>)
 800a294:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 800a296:	697b      	ldr	r3, [r7, #20]
}
 800a298:	4618      	mov	r0, r3
 800a29a:	3718      	adds	r7, #24
 800a29c:	46bd      	mov	sp, r7
 800a29e:	bd80      	pop	{r7, pc}
 800a2a0:	20000e90 	.word	0x20000e90
 800a2a4:	20000e6c 	.word	0x20000e6c
 800a2a8:	20000e20 	.word	0x20000e20
 800a2ac:	20000e24 	.word	0x20000e24
 800a2b0:	20000e80 	.word	0x20000e80
 800a2b4:	20000e88 	.word	0x20000e88
 800a2b8:	20000e70 	.word	0x20000e70
 800a2bc:	20000998 	.word	0x20000998
 800a2c0:	20000994 	.word	0x20000994
 800a2c4:	20000e7c 	.word	0x20000e7c
 800a2c8:	20000e78 	.word	0x20000e78

0800a2cc <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 800a2cc:	b480      	push	{r7}
 800a2ce:	b085      	sub	sp, #20
 800a2d0:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 800a2d2:	4b28      	ldr	r3, [pc, #160]	@ (800a374 <vTaskSwitchContext+0xa8>)
 800a2d4:	681b      	ldr	r3, [r3, #0]
 800a2d6:	2b00      	cmp	r3, #0
 800a2d8:	d003      	beq.n	800a2e2 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 800a2da:	4b27      	ldr	r3, [pc, #156]	@ (800a378 <vTaskSwitchContext+0xac>)
 800a2dc:	2201      	movs	r2, #1
 800a2de:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 800a2e0:	e042      	b.n	800a368 <vTaskSwitchContext+0x9c>
		xYieldPending = pdFALSE;
 800a2e2:	4b25      	ldr	r3, [pc, #148]	@ (800a378 <vTaskSwitchContext+0xac>)
 800a2e4:	2200      	movs	r2, #0
 800a2e6:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800a2e8:	4b24      	ldr	r3, [pc, #144]	@ (800a37c <vTaskSwitchContext+0xb0>)
 800a2ea:	681b      	ldr	r3, [r3, #0]
 800a2ec:	60fb      	str	r3, [r7, #12]
 800a2ee:	e011      	b.n	800a314 <vTaskSwitchContext+0x48>
 800a2f0:	68fb      	ldr	r3, [r7, #12]
 800a2f2:	2b00      	cmp	r3, #0
 800a2f4:	d10b      	bne.n	800a30e <vTaskSwitchContext+0x42>
	__asm volatile
 800a2f6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a2fa:	f383 8811 	msr	BASEPRI, r3
 800a2fe:	f3bf 8f6f 	isb	sy
 800a302:	f3bf 8f4f 	dsb	sy
 800a306:	607b      	str	r3, [r7, #4]
}
 800a308:	bf00      	nop
 800a30a:	bf00      	nop
 800a30c:	e7fd      	b.n	800a30a <vTaskSwitchContext+0x3e>
 800a30e:	68fb      	ldr	r3, [r7, #12]
 800a310:	3b01      	subs	r3, #1
 800a312:	60fb      	str	r3, [r7, #12]
 800a314:	491a      	ldr	r1, [pc, #104]	@ (800a380 <vTaskSwitchContext+0xb4>)
 800a316:	68fa      	ldr	r2, [r7, #12]
 800a318:	4613      	mov	r3, r2
 800a31a:	009b      	lsls	r3, r3, #2
 800a31c:	4413      	add	r3, r2
 800a31e:	009b      	lsls	r3, r3, #2
 800a320:	440b      	add	r3, r1
 800a322:	681b      	ldr	r3, [r3, #0]
 800a324:	2b00      	cmp	r3, #0
 800a326:	d0e3      	beq.n	800a2f0 <vTaskSwitchContext+0x24>
 800a328:	68fa      	ldr	r2, [r7, #12]
 800a32a:	4613      	mov	r3, r2
 800a32c:	009b      	lsls	r3, r3, #2
 800a32e:	4413      	add	r3, r2
 800a330:	009b      	lsls	r3, r3, #2
 800a332:	4a13      	ldr	r2, [pc, #76]	@ (800a380 <vTaskSwitchContext+0xb4>)
 800a334:	4413      	add	r3, r2
 800a336:	60bb      	str	r3, [r7, #8]
 800a338:	68bb      	ldr	r3, [r7, #8]
 800a33a:	685b      	ldr	r3, [r3, #4]
 800a33c:	685a      	ldr	r2, [r3, #4]
 800a33e:	68bb      	ldr	r3, [r7, #8]
 800a340:	605a      	str	r2, [r3, #4]
 800a342:	68bb      	ldr	r3, [r7, #8]
 800a344:	685a      	ldr	r2, [r3, #4]
 800a346:	68bb      	ldr	r3, [r7, #8]
 800a348:	3308      	adds	r3, #8
 800a34a:	429a      	cmp	r2, r3
 800a34c:	d104      	bne.n	800a358 <vTaskSwitchContext+0x8c>
 800a34e:	68bb      	ldr	r3, [r7, #8]
 800a350:	685b      	ldr	r3, [r3, #4]
 800a352:	685a      	ldr	r2, [r3, #4]
 800a354:	68bb      	ldr	r3, [r7, #8]
 800a356:	605a      	str	r2, [r3, #4]
 800a358:	68bb      	ldr	r3, [r7, #8]
 800a35a:	685b      	ldr	r3, [r3, #4]
 800a35c:	68db      	ldr	r3, [r3, #12]
 800a35e:	4a09      	ldr	r2, [pc, #36]	@ (800a384 <vTaskSwitchContext+0xb8>)
 800a360:	6013      	str	r3, [r2, #0]
 800a362:	4a06      	ldr	r2, [pc, #24]	@ (800a37c <vTaskSwitchContext+0xb0>)
 800a364:	68fb      	ldr	r3, [r7, #12]
 800a366:	6013      	str	r3, [r2, #0]
}
 800a368:	bf00      	nop
 800a36a:	3714      	adds	r7, #20
 800a36c:	46bd      	mov	sp, r7
 800a36e:	bc80      	pop	{r7}
 800a370:	4770      	bx	lr
 800a372:	bf00      	nop
 800a374:	20000e90 	.word	0x20000e90
 800a378:	20000e7c 	.word	0x20000e7c
 800a37c:	20000e70 	.word	0x20000e70
 800a380:	20000998 	.word	0x20000998
 800a384:	20000994 	.word	0x20000994

0800a388 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 800a388:	b580      	push	{r7, lr}
 800a38a:	b084      	sub	sp, #16
 800a38c:	af00      	add	r7, sp, #0
 800a38e:	6078      	str	r0, [r7, #4]
 800a390:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 800a392:	687b      	ldr	r3, [r7, #4]
 800a394:	2b00      	cmp	r3, #0
 800a396:	d10b      	bne.n	800a3b0 <vTaskPlaceOnEventList+0x28>
	__asm volatile
 800a398:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a39c:	f383 8811 	msr	BASEPRI, r3
 800a3a0:	f3bf 8f6f 	isb	sy
 800a3a4:	f3bf 8f4f 	dsb	sy
 800a3a8:	60fb      	str	r3, [r7, #12]
}
 800a3aa:	bf00      	nop
 800a3ac:	bf00      	nop
 800a3ae:	e7fd      	b.n	800a3ac <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800a3b0:	4b07      	ldr	r3, [pc, #28]	@ (800a3d0 <vTaskPlaceOnEventList+0x48>)
 800a3b2:	681b      	ldr	r3, [r3, #0]
 800a3b4:	3318      	adds	r3, #24
 800a3b6:	4619      	mov	r1, r3
 800a3b8:	6878      	ldr	r0, [r7, #4]
 800a3ba:	f7fe fd7d 	bl	8008eb8 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 800a3be:	2101      	movs	r1, #1
 800a3c0:	6838      	ldr	r0, [r7, #0]
 800a3c2:	f000 fa81 	bl	800a8c8 <prvAddCurrentTaskToDelayedList>
}
 800a3c6:	bf00      	nop
 800a3c8:	3710      	adds	r7, #16
 800a3ca:	46bd      	mov	sp, r7
 800a3cc:	bd80      	pop	{r7, pc}
 800a3ce:	bf00      	nop
 800a3d0:	20000994 	.word	0x20000994

0800a3d4 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 800a3d4:	b580      	push	{r7, lr}
 800a3d6:	b086      	sub	sp, #24
 800a3d8:	af00      	add	r7, sp, #0
 800a3da:	60f8      	str	r0, [r7, #12]
 800a3dc:	60b9      	str	r1, [r7, #8]
 800a3de:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 800a3e0:	68fb      	ldr	r3, [r7, #12]
 800a3e2:	2b00      	cmp	r3, #0
 800a3e4:	d10b      	bne.n	800a3fe <vTaskPlaceOnEventListRestricted+0x2a>
	__asm volatile
 800a3e6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a3ea:	f383 8811 	msr	BASEPRI, r3
 800a3ee:	f3bf 8f6f 	isb	sy
 800a3f2:	f3bf 8f4f 	dsb	sy
 800a3f6:	617b      	str	r3, [r7, #20]
}
 800a3f8:	bf00      	nop
 800a3fa:	bf00      	nop
 800a3fc:	e7fd      	b.n	800a3fa <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800a3fe:	4b0a      	ldr	r3, [pc, #40]	@ (800a428 <vTaskPlaceOnEventListRestricted+0x54>)
 800a400:	681b      	ldr	r3, [r3, #0]
 800a402:	3318      	adds	r3, #24
 800a404:	4619      	mov	r1, r3
 800a406:	68f8      	ldr	r0, [r7, #12]
 800a408:	f7fe fd33 	bl	8008e72 <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 800a40c:	687b      	ldr	r3, [r7, #4]
 800a40e:	2b00      	cmp	r3, #0
 800a410:	d002      	beq.n	800a418 <vTaskPlaceOnEventListRestricted+0x44>
		{
			xTicksToWait = portMAX_DELAY;
 800a412:	f04f 33ff 	mov.w	r3, #4294967295
 800a416:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 800a418:	6879      	ldr	r1, [r7, #4]
 800a41a:	68b8      	ldr	r0, [r7, #8]
 800a41c:	f000 fa54 	bl	800a8c8 <prvAddCurrentTaskToDelayedList>
	}
 800a420:	bf00      	nop
 800a422:	3718      	adds	r7, #24
 800a424:	46bd      	mov	sp, r7
 800a426:	bd80      	pop	{r7, pc}
 800a428:	20000994 	.word	0x20000994

0800a42c <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 800a42c:	b580      	push	{r7, lr}
 800a42e:	b086      	sub	sp, #24
 800a430:	af00      	add	r7, sp, #0
 800a432:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800a434:	687b      	ldr	r3, [r7, #4]
 800a436:	68db      	ldr	r3, [r3, #12]
 800a438:	68db      	ldr	r3, [r3, #12]
 800a43a:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 800a43c:	693b      	ldr	r3, [r7, #16]
 800a43e:	2b00      	cmp	r3, #0
 800a440:	d10b      	bne.n	800a45a <xTaskRemoveFromEventList+0x2e>
	__asm volatile
 800a442:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a446:	f383 8811 	msr	BASEPRI, r3
 800a44a:	f3bf 8f6f 	isb	sy
 800a44e:	f3bf 8f4f 	dsb	sy
 800a452:	60fb      	str	r3, [r7, #12]
}
 800a454:	bf00      	nop
 800a456:	bf00      	nop
 800a458:	e7fd      	b.n	800a456 <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 800a45a:	693b      	ldr	r3, [r7, #16]
 800a45c:	3318      	adds	r3, #24
 800a45e:	4618      	mov	r0, r3
 800a460:	f7fe fd62 	bl	8008f28 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800a464:	4b1d      	ldr	r3, [pc, #116]	@ (800a4dc <xTaskRemoveFromEventList+0xb0>)
 800a466:	681b      	ldr	r3, [r3, #0]
 800a468:	2b00      	cmp	r3, #0
 800a46a:	d11d      	bne.n	800a4a8 <xTaskRemoveFromEventList+0x7c>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 800a46c:	693b      	ldr	r3, [r7, #16]
 800a46e:	3304      	adds	r3, #4
 800a470:	4618      	mov	r0, r3
 800a472:	f7fe fd59 	bl	8008f28 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 800a476:	693b      	ldr	r3, [r7, #16]
 800a478:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a47a:	4b19      	ldr	r3, [pc, #100]	@ (800a4e0 <xTaskRemoveFromEventList+0xb4>)
 800a47c:	681b      	ldr	r3, [r3, #0]
 800a47e:	429a      	cmp	r2, r3
 800a480:	d903      	bls.n	800a48a <xTaskRemoveFromEventList+0x5e>
 800a482:	693b      	ldr	r3, [r7, #16]
 800a484:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a486:	4a16      	ldr	r2, [pc, #88]	@ (800a4e0 <xTaskRemoveFromEventList+0xb4>)
 800a488:	6013      	str	r3, [r2, #0]
 800a48a:	693b      	ldr	r3, [r7, #16]
 800a48c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a48e:	4613      	mov	r3, r2
 800a490:	009b      	lsls	r3, r3, #2
 800a492:	4413      	add	r3, r2
 800a494:	009b      	lsls	r3, r3, #2
 800a496:	4a13      	ldr	r2, [pc, #76]	@ (800a4e4 <xTaskRemoveFromEventList+0xb8>)
 800a498:	441a      	add	r2, r3
 800a49a:	693b      	ldr	r3, [r7, #16]
 800a49c:	3304      	adds	r3, #4
 800a49e:	4619      	mov	r1, r3
 800a4a0:	4610      	mov	r0, r2
 800a4a2:	f7fe fce6 	bl	8008e72 <vListInsertEnd>
 800a4a6:	e005      	b.n	800a4b4 <xTaskRemoveFromEventList+0x88>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 800a4a8:	693b      	ldr	r3, [r7, #16]
 800a4aa:	3318      	adds	r3, #24
 800a4ac:	4619      	mov	r1, r3
 800a4ae:	480e      	ldr	r0, [pc, #56]	@ (800a4e8 <xTaskRemoveFromEventList+0xbc>)
 800a4b0:	f7fe fcdf 	bl	8008e72 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 800a4b4:	693b      	ldr	r3, [r7, #16]
 800a4b6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a4b8:	4b0c      	ldr	r3, [pc, #48]	@ (800a4ec <xTaskRemoveFromEventList+0xc0>)
 800a4ba:	681b      	ldr	r3, [r3, #0]
 800a4bc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a4be:	429a      	cmp	r2, r3
 800a4c0:	d905      	bls.n	800a4ce <xTaskRemoveFromEventList+0xa2>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 800a4c2:	2301      	movs	r3, #1
 800a4c4:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 800a4c6:	4b0a      	ldr	r3, [pc, #40]	@ (800a4f0 <xTaskRemoveFromEventList+0xc4>)
 800a4c8:	2201      	movs	r2, #1
 800a4ca:	601a      	str	r2, [r3, #0]
 800a4cc:	e001      	b.n	800a4d2 <xTaskRemoveFromEventList+0xa6>
	}
	else
	{
		xReturn = pdFALSE;
 800a4ce:	2300      	movs	r3, #0
 800a4d0:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 800a4d2:	697b      	ldr	r3, [r7, #20]
}
 800a4d4:	4618      	mov	r0, r3
 800a4d6:	3718      	adds	r7, #24
 800a4d8:	46bd      	mov	sp, r7
 800a4da:	bd80      	pop	{r7, pc}
 800a4dc:	20000e90 	.word	0x20000e90
 800a4e0:	20000e70 	.word	0x20000e70
 800a4e4:	20000998 	.word	0x20000998
 800a4e8:	20000e28 	.word	0x20000e28
 800a4ec:	20000994 	.word	0x20000994
 800a4f0:	20000e7c 	.word	0x20000e7c

0800a4f4 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 800a4f4:	b480      	push	{r7}
 800a4f6:	b083      	sub	sp, #12
 800a4f8:	af00      	add	r7, sp, #0
 800a4fa:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 800a4fc:	4b06      	ldr	r3, [pc, #24]	@ (800a518 <vTaskInternalSetTimeOutState+0x24>)
 800a4fe:	681a      	ldr	r2, [r3, #0]
 800a500:	687b      	ldr	r3, [r7, #4]
 800a502:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 800a504:	4b05      	ldr	r3, [pc, #20]	@ (800a51c <vTaskInternalSetTimeOutState+0x28>)
 800a506:	681a      	ldr	r2, [r3, #0]
 800a508:	687b      	ldr	r3, [r7, #4]
 800a50a:	605a      	str	r2, [r3, #4]
}
 800a50c:	bf00      	nop
 800a50e:	370c      	adds	r7, #12
 800a510:	46bd      	mov	sp, r7
 800a512:	bc80      	pop	{r7}
 800a514:	4770      	bx	lr
 800a516:	bf00      	nop
 800a518:	20000e80 	.word	0x20000e80
 800a51c:	20000e6c 	.word	0x20000e6c

0800a520 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 800a520:	b580      	push	{r7, lr}
 800a522:	b088      	sub	sp, #32
 800a524:	af00      	add	r7, sp, #0
 800a526:	6078      	str	r0, [r7, #4]
 800a528:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 800a52a:	687b      	ldr	r3, [r7, #4]
 800a52c:	2b00      	cmp	r3, #0
 800a52e:	d10b      	bne.n	800a548 <xTaskCheckForTimeOut+0x28>
	__asm volatile
 800a530:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a534:	f383 8811 	msr	BASEPRI, r3
 800a538:	f3bf 8f6f 	isb	sy
 800a53c:	f3bf 8f4f 	dsb	sy
 800a540:	613b      	str	r3, [r7, #16]
}
 800a542:	bf00      	nop
 800a544:	bf00      	nop
 800a546:	e7fd      	b.n	800a544 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 800a548:	683b      	ldr	r3, [r7, #0]
 800a54a:	2b00      	cmp	r3, #0
 800a54c:	d10b      	bne.n	800a566 <xTaskCheckForTimeOut+0x46>
	__asm volatile
 800a54e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a552:	f383 8811 	msr	BASEPRI, r3
 800a556:	f3bf 8f6f 	isb	sy
 800a55a:	f3bf 8f4f 	dsb	sy
 800a55e:	60fb      	str	r3, [r7, #12]
}
 800a560:	bf00      	nop
 800a562:	bf00      	nop
 800a564:	e7fd      	b.n	800a562 <xTaskCheckForTimeOut+0x42>

	taskENTER_CRITICAL();
 800a566:	f000 fe49 	bl	800b1fc <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 800a56a:	4b1d      	ldr	r3, [pc, #116]	@ (800a5e0 <xTaskCheckForTimeOut+0xc0>)
 800a56c:	681b      	ldr	r3, [r3, #0]
 800a56e:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 800a570:	687b      	ldr	r3, [r7, #4]
 800a572:	685b      	ldr	r3, [r3, #4]
 800a574:	69ba      	ldr	r2, [r7, #24]
 800a576:	1ad3      	subs	r3, r2, r3
 800a578:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 800a57a:	683b      	ldr	r3, [r7, #0]
 800a57c:	681b      	ldr	r3, [r3, #0]
 800a57e:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a582:	d102      	bne.n	800a58a <xTaskCheckForTimeOut+0x6a>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 800a584:	2300      	movs	r3, #0
 800a586:	61fb      	str	r3, [r7, #28]
 800a588:	e023      	b.n	800a5d2 <xTaskCheckForTimeOut+0xb2>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 800a58a:	687b      	ldr	r3, [r7, #4]
 800a58c:	681a      	ldr	r2, [r3, #0]
 800a58e:	4b15      	ldr	r3, [pc, #84]	@ (800a5e4 <xTaskCheckForTimeOut+0xc4>)
 800a590:	681b      	ldr	r3, [r3, #0]
 800a592:	429a      	cmp	r2, r3
 800a594:	d007      	beq.n	800a5a6 <xTaskCheckForTimeOut+0x86>
 800a596:	687b      	ldr	r3, [r7, #4]
 800a598:	685b      	ldr	r3, [r3, #4]
 800a59a:	69ba      	ldr	r2, [r7, #24]
 800a59c:	429a      	cmp	r2, r3
 800a59e:	d302      	bcc.n	800a5a6 <xTaskCheckForTimeOut+0x86>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 800a5a0:	2301      	movs	r3, #1
 800a5a2:	61fb      	str	r3, [r7, #28]
 800a5a4:	e015      	b.n	800a5d2 <xTaskCheckForTimeOut+0xb2>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 800a5a6:	683b      	ldr	r3, [r7, #0]
 800a5a8:	681b      	ldr	r3, [r3, #0]
 800a5aa:	697a      	ldr	r2, [r7, #20]
 800a5ac:	429a      	cmp	r2, r3
 800a5ae:	d20b      	bcs.n	800a5c8 <xTaskCheckForTimeOut+0xa8>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 800a5b0:	683b      	ldr	r3, [r7, #0]
 800a5b2:	681a      	ldr	r2, [r3, #0]
 800a5b4:	697b      	ldr	r3, [r7, #20]
 800a5b6:	1ad2      	subs	r2, r2, r3
 800a5b8:	683b      	ldr	r3, [r7, #0]
 800a5ba:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 800a5bc:	6878      	ldr	r0, [r7, #4]
 800a5be:	f7ff ff99 	bl	800a4f4 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 800a5c2:	2300      	movs	r3, #0
 800a5c4:	61fb      	str	r3, [r7, #28]
 800a5c6:	e004      	b.n	800a5d2 <xTaskCheckForTimeOut+0xb2>
		}
		else
		{
			*pxTicksToWait = 0;
 800a5c8:	683b      	ldr	r3, [r7, #0]
 800a5ca:	2200      	movs	r2, #0
 800a5cc:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 800a5ce:	2301      	movs	r3, #1
 800a5d0:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 800a5d2:	f000 fe43 	bl	800b25c <vPortExitCritical>

	return xReturn;
 800a5d6:	69fb      	ldr	r3, [r7, #28]
}
 800a5d8:	4618      	mov	r0, r3
 800a5da:	3720      	adds	r7, #32
 800a5dc:	46bd      	mov	sp, r7
 800a5de:	bd80      	pop	{r7, pc}
 800a5e0:	20000e6c 	.word	0x20000e6c
 800a5e4:	20000e80 	.word	0x20000e80

0800a5e8 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 800a5e8:	b480      	push	{r7}
 800a5ea:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 800a5ec:	4b03      	ldr	r3, [pc, #12]	@ (800a5fc <vTaskMissedYield+0x14>)
 800a5ee:	2201      	movs	r2, #1
 800a5f0:	601a      	str	r2, [r3, #0]
}
 800a5f2:	bf00      	nop
 800a5f4:	46bd      	mov	sp, r7
 800a5f6:	bc80      	pop	{r7}
 800a5f8:	4770      	bx	lr
 800a5fa:	bf00      	nop
 800a5fc:	20000e7c 	.word	0x20000e7c

0800a600 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 800a600:	b580      	push	{r7, lr}
 800a602:	b082      	sub	sp, #8
 800a604:	af00      	add	r7, sp, #0
 800a606:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 800a608:	f000 f852 	bl	800a6b0 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 800a60c:	4b06      	ldr	r3, [pc, #24]	@ (800a628 <prvIdleTask+0x28>)
 800a60e:	681b      	ldr	r3, [r3, #0]
 800a610:	2b01      	cmp	r3, #1
 800a612:	d9f9      	bls.n	800a608 <prvIdleTask+0x8>
			{
				taskYIELD();
 800a614:	4b05      	ldr	r3, [pc, #20]	@ (800a62c <prvIdleTask+0x2c>)
 800a616:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800a61a:	601a      	str	r2, [r3, #0]
 800a61c:	f3bf 8f4f 	dsb	sy
 800a620:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 800a624:	e7f0      	b.n	800a608 <prvIdleTask+0x8>
 800a626:	bf00      	nop
 800a628:	20000998 	.word	0x20000998
 800a62c:	e000ed04 	.word	0xe000ed04

0800a630 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 800a630:	b580      	push	{r7, lr}
 800a632:	b082      	sub	sp, #8
 800a634:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800a636:	2300      	movs	r3, #0
 800a638:	607b      	str	r3, [r7, #4]
 800a63a:	e00c      	b.n	800a656 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 800a63c:	687a      	ldr	r2, [r7, #4]
 800a63e:	4613      	mov	r3, r2
 800a640:	009b      	lsls	r3, r3, #2
 800a642:	4413      	add	r3, r2
 800a644:	009b      	lsls	r3, r3, #2
 800a646:	4a12      	ldr	r2, [pc, #72]	@ (800a690 <prvInitialiseTaskLists+0x60>)
 800a648:	4413      	add	r3, r2
 800a64a:	4618      	mov	r0, r3
 800a64c:	f7fe fbe6 	bl	8008e1c <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800a650:	687b      	ldr	r3, [r7, #4]
 800a652:	3301      	adds	r3, #1
 800a654:	607b      	str	r3, [r7, #4]
 800a656:	687b      	ldr	r3, [r7, #4]
 800a658:	2b37      	cmp	r3, #55	@ 0x37
 800a65a:	d9ef      	bls.n	800a63c <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 800a65c:	480d      	ldr	r0, [pc, #52]	@ (800a694 <prvInitialiseTaskLists+0x64>)
 800a65e:	f7fe fbdd 	bl	8008e1c <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 800a662:	480d      	ldr	r0, [pc, #52]	@ (800a698 <prvInitialiseTaskLists+0x68>)
 800a664:	f7fe fbda 	bl	8008e1c <vListInitialise>
	vListInitialise( &xPendingReadyList );
 800a668:	480c      	ldr	r0, [pc, #48]	@ (800a69c <prvInitialiseTaskLists+0x6c>)
 800a66a:	f7fe fbd7 	bl	8008e1c <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 800a66e:	480c      	ldr	r0, [pc, #48]	@ (800a6a0 <prvInitialiseTaskLists+0x70>)
 800a670:	f7fe fbd4 	bl	8008e1c <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 800a674:	480b      	ldr	r0, [pc, #44]	@ (800a6a4 <prvInitialiseTaskLists+0x74>)
 800a676:	f7fe fbd1 	bl	8008e1c <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 800a67a:	4b0b      	ldr	r3, [pc, #44]	@ (800a6a8 <prvInitialiseTaskLists+0x78>)
 800a67c:	4a05      	ldr	r2, [pc, #20]	@ (800a694 <prvInitialiseTaskLists+0x64>)
 800a67e:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 800a680:	4b0a      	ldr	r3, [pc, #40]	@ (800a6ac <prvInitialiseTaskLists+0x7c>)
 800a682:	4a05      	ldr	r2, [pc, #20]	@ (800a698 <prvInitialiseTaskLists+0x68>)
 800a684:	601a      	str	r2, [r3, #0]
}
 800a686:	bf00      	nop
 800a688:	3708      	adds	r7, #8
 800a68a:	46bd      	mov	sp, r7
 800a68c:	bd80      	pop	{r7, pc}
 800a68e:	bf00      	nop
 800a690:	20000998 	.word	0x20000998
 800a694:	20000df8 	.word	0x20000df8
 800a698:	20000e0c 	.word	0x20000e0c
 800a69c:	20000e28 	.word	0x20000e28
 800a6a0:	20000e3c 	.word	0x20000e3c
 800a6a4:	20000e54 	.word	0x20000e54
 800a6a8:	20000e20 	.word	0x20000e20
 800a6ac:	20000e24 	.word	0x20000e24

0800a6b0 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 800a6b0:	b580      	push	{r7, lr}
 800a6b2:	b082      	sub	sp, #8
 800a6b4:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800a6b6:	e019      	b.n	800a6ec <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 800a6b8:	f000 fda0 	bl	800b1fc <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800a6bc:	4b10      	ldr	r3, [pc, #64]	@ (800a700 <prvCheckTasksWaitingTermination+0x50>)
 800a6be:	68db      	ldr	r3, [r3, #12]
 800a6c0:	68db      	ldr	r3, [r3, #12]
 800a6c2:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800a6c4:	687b      	ldr	r3, [r7, #4]
 800a6c6:	3304      	adds	r3, #4
 800a6c8:	4618      	mov	r0, r3
 800a6ca:	f7fe fc2d 	bl	8008f28 <uxListRemove>
				--uxCurrentNumberOfTasks;
 800a6ce:	4b0d      	ldr	r3, [pc, #52]	@ (800a704 <prvCheckTasksWaitingTermination+0x54>)
 800a6d0:	681b      	ldr	r3, [r3, #0]
 800a6d2:	3b01      	subs	r3, #1
 800a6d4:	4a0b      	ldr	r2, [pc, #44]	@ (800a704 <prvCheckTasksWaitingTermination+0x54>)
 800a6d6:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 800a6d8:	4b0b      	ldr	r3, [pc, #44]	@ (800a708 <prvCheckTasksWaitingTermination+0x58>)
 800a6da:	681b      	ldr	r3, [r3, #0]
 800a6dc:	3b01      	subs	r3, #1
 800a6de:	4a0a      	ldr	r2, [pc, #40]	@ (800a708 <prvCheckTasksWaitingTermination+0x58>)
 800a6e0:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 800a6e2:	f000 fdbb 	bl	800b25c <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 800a6e6:	6878      	ldr	r0, [r7, #4]
 800a6e8:	f000 f810 	bl	800a70c <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800a6ec:	4b06      	ldr	r3, [pc, #24]	@ (800a708 <prvCheckTasksWaitingTermination+0x58>)
 800a6ee:	681b      	ldr	r3, [r3, #0]
 800a6f0:	2b00      	cmp	r3, #0
 800a6f2:	d1e1      	bne.n	800a6b8 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 800a6f4:	bf00      	nop
 800a6f6:	bf00      	nop
 800a6f8:	3708      	adds	r7, #8
 800a6fa:	46bd      	mov	sp, r7
 800a6fc:	bd80      	pop	{r7, pc}
 800a6fe:	bf00      	nop
 800a700:	20000e3c 	.word	0x20000e3c
 800a704:	20000e68 	.word	0x20000e68
 800a708:	20000e50 	.word	0x20000e50

0800a70c <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 800a70c:	b580      	push	{r7, lr}
 800a70e:	b084      	sub	sp, #16
 800a710:	af00      	add	r7, sp, #0
 800a712:	6078      	str	r0, [r7, #4]
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 800a714:	687b      	ldr	r3, [r7, #4]
 800a716:	f893 3059 	ldrb.w	r3, [r3, #89]	@ 0x59
 800a71a:	2b00      	cmp	r3, #0
 800a71c:	d108      	bne.n	800a730 <prvDeleteTCB+0x24>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 800a71e:	687b      	ldr	r3, [r7, #4]
 800a720:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a722:	4618      	mov	r0, r3
 800a724:	f000 ff3a 	bl	800b59c <vPortFree>
				vPortFree( pxTCB );
 800a728:	6878      	ldr	r0, [r7, #4]
 800a72a:	f000 ff37 	bl	800b59c <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 800a72e:	e019      	b.n	800a764 <prvDeleteTCB+0x58>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 800a730:	687b      	ldr	r3, [r7, #4]
 800a732:	f893 3059 	ldrb.w	r3, [r3, #89]	@ 0x59
 800a736:	2b01      	cmp	r3, #1
 800a738:	d103      	bne.n	800a742 <prvDeleteTCB+0x36>
				vPortFree( pxTCB );
 800a73a:	6878      	ldr	r0, [r7, #4]
 800a73c:	f000 ff2e 	bl	800b59c <vPortFree>
	}
 800a740:	e010      	b.n	800a764 <prvDeleteTCB+0x58>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 800a742:	687b      	ldr	r3, [r7, #4]
 800a744:	f893 3059 	ldrb.w	r3, [r3, #89]	@ 0x59
 800a748:	2b02      	cmp	r3, #2
 800a74a:	d00b      	beq.n	800a764 <prvDeleteTCB+0x58>
	__asm volatile
 800a74c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a750:	f383 8811 	msr	BASEPRI, r3
 800a754:	f3bf 8f6f 	isb	sy
 800a758:	f3bf 8f4f 	dsb	sy
 800a75c:	60fb      	str	r3, [r7, #12]
}
 800a75e:	bf00      	nop
 800a760:	bf00      	nop
 800a762:	e7fd      	b.n	800a760 <prvDeleteTCB+0x54>
	}
 800a764:	bf00      	nop
 800a766:	3710      	adds	r7, #16
 800a768:	46bd      	mov	sp, r7
 800a76a:	bd80      	pop	{r7, pc}

0800a76c <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 800a76c:	b480      	push	{r7}
 800a76e:	b083      	sub	sp, #12
 800a770:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800a772:	4b0c      	ldr	r3, [pc, #48]	@ (800a7a4 <prvResetNextTaskUnblockTime+0x38>)
 800a774:	681b      	ldr	r3, [r3, #0]
 800a776:	681b      	ldr	r3, [r3, #0]
 800a778:	2b00      	cmp	r3, #0
 800a77a:	d104      	bne.n	800a786 <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 800a77c:	4b0a      	ldr	r3, [pc, #40]	@ (800a7a8 <prvResetNextTaskUnblockTime+0x3c>)
 800a77e:	f04f 32ff 	mov.w	r2, #4294967295
 800a782:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 800a784:	e008      	b.n	800a798 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800a786:	4b07      	ldr	r3, [pc, #28]	@ (800a7a4 <prvResetNextTaskUnblockTime+0x38>)
 800a788:	681b      	ldr	r3, [r3, #0]
 800a78a:	68db      	ldr	r3, [r3, #12]
 800a78c:	68db      	ldr	r3, [r3, #12]
 800a78e:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 800a790:	687b      	ldr	r3, [r7, #4]
 800a792:	685b      	ldr	r3, [r3, #4]
 800a794:	4a04      	ldr	r2, [pc, #16]	@ (800a7a8 <prvResetNextTaskUnblockTime+0x3c>)
 800a796:	6013      	str	r3, [r2, #0]
}
 800a798:	bf00      	nop
 800a79a:	370c      	adds	r7, #12
 800a79c:	46bd      	mov	sp, r7
 800a79e:	bc80      	pop	{r7}
 800a7a0:	4770      	bx	lr
 800a7a2:	bf00      	nop
 800a7a4:	20000e20 	.word	0x20000e20
 800a7a8:	20000e88 	.word	0x20000e88

0800a7ac <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 800a7ac:	b480      	push	{r7}
 800a7ae:	b083      	sub	sp, #12
 800a7b0:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 800a7b2:	4b0b      	ldr	r3, [pc, #44]	@ (800a7e0 <xTaskGetSchedulerState+0x34>)
 800a7b4:	681b      	ldr	r3, [r3, #0]
 800a7b6:	2b00      	cmp	r3, #0
 800a7b8:	d102      	bne.n	800a7c0 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 800a7ba:	2301      	movs	r3, #1
 800a7bc:	607b      	str	r3, [r7, #4]
 800a7be:	e008      	b.n	800a7d2 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800a7c0:	4b08      	ldr	r3, [pc, #32]	@ (800a7e4 <xTaskGetSchedulerState+0x38>)
 800a7c2:	681b      	ldr	r3, [r3, #0]
 800a7c4:	2b00      	cmp	r3, #0
 800a7c6:	d102      	bne.n	800a7ce <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 800a7c8:	2302      	movs	r3, #2
 800a7ca:	607b      	str	r3, [r7, #4]
 800a7cc:	e001      	b.n	800a7d2 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 800a7ce:	2300      	movs	r3, #0
 800a7d0:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 800a7d2:	687b      	ldr	r3, [r7, #4]
	}
 800a7d4:	4618      	mov	r0, r3
 800a7d6:	370c      	adds	r7, #12
 800a7d8:	46bd      	mov	sp, r7
 800a7da:	bc80      	pop	{r7}
 800a7dc:	4770      	bx	lr
 800a7de:	bf00      	nop
 800a7e0:	20000e74 	.word	0x20000e74
 800a7e4:	20000e90 	.word	0x20000e90

0800a7e8 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 800a7e8:	b580      	push	{r7, lr}
 800a7ea:	b086      	sub	sp, #24
 800a7ec:	af00      	add	r7, sp, #0
 800a7ee:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 800a7f0:	687b      	ldr	r3, [r7, #4]
 800a7f2:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 800a7f4:	2300      	movs	r3, #0
 800a7f6:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 800a7f8:	687b      	ldr	r3, [r7, #4]
 800a7fa:	2b00      	cmp	r3, #0
 800a7fc:	d058      	beq.n	800a8b0 <xTaskPriorityDisinherit+0xc8>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 800a7fe:	4b2f      	ldr	r3, [pc, #188]	@ (800a8bc <xTaskPriorityDisinherit+0xd4>)
 800a800:	681b      	ldr	r3, [r3, #0]
 800a802:	693a      	ldr	r2, [r7, #16]
 800a804:	429a      	cmp	r2, r3
 800a806:	d00b      	beq.n	800a820 <xTaskPriorityDisinherit+0x38>
	__asm volatile
 800a808:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a80c:	f383 8811 	msr	BASEPRI, r3
 800a810:	f3bf 8f6f 	isb	sy
 800a814:	f3bf 8f4f 	dsb	sy
 800a818:	60fb      	str	r3, [r7, #12]
}
 800a81a:	bf00      	nop
 800a81c:	bf00      	nop
 800a81e:	e7fd      	b.n	800a81c <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 800a820:	693b      	ldr	r3, [r7, #16]
 800a822:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800a824:	2b00      	cmp	r3, #0
 800a826:	d10b      	bne.n	800a840 <xTaskPriorityDisinherit+0x58>
	__asm volatile
 800a828:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a82c:	f383 8811 	msr	BASEPRI, r3
 800a830:	f3bf 8f6f 	isb	sy
 800a834:	f3bf 8f4f 	dsb	sy
 800a838:	60bb      	str	r3, [r7, #8]
}
 800a83a:	bf00      	nop
 800a83c:	bf00      	nop
 800a83e:	e7fd      	b.n	800a83c <xTaskPriorityDisinherit+0x54>
			( pxTCB->uxMutexesHeld )--;
 800a840:	693b      	ldr	r3, [r7, #16]
 800a842:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800a844:	1e5a      	subs	r2, r3, #1
 800a846:	693b      	ldr	r3, [r7, #16]
 800a848:	651a      	str	r2, [r3, #80]	@ 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 800a84a:	693b      	ldr	r3, [r7, #16]
 800a84c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a84e:	693b      	ldr	r3, [r7, #16]
 800a850:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800a852:	429a      	cmp	r2, r3
 800a854:	d02c      	beq.n	800a8b0 <xTaskPriorityDisinherit+0xc8>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 800a856:	693b      	ldr	r3, [r7, #16]
 800a858:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800a85a:	2b00      	cmp	r3, #0
 800a85c:	d128      	bne.n	800a8b0 <xTaskPriorityDisinherit+0xc8>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800a85e:	693b      	ldr	r3, [r7, #16]
 800a860:	3304      	adds	r3, #4
 800a862:	4618      	mov	r0, r3
 800a864:	f7fe fb60 	bl	8008f28 <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 800a868:	693b      	ldr	r3, [r7, #16]
 800a86a:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800a86c:	693b      	ldr	r3, [r7, #16]
 800a86e:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800a870:	693b      	ldr	r3, [r7, #16]
 800a872:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a874:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 800a878:	693b      	ldr	r3, [r7, #16]
 800a87a:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 800a87c:	693b      	ldr	r3, [r7, #16]
 800a87e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a880:	4b0f      	ldr	r3, [pc, #60]	@ (800a8c0 <xTaskPriorityDisinherit+0xd8>)
 800a882:	681b      	ldr	r3, [r3, #0]
 800a884:	429a      	cmp	r2, r3
 800a886:	d903      	bls.n	800a890 <xTaskPriorityDisinherit+0xa8>
 800a888:	693b      	ldr	r3, [r7, #16]
 800a88a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a88c:	4a0c      	ldr	r2, [pc, #48]	@ (800a8c0 <xTaskPriorityDisinherit+0xd8>)
 800a88e:	6013      	str	r3, [r2, #0]
 800a890:	693b      	ldr	r3, [r7, #16]
 800a892:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a894:	4613      	mov	r3, r2
 800a896:	009b      	lsls	r3, r3, #2
 800a898:	4413      	add	r3, r2
 800a89a:	009b      	lsls	r3, r3, #2
 800a89c:	4a09      	ldr	r2, [pc, #36]	@ (800a8c4 <xTaskPriorityDisinherit+0xdc>)
 800a89e:	441a      	add	r2, r3
 800a8a0:	693b      	ldr	r3, [r7, #16]
 800a8a2:	3304      	adds	r3, #4
 800a8a4:	4619      	mov	r1, r3
 800a8a6:	4610      	mov	r0, r2
 800a8a8:	f7fe fae3 	bl	8008e72 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 800a8ac:	2301      	movs	r3, #1
 800a8ae:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800a8b0:	697b      	ldr	r3, [r7, #20]
	}
 800a8b2:	4618      	mov	r0, r3
 800a8b4:	3718      	adds	r7, #24
 800a8b6:	46bd      	mov	sp, r7
 800a8b8:	bd80      	pop	{r7, pc}
 800a8ba:	bf00      	nop
 800a8bc:	20000994 	.word	0x20000994
 800a8c0:	20000e70 	.word	0x20000e70
 800a8c4:	20000998 	.word	0x20000998

0800a8c8 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 800a8c8:	b580      	push	{r7, lr}
 800a8ca:	b084      	sub	sp, #16
 800a8cc:	af00      	add	r7, sp, #0
 800a8ce:	6078      	str	r0, [r7, #4]
 800a8d0:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 800a8d2:	4b21      	ldr	r3, [pc, #132]	@ (800a958 <prvAddCurrentTaskToDelayedList+0x90>)
 800a8d4:	681b      	ldr	r3, [r3, #0]
 800a8d6:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800a8d8:	4b20      	ldr	r3, [pc, #128]	@ (800a95c <prvAddCurrentTaskToDelayedList+0x94>)
 800a8da:	681b      	ldr	r3, [r3, #0]
 800a8dc:	3304      	adds	r3, #4
 800a8de:	4618      	mov	r0, r3
 800a8e0:	f7fe fb22 	bl	8008f28 <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 800a8e4:	687b      	ldr	r3, [r7, #4]
 800a8e6:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a8ea:	d10a      	bne.n	800a902 <prvAddCurrentTaskToDelayedList+0x3a>
 800a8ec:	683b      	ldr	r3, [r7, #0]
 800a8ee:	2b00      	cmp	r3, #0
 800a8f0:	d007      	beq.n	800a902 <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800a8f2:	4b1a      	ldr	r3, [pc, #104]	@ (800a95c <prvAddCurrentTaskToDelayedList+0x94>)
 800a8f4:	681b      	ldr	r3, [r3, #0]
 800a8f6:	3304      	adds	r3, #4
 800a8f8:	4619      	mov	r1, r3
 800a8fa:	4819      	ldr	r0, [pc, #100]	@ (800a960 <prvAddCurrentTaskToDelayedList+0x98>)
 800a8fc:	f7fe fab9 	bl	8008e72 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 800a900:	e026      	b.n	800a950 <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 800a902:	68fa      	ldr	r2, [r7, #12]
 800a904:	687b      	ldr	r3, [r7, #4]
 800a906:	4413      	add	r3, r2
 800a908:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 800a90a:	4b14      	ldr	r3, [pc, #80]	@ (800a95c <prvAddCurrentTaskToDelayedList+0x94>)
 800a90c:	681b      	ldr	r3, [r3, #0]
 800a90e:	68ba      	ldr	r2, [r7, #8]
 800a910:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 800a912:	68ba      	ldr	r2, [r7, #8]
 800a914:	68fb      	ldr	r3, [r7, #12]
 800a916:	429a      	cmp	r2, r3
 800a918:	d209      	bcs.n	800a92e <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800a91a:	4b12      	ldr	r3, [pc, #72]	@ (800a964 <prvAddCurrentTaskToDelayedList+0x9c>)
 800a91c:	681a      	ldr	r2, [r3, #0]
 800a91e:	4b0f      	ldr	r3, [pc, #60]	@ (800a95c <prvAddCurrentTaskToDelayedList+0x94>)
 800a920:	681b      	ldr	r3, [r3, #0]
 800a922:	3304      	adds	r3, #4
 800a924:	4619      	mov	r1, r3
 800a926:	4610      	mov	r0, r2
 800a928:	f7fe fac6 	bl	8008eb8 <vListInsert>
}
 800a92c:	e010      	b.n	800a950 <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800a92e:	4b0e      	ldr	r3, [pc, #56]	@ (800a968 <prvAddCurrentTaskToDelayedList+0xa0>)
 800a930:	681a      	ldr	r2, [r3, #0]
 800a932:	4b0a      	ldr	r3, [pc, #40]	@ (800a95c <prvAddCurrentTaskToDelayedList+0x94>)
 800a934:	681b      	ldr	r3, [r3, #0]
 800a936:	3304      	adds	r3, #4
 800a938:	4619      	mov	r1, r3
 800a93a:	4610      	mov	r0, r2
 800a93c:	f7fe fabc 	bl	8008eb8 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 800a940:	4b0a      	ldr	r3, [pc, #40]	@ (800a96c <prvAddCurrentTaskToDelayedList+0xa4>)
 800a942:	681b      	ldr	r3, [r3, #0]
 800a944:	68ba      	ldr	r2, [r7, #8]
 800a946:	429a      	cmp	r2, r3
 800a948:	d202      	bcs.n	800a950 <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 800a94a:	4a08      	ldr	r2, [pc, #32]	@ (800a96c <prvAddCurrentTaskToDelayedList+0xa4>)
 800a94c:	68bb      	ldr	r3, [r7, #8]
 800a94e:	6013      	str	r3, [r2, #0]
}
 800a950:	bf00      	nop
 800a952:	3710      	adds	r7, #16
 800a954:	46bd      	mov	sp, r7
 800a956:	bd80      	pop	{r7, pc}
 800a958:	20000e6c 	.word	0x20000e6c
 800a95c:	20000994 	.word	0x20000994
 800a960:	20000e54 	.word	0x20000e54
 800a964:	20000e24 	.word	0x20000e24
 800a968:	20000e20 	.word	0x20000e20
 800a96c:	20000e88 	.word	0x20000e88

0800a970 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 800a970:	b580      	push	{r7, lr}
 800a972:	b08a      	sub	sp, #40	@ 0x28
 800a974:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 800a976:	2300      	movs	r3, #0
 800a978:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 800a97a:	f000 fb11 	bl	800afa0 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 800a97e:	4b1d      	ldr	r3, [pc, #116]	@ (800a9f4 <xTimerCreateTimerTask+0x84>)
 800a980:	681b      	ldr	r3, [r3, #0]
 800a982:	2b00      	cmp	r3, #0
 800a984:	d021      	beq.n	800a9ca <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 800a986:	2300      	movs	r3, #0
 800a988:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 800a98a:	2300      	movs	r3, #0
 800a98c:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 800a98e:	1d3a      	adds	r2, r7, #4
 800a990:	f107 0108 	add.w	r1, r7, #8
 800a994:	f107 030c 	add.w	r3, r7, #12
 800a998:	4618      	mov	r0, r3
 800a99a:	f7fe fa25 	bl	8008de8 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 800a99e:	6879      	ldr	r1, [r7, #4]
 800a9a0:	68bb      	ldr	r3, [r7, #8]
 800a9a2:	68fa      	ldr	r2, [r7, #12]
 800a9a4:	9202      	str	r2, [sp, #8]
 800a9a6:	9301      	str	r3, [sp, #4]
 800a9a8:	2302      	movs	r3, #2
 800a9aa:	9300      	str	r3, [sp, #0]
 800a9ac:	2300      	movs	r3, #0
 800a9ae:	460a      	mov	r2, r1
 800a9b0:	4911      	ldr	r1, [pc, #68]	@ (800a9f8 <xTimerCreateTimerTask+0x88>)
 800a9b2:	4812      	ldr	r0, [pc, #72]	@ (800a9fc <xTimerCreateTimerTask+0x8c>)
 800a9b4:	f7ff f8d2 	bl	8009b5c <xTaskCreateStatic>
 800a9b8:	4603      	mov	r3, r0
 800a9ba:	4a11      	ldr	r2, [pc, #68]	@ (800aa00 <xTimerCreateTimerTask+0x90>)
 800a9bc:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 800a9be:	4b10      	ldr	r3, [pc, #64]	@ (800aa00 <xTimerCreateTimerTask+0x90>)
 800a9c0:	681b      	ldr	r3, [r3, #0]
 800a9c2:	2b00      	cmp	r3, #0
 800a9c4:	d001      	beq.n	800a9ca <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 800a9c6:	2301      	movs	r3, #1
 800a9c8:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 800a9ca:	697b      	ldr	r3, [r7, #20]
 800a9cc:	2b00      	cmp	r3, #0
 800a9ce:	d10b      	bne.n	800a9e8 <xTimerCreateTimerTask+0x78>
	__asm volatile
 800a9d0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a9d4:	f383 8811 	msr	BASEPRI, r3
 800a9d8:	f3bf 8f6f 	isb	sy
 800a9dc:	f3bf 8f4f 	dsb	sy
 800a9e0:	613b      	str	r3, [r7, #16]
}
 800a9e2:	bf00      	nop
 800a9e4:	bf00      	nop
 800a9e6:	e7fd      	b.n	800a9e4 <xTimerCreateTimerTask+0x74>
	return xReturn;
 800a9e8:	697b      	ldr	r3, [r7, #20]
}
 800a9ea:	4618      	mov	r0, r3
 800a9ec:	3718      	adds	r7, #24
 800a9ee:	46bd      	mov	sp, r7
 800a9f0:	bd80      	pop	{r7, pc}
 800a9f2:	bf00      	nop
 800a9f4:	20000ec4 	.word	0x20000ec4
 800a9f8:	0800c028 	.word	0x0800c028
 800a9fc:	0800ab3d 	.word	0x0800ab3d
 800aa00:	20000ec8 	.word	0x20000ec8

0800aa04 <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 800aa04:	b580      	push	{r7, lr}
 800aa06:	b08a      	sub	sp, #40	@ 0x28
 800aa08:	af00      	add	r7, sp, #0
 800aa0a:	60f8      	str	r0, [r7, #12]
 800aa0c:	60b9      	str	r1, [r7, #8]
 800aa0e:	607a      	str	r2, [r7, #4]
 800aa10:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 800aa12:	2300      	movs	r3, #0
 800aa14:	627b      	str	r3, [r7, #36]	@ 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 800aa16:	68fb      	ldr	r3, [r7, #12]
 800aa18:	2b00      	cmp	r3, #0
 800aa1a:	d10b      	bne.n	800aa34 <xTimerGenericCommand+0x30>
	__asm volatile
 800aa1c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800aa20:	f383 8811 	msr	BASEPRI, r3
 800aa24:	f3bf 8f6f 	isb	sy
 800aa28:	f3bf 8f4f 	dsb	sy
 800aa2c:	623b      	str	r3, [r7, #32]
}
 800aa2e:	bf00      	nop
 800aa30:	bf00      	nop
 800aa32:	e7fd      	b.n	800aa30 <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 800aa34:	4b19      	ldr	r3, [pc, #100]	@ (800aa9c <xTimerGenericCommand+0x98>)
 800aa36:	681b      	ldr	r3, [r3, #0]
 800aa38:	2b00      	cmp	r3, #0
 800aa3a:	d02a      	beq.n	800aa92 <xTimerGenericCommand+0x8e>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 800aa3c:	68bb      	ldr	r3, [r7, #8]
 800aa3e:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 800aa40:	687b      	ldr	r3, [r7, #4]
 800aa42:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 800aa44:	68fb      	ldr	r3, [r7, #12]
 800aa46:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 800aa48:	68bb      	ldr	r3, [r7, #8]
 800aa4a:	2b05      	cmp	r3, #5
 800aa4c:	dc18      	bgt.n	800aa80 <xTimerGenericCommand+0x7c>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 800aa4e:	f7ff fead 	bl	800a7ac <xTaskGetSchedulerState>
 800aa52:	4603      	mov	r3, r0
 800aa54:	2b02      	cmp	r3, #2
 800aa56:	d109      	bne.n	800aa6c <xTimerGenericCommand+0x68>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 800aa58:	4b10      	ldr	r3, [pc, #64]	@ (800aa9c <xTimerGenericCommand+0x98>)
 800aa5a:	6818      	ldr	r0, [r3, #0]
 800aa5c:	f107 0110 	add.w	r1, r7, #16
 800aa60:	2300      	movs	r3, #0
 800aa62:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800aa64:	f7fe fc3e 	bl	80092e4 <xQueueGenericSend>
 800aa68:	6278      	str	r0, [r7, #36]	@ 0x24
 800aa6a:	e012      	b.n	800aa92 <xTimerGenericCommand+0x8e>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 800aa6c:	4b0b      	ldr	r3, [pc, #44]	@ (800aa9c <xTimerGenericCommand+0x98>)
 800aa6e:	6818      	ldr	r0, [r3, #0]
 800aa70:	f107 0110 	add.w	r1, r7, #16
 800aa74:	2300      	movs	r3, #0
 800aa76:	2200      	movs	r2, #0
 800aa78:	f7fe fc34 	bl	80092e4 <xQueueGenericSend>
 800aa7c:	6278      	str	r0, [r7, #36]	@ 0x24
 800aa7e:	e008      	b.n	800aa92 <xTimerGenericCommand+0x8e>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 800aa80:	4b06      	ldr	r3, [pc, #24]	@ (800aa9c <xTimerGenericCommand+0x98>)
 800aa82:	6818      	ldr	r0, [r3, #0]
 800aa84:	f107 0110 	add.w	r1, r7, #16
 800aa88:	2300      	movs	r3, #0
 800aa8a:	683a      	ldr	r2, [r7, #0]
 800aa8c:	f7fe fd2c 	bl	80094e8 <xQueueGenericSendFromISR>
 800aa90:	6278      	str	r0, [r7, #36]	@ 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 800aa92:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 800aa94:	4618      	mov	r0, r3
 800aa96:	3728      	adds	r7, #40	@ 0x28
 800aa98:	46bd      	mov	sp, r7
 800aa9a:	bd80      	pop	{r7, pc}
 800aa9c:	20000ec4 	.word	0x20000ec4

0800aaa0 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 800aaa0:	b580      	push	{r7, lr}
 800aaa2:	b088      	sub	sp, #32
 800aaa4:	af02      	add	r7, sp, #8
 800aaa6:	6078      	str	r0, [r7, #4]
 800aaa8:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800aaaa:	4b23      	ldr	r3, [pc, #140]	@ (800ab38 <prvProcessExpiredTimer+0x98>)
 800aaac:	681b      	ldr	r3, [r3, #0]
 800aaae:	68db      	ldr	r3, [r3, #12]
 800aab0:	68db      	ldr	r3, [r3, #12]
 800aab2:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800aab4:	697b      	ldr	r3, [r7, #20]
 800aab6:	3304      	adds	r3, #4
 800aab8:	4618      	mov	r0, r3
 800aaba:	f7fe fa35 	bl	8008f28 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800aabe:	697b      	ldr	r3, [r7, #20]
 800aac0:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800aac4:	f003 0304 	and.w	r3, r3, #4
 800aac8:	2b00      	cmp	r3, #0
 800aaca:	d023      	beq.n	800ab14 <prvProcessExpiredTimer+0x74>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 800aacc:	697b      	ldr	r3, [r7, #20]
 800aace:	699a      	ldr	r2, [r3, #24]
 800aad0:	687b      	ldr	r3, [r7, #4]
 800aad2:	18d1      	adds	r1, r2, r3
 800aad4:	687b      	ldr	r3, [r7, #4]
 800aad6:	683a      	ldr	r2, [r7, #0]
 800aad8:	6978      	ldr	r0, [r7, #20]
 800aada:	f000 f8d3 	bl	800ac84 <prvInsertTimerInActiveList>
 800aade:	4603      	mov	r3, r0
 800aae0:	2b00      	cmp	r3, #0
 800aae2:	d020      	beq.n	800ab26 <prvProcessExpiredTimer+0x86>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800aae4:	2300      	movs	r3, #0
 800aae6:	9300      	str	r3, [sp, #0]
 800aae8:	2300      	movs	r3, #0
 800aaea:	687a      	ldr	r2, [r7, #4]
 800aaec:	2100      	movs	r1, #0
 800aaee:	6978      	ldr	r0, [r7, #20]
 800aaf0:	f7ff ff88 	bl	800aa04 <xTimerGenericCommand>
 800aaf4:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 800aaf6:	693b      	ldr	r3, [r7, #16]
 800aaf8:	2b00      	cmp	r3, #0
 800aafa:	d114      	bne.n	800ab26 <prvProcessExpiredTimer+0x86>
	__asm volatile
 800aafc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ab00:	f383 8811 	msr	BASEPRI, r3
 800ab04:	f3bf 8f6f 	isb	sy
 800ab08:	f3bf 8f4f 	dsb	sy
 800ab0c:	60fb      	str	r3, [r7, #12]
}
 800ab0e:	bf00      	nop
 800ab10:	bf00      	nop
 800ab12:	e7fd      	b.n	800ab10 <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800ab14:	697b      	ldr	r3, [r7, #20]
 800ab16:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800ab1a:	f023 0301 	bic.w	r3, r3, #1
 800ab1e:	b2da      	uxtb	r2, r3
 800ab20:	697b      	ldr	r3, [r7, #20]
 800ab22:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800ab26:	697b      	ldr	r3, [r7, #20]
 800ab28:	6a1b      	ldr	r3, [r3, #32]
 800ab2a:	6978      	ldr	r0, [r7, #20]
 800ab2c:	4798      	blx	r3
}
 800ab2e:	bf00      	nop
 800ab30:	3718      	adds	r7, #24
 800ab32:	46bd      	mov	sp, r7
 800ab34:	bd80      	pop	{r7, pc}
 800ab36:	bf00      	nop
 800ab38:	20000ebc 	.word	0x20000ebc

0800ab3c <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 800ab3c:	b580      	push	{r7, lr}
 800ab3e:	b084      	sub	sp, #16
 800ab40:	af00      	add	r7, sp, #0
 800ab42:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800ab44:	f107 0308 	add.w	r3, r7, #8
 800ab48:	4618      	mov	r0, r3
 800ab4a:	f000 f859 	bl	800ac00 <prvGetNextExpireTime>
 800ab4e:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 800ab50:	68bb      	ldr	r3, [r7, #8]
 800ab52:	4619      	mov	r1, r3
 800ab54:	68f8      	ldr	r0, [r7, #12]
 800ab56:	f000 f805 	bl	800ab64 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 800ab5a:	f000 f8d5 	bl	800ad08 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800ab5e:	bf00      	nop
 800ab60:	e7f0      	b.n	800ab44 <prvTimerTask+0x8>
	...

0800ab64 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 800ab64:	b580      	push	{r7, lr}
 800ab66:	b084      	sub	sp, #16
 800ab68:	af00      	add	r7, sp, #0
 800ab6a:	6078      	str	r0, [r7, #4]
 800ab6c:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 800ab6e:	f7ff fa39 	bl	8009fe4 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800ab72:	f107 0308 	add.w	r3, r7, #8
 800ab76:	4618      	mov	r0, r3
 800ab78:	f000 f864 	bl	800ac44 <prvSampleTimeNow>
 800ab7c:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 800ab7e:	68bb      	ldr	r3, [r7, #8]
 800ab80:	2b00      	cmp	r3, #0
 800ab82:	d130      	bne.n	800abe6 <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 800ab84:	683b      	ldr	r3, [r7, #0]
 800ab86:	2b00      	cmp	r3, #0
 800ab88:	d10a      	bne.n	800aba0 <prvProcessTimerOrBlockTask+0x3c>
 800ab8a:	687a      	ldr	r2, [r7, #4]
 800ab8c:	68fb      	ldr	r3, [r7, #12]
 800ab8e:	429a      	cmp	r2, r3
 800ab90:	d806      	bhi.n	800aba0 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 800ab92:	f7ff fa35 	bl	800a000 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 800ab96:	68f9      	ldr	r1, [r7, #12]
 800ab98:	6878      	ldr	r0, [r7, #4]
 800ab9a:	f7ff ff81 	bl	800aaa0 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 800ab9e:	e024      	b.n	800abea <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 800aba0:	683b      	ldr	r3, [r7, #0]
 800aba2:	2b00      	cmp	r3, #0
 800aba4:	d008      	beq.n	800abb8 <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 800aba6:	4b13      	ldr	r3, [pc, #76]	@ (800abf4 <prvProcessTimerOrBlockTask+0x90>)
 800aba8:	681b      	ldr	r3, [r3, #0]
 800abaa:	681b      	ldr	r3, [r3, #0]
 800abac:	2b00      	cmp	r3, #0
 800abae:	d101      	bne.n	800abb4 <prvProcessTimerOrBlockTask+0x50>
 800abb0:	2301      	movs	r3, #1
 800abb2:	e000      	b.n	800abb6 <prvProcessTimerOrBlockTask+0x52>
 800abb4:	2300      	movs	r3, #0
 800abb6:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 800abb8:	4b0f      	ldr	r3, [pc, #60]	@ (800abf8 <prvProcessTimerOrBlockTask+0x94>)
 800abba:	6818      	ldr	r0, [r3, #0]
 800abbc:	687a      	ldr	r2, [r7, #4]
 800abbe:	68fb      	ldr	r3, [r7, #12]
 800abc0:	1ad3      	subs	r3, r2, r3
 800abc2:	683a      	ldr	r2, [r7, #0]
 800abc4:	4619      	mov	r1, r3
 800abc6:	f7fe ff95 	bl	8009af4 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 800abca:	f7ff fa19 	bl	800a000 <xTaskResumeAll>
 800abce:	4603      	mov	r3, r0
 800abd0:	2b00      	cmp	r3, #0
 800abd2:	d10a      	bne.n	800abea <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 800abd4:	4b09      	ldr	r3, [pc, #36]	@ (800abfc <prvProcessTimerOrBlockTask+0x98>)
 800abd6:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800abda:	601a      	str	r2, [r3, #0]
 800abdc:	f3bf 8f4f 	dsb	sy
 800abe0:	f3bf 8f6f 	isb	sy
}
 800abe4:	e001      	b.n	800abea <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 800abe6:	f7ff fa0b 	bl	800a000 <xTaskResumeAll>
}
 800abea:	bf00      	nop
 800abec:	3710      	adds	r7, #16
 800abee:	46bd      	mov	sp, r7
 800abf0:	bd80      	pop	{r7, pc}
 800abf2:	bf00      	nop
 800abf4:	20000ec0 	.word	0x20000ec0
 800abf8:	20000ec4 	.word	0x20000ec4
 800abfc:	e000ed04 	.word	0xe000ed04

0800ac00 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 800ac00:	b480      	push	{r7}
 800ac02:	b085      	sub	sp, #20
 800ac04:	af00      	add	r7, sp, #0
 800ac06:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 800ac08:	4b0d      	ldr	r3, [pc, #52]	@ (800ac40 <prvGetNextExpireTime+0x40>)
 800ac0a:	681b      	ldr	r3, [r3, #0]
 800ac0c:	681b      	ldr	r3, [r3, #0]
 800ac0e:	2b00      	cmp	r3, #0
 800ac10:	d101      	bne.n	800ac16 <prvGetNextExpireTime+0x16>
 800ac12:	2201      	movs	r2, #1
 800ac14:	e000      	b.n	800ac18 <prvGetNextExpireTime+0x18>
 800ac16:	2200      	movs	r2, #0
 800ac18:	687b      	ldr	r3, [r7, #4]
 800ac1a:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 800ac1c:	687b      	ldr	r3, [r7, #4]
 800ac1e:	681b      	ldr	r3, [r3, #0]
 800ac20:	2b00      	cmp	r3, #0
 800ac22:	d105      	bne.n	800ac30 <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800ac24:	4b06      	ldr	r3, [pc, #24]	@ (800ac40 <prvGetNextExpireTime+0x40>)
 800ac26:	681b      	ldr	r3, [r3, #0]
 800ac28:	68db      	ldr	r3, [r3, #12]
 800ac2a:	681b      	ldr	r3, [r3, #0]
 800ac2c:	60fb      	str	r3, [r7, #12]
 800ac2e:	e001      	b.n	800ac34 <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 800ac30:	2300      	movs	r3, #0
 800ac32:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 800ac34:	68fb      	ldr	r3, [r7, #12]
}
 800ac36:	4618      	mov	r0, r3
 800ac38:	3714      	adds	r7, #20
 800ac3a:	46bd      	mov	sp, r7
 800ac3c:	bc80      	pop	{r7}
 800ac3e:	4770      	bx	lr
 800ac40:	20000ebc 	.word	0x20000ebc

0800ac44 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 800ac44:	b580      	push	{r7, lr}
 800ac46:	b084      	sub	sp, #16
 800ac48:	af00      	add	r7, sp, #0
 800ac4a:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 800ac4c:	f7ff fa76 	bl	800a13c <xTaskGetTickCount>
 800ac50:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 800ac52:	4b0b      	ldr	r3, [pc, #44]	@ (800ac80 <prvSampleTimeNow+0x3c>)
 800ac54:	681b      	ldr	r3, [r3, #0]
 800ac56:	68fa      	ldr	r2, [r7, #12]
 800ac58:	429a      	cmp	r2, r3
 800ac5a:	d205      	bcs.n	800ac68 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 800ac5c:	f000 f93a 	bl	800aed4 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 800ac60:	687b      	ldr	r3, [r7, #4]
 800ac62:	2201      	movs	r2, #1
 800ac64:	601a      	str	r2, [r3, #0]
 800ac66:	e002      	b.n	800ac6e <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 800ac68:	687b      	ldr	r3, [r7, #4]
 800ac6a:	2200      	movs	r2, #0
 800ac6c:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 800ac6e:	4a04      	ldr	r2, [pc, #16]	@ (800ac80 <prvSampleTimeNow+0x3c>)
 800ac70:	68fb      	ldr	r3, [r7, #12]
 800ac72:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 800ac74:	68fb      	ldr	r3, [r7, #12]
}
 800ac76:	4618      	mov	r0, r3
 800ac78:	3710      	adds	r7, #16
 800ac7a:	46bd      	mov	sp, r7
 800ac7c:	bd80      	pop	{r7, pc}
 800ac7e:	bf00      	nop
 800ac80:	20000ecc 	.word	0x20000ecc

0800ac84 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 800ac84:	b580      	push	{r7, lr}
 800ac86:	b086      	sub	sp, #24
 800ac88:	af00      	add	r7, sp, #0
 800ac8a:	60f8      	str	r0, [r7, #12]
 800ac8c:	60b9      	str	r1, [r7, #8]
 800ac8e:	607a      	str	r2, [r7, #4]
 800ac90:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 800ac92:	2300      	movs	r3, #0
 800ac94:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 800ac96:	68fb      	ldr	r3, [r7, #12]
 800ac98:	68ba      	ldr	r2, [r7, #8]
 800ac9a:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800ac9c:	68fb      	ldr	r3, [r7, #12]
 800ac9e:	68fa      	ldr	r2, [r7, #12]
 800aca0:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 800aca2:	68ba      	ldr	r2, [r7, #8]
 800aca4:	687b      	ldr	r3, [r7, #4]
 800aca6:	429a      	cmp	r2, r3
 800aca8:	d812      	bhi.n	800acd0 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800acaa:	687a      	ldr	r2, [r7, #4]
 800acac:	683b      	ldr	r3, [r7, #0]
 800acae:	1ad2      	subs	r2, r2, r3
 800acb0:	68fb      	ldr	r3, [r7, #12]
 800acb2:	699b      	ldr	r3, [r3, #24]
 800acb4:	429a      	cmp	r2, r3
 800acb6:	d302      	bcc.n	800acbe <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 800acb8:	2301      	movs	r3, #1
 800acba:	617b      	str	r3, [r7, #20]
 800acbc:	e01b      	b.n	800acf6 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 800acbe:	4b10      	ldr	r3, [pc, #64]	@ (800ad00 <prvInsertTimerInActiveList+0x7c>)
 800acc0:	681a      	ldr	r2, [r3, #0]
 800acc2:	68fb      	ldr	r3, [r7, #12]
 800acc4:	3304      	adds	r3, #4
 800acc6:	4619      	mov	r1, r3
 800acc8:	4610      	mov	r0, r2
 800acca:	f7fe f8f5 	bl	8008eb8 <vListInsert>
 800acce:	e012      	b.n	800acf6 <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 800acd0:	687a      	ldr	r2, [r7, #4]
 800acd2:	683b      	ldr	r3, [r7, #0]
 800acd4:	429a      	cmp	r2, r3
 800acd6:	d206      	bcs.n	800ace6 <prvInsertTimerInActiveList+0x62>
 800acd8:	68ba      	ldr	r2, [r7, #8]
 800acda:	683b      	ldr	r3, [r7, #0]
 800acdc:	429a      	cmp	r2, r3
 800acde:	d302      	bcc.n	800ace6 <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 800ace0:	2301      	movs	r3, #1
 800ace2:	617b      	str	r3, [r7, #20]
 800ace4:	e007      	b.n	800acf6 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800ace6:	4b07      	ldr	r3, [pc, #28]	@ (800ad04 <prvInsertTimerInActiveList+0x80>)
 800ace8:	681a      	ldr	r2, [r3, #0]
 800acea:	68fb      	ldr	r3, [r7, #12]
 800acec:	3304      	adds	r3, #4
 800acee:	4619      	mov	r1, r3
 800acf0:	4610      	mov	r0, r2
 800acf2:	f7fe f8e1 	bl	8008eb8 <vListInsert>
		}
	}

	return xProcessTimerNow;
 800acf6:	697b      	ldr	r3, [r7, #20]
}
 800acf8:	4618      	mov	r0, r3
 800acfa:	3718      	adds	r7, #24
 800acfc:	46bd      	mov	sp, r7
 800acfe:	bd80      	pop	{r7, pc}
 800ad00:	20000ec0 	.word	0x20000ec0
 800ad04:	20000ebc 	.word	0x20000ebc

0800ad08 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 800ad08:	b580      	push	{r7, lr}
 800ad0a:	b08e      	sub	sp, #56	@ 0x38
 800ad0c:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800ad0e:	e0ce      	b.n	800aeae <prvProcessReceivedCommands+0x1a6>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 800ad10:	687b      	ldr	r3, [r7, #4]
 800ad12:	2b00      	cmp	r3, #0
 800ad14:	da19      	bge.n	800ad4a <prvProcessReceivedCommands+0x42>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 800ad16:	1d3b      	adds	r3, r7, #4
 800ad18:	3304      	adds	r3, #4
 800ad1a:	62fb      	str	r3, [r7, #44]	@ 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 800ad1c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ad1e:	2b00      	cmp	r3, #0
 800ad20:	d10b      	bne.n	800ad3a <prvProcessReceivedCommands+0x32>
	__asm volatile
 800ad22:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ad26:	f383 8811 	msr	BASEPRI, r3
 800ad2a:	f3bf 8f6f 	isb	sy
 800ad2e:	f3bf 8f4f 	dsb	sy
 800ad32:	61fb      	str	r3, [r7, #28]
}
 800ad34:	bf00      	nop
 800ad36:	bf00      	nop
 800ad38:	e7fd      	b.n	800ad36 <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 800ad3a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ad3c:	681b      	ldr	r3, [r3, #0]
 800ad3e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800ad40:	6850      	ldr	r0, [r2, #4]
 800ad42:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800ad44:	6892      	ldr	r2, [r2, #8]
 800ad46:	4611      	mov	r1, r2
 800ad48:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 800ad4a:	687b      	ldr	r3, [r7, #4]
 800ad4c:	2b00      	cmp	r3, #0
 800ad4e:	f2c0 80ae 	blt.w	800aeae <prvProcessReceivedCommands+0x1a6>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 800ad52:	68fb      	ldr	r3, [r7, #12]
 800ad54:	62bb      	str	r3, [r7, #40]	@ 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 800ad56:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ad58:	695b      	ldr	r3, [r3, #20]
 800ad5a:	2b00      	cmp	r3, #0
 800ad5c:	d004      	beq.n	800ad68 <prvProcessReceivedCommands+0x60>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800ad5e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ad60:	3304      	adds	r3, #4
 800ad62:	4618      	mov	r0, r3
 800ad64:	f7fe f8e0 	bl	8008f28 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800ad68:	463b      	mov	r3, r7
 800ad6a:	4618      	mov	r0, r3
 800ad6c:	f7ff ff6a 	bl	800ac44 <prvSampleTimeNow>
 800ad70:	6278      	str	r0, [r7, #36]	@ 0x24

			switch( xMessage.xMessageID )
 800ad72:	687b      	ldr	r3, [r7, #4]
 800ad74:	2b09      	cmp	r3, #9
 800ad76:	f200 8097 	bhi.w	800aea8 <prvProcessReceivedCommands+0x1a0>
 800ad7a:	a201      	add	r2, pc, #4	@ (adr r2, 800ad80 <prvProcessReceivedCommands+0x78>)
 800ad7c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ad80:	0800ada9 	.word	0x0800ada9
 800ad84:	0800ada9 	.word	0x0800ada9
 800ad88:	0800ada9 	.word	0x0800ada9
 800ad8c:	0800ae1f 	.word	0x0800ae1f
 800ad90:	0800ae33 	.word	0x0800ae33
 800ad94:	0800ae7f 	.word	0x0800ae7f
 800ad98:	0800ada9 	.word	0x0800ada9
 800ad9c:	0800ada9 	.word	0x0800ada9
 800ada0:	0800ae1f 	.word	0x0800ae1f
 800ada4:	0800ae33 	.word	0x0800ae33
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800ada8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800adaa:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800adae:	f043 0301 	orr.w	r3, r3, #1
 800adb2:	b2da      	uxtb	r2, r3
 800adb4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800adb6:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 800adba:	68ba      	ldr	r2, [r7, #8]
 800adbc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800adbe:	699b      	ldr	r3, [r3, #24]
 800adc0:	18d1      	adds	r1, r2, r3
 800adc2:	68bb      	ldr	r3, [r7, #8]
 800adc4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800adc6:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800adc8:	f7ff ff5c 	bl	800ac84 <prvInsertTimerInActiveList>
 800adcc:	4603      	mov	r3, r0
 800adce:	2b00      	cmp	r3, #0
 800add0:	d06c      	beq.n	800aeac <prvProcessReceivedCommands+0x1a4>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800add2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800add4:	6a1b      	ldr	r3, [r3, #32]
 800add6:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800add8:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800adda:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800addc:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800ade0:	f003 0304 	and.w	r3, r3, #4
 800ade4:	2b00      	cmp	r3, #0
 800ade6:	d061      	beq.n	800aeac <prvProcessReceivedCommands+0x1a4>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 800ade8:	68ba      	ldr	r2, [r7, #8]
 800adea:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800adec:	699b      	ldr	r3, [r3, #24]
 800adee:	441a      	add	r2, r3
 800adf0:	2300      	movs	r3, #0
 800adf2:	9300      	str	r3, [sp, #0]
 800adf4:	2300      	movs	r3, #0
 800adf6:	2100      	movs	r1, #0
 800adf8:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800adfa:	f7ff fe03 	bl	800aa04 <xTimerGenericCommand>
 800adfe:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 800ae00:	6a3b      	ldr	r3, [r7, #32]
 800ae02:	2b00      	cmp	r3, #0
 800ae04:	d152      	bne.n	800aeac <prvProcessReceivedCommands+0x1a4>
	__asm volatile
 800ae06:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ae0a:	f383 8811 	msr	BASEPRI, r3
 800ae0e:	f3bf 8f6f 	isb	sy
 800ae12:	f3bf 8f4f 	dsb	sy
 800ae16:	61bb      	str	r3, [r7, #24]
}
 800ae18:	bf00      	nop
 800ae1a:	bf00      	nop
 800ae1c:	e7fd      	b.n	800ae1a <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800ae1e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ae20:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800ae24:	f023 0301 	bic.w	r3, r3, #1
 800ae28:	b2da      	uxtb	r2, r3
 800ae2a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ae2c:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 800ae30:	e03d      	b.n	800aeae <prvProcessReceivedCommands+0x1a6>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800ae32:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ae34:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800ae38:	f043 0301 	orr.w	r3, r3, #1
 800ae3c:	b2da      	uxtb	r2, r3
 800ae3e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ae40:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 800ae44:	68ba      	ldr	r2, [r7, #8]
 800ae46:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ae48:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 800ae4a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ae4c:	699b      	ldr	r3, [r3, #24]
 800ae4e:	2b00      	cmp	r3, #0
 800ae50:	d10b      	bne.n	800ae6a <prvProcessReceivedCommands+0x162>
	__asm volatile
 800ae52:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ae56:	f383 8811 	msr	BASEPRI, r3
 800ae5a:	f3bf 8f6f 	isb	sy
 800ae5e:	f3bf 8f4f 	dsb	sy
 800ae62:	617b      	str	r3, [r7, #20]
}
 800ae64:	bf00      	nop
 800ae66:	bf00      	nop
 800ae68:	e7fd      	b.n	800ae66 <prvProcessReceivedCommands+0x15e>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 800ae6a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ae6c:	699a      	ldr	r2, [r3, #24]
 800ae6e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ae70:	18d1      	adds	r1, r2, r3
 800ae72:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ae74:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800ae76:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800ae78:	f7ff ff04 	bl	800ac84 <prvInsertTimerInActiveList>
					break;
 800ae7c:	e017      	b.n	800aeae <prvProcessReceivedCommands+0x1a6>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 800ae7e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ae80:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800ae84:	f003 0302 	and.w	r3, r3, #2
 800ae88:	2b00      	cmp	r3, #0
 800ae8a:	d103      	bne.n	800ae94 <prvProcessReceivedCommands+0x18c>
						{
							vPortFree( pxTimer );
 800ae8c:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800ae8e:	f000 fb85 	bl	800b59c <vPortFree>
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 800ae92:	e00c      	b.n	800aeae <prvProcessReceivedCommands+0x1a6>
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800ae94:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ae96:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800ae9a:	f023 0301 	bic.w	r3, r3, #1
 800ae9e:	b2da      	uxtb	r2, r3
 800aea0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800aea2:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 800aea6:	e002      	b.n	800aeae <prvProcessReceivedCommands+0x1a6>

				default	:
					/* Don't expect to get here. */
					break;
 800aea8:	bf00      	nop
 800aeaa:	e000      	b.n	800aeae <prvProcessReceivedCommands+0x1a6>
					break;
 800aeac:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800aeae:	4b08      	ldr	r3, [pc, #32]	@ (800aed0 <prvProcessReceivedCommands+0x1c8>)
 800aeb0:	681b      	ldr	r3, [r3, #0]
 800aeb2:	1d39      	adds	r1, r7, #4
 800aeb4:	2200      	movs	r2, #0
 800aeb6:	4618      	mov	r0, r3
 800aeb8:	f7fe fbb4 	bl	8009624 <xQueueReceive>
 800aebc:	4603      	mov	r3, r0
 800aebe:	2b00      	cmp	r3, #0
 800aec0:	f47f af26 	bne.w	800ad10 <prvProcessReceivedCommands+0x8>
			}
		}
	}
}
 800aec4:	bf00      	nop
 800aec6:	bf00      	nop
 800aec8:	3730      	adds	r7, #48	@ 0x30
 800aeca:	46bd      	mov	sp, r7
 800aecc:	bd80      	pop	{r7, pc}
 800aece:	bf00      	nop
 800aed0:	20000ec4 	.word	0x20000ec4

0800aed4 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 800aed4:	b580      	push	{r7, lr}
 800aed6:	b088      	sub	sp, #32
 800aed8:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800aeda:	e049      	b.n	800af70 <prvSwitchTimerLists+0x9c>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800aedc:	4b2e      	ldr	r3, [pc, #184]	@ (800af98 <prvSwitchTimerLists+0xc4>)
 800aede:	681b      	ldr	r3, [r3, #0]
 800aee0:	68db      	ldr	r3, [r3, #12]
 800aee2:	681b      	ldr	r3, [r3, #0]
 800aee4:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800aee6:	4b2c      	ldr	r3, [pc, #176]	@ (800af98 <prvSwitchTimerLists+0xc4>)
 800aee8:	681b      	ldr	r3, [r3, #0]
 800aeea:	68db      	ldr	r3, [r3, #12]
 800aeec:	68db      	ldr	r3, [r3, #12]
 800aeee:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800aef0:	68fb      	ldr	r3, [r7, #12]
 800aef2:	3304      	adds	r3, #4
 800aef4:	4618      	mov	r0, r3
 800aef6:	f7fe f817 	bl	8008f28 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800aefa:	68fb      	ldr	r3, [r7, #12]
 800aefc:	6a1b      	ldr	r3, [r3, #32]
 800aefe:	68f8      	ldr	r0, [r7, #12]
 800af00:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800af02:	68fb      	ldr	r3, [r7, #12]
 800af04:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800af08:	f003 0304 	and.w	r3, r3, #4
 800af0c:	2b00      	cmp	r3, #0
 800af0e:	d02f      	beq.n	800af70 <prvSwitchTimerLists+0x9c>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 800af10:	68fb      	ldr	r3, [r7, #12]
 800af12:	699b      	ldr	r3, [r3, #24]
 800af14:	693a      	ldr	r2, [r7, #16]
 800af16:	4413      	add	r3, r2
 800af18:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 800af1a:	68ba      	ldr	r2, [r7, #8]
 800af1c:	693b      	ldr	r3, [r7, #16]
 800af1e:	429a      	cmp	r2, r3
 800af20:	d90e      	bls.n	800af40 <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 800af22:	68fb      	ldr	r3, [r7, #12]
 800af24:	68ba      	ldr	r2, [r7, #8]
 800af26:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800af28:	68fb      	ldr	r3, [r7, #12]
 800af2a:	68fa      	ldr	r2, [r7, #12]
 800af2c:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800af2e:	4b1a      	ldr	r3, [pc, #104]	@ (800af98 <prvSwitchTimerLists+0xc4>)
 800af30:	681a      	ldr	r2, [r3, #0]
 800af32:	68fb      	ldr	r3, [r7, #12]
 800af34:	3304      	adds	r3, #4
 800af36:	4619      	mov	r1, r3
 800af38:	4610      	mov	r0, r2
 800af3a:	f7fd ffbd 	bl	8008eb8 <vListInsert>
 800af3e:	e017      	b.n	800af70 <prvSwitchTimerLists+0x9c>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800af40:	2300      	movs	r3, #0
 800af42:	9300      	str	r3, [sp, #0]
 800af44:	2300      	movs	r3, #0
 800af46:	693a      	ldr	r2, [r7, #16]
 800af48:	2100      	movs	r1, #0
 800af4a:	68f8      	ldr	r0, [r7, #12]
 800af4c:	f7ff fd5a 	bl	800aa04 <xTimerGenericCommand>
 800af50:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 800af52:	687b      	ldr	r3, [r7, #4]
 800af54:	2b00      	cmp	r3, #0
 800af56:	d10b      	bne.n	800af70 <prvSwitchTimerLists+0x9c>
	__asm volatile
 800af58:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800af5c:	f383 8811 	msr	BASEPRI, r3
 800af60:	f3bf 8f6f 	isb	sy
 800af64:	f3bf 8f4f 	dsb	sy
 800af68:	603b      	str	r3, [r7, #0]
}
 800af6a:	bf00      	nop
 800af6c:	bf00      	nop
 800af6e:	e7fd      	b.n	800af6c <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800af70:	4b09      	ldr	r3, [pc, #36]	@ (800af98 <prvSwitchTimerLists+0xc4>)
 800af72:	681b      	ldr	r3, [r3, #0]
 800af74:	681b      	ldr	r3, [r3, #0]
 800af76:	2b00      	cmp	r3, #0
 800af78:	d1b0      	bne.n	800aedc <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 800af7a:	4b07      	ldr	r3, [pc, #28]	@ (800af98 <prvSwitchTimerLists+0xc4>)
 800af7c:	681b      	ldr	r3, [r3, #0]
 800af7e:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 800af80:	4b06      	ldr	r3, [pc, #24]	@ (800af9c <prvSwitchTimerLists+0xc8>)
 800af82:	681b      	ldr	r3, [r3, #0]
 800af84:	4a04      	ldr	r2, [pc, #16]	@ (800af98 <prvSwitchTimerLists+0xc4>)
 800af86:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 800af88:	4a04      	ldr	r2, [pc, #16]	@ (800af9c <prvSwitchTimerLists+0xc8>)
 800af8a:	697b      	ldr	r3, [r7, #20]
 800af8c:	6013      	str	r3, [r2, #0]
}
 800af8e:	bf00      	nop
 800af90:	3718      	adds	r7, #24
 800af92:	46bd      	mov	sp, r7
 800af94:	bd80      	pop	{r7, pc}
 800af96:	bf00      	nop
 800af98:	20000ebc 	.word	0x20000ebc
 800af9c:	20000ec0 	.word	0x20000ec0

0800afa0 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 800afa0:	b580      	push	{r7, lr}
 800afa2:	b082      	sub	sp, #8
 800afa4:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 800afa6:	f000 f929 	bl	800b1fc <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 800afaa:	4b15      	ldr	r3, [pc, #84]	@ (800b000 <prvCheckForValidListAndQueue+0x60>)
 800afac:	681b      	ldr	r3, [r3, #0]
 800afae:	2b00      	cmp	r3, #0
 800afb0:	d120      	bne.n	800aff4 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 800afb2:	4814      	ldr	r0, [pc, #80]	@ (800b004 <prvCheckForValidListAndQueue+0x64>)
 800afb4:	f7fd ff32 	bl	8008e1c <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 800afb8:	4813      	ldr	r0, [pc, #76]	@ (800b008 <prvCheckForValidListAndQueue+0x68>)
 800afba:	f7fd ff2f 	bl	8008e1c <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 800afbe:	4b13      	ldr	r3, [pc, #76]	@ (800b00c <prvCheckForValidListAndQueue+0x6c>)
 800afc0:	4a10      	ldr	r2, [pc, #64]	@ (800b004 <prvCheckForValidListAndQueue+0x64>)
 800afc2:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 800afc4:	4b12      	ldr	r3, [pc, #72]	@ (800b010 <prvCheckForValidListAndQueue+0x70>)
 800afc6:	4a10      	ldr	r2, [pc, #64]	@ (800b008 <prvCheckForValidListAndQueue+0x68>)
 800afc8:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 800afca:	2300      	movs	r3, #0
 800afcc:	9300      	str	r3, [sp, #0]
 800afce:	4b11      	ldr	r3, [pc, #68]	@ (800b014 <prvCheckForValidListAndQueue+0x74>)
 800afd0:	4a11      	ldr	r2, [pc, #68]	@ (800b018 <prvCheckForValidListAndQueue+0x78>)
 800afd2:	2110      	movs	r1, #16
 800afd4:	200a      	movs	r0, #10
 800afd6:	f7fe f83b 	bl	8009050 <xQueueGenericCreateStatic>
 800afda:	4603      	mov	r3, r0
 800afdc:	4a08      	ldr	r2, [pc, #32]	@ (800b000 <prvCheckForValidListAndQueue+0x60>)
 800afde:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 800afe0:	4b07      	ldr	r3, [pc, #28]	@ (800b000 <prvCheckForValidListAndQueue+0x60>)
 800afe2:	681b      	ldr	r3, [r3, #0]
 800afe4:	2b00      	cmp	r3, #0
 800afe6:	d005      	beq.n	800aff4 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 800afe8:	4b05      	ldr	r3, [pc, #20]	@ (800b000 <prvCheckForValidListAndQueue+0x60>)
 800afea:	681b      	ldr	r3, [r3, #0]
 800afec:	490b      	ldr	r1, [pc, #44]	@ (800b01c <prvCheckForValidListAndQueue+0x7c>)
 800afee:	4618      	mov	r0, r3
 800aff0:	f7fe fd2e 	bl	8009a50 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800aff4:	f000 f932 	bl	800b25c <vPortExitCritical>
}
 800aff8:	bf00      	nop
 800affa:	46bd      	mov	sp, r7
 800affc:	bd80      	pop	{r7, pc}
 800affe:	bf00      	nop
 800b000:	20000ec4 	.word	0x20000ec4
 800b004:	20000e94 	.word	0x20000e94
 800b008:	20000ea8 	.word	0x20000ea8
 800b00c:	20000ebc 	.word	0x20000ebc
 800b010:	20000ec0 	.word	0x20000ec0
 800b014:	20000f70 	.word	0x20000f70
 800b018:	20000ed0 	.word	0x20000ed0
 800b01c:	0800c030 	.word	0x0800c030

0800b020 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 800b020:	b480      	push	{r7}
 800b022:	b085      	sub	sp, #20
 800b024:	af00      	add	r7, sp, #0
 800b026:	60f8      	str	r0, [r7, #12]
 800b028:	60b9      	str	r1, [r7, #8]
 800b02a:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */
	pxTopOfStack--; /* Offset added to account for the way the MCU uses the stack on entry/exit of interrupts. */
 800b02c:	68fb      	ldr	r3, [r7, #12]
 800b02e:	3b04      	subs	r3, #4
 800b030:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 800b032:	68fb      	ldr	r3, [r7, #12]
 800b034:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 800b038:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800b03a:	68fb      	ldr	r3, [r7, #12]
 800b03c:	3b04      	subs	r3, #4
 800b03e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 800b040:	68bb      	ldr	r3, [r7, #8]
 800b042:	f023 0201 	bic.w	r2, r3, #1
 800b046:	68fb      	ldr	r3, [r7, #12]
 800b048:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800b04a:	68fb      	ldr	r3, [r7, #12]
 800b04c:	3b04      	subs	r3, #4
 800b04e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 800b050:	4a08      	ldr	r2, [pc, #32]	@ (800b074 <pxPortInitialiseStack+0x54>)
 800b052:	68fb      	ldr	r3, [r7, #12]
 800b054:	601a      	str	r2, [r3, #0]
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 800b056:	68fb      	ldr	r3, [r7, #12]
 800b058:	3b14      	subs	r3, #20
 800b05a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 800b05c:	687a      	ldr	r2, [r7, #4]
 800b05e:	68fb      	ldr	r3, [r7, #12]
 800b060:	601a      	str	r2, [r3, #0]
	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 800b062:	68fb      	ldr	r3, [r7, #12]
 800b064:	3b20      	subs	r3, #32
 800b066:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 800b068:	68fb      	ldr	r3, [r7, #12]
}
 800b06a:	4618      	mov	r0, r3
 800b06c:	3714      	adds	r7, #20
 800b06e:	46bd      	mov	sp, r7
 800b070:	bc80      	pop	{r7}
 800b072:	4770      	bx	lr
 800b074:	0800b079 	.word	0x0800b079

0800b078 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 800b078:	b480      	push	{r7}
 800b07a:	b085      	sub	sp, #20
 800b07c:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0UL;
 800b07e:	2300      	movs	r3, #0
 800b080:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 800b082:	4b12      	ldr	r3, [pc, #72]	@ (800b0cc <prvTaskExitError+0x54>)
 800b084:	681b      	ldr	r3, [r3, #0]
 800b086:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b08a:	d00b      	beq.n	800b0a4 <prvTaskExitError+0x2c>
	__asm volatile
 800b08c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b090:	f383 8811 	msr	BASEPRI, r3
 800b094:	f3bf 8f6f 	isb	sy
 800b098:	f3bf 8f4f 	dsb	sy
 800b09c:	60fb      	str	r3, [r7, #12]
}
 800b09e:	bf00      	nop
 800b0a0:	bf00      	nop
 800b0a2:	e7fd      	b.n	800b0a0 <prvTaskExitError+0x28>
	__asm volatile
 800b0a4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b0a8:	f383 8811 	msr	BASEPRI, r3
 800b0ac:	f3bf 8f6f 	isb	sy
 800b0b0:	f3bf 8f4f 	dsb	sy
 800b0b4:	60bb      	str	r3, [r7, #8]
}
 800b0b6:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 800b0b8:	bf00      	nop
 800b0ba:	687b      	ldr	r3, [r7, #4]
 800b0bc:	2b00      	cmp	r3, #0
 800b0be:	d0fc      	beq.n	800b0ba <prvTaskExitError+0x42>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 800b0c0:	bf00      	nop
 800b0c2:	bf00      	nop
 800b0c4:	3714      	adds	r7, #20
 800b0c6:	46bd      	mov	sp, r7
 800b0c8:	bc80      	pop	{r7}
 800b0ca:	4770      	bx	lr
 800b0cc:	20000114 	.word	0x20000114

0800b0d0 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 800b0d0:	4b07      	ldr	r3, [pc, #28]	@ (800b0f0 <pxCurrentTCBConst2>)
 800b0d2:	6819      	ldr	r1, [r3, #0]
 800b0d4:	6808      	ldr	r0, [r1, #0]
 800b0d6:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 800b0da:	f380 8809 	msr	PSP, r0
 800b0de:	f3bf 8f6f 	isb	sy
 800b0e2:	f04f 0000 	mov.w	r0, #0
 800b0e6:	f380 8811 	msr	BASEPRI, r0
 800b0ea:	f04e 0e0d 	orr.w	lr, lr, #13
 800b0ee:	4770      	bx	lr

0800b0f0 <pxCurrentTCBConst2>:
 800b0f0:	20000994 	.word	0x20000994
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 800b0f4:	bf00      	nop
 800b0f6:	bf00      	nop

0800b0f8 <prvPortStartFirstTask>:
/*-----------------------------------------------------------*/

static void prvPortStartFirstTask( void )
{
	__asm volatile(
 800b0f8:	4806      	ldr	r0, [pc, #24]	@ (800b114 <prvPortStartFirstTask+0x1c>)
 800b0fa:	6800      	ldr	r0, [r0, #0]
 800b0fc:	6800      	ldr	r0, [r0, #0]
 800b0fe:	f380 8808 	msr	MSP, r0
 800b102:	b662      	cpsie	i
 800b104:	b661      	cpsie	f
 800b106:	f3bf 8f4f 	dsb	sy
 800b10a:	f3bf 8f6f 	isb	sy
 800b10e:	df00      	svc	0
 800b110:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 800b112:	bf00      	nop
 800b114:	e000ed08 	.word	0xe000ed08

0800b118 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 800b118:	b580      	push	{r7, lr}
 800b11a:	b084      	sub	sp, #16
 800b11c:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 800b11e:	4b32      	ldr	r3, [pc, #200]	@ (800b1e8 <xPortStartScheduler+0xd0>)
 800b120:	60fb      	str	r3, [r7, #12]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800b122:	68fb      	ldr	r3, [r7, #12]
 800b124:	781b      	ldrb	r3, [r3, #0]
 800b126:	b2db      	uxtb	r3, r3
 800b128:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 800b12a:	68fb      	ldr	r3, [r7, #12]
 800b12c:	22ff      	movs	r2, #255	@ 0xff
 800b12e:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 800b130:	68fb      	ldr	r3, [r7, #12]
 800b132:	781b      	ldrb	r3, [r3, #0]
 800b134:	b2db      	uxtb	r3, r3
 800b136:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 800b138:	78fb      	ldrb	r3, [r7, #3]
 800b13a:	b2db      	uxtb	r3, r3
 800b13c:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 800b140:	b2da      	uxtb	r2, r3
 800b142:	4b2a      	ldr	r3, [pc, #168]	@ (800b1ec <xPortStartScheduler+0xd4>)
 800b144:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 800b146:	4b2a      	ldr	r3, [pc, #168]	@ (800b1f0 <xPortStartScheduler+0xd8>)
 800b148:	2207      	movs	r2, #7
 800b14a:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800b14c:	e009      	b.n	800b162 <xPortStartScheduler+0x4a>
		{
			ulMaxPRIGROUPValue--;
 800b14e:	4b28      	ldr	r3, [pc, #160]	@ (800b1f0 <xPortStartScheduler+0xd8>)
 800b150:	681b      	ldr	r3, [r3, #0]
 800b152:	3b01      	subs	r3, #1
 800b154:	4a26      	ldr	r2, [pc, #152]	@ (800b1f0 <xPortStartScheduler+0xd8>)
 800b156:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 800b158:	78fb      	ldrb	r3, [r7, #3]
 800b15a:	b2db      	uxtb	r3, r3
 800b15c:	005b      	lsls	r3, r3, #1
 800b15e:	b2db      	uxtb	r3, r3
 800b160:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800b162:	78fb      	ldrb	r3, [r7, #3]
 800b164:	b2db      	uxtb	r3, r3
 800b166:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800b16a:	2b80      	cmp	r3, #128	@ 0x80
 800b16c:	d0ef      	beq.n	800b14e <xPortStartScheduler+0x36>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 800b16e:	4b20      	ldr	r3, [pc, #128]	@ (800b1f0 <xPortStartScheduler+0xd8>)
 800b170:	681b      	ldr	r3, [r3, #0]
 800b172:	f1c3 0307 	rsb	r3, r3, #7
 800b176:	2b04      	cmp	r3, #4
 800b178:	d00b      	beq.n	800b192 <xPortStartScheduler+0x7a>
	__asm volatile
 800b17a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b17e:	f383 8811 	msr	BASEPRI, r3
 800b182:	f3bf 8f6f 	isb	sy
 800b186:	f3bf 8f4f 	dsb	sy
 800b18a:	60bb      	str	r3, [r7, #8]
}
 800b18c:	bf00      	nop
 800b18e:	bf00      	nop
 800b190:	e7fd      	b.n	800b18e <xPortStartScheduler+0x76>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 800b192:	4b17      	ldr	r3, [pc, #92]	@ (800b1f0 <xPortStartScheduler+0xd8>)
 800b194:	681b      	ldr	r3, [r3, #0]
 800b196:	021b      	lsls	r3, r3, #8
 800b198:	4a15      	ldr	r2, [pc, #84]	@ (800b1f0 <xPortStartScheduler+0xd8>)
 800b19a:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 800b19c:	4b14      	ldr	r3, [pc, #80]	@ (800b1f0 <xPortStartScheduler+0xd8>)
 800b19e:	681b      	ldr	r3, [r3, #0]
 800b1a0:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 800b1a4:	4a12      	ldr	r2, [pc, #72]	@ (800b1f0 <xPortStartScheduler+0xd8>)
 800b1a6:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 800b1a8:	687b      	ldr	r3, [r7, #4]
 800b1aa:	b2da      	uxtb	r2, r3
 800b1ac:	68fb      	ldr	r3, [r7, #12]
 800b1ae:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 800b1b0:	4b10      	ldr	r3, [pc, #64]	@ (800b1f4 <xPortStartScheduler+0xdc>)
 800b1b2:	681b      	ldr	r3, [r3, #0]
 800b1b4:	4a0f      	ldr	r2, [pc, #60]	@ (800b1f4 <xPortStartScheduler+0xdc>)
 800b1b6:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 800b1ba:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 800b1bc:	4b0d      	ldr	r3, [pc, #52]	@ (800b1f4 <xPortStartScheduler+0xdc>)
 800b1be:	681b      	ldr	r3, [r3, #0]
 800b1c0:	4a0c      	ldr	r2, [pc, #48]	@ (800b1f4 <xPortStartScheduler+0xdc>)
 800b1c2:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 800b1c6:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 800b1c8:	f000 f8b8 	bl	800b33c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 800b1cc:	4b0a      	ldr	r3, [pc, #40]	@ (800b1f8 <xPortStartScheduler+0xe0>)
 800b1ce:	2200      	movs	r2, #0
 800b1d0:	601a      	str	r2, [r3, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 800b1d2:	f7ff ff91 	bl	800b0f8 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 800b1d6:	f7ff f879 	bl	800a2cc <vTaskSwitchContext>
	prvTaskExitError();
 800b1da:	f7ff ff4d 	bl	800b078 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 800b1de:	2300      	movs	r3, #0
}
 800b1e0:	4618      	mov	r0, r3
 800b1e2:	3710      	adds	r7, #16
 800b1e4:	46bd      	mov	sp, r7
 800b1e6:	bd80      	pop	{r7, pc}
 800b1e8:	e000e400 	.word	0xe000e400
 800b1ec:	20000fc0 	.word	0x20000fc0
 800b1f0:	20000fc4 	.word	0x20000fc4
 800b1f4:	e000ed20 	.word	0xe000ed20
 800b1f8:	20000114 	.word	0x20000114

0800b1fc <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 800b1fc:	b480      	push	{r7}
 800b1fe:	b083      	sub	sp, #12
 800b200:	af00      	add	r7, sp, #0
	__asm volatile
 800b202:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b206:	f383 8811 	msr	BASEPRI, r3
 800b20a:	f3bf 8f6f 	isb	sy
 800b20e:	f3bf 8f4f 	dsb	sy
 800b212:	607b      	str	r3, [r7, #4]
}
 800b214:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 800b216:	4b0f      	ldr	r3, [pc, #60]	@ (800b254 <vPortEnterCritical+0x58>)
 800b218:	681b      	ldr	r3, [r3, #0]
 800b21a:	3301      	adds	r3, #1
 800b21c:	4a0d      	ldr	r2, [pc, #52]	@ (800b254 <vPortEnterCritical+0x58>)
 800b21e:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 800b220:	4b0c      	ldr	r3, [pc, #48]	@ (800b254 <vPortEnterCritical+0x58>)
 800b222:	681b      	ldr	r3, [r3, #0]
 800b224:	2b01      	cmp	r3, #1
 800b226:	d110      	bne.n	800b24a <vPortEnterCritical+0x4e>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 800b228:	4b0b      	ldr	r3, [pc, #44]	@ (800b258 <vPortEnterCritical+0x5c>)
 800b22a:	681b      	ldr	r3, [r3, #0]
 800b22c:	b2db      	uxtb	r3, r3
 800b22e:	2b00      	cmp	r3, #0
 800b230:	d00b      	beq.n	800b24a <vPortEnterCritical+0x4e>
	__asm volatile
 800b232:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b236:	f383 8811 	msr	BASEPRI, r3
 800b23a:	f3bf 8f6f 	isb	sy
 800b23e:	f3bf 8f4f 	dsb	sy
 800b242:	603b      	str	r3, [r7, #0]
}
 800b244:	bf00      	nop
 800b246:	bf00      	nop
 800b248:	e7fd      	b.n	800b246 <vPortEnterCritical+0x4a>
	}
}
 800b24a:	bf00      	nop
 800b24c:	370c      	adds	r7, #12
 800b24e:	46bd      	mov	sp, r7
 800b250:	bc80      	pop	{r7}
 800b252:	4770      	bx	lr
 800b254:	20000114 	.word	0x20000114
 800b258:	e000ed04 	.word	0xe000ed04

0800b25c <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 800b25c:	b480      	push	{r7}
 800b25e:	b083      	sub	sp, #12
 800b260:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 800b262:	4b12      	ldr	r3, [pc, #72]	@ (800b2ac <vPortExitCritical+0x50>)
 800b264:	681b      	ldr	r3, [r3, #0]
 800b266:	2b00      	cmp	r3, #0
 800b268:	d10b      	bne.n	800b282 <vPortExitCritical+0x26>
	__asm volatile
 800b26a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b26e:	f383 8811 	msr	BASEPRI, r3
 800b272:	f3bf 8f6f 	isb	sy
 800b276:	f3bf 8f4f 	dsb	sy
 800b27a:	607b      	str	r3, [r7, #4]
}
 800b27c:	bf00      	nop
 800b27e:	bf00      	nop
 800b280:	e7fd      	b.n	800b27e <vPortExitCritical+0x22>
	uxCriticalNesting--;
 800b282:	4b0a      	ldr	r3, [pc, #40]	@ (800b2ac <vPortExitCritical+0x50>)
 800b284:	681b      	ldr	r3, [r3, #0]
 800b286:	3b01      	subs	r3, #1
 800b288:	4a08      	ldr	r2, [pc, #32]	@ (800b2ac <vPortExitCritical+0x50>)
 800b28a:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 800b28c:	4b07      	ldr	r3, [pc, #28]	@ (800b2ac <vPortExitCritical+0x50>)
 800b28e:	681b      	ldr	r3, [r3, #0]
 800b290:	2b00      	cmp	r3, #0
 800b292:	d105      	bne.n	800b2a0 <vPortExitCritical+0x44>
 800b294:	2300      	movs	r3, #0
 800b296:	603b      	str	r3, [r7, #0]
	__asm volatile
 800b298:	683b      	ldr	r3, [r7, #0]
 800b29a:	f383 8811 	msr	BASEPRI, r3
}
 800b29e:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 800b2a0:	bf00      	nop
 800b2a2:	370c      	adds	r7, #12
 800b2a4:	46bd      	mov	sp, r7
 800b2a6:	bc80      	pop	{r7}
 800b2a8:	4770      	bx	lr
 800b2aa:	bf00      	nop
 800b2ac:	20000114 	.word	0x20000114

0800b2b0 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 800b2b0:	f3ef 8009 	mrs	r0, PSP
 800b2b4:	f3bf 8f6f 	isb	sy
 800b2b8:	4b0d      	ldr	r3, [pc, #52]	@ (800b2f0 <pxCurrentTCBConst>)
 800b2ba:	681a      	ldr	r2, [r3, #0]
 800b2bc:	e920 0ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 800b2c0:	6010      	str	r0, [r2, #0]
 800b2c2:	e92d 4008 	stmdb	sp!, {r3, lr}
 800b2c6:	f04f 0050 	mov.w	r0, #80	@ 0x50
 800b2ca:	f380 8811 	msr	BASEPRI, r0
 800b2ce:	f7fe fffd 	bl	800a2cc <vTaskSwitchContext>
 800b2d2:	f04f 0000 	mov.w	r0, #0
 800b2d6:	f380 8811 	msr	BASEPRI, r0
 800b2da:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 800b2de:	6819      	ldr	r1, [r3, #0]
 800b2e0:	6808      	ldr	r0, [r1, #0]
 800b2e2:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 800b2e6:	f380 8809 	msr	PSP, r0
 800b2ea:	f3bf 8f6f 	isb	sy
 800b2ee:	4770      	bx	lr

0800b2f0 <pxCurrentTCBConst>:
 800b2f0:	20000994 	.word	0x20000994
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 800b2f4:	bf00      	nop
 800b2f6:	bf00      	nop

0800b2f8 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 800b2f8:	b580      	push	{r7, lr}
 800b2fa:	b082      	sub	sp, #8
 800b2fc:	af00      	add	r7, sp, #0
	__asm volatile
 800b2fe:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b302:	f383 8811 	msr	BASEPRI, r3
 800b306:	f3bf 8f6f 	isb	sy
 800b30a:	f3bf 8f4f 	dsb	sy
 800b30e:	607b      	str	r3, [r7, #4]
}
 800b310:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 800b312:	f7fe ff21 	bl	800a158 <xTaskIncrementTick>
 800b316:	4603      	mov	r3, r0
 800b318:	2b00      	cmp	r3, #0
 800b31a:	d003      	beq.n	800b324 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800b31c:	4b06      	ldr	r3, [pc, #24]	@ (800b338 <xPortSysTickHandler+0x40>)
 800b31e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800b322:	601a      	str	r2, [r3, #0]
 800b324:	2300      	movs	r3, #0
 800b326:	603b      	str	r3, [r7, #0]
	__asm volatile
 800b328:	683b      	ldr	r3, [r7, #0]
 800b32a:	f383 8811 	msr	BASEPRI, r3
}
 800b32e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 800b330:	bf00      	nop
 800b332:	3708      	adds	r7, #8
 800b334:	46bd      	mov	sp, r7
 800b336:	bd80      	pop	{r7, pc}
 800b338:	e000ed04 	.word	0xe000ed04

0800b33c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 800b33c:	b480      	push	{r7}
 800b33e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 800b340:	4b0a      	ldr	r3, [pc, #40]	@ (800b36c <vPortSetupTimerInterrupt+0x30>)
 800b342:	2200      	movs	r2, #0
 800b344:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 800b346:	4b0a      	ldr	r3, [pc, #40]	@ (800b370 <vPortSetupTimerInterrupt+0x34>)
 800b348:	2200      	movs	r2, #0
 800b34a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800b34c:	4b09      	ldr	r3, [pc, #36]	@ (800b374 <vPortSetupTimerInterrupt+0x38>)
 800b34e:	681b      	ldr	r3, [r3, #0]
 800b350:	4a09      	ldr	r2, [pc, #36]	@ (800b378 <vPortSetupTimerInterrupt+0x3c>)
 800b352:	fba2 2303 	umull	r2, r3, r2, r3
 800b356:	099b      	lsrs	r3, r3, #6
 800b358:	4a08      	ldr	r2, [pc, #32]	@ (800b37c <vPortSetupTimerInterrupt+0x40>)
 800b35a:	3b01      	subs	r3, #1
 800b35c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800b35e:	4b03      	ldr	r3, [pc, #12]	@ (800b36c <vPortSetupTimerInterrupt+0x30>)
 800b360:	2207      	movs	r2, #7
 800b362:	601a      	str	r2, [r3, #0]
}
 800b364:	bf00      	nop
 800b366:	46bd      	mov	sp, r7
 800b368:	bc80      	pop	{r7}
 800b36a:	4770      	bx	lr
 800b36c:	e000e010 	.word	0xe000e010
 800b370:	e000e018 	.word	0xe000e018
 800b374:	20000000 	.word	0x20000000
 800b378:	10624dd3 	.word	0x10624dd3
 800b37c:	e000e014 	.word	0xe000e014

0800b380 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 800b380:	b480      	push	{r7}
 800b382:	b085      	sub	sp, #20
 800b384:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 800b386:	f3ef 8305 	mrs	r3, IPSR
 800b38a:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 800b38c:	68fb      	ldr	r3, [r7, #12]
 800b38e:	2b0f      	cmp	r3, #15
 800b390:	d915      	bls.n	800b3be <vPortValidateInterruptPriority+0x3e>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 800b392:	4a17      	ldr	r2, [pc, #92]	@ (800b3f0 <vPortValidateInterruptPriority+0x70>)
 800b394:	68fb      	ldr	r3, [r7, #12]
 800b396:	4413      	add	r3, r2
 800b398:	781b      	ldrb	r3, [r3, #0]
 800b39a:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 800b39c:	4b15      	ldr	r3, [pc, #84]	@ (800b3f4 <vPortValidateInterruptPriority+0x74>)
 800b39e:	781b      	ldrb	r3, [r3, #0]
 800b3a0:	7afa      	ldrb	r2, [r7, #11]
 800b3a2:	429a      	cmp	r2, r3
 800b3a4:	d20b      	bcs.n	800b3be <vPortValidateInterruptPriority+0x3e>
	__asm volatile
 800b3a6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b3aa:	f383 8811 	msr	BASEPRI, r3
 800b3ae:	f3bf 8f6f 	isb	sy
 800b3b2:	f3bf 8f4f 	dsb	sy
 800b3b6:	607b      	str	r3, [r7, #4]
}
 800b3b8:	bf00      	nop
 800b3ba:	bf00      	nop
 800b3bc:	e7fd      	b.n	800b3ba <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 800b3be:	4b0e      	ldr	r3, [pc, #56]	@ (800b3f8 <vPortValidateInterruptPriority+0x78>)
 800b3c0:	681b      	ldr	r3, [r3, #0]
 800b3c2:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 800b3c6:	4b0d      	ldr	r3, [pc, #52]	@ (800b3fc <vPortValidateInterruptPriority+0x7c>)
 800b3c8:	681b      	ldr	r3, [r3, #0]
 800b3ca:	429a      	cmp	r2, r3
 800b3cc:	d90b      	bls.n	800b3e6 <vPortValidateInterruptPriority+0x66>
	__asm volatile
 800b3ce:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b3d2:	f383 8811 	msr	BASEPRI, r3
 800b3d6:	f3bf 8f6f 	isb	sy
 800b3da:	f3bf 8f4f 	dsb	sy
 800b3de:	603b      	str	r3, [r7, #0]
}
 800b3e0:	bf00      	nop
 800b3e2:	bf00      	nop
 800b3e4:	e7fd      	b.n	800b3e2 <vPortValidateInterruptPriority+0x62>
	}
 800b3e6:	bf00      	nop
 800b3e8:	3714      	adds	r7, #20
 800b3ea:	46bd      	mov	sp, r7
 800b3ec:	bc80      	pop	{r7}
 800b3ee:	4770      	bx	lr
 800b3f0:	e000e3f0 	.word	0xe000e3f0
 800b3f4:	20000fc0 	.word	0x20000fc0
 800b3f8:	e000ed0c 	.word	0xe000ed0c
 800b3fc:	20000fc4 	.word	0x20000fc4

0800b400 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 800b400:	b580      	push	{r7, lr}
 800b402:	b08a      	sub	sp, #40	@ 0x28
 800b404:	af00      	add	r7, sp, #0
 800b406:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 800b408:	2300      	movs	r3, #0
 800b40a:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 800b40c:	f7fe fdea 	bl	8009fe4 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 800b410:	4b5c      	ldr	r3, [pc, #368]	@ (800b584 <pvPortMalloc+0x184>)
 800b412:	681b      	ldr	r3, [r3, #0]
 800b414:	2b00      	cmp	r3, #0
 800b416:	d101      	bne.n	800b41c <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 800b418:	f000 f924 	bl	800b664 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 800b41c:	4b5a      	ldr	r3, [pc, #360]	@ (800b588 <pvPortMalloc+0x188>)
 800b41e:	681a      	ldr	r2, [r3, #0]
 800b420:	687b      	ldr	r3, [r7, #4]
 800b422:	4013      	ands	r3, r2
 800b424:	2b00      	cmp	r3, #0
 800b426:	f040 8095 	bne.w	800b554 <pvPortMalloc+0x154>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 800b42a:	687b      	ldr	r3, [r7, #4]
 800b42c:	2b00      	cmp	r3, #0
 800b42e:	d01e      	beq.n	800b46e <pvPortMalloc+0x6e>
			{
				xWantedSize += xHeapStructSize;
 800b430:	2208      	movs	r2, #8
 800b432:	687b      	ldr	r3, [r7, #4]
 800b434:	4413      	add	r3, r2
 800b436:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 800b438:	687b      	ldr	r3, [r7, #4]
 800b43a:	f003 0307 	and.w	r3, r3, #7
 800b43e:	2b00      	cmp	r3, #0
 800b440:	d015      	beq.n	800b46e <pvPortMalloc+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800b442:	687b      	ldr	r3, [r7, #4]
 800b444:	f023 0307 	bic.w	r3, r3, #7
 800b448:	3308      	adds	r3, #8
 800b44a:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 800b44c:	687b      	ldr	r3, [r7, #4]
 800b44e:	f003 0307 	and.w	r3, r3, #7
 800b452:	2b00      	cmp	r3, #0
 800b454:	d00b      	beq.n	800b46e <pvPortMalloc+0x6e>
	__asm volatile
 800b456:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b45a:	f383 8811 	msr	BASEPRI, r3
 800b45e:	f3bf 8f6f 	isb	sy
 800b462:	f3bf 8f4f 	dsb	sy
 800b466:	617b      	str	r3, [r7, #20]
}
 800b468:	bf00      	nop
 800b46a:	bf00      	nop
 800b46c:	e7fd      	b.n	800b46a <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 800b46e:	687b      	ldr	r3, [r7, #4]
 800b470:	2b00      	cmp	r3, #0
 800b472:	d06f      	beq.n	800b554 <pvPortMalloc+0x154>
 800b474:	4b45      	ldr	r3, [pc, #276]	@ (800b58c <pvPortMalloc+0x18c>)
 800b476:	681b      	ldr	r3, [r3, #0]
 800b478:	687a      	ldr	r2, [r7, #4]
 800b47a:	429a      	cmp	r2, r3
 800b47c:	d86a      	bhi.n	800b554 <pvPortMalloc+0x154>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 800b47e:	4b44      	ldr	r3, [pc, #272]	@ (800b590 <pvPortMalloc+0x190>)
 800b480:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 800b482:	4b43      	ldr	r3, [pc, #268]	@ (800b590 <pvPortMalloc+0x190>)
 800b484:	681b      	ldr	r3, [r3, #0]
 800b486:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800b488:	e004      	b.n	800b494 <pvPortMalloc+0x94>
				{
					pxPreviousBlock = pxBlock;
 800b48a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b48c:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 800b48e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b490:	681b      	ldr	r3, [r3, #0]
 800b492:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800b494:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b496:	685b      	ldr	r3, [r3, #4]
 800b498:	687a      	ldr	r2, [r7, #4]
 800b49a:	429a      	cmp	r2, r3
 800b49c:	d903      	bls.n	800b4a6 <pvPortMalloc+0xa6>
 800b49e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b4a0:	681b      	ldr	r3, [r3, #0]
 800b4a2:	2b00      	cmp	r3, #0
 800b4a4:	d1f1      	bne.n	800b48a <pvPortMalloc+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 800b4a6:	4b37      	ldr	r3, [pc, #220]	@ (800b584 <pvPortMalloc+0x184>)
 800b4a8:	681b      	ldr	r3, [r3, #0]
 800b4aa:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800b4ac:	429a      	cmp	r2, r3
 800b4ae:	d051      	beq.n	800b554 <pvPortMalloc+0x154>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 800b4b0:	6a3b      	ldr	r3, [r7, #32]
 800b4b2:	681b      	ldr	r3, [r3, #0]
 800b4b4:	2208      	movs	r2, #8
 800b4b6:	4413      	add	r3, r2
 800b4b8:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 800b4ba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b4bc:	681a      	ldr	r2, [r3, #0]
 800b4be:	6a3b      	ldr	r3, [r7, #32]
 800b4c0:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 800b4c2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b4c4:	685a      	ldr	r2, [r3, #4]
 800b4c6:	687b      	ldr	r3, [r7, #4]
 800b4c8:	1ad2      	subs	r2, r2, r3
 800b4ca:	2308      	movs	r3, #8
 800b4cc:	005b      	lsls	r3, r3, #1
 800b4ce:	429a      	cmp	r2, r3
 800b4d0:	d920      	bls.n	800b514 <pvPortMalloc+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 800b4d2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800b4d4:	687b      	ldr	r3, [r7, #4]
 800b4d6:	4413      	add	r3, r2
 800b4d8:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 800b4da:	69bb      	ldr	r3, [r7, #24]
 800b4dc:	f003 0307 	and.w	r3, r3, #7
 800b4e0:	2b00      	cmp	r3, #0
 800b4e2:	d00b      	beq.n	800b4fc <pvPortMalloc+0xfc>
	__asm volatile
 800b4e4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b4e8:	f383 8811 	msr	BASEPRI, r3
 800b4ec:	f3bf 8f6f 	isb	sy
 800b4f0:	f3bf 8f4f 	dsb	sy
 800b4f4:	613b      	str	r3, [r7, #16]
}
 800b4f6:	bf00      	nop
 800b4f8:	bf00      	nop
 800b4fa:	e7fd      	b.n	800b4f8 <pvPortMalloc+0xf8>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 800b4fc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b4fe:	685a      	ldr	r2, [r3, #4]
 800b500:	687b      	ldr	r3, [r7, #4]
 800b502:	1ad2      	subs	r2, r2, r3
 800b504:	69bb      	ldr	r3, [r7, #24]
 800b506:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 800b508:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b50a:	687a      	ldr	r2, [r7, #4]
 800b50c:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 800b50e:	69b8      	ldr	r0, [r7, #24]
 800b510:	f000 f90a 	bl	800b728 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 800b514:	4b1d      	ldr	r3, [pc, #116]	@ (800b58c <pvPortMalloc+0x18c>)
 800b516:	681a      	ldr	r2, [r3, #0]
 800b518:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b51a:	685b      	ldr	r3, [r3, #4]
 800b51c:	1ad3      	subs	r3, r2, r3
 800b51e:	4a1b      	ldr	r2, [pc, #108]	@ (800b58c <pvPortMalloc+0x18c>)
 800b520:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800b522:	4b1a      	ldr	r3, [pc, #104]	@ (800b58c <pvPortMalloc+0x18c>)
 800b524:	681a      	ldr	r2, [r3, #0]
 800b526:	4b1b      	ldr	r3, [pc, #108]	@ (800b594 <pvPortMalloc+0x194>)
 800b528:	681b      	ldr	r3, [r3, #0]
 800b52a:	429a      	cmp	r2, r3
 800b52c:	d203      	bcs.n	800b536 <pvPortMalloc+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 800b52e:	4b17      	ldr	r3, [pc, #92]	@ (800b58c <pvPortMalloc+0x18c>)
 800b530:	681b      	ldr	r3, [r3, #0]
 800b532:	4a18      	ldr	r2, [pc, #96]	@ (800b594 <pvPortMalloc+0x194>)
 800b534:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 800b536:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b538:	685a      	ldr	r2, [r3, #4]
 800b53a:	4b13      	ldr	r3, [pc, #76]	@ (800b588 <pvPortMalloc+0x188>)
 800b53c:	681b      	ldr	r3, [r3, #0]
 800b53e:	431a      	orrs	r2, r3
 800b540:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b542:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 800b544:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b546:	2200      	movs	r2, #0
 800b548:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 800b54a:	4b13      	ldr	r3, [pc, #76]	@ (800b598 <pvPortMalloc+0x198>)
 800b54c:	681b      	ldr	r3, [r3, #0]
 800b54e:	3301      	adds	r3, #1
 800b550:	4a11      	ldr	r2, [pc, #68]	@ (800b598 <pvPortMalloc+0x198>)
 800b552:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 800b554:	f7fe fd54 	bl	800a000 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 800b558:	69fb      	ldr	r3, [r7, #28]
 800b55a:	f003 0307 	and.w	r3, r3, #7
 800b55e:	2b00      	cmp	r3, #0
 800b560:	d00b      	beq.n	800b57a <pvPortMalloc+0x17a>
	__asm volatile
 800b562:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b566:	f383 8811 	msr	BASEPRI, r3
 800b56a:	f3bf 8f6f 	isb	sy
 800b56e:	f3bf 8f4f 	dsb	sy
 800b572:	60fb      	str	r3, [r7, #12]
}
 800b574:	bf00      	nop
 800b576:	bf00      	nop
 800b578:	e7fd      	b.n	800b576 <pvPortMalloc+0x176>
	return pvReturn;
 800b57a:	69fb      	ldr	r3, [r7, #28]
}
 800b57c:	4618      	mov	r0, r3
 800b57e:	3728      	adds	r7, #40	@ 0x28
 800b580:	46bd      	mov	sp, r7
 800b582:	bd80      	pop	{r7, pc}
 800b584:	20001bd0 	.word	0x20001bd0
 800b588:	20001be4 	.word	0x20001be4
 800b58c:	20001bd4 	.word	0x20001bd4
 800b590:	20001bc8 	.word	0x20001bc8
 800b594:	20001bd8 	.word	0x20001bd8
 800b598:	20001bdc 	.word	0x20001bdc

0800b59c <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 800b59c:	b580      	push	{r7, lr}
 800b59e:	b086      	sub	sp, #24
 800b5a0:	af00      	add	r7, sp, #0
 800b5a2:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 800b5a4:	687b      	ldr	r3, [r7, #4]
 800b5a6:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 800b5a8:	687b      	ldr	r3, [r7, #4]
 800b5aa:	2b00      	cmp	r3, #0
 800b5ac:	d04f      	beq.n	800b64e <vPortFree+0xb2>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 800b5ae:	2308      	movs	r3, #8
 800b5b0:	425b      	negs	r3, r3
 800b5b2:	697a      	ldr	r2, [r7, #20]
 800b5b4:	4413      	add	r3, r2
 800b5b6:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 800b5b8:	697b      	ldr	r3, [r7, #20]
 800b5ba:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 800b5bc:	693b      	ldr	r3, [r7, #16]
 800b5be:	685a      	ldr	r2, [r3, #4]
 800b5c0:	4b25      	ldr	r3, [pc, #148]	@ (800b658 <vPortFree+0xbc>)
 800b5c2:	681b      	ldr	r3, [r3, #0]
 800b5c4:	4013      	ands	r3, r2
 800b5c6:	2b00      	cmp	r3, #0
 800b5c8:	d10b      	bne.n	800b5e2 <vPortFree+0x46>
	__asm volatile
 800b5ca:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b5ce:	f383 8811 	msr	BASEPRI, r3
 800b5d2:	f3bf 8f6f 	isb	sy
 800b5d6:	f3bf 8f4f 	dsb	sy
 800b5da:	60fb      	str	r3, [r7, #12]
}
 800b5dc:	bf00      	nop
 800b5de:	bf00      	nop
 800b5e0:	e7fd      	b.n	800b5de <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 800b5e2:	693b      	ldr	r3, [r7, #16]
 800b5e4:	681b      	ldr	r3, [r3, #0]
 800b5e6:	2b00      	cmp	r3, #0
 800b5e8:	d00b      	beq.n	800b602 <vPortFree+0x66>
	__asm volatile
 800b5ea:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b5ee:	f383 8811 	msr	BASEPRI, r3
 800b5f2:	f3bf 8f6f 	isb	sy
 800b5f6:	f3bf 8f4f 	dsb	sy
 800b5fa:	60bb      	str	r3, [r7, #8]
}
 800b5fc:	bf00      	nop
 800b5fe:	bf00      	nop
 800b600:	e7fd      	b.n	800b5fe <vPortFree+0x62>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 800b602:	693b      	ldr	r3, [r7, #16]
 800b604:	685a      	ldr	r2, [r3, #4]
 800b606:	4b14      	ldr	r3, [pc, #80]	@ (800b658 <vPortFree+0xbc>)
 800b608:	681b      	ldr	r3, [r3, #0]
 800b60a:	4013      	ands	r3, r2
 800b60c:	2b00      	cmp	r3, #0
 800b60e:	d01e      	beq.n	800b64e <vPortFree+0xb2>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 800b610:	693b      	ldr	r3, [r7, #16]
 800b612:	681b      	ldr	r3, [r3, #0]
 800b614:	2b00      	cmp	r3, #0
 800b616:	d11a      	bne.n	800b64e <vPortFree+0xb2>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 800b618:	693b      	ldr	r3, [r7, #16]
 800b61a:	685a      	ldr	r2, [r3, #4]
 800b61c:	4b0e      	ldr	r3, [pc, #56]	@ (800b658 <vPortFree+0xbc>)
 800b61e:	681b      	ldr	r3, [r3, #0]
 800b620:	43db      	mvns	r3, r3
 800b622:	401a      	ands	r2, r3
 800b624:	693b      	ldr	r3, [r7, #16]
 800b626:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 800b628:	f7fe fcdc 	bl	8009fe4 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 800b62c:	693b      	ldr	r3, [r7, #16]
 800b62e:	685a      	ldr	r2, [r3, #4]
 800b630:	4b0a      	ldr	r3, [pc, #40]	@ (800b65c <vPortFree+0xc0>)
 800b632:	681b      	ldr	r3, [r3, #0]
 800b634:	4413      	add	r3, r2
 800b636:	4a09      	ldr	r2, [pc, #36]	@ (800b65c <vPortFree+0xc0>)
 800b638:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 800b63a:	6938      	ldr	r0, [r7, #16]
 800b63c:	f000 f874 	bl	800b728 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 800b640:	4b07      	ldr	r3, [pc, #28]	@ (800b660 <vPortFree+0xc4>)
 800b642:	681b      	ldr	r3, [r3, #0]
 800b644:	3301      	adds	r3, #1
 800b646:	4a06      	ldr	r2, [pc, #24]	@ (800b660 <vPortFree+0xc4>)
 800b648:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 800b64a:	f7fe fcd9 	bl	800a000 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 800b64e:	bf00      	nop
 800b650:	3718      	adds	r7, #24
 800b652:	46bd      	mov	sp, r7
 800b654:	bd80      	pop	{r7, pc}
 800b656:	bf00      	nop
 800b658:	20001be4 	.word	0x20001be4
 800b65c:	20001bd4 	.word	0x20001bd4
 800b660:	20001be0 	.word	0x20001be0

0800b664 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 800b664:	b480      	push	{r7}
 800b666:	b085      	sub	sp, #20
 800b668:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 800b66a:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 800b66e:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 800b670:	4b27      	ldr	r3, [pc, #156]	@ (800b710 <prvHeapInit+0xac>)
 800b672:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 800b674:	68fb      	ldr	r3, [r7, #12]
 800b676:	f003 0307 	and.w	r3, r3, #7
 800b67a:	2b00      	cmp	r3, #0
 800b67c:	d00c      	beq.n	800b698 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800b67e:	68fb      	ldr	r3, [r7, #12]
 800b680:	3307      	adds	r3, #7
 800b682:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800b684:	68fb      	ldr	r3, [r7, #12]
 800b686:	f023 0307 	bic.w	r3, r3, #7
 800b68a:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 800b68c:	68ba      	ldr	r2, [r7, #8]
 800b68e:	68fb      	ldr	r3, [r7, #12]
 800b690:	1ad3      	subs	r3, r2, r3
 800b692:	4a1f      	ldr	r2, [pc, #124]	@ (800b710 <prvHeapInit+0xac>)
 800b694:	4413      	add	r3, r2
 800b696:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 800b698:	68fb      	ldr	r3, [r7, #12]
 800b69a:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 800b69c:	4a1d      	ldr	r2, [pc, #116]	@ (800b714 <prvHeapInit+0xb0>)
 800b69e:	687b      	ldr	r3, [r7, #4]
 800b6a0:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 800b6a2:	4b1c      	ldr	r3, [pc, #112]	@ (800b714 <prvHeapInit+0xb0>)
 800b6a4:	2200      	movs	r2, #0
 800b6a6:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 800b6a8:	687b      	ldr	r3, [r7, #4]
 800b6aa:	68ba      	ldr	r2, [r7, #8]
 800b6ac:	4413      	add	r3, r2
 800b6ae:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 800b6b0:	2208      	movs	r2, #8
 800b6b2:	68fb      	ldr	r3, [r7, #12]
 800b6b4:	1a9b      	subs	r3, r3, r2
 800b6b6:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800b6b8:	68fb      	ldr	r3, [r7, #12]
 800b6ba:	f023 0307 	bic.w	r3, r3, #7
 800b6be:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 800b6c0:	68fb      	ldr	r3, [r7, #12]
 800b6c2:	4a15      	ldr	r2, [pc, #84]	@ (800b718 <prvHeapInit+0xb4>)
 800b6c4:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 800b6c6:	4b14      	ldr	r3, [pc, #80]	@ (800b718 <prvHeapInit+0xb4>)
 800b6c8:	681b      	ldr	r3, [r3, #0]
 800b6ca:	2200      	movs	r2, #0
 800b6cc:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 800b6ce:	4b12      	ldr	r3, [pc, #72]	@ (800b718 <prvHeapInit+0xb4>)
 800b6d0:	681b      	ldr	r3, [r3, #0]
 800b6d2:	2200      	movs	r2, #0
 800b6d4:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 800b6d6:	687b      	ldr	r3, [r7, #4]
 800b6d8:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 800b6da:	683b      	ldr	r3, [r7, #0]
 800b6dc:	68fa      	ldr	r2, [r7, #12]
 800b6de:	1ad2      	subs	r2, r2, r3
 800b6e0:	683b      	ldr	r3, [r7, #0]
 800b6e2:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 800b6e4:	4b0c      	ldr	r3, [pc, #48]	@ (800b718 <prvHeapInit+0xb4>)
 800b6e6:	681a      	ldr	r2, [r3, #0]
 800b6e8:	683b      	ldr	r3, [r7, #0]
 800b6ea:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800b6ec:	683b      	ldr	r3, [r7, #0]
 800b6ee:	685b      	ldr	r3, [r3, #4]
 800b6f0:	4a0a      	ldr	r2, [pc, #40]	@ (800b71c <prvHeapInit+0xb8>)
 800b6f2:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800b6f4:	683b      	ldr	r3, [r7, #0]
 800b6f6:	685b      	ldr	r3, [r3, #4]
 800b6f8:	4a09      	ldr	r2, [pc, #36]	@ (800b720 <prvHeapInit+0xbc>)
 800b6fa:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 800b6fc:	4b09      	ldr	r3, [pc, #36]	@ (800b724 <prvHeapInit+0xc0>)
 800b6fe:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 800b702:	601a      	str	r2, [r3, #0]
}
 800b704:	bf00      	nop
 800b706:	3714      	adds	r7, #20
 800b708:	46bd      	mov	sp, r7
 800b70a:	bc80      	pop	{r7}
 800b70c:	4770      	bx	lr
 800b70e:	bf00      	nop
 800b710:	20000fc8 	.word	0x20000fc8
 800b714:	20001bc8 	.word	0x20001bc8
 800b718:	20001bd0 	.word	0x20001bd0
 800b71c:	20001bd8 	.word	0x20001bd8
 800b720:	20001bd4 	.word	0x20001bd4
 800b724:	20001be4 	.word	0x20001be4

0800b728 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 800b728:	b480      	push	{r7}
 800b72a:	b085      	sub	sp, #20
 800b72c:	af00      	add	r7, sp, #0
 800b72e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 800b730:	4b27      	ldr	r3, [pc, #156]	@ (800b7d0 <prvInsertBlockIntoFreeList+0xa8>)
 800b732:	60fb      	str	r3, [r7, #12]
 800b734:	e002      	b.n	800b73c <prvInsertBlockIntoFreeList+0x14>
 800b736:	68fb      	ldr	r3, [r7, #12]
 800b738:	681b      	ldr	r3, [r3, #0]
 800b73a:	60fb      	str	r3, [r7, #12]
 800b73c:	68fb      	ldr	r3, [r7, #12]
 800b73e:	681b      	ldr	r3, [r3, #0]
 800b740:	687a      	ldr	r2, [r7, #4]
 800b742:	429a      	cmp	r2, r3
 800b744:	d8f7      	bhi.n	800b736 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 800b746:	68fb      	ldr	r3, [r7, #12]
 800b748:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 800b74a:	68fb      	ldr	r3, [r7, #12]
 800b74c:	685b      	ldr	r3, [r3, #4]
 800b74e:	68ba      	ldr	r2, [r7, #8]
 800b750:	4413      	add	r3, r2
 800b752:	687a      	ldr	r2, [r7, #4]
 800b754:	429a      	cmp	r2, r3
 800b756:	d108      	bne.n	800b76a <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 800b758:	68fb      	ldr	r3, [r7, #12]
 800b75a:	685a      	ldr	r2, [r3, #4]
 800b75c:	687b      	ldr	r3, [r7, #4]
 800b75e:	685b      	ldr	r3, [r3, #4]
 800b760:	441a      	add	r2, r3
 800b762:	68fb      	ldr	r3, [r7, #12]
 800b764:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 800b766:	68fb      	ldr	r3, [r7, #12]
 800b768:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 800b76a:	687b      	ldr	r3, [r7, #4]
 800b76c:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800b76e:	687b      	ldr	r3, [r7, #4]
 800b770:	685b      	ldr	r3, [r3, #4]
 800b772:	68ba      	ldr	r2, [r7, #8]
 800b774:	441a      	add	r2, r3
 800b776:	68fb      	ldr	r3, [r7, #12]
 800b778:	681b      	ldr	r3, [r3, #0]
 800b77a:	429a      	cmp	r2, r3
 800b77c:	d118      	bne.n	800b7b0 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800b77e:	68fb      	ldr	r3, [r7, #12]
 800b780:	681a      	ldr	r2, [r3, #0]
 800b782:	4b14      	ldr	r3, [pc, #80]	@ (800b7d4 <prvInsertBlockIntoFreeList+0xac>)
 800b784:	681b      	ldr	r3, [r3, #0]
 800b786:	429a      	cmp	r2, r3
 800b788:	d00d      	beq.n	800b7a6 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800b78a:	687b      	ldr	r3, [r7, #4]
 800b78c:	685a      	ldr	r2, [r3, #4]
 800b78e:	68fb      	ldr	r3, [r7, #12]
 800b790:	681b      	ldr	r3, [r3, #0]
 800b792:	685b      	ldr	r3, [r3, #4]
 800b794:	441a      	add	r2, r3
 800b796:	687b      	ldr	r3, [r7, #4]
 800b798:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800b79a:	68fb      	ldr	r3, [r7, #12]
 800b79c:	681b      	ldr	r3, [r3, #0]
 800b79e:	681a      	ldr	r2, [r3, #0]
 800b7a0:	687b      	ldr	r3, [r7, #4]
 800b7a2:	601a      	str	r2, [r3, #0]
 800b7a4:	e008      	b.n	800b7b8 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 800b7a6:	4b0b      	ldr	r3, [pc, #44]	@ (800b7d4 <prvInsertBlockIntoFreeList+0xac>)
 800b7a8:	681a      	ldr	r2, [r3, #0]
 800b7aa:	687b      	ldr	r3, [r7, #4]
 800b7ac:	601a      	str	r2, [r3, #0]
 800b7ae:	e003      	b.n	800b7b8 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 800b7b0:	68fb      	ldr	r3, [r7, #12]
 800b7b2:	681a      	ldr	r2, [r3, #0]
 800b7b4:	687b      	ldr	r3, [r7, #4]
 800b7b6:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 800b7b8:	68fa      	ldr	r2, [r7, #12]
 800b7ba:	687b      	ldr	r3, [r7, #4]
 800b7bc:	429a      	cmp	r2, r3
 800b7be:	d002      	beq.n	800b7c6 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 800b7c0:	68fb      	ldr	r3, [r7, #12]
 800b7c2:	687a      	ldr	r2, [r7, #4]
 800b7c4:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800b7c6:	bf00      	nop
 800b7c8:	3714      	adds	r7, #20
 800b7ca:	46bd      	mov	sp, r7
 800b7cc:	bc80      	pop	{r7}
 800b7ce:	4770      	bx	lr
 800b7d0:	20001bc8 	.word	0x20001bc8
 800b7d4:	20001bd0 	.word	0x20001bd0

0800b7d8 <MX_USB_DEVICE_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_DEVICE_Init(void)
{
 800b7d8:	b580      	push	{r7, lr}
 800b7da:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_DEVICE_Init_PreTreatment */

  /* USER CODE END USB_DEVICE_Init_PreTreatment */

  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceFS, &FS_Desc, DEVICE_FS) != USBD_OK)
 800b7dc:	2200      	movs	r2, #0
 800b7de:	490e      	ldr	r1, [pc, #56]	@ (800b818 <MX_USB_DEVICE_Init+0x40>)
 800b7e0:	480e      	ldr	r0, [pc, #56]	@ (800b81c <MX_USB_DEVICE_Init+0x44>)
 800b7e2:	f7fc f84b 	bl	800787c <USBD_Init>
 800b7e6:	4603      	mov	r3, r0
 800b7e8:	2b00      	cmp	r3, #0
 800b7ea:	d001      	beq.n	800b7f0 <MX_USB_DEVICE_Init+0x18>
  {
    Error_Handler();
 800b7ec:	f7f4 feae 	bl	800054c <Error_Handler>
  }
  if (USBD_RegisterClass(&hUsbDeviceFS, &USBD_HID) != USBD_OK)
 800b7f0:	490b      	ldr	r1, [pc, #44]	@ (800b820 <MX_USB_DEVICE_Init+0x48>)
 800b7f2:	480a      	ldr	r0, [pc, #40]	@ (800b81c <MX_USB_DEVICE_Init+0x44>)
 800b7f4:	f7fc f86d 	bl	80078d2 <USBD_RegisterClass>
 800b7f8:	4603      	mov	r3, r0
 800b7fa:	2b00      	cmp	r3, #0
 800b7fc:	d001      	beq.n	800b802 <MX_USB_DEVICE_Init+0x2a>
  {
    Error_Handler();
 800b7fe:	f7f4 fea5 	bl	800054c <Error_Handler>
  }
  if (USBD_Start(&hUsbDeviceFS) != USBD_OK)
 800b802:	4806      	ldr	r0, [pc, #24]	@ (800b81c <MX_USB_DEVICE_Init+0x44>)
 800b804:	f7fc f87e 	bl	8007904 <USBD_Start>
 800b808:	4603      	mov	r3, r0
 800b80a:	2b00      	cmp	r3, #0
 800b80c:	d001      	beq.n	800b812 <MX_USB_DEVICE_Init+0x3a>
  {
    Error_Handler();
 800b80e:	f7f4 fe9d 	bl	800054c <Error_Handler>
  }

  /* USER CODE BEGIN USB_DEVICE_Init_PostTreatment */

  /* USER CODE END USB_DEVICE_Init_PostTreatment */
}
 800b812:	bf00      	nop
 800b814:	bd80      	pop	{r7, pc}
 800b816:	bf00      	nop
 800b818:	20000118 	.word	0x20000118
 800b81c:	20001be8 	.word	0x20001be8
 800b820:	2000000c 	.word	0x2000000c

0800b824 <USBD_FS_DeviceDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800b824:	b480      	push	{r7}
 800b826:	b083      	sub	sp, #12
 800b828:	af00      	add	r7, sp, #0
 800b82a:	4603      	mov	r3, r0
 800b82c:	6039      	str	r1, [r7, #0]
 800b82e:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_FS_DeviceDesc);
 800b830:	683b      	ldr	r3, [r7, #0]
 800b832:	2212      	movs	r2, #18
 800b834:	801a      	strh	r2, [r3, #0]
  return USBD_FS_DeviceDesc;
 800b836:	4b03      	ldr	r3, [pc, #12]	@ (800b844 <USBD_FS_DeviceDescriptor+0x20>)
}
 800b838:	4618      	mov	r0, r3
 800b83a:	370c      	adds	r7, #12
 800b83c:	46bd      	mov	sp, r7
 800b83e:	bc80      	pop	{r7}
 800b840:	4770      	bx	lr
 800b842:	bf00      	nop
 800b844:	20000134 	.word	0x20000134

0800b848 <USBD_FS_LangIDStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800b848:	b480      	push	{r7}
 800b84a:	b083      	sub	sp, #12
 800b84c:	af00      	add	r7, sp, #0
 800b84e:	4603      	mov	r3, r0
 800b850:	6039      	str	r1, [r7, #0]
 800b852:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 800b854:	683b      	ldr	r3, [r7, #0]
 800b856:	2204      	movs	r2, #4
 800b858:	801a      	strh	r2, [r3, #0]
  return USBD_LangIDDesc;
 800b85a:	4b03      	ldr	r3, [pc, #12]	@ (800b868 <USBD_FS_LangIDStrDescriptor+0x20>)
}
 800b85c:	4618      	mov	r0, r3
 800b85e:	370c      	adds	r7, #12
 800b860:	46bd      	mov	sp, r7
 800b862:	bc80      	pop	{r7}
 800b864:	4770      	bx	lr
 800b866:	bf00      	nop
 800b868:	20000148 	.word	0x20000148

0800b86c <USBD_FS_ProductStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ProductStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800b86c:	b580      	push	{r7, lr}
 800b86e:	b082      	sub	sp, #8
 800b870:	af00      	add	r7, sp, #0
 800b872:	4603      	mov	r3, r0
 800b874:	6039      	str	r1, [r7, #0]
 800b876:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 800b878:	79fb      	ldrb	r3, [r7, #7]
 800b87a:	2b00      	cmp	r3, #0
 800b87c:	d105      	bne.n	800b88a <USBD_FS_ProductStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 800b87e:	683a      	ldr	r2, [r7, #0]
 800b880:	4907      	ldr	r1, [pc, #28]	@ (800b8a0 <USBD_FS_ProductStrDescriptor+0x34>)
 800b882:	4808      	ldr	r0, [pc, #32]	@ (800b8a4 <USBD_FS_ProductStrDescriptor+0x38>)
 800b884:	f7fc ffb3 	bl	80087ee <USBD_GetString>
 800b888:	e004      	b.n	800b894 <USBD_FS_ProductStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 800b88a:	683a      	ldr	r2, [r7, #0]
 800b88c:	4904      	ldr	r1, [pc, #16]	@ (800b8a0 <USBD_FS_ProductStrDescriptor+0x34>)
 800b88e:	4805      	ldr	r0, [pc, #20]	@ (800b8a4 <USBD_FS_ProductStrDescriptor+0x38>)
 800b890:	f7fc ffad 	bl	80087ee <USBD_GetString>
  }
  return USBD_StrDesc;
 800b894:	4b02      	ldr	r3, [pc, #8]	@ (800b8a0 <USBD_FS_ProductStrDescriptor+0x34>)
}
 800b896:	4618      	mov	r0, r3
 800b898:	3708      	adds	r7, #8
 800b89a:	46bd      	mov	sp, r7
 800b89c:	bd80      	pop	{r7, pc}
 800b89e:	bf00      	nop
 800b8a0:	20001eac 	.word	0x20001eac
 800b8a4:	0800c038 	.word	0x0800c038

0800b8a8 <USBD_FS_ManufacturerStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800b8a8:	b580      	push	{r7, lr}
 800b8aa:	b082      	sub	sp, #8
 800b8ac:	af00      	add	r7, sp, #0
 800b8ae:	4603      	mov	r3, r0
 800b8b0:	6039      	str	r1, [r7, #0]
 800b8b2:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 800b8b4:	683a      	ldr	r2, [r7, #0]
 800b8b6:	4904      	ldr	r1, [pc, #16]	@ (800b8c8 <USBD_FS_ManufacturerStrDescriptor+0x20>)
 800b8b8:	4804      	ldr	r0, [pc, #16]	@ (800b8cc <USBD_FS_ManufacturerStrDescriptor+0x24>)
 800b8ba:	f7fc ff98 	bl	80087ee <USBD_GetString>
  return USBD_StrDesc;
 800b8be:	4b02      	ldr	r3, [pc, #8]	@ (800b8c8 <USBD_FS_ManufacturerStrDescriptor+0x20>)
}
 800b8c0:	4618      	mov	r0, r3
 800b8c2:	3708      	adds	r7, #8
 800b8c4:	46bd      	mov	sp, r7
 800b8c6:	bd80      	pop	{r7, pc}
 800b8c8:	20001eac 	.word	0x20001eac
 800b8cc:	0800c050 	.word	0x0800c050

0800b8d0 <USBD_FS_SerialStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800b8d0:	b580      	push	{r7, lr}
 800b8d2:	b082      	sub	sp, #8
 800b8d4:	af00      	add	r7, sp, #0
 800b8d6:	4603      	mov	r3, r0
 800b8d8:	6039      	str	r1, [r7, #0]
 800b8da:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = USB_SIZ_STRING_SERIAL;
 800b8dc:	683b      	ldr	r3, [r7, #0]
 800b8de:	221a      	movs	r2, #26
 800b8e0:	801a      	strh	r2, [r3, #0]

  /* Update the serial number string descriptor with the data from the unique
   * ID */
  Get_SerialNum();
 800b8e2:	f000 f843 	bl	800b96c <Get_SerialNum>
  /* USER CODE BEGIN USBD_FS_SerialStrDescriptor */

  /* USER CODE END USBD_FS_SerialStrDescriptor */
  return (uint8_t *) USBD_StringSerial;
 800b8e6:	4b02      	ldr	r3, [pc, #8]	@ (800b8f0 <USBD_FS_SerialStrDescriptor+0x20>)
}
 800b8e8:	4618      	mov	r0, r3
 800b8ea:	3708      	adds	r7, #8
 800b8ec:	46bd      	mov	sp, r7
 800b8ee:	bd80      	pop	{r7, pc}
 800b8f0:	2000014c 	.word	0x2000014c

0800b8f4 <USBD_FS_ConfigStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800b8f4:	b580      	push	{r7, lr}
 800b8f6:	b082      	sub	sp, #8
 800b8f8:	af00      	add	r7, sp, #0
 800b8fa:	4603      	mov	r3, r0
 800b8fc:	6039      	str	r1, [r7, #0]
 800b8fe:	71fb      	strb	r3, [r7, #7]
  if(speed == USBD_SPEED_HIGH)
 800b900:	79fb      	ldrb	r3, [r7, #7]
 800b902:	2b00      	cmp	r3, #0
 800b904:	d105      	bne.n	800b912 <USBD_FS_ConfigStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 800b906:	683a      	ldr	r2, [r7, #0]
 800b908:	4907      	ldr	r1, [pc, #28]	@ (800b928 <USBD_FS_ConfigStrDescriptor+0x34>)
 800b90a:	4808      	ldr	r0, [pc, #32]	@ (800b92c <USBD_FS_ConfigStrDescriptor+0x38>)
 800b90c:	f7fc ff6f 	bl	80087ee <USBD_GetString>
 800b910:	e004      	b.n	800b91c <USBD_FS_ConfigStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 800b912:	683a      	ldr	r2, [r7, #0]
 800b914:	4904      	ldr	r1, [pc, #16]	@ (800b928 <USBD_FS_ConfigStrDescriptor+0x34>)
 800b916:	4805      	ldr	r0, [pc, #20]	@ (800b92c <USBD_FS_ConfigStrDescriptor+0x38>)
 800b918:	f7fc ff69 	bl	80087ee <USBD_GetString>
  }
  return USBD_StrDesc;
 800b91c:	4b02      	ldr	r3, [pc, #8]	@ (800b928 <USBD_FS_ConfigStrDescriptor+0x34>)
}
 800b91e:	4618      	mov	r0, r3
 800b920:	3708      	adds	r7, #8
 800b922:	46bd      	mov	sp, r7
 800b924:	bd80      	pop	{r7, pc}
 800b926:	bf00      	nop
 800b928:	20001eac 	.word	0x20001eac
 800b92c:	0800c064 	.word	0x0800c064

0800b930 <USBD_FS_InterfaceStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800b930:	b580      	push	{r7, lr}
 800b932:	b082      	sub	sp, #8
 800b934:	af00      	add	r7, sp, #0
 800b936:	4603      	mov	r3, r0
 800b938:	6039      	str	r1, [r7, #0]
 800b93a:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 800b93c:	79fb      	ldrb	r3, [r7, #7]
 800b93e:	2b00      	cmp	r3, #0
 800b940:	d105      	bne.n	800b94e <USBD_FS_InterfaceStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 800b942:	683a      	ldr	r2, [r7, #0]
 800b944:	4907      	ldr	r1, [pc, #28]	@ (800b964 <USBD_FS_InterfaceStrDescriptor+0x34>)
 800b946:	4808      	ldr	r0, [pc, #32]	@ (800b968 <USBD_FS_InterfaceStrDescriptor+0x38>)
 800b948:	f7fc ff51 	bl	80087ee <USBD_GetString>
 800b94c:	e004      	b.n	800b958 <USBD_FS_InterfaceStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 800b94e:	683a      	ldr	r2, [r7, #0]
 800b950:	4904      	ldr	r1, [pc, #16]	@ (800b964 <USBD_FS_InterfaceStrDescriptor+0x34>)
 800b952:	4805      	ldr	r0, [pc, #20]	@ (800b968 <USBD_FS_InterfaceStrDescriptor+0x38>)
 800b954:	f7fc ff4b 	bl	80087ee <USBD_GetString>
  }
  return USBD_StrDesc;
 800b958:	4b02      	ldr	r3, [pc, #8]	@ (800b964 <USBD_FS_InterfaceStrDescriptor+0x34>)
}
 800b95a:	4618      	mov	r0, r3
 800b95c:	3708      	adds	r7, #8
 800b95e:	46bd      	mov	sp, r7
 800b960:	bd80      	pop	{r7, pc}
 800b962:	bf00      	nop
 800b964:	20001eac 	.word	0x20001eac
 800b968:	0800c070 	.word	0x0800c070

0800b96c <Get_SerialNum>:
  * @brief  Create the serial number string descriptor
  * @param  None
  * @retval None
  */
static void Get_SerialNum(void)
{
 800b96c:	b580      	push	{r7, lr}
 800b96e:	b084      	sub	sp, #16
 800b970:	af00      	add	r7, sp, #0
  uint32_t deviceserial0;
  uint32_t deviceserial1;
  uint32_t deviceserial2;

  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 800b972:	4b0f      	ldr	r3, [pc, #60]	@ (800b9b0 <Get_SerialNum+0x44>)
 800b974:	681b      	ldr	r3, [r3, #0]
 800b976:	60fb      	str	r3, [r7, #12]
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 800b978:	4b0e      	ldr	r3, [pc, #56]	@ (800b9b4 <Get_SerialNum+0x48>)
 800b97a:	681b      	ldr	r3, [r3, #0]
 800b97c:	60bb      	str	r3, [r7, #8]
  deviceserial2 = *(uint32_t *) DEVICE_ID3;
 800b97e:	4b0e      	ldr	r3, [pc, #56]	@ (800b9b8 <Get_SerialNum+0x4c>)
 800b980:	681b      	ldr	r3, [r3, #0]
 800b982:	607b      	str	r3, [r7, #4]

  deviceserial0 += deviceserial2;
 800b984:	68fa      	ldr	r2, [r7, #12]
 800b986:	687b      	ldr	r3, [r7, #4]
 800b988:	4413      	add	r3, r2
 800b98a:	60fb      	str	r3, [r7, #12]

  if (deviceserial0 != 0)
 800b98c:	68fb      	ldr	r3, [r7, #12]
 800b98e:	2b00      	cmp	r3, #0
 800b990:	d009      	beq.n	800b9a6 <Get_SerialNum+0x3a>
  {
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 800b992:	2208      	movs	r2, #8
 800b994:	4909      	ldr	r1, [pc, #36]	@ (800b9bc <Get_SerialNum+0x50>)
 800b996:	68f8      	ldr	r0, [r7, #12]
 800b998:	f000 f814 	bl	800b9c4 <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 800b99c:	2204      	movs	r2, #4
 800b99e:	4908      	ldr	r1, [pc, #32]	@ (800b9c0 <Get_SerialNum+0x54>)
 800b9a0:	68b8      	ldr	r0, [r7, #8]
 800b9a2:	f000 f80f 	bl	800b9c4 <IntToUnicode>
  }
}
 800b9a6:	bf00      	nop
 800b9a8:	3710      	adds	r7, #16
 800b9aa:	46bd      	mov	sp, r7
 800b9ac:	bd80      	pop	{r7, pc}
 800b9ae:	bf00      	nop
 800b9b0:	1ffff7e8 	.word	0x1ffff7e8
 800b9b4:	1ffff7ec 	.word	0x1ffff7ec
 800b9b8:	1ffff7f0 	.word	0x1ffff7f0
 800b9bc:	2000014e 	.word	0x2000014e
 800b9c0:	2000015e 	.word	0x2000015e

0800b9c4 <IntToUnicode>:
  * @param  pbuf: pointer to the buffer
  * @param  len: buffer length
  * @retval None
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
 800b9c4:	b480      	push	{r7}
 800b9c6:	b087      	sub	sp, #28
 800b9c8:	af00      	add	r7, sp, #0
 800b9ca:	60f8      	str	r0, [r7, #12]
 800b9cc:	60b9      	str	r1, [r7, #8]
 800b9ce:	4613      	mov	r3, r2
 800b9d0:	71fb      	strb	r3, [r7, #7]
  uint8_t idx = 0;
 800b9d2:	2300      	movs	r3, #0
 800b9d4:	75fb      	strb	r3, [r7, #23]

  for (idx = 0; idx < len; idx++)
 800b9d6:	2300      	movs	r3, #0
 800b9d8:	75fb      	strb	r3, [r7, #23]
 800b9da:	e027      	b.n	800ba2c <IntToUnicode+0x68>
  {
    if (((value >> 28)) < 0xA)
 800b9dc:	68fb      	ldr	r3, [r7, #12]
 800b9de:	0f1b      	lsrs	r3, r3, #28
 800b9e0:	2b09      	cmp	r3, #9
 800b9e2:	d80b      	bhi.n	800b9fc <IntToUnicode+0x38>
    {
      pbuf[2 * idx] = (value >> 28) + '0';
 800b9e4:	68fb      	ldr	r3, [r7, #12]
 800b9e6:	0f1b      	lsrs	r3, r3, #28
 800b9e8:	b2da      	uxtb	r2, r3
 800b9ea:	7dfb      	ldrb	r3, [r7, #23]
 800b9ec:	005b      	lsls	r3, r3, #1
 800b9ee:	4619      	mov	r1, r3
 800b9f0:	68bb      	ldr	r3, [r7, #8]
 800b9f2:	440b      	add	r3, r1
 800b9f4:	3230      	adds	r2, #48	@ 0x30
 800b9f6:	b2d2      	uxtb	r2, r2
 800b9f8:	701a      	strb	r2, [r3, #0]
 800b9fa:	e00a      	b.n	800ba12 <IntToUnicode+0x4e>
    }
    else
    {
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 800b9fc:	68fb      	ldr	r3, [r7, #12]
 800b9fe:	0f1b      	lsrs	r3, r3, #28
 800ba00:	b2da      	uxtb	r2, r3
 800ba02:	7dfb      	ldrb	r3, [r7, #23]
 800ba04:	005b      	lsls	r3, r3, #1
 800ba06:	4619      	mov	r1, r3
 800ba08:	68bb      	ldr	r3, [r7, #8]
 800ba0a:	440b      	add	r3, r1
 800ba0c:	3237      	adds	r2, #55	@ 0x37
 800ba0e:	b2d2      	uxtb	r2, r2
 800ba10:	701a      	strb	r2, [r3, #0]
    }

    value = value << 4;
 800ba12:	68fb      	ldr	r3, [r7, #12]
 800ba14:	011b      	lsls	r3, r3, #4
 800ba16:	60fb      	str	r3, [r7, #12]

    pbuf[2 * idx + 1] = 0;
 800ba18:	7dfb      	ldrb	r3, [r7, #23]
 800ba1a:	005b      	lsls	r3, r3, #1
 800ba1c:	3301      	adds	r3, #1
 800ba1e:	68ba      	ldr	r2, [r7, #8]
 800ba20:	4413      	add	r3, r2
 800ba22:	2200      	movs	r2, #0
 800ba24:	701a      	strb	r2, [r3, #0]
  for (idx = 0; idx < len; idx++)
 800ba26:	7dfb      	ldrb	r3, [r7, #23]
 800ba28:	3301      	adds	r3, #1
 800ba2a:	75fb      	strb	r3, [r7, #23]
 800ba2c:	7dfa      	ldrb	r2, [r7, #23]
 800ba2e:	79fb      	ldrb	r3, [r7, #7]
 800ba30:	429a      	cmp	r2, r3
 800ba32:	d3d3      	bcc.n	800b9dc <IntToUnicode+0x18>
  }
}
 800ba34:	bf00      	nop
 800ba36:	bf00      	nop
 800ba38:	371c      	adds	r7, #28
 800ba3a:	46bd      	mov	sp, r7
 800ba3c:	bc80      	pop	{r7}
 800ba3e:	4770      	bx	lr

0800ba40 <HAL_PCD_MspInit>:
                       LL Driver Callbacks (PCD -> USB Device Library)
*******************************************************************************/
/* MSP Init */

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 800ba40:	b580      	push	{r7, lr}
 800ba42:	b084      	sub	sp, #16
 800ba44:	af00      	add	r7, sp, #0
 800ba46:	6078      	str	r0, [r7, #4]
  if(pcdHandle->Instance==USB)
 800ba48:	687b      	ldr	r3, [r7, #4]
 800ba4a:	681b      	ldr	r3, [r3, #0]
 800ba4c:	4a0d      	ldr	r2, [pc, #52]	@ (800ba84 <HAL_PCD_MspInit+0x44>)
 800ba4e:	4293      	cmp	r3, r2
 800ba50:	d113      	bne.n	800ba7a <HAL_PCD_MspInit+0x3a>
  {
  /* USER CODE BEGIN USB_MspInit 0 */

  /* USER CODE END USB_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USB_CLK_ENABLE();
 800ba52:	4b0d      	ldr	r3, [pc, #52]	@ (800ba88 <HAL_PCD_MspInit+0x48>)
 800ba54:	69db      	ldr	r3, [r3, #28]
 800ba56:	4a0c      	ldr	r2, [pc, #48]	@ (800ba88 <HAL_PCD_MspInit+0x48>)
 800ba58:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 800ba5c:	61d3      	str	r3, [r2, #28]
 800ba5e:	4b0a      	ldr	r3, [pc, #40]	@ (800ba88 <HAL_PCD_MspInit+0x48>)
 800ba60:	69db      	ldr	r3, [r3, #28]
 800ba62:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800ba66:	60fb      	str	r3, [r7, #12]
 800ba68:	68fb      	ldr	r3, [r7, #12]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(USB_LP_CAN1_RX0_IRQn, 5, 0);
 800ba6a:	2200      	movs	r2, #0
 800ba6c:	2105      	movs	r1, #5
 800ba6e:	2014      	movs	r0, #20
 800ba70:	f7f5 f8f9 	bl	8000c66 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USB_LP_CAN1_RX0_IRQn);
 800ba74:	2014      	movs	r0, #20
 800ba76:	f7f5 f912 	bl	8000c9e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_MspInit 1 */

  /* USER CODE END USB_MspInit 1 */
  }
}
 800ba7a:	bf00      	nop
 800ba7c:	3710      	adds	r7, #16
 800ba7e:	46bd      	mov	sp, r7
 800ba80:	bd80      	pop	{r7, pc}
 800ba82:	bf00      	nop
 800ba84:	40005c00 	.word	0x40005c00
 800ba88:	40021000 	.word	0x40021000

0800ba8c <HAL_PCD_SetupStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800ba8c:	b580      	push	{r7, lr}
 800ba8e:	b082      	sub	sp, #8
 800ba90:	af00      	add	r7, sp, #0
 800ba92:	6078      	str	r0, [r7, #4]
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 800ba94:	687b      	ldr	r3, [r7, #4]
 800ba96:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800ba9a:	687b      	ldr	r3, [r7, #4]
 800ba9c:	f503 7326 	add.w	r3, r3, #664	@ 0x298
 800baa0:	4619      	mov	r1, r3
 800baa2:	4610      	mov	r0, r2
 800baa4:	f7fb ff76 	bl	8007994 <USBD_LL_SetupStage>
}
 800baa8:	bf00      	nop
 800baaa:	3708      	adds	r7, #8
 800baac:	46bd      	mov	sp, r7
 800baae:	bd80      	pop	{r7, pc}

0800bab0 <HAL_PCD_DataOutStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800bab0:	b580      	push	{r7, lr}
 800bab2:	b082      	sub	sp, #8
 800bab4:	af00      	add	r7, sp, #0
 800bab6:	6078      	str	r0, [r7, #4]
 800bab8:	460b      	mov	r3, r1
 800baba:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 800babc:	687b      	ldr	r3, [r7, #4]
 800babe:	f8d3 02d4 	ldr.w	r0, [r3, #724]	@ 0x2d4
 800bac2:	78fa      	ldrb	r2, [r7, #3]
 800bac4:	6879      	ldr	r1, [r7, #4]
 800bac6:	4613      	mov	r3, r2
 800bac8:	009b      	lsls	r3, r3, #2
 800baca:	4413      	add	r3, r2
 800bacc:	00db      	lsls	r3, r3, #3
 800bace:	440b      	add	r3, r1
 800bad0:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 800bad4:	681a      	ldr	r2, [r3, #0]
 800bad6:	78fb      	ldrb	r3, [r7, #3]
 800bad8:	4619      	mov	r1, r3
 800bada:	f7fb ffa8 	bl	8007a2e <USBD_LL_DataOutStage>
}
 800bade:	bf00      	nop
 800bae0:	3708      	adds	r7, #8
 800bae2:	46bd      	mov	sp, r7
 800bae4:	bd80      	pop	{r7, pc}

0800bae6 <HAL_PCD_DataInStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800bae6:	b580      	push	{r7, lr}
 800bae8:	b082      	sub	sp, #8
 800baea:	af00      	add	r7, sp, #0
 800baec:	6078      	str	r0, [r7, #4]
 800baee:	460b      	mov	r3, r1
 800baf0:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 800baf2:	687b      	ldr	r3, [r7, #4]
 800baf4:	f8d3 02d4 	ldr.w	r0, [r3, #724]	@ 0x2d4
 800baf8:	78fa      	ldrb	r2, [r7, #3]
 800bafa:	6879      	ldr	r1, [r7, #4]
 800bafc:	4613      	mov	r3, r2
 800bafe:	009b      	lsls	r3, r3, #2
 800bb00:	4413      	add	r3, r2
 800bb02:	00db      	lsls	r3, r3, #3
 800bb04:	440b      	add	r3, r1
 800bb06:	3324      	adds	r3, #36	@ 0x24
 800bb08:	681a      	ldr	r2, [r3, #0]
 800bb0a:	78fb      	ldrb	r3, [r7, #3]
 800bb0c:	4619      	mov	r1, r3
 800bb0e:	f7fb ffff 	bl	8007b10 <USBD_LL_DataInStage>
}
 800bb12:	bf00      	nop
 800bb14:	3708      	adds	r7, #8
 800bb16:	46bd      	mov	sp, r7
 800bb18:	bd80      	pop	{r7, pc}

0800bb1a <HAL_PCD_SOFCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800bb1a:	b580      	push	{r7, lr}
 800bb1c:	b082      	sub	sp, #8
 800bb1e:	af00      	add	r7, sp, #0
 800bb20:	6078      	str	r0, [r7, #4]
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 800bb22:	687b      	ldr	r3, [r7, #4]
 800bb24:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800bb28:	4618      	mov	r0, r3
 800bb2a:	f7fc f90f 	bl	8007d4c <USBD_LL_SOF>
}
 800bb2e:	bf00      	nop
 800bb30:	3708      	adds	r7, #8
 800bb32:	46bd      	mov	sp, r7
 800bb34:	bd80      	pop	{r7, pc}

0800bb36 <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800bb36:	b580      	push	{r7, lr}
 800bb38:	b084      	sub	sp, #16
 800bb3a:	af00      	add	r7, sp, #0
 800bb3c:	6078      	str	r0, [r7, #4]
  USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 800bb3e:	2301      	movs	r3, #1
 800bb40:	73fb      	strb	r3, [r7, #15]

  if ( hpcd->Init.speed != PCD_SPEED_FULL)
 800bb42:	687b      	ldr	r3, [r7, #4]
 800bb44:	799b      	ldrb	r3, [r3, #6]
 800bb46:	2b02      	cmp	r3, #2
 800bb48:	d001      	beq.n	800bb4e <HAL_PCD_ResetCallback+0x18>
  {
    Error_Handler();
 800bb4a:	f7f4 fcff 	bl	800054c <Error_Handler>
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 800bb4e:	687b      	ldr	r3, [r7, #4]
 800bb50:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800bb54:	7bfa      	ldrb	r2, [r7, #15]
 800bb56:	4611      	mov	r1, r2
 800bb58:	4618      	mov	r0, r3
 800bb5a:	f7fc f8bf 	bl	8007cdc <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 800bb5e:	687b      	ldr	r3, [r7, #4]
 800bb60:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800bb64:	4618      	mov	r0, r3
 800bb66:	f7fc f878 	bl	8007c5a <USBD_LL_Reset>
}
 800bb6a:	bf00      	nop
 800bb6c:	3710      	adds	r7, #16
 800bb6e:	46bd      	mov	sp, r7
 800bb70:	bd80      	pop	{r7, pc}
	...

0800bb74 <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800bb74:	b580      	push	{r7, lr}
 800bb76:	b082      	sub	sp, #8
 800bb78:	af00      	add	r7, sp, #0
 800bb7a:	6078      	str	r0, [r7, #4]
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 800bb7c:	687b      	ldr	r3, [r7, #4]
 800bb7e:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800bb82:	4618      	mov	r0, r3
 800bb84:	f7fc f8b9 	bl	8007cfa <USBD_LL_Suspend>
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 800bb88:	687b      	ldr	r3, [r7, #4]
 800bb8a:	7a9b      	ldrb	r3, [r3, #10]
 800bb8c:	2b00      	cmp	r3, #0
 800bb8e:	d005      	beq.n	800bb9c <HAL_PCD_SuspendCallback+0x28>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 800bb90:	4b04      	ldr	r3, [pc, #16]	@ (800bba4 <HAL_PCD_SuspendCallback+0x30>)
 800bb92:	691b      	ldr	r3, [r3, #16]
 800bb94:	4a03      	ldr	r2, [pc, #12]	@ (800bba4 <HAL_PCD_SuspendCallback+0x30>)
 800bb96:	f043 0306 	orr.w	r3, r3, #6
 800bb9a:	6113      	str	r3, [r2, #16]
  }
  /* USER CODE END 2 */
}
 800bb9c:	bf00      	nop
 800bb9e:	3708      	adds	r7, #8
 800bba0:	46bd      	mov	sp, r7
 800bba2:	bd80      	pop	{r7, pc}
 800bba4:	e000ed00 	.word	0xe000ed00

0800bba8 <HAL_PCD_ResumeCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800bba8:	b580      	push	{r7, lr}
 800bbaa:	b082      	sub	sp, #8
 800bbac:	af00      	add	r7, sp, #0
 800bbae:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 3 */

  /* USER CODE END 3 */
  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 800bbb0:	687b      	ldr	r3, [r7, #4]
 800bbb2:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800bbb6:	4618      	mov	r0, r3
 800bbb8:	f7fc f8b3 	bl	8007d22 <USBD_LL_Resume>
}
 800bbbc:	bf00      	nop
 800bbbe:	3708      	adds	r7, #8
 800bbc0:	46bd      	mov	sp, r7
 800bbc2:	bd80      	pop	{r7, pc}

0800bbc4 <USBD_LL_Init>:
  * @brief  Initializes the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
 800bbc4:	b580      	push	{r7, lr}
 800bbc6:	b082      	sub	sp, #8
 800bbc8:	af00      	add	r7, sp, #0
 800bbca:	6078      	str	r0, [r7, #4]
  /* Init USB Ip. */
  /* Link the driver to the stack. */
  hpcd_USB_FS.pData = pdev;
 800bbcc:	4a1f      	ldr	r2, [pc, #124]	@ (800bc4c <USBD_LL_Init+0x88>)
 800bbce:	687b      	ldr	r3, [r7, #4]
 800bbd0:	f8c2 32d4 	str.w	r3, [r2, #724]	@ 0x2d4
  pdev->pData = &hpcd_USB_FS;
 800bbd4:	687b      	ldr	r3, [r7, #4]
 800bbd6:	4a1d      	ldr	r2, [pc, #116]	@ (800bc4c <USBD_LL_Init+0x88>)
 800bbd8:	f8c3 22c0 	str.w	r2, [r3, #704]	@ 0x2c0

  hpcd_USB_FS.Instance = USB;
 800bbdc:	4b1b      	ldr	r3, [pc, #108]	@ (800bc4c <USBD_LL_Init+0x88>)
 800bbde:	4a1c      	ldr	r2, [pc, #112]	@ (800bc50 <USBD_LL_Init+0x8c>)
 800bbe0:	601a      	str	r2, [r3, #0]
  hpcd_USB_FS.Init.dev_endpoints = 8;
 800bbe2:	4b1a      	ldr	r3, [pc, #104]	@ (800bc4c <USBD_LL_Init+0x88>)
 800bbe4:	2208      	movs	r2, #8
 800bbe6:	711a      	strb	r2, [r3, #4]
  hpcd_USB_FS.Init.speed = PCD_SPEED_FULL;
 800bbe8:	4b18      	ldr	r3, [pc, #96]	@ (800bc4c <USBD_LL_Init+0x88>)
 800bbea:	2202      	movs	r2, #2
 800bbec:	719a      	strb	r2, [r3, #6]
  hpcd_USB_FS.Init.low_power_enable = DISABLE;
 800bbee:	4b17      	ldr	r3, [pc, #92]	@ (800bc4c <USBD_LL_Init+0x88>)
 800bbf0:	2200      	movs	r2, #0
 800bbf2:	729a      	strb	r2, [r3, #10]
  hpcd_USB_FS.Init.lpm_enable = DISABLE;
 800bbf4:	4b15      	ldr	r3, [pc, #84]	@ (800bc4c <USBD_LL_Init+0x88>)
 800bbf6:	2200      	movs	r2, #0
 800bbf8:	72da      	strb	r2, [r3, #11]
  hpcd_USB_FS.Init.battery_charging_enable = DISABLE;
 800bbfa:	4b14      	ldr	r3, [pc, #80]	@ (800bc4c <USBD_LL_Init+0x88>)
 800bbfc:	2200      	movs	r2, #0
 800bbfe:	731a      	strb	r2, [r3, #12]
  if (HAL_PCD_Init(&hpcd_USB_FS) != HAL_OK)
 800bc00:	4812      	ldr	r0, [pc, #72]	@ (800bc4c <USBD_LL_Init+0x88>)
 800bc02:	f7f6 fa58 	bl	80020b6 <HAL_PCD_Init>
 800bc06:	4603      	mov	r3, r0
 800bc08:	2b00      	cmp	r3, #0
 800bc0a:	d001      	beq.n	800bc10 <USBD_LL_Init+0x4c>
  {
    Error_Handler( );
 800bc0c:	f7f4 fc9e 	bl	800054c <Error_Handler>
  HAL_PCD_RegisterDataInStageCallback(&hpcd_USB_FS, PCD_DataInStageCallback);
  HAL_PCD_RegisterIsoOutIncpltCallback(&hpcd_USB_FS, PCD_ISOOUTIncompleteCallback);
  HAL_PCD_RegisterIsoInIncpltCallback(&hpcd_USB_FS, PCD_ISOINIncompleteCallback);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  /* USER CODE BEGIN EndPoint_Configuration */
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x00 , PCD_SNG_BUF, 0x18);
 800bc10:	687b      	ldr	r3, [r7, #4]
 800bc12:	f8d3 02c0 	ldr.w	r0, [r3, #704]	@ 0x2c0
 800bc16:	2318      	movs	r3, #24
 800bc18:	2200      	movs	r2, #0
 800bc1a:	2100      	movs	r1, #0
 800bc1c:	f7f7 ff52 	bl	8003ac4 <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x80 , PCD_SNG_BUF, 0x58);
 800bc20:	687b      	ldr	r3, [r7, #4]
 800bc22:	f8d3 02c0 	ldr.w	r0, [r3, #704]	@ 0x2c0
 800bc26:	2358      	movs	r3, #88	@ 0x58
 800bc28:	2200      	movs	r2, #0
 800bc2a:	2180      	movs	r1, #128	@ 0x80
 800bc2c:	f7f7 ff4a 	bl	8003ac4 <HAL_PCDEx_PMAConfig>
  /* USER CODE END EndPoint_Configuration */
  /* USER CODE BEGIN EndPoint_Configuration_HID */
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x81 , PCD_SNG_BUF, 0x100);
 800bc30:	687b      	ldr	r3, [r7, #4]
 800bc32:	f8d3 02c0 	ldr.w	r0, [r3, #704]	@ 0x2c0
 800bc36:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800bc3a:	2200      	movs	r2, #0
 800bc3c:	2181      	movs	r1, #129	@ 0x81
 800bc3e:	f7f7 ff41 	bl	8003ac4 <HAL_PCDEx_PMAConfig>
  /* USER CODE END EndPoint_Configuration_HID */
  return USBD_OK;
 800bc42:	2300      	movs	r3, #0
}
 800bc44:	4618      	mov	r0, r3
 800bc46:	3708      	adds	r7, #8
 800bc48:	46bd      	mov	sp, r7
 800bc4a:	bd80      	pop	{r7, pc}
 800bc4c:	200020ac 	.word	0x200020ac
 800bc50:	40005c00 	.word	0x40005c00

0800bc54 <USBD_LL_Start>:
  * @brief  Starts the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 800bc54:	b580      	push	{r7, lr}
 800bc56:	b084      	sub	sp, #16
 800bc58:	af00      	add	r7, sp, #0
 800bc5a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800bc5c:	2300      	movs	r3, #0
 800bc5e:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800bc60:	2300      	movs	r3, #0
 800bc62:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_Start(pdev->pData);
 800bc64:	687b      	ldr	r3, [r7, #4]
 800bc66:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 800bc6a:	4618      	mov	r0, r3
 800bc6c:	f7f6 fb19 	bl	80022a2 <HAL_PCD_Start>
 800bc70:	4603      	mov	r3, r0
 800bc72:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800bc74:	7bfb      	ldrb	r3, [r7, #15]
 800bc76:	4618      	mov	r0, r3
 800bc78:	f000 f93a 	bl	800bef0 <USBD_Get_USB_Status>
 800bc7c:	4603      	mov	r3, r0
 800bc7e:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800bc80:	7bbb      	ldrb	r3, [r7, #14]
}
 800bc82:	4618      	mov	r0, r3
 800bc84:	3710      	adds	r7, #16
 800bc86:	46bd      	mov	sp, r7
 800bc88:	bd80      	pop	{r7, pc}

0800bc8a <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
 800bc8a:	b580      	push	{r7, lr}
 800bc8c:	b084      	sub	sp, #16
 800bc8e:	af00      	add	r7, sp, #0
 800bc90:	6078      	str	r0, [r7, #4]
 800bc92:	4608      	mov	r0, r1
 800bc94:	4611      	mov	r1, r2
 800bc96:	461a      	mov	r2, r3
 800bc98:	4603      	mov	r3, r0
 800bc9a:	70fb      	strb	r3, [r7, #3]
 800bc9c:	460b      	mov	r3, r1
 800bc9e:	70bb      	strb	r3, [r7, #2]
 800bca0:	4613      	mov	r3, r2
 800bca2:	803b      	strh	r3, [r7, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800bca4:	2300      	movs	r3, #0
 800bca6:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800bca8:	2300      	movs	r3, #0
 800bcaa:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 800bcac:	687b      	ldr	r3, [r7, #4]
 800bcae:	f8d3 02c0 	ldr.w	r0, [r3, #704]	@ 0x2c0
 800bcb2:	78bb      	ldrb	r3, [r7, #2]
 800bcb4:	883a      	ldrh	r2, [r7, #0]
 800bcb6:	78f9      	ldrb	r1, [r7, #3]
 800bcb8:	f7f6 fc6d 	bl	8002596 <HAL_PCD_EP_Open>
 800bcbc:	4603      	mov	r3, r0
 800bcbe:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800bcc0:	7bfb      	ldrb	r3, [r7, #15]
 800bcc2:	4618      	mov	r0, r3
 800bcc4:	f000 f914 	bl	800bef0 <USBD_Get_USB_Status>
 800bcc8:	4603      	mov	r3, r0
 800bcca:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800bccc:	7bbb      	ldrb	r3, [r7, #14]
}
 800bcce:	4618      	mov	r0, r3
 800bcd0:	3710      	adds	r7, #16
 800bcd2:	46bd      	mov	sp, r7
 800bcd4:	bd80      	pop	{r7, pc}

0800bcd6 <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_CloseEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800bcd6:	b580      	push	{r7, lr}
 800bcd8:	b084      	sub	sp, #16
 800bcda:	af00      	add	r7, sp, #0
 800bcdc:	6078      	str	r0, [r7, #4]
 800bcde:	460b      	mov	r3, r1
 800bce0:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800bce2:	2300      	movs	r3, #0
 800bce4:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800bce6:	2300      	movs	r3, #0
 800bce8:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 800bcea:	687b      	ldr	r3, [r7, #4]
 800bcec:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 800bcf0:	78fa      	ldrb	r2, [r7, #3]
 800bcf2:	4611      	mov	r1, r2
 800bcf4:	4618      	mov	r0, r3
 800bcf6:	f7f6 fcab 	bl	8002650 <HAL_PCD_EP_Close>
 800bcfa:	4603      	mov	r3, r0
 800bcfc:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800bcfe:	7bfb      	ldrb	r3, [r7, #15]
 800bd00:	4618      	mov	r0, r3
 800bd02:	f000 f8f5 	bl	800bef0 <USBD_Get_USB_Status>
 800bd06:	4603      	mov	r3, r0
 800bd08:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800bd0a:	7bbb      	ldrb	r3, [r7, #14]
}
 800bd0c:	4618      	mov	r0, r3
 800bd0e:	3710      	adds	r7, #16
 800bd10:	46bd      	mov	sp, r7
 800bd12:	bd80      	pop	{r7, pc}

0800bd14 <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800bd14:	b580      	push	{r7, lr}
 800bd16:	b084      	sub	sp, #16
 800bd18:	af00      	add	r7, sp, #0
 800bd1a:	6078      	str	r0, [r7, #4]
 800bd1c:	460b      	mov	r3, r1
 800bd1e:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800bd20:	2300      	movs	r3, #0
 800bd22:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800bd24:	2300      	movs	r3, #0
 800bd26:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 800bd28:	687b      	ldr	r3, [r7, #4]
 800bd2a:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 800bd2e:	78fa      	ldrb	r2, [r7, #3]
 800bd30:	4611      	mov	r1, r2
 800bd32:	4618      	mov	r0, r3
 800bd34:	f7f6 fd3c 	bl	80027b0 <HAL_PCD_EP_SetStall>
 800bd38:	4603      	mov	r3, r0
 800bd3a:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800bd3c:	7bfb      	ldrb	r3, [r7, #15]
 800bd3e:	4618      	mov	r0, r3
 800bd40:	f000 f8d6 	bl	800bef0 <USBD_Get_USB_Status>
 800bd44:	4603      	mov	r3, r0
 800bd46:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800bd48:	7bbb      	ldrb	r3, [r7, #14]
}
 800bd4a:	4618      	mov	r0, r3
 800bd4c:	3710      	adds	r7, #16
 800bd4e:	46bd      	mov	sp, r7
 800bd50:	bd80      	pop	{r7, pc}

0800bd52 <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800bd52:	b580      	push	{r7, lr}
 800bd54:	b084      	sub	sp, #16
 800bd56:	af00      	add	r7, sp, #0
 800bd58:	6078      	str	r0, [r7, #4]
 800bd5a:	460b      	mov	r3, r1
 800bd5c:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800bd5e:	2300      	movs	r3, #0
 800bd60:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800bd62:	2300      	movs	r3, #0
 800bd64:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 800bd66:	687b      	ldr	r3, [r7, #4]
 800bd68:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 800bd6c:	78fa      	ldrb	r2, [r7, #3]
 800bd6e:	4611      	mov	r1, r2
 800bd70:	4618      	mov	r0, r3
 800bd72:	f7f6 fd7d 	bl	8002870 <HAL_PCD_EP_ClrStall>
 800bd76:	4603      	mov	r3, r0
 800bd78:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800bd7a:	7bfb      	ldrb	r3, [r7, #15]
 800bd7c:	4618      	mov	r0, r3
 800bd7e:	f000 f8b7 	bl	800bef0 <USBD_Get_USB_Status>
 800bd82:	4603      	mov	r3, r0
 800bd84:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800bd86:	7bbb      	ldrb	r3, [r7, #14]
}
 800bd88:	4618      	mov	r0, r3
 800bd8a:	3710      	adds	r7, #16
 800bd8c:	46bd      	mov	sp, r7
 800bd8e:	bd80      	pop	{r7, pc}

0800bd90 <USBD_LL_IsStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800bd90:	b480      	push	{r7}
 800bd92:	b085      	sub	sp, #20
 800bd94:	af00      	add	r7, sp, #0
 800bd96:	6078      	str	r0, [r7, #4]
 800bd98:	460b      	mov	r3, r1
 800bd9a:	70fb      	strb	r3, [r7, #3]
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 800bd9c:	687b      	ldr	r3, [r7, #4]
 800bd9e:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 800bda2:	60fb      	str	r3, [r7, #12]

  if((ep_addr & 0x80) == 0x80)
 800bda4:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800bda8:	2b00      	cmp	r3, #0
 800bdaa:	da0b      	bge.n	800bdc4 <USBD_LL_IsStallEP+0x34>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 800bdac:	78fb      	ldrb	r3, [r7, #3]
 800bdae:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800bdb2:	68f9      	ldr	r1, [r7, #12]
 800bdb4:	4613      	mov	r3, r2
 800bdb6:	009b      	lsls	r3, r3, #2
 800bdb8:	4413      	add	r3, r2
 800bdba:	00db      	lsls	r3, r3, #3
 800bdbc:	440b      	add	r3, r1
 800bdbe:	3312      	adds	r3, #18
 800bdc0:	781b      	ldrb	r3, [r3, #0]
 800bdc2:	e00b      	b.n	800bddc <USBD_LL_IsStallEP+0x4c>
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 800bdc4:	78fb      	ldrb	r3, [r7, #3]
 800bdc6:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800bdca:	68f9      	ldr	r1, [r7, #12]
 800bdcc:	4613      	mov	r3, r2
 800bdce:	009b      	lsls	r3, r3, #2
 800bdd0:	4413      	add	r3, r2
 800bdd2:	00db      	lsls	r3, r3, #3
 800bdd4:	440b      	add	r3, r1
 800bdd6:	f503 73a9 	add.w	r3, r3, #338	@ 0x152
 800bdda:	781b      	ldrb	r3, [r3, #0]
  }
}
 800bddc:	4618      	mov	r0, r3
 800bdde:	3714      	adds	r7, #20
 800bde0:	46bd      	mov	sp, r7
 800bde2:	bc80      	pop	{r7}
 800bde4:	4770      	bx	lr

0800bde6 <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 800bde6:	b580      	push	{r7, lr}
 800bde8:	b084      	sub	sp, #16
 800bdea:	af00      	add	r7, sp, #0
 800bdec:	6078      	str	r0, [r7, #4]
 800bdee:	460b      	mov	r3, r1
 800bdf0:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800bdf2:	2300      	movs	r3, #0
 800bdf4:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800bdf6:	2300      	movs	r3, #0
 800bdf8:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 800bdfa:	687b      	ldr	r3, [r7, #4]
 800bdfc:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 800be00:	78fa      	ldrb	r2, [r7, #3]
 800be02:	4611      	mov	r1, r2
 800be04:	4618      	mov	r0, r3
 800be06:	f7f6 fba2 	bl	800254e <HAL_PCD_SetAddress>
 800be0a:	4603      	mov	r3, r0
 800be0c:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800be0e:	7bfb      	ldrb	r3, [r7, #15]
 800be10:	4618      	mov	r0, r3
 800be12:	f000 f86d 	bl	800bef0 <USBD_Get_USB_Status>
 800be16:	4603      	mov	r3, r0
 800be18:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800be1a:	7bbb      	ldrb	r3, [r7, #14]
}
 800be1c:	4618      	mov	r0, r3
 800be1e:	3710      	adds	r7, #16
 800be20:	46bd      	mov	sp, r7
 800be22:	bd80      	pop	{r7, pc}

0800be24 <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint16_t size)
{
 800be24:	b580      	push	{r7, lr}
 800be26:	b086      	sub	sp, #24
 800be28:	af00      	add	r7, sp, #0
 800be2a:	60f8      	str	r0, [r7, #12]
 800be2c:	607a      	str	r2, [r7, #4]
 800be2e:	461a      	mov	r2, r3
 800be30:	460b      	mov	r3, r1
 800be32:	72fb      	strb	r3, [r7, #11]
 800be34:	4613      	mov	r3, r2
 800be36:	813b      	strh	r3, [r7, #8]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800be38:	2300      	movs	r3, #0
 800be3a:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800be3c:	2300      	movs	r3, #0
 800be3e:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 800be40:	68fb      	ldr	r3, [r7, #12]
 800be42:	f8d3 02c0 	ldr.w	r0, [r3, #704]	@ 0x2c0
 800be46:	893b      	ldrh	r3, [r7, #8]
 800be48:	7af9      	ldrb	r1, [r7, #11]
 800be4a:	687a      	ldr	r2, [r7, #4]
 800be4c:	f7f6 fc79 	bl	8002742 <HAL_PCD_EP_Transmit>
 800be50:	4603      	mov	r3, r0
 800be52:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800be54:	7dfb      	ldrb	r3, [r7, #23]
 800be56:	4618      	mov	r0, r3
 800be58:	f000 f84a 	bl	800bef0 <USBD_Get_USB_Status>
 800be5c:	4603      	mov	r3, r0
 800be5e:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 800be60:	7dbb      	ldrb	r3, [r7, #22]
}
 800be62:	4618      	mov	r0, r3
 800be64:	3718      	adds	r7, #24
 800be66:	46bd      	mov	sp, r7
 800be68:	bd80      	pop	{r7, pc}

0800be6a <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint16_t size)
{
 800be6a:	b580      	push	{r7, lr}
 800be6c:	b086      	sub	sp, #24
 800be6e:	af00      	add	r7, sp, #0
 800be70:	60f8      	str	r0, [r7, #12]
 800be72:	607a      	str	r2, [r7, #4]
 800be74:	461a      	mov	r2, r3
 800be76:	460b      	mov	r3, r1
 800be78:	72fb      	strb	r3, [r7, #11]
 800be7a:	4613      	mov	r3, r2
 800be7c:	813b      	strh	r3, [r7, #8]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800be7e:	2300      	movs	r3, #0
 800be80:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800be82:	2300      	movs	r3, #0
 800be84:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 800be86:	68fb      	ldr	r3, [r7, #12]
 800be88:	f8d3 02c0 	ldr.w	r0, [r3, #704]	@ 0x2c0
 800be8c:	893b      	ldrh	r3, [r7, #8]
 800be8e:	7af9      	ldrb	r1, [r7, #11]
 800be90:	687a      	ldr	r2, [r7, #4]
 800be92:	f7f6 fc25 	bl	80026e0 <HAL_PCD_EP_Receive>
 800be96:	4603      	mov	r3, r0
 800be98:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800be9a:	7dfb      	ldrb	r3, [r7, #23]
 800be9c:	4618      	mov	r0, r3
 800be9e:	f000 f827 	bl	800bef0 <USBD_Get_USB_Status>
 800bea2:	4603      	mov	r3, r0
 800bea4:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 800bea6:	7dbb      	ldrb	r3, [r7, #22]
}
 800bea8:	4618      	mov	r0, r3
 800beaa:	3718      	adds	r7, #24
 800beac:	46bd      	mov	sp, r7
 800beae:	bd80      	pop	{r7, pc}

0800beb0 <USBD_static_malloc>:
  * @brief  Static single allocation.
  * @param  size: Size of allocated memory
  * @retval None
  */
void *USBD_static_malloc(uint32_t size)
{
 800beb0:	b480      	push	{r7}
 800beb2:	b083      	sub	sp, #12
 800beb4:	af00      	add	r7, sp, #0
 800beb6:	6078      	str	r0, [r7, #4]
  static uint32_t mem[(sizeof(USBD_HID_HandleTypeDef)/4)+1];/* On 32-bit boundary */
  return mem;
 800beb8:	4b02      	ldr	r3, [pc, #8]	@ (800bec4 <USBD_static_malloc+0x14>)
}
 800beba:	4618      	mov	r0, r3
 800bebc:	370c      	adds	r7, #12
 800bebe:	46bd      	mov	sp, r7
 800bec0:	bc80      	pop	{r7}
 800bec2:	4770      	bx	lr
 800bec4:	20002384 	.word	0x20002384

0800bec8 <USBD_static_free>:
  * @brief  Dummy memory free
  * @param  p: Pointer to allocated  memory address
  * @retval None
  */
void USBD_static_free(void *p)
{
 800bec8:	b480      	push	{r7}
 800beca:	b083      	sub	sp, #12
 800becc:	af00      	add	r7, sp, #0
 800bece:	6078      	str	r0, [r7, #4]

}
 800bed0:	bf00      	nop
 800bed2:	370c      	adds	r7, #12
 800bed4:	46bd      	mov	sp, r7
 800bed6:	bc80      	pop	{r7}
 800bed8:	4770      	bx	lr

0800beda <HAL_PCDEx_SetConnectionState>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCDEx_SetConnectionState(PCD_HandleTypeDef *hpcd, uint8_t state)
#else
void HAL_PCDEx_SetConnectionState(PCD_HandleTypeDef *hpcd, uint8_t state)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800beda:	b480      	push	{r7}
 800bedc:	b083      	sub	sp, #12
 800bede:	af00      	add	r7, sp, #0
 800bee0:	6078      	str	r0, [r7, #4]
 800bee2:	460b      	mov	r3, r1
 800bee4:	70fb      	strb	r3, [r7, #3]
  {
    /* Configure High connection state. */

  }
  /* USER CODE END 6 */
}
 800bee6:	bf00      	nop
 800bee8:	370c      	adds	r7, #12
 800beea:	46bd      	mov	sp, r7
 800beec:	bc80      	pop	{r7}
 800beee:	4770      	bx	lr

0800bef0 <USBD_Get_USB_Status>:
  * @brief  Returns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBD_StatusTypeDef USBD_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 800bef0:	b480      	push	{r7}
 800bef2:	b085      	sub	sp, #20
 800bef4:	af00      	add	r7, sp, #0
 800bef6:	4603      	mov	r3, r0
 800bef8:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800befa:	2300      	movs	r3, #0
 800befc:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 800befe:	79fb      	ldrb	r3, [r7, #7]
 800bf00:	2b03      	cmp	r3, #3
 800bf02:	d817      	bhi.n	800bf34 <USBD_Get_USB_Status+0x44>
 800bf04:	a201      	add	r2, pc, #4	@ (adr r2, 800bf0c <USBD_Get_USB_Status+0x1c>)
 800bf06:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800bf0a:	bf00      	nop
 800bf0c:	0800bf1d 	.word	0x0800bf1d
 800bf10:	0800bf23 	.word	0x0800bf23
 800bf14:	0800bf29 	.word	0x0800bf29
 800bf18:	0800bf2f 	.word	0x0800bf2f
  {
    case HAL_OK :
      usb_status = USBD_OK;
 800bf1c:	2300      	movs	r3, #0
 800bf1e:	73fb      	strb	r3, [r7, #15]
    break;
 800bf20:	e00b      	b.n	800bf3a <USBD_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 800bf22:	2302      	movs	r3, #2
 800bf24:	73fb      	strb	r3, [r7, #15]
    break;
 800bf26:	e008      	b.n	800bf3a <USBD_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 800bf28:	2301      	movs	r3, #1
 800bf2a:	73fb      	strb	r3, [r7, #15]
    break;
 800bf2c:	e005      	b.n	800bf3a <USBD_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 800bf2e:	2302      	movs	r3, #2
 800bf30:	73fb      	strb	r3, [r7, #15]
    break;
 800bf32:	e002      	b.n	800bf3a <USBD_Get_USB_Status+0x4a>
    default :
      usb_status = USBD_FAIL;
 800bf34:	2302      	movs	r3, #2
 800bf36:	73fb      	strb	r3, [r7, #15]
    break;
 800bf38:	bf00      	nop
  }
  return usb_status;
 800bf3a:	7bfb      	ldrb	r3, [r7, #15]
}
 800bf3c:	4618      	mov	r0, r3
 800bf3e:	3714      	adds	r7, #20
 800bf40:	46bd      	mov	sp, r7
 800bf42:	bc80      	pop	{r7}
 800bf44:	4770      	bx	lr
 800bf46:	bf00      	nop

0800bf48 <memset>:
 800bf48:	4603      	mov	r3, r0
 800bf4a:	4402      	add	r2, r0
 800bf4c:	4293      	cmp	r3, r2
 800bf4e:	d100      	bne.n	800bf52 <memset+0xa>
 800bf50:	4770      	bx	lr
 800bf52:	f803 1b01 	strb.w	r1, [r3], #1
 800bf56:	e7f9      	b.n	800bf4c <memset+0x4>

0800bf58 <__libc_init_array>:
 800bf58:	b570      	push	{r4, r5, r6, lr}
 800bf5a:	2600      	movs	r6, #0
 800bf5c:	4d0c      	ldr	r5, [pc, #48]	@ (800bf90 <__libc_init_array+0x38>)
 800bf5e:	4c0d      	ldr	r4, [pc, #52]	@ (800bf94 <__libc_init_array+0x3c>)
 800bf60:	1b64      	subs	r4, r4, r5
 800bf62:	10a4      	asrs	r4, r4, #2
 800bf64:	42a6      	cmp	r6, r4
 800bf66:	d109      	bne.n	800bf7c <__libc_init_array+0x24>
 800bf68:	f000 f828 	bl	800bfbc <_init>
 800bf6c:	2600      	movs	r6, #0
 800bf6e:	4d0a      	ldr	r5, [pc, #40]	@ (800bf98 <__libc_init_array+0x40>)
 800bf70:	4c0a      	ldr	r4, [pc, #40]	@ (800bf9c <__libc_init_array+0x44>)
 800bf72:	1b64      	subs	r4, r4, r5
 800bf74:	10a4      	asrs	r4, r4, #2
 800bf76:	42a6      	cmp	r6, r4
 800bf78:	d105      	bne.n	800bf86 <__libc_init_array+0x2e>
 800bf7a:	bd70      	pop	{r4, r5, r6, pc}
 800bf7c:	f855 3b04 	ldr.w	r3, [r5], #4
 800bf80:	4798      	blx	r3
 800bf82:	3601      	adds	r6, #1
 800bf84:	e7ee      	b.n	800bf64 <__libc_init_array+0xc>
 800bf86:	f855 3b04 	ldr.w	r3, [r5], #4
 800bf8a:	4798      	blx	r3
 800bf8c:	3601      	adds	r6, #1
 800bf8e:	e7f2      	b.n	800bf76 <__libc_init_array+0x1e>
 800bf90:	0800c164 	.word	0x0800c164
 800bf94:	0800c164 	.word	0x0800c164
 800bf98:	0800c164 	.word	0x0800c164
 800bf9c:	0800c168 	.word	0x0800c168

0800bfa0 <memcpy>:
 800bfa0:	440a      	add	r2, r1
 800bfa2:	4291      	cmp	r1, r2
 800bfa4:	f100 33ff 	add.w	r3, r0, #4294967295
 800bfa8:	d100      	bne.n	800bfac <memcpy+0xc>
 800bfaa:	4770      	bx	lr
 800bfac:	b510      	push	{r4, lr}
 800bfae:	f811 4b01 	ldrb.w	r4, [r1], #1
 800bfb2:	4291      	cmp	r1, r2
 800bfb4:	f803 4f01 	strb.w	r4, [r3, #1]!
 800bfb8:	d1f9      	bne.n	800bfae <memcpy+0xe>
 800bfba:	bd10      	pop	{r4, pc}

0800bfbc <_init>:
 800bfbc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800bfbe:	bf00      	nop
 800bfc0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800bfc2:	bc08      	pop	{r3}
 800bfc4:	469e      	mov	lr, r3
 800bfc6:	4770      	bx	lr

0800bfc8 <_fini>:
 800bfc8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800bfca:	bf00      	nop
 800bfcc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800bfce:	bc08      	pop	{r3}
 800bfd0:	469e      	mov	lr, r3
 800bfd2:	4770      	bx	lr
