{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 18 21:36:26 2013 " "Info: Processing started: Wed Dec 18 21:36:26 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off ALU -c ALU " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off ALU -c ALU" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "dCopy\[0\] " "Warning: Node \"dCopy\[0\]\" is a latch" {  } { { "ALU.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/ALU/ALU.vhd" 21 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "signedT\[7\] " "Warning: Node \"signedT\[7\]\" is a latch" {  } { { "ALU.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/ALU/ALU.vhd" 23 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "signedT\[6\] " "Warning: Node \"signedT\[6\]\" is a latch" {  } { { "ALU.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/ALU/ALU.vhd" 23 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "signedT\[5\] " "Warning: Node \"signedT\[5\]\" is a latch" {  } { { "ALU.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/ALU/ALU.vhd" 23 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "signedT\[4\] " "Warning: Node \"signedT\[4\]\" is a latch" {  } { { "ALU.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/ALU/ALU.vhd" 23 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "signedT\[3\] " "Warning: Node \"signedT\[3\]\" is a latch" {  } { { "ALU.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/ALU/ALU.vhd" 23 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "signedT\[2\] " "Warning: Node \"signedT\[2\]\" is a latch" {  } { { "ALU.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/ALU/ALU.vhd" 23 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "signedT\[0\] " "Warning: Node \"signedT\[0\]\" is a latch" {  } { { "ALU.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/ALU/ALU.vhd" 23 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "signedS\[4\] " "Warning: Node \"signedS\[4\]\" is a latch" {  } { { "ALU.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/ALU/ALU.vhd" 22 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "signedS\[5\] " "Warning: Node \"signedS\[5\]\" is a latch" {  } { { "ALU.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/ALU/ALU.vhd" 22 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "signedS\[6\] " "Warning: Node \"signedS\[6\]\" is a latch" {  } { { "ALU.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/ALU/ALU.vhd" 22 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "signedS\[7\] " "Warning: Node \"signedS\[7\]\" is a latch" {  } { { "ALU.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/ALU/ALU.vhd" 22 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "signedT\[1\] " "Warning: Node \"signedT\[1\]\" is a latch" {  } { { "ALU.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/ALU/ALU.vhd" 23 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "signedS\[0\] " "Warning: Node \"signedS\[0\]\" is a latch" {  } { { "ALU.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/ALU/ALU.vhd" 22 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "signedS\[1\] " "Warning: Node \"signedS\[1\]\" is a latch" {  } { { "ALU.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/ALU/ALU.vhd" 22 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "signedS\[3\] " "Warning: Node \"signedS\[3\]\" is a latch" {  } { { "ALU.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/ALU/ALU.vhd" 22 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "signedS\[2\] " "Warning: Node \"signedS\[2\]\" is a latch" {  } { { "ALU.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/ALU/ALU.vhd" 22 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "d\[0\]\$latch " "Warning: Node \"d\[0\]\$latch\" is a latch" {  } { { "ALU.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/ALU/ALU.vhd" 27 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "dCopy\[1\] " "Warning: Node \"dCopy\[1\]\" is a latch" {  } { { "ALU.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/ALU/ALU.vhd" 21 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "d\[1\]\$latch " "Warning: Node \"d\[1\]\$latch\" is a latch" {  } { { "ALU.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/ALU/ALU.vhd" 27 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "dCopy\[2\] " "Warning: Node \"dCopy\[2\]\" is a latch" {  } { { "ALU.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/ALU/ALU.vhd" 21 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "d\[2\]\$latch " "Warning: Node \"d\[2\]\$latch\" is a latch" {  } { { "ALU.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/ALU/ALU.vhd" 27 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "dCopy\[3\] " "Warning: Node \"dCopy\[3\]\" is a latch" {  } { { "ALU.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/ALU/ALU.vhd" 21 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "d\[3\]\$latch " "Warning: Node \"d\[3\]\$latch\" is a latch" {  } { { "ALU.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/ALU/ALU.vhd" 27 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "dCopy\[4\] " "Warning: Node \"dCopy\[4\]\" is a latch" {  } { { "ALU.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/ALU/ALU.vhd" 21 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "d\[4\]\$latch " "Warning: Node \"d\[4\]\$latch\" is a latch" {  } { { "ALU.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/ALU/ALU.vhd" 27 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "dCopy\[5\] " "Warning: Node \"dCopy\[5\]\" is a latch" {  } { { "ALU.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/ALU/ALU.vhd" 21 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "d\[5\]\$latch " "Warning: Node \"d\[5\]\$latch\" is a latch" {  } { { "ALU.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/ALU/ALU.vhd" 27 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "dCopy\[6\] " "Warning: Node \"dCopy\[6\]\" is a latch" {  } { { "ALU.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/ALU/ALU.vhd" 21 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "d\[6\]\$latch " "Warning: Node \"d\[6\]\$latch\" is a latch" {  } { { "ALU.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/ALU/ALU.vhd" 27 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "dCopy\[7\] " "Warning: Node \"dCopy\[7\]\" is a latch" {  } { { "ALU.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/ALU/ALU.vhd" 21 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "d\[7\]\$latch " "Warning: Node \"d\[7\]\$latch\" is a latch" {  } { { "ALU.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/ALU/ALU.vhd" 27 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "overflow\$latch " "Warning: Node \"overflow\$latch\" is a latch" {  } { { "ALU.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/ALU/ALU.vhd" 27 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "zero\$latch " "Warning: Node \"zero\$latch\" is a latch" {  } { { "ALU.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/ALU/ALU.vhd" 27 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "signedD\[0\] " "Warning: Node \"signedD\[0\]\" is a latch" {  } { { "ALU.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/ALU/ALU.vhd" 24 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "signedD\[1\] " "Warning: Node \"signedD\[1\]\" is a latch" {  } { { "ALU.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/ALU/ALU.vhd" 24 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "signedD\[2\] " "Warning: Node \"signedD\[2\]\" is a latch" {  } { { "ALU.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/ALU/ALU.vhd" 24 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "signedD\[3\] " "Warning: Node \"signedD\[3\]\" is a latch" {  } { { "ALU.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/ALU/ALU.vhd" 24 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "signedD\[4\] " "Warning: Node \"signedD\[4\]\" is a latch" {  } { { "ALU.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/ALU/ALU.vhd" 24 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "signedD\[5\] " "Warning: Node \"signedD\[5\]\" is a latch" {  } { { "ALU.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/ALU/ALU.vhd" 24 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "signedD\[6\] " "Warning: Node \"signedD\[6\]\" is a latch" {  } { { "ALU.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/ALU/ALU.vhd" 24 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "signedD\[7\] " "Warning: Node \"signedD\[7\]\" is a latch" {  } { { "ALU.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/ALU/ALU.vhd" 24 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "aluFlag " "Info: Assuming node \"aluFlag\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." {  } { { "ALU.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/ALU/ALU.vhd" 9 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "opCode\[3\] " "Info: Assuming node \"opCode\[3\]\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." {  } { { "ALU.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/ALU/ALU.vhd" 11 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "opCode\[0\] " "Info: Assuming node \"opCode\[0\]\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." {  } { { "ALU.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/ALU/ALU.vhd" 11 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "opCode\[2\] " "Info: Assuming node \"opCode\[2\]\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." {  } { { "ALU.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/ALU/ALU.vhd" 11 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "opCode\[1\] " "Info: Assuming node \"opCode\[1\]\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." {  } { { "ALU.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/ALU/ALU.vhd" 11 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "aluCode\[0\] " "Info: Assuming node \"aluCode\[0\]\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." {  } { { "ALU.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/ALU/ALU.vhd" 12 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "aluCode\[1\] " "Info: Assuming node \"aluCode\[1\]\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." {  } { { "ALU.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/ALU/ALU.vhd" 12 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "s\[7\] " "Info: Assuming node \"s\[7\]\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." {  } { { "ALU.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/ALU/ALU.vhd" 8 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "s\[6\] " "Info: Assuming node \"s\[6\]\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." {  } { { "ALU.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/ALU/ALU.vhd" 8 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "t\[6\] " "Info: Assuming node \"t\[6\]\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." {  } { { "ALU.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/ALU/ALU.vhd" 8 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "t\[7\] " "Info: Assuming node \"t\[7\]\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." {  } { { "ALU.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/ALU/ALU.vhd" 8 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "t\[5\] " "Info: Assuming node \"t\[5\]\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." {  } { { "ALU.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/ALU/ALU.vhd" 8 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "s\[5\] " "Info: Assuming node \"s\[5\]\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." {  } { { "ALU.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/ALU/ALU.vhd" 8 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "t\[4\] " "Info: Assuming node \"t\[4\]\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." {  } { { "ALU.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/ALU/ALU.vhd" 8 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "s\[4\] " "Info: Assuming node \"s\[4\]\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." {  } { { "ALU.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/ALU/ALU.vhd" 8 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "aluCode\[2\] " "Info: Assuming node \"aluCode\[2\]\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." {  } { { "ALU.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/ALU/ALU.vhd" 12 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "t\[2\] " "Info: Assuming node \"t\[2\]\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." {  } { { "ALU.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/ALU/ALU.vhd" 8 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "s\[2\] " "Info: Assuming node \"s\[2\]\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." {  } { { "ALU.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/ALU/ALU.vhd" 8 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "s\[3\] " "Info: Assuming node \"s\[3\]\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." {  } { { "ALU.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/ALU/ALU.vhd" 8 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "t\[3\] " "Info: Assuming node \"t\[3\]\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." {  } { { "ALU.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/ALU/ALU.vhd" 8 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "t\[1\] " "Info: Assuming node \"t\[1\]\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." {  } { { "ALU.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/ALU/ALU.vhd" 8 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "t\[0\] " "Info: Assuming node \"t\[0\]\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." {  } { { "ALU.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/ALU/ALU.vhd" 8 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "s\[0\] " "Info: Assuming node \"s\[0\]\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." {  } { { "ALU.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/ALU/ALU.vhd" 8 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "s\[1\] " "Info: Assuming node \"s\[1\]\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." {  } { { "ALU.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/ALU/ALU.vhd" 8 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "18 " "Warning: Found 18 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_GATED_CLK" "Mux39~21 " "Info: Detected gated clock \"Mux39~21\" as buffer" {  } { { "ALU.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/ALU/ALU.vhd" 38 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Mux39~21" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Mux39~9 " "Info: Detected gated clock \"Mux39~9\" as buffer" {  } { { "ALU.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/ALU/ALU.vhd" 38 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Mux39~9" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Mux7~1 " "Info: Detected gated clock \"Mux7~1\" as buffer" {  } { { "ALU.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/ALU/ALU.vhd" 38 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Mux7~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "dCopy\[1\]~11 " "Info: Detected gated clock \"dCopy\[1\]~11\" as buffer" {  } { { "ALU.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/ALU/ALU.vhd" 21 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dCopy\[1\]~11" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "LessThan0~4 " "Info: Detected gated clock \"LessThan0~4\" as buffer" {  } { { "ALU.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/ALU/ALU.vhd" 74 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "LessThan0~4" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "d\[7\]~62 " "Info: Detected gated clock \"d\[7\]~62\" as buffer" {  } { { "ALU.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/ALU/ALU.vhd" 27 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "d\[7\]~62" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Mux39~12 " "Info: Detected gated clock \"Mux39~12\" as buffer" {  } { { "ALU.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/ALU/ALU.vhd" 38 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Mux39~12" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Mux39~5 " "Info: Detected gated clock \"Mux39~5\" as buffer" {  } { { "ALU.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/ALU/ALU.vhd" 38 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Mux39~5" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "LessThan0~3 " "Info: Detected gated clock \"LessThan0~3\" as buffer" {  } { { "ALU.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/ALU/ALU.vhd" 74 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "LessThan0~3" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Mux39~3 " "Info: Detected gated clock \"Mux39~3\" as buffer" {  } { { "ALU.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/ALU/ALU.vhd" 38 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Mux39~3" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Mux39~2 " "Info: Detected gated clock \"Mux39~2\" as buffer" {  } { { "ALU.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/ALU/ALU.vhd" 38 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Mux39~2" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Mux39~1 " "Info: Detected gated clock \"Mux39~1\" as buffer" {  } { { "ALU.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/ALU/ALU.vhd" 38 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Mux39~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Mux39~0 " "Info: Detected gated clock \"Mux39~0\" as buffer" {  } { { "ALU.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/ALU/ALU.vhd" 38 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Mux39~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "LessThan0~2 " "Info: Detected gated clock \"LessThan0~2\" as buffer" {  } { { "ALU.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/ALU/ALU.vhd" 74 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "LessThan0~2" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "LessThan0~1 " "Info: Detected gated clock \"LessThan0~1\" as buffer" {  } { { "ALU.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/ALU/ALU.vhd" 74 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "LessThan0~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "LessThan0~0 " "Info: Detected gated clock \"LessThan0~0\" as buffer" {  } { { "ALU.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/ALU/ALU.vhd" 74 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "LessThan0~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Mux22~14 " "Info: Detected gated clock \"Mux22~14\" as buffer" {  } { { "ALU.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/ALU/ALU.vhd" 38 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Mux22~14" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "dCopy\[1\]~3 " "Info: Detected gated clock \"dCopy\[1\]~3\" as buffer" {  } { { "ALU.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/ALU/ALU.vhd" 21 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dCopy\[1\]~3" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "aluFlag register signedT\[0\] register d\[2\]\$latch 27.62 MHz 36.2 ns Internal " "Info: Clock \"aluFlag\" has Internal fmax of 27.62 MHz between source register \"signedT\[0\]\" and destination register \"d\[2\]\$latch\" (period= 36.2 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "37.000 ns + Longest register register " "Info: + Longest register to register delay is 37.000 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns signedT\[0\] 1 REG LC1_C14 18 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC1_C14; Fanout = 18; REG Node = 'signedT\[0\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { signedT[0] } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/ALU/ALU.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.500 ns) + CELL(1.400 ns) 1.900 ns lpm_add_sub:Add2\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[0\]~COUT 2 COMB LC5_C14 2 " "Info: 2: + IC(0.500 ns) + CELL(1.400 ns) = 1.900 ns; Loc. = LC5_C14; Fanout = 2; COMB Node = 'lpm_add_sub:Add2\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[0\]~COUT'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.900 ns" { signedT[0] lpm_add_sub:Add2|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~COUT } "NODE_NAME" } } { "a_csnbuffer.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.300 ns) 2.200 ns lpm_add_sub:Add2\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[1\]~COUT 3 COMB LC6_C14 2 " "Info: 3: + IC(0.000 ns) + CELL(0.300 ns) = 2.200 ns; Loc. = LC6_C14; Fanout = 2; COMB Node = 'lpm_add_sub:Add2\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[1\]~COUT'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.300 ns" { lpm_add_sub:Add2|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~COUT lpm_add_sub:Add2|addcore:adder|a_csnbuffer:result_node|cs_buffer[1]~COUT } "NODE_NAME" } } { "a_csnbuffer.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.300 ns) 2.500 ns lpm_add_sub:Add2\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[2\]~COUT 4 COMB LC7_C14 2 " "Info: 4: + IC(0.000 ns) + CELL(0.300 ns) = 2.500 ns; Loc. = LC7_C14; Fanout = 2; COMB Node = 'lpm_add_sub:Add2\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[2\]~COUT'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.300 ns" { lpm_add_sub:Add2|addcore:adder|a_csnbuffer:result_node|cs_buffer[1]~COUT lpm_add_sub:Add2|addcore:adder|a_csnbuffer:result_node|cs_buffer[2]~COUT } "NODE_NAME" } } { "a_csnbuffer.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.300 ns) 2.800 ns lpm_add_sub:Add2\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[3\]~COUT 5 COMB LC8_C14 2 " "Info: 5: + IC(0.000 ns) + CELL(0.300 ns) = 2.800 ns; Loc. = LC8_C14; Fanout = 2; COMB Node = 'lpm_add_sub:Add2\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[3\]~COUT'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.300 ns" { lpm_add_sub:Add2|addcore:adder|a_csnbuffer:result_node|cs_buffer[2]~COUT lpm_add_sub:Add2|addcore:adder|a_csnbuffer:result_node|cs_buffer[3]~COUT } "NODE_NAME" } } { "a_csnbuffer.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.100 ns) + CELL(0.300 ns) 4.200 ns lpm_add_sub:Add2\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[4\]~COUT 6 COMB LC1_C16 2 " "Info: 6: + IC(1.100 ns) + CELL(0.300 ns) = 4.200 ns; Loc. = LC1_C16; Fanout = 2; COMB Node = 'lpm_add_sub:Add2\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[4\]~COUT'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.400 ns" { lpm_add_sub:Add2|addcore:adder|a_csnbuffer:result_node|cs_buffer[3]~COUT lpm_add_sub:Add2|addcore:adder|a_csnbuffer:result_node|cs_buffer[4]~COUT } "NODE_NAME" } } { "a_csnbuffer.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.300 ns) 4.500 ns lpm_add_sub:Add2\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[5\]~COUT 7 COMB LC2_C16 2 " "Info: 7: + IC(0.000 ns) + CELL(0.300 ns) = 4.500 ns; Loc. = LC2_C16; Fanout = 2; COMB Node = 'lpm_add_sub:Add2\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[5\]~COUT'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.300 ns" { lpm_add_sub:Add2|addcore:adder|a_csnbuffer:result_node|cs_buffer[4]~COUT lpm_add_sub:Add2|addcore:adder|a_csnbuffer:result_node|cs_buffer[5]~COUT } "NODE_NAME" } } { "a_csnbuffer.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.300 ns) 4.800 ns lpm_add_sub:Add2\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[6\]~COUT 8 COMB LC3_C16 2 " "Info: 8: + IC(0.000 ns) + CELL(0.300 ns) = 4.800 ns; Loc. = LC3_C16; Fanout = 2; COMB Node = 'lpm_add_sub:Add2\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[6\]~COUT'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.300 ns" { lpm_add_sub:Add2|addcore:adder|a_csnbuffer:result_node|cs_buffer[5]~COUT lpm_add_sub:Add2|addcore:adder|a_csnbuffer:result_node|cs_buffer[6]~COUT } "NODE_NAME" } } { "a_csnbuffer.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.300 ns) 5.100 ns lpm_add_sub:Add2\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[7\]~COUT 9 COMB LC4_C16 1 " "Info: 9: + IC(0.000 ns) + CELL(0.300 ns) = 5.100 ns; Loc. = LC4_C16; Fanout = 1; COMB Node = 'lpm_add_sub:Add2\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[7\]~COUT'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.300 ns" { lpm_add_sub:Add2|addcore:adder|a_csnbuffer:result_node|cs_buffer[6]~COUT lpm_add_sub:Add2|addcore:adder|a_csnbuffer:result_node|cs_buffer[7]~COUT } "NODE_NAME" } } { "a_csnbuffer.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.200 ns) 6.300 ns lpm_add_sub:Add2\|addcore:adder\|unreg_res_node\[8\] 10 COMB LC5_C16 1 " "Info: 10: + IC(0.000 ns) + CELL(1.200 ns) = 6.300 ns; Loc. = LC5_C16; Fanout = 1; COMB Node = 'lpm_add_sub:Add2\|addcore:adder\|unreg_res_node\[8\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.200 ns" { lpm_add_sub:Add2|addcore:adder|a_csnbuffer:result_node|cs_buffer[7]~COUT lpm_add_sub:Add2|addcore:adder|unreg_res_node[8] } "NODE_NAME" } } { "addcore.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/addcore.tdf" 98 16 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.500 ns) + CELL(2.700 ns) 9.500 ns d~42 11 COMB LC7_C16 1 " "Info: 11: + IC(0.500 ns) + CELL(2.700 ns) = 9.500 ns; Loc. = LC7_C16; Fanout = 1; COMB Node = 'd~42'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.200 ns" { lpm_add_sub:Add2|addcore:adder|unreg_res_node[8] d~42 } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/ALU/ALU.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.500 ns) + CELL(2.400 ns) 12.400 ns d~43 12 COMB LC8_C16 7 " "Info: 12: + IC(0.500 ns) + CELL(2.400 ns) = 12.400 ns; Loc. = LC8_C16; Fanout = 7; COMB Node = 'd~43'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.900 ns" { d~42 d~43 } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/ALU/ALU.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.000 ns) + CELL(2.400 ns) 17.800 ns d~45 13 COMB LC2_C17 10 " "Info: 13: + IC(3.000 ns) + CELL(2.400 ns) = 17.800 ns; Loc. = LC2_C17; Fanout = 10; COMB Node = 'd~45'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.400 ns" { d~43 d~45 } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/ALU/ALU.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.300 ns) + CELL(2.400 ns) 24.500 ns d~80 14 COMB LC4_C23 1 " "Info: 14: + IC(4.300 ns) + CELL(2.400 ns) = 24.500 ns; Loc. = LC4_C23; Fanout = 1; COMB Node = 'd~80'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.700 ns" { d~45 d~80 } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/ALU/ALU.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.500 ns) + CELL(2.700 ns) 27.700 ns Mux27~0 15 COMB LC5_C23 1 " "Info: 15: + IC(0.500 ns) + CELL(2.700 ns) = 27.700 ns; Loc. = LC5_C23; Fanout = 1; COMB Node = 'Mux27~0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.200 ns" { d~80 Mux27~0 } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/ALU/ALU.vhd" 40 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.500 ns) + CELL(2.700 ns) 30.900 ns Mux27~1 16 COMB LC7_C23 1 " "Info: 16: + IC(0.500 ns) + CELL(2.700 ns) = 30.900 ns; Loc. = LC7_C23; Fanout = 1; COMB Node = 'Mux27~1'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.200 ns" { Mux27~0 Mux27~1 } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/ALU/ALU.vhd" 40 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.500 ns) + CELL(2.700 ns) 34.100 ns Mux26~11 17 COMB LC8_C23 1 " "Info: 17: + IC(0.500 ns) + CELL(2.700 ns) = 34.100 ns; Loc. = LC8_C23; Fanout = 1; COMB Node = 'Mux26~11'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.200 ns" { Mux27~1 Mux26~11 } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/ALU/ALU.vhd" 38 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.500 ns) + CELL(2.400 ns) 37.000 ns d\[2\]\$latch 18 REG LC3_C23 1 " "Info: 18: + IC(0.500 ns) + CELL(2.400 ns) = 37.000 ns; Loc. = LC3_C23; Fanout = 1; REG Node = 'd\[2\]\$latch'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.900 ns" { Mux26~11 d[2]$latch } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/ALU/ALU.vhd" 27 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "25.100 ns ( 67.84 % ) " "Info: Total cell delay = 25.100 ns ( 67.84 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "11.900 ns ( 32.16 % ) " "Info: Total interconnect delay = 11.900 ns ( 32.16 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "37.000 ns" { signedT[0] lpm_add_sub:Add2|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~COUT lpm_add_sub:Add2|addcore:adder|a_csnbuffer:result_node|cs_buffer[1]~COUT lpm_add_sub:Add2|addcore:adder|a_csnbuffer:result_node|cs_buffer[2]~COUT lpm_add_sub:Add2|addcore:adder|a_csnbuffer:result_node|cs_buffer[3]~COUT lpm_add_sub:Add2|addcore:adder|a_csnbuffer:result_node|cs_buffer[4]~COUT lpm_add_sub:Add2|addcore:adder|a_csnbuffer:result_node|cs_buffer[5]~COUT lpm_add_sub:Add2|addcore:adder|a_csnbuffer:result_node|cs_buffer[6]~COUT lpm_add_sub:Add2|addcore:adder|a_csnbuffer:result_node|cs_buffer[7]~COUT lpm_add_sub:Add2|addcore:adder|unreg_res_node[8] d~42 d~43 d~45 d~80 Mux27~0 Mux27~1 Mux26~11 d[2]$latch } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "37.000 ns" { signedT[0] {} lpm_add_sub:Add2|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~COUT {} lpm_add_sub:Add2|addcore:adder|a_csnbuffer:result_node|cs_buffer[1]~COUT {} lpm_add_sub:Add2|addcore:adder|a_csnbuffer:result_node|cs_buffer[2]~COUT {} lpm_add_sub:Add2|addcore:adder|a_csnbuffer:result_node|cs_buffer[3]~COUT {} lpm_add_sub:Add2|addcore:adder|a_csnbuffer:result_node|cs_buffer[4]~COUT {} lpm_add_sub:Add2|addcore:adder|a_csnbuffer:result_node|cs_buffer[5]~COUT {} lpm_add_sub:Add2|addcore:adder|a_csnbuffer:result_node|cs_buffer[6]~COUT {} lpm_add_sub:Add2|addcore:adder|a_csnbuffer:result_node|cs_buffer[7]~COUT {} lpm_add_sub:Add2|addcore:adder|unreg_res_node[8] {} d~42 {} d~43 {} d~45 {} d~80 {} Mux27~0 {} Mux27~1 {} Mux26~11 {} d[2]$latch {} } { 0.000ns 0.500ns 0.000ns 0.000ns 0.000ns 1.100ns 0.000ns 0.000ns 0.000ns 0.000ns 0.500ns 0.500ns 3.000ns 4.300ns 0.500ns 0.500ns 0.500ns 0.500ns } { 0.000ns 1.400ns 0.300ns 0.300ns 0.300ns 0.300ns 0.300ns 0.300ns 0.300ns 1.200ns 2.700ns 2.400ns 2.400ns 2.400ns 2.700ns 2.700ns 2.700ns 2.400ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "6.700 ns - Smallest " "Info: - Smallest clock skew is 6.700 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "aluFlag destination 20.000 ns + Shortest register " "Info: + Shortest clock path from clock \"aluFlag\" to destination register is 20.000 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.900 ns) 2.900 ns aluFlag 1 CLK PIN_210 28 " "Info: 1: + IC(0.000 ns) + CELL(2.900 ns) = 2.900 ns; Loc. = PIN_210; Fanout = 28; CLK Node = 'aluFlag'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { aluFlag } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/ALU/ALU.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(7.400 ns) + CELL(2.400 ns) 12.700 ns d\[7\]~62 2 COMB LC7_C35 8 " "Info: 2: + IC(7.400 ns) + CELL(2.400 ns) = 12.700 ns; Loc. = LC7_C35; Fanout = 8; COMB Node = 'd\[7\]~62'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.800 ns" { aluFlag d[7]~62 } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/ALU/ALU.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.600 ns) + CELL(2.700 ns) 20.000 ns d\[2\]\$latch 3 REG LC3_C23 1 " "Info: 3: + IC(4.600 ns) + CELL(2.700 ns) = 20.000 ns; Loc. = LC3_C23; Fanout = 1; REG Node = 'd\[2\]\$latch'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.300 ns" { d[7]~62 d[2]$latch } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/ALU/ALU.vhd" 27 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "8.000 ns ( 40.00 % ) " "Info: Total cell delay = 8.000 ns ( 40.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "12.000 ns ( 60.00 % ) " "Info: Total interconnect delay = 12.000 ns ( 60.00 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "20.000 ns" { aluFlag d[7]~62 d[2]$latch } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "20.000 ns" { aluFlag {} aluFlag~out {} d[7]~62 {} d[2]$latch {} } { 0.000ns 0.000ns 7.400ns 4.600ns } { 0.000ns 2.900ns 2.400ns 2.700ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "aluFlag source 13.300 ns - Longest register " "Info: - Longest clock path from clock \"aluFlag\" to source register is 13.300 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.900 ns) 2.900 ns aluFlag 1 CLK PIN_210 28 " "Info: 1: + IC(0.000 ns) + CELL(2.900 ns) = 2.900 ns; Loc. = PIN_210; Fanout = 28; CLK Node = 'aluFlag'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { aluFlag } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/ALU/ALU.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(7.700 ns) + CELL(2.700 ns) 13.300 ns signedT\[0\] 2 REG LC1_C14 18 " "Info: 2: + IC(7.700 ns) + CELL(2.700 ns) = 13.300 ns; Loc. = LC1_C14; Fanout = 18; REG Node = 'signedT\[0\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "10.400 ns" { aluFlag signedT[0] } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/ALU/ALU.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.600 ns ( 42.11 % ) " "Info: Total cell delay = 5.600 ns ( 42.11 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.700 ns ( 57.89 % ) " "Info: Total interconnect delay = 7.700 ns ( 57.89 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "13.300 ns" { aluFlag signedT[0] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "13.300 ns" { aluFlag {} aluFlag~out {} signedT[0] {} } { 0.000ns 0.000ns 7.700ns } { 0.000ns 2.900ns 2.700ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "20.000 ns" { aluFlag d[7]~62 d[2]$latch } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "20.000 ns" { aluFlag {} aluFlag~out {} d[7]~62 {} d[2]$latch {} } { 0.000ns 0.000ns 7.400ns 4.600ns } { 0.000ns 2.900ns 2.400ns 2.700ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "13.300 ns" { aluFlag signedT[0] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "13.300 ns" { aluFlag {} aluFlag~out {} signedT[0] {} } { 0.000ns 0.000ns 7.700ns } { 0.000ns 2.900ns 2.700ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "ALU.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/ALU/ALU.vhd" 23 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "5.900 ns + " "Info: + Micro setup delay of destination is 5.900 ns" {  } { { "ALU.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/ALU/ALU.vhd" 27 0 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "37.000 ns" { signedT[0] lpm_add_sub:Add2|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~COUT lpm_add_sub:Add2|addcore:adder|a_csnbuffer:result_node|cs_buffer[1]~COUT lpm_add_sub:Add2|addcore:adder|a_csnbuffer:result_node|cs_buffer[2]~COUT lpm_add_sub:Add2|addcore:adder|a_csnbuffer:result_node|cs_buffer[3]~COUT lpm_add_sub:Add2|addcore:adder|a_csnbuffer:result_node|cs_buffer[4]~COUT lpm_add_sub:Add2|addcore:adder|a_csnbuffer:result_node|cs_buffer[5]~COUT lpm_add_sub:Add2|addcore:adder|a_csnbuffer:result_node|cs_buffer[6]~COUT lpm_add_sub:Add2|addcore:adder|a_csnbuffer:result_node|cs_buffer[7]~COUT lpm_add_sub:Add2|addcore:adder|unreg_res_node[8] d~42 d~43 d~45 d~80 Mux27~0 Mux27~1 Mux26~11 d[2]$latch } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "37.000 ns" { signedT[0] {} lpm_add_sub:Add2|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~COUT {} lpm_add_sub:Add2|addcore:adder|a_csnbuffer:result_node|cs_buffer[1]~COUT {} lpm_add_sub:Add2|addcore:adder|a_csnbuffer:result_node|cs_buffer[2]~COUT {} lpm_add_sub:Add2|addcore:adder|a_csnbuffer:result_node|cs_buffer[3]~COUT {} lpm_add_sub:Add2|addcore:adder|a_csnbuffer:result_node|cs_buffer[4]~COUT {} lpm_add_sub:Add2|addcore:adder|a_csnbuffer:result_node|cs_buffer[5]~COUT {} lpm_add_sub:Add2|addcore:adder|a_csnbuffer:result_node|cs_buffer[6]~COUT {} lpm_add_sub:Add2|addcore:adder|a_csnbuffer:result_node|cs_buffer[7]~COUT {} lpm_add_sub:Add2|addcore:adder|unreg_res_node[8] {} d~42 {} d~43 {} d~45 {} d~80 {} Mux27~0 {} Mux27~1 {} Mux26~11 {} d[2]$latch {} } { 0.000ns 0.500ns 0.000ns 0.000ns 0.000ns 1.100ns 0.000ns 0.000ns 0.000ns 0.000ns 0.500ns 0.500ns 3.000ns 4.300ns 0.500ns 0.500ns 0.500ns 0.500ns } { 0.000ns 1.400ns 0.300ns 0.300ns 0.300ns 0.300ns 0.300ns 0.300ns 0.300ns 1.200ns 2.700ns 2.400ns 2.400ns 2.400ns 2.700ns 2.700ns 2.700ns 2.400ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "20.000 ns" { aluFlag d[7]~62 d[2]$latch } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "20.000 ns" { aluFlag {} aluFlag~out {} d[7]~62 {} d[2]$latch {} } { 0.000ns 0.000ns 7.400ns 4.600ns } { 0.000ns 2.900ns 2.400ns 2.700ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "13.300 ns" { aluFlag signedT[0] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "13.300 ns" { aluFlag {} aluFlag~out {} signedT[0] {} } { 0.000ns 0.000ns 7.700ns } { 0.000ns 2.900ns 2.700ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "opCode\[3\] register dCopy\[0\] register d\[0\]\$latch 65.79 MHz 15.2 ns Internal " "Info: Clock \"opCode\[3\]\" has Internal fmax of 65.79 MHz between source register \"dCopy\[0\]\" and destination register \"d\[0\]\$latch\" (period= 15.2 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "9.000 ns + Longest register register " "Info: + Longest register to register delay is 9.000 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns dCopy\[0\] 1 REG LC6_C18 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC6_C18; Fanout = 2; REG Node = 'dCopy\[0\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { dCopy[0] } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/ALU/ALU.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.500 ns) + CELL(2.700 ns) 3.200 ns Mux22~12 2 COMB LC1_C18 1 " "Info: 2: + IC(0.500 ns) + CELL(2.700 ns) = 3.200 ns; Loc. = LC1_C18; Fanout = 1; COMB Node = 'Mux22~12'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.200 ns" { dCopy[0] Mux22~12 } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/ALU/ALU.vhd" 38 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.500 ns) + CELL(2.400 ns) 6.100 ns Mux22~13 3 COMB LC8_C18 1 " "Info: 3: + IC(0.500 ns) + CELL(2.400 ns) = 6.100 ns; Loc. = LC8_C18; Fanout = 1; COMB Node = 'Mux22~13'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.900 ns" { Mux22~12 Mux22~13 } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/ALU/ALU.vhd" 38 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.500 ns) + CELL(2.400 ns) 9.000 ns d\[0\]\$latch 4 REG LC7_C18 1 " "Info: 4: + IC(0.500 ns) + CELL(2.400 ns) = 9.000 ns; Loc. = LC7_C18; Fanout = 1; REG Node = 'd\[0\]\$latch'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.900 ns" { Mux22~13 d[0]$latch } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/ALU/ALU.vhd" 27 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "7.500 ns ( 83.33 % ) " "Info: Total cell delay = 7.500 ns ( 83.33 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.500 ns ( 16.67 % ) " "Info: Total interconnect delay = 1.500 ns ( 16.67 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.000 ns" { dCopy[0] Mux22~12 Mux22~13 d[0]$latch } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "9.000 ns" { dCopy[0] {} Mux22~12 {} Mux22~13 {} d[0]$latch {} } { 0.000ns 0.500ns 0.500ns 0.500ns } { 0.000ns 2.700ns 2.400ns 2.400ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.300 ns - Smallest " "Info: - Smallest clock skew is -0.300 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "opCode\[3\] destination 30.200 ns + Shortest register " "Info: + Shortest clock path from clock \"opCode\[3\]\" to destination register is 30.200 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(10.300 ns) 10.300 ns opCode\[3\] 1 CLK PIN_213 21 " "Info: 1: + IC(0.000 ns) + CELL(10.300 ns) = 10.300 ns; Loc. = PIN_213; Fanout = 21; CLK Node = 'opCode\[3\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { opCode[3] } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/ALU/ALU.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.500 ns) + CELL(2.400 ns) 19.200 ns dCopy\[1\]~3 2 COMB LC2_C35 2 " "Info: 2: + IC(6.500 ns) + CELL(2.400 ns) = 19.200 ns; Loc. = LC2_C35; Fanout = 2; COMB Node = 'dCopy\[1\]~3'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.900 ns" { opCode[3] dCopy[1]~3 } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/ALU/ALU.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.500 ns) + CELL(2.700 ns) 22.400 ns d\[7\]~62 3 COMB LC7_C35 8 " "Info: 3: + IC(0.500 ns) + CELL(2.700 ns) = 22.400 ns; Loc. = LC7_C35; Fanout = 8; COMB Node = 'd\[7\]~62'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.200 ns" { dCopy[1]~3 d[7]~62 } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/ALU/ALU.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.100 ns) + CELL(2.700 ns) 30.200 ns d\[0\]\$latch 4 REG LC7_C18 1 " "Info: 4: + IC(5.100 ns) + CELL(2.700 ns) = 30.200 ns; Loc. = LC7_C18; Fanout = 1; REG Node = 'd\[0\]\$latch'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.800 ns" { d[7]~62 d[0]$latch } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/ALU/ALU.vhd" 27 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "18.100 ns ( 59.93 % ) " "Info: Total cell delay = 18.100 ns ( 59.93 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "12.100 ns ( 40.07 % ) " "Info: Total interconnect delay = 12.100 ns ( 40.07 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "30.200 ns" { opCode[3] dCopy[1]~3 d[7]~62 d[0]$latch } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "30.200 ns" { opCode[3] {} opCode[3]~out {} dCopy[1]~3 {} d[7]~62 {} d[0]$latch {} } { 0.000ns 0.000ns 6.500ns 0.500ns 5.100ns } { 0.000ns 10.300ns 2.400ns 2.700ns 2.700ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "opCode\[3\] source 30.500 ns - Longest register " "Info: - Longest clock path from clock \"opCode\[3\]\" to source register is 30.500 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(10.300 ns) 10.300 ns opCode\[3\] 1 CLK PIN_213 21 " "Info: 1: + IC(0.000 ns) + CELL(10.300 ns) = 10.300 ns; Loc. = PIN_213; Fanout = 21; CLK Node = 'opCode\[3\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { opCode[3] } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/ALU/ALU.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.500 ns) + CELL(2.700 ns) 19.500 ns Mux22~14 2 COMB LC3_C35 2 " "Info: 2: + IC(6.500 ns) + CELL(2.700 ns) = 19.500 ns; Loc. = LC3_C35; Fanout = 2; COMB Node = 'Mux22~14'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.200 ns" { opCode[3] Mux22~14 } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/ALU/ALU.vhd" 38 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.500 ns) + CELL(2.700 ns) 22.700 ns dCopy\[1\]~11 3 COMB LC1_C35 8 " "Info: 3: + IC(0.500 ns) + CELL(2.700 ns) = 22.700 ns; Loc. = LC1_C35; Fanout = 8; COMB Node = 'dCopy\[1\]~11'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.200 ns" { Mux22~14 dCopy[1]~11 } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/ALU/ALU.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.100 ns) + CELL(2.700 ns) 30.500 ns dCopy\[0\] 4 REG LC6_C18 2 " "Info: 4: + IC(5.100 ns) + CELL(2.700 ns) = 30.500 ns; Loc. = LC6_C18; Fanout = 2; REG Node = 'dCopy\[0\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.800 ns" { dCopy[1]~11 dCopy[0] } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/ALU/ALU.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "18.400 ns ( 60.33 % ) " "Info: Total cell delay = 18.400 ns ( 60.33 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "12.100 ns ( 39.67 % ) " "Info: Total interconnect delay = 12.100 ns ( 39.67 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "30.500 ns" { opCode[3] Mux22~14 dCopy[1]~11 dCopy[0] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "30.500 ns" { opCode[3] {} opCode[3]~out {} Mux22~14 {} dCopy[1]~11 {} dCopy[0] {} } { 0.000ns 0.000ns 6.500ns 0.500ns 5.100ns } { 0.000ns 10.300ns 2.700ns 2.700ns 2.700ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "30.200 ns" { opCode[3] dCopy[1]~3 d[7]~62 d[0]$latch } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "30.200 ns" { opCode[3] {} opCode[3]~out {} dCopy[1]~3 {} d[7]~62 {} d[0]$latch {} } { 0.000ns 0.000ns 6.500ns 0.500ns 5.100ns } { 0.000ns 10.300ns 2.400ns 2.700ns 2.700ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "30.500 ns" { opCode[3] Mux22~14 dCopy[1]~11 dCopy[0] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "30.500 ns" { opCode[3] {} opCode[3]~out {} Mux22~14 {} dCopy[1]~11 {} dCopy[0] {} } { 0.000ns 0.000ns 6.500ns 0.500ns 5.100ns } { 0.000ns 10.300ns 2.700ns 2.700ns 2.700ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "ALU.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/ALU/ALU.vhd" 21 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "5.900 ns + " "Info: + Micro setup delay of destination is 5.900 ns" {  } { { "ALU.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/ALU/ALU.vhd" 27 0 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.000 ns" { dCopy[0] Mux22~12 Mux22~13 d[0]$latch } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "9.000 ns" { dCopy[0] {} Mux22~12 {} Mux22~13 {} d[0]$latch {} } { 0.000ns 0.500ns 0.500ns 0.500ns } { 0.000ns 2.700ns 2.400ns 2.400ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "30.200 ns" { opCode[3] dCopy[1]~3 d[7]~62 d[0]$latch } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "30.200 ns" { opCode[3] {} opCode[3]~out {} dCopy[1]~3 {} d[7]~62 {} d[0]$latch {} } { 0.000ns 0.000ns 6.500ns 0.500ns 5.100ns } { 0.000ns 10.300ns 2.400ns 2.700ns 2.700ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "30.500 ns" { opCode[3] Mux22~14 dCopy[1]~11 dCopy[0] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "30.500 ns" { opCode[3] {} opCode[3]~out {} Mux22~14 {} dCopy[1]~11 {} dCopy[0] {} } { 0.000ns 0.000ns 6.500ns 0.500ns 5.100ns } { 0.000ns 10.300ns 2.700ns 2.700ns 2.700ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "opCode\[0\] register dCopy\[0\] register d\[0\]\$latch 57.14 MHz 17.5 ns Internal " "Info: Clock \"opCode\[0\]\" has Internal fmax of 57.14 MHz between source register \"dCopy\[0\]\" and destination register \"d\[0\]\$latch\" (period= 17.5 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "9.000 ns + Longest register register " "Info: + Longest register to register delay is 9.000 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns dCopy\[0\] 1 REG LC6_C18 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC6_C18; Fanout = 2; REG Node = 'dCopy\[0\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { dCopy[0] } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/ALU/ALU.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.500 ns) + CELL(2.700 ns) 3.200 ns Mux22~12 2 COMB LC1_C18 1 " "Info: 2: + IC(0.500 ns) + CELL(2.700 ns) = 3.200 ns; Loc. = LC1_C18; Fanout = 1; COMB Node = 'Mux22~12'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.200 ns" { dCopy[0] Mux22~12 } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/ALU/ALU.vhd" 38 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.500 ns) + CELL(2.400 ns) 6.100 ns Mux22~13 3 COMB LC8_C18 1 " "Info: 3: + IC(0.500 ns) + CELL(2.400 ns) = 6.100 ns; Loc. = LC8_C18; Fanout = 1; COMB Node = 'Mux22~13'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.900 ns" { Mux22~12 Mux22~13 } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/ALU/ALU.vhd" 38 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.500 ns) + CELL(2.400 ns) 9.000 ns d\[0\]\$latch 4 REG LC7_C18 1 " "Info: 4: + IC(0.500 ns) + CELL(2.400 ns) = 9.000 ns; Loc. = LC7_C18; Fanout = 1; REG Node = 'd\[0\]\$latch'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.900 ns" { Mux22~13 d[0]$latch } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/ALU/ALU.vhd" 27 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "7.500 ns ( 83.33 % ) " "Info: Total cell delay = 7.500 ns ( 83.33 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.500 ns ( 16.67 % ) " "Info: Total interconnect delay = 1.500 ns ( 16.67 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.000 ns" { dCopy[0] Mux22~12 Mux22~13 d[0]$latch } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "9.000 ns" { dCopy[0] {} Mux22~12 {} Mux22~13 {} d[0]$latch {} } { 0.000ns 0.500ns 0.500ns 0.500ns } { 0.000ns 2.700ns 2.400ns 2.400ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-2.600 ns - Smallest " "Info: - Smallest clock skew is -2.600 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "opCode\[0\] destination 32.700 ns + Shortest register " "Info: + Shortest clock path from clock \"opCode\[0\]\" to destination register is 32.700 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(10.300 ns) 10.300 ns opCode\[0\] 1 CLK PIN_65 22 " "Info: 1: + IC(0.000 ns) + CELL(10.300 ns) = 10.300 ns; Loc. = PIN_65; Fanout = 22; CLK Node = 'opCode\[0\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { opCode[0] } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/ALU/ALU.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(8.700 ns) + CELL(2.700 ns) 21.700 ns dCopy\[1\]~3 2 COMB LC2_C35 2 " "Info: 2: + IC(8.700 ns) + CELL(2.700 ns) = 21.700 ns; Loc. = LC2_C35; Fanout = 2; COMB Node = 'dCopy\[1\]~3'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "11.400 ns" { opCode[0] dCopy[1]~3 } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/ALU/ALU.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.500 ns) + CELL(2.700 ns) 24.900 ns d\[7\]~62 3 COMB LC7_C35 8 " "Info: 3: + IC(0.500 ns) + CELL(2.700 ns) = 24.900 ns; Loc. = LC7_C35; Fanout = 8; COMB Node = 'd\[7\]~62'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.200 ns" { dCopy[1]~3 d[7]~62 } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/ALU/ALU.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.100 ns) + CELL(2.700 ns) 32.700 ns d\[0\]\$latch 4 REG LC7_C18 1 " "Info: 4: + IC(5.100 ns) + CELL(2.700 ns) = 32.700 ns; Loc. = LC7_C18; Fanout = 1; REG Node = 'd\[0\]\$latch'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.800 ns" { d[7]~62 d[0]$latch } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/ALU/ALU.vhd" 27 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "18.400 ns ( 56.27 % ) " "Info: Total cell delay = 18.400 ns ( 56.27 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "14.300 ns ( 43.73 % ) " "Info: Total interconnect delay = 14.300 ns ( 43.73 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "32.700 ns" { opCode[0] dCopy[1]~3 d[7]~62 d[0]$latch } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "32.700 ns" { opCode[0] {} opCode[0]~out {} dCopy[1]~3 {} d[7]~62 {} d[0]$latch {} } { 0.000ns 0.000ns 8.700ns 0.500ns 5.100ns } { 0.000ns 10.300ns 2.700ns 2.700ns 2.700ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "opCode\[0\] source 35.300 ns - Longest register " "Info: - Longest clock path from clock \"opCode\[0\]\" to source register is 35.300 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(10.300 ns) 10.300 ns opCode\[0\] 1 CLK PIN_65 22 " "Info: 1: + IC(0.000 ns) + CELL(10.300 ns) = 10.300 ns; Loc. = PIN_65; Fanout = 22; CLK Node = 'opCode\[0\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { opCode[0] } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/ALU/ALU.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(9.100 ns) + CELL(2.400 ns) 21.800 ns Mux7~1 2 COMB LC1_C27 2 " "Info: 2: + IC(9.100 ns) + CELL(2.400 ns) = 21.800 ns; Loc. = LC1_C27; Fanout = 2; COMB Node = 'Mux7~1'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "11.500 ns" { opCode[0] Mux7~1 } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/ALU/ALU.vhd" 38 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.000 ns) + CELL(2.700 ns) 27.500 ns dCopy\[1\]~11 3 COMB LC1_C35 8 " "Info: 3: + IC(3.000 ns) + CELL(2.700 ns) = 27.500 ns; Loc. = LC1_C35; Fanout = 8; COMB Node = 'dCopy\[1\]~11'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.700 ns" { Mux7~1 dCopy[1]~11 } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/ALU/ALU.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.100 ns) + CELL(2.700 ns) 35.300 ns dCopy\[0\] 4 REG LC6_C18 2 " "Info: 4: + IC(5.100 ns) + CELL(2.700 ns) = 35.300 ns; Loc. = LC6_C18; Fanout = 2; REG Node = 'dCopy\[0\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.800 ns" { dCopy[1]~11 dCopy[0] } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/ALU/ALU.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "18.100 ns ( 51.27 % ) " "Info: Total cell delay = 18.100 ns ( 51.27 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "17.200 ns ( 48.73 % ) " "Info: Total interconnect delay = 17.200 ns ( 48.73 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "35.300 ns" { opCode[0] Mux7~1 dCopy[1]~11 dCopy[0] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "35.300 ns" { opCode[0] {} opCode[0]~out {} Mux7~1 {} dCopy[1]~11 {} dCopy[0] {} } { 0.000ns 0.000ns 9.100ns 3.000ns 5.100ns } { 0.000ns 10.300ns 2.400ns 2.700ns 2.700ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "32.700 ns" { opCode[0] dCopy[1]~3 d[7]~62 d[0]$latch } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "32.700 ns" { opCode[0] {} opCode[0]~out {} dCopy[1]~3 {} d[7]~62 {} d[0]$latch {} } { 0.000ns 0.000ns 8.700ns 0.500ns 5.100ns } { 0.000ns 10.300ns 2.700ns 2.700ns 2.700ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "35.300 ns" { opCode[0] Mux7~1 dCopy[1]~11 dCopy[0] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "35.300 ns" { opCode[0] {} opCode[0]~out {} Mux7~1 {} dCopy[1]~11 {} dCopy[0] {} } { 0.000ns 0.000ns 9.100ns 3.000ns 5.100ns } { 0.000ns 10.300ns 2.400ns 2.700ns 2.700ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "ALU.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/ALU/ALU.vhd" 21 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "5.900 ns + " "Info: + Micro setup delay of destination is 5.900 ns" {  } { { "ALU.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/ALU/ALU.vhd" 27 0 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.000 ns" { dCopy[0] Mux22~12 Mux22~13 d[0]$latch } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "9.000 ns" { dCopy[0] {} Mux22~12 {} Mux22~13 {} d[0]$latch {} } { 0.000ns 0.500ns 0.500ns 0.500ns } { 0.000ns 2.700ns 2.400ns 2.400ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "32.700 ns" { opCode[0] dCopy[1]~3 d[7]~62 d[0]$latch } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "32.700 ns" { opCode[0] {} opCode[0]~out {} dCopy[1]~3 {} d[7]~62 {} d[0]$latch {} } { 0.000ns 0.000ns 8.700ns 0.500ns 5.100ns } { 0.000ns 10.300ns 2.700ns 2.700ns 2.700ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "35.300 ns" { opCode[0] Mux7~1 dCopy[1]~11 dCopy[0] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "35.300 ns" { opCode[0] {} opCode[0]~out {} Mux7~1 {} dCopy[1]~11 {} dCopy[0] {} } { 0.000ns 0.000ns 9.100ns 3.000ns 5.100ns } { 0.000ns 10.300ns 2.400ns 2.700ns 2.700ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "opCode\[2\] register dCopy\[0\] register d\[0\]\$latch 65.79 MHz 15.2 ns Internal " "Info: Clock \"opCode\[2\]\" has Internal fmax of 65.79 MHz between source register \"dCopy\[0\]\" and destination register \"d\[0\]\$latch\" (period= 15.2 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "9.000 ns + Longest register register " "Info: + Longest register to register delay is 9.000 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns dCopy\[0\] 1 REG LC6_C18 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC6_C18; Fanout = 2; REG Node = 'dCopy\[0\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { dCopy[0] } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/ALU/ALU.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.500 ns) + CELL(2.700 ns) 3.200 ns Mux22~12 2 COMB LC1_C18 1 " "Info: 2: + IC(0.500 ns) + CELL(2.700 ns) = 3.200 ns; Loc. = LC1_C18; Fanout = 1; COMB Node = 'Mux22~12'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.200 ns" { dCopy[0] Mux22~12 } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/ALU/ALU.vhd" 38 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.500 ns) + CELL(2.400 ns) 6.100 ns Mux22~13 3 COMB LC8_C18 1 " "Info: 3: + IC(0.500 ns) + CELL(2.400 ns) = 6.100 ns; Loc. = LC8_C18; Fanout = 1; COMB Node = 'Mux22~13'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.900 ns" { Mux22~12 Mux22~13 } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/ALU/ALU.vhd" 38 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.500 ns) + CELL(2.400 ns) 9.000 ns d\[0\]\$latch 4 REG LC7_C18 1 " "Info: 4: + IC(0.500 ns) + CELL(2.400 ns) = 9.000 ns; Loc. = LC7_C18; Fanout = 1; REG Node = 'd\[0\]\$latch'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.900 ns" { Mux22~13 d[0]$latch } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/ALU/ALU.vhd" 27 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "7.500 ns ( 83.33 % ) " "Info: Total cell delay = 7.500 ns ( 83.33 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.500 ns ( 16.67 % ) " "Info: Total interconnect delay = 1.500 ns ( 16.67 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.000 ns" { dCopy[0] Mux22~12 Mux22~13 d[0]$latch } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "9.000 ns" { dCopy[0] {} Mux22~12 {} Mux22~13 {} d[0]$latch {} } { 0.000ns 0.500ns 0.500ns 0.500ns } { 0.000ns 2.700ns 2.400ns 2.400ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.300 ns - Smallest " "Info: - Smallest clock skew is -0.300 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "opCode\[2\] destination 24.300 ns + Shortest register " "Info: + Shortest clock path from clock \"opCode\[2\]\" to destination register is 24.300 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.900 ns) 2.900 ns opCode\[2\] 1 CLK PIN_92 23 " "Info: 1: + IC(0.000 ns) + CELL(2.900 ns) = 2.900 ns; Loc. = PIN_92; Fanout = 23; CLK Node = 'opCode\[2\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { opCode[2] } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/ALU/ALU.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(8.000 ns) + CELL(2.400 ns) 13.300 ns Mux22~14 2 COMB LC3_C35 2 " "Info: 2: + IC(8.000 ns) + CELL(2.400 ns) = 13.300 ns; Loc. = LC3_C35; Fanout = 2; COMB Node = 'Mux22~14'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "10.400 ns" { opCode[2] Mux22~14 } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/ALU/ALU.vhd" 38 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.500 ns) + CELL(2.700 ns) 16.500 ns d\[7\]~62 3 COMB LC7_C35 8 " "Info: 3: + IC(0.500 ns) + CELL(2.700 ns) = 16.500 ns; Loc. = LC7_C35; Fanout = 8; COMB Node = 'd\[7\]~62'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.200 ns" { Mux22~14 d[7]~62 } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/ALU/ALU.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.100 ns) + CELL(2.700 ns) 24.300 ns d\[0\]\$latch 4 REG LC7_C18 1 " "Info: 4: + IC(5.100 ns) + CELL(2.700 ns) = 24.300 ns; Loc. = LC7_C18; Fanout = 1; REG Node = 'd\[0\]\$latch'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.800 ns" { d[7]~62 d[0]$latch } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/ALU/ALU.vhd" 27 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "10.700 ns ( 44.03 % ) " "Info: Total cell delay = 10.700 ns ( 44.03 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "13.600 ns ( 55.97 % ) " "Info: Total interconnect delay = 13.600 ns ( 55.97 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "24.300 ns" { opCode[2] Mux22~14 d[7]~62 d[0]$latch } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "24.300 ns" { opCode[2] {} opCode[2]~out {} Mux22~14 {} d[7]~62 {} d[0]$latch {} } { 0.000ns 0.000ns 8.000ns 0.500ns 5.100ns } { 0.000ns 2.900ns 2.400ns 2.700ns 2.700ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "opCode\[2\] source 24.600 ns - Longest register " "Info: - Longest clock path from clock \"opCode\[2\]\" to source register is 24.600 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.900 ns) 2.900 ns opCode\[2\] 1 CLK PIN_92 23 " "Info: 1: + IC(0.000 ns) + CELL(2.900 ns) = 2.900 ns; Loc. = PIN_92; Fanout = 23; CLK Node = 'opCode\[2\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { opCode[2] } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/ALU/ALU.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(8.000 ns) + CELL(2.700 ns) 13.600 ns dCopy\[1\]~3 2 COMB LC2_C35 2 " "Info: 2: + IC(8.000 ns) + CELL(2.700 ns) = 13.600 ns; Loc. = LC2_C35; Fanout = 2; COMB Node = 'dCopy\[1\]~3'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "10.700 ns" { opCode[2] dCopy[1]~3 } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/ALU/ALU.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.500 ns) + CELL(2.700 ns) 16.800 ns dCopy\[1\]~11 3 COMB LC1_C35 8 " "Info: 3: + IC(0.500 ns) + CELL(2.700 ns) = 16.800 ns; Loc. = LC1_C35; Fanout = 8; COMB Node = 'dCopy\[1\]~11'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.200 ns" { dCopy[1]~3 dCopy[1]~11 } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/ALU/ALU.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.100 ns) + CELL(2.700 ns) 24.600 ns dCopy\[0\] 4 REG LC6_C18 2 " "Info: 4: + IC(5.100 ns) + CELL(2.700 ns) = 24.600 ns; Loc. = LC6_C18; Fanout = 2; REG Node = 'dCopy\[0\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.800 ns" { dCopy[1]~11 dCopy[0] } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/ALU/ALU.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "11.000 ns ( 44.72 % ) " "Info: Total cell delay = 11.000 ns ( 44.72 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "13.600 ns ( 55.28 % ) " "Info: Total interconnect delay = 13.600 ns ( 55.28 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "24.600 ns" { opCode[2] dCopy[1]~3 dCopy[1]~11 dCopy[0] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "24.600 ns" { opCode[2] {} opCode[2]~out {} dCopy[1]~3 {} dCopy[1]~11 {} dCopy[0] {} } { 0.000ns 0.000ns 8.000ns 0.500ns 5.100ns } { 0.000ns 2.900ns 2.700ns 2.700ns 2.700ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "24.300 ns" { opCode[2] Mux22~14 d[7]~62 d[0]$latch } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "24.300 ns" { opCode[2] {} opCode[2]~out {} Mux22~14 {} d[7]~62 {} d[0]$latch {} } { 0.000ns 0.000ns 8.000ns 0.500ns 5.100ns } { 0.000ns 2.900ns 2.400ns 2.700ns 2.700ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "24.600 ns" { opCode[2] dCopy[1]~3 dCopy[1]~11 dCopy[0] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "24.600 ns" { opCode[2] {} opCode[2]~out {} dCopy[1]~3 {} dCopy[1]~11 {} dCopy[0] {} } { 0.000ns 0.000ns 8.000ns 0.500ns 5.100ns } { 0.000ns 2.900ns 2.700ns 2.700ns 2.700ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "ALU.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/ALU/ALU.vhd" 21 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "5.900 ns + " "Info: + Micro setup delay of destination is 5.900 ns" {  } { { "ALU.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/ALU/ALU.vhd" 27 0 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.000 ns" { dCopy[0] Mux22~12 Mux22~13 d[0]$latch } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "9.000 ns" { dCopy[0] {} Mux22~12 {} Mux22~13 {} d[0]$latch {} } { 0.000ns 0.500ns 0.500ns 0.500ns } { 0.000ns 2.700ns 2.400ns 2.400ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "24.300 ns" { opCode[2] Mux22~14 d[7]~62 d[0]$latch } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "24.300 ns" { opCode[2] {} opCode[2]~out {} Mux22~14 {} d[7]~62 {} d[0]$latch {} } { 0.000ns 0.000ns 8.000ns 0.500ns 5.100ns } { 0.000ns 2.900ns 2.400ns 2.700ns 2.700ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "24.600 ns" { opCode[2] dCopy[1]~3 dCopy[1]~11 dCopy[0] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "24.600 ns" { opCode[2] {} opCode[2]~out {} dCopy[1]~3 {} dCopy[1]~11 {} dCopy[0] {} } { 0.000ns 0.000ns 8.000ns 0.500ns 5.100ns } { 0.000ns 2.900ns 2.700ns 2.700ns 2.700ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "opCode\[1\] register dCopy\[0\] register d\[0\]\$latch 55.56 MHz 18.0 ns Internal " "Info: Clock \"opCode\[1\]\" has Internal fmax of 55.56 MHz between source register \"dCopy\[0\]\" and destination register \"d\[0\]\$latch\" (period= 18.0 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "9.000 ns + Longest register register " "Info: + Longest register to register delay is 9.000 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns dCopy\[0\] 1 REG LC6_C18 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC6_C18; Fanout = 2; REG Node = 'dCopy\[0\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { dCopy[0] } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/ALU/ALU.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.500 ns) + CELL(2.700 ns) 3.200 ns Mux22~12 2 COMB LC1_C18 1 " "Info: 2: + IC(0.500 ns) + CELL(2.700 ns) = 3.200 ns; Loc. = LC1_C18; Fanout = 1; COMB Node = 'Mux22~12'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.200 ns" { dCopy[0] Mux22~12 } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/ALU/ALU.vhd" 38 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.500 ns) + CELL(2.400 ns) 6.100 ns Mux22~13 3 COMB LC8_C18 1 " "Info: 3: + IC(0.500 ns) + CELL(2.400 ns) = 6.100 ns; Loc. = LC8_C18; Fanout = 1; COMB Node = 'Mux22~13'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.900 ns" { Mux22~12 Mux22~13 } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/ALU/ALU.vhd" 38 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.500 ns) + CELL(2.400 ns) 9.000 ns d\[0\]\$latch 4 REG LC7_C18 1 " "Info: 4: + IC(0.500 ns) + CELL(2.400 ns) = 9.000 ns; Loc. = LC7_C18; Fanout = 1; REG Node = 'd\[0\]\$latch'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.900 ns" { Mux22~13 d[0]$latch } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/ALU/ALU.vhd" 27 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "7.500 ns ( 83.33 % ) " "Info: Total cell delay = 7.500 ns ( 83.33 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.500 ns ( 16.67 % ) " "Info: Total interconnect delay = 1.500 ns ( 16.67 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.000 ns" { dCopy[0] Mux22~12 Mux22~13 d[0]$latch } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "9.000 ns" { dCopy[0] {} Mux22~12 {} Mux22~13 {} d[0]$latch {} } { 0.000ns 0.500ns 0.500ns 0.500ns } { 0.000ns 2.700ns 2.400ns 2.400ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-3.100 ns - Smallest " "Info: - Smallest clock skew is -3.100 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "opCode\[1\] destination 24.800 ns + Shortest register " "Info: + Shortest clock path from clock \"opCode\[1\]\" to destination register is 24.800 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.900 ns) 2.900 ns opCode\[1\] 1 CLK PIN_90 24 " "Info: 1: + IC(0.000 ns) + CELL(2.900 ns) = 2.900 ns; Loc. = PIN_90; Fanout = 24; CLK Node = 'opCode\[1\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { opCode[1] } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/ALU/ALU.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(8.200 ns) + CELL(2.700 ns) 13.800 ns dCopy\[1\]~3 2 COMB LC2_C35 2 " "Info: 2: + IC(8.200 ns) + CELL(2.700 ns) = 13.800 ns; Loc. = LC2_C35; Fanout = 2; COMB Node = 'dCopy\[1\]~3'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "10.900 ns" { opCode[1] dCopy[1]~3 } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/ALU/ALU.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.500 ns) + CELL(2.700 ns) 17.000 ns d\[7\]~62 3 COMB LC7_C35 8 " "Info: 3: + IC(0.500 ns) + CELL(2.700 ns) = 17.000 ns; Loc. = LC7_C35; Fanout = 8; COMB Node = 'd\[7\]~62'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.200 ns" { dCopy[1]~3 d[7]~62 } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/ALU/ALU.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.100 ns) + CELL(2.700 ns) 24.800 ns d\[0\]\$latch 4 REG LC7_C18 1 " "Info: 4: + IC(5.100 ns) + CELL(2.700 ns) = 24.800 ns; Loc. = LC7_C18; Fanout = 1; REG Node = 'd\[0\]\$latch'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.800 ns" { d[7]~62 d[0]$latch } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/ALU/ALU.vhd" 27 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "11.000 ns ( 44.35 % ) " "Info: Total cell delay = 11.000 ns ( 44.35 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "13.800 ns ( 55.65 % ) " "Info: Total interconnect delay = 13.800 ns ( 55.65 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "24.800 ns" { opCode[1] dCopy[1]~3 d[7]~62 d[0]$latch } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "24.800 ns" { opCode[1] {} opCode[1]~out {} dCopy[1]~3 {} d[7]~62 {} d[0]$latch {} } { 0.000ns 0.000ns 8.200ns 0.500ns 5.100ns } { 0.000ns 2.900ns 2.700ns 2.700ns 2.700ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "opCode\[1\] source 27.900 ns - Longest register " "Info: - Longest clock path from clock \"opCode\[1\]\" to source register is 27.900 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.900 ns) 2.900 ns opCode\[1\] 1 CLK PIN_90 24 " "Info: 1: + IC(0.000 ns) + CELL(2.900 ns) = 2.900 ns; Loc. = PIN_90; Fanout = 24; CLK Node = 'opCode\[1\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { opCode[1] } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/ALU/ALU.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(8.800 ns) + CELL(2.700 ns) 14.400 ns Mux7~1 2 COMB LC1_C27 2 " "Info: 2: + IC(8.800 ns) + CELL(2.700 ns) = 14.400 ns; Loc. = LC1_C27; Fanout = 2; COMB Node = 'Mux7~1'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "11.500 ns" { opCode[1] Mux7~1 } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/ALU/ALU.vhd" 38 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.000 ns) + CELL(2.700 ns) 20.100 ns dCopy\[1\]~11 3 COMB LC1_C35 8 " "Info: 3: + IC(3.000 ns) + CELL(2.700 ns) = 20.100 ns; Loc. = LC1_C35; Fanout = 8; COMB Node = 'dCopy\[1\]~11'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.700 ns" { Mux7~1 dCopy[1]~11 } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/ALU/ALU.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.100 ns) + CELL(2.700 ns) 27.900 ns dCopy\[0\] 4 REG LC6_C18 2 " "Info: 4: + IC(5.100 ns) + CELL(2.700 ns) = 27.900 ns; Loc. = LC6_C18; Fanout = 2; REG Node = 'dCopy\[0\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.800 ns" { dCopy[1]~11 dCopy[0] } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/ALU/ALU.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "11.000 ns ( 39.43 % ) " "Info: Total cell delay = 11.000 ns ( 39.43 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "16.900 ns ( 60.57 % ) " "Info: Total interconnect delay = 16.900 ns ( 60.57 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "27.900 ns" { opCode[1] Mux7~1 dCopy[1]~11 dCopy[0] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "27.900 ns" { opCode[1] {} opCode[1]~out {} Mux7~1 {} dCopy[1]~11 {} dCopy[0] {} } { 0.000ns 0.000ns 8.800ns 3.000ns 5.100ns } { 0.000ns 2.900ns 2.700ns 2.700ns 2.700ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "24.800 ns" { opCode[1] dCopy[1]~3 d[7]~62 d[0]$latch } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "24.800 ns" { opCode[1] {} opCode[1]~out {} dCopy[1]~3 {} d[7]~62 {} d[0]$latch {} } { 0.000ns 0.000ns 8.200ns 0.500ns 5.100ns } { 0.000ns 2.900ns 2.700ns 2.700ns 2.700ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "27.900 ns" { opCode[1] Mux7~1 dCopy[1]~11 dCopy[0] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "27.900 ns" { opCode[1] {} opCode[1]~out {} Mux7~1 {} dCopy[1]~11 {} dCopy[0] {} } { 0.000ns 0.000ns 8.800ns 3.000ns 5.100ns } { 0.000ns 2.900ns 2.700ns 2.700ns 2.700ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "ALU.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/ALU/ALU.vhd" 21 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "5.900 ns + " "Info: + Micro setup delay of destination is 5.900 ns" {  } { { "ALU.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/ALU/ALU.vhd" 27 0 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.000 ns" { dCopy[0] Mux22~12 Mux22~13 d[0]$latch } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "9.000 ns" { dCopy[0] {} Mux22~12 {} Mux22~13 {} d[0]$latch {} } { 0.000ns 0.500ns 0.500ns 0.500ns } { 0.000ns 2.700ns 2.400ns 2.400ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "24.800 ns" { opCode[1] dCopy[1]~3 d[7]~62 d[0]$latch } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "24.800 ns" { opCode[1] {} opCode[1]~out {} dCopy[1]~3 {} d[7]~62 {} d[0]$latch {} } { 0.000ns 0.000ns 8.200ns 0.500ns 5.100ns } { 0.000ns 2.900ns 2.700ns 2.700ns 2.700ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "27.900 ns" { opCode[1] Mux7~1 dCopy[1]~11 dCopy[0] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "27.900 ns" { opCode[1] {} opCode[1]~out {} Mux7~1 {} dCopy[1]~11 {} dCopy[0] {} } { 0.000ns 0.000ns 8.800ns 3.000ns 5.100ns } { 0.000ns 2.900ns 2.700ns 2.700ns 2.700ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "aluCode\[0\] register dCopy\[0\] register d\[0\]\$latch 161.29 MHz 6.2 ns Internal " "Info: Clock \"aluCode\[0\]\" has Internal fmax of 161.29 MHz between source register \"dCopy\[0\]\" and destination register \"d\[0\]\$latch\" (period= 6.2 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "9.000 ns + Longest register register " "Info: + Longest register to register delay is 9.000 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns dCopy\[0\] 1 REG LC6_C18 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC6_C18; Fanout = 2; REG Node = 'dCopy\[0\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { dCopy[0] } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/ALU/ALU.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.500 ns) + CELL(2.700 ns) 3.200 ns Mux22~12 2 COMB LC1_C18 1 " "Info: 2: + IC(0.500 ns) + CELL(2.700 ns) = 3.200 ns; Loc. = LC1_C18; Fanout = 1; COMB Node = 'Mux22~12'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.200 ns" { dCopy[0] Mux22~12 } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/ALU/ALU.vhd" 38 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.500 ns) + CELL(2.400 ns) 6.100 ns Mux22~13 3 COMB LC8_C18 1 " "Info: 3: + IC(0.500 ns) + CELL(2.400 ns) = 6.100 ns; Loc. = LC8_C18; Fanout = 1; COMB Node = 'Mux22~13'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.900 ns" { Mux22~12 Mux22~13 } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/ALU/ALU.vhd" 38 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.500 ns) + CELL(2.400 ns) 9.000 ns d\[0\]\$latch 4 REG LC7_C18 1 " "Info: 4: + IC(0.500 ns) + CELL(2.400 ns) = 9.000 ns; Loc. = LC7_C18; Fanout = 1; REG Node = 'd\[0\]\$latch'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.900 ns" { Mux22~13 d[0]$latch } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/ALU/ALU.vhd" 27 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "7.500 ns ( 83.33 % ) " "Info: Total cell delay = 7.500 ns ( 83.33 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.500 ns ( 16.67 % ) " "Info: Total interconnect delay = 1.500 ns ( 16.67 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.000 ns" { dCopy[0] Mux22~12 Mux22~13 d[0]$latch } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "9.000 ns" { dCopy[0] {} Mux22~12 {} Mux22~13 {} d[0]$latch {} } { 0.000ns 0.500ns 0.500ns 0.500ns } { 0.000ns 2.700ns 2.400ns 2.400ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "8.700 ns - Smallest " "Info: - Smallest clock skew is 8.700 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "aluCode\[0\] destination 35.300 ns + Shortest register " "Info: + Shortest clock path from clock \"aluCode\[0\]\" to destination register is 35.300 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.900 ns) 2.900 ns aluCode\[0\] 1 CLK PIN_211 16 " "Info: 1: + IC(0.000 ns) + CELL(2.900 ns) = 2.900 ns; Loc. = PIN_211; Fanout = 16; CLK Node = 'aluCode\[0\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { aluCode[0] } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/ALU/ALU.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(7.500 ns) + CELL(2.700 ns) 13.100 ns Mux39~2 2 COMB LC4_C27 1 " "Info: 2: + IC(7.500 ns) + CELL(2.700 ns) = 13.100 ns; Loc. = LC4_C27; Fanout = 1; COMB Node = 'Mux39~2'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "10.200 ns" { aluCode[0] Mux39~2 } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/ALU/ALU.vhd" 38 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.200 ns) + CELL(2.700 ns) 19.000 ns Mux39~3 3 COMB LC7_C45 1 " "Info: 3: + IC(3.200 ns) + CELL(2.700 ns) = 19.000 ns; Loc. = LC7_C45; Fanout = 1; COMB Node = 'Mux39~3'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.900 ns" { Mux39~2 Mux39~3 } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/ALU/ALU.vhd" 38 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.500 ns) + CELL(2.400 ns) 21.900 ns Mux39~5 4 COMB LC8_C45 1 " "Info: 4: + IC(0.500 ns) + CELL(2.400 ns) = 21.900 ns; Loc. = LC8_C45; Fanout = 1; COMB Node = 'Mux39~5'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.900 ns" { Mux39~3 Mux39~5 } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/ALU/ALU.vhd" 38 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.900 ns) + CELL(2.700 ns) 27.500 ns d\[7\]~62 5 COMB LC7_C35 8 " "Info: 5: + IC(2.900 ns) + CELL(2.700 ns) = 27.500 ns; Loc. = LC7_C35; Fanout = 8; COMB Node = 'd\[7\]~62'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.600 ns" { Mux39~5 d[7]~62 } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/ALU/ALU.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.100 ns) + CELL(2.700 ns) 35.300 ns d\[0\]\$latch 6 REG LC7_C18 1 " "Info: 6: + IC(5.100 ns) + CELL(2.700 ns) = 35.300 ns; Loc. = LC7_C18; Fanout = 1; REG Node = 'd\[0\]\$latch'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.800 ns" { d[7]~62 d[0]$latch } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/ALU/ALU.vhd" 27 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "16.100 ns ( 45.61 % ) " "Info: Total cell delay = 16.100 ns ( 45.61 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "19.200 ns ( 54.39 % ) " "Info: Total interconnect delay = 19.200 ns ( 54.39 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "35.300 ns" { aluCode[0] Mux39~2 Mux39~3 Mux39~5 d[7]~62 d[0]$latch } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "35.300 ns" { aluCode[0] {} aluCode[0]~out {} Mux39~2 {} Mux39~3 {} Mux39~5 {} d[7]~62 {} d[0]$latch {} } { 0.000ns 0.000ns 7.500ns 3.200ns 0.500ns 2.900ns 5.100ns } { 0.000ns 2.900ns 2.700ns 2.700ns 2.400ns 2.700ns 2.700ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "aluCode\[0\] source 26.600 ns - Longest register " "Info: - Longest clock path from clock \"aluCode\[0\]\" to source register is 26.600 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.900 ns) 2.900 ns aluCode\[0\] 1 CLK PIN_211 16 " "Info: 1: + IC(0.000 ns) + CELL(2.900 ns) = 2.900 ns; Loc. = PIN_211; Fanout = 16; CLK Node = 'aluCode\[0\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { aluCode[0] } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/ALU/ALU.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(7.500 ns) + CELL(2.700 ns) 13.100 ns Mux7~1 2 COMB LC1_C27 2 " "Info: 2: + IC(7.500 ns) + CELL(2.700 ns) = 13.100 ns; Loc. = LC1_C27; Fanout = 2; COMB Node = 'Mux7~1'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "10.200 ns" { aluCode[0] Mux7~1 } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/ALU/ALU.vhd" 38 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.000 ns) + CELL(2.700 ns) 18.800 ns dCopy\[1\]~11 3 COMB LC1_C35 8 " "Info: 3: + IC(3.000 ns) + CELL(2.700 ns) = 18.800 ns; Loc. = LC1_C35; Fanout = 8; COMB Node = 'dCopy\[1\]~11'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.700 ns" { Mux7~1 dCopy[1]~11 } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/ALU/ALU.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.100 ns) + CELL(2.700 ns) 26.600 ns dCopy\[0\] 4 REG LC6_C18 2 " "Info: 4: + IC(5.100 ns) + CELL(2.700 ns) = 26.600 ns; Loc. = LC6_C18; Fanout = 2; REG Node = 'dCopy\[0\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.800 ns" { dCopy[1]~11 dCopy[0] } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/ALU/ALU.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "11.000 ns ( 41.35 % ) " "Info: Total cell delay = 11.000 ns ( 41.35 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "15.600 ns ( 58.65 % ) " "Info: Total interconnect delay = 15.600 ns ( 58.65 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "26.600 ns" { aluCode[0] Mux7~1 dCopy[1]~11 dCopy[0] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "26.600 ns" { aluCode[0] {} aluCode[0]~out {} Mux7~1 {} dCopy[1]~11 {} dCopy[0] {} } { 0.000ns 0.000ns 7.500ns 3.000ns 5.100ns } { 0.000ns 2.900ns 2.700ns 2.700ns 2.700ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "35.300 ns" { aluCode[0] Mux39~2 Mux39~3 Mux39~5 d[7]~62 d[0]$latch } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "35.300 ns" { aluCode[0] {} aluCode[0]~out {} Mux39~2 {} Mux39~3 {} Mux39~5 {} d[7]~62 {} d[0]$latch {} } { 0.000ns 0.000ns 7.500ns 3.200ns 0.500ns 2.900ns 5.100ns } { 0.000ns 2.900ns 2.700ns 2.700ns 2.400ns 2.700ns 2.700ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "26.600 ns" { aluCode[0] Mux7~1 dCopy[1]~11 dCopy[0] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "26.600 ns" { aluCode[0] {} aluCode[0]~out {} Mux7~1 {} dCopy[1]~11 {} dCopy[0] {} } { 0.000ns 0.000ns 7.500ns 3.000ns 5.100ns } { 0.000ns 2.900ns 2.700ns 2.700ns 2.700ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "ALU.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/ALU/ALU.vhd" 21 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "5.900 ns + " "Info: + Micro setup delay of destination is 5.900 ns" {  } { { "ALU.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/ALU/ALU.vhd" 27 0 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.000 ns" { dCopy[0] Mux22~12 Mux22~13 d[0]$latch } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "9.000 ns" { dCopy[0] {} Mux22~12 {} Mux22~13 {} d[0]$latch {} } { 0.000ns 0.500ns 0.500ns 0.500ns } { 0.000ns 2.700ns 2.400ns 2.400ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "35.300 ns" { aluCode[0] Mux39~2 Mux39~3 Mux39~5 d[7]~62 d[0]$latch } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "35.300 ns" { aluCode[0] {} aluCode[0]~out {} Mux39~2 {} Mux39~3 {} Mux39~5 {} d[7]~62 {} d[0]$latch {} } { 0.000ns 0.000ns 7.500ns 3.200ns 0.500ns 2.900ns 5.100ns } { 0.000ns 2.900ns 2.700ns 2.700ns 2.400ns 2.700ns 2.700ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "26.600 ns" { aluCode[0] Mux7~1 dCopy[1]~11 dCopy[0] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "26.600 ns" { aluCode[0] {} aluCode[0]~out {} Mux7~1 {} dCopy[1]~11 {} dCopy[0] {} } { 0.000ns 0.000ns 7.500ns 3.000ns 5.100ns } { 0.000ns 2.900ns 2.700ns 2.700ns 2.700ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "aluCode\[1\] register dCopy\[0\] register d\[0\]\$latch 161.29 MHz 6.2 ns Internal " "Info: Clock \"aluCode\[1\]\" has Internal fmax of 161.29 MHz between source register \"dCopy\[0\]\" and destination register \"d\[0\]\$latch\" (period= 6.2 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "9.000 ns + Longest register register " "Info: + Longest register to register delay is 9.000 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns dCopy\[0\] 1 REG LC6_C18 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC6_C18; Fanout = 2; REG Node = 'dCopy\[0\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { dCopy[0] } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/ALU/ALU.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.500 ns) + CELL(2.700 ns) 3.200 ns Mux22~12 2 COMB LC1_C18 1 " "Info: 2: + IC(0.500 ns) + CELL(2.700 ns) = 3.200 ns; Loc. = LC1_C18; Fanout = 1; COMB Node = 'Mux22~12'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.200 ns" { dCopy[0] Mux22~12 } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/ALU/ALU.vhd" 38 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.500 ns) + CELL(2.400 ns) 6.100 ns Mux22~13 3 COMB LC8_C18 1 " "Info: 3: + IC(0.500 ns) + CELL(2.400 ns) = 6.100 ns; Loc. = LC8_C18; Fanout = 1; COMB Node = 'Mux22~13'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.900 ns" { Mux22~12 Mux22~13 } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/ALU/ALU.vhd" 38 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.500 ns) + CELL(2.400 ns) 9.000 ns d\[0\]\$latch 4 REG LC7_C18 1 " "Info: 4: + IC(0.500 ns) + CELL(2.400 ns) = 9.000 ns; Loc. = LC7_C18; Fanout = 1; REG Node = 'd\[0\]\$latch'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.900 ns" { Mux22~13 d[0]$latch } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/ALU/ALU.vhd" 27 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "7.500 ns ( 83.33 % ) " "Info: Total cell delay = 7.500 ns ( 83.33 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.500 ns ( 16.67 % ) " "Info: Total interconnect delay = 1.500 ns ( 16.67 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.000 ns" { dCopy[0] Mux22~12 Mux22~13 d[0]$latch } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "9.000 ns" { dCopy[0] {} Mux22~12 {} Mux22~13 {} d[0]$latch {} } { 0.000ns 0.500ns 0.500ns 0.500ns } { 0.000ns 2.700ns 2.400ns 2.400ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "8.700 ns - Smallest " "Info: - Smallest clock skew is 8.700 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "aluCode\[1\] destination 35.300 ns + Shortest register " "Info: + Shortest clock path from clock \"aluCode\[1\]\" to destination register is 35.300 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.900 ns) 2.900 ns aluCode\[1\] 1 CLK PIN_91 12 " "Info: 1: + IC(0.000 ns) + CELL(2.900 ns) = 2.900 ns; Loc. = PIN_91; Fanout = 12; CLK Node = 'aluCode\[1\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { aluCode[1] } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/ALU/ALU.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(7.500 ns) + CELL(2.700 ns) 13.100 ns Mux39~2 2 COMB LC4_C27 1 " "Info: 2: + IC(7.500 ns) + CELL(2.700 ns) = 13.100 ns; Loc. = LC4_C27; Fanout = 1; COMB Node = 'Mux39~2'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "10.200 ns" { aluCode[1] Mux39~2 } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/ALU/ALU.vhd" 38 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.200 ns) + CELL(2.700 ns) 19.000 ns Mux39~3 3 COMB LC7_C45 1 " "Info: 3: + IC(3.200 ns) + CELL(2.700 ns) = 19.000 ns; Loc. = LC7_C45; Fanout = 1; COMB Node = 'Mux39~3'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.900 ns" { Mux39~2 Mux39~3 } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/ALU/ALU.vhd" 38 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.500 ns) + CELL(2.400 ns) 21.900 ns Mux39~5 4 COMB LC8_C45 1 " "Info: 4: + IC(0.500 ns) + CELL(2.400 ns) = 21.900 ns; Loc. = LC8_C45; Fanout = 1; COMB Node = 'Mux39~5'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.900 ns" { Mux39~3 Mux39~5 } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/ALU/ALU.vhd" 38 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.900 ns) + CELL(2.700 ns) 27.500 ns d\[7\]~62 5 COMB LC7_C35 8 " "Info: 5: + IC(2.900 ns) + CELL(2.700 ns) = 27.500 ns; Loc. = LC7_C35; Fanout = 8; COMB Node = 'd\[7\]~62'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.600 ns" { Mux39~5 d[7]~62 } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/ALU/ALU.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.100 ns) + CELL(2.700 ns) 35.300 ns d\[0\]\$latch 6 REG LC7_C18 1 " "Info: 6: + IC(5.100 ns) + CELL(2.700 ns) = 35.300 ns; Loc. = LC7_C18; Fanout = 1; REG Node = 'd\[0\]\$latch'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.800 ns" { d[7]~62 d[0]$latch } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/ALU/ALU.vhd" 27 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "16.100 ns ( 45.61 % ) " "Info: Total cell delay = 16.100 ns ( 45.61 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "19.200 ns ( 54.39 % ) " "Info: Total interconnect delay = 19.200 ns ( 54.39 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "35.300 ns" { aluCode[1] Mux39~2 Mux39~3 Mux39~5 d[7]~62 d[0]$latch } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "35.300 ns" { aluCode[1] {} aluCode[1]~out {} Mux39~2 {} Mux39~3 {} Mux39~5 {} d[7]~62 {} d[0]$latch {} } { 0.000ns 0.000ns 7.500ns 3.200ns 0.500ns 2.900ns 5.100ns } { 0.000ns 2.900ns 2.700ns 2.700ns 2.400ns 2.700ns 2.700ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "aluCode\[1\] source 26.600 ns - Longest register " "Info: - Longest clock path from clock \"aluCode\[1\]\" to source register is 26.600 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.900 ns) 2.900 ns aluCode\[1\] 1 CLK PIN_91 12 " "Info: 1: + IC(0.000 ns) + CELL(2.900 ns) = 2.900 ns; Loc. = PIN_91; Fanout = 12; CLK Node = 'aluCode\[1\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { aluCode[1] } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/ALU/ALU.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(7.500 ns) + CELL(2.700 ns) 13.100 ns Mux7~1 2 COMB LC1_C27 2 " "Info: 2: + IC(7.500 ns) + CELL(2.700 ns) = 13.100 ns; Loc. = LC1_C27; Fanout = 2; COMB Node = 'Mux7~1'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "10.200 ns" { aluCode[1] Mux7~1 } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/ALU/ALU.vhd" 38 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.000 ns) + CELL(2.700 ns) 18.800 ns dCopy\[1\]~11 3 COMB LC1_C35 8 " "Info: 3: + IC(3.000 ns) + CELL(2.700 ns) = 18.800 ns; Loc. = LC1_C35; Fanout = 8; COMB Node = 'dCopy\[1\]~11'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.700 ns" { Mux7~1 dCopy[1]~11 } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/ALU/ALU.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.100 ns) + CELL(2.700 ns) 26.600 ns dCopy\[0\] 4 REG LC6_C18 2 " "Info: 4: + IC(5.100 ns) + CELL(2.700 ns) = 26.600 ns; Loc. = LC6_C18; Fanout = 2; REG Node = 'dCopy\[0\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.800 ns" { dCopy[1]~11 dCopy[0] } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/ALU/ALU.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "11.000 ns ( 41.35 % ) " "Info: Total cell delay = 11.000 ns ( 41.35 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "15.600 ns ( 58.65 % ) " "Info: Total interconnect delay = 15.600 ns ( 58.65 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "26.600 ns" { aluCode[1] Mux7~1 dCopy[1]~11 dCopy[0] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "26.600 ns" { aluCode[1] {} aluCode[1]~out {} Mux7~1 {} dCopy[1]~11 {} dCopy[0] {} } { 0.000ns 0.000ns 7.500ns 3.000ns 5.100ns } { 0.000ns 2.900ns 2.700ns 2.700ns 2.700ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "35.300 ns" { aluCode[1] Mux39~2 Mux39~3 Mux39~5 d[7]~62 d[0]$latch } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "35.300 ns" { aluCode[1] {} aluCode[1]~out {} Mux39~2 {} Mux39~3 {} Mux39~5 {} d[7]~62 {} d[0]$latch {} } { 0.000ns 0.000ns 7.500ns 3.200ns 0.500ns 2.900ns 5.100ns } { 0.000ns 2.900ns 2.700ns 2.700ns 2.400ns 2.700ns 2.700ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "26.600 ns" { aluCode[1] Mux7~1 dCopy[1]~11 dCopy[0] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "26.600 ns" { aluCode[1] {} aluCode[1]~out {} Mux7~1 {} dCopy[1]~11 {} dCopy[0] {} } { 0.000ns 0.000ns 7.500ns 3.000ns 5.100ns } { 0.000ns 2.900ns 2.700ns 2.700ns 2.700ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "ALU.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/ALU/ALU.vhd" 21 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "5.900 ns + " "Info: + Micro setup delay of destination is 5.900 ns" {  } { { "ALU.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/ALU/ALU.vhd" 27 0 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.000 ns" { dCopy[0] Mux22~12 Mux22~13 d[0]$latch } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "9.000 ns" { dCopy[0] {} Mux22~12 {} Mux22~13 {} d[0]$latch {} } { 0.000ns 0.500ns 0.500ns 0.500ns } { 0.000ns 2.700ns 2.400ns 2.400ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "35.300 ns" { aluCode[1] Mux39~2 Mux39~3 Mux39~5 d[7]~62 d[0]$latch } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "35.300 ns" { aluCode[1] {} aluCode[1]~out {} Mux39~2 {} Mux39~3 {} Mux39~5 {} d[7]~62 {} d[0]$latch {} } { 0.000ns 0.000ns 7.500ns 3.200ns 0.500ns 2.900ns 5.100ns } { 0.000ns 2.900ns 2.700ns 2.700ns 2.400ns 2.700ns 2.700ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "26.600 ns" { aluCode[1] Mux7~1 dCopy[1]~11 dCopy[0] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "26.600 ns" { aluCode[1] {} aluCode[1]~out {} Mux7~1 {} dCopy[1]~11 {} dCopy[0] {} } { 0.000ns 0.000ns 7.500ns 3.000ns 5.100ns } { 0.000ns 2.900ns 2.700ns 2.700ns 2.700ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "opCode\[0\] 8 " "Warning: Circuit may not operate. Detected 8 non-operational path(s) clocked by clock \"opCode\[0\]\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "dCopy\[0\] d\[0\]\$latch opCode\[0\] 2.3 ns " "Info: Found hold time violation between source  pin or register \"dCopy\[0\]\" and destination pin or register \"d\[0\]\$latch\" for clock \"opCode\[0\]\" (Hold time is 2.3 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "11.300 ns + Largest " "Info: + Largest clock skew is 11.300 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "opCode\[0\] destination 44.000 ns + Longest register " "Info: + Longest clock path from clock \"opCode\[0\]\" to destination register is 44.000 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(10.300 ns) 10.300 ns opCode\[0\] 1 CLK PIN_65 22 " "Info: 1: + IC(0.000 ns) + CELL(10.300 ns) = 10.300 ns; Loc. = PIN_65; Fanout = 22; CLK Node = 'opCode\[0\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { opCode[0] } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/ALU/ALU.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(9.100 ns) + CELL(2.400 ns) 21.800 ns Mux39~2 2 COMB LC4_C27 1 " "Info: 2: + IC(9.100 ns) + CELL(2.400 ns) = 21.800 ns; Loc. = LC4_C27; Fanout = 1; COMB Node = 'Mux39~2'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "11.500 ns" { opCode[0] Mux39~2 } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/ALU/ALU.vhd" 38 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.200 ns) + CELL(2.700 ns) 27.700 ns Mux39~3 3 COMB LC7_C45 1 " "Info: 3: + IC(3.200 ns) + CELL(2.700 ns) = 27.700 ns; Loc. = LC7_C45; Fanout = 1; COMB Node = 'Mux39~3'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.900 ns" { Mux39~2 Mux39~3 } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/ALU/ALU.vhd" 38 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.500 ns) + CELL(2.400 ns) 30.600 ns Mux39~5 4 COMB LC8_C45 1 " "Info: 4: + IC(0.500 ns) + CELL(2.400 ns) = 30.600 ns; Loc. = LC8_C45; Fanout = 1; COMB Node = 'Mux39~5'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.900 ns" { Mux39~3 Mux39~5 } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/ALU/ALU.vhd" 38 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.900 ns) + CELL(2.700 ns) 36.200 ns d\[7\]~62 5 COMB LC7_C35 8 " "Info: 5: + IC(2.900 ns) + CELL(2.700 ns) = 36.200 ns; Loc. = LC7_C35; Fanout = 8; COMB Node = 'd\[7\]~62'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.600 ns" { Mux39~5 d[7]~62 } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/ALU/ALU.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.100 ns) + CELL(2.700 ns) 44.000 ns d\[0\]\$latch 6 REG LC7_C18 1 " "Info: 6: + IC(5.100 ns) + CELL(2.700 ns) = 44.000 ns; Loc. = LC7_C18; Fanout = 1; REG Node = 'd\[0\]\$latch'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.800 ns" { d[7]~62 d[0]$latch } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/ALU/ALU.vhd" 27 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "23.200 ns ( 52.73 % ) " "Info: Total cell delay = 23.200 ns ( 52.73 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "20.800 ns ( 47.27 % ) " "Info: Total interconnect delay = 20.800 ns ( 47.27 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "44.000 ns" { opCode[0] Mux39~2 Mux39~3 Mux39~5 d[7]~62 d[0]$latch } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "44.000 ns" { opCode[0] {} opCode[0]~out {} Mux39~2 {} Mux39~3 {} Mux39~5 {} d[7]~62 {} d[0]$latch {} } { 0.000ns 0.000ns 9.100ns 3.200ns 0.500ns 2.900ns 5.100ns } { 0.000ns 10.300ns 2.400ns 2.700ns 2.400ns 2.700ns 2.700ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "opCode\[0\] source 32.700 ns - Shortest register " "Info: - Shortest clock path from clock \"opCode\[0\]\" to source register is 32.700 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(10.300 ns) 10.300 ns opCode\[0\] 1 CLK PIN_65 22 " "Info: 1: + IC(0.000 ns) + CELL(10.300 ns) = 10.300 ns; Loc. = PIN_65; Fanout = 22; CLK Node = 'opCode\[0\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { opCode[0] } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/ALU/ALU.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(8.700 ns) + CELL(2.700 ns) 21.700 ns dCopy\[1\]~3 2 COMB LC2_C35 2 " "Info: 2: + IC(8.700 ns) + CELL(2.700 ns) = 21.700 ns; Loc. = LC2_C35; Fanout = 2; COMB Node = 'dCopy\[1\]~3'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "11.400 ns" { opCode[0] dCopy[1]~3 } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/ALU/ALU.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.500 ns) + CELL(2.700 ns) 24.900 ns dCopy\[1\]~11 3 COMB LC1_C35 8 " "Info: 3: + IC(0.500 ns) + CELL(2.700 ns) = 24.900 ns; Loc. = LC1_C35; Fanout = 8; COMB Node = 'dCopy\[1\]~11'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.200 ns" { dCopy[1]~3 dCopy[1]~11 } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/ALU/ALU.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.100 ns) + CELL(2.700 ns) 32.700 ns dCopy\[0\] 4 REG LC6_C18 2 " "Info: 4: + IC(5.100 ns) + CELL(2.700 ns) = 32.700 ns; Loc. = LC6_C18; Fanout = 2; REG Node = 'dCopy\[0\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.800 ns" { dCopy[1]~11 dCopy[0] } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/ALU/ALU.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "18.400 ns ( 56.27 % ) " "Info: Total cell delay = 18.400 ns ( 56.27 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "14.300 ns ( 43.73 % ) " "Info: Total interconnect delay = 14.300 ns ( 43.73 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "32.700 ns" { opCode[0] dCopy[1]~3 dCopy[1]~11 dCopy[0] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "32.700 ns" { opCode[0] {} opCode[0]~out {} dCopy[1]~3 {} dCopy[1]~11 {} dCopy[0] {} } { 0.000ns 0.000ns 8.700ns 0.500ns 5.100ns } { 0.000ns 10.300ns 2.700ns 2.700ns 2.700ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "44.000 ns" { opCode[0] Mux39~2 Mux39~3 Mux39~5 d[7]~62 d[0]$latch } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "44.000 ns" { opCode[0] {} opCode[0]~out {} Mux39~2 {} Mux39~3 {} Mux39~5 {} d[7]~62 {} d[0]$latch {} } { 0.000ns 0.000ns 9.100ns 3.200ns 0.500ns 2.900ns 5.100ns } { 0.000ns 10.300ns 2.400ns 2.700ns 2.400ns 2.700ns 2.700ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "32.700 ns" { opCode[0] dCopy[1]~3 dCopy[1]~11 dCopy[0] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "32.700 ns" { opCode[0] {} opCode[0]~out {} dCopy[1]~3 {} dCopy[1]~11 {} dCopy[0] {} } { 0.000ns 0.000ns 8.700ns 0.500ns 5.100ns } { 0.000ns 10.300ns 2.700ns 2.700ns 2.700ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns - " "Info: - Micro clock to output delay of source is 0.000 ns" {  } { { "ALU.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/ALU/ALU.vhd" 21 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "9.000 ns - Shortest register register " "Info: - Shortest register to register delay is 9.000 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns dCopy\[0\] 1 REG LC6_C18 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC6_C18; Fanout = 2; REG Node = 'dCopy\[0\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { dCopy[0] } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/ALU/ALU.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.500 ns) + CELL(2.700 ns) 3.200 ns Mux22~12 2 COMB LC1_C18 1 " "Info: 2: + IC(0.500 ns) + CELL(2.700 ns) = 3.200 ns; Loc. = LC1_C18; Fanout = 1; COMB Node = 'Mux22~12'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.200 ns" { dCopy[0] Mux22~12 } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/ALU/ALU.vhd" 38 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.500 ns) + CELL(2.400 ns) 6.100 ns Mux22~13 3 COMB LC8_C18 1 " "Info: 3: + IC(0.500 ns) + CELL(2.400 ns) = 6.100 ns; Loc. = LC8_C18; Fanout = 1; COMB Node = 'Mux22~13'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.900 ns" { Mux22~12 Mux22~13 } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/ALU/ALU.vhd" 38 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.500 ns) + CELL(2.400 ns) 9.000 ns d\[0\]\$latch 4 REG LC7_C18 1 " "Info: 4: + IC(0.500 ns) + CELL(2.400 ns) = 9.000 ns; Loc. = LC7_C18; Fanout = 1; REG Node = 'd\[0\]\$latch'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.900 ns" { Mux22~13 d[0]$latch } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/ALU/ALU.vhd" 27 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "7.500 ns ( 83.33 % ) " "Info: Total cell delay = 7.500 ns ( 83.33 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.500 ns ( 16.67 % ) " "Info: Total interconnect delay = 1.500 ns ( 16.67 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.000 ns" { dCopy[0] Mux22~12 Mux22~13 d[0]$latch } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "9.000 ns" { dCopy[0] {} Mux22~12 {} Mux22~13 {} d[0]$latch {} } { 0.000ns 0.500ns 0.500ns 0.500ns } { 0.000ns 2.700ns 2.400ns 2.400ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "ALU.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/ALU/ALU.vhd" 27 0 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "44.000 ns" { opCode[0] Mux39~2 Mux39~3 Mux39~5 d[7]~62 d[0]$latch } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "44.000 ns" { opCode[0] {} opCode[0]~out {} Mux39~2 {} Mux39~3 {} Mux39~5 {} d[7]~62 {} d[0]$latch {} } { 0.000ns 0.000ns 9.100ns 3.200ns 0.500ns 2.900ns 5.100ns } { 0.000ns 10.300ns 2.400ns 2.700ns 2.400ns 2.700ns 2.700ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "32.700 ns" { opCode[0] dCopy[1]~3 dCopy[1]~11 dCopy[0] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "32.700 ns" { opCode[0] {} opCode[0]~out {} dCopy[1]~3 {} dCopy[1]~11 {} dCopy[0] {} } { 0.000ns 0.000ns 8.700ns 0.500ns 5.100ns } { 0.000ns 10.300ns 2.700ns 2.700ns 2.700ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.000 ns" { dCopy[0] Mux22~12 Mux22~13 d[0]$latch } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "9.000 ns" { dCopy[0] {} Mux22~12 {} Mux22~13 {} d[0]$latch {} } { 0.000ns 0.500ns 0.500ns 0.500ns } { 0.000ns 2.700ns 2.400ns 2.400ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "opCode\[1\] 8 " "Warning: Circuit may not operate. Detected 8 non-operational path(s) clocked by clock \"opCode\[1\]\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "dCopy\[0\] d\[0\]\$latch opCode\[1\] 2.8 ns " "Info: Found hold time violation between source  pin or register \"dCopy\[0\]\" and destination pin or register \"d\[0\]\$latch\" for clock \"opCode\[1\]\" (Hold time is 2.8 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "11.800 ns + Largest " "Info: + Largest clock skew is 11.800 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "opCode\[1\] destination 36.600 ns + Longest register " "Info: + Longest clock path from clock \"opCode\[1\]\" to destination register is 36.600 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.900 ns) 2.900 ns opCode\[1\] 1 CLK PIN_90 24 " "Info: 1: + IC(0.000 ns) + CELL(2.900 ns) = 2.900 ns; Loc. = PIN_90; Fanout = 24; CLK Node = 'opCode\[1\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { opCode[1] } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/ALU/ALU.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(8.800 ns) + CELL(2.700 ns) 14.400 ns Mux39~2 2 COMB LC4_C27 1 " "Info: 2: + IC(8.800 ns) + CELL(2.700 ns) = 14.400 ns; Loc. = LC4_C27; Fanout = 1; COMB Node = 'Mux39~2'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "11.500 ns" { opCode[1] Mux39~2 } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/ALU/ALU.vhd" 38 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.200 ns) + CELL(2.700 ns) 20.300 ns Mux39~3 3 COMB LC7_C45 1 " "Info: 3: + IC(3.200 ns) + CELL(2.700 ns) = 20.300 ns; Loc. = LC7_C45; Fanout = 1; COMB Node = 'Mux39~3'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.900 ns" { Mux39~2 Mux39~3 } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/ALU/ALU.vhd" 38 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.500 ns) + CELL(2.400 ns) 23.200 ns Mux39~5 4 COMB LC8_C45 1 " "Info: 4: + IC(0.500 ns) + CELL(2.400 ns) = 23.200 ns; Loc. = LC8_C45; Fanout = 1; COMB Node = 'Mux39~5'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.900 ns" { Mux39~3 Mux39~5 } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/ALU/ALU.vhd" 38 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.900 ns) + CELL(2.700 ns) 28.800 ns d\[7\]~62 5 COMB LC7_C35 8 " "Info: 5: + IC(2.900 ns) + CELL(2.700 ns) = 28.800 ns; Loc. = LC7_C35; Fanout = 8; COMB Node = 'd\[7\]~62'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.600 ns" { Mux39~5 d[7]~62 } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/ALU/ALU.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.100 ns) + CELL(2.700 ns) 36.600 ns d\[0\]\$latch 6 REG LC7_C18 1 " "Info: 6: + IC(5.100 ns) + CELL(2.700 ns) = 36.600 ns; Loc. = LC7_C18; Fanout = 1; REG Node = 'd\[0\]\$latch'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.800 ns" { d[7]~62 d[0]$latch } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/ALU/ALU.vhd" 27 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "16.100 ns ( 43.99 % ) " "Info: Total cell delay = 16.100 ns ( 43.99 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "20.500 ns ( 56.01 % ) " "Info: Total interconnect delay = 20.500 ns ( 56.01 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "36.600 ns" { opCode[1] Mux39~2 Mux39~3 Mux39~5 d[7]~62 d[0]$latch } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "36.600 ns" { opCode[1] {} opCode[1]~out {} Mux39~2 {} Mux39~3 {} Mux39~5 {} d[7]~62 {} d[0]$latch {} } { 0.000ns 0.000ns 8.800ns 3.200ns 0.500ns 2.900ns 5.100ns } { 0.000ns 2.900ns 2.700ns 2.700ns 2.400ns 2.700ns 2.700ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "opCode\[1\] source 24.800 ns - Shortest register " "Info: - Shortest clock path from clock \"opCode\[1\]\" to source register is 24.800 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.900 ns) 2.900 ns opCode\[1\] 1 CLK PIN_90 24 " "Info: 1: + IC(0.000 ns) + CELL(2.900 ns) = 2.900 ns; Loc. = PIN_90; Fanout = 24; CLK Node = 'opCode\[1\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { opCode[1] } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/ALU/ALU.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(8.200 ns) + CELL(2.700 ns) 13.800 ns dCopy\[1\]~3 2 COMB LC2_C35 2 " "Info: 2: + IC(8.200 ns) + CELL(2.700 ns) = 13.800 ns; Loc. = LC2_C35; Fanout = 2; COMB Node = 'dCopy\[1\]~3'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "10.900 ns" { opCode[1] dCopy[1]~3 } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/ALU/ALU.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.500 ns) + CELL(2.700 ns) 17.000 ns dCopy\[1\]~11 3 COMB LC1_C35 8 " "Info: 3: + IC(0.500 ns) + CELL(2.700 ns) = 17.000 ns; Loc. = LC1_C35; Fanout = 8; COMB Node = 'dCopy\[1\]~11'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.200 ns" { dCopy[1]~3 dCopy[1]~11 } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/ALU/ALU.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.100 ns) + CELL(2.700 ns) 24.800 ns dCopy\[0\] 4 REG LC6_C18 2 " "Info: 4: + IC(5.100 ns) + CELL(2.700 ns) = 24.800 ns; Loc. = LC6_C18; Fanout = 2; REG Node = 'dCopy\[0\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.800 ns" { dCopy[1]~11 dCopy[0] } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/ALU/ALU.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "11.000 ns ( 44.35 % ) " "Info: Total cell delay = 11.000 ns ( 44.35 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "13.800 ns ( 55.65 % ) " "Info: Total interconnect delay = 13.800 ns ( 55.65 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "24.800 ns" { opCode[1] dCopy[1]~3 dCopy[1]~11 dCopy[0] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "24.800 ns" { opCode[1] {} opCode[1]~out {} dCopy[1]~3 {} dCopy[1]~11 {} dCopy[0] {} } { 0.000ns 0.000ns 8.200ns 0.500ns 5.100ns } { 0.000ns 2.900ns 2.700ns 2.700ns 2.700ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "36.600 ns" { opCode[1] Mux39~2 Mux39~3 Mux39~5 d[7]~62 d[0]$latch } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "36.600 ns" { opCode[1] {} opCode[1]~out {} Mux39~2 {} Mux39~3 {} Mux39~5 {} d[7]~62 {} d[0]$latch {} } { 0.000ns 0.000ns 8.800ns 3.200ns 0.500ns 2.900ns 5.100ns } { 0.000ns 2.900ns 2.700ns 2.700ns 2.400ns 2.700ns 2.700ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "24.800 ns" { opCode[1] dCopy[1]~3 dCopy[1]~11 dCopy[0] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "24.800 ns" { opCode[1] {} opCode[1]~out {} dCopy[1]~3 {} dCopy[1]~11 {} dCopy[0] {} } { 0.000ns 0.000ns 8.200ns 0.500ns 5.100ns } { 0.000ns 2.900ns 2.700ns 2.700ns 2.700ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns - " "Info: - Micro clock to output delay of source is 0.000 ns" {  } { { "ALU.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/ALU/ALU.vhd" 21 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "9.000 ns - Shortest register register " "Info: - Shortest register to register delay is 9.000 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns dCopy\[0\] 1 REG LC6_C18 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC6_C18; Fanout = 2; REG Node = 'dCopy\[0\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { dCopy[0] } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/ALU/ALU.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.500 ns) + CELL(2.700 ns) 3.200 ns Mux22~12 2 COMB LC1_C18 1 " "Info: 2: + IC(0.500 ns) + CELL(2.700 ns) = 3.200 ns; Loc. = LC1_C18; Fanout = 1; COMB Node = 'Mux22~12'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.200 ns" { dCopy[0] Mux22~12 } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/ALU/ALU.vhd" 38 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.500 ns) + CELL(2.400 ns) 6.100 ns Mux22~13 3 COMB LC8_C18 1 " "Info: 3: + IC(0.500 ns) + CELL(2.400 ns) = 6.100 ns; Loc. = LC8_C18; Fanout = 1; COMB Node = 'Mux22~13'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.900 ns" { Mux22~12 Mux22~13 } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/ALU/ALU.vhd" 38 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.500 ns) + CELL(2.400 ns) 9.000 ns d\[0\]\$latch 4 REG LC7_C18 1 " "Info: 4: + IC(0.500 ns) + CELL(2.400 ns) = 9.000 ns; Loc. = LC7_C18; Fanout = 1; REG Node = 'd\[0\]\$latch'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.900 ns" { Mux22~13 d[0]$latch } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/ALU/ALU.vhd" 27 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "7.500 ns ( 83.33 % ) " "Info: Total cell delay = 7.500 ns ( 83.33 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.500 ns ( 16.67 % ) " "Info: Total interconnect delay = 1.500 ns ( 16.67 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.000 ns" { dCopy[0] Mux22~12 Mux22~13 d[0]$latch } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "9.000 ns" { dCopy[0] {} Mux22~12 {} Mux22~13 {} d[0]$latch {} } { 0.000ns 0.500ns 0.500ns 0.500ns } { 0.000ns 2.700ns 2.400ns 2.400ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "ALU.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/ALU/ALU.vhd" 27 0 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "36.600 ns" { opCode[1] Mux39~2 Mux39~3 Mux39~5 d[7]~62 d[0]$latch } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "36.600 ns" { opCode[1] {} opCode[1]~out {} Mux39~2 {} Mux39~3 {} Mux39~5 {} d[7]~62 {} d[0]$latch {} } { 0.000ns 0.000ns 8.800ns 3.200ns 0.500ns 2.900ns 5.100ns } { 0.000ns 2.900ns 2.700ns 2.700ns 2.400ns 2.700ns 2.700ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "24.800 ns" { opCode[1] dCopy[1]~3 dCopy[1]~11 dCopy[0] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "24.800 ns" { opCode[1] {} opCode[1]~out {} dCopy[1]~3 {} dCopy[1]~11 {} dCopy[0] {} } { 0.000ns 0.000ns 8.200ns 0.500ns 5.100ns } { 0.000ns 2.900ns 2.700ns 2.700ns 2.700ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.000 ns" { dCopy[0] Mux22~12 Mux22~13 d[0]$latch } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "9.000 ns" { dCopy[0] {} Mux22~12 {} Mux22~13 {} d[0]$latch {} } { 0.000ns 0.500ns 0.500ns 0.500ns } { 0.000ns 2.700ns 2.400ns 2.400ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "d\[6\]\$latch opCode\[0\] aluFlag 30.700 ns register " "Info: tsu for register \"d\[6\]\$latch\" (data pin = \"opCode\[0\]\", clock pin = \"aluFlag\") is 30.700 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "44.500 ns + Longest pin register " "Info: + Longest pin to register delay is 44.500 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(10.300 ns) 10.300 ns opCode\[0\] 1 CLK PIN_65 22 " "Info: 1: + IC(0.000 ns) + CELL(10.300 ns) = 10.300 ns; Loc. = PIN_65; Fanout = 22; CLK Node = 'opCode\[0\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { opCode[0] } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/ALU/ALU.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(8.200 ns) + CELL(2.400 ns) 20.900 ns Mux22~9 2 COMB LC7_C39 17 " "Info: 2: + IC(8.200 ns) + CELL(2.400 ns) = 20.900 ns; Loc. = LC7_C39; Fanout = 17; COMB Node = 'Mux22~9'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "10.600 ns" { opCode[0] Mux22~9 } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/ALU/ALU.vhd" 38 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.800 ns) + CELL(2.400 ns) 26.100 ns Mux22~10 3 COMB LC2_C43 8 " "Info: 3: + IC(2.800 ns) + CELL(2.400 ns) = 26.100 ns; Loc. = LC2_C43; Fanout = 8; COMB Node = 'Mux22~10'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.200 ns" { Mux22~9 Mux22~10 } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/ALU/ALU.vhd" 38 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.000 ns) + CELL(2.400 ns) 33.500 ns Mux34~9 4 COMB LC4_C22 1 " "Info: 4: + IC(5.000 ns) + CELL(2.400 ns) = 33.500 ns; Loc. = LC4_C22; Fanout = 1; COMB Node = 'Mux34~9'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.400 ns" { Mux22~10 Mux34~9 } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/ALU/ALU.vhd" 38 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.800 ns) + CELL(2.400 ns) 38.700 ns Mux34~10 5 COMB LC2_C25 1 " "Info: 5: + IC(2.800 ns) + CELL(2.400 ns) = 38.700 ns; Loc. = LC2_C25; Fanout = 1; COMB Node = 'Mux34~10'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.200 ns" { Mux34~9 Mux34~10 } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/ALU/ALU.vhd" 38 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.500 ns) + CELL(2.400 ns) 41.600 ns Mux34~11 6 COMB LC7_C25 1 " "Info: 6: + IC(0.500 ns) + CELL(2.400 ns) = 41.600 ns; Loc. = LC7_C25; Fanout = 1; COMB Node = 'Mux34~11'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.900 ns" { Mux34~10 Mux34~11 } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/ALU/ALU.vhd" 38 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.500 ns) + CELL(2.400 ns) 44.500 ns d\[6\]\$latch 7 REG LC1_C25 1 " "Info: 7: + IC(0.500 ns) + CELL(2.400 ns) = 44.500 ns; Loc. = LC1_C25; Fanout = 1; REG Node = 'd\[6\]\$latch'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.900 ns" { Mux34~11 d[6]$latch } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/ALU/ALU.vhd" 27 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "24.700 ns ( 55.51 % ) " "Info: Total cell delay = 24.700 ns ( 55.51 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "19.800 ns ( 44.49 % ) " "Info: Total interconnect delay = 19.800 ns ( 44.49 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "44.500 ns" { opCode[0] Mux22~9 Mux22~10 Mux34~9 Mux34~10 Mux34~11 d[6]$latch } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "44.500 ns" { opCode[0] {} opCode[0]~out {} Mux22~9 {} Mux22~10 {} Mux34~9 {} Mux34~10 {} Mux34~11 {} d[6]$latch {} } { 0.000ns 0.000ns 8.200ns 2.800ns 5.000ns 2.800ns 0.500ns 0.500ns } { 0.000ns 10.300ns 2.400ns 2.400ns 2.400ns 2.400ns 2.400ns 2.400ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "5.900 ns + " "Info: + Micro setup delay of destination is 5.900 ns" {  } { { "ALU.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/ALU/ALU.vhd" 27 0 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "aluFlag destination 19.700 ns - Shortest register " "Info: - Shortest clock path from clock \"aluFlag\" to destination register is 19.700 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.900 ns) 2.900 ns aluFlag 1 CLK PIN_210 28 " "Info: 1: + IC(0.000 ns) + CELL(2.900 ns) = 2.900 ns; Loc. = PIN_210; Fanout = 28; CLK Node = 'aluFlag'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { aluFlag } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/ALU/ALU.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(7.400 ns) + CELL(2.400 ns) 12.700 ns d\[7\]~62 2 COMB LC7_C35 8 " "Info: 2: + IC(7.400 ns) + CELL(2.400 ns) = 12.700 ns; Loc. = LC7_C35; Fanout = 8; COMB Node = 'd\[7\]~62'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.800 ns" { aluFlag d[7]~62 } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/ALU/ALU.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.300 ns) + CELL(2.700 ns) 19.700 ns d\[6\]\$latch 3 REG LC1_C25 1 " "Info: 3: + IC(4.300 ns) + CELL(2.700 ns) = 19.700 ns; Loc. = LC1_C25; Fanout = 1; REG Node = 'd\[6\]\$latch'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.000 ns" { d[7]~62 d[6]$latch } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/ALU/ALU.vhd" 27 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "8.000 ns ( 40.61 % ) " "Info: Total cell delay = 8.000 ns ( 40.61 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "11.700 ns ( 59.39 % ) " "Info: Total interconnect delay = 11.700 ns ( 59.39 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "19.700 ns" { aluFlag d[7]~62 d[6]$latch } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "19.700 ns" { aluFlag {} aluFlag~out {} d[7]~62 {} d[6]$latch {} } { 0.000ns 0.000ns 7.400ns 4.300ns } { 0.000ns 2.900ns 2.400ns 2.700ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "44.500 ns" { opCode[0] Mux22~9 Mux22~10 Mux34~9 Mux34~10 Mux34~11 d[6]$latch } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "44.500 ns" { opCode[0] {} opCode[0]~out {} Mux22~9 {} Mux22~10 {} Mux34~9 {} Mux34~10 {} Mux34~11 {} d[6]$latch {} } { 0.000ns 0.000ns 8.200ns 2.800ns 5.000ns 2.800ns 0.500ns 0.500ns } { 0.000ns 10.300ns 2.400ns 2.400ns 2.400ns 2.400ns 2.400ns 2.400ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "19.700 ns" { aluFlag d[7]~62 d[6]$latch } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "19.700 ns" { aluFlag {} aluFlag~out {} d[7]~62 {} d[6]$latch {} } { 0.000ns 0.000ns 7.400ns 4.300ns } { 0.000ns 2.900ns 2.400ns 2.700ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "t\[6\] d\[7\] d\[7\]\$latch 58.700 ns register " "Info: tco from clock \"t\[6\]\" to destination pin \"d\[7\]\" through register \"d\[7\]\$latch\" is 58.700 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "t\[6\] source 48.400 ns + Longest register " "Info: + Longest clock path from clock \"t\[6\]\" to source register is 48.400 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(10.300 ns) 10.300 ns t\[6\] 1 CLK PIN_115 6 " "Info: 1: + IC(0.000 ns) + CELL(10.300 ns) = 10.300 ns; Loc. = PIN_115; Fanout = 6; CLK Node = 't\[6\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { t[6] } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/ALU/ALU.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(7.400 ns) + CELL(2.700 ns) 20.400 ns LessThan0~0 2 COMB LC8_C22 2 " "Info: 2: + IC(7.400 ns) + CELL(2.700 ns) = 20.400 ns; Loc. = LC8_C22; Fanout = 2; COMB Node = 'LessThan0~0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "10.100 ns" { t[6] LessThan0~0 } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/ALU/ALU.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.900 ns) + CELL(2.400 ns) 26.700 ns LessThan0~2 3 COMB LC3_C45 2 " "Info: 3: + IC(3.900 ns) + CELL(2.400 ns) = 26.700 ns; Loc. = LC3_C45; Fanout = 2; COMB Node = 'LessThan0~2'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.300 ns" { LessThan0~0 LessThan0~2 } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/ALU/ALU.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.500 ns) + CELL(2.700 ns) 29.900 ns Mux39~0 4 COMB LC6_C45 1 " "Info: 4: + IC(0.500 ns) + CELL(2.700 ns) = 29.900 ns; Loc. = LC6_C45; Fanout = 1; COMB Node = 'Mux39~0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.200 ns" { LessThan0~2 Mux39~0 } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/ALU/ALU.vhd" 38 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.500 ns) + CELL(2.400 ns) 32.800 ns Mux39~3 5 COMB LC7_C45 1 " "Info: 5: + IC(0.500 ns) + CELL(2.400 ns) = 32.800 ns; Loc. = LC7_C45; Fanout = 1; COMB Node = 'Mux39~3'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.900 ns" { Mux39~0 Mux39~3 } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/ALU/ALU.vhd" 38 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.500 ns) + CELL(2.400 ns) 35.700 ns Mux39~5 6 COMB LC8_C45 1 " "Info: 6: + IC(0.500 ns) + CELL(2.400 ns) = 35.700 ns; Loc. = LC8_C45; Fanout = 1; COMB Node = 'Mux39~5'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.900 ns" { Mux39~3 Mux39~5 } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/ALU/ALU.vhd" 38 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.900 ns) + CELL(2.700 ns) 41.300 ns d\[7\]~62 7 COMB LC7_C35 8 " "Info: 7: + IC(2.900 ns) + CELL(2.700 ns) = 41.300 ns; Loc. = LC7_C35; Fanout = 8; COMB Node = 'd\[7\]~62'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.600 ns" { Mux39~5 d[7]~62 } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/ALU/ALU.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.400 ns) + CELL(2.700 ns) 48.400 ns d\[7\]\$latch 8 REG LC1_C24 1 " "Info: 8: + IC(4.400 ns) + CELL(2.700 ns) = 48.400 ns; Loc. = LC1_C24; Fanout = 1; REG Node = 'd\[7\]\$latch'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.100 ns" { d[7]~62 d[7]$latch } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/ALU/ALU.vhd" 27 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "28.300 ns ( 58.47 % ) " "Info: Total cell delay = 28.300 ns ( 58.47 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "20.100 ns ( 41.53 % ) " "Info: Total interconnect delay = 20.100 ns ( 41.53 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "48.400 ns" { t[6] LessThan0~0 LessThan0~2 Mux39~0 Mux39~3 Mux39~5 d[7]~62 d[7]$latch } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "48.400 ns" { t[6] {} t[6]~out {} LessThan0~0 {} LessThan0~2 {} Mux39~0 {} Mux39~3 {} Mux39~5 {} d[7]~62 {} d[7]$latch {} } { 0.000ns 0.000ns 7.400ns 3.900ns 0.500ns 0.500ns 0.500ns 2.900ns 4.400ns } { 0.000ns 10.300ns 2.700ns 2.400ns 2.700ns 2.400ns 2.400ns 2.700ns 2.700ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "ALU.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/ALU/ALU.vhd" 27 0 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "10.300 ns + Longest register pin " "Info: + Longest register to pin delay is 10.300 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns d\[7\]\$latch 1 REG LC1_C24 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC1_C24; Fanout = 1; REG Node = 'd\[7\]\$latch'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { d[7]$latch } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/ALU/ALU.vhd" 27 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.300 ns) + CELL(5.000 ns) 10.300 ns d\[7\] 2 PIN PIN_143 0 " "Info: 2: + IC(5.300 ns) + CELL(5.000 ns) = 10.300 ns; Loc. = PIN_143; Fanout = 0; PIN Node = 'd\[7\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "10.300 ns" { d[7]$latch d[7] } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/ALU/ALU.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.000 ns ( 48.54 % ) " "Info: Total cell delay = 5.000 ns ( 48.54 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.300 ns ( 51.46 % ) " "Info: Total interconnect delay = 5.300 ns ( 51.46 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "10.300 ns" { d[7]$latch d[7] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "10.300 ns" { d[7]$latch {} d[7] {} } { 0.000ns 5.300ns } { 0.000ns 5.000ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "48.400 ns" { t[6] LessThan0~0 LessThan0~2 Mux39~0 Mux39~3 Mux39~5 d[7]~62 d[7]$latch } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "48.400 ns" { t[6] {} t[6]~out {} LessThan0~0 {} LessThan0~2 {} Mux39~0 {} Mux39~3 {} Mux39~5 {} d[7]~62 {} d[7]$latch {} } { 0.000ns 0.000ns 7.400ns 3.900ns 0.500ns 0.500ns 0.500ns 2.900ns 4.400ns } { 0.000ns 10.300ns 2.700ns 2.400ns 2.700ns 2.400ns 2.400ns 2.700ns 2.700ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "10.300 ns" { d[7]$latch d[7] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "10.300 ns" { d[7]$latch {} d[7] {} } { 0.000ns 5.300ns } { 0.000ns 5.000ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "d\[1\]\$latch aluCode\[1\] t\[6\] 33.000 ns register " "Info: th for register \"d\[1\]\$latch\" (data pin = \"aluCode\[1\]\", clock pin = \"t\[6\]\") is 33.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "t\[6\] destination 49.300 ns + Longest register " "Info: + Longest clock path from clock \"t\[6\]\" to destination register is 49.300 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(10.300 ns) 10.300 ns t\[6\] 1 CLK PIN_115 6 " "Info: 1: + IC(0.000 ns) + CELL(10.300 ns) = 10.300 ns; Loc. = PIN_115; Fanout = 6; CLK Node = 't\[6\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { t[6] } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/ALU/ALU.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(7.400 ns) + CELL(2.700 ns) 20.400 ns LessThan0~0 2 COMB LC8_C22 2 " "Info: 2: + IC(7.400 ns) + CELL(2.700 ns) = 20.400 ns; Loc. = LC8_C22; Fanout = 2; COMB Node = 'LessThan0~0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "10.100 ns" { t[6] LessThan0~0 } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/ALU/ALU.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.900 ns) + CELL(2.400 ns) 26.700 ns LessThan0~2 3 COMB LC3_C45 2 " "Info: 3: + IC(3.900 ns) + CELL(2.400 ns) = 26.700 ns; Loc. = LC3_C45; Fanout = 2; COMB Node = 'LessThan0~2'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.300 ns" { LessThan0~0 LessThan0~2 } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/ALU/ALU.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.500 ns) + CELL(2.700 ns) 29.900 ns Mux39~0 4 COMB LC6_C45 1 " "Info: 4: + IC(0.500 ns) + CELL(2.700 ns) = 29.900 ns; Loc. = LC6_C45; Fanout = 1; COMB Node = 'Mux39~0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.200 ns" { LessThan0~2 Mux39~0 } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/ALU/ALU.vhd" 38 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.500 ns) + CELL(2.400 ns) 32.800 ns Mux39~3 5 COMB LC7_C45 1 " "Info: 5: + IC(0.500 ns) + CELL(2.400 ns) = 32.800 ns; Loc. = LC7_C45; Fanout = 1; COMB Node = 'Mux39~3'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.900 ns" { Mux39~0 Mux39~3 } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/ALU/ALU.vhd" 38 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.500 ns) + CELL(2.400 ns) 35.700 ns Mux39~5 6 COMB LC8_C45 1 " "Info: 6: + IC(0.500 ns) + CELL(2.400 ns) = 35.700 ns; Loc. = LC8_C45; Fanout = 1; COMB Node = 'Mux39~5'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.900 ns" { Mux39~3 Mux39~5 } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/ALU/ALU.vhd" 38 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.900 ns) + CELL(2.700 ns) 41.300 ns d\[7\]~62 7 COMB LC7_C35 8 " "Info: 7: + IC(2.900 ns) + CELL(2.700 ns) = 41.300 ns; Loc. = LC7_C35; Fanout = 8; COMB Node = 'd\[7\]~62'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.600 ns" { Mux39~5 d[7]~62 } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/ALU/ALU.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.300 ns) + CELL(2.700 ns) 49.300 ns d\[1\]\$latch 8 REG LC1_C15 1 " "Info: 8: + IC(5.300 ns) + CELL(2.700 ns) = 49.300 ns; Loc. = LC1_C15; Fanout = 1; REG Node = 'd\[1\]\$latch'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.000 ns" { d[7]~62 d[1]$latch } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/ALU/ALU.vhd" 27 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "28.300 ns ( 57.40 % ) " "Info: Total cell delay = 28.300 ns ( 57.40 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "21.000 ns ( 42.60 % ) " "Info: Total interconnect delay = 21.000 ns ( 42.60 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "49.300 ns" { t[6] LessThan0~0 LessThan0~2 Mux39~0 Mux39~3 Mux39~5 d[7]~62 d[1]$latch } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "49.300 ns" { t[6] {} t[6]~out {} LessThan0~0 {} LessThan0~2 {} Mux39~0 {} Mux39~3 {} Mux39~5 {} d[7]~62 {} d[1]$latch {} } { 0.000ns 0.000ns 7.400ns 3.900ns 0.500ns 0.500ns 0.500ns 2.900ns 5.300ns } { 0.000ns 10.300ns 2.700ns 2.400ns 2.700ns 2.400ns 2.400ns 2.700ns 2.700ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "ALU.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/ALU/ALU.vhd" 27 0 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "16.300 ns - Shortest pin register " "Info: - Shortest pin to register delay is 16.300 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.900 ns) 2.900 ns aluCode\[1\] 1 CLK PIN_91 12 " "Info: 1: + IC(0.000 ns) + CELL(2.900 ns) = 2.900 ns; Loc. = PIN_91; Fanout = 12; CLK Node = 'aluCode\[1\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { aluCode[1] } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/ALU/ALU.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(7.800 ns) + CELL(2.700 ns) 13.400 ns Mux24~11 2 COMB LC8_C15 1 " "Info: 2: + IC(7.800 ns) + CELL(2.700 ns) = 13.400 ns; Loc. = LC8_C15; Fanout = 1; COMB Node = 'Mux24~11'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "10.500 ns" { aluCode[1] Mux24~11 } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/ALU/ALU.vhd" 38 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.500 ns) + CELL(2.400 ns) 16.300 ns d\[1\]\$latch 3 REG LC1_C15 1 " "Info: 3: + IC(0.500 ns) + CELL(2.400 ns) = 16.300 ns; Loc. = LC1_C15; Fanout = 1; REG Node = 'd\[1\]\$latch'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.900 ns" { Mux24~11 d[1]$latch } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/ALU/ALU.vhd" 27 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "8.000 ns ( 49.08 % ) " "Info: Total cell delay = 8.000 ns ( 49.08 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "8.300 ns ( 50.92 % ) " "Info: Total interconnect delay = 8.300 ns ( 50.92 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "16.300 ns" { aluCode[1] Mux24~11 d[1]$latch } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "16.300 ns" { aluCode[1] {} aluCode[1]~out {} Mux24~11 {} d[1]$latch {} } { 0.000ns 0.000ns 7.800ns 0.500ns } { 0.000ns 2.900ns 2.700ns 2.400ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "49.300 ns" { t[6] LessThan0~0 LessThan0~2 Mux39~0 Mux39~3 Mux39~5 d[7]~62 d[1]$latch } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "49.300 ns" { t[6] {} t[6]~out {} LessThan0~0 {} LessThan0~2 {} Mux39~0 {} Mux39~3 {} Mux39~5 {} d[7]~62 {} d[1]$latch {} } { 0.000ns 0.000ns 7.400ns 3.900ns 0.500ns 0.500ns 0.500ns 2.900ns 5.300ns } { 0.000ns 10.300ns 2.700ns 2.400ns 2.700ns 2.400ns 2.400ns 2.700ns 2.700ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "16.300 ns" { aluCode[1] Mux24~11 d[1]$latch } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "16.300 ns" { aluCode[1] {} aluCode[1]~out {} Mux24~11 {} d[1]$latch {} } { 0.000ns 0.000ns 7.800ns 0.500ns } { 0.000ns 2.900ns 2.700ns 2.400ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 47 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 47 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "189 " "Info: Peak virtual memory: 189 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec 18 21:36:28 2013 " "Info: Processing ended: Wed Dec 18 21:36:28 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
