[{"_id":5005468,"formulaStrippedArticleTitle":"The Need for a Wholistic Design Approach when using Gallium Arsenide Technology","nonIeeeCitationCount":"0","contentTypeDisplay":"Magazines","patentCitationCount":"0","mlTime":"PT0.009501S","lastupdate":"2021-07-23","title":"The Need for a Wholistic Design Approach when using Gallium Arsenide Technology","contentType":"periodicals","ieeeCitationCount":"0","publicationNumber":"62"},{"_id":5005573,"paperCitations":{"ieee":[{"order":"1","displayText":"D. Dalton, \"A special purpose hybrid SIMD processor for logic event simulation\", <i>Parallel and Distributed Processing 1999. PDP '99. Proceedings of the Seventh Euromicro Workshop on</i>, pp. 74-83, 1999.","links":{"documentLink":"/document/746648","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=746648","pdfSize":"200KB"},"title":"A special purpose hybrid SIMD processor for logic event simulation"},{"order":"2","displayText":"D.K. Beece, R. Damiano, G. Papp, R. Schoen, \"The EVE companion simulator\", <i>Design Automation Conference 1990. EDAC. Proceedings of the European</i>, pp. 290-295, 1990.","links":{"documentLink":"/document/136661","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=136661","pdfSize":"515KB"},"title":"The EVE companion simulator"},{"order":"3","displayText":"D.K. Beece, G. Deiberg, G. Papp, F. Villante, \"The IBM engineering verification engine\", <i>Design Automation Conference 1988. Proceedings. 25th ACM/IEEE</i>, pp. 218-224, 1988.","links":{"documentLink":"/document/14761","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=14761","pdfSize":"514KB"},"title":"The IBM engineering verification engine"},{"order":"4","displayText":"M.R. Wayne, S.M. Braun, \"Looking for Mr. Turnkey\", <i>Design Automation 1985. 22nd Conference on</i>, pp. 405-409, 1985.","links":{"documentLink":"/document/1585972","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=1585972","pdfSize":"512KB"},"title":"Looking for Mr. \"Turnkey\""},{"order":"5","displayText":"M.A. Riepe, J.P.M. Silva, K.A. Sakallah, R.B. Brown, \"Ravel-XL: a hardware accelerator for assigned-delay compiled-code logic gate simulation\", <i>Very Large Scale Integration (VLSI) Systems IEEE Transactions on</i>, vol. 4, no. 1, pp. 113-129, 1996.","links":{"documentLink":"/document/486085","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=486085","pdfSize":"2149KB"},"title":"Ravel-XL: a hardware accelerator for assigned-delay compiled-code logic gate simulation"},{"order":"6","displayText":"D. MacMillen, R. Camposano, D. Hill, T.W. Williams, \"An industrial view of electronic design automation\", <i>Computer-Aided Design of Integrated Circuits and Systems IEEE Transactions on</i>, vol. 19, no. 12, pp. 1428-1448, 2000.","links":{"documentLink":"/document/898825","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=898825","pdfSize":"172KB"},"title":"An industrial view of electronic design automation"},{"order":"7","displayText":"D. Dalton, \"Analysis of an associative array parallel logic simulator\", <i>Parallel Processing 1999. Proceedings. 1999 International Workshops on</i>, pp. 308-312, 1999.","links":{"documentLink":"/document/800078","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=800078","pdfSize":"51KB"},"title":"Analysis of an associative array parallel logic simulator"},{"order":"8","displayText":"Nobuhiko Koike, Kenji Ohmori, Tohru Sasaki, \"HAL: A High-Speed Logic Simulation Machine\", <i>Design & Test of Computers IEEE</i>, vol. 2, no. 5, pp. 61-73, 1985.","links":{"documentLink":"/document/4069663","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=4069663","pdfSize":"14417KB"},"title":"HAL: A High-Speed Logic Simulation Machine"},{"order":"9","displayText":"Tom Blank, \"A Survey of Hardware Accelerators Used in Computer-Aided Design\", <i>Design & Test of Computers IEEE</i>, vol. 1, no. 3, pp. 21-39, 1984.","links":{"documentLink":"/document/5005647","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=5005647","pdfSize":"15365KB"},"title":"A Survey of Hardware Accelerators Used in Computer-Aided Design"},{"order":"10","displayText":"vanCleemput, Ofsek, \"Design Automation for Digital Systems\", <i>Computer</i>, vol. 17, no. 10, pp. 114-122, 1984.","links":{"documentLink":"/document/1658963","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=1658963","pdfSize":"3457KB"},"title":"Design Automation for Digital Systems"},{"order":"11","displayText":"Burger, Cavin, Holton, Sumney, \"The Impact of ICs on Computer Technology\", <i>Computer</i>, vol. 17, no. 10, pp. 88-95, 1984.","links":{"documentLink":"/document/1658961","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=1658961","pdfSize":"7342KB"},"title":"The Impact of ICs on Computer Technology"},{"order":"12","displayText":"C.-K. Cheng, Y.-C. Wei, Z. Wurman, \"The mapping of logic designs into a very large scale hardware simulator\", <i>Circuits and Systems 1991. IEEE International Sympoisum on</i>, pp. 2036-2039 vol.4, 1991.","links":{"documentLink":"/document/176803","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=176803","pdfSize":"495KB"},"title":"The mapping of logic designs into a very large scale hardware simulator"},{"order":"13","displayText":"Y.-C. Wei, C.-K. Cheng, Z. Wurman, \"Multiple-level partitioning: an application to the very large-scale hardware simulator\", <i>Solid-State Circuits IEEE Journal of</i>, vol. 26, no. 5, pp. 706-716, 1991.","links":{"documentLink":"/document/78241","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=78241","pdfSize":"1126KB"},"title":"Multiple-level partitioning: an application to the very large-scale hardware simulator"}],"nonIeee":[{"order":"1","displayText":"<i>Handbook of VLSI Chip Design and Expert Systems</i>, pp. 515, 1993.","links":{"crossRefLink":"https://doi.org/10.1016/B978-0-12-632425-9.50014-X"},"title":""},{"order":"2","displayText":"Hiroshi Yamada, Fumiyasu Hirose, Junichi Niitsuma, Tatsuya Shindo, \"Simulation processor \u00e2\u0080\u009cSP\u00e2\u0080\u009d\", <i>Systems and Computers in Japan</i>, vol. 20, pp. 71, 1989.","links":{"crossRefLink":"https://doi.org/10.1002/scj.4690200407"},"title":"Simulation processor \u00e2\u0080\u009cSP\u00e2\u0080\u009d"},{"order":"3","displayText":"M. H. Heine, <i>Empirical Foundations of Information and Software Science III</i>, pp. 63, 1987.","links":{"crossRefLink":"https://doi.org/10.1007/978-1-4613-1895-8_7"},"title":""},{"order":"4","displayText":"Damian Dalton, <i>Parallel Computing Technologies</i>, vol. 1662, pp. 207, 1999.","links":{"crossRefLink":"https://doi.org/10.1007/3-540-48387-X_22"},"title":""},{"order":"5","displayText":"Damian Dalton, Vivian Bessler, Jeffery Griffiths, Andrew McCarthy, Abhay Vadher, Rory O\u2019Kane, Rob Quigley, Declan O\u2019Connor, <i>Field Programmable Logic and Application</i>, vol. 2778, pp. 1162, 2003.","links":{"crossRefLink":"https://doi.org/10.1007/978-3-540-45234-8_144"},"title":""},{"order":"6","displayText":"Damian Dalton, <i>High Performance Computing \u2013 HiPC\u201999</i>, vol. 1745, pp. 364, 1999.","links":{"crossRefLink":"https://doi.org/10.1007/978-3-540-46642-0_53"},"title":""}]},"formulaStrippedArticleTitle":"IBM'S Engineering Design System Support for VLSI Design and Verification","nonIeeeCitationCount":"6","contentTypeDisplay":"Magazines","patentCitationCount":"1","mlTime":"PT0.367056S","lastupdate":"2021-10-05","title":"IBM'S Engineering Design System Support for VLSI Design and Verification","contentType":"periodicals","ieeeCitationCount":"13","publicationNumber":"54"},{"_id":5005577,"paperCitations":{"ieee":[{"order":"1","displayText":"M.C. McFarland, A.C. Parker, R. Camposano, \"The high-level synthesis of digital systems\", <i>Proceedings of the IEEE</i>, vol. 78, no. 2, pp. 301-318, 1990.","links":{"documentLink":"/document/52214","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=52214","pdfSize":"1980KB"},"title":"The high-level synthesis of digital systems"},{"order":"2","displayText":"A.J. Wnuk, \"Some topics on a model for the design process\", <i>AI Simulation and Planning in High Autonomy Systems 1990. Proceedings.</i>, pp. 149-159, 1990.","links":{"documentLink":"/document/93930","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=93930","pdfSize":"868KB"},"title":"Some topics on a model for the design process"},{"order":"3","displayText":"S.W. Norton, K.M. Kelly, \"Learning preference rules for a VLSI design problem-solver\", <i>Artificial Intelligence Applications 1988. Proceedings of the Fourth Conference on</i>, pp. 152-158, 1988.","links":{"documentLink":"/document/196096","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=196096","pdfSize":"506KB"},"title":"Learning preference rules for a VLSI design problem-solver"},{"order":"4","displayText":"T.J. Kowalski, D.E. Thomas, \"The VLSI Design Automation Assistant: What's in a Knowledge Base\", <i>Design Automation 1985. 22nd Conference on</i>, pp. 252-258, 1985.","links":{"documentLink":"/document/1585949","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=1585949","pdfSize":"638KB"},"title":"The VLSI Design Automation Assistant: What's in a Knowledge Base"},{"order":"5","displayText":"A. Miller, \"From expert assistant to design verification: applications of AI to VLSI design\", <i>Southeastcon '89. Proceedings. Energy and Information Technologies in the Southeast. IEEE</i>, pp. 406-410 vol.2, 1989.","links":{"documentLink":"/document/132410","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=132410","pdfSize":"329KB"},"title":"From expert assistant to design verification: applications of AI to VLSI design"},{"order":"6","displayText":"T.J. Kowalski, D.J. Geiger, W.H. Wolf, W. Fichtner, \"The VLSI Design Automation Assistant: From Algorithms to Silicon\", <i>Design & Test of Computers IEEE</i>, vol. 2, no. 4, pp. 33-43, 1985.","links":{"documentLink":"/document/4069625","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=4069625","pdfSize":"11718KB"},"title":"The VLSI Design Automation Assistant: From Algorithms to Silicon"},{"order":"7","displayText":"Aart J. De Geus, William Cohen, \"A Rule-Based System for Optimizing Combinational Logic\", <i>Design & Test of Computers IEEE</i>, vol. 2, no. 4, pp. 22-32, 1985.","links":{"documentLink":"/document/4069623","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=4069623","pdfSize":"10000KB"},"title":"A Rule-Based System for Optimizing Combinational Logic"},{"order":"8","displayText":"Burger, Cavin, Holton, Sumney, \"The Impact of ICs on Computer Technology\", <i>Computer</i>, vol. 17, no. 10, pp. 88-95, 1984.","links":{"documentLink":"/document/1658961","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=1658961","pdfSize":"7342KB"},"title":"The Impact of ICs on Computer Technology"},{"order":"9","displayText":"M.C. McFarland, \"Using Bottom-Up Design Techniques in the Synthesis of Digital Hardware from Abstract Behavioral Descriptions\", <i>Design Automation 1986. 23rd Conference on</i>, pp. 474-480, 1986.","links":{"documentLink":"/document/1586131","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=1586131","pdfSize":"797KB"},"title":"Using Bottom-Up Design Techniques in the Synthesis of Digital Hardware from Abstract Behavioral Descriptions"},{"order":"10","displayText":"H. De Man, \"CAD Tools for Third Generation Custom VLSI Design\", <i>Solid-State Circuits Conference 1985. ESSCIRC '85. 11th European</i>, pp. 256-256c, 1985.","links":{"documentLink":"/document/5468099","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=5468099","pdfSize":"667KB"},"title":"CAD Tools for Third Generation Custom VLSI Design"}],"nonIeee":[{"order":"1","displayText":"Nien-Hua Chao, <i>Artificial Intelligence in Engineering Design</i>, pp. 199, 1992.","links":{"crossRefLink":"https://doi.org/10.1016/B978-0-08-092602-5.50014-7"},"title":""},{"order":"2","displayText":"J.G. Rowland, L.C. Jain, \"Knowledge-based systems for instrumentation diagnosis system configuration and circuit and system design\", <i>Engineering Applications of Artificial Intelligence</i>, vol. 6, pp. 437, 1993.","links":{"crossRefLink":"https://doi.org/10.1016/0952-1976(93)90004-H"},"title":"Knowledge-based systems for instrumentation diagnosis, system configuration and circuit and system design"},{"order":"3","displayText":"Sean B. Eom, Sang M. Lee, Ahmed Ayaz, \"Expert systems applications development research in business: A selected bibliography (1975\u20131989)\", <i>European Journal of Operational Research</i>, vol. 68, pp. 278, 1993.","links":{"crossRefLink":"https://doi.org/10.1016/0377-2217(93)90309-B"},"title":"Expert systems applications development research in business: A selected bibliography (1975\u20131989)"},{"order":"4","displayText":"Thaddeus J. Kowalski, \"The VLSI Design Automation Assistant: A Synthesis Expert\", <i>AT&T Technical Journal</i>, vol. 67, pp. 81, 1988.","links":{"documentLink":"/document/6772015","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=6772015"},"title":"The VLSI Design Automation Assistant: A Synthesis Expert"},{"order":"5","displayText":"<i>Handbook of VLSI Chip Design and Expert Systems</i>, pp. 515, 1993.","links":{"crossRefLink":"https://doi.org/10.1016/B978-0-12-632425-9.50014-X"},"title":""},{"order":"6","displayText":"Paul J. Drongowski, <i>Intelligent Systems</i>, pp. 185, 1993.","links":{"crossRefLink":"https://doi.org/10.1007/978-1-4615-2836-4_11"},"title":""}]},"formulaStrippedArticleTitle":"The VLSI Design Automation Assistant: An IBM System/370 Design","nonIeeeCitationCount":"6","contentTypeDisplay":"Magazines","patentCitationCount":"3","mlTime":"PT0.151467S","lastupdate":"2021-10-05","title":"The VLSI Design Automation Assistant: An IBM System/370 Design","contentType":"periodicals","ieeeCitationCount":"10","publicationNumber":"54"},{"_id":5005647,"paperCitations":{"ieee":[{"order":"1","displayText":"D.K. Beece, R. Damiano, G. Papp, R. Schoen, \"The EVE companion simulator\", <i>Design Automation Conference 1990. EDAC. Proceedings of the European</i>, pp. 290-295, 1990.","links":{"documentLink":"/document/136661","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=136661","pdfSize":"515KB"},"title":"The EVE companion simulator"},{"order":"2","displayText":"M. Shoji, F. Hirose, S. Shimogori, S. Kowatari, F. Nagai, \"Acceleration of behavioral simulation on simulation specific machines\", <i>European Design and Test Conference 1997. ED&TC 97. Proceedings</i>, pp. 373-377, 1997.","links":{"documentLink":"/document/582385","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=582385","pdfSize":"418KB"},"title":"Acceleration of behavioral simulation on simulation specific machines"},{"order":"3","displayText":"W. Daehn, \"A switching criterion for hybrid ATPG\", <i>European Test Conference 1989. Proceedings of the 1st</i>, pp. 26-32, 1989.","links":{"documentLink":"/document/36216","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=36216","pdfSize":"409KB"},"title":"A switching criterion for hybrid ATPG"},{"order":"4","displayText":"Paul M. Stillwell, Vineet Chadha, Omesh Tickoo, Steven Zhang, Ramesh Illikkal, Ravi Iyer, Don Newell, \"HiPPAI: High Performance Portable Accelerator Interface for SoCs\", <i>High Performance Computing (HiPC) 2009 International Conference on</i>, pp. 109-118, 2009.","links":{"documentLink":"/document/5433219","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=5433219","pdfSize":"216KB"},"title":"HiPPAI: High Performance Portable Accelerator Interface for SoCs"},{"order":"5","displayText":"Giuseppe Di Guglielmo, Franco Fummi, Mark Hampton, Graziano Pravadelli, Francesco Stefanni, \"The role of parallel simulation in functional verification\", <i>High Level Design Validation and Test Workshop 2008. HLDVT '08. IEEE International</i>, pp. 117-124, 2008.","links":{"documentLink":"/document/4695887","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=4695887","pdfSize":"362KB"},"title":"The role of parallel simulation in functional verification"},{"order":"6","displayText":"P. Bose, \"Parallel logic/fault simulation of VLSI array logic\", <i>Computer-Aided Design 1988. ICCAD-88. Digest of Technical Papers. IEEE International Conference on</i>, pp. 190-193, 1988.","links":{"documentLink":"/document/122491","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=122491","pdfSize":"310KB"},"title":"Parallel logic/fault simulation of VLSI array logic"},{"order":"7","displayText":"F. Ozguner, R. Daoud, \"Vectorized fault simulation on the Cray X-MP supercomputer\", <i>Computer-Aided Design 1988. ICCAD-88. Digest of Technical Papers. IEEE International Conference on</i>, pp. 198-201, 1988.","links":{"documentLink":"/document/122493","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=122493","pdfSize":"322KB"},"title":"Vectorized fault simulation on the Cray X-MP supercomputer"},{"order":"8","displayText":"R. Raghavan, J.P. Hayes, W.R. Martin, \"Logic simulation on vector processors\", <i>Computer-Aided Design 1988. ICCAD-88. Digest of Technical Papers. IEEE International Conference on</i>, pp. 268-271, 1988.","links":{"documentLink":"/document/122508","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=122508","pdfSize":"352KB"},"title":"Logic simulation on vector processors"},{"order":"9","displayText":"K.P. Belkhale, P. Banerjee, \"PACE: a parallel VLSI extractor on the Intel hypercube multiprocessor\", <i>Computer-Aided Design 1988. ICCAD-88. Digest of Technical Papers. IEEE International Conference on</i>, pp. 326-329, 1988.","links":{"documentLink":"/document/122521","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=122521","pdfSize":"357KB"},"title":"PACE: a parallel VLSI extractor on the Intel hypercube multiprocessor"},{"order":"10","displayText":"H. Fujiwara, T. Inoue, \"Optimal granularity of test generation in a distributed system\", <i>Computer-Aided Design 1989. ICCAD-89. Digest of Technical Papers. 1989 IEEE International Conference on</i>, pp. 158-161, 1989.","links":{"documentLink":"/document/76926","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=76926","pdfSize":"345KB"},"title":"Optimal granularity of test generation in a distributed system"},{"order":"11","displayText":"R.B. Mueller-Thuns, D.G. Saab, R.F. Damiano, J.A. Abraham, \"Portable parallel logic and fault simulation\", <i>Computer-Aided Design 1989. ICCAD-89. Digest of Technical Papers. 1989 IEEE International Conference on</i>, pp. 506-509, 1989.","links":{"documentLink":"/document/77001","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=77001","pdfSize":"302KB"},"title":"Portable parallel logic and fault simulation"},{"order":"12","displayText":"Mahmood, Baker, Herath, Jayasumana, \"A logic simulation engine based on a modified data flow architecture\", <i>Computer-Aided Design 1992. ICCAD-92. Digest of Technical Papers. 1992 IEEE/ACM International Conference on</i>, pp. 377-380, 1992.","links":{"documentLink":"/document/279343","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=279343","pdfSize":"376KB"},"title":"A logic simulation engine based on a modified data flow architecture"},{"order":"13","displayText":"Suganuma, Murata, Nakata, Nagata, Tomita, Hirano, \"Reconfigurable machine and its application to logic diagnosis\", <i>Computer-Aided Design 1992. ICCAD-92. Digest of Technical Papers. 1992 IEEE/ACM International Conference on</i>, pp. 373-376, 1992.","links":{"documentLink":"/document/279344","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=279344","pdfSize":"475KB"},"title":"Reconfigurable machine and its application to logic diagnosis"},{"order":"14","displayText":"Y.S. Lee, P.M. Maurer, \"Parallel multi-delay simulation\", <i>Computer-Aided Design 1993. ICCAD-93. Digest of Technical Papers. 1993 IEEE/ACM International Conference on</i>, pp. 759-762, 1993.","links":{"documentLink":"/document/580174","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=580174","pdfSize":"473KB"},"title":"Parallel multi-delay simulation"},{"order":"15","displayText":"D.G. Saab, I.N. Hajj, J.T. Rahmeh, \"Parallel-concurrent fault simulation\", <i>Computer Design: VLSI in Computers and Processors 1989. ICCD '89. Proceedings. 1989 IEEE International Conference on</i>, pp. 298-301, 1989.","links":{"documentLink":"/document/63376","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=63376","pdfSize":"350KB"},"title":"Parallel-concurrent fault simulation"},{"order":"16","displayText":"S. Takasaki, N. Nomizu, Y. Hirabayashi, H. Ishikura, M. Kurashita, N. Koike, T. Nakata, \"HAL III: function level hardware logic simulation\", <i>Computer Design: VLSI in Computers and Processors 1990. ICCD '90. Proceedings 1990 IEEE International Conference on</i>, pp. 167-170, 1990.","links":{"documentLink":"/document/130192","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=130192","pdfSize":"357KB"},"title":"HAL III: function level hardware logic simulation"},{"order":"17","displayText":"J. Trotter, R. Evans, \"A fine grain architecture for parallel fault simulation\", <i>Computer Design: VLSI in Computers and Processors 1991. ICCD '91. Proceedings 1991 IEEE International Conference on</i>, pp. 64-67, 1991.","links":{"documentLink":"/document/139846","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=139846","pdfSize":"312KB"},"title":"A fine grain architecture for parallel fault simulation"},{"order":"18","displayText":"S. Sundaram, \"Distributed Digital Logic Simulation on a Network of Workstations\", <i>Parallel Processing 1994. ICPP 1994 Volume 3. International Conference on</i>, vol. 3, pp. 102-105, 1994.","links":{"documentLink":"/document/5727839","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=5727839","pdfSize":"433KB"},"title":"Distributed Digital Logic Simulation on a Network of Workstations"},{"order":"19","displayText":"N. Suganuma, M. Tomita, K. Hirano, \"A compact simulation engine with flexible logic model expansion\", <i>Systems Engineering 1992. IEEE International Conference on</i>, pp. 416-419, 1992.","links":{"documentLink":"/document/236870","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=236870","pdfSize":"394KB"},"title":"A compact simulation engine with flexible logic model expansion"},{"order":"20","displayText":"C.P. Ravikumar, V. Jain, A. Dod, \"Faster fault simulation through distributed computing\", <i>VLSI Design 1997. Proceedings. Tenth International Conference on</i>, pp. 482-487, 1997.","links":{"documentLink":"/document/568181","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=568181","pdfSize":"546KB"},"title":"Faster fault simulation through distributed computing"},{"order":"21","displayText":"T.J. McBrayer, P.A. Wilsey, \"Process combination to increase event granularity in parallel logic simulation\", <i>Parallel Processing Symposium 1995. Proceedings. 9th International</i>, pp. 572-578, 1995.","links":{"documentLink":"/document/395890","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=395890","pdfSize":"726KB"},"title":"Process combination to increase event granularity in parallel logic simulation"},{"order":"22","displayText":"A. Torralba, \"A systolic maze-router\", <i>Circuits and Systems 1990. IEEE International Symposium on</i>, pp. 1688-1691 vol.3, 1990.","links":{"documentLink":"/document/111934","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=111934","pdfSize":"366KB"},"title":"A systolic maze-router"},{"order":"23","displayText":"S.-J. Jou, C.-W. Jen, W.-Z. Shen, \"Parallelism of circuit simulation on array processor\", <i>Circuits and Systems 1991. IEEE International Sympoisum on</i>, pp. 2725-2728 vol.5, 1991.","links":{"documentLink":"/document/176109","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=176109","pdfSize":"386KB"},"title":"Parallelism of circuit simulation on array processor"},{"order":"24","displayText":"C.-K. Cheng, Y.-C. Wei, Z. Wurman, \"The mapping of logic designs into a very large scale hardware simulator\", <i>Circuits and Systems 1991. IEEE International Sympoisum on</i>, pp. 2036-2039 vol.4, 1991.","links":{"documentLink":"/document/176803","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=176803","pdfSize":"495KB"},"title":"The mapping of logic designs into a very large scale hardware simulator"},{"order":"25","displayText":"H. Kumar, R. Kalyan, M. Bayoumi, A. Tyagi, N. Ling, \"Parallel implementation of a cut and paste maze routing algorithm\", <i>Circuits and Systems 1993. ISCAS '93 1993 IEEE International Symposium on</i>, pp. 2035-2038 vol.3, 1993.","links":{"documentLink":"/document/394154","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=394154","pdfSize":"472KB"},"title":"Parallel implementation of a cut and paste maze routing algorithm"},{"order":"26","displayText":"\"\", <i></i>.","links":{},"title":""},{"order":"27","displayText":"vanCleemput, Ofsek, \"Design Automation for Digital Systems\", <i>Computer</i>, vol. 17, no. 10, pp. 114-122, 1984.","links":{"documentLink":"/document/1658963","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=1658963","pdfSize":"3457KB"},"title":"Design Automation for Digital Systems"},{"order":"28","displayText":"Newton, Sangiovanni-Vincentelli, \"Computer-Aided Design for VLSI Circuits\", <i>Computer</i>, vol. 19, no. 4, pp. 38-60, 1986.","links":{"documentLink":"/document/1663204","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=1663204","pdfSize":"16778KB"},"title":"Computer-Aided Design for VLSI Circuits"},{"order":"29","displayText":"Nobuhiko Koike, Kenji Ohmori, Tohru Sasaki, \"HAL: A High-Speed Logic Simulation Machine\", <i>Design & Test of Computers IEEE</i>, vol. 2, no. 5, pp. 61-73, 1985.","links":{"documentLink":"/document/4069663","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=4069663","pdfSize":"14417KB"},"title":"HAL: A High-Speed Logic Simulation Machine"},{"order":"30","displayText":"Alexander Miczo, Dipti Mohapatra, Scott Perkins, Katie Kaufman, Ken Huang, \"The Effects of Modeling on Simulator Performance\", <i>Design & Test of Computers IEEE</i>, vol. 4, no. 2, pp. 46-54, 1987.","links":{"documentLink":"/document/4069964","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=4069964","pdfSize":"6910KB"},"title":"The Effects of Modeling on Simulator Performance"}],"nonIeee":[{"order":"1","displayText":"Abdulla Bataineh, F\u00fcsun \u00d6zg\u00fcner, Imre Szauter, \"Parallel and Vector Logic and Fault Simulation Algorithms on the Cray Y-MP Supercomputer\", <i>SIMULATION</i>, vol. 61, pp. 161, 1993.","links":{"crossRefLink":"https://doi.org/10.1177/003754979306100304"},"title":"Parallel and Vector Logic and Fault Simulation Algorithms on the Cray Y-MP Supercomputer"},{"order":"2","displayText":"<i>VLSI Custom Microelectronics</i>, 1998.","links":{"crossRefLink":"https://doi.org/10.1201/9780203909713.ch5"},"title":""},{"order":"3","displayText":"Chandu Visweswariah, <i>Wiley Encyclopedia of Electrical and Electronics Engineering</i>, 1999.","links":{"crossRefLink":"https://doi.org/10.1002/047134608X.W1807"},"title":""},{"order":"4","displayText":"Kenneth R. Wood, \"Distributing gate-level digital timing simulation over arrays of transputers\", <i>Concurrency: Practice and Experience</i>, vol. 3, pp. 367, 1991.","links":{"crossRefLink":"https://doi.org/10.1002/cpe.4330030413"},"title":"Distributing gate-level digital timing simulation over arrays of transputers"},{"order":"5","displayText":"P. Kenyon, S. Seth, A. Clematis, P. Agrawal, G. Dodero, V. Gianuzzi, \"Programming pipelined CAD applications on message-passing architectures\", <i>Concurrency: Practice and Experience</i>, vol. 7, pp. 315, 1995.","links":{"crossRefLink":"https://doi.org/10.1002/cpe.4330070405"},"title":"Programming pipelined CAD applications on message-passing architectures"},{"order":"6","displayText":"Hirofumi Hamamura, Takashi Mochiyama, Hiroaki Komatsu, \"Sahara: Massively parallel dedicated hardware for cycle-based logic simulations\", <i>Electronics and Communications in Japan (Part III Fundamental Electronic Science)</i>, vol. 88, pp. 34, 2005.","links":{"crossRefLink":"https://doi.org/10.1002/ecjc.20193"},"title":"Sahara: Massively parallel dedicated hardware for cycle-based logic simulations"},{"order":"7","displayText":"Prathima Agrawal, Chong Hoc Hao, Michel Remillard, \"Logic Simulation on the Mars Multicomputer\", <i>AT&T Technical Journal</i>, vol. 70, pp. 21, 1991.","links":{"documentLink":"/document/6769150","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=6769150"},"title":"Logic Simulation on the Mars Multicomputer"},{"order":"8","displayText":"Hiroshi Yamada, Fumiyasu Hirose, Junichi Niitsuma, Tatsuya Shindo, \"Simulation processor \u00e2\u0080\u009cSP\u00e2\u0080\u009d\", <i>Systems and Computers in Japan</i>, vol. 20, pp. 71, 1989.","links":{"crossRefLink":"https://doi.org/10.1002/scj.4690200407"},"title":"Simulation processor \u00e2\u0080\u009cSP\u00e2\u0080\u009d"},{"order":"9","displayText":"Ankit Singh, Hervais C. Simo Fhom, \"Restricted usage of anonymous credentials in vehicular ad hoc networks for misbehavior detection\", <i>International Journal of Information Security</i>, 2016.","links":{"crossRefLink":"https://doi.org/10.1007/s10207-016-0328-y"},"title":"Restricted usage of anonymous credentials in vehicular ad hoc networks for misbehavior detection"},{"order":"10","displayText":"S Kang, SA Szygenda, \"Development of reduced time interval partitioned simulation algorithm\", <i>Computer-Aided Design</i>, vol. 21, pp. 25, 1989.","links":{"crossRefLink":"https://doi.org/10.1016/0010-4485(89)90113-9"},"title":"Development of reduced time interval partitioned simulation algorithm"},{"order":"11","displayText":"G Russell, IL Sayers, \"Design for testability \u2014 a review of advanced methods\", <i>Microprocessors and Microsystems</i>, vol. 10, pp. 531, 1986.","links":{"crossRefLink":"https://doi.org/10.1016/0141-9331(86)90049-9"},"title":"Design for testability \u2014 a review of advanced methods"},{"order":"12","displayText":"W. Hahn, \"Event-flow computation as key to fast digital design simulation\", <i>Microprocessing and Microprogramming</i>, vol. 18, pp. 27, 1986.","links":{"crossRefLink":"https://doi.org/10.1016/0165-6074(86)90021-9"},"title":"Event-flow computation as key to fast digital design simulation"},{"order":"13","displayText":"R.W Hartenstein, A Hirschbiel, M Weber, \"A flexible architecture for image processing\", <i>Microprocessing and Microprogramming</i>, vol. 21, pp. 65, 1987.","links":{"crossRefLink":"https://doi.org/10.1016/0165-6074(87)90019-6"},"title":"A flexible architecture for image processing"},{"order":"14","displayText":"W Hahn, H Anger, A Hagerer, B Schuster, \"A multi-transputer-net as a hardware simulation environment\", <i>Microprocessing and Microprogramming</i>, vol. 24, pp. 291, 1988.","links":{"crossRefLink":"https://doi.org/10.1016/0165-6074(88)90068-3"},"title":"A multi-transputer-net as a hardware simulation environment"},{"order":"15","displayText":"G. Cabodi, S. Gai, M. Sonza Reorda, \"A transputer-based gate-level fault simulator\", <i>Microprocessing and Microprogramming</i>, vol. 30, pp. 529, 1990.","links":{"crossRefLink":"https://doi.org/10.1016/0165-6074(90)90294-J"},"title":"A transputer-based gate-level fault simulator"},{"order":"16","displayText":"G.P Balboni, G.P Cabodi, S Gai, M Sonza Reorda, \"A parallel system for test pattern generation\", <i>Parallel Computing</i>, vol. 19, pp. 177, 1993.","links":{"crossRefLink":"https://doi.org/10.1016/0167-8191(93)90047-O"},"title":"A parallel system for test pattern generation"},{"order":"17","displayText":"C.P. RaviKumar, Sarma Sastry, \"A hardware accelerator for hierarchical VLSI routing\", <i>Integration, the VLSI Journal</i>, vol. 7, pp. 283, 1989.","links":{"crossRefLink":"https://doi.org/10.1016/0167-9260(89)90006-0"},"title":"A hardware accelerator for hierarchical VLSI routing"},{"order":"18","displayText":"Sun Young Hwang, \"Incremental algorithms for digital simulation\", <i>Integration, the VLSI Journal</i>, vol. 7, pp. 21, 1989.","links":{"crossRefLink":"https://doi.org/10.1016/0167-9260(89)90057-6"},"title":"Incremental algorithms for digital simulation"},{"order":"19","displayText":"Ken Wong, Mark A. Franklin, \"Performance analysis of a parallel logic simulation machine\", <i>Journal of Parallel and Distributed Computing</i>, vol. 7, pp. 416, 1989.","links":{"crossRefLink":"https://doi.org/10.1016/0743-7315(89)90029-4"},"title":"Performance analysis of a parallel logic simulation machine"},{"order":"20","displayText":"<i>VLSI and Computer Architecture</i>, vol. 20, pp. 299, 1989.","links":{"crossRefLink":"https://doi.org/10.1016/B978-0-12-234120-5.50014-X"},"title":""},{"order":"21","displayText":"<i>Handbook of VLSI Chip Design and Expert Systems</i>, pp. 515, 1993.","links":{"crossRefLink":"https://doi.org/10.1016/B978-0-12-632425-9.50014-X"},"title":""},{"order":"22","displayText":"A. Torralba, \"A systolic array with applications to image processing and wire-routing in VLSI circuits\", <i>Parallel Computing</i>, vol. 17, pp. 85, 1991.","links":{"crossRefLink":"https://doi.org/10.1016/S0167-8191(05)80020-1"},"title":"A systolic array with applications to image processing and wire-routing in VLSI circuits"},{"order":"23","displayText":"A Pipis, G Theodoropoulos, M Stefanidakis, D Lioupis, \"A hybrid approach for the modelling and simulation of a virtually shared memory parallel computer architecture\", <i>Mathematics and Computers in Simulation</i>, vol. 57, pp. 81, 2001.","links":{"crossRefLink":"https://doi.org/10.1016/S0378-4754(01)00290-7"},"title":"A hybrid approach for the modelling and simulation of a virtually shared memory parallel computer architecture"},{"order":"24","displayText":"Bouthaina Dammak, Mouna Baklouti, Rachid Benmansour, Smail Niar, Mohamed Abid, \"Hardware resource utilization optimization in FPGA-based Heterogeneous MPSoC architectures\", <i>Microprocessors and Microsystems</i>, 2015.","links":{"crossRefLink":"https://doi.org/10.1016/j.micpro.2015.05.006"},"title":"Hardware resource utilization optimization in FPGA-based Heterogeneous MPSoC architectures"},{"order":"25","displayText":"W.I. Baker, A. Mahmood, B.S. Carlson, \"Parallel event-driven logic simulation algorithms: tutorial and comparative evaluation\", <i>IEE Proceedings - Circuits Devices and Systems</i>, vol. 143, pp. 177, 1996.","links":{"crossRefLink":"https://doi.org/10.1049/ip-cds:19960477"},"title":"Parallel event-driven logic simulation algorithms: tutorial and comparative evaluation"},{"order":"26","displayText":"G. SAGAR, ANIL K. SARJE, \"Task allocation model for distributed systems\", <i>International Journal of Systems Science</i>, vol. 22, pp. 1671, 1991.","links":{"crossRefLink":"https://doi.org/10.1080/00207729108910740"},"title":"Task allocation model for distributed systems"},{"order":"27","displayText":"Xinwei Niu, Narueporn Nartasilpa, Chayapol Chaiyanan, Jeffrey Fan, \"Low Power Mobile Operating Systems with Profiling Hardware Acceleration\", <i>i-manager's Journal on Software Engineering</i>, vol. 5, pp. 16, 2011.","links":{"crossRefLink":"https://doi.org/10.26634/jse.5.3.1380"},"title":"Low Power Mobile Operating Systems with Profiling Hardware Acceleration"},{"order":"28","displayText":"Balakrishnan Kannikeswaran, Radharamanan Radhakrishnan, Peter Frey, Perry Alexander, Philip A. Wilsey, <i>FME'96: Industrial Benefit and Advances in Formal Methods</i>, vol. 1051, pp. 405, 1996.","links":{"crossRefLink":"https://doi.org/10.1007/3-540-60973-3_99"},"title":""},{"order":"29","displayText":"Elizabeth Bradley, Robert H. Halstead, \"Simulating logic circuits: A multiprocessor application\", <i>International Journal of Parallel Programming</i>, vol. 16, pp. 305, 1987.","links":{"crossRefLink":"https://doi.org/10.1007/BF01407939"},"title":"Simulating logic circuits: A multiprocessor application"},{"order":"30","displayText":"Pradip Bose, <i>VLSI Algorithms and Architectures</i>, vol. 319, pp. 301, 1988.","links":{"crossRefLink":"https://doi.org/10.1007/BFb0040397"},"title":""}]},"formulaStrippedArticleTitle":"A Survey of Hardware Accelerators Used in Computer-Aided Design","nonIeeeCitationCount":"41","contentTypeDisplay":"Magazines","patentCitationCount":"7","mlTime":"PT0.776238S","lastupdate":"2021-10-05","title":"A Survey of Hardware Accelerators Used in Computer-Aided Design","contentType":"periodicals","ieeeCitationCount":"90","publicationNumber":"54"},{"_id":5005692,"paperCitations":{"ieee":[{"order":"1","displayText":"D. Karayiannis, S. Tragoudas, \"ATPD: an automatic test pattern generator for path delay faults\", <i>Test Conference 1996. Proceedings. International</i>, pp. 443-452, 1996.","links":{"documentLink":"/document/557051","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=557051","pdfSize":"1049KB"},"title":"ATPD: an automatic test pattern generator for path delay faults"},{"order":"2","displayText":"E. MacDonald, N.A. Touba, \"Delay testing of SOI circuits: Challenges with the history effect\", <i>Test Conference 1999. Proceedings. International</i>, pp. 269-275, 1999.","links":{"documentLink":"/document/805640","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=805640","pdfSize":"689KB"},"title":"Delay testing of SOI circuits: Challenges with the history effect"},{"order":"3","displayText":"E. MacDonald, N.A. Touba, \"Delay testing of partially depleted silicon-on-insulator (PD-SOI) circuits\", <i>Very Large Scale Integration (VLSI) Systems IEEE Transactions on</i>, vol. 14, no. 6, pp. 587-595, 2006.","links":{"documentLink":"/document/1661599","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=1661599","pdfSize":"466KB"},"title":"Delay testing of partially depleted silicon-on-insulator (PD-SOI) circuits"},{"order":"4","displayText":"Yuejian Wu, A. Ivanov, \"Accelerated path delay fault simulation\", <i>VLSI Test Symposium 1992. '10th Anniversary. Design Test and Application: ASICs and Systems-on-a-Chip' Digest of Papers. 1992 IEEE</i>, pp. 1-6, 1992.","links":{"documentLink":"/document/232715","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=232715","pdfSize":"623KB"},"title":"Accelerated path delay fault simulation"},{"order":"5","displayText":"J. Savir, \"Developments in delay testing\", <i>VLSI Test Symposium 1992. '10th Anniversary. Design Test and Application: ASICs and Systems-on-a-Chip' Digest of Papers. 1992 IEEE</i>, pp. 247-253, 1992.","links":{"documentLink":"/document/232760","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=232760","pdfSize":"609KB"},"title":"Developments in delay testing"},{"order":"6","displayText":"N.A. Touba, E.J. McCluskey, \"Applying two-pattern tests using scan-mapping\", <i>VLSI Test Symposium 1996. Proceedings of 14th</i>, pp. 393-397, 1996.","links":{"documentLink":"/document/510884","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=510884","pdfSize":"604KB"},"title":"Applying two-pattern tests using scan-mapping"},{"order":"7","displayText":"Zhuo Zhang, S.M. Reddy, I. Pomeranz, Xijiang Lin, J. Rajski, \"Scan tests with multiple fault activation cycles for delay faults\", <i>VLSI Test Symposium 2006. Proceedings. 24th IEEE</i>, pp. 6 pp.-348, 2006.","links":{"documentLink":"/document/1617615","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=1617615","pdfSize":"285KB"},"title":"Scan tests with multiple fault activation cycles for delay faults"},{"order":"8","displayText":"D. Bhattacharya, P. Agrawal, V.D. Agrawal, \"Test generation for path delay faults using binary decision diagrams\", <i>Computers IEEE Transactions on</i>, vol. 44, no. 3, pp. 434-447, 1995.","links":{"documentLink":"/document/372035","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=372035","pdfSize":"1266KB"},"title":"Test generation for path delay faults using binary decision diagrams"},{"order":"9","displayText":"I. Pomeranz, S.M. Reddy, \"On the number of tests to detect all path delay faults in combinational logic circuits\", <i>Computers IEEE Transactions on</i>, vol. 45, no. 1, pp. 50-62, 1996.","links":{"documentLink":"/document/481486","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=481486","pdfSize":"1512KB"},"title":"On the number of tests to detect all path delay faults in combinational logic circuits"},{"order":"10","displayText":"Wing-Ning Li, S.M. Reddy, S.K. Sahni, \"On path selection in combinational logic circuits\", <i>Computer-Aided Design of Integrated Circuits and Systems IEEE Transactions on</i>, vol. 8, no. 1, pp. 56-63, 1989.","links":{"documentLink":"/document/21819","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=21819","pdfSize":"832KB"},"title":"On path selection in combinational logic circuits"},{"order":"11","displayText":"I. Pomeranz, S.M. Reddy, \"SPADES-ACE: A simulator for path delay faults in sequential circuits with extensions to arbitrary clocking schemes\", <i>Computer-Aided Design of Integrated Circuits and Systems IEEE Transactions on</i>, vol. 13, no. 2, pp. 251-263, 1994.","links":{"documentLink":"/document/259948","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=259948","pdfSize":"1333KB"},"title":"SPADES-ACE: A simulator for path delay faults in sequential circuits with extensions to arbitrary clocking schemes"},{"order":"12","displayText":"Weiwei Mao, M.D. Ciletti, \"Reducing correlation to improve coverage of delay faults in scan-path design\", <i>Computer-Aided Design of Integrated Circuits and Systems IEEE Transactions on</i>, vol. 13, no. 5, pp. 638-646, 1994.","links":{"documentLink":"/document/277638","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=277638","pdfSize":"711KB"},"title":"Reducing correlation to improve coverage of delay faults in scan-path design"},{"order":"13","displayText":"W.K. Lam, A. Saldanha, R.K. Brayton, A.L. Sangiovanni-Vincentelli, \"Delay fault coverage test set size and performance trade-offs\", <i>Computer-Aided Design of Integrated Circuits and Systems IEEE Transactions on</i>, vol. 14, no. 1, pp. 32-44, 1995.","links":{"documentLink":"/document/363125","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=363125","pdfSize":"1562KB"},"title":"Delay fault coverage, test set size, and performance trade-offs"},{"order":"14","displayText":"S.T. Chakradhar, M.A. Iyer, V.D. Agrawal, \"Energy models for delay testing\", <i>Computer-Aided Design of Integrated Circuits and Systems IEEE Transactions on</i>, vol. 14, no. 6, pp. 728-739, 1995.","links":{"documentLink":"/document/387733","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=387733","pdfSize":"1366KB"},"title":"Energy models for delay testing"},{"order":"15","displayText":"I. Pomeranz, S.M. Reddy, P. Uppaluri, \"NEST: a nonenumerative test generation method for path delay faults in combinational circuits\", <i>Computer-Aided Design of Integrated Circuits and Systems IEEE Transactions on</i>, vol. 14, no. 12, pp. 1505-1515, 1995.","links":{"documentLink":"/document/476581","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=476581","pdfSize":"1392KB"},"title":"NEST: a nonenumerative test generation method for path delay faults in combinational circuits"},{"order":"16","displayText":"D.K. Pradhan, J. Saxena, \"A novel scheme to reduce test application time in circuits with full scan\", <i>Computer-Aided Design of Integrated Circuits and Systems IEEE Transactions on</i>, vol. 14, no. 12, pp. 1577-1586, 1995.","links":{"documentLink":"/document/476587","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=476587","pdfSize":"1391KB"},"title":"A novel scheme to reduce test application time in circuits with full scan"},{"order":"17","displayText":"S. Bhatia, N.J. Jha, \"Synthesis for parallel scan: applications to partial scan and robust path-delay fault testability\", <i>Computer-Aided Design of Integrated Circuits and Systems IEEE Transactions on</i>, vol. 15, no. 2, pp. 228-243, 1996.","links":{"documentLink":"/document/486668","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=486668","pdfSize":"1966KB"},"title":"Synthesis for parallel scan: applications to partial scan and robust path-delay fault testability"},{"order":"18","displayText":"K.-T. Cheng, H.-C. Chen, \"Classification and identification of nonrobust untestable path delay faults\", <i>Computer-Aided Design of Integrated Circuits and Systems IEEE Transactions on</i>, vol. 15, no. 8, pp. 845-853, 1996.","links":{"documentLink":"/document/511566","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=511566","pdfSize":"1047KB"},"title":"Classification and identification of nonrobust untestable path delay faults"},{"order":"19","displayText":"A.K. Pramanick, S.M. Reddy, \"On the fault coverage of gate delay fault detecting tests\", <i>Computer-Aided Design of Integrated Circuits and Systems IEEE Transactions on</i>, vol. 16, no. 1, pp. 78-94, 1997.","links":{"documentLink":"/document/559333","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=559333","pdfSize":"607KB"},"title":"On the fault coverage of gate delay fault detecting tests"},{"order":"20","displayText":"W.-N. Li, S.M. Reddy, S. Sahni, \"Long and short covering edges in combination logic circuits\", <i>Computer-Aided Design of Integrated Circuits and Systems IEEE Transactions on</i>, vol. 9, no. 12, pp. 1245-1253, 1990.","links":{"documentLink":"/document/62769","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=62769","pdfSize":"961KB"},"title":"Long and short covering edges in combination logic circuits"},{"order":"21","displayText":"T.J. Chakraborty, V.D. Agrawal, M.L. Bushnell, \"On variable clock methods for path delay testing of sequential circuits\", <i>Computer-Aided Design of Integrated Circuits and Systems IEEE Transactions on</i>, vol. 16, no. 11, pp. 1237-1249, 1997.","links":{"documentLink":"/document/663815","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=663815","pdfSize":"220KB"},"title":"On variable clock methods for path delay testing of sequential circuits"},{"order":"22","displayText":"S.M. Nowick, N.K. Jha, F.-C. Cheng, \"Synthesis of asynchronous circuits for stuck-at and robust path delay fault testability\", <i>Computer-Aided Design of Integrated Circuits and Systems IEEE Transactions on</i>, vol. 16, no. 12, pp. 1514-1521, 1997.","links":{"documentLink":"/document/664232","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=664232","pdfSize":"187KB"},"title":"Synthesis of asynchronous circuits for stuck-at and robust path delay fault testability"},{"order":"23","displayText":"I. Pomeranz, S.M. Reddy, \"Design-for-testability for path delay faults in large combinational circuits using test points\", <i>Computer-Aided Design of Integrated Circuits and Systems IEEE Transactions on</i>, vol. 17, no. 4, pp. 333-343, 1998.","links":{"documentLink":"/document/703823","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=703823","pdfSize":"268KB"},"title":"Design-for-testability for path delay faults in large combinational circuits using test points"},{"order":"24","displayText":"S. Tragoudas, D. Karayiannis, \"A fast nonenumerative automatic test pattern generator for path delay faults\", <i>Computer-Aided Design of Integrated Circuits and Systems IEEE Transactions on</i>, vol. 18, no. 7, pp. 1050-1057, 1999.","links":{"documentLink":"/document/771185","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=771185","pdfSize":"171KB"},"title":"A fast nonenumerative automatic test pattern generator for path delay faults"},{"order":"25","displayText":"R.C. Tekumalla, P.R. Menon, \"Identification of primitive faults in combinational and sequential circuits\", <i>Computer-Aided Design of Integrated Circuits and Systems IEEE Transactions on</i>, vol. 20, no. 12, pp. 1426-1442, 2001.","links":{"documentLink":"/document/969436","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=969436","pdfSize":"361KB"},"title":"Identification of primitive faults in combinational and sequential circuits"},{"order":"26","displayText":"P. Agrawal, V.D. Agrawal, S.C. Seth, \"Generating tests for delay faults in nonscan circuits\", <i>Design & Test of Computers IEEE</i>, vol. 10, no. 1, pp. 20-28, 1993.","links":{"documentLink":"/document/199801","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=199801","pdfSize":"839KB"},"title":"Generating tests for delay faults in nonscan circuits"},{"order":"27","displayText":"U. Sparmann, H. Muller, S.M. Reddy, \"Universal delay test sets for logic networks\", <i>Very Large Scale Integration (VLSI) Systems IEEE Transactions on</i>, vol. 7, no. 2, pp. 156-166, 1999.","links":{"documentLink":"/document/766742","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=766742","pdfSize":"278KB"},"title":"Universal delay test sets for logic networks"},{"order":"28","displayText":"T.J. Chakraborty, V.D. Agrawal, M.L. Bushnell, \"Improving path delay testability of sequential circuits\", <i>Very Large Scale Integration (VLSI) Systems IEEE Transactions on</i>, vol. 8, no. 6, pp. 736-741, 2000.","links":{"documentLink":"/document/902268","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=902268","pdfSize":"156KB"},"title":"Improving path delay testability of sequential circuits"},{"order":"29","displayText":"G. van Brakel, Y. Xing, H.G. Kerkhoff, \"Scan cell design for enhanced delay fault testability\", <i>ASIC Conference and Exhibit 1992. Proceedings of Fifth Annual IEEE International</i>, pp. 372-375, 1992.","links":{"documentLink":"/document/270266","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=270266","pdfSize":"373KB"},"title":"Scan cell design for enhanced delay fault testability"},{"order":"30","displayText":"Yinghua Min, \"Boolean process-an analytical approach to circuit representation\", <i>Test Symposium 1994. Proceedings of the Third Asian</i>, pp. 249-254, 1994.","links":{"documentLink":"/document/367223","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=367223","pdfSize":"452KB"},"title":"Boolean process-an analytical approach to circuit representation"}],"nonIeee":[{"order":"1","displayText":"Jim Plusquellic, Fareena Saqib, <i>The Hardware Trojan War</i>, pp. 219, 2018.","links":{"crossRefLink":"https://doi.org/10.1007/978-3-319-68511-3_10"},"title":""},{"order":"2","displayText":"Ramyanshu Datta, Ravi Gupta, Antony Sebastine, Jacob A. Abraham, Manuel d\u2019Abreu, \"Controllability of Static CMOS Circuits for Timing Characterization\", <i>Journal of Electronic Testing</i>, vol. 24, pp. 481, 2008.","links":{"crossRefLink":"https://doi.org/10.1007/s10836-007-5059-6"},"title":"Controllability of Static CMOS Circuits for Timing Characterization"},{"order":"3","displayText":"Manoj Sachdev, Jos\u00e9 Pineda de Gyvez, <i>Defect-Oriented Testing for Nano-Metric CMOS VLSI Circuits</i>, vol. 34, pp. 69, 2007.","links":{"crossRefLink":"https://doi.org/10.1007/0-387-46547-2_3"},"title":""},{"order":"4","displayText":"Ali Chehab, Saurabh Patel, Rafic Makki, \"Scaling of iDDT Test Methods for Random Logic Circuits\", <i>Journal of Electronic Testing</i>, vol. 22, pp. 11, 2006.","links":{"crossRefLink":"https://doi.org/10.1007/s10836-006-4835-z"},"title":"Scaling of iDDT Test Methods for Random Logic Circuits"},{"order":"5","displayText":"Manoj Sachdev, <i>Defect Oriented Testing for CMOS Analog and Digital Circuits</i>, vol. 10, pp. 15, 1999.","links":{"crossRefLink":"https://doi.org/10.1007/978-1-4757-4926-7_2"},"title":""},{"order":"6","displayText":"Farimah Farahmandi, Yuanwen Huang, Prabhat Mishra, <i>System-on-Chip Security</i>, pp. 221, 2020.","links":{"crossRefLink":"https://doi.org/10.1007/978-3-030-30596-3_11"},"title":""},{"order":"7","displayText":"Chung Len Lee, Ching Ping Wu, Wen Zen Shen, Tyh Song Hwang, Shueng Dar Hwang, \"MT-SIM a mixed-level transition fault simulator based on parallel patterns\", <i>Journal of Electronic Testing</i>, vol. 3, pp. 67, 1992.","links":{"crossRefLink":"https://doi.org/10.1007/BF00159832"},"title":"MT-SIM a mixed-level transition fault simulator based on parallel patterns"}]},"formulaStrippedArticleTitle":"Modeling and Testing for Timing Faults in Synchronous Sequential Circuits","nonIeeeCitationCount":"7","contentTypeDisplay":"Magazines","patentCitationCount":"3","mlTime":"PT1.173811S","lastupdate":"2021-10-05","title":"Modeling and Testing for Timing Faults in Synchronous Sequential Circuits","contentType":"periodicals","ieeeCitationCount":"71","publicationNumber":"54"},{"_id":5006278,"paperCitations":{"nonIeee":[{"order":"1","displayText":"M. L. Wolbarsht, M. B. Landers, <i>Laser Systems for Photobiology and Photomedicine</i>, vol. 252, pp. 73, 1991.","links":{"crossRefLink":"https://doi.org/10.1007/978-1-4684-7287-5_10"},"title":""},{"order":"2","displayText":"Matteo Amoroso, Peter Apelgren, Anna Elander, Karin S\u00e4lj\u00f6, Lars K\u00f6lby, \"The effect of hemodilution on free flap survival: A systematic review of clinical and\u00a0experimental studies\", <i>Clinical Hemorheology and Microcirculation</i>, pp. 1, 2020.","links":{"crossRefLink":"https://doi.org/10.3233/CH-200832"},"title":"The effect of hemodilution on free flap survival: A systematic review of clinical and\u00a0experimental studies"}]},"formulaStrippedArticleTitle":"Blood Rheology and Oxygen Transport","nonIeeeCitationCount":"2","contentTypeDisplay":"Magazines","patentCitationCount":"0","mlTime":"PT0.054587S","lastupdate":"2021-10-05","title":"Blood Rheology and Oxygen Transport","contentType":"periodicals","ieeeCitationCount":"0","publicationNumber":"51"},{"_id":5006462,"paperCitations":{"ieee":[{"order":"1","displayText":"T. Karras, D.C. Wilson, E.A. Geiser, D.A. Conetta, \"Automatic identification of papillary muscles in left-ventricular short-axis echocardiographic images\", <i>Biomedical Engineering IEEE Transactions on</i>, vol. 43, no. 5, pp. 460-470, 1996.","links":{"documentLink":"/document/488794","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=488794","pdfSize":"2286KB"},"title":"Automatic identification of papillary muscles in left-ventricular short-axis echocardiographic images"},{"order":"2","displayText":"P.D. Lopath, Seung-Eek Park, K.K. Shung, T.R. Shrout, \"Ultrasonic transducers using piezoelectric single crystal perovskites\", <i>Applications of Ferroelectrics 1996. ISAF '96. Proceedings of the Tenth IEEE International Symposium on</i>, vol. 2, pp. 543-546 vol.2, 1996.","links":{"documentLink":"/document/598030","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=598030","pdfSize":"452KB"},"title":"Ultrasonic transducers using piezoelectric single crystal perovskites"},{"order":"3","displayText":"John M. Reid, \"Doppler Ultrasound\", <i>Engineering in Medicine and Biology Magazine IEEE</i>, vol. 6, no. 4, pp. 14-17, 1987.","links":{"documentLink":"/document/5006463","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=5006463","pdfSize":"3765KB"},"title":"Doppler Ultrasound"},{"order":"4","displayText":"M.J. Zipparo, K.K. Shung, T.R. Shrout, \"Piezoelectric properties of fine grain PZT materials\", <i>Ultrasonics Symposium 1995. Proceedings. 1995 IEEE</i>, vol. 1, pp. 601-604 vol.1, 1995.","links":{"documentLink":"/document/495648","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=495648","pdfSize":"230KB"},"title":"Piezoelectric properties of fine grain PZT materials"},{"order":"5","displayText":"R. Liu, D. Knapik, K.A. Harasiewicz, F.S. Foster, J.G. Flanagan, C.J. Pavlin, G.E. Trope, \"Fabrication of 2-2 piezoelectric composites by interdigital pair bonding\", <i>Ultrasonics Symposium 1999. Proceedings. 1999 IEEE</i>, vol. 2, pp. 973-976 vol.2, 1999.","links":{"documentLink":"/document/849151","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=849151","pdfSize":"255KB"},"title":"Fabrication of 2-2 piezoelectric composites by interdigital pair bonding"}],"nonIeee":[{"order":"1","displayText":"M.Kemal Kiymik, Inan G\u00fcler, Orkun Hasekioglu, Mustafa Karaman, \"Ultrasound imaging based on multiple beamforming with coded excitation\", <i>Signal Processing</i>, vol. 58, pp. 107, 1997.","links":{"crossRefLink":"https://doi.org/10.1016/S0165-1684(97)00016-9"},"title":"Ultrasound imaging based on multiple beamforming with coded excitation"},{"order":"2","displayText":"SJ Kelly, MJ Stokes, \"Symmetry of anterior tibial muscle size measured by real-time ultrasound imaging in young females\", <i>Clinical Rehabilitation</i>, vol. 7, pp. 222, 1993.","links":{"crossRefLink":"https://doi.org/10.1177/026921559300700308"},"title":"Symmetry of anterior tibial muscle size measured by real-time ultrasound imaging in young females"},{"order":"3","displayText":"Yijia Pan, Sangpil Yoon, Linshan Zhu, Yingxiao Wang, \"Acoustic mechanogenetics\", <i>Current Opinion in Biomedical Engineering</i>, 2018.","links":{"crossRefLink":"https://doi.org/10.1016/j.cobme.2018.10.001"},"title":"Acoustic mechanogenetics"}]},"formulaStrippedArticleTitle":"General Engineering Principles in Diagnostic Ultrasound","nonIeeeCitationCount":"3","contentTypeDisplay":"Magazines","patentCitationCount":"0","mlTime":"PT0.154583S","lastupdate":"2021-10-05","title":"General Engineering Principles in Diagnostic Ultrasound","contentType":"periodicals","ieeeCitationCount":"5","publicationNumber":"51"},{"_id":5006524,"paperCitations":{"ieee":[{"order":"1","displayText":"P. Plaskonos, S. Pakzad, B. Jin, A.R. Hurson, \"Design of a modular chip for a reconfigurable artificial neural network\", <i>Developing and Managing Intelligent System Projects 1993. IEEE International Conference on</i>, pp. 55-62, 1993.","links":{"documentLink":"/document/248636","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=248636","pdfSize":"664KB"},"title":"Design of a modular chip for a reconfigurable artificial neural network"},{"order":"2","displayText":"A.S. Bhogal, R.E. Seviora, M.I. Elmasry, \"CAPS: a connectionist architecture for production systems\", <i>System Sciences 1990. Proceedings of the Twenty-Third Annual Hawaii International Conference on</i>, vol. 1, pp. 202-211 vol.1, 1990.","links":{"documentLink":"/document/205117","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=205117","pdfSize":"617KB"},"title":"CAPS: a connectionist architecture for production systems"},{"order":"3","displayText":"D.L. Davis, E.L. Gillenwater, J.D. Johnson, \"An artificial neural systems framework for delivery truck scheduling\", <i>System Sciences 1990. Proceedings of the Twenty-Third Annual Hawaii International Conference on</i>, vol. 3, pp. 327-333 vol.3, 1990.","links":{"documentLink":"/document/205362","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=205362","pdfSize":"543KB"},"title":"An artificial neural systems framework for delivery truck scheduling"},{"order":"4","displayText":"H.O. Gulcur, G. Buyukaksoy, \"Identification of different types of leucocytes in dried blood smears using neural networks\", <i>Biomedical Engineering Days 1992. Proceedings of the 1992 International</i>, pp. 203-206, 1992.","links":{"documentLink":"/document/247113","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=247113","pdfSize":"400KB"},"title":"Identification of different types of leucocytes in dried blood smears using neural networks"}],"nonIeee":[{"order":"1","displayText":"James T. Luxh\ufffd\ufffdj, <i>Wiley Encyclopedia of Electrical and Electronics Engineering</i>, 1999.","links":{"crossRefLink":"https://doi.org/10.1002/047134608X.W3306"},"title":""},{"order":"2","displayText":"Louis E. Caporaletti, Robert E. Dorsey, John D. Johnson, William A. Powell, \"A decision support system for in-sample simultaneous equation systems forecasting using artificial neural systems\", <i>Decision Support Systems</i>, vol. 11, pp. 481, 1994.","links":{"crossRefLink":"https://doi.org/10.1016/0167-9236(94)90020-5"},"title":"A decision support system for in-sample simultaneous equation systems forecasting using artificial neural systems"},{"order":"3","displayText":"Huan-Jyh Shyur, James T. Luxhoj, Trefor P. Williams, \"Using neural networks to predict component inspection requirements for aging aircraft\", <i>Computers & Industrial Engineering</i>, vol. 30, pp. 257, 1996.","links":{"crossRefLink":"https://doi.org/10.1016/0360-8352(95)00170-0"},"title":"Using neural networks to predict component inspection requirements for aging aircraft"},{"order":"4","displayText":"Amrik S. Bhogal, Rudolph E. Seviora, Mohamed I. Elmasry, \"Towards connectionist production systems\", <i>Expert Systems with Applications</i>, vol. 2, pp. 3, 1991.","links":{"crossRefLink":"https://doi.org/10.1016/0957-4174(91)90130-7"},"title":"Towards connectionist production systems"},{"order":"5","displayText":"M. Bos, A. Bos, W.E. van der Linden, \"Processing of signals from an ion-elective electrode array by a neural network\", <i>Analytica Chimica Acta</i>, vol. 233, pp. 31, 1990.","links":{"crossRefLink":"https://doi.org/10.1016/S0003-2670(00)83458-3"},"title":"Processing of signals from an ion-elective electrode array by a neural network"},{"order":"6","displayText":"M. Pa\u0142ys, M. Bos, W.E. van der Linden, \"Automatic polarographic elucidation of electrode mechanisms by means of a knowledge-based system\", <i>Analytica Chimica Acta</i>, vol. 248, pp. 429, 1991.","links":{"crossRefLink":"https://doi.org/10.1016/S0003-2670(00)84660-7"},"title":"Automatic polarographic elucidation of electrode mechanisms by means of a knowledge-based system"},{"order":"7","displayText":"James T. Luxh\u00f8j, Jens O. Riis, Uffe Thorsteinsson, \"Trends and perspectives in industrial maintenance management\", <i>Journal of Manufacturing Systems</i>, vol. 16, pp. 437, 1997.","links":{"crossRefLink":"https://doi.org/10.1016/S0278-6125(97)81701-3"},"title":"Trends and perspectives in industrial maintenance management"},{"order":"8","displayText":"Stephen J. Tvorik, Robert Boissoneau, Norman Pearson, \"Performance Parameters as Indicators of Success and Predictors of Failure in Strategic Management\", <i>Journal of Professional Services Marketing</i>, vol. 17, pp. 41, 1998.","links":{"crossRefLink":"https://doi.org/10.1300/J090v17n02_04"},"title":"Performance Parameters as Indicators of Success and Predictors of Failure in Strategic Management"},{"order":"9","displayText":"Simin Pakzad, Paul Plaskonos, <i>PARLE '93 Parallel Architectures and Languages Europe</i>, vol. 694, pp. 700, 1993.","links":{"crossRefLink":"https://doi.org/10.1007/3-540-56891-3_63"},"title":""},{"order":"10","displayText":"Andrew D. Dimarogonas, <i>Rotordynamics \u201992</i>, pp. 107, 1992.","links":{"crossRefLink":"https://doi.org/10.1007/978-1-4471-1979-1_14"},"title":""},{"order":"11","displayText":"Yudong Cai, \"Optimization of a BOF's lining resistance by application of artificial neural network\", <i>Steel Research</i>, vol. 65, pp. 485, 1994.","links":{"crossRefLink":"https://doi.org/10.1002/srin.199401198"},"title":"Optimization of a BOF's lining resistance by application of artificial neural network"},{"order":"12","displayText":"Sabrina Sestito, Tharam Dillon, \"Using single-layered neural networks for the extraction of conjunctive rules and hierarchical classifications\", <i>Applied Intelligence</i>, vol. 1, pp. 157, 1991.","links":{"crossRefLink":"https://doi.org/10.1007/BF00058881"},"title":"Using single-layered neural networks for the extraction of conjunctive rules and hierarchical classifications"}]},"formulaStrippedArticleTitle":"Expert Focus","nonIeeeCitationCount":"12","contentTypeDisplay":"Magazines","patentCitationCount":"2","mlTime":"PT0.22663S","lastupdate":"2021-12-09","title":"Expert Focus","contentType":"periodicals","ieeeCitationCount":"4","publicationNumber":"64"},{"_id":5006555,"paperCitations":{"ieee":[{"order":"1","displayText":"A. B. Fontaine, R. G. Gallager, \"Error Statistics and Coding for Binary Transmission over Telephone Circuits\", <i>Proceedings of the IRE</i>, vol. 49, no. 6, pp. 1059-1065, 1961.","links":{"documentLink":"/document/4066453","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=4066453","pdfSize":"1430KB"},"title":"Error Statistics and Coding for Binary Transmission over Telephone Circuits"}]},"formulaStrippedArticleTitle":"Automatic Digital-Data-Error Recorder","nonIeeeCitationCount":"0","contentTypeDisplay":"Journals","patentCitationCount":"0","mlTime":"PT0.040917S","lastupdate":"2021-09-28","title":"Automatic Digital-Data-Error Recorder","contentType":"periodicals","ieeeCitationCount":"1","publicationNumber":"5006544"},{"_id":5006608,"formulaStrippedArticleTitle":"Measurement Problems of Space Vehicle Experiments","nonIeeeCitationCount":"0","contentTypeDisplay":"Journals","patentCitationCount":"0","mlTime":"PT0.011984S","lastupdate":"2021-10-05","title":"Measurement Problems of Space Vehicle Experiments","contentType":"periodicals","ieeeCitationCount":"0","publicationNumber":"5006544"},{"_id":5006623,"paperCitations":{"ieee":[{"order":"1","displayText":"J. Baker-Jarvis, E.J. Vanzura, W.A. Kissick, \"Improved technique for determining complex permittivity with the transmission/reflection method\", <i>Microwave Theory and Techniques IEEE Transactions on</i>, vol. 38, no. 8, pp. 1096-1103, 1990.","links":{"documentLink":"/document/57336","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=57336","pdfSize":"739KB"},"title":"Improved technique for determining complex permittivity with the transmission/reflection method"},{"order":"2","displayText":"K.E. Mattar, D.G. Watters, M.E. Brodwin, \"Influence of wall contacts on measured complex permittivity spectra at coaxial line frequencies\", <i>Microwave Theory and Techniques IEEE Transactions on</i>, vol. 39, no. 3, pp. 532-537, 1991.","links":{"documentLink":"/document/75297","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=75297","pdfSize":"574KB"},"title":"Influence of wall contacts on measured complex permittivity spectra at coaxial line frequencies"},{"order":"3","displayText":"H.E. Bussey, \"Measurement of RF properties of materials a survey\", <i>Proceedings of the IEEE</i>, vol. 55, no. 6, pp. 1046-1053, 1967.","links":{"documentLink":"/document/1447649","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=1447649","pdfSize":"935KB"},"title":"Measurement of RF properties of materials a survey"},{"order":"4","displayText":"Y. Jiang, S. G. McMeekin, A. J. Reid, A. Nekahi, M. D. Judd, A. Wilson, \"Monitoring contamination level on insulator materials under dry condition with a microwave reflectometer\", <i>Dielectrics and Electrical Insulation IEEE Transactions on</i>, vol. 23, no. 3, pp. 1427-1434, 2016.","links":{"documentLink":"/document/7534621","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=7534621","pdfSize":"1511KB"},"title":"Monitoring contamination level on insulator materials under dry condition with a microwave reflectometer"},{"order":"5","displayText":"H. E. Bussey, J. E. Gray, E. C. Bamberger, E. Rushton, G. Russell, B. W. Petley, D. Morris, \"International Comparison of Dielectric Measurements\", <i>Instrumentation and Measurement IEEE Transactions on</i>, vol. IM-13, no. 4, pp. 305-311, 1964.","links":{"documentLink":"/document/4313418","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=4313418","pdfSize":"2401KB"},"title":"International Comparison of Dielectric Measurements"},{"order":"6","displayText":"Milton Magid, \"Precision Determination of the Dielectric Properties of Nonmagnetic High-Loss Microwave Materials\", <i>Instrumentation and Measurement IEEE Transactions on</i>, vol. 17, no. 4, pp. 291-298, 1968.","links":{"documentLink":"/document/4313721","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=4313721","pdfSize":"2531KB"},"title":"Precision Determination of the Dielectric Properties of Nonmagnetic High-Loss Microwave Materials"},{"order":"7","displayText":"Howard E. Bussey, Derek Morris, E. B. Zal'tsman, \"International Comparison of Complex Permittivity Measurement at 9 GHz\", <i>Instrumentation and Measurement IEEE Transactions on</i>, vol. 23, no. 3, pp. 235-239, 1974.","links":{"documentLink":"/document/4314270","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=4314270","pdfSize":"1235KB"},"title":"International Comparison of Complex Permittivity Measurement at 9 GHz"},{"order":"8","displayText":"M.J. Havrilla, D.P. Nyquist, \"Electromagnetic characterization of layered materials via direct and de-embed methods\", <i>Instrumentation and Measurement IEEE Transactions on</i>, vol. 55, no. 1, pp. 158-163, 2006.","links":{"documentLink":"/document/1583876","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=1583876","pdfSize":"186KB"},"title":"Electromagnetic characterization of layered materials via direct and de-embed methods"},{"order":"9","displayText":"K.S. Champlin, G.H. Glover, \"Gap Effect in Measurement of Large Permittivities (Correspondence)\", <i>Microwave Theory and Techniques IEEE Transactions on</i>, vol. 14, no. 8, pp. 397-398, 1966.","links":{"documentLink":"/document/1126280","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=1126280","pdfSize":"230KB"},"title":"\"Gap Effect\" in Measurement of Large Permittivities (Correspondence)"},{"order":"10","displayText":"C.E. Eugene, \"Metrological Application of a Stationarity Property in Rectangular Cavities Containing a Dielectric Slab (Short Papers)\", <i>Microwave Theory and Techniques IEEE Transactions on</i>, vol. 21, no. 12, pp. 847-850, 1973.","links":{"documentLink":"/document/1128146","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=1128146","pdfSize":"438KB"},"title":"Metrological Application of a Stationarity Property in Rectangular Cavities Containing a Dielectric Slab (Short Papers)"},{"order":"11","displayText":"Khattiya Chalapat, Kari Sarvala, Jian Li, Gheorghe Sorin Paraoanu, \"Wideband Reference-Plane Invariant Method for Measuring Electromagnetic Parameters of Materials\", <i>Microwave Theory and Techniques IEEE Transactions on</i>, vol. 57, no. 9, pp. 2257-2267, 2009.","links":{"documentLink":"/document/5204113","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=5204113","pdfSize":"1495KB"},"title":"Wideband Reference-Plane Invariant Method for Measuring Electromagnetic Parameters of Materials"}],"nonIeee":[{"order":"1","displayText":"Jerzy Krupka, Richard G. Geyer, <i>Wiley Encyclopedia of Electrical and Electronics Engineering</i>, 1999.","links":{"crossRefLink":"https://doi.org/10.1002/047134608X.W3915"},"title":""},{"order":"2","displayText":"J. Baker-Jarvis, C. Jones, B. Riddle, M. Janezic, R. G. Geyer, J. H. Grosvenor, C. M. Weil, \"Dielectric and magnetic measurements: A survey of nondestructive quasi-nondestructive and process-control techniques\", <i>Research in Nondestructive Evaluation</i>, vol. 7, pp. 117, 1995.","links":{"crossRefLink":"https://doi.org/10.1007/BF02538826"},"title":"Dielectric and magnetic measurements: A survey of nondestructive, quasi-nondestructive, and process-control techniques"},{"order":"3","displayText":"Peter S. Hauge, Keith S. Champlin, \"The Microwave Magneto\u2010Kerr Effect in Silicon and Germanium. I. Measurement of Complex Hall Factor\", <i>Journal of Applied Physics</i>, vol. 39, pp. 2395, 1968.","links":{"crossRefLink":"https://doi.org/10.1063/1.1656566"},"title":"The Microwave Magneto\u2010Kerr Effect in Silicon and Germanium. I. Measurement of Complex Hall Factor"},{"order":"4","displayText":"G. P. Srivastava, A. K. Jain, \"Conductivity Measurements of Semiconductors by Microwave Transmission Technique\", <i>Review of Scientific Instruments</i>, vol. 42, pp. 1793, 1971.","links":{"crossRefLink":"https://doi.org/10.1063/1.1685008"},"title":"Conductivity Measurements of Semiconductors by Microwave Transmission Technique"},{"order":"5","displayText":"Keith S. Champlin, Gary H. Glover, \"Influence of Waveguide Contact on Measured Complex Permittivity of Semiconductors\", <i>Journal of Applied Physics</i>, vol. 37, pp. 2355, 1966.","links":{"crossRefLink":"https://doi.org/10.1063/1.1708817"},"title":"Influence of Waveguide Contact on Measured Complex Permittivity of Semiconductors"},{"order":"6","displayText":"J. Baker-Jarvis, C. Jones, B. Riddle, M. Janezic, R. G. Geyer, J. H. Grosvenor, C. M. Weil, \"Dielectric and Magnetic Measurements: A Survey of Nondestructive Quasi-Nondestructive and Process-Control Techniques\", <i>Research in Nondestructive Evaluation</i>, vol. 7, pp. 117, 1995.","links":{"crossRefLink":"https://doi.org/10.1080/09349849509409572"},"title":"Dielectric and Magnetic Measurements: A Survey of Nondestructive, Quasi-Nondestructive, and Process-Control Techniques"},{"order":"7","displayText":"S O Nelson, T -S You, \"Relationships between microwave permittivities of solid and pulverised plastics\", <i>Journal of Physics D: Applied Physics</i>, vol. 23, pp. 346, 1990.","links":{"crossRefLink":"https://doi.org/10.1088/0022-3727/23/3/014"},"title":"Relationships between microwave permittivities of solid and pulverised plastics"},{"order":"8","displayText":"Stuart O. Nelson, Tian-Su You, \"Use of Dielectric Mixture Equations for Estimating Permittivities of Solids from Data on Pulverized Samples\", <i>MRS Proceedings</i>, vol. 195, 1990.","links":{"crossRefLink":"https://doi.org/10.1557/PROC-195-295"},"title":"Use of Dielectric Mixture Equations for Estimating Permittivities of Solids from Data on Pulverized Samples"},{"order":"9","displayText":"Hassan Elmajid, Jaouad Terhzaz, Hassan Ammor, <i>Handbook of Research on Advanced Trends in Microwave and Communication Engineering</i>, pp. 115, 2017.","links":{"crossRefLink":"https://doi.org/10.4018/978-1-5225-0773-4.ch004"},"title":""},{"order":"10","displayText":"F. Henry, A. J. Berteaud, \"New Measurement Technique for the Dielectric Study of Solutions and Suspensions\", <i>Journal of Microwave Power</i>, vol. 15, pp. 233, 1980.","links":{"crossRefLink":"https://doi.org/10.1080/16070658.1980.11689206"},"title":"New Measurement Technique for the Dielectric Study of Solutions and Suspensions"},{"order":"11","displayText":"G. S. Perry, \"A review of the recent literature on the dielectric properties and sintering of alumina\", <i>Journal of Materials Science</i>, vol. 1, pp. 186, 1966.","links":{"crossRefLink":"https://doi.org/10.1007/BF00550106"},"title":"A review of the recent literature on the dielectric properties and sintering of alumina"}]},"formulaStrippedArticleTitle":"Measurement and Standardization of Dielectric Samples","nonIeeeCitationCount":"11","contentTypeDisplay":"Journals","patentCitationCount":"0","mlTime":"PT0.322976S","lastupdate":"2021-11-07","title":"Measurement and Standardization of Dielectric Samples","contentType":"periodicals","ieeeCitationCount":"11","publicationNumber":"5006544"},{"_id":5006636,"paperCitations":{"ieee":[{"order":"1","displayText":"J.A. Barnes, \"Atomic timekeeping and the statistics of precision signal generators\", <i>Proceedings of the IEEE</i>, vol. 54, no. 2, pp. 207-220, 1966.","links":{"documentLink":"/document/1446563","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=1446563","pdfSize":"1085KB"},"title":"Atomic timekeeping and the statistics of precision signal generators"},{"order":"2","displayText":"D.W. Allan, \"Statistics of atomic frequency standards\", <i>Proceedings of the IEEE</i>, vol. 54, no. 2, pp. 221-230, 1966.","links":{"documentLink":"/document/1446564","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=1446564","pdfSize":"939KB"},"title":"Statistics of atomic frequency standards"},{"order":"3","displayText":"M. Arditi, T. R. Carver, \"Atomic Clock Using Microwave Pulse-Coherent Techniques\", <i>Instrumentation and Measurement IEEE Transactions on</i>, vol. IM-13, no. 2/3, pp. 146-152, 1964.","links":{"documentLink":"/document/4313389","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=4313389","pdfSize":"3801KB"},"title":"Atomic Clock Using Microwave Pulse-Coherent Techniques"},{"order":"4","displayText":"R. E. Beehler, D. J. Glaze, \"The Performance and Capability of Cesium Beam Frequency Standards at the National Bureau of Standards\", <i>Instrumentation and Measurement IEEE Transactions on</i>, vol. 15, no. 1/2, pp. 48-55, 1966.","links":{"documentLink":"/document/4313501","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=4313501","pdfSize":"2757KB"},"title":"The Performance and Capability of Cesium Beam Frequency Standards at the National Bureau of Standards"},{"order":"5","displayText":"R. Vessot, H. Peters, J. Vanier, R. Beehler, D. Halford, R. Harrach, D. Allan, D. Glaze, C. Snider, J. Barnes, L. Cutler, L. Bodily, \"An Intercomparison of Hydrogen and Cesium Frequency Standards\", <i>Instrumentation and Measurement IEEE Transactions on</i>, vol. 15, no. 4, pp. 165-176, 1966.","links":{"documentLink":"/document/4313536","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=4313536","pdfSize":"2979KB"},"title":"An Intercomparison of Hydrogen and Cesium Frequency Standards"},{"order":"6","displayText":"R. E. Beehler, D. J. Glaze, \"Evaluation of a Thallium Atomic Beam Frequency Standard at the National Bureau of Standards\", <i>Instrumentation and Measurement IEEE Transactions on</i>, vol. 15, no. 1/2, pp. 55-58, 1966.","links":{"documentLink":"/document/4313502","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=4313502","pdfSize":"1835KB"},"title":"Evaluation of a Thallium Atomic Beam Frequency Standard at the National Bureau of Standards"},{"order":"7","displayText":"J. Bonanomi, P. Kartaschoff, J. Newman, J.A. Barnes, W.R. Atkinson, \"A comparison of the TA1and the NBS-a atomic time scales\", <i>Proceedings of the IEEE</i>, vol. 52, no. 4, pp. 439-439, 1964.","links":{"documentLink":"/document/1444900","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=1444900","pdfSize":"164KB"},"title":"A comparison of the TA1and the NBS-a atomic time scales"}],"nonIeee":[{"order":"1","displayText":"Sigfrido Leschiutta, \"The definition of the \u2018atomic\u2019 second\", <i>Metrologia</i>, vol. 42, pp. S10, 2005.","links":{"crossRefLink":"https://doi.org/10.1088/0026-1394/42/3/S03"},"title":"The definition of the \u2018atomic\u2019 second"},{"order":"2","displayText":"Robert J. Harrach, \"Radiation\u2010Field\u2010Dependent Frequency Shifts of Atomic Beam Resonances\", <i>Journal of Applied Physics</i>, vol. 38, pp. 1808, 1967.","links":{"crossRefLink":"https://doi.org/10.1063/1.1709765"},"title":"Radiation\u2010Field\u2010Dependent Frequency Shifts of Atomic Beam Resonances"},{"order":"3","displayText":"R E Beehler, R C Mockler, J M Richardson, \"Cesium Beam Atomic Time and Frequency Standards\", <i>Metrologia</i>, vol. 1, pp. 114, 1965.","links":{"crossRefLink":"https://doi.org/10.1088/0026-1394/1/3/004"},"title":"Cesium Beam Atomic Time and Frequency Standards"},{"order":"4","displayText":"A H Cook, \"Quantum metrology - standards of measurement based on atomic and quantum phenomena\", <i>Reports on Progress in Physics</i>, vol. 35, pp. 463, 1972.","links":{"crossRefLink":"https://doi.org/10.1088/0034-4885/35/2/301"},"title":"Quantum metrology - standards of measurement based on atomic and quantum phenomena"}]},"formulaStrippedArticleTitle":"A Comparison of Direct and Servo Methods for Utilizing Cesium Beam Resonators as Frequency Standards","nonIeeeCitationCount":"4","contentTypeDisplay":"Journals","patentCitationCount":"0","mlTime":"PT0.169118S","lastupdate":"2021-10-05","title":"A Comparison of Direct and Servo Methods for Utilizing Cesium Beam Resonators as Frequency Standards","contentType":"periodicals","ieeeCitationCount":"7","publicationNumber":"5006544"},{"_id":5006640,"paperCitations":{"ieee":[{"order":"1","displayText":"F.H. Reder, \"Achievements and Problem Areas of Atomic Frequency Control\", <i>17th Annual Symposium on Frequency Control. 1963</i>, pp. 329-371, 1963.","links":{"documentLink":"/document/1540261","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=1540261","pdfSize":"2408KB"},"title":"Achievements and Problem Areas of Atomic Frequency Control"}],"nonIeee":[{"order":"1","displayText":"A G Mungall, R Bailey, H Daams, \"The Canadian Cesium Beam Frequency Standard\", <i>Metrologia</i>, vol. 2, pp. 98, 1966.","links":{"crossRefLink":"https://doi.org/10.1088/0026-1394/2/3/002"},"title":"The Canadian Cesium Beam Frequency Standard"},{"order":"2","displayText":"R E Beehler, R C Mockler, J M Richardson, \"Cesium Beam Atomic Time and Frequency Standards\", <i>Metrologia</i>, vol. 1, pp. 114, 1965.","links":{"crossRefLink":"https://doi.org/10.1088/0026-1394/1/3/004"},"title":"Cesium Beam Atomic Time and Frequency Standards"}]},"formulaStrippedArticleTitle":"Recent Advances in Cesium Beam Technology and Characteristics of Rabi and Ramsey Cesium Beam Tubes 17 Inches Long","nonIeeeCitationCount":"2","contentTypeDisplay":"Journals","patentCitationCount":"0","mlTime":"PT0.054584S","lastupdate":"2021-10-05","title":"Recent Advances in Cesium Beam Technology and Characteristics of Rabi and Ramsey Cesium Beam Tubes 17 Inches Long","contentType":"periodicals","ieeeCitationCount":"1","publicationNumber":"5006544"},{"_id":5006651,"paperCitations":{"ieee":[{"order":"1","displayText":"B.O. Weinschel, \"Standardization of precision coaxial connectors\", <i>Proceedings of the IEEE</i>, vol. 55, no. 6, pp. 923-932, 1967.","links":{"documentLink":"/document/1447637","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=1447637","pdfSize":"1123KB"},"title":"Standardization of precision coaxial connectors"},{"order":"2","displayText":"B. O. Weinschel, G. U. Sorger, S. J. Raff, J. E. Ebert, \"Precision Coaxial VSWR Measurements by Coupled Sliding-Load Technique\", <i>Instrumentation and Measurement IEEE Transactions on</i>, vol. IM-13, no. 4, pp. 292-300, 1964.","links":{"documentLink":"/document/4313416","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=4313416","pdfSize":"2615KB"},"title":"Precision Coaxial VSWR Measurements by Coupled Sliding-Load Technique"},{"order":"3","displayText":"A.Y. Rumfelt, L.B. Elwell, \"Radio frequency power measurements\", <i>Proceedings of the IEEE</i>, vol. 55, no. 6, pp. 837-850, 1967.","links":{"documentLink":"/document/1447627","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=1447627","pdfSize":"1374KB"},"title":"Radio frequency power measurements"}],"nonIeee":[{"order":"1","displayText":"Robert C. Powell, <i>Advances in Microwaves Volume 6</i>, vol. 6, pp. 1, 1971.","links":{"crossRefLink":"https://doi.org/10.1016/B978-0-12-027906-7.50008-4"},"title":""},{"order":"2","displayText":"Andreas Tag, Jens Leinhos, Gerd Hechtfischer, Martin Leibfritz, Thomas Eibert, \"Design simulation and fabrication of broadband coaxial matched loads for the frequency range from 0 to 110\u00a0GHz\", <i>International Journal of Microwave and Wireless Technologies</i>, vol. 6, pp. 297, 2014.","links":{"crossRefLink":"https://doi.org/10.1017/S1759078714000142"},"title":"Design, simulation, and fabrication of broadband coaxial matched loads for the frequency range from 0 to 110\u00a0GHz"},{"order":"3","displayText":"F. Melchert, H. Bachmair, A. Braun, G. Ramm, R. Hanke, U. Stumper, J. H. Hinken, A. F. Jacob, E. Vollmer, D. Janik, F. Kremer, K. M\u00fcnter, H. de Boer, W. Kessel, D. Kind, <i>Praktische Physik</i>, pp. 481, 1996.","links":{"crossRefLink":"https://doi.org/10.1007/978-3-322-87205-0_4"},"title":""}]},"formulaStrippedArticleTitle":"Improvements in Precision Coaxial Resistor Design","nonIeeeCitationCount":"3","contentTypeDisplay":"Journals","patentCitationCount":"0","mlTime":"PT0.234515S","lastupdate":"2021-10-02","title":"Improvements in Precision Coaxial Resistor Design","contentType":"periodicals","ieeeCitationCount":"3","publicationNumber":"5006544"},{"_id":5006663,"paperCitations":{"ieee":[{"order":"1","displayText":"R. W. Archbald, J. P. McNeill, E. Schutzman, \"A Multidecade Logarithmic Sweep\", <i>Instrumentation IRE Transactions on</i>, vol. I-7, no. 2, pp. 118-121, 1958.","links":{"documentLink":"/document/5006772","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=5006772","pdfSize":"643KB"},"title":"A Multidecade Logarithmic Sweep"},{"order":"2","displayText":"James L. Farrell, \"Pulse Generator with Logarithmic Spacing\", <i>Electronic Computers IRE Transactions on</i>, vol. EC-11, no. 4, pp. 531-534, 1962.","links":{"documentLink":"/document/5219393","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=5219393","pdfSize":"1077KB"},"title":"Pulse Generator with Logarithmic Spacing"}]},"formulaStrippedArticleTitle":"Transistorized Logarithmic Time and Amplitude Quantizer","nonIeeeCitationCount":"0","contentTypeDisplay":"Journals","patentCitationCount":"0","mlTime":"PT0.063008S","lastupdate":"2021-07-23","title":"Transistorized Logarithmic Time and Amplitude Quantizer","contentType":"periodicals","ieeeCitationCount":"2","publicationNumber":"5006544"},{"_id":5006671,"formulaStrippedArticleTitle":"A Novel Apparatus for the Measurement of Phase Angle","nonIeeeCitationCount":"0","contentTypeDisplay":"Journals","patentCitationCount":"0","mlTime":"PT0.007859S","lastupdate":"2021-10-05","title":"A Novel Apparatus for the Measurement of Phase Angle","contentType":"periodicals","ieeeCitationCount":"0","publicationNumber":"5006544"},{"_id":5006787,"paperCitations":{"ieee":[{"order":"1","displayText":"J.C. King, \"Acoustic behavior of modified synthetic quartz\", <i>14th Annual Symposium on Frequency Control. 1960</i>, pp. 1-18, 1960.","links":{"documentLink":"/document/1536368","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=1536368","pdfSize":"768KB"},"title":"Acoustic behavior of modified synthetic quartz"},{"order":"2","displayText":"A. Ballato, E.R. Hatch, M. Mizan, B.H.T. Chai, R.S. Tilton, T.J. Lukaszek, \"Lateral-Field Excitation of Berlinite\", <i>38th Annual Symposium on Frequency Control. 1984</i>, pp. 206-224, 1984.","links":{"documentLink":"/document/1537697","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=1537697","pdfSize":"1087KB"},"title":"Lateral-Field Excitation of Berlinite"},{"order":"3","displayText":"A. Ballato, E.R. Hatch, M. Mizan, T.J. Lukaszek, \"Lateral Field Equivalent Networks and Piezocoupling Factors of Quartz Plates Driven in Simple Thickness Modes\", <i>Ultrasonics Ferroelectrics and Frequency Control IEEE Transactions on</i>, vol. 33, no. 4, pp. 385-393, 1986.","links":{"documentLink":"/document/1539817","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=1539817","pdfSize":"850KB"},"title":"Lateral Field Equivalent Networks and Piezocoupling Factors of Quartz Plates Driven in Simple Thickness Modes"},{"order":"4","displayText":"Maxim Goryachev, Serge Galliou, Philippe Abbe, Pierre-Yves Bourgeois, Serge Grop, Benoit Dubois, \"Quartz resonator instabilities under cryogenic conditions\", <i>Ultrasonics Ferroelectrics and Frequency Control IEEE Transactions on</i>, vol. 59, no. 1, pp. 21-29, 2012.","links":{"documentLink":"/document/6138723","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=6138723","pdfSize":"1391KB"},"title":"Quartz resonator instabilities under cryogenic conditions"},{"order":"5","displayText":"A. Ballato, E.R. Hatch, T. Lukaszek, \"Acoustic Viscosities and Time Constants of the Simple Thickness Modes of Quartz Plates\", <i>IEEE 1985 Ultrasonics Symposium</i>, pp. 1143-1146, 1985.","links":{"documentLink":"/document/1535636","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=1535636","pdfSize":"307KB"},"title":"Acoustic Viscosities and Time Constants of the Simple Thickness Modes of Quartz Plates"},{"order":"6","displayText":"W.P. Mason, \"Influence of Lattice Parameters on the Properties of Crystal Resonators\", <i>14th Annual Symposium on Frequency Control. 1960</i>, pp. 35-52, 1960.","links":{"documentLink":"/document/1536371","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=1536371","pdfSize":"771KB"},"title":"Influence of Lattice Parameters on the Properties of Crystal Resonators"}],"nonIeee":[{"order":"1","displayText":"G. Mossuz, J.J. Gagnepain, \"Quartz crystal oscillator at very low temperature\", <i>Cryogenics</i>, vol. 16, pp. 652, 1976.","links":{"crossRefLink":"https://doi.org/10.1016/0011-2275(76)90036-9"},"title":"Quartz crystal oscillator at very low temperature"},{"order":"2","displayText":"WARREN P. MASON, <i>Physical Acoustics</i>, pp. 335, 1964.","links":{"crossRefLink":"https://doi.org/10.1016/B978-1-4832-2857-0.50011-3"},"title":""},{"order":"3","displayText":"Maxim Goryachev, Serge Galliou, Jo\u00ebl Imbaud, Philippe Abb\u00e9, \"Advances in development of quartz crystal oscillators at liquid helium temperatures\", <i>Cryogenics</i>, vol. 57, pp. 104, 2013.","links":{"crossRefLink":"https://doi.org/10.1016/j.cryogenics.2013.06.001"},"title":"Advances in development of quartz crystal oscillators at liquid helium temperatures"},{"order":"4","displayText":"Warren P. Mason, <i>Resonance and Relaxation in Metals</i>, pp. 247, 1964.","links":{"crossRefLink":"https://doi.org/10.1007/978-1-4899-5720-7_8"},"title":""}]},"formulaStrippedArticleTitle":"Use of Internal Friction Measurements in Determining the Causes of Frequency Instabilities in Mechanically vibrating Frequency Standards","nonIeeeCitationCount":"4","contentTypeDisplay":"Journals","patentCitationCount":"0","mlTime":"PT0.349667S","lastupdate":"2021-10-05","title":"Use of Internal Friction Measurements in Determining the Causes of Frequency Instabilities in Mechanically vibrating Frequency Standards","contentType":"periodicals","ieeeCitationCount":"6","publicationNumber":"5006544"},{"_id":5006796,"paperCitations":{"ieee":[{"order":"1","displayText":"V. Matko, D. Donlagic, \"Sensor for high-air-humidity measurement\", <i>Instrumentation and Measurement IEEE Transactions on</i>, vol. 45, no. 2, pp. 561-563, 1996.","links":{"documentLink":"/document/492787","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=492787","pdfSize":"331KB"},"title":"Sensor for high-air-humidity measurement"},{"order":"2","displayText":"V. Matko, J. Koprivnikar, \"Quartz sensor for water absorption measurement in glass-fiber resins\", <i>Instrumentation and Measurement IEEE Transactions on</i>, vol. 47, no. 5, pp. 1159-1162, 1998.","links":{"documentLink":"/document/746575","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=746575","pdfSize":"151KB"},"title":"Quartz sensor for water absorption measurement in glass-fiber resins"},{"order":"3","displayText":"F. Overney, B. Jeanneret, M. Furlan, \"A tunable vacuum-gap cryogenic coaxial capacitor\", <i>Instrumentation and Measurement IEEE Transactions on</i>, vol. 49, no. 6, pp. 1326-1330, 2000.","links":{"documentLink":"/document/893278","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=893278","pdfSize":"114KB"},"title":"A tunable vacuum-gap cryogenic coaxial capacitor"},{"order":"4","displayText":"G. Trapon, O. Thevenot, J.-C. Lacueille, W. Poirier, H. Fhima, G. Geneves, \"Progress in linking the Farad and the R/sub K/ value to the SI units at BNM-LCIE\", <i>Instrumentation and Measurement IEEE Transactions on</i>, vol. 50, no. 2, pp. 572-575, 2001.","links":{"documentLink":"/document/918194","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=918194","pdfSize":"144KB"},"title":"Progress in linking the Farad and the R/sub K/ value to the SI units at BNM-LCIE"},{"order":"5","displayText":"S. Hashi, K. Ishiyama, K.I. Arai, M. Kawasaki, Y. Yamashiro, \"Study on the deformation of 3%Si-Fe single crystal with magnetic field being deviated from [001]\", <i>Magnetics IEEE Transactions on</i>, vol. 32, no. 5, pp. 4848-4850, 1996.","links":{"documentLink":"/document/539172","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=539172","pdfSize":"393KB"},"title":"Study on the deformation of 3%Si-Fe single crystal with magnetic field being deviated from [001]"},{"order":"6","displayText":"V. Matko, D. Donlagic, \"Highly sensitive humidity sensor for dielectric measurement (water absorption) in glass-fiber resins\", <i>Electrical Insulation and Dielectric Phenomena 1996. IEEE 1996 Annual Report of the Conference on</i>, vol. 1, pp. 32-35 vol.1, 1996.","links":{"documentLink":"/document/564581","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=564581","pdfSize":"344KB"},"title":"Highly sensitive humidity sensor for dielectric measurement (water absorption) in glass-fiber resins"},{"order":"7","displayText":"V. Matko, D. Donlagic, \"Sensor for high-air-humidity measurement\", <i>Precision Electromagnetic Measurements Digest 1996 Conference on</i>, pp. 351-353, 1996.","links":{"documentLink":"/document/547110","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=547110","pdfSize":"277KB"},"title":"Sensor for high-air-humidity measurement"},{"order":"8","displayText":"Y. Fu, Z. Li, Z. Zhang, J. Sun, L. Chen, \"DDS sources for precice measurement\", <i>Precision Electromagnetic Measurements (CPEM) 2010 Conference on</i>, pp. 402-403, 2010.","links":{"documentLink":"/document/5544337","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=5544337","pdfSize":"155KB"},"title":"DDS sources for precice measurement"},{"order":"9","displayText":"Wei Wang, Lu Huang, Yan Yang, Dongxue Dai, Qian Sun, Lijiao Xia, \"Improve small capacitance measurement sensitivity by opto-electronic isolation method\", <i>Precision Electromagnetic Measurements (CPEM) 2010 Conference on</i>, pp. 430-431, 2010.","links":{"documentLink":"/document/5545137","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=5545137","pdfSize":"162KB"},"title":"Improve small capacitance measurement sensitivity by opto-electronic isolation method"},{"order":"10","displayText":"M. Surdu, D. Surdu, \"Wide range bridge-comparator for accurate impedance measurements on audio- and low frequencies\", <i>Precision Electromagnetic Measurements (CPEM 2014) 2014 Conference on</i>, pp. 88-89, 2014.","links":{"documentLink":"/document/6898272","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=6898272","pdfSize":"467KB"},"title":"Wide range bridge-comparator for accurate impedance measurements on audio- and low frequencies"},{"order":"11","displayText":"Matko, Donlagic, \"Highly sensitive humidity sensor for dielectric measurement (water absorption) in glass-fiber resins\", <i>Electromagnetic Compatibility Proceedings 1997 International Symposium on</i>, pp. 150-153, 1997.","links":{"documentLink":"/document/617110","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=617110","pdfSize":"341KB"},"title":"Highly sensitive humidity sensor for dielectric measurement (water absorption) in glass-fiber resins"},{"order":"12","displayText":"T. Kwaaitaal, W.M.M.M. van der Eijnden, \"Measurement of the loss tangent of single crystals of CaF/sub 2/ and of LiF with a new highly sensitive loss tangent bridge\", <i>Properties and Applications of Dielectric Materials 1988. Proceedings. Second International Conference on Properties and Applications of</i>, pp. 213-216 vol.1, 1988.","links":{"documentLink":"/document/38372","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=38372","pdfSize":"302KB"},"title":"Measurement of the loss tangent of single crystals of CaF/sub 2/ and of LiF with a new highly sensitive loss tangent bridge"},{"order":"13","displayText":"V. Matko, D. Donlagic, \"Sensor for high-air-humidity measurement using an open capacitor\", <i>Properties and Applications of Dielectric Materials 1997. Proceedings of the 5th International Conference on</i>, vol. 2, pp. 1047-1050 vol.2, 1997.","links":{"documentLink":"/document/616626","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=616626","pdfSize":"279KB"},"title":"Sensor for high-air-humidity measurement using an open capacitor"},{"order":"14","displayText":"V. Matko, \"Measurement of liquid permittivity using one measurement cell\", <i>Properties and Applications of Dielectric Materials 2000. Proceedings of the 6th International Conference on</i>, vol. 2, pp. 1008-1011 vol.2, 2000.","links":{"documentLink":"/document/876402","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=876402","pdfSize":"260KB"},"title":"Measurement of liquid permittivity using one measurement cell"},{"order":"15","displayText":"V. Matko, D. Donlagic, \"Highly sensitive humidity sensor for dielectric measurement (water absorption) in glass-fiber resins\", <i>Conduction and Breakdown in Solid Dielectrics 1998. ICSD '98. Proceedings of the 1998 IEEE 6th International Conference on</i>, pp. 561-564, 1998.","links":{"documentLink":"/document/709347","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=709347","pdfSize":"348KB"},"title":"Highly sensitive humidity sensor for dielectric measurement (water absorption) in glass-fiber resins"},{"order":"16","displayText":"V. Matko, D. Donlagic, \"Highly sensitive humidity sensor for dielectric measurement (water absorption) in glass-fiber resins\", <i>Industrial Electronics Control and Instrumentation 1997. IECON 97. 23rd International Conference on</i>, vol. 3, pp. 1148-1151 vol.3, 1997.","links":{"documentLink":"/document/668448","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=668448","pdfSize":"340KB"},"title":"Highly sensitive humidity sensor for dielectric measurement (water absorption) in glass-fiber resins"},{"order":"17","displayText":"T. Kwaaitaal, W.M.M.M. van den Eijnden, \"A ratio transformer bridge for the measurement of low-loss tangents\", <i>Instrumentation and Measurement Technology Conference 1990. IMTC-90. Conference Record. 7th IEEE</i>, pp. 20-26, 1990.","links":{"documentLink":"/document/65951","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=65951","pdfSize":"421KB"},"title":"A ratio transformer bridge for the measurement of low-loss tangents"},{"order":"18","displayText":"V. Matko, D. Donlagic, \"Highly sensitive humidity sensor for dielectric measurement (water absorption) in glass-fiber resins\", <i>Instrumentation and Measurement Technology Conference 1997. IMTC/97. Proceedings. Sensing Processing Networking. IEEE</i>, vol. 1, pp. 476-479 vol.1, 1997.","links":{"documentLink":"/document/603994","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=603994","pdfSize":"333KB"},"title":"Highly sensitive humidity sensor for dielectric measurement (water absorption) in glass-fiber resins"},{"order":"19","displayText":"V. Matko, D. Donlagic, \"Highly sensitive humidity sensor for dielectric measurement (water absorption) in glass-fiber resins\", <i>Instrumentation and Measurement Technology Conference 1998. IMTC/98. Conference Proceedings. IEEE</i>, vol. 2, pp. 1037-1040 vol.2, 1998.","links":{"documentLink":"/document/676881","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=676881","pdfSize":"342KB"},"title":"Highly sensitive humidity sensor for dielectric measurement (water absorption) in glass-fiber resins"},{"order":"20","displayText":"V. Matko, \"Porosity determination by using frequency difference method\", <i>Instrumentation and Measurement Technology Conference 2003. IMTC '03. Proceedings of the 20th IEEE</i>, vol. 1, pp. 871-876, 2003.","links":{"documentLink":"/document/1208279","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=1208279","pdfSize":"305KB"},"title":"Porosity determination by using frequency difference method"},{"order":"21","displayText":"S. Hashi, K. Ishiyama, S. Agatsuma, K.I. Arai, Y. Yamashiro, \"Magnetization Process Of\", <i>Magnetics Conference 1997. Digests of INTERMAG '97. 1997 IEEE International</i>, pp. EQ-EQ, 1997.","links":{"documentLink":"/document/597708","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=597708","pdfSize":"177KB"},"title":"Magnetization Process Of"},{"order":"22","displayText":"R. D. Cutkosky, J. Q. Shields, \"The Precision Measurement of Transformer Ratios\", <i>Instrumentation IRE Transactions on</i>, vol. I-9, no. 2, pp. 243-250, 1960.","links":{"documentLink":"/document/5006925","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=5006925","pdfSize":"1832KB"},"title":"The Precision Measurement of Transformer Ratios"},{"order":"23","displayText":"D. L. Hillhouse, H. W. Kline, \"A Ratio Transformer Bridge for Standardization of Inductors and Capacitors\", <i>Instrumentation IRE Transactions on</i>, vol. I-9, no. 2, pp. 251-257, 1960.","links":{"documentLink":"/document/5006926","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=5006926","pdfSize":"1338KB"},"title":"A Ratio Transformer Bridge for Standardization of Inductors and Capacitors"},{"order":"24","displayText":"V. Matko, \"Determination of porosity in small solid samples\", <i>Intelligent Control. 2003 IEEE International Symposium on</i>, pp. 472-477, 2003.","links":{"documentLink":"/document/1254681","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=1254681","pdfSize":"304KB"},"title":"Determination of porosity in small solid samples"},{"order":"25","displayText":"V. Matko, \"Porosity measurement by using direct digital method (DDM)\", <i>Industrial Electronics 2003. ISIE '03. 2003 IEEE International Symposium on</i>, vol. 2, pp. 885-890 vol. 2, 2003.","links":{"documentLink":"/document/1267938","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=1267938","pdfSize":"463KB"},"title":"Porosity measurement by using direct digital method (DDM)"},{"order":"26","displayText":"V. Matko, \"Porosity sensor by using quartz crystals and two excitation signals\", <i>System-on-Chip for Real-Time Applications 2003. Proceedings. The 3rd IEEE International Workshop on</i>, pp. 242-246, 2003.","links":{"documentLink":"/document/1213042","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=1213042","pdfSize":"387KB"},"title":"Porosity sensor by using quartz crystals and two excitation signals"},{"order":"27","displayText":"Rene Seeberger, \"Capacitance and Dissipation Factor Measurements\", <i>Electrical Insulation Magazine IEEE</i>, vol. 2, no. 1, pp. 27-36, 1986.","links":{"documentLink":"/document/4070149","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=4070149","pdfSize":"4733KB"},"title":"Capacitance and Dissipation Factor Measurements"},{"order":"28","displayText":"R.A. Boie, E.R. Wagner, R.M. Richman, \"Capacitance guided assembly\", <i>Robotics and Automation 1989. Proceedings. 1989 IEEE International Conference on</i>, pp. 496-502 vol.1, 1989.","links":{"documentLink":"/document/100035","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=100035","pdfSize":"535KB"},"title":"Capacitance guided assembly"},{"order":"29","displayText":"Th. Kwaaitaal, W. M. M.. M. Van Den Eijnden, \"Dielectric Loss Measurement as a Tool to Determine Electrical Aging of Extruded Polym-Ric Insulated Power Cables\", <i>Electrical Insulation IEEE Transactions on</i>, vol. EI-22, no. 1, pp. 101-105, 1987.","links":{"documentLink":"/document/4081362","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=4081362","pdfSize":"1465KB"},"title":"Dielectric Loss Measurement as a Tool to Determine Electrical Aging of Extruded Polym-Ric Insulated Power Cables"},{"order":"30","displayText":"A. M. Thompson, \"AC Bridge Methods for the Measurement of Three-Terminal Amittances\", <i>Instrumentation and Measurement IEEE Transactions on</i>, vol. IM-13, no. 4, pp. 189-197, 1964.","links":{"documentLink":"/document/4313403","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=4313403","pdfSize":"1571KB"},"title":"AC Bridge Methods for the Measurement of Three-Terminal Amittances"}],"nonIeee":[{"order":"1","displayText":"Yu. I. Shmin, \"Theoretical and experimental investigation of the elasticity constants of quartz\", <i>Soviet Physics Journal</i>, vol. 22, pp. 956, 1979.","links":{"crossRefLink":"https://doi.org/10.1007/BF00891390"},"title":"Theoretical and experimental investigation of the elasticity constants of quartz"},{"order":"2","displayText":"H N Subrahmanyam, S V Subramanyam, \"Accurate measurement of thermal expansion of solids between 77 K and 350 K by 3-terminal capacitance method\", <i>Pramana</i>, vol. 27, pp. 647, 1986.","links":{"crossRefLink":"https://doi.org/10.1007/BF02845292"},"title":"Accurate measurement of thermal expansion of solids between 77 K and 350 K by 3-terminal capacitance method"},{"order":"3","displayText":"W.R.G. Kemp, G.K. White, \"Worldwide cryogenics \u2014 Australian National Measurement Laboratory and cryogenics\", <i>Cryogenics</i>, vol. 18, pp. 579, 1978.","links":{"crossRefLink":"https://doi.org/10.1016/0011-2275(78)90017-6"},"title":"Worldwide cryogenics \u2014 Australian National Measurement Laboratory and cryogenics"},{"order":"4","displayText":"K.I. Arai, N. Tsuya, \"Magnetostriction measurements of Ni-Zn ferrite single crystals\", <i>Journal of Physics and Chemistry of Solids</i>, vol. 36, pp. 463, 1975.","links":{"crossRefLink":"https://doi.org/10.1016/0022-3697(75)90075-X"},"title":"Magnetostriction measurements of Ni-Zn ferrite single crystals"},{"order":"5","displayText":"Gary J. Tuck, Frank D. Stacey, \"Dielectric anisotropy as a petrofabric indicator\", <i>Tectonophysics</i>, vol. 50, pp. 1, 1978.","links":{"crossRefLink":"https://doi.org/10.1016/0040-1951(78)90195-6"},"title":"Dielectric anisotropy as a petrofabric indicator"},{"order":"6","displayText":"O.P. Hansen, A. Kristensen, H. Bruus, \"Persistent photoconductivity in heterostructures measured by contactless corbino capacitance technique\", <i>Superlattices and Microstructures</i>, vol. 8, pp. 365, 1990.","links":{"crossRefLink":"https://doi.org/10.1016/0749-6036(90)90332-2"},"title":"Persistent photoconductivity in heterostructures measured by contactless corbino capacitance technique"},{"order":"7","displayText":"D Celik, D.K Hilton, T Zhang, S.W Van Sciver, \"Helium II level measurement techniques\", <i>Cryogenics</i>, vol. 41, pp. 355, 2001.","links":{"crossRefLink":"https://doi.org/10.1016/S0011-2275(01)00092-3"},"title":"Helium II level measurement techniques"},{"order":"8","displayText":"G.K. White, \"Measurement of thermal expansion at low temperatures\", <i>Cryogenics</i>, vol. 1, pp. 151, 1961.","links":{"crossRefLink":"https://doi.org/10.1016/S0011-2275(61)80028-3"},"title":"Measurement of thermal expansion at low temperatures"},{"order":"9","displayText":"J.G. Collins, G.K. White, <i></i>, vol. 4, pp. 450, 1964.","links":{"crossRefLink":"https://doi.org/10.1016/S0079-6417(08)60157-2"},"title":""},{"order":"10","displayText":"H Samata, Y Nagata, T Uchida, S Abe, \"New optical technique for bulk magnetostriction measurement\", <i>Journal of Magnetism and Magnetic Materials</i>, vol. 212, pp. 355, 2000.","links":{"crossRefLink":"https://doi.org/10.1016/S0304-8853(99)00832-X"},"title":"New optical technique for bulk magnetostriction measurement"},{"order":"11","displayText":"V. Matko, D. Donlagic, \"Sensor for high-air-humidity measurement\", <i>Sensors and Actuators A: Physical</i>, vol. 61, pp. 331, 1997.","links":{"crossRefLink":"https://doi.org/10.1016/S0924-4247(97)01483-0"},"title":"Sensor for high-air-humidity measurement"},{"order":"12","displayText":"Vojko Matko, \"Porosity determination by using two stochastic signals\", <i>Sensors and Actuators A: Physical</i>, vol. 112, pp. 320, 2004.","links":{"crossRefLink":"https://doi.org/10.1016/j.sna.2003.10.065"},"title":"Porosity determination by using two stochastic signals"},{"order":"13","displayText":"Vojko Matko, \"Porosity measurement using two stochastic signals\", <i>Sensors and Actuators A: Physical</i>, vol. 112, pp. 101, 2004.","links":{"crossRefLink":"https://doi.org/10.1016/j.sna.2003.10.077"},"title":"Porosity measurement using two stochastic signals"},{"order":"14","displayText":"Judith Staginus, Zu-yao Chang, Ernst J.R. Sudh\u00f6lter, Louis C.P.M. de Smet, Gerard C.M. Meijer, \"Water-enhanced guarding of polymer-coated IDE platforms as a key mechanism for achieving response immunity towards parasitic coupling events\", <i>Sensors and Actuators A: Physical</i>, vol. 234, pp. 239, 2015.","links":{"crossRefLink":"https://doi.org/10.1016/j.sna.2015.09.015"},"title":"Water-enhanced guarding of polymer-coated IDE platforms as a key mechanism for achieving response immunity towards parasitic coupling events"},{"order":"15","displayText":"GUY K. WHITE, \"Thermal Expansion at Low Temperatures\", <i>Nature</i>, vol. 187, pp. 927, 1960.","links":{"crossRefLink":"https://doi.org/10.1038/187927b0"},"title":"Thermal Expansion at Low Temperatures"},{"order":"16","displayText":"Michael Surdu, Alexander Lameko, Dmitry Surdu, Sergey Kursin, <i>16th International Congress of Metrology</i>, pp. 11014, 2013.","links":{"crossRefLink":"https://doi.org/10.1051/metrology/201311014"},"title":""},{"order":"17","displayText":"Michael T. Gladwin, Joseph Wolfe, \"Linearity of capacitance displacement transducers\", <i>Review of Scientific Instruments</i>, vol. 46, pp. 1099, 1975.","links":{"crossRefLink":"https://doi.org/10.1063/1.1134409"},"title":"Linearity of capacitance displacement transducers"},{"order":"18","displayText":"Michael T. Gladwin, \"High-precision multicomponent borehole deformation monitoring\", <i>Review of Scientific Instruments</i>, vol. 55, pp. 2011, 1984.","links":{"crossRefLink":"https://doi.org/10.1063/1.1137704"},"title":"High-precision multicomponent borehole deformation monitoring"},{"order":"19","displayText":"M. O. Steinitz, J. Genossar, W. Schnepf, D. A. Tindall, \"Simple versatile and compact capacitance dilatometer\", <i>Review of Scientific Instruments</i>, vol. 57, pp. 297, 1986.","links":{"crossRefLink":"https://doi.org/10.1063/1.1138934"},"title":"Simple, versatile, and compact capacitance dilatometer"},{"order":"20","displayText":"M. Moske, K. Samwer, \"New UHV dilatometer for precise measurement of internal stresses in thin binary-alloy films from 20 to 750 K\", <i>Review of Scientific Instruments</i>, vol. 59, pp. 2012, 1988.","links":{"crossRefLink":"https://doi.org/10.1063/1.1140017"},"title":"New UHV dilatometer for precise measurement of internal stresses in thin binary-alloy films from 20 to 750 K"},{"order":"21","displayText":"G. L. Miller, E. R. Wagner, T. Sleator, \"Resonant phase shift technique for the measurement of small changes in grounded capacitors\", <i>Review of Scientific Instruments</i>, vol. 61, pp. 1267, 1990.","links":{"crossRefLink":"https://doi.org/10.1063/1.1141224"},"title":"Resonant phase shift technique for the measurement of small changes in grounded capacitors"},{"order":"22","displayText":"M. Rotter, H. M\u00fcller, E. Gratz, M. Doerr, M. Loewenhaupt, \"A miniature capacitance dilatometer for thermal expansion and magnetostriction\", <i>Review of Scientific Instruments</i>, vol. 69, pp. 2742, 1998.","links":{"crossRefLink":"https://doi.org/10.1063/1.1149009"},"title":"A miniature capacitance dilatometer for thermal expansion and magnetostriction"},{"order":"23","displayText":"Franco Cabiati, Valter Giaretto, Elio Miraldi, \"A capacitive transducer for monitoring tridimensional submicrometric displacements\", <i>Review of Scientific Instruments</i>, vol. 71, pp. 1887, 2000.","links":{"crossRefLink":"https://doi.org/10.1063/1.1150558"},"title":"A capacitive transducer for monitoring tridimensional submicrometric displacements"},{"order":"24","displayText":"Mark S. Boley, Won C. Shin, David K. Rigsbee, Doug A. Franklin, \"Capacitance bridge measurements of magnetostriction\", <i>Journal of Applied Physics</i>, vol. 91, pp. 8210, 2002.","links":{"crossRefLink":"https://doi.org/10.1063/1.1447512"},"title":"Capacitance bridge measurements of magnetostriction"},{"order":"25","displayText":"Mike O'Connor, Henry S. Belson, \"Magnetostriction of Commercial Ferrite Memory Cores\", <i>Journal of Applied Physics</i>, vol. 41, pp. 1028, 1970.","links":{"crossRefLink":"https://doi.org/10.1063/1.1658801"},"title":"Magnetostriction of Commercial Ferrite Memory Cores"},{"order":"26","displayText":"Otto H. Zinke, Paul B. Jacovelli, \"Nanocentimeter Transducer\", <i>Review of Scientific Instruments</i>, vol. 36, pp. 914, 1965.","links":{"crossRefLink":"https://doi.org/10.1063/1.1719783"},"title":"Nanocentimeter Transducer"},{"order":"27","displayText":"R. D. McCammon, R. N. Work, \"Measurement of the Dielectric Properties and Thermal Expansion of Polymers from Ambient to Liquid Helium Temperatures\", <i>Review of Scientific Instruments</i>, vol. 36, pp. 1169, 1965.","links":{"crossRefLink":"https://doi.org/10.1063/1.1719830"},"title":"Measurement of the Dielectric Properties and Thermal Expansion of Polymers from Ambient to Liquid Helium Temperatures"},{"order":"28","displayText":"Russell D. Young, \"Field Emission Ultramicrometer\", <i>Review of Scientific Instruments</i>, vol. 37, pp. 275, 1966.","links":{"crossRefLink":"https://doi.org/10.1063/1.1720157"},"title":"Field Emission Ultramicrometer"},{"order":"29","displayText":"J. C. North, R. C. Buschert, \"Measurement of Length Changes to 0.1 \u00c5 in Irradiated Germanium at Low Temperature\", <i>Review of Scientific Instruments</i>, vol. 37, pp. 325, 1966.","links":{"crossRefLink":"https://doi.org/10.1063/1.1720170"},"title":"Measurement of Length Changes to 0.1 \u00c5 in Irradiated Germanium at Low Temperature"},{"order":"30","displayText":"Jaan Jurisson, Robert J. Matthys, Frank Plasek, Howard J. Thompson, \"Measuring Roundness in the Millimicron Range\", <i>Review of Scientific Instruments</i>, vol. 38, pp. 243, 1967.","links":{"crossRefLink":"https://doi.org/10.1063/1.1771365"},"title":"Measuring Roundness in the Millimicron Range"}]},"formulaStrippedArticleTitle":"The Precise Measuremient of Small Capacitances","nonIeeeCitationCount":"76","contentTypeDisplay":"Journals","patentCitationCount":"4","mlTime":"PT1.057264S","lastupdate":"2021-09-10","title":"The Precise Measuremient of Small Capacitances","contentType":"periodicals","ieeeCitationCount":"44","publicationNumber":"5006544"},{"_id":5006814,"paperCitations":{"ieee":[{"order":"1","displayText":"Lloyd B. Wilson, \"A New Space Age Challenge-Standards and Electronic Measurements\", <i>Instrumentation IRE Transactions on</i>, vol. I-9, no. 2, pp. 75-80, 1960.","links":{"documentLink":"/document/5006893","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=5006893","pdfSize":"1343KB"},"title":"A New Space Age Challenge-Standards and Electronic Measurements"}]},"formulaStrippedArticleTitle":"BuOrd-BuShips Calibration Program","nonIeeeCitationCount":"0","contentTypeDisplay":"Journals","patentCitationCount":"0","mlTime":"PT0.031208S","lastupdate":"2021-10-02","title":"BuOrd-BuShips Calibration Program","contentType":"periodicals","ieeeCitationCount":"1","publicationNumber":"5006544"},{"_id":5006917,"paperCitations":{"ieee":[{"order":"1","displayText":"<i>IEEE Std 470-1972</i>, \"IEEE Standard Application Guide for Bolometric Power Meters\", <i>IEEE Std 470-1972</i>, pp. 0_1, 1972.","links":{"documentLink":"/document/18434","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=18434","pdfSize":"1470KB"},"title":"IEEE Standard Application Guide for Bolometric Power Meters"},{"order":"2","displayText":"<i>IEEE Std 544-1975</i>, \"IEEE Standard for Electrothermic Power Meters\", <i>IEEE Std 544-1975</i>, pp. 1-22, 1975.","links":{"documentLink":"/document/27715","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=27715","pdfSize":"1383KB"},"title":"IEEE Standard for Electrothermic Power Meters"},{"order":"3","displayText":"R. F. Desch, R. E. Larson, \"Bolometric Microwave Power Calibration Techniques at the National Bureau of Standards\", <i>Instrumentation and Measurement IEEE Transactions on</i>, vol. 12, no. 1, pp. 29-33, 1963.","links":{"documentLink":"/document/4313324","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=4313324","pdfSize":"1157KB"},"title":"Bolometric Microwave Power Calibration Techniques at the National Bureau of Standards"},{"order":"4","displayText":"Glenn F. Engen, \"A Method of Determining the Mismatch Correction in Microwave Power Measurements\", <i>Instrumentation and Measurement IEEE Transactions on</i>, vol. 17, no. 4, pp. 392-395, 1968.","links":{"documentLink":"/document/4313740","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=4313740","pdfSize":"865KB"},"title":"A Method of Determining the Mismatch Correction in Microwave Power Measurements"},{"order":"5","displayText":"Glenn F. Engen, \"Power Equations: A New Concept in the Description and Evaluation of Microwave Systems\", <i>Instrumentation and Measurement IEEE Transactions on</i>, vol. IM-20, no. 1, pp. 49-57, 1971.","links":{"documentLink":"/document/5570739","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=5570739","pdfSize":"2002KB"},"title":"Power Equations: A New Concept in the Description and Evaluation of Microwave Systems"},{"order":"6","displayText":"Ichiro Yokoshima, \"A Generalized Performance Analysis of One-Port Measuring Instruments with Signal Generators\", <i>Instrumentation and Measurement IEEE Transactions on</i>, vol. 21, no. 2, pp. 135-140, 1972.","links":{"documentLink":"/document/4313982","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=4313982","pdfSize":"1173KB"},"title":"A Generalized Performance Analysis of One-Port Measuring Instruments with Signal Generators"},{"order":"7","displayText":"Glenn F. Engen, Cletus A. Hoer, \"Application of an Arbitrary 6-Port Junction to Power-Measurement Problems\", <i>Instrumentation and Measurement IEEE Transactions on</i>, vol. 21, no. 4, pp. 470-474, 1972.","links":{"documentLink":"/document/4314069","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=4314069","pdfSize":"858KB"},"title":"Application of an Arbitrary 6-Port Junction to Power-Measurement Problems"},{"order":"8","displayText":"Peter J. Skilton, \"A Technique for Measuring the Efficiency of Waveguide-to-Coaxial-Line Adaptors\", <i>Instrumentation and Measurement IEEE Transactions on</i>, vol. 27, no. 3, pp. 231-234, 1978.","links":{"documentLink":"/document/4314670","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=4314670","pdfSize":"629KB"},"title":"A Technique for Measuring the Efficiency of Waveguide-to-Coaxial-Line Adaptors"},{"order":"9","displayText":"Peter J. Skilton, A. E. Fantom, \"A Comparison of the United Kingdom National Standards of Microwave Power in Waveguide and Coaxial Lines\", <i>Instrumentation and Measurement IEEE Transactions on</i>, vol. 27, no. 3, pp. 297-298, 1978.","links":{"documentLink":"/document/4314687","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=4314687","pdfSize":"396KB"},"title":"A Comparison of the United Kingdom National Standards of Microwave Power in Waveguide and Coaxial Lines"},{"order":"10","displayText":"G.F. Engen, \"International Intercomparison of Standards for Microwave Power Measurement (Correspondence)\", <i>Microwave Theory and Techniques IEEE Transactions on</i>, vol. 13, no. 5, pp. 713-715, 1965.","links":{"documentLink":"/document/1126081","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=1126081","pdfSize":"440KB"},"title":"International Intercomparison of Standards for Microwave Power Measurement (Correspondence)"},{"order":"11","displayText":"\"Measurement of Microwave Power in WR112 Waveguide (7.05 to 10.0 GHz) (Correspondence)\", <i>Microwave Theory and Techniques IEEE Transactions on</i>, vol. 14, no. 5, pp. 254-254, 1966.","links":{"documentLink":"/document/1126243","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=1126243","pdfSize":"156KB"},"title":"Measurement of Microwave Power in WR112 Waveguide (7.05 to 10.0 GHz) (Correspondence)"},{"order":"12","displayText":"A.Y. Rumfelt, L.B. Elwell, \"Radio frequency power measurements\", <i>Proceedings of the IEEE</i>, vol. 55, no. 6, pp. 837-850, 1967.","links":{"documentLink":"/document/1447627","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=1447627","pdfSize":"1374KB"},"title":"Radio frequency power measurements"}],"nonIeee":[{"order":"1","displayText":"George A. Candela, Robert E. Mundy, \"Technique for Determining Spin-Lattice Relaxation Times\", <i>Review of Scientific Instruments</i>, vol. 36, pp. 338, 1965.","links":{"crossRefLink":"https://doi.org/10.1063/1.1719567"},"title":"Technique for Determining Spin-Lattice Relaxation Times"},{"order":"2","displayText":"A J Estin, J R Juroshek, R B Marks, F R Clague, J Wayde Allen, \"Basic RF and Microwave Measurements: a Review of Selected Programs\", <i>Metrologia</i>, vol. 29, pp. 135, 1992.","links":{"crossRefLink":"https://doi.org/10.1088/0026-1394/29/2/004"},"title":"Basic RF and Microwave Measurements: a Review of Selected Programs"}]},"formulaStrippedArticleTitle":"A Transfer Instrument for the Intercomparison of Microwave Power Meters","nonIeeeCitationCount":"2","contentTypeDisplay":"Journals","patentCitationCount":"0","mlTime":"PT0.404903S","lastupdate":"2021-10-05","title":"A Transfer Instrument for the Intercomparison of Microwave Power Meters","contentType":"periodicals","ieeeCitationCount":"12","publicationNumber":"5006544"},{"_id":5006945,"paperCitations":{"ieee":[{"order":"1","displayText":"N. W. Bell, R. H. Small, \"A Stable Scannable Magnet Current Regulator\", <i>Instrumentation IRE Transactions on</i>, vol. I-10, no. 2, pp. 75-77, 1961.","links":{"documentLink":"/document/5006573","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=5006573","pdfSize":"531KB"},"title":"A Stable, Scannable, Magnet Current Regulator"}]},"formulaStrippedArticleTitle":"A 1500-Volt, Center-Tapped Regulated Power Supply","nonIeeeCitationCount":"0","contentTypeDisplay":"Journals","patentCitationCount":"0","mlTime":"PT0.051427S","lastupdate":"2021-10-02","title":"A 1500-Volt, Center-Tapped Regulated Power Supply","contentType":"periodicals","ieeeCitationCount":"1","publicationNumber":"5006544"},{"_id":5006964,"paperCitations":{"ieee":[{"order":"1","displayText":"W. A. Cumming, \"Radiation Measurements at Radio Frequencies: A Survey of Current Techniques\", <i>Proceedings of the IRE</i>, vol. 47, no. 5, pp. 705-735, 1959.","links":{"documentLink":"/document/4065733","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=4065733","pdfSize":"17702KB"},"title":"Radiation Measurements at Radio Frequencies: A Survey of Current Techniques"},{"order":"2","displayText":"R.C. Johnson, H.A. Ecker, J.S. Hollis, \"Determination of far-field antenna patterns from near-field measurements\", <i>Proceedings of the IEEE</i>, vol. 61, no. 12, pp. 1668-1694, 1973.","links":{"documentLink":"/document/1451288","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=1451288","pdfSize":"3765KB"},"title":"Determination of far-field antenna patterns from near-field measurements"}]},"formulaStrippedArticleTitle":"Pattern Measurements of Large Fixed Antennas","nonIeeeCitationCount":"0","contentTypeDisplay":"Journals","patentCitationCount":"0","mlTime":"PT0.062972S","lastupdate":"2021-10-02","title":"Pattern Measurements of Large Fixed Antennas","contentType":"periodicals","ieeeCitationCount":"2","publicationNumber":"5006544"},{"_id":5007017,"paperCitations":{"ieee":[{"order":"1","displayText":"D.G. Nairn, C.A.T. Salama, \"A ratio-independent algorithmic analog-to-digital converter combining current mode and dynamic techniques\", <i>Circuits and Systems IEEE Transactions on</i>, vol. 37, no. 3, pp. 319-325, 1990.","links":{"documentLink":"/document/52725","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=52725","pdfSize":"679KB"},"title":"A ratio-independent algorithmic analog-to-digital converter combining current mode and dynamic techniques"},{"order":"2","displayText":"D.G. Nairn, C.A.T. Salama, \"Current-mode algorithmic analog-to-digital converters\", <i>Solid-State Circuits IEEE Journal of</i>, vol. 25, no. 4, pp. 997-1004, 1990.","links":{"documentLink":"/document/58292","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=58292","pdfSize":"755KB"},"title":"Current-mode algorithmic analog-to-digital converters"},{"order":"3","displayText":"M.P. Flynn, B. Sheahan, \"A 400-Msample/s 6-b CMOS folding and interpolating ADC\", <i>Solid-State Circuits IEEE Journal of</i>, vol. 33, no. 12, pp. 1932-1938, 1998.","links":{"documentLink":"/document/735533","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=735533","pdfSize":"271KB"},"title":"A 400-Msample/s, 6-b CMOS folding and interpolating ADC"},{"order":"4","displayText":"Hui Pan, M. Segami, M. Choi, Ling Cao, A.A. Abidi, \"A 3.3-V 12-b 50-MS/s A/D converter in 0.6-/spl mu/m CMOS with over 80-dB SFDR\", <i>Solid-State Circuits IEEE Journal of</i>, vol. 35, no. 12, pp. 1769-1780, 2000.","links":{"documentLink":"/document/890290","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=890290","pdfSize":"331KB"},"title":"A 3.3-V 12-b 50-MS/s A/D converter in 0.6-/spl mu/m CMOS with over 80-dB SFDR"},{"order":"5","displayText":"R.E. Fisher, \"A 1200-Megabit per Second Microwave-Carrier Gray-Code Analog-to-Digital Converter\", <i>Microwave Theory and Techniques IEEE Transactions on</i>, vol. 16, no. 8, pp. 541-547, 1968.","links":{"documentLink":"/document/1126737","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=1126737","pdfSize":"892KB"},"title":"A 1200-Megabit per Second Microwave-Carrier Gray-Code Analog-to-Digital Converter"},{"order":"6","displayText":"R.E. Fisher, \"A 1200 Megabits/Sec Gray Code Analog to Digital Converter\", <i>G-MTT International Symposium Digest 1966</i>, vol. 66, no. 1, pp. 46-51, 1966.","links":{"documentLink":"/document/1122525","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=1122525","pdfSize":"160KB"},"title":"A 1200 Megabits/Sec, Gray Code, Analog to Digital Converter"},{"order":"7","displayText":"Wendell. E. M. Costa, Sabiniano A. Rodrigues, Raimundo C. S. Freire, Sebastian Yuri Catunda, Fernando Rangel de Sousa, \"8-bit folding ADC based on switched capacitor\", <i>Instrumentation and Measurement Technology Conference (I2MTC) 2013 IEEE International</i>, pp. 1559-1563, 2013.","links":{"documentLink":"/document/6555676","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=6555676","pdfSize":"664KB"},"title":"8-bit folding ADC based on switched capacitor"},{"order":"8","displayText":"Veepsa Bhatia, Neeta Pandey, Asok Bhattacharyya, \"A 4-bit expandable algorithmic current-mode Analog to Digital Converter for use in digital control systems\", <i>Power Electronics (IICPE) 2010 India International Conference on</i>, pp. 1-4, 2011.","links":{"documentLink":"/document/5728115","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=5728115","pdfSize":"255KB"},"title":"A 4-bit expandable algorithmic current-mode Analog to Digital Converter for use in digital control systems"},{"order":"9","displayText":"T. Hornak, J. Corcoran, \"A high precision component-tolerant ADC\", <i>Solid-State Circuits Conference. Digest of Technical Papers. 1975 IEEE International</i>, vol. XVIII, pp. 44-45, 1975.","links":{"documentLink":"/document/1155377","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=1155377","pdfSize":"760KB"},"title":"A high precision component-tolerant ADC"},{"order":"10","displayText":"T. Hornak, J.J. Corcoran, \"A high precision component-tolerant A/D convertor\", <i>Solid-State Circuits IEEE Journal of</i>, vol. 10, no. 6, pp. 386-391, 1975.","links":{"documentLink":"/document/1050631","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=1050631","pdfSize":"905KB"},"title":"A high precision component-tolerant A/D convertor"},{"order":"11","displayText":"Tomasz A. Filipek, \"The impact of frequency conversion on the measurement performance of digital receivers\", <i>Microwaves Radar and Wireless Communication (MIKON) 2014 20th International Conference on</i>, pp. 1-4, 2014.","links":{"documentLink":"/document/6899997","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=6899997","pdfSize":"315KB"},"title":"The impact of frequency conversion on the measurement performance of digital receivers"},{"order":"12","displayText":"Veepsa Bhatia, Neeta Pandey, Asok Bhattacharyya, \"Performance comparison of an algorithmic current- mode ADC implemented using different current comparators\", <i>Multimedia Signal Processing and Communication Technologies (IMPACT) 2011 International Conference on</i>, pp. 141-144, 2011.","links":{"documentLink":"/document/6150458","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=6150458","pdfSize":"848KB"},"title":"Performance comparison of an algorithmic current- mode ADC implemented using different current comparators"},{"order":"13","displayText":"Walt Kester, \"A Brief History of Data Conversion: A Tale of Nozzles Relays Tubes Transistors and CMOS\", <i>Solid-State Circuits Magazine IEEE</i>, vol. 7, no. 3, pp. 16-37, 2015.","links":{"documentLink":"/document/7258494","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=7258494","pdfSize":"4741KB"},"title":"A Brief History of Data Conversion: A Tale of Nozzles, Relays, Tubes, Transistors, and CMOS"},{"order":"14","displayText":"H.L. Guimaraes, J.A.S. Dias, \"A current mode high-speed algorithmic analog-to-digital converter\", <i>Circuits and Systems 1995. Proceedings. Proceedings of the 38th Midwest Symposium on</i>, vol. 2, pp. 873-876 vol.2, 1995.","links":{"documentLink":"/document/510228","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=510228","pdfSize":"221KB"},"title":"A current mode high-speed algorithmic analog-to-digital converter"},{"order":"15","displayText":"Yuen, \"Analog-to-Gray Code Conversion\", <i>Computers IEEE Transactions on</i>, vol. C-27, no. 10, pp. 971-973, 1978.","links":{"documentLink":"/document/1674979","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=1674979","pdfSize":"474KB"},"title":"Analog-to-Gray Code Conversion"},{"order":"16","displayText":"Hui Pan, A.A. Abidi, \"Signal folding in A/D converters\", <i>Circuits and Systems I: Regular Papers IEEE Transactions on</i>, vol. 51, no. 1, pp. 3-14, 2004.","links":{"documentLink":"/document/1259483","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=1259483","pdfSize":"416KB"},"title":"Signal folding in A/D converters"},{"order":"17","displayText":"Donald Savitt, \"A High-Speed Analog to Digital Converter\", <i>Electronic Computers IRE Transactions on</i>, vol. EC-8, no. 1, pp. 31-35, 1959.","links":{"documentLink":"/document/5222758","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=5222758","pdfSize":"2461KB"},"title":"A High-Speed Analog to Digital Converter"},{"order":"18","displayText":"Sueo Tanaka, Keitaro Sekine, \"Current Comparator Using Ferromagnetic Cores and Its Application to Analog-to-Digital Converters\", <i>Instrumentation and Measurement IEEE Transactions on</i>, vol. 17, no. 1, pp. 40-46, 1968.","links":{"documentLink":"/document/4313661","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=4313661","pdfSize":"1139KB"},"title":"Current Comparator Using Ferromagnetic Cores and Its Application to Analog-to-Digital Converters"},{"order":"19","displayText":"P. Deval, J. Robert, M.J. Declercq, \"A 14 bit CMOS A/D converter based on dynamic current memories\", <i>Custom Integrated Circuits Conference 1991. Proceedings of the IEEE 1991</i>, pp. 24.2/1-24.2/4, 1991.","links":{"documentLink":"/document/164094","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=164094","pdfSize":"345KB"},"title":"A 14 bit CMOS A/D converter based on dynamic current memories"},{"order":"20","displayText":"Voicu Groza, \"A Floating-Point Analog-To-Digital Converter with Voltage Reference Subdivision\", <i>Precision Electromagnetic Measurements (CPEM 2018) 2018 Conference on</i>, pp. 1-2, 2018.","links":{"documentLink":"/document/8501089","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=8501089","pdfSize":"203KB"},"title":"A Floating-Point Analog-To-Digital Converter with Voltage Reference Subdivision"},{"order":"21","displayText":"David W. Upton, Richard P. Haigh, Peter J. Mather, Pavlos I. Lazaridis, Keyur K. Mistry, Zaharias D. Zaharis, Christos Tachtatzis, Robert C. Atkinson, \"Gated Pipelined Folding ADC-Based Low Power Sensor for Large-Scale Radiometric Partial Discharge Monitoring\", <i>Sensors Journal IEEE</i>, vol. 20, no. 14, pp. 7826-7836, 2020.","links":{"documentLink":"/document/9044435","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=9044435","pdfSize":"2141KB"},"title":"Gated Pipelined Folding ADC-Based Low Power Sensor for Large-Scale Radiometric Partial Discharge Monitoring"}],"nonIeee":[{"order":"1","displayText":"G.E. Barlow, J.A. Ovenstone, F.F. Thonemann, <i>Advances in Electronics and Electron Physics Volume 11</i>, vol. 11, pp. 185, 1959.","links":{"crossRefLink":"https://doi.org/10.1016/S0065-2539(08)60995-6"},"title":""},{"order":"2","displayText":"Walt Kester, James Bryant, <i>Data Conversion Handbook</i>, pp. 175, 2005.","links":{"crossRefLink":"https://doi.org/10.1016/B978-075067841-4/50016-6"},"title":""},{"order":"3","displayText":"J. O. Edson, H. H. Henning, \"Broadband codecs for an experimental 224 MB/S PCM terminal\", <i>The Bell System Technical Journal</i>, vol. 44, pp. 1887, 1965.","links":{"documentLink":"/document/6773432","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=6773432"},"title":"Broadband codecs for an experimental 224 MB/S PCM terminal"},{"order":"4","displayText":"H. Ikeda, K. Awaya, \"Analog-to-digital conversion by the cyclic time-comparison method\", <i>Electrical Engineering in Japan</i>, vol. 94, pp. 106, 1974.","links":{"crossRefLink":"https://doi.org/10.1002/eej.4390940214"},"title":"Analog-to-digital conversion by the cyclic time-comparison method"},{"order":"5","displayText":"H. Ikeda, M. Nakamichi, \"Output codes of time-domain A/D converter and its realization by digital integrated circuits\", <i>Electrical Engineering in Japan</i>, vol. 92, pp. 158, 1972.","links":{"crossRefLink":"https://doi.org/10.1002/eej.4390920118"},"title":"Output codes of time-domain A/D converter and its realization by digital integrated circuits"},{"order":"6","displayText":"<i>Data Converters</i>, pp. 209, 2007.","links":{"crossRefLink":"https://doi.org/10.1007/978-0-387-32486-9_5"},"title":""},{"order":"7","displayText":"Dieter Seitzer, <i>Elektronische Analog-Digital-Umsetzer</i>, pp. 15, 1977.","links":{"crossRefLink":"https://doi.org/10.1007/978-3-642-81076-3_3"},"title":""},{"order":"8","displayText":"Hui Pan, Masahiro Segami, Michael Choi, Jing Cao, Fumitoshi Hatori, Asad A. Abidi, <i>Analog Circuit Design</i>, pp. 47, 2000.","links":{"crossRefLink":"https://doi.org/10.1007/978-1-4757-3198-9_3"},"title":""},{"order":"9","displayText":"Hank Zumbahlen, <i>Linear Circuit Design Handbook</i>, pp. 337, 2008.","links":{"crossRefLink":"https://doi.org/10.1016/B978-0-7506-8703-4.00006-7"},"title":""},{"order":"10","displayText":"J. F. Gunn, J. S. Ronne, D. C. Weller, \"The picturephone&#x00AE; system: Mastergroup digital transmission on modern coaxial systems\", <i>The Bell System Technical Journal</i>, vol. 50, pp. 501, 1971.","links":{"documentLink":"/document/6771885","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=6771885"},"title":"The picturephone&#x00AE; system: Mastergroup digital transmission on modern coaxial systems"}]},"formulaStrippedArticleTitle":"An Unusual Electronic Analog-Digital Conversion Method","nonIeeeCitationCount":"10","contentTypeDisplay":"Journals","patentCitationCount":"1","mlTime":"PT0.91484S","lastupdate":"2021-10-02","title":"An Unusual Electronic Analog-Digital Conversion Method","contentType":"periodicals","ieeeCitationCount":"21","publicationNumber":"5006544"},{"_id":5007027,"formulaStrippedArticleTitle":"A 200-Channel Sequential SADIC System","nonIeeeCitationCount":"0","contentTypeDisplay":"Journals","patentCitationCount":"0","mlTime":"PT0.009676S","lastupdate":"2021-10-02","title":"A 200-Channel Sequential SADIC System","contentType":"periodicals","ieeeCitationCount":"0","publicationNumber":"5006544"},{"_id":5007118,"paperCitations":{"ieee":[{"order":"1","displayText":"Justin Nduhura-Munga, Gloria Rodriguez-Verjan, St\u00e9phane Dauz\u00e8re-P\u00e9r\u00e8s, Claude Yugma, Philippe Vialletelle, Jacques Pinaton, \"A Literature Review on Sampling Techniques in Semiconductor Manufacturing\", <i>Semiconductor Manufacturing IEEE Transactions on</i>, vol. 26, no. 2, pp. 188-195, 2013.","links":{"documentLink":"/document/6494322","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=6494322","pdfSize":"95KB"},"title":"A Literature Review on Sampling Techniques in Semiconductor Manufacturing"}]},"formulaStrippedArticleTitle":"Analysis of a Cumulative Results Sampling Plan for Use with Sampling Tables using Zero Acceptance Numbers","nonIeeeCitationCount":"0","contentTypeDisplay":"Journals","patentCitationCount":"0","mlTime":"PT0.015517S","lastupdate":"2021-07-23","title":"Analysis of a Cumulative Results Sampling Plan for Use with Sampling Tables using Zero Acceptance Numbers","contentType":"periodicals","ieeeCitationCount":"1","publicationNumber":"5007112"},{"_id":5007492,"paperCitations":{"nonIeee":[{"order":"1","displayText":"A. P. Trofimenko, \"Scientometric analysis of the development of nuclear physics during the last 50 years\", <i>Scientometrics</i>, vol. 11, pp. 231, 1987.","links":{"crossRefLink":"https://doi.org/10.1007/BF02016594"},"title":"Scientometric analysis of the development of nuclear physics during the last 50 years"},{"order":"2","displayText":"Shirley A. Edwards, Michael W. McCarrey, \"Measuring Performance of Researchers\", <i>Research Management</i>, vol. 16, pp. 34, 1973.","links":{"crossRefLink":"https://doi.org/10.1080/00345334.1973.11756168"},"title":"Measuring Performance of Researchers"},{"order":"3","displayText":"A. P. Trofimenko, \"Formation and decay of author groups in physics\", <i>Czechoslovak Journal of Physics</i>, vol. 36, pp. 180, 1986.","links":{"crossRefLink":"https://doi.org/10.1007/BF01599756"},"title":"Formation and decay of author groups in physics"}]},"formulaStrippedArticleTitle":"Merit Rating and Productivity in an Industrial Research Laboratory: A Case Study","nonIeeeCitationCount":"3","contentTypeDisplay":"Journals","patentCitationCount":"0","mlTime":"PT0.039908S","lastupdate":"2021-10-05","title":"Merit Rating and Productivity in an Industrial Research Laboratory: A Case Study","contentType":"periodicals","ieeeCitationCount":"0","publicationNumber":"5007355"},{"_id":5008116,"formulaStrippedArticleTitle":"Systems Engineering and Weapon System Management","nonIeeeCitationCount":"0","contentTypeDisplay":"Journals","patentCitationCount":"0","mlTime":"PT0.022067S","lastupdate":"2021-10-02","title":"Systems Engineering and Weapon System Management","contentType":"periodicals","ieeeCitationCount":"0","publicationNumber":"5008109"},{"_id":5008130,"paperCitations":{"ieee":[{"order":"1","displayText":"S. W. Kash, \"A Comparison of Ion and Plasma Propulsion\", <i>Proceedings of the IRE</i>, vol. 48, no. 4, pp. 458-465, 1960.","links":{"documentLink":"/document/4066042","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=4066042","pdfSize":"1886KB"},"title":"A Comparison of Ion and Plasma Propulsion"},{"order":"2","displayText":"L. M. Frantz, D. Geffen, C. D. Hendricks, J. C. Lair, D. B. Langmuir, G. M. Nazarian, J. M. Sellen, H. Shelton, P. Stehle, H. M. Wachowski, R. F. Wuerker., \"Electrostatic Propulsion\", <i>Proceedings of the IRE</i>, vol. 48, no. 4, pp. 477-491, 1960.","links":{"documentLink":"/document/4066044","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=4066044","pdfSize":"3178KB"},"title":"Electrostatic Propulsion"},{"order":"3","displayText":"M. P. Bachynski, \"Plasma Physics-An Elementary Review\", <i>Proceedings of the IRE</i>, vol. 49, no. 12, pp. 1751-1766, 1961.","links":{"documentLink":"/document/4066325","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=4066325","pdfSize":"4709KB"},"title":"Plasma Physics-An Elementary Review"}],"nonIeee":[{"order":"1","displayText":"ERNST STUHLINGER, ROBERT N. SEITZ, <i>Advances in Space Science</i>, pp. 263, 1960.","links":{"crossRefLink":"https://doi.org/10.1016/B978-1-4831-9960-3.50010-8"},"title":""},{"order":"2","displayText":"<i>Electrostatic Propulsion</i>, pp. 251, 1961.","links":{"crossRefLink":"https://doi.org/10.2514/5.9781600864797.0251.0274"},"title":""},{"order":"3","displayText":"W.D. Halverson, H.M. DeGroff, R.A. Holmes, <i>Electrostatic Propulsion</i>, pp. 251, 1961.","links":{"crossRefLink":"https://doi.org/10.1016/B978-0-12-395559-3.50025-4"},"title":""}]},"formulaStrippedArticleTitle":"Some Problems in Ionic Propulsion Systems","nonIeeeCitationCount":"3","contentTypeDisplay":"Journals","patentCitationCount":"0","mlTime":"PT0.164139S","lastupdate":"2021-10-02","title":"Some Problems in Ionic Propulsion Systems","contentType":"periodicals","ieeeCitationCount":"3","publicationNumber":"5008109"},{"_id":5008134,"paperCitations":{"ieee":[{"order":"1","displayText":"J.F. Santarius, \"Magnetic fusion energy and space development\", <i>Energy Conversion Engineering Conference 1989. IECEC-89. Proceedings of the 24th Intersociety</i>, pp. 2525-2530 vol.5, 1989.","links":{"documentLink":"/document/74829","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=74829","pdfSize":"598KB"},"title":"Magnetic fusion energy and space development"}],"nonIeee":[{"order":"1","displayText":"Paul A. Czysz, Claudio Bruno, Bernd Chudoba, <i>Future Spacecraft Propulsion Systems and Integration</i>, pp. 311, 2018.","links":{"crossRefLink":"https://doi.org/10.1007/978-3-662-54744-1_8"},"title":""},{"order":"2","displayText":"J. Santarius, G. Emmert, H. Khater, E. Mogahed, J. Brandenburg, J. Santarius, G. Emmert, H. Khater, E. Mogahed, J. Brandenburg, <i>33rd Joint Propulsion Conference and Exhibit</i>, 1997.","links":{"crossRefLink":"https://doi.org/10.2514/6.1997-3075"},"title":""},{"order":"3","displayText":"John F. Santarius, B. Grant Logan, \"Generic Magnetic Fusion Rocket Model\", <i>Journal of Propulsion and Power</i>, vol. 14, pp. 519, 1998.","links":{"crossRefLink":"https://doi.org/10.2514/2.5308"},"title":"Generic Magnetic Fusion Rocket Model"},{"order":"4","displayText":"Jason Cassibry, Ross Cortez, Milos Stanic, Andrew Watts, William Seidler, Rob Adams, Geoff Statham, Leo Fabisinski, \"Case and Development Path for Fusion Propulsion\", <i>Journal of Spacecraft and Rockets</i>, vol. 52, pp. 595, 2015.","links":{"crossRefLink":"https://doi.org/10.2514/1.A32782"},"title":"Case and Development Path for Fusion Propulsion"},{"order":"5","displayText":"Norman R. Schulze, J. Reece Roth, \"The NASA-Lewis Program on Fusion Energy for Space Power and Propulsion 1958\u20131978\", <i>Fusion Technology</i>, vol. 19, pp. 11, 1991.","links":{"crossRefLink":"https://doi.org/10.13182/FST91-A29311"},"title":"The NASA-Lewis Program on Fusion Energy for Space Power and Propulsion, 1958\u20131978"},{"order":"6","displayText":"WILLIAM C. COOLEY, <i></i>, vol. 3, pp. 421, 1961.","links":{"crossRefLink":"https://doi.org/10.1016/B978-1-4831-9961-0.50012-2"},"title":""},{"order":"7","displayText":"M. Stanic, J.T. Cassibry, R.B. Adams, \"Project Icarus: Analysis of Plasma jet driven Magneto-Inertial Fusion as potential primary propulsion driver for the Icarus probe\", <i>Acta Astronautica</i>, vol. 86, pp. 47, 2013.","links":{"crossRefLink":"https://doi.org/10.1016/j.actaastro.2012.08.010"},"title":"Project Icarus: Analysis of Plasma jet driven Magneto-Inertial Fusion as potential primary propulsion driver for the Icarus probe"},{"order":"8","displayText":"<i>Handbook on Plasma Instabilities</i>, pp. 865, 1978.","links":{"crossRefLink":"https://doi.org/10.1016/B978-0-12-159102-1.50011-6"},"title":""},{"order":"9","displayText":"Justin Ball, \"Maximizing specific energy by breeding deuterium\", <i>Nuclear Fusion</i>, vol. 59, pp. 106043, 2019.","links":{"crossRefLink":"https://doi.org/10.1088/1741-4326/ab394c"},"title":"Maximizing specific energy by breeding deuterium"}]},"formulaStrippedArticleTitle":"Fusion for Space Propulsion","nonIeeeCitationCount":"9","contentTypeDisplay":"Journals","patentCitationCount":"0","mlTime":"PT0.127599S","lastupdate":"2021-10-05","title":"Fusion for Space Propulsion","contentType":"periodicals","ieeeCitationCount":"1","publicationNumber":"5008109"},{"_id":5008204,"formulaStrippedArticleTitle":"General Description and Design of the Configuration of the Juno I and Juno II Launching Vehicles","nonIeeeCitationCount":"0","contentTypeDisplay":"Journals","patentCitationCount":"0","mlTime":"PT0.011722S","lastupdate":"2021-10-02","title":"General Description and Design of the Configuration of the Juno I and Juno II Launching Vehicles","contentType":"periodicals","ieeeCitationCount":"0","publicationNumber":"5008109"},{"_id":5008230,"paperCitations":{"ieee":[{"order":"1","displayText":"Hans K. Ziegler, \"The Signal Corps at the Space Frontier\", <i>Military Electronics IRE Transactions on</i>, vol. MIL-4, no. 4, pp. 404-407, 1960.","links":{"documentLink":"/document/5008266","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=5008266","pdfSize":"912KB"},"title":"The Signal Corps at the Space Frontier"}]},"formulaStrippedArticleTitle":"TIROS-the system and its evolution","nonIeeeCitationCount":"0","contentTypeDisplay":"Journals","patentCitationCount":"0","mlTime":"PT0.032749S","lastupdate":"2021-10-02","title":"TIROS-the system and its evolution","contentType":"periodicals","ieeeCitationCount":"1","publicationNumber":"5008109"},{"_id":5008237,"formulaStrippedArticleTitle":"Bio-Telemetry in the Nose Cones of U. S. Army Jupiter Missiles","nonIeeeCitationCount":"0","contentTypeDisplay":"Journals","patentCitationCount":"0","mlTime":"PT0.020965S","lastupdate":"2021-10-02","title":"Bio-Telemetry in the Nose Cones of U. S. Army Jupiter Missiles","contentType":"periodicals","ieeeCitationCount":"0","publicationNumber":"5008109"},{"_id":5008246,"paperCitations":{"ieee":[{"order":"1","displayText":"F.D.V. Maasdorp, M.R. Inggs, R. Nadjiasngar, \"Target tracking using Doppler-only measurements in FM broadcast band commensal radar\", <i>Electronics Letters</i>, vol. 51, no. 19, pp. 1528-1530, 2015.","links":{"crossRefLink":"https://doi.org/10.1049/el.2015.1427","pdfSize":"220KB"},"title":"Target tracking using Doppler-only measurements in FM broadcast band commensal radar"},{"order":"2","displayText":"Sheldon N. Salinger, Julius J. Brandstatter, \"Application of Recursive Estimation and Kalman Filtering to Doppler Tracking\", <i>Aerospace and Electronic Systems IEEE Transactions on</i>, vol. AES-6, no. 4, pp. 585-592, 1970.","links":{"documentLink":"/document/4103569","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=4103569","pdfSize":"2497KB"},"title":"Application of Recursive Estimation and Kalman Filtering to Doppler Tracking"},{"order":"3","displayText":"Alexander Spiridonov, Vladimir Saetchnikov, Dmitrii Ushakov, Vladimir Cherny, Alexey Kezik, \"Orbit Determination Methods For LEO Satellites From Probabilistic Analysis Circular Motion Model And Single Pass Doppler Measurements\", <i>Metrology for AeroSpace (MetroAeroSpace) 2021 IEEE 8th International Workshop on</i>, pp. 132-136, 2021.","links":{"documentLink":"/document/9511754","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=9511754","pdfSize":"492KB"},"title":"Orbit Determination Methods For LEO Satellites From Probabilistic Analysis, Circular Motion Model And Single Pass Doppler Measurements"}],"nonIeee":[{"order":"1","displayText":"J. MASS, E. VASSY, <i></i>, vol. 4, pp. 1, 1962.","links":{"crossRefLink":"https://doi.org/10.1016/B978-1-4831-9962-7.50006-2"},"title":""}]},"formulaStrippedArticleTitle":"Orbit Determination from Single Pass Doppler Observations","nonIeeeCitationCount":"1","contentTypeDisplay":"Journals","patentCitationCount":"0","mlTime":"PT0.132695S","lastupdate":"2021-10-02","title":"Orbit Determination from Single Pass Doppler Observations","contentType":"periodicals","ieeeCitationCount":"3","publicationNumber":"5008109"},{"_id":5008250,"paperCitations":{"ieee":[{"order":"1","displayText":"Hans K. Ziegler, \"The Signal Corps at the Space Frontier\", <i>Military Electronics IRE Transactions on</i>, vol. MIL-4, no. 4, pp. 404-407, 1960.","links":{"documentLink":"/document/5008266","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=5008266","pdfSize":"912KB"},"title":"The Signal Corps at the Space Frontier"},{"order":"2","displayText":"John W. Marini, \"The Effect of Satellite Spin on Two-Way Doppler Rangerate Measurements\", <i>Aerospace and Electronic Systems IEEE Transactions on</i>, vol. AES-7, no. 2, pp. 316-320, 1971.","links":{"documentLink":"/document/4103700","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=4103700","pdfSize":"1649KB"},"title":"The Effect of Satellite Spin on Two-Way Doppler Rangerate Measurements"}]},"formulaStrippedArticleTitle":"Analysis of Satellite Motion from Radio Reception","nonIeeeCitationCount":"0","contentTypeDisplay":"Journals","patentCitationCount":"0","mlTime":"PT0.02794S","lastupdate":"2021-10-05","title":"Analysis of Satellite Motion from Radio Reception","contentType":"periodicals","ieeeCitationCount":"2","publicationNumber":"5008109"},{"_id":5008269,"formulaStrippedArticleTitle":"Signal Corps Studies of Nuclear Radiation Effects on Electronic Components and Materials","nonIeeeCitationCount":"0","contentTypeDisplay":"Journals","patentCitationCount":"0","mlTime":"PT0.007113S","lastupdate":"2021-10-02","title":"Signal Corps Studies of Nuclear Radiation Effects on Electronic Components and Materials","contentType":"periodicals","ieeeCitationCount":"0","publicationNumber":"5008109"},{"_id":5008270,"paperCitations":{"ieee":[{"order":"1","displayText":"Warren P. Mason, \"Uses of Ultrasonics in Radio Radar and Sonar Systems\", <i>Proceedings of the IRE</i>, vol. 50, no. 5, pp. 1374-1384, 1962.","links":{"documentLink":"/document/4066861","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=4066861","pdfSize":"3230KB"},"title":"Uses of Ultrasonics in Radio, Radar and Sonar Systems"},{"order":"2","displayText":"E. A. Gerber, M. H. Miles, \"Reduction of the Frequency-Temperature Shift of Piezoelectric Resonators by Mechanical Stress\", <i>Proceedings of the IRE</i>, vol. 49, no. 11, pp. 1650-1654, 1961.","links":{"documentLink":"/document/4066310","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=4066310","pdfSize":"1977KB"},"title":"Reduction of the Frequency-Temperature Shift of Piezoelectric Resonators by Mechanical Stress"},{"order":"3","displayText":"A. Ballato, J. Kosinski, T. Lukaszek, M. Mizan, R. McGowan, \"Electronic desensitization of resonators to accelerations\", <i>Frequency Control 1990. Proceedings of the 44th Annual Symposium on</i>, pp. 444-451, 1990.","links":{"documentLink":"/document/177530","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=177530","pdfSize":"493KB"},"title":"Electronic desensitization of resonators to accelerations"},{"order":"4","displayText":"A. Ballato, J. Kosinski, T. Lukaszek, M. Mizan, R. McGowan, K. Klohn, \"Acceleration sensitivity reduction in SAW and BAW resonators by electronic means\", <i>Ultrasonics Symposium 1990. Proceedings. IEEE 1990</i>, pp. 573-576 vol.1, 1990.","links":{"documentLink":"/document/171427","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=171427","pdfSize":"295KB"},"title":"Acceleration sensitivity reduction in SAW and BAW resonators by electronic means"},{"order":"5","displayText":"E.A. Gerber, M.H. Miles, \"Temperature Compensation of Piezoelectric Resonators by Mechanical Stress\", <i>15th Annual Symposium on Frequency Control. 1961</i>, pp. 49-65, 1961.","links":{"documentLink":"/document/1536409","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=1536409","pdfSize":"738KB"},"title":"Temperature Compensation of Piezoelectric Resonators by Mechanical Stress"}],"nonIeee":[{"order":"1","displayText":"WARREN P. MASON, <i>Physical Acoustics</i>, pp. 335, 1964.","links":{"crossRefLink":"https://doi.org/10.1016/B978-1-4832-2857-0.50011-3"},"title":""},{"order":"2","displayText":"W. Pajewski, \"\u0421\u0412\u041e\u0419\u0421\u0422\u0412\u0410 \u0412\u042b\u0421\u041e\u041a\u041e\u0421\u0422\u0410\u0411 \u0418\u041b\u042c\u041d\u042b\u0425 \u041a\u0412\u0410\u0420\u0426\u0415\u0412\", <i>Czechoslovak Journal of Physics</i>, vol. 16, pp. 423, 1966.","links":{"crossRefLink":"https://doi.org/10.1007/BF01696252"},"title":"\u0421\u0412\u041e\u0419\u0421\u0422\u0412\u0410 \u0412\u042b\u0421\u041e\u041a\u041e\u0421\u0422\u0410\u0411 \u0418\u041b\u042c\u041d\u042b\u0425 \u041a\u0412\u0410\u0420\u0426\u0415\u0412"}]},"formulaStrippedArticleTitle":"Precision Frequency Control for Military Applications","nonIeeeCitationCount":"2","contentTypeDisplay":"Journals","patentCitationCount":"0","mlTime":"PT0.136346S","lastupdate":"2021-10-02","title":"Precision Frequency Control for Military Applications","contentType":"periodicals","ieeeCitationCount":"5","publicationNumber":"5008109"},{"_id":5008295,"paperCitations":{"ieee":[{"order":"1","displayText":"Ning Tai, Chao Wang, Naichang Yuan, \"A design of coherent moving target simulator for inverse synthetic aperture radar\", <i>Progress in Electromagnetic Research Symposium (PIERS)</i>, pp. 2221-2225, 2016.","links":{"documentLink":"/document/7734915","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=7734915","pdfSize":"233KB"},"title":"A design of coherent moving target simulator for inverse synthetic aperture radar"}]},"formulaStrippedArticleTitle":"The Development of a Dynamic Target and Countermeasures Simulator","nonIeeeCitationCount":"0","contentTypeDisplay":"Journals","patentCitationCount":"0","mlTime":"PT0.044144S","lastupdate":"2021-10-02","title":"The Development of a Dynamic Target and Countermeasures Simulator","contentType":"periodicals","ieeeCitationCount":"1","publicationNumber":"5008109"},{"_id":5008307,"paperCitations":{"ieee":[{"order":"1","displayText":"G. A. Hellwarth, \"On the Performance of FM Communications in the Presence of RF Noise\", <i>Military Electronics IRE Transactions on</i>, vol. MIL-6, no. 4, pp. 346-349, 1962.","links":{"documentLink":"/document/5008462","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=5008462","pdfSize":"727KB"},"title":"On the Performance of FM Communications in the Presence of RF Noise"},{"order":"2","displayText":"M.-S. Gupta, \"Applications of electrical noise\", <i>Proceedings of the IEEE</i>, vol. 63, no. 7, pp. 996-1010, 1975.","links":{"documentLink":"/document/1451807","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=1451807","pdfSize":"1909KB"},"title":"Applications of electrical noise"}]},"formulaStrippedArticleTitle":"Jamming of Communication Systems Using FM, AM, and SSB Modulation","nonIeeeCitationCount":"0","contentTypeDisplay":"Journals","patentCitationCount":"0","mlTime":"PT0.103335S","lastupdate":"2021-10-05","title":"Jamming of Communication Systems Using FM, AM, and SSB Modulation","contentType":"periodicals","ieeeCitationCount":"2","publicationNumber":"5008109"},{"_id":5008321,"paperCitations":{"ieee":[{"order":"1","displayText":"Alessio Balleri, Alfonso Farina, \"Ambiguity function and accuracy of the hyperbolic chirp: comparison with the linear chirp\", <i>Radar Sonar & Navigation IET</i>, vol. 11, no. 1, pp. 142-153, 2017.","links":{"crossRefLink":"https://doi.org/10.1049/iet-rsn.2016.0100","pdfSize":"3755KB"},"title":"Ambiguity function and accuracy of the hyperbolic chirp: comparison with the linear chirp"},{"order":"2","displayText":"Jiann-Ching Guey, M.R. Bell, \"Diversity waveform sets for delay-Doppler imaging\", <i>Information Theory IEEE Transactions on</i>, vol. 44, no. 4, pp. 1504-1522, 1998.","links":{"documentLink":"/document/681325","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=681325","pdfSize":"1070KB"},"title":"Diversity waveform sets for delay-Doppler imaging"},{"order":"3","displayText":"P.M. Djuric, S.M. Kay, \"Parameter estimation of chirp signals\", <i>Acoustics Speech and Signal Processing IEEE Transactions on</i>, vol. 38, no. 12, pp. 2118-2126, 1990.","links":{"documentLink":"/document/61538","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=61538","pdfSize":"724KB"},"title":"Parameter estimation of chirp signals"},{"order":"4","displayText":"T.J. Abatzoglou, G.O. Gheen, \"Range radial velocity and acceleration MLE using radar LFM pulse train\", <i>Aerospace and Electronic Systems IEEE Transactions on</i>, vol. 34, no. 4, pp. 1070-1083, 1998.","links":{"documentLink":"/document/722676","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=722676","pdfSize":"1165KB"},"title":"Range, radial velocity, and acceleration MLE using radar LFM pulse train"},{"order":"5","displayText":"S. Peleg, B. Porat, \"Linear FM signal parameter estimation from discrete-time observations\", <i>Aerospace and Electronic Systems IEEE Transactions on</i>, vol. 27, no. 4, pp. 607-616, 1991.","links":{"documentLink":"/document/85033","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=85033","pdfSize":"573KB"},"title":"Linear FM signal parameter estimation from discrete-time observations"},{"order":"6","displayText":"F. Gini, A. Farina, M. Greco, \"Selected list of references on radar signal processing\", <i>Aerospace and Electronic Systems IEEE Transactions on</i>, vol. 37, no. 1, pp. 329-359, 2001.","links":{"documentLink":"/document/913696","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=913696","pdfSize":"303KB"},"title":"Selected list of references on radar signal processing"},{"order":"7","displayText":"S. Shamsunder, G.B. Giannakis, B. Friedlander, \"Estimating random amplitude polynomial phase signals: a cyclostationary approach\", <i>Signal Processing IEEE Transactions on</i>, vol. 43, no. 2, pp. 492-505, 1995.","links":{"documentLink":"/document/348131","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=348131","pdfSize":"1289KB"},"title":"Estimating random amplitude polynomial phase signals: a cyclostationary approach"},{"order":"8","displayText":"P. Handel, P. Tichavsky, \"Frequency rate estimation at high SNR\", <i>Signal Processing IEEE Transactions on</i>, vol. 45, no. 8, pp. 2101-2105, 1997.","links":{"documentLink":"/document/611220","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=611220","pdfSize":"159KB"},"title":"Frequency rate estimation at high SNR"},{"order":"9","displayText":"A. Dogandzic, A. Nehorai, \"Cramer-Rao bounds for estimating range velocity and direction with an active array\", <i>Signal Processing IEEE Transactions on</i>, vol. 49, no. 6, pp. 1122-1137, 2001.","links":{"documentLink":"/document/923295","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=923295","pdfSize":"414KB"},"title":"Cramer-Rao bounds for estimating range, velocity, and direction with an active array"},{"order":"10","displayText":"T.J. Abatzoglou, G.O. Gheen, \"Maximum likelihood motion compensation of a wideband linear FM radar waveform\", <i>Signals Systems and Computers 1996. Conference Record of the Thirtieth Asilomar Conference on</i>, vol. 1, pp. 481-485 vol.1, 1996.","links":{"documentLink":"/document/600957","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=600957","pdfSize":"494KB"},"title":"Maximum likelihood motion compensation of a wideband linear FM radar waveform"},{"order":"11","displayText":"Jun-Quan Yuan, Xiao-Yan Ma, Ming-Xun Chen, Wen-Feng Sun, \"Linear FM Signal Detection Performance from Discrete-Time Observations\", <i>Image and Signal Processing 2009. CISP '09. 2nd International Congress on</i>, pp. 1-6, 2009.","links":{"documentLink":"/document/5304503","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=5304503","pdfSize":"272KB"},"title":"Linear FM Signal Detection Performance from Discrete-Time Observations"},{"order":"12","displayText":"T. Abatzoglou, \"Fast maximum likelihood joint estimation of frequency and frequency rate\", <i>Acoustics Speech and Signal Processing IEEE International Conference on ICASSP '86.</i>, vol. 11, pp. 1409-1412, 1986.","links":{"documentLink":"/document/1168717","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=1168717","pdfSize":"122KB"},"title":"\"Fast maximum likelihood joint estimation of frequency and frequency rate\""},{"order":"13","displayText":"R.M. Liang, K.S. Arun, \"Parameter estimation for superimposed chirp signals\", <i>Acoustics Speech and Signal Processing 1992. ICASSP-92. 1992 IEEE International Conference on</i>, vol. 5, pp. 273-276 vol.5, 1992.","links":{"documentLink":"/document/226517","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=226517","pdfSize":"274KB"},"title":"Parameter estimation for superimposed chirp signals"},{"order":"14","displayText":"Yang Wang, Guotong Zhou, \"On the use of high order ambiguity function for multicomponent polynomial phase signals\", <i>Acoustics Speech and Signal Processing 1997. ICASSP-97. 1997 IEEE International Conference on</i>, vol. 5, pp. 3629-3632 vol.5, 1997.","links":{"documentLink":"/document/604652","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=604652","pdfSize":"464KB"},"title":"On the use of high order ambiguity function for multicomponent polynomial phase signals"},{"order":"15","displayText":"Shan Tao, Tao Ran, Sun Rong Rong, \"A Fast Method for Time Delay Doppler Shift and Doppler Rate Estimation\", <i>Radar 2006. CIE '06. International Conference on</i>, pp. 1-4, 2006.","links":{"documentLink":"/document/4148486","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=4148486","pdfSize":"3712KB"},"title":"A Fast Method for Time Delay, Doppler Shift and Doppler Rate Estimation"},{"order":"16","displayText":"W. L. Root, \"Radar Resolution of Closely Spaced Targets\", <i>Military Electronics IRE Transactions on</i>, vol. MIL-6, no. 2, pp. 197-204, 1962.","links":{"documentLink":"/document/5008428","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=5008428","pdfSize":"1322KB"},"title":"Radar Resolution of Closely Spaced Targets"},{"order":"17","displayText":"Jibin Zheng, Tao Su, Hongwei Liu, Guisheng Liao, Zheng Liu, Qing Huo Liu, \"Radar High-Speed Target Detection Based on the Frequency-Domain Deramp-Keystone Transform\", <i>Selected Topics in Applied Earth Observations and Remote Sensing IEEE Journal of</i>, vol. 9, no. 1, pp. 285-294, 2016.","links":{"documentLink":"/document/7165591","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=7165591","pdfSize":"2628KB"},"title":"Radar High-Speed Target Detection Based on the Frequency-Domain Deramp-Keystone Transform"},{"order":"18","displayText":"Fuxin Qu, Zhiyu Qu, Jiawei Wang, \"An improved algorithm for LFM signal frequency modulation slope estimation\", <i>Progress In Electromagnetics Research Symposium - Spring (PIERS)  2017</i>, pp. 311-313, 2017.","links":{"documentLink":"/document/8261756","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=8261756","pdfSize":"85KB"},"title":"An improved algorithm for LFM signal frequency modulation slope estimation"},{"order":"19","displayText":"E.L. Crosson, J.B. Romine, D. Willner, S.J. Kusiak, \"Boost-phase acceleration estimation\", <i>Radar Conference 2000. The Record of the IEEE 2000 International</i>, pp. 210-214, 2000.","links":{"documentLink":"/document/851832","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=851832","pdfSize":"425KB"},"title":"Boost-phase acceleration estimation"},{"order":"20","displayText":"A. Dogandzic, A. Nehorai, \"Cramer-Rao bounds for estimating range velocity and direction with a sensor array\", <i>Sensor Array and Multichannel Signal Processing Workshop. 2000. Proceedings of the 2000 IEEE</i>, pp. 370-374, 2000.","links":{"documentLink":"/document/878032","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=878032","pdfSize":"518KB"},"title":"Cramer-Rao bounds for estimating range, velocity, and direction with a sensor array"},{"order":"21","displayText":"F. C. Schweppe, \"On the Accuracy And Resolution of Radar Signals\", <i>Aerospace and Electronic Systems IEEE Transactions on</i>, vol. AES-1, no. 3, pp. 235-245, 1965.","links":{"documentLink":"/document/4501692","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=4501692","pdfSize":"2678KB"},"title":"On the Accuracy And Resolution of Radar Signals"},{"order":"22","displayText":"G.O.T.H. Kibbler, \"CAVORT: A Radar Pulse Train Optimum Processor for Accelerating Targets\", <i>Aerospace and Electronic Systems IEEE Transactions on</i>, vol. AES-3, no. 5, pp. 808-818, 1967.","links":{"documentLink":"/document/5408869","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=5408869","pdfSize":"3367KB"},"title":"CAVORT: A Radar Pulse Train Optimum Processor for Accelerating Targets"},{"order":"23","displayText":"Edison Tse, Richard P. Wishner, \"Target Track Pulse Scheduling\", <i>Aerospace and Electronic Systems IEEE Transactions on</i>, vol. AES-7, no. 6, pp. 1113-1122, 1971.","links":{"documentLink":"/document/4103864","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=4103864","pdfSize":"1740KB"},"title":"Target Track Pulse Scheduling"},{"order":"24","displayText":"A.W. Rihaczek, \"A General Criterion for Moving-Target Resolution\", <i>Aerospace and Electronic Systems IEEE Transactions on</i>, vol. AES-7, no. 6, pp. 1217-1220, 1971.","links":{"documentLink":"/document/4103882","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=4103882","pdfSize":"777KB"},"title":"A General Criterion for Moving-Target Resolution"},{"order":"25","displayText":"Theagenis J. Abatzoglou, \"Fast Maximum Likelihood Joint Estimation of Frequency and Frequency Rate\", <i>Aerospace and Electronic Systems IEEE Transactions on</i>, vol. AES-22, no. 6, pp. 708-715, 1986.","links":{"documentLink":"/document/4104290","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=4104290","pdfSize":"2571KB"},"title":"Fast Maximum Likelihood Joint Estimation of Frequency and Frequency Rate"},{"order":"26","displayText":"Sandeep Gogineni, Arye Nehorai, \"Monopulse MIMO Radar for Target Tracking\", <i>Aerospace and Electronic Systems IEEE Transactions on</i>, vol. 47, no. 1, pp. 755-768, 2011.","links":{"documentLink":"/document/5705707","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=5705707","pdfSize":"1963KB"},"title":"Monopulse MIMO Radar for Target Tracking"},{"order":"27","displayText":"Maria S. Greco, Pietro Stinco, Fulvio Gini, Alfonso Farina, \"Cramer-Rao Bounds and Selection of Bistatic Channels for Multistatic Radar Systems\", <i>Aerospace and Electronic Systems IEEE Transactions on</i>, vol. 47, no. 4, pp. 2934-2948, 2011.","links":{"documentLink":"/document/6034675","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=6034675","pdfSize":"6234KB"},"title":"Cramer-Rao Bounds and Selection of Bistatic Channels for Multistatic Radar Systems"},{"order":"28","displayText":"Shi-bao Peng, Jia Xu, Xiang-gen Xia, Feng Liu, Teng Long, Jian Yang, Ying-ning Peng, \"Multiaircraft formation identification for narrowband coherent radar in a long coherent integration time\", <i>Aerospace and Electronic Systems IEEE Transactions on</i>, vol. 51, no. 3, pp. 2121-2137, 2015.","links":{"documentLink":"/document/7272856","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=7272856","pdfSize":"1273KB"},"title":"Multiaircraft formation identification for narrowband coherent radar in a long coherent integration time"},{"order":"29","displayText":"Zhenmiao Deng, Maozhong Fu, Sheng Jin, Yixiong Zhang, Zhiling Wang, \"Joint estimation of motion parameters using Newton's method\", <i>Aerospace and Electronic Systems IEEE Transactions on</i>, vol. 51, no. 4, pp. 3386-3398, 2015.","links":{"documentLink":"/document/7376262","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=7376262","pdfSize":"5546KB"},"title":"Joint estimation of motion parameters using Newton's method"},{"order":"30","displayText":"J. K. Hartt, J. J. Kovaly, \"The Attainable Range Accuracy with a Tapped Delay Line Estimator\", <i>Aerospace and Navigational Electronics IEEE Transactions on</i>, vol. ANE-11, no. 2, pp. 92-96, 1964.","links":{"documentLink":"/document/4502169","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=4502169","pdfSize":"714KB"},"title":"The Attainable Range Accuracy with a Tapped Delay Line Estimator"}],"nonIeee":[{"order":"1","displayText":"<i>Generalizations of Cyclostationary Signal Processing</i>, pp. 469, 2012.","links":{"crossRefLink":"https://doi.org/10.1002/9781118437926.refs"},"title":""},{"order":"2","displayText":"Muhammad Z. Ikram, K. Abed-Meraim, Yingbo Hua, \"Fast Quadratic Phase Transform for Estimating the Parameters of Multicomponent Chirp Signals\", <i>Digital Signal Processing</i>, vol. 7, pp. 127, 1997.","links":{"crossRefLink":"https://doi.org/10.1006/dspr.1997.0286"},"title":"Fast Quadratic Phase Transform for Estimating the Parameters of Multicomponent Chirp Signals"},{"order":"3","displayText":"WenChao Du, GuoHong Wang, XueQiang Gao, \"New method to extract radial acceleration of target from short-duration signal at low SNR\", <i>Science in China Series E: Technological Sciences</i>, vol. 51, pp. 556, 2008.","links":{"crossRefLink":"https://doi.org/10.1007/s11431-008-0046-4"},"title":"New method to extract radial acceleration of target from short-duration signal at low SNR"},{"order":"4","displayText":"Lei Hu, JianXiong Zhou, ZhiGuang Shi, Qiang Fu, \"Compressed sensing of superimposed chirps with adaptive dictionary refinement\", <i>Science China Information Sciences</i>, vol. 56, pp. 1, 2013.","links":{"crossRefLink":"https://doi.org/10.1007/s11432-013-4838-1"},"title":"Compressed sensing of superimposed chirps with adaptive dictionary refinement"},{"order":"5","displayText":"ANTHONY D. WHALEN, <i>Detection of Signals in Noise</i>, pp. 321, 1971.","links":{"crossRefLink":"https://doi.org/10.1016/B978-0-12-744850-3.50015-8"},"title":""},{"order":"6","displayText":"Yang Wang, Guotong Zhou, \"On the use of high-order ambiguity function for multi-component polynomial phase signals\", <i>Signal Processing</i>, vol. 65, pp. 283, 1998.","links":{"crossRefLink":"https://doi.org/10.1016/S0165-1684(97)00224-7"},"title":"On the use of high-order ambiguity function for multi-component polynomial phase signals"},{"order":"7","displayText":"Ping-ping Pan, Hui Liu, Yixiong Zhang, Wei Qi, Zhen-miao Deng, \"Range radial velocity and acceleration MLE using frequency modulation coded LFM pulse train\", <i>Digital Signal Processing</i>, 2016.","links":{"crossRefLink":"https://doi.org/10.1016/j.dsp.2016.09.009"},"title":"Range, radial velocity, and acceleration MLE using frequency modulation coded LFM pulse train"},{"order":"8","displayText":"Zhen-miao Deng, Mao-zhong Fu, Xiao-fang Wu, Yi-xiong Zhang, \"Doppler rate estimation on coherent sinusoidal pulse train and its Cramer\u2013Rao lower bound\", <i>Signal Processing</i>, vol. 101, pp. 229, 2014.","links":{"crossRefLink":"https://doi.org/10.1016/j.sigpro.2014.02.006"},"title":"Doppler rate estimation on coherent sinusoidal pulse train and its Cramer\u2013Rao lower bound"},{"order":"9","displayText":"Antonio Napolitano, \"Cyclostationarity: Limits and generalizations\", <i>Signal Processing</i>, vol. 120, pp. 323, 2016.","links":{"crossRefLink":"https://doi.org/10.1016/j.sigpro.2015.09.013"},"title":"Cyclostationarity: Limits and generalizations"},{"order":"10","displayText":"Dexiu HU, Zhen HUANG, Xi CHEN, Jianhua LU, \"A Moving Source Localization Method Using TDOA FDOA and Doppler Rate Measurements\", <i>IEICE Transactions on Communications</i>, vol. E99.B, pp. 758, 2016.","links":{"crossRefLink":"https://doi.org/10.1587/transcom.2015EBP3355"},"title":"A Moving Source Localization Method Using TDOA, FDOA and Doppler Rate Measurements"},{"order":"11","displayText":"Douglas A. Abraham, <i>Computer-Based Analysis of the Stochastic Stability of Mechanical Structures Driven by White and Colored Noise</i>, pp. 457, 2019.","links":{"crossRefLink":"https://doi.org/10.1007/978-3-319-92983-5_8"},"title":""},{"order":"12","displayText":"Bernard C. Levy, <i>Principles of Signal Detection and Parameter Estimation</i>, pp. 1, 2008.","links":{"crossRefLink":"https://doi.org/10.1007/978-0-387-76544-0_9"},"title":""},{"order":"13","displayText":"Renbiao Wu, Qiongqiong Jia, Lei Yang, Qing Feng, <i>Principles and Applications of RELAX: A Robust and Universal Estimator</i>, pp. 269, 2019.","links":{"crossRefLink":"https://doi.org/10.1007/978-981-13-6932-2_7"},"title":""},{"order":"14","displayText":"Willard Miller, <i>Radar and Sonar</i>, vol. 32, pp. 66, 1991.","links":{"crossRefLink":"https://doi.org/10.1007/978-1-4684-7100-7_2"},"title":""},{"order":"15","displayText":"<i>Cyclostationary Processes and Time Series</i>, pp. 525, 2020.","links":{"crossRefLink":"https://doi.org/10.1016/B978-0-08-102708-0.00034-0"},"title":""},{"order":"16","displayText":"Antonio Napolitano, <i>Cyclostationary Processes and Time Series</i>, pp. 369, 2020.","links":{"crossRefLink":"https://doi.org/10.1016/B978-0-08-102708-0.00023-6"},"title":""},{"order":"17","displayText":"Antonio Napolitano, <i>Cyclostationary Processes and Time Series</i>, pp. 521, 2020.","links":{"crossRefLink":"https://doi.org/10.1016/B978-0-08-102708-0.00033-9"},"title":""},{"order":"18","displayText":"Alessio Balleri, Alfonso Farina, Alessio Benavoli, \"Coordination of optimal guidance law and adaptive radiated waveform for interception and rendezvous problems\", <i>IET Radar, Sonar & Navigation</i>, vol. 11, pp. 1132, 2017.","links":{"crossRefLink":"https://doi.org/10.1049/iet-rsn.2016.0547"},"title":"Coordination of optimal guidance law and adaptive radiated waveform for interception and rendezvous problems"},{"order":"19","displayText":"Debasis Kundu, Rhythm Grover, \"On a Chirp-Like Model and Its Parameter Estimation Using Periodogram-Type Estimators\", <i>Journal of Statistical Theory and Practice</i>, vol. 15, 2021.","links":{"crossRefLink":"https://doi.org/10.1007/s42519-021-00174-3"},"title":"On a Chirp-Like Model and Its Parameter Estimation Using Periodogram-Type Estimators"},{"order":"20","displayText":"V. I. Porsev, A. P. Nikolaev, I. S. Krivonozhko, \"Multi-channel integration of radiolocation signals reflected from accelerating high-speed targets\", <i>Journal of \u00abAlmaz \u2013 Antey\u00bb Air and Space Defence Corporation</i>, pp. 23, 2018.","links":{"crossRefLink":"https://doi.org/10.38013/2542-0542-2018-1-23-34"},"title":"Multi-channel integration of radiolocation signals reflected from accelerating high-speed targets"},{"order":"21","displayText":"Rhythm Grover, Debasis Kundu, Amit Mitra, \"Asymptotic Properties of Least Squares Estimators and Sequential Least Squares Estimators of a Chirp-like Signal Model Parameters\", <i>Circuits, Systems, and Signal Processing</i>, 2021.","links":{"crossRefLink":"https://doi.org/10.1007/s00034-021-01724-7"},"title":"Asymptotic Properties of Least Squares Estimators and Sequential Least Squares Estimators of a Chirp-like Signal Model Parameters"}]},"formulaStrippedArticleTitle":"The Radar Measurement of Range, Velocity and Acceleration","nonIeeeCitationCount":"21","contentTypeDisplay":"Journals","patentCitationCount":"3","mlTime":"PT0.791465S","lastupdate":"2021-10-07","title":"The Radar Measurement of Range, Velocity and Acceleration","contentType":"periodicals","ieeeCitationCount":"54","publicationNumber":"5008109"},{"_id":5008324,"paperCitations":{"ieee":[{"order":"1","displayText":"Paul Penfield, \"The Minimum Noise of Varactor Amplifiers\", <i>Military Electronics IRE Transactions on</i>, vol. MIL-6, no. 4, pp. 320-325, 1962.","links":{"documentLink":"/document/5008459","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=5008459","pdfSize":"1014KB"},"title":"The Minimum Noise of Varactor Amplifiers"},{"order":"2","displayText":"J.A. Stovman, \"Some performance data on an operational 4.2\u00b0K parametric amplifier\", <i>Proceedings of the IEEE</i>, vol. 54, no. 10, pp. 1500-1501, 1966.","links":{"documentLink":"/document/1447105","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=1447105","pdfSize":"421KB"},"title":"Some performance data on an operational 4.2\u00b0K parametric amplifier"}],"nonIeee":[{"order":"1","displayText":"V. Sivaji Rao, C. R. Raghunath, Malathi Limaye, \"Design of Low-Noise Parametric Amplifier for Radar Applications\", <i>IETE Journal of Research</i>, vol. 23, pp. 282, 1977.","links":{"crossRefLink":"https://doi.org/10.1080/03772063.1977.11451342"},"title":"Design of Low-Noise Parametric Amplifier for Radar Applications"}]},"formulaStrippedArticleTitle":"Design Considerations for Parametric Amplifier Low-Noise Performance","nonIeeeCitationCount":"1","contentTypeDisplay":"Journals","patentCitationCount":"0","mlTime":"PT0.048659S","lastupdate":"2021-11-07","title":"Design Considerations for Parametric Amplifier Low-Noise Performance","contentType":"periodicals","ieeeCitationCount":"2","publicationNumber":"5008109"},{"_id":5008326,"paperCitations":{"ieee":[{"order":"1","displayText":"J. Eberle, \"An adaptively phased four-element array of thirty-foot parabolic reflectors for passive (Echo) communication systems\", <i>Antennas and Propagation IEEE Transactions on</i>, vol. 12, no. 2, pp. 169-176, 1964.","links":{"documentLink":"/document/1138190","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=1138190","pdfSize":"943KB"},"title":"An adaptively phased, four-element array of thirty-foot parabolic reflectors for passive (Echo) communication systems"},{"order":"2","displayText":"Farohaji Kurniawan, Josaphat Tetuko Sri Sumantyo, Cahya Edi Santosa, Peberlin Parulian Sitompul, Pachrur Razi, Gunawan Setyo Prabowo, Agus Bayu Utama, \"Comparison Design of the Feeding Method of a 4 \u00d7 4 Microstrip Array Antenna\", <i>PhotonIcs & Electromagnetics Research Symposium - Spring (PIERS-Spring) 2019</i>, pp. 3902-3906, 2019.","links":{"documentLink":"/document/9017224","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=9017224","pdfSize":"685KB"},"title":"Comparison Design of the Feeding Method of a 4 \u00d7 4 Microstrip Array Antenna"}],"nonIeee":[{"order":"1","displayText":"A. A. Ksienski, \"The array as a space-time information transducer\", <i>Radio Science</i>, vol. 3, pp. 517, 1968.","links":{"documentLink":"/document/7772829","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=7772829"},"title":"The array as a space-time information transducer"},{"order":"2","displayText":"Kuldip Singh, A Kumar, \"Digital Beamforming Array Response under Conditions of Limiting in Element Channels\", <i>IETE Technical Review</i>, vol. 16, pp. 151, 1999.","links":{"crossRefLink":"https://doi.org/10.1080/02564602.1999.11416822"},"title":"Digital Beamforming Array Response under Conditions of Limiting in Element Channels"}]},"formulaStrippedArticleTitle":"Signal and Data-Processing Antennas","nonIeeeCitationCount":"2","contentTypeDisplay":"Journals","patentCitationCount":"0","mlTime":"PT0.061809S","lastupdate":"2021-10-05","title":"Signal and Data-Processing Antennas","contentType":"periodicals","ieeeCitationCount":"2","publicationNumber":"5008109"},{"_id":5008328,"paperCitations":{"ieee":[{"order":"1","displayText":"Ahmed Youssef, Peter F. Driessen, Fayez Gebali, Belaid Moa, \"On Time Compression Overlap-Add Technique in Linear Frequency Modulation Pulse Compression Radar Systems: Design and Performance Evaluation\", <i>Access IEEE</i>, vol. 5, pp. 27525-27537, 2017.","links":{"documentLink":"/document/8103021","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=8103021","pdfSize":"2848KB"},"title":"On Time Compression Overlap-Add Technique in Linear Frequency Modulation Pulse Compression Radar Systems: Design and Performance Evaluation"},{"order":"2","displayText":"\"Correspondence\", <i>Proceedings of the IRE</i>, vol. 49, no. 11, pp. 1679-1709, 1961.","links":{"documentLink":"/document/4066314","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=4066314","pdfSize":"14158KB"},"title":"Correspondence"},{"order":"3","displayText":"V. Tatarinov, L. Ligthart, S. Tatarinov, \"FM-CW polarization radar as a correlation receiver with signal compression along the frequency axis\", <i>Microwaves Radar and Wireless Communications 2002. MIKON-2002. 14th International Conference on</i>, vol. 2, pp. 669-672 vol.2, 2002.","links":{"documentLink":"/document/1017933","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=1017933","pdfSize":"233KB"},"title":"FM-CW polarization radar as a correlation receiver with signal compression along the frequency axis"},{"order":"4","displayText":"A. Islas-Cital, P. R. Atkins, K. Y. Foo, R. Pic\u00f3, \"Broadband amplitude and phase sonar calibration using LFM pulses for high-resolution study of hard and soft acoustic targets\", <i>OCEANS 2011 IEEE - Spain</i>, pp. 1-8, 2011.","links":{"documentLink":"/document/6003504","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=6003504","pdfSize":"1657KB"},"title":"Broadband amplitude and phase sonar calibration using LFM pulses for high-resolution study of hard and soft acoustic targets"},{"order":"5","displayText":"C.E. Cook, J. Paolillo, \"A pulse compression predistortion function for efficient sidelobe reduction in a high-power radar\", <i>Proceedings of the IEEE</i>, vol. 52, no. 4, pp. 377-389, 1964.","links":{"documentLink":"/document/1444857","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=1444857","pdfSize":"2068KB"},"title":"A pulse compression predistortion function for efficient sidelobe reduction in a high-power radar"},{"order":"6","displayText":"Henning F. Harmuth, \"Synthetic-Aperture Radar Based on Nonsinusoidal Functions: VII-Thumbtack Ambiguity Functions\", <i>Electromagnetic Compatibility IEEE Transactions on</i>, vol. EMC-22, no. 3, pp. 181-190, 1980.","links":{"documentLink":"/document/4091371","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=4091371","pdfSize":"1681KB"},"title":"Synthetic-Aperture Radar Based on Nonsinusoidal Functions: VII-Thumbtack Ambiguity Functions"},{"order":"7","displayText":"Dai Chimura, Ryo Toh, Seiichi Motooka, \"Spectrum Compensation for Time-Reversal Method on Ultrasonic Target Detection Using Pulse Compression\", <i>Ultrasonics Ferroelectrics and Frequency Control IEEE Transactions on</i>, vol. 64, no. 12, pp. 1874-1883, 2017.","links":{"documentLink":"/document/8025596","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=8025596","pdfSize":"6906KB"},"title":"Spectrum Compensation for Time-Reversal Method on Ultrasonic Target Detection Using Pulse Compression"},{"order":"8","displayText":"Veerendra Mittapally, Juned Ansari, Vikas Patel, \"High PSL Radar Pulse Compression using Neural Network\", <i>Microwave and RF Conference (IMaRC) 2018 IEEE MTT-S International</i>, pp. 1-4, 2018.","links":{"documentLink":"/document/8877226","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=8877226","pdfSize":"464KB"},"title":"High PSL Radar Pulse Compression using Neural Network"},{"order":"9","displayText":"Kaijie Zhou, Huali Wang, Peipei Cao, \"Theoretical Analysis of Parameter Optimization for Lower-Ionosphere Excitation ELF/VLF Waves Based on Chirp-BOK Modulated Heating\", <i>Access IEEE</i>, vol. 8, pp. 165646-165657, 2020.","links":{"documentLink":"/document/9187196","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=9187196","pdfSize":"3811KB"},"title":"Theoretical Analysis of Parameter Optimization for Lower-Ionosphere Excitation ELF/VLF Waves Based on Chirp-BOK Modulated Heating"},{"order":"10","displayText":"Yu Zhang, Bo Jiu, Penghui Wang, Hongwei Liu, Siyuan Liang, \"An End-to-End Anti-Jamming Target Detection Method Based on CNN\", <i>Sensors Journal IEEE</i>, vol. 21, no. 19, pp. 21817-21828, 2021.","links":{"documentLink":"/document/9508409","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=9508409","pdfSize":"4009KB"},"title":"An End-to-End Anti-Jamming Target Detection Method Based on CNN"}],"nonIeee":[{"order":"1","displayText":"Tobias Felhauer, Thomas Zimmermann, Peter Voigt, Paul Walter Baier, \"A Proposition to Valuate Expanded Impulses in Pulse Radar Systems Using Optimum Unbiased Estimation\", <i>European Transactions on Telecommunications</i>, vol. 4, pp. 175, 1993.","links":{"crossRefLink":"https://doi.org/10.1002/ett.4460040213"},"title":"A Proposition to Valuate Expanded Impulses in Pulse Radar Systems Using Optimum Unbiased Estimation"},{"order":"2","displayText":"Vadym Pazynin, Kostyantyn Sirenko, Yuriy Sirenko, <i>Electromagnetic Waves in Complex Systems</i>, vol. 91, pp. 327, 2016.","links":{"crossRefLink":"https://doi.org/10.1007/978-3-319-31631-4_6"},"title":""},{"order":"3","displayText":"M S Rahman, G F Gott, \"A Comparative Study of the Outputs of a Chirp-Matched Filter and a Dispersive Line for the Matched Input Chirp Signal\", <i>IETE Journal of Research</i>, vol. 42, pp. 401, 1996.","links":{"crossRefLink":"https://doi.org/10.1080/03772063.1996.11415949"},"title":"A Comparative Study of the Outputs of a Chirp-Matched Filter and a Dispersive Line for the Matched Input Chirp Signal"},{"order":"4","displayText":"Md Saifur Rahman, \"Design Procedure of a Modified Chirp-Matched Filter Spectrum Analyzer\", <i>IETE Journal of Research</i>, vol. 44, pp. 13, 1998.","links":{"crossRefLink":"https://doi.org/10.1080/03772063.1998.11416024"},"title":"Design Procedure of a Modified Chirp-Matched Filter Spectrum Analyzer"},{"order":"5","displayText":"N. A. ANSTEY, \"CORRELATION TECHNIQUES -A REVIEW*\", <i>Geophysical Prospecting</i>, vol. 12, pp. 355, 1964.","links":{"crossRefLink":"https://doi.org/10.1111/j.1365-2478.1964.tb01911.x"},"title":"CORRELATION TECHNIQUES -A REVIEW*"},{"order":"6","displayText":"F. K. Lam, \"An Economical Implementation of an Ultrasonic Pulse Compression System for Non-Destructive Testing\", <i>International Journal of Electrical Engineering Education</i>, vol. 16, pp. 59, 1979.","links":{"crossRefLink":"https://doi.org/10.1177/002072097901600116"},"title":"An Economical Implementation of an Ultrasonic Pulse Compression System for Non-Destructive Testing"},{"order":"7","displayText":"Ghali Venkata Subbarao, Ravibabu Mulaveesala, \"QUADRATIC FREQUENCY MODULATED THERMAL WAVE IMAGING FOR NON-DESTRUCTIVE TESTING\", <i>Progress In Electromagnetics Research M</i>, vol. 26, pp. 11, 2012.","links":{"crossRefLink":"https://doi.org/10.2528/PIERM12062101"},"title":"QUADRATIC FREQUENCY MODULATED THERMAL WAVE IMAGING FOR NON-DESTRUCTIVE TESTING"},{"order":"8","displayText":"FRANCIS W. BACON, \"AN INTRODUCTION TO RADAR SENSORS\", <i>Naval Engineers Journal</i>, vol. 77, pp. 437, 1965.","links":{"crossRefLink":"https://doi.org/10.1111/j.1559-3584.1965.tb04962.x"},"title":"AN INTRODUCTION TO RADAR SENSORS"},{"order":"9","displayText":"Momoka NAKASE, Ryo TOH, \"Underwater Target Ranging Using Multi-Channel Time Reversal Method and Sensitivity Compensated Signal\", <i>The Journal of the Marine Acoustics Society of Japan</i>, vol. 46, pp. 1, 2019.","links":{"crossRefLink":"https://doi.org/10.3135/jmasj.46.1"},"title":"Underwater Target Ranging Using Multi-Channel Time Reversal Method and Sensitivity Compensated Signal"},{"order":"10","displayText":"Gabriel R. Venegas, Preston S. Wilson, \"An illustration of the effect of neglecting poroelastic physics of water-saturated glass beads in a laboratory phase speed inference process\", <i>The Journal of the Acoustical Society of America</i>, vol. 146, pp. 1326, 2019.","links":{"crossRefLink":"https://doi.org/10.1121/1.5122982"},"title":"An illustration of the effect of neglecting poroelastic physics of water-saturated glass beads in a laboratory phase speed inference process"},{"order":"11","displayText":"Henglin Pu, Chao Cai, Menglan Hu, Tianping Deng, Rong Zheng, Jun Luo, \"Towards Robust Multiple Blind Source Localization Using Source Separation and Beamforming\", <i>Sensors</i>, vol. 21, pp. 532, 2021.","links":{"crossRefLink":"https://doi.org/10.3390/s21020532"},"title":"Towards Robust Multiple Blind Source Localization Using Source Separation and Beamforming"}]},"formulaStrippedArticleTitle":"Principles of Pulse Compression","nonIeeeCitationCount":"11","contentTypeDisplay":"Journals","patentCitationCount":"0","mlTime":"PT0.346628S","lastupdate":"2021-10-05","title":"Principles of Pulse Compression","contentType":"periodicals","ieeeCitationCount":"10","publicationNumber":"5008109"},{"_id":5008329,"paperCitations":{"ieee":[{"order":"1","displayText":"John Mehlis, \"Search Radar Cumulative Probability of Detection\", <i>Aerospace and Electronic Systems IEEE Transactions on</i>, vol. AES-9, no. 6, pp. 948-950, 1973.","links":{"documentLink":"/document/4103243","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=4103243","pdfSize":"412KB"},"title":"Search Radar Cumulative Probability of Detection"},{"order":"2","displayText":"Melvin B. Ringel, David H. Mooney, William H. Long, \"F-16 Pulse Doppler Radar (AN/APG-66) Performance\", <i>Aerospace and Electronic Systems IEEE Transactions on</i>, vol. AES-19, no. 1, pp. 147-158, 1983.","links":{"documentLink":"/document/4102752","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=4102752","pdfSize":"3006KB"},"title":"F-16 Pulse Doppler Radar (AN/APG-66) Performance"},{"order":"3","displayText":"T. Koryu Ishii, \"Analysis of Target-Speed Determination with Doppler Radar\", <i>Instrumentation and Measurement IEEE Transactions on</i>, vol. 19, no. 2, pp. 86-91, 1970.","links":{"documentLink":"/document/4313870","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=4313870","pdfSize":"1134KB"},"title":"Analysis of Target-Speed Determination with Doppler Radar"},{"order":"4","displayText":"T.K. Ishii, \"Error of Doppler Radar in Target Speed Determination for Traffic Control (Correspondence)\", <i>Microwave Theory and Techniques IEEE Transactions on</i>, vol. 13, no. 3, pp. 389-390, 1965.","links":{"documentLink":"/document/1126010","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=1126010","pdfSize":"256KB"},"title":"Error of Doppler Radar in Target Speed Determination for Traffic Control (Correspondence)"},{"order":"5","displayText":"Gary Blake Jordan, \"Comparison of Two Major Classes of Coherent Pulsed Radar Systems\", <i>Aerospace and Electronic Systems IEEE Transactions on</i>, vol. AES-11, no. 3, pp. 363-371, 1975.","links":{"documentLink":"/document/4101417","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=4101417","pdfSize":"1881KB"},"title":"Comparison of Two Major Classes of Coherent Pulsed Radar Systems"},{"order":"6","displayText":"P. Weber, S. Haykin, R. Gray, \"Simultaneous resolution of unambiguous range and doppler in a pulse-doppler radar using multiple PRFs\", <i>Proceedings of the IEEE</i>, vol. 73, no. 6, pp. 1144-1145, 1985.","links":{"documentLink":"/document/1457519","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=1457519","pdfSize":"224KB"},"title":"Simultaneous resolution of unambiguous range and doppler in a pulse-doppler radar using multiple PRFs"},{"order":"7","displayText":"Zhili Wang, \"Research on Simplified Model of Spaceborne Early-warning Radar Clutter Simulation\", <i>Antennas Propagation and EM Theory (ISAPE) 2018 12th International Symposium on</i>, pp. 1-4, 2018.","links":{"documentLink":"/document/8634249","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=8634249","pdfSize":"540KB"},"title":"Research on Simplified Model of Spaceborne Early-warning Radar Clutter Simulation"}]},"formulaStrippedArticleTitle":"Airborne Pulse-Doppler Radar","nonIeeeCitationCount":"0","contentTypeDisplay":"Journals","patentCitationCount":"0","mlTime":"PT0.165878S","lastupdate":"2021-10-02","title":"Airborne Pulse-Doppler Radar","contentType":"periodicals","ieeeCitationCount":"7","publicationNumber":"5008109"},{"_id":5008330,"paperCitations":{"ieee":[{"order":"1","displayText":"Howard A. Zebker, \"User-Friendly InSAR Data Products: Fast and Simple Timeseries Processing\", <i>Geoscience and Remote Sensing Letters IEEE</i>, vol. 14, no. 11, pp. 2122-2126, 2017.","links":{"documentLink":"/document/8057836","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=8057836","pdfSize":"3069KB"},"title":"User-Friendly InSAR Data Products: Fast and Simple Timeseries Processing"},{"order":"2","displayText":"Elahe Moghimirad, Carlos A. Villag\u00f3mez Hoyos, Ali Mahloojifar, Babak Mohammadzadeh Asl, J\u00f8rgen Arendt Jensen, \"Synthetic Aperture Ultrasound Fourier Beamformation Using Virtual Sources\", <i>Ultrasonics Ferroelectrics and Frequency Control IEEE Transactions on</i>, vol. 63, no. 12, pp. 2018-2030, 2016.","links":{"documentLink":"/document/7562394","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=7562394","pdfSize":"5382KB"},"title":"Synthetic Aperture Ultrasound Fourier Beamformation Using Virtual Sources"},{"order":"3","displayText":"Ravi Kadlimatti, Adly T. Fam, \"Isolating target return from reflections via Doppler differentiation\", <i>Radar Conference (RadarConf) 2016 IEEE</i>, pp. 1-6, 2016.","links":{"documentLink":"/document/7485139","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=7485139","pdfSize":"215KB"},"title":"Isolating target return from reflections via Doppler differentiation"},{"order":"4","displayText":"Zoran Sjanic, Fredrik Gustafsson, \"Navigation and SAR focusing with map aiding\", <i>Aerospace and Electronic Systems IEEE Transactions on</i>, vol. 51, no. 3, pp. 1652-1663, 2015.","links":{"documentLink":"/document/7272820","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=7272820","pdfSize":"2686KB"},"title":"Navigation and SAR focusing with map aiding"},{"order":"5","displayText":"Xusheng Cheng, Weiwei Qiu, Min Peng, Jun Zhang, \"A wide band optically controlled phase array antenna beam-steering by wavelength switching\", <i>Optical Communications and Networks (ICOCN) 2015 14th International Conference on</i>, pp. 1-3, 2015.","links":{"documentLink":"/document/7203637","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=7203637","pdfSize":"1212KB"},"title":"A wide band optically controlled phase array antenna beam-steering by wavelength switching"},{"order":"6","displayText":"Zoran Sjanic, Fredrik Gustafsson, \"Simultaneous navigation and synthetic aperture radar focusing\", <i>Aerospace and Electronic Systems IEEE Transactions on</i>, vol. 51, no. 2, pp. 1253-1266, 2015.","links":{"documentLink":"/document/7126180","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=7126180","pdfSize":"2073KB"},"title":"Simultaneous navigation and synthetic aperture radar focusing"},{"order":"7","displayText":"Abderrahim Halimi, Corinne Mailhes, Jean-Yves Tourneret, Francois Boy, Thomas Moreau, \"Including Antenna Mispointing in a Semi-Analytical Model for Delay/Doppler Altimetry\", <i>Geoscience and Remote Sensing IEEE Transactions on</i>, vol. 53, no. 2, pp. 598-608, 2015.","links":{"documentLink":"/document/6835212","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=6835212","pdfSize":"1721KB"},"title":"Including Antenna Mispointing in a Semi-Analytical Model for Delay/Doppler Altimetry"},{"order":"8","displayText":"Zoran Sjanic, Fredrik Gunnarsson, Carsten Fritsche, Fredrik Gustafsson, \"Cellular Network Non-Line-of-Sight Reflector Localization Based on Synthetic Aperture Radar Methods\", <i>Antennas and Propagation IEEE Transactions on</i>, vol. 62, no. 4, pp. 2284-2287, 2014.","links":{"documentLink":"/document/6714401","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=6714401","pdfSize":"2137KB"},"title":"Cellular Network Non-Line-of-Sight Reflector Localization Based on Synthetic Aperture Radar Methods"},{"order":"9","displayText":"Alberto Moreira, Pau Prats-Iraola, Marwan Younis, Gerhard Krieger, Irena Hajnsek, Konstantinos P. Papathanassiou, \"A tutorial on synthetic aperture radar\", <i>Geoscience and Remote Sensing Magazine IEEE</i>, vol. 1, no. 1, pp. 6-43, 2013.","links":{"documentLink":"/document/6504845","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=6504845","pdfSize":"22707KB"},"title":"A tutorial on synthetic aperture radar"},{"order":"10","displayText":"P.T. Gough, D.W. Hawkins, \"Imaging algorithms for a strip-map synthetic aperture sonar: minimizing the effects of aperture errors and aperture undersampling\", <i>Oceanic Engineering IEEE Journal of</i>, vol. 22, no. 1, pp. 27-39, 1997.","links":{"documentLink":"/document/557537","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=557537","pdfSize":"335KB"},"title":"Imaging algorithms for a strip-map synthetic aperture sonar: minimizing the effects of aperture errors and aperture undersampling"},{"order":"11","displayText":"William M. Waters, Andrew F. Eikenberg, \"On the Design of a Large Aperture Radar for Target Imaging\", <i>Aerospace and Electronic Systems IEEE Transactions on</i>, vol. AES-4, no. 6, pp. 886-892, 1968.","links":{"documentLink":"/document/5409057","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=5409057","pdfSize":"3639KB"},"title":"On the Design of a Large Aperture Radar for Target Imaging"},{"order":"12","displayText":"William M. Brown, \"Synthetic Aperture Radar\", <i>Aerospace and Electronic Systems IEEE Transactions on</i>, vol. AES-3, no. 2, pp. 217-229, 1967.","links":{"documentLink":"/document/5408745","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=5408745","pdfSize":"2519KB"},"title":"Synthetic Aperture Radar"},{"order":"13","displayText":"William M. Brown, Leonard J. Porcello, \"An introduction to synthetic-aperture radar\", <i>Spectrum IEEE</i>, vol. 6, no. 9, pp. 52-62, 1969.","links":{"documentLink":"/document/5213674","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=5213674","pdfSize":"7327KB"},"title":"An introduction to synthetic-aperture radar"},{"order":"14","displayText":"R. C. Heimiller, \"Theory and Evaluation of Gain Patterns of Synthetic Arrays\", <i>Military Electronics IRE Transactions on</i>, vol. MIL-6, no. 2, pp. 122-129, 1962.","links":{"documentLink":"/document/5008418","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=5008418","pdfSize":"1043KB"},"title":"Theory and Evaluation of Gain Patterns of Synthetic Arrays"},{"order":"15","displayText":"C. W. Sherwin, J. P. Ruina, R. D. Rawcliffe, \"Some Early Developments in Synthetic Aperture Radar Systems\", <i>Military Electronics IRE Transactions on</i>, vol. MIL-6, no. 2, pp. 111-115, 1962.","links":{"documentLink":"/document/5008415","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=5008415","pdfSize":"2711KB"},"title":"Some Early Developments in Synthetic Aperture Radar Systems"},{"order":"16","displayText":"L. J. Cutrona, G. O. Hall, \"A Comparison of Techniques for Achieving Fine Azimuth Resolution\", <i>Military Electronics IRE Transactions on</i>, vol. MIL-6, no. 2, pp. 119-121, 1962.","links":{"documentLink":"/document/5008417","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=5008417","pdfSize":"505KB"},"title":"A Comparison of Techniques for Achieving Fine Azimuth Resolution"},{"order":"17","displayText":"Marko Hebar, Dusan Gleich, Zarko Cucej, \"Autobinomial Model for SAR Image Despeckling and Information Extraction\", <i>Geoscience and Remote Sensing IEEE Transactions on</i>, vol. 47, no. 8, pp. 2818-2835, 2009.","links":{"documentLink":"/document/4926221","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=4926221","pdfSize":"4116KB"},"title":"Autobinomial Model for SAR Image Despeckling and Information Extraction"},{"order":"18","displayText":"D.C. Munson, R.L. Visentin, \"A signal processing view of strip-mapping synthetic aperture radar\", <i>Acoustics Speech and Signal Processing IEEE Transactions on</i>, vol. 37, no. 12, pp. 2131-2147, 1989.","links":{"documentLink":"/document/45556","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=45556","pdfSize":"1704KB"},"title":"A signal processing view of strip-mapping synthetic aperture radar"},{"order":"19","displayText":"Jean A. Develet, \"Performance of a Synthetic-Aperture Mapping Radar System\", <i>Aerospace and Navigational Electronics IEEE Transactions on</i>, vol. ANE-11, no. 3, pp. 173-179, 1964.","links":{"documentLink":"/document/4502191","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=4502191","pdfSize":"878KB"},"title":"Performance of a Synthetic-Aperture Mapping Radar System"},{"order":"20","displayText":"Dale A. Ausherman, Adam Kozma, Jack L. Walker, Harrison M. Jones, Enrico C. Poggio, \"Developments in Radar Imaging\", <i>Aerospace and Electronic Systems IEEE Transactions on</i>, vol. AES-20, no. 4, pp. 363-400, 1984.","links":{"documentLink":"/document/4502060","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=4502060","pdfSize":"10235KB"},"title":"Developments in Radar Imaging"},{"order":"21","displayText":"Robert O. Harger, \"An Optimum Design of Ambiguity Function Antenna Pattern and Signal for Side-Looking Radars\", <i>Military Electronics IEEE Transactions on</i>, vol. 9, no. 3, pp. 264-278, 1965.","links":{"documentLink":"/document/4323218","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=4323218","pdfSize":"3884KB"},"title":"An Optimum Design of Ambiguity Function, Antenna Pattern, and Signal for Side-Looking Radars"},{"order":"22","displayText":"Emmett N. Leith, Albert A. Friesem, Arthur T. Funkhouser, \"Optical Simulation of Radar Ambiguities\", <i>Aerospace and Electronic Systems IEEE Transactions on</i>, vol. AES-6, no. 6, pp. 832-840, 1970.","links":{"documentLink":"/document/4103628","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=4103628","pdfSize":"5044KB"},"title":"Optical Simulation of Radar Ambiguities"},{"order":"23","displayText":"William M. Waters, \"Adaptive Radar Beacon Forming\", <i>Aerospace and Electronic Systems IEEE Transactions on</i>, vol. AES-6, no. 4, pp. 503-513, 1970.","links":{"documentLink":"/document/4103559","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=4103559","pdfSize":"2344KB"},"title":"Adaptive Radar Beacon Forming"},{"order":"24","displayText":"Richard W. Larson, Jerry S. Zelenka, Elmer L. Johansen, \"A Microwave Hologram Radar System\", <i>Aerospace and Electronic Systems IEEE Transactions on</i>, vol. AES-8, no. 2, pp. 208-217, 1972.","links":{"documentLink":"/document/4102931","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=4102931","pdfSize":"9129KB"},"title":"A Microwave Hologram Radar System"},{"order":"25","displayText":"John C. Kirk, \"A Discussion of Digital Processing in Synthetic Aperture Radar\", <i>Aerospace and Electronic Systems IEEE Transactions on</i>, vol. AES-11, no. 3, pp. 326-337, 1975.","links":{"documentLink":"/document/4101412","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=4101412","pdfSize":"2358KB"},"title":"A Discussion of Digital Processing in Synthetic Aperture Radar"},{"order":"26","displayText":"Fuk-kwok Li, Daniel N. Held, John C. Curlander, Chialin Wu, \"Doppler Parameter Estimation for Spaceborne Synthetic-Aperture Radars\", <i>Geoscience and Remote Sensing IEEE Transactions on</i>, vol. GE-23, no. 1, pp. 47-56, 1985.","links":{"documentLink":"/document/4072241","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=4072241","pdfSize":"3196KB"},"title":"Doppler Parameter Estimation for Spaceborne Synthetic-Aperture Radars"},{"order":"27","displayText":"Gordon E. Carlson, \"An Improved Single Flight Technique for Radar Stereo\", <i>Geoscience Electronics IEEE Transactions on</i>, vol. 11, no. 4, pp. 199-204, 1973.","links":{"documentLink":"/document/4071649","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=4071649","pdfSize":"1018KB"},"title":"An Improved Single Flight Technique for Radar Stereo"},{"order":"28","displayText":"M. D. Adcock, R. E. Hiatt, K. M. Siegel, \"The Future of Antennas\", <i>Proceedings of the IRE</i>, vol. 50, no. 5, pp. 712-716, 1962.","links":{"documentLink":"/document/4066764","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=4066764","pdfSize":"3888KB"},"title":"The Future of Antennas"},{"order":"29","displayText":"M.W. Haney, \"Compact acousto-optic processor for synthetic aperture radar image formation\", <i>Proceedings of the IEEE</i>, vol. 82, no. 11, pp. 1735-1748, 1994.","links":{"documentLink":"/document/333751","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=333751","pdfSize":"1405KB"},"title":"Compact acousto-optic processor for synthetic aperture radar image formation"},{"order":"30","displayText":"W. Chuang, T.S. Huang, \"Estimating rotation speed from projections in SAR\", <i>Acoustics Speech and Signal Processing 1992. ICASSP-92. 1992 IEEE International Conference on</i>, vol. 3, pp. 21-24 vol.3, 1992.","links":{"documentLink":"/document/226286","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=226286","pdfSize":"335KB"},"title":"Estimating rotation speed from projections in SAR"}]},"formulaStrippedArticleTitle":"A High-Resolution Radar Combat-Surveillance System","nonIeeeCitationCount":"0","contentTypeDisplay":"Journals","patentCitationCount":"0","mlTime":"PT0.623677S","lastupdate":"2021-10-05","title":"A High-Resolution Radar Combat-Surveillance System","contentType":"periodicals","ieeeCitationCount":"47","publicationNumber":"5008109"},{"_id":5008348,"paperCitations":{"ieee":[{"order":"1","displayText":"T. Prodromakis, C. Toumazou, \"A review on memristive devices and applications\", <i>Electronics Circuits and Systems (ICECS) 2010 17th IEEE International Conference on</i>, pp. 934-937, 2010.","links":{"documentLink":"/document/5724666","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=5724666","pdfSize":"992KB"},"title":"A review on memristive devices and applications"},{"order":"2","displayText":"J. Angell, \"Information redundancy and adaptive structures\", <i>Solid-State Circuits Conference. Digest of Technical Papers. 1964 IEEE International</i>, vol. VII, pp. 84-85, 1964.","links":{"documentLink":"/document/1157550","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=1157550","pdfSize":"296KB"},"title":"Information redundancy and adaptive structures"},{"order":"3","displayText":"Mutsumi Kimura, Yuki Koga, Hiroki Nakanishi, Tokiyoshi Matsuda, Tomoya Kameda, Yasuhiko Nakashima, \"In\u2013Ga\u2013Zn\u2013O Thin-Film Devices As Synapse Elements in a Neural Network\", <i>Electron Devices Society IEEE Journal of the</i>, vol. 6, pp. 100-105, 2018.","links":{"documentLink":"/document/8119943","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=8119943","pdfSize":"1181KB"},"title":"In\u2013Ga\u2013Zn\u2013O Thin-Film Devices As Synapse Elements in a Neural Network"},{"order":"4","displayText":"Akshay Kumar Maan, Deepthi Anirudhan Jayadevi, Alex Pappachen James, \"A Survey of Memristive Threshold Logic Circuits\", <i>Neural Networks and Learning Systems IEEE Transactions on</i>, vol. 28, no. 8, pp. 1734-1746, 2017.","links":{"documentLink":"/document/7464347","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=7464347","pdfSize":"3724KB"},"title":"A Survey of Memristive Threshold Logic Circuits"},{"order":"5","displayText":"Arindam Basu, Jyotibdha Acharya, Tanay Karnik, Huichu Liu, Hai Li, Jae-Sun Seo, Chang Song, \"Low-Power Adaptive Neuromorphic Systems: Recent Progress and Future Directions\", <i>Emerging and Selected Topics in Circuits and Systems IEEE Journal on</i>, vol. 8, no. 1, pp. 6-27, 2018.","links":{"documentLink":"/document/8316846","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=8316846","pdfSize":"6262KB"},"title":"Low-Power, Adaptive Neuromorphic Systems: Recent Progress and Future Directions"},{"order":"6","displayText":"Yann LeCun, \"1.1 Deep Learning Hardware: Past Present and Future\", <i>Solid- State Circuits Conference - (ISSCC) 2019 IEEE International</i>, pp. 12-19, 2019.","links":{"documentLink":"/document/8662396","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=8662396","pdfSize":"406KB"},"title":"1.1 Deep Learning Hardware: Past, Present, and Future"}],"nonIeee":[{"order":"1","displayText":"Alice Dimonte, Silvia Battistoni, Victor Erokhin, <i>Advances in Physarum Machines</i>, vol. 21, pp. 91, 2016.","links":{"crossRefLink":"https://doi.org/10.1007/978-3-319-26662-6_5"},"title":""},{"order":"2","displayText":"Francesca Pincella, Paolo Camorani, Victor Erokhin, \"Electrical properties of an organic memristive system\", <i>Applied Physics A</i>, vol. 104, pp. 1039, 2011.","links":{"crossRefLink":"https://doi.org/10.1007/s00339-011-6399-8"},"title":"Electrical properties of an organic memristive system"},{"order":"3","displayText":"William H. Pierce, \"Interwoven redundant logic\", <i>Journal of the Franklin Institute</i>, vol. 277, pp. 55, 1964.","links":{"crossRefLink":"https://doi.org/10.1016/0016-0032(64)90039-0"},"title":"Interwoven redundant logic"},{"order":"4","displayText":"<i>Failure-Tolerant Computer Design</i>, pp. 221, 1965.","links":{"crossRefLink":"https://doi.org/10.1016/B978-1-4832-3179-2.50021-7"},"title":""},{"order":"5","displayText":"<i>Failure-Tolerant Computer Design</i>, pp. 223, 1965.","links":{"crossRefLink":"https://doi.org/10.1016/B978-1-4832-3179-2.50022-9"},"title":""},{"order":"6","displayText":"William H. Pierce, \"Asymptotic properties of systems synthesized for maximum reliability\", <i>Information and Control</i>, vol. 7, pp. 340, 1964.","links":{"crossRefLink":"https://doi.org/10.1016/S0019-9958(64)90390-0"},"title":"Asymptotic properties of systems synthesized for maximum reliability"},{"order":"7","displayText":"G. Kohn, \"Grenzen Integrierter Schaltungen\", <i>IFAC Proceedings Volumes</i>, vol. 2, pp. 763, 1965.","links":{"crossRefLink":"https://doi.org/10.1016/S1474-6670(17)69007-4"},"title":"Grenzen Integrierter Schaltungen"},{"order":"8","displayText":"P. S. Georgiou, S. N. Yaliraki, E. M. Drakakis, M. Barahona, \"Quantitative measure of hysteresis for memristors through explicit dynamics\", <i>Proceedings of the Royal Society A: Mathematical, Physical and Engineering Sciences</i>, vol. 468, pp. 2210, 2012.","links":{"crossRefLink":"https://doi.org/10.1098/rspa.2011.0585"},"title":"Quantitative measure of hysteresis for memristors through explicit dynamics"},{"order":"9","displayText":"O. Bichler, W. Zhao, F. Alibart, S. Pleutin, S. Lenfant, D. Vuillaume, C. Gamrat, \"Pavlov's Dog Associative Learning Demonstrated on Synaptic-Like Organic Transistors\", <i>Neural Computation</i>, vol. 25, pp. 549, 2013.","links":{"documentLink":"/document/6797365","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=6797365"},"title":"Pavlov's Dog Associative Learning Demonstrated on Synaptic-Like Organic Transistors"},{"order":"10","displayText":"Mutsumi Kimura, Tomoaki Miyatani, Yusuke Fujita, Tomohiro Kasakawa, \"Apoptotic self-organized electronic device using thin-film transistors for artificial neural networks with unsupervised learning functions\", <i>Japanese Journal of Applied Physics</i>, vol. 54, pp. 03CB02, 2015.","links":{"crossRefLink":"https://doi.org/10.7567/JJAP.54.03CB02"},"title":"Apoptotic self-organized electronic device using thin-film transistors for artificial neural networks with unsupervised learning functions"},{"order":"11","displayText":"BERNARD WIDROW, \"Rate of Adaptation in Control Systems\", <i>ARS Journal</i>, vol. 32, pp. 1378, 1962.","links":{"crossRefLink":"https://doi.org/10.2514/8.6293"},"title":"Rate of Adaptation in Control Systems"},{"order":"12","displayText":"Wenqiang Zhang, Bin Gao, Jianshi Tang, Peng Yao, Shimeng Yu, Meng-Fan Chang, Hoi-Jun Yoo, He Qian, Huaqiang Wu, \"Neuro-inspired computing chips\", <i>Nature Electronics</i>, vol. 3, pp. 371, 2020.","links":{"crossRefLink":"https://doi.org/10.1038/s41928-020-0435-7"},"title":"Neuro-inspired computing chips"}]},"formulaStrippedArticleTitle":"Birth, Life, and Death in Microelectronic Systems","nonIeeeCitationCount":"12","contentTypeDisplay":"Journals","patentCitationCount":"0","mlTime":"PT0.238575S","lastupdate":"2021-10-05","title":"Birth, Life, and Death in Microelectronic Systems","contentType":"periodicals","ieeeCitationCount":"6","publicationNumber":"5008109"},{"_id":5008354,"paperCitations":{"ieee":[{"order":"1","displayText":"\"Correspondence\", <i>Proceedings of the IRE</i>, vol. 50, no. 12, pp. 2483-2524, 1962.","links":{"documentLink":"/document/4066608","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=4066608","pdfSize":"11890KB"},"title":"Correspondence"},{"order":"2","displayText":"J.A. Archer, J.F. Gibbons, G.M. Purnaiya, \"Use of Transistor-Simulated Inductance as an Interstate Element in Broadband Amplifiers\", <i>Solid-State Circuits IEEE Journal of</i>, vol. 3, no. 1, pp. 12-21, 1968.","links":{"documentLink":"/document/1049830","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=1049830","pdfSize":"992KB"},"title":"Use of Transistor-Simulated Inductance as an Interstate Element in Broadband Amplifiers"},{"order":"3","displayText":"A. Watanabe, S. Mori, \"Semiconductor tuning circuit having constant Q over a wide range\", <i>Solid-State Circuits IEEE Journal of</i>, vol. 11, no. 2, pp. 307-312, 1976.","links":{"documentLink":"/document/1050719","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=1050719","pdfSize":"891KB"},"title":"Semiconductor tuning circuit having constant Q over a wide range"},{"order":"4","displayText":"W.E. Newell, \"Tuned integrated circuits\u2014A state-of-the-art survey\", <i>Proceedings of the IEEE</i>, vol. 52, no. 12, pp. 1603-1608, 1964.","links":{"documentLink":"/document/1445383","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=1445383","pdfSize":"739KB"},"title":"Tuned integrated circuits\u2014A state-of-the-art survey"},{"order":"5","displayText":"J.J. Suran, R.A. Marolf, \"Integrated circuits and integrated systems\", <i>Proceedings of the IEEE</i>, vol. 52, no. 12, pp. 1661-1668, 1964.","links":{"documentLink":"/document/1445395","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=1445395","pdfSize":"776KB"},"title":"Integrated circuits and integrated systems"},{"order":"6","displayText":"D.L. Scharfetter, A.G. Jordan, \"Reactive effects in semiconductor filaments due to conductivity modulation and an extension of the theory of the double-base diode\", <i>Electron Devices IRE Transactions on</i>, vol. 9, no. 6, pp. 461-473, 1962.","links":{"documentLink":"/document/1473249","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=1473249","pdfSize":"1156KB"},"title":"Reactive effects in semiconductor filaments due to conductivity modulation and an extension of the theory of the double-base diode"},{"order":"7","displayText":"N. Saleh, \"Variable Microelectronic Inductors\", <i>Components Hybrids and Manufacturing Technology IEEE Transactions on</i>, vol. 1, no. 1, pp. 118-124, 1978.","links":{"documentLink":"/document/1135234","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=1135234","pdfSize":"569KB"},"title":"Variable Microelectronic Inductors"},{"order":"8","displayText":"S.D. Roy, \"The Inductive Transistor\", <i>Circuit Theory IEEE Transactions on</i>, vol. 10, no. 1, pp. 113-115, 1963.","links":{"documentLink":"/document/1082061","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=1082061","pdfSize":"346KB"},"title":"The Inductive Transistor"},{"order":"9","displayText":"S.C. Dutta Roy, \"A novel high-Q inductance and a tuned oscillator for micro-miniature circuits\", <i>Proceedings of the IEEE</i>, vol. 52, no. 2, pp. 214-215, 1964.","links":{"documentLink":"/document/1444777","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=1444777","pdfSize":"198KB"},"title":"A novel high-Q inductance and a tuned oscillator for micro-miniature circuits"}],"nonIeee":[{"order":"1","displayText":"A. G. Jordan, \"A note on the inductive properties of filamentary transistors\", <i>Applied Scientific Research, Section B</i>, vol. 10, pp. 129, 1962.","links":{"crossRefLink":"https://doi.org/10.1007/BF02928069"},"title":"A note on the inductive properties of filamentary transistors"},{"order":"2","displayText":"N.A. Filinyuk, A.A. Lazarev, \"Short historical review of development of scientific branch \u201cnegatronics\u201d\", <i>AEU - International Journal of Electronics and Communications</i>, vol. 68, pp. 172, 2014.","links":{"crossRefLink":"https://doi.org/10.1016/j.aeue.2013.07.015"},"title":"Short historical review of development of scientific branch \u201cnegatronics\u201d"},{"order":"3","displayText":"S. VENKATESWARAN, K. RADHAKRISHNA RAO, \"Driving point inductance of a transistor with R.C. feedback\u2020\", <i>International Journal of Electronics</i>, vol. 28, pp. 311, 1970.","links":{"crossRefLink":"https://doi.org/10.1080/00207217008900132"},"title":"Driving point inductance of a transistor with R.C. feedback\u2020"},{"order":"4","displayText":"P. S. Sarma, \"HighQInductance Realization from a Cascade Transistor Amplifier\", <i>IETE Journal of Research</i>, vol. 19, pp. 354, 1973.","links":{"crossRefLink":"https://doi.org/10.1080/03772063.1973.11487205"},"title":"HighQInductance Realization from a Cascade Transistor Amplifier"}]},"formulaStrippedArticleTitle":"Inductive Semiconductor Elements and Their Application in Bandpass Amplifiers","nonIeeeCitationCount":"4","contentTypeDisplay":"Journals","patentCitationCount":"0","mlTime":"PT0.196778S","lastupdate":"2021-10-02","title":"Inductive Semiconductor Elements and Their Application in Bandpass Amplifiers","contentType":"periodicals","ieeeCitationCount":"9","publicationNumber":"5008109"},{"_id":5008374,"paperCitations":{"ieee":[{"order":"1","displayText":"Ernest Jacobs, Elizabeth W. Ralston, \"Ambiguity Resolution in Interferometry\", <i>Aerospace and Electronic Systems IEEE Transactions on</i>, vol. AES-17, no. 6, pp. 766-780, 1981.","links":{"documentLink":"/document/4102597","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=4102597","pdfSize":"2687KB"},"title":"Ambiguity Resolution in Interferometry"}]},"formulaStrippedArticleTitle":"High-Precision Angle Determination by Means of Radar in a Search Mode","nonIeeeCitationCount":"0","contentTypeDisplay":"Journals","patentCitationCount":"0","mlTime":"PT0.017771S","lastupdate":"2021-10-02","title":"High-Precision Angle Determination by Means of Radar in a Search Mode","contentType":"periodicals","ieeeCitationCount":"1","publicationNumber":"5008109"},{"_id":5008375,"formulaStrippedArticleTitle":"An Automatic TV Tracking Theodolite for Range Instrumentation","nonIeeeCitationCount":"0","contentTypeDisplay":"Journals","patentCitationCount":"0","mlTime":"PT0.049366S","lastupdate":"2021-10-02","title":"An Automatic TV Tracking Theodolite for Range Instrumentation","contentType":"periodicals","ieeeCitationCount":"0","publicationNumber":"5008109"},{"_id":5008376,"paperCitations":{"ieee":[{"order":"1","displayText":"Josh T. Nessmith, \"Range Instrumentation Radars\", <i>Aerospace and Electronic Systems IEEE Transactions on</i>, vol. AES-12, no. 6, pp. 756-766, 1976.","links":{"documentLink":"/document/4101735","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=4101735","pdfSize":"7929KB"},"title":"Range Instrumentation Radars"},{"order":"2","displayText":"David K. Barton, \"Radar System Performance Charts\", <i>Military Electronics IEEE Transactions on</i>, vol. 9, no. 3, pp. 255-263, 1965.","links":{"documentLink":"/document/4323217","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=4323217","pdfSize":"2286KB"},"title":"Radar System Performance Charts"},{"order":"3","displayText":"D.K. Barton, \"A Half Century of Radar\", <i>Microwave Theory and Techniques IEEE Transactions on</i>, vol. 32, no. 9, pp. 1161-1170, 1984.","links":{"documentLink":"/document/1132828","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=1132828","pdfSize":"3451KB"},"title":"A Half Century of Radar"}],"nonIeee":[{"order":"1","displayText":"Jiang-Tao Lyu, Chen Zhou, \"A Technique for Real-Time Ionospheric Ranging Error Correction Based On Radar Dual-Frequency Detection\", <i>Radio Science</i>, vol. 52, pp. 1604, 2017.","links":{"crossRefLink":"https://doi.org/10.1002/2017RS006390"},"title":"A Technique for Real-Time Ionospheric Ranging Error Correction Based On Radar Dual-Frequency Detection"}]},"formulaStrippedArticleTitle":"The Future of Pulse Radar for Missile and Space Range Instrumentation","nonIeeeCitationCount":"1","contentTypeDisplay":"Journals","patentCitationCount":"0","mlTime":"PT0.106025S","lastupdate":"2021-10-02","title":"The Future of Pulse Radar for Missile and Space Range Instrumentation","contentType":"periodicals","ieeeCitationCount":"3","publicationNumber":"5008109"},{"_id":5008392,"paperCitations":{"nonIeee":[{"order":"1","displayText":"F.A. Lindholm, J.A. Mazer, J.R. Davis, J.I. Arreola, \"Degradation of solar cell performance by areal inhomogeneity\", <i>Solid-State Electronics</i>, vol. 23, pp. 967, 1980.","links":{"crossRefLink":"https://doi.org/10.1016/0038-1101(80)90062-3"},"title":"Degradation of solar cell performance by areal inhomogeneity"}]},"formulaStrippedArticleTitle":"Estimate of Space-Radiation Effects on Satellite Solar-Cell Power Supplies","nonIeeeCitationCount":"1","contentTypeDisplay":"Journals","patentCitationCount":"0","mlTime":"PT0.035233S","lastupdate":"2021-10-05","title":"Estimate of Space-Radiation Effects on Satellite Solar-Cell Power Supplies","contentType":"periodicals","ieeeCitationCount":"0","publicationNumber":"5008109"},{"_id":5008393,"paperCitations":{"ieee":[{"order":"1","displayText":"Iman Shames, Farhad Farokhi, Michael Cantoni, \"Guaranteed maximum power point tracking by scalar iterations with quadratic convergence rate\", <i>Decision and Control (CDC) 2016 IEEE 55th Conference on</i>, pp. 2840-2845, 2016.","links":{"documentLink":"/document/7798692","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=7798692","pdfSize":"510KB"},"title":"Guaranteed maximum power point tracking by scalar iterations with quadratic convergence rate"},{"order":"2","displayText":"P. Vohl, D.M. Perkins, S.G. Ellis, R.R. Addiss, W. Hui, G. Noel, \"GaAs thin-film solar cells\", <i>Electron Devices IEEE Transactions on</i>, vol. 14, no. 1, pp. 26-30, 1967.","links":{"documentLink":"/document/1474613","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=1474613","pdfSize":"533KB"},"title":"GaAs thin-film solar cells"}],"nonIeee":[{"order":"1","displayText":"E. Bucher, \"Solar cell materials and their basic parameters\", <i>Applied Physics</i>, vol. 17, pp. 1, 1978.","links":{"crossRefLink":"https://doi.org/10.1007/BF00885025"},"title":"Solar cell materials and their basic parameters"},{"order":"2","displayText":"H. Kressel, \"Gallium arsenide and (alga)as devices prepared by Liquid-Phase epitaxy (Review Article)\", <i>Journal of Electronic Materials</i>, vol. 3, pp. 747, 1974.","links":{"crossRefLink":"https://doi.org/10.1007/BF02651398"},"title":"Gallium arsenide and (alga)as devices prepared by Liquid-Phase epitaxy (Review Article)"},{"order":"3","displayText":"H. Kressel, \"The application of heterojunction structures to optical devices\", <i>Journal of Electronic Materials</i>, vol. 4, pp. 1081, 1975.","links":{"crossRefLink":"https://doi.org/10.1007/BF02660192"},"title":"The application of heterojunction structures to optical devices"},{"order":"4","displayText":"Horst Fischer, <i>Festk\u00f6rperprobleme 14</i>, vol. 14, pp. 153, 1974.","links":{"crossRefLink":"https://doi.org/10.1007/BFb0108466"},"title":""},{"order":"5","displayText":"R. Kalibjian, K. Mayeda, \"Characteristics of GaAs photovoltaic diodes at low irradiance\", <i>Solid-State Electronics</i>, vol. 12, pp. 823, 1969.","links":{"crossRefLink":"https://doi.org/10.1016/0038-1101(69)90059-8"},"title":"Characteristics of GaAs photovoltaic diodes at low irradiance"},{"order":"6","displayText":"B. Ellis, T.S. Moss, \"Calculated efficiencies of practical GaAs and Si solar cells including the effect of built-in electric fields\", <i>Solid-State Electronics</i>, vol. 13, pp. 1, 1970.","links":{"crossRefLink":"https://doi.org/10.1016/0038-1101(70)90002-X"},"title":"Calculated efficiencies of practical GaAs and Si solar cells including the effect of built-in electric fields"},{"order":"7","displayText":"M. Konagai, K. Takahashi, \"Theoretical analysis of graded-band-gap gallium-aluminum arsenide/gallium arsenide solar cells\", <i>Solid-State Electronics</i>, vol. 19, pp. 259, 1976.","links":{"crossRefLink":"https://doi.org/10.1016/0038-1101(76)90172-6"},"title":"Theoretical analysis of graded-band-gap gallium-aluminum arsenide/gallium arsenide solar cells"},{"order":"8","displayText":"D.A. Znamensky, R.G. Yusupov, B.V. Mislavsky, \"Langmuir-Blodgett mono- and multilayers of fluorocarbon amphiphilic polymers and their application in photogalvanic metal-insulator-semiconductor structures\", <i>Thin Solid Films</i>, vol. 219, pp. 215, 1992.","links":{"crossRefLink":"https://doi.org/10.1016/0040-6090(92)90746-X"},"title":"Langmuir-Blodgett mono- and multilayers of fluorocarbon amphiphilic polymers and their application in photogalvanic metal-insulator-semiconductor structures"},{"order":"9","displayText":"David M. Perkins, \"Recent progress of thin film solar cells\", <i>Advanced Energy Conversion</i>, vol. 7, pp. 265, 1968.","links":{"crossRefLink":"https://doi.org/10.1016/0365-1789(68)90007-6"},"title":"Recent progress of thin film solar cells"},{"order":"10","displayText":"J.M. Woodall, H.J. Hovel, \"High-efficiency Ga1-xAlxAs-GaAs solar cells\", <i>Solar Cells</i>, vol. 29, pp. 167, 1990.","links":{"crossRefLink":"https://doi.org/10.1016/0379-6787(90)90024-Y"},"title":"High-efficiency Ga1-xAlxAs-GaAs solar cells"},{"order":"11","displayText":"Alan L. Fahrenbruch, Richard H. Bube, <i>Fundamentals of Solar Cells</i>, pp. 299, 1983.","links":{"crossRefLink":"https://doi.org/10.1016/B978-0-12-247680-8.50014-1"},"title":""},{"order":"12","displayText":"<i>Heterojunctions and Metal Semiconductor Junctions</i>, pp. 306, 1972.","links":{"crossRefLink":"https://doi.org/10.1016/B978-0-12-498050-1.50016-7"},"title":""},{"order":"13","displayText":"P.L. Bargellini, E.S. Rittner, <i>Advances in Electronics and Electron Physics Volume 31</i>, vol. 31, pp. 119, 1972.","links":{"crossRefLink":"https://doi.org/10.1016/S0065-2539(08)60223-1"},"title":""},{"order":"14","displayText":"Richard H. Bube, Alan L. Fahrenbruch, <i>Advances in Electronics and Electron Physics Volume 56</i>, vol. 56, pp. 163, 1981.","links":{"crossRefLink":"https://doi.org/10.1016/S0065-2539(08)60424-2"},"title":""},{"order":"15","displayText":"Henry Kressel, <i>Defects, (HgCd)Se, (HgCd)Te</i>, vol. 16, pp. 1, 1981.","links":{"crossRefLink":"https://doi.org/10.1016/S0080-8784(08)60128-3"},"title":""},{"order":"16","displayText":"<i></i>, vol. 11, pp. 233, 1975.","links":{"crossRefLink":"https://doi.org/10.1016/S0080-8784(08)62367-4"},"title":""},{"order":"17","displayText":"R.W. Miles, K.M. Hynes, I. Forbes, \"Photovoltaic solar cells: An overview of state-of-the-art cell development and environmental issues\", <i>Progress in Crystal Growth and Characterization of Materials</i>, vol. 51, pp. 1, 2005.","links":{"crossRefLink":"https://doi.org/10.1016/j.pcrysgrow.2005.10.002"},"title":"Photovoltaic solar cells: An overview of state-of-the-art cell development and environmental issues"},{"order":"18","displayText":"V.V. Tyagi, S.C. Kaushik, S.K. Tyagi, \"Advancement in solar photovoltaic/thermal (PV/T) hybrid collector technology\", <i>Renewable and Sustainable Energy Reviews</i>, vol. 16, pp. 1383, 2012.","links":{"crossRefLink":"https://doi.org/10.1016/j.rser.2011.12.013"},"title":"Advancement in solar photovoltaic/thermal (PV/T) hybrid collector technology"},{"order":"19","displayText":"Sanjayan Sathasivam, Ranga Rao Arnepalli, Bhaskar Kumar, Kaushal K. Singh, Robert J. Visser, Christopher S. Blackman, Claire J. Carmalt, \"Solution Processing of GaAs Thin Films for Photovoltaic Applications\", <i>Chemistry of Materials</i>, vol. 26, pp. 4419, 2014.","links":{"crossRefLink":"https://doi.org/10.1021/cm501280e"},"title":"Solution Processing of GaAs Thin Films for Photovoltaic Applications"},{"order":"20","displayText":"Sanjayan Sathasivam, Ranga R. Arnepalli, Kaushal K. Singh, Robert J. Visser, Christopher S. Blackman, Claire J. Carmalt, \"A solution based route to GaAs thin films from As(NMe2)3and GaMe3for solar cells\", <i>RSC Adv.</i>, vol. 5, pp. 11812, 2015.","links":{"crossRefLink":"https://doi.org/10.1039/C4RA13902J"},"title":"A solution based route to GaAs thin films from As(NMe2)3and GaMe3for solar cells"},{"order":"21","displayText":"Paul  Rappaport, \"Thin film solar cells and a review of recent results on GaAs\", <i>Revue de Physique Appliqu\u00e9e</i>, vol. 1, pp. 154, 1966.","links":{"crossRefLink":"https://doi.org/10.1051/rphysap:0196600103015400"},"title":"Thin film solar cells and a review of recent results on GaAs"},{"order":"22","displayText":"J.M. Woodall, H.J. Hovel, \"High\u2010efficiency Ga1\u2212xAlxAs\u2013GaAs solar cells\", <i>Applied Physics Letters</i>, vol. 21, pp. 379, 1972.","links":{"crossRefLink":"https://doi.org/10.1063/1.1654421"},"title":"High\u2010efficiency Ga1\u2212xAlxAs\u2013GaAs solar cells"},{"order":"23","displayText":"B. T. Debney, \"A theoretical evaluation and optimization of the radiation resistance of gallium arsenide soar\u2010cell structures\", <i>Journal of Applied Physics</i>, vol. 50, pp. 7210, 1979.","links":{"crossRefLink":"https://doi.org/10.1063/1.325833"},"title":"A theoretical evaluation and optimization of the radiation resistance of gallium arsenide soar\u2010cell structures"},{"order":"24","displayText":"Shabir Ahmad, K. Asokan, Mohd. Shahid Khan, M. Zulfequar, \"Effect of60Co \u03b3-irradiation on structural and optical properties of thin films of Ga10Se80Hg10\", <i>Philosophical Magazine</i>, vol. 95, pp. 2385, 2015.","links":{"crossRefLink":"https://doi.org/10.1080/14786435.2015.1059518"},"title":"Effect of60Co \u03b3-irradiation on structural and optical properties of thin films of Ga10Se80Hg10"},{"order":"25","displayText":"<i>Organic Solar Cells</i>, pp. 1, 2016.","links":{"crossRefLink":"https://doi.org/10.1201/9781315370774-2"},"title":""},{"order":"26","displayText":"Niladri Sengupta, Jefferson E. Bates, Adrienn Ruzsinszky, \"From semilocal density functionals to random phase approximation renormalized perturbation theory: A methodological assessment of structural phase transitions\", <i>Physical Review B</i>, vol. 97, 2018.","links":{"crossRefLink":"https://doi.org/10.1103/PhysRevB.97.235136"},"title":"From semilocal density functionals to random phase approximation renormalized perturbation theory: A methodological assessment of structural phase transitions"},{"order":"27","displayText":"Sigurd Wagner, \"Thin-film semiconductors\u2014From exploration to application\", <i>MRS Bulletin</i>, vol. 43, pp. 617, 2018.","links":{"crossRefLink":"https://doi.org/10.1557/mrs.2018.179"},"title":"Thin-film semiconductors\u2014From exploration to application"},{"order":"28","displayText":"R. W. Keyes, <i>Festk\u00f6rper Probleme 7</i>, vol. 7, pp. 217, 1967.","links":{"crossRefLink":"https://doi.org/10.1007/BFb0109129"},"title":""},{"order":"29","displayText":"H.-J. Lewerenz, H. Jungblut, <i>Photovoltaik</i>, pp. 155, 1995.","links":{"crossRefLink":"https://doi.org/10.1007/978-3-642-79334-9_4"},"title":""},{"order":"30","displayText":"Alessio Bosio, Stefano Pasini, Nicola Romeo, \"The History of Photovoltaics with Emphasis on CdTe Solar Cells and Modules\", <i>Coatings</i>, vol. 10, pp. 344, 2020.","links":{"crossRefLink":"https://doi.org/10.3390/coatings10040344"},"title":"The History of Photovoltaics with Emphasis on CdTe Solar Cells and Modules"}]},"formulaStrippedArticleTitle":"Characteristics of High-Conversion-Efficiency Gallium-Arsenide Solar Cells","nonIeeeCitationCount":"31","contentTypeDisplay":"Journals","patentCitationCount":"0","mlTime":"PT0.295689S","lastupdate":"2021-10-02","title":"Characteristics of High-Conversion-Efficiency Gallium-Arsenide Solar Cells","contentType":"periodicals","ieeeCitationCount":"2","publicationNumber":"5008109"},{"_id":5008400,"paperCitations":{"ieee":[{"order":"1","displayText":"Grigorii L. Soloveichik, \"Regenerative Fuel Cells for Energy Storage\", <i>Proceedings of the IEEE</i>, vol. 102, no. 6, pp. 964-975, 2014.","links":{"documentLink":"/document/6807647","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=6807647","pdfSize":"945KB"},"title":"Regenerative Fuel Cells for Energy Storage"}]},"formulaStrippedArticleTitle":"Regenerative Hydrogen-Oxygen Fuel Cell","nonIeeeCitationCount":"0","contentTypeDisplay":"Journals","patentCitationCount":"0","mlTime":"PT0.059212S","lastupdate":"2021-10-02","title":"Regenerative Hydrogen-Oxygen Fuel Cell","contentType":"periodicals","ieeeCitationCount":"1","publicationNumber":"5008109"},{"_id":5008404,"formulaStrippedArticleTitle":"Solar-Cell Power Systems for Space Vehicles","nonIeeeCitationCount":"0","contentTypeDisplay":"Journals","patentCitationCount":"0","mlTime":"PT0.008985S","lastupdate":"2021-10-02","title":"Solar-Cell Power Systems for Space Vehicles","contentType":"periodicals","ieeeCitationCount":"0","publicationNumber":"5008109"},{"_id":5008415,"paperCitations":{"ieee":[{"order":"1","displayText":"Carlos J. Martin, Oscar Martinez-Graullera, Gregorio Godoy, Luis G. Ullate, \"Coarray Synthesis Based on Polynomial Decomposition  $ $\", <i>Image Processing IEEE Transactions on</i>, vol. 19, no. 4, pp. 1102-1107, 2010.","links":{"documentLink":"/document/5356235","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=5356235","pdfSize":"440KB"},"title":"Coarray Synthesis Based on Polynomial Decomposition  $ $"},{"order":"2","displayText":"R. Lerner, \"Communication and radar - Section B\", <i>Information Theory IEEE Transactions on</i>, vol. 9, no. 4, pp. 246-248, 1963.","links":{"documentLink":"/document/1057863","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=1057863","pdfSize":"521KB"},"title":"Communication and radar - Section B"},{"order":"3","displayText":"J. Develet, \"Image design for terrain-mapping radar systems\", <i>Information Theory IEEE Transactions on</i>, vol. 11, no. 2, pp. 233-235, 1965.","links":{"documentLink":"/document/1053751","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=1053751","pdfSize":"373KB"},"title":"Image design for terrain-mapping radar systems"},{"order":"4","displayText":"I. Bar-David, \"Estimation of linear weighting functions in Gaussian noise\", <i>Information Theory IEEE Transactions on</i>, vol. 14, no. 3, pp. 395-407, 1968.","links":{"documentLink":"/document/1054161","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=1054161","pdfSize":"1491KB"},"title":"Estimation of linear weighting functions in Gaussian noise"},{"order":"5","displayText":"E. Kerbrat, C. Prada, D. Cassereau, M. Fink, \"Ultrasonic nondestructive testing of scattering media using the decomposition of the time-reversal operator\", <i>Ultrasonics Ferroelectrics and Frequency Control IEEE Transactions on</i>, vol. 49, no. 8, pp. 1103-1113, 2002.","links":{"documentLink":"/document/1026022","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=1026022","pdfSize":"1431KB"},"title":"Ultrasonic nondestructive testing of scattering media using the decomposition of the time-reversal operator"},{"order":"6","displayText":"J.A. Johnson, M. Karaman, B.T. Khuri-Yakub, \"Coherent-array imaging using phased subarrays. Part I: basic principles\", <i>Ultrasonics Ferroelectrics and Frequency Control IEEE Transactions on</i>, vol. 52, no. 1, pp. 37-50, 2005.","links":{"documentLink":"/document/1397349","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=1397349","pdfSize":"2999KB"},"title":"Coherent-array imaging using phased subarrays. Part I: basic principles"},{"order":"7","displayText":"Elahe Moghimirad, Carlos A. Villag\u00f3mez Hoyos, Ali Mahloojifar, Babak Mohammadzadeh Asl, J\u00f8rgen Arendt Jensen, \"Synthetic Aperture Ultrasound Fourier Beamformation Using Virtual Sources\", <i>Ultrasonics Ferroelectrics and Frequency Control IEEE Transactions on</i>, vol. 63, no. 12, pp. 2018-2030, 2016.","links":{"documentLink":"/document/7562394","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=7562394","pdfSize":"5382KB"},"title":"Synthetic Aperture Ultrasound Fourier Beamformation Using Virtual Sources"},{"order":"8","displayText":"C. J. Martin, O. Martinez, L. G. Ullate, A. Octavio, G. Godoy, \"Reduction of grating lobes in SAFT images\", <i>Ultrasonics Symposium 2008. IUS 2008. IEEE</i>, pp. 721-724, 2008.","links":{"documentLink":"/document/4803183","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=4803183","pdfSize":"962KB"},"title":"Reduction of grating lobes in SAFT images"},{"order":"9","displayText":"C. J. Martin, O. Martinez, N. Gomez, L. G. Ullate, A. Octavio, F. Montero, \"Influence of SAFT activation sequence in 2D arrays performance\", <i>Ultrasonics Symposium 2008. IUS 2008. IEEE</i>, pp. 725-728, 2008.","links":{"documentLink":"/document/4803347","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=4803347","pdfSize":"770KB"},"title":"Influence of SAFT activation sequence in 2D arrays performance"},{"order":"10","displayText":"D.C. Munson, R.L. Visentin, \"A signal processing view of strip-mapping synthetic aperture radar\", <i>Acoustics Speech and Signal Processing IEEE Transactions on</i>, vol. 37, no. 12, pp. 2131-2147, 1989.","links":{"documentLink":"/document/45556","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=45556","pdfSize":"1704KB"},"title":"A signal processing view of strip-mapping synthetic aperture radar"},{"order":"11","displayText":"P.T. Gough, D.W. Hawkins, \"Imaging algorithms for a strip-map synthetic aperture sonar: minimizing the effects of aperture errors and aperture undersampling\", <i>Oceanic Engineering IEEE Journal of</i>, vol. 22, no. 1, pp. 27-39, 1997.","links":{"documentLink":"/document/557537","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=557537","pdfSize":"335KB"},"title":"Imaging algorithms for a strip-map synthetic aperture sonar: minimizing the effects of aperture errors and aperture undersampling"},{"order":"12","displayText":"B.D. Steinberg, \"Microwave imaging of aircraft\", <i>Proceedings of the IEEE</i>, vol. 76, no. 12, pp. 1578-1592, 1988.","links":{"documentLink":"/document/16351","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=16351","pdfSize":"1034KB"},"title":"Microwave imaging of aircraft"},{"order":"13","displayText":"M.W. Haney, \"Compact acousto-optic processor for synthetic aperture radar image formation\", <i>Proceedings of the IEEE</i>, vol. 82, no. 11, pp. 1735-1748, 1994.","links":{"documentLink":"/document/333751","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=333751","pdfSize":"1405KB"},"title":"Compact acousto-optic processor for synthetic aperture radar image formation"},{"order":"14","displayText":"M. Karaman, Pai-Chi Li, M. O'Donnell, \"Synthetic aperture imaging for small scale systems\", <i>Ultrasonics Ferroelectrics and Frequency Control IEEE Transactions on</i>, vol. 42, no. 3, pp. 429-442, 1995.","links":{"documentLink":"/document/384453","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=384453","pdfSize":"1567KB"},"title":"Synthetic aperture imaging for small scale systems"},{"order":"15","displayText":"Moo-Ho Bae, Mok-Kun Jeong, \"A study of synthetic-aperture imaging with virtual source elements in B-mode ultrasound imaging systems\", <i>Ultrasonics Ferroelectrics and Frequency Control IEEE Transactions on</i>, vol. 47, no. 6, pp. 1510-1519, 2000.","links":{"documentLink":"/document/883540","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=883540","pdfSize":"4986KB"},"title":"A study of synthetic-aperture imaging with virtual source elements in B-mode ultrasound imaging systems"},{"order":"16","displayText":"Tomas Zvolensky, Jonah N. Gollub, Daniel L. Marks, David R. Smith, \"Design and Analysis of a W-Band Metasurface-Based Computational Imaging System\", <i>Access IEEE</i>, vol. 5, pp. 9911-9918, 2017.","links":{"documentLink":"/document/7927395","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=7927395","pdfSize":"5523KB"},"title":"Design and Analysis of a W-Band Metasurface-Based Computational Imaging System"},{"order":"17","displayText":"Kebin Hu, Xiaoling Zhang, Wenjun Wu, Jun Shi, Shunjun Wei, \"Three GPU-Based Parallel Schemes for SAR Back Projection Imaging Algorithm\", <i>Computational Science and Engineering (CSE) 2014 IEEE 17th International Conference on</i>, pp. 324-328, 2014.","links":{"documentLink":"/document/7023598","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=7023598","pdfSize":"312KB"},"title":"Three GPU-Based Parallel Schemes for SAR Back Projection Imaging Algorithm"},{"order":"18","displayText":"Bing Sun, Yinqing Zhou, Tianchi Li, Jie Chen, \"Image Formation Algorithm for the Implementation of Circular Scanning SAR\", <i>Radar 2006. CIE '06. International Conference on</i>, pp. 1-4, 2006.","links":{"documentLink":"/document/4148217","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=4148217","pdfSize":"3371KB"},"title":"Image Formation Algorithm for the Implementation of Circular Scanning SAR"},{"order":"19","displayText":"Hui Sheng, Kaizhi Wang, Xingzhao Liu, Jianjun Li, \"A fast raw data simulator for the stripmap SAR based on CUDA via GPU\", <i>Geoscience and Remote Sensing Symposium (IGARSS) 2013 IEEE International</i>, pp. 915-918, 2013.","links":{"documentLink":"/document/6721309","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=6721309","pdfSize":"1243KB"},"title":"A fast raw data simulator for the stripmap SAR based on CUDA via GPU"},{"order":"20","displayText":"Kebin Hu, Xiaoling Zhang, Jun Shi, Shunjun Wei, \"A synthetic bandwidth method based on frequency-domain back projection for stepped-frequency SAR\", <i>Geoscience and Remote Sensing Symposium (IGARSS) 2017 IEEE International</i>, pp. 2400-2403, 2017.","links":{"documentLink":"/document/8127475","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=8127475","pdfSize":"219KB"},"title":"A synthetic bandwidth method based on frequency-domain back projection for stepped-frequency SAR"},{"order":"21","displayText":"Konstantin Lukin, Anatoliy Mogyla, \"Static Nonswitchable Antenna Array for Ground-Based Noise Waveform SAR: a Novel Concept for SAR Imaging\", <i>Radar Symposium 2006. IRS 2006. International</i>, pp. 1-4, 2006.","links":{"documentLink":"/document/4338098","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=4338098","pdfSize":"839KB"},"title":"Static Nonswitchable Antenna Array for Ground-Based Noise Waveform SAR: a Novel Concept for SAR Imaging"},{"order":"22","displayText":"M.W. Haney, \"Real-time Compact Acoustooptic Synthetic Aperture Radar Processor\", <i>LEOS '92 Conference Proceedings. IEEE Lasers and Electro-Optics Society 1992 Annual Meeting</i>, pp. 363-364, 1992.","links":{"documentLink":"/document/693993","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=693993","pdfSize":"128KB"},"title":"Real-time Compact Acoustooptic Synthetic Aperture Radar Processor"},{"order":"23","displayText":"Kebin Hu, Xiaoling Zhang, Shufeng He, Hanxing Zhao, Jun Shi, \"A Less-Memory and High-Efficiency Autofocus Back Projection Algorithm for SAR Imaging\", <i>Geoscience and Remote Sensing Letters IEEE</i>, vol. 12, no. 4, pp. 890-894, 2015.","links":{"documentLink":"/document/6960071","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=6960071","pdfSize":"874KB"},"title":"A Less-Memory and High-Efficiency Autofocus Back Projection Algorithm for SAR Imaging"},{"order":"24","displayText":"William M. Brown, Leonard J. Porcello, \"An introduction to synthetic-aperture radar\", <i>Spectrum IEEE</i>, vol. 6, no. 9, pp. 52-62, 1969.","links":{"documentLink":"/document/5213674","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=5213674","pdfSize":"7327KB"},"title":"An introduction to synthetic-aperture radar"},{"order":"25","displayText":"R. Hughes, \"Sonar imaging with the synthetic aperture technique\", <i>OCEANS '77 Conference Record</i>, pp. 102-106, 1977.","links":{"documentLink":"/document/1154432","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=1154432","pdfSize":"556KB"},"title":"Sonar imaging with the synthetic aperture technique"},{"order":"26","displayText":"Lin Haas, Marc Harlacher, \"First responder location and tracking using Synthetic Aperture Navigation\", <i>Position Location and Navigation Symposium (PLANS) 2010 IEEE/ION</i>, pp. 483-487, 2010.","links":{"documentLink":"/document/5507250","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=5507250","pdfSize":"644KB"},"title":"First responder location and tracking using Synthetic Aperture Navigation"},{"order":"27","displayText":"Wesley Leong, Keni Patel, John Weinfield, David Karnick, \"Synthetic aperture navigation algorithms applied to a driving user in multipath environments\", <i>Position Location and Navigation Symposium (PLANS) 2012 IEEE/ION</i>, pp. 673-677, 2012.","links":{"documentLink":"/document/6236942","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=6236942","pdfSize":"1482KB"},"title":"Synthetic aperture navigation algorithms applied to a driving user in multipath environments"},{"order":"28","displayText":"L.J. Cutrona, E.N. Leith, L.J. Porcello, W.E. Vivian, \"On the application of coherent optical processing techniques to synthetic-aperture radar\", <i>Proceedings of the IEEE</i>, vol. 54, no. 8, pp. 1026-1032, 1966.","links":{"documentLink":"/document/1446917","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=1446917","pdfSize":"1348KB"},"title":"On the application of coherent optical processing techniques to synthetic-aperture radar"},{"order":"29","displayText":"E.N. Leith, \"Quasi-holographic techniques in the microwave region\", <i>Proceedings of the IEEE</i>, vol. 59, no. 9, pp. 1305-1318, 1971.","links":{"documentLink":"/document/1450336","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=1450336","pdfSize":"2070KB"},"title":"Quasi-holographic techniques in the microwave region"},{"order":"30","displayText":"L.C. Graham, \"Synthetic interferometer radar for topographic mapping\", <i>Proceedings of the IEEE</i>, vol. 62, no. 6, pp. 763-768, 1974.","links":{"documentLink":"/document/1451446","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=1451446","pdfSize":"1421KB"},"title":"Synthetic interferometer radar for topographic mapping"}],"nonIeee":[{"order":"1","displayText":"John J. Kovaly, \"SATELLITE HIGH RESOLUTION RADAR MAPPING TECHNIQUES\", <i>Annals of the New York Academy of Sciences</i>, vol. 163, pp. 154, 1969.","links":{"crossRefLink":"https://doi.org/10.1111/j.1749-6632.1969.tb13043.x"},"title":"SATELLITE HIGH RESOLUTION RADAR MAPPING TECHNIQUES"},{"order":"2","displayText":"John J. Kovaly, \"RADAR TECHNIQUES FOR PLANETARY MAPPING WITH ORBITING VEHICLE\", <i>Annals of the New York Academy of Sciences</i>, vol. 187, pp. 154, 1972.","links":{"crossRefLink":"https://doi.org/10.1111/j.1749-6632.1972.tb48326.x"},"title":"RADAR TECHNIQUES FOR PLANETARY MAPPING WITH ORBITING VEHICLE"},{"order":"3","displayText":"E. Kerbrat, C. Prada, D. Cassereau, M. Fink, \"Imaging in the presence of grain noise using the decomposition of the time reversal operator\", <i>The Journal of the Acoustical Society of America</i>, vol. 113, pp. 1230, 2003.","links":{"crossRefLink":"https://doi.org/10.1121/1.1548156"},"title":"Imaging in the presence of grain noise using the decomposition of the time reversal operator"},{"order":"4","displayText":"Geoffrey H. Goldman, \"Doppler-based motion compensation algorithm for focusing the signature of a rotorcraft\", <i>The Journal of the Acoustical Society of America</i>, vol. 133, pp. 688, 2013.","links":{"crossRefLink":"https://doi.org/10.1121/1.4773273"},"title":"Doppler-based motion compensation algorithm for focusing the signature of a rotorcraft"},{"order":"5","displayText":"Martin Christian Hemmsen, Joachim Hee Rasmussen, J\u00f8rgen Arendt Jensen, \"Tissue harmonic synthetic aperture ultrasound imaging\", <i>The Journal of the Acoustical Society of America</i>, vol. 136, pp. 2050, 2014.","links":{"crossRefLink":"https://doi.org/10.1121/1.4893902"},"title":"Tissue harmonic synthetic aperture ultrasound imaging"},{"order":"6","displayText":"Renxuan Hao, Tan Guo, \"Signal Processing Based Remote Sensing Data Simulation in Radar System\", <i>Journal of Electrical and Computer Engineering</i>, vol. 2017, pp. 1, 2017.","links":{"crossRefLink":"https://doi.org/10.1155/2017/6780305"},"title":"Signal Processing Based Remote Sensing Data Simulation in Radar System"},{"order":"7","displayText":"Elahe Moghimirad, Ali Mahloojifar, Babak Mohammadzadeh Asl, \"Computational Complexity Reduction of Synthetic-aperture Focus in Ultrasound Imaging Using Frequency-domain Reconstruction\", <i>Ultrasonic Imaging</i>, vol. 38, pp. 175, 2016.","links":{"crossRefLink":"https://doi.org/10.1177/0161734615583461"},"title":"Computational Complexity Reduction of Synthetic-aperture Focus in Ultrasound Imaging Using Frequency-domain Reconstruction"},{"order":"8","displayText":"Michael Haney, Demetri Psaltis, \"Real-time programmable acoustooptic synthetic aperture radar processor\", <i>Applied Optics</i>, vol. 27, pp. 1786, 1988.","links":{"crossRefLink":"https://doi.org/10.1364/AO.27.001786"},"title":"Real-time programmable acoustooptic synthetic aperture radar processor"},{"order":"9","displayText":"Yuan-Zhi Liu, Fredrick A. South, Yang Xu, P. Scott Carney, Stephen A. Boppart, \"Computational optical coherence tomography [Invited]\", <i>Biomedical Optics Express</i>, vol. 8, pp. 1549, 2017.","links":{"crossRefLink":"https://doi.org/10.1364/BOE.8.001549"},"title":"Computational optical coherence tomography [Invited]"},{"order":"10","displayText":"Emmett N. Leith, Kurt D. Mills, Patrick P. Naulleau, David S. Dilworth, Ignacio Iglesias, Hsuan S. Chen, \"Generalized confocal imaging and synthetic aperture imaging\", <i>Journal of the Optical Society of America A</i>, vol. 16, pp. 2880, 1999.","links":{"crossRefLink":"https://doi.org/10.1364/JOSAA.16.002880"},"title":"Generalized confocal imaging and synthetic aperture imaging"},{"order":"11","displayText":"John Hunt, Jonah Gollub, Tom Driscoll, Guy Lipworth, Alex Mrozack, Matthew S. Reynolds, David J. Brady, David R. Smith, \"Metamaterial microwave holographic imaging system\", <i>Journal of the Optical Society of America A</i>, vol. 31, pp. 2109, 2014.","links":{"crossRefLink":"https://doi.org/10.1364/JOSAA.31.002109"},"title":"Metamaterial microwave holographic imaging system"},{"order":"12","displayText":"D. A. Burridge, R. W. Smith, \"Highly space-variant imaging system: optical simulation of the synthetic-aperture radar\", <i>Journal of the Optical Society of America A</i>, vol. 8, pp. 1195, 1991.","links":{"crossRefLink":"https://doi.org/10.1364/JOSAA.8.001195"},"title":"Highly space-variant imaging system: optical simulation of the synthetic-aperture radar"},{"order":"13","displayText":"Sehoon Lim, Kerkil Choi, Joonku Hahn, Daniel L. Marks, David J. Brady, \"Image-based registration for synthetic aperture holography\", <i>Optics Express</i>, vol. 19, pp. 11716, 2011.","links":{"crossRefLink":"https://doi.org/10.1364/OE.19.011716"},"title":"Image-based registration for synthetic aperture holography"},{"order":"14","displayText":"Giovanni Guarneri, Daniel Pipa, Fl\u00e1vio Junior, L\u00facia de Arruda, Marcelo Zibetti, \"A Sparse Reconstruction Algorithm for Ultrasonic Images in Nondestructive Testing\", <i>Sensors</i>, vol. 15, pp. 9324, 2015.","links":{"crossRefLink":"https://doi.org/10.3390/s150409324"},"title":"A Sparse Reconstruction Algorithm for Ultrasonic Images in Nondestructive Testing"},{"order":"15","displayText":"Yi-rong Wu, \"Concept of Multidimensional Space Joint-observation SAR\", <i>JOURNAL OF RADARS</i>, vol. 2, pp. 135, 2013.","links":{"crossRefLink":"https://doi.org/10.3724/SP.J.1300.2013.13047"},"title":"Concept of Multidimensional Space Joint-observation SAR"},{"order":"16","displayText":"Min-Kil Chong, Sang-Keun Kim, Hyung-Gi Na, Jong-Hwan Lee, Dong-Woo Yi, Seung-Hun Baik, \"A Design and Fabrication of the X-Band Transmit/Receive Module for Active Phased Array SAR Antennas\", <i>The Journal of Korean Institute of Electromagnetic Engineering and Science</i>, vol. 20, pp. 1050, 2009.","links":{"crossRefLink":"https://doi.org/10.5515/KJKIEES.2009.20.10.1050"},"title":"A Design and Fabrication of the X-Band Transmit/Receive Module for Active Phased Array SAR Antennas"},{"order":"17","displayText":"Victor C. Chen, <i>Encyclopedia of RF and Microwave Engineering</i>, 2005.","links":{"crossRefLink":"https://doi.org/10.1002/0471654507.eme342"},"title":""},{"order":"18","displayText":"Caner Ozdemir, <i>Encyclopedia of RF and Microwave Engineering</i>, 2005.","links":{"crossRefLink":"https://doi.org/10.1002/0471654507.eme440"},"title":""},{"order":"19","displayText":"<i>Inverse Synthetic Aperture Radar Imaging with MATLAB Algorithms</i>, pp. 79, 2012.","links":{"crossRefLink":"https://doi.org/10.1002/9781118178072.ch3"},"title":""},{"order":"20","displayText":"Jian Yang, <i>Study on Ground Moving Target Indication and Imaging Technique of Airborne SAR</i>, pp. 1, 2017.","links":{"crossRefLink":"https://doi.org/10.1007/978-981-10-3075-8_1"},"title":""},{"order":"21","displayText":"BingChen Zhang, Wen Hong, YiRong Wu, \"Sparse microwave imaging: Principles and applications\", <i>Science China Information Sciences</i>, vol. 55, pp. 1722, 2012.","links":{"crossRefLink":"https://doi.org/10.1007/s11432-012-4633-4"},"title":"Sparse microwave imaging: Principles and applications"},{"order":"22","displayText":"Vander Teixeira Prado, Ricardo Tokio Higuti, Cl\u00e1udio Kitano, \u00d3scar Mart\u00ednez-Graullera, \"Sparse Arrays and Image Compounding Techniques for Non-Destructive Testing Using Guided Acoustic Waves\", <i>Journal of Control, Automation and Electrical Systems</i>, vol. 24, pp. 263, 2013.","links":{"crossRefLink":"https://doi.org/10.1007/s40313-013-0029-y"},"title":"Sparse Arrays and Image Compounding Techniques for Non-Destructive Testing Using Guided Acoustic Waves"},{"order":"23","displayText":"R.N. Thomson, \"Transverse and longitudinal resolution of the synthetic aperture focusing technique\", <i>Ultrasonics</i>, vol. 22, pp. 9, 1984.","links":{"crossRefLink":"https://doi.org/10.1016/0041-624X(84)90055-6"},"title":"Transverse and longitudinal resolution of the synthetic aperture focusing technique"},{"order":"24","displayText":"Winston E. Kock, <i>Holographic Nondestructive Testing</i>, pp. 373, 1974.","links":{"crossRefLink":"https://doi.org/10.1016/B978-0-12-241350-6.50026-6"},"title":""},{"order":"25","displayText":"<i>Introduction to Satellite Remote Sensing</i>, pp. 811, 2017.","links":{"crossRefLink":"https://doi.org/10.1016/B978-0-12-809254-5.16001-4"},"title":""},{"order":"26","displayText":"Emmett N. Leith, <i>Trends in Optics</i>, pp. 1, 1996.","links":{"crossRefLink":"https://doi.org/10.1016/B978-012186030-1/50003-5"},"title":""},{"order":"27","displayText":"Michael Oristaglio, Douglas E. Miller, Jakob Haldorsen, <i>Scattering</i>, pp. 448, 2002.","links":{"crossRefLink":"https://doi.org/10.1016/B978-012613760-6/50023-1"},"title":""},{"order":"28","displayText":"Mir Mojtaba Mirsalehi, Mustafa A.G. Abushagur, H.John Caulfield, <i>Advances in Computers Volume 28</i>, vol. 28, pp. 153, 1989.","links":{"crossRefLink":"https://doi.org/10.1016/S0065-2458(08)60048-0"},"title":""},{"order":"29","displayText":"J.W. Goodman, <i></i>, vol. 8, pp. 1, 1970.","links":{"crossRefLink":"https://doi.org/10.1016/S0079-6638(08)70186-0"},"title":""},{"order":"30","displayText":"Jacob Kortbek, J\u00f8rgen Arendt Jensen, Kim L\u00f8kke Gammelmark, \"Sequential beamforming for synthetic aperture imaging\", <i>Ultrasonics</i>, vol. 53, pp. 1, 2013.","links":{"crossRefLink":"https://doi.org/10.1016/j.ultras.2012.06.006"},"title":"Sequential beamforming for synthetic aperture imaging"}]},"formulaStrippedArticleTitle":"Some Early Developments in Synthetic Aperture Radar Systems","nonIeeeCitationCount":"53","contentTypeDisplay":"Journals","patentCitationCount":"2","mlTime":"PT1.150484S","lastupdate":"2021-10-05","title":"Some Early Developments in Synthetic Aperture Radar Systems","contentType":"periodicals","ieeeCitationCount":"55","publicationNumber":"5008109"},{"_id":5008417,"paperCitations":{"ieee":[{"order":"1","displayText":"R.K. Raney, \"The delay/Doppler radar altimeter\", <i>Geoscience and Remote Sensing IEEE Transactions on</i>, vol. 36, no. 5, pp. 1578-1588, 1998.","links":{"documentLink":"/document/718861","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=718861","pdfSize":"262KB"},"title":"The delay/Doppler radar altimeter"},{"order":"2","displayText":"M.P. Bruce, \"A processing requirement and resolution capability comparison of side-scan and synthetic-aperture sonars\", <i>Oceanic Engineering IEEE Journal of</i>, vol. 17, no. 1, pp. 106-117, 1992.","links":{"documentLink":"/document/126959","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=126959","pdfSize":"1239KB"},"title":"A processing requirement and resolution capability comparison of side-scan and synthetic-aperture sonars"},{"order":"3","displayText":"M.W. Haney, \"Compact acousto-optic processor for synthetic aperture radar image formation\", <i>Proceedings of the IEEE</i>, vol. 82, no. 11, pp. 1735-1748, 1994.","links":{"documentLink":"/document/333751","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=333751","pdfSize":"1405KB"},"title":"Compact acousto-optic processor for synthetic aperture radar image formation"},{"order":"4","displayText":"J. Ylitalo, E. Alasaarela, J. Koivukangas, \"Ultrasound holographic B-scan imaging\", <i>Ultrasonics Ferroelectrics and Frequency Control IEEE Transactions on</i>, vol. 36, no. 3, pp. 376-383, 1989.","links":{"documentLink":"/document/19178","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=19178","pdfSize":"850KB"},"title":"Ultrasound holographic B-scan imaging"},{"order":"5","displayText":"V.S. Riyait, M.A. Lawlor, A.E. Adams, O. Hinton, B. Sharif, \"Real-time synthetic aperture sonar imaging using a parallel architecture\", <i>Image Processing IEEE Transactions on</i>, vol. 4, no. 7, pp. 1010-1019, 1995.","links":{"documentLink":"/document/392341","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=392341","pdfSize":"1315KB"},"title":"Real-time synthetic aperture sonar imaging using a parallel architecture"},{"order":"6","displayText":"J.M. Silkaitis, B.L. Douglas, Hua Lee, \"Synthetic-aperture sonar imaging: system analysis image formation and motion compensation\", <i>Signals Systems and Computers 1995. 1995 Conference Record of the Twenty-Ninth Asilomar Conference on</i>, vol. 1, pp. 423-427 vol.1, 1995.","links":{"documentLink":"/document/540584","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=540584","pdfSize":"560KB"},"title":"Synthetic-aperture sonar imaging: system analysis, image formation, and motion compensation"},{"order":"7","displayText":"M.W. Haney, \"Real-time Compact Acoustooptic Synthetic Aperture Radar Processor\", <i>LEOS '92 Conference Proceedings. IEEE Lasers and Electro-Optics Society 1992 Annual Meeting</i>, pp. 363-364, 1992.","links":{"documentLink":"/document/693993","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=693993","pdfSize":"128KB"},"title":"Real-time Compact Acoustooptic Synthetic Aperture Radar Processor"},{"order":"8","displayText":"Liu Fan, Zhao Fengjun, Deng Yunkai, Yu Weidong, Chen Yongqiang, Ai Jiaqiu, \"Determination of Ocean Wave Propagation Direction Based on Azimuth Scanning Mode\", <i>Geoscience and Remote Sensing Letters IEEE</i>, vol. 8, no. 6, pp. 1155-1159, 2011.","links":{"documentLink":"/document/5941060","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=5941060","pdfSize":"364KB"},"title":"Determination of Ocean Wave Propagation Direction Based on Azimuth Scanning Mode"},{"order":"9","displayText":"F.T. Ulaby, \"Radar signatures of terrain: Useful monitors of renewable resources\", <i>Proceedings of the IEEE</i>, vol. 70, no. 12, pp. 1410-1428, 1982.","links":{"documentLink":"/document/1456770","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=1456770","pdfSize":"5145KB"},"title":"Radar signatures of terrain: Useful monitors of renewable resources"},{"order":"10","displayText":"Ravi Kadlimatti, Adly T. Fam, \"Isolating target return from reflections via Doppler differentiation\", <i>Radar Conference (RadarConf) 2016 IEEE</i>, pp. 1-6, 2016.","links":{"documentLink":"/document/7485139","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=7485139","pdfSize":"215KB"},"title":"Isolating target return from reflections via Doppler differentiation"},{"order":"11","displayText":"R. Keith Raney, \"Synthetic Aperture Imaging Radar and Moving Targets\", <i>Aerospace and Electronic Systems IEEE Transactions on</i>, vol. AES-7, no. 3, pp. 499-505, 1971.","links":{"documentLink":"/document/4103740","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=4103740","pdfSize":"1957KB"},"title":"Synthetic Aperture Imaging Radar and Moving Targets"},{"order":"12","displayText":"John C. Kirk, \"A Discussion of Digital Processing in Synthetic Aperture Radar\", <i>Aerospace and Electronic Systems IEEE Transactions on</i>, vol. AES-11, no. 3, pp. 326-337, 1975.","links":{"documentLink":"/document/4101412","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=4101412","pdfSize":"2358KB"},"title":"A Discussion of Digital Processing in Synthetic Aperture Radar"},{"order":"13","displayText":"Henning F. Harmuth, \"Synthetic-Aperture Radar Based on Nonsinusoidal Functions: I-Moving Radar and Stationary Arrays in One or Two Dimensions\", <i>Electromagnetic Compatibility IEEE Transactions on</i>, vol. EMC-20, no. 3, pp. 426-435, 1978.","links":{"documentLink":"/document/4091197","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=4091197","pdfSize":"1658KB"},"title":"Synthetic-Aperture Radar Based on Nonsinusoidal Functions: I-Moving Radar and Stationary Arrays in One or Two Dimensions"},{"order":"14","displayText":"John Wilson Rouse, R. K. Moore, \"Brief Papers on the Feasibility of Imaging Radar on Small Spacecraft\", <i>Geoscience Electronics IEEE Transactions on</i>, vol. 7, no. 1, pp. 48-49, 1969.","links":{"documentLink":"/document/4043309","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=4043309","pdfSize":"1189KB"},"title":"Brief Papers on the Feasibility of Imaging Radar on Small Spacecraft"},{"order":"15","displayText":"I. Bar-David, \"Estimation of linear weighting functions in Gaussian noise\", <i>Information Theory IEEE Transactions on</i>, vol. 14, no. 3, pp. 395-407, 1968.","links":{"documentLink":"/document/1054161","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=1054161","pdfSize":"1491KB"},"title":"Estimation of linear weighting functions in Gaussian noise"},{"order":"16","displayText":"V. F. Kravchenko, B. G. Kutuza, V. K. Volosyuk, V. V. Pavlikov, S. S. Zhyla, \"Super-resolution SAR imaging: Optimal algorithm synthesis and simulation results\", <i>Progress In Electromagnetics Research Symposium - Spring (PIERS)  2017</i>, pp. 419-425, 2017.","links":{"documentLink":"/document/8261776","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=8261776","pdfSize":"975KB"},"title":"Super-resolution SAR imaging: Optimal algorithm synthesis and simulation results"},{"order":"17","displayText":"Vladimir V. Pavlikov, Valeriy K. Volosyuk, Simeon S. Zhyla, Nguyen Van Huu, \"Active Aperture Synthesis Radar for High Spatial Resolution Imaging\", <i>Ultrawideband and Ultrashort Impulse Signals (UWBUSIS) 2018 9th International Conference on</i>, pp. 252-255, 2018.","links":{"documentLink":"/document/8520021","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=8520021","pdfSize":"757KB"},"title":"Active Aperture Synthesis Radar for High Spatial Resolution Imaging"}],"nonIeee":[{"order":"1","displayText":"J.W. Goodman, <i></i>, vol. 8, pp. 1, 1970.","links":{"crossRefLink":"https://doi.org/10.1016/S0079-6638(08)70186-0"},"title":""},{"order":"2","displayText":"Leonard J. Porcello, Norman G. Massey, Richard B. Innes, James M. Marks, \"Speckle reduction in synthetic-aperture radars\", <i>Journal of the Optical Society of America</i>, vol. 66, pp. 1305, 1976.","links":{"crossRefLink":"https://doi.org/10.1364/JOSA.66.001305"},"title":"Speckle reduction in synthetic-aperture radars"},{"order":"3","displayText":"L. Shi, R. Wang, F. Zhao, W. Yu, F. Liu, \"Ship detection and speed estimation based on azimuth scanning mode of synthetic aperture radar\", <i>IET Radar, Sonar & Navigation</i>, vol. 6, pp. 425, 2012.","links":{"crossRefLink":"https://doi.org/10.1049/iet-rsn.2011.0139"},"title":"Ship detection and speed estimation based on azimuth scanning mode of synthetic aperture radar"},{"order":"4","displayText":"GUNTER SCHAFER, VOLKER SCHMITZ, WOLFGANG MULLER, \"COMPARISON OF DIFFERENT SIGNAL AVERAGING METHODS TO IMPROVE THE SNR FOR THE NDT OF COARSE GRAINED MATERIALS NONDESTRUCTIVE TESTING COMMUNICATIONS\", <i>Nondestructive Testing Communications</i>, vol. 1, pp. 1, 1983.","links":{"crossRefLink":"https://doi.org/10.1080/10589758308952883"},"title":"COMPARISON OF DIFFERENT SIGNAL AVERAGING METHODS TO IMPROVE THE SNR FOR THE NDT OF COARSE GRAINED MATERIALS NONDESTRUCTIVE TESTING COMMUNICATIONS"},{"order":"5","displayText":"C J Oliver, \"Synthetic-aperture radar imaging\", <i>Journal of Physics D: Applied Physics</i>, vol. 22, pp. 871, 1989.","links":{"crossRefLink":"https://doi.org/10.1088/0022-3727/22/7/001"},"title":"Synthetic-aperture radar imaging"},{"order":"6","displayText":"John J. Kovaly, \"SATELLITE HIGH RESOLUTION RADAR MAPPING TECHNIQUES\", <i>Annals of the New York Academy of Sciences</i>, vol. 163, pp. 154, 1969.","links":{"crossRefLink":"https://doi.org/10.1111/j.1749-6632.1969.tb13043.x"},"title":"SATELLITE HIGH RESOLUTION RADAR MAPPING TECHNIQUES"},{"order":"7","displayText":"John J. Kovaly, \"RADAR TECHNIQUES FOR PLANETARY MAPPING WITH ORBITING VEHICLE\", <i>Annals of the New York Academy of Sciences</i>, vol. 187, pp. 154, 1972.","links":{"crossRefLink":"https://doi.org/10.1111/j.1749-6632.1972.tb48326.x"},"title":"RADAR TECHNIQUES FOR PLANETARY MAPPING WITH ORBITING VEHICLE"},{"order":"8","displayText":"V. K. Volosyuk, 2 V. F. Kravchenko, A. V. Ksendzuk, V. I. Pustovoit, \"Modified method of antenna aperture synthesis\", <i>Doklady Physics</i>, vol. 49, pp. 357, 2004.","links":{"crossRefLink":"https://doi.org/10.1134/1.1774060"},"title":"Modified method of antenna aperture synthesis"},{"order":"9","displayText":"Michael Haney, Demetri Psaltis, \"Real-time programmable acoustooptic synthetic aperture radar processor\", <i>Applied Optics</i>, vol. 27, pp. 1786, 1988.","links":{"crossRefLink":"https://doi.org/10.1364/AO.27.001786"},"title":"Real-time programmable acoustooptic synthetic aperture radar processor"},{"order":"10","displayText":"G. Leonard Tyler, \"The bistatic continuous-wave radar method for the study of planetary surfaces\", <i>Journal of Geophysical Research</i>, vol. 71, pp. 1559, 1966.","links":{"crossRefLink":"https://doi.org/10.1029/JZ071i006p01559"},"title":"The bistatic, continuous-wave radar method for the study of planetary surfaces"},{"order":"11","displayText":"Abdullah Salman Alsalman, \"Interpretation of Radarsat-1 SAR Imagery of Riyadh for Mapping Applications\", <i>Journal of King Saud University - Engineering Sciences</i>, vol. 22, pp. 89, 2010.","links":{"crossRefLink":"https://doi.org/10.1016/S1018-3639(18)30496-3"},"title":"Interpretation of Radarsat-1 SAR Imagery of Riyadh for Mapping Applications"},{"order":"12","displayText":"Robert N. Trebits, <i>Principles of Modern Radar</i>, pp. 502, 1987.","links":{"crossRefLink":"https://doi.org/10.1007/978-1-4613-1971-9_16"},"title":""},{"order":"13","displayText":"M. Lang, <i>Technische Anwendungen des Lasers</i>, pp. 270, 1975.","links":{"crossRefLink":"https://doi.org/10.1007/978-3-642-93030-0_7"},"title":""}]},"formulaStrippedArticleTitle":"A Comparison of Techniques for Achieving Fine Azimuth Resolution","nonIeeeCitationCount":"13","contentTypeDisplay":"Journals","patentCitationCount":"0","mlTime":"PT0.455958S","lastupdate":"2021-10-05","title":"A Comparison of Techniques for Achieving Fine Azimuth Resolution","contentType":"periodicals","ieeeCitationCount":"17","publicationNumber":"5008109"},{"_id":5008418,"paperCitations":{"ieee":[{"order":"1","displayText":"E. Pusone, L. Lloyd, \"Synthetic aperture sonar: An analysis of beamforming and system design\", <i>Acoustics Speech and Signal Processing IEEE International Conference on ICASSP '84.</i>, vol. 9, pp. 754-757, 1984.","links":{"documentLink":"/document/1172656","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=1172656","pdfSize":"127KB"},"title":"Synthetic aperture sonar: An analysis of beamforming and system design"},{"order":"2","displayText":"K. Tomiyasu, \"Tutorial review of synthetic-aperture radar (SAR) with applications to imaging of the ocean surface\", <i>Proceedings of the IEEE</i>, vol. 66, no. 5, pp. 563-583, 1978.","links":{"documentLink":"/document/1455230","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=1455230","pdfSize":"5361KB"},"title":"Tutorial review of synthetic-aperture radar (SAR) with applications to imaging of the ocean surface"},{"order":"3","displayText":"John C. Kirk, \"A Discussion of Digital Processing in Synthetic Aperture Radar\", <i>Aerospace and Electronic Systems IEEE Transactions on</i>, vol. AES-11, no. 3, pp. 326-337, 1975.","links":{"documentLink":"/document/4101412","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=4101412","pdfSize":"2358KB"},"title":"A Discussion of Digital Processing in Synthetic Aperture Radar"},{"order":"4","displayText":"Nadav Levanon, \"Some Results from Utilizing Doppler Derivatives\", <i>Aerospace and Electronic Systems IEEE Transactions on</i>, vol. AES-16, no. 5, pp. 727-729, 1980.","links":{"documentLink":"/document/4102391","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=4102391","pdfSize":"384KB"},"title":"Some Results from Utilizing Doppler Derivatives"},{"order":"5","displayText":"I. Bar-David, \"Estimation of linear weighting functions in Gaussian noise\", <i>Information Theory IEEE Transactions on</i>, vol. 14, no. 3, pp. 395-407, 1968.","links":{"documentLink":"/document/1054161","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=1054161","pdfSize":"1491KB"},"title":"Estimation of linear weighting functions in Gaussian noise"},{"order":"6","displayText":"R.K. Moore, J.W. Rouse, \"Electronic processing for synthetic aperture array radar\", <i>Proceedings of the IEEE</i>, vol. 55, no. 2, pp. 233-234, 1967.","links":{"documentLink":"/document/1447386","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=1447386","pdfSize":"175KB"},"title":"Electronic processing for synthetic aperture array radar"},{"order":"7","displayText":"Alfredo Renga, Maria Daniela Graziano, Antonio Moccia, \"Formation Flying SAR: Analysis of Imaging Performance by Array Theory\", <i>Aerospace and Electronic Systems IEEE Transactions on</i>, vol. 57, no. 3, pp. 1480-1497, 2021.","links":{"documentLink":"/document/9288956","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=9288956","pdfSize":"3601KB"},"title":"Formation Flying SAR: Analysis of Imaging Performance by Array Theory"}],"nonIeee":[{"order":"1","displayText":"Feng Kongyu, \"Effects of antenna aperture phase distribution on the synthetic array pattern and the doppler-delay response\", <i>Journal of Electronics (China)</i>, vol. 1, pp. 133, 1984.","links":{"crossRefLink":"https://doi.org/10.1007/BF02778394"},"title":"Effects of antenna aperture phase distribution on the synthetic array pattern and the doppler-delay response"},{"order":"2","displayText":"E. G. Pusone, L. J. Lloyd, <i>Adaptive Methods in Underwater Acoustics</i>, pp. 731, 1985.","links":{"crossRefLink":"https://doi.org/10.1007/978-94-009-5361-1_61"},"title":""},{"order":"3","displayText":"Robert N. Trebits, <i>Principles of Modern Radar</i>, pp. 502, 1987.","links":{"crossRefLink":"https://doi.org/10.1007/978-1-4613-1971-9_16"},"title":""},{"order":"4","displayText":"S. Marder, <i>Atmospheric Effects on Radar Target Identification and Imaging</i>, pp. 193, 1976.","links":{"crossRefLink":"https://doi.org/10.1007/978-94-010-1531-8_7"},"title":""}]},"formulaStrippedArticleTitle":"Theory and Evaluation of Gain Patterns of Synthetic Arrays","nonIeeeCitationCount":"4","contentTypeDisplay":"Journals","patentCitationCount":"0","mlTime":"PT0.263826S","lastupdate":"2021-10-02","title":"Theory and Evaluation of Gain Patterns of Synthetic Arrays","contentType":"periodicals","ieeeCitationCount":"7","publicationNumber":"5008109"},{"_id":5008420,"paperCitations":{"ieee":[{"order":"1","displayText":"Y. Ito, S. Yamazaki, \"A mobile 12 GHz DBS television receiving system\", <i>Broadcasting IEEE Transactions on</i>, vol. 35, no. 1, pp. 56-62, 1989.","links":{"documentLink":"/document/18765","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=18765","pdfSize":"861KB"},"title":"A mobile 12 GHz DBS television receiving system"},{"order":"2","displayText":"David K. Barton, \"History of Monopulse Radar in the US\", <i>Aerospace and Electronic Systems Magazine IEEE</i>, vol. 25, no. 3, pp. c1-c16, 2010.","links":{"documentLink":"/document/5464419","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=5464419","pdfSize":"14794KB"},"title":"History of Monopulse Radar in the US"},{"order":"3","displayText":"Klaus Baur, Marcel Mayer, Steffen Lutz, Thomas Walter, \"77 GHz automotive radar sensors: Antenna concept for angular measurements in azimuth and elevation\", <i>Radio and Wireless Symposium (RWS) 2013 IEEE</i>, pp. 100-102, 2013.","links":{"documentLink":"/document/6486654","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=6486654","pdfSize":"376KB"},"title":"77 GHz automotive radar sensors: Antenna concept for angular measurements in azimuth and elevation"},{"order":"4","displayText":"Nelson Jorge G. Fonseca, Michael Coudyser, Jean-Jacques Laurin, Jean-Jules Brault, \"On the Design of a Compact Neural Network-Based DOA Estimation System\", <i>Antennas and Propagation IEEE Transactions on</i>, vol. 58, no. 2, pp. 357-366, 2010.","links":{"documentLink":"/document/5345852","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=5345852","pdfSize":"1484KB"},"title":"On the Design of a Compact Neural Network-Based DOA Estimation System"}],"nonIeee":[{"order":"1","displayText":"L.K. DE SIZE, J.F. RAMSAY, <i>Apertures</i>, pp. 107, 1964.","links":{"crossRefLink":"https://doi.org/10.1016/B978-0-12-323901-3.50009-7"},"title":""},{"order":"2","displayText":"FRANCIS W. BACON, \"AN INTRODUCTION TO RADAR SENSORS\", <i>Naval Engineers Journal</i>, vol. 77, pp. 437, 1965.","links":{"crossRefLink":"https://doi.org/10.1111/j.1559-3584.1965.tb04962.x"},"title":"AN INTRODUCTION TO RADAR SENSORS"},{"order":"3","displayText":"Akihiko HIRATA, Jun TAKEUCHI, Keisuke HASHIMOTO, Jiro HIROKAWA, \"Alignment Control System Using Beam-Tilting 1-D Waveguide-Slot Array Antennas for 120-GHz-Band Corporate-Feed High-Gain 2-D Arrays\", <i>IEICE Transactions on Communications</i>, vol. E100.B, pp. 158, 2017.","links":{"crossRefLink":"https://doi.org/10.1587/transcom.2016EBP3160"},"title":"Alignment Control System Using Beam-Tilting 1-D Waveguide-Slot Array Antennas for 120-GHz-Band Corporate-Feed High-Gain 2-D Arrays"},{"order":"4","displayText":"Klaus Baur, Marcel Mayer, Steffen Lutz, Thomas Walter, \"Angular measurements in azimuth and elevation with 77\u00a0GHz radar sensors\", <i>International Journal of Microwave and Wireless Technologies</i>, vol. 5, pp. 35, 2013.","links":{"crossRefLink":"https://doi.org/10.1017/S1759078712000694"},"title":"Angular measurements in azimuth and elevation with 77\u00a0GHz radar sensors"}]},"formulaStrippedArticleTitle":"Phase-Amplitude Monopulse System","nonIeeeCitationCount":"4","contentTypeDisplay":"Journals","patentCitationCount":"0","mlTime":"PT0.090261S","lastupdate":"2021-10-05","title":"Phase-Amplitude Monopulse System","contentType":"periodicals","ieeeCitationCount":"4","publicationNumber":"5008109"},{"_id":5008421,"paperCitations":{"ieee":[{"order":"1","displayText":"J.E. Abel, S.F. George, O.D. Sledge, \"The possibility of cross modulation in the SCAMP signal processor\", <i>Proceedings of the IEEE</i>, vol. 53, no. 3, pp. 317-318, 1965.","links":{"documentLink":"/document/1445646","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=1445646","pdfSize":"256KB"},"title":"The possibility of cross modulation in the SCAMP signal processor"},{"order":"2","displayText":"John J. Kovaly, Stephen N. Miller, \"A Superlimiting Phased-Array Receiving System in a Two-Source Environment\", <i>Aerospace and Electronic Systems IEEE Transactions on</i>, vol. AES-3, no. 3, pp. 518-526, 1967.","links":{"documentLink":"/document/5408816","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=5408816","pdfSize":"3929KB"},"title":"A Superlimiting Phased-Array Receiving System in a Two-Source Environment"},{"order":"3","displayText":"Nelson M. Blachman, \"The Effect of Noise on Bearings Obtained by Amplitude Comparison\", <i>Aerospace and Electronic Systems IEEE Transactions on</i>, vol. AES-7, no. 5, pp. 1007-1009, 1971.","links":{"documentLink":"/document/4103836","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=4103836","pdfSize":"548KB"},"title":"The Effect of Noise on Bearings Obtained by Amplitude Comparison"},{"order":"4","displayText":"G. Poe, C. Chiu, \"Thermal Noise Errors in DF Monopulse Systems Having Log Amplifiers\", <i>Aerospace and Electronic Systems IEEE Transactions on</i>, vol. AES-12, no. 5, pp. 561-567, 1976.","links":{"documentLink":"/document/4101699","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=4101699","pdfSize":"1088KB"},"title":"Thermal Noise Errors in DF Monopulse Systems Having Log Amplifiers"},{"order":"5","displayText":"H. Wang, D.-G. Fang, M. Li, \"A Single-Channel Microstrip Electronic Tracking Antenna Array With Time Sequence Phase Weighting on Sub-Array\", <i>Microwave Theory and Techniques IEEE Transactions on</i>, vol. 58, no. 2, pp. 253-258, 2010.","links":{"documentLink":"/document/5395603","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=5395603","pdfSize":"1565KB"},"title":"A Single-Channel Microstrip Electronic Tracking Antenna Array With Time Sequence Phase Weighting on Sub-Array"}],"nonIeee":[{"order":"1","displayText":"L.K. DE SIZE, J.F. RAMSAY, <i>Apertures</i>, pp. 107, 1964.","links":{"crossRefLink":"https://doi.org/10.1016/B978-0-12-323901-3.50009-7"},"title":""}]},"formulaStrippedArticleTitle":"SCAMP-a single-channel monopulse radar signal processing technique","nonIeeeCitationCount":"1","contentTypeDisplay":"Journals","patentCitationCount":"0","mlTime":"PT0.080844S","lastupdate":"2021-08-14","title":"SCAMP-a single-channel monopulse radar signal processing technique","contentType":"periodicals","ieeeCitationCount":"5","publicationNumber":"5008109"},{"_id":5008422,"paperCitations":{"ieee":[{"order":"1","displayText":"M.W. Maier, C.L. Weber, \"Airborne clutter performance of randomized radar waveforms\", <i>Aerospace and Electronic Systems IEEE Transactions on</i>, vol. 31, no. 3, pp. 951-959, 1995.","links":{"documentLink":"/document/395245","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=395245","pdfSize":"860KB"},"title":"Airborne clutter performance of randomized radar waveforms"},{"order":"2","displayText":"L. Reynolds, Y. Ayasli, \"Single chip FMCW radar for target velocity and range sensing applications\", <i>Gallium Arsenide Integrated Circuit (GaAs IC) Symposium 1989. Technical Digest 1989. 11th Annual</i>, pp. 243-246, 1989.","links":{"documentLink":"/document/69334","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=69334","pdfSize":"274KB"},"title":"Single chip FMCW radar for target velocity and range sensing applications"},{"order":"3","displayText":"Zhang Jun, Zhao Jin Hua, \"A 35 GHz ground reconnaissance CW radar\", <i>Microwave and Millimeter Wave Technology Proceedings 1998. ICMMT '98. 1998 International Conference on</i>, pp. 448-451, 1998.","links":{"documentLink":"/document/768322","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=768322","pdfSize":"204KB"},"title":"A 35 GHz ground reconnaissance CW radar"},{"order":"4","displayText":"Jae-Hyun Choi, Myung-Suk Jung, Kyung-Whan Yeom, \"A Design and Assessment of a Direction Finding Proximity Fuze Sensor\", <i>Sensors Journal IEEE</i>, vol. 13, no. 8, pp. 3079-3089, 2013.","links":{"documentLink":"/document/6510437","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=6510437","pdfSize":"2591KB"},"title":"A Design and Assessment of a Direction Finding Proximity Fuze Sensor"},{"order":"5","displayText":"M.D. Pollman, P. Katzin, B. Bedard, V. Aparin, W. Grammer, R. Orgusaar, \"A MMIC radar chip for use in air-to-air missile fuzing applications\", <i>Microwave and Millimeter-Wave Monolithic Circuits Symposium 1996. Digest of Papers. IEEE 1996</i>, pp. 185-188, 1996.","links":{"documentLink":"/document/506332","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=506332","pdfSize":"430KB"},"title":"A MMIC radar chip for use in air-to-air missile fuzing applications"},{"order":"6","displayText":"M.D. Pollman, P. Katzin, B. Bedard, V. Aparin, W. Grammer, R. Orgusaar, \"A MMIC radar chip for use in air-to-air missile fuzing applications\", <i>Microwave Symposium Digest 1996. IEEE MTT-S International</i>, vol. 1, pp. 253-256 vol.1, 1996.","links":{"documentLink":"/document/508505","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=508505","pdfSize":"529KB"},"title":"A MMIC radar chip for use in air-to-air missile fuzing applications"},{"order":"7","displayText":"R.V. Garver, \"Broadband Binary 180/spl deg/ Diode Phase Modulator\", <i>PTGMTT International Symposium Digest 1964</i>, vol. 64, no. 1, pp. 199-203, 1964.","links":{"documentLink":"/document/1122456","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=1122456","pdfSize":"167KB"},"title":"Broadband Binary 180/spl deg/ Diode Phase Modulator"},{"order":"8","displayText":"C.M. Elias, \"An Ultrasonic Pseudorandom Signal-Correlation System\", <i>Sonics and Ultrasonics IEEE Transactions on</i>, vol. 27, no. 1, pp. 1-6, 1980.","links":{"documentLink":"/document/1539212","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=1539212","pdfSize":"775KB"},"title":"An Ultrasonic Pseudorandom Signal-Correlation System"},{"order":"9","displayText":"Shrawan C. Surender, Ram M. Narayanan, \"UWB Noise-OFDM Netted Radar: Physical Layer Design and Analysis\", <i>Aerospace and Electronic Systems IEEE Transactions on</i>, vol. 47, no. 2, pp. 1380-1400, 2011.","links":{"documentLink":"/document/5751265","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=5751265","pdfSize":"3847KB"},"title":"UWB Noise-OFDM Netted Radar: Physical Layer Design and Analysis"},{"order":"10","displayText":"Wei-Jen Chen, Ram M. Narayanan, \"CGLRT plus TDL Beamforming for Ultrawideband MIMO Noise Radar\", <i>Aerospace and Electronic Systems IEEE Transactions on</i>, vol. 48, no. 3, pp. 1858-1869, 2012.","links":{"documentLink":"/document/6237566","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=6237566","pdfSize":"3021KB"},"title":"CGLRT plus TDL Beamforming for Ultrawideband MIMO Noise Radar"},{"order":"11","displayText":"R. Spindel, \"An underwater acoustic pulse compression system\", <i>Acoustics Speech and Signal Processing IEEE Transactions on</i>, vol. 27, no. 6, pp. 723-728, 1979.","links":{"documentLink":"/document/1163296","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=1163296","pdfSize":"633KB"},"title":"An underwater acoustic pulse compression system"},{"order":"12","displayText":"Jesse B. Sherman, \"A Laser Radar Ranging System Using Pseudo-Random-Code Modulation\", <i>Education IEEE Transactions on</i>, vol. 9, no. 1, pp. 2-9, 1966.","links":{"documentLink":"/document/4321925","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=4321925","pdfSize":"4764KB"},"title":"A Laser Radar Ranging System Using Pseudo-Random-Code Modulation"},{"order":"13","displayText":"Pin-Heng Chen, Mahesh C. Shastry, Chieh-Ping Lai, Ram M. Narayanan, \"A Portable Real-Time Digital Noise Radar System for Through-the-Wall Imaging\", <i>Geoscience and Remote Sensing IEEE Transactions on</i>, vol. 50, no. 10, pp. 4123-4134, 2012.","links":{"documentLink":"/document/6178010","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=6178010","pdfSize":"1749KB"},"title":"A Portable Real-Time Digital Noise Radar System for Through-the-Wall Imaging"},{"order":"14","displayText":"T. Koryu Ishii, \"Analysis of Target-Speed Determination with Doppler Radar\", <i>Instrumentation and Measurement IEEE Transactions on</i>, vol. 19, no. 2, pp. 86-91, 1970.","links":{"documentLink":"/document/4313870","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=4313870","pdfSize":"1134KB"},"title":"Analysis of Target-Speed Determination with Doppler Radar"},{"order":"15","displayText":"R. Lerner, \"Communication and radar - Section B\", <i>Information Theory IEEE Transactions on</i>, vol. 9, no. 4, pp. 246-248, 1963.","links":{"documentLink":"/document/1057863","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=1057863","pdfSize":"521KB"},"title":"Communication and radar - Section B"},{"order":"16","displayText":"R.V. Garver, \"Broadband Binary 180/spl deg/ Diode Phase Modulators\", <i>Microwave Theory and Techniques IEEE Transactions on</i>, vol. 13, no. 1, pp. 32-38, 1965.","links":{"documentLink":"/document/1125925","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=1125925","pdfSize":"894KB"},"title":"Broadband Binary 180/spl deg/ Diode Phase Modulators"},{"order":"17","displayText":"T.K. Ishii, \"Error of Doppler Radar in Target Speed Determination for Traffic Control (Correspondence)\", <i>Microwave Theory and Techniques IEEE Transactions on</i>, vol. 13, no. 3, pp. 389-390, 1965.","links":{"documentLink":"/document/1126010","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=1126010","pdfSize":"256KB"},"title":"Error of Doppler Radar in Target Speed Determination for Traffic Control (Correspondence)"},{"order":"18","displayText":"John C. Hansen, \"An Integrated Error-Free Communication System\", <i>Space Electronics and Telemetry IEEE Transactions on</i>, vol. 9, no. 3, pp. 92-98, 1963.","links":{"documentLink":"/document/4337617","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=4337617","pdfSize":"1219KB"},"title":"An Integrated \"Error-Free\" Communication System"},{"order":"19","displayText":"H.E. Band, \"Noise-modulated optical radar\", <i>Proceedings of the IEEE</i>, vol. 52, no. 3, pp. 306-307, 1964.","links":{"documentLink":"/document/1444812","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=1444812","pdfSize":"282KB"},"title":"Noise-modulated optical radar"},{"order":"20","displayText":"Mingqing Wang, Sheng Liang, Shuqin Lou, \"A Tunable Repetition Rate Multiplier for Optical Phase Code Sequences\", <i>Photonics Technology Letters IEEE</i>, vol. 30, no. 22, pp. 1968-1971, 2018.","links":{"documentLink":"/document/8478792","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=8478792","pdfSize":"1284KB"},"title":"A Tunable Repetition Rate Multiplier for Optical Phase Code Sequences"},{"order":"21","displayText":"Stanis\u0142aw Grzywi\u0144ski, Stanis\u0142aw \u017bygad\u0142o, \"Determining the Effectiveness of Radio Altimeter Sensor in RestrictiveTechnical Solutions of Proximity Fuses\", <i>Military Technologies (ICMT) 2021 International Conference on</i>, pp. 1-5, 2021.","links":{"documentLink":"/document/9502752","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=9502752","pdfSize":"486KB"},"title":"Determining the Effectiveness of Radio Altimeter Sensor in RestrictiveTechnical Solutions of Proximity Fuses"}],"nonIeee":[{"order":"1","displayText":"J. L. Poirier, \"Quasi-monochromatic scattering and some possible radar applications\", <i>Radio Science</i>, vol. 3, pp. 881, 1968.","links":{"documentLink":"/document/7772748","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=7772748"},"title":"Quasi-monochromatic scattering and some possible radar applications"},{"order":"2","displayText":"W.-J. Chen, R.M. Narayanan, \"Comparison of the estimation performance of coherent and non-coherent ambiguity functions for an ultrawideband multi-input\u2013multi-output noise radar\", <i>IET Radar, Sonar & Navigation</i>, vol. 6, pp. 49, 2012.","links":{"crossRefLink":"https://doi.org/10.1049/iet-rsn.2010.0233"},"title":"Comparison of the estimation performance of coherent and non-coherent ambiguity functions for an ultrawideband multi-input\u2013multi-output noise radar"},{"order":"3","displayText":"R E Challis, V G Ivchenko, \"Sub-threshold sampling in a correlation-based ultrasonic spectrometer\", <i>Measurement Science and Technology</i>, vol. 22, pp. 025902, 2011.","links":{"crossRefLink":"https://doi.org/10.1088/0957-0233/22/2/025902"},"title":"Sub-threshold sampling in a correlation-based ultrasonic spectrometer"},{"order":"4","displayText":"Richard Challis, Vladimir Ivchenko, Raied Al-Lashi, \"Ultrasonic attenuation measurements at very high SNR: Correlation information theory and performance\", <i>Journal of Physics: Conference Series</i>, vol. 457, pp. 012004, 2013.","links":{"crossRefLink":"https://doi.org/10.1088/1742-6596/457/1/012004"},"title":"Ultrasonic attenuation measurements at very high SNR: Correlation, information theory and performance"},{"order":"5","displayText":"Qihe Pan, Ram M. Narayanan, \"Delay-Modulated RF Tag System Concept Using Ultrawideband Noise Radar Waveforms\", <i>International Journal of Distributed Sensor Networks</i>, vol. 7, pp. 156582, 2011.","links":{"crossRefLink":"https://doi.org/10.1155/2011/156582"},"title":"Delay-Modulated RF Tag System Concept Using Ultrawideband Noise Radar Waveforms"},{"order":"6","displayText":"N. Takeuchi, N. Sugimoto, H. Baba, K. Sakurai, \"Random modulation cw lidar\", <i>Applied Optics</i>, vol. 22, pp. 1382, 1983.","links":{"crossRefLink":"https://doi.org/10.1364/AO.22.001382"},"title":"Random modulation cw lidar"},{"order":"7","displayText":"Krzysztof Kulpa, <i>Advances in Sensing with Security Applications</i>, vol. 2, pp. 215, 2006.","links":{"crossRefLink":"https://doi.org/10.1007/1-4020-4295-7_10"},"title":""},{"order":"8","displayText":"William A. Holm, <i>Principles of Modern Radar</i>, pp. 397, 1987.","links":{"crossRefLink":"https://doi.org/10.1007/978-1-4613-1971-9_13"},"title":""}]},"formulaStrippedArticleTitle":"Continuous-Wave Radar with High Range Resolution and Unambiguous Velocity Determination","nonIeeeCitationCount":"8","contentTypeDisplay":"Journals","patentCitationCount":"0","mlTime":"PT0.513351S","lastupdate":"2021-10-02","title":"Continuous-Wave Radar with High Range Resolution and Unambiguous Velocity Determination","contentType":"periodicals","ieeeCitationCount":"21","publicationNumber":"5008109"},{"_id":5008423,"paperCitations":{"ieee":[{"order":"1","displayText":"C.E. Cook, J. Paolillo, \"A pulse compression predistortion function for efficient sidelobe reduction in a high-power radar\", <i>Proceedings of the IEEE</i>, vol. 52, no. 4, pp. 377-389, 1964.","links":{"documentLink":"/document/1444857","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=1444857","pdfSize":"2068KB"},"title":"A pulse compression predistortion function for efficient sidelobe reduction in a high-power radar"},{"order":"2","displayText":"Richard L. Mitchell, August W. Rihaczek, \"Matched-Filter Responses of the Linear FM Waveform\", <i>Aerospace and Electronic Systems IEEE Transactions on</i>, vol. AES-4, no. 3, pp. 417-432, 1968.","links":{"documentLink":"/document/5408997","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=5408997","pdfSize":"10005KB"},"title":"Matched-Filter Responses of the Linear FM Waveform"},{"order":"3","displayText":"Vincent C. Vannicola, \"Range Dependent Waveform of an Active Weighted Pulse Compression Receiver\", <i>Aerospace and Electronic Systems IEEE Transactions on</i>, vol. AES-5, no. 5, pp. 847-864, 1969.","links":{"documentLink":"/document/4103402","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=4103402","pdfSize":"2085KB"},"title":"Range Dependent Waveform of an Active Weighted Pulse Compression Receiver"},{"order":"4","displayText":"Stanley A. Cohen, \"Generalized Response of a Linear FM Pulse Compression Matched Filter\", <i>Aerospace and Electronic Systems IEEE Transactions on</i>, vol. AES-6, no. 5, pp. 708-712, 1970.","links":{"documentLink":"/document/4103598","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=4103598","pdfSize":"908KB"},"title":"Generalized Response of a Linear FM Pulse Compression Matched Filter"},{"order":"5","displayText":"Harry Urkowitz, J. D. Geisler, N. A. Ricciardi, \"The Effect of Weighting upon Signal-to-Noise Ratio in Pulse Bursts\", <i>Aerospace and Electronic Systems IEEE Transactions on</i>, vol. AES-9, no. 4, pp. 486-494, 1973.","links":{"documentLink":"/document/4103162","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=4103162","pdfSize":"1821KB"},"title":"The Effect of Weighting upon Signal-to-Noise Ratio in Pulse Bursts"},{"order":"6","displayText":"Leon W. Couch, \"Effects of Modulation Nonlinearity on the Range Response of FM Radars\", <i>Aerospace and Electronic Systems IEEE Transactions on</i>, vol. AES-9, no. 4, pp. 598-606, 1973.","links":{"documentLink":"/document/4103176","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=4103176","pdfSize":"1755KB"},"title":"Effects of Modulation Nonlinearity on the Range Response of FM Radars"},{"order":"7","displayText":"Charles R. Meyer, \"An Iterative Parametric Spectral Estimation Technique for High-Resolution Pulse-Echo Ultrasound\", <i>Biomedical Engineering IEEE Transactions on</i>, vol. BME-26, no. 4, pp. 207-212, 1979.","links":{"documentLink":"/document/4123031","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=4123031","pdfSize":"1167KB"},"title":"An Iterative, Parametric Spectral Estimation Technique for High-Resolution Pulse-Echo Ultrasound"},{"order":"8","displayText":"J. J. Gerald Mccue, \"Radio-Frequency Interference Among Linear-FM Radars\", <i>Electromagnetic Compatibility IEEE Transactions on</i>, vol. EMC-21, no. 3, pp. 228-246, 1979.","links":{"documentLink":"/document/4091286","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=4091286","pdfSize":"3063KB"},"title":"Radio-Frequency Interference Among Linear-FM Radars"},{"order":"9","displayText":"Minglei Cui, Lin Zou, Xuegang Wang, \"An ultra-low sidelobe pulse-compression filter\", <i>Region 10 Symposium 2014 IEEE</i>, pp. 536-539, 2014.","links":{"documentLink":"/document/6863092","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=6863092","pdfSize":"209KB"},"title":"An ultra-low sidelobe pulse-compression filter"},{"order":"10","displayText":"R. Lerner, \"Communication and radar - Section B\", <i>Information Theory IEEE Transactions on</i>, vol. 9, no. 4, pp. 246-248, 1963.","links":{"documentLink":"/document/1057863","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=1057863","pdfSize":"521KB"},"title":"Communication and radar - Section B"},{"order":"11","displayText":"E. Mosca, \"Sidelobe reduction in phase-coded pulse compression radars (Corresp.)\", <i>Information Theory IEEE Transactions on</i>, vol. 13, no. 1, pp. 131-134, 1967.","links":{"documentLink":"/document/1053936","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=1053936","pdfSize":"465KB"},"title":"Sidelobe reduction in phase-coded pulse compression radars (Corresp.)"},{"order":"12","displayText":"R. Evans, T. Fortmann, A. Cantoni, \"Envelope-constrained filters--I: Theory and applications\", <i>Information Theory IEEE Transactions on</i>, vol. 23, no. 4, pp. 421-434, 1977.","links":{"documentLink":"/document/1055752","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=1055752","pdfSize":"1501KB"},"title":"Envelope-constrained filters--I: Theory and applications"},{"order":"13","displayText":"W. Huber, \"Maximization of lineal recording density\", <i>Magnetics IEEE Transactions on</i>, vol. 13, no. 5, pp. 1208-1210, 1977.","links":{"documentLink":"/document/1059533","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=1059533","pdfSize":"329KB"},"title":"Maximization of lineal recording density"},{"order":"14","displayText":"G.R. Nudd, O.W. Otto, \"Real-Time Fourier Analysis of Spread Spectrum Signals Using Surface-Wave-Implemented Chirp-Z Transformation (Short Papers)\", <i>Microwave Theory and Techniques IEEE Transactions on</i>, vol. 24, no. 1, pp. 54-56, 1976.","links":{"documentLink":"/document/1128768","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=1128768","pdfSize":"522KB"},"title":"Real-Time Fourier Analysis of Spread Spectrum Signals Using Surface-Wave-Implemented Chirp-Z Transformation (Short Papers)"},{"order":"15","displayText":"F.E. Nathanson, M. Davidson, \"A coherent frequency waveform synthesizer\", <i>Proceedings of the IEEE</i>, vol. 51, no. 12, pp. 1773-1774, 1963.","links":{"documentLink":"/document/1444626","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=1444626","pdfSize":"740KB"},"title":"A coherent frequency waveform synthesizer"},{"order":"16","displayText":"Neal W. Smith, Mark T. Frankford, Richard M. Thompson, \"Computationally Efficient Narrowband RFI Mitigation for Pulse Compression Radar\", <i>Radar Conference (RADAR) 2020 IEEE International</i>, pp. 850-855, 2020.","links":{"documentLink":"/document/9114639","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=9114639","pdfSize":"973KB"},"title":"Computationally Efficient Narrowband RFI Mitigation for Pulse Compression Radar"},{"order":"17","displayText":"Hakan Uyan\u0131k, Murat K\u00f6seo\u011flu, \"Performance Evaluation of Different Window Functions for Audio Fingerprint Based Audio Search Algorithm\", <i>Multidisciplinary Studies and Innovative Technologies (ISMSIT) 2020 4th International Symposium on</i>, pp. 1-4, 2020.","links":{"documentLink":"/document/9255225","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=9255225","pdfSize":"210KB"},"title":"Performance Evaluation of Different Window Functions for Audio Fingerprint Based Audio Search Algorithm"}],"nonIeee":[{"order":"1","displayText":"F. K. Lam, \"An Economical Implementation of an Ultrasonic Pulse Compression System for Non-Destructive Testing\", <i>International Journal of Electrical Engineering Education</i>, vol. 16, pp. 59, 1979.","links":{"crossRefLink":"https://doi.org/10.1177/002072097901600116"},"title":"An Economical Implementation of an Ultrasonic Pulse Compression System for Non-Destructive Testing"},{"order":"2","displayText":"<i>Window Functions and Their Applications in Signal Processing</i>, 2013.","links":{"crossRefLink":"https://doi.org/10.1201/b15570-10"},"title":""},{"order":"3","displayText":"Pu Zhang, Qiguang Feng, Wei Li, Qiang Zheng, You Wang, \"Simultaneous OTDR Dynamic Range and Spatial Resolution Enhancement by Digital LFM Pulse and Short-Time FrFT\", <i>Applied Sciences</i>, vol. 9, pp. 668, 2019.","links":{"crossRefLink":"https://doi.org/10.3390/app9040668"},"title":"Simultaneous OTDR Dynamic Range and Spatial Resolution Enhancement by Digital LFM Pulse and Short-Time FrFT"},{"order":"4","displayText":"Renhong Xie, Shuai Qiao, Wen Qiu, Bingxiu Wang, Yibin Rui, Peng Li, Shanhong Guo, Kezhi Mao, Xudong Jiang, <i>Tenth International Conference on Signal Processing Systems</i>, pp. 4, 2019.","links":{"crossRefLink":"https://doi.org/10.1117/12.2516146"},"title":""},{"order":"5","displayText":"Lucas Giroto de Oliveira, Mateus de L. Filomeno, Luiz Fernando Colla, H. Vincent Poor, Mois\u00e9s V. Ribeiro, \"Analysis of typical PLC pulses for sensing high-impedance faults based on time-domain reflectometry\", <i>International Journal of Electrical Power & Energy Systems</i>, vol. 135, pp. 107168, 2022.","links":{"crossRefLink":"https://doi.org/10.1016/j.ijepes.2021.107168"},"title":"Analysis of typical PLC pulses for sensing high-impedance faults based on time-domain reflectometry"}]},"formulaStrippedArticleTitle":"Sidelobe Suppression in a Range-Channel Pulse-Compression Radar","nonIeeeCitationCount":"5","contentTypeDisplay":"Journals","patentCitationCount":"2","mlTime":"PT0.376764S","lastupdate":"2021-11-20","title":"Sidelobe Suppression in a Range-Channel Pulse-Compression Radar","contentType":"periodicals","ieeeCitationCount":"17","publicationNumber":"5008109"},{"_id":5008424,"paperCitations":{"ieee":[{"order":"1","displayText":"A.W. Rihaczek, \"Doppler-tolerant signal waveforms\", <i>Proceedings of the IEEE</i>, vol. 54, no. 6, pp. 849-857, 1966.","links":{"documentLink":"/document/1446820","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=1446820","pdfSize":"852KB"},"title":"Doppler-tolerant signal waveforms"},{"order":"2","displayText":"J.J. Kroszczynski, \"Pulse compression by means of linear-period modulation\", <i>Proceedings of the IEEE</i>, vol. 57, no. 7, pp. 1260-1266, 1969.","links":{"documentLink":"/document/1449160","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=1449160","pdfSize":"545KB"},"title":"Pulse compression by means of linear-period modulation"},{"order":"3","displayText":"M.W. Casseday, N.J. Berg, I.J. Abramovitz, J.N. Lee, \"Wide-Band Signal Processing Using the Two-Beam Surface Acoustic Wave Acoustooptic Time Integrating Correlator\", <i>Sonics and Ultrasonics IEEE Transactions on</i>, vol. 28, no. 3, pp. 205-212, 1981.","links":{"documentLink":"/document/1539323","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=1539323","pdfSize":"716KB"},"title":"Wide-Band Signal Processing Using the Two-Beam Surface Acoustic Wave Acoustooptic Time Integrating Correlator"},{"order":"4","displayText":"J.J.G. McCue, \"Modulation Diversity for Pulse-Compressing Radars\", <i>Aerospace and Electronic Systems IEEE Transactions on</i>, vol. AES-13, no. 5, pp. 541-544, 1977.","links":{"documentLink":"/document/4101867","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=4101867","pdfSize":"764KB"},"title":"Modulation Diversity for Pulse-Compressing Radars"},{"order":"5","displayText":"Otmar Loffeld, \"An Alternative Derivation of the Method of Stationary Phase for Multivariate Signals\", <i>Geoscience and Remote Sensing IEEE Transactions on</i>, vol. 50, no. 7, pp. 2710-2719, 2012.","links":{"documentLink":"/document/6112210","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=6112210","pdfSize":"570KB"},"title":"An Alternative Derivation of the Method of Stationary Phase for Multivariate Signals"},{"order":"6","displayText":"R. Lerner, \"Communication and radar - Section B\", <i>Information Theory IEEE Transactions on</i>, vol. 9, no. 4, pp. 246-248, 1963.","links":{"documentLink":"/document/1057863","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=1057863","pdfSize":"521KB"},"title":"Communication and radar - Section B"},{"order":"7","displayText":"M.W. Casseday, N.J. Berg, I.J. Abramovitz, J.N. Lee, \"Wide-Band Signal Processing Using the Two-Beam Surface Acoustic Wave Acoustooptic Time Integrating Correlator\", <i>Microwave Theory and Techniques IEEE Transactions on</i>, vol. 29, no. 5, pp. 483-490, 1981.","links":{"documentLink":"/document/1130381","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=1130381","pdfSize":"1999KB"},"title":"Wide-Band Signal Processing Using the Two-Beam Surface Acoustic Wave Acoustooptic Time Integrating Correlator"},{"order":"8","displayText":"M. Bernfeld, \"Pulse compression techniques\", <i>Proceedings of the IEEE</i>, vol. 51, no. 9, pp. 1261-1261, 1963.","links":{"documentLink":"/document/1444462","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=1444462","pdfSize":"102KB"},"title":"Pulse compression techniques"},{"order":"9","displayText":"Veerendra Mittapally, Juned Ansari, Vikas Patel, \"High PSL Radar Pulse Compression using Neural Network\", <i>Microwave and RF Conference (IMaRC) 2018 IEEE MTT-S International</i>, pp. 1-4, 2018.","links":{"documentLink":"/document/8877226","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=8877226","pdfSize":"464KB"},"title":"High PSL Radar Pulse Compression using Neural Network"},{"order":"10","displayText":"Seema Sud, \"Use of the Chype Pulse and the Fractional Fourier Transform for Performance and Efficiency in Doppler Variant Radar Applications\", <i>SoutheastCon 2021</i>, pp. 1-5, 2021.","links":{"documentLink":"/document/9401866","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=9401866","pdfSize":"1087KB"},"title":"Use of the Chype Pulse and the Fractional Fourier Transform for Performance and Efficiency in Doppler Variant Radar Applications"}],"nonIeee":[{"order":"1","displayText":"Vadym Pazynin, Kostyantyn Sirenko, Yuriy Sirenko, <i>Electromagnetic Waves in Complex Systems</i>, vol. 91, pp. 327, 2016.","links":{"crossRefLink":"https://doi.org/10.1007/978-3-319-31631-4_6"},"title":""},{"order":"2","displayText":"Qiming Zhao, Qinyu Zhang, Naitong Zhang, <i>Wireless Internet</i>, vol. 98, pp. 154, 2012.","links":{"crossRefLink":"https://doi.org/10.1007/978-3-642-30493-4_17"},"title":""},{"order":"3","displayText":"Meelis Noemm, Peter A. Hoeher, \"CutFM sonar signal design\", <i>Applied Acoustics</i>, vol. 90, pp. 95, 2015.","links":{"crossRefLink":"https://doi.org/10.1016/j.apacoust.2014.10.011"},"title":"CutFM sonar signal design"},{"order":"4","displayText":"Douglas A. Abraham, <i>Computer-Based Analysis of the Stochastic Stability of Mechanical Structures Driven by White and Colored Noise</i>, pp. 457, 2019.","links":{"crossRefLink":"https://doi.org/10.1007/978-3-319-92983-5_8"},"title":""},{"order":"5","displayText":"Eugen Skudrzyk, <i>The Foundations of Acoustics</i>, pp. 236, 1971.","links":{"crossRefLink":"https://doi.org/10.1007/978-3-7091-8255-0_13"},"title":""},{"order":"6","displayText":"O. P. Piddubniak, N. G. Piddubniak, \"Scattering of Frequency-Modulated Sound Pulses on a Circular Cylindrical Thin Elastic Shell Containing a Slit\", <i>Journal of Mathematical Sciences</i>, 2020.","links":{"crossRefLink":"https://doi.org/10.1007/s10958-020-04796-z"},"title":"Scattering of Frequency-Modulated Sound Pulses on a Circular Cylindrical Thin Elastic Shell Containing a Slit"},{"order":"7","displayText":"R.K. McCargar, S.D. Storm, G.E. Smith, J.L. Garry, \"Highly Doppler-tolerant pulsed waveform\", <i>Electronics Letters</i>, 2020.","links":{"crossRefLink":"https://doi.org/10.1049/el.2020.1794"},"title":"Highly Doppler-tolerant pulsed waveform"}]},"formulaStrippedArticleTitle":"A Large Time-Bandwidth Product Pulse-Compression Technique","nonIeeeCitationCount":"7","contentTypeDisplay":"Journals","patentCitationCount":"1","mlTime":"PT0.401233S","lastupdate":"2021-10-02","title":"A Large Time-Bandwidth Product Pulse-Compression Technique","contentType":"periodicals","ieeeCitationCount":"10","publicationNumber":"5008109"},{"_id":5008426,"formulaStrippedArticleTitle":"An RF Multiple Beam-Forming Technique","paperCitations":{"ieee":[{"order":"1","displayText":"H.A. Malliot, \"Wide swath SAR and radar altimeter\", <i>Aerospace Applications Conference 1993. Digest. 1993 IEEE</i>, pp. 87-97, 1993.","links":{"documentLink":"/document/255330","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=255330","pdfSize":"611KB"},"title":"Wide swath SAR and radar altimeter"},{"order":"2","displayText":"H.A. Malliot, \"A cross beam interferometer radiometer for high resolution microwave sensing\", <i>Aerospace Applications Conference 1993. Digest. 1993 IEEE</i>, pp. 77-86, 1993.","links":{"documentLink":"/document/255331","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=255331","pdfSize":"590KB"},"title":"A cross beam interferometer radiometer for high resolution microwave sensing"},{"order":"3","displayText":"Hung Yee, G. Crain, \"Beam steering technique for Butler arrays\", <i>Antennas and Propagation Society International Symposium 1976</i>, vol. 14, pp. 141-144, 1976.","links":{"documentLink":"/document/1147641","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=1147641","pdfSize":"154KB"},"title":"Beam steering technique for Butler arrays"},{"order":"4","displayText":"Silvano Pupolin, \"MIMO systems\", <i>Satellite Telecommunications (ESTEL) 2012 IEEE First AESS European Conference on</i>, pp. 1-6, 2012.","links":{"documentLink":"/document/6400139","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=6400139","pdfSize":"1709KB"},"title":"MIMO systems"},{"order":"5","displayText":"Weile Zhai, Aijun Wen, Wu Zhang, Zhaoyang Tu, Huixing Zhang, Zhongguo Xiu, \"A Multichannel Phase Tunable Microwave Photonic Mixer With High Conversion Gain and Elimination of Dispersion-Induced Power Fading\", <i>Photonics Journal IEEE</i>, vol. 10, no. 1, pp. 1-10, 2018.","links":{"documentLink":"/document/8194839","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=8194839","pdfSize":"881KB"},"title":"A Multichannel Phase Tunable Microwave Photonic Mixer With High Conversion Gain and Elimination of Dispersion-Induced Power Fading"},{"order":"6","displayText":"Mario Sch\u00fchler, \"On Evaluation of Beamforming Networks\", <i>Antennas and Wireless Propagation Letters IEEE</i>, vol. 13, pp. 766-769, 2014.","links":{"documentLink":"/document/6786373","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=6786373","pdfSize":"806KB"},"title":"On Evaluation of Beamforming Networks"},{"order":"7","displayText":"H. Moody, \"The systematic design of the Butler matrix\", <i>Antennas and Propagation IEEE Transactions on</i>, vol. 12, no. 6, pp. 786-788, 1964.","links":{"documentLink":"/document/1138319","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=1138319","pdfSize":"341KB"},"title":"The systematic design of the Butler matrix"},{"order":"8","displayText":"J. Hinton, \"Approximate difference pattern response of the weighted multibeam array\", <i>Antennas and Propagation IEEE Transactions on</i>, vol. 30, no. 5, pp. 1025-1027, 1982.","links":{"documentLink":"/document/1142895","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=1142895","pdfSize":"280KB"},"title":"Approximate difference pattern response of the weighted multibeam array"},{"order":"9","displayText":"G. Kefalas, \"A Phased-Array Ground Terminal for Satellite Communications\", <i>Communication Technology IEEE Transactions on</i>, vol. 13, no. 4, pp. 512-525, 1965.","links":{"documentLink":"/document/1089164","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=1089164","pdfSize":"1530KB"},"title":"A Phased-Array Ground Terminal for Satellite Communications"},{"order":"10","displayText":"Buford R. Jean, John W. Rouse, \"A Multiple Beam Synthetic Aperture Radar Design Concept for Geoscience Applications\", <i>Geoscience and Remote Sensing IEEE Transactions on</i>, vol. GE-21, no. 2, pp. 201-207, 1983.","links":{"documentLink":"/document/4157387","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=4157387","pdfSize":"2287KB"},"title":"A Multiple Beam Synthetic Aperture Radar Design Concept for Geoscience Applications"},{"order":"11","displayText":"Krzysztof Wincza, Slawomir Gruszczynski, \"Broadband Integrated  $8 times 8$  Butler Matrix Utilizing Quadrature Couplers and Schiffman Phase Shifters for Multibeam Antennas With Broadside Beam\", <i>Microwave Theory and Techniques IEEE Transactions on</i>, vol. 64, no. 8, pp. 2596-2604, 2016.","links":{"documentLink":"/document/7502189","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=7502189","pdfSize":"3255KB"},"title":"Broadband Integrated  $8 \\times 8$  Butler Matrix Utilizing Quadrature Couplers and Schiffman Phase Shifters for Multibeam Antennas With Broadside Beam"},{"order":"12","displayText":"Zhaonian Li, Xiaoming Yu, Chen Wu, J. Litva, \"A 4-element multibeam microstrip smart antenna system\", <i>Antennas and Propagation Society International Symposium 1997. IEEE. 1997 Digest</i>, vol. 1, pp. 2-5 vol.1, 1997.","links":{"documentLink":"/document/630059","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=630059","pdfSize":"217KB"},"title":"A 4-element multibeam microstrip smart antenna system"},{"order":"13","displayText":"Heinrich Edgar Arnold Laue, Warren Paul du Plessis, \"A Checkered Network for Implementing Arbitrary Overlapped Feed Networks\", <i>Microwave Theory and Techniques IEEE Transactions on</i>, vol. 67, no. 11, pp. 4632-4640, 2019.","links":{"documentLink":"/document/8854190","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=8854190","pdfSize":"1990KB"},"title":"A Checkered Network for Implementing Arbitrary Overlapped Feed Networks"},{"order":"14","displayText":"Y. Jay Guo, Maral Ansari, Nelson J. G. Fonseca, \"Circuit Type Multiple Beamforming Networks for Antenna Arrays in 5G and 6G Terrestrial and Non-Terrestrial Networks\", <i>Microwaves IEEE Journal of</i>, vol. 1, no. 3, pp. 704-722, 2021.","links":{"documentLink":"/document/9446535","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=9446535","pdfSize":"7249KB"},"title":"Circuit Type Multiple Beamforming Networks for Antenna Arrays in 5G and 6G Terrestrial and Non-Terrestrial Networks"}],"nonIeee":[{"order":"1","displayText":"Eric Amyotte, Lu\u00eds Martins Camelo, <i>Space Antenna Handbook</i>, pp. 466, 2012.","links":{"crossRefLink":"https://doi.org/10.1002/9781119945147.ch12"},"title":""},{"order":"2","displayText":"Ammad Akram, Paul S. Cannon, \"Passive beam forming and spatial diversity in meteor scatter communication systems\", <i>Radio Science</i>, vol. 31, pp. 367, 1996.","links":{"documentLink":"/document/7769822","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=7769822"},"title":"Passive beam forming and spatial diversity in meteor scatter communication systems"},{"order":"3","displayText":"Ammad Akram, Paul S. Cannon, \"A meteor scatter prediction model and its application to adaptive beam steering\", <i>Radio Science</i>, vol. 32, pp. 1023, 1997.","links":{"documentLink":"/document/7769491","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=7769491"},"title":"A meteor scatter prediction model and its application to adaptive beam steering"},{"order":"4","displayText":"James S. Ajioka, Jerry L. McFarland, <i>Antenna Handbook</i>, pp. 1313, 1988.","links":{"crossRefLink":"https://doi.org/10.1007/978-1-4615-6459-1_19"},"title":""}]},"nonIeeeCitationCount":"4","contentTypeDisplay":"Journals","patentCitationCount":"1","mlTime":"PT0.411039S","lastupdate":"2021-10-02","title":"An RF Multiple Beam-Forming Technique","contentType":"periodicals","ieeeCitationCount":"14","publicationNumber":"5008109"},{"_id":5008445,"paperCitations":{"ieee":[{"order":"1","displayText":"M.A. Breuer, \"General survey of design automation of digital computers\", <i>Proceedings of the IEEE</i>, vol. 54, no. 12, pp. 1708-1721, 1966.","links":{"documentLink":"/document/1447182","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=1447182","pdfSize":"1717KB"},"title":"General survey of design automation of digital computers"}]},"formulaStrippedArticleTitle":"Self-Testing and Verification Techniques as Applied to an Airborne Military Guidance Computer","nonIeeeCitationCount":"0","contentTypeDisplay":"Journals","patentCitationCount":"0","mlTime":"PT0.063077S","lastupdate":"2021-10-02","title":"Self-Testing and Verification Techniques as Applied to an Airborne Military Guidance Computer","contentType":"periodicals","ieeeCitationCount":"1","publicationNumber":"5008109"},{"_id":5008459,"formulaStrippedArticleTitle":"The Minimum Noise of Varactor Amplifiers","nonIeeeCitationCount":"0","contentTypeDisplay":"Journals","patentCitationCount":"0","mlTime":"PT0.011588S","lastupdate":"2021-10-02","title":"The Minimum Noise of Varactor Amplifiers","contentType":"periodicals","ieeeCitationCount":"0","publicationNumber":"5008109"},{"_id":5008460,"paperCitations":{"ieee":[{"order":"1","displayText":"Jian-Ming Ouyang, Yan-Yun Ma, Fu-Qiu Shao, Tong-Pu Yu, De-Bin Zou, \"Ionization Effect of Atmosphere by Prompt $gamma $ Rays From High-Altitude Nuclear Explosions\", <i>Nuclear Science IEEE Transactions on</i>, vol. 61, no. 3, pp. 1433-1438, 2014.","links":{"documentLink":"/document/6825946","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=6825946","pdfSize":"1024KB"},"title":"Ionization Effect of Atmosphere by Prompt $\\gamma $ Rays From High-Altitude Nuclear Explosions"}],"nonIeee":[{"order":"1","displayText":"H. R. Willard, James F. Kenney, \"Ionospheric effects of high-altitude nuclear tests\", <i>Journal of Geophysical Research</i>, vol. 68, pp. 2053, 1963.","links":{"crossRefLink":"https://doi.org/10.1029/JZ068i007p02053"},"title":"Ionospheric effects of high-altitude nuclear tests"},{"order":"2","displayText":"T. Madden, W. Thompson, \"Low-frequency electromagnetic oscillations of the Earth-ionosphere cavity\", <i>Reviews of Geophysics</i>, vol. 3, pp. 211, 1965.","links":{"crossRefLink":"https://doi.org/10.1029/RG003i002p00211"},"title":"Low-frequency electromagnetic oscillations of the Earth-ionosphere cavity"},{"order":"3","displayText":"H. A. BUCKMASTER, J. D. SKIRROW, \"VLF Phase Anomaly induced by a Nuclear Explosion\", <i>Nature</i>, vol. 218, pp. 155, 1968.","links":{"crossRefLink":"https://doi.org/10.1038/218155a0"},"title":"VLF Phase Anomaly induced by a Nuclear Explosion"},{"order":"4","displayText":"Earle R. Williams, \"The global electrical circuit: A review\", <i>Atmospheric Research</i>, vol. 91, pp. 140, 2009.","links":{"crossRefLink":"https://doi.org/10.1016/j.atmosres.2008.05.018"},"title":"The global electrical circuit: A review"},{"order":"5","displayText":"Heng Xu, Jian-Ming Ouyang, Shang-Wu Wang, Yun Liu, Xu Sun, \"Impact of atmospheric ionization by delayed radiation from high-altitude nuclear explosions on radio communication\", <i>Nuclear Science and Techniques</i>, vol. 30, 2019.","links":{"crossRefLink":"https://doi.org/10.1007/s41365-019-0703-2"},"title":"Impact of atmospheric ionization by delayed radiation from high-altitude nuclear explosions on radio communication"},{"order":"6","displayText":"Ian Alberts, <i>Oxide Electronics</i>, pp. 553, 2021.","links":{"crossRefLink":"https://doi.org/10.1002/9781119529538.ch16"},"title":""}]},"formulaStrippedArticleTitle":"The Effect of High-Altitude Nuclear Explosions on Radio Communication","nonIeeeCitationCount":"6","contentTypeDisplay":"Journals","patentCitationCount":"0","mlTime":"PT0.119769S","lastupdate":"2021-10-02","title":"The Effect of High-Altitude Nuclear Explosions on Radio Communication","contentType":"periodicals","ieeeCitationCount":"1","publicationNumber":"5008109"},{"_id":5008461,"formulaStrippedArticleTitle":"The Totem Pole","nonIeeeCitationCount":"0","contentTypeDisplay":"Journals","patentCitationCount":"0","mlTime":"PT0.013936S","lastupdate":"2021-10-02","title":"The Totem Pole","contentType":"periodicals","ieeeCitationCount":"0","publicationNumber":"5008109"},{"_id":5008464,"paperCitations":{"ieee":[{"order":"1","displayText":"A. Kusiak, C. Kurasek, \"Data mining of printed-circuit board defects\", <i>Robotics and Automation IEEE Transactions on</i>, vol. 17, no. 2, pp. 191-196, 2001.","links":{"documentLink":"/document/928564","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=928564","pdfSize":"472KB"},"title":"Data mining of printed-circuit board defects"},{"order":"2","displayText":"D.S. Zrnic, \"Second-order approximation of the autocorrelation matrix function\", <i>Proceedings of the IEEE</i>, vol. 61, no. 3, pp. 387-388, 1973.","links":{"documentLink":"/document/1450969","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=1450969","pdfSize":"198KB"},"title":"Second-order approximation of the autocorrelation matrix function"},{"order":"3","displayText":"Karim Tekkouk, Mauro Ettorre, Ronan Sauleau, \"Multibeam Pillbox Antenna Integrating Amplitude-Comparison Monopulse Technique in the 24 GHz Band for Tracking Applications\", <i>Antennas and Propagation IEEE Transactions on</i>, vol. 66, no. 5, pp. 2616-2621, 2018.","links":{"documentLink":"/document/8302976","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=8302976","pdfSize":"2608KB"},"title":"Multibeam Pillbox Antenna Integrating Amplitude-Comparison Monopulse Technique in the 24 GHz Band for Tracking Applications"}]},"formulaStrippedArticleTitle":"Multiple-Target Data Handling with a Monopulse Radar","nonIeeeCitationCount":"0","contentTypeDisplay":"Journals","patentCitationCount":"0","mlTime":"PT0.136468S","lastupdate":"2021-08-14","title":"Multiple-Target Data Handling with a Monopulse Radar","contentType":"periodicals","ieeeCitationCount":"3","publicationNumber":"5008109"},{"_id":5008482,"paperCitations":{"ieee":[{"order":"1","displayText":"Clifford D. Ferris, Larry R. Stewart, \"Electrode-Produced Signal Distortion in Electrophysiological Recording Systems\", <i>Biomedical Engineering IEEE Transactions on</i>, vol. BME-21, no. 4, pp. 318-326, 1974.","links":{"documentLink":"/document/4120788","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=4120788","pdfSize":"6191KB"},"title":"Electrode-Produced Signal Distortion in Electrophysiological Recording Systems"},{"order":"2","displayText":"Steven E. Fox, \"Solutions to Three Capacitance Problems in Intracellular Single-Electrode Bridge Amplifiers\", <i>Biomedical Engineering IEEE Transactions on</i>, vol. BME-29, no. 9, pp. 662-666, 1982.","links":{"documentLink":"/document/4121488","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=4121488","pdfSize":"1171KB"},"title":"Solutions to Three Capacitance Problems in Intracellular Single-Electrode Bridge Amplifiers"},{"order":"3","displayText":"R. C. Gesteland, B. Howland, J. Y. Lettvin, W. H. Pitts, \"Comments on Microelectrodes\", <i>Proceedings of the IRE</i>, vol. 47, no. 11, pp. 1856-1862, 1959.","links":{"documentLink":"/document/4065599","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=4065599","pdfSize":"1422KB"},"title":"Comments on Microelectrodes"},{"order":"4","displayText":"Christian Guld, \"Cathode Follower and Negative Capacitance as High Input Impedance Circuits\", <i>Proceedings of the IRE</i>, vol. 50, no. 9, pp. 1912-1927, 1962.","links":{"documentLink":"/document/4066945","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=4066945","pdfSize":"3297KB"},"title":"Cathode Follower and Negative Capacitance as High Input Impedance Circuits"},{"order":"5","displayText":"J. W. Moore, J. H. Gebhart, \"Stabilized Wide-Band Potentiometric Preamplifiers\", <i>Proceedings of the IRE</i>, vol. 50, no. 9, pp. 1928-1941, 1962.","links":{"documentLink":"/document/4066946","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=4066946","pdfSize":"4813KB"},"title":"Stabilized Wide-Band Potentiometric Preamplifiers"},{"order":"6","displayText":"Robert L. Schoenfeld, \"Bandwidth Limits for Neutralized Input Capacity Amplifiers\", <i>Proceedings of the IRE</i>, vol. 50, no. 9, pp. 1942-1950, 1962.","links":{"documentLink":"/document/4066947","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=4066947","pdfSize":"1651KB"},"title":"Bandwidth Limits for Neutralized Input Capacity Amplifiers"},{"order":"7","displayText":"Ye Sun, Xiong Bill Yu, \"Capacitive Biopotential Measurement for Electrophysiological Signal Acquisition: A Review\", <i>Sensors Journal IEEE</i>, vol. 16, no. 9, pp. 2832-2853, 2016.","links":{"documentLink":"/document/7386562","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=7386562","pdfSize":"3563KB"},"title":"Capacitive Biopotential Measurement for Electrophysiological Signal Acquisition: A Review"},{"order":"8","displayText":"O.F. Schanne, M. Lavallee, R. Laprade, S. Gagne, \"Electrical properties of glass microelectrodes\", <i>Proceedings of the IEEE</i>, vol. 56, no. 6, pp. 1072-1082, 1968.","links":{"documentLink":"/document/1448389","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=1448389","pdfSize":"1087KB"},"title":"Electrical properties of glass microelectrodes"},{"order":"9","displayText":"H. Fein, \"Solid-State Electrometers with Input-Capacitance Neutralization\", <i>Biomedical Engineering IEEE Transactions on</i>, vol. BME-11, no. 1/2, pp. 13-18, 1964.","links":{"documentLink":"/document/4502292","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=4502292","pdfSize":"1934KB"},"title":"Solid-State Electrometers with Input-Capacitance Neutralization"},{"order":"10","displayText":"Stanley Rush, Eugene Lepeschkin, H. Oldham Brooks, \"Electrical and Thermal Properties of Double-Barreled Ultra Microelectrodes\", <i>Biomedical Engineering IEEE Transactions on</i>, vol. BME-15, no. 2, pp. 80-93, 1968.","links":{"documentLink":"/document/4502542","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=4502542","pdfSize":"3124KB"},"title":"Electrical and Thermal Properties of Double-Barreled Ultra Microelectrodes"},{"order":"11","displayText":"Kensall D. Wise, James B. Angell, Arnold Starr, \"An Integrated-Circuit Approach to Extracellular Microelectrodes\", <i>Biomedical Engineering IEEE Transactions on</i>, vol. BME-17, no. 3, pp. 238-247, 1970.","links":{"documentLink":"/document/4502738","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=4502738","pdfSize":"6588KB"},"title":"An Integrated-Circuit Approach to Extracellular Microelectrodes"},{"order":"12","displayText":"J. Mailen Kootsey, Edward A. Johnson, \"Buffer Amplifier with Femtofarad Input Capacity Using Operational Amplifiers\", <i>Biomedical Engineering IEEE Transactions on</i>, vol. BME-20, no. 5, pp. 389-391, 1973.","links":{"documentLink":"/document/4120681","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=4120681","pdfSize":"931KB"},"title":"Buffer Amplifier with Femtofarad Input Capacity Using Operational Amplifiers"},{"order":"13","displayText":"Tobias Wartzek, Robert Elfring, Arne Janssen, Benjamin Eilebrecht, Marian Walter, Steffen Leonhardt, \"On the way to a cable free operating theater: An operating table with integrated multimodal monitoring\", <i>Computing in Cardiology 2011</i>, pp. 129-132, 2011.","links":{"documentLink":"/document/6164519","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=6164519","pdfSize":"1514KB"},"title":"On the way to a cable free operating theater: An operating table with integrated multimodal monitoring"}],"nonIeee":[{"order":"1","displayText":"K. Suzuki, V. Rohli\u010dek, E. Fr\u00f6mter, \"A quasi-totally shielded low-capacitance glass-microelectrode with suitable amplifiers for high-frequency intracellular potential and impedance measurements\", <i>Pfl\u00fcgers Archiv European Journal of Physiology</i>, vol. 378, pp. 141, 1978.","links":{"crossRefLink":"https://doi.org/10.1007/BF00584447"},"title":"A quasi-totally shielded, low-capacitance glass-microelectrode with suitable amplifiers for high-frequency intracellular potential and impedance measurements"},{"order":"2","displayText":"Edwin E. Daniel, Kent M. Chapman, \"Electrical activity of the gastrointestinal tract as an indication of mechanical activity\", <i>The American Journal of Digestive Diseases</i>, vol. 8, pp. 54, 1963.","links":{"crossRefLink":"https://doi.org/10.1007/BF02233560"},"title":"Electrical activity of the gastrointestinal tract as an indication of mechanical activity"},{"order":"3","displayText":"T. Zeuthen, \"Potentials and small-signal impedances of platinum microelectrodesin vivo andin vitro\", <i>Medical & Biological Engineering & Computing</i>, vol. 16, pp. 489, 1978.","links":{"crossRefLink":"https://doi.org/10.1007/BF02457798"},"title":"Potentials and small-signal impedances of platinum microelectrodesin vivo andin vitro"},{"order":"4","displayText":"A. Strickholm, S. Winston, \"An electrometer amplifier for electrophysiology\", <i>Medical & Biological Engineering</i>, vol. 7, pp. 99, 1969.","links":{"crossRefLink":"https://doi.org/10.1007/BF02474677"},"title":"An electrometer amplifier for electrophysiology"},{"order":"5","displayText":"A. Laviron, P. Gerin, \"Choix des transistors a effet de champ utilises pour l'enregistrement de phenomenes biologiques\", <i>Medical & Biological Engineering</i>, vol. 5, pp. 391, 1967.","links":{"crossRefLink":"https://doi.org/10.1007/BF02479105"},"title":"Choix des transistors a effet de champ utilises pour l'enregistrement de phenomenes biologiques"},{"order":"6","displayText":"Yarallah Koolivand, Omid Shoaei, Shahin Jafarabadi-Ashtiani, \"Capacitive cancellation technique in design of CMOS low noise amplifier for ultrasound applications\", <i>Analog Integrated Circuits and Signal Processing</i>, 2017.","links":{"crossRefLink":"https://doi.org/10.1007/s10470-017-0936-0"},"title":"Capacitive cancellation technique in design of CMOS low noise amplifier for ultrasound applications"},{"order":"7","displayText":"Peter Belton, Brian E. Brown, \"The electrical activity of cockroach visceral muscle fibers\", <i>Comparative Biochemistry and Physiology</i>, vol. 28, pp. 853, 1969.","links":{"crossRefLink":"https://doi.org/10.1016/0010-406X(69)92119-7"},"title":"The electrical activity of cockroach visceral muscle fibers"},{"order":"8","displayText":"John D. Green, David S. Maxwell, Hellmuth Petsche, \"Hippocampal electrical activity III. Unitary events and genesis of slow waves\", <i>Electroencephalography and Clinical Neurophysiology</i>, vol. 13, pp. 854, 1961.","links":{"crossRefLink":"https://doi.org/10.1016/0013-4694(61)90064-5"},"title":"Hippocampal electrical activity III. Unitary events and genesis of slow waves"},{"order":"9","displayText":"R. Elul, A. Tamari, \"An amplifier with constant unity gain for microelectrode studies\", <i>Electroencephalography and Clinical Neurophysiology</i>, vol. 15, pp. 118, 1963.","links":{"crossRefLink":"https://doi.org/10.1016/0013-4694(63)90045-2"},"title":"An amplifier with constant unity gain for microelectrode studies"},{"order":"10","displayText":"A Laviron, P Gerin, \"\u00c9tage d'entr\u00e9e miniaturis\u00e9 pour enregistrements avec des \u00e9lectrodes fines\", <i>Electroencephalography and Clinical Neurophysiology</i>, vol. 22, pp. 565, 1967.","links":{"crossRefLink":"https://doi.org/10.1016/0013-4694(67)90066-1"},"title":"\u00c9tage d'entr\u00e9e miniaturis\u00e9 pour enregistrements avec des \u00e9lectrodes fines"},{"order":"11","displayText":"K. Tasaki, Y. Tsukahara, S. Ito, M.J. Wayner, W.Y. Yu, \"A simple direct and rapid method for filling microelectrodes\", <i>Physiology & Behavior</i>, vol. 3, pp. 1009, 1968.","links":{"crossRefLink":"https://doi.org/10.1016/0031-9384(68)90193-5"},"title":"A simple, direct and rapid method for filling microelectrodes"},{"order":"12","displayText":"M.R. Park, H. Kita, M.R. Klee, Y. Oomura, \"Bridge balance in intracellular recording; introduction of the phase-sensitive method\", <i>Journal of Neuroscience Methods</i>, vol. 8, pp. 105, 1983.","links":{"crossRefLink":"https://doi.org/10.1016/0165-0270(83)90112-7"},"title":"Bridge balance in intracellular recording; introduction of the phase-sensitive method"},{"order":"13","displayText":"<i>Electrophysiological Methods in Biological Research</i>, pp. 747, 1967.","links":{"crossRefLink":"https://doi.org/10.1016/B978-0-12-142956-0.50019-9"},"title":""},{"order":"14","displayText":"<i>The Auditory Periphery Biophysics and Physiology</i>, pp. 525, 1973.","links":{"crossRefLink":"https://doi.org/10.1016/B978-0-12-200750-7.50013-6"},"title":""},{"order":"15","displayText":"JACK K. PRUETT, <i>Cardiac Pharmacology</i>, pp. 209, 1981.","links":{"crossRefLink":"https://doi.org/10.1016/B978-0-12-752050-6.50015-0"},"title":""},{"order":"16","displayText":"Herman P. Schwan, <i>Electrophysiological Methods</i>, pp. 323, 1963.","links":{"crossRefLink":"https://doi.org/10.1016/B978-1-4831-6743-5.50013-7"},"title":""},{"order":"17","displayText":"Birgit Rose, John Barrett, <i>Neural Development Part II - Neural Development in Model Systems</i>, vol. 16, pp. 1, 1980.","links":{"crossRefLink":"https://doi.org/10.1016/S0070-2153(08)60152-0"},"title":""},{"order":"18","displayText":"Tobias L. Schwartz, C. Randall House, \"A Small\u2010Tipped Microelectrode Designed to Minimize Capacitive Artifacts during the Passage of Current through the Bath\", <i>Review of Scientific Instruments</i>, vol. 41, pp. 515, 1970.","links":{"crossRefLink":"https://doi.org/10.1063/1.1684564"},"title":"A Small\u2010Tipped Microelectrode Designed to Minimize Capacitive Artifacts during the Passage of Current through the Bath"},{"order":"19","displayText":"Robert A. Spangler, \"Negative Feedback Electrometer Circuit\", <i>Review of Scientific Instruments</i>, vol. 33, pp. 1406, 1962.","links":{"crossRefLink":"https://doi.org/10.1063/1.1717790"},"title":"Negative Feedback Electrometer Circuit"},{"order":"20","displayText":"L N Hulley, D Robson, \"High input impedance circuits for the measurement of bioelectric potentials\", <i>Journal of Scientific Instruments</i>, vol. 43, pp. 728, 1966.","links":{"crossRefLink":"https://doi.org/10.1088/0950-7671/43/10/314"},"title":"High input impedance circuits for the measurement of bioelectric potentials"},{"order":"21","displayText":"Enrique Spinelli, Marcelo Haberman, \"Insulating electrodes: a review on biopotential front ends for dielectric skin\u2013electrode interfaces\", <i>Physiological Measurement</i>, vol. 31, pp. S183, 2010.","links":{"crossRefLink":"https://doi.org/10.1088/0967-3334/31/10/S03"},"title":"Insulating electrodes: a review on biopotential front ends for dielectric skin\u2013electrode interfaces"},{"order":"22","displayText":"Donald H. Singer, Robert E. Ten Eick, \"Pharmacology of cardiac arrhythmias\", <i>Progress in Cardiovascular Diseases</i>, vol. 11, pp. 488, 1969.","links":{"crossRefLink":"https://doi.org/10.1016/0033-0620(69)90003-6"},"title":"Pharmacology of cardiac arrhythmias"},{"order":"23","displayText":"Robert E. Ten Eick, Brian F. Hoffman, \"Chronotropic Effect of Cardiac Glycosides in Cats Dogs and Rabbits\", <i>Circulation Research</i>, vol. 25, pp. 365, 1969.","links":{"crossRefLink":"https://doi.org/10.1161/01.RES.25.4.365"},"title":"Chronotropic Effect of Cardiac Glycosides in Cats, Dogs, and Rabbits"},{"order":"24","displayText":"G. Kottra, E. Fr\ufffdmter, \"A simple method for constructing shielded low-capacitance glass microelectrodes\", <i>Pfl\ufffdgers Archiv European Journal of Physiology</i>, vol. 395, pp. 156, 1982.","links":{"crossRefLink":"https://doi.org/10.1007/BF00584730"},"title":"A simple method for constructing shielded, low-capacitance glass microelectrodes"},{"order":"25","displayText":"B. Ya. Pyatigorskii, \"A new principle of construction of a preliminary amplifier for microelectrode potentials\", <i>Bulletin of Experimental Biology and Medicine</i>, vol. 58, pp. 1123, 1964.","links":{"crossRefLink":"https://doi.org/10.1007/BF00790502"},"title":"A new principle of construction of a preliminary amplifier for microelectrode potentials"},{"order":"26","displayText":"U. V. Lassen, B. E. Rasmussen, <i>Concepts and Models</i>, pp. 169, 1978.","links":{"crossRefLink":"https://doi.org/10.1007/978-3-642-46370-9_5"},"title":""},{"order":"27","displayText":"Thomas Zeuthen, \"A Method to Fill Glass Microelectrodes by Local Heating\", <i>Acta Physiologica Scandinavica</i>, vol. 81, pp. 141, 1971.","links":{"crossRefLink":"https://doi.org/10.1111/j.1748-1716.1971.tb04884.x"},"title":"A Method to Fill Glass Microelectrodes by Local Heating"},{"order":"28","displayText":"Clifford D. Ferris, <i>Introduction to Bioinstrumentation</i>, pp. 151, 1978.","links":{"crossRefLink":"https://doi.org/10.1007/978-1-4612-6234-3_7"},"title":""},{"order":"29","displayText":"Brian F. Hoffman, Donald H. Singer, \"Effects of digitalis on electrical activity of cardiac fibers\", <i>Progress in Cardiovascular Diseases</i>, vol. 7, pp. 226, 1964.","links":{"crossRefLink":"https://doi.org/10.1016/S0033-0620(64)80021-9"},"title":"Effects of digitalis on electrical activity of cardiac fibers"},{"order":"30","displayText":"Clifford D. Ferris, <i>Introduction to Bioelectrodes</i>, pp. 57, 1974.","links":{"crossRefLink":"https://doi.org/10.1007/978-1-4684-2076-0_4"},"title":""}]},"formulaStrippedArticleTitle":"Measurement of Bioelectric Potentials With Microelectrodes and Neutralized Input Capacity Amplifiers","nonIeeeCitationCount":"34","contentTypeDisplay":"Journals","patentCitationCount":"0","mlTime":"PT0.401219S","lastupdate":"2021-12-18","title":"Measurement of Bioelectric Potentials With Microelectrodes and Neutralized Input Capacity Amplifiers","contentType":"periodicals","ieeeCitationCount":"13","publicationNumber":"5007879"},{"_id":5008657,"paperCitations":{"ieee":[{"order":"1","displayText":"M. H. Nichols, A. T. Bublitz, \"The Effect of Different Types of Video Filters on PDM-FM and PCM-FM Radio Telemetry\", <i>Space Electronics and Telemetry IRE Transactions on</i>, vol. SET-6, no. 2, pp. 85-92, 1960.","links":{"documentLink":"/document/5008720","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=5008720","pdfSize":"1565KB"},"title":"The Effect of Different Types of Video Filters on PDM-FM and PCM-FM Radio Telemetry"},{"order":"2","displayText":"D. White, W. James, \"Digital Computer Simulation for Prediction and Analysis of Electromagnetic Interference\", <i>Communications Systems IRE Transactions on</i>, vol. 9, no. 2, pp. 148-159, 1961.","links":{"documentLink":"/document/1097680","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=1097680","pdfSize":"1247KB"},"title":"Digital Computer Simulation for Prediction and Analysis of Electromagnetic Interference"}],"nonIeee":[{"order":"1","displayText":"<i>Radio Remote-Control and Telemetry and their Application to Missiles</i>, pp. 251, 1966.","links":{"crossRefLink":"https://doi.org/10.1016/B978-1-4832-0086-6.50014-X"},"title":""}]},"formulaStrippedArticleTitle":"Consideration of RF Parameters for PCM Telemetry Systems","nonIeeeCitationCount":"1","contentTypeDisplay":"Journals","patentCitationCount":"0","mlTime":"PT0.130737S","lastupdate":"2021-10-05","title":"Consideration of RF Parameters for PCM Telemetry Systems","contentType":"periodicals","ieeeCitationCount":"2","publicationNumber":"5008636"},{"_id":5008720,"formulaStrippedArticleTitle":"The Effect of Different Types of Video Filters on PDM-FM and PCM-FM Radio Telemetry","nonIeeeCitationCount":"0","contentTypeDisplay":"Journals","patentCitationCount":"0","mlTime":"PT0.05986S","lastupdate":"2021-10-05","title":"The Effect of Different Types of Video Filters on PDM-FM and PCM-FM Radio Telemetry","contentType":"periodicals","ieeeCitationCount":"0","publicationNumber":"5008636"},{"_id":5008745,"paperCitations":{"ieee":[{"order":"1","displayText":"Chi-Chao Chao, R.J. McEliece, L. Swanson, E.R. Rodemich, \"Performance of binary block codes at low signal-to-noise ratios\", <i>Information Theory IEEE Transactions on</i>, vol. 38, no. 6, pp. 1677-1687, 1992.","links":{"documentLink":"/document/165442","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=165442","pdfSize":"912KB"},"title":"Performance of binary block codes at low signal-to-noise ratios"},{"order":"2","displayText":"S.J. MacMullan, O.M. Collins, \"The capacity of binary channels that use linear codes and decoders\", <i>Information Theory IEEE Transactions on</i>, vol. 44, no. 1, pp. 197-214, 1998.","links":{"documentLink":"/document/651018","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=651018","pdfSize":"990KB"},"title":"The capacity of binary channels that use linear codes and decoders"},{"order":"3","displayText":"S.J. MacMullan, O.M. Collins, \"The capacity of orthogonal and bi-orthogonal codes on the Gaussian channel\", <i>Information Theory IEEE Transactions on</i>, vol. 44, no. 3, pp. 1217-1232, 1998.","links":{"documentLink":"/document/669291","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=669291","pdfSize":"628KB"},"title":"The capacity of orthogonal and bi-orthogonal codes on the Gaussian channel"},{"order":"4","displayText":"N. Honda, A. Kikawada, K. Ouchi, S. Iwasaki, \"Inter-track orthogonal coding for ultra high track density recording\", <i>Magnetics IEEE Transactions on</i>, vol. 31, no. 6, pp. 3099-3101, 1995.","links":{"documentLink":"/document/490282","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=490282","pdfSize":"314KB"},"title":"Inter-track orthogonal coding for ultra high track density recording"},{"order":"5","displayText":"P.J. Crepeau, \"Asymptotic performance of M-ary orthogonal modulation in generalized fading channels\", <i>Communications IEEE Transactions on</i>, vol. 36, no. 11, pp. 1246-1248, 1988.","links":{"documentLink":"/document/8932","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=8932","pdfSize":"298KB"},"title":"Asymptotic performance of M-ary orthogonal modulation in generalized fading channels"},{"order":"6","displayText":"Y.E. Dallal, S. Shamai, \"Asymptotically robust communication using an orthogonal codebook over energy-limited channels\", <i>Electrical and Electronics Engineers in Israel 1991. Proceedings. 17th Convention of</i>, pp. 11-16, 1991.","links":{"documentLink":"/document/217724","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=217724","pdfSize":"526KB"},"title":"Asymptotically robust communication using an orthogonal codebook over energy-limited channels"},{"order":"7","displayText":"Andrew Viterbi, \"Classification and Evaluation of Coherent Synchronous Sampled-Data Telemetry Systems\", <i>Space Electronics and Telemetry IRE Transactions on</i>, vol. SET-8, no. 1, pp. 13-22, 1962.","links":{"documentLink":"/document/5008794","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=5008794","pdfSize":"1669KB"},"title":"Classification and Evaluation of Coherent Synchronous Sampled-Data Telemetry Systems"},{"order":"8","displayText":"R. W. Rochelle, \"Pulse-Frequency Modulation\", <i>Space Electronics and Telemetry IRE Transactions on</i>, vol. SET-8, no. 2, pp. 107-111, 1962.","links":{"documentLink":"/document/5008816","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=5008816","pdfSize":"1804KB"},"title":"Pulse-Frequency Modulation"},{"order":"9","displayText":"J. J. Stiffler, \"Synchronization of Telemetry Codes\", <i>Space Electronics and Telemetry IRE Transactions on</i>, vol. SET-8, no. 2, pp. 112-117, 1962.","links":{"documentLink":"/document/5008817","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=5008817","pdfSize":"1198KB"},"title":"Synchronization of Telemetry Codes"},{"order":"10","displayText":"A.J. Viterbi, \"Error-correcting coding for CDMA systems\", <i>Spread Spectrum Techniques and Applications 1994. IEEE ISSSTA '94. IEEE Third International Symposium on</i>, pp. 22-26 vol.1, 1994.","links":{"documentLink":"/document/379620","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=379620","pdfSize":"346KB"},"title":"Error-correcting coding for CDMA systems"},{"order":"11","displayText":"Magnus Karlsson, Erik Agrell, \"Multidimensional Modulation and Coding in Optical Transport\", <i>Lightwave Technology Journal of</i>, vol. 35, no. 4, pp. 876-884, 2017.","links":{"documentLink":"/document/7582378","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=7582378","pdfSize":"637KB"},"title":"Multidimensional Modulation and Coding in Optical Transport"},{"order":"12","displayText":"A.J. Viterbi, \"A personal history of the Viterbi algorithm\", <i>Signal Processing Magazine IEEE</i>, vol. 23, no. 4, pp. 120-142, 2006.","links":{"documentLink":"/document/1657823","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=1657823","pdfSize":"145KB"},"title":"A personal history of the Viterbi algorithm"},{"order":"13","displayText":"K.K. Wong, T. O'Farrell, \"Infrared wireless communications\", <i>Personal Indoor and Mobile Radio Communications 2000. PIMRC 2000. The 11th IEEE International Symposium on</i>, vol. 2, pp. 933-938 vol.2, 2000.","links":{"documentLink":"/document/881559","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=881559","pdfSize":"553KB"},"title":"Infrared wireless communications"},{"order":"14","displayText":"P. Gene Smith, \"Systems Capabilities of Arrays of Large-Aperture Antennas\", <i>Aerospace and Electronic Systems IEEE Transactions on</i>, vol. AES-2, no. 3, pp. 240-251, 1966.","links":{"documentLink":"/document/4501760","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=4501760","pdfSize":"3694KB"},"title":"Systems Capabilities of Arrays of Large-Aperture Antennas"},{"order":"15","displayText":"Robert B. Kerr, \"On Signal and Noise Level Estimation in a Coherent PCM Channel\", <i>Aerospace and Electronic Systems IEEE Transactions on</i>, vol. AES-2, no. 4, pp. 450-454, 1966.","links":{"documentLink":"/document/4501796","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=4501796","pdfSize":"1730KB"},"title":"On Signal and Noise Level Estimation in a Coherent PCM Channel"},{"order":"16","displayText":"Chi-Hau Chen, \"On the Acquisition Time for an Apollo Ranging Code\", <i>Aerospace and Electronic Systems IEEE Transactions on</i>, vol. AES-3, no. 4, pp. 591-595, 1967.","links":{"documentLink":"/document/5408835","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=5408835","pdfSize":"1154KB"},"title":"On the Acquisition Time for an Apollo Ranging Code"},{"order":"17","displayText":"Benjamin S. Goldstein, \"Communication from Mars: Requirements and Limitations\", <i>Aerospace and Electronic Systems IEEE Transactions on</i>, vol. AES-4, no. 3, pp. 392-401, 1968.","links":{"documentLink":"/document/5408994","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=5408994","pdfSize":"2214KB"},"title":"Communication from Mars: Requirements and Limitations"},{"order":"18","displayText":"J. Wolf, \"On Comparing N-ary Systems\", <i>Communications Systems IRE Transactions on</i>, vol. 10, no. 2, pp. 216-217, 1962.","links":{"documentLink":"/document/1088656","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=1088656","pdfSize":"254KB"},"title":"On Comparing N-ary Systems"},{"order":"19","displayText":"A. Viterbi, \"Lower Bounds on Maximum Signal-to-Noise Ratios for Digital Communication Over the Gaussian Channel\", <i>Communications Systems IEEE Transactions on</i>, vol. 12, no. 1, pp. 10-17, 1964.","links":{"documentLink":"/document/1088901","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=1088901","pdfSize":"739KB"},"title":"Lower Bounds on Maximum Signal-to-Noise Ratios for Digital Communication Over the Gaussian Channel"},{"order":"20","displayText":"G. Rabow, \"The Utilization of Bandwidth to Minimize Required Transmitter Power\", <i>Communication Technology IEEE Transactions on</i>, vol. 13, no. 2, pp. 171-175, 1965.","links":{"documentLink":"/document/1089107","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=1089107","pdfSize":"576KB"},"title":"The Utilization of Bandwidth to Minimize Required Transmitter Power"},{"order":"21","displayText":"A. Lender, \"A Synchronous Signal with Dual Properties for Digital Communications\", <i>Communication Technology IEEE Transactions on</i>, vol. 13, no. 2, pp. 202-208, 1965.","links":{"documentLink":"/document/1089108","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=1089108","pdfSize":"755KB"},"title":"A Synchronous Signal with Dual Properties for Digital Communications"},{"order":"22","displayText":"W. Lindsey, \"Coding for specular and scatter channels [Comments on A limit for the probability of error for largest-of-selection by F.G. Splitt]\", <i>Communication Technology IEEE Transactions on</i>, vol. 13, no. 2, pp. 237-238, 1965.","links":{"documentLink":"/document/1089111","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=1089111","pdfSize":"301KB"},"title":"Coding for specular and scatter channels [Comments on \"A limit for the probability of error for largest-of-selection\" by F.G. Splitt]"},{"order":"23","displayText":"E. Brookner, \"Nonorthogonal Coding\", <i>Communication Technology IEEE Transactions on</i>, vol. 13, no. 4, pp. 550-552, 1965.","links":{"documentLink":"/document/1089159","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=1089159","pdfSize":"393KB"},"title":"Nonorthogonal Coding"},{"order":"24","displayText":"W. Lindsey, \"Error Probabilities for Partially Coherent Diversity Reception\", <i>Communication Technology IEEE Transactions on</i>, vol. 14, no. 5, pp. 620-625, 1966.","links":{"documentLink":"/document/1089373","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=1089373","pdfSize":"582KB"},"title":"Error Probabilities for Partially Coherent Diversity Reception"},{"order":"25","displayText":"A. Viterbi, \"Orthogonal Tree Codes for Communication in the Presence of White Gaussian Noise\", <i>Communication Technology IEEE Transactions on</i>, vol. 15, no. 2, pp. 238-242, 1967.","links":{"documentLink":"/document/1089561","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=1089561","pdfSize":"437KB"},"title":"Orthogonal Tree Codes for Communication in the Presence of White Gaussian Noise"},{"order":"26","displayText":"Chi-Hau Chen, \"On Coded Partially Phase-Coherent Communication Over a Gaussian Channel\", <i>Communication Technology IEEE Transactions on</i>, vol. 15, no. 3, pp. 413-416, 1967.","links":{"documentLink":"/document/1089600","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=1089600","pdfSize":"354KB"},"title":"On Coded Partially Phase-Coherent Communication Over a Gaussian Channel"},{"order":"27","displayText":"F. Amoroso, \"On the efficient use of voice-channel bandwidth in data transmission\", <i>Communication Technology IEEE Transactions on</i>, vol. 15, no. 5, pp. 669-679, 1967.","links":{"documentLink":"/document/1089649","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=1089649","pdfSize":"883KB"},"title":"On the efficient use of voice-channel bandwidth in data transmission"},{"order":"28","displayText":"K. Uglow, \"Multiplex Telemetry Modulation and Demodulation Methods\", <i>Communication Technology IEEE Transactions on</i>, vol. 16, no. 1, pp. 133-141, 1968.","links":{"documentLink":"/document/1089814","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=1089814","pdfSize":"1039KB"},"title":"Multiplex Telemetry Modulation and Demodulation Methods"},{"order":"29","displayText":"R. Didday, W. Lindsey, \"Subcarrier Tracking Methods and Communication System Design\", <i>Communication Technology IEEE Transactions on</i>, vol. 16, no. 4, pp. 541-550, 1968.","links":{"documentLink":"/document/1089890","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=1089890","pdfSize":"872KB"},"title":"Subcarrier Tracking Methods and Communication System Design"},{"order":"30","displayText":"W. Hammond, P. Jackson, H. Owen, \"A Hybrid Cross-Correlation Data Processing System\", <i>Communication Technology IEEE Transactions on</i>, vol. 16, no. 5, pp. 731-736, 1968.","links":{"documentLink":"/document/1089910","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=1089910","pdfSize":"684KB"},"title":"A Hybrid Cross-Correlation Data Processing System"}],"nonIeee":[{"order":"1","displayText":"","links":{"crossRefLink":"https://doi.org/10.1002/9781119078289.ch2"},"title":""},{"order":"2","displayText":"Ira Jacobs, \"Comparison of M-ary modulation systems\", <i>The Bell System Technical Journal</i>, vol. 46, pp. 843, 1967.","links":{"documentLink":"/document/6769660","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=6769660"},"title":"Comparison of M-ary modulation systems"},{"order":"3","displayText":"Panagiotis I. Dallas, Fotini-Niovi Pavlidou, \"DS/CDMAM-ary orthogonal signalling in a shadowed Rayleigh channel for mobile communications\", <i>Wireless Networks</i>, vol. 2, pp. 343, 1996.","links":{"crossRefLink":"https://doi.org/10.1007/BF01262052"},"title":"DS/CDMAM-ary orthogonal signalling in a shadowed Rayleigh channel for mobile communications"},{"order":"4","displayText":"ARTHUR D. WATT, <i>VLF Radio Engineering</i>, pp. 523, 1967.","links":{"crossRefLink":"https://doi.org/10.1016/B978-0-08-012313-4.50010-4"},"title":""},{"order":"5","displayText":"ANTHONY D. WHALEN, <i>Detection of Signals in Noise</i>, pp. 155, 1971.","links":{"crossRefLink":"https://doi.org/10.1016/B978-0-12-744850-3.50011-0"},"title":""},{"order":"6","displayText":"R.W. SANDERS, <i></i>, vol. 1, pp. 57, 1965.","links":{"crossRefLink":"https://doi.org/10.1016/B978-1-4832-2938-6.50008-8"},"title":""},{"order":"7","displayText":"Atsushi Kikawada, Naoki Honda, Kazuhiro Ouchi, Shun-ichi Iwasaki, \"Inter-track interference free coding and equalization\", <i>Journal of Magnetism and Magnetic Materials</i>, vol. 176, pp. 66, 1997.","links":{"crossRefLink":"https://doi.org/10.1016/S0304-8853(97)00578-7"},"title":"Inter-track interference free coding and equalization"},{"order":"8","displayText":"Edward C. Posner, \"Properties of Error-Correcting Codes at Low Signal-to-Noise Ratios\", <i>SIAM Journal on Applied Mathematics</i>, vol. 15, pp. 775, 1967.","links":{"crossRefLink":"https://doi.org/10.1137/0115068"},"title":"Properties of Error-Correcting Codes at Low Signal-to-Noise Ratios"},{"order":"9","displayText":"Chia C. Wang, \"Comma-Free Ternary Triorthogonal Code\", <i>SIAM Journal on Applied Mathematics</i>, vol. 17, pp. 11, 1969.","links":{"crossRefLink":"https://doi.org/10.1137/0117003"},"title":"Comma-Free Ternary Triorthogonal Code"},{"order":"10","displayText":"Henning F. Harmuth, <i>Transmission of Information by Orthogonal Functions</i>, pp. 154, 1972.","links":{"crossRefLink":"https://doi.org/10.1007/978-3-642-61974-8_4"},"title":""},{"order":"11","displayText":"Charles L. Weber, <i>Elements of Detection and Signal Design</i>, pp. 134, 1987.","links":{"crossRefLink":"https://doi.org/10.1007/978-1-4612-4774-6_13"},"title":""},{"order":"12","displayText":"Henning F. Harmuth, <i>Transmission of Information by Orthogonal Functions</i>, pp. 60, 1969.","links":{"crossRefLink":"https://doi.org/10.1007/978-3-662-13227-2_3"},"title":""}]},"formulaStrippedArticleTitle":"On Coded Phase-Coherent Communications","nonIeeeCitationCount":"12","contentTypeDisplay":"Journals","patentCitationCount":"0","mlTime":"PT0.584842S","lastupdate":"2021-07-23","title":"On Coded Phase-Coherent Communications","contentType":"periodicals","ieeeCitationCount":"47","publicationNumber":"5008636"},{"_id":5008781,"paperCitations":{"ieee":[{"order":"1","displayText":"W. Hartman, \"Communication to Satellite and to Aircraft by Tropospheric Scatter\", <i>Communication Technology IEEE Transactions on</i>, vol. 14, no. 3, pp. 251-259, 1966.","links":{"documentLink":"/document/1089320","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=1089320","pdfSize":"924KB"},"title":"Communication to Satellite and to Aircraft by Tropospheric Scatter"},{"order":"2","displayText":"P. Thompson, \"Adaptation by direct phase-shift adjustment in narrow-band adaptive antenna systems\", <i>Antennas and Propagation IEEE Transactions on</i>, vol. 24, no. 5, pp. 756-760, 1976.","links":{"documentLink":"/document/1141405","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=1141405","pdfSize":"430KB"},"title":"Adaptation by direct phase-shift adjustment in narrow-band adaptive antenna systems"},{"order":"3","displayText":"R. Ghose, \"Electronically adaptive antenna systems\", <i>Antennas and Propagation IEEE Transactions on</i>, vol. 12, no. 2, pp. 161-169, 1964.","links":{"documentLink":"/document/1138199","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=1138199","pdfSize":"779KB"},"title":"Electronically adaptive antenna systems"},{"order":"4","displayText":"C. Belfi, C. Rothenberg, L. Schwartzman, R. Tilley, A. Wills, \"A satellite data transmission antenna\", <i>Antennas and Propagation IEEE Transactions on</i>, vol. 12, no. 2, pp. 200-206, 1964.","links":{"documentLink":"/document/1138197","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=1138197","pdfSize":"746KB"},"title":"A satellite data transmission antenna"},{"order":"5","displayText":"M. Skolnik, D. King, \"Self-phasing array antennas\", <i>Antennas and Propagation IEEE Transactions on</i>, vol. 12, no. 2, pp. 142-149, 1964.","links":{"documentLink":"/document/1138179","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=1138179","pdfSize":"796KB"},"title":"Self-phasing array antennas"},{"order":"6","displayText":"Charles L. Britt, P. Gene Smith, \"Signal Acquisition Techniques for Receiving Arrays of Large-Aperture Antennas\", <i>Aerospace and Electronic Systems IEEE Transactions on</i>, vol. AES-3, no. 3, pp. 447-459, 1967.","links":{"documentLink":"/document/5408809","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=5408809","pdfSize":"2867KB"},"title":"Signal Acquisition Techniques for Receiving Arrays of Large-Aperture Antennas"},{"order":"7","displayText":"P. Gene Smith, \"Atmospheric Distortion of Signals Originating from Space Sources\", <i>Aerospace and Electronic Systems IEEE Transactions on</i>, vol. AES-3, no. 2, pp. 207-216, 1967.","links":{"documentLink":"/document/5408744","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=5408744","pdfSize":"2578KB"},"title":"Atmospheric Distortion of Signals Originating from Space Sources"},{"order":"8","displayText":"P. Gene Smith, \"Phase Compensation for Widely-Spaced Antenna Systems Employing Coherent Signal Combinations\", <i>Aerospace and Electronic Systems IEEE Transactions on</i>, vol. AES-3, no. 1, pp. 91-98, 1967.","links":{"documentLink":"/document/5408718","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=5408718","pdfSize":"2018KB"},"title":"Phase Compensation for Widely-Spaced Antenna Systems Employing Coherent Signal Combinations"},{"order":"9","displayText":"P. Gene Smith, \"Systems Capabilities of Arrays of Large-Aperture Antennas\", <i>Aerospace and Electronic Systems IEEE Transactions on</i>, vol. AES-2, no. 3, pp. 240-251, 1966.","links":{"documentLink":"/document/4501760","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=4501760","pdfSize":"3694KB"},"title":"Systems Capabilities of Arrays of Large-Aperture Antennas"},{"order":"10","displayText":"S.C. Gupta, \"Phase-locked loops\", <i>Proceedings of the IEEE</i>, vol. 63, no. 2, pp. 291-306, 1975.","links":{"documentLink":"/document/1451665","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=1451665","pdfSize":"1481KB"},"title":"Phase-locked loops"},{"order":"11","displayText":"A.B. Gregene, H.R. Camenzind, \"Frequency-selective integrated circuits using phase-lock techniques\", <i>Solid-State Circuits IEEE Journal of</i>, vol. 4, no. 4, pp. 216-225, 1969.","links":{"documentLink":"/document/1049999","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=1049999","pdfSize":"1811KB"},"title":"Frequency-selective integrated circuits using phase-lock techniques"},{"order":"12","displayText":"C. Golliday, R. Huff, \"Phase-Locked Loop Coherent Combiners for Phased Array Sensor Systems\", <i>Communications IEEE Transactions on</i>, vol. 30, no. 10, pp. 2329-2340, 1982.","links":{"documentLink":"/document/1095418","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=1095418","pdfSize":"1053KB"},"title":"Phase-Locked Loop Coherent Combiners for Phased Array Sensor Systems"},{"order":"13","displayText":"J. H. Schrader, \"Receiving System Design for the Arraying of Independently Steerable Antennas\", <i>Space Electronics and Telemetry IRE Transactions on</i>, vol. SET-8, no. 2, pp. 148-153, 1962.","links":{"documentLink":"/document/5008823","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=5008823","pdfSize":"987KB"},"title":"Receiving System Design for the Arraying of Independently Steerable Antennas"},{"order":"14","displayText":"Vishnu V. Ratnam, Andreas F. Molisch, \"Periodic Analog Channel Estimation Aided Beamforming for Massive MIMO Systems\", <i>Wireless Communications IEEE Transactions on</i>, vol. 18, no. 3, pp. 1581-1594, 2019.","links":{"documentLink":"/document/8625715","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=8625715","pdfSize":"1368KB"},"title":"Periodic Analog Channel Estimation Aided Beamforming for Massive MIMO Systems"},{"order":"15","displayText":"Vishnu V. Ratnam, Andreas F. Molisch, \"Continuous Analog Channel Estimation-Aided Beamforming for Massive MIMO Systems\", <i>Wireless Communications IEEE Transactions on</i>, vol. 18, no. 12, pp. 5557-5570, 2019.","links":{"documentLink":"/document/8822634","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=8822634","pdfSize":"1139KB"},"title":"Continuous Analog Channel Estimation-Aided Beamforming for Massive MIMO Systems"}]},"formulaStrippedArticleTitle":"Phase-Locked Loops for Electronically Scanned Antenna Arrays","nonIeeeCitationCount":"0","contentTypeDisplay":"Journals","patentCitationCount":"0","mlTime":"PT0.311426S","lastupdate":"2021-08-14","title":"Phase-Locked Loops for Electronically Scanned Antenna Arrays","contentType":"periodicals","ieeeCitationCount":"15","publicationNumber":"5008636"},{"_id":5008794,"paperCitations":{"ieee":[{"order":"1","displayText":"W. Lindsey, \"Error probability for incoherent diversity reception\", <i>Information Theory IEEE Transactions on</i>, vol. 11, no. 4, pp. 491-499, 1965.","links":{"documentLink":"/document/1053822","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=1053822","pdfSize":"1117KB"},"title":"Error probability for incoherent diversity reception"},{"order":"2","displayText":"R. Price, G. Turin, \"Communication and radar - Section A\", <i>Information Theory IEEE Transactions on</i>, vol. 9, no. 4, pp. 240-246, 1963.","links":{"documentLink":"/document/1057862","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=1057862","pdfSize":"1203KB"},"title":"Communication and radar - Section A"},{"order":"3","displayText":"A. Viterbi, \"Lower Bounds on Maximum Signal-to-Noise Ratios for Digital Communication Over the Gaussian Channel\", <i>Communications Systems IEEE Transactions on</i>, vol. 12, no. 1, pp. 10-17, 1964.","links":{"documentLink":"/document/1088901","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=1088901","pdfSize":"739KB"},"title":"Lower Bounds on Maximum Signal-to-Noise Ratios for Digital Communication Over the Gaussian Channel"}]},"formulaStrippedArticleTitle":"Classification and Evaluation of Coherent Synchronous Sampled-Data Telemetry Systems","nonIeeeCitationCount":"0","contentTypeDisplay":"Journals","patentCitationCount":"0","mlTime":"PT0.081714S","lastupdate":"2021-07-23","title":"Classification and Evaluation of Coherent Synchronous Sampled-Data Telemetry Systems","contentType":"periodicals","ieeeCitationCount":"3","publicationNumber":"5008636"},{"_id":5008797,"formulaStrippedArticleTitle":"A Note on Demodulation of PCM/PM Signals with Switching-Type Phase Detectors","paperCitations":{"ieee":[{"order":"1","displayText":"C. D. McGillem, \"Monopulse Radar Air-ti-Ground Ranging\", <i>Aerospace and Electronic Systems IEEE Transactions on</i>, vol. AES-2, no. 3, pp. 303-315, 1966.","links":{"documentLink":"/document/4501766","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=4501766","pdfSize":"2765KB"},"title":"Monopulse Radar Air-ti-Ground Ranging"},{"order":"2","displayText":"Jean A. Develet, \"Performance of a Synthetic-Aperture Mapping Radar System\", <i>Aerospace and Navigational Electronics IEEE Transactions on</i>, vol. ANE-11, no. 3, pp. 173-179, 1964.","links":{"documentLink":"/document/4502191","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=4502191","pdfSize":"878KB"},"title":"Performance of a Synthetic-Aperture Mapping Radar System"}]},"nonIeeeCitationCount":"0","contentTypeDisplay":"Journals","patentCitationCount":"0","mlTime":"PT0.102372S","lastupdate":"2021-10-05","title":"A Note on Demodulation of PCM/PM Signals with Switching-Type Phase Detectors","contentType":"periodicals","ieeeCitationCount":"2","publicationNumber":"5008636"},{"_id":5008817,"paperCitations":{"ieee":[{"order":"1","displayText":"R. Price, G. Turin, \"Communication and radar - Section A\", <i>Information Theory IEEE Transactions on</i>, vol. 9, no. 4, pp. 240-246, 1963.","links":{"documentLink":"/document/1057862","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=1057862","pdfSize":"1203KB"},"title":"Communication and radar - Section A"},{"order":"2","displayText":"P. Neumann, \"On a class of cyclically permutable error-correcting codes\", <i>Information Theory IEEE Transactions on</i>, vol. 10, no. 1, pp. 75-78, 1964.","links":{"documentLink":"/document/1053647","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=1053647","pdfSize":"528KB"},"title":"On a class of cyclically permutable error-correcting codes"},{"order":"3","displayText":"J. Stiffler, \"Comma-free error-correcting codes\", <i>Information Theory IEEE Transactions on</i>, vol. 11, no. 1, pp. 107-112, 1965.","links":{"documentLink":"/document/1053713","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=1053713","pdfSize":"666KB"},"title":"Comma-free error-correcting codes"},{"order":"4","displayText":"T. Hatcher, \"On a family of error-correcting and synchronizable codes (Corresp.)\", <i>Information Theory IEEE Transactions on</i>, vol. 15, no. 5, pp. 620-624, 1969.","links":{"documentLink":"/document/1054343","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=1054343","pdfSize":"590KB"},"title":"On a family of error-correcting and synchronizable codes (Corresp.)"},{"order":"5","displayText":"L. Calabi, W. Hartnett, \"A family of codes for the correction of substitution and synchronization errors\", <i>Information Theory IEEE Transactions on</i>, vol. 15, no. 1, pp. 102-106, 1969.","links":{"documentLink":"/document/1054256","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=1054256","pdfSize":"633KB"},"title":"A family of codes for the correction of substitution and synchronization errors"},{"order":"6","displayText":"J. Levy, \"Self-synchronizing codes derived from binary cyclic codes\", <i>Information Theory IEEE Transactions on</i>, vol. 12, no. 3, pp. 286-290, 1966.","links":{"documentLink":"/document/1053908","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=1053908","pdfSize":"582KB"},"title":"Self-synchronizing codes derived from binary cyclic codes"},{"order":"7","displayText":"John C. Hansen, \"An Integrated Error-Free Communication System\", <i>Space Electronics and Telemetry IEEE Transactions on</i>, vol. 9, no. 3, pp. 92-98, 1963.","links":{"documentLink":"/document/4337617","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=4337617","pdfSize":"1219KB"},"title":"An Integrated \"Error-Free\" Communication System"}],"nonIeee":[{"order":"1","displayText":"S. Y. Tong, \"Synchronization recovery techniques for binary cyclic codes\", <i>The Bell System Technical Journal</i>, vol. 45, pp. 561, 1966.","links":{"documentLink":"/document/6773687","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=6773687"},"title":"Synchronization recovery techniques for binary cyclic codes"},{"order":"2","displayText":"Charles L. Weber, <i>Elements of Detection and Signal Design</i>, pp. 124, 1987.","links":{"crossRefLink":"https://doi.org/10.1007/978-1-4612-4774-6_12"},"title":""}]},"formulaStrippedArticleTitle":"Synchronization of Telemetry Codes","nonIeeeCitationCount":"2","contentTypeDisplay":"Journals","patentCitationCount":"0","mlTime":"PT0.202208S","lastupdate":"2021-10-05","title":"Synchronization of Telemetry Codes","contentType":"periodicals","ieeeCitationCount":"7","publicationNumber":"5008636"},{"_id":5008839,"paperCitations":{"ieee":[{"order":"1","displayText":"S. Park, G. Hillman, \"Design methodology of 16-bit Sigma-Delta A/D and D/A converters in a single chip\", <i>Circuits and Systems 1992. ISCAS '92. Proceedings. 1992 IEEE International Symposium on</i>, vol. 3, pp. 1601-1604 vol.3, 1992.","links":{"documentLink":"/document/230190","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=230190","pdfSize":"383KB"},"title":"Design methodology of 16-bit Sigma-Delta A/D and D/A converters in a single chip"},{"order":"2","displayText":"Alexander Singh Alvarado, Manu Rastogi, John G. Harris, Jos\u00e9 C. Pr\u00edncipe, \"The integrate-and-fire sampler: A special type of asynchronous \u03a3 - \u0394 modulator\", <i>Circuits and Systems (ISCAS) 2011 IEEE International Symposium on</i>, pp. 2031-2034, 2011.","links":{"documentLink":"/document/5937995","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=5937995","pdfSize":"238KB"},"title":"The integrate-and-fire sampler: A special type of asynchronous \u03a3 - \u0394 modulator"},{"order":"3","displayText":"Babak Teymouri, Esmaeil Najafi Aghdam, \"Stability and sensitivity analysis and optimization of delta sigma modulators\", <i>Electrical Engineering (ICEE) 2015 23rd Iranian Conference on</i>, pp. 1245-1248, 2015.","links":{"documentLink":"/document/7146406","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=7146406","pdfSize":"553KB"},"title":"Stability and sensitivity analysis and optimization of delta sigma modulators"},{"order":"4","displayText":"Fang Chen, Xinxin Li, Michael Kraft, \"Electromechanical Sigma\u2013Delta Modulators ( $Sigma Delta {mathrm{ M}}$ ) Force Feedback Interfaces for Capacitive MEMS Inertial Sensors: A Review\", <i>Sensors Journal IEEE</i>, vol. 16, no. 17, pp. 6476-6495, 2016.","links":{"documentLink":"/document/7494613","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=7494613","pdfSize":"5514KB"},"title":"Electromechanical Sigma\u2013Delta Modulators ( $\\Sigma \\Delta {\\mathrm{ M}}$ ) Force Feedback Interfaces for Capacitive MEMS Inertial Sensors: A Review"},{"order":"5","displayText":"T. Misawa, J.E. Iwersen, L.J. Loporcaro, J.G. Ruch, \"Single-chip per channel codec with filters utilizing /spl Delta/-/spl Sigma/ modulation\", <i>Solid-State Circuits IEEE Journal of</i>, vol. 16, no. 4, pp. 333-341, 1981.","links":{"documentLink":"/document/1051597","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=1051597","pdfSize":"1504KB"},"title":"Single-chip per channel codec with filters utilizing /spl Delta/-/spl Sigma/ modulation"},{"order":"6","displayText":"Joe-Mei Feng, Felix Krahmer, \"An RIP-Based Approach to  $Sigma Delta $ Quantization for Compressed Sensing\", <i>Signal Processing Letters IEEE</i>, vol. 21, no. 11, pp. 1351-1355, 2014.","links":{"documentLink":"/document/6849950","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=6849950","pdfSize":"795KB"},"title":"An RIP-Based Approach to  $\\Sigma \\Delta $ Quantization for Compressed Sensing"},{"order":"7","displayText":"Masao Sakauchi, Shigeki Yamada, \"Dr. Hiroshi Inose's pioneering contributions to digital switching systems and his outstanding leadership in informatics\", <i>Communications Magazine IEEE</i>, vol. 46, no. 12, pp. 13-15, 2008.","links":{"documentLink":"/document/4689198","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=4689198","pdfSize":"353KB"},"title":"Dr. Hiroshi Inose's pioneering contributions to digital switching systems and his outstanding leadership in informatics"},{"order":"8","displayText":"Walt Kester, \"A Brief History of Data Conversion: A Tale of Nozzles Relays Tubes Transistors and CMOS\", <i>Solid-State Circuits Magazine IEEE</i>, vol. 7, no. 3, pp. 16-37, 2015.","links":{"documentLink":"/document/7258494","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=7258494","pdfSize":"4741KB"},"title":"A Brief History of Data Conversion: A Tale of Nozzles, Relays, Tubes, Transistors, and CMOS"},{"order":"9","displayText":"Behzad Razavi, \"The Delta-Sigma Modulator [A Circuit for All Seasons]\", <i>Solid-State Circuits Magazine IEEE</i>, vol. 8, no. 2, pp. 10-15, 2016.","links":{"documentLink":"/document/7495092","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=7495092","pdfSize":"1042KB"},"title":"The Delta-Sigma Modulator [A Circuit for All Seasons]"},{"order":"10","displayText":"D. Zrilic, M. Narandzic, \"PCM-to-/spl Delta//spl Sigma/M converters\", <i>Circuits and Systems 1999. 42nd Midwest Symposium on</i>, vol. 2, pp. 1036-1038 vol. 2, 1999.","links":{"documentLink":"/document/867813","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=867813","pdfSize":"266KB"},"title":"PCM-to-/spl Delta//spl Sigma/M converters"},{"order":"11","displayText":"Daisuke Matsuura, Hiroshi Nakajima, Emi Miyata, Hiroshi Tsunemi, John P. Doty, Hirokazu Ikeda, \"Development of an ASIC for multi-readout X-ray CCDs\", <i>Nuclear Science Symposium Conference Record 2007. NSS '07. IEEE</i>, vol. 2, pp. 1073-1077, 2007.","links":{"documentLink":"/document/4437195","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=4437195","pdfSize":"323KB"},"title":"Development of an ASIC for multi-readout X-ray CCDs"},{"order":"12","displayText":"J.C. Candy, G.C. Temes, \"Oversampling methods for data conversion\", <i>Communications Computers and Signal Processing 1991. IEEE Pacific Rim Conference on</i>, pp. 498-502 vol.2, 1991.","links":{"documentLink":"/document/160785","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=160785","pdfSize":"369KB"},"title":"Oversampling methods for data conversion"},{"order":"13","displayText":"P.W. Wong, \"Random number generation without multiplication\", <i>Computers and Communications 1990. Conference Proceedings. Ninth Annual International Phoenix Conference on</i>, pp. 217-221, 1990.","links":{"documentLink":"/document/101622","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=101622","pdfSize":"279KB"},"title":"Random number generation without multiplication"},{"order":"14","displayText":"Granino A. Korn, \"Analog/Hybrid Storage and Pulse Modulation\", <i>Electronic Computers IEEE Transactions on</i>, vol. EC-12, no. 4, pp. 411-412, 1963.","links":{"documentLink":"/document/4037924","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=4037924","pdfSize":"585KB"},"title":"Analog/Hybrid Storage and Pulse Modulation"},{"order":"15","displayText":"H. Inose, Y. Yasuda, \"A unity bit coding method by negative feedback\", <i>Proceedings of the IEEE</i>, vol. 51, no. 11, pp. 1524-1535, 1963.","links":{"documentLink":"/document/1444552","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=1444552","pdfSize":"3589KB"},"title":"A unity bit coding method by negative feedback"},{"order":"16","displayText":"J.E. Abate, \"Linear and adaptive delta modulation\", <i>Proceedings of the IEEE</i>, vol. 55, no. 3, pp. 298-308, 1967.","links":{"documentLink":"/document/1447416","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=1447416","pdfSize":"1095KB"},"title":"Linear and adaptive delta modulation"},{"order":"17","displayText":"W. Henrion, L. DiSanza, M. Ip, S. Terry, H. Jerman, \"Wide dynamic range direct accelerometer\", <i>Solid-State Sensor and Actuator Workshop 1990. 4th Technical Digest. IEEE</i>, pp. 153-157, 1990.","links":{"documentLink":"/document/109842","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=109842","pdfSize":"592KB"},"title":"Wide dynamic range direct accelerometer"},{"order":"18","displayText":"M. Faruqui, J. Das, \"On a Slope-Quantized Ternary PCM\", <i>Communications Systems IEEE Transactions on</i>, vol. 12, no. 2, pp. 217-222, 1964.","links":{"documentLink":"/document/1088912","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=1088912","pdfSize":"505KB"},"title":"On a Slope-Quantized Ternary PCM"},{"order":"19","displayText":"J. Ruiz-Amaya, J.M. de la Rosa, F.V. Fernandez, F. Medeiro, R. del Rio, B. Perez-Verdu, A. Rodriguez-Vazquez, \"High-level synthesis of switched-capacitor switched-current and continuous-time /spl Sigma//spl Delta/ modulators using SIMULINK-based time-domain behavioral models\", <i>Circuits and Systems I: Regular Papers IEEE Transactions on</i>, vol. 52, no. 9, pp. 1795-1810, 2005.","links":{"documentLink":"/document/1506980","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=1506980","pdfSize":"2364KB"},"title":"High-level synthesis of switched-capacitor, switched-current and continuous-time /spl Sigma//spl Delta/ modulators using SIMULINK-based time-domain behavioral models"},{"order":"20","displayText":"Jos\u00e9 M. de la Rosa, \"Sigma-Delta Modulators: Tutorial Overview Design Guide and State-of-the-Art Survey\", <i>Circuits and Systems I: Regular Papers IEEE Transactions on</i>, vol. 58, no. 1, pp. 1-21, 2011.","links":{"documentLink":"/document/5672380","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=5672380","pdfSize":"1681KB"},"title":"Sigma-Delta Modulators: Tutorial Overview, Design Guide, and State-of-the-Art Survey"},{"order":"21","displayText":"Shiang-Hwua Yu, \"Noise-shaping coding through bounding the frequency-weighted reconstruction error\", <i>Circuits and Systems II: Express Briefs IEEE Transactions on</i>, vol. 53, no. 1, pp. 67-71, 2006.","links":{"documentLink":"/document/1576926","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=1576926","pdfSize":"207KB"},"title":"Noise-shaping coding through bounding the frequency-weighted reconstruction error"},{"order":"22","displayText":"A. V. Jos Prakash, Babita R. Jose, Jimson Mathew, Bijoy A. Jose, \"A Differential Quantizer-Based Error Feedback Modulator for Analog-to-Digital Converters\", <i>Circuits and Systems II: Express Briefs IEEE Transactions on</i>, vol. 65, no. 1, pp. 21-25, 2018.","links":{"documentLink":"/document/7849169","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=7849169","pdfSize":"3827KB"},"title":"A Differential Quantizer-Based Error Feedback Modulator for Analog-to-Digital Converters"},{"order":"23","displayText":"Shiang-Hwua Yu, Ming-Hung Tseng, \"Use of Sliding-Mode Modulation in Switch-Mode Power Amplification\", <i>Industrial Electronics IEEE Transactions on</i>, vol. 55, no. 11, pp. 4022-4028, 2008.","links":{"documentLink":"/document/4637833","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=4637833","pdfSize":"351KB"},"title":"Use of Sliding-Mode Modulation in Switch-Mode Power Amplification"},{"order":"24","displayText":"Shiang-Hwua Yu, Ting-Yu Wu, Sing-Han Wang, \"Extension of Pulsewidth Modulation From Carrier-Based to Dither-Based\", <i>Industrial Informatics IEEE Transactions on</i>, vol. 9, no. 2, pp. 1029-1036, 2013.","links":{"documentLink":"/document/6311468","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=6311468","pdfSize":"1439KB"},"title":"Extension of Pulsewidth Modulation From Carrier-Based to Dither-Based"},{"order":"25","displayText":"John S. Mincey, Jose Silva-Martinez, Aydin Ilker Kar\u015f\u0131layan, Christopher T. Rodenbeck, \"Blocker-Tolerant and High-Sensitivity $Delta Sigma $ Correlation Digitizer for Radar and Coherent Receiver Applications\", <i>Microwave Theory and Techniques IEEE Transactions on</i>, vol. 65, no. 9, pp. 3453-3463, 2017.","links":{"documentLink":"/document/7880586","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=7880586","pdfSize":"2315KB"},"title":"Blocker-Tolerant and High-Sensitivity $\\Delta \\Sigma $ Correlation Digitizer for Radar and Coherent Receiver Applications"},{"order":"26","displayText":"Hiroshi Nakajima, Daisuke Matsuura, Naohisa Anabuki, Emi Miyata, Hiroshi Tsunemi, John P. Doty, Hirokazu Ikeda, Takeshi Takashima, Haruyoshi Katayama, \"Performance of an Analog ASIC Developed for X-ray CCD Camera Readout System Onboard Astronomical Satellite\", <i>Nuclear Science IEEE Transactions on</i>, vol. 56, no. 3, pp. 747-751, 2009.","links":{"documentLink":"/document/5075995","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=5075995","pdfSize":"406KB"},"title":"Performance of an Analog ASIC Developed for X-ray CCD Camera Readout System Onboard Astronomical Satellite"},{"order":"27","displayText":"J. C. Balder, C. Kramer, \"Analog-to-Digital Conversion by Means of Delta Modulation\", <i>Space Electronics and Telemetry IEEE Transactions on</i>, vol. 10, no. 3, pp. 87-90, 1964.","links":{"documentLink":"/document/4335599","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=4335599","pdfSize":"834KB"},"title":"Analog-to-Digital Conversion by Means of Delta Modulation"},{"order":"28","displayText":"N. He, F. Kuhlmann, A. Buzo, \"Multiloop sigma-delta quantization\", <i>Information Theory IEEE Transactions on</i>, vol. 38, no. 3, pp. 1015-1028, 1992.","links":{"documentLink":"/document/135642","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=135642","pdfSize":"1184KB"},"title":"Multiloop sigma-delta quantization"},{"order":"29","displayText":"I. Galton, \"Granular quantization noise in the first-order delta-sigma modulator\", <i>Information Theory IEEE Transactions on</i>, vol. 39, no. 6, pp. 1944-1956, 1993.","links":{"documentLink":"/document/265502","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=265502","pdfSize":"1138KB"},"title":"Granular quantization noise in the first-order delta-sigma modulator"},{"order":"30","displayText":"W. Chou, P.W. Wong, R.M. Gray, \"Multistage sigma-delta modulation\", <i>Information Theory IEEE Transactions on</i>, vol. 35, no. 4, pp. 784-796, 1989.","links":{"documentLink":"/document/32155","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=32155","pdfSize":"1007KB"},"title":"Multistage sigma-delta modulation"}],"nonIeee":[{"order":"1","displayText":"Jwusheng Hu, Shiang-Hwua Yu, \"ANALYSIS AND DESIGN OF ONE-BIT NOISE-SHAPING QUANTIZER USING VARIABLE STRUCTURE CONTROL APPROACH\", <i>Asian Journal of Control</i>, vol. 7, pp. 266, 2008.","links":{"crossRefLink":"https://doi.org/10.1111/j.1934-6093.2005.tb00236.x"},"title":"ANALYSIS AND DESIGN OF ONE-BIT NOISE-SHAPING QUANTIZER USING VARIABLE STRUCTURE CONTROL APPROACH"},{"order":"2","displayText":"Hideyuki Suzuki, \"Dynamics of load balancing with constraints\", <i>The European Physical Journal Special Topics</i>, vol. 223, pp. 2631, 2014.","links":{"crossRefLink":"https://doi.org/10.1140/epjst/e2014-02278-7"},"title":"Dynamics of load balancing with constraints"},{"order":"3","displayText":"ORLA FEELY, DANIELE FOURNIER-PRUNARET, INA TARALOVA-ROUX, DAVID FITZGERALD, \"NONLINEAR DYNAMICS OF BANDPASS SIGMA-DELTA MODULATION \u2014 AN INVESTIGATION BY MEANS OF THE CRITICAL LINES TOOL\", <i>International Journal of Bifurcation and Chaos</i>, vol. 10, pp. 307, 2000.","links":{"crossRefLink":"https://doi.org/10.1142/S0218127400000207"},"title":"NONLINEAR DYNAMICS OF BANDPASS SIGMA-DELTA MODULATION \u2014 AN INVESTIGATION BY MEANS OF THE CRITICAL LINES TOOL"},{"order":"4","displayText":"Takayuki Inoue, Yusuke Ikeda, Yasuhiro Oikawa, \"Hat-type hearing aid system with flexible sound directivity pattern\", <i>Acoustical Science and Technology</i>, vol. 39, pp. 22, 2018.","links":{"crossRefLink":"https://doi.org/10.1250/ast.39.22"},"title":"Hat-type hearing aid system with flexible sound directivity pattern"},{"order":"5","displayText":"R. Eschbach, R. Hauck, \"Binarization using a two-dimensional pulse-density modulation\", <i>Journal of the Optical Society of America A</i>, vol. 4, pp. 1873, 1987.","links":{"crossRefLink":"https://doi.org/10.1364/JOSAA.4.001873"},"title":"Binarization using a two-dimensional pulse-density modulation"},{"order":"6","displayText":"Richard Zappulla, Josep Virgili-Llop, Marcello Romano, \"Spacecraft Thruster Control via Sigma\u2013Delta Modulation\", <i>Journal of Guidance, Control, and Dynamics</i>, pp. 1, 2017.","links":{"crossRefLink":"https://doi.org/10.2514/1.G002986"},"title":"Spacecraft Thruster Control via Sigma\u2013Delta Modulation"},{"order":"7","displayText":"Beno\u00eet R. Veillette, Gordon W. Roberts, \"Delta-sigma oscillators: versatile building blocks\", <i>International Journal of Circuit Theory and Applications</i>, vol. 25, pp. 407, 1997.","links":{"crossRefLink":"https://doi.org/10.1002/(SICI)1097-007X(199709/10)25:5<407::AID-CTA981>3.0.CO;2-B"},"title":"Delta-sigma oscillators: versatile building blocks"},{"order":"8","displayText":"<i>CMOS Sigma-Delta Converters</i>, pp. 1, 2013.","links":{"crossRefLink":"https://doi.org/10.1002/9781118569238.ch1"},"title":""},{"order":"9","displayText":"<i>CMOS Sigma-Delta Converters</i>, pp. i, 2013.","links":{"crossRefLink":"https://doi.org/10.1002/9781118569238.fmatter"},"title":""},{"order":"10","displayText":"","links":{"crossRefLink":"https://doi.org/10.1002/9781119258308.ch1"},"title":""},{"order":"11","displayText":"","links":{"crossRefLink":"https://doi.org/10.1002/9781119258308.ch2"},"title":""},{"order":"12","displayText":"Percy Deift, Felix Krahmer, C. S\u0131nan G\u00fcnt\u00fcrk, \"An optimal family of exponentially accurate one-bit Sigma-Delta quantization schemes\", <i>Communications on Pure and Applied Mathematics</i>, vol. 64, pp. 883, 2011.","links":{"crossRefLink":"https://doi.org/10.1002/cpa.20367"},"title":"An optimal family of exponentially accurate one-bit Sigma-Delta quantization schemes"},{"order":"13","displayText":"C. Sinan G\u00fcnt\u00fcrk, \"Mathematics of Analog-to-Digital Conversion\", <i>Communications on Pure and Applied Mathematics</i>, vol. 65, pp. 1671, 2012.","links":{"crossRefLink":"https://doi.org/10.1002/cpa.21425"},"title":"Mathematics of Analog-to-Digital Conversion"},{"order":"14","displayText":"David Fouto, Nuno Paulino, <i>Design of Low Power and Low Area Passive Sigma Delta Modulators for Audio Applications</i>, pp. 1, 2017.","links":{"crossRefLink":"https://doi.org/10.1007/978-3-319-57033-4_1"},"title":""},{"order":"15","displayText":"Qiyuan Liu, Alexander Edward, Carlos Briseno-Vidrios, Jose Silva-Martinez, <i>Design Techniques for Mash Continuous-Time Delta-Sigma Modulators</i>, pp. 19, 2018.","links":{"crossRefLink":"https://doi.org/10.1007/978-3-319-77225-7_3"},"title":""},{"order":"16","displayText":"David P. Brown, \"On limit cycles of second-order sigma-delta modulators with constant input\", <i>Circuits, Systems, and Signal Processing</i>, vol. 14, pp. 675, 1995.","links":{"crossRefLink":"https://doi.org/10.1007/BF01213964"},"title":"On limit cycles of second-order sigma-delta modulators with constant input"},{"order":"17","displayText":"B. Leung, \"The oversampling technique for analog to digital conversion: A tutorial overview\", <i>Analog Integrated Circuits and Signal Processing</i>, vol. 1, pp. 65, 1991.","links":{"crossRefLink":"https://doi.org/10.1007/BF02151026"},"title":"The oversampling technique for analog to digital conversion: A tutorial overview"},{"order":"18","displayText":"Rijo Sebastian, A. V. Jos Prakash, Babita R. Jose, Jimson Mathew, \"A Differentially Quantized Bandpass Error Feedback Modulator for ADCs in Digital Radio\", <i>Circuits, Systems, and Signal Processing</i>, 2018.","links":{"crossRefLink":"https://doi.org/10.1007/s00034-018-0782-z"},"title":"A Differentially Quantized Bandpass Error Feedback Modulator for ADCs in Digital Radio"},{"order":"19","displayText":"Vasco Lima, Nuno Brito, Jorge Cabral, Jo\u00e3o Monteiro, Jo\u00e3o Gaspar, Luis Alexandre Rocha, \"Digital platform for Sigma-Delta accelerometer assessment and test\", <i>Microsystem Technologies</i>, 2018.","links":{"crossRefLink":"https://doi.org/10.1007/s00542-018-3736-2"},"title":"Digital platform for Sigma-Delta accelerometer assessment and test"},{"order":"20","displayText":"Yuki Kimura, Akira Yasuda, Michitaka Yoshino, \"Continuous-time delta-sigma modulator using vector filter in feedback path to reduce effect of clock jitter and excess loop delay\", <i>Analog Integrated Circuits and Signal Processing</i>, vol. 75, pp. 279, 2013.","links":{"crossRefLink":"https://doi.org/10.1007/s10470-013-0038-6"},"title":"Continuous-time delta-sigma modulator using vector filter in feedback path to reduce effect of clock jitter and excess loop delay"},{"order":"21","displayText":"Orla Feely, \"Nonlinear dynamics and chaos in Sigma-Delta modulation\", <i>Journal of the Franklin Institute</i>, vol. 331, pp. 903, 1994.","links":{"crossRefLink":"https://doi.org/10.1016/0016-0032(94)90092-2"},"title":"Nonlinear dynamics and chaos in Sigma-Delta modulation"},{"order":"22","displayText":"Victor da Fonte Dias, \"Complex-signal sigma-delta modulators for quadrature bandpass A/D conversion\", <i>Microelectronics Journal</i>, vol. 27, pp. 505, 1996.","links":{"crossRefLink":"https://doi.org/10.1016/0026-2692(95)00114-X"},"title":"Complex-signal sigma-delta modulators for quadrature bandpass A/D conversion"},{"order":"23","displayText":"R. Eschbach, R. Hauck, \"A 2-D pulse density modulation by iteration for halftoning\", <i>Optics Communications</i>, vol. 62, pp. 300, 1987.","links":{"crossRefLink":"https://doi.org/10.1016/0030-4018(87)90294-X"},"title":"A 2-D pulse density modulation by iteration for halftoning"},{"order":"24","displayText":"J.M. Steim, <i>Treatise on Geophysics</i>, pp. 29, 2015.","links":{"crossRefLink":"https://doi.org/10.1016/B978-0-444-53802-4.00023-3"},"title":""},{"order":"25","displayText":"Hank Zumbahlen, <i>Linear Circuit Design Handbook</i>, pp. 337, 2008.","links":{"crossRefLink":"https://doi.org/10.1016/B978-0-7506-8703-4.00006-7"},"title":""},{"order":"26","displayText":"Ping Wah Wong, <i>Handbook of Image and Video Processing</i>, pp. 925, 2005.","links":{"crossRefLink":"https://doi.org/10.1016/B978-012119792-6/50117-0"},"title":""},{"order":"27","displayText":"Walt Kester, James Bryant, <i>Data Conversion Handbook</i>, pp. 231, 2005.","links":{"crossRefLink":"https://doi.org/10.1016/B978-075067841-4/50017-8"},"title":""},{"order":"28","displayText":"Sheikh Saine, Julian Raczkowycz, Peter Mather, \"An analogue test response compaction technique using delta\u2013sigma modulation\", <i>Microelectronics Journal</i>, vol. 32, pp. 339, 2001.","links":{"crossRefLink":"https://doi.org/10.1016/S0026-2692(01)00002-7"},"title":"An analogue test response compaction technique using delta\u2013sigma modulation"},{"order":"29","displayText":"Izzet Kale, Richard C.S. Morling, \"High resolution data conversion via \u03a3-\u0394 modulators and polyphase filters: a review\", <i>Measurement</i>, vol. 19, pp. 159, 1996.","links":{"crossRefLink":"https://doi.org/10.1016/S0263-2241(97)00011-0"},"title":"High resolution data conversion via \u03a3-\u0394 modulators and polyphase filters: a review"},{"order":"30","displayText":"Marco Lanucara, Riccardo Borghi, \"Efficient reconstruction of sampled 1-bit quantized Gaussian signals from sine wave crossings\", <i>Digital Signal Processing</i>, vol. 22, pp. 1044, 2012.","links":{"crossRefLink":"https://doi.org/10.1016/j.dsp.2012.07.006"},"title":"Efficient reconstruction of sampled 1-bit quantized Gaussian signals from sine wave crossings"}]},"formulaStrippedArticleTitle":"A Telemetering System by Code Modulation - \u0394- \u03a3Modulation","nonIeeeCitationCount":"70","contentTypeDisplay":"Journals","patentCitationCount":"9","mlTime":"PT1.050647S","lastupdate":"2021-11-07","title":"A Telemetering System by Code Modulation - \u0394- \u03a3Modulation","contentType":"periodicals","ieeeCitationCount":"66","publicationNumber":"5008636"},{"_id":5008851,"paperCitations":{"ieee":[{"order":"1","displayText":"D.G. Childers, \"Evoked responses: Electrogenesis models methodology and wavefront reconstruction and tracking analysis\", <i>Proceedings of the IEEE</i>, vol. 65, no. 5, pp. 611-626, 1977.","links":{"documentLink":"/document/1454809","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=1454809","pdfSize":"2078KB"},"title":"Evoked responses: Electrogenesis, models, methodology, and wavefront reconstruction and tracking analysis"},{"order":"2","displayText":"James P. Ary, Terry L. Fry, William R. Biersdorf, \"A Multiplexing System for Multichannel Signal Averaging of the Visual Evoked Response\", <i>Biomedical Engineering IEEE Transactions on</i>, vol. BME-26, no. 12, pp. 696-699, 1979.","links":{"documentLink":"/document/4122977","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=4122977","pdfSize":"1459KB"},"title":"A Multiplexing System for Multichannel Signal Averaging of the Visual Evoked Response"},{"order":"3","displayText":"R. Davis, D. McRae, \"A More General Approach to the Interpolation of Sampled Data by Realizable Filters\", <i>Communication Technology IEEE Transactions on</i>, vol. 17, no. 1, pp. 65-73, 1969.","links":{"documentLink":"/document/1090052","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=1090052","pdfSize":"1258KB"},"title":"A More General Approach to the Interpolation of Sampled Data by Realizable Filters"},{"order":"4","displayText":"C. D. McGillem, T. E. Riemer, \"Moire' Patterns and Two-Dimensional Aliasing in Line Scanner Data Acquisition Systems\", <i>Geoscience Electronics IEEE Transactions on</i>, vol. 12, no. 1, pp. 1-8, 1974.","links":{"documentLink":"/document/4071659","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=4071659","pdfSize":"2010KB"},"title":"Moire' Patterns and Two-Dimensional Aliasing in Line Scanner Data Acquisition Systems"},{"order":"5","displayText":"Robert M. Morris, Alan Staniforth, Allan R. Morse, \"A Data System for High-Voltage DC Test Lines\", <i>Instrumentation and Measurement IEEE Transactions on</i>, vol. IM-20, no. 4, pp. 285-291, 1971.","links":{"documentLink":"/document/5570655","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=5570655","pdfSize":"3145KB"},"title":"A Data System for High-Voltage DC Test Lines"},{"order":"6","displayText":"T. H. Shepertycki, \"Telemetry Error Measurements Using Pseudo-Random Signals\", <i>Space Electronics and Telemetry IEEE Transactions on</i>, vol. 10, no. 3, pp. 111-115, 1964.","links":{"documentLink":"/document/4335603","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=4335603","pdfSize":"1668KB"},"title":"Telemetry Error Measurements Using Pseudo-Random Signals"}]},"formulaStrippedArticleTitle":"Study and Experimental Investigation on Sampling Rate and Aliasing in Time-Division Telemetry Systems","nonIeeeCitationCount":"0","contentTypeDisplay":"Journals","patentCitationCount":"0","mlTime":"PT0.114525S","lastupdate":"2021-12-18","title":"Study and Experimental Investigation on Sampling Rate and Aliasing in Time-Division Telemetry Systems","contentType":"periodicals","ieeeCitationCount":"6","publicationNumber":"5008636"},{"_id":5008853,"paperCitations":{"ieee":[{"order":"1","displayText":"Marvin S. Stone, \"Discriminator Detection of Wide-Band PCM/FM\", <i>Aerospace and Electronic Systems IEEE Transactions on</i>, vol. AES-6, no. 3, pp. 393-395, 1970.","links":{"documentLink":"/document/4103529","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=4103529","pdfSize":"391KB"},"title":"Discriminator Detection of Wide-Band PCM/FM"},{"order":"2","displayText":"R. Langelier, L. Bauer, A. Bush, \"The transmission of digital signals through random time-variant dispersive channels with application to chaff scatter\", <i>Antennas and Propagation IEEE Transactions on</i>, vol. 15, no. 1, pp. 172-183, 1967.","links":{"documentLink":"/document/1138858","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=1138858","pdfSize":"1413KB"},"title":"The transmission of digital signals through random, time-variant, dispersive channels with application to chaff scatter"},{"order":"3","displayText":"K. Uglow, \"Multiplex Telemetry Modulation and Demodulation Methods\", <i>Communication Technology IEEE Transactions on</i>, vol. 16, no. 1, pp. 133-141, 1968.","links":{"documentLink":"/document/1089814","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=1089814","pdfSize":"1039KB"},"title":"Multiplex Telemetry Modulation and Demodulation Methods"},{"order":"4","displayText":"R. de Buda, \"Coherent Demodulation of Frequency-Shift Keying with Low Deviation Ratio\", <i>Communications IEEE Transactions on</i>, vol. 20, no. 3, pp. 429-435, 1972.","links":{"documentLink":"/document/1091177","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=1091177","pdfSize":"704KB"},"title":"Coherent Demodulation of Frequency-Shift Keying with Low Deviation Ratio"},{"order":"5","displayText":"W. Lindsey, M. Simon, \"Detection of Digital FSK and PSK Using a First-Order Phase-Locked Loop\", <i>Communications IEEE Transactions on</i>, vol. 25, no. 2, pp. 200-214, 1977.","links":{"documentLink":"/document/1093804","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=1093804","pdfSize":"984KB"},"title":"Detection of Digital FSK and PSK Using a First-Order Phase-Locked Loop"},{"order":"6","displayText":"J. Oetting, \"A Comparison of Modulation Techniques for Digital Radio\", <i>Communications IEEE Transactions on</i>, vol. 27, no. 12, pp. 1752-1762, 1979.","links":{"documentLink":"/document/1094370","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=1094370","pdfSize":"1171KB"},"title":"A Comparison of Modulation Techniques for Digital Radio"},{"order":"7","displayText":"M. G. Pelchat, \"The Autocorrelation Function and Power Spectrum of PCM/FM with Random Binary Modulating Waveforms\", <i>Space Electronics and Telemetry IEEE Transactions on</i>, vol. 10, no. 1, pp. 39-44, 1964.","links":{"documentLink":"/document/4335590","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=4335590","pdfSize":"1308KB"},"title":"The Autocorrelation Function and Power Spectrum of PCM/FM with Random Binary Modulating Waveforms"},{"order":"8","displayText":"Earl F. Smith, \"Minimum-Error Probabilities in Demodulation of Binary PCM Signals\", <i>Space Electronics and Telemetry IEEE Transactions on</i>, vol. 10, no. 4, pp. 135-143, 1964.","links":{"documentLink":"/document/4337580","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=4337580","pdfSize":"4176KB"},"title":"Minimum-Error Probabilities in Demodulation of Binary PCM Signals"}],"nonIeee":[{"order":"1","displayText":"W. R. Bennett, J. Salz, \"Binary data transmission by FM over a real channel\", <i>The Bell System Technical Journal</i>, vol. 42, pp. 2387, 1963.","links":{"documentLink":"/document/6769384","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=6769384"},"title":"Binary data transmission by FM over a real channel"},{"order":"2","displayText":"I. Korn, <i>Digital Communications</i>, pp. 471, 1985.","links":{"crossRefLink":"https://doi.org/10.1007/978-1-4684-1461-5_8"},"title":""}]},"formulaStrippedArticleTitle":"Attainable Error Probabilities in Demodulation of Random Binary PCM/FM Waveforms","nonIeeeCitationCount":"2","contentTypeDisplay":"Journals","patentCitationCount":"0","mlTime":"PT0.361007S","lastupdate":"2021-07-23","title":"Attainable Error Probabilities in Demodulation of Random Binary PCM/FM Waveforms","contentType":"periodicals","ieeeCitationCount":"8","publicationNumber":"5008636"},{"_id":5008877,"paperCitations":{"ieee":[{"order":"1","displayText":"Babak Salamat, Todd Jackson, Gregor Wagner, Christian Wimmer, Michael Franz, \"Runtime Defense against Code Injection Attacks Using Replicated Execution\", <i>Dependable and Secure Computing IEEE Transactions on</i>, vol. 8, no. 4, pp. 588-601, 2011.","links":{"documentLink":"/document/5714703","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=5714703","pdfSize":"730KB"},"title":"Runtime Defense against Code Injection Attacks Using Replicated Execution"},{"order":"2","displayText":"Yousra Alkabani, Farinaz Koushanfar, \"N-variant IC design: Methodology and applications\", <i>Design Automation Conference 2008. DAC 2008. 45th ACM/IEEE</i>, pp. 546-551, 2008.","links":{"documentLink":"/document/4555876","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=4555876","pdfSize":"314KB"},"title":"N-variant IC design: Methodology and applications"},{"order":"3","displayText":"Gaofei Zhang, Zheng Zhang, Bolin Ma, Jiang Wang, \"Multi-Variant eXecution: State-of-the-Art and Research Challenges\", <i>Communication Software and Networks (ICCSN)2020 12th International Conference on</i>, pp. 196-201, 2020.","links":{"documentLink":"/document/9139097","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=9139097","pdfSize":"203KB"},"title":"Multi-Variant eXecution: State-of-the-Art and Research Challenges"}]},"formulaStrippedArticleTitle":"A Combination Hardware-Software Debugging System","nonIeeeCitationCount":"0","contentTypeDisplay":"Journals","patentCitationCount":"4","mlTime":"PT0.07801S","lastupdate":"2021-09-18","title":"A Combination Hardware-Software Debugging System","contentType":"periodicals","ieeeCitationCount":"3","publicationNumber":"12"},{"_id":5008902,"paperCitations":{"ieee":[{"order":"1","displayText":"Y. Katayama, \"Trends in semiconductor memories\", <i>Micro IEEE</i>, vol. 17, no. 6, pp. 10-17, 1997.","links":{"documentLink":"/document/641592","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=641592","pdfSize":"127KB"},"title":"Trends in semiconductor memories"},{"order":"2","displayText":"D.G. Elliott, M. Stumm, W.M. Snelgrove, C. Cojocaru, R. Mckenzie, \"Computational RAM: implementing processors in memory\", <i>Design & Test of Computers IEEE</i>, vol. 16, no. 1, pp. 32-41, 1999.","links":{"documentLink":"/document/748803","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=748803","pdfSize":"132KB"},"title":"Computational RAM: implementing processors in memory"},{"order":"3","displayText":"S.J. Weber, J.M. Paul, D.E. Thomas, \"Co-RAM: combinational logic synthesis applied to software partitions for mapping to a novel memory device\", <i>Very Large Scale Integration (VLSI) Systems IEEE Transactions on</i>, vol. 9, no. 6, pp. 805-812, 2001.","links":{"documentLink":"/document/974894","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=974894","pdfSize":"109KB"},"title":"Co-RAM: combinational logic synthesis applied to software partitions for mapping to a novel memory device"},{"order":"4","displayText":"R. Sangireddy, A.K. Somani, \"Application-specific computing with adaptive register file architectures\", <i>Application-Specific Systems Architectures and Processors 2003. Proceedings. IEEE International Conference on</i>, pp. 183-192, 2003.","links":{"documentLink":"/document/1212842","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=1212842","pdfSize":"1187KB"},"title":"Application-specific computing with adaptive register file architectures"},{"order":"5","displayText":"Kaiwei Zou, Ying Wang, Huawei Li, Xiaowei Li, \"XORiM: A case of in-memory bit-comparator implementation and its performance implications\", <i>Design Automation Conference (ASP-DAC) 2018 23rd Asia and South Pacific</i>, pp. 349-354, 2018.","links":{"documentLink":"/document/8297348","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=8297348","pdfSize":"159KB"},"title":"XORiM: A case of in-memory bit-comparator implementation and its performance implications"},{"order":"6","displayText":"P.C. Patton, \"Trends in Data Organization and Access Methods\", <i>Computer</i>, vol. 3, no. 6, pp. 18-24, 1970.","links":{"documentLink":"/document/1641356","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=1641356","pdfSize":"3247KB"},"title":"Trends in Data Organization and Access Methods"},{"order":"7","displayText":"N. Aklilu, D.G. Elliott, C.A. Wickman, \"A tightly coupled hybrid SIMD/SISD system\", <i>Electrical and Computer Engineering 1999 IEEE Canadian Conference on</i>, vol. 1, pp. 446-449 vol.1, 1999.","links":{"documentLink":"/document/807239","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=807239","pdfSize":"300KB"},"title":"A tightly coupled hybrid SIMD/SISD system"},{"order":"8","displayText":"Z.B. Miled, R. Eigenmann, J.A.B. Fortes, V. Taylor, \"Hierarchical processors-and-memory architecture for high performance computing\", <i>Frontiers of Massively Parallel Computing 1996. Proceedings Frontiers '96. Sixth Symposium on the</i>, pp. 355-362, 1996.","links":{"documentLink":"/document/558114","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=558114","pdfSize":"929KB"},"title":"Hierarchical processors-and-memory architecture for high performance computing"},{"order":"9","displayText":"Kevin Hsieh, Samira Khan, Nandita Vijaykumar, Kevin K. Chang, Amirali Boroumand, Saugata Ghose, Onur Mutlu, \"Accelerating pointer chasing in 3D-stacked memory: Challenges mechanisms evaluation\", <i>Computer Design (ICCD) 2016 IEEE 34th International Conference on</i>, pp. 25-32, 2016.","links":{"documentLink":"/document/7753257","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=7753257","pdfSize":"197KB"},"title":"Accelerating pointer chasing in 3D-stacked memory: Challenges, mechanisms, evaluation"},{"order":"10","displayText":"Zhang Youhui, Zhang Youyang, Li Yanhua, Fei Xiang, Zheng Weimin, \"In-Place Irregular Computation for Message-Passing Chip-Multiprocessors\", <i>Parallel Processing Workshops (ICPPW) 2017 46th International Conference on</i>, pp. 69-76, 2017.","links":{"documentLink":"/document/8026071","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=8026071","pdfSize":"510KB"},"title":"In-Place Irregular Computation for Message-Passing Chip-Multiprocessors"},{"order":"11","displayText":"Vasili K. Semenov, \"Erasing logic-memory boundaries in superconductor electronics\", <i>Rebooting Computing (ICRC) IEEE International Conference on</i>, pp. 1-6, 2016.","links":{"documentLink":"/document/7738711","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=7738711","pdfSize":"341KB"},"title":"Erasing logic-memory boundaries in superconductor electronics"},{"order":"12","displayText":"Jos\u00e9 Rodrigo Azambuja, Gustavo Brown, Fernanda Lima Kastensmidt, Luigi Carro, \"Algorithm transformation methods to reduce software-only fault tolerance techniques' overhead\", <i>On-Line Testing Symposium (IOLTS) 2013 IEEE 19th International</i>, pp. 1-6, 2013.","links":{"documentLink":"/document/6604042","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=6604042","pdfSize":"186KB"},"title":"Algorithm transformation methods to reduce software-only fault tolerance techniques' overhead"},{"order":"13","displayText":"Kevin Hsieh, Eiman Ebrahim, Gwangsun Kim, Niladrish Chatterjee, Mike O'Connor, Nandita Vijaykumar, Onur Mutlu, Stephen W. Keckler, \"Transparent Offloading and Mapping (TOM): Enabling Programmer-Transparent Near-Data Processing in GPU Systems\", <i>Computer Architecture (ISCA) 2016 ACM/IEEE 43rd Annual International Symposium on</i>, pp. 204-216, 2016.","links":{"documentLink":"/document/7551394","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=7551394","pdfSize":"1155KB"},"title":"Transparent Offloading and Mapping (TOM): Enabling Programmer-Transparent Near-Data Processing in GPU Systems"},{"order":"14","displayText":"Milad Hashemi, Khubaib, Eiman Ebrahimi, Onur Mutlu, Yale N. Patt, \"Accelerating Dependent Cache Misses with an Enhanced Memory Controller\", <i>Computer Architecture (ISCA) 2016 ACM/IEEE 43rd Annual International Symposium on</i>, pp. 444-455, 2016.","links":{"documentLink":"/document/7551413","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=7551413","pdfSize":"991KB"},"title":"Accelerating Dependent Cache Misses with an Enhanced Memory Controller"},{"order":"15","displayText":"Young-Jong Jang, Byung-Soo Kim, Dong-Sun Kim, Tae-ho Hwang, \"Implementation of a low-overhead processing-in-memory architecture\", <i>SoC Design Conference (ISOCC) 2016 International</i>, pp. 185-186, 2016.","links":{"documentLink":"/document/7799849","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=7799849","pdfSize":"459KB"},"title":"Implementation of a low-overhead processing-in-memory architecture"},{"order":"16","displayText":"Damien Querlioz, Olivier Bichler, Adrien Francis Vincent, Christian Gamrat, \"Bioinspired Programming of Memory Devices for Implementing an Inference Engine\", <i>Proceedings of the IEEE</i>, vol. 103, no. 8, pp. 1398-1416, 2015.","links":{"documentLink":"/document/7155484","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=7155484","pdfSize":"1873KB"},"title":"Bioinspired Programming of Memory Devices for Implementing an Inference Engine"},{"order":"17","displayText":"Amirali Boroumand, Saugata Ghose, Minesh Patel, Hasan Hassan, Brandon Lucia, Kevin Hsieh, Krishna T. Malladi, Hongzhong Zheng, Onur Mutlu, \"LazyPIM: An Efficient Cache Coherence Mechanism for Processing-in-Memory\", <i>Computer Architecture Letters</i>, vol. 16, no. 1, pp. 46-50, 2017.","links":{"documentLink":"/document/7485993","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=7485993","pdfSize":"647KB"},"title":"LazyPIM: An Efficient Cache Coherence Mechanism for Processing-in-Memory"},{"order":"18","displayText":"Jagadish B. Kotra, Diana Guttman, Nachiappan Chidamabaram N., Mahmut T. Kandemir, Chita R. Das, \"Quantifying the Potential Benefits of On-chip Near-Data Computing in Manycore Processors\", <i>Modeling Analysis and Simulation of Computer and Telecommunication Systems (MASCOTS) 2017 IEEE 25th International Symposium on</i>, pp. 198-209, 2017.","links":{"documentLink":"/document/8107446","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=8107446","pdfSize":"326KB"},"title":"Quantifying the Potential Benefits of On-chip Near-Data Computing in Manycore Processors"},{"order":"19","displayText":"Tim Finkbeiner, Glen Hush, Troy Larsen, Perry Lea, John Leidel, Troy Manning, \"In-Memory Intelligence\", <i>Micro IEEE</i>, vol. 37, no. 4, pp. 30-38, 2017.","links":{"documentLink":"/document/8013497","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=8013497","pdfSize":"215KB"},"title":"In-Memory Intelligence"},{"order":"20","displayText":"Reetuparna Das, \"Blurring the Lines between Memory and Computation\", <i>Micro IEEE</i>, vol. 37, no. 6, pp. 13-15, 2017.","links":{"documentLink":"/document/8119716","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=8119716","pdfSize":"147KB"},"title":"Blurring the Lines between Memory and Computation"},{"order":"21","displayText":"G.J. Lipovski, C. Yu, \"The dynamic associative access memory chip and its application to SIMD processing and full-text database retrieval\", <i>Memory Technology Design and Testing 1999. Records of the 1999 IEEE International Workshop on</i>, pp. 24-31, 1999.","links":{"documentLink":"/document/782680","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=782680","pdfSize":"119KB"},"title":"The dynamic associative access memory chip and its application to SIMD processing and full-text database retrieval"},{"order":"22","displayText":"M. Gokhale, B. Holmes, K. Iobst, \"Processing in memory: the Terasys massively parallel PIM array\", <i>Computer</i>, vol. 28, no. 4, pp. 23-31, 1995.","links":{"documentLink":"/document/375174","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=375174","pdfSize":"855KB"},"title":"Processing in memory: the Terasys massively parallel PIM array"},{"order":"23","displayText":"B. Parhami, \"Associative memories and processors: An overview and selected bibliography\", <i>Proceedings of the IEEE</i>, vol. 61, no. 6, pp. 722-730, 1973.","links":{"documentLink":"/document/1451082","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=1451082","pdfSize":"1200KB"},"title":"Associative memories and processors: An overview and selected bibliography"},{"order":"24","displayText":"S. Sangireddy, P. Rajamani, S. Gaddam, \"Performance optimization with scalable reconfigurable computing systems\", <i>VLSI Design 2006. Held jointly with 5th International Conference on Embedded Systems and Design. 19th International Conference on</i>, pp. 6 pp., 2006.","links":{"documentLink":"/document/1581481","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=1581481","pdfSize":"207KB"},"title":"Performance optimization with scalable reconfigurable computing systems"},{"order":"25","displayText":"R. Sangireddy, A.K. Somani, \"On-Chip Adaptive Circuits for Fast Media Processing\", <i>Circuits and Systems II: Express Briefs IEEE Transactions on</i>, vol. 53, no. 9, pp. 946-950, 2006.","links":{"documentLink":"/document/1705072","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=1705072","pdfSize":"626KB"},"title":"On-Chip Adaptive Circuits for Fast Media Processing"},{"order":"26","displayText":"Rama Sangireddy, H. Kim, A.K. Somani, \"Low-power high-performance reconfigurable computing cache architectures\", <i>Computers IEEE Transactions on</i>, vol. 53, no. 10, pp. 1274-1290, 2004.","links":{"documentLink":"/document/1327578","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=1327578","pdfSize":"2682KB"},"title":"Low-power high-performance reconfigurable computing cache architectures"},{"order":"27","displayText":"Vasili K. Semenov, \"Magic Cells and Circuits: New Convergence of Memory and Logic Functions in Superconductor Devices\", <i>Applied Superconductivity IEEE Transactions on</i>, vol. 23, no. 3, pp. 1700908-1700908, 2013.","links":{"documentLink":"/document/6399568","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=6399568","pdfSize":"331KB"},"title":"Magic Cells and Circuits: New Convergence of Memory and Logic Functions in Superconductor Devices"},{"order":"28","displayText":"R.W. Landgraff, S.S. Yau, \"Design of Diagnosable Iterative Arrays\", <i>Computers IEEE Transactions on</i>, vol. C-20, no. 8, pp. 867-877, 1971.","links":{"documentLink":"/document/1671956","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=1671956","pdfSize":"3099KB"},"title":"Design of Diagnosable Iterative Arrays"},{"order":"29","displayText":"Chao Zhang, Tong Meng, Guangyu Sun, \"PM3: Power Modeling and Power Management for Processing-in-Memory\", <i>High Performance Computer Architecture (HPCA) 2018 IEEE International Symposium on</i>, pp. 558-570, 2018.","links":{"documentLink":"/document/8327037","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=8327037","pdfSize":"1053KB"},"title":"PM3: Power Modeling and Power Management for Processing-in-Memory"},{"order":"30","displayText":"Ashutosh Pattnaik, Xulong Tang, Adwait Jog, Onur Kayiran, Asit K. Mishra, Mahmut T. Kandemir, Onur Mutlu, Chita R. Das, \"Scheduling techniques for GPU architectures with processing-in-memory capabilities\", <i>Parallel Architecture and Compilation Techniques (PACT) 2016 International Conference on</i>, pp. 31-44, 2016.","links":{"documentLink":"/document/7756764","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=7756764","pdfSize":"1000KB"},"title":"Scheduling techniques for GPU architectures with processing-in-memory capabilities"}],"nonIeee":[{"order":"1","displayText":"Jos\u00e9 Rodrigo Azambuja, Gustavo Brown, Fernanda Lima Kastensmidt, Luigi Carro, \"Algorithm transformation methods to reduce the overhead of software-based fault tolerance techniques\", <i>Microelectronics Reliability</i>, vol. 54, pp. 1050, 2014.","links":{"crossRefLink":"https://doi.org/10.1016/j.microrel.2013.11.011"},"title":"Algorithm transformation methods to reduce the overhead of software-based fault tolerance techniques"},{"order":"2","displayText":"Vivek Seshadri, Onur Mutlu, <i></i>, 2017.","links":{"crossRefLink":"https://doi.org/10.1016/bs.adcom.2017.04.004"},"title":""},{"order":"3","displayText":"John E. Shore, \"Second thoughts on parallel processing\", <i>Computers & Electrical Engineering</i>, vol. 1, pp. 95, 1973.","links":{"crossRefLink":"https://doi.org/10.1016/0045-7906(73)90030-X"},"title":"Second thoughts on parallel processing"},{"order":"4","displayText":"Mohammed Ziaur Rahman, <i>Algorithms and Architectures for Parallel Processing</i>, vol. 7016, pp. 306, 2011.","links":{"crossRefLink":"https://doi.org/10.1007/978-3-642-24650-0_26"},"title":""},{"order":"5","displayText":"Ismail Akturk, Ulya R. Karpuzcu, \"AMNESIAC: Amnesic Automatic Computer\", <i>ACM SIGARCH Computer Architecture News</i>, vol. 45, pp. 811, 2017.","links":{"documentLink":"/document/7948362","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=7948362"},"title":"AMNESIAC: Amnesic Automatic Computer"},{"order":"6","displayText":"Ismail Akturk, Ulya R. Karpuzcu, \"AMNESIAC: Amnesic Automatic Computer\", <i>ACM SIGPLAN Notices</i>, vol. 52, pp. 811, 2017.","links":{"documentLink":"/document/7948450","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=7948450"},"title":"AMNESIAC: Amnesic Automatic Computer"},{"order":"7","displayText":"Ismail Akturk, Ulya R. Karpuzcu, \"AMNESIAC: Amnesic Automatic Computer\", <i>ACM SIGOPS Operating Systems Review</i>, vol. 51, pp. 811, 2017.","links":{"documentLink":"/document/7948286","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=7948286"},"title":"AMNESIAC: Amnesic Automatic Computer"},{"order":"8","displayText":"Donghyuk Lee, Samira Khan, Lavanya Subramanian, Saugata Ghose, Rachata Ausavarungnirun, Gennady Pekhimenko, Vivek Seshadri, Onur Mutlu, \"Design-Induced Latency Variation in Modern DRAM Chips: Characterization Analysis and Latency Reduction Mechanisms\", <i>Proceedings of the ACM on Measurement and Analysis of Computing Systems</i>, vol. 1, pp. 1, 2017.","links":{"documentLink":"/document/7977990","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=7977990"},"title":"Design-Induced Latency Variation in Modern DRAM Chips: Characterization, Analysis, and Latency Reduction Mechanisms"},{"order":"9","displayText":"Sam Likun Xi, Oreoluwa Babarinsa, Manos Athanassoulis, Stratos Idreos, <i>Proceedings of the 11th International Workshop on Data Management on New Hardware - DaMoN''15</i>, pp. 1, 2015.","links":{"documentLink":"/document/7694136","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=7694136"},"title":""},{"order":"10","displayText":"Oreoluwatomiwa O. Babarinsa, Stratos Idreos, <i>Proceedings of the 2015 ACM SIGMOD International Conference on Management of Data - SIGMOD ''15</i>, pp. 2069, 2015.","links":{"documentLink":"/document/7627780","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=7627780"},"title":""},{"order":"11","displayText":"John M. Conroy, Steven G. Kratzer, Robert F. Lucas, Aaron E. Naiman, \"Data-Parallel Sparse Factorization\", <i>SIAM Journal on Scientific Computing</i>, vol. 19, pp. 584, 1998.","links":{"crossRefLink":"https://doi.org/10.1137/S1064827594276412"},"title":"Data-Parallel Sparse Factorization"},{"order":"12","displayText":"C. David Wright, \"Precise computing with imprecise devices\", <i>Nature Electronics</i>, vol. 1, pp. 212, 2018.","links":{"crossRefLink":"https://doi.org/10.1038/s41928-018-0061-9"},"title":"Precise computing with imprecise devices"},{"order":"13","displayText":"F. Filippazzi, N. Minnaja, \"Orientamenti tecnologici per gli elaboratori di dati\", <i>La Rivista del Nuovo Cimento</i>, vol. 2, pp. 200, 1970.","links":{"crossRefLink":"https://doi.org/10.1007/BF02896916"},"title":"Orientamenti tecnologici per gli elaboratori di dati"},{"order":"14","displayText":"Boyu Zhang, Yong Xu, Weisheng Zhao, Daoqian Zhu, Xiaoyang Lin, Michel Hehn, Gregory Malinowski, Dafin\u00e9 Ravelosona, St\u00e9phane Mangin, \"Energy-Efficient Domain-Wall Motion Governed by the Interplay of Helicity-Dependent Optical Effect and Spin-Orbit Torque\", <i>Physical Review Applied</i>, vol. 11, 2019.","links":{"crossRefLink":"https://doi.org/10.1103/PhysRevApplied.11.034001"},"title":"Energy-Efficient Domain-Wall Motion Governed by the Interplay of Helicity-Dependent Optical Effect and Spin-Orbit Torque"},{"order":"15","displayText":"P. C. Patton, <i>Advances in Information Systems Science</i>, pp. 1, 1974.","links":{"crossRefLink":"https://doi.org/10.1007/978-1-4615-8246-5_1"},"title":""},{"order":"16","displayText":"Walter Motsch, <i>Digital Memory and Storage</i>, pp. 361, 1978.","links":{"crossRefLink":"https://doi.org/10.1007/978-3-322-83629-8_25"},"title":""},{"order":"17","displayText":"Wang Kang, Erya Deng, Zhaohao Wang, Weisheng Zhao, <i>Applications of Emerging Memory Technology</i>, vol. 63, pp. 215, 2020.","links":{"crossRefLink":"https://doi.org/10.1007/978-981-13-8379-3_9"},"title":""},{"order":"18","displayText":"Gagandeep Singh, Lorenzo Chelini, Stefano Corda, Ahsan Javed Awan, Sander Stuijk, Roel Jordans, Henk Corporaal, Albert-Jan Boonstra, \"Near-Memory Computing: Past Present and Future\", <i>Microprocessors and Microsystems</i>, pp. 102868, 2019.","links":{"crossRefLink":"https://doi.org/10.1016/j.micpro.2019.102868"},"title":"Near-Memory Computing: Past, Present, and Future"},{"order":"19","displayText":"Jingyu Li, Heng Zhang, Yi Ding, Jiayi Li, Shuiyuan Wang, David Wei Zhang, Peng Zhou, \"A non-volatile AND gate based on Al2O3/HfO2/Al2O3 charge-trap stack for in-situ storage applications\", <i>Science Bulletin</i>, 2019.","links":{"crossRefLink":"https://doi.org/10.1016/j.scib.2019.08.012"},"title":"A non-volatile AND gate based on Al2O3/HfO2/Al2O3 charge-trap stack for in-situ storage applications"},{"order":"20","displayText":"Hasan Erdem Yant\u0131r, Wenzhe Guo, Ahmed M. Eltawil, Fadi J. Kurdahi, Khaled Nabil Salama, \"An Ultra-Area-Efficient 1024-Point In-Memory FFT Processor\", <i>Micromachines</i>, vol. 10, pp. 509, 2019.","links":{"crossRefLink":"https://doi.org/10.3390/mi10080509"},"title":"An Ultra-Area-Efficient 1024-Point In-Memory FFT Processor"},{"order":"21","displayText":"Maya Gokhale, Scott Lloyd, Chris Hajas, \"Near memory data structure rearrangement\", <i>Proceedings of the 2015 International Symposium on Memory Systems</i>, pp. 283, 2015.","links":{"documentLink":"/document/8098186","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=8098186"},"title":"Near memory data structure rearrangement"},{"order":"22","displayText":"Kevin Hsieh, Eiman Ebrahimi, Gwangsun Kim, Niladrish Chatterjee, Mike O'Connor, Nandita Vijaykumar, Onur Mutlu, Stephen W. Keckler, \"Transparent offloading and mapping (TOM): enabling programmer-transparent near-data processing in GPU systems\", <i>ACM SIGARCH Computer Architecture News</i>, vol. 44, pp. 204, 2016.","links":{"documentLink":"/document/7718091","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=7718091"},"title":"Transparent offloading and mapping (TOM): enabling programmer-transparent near-data processing in GPU systems"},{"order":"23","displayText":"Milad Hashemi,  Khubaib, Eiman Ebrahimi, Onur Mutlu, Yale N. Patt, \"Accelerating dependent cache misses with an enhanced memory controller\", <i>ACM SIGARCH Computer Architecture News</i>, vol. 44, pp. 444, 2016.","links":{"documentLink":"/document/7718110","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=7718110"},"title":"Accelerating dependent cache misses with an enhanced memory controller"},{"order":"24","displayText":"Patrick Siegl, Rainer Buchty, Mladen Berekovic, \"Data-Centric Computing Frontiers: A Survey On Processing-In-Memory\", <i>Proceedings of the Second International Symposium on Memory Systems</i>, pp. 295, 2016.","links":{"documentLink":"/document/7721375","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=7721375"},"title":"Data-Centric Computing Frontiers: A Survey On Processing-In-Memory"},{"order":"25","displayText":"Vivek Seshadri, Donghyuk Lee, Thomas Mullins, Hasan Hassan, Amirali Boroumand, Jeremie Kim, Michael A. Kozuch, Onur Mutlu, Phillip B. Gibbons, Todd C. Mowry, \"Ambit: in-memory accelerator for bulk bitwise operations using commodity DRAM technology\", <i>Proceedings of the 50th Annual IEEE/ACM International Symposium on Microarchitecture</i>, pp. 273, 2017.","links":{"documentLink":"/document/8097847","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=8097847"},"title":"Ambit: in-memory accelerator for bulk bitwise operations using commodity DRAM technology"},{"order":"26","displayText":"Saugata Ghose, Kevin Hsieh, Amirali Boroumand, Rachata Ausavarungnirun, Onur Mutlu, <i>Beyond-CMOS Technologies for Next Generation Computer Design</i>, pp. 133, 2019.","links":{"crossRefLink":"https://doi.org/10.1007/978-3-319-90385-9_5"},"title":""},{"order":"27","displayText":"Hoang Anh Du Nguyen, Jintao Yu, Muath Abu Lebdeh, Mottaqiallah Taouil, Said Hamdioui, Francky Catthoor, \"A Classification of Memory-Centric Computing\", <i>ACM Journal on Emerging Technologies in Computing Systems</i>, vol. 16, pp. 1, 2020.","links":{},"title":"A Classification of Memory-Centric Computing"},{"order":"28","displayText":"Amirali Boroumand, Parthasarathy Ranganathan, Onur Mutlu, Saugata Ghose, Youngsok Kim, Rachata Ausavarungnirun, Eric Shiu, Rahul Thakur, Daehyun Kim, Aki Kuusela, Allan Knies, \"Google Workloads for Consumer Devices\", <i>ACM SIGPLAN Notices</i>, vol. 53, pp. 316, 2018.","links":{"documentLink":"/document/8685418","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=8685418"},"title":"Google Workloads for Consumer Devices"},{"order":"29","displayText":"William H. Kautz, \"An Augmented Content-Addressed Memory Array for Implementation With Large-Scale Integration\", <i>Journal of the ACM (JACM)</i>, vol. 18, pp. 19, 1971.","links":{"documentLink":"/document/5820798","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=5820798"},"title":"An Augmented Content-Addressed Memory Array for Implementation With Large-Scale Integration"},{"order":"30","displayText":"K. N. Levitt, W. H. Kautz, \"Cellular arrays for the solution of graph problems\", <i>Communications of the ACM</i>, vol. 15, pp. 789, 1972.","links":{"documentLink":"/document/5791846","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=5791846"},"title":"Cellular arrays for the solution of graph problems"}]},"formulaStrippedArticleTitle":"A Logic-in-Memory Computer","nonIeeeCitationCount":"39","contentTypeDisplay":"Journals","patentCitationCount":"71","mlTime":"PT0.883505S","lastupdate":"2021-09-23","title":"A Logic-in-Memory Computer","contentType":"periodicals","ieeeCitationCount":"47","publicationNumber":"12"},{"_id":5008917,"paperCitations":{"ieee":[{"order":"1","displayText":"C.N. Hadjicostis, G.C. Verghese, \"Coding approaches to fault tolerance in linear dynamic systems\", <i>Information Theory IEEE Transactions on</i>, vol. 51, no. 1, pp. 210-228, 2005.","links":{"documentLink":"/document/1377502","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=1377502","pdfSize":"443KB"},"title":"Coding approaches to fault tolerance in linear dynamic systems"},{"order":"2","displayText":"Guang Xing Wang, Redinbo, \"Probability of State Transition Errors in a Finite State Machine Containing Soft Failures\", <i>Computers IEEE Transactions on</i>, vol. C-33, no. 3, pp. 269-277, 1984.","links":{"documentLink":"/document/1676424","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=1676424","pdfSize":"2357KB"},"title":"Probability of State Transition Errors in a Finite State Machine Containing Soft Failures"},{"order":"3","displayText":"Schwab, Yau, \"An Algebraic Model of Fault-Masking Logic Circuits\", <i>Computers IEEE Transactions on</i>, vol. C-32, no. 9, pp. 809-825, 1983.","links":{"documentLink":"/document/1676330","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=1676330","pdfSize":"4759KB"},"title":"An Algebraic Model of Fault-Masking Logic Circuits"},{"order":"4","displayText":"Sengupta, Chattopadhyay, Palit, Bandyopadhyay, Choudhury, \"Realization of Fault-Tolerant Machines\u2014Linear Code Application\", <i>Computers IEEE Transactions on</i>, vol. C-30, no. 3, pp. 237-240, 1981.","links":{"documentLink":"/document/1675762","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=1675762","pdfSize":"840KB"},"title":"Realization of Fault-Tolerant Machines\u2014Linear Code Application"},{"order":"5","displayText":"A. Sen Gupta, D. K. Chattopadhyay, A. Palit, A. K. Bandyopadhyay, M. S. Basu, A. K. Choudhury, \"Realization of Fault-Tolerant and Fail-Safe Sequential Machines\", <i>Computers IEEE Transactions on</i>, vol. C-26, no. 1, pp. 91-96, 1977.","links":{"documentLink":"/document/5009281","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=5009281","pdfSize":"1378KB"},"title":"Realization of Fault-Tolerant and Fail-Safe Sequential Machines"},{"order":"6","displayText":"Dhiraj K. Pradhan, Sudhakar M. Reddy, \"Fault-Tolerant Asynchronous Networks\", <i>Computers IEEE Transactions on</i>, vol. C-22, no. 7, pp. 662-669, 1973.","links":{"documentLink":"/document/5009132","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=5009132","pdfSize":"2168KB"},"title":"Fault-Tolerant Asynchronous Networks"},{"order":"7","displayText":"C.N. Hadjicostis, \"Finite-state machine embeddings for nonconcurrent error detection and identification\", <i>Automatic Control IEEE Transactions on</i>, vol. 50, no. 2, pp. 142-153, 2005.","links":{"documentLink":"/document/1393132","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=1393132","pdfSize":"340KB"},"title":"Finite-state machine embeddings for nonconcurrent error detection and identification"},{"order":"8","displayText":"S. Tewksbury, R. Kieburtz, J.S. Thompson, S. Verma, \"Part II--Digital signal processing architecture\", <i>Communications Society Magazine IEEE</i>, vol. 16, no. 1, pp. 23-27, 1978.","links":{"documentLink":"/document/1089700","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=1089700","pdfSize":"706KB"},"title":"Part II--Digital signal processing architecture"},{"order":"9","displayText":"Pradhan, Stiffler, \"Error-Correcting Codes and Self-Checking Circuits\", <i>Computer</i>, vol. 13, no. 3, pp. 27-37, 1980.","links":{"documentLink":"/document/1653527","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=1653527","pdfSize":"8597KB"},"title":"Error-Correcting Codes and Self-Checking Circuits"},{"order":"10","displayText":"C.N. Hadjicostis, G.C. Verghese, \"Fault-tolerant linear finite state machines\", <i>Electronics Circuits and Systems 1999. Proceedings of ICECS '99. The 6th IEEE International Conference on</i>, vol. 2, pp. 1085-1088 vol.2, 1999.","links":{"documentLink":"/document/813422","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=813422","pdfSize":"450KB"},"title":"Fault-tolerant linear finite state machines"},{"order":"11","displayText":"R. Leveugle, L. Martinez, \"Design methodology of FSMs with intrinsic fault tolerance and recovery capabilities\", <i>Euro ASIC '92 Proceedings.</i>, pp. 201-206, 1992.","links":{"documentLink":"/document/228024","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=228024","pdfSize":"459KB"},"title":"Design methodology of FSMs with intrinsic fault tolerance and recovery capabilities"},{"order":"12","displayText":"M. Chen, E.A. Trachtenberg, \"Permutation codes for the state assignment of fault tolerant sequential machines\", <i>Digital Avionics Systems Conference 1991. Proceedings. IEEE/AIAA 10th</i>, pp. 85-90, 1991.","links":{"documentLink":"/document/177148","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=177148","pdfSize":"430KB"},"title":"Permutation codes for the state assignment of fault tolerant sequential machines"},{"order":"13","displayText":"C.N. Hadjicostis, G.C. Verghese, \"Encoded dynamics for fault tolerance in linear finite-state machines\", <i>Automatic Control IEEE Transactions on</i>, vol. 47, no. 1, pp. 189-192, 2002.","links":{"documentLink":"/document/981743","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=981743","pdfSize":"123KB"},"title":"Encoded dynamics for fault tolerance in linear finite-state machines"}],"nonIeee":[{"order":"1","displayText":"Pradip K. Srimani, Nanda De, Abhijit Sengupta, Subir Bandyopadhyay, \"A new approach to single-fault-tolerant realization of synchronous sequential machines\", <i>Information Sciences</i>, vol. 26, pp. 189, 1982.","links":{"crossRefLink":"https://doi.org/10.1016/0020-0255(82)90013-5"},"title":"A new approach to single-fault-tolerant realization of synchronous sequential machines"},{"order":"2","displayText":"Mark Karpovsky, <i>Spectral Techniques and Fault Detection</i>, pp. 1, 1985.","links":{"crossRefLink":"https://doi.org/10.1016/B978-0-12-400060-5.50006-9"},"title":""},{"order":"3","displayText":"G. Robert Redinbo, <i>Spectral Techniques and Fault Detection</i>, pp. 477, 1985.","links":{"crossRefLink":"https://doi.org/10.1016/B978-0-12-400060-5.50015-X"},"title":""},{"order":"4","displayText":"<i>Reliable Computer Systems</i>, pp. 845, 1992.","links":{"crossRefLink":"https://doi.org/10.1016/B978-1-55558-075-9.50025-9"},"title":""},{"order":"5","displayText":"Christoforos N. Hadjicostis, \"Periodic and non-concurrent error detection and identification in one-hot encoded FSMs\", <i>Automatica</i>, vol. 40, pp. 1665, 2004.","links":{"crossRefLink":"https://doi.org/10.1016/j.automatica.2004.05.005"},"title":"Periodic and non-concurrent error detection and identification in one-hot encoded FSMs"},{"order":"6","displayText":"Aiman H. El-Maleh, Ayed S. Al-Qahtani, \"A finite state machine based fault tolerance technique for sequential circuits\", <i>Microelectronics Reliability</i>, vol. 54, pp. 654, 2014.","links":{"crossRefLink":"https://doi.org/10.1016/j.microrel.2013.10.022"},"title":"A finite state machine based fault tolerance technique for sequential circuits"},{"order":"7","displayText":"Pradip K. Srimani, \"MOS networks and fault-tolerant sequential machines\", <i>Computers & Electrical Engineering</i>, vol. 8, pp. 249, 1981.","links":{"crossRefLink":"https://doi.org/10.1016/0045-7906(81)90004-5"},"title":"MOS networks and fault-tolerant sequential machines"},{"order":"8","displayText":"Christoforos N. Hadjicostis, <i>Coding Approaches to Fault Tolerance in Combinational and Dynamic Systems</i>, pp. 1, 2002.","links":{"crossRefLink":"https://doi.org/10.1007/978-1-4615-0853-3_1"},"title":""},{"order":"9","displayText":"Christoforos N. Hadjicostis, <i>Coding Approaches to Fault Tolerance in Combinational and Dynamic Systems</i>, pp. 115, 2002.","links":{"crossRefLink":"https://doi.org/10.1007/978-1-4615-0853-3_7"},"title":""},{"order":"10","displayText":"Christoforos N. Hadjicostis, <i>Coding Approaches to Fault Tolerance in Combinational and Dynamic Systems</i>, pp. 99, 2002.","links":{"crossRefLink":"https://doi.org/10.1007/978-1-4615-0853-3_6"},"title":""}]},"formulaStrippedArticleTitle":"Redundancy by Coding Versus Redundancy by Replication for Failure-Tolerant Sequential Circuits","nonIeeeCitationCount":"10","contentTypeDisplay":"Journals","patentCitationCount":"2","mlTime":"PT0.227275S","lastupdate":"2021-10-05","title":"Redundancy by Coding Versus Redundancy by Replication for Failure-Tolerant Sequential Circuits","contentType":"periodicals","ieeeCitationCount":"13","publicationNumber":"12"},{"_id":5008918,"paperCitations":{"ieee":[{"order":"1","displayText":"Keqin Li, \"Stochastic bounds for parallel program execution times with processor constraints\", <i>Computers IEEE Transactions on</i>, vol. 46, no. 5, pp. 630-636, 1997.","links":{"documentLink":"/document/589243","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=589243","pdfSize":"108KB"},"title":"Stochastic bounds for parallel program execution times with processor constraints"},{"order":"2","displayText":"C.L. Chen, C.S.G. Lee, E.S.H. Hou, \"Efficient scheduling algorithms for robot inverse dynamics computation on a multiprocessor system\", <i>Systems Man and Cybernetics IEEE Transactions on</i>, vol. 18, no. 5, pp. 729-743, 1988.","links":{"documentLink":"/document/21600","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=21600","pdfSize":"1365KB"},"title":"Efficient scheduling algorithms for robot inverse dynamics computation on a multiprocessor system"},{"order":"3","displayText":"S. Olafsson, \"A general model for task distribution on an open heterogenous processor system\", <i>Systems Man and Cybernetics IEEE Transactions on</i>, vol. 25, no. 1, pp. 43-58, 1995.","links":{"documentLink":"/document/362966","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=362966","pdfSize":"1532KB"},"title":"A general model for task distribution on an open heterogenous processor system"},{"order":"4","displayText":"K. Konstantinides, R.T. Kaneshiro, J.R. Tani, \"Task allocation and scheduling models for multiprocessor digital signal processing\", <i>Acoustics Speech and Signal Processing IEEE Transactions on</i>, vol. 38, no. 12, pp. 2151-2161, 1990.","links":{"documentLink":"/document/61542","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=61542","pdfSize":"1045KB"},"title":"Task allocation and scheduling models for multiprocessor digital signal processing"},{"order":"5","displayText":"T.L. Casavant, J.G. Kuhl, \"A taxonomy of scheduling in general-purpose distributed computing systems\", <i>Software Engineering IEEE Transactions on</i>, vol. 14, no. 2, pp. 141-154, 1988.","links":{"documentLink":"/document/4634","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=4634","pdfSize":"1616KB"},"title":"A taxonomy of scheduling in general-purpose distributed computing systems"},{"order":"6","displayText":"J. Mauney, D.P. Agrawal, Y.K. Choe, E.A. Harcourt, S. Kim, W.J. Staats, \"Computational models and resource allocation for supercomputers\", <i>Proceedings of the IEEE</i>, vol. 77, no. 12, pp. 1859-1874, 1989.","links":{"documentLink":"/document/48828","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=48828","pdfSize":"1786KB"},"title":"Computational models and resource allocation for supercomputers"},{"order":"7","displayText":"M.-Y. Wu, D.D. Gajski, \"Computer-aided programming for message-passing systems: problems and solutions\", <i>Proceedings of the IEEE</i>, vol. 77, no. 12, pp. 1983-1991, 1989.","links":{"documentLink":"/document/48836","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=48836","pdfSize":"835KB"},"title":"Computer-aided programming for message-passing systems: problems and solutions"},{"order":"8","displayText":"P. Faraboschi, J.A. Fisher, C. Young, \"Instruction scheduling for instruction level parallel processors\", <i>Proceedings of the IEEE</i>, vol. 89, no. 11, pp. 1638-1659, 2001.","links":{"documentLink":"/document/964443","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=964443","pdfSize":"226KB"},"title":"Instruction scheduling for instruction level parallel processors"},{"order":"9","displayText":"B. Kruatrachue, T. Lewis, \"Grain size determination for parallel processing\", <i>Software IEEE</i>, vol. 5, no. 1, pp. 23-32, 1988.","links":{"documentLink":"/document/1991","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=1991","pdfSize":"865KB"},"title":"Grain size determination for parallel processing"},{"order":"10","displayText":"M.C. Murphy, D. Rotem, \"Multiprocessor join scheduling\", <i>Knowledge and Data Engineering IEEE Transactions on</i>, vol. 5, no. 2, pp. 322-338, 1993.","links":{"documentLink":"/document/219739","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=219739","pdfSize":"1693KB"},"title":"Multiprocessor join scheduling"},{"order":"11","displayText":"D.A.L. Piriyakumar, C.S.R. Murthy, \"Optimal scheduling of parallel tasks of tracking problem onto multiprocessors\", <i>Aerospace and Electronic Systems IEEE Transactions on</i>, vol. 32, no. 2, pp. 722-731, 1996.","links":{"documentLink":"/document/489515","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=489515","pdfSize":"2896KB"},"title":"Optimal scheduling of parallel tasks of tracking problem onto multiprocessors"},{"order":"12","displayText":"V. Chaudhary, J.K. Aggarwal, \"A generalized scheme for mapping parallel algorithms\", <i>Parallel and Distributed Systems IEEE Transactions on</i>, vol. 4, no. 3, pp. 328-346, 1993.","links":{"documentLink":"/document/210815","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=210815","pdfSize":"1751KB"},"title":"A generalized scheme for mapping parallel algorithms"},{"order":"13","displayText":"M. Al-Mouhamed, \"Analysis of macro-dataflow dynamic scheduling on nonuniform memory access architectures\", <i>Parallel and Distributed Systems IEEE Transactions on</i>, vol. 4, no. 8, pp. 875-888, 1993.","links":{"documentLink":"/document/238623","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=238623","pdfSize":"1508KB"},"title":"Analysis of macro-dataflow dynamic scheduling on nonuniform memory access architectures"},{"order":"14","displayText":"E.S.H. Hou, N. Ansari, Hong Ren, \"A genetic algorithm for multiprocessor scheduling\", <i>Parallel and Distributed Systems IEEE Transactions on</i>, vol. 5, no. 2, pp. 113-120, 1994.","links":{"documentLink":"/document/265940","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=265940","pdfSize":"824KB"},"title":"A genetic algorithm for multiprocessor scheduling"},{"order":"15","displayText":"S. Selvakumar, C. Siva Ram Murthy, \"Scheduling precedence constrained task graphs with non-negligible intertask communication onto multiprocessors\", <i>Parallel and Distributed Systems IEEE Transactions on</i>, vol. 5, no. 3, pp. 328-336, 1994.","links":{"documentLink":"/document/277783","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=277783","pdfSize":"822KB"},"title":"Scheduling precedence constrained task graphs with non-negligible intertask communication onto multiprocessors"},{"order":"16","displayText":"K. Kumar Jain, V. Rajaraman, \"Lower and upper bounds on time for multiprocessor optimal schedules\", <i>Parallel and Distributed Systems IEEE Transactions on</i>, vol. 5, no. 8, pp. 879-886, 1994.","links":{"documentLink":"/document/298216","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=298216","pdfSize":"817KB"},"title":"Lower and upper bounds on time for multiprocessor optimal schedules"},{"order":"17","displayText":"Yu-Kwong Kwok, I. Ahmad, \"Dynamic critical-path scheduling: an effective technique for allocating task graphs to multiprocessors\", <i>Parallel and Distributed Systems IEEE Transactions on</i>, vol. 7, no. 5, pp. 506-521, 1996.","links":{"documentLink":"/document/503776","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=503776","pdfSize":"2198KB"},"title":"Dynamic critical-path scheduling: an effective technique for allocating task graphs to multiprocessors"},{"order":"18","displayText":"I. Ahmad, Yu-Kwong Kwok, \"On parallelizing the multiprocessor scheduling problem\", <i>Parallel and Distributed Systems IEEE Transactions on</i>, vol. 10, no. 4, pp. 414-431, 1999.","links":{"documentLink":"/document/762819","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=762819","pdfSize":"737KB"},"title":"On parallelizing the multiprocessor scheduling problem"},{"order":"19","displayText":"M.-Y. Wu, D.D. Gajski, \"Hypertool: a programming aid for message-passing systems\", <i>Parallel and Distributed Systems IEEE Transactions on</i>, vol. 1, no. 3, pp. 330-343, 1990.","links":{"documentLink":"/document/80160","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=80160","pdfSize":"958KB"},"title":"Hypertool: a programming aid for message-passing systems"},{"order":"20","displayText":"S.M.H. de Groot, S.H. Gerez, O.E. Herrmann, \"Range-chart-guided iterative data-flow graph scheduling\", <i>Circuits and Systems I: Fundamental Theory and Applications IEEE Transactions on</i>, vol. 39, no. 5, pp. 351-364, 1992.","links":{"documentLink":"/document/139286","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=139286","pdfSize":"1279KB"},"title":"Range-chart-guided iterative data-flow graph scheduling"},{"order":"21","displayText":"C.A. Mandal, P.P. Chakrabarti, S. Ghose, \"A design space exploration scheme for data-path synthesis\", <i>Very Large Scale Integration (VLSI) Systems IEEE Transactions on</i>, vol. 7, no. 3, pp. 331-338, 1999.","links":{"documentLink":"/document/784094","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=784094","pdfSize":"114KB"},"title":"A design space exploration scheme for data-path synthesis"},{"order":"22","displayText":"Duen-Jeng Wang, Yu Hen Hu, \"Fully static multiprocessor realization for real-time recursive DSP algorithms\", <i>Application Specific Array Processors 1992. Proceedings of the International Conference on</i>, pp. 664-678, 1992.","links":{"documentLink":"/document/218537","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=218537","pdfSize":"515KB"},"title":"Fully static multiprocessor realization for real-time recursive DSP algorithms"},{"order":"23","displayText":"S.I. Kartashev, S.P. Kartashev, \"Dynamic Architectures: Problems and Solutions\", <i>Computer</i>, vol. 11, no. 7, pp. 26-40, 1978.","links":{"documentLink":"/document/1647037","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=1647037","pdfSize":"8421KB"},"title":"Dynamic Architectures: Problems and Solutions"},{"order":"24","displayText":"Alessandro D'Innocenzo, Gera Weiss, Rajeev Alur, Alf J. Isaksson, Karl H. Johansson, George J. Pappas, \"Scalable scheduling algorithms for wireless networked control systems\", <i>Automation Science and Engineering 2009. CASE 2009. IEEE International Conference on</i>, pp. 409-414, 2009.","links":{"documentLink":"/document/5234106","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=5234106","pdfSize":"336KB"},"title":"Scalable scheduling algorithms for wireless networked control systems"},{"order":"25","displayText":"Luis Angel D. Bathen, Nikil D. Dutt, Sudeep Pasricha, \"A framework for memory-aware multimedia application mapping on chip-multiprocessors\", <i>Embedded Systems for Real-Time Multimedia 2008. ESTImedia 2008. IEEE/ACM/IFIP Workshop on</i>, pp. 89-94, 2008.","links":{"documentLink":"/document/4697003","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=4697003","pdfSize":"391KB"},"title":"A framework for memory-aware multimedia application mapping on chip-multiprocessors"},{"order":"26","displayText":"K.M. Baumgartner, B.W. Wah, \"A global load balancing strategy for a distributed computer system\", <i>Distributed Computing Systems in the 1990s 1988. Proceedings. Workshop on the Future Trends of</i>, pp. 93-102, 1988.","links":{"documentLink":"/document/26685","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=26685","pdfSize":"1047KB"},"title":"A global load balancing strategy for a distributed computer system"},{"order":"27","displayText":"B. Kruatrachue, T. Lewis, \"Grain determination for parallel processing systems\", <i>System Sciences 1988. Vol.II. Software Track Proceedings of the Twenty-First Annual Hawaii International Conference on</i>, vol. 2, pp. 119-128, 1988.","links":{"documentLink":"/document/11797","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=11797","pdfSize":"595KB"},"title":"Grain determination for parallel processing systems"},{"order":"28","displayText":"B. Qin, H.A. Sholl, R.A. Ammar, \"Allocating processing power to minimize time costs in parallel software systems\", <i>System Sciences 1990. Proceedings of the Twenty-Third Annual Hawaii International Conference on</i>, vol. 1, pp. 72-81 vol.1, 1990.","links":{"documentLink":"/document/205102","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=205102","pdfSize":"585KB"},"title":"Allocating processing power to minimize time costs in parallel software systems"},{"order":"29","displayText":"T.A. Fergany, R.A. Ammar, M.R. Neilforoshan-Dardashti, \"Optimizing the time cost of multiple groups of parallel processes within a parallel structure\", <i>System Sciences 1993 Proceeding of the Twenty-Sixth Hawaii International Conference on</i>, vol. ii, pp. 650-659 vol.2, 1993.","links":{"documentLink":"/document/284060","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=284060","pdfSize":"759KB"},"title":"Optimizing the time cost of multiple groups of parallel processes within a parallel structure"},{"order":"30","displayText":"G. Mirchandani, D.D. Ogden, \"Experiments in partitioning and scheduling signal processing algorithms for parallel processing\", <i>Acoustics Speech and Signal Processing 1988. ICASSP-88. 1988 International Conference on</i>, pp. 1690-1693 vol.3, 1988.","links":{"documentLink":"/document/196941","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=196941","pdfSize":"340KB"},"title":"Experiments in partitioning and scheduling signal processing algorithms for parallel processing"}],"nonIeee":[{"order":"1","displayText":"Takao Tobita, Hironori Kasahara, \"A standard task graph set for fair evaluation of multiprocessor scheduling algorithms\", <i>Journal of Scheduling</i>, vol. 5, pp. 379, 2002.","links":{"crossRefLink":"https://doi.org/10.1002/jos.116"},"title":"A standard task graph set for fair evaluation of multiprocessor scheduling algorithms"},{"order":"2","displayText":"Hironori Kasahara, Seinosuke Narita, \"Practical multiprocessor scheduling algorithms for efficient parallel processing\", <i>Systems and Computers in Japan</i>, vol. 16, pp. 11, 1985.","links":{"crossRefLink":"https://doi.org/10.1002/scj.4690160202"},"title":"Practical multiprocessor scheduling algorithms for efficient parallel processing"},{"order":"3","displayText":"Hironori Kasahara, Atsusi Itoh, Hisamitsu Tanaka, Keisuke Itoh, \"A parallel optimization algorithm for minimum execution-time multiprocessor scheduling problem\", <i>Systems and Computers in Japan</i>, vol. 23, pp. 54, 1992.","links":{"crossRefLink":"https://doi.org/10.1002/scj.4690231305"},"title":"A parallel optimization algorithm for minimum execution-time multiprocessor scheduling problem"},{"order":"4","displayText":"Yu-Kwong Kwok, Ishfaq Ahmad, \"Benchmarking and Comparison of the Task Graph Scheduling Algorithms\", <i>Journal of Parallel and Distributed Computing</i>, vol. 59, pp. 381, 1999.","links":{"crossRefLink":"https://doi.org/10.1006/jpdc.1999.1578"},"title":"Benchmarking and Comparison of the Task Graph Scheduling Algorithms"},{"order":"5","displayText":"Alex Aiken, Utpal Banerjee, Arun Kejariwal, Alexandru Nicolau, <i>Instruction Level Parallelism</i>, pp. 43, 2016.","links":{"crossRefLink":"https://doi.org/10.1007/978-1-4899-7797-7_3"},"title":""},{"order":"6","displayText":"Alex Aiken, Utpal Banerjee, Arun Kejariwal, Alexandru Nicolau, <i>Instruction Level Parallelism</i>, pp. 133, 2016.","links":{"crossRefLink":"https://doi.org/10.1007/978-1-4899-7797-7_6"},"title":""},{"order":"7","displayText":"Brian Demsky, Jin Zhou, William Montaz, <i>Runtime Verification</i>, vol. 6418, pp. 229, 2010.","links":{"crossRefLink":"https://doi.org/10.1007/978-3-642-16612-9_18"},"title":""},{"order":"8","displayText":"B. A. Golovkin, \"Methods and means of parallel processing of information\", <i>Journal of Soviet Mathematics</i>, vol. 17, pp. 1876, 1981.","links":{"crossRefLink":"https://doi.org/10.1007/BF01085188"},"title":"Methods and means of parallel processing of information"},{"order":"9","displayText":"K. V. Shakhbazyan, T. A. Tushkina, \"A survey of scheduling methods for multiprocessor systems\", <i>Journal of Soviet Mathematics</i>, vol. 15, pp. 651, 1981.","links":{"crossRefLink":"https://doi.org/10.1007/BF01086545"},"title":"A survey of scheduling methods for multiprocessor systems"},{"order":"10","displayText":"B. Ramakrishna Rau, Joseph A. Fisher, \"Instruction-level parallel processing: History overview and perspective\", <i>The Journal of Supercomputing</i>, vol. 7, pp. 9, 1993.","links":{"crossRefLink":"https://doi.org/10.1007/BF01205181"},"title":"Instruction-level parallel processing: History, overview, and perspective"},{"order":"11","displayText":"Hao Sun, Pu Liu, Jikai Li, Dechung Peng, \"New bounds on time and number of processors for multiprocessor optimal schedules\", <i>Wuhan University Journal of Natural Sciences</i>, vol. 1, pp. 350, 1996.","links":{"crossRefLink":"https://doi.org/10.1007/BF02900854"},"title":"New bounds on time and number of processors for multiprocessor optimal schedules"},{"order":"12","displayText":"B. Ramakrishna Rau, \"Iterative Modulo Scheduling\", <i>International Journal of Parallel Programming</i>, vol. 24, pp. 3, 1996.","links":{"crossRefLink":"https://doi.org/10.1007/BF03356742"},"title":"Iterative Modulo Scheduling"},{"order":"13","displayText":"Mark Heffernan, Kent Wilken, \"Data-Dependency Graph Transformations for Instruction Scheduling\", <i>Journal of Scheduling</i>, vol. 8, pp. 427, 2005.","links":{"crossRefLink":"https://doi.org/10.1007/s10951-005-2862-8"},"title":"Data-Dependency Graph Transformations for Instruction Scheduling"},{"order":"14","displayText":"Wolfgang Puffitsch, Eric Noulard, Claire Pagetti, \"Off-line mapping of multi-rate dependent task sets to many-core platforms\", <i>Real-Time Systems</i>, vol. 51, pp. 526, 2015.","links":{"crossRefLink":"https://doi.org/10.1007/s11241-015-9232-1"},"title":"Off-line mapping of multi-rate dependent task sets to many-core platforms"},{"order":"15","displayText":"XiaoYong Tang, KenLi Li, Divid Padua, \"Communication contention in APN list scheduling algorithm\", <i>Science in China Series F: Information Sciences</i>, vol. 52, pp. 59, 2009.","links":{"crossRefLink":"https://doi.org/10.1007/s11432-009-0010-3"},"title":"Communication contention in APN list scheduling algorithm"},{"order":"16","displayText":"C.P. Ravikumar, \"Interval partition with bounded overlap\", <i>Computer-Aided Design</i>, vol. 24, pp. 405, 1992.","links":{"crossRefLink":"https://doi.org/10.1016/0010-4485(92)90008-X"},"title":"Interval partition with bounded overlap"},{"order":"17","displayText":"K.M. Baumgartner, B.W. Wah, \"Computer scheduling algorithms: Past present and future\", <i>Information Sciences</i>, vol. 57-58, pp. 319, 1991.","links":{"crossRefLink":"https://doi.org/10.1016/0020-0255(91)90085-9"},"title":"Computer scheduling algorithms: Past, present and future"},{"order":"18","displayText":"Art Lew, \"Richard Bellman's contributions to computer science\", <i>Journal of Mathematical Analysis and Applications</i>, vol. 119, pp. 90, 1986.","links":{"crossRefLink":"https://doi.org/10.1016/0022-247X(86)90146-0"},"title":"Richard Bellman's contributions to computer science"},{"order":"19","displayText":"A.C. Liu, K.S. Wong, \"Automatic generation of process flow diagrams\", <i>Computers & Graphics</i>, vol. 12, pp. 525, 1988.","links":{"crossRefLink":"https://doi.org/10.1016/0097-8493(88)90076-3"},"title":"Automatic generation of process flow diagrams"},{"order":"20","displayText":"Mayez Al-Mouhamed, \"Multiprocessor system for realtime robotics applications\", <i>Microprocessors and Microsystems</i>, vol. 14, pp. 276, 1990.","links":{"crossRefLink":"https://doi.org/10.1016/0141-9331(90)90120-K"},"title":"Multiprocessor system for realtime robotics applications"},{"order":"21","displayText":"G. Cafaro, P. Pugliese, F. Vacca, \"Parallel solution of torn networks\", <i>International Journal of Electrical Power & Energy Systems</i>, vol. 6, pp. 131, 1984.","links":{"crossRefLink":"https://doi.org/10.1016/0142-0615(84)90021-8"},"title":"Parallel solution of torn networks"},{"order":"22","displayText":"Jurij \u0160ilc, Borut Robi\u010d, \"Synchronous dataflow-based architecture\", <i>Microprocessing and Microprogramming</i>, vol. 27, pp. 315, 1989.","links":{"crossRefLink":"https://doi.org/10.1016/0165-6074(89)90065-3"},"title":"Synchronous dataflow-based architecture"},{"order":"23","displayText":"C. Siva Ram Murthy, V. Rajaraman, \"Task assignment in a multiprocessor system\", <i>Microprocessing and Microprogramming</i>, vol. 26, pp. 63, 1989.","links":{"crossRefLink":"https://doi.org/10.1016/0165-6074(89)90282-2"},"title":"Task assignment in a multiprocessor system"},{"order":"24","displayText":"C.Siva Ram Murthy, K.N.Balasubramanya Murthy, A. Sreenivas, \"Scheduling of precedence-constrained parallel program tasks on multiprocessors\", <i>Microprocessing and Microprogramming</i>, vol. 36, pp. 93, 1993.","links":{"crossRefLink":"https://doi.org/10.1016/0165-6074(93)90250-O"},"title":"Scheduling of precedence-constrained parallel program tasks on multiprocessors"},{"order":"25","displayText":"Kamal Kumar Jain, V. Rajaraman, \"Parallelism measures of task graphs for multiprocessors\", <i>Microprocessing and Microprogramming</i>, vol. 40, pp. 249, 1994.","links":{"crossRefLink":"https://doi.org/10.1016/0165-6074(94)90133-3"},"title":"Parallelism measures of task graphs for multiprocessors"},{"order":"26","displayText":"C.P. Ravikumar, Naresh Vedi, \"Heuristic and neural algorithms for mapping tasks to a reconfigurable array\", <i>Microprocessing and Microprogramming</i>, vol. 41, pp. 137, 1995.","links":{"crossRefLink":"https://doi.org/10.1016/0165-6074(95)00007-B"},"title":"Heuristic and neural algorithms for mapping tasks to a reconfigurable array"},{"order":"27","displayText":"Shikharesh Majumdar, Derek L Eager, Richard B Bunt, \"Characterisation of programs for scheduling in multiprogrammed parallel systems\", <i>Performance Evaluation</i>, vol. 13, pp. 109, 1991.","links":{"crossRefLink":"https://doi.org/10.1016/0166-5316(91)90044-4"},"title":"Characterisation of programs for scheduling in multiprogrammed parallel systems"},{"order":"28","displayText":"Takeshi Nishida, \"Approximate analysis for heterogeneous multiprocessor systems with priority jobs\", <i>Performance Evaluation</i>, vol. 15, pp. 77, 1992.","links":{"crossRefLink":"https://doi.org/10.1016/0166-5316(92)90056-M"},"title":"Approximate analysis for heterogeneous multiprocessor systems with priority jobs"},{"order":"29","displayText":"D. Ben-Arieh, C.L. Moodie, \"Knowledge based routing and sequencing for discrete part production\", <i>Journal of Manufacturing Systems</i>, vol. 6, pp. 287, 1987.","links":{"crossRefLink":"https://doi.org/10.1016/0278-6125(87)90005-7"},"title":"Knowledge based routing and sequencing for discrete part production"},{"order":"30","displayText":"Hong-Chich Chou, Chung-Ping Chung, \"Optimal multiprocessor task scheduling using dominance and equivalence relations\", <i>Computers & Operations Research</i>, vol. 21, pp. 463, 1994.","links":{"crossRefLink":"https://doi.org/10.1016/0305-0548(94)90033-7"},"title":"Optimal multiprocessor task scheduling using dominance and equivalence relations"}]},"formulaStrippedArticleTitle":"Optimal Scheduling Strategies in a Multiprocessor System","nonIeeeCitationCount":"71","contentTypeDisplay":"Journals","patentCitationCount":"0","mlTime":"PT0.750998S","lastupdate":"2021-10-02","title":"Optimal Scheduling Strategies in a Multiprocessor System","contentType":"periodicals","ieeeCitationCount":"84","publicationNumber":"12"},{"_id":5008923,"paperCitations":{"ieee":[{"order":"1","displayText":"Wei Yang, Xiao-Cong Ma, Wei Liu, Jie Chen, \"Spaceborne SAR attitude steering method for smart imaging mode\", <i>Electronics Letters</i>, vol. 53, no. 6, pp. 428-430, 2017.","links":{"crossRefLink":"https://doi.org/10.1049/el.2016.4419","pdfSize":"206KB"},"title":"Spaceborne SAR attitude steering method for smart imaging mode"},{"order":"2","displayText":"L.N. Bohs, G.E. Trahey, \"A novel method for angle independent ultrasonic imaging of blood flow and tissue motion\", <i>Biomedical Engineering IEEE Transactions on</i>, vol. 38, no. 3, pp. 280-286, 1991.","links":{"documentLink":"/document/133210","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=133210","pdfSize":"915KB"},"title":"A novel method for angle independent ultrasonic imaging of blood flow and tissue motion"},{"order":"3","displayText":"R. Wagner, H.L. Galiana, \"Evaluation of three template matching algorithms for registering images of the eye\", <i>Biomedical Engineering IEEE Transactions on</i>, vol. 39, no. 12, pp. 1313-1319, 1992.","links":{"documentLink":"/document/184709","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=184709","pdfSize":"679KB"},"title":"Evaluation of three template matching algorithms for registering images of the eye"},{"order":"4","displayText":"M.S. Markow, H.G. Rylander, A.J. Welch, \"Real-time algorithm for retinal tracking\", <i>Biomedical Engineering IEEE Transactions on</i>, vol. 40, no. 12, pp. 1269-1281, 1993.","links":{"documentLink":"/document/250583","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=250583","pdfSize":"1429KB"},"title":"Real-time algorithm for retinal tracking"},{"order":"5","displayText":"M.Y. Wang, C.R. Maurer, J.M. Fitzpatrick, R.J. Maciunas, \"An automatic technique for finding and localizing externally attached markers in CT and MR volume images of the head\", <i>Biomedical Engineering IEEE Transactions on</i>, vol. 43, no. 6, pp. 627-637, 1996.","links":{"documentLink":"/document/495282","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=495282","pdfSize":"1824KB"},"title":"An automatic technique for finding and localizing externally attached markers in CT and MR volume images of the head"},{"order":"6","displayText":"D.E. Becker, A. Can, J.N. Turner, H.L. Tanenbaum, B. Roysam, \"Image processing algorithms for retinal montage synthesis mapping and real-time location determination\", <i>Biomedical Engineering IEEE Transactions on</i>, vol. 45, no. 1, pp. 105-118, 1998.","links":{"documentLink":"/document/650362","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=650362","pdfSize":"302KB"},"title":"Image processing algorithms for retinal montage synthesis, mapping, and real-time location determination"},{"order":"7","displayText":"Chun-Hsien Chou, Yung-Chang Chen, \"A VLSI architecture for real-time and flexible image template matching\", <i>Circuits and Systems IEEE Transactions on</i>, vol. 36, no. 10, pp. 1336-1342, 1989.","links":{"documentLink":"/document/44340","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=44340","pdfSize":"795KB"},"title":"A VLSI architecture for real-time and flexible image template matching"},{"order":"8","displayText":"J. Cooper, S. Venkatesh, L. Kitchen, \"Early jump-out corner detectors\", <i>Pattern Analysis and Machine Intelligence IEEE Transactions on</i>, vol. 15, no. 8, pp. 823-828, 1993.","links":{"documentLink":"/document/236246","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=236246","pdfSize":"694KB"},"title":"Early jump-out corner detectors"},{"order":"9","displayText":"Qin-Sheng Chen, M. Defrise, F. Deconinck, \"Symmetric phase-only matched filtering of Fourier-Mellin transforms for image registration and recognition\", <i>Pattern Analysis and Machine Intelligence IEEE Transactions on</i>, vol. 16, no. 12, pp. 1156-1168, 1994.","links":{"documentLink":"/document/387491","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=387491","pdfSize":"1779KB"},"title":"Symmetric phase-only matched filtering of Fourier-Mellin transforms for image registration and recognition"},{"order":"10","displayText":"Q.X. Wu, \"A correlation-relaxation-labeling framework for computing optical flow-template matching from a new perspective\", <i>Pattern Analysis and Machine Intelligence IEEE Transactions on</i>, vol. 17, no. 9, pp. 843-853, 1995.","links":{"documentLink":"/document/406650","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=406650","pdfSize":"1277KB"},"title":"A correlation-relaxation-labeling framework for computing optical flow-template matching from a new perspective"},{"order":"11","displayText":"J. Flusser, T. Suk, \"Degraded image analysis: an invariant approach\", <i>Pattern Analysis and Machine Intelligence IEEE Transactions on</i>, vol. 20, no. 6, pp. 590-603, 1998.","links":{"documentLink":"/document/683773","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=683773","pdfSize":"1328KB"},"title":"Degraded image analysis: an invariant approach"},{"order":"12","displayText":"J. Flusser, T. Suk, \"A moment-based approach to registration of images with affine geometric distortion\", <i>Geoscience and Remote Sensing IEEE Transactions on</i>, vol. 32, no. 2, pp. 382-387, 1994.","links":{"documentLink":"/document/295052","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=295052","pdfSize":"639KB"},"title":"A moment-based approach to registration of images with affine geometric distortion"},{"order":"13","displayText":"A.D. Ventura, A. Rampini, R. Schettini, \"Image registration by recognition of corresponding structures\", <i>Geoscience and Remote Sensing IEEE Transactions on</i>, vol. 28, no. 3, pp. 305-314, 1990.","links":{"documentLink":"/document/54357","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=54357","pdfSize":"1484KB"},"title":"Image registration by recognition of corresponding structures"},{"order":"14","displayText":"Weixin Xia, Weixue Lu, \"Correspondence analysis for regional tracking in coronary arteriograms\", <i>Medical Imaging IEEE Transactions on</i>, vol. 11, no. 2, pp. 153-160, 1992.","links":{"documentLink":"/document/141638","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=141638","pdfSize":"634KB"},"title":"Correspondence analysis for regional tracking in coronary arteriograms"},{"order":"15","displayText":"J.J. Heine, S.R. Deans, D.K. Cullers, R. Stauduhar, L.P. Clarke, \"Multiresolution statistical analysis of high-resolution digital mammograms\", <i>Medical Imaging IEEE Transactions on</i>, vol. 16, no. 5, pp. 503-515, 1997.","links":{"documentLink":"/document/640740","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=640740","pdfSize":"1509KB"},"title":"Multiresolution statistical analysis of high-resolution digital mammograms"},{"order":"16","displayText":"E.H.W. Meijering, W.J. Niessen, M.A. Viegever, \"Retrospective motion correction in digital subtraction angiography: a review\", <i>Medical Imaging IEEE Transactions on</i>, vol. 18, no. 1, pp. 2-21, 1999.","links":{"documentLink":"/document/750248","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=750248","pdfSize":"395KB"},"title":"Retrospective motion correction in digital subtraction angiography: a review"},{"order":"17","displayText":"E. Peli, \"Feature detection algorithm based on a visual system model\", <i>Proceedings of the IEEE</i>, vol. 90, no. 1, pp. 78-93, 2002.","links":{"documentLink":"/document/982407","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=982407","pdfSize":"478KB"},"title":"Feature detection algorithm based on a visual system model"},{"order":"18","displayText":"I.A. Hein, W.D. O'Brien, \"Current time-domain methods for assessing tissue motion by analysis from reflected ultrasound echoes-a review\", <i>Ultrasonics Ferroelectrics and Frequency Control IEEE Transactions on</i>, vol. 40, no. 2, pp. 84-102, 1993.","links":{"documentLink":"/document/212556","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=212556","pdfSize":"2211KB"},"title":"Current time-domain methods for assessing tissue motion by analysis from reflected ultrasound echoes-a review"},{"order":"19","displayText":"M. Karaman, A. Atalar, H. Koymen, M. O'Donnell, \"A phase aberration correction method for ultrasound imaging\", <i>Ultrasonics Ferroelectrics and Frequency Control IEEE Transactions on</i>, vol. 40, no. 4, pp. 275-282, 1993.","links":{"documentLink":"/document/251275","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=251275","pdfSize":"804KB"},"title":"A phase aberration correction method for ultrasound imaging"},{"order":"20","displayText":"M. Karman, H. Koymen, A. Atalar, M. O'Donnell, \"Influence of missing array elements on phase aberration correction for medical ultrasound\", <i>Ultrasonics Ferroelectrics and Frequency Control IEEE Transactions on</i>, vol. 41, no. 5, pp. 613-620, 1994.","links":{"documentLink":"/document/308496","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=308496","pdfSize":"786KB"},"title":"Influence of missing array elements on phase aberration correction for medical ultrasound"},{"order":"21","displayText":"Liang-Min Wang, K.K. Shung, \"Adaptive pattern correlation for two-dimensional blood flow measurements\", <i>Ultrasonics Ferroelectrics and Frequency Control IEEE Transactions on</i>, vol. 43, no. 5, pp. 881-887, 1996.","links":{"documentLink":"/document/535490","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=535490","pdfSize":"725KB"},"title":"Adaptive pattern correlation for two-dimensional blood flow measurements"},{"order":"22","displayText":"P. Chaturvedi, M.F. Insana, T.J. Hall, \"Testing the limitations of 2-D companding for strain imaging using phantoms\", <i>Ultrasonics Ferroelectrics and Frequency Control IEEE Transactions on</i>, vol. 45, no. 4, pp. 1022-1031, 1998.","links":{"documentLink":"/document/710585","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=710585","pdfSize":"361KB"},"title":"Testing the limitations of 2-D companding for strain imaging using phantoms"},{"order":"23","displayText":"Zhang Tianxu, Xie Xianming, \"An investigation on the stability of object extraction\", <i>Aerospace and Electronic Systems IEEE Transactions on</i>, vol. 33, no. 3, pp. 1051-1060, 1997.","links":{"documentLink":"/document/599332","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=599332","pdfSize":"6004KB"},"title":"An investigation on the stability of object extraction"},{"order":"24","displayText":"V.G. Moshnyaga, \"A new computationally adaptive formulation of block-matching motion estimation\", <i>Circuits and Systems for Video Technology IEEE Transactions on</i>, vol. 11, no. 1, pp. 118-124, 2001.","links":{"documentLink":"/document/894295","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=894295","pdfSize":"201KB"},"title":"A new computationally adaptive formulation of block-matching motion estimation"},{"order":"25","displayText":"D.M. Monro, D.M. Simpson, \"Alignment blur in coherently averaged images\", <i>Signal Processing IEEE Transactions on</i>, vol. 44, no. 6, pp. 1596-1601, 1996.","links":{"documentLink":"/document/506630","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=506630","pdfSize":"2239KB"},"title":"Alignment blur in coherently averaged images"},{"order":"26","displayText":"L. Lucchese, G.M. Cortelazzo, \"A noise-robust frequency domain technique for estimating planar roto-translations\", <i>Signal Processing IEEE Transactions on</i>, vol. 48, no. 6, pp. 1769-1786, 2000.","links":{"documentLink":"/document/845934","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=845934","pdfSize":"872KB"},"title":"A noise-robust frequency domain technique for estimating planar roto-translations"},{"order":"27","displayText":"B.S. Reddy, B.N. Chatterji, \"An FFT-based technique for translation rotation and scale-invariant image registration\", <i>Image Processing IEEE Transactions on</i>, vol. 5, no. 8, pp. 1266-1271, 1996.","links":{"documentLink":"/document/506761","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=506761","pdfSize":"1747KB"},"title":"An FFT-based technique for translation, rotation, and scale-invariant image registration"},{"order":"28","displayText":"S.C. Cain, M.M. Hayat, E.E. Armstrong, \"Projection-based image registration in the presence of fixed-pattern noise\", <i>Image Processing IEEE Transactions on</i>, vol. 10, no. 12, pp. 1860-1872, 2001.","links":{"documentLink":"/document/974571","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=974571","pdfSize":"364KB"},"title":"Projection-based image registration in the presence of fixed-pattern noise"},{"order":"29","displayText":"Andrei Battistel, Fernando Lizarralde, Liu Hsu, \"Inertially stabilized platforms using only two gyroscopic measures and sensitivity analysis to unmodeled motion\", <i>American Control Conference (ACC) 2012</i>, pp. 4582-4587, 2012.","links":{"documentLink":"/document/6315087","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=6315087","pdfSize":"745KB"},"title":"Inertially stabilized platforms using only two gyroscopic measures and sensitivity analysis to unmodeled motion"},{"order":"30","displayText":"Chin-Hwa Lee, \"A Parallel Image Registration Architecture Using CAM Memory\", <i>Circuits Systems and Computers 1985. Nineteeth Asilomar Conference on</i>, pp. 562-564, 1985.","links":{"documentLink":"/document/671523","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=671523","pdfSize":"258KB"},"title":"A Parallel Image Registration Architecture Using CAM Memory"}],"nonIeee":[{"order":"1","displayText":"Haruo Takeda, \"Maximum-likelihood estimation of a sensor configuration in a polygonal environment\", <i>Systems and Computers in Japan</i>, vol. 31, pp. 30, 2000.","links":{"crossRefLink":"https://doi.org/10.1002/(SICI)1520-684X(200001)31:1<30::AID-SCJ4>3.0.CO;2-9"},"title":"Maximum-likelihood estimation of a sensor configuration in a polygonal environment"},{"order":"2","displayText":"Neil Cagney, William H. Newsome, Carolina Lithgow-Bertelloni, Aline Cotel, Stanley R. Hart, John A. Whitehead, \"Temperature and velocity measurements of a rising thermal plume\", <i>Geochemistry, Geophysics, Geosystems</i>, pp. n/a, 2015.","links":{"crossRefLink":"https://doi.org/10.1002/2014GC005576"},"title":"Temperature and velocity measurements of a rising thermal plume"},{"order":"3","displayText":"<i>Computer Processing of Remotely-Sensed Images</i>, pp. 389, 2010.","links":{"crossRefLink":"https://doi.org/10.1002/9780470666517.refs"},"title":""},{"order":"4","displayText":"<i>Image, Video & 3D Data Registration</i>, pp. 1, 2015.","links":{"crossRefLink":"https://doi.org/10.1002/9781118702451.ch1"},"title":""},{"order":"5","displayText":"<i>Image, Video & 3D Data Registration</i>, pp. 162, 2015.","links":{"crossRefLink":"https://doi.org/10.1002/9781118702451.ch7"},"title":""},{"order":"6","displayText":"<i>Theory and Applications of Image Registration</i>, pp. 133, 2017.","links":{"crossRefLink":"https://doi.org/10.1002/9781119171744.ch5"},"title":""},{"order":"7","displayText":"Takashi Sato, Takafumi Suzuki, Kunihiko Mabuchi, \"Fast template matching for spike sorting\", <i>Electronics and Communications in Japan</i>, vol. 92, pp. 57, 2009.","links":{"crossRefLink":"https://doi.org/10.1002/ecj.10066"},"title":"Fast template matching for spike sorting"},{"order":"8","displayText":"Fubito Toyama, Kenji Shoji, Juichi Miyamichi, \"A fast template matching using adaptive window skipping method considering position of reference template\", <i>Electronics and Communications in Japan</i>, vol. 94, pp. 45, 2011.","links":{"crossRefLink":"https://doi.org/10.1002/ecj.10343"},"title":"A fast template matching using adaptive window skipping method considering position of reference template"},{"order":"9","displayText":"Keita Okada, Fumihiko Saitoh, \"High-speed image matching using partial template consisting of multiple rectangular areas extracted by genetic algorithm\", <i>Electronics and Communications in Japan</i>, vol. 94, pp. 1, 2011.","links":{"crossRefLink":"https://doi.org/10.1002/ecj.10373"},"title":"High-speed image matching using partial template consisting of multiple rectangular areas extracted by genetic algorithm"},{"order":"10","displayText":"Ryushi Ozaki, Yutaka Satoh, Kenji Iwata, Katsuhiko Sakaue, \"Template Matching by the Statistical Reach Feature Method\", <i>Electronics and Communications in Japan</i>, vol. 96, pp. 54, 2013.","links":{"crossRefLink":"https://doi.org/10.1002/ecj.11478"},"title":"Template Matching by the Statistical Reach Feature Method"},{"order":"11","displayText":"Takahiro Yamamoto, Hiroshi Hanaizumi, \"An automated method for registration of remotely sensed images with adaptive generation of corresponding point pairs to local disparities\", <i>Electronics and Communications in Japan (Part I: Communications)</i>, vol. 86, pp. 38, 2003.","links":{"crossRefLink":"https://doi.org/10.1002/ecja.10034"},"title":"An automated method for registration of remotely sensed images with adaptive generation of corresponding point pairs to local disparities"},{"order":"12","displayText":"Shoji Muramatsu, Yoshiki Kobayashi, Kazuya Takahashi, Eiji Shimizu, \"Development of template matching hardware and its high-speed processing strategy\", <i>Electronics and Communications in Japan (Part III: Fundamental Electronic Science)</i>, vol. 84, pp. 1, 2001.","links":{"crossRefLink":"https://doi.org/10.1002/ecjc.1043"},"title":"Development of template matching hardware and its high-speed processing strategy"},{"order":"13","displayText":"Fumihiko Saitoh, \"Rotation invariant image template matching based on correlation of curvature distribution\", <i>Electrical Engineering in Japan</i>, vol. 145, pp. 56, 2003.","links":{"crossRefLink":"https://doi.org/10.1002/eej.10235"},"title":"Rotation invariant image template matching based on correlation of curvature distribution"},{"order":"14","displayText":"Hiroki Hayashi, Fumihiko Saitoh, \"Rotation invariant image matching by interpolated eight-direction block matching\", <i>Electrical Engineering in Japan</i>, vol. 154, pp. 66, 2006.","links":{"crossRefLink":"https://doi.org/10.1002/eej.20107"},"title":"Rotation invariant image matching by interpolated eight-direction block matching"},{"order":"15","displayText":"Fumihiko Saitoh, \"Image template matching based on edge-spin correlation\", <i>Electrical Engineering in Japan</i>, vol. 153, pp. 45, 2005.","links":{"crossRefLink":"https://doi.org/10.1002/eej.20184"},"title":"Image template matching based on edge-spin correlation"},{"order":"16","displayText":"Shiro Ajioka, Satoru Tsuge, Masami Shishibori, Kenji Kita, \"Fast multidimensional nearest neighbor search algorithm using priority queue\", <i>Electrical Engineering in Japan</i>, vol. 164, pp. 69, 2008.","links":{"crossRefLink":"https://doi.org/10.1002/eej.20502"},"title":"Fast multidimensional nearest neighbor search algorithm using priority queue"},{"order":"17","displayText":"Hiroki Hayashi, Fumihiko Saitoh, \"Rotation-invariant image matching by geometrical parameter of equidistant edge pixel group\", <i>Electrical Engineering in Japan</i>, vol. 161, pp. 34, 2007.","links":{"crossRefLink":"https://doi.org/10.1002/eej.20520"},"title":"Rotation-invariant image matching by geometrical parameter of equidistant edge pixel group"},{"order":"18","displayText":"Shijun Sun, HyunWook Park, David R. Haynor, Yongmin Kim, \"Fast template matching using correlation-based adaptive predictive search\", <i>International Journal of Imaging Systems and Technology</i>, vol. 13, pp. 169, 2003.","links":{"crossRefLink":"https://doi.org/10.1002/ima.10055"},"title":"Fast template matching using correlation-based adaptive predictive search"},{"order":"19","displayText":"Mingchuan Zhang, Kai-Bor Yu, Robert M. Haralick, \"Fast correlation registration method using singular value decomposition\", <i>International Journal of Intelligent Systems</i>, vol. 1, pp. 181, 1986.","links":{"crossRefLink":"https://doi.org/10.1002/int.4550010303"},"title":"Fast correlation registration method using singular value decomposition"},{"order":"20","displayText":"Egbert Gedat, Juergen Braun, Ingolf Sack, Johannes Bernarding, \"Prospective registration of human head magnetic resonance images for reproducible slice positioning using localizer images\", <i>Journal of Magnetic Resonance Imaging</i>, vol. 20, pp. 581, 2004.","links":{"crossRefLink":"https://doi.org/10.1002/jmri.20153"},"title":"Prospective registration of human head magnetic resonance images for reproducible slice positioning using localizer images"},{"order":"21","displayText":"Steven F. Barrett, Maya R. Jerath, H. Grady Rylander, Ashley J. Welch, \"Automated lesion placement in the rabbit eye\", <i>Lasers in Surgery and Medicine</i>, vol. 17, pp. 172, 1995.","links":{"crossRefLink":"https://doi.org/10.1002/lsm.1900170206"},"title":"Automated lesion placement in the rabbit eye"},{"order":"22","displayText":"Sandeep N. Gupta, Meiyappan Solaiyappan, Garth M. Beache, Andrew E. Arai, Thomas K.F. Foo, \"Fast method for correcting image misregistration due to organ motion in time-series MRI data\", <i>Magnetic Resonance in Medicine</i>, vol. 49, pp. 506, 2003.","links":{"crossRefLink":"https://doi.org/10.1002/mrm.10394"},"title":"Fast method for correcting image misregistration due to organ motion in time-series MRI data"},{"order":"23","displayText":"Won S. Kim, Issa A. Nesnas, Max Bajracharya, Richard Madison, Adnan I. Ansar, Robert D. Steele, Jeffrey J. Biesiadecki, Khaled S. Ali, \"Targeted driving using visual tracking on Mars: From research to flight\", <i>Journal of Field Robotics</i>, vol. 26, pp. 243, 2009.","links":{"crossRefLink":"https://doi.org/10.1002/rob.20283"},"title":"Targeted driving using visual tracking on Mars: From research to flight"},{"order":"24","displayText":"G. C. Rosolen, W. D. King, \"An automated image alignment system for the scanning electron microscope\", <i>Scanning</i>, vol. 20, pp. 495, 2006.","links":{"crossRefLink":"https://doi.org/10.1002/sca.1998.4950200702"},"title":"An automated image alignment system for the scanning electron microscope"},{"order":"25","displayText":"Tatsuhiko Tsuboi, Shinichi Hirai, \"Detection of planar motion objects using Radon transform and one-dimensional phase-only matched filtering\", <i>Systems and Computers in Japan</i>, vol. 37, pp. 56, 2006.","links":{"crossRefLink":"https://doi.org/10.1002/scj.20398"},"title":"Detection of planar motion objects using Radon transform and one-dimensional phase-only matched filtering"},{"order":"26","displayText":"Takeshi Mita, Toshimitsu Kaneko, Osamu Hori, \"Probabilistic ISC for matching images of objects having individual difference\", <i>Systems and Computers in Japan</i>, vol. 38, pp. 12, 2007.","links":{"crossRefLink":"https://doi.org/10.1002/scj.20613"},"title":"Probabilistic ISC for matching images of objects having individual difference"},{"order":"27","displayText":"Yoshihiro Shima, Seiji Kashioka, Masakazu Ejiri, \"A fast algorithm for template pattern matching based on probability of occurrence of subpatterns\", <i>Systems and Computers in Japan</i>, vol. 16, pp. 87, 1985.","links":{"crossRefLink":"https://doi.org/10.1002/scj.4690160610"},"title":"A fast algorithm for template pattern matching based on probability of occurrence of subpatterns"},{"order":"28","displayText":"Haruo Takeda, Kuniaki Tabata, Toshihiro Hananoi, \"Matching of distorted central symmetry image\u00e2\u0080\u0094An application to seal impression collation\", <i>Systems and Computers in Japan</i>, vol. 18, pp. 24, 1987.","links":{"crossRefLink":"https://doi.org/10.1002/scj.4690180403"},"title":"Matching of distorted central symmetry image\u00e2\u0080\u0094An application to seal impression collation"},{"order":"29","displayText":"Morio Onoe, Mitsuo Sone, \"Fast image registration based on geometric correspondence between two levels of pyramid structure\", <i>Systems and Computers in Japan</i>, vol. 18, pp. 82, 1987.","links":{"crossRefLink":"https://doi.org/10.1002/scj.4690181109"},"title":"Fast image registration based on geometric correspondence between two levels of pyramid structure"},{"order":"30","displayText":"Yasushi Yagi, Minoru Asada, Masahiko Yachida, Saburo Tsuji, \"Dynamic scene analysis for a mobile robot in a man-machine environment\", <i>Systems and Computers in Japan</i>, vol. 19, pp. 1, 1988.","links":{"crossRefLink":"https://doi.org/10.1002/scj.4690190201"},"title":"Dynamic scene analysis for a mobile robot in a man-machine environment"}]},"formulaStrippedArticleTitle":"A Class of Algorithms for Fast Digital Image Registration","nonIeeeCitationCount":"361","contentTypeDisplay":"Journals","patentCitationCount":"66","mlTime":"PT0.980453S","lastupdate":"2021-10-06","title":"A Class of Algorithms for Fast Digital Image Registration","contentType":"periodicals","ieeeCitationCount":"284","publicationNumber":"12"},{"_id":5008926,"paperCitations":{"ieee":[{"order":"1","displayText":"Nikam Gitanjali Ganpatrao, Jayanta Kumar Ghosh, \"Indian topographical map symbols understanding system\", <i>Computer Vision IET</i>, vol. 9, no. 2, pp. 300-308, 2015.","links":{"crossRefLink":"https://doi.org/10.1049/iet-cvi.2013.0311","pdfSize":"564KB"},"title":"Indian topographical map symbols understanding system"},{"order":"2","displayText":"I.A. Mohammed, B.A.R. Al-Hashemy, M.A. Tawfik, \"A Fourier descriptor model of hysteresis loops for sinusoidal and distorted waveforms\", <i>Magnetics IEEE Transactions on</i>, vol. 33, no. 1, pp. 686-691, 1997.","links":{"documentLink":"/document/560098","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=560098","pdfSize":"479KB"},"title":"A Fourier descriptor model of hysteresis loops for sinusoidal and distorted waveforms"},{"order":"3","displayText":"C.-T. Chuang, L.Y. Tseng, \"A heuristic algorithm for the recognition of printed Chinese characters\", <i>Systems Man and Cybernetics IEEE Transactions on</i>, vol. 25, no. 4, pp. 710-717, 1995.","links":{"documentLink":"/document/370205","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=370205","pdfSize":"899KB"},"title":"A heuristic algorithm for the recognition of printed Chinese characters"},{"order":"4","displayText":"R. Tello, \"Fourier descriptors for computer graphics\", <i>Systems Man and Cybernetics IEEE Transactions on</i>, vol. 25, no. 5, pp. 861-865, 1995.","links":{"documentLink":"/document/376498","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=376498","pdfSize":"556KB"},"title":"Fourier descriptors for computer graphics"},{"order":"5","displayText":"Y. He, A. Kundu, \"2-D shape classification using hidden Markov model\", <i>Pattern Analysis and Machine Intelligence IEEE Transactions on</i>, vol. 13, no. 11, pp. 1172-1184, 1991.","links":{"documentLink":"/document/103276","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=103276","pdfSize":"1085KB"},"title":"2-D shape classification using hidden Markov model"},{"order":"6","displayText":"L.H. Staib, J.S. Duncan, \"Boundary finding with parametrically deformable models\", <i>Pattern Analysis and Machine Intelligence IEEE Transactions on</i>, vol. 14, no. 11, pp. 1061-1075, 1992.","links":{"documentLink":"/document/166621","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=166621","pdfSize":"1593KB"},"title":"Boundary finding with parametrically deformable models"},{"order":"7","displayText":"R.K.K. Yip, P.K.S. Tam, D.N.K. Leung, \"Application of elliptic Fourier descriptors to symmetry detection under parallel projection\", <i>Pattern Analysis and Machine Intelligence IEEE Transactions on</i>, vol. 16, no. 3, pp. 277-286, 1994.","links":{"documentLink":"/document/276127","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=276127","pdfSize":"835KB"},"title":"Application of elliptic Fourier descriptors to symmetry detection under parallel projection"},{"order":"8","displayText":"B. Kartikeyan, A. Sarkar, \"Shape description by time series\", <i>Pattern Analysis and Machine Intelligence IEEE Transactions on</i>, vol. 11, no. 9, pp. 977-984, 1989.","links":{"documentLink":"/document/35501","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=35501","pdfSize":"733KB"},"title":"Shape description by time series"},{"order":"9","displayText":"H. Kauppinen, T. Seppanen, M. Pietikainen, \"An experimental comparison of autoregressive and Fourier-based descriptors in 2D shape classification\", <i>Pattern Analysis and Machine Intelligence IEEE Transactions on</i>, vol. 17, no. 2, pp. 201-207, 1995.","links":{"documentLink":"/document/368168","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=368168","pdfSize":"744KB"},"title":"An experimental comparison of autoregressive and Fourier-based descriptors in 2D shape classification"},{"order":"10","displayText":"X. Jia, M.S. Nixon, \"Extending the feature vector for automatic face recognition\", <i>Pattern Analysis and Machine Intelligence IEEE Transactions on</i>, vol. 17, no. 12, pp. 1167-1176, 1995.","links":{"documentLink":"/document/476509","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=476509","pdfSize":"1385KB"},"title":"Extending the feature vector for automatic face recognition"},{"order":"11","displayText":"I. Rothe, H. Susse, K. Voss, \"The method of normalization to determine invariants\", <i>Pattern Analysis and Machine Intelligence IEEE Transactions on</i>, vol. 18, no. 4, pp. 366-376, 1996.","links":{"documentLink":"/document/491618","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=491618","pdfSize":"1233KB"},"title":"The method of normalization to determine invariants"},{"order":"12","displayText":"K. Arbter, W.E. Snyder, H. Burkhardt, G. Hirzinger, \"Application of affine-invariant Fourier descriptors to recognition of 3-D objects\", <i>Pattern Analysis and Machine Intelligence IEEE Transactions on</i>, vol. 12, no. 7, pp. 640-647, 1990.","links":{"documentLink":"/document/56206","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=56206","pdfSize":"757KB"},"title":"Application of affine-invariant Fourier descriptors to recognition of 3-D objects"},{"order":"13","displayText":"T.B. Nguyen, B.J. Oommen, \"Moment-preserving piecewise linear approximations of signals and images\", <i>Pattern Analysis and Machine Intelligence IEEE Transactions on</i>, vol. 19, no. 1, pp. 84-91, 1997.","links":{"documentLink":"/document/566816","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=566816","pdfSize":"831KB"},"title":"Moment-preserving piecewise linear approximations of signals and images"},{"order":"14","displayText":"M.-F. Wu, H.-T. Sheu, \"Representation of 3D surfaces by two-variable Fourier descriptors\", <i>Pattern Analysis and Machine Intelligence IEEE Transactions on</i>, vol. 20, no. 8, pp. 858-863, 1998.","links":{"documentLink":"/document/709610","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=709610","pdfSize":"235KB"},"title":"Representation of 3D surfaces by two-variable Fourier descriptors"},{"order":"15","displayText":"S. Mori, C.Y. Suen, K. Yamamoto, \"Historical review of OCR research and development\", <i>Proceedings of the IEEE</i>, vol. 80, no. 7, pp. 1029-1058, 1992.","links":{"documentLink":"/document/156468","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=156468","pdfSize":"3571KB"},"title":"Historical review of OCR research and development"},{"order":"16","displayText":"M. Jacob, T. Blu, M. Unser, \"Sampling of periodic signals: a quantitative error analysis\", <i>Signal Processing IEEE Transactions on</i>, vol. 50, no. 5, pp. 1153-1159, 2002.","links":{"documentLink":"/document/995071","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=995071","pdfSize":"359KB"},"title":"Sampling of periodic signals: a quantitative error analysis"},{"order":"17","displayText":"F. Marques, B. Llorens, A. Gasull, \"Prediction of image partitions using Fourier descriptors: application to segmentation-based coding schemes\", <i>Image Processing IEEE Transactions on</i>, vol. 7, no. 4, pp. 529-542, 1998.","links":{"documentLink":"/document/663497","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=663497","pdfSize":"970KB"},"title":"Prediction of image partitions using Fourier descriptors: application to segmentation-based coding schemes"},{"order":"18","displayText":"Farhad Mohamad Kazemi, Jalaleddin Izadian, Reihane Moravejian, Ehsan Mohamad Kazemi, \"Numeral recognition using curvelet transform\", <i>Computer Systems and Applications 2008. AICCSA 2008. IEEE/ACS International Conference on</i>, pp. 606-612, 2008.","links":{"documentLink":"/document/4493593","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=4493593","pdfSize":"547KB"},"title":"Numeral recognition using curvelet transform"},{"order":"19","displayText":"Anirban Mitra, Somasis Roy, Sanjit Kumar Setua, \"Shape analysis of decisive objects from an image using mathematical morphology\", <i>Computer Communication Control and Information Technology (C3IT) 2015 Third International Conference on</i>, pp. 1-6, 2015.","links":{"documentLink":"/document/7060220","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=7060220","pdfSize":"645KB"},"title":"Shape analysis of decisive objects from an image using mathematical morphology"},{"order":"20","displayText":"P.C. Connor, M. Stevenson, \"Identifying distinguishing size and shape features of mine-like objects in sidescan sonar imagery\", <i>Electrical and Computer Engineering 2004. Canadian Conference on</i>, vol. 3, pp. 1263-1267 Vol.3, 2004.","links":{"documentLink":"/document/1349627","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=1349627","pdfSize":"591KB"},"title":"Identifying distinguishing size and shape features of mine-like objects in sidescan sonar imagery"},{"order":"21","displayText":"G.Y. Chen, W.F. Xie, \"Pattern recognition using dual-tree complex wavelet features and SVM\", <i>Electrical and Computer Engineering 2005. Canadian Conference on </i>, pp. 2053-2056, 2005.","links":{"documentLink":"/document/1557390","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=1557390","pdfSize":"209KB"},"title":"Pattern recognition using dual-tree complex wavelet features and SVM"},{"order":"22","displayText":"Krishna Singh, Indra Gupta, Sangeeta Gupta, \"A Comparison of 2D Moment Based Description Techniques for Classification of Bamboo Plant\", <i>Computational Intelligence and Communication Networks (CICN) 2011 International Conference on</i>, pp. 15-20, 2011.","links":{"documentLink":"/document/6112819","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=6112819","pdfSize":"351KB"},"title":"A Comparison of 2D Moment Based Description Techniques for Classification of Bamboo Plant"},{"order":"23","displayText":"Jungpil Shin, K. Suzuki, \"Interactive system for handwritten-style font generation\", <i>Computer and Information Technology 2004. CIT '04. The Fourth International Conference on</i>, pp. 94-100, 2004.","links":{"documentLink":"/document/1357180","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=1357180","pdfSize":"346KB"},"title":"Interactive system for handwritten-style font generation"},{"order":"24","displayText":"C.-S. Lin, \"Invariants of three-dimensional contours\", <i>Computer Vision and Pattern Recognition 1988. Proceedings CVPR '88. Computer Society Conference on</i>, pp. 286-290, 1988.","links":{"documentLink":"/document/196250","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=196250","pdfSize":"216KB"},"title":"Invariants of three-dimensional contours"},{"order":"25","displayText":"Joost van Beusekom, Faisal Shafait, Thomas M. Breuel, \"Automated OCR Ground Truth Generation\", <i>Document Analysis Systems 2008. DAS '08. The Eighth IAPR International Workshop on</i>, pp. 111-117, 2008.","links":{"documentLink":"/document/4669952","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=4669952","pdfSize":"1830KB"},"title":"Automated OCR Ground Truth Generation"},{"order":"26","displayText":"L. Keyes, A. Winstanley, \"Data fusion for topographic object classification\", <i>Remote Sensing and Data Fusion over Urban Areas IEEE/ISPRS Joint Workshop 2001</i>, pp. 275-279, 2001.","links":{"documentLink":"/document/985895","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=985895","pdfSize":"434KB"},"title":"Data fusion for topographic object classification"},{"order":"27","displayText":"Fredrik Larsson, Michael Felsberg, Per-Erik Forss\u00e9n, \"Patch Contour Matching by Correlating Fourier Descriptors\", <i>Digital Image Computing: Techniques and Applications 2009. DICTA '09.</i>, pp. 40-46, 2009.","links":{"documentLink":"/document/5384963","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=5384963","pdfSize":"749KB"},"title":"Patch Contour Matching by Correlating Fourier Descriptors"},{"order":"28","displayText":"V. Pierson, P.-O. Amblard, \"Studying the performances of linear signature detector on a time-frequency representation\", <i>Digital Signal Processing Workshop Proceedings 1996. IEEE</i>, pp. 423-426, 1996.","links":{"documentLink":"/document/555552","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=555552","pdfSize":"471KB"},"title":"Studying the performances of linear signature detector on a time-frequency representation"},{"order":"29","displayText":"L. Frighetto-Pereira, R. Menezes-Reis, G. A. Metzner, R. M. Rangayyan, M. H. Nogueira-Barbosa, P. M. Azevedo-Marques, \"Classification of vertebral compression fractures in magnetic resonance images using shape analysis\", <i>E-Health and Bioengineering Conference (EHB) 2015</i>, pp. 1-4, 2015.","links":{"documentLink":"/document/7391550","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=7391550","pdfSize":"377KB"},"title":"Classification of vertebral compression fractures in magnetic resonance images using shape analysis"},{"order":"30","displayText":"J. Coatelen, A. Albouy-Kissi, B. Albouy-Kissi, J.P. Coton, L. Sifre, J. Joubert-Zakeyh, P. Dechelotte, A. Abergel, \"A feature selection based framework for histology image classification using global and local heterogeneity quantification\", <i>Engineering in Medicine and Biology Society (EMBC) 2014 36th Annual International Conference of the IEEE</i>, pp. 1937-1940, 2014.","links":{"documentLink":"/document/6943991","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=6943991","pdfSize":"800KB"},"title":"A feature selection based framework for histology image classification using global and local heterogeneity quantification"}],"nonIeee":[{"order":"1","displayText":"Teruyuki Kaneko, Tetsuo Sagara, Takashi Takeda, Ryuzo Takiyama, \"A digital curve recognition method applicable to non-singly connected curves\", <i>Systems and Computers in Japan</i>, vol. 31, pp. 24, 2000.","links":{"crossRefLink":"https://doi.org/10.1002/(SICI)1520-684X(200005)31:5<24::AID-SCJ3>3.0.CO;2-M"},"title":"A digital curve recognition method applicable to non-singly connected curves"},{"order":"2","displayText":"<i>Advanced Biomedical Image Analysis</i>, pp. 276, 2010.","links":{"crossRefLink":"https://doi.org/10.1002/9780470872093.ch9"},"title":""},{"order":"3","displayText":"Bj\u00f6rn Stenkvist, Ewert Bengtsson, Olle Eriksson, Torsten Jarkrans, Bo Nordin, Sighild Westman-Naeser, \"Correlation between cytometric features and mitotic frequency in human breast carcinoma\", <i>Cytometry</i>, vol. 1, pp. 287, 1981.","links":{"crossRefLink":"https://doi.org/10.1002/cyto.990010408"},"title":"Correlation between cytometric features and mitotic frequency in human breast carcinoma"},{"order":"4","displayText":"Jo\u00e3o C. Neves, Helena Castro, Ana Tom\u00e1s, Miguel Coimbra, Hugo Proen\u00e7a, \"Detection and separation of overlapping cells based on contour concavity forLeishmaniaimages\", <i>Cytometry Part A</i>, vol. 85, pp. 491, 2014.","links":{"crossRefLink":"https://doi.org/10.1002/cyto.a.22465"},"title":"Detection and separation of overlapping cells based on contour concavity forLeishmaniaimages"},{"order":"5","displayText":"Yoshinori Uesaka, \"A new fourier descriptor applicable to open curves\", <i>Electronics and Communications in Japan (Part I: Communications)</i>, vol. 67, pp. 1, 1984.","links":{"crossRefLink":"https://doi.org/10.1002/ecja.4400670802"},"title":"A new fourier descriptor applicable to open curves"},{"order":"6","displayText":"P. Messmer, G. Long, N. Suhm, P. Regazzoni, A.L. Jacob, \"Volumetric model determination of the tibia based on 2D radiographs using a 2D/3D database\", <i>Computer Aided Surgery</i>, vol. 6, pp. 183, 2001.","links":{"crossRefLink":"https://doi.org/10.1002/igs.10009"},"title":"Volumetric model determination of the tibia based on 2D radiographs using a 2D/3D database"},{"order":"7","displayText":"M. Val\u010di\u0107, J. Prpi\u0107-Or\u0161i\u0107, D. Vu\u010dini\u0107, \"Application of a pattern recognition method to estimate wind loads on ships and marine objects\", <i>Materialwissenschaft und Werkstofftechnik</i>, vol. 48, pp. 387, 2017.","links":{"crossRefLink":"https://doi.org/10.1002/mawe.201700009"},"title":"Application of a pattern recognition method to estimate wind loads on ships and marine objects"},{"order":"8","displayText":"Shigehiro Fukushima, Kazuhiko Namikawa, \"Generation of a closed curve with fourier representation\", <i>Systems and Computers in Japan</i>, vol. 19, pp. 90, 1988.","links":{"crossRefLink":"https://doi.org/10.1002/scj.4690190109"},"title":"Generation of a closed curve with fourier representation"},{"order":"9","displayText":"Hidetoshi Itoh, Tatsuya Hirata, Naohiro Ishii, \"Machine parts recognition and processing using fourier descriptors\", <i>Systems and Computers in Japan</i>, vol. 20, pp. 26, 1989.","links":{"crossRefLink":"https://doi.org/10.1002/scj.4690200803"},"title":"Machine parts recognition and processing using fourier descriptors"},{"order":"10","displayText":"Josef Big\u00fcn, \"Pattern Recognition in Images by Symmetries and Coordinate Transformations\", <i>Computer Vision and Image Understanding</i>, vol. 68, pp. 290, 1997.","links":{"crossRefLink":"https://doi.org/10.1006/cviu.1997.0556"},"title":"Pattern Recognition in Images by Symmetries and Coordinate Transformations"},{"order":"11","displayText":"Alberto S. Aguado, Mark S. Nixon, M.Eugenia Montiel, \"Parameterizing Arbitrary Shapes via Fourier Descriptors for Evidence-Gathering Extraction\", <i>Computer Vision and Image Understanding</i>, vol. 69, pp. 202, 1998.","links":{"crossRefLink":"https://doi.org/10.1006/cviu.1997.0558"},"title":"Parameterizing Arbitrary Shapes via Fourier Descriptors for Evidence-Gathering Extraction"},{"order":"12","displayText":"Raymond K. K. Yip, <i>Fuzzy Logic and Applications</i>, vol. 2955, pp. 232, 2006.","links":{"crossRefLink":"https://doi.org/10.1007/10983652_29"},"title":""},{"order":"13","displayText":"Joseph Morlier, Mauricio Bergh, Laurent Mevel, <i>Topics in Modal Analysis II, Volume 6</i>, pp. 195, 2012.","links":{"crossRefLink":"https://doi.org/10.1007/978-1-4614-2419-2_17"},"title":""},{"order":"14","displayText":"Fredrik Larsson, Michael Felsberg, <i>Image Analysis</i>, vol. 6688, pp. 238, 2011.","links":{"crossRefLink":"https://doi.org/10.1007/978-3-642-21227-7_23"},"title":""},{"order":"15","displayText":"Maur\u00edcio Falvo, Jo\u00e3o Batista Florindo, Odemir Martinez Bruno, <i>Advanced Concepts for Intelligent Vision Systems</i>, vol. 6915, pp. 207, 2011.","links":{"crossRefLink":"https://doi.org/10.1007/978-3-642-23687-7_19"},"title":""},{"order":"16","displayText":"Chenguang Yang, Hongbin Ma, Mengyin Fu, <i>Advanced Technologies in Modern Robotic Applications</i>, pp. 257, 2016.","links":{"crossRefLink":"https://doi.org/10.1007/978-981-10-0830-6_8"},"title":""},{"order":"17","displayText":"P. J. M. Kerstens, D. Rockwell, \"Ensemble-averaging and correlation techniques for flow visualization images\", <i>Experiments in Fluids</i>, vol. 6, pp. 409, 1988.","links":{"crossRefLink":"https://doi.org/10.1007/BF00196486"},"title":"Ensemble-averaging and correlation techniques for flow visualization images"},{"order":"18","displayText":"Peter A. Ruetz, Robert W. Brodersen, \"An image-recognition system using algorithmically dedicated integrated circuits\", <i>Machine Vision and Applications</i>, vol. 1, pp. 3, 1988.","links":{"crossRefLink":"https://doi.org/10.1007/BF01212309"},"title":"An image-recognition system using algorithmically dedicated integrated circuits"},{"order":"19","displayText":"A. Krzy\u017cak, S. Y. Leung, C. Y. Suen, \"Reconstruction of two-dimensional patterns from Fourier descriptors\", <i>Machine Vision and Applications</i>, vol. 2, pp. 123, 1989.","links":{"crossRefLink":"https://doi.org/10.1007/BF01212454"},"title":"Reconstruction of two-dimensional patterns from Fourier descriptors"},{"order":"20","displayText":"Benjamin B. Kimia, Allen R. Tannenbaum, Steven W. Zucker, \"Shapes shocks and deformations I: The components of two-dimensional shape and the reaction-diffusion space\", <i>International Journal of Computer Vision</i>, vol. 15, pp. 189, 1995.","links":{"crossRefLink":"https://doi.org/10.1007/BF01451741"},"title":"Shapes, shocks, and deformations I: The components of two-dimensional shape and the reaction-diffusion space"},{"order":"21","displayText":"N. Bartneck, \"A general data structure for image analysis based on a description of connected components\", <i>Computing</i>, vol. 42, pp. 17, 1989.","links":{"crossRefLink":"https://doi.org/10.1007/BF02243140"},"title":"A general data structure for image analysis based on a description of connected components"},{"order":"22","displayText":"Kie-Bum Eom, Juha Park, \"Shape recognition by a scale-invariant model\", <i>Journal of Systems Integration</i>, vol. 1, pp. 215, 1991.","links":{"crossRefLink":"https://doi.org/10.1007/BF02426924"},"title":"Shape recognition by a scale-invariant model"},{"order":"23","displayText":"Zhao Hengzhuo, Wang Yanping, \"Recognition of 3-D aircrafts by fourier descriptors with fast and efficient library search\", <i>Wuhan University Journal of Natural Sciences</i>, vol. 3, pp. 169, 1998.","links":{"crossRefLink":"https://doi.org/10.1007/BF02827546"},"title":"Recognition of 3-D aircrafts by fourier descriptors with fast and efficient library search"},{"order":"24","displayText":"Iivari Kunttu, Leena Lepist\u00f6, Juhani Rauhamaa, Ari Visa, \"Fourier-Based Object Description in Defect Image Retrieval\", <i>Machine Vision and Applications</i>, vol. 17, pp. 211, 2006.","links":{"crossRefLink":"https://doi.org/10.1007/s00138-006-0030-6"},"title":"Fourier-Based Object Description in Defect Image Retrieval"},{"order":"25","displayText":"Stefan Mairhofer, James Johnson, Craig J. Sturrock, Malcolm J. Bennett, Sacha J. Mooney, Tony P. Pridmore, \"Visual tracking for the recovery of multiple interacting plant root systems from X-ray                 $$upmu $$                                                                                            \u03bc                                                CT images\", <i>Machine Vision and Applications</i>, 2015.","links":{"crossRefLink":"https://doi.org/10.1007/s00138-015-0733-7"},"title":"Visual tracking for the recovery of multiple interacting plant root systems from X-ray                 $$\\upmu $$                                                                                            \u03bc                                                CT images"},{"order":"26","displayText":"Sang Min Han, Suh In Kim, Yoon Young Kim, \"Topology optimization of planar linkage mechanisms for path generation without prescribed timing\", <i>Structural and Multidisciplinary Optimization</i>, vol. 56, pp. 501, 2017.","links":{"crossRefLink":"https://doi.org/10.1007/s00158-017-1712-6"},"title":"Topology optimization of planar linkage mechanisms for path generation without prescribed timing"},{"order":"27","displayText":"Sait Sener, Mustafa Unel, \"Affine invariant fitting of algebraic curves using Fourier descriptors\", <i>Pattern Analysis and Applications</i>, vol. 8, pp. 72, 2005.","links":{"crossRefLink":"https://doi.org/10.1007/s10044-005-0245-6"},"title":"Affine invariant fitting of algebraic curves using Fourier descriptors"},{"order":"28","displayText":"G. Y. Chen, T. D. Bui, A. Krzy\u017cak, \"Rotation invariant feature extraction using Ridgelet and Fourier transforms\", <i>Pattern Analysis and Applications</i>, vol. 9, pp. 83, 2006.","links":{"crossRefLink":"https://doi.org/10.1007/s10044-006-0028-8"},"title":"Rotation invariant feature extraction using Ridgelet and Fourier transforms"},{"order":"29","displayText":"Paul L. Rosin, Jovi\u0161a \u017duni\u0107, \"Measuring Squareness and Orientation of Shapes\", <i>Journal of Mathematical Imaging and Vision</i>, vol. 39, pp. 13, 2011.","links":{"crossRefLink":"https://doi.org/10.1007/s10851-010-0221-7"},"title":"Measuring Squareness and Orientation of Shapes"},{"order":"30","displayText":"Cyrus Shahabi, Maytham Safar, \"An experimental study of alternative shape-based image retrieval techniques\", <i>Multimedia Tools and Applications</i>, vol. 32, pp. 29, 2006.","links":{"crossRefLink":"https://doi.org/10.1007/s11042-006-0070-y"},"title":"An experimental study of alternative shape-based image retrieval techniques"}]},"formulaStrippedArticleTitle":"Fourier Preprocessing for Hand Print Character Recognition","nonIeeeCitationCount":"268","contentTypeDisplay":"Journals","patentCitationCount":"5","mlTime":"PT1.672723S","lastupdate":"2021-11-20","title":"Fourier Preprocessing for Hand Print Character Recognition","contentType":"periodicals","ieeeCitationCount":"141","publicationNumber":"12"},{"_id":5008948,"paperCitations":{"ieee":[{"order":"1","displayText":"C. Ronse, \"A bibliography on digital and computational convexity (1961-1988)\", <i>Pattern Analysis and Machine Intelligence IEEE Transactions on</i>, vol. 11, no. 2, pp. 181-190, 1989.","links":{"documentLink":"/document/16713","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=16713","pdfSize":"1217KB"},"title":"A bibliography on digital and computational convexity (1961-1988)"},{"order":"2","displayText":"A. Pikaz, I. Dinstein, \"Using simple decomposition for smoothing and feature point detection of noisy digital curves\", <i>Pattern Analysis and Machine Intelligence IEEE Transactions on</i>, vol. 16, no. 8, pp. 808-813, 1994.","links":{"documentLink":"/document/308476","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=308476","pdfSize":"634KB"},"title":"Using simple decomposition for smoothing and feature point detection of noisy digital curves"},{"order":"3","displayText":"N.D. Sidiropoulos, \"The Viterbi optimal runlength-constrained approximation nonlinear filter\", <i>Signal Processing IEEE Transactions on</i>, vol. 44, no. 3, pp. 586-598, 1996.","links":{"documentLink":"/document/489032","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=489032","pdfSize":"1545KB"},"title":"The Viterbi optimal runlength-constrained approximation nonlinear filter"},{"order":"4","displayText":"Xinqiao Lu, Xiaojuan Liu, Guoqiang Xiao, Enmin Song, Ping Li, Qiaoling Luo, \"A Segment Extraction Algorithm Based on Polygonal Approximation for On-Line Chinese Character Recognition\", <i>Frontier of Computer Science and Technology 2008. FCST '08. Japan-China Joint Workshop on</i>, pp. 204-207, 2008.","links":{"documentLink":"/document/4736529","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=4736529","pdfSize":"153KB"},"title":"A Segment Extraction Algorithm Based on Polygonal Approximation for On-Line Chinese Character Recognition"},{"order":"5","displayText":"Jing Chen, Xinqiao Lu, Qiaoling Luo, Ping Li, Xiaojuan Liu, \"A Segment Extraction-Combination Algorithm Based on Polygonal Approximation and Finite State Machines for On-Line Chinese Character Recognition\", <i>Young Computer Scientists 2008. ICYCS 2008. The 9th International Conference for</i>, pp. 1789-1794, 2008.","links":{"documentLink":"/document/4709245","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=4709245","pdfSize":"313KB"},"title":"A Segment Extraction-Combination Algorithm Based on Polygonal Approximation and Finite State Machines for On-Line Chinese Character Recognition"},{"order":"6","displayText":"Yoon-Sik Tak, Eenjun Hwang, \"An interactive aquatic plant encyclopedia at your fingertips\", <i>Multisensor Fusion and Integration for Intelligent Systems 2008. MFI 2008. IEEE International Conference on</i>, pp. 469-474, 2008.","links":{"documentLink":"/document/4648039","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=4648039","pdfSize":"399KB"},"title":"An interactive aquatic plant encyclopedia at your fingertips"},{"order":"7","displayText":"B. Holeman, W.N. Martin, \"Dynamic scene analysis for vessel structure determination\", <i>Southeastcon '89. Proceedings. Energy and Information Technologies in the Southeast. IEEE</i>, pp. 1072-1073 vol.3, 1989.","links":{"documentLink":"/document/132574","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=132574","pdfSize":"145KB"},"title":"Dynamic scene analysis for vessel structure determination"},{"order":"8","displayText":"Masa Ishijima, Soon-Bum Shin, Gene H. Hostetter, Jack Sklansky, \"Scan-Along Polygonal Approximation for Data Compression of Electrocardiograms\", <i>Biomedical Engineering IEEE Transactions on</i>, vol. BME-30, no. 11, pp. 723-729, 1983.","links":{"documentLink":"/document/4121537","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=4121537","pdfSize":"2216KB"},"title":"Scan-Along Polygonal Approximation for Data Compression of Electrocardiograms"},{"order":"9","displayText":"Jack Sklansky, Luigi P. Cordella, Stefano Levialdi, \"Parallel Detection of Concavities in Cellular Blobs\", <i>Computers IEEE Transactions on</i>, vol. C-25, no. 2, pp. 187-196, 1976.","links":{"documentLink":"/document/5009234","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=5009234","pdfSize":"3334KB"},"title":"Parallel Detection of Concavities in Cellular Blobs"},{"order":"10","displayText":"Chul E. Kim, \"On the Cellular Convexity of Complexes\", <i>Pattern Analysis and Machine Intelligence IEEE Transactions on</i>, vol. PAMI-3, no. 6, pp. 617-625, 1981.","links":{"documentLink":"/document/4767162","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=4767162","pdfSize":"2202KB"},"title":"On the Cellular Convexity of Complexes"},{"order":"11","displayText":"Chul E. Kim, Azriel Rosenfeld, \"Digital Straight Lines and Convexity of Digital Regions\", <i>Pattern Analysis and Machine Intelligence IEEE Transactions on</i>, vol. PAMI-4, no. 2, pp. 149-153, 1982.","links":{"documentLink":"/document/4767221","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=4767221","pdfSize":"2139KB"},"title":"Digital Straight Lines and Convexity of Digital Regions"},{"order":"12","displayText":"Chul E. Kim, Azriel Rosenfeld, \"Convex Digital Solids\", <i>Pattern Analysis and Machine Intelligence IEEE Transactions on</i>, vol. PAMI-4, no. 6, pp. 612-618, 1982.","links":{"documentLink":"/document/4767314","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=4767314","pdfSize":"2104KB"},"title":"Convex Digital Solids"},{"order":"13","displayText":"Chul E. Kim, \"Digital Convexity Straightness and Convex Polygons\", <i>Pattern Analysis and Machine Intelligence IEEE Transactions on</i>, vol. PAMI-4, no. 6, pp. 618-626, 1982.","links":{"documentLink":"/document/4767315","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=4767315","pdfSize":"1807KB"},"title":"Digital Convexity, Straightness, and Convex Polygons"},{"order":"14","displayText":"R. L. Kashyap, B. J. Oommen, \"Scale Preserving Smoothing of Polygons\", <i>Pattern Analysis and Machine Intelligence IEEE Transactions on</i>, vol. PAMI-5, no. 6, pp. 667-671, 1983.","links":{"documentLink":"/document/4767460","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=4767460","pdfSize":"877KB"},"title":"Scale Preserving Smoothing of Polygons"},{"order":"15","displayText":"S. H. Y. Hung, \"On the Straightness of Digital Arcs\", <i>Pattern Analysis and Machine Intelligence IEEE Transactions on</i>, vol. PAMI-7, no. 2, pp. 203-215, 1985.","links":{"documentLink":"/document/4767644","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=4767644","pdfSize":"3196KB"},"title":"On the Straightness of Digital Arcs"},{"order":"16","displayText":"James George Dunham, \"Optimum Uniform Piecewise Linear Approximation of Planar Curves\", <i>Pattern Analysis and Machine Intelligence IEEE Transactions on</i>, vol. PAMI-8, no. 1, pp. 67-75, 1986.","links":{"documentLink":"/document/4767753","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=4767753","pdfSize":"1799KB"},"title":"Optimum Uniform Piecewise Linear Approximation of Planar Curves"},{"order":"17","displayText":"J. Koplowitz, A. P. Sundar Raj, \"A Robust Filtering Algorithm for Subpixel Reconstruction of Chain Coded Line Drawings\", <i>Pattern Analysis and Machine Intelligence IEEE Transactions on</i>, vol. PAMI-9, no. 3, pp. 451-457, 1987.","links":{"documentLink":"/document/4767927","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=4767927","pdfSize":"1264KB"},"title":"A Robust Filtering Algorithm for Subpixel Reconstruction of Chain Coded Line Drawings"},{"order":"18","displayText":"Jack Sklansky, Dennis F. Kibler, \"A Theory of Nonuniformly Digitized Binary Pictures\", <i>Systems Man and Cybernetics IEEE Transactions on</i>, vol. SMC-6, no. 9, pp. 637-647, 1976.","links":{"documentLink":"/document/4309569","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=4309569","pdfSize":"4918KB"},"title":"A Theory of Nonuniformly Digitized Binary Pictures"},{"order":"19","displayText":"Jack Sklansky, \"Image Segmentation and Feature Extraction\", <i>Systems Man and Cybernetics IEEE Transactions on</i>, vol. 8, no. 4, pp. 237-247, 1978.","links":{"documentLink":"/document/4309944","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=4309944","pdfSize":"3640KB"},"title":"Image Segmentation and Feature Extraction"},{"order":"20","displayText":"J. Sklansky, \"Measuring Concavity on a Rectangular Mosaic\", <i>Computers IEEE Transactions on</i>, vol. C-21, no. 12, pp. 1355-1364, 1972.","links":{"documentLink":"/document/1672100","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=1672100","pdfSize":"2336KB"},"title":"Measuring Concavity on a Rectangular Mosaic"}],"nonIeee":[{"order":"1","displayText":"John D. Hobby, \"Space-Efficient Outlines from Image Data via Vertex Minimization and Grid Constraints\", <i>Graphical Models and Image Processing</i>, vol. 59, pp. 73, 1997.","links":{"crossRefLink":"https://doi.org/10.1006/gmip.1997.0419"},"title":"Space-Efficient Outlines from Image Data via Vertex Minimization and Grid Constraints"},{"order":"2","displayText":"Xavier Proven\u00e7al, Jacques-Olivier Lachaud, <i>Discrete Geometry for Computer Imagery</i>, vol. 5810, pp. 104, 2009.","links":{"crossRefLink":"https://doi.org/10.1007/978-3-642-04397-0_10"},"title":""},{"order":"3","displayText":"Jacques-Olivier Lachaud, Xavier Proven\u00e7al, <i>Combinatorial Image Analysis</i>, vol. 6636, pp. 208, 2011.","links":{"crossRefLink":"https://doi.org/10.1007/978-3-642-21073-0_20"},"title":""},{"order":"4","displayText":"Guillaume Damiand, Alexandre Dupas, Jacques-Olivier Lachaud, <i>Combinatorial Image Analysis</i>, vol. 6636, pp. 56, 2011.","links":{"crossRefLink":"https://doi.org/10.1007/978-3-642-21073-0_8"},"title":""},{"order":"5","displayText":"Gene H. Hostetter, \"On generalized predictive compression of continuous-time signal samples\", <i>Circuits, Systems, and Signal Processing</i>, vol. 2, pp. 327, 1983.","links":{"crossRefLink":"https://doi.org/10.1007/BF01599074"},"title":"On generalized predictive compression of continuous-time signal samples"},{"order":"6","displayText":"Mashhood Ishaque, Csaba D. T\u00f3th, \"Relative Convex Hulls in Semi-Dynamic Arrangements\", <i>Algorithmica</i>, vol. 68, pp. 448, 2014.","links":{"crossRefLink":"https://doi.org/10.1007/s00453-012-9679-6"},"title":"Relative Convex Hulls in Semi-Dynamic Arrangements"},{"order":"7","displayText":"Oliver Schmitt, Stephan Reetz, \"On the Decomposition of Cell Clusters\", <i>Journal of Mathematical Imaging and Vision</i>, vol. 33, pp. 85, 2009.","links":{"crossRefLink":"https://doi.org/10.1007/s10851-008-0110-5"},"title":"On the Decomposition of Cell Clusters"},{"order":"8","displayText":"A. Goshtasby, \"Parametric representation of digital shapes by Gaussian functions\", <i>Computer-Aided Design</i>, vol. 24, pp. 659, 1992.","links":{"crossRefLink":"https://doi.org/10.1016/0010-4485(92)90021-2"},"title":"Parametric representation of digital shapes by Gaussian functions"},{"order":"9","displayText":"H. Wechsler, J. Sklansky, \"Finding the rib cage in chest radiographs\", <i>Pattern Recognition</i>, vol. 9, pp. 21, 1977.","links":{"crossRefLink":"https://doi.org/10.1016/0031-3203(77)90027-9"},"title":"Finding the rib cage in chest radiographs"},{"order":"10","displayText":"S.H.Y. Hung, T. Kasvand, \"Critical points on a perfectly 8- or 6-connected thin binary line\", <i>Pattern Recognition</i>, vol. 16, pp. 297, 1983.","links":{"crossRefLink":"https://doi.org/10.1016/0031-3203(83)90035-3"},"title":"Critical points on a perfectly 8- or 6-connected thin binary line"},{"order":"11","displayText":"Yukio Sato, \"Piecewise linear approximation of plane curves by perimeter optimization\", <i>Pattern Recognition</i>, vol. 25, pp. 1535, 1992.","links":{"crossRefLink":"https://doi.org/10.1016/0031-3203(92)90126-4"},"title":"Piecewise linear approximation of plane curves by perimeter optimization"},{"order":"12","displayText":"Arie Pikaz, Its'hak Dinstein, \"Optimal polygonal approximation of digital curves\", <i>Pattern Recognition</i>, vol. 28, pp. 373, 1995.","links":{"crossRefLink":"https://doi.org/10.1016/0031-3203(94)00108-X"},"title":"Optimal polygonal approximation of digital curves"},{"order":"13","displayText":"Fernando Rannou, Jens Gregor, \"Equilateral polygon approximation of closed contours\", <i>Pattern Recognition</i>, vol. 29, pp. 1105, 1996.","links":{"crossRefLink":"https://doi.org/10.1016/0031-3203(95)00153-0"},"title":"Equilateral polygon approximation of closed contours"},{"order":"14","displayText":"G. Dettori, B. Falcidieno, \"An algorithm for selecting main points on a line\", <i>Computers & Geosciences</i>, vol. 8, pp. 3, 1982.","links":{"crossRefLink":"https://doi.org/10.1016/0098-3004(82)90031-0"},"title":"An algorithm for selecting main points on a line"},{"order":"15","displayText":"C. Arcelli, S. Levialdi, \"On blob reconstruction\", <i>Computer Graphics and Image Processing</i>, vol. 2, pp. 22, 1973.","links":{"crossRefLink":"https://doi.org/10.1016/0146-664X(73)90030-0"},"title":"On blob reconstruction"},{"order":"16","displayText":"C. Arcelli, L. Cordella, \"Concavity Point Detection by Iterative Arrays\", <i>Computer Graphics and Image Processing</i>, vol. 3, pp. 34, 1974.","links":{"crossRefLink":"https://doi.org/10.1016/0146-664X(74)90009-4"},"title":"Concavity Point Detection by Iterative Arrays"},{"order":"17","displayText":"J. Sklansky, \"On filling cellular concavities\", <i>Computer Graphics and Image Processing</i>, vol. 4, pp. 236, 1975.","links":{"crossRefLink":"https://doi.org/10.1016/0146-664X(75)90011-8"},"title":"On filling cellular concavities"},{"order":"18","displayText":"Theodosios Pavlidis, \"A review of algorithms for shape analysis\", <i>Computer Graphics and Image Processing</i>, vol. 7, pp. 243, 1978.","links":{"crossRefLink":"https://doi.org/10.1016/0146-664X(78)90115-6"},"title":"A review of algorithms for shape analysis"},{"order":"19","displayText":"Reinhard Klette, E.V Krishnamurthy, \"Algorithms for testing convexity of digital polygons\", <i>Computer Graphics and Image Processing</i>, vol. 16, pp. 177, 1981.","links":{"crossRefLink":"https://doi.org/10.1016/0146-664X(81)90055-1"},"title":"Algorithms for testing convexity of digital polygons"},{"order":"20","displayText":"J.R Ellis, \"Distribution of run lengths over scanned rectangles\", <i>Computer Graphics and Image Processing</i>, vol. 15, pp. 246, 1981.","links":{"crossRefLink":"https://doi.org/10.1016/0146-664X(81)90058-7"},"title":"Distribution of run lengths over scanned rectangles"},{"order":"21","displayText":"Bruce Shapiro, Jim Pisa, Jack Sklansky, \"Skeleton generation fromx y boundary sequences\", <i>Computer Graphics and Image Processing</i>, vol. 15, pp. 136, 1981.","links":{"crossRefLink":"https://doi.org/10.1016/0146-664X(81)90075-7"},"title":"Skeleton generation fromx, y boundary sequences"},{"order":"22","displayText":"Chul E. Kim, \"On cellular straight line segments\", <i>Computer Graphics and Image Processing</i>, vol. 18, pp. 369, 1982.","links":{"crossRefLink":"https://doi.org/10.1016/0146-664X(82)90005-3"},"title":"On cellular straight line segments"},{"order":"23","displayText":"J. Bajon, M. Cattoen, S.D. Kim, \"A concavity characterization method for digital objects\", <i>Signal Processing</i>, vol. 9, pp. 151, 1985.","links":{"crossRefLink":"https://doi.org/10.1016/0165-1684(85)90142-2"},"title":"A concavity characterization method for digital objects"},{"order":"24","displayText":"L.P Cordella, G Dettori, \"An O(N) algorithm for polygonal approximation\", <i>Pattern Recognition Letters</i>, vol. 3, pp. 93, 1985.","links":{"crossRefLink":"https://doi.org/10.1016/0167-8655(85)90014-5"},"title":"An O(N) algorithm for polygonal approximation"},{"order":"25","displayText":"Godfried T Toussaint, \"Editorial\", <i>Pattern Recognition Letters</i>, vol. 14, pp. 697, 1993.","links":{"crossRefLink":"https://doi.org/10.1016/0167-8655(93)90137-3"},"title":"Editorial"},{"order":"26","displayText":"Arie Pikaz, Its'hak Dinstein, \"An algorithm for polygonal approximation based on iterative point elimination\", <i>Pattern Recognition Letters</i>, vol. 16, pp. 557, 1995.","links":{"crossRefLink":"https://doi.org/10.1016/0167-8655(95)80001-A"},"title":"An algorithm for polygonal approximation based on iterative point elimination"},{"order":"27","displayText":"Antti Koski, \"Primitive coding of structural ECG features\", <i>Pattern Recognition Letters</i>, vol. 17, pp. 1215, 1996.","links":{"crossRefLink":"https://doi.org/10.1016/0167-8655(96)00079-7"},"title":"Primitive coding of structural ECG features"},{"order":"28","displayText":"L Cinque, L Lombardi, \"Shape description and recognition by a multiresolution approach\", <i>Image and Vision Computing</i>, vol. 13, pp. 599, 1995.","links":{"crossRefLink":"https://doi.org/10.1016/0262-8856(95)97285-T"},"title":"Shape description and recognition by a multiresolution approach"},{"order":"29","displayText":"C.M. Klein, L.R. Hsiu, \"A method for vertex recognition in an automated vision system\", <i>Applied Mathematical Modelling</i>, vol. 20, pp. 412, 1996.","links":{"crossRefLink":"https://doi.org/10.1016/0307-904X(95)00160-L"},"title":"A method for vertex recognition in an automated vision system"},{"order":"30","displayText":"Fridrich Sloboda, Josef Stoer, \"On piecewise linear approximation of planar Jordan curves\", <i>Journal of Computational and Applied Mathematics</i>, vol. 55, pp. 369, 1994.","links":{"crossRefLink":"https://doi.org/10.1016/0377-0427(94)90040-X"},"title":"On piecewise linear approximation of planar Jordan curves"}]},"formulaStrippedArticleTitle":"Minimum-Perimeter Polygons of Digitized Silhouettes","nonIeeeCitationCount":"81","contentTypeDisplay":"Journals","patentCitationCount":"0","mlTime":"PT0.539068S","lastupdate":"2021-10-05","title":"Minimum-Perimeter Polygons of Digitized Silhouettes","contentType":"periodicals","ieeeCitationCount":"20","publicationNumber":"12"},{"_id":5008949,"paperCitations":{"ieee":[{"order":"1","displayText":"F.S. Cohen, Zhengwei Yang, Zhaohui Huang, J. Nianov, \"Automatic matching of homologous histological sections\", <i>Biomedical Engineering IEEE Transactions on</i>, vol. 45, no. 5, pp. 642-649, 1998.","links":{"documentLink":"/document/668755","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=668755","pdfSize":"189KB"},"title":"Automatic matching of homologous histological sections"},{"order":"2","displayText":"Jong Chul Ye, Y. Bresler, P. Moulin, \"Asymptotic global confidence regions in parametric shape estimation problems\", <i>Information Theory IEEE Transactions on</i>, vol. 46, no. 5, pp. 1881-1895, 2000.","links":{"documentLink":"/document/857798","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=857798","pdfSize":"457KB"},"title":"Asymptotic global confidence regions in parametric shape estimation problems"},{"order":"3","displayText":"Shen-Shu Xiong, Zhao-Ying Zhou, \"A complex nonlinear exponential autoregressive model approach to shape recognition using neural networks\", <i>Instrumentation and Measurement IEEE Transactions on</i>, vol. 49, no. 6, pp. 1298-1304, 2000.","links":{"documentLink":"/document/893274","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=893274","pdfSize":"120KB"},"title":"A complex nonlinear exponential autoregressive model approach to shape recognition using neural networks"},{"order":"4","displayText":"I.A. Mohammed, B.A.R. Al-Hashemy, M.A. Tawfik, \"A Fourier descriptor model of hysteresis loops for sinusoidal and distorted waveforms\", <i>Magnetics IEEE Transactions on</i>, vol. 33, no. 1, pp. 686-691, 1997.","links":{"documentLink":"/document/560098","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=560098","pdfSize":"479KB"},"title":"A Fourier descriptor model of hysteresis loops for sinusoidal and distorted waveforms"},{"order":"5","displayText":"V.H. Clarson, J.J. Liang, \"Mathematical classification of evoked potential waveforms\", <i>Systems Man and Cybernetics IEEE Transactions on</i>, vol. 19, no. 1, pp. 68-73, 1989.","links":{"documentLink":"/document/24532","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=24532","pdfSize":"635KB"},"title":"Mathematical classification of evoked potential waveforms"},{"order":"6","displayText":"Y.Y. Tang, C.Y. Suen, \"RPCT algorithm and its VLSI implementation\", <i>Systems Man and Cybernetics IEEE Transactions on</i>, vol. 24, no. 1, pp. 87-99, 1994.","links":{"documentLink":"/document/259688","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=259688","pdfSize":"1097KB"},"title":"RPCT algorithm and its VLSI implementation"},{"order":"7","displayText":"R. Tello, \"Fourier descriptors for computer graphics\", <i>Systems Man and Cybernetics IEEE Transactions on</i>, vol. 25, no. 5, pp. 861-865, 1995.","links":{"documentLink":"/document/376498","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=376498","pdfSize":"556KB"},"title":"Fourier descriptors for computer graphics"},{"order":"8","displayText":"Y. He, A. Kundu, \"2-D shape classification using hidden Markov model\", <i>Pattern Analysis and Machine Intelligence IEEE Transactions on</i>, vol. 13, no. 11, pp. 1172-1184, 1991.","links":{"documentLink":"/document/103276","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=103276","pdfSize":"1085KB"},"title":"2-D shape classification using hidden Markov model"},{"order":"9","displayText":"I. Sekita, T. Kurita, N. Otsu, \"Complex autoregressive model for shape recognition\", <i>Pattern Analysis and Machine Intelligence IEEE Transactions on</i>, vol. 14, no. 4, pp. 489-496, 1992.","links":{"documentLink":"/document/126809","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=126809","pdfSize":"639KB"},"title":"Complex autoregressive model for shape recognition"},{"order":"10","displayText":"J. Oliensis, \"Local reproducible smoothing without shrinkage\", <i>Pattern Analysis and Machine Intelligence IEEE Transactions on</i>, vol. 15, no. 3, pp. 307-312, 1993.","links":{"documentLink":"/document/204914","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=204914","pdfSize":"591KB"},"title":"Local reproducible smoothing without shrinkage"},{"order":"11","displayText":"Jin-Yinn Wang, F.S. Cohen, \"Part II: 3-D object recognition and shape estimation from image contours using B-splines shape invariant matching and neural network\", <i>Pattern Analysis and Machine Intelligence IEEE Transactions on</i>, vol. 16, no. 1, pp. 13-23, 1994.","links":{"documentLink":"/document/273720","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=273720","pdfSize":"1189KB"},"title":"Part II: 3-D object recognition and shape estimation from image contours using B-splines, shape invariant matching, and neural network"},{"order":"12","displayText":"F.S. Cohen, Jin-Yinn Wang, \"Part I: Modeling image curves using invariant 3-D object curve models/spl minus/a path to 3-D recognition and shape estimation from image contours\", <i>Pattern Analysis and Machine Intelligence IEEE Transactions on</i>, vol. 16, no. 1, pp. 1-12, 1994.","links":{"documentLink":"/document/273721","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=273721","pdfSize":"1040KB"},"title":"Part I: Modeling image curves using invariant 3-D object curve models/spl minus/a path to 3-D recognition and shape estimation from image contours"},{"order":"13","displayText":"R.K.K. Yip, P.K.S. Tam, D.N.K. Leung, \"Application of elliptic Fourier descriptors to symmetry detection under parallel projection\", <i>Pattern Analysis and Machine Intelligence IEEE Transactions on</i>, vol. 16, no. 3, pp. 277-286, 1994.","links":{"documentLink":"/document/276127","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=276127","pdfSize":"835KB"},"title":"Application of elliptic Fourier descriptors to symmetry detection under parallel projection"},{"order":"14","displayText":"R.C. Nelson, \"Finding line segments by stick growing\", <i>Pattern Analysis and Machine Intelligence IEEE Transactions on</i>, vol. 16, no. 5, pp. 519-523, 1994.","links":{"documentLink":"/document/291445","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=291445","pdfSize":"514KB"},"title":"Finding line segments by stick growing"},{"order":"15","displayText":"N. Katzir, M. Lindenbaum, M. Porat, \"Curve segmentation under partial occlusion\", <i>Pattern Analysis and Machine Intelligence IEEE Transactions on</i>, vol. 16, no. 5, pp. 513-519, 1994.","links":{"documentLink":"/document/291446","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=291446","pdfSize":"749KB"},"title":"Curve segmentation under partial occlusion"},{"order":"16","displayText":"G. Storvik, \"A Bayesian approach to dynamic contours through stochastic sampling and simulated annealing\", <i>Pattern Analysis and Machine Intelligence IEEE Transactions on</i>, vol. 16, no. 10, pp. 976-986, 1994.","links":{"documentLink":"/document/329011","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=329011","pdfSize":"1056KB"},"title":"A Bayesian approach to dynamic contours through stochastic sampling and simulated annealing"},{"order":"17","displayText":"B. Kartikeyan, A. Sarkar, \"Shape description by time series\", <i>Pattern Analysis and Machine Intelligence IEEE Transactions on</i>, vol. 11, no. 9, pp. 977-984, 1989.","links":{"documentLink":"/document/35501","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=35501","pdfSize":"733KB"},"title":"Shape description by time series"},{"order":"18","displayText":"H. Kauppinen, T. Seppanen, M. Pietikainen, \"An experimental comparison of autoregressive and Fourier-based descriptors in 2D shape classification\", <i>Pattern Analysis and Machine Intelligence IEEE Transactions on</i>, vol. 17, no. 2, pp. 201-207, 1995.","links":{"documentLink":"/document/368168","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=368168","pdfSize":"744KB"},"title":"An experimental comparison of autoregressive and Fourier-based descriptors in 2D shape classification"},{"order":"19","displayText":"J.W. Gorman, O.R. Mitchell, F.P. Kuhl, \"Partial shape recognition using dynamic programming\", <i>Pattern Analysis and Machine Intelligence IEEE Transactions on</i>, vol. 10, no. 2, pp. 257-266, 1988.","links":{"documentLink":"/document/3887","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=3887","pdfSize":"1062KB"},"title":"Partial shape recognition using dynamic programming"},{"order":"20","displayText":"M. Das, M.J. Paulik, N.K. Loh, \"A bivariate autoregressive technique for analysis and classification of planar shapes\", <i>Pattern Analysis and Machine Intelligence IEEE Transactions on</i>, vol. 12, no. 1, pp. 97-103, 1990.","links":{"documentLink":"/document/41389","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=41389","pdfSize":"730KB"},"title":"A bivariate autoregressive technique for analysis and classification of planar shapes"},{"order":"21","displayText":"I. Rothe, H. Susse, K. Voss, \"The method of normalization to determine invariants\", <i>Pattern Analysis and Machine Intelligence IEEE Transactions on</i>, vol. 18, no. 4, pp. 366-376, 1996.","links":{"documentLink":"/document/491618","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=491618","pdfSize":"1233KB"},"title":"The method of normalization to determine invariants"},{"order":"22","displayText":"A. Khotanzad, Y.H. Hong, \"Invariant image recognition by Zernike moments\", <i>Pattern Analysis and Machine Intelligence IEEE Transactions on</i>, vol. 12, no. 5, pp. 489-497, 1990.","links":{"documentLink":"/document/55109","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=55109","pdfSize":"915KB"},"title":"Invariant image recognition by Zernike moments"},{"order":"23","displayText":"K. Arbter, W.E. Snyder, H. Burkhardt, G. Hirzinger, \"Application of affine-invariant Fourier descriptors to recognition of 3-D objects\", <i>Pattern Analysis and Machine Intelligence IEEE Transactions on</i>, vol. 12, no. 7, pp. 640-647, 1990.","links":{"documentLink":"/document/56206","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=56206","pdfSize":"757KB"},"title":"Application of affine-invariant Fourier descriptors to recognition of 3-D objects"},{"order":"24","displayText":"T.B. Nguyen, B.J. Oommen, \"Moment-preserving piecewise linear approximations of signals and images\", <i>Pattern Analysis and Machine Intelligence IEEE Transactions on</i>, vol. 19, no. 1, pp. 84-91, 1997.","links":{"documentLink":"/document/566816","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=566816","pdfSize":"831KB"},"title":"Moment-preserving piecewise linear approximations of signals and images"},{"order":"25","displayText":"J. Xu, Y.-H. Yang, \"Generalized multidimensional orthogonal polynomials with applications to shape analysis\", <i>Pattern Analysis and Machine Intelligence IEEE Transactions on</i>, vol. 12, no. 9, pp. 906-913, 1990.","links":{"documentLink":"/document/57684","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=57684","pdfSize":"725KB"},"title":"Generalized multidimensional orthogonal polynomials with applications to shape analysis"},{"order":"26","displayText":"Quang Minh Tieng, W.W. Boles, \"Recognition of 2D object contours using the wavelet transform zero-crossing representation\", <i>Pattern Analysis and Machine Intelligence IEEE Transactions on</i>, vol. 19, no. 8, pp. 910-916, 1997.","links":{"documentLink":"/document/608294","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=608294","pdfSize":"735KB"},"title":"Recognition of 2D object contours using the wavelet transform zero-crossing representation"},{"order":"27","displayText":"J. Ben-Arie, D. Nandy, \"A volumetric/iconic frequency domain representation for objects with application for pose invariant face recognition\", <i>Pattern Analysis and Machine Intelligence IEEE Transactions on</i>, vol. 20, no. 5, pp. 449-457, 1998.","links":{"documentLink":"/document/682175","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=682175","pdfSize":"802KB"},"title":"A volumetric/iconic frequency domain representation for objects with application for pose invariant face recognition"},{"order":"28","displayText":"M.-F. Wu, H.-T. Sheu, \"Representation of 3D surfaces by two-variable Fourier descriptors\", <i>Pattern Analysis and Machine Intelligence IEEE Transactions on</i>, vol. 20, no. 8, pp. 858-863, 1998.","links":{"documentLink":"/document/709610","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=709610","pdfSize":"235KB"},"title":"Representation of 3D surfaces by two-variable Fourier descriptors"},{"order":"29","displayText":"H.J.A.M. Heijmans, A.V. Tuzikov, \"Similarity and symmetry measures for convex shapes using Minkowski addition\", <i>Pattern Analysis and Machine Intelligence IEEE Transactions on</i>, vol. 20, no. 9, pp. 980-993, 1998.","links":{"documentLink":"/document/713363","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=713363","pdfSize":"560KB"},"title":"Similarity and symmetry measures for convex shapes using Minkowski addition"},{"order":"30","displayText":"S. Belongie, J. Malik, J. Puzicha, \"Shape matching and object recognition using shape contexts\", <i>Pattern Analysis and Machine Intelligence IEEE Transactions on</i>, vol. 24, no. 4, pp. 509-522, 2002.","links":{"documentLink":"/document/993558","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=993558","pdfSize":"919KB"},"title":"Shape matching and object recognition using shape contexts"}],"nonIeee":[{"order":"1","displayText":"Teruyuki Kaneko, Tetsuo Sagara, Takashi Takeda, Ryuzo Takiyama, \"A digital curve recognition method applicable to non-singly connected curves\", <i>Systems and Computers in Japan</i>, vol. 31, pp. 24, 2000.","links":{"crossRefLink":"https://doi.org/10.1002/(SICI)1520-684X(200005)31:5<24::AID-SCJ3>3.0.CO;2-M"},"title":"A digital curve recognition method applicable to non-singly connected curves"},{"order":"2","displayText":"C. A. Glasbey, M. Berman, H. M. Hudson, <i>Encyclopedia of Biostatistics</i>, 2005.","links":{"crossRefLink":"https://doi.org/10.1002/0470011815.b2a07029"},"title":""},{"order":"3","displayText":"M. Hills, \"Anthropology Statistics in\" in <i>Encyclopedia of Statistical Sciences</i>, 2006.","links":{"crossRefLink":"https://doi.org/10.1002/0471667196.ess0050.pub2"},"title":"Anthropology, Statistics in"},{"order":"4","displayText":"Hans Op De Beeck, Rufin Vogels, \"Spatial sensitivity of macaque inferior temporal neurons\", <i>The Journal of Comparative Neurology</i>, vol. 426, pp. 505, 2000.","links":{"crossRefLink":"https://doi.org/10.1002/1096-9861(20001030)426:4<505::AID-CNE1>3.0.CO;2-M"},"title":"Spatial sensitivity of macaque inferior temporal neurons"},{"order":"5","displayText":"<i>Image Processing and Pattern Recognition</i>, pp. 397, 2010.","links":{"crossRefLink":"https://doi.org/10.1002/9780470590416.ch11"},"title":""},{"order":"6","displayText":"<i>Design for Embedded Image Processing on FPGAs</i>, pp. 441, 2011.","links":{"crossRefLink":"https://doi.org/10.1002/9780470828519.refs"},"title":""},{"order":"7","displayText":"<i>Advanced Biomedical Image Analysis</i>, pp. 276, 2010.","links":{"crossRefLink":"https://doi.org/10.1002/9780470872093.ch9"},"title":""},{"order":"8","displayText":"M. Hills, <i>Wiley StatsRef: Statistics Reference Online</i>, 2014.","links":{"crossRefLink":"https://doi.org/10.1002/9781118445112.stat03399"},"title":""},{"order":"9","displayText":"C. A. Glasbey, M. Berman, H. M. Hudson, <i>Wiley StatsRef: Statistics Reference Online</i>, 2014.","links":{"crossRefLink":"https://doi.org/10.1002/9781118445112.stat05069"},"title":""},{"order":"10","displayText":"<i>Mixed Models</i>, pp. 681, 2013.","links":{"crossRefLink":"https://doi.org/10.1002/9781118651537.refs"},"title":""},{"order":"11","displayText":"<i>2D and 3D Image Analysis by Moments</i>, pp. 8, 2016.","links":{"crossRefLink":"https://doi.org/10.1002/9781119039402.ch2"},"title":""},{"order":"12","displayText":"<i>Statistical Shape Analysis, with Applications in R</i>, pp. 407, 2016.","links":{"crossRefLink":"https://doi.org/10.1002/9781119072492.refs"},"title":""},{"order":"13","displayText":"<i>Statistics for Spatial Data</i>, pp. 803, 2015.","links":{"crossRefLink":"https://doi.org/10.1002/9781119115151.refs"},"title":""},{"order":"14","displayText":"Pete E. Lestrel, \"Method for analyzing complex two-dimensional forms: Elliptical Fourier functions\", <i>American Journal of Human Biology</i>, vol. 1, pp. 149, 1989.","links":{"crossRefLink":"https://doi.org/10.1002/ajhb.1310010204"},"title":"Method for analyzing complex two-dimensional forms: Elliptical Fourier functions"},{"order":"15","displayText":"Lap Ki Chan, \"The range of passive arm circumduction in primates: Do hominoids really have more mobile shoulders?\", <i>American Journal of Physical Anthropology</i>, vol. 136, pp. 265, 2008.","links":{"crossRefLink":"https://doi.org/10.1002/ajpa.20800"},"title":"The range of passive arm circumduction in primates: Do hominoids really have more mobile shoulders?"},{"order":"16","displayText":"Fabian J. E. Telschow, Stephan F. Huckemann, Michael Pierrynowski, \"Asymptotics for Object Descriptors\", <i>Biometrical Journal</i>, vol. 56, pp. 781, 2014.","links":{"crossRefLink":"https://doi.org/10.1002/bimj.201300206"},"title":"Asymptotics for Object Descriptors"},{"order":"17","displayText":"Ximo Gual-Arnau, M. Victoria Ib\u00e1\u00f1ez, Amelia Sim\u00f3, \"A new extrinsic sample mean in the shape space with applications to the boundaries of anatomical structures\", <i>Biometrical Journal</i>, vol. 57, pp. 502, 2015.","links":{"crossRefLink":"https://doi.org/10.1002/bimj.201400097"},"title":"A new extrinsic sample mean in the shape space with applications to the boundaries of anatomical structures"},{"order":"18","displayText":"Rebecca Y. Kartzinel, Daniel Spalink, Donald M. Waller, Thomas J. Givnish, \"Divergence and isolation of cryptic sympatric taxa within the annual legume Amphicarpaea bracteata\", <i>Ecology and Evolution</i>, 2016.","links":{"crossRefLink":"https://doi.org/10.1002/ece3.2134"},"title":"Divergence and isolation of cryptic sympatric taxa within the annual legume Amphicarpaea bracteata"},{"order":"19","displayText":"Laura A. B. Wilson, Marco Colombo, Reinhold Hanel, Walter Salzburger, Marcelo R. S\u00e1nchez-Villagra, \"Ecomorphological disparity in an adaptive radiation: opercular bone shape and stable isotopes in Antarctic icefishes\", <i>Ecology and Evolution</i>, vol. 3, pp. 3166, 2013.","links":{"crossRefLink":"https://doi.org/10.1002/ece3.708"},"title":"Ecomorphological disparity in an adaptive radiation: opercular bone shape and stable isotopes in Antarctic icefishes"},{"order":"20","displayText":"Yoshinori Uesaka, \"A new fourier descriptor applicable to open curves\", <i>Electronics and Communications in Japan (Part I: Communications)</i>, vol. 67, pp. 1, 1984.","links":{"crossRefLink":"https://doi.org/10.1002/ecja.4400670802"},"title":"A new fourier descriptor applicable to open curves"},{"order":"21","displayText":"Leon-Paul W. Niemel, Ramjee Prasad, \"A novel description of handwritten characters for use with generalised fourier descriptors\", <i>European Transactions on Telecommunications</i>, vol. 3, pp. 455, 1992.","links":{"crossRefLink":"https://doi.org/10.1002/ett.4460030506"},"title":"A novel description of handwritten characters for use with generalised fourier descriptors"},{"order":"22","displayText":"Leon-Paul W. Niemel, Ramjee Prasad, \"An improved character description method based on generalized fourier descriptors\", <i>European Transactions on Telecommunications</i>, vol. 5, pp. 371, 2010.","links":{"crossRefLink":"https://doi.org/10.1002/ett.4460050311"},"title":"An improved character description method based on generalized fourier descriptors"},{"order":"23","displayText":"A. M. Gambaruto, D. J. Taylor, D. J. Doorly, \"Modelling nasal airflow using a Fourier descriptor representation of geometry\", <i>International Journal for Numerical Methods in Fluids</i>, vol. 59, pp. 1259, 2009.","links":{"crossRefLink":"https://doi.org/10.1002/fld.1866"},"title":"Modelling nasal airflow using a Fourier descriptor representation of geometry"},{"order":"24","displayText":"P. Messmer, G. Long, N. Suhm, P. Regazzoni, A.L. Jacob, \"Volumetric model determination of the tibia based on 2D radiographs using a 2D/3D database\", <i>Computer Aided Surgery</i>, vol. 6, pp. 183, 2001.","links":{"crossRefLink":"https://doi.org/10.1002/igs.10009"},"title":"Volumetric model determination of the tibia based on 2D radiographs using a 2D/3D database"},{"order":"25","displayText":"Thomas S. Ray, \"METAMORPHOSIS IN THE ARACEAE\", <i>American Journal of Botany</i>, vol. 77, pp. 1599, 1990.","links":{"crossRefLink":"https://doi.org/10.1002/j.1537-2197.1990.tb11400.x"},"title":"METAMORPHOSIS IN THE ARACEAE"},{"order":"26","displayText":"Thomas S. Ray, \"LANDMARK EIGENSHAPE ANALYSIS: HOMOLOGOUS CONTOURS: LEAF SHAPE IN SYNGONIUM (ARACEAE)\", <i>American Journal of Botany</i>, vol. 79, pp. 69, 1992.","links":{"crossRefLink":"https://doi.org/10.1002/j.1537-2197.1992.tb12625.x"},"title":"LANDMARK EIGENSHAPE ANALYSIS: HOMOLOGOUS CONTOURS: LEAF SHAPE IN SYNGONIUM (ARACEAE)"},{"order":"27","displayText":"Dominique Ponton, \"Is geometric morphometrics efficient for comparing otolith shape of different fish species?\", <i>Journal of Morphology</i>, vol. 267, pp. 750, 2006.","links":{"crossRefLink":"https://doi.org/10.1002/jmor.10439"},"title":"Is geometric morphometrics efficient for comparing otolith shape of different fish species?"},{"order":"28","displayText":"N. D. Mankame, G. K. Ananthasuresh, \"Synthesis of contact-aided compliant mechanisms for non-smooth path generation\", <i>International Journal for Numerical Methods in Engineering</i>, vol. 69, pp. 2564, 2007.","links":{"crossRefLink":"https://doi.org/10.1002/nme.1861"},"title":"Synthesis of contact-aided compliant mechanisms for non-smooth path generation"},{"order":"29","displayText":"Nigel N. Clark, Harvey Diamond, Gregory Gelles, Brigitte Bocoum, Thomas P. Meloy, \"Polygonal Harmonics of Silhouettes: Shape analysis\", <i>Particle and Particle Systems Characterization</i>, vol. 4, pp. 38, 1987.","links":{"crossRefLink":"https://doi.org/10.1002/ppsc.19870040108"},"title":"Polygonal Harmonics of Silhouettes: Shape analysis"},{"order":"30","displayText":" Paramanand, P. Ramakrishnan, \"Regeneration of Form by Fourier Technique and its Application in Powder Characterization\", <i>Particle and Particle Systems Characterization</i>, vol. 5, pp. 179, 1988.","links":{"crossRefLink":"https://doi.org/10.1002/ppsc.19880050405"},"title":"Regeneration of Form by Fourier Technique and its Application in Powder Characterization"}]},"formulaStrippedArticleTitle":"Fourier Descriptors for Plane Closed Curves","nonIeeeCitationCount":"827","contentTypeDisplay":"Journals","patentCitationCount":"8","mlTime":"PT0.864414S","lastupdate":"2021-10-21","title":"Fourier Descriptors for Plane Closed Curves","contentType":"periodicals","ieeeCitationCount":"430","publicationNumber":"12"},{"_id":5008974,"paperCitations":{"ieee":[{"order":"1","displayText":"N. Mohanty, \"Spread Spectrum and Time Division Multiple Access Satellite Communications\", <i>Communications IEEE Transactions on</i>, vol. 25, no. 8, pp. 810-815, 1977.","links":{"documentLink":"/document/1093900","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=1093900","pdfSize":"655KB"},"title":"Spread Spectrum and Time Division Multiple Access Satellite Communications"}]},"formulaStrippedArticleTitle":"Pseudonoise with Arbitrary Amplitude Distribution--Part II: Hardware Implementation","nonIeeeCitationCount":"0","contentTypeDisplay":"Journals","patentCitationCount":"0","mlTime":"PT0.03752S","lastupdate":"2021-10-05","title":"Pseudonoise with Arbitrary Amplitude Distribution--Part II: Hardware Implementation","contentType":"periodicals","ieeeCitationCount":"1","publicationNumber":"12"},{"_id":5008975,"paperCitations":{"ieee":[{"order":"1","displayText":"Chi Sing Leung, \"Optimum learning for bidirectional associative memory in the sense of capacity\", <i>Systems Man and Cybernetics IEEE Transactions on</i>, vol. 24, no. 5, pp. 791-796, 1994.","links":{"documentLink":"/document/293495","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=293495","pdfSize":"596KB"},"title":"Optimum learning for bidirectional associative memory in the sense of capacity"},{"order":"2","displayText":"Y. Kosugi, \"Efficiency comparison of associative memories using BSC model\", <i>Systems Man and Cybernetics IEEE Transactions on</i>, vol. 19, no. 5, pp. 974-979, 1989.","links":{"documentLink":"/document/44012","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=44012","pdfSize":"656KB"},"title":"Efficiency comparison of associative memories using BSC model"},{"order":"3","displayText":"K. Murakami, T. Aibara, \"Least squares associative memory and a theoretical comparison of its performance\", <i>Systems Man and Cybernetics IEEE Transactions on</i>, vol. 19, no. 5, pp. 1230-1234, 1989.","links":{"documentLink":"/document/44041","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=44041","pdfSize":"575KB"},"title":"Least squares associative memory and a theoretical comparison of its performance"},{"order":"4","displayText":"Chi-Sing Leung, Lai-Wan Chan, E. Lai, \"Stability capacity and statistical dynamics of second-order bidirectional associative memory\", <i>Systems Man and Cybernetics IEEE Transactions on</i>, vol. 25, no. 10, pp. 1414-1424, 1995.","links":{"documentLink":"/document/464439","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=464439","pdfSize":"891KB"},"title":"Stability, capacity, and statistical dynamics of second-order bidirectional associative memory"},{"order":"5","displayText":"N. Ikeda, T. Torioka, \"A model of associative memory based on adaptive feature-detecting cells\", <i>Systems Man and Cybernetics IEEE Transactions on</i>, vol. 20, no. 2, pp. 436-443, 1990.","links":{"documentLink":"/document/52553","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=52553","pdfSize":"782KB"},"title":"A model of associative memory based on adaptive feature-detecting cells"},{"order":"6","displayText":"P.K. Simpson, \"Higher-ordered and intraconnected bidirectional associative memories\", <i>Systems Man and Cybernetics IEEE Transactions on</i>, vol. 20, no. 3, pp. 637-653, 1990.","links":{"documentLink":"/document/57276","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=57276","pdfSize":"1266KB"},"title":"Higher-ordered and intraconnected bidirectional associative memories"},{"order":"7","displayText":"B. Kosko, \"Bidirectional associative memories\", <i>Systems Man and Cybernetics IEEE Transactions on</i>, vol. 18, no. 1, pp. 49-60, 1988.","links":{"documentLink":"/document/87054","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=87054","pdfSize":"1266KB"},"title":"Bidirectional associative memories"},{"order":"8","displayText":"P.E. Keller, L.J. Kangas, G.L. Troyer, S. Hashem, R.T. Kouzes, \"Nuclear spectral analysis via artificial neural networks for waste handling\", <i>Nuclear Science IEEE Transactions on</i>, vol. 42, no. 4, pp. 709-715, 1995.","links":{"documentLink":"/document/467888","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=467888","pdfSize":"730KB"},"title":"Nuclear spectral analysis via artificial neural networks for waste handling"},{"order":"9","displayText":"K.J. Raghunath, V. Cherkassky, \"Noise performance of linear associative memories\", <i>Pattern Analysis and Machine Intelligence IEEE Transactions on</i>, vol. 16, no. 7, pp. 757-765, 1994.","links":{"documentLink":"/document/297959","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=297959","pdfSize":"864KB"},"title":"Noise performance of linear associative memories"},{"order":"10","displayText":"Haryono, R. Sadananda, H.N. Phien, \"Orthogonal schemes for bidirectional associative memories\", <i>Systems Man and Cybernetics Part B: Cybernetics IEEE Transactions on</i>, vol. 27, no. 3, pp. 543-551, 1997.","links":{"documentLink":"/document/584962","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=584962","pdfSize":"309KB"},"title":"Orthogonal schemes for bidirectional associative memories"},{"order":"11","displayText":"Yingquan Wu, S.N. Batalama, \"Improved one-shot learning for feedforward associative memories with application to composite pattern association\", <i>Systems Man and Cybernetics Part B: Cybernetics IEEE Transactions on</i>, vol. 31, no. 1, pp. 119-125, 2001.","links":{"documentLink":"/document/907570","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=907570","pdfSize":"254KB"},"title":"Improved one-shot learning for feedforward associative memories with application to composite pattern association"},{"order":"12","displayText":"A. Pomi, E. Mizraji, \"A cognitive architecture that solves a problem stated by Minsky\", <i>Systems Man and Cybernetics Part B: Cybernetics IEEE Transactions on</i>, vol. 31, no. 5, pp. 729-734, 2001.","links":{"documentLink":"/document/956034","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=956034","pdfSize":"144KB"},"title":"A cognitive architecture that solves a problem stated by Minsky"},{"order":"13","displayText":"J. Van der Spiegel, P. Mueller, D. Blackman, P. Chance, C. Donham, R. Etienne-Cummings, P. Kinget, \"An analog neural computer with modular architecture for real-time dynamic computations\", <i>Solid-State Circuits IEEE Journal of</i>, vol. 27, no. 1, pp. 82-92, 1992.","links":{"documentLink":"/document/109559","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=109559","pdfSize":"1237KB"},"title":"An analog neural computer with modular architecture for real-time dynamic computations"},{"order":"14","displayText":"Y. Arima, K. Mashiko, K. Okada, T. Yamada, A. Maeda, H. Notani, H. Kondoh, S. Kayano, \"A 336-neuron 28 K-synapse self-learning neural network chip with branch-neuron-unit architecture\", <i>Solid-State Circuits IEEE Journal of</i>, vol. 26, no. 11, pp. 1637-1644, 1991.","links":{"documentLink":"/document/98984","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=98984","pdfSize":"936KB"},"title":"A 336-neuron, 28 K-synapse, self-learning neural network chip with branch-neuron-unit architecture"},{"order":"15","displayText":"S.-i. Amari, \"Mathematical foundations of neurocomputing\", <i>Proceedings of the IEEE</i>, vol. 78, no. 9, pp. 1443-1463, 1990.","links":{"documentLink":"/document/58324","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=58324","pdfSize":"1762KB"},"title":"Mathematical foundations of neurocomputing"},{"order":"16","displayText":"J.A. Anderson, M.T. Gately, P.A. Penz, D.R. Collins, \"Radar signal categorization using a neural network\", <i>Proceedings of the IEEE</i>, vol. 78, no. 10, pp. 1646-1657, 1990.","links":{"documentLink":"/document/58358","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=58358","pdfSize":"1129KB"},"title":"Radar signal categorization using a neural network"},{"order":"17","displayText":"S.-Y. King, J.-N. Hwang, \"Neural network architectures for robotic applications\", <i>Robotics and Automation IEEE Transactions on</i>, vol. 5, no. 5, pp. 641-657, 1989.","links":{"documentLink":"/document/88082","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=88082","pdfSize":"1486KB"},"title":"Neural network architectures for robotic applications"},{"order":"18","displayText":"P. Shi, R.K. Ward, \"OSNet: a neural network implementation of order statistic filters\", <i>Neural Networks IEEE Transactions on</i>, vol. 4, no. 2, pp. 234-241, 1993.","links":{"documentLink":"/document/207611","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=207611","pdfSize":"756KB"},"title":"OSNet: a neural network implementation of order statistic filters"},{"order":"19","displayText":"W.-J. Wang, D.-L. Lee, \"A modified bidirectional decoding strategy based on the BAM structure\", <i>Neural Networks IEEE Transactions on</i>, vol. 4, no. 4, pp. 710-717, 1993.","links":{"documentLink":"/document/238325","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=238325","pdfSize":"585KB"},"title":"A modified bidirectional decoding strategy based on the BAM structure"},{"order":"20","displayText":"B. Hunt, M.S. Nadar, P. Keller, E. VonColln, A. Goyal, \"Synthesis of a nonrecurrent associative memory model based on a nonlinear transformation in the spectral domain\", <i>Neural Networks IEEE Transactions on</i>, vol. 4, no. 5, pp. 873-878, 1993.","links":{"documentLink":"/document/248464","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=248464","pdfSize":"566KB"},"title":"Synthesis of a nonrecurrent associative memory model based on a nonlinear transformation in the spectral domain"},{"order":"21","displayText":"Heekuck Oh, S.C. Kothari, \"Adaptation of the relaxation method for learning in bidirectional associative memory\", <i>Neural Networks IEEE Transactions on</i>, vol. 5, no. 4, pp. 576-583, 1994.","links":{"documentLink":"/document/298227","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=298227","pdfSize":"800KB"},"title":"Adaptation of the relaxation method for learning in bidirectional associative memory"},{"order":"22","displayText":"Qing Ma, \"Adaptive associative memories capable of pattern segmentation\", <i>Neural Networks IEEE Transactions on</i>, vol. 7, no. 6, pp. 1439-1449, 1996.","links":{"documentLink":"/document/548171","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=548171","pdfSize":"1138KB"},"title":"Adaptive associative memories capable of pattern segmentation"},{"order":"23","displayText":"Chi-Sing Leung, Lai-Wan Chan, E.M.K. Lai, \"Stability and statistical properties of second-order bidirectional associative memory\", <i>Neural Networks IEEE Transactions on</i>, vol. 8, no. 2, pp. 267-277, 1997.","links":{"documentLink":"/document/557664","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=557664","pdfSize":"527KB"},"title":"Stability and statistical properties of second-order bidirectional associative memory"},{"order":"24","displayText":"S.M.R. Hasan, Ng Kang Siong, \"A parallel processing VLSI BAM engine\", <i>Neural Networks IEEE Transactions on</i>, vol. 8, no. 2, pp. 424-436, 1997.","links":{"documentLink":"/document/557697","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=557697","pdfSize":"741KB"},"title":"A parallel processing VLSI BAM engine"},{"order":"25","displayText":"F.T. Sommer, P. Dayan, \"Bayesian retrieval in associative memories with storage errors\", <i>Neural Networks IEEE Transactions on</i>, vol. 9, no. 4, pp. 705-713, 1998.","links":{"documentLink":"/document/701183","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=701183","pdfSize":"251KB"},"title":"Bayesian retrieval in associative memories with storage errors"},{"order":"26","displayText":"H. Kakeya, Y. Okabe, \"Selective retrieval of memory and concept sequences through neuro-windows\", <i>Neural Networks IEEE Transactions on</i>, vol. 10, no. 1, pp. 182-185, 1999.","links":{"documentLink":"/document/737505","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=737505","pdfSize":"137KB"},"title":"Selective retrieval of memory and concept sequences through neuro-windows"},{"order":"27","displayText":"Y.-F. Wang, J.B. Cruz, J.H. Mulligan, \"Two coding strategies for bidirectional associative memory\", <i>Neural Networks IEEE Transactions on</i>, vol. 1, no. 1, pp. 81-92, 1990.","links":{"documentLink":"/document/80207","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=80207","pdfSize":"766KB"},"title":"Two coding strategies for bidirectional associative memory"},{"order":"28","displayText":"S.I. Gallant, \"Perceptron-based learning algorithms\", <i>Neural Networks IEEE Transactions on</i>, vol. 1, no. 2, pp. 179-191, 1990.","links":{"documentLink":"/document/80230","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=80230","pdfSize":"1113KB"},"title":"Perceptron-based learning algorithms"},{"order":"29","displayText":"T.-D. Chiueh, R.M. Goodman, \"Recurrent correlation associative memories\", <i>Neural Networks IEEE Transactions on</i>, vol. 2, no. 2, pp. 275-284, 1991.","links":{"documentLink":"/document/80338","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=80338","pdfSize":"721KB"},"title":"Recurrent correlation associative memories"},{"order":"30","displayText":"Yingquan Wu, D.A. Pados, \"A feedforward bidirectional associative memory\", <i>Neural Networks IEEE Transactions on</i>, vol. 11, no. 4, pp. 859-866, 2000.","links":{"documentLink":"/document/857767","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=857767","pdfSize":"243KB"},"title":"A feedforward bidirectional associative memory"}],"nonIeee":[{"order":"1","displayText":"Wael El-Deredy, \"Pattern recognition approaches in biomedical and clinical magnetic resonance spectroscopy: a review\", <i>NMR in Biomedicine</i>, vol. 10, pp. 99, 1997.","links":{"crossRefLink":"https://doi.org/10.1002/(SICI)1099-1492(199705)10:3<99::AID-NBM461>3.0.CO;2-#"},"title":"Pattern recognition approaches in biomedical and clinical magnetic resonance spectroscopy: a review"},{"order":"2","displayText":"Masaki Kawamura, Yuzo Hirai, \"Storage capacity analysis of a model of human associative processing (HASP)\", <i>Systems and Computers in Japan</i>, vol. 28, pp. 24, 1997.","links":{"crossRefLink":"https://doi.org/10.1002/(SICI)1520-684X(199701)28:1<24::AID-SCJ3>3.0.CO;2-U"},"title":"Storage capacity analysis of a model of human associative processing (HASP)"},{"order":"3","displayText":"Toshiki Kindo, \"A geometrical analysis of the dynamics of associative memory\", <i>Systems and Computers in Japan</i>, vol. 28, pp. 68, 1997.","links":{"crossRefLink":"https://doi.org/10.1002/(SICI)1520-684X(199705)28:5<68::AID-SCJ8>3.0.CO;2-M"},"title":"A geometrical analysis of the dynamics of associative memory"},{"order":"4","displayText":"Jure Zupan, \"Neural Networks in Chemistry\" in <i>Encyclopedia of Computational Chemistry</i>, 2002.","links":{"crossRefLink":"https://doi.org/10.1002/0470845015.cna002"},"title":"Neural Networks in Chemistry"},{"order":"5","displayText":"H. S. Abdel-Aty-Zohdy, M. A. Zohdy, <i>Wiley Encyclopedia of Electrical and Electronics Engineering</i>, 1999.","links":{"crossRefLink":"https://doi.org/10.1002/047134608X.W5114"},"title":""},{"order":"6","displayText":"Jure Zupan, <i>Handbook of Chemoinformatics</i>, pp. 1167, 2008.","links":{"crossRefLink":"https://doi.org/10.1002/9783527618279.ch39e"},"title":""},{"order":"7","displayText":"Johann Gasteiger, Jure Zupan, \"Neuronale Netze in der Chemie\", <i>Angewandte Chemie</i>, vol. 105, pp. 510, 1993.","links":{"crossRefLink":"https://doi.org/10.1002/ange.19931050405"},"title":"Neuronale Netze in der Chemie"},{"order":"8","displayText":"Atsunobu Ichikawa, Shuichi Kurogi, \"Expanded high-order correlation matrix associative memory\", <i>Electronics and Communications in Japan (Part I Communications)</i>, vol. 66, pp. 1, 1983.","links":{"crossRefLink":"https://doi.org/10.1002/ecja.4400660202"},"title":"Expanded high-order correlation matrix associative memory"},{"order":"9","displayText":"Kunihiko Fukushima, \"A hierarchical neural network model for associative memory\", <i>Electronics and Communications in Japan (Part I Communications)</i>, vol. 66, pp. 43, 1983.","links":{"crossRefLink":"https://doi.org/10.1002/ecja.4400661207"},"title":"A hierarchical neural network model for associative memory"},{"order":"10","displayText":"Kenji Murakami, Masanori Izumida, Tsunehiro Aibara, \"Two-stepped association procedure and its application to reduction of memory areas of associative memory\", <i>Electronics and Communications in Japan (Part I: Communications)</i>, vol. 68, pp. 20, 1985.","links":{"crossRefLink":"https://doi.org/10.1002/ecja.4410680803"},"title":"Two-stepped association procedure and its application to reduction of memory areas of associative memory"},{"order":"11","displayText":"Kenji Murakami, Tsunehiro Aibara, \"Improvement of noise attenuation of autoassociative memory using two-stepped association procedure\", <i>Electronics and Communications in Japan (Part I: Communications)</i>, vol. 69, pp. 20, 1986.","links":{"crossRefLink":"https://doi.org/10.1002/ecja.4410691003"},"title":"Improvement of noise attenuation of autoassociative memory using two-stepped association procedure"},{"order":"12","displayText":"Mikio Oda, Hiromi Miyajima, \"Autocorrelation associative memory using refractory period of neurons\", <i>Electronics and Communications in Japan (Part II: Electronics)</i>, vol. 87, pp. 41, 2004.","links":{"crossRefLink":"https://doi.org/10.1002/ecjb.20107"},"title":"Autocorrelation associative memory using refractory period of neurons"},{"order":"13","displayText":"Hikaru Mizutani, \"An effective weighting method for hopfield neural networks\", <i>Electronics and Communications in Japan (Part III Fundamental Electronic Science)</i>, vol. 76, pp. 28, 1993.","links":{"crossRefLink":"https://doi.org/10.1002/ecjc.4430760603"},"title":"An effective weighting method for hopfield neural networks"},{"order":"14","displayText":"Carlo Moneta, Gianni Vernazza, Rodolfo Zunino, \"On the need for integrated approaches to image understanding\", <i>European Transactions on Telecommunications</i>, vol. 3, pp. 465, 1992.","links":{"crossRefLink":"https://doi.org/10.1002/ett.4460030507"},"title":"On the need for integrated approaches to image understanding"},{"order":"15","displayText":"Eduardo Mizraji, \"The Operators of Vector Logic\", <i>Mathematical Logic Quarterly</i>, vol. 42, pp. 27, 1996.","links":{"crossRefLink":"https://doi.org/10.1002/malq.19960420104"},"title":"The Operators of Vector Logic"},{"order":"16","displayText":"Teuvo Kohonen, \"Self-organization memorization and associative recall of sensory information by brain-like adaptive networks\", <i>International Journal of Quantum Chemistry</i>, vol. 30, pp. 209, 2009.","links":{"crossRefLink":"https://doi.org/10.1002/qua.560300821"},"title":"Self-organization, memorization, and associative recall of sensory information by brain-like adaptive networks"},{"order":"17","displayText":"Kunihiko Fukushima, \"A neural network model for the mechanism of selective attention in visual pattern recognition\", <i>Systems and Computers in Japan</i>, vol. 18, pp. 102, 1987.","links":{"crossRefLink":"https://doi.org/10.1002/scj.4690180110"},"title":"A neural network model for the mechanism of selective attention in visual pattern recognition"},{"order":"18","displayText":"Kenji Murakami, Yasuhiro Yamajo, Tsunehiro Aibara, \"Construction of associative memory from incomplete memorized information using space reduction method\", <i>Systems and Computers in Japan</i>, vol. 20, pp. 52, 1989.","links":{"crossRefLink":"https://doi.org/10.1002/scj.4690200205"},"title":"Construction of associative memory from incomplete memorized information using space reduction method"},{"order":"19","displayText":"Itsuo Kumazawa Member, \"Effectiveness of making internal representations redundant in neural networks for solving optimization problems\", <i>Systems and Computers in Japan</i>, vol. 21, pp. 89, 1990.","links":{"crossRefLink":"https://doi.org/10.1002/scj.4690210809"},"title":"Effectiveness of making internal representations redundant in neural networks for solving optimization problems"},{"order":"20","displayText":"Kenji Murakami, Masanori Izumida, Hirochika Takechi, \"Selection and consolidation of memorized information for distributed associative memories\", <i>Systems and Computers in Japan</i>, vol. 26, pp. 98, 1995.","links":{"crossRefLink":"https://doi.org/10.1002/scj.4690260210"},"title":"Selection and consolidation of memorized information for distributed associative memories"},{"order":"21","displayText":"Chuck P. Lam, <i>Intelligent Techniques for Web Personalization</i>, vol. 3169, pp. 153, 2005.","links":{"crossRefLink":"https://doi.org/10.1007/11577935_8"},"title":""},{"order":"22","displayText":"Michael E. Hasselmo, James R. Hinman, <i>Neuroscience in the 21st Century</i>, pp. 1, 2016.","links":{"crossRefLink":"https://doi.org/10.1007/978-1-4614-6434-1_175-1"},"title":""},{"order":"23","displayText":"Michael E. Hasselmo, James R. Hinman, <i>Neuroscience in the 21st Century</i>, pp. 3081, 2016.","links":{"crossRefLink":"https://doi.org/10.1007/978-1-4939-3474-4_175"},"title":""},{"order":"24","displayText":"Scott Krig, <i>Computer Vision Metrics</i>, pp. 375, 2016.","links":{"crossRefLink":"https://doi.org/10.1007/978-3-319-33762-3_10"},"title":""},{"order":"25","displayText":"Scott Krig, <i>Computer Vision Metrics</i>, pp. 35, 2016.","links":{"crossRefLink":"https://doi.org/10.1007/978-3-319-33762-3_2"},"title":""},{"order":"26","displayText":"Scott Krig, <i>Computer Vision Metrics</i>, pp. 75, 2016.","links":{"crossRefLink":"https://doi.org/10.1007/978-3-319-33762-3_3"},"title":""},{"order":"27","displayText":"Scott Krig, <i>Computer Vision Metrics</i>, pp. 115, 2016.","links":{"crossRefLink":"https://doi.org/10.1007/978-3-319-33762-3_4"},"title":""},{"order":"28","displayText":"Scott Krig, <i>Computer Vision Metrics</i>, pp. 167, 2016.","links":{"crossRefLink":"https://doi.org/10.1007/978-3-319-33762-3_5"},"title":""},{"order":"29","displayText":"Scott Krig, <i>Computer Vision Metrics</i>, pp. 187, 2016.","links":{"crossRefLink":"https://doi.org/10.1007/978-3-319-33762-3_6"},"title":""},{"order":"30","displayText":"Scott Krig, <i>Computer Vision Metrics</i>, pp. 247, 2016.","links":{"crossRefLink":"https://doi.org/10.1007/978-3-319-33762-3_7"},"title":""}]},"formulaStrippedArticleTitle":"Correlation Matrix Memories","nonIeeeCitationCount":"388","contentTypeDisplay":"Journals","patentCitationCount":"3","mlTime":"PT0.758337S","lastupdate":"2021-10-05","title":"Correlation Matrix Memories","contentType":"periodicals","ieeeCitationCount":"176","publicationNumber":"12"},{"_id":5008977,"paperCitations":{"ieee":[{"order":"1","displayText":"L. Siegel, \"Highly parallel architectures and algorithms for speech analysis\", <i>Acoustics Speech and Signal Processing IEEE International Conference on ICASSP '84.</i>, vol. 9, pp. 331-334, 1984.","links":{"documentLink":"/document/1172513","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=1172513","pdfSize":"142KB"},"title":"Highly parallel architectures and algorithms for speech analysis"},{"order":"2","displayText":"C. Lu, M. An, Z. Qian, R. Tolimieri, \"A hybrid parallel M-D FFT algorithm without interprocessor communication\", <i>Acoustics Speech and Signal Processing 1993. ICASSP-93. 1993 IEEE International Conference on</i>, vol. 3, pp. 281-284 vol.3, 1993.","links":{"documentLink":"/document/319490","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=319490","pdfSize":"291KB"},"title":"A hybrid parallel M-D FFT algorithm without interprocessor communication"},{"order":"3","displayText":"Y. Wallach, A. Shimor, \"Alternating sequential-parallel versions of FFT\", <i>Acoustics Speech and Signal Processing IEEE Transactions on</i>, vol. 28, no. 2, pp. 236-242, 1980.","links":{"documentLink":"/document/1163366","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=1163366","pdfSize":"662KB"},"title":"Alternating sequential-parallel versions of FFT"},{"order":"4","displayText":"F. Mintzer, \"Parallel and cascade microprocessor implementations for digital signal processing\", <i>Acoustics Speech and Signal Processing IEEE Transactions on</i>, vol. 29, no. 5, pp. 1018-1027, 1981.","links":{"documentLink":"/document/1163677","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=1163677","pdfSize":"1250KB"},"title":"Parallel and cascade microprocessor implementations for digital signal processing"},{"order":"5","displayText":"L.N. Bhuyan, D.P. Agarval, \"Performance Analysis of FFT Algorithms on Multiprocessor Systems\", <i>Software Engineering IEEE Transactions on</i>, vol. SE-9, no. 4, pp. 512-521, 1983.","links":{"documentLink":"/document/1703084","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=1703084","pdfSize":"4150KB"},"title":"Performance Analysis of FFT Algorithms on Multiprocessor Systems"}],"nonIeee":[{"order":"1","displayText":"M. G. Sceats, G. C. Morris, \"Optical parameters from reflectance data. A new and versatile approach\", <i>Physica Status Solidi (a)</i>, vol. 14, pp. 643, 1972.","links":{"crossRefLink":"https://doi.org/10.1002/pssa.2210140233"},"title":"Optical parameters from reflectance data. A new and versatile approach"},{"order":"2","displayText":"Omer Cetin, Selcuk Keskin, Taskin Kocak, \"Real-Time FFT Computation Using GPGPU for OFDM-Based Systems\", <i>Circuits, Systems, and Signal Processing</i>, vol. 35, pp. 1021, 2016.","links":{"crossRefLink":"https://doi.org/10.1007/s00034-015-0106-5"},"title":"Real-Time FFT Computation Using GPGPU for OFDM-Based Systems"},{"order":"3","displayText":"Leah H. Jamieson, Philip T. Mueller, Howard Jay Siegel, \"FFT algorithms for SIMD parallel processing systems\", <i>Journal of Parallel and Distributed Computing</i>, vol. 3, pp. 48, 1986.","links":{"crossRefLink":"https://doi.org/10.1016/0743-7315(86)90027-4"},"title":"FFT algorithms for SIMD parallel processing systems"},{"order":"4","displayText":"F.E. Cellier, <i>Concise Encyclopedia of Modelling & Simulation</i>, pp. 313, 1992.","links":{"crossRefLink":"https://doi.org/10.1016/B978-0-08-036201-4.50118-1"},"title":""},{"order":"5","displayText":"Cheng Yang, Weidong Bao, Xiaomin Zhu, Ji Wang, Wenhua Xiao, <i>Algorithms and Architectures for Parallel Processing</i>, vol. 11336, pp. 293, 2018.","links":{"crossRefLink":"https://doi.org/10.1007/978-3-030-05057-3_24"},"title":""},{"order":"6","displayText":"Richard Tolimieri, Myoung An, Chao Lu, <i>Mathematics of Multidimensional Fourier Transform Algorithms</i>, pp. 161, 1997.","links":{"crossRefLink":"https://doi.org/10.1007/978-1-4612-1948-4_11"},"title":""},{"order":"7","displayText":"Richard Tolimieri, Myoung An, Chao Lu, <i>Mathematics of Multidimensional Fourier Transform Algorithms</i>, pp. 203, 1993.","links":{"crossRefLink":"https://doi.org/10.1007/978-1-4684-0205-6_11"},"title":""}]},"formulaStrippedArticleTitle":"A Parallel Implementation of the Fast Fourier Transform Algorithm","nonIeeeCitationCount":"7","contentTypeDisplay":"Journals","patentCitationCount":"1","mlTime":"PT0.144868S","lastupdate":"2021-10-05","title":"A Parallel Implementation of the Fast Fourier Transform Algorithm","contentType":"periodicals","ieeeCitationCount":"5","publicationNumber":"12"},{"_id":5009006,"paperCitations":{"ieee":[{"order":"1","displayText":"G.A. Orton, L.E. Peppard, S.E. Tavares, \"New fault tolerant techniques for residue number systems\", <i>Computers IEEE Transactions on</i>, vol. 41, no. 11, pp. 1453-1464, 1992.","links":{"documentLink":"/document/177315","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=177315","pdfSize":"1073KB"},"title":"New fault tolerant techniques for residue number systems"},{"order":"2","displayText":"E.D. Di Claudio, G. Orlandi, F. Piazza, \"A systolic redundant residue arithmetic error correction circuit\", <i>Computers IEEE Transactions on</i>, vol. 42, no. 4, pp. 427-432, 1993.","links":{"documentLink":"/document/214689","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=214689","pdfSize":"568KB"},"title":"A systolic redundant residue arithmetic error correction circuit"},{"order":"3","displayText":"R.J. Cosentino, \"Fault tolerance in a systolic residue arithmetic processor array\", <i>Computers IEEE Transactions on</i>, vol. 37, no. 7, pp. 886-890, 1988.","links":{"documentLink":"/document/2239","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=2239","pdfSize":"451KB"},"title":"Fault tolerance in a systolic residue arithmetic processor array"},{"order":"4","displayText":"H. Krishna, J.-D. Sun, \"On theory and fast algorithms for error correction in residue number system product codes\", <i>Computers IEEE Transactions on</i>, vol. 42, no. 7, pp. 840-853, 1993.","links":{"documentLink":"/document/237724","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=237724","pdfSize":"1190KB"},"title":"On theory and fast algorithms for error correction in residue number system product codes"},{"order":"5","displayText":"R.S. Katti, \"A new residue arithmetic error correction scheme\", <i>Computers IEEE Transactions on</i>, vol. 45, no. 1, pp. 13-19, 1996.","links":{"documentLink":"/document/481482","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=481482","pdfSize":"812KB"},"title":"A new residue arithmetic error correction scheme"},{"order":"6","displayText":"C.-C. Su, H.-Y. Lo, \"An algorithm for scaling and single residue error correction in residue number systems\", <i>Computers IEEE Transactions on</i>, vol. 39, no. 8, pp. 1053-1064, 1990.","links":{"documentLink":"/document/57044","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=57044","pdfSize":"1013KB"},"title":"An algorithm for scaling and single residue error correction in residue number systems"},{"order":"7","displayText":"W.K. Jenkins, E.J. Altman, \"Self-checking properties of residue number error checkers based on mixed radix conversion\", <i>Circuits and Systems IEEE Transactions on</i>, vol. 35, no. 2, pp. 159-167, 1988.","links":{"documentLink":"/document/1717","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=1717","pdfSize":"1018KB"},"title":"Self-checking properties of residue number error checkers based on mixed radix conversion"},{"order":"8","displayText":"H. Krishna, K.-Y. Lin, J.-D. Sun, \"A coding theory approach to error control in redundant residue number systems. I. Theory and single error correction\", <i>Circuits and Systems II: Analog and Digital Signal Processing IEEE Transactions on</i>, vol. 39, no. 1, pp. 8-17, 1992.","links":{"documentLink":"/document/204106","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=204106","pdfSize":"773KB"},"title":"A coding theory approach to error control in redundant residue number systems. I. Theory and single error correction"},{"order":"9","displayText":"J.-D. Sun, H. Krishna, \"A coding theory approach to error control in redundant residue number systems. II. Multiple error detection and correction\", <i>Circuits and Systems II: Analog and Digital Signal Processing IEEE Transactions on</i>, vol. 39, no. 1, pp. 18-34, 1992.","links":{"documentLink":"/document/204107","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=204107","pdfSize":"1163KB"},"title":"A coding theory approach to error control in redundant residue number systems. II. Multiple error detection and correction"},{"order":"10","displayText":"P.E. Pace, P.A. Ramamoorthy, D. Styer, \"A preprocessing architecture for resolution enhancement in high-speed analog-to-digital converters\", <i>Circuits and Systems II: Analog and Digital Signal Processing IEEE Transactions on</i>, vol. 41, no. 6, pp. 373-379, 1994.","links":{"documentLink":"/document/300194","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=300194","pdfSize":"656KB"},"title":"A preprocessing architecture for resolution enhancement in high-speed analog-to-digital converters"},{"order":"11","displayText":"P.E. Pace, J.L. Schafer, D. Styer, \"Optimum analog preprocessing for folding ADCs\", <i>Circuits and Systems II: Analog and Digital Signal Processing IEEE Transactions on</i>, vol. 42, no. 12, pp. 825-829, 1995.","links":{"documentLink":"/document/476181","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=476181","pdfSize":"619KB"},"title":"Optimum analog preprocessing for folding ADCs"},{"order":"12","displayText":"Ming-Bo Lin, A.Y. Oruc, \"A fault-tolerant permutation network modulo arithmetic processor\", <i>Very Large Scale Integration (VLSI) Systems IEEE Transactions on</i>, vol. 2, no. 3, pp. 312-319, 1994.","links":{"documentLink":"/document/311640","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=311640","pdfSize":"842KB"},"title":"A fault-tolerant permutation network modulo arithmetic processor"},{"order":"13","displayText":"H. Krishna, KuoYu Lin, \"New algorithms for correcting errors in redundant residue number systems\", <i>Signals Systems and Computers 1989. Twenty-Third Asilomar Conference on</i>, vol. 2, pp. 653-657, 1989.","links":{"documentLink":"/document/1200979","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=1200979","pdfSize":"347KB"},"title":"New algorithms for correcting errors in redundant residue number systems"},{"order":"14","displayText":"Jenn-Dong Sun, H. Krishna, \"Fast Algorithms for Multiple Errors Detection and Correction in Redundant Residue Number Systems\", <i>Signals Systems and Computers 1990 Conference Record Twenty-Fourth Asilomar Conference on</i>, vol. 2, pp. 831, 1990.","links":{"documentLink":"/document/523455","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=523455","pdfSize":"524KB"},"title":"Fast Algorithms for Multiple Errors Detection and Correction in Redundant Residue Number Systems"},{"order":"15","displayText":"S. Wei, S. Chen, K. Shimizu, \"Fast modular multiplication using Booth recoding based on signed-digit number arithmetic\", <i>Circuits and Systems 2002. APCCAS '02. 2002 Asia-Pacific Conference on</i>, vol. 2, pp. 31-36 vol.2, 2002.","links":{"documentLink":"/document/1115104","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=1115104","pdfSize":"401KB"},"title":"Fast modular multiplication using Booth recoding based on signed-digit number arithmetic"},{"order":"16","displayText":"C.K. Koc, P.R. Cappello, \"Systolic arrays for integer Chinese remaindering\", <i>Computer Arithmetic 1989. Proceedings of 9th Symposium on</i>, pp. 216-223, 1989.","links":{"documentLink":"/document/72829","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=72829","pdfSize":"594KB"},"title":"Systolic arrays for integer Chinese remaindering"},{"order":"17","displayText":"Jean-Claude Bajard, Julien Eynard, Filippo Gandino, \"Fault Detection in RNS Montgomery Modular Multiplication\", <i>Computer Arithmetic (ARITH) 2013 21st IEEE Symposium on</i>, pp. 119-126, 2013.","links":{"documentLink":"/document/6545899","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=6545899","pdfSize":"391KB"},"title":"Fault Detection in RNS Montgomery Modular Multiplication"},{"order":"18","displayText":"C.N. Zhang, H.D. Cheng, \"A high speed error correcting converter for residue number processing\", <i>CompEuro '91. Advanced Computer Technology Reliable Systems and Applications. 5th Annual European Computer Conference. Proceedings.</i>, pp. 816-820, 1991.","links":{"documentLink":"/document/257495","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=257495","pdfSize":"319KB"},"title":"A high speed error correcting converter for residue number processing"},{"order":"19","displayText":"Yangyang Tang, Emmanuel Boutillon, Christophe J\u00e9go, Michel J\u00e9z\u00e9quel, \"A new single-error correction scheme based on self-diagnosis residue number arithmetic\", <i>Design and Architectures for Signal and Image Processing (DASIP) 2010 Conference on</i>, pp. 27-33, 2010.","links":{"documentLink":"/document/5706242","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=5706242","pdfSize":"273KB"},"title":"A new single-error correction scheme based on self-diagnosis residue number arithmetic"},{"order":"20","displayText":"Prashant D. Joshi, \"Error Detect Logic Resulting in Faster Address Generate and Decode for Caches\", <i>Defect and Fault Tolerance of VLSI Systems 2008. DFTVS '08. IEEE International Symposium on</i>, pp. 370-377, 2008.","links":{"documentLink":"/document/4641193","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=4641193","pdfSize":"278KB"},"title":"Error Detect Logic Resulting in Faster Address Generate and Decode for Caches"},{"order":"21","displayText":"Tsutomu Sasao, Yukihiro Iguchi, \"On the Complexity of Error Detection Functions for Redundant Residue Number Systems\", <i>Digital System Design Architectures Methods and Tools 2008. DSD '08. 11th EUROMICRO Conference on</i>, pp. 880-887, 2008.","links":{"documentLink":"/document/4669329","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=4669329","pdfSize":"423KB"},"title":"On the Complexity of Error Detection Functions for Redundant Residue Number Systems"},{"order":"22","displayText":"S. Chessa, P. Maestrini, \"Dependable and secure data storage and retrieval in mobile wireless networks\", <i>Dependable Systems and Networks 2003. Proceedings. 2003 International Conference on</i>, pp. 207-216, 2003.","links":{"documentLink":"/document/1209931","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=1209931","pdfSize":"330KB"},"title":"Dependable and secure data storage and retrieval in mobile, wireless networks"},{"order":"23","displayText":"Shugang Wei, K. Shimizu, \"Residue arithmetic with a signed-digit number system\", <i>High Performance Computing in the Asia-Pacific Region 2000. Proceedings. The Fourth International Conference/Exhibition on</i>, vol. 1, pp. 349-354 vol.1, 2000.","links":{"documentLink":"/document/846576","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=846576","pdfSize":"380KB"},"title":"Residue arithmetic with a signed-digit number system"},{"order":"24","displayText":"R. Redinbo, \"Fault-tolerant digital filtering structures for wafer scale VLSI\", <i>Acoustics Speech and Signal Processing IEEE International Conference on ICASSP '86.</i>, vol. 11, pp. 1189-1192, 1986.","links":{"documentLink":"/document/1168791","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=1168791","pdfSize":"117KB"},"title":"Fault-tolerant digital filtering structures for wafer scale VLSI"},{"order":"25","displayText":"E.D. Di Claudio, G. Orlandi, F. Piazza, \"Parallel error correction algorithm in RNS VLSI digital circuits\", <i>Acoustics Speech and Signal Processing 1988. ICASSP-88. 1988 International Conference on</i>, pp. 1738-1741 vol.3, 1988.","links":{"documentLink":"/document/196953","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=196953","pdfSize":"246KB"},"title":"Parallel error correction algorithm in RNS VLSI digital circuits"},{"order":"26","displayText":"Lie-Liang Yang, L. Hanzo, \"Minimum-distance decoding of redundant residue number system codes\", <i>Communications 2001. ICC 2001. IEEE International Conference on</i>, vol. 10, pp. 2975-2979 vol.10, 2001.","links":{"documentLink":"/document/937218","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=937218","pdfSize":"588KB"},"title":"Minimum-distance decoding of redundant residue number system codes"},{"order":"27","displayText":"V. Bobin, D. Radhakrishnan, \"A VLSI residue arithmetic multiplier with fault detection capability\", <i>Computer Design: VLSI in Computers and Processors 1989. ICCD '89. Proceedings. 1989 IEEE International Conference on</i>, pp. 348-351, 1989.","links":{"documentLink":"/document/63385","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=63385","pdfSize":"318KB"},"title":"A VLSI residue arithmetic multiplier with fault detection capability"},{"order":"28","displayText":"D. Radhakrishnan, T. Pyon, \"Fault tolerance in RNS: an efficient approach\", <i>Computer Design: VLSI in Computers and Processors 1990. ICCD '90. Proceedings 1990 IEEE International Conference on</i>, pp. 41-44, 1990.","links":{"documentLink":"/document/130156","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=130156","pdfSize":"352KB"},"title":"Fault tolerance in RNS: an efficient approach"},{"order":"29","displayText":"C.N. Zhang, Chunren Lai, Honglan Zhong, \"An Efficient Authentication Scheme with Fault Tolerance for Database Systems\", <i>Information Technology and Applications 2005. ICITA 2005. Third International Conference on</i>, vol. 2, pp. 448-453, 2005.","links":{"documentLink":"/document/1489003","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=1489003","pdfSize":"96KB"},"title":"An Efficient Authentication Scheme with Fault Tolerance for Database Systems"},{"order":"30","displayText":"H.M. Yassine, \"Fast arithmetic based on residue number system architectures\", <i>Circuits and Systems 1991. IEEE International Sympoisum on</i>, pp. 2947-2950 vol.5, 1991.","links":{"documentLink":"/document/176163","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=176163","pdfSize":"266KB"},"title":"Fast arithmetic based on residue number system architectures"}],"nonIeee":[{"order":"1","displayText":"P. V. Ananda Mohan, <i>Residue Number Systems</i>, pp. 163, 2016.","links":{"crossRefLink":"https://doi.org/10.1007/978-3-319-41385-3_7"},"title":""},{"order":"2","displayText":"Yang Lieliang, Li Chengshu, Nie Tao, \"Fault-tolerant performance of data transmission models based on redundant residue number system\", <i>Journal of Electronics (China)</i>, vol. 14, pp. 140, 1997.","links":{"crossRefLink":"https://doi.org/10.1007/s11767-997-1006-4"},"title":"Fault-tolerant performance of data transmission models based on redundant residue number system"},{"order":"3","displayText":"GY. Fuhrmann, \"Arithmetic codes resembling neural encoding\", <i>Information Sciences</i>, vol. 39, pp. 197, 1986.","links":{"crossRefLink":"https://doi.org/10.1016/0020-0255(86)90034-4"},"title":"Arithmetic codes resembling neural encoding"},{"order":"4","displayText":"G.Robert Redinbo, \"Fault-tolerant digital filtering architectures using fast finite field transforms\", <i>Signal Processing</i>, vol. 9, pp. 37, 1985.","links":{"crossRefLink":"https://doi.org/10.1016/0165-1684(85)90063-5"},"title":"Fault-tolerant digital filtering architectures using fast finite field transforms"},{"order":"5","displayText":"<i>Reliable Computer Systems</i>, pp. 845, 1992.","links":{"crossRefLink":"https://doi.org/10.1016/B978-1-55558-075-9.50025-9"},"title":""},{"order":"6","displayText":"David Mandelbaum, \"On a class of nonlinear arithmetic codes that are easy to decode\", <i>Information and Control</i>, vol. 30, pp. 151, 1976.","links":{"crossRefLink":"https://doi.org/10.1016/S0019-9958(76)90325-9"},"title":"On a class of nonlinear arithmetic codes that are easy to decode"},{"order":"7","displayText":"Ferruccio Barsi, Piero Maestrini, \"A class of multiple-error-correcting arithmetic residue codes\", <i>Information and Control</i>, vol. 36, pp. 28, 1978.","links":{"crossRefLink":"https://doi.org/10.1016/S0019-9958(78)90207-3"},"title":"A class of multiple-error-correcting arithmetic residue codes"},{"order":"8","displayText":"R.K. Arora, Saroj Sharma, \"Correction of multiple errors and detection of additive overflow in residue code\", <i>Information and Control</i>, vol. 39, pp. 46, 1978.","links":{"crossRefLink":"https://doi.org/10.1016/S0019-9958(78)91051-3"},"title":"Correction of multiple errors and detection of additive overflow in residue code"},{"order":"9","displayText":"Duc-Minh Pham, A.B. Premkumar, Duc-Hoang Ngo, A.S. Madhukumar, \"Preprocessing for analog signal conversion using novel number system\", <i>Digital Signal Processing</i>, vol. 21, pp. 150, 2011.","links":{"crossRefLink":"https://doi.org/10.1016/j.dsp.2010.04.004"},"title":"Preprocessing for analog signal conversion using novel number system"},{"order":"10","displayText":"Peter Raab, Stefan Kr\u00e4mer, J\u00fcrgen Mottok, \"Reliability of data processing and fault compensation in unreliable arithmetic processors\", <i>Microprocessors and Microsystems</i>, 2015.","links":{"crossRefLink":"https://doi.org/10.1016/j.micpro.2015.07.014"},"title":"Reliability of data processing and fault compensation in unreliable arithmetic processors"},{"order":"11","displayText":"M. Panella, G. Martinelli, \"RNS quasi-chaotic generator for self-correcting secure communication\", <i>Electronics Letters</i>, vol. 37, pp. 325, 2001.","links":{"crossRefLink":"https://doi.org/10.1049/el:20010203"},"title":"RNS quasi-chaotic generator for self-correcting secure communication"},{"order":"12","displayText":"Ferruccio Barsi, Maria Cristina Pinotti, \"Error control by product codes in arithmetic units\", <i>International Journal of Parallel, Emergent and Distributed Systems</i>, vol. 24, pp. 407, 2009.","links":{"crossRefLink":"https://doi.org/10.1080/17445760802623310"},"title":"Error control by product codes in arithmetic units"},{"order":"13","displayText":"Shugang Wei, Kensuke Shimizu, \"Residue Checker with Signed-Digit Arithmetic for Error  Detection of Arithmetic Circuits\", <i>Journal of Circuits, Systems and Computers</i>, vol. 12, pp. 41, 2003.","links":{"crossRefLink":"https://doi.org/10.1142/S0218126603000842"},"title":"Residue Checker with Signed-Digit Arithmetic for Error  Detection of Arithmetic Circuits"},{"order":"14","displayText":"G. Y. Fuhrmann, \"Arithmetic Model for the Distributed Encoding in the Neuron-Module\", <i>International Journal of Neuroscience</i>, vol. 27, pp. 131, 1985.","links":{"crossRefLink":"https://doi.org/10.3109/00207458509149142"},"title":"Arithmetic Model for the Distributed Encoding in the Neuron-Module"},{"order":"15","displayText":"Hao-Yung Lo, Ting-Wei Lin, \"Parallel Algorithms for Residue Scaling and Error Correction in Residue Arithmetic\", <i>Wireless Engineering and Technology</i>, vol. 04, pp. 198, 2013.","links":{"crossRefLink":"https://doi.org/10.4236/wet.2013.44029"},"title":"Parallel Algorithms for Residue Scaling and Error Correction in Residue Arithmetic"},{"order":"16","displayText":"DAMU RADHAKRISHNAN, TAEJIN PYON, \"Compact real time RNS error corrector\", <i>International Journal of Electronics</i>, vol. 70, pp. 51, 1991.","links":{"crossRefLink":"https://doi.org/10.1080/00207219108921256"},"title":"Compact real time RNS error corrector"},{"order":"17","displayText":"F. Barsi, P. Maestrini, \"Concurrent detection of additive overflow and arithmetic errors in residue codes\", <i>Calcolo</i>, vol. 11, pp. 219, 1974.","links":{"crossRefLink":"https://doi.org/10.1007/BF02575827"},"title":"Concurrent detection of additive overflow and arithmetic errors in residue codes"},{"order":"18","displayText":"Jenn-Dong Sun, Hari Krishna, \"Fast algorithms for erasures and error correction in redundant residue number systems\", <i>Circuits, Systems, and Signal Processing</i>, vol. 12, pp. 503, 1993.","links":{"crossRefLink":"https://doi.org/10.1007/BF01188092"},"title":"Fast algorithms for erasures and error correction in redundant residue number systems"},{"order":"19","displayText":"John Abbott, <i>Applied Algebra, Algebraic Algorithms and Error-Correcting Codes</i>, vol. 508, pp. 155, 1991.","links":{"crossRefLink":"https://doi.org/10.1007/3-540-54195-0_48"},"title":""},{"order":"20","displayText":"S. Chessa, R. Di Pietro, P. Maestrini, <i>Wireless On-Demand Network Systems</i>, vol. 2928, pp. 184, 2004.","links":{"crossRefLink":"https://doi.org/10.1007/978-3-540-24614-5_14"},"title":""},{"order":"21","displayText":"P. V. Ananda Mohan, <i>Residue Number Systems</i>, pp. 235, 2002.","links":{"crossRefLink":"https://doi.org/10.1007/978-1-4615-0997-4_9"},"title":""},{"order":"22","displayText":"R. J. Cosentino, B. L. Johnson, J. J. Vaccaro, <i>Defect and Fault Tolerance in VLSI Systems</i>, pp. 77, 1989.","links":{"crossRefLink":"https://doi.org/10.1007/978-1-4615-6799-8_7"},"title":""},{"order":"23","displayText":"Reinhard K\u00e4rger, <i>Diagnose von Computern</i>, pp. 387, 1996.","links":{"crossRefLink":"https://doi.org/10.1007/978-3-663-01517-8_8"},"title":""},{"order":"24","displayText":"Xinkai Li, Chao Lu, \"Proactive self-defense algorithm for large matrix calculation using multiple <i>P</i>-adic data type\", <i>Proceedings of the 2015 Conference on research in adaptive and convergent systems</i>, pp. 262, 2015.","links":{"documentLink":"/document/7639876","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=7639876"},"title":"Proactive self-defense algorithm for large matrix calculation using multiple <i>P</i>-adic data type"}]},"formulaStrippedArticleTitle":"Error Correction in Residue Arithmetic","nonIeeeCitationCount":"24","contentTypeDisplay":"Journals","patentCitationCount":"1","mlTime":"PT0.781027S","lastupdate":"2021-09-22","title":"Error Correction in Residue Arithmetic","contentType":"periodicals","ieeeCitationCount":"69","publicationNumber":"12"},{"_id":5009008,"paperCitations":{"ieee":[{"order":"1","displayText":"Wen-Ben Jone, Cheng-Juei Wu, \"Multiple fault detection in parity checkers\", <i>Computers IEEE Transactions on</i>, vol. 43, no. 9, pp. 1096-1099, 1994.","links":{"documentLink":"/document/312118","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=312118","pdfSize":"493KB"},"title":"Multiple fault detection in parity checkers"},{"order":"2","displayText":"K. Lai, P.K. Lala, \"Multiple fault detection in fan-out free circuits using minimal single fault test set\", <i>Computers IEEE Transactions on</i>, vol. 45, no. 6, pp. 763-765, 1996.","links":{"documentLink":"/document/506433","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=506433","pdfSize":"287KB"},"title":"Multiple fault detection in fan-out free circuits using minimal single fault test set"},{"order":"3","displayText":"G. Hachtel, R.M. Jacoby, K. Keutzer, C.R. Morrison, \"On properties of algebraic transformations and the synthesis of multifault-irredundant circuits\", <i>Computer-Aided Design of Integrated Circuits and Systems IEEE Transactions on</i>, vol. 11, no. 3, pp. 313-321, 1992.","links":{"documentLink":"/document/124418","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=124418","pdfSize":"1021KB"},"title":"On properties of algebraic transformations and the synthesis of multifault-irredundant circuits"},{"order":"4","displayText":"J. Rajski, J. Vasudevamurthy, \"The testability-preserving concurrent decomposition and factorization of Boolean expressions\", <i>Computer-Aided Design of Integrated Circuits and Systems IEEE Transactions on</i>, vol. 11, no. 6, pp. 778-793, 1992.","links":{"documentLink":"/document/137523","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=137523","pdfSize":"1541KB"},"title":"The testability-preserving concurrent decomposition and factorization of Boolean expressions"},{"order":"5","displayText":"W.-B. Jone, P.H. Madden, \"Multiple fault testing using minimal single fault test set for fanout-free circuits\", <i>Computer-Aided Design of Integrated Circuits and Systems IEEE Transactions on</i>, vol. 12, no. 1, pp. 149-157, 1993.","links":{"documentLink":"/document/184851","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=184851","pdfSize":"921KB"},"title":"Multiple fault testing using minimal single fault test set for fanout-free circuits"},{"order":"6","displayText":"L. Lavagno, K. Keutzer, A.L. Sangiovanni-Vincentelli, \"Synthesis of hazard-free asynchronous circuits with bounded wire delays\", <i>Computer-Aided Design of Integrated Circuits and Systems IEEE Transactions on</i>, vol. 14, no. 1, pp. 61-86, 1995.","links":{"documentLink":"/document/363123","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=363123","pdfSize":"2647KB"},"title":"Synthesis of hazard-free asynchronous circuits with bounded wire delays"},{"order":"7","displayText":"M.K. Srinivas, J. Jacob, V.D. Agrawal, \"Functional test generation for synchronous sequential circuits\", <i>Computer-Aided Design of Integrated Circuits and Systems IEEE Transactions on</i>, vol. 15, no. 7, pp. 831-843, 1996.","links":{"documentLink":"/document/503950","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=503950","pdfSize":"1431KB"},"title":"Functional test generation for synchronous sequential circuits"},{"order":"8","displayText":"Yong Chang Kim, V.D. Agrawal, K.K. Saluja, \"Multiple faults: modeling simulation and test\", <i>Design Automation Conference 2002. Proceedings of ASP-DAC 2002. 7th Asia and South Pacific and the 15th International Conference on VLSI Design. Proceedings.</i>, pp. 592-597, 2002.","links":{"documentLink":"/document/995000","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=995000","pdfSize":"318KB"},"title":"Multiple faults: modeling, simulation and test"},{"order":"9","displayText":"Y. Higami, N. Takahashi, Y. Takamatsu, \"Test generation for double stuck-at faults\", <i>Test Symposium 2001. Proceedings. 10th Asian</i>, pp. 71-75, 2001.","links":{"documentLink":"/document/990261","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=990261","pdfSize":"424KB"},"title":"Test generation for double stuck-at faults"},{"order":"10","displayText":"R.G. Bennetts, R.V. Scott, \"Recent Developments in the Theory and Practice of Testable Logic Design*\", <i>Computer</i>, vol. 9, no. 6, pp. 47-63, 1976.","links":{"documentLink":"/document/1647388","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=1647388","pdfSize":"4341KB"},"title":"Recent Developments in the Theory and Practice of Testable Logic Design*"},{"order":"11","displayText":"Y.M. El-ziq, \"Testing of MOS Combinational Networks - A Procedure for Efficient Fault Simulation and Test Generation\", <i>Design Automation 1979. 16th Conference on</i>, pp. 162-170, 1979.","links":{"documentLink":"/document/1600104","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=1600104","pdfSize":"1056KB"},"title":"Testing of MOS Combinational Networks - A Procedure for Efficient Fault Simulation and Test Generation"},{"order":"12","displayText":"M.J. Batek, J.P. Hayes, \"Test-set preserving logic transformations\", <i>Design Automation Conference 1992. Proceedings. 29th ACM/IEEE</i>, pp. 454-458, 1992.","links":{"documentLink":"/document/227760","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=227760","pdfSize":"411KB"},"title":"Test-set preserving logic transformations"},{"order":"13","displayText":"Y. Karkouri, E.M. Aboulhamid, E. Cerny, \"Test pattern generation for multiple stuck-at faults\", <i>European Test Conference 1993. Proceedings of ETC 93. Third</i>, pp. 230-239, 1993.","links":{"documentLink":"/document/246557","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=246557","pdfSize":"1020KB"},"title":"Test pattern generation for multiple stuck-at faults"},{"order":"14","displayText":"V. Andreeva, \"Test minimization technique for multiple stuck-at faults of combinational circuit\", <i>Design & Test Symposium (EWDTS) 2010 East-West</i>, pp. 168-170, 2010.","links":{"documentLink":"/document/5742046","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=5742046","pdfSize":"412KB"},"title":"Test minimization technique for multiple stuck-at faults of combinational circuit"},{"order":"15","displayText":"A. Matrosova, D. Kudin, E. Nikolaeva, \"Combinational circuits without false paths\", <i>Design & Test Symposium (EWDTS) 2014 East-West</i>, pp. 1-6, 2014.","links":{"documentLink":"/document/7027103","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=7027103","pdfSize":"152KB"},"title":"Combinational circuits without false paths"},{"order":"16","displayText":"N.H. Jha, I. Pomeranz, S.M. Reddy, R.I. Miller, \"Synthesis of multi-level combinational circuits for complete robust path delay fault testability\", <i>Fault-Tolerant Computing 1992. FTCS-22. Digest of Papers. Twenty-Second International Symposium on</i>, pp. 280-287, 1992.","links":{"documentLink":"/document/243573","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=243573","pdfSize":"778KB"},"title":"Synthesis of multi-level combinational circuits for complete robust path delay fault testability"},{"order":"17","displayText":"S.M. Reddy, I. Pomeranz, R. Jain, \"On codeword testing of two-rail and parity TSC checkers\", <i>Fault-Tolerant Computing 1994. FTCS-24. Digest of Papers. Twenty-Fourth International Symposium on</i>, pp. 116-125, 1994.","links":{"documentLink":"/document/315651","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=315651","pdfSize":"968KB"},"title":"On codeword testing of two-rail and parity TSC checkers"},{"order":"18","displayText":"G. Hachtel, R. Jacoby, K. Keutzer, C. Morrison, \"On properties of algebraic transformation and the multifault testability of multilevel logic\", <i>Computer-Aided Design 1989. ICCAD-89. Digest of Technical Papers. 1989 IEEE International Conference on</i>, pp. 422-425, 1989.","links":{"documentLink":"/document/76983","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=76983","pdfSize":"443KB"},"title":"On properties of algebraic transformation and the multifault testability of multilevel logic"},{"order":"19","displayText":"M.J. Bryan, S. Devadas, K. Keutzer, \"Testability-preserving circuit transformations\", <i>Computer-Aided Design 1990. ICCAD-90. Digest of Technical Papers. 1990 IEEE International Conference on</i>, pp. 456-459, 1990.","links":{"documentLink":"/document/129952","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=129952","pdfSize":"483KB"},"title":"Testability-preserving circuit transformations"},{"order":"20","displayText":"S.-Z. Sun, D.H.C. Du, D.-R. Liu, \"Testability considerations\", <i>Computer Design: VLSI in Computers and Processors 1994. ICCD '94. Proceedings. IEEE International Conference on</i>, pp. 97-100, 1994.","links":{"documentLink":"/document/331863","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=331863","pdfSize":"329KB"},"title":"Testability considerations"},{"order":"21","displayText":"B.B. Bhattacharya, A. Dmitriev, M. Goessel, \"Zero-aliasing space compression using a single periodic output and its application to testing of embedded cores\", <i>VLSI Design 2000. Thirteenth International Conference on</i>, pp. 382-387, 2000.","links":{"documentLink":"/document/812637","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=812637","pdfSize":"238KB"},"title":"Zero-aliasing space compression using a single periodic output and its application to testing of embedded cores"},{"order":"22","displayText":"Toral Shah, Anzhela Matrosova, Virendra Singh, \"Test pattern generation to detect multiple faults in ROBDD based combinational circuits\", <i>On-Line Testing and Robust System Design (IOLTS) 2017 IEEE 23rd International Symposium on</i>, pp. 211-212, 2017.","links":{"documentLink":"/document/8046223","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=8046223","pdfSize":"280KB"},"title":"Test pattern generation to detect multiple faults in ROBDD based combinational circuits"},{"order":"23","displayText":"S. Devadas, K. Keutzer, \"Synthesis for testability: a brief survey\", <i>Circuits and Systems 1990. IEEE International Symposium on</i>, pp. 3097-3100 vol.4, 1990.","links":{"documentLink":"/document/112667","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=112667","pdfSize":"491KB"},"title":"Synthesis for testability: a brief survey"},{"order":"24","displayText":"P. Ashar, S. Devadas, A.R. Newton, \"Multiple fault testable sequential circuits\", <i>Circuits and Systems (ISCAS) 1990 IEEE International Symposium on</i>, pp. 3118-3121 vol.4, 1990.","links":{"documentLink":"/document/112672","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=112672","pdfSize":"551KB"},"title":"Multiple fault testable sequential circuits"},{"order":"25","displayText":"Raimund Ubar, Sergei Kostin, Jaan Raik, \"About robustness of test patterns regarding multiple faults\", <i>Test Workshop (LATW) 2012 13th Latin American</i>, pp. 1-6, 2012.","links":{"documentLink":"/document/6261243","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=6261243","pdfSize":"1153KB"},"title":"About robustness of test patterns regarding multiple faults"},{"order":"26","displayText":"Toral Shah, Anzhela Matrosova, Binod Kumar, Masahiro Fujita, Virendra Singh, \"Testing multiple stuck-at faults of ROBDD based combinational circuit design\", <i>Test Symposium (LATS) 2017 18th IEEE Latin American</i>, pp. 1-6, 2017.","links":{"documentLink":"/document/7906753","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=7906753","pdfSize":"553KB"},"title":"Testing multiple stuck-at faults of ROBDD based combinational circuit design"},{"order":"27","displayText":"S.S. Yau, Shih-Chien Yang, \"Multiple Fault Detection for Combinational Logic Circuits\", <i>Computers IEEE Transactions on</i>, vol. C-24, no. 3, pp. 233-242, 1975.","links":{"documentLink":"/document/1672797","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=1672797","pdfSize":"4628KB"},"title":"Multiple Fault Detection for Combinational Logic Circuits"},{"order":"28","displayText":"J.T. Butler, \"On the Number of Functions Realized by Cascades and Disjunctive Networks\", <i>Computers IEEE Transactions on</i>, vol. C-24, no. 7, pp. 681-690, 1975.","links":{"documentLink":"/document/1672881","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=1672881","pdfSize":"2793KB"},"title":"On the Number of Functions Realized by Cascades and Disjunctive Networks"},{"order":"29","displayText":"Ramaswami Dandapani, \"Derivation of Minimal Test Sets for Monotonic Logic Circuits\", <i>Computers IEEE Transactions on</i>, vol. C-22, no. 7, pp. 657-661, 1973.","links":{"documentLink":"/document/5009131","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=5009131","pdfSize":"1190KB"},"title":"Derivation of Minimal Test Sets for Monotonic Logic Circuits"},{"order":"30","displayText":"Gray, Meyer, \"Algebraic Properties of Functions Affecting Optimum Fault-Tolerant Realizations\", <i>Computers IEEE Transactions on</i>, vol. C-25, no. 11, pp. 1078-1088, 1976.","links":{"documentLink":"/document/1674558","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=1674558","pdfSize":"2707KB"},"title":"Algebraic Properties of Functions Affecting Optimum Fault-Tolerant Realizations"}],"nonIeee":[{"order":"1","displayText":"Toral Shah, Anzhela Matrosova, Masahiro Fujita, Virendra Singh, \"Multiple Stuck-at Fault Testability Analysis of ROBDD Based Combinational Circuit Design\", <i>Journal of Electronic Testing</i>, vol. 34, pp. 53, 2018.","links":{"crossRefLink":"https://doi.org/10.1007/s10836-018-5703-3"},"title":"Multiple Stuck-at Fault Testability Analysis of ROBDD Based Combinational Circuit Design"},{"order":"2","displayText":"Z. Kohavi, J.A. Rivierre, I. Kohavi, \"Checking experiments for sequential machines\", <i>Information Sciences</i>, vol. 7, pp. 11, 1974.","links":{"crossRefLink":"https://doi.org/10.1016/0020-0255(74)90003-6"},"title":"Checking experiments for sequential machines"},{"order":"3","displayText":"<i>Reliable Computer Systems</i>, pp. 845, 1992.","links":{"crossRefLink":"https://doi.org/10.1016/B978-1-55558-075-9.50025-9"},"title":""},{"order":"4","displayText":"SURESH RAI, K. K. AGGARWAL, \"An algorithm for multiple fault detection in combinational logic networks\", <i>International Journal of Electronics</i>, vol. 44, pp. 647, 1978.","links":{"crossRefLink":"https://doi.org/10.1080/00207217808900869"},"title":"An algorithm for multiple fault detection in combinational logic networks"},{"order":"5","displayText":"CARL D. LATINO, JON G. BREDESON, \"The cell method a new approach to multiple stuck-at-fault test generation\", <i>International Journal of Electronics</i>, vol. 46, pp. 465, 1979.","links":{"crossRefLink":"https://doi.org/10.1080/00207217908901030"},"title":"The cell method, a new approach to multiple stuck-at-fault test generation"},{"order":"6","displayText":"I. K. SETHI, \"Fault detection in combinational circuits using a compressed fault table\", <i>International Journal of Electronics</i>, vol. 49, pp. 279, 1980.","links":{"crossRefLink":"https://doi.org/10.1080/00207218008901176"},"title":"Fault detection in combinational circuits using a compressed fault table"},{"order":"7","displayText":"T Raju Damarla, M Karpovsky, \"Multiple Fault Detection in a Network of Functions\", <i>IETE Journal of Research</i>, vol. 35, pp. 335, 1989.","links":{"crossRefLink":"https://doi.org/10.1080/03772063.1989.11436839"},"title":"Multiple Fault Detection in a Network of Functions"},{"order":"8","displayText":"A. Yu. Matrosova, V. B. Lipskii, \"Properties of pairs of test vectors detecting path delay faults in high performance VLSI logical circuits\", <i>Automation and Remote Control</i>, vol. 76, pp. 658, 2015.","links":{"crossRefLink":"https://doi.org/10.1134/S0005117915040104"},"title":"Properties of pairs of test vectors detecting path delay faults in high performance VLSI logical circuits"},{"order":"9","displayText":"El Mostapha Aboulhamid, Youn\ufffds Karkouri, Eduard Cerny, \"On the generation of test patterns for multiple faults\", <i>Journal of Electronic Testing</i>, vol. 4, pp. 237, 1993.","links":{"crossRefLink":"https://doi.org/10.1007/BF00971973"},"title":"On the generation of test patterns for multiple faults"},{"order":"10","displayText":"Wuudiann Ke, P. R. Menon, \"Multifault and delay-fault testability of multilevel circuits\", <i>Journal of Electronic Testing</i>, vol. 6, pp. 333, 1995.","links":{"crossRefLink":"https://doi.org/10.1007/BF00996442"},"title":"Multifault and delay-fault testability of multilevel circuits"},{"order":"11","displayText":"Srinivas Devadas, Kurt Keutzer, Sharad Malik, \"A synthesis-based test generation and compaction algorithm for multifaults\", <i>Journal of Electronic Testing</i>, vol. 4, pp. 91, 1993.","links":{"crossRefLink":"https://doi.org/10.1007/BF00971942"},"title":"A synthesis-based test generation and compaction algorithm for multifaults"},{"order":"12","displayText":"James Jacob, Vishwani D. Agrawal, \"Multiple fault detection in two-level multi-output circuits\", <i>Journal of Electronic Testing</i>, vol. 3, pp. 171, 1992.","links":{"crossRefLink":"https://doi.org/10.1007/BF00137254"},"title":"Multiple fault detection in two-level multi-output circuits"},{"order":"13","displayText":"John Franco, <i>Optimization-Based Computer-Aided Modelling and Design</i>, vol. 174, pp. 56, 1992.","links":{"crossRefLink":"https://doi.org/10.1007/BFb0040137"},"title":""},{"order":"14","displayText":"Peter S. Bottorff, <i>Computer Design Aids for VLSI Circuits</i>, pp. 417, 1984.","links":{"crossRefLink":"https://doi.org/10.1007/978-94-011-8006-1_9"},"title":""},{"order":"15","displayText":"Yacoub M. El-ziq, \"Fault detection of MOS combinatorial networks\", <i>ACM SIGDA Newsletter</i>, vol. 8, pp. 3, 1978.","links":{"documentLink":"/document/5843387","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=5843387"},"title":"Fault detection of MOS combinatorial networks"}]},"formulaStrippedArticleTitle":"Detection of Multiple Faults in Combinational Logic Networks","nonIeeeCitationCount":"15","contentTypeDisplay":"Journals","patentCitationCount":"0","mlTime":"PT0.47187S","lastupdate":"2021-12-18","title":"Detection of Multiple Faults in Combinational Logic Networks","contentType":"periodicals","ieeeCitationCount":"42","publicationNumber":"12"},{"_id":5009009,"paperCitations":{"ieee":[{"order":"1","displayText":"S.B. Abugharbieh, S.C. Lee, \"A fast algorithm for the disjunctive decomposition of m-valued functions. II. Time complexity analysis\", <i>Multiple-Valued Logic 1993. Proceedings of The Twenty-Third International Symposium on</i>, pp. 126-131, 1993.","links":{"documentLink":"/document/289570","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=289570","pdfSize":"444KB"},"title":"A fast algorithm for the disjunctive decomposition of m-valued functions. II. Time complexity analysis"},{"order":"2","displayText":"Crist, \"Synthesis of Combinational Logic Using Decomposition and Probability\", <i>Computers IEEE Transactions on</i>, vol. C-29, no. 11, pp. 1013-1016, 1980.","links":{"documentLink":"/document/1675497","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=1675497","pdfSize":"750KB"},"title":"Synthesis of Combinational Logic Using Decomposition and Probability"}]},"formulaStrippedArticleTitle":"A Computer Program for the Synthesis of Switching Circuits by Decomposition","nonIeeeCitationCount":"0","contentTypeDisplay":"Journals","patentCitationCount":"0","mlTime":"PT0.171184S","lastupdate":"2021-08-14","title":"A Computer Program for the Synthesis of Switching Circuits by Decomposition","contentType":"periodicals","ieeeCitationCount":"2","publicationNumber":"12"},{"_id":5009010,"formulaStrippedArticleTitle":"Design of Optimal Switching Networks by Integer Programming","paperCitations":{"ieee":[{"order":"1","displayText":"M.H. ter Brugge, J.A.G. Nijhuis, L. Spaanenburg, \"Transformational DT-CNN design from morphological specifications\", <i>Circuits and Systems I: Fundamental Theory and Applications IEEE Transactions on</i>, vol. 45, no. 9, pp. 879-888, 1998.","links":{"documentLink":"/document/721253","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=721253","pdfSize":"345KB"},"title":"Transformational DT-CNN design from morphological specifications"},{"order":"2","displayText":"K. Goto, H. Tatsumi, \"Minimization of NAND circuits by rewriting-rules heuristic\", <i>CompEuro '92 . 'Computer Systems and Software Engineering'Proceedings.</i>, pp. 5-10, 1992.","links":{"documentLink":"/document/218495","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=218495","pdfSize":"405KB"},"title":"Minimization of NAND circuits by rewriting-rules heuristic"},{"order":"3","displayText":"Petr Fi\u0161er, Ivo H\u00e1le\u010dek, Jan Schmidt, \"SAT-Based Generation of Optimum Function Implementations with XOR Gates\", <i>Digital System Design (DSD) 2017 Euromicro Conference on</i>, pp. 163-170, 2017.","links":{"documentLink":"/document/8049781","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=8049781","pdfSize":"359KB"},"title":"SAT-Based Generation of Optimum Function Implementations with XOR Gates"},{"order":"4","displayText":"Y. Kukimoto, M. Fujita, R.K. Brayton, \"A Redesign Technique For Combinational Circuits Based On Gate Recomections\", <i>Computer-Aided Design 1994. IEEE/ACM International Conference on</i>, pp. 632-637, 1994.","links":{"documentLink":"/document/629888","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=629888","pdfSize":"590KB"},"title":"A Redesign Technique For Combinational Circuits Based On Gate Recomections"},{"order":"5","displayText":"Luca Amar\u00fa, Mathias Soeken, Patrick Vuillod, Jiong Luo, Alan Mishchenko, Pierre-Emmanuel Gaillardon, Janet Olson, Robert Brayton, Giovanni De Micheli, \"Enabling exact delay synthesis\", <i>Computer-Aided Design (ICCAD) 2017 IEEE/ACM International Conference on</i>, pp. 352-359, 2017.","links":{"documentLink":"/document/8203799","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=8203799","pdfSize":"699KB"},"title":"Enabling exact delay synthesis"},{"order":"6","displayText":"K. Goto, \"Generation of the three stages NAND gate circuits with the single rail inputs by using the inhibiting loop method\", <i>Circuits and Systems 1991. IEEE International Sympoisum on</i>, pp. 2994-2998 vol.5, 1991.","links":{"documentLink":"/document/176004","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=176004","pdfSize":"465KB"},"title":"Generation of the three stages NAND gate circuits with the single rail inputs by using the inhibiting loop method"},{"order":"7","displayText":"Tso-Kai Liu, K.R. Hohulin, Lih-Er Shiau, S. Muroga, \"Optimal One-Bit Full Adders With Different Types of Gates\", <i>Computers IEEE Transactions on</i>, vol. C-23, no. 1, pp. 63-70, 1974.","links":{"documentLink":"/document/1672371","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=1672371","pdfSize":"3292KB"},"title":"Optimal One-Bit Full Adders With Different Types of Gates"},{"order":"8","displayText":"Hayes, \"On the Properties of Irredundant Logic Networks\", <i>Computers IEEE Transactions on</i>, vol. C-25, no. 9, pp. 884-892, 1976.","links":{"documentLink":"/document/1674713","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=1674713","pdfSize":"1596KB"},"title":"On the Properties of Irredundant Logic Networks"},{"order":"9","displayText":"Muroga, Hung Chi Lai, \"Minimization of Logic Networks Under a Generalized Cost Function\", <i>Computers IEEE Transactions on</i>, vol. C-25, no. 9, pp. 893-907, 1976.","links":{"documentLink":"/document/1674714","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=1674714","pdfSize":"3727KB"},"title":"Minimization of Logic Networks Under a Generalized Cost Function"},{"order":"10","displayText":"Kozo Kinoshita, Tsutomu Sasao, Jun Matsuda, \"On Magnetic Bubble Logic Circuits\", <i>Computers IEEE Transactions on</i>, vol. C-25, no. 3, pp. 247-253, 1976.","links":{"documentLink":"/document/5009251","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=5009251","pdfSize":"2209KB"},"title":"On Magnetic Bubble Logic Circuits"},{"order":"11","displayText":"Papachristou, \"An Algorithm for Optimal NAND Cascade Logic Synthesis\", <i>Computers IEEE Transactions on</i>, vol. C-27, no. 12, pp. 1099-1111, 1978.","links":{"documentLink":"/document/1675012","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=1675012","pdfSize":"3225KB"},"title":"An Algorithm for Optimal NAND Cascade Logic Synthesis"},{"order":"12","displayText":"Culliney, Young, Nakagawa, Muroga, \"Results of the Synthesis of Optimal Networks of AND and OR Gates for Four-Variable Switching Functions\", <i>Computers IEEE Transactions on</i>, vol. C-28, no. 1, pp. 76-85, 1979.","links":{"documentLink":"/document/1675229","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=1675229","pdfSize":"1697KB"},"title":"Results of the Synthesis of Optimal Networks of AND and OR Gates for Four-Variable Switching Functions"},{"order":"13","displayText":"Hung Chi Lai, Muroga, \"Minimum Parallel Binary Adders with NOR (NAND) Gates\", <i>Computers IEEE Transactions on</i>, vol. C-28, no. 9, pp. 648-659, 1979.","links":{"documentLink":"/document/1675433","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=1675433","pdfSize":"3327KB"},"title":"Minimum Parallel Binary Adders with NOR (NAND) Gates"},{"order":"14","displayText":"Yahiko Kambayashi, Saburo Muroga, \"Properties of Wired Logic\", <i>Computers IEEE Transactions on</i>, vol. C-35, no. 6, pp. 550-563, 1986.","links":{"documentLink":"/document/5009432","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=5009432","pdfSize":"3395KB"},"title":"Properties of Wired Logic"},{"order":"15","displayText":"Hung Chi Lai, Muroga, \"Logic Networks with a Minimum Number of NOR(NAND) Gates for Parity Functions of n Variables\", <i>Computers IEEE Transactions on</i>, vol. C-36, no. 2, pp. 157-166, 1987.","links":{"documentLink":"/document/1676878","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=1676878","pdfSize":"3277KB"},"title":"Logic Networks with a Minimum Number of NOR(NAND) Gates for Parity Functions of n Variables"},{"order":"16","displayText":"N. Ishiura, H. Yasuura, S. Yajima, \"High-Speed Logic Simulation on Vector Processors\", <i>Computer-Aided Design of Integrated Circuits and Systems IEEE Transactions on</i>, vol. 6, no. 3, pp. 305-321, 1987.","links":{"documentLink":"/document/1270276","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=1270276","pdfSize":"2396KB"},"title":"High-Speed Logic Simulation on Vector Processors"},{"order":"17","displayText":"Mathias Soeken, Luca Gaetano Amar\u00f9, Pierre-Emmanuel Gaillardon, Giovanni De Micheli, \"Exact Synthesis of Majority-Inverter Graphs and Its Applications\", <i>Computer-Aided Design of Integrated Circuits and Systems IEEE Transactions on</i>, vol. 36, no. 11, pp. 1842-1855, 2017.","links":{"documentLink":"/document/7842552","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=7842552","pdfSize":"1196KB"},"title":"Exact Synthesis of Majority-Inverter Graphs and Its Applications"},{"order":"18","displayText":"C.R. Baugh, \"Generation of Representative Functions of the NPN Equivalence Classes of Unate Boolean Functions\", <i>Computers IEEE Transactions on</i>, vol. C-21, no. 12, pp. 1373-1379, 1972.","links":{"documentLink":"/document/1672102","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=1672102","pdfSize":"1562KB"},"title":"Generation of Representative Functions of the NPN Equivalence Classes of Unate Boolean Functions"},{"order":"19","displayText":"Mathias Soeken, Winston Haaswijk, Eleonora Testa, Alan Mishchenko, Luca G. Amar\u00f9, Robert K. Brayton, Giovanni De Micheli, \"Practical exact synthesis\", <i>Design Automation & Test in Europe Conference & Exhibition (DATE) 2018</i>, pp. 309-314, 2018.","links":{"documentLink":"/document/8342027","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=8342027","pdfSize":"124KB"},"title":"Practical exact synthesis"},{"order":"20","displayText":"Petr Fiser, Vaclav Simek, \"Optimum polymorphic circuits synthesis method\", <i>Design & Technology of Integrated Systems In Nanoscale Era (DTIS) 2018 13th International Conference on</i>, pp. 1-6, 2018.","links":{"documentLink":"/document/8368585","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=8368585","pdfSize":"402KB"},"title":"Optimum polymorphic circuits synthesis method"},{"order":"21","displayText":"Gianluca Martino, Heinz Riener, G\u00f6rschwin Fey, \"Revisiting Explicit Enumeration for Exact Synthesis\", <i>Digital System Design (DSD) 2020 23rd Euromicro Conference on</i>, pp. 29-34, 2020.","links":{"documentLink":"/document/9217643","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=9217643","pdfSize":"502KB"},"title":"Revisiting Explicit Enumeration for Exact Synthesis"}],"nonIeee":[{"order":"1","displayText":"Toshimde Ibaraki, \"Integer programming formulation of combinatorial optimization problems\", <i>Discrete Mathematics</i>, vol. 16, pp. 39, 1976.","links":{"crossRefLink":"https://doi.org/10.1016/0012-365X(76)90091-1"},"title":"Integer programming formulation of combinatorial optimization problems"},{"order":"2","displayText":"Saburo Muroga, <i>Advances in Computers Volume 32</i>, vol. 32, pp. 1, 1991.","links":{"crossRefLink":"https://doi.org/10.1016/S0065-2458(08)60245-4"},"title":""},{"order":"3","displayText":"Hung Chi Lai, Tomoyasu Nakagawa, Saburo Muroga, \"Redundancy check technique for designing optimal networks by branch-and-bound method\", <i>International Journal of Computer & Information Sciences</i>, vol. 3, pp. 251, 1974.","links":{"crossRefLink":"https://doi.org/10.1007/BF00977257"},"title":"Redundancy check technique for designing optimal networks by branch-and-bound method"},{"order":"4","displayText":"Petr Fi\u0161er, Ivo H\u00e1le\u010dek, Jan Schmidt, V\u00e1clav \u0160imek, \"SAT-Based Generation of Optimum Circuits with Polymorphic Behavior Support\", <i>Journal of Circuits, Systems and Computers</i>, vol. 28, pp. 1940010, 2019.","links":{"crossRefLink":"https://doi.org/10.1142/S0218126619400103"},"title":"SAT-Based Generation of Optimum Circuits with Polymorphic Behavior Support"}]},"nonIeeeCitationCount":"4","contentTypeDisplay":"Journals","patentCitationCount":"0","mlTime":"PT0.434498S","lastupdate":"2021-10-02","title":"Design of Optimal Switching Networks by Integer Programming","contentType":"periodicals","ieeeCitationCount":"21","publicationNumber":"12"},{"_id":5009015,"paperCitations":{"ieee":[{"order":"1","displayText":"B.J. McCarragher, G. Hovland, P. Sikka, P. Aigner, D. Austin, \"Hybrid dynamic modeling and control of constrained manipulation systems\", <i>Robotics & Automation Magazine IEEE</i>, vol. 4, no. 2, pp. 27-44, 1997.","links":{"documentLink":"/document/591644","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=591644","pdfSize":"2660KB"},"title":"Hybrid dynamic modeling and control of constrained manipulation systems"},{"order":"2","displayText":"T. Gronfors, M. Juhola, \"Experiments and comparison of inference methods of regular grammars\", <i>Systems Man and Cybernetics IEEE Transactions on</i>, vol. 22, no. 4, pp. 821-826, 1992.","links":{"documentLink":"/document/156594","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=156594","pdfSize":"614KB"},"title":"Experiments and comparison of inference methods of regular grammars"},{"order":"3","displayText":"W.B. Rouse, J.M. Hammer, C.M. Lewis, \"On capturing human skills and knowledge; algorithmic approaches to model identification\", <i>Systems Man and Cybernetics IEEE Transactions on</i>, vol. 19, no. 3, pp. 558-573, 1989.","links":{"documentLink":"/document/31062","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=31062","pdfSize":"1949KB"},"title":"On capturing human skills and knowledge; algorithmic approaches to model identification"},{"order":"4","displayText":"I. Rouvellou, G.W. Hart, \"Inference of a probabilistic finite state machine from its output\", <i>Systems Man and Cybernetics IEEE Transactions on</i>, vol. 25, no. 3, pp. 424-437, 1995.","links":{"documentLink":"/document/364856","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=364856","pdfSize":"1381KB"},"title":"Inference of a probabilistic finite state machine from its output"},{"order":"5","displayText":"F. Ferrucci, G. Tortora, M. Tucci, G. Vitiello, \"Semantics-based inference algorithms for adaptive visual environments\", <i>Software Engineering IEEE Transactions on</i>, vol. 22, no. 10, pp. 730-750, 1996.","links":{"documentLink":"/document/544351","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=544351","pdfSize":"1972KB"},"title":"Semantics-based inference algorithms for adaptive visual environments"},{"order":"6","displayText":"C. Crimi, A. Guercio, G. Pacini, G. Tortora, M. Tucci, \"Automating visual language generation\", <i>Software Engineering IEEE Transactions on</i>, vol. 16, no. 10, pp. 1122-1135, 1990.","links":{"documentLink":"/document/60293","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=60293","pdfSize":"1313KB"},"title":"Automating visual language generation"},{"order":"7","displayText":"P. Garcia, E. Vidal, \"Inference of k-testable languages in the strict sense and application to syntactic pattern recognition\", <i>Pattern Analysis and Machine Intelligence IEEE Transactions on</i>, vol. 12, no. 9, pp. 920-925, 1990.","links":{"documentLink":"/document/57687","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=57687","pdfSize":"618KB"},"title":"Inference of k-testable languages in the strict sense and application to syntactic pattern recognition"},{"order":"8","displayText":"J.M. Pena, A.L. Oliveira, \"A new algorithm for exact reduction of incompletely specified finite state machines\", <i>Computer-Aided Design of Integrated Circuits and Systems IEEE Transactions on</i>, vol. 18, no. 11, pp. 1619-1632, 1999.","links":{"documentLink":"/document/806807","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=806807","pdfSize":"398KB"},"title":"A new algorithm for exact reduction of incompletely specified finite state machines"},{"order":"9","displayText":"Amy LaViers, Magnus Egerstedt, \"Style based robotic motion\", <i>American Control Conference (ACC) 2012</i>, pp. 4327-4332, 2012.","links":{"documentLink":"/document/6315287","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=6315287","pdfSize":"1987KB"},"title":"Style based robotic motion"},{"order":"10","displayText":"S. Sukumaran, M. Satpathy, S. K. Kolluru, R. Mall, \"Inferring State Models Using Feedback Directed Random Testing\", <i>Software Engineering Conference (APSEC) 2015 Asia-Pacific</i>, pp. 322-329, 2015.","links":{"documentLink":"/document/7467317","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=7467317","pdfSize":"583KB"},"title":"Inferring State Models Using Feedback Directed Random Testing"},{"order":"11","displayText":"Neil Walkinshaw, Kirill Bogdanov, \"Inferring Finite-State Models with Temporal Constraints\", <i>Automated Software Engineering 2008. ASE 2008. 23rd IEEE/ACM International Conference on</i>, pp. 248-257, 2008.","links":{"documentLink":"/document/4639328","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=4639328","pdfSize":"172KB"},"title":"Inferring Finite-State Models with Temporal Constraints"},{"order":"12","displayText":"Pallavi Joshi, Koushik Sen, \"Predictive Typestate Checking of Multithreaded Java Programs\", <i>Automated Software Engineering 2008. ASE 2008. 23rd IEEE/ACM International Conference on</i>, pp. 288-296, 2008.","links":{"documentLink":"/document/4639332","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=4639332","pdfSize":"165KB"},"title":"Predictive Typestate Checking of Multithreaded Java Programs"},{"order":"13","displayText":"Michael Pradel, Thomas R. Gross, \"Automatic Generation of Object Usage Specifications from Large Method Traces\", <i>Automated Software Engineering 2009. ASE '09. 24th IEEE/ACM International Conference on</i>, pp. 371-382, 2009.","links":{"documentLink":"/document/5431756","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=5431756","pdfSize":"490KB"},"title":"Automatic Generation of Object Usage Specifications from Large Method Traces"},{"order":"14","displayText":"Hila Cohen, Shahar Maoz, \"Have We Seen Enough Traces? (T)\", <i>Automated Software Engineering (ASE) 2015 30th IEEE/ACM International Conference on</i>, pp. 93-103, 2015.","links":{"documentLink":"/document/7371999","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=7371999","pdfSize":"317KB"},"title":"Have We Seen Enough Traces? (T)"},{"order":"15","displayText":"Gao Jing, Lan Yuqing, Jin Maozhong, Guo Shuhang, Li Hongjuan, Zhao Tong, \"Modeling interaction constraints of component interfaces based on dynamic analysis\", <i>Control Conference 2008. CCC 2008. 27th Chinese</i>, pp. 326-330, 2008.","links":{"documentLink":"/document/4605433","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=4605433","pdfSize":"462KB"},"title":"Modeling interaction constraints of component interfaces based on dynamic analysis"},{"order":"16","displayText":"K. Lindgren, A. Nilsson, M.G. Nordahl, I. Rade, \"Regular language inference using evolving neural networks\", <i>Combinations of Genetic Algorithms and Neural Networks 1992. COGANN-92. International Workshop on</i>, pp. 75-86, 1992.","links":{"documentLink":"/document/273947","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=273947","pdfSize":"740KB"},"title":"Regular language inference using evolving neural networks"},{"order":"17","displayText":"S. Goren, F.J. Ferguson, \"Chesmin: a heuristic for state reduction in incompletely specified finite state machines\", <i>Design Automation and Test in Europe Conference and Exhibition 2002. Proceedings</i>, pp. 248-254, 2002.","links":{"documentLink":"/document/998280","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=998280","pdfSize":"263KB"},"title":"Chesmin: a heuristic for state reduction in incompletely specified finite state machines"},{"order":"18","displayText":"Eric Totel, Mouna Hkimi, Michel Hurfin, Mourad Leslous, Yvan Labiche, \"Inferring a Distributed Application Behavior Model for Anomaly Based Intrusion Detection\", <i>Dependable Computing Conference (EDCC) 2016 12th European</i>, pp. 53-64, 2016.","links":{"documentLink":"/document/7780345","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=7780345","pdfSize":"304KB"},"title":"Inferring a Distributed Application Behavior Model for Anomaly Based Intrusion Detection"},{"order":"19","displayText":"Ricardo Perez-Castillo, Laura S\u00b4nchez-Gonz\u00b4lez, Mario Piattini, Felix Garcia, Ignacio Garcia-Rodriguez de Guzm\u00b4n, \"Obtaining Thresholds for the Effectiveness of Business Process Mining\", <i>Empirical Software Engineering and Measurement (ESEM) 2011 International Symposium on</i>, pp. 453-462, 2011.","links":{"documentLink":"/document/6092604","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=6092604","pdfSize":"346KB"},"title":"Obtaining Thresholds for the Effectiveness of Business Process Mining"},{"order":"20","displayText":"Cu D. Nguyen, Bilha Mendelson, Daniel Citron, Onn Shehory, Tanja E.J. Vos, Nelly Condori-Fern\u00e1ndez, \"Evaluating the FITTEST Automated Testing Tools: An Industrial Case Study\", <i>Empirical Software Engineering and Measurement 2013 ACM / IEEE International Symposium on</i>, pp. 332-339, 2013.","links":{"documentLink":"/document/6681376","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=6681376","pdfSize":"736KB"},"title":"Evaluating the FITTEST Automated Testing Tools: An Industrial Case Study"},{"order":"21","displayText":"Herbert Pr\u00e4hofer, Roland Schatz, Andreas Grimmer, \"Behavioral model synthesis of PLC programs from execution traces\", <i>Emerging Technology and Factory Automation (ETFA) 2014 IEEE</i>, pp. 1-5, 2014.","links":{"documentLink":"/document/7005259","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=7005259","pdfSize":"786KB"},"title":"Behavioral model synthesis of PLC programs from execution traces"},{"order":"22","displayText":"Alexandre Petrenko, Keqin Li, Roland Groz, Karim Hossen, Catherine Oriat, \"Inferring Approximated Models for Systems Engineering\", <i>High-Assurance Systems Engineering (HASE) 2014 IEEE 15th International Symposium on</i>, pp. 249-253, 2014.","links":{"documentLink":"/document/6754617","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=6754617","pdfSize":"268KB"},"title":"Inferring Approximated Models for Systems Engineering"},{"order":"23","displayText":"Sheng-Wei Lee, Fang Yu, \"Securing KVM-Based Cloud Systems via Virtualization Introspection\", <i>System Sciences (HICSS) 2014 47th Hawaii International Conference on</i>, pp. 5028-5037, 2014.","links":{"documentLink":"/document/6759220","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=6759220","pdfSize":"1031KB"},"title":"Securing KVM-Based Cloud Systems via Virtualization Introspection"},{"order":"24","displayText":"Kasper S. Luckow, Corina S. Pasareanu, \"Log2model: inferring behavioral models from log data\", <i>High Level Design Validation and Test Workshop (HLDVT) 2016 IEEE International</i>, pp. 25-29, 2016.","links":{"documentLink":"/document/7748251","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=7748251","pdfSize":"994KB"},"title":"Log2model: inferring behavioral models from log data"},{"order":"25","displayText":"L. Mariani, M. Pezze, \"Behavior capture and test: automated analysis of component integration\", <i>Engineering of Complex Computer Systems 2005. ICECCS 2005. Proceedings. 10th IEEE International Conference on</i>, pp. 292-301, 2005.","links":{"documentLink":"/document/1467910","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=1467910","pdfSize":"153KB"},"title":"Behavior capture and test: automated analysis of component integration"},{"order":"26","displayText":"Tewfik Ziadi, Marcos Aur\u00e9lio Almeida da Silva, Lom Messan Hillah, Mikal Ziane, \"A Fully Dynamic Approach to the Reverse Engineering of UML Sequence Diagrams\", <i>Engineering of Complex Computer Systems (ICECCS) 2011 16th IEEE International Conference on</i>, pp. 107-116, 2011.","links":{"documentLink":"/document/5773385","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=5773385","pdfSize":"677KB"},"title":"A Fully Dynamic Approach to the Reverse Engineering of UML Sequence Diagrams"},{"order":"27","displayText":"Sylvain Lamprier, Nicolas Baskiotis, Tewfik Ziadi, Lom Messan Hillah, \"CARE: A Platform for Reliable Comparison and Analysis of Reverse-Engineering Techniques\", <i>Engineering of Complex Computer Systems (ICECCS) 2013 18th International Conference on</i>, pp. 252-255, 2013.","links":{"documentLink":"/document/6601831","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=6601831","pdfSize":"156KB"},"title":"CARE: A Platform for Reliable Comparison and Analysis of Reverse-Engineering Techniques"},{"order":"28","displayText":"Sylvain Lamprier, Tewfik Ziadi, Nicolas Baskiotis, Lom Messan Hillah, \"Exact and Efficient Temporal Steering of Software Behavioral Model Inference\", <i>Engineering of Complex Computer Systems (ICECCS) 2014 19th International Conference on</i>, pp. 166-175, 2014.","links":{"documentLink":"/document/6923133","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=6923133","pdfSize":"373KB"},"title":"Exact and Efficient Temporal Steering of Software Behavioral Model Inference"},{"order":"29","displayText":"Yating Hsu, Guoqiang Shu, David Lee, \"A model-based approach to security flaw detection of network protocol implementations\", <i>Network Protocols 2008. ICNP 2008. IEEE International Conference on</i>, pp. 114-123, 2008.","links":{"documentLink":"/document/4697030","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=4697030","pdfSize":"1045KB"},"title":"A model-based approach to security flaw detection of network protocol implementations"},{"order":"30","displayText":"R. Alur, K. Etessami, M. Yannakakis, \"Inference of message sequence charts\", <i>Software Engineering 2000. Proceedings of the 2000 International Conference on</i>, pp. 304-313, 2000.","links":{"documentLink":"/document/870421","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=870421","pdfSize":"1026KB"},"title":"Inference of message sequence charts"}],"nonIeee":[{"order":"1","displayText":"Maria Paola Cabasino, Philippe Darondeau, Maria Pia Fanti, Carla Seatzu, <i>Contemporary Issues in Systems Science and Engineering</i>, pp. 343, 2015.","links":{"crossRefLink":"https://doi.org/10.1002/9781119036821.ch10"},"title":""},{"order":"2","displayText":"Neil Walkinshaw, Kirill Bogdanov, Mike Holcombe, Sarah Salahuddin, \"Improving dynamic software analysis by applying grammar inference principles\", <i>Journal of Software Maintenance and Evolution: Research and Practice</i>, vol. 20, pp. 269, 2008.","links":{"crossRefLink":"https://doi.org/10.1002/smr.373"},"title":"Improving dynamic software analysis by applying grammar inference principles"},{"order":"3","displayText":"Neil Walkinshaw, Kirill Bogdanov, Shaukat Ali, Mike Holcombe, \"Automated discovery of state transitions and their functions in source code\", <i>Software Testing, Verification and Reliability</i>, vol. 18, pp. 99, 2008.","links":{"crossRefLink":"https://doi.org/10.1002/stvr.380"},"title":"Automated discovery of state transitions and their functions in source code"},{"order":"4","displayText":"Wil M.P. van der Aalst, \"Process discovery from event data: Relating models and logs through abstractions\", <i>WIREs Data Mining and Knowledge Discovery</i>, vol. 8, 2018.","links":{"crossRefLink":"https://doi.org/10.1002/widm.1244"},"title":"Process discovery from event data: Relating models and logs through abstractions"},{"order":"5","displayText":"Normann Decker, Peter Habermehl, Martin Leucker, Daniel Thoma, <i>Application and Theory of Petri Nets and Concurrency</i>, vol. 8489, pp. 130, 2014.","links":{"crossRefLink":"https://doi.org/10.1007/978-3-319-07734-5_8"},"title":""},{"order":"6","displayText":"Thomas Gransden, Neil Walkinshaw, Rajeev Raman, <i>Intelligent Computer Mathematics</i>, vol. 8543, pp. 282, 2014.","links":{"crossRefLink":"https://doi.org/10.1007/978-3-319-08434-3_21"},"title":""},{"order":"7","displayText":"Wei Chen, David Aspinall, Andrew D. Gordon, Charles Sutton, Igor Muttik, <i>Integrated Formal Methods</i>, vol. 9681, pp. 326, 2016.","links":{"crossRefLink":"https://doi.org/10.1007/978-3-319-33693-0_21"},"title":""},{"order":"8","displayText":"Maikel L. van Eck, Natalia Sidorova, Wil M. P. van der Aalst, <i>Business Process Management</i>, vol. 9850, pp. 142, 2016.","links":{"crossRefLink":"https://doi.org/10.1007/978-3-319-45348-4_9"},"title":""},{"order":"9","displayText":"Wojciech Wieczorek, <i>Grammatical Inference</i>, vol. 673, pp. 33, 2017.","links":{"crossRefLink":"https://doi.org/10.1007/978-3-319-46801-3_3"},"title":""},{"order":"10","displayText":"Georgios Giantamidis, Stavros Tripakis, <i>FM 2016: Formal Methods</i>, vol. 9995, pp. 291, 2016.","links":{"crossRefLink":"https://doi.org/10.1007/978-3-319-48989-6_18"},"title":""},{"order":"11","displayText":"Alexandre Petrenko, Florent Avellaneda, Roland Groz, Catherine Oriat, <i>Testing Software and Systems</i>, vol. 10533, pp. 126, 2017.","links":{"crossRefLink":"https://doi.org/10.1007/978-3-319-67549-7_8"},"title":""},{"order":"12","displayText":"Zeynab Sabahi-Kaviani, Fatemeh Ghassemi, Fateme Bajelan, <i>Fundamentals of Software Engineering</i>, vol. 10522, pp. 212, 2017.","links":{"crossRefLink":"https://doi.org/10.1007/978-3-319-68972-2_14"},"title":""},{"order":"13","displayText":"Roland Groz, Keqin Li, Alexandre Petrenko, Muzammil Shahbaz, <i>Testing of Software and Communicating Systems</i>, vol. 5047, pp. 216, 2008.","links":{"crossRefLink":"https://doi.org/10.1007/978-3-540-68524-1_16"},"title":""},{"order":"14","displayText":"Chris Ackermann, Rance Cleaveland, Samuel Huang, Arnab Ray, Charles Shelton, Elizabeth Latronico, <i>Runtime Verification</i>, vol. 6418, pp. 1, 2010.","links":{"crossRefLink":"https://doi.org/10.1007/978-3-642-16612-9_1"},"title":""},{"order":"15","displayText":"Neil Walkinshaw, John Derrick, <i>Formal Methods for Components and Objects</i>, vol. 6286, pp. 272, 2010.","links":{"crossRefLink":"https://doi.org/10.1007/978-3-642-17071-3_14"},"title":""},{"order":"16","displayText":"Sergey A. Shershakov, Anna A. Kalenkova, Irina A. Lomazova, <i>Transactions on Petri Nets and Other Models of Concurrency XII</i>, vol. 10470, pp. 119, 2017.","links":{"crossRefLink":"https://doi.org/10.1007/978-3-662-55862-1_6"},"title":""},{"order":"17","displayText":"Sara Porat, Jerome A. Feldman, \"Learning automata from ordered examples\", <i>Machine Learning</i>, vol. 7, pp. 109, 1991.","links":{"crossRefLink":"https://doi.org/10.1007/BF00114841"},"title":"Learning automata from ordered examples"},{"order":"18","displayText":"A. Raman, P. Andreae, J. Patrick, \"A beam search algorithm for PFSA inference\", <i>Pattern Analysis and Applications</i>, vol. 1, pp. 121, 1998.","links":{"crossRefLink":"https://doi.org/10.1007/BF01237940"},"title":"A beam search algorithm for PFSA inference"},{"order":"19","displayText":"Alex Groce, Klaus Havelund, Gerard Holzmann, Rajeev Joshi, Ru-Gang Xu, \"Establishing flight software reliability: testing model checking constraint-solving monitoring and learning\", <i>Annals of Mathematics and Artificial Intelligence</i>, vol. 70, pp. 315, 2014.","links":{"crossRefLink":"https://doi.org/10.1007/s10472-014-9408-8"},"title":"Establishing flight software reliability: testing, model checking, constraint-solving, monitoring and learning"},{"order":"20","displayText":"Lijie Wen, Wil M. P. van der Aalst, Jianmin Wang, Jiaguang Sun, \"Mining process models with non-free-choice constructs\", <i>Data Mining and Knowledge Discovery</i>, vol. 15, pp. 145, 2007.","links":{"crossRefLink":"https://doi.org/10.1007/s10618-007-0065-y"},"title":"Mining process models with non-free-choice constructs"},{"order":"21","displayText":"Neil Walkinshaw, Bernard Lambeau, Christophe Damas, Kirill Bogdanov, Pierre Dupont, \"STAMINA: a competition to encourage the development and assessment of software model inference techniques\", <i>Empirical Software Engineering</i>, vol. 18, pp. 791, 2013.","links":{"crossRefLink":"https://doi.org/10.1007/s10664-012-9210-3"},"title":"STAMINA: a competition to encourage the development and assessment of software model inference techniques"},{"order":"22","displayText":"Marijn J. H. Heule, Sicco Verwer, \"Software model synthesis using satisfiability solvers\", <i>Empirical Software Engineering</i>, vol. 18, pp. 825, 2013.","links":{"crossRefLink":"https://doi.org/10.1007/s10664-012-9222-z"},"title":"Software model synthesis using satisfiability solvers"},{"order":"23","displayText":"Neil Walkinshaw, Ramsay Taylor, John Derrick, \"Inferring extended finite state machine models from software executions\", <i>Empirical Software Engineering</i>, vol. 21, pp. 811, 2016.","links":{"crossRefLink":"https://doi.org/10.1007/s10664-015-9367-7"},"title":"Inferring extended finite state machine models from software executions"},{"order":"24","displayText":"Pablo Lamela Seijas, Simon Thompson, Miguel \u00c1ngel Francisco, \"Model extraction and test generation from JUnit test suites\", <i>Software Quality Journal</i>, 2018.","links":{"crossRefLink":"https://doi.org/10.1007/s11219-017-9399-x"},"title":"Model extraction and test generation from JUnit test suites"},{"order":"25","displayText":"Roland Groz, Keqin Li, Alexandre Petrenko, \"Integration testing of communicating systems with unknown components\", <i>annals of telecommunications - annales des t\u00e9l\u00e9communications</i>, vol. 70, pp. 107, 2015.","links":{"crossRefLink":"https://doi.org/10.1007/s12243-014-0449-0"},"title":"Integration testing of communicating systems with unknown components"},{"order":"26","displayText":"A.K. Ray, B. Chatterjee, A.K. Majumdar, \"A formal power series approach to the construction of minimal fuzzy automata\", <i>Information Sciences</i>, vol. 55, pp. 189, 1991.","links":{"crossRefLink":"https://doi.org/10.1016/0020-0255(91)90013-K"},"title":"A formal power series approach to the construction of minimal fuzzy automata"},{"order":"27","displayText":"Robert M. Haralick, \"Structural pattern recognition homomorphisms and arrangements\", <i>Pattern Recognition</i>, vol. 10, pp. 223, 1978.","links":{"crossRefLink":"https://doi.org/10.1016/0031-3203(78)90030-4"},"title":"Structural pattern recognition, homomorphisms, and arrangements"},{"order":"28","displayText":"M. Richetin, F. Vernadat, \"Efficient regular grammatical inference for pattern recognition\", <i>Pattern Recognition</i>, vol. 17, pp. 245, 1984.","links":{"crossRefLink":"https://doi.org/10.1016/0031-3203(84)90063-3"},"title":"Efficient regular grammatical inference for pattern recognition"},{"order":"29","displayText":"H. Bunke, A. Sanfeliu, \"Introduction\", <i>Pattern Recognition</i>, vol. 19, pp. 249, 1986.","links":{"crossRefLink":"https://doi.org/10.1016/0031-3203(86)90050-6"},"title":"Introduction"},{"order":"30","displayText":"Mineichi Kudo, Masaru Shimbo, \"Efficient regular grammatical inference techniques by the use of partial similarities and their logical relationships\", <i>Pattern Recognition</i>, vol. 21, pp. 401, 1988.","links":{"crossRefLink":"https://doi.org/10.1016/0031-3203(88)90053-2"},"title":"Efficient regular grammatical inference techniques by the use of partial similarities and their logical relationships"}]},"formulaStrippedArticleTitle":"On the Synthesis of Finite-State Machines from Samples of Their Behavior","nonIeeeCitationCount":"172","contentTypeDisplay":"Journals","patentCitationCount":"1","mlTime":"PT0.854548S","lastupdate":"2021-12-18","title":"On the Synthesis of Finite-State Machines from Samples of Their Behavior","contentType":"periodicals","ieeeCitationCount":"115","publicationNumber":"12"},{"_id":5009021,"paperCitations":{"ieee":[{"order":"1","displayText":"Masson, Gingher, Nakamura, \"A Sampler of Circuit Switching Networks\", <i>Computer</i>, vol. 12, no. 6, pp. 32-48, 1979.","links":{"documentLink":"/document/1658777","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=1658777","pdfSize":"20800KB"},"title":"A Sampler of Circuit Switching Networks"},{"order":"2","displayText":"Lamagna, \"The Complexity of Monotone Networks for Certain Bilinear Forms Routing Problems Sorting and Merging\", <i>Computers IEEE Transactions on</i>, vol. C-28, no. 10, pp. 773-782, 1979.","links":{"documentLink":"/document/1675245","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=1675245","pdfSize":"3006KB"},"title":"The Complexity of Monotone Networks for Certain Bilinear Forms, Routing Problems, Sorting, and Merging"}],"nonIeee":[{"order":"1","displayText":"Ian Parberry, \"A computer-assisted optimal depth lower bound for nine-input sorting networks\", <i>Mathematical Systems Theory</i>, vol. 24, pp. 101, 1991.","links":{"crossRefLink":"https://doi.org/10.1007/BF02090393"},"title":"A computer-assisted optimal depth lower bound for nine-input sorting networks"},{"order":"2","displayText":"Martin Kochol, \"Efficient monotone circuits for threshold functions\", <i>Information Processing Letters</i>, vol. 32, pp. 121, 1989.","links":{"crossRefLink":"https://doi.org/10.1016/0020-0190(89)90011-2"},"title":"Efficient monotone circuits for threshold functions"},{"order":"3","displayText":"Ingo Wegener, \"Boolean functions whose monotone complexity is of size n2log n\", <i>Theoretical Computer Science</i>, vol. 21, pp. 213, 1982.","links":{"crossRefLink":"https://doi.org/10.1016/0304-3975(89)90084-4"},"title":"Boolean functions whose monotone complexity is of size n2log n"},{"order":"4","displayText":"Nicholas PIPPENGER, <i>Algorithms and Complexity</i>, pp. 805, 1990.","links":{"crossRefLink":"https://doi.org/10.1016/B978-0-444-88071-0.50020-5"},"title":""},{"order":"5","displayText":"Michael Codish, Lu\u00eds Cruz-Filipe, Michael Frank, Peter Schneider-Kamp, \"Sorting nine inputs requires twenty-five comparisons\", <i>Journal of Computer and System Sciences</i>, vol. 82, pp. 551, 2016.","links":{"crossRefLink":"https://doi.org/10.1016/j.jcss.2015.11.014"},"title":"Sorting nine inputs requires twenty-five comparisons"},{"order":"6","displayText":"Cristian Fr\u0103sinaru, M\u0103d\u0103lina R\u0103schip, \"Greedy Best-First Search for the Optimal-Size Sorting Network Problem\", <i>Procedia Computer Science</i>, vol. 159, pp. 447, 2019.","links":{"crossRefLink":"https://doi.org/10.1016/j.procs.2019.09.199"},"title":"Greedy Best-First Search for the Optimal-Size Sorting Network Problem"}]},"formulaStrippedArticleTitle":"An Improved Lower Bound for Sorting Networks","nonIeeeCitationCount":"6","contentTypeDisplay":"Journals","patentCitationCount":"0","mlTime":"PT0.091851S","lastupdate":"2021-10-05","title":"An Improved Lower Bound for Sorting Networks","contentType":"periodicals","ieeeCitationCount":"2","publicationNumber":"12"},{"_id":5009023,"paperCitations":{"ieee":[{"order":"1","displayText":"T. Stojanovski, L. Kocarev, \"Chaos-based random number generators-part I: analysis [cryptography]\", <i>Circuits and Systems I: Fundamental Theory and Applications IEEE Transactions on</i>, vol. 48, no. 3, pp. 281-288, 2001.","links":{"documentLink":"/document/915385","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=915385","pdfSize":"159KB"},"title":"Chaos-based random number generators-part I: analysis [cryptography]"},{"order":"2","displayText":"Necmettin Caner G\u00f6v, Mehmet K\u0131van\u00e7 M\u0131h\u00e7ak, Salih Erg\u00fcn, \"True Random Number Generation Via Sampling From Flat Band-Limited Gaussian Processes\", <i>Circuits and Systems I: Regular Papers IEEE Transactions on</i>, vol. 58, no. 5, pp. 1044-1051, 2011.","links":{"documentLink":"/document/5643970","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=5643970","pdfSize":"454KB"},"title":"True Random Number Generation Via Sampling From Flat Band-Limited Gaussian Processes"},{"order":"3","displayText":"D. Morgan, \"Analysis of digital random numbers generated from serial samples of correlated Gaussian noise (Corresp.)\", <i>Information Theory IEEE Transactions on</i>, vol. 27, no. 2, pp. 235-239, 1981.","links":{"documentLink":"/document/1056324","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=1056324","pdfSize":"559KB"},"title":"Analysis of digital random numbers generated from serial samples of correlated Gaussian noise (Corresp.)"},{"order":"4","displayText":"J.D. Boyes, \"Binary Noise Sources Incorporating Modulo-N Dividers\", <i>Computers IEEE Transactions on</i>, vol. C-23, no. 5, pp. 550-552, 1974.","links":{"documentLink":"/document/1672573","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=1672573","pdfSize":"544KB"},"title":"Binary Noise Sources Incorporating Modulo-N Dividers"}],"nonIeee":[{"order":"1","displayText":"Aivar A. Lorenc, \"On the synthesis of generators of stable probability distributions\", <i>Information and Control</i>, vol. 24, pp. 212, 1974.","links":{"crossRefLink":"https://doi.org/10.1016/S0019-9958(74)80037-9"},"title":"On the synthesis of generators of stable probability distributions"},{"order":"2","displayText":"Aivar A. Lorenc, \"Transformers of markov chains\", <i>Information and Control</i>, vol. 31, pp. 295, 1976.","links":{"crossRefLink":"https://doi.org/10.1016/S0019-9958(76)80010-1"},"title":"Transformers of markov chains"},{"order":"3","displayText":"Michael Gude,, \"Concept for a High Performance Random Number Generator Based on Physical Random Phenomena\", <i>Frequenz</i>, vol. 39, pp. 187, 1985.","links":{"crossRefLink":"https://doi.org/10.1515/FREQ.1985.39.7-8.187"},"title":"Concept for a High Performance Random Number Generator Based on Physical Random Phenomena"}]},"formulaStrippedArticleTitle":"Optimum Choice of Noise Frequency Band and Sampling Rate for Generating Random Binary Digits from Clipped White Noise","nonIeeeCitationCount":"3","contentTypeDisplay":"Journals","patentCitationCount":"6","mlTime":"PT0.055485S","lastupdate":"2021-11-20","title":"Optimum Choice of Noise Frequency Band and Sampling Rate for Generating Random Binary Digits from Clipped White Noise","contentType":"periodicals","ieeeCitationCount":"4","publicationNumber":"12"},{"_id":5009039,"paperCitations":{"ieee":[{"order":"1","displayText":"T. Lang, P. Montuschi, \"Higher radix square root with prescaling\", <i>Computers IEEE Transactions on</i>, vol. 41, no. 8, pp. 996-1009, 1992.","links":{"documentLink":"/document/156542","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=156542","pdfSize":"1048KB"},"title":"Higher radix square root with prescaling"},{"order":"2","displayText":"E.M. Schwarz, M.J. Flynn, \"Hardware starting approximation method and its application to the square root operation\", <i>Computers IEEE Transactions on</i>, vol. 45, no. 12, pp. 1356-1369, 1996.","links":{"documentLink":"/document/545966","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=545966","pdfSize":"1491KB"},"title":"Hardware starting approximation method and its application to the square root operation"},{"order":"3","displayText":"L. Ciminiera, P. Montuschi, \"Higher radix square rooting\", <i>Computers IEEE Transactions on</i>, vol. 39, no. 10, pp. 1220-1231, 1990.","links":{"documentLink":"/document/59853","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=59853","pdfSize":"1152KB"},"title":"Higher radix square rooting"},{"order":"4","displayText":"T. Lang, P. Montuschi, \"Very high radix square root with prescaling and rounding and a combined division/square root unit\", <i>Computers IEEE Transactions on</i>, vol. 48, no. 8, pp. 827-841, 1999.","links":{"documentLink":"/document/795124","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=795124","pdfSize":"332KB"},"title":"Very high radix square root with prescaling and rounding and a combined division/square root unit"},{"order":"5","displayText":"M.J. Schulte, J.E. Stine, \"Approximating elementary functions with symmetric bipartite tables\", <i>Computers IEEE Transactions on</i>, vol. 48, no. 8, pp. 842-847, 1999.","links":{"documentLink":"/document/795125","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=795125","pdfSize":"192KB"},"title":"Approximating elementary functions with symmetric bipartite tables"},{"order":"6","displayText":"M.D. Ercegovac, L. Imbert, D.W. Matula, J.-M. Muller, G. Wei, \"Improving Goldschmidt division square root and square root reciprocal\", <i>Computers IEEE Transactions on</i>, vol. 49, no. 7, pp. 759-763, 2000.","links":{"documentLink":"/document/863046","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=863046","pdfSize":"219KB"},"title":"Improving Goldschmidt division, square root, and square root reciprocal"},{"order":"7","displayText":"G.R.L. Sohie, K.L. Kloker, \"A digital signal processor with IEEE floating-point arithmetic\", <i>Micro IEEE</i>, vol. 8, no. 6, pp. 49-67, 1988.","links":{"documentLink":"/document/16780","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=16780","pdfSize":"1664KB"},"title":"A digital signal processor with IEEE floating-point arithmetic"},{"order":"8","displayText":"Wanming Chu, Yamin Li, \"Cost/performance tradeoff of n-select square root implementations\", <i>Computer Architecture Conference 2000. ACAC 2000. 5th Australasian</i>, pp. 9-16, 2000.","links":{"documentLink":"/document/824317","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=824317","pdfSize":"98KB"},"title":"Cost/performance tradeoff of n-select square root implementations"},{"order":"9","displayText":"Dejan Markovic, Brian Richards, Robert W. Brodersen, \"Technology Driven DSP Architecture Optimization within a High-Level Block Diagram Based Design Flow\", <i>Signals Systems and Computers 2006. ACSSC '06. Fortieth Asilomar Conference on</i>, pp. 89-93, 2006.","links":{"documentLink":"/document/4176519","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=4176519","pdfSize":"5739KB"},"title":"Technology Driven DSP Architecture Optimization within a High-Level Block Diagram Based Design Flow"},{"order":"10","displayText":"E.M. Schwarz, M.J. Flynn, \"Hardware starting approximation for the square root operation\", <i>Computer Arithmetic 1993. Proceedings. 11th Symposium on</i>, pp. 103-111, 1993.","links":{"documentLink":"/document/378103","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=378103","pdfSize":"792KB"},"title":"Hardware starting approximation for the square root operation"},{"order":"11","displayText":"H. Kwan, R.L. Nelson, E.E. Swartzlander, \"Cascaded implementation of an iterative inverse-square-root algorithm with overflow lookahead\", <i>Computer Arithmetic 1995. Proceedings of the 12th Symposium on</i>, pp. 115-122, 1995.","links":{"documentLink":"/document/465369","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=465369","pdfSize":"655KB"},"title":"Cascaded implementation of an iterative inverse-square-root algorithm, with overflow lookahead"},{"order":"12","displayText":"M. Ito, N. Takagi, S. Yajima, \"Efficient initial approximation and fast converging methods for division and square root\", <i>Computer Arithmetic 1995. Proceedings of the 12th Symposium on</i>, pp. 2-9, 1995.","links":{"documentLink":"/document/465383","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=465383","pdfSize":"666KB"},"title":"Efficient initial approximation and fast converging methods for division and square root"},{"order":"13","displayText":"E.M. Schwarz, R.M. Averill, L.J. Sigal, \"A radix-8 CMOS S/390 multiplier\", <i>Computer Arithmetic 1997. Proceedings. 13th IEEE Symposium on</i>, pp. 2-9, 1997.","links":{"documentLink":"/document/614873","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=614873","pdfSize":"852KB"},"title":"A radix-8 CMOS S/390 multiplier"},{"order":"14","displayText":"M.J. Schulte, J.E. Stine, \"Symmetric bipartite tables for accurate function approximation\", <i>Computer Arithmetic 1997. Proceedings. 13th IEEE Symposium on</i>, pp. 175-183, 1997.","links":{"documentLink":"/document/614893","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=614893","pdfSize":"752KB"},"title":"Symmetric bipartite tables for accurate function approximation"},{"order":"15","displayText":"M.J. Schulte, K.E. Wires, \"High-speed inverse square roots\", <i>Computer Arithmetic 1999. Proceedings. 14th IEEE Symposium on</i>, pp. 124-131, 1999.","links":{"documentLink":"/document/762837","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=762837","pdfSize":"142KB"},"title":"High-speed inverse square roots"},{"order":"16","displayText":"A. Naini, A. Dhablania, W. James, D. Das Sarma, \"1 GHz HAL SPARC64/sup R/ Dual Floating Point Unit with RAS features\", <i>Computer Arithmetic 2001. Proceedings. 15th IEEE Symposium on</i>, pp. 173-183, 2001.","links":{"documentLink":"/document/930117","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=930117","pdfSize":"1038KB"},"title":"1 GHz HAL SPARC64/sup R/ Dual Floating Point Unit with RAS features"},{"order":"17","displayText":"M.J. Schulte, E.E. Swartzlander, \"A variable-precision interval arithmetic processor\", <i>Application Specific Array Processors 1994. Proceedings. International Conference on</i>, pp. 248-258, 1994.","links":{"documentLink":"/document/331799","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=331799","pdfSize":"562KB"},"title":"A variable-precision interval arithmetic processor"},{"order":"18","displayText":"Abul Hasnat, Tanima Bhattacharyya, Atanu Dey, Santanu Halder, Debotosh Bhattacharjee, \"A fast FPGA based architecture for computation of square root and Inverse Square Root\", <i>Devices for Integrated Circuit (DevIC) 2017</i>, pp. 383-387, 2017.","links":{"documentLink":"/document/8073975","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=8073975","pdfSize":"490KB"},"title":"A fast FPGA based architecture for computation of square root and Inverse Square Root"},{"order":"19","displayText":"Yamin Li, Wanming Chu, \"Implementation of single precision floating point square root on FPGAs\", <i>Field-Programmable Custom Computing Machines 1997. Proceedings. The 5th Annual IEEE Symposium on</i>, pp. 226-232, 1997.","links":{"documentLink":"/document/624623","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=624623","pdfSize":"591KB"},"title":"Implementation of single precision floating point square root on FPGAs"},{"order":"20","displayText":"Abhishek Seth, Woon-Seng Gan, \"Fixed-point square roots\", <i>Acoustics Speech and Signal Processing (ICASSP) 2012 IEEE International Conference on</i>, pp. 1725-1728, 2012.","links":{"documentLink":"/document/6288231","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=6288231","pdfSize":"463KB"},"title":"Fixed-point square roots"},{"order":"21","displayText":"Dejan Markovic, Borivoje Nikolic, Robert W. Brodersen, \"Power and Area Efficient VLSI Architectures for Communication Signal Processing\", <i>Communications 2006. ICC '06. IEEE International Conference on</i>, vol. 7, pp. 3223-3228, 2006.","links":{"documentLink":"/document/4024685","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=4024685","pdfSize":"388KB"},"title":"Power and Area Efficient VLSI Architectures for Communication Signal Processing"},{"order":"22","displayText":"Yamin Li, Wanming Chu, \"Parallel-array implementations of a non-restoring square root algorithm\", <i>Computer Design: VLSI in Computers and Processors 1997. ICCD '97. Proceedings. 1997 IEEE International Conference on</i>, pp. 690-695, 1997.","links":{"documentLink":"/document/628940","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=628940","pdfSize":"1132KB"},"title":"Parallel-array implementations of a non-restoring square root algorithm"},{"order":"23","displayText":"K N Vijeyakumar, V Sumathy, P Vasakipriya, A Dinesh Babu, \"FPGA implementation of Low Power High Speed square root circuits\", <i>Computational Intelligence & Computing Research (ICCIC) 2012 IEEE International Conference on</i>, pp. 1-5, 2012.","links":{"documentLink":"/document/6510178","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=6510178","pdfSize":"678KB"},"title":"FPGA implementation of Low Power High Speed square root circuits"},{"order":"24","displayText":"Puneet Kachhwal, Bikash Chandra Rout, \"Novel square root algorithm and its FPGA implementation\", <i>Signal Propagation and Computer Technology (ICSPCT) 2014 International Conference on</i>, pp. 158-162, 2014.","links":{"documentLink":"/document/6884970","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=6884970","pdfSize":"1434KB"},"title":"Novel square root algorithm and its FPGA implementation"},{"order":"25","displayText":"Ni-Chun Wang, Ezio Biglieri, Kung Yao, \"Systolic arrays for lattice-reduction-aided mimo detection\", <i>Communications and Networks Journal of</i>, vol. 13, no. 5, pp. 481-493, 2011.","links":{"documentLink":"/document/6112305","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=6112305","pdfSize":"2602KB"},"title":"Systolic arrays for lattice-reduction-aided mimo detection"},{"order":"26","displayText":"Dejan Markovic, Cheng C. Wang, Louis P. Alarcon, Tsung-Te Liu, Jan M. Rabaey, \"Ultralow-Power Design in Near-Threshold Region\", <i>Proceedings of the IEEE</i>, vol. 98, no. 2, pp. 237-252, 2010.","links":{"documentLink":"/document/5395771","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=5395771","pdfSize":"1544KB"},"title":"Ultralow-Power Design in Near-Threshold Region"},{"order":"27","displayText":"Dejan Markovic, Borivoje Nikolic, Robert W. Brodersen, \"Power and Area Minimization for Multidimensional Signal Processing\", <i>Solid-State Circuits IEEE Journal of</i>, vol. 42, no. 4, pp. 922-934, 2007.","links":{"documentLink":"/document/4140591","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=4140591","pdfSize":"2177KB"},"title":"Power and Area Minimization for Multidimensional Signal Processing"},{"order":"28","displayText":"Michael Andrews, \"Mathematical Microprocessor Software: A x Comparison\", <i>Micro IEEE</i>, vol. 2, no. 2, pp. 63-79, 1982.","links":{"documentLink":"/document/4070781","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=4070781","pdfSize":"11080KB"},"title":"Mathematical Microprocessor Software: A x Comparison"},{"order":"29","displayText":"Abhishek Seth, Woon-Seng Gan, \"Fixed-Point Square Roots Using L-b Truncation [DSP Tips and Tricks]\", <i>Signal Processing Magazine IEEE</i>, vol. 28, no. 6, pp. 149-153, 2011.","links":{"documentLink":"/document/6021881","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=6021881","pdfSize":"233KB"},"title":"Fixed-Point Square Roots Using L-b Truncation [DSP Tips and Tricks]"},{"order":"30","displayText":"S.C. Kak, A.O. Barbir, \"The Brahmagupta algorithm for square rooting\", <i>System Theory 1989. Proceedings. Twenty-First Southeastern Symposium on</i>, pp. 456-459, 1989.","links":{"documentLink":"/document/72510","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=72510","pdfSize":"231KB"},"title":"The Brahmagupta algorithm for square rooting"}],"nonIeee":[{"order":"1","displayText":"Abhishek Seth, Woon-Seng Gan, <i>Streamlining Digital Signal Processing</i>, pp. 307, 2012.","links":{"crossRefLink":"https://doi.org/10.1002/9781118316948.ch32"},"title":""},{"order":"2","displayText":"Hossam A. H. Fahmy, <i>Embedded Systems Design with Special Arithmetic and Number Systems</i>, pp. 89, 2017.","links":{"crossRefLink":"https://doi.org/10.1007/978-3-319-49742-6_5"},"title":""},{"order":"3","displayText":"Kent E. Wires, Michael J. Schulte, \"Reciprocal and Reciprocal Square Root Units with Operand Modification and Multiplication\", <i>Journal of VLSI signal processing systems for signal, image and video technology</i>, vol. 42, pp. 257, 2006.","links":{"crossRefLink":"https://doi.org/10.1007/s11265-006-4186-0"},"title":"Reciprocal and Reciprocal Square Root Units with Operand Modification and Multiplication"},{"order":"4","displayText":"J. Demsky, M. Schlesinger, R.D. Kent, \"Micro/mini computer program for calculating the square root of rationals at arbitrary precision\", <i>Computer Physics Communications</i>, vol. 29, pp. 237, 1983.","links":{"crossRefLink":"https://doi.org/10.1016/0010-4655(83)90004-8"},"title":"Micro/mini computer program for calculating the square root of rationals at arbitrary precision"},{"order":"5","displayText":"Michael Andrews, \"Influence of architecture on numerical algorithms\", <i>Microprocessors</i>, vol. 2, pp. 130, 1978.","links":{"crossRefLink":"https://doi.org/10.1016/0308-5953(78)90004-1"},"title":"Influence of architecture on numerical algorithms"},{"order":"6","displayText":"Milo\u0161 D. Ercegovac, Tom\u00e1s Lang, <i>Digital Arithmetic</i>, pp. 367, 2004.","links":{"crossRefLink":"https://doi.org/10.1016/B978-155860798-9/50009-9"},"title":""},{"order":"7","displayText":"<i>Digital Arithmetic</i>, pp. 649, 2004.","links":{"crossRefLink":"https://doi.org/10.1016/B978-155860798-9/50014-2"},"title":""},{"order":"8","displayText":"Ranjani Parthasarathi, Ashok Jhunjhunwala, \"Multiple precision square root using the Dwandwa square-root algorithm\", <i>Journal of Systems Architecture</i>, vol. 44, pp. 143, 1997.","links":{"crossRefLink":"https://doi.org/10.1016/S1383-7621(97)00006-4"},"title":"Multiple precision square root using the Dwandwa square-root algorithm"},{"order":"9","displayText":"Peter Kornerup, Jean-Michel Muller, \"Choosing starting values for certain Newton\u2013Raphson iterations\", <i>Theoretical Computer Science</i>, vol. 351, pp. 101, 2006.","links":{"crossRefLink":"https://doi.org/10.1016/j.tcs.2005.09.056"},"title":"Choosing starting values for certain Newton\u2013Raphson iterations"},{"order":"10","displayText":"Rezaul Alam Chowdhury, M. Kaykobad, \"Calculating the square root with arbitrary order of convergence\", <i>International Journal of Computer Mathematics</i>, vol. 75, pp. 297, 2000.","links":{"crossRefLink":"https://doi.org/10.1080/00207160008804985"},"title":"Calculating the square root with arbitrary order of convergence"},{"order":"11","displayText":"Arindam Banerjee, Aniruddha Ghosh, Mainuck Das, \"High Performance Novel Square Root Architecture Using Ancient Indian Mathematics for High Speed Signal Processing\", <i>Advances in Pure Mathematics</i>, vol. 05, pp. 428, 2015.","links":{"crossRefLink":"https://doi.org/10.4236/apm.2015.58042"},"title":"High Performance Novel Square Root Architecture Using Ancient Indian Mathematics for High Speed Signal Processing"},{"order":"12","displayText":"Jorge H. L\u00f3pez, Johans Restrepo, Jorge E. Tob\u00f3n, \"IMPLEMENTATION OF AN ALGORITHM FOR SQUARE ROOT COMPUTATION IN AN FPGA ARRAY BY USING FIXED POINT REPRESENTATION\", <i>MOMENTO</i>, pp. 41, 2018.","links":{"crossRefLink":"https://doi.org/10.15446/mo.n57.70377"},"title":"IMPLEMENTATION OF AN ALGORITHM FOR SQUARE ROOT COMPUTATION IN AN FPGA ARRAY BY USING FIXED POINT REPRESENTATION"},{"order":"13","displayText":"Michael J. Schulte, Earl E. Swartzlander, \"A software interface and hardware design for variable-precision interval arithmetic\", <i>Reliable Computing</i>, vol. 1, pp. 325, 1995.","links":{"crossRefLink":"https://doi.org/10.1007/BF02385262"},"title":"A software interface and hardware design for variable-precision interval arithmetic"},{"order":"14","displayText":"Dejan Markovi\u0107, Robert W. Brodersen, <i>DSP Architecture Design Essentials</i>, pp. 91, 2012.","links":{"crossRefLink":"https://doi.org/10.1007/978-1-4419-9660-2_6"},"title":""},{"order":"15","displayText":"Mart\u00edn V\u00e1zquez, Marcelo Tosini, Lucas Leiva, \"Radix-10 Restoring Square Root for 6-input LUTs Programmable Devices\", <i>Circuits, Systems, and Signal Processing</i>, 2020.","links":{"crossRefLink":"https://doi.org/10.1007/s00034-020-01571-y"},"title":"Radix-10 Restoring Square Root for 6-input LUTs Programmable Devices"},{"order":"16","displayText":"Yuheng Yang, Qing Yuan, Jian Liu, \"A Low-Cost High Radix Floating-Point Square-Root Circuit\", <i>Electronics</i>, vol. 10, pp. 1988, 2021.","links":{"crossRefLink":"https://doi.org/10.3390/electronics10161988"},"title":"A Low-Cost High Radix Floating-Point Square-Root Circuit"}]},"formulaStrippedArticleTitle":"Some Properties of Iterative Square-Rooting Methods Using High-Speed Multiplication","nonIeeeCitationCount":"16","contentTypeDisplay":"Journals","patentCitationCount":"10","mlTime":"PT1.08668S","lastupdate":"2021-09-18","title":"Some Properties of Iterative Square-Rooting Methods Using High-Speed Multiplication","contentType":"periodicals","ieeeCitationCount":"34","publicationNumber":"12"},{"_id":5009041,"formulaStrippedArticleTitle":"A New Representation for Faults in Combinational Digital Circuits","paperCitations":{"ieee":[{"order":"1","displayText":"K. Lai, P.K. Lala, \"Multiple fault detection in fan-out free circuits using minimal single fault test set\", <i>Computers IEEE Transactions on</i>, vol. 45, no. 6, pp. 763-765, 1996.","links":{"documentLink":"/document/506433","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=506433","pdfSize":"287KB"},"title":"Multiple fault detection in fan-out free circuits using minimal single fault test set"},{"order":"2","displayText":"T. Markas, M. Royals, N. Kanopoulos, \"On distributed fault simulation\", <i>Computer</i>, vol. 23, no. 1, pp. 40-52, 1990.","links":{"documentLink":"/document/48798","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=48798","pdfSize":"1054KB"},"title":"On distributed fault simulation"},{"order":"3","displayText":"J.E. Chen, C.L. Lee, W.Z. Shen, \"Single-fault fault-collapsing analysis in sequential logic circuits\", <i>Computer-Aided Design of Integrated Circuits and Systems IEEE Transactions on</i>, vol. 10, no. 12, pp. 1559-1568, 1991.","links":{"documentLink":"/document/103505","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=103505","pdfSize":"992KB"},"title":"Single-fault fault-collapsing analysis in sequential logic circuits"},{"order":"4","displayText":"G. Hachtel, R.M. Jacoby, K. Keutzer, C.R. Morrison, \"On properties of algebraic transformations and the synthesis of multifault-irredundant circuits\", <i>Computer-Aided Design of Integrated Circuits and Systems IEEE Transactions on</i>, vol. 11, no. 3, pp. 313-321, 1992.","links":{"documentLink":"/document/124418","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=124418","pdfSize":"1021KB"},"title":"On properties of algebraic transformations and the synthesis of multifault-irredundant circuits"},{"order":"5","displayText":"W.-B. Jone, P.H. Madden, \"Multiple fault testing using minimal single fault test set for fanout-free circuits\", <i>Computer-Aided Design of Integrated Circuits and Systems IEEE Transactions on</i>, vol. 12, no. 1, pp. 149-157, 1993.","links":{"documentLink":"/document/184851","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=184851","pdfSize":"921KB"},"title":"Multiple fault testing using minimal single fault test set for fanout-free circuits"},{"order":"6","displayText":"J.L.A. Hughes, \"Multiple fault detection using single fault test sets\", <i>Computer-Aided Design of Integrated Circuits and Systems IEEE Transactions on</i>, vol. 7, no. 1, pp. 100-108, 1988.","links":{"documentLink":"/document/3137","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=3137","pdfSize":"1066KB"},"title":"Multiple fault detection using single fault test sets"},{"order":"7","displayText":"F.J. Ferguson, \"Detection of multiple faults in MOS circuits\", <i>Computer-Aided Design of Integrated Circuits and Systems IEEE Transactions on</i>, vol. 9, no. 9, pp. 1009-1014, 1990.","links":{"documentLink":"/document/59077","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=59077","pdfSize":"804KB"},"title":"Detection of multiple faults in MOS circuits"},{"order":"8","displayText":"Yong Chang Kim, V.D. Agrawal, K.K. Saluja, \"Multiple faults: modeling simulation and test\", <i>Design Automation Conference 2002. Proceedings of ASP-DAC 2002. 7th Asia and South Pacific and the 15th International Conference on VLSI Design. Proceedings.</i>, pp. 592-597, 2002.","links":{"documentLink":"/document/995000","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=995000","pdfSize":"318KB"},"title":"Multiple faults: modeling, simulation and test"},{"order":"9","displayText":"J.E. Chen, Chung Len Lee, Wen Zen Shen, Beyin Chen, \"Fanout fault analysis for digital logic circuits\", <i>Test Symposium 1995. Proceedings of the Fourth Asian</i>, pp. 33-39, 1995.","links":{"documentLink":"/document/485313","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=485313","pdfSize":"660KB"},"title":"Fanout fault analysis for digital logic circuits"},{"order":"10","displayText":"R.G. Bennetts, R.V. Scott, \"Recent Developments in the Theory and Practice of Testable Logic Design*\", <i>Computer</i>, vol. 9, no. 6, pp. 47-63, 1976.","links":{"documentLink":"/document/1647388","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=1647388","pdfSize":"4341KB"},"title":"Recent Developments in the Theory and Practice of Testable Logic Design*"},{"order":"11","displayText":"E. Calia, A. Lioy, \"Handling faults in a VLSI CAD environment\", <i>CompEuro '91. Advanced Computer Technology Reliable Systems and Applications. 5th Annual European Computer Conference. Proceedings.</i>, pp. 219-223, 1991.","links":{"documentLink":"/document/257385","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=257385","pdfSize":"389KB"},"title":"Handling faults in a VLSI CAD environment"},{"order":"12","displayText":"C.W. Cha, \"A Testing Strategy for PLAs\", <i>Design Automation 1978. 15th Conference on</i>, pp. 326-334, 1978.","links":{"documentLink":"/document/1585193","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=1585193","pdfSize":"399KB"},"title":"A Testing Strategy for PLAs"},{"order":"13","displayText":"M. Malek, A.K. Bose, \"Functional Simulation and Fault Diagnosis\", <i>Design Automation 1978. 15th Conference on</i>, pp. 340-346, 1978.","links":{"documentLink":"/document/1585195","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=1585195","pdfSize":"552KB"},"title":"Functional Simulation and Fault Diagnosis"},{"order":"14","displayText":"C.W. Cha, \"Multiple Fault Diagnosis in Combinational Networks\", <i>Design Automation 1979. 16th Conference on</i>, pp. 149-155, 1979.","links":{"documentLink":"/document/1600102","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=1600102","pdfSize":"969KB"},"title":"Multiple Fault Diagnosis in Combinational Networks"},{"order":"15","displayText":"R.K.K.R. Sandireddy, V.D. Agrawal, \"Diagnostic and detection fault collapsing for multiple output circuits\", <i>Design Automation and Test in Europe 2005. Proceedings</i>, pp. 1014-1019 Vol. 2, 2005.","links":{"documentLink":"/document/1395722","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=1395722","pdfSize":"142KB"},"title":"Diagnostic and detection fault collapsing for multiple output circuits"},{"order":"16","displayText":"M.L. Flotted, C. Landrault, S. Pravossoudovitch, \"Fault modelling and fault equivalence in CMOS technology\", <i>Design Automation Conference 1990. EDAC. Proceedings of the European</i>, pp. 407-412, 1990.","links":{"documentLink":"/document/136682","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=136682","pdfSize":"598KB"},"title":"Fault modelling and fault equivalence in CMOS technology"},{"order":"17","displayText":"Y. Karkouri, E.M. Aboulhamid, E. Cerny, \"Test pattern generation for multiple stuck-at faults\", <i>European Test Conference 1993. Proceedings of ETC 93. Third</i>, pp. 230-239, 1993.","links":{"documentLink":"/document/246557","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=246557","pdfSize":"1020KB"},"title":"Test pattern generation for multiple stuck-at faults"},{"order":"18","displayText":"M.K. Srinivas, J. Jacob, V.D. Agrawal, \"Finite state machine testing based on growth and disappearance faults\", <i>Fault-Tolerant Computing 1992. FTCS-22. Digest of Papers. Twenty-Second International Symposium on</i>, pp. 238-245, 1992.","links":{"documentLink":"/document/243578","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=243578","pdfSize":"700KB"},"title":"Finite state machine testing based on growth and disappearance faults"},{"order":"19","displayText":"J. Jacob, V.D. Agrawal, \"Functional Test Generation for Sequential Circuits\", <i>VLSI Design 1992. Proceedings. The Fifth International Conference on</i>, pp. 17-24, 1992.","links":{"documentLink":"/document/658015","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=658015","pdfSize":"735KB"},"title":"Functional Test Generation for Sequential Circuits"},{"order":"20","displayText":"A. Lioy, \"Fault modelling and collapsing in MOS circuits\", <i>Circuits and Systems 1988. IEEE International Symposium on</i>, pp. 685-688 vol.1, 1988.","links":{"documentLink":"/document/15018","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=15018","pdfSize":"245KB"},"title":"Fault modelling and collapsing in MOS circuits"},{"order":"21","displayText":"M.L. Flottes, C. Landrault, S. Paul, S. Pravossoudovitch, \"Goovtant: an efficient mixed level ATPG to test realistic faults in complex CMOS circuits\", <i>Circuits and Systems 1992. ISCAS '92. Proceedings. 1992 IEEE International Symposium on</i>, vol. 1, pp. 387-390 vol.1, 1992.","links":{"documentLink":"/document/229932","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=229932","pdfSize":"315KB"},"title":"Goovtant: an efficient mixed level ATPG to test realistic faults in complex CMOS circuits"},{"order":"22","displayText":"A. Sang-In, P.Y.K. Cheung, \"A method of representative fault selection in digital circuits for ATPG\", <i>Circuits and Systems (ISCAS) 1994 IEEE International Symposium on</i>, vol. 1, pp. 73-76 vol.1, 1994.","links":{"documentLink":"/document/408758","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=408758","pdfSize":"347KB"},"title":"A method of representative fault selection in digital circuits for ATPG"},{"order":"23","displayText":"Hui Min Wang, Chung Len Lee, J.E. Chen, \"Fault analysis on two-level (K+1)-valued logic circuits\", <i>Multiple-Valued Logic 1992. Proceedings. Twenty-Second International Symposium on</i>, pp. 181-188, 1992.","links":{"documentLink":"/document/186793","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=186793","pdfSize":"376KB"},"title":"Fault analysis on two-level (K+1)-valued logic circuits"},{"order":"24","displayText":"R.W. Wieler, Z. Zhang, R.D. McLeod, \"Using an FPGA based computer as a hardware emulator for built-in self-test structures\", <i>Rapid System Prototyping 1994. Shortening the Path from Specification to Prototype. Proceedings. Fifth International Workshop on</i>, pp. 16-21, 1994.","links":{"documentLink":"/document/315913","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=315913","pdfSize":"463KB"},"title":"Using an FPGA based computer as a hardware emulator for built-in self-test structures"},{"order":"25","displayText":"Raimund Ubar, Sergei Kostin, Jaan Raik, \"About robustness of test patterns regarding multiple faults\", <i>Test Workshop (LATW) 2012 13th Latin American</i>, pp. 1-6, 2012.","links":{"documentLink":"/document/6261243","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=6261243","pdfSize":"1153KB"},"title":"About robustness of test patterns regarding multiple faults"},{"order":"26","displayText":"Toral Shah, Anzhela Matrosova, Binod Kumar, Masahiro Fujita, Virendra Singh, \"Testing multiple stuck-at faults of ROBDD based combinational circuit design\", <i>Test Symposium (LATS) 2017 18th IEEE Latin American</i>, pp. 1-6, 2017.","links":{"documentLink":"/document/7906753","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=7906753","pdfSize":"553KB"},"title":"Testing multiple stuck-at faults of ROBDD based combinational circuit design"},{"order":"27","displayText":"Williams, Parker, \"Testing Logic Networks and Designing for Testability\", <i>Computer</i>, vol. 12, no. 10, pp. 9-21, 1979.","links":{"documentLink":"/document/1658490","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=1658490","pdfSize":"15176KB"},"title":"Testing Logic Networks and Designing for Testability"},{"order":"28","displayText":"Buehler, Sievers, \"Off Line Built-in Test Techniques for VLSI Circuits\", <i>Computer</i>, vol. 15, no. 6, pp. 69-82, 1982.","links":{"documentLink":"/document/1654052","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=1654052","pdfSize":"3438KB"},"title":"Off Line, Built-in Test Techniques for VLSI Circuits"},{"order":"29","displayText":"T.W. Williams, K.P. Parker, \"Design for testability\u2014A survey\", <i>Proceedings of the IEEE</i>, vol. 71, no. 1, pp. 98-112, 1983.","links":{"documentLink":"/document/1456799","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=1456799","pdfSize":"1614KB"},"title":"Design for testability\u2014A survey"},{"order":"30","displayText":"J.A. Abraham, W.K. Fuchs, \"Fault and error models for VLSI\", <i>Proceedings of the IEEE</i>, vol. 74, no. 5, pp. 639-654, 1986.","links":{"documentLink":"/document/1457796","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=1457796","pdfSize":"1461KB"},"title":"Fault and error models for VLSI"}],"nonIeee":[{"order":"1","displayText":"Wuudiann Ke, P. R. Menon, \"Multifault and delay-fault testability of multilevel circuits\", <i>Journal of Electronic Testing</i>, vol. 6, pp. 333, 1995.","links":{"crossRefLink":"https://doi.org/10.1007/BF00996442"},"title":"Multifault and delay-fault testability of multilevel circuits"},{"order":"2","displayText":"Toral Shah, Anzhela Matrosova, Masahiro Fujita, Virendra Singh, \"Multiple Stuck-at Fault Testability Analysis of ROBDD Based Combinational Circuit Design\", <i>Journal of Electronic Testing</i>, vol. 34, pp. 53, 2018.","links":{"crossRefLink":"https://doi.org/10.1007/s10836-018-5703-3"},"title":"Multiple Stuck-at Fault Testability Analysis of ROBDD Based Combinational Circuit Design"},{"order":"3","displayText":"Zhuo Wang, Kyong Ho Lee, Naveen Verma, \"Hardware Specialization in Low-power Sensing Applications to Address Energy and Resilience\", <i>Journal of Signal Processing Systems</i>, vol. 78, pp. 49, 2015.","links":{"crossRefLink":"https://doi.org/10.1007/s11265-014-0931-y"},"title":"Hardware Specialization in Low-power Sensing Applications to Address Energy and Resilience"},{"order":"4","displayText":"S. Hong, S.A. Szygenda, \"MNFP \u2014 a new technique for efficient digital fault simulation\", <i>Computer-Aided Design</i>, vol. 10, pp. 46, 1978.","links":{"crossRefLink":"https://doi.org/10.1016/0010-4485(78)90009-X"},"title":"MNFP \u2014 a new technique for efficient digital fault simulation"},{"order":"5","displayText":"T.-Y. Kuo, J.-F. Wang, J.-Y. Lee, \"Enhancing the multiple-fault detection of single-fault test sets\", <i>Computer-Aided Design</i>, vol. 24, pp. 243, 1992.","links":{"crossRefLink":"https://doi.org/10.1016/0010-4485(92)90077-N"},"title":"Enhancing the multiple-fault detection of single-fault test sets"},{"order":"6","displayText":"P. DesMarais, S. Williams, \"System diagnosis with FLIP\", <i>Microelectronics Reliability</i>, vol. 17, pp. 47, 1978.","links":{"crossRefLink":"https://doi.org/10.1016/0026-2714(78)91136-8"},"title":"System diagnosis with FLIP"},{"order":"7","displayText":"Suresh Rai, K.K. Aggarwal, \"Derivation of minimum length fault tests for combinational circuits\", <i>Microelectronics Reliability</i>, vol. 19, pp. 275, 1979.","links":{"crossRefLink":"https://doi.org/10.1016/0026-2714(79)90347-0"},"title":"Derivation of minimum length fault tests for combinational circuits"},{"order":"8","displayText":"<i>Reliable Computer Systems</i>, pp. 845, 1992.","links":{"crossRefLink":"https://doi.org/10.1016/B978-1-55558-075-9.50025-9"},"title":""},{"order":"9","displayText":"TONG WU, YAO-SHENG ZHANG, \"Multistep fault-collapsing method for spectral signature detecting in combinational networks\", <i>International Journal of Electronics</i>, vol. 68, pp. 647, 1990.","links":{"crossRefLink":"https://doi.org/10.1080/00207219008921208"},"title":"Multistep fault-collapsing method for spectral signature detecting in combinational networks"},{"order":"10","displayText":"P. K. Lui, J. C. Muzio, \"Constrained parity testing\", <i>Journal of Electronic Testing</i>, vol. 2, pp. 279, 1991.","links":{"crossRefLink":"https://doi.org/10.1007/BF00135443"},"title":"Constrained parity testing"},{"order":"11","displayText":"James Jacob, Vishwani D. Agrawal, \"Multiple fault detection in two-level multi-output circuits\", <i>Journal of Electronic Testing</i>, vol. 3, pp. 171, 1992.","links":{"crossRefLink":"https://doi.org/10.1007/BF00137254"},"title":"Multiple fault detection in two-level multi-output circuits"},{"order":"12","displayText":"Jwu E. Chen, Chung Len Lee, Wen Zen Shen, \"Checkpoints in irredundant two-level combinational circuits\", <i>Journal of Electronic Testing</i>, vol. 2, pp. 395, 1991.","links":{"crossRefLink":"https://doi.org/10.1007/BF00135233"},"title":"Checkpoints in irredundant two-level combinational circuits"},{"order":"13","displayText":"Richard W. Wieler, Zaifu Zhang, Robert D. McLeod, <i>Field-Programmable Logic Architectures, Synthesis and Applications</i>, vol. 849, pp. 240, 1994.","links":{"crossRefLink":"https://doi.org/10.1007/3-540-58419-6_94"},"title":""},{"order":"14","displayText":"Manoj Sachdev, Jos\u00e9 Pineda de Gyvez, <i>Defect-Oriented Testing for Nano-Metric CMOS VLSI Circuits</i>, vol. 34, pp. 23, 2007.","links":{"crossRefLink":"https://doi.org/10.1007/0-387-46547-2_2"},"title":""},{"order":"15","displayText":"Manoj Sachdev, Jos\u00e9 Pineda de Gyvez, <i>Defect-Oriented Testing for Nano-Metric CMOS VLSI Circuits</i>, vol. 34, pp. 69, 2007.","links":{"crossRefLink":"https://doi.org/10.1007/0-387-46547-2_3"},"title":""},{"order":"16","displayText":"R. K. Iyer, W. H. Sanders, J. H. Patel, Z. Kalbarczyk, <i>Building the Information Society</i>, vol. 156, pp. 135, 2004.","links":{"crossRefLink":"https://doi.org/10.1007/978-1-4020-8157-6_15"},"title":""},{"order":"17","displayText":"Zainalabedin Navabi, <i>Digital System Test and Testable Design</i>, pp. 63, 2011.","links":{"crossRefLink":"https://doi.org/10.1007/978-1-4419-7548-5_3"},"title":""},{"order":"18","displayText":"Niraj K. Jha, Sandip Kundu, <i>Testing and Reliable Design of CMOS Circuits</i>, vol. 88, pp. 43, 1990.","links":{"crossRefLink":"https://doi.org/10.1007/978-1-4613-1525-4_3"},"title":""},{"order":"19","displayText":"Samiha Mourad, Edward J. McCluskey, <i>Testing and Diagnosis of VLSI and ULSI</i>, pp. 49, 1988.","links":{"crossRefLink":"https://doi.org/10.1007/978-94-009-1417-9_3"},"title":""},{"order":"20","displayText":"Hans-Joachim Wunderlich, <i>Architecture Design and Validation Methods</i>, pp. 141, 2000.","links":{"crossRefLink":"https://doi.org/10.1007/978-3-642-57199-2_4"},"title":""},{"order":"21","displayText":"J. A. Abraham, G. Metze, R. K. Iyer, J. H. Patel, <i>The Evolution of Fault-Tolerant Computing</i>, vol. 1, pp. 271, 1987.","links":{"crossRefLink":"https://doi.org/10.1007/978-3-7091-8871-2_11"},"title":""},{"order":"22","displayText":"Peter S. Bottorff, <i>Computer Design Aids for VLSI Circuits</i>, pp. 417, 1984.","links":{"crossRefLink":"https://doi.org/10.1007/978-94-011-8006-1_9"},"title":""},{"order":"23","displayText":"Melvin A. Breuer, Arthur D. Friedman, <i>Diagnosis & Reliable Design of Digital Systems</i>, pp. 25, 1976.","links":{"crossRefLink":"https://doi.org/10.1007/978-3-642-95424-5_2"},"title":""},{"order":"24","displayText":"Manoj Sachdev, <i>Defect Oriented Testing for CMOS Analog and Digital Circuits</i>, vol. 10, pp. 15, 1999.","links":{"crossRefLink":"https://doi.org/10.1007/978-1-4757-4926-7_2"},"title":""},{"order":"25","displayText":"Wolfgang Coy, <i>GI-4.Jahrestagung</i>, vol. 26, pp. 673, 1975.","links":{"crossRefLink":"https://doi.org/10.1007/978-3-662-40087-6_62"},"title":""}]},"nonIeeeCitationCount":"25","contentTypeDisplay":"Journals","patentCitationCount":"0","mlTime":"PT0.905876S","lastupdate":"2021-07-23","title":"A New Representation for Faults in Combinational Digital Circuits","contentType":"periodicals","ieeeCitationCount":"63","publicationNumber":"12"},{"_id":5009050,"paperCitations":{"ieee":[{"order":"1","displayText":"Theodosios Pavlidis, \"Waveform Segmentation Through Functional Approximation\", <i>Computers IEEE Transactions on</i>, vol. C-22, no. 7, pp. 689-697, 1973.","links":{"documentLink":"/document/5009136","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=5009136","pdfSize":"2784KB"},"title":"Waveform Segmentation Through Functional Approximation"},{"order":"2","displayText":"P. Duhamel, J. Rault, \"Automatic test generation techniques for analog circuits and systems: A review\", <i>Circuits and Systems IEEE Transactions on</i>, vol. 26, no. 7, pp. 411-440, 1979.","links":{"documentLink":"/document/1084676","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=1084676","pdfSize":"4110KB"},"title":"Automatic test generation techniques for analog circuits and systems: A review"},{"order":"3","displayText":"Geng-Seng Fang, T. Pavlidis, \"Signal classification through quasi-singular detection with applications in mechanical fault diagnosis\", <i>Information Theory IEEE Transactions on</i>, vol. 18, no. 5, pp. 631-636, 1972.","links":{"documentLink":"/document/1054891","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=1054891","pdfSize":"685KB"},"title":"Signal classification through quasi-singular detection with applications in mechanical fault diagnosis"},{"order":"4","displayText":"V.V. Mottl, I.B. Muchnik, \"Linguistic analysis of experimental curves\", <i>Proceedings of the IEEE</i>, vol. 67, no. 5, pp. 714-736, 1979.","links":{"documentLink":"/document/1455591","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=1455591","pdfSize":"2365KB"},"title":"Linguistic analysis of experimental curves"}],"nonIeee":[{"order":"1","displayText":"Stephen D. Shapiro, \"Use of the Hough transform for image data compression\", <i>Pattern Recognition</i>, vol. 12, pp. 333, 1980.","links":{"crossRefLink":"https://doi.org/10.1016/0031-3203(80)90032-1"},"title":"Use of the Hough transform for image data compression"},{"order":"2","displayText":"<i>Syntactic Methods in Pattern Recognition</i>, vol. 112, pp. 1, 1974.","links":{"crossRefLink":"https://doi.org/10.1016/S0076-5392(09)60460-4"},"title":""}]},"formulaStrippedArticleTitle":"A Segmentation Technique for Waveform Classification","nonIeeeCitationCount":"2","contentTypeDisplay":"Journals","patentCitationCount":"0","mlTime":"PT0.194314S","lastupdate":"2021-10-05","title":"A Segmentation Technique for Waveform Classification","contentType":"periodicals","ieeeCitationCount":"4","publicationNumber":"12"},{"_id":5009071,"paperCitations":{"ieee":[{"order":"1","displayText":"H. Schmeck, H. Schroder, C. Starke, \"Systolic s/sup 2/-way merge sort is optimal\", <i>Computers IEEE Transactions on</i>, vol. 38, no. 7, pp. 1052-1056, 1989.","links":{"documentLink":"/document/30857","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=30857","pdfSize":"529KB"},"title":"Systolic s/sup 2/-way merge sort is optimal"},{"order":"2","displayText":"D.B. Skillicorn, \"A taxonomy for computer architectures\", <i>Computer</i>, vol. 21, no. 11, pp. 46-57, 1988.","links":{"documentLink":"/document/86786","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=86786","pdfSize":"1243KB"},"title":"A taxonomy for computer architectures"},{"order":"3","displayText":"J.P. Gupta, S.C. Winter, D.R. Wilson, \"CTDNet-a mechanism for the concurrent execution of lambda graphs\", <i>Software Engineering IEEE Transactions on</i>, vol. 15, no. 11, pp. 1357-1367, 1989.","links":{"documentLink":"/document/41329","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=41329","pdfSize":"990KB"},"title":"CTDNet-a mechanism for the concurrent execution of lambda graphs"},{"order":"4","displayText":"V.M. Milutinovic, J.J. Crnkovic, C.E. Houstis, \"A simulation study of two distributed task allocation procedures\", <i>Software Engineering IEEE Transactions on</i>, vol. 14, no. 1, pp. 54-61, 1988.","links":{"documentLink":"/document/4622","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=4622","pdfSize":"581KB"},"title":"A simulation study of two distributed task allocation procedures"},{"order":"5","displayText":"J. Gu, W. Wang, \"A novel discrete relaxation architecture\", <i>Pattern Analysis and Machine Intelligence IEEE Transactions on</i>, vol. 14, no. 8, pp. 857-865, 1992.","links":{"documentLink":"/document/149596","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=149596","pdfSize":"902KB"},"title":"A novel discrete relaxation architecture"},{"order":"6","displayText":"T.J. Fountain, K.N. Matthews, M.J.B. Duff, \"The CLIP7A image processor\", <i>Pattern Analysis and Machine Intelligence IEEE Transactions on</i>, vol. 10, no. 3, pp. 310-319, 1988.","links":{"documentLink":"/document/3896","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=3896","pdfSize":"942KB"},"title":"The CLIP7A image processor"},{"order":"7","displayText":"W.T. Cathey, K. Wagner, W.J. Miceli, \"Digital computing with optics\", <i>Proceedings of the IEEE</i>, vol. 77, no. 10, pp. 1558-1572, 1989.","links":{"documentLink":"/document/40668","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=40668","pdfSize":"1617KB"},"title":"Digital computing with optics"},{"order":"8","displayText":"J. Mauney, D.P. Agrawal, Y.K. Choe, E.A. Harcourt, S. Kim, W.J. Staats, \"Computational models and resource allocation for supercomputers\", <i>Proceedings of the IEEE</i>, vol. 77, no. 12, pp. 1859-1874, 1989.","links":{"documentLink":"/document/48828","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=48828","pdfSize":"1786KB"},"title":"Computational models and resource allocation for supercomputers"},{"order":"9","displayText":"A. Krikelis, R.M. Lea, \"A modular massively parallel computing approach to image-related processing\", <i>Proceedings of the IEEE</i>, vol. 84, no. 7, pp. 988-1004, 1996.","links":{"documentLink":"/document/503299","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=503299","pdfSize":"5570KB"},"title":"A modular massively parallel computing approach to image-related processing"},{"order":"10","displayText":"M. Maresca, M.A. Lavin, H. Li, \"Parallel architectures for vision\", <i>Proceedings of the IEEE</i>, vol. 76, no. 8, pp. 970-981, 1988.","links":{"documentLink":"/document/5969","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=5969","pdfSize":"1327KB"},"title":"Parallel architectures for vision"},{"order":"11","displayText":"H. Li, Q.F. Stout, \"Reconfigurable SIMD massively parallel computers\", <i>Proceedings of the IEEE</i>, vol. 79, no. 4, pp. 429-443, 1991.","links":{"documentLink":"/document/92038","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=92038","pdfSize":"1631KB"},"title":"Reconfigurable SIMD massively parallel computers"},{"order":"12","displayText":"R.P. Sundarraj, S.K. Gnanendran, J.K. Ho, \"Distributed price-directive decomposition applications in power systems operations\", <i>Power Systems IEEE Transactions on</i>, vol. 10, no. 3, pp. 1350-1360, 1995.","links":{"documentLink":"/document/466518","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=466518","pdfSize":"1013KB"},"title":"Distributed price-directive decomposition applications in power systems operations"},{"order":"13","displayText":"V.W. Mak, S.F. Lundstrom, \"Predicting performance of parallel computations\", <i>Parallel and Distributed Systems IEEE Transactions on</i>, vol. 1, no. 3, pp. 257-270, 1990.","links":{"documentLink":"/document/80155","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=80155","pdfSize":"1202KB"},"title":"Predicting performance of parallel computations"},{"order":"14","displayText":"T.P. Barnwell, V.K. Madisetti, S.J.A. McGrath, \"The Georgia Tech digital signal multiprocessor\", <i>Signal Processing IEEE Transactions on</i>, vol. 41, no. 7, pp. 2471-2487, 1993.","links":{"documentLink":"/document/224255","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=224255","pdfSize":"1849KB"},"title":"The Georgia Tech digital signal multiprocessor"},{"order":"15","displayText":"G.V. Wilson, \"A glossary of parallel computing terminology\", <i>Parallel & Distributed Technology: Systems & Applications IEEE</i>, vol. 1, no. 1, pp. 52-67, 1993.","links":{"documentLink":"/document/219862","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=219862","pdfSize":"1363KB"},"title":"A glossary of parallel computing terminology"},{"order":"16","displayText":"M. Cavadini, M. Wosnitza, G. Troster, \"Multiprocessor system for high-resolution image correlation in real time\", <i>Very Large Scale Integration (VLSI) Systems IEEE Transactions on</i>, vol. 9, no. 3, pp. 439-449, 2001.","links":{"documentLink":"/document/929578","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=929578","pdfSize":"376KB"},"title":"Multiprocessor system for high-resolution image correlation in real time"},{"order":"17","displayText":"C. Pancake, \"Is parallelism for you?\", <i>Computational Science & Engineering IEEE</i>, vol. 3, no. 2, pp. 18-37, 1996.","links":{"documentLink":"/document/503307","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=503307","pdfSize":"3680KB"},"title":"Is parallelism for you?"},{"order":"18","displayText":"Y.P. Chiang, \"A Descriptive Graph Model For Parallel Computation\", <i>Circuits Systems and Computers 1985. Nineteeth Asilomar Conference on</i>, pp. 375-380, 1985.","links":{"documentLink":"/document/671484","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=671484","pdfSize":"602KB"},"title":"A Descriptive Graph Model For Parallel Computation"},{"order":"19","displayText":"M. Smit, J. Garegnani, M. Bechdol, S. Chettri, \"Parallel image classification on the HIVE\", <i>Applied Imagery Pattern Recognition Workshop 2000. Proceedings. 29th</i>, pp. 39-46, 2000.","links":{"documentLink":"/document/953601","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=953601","pdfSize":"783KB"},"title":"Parallel image classification on the HIVE"},{"order":"20","displayText":"A. Suciu, R. Potolea, \"A taxonomy for grid applications\", <i>Automation Quality and Testing Robotics 2008. AQTR 2008. IEEE International Conference on</i>, vol. 3, pp. 365-368, 2008.","links":{"documentLink":"/document/4588945","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=4588945","pdfSize":"166KB"},"title":"A taxonomy for grid applications"},{"order":"21","displayText":"Maofei He, Jiajie Zhang, Wenhua Fan, Zhiyi Yu, Xiaoyang Zeng, \"A channel estimator for LTE downlink mapped on a multi-core processor platform\", <i>ASIC (ASICON) 2011 IEEE 9th International Conference on</i>, pp. 204-207, 2011.","links":{"documentLink":"/document/6157157","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=6157157","pdfSize":"964KB"},"title":"A channel estimator for LTE downlink mapped on a multi-core processor platform"},{"order":"22","displayText":"Zongyan Wang, Dexue Zhang, Xueqiu Yu, Zhiyi Yu, Xiaoyang Zeng, \"A fast multi-core virtual platform and its application on software development\", <i>ASIC (ASICON) 2013 IEEE 10th International Conference on</i>, pp. 1-4, 2013.","links":{"documentLink":"/document/6811991","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=6811991","pdfSize":"223KB"},"title":"A fast multi-core virtual platform and its application on software development"},{"order":"23","displayText":"Chun-Yuan Lin, Chung-Hung Wang, Che-Lun Hung, Yu-Shiang Lin, \"Efficient parallel algorithm for compound comparisons on multi-GPUs\", <i>Bioinformatics and Biomedicine (BIBM) 2014 IEEE International Conference on</i>, pp. 30-35, 2014.","links":{"documentLink":"/document/6999307","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=6999307","pdfSize":"396KB"},"title":"Efficient parallel algorithm for compound comparisons on multi-GPUs"},{"order":"24","displayText":"David Reid, Amanda Oddie, Paul Hazlewood, \"Parallel Numerical P systems using a MIMD based architecture\", <i>Bio-Inspired Computing: Theories and Applications (BIC-TA) 2010 IEEE Fifth International Conference on</i>, pp. 1646-1653, 2010.","links":{"documentLink":"/document/5645257","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=5645257","pdfSize":"1057KB"},"title":"Parallel Numerical P systems using a MIMD based architecture"},{"order":"25","displayText":"G.J. Lipovski, K.L. Doty, \"Special Feature: Developments and Directions in Computer Architecture\", <i>Computer</i>, vol. 11, no. 8, pp. 54-67, 1978.","links":{"documentLink":"/document/1647088","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=1647088","pdfSize":"4247KB"},"title":"Special Feature: Developments and Directions in Computer Architecture"},{"order":"26","displayText":"P.-Y. Chen, D.H. Lawrie, P.-C. Yew, D.A. Padua, \"Interconnection Networks Using Shuffles\", <i>Computer</i>, vol. 14, no. 12, pp. 55-64, 1981.","links":{"documentLink":"/document/1667204","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=1667204","pdfSize":"5098KB"},"title":"Interconnection Networks Using Shuffles"},{"order":"27","displayText":"Koji Nakano, \"Sequential Memory Access on the Unified Memory Machine with Application to the Dynamic Programming\", <i>Computing and Networking (CANDAR) 2013 First International Symposium on</i>, pp. 85-94, 2013.","links":{"documentLink":"/document/6726882","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=6726882","pdfSize":"447KB"},"title":"Sequential Memory Access on the Unified Memory Machine with Application to the Dynamic Programming"},{"order":"28","displayText":"Koji Nakano, Susumu Matsumae, Yasuaki Ito, \"The Random Address Shift to Reduce the Memory Access Congestion on the Discrete Memory Machine\", <i>Computing and Networking (CANDAR) 2013 First International Symposium on</i>, pp. 95-103, 2013.","links":{"documentLink":"/document/6726883","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=6726883","pdfSize":"390KB"},"title":"The Random Address Shift to Reduce the Memory Access Congestion on the Discrete Memory Machine"},{"order":"29","displayText":"Lucas S. N. Nunes, J. L. Bordim, Koji Nakano, Yasuaki Ito, \"A Memory-Access-Efficient Implementation of the Approximate String Matching Algorithm on GPU\", <i>Computing and Networking (CANDAR) 2016 Fourth International Symposium on</i>, pp. 483-489, 2016.","links":{"documentLink":"/document/7818660","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=7818660","pdfSize":"784KB"},"title":"A Memory-Access-Efficient Implementation of the Approximate String Matching Algorithm on GPU"},{"order":"30","displayText":"R. Nejabati, G. Zervas, G. Dimitriades, D. Simeonidou, \"Programmable optical burst switched network: a novel infrastructure for grid services\", <i>Cluster Computing and the Grid 2005. CCGrid 2005. IEEE International Symposium on </i>, vol. 2, pp. 993-999 Vol. 2, 2005.","links":{"documentLink":"/document/1558669","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=1558669","pdfSize":"5146KB"},"title":"Programmable optical burst switched network: a novel infrastructure for grid services"}],"nonIeee":[{"order":"1","displayText":"C. P. Sosa, J. Ochterski, J. Carpenter, M. J. Frisch, \"Ab initio quantum chemistry on the Cray T3E massively parallel supercomputer: II\", <i>Journal of Computational Chemistry</i>, vol. 19, pp. 1053, 1998.","links":{"crossRefLink":"https://doi.org/10.1002/(SICI)1096-987X(19980715)19:9<1053::AID-JCC6>3.0.CO;2-P"},"title":"Ab initio quantum chemistry on the Cray T3E massively parallel supercomputer: II"},{"order":"2","displayText":"Curtis L. Janssen, Ida M. B. Nielsen, Michael E. Colvin, <i>Encyclopedia of Computational Chemistry</i>, 2002.","links":{"crossRefLink":"https://doi.org/10.1002/0470845015.cpa001"},"title":""},{"order":"3","displayText":"Ian Watson, <i>Kirk-Othmer Encyclopedia of Chemical Technology</i>, 2000.","links":{"crossRefLink":"https://doi.org/10.1002/0471238961.0315131623012019.a01"},"title":""},{"order":"4","displayText":"Gita Alaghband, <i>Wiley Encyclopedia of Computer Science and Engineering</i>, 2009.","links":{"crossRefLink":"https://doi.org/10.1002/9780470050118.ecse294"},"title":""},{"order":"5","displayText":"<i>Design for Embedded Image Processing on FPGAs</i>, pp. 441, 2011.","links":{"crossRefLink":"https://doi.org/10.1002/9780470828519.refs"},"title":""},{"order":"6","displayText":"<i>Computer System Design</i>, pp. 316, 2011.","links":{"crossRefLink":"https://doi.org/10.1002/9781118009925.refs"},"title":""},{"order":"7","displayText":"Huamin Zhou, Zixiang Hu, Yun Zhang, Dequn Li, <i>Computer Modeling for Injection Molding</i>, pp. 71, 2013.","links":{"crossRefLink":"https://doi.org/10.1002/9781118444887.ch4"},"title":""},{"order":"8","displayText":"<i>Architectures for Computer Vision</i>, pp. 1, 2014.","links":{"crossRefLink":"https://doi.org/10.1002/9781118659199.ch1"},"title":""},{"order":"9","displayText":"Pascal Bouvry, Ghislain Landry Tsafack Chetsa, Georges Da Costa, Emmanuel Jeannot, Laurent Lef\u00e8vre, Jean-Marc Pierson, Fr\u00e9d\u00e9ric Pinel, Patricia Stolf, S\u00e9bastien Varrette, <i>Large-Scale Distributed Systems and Energy Efficiency</i>, pp. 197, 2015.","links":{"crossRefLink":"https://doi.org/10.1002/9781118981122.ch7"},"title":""},{"order":"10","displayText":"Lasse Natvig, Alexandru Iordan, Mujahed Eleyat, Magnus Jahre, Jorn Amundsen, <i>Programming multi-core and many-core computing systems</i>, pp. 1, 2017.","links":{"crossRefLink":"https://doi.org/10.1002/9781119332015.ch1"},"title":""},{"order":"11","displayText":"Ana Lucia Varbanescu, Rob V. van Nieuwpoort, Pieter Hijma, Henri E. Bal, Rosa M. Badia, Xavier Martorell, <i>Programming multi-core and many-core computing systems</i>, pp. 29, 2017.","links":{"crossRefLink":"https://doi.org/10.1002/9781119332015.ch2"},"title":""},{"order":"12","displayText":"Matthias M\u00fcnch, Hendrik C. Belaschk, Rupert Klein, <i>Bauphysik Kalender 2011</i>, pp. 159, 2012.","links":{"crossRefLink":"https://doi.org/10.1002/9783433600818.ch8"},"title":""},{"order":"13","displayText":"Byung Chul Jang, Yunyong Nam, Beom Jun Koo, Junhwan Choi, Sung Gap Im, Sang-Hee Ko Park, Sung-Yool Choi, \"Memristive Logic-in-Memory Integrated Circuits for Energy-Efficient Flexible Electronics\", <i>Advanced Functional Materials</i>, pp. 1704725, 2017.","links":{"crossRefLink":"https://doi.org/10.1002/adfm.201704725"},"title":"Memristive Logic-in-Memory Integrated Circuits for Energy-Efficient Flexible Electronics"},{"order":"14","displayText":"Konrad Ku\u0142akowski, \"A concurrent van Emde Boas array as a fast and simple concurrent dynamic set alternative\", <i>Concurrency and Computation: Practice and Experience</i>, vol. 26, pp. 360, 2014.","links":{"crossRefLink":"https://doi.org/10.1002/cpe.2995"},"title":"A concurrent van Emde Boas array as a fast and simple concurrent dynamic set alternative"},{"order":"15","displayText":"Yu-Shiang Lin, Chun-Yuan Lin, Che-Lun Hung, Yeh-Ching Chung, Kual-Zheng Lee, \"GPU-UPGMA: high-performance computing for UPGMA algorithm based on graphics processing units\", <i>Concurrency and Computation: Practice and Experience</i>, vol. 27, pp. 3403, 2015.","links":{"crossRefLink":"https://doi.org/10.1002/cpe.3355"},"title":"GPU-UPGMA: high-performance computing for UPGMA algorithm based on graphics processing units"},{"order":"16","displayText":"S\u00e9bastien Limet, Waleed W. Smari, Luca Spalazzi, \"High\u2010performance computing: to boldly go where no human has gone before\", <i>Concurrency and Computation: Practice and Experience</i>, vol. 27, pp. 3145, 2015.","links":{"crossRefLink":"https://doi.org/10.1002/cpe.3463"},"title":"High\u2010performance computing: to boldly go where no human has gone before"},{"order":"17","displayText":"Daisuke Takafuji, Koji Nakano, Yasuaki Ito, Jacir Bordim, \"C2CU: a CUDA C program generator for bulk execution of a sequential algorithm\", <i>Concurrency and Computation: Practice and Experience</i>, vol. 29, pp. e4022, 2017.","links":{"crossRefLink":"https://doi.org/10.1002/cpe.4022"},"title":"C2CU: a CUDA C program generator for bulk execution of a sequential algorithm"},{"order":"18","displayText":"Bilal Jan, Fiaz Gul Khan, Bartolomeo Montrucchio, Anthony Theodore Chronopoulos, Shahaboddin Shamshirband, Abdul Nasir Khan, \"Introducing ToPe-FFT: An OpenCL-based FFT library targeting GPUs\", <i>Concurrency and Computation: Practice and Experience</i>, vol. 29, pp. e4256, 2017.","links":{"crossRefLink":"https://doi.org/10.1002/cpe.4256"},"title":"Introducing ToPe-FFT: An OpenCL-based FFT library targeting GPUs"},{"order":"19","displayText":"John Skvoretz, Shelley A. Smith, Chuck Baldwin, \"Parallel-processing applications for data analysis in the social sciences\", <i>Concurrency Practice and Experience</i>, vol. 4, pp. 207, 1992.","links":{"crossRefLink":"https://doi.org/10.1002/cpe.4330040302"},"title":"Parallel-processing applications for data analysis in the social sciences"},{"order":"20","displayText":"S\u00e9bastien Limet, Alessio Merlo, Luca Spalazzi, \"HPC & Co strike back: Where are distributed paradigms heading toward?\", <i>Concurrency and Computation: Practice and Experience</i>, vol. 30, pp. e4431, 2018.","links":{"crossRefLink":"https://doi.org/10.1002/cpe.4431"},"title":"HPC & Co strike back: Where are distributed paradigms heading toward?"},{"order":"21","displayText":"Jungsoo Lee, Dae-Shik Kim, \"Divide et impera: Acceleration of DTI tractography using multi-GPU parallel processing\", <i>International Journal of Imaging Systems and Technology</i>, vol. 23, pp. 256, 2013.","links":{"crossRefLink":"https://doi.org/10.1002/ima.22059"},"title":"Divide et impera: Acceleration of DTI tractography using multi-GPU parallel processing"},{"order":"22","displayText":"Neil S. Ostlund, \"Chemistry computers and microelectronics: Present and future prospects\", <i>International Journal of Quantum Chemistry</i>, vol. 16, pp. 15, 2009.","links":{"crossRefLink":"https://doi.org/10.1002/qua.560160804"},"title":"Chemistry, computers, and microelectronics: Present and future prospects"},{"order":"23","displayText":"Masayuki Tomisawa, Hidekazu Yamada, Tadao Nakamura, Yoshiharu Shigei, \"Evaluating the parallelism of the feed-forward machine and algorithms of the machine\", <i>Systems and Computers in Japan</i>, vol. 16, pp. 37, 1985.","links":{"crossRefLink":"https://doi.org/10.1002/scj.4690160405"},"title":"Evaluating the parallelism of the feed-forward machine and algorithms of the machine"},{"order":"24","displayText":"Noboru Endo, Tadao Nakamura, Yoshiharu Shigei, \"A Hierarchical General-Purpose Pipeline System\", <i>Systems and Computers in Japan</i>, vol. 17, pp. 69, 1986.","links":{"crossRefLink":"https://doi.org/10.1002/scj.4690170409"},"title":"A Hierarchical General-Purpose Pipeline System"},{"order":"25","displayText":"Daniel Lemire, Owen Kaser, Nathan Kurz, Luca Deri, Chris O'Hara, Fran\u00e7ois Saint-Jacques, Gregory Ssi-Yan-Kai, \"Roaring bitmaps: Implementation of an optimized software library\", <i>Software: Practice and Experience</i>, vol. 48, pp. 867, 2018.","links":{"crossRefLink":"https://doi.org/10.1002/spe.2560"},"title":"Roaring bitmaps: Implementation of an optimized software library"},{"order":"26","displayText":"J. D. Pryce, \"Experiences with writing library software for an attached processor\", <i>Software Practice and Experience</i>, vol. 15, pp. 705, 1985.","links":{"crossRefLink":"https://doi.org/10.1002/spe.4380150708"},"title":"Experiences with writing library software for an attached processor"},{"order":"27","displayText":"Aad J. van der Steen, Jack Dongarra, <i>Handbook of Massive Data Sets</i>, vol. 4, pp. 791, 2002.","links":{"crossRefLink":"https://doi.org/10.1007/978-1-4615-0005-6_22"},"title":""},{"order":"28","displayText":"K. Erciyes, <i>Distributed and Sequential Algorithms for Bioinformatics</i>, vol. 23, pp. 51, 2015.","links":{"crossRefLink":"https://doi.org/10.1007/978-3-319-24966-7_4"},"title":""},{"order":"29","displayText":"Edgar Manoatl Lopez, Carlos A. Coello Coello, <i>Parallel Problem Solving from Nature \u2013 PPSN XIV</i>, vol. 9921, pp. 473, 2016.","links":{"crossRefLink":"https://doi.org/10.1007/978-3-319-45823-6_44"},"title":""},{"order":"30","displayText":"Olfa Bali, Walid Elloumi, Ajith Abraham, Adel M. Alimi, <i>Intelligent Systems Design and Applications</i>, vol. 557, pp. 559, 2017.","links":{"crossRefLink":"https://doi.org/10.1007/978-3-319-53480-0_55"},"title":""}]},"formulaStrippedArticleTitle":"Some Computer Organizations and Their Effectiveness","nonIeeeCitationCount":"604","contentTypeDisplay":"Journals","patentCitationCount":"13","mlTime":"PT1.124831S","lastupdate":"2021-10-02","title":"Some Computer Organizations and Their Effectiveness","contentType":"periodicals","ieeeCitationCount":"253","publicationNumber":"12"},{"_id":5009076,"paperCitations":{"ieee":[{"order":"1","displayText":"N. Song, M.A. Perkowski, \"Minimization of exclusive sum-of-products expressions for multiple-valued input incompletely specified functions\", <i>Computer-Aided Design of Integrated Circuits and Systems IEEE Transactions on</i>, vol. 15, no. 4, pp. 385-395, 1996.","links":{"documentLink":"/document/494702","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=494702","pdfSize":"1206KB"},"title":"Minimization of exclusive sum-of-products expressions for multiple-valued input, incompletely specified functions"},{"order":"2","displayText":"T. Villa, A. Saldanha, R.K. Brayton, A.L. Sangiovanni-Vincentelli, \"Symbolic two-level minimization\", <i>Computer-Aided Design of Integrated Circuits and Systems IEEE Transactions on</i>, vol. 16, no. 7, pp. 692-708, 1997.","links":{"documentLink":"/document/644031","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=644031","pdfSize":"619KB"},"title":"Symbolic two-level minimization"},{"order":"3","displayText":"Jing-Jou Tang, Kuen-Jong Lee, Bin-Da Liu, \"A graph representation for programmable logic arrays to facilitate testing and logic design\", <i>Computer-Aided Design of Integrated Circuits and Systems IEEE Transactions on</i>, vol. 17, no. 10, pp. 1030-1043, 1998.","links":{"documentLink":"/document/728922","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=728922","pdfSize":"488KB"},"title":"A graph representation for programmable logic arrays to facilitate testing and logic design"},{"order":"4","displayText":"Y.S. Kuo, W.K. Chou, \"Generating Essential Primes for a Boolean Function with Multiple-Valued Inputs\", <i>Design Automation 1986. 23rd Conference on</i>, pp. 193-199, 1986.","links":{"documentLink":"/document/1586088","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=1586088","pdfSize":"627KB"},"title":"Generating Essential Primes for a Boolean Function with Multiple-Valued Inputs"},{"order":"5","displayText":"T. Lewis, M. Perkowski, L. Jozwiak, \"Learning in hardware: architecture and implementation of an FPGA-based rough set machine\", <i>EUROMICRO Conference 1999. Proceedings. 25th</i>, vol. 1, pp. 326-334 vol.1, 1999.","links":{"documentLink":"/document/794488","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=794488","pdfSize":"238KB"},"title":"Learning in hardware: architecture and implementation of an FPGA-based rough set machine"},{"order":"6","displayText":"S. Grygiel, M. Perkowski, \"New compact representation of multiple-valued functions relations and non-deterministic state machines\", <i>Computer Design: VLSI in Computers and Processors 1998. ICCD '98. Proceedings. International Conference on</i>, pp. 168-174, 1998.","links":{"documentLink":"/document/727038","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=727038","pdfSize":"111KB"},"title":"New compact representation of multiple-valued functions, relations, and non-deterministic state machines"},{"order":"7","displayText":"E. Dubrova, M. Teslenko, J. Karlsson, \"Boolean decomposition based on cyclic chains\", <i>Computer Design 2003. Proceedings. 21st International Conference on</i>, pp. 504-509, 2003.","links":{"documentLink":"/document/1240947","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=1240947","pdfSize":"278KB"},"title":"Boolean decomposition based on cyclic chains"},{"order":"8","displayText":"M.A. Perkowski, P. Wu, K.A. Pirkl, \"KUAI-EXACT: a new approach for multi-valued logic minimization in VLSI synthesis\", <i>Circuits and Systems 1989. IEEE International Symposium on</i>, pp. 401-404 vol.1, 1989.","links":{"documentLink":"/document/100375","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=100375","pdfSize":"506KB"},"title":"KUAI-EXACT: a new approach for multi-valued logic minimization in VLSI synthesis"},{"order":"9","displayText":"M.A. Perkowski, \"A universal logic machine\", <i>Multiple-Valued Logic 1992. Proceedings. Twenty-Second International Symposium on</i>, pp. 262-271, 1992.","links":{"documentLink":"/document/186805","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=186805","pdfSize":"1115KB"},"title":"A universal logic machine"},{"order":"10","displayText":"D.M. Miller, \"Multiple-valued logic design tools\", <i>Multiple-Valued Logic 1993. Proceedings of The Twenty-Third International Symposium on</i>, pp. 2-11, 1993.","links":{"documentLink":"/document/289589","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=289589","pdfSize":"969KB"},"title":"Multiple-valued logic design tools"},{"order":"11","displayText":"Hui Min Wang, Chung Len Lee, J.E. Chen, \"Complete test set for multiple-valued logic networks\", <i>Multiple-Valued Logic 1994. Proceedings. Twenty-Fourth International Symposium on</i>, pp. 289-296, 1994.","links":{"documentLink":"/document/302188","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=302188","pdfSize":"762KB"},"title":"Complete test set for multiple-valued logic networks"},{"order":"12","displayText":"M. Perkowski, D. Foote, Qihong Chen, A. Al-Rabadi, L. Jozwiak, \"Learning hardware using multiple-valued logic - Part 1: introduction and approach\", <i>Micro IEEE</i>, vol. 22, no. 3, pp. 41-51, 2002.","links":{"documentLink":"/document/1013303","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=1013303","pdfSize":"414KB"},"title":"Learning hardware using multiple-valued logic - Part 1: introduction and approach"},{"order":"13","displayText":"M.A. Tapia, T.A. Guima, \"Merging of cubes of distinct weights to minimize a multivalued logic function\", <i>Southeastcon '89. Proceedings. Energy and Information Technologies in the Southeast. IEEE</i>, pp. 238-244 vol.1, 1989.","links":{"documentLink":"/document/132367","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=132367","pdfSize":"447KB"},"title":"Merging of cubes of distinct weights to minimize a multivalued logic function"},{"order":"14","displayText":"S.Y.H. Su, A.A. Sarris, \"The Relationship Between Multivalued Switching Algebra and Boolean Algebra Under Different Definitions of Complement\", <i>Computers IEEE Transactions on</i>, vol. C-21, no. 5, pp. 479-485, 1972.","links":{"documentLink":"/document/1672137","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=1672137","pdfSize":"1143KB"},"title":"The Relationship Between Multivalued Switching Algebra and Boolean Algebra Under Different Definitions of Complement"},{"order":"15","displayText":"J.E. Birk, D.E. Farmer, \"An Algebraic Method for Designing Multivalued Logic Circuits using Principally Binary Components\", <i>Computers IEEE Transactions on</i>, vol. C-24, no. 11, pp. 1101-1104, 1975.","links":{"documentLink":"/document/1672731","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=1672731","pdfSize":"775KB"},"title":"An Algebraic Method for Designing Multivalued Logic Circuits using Principally Binary Components"},{"order":"16","displayText":"Acha, Huertas, \"On Input and Next-State Equations of the R-S Type M-Stable\", <i>Computers IEEE Transactions on</i>, vol. C-25, no. 7, pp. 759-763, 1976.","links":{"documentLink":"/document/1674685","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=1674685","pdfSize":"738KB"},"title":"On Input and Next-State Equations of the R-S Type M-Stable"},{"order":"17","displayText":"Spillman, Su, \"Detection of Single Stuck-Type Failures in Multivalued Combinational Networks\", <i>Computers IEEE Transactions on</i>, vol. C-26, no. 12, pp. 1242-1251, 1977.","links":{"documentLink":"/document/1674785","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=1674785","pdfSize":"2853KB"},"title":"Detection of Single, Stuck-Type Failures in Multivalued Combinational Networks"},{"order":"18","displayText":"Kodandapani, Setlur, \"A Cellular Array for Multivalued Logic Functions\", <i>Computers IEEE Transactions on</i>, vol. C-27, no. 11, pp. 1055-1059, 1978.","links":{"documentLink":"/document/1674995","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=1674995","pdfSize":"659KB"},"title":"A Cellular Array for Multivalued Logic Functions"},{"order":"19","displayText":"Armstrong, \"The Complexity of Computational Circuits Versus Radix\", <i>Computers IEEE Transactions on</i>, vol. C-29, no. 10, pp. 937-941, 1980.","links":{"documentLink":"/document/1675480","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=1675480","pdfSize":"956KB"},"title":"The Complexity of Computational Circuits Versus Radix"},{"order":"20","displayText":"Pomper, Armstrong, \"Representation of Multivalued Functions Using the Direct Cover Method\", <i>Computers IEEE Transactions on</i>, vol. C-30, no. 9, pp. 674-679, 1981.","links":{"documentLink":"/document/1675867","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=1675867","pdfSize":"1036KB"},"title":"Representation of Multivalued Functions Using the Direct Cover Method"},{"order":"21","displayText":"Sasao, \"Input Variable Assignment and Output Phase Optimization of PLA's\", <i>Computers IEEE Transactions on</i>, vol. C-33, no. 10, pp. 879-894, 1984.","links":{"documentLink":"/document/1676349","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=1676349","pdfSize":"3217KB"},"title":"Input Variable Assignment and Output Phase Optimization of PLA's"},{"order":"22","displayText":"Kabat, Wojcik, \"Automated Synthesis of Combinational Logic Using Theorem-Proving Techniques\", <i>Computers IEEE Transactions on</i>, vol. C-34, no. 7, pp. 610-632, 1985.","links":{"documentLink":"/document/1676600","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=1676600","pdfSize":"4955KB"},"title":"Automated Synthesis of Combinational Logic Using Theorem-Proving Techniques"},{"order":"23","displayText":"G. De Micheli, R.K. Brayton, A. Sangiovanni-Vincentelli, \"Optimal State Assignment for Finite State Machines\", <i>Computer-Aided Design of Integrated Circuits and Systems IEEE Transactions on</i>, vol. 4, no. 3, pp. 269-285, 1985.","links":{"documentLink":"/document/1270123","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=1270123","pdfSize":"2538KB"},"title":"Optimal State Assignment for Finite State Machines"},{"order":"24","displayText":"G. De Micheli, \"Symbolic Design of Combinational and Sequential Logic Circuits Implemented by Two-Level Logic Macros\", <i>Computer-Aided Design of Integrated Circuits and Systems IEEE Transactions on</i>, vol. 5, no. 4, pp. 597-616, 1986.","links":{"documentLink":"/document/1270230","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=1270230","pdfSize":"3332KB"},"title":"Symbolic Design of Combinational and Sequential Logic Circuits Implemented by Two-Level Logic Macros"},{"order":"25","displayText":"R.L. Rudell, A. Sangiovanni-Vincentelli, \"Multiple-Valued Minimization for PLA Optimization\", <i>Computer-Aided Design of Integrated Circuits and Systems IEEE Transactions on</i>, vol. 6, no. 5, pp. 727-750, 1987.","links":{"documentLink":"/document/1270318","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=1270318","pdfSize":"4114KB"},"title":"Multiple-Valued Minimization for PLA Optimization"},{"order":"26","displayText":"B. Srinivasu, K. Sridharan, \"A Synthesis Methodology for Ternary Logic Circuits in Emerging Device Technologies\", <i>Circuits and Systems I: Regular Papers IEEE Transactions on</i>, vol. 64, no. 8, pp. 2146-2159, 2017.","links":{"documentLink":"/document/7895162","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=7895162","pdfSize":"3837KB"},"title":"A Synthesis Methodology for Ternary Logic Circuits in Emerging Device Technologies"},{"order":"27","displayText":"A.E. PerezPons, M.A. Tapia, \"Comparative analysis of algorithms for the minimization of multivalued logic functions\", <i>TENCON '89. Fourth IEEE Region 10 International Conference</i>, pp. 559-564, 1989.","links":{"documentLink":"/document/177002","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=177002","pdfSize":"696KB"},"title":"Comparative analysis of algorithms for the minimization of multivalued logic functions"},{"order":"28","displayText":"Chetan Vudadha, Ajay Surya, Saurabh Agrawal, M. B. Srinivas, \"Synthesis of Ternary Logic Circuits Using 2:1 Multiplexers\", <i>Circuits and Systems I: Regular Papers IEEE Transactions on</i>, vol. 65, no. 12, pp. 4313-4325, 2018.","links":{"documentLink":"/document/8371292","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=8371292","pdfSize":"3101KB"},"title":"Synthesis of Ternary Logic Circuits Using 2:1 Multiplexers"},{"order":"29","displayText":"Chia-Chun Lin, Hsin-Ping Yen, Sheng-Hsiu Wei, Pei-Pei Chen, Yung-Chih Chen, Chun-Yao Wang, \"A General Equivalence Checking Framework for Multivalued Logic\", <i>Design Automation Conference (ASP-DAC) 2021 26th Asia and South Pacific</i>, pp. 61-66, 2021.","links":{"documentLink":"/document/9371639","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=9371639","pdfSize":"989KB"},"title":"A General Equivalence Checking Framework for Multivalued Logic"}],"nonIeee":[{"order":"1","displayText":"Chotei Zukeran, Chushin Afuso, Michitaka Kameyama, Tatsuo Higuchi, \"Design of low-power quaternary CMOS logic circuits\", <i>Systems and Computers in Japan</i>, vol. 17, pp. 93, 1986.","links":{"crossRefLink":"https://doi.org/10.1002/scj.4690170311"},"title":"Design of low-power quaternary CMOS logic circuits"},{"order":"2","displayText":"Takahiro Hanyu, Michitaka Kameyama, Tatsuo Higuchi, \"Design and implementation of an nmos image processor based on quaternary logic\", <i>Systems and Computers in Japan</i>, vol. 18, pp. 92, 1987.","links":{"crossRefLink":"https://doi.org/10.1002/scj.4690180309"},"title":"Design and implementation of an nmos image processor based on quaternary logic"},{"order":"3","displayText":"Y.H. Jea, S.A. Szygenda, \"Boolean vector algebraic structures: properties and applications to digital logic simulation\", <i>Computer-Aided Design</i>, vol. 11, pp. 315, 1979.","links":{"crossRefLink":"https://doi.org/10.1016/0010-4485(79)90031-9"},"title":"Boolean vector algebraic structures: properties and applications to digital logic simulation"},{"order":"4","displayText":"<i>Computer Science and Multiple-Valued Logic</i>, pp. ix, 1977.","links":{"crossRefLink":"https://doi.org/10.1016/B978-0-7204-0406-7.50004-1"},"title":""},{"order":"5","displayText":"Stephen y.h. su, peter t. cheung, <i>Computer Science and Multiple-Valued Logic</i>, pp. 189, 1977.","links":{"crossRefLink":"https://doi.org/10.1016/B978-0-7204-0406-7.50011-9"},"title":""},{"order":"6","displayText":"william r. smith, <i>Computer Science and Multiple-Valued Logic</i>, pp. 221, 1977.","links":{"crossRefLink":"https://doi.org/10.1016/B978-0-7204-0406-7.50012-0"},"title":""},{"order":"7","displayText":"c. michael alien, donald d. givone, <i>Computer Science and Multiple-Valued Logic</i>, pp. 262, 1977.","links":{"crossRefLink":"https://doi.org/10.1016/B978-0-7204-0406-7.50013-2"},"title":""},{"order":"8","displayText":"Stanislaw Grygiel, Marek Perkowski, \"Labeled rough partitions \u2013 a new general purpose representation for multiple-valued functions and relations\", <i>Journal of Systems Architecture</i>, vol. 47, pp. 29, 2001.","links":{"crossRefLink":"https://doi.org/10.1016/S1383-7621(00)00039-4"},"title":"Labeled rough partitions \u2013 a new general purpose representation for multiple-valued functions and relations"},{"order":"9","displayText":"E. Dubrova, P. Ellervee, D.M. Miller, J.C. Muzio, A.J. Sullivan, \"TOP: an algorithm for three-level combinational logic optimisation\", <i>IEE Proceedings - Circuits, Devices and Systems</i>, vol. 151, pp. 307, 2004.","links":{"crossRefLink":"https://doi.org/10.1049/ip-cds:20040159"},"title":"TOP: an algorithm for three-level combinational logic optimisation"},{"order":"10","displayText":"MOIEZ A. TAPIA, TAYEB A. GUIMA, \"Multivalued differential calculus and its application in fault analysis\u2020\", <i>International Journal of Electronics</i>, vol. 63, pp. 185, 1987.","links":{"crossRefLink":"https://doi.org/10.1080/00207218708939122"},"title":"Multivalued differential calculus and its application in fault analysis\u2020"},{"order":"11","displayText":"HANS G. KERKHOFF, JON. T. BUTLER, \"Module compiler for high-radix CCD-PLAs\", <i>International Journal of Electronics</i>, vol. 67, pp. 797, 1989.","links":{"crossRefLink":"https://doi.org/10.1080/00207218908921130"},"title":"Module compiler for high-radix CCD-PLAs"},{"order":"12","displayText":"V. S. Vykhovanets, \"Algebraic decomposition of discrete functions\", <i>Automation and Remote Control</i>, vol. 67, pp. 361, 2006.","links":{"crossRefLink":"https://doi.org/10.1134/S0005117906030039"},"title":"Algebraic decomposition of discrete functions"},{"order":"13","displayText":"Mir M. Mirsalehi, Thomas K. Gaylord, \"Logical minimization of multilevel coded functions\", <i>Applied Optics</i>, vol. 25, pp. 3078, 1986.","links":{"crossRefLink":"https://doi.org/10.1364/AO.25.003078"},"title":"Logical minimization of multilevel coded functions"},{"order":"14","displayText":"R. Rudell, A. Sangiovanni-Vincentelli, <i>The Best of ICCAD</i>, pp. 205, 2003.","links":{"crossRefLink":"https://doi.org/10.1007/978-1-4615-0292-0_16"},"title":""},{"order":"15","displayText":"Giovanni Micheli, <i>Design Systems for VLSI Circuits</i>, pp. 327, 1987.","links":{"crossRefLink":"https://doi.org/10.1007/978-94-009-3649-2_9"},"title":""},{"order":"16","displayText":"Riccardo Rovatti, <i>Fuzzy Modelling</i>, vol. 7, pp. 285, 1996.","links":{"crossRefLink":"https://doi.org/10.1007/978-1-4613-1365-6_13"},"title":""}]},"formulaStrippedArticleTitle":"Computer Minimization of Multivalued Switching Functions","nonIeeeCitationCount":"16","contentTypeDisplay":"Journals","patentCitationCount":"1","mlTime":"PT0.834954S","lastupdate":"2021-09-10","title":"Computer Minimization of Multivalued Switching Functions","contentType":"periodicals","ieeeCitationCount":"29","publicationNumber":"12"},{"_id":5009107,"paperCitations":{"ieee":[{"order":"1","displayText":"W.F. Wong, E. Gogo, \"Fast hardware-based algorithms for elementary function computations using rectangular multipliers\", <i>Computers IEEE Transactions on</i>, vol. 43, no. 3, pp. 278-294, 1994.","links":{"documentLink":"/document/272429","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=272429","pdfSize":"1492KB"},"title":"Fast hardware-based algorithms for elementary function computations using rectangular multipliers"},{"order":"2","displayText":"M.D. Ercegovac, T. Lang, P. Montuschi, \"Very-high radix division with prescaling and selection by rounding\", <i>Computers IEEE Transactions on</i>, vol. 43, no. 8, pp. 909-918, 1994.","links":{"documentLink":"/document/295853","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=295853","pdfSize":"919KB"},"title":"Very-high radix division with prescaling and selection by rounding"},{"order":"3","displayText":"M.J. Schulte, E.E. Swartzlander, \"Hardware designs for exactly rounded elementary functions\", <i>Computers IEEE Transactions on</i>, vol. 43, no. 8, pp. 964-973, 1994.","links":{"documentLink":"/document/295858","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=295858","pdfSize":"993KB"},"title":"Hardware designs for exactly rounded elementary functions"},{"order":"4","displayText":"V. Kantabutra, \"On hardware for computing exponential and trigonometric functions\", <i>Computers IEEE Transactions on</i>, vol. 45, no. 3, pp. 328-339, 1996.","links":{"documentLink":"/document/485571","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=485571","pdfSize":"1472KB"},"title":"On hardware for computing exponential and trigonometric functions"},{"order":"5","displayText":"I. Koren, O. Zinaty, \"Evaluating elementary functions in a numerical coprocessor based on rational approximations\", <i>Computers IEEE Transactions on</i>, vol. 39, no. 8, pp. 1030-1037, 1990.","links":{"documentLink":"/document/57042","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=57042","pdfSize":"824KB"},"title":"Evaluating elementary functions in a numerical coprocessor based on rational approximations"},{"order":"6","displayText":"P. Montuschi, L. Ciminiera, \"On the efficient implementation of higher radix square root algorithms\", <i>Computer Arithmetic 1989. Proceedings of 9th Symposium on</i>, pp. 154-161, 1989.","links":{"documentLink":"/document/72821","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=72821","pdfSize":"688KB"},"title":"On the efficient implementation of higher radix square root algorithms"},{"order":"7","displayText":"M.D. Ercegovac, T. Lang, P. Montuschi, \"Very high radix division with selection by rounding and prescaling\", <i>Computer Arithmetic 1993. Proceedings. 11th Symposium on</i>, pp. 112-119, 1993.","links":{"documentLink":"/document/378102","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=378102","pdfSize":"589KB"},"title":"Very high radix division with selection by rounding and prescaling"},{"order":"8","displayText":"Jeremie Detrey, Florent de Dinechin, Xavier Pujol, \"Return of the hardware floating-point elementary function\", <i>Computer Arithmetic 2007. ARITH '07. 18th IEEE Symposium on</i>, pp. 161-168, 2007.","links":{"documentLink":"/document/4272862","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=4272862","pdfSize":"492KB"},"title":"Return of the hardware floating-point elementary function"},{"order":"9","displayText":"Julien Le Maire, Nicolas Brunie, Florent De Dinechin, Jean-Michel Muller, \"Computing floating-point logarithms with fixed-point operations\", <i>Computer Arithmetic (ARITH) 2016 IEEE 23nd Symposium on</i>, pp. 156-163, 2016.","links":{"documentLink":"/document/7563285","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=7563285","pdfSize":"569KB"},"title":"Computing floating-point logarithms with fixed-point operations"},{"order":"10","displayText":"J.-A. Pineiro, M.D. Ercegovac, J.D. Bruguera, \"High-radix logarithm with selection by rounding\", <i>Application-Specific Systems Architectures and Processors 2002. Proceedings. The IEEE International Conference on</i>, pp. 101-110, 2002.","links":{"documentLink":"/document/1030708","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=1030708","pdfSize":"320KB"},"title":"High-radix logarithm with selection by rounding"},{"order":"11","displayText":"Chichyang Chen, Rui-Lin Chen, Ming-Hwa Sheu, \"A fast additive normalization method for exponential computation\", <i>Digital System Design 2003. Proceedings. Euromicro Symposium on</i>, pp. 286-293, 2003.","links":{"documentLink":"/document/1231955","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=1231955","pdfSize":"294KB"},"title":"A fast additive normalization method for exponential computation"},{"order":"12","displayText":"Chichyang Chen, Kuo-Sheng Cheng, \"An efficient exponential algorithm with exponential convergence rate\", <i>Digital System Design 2004. DSD 2004. Euromicro Symposium on</i>, pp. 548-555, 2004.","links":{"documentLink":"/document/1333324","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=1333324","pdfSize":"308KB"},"title":"An efficient exponential algorithm with exponential convergence rate"},{"order":"13","displayText":"Florent de Dinechin, Bogdan Pasca, \"Floating-point exponential functions for DSP-enabled FPGAs\", <i>Field-Programmable Technology (FPT) 2010 International Conference on</i>, pp. 110-117, 2010.","links":{"documentLink":"/document/5681764","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=5681764","pdfSize":"174KB"},"title":"Floating-point exponential functions for DSP-enabled FPGAs"},{"order":"14","displayText":"D. Lee, M. Morf, \"Generalized CORDIC for digital signal processing\", <i>Acoustics Speech and Signal Processing IEEE International Conference on ICASSP '82.</i>, vol. 7, pp. 1748-1751, 1982.","links":{"documentLink":"/document/1171404","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=1171404","pdfSize":"123KB"},"title":"Generalized CORDIC for digital signal processing"},{"order":"15","displayText":"J.-A. Pineiro, M.D. Ercegovac, J.D. Bruguera, \"Analysis of the tradeoffs for the implementation of a high-radix logarithm\", <i>Computer Design: VLSI in Computers and Processors 2002. Proceedings. 2002 IEEE International Conference on</i>, pp. 132-137, 2002.","links":{"documentLink":"/document/1106760","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=1106760","pdfSize":"676KB"},"title":"Analysis of the tradeoffs for the implementation of a high-radix logarithm"},{"order":"16","displayText":"Ramin Tajallipour, Daniel Teng, Seok-Bum Ko, Khan Wahid, \"On the fast computation of decimal logarithm\", <i>Computers and Information Technology 2009. ICCIT '09. 12th International Conference on</i>, pp. 32-36, 2009.","links":{"documentLink":"/document/5407171","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=5407171","pdfSize":"763KB"},"title":"On the fast computation of decimal logarithm"},{"order":"17","displayText":"V. Kantabutra, \"High-radix CORDIC for vector rotation with pipelined FPGA implementation\", <i>Electronics Circuits and Systems 1999. Proceedings of ICECS '99. The 6th IEEE International Conference on</i>, vol. 2, pp. 1131-1134 vol.2, 1999.","links":{"documentLink":"/document/813433","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=813433","pdfSize":"398KB"},"title":"High-radix CORDIC for vector rotation with pipelined FPGA implementation"},{"order":"18","displayText":"Chieh-Chih Li, Sau-Gee Chen, \"New redundant CORDIC algorithms with fast variable scale factor compensations\", <i>Circuits and Systems 1996. ISCAS '96. Connecting the World. 1996 IEEE International Symposium on</i>, vol. 4, pp. 264-267 vol.4, 1996.","links":{"documentLink":"/document/541953","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=541953","pdfSize":"390KB"},"title":"New redundant CORDIC algorithms with fast variable scale factor compensations"},{"order":"19","displayText":"P.W. Baker, \"More Efficient Radix-2 Algorithms for Some Elementary Functions\", <i>Computers IEEE Transactions on</i>, vol. C-24, no. 11, pp. 1049-1054, 1975.","links":{"documentLink":"/document/1672725","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=1672725","pdfSize":"2058KB"},"title":"More Efficient Radix-2 Algorithms for Some Elementary Functions"},{"order":"20","displayText":"Garner, \"A Survey of Some Recent Contributions to Computer Arithmetic\", <i>Computers IEEE Transactions on</i>, vol. C-25, no. 12, pp. 1277-1282, 1976.","links":{"documentLink":"/document/1674595","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=1674595","pdfSize":"3581KB"},"title":"A Survey of Some Recent Contributions to Computer Arithmetic"},{"order":"21","displayText":"Muller, \"Discrete Basis and Computation of Elementary Functions\", <i>Computers IEEE Transactions on</i>, vol. C-34, no. 9, pp. 857-862, 1985.","links":{"documentLink":"/document/1676643","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=1676643","pdfSize":"1029KB"},"title":"Discrete Basis and Computation of Elementary Functions"},{"order":"22","displayText":"Richard J. Zaccone, Jesse L. Barlow, \"Eliminating the Normalization Problem in Digit On-Line Arithmetic\", <i>Computers IEEE Transactions on</i>, vol. C-36, no. 1, pp. 36-46, 1987.","links":{"documentLink":"/document/5009447","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=5009447","pdfSize":"1746KB"},"title":"Eliminating the Normalization Problem in Digit On-Line Arithmetic"},{"order":"23","displayText":"P.W. Baker, \"Parallel Multiplicative Algorithms for Some Elementary Functions\", <i>Computers IEEE Transactions on</i>, vol. C-24, no. 3, pp. 322-325, 1975.","links":{"documentLink":"/document/1672808","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=1672808","pdfSize":"747KB"},"title":"Parallel Multiplicative Algorithms for Some Elementary Functions"},{"order":"24","displayText":"Mantas Mikaitis, David R Lester, Delong Shang, Steve Furber, Gengting Liu, Jim Garside, Stefan Scholze, Sebastian H\u00f6ppner, Andreas Dixius, \"Approximate Fixed-Point Elementary Function Accelerator for the SpiNNaker-2 Neuromorphic Chip\", <i>Computer Arithmetic (ARITH) 2018 IEEE 25th Symposium on</i>, pp. 37-44, 2018.","links":{"documentLink":"/document/8464785","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=8464785","pdfSize":"194KB"},"title":"Approximate Fixed-Point Elementary Function Accelerator for the SpiNNaker-2 Neuromorphic Chip"},{"order":"25","displayText":"Jean-Michel Muller, \"Elementary Functions and Approximate Computing\", <i>Proceedings of the IEEE</i>, vol. 108, no. 12, pp. 2136-2149, 2020.","links":{"documentLink":"/document/9106347","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=9106347","pdfSize":"1489KB"},"title":"Elementary Functions and Approximate Computing"}],"nonIeee":[{"order":"1","displayText":"X. Merrheim, \"The computation of elementary functions in radix 2 p\", <i>Computing</i>, vol. 53, pp. 219, 1994.","links":{"crossRefLink":"https://doi.org/10.1007/BF02307375"},"title":"The computation of elementary functions in radix 2 p"},{"order":"2","displayText":"J.-A. Pi\ufffdeiro, M. D. Ercegovac, J. D. Bruguera, \"High-Radix Logarithm with Selection by Rounding: Algorithm and Implementation\", <i>The Journal of VLSI Signal Processing-Systems for Signal, Image, and Video Technology</i>, vol. 40, pp. 109, 2005.","links":{"crossRefLink":"https://doi.org/10.1007/s11265-005-4941-7"},"title":"High-Radix Logarithm with Selection by Rounding: Algorithm and Implementation"},{"order":"3","displayText":"Michael Andrews, \"Influence of architecture on numerical algorithms\", <i>Microprocessors</i>, vol. 2, pp. 130, 1978.","links":{"crossRefLink":"https://doi.org/10.1016/0308-5953(78)90004-1"},"title":"Influence of architecture on numerical algorithms"},{"order":"4","displayText":"Jean Duprat, Jean-Michel Muller, \"Hardwired polynomial evaluation\", <i>Journal of Parallel and Distributed Computing</i>, vol. 5, pp. 291, 1988.","links":{"crossRefLink":"https://doi.org/10.1016/0743-7315(88)90022-6"},"title":"Hardwired polynomial evaluation"},{"order":"5","displayText":"Milo\u0161 D. Ercegovac, Tom\u00e1s Lang, <i>Digital Arithmetic</i>, pp. 549, 2004.","links":{"crossRefLink":"https://doi.org/10.1016/B978-155860798-9/50012-9"},"title":""},{"order":"6","displayText":"<i>Digital Arithmetic</i>, pp. 649, 2004.","links":{"crossRefLink":"https://doi.org/10.1016/B978-155860798-9/50014-2"},"title":""},{"order":"7","displayText":"Ramin Tajallipour, Khan A. Wahid, \"Error-free algorithm and architecture of radix-10 logarithmic converter\", <i>Computers & Electrical Engineering</i>, vol. 36, pp. 1066, 2010.","links":{"crossRefLink":"https://doi.org/10.1016/j.compeleceng.2010.03.009"},"title":"Error-free algorithm and architecture of radix-10 logarithmic converter"},{"order":"8","displayText":"C. Chen, R.-L. Chen, M.-H. Sheu, \"Fast additive normalisation method for exponential computation\", <i>IEE Proceedings - Computers and Digital Techniques</i>, vol. 151, pp. 191, 2004.","links":{"crossRefLink":"https://doi.org/10.1049/ip-cdt:20040258"},"title":"Fast additive normalisation method for exponential computation"},{"order":"9","displayText":"Rui-Lin Chen, Chichyang Chen, \"Efficient computation of very high effective-precision exponential function with additive normalization method\", <i>Journal of the Chinese Institute of Engineers</i>, vol. 34, pp. 935, 2011.","links":{"crossRefLink":"https://doi.org/10.1080/02533839.2011.591963"},"title":"Efficient computation of very high effective-precision exponential function with additive normalization method"},{"order":"10","displayText":"G. M. Lutskii, O. I. Penchev, \"A theorem of fixed-point machine arithmetic in redundant binary quasicanonical number system\", <i>Cybernetics</i>, vol. 19, pp. 796, 1984.","links":{"crossRefLink":"https://doi.org/10.1007/BF01068569"},"title":"A theorem of fixed-point machine arithmetic in redundant binary quasicanonical number system"},{"order":"11","displayText":"John B. Gosling, <i>Design of Arithmetic Units for Digital Computers</i>, pp. 120, 1980.","links":{"crossRefLink":"https://doi.org/10.1007/978-1-4757-4938-0_9"},"title":""},{"order":"12","displayText":"John B. Gosling, <i>Design of Arithmetic Units for Digital Computers</i>, pp. 120, 1980.","links":{"crossRefLink":"https://doi.org/10.1007/978-1-349-16397-7_9"},"title":""},{"order":"13","displayText":"Jean-Michel Muller, \"Une m\u00e9thodologie du calcul hardware des fonctions \u00e9l\u00e9mentaires\", <i>ESAIM: Mathematical Modelling and Numerical Analysis</i>, vol. 20, pp. 667, 1986.","links":{"crossRefLink":"https://doi.org/10.1051/m2an/1986200406671"},"title":"Une m\u00e9thodologie du calcul hardware des fonctions \u00e9l\u00e9mentaires"},{"order":"14","displayText":"Florent de Dinechin, Pedro Echeverr&#237;a, Marisa L&#243;pez-Vallejo, Bogdan Pasca, \"Floating-Point Exponentiation Units for Reconfigurable Computing\", <i>ACM Transactions on Reconfigurable Technology and Systems (TRETS)</i>, vol. 6, pp. 1, 2013.","links":{"documentLink":"/document/7148787","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=7148787"},"title":"Floating-Point Exponentiation Units for Reconfigurable Computing"},{"order":"15","displayText":"Yuanwu Lei, Yong Dou, Lei Guo, Jinbo Xu, Jie Zhou, Yazhuo Dong, Hongjian Li, \"VLIW coprocessor for IEEE-754 quadruple-precision elementary functions\", <i>ACM Transactions on Architecture and Code Optimization (TACO)</i>, vol. 10, pp. 1, 2013.","links":{"documentLink":"/document/7128161","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=7128161"},"title":"VLIW coprocessor for IEEE-754 quadruple-precision elementary functions"}]},"formulaStrippedArticleTitle":"Radix-16 Evaluation of Certain Elementary Functions","nonIeeeCitationCount":"15","contentTypeDisplay":"Journals","patentCitationCount":"1","mlTime":"PT0.657032S","lastupdate":"2021-09-10","title":"Radix-16 Evaluation of Certain Elementary Functions","contentType":"periodicals","ieeeCitationCount":"25","publicationNumber":"12"},{"_id":5009108,"paperCitations":{"ieee":[{"order":"1","displayText":"Jien-Chung Lo, \"Reliable floating-point arithmetic algorithms for error-coded operands\", <i>Computers IEEE Transactions on</i>, vol. 43, no. 4, pp. 400-412, 1994.","links":{"documentLink":"/document/278479","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=278479","pdfSize":"1259KB"},"title":"Reliable floating-point arithmetic algorithms for error-coded operands"},{"order":"2","displayText":"J.-C. Lo, S. Thanawastien, T.R.N. Rao, M. Nicolaidis, \"An SFS Berger check prediction ALU and its application to self-checking processor designs\", <i>Computer-Aided Design of Integrated Circuits and Systems IEEE Transactions on</i>, vol. 11, no. 4, pp. 525-540, 1992.","links":{"documentLink":"/document/125100","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=125100","pdfSize":"1577KB"},"title":"An SFS Berger check prediction ALU and its application to self-checking processor designs"},{"order":"3","displayText":"M. Nicolaidis, R.O. Duarte, S. Manich, J. Figueras, \"Fault-secure parity prediction arithmetic operators\", <i>Design & Test of Computers IEEE</i>, vol. 14, no. 2, pp. 60-71, 1997.","links":{"documentLink":"/document/587743","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=587743","pdfSize":"154KB"},"title":"Fault-secure parity prediction arithmetic operators"},{"order":"4","displayText":"S. Dutt, F. Hanchek, \"REMOD: a new methodology for designing fault-tolerant arithmetic circuits\", <i>Very Large Scale Integration (VLSI) Systems IEEE Transactions on</i>, vol. 5, no. 1, pp. 34-56, 1997.","links":{"documentLink":"/document/555985","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=555985","pdfSize":"807KB"},"title":"REMOD: a new methodology for designing fault-tolerant arithmetic circuits"},{"order":"5","displayText":"Shehab Y. Elsayed, Hossam A. H. Fahmy, Muhammad S. Khairy, \"Residue codes for error correction in a combined decimal/binary redundant floating point adder\", <i>Signals Systems and Computers (ASILOMAR) 2012 Conference Record of the Forty Sixth Asilomar Conference on</i>, pp. 1444-1447, 2012.","links":{"documentLink":"/document/6489265","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=6489265","pdfSize":"254KB"},"title":"Residue codes for error correction in a combined decimal/binary redundant floating point adder"},{"order":"6","displayText":"J.-C. Lo, S. Thanawastien, T.R.N. Rao, \"Concurrent error detection in arithmetic and logical operations using Berger codes\", <i>Computer Arithmetic 1989. Proceedings of 9th Symposium on</i>, pp. 233-240, 1989.","links":{"documentLink":"/document/72831","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=72831","pdfSize":"657KB"},"title":"Concurrent error detection in arithmetic and logical operations using Berger codes"},{"order":"7","displayText":"M. Nicolaidis, R.O. Duarte, \"Design of fault-secure parity-prediction Booth multipliers\", <i>Design Automation and Test in Europe 1998. Proceedings</i>, pp. 7-14, 1998.","links":{"documentLink":"/document/655830","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=655830","pdfSize":"335KB"},"title":"Design of fault-secure parity-prediction Booth multipliers"},{"order":"8","displayText":"I.A. Noufal, M. Nicolaidis, \"A CAD framework for generating self-checking multipliers based on residue codes\", <i>Design Automation and Test in Europe Conference and Exhibition 1999. Proceedings</i>, pp. 122-129, 1999.","links":{"documentLink":"/document/761107","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=761107","pdfSize":"116KB"},"title":"A CAD framework for generating self-checking multipliers based on residue codes"},{"order":"9","displayText":"L. Anghel, M. Nicolaidis, \"Cost reduction and evaluation of a temporary faults detecting technique\", <i>Design Automation and Test in Europe Conference and Exhibition 2000. Proceedings</i>, pp. 591-598, 2000.","links":{"documentLink":"/document/840845","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=840845","pdfSize":"88KB"},"title":"Cost reduction and evaluation of a temporary faults detecting technique"},{"order":"10","displayText":"L. Dadda, M. Sami, \"High-speed parallel input-output bit-sliced fault-tolerant convolvers\", <i>Defect and Fault Tolerance in VLSI Systems 1992. Proceedings. 1992 IEEE International Workshop on</i>, pp. 287-296, 1992.","links":{"documentLink":"/document/224346","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=224346","pdfSize":"466KB"},"title":"High-speed parallel input-output bit-sliced fault-tolerant convolvers"},{"order":"11","displayText":"Shugang Wei, Kensuke Shimizu, \"Error detection of arithmetic circuits using a residue checker with signed-digit number system\", <i>Defect and Fault Tolerance in VLSI Systems 2001. Proceedings. 2001 IEEE International Symposium on</i>, pp. 72-77, 2001.","links":{"documentLink":"/document/966754","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=966754","pdfSize":"231KB"},"title":"Error detection of arithmetic circuits using a residue checker with signed-digit number system"},{"order":"12","displayText":"M. Nicolaidis, S. Manich, J. Figueras, \"Achieving fault secureness in parity prediction arithmetic operators: general conditions and implementations\", <i>European Design and Test Conference 1996. ED&TC 96. Proceedings</i>, pp. 186-193, 1996.","links":{"documentLink":"/document/494147","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=494147","pdfSize":"803KB"},"title":"Achieving fault secureness in parity prediction arithmetic operators: general conditions and implementations"},{"order":"13","displayText":"A. Drozd, S. Antoshchuk, A. Rucinski, A. Martinuk, \"Parity prediction method for on-line testing of a Barrel-shifter\", <i>Design & Test Symposium (EWDTS) 2008 East-West</i>, pp. 208-215, 2008.","links":{"documentLink":"/document/5580162","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=5580162","pdfSize":"202KB"},"title":"Parity prediction method for on-line testing of a Barrel-shifter"},{"order":"14","displayText":"Mingda Zhang, Shugang Wei, \"Efficient residue checker using new binary modular adder tree structure for error detection of arithmetic\", <i>Fuzzy Systems and Knowledge Discovery (FSKD) 2011 Eighth International Conference on</i>, vol. 4, pp. 2427-2431, 2011.","links":{"documentLink":"/document/6020053","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=6020053","pdfSize":"642KB"},"title":"Efficient residue checker using new binary modular adder tree structure for error detection of arithmetic"},{"order":"15","displayText":"Yu Liu, Kaijie Wu, \"Runtime adaptable concurrent error detection for linear digital systems\", <i>Computer Design (ICCD) 2011 IEEE 29th International Conference on</i>, pp. 261-266, 2011.","links":{"documentLink":"/document/6081406","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=6081406","pdfSize":"1482KB"},"title":"Runtime adaptable concurrent error detection for linear digital systems"},{"order":"16","displayText":"Michael Nicolaidis, \"Design techniques for soft-error mitigation\", <i>IC Design and Technology (ICICDT) 2010 IEEE International Conference on</i>, pp. 208-214, 2010.","links":{"documentLink":"/document/5510252","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=5510252","pdfSize":"399KB"},"title":"Design techniques for soft-error mitigation"},{"order":"17","displayText":"L. Anghel, D. Alexandrescu, M. Nicolaidis, \"Evaluation of a soft error tolerance technique based on time and/or space redundancy\", <i>Integrated Circuits and Systems Design 2000. Proceedings. 13th Symposium on</i>, pp. 237-242, 2000.","links":{"documentLink":"/document/876036","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=876036","pdfSize":"586KB"},"title":"Evaluation of a soft error tolerance technique based on time and/or space redundancy"},{"order":"18","displayText":"Ashjaee, Reddy, \"On Totally Self-Checking Checkers for Separable Codes\", <i>Computers IEEE Transactions on</i>, vol. C-26, no. 8, pp. 737-744, 1977.","links":{"documentLink":"/document/1674911","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=1674911","pdfSize":"3839KB"},"title":"On Totally Self-Checking Checkers for Separable Codes"},{"order":"19","displayText":"Parhami, Avizienis, \"Detection of Storage Errors in Mass Memories Using Low-Cost Arithmetic Error Codes\", <i>Computers IEEE Transactions on</i>, vol. C-27, no. 4, pp. 302-308, 1978.","links":{"documentLink":"/document/1675102","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=1675102","pdfSize":"2549KB"},"title":"Detection of Storage Errors in Mass Memories Using Low-Cost Arithmetic Error Codes"},{"order":"20","displayText":"Schwab, Yau, \"An Algebraic Model of Fault-Masking Logic Circuits\", <i>Computers IEEE Transactions on</i>, vol. C-32, no. 9, pp. 809-825, 1983.","links":{"documentLink":"/document/1676330","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=1676330","pdfSize":"4759KB"},"title":"An Algebraic Model of Fault-Masking Logic Circuits"},{"order":"21","displayText":"Michail Maniatakos, Prabhakar Kudva, Bruce M. Fleischer, Yiorgos Makris, \"Low-Cost Concurrent Error Detection for Floating-Point Unit (FPU) Controllers\", <i>Computers IEEE Transactions on</i>, vol. 62, no. 7, pp. 1376-1388, 2013.","links":{"documentLink":"/document/6178236","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=6178236","pdfSize":"1437KB"},"title":"Low-Cost Concurrent Error Detection for Floating-Point Unit (FPU) Controllers"},{"order":"22","displayText":"Zhen Gao, Pedro Reviriego, Wen Pan, Zhan Xu, Ming Zhao, Jing Wang, Juan Antonio Maestro, \"Efficient Arithmetic-Residue-Based SEU-Tolerant FIR Filter Design\", <i>Circuits and Systems II: Express Briefs IEEE Transactions on</i>, vol. 60, no. 8, pp. 497-501, 2013.","links":{"documentLink":"/document/6544260","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=6544260","pdfSize":"853KB"},"title":"Efficient Arithmetic-Residue-Based SEU-Tolerant FIR Filter Design"},{"order":"23","displayText":"M. Nicolaidis, \"Design for soft error mitigation\", <i>Device and Materials Reliability IEEE Transactions on</i>, vol. 5, no. 3, pp. 405-418, 2005.","links":{"documentLink":"/document/1545900","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=1545900","pdfSize":"232KB"},"title":"Design for soft error mitigation"},{"order":"24","displayText":"Shugang Wei, \"Residue checker using optimal signed-digit adder tree for error detection of arithmetic circuits\", <i>TENCON 2014 - 2014 IEEE Region 10 Conference</i>, pp. 1-6, 2014.","links":{"documentLink":"/document/7022471","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=7022471","pdfSize":"137KB"},"title":"Residue checker using optimal signed-digit adder tree for error detection of arithmetic circuits"},{"order":"25","displayText":"Michael Nicolaidis, \"GRAAL: a new fault tolerant design paradigm for mitigating the flaws of deep nanometric technologies\", <i>Test Conference 2007. ITC 2007. IEEE International</i>, pp. 1-10, 2007.","links":{"documentLink":"/document/4437666","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=4437666","pdfSize":"432KB"},"title":"GRAAL: a new fault tolerant design paradigm for mitigating the flaws of deep nanometric technologies"},{"order":"26","displayText":"S. Manich, M. Nicolaidis, J. Figueras, \"Enhancing realistic fault secureness in parity prediction array arithmetic operators by I/sub DDQ/ monitoring\", <i>VLSI Test Symposium 1996. Proceedings of 14th</i>, pp. 124-129, 1996.","links":{"documentLink":"/document/510846","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=510846","pdfSize":"526KB"},"title":"Enhancing realistic fault secureness in parity prediction array arithmetic operators by I/sub DDQ/ monitoring"},{"order":"27","displayText":"M. Nicolaidis, \"Time redundancy based soft-error tolerance to rescue nanometer technologies\", <i>VLSI Test Symposium 1999. Proceedings. 17th IEEE</i>, pp. 86-94, 1999.","links":{"documentLink":"/document/766651","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=766651","pdfSize":"145KB"},"title":"Time redundancy based soft-error tolerance to rescue nanometer technologies"},{"order":"28","displayText":"L. Anghel, M. Nicolaidis, I. Alzaher-Noufal, \"Self-checking circuits versus realistic faults in very deep submicron\", <i>VLSI Test Symposium 2000. Proceedings. 18th IEEE</i>, pp. 55-63, 2000.","links":{"documentLink":"/document/843827","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=843827","pdfSize":"91KB"},"title":"Self-checking circuits versus realistic faults in very deep submicron"},{"order":"29","displayText":"Michail Maniatakos, Yiorgos Makris, Prabhakar Kudva, Bruce Fleischer, \"Exponent monitoring for low-cost concurrent error detection in FPU control logic\", <i>VLSI Test Symposium (VTS) 2011 IEEE 29th</i>, pp. 235-240, 2011.","links":{"documentLink":"/document/5783727","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=5783727","pdfSize":"906KB"},"title":"Exponent monitoring for low-cost concurrent error detection in FPU control logic"}],"nonIeee":[{"order":"1","displayText":"Israel Koren, C. Mani Krishna, <i>Fault-Tolerant Systems</i>, pp. 55, 2007.","links":{"crossRefLink":"https://doi.org/10.1016/B978-012088525-1/50006-7"},"title":""},{"order":"2","displayText":"Shantanu Dutt, Federico Rota, Franco Trovo, Fran Hanchek, <i>The Electrical Engineering Handbook</i>, pp. 427, 2005.","links":{"crossRefLink":"https://doi.org/10.1016/B978-012170960-0/50034-7"},"title":""},{"order":"3","displayText":"<i>Reliable Computer Systems</i>, pp. 845, 1992.","links":{"crossRefLink":"https://doi.org/10.1016/B978-1-55558-075-9.50025-9"},"title":""},{"order":"4","displayText":"Vincenzo Piuri, Renato Stefanelli, \"Concurrent error detection in parallel multipliers and complex arithmetic structures: Remarks on the use of the 3n code\", <i>Microprocessing and Microprogramming</i>, vol. 31, pp. 47, 1991.","links":{"crossRefLink":"https://doi.org/10.1016/S0165-6074(08)80042-7"},"title":"Concurrent error detection in parallel multipliers and complex arithmetic structures: Remarks on the use of the 3n code"},{"order":"5","displayText":"Michael Nicolaidis, \"On-line testing for VLSI: state of the art and trends\", <i>Integration</i>, vol. 26, pp. 197, 1998.","links":{"crossRefLink":"https://doi.org/10.1016/S0167-9260(98)00028-5"},"title":"On-line testing for VLSI: state of the art and trends"},{"order":"6","displayText":"Hamdi Belgacem, Khedhiri Chiraz, Tourki Rached, \"A novel differential XOR-based self-checking adder\", <i>International Journal of Electronics</i>, vol. 99, pp. 1239, 2012.","links":{"crossRefLink":"https://doi.org/10.1080/00207217.2012.669712"},"title":"A novel differential XOR-based self-checking adder"},{"order":"7","displayText":"Helia Naeimi, Andr\u00e9 DeHon, \"Fault-tolerant sub-lithographic design with rollback recovery\", <i>Nanotechnology</i>, vol. 19, pp. 115708, 2008.","links":{"crossRefLink":"https://doi.org/10.1088/0957-4484/19/11/115708"},"title":"Fault-tolerant sub-lithographic design with rollback recovery"},{"order":"8","displayText":"Shugang Wei, Kensuke Shimizu, \"Residue Checker with Signed-Digit Arithmetic for Error  Detection of Arithmetic Circuits\", <i>Journal of Circuits, Systems and Computers</i>, vol. 12, pp. 41, 2003.","links":{"crossRefLink":"https://doi.org/10.1142/S0218126603000842"},"title":"Residue Checker with Signed-Digit Arithmetic for Error  Detection of Arithmetic Circuits"},{"order":"9","displayText":"Marc Snir, Robert W Wisniewski, Jacob A Abraham, Sarita V Adve, Saurabh Bagchi, Pavan Balaji, Jim Belak, Pradip Bose, Franck Cappello, Bill Carlson, Andrew A Chien, Paul Coteus, Nathan A DeBardeleben, Pedro C Diniz, Christian Engelmann, Mattan Erez, Saverio Fazzari, Al Geist, Rinku Gupta, Fred Johnson, Sriram Krishnamoorthy, Sven Leyffer, Dean Liberty, Subhasish Mitra, Todd Munson, Rob Schreiber, Jon Stearley, Eric Van Hensbergen, \"Addressing failures in exascale computing\", <i>The International Journal of High Performance Computing Applications</i>, vol. 28, pp. 129, 2014.","links":{"crossRefLink":"https://doi.org/10.1177/1094342014522573"},"title":"Addressing failures in exascale computing"},{"order":"10","displayText":"David A. Rennels, Milo\u0161 D. Ercegovac, <i>Building the Information Society</i>, vol. 156, pp. 175, 2004.","links":{"crossRefLink":"https://doi.org/10.1007/978-1-4020-8157-6_17"},"title":""},{"order":"11","displayText":"Behrooz Parhami, <i>Encyclopedia of Big Data Technologies</i>, pp. 579, 2019.","links":{"crossRefLink":"https://doi.org/10.1007/978-3-319-77525-8_174"},"title":""},{"order":"12","displayText":"Lorena Anghel, Michael Nicolaidis, <i>Design, Automation, and Test in Europe</i>, pp. 423, 2008.","links":{"crossRefLink":"https://doi.org/10.1007/978-1-4020-6488-3_31"},"title":""},{"order":"13","displayText":"Shay Gueron, <i>Fault Diagnosis and Tolerance in Cryptography</i>, vol. 4236, pp. 80, 2006.","links":{"crossRefLink":"https://doi.org/10.1007/11889700_8"},"title":""},{"order":"14","displayText":"Michael Nicolaidis, <i>Soft Errors in Modern Electronic Systems</i>, vol. 41, pp. 203, 2011.","links":{"crossRefLink":"https://doi.org/10.1007/978-1-4419-6993-4_8"},"title":""},{"order":"15","displayText":"Algirdas Avi\u017eienis, David A. Rennels, <i>The Evolution of Fault-Tolerant Computing</i>, vol. 1, pp. 141, 1987.","links":{"crossRefLink":"https://doi.org/10.1007/978-3-7091-8871-2_7"},"title":""},{"order":"16","displayText":"Jie Hu, Feihui Li, Vijay Degalahal, Mahmut Kandemir, N. Vijaykrishnan, Mary J. Irwin, \"Compiler-assisted soft error detection under performance and energy constraints in embedded systems\", <i>ACM Transactions on Embedded Computing Systems (TECS)</i>, vol. 8, pp. 1, 2009.","links":{"documentLink":"/document/5861079","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=5861079"},"title":"Compiler-assisted soft error detection under performance and energy constraints in embedded systems"},{"order":"17","displayText":"Israel Koren, C. Mani Krishna, <i>Fault-Tolerant Systems</i>, pp. 59, 2021.","links":{"crossRefLink":"https://doi.org/10.1016/B978-0-12-818105-8.00013-9"},"title":""}]},"formulaStrippedArticleTitle":"Arithmetic Algorithms for Error-Coded Operands","nonIeeeCitationCount":"17","contentTypeDisplay":"Journals","patentCitationCount":"2","mlTime":"PT0.77727S","lastupdate":"2021-10-05","title":"Arithmetic Algorithms for Error-Coded Operands","contentType":"periodicals","ieeeCitationCount":"29","publicationNumber":"12"},{"_id":5009115,"paperCitations":{"ieee":[{"order":"1","displayText":"Olumide J. Akinwande, Huibo Bi, Erol Gelenbe, \"Managing Crowds in Hazards With Dynamic Grouping\", <i>Access IEEE</i>, vol. 3, pp. 1060-1070, 2015.","links":{"documentLink":"/document/7152824","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=7152824","pdfSize":"18534KB"},"title":"Managing Crowds in Hazards With Dynamic Grouping"},{"order":"2","displayText":"Haseong Kim, Erol Gelenbe, \"Reconstruction of Large-Scale Gene Regulatory Networks Using Bayesian Model Averaging\", <i>Bioinformatics and Biomedicine (BIBM) 2011 IEEE International Conference on</i>, pp. 202-207, 2011.","links":{"documentLink":"/document/6120436","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=6120436","pdfSize":"597KB"},"title":"Reconstruction of Large-Scale Gene Regulatory Networks Using Bayesian Model Averaging"},{"order":"3","displayText":"Avgoustinos Filippoupolitis, Gokce Gorbil, Erol Gelenbe, \"Autonomous navigation systems for emergency management in buildings\", <i>GLOBECOM Workshops (GC Wkshps) 2011 IEEE</i>, pp. 1056-1061, 2011.","links":{"documentLink":"/document/6162338","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=6162338","pdfSize":"274KB"},"title":"Autonomous navigation systems for emergency management in buildings"},{"order":"4","displayText":"S. Vanichpun, A.M. Makowski, \"Comparing strength of locality of reference - popularity majorization and some folk theorems\", <i>INFOCOM 2004. Twenty-third AnnualJoint Conference of the IEEE Computer and Communications Societies</i>, vol. 2, pp. 838-849 vol.2, 2004.","links":{"documentLink":"/document/1356972","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=1356972","pdfSize":"837KB"},"title":"Comparing strength of locality of reference - popularity, majorization, and some folk theorems"},{"order":"5","displayText":"Valentina Martina, Michele Garetto, Emilio Leonardi, \"A unified approach to the performance analysis of caching systems\", <i>INFOCOM 2014 Proceedings IEEE</i>, pp. 2040-2048, 2014.","links":{"documentLink":"/document/6848145","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=6848145","pdfSize":"225KB"},"title":"A unified approach to the performance analysis of caching systems"},{"order":"6","displayText":"Gerhard Ha\u00dflinger, Oliver Hohlfeld, \"Efficiency of caches for content distribution on the Internet\", <i>Teletraffic Congress (ITC) 2010 22nd International</i>, pp. 1-8, 2010.","links":{"documentLink":"/document/5608730","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=5608730","pdfSize":"506KB"},"title":"Efficiency of caches for content distribution on the Internet"},{"order":"7","displayText":"Huibo Bi, \"Evacuee Flow Optimisation Using G-Network with Multiple Classes of Positive Customers\", <i>Modeling Analysis and Simulation of Computer and Telecommunication Systems (MASCOTS) 2016 IEEE 24th International Symposium on</i>, pp. 135-143, 2016.","links":{"documentLink":"/document/7774574","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=7774574","pdfSize":"735KB"},"title":"Evacuee Flow Optimisation Using G-Network with Multiple Classes of Positive Customers"},{"order":"8","displayText":"Eric Gourdin, Pierre Bauguion, \"Optimal hierarchical deployment of caches for video streaming\", <i>Network of the Future (NOF) 2015 6th International Conference on the</i>, pp. 1-5, 2015.","links":{"documentLink":"/document/7333303","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=7333303","pdfSize":"166KB"},"title":"Optimal hierarchical deployment of caches for video streaming"},{"order":"9","displayText":"Aven, Boguslavsky, Kogan, \"Some Results on Distribution-Free Analysis of Paging Algorithms\", <i>Computers IEEE Transactions on</i>, vol. C-25, no. 7, pp. 737-745, 1976.","links":{"documentLink":"/document/1674682","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=1674682","pdfSize":"2567KB"},"title":"Some Results on Distribution-Free Analysis of Paging Algorithms"},{"order":"10","displayText":"Babaoglu, Ferrari, \"Two-Level Replacement Decisions in Paging Stores\", <i>Computers IEEE Transactions on</i>, vol. C-32, no. 12, pp. 1151-1159, 1983.","links":{"documentLink":"/document/1676176","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=1676176","pdfSize":"2983KB"},"title":"Two-Level Replacement Decisions in Paging Stores"},{"order":"11","displayText":"Erol Gelenbe, Zarina Kazhmaganbetova, \"Cognitive Packet Network for Bilateral Asymmetric Connections\", <i>Industrial Informatics IEEE Transactions on</i>, vol. 10, no. 3, pp. 1717-1725, 2014.","links":{"documentLink":"/document/6810145","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=6810145","pdfSize":"1504KB"},"title":"Cognitive Packet Network for Bilateral Asymmetric Connections"},{"order":"12","displayText":"Haseong Kim, Erol Gelenbe, \"Reconstruction of Large-Scale Gene Regulatory Networks Using Bayesian Model Averaging\", <i>NanoBioscience IEEE Transactions on</i>, vol. 11, no. 3, pp. 259-265, 2012.","links":{"documentLink":"/document/6298039","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=6298039","pdfSize":"1264KB"},"title":"Reconstruction of Large-Scale Gene Regulatory Networks Using Bayesian Model Averaging"},{"order":"13","displayText":"Hazem Gomaa, Geoffrey G. Messier, Carey Williamson, Robert Davies, \"Estimating Instantaneous Cache Hit Ratio Using Markov Chain Analysis\", <i>Networking IEEE/ACM Transactions on</i>, vol. 21, no. 5, pp. 1472-1483, 2013.","links":{"documentLink":"/document/6375779","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=6375779","pdfSize":"2248KB"},"title":"Estimating Instantaneous Cache Hit Ratio Using Markov Chain Analysis"},{"order":"14","displayText":"Hazem Gomaa, Geoffrey G. Messier, Robert Davies, \"Hierarchical Cache Performance Analysis Under TTL-Based Consistency\", <i>Networking IEEE/ACM Transactions on</i>, vol. 23, no. 4, pp. 1190-1201, 2015.","links":{"documentLink":"/document/6812201","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=6812201","pdfSize":"1979KB"},"title":"Hierarchical Cache Performance Analysis Under TTL-Based Consistency"},{"order":"15","displayText":"P.J. Denning, \"Working Sets Past and Present\", <i>Software Engineering IEEE Transactions on</i>, vol. SE-6, no. 1, pp. 64-84, 1980.","links":{"documentLink":"/document/1702696","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=1702696","pdfSize":"6492KB"},"title":"Working Sets Past and Present"},{"order":"16","displayText":"C.C. Yang, \"On the Modeling of Demand Paging Algorithms by Finite Automata\", <i>Computers IEEE Transactions on</i>, vol. C-23, no. 8, pp. 870-874, 1974.","links":{"documentLink":"/document/1672635","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=1672635","pdfSize":"2118KB"},"title":"On the Modeling of Demand Paging Algorithms by Finite Automata"},{"order":"17","displayText":"Soumya Basu, Aditya Sundarrajan, Javad Ghaderi, Sanjay Shakkottai, Ramesh Sitaraman, \"Adaptive TTL-Based Caching for Content Delivery\", <i>Networking IEEE/ACM Transactions on</i>, vol. 26, no. 3, pp. 1063-1077, 2018.","links":{"documentLink":"/document/8337092","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=8337092","pdfSize":"2211KB"},"title":"Adaptive TTL-Based Caching for Content Delivery"},{"order":"18","displayText":"Jian Li, Srinivas Shakkottai, John C. S. Lui, Vijay Subramanian, \"Accurate Learning or Fast Mixing? Dynamic Adaptability of Caching Algorithms\", <i>Selected Areas in Communications IEEE Journal on</i>, vol. 36, no. 6, pp. 1314-1330, 2018.","links":{"documentLink":"/document/8374872","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=8374872","pdfSize":"1362KB"},"title":"Accurate Learning or Fast Mixing? Dynamic Adaptability of Caching Algorithms"},{"order":"19","displayText":"Giuliano Casale, \"Analyzing Replacement Policies in List-Based Caches with Non-Uniform Access Costs\", <i>Computer Communications (INFOCOM) 2018 IEEE Conference on</i>, pp. 432-440, 2018.","links":{"documentLink":"/document/8485894","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=8485894","pdfSize":"604KB"},"title":"Analyzing Replacement Policies in List-Based Caches with Non-Uniform Access Costs"},{"order":"20","displayText":"Guocong Quan, Kaiyi Ji, Jian Tan, \"LRU Caching with Dependent Competing Requests\", <i>Computer Communications (INFOCOM) 2018 IEEE Conference on</i>, pp. 459-467, 2018.","links":{"documentLink":"/document/8485891","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=8485891","pdfSize":"1082KB"},"title":"LRU Caching with Dependent Competing Requests"},{"order":"21","displayText":"Hamza Ben-Ammar, Yassine Hadjadj-Aoul, Gerardo Rubino, Soraya Ait-Chellouche, \"A Versatile Markov Chain Model for the Performance Analysis of CCN Caching Systems\", <i>Global Communications Conference (GLOBECOM) 2018 IEEE</i>, pp. 1-6, 2018.","links":{"documentLink":"/document/8648055","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=8648055","pdfSize":"336KB"},"title":"A Versatile Markov Chain Model for the Performance Analysis of CCN Caching Systems"},{"order":"22","displayText":"Jun Du, Chunxiao Jiang, Erol Gelenbe, Haijun Zhang, Yong Ren, Tony Q. S. Quek, \"Double Auction Mechanism Design for Video Caching in Heterogeneous Ultra-Dense Networks\", <i>Wireless Communications IEEE Transactions on</i>, vol. 18, no. 3, pp. 1669-1683, 2019.","links":{"documentLink":"/document/8632730","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=8632730","pdfSize":"1965KB"},"title":"Double Auction Mechanism Design for Video Caching in Heterogeneous Ultra-Dense Networks"},{"order":"23","displayText":"Lorenzo Saino, Ioannis Psaras, Emilio Leonardi, George Pavlou, \"Load Imbalance and Caching Performance of Sharded Systems\", <i>Networking IEEE/ACM Transactions on</i>, vol. 28, no. 1, pp. 112-125, 2020.","links":{"documentLink":"/document/8935439","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=8935439","pdfSize":"936KB"},"title":"Load Imbalance and Caching Performance of Sharded Systems"},{"order":"24","displayText":"Santosh Fatale, R. Sri Prakash, Sharayu Moharir, \"Caching Policies for Transient Data\", <i>Communications IEEE Transactions on</i>, vol. 68, no. 7, pp. 4411-4422, 2020.","links":{"documentLink":"/document/9067063","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=9067063","pdfSize":"1560KB"},"title":"Caching Policies for Transient Data"},{"order":"25","displayText":"Giuliano Casale, Nicolas Gast, \"Performance Analysis Methods for List-Based Caches With Non-Uniform Access\", <i>Networking IEEE/ACM Transactions on</i>, vol. 29, no. 2, pp. 651-664, 2021.","links":{"documentLink":"/document/9298963","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=9298963","pdfSize":"1457KB"},"title":"Performance Analysis Methods for List-Based Caches With Non-Uniform Access"},{"order":"26","displayText":"Jesper Pedersen, Alexandre Graell i Amat, Jasper Goseling, Fredrik Br\u00e4nnstr\u00f6m, Iryna Andriyanova, Eirik Rosnes, \"Dynamic Coded Caching in Wireless Networks\", <i>Communications IEEE Transactions on</i>, vol. 69, no. 4, pp. 2138-2147, 2021.","links":{"documentLink":"/document/9309240","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=9309240","pdfSize":"557KB"},"title":"Dynamic Coded Caching in Wireless Networks"}],"nonIeee":[{"order":"1","displayText":"Bauguion Pierre, Ben Ameur Walid, Gourdin Eric, <i>Network Optimization</i>, vol. 6701, pp. 517, 2011.","links":{"crossRefLink":"https://doi.org/10.1007/978-3-642-21527-8_56"},"title":""},{"order":"2","displayText":"Saulius Minkevi\u010dius, Genadijus Kulvietis, <i>Analytical and Stochastic Modeling Techniques and Applications</i>, vol. 6751, pp. 249, 2011.","links":{"crossRefLink":"https://doi.org/10.1007/978-3-642-21713-5_18"},"title":""},{"order":"3","displayText":"Erol Gelenbe, Christina Morfopoulou, <i>Green Communications and Networking</i>, vol. 51, pp. 125, 2012.","links":{"crossRefLink":"https://doi.org/10.1007/978-3-642-33368-2_11"},"title":""},{"order":"4","displayText":"Fred J. Maryanski, Michael G. Thomason, \"Properties of stochastic syntax-directed translation schemata\", <i>International Journal of Computer & Information Sciences</i>, vol. 8, pp. 89, 1979.","links":{"crossRefLink":"https://doi.org/10.1007/BF00989665"},"title":"Properties of stochastic syntax-directed translation schemata"},{"order":"5","displayText":"Hendrik Vantilborgh, \"On the working set size and its normal approximation\", <i>BIT</i>, vol. 14, pp. 240, 1974.","links":{"crossRefLink":"https://doi.org/10.1007/BF01932950"},"title":"On the working set size and its normal approximation"},{"order":"6","displayText":"Erol Gelenbe, Christina Morfopoulou, \"Power Savings in Packet Networks via Optimised Routing\", <i>Mobile Networks and Applications</i>, vol. 17, pp. 152, 2012.","links":{"crossRefLink":"https://doi.org/10.1007/s11036-011-0344-0"},"title":"Power Savings in Packet Networks via Optimised Routing"},{"order":"7","displayText":"Nicolas Gast, Benny Van Houdt, \"Transient and steady-state regime of a family of list-based cache replacement algorithms\", <i>Queueing Systems</i>, vol. 83, pp. 293, 2016.","links":{"crossRefLink":"https://doi.org/10.1007/s11134-016-9487-9"},"title":"Transient and steady-state regime of a family of list-based cache replacement algorithms"},{"order":"8","displayText":"Andres Ferragut, Ismael Rodriguez, Fernando Paganini, \"Optimal timer-based caching policies for general arrival processes\", <i>Queueing Systems</i>, 2017.","links":{"crossRefLink":"https://doi.org/10.1007/s11134-017-9540-3"},"title":"Optimal timer-based caching policies for general arrival processes"},{"order":"9","displayText":"Art Lew, \"Optimal control of demand-paging systems\", <i>Information Sciences</i>, vol. 10, pp. 319, 1976.","links":{"crossRefLink":"https://doi.org/10.1016/0020-0255(76)90052-9"},"title":"Optimal control of demand-paging systems"},{"order":"10","displayText":"Philippe Flajolet, Dani\u00e8le Gardy, Lo\u00ffs Thimonier, \"Birthday paradox coupon collectors caching algorithms and self-organizing search\", <i>Discrete Applied Mathematics</i>, vol. 39, pp. 207, 1992.","links":{"crossRefLink":"https://doi.org/10.1016/0166-218X(92)90177-C"},"title":"Birthday paradox, coupon collectors, caching algorithms and self-organizing search"},{"order":"11","displayText":"<i>Decomposability</i>, pp. 191, 1977.","links":{"crossRefLink":"https://doi.org/10.1016/B978-0-12-193750-8.50023-4"},"title":""},{"order":"12","displayText":"Art Lew, \"Optimal control of demand-paging systems\", <i>Information Sciences</i>, vol. 10, pp. 319, 1976.","links":{"crossRefLink":"https://doi.org/10.1016/S0020-0255(76)90962-2"},"title":"Optimal control of demand-paging systems"},{"order":"13","displayText":"Ronald Fagin, \"Asymptotic miss ratios over independent references\", <i>Journal of Computer and System Sciences</i>, vol. 14, pp. 222, 1977.","links":{"crossRefLink":"https://doi.org/10.1016/S0022-0000(77)80014-7"},"title":"Asymptotic miss ratios over independent references"},{"order":"14","displayText":"David Starobinski, David Tse, \"Probabilistic methods for web caching\", <i>Performance Evaluation</i>, vol. 46, pp. 125, 2001.","links":{"crossRefLink":"https://doi.org/10.1016/S0166-5316(01)00045-1"},"title":"Probabilistic methods for web caching"},{"order":"15","displayText":"Nicaise Choungmo Fofack, Philippe Nain, Giovanni Neglia, Don Towsley, \"Performance evaluation of hierarchical TTL-based cache networks\", <i>Computer Networks</i>, vol. 65, pp. 212, 2014.","links":{"crossRefLink":"https://doi.org/10.1016/j.comnet.2014.03.006"},"title":"Performance evaluation of hierarchical TTL-based cache networks"},{"order":"16","displayText":"Saulius Minkevi\u010dius, \"The impact of overload conditions on computer network reliability\", <i>Information Processing Letters</i>, vol. 104, pp. 32, 2007.","links":{"crossRefLink":"https://doi.org/10.1016/j.ipl.2007.04.009"},"title":"The impact of overload conditions on computer network reliability"},{"order":"17","displayText":"Naoki Tsukada, Ryo Hirade, Naoto Miyoshi, \"Fluid limit analysis of FIFO and RR caching for independent reference models\", <i>Performance Evaluation</i>, vol. 69, pp. 403, 2012.","links":{"crossRefLink":"https://doi.org/10.1016/j.peva.2012.05.008"},"title":"Fluid limit analysis of FIFO and RR caching for independent reference models"},{"order":"18","displayText":"Massimo Gallo, Bruno Kauffmann, Luca Muscariello, Alain Simonian, Christian Tanguy, \"Performance evaluation of the random replacement policy for networks of caches\", <i>Performance Evaluation</i>, vol. 72, pp. 16, 2014.","links":{"crossRefLink":"https://doi.org/10.1016/j.peva.2013.10.004"},"title":"Performance evaluation of the random replacement policy for networks of caches"},{"order":"19","displayText":"Daniel S. Berger, Philipp Gland, Sahil Singla, Florin Ciucu, \"Exact analysis of TTL cache networks\", <i>Performance Evaluation</i>, vol. 79, pp. 2, 2014.","links":{"crossRefLink":"https://doi.org/10.1016/j.peva.2014.07.001"},"title":"Exact analysis of TTL cache networks"},{"order":"20","displayText":"R.I. Phelps, L.C. Thomas, \"On Optimal Performance in Self-Organizing Paging Algorithams\", <i>Journal of Information and Optimization Sciences</i>, vol. 1, pp. 80, 1980.","links":{"crossRefLink":"https://doi.org/10.1080/02522667.1980.10698663"},"title":"On Optimal Performance in Self-Organizing Paging Algorithams"},{"order":"21","displayText":"Ronald Fagin, Thomas G. Price, \"Efficient Calculation of Expected Miss Ratios in the Independent Reference Model\", <i>SIAM Journal on Computing</i>, vol. 7, pp. 288, 1978.","links":{"crossRefLink":"https://doi.org/10.1137/0207025"},"title":"Efficient Calculation of Expected Miss Ratios in the Independent Reference Model"},{"order":"22","displayText":"M. Hofri, P. Tzelnic, \"The Working Set Size Distribution for the Markov Chain Model of Program Behavior\", <i>SIAM Journal on Computing</i>, vol. 11, pp. 453, 1982.","links":{"crossRefLink":"https://doi.org/10.1137/0211036"},"title":"The Working Set Size Distribution for the Markov Chain Model of Program Behavior"},{"order":"23","displayText":"Nicolas Gast, Benny Van Houdt, <i>Proceedings of the 2015 ACM SIGMETRICS International Conference on Measurement and Modeling of Computer Systems - SIGMETRICS ''15</i>, pp. 123, 2015.","links":{"documentLink":"/document/7628069","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=7628069"},"title":""},{"order":"24","displayText":"Nicolas Gast, Benny Van Houdt, \"Transient and Steady-state Regime of a Family of List-based Cache Replacement Algorithms\", <i>ACM SIGMETRICS Performance Evaluation Review</i>, vol. 43, pp. 123, 2015.","links":{"documentLink":"/document/7602328","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=7602328"},"title":"Transient and Steady-state Regime of a Family of List-based Cache Replacement Algorithms"},{"order":"25","displayText":"Michele Garetto, Emilio Leonardi, Valentina Martina, \"A Unified Approach to the Performance Analysis of Caching Systems\", <i>ACM Transactions on Modeling and Performance Evaluation of Computing Systems (TOMPECS)</i>, vol. 1, pp. 1, 2016.","links":{"documentLink":"/document/7595194","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=7595194"},"title":"A Unified Approach to the Performance Analysis of Caching Systems"},{"order":"26","displayText":"Andr&#233;s Ferragut, Ismael Rodriguez, Fernando Paganini, \"Optimizing TTL Caches under Heavy-Tailed Demands\", <i>ACM SIGMETRICS Performance Evaluation Review</i>, vol. 44, pp. 101, 2016.","links":{"documentLink":"/document/7601682","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=7601682"},"title":"Optimizing TTL Caches under Heavy-Tailed Demands"},{"order":"27","displayText":"S Balaji, <i>Biopolymers for Medical Applications</i>, pp. 233, 2016.","links":{"crossRefLink":"https://doi.org/10.1201/9781315368863-11"},"title":""},{"order":"28","displayText":"Haoqiu HUANG, Lanlan RUI, Weiwei ZHENG, Danmei NIU, Xuesong QIU, Sujie SHAO, \"General Practical and Accurate Models for the Performance Analysis of Multi-Cache Systems\", <i>IEICE Transactions on Communications</i>, vol. E99.B, pp. 2559, 2016.","links":{"crossRefLink":"https://doi.org/10.1587/transcom.2016CNP0012"},"title":"General, Practical and Accurate Models for the Performance Analysis of Multi-Cache Systems"},{"order":"29","displayText":"Daniel S. Berger, Nathan Beckmann, Mor Harchol-Balter, \"Practical Bounds on Optimal Caching with Variable Object Sizes\", <i>Proceedings of the ACM on Measurement and Analysis of Computing Systems</i>, vol. 2, pp. 1, 2018.","links":{},"title":"Practical Bounds on Optimal Caching with Variable Object Sizes"},{"order":"30","displayText":"P. -J. Courtois, H. Vantilborgh, \"A decomposable model of program paging behaviour\", <i>Acta Informatica</i>, vol. 6, pp. 251, 1976.","links":{"crossRefLink":"https://doi.org/10.1007/BF00288657"},"title":"A decomposable model of program paging behaviour"}]},"formulaStrippedArticleTitle":"A Unified Approach to the Evaluation of a Class of Replacement Algorithms","nonIeeeCitationCount":"55","contentTypeDisplay":"Journals","patentCitationCount":"0","mlTime":"PT1.317881S","lastupdate":"2021-10-05","title":"A Unified Approach to the Evaluation of a Class of Replacement Algorithms","contentType":"periodicals","ieeeCitationCount":"26","publicationNumber":"12"},{"_id":5009153,"formulaStrippedArticleTitle":"Bounds on the Number of Processors and Time for Multiprocessor Optimal Schedules","paperCitations":{"ieee":[{"order":"1","displayText":"C.L. Chen, C.S.G. Lee, E.S.H. Hou, \"Efficient scheduling algorithms for robot inverse dynamics computation on a multiprocessor system\", <i>Systems Man and Cybernetics IEEE Transactions on</i>, vol. 18, no. 5, pp. 729-743, 1988.","links":{"documentLink":"/document/21600","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=21600","pdfSize":"1365KB"},"title":"Efficient scheduling algorithms for robot inverse dynamics computation on a multiprocessor system"},{"order":"2","displayText":"S. Ahmad, B. Li, \"Robot control computation in microprocessor systems with multiple arithmetic processors using a modified DF/IHS scheduling algorithm\", <i>Systems Man and Cybernetics IEEE Transactions on</i>, vol. 19, no. 5, pp. 1167-1178, 1989.","links":{"documentLink":"/document/44032","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=44032","pdfSize":"976KB"},"title":"Robot control computation in microprocessor systems with multiple arithmetic processors using a modified DF/IHS scheduling algorithm"},{"order":"3","displayText":"C.S.G. Lee, C.L. Chen, \"Efficient mapping algorithms for scheduling robot inverse dynamics computation on a multiprocessor system\", <i>Systems Man and Cybernetics IEEE Transactions on</i>, vol. 20, no. 3, pp. 582-595, 1990.","links":{"documentLink":"/document/57271","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=57271","pdfSize":"1476KB"},"title":"Efficient mapping algorithms for scheduling robot inverse dynamics computation on a multiprocessor system"},{"order":"4","displayText":"M.A. Al-Mouhamed, \"Lower bound on the number of processors and time for scheduling precedence graphs with communication costs\", <i>Software Engineering IEEE Transactions on</i>, vol. 16, no. 12, pp. 1390-1401, 1990.","links":{"documentLink":"/document/62447","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=62447","pdfSize":"1062KB"},"title":"Lower bound on the number of processors and time for scheduling precedence graphs with communication costs"},{"order":"5","displayText":"M. Rim, R. Jain, \"Lower-bound performance estimation for the high-level synthesis scheduling problem\", <i>Computer-Aided Design of Integrated Circuits and Systems IEEE Transactions on</i>, vol. 13, no. 4, pp. 451-458, 1994.","links":{"documentLink":"/document/275355","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=275355","pdfSize":"786KB"},"title":"Lower-bound performance estimation for the high-level synthesis scheduling problem"},{"order":"6","displayText":"W.H. Wolf, \"Hardware-software co-design of embedded systems\", <i>Proceedings of the IEEE</i>, vol. 82, no. 7, pp. 967-989, 1994.","links":{"documentLink":"/document/293155","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=293155","pdfSize":"2734KB"},"title":"Hardware-software co-design of embedded systems"},{"order":"7","displayText":"M.C. Murphy, D. Rotem, \"Multiprocessor join scheduling\", <i>Knowledge and Data Engineering IEEE Transactions on</i>, vol. 5, no. 2, pp. 322-338, 1993.","links":{"documentLink":"/document/219739","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=219739","pdfSize":"1693KB"},"title":"Multiprocessor join scheduling"},{"order":"8","displayText":"B.E. Wells, K.G. Ricks, J.M. Weir, \"Parallel simulation of a large-scale aerospace system in a multicomputer environment\", <i>Aerospace and Electronic Systems IEEE Transactions on</i>, vol. 33, no. 2, pp. 507-522, 1997.","links":{"documentLink":"/document/575890","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=575890","pdfSize":"9636KB"},"title":"Parallel simulation of a large-scale aerospace system in a multicomputer environment"},{"order":"9","displayText":"M. Al-Mouhamed, \"Analysis of macro-dataflow dynamic scheduling on nonuniform memory access architectures\", <i>Parallel and Distributed Systems IEEE Transactions on</i>, vol. 4, no. 8, pp. 875-888, 1993.","links":{"documentLink":"/document/238623","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=238623","pdfSize":"1508KB"},"title":"Analysis of macro-dataflow dynamic scheduling on nonuniform memory access architectures"},{"order":"10","displayText":"S. Selvakumar, C. Siva Ram Murthy, \"Scheduling precedence constrained task graphs with non-negligible intertask communication onto multiprocessors\", <i>Parallel and Distributed Systems IEEE Transactions on</i>, vol. 5, no. 3, pp. 328-336, 1994.","links":{"documentLink":"/document/277783","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=277783","pdfSize":"822KB"},"title":"Scheduling precedence constrained task graphs with non-negligible intertask communication onto multiprocessors"},{"order":"11","displayText":"K. Kumar Jain, V. Rajaraman, \"Lower and upper bounds on time for multiprocessor optimal schedules\", <i>Parallel and Distributed Systems IEEE Transactions on</i>, vol. 5, no. 8, pp. 879-886, 1994.","links":{"documentLink":"/document/298216","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=298216","pdfSize":"817KB"},"title":"Lower and upper bounds on time for multiprocessor optimal schedules"},{"order":"12","displayText":"Yu-Kwong Kwok, I. Ahmad, \"Dynamic critical-path scheduling: an effective technique for allocating task graphs to multiprocessors\", <i>Parallel and Distributed Systems IEEE Transactions on</i>, vol. 7, no. 5, pp. 506-521, 1996.","links":{"documentLink":"/document/503776","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=503776","pdfSize":"2198KB"},"title":"Dynamic critical-path scheduling: an effective technique for allocating task graphs to multiprocessors"},{"order":"13","displayText":"A. Sharma, R. Jain, \"Estimating architectural resources and performance for high-level synthesis applications\", <i>Very Large Scale Integration (VLSI) Systems IEEE Transactions on</i>, vol. 1, no. 2, pp. 175-190, 1993.","links":{"documentLink":"/document/238417","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=238417","pdfSize":"1604KB"},"title":"Estimating architectural resources and performance for high-level synthesis applications"},{"order":"14","displayText":"S. Chaudhuri, R.A. Walker, \"Computing lower bounds on functional units before scheduling\", <i>Very Large Scale Integration (VLSI) Systems IEEE Transactions on</i>, vol. 4, no. 2, pp. 273-279, 1996.","links":{"documentLink":"/document/502199","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=502199","pdfSize":"773KB"},"title":"Computing lower bounds on functional units before scheduling"},{"order":"15","displayText":"S. Chaudhuri, S.A. Blthye, R.A. Walker, \"A solution methodology for exact design space exploration in a three-dimensional design space\", <i>Very Large Scale Integration (VLSI) Systems IEEE Transactions on</i>, vol. 5, no. 1, pp. 69-81, 1997.","links":{"documentLink":"/document/555988","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=555988","pdfSize":"369KB"},"title":"A solution methodology for exact design space exploration in a three-dimensional design space"},{"order":"16","displayText":"J. Cong, Yiping Fan, Guoling Han, Yizhou Lin, Junjuan Xu, Zhiru Zhang, Xu Cheng, \"Bitwidth-aware scheduling and binding in high-level synthesis\", <i>Design Automation Conference 2005. Proceedings of the ASP-DAC 2005. Asia and South Pacific</i>, vol. 2, pp. 856-861 Vol. 2, 2005.","links":{"documentLink":"/document/1466476","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=1466476","pdfSize":"1277KB"},"title":"Bitwidth-aware scheduling and binding in high-level synthesis"},{"order":"17","displayText":"Joerg Decker, Joerg Schneider, \"Heuristic Scheduling of Grid Workflows Supporting Co-Allocation and Advance Reservation\", <i>Cluster Computing and the Grid 2007. CCGRID 2007. Seventh IEEE International Symposium on</i>, pp. 335-342, 2007.","links":{"documentLink":"/document/4215398","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=4215398","pdfSize":"307KB"},"title":"Heuristic Scheduling of Grid Workflows Supporting Co-Allocation and Advance Reservation"},{"order":"18","displayText":"Sergey Zverlov, Sebastian Voss, \"Synthesis of Pareto Efficient Technical Architectures for Multi-core Systems\", <i>Computer Software and Applications Conference Workshops (COMPSACW) 2014 IEEE 38th International</i>, pp. 366-371, 2014.","links":{"documentLink":"/document/6903157","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=6903157","pdfSize":"289KB"},"title":"Synthesis of Pareto Efficient Technical Architectures for Multi-core Systems"},{"order":"19","displayText":"P. Pop, P. Eles, Z. Peng, V. Izosimov, \"Schedulability-driven partitioning and mapping for multi-cluster real-time systems\", <i>Real-Time Systems 2004. ECRTS 2004. Proceedings. 16th Euromicro Conference on</i>, pp. 91-100, 2004.","links":{"documentLink":"/document/1311010","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=1311010","pdfSize":"408KB"},"title":"Schedulability-driven partitioning and mapping for multi-cluster real-time systems"},{"order":"20","displayText":"S. Chaudhuri, R.A. Walker, \"Bounding algorithms for design space exploration\", <i>VLSI 1999. Proceedings. Ninth Great Lakes Symposium on</i>, pp. 234-235, 1999.","links":{"documentLink":"/document/757420","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=757420","pdfSize":"99KB"},"title":"Bounding algorithms for design space exploration"},{"order":"21","displayText":"E. Luque, A. Ripoll, T. Margalef, P. Hernandez, \"Static scheduling of parallel program graphs including loops\", <i>System Sciences 1993 Proceeding of the Twenty-Sixth Hawaii International Conference on</i>, vol. ii, pp. 526-535 vol.2, 1993.","links":{"documentLink":"/document/284073","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=284073","pdfSize":"926KB"},"title":"Static scheduling of parallel program graphs including loops"},{"order":"22","displayText":"R. Alqadi, P. Ramanathan, \"Analysis of resource lower bounds in real-time applications\", <i>Distributed Computing Systems 1995. Proceedings of the 15th International Conference on</i>, pp. 188-195, 1995.","links":{"documentLink":"/document/500019","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=500019","pdfSize":"759KB"},"title":"Analysis of resource lower bounds in real-time applications"},{"order":"23","displayText":"A. Abualsamid, P. Ramanathan, \"Adaptive parallel algorithms for the synthesis of real-time computer systems\", <i>Engineering of Complex Computer Systems 1996. Proceedings. Second IEEE International Conference on</i>, pp. 289-292, 1996.","links":{"documentLink":"/document/558426","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=558426","pdfSize":"497KB"},"title":"Adaptive parallel algorithms for the synthesis of real-time computer systems"},{"order":"24","displayText":"D. Li, A. Mizuno, Y. Iwahori, N. Ishii, \"A multiprocessor scheduling heuristic for functional parallelism and its performance measure\", <i>Parallel and Distributed Systems 1997. Proceedings. 1997 International Conference on</i>, pp. 400-405, 1997.","links":{"documentLink":"/document/652579","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=652579","pdfSize":"582KB"},"title":"A multiprocessor scheduling heuristic for functional parallelism and its performance measure"},{"order":"25","displayText":"S. Fujita, M. Masukawa, S. Tagashira, \"A fast branch-and-bound algorithm with an improved lower bound for solving the multiprocessor scheduling problem\", <i>Parallel and Distributed Systems 2002. Proceedings. Ninth International Conference on</i>, pp. 611-616, 2002.","links":{"documentLink":"/document/1183469","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=1183469","pdfSize":"247KB"},"title":"A fast branch-and-bound algorithm with an improved lower bound for solving the multiprocessor scheduling problem"},{"order":"26","displayText":"A. Koseki, H. Komastu, Y. Fukazawa, \"A register allocation technique using register existence graph\", <i>Parallel Processing 1997. Proceedings of the 1997 International Conference on</i>, pp. 404-411, 1997.","links":{"documentLink":"/document/622673","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=622673","pdfSize":"696KB"},"title":"A register allocation technique using register existence graph"},{"order":"27","displayText":"I.D. Baev, W.M. Meleis, A. Eichenberger, \"Lower bounds on precedence-constrained scheduling for parallel processors\", <i>Parallel Processing 2000. Proceedings. 2000 International Conference on</i>, pp. 549-553, 2000.","links":{"documentLink":"/document/876172","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=876172","pdfSize":"441KB"},"title":"Lower bounds on precedence-constrained scheduling for parallel processors"},{"order":"28","displayText":"S. Fujita, M. Masukawa, S. Tagashira, \"A fast branch-and-bound scheme for the multiprocessor scheduling problem with communication time\", <i>Parallel Processing Workshops 2003. Proceedings. 2003 International Conference on</i>, pp. 104-111, 2003.","links":{"documentLink":"/document/1240360","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=1240360","pdfSize":"302KB"},"title":"A fast branch-and-bound scheme for the multiprocessor scheduling problem with communication time"},{"order":"29","displayText":"C.L.P. Chen, C.S.G. Lee, \"Mapping precedence and communication relations of a large scale computation on a multiprocessor system\", <i>Systems Man and Cybernetics 1989. Conference Proceedings. IEEE International Conference on</i>, pp. 370-375 vol.1, 1989.","links":{"documentLink":"/document/71320","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=71320","pdfSize":"544KB"},"title":"Mapping precedence and communication relations of a large scale computation on a multiprocessor system"},{"order":"30","displayText":"J.G.A. Beaulieu, M. Farooq, T. Shepard, C.M. Wortley, \"The allocation of hard real-time tasks to heterogeneous processors in robotic and digital control systems\", <i>Industrial Electronics Control Instrumentation and Automation 1992. Power Electronics and Motion Control. Proceedings of the 1992 International Conference on</i>, pp. 571-576 vol.2, 1992.","links":{"documentLink":"/document/254494","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=254494","pdfSize":"493KB"},"title":"The allocation of hard real-time tasks to heterogeneous processors in robotic and digital control systems"}],"nonIeee":[{"order":"1","displayText":"Nobuhiro Kondo, Akira Koseki, Hideaki Komatsu, Yoshiaki Fukazawa, \"A method for applying loop unrolling and software pipelining to instruction-level parallel architectures\", <i>Systems and Computers in Japan</i>, vol. 29, pp. 62, 1998.","links":{"crossRefLink":"https://doi.org/10.1002/(SICI)1520-684X(199808)29:9<62::AID-SCJ7>3.0.CO;2-H"},"title":"A method for applying loop unrolling and software pipelining to instruction-level parallel architectures"},{"order":"2","displayText":"Takao Tobita, Hironori Kasahara, \"A standard task graph set for fair evaluation of multiprocessor scheduling algorithms\", <i>Journal of Scheduling</i>, vol. 5, pp. 379, 2002.","links":{"crossRefLink":"https://doi.org/10.1002/jos.116"},"title":"A standard task graph set for fair evaluation of multiprocessor scheduling algorithms"},{"order":"3","displayText":"Hironori Kasahara, Seinosuke Narita, \"Practical multiprocessor scheduling algorithms for efficient parallel processing\", <i>Systems and Computers in Japan</i>, vol. 16, pp. 11, 1985.","links":{"crossRefLink":"https://doi.org/10.1002/scj.4690160202"},"title":"Practical multiprocessor scheduling algorithms for efficient parallel processing"},{"order":"4","displayText":"Hiromitsu Takagi, Takaya Arita, Masahiro Sowa, \"A static processor-scheduling algorithm resistive to dynamic fluctuation of execution timing\", <i>Systems and Computers in Japan</i>, vol. 24, pp. 1, 1993.","links":{"crossRefLink":"https://doi.org/10.1002/scj.4690240801"},"title":"A static processor-scheduling algorithm resistive to dynamic fluctuation of execution timing"},{"order":"5","displayText":"Yu-Kwong Kwok, Ishfaq Ahmad, \"Benchmarking and Comparison of the Task Graph Scheduling Algorithms\", <i>Journal of Parallel and Distributed Computing</i>, vol. 59, pp. 381, 1999.","links":{"crossRefLink":"https://doi.org/10.1006/jpdc.1999.1578"},"title":"Benchmarking and Comparison of the Task Graph Scheduling Algorithms"},{"order":"6","displayText":"K. V. Shakhbazyan, T. A. Tushkina, \"A survey of scheduling methods for multiprocessor systems\", <i>Journal of Soviet Mathematics</i>, vol. 15, pp. 651, 1981.","links":{"crossRefLink":"https://doi.org/10.1007/BF01086545"},"title":"A survey of scheduling methods for multiprocessor systems"},{"order":"7","displayText":"B. Ramakrishna Rau, Joseph A. Fisher, \"Instruction-level parallel processing: History overview and perspective\", <i>The Journal of Supercomputing</i>, vol. 7, pp. 9, 1993.","links":{"crossRefLink":"https://doi.org/10.1007/BF01205181"},"title":"Instruction-level parallel processing: History, overview, and perspective"},{"order":"8","displayText":"Shiv Prakash, Alice C. Parker, \"Synthesis of application-specific multiprocessor systems including memory components\", <i>Journal of VLSI signal processing systems for signal, image and video technology</i>, vol. 8, pp. 97, 1994.","links":{"crossRefLink":"https://doi.org/10.1007/BF02109379"},"title":"Synthesis of application-specific multiprocessor systems including memory components"},{"order":"9","displayText":"G. N\u00e9meth, I. Lovrek, V. Sinkovic, \"Scheduling problems in parallel systems for telecommunications\", <i>Computing</i>, vol. 58, pp. 199, 1997.","links":{"crossRefLink":"https://doi.org/10.1007/BF02684390"},"title":"Scheduling problems in parallel systems for telecommunications"},{"order":"10","displayText":"Hao Sun, Pu Liu, Jikai Li, Dechung Peng, \"New bounds on time and number of processors for multiprocessor optimal schedules\", <i>Wuhan University Journal of Natural Sciences</i>, vol. 1, pp. 350, 1996.","links":{"crossRefLink":"https://doi.org/10.1007/BF02900854"},"title":"New bounds on time and number of processors for multiprocessor optimal schedules"},{"order":"11","displayText":"Tom\u00e1s Lang, Eduardo B. Fern\u00e1ndez, \"Scheduling of unit-length independent tasks with execution constraints\", <i>Information Processing Letters</i>, vol. 4, pp. 95, 1976.","links":{"crossRefLink":"https://doi.org/10.1016/0020-0190(76)90053-3"},"title":"Scheduling of unit-length independent tasks with execution constraints"},{"order":"12","displayText":"Jurij \u0160ilc, Borut Robi\u010d, \"Synchronous dataflow-based architecture\", <i>Microprocessing and Microprogramming</i>, vol. 27, pp. 315, 1989.","links":{"crossRefLink":"https://doi.org/10.1016/0165-6074(89)90065-3"},"title":"Synchronous dataflow-based architecture"},{"order":"13","displayText":"Kamal Kumar Jain, V. Rajaraman, \"Parallelism measures of task graphs for multiprocessors\", <i>Microprocessing and Microprogramming</i>, vol. 40, pp. 249, 1994.","links":{"crossRefLink":"https://doi.org/10.1016/0165-6074(94)90133-3"},"title":"Parallelism measures of task graphs for multiprocessors"},{"order":"14","displayText":"Shikharesh Majumdar, Derek L Eager, Richard B Bunt, \"Characterisation of programs for scheduling in multiprogrammed parallel systems\", <i>Performance Evaluation</i>, vol. 13, pp. 109, 1991.","links":{"crossRefLink":"https://doi.org/10.1016/0166-5316(91)90044-4"},"title":"Characterisation of programs for scheduling in multiprogrammed parallel systems"},{"order":"15","displayText":"Shiv Prakash, Alice C. Parker, \"SOS: Synthesis of application-specific heterogeneous multiprocessor systems\", <i>Journal of Parallel and Distributed Computing</i>, vol. 16, pp. 338, 1992.","links":{"crossRefLink":"https://doi.org/10.1016/0743-7315(92)90017-H"},"title":"SOS: Synthesis of application-specific heterogeneous multiprocessor systems"},{"order":"16","displayText":"S.I. Ahson, \"Software design methods for distributed computer control\", <i>Journal of Microcomputer Applications</i>, vol. 6, pp. 287, 1983.","links":{"crossRefLink":"https://doi.org/10.1016/0745-7138(83)90003-9"},"title":"Software design methods for distributed computer control"},{"order":"17","displayText":"A. Nader, <i>Distributed Computer Control System</i>, pp. 157, 1980.","links":{"crossRefLink":"https://doi.org/10.1016/B978-0-08-024490-7.50028-X"},"title":""},{"order":"18","displayText":"A. Nader, <i>Distributed Computer Control System</i>, pp. 197, 1980.","links":{"crossRefLink":"https://doi.org/10.1016/B978-0-08-024490-7.50032-1"},"title":""},{"order":"19","displayText":"H. Kasahara, S. Narita, <i>Distributed Computer Control Systems 1982</i>, pp. 103, 1983.","links":{"crossRefLink":"https://doi.org/10.1016/B978-0-08-028675-4.50027-1"},"title":""},{"order":"20","displayText":"H. Kasahara, H. Honda, M. Kai, T. Seki, S. Narita, <i>Digital Computer Applications to Process Control</i>, pp. 527, 1986.","links":{"crossRefLink":"https://doi.org/10.1016/B978-0-08-032554-5.50078-1"},"title":""},{"order":"21","displayText":"O. Marcotte, L.E. Trotter, <i>Progress in Combinatorial Optimization</i>, pp. 263, 1984.","links":{"crossRefLink":"https://doi.org/10.1016/B978-0-12-566780-7.50021-0"},"title":""},{"order":"22","displayText":"SHIV PRAKASH, ALICE C. PARKER, <i>Readings in Hardware/Software Co-Design</i>, pp. 324, 2002.","links":{"crossRefLink":"https://doi.org/10.1016/B978-155860702-6/50029-6"},"title":""},{"order":"23","displayText":"Ivan D. Baev, Waleed M. Meleis, Alexandre Eichenberger, \"Lower bounds on precedence-constrained scheduling for parallel processors\", <i>Information Processing Letters</i>, vol. 83, pp. 27, 2002.","links":{"crossRefLink":"https://doi.org/10.1016/S0020-0190(01)00303-9"},"title":"Lower bounds on precedence-constrained scheduling for parallel processors"},{"order":"24","displayText":"Ricardo C. Corr\u00eaa, \"A parallel approximation scheme for the multiprocessor scheduling problem\", <i>Parallel Computing</i>, vol. 26, pp. 47, 2000.","links":{"crossRefLink":"https://doi.org/10.1016/S0167-8191(99)00095-2"},"title":"A parallel approximation scheme for the multiprocessor scheduling problem"},{"order":"25","displayText":"Vjekoslav Sinkovi\u0107, Ignac Lovrek, \"A model of massively parallel call and service processing in telecommunications\", <i>Journal of Systems Architecture</i>, vol. 43, pp. 479, 1997.","links":{"crossRefLink":"https://doi.org/10.1016/S1383-7621(96)00058-6"},"title":"A model of massively parallel call and service processing in telecommunications"},{"order":"26","displayText":"Dewi I. Jones, Christos Ginis, \"Development of a Multiprocessor Scheduling Toolbox\", <i>IFAC Proceedings Volumes</i>, vol. 28, pp. 223, 1995.","links":{"crossRefLink":"https://doi.org/10.1016/S1474-6670(17)47232-6"},"title":"Development of a Multiprocessor Scheduling Toolbox"},{"order":"27","displayText":"H. Kasahara, H. Honda, M. Kai, T. Seki, S. Narita, \"Parallel Processing for Simulation of Dynamical Systems\", <i>IFAC Proceedings Volumes</i>, vol. 18, pp. 527, 1985.","links":{"crossRefLink":"https://doi.org/10.1016/S1474-6670(17)60178-2"},"title":"Parallel Processing for Simulation of Dynamical Systems"},{"order":"28","displayText":"H. Kasahara, S. Narita, \"Load Distribution Among Real-Time Control Computers Connected Via Communication Media\", <i>IFAC Proceedings Volumes</i>, vol. 17, pp. 2695, 1984.","links":{"crossRefLink":"https://doi.org/10.1016/S1474-6670(17)61389-2"},"title":"Load Distribution Among Real-Time Control Computers Connected Via Communication Media"},{"order":"29","displayText":"H. Kasahara, S. Narita, \"Parallel Processing for Real-Time Control and Simulation of DCCS\", <i>IFAC Proceedings Volumes</i>, vol. 15, pp. 103, 1982.","links":{"crossRefLink":"https://doi.org/10.1016/S1474-6670(17)63269-5"},"title":"Parallel Processing for Real-Time Control and Simulation of DCCS"},{"order":"30","displayText":"A. Nader, \"The Design of Distributed Computer Control Systems\", <i>IFAC Proceedings Volumes</i>, vol. 12, pp. 157, 1979.","links":{"crossRefLink":"https://doi.org/10.1016/S1474-6670(17)65397-7"},"title":"The Design of Distributed Computer Control Systems"}]},"nonIeeeCitationCount":"61","contentTypeDisplay":"Journals","patentCitationCount":"0","mlTime":"PT0.692938S","lastupdate":"2021-07-23","title":"Bounds on the Number of Processors and Time for Multiprocessor Optimal Schedules","contentType":"periodicals","ieeeCitationCount":"63","publicationNumber":"12"},{"_id":5009159,"paperCitations":{"ieee":[{"order":"1","displayText":"B. Sugla, D.A. Carlson, \"Extreme area-time tradeoffs in VLSI\", <i>Computers IEEE Transactions on</i>, vol. 39, no. 2, pp. 251-257, 1990.","links":{"documentLink":"/document/45210","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=45210","pdfSize":"692KB"},"title":"Extreme area-time tradeoffs in VLSI"},{"order":"2","displayText":"Haigeng Wang, A. Nicolau, K.-Y.S. Siu, \"The strict time lower bound and optimal schedules for parallel prefix with resource constraints\", <i>Computers IEEE Transactions on</i>, vol. 45, no. 11, pp. 1257-1271, 1996.","links":{"documentLink":"/document/544482","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=544482","pdfSize":"1749KB"},"title":"The strict time lower bound and optimal schedules for parallel prefix with resource constraints"},{"order":"3","displayText":"D.A. Carlson, \"Modified-mesh connected parallel computers\", <i>Computers IEEE Transactions on</i>, vol. 37, no. 10, pp. 1315-1321, 1988.","links":{"documentLink":"/document/5998","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=5998","pdfSize":"891KB"},"title":"Modified-mesh connected parallel computers"},{"order":"4","displayText":"L. Kalampoukas, D. Nikolos, C. Efstathiou, H.T. Vergos, J. Kalamatianos, \"High-speed parallel-prefix module 2/sup n/-1 adders\", <i>Computers IEEE Transactions on</i>, vol. 49, no. 7, pp. 673-680, 2000.","links":{"documentLink":"/document/863036","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=863036","pdfSize":"289KB"},"title":"High-speed parallel-prefix module 2/sup n/-1 adders"},{"order":"5","displayText":"B.L. Menezes, R. Jenevein, \"The KYKLOS multicomputer network: interconnection strategies properties and applications\", <i>Computers IEEE Transactions on</i>, vol. 40, no. 6, pp. 693-705, 1991.","links":{"documentLink":"/document/90248","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=90248","pdfSize":"972KB"},"title":"The KYKLOS multicomputer network: interconnection strategies, properties, and applications"},{"order":"6","displayText":"Fan-Tien Cheng, D.E. Orin, \"Efficient formulation of the force-distribution equations for simple closed-chain robotic mechanisms\", <i>Systems Man and Cybernetics IEEE Transactions on</i>, vol. 21, no. 1, pp. 25-32, 1991.","links":{"documentLink":"/document/101133","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=101133","pdfSize":"800KB"},"title":"Efficient formulation of the force-distribution equations for simple closed-chain robotic mechanisms"},{"order":"7","displayText":"C.-T. Lin, C.S.G. Lee, \"Fault-tolerant reconfigurable architecture for robot kinematics and dynamics computations\", <i>Systems Man and Cybernetics IEEE Transactions on</i>, vol. 21, no. 5, pp. 983-999, 1991.","links":{"documentLink":"/document/120051","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=120051","pdfSize":"1686KB"},"title":"Fault-tolerant reconfigurable architecture for robot kinematics and dynamics computations"},{"order":"8","displayText":"M. Amin-Javaheri, D.E. Orin, \"Systolic architectures for the manipulator inertia matrix\", <i>Systems Man and Cybernetics IEEE Transactions on</i>, vol. 18, no. 6, pp. 939-951, 1988.","links":{"documentLink":"/document/23092","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=23092","pdfSize":"953KB"},"title":"Systolic architectures for the manipulator inertia matrix"},{"order":"9","displayText":"C.S.G. Lee, P.R. Chang, \"Efficient parallel algorithms for robot forward dynamics computation\", <i>Systems Man and Cybernetics IEEE Transactions on</i>, vol. 18, no. 2, pp. 238-251, 1988.","links":{"documentLink":"/document/3463","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=3463","pdfSize":"1430KB"},"title":"Efficient parallel algorithms for robot forward dynamics computation"},{"order":"10","displayText":"T.B. Yeung, C.S.G. Lee, \"Efficient parallel algorithms and VLSI architectures for manipulator Jacobian computation\", <i>Systems Man and Cybernetics IEEE Transactions on</i>, vol. 19, no. 5, pp. 1154-1166, 1989.","links":{"documentLink":"/document/44031","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=44031","pdfSize":"1085KB"},"title":"Efficient parallel algorithms and VLSI architectures for manipulator Jacobian computation"},{"order":"11","displayText":"K.K. Parhi, D.G. Messerschmitt, \"Pipeline interleaving and parallelism in recursive digital filters. I. Pipelining using scattered look-ahead and decomposition\", <i>Acoustics Speech and Signal Processing IEEE Transactions on</i>, vol. 37, no. 7, pp. 1099-1117, 1989.","links":{"documentLink":"/document/32286","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=32286","pdfSize":"1653KB"},"title":"Pipeline interleaving and parallelism in recursive digital filters. I. Pipelining using scattered look-ahead and decomposition"},{"order":"12","displayText":"K.K. Parhi, \"Pipelining in algorithms with quantizer loops\", <i>Circuits and Systems IEEE Transactions on</i>, vol. 38, no. 7, pp. 745-754, 1991.","links":{"documentLink":"/document/135746","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=135746","pdfSize":"562KB"},"title":"Pipelining in algorithms with quantizer loops"},{"order":"13","displayText":"H.-D. Lin, D.G. Messerschmitt, \"Finite state machine has unlimited concurrency\", <i>Circuits and Systems IEEE Transactions on</i>, vol. 38, no. 5, pp. 465-475, 1991.","links":{"documentLink":"/document/76483","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=76483","pdfSize":"987KB"},"title":"Finite state machine has unlimited concurrency"},{"order":"14","displayText":"G. Fettweis, H. Meyr, \"High-speed parallel Viterbi decoding: algorithm and VLSI-architecture\", <i>Communications Magazine IEEE</i>, vol. 29, no. 5, pp. 46-55, 1991.","links":{"documentLink":"/document/79382","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=79382","pdfSize":"1148KB"},"title":"High-speed parallel Viterbi decoding: algorithm and VLSI-architecture"},{"order":"15","displayText":"J. Ouyang, G. Sun, Y. Chen, L. Duan, T. Zhang, Y. Xie, M. J. Irwin, \"Arithmetic unit design using 180nm TSV-based 3D stacking technology\", <i>3D System Integration 2009. 3DIC 2009. IEEE International Conference on</i>, pp. 1-4, 2009.","links":{"documentLink":"/document/5306565","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=5306565","pdfSize":"475KB"},"title":"Arithmetic unit design using 180nm TSV-based 3D stacking technology"},{"order":"16","displayText":"I. Kang, A.N. Willson, \"Low-power Viterbi decoder for CDMA mobile terminals\", <i>Solid-State Circuits IEEE Journal of</i>, vol. 33, no. 3, pp. 473-482, 1998.","links":{"documentLink":"/document/661213","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=661213","pdfSize":"243KB"},"title":"Low-power Viterbi decoder for CDMA mobile terminals"},{"order":"17","displayText":"J. Silberman, N. Aoki, D. Boerstler, J.L. Burns, Sang Dhong, A. Essbaum, U. Ghoshal, D. Heidel, P. Hofstee, Kyung Tek Lee, D. Meltzer, Hung Ngo, K. Nowka, S. Posluszny, O. Takahashi, I. Vo, B. Zoric, \"A 1.0-GHz single-issue 64-bit powerPC integer processor\", <i>Solid-State Circuits IEEE Journal of</i>, vol. 33, no. 11, pp. 1600-1608, 1998.","links":{"documentLink":"/document/726542","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=726542","pdfSize":"202KB"},"title":"A 1.0-GHz single-issue 64-bit powerPC integer processor"},{"order":"18","displayText":"M. Tremblay, J.M. O'Connor, V. Narayanan, Liang He, \"VIS speeds new media processing\", <i>Micro IEEE</i>, vol. 16, no. 4, pp. 10-20, 1996.","links":{"documentLink":"/document/526921","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=526921","pdfSize":"1292KB"},"title":"VIS speeds new media processing"},{"order":"19","displayText":"W. Belluomini, C.J. Myers, H.P. Hofstee, \"Timed circuit verification using TEL structures\", <i>Computer-Aided Design of Integrated Circuits and Systems IEEE Transactions on</i>, vol. 20, no. 1, pp. 129-146, 2001.","links":{"documentLink":"/document/905681","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=905681","pdfSize":"375KB"},"title":"Timed circuit verification using TEL structures"},{"order":"20","displayText":"K.K. Parhi, \"Algorithm transformation techniques for concurrent processors\", <i>Proceedings of the IEEE</i>, vol. 77, no. 12, pp. 1879-1895, 1989.","links":{"documentLink":"/document/48830","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=48830","pdfSize":"1529KB"},"title":"Algorithm transformation techniques for concurrent processors"},{"order":"21","displayText":"H.H. Cheng, K.C. Gupta, \"Vectorization of robot inverse dynamics on a pipelined vector processor\", <i>Robotics and Automation IEEE Transactions on</i>, vol. 9, no. 6, pp. 858-863, 1993.","links":{"documentLink":"/document/265931","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=265931","pdfSize":"673KB"},"title":"Vectorization of robot inverse dynamics on a pipelined vector processor"},{"order":"22","displayText":"A. Youssef, \"A parallel algorithm for random walk construction with application to the Monte Carlo solution of partial differential equations\", <i>Parallel and Distributed Systems IEEE Transactions on</i>, vol. 4, no. 3, pp. 355-360, 1993.","links":{"documentLink":"/document/210818","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=210818","pdfSize":"627KB"},"title":"A parallel algorithm for random walk construction with application to the Monte Carlo solution of partial differential equations"},{"order":"23","displayText":"M. Takesue, \"A family of parallel prefix algorithms embedded in networks\", <i>Parallel and Distributed Systems IEEE Transactions on</i>, vol. 4, no. 10, pp. 1179-1184, 1993.","links":{"documentLink":"/document/246079","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=246079","pdfSize":"694KB"},"title":"A family of parallel prefix algorithms embedded in networks"},{"order":"24","displayText":"A.R. Lebeck, G.S. Sohi, \"Request combining in multiprocessors with arbitrary interconnection networks\", <i>Parallel and Distributed Systems IEEE Transactions on</i>, vol. 5, no. 11, pp. 1140-1155, 1994.","links":{"documentLink":"/document/329673","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=329673","pdfSize":"1277KB"},"title":"Request combining in multiprocessors with arbitrary interconnection networks"},{"order":"25","displayText":"Haigeng Wang, A. Nicolau, S. Keung, Kai-Yeung Siu, \"Computing programs containing band linear recurrences on vector supercomputers\", <i>Parallel and Distributed Systems IEEE Transactions on</i>, vol. 7, no. 8, pp. 769-782, 1996.","links":{"documentLink":"/document/532109","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=532109","pdfSize":"1557KB"},"title":"Computing programs containing band linear recurrences on vector supercomputers"},{"order":"26","displayText":"R. Lin, K. Nakano, S. Olariu, M.C. Pinotti, J.L. Schwing, A.Y. Zomaya, \"Scalable hardware-algorithms for binary prefix sums\", <i>Parallel and Distributed Systems IEEE Transactions on</i>, vol. 11, no. 8, pp. 838-850, 2000.","links":{"documentLink":"/document/877941","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=877941","pdfSize":"387KB"},"title":"Scalable hardware-algorithms for binary prefix sums"},{"order":"27","displayText":"Jae-Woo Ahn, Wonyong Sun, \"Multimedia processor-based implementation of an error-diffusion halftoning algorithm exploiting subword parallelism\", <i>Circuits and Systems for Video Technology IEEE Transactions on</i>, vol. 11, no. 2, pp. 129-138, 2001.","links":{"documentLink":"/document/905980","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=905980","pdfSize":"234KB"},"title":"Multimedia processor-based implementation of an error-diffusion halftoning algorithm exploiting subword parallelism"},{"order":"28","displayText":"P. Bunyk, P. Litskevitch, \"Case study in RSFQ design: fast pipelined parallel adder\", <i>Applied Superconductivity IEEE Transactions on</i>, vol. 9, no. 2, pp. 3714-3720, 1999.","links":{"documentLink":"/document/783835","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=783835","pdfSize":"796KB"},"title":"Case study in RSFQ design: fast pipelined parallel adder"},{"order":"29","displayText":"T. Onomi, K. Yanagisawa, M. Seki, K. Nakajima, \"Phase-mode pipelined parallel multiplier\", <i>Applied Superconductivity IEEE Transactions on</i>, vol. 11, no. 1, pp. 541-544, 2001.","links":{"documentLink":"/document/919402","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=919402","pdfSize":"421KB"},"title":"Phase-mode pipelined parallel multiplier"},{"order":"30","displayText":"Y.C. Lim, B. Liu, \"Pipelined recursive filter with minimum order augmentation\", <i>Signal Processing IEEE Transactions on</i>, vol. 40, no. 7, pp. 1643-1651, 1992.","links":{"documentLink":"/document/143436","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=143436","pdfSize":"597KB"},"title":"Pipelined recursive filter with minimum order augmentation"}],"nonIeee":[{"order":"1","displayText":"Bipul C. Paul, <i>Advanced Circuits for Emerging Technologies</i>, pp. 103, 2012.","links":{"crossRefLink":"https://doi.org/10.1002/9781118181508.ch5"},"title":""},{"order":"2","displayText":"D. C. Gerogiannis, S. C. Orphanoudakis, S. L. Johnsson, \"Histogram computation on distributed memory architectures\", <i>Concurrency Practice and Experience</i>, vol. 1, pp. 219, 1989.","links":{"crossRefLink":"https://doi.org/10.1002/cpe.4330010205"},"title":"Histogram computation on distributed memory architectures"},{"order":"3","displayText":"Nikzad Toomarian, Amir Fijany, Jacob Barmen, \"Time-parallel solution of linear partial differential equations on the Intel Touchstone Delta supercomputer\", <i>Concurrency: Practice and Experience</i>, vol. 6, pp. 641, 1994.","links":{"crossRefLink":"https://doi.org/10.1002/cpe.4330060803"},"title":"Time-parallel solution of linear partial differential equations on the Intel Touchstone Delta supercomputer"},{"order":"4","displayText":"Stefania Perri, Marco Lanuzza, Pasquale Corsonello, \"Design of high-speed low-power parallel-prefix adder trees in nanometer technologies\", <i>International Journal of Circuit Theory and Applications</i>, vol. 42, pp. 731, 2014.","links":{"crossRefLink":"https://doi.org/10.1002/cta.1886"},"title":"Design of high-speed low-power parallel-prefix adder trees in nanometer technologies"},{"order":"5","displayText":"Richard F. Hobson, \"A framework for high-speed parallel-prefix adder performance evaluation and comparison\", <i>International Journal of Circuit Theory and Applications</i>, vol. 43, pp. 1474, 2015.","links":{"crossRefLink":"https://doi.org/10.1002/cta.2020"},"title":"A framework for high-speed parallel-prefix adder performance evaluation and comparison"},{"order":"6","displayText":"Andr\u00e9s Jaramillo-Botero, Alfons Crespo I. Lorente, \"A Unified Formulation for Massively Parallel Rigid Multibody Dynamics of O(log2n) Computational Complexity\", <i>Journal of Parallel and Distributed Computing</i>, vol. 62, pp. 1001, 2002.","links":{"crossRefLink":"https://doi.org/10.1006/jpdc.2001.1820"},"title":"A Unified Formulation for Massively Parallel Rigid Multibody Dynamics of O(log2n) Computational Complexity"},{"order":"7","displayText":"Rodrigo C. O. Rocha, Lu\u00eds F. W. G\u00f3es, Fernando M. Q. Pereira, <i>Programming Languages</i>, vol. 9889, pp. 140, 2016.","links":{"crossRefLink":"https://doi.org/10.1007/978-3-319-45279-1_10"},"title":""},{"order":"8","displayText":"Yoo-Seung Won, Dong-Guk Han, <i>Constructive Side-Channel Analysis and Secure Design</i>, vol. 10348, pp. 120, 2017.","links":{"crossRefLink":"https://doi.org/10.1007/978-3-319-64647-3_8"},"title":""},{"order":"9","displayText":"Daniel Dinu, Johann Gro\u00dfsch\u00e4dl, Yann Le Corre, <i>Information Security</i>, vol. 10599, pp. 39, 2017.","links":{"crossRefLink":"https://doi.org/10.1007/978-3-319-69659-1_3"},"title":""},{"order":"10","displayText":"Mustafa Aktan, Dursun Baran, Vojin G. Oklobdzija, <i>Integrated Circuit and System Design. Power and Timing Modeling, Optimization, and Simulation</i>, vol. 6951, pp. 1, 2011.","links":{"crossRefLink":"https://doi.org/10.1007/978-3-642-24154-3_1"},"title":""},{"order":"11","displayText":"Polani Rahul, Korada Prudhvi Raj, S. Umadevi, <i>Nanoelectronic Materials and Devices</i>, vol. 466, pp. 233, 2018.","links":{"crossRefLink":"https://doi.org/10.1007/978-981-10-7191-1_20"},"title":""},{"order":"12","displayText":"David A. Carlson, Binay Sugla, \"Limited width parallel prefix circuits\", <i>The Journal of Supercomputing</i>, vol. 4, pp. 107, 1990.","links":{"crossRefLink":"https://doi.org/10.1007/BF00127876"},"title":"Limited width parallel prefix circuits"},{"order":"13","displayText":"G. Fettweis, H. Meyr, \"Feedforward architectures for parallel viterbi decoding\", <i>Journal of VLSI signal processing systems for signal, image and video technology</i>, vol. 3, pp. 105, 1991.","links":{"crossRefLink":"https://doi.org/10.1007/BF00927838"},"title":"Feedforward architectures for parallel viterbi decoding"},{"order":"14","displayText":"Roy P. Pargas, \"Parallel solution of recurrences on a tree machine\", <i>International Journal of Computer & Information Sciences</i>, vol. 13, pp. 251, 1984.","links":{"crossRefLink":"https://doi.org/10.1007/BF00977832"},"title":"Parallel solution of recurrences on a tree machine"},{"order":"15","displayText":"B. A. Golovkin, \"Methods and means of parallel processing of information\", <i>Journal of Soviet Mathematics</i>, vol. 17, pp. 1876, 1981.","links":{"crossRefLink":"https://doi.org/10.1007/BF01085188"},"title":"Methods and means of parallel processing of information"},{"order":"16","displayText":"B. Ramakrishna Rau, Joseph A. Fisher, \"Instruction-level parallel processing: History overview and perspective\", <i>The Journal of Supercomputing</i>, vol. 7, pp. 9, 1993.","links":{"crossRefLink":"https://doi.org/10.1007/BF01205181"},"title":"Instruction-level parallel processing: History, overview, and perspective"},{"order":"17","displayText":"Henk Meijer, Selim G. Akl, \"Optimal computation of prefix sums on a binary tree of processors\", <i>International Journal of Parallel Programming</i>, vol. 16, pp. 127, 1987.","links":{"crossRefLink":"https://doi.org/10.1007/BF01379098"},"title":"Optimal computation of prefix sums on a binary tree of processors"},{"order":"18","displayText":"James R. Larus, \"Compiling lisp programs for parallel execution\", <i>Lisp and Symbolic Computation</i>, vol. 4, pp. 29, 1991.","links":{"crossRefLink":"https://doi.org/10.1007/BF01806061"},"title":"Compiling lisp programs for parallel execution"},{"order":"19","displayText":"Christoph W. Ke\u00dfler, Helmut Seidl, \"The Fork95 parallel programming language: Design implementation application\", <i>International Journal of Parallel Programming</i>, vol. 25, pp. 17, 1997.","links":{"crossRefLink":"https://doi.org/10.1007/BF02700045"},"title":"The Fork95 parallel programming language: Design, implementation, application"},{"order":"20","displayText":"Qingshi Gao, Zhiyong Liu, \"K-Dimensional Optimal Parallel Algorithm for the solution of a general class of recurrence equations\", <i>Journal of Computer Science and Technology</i>, vol. 10, pp. 417, 1995.","links":{"crossRefLink":"https://doi.org/10.1007/BF02948337"},"title":"K-Dimensional Optimal Parallel Algorithm for the solution of a general class of recurrence equations"},{"order":"21","displayText":"E. Vassalos, D. Bakalis, H. T. Vergos, \"On the Design of Modulo 2 n \u00b11 Subtractors and Adders/Subtractors\", <i>Circuits, Systems, and Signal Processing</i>, vol. 30, pp. 1445, 2011.","links":{"crossRefLink":"https://doi.org/10.1007/s00034-011-9326-5"},"title":"On the Design of Modulo 2 n \u00b11 Subtractors and Adders/Subtractors"},{"order":"22","displayText":"Manish Kumar Jaiswal, Hayden K.-H. So, \"An Unified Architecture for Single Double Double-Extended and Quadruple Precision Division\", <i>Circuits, Systems, and Signal Processing</i>, 2017.","links":{"crossRefLink":"https://doi.org/10.1007/s00034-017-0559-9"},"title":"An Unified Architecture for Single, Double, Double-Extended, and Quadruple Precision Division"},{"order":"23","displayText":"Stephan Held, Sophie Spirkl, \"Fast Prefix Adders for Non-uniform Input Arrival Times\", <i>Algorithmica</i>, 2015.","links":{"crossRefLink":"https://doi.org/10.1007/s00453-015-0067-x"},"title":"Fast Prefix Adders for Non-uniform Input Arrival Times"},{"order":"24","displayText":"Timo Bingmann, Andreas Eberle, Peter Sanders, \"Engineering Parallel String Sorting\", <i>Algorithmica</i>, 2015.","links":{"crossRefLink":"https://doi.org/10.1007/s00453-015-0071-1"},"title":"Engineering Parallel String Sorting"},{"order":"25","displayText":"R. D. Falgout, S. Friedhoff, Tz. V. Kolev, S. P. MacLachlan, J. B. Schroder, S. Vandewalle, \"Multigrid methods with space\u2013time concurrency\", <i>Computing and Visualization in Science</i>, 2017.","links":{"crossRefLink":"https://doi.org/10.1007/s00791-017-0283-9"},"title":"Multigrid methods with space\u2013time concurrency"},{"order":"26","displayText":"R. Nirmaladevi, R. Seshasayanan, \"Energy efficient parallel hybrid adder architecture for 3X generation in radix-8 booth encoding\", <i>Cluster Computing</i>, vol. 22, pp. 10709, 2019.","links":{"crossRefLink":"https://doi.org/10.1007/s10586-017-1162-3"},"title":"Energy efficient parallel hybrid adder architecture for 3X generation in radix-8 booth encoding"},{"order":"27","displayText":"Thomas Reinbacher, Matthias F\u00fcgger, J\u00f6rg Brauer, \"Runtime verification of embedded real-time systems\", <i>Formal Methods in System Design</i>, vol. 44, pp. 203, 2014.","links":{"crossRefLink":"https://doi.org/10.1007/s10703-013-0199-z"},"title":"Runtime verification of embedded real-time systems"},{"order":"28","displayText":"Neil Burgess, \"New Models of Prefix Adder Topologies\", <i>The Journal of VLSI Signal Processing-Systems for Signal, Image, and Video Technology</i>, vol. 40, pp. 125, 2005.","links":{"crossRefLink":"https://doi.org/10.1007/s11265-005-4942-6"},"title":"New Models of Prefix Adder Topologies"},{"order":"29","displayText":"Evangelos Vassalos, Dimitris Bakalis, \"CSD-RNS-based Single Constant Multipliers\", <i>Journal of Signal Processing Systems</i>, vol. 67, pp. 255, 2012.","links":{"crossRefLink":"https://doi.org/10.1007/s11265-010-0552-z"},"title":"CSD-RNS-based Single Constant Multipliers"},{"order":"30","displayText":"Dong-hwan Lee, Jaewoo Ahn, Wonyong Sung, \"Parallel Computation of Adaptive Filtering Algorithms on Multi-Core Systems\", <i>Journal of Signal Processing Systems</i>, vol. 69, pp. 253, 2012.","links":{"crossRefLink":"https://doi.org/10.1007/s11265-012-0666-6"},"title":"Parallel Computation of Adaptive Filtering Algorithms on Multi-Core Systems"}]},"formulaStrippedArticleTitle":"A Parallel Algorithm for the Efficient Solution of a General Class of Recurrence Equations","nonIeeeCitationCount":"284","contentTypeDisplay":"Journals","patentCitationCount":"35","mlTime":"PT1.125012S","lastupdate":"2021-09-22","title":"A Parallel Algorithm for the Efficient Solution of a General Class of Recurrence Equations","contentType":"periodicals","ieeeCitationCount":"453","publicationNumber":"12"},{"_id":5009169,"paperCitations":{"ieee":[{"order":"1","displayText":"R. Srebro, R.M. Oguz, K. Hughlett, P.D. Purdy, \"Estimating regional brain activity from evoked potential fields on the scalp\", <i>Biomedical Engineering IEEE Transactions on</i>, vol. 40, no. 6, pp. 509-516, 1993.","links":{"documentLink":"/document/237670","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=237670","pdfSize":"1210KB"},"title":"Estimating regional brain activity from evoked potential fields on the scalp"},{"order":"2","displayText":"I. Elshafiey, L. Udpa, S.S. Udpa, \"Solution of inverse problems in electromagnetics using Hopfield neural networks\", <i>Magnetics IEEE Transactions on</i>, vol. 31, no. 1, pp. 852-861, 1995.","links":{"documentLink":"/document/364586","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=364586","pdfSize":"811KB"},"title":"Solution of inverse problems in electromagnetics using Hopfield neural networks"},{"order":"3","displayText":"Kwanghoon Sohn, W.E. Alexander, J.H. Kim, W.E. Snyder, \"A constrained regularization approach to robust corner detection\", <i>Systems Man and Cybernetics IEEE Transactions on</i>, vol. 24, no. 5, pp. 820-828, 1994.","links":{"documentLink":"/document/293500","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=293500","pdfSize":"945KB"},"title":"A constrained regularization approach to robust corner detection"},{"order":"4","displayText":"K.S. Ray, D.D. Majumder, \"A critical appreciation on algebraic image restoration\", <i>Systems Man and Cybernetics IEEE Transactions on</i>, vol. 18, no. 3, pp. 477-481, 1988.","links":{"documentLink":"/document/7498","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=7498","pdfSize":"595KB"},"title":"A critical appreciation on algebraic image restoration"},{"order":"5","displayText":"N.V. Arendtsz, E.M.A. Hussein, \"Energy-spectral Compton scatter imaging. I. Theory and mathematics\", <i>Nuclear Science IEEE Transactions on</i>, vol. 42, no. 6, pp. 2155-2165, 1995.","links":{"documentLink":"/document/489441","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=489441","pdfSize":"1667KB"},"title":"Energy-spectral Compton scatter imaging. I. Theory and mathematics"},{"order":"6","displayText":"N.P. Galatsanos, R.T. Chin, \"Digital restoration of multichannel images\", <i>Acoustics Speech and Signal Processing IEEE Transactions on</i>, vol. 37, no. 3, pp. 415-421, 1989.","links":{"documentLink":"/document/21708","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=21708","pdfSize":"969KB"},"title":"Digital restoration of multichannel images"},{"order":"7","displayText":"G. Demoment, \"Image reconstruction and restoration: overview of common estimation structures and problems\", <i>Acoustics Speech and Signal Processing IEEE Transactions on</i>, vol. 37, no. 12, pp. 2024-2036, 1989.","links":{"documentLink":"/document/45551","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=45551","pdfSize":"1445KB"},"title":"Image reconstruction and restoration: overview of common estimation structures and problems"},{"order":"8","displayText":"M.I. Sezan, A.M. Tekalp, \"Adaptive image restoration with artifact suppression using the theory of convex projections\", <i>Acoustics Speech and Signal Processing IEEE Transactions on</i>, vol. 38, no. 1, pp. 181-185, 1990.","links":{"documentLink":"/document/45570","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=45570","pdfSize":"815KB"},"title":"Adaptive image restoration with artifact suppression using the theory of convex projections"},{"order":"9","displayText":"J.P. Oakley, M.J. Cunningham, G. Little, \"A Fourier-domain formula for the least-squares projection of a function onto a repetitive basis in N-dimensional space\", <i>Acoustics Speech and Signal Processing IEEE Transactions on</i>, vol. 38, no. 1, pp. 114-120, 1990.","links":{"documentLink":"/document/45623","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=45623","pdfSize":"622KB"},"title":"A Fourier-domain formula for the least-squares projection of a function onto a repetitive basis in N-dimensional space"},{"order":"10","displayText":"N.B. Karayiannis, A.N. Venetsanopoulos, \"Regularization theory in image restoration-the stabilizing functional approach\", <i>Acoustics Speech and Signal Processing IEEE Transactions on</i>, vol. 38, no. 7, pp. 1155-1179, 1990.","links":{"documentLink":"/document/57544","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=57544","pdfSize":"2462KB"},"title":"Regularization theory in image restoration-the stabilizing functional approach"},{"order":"11","displayText":"R.L. Lagendijk, J. Biemond, D.E. Boekee, \"Regularized iterative image restoration with ringing reduction\", <i>Acoustics Speech and Signal Processing IEEE Transactions on</i>, vol. 36, no. 12, pp. 1874-1888, 1988.","links":{"documentLink":"/document/9032","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=9032","pdfSize":"1632KB"},"title":"Regularized iterative image restoration with ringing reduction"},{"order":"12","displayText":"M.E. Zervakis, A.N. Venetsanopoulos, \"A class of noniterative estimators for nonlinear image restoration\", <i>Circuits and Systems IEEE Transactions on</i>, vol. 38, no. 7, pp. 731-744, 1991.","links":{"documentLink":"/document/135745","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=135745","pdfSize":"1277KB"},"title":"A class of noniterative estimators for nonlinear image restoration"},{"order":"13","displayText":"J. Flusser, T. Suk, \"Degraded image analysis: an invariant approach\", <i>Pattern Analysis and Machine Intelligence IEEE Transactions on</i>, vol. 20, no. 6, pp. 590-603, 1998.","links":{"documentLink":"/document/683773","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=683773","pdfSize":"1328KB"},"title":"Degraded image analysis: an invariant approach"},{"order":"14","displayText":"Ling Guan, \"An optimal neuron evolution algorithm for constrained quadratic programming in image restoration\", <i>Systems Man and Cybernetics Part A: Systems and Humans IEEE Transactions on</i>, vol. 26, no. 4, pp. 513-518, 1996.","links":{"documentLink":"/document/508831","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=508831","pdfSize":"1197KB"},"title":"An optimal neuron evolution algorithm for constrained quadratic programming in image restoration"},{"order":"15","displayText":"K.J. Boo, N.K. Bose, \"Multispectral image restoration with multisensors\", <i>Geoscience and Remote Sensing IEEE Transactions on</i>, vol. 35, no. 5, pp. 1160-1170, 1997.","links":{"documentLink":"/document/628783","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=628783","pdfSize":"453KB"},"title":"Multispectral image restoration with multisensors"},{"order":"16","displayText":"C. Charalambous, F.K. Ghaddar, K. Kouris, \"Two iterative image restoration algorithms with applications to nuclear medicine\", <i>Medical Imaging IEEE Transactions on</i>, vol. 11, no. 1, pp. 2-8, 1992.","links":{"documentLink":"/document/126904","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=126904","pdfSize":"626KB"},"title":"Two iterative image restoration algorithms with applications to nuclear medicine"},{"order":"17","displayText":"N.H. Clinthorne, T.-S. Pan, P.-C. Chiao, W.L. Rogers, J.A. Stamos, \"Preconditioning methods for improved convergence rates in iterative reconstructions\", <i>Medical Imaging IEEE Transactions on</i>, vol. 12, no. 1, pp. 78-83, 1993.","links":{"documentLink":"/document/222670","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=222670","pdfSize":"662KB"},"title":"Preconditioning methods for improved convergence rates in iterative reconstructions"},{"order":"18","displayText":"G. Sebastiani, P. Barone, \"Truncation artifact reduction in magnetic resonance imaging by Markov random field methods\", <i>Medical Imaging IEEE Transactions on</i>, vol. 14, no. 3, pp. 434-441, 1995.","links":{"documentLink":"/document/414607","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=414607","pdfSize":"830KB"},"title":"Truncation artifact reduction in magnetic resonance imaging by Markov random field methods"},{"order":"19","displayText":"S.M. Song, R.M. Leahy, \"Computation of 3-D velocity fields from 3-D cine CT images of a human heart\", <i>Medical Imaging IEEE Transactions on</i>, vol. 10, no. 3, pp. 295-306, 1991.","links":{"documentLink":"/document/97579","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=97579","pdfSize":"1140KB"},"title":"Computation of 3-D velocity fields from 3-D cine CT images of a human heart"},{"order":"20","displayText":"Hau-San Wong, Ling Guan, \"Application of evolutionary programming to adaptive regularization in image restoration\", <i>Evolutionary Computation IEEE Transactions on</i>, vol. 4, no. 4, pp. 309-326, 2000.","links":{"documentLink":"/document/887232","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=887232","pdfSize":"540KB"},"title":"Application of evolutionary programming to adaptive regularization in image restoration"},{"order":"21","displayText":"J. Biemond, R.L. Lagendijk, R.M. Mersereau, \"Iterative methods for image deblurring\", <i>Proceedings of the IEEE</i>, vol. 78, no. 5, pp. 856-883, 1990.","links":{"documentLink":"/document/53403","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=53403","pdfSize":"4521KB"},"title":"Iterative methods for image deblurring"},{"order":"22","displayText":"Hau-San Wong, Ling Guan, \"A neural learning approach for adaptive image restoration using a fuzzy model-based network architecture\", <i>Neural Networks IEEE Transactions on</i>, vol. 12, no. 3, pp. 516-531, 2001.","links":{"documentLink":"/document/925555","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=925555","pdfSize":"421KB"},"title":"A neural learning approach for adaptive image restoration using a fuzzy model-based network architecture"},{"order":"23","displayText":"Yongyi Yang, N.P. Galatsanos, A.K. Katsaggelos, \"Regularized reconstruction to reduce blocking artifacts of block discrete cosine transform compressed images\", <i>Circuits and Systems for Video Technology IEEE Transactions on</i>, vol. 3, no. 6, pp. 421-432, 1993.","links":{"documentLink":"/document/260198","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=260198","pdfSize":"1225KB"},"title":"Regularized reconstruction to reduce blocking artifacts of block discrete cosine transform compressed images"},{"order":"24","displayText":"P.L. Combettes, H.J. Trussell, \"The use of noise properties in set theoretic estimation\", <i>Signal Processing IEEE Transactions on</i>, vol. 39, no. 7, pp. 1630-1641, 1991.","links":{"documentLink":"/document/134400","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=134400","pdfSize":"853KB"},"title":"The use of noise properties in set theoretic estimation"},{"order":"25","displayText":"M.G. Kang, A.K. Katsaggelos, \"Simultaneous iterative image restoration and evaluation of the regularization parameter\", <i>Signal Processing IEEE Transactions on</i>, vol. 40, no. 9, pp. 2329-2334, 1992.","links":{"documentLink":"/document/157234","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=157234","pdfSize":"583KB"},"title":"Simultaneous iterative image restoration and evaluation of the regularization parameter"},{"order":"26","displayText":"A.K. Katsaggelos, J. Biemond, R.W. Schafer, R.M. Mersereau, \"A regularized iterative image restoration algorithm\", <i>Signal Processing IEEE Transactions on</i>, vol. 39, no. 4, pp. 914-929, 1991.","links":{"documentLink":"/document/80914","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=80914","pdfSize":"3570KB"},"title":"A regularized iterative image restoration algorithm"},{"order":"27","displayText":"N.P. Galatsanos, A.K. Katsaggelos, R.T. Chin, A.D. Hillery, \"Least squares restoration of multichannel images\", <i>Signal Processing IEEE Transactions on</i>, vol. 39, no. 10, pp. 2222-2236, 1991.","links":{"documentLink":"/document/91180","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=91180","pdfSize":"1480KB"},"title":"Least squares restoration of multichannel images"},{"order":"28","displayText":"D. Kundur, D. Hatzinakos, \"Blind image deconvolution\", <i>Signal Processing Magazine IEEE</i>, vol. 13, no. 3, pp. 43-64, 1996.","links":{"documentLink":"/document/489268","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=489268","pdfSize":"8122KB"},"title":"Blind image deconvolution"},{"order":"29","displayText":"M.R. Banham, A.K. Katsaggelos, \"Digital image restoration\", <i>Signal Processing Magazine IEEE</i>, vol. 14, no. 2, pp. 24-41, 1997.","links":{"documentLink":"/document/581363","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=581363","pdfSize":"3607KB"},"title":"Digital image restoration"},{"order":"30","displayText":"Tsuban Chen, \"The past present and future of image and multidimensional signal processing\", <i>Signal Processing Magazine IEEE</i>, vol. 15, no. 2, pp. 21-58, 1998.","links":{"documentLink":"/document/664673","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=664673","pdfSize":"6646KB"},"title":"The past, present, and future of image and multidimensional signal processing"}],"nonIeee":[{"order":"1","displayText":"Yuanmei Wang, Linyun Zhao, Zhaotian Zhang, \"Compton back-scattering imaging\", <i>International Journal of Imaging Systems and Technology</i>, vol. 10, pp. 410, 1999.","links":{"crossRefLink":"https://doi.org/10.1002/(SICI)1098-1098(1999)10:5<410::AID-IMA6>3.0.CO;2-N"},"title":"Compton back-scattering imaging"},{"order":"2","displayText":"A. Murat Tekalp, <i>Wiley Encyclopedia of Electrical and Electronics Engineering</i>, 1999.","links":{"crossRefLink":"https://doi.org/10.1002/047134608X.W2715"},"title":""},{"order":"3","displayText":"Nelly Pustelnik, Amel Benazza-Benhayia, Yuling Zheng, Jean-Christophe Pesquet, <i>Wiley Encyclopedia of Electrical and Electronics Engineering</i>, pp. 1, 2016.","links":{"crossRefLink":"https://doi.org/10.1002/047134608X.W8294"},"title":""},{"order":"4","displayText":"Guy Le Besnerais, Jean-Fran\u00e7ois Giovannelli, <i>Bayesian Approach to Inverse Problems</i>, pp. 80, 2010.","links":{"crossRefLink":"https://doi.org/10.1002/9780470611197.ch4"},"title":""},{"order":"5","displayText":"Ali Mohammad-Djafari, <i>Inverse Problems in Vision and 3D Tomography</i>, pp. 15, 2013.","links":{"crossRefLink":"https://doi.org/10.1002/9781118603864.ch1"},"title":""},{"order":"6","displayText":"<i>Dictionary of Computer Vision and Image Processing</i>, pp. 324, 2016.","links":{"crossRefLink":"https://doi.org/10.1002/9781119286462.refs"},"title":""},{"order":"7","displayText":"Akira Tanaka, Hideyuki Imai, Masaaki Miyakoshi, \"Image restoration in singular observation processes based on complementary space component estimation\", <i>Electronics and Communications in Japan (Part II: Electronics)</i>, vol. 88, pp. 54, 2005.","links":{"crossRefLink":"https://doi.org/10.1002/ecjb.20201"},"title":"Image restoration in singular observation processes based on complementary space component estimation"},{"order":"8","displayText":"Akira Tanaka, Hideyuki Imai, Masaaki Miyakoshi, \"Image restoration by the family ofM-N-norm parametric projection filters\", <i>Electronics and Communications in Japan (Part III: Fundamental Electronic Science)</i>, vol. 85, pp. 9, 2002.","links":{"crossRefLink":"https://doi.org/10.1002/ecjc.10008"},"title":"Image restoration by the family ofM-N-norm parametric projection filters"},{"order":"9","displayText":"Aggelos K. Katsaggelos, Moon Gi Kang, \"Spatially adaptive iterative algorithm for the restoration of astronomical images\", <i>International Journal of Imaging Systems and Technology</i>, vol. 6, pp. 305, 1995.","links":{"crossRefLink":"https://doi.org/10.1002/ima.1850060404"},"title":"Spatially adaptive iterative algorithm for the restoration of astronomical images"},{"order":"10","displayText":"Samuel M. Song, Sandy Napel, Gary H. Glover, Norbert J. Pelc, \"Noise reduction in three-dimensional phase-contrast MR velocity measurementsl\", <i>Journal of Magnetic Resonance Imaging</i>, vol. 3, pp. 587, 1993.","links":{"crossRefLink":"https://doi.org/10.1002/jmri.1880030407"},"title":"Noise reduction in three-dimensional phase-contrast MR velocity measurementsl"},{"order":"11","displayText":"Bridget Carragher, David A. Bluemke, Michael J. Potel, Robert Josephs, \"The restoration of electron micrographs blurred by drift and rotation\", <i>Proteins: Structure, Function, and Genetics</i>, vol. 1, pp. 176, 1986.","links":{"crossRefLink":"https://doi.org/10.1002/prot.340010209"},"title":"The restoration of electron micrographs blurred by drift and rotation"},{"order":"12","displayText":"Yukihiko Yamashita, Hidemitsu Ogawa, \"Image restoration by averaged projection filter\", <i>Systems and Computers in Japan</i>, vol. 23, pp. 79, 1992.","links":{"crossRefLink":"https://doi.org/10.1002/scj.4690230107"},"title":"Image restoration by averaged projection filter"},{"order":"13","displayText":"Scott T. Acton, \"Image Restoration Using Generalized Deterministic Annealing\", <i>Digital Signal Processing</i>, vol. 7, pp. 94, 1997.","links":{"crossRefLink":"https://doi.org/10.1006/dspr.1997.0283"},"title":"Image Restoration Using Generalized Deterministic Annealing"},{"order":"14","displayText":"P. Barone, G. Sebastiani, \"Solving an Inverse Diffusion Problem for Magnetic Resonance Dosimetry by a Fast Regularization Method\", <i>Real-Time Imaging</i>, vol. 7, pp. 21, 2001.","links":{"crossRefLink":"https://doi.org/10.1006/rtim.2000.0217"},"title":"Solving an Inverse Diffusion Problem for Magnetic Resonance Dosimetry by a Fast Regularization Method"},{"order":"15","displayText":"Sangkyun Lee, <i>Interactive Knowledge Discovery and Data Mining in Biomedical Informatics</i>, vol. 8401, pp. 227, 2014.","links":{"crossRefLink":"https://doi.org/10.1007/978-3-662-43968-5_13"},"title":""},{"order":"16","displayText":"J\u00fcrgen Beyerer, Fernando Puente Le\u00f3n, Christian Frese, <i>Automatische Sichtpr\u00fcfung</i>, pp. 647, 2016.","links":{"crossRefLink":"https://doi.org/10.1007/978-3-662-47786-1_10"},"title":""},{"order":"17","displayText":"Bennett R. Groshong, Griff L. Bilbro, Wesley E. Snyder, \"Eddy current image restoration by constrained gradient descent\", <i>Journal of Nondestructive Evaluation</i>, vol. 10, pp. 127, 1991.","links":{"crossRefLink":"https://doi.org/10.1007/BF00567095"},"title":"Eddy current image restoration by constrained gradient descent"},{"order":"18","displayText":"Fred Greensite, \"Well-posed formulation of the inverse problem of electrocardiography\", <i>Annals of Biomedical Engineering</i>, vol. 22, pp. 172, 1994.","links":{"crossRefLink":"https://doi.org/10.1007/BF02390375"},"title":"Well-posed formulation of the inverse problem of electrocardiography"},{"order":"19","displayText":"T. Tommasini Montanari, \"The updating technique for the solution of a sequence of linear equations\", <i>Calcolo</i>, vol. 20, pp. 67, 1983.","links":{"crossRefLink":"https://doi.org/10.1007/BF02575893"},"title":"The updating technique for the solution of a sequence of linear equations"},{"order":"20","displayText":"Wu Jun, Chen Danqing, \"Deblurring texture extraction from digital aerial image by reforming \u201cSteep edge\u201d curve\", <i>Geo-spatial Information Science</i>, vol. 8, pp. 39, 2005.","links":{"crossRefLink":"https://doi.org/10.1007/BF02826991"},"title":"Deblurring texture extraction from digital aerial image by reforming \u201cSteep edge\u201d curve"},{"order":"21","displayText":"D. Geman, <i>\u00c9cole d''\u00c9t\u00e9 de Probabilit\u00e9s de Saint-Flour XVIII - 1988</i>, vol. 1427, pp. 115, 1990.","links":{"crossRefLink":"https://doi.org/10.1007/BFb0103042"},"title":""},{"order":"22","displayText":"Chikayoshi Sumi, \"Spatially variant regularization for tissue strain measurement and shear modulus reconstruction\", <i>Journal of Medical Ultrasonics</i>, vol. 34, pp. 125, 2007.","links":{"crossRefLink":"https://doi.org/10.1007/s10396-007-0147-x"},"title":"Spatially variant regularization for tissue strain measurement and shear modulus reconstruction"},{"order":"23","displayText":"Soohwan Yu, Byeongho Moon, Donggyun Kim, Sehoon Kim, Wonhee Choe, Sangkeun Lee, Joonki Paik, \"Continuous digital zooming of asymmetric dual camera images using registration and variational image restoration\", <i>Multidimensional Systems and Signal Processing</i>, 2017.","links":{"crossRefLink":"https://doi.org/10.1007/s11045-017-0534-4"},"title":"Continuous digital zooming of asymmetric dual camera images using registration and variational image restoration"},{"order":"24","displayText":"Chuangxin Wang, Zhongyun Liu, \"Total Variation for Image Restoration with Smooth Area Protection\", <i>Journal of Signal Processing Systems</i>, vol. 61, pp. 271, 2010.","links":{"crossRefLink":"https://doi.org/10.1007/s11265-010-0451-3"},"title":"Total Variation for Image Restoration with Smooth Area Protection"},{"order":"25","displayText":"Maoguo Gong, Xiangming Jiang, Hao Li, \"Optimization methods for regularization-based ill-posed problems: a survey and a multi-objective framework\", <i>Frontiers of Computer Science</i>, 2016.","links":{"crossRefLink":"https://doi.org/10.1007/s11704-016-5552-0"},"title":"Optimization methods for regularization-based ill-posed problems: a survey and a multi-objective framework"},{"order":"26","displayText":"Z. Liang, R. Jaszczak, H. Hart, \"Study and performance evaluation of statistical methods in image processing\", <i>Computers in Biology and Medicine</i>, vol. 18, pp. 395, 1988.","links":{"crossRefLink":"https://doi.org/10.1016/0010-4825(88)90057-1"},"title":"Study and performance evaluation of statistical methods in image processing"},{"order":"27","displayText":"Wolfgang Dreher, Peter B\u00f6rnert, Dieter Leibfritz, \"Signal-dependent preprocessing of NMR data using the constrained least-square method\", <i>Journal of Magnetic Resonance (1969)</i>, vol. 97, pp. 376, 1992.","links":{"crossRefLink":"https://doi.org/10.1016/0022-2364(92)90321-W"},"title":"Signal-dependent preprocessing of NMR data using the constrained least-square method"},{"order":"28","displayText":"Yagnesh C. Trivedi, Ludwik Kurz, \"A class of robust image processors\", <i>Pattern Recognition</i>, vol. 27, pp. 1111, 1994.","links":{"crossRefLink":"https://doi.org/10.1016/0031-3203(94)90149-X"},"title":"A class of robust image processors"},{"order":"29","displayText":"S.F. Burch, \"Comparison of SAFT and two-dimensional deconvolution methods for the improvement of resolution in ultrasonic B-scan images\", <i>Ultrasonics</i>, vol. 25, pp. 259, 1987.","links":{"crossRefLink":"https://doi.org/10.1016/0041-624X(87)90047-3"},"title":"Comparison of SAFT and two-dimensional deconvolution methods for the improvement of resolution in ultrasonic B-scan images"},{"order":"30","displayText":"H Wang, P Van Espen, \"Resolution enhancement of secondary ion microprobe images using Fourier deconvolution\", <i>Vacuum</i>, vol. 45, pp. 447, 1994.","links":{"crossRefLink":"https://doi.org/10.1016/0042-207X(94)90318-2"},"title":"Resolution enhancement of secondary ion microprobe images using Fourier deconvolution"}]},"formulaStrippedArticleTitle":"The Application of Constrained Least Squares Estimation to Image Restoration by Digital Computer","nonIeeeCitationCount":"216","contentTypeDisplay":"Journals","patentCitationCount":"5","mlTime":"PT0.732459S","lastupdate":"2021-10-05","title":"The Application of Constrained Least Squares Estimation to Image Restoration by Digital Computer","contentType":"periodicals","ieeeCitationCount":"172","publicationNumber":"12"},{"_id":5009170,"paperCitations":{"ieee":[{"order":"1","displayText":"N. Kamiura, Y. Hata, K. Yamato, \"A cellular array designed from a Multiple-valued Decision Diagram and its fault tests\", <i>Test Symposium 1995. Proceedings of the Fourth Asian</i>, pp. 20-24, 1995.","links":{"documentLink":"/document/485311","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=485311","pdfSize":"494KB"},"title":"A cellular array designed from a Multiple-valued Decision Diagram and its fault tests"},{"order":"2","displayText":"N. Kamiura, Y. Hata, K. Yamato, \"On design of fail-safe cellular arrays\", <i>Test Symposium 1996. Proceedings of the Fifth Asian</i>, pp. 107-112, 1996.","links":{"documentLink":"/document/555145","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=555145","pdfSize":"600KB"},"title":"On design of fail-safe cellular arrays"},{"order":"3","displayText":"Eitan Yaakobi, Anxiao Andrew Jiang, Jehoshua Bruck, \"In-memory computing of Akers logic array\", <i>Information Theory Proceedings (ISIT) 2013 IEEE International Symposium on</i>, pp. 2369-2373, 2013.","links":{"documentLink":"/document/6620650","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=6620650","pdfSize":"186KB"},"title":"In-memory computing of Akers logic array"},{"order":"4","displayText":"N. Kamiura, Y. Hata, F. Miyawaki, K. Yamato, \"Easily testable multiple-valued cellular arrays\", <i>Multiple-Valued Logic 1992. Proceedings. Twenty-Second International Symposium on</i>, pp. 36-42, 1992.","links":{"documentLink":"/document/186775","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=186775","pdfSize":"449KB"},"title":"Easily testable multiple-valued cellular arrays"},{"order":"5","displayText":"N. Kamiura, Y. Hata, K. Yamato, \"A repairable and diagnosable cellular array on multiple-valued logic\", <i>Multiple-Valued Logic 1993. Proceedings of The Twenty-Third International Symposium on</i>, pp. 92-97, 1993.","links":{"documentLink":"/document/289575","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=289575","pdfSize":"479KB"},"title":"A repairable and diagnosable cellular array on multiple-valued logic"},{"order":"6","displayText":"N. Kamiura, Y. Hata, K. Yamato, \"Design of fault-tolerant cellular arrays on multiple-valued logic\", <i>Multiple-Valued Logic 1994. Proceedings. Twenty-Fourth International Symposium on</i>, pp. 297-304, 1994.","links":{"documentLink":"/document/302187","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=302187","pdfSize":"616KB"},"title":"Design of fault-tolerant cellular arrays on multiple-valued logic"},{"order":"7","displayText":"Bate, Muzio, \"Three Cell Structures for Ternary Cellular Arrays\", <i>Computers IEEE Transactions on</i>, vol. C-26, no. 12, pp. 1191-1202, 1977.","links":{"documentLink":"/document/1674780","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=1674780","pdfSize":"3623KB"},"title":"Three Cell Structures for Ternary Cellular Arrays"},{"order":"8","displayText":"Manning, \"An Approach to Highly Integrated Computer-Maintained Cellular Arrays\", <i>Computers IEEE Transactions on</i>, vol. C-26, no. 6, pp. 536-552, 1977.","links":{"documentLink":"/document/1674879","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=1674879","pdfSize":"5496KB"},"title":"An Approach to Highly Integrated, Computer-Maintained Cellular Arrays"},{"order":"9","displayText":"K.K. Saluja, S.M. Reddy, \"Easily Testable Two-Dimensional Cellular Logic Arrays\", <i>Computers IEEE Transactions on</i>, vol. C-23, no. 11, pp. 1204-1207, 1974.","links":{"documentLink":"/document/1672424","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=1672424","pdfSize":"841KB"},"title":"Easily Testable Two-Dimensional Cellular Logic Arrays"}],"nonIeee":[{"order":"1","displayText":"Naotake Kamiura, Yutaka Hata, Kazuharu Yamato, \"Design and fault diagnosis of cellular arrays realizing multiple-valued logic functions\", <i>Systems and Computers in Japan</i>, vol. 25, pp. 41, 1994.","links":{"crossRefLink":"https://doi.org/10.1002/scj.4690250904"},"title":"Design and fault diagnosis of cellular arrays realizing multiple-valued logic functions"},{"order":"2","displayText":"P.D. Picton, \"Modified Fredkin gates in logic design\", <i>Microelectronics Journal</i>, vol. 25, pp. 437, 1994.","links":{"crossRefLink":"https://doi.org/10.1016/0026-2692(94)90068-X"},"title":"Modified Fredkin gates in logic design"},{"order":"3","displayText":"V. M. Glushkov, Yu. L. Ivas'kiv, V. L. Belyavskii, \"General principles for the synthesis of hierarchic multimodular structures\", <i>Cybernetics</i>, vol. 13, pp. 871, 1978.","links":{"crossRefLink":"https://doi.org/10.1007/BF01068853"},"title":"General principles for the synthesis of hierarchic multimodular structures"}]},"formulaStrippedArticleTitle":"Combinational and Sequential Cellular Structures","nonIeeeCitationCount":"3","contentTypeDisplay":"Journals","patentCitationCount":"6","mlTime":"PT0.301682S","lastupdate":"2021-10-05","title":"Combinational and Sequential Cellular Structures","contentType":"periodicals","ieeeCitationCount":"9","publicationNumber":"12"},{"_id":5009200,"formulaStrippedArticleTitle":"Some Variations of Lee's Algorithm","paperCitations":{"ieee":[{"order":"1","displayText":"Haichang Gao, Xuqin Wang, Fang Cao, Zhengya Zhang, Lei Lei, Jiao Qi, Xiyang Liu, \"Robustness of text-based completely automated public turing test to tell computers and humans apart\", <i>Information Security IET</i>, vol. 10, no. 1, pp. 45-52, 2016.","links":{"crossRefLink":"https://doi.org/10.1049/iet-ifs.2014.0381","pdfSize":"547KB"},"title":"Robustness of text-based completely automated public turing test to tell computers and humans apart"},{"order":"2","displayText":"Y. Won, S. Sahni, Y. El-Ziq, \"A hardware accelerator for maze routing\", <i>Computers IEEE Transactions on</i>, vol. 39, no. 1, pp. 141-145, 1990.","links":{"documentLink":"/document/46291","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=46291","pdfSize":"624KB"},"title":"A hardware accelerator for maze routing"},{"order":"3","displayText":"Y.-L. Lin, Y.-C. Hsu, F.-S. Tsai, \"Hybrid routing\", <i>Computer-Aided Design of Integrated Circuits and Systems IEEE Transactions on</i>, vol. 9, no. 2, pp. 151-157, 1990.","links":{"documentLink":"/document/46781","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=46781","pdfSize":"688KB"},"title":"Hybrid routing"},{"order":"4","displayText":"Gene Eu Jan, Ki-Yin Chang, I. Parberry, \"A new maze routing approach for path planning of a mobile robot\", <i>Advanced Intelligent Mechatronics 2003. AIM 2003. Proceedings. 2003 IEEE/ASME International Conference on</i>, vol. 1, pp. 552-557 vol.1, 2003.","links":{"documentLink":"/document/1225154","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=1225154","pdfSize":"514KB"},"title":"A new maze routing approach for path planning of a mobile robot"},{"order":"5","displayText":"M.-K. Vai, G. Aybay, S.-M. Chu, \"A maze routing method of combined unity and infinity expansion distances\", <i>Custom Integrated Circuits Conference 1990. Proceedings of the IEEE 1990</i>, pp. 27.3/1-27.3/4, 1990.","links":{"documentLink":"/document/124812","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=124812","pdfSize":"249KB"},"title":"A maze routing method of combined unity and infinity expansion distances"},{"order":"6","displayText":"S. Aranoff, Y. Abulaffio, \"Routing of Printed Circuit Boards\", <i>Design Automation 1981. 18th Conference on</i>, pp. 130-136, 1981.","links":{"documentLink":"/document/1585343","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=1585343","pdfSize":"500KB"},"title":"Routing of Printed Circuit Boards"},{"order":"7","displayText":"E. Damm, H. Gethoffer, \"Hardware Support for Automatic Routing\", <i>Design Automation 1982. 19th Conference on</i>, pp. 219-223, 1982.","links":{"documentLink":"/document/1585504","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=1585504","pdfSize":"321KB"},"title":"Hardware Support for Automatic Routing"},{"order":"8","displayText":"R.K. Korn, \"An Efficient Variable-Cost Maze Router\", <i>Design Automation 1982. 19th Conference on</i>, pp. 425-431, 1982.","links":{"documentLink":"/document/1585534","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=1585534","pdfSize":"535KB"},"title":"An Efficient Variable-Cost Maze Router"},{"order":"9","displayText":"A. Hetzel, \"A sequential detailed router for huge grid graphs\", <i>Design Automation and Test in Europe 1998. Proceedings</i>, pp. 332-338, 1998.","links":{"documentLink":"/document/655877","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=655877","pdfSize":"145KB"},"title":"A sequential detailed router for huge grid graphs"},{"order":"10","displayText":"V.M. Kureichik, B.K. Lebedev, E. Nuzhnov, \"A maze router for tracks with different width\", <i>Artificial Intelligence Systems 2002. (ICAIS 2002). 2002 IEEE International Conference on</i>, pp. 407-410, 2002.","links":{"documentLink":"/document/1048143","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=1048143","pdfSize":"293KB"},"title":"A maze router for tracks with different width"},{"order":"11","displayText":"Youn-Long Lin, Yu-Chin Hsu, Fur-Shing Tsai, \"Routing using a pyramid data structure\", <i>Computer-Aided Design 1989. ICCAD-89. Digest of Technical Papers. 1989 IEEE International Conference on</i>, pp. 436-439, 1989.","links":{"documentLink":"/document/76986","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=76986","pdfSize":"287KB"},"title":"Routing using a pyramid data structure"},{"order":"12","displayText":"Mo Xia, Mian Sun, Guiming Luo, Xibin Zhao, \"Design and implementation of automatic verification for PLC systems\", <i>Cognitive Informatics & Cognitive Computing (ICCI*CC) 2013 12th IEEE International Conference on</i>, pp. 374-379, 2013.","links":{"documentLink":"/document/6622270","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=6622270","pdfSize":"1103KB"},"title":"Design and implementation of automatic verification for PLC systems"},{"order":"13","displayText":"J. Tanomaru, K. Oka, \"Automatic wire routing using a customized genetic algorithm\", <i>Systems Man and Cybernetics 1995. Intelligent Systems for the 21st Century. IEEE International Conference on</i>, vol. 4, pp. 2971-2976 vol.4, 1995.","links":{"documentLink":"/document/538236","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=538236","pdfSize":"585KB"},"title":"Automatic wire routing using a customized genetic algorithm"},{"order":"14","displayText":"N. Mani, B. Srinivasan, \"Optimising zig-zags in maze-routing algorithm\", <i>Systems Man and Cybernetics 1998. 1998 IEEE International Conference on</i>, vol. 4, pp. 3949-3952 vol.4, 1998.","links":{"documentLink":"/document/726705","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=726705","pdfSize":"304KB"},"title":"Optimising zig-zags in maze-routing algorithm"},{"order":"15","displayText":"E.P. Huijbregtst, J.A.G. Jess, \"A Multiple Terminal Net Routing Algorithm using Failure Prediction\", <i>VLSI Design 1993. Proceedings. The Sixth International Conference on</i>, pp. 84-89, 1993.","links":{"documentLink":"/document/669644","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=669644","pdfSize":"605KB"},"title":"A Multiple Terminal Net Routing Algorithm using Failure Prediction"},{"order":"16","displayText":"Joon Shik Lim, S.S. Iyengar, Si-Qing Zheng, \"Euclidean Shortest Path Problem with Rectilinear Obstacles\", <i>VLSI Design 1993. Proceedings. The Sixth International Conference on</i>, pp. 90-93, 1993.","links":{"documentLink":"/document/669645","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=669645","pdfSize":"371KB"},"title":"Euclidean Shortest Path Problem with Rectilinear Obstacles"},{"order":"17","displayText":"J. Tanomaru, K. Oka, \"An evolutionary method for automatic wire routing\", <i>Industrial Electronics Control and Instrumentation 1994. IECON '94. 20th International Conference on</i>, vol. 2, pp. 1117-1122 vol.2, 1994.","links":{"documentLink":"/document/397948","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=397948","pdfSize":"705KB"},"title":"An evolutionary method for automatic wire routing"},{"order":"18","displayText":"Tom Blank, \"A Survey of Hardware Accelerators Used in Computer-Aided Design\", <i>Design & Test of Computers IEEE</i>, vol. 1, no. 3, pp. 21-39, 1984.","links":{"documentLink":"/document/5005647","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=5005647","pdfSize":"15365KB"},"title":"A Survey of Hardware Accelerators Used in Computer-Aided Design"},{"order":"19","displayText":"C.C. Tong, C.L. Wu, \"A recursive router with 100% completion\", <i>Circuits and Systems 1990. Proceedings of the 33rd Midwest Symposium on</i>, pp. 1202-1205 vol.2, 1990.","links":{"documentLink":"/document/140943","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=140943","pdfSize":"384KB"},"title":"A recursive router with 100% completion"},{"order":"20","displayText":"V.K. Sagar, B. Haag, \"Efficiency of Lee's routing algorithm on a transputer network\", <i>Circuits and Systems 1992. Proceedings of the 35th Midwest Symposium on</i>, pp. 1090-1093 vol.2, 1992.","links":{"documentLink":"/document/271104","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=271104","pdfSize":"290KB"},"title":"Efficiency of Lee's routing algorithm on a transputer network"},{"order":"21","displayText":"E. Freund, \"On the design of multi-robot systems\", <i>Robotics and Automation. Proceedings. 1984 IEEE International Conference on</i>, vol. 1, pp. 477-490, 1984.","links":{"documentLink":"/document/1087203","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=1087203","pdfSize":"947KB"},"title":"On the design of multi-robot systems"},{"order":"22","displayText":"S.-Q. Zheng, J.S. Lim, S.S. Iyengar, \"Efficient maze-running and line-search algorithms for VLSI layout\", <i>Southeastcon '93 Proceedings. IEEE</i>, pp. 7 p., 1993.","links":{"documentLink":"/document/465749","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=465749","pdfSize":"690KB"},"title":"Efficient maze-running and line-search algorithms for VLSI layout"},{"order":"23","displayText":"Kant, \"Finding Interferences Between Rectangular Paths\", <i>Computers IEEE Transactions on</i>, vol. C-34, no. 11, pp. 1045-1049, 1985.","links":{"documentLink":"/document/1676537","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=1676537","pdfSize":"2142KB"},"title":"Finding Interferences Between Rectangular Paths"},{"order":"24","displayText":"R.A. Rutenbar, T.N. Mudge, D.E. Atkins, \"A Class of Cellular Architectures to Support Physical Design Automation\", <i>Computer-Aided Design of Integrated Circuits and Systems IEEE Transactions on</i>, vol. 3, no. 4, pp. 264-278, 1984.","links":{"documentLink":"/document/1270085","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=1270085","pdfSize":"2471KB"},"title":"A Class of Cellular Architectures to Support Physical Design Automation"},{"order":"25","displayText":"A. Iosupovici, \"A Class of Array Architectures for Hardware Grid Routers\", <i>Computer-Aided Design of Integrated Circuits and Systems IEEE Transactions on</i>, vol. 5, no. 2, pp. 245-255, 1986.","links":{"documentLink":"/document/1270193","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=1270193","pdfSize":"1750KB"},"title":"A Class of Array Architectures for Hardware Grid Routers"},{"order":"26","displayText":"Gene Eu Jan, Ki Yin Chang, Ian Parberry, \"Optimal Path Planning for Mobile Robot Navigation\", <i>Mechatronics IEEE/ASME Transactions on</i>, vol. 13, no. 4, pp. 451-460, 2008.","links":{"documentLink":"/document/4598863","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=4598863","pdfSize":"411KB"},"title":"Optimal Path Planning for Mobile Robot Navigation"},{"order":"27","displayText":"Yasuhiro Kobayashi, Yutaka Wada, Takashi Kiguchi, \"Knowledge Representation and Utilization for Optimal Route Search\", <i>Systems Man and Cybernetics IEEE Transactions on</i>, vol. 16, no. 3, pp. 454-462, 1986.","links":{"documentLink":"/document/4308978","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=4308978","pdfSize":"3173KB"},"title":"Knowledge Representation and Utilization for Optimal Route Search"},{"order":"28","displayText":"T.D. Spiers, D.A. Edwards, \"A High Performance Routing Engine\", <i>Design Automation 1987. 24th Conference on</i>, pp. 793-799, 1987.","links":{"documentLink":"/document/1586323","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=1586323","pdfSize":"602KB"},"title":"A High Performance Routing Engine"},{"order":"29","displayText":"Boxi Zhou, Guojing Zhang, Ting Guo, Jinliang Wang, Wendong Niu, Nina Lv, Lianxi Sun, \"A method of single line diagram layout and optimization for regional distribution system based on GA\", <i>Chinese Control And Decision Conference (CCDC) 2018</i>, pp. 5303-5307, 2018.","links":{"documentLink":"/document/8408053","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=8408053","pdfSize":"560KB"},"title":"A method of single line diagram layout and optimization for regional distribution system based on GA"}],"nonIeee":[{"order":"1","displayText":"F. O. Hadlock, \"A shortest path algorithm for grid graphs\", <i>Networks</i>, vol. 7, pp. 323, 1977.","links":{"crossRefLink":"https://doi.org/10.1002/net.3230070404"},"title":"A shortest path algorithm for grid graphs"},{"order":"2","displayText":"E. Freund, H. Hoyer, \"Collision avoidance for industrial robots with arbitrary motion\", <i>Journal of Robotic Systems</i>, vol. 1, pp. 317, 1984.","links":{"crossRefLink":"https://doi.org/10.1002/rob.4620010402"},"title":"Collision avoidance for industrial robots with arbitrary motion"},{"order":"3","displayText":"Michal Servit, Jan Schmidt, \"Experiments with routing on printed circuit boards\", <i>Computer-Aided Design</i>, vol. 12, pp. 231, 1980.","links":{"crossRefLink":"https://doi.org/10.1016/0010-4485(80)90027-5"},"title":"Experiments with routing on printed circuit boards"},{"order":"4","displayText":"E. Shragowitz, J. Lee, S. Sahni, \"Algorithms for physical design of \u2018sea-of-gates\u2019 chips\", <i>Computer-Aided Design</i>, vol. 20, pp. 382, 1988.","links":{"crossRefLink":"https://doi.org/10.1016/0010-4485(88)90215-1"},"title":"Algorithms for physical design of \u2018sea-of-gates\u2019 chips"},{"order":"5","displayText":"Kanchana Kanchanasut, \"A shortest-path algorithm for Manhattan graphs\", <i>Information Processing Letters</i>, vol. 49, pp. 21, 1994.","links":{"crossRefLink":"https://doi.org/10.1016/0020-0190(94)90049-3"},"title":"A shortest-path algorithm for Manhattan graphs"},{"order":"6","displayText":"C.S. Warnekar, G. Krishna, \"A heuristic clustering algorithm using union of overlapping pattern-cells\", <i>Pattern Recognition</i>, vol. 11, pp. 85, 1979.","links":{"crossRefLink":"https://doi.org/10.1016/0031-3203(79)90054-2"},"title":"A heuristic clustering algorithm using union of overlapping pattern-cells"},{"order":"7","displayText":"Michal Serv\u00edt, Jan Schmidt, \"Strategy of one and half layer routing\", <i>Microprocessing and Microprogramming</i>, vol. 32, pp. 417, 1991.","links":{"crossRefLink":"https://doi.org/10.1016/0165-6074(91)90380-C"},"title":"Strategy of one and half layer routing"},{"order":"8","displayText":"D.T. Lee, C.D. Yang, C.K. Wong, \"Rectilinear paths among rectilinear obstacles\", <i>Discrete Applied Mathematics</i>, vol. 70, pp. 185, 1996.","links":{"crossRefLink":"https://doi.org/10.1016/0166-218X(96)80467-7"},"title":"Rectilinear paths among rectilinear obstacles"},{"order":"9","displayText":"Marco Tibaldi, \"LAYMAT: A lee-type router for two-layer wiring\", <i>Computers in Industry</i>, vol. 1, pp. 235, 1980.","links":{"crossRefLink":"https://doi.org/10.1016/0166-3615(80)90020-2"},"title":"LAYMAT: A lee-type router for two-layer wiring"},{"order":"10","displayText":"O.A. Olukotun, T.N. Mudge, \"Hierarchical gate-array routing on a hypercube multiprocessor\", <i>Journal of Parallel and Distributed Computing</i>, vol. 8, pp. 313, 1990.","links":{"crossRefLink":"https://doi.org/10.1016/0743-7315(90)90130-H"},"title":"Hierarchical gate-array routing on a hypercube multiprocessor"},{"order":"11","displayText":"H. Hoyer, \"On-Line Collision Avoidance for Industrial Robots\", <i>IFAC Proceedings Volumes</i>, vol. 18, pp. 469, 1985.","links":{"crossRefLink":"https://doi.org/10.1016/S1474-6670(17)60008-9"},"title":"On-Line Collision Avoidance for Industrial Robots"},{"order":"12","displayText":"Sven Peyer, Dieter Rautenbach, Jens Vygen, \"A generalization of Dijkstra''s shortest path algorithm with applications to VLSI routing\", <i>Journal of Discrete Algorithms</i>, vol. 7, pp. 377, 2009.","links":{"crossRefLink":"https://doi.org/10.1016/j.jda.2007.08.003"},"title":"A generalization of Dijkstra''s shortest path algorithm with applications to VLSI routing"},{"order":"13","displayText":"O.Yu. Sergiyenko, M.V. Ivanov, V.V. Tyrsa, V.M. Kartashov, M. Rivas-L\u00f3pez, D. Hern\u00e1ndez-Balbuena, W. Flores-Fuentes, J.C. Rodr\u00edguez-Qui\u00f1onez, J.I. Nieto-Hip\u00f3lito, W. Hernandez, A. Tchernykh, \"Data transferring model determination in robotic group\", <i>Robotics and Autonomous Systems</i>, vol. 83, pp. 251, 2016.","links":{"crossRefLink":"https://doi.org/10.1016/j.robot.2016.04.003"},"title":"Data transferring model determination in robotic group"},{"order":"14","displayText":"Chunqiao Li, Kaidi Zhang, Xubo Wang, Jian Zhang, Hong Liu, Jia Zhou, \"Feedback control system for large scale 2D digital microfluidic platforms\", <i>Sensors and Actuators B: Chemical</i>, 2017.","links":{"crossRefLink":"https://doi.org/10.1016/j.snb.2017.09.071"},"title":"Feedback control system for large scale 2D digital microfluidic platforms"},{"order":"15","displayText":"N. Mani, N.H. Quach, \"Heuristics in the routing algorithm for circuit  layout design\", <i>IEE Proceedings - Computers and Digital Techniques</i>, vol. 147, pp. 59, 2000.","links":{"crossRefLink":"https://doi.org/10.1049/ip-cdt:20000260"},"title":"Heuristics in the routing algorithm for circuit  layout design"},{"order":"16","displayText":"Y.S. Ong, H.B. Gooi, C.K. Chan, \"Algorithms for automatic generation of one-line diagrams\", <i>IEE Proceedings - Generation Transmission and Distribution</i>, vol. 147, pp. 292, 2000.","links":{"crossRefLink":"https://doi.org/10.1049/ip-gtd:20000561"},"title":"Algorithms for automatic generation of one-line diagrams"},{"order":"17","displayText":"John L. Spouge, \"Speeding up Dynamic Programming Algorithms for Finding Optimal Lattice Paths\", <i>SIAM Journal on Applied Mathematics</i>, vol. 49, pp. 1552, 1989.","links":{"crossRefLink":"https://doi.org/10.1137/0149094"},"title":"Speeding up Dynamic Programming Algorithms for Finding Optimal Lattice Paths"},{"order":"18","displayText":"<i>VLSI Custom Microelectronics</i>, 1998.","links":{"crossRefLink":"https://doi.org/10.1201/9780203909713.ch5"},"title":""},{"order":"19","displayText":"Sun Qiaoyu, Pan Yinrong, \"An approximate path finding algorithm for bridging special obstacles\", <i>Journal of Algorithms & Computational Technology</i>, vol. 3, pp. 379, 2009.","links":{"crossRefLink":"https://doi.org/10.1260/174830108788251809"},"title":"An approximate path finding algorithm for bridging special obstacles"},{"order":"20","displayText":" Mota, \"Drawing Meshed One-Line Diagrams of Electric Power Systems using a Modified Controlled Spring Embedder Algorithm Enhanced with Geospatial Data\", <i>Journal of Computer Science</i>, vol. 7, pp. 234, 2011.","links":{"crossRefLink":"https://doi.org/10.3844/jcssp.2011.234.241"},"title":"Drawing Meshed One-Line Diagrams of Electric Power Systems using a Modified Controlled Spring Embedder Algorithm Enhanced with Geospatial Data"},{"order":"21","displayText":"E. Freund, <i>Robotics and Artificial Intelligence</i>, pp. 321, 1984.","links":{"crossRefLink":"https://doi.org/10.1007/978-3-642-82153-0_17"},"title":""},{"order":"22","displayText":"Hidekazu Terai, <i>Handbook of Advanced Semiconductor Technology and Computer Systems</i>, pp. 574, 1988.","links":{"crossRefLink":"https://doi.org/10.1007/978-94-011-7056-7_18"},"title":""},{"order":"23","displayText":"Dorothy E. Setliff, Rob A. Rutenbar, <i>Automatic Programming Applied to VLSI CAD Software: A Case Study</i>, vol. 101, pp. 13, 1990.","links":{"crossRefLink":"https://doi.org/10.1007/978-1-4613-1551-3_2"},"title":""},{"order":"24","displayText":"Michael Gester, Dirk M&#252;ller, Tim Nieberg, Christian Panten, Christian Schulte, Jens Vygen, \"BonnRoute: Algorithms and data structures for fast and good VLSI routing\", <i>ACM Transactions on Design Automation of Electronic Systems (TODAES)</i>, vol. 18, pp. 1, 2013.","links":{"documentLink":"/document/7141013","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=7141013"},"title":"BonnRoute: Algorithms and data structures for fast and good VLSI routing"}]},"nonIeeeCitationCount":"24","contentTypeDisplay":"Journals","patentCitationCount":"0","mlTime":"PT0.646844S","lastupdate":"2021-07-23","title":"Some Variations of Lee's Algorithm","contentType":"periodicals","ieeeCitationCount":"29","publicationNumber":"12"},{"_id":5009205,"formulaStrippedArticleTitle":"A Shuffle-Exchange Network with Simplified Control","paperCitations":{"ieee":[{"order":"1","displayText":"F.J. Meyer, \"Flip-trees: fault-tolerant graphs with wide containers\", <i>Computers IEEE Transactions on</i>, vol. 37, no. 4, pp. 472-478, 1988.","links":{"documentLink":"/document/2194","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=2194","pdfSize":"893KB"},"title":"Flip-trees: fault-tolerant graphs with wide containers"},{"order":"2","displayText":"J.R. Burke, C. Chen, T.-Y. Lee, D.P. Agrawal, \"Performance analysis of single stage interconnection networks\", <i>Computers IEEE Transactions on</i>, vol. 40, no. 3, pp. 357-365, 1991.","links":{"documentLink":"/document/76415","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=76415","pdfSize":"550KB"},"title":"Performance analysis of single stage interconnection networks"},{"order":"3","displayText":"C.-T. Lin, C.S.G. Lee, \"Fault-tolerant reconfigurable architecture for robot kinematics and dynamics computations\", <i>Systems Man and Cybernetics IEEE Transactions on</i>, vol. 21, no. 5, pp. 983-999, 1991.","links":{"documentLink":"/document/120051","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=120051","pdfSize":"1686KB"},"title":"Fault-tolerant reconfigurable architecture for robot kinematics and dynamics computations"},{"order":"4","displayText":"S.K. Tewksbury, L.A. Hornak, \"Communication network issues and high-density interconnects in large-scale distributed computing systems\", <i>Selected Areas in Communications IEEE Journal on</i>, vol. 6, no. 3, pp. 587-609, 1988.","links":{"documentLink":"/document/1928","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=1928","pdfSize":"2349KB"},"title":"Communication network issues and high-density interconnects in large-scale distributed computing systems"},{"order":"5","displayText":"M. Kavehrad, M. Tabiani, \"A selective-broadcast passive star coupler for self-routing dense wavelength division multiplexed optical networks\", <i>Lightwave Technology Journal of</i>, vol. 9, no. 10, pp. 1278-1288, 1991.","links":{"documentLink":"/document/90925","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=90925","pdfSize":"966KB"},"title":"A selective-broadcast passive star coupler for self-routing dense wavelength division multiplexed optical networks"},{"order":"6","displayText":"I.D. Scherson, \"Orthogonal graphs for the construction of a class of interconnection networks\", <i>Parallel and Distributed Systems IEEE Transactions on</i>, vol. 2, no. 1, pp. 3-19, 1991.","links":{"documentLink":"/document/80185","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=80185","pdfSize":"999KB"},"title":"Orthogonal graphs for the construction of a class of interconnection networks"},{"order":"7","displayText":"Wei Kuang Lai, \"Performing permutations on interconnection networks by regularly changing switch states\", <i>Parallel and Distributed Systems IEEE Transactions on</i>, vol. 11, no. 8, pp. 829-837, 2000.","links":{"documentLink":"/document/877940","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=877940","pdfSize":"243KB"},"title":"Performing permutations on interconnection networks by regularly changing switch states"},{"order":"8","displayText":"H.S. Stone, \"Special Tutorial: The Organization of Electronic Cyclic Memories\", <i>Computer</i>, vol. 9, no. 3, pp. 45-50, 1976.","links":{"documentLink":"/document/1647309","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=1647309","pdfSize":"4062KB"},"title":"Special Tutorial: The Organization of Electronic Cyclic Memories"},{"order":"9","displayText":"G.J. Lipovski, K.L. Doty, \"Special Feature: Developments and Directions in Computer Architecture\", <i>Computer</i>, vol. 11, no. 8, pp. 54-67, 1978.","links":{"documentLink":"/document/1647088","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=1647088","pdfSize":"4247KB"},"title":"Special Feature: Developments and Directions in Computer Architecture"},{"order":"10","displayText":"Tse-yun Feng, \"A Survey of Interconnection Networks\", <i>Computer</i>, vol. 14, no. 12, pp. 12-27, 1981.","links":{"documentLink":"/document/1667197","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=1667197","pdfSize":"20628KB"},"title":"A Survey of Interconnection Networks"},{"order":"11","displayText":"P.-Y. Chen, D.H. Lawrie, P.-C. Yew, D.A. Padua, \"Interconnection Networks Using Shuffles\", <i>Computer</i>, vol. 14, no. 12, pp. 55-64, 1981.","links":{"documentLink":"/document/1667204","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=1667204","pdfSize":"5098KB"},"title":"Interconnection Networks Using Shuffles"},{"order":"12","displayText":"H.J. Siegel, R.J. McMillen, \"Using the Augmented Data Manipulator Network in PASM\", <i>Computer</i>, vol. 14, no. 2, pp. 25-33, 1981.","links":{"documentLink":"/document/1667237","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=1667237","pdfSize":"9856KB"},"title":"Using the Augmented Data Manipulator Network in PASM"},{"order":"13","displayText":"Ashish Kumar Pradhan, S K Nandy, \"A reconfigurable viterbi decoder for SDR and mobile communications\", <i>High Performance Computing and Applications (ICHPCA) 2014 International Conference on</i>, pp. 1-6, 2014.","links":{"documentLink":"/document/7045373","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=7045373","pdfSize":"1736KB"},"title":"A reconfigurable viterbi decoder for SDR and mobile communications"},{"order":"14","displayText":"Jiun-shiou Deng, Chi-ping Lee, Ming-feng Lu, Meng-fu Lin, Yang-tung Huang, \"4\u00d74 Optical Switch with Polarization Selective Elements\", <i>Networks 2006. ICON '06. 14th IEEE International Conference on</i>, vol. 2, pp. 1-5, 2006.","links":{"documentLink":"/document/4087726","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=4087726","pdfSize":"5170KB"},"title":"4\u00d74 Optical Switch with Polarization Selective Elements"},{"order":"15","displayText":"Jiun-Shoiu Deng, Ming-Feng Lu, Yang-Tung Huang, \"High performance rearrangeable nonblocking networks with polarization selective elements\", <i>Networks 2008. ICON 2008. 16th IEEE International Conference on</i>, pp. 1-5, 2008.","links":{"documentLink":"/document/4772588","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=4772588","pdfSize":"336KB"},"title":"High performance rearrangeable nonblocking networks with polarization selective elements"},{"order":"16","displayText":"I.D. Scherson, P.F. Corbett, T. Lang, \"An analytical characterization of generalized shuffle-exchange networks\", <i>INFOCOM '90 Ninth Annual Joint Conference of the IEEE Computer and Communication Societies. The Multiple Facets of Integration. Proceedings IEEE</i>, pp. 409-414 vol.2, 1990.","links":{"documentLink":"/document/91276","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=91276","pdfSize":"418KB"},"title":"An analytical characterization of generalized shuffle-exchange networks"},{"order":"17","displayText":"I. Busi, A. Pattavina, \"Strict-sense non-blocking conditions for shuffle/exchange networks with vertical replication\", <i>INFOCOM '98. Seventeenth Annual Joint Conference of the IEEE Computer and Communications Societies. Proceedings. IEEE</i>, vol. 1, pp. 126-133 vol.1, 1998.","links":{"documentLink":"/document/659646","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=659646","pdfSize":"768KB"},"title":"Strict-sense non-blocking conditions for shuffle/exchange networks with vertical replication"},{"order":"18","displayText":"Q.S. Gao, \"The Chinese Remainder Theorem And The Prime Memory System\", <i>Computer Architecture 1993. Proceedings of the 20th Annual International Symposium on</i>, pp. 337-340, 1993.","links":{"documentLink":"/document/698573","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=698573","pdfSize":"277KB"},"title":"The Chinese Remainder Theorem And The Prime Memory System"},{"order":"19","displayText":"Siegel, \"Interconnection Networks for SIMD Machines\", <i>Computer</i>, vol. 12, no. 6, pp. 57-65, 1979.","links":{"documentLink":"/document/1658780","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=1658780","pdfSize":"11089KB"},"title":"Interconnection Networks for SIMD Machines"},{"order":"20","displayText":"S. Thanawastien, J.-C. Lo, V.P. Nelson, \"A reconfigurable multiple-SIMD/MIMD/TMR system for multi-phase space-based missions\", <i>Computers and Communications 1988. Conference Proceedings. Seventh Annual International Phoenix Conference on</i>, pp. 62-68, 1988.","links":{"documentLink":"/document/10044","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=10044","pdfSize":"541KB"},"title":"A reconfigurable multiple-SIMD/MIMD/TMR system for multi-phase space-based missions"},{"order":"21","displayText":"A.A. Sawchuk, T.C. Strand, \"Digital optical computing\", <i>Proceedings of the IEEE</i>, vol. 72, no. 7, pp. 758-779, 1984.","links":{"documentLink":"/document/1457205","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=1457205","pdfSize":"3621KB"},"title":"Digital optical computing"},{"order":"22","displayText":"V.P. Srini, \"A Reconfigurable Packet Switcher For Interconnecting Processors\", <i>Southeastcon '81. Conference Proceedings</i>, pp. 225-231, 1981.","links":{"documentLink":"/document/673435","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=673435","pdfSize":"699KB"},"title":"A Reconfigurable Packet Switcher For Interconnecting Processors"},{"order":"23","displayText":"A.Y. Al-Hallaq, \"Rearrangeability of 2 log N-1 shuffle/exchange network\", <i>Tools for Artificial Intelligence 1989. Architectures Languages and Algorithms IEEE International Workshop on</i>, pp. 473-479, 1989.","links":{"documentLink":"/document/65356","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=65356","pdfSize":"404KB"},"title":"Rearrangeability of 2 log N-1 shuffle/exchange network"},{"order":"24","displayText":"Lenfant, \"Fast Random and Sequential Access to Dynamic Memories of Any Size\", <i>Computers IEEE Transactions on</i>, vol. C-26, no. 9, pp. 847-855, 1977.","links":{"documentLink":"/document/1674933","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=1674933","pdfSize":"3674KB"},"title":"Fast Random and Sequential Access to Dynamic Memories of Any Size"},{"order":"25","displayText":"Howard Jay Siegel, \"Analysis Techniques for SIMD Machine Interconnection Networks and the Effects of Processor Address Masks\", <i>Computers IEEE Transactions on</i>, vol. C-26, no. 2, pp. 153-161, 1977.","links":{"documentLink":"/document/5009294","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=5009294","pdfSize":"3253KB"},"title":"Analysis Techniques for SIMD Machine Interconnection Networks and the Effects of Processor Address Masks"},{"order":"26","displayText":"Lenfant, \"Parallel Permutations of Data: A Benes Network Control Algorithm for Frequently Used Permutations\", <i>Computers IEEE Transactions on</i>, vol. C-27, no. 7, pp. 637-647, 1978.","links":{"documentLink":"/document/1675164","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=1675164","pdfSize":"3989KB"},"title":"Parallel Permutations of Data: A Benes Network Control Algorithm for Frequently Used Permutations"},{"order":"27","displayText":"Siegel, \"A Model of SIMD Machines and a Comparison of Various Interconnection Networks\", <i>Computers IEEE Transactions on</i>, vol. C-28, no. 12, pp. 907-917, 1979.","links":{"documentLink":"/document/1675280","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=1675280","pdfSize":"3257KB"},"title":"A Model of SIMD Machines and a Comparison of Various Interconnection Networks"},{"order":"28","displayText":"Parker, \"Notes on Shuffle/Exchange-Type Switching Networks\", <i>Computers IEEE Transactions on</i>, vol. C-29, no. 3, pp. 213-222, 1980.","links":{"documentLink":"/document/1675553","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=1675553","pdfSize":"2707KB"},"title":"Notes on Shuffle/Exchange-Type Switching Networks"},{"order":"29","displayText":"Pradhan, Kodandapani, \"A Uniform Representation of Single-and Multistage Interconnection Networks Used in SIMD Machines\", <i>Computers IEEE Transactions on</i>, vol. C-29, no. 9, pp. 777-791, 1980.","links":{"documentLink":"/document/1675677","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=1675677","pdfSize":"3471KB"},"title":"A Uniform Representation of Single-and Multistage Interconnection Networks Used in SIMD Machines"},{"order":"30","displayText":"Siegel, \"The Theory Underlying the Partitioning of Permutation Networks\", <i>Computers IEEE Transactions on</i>, vol. C-29, no. 9, pp. 791-801, 1980.","links":{"documentLink":"/document/1675678","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=1675678","pdfSize":"10297KB"},"title":"The Theory Underlying the Partitioning of Permutation Networks"}],"nonIeee":[{"order":"1","displayText":"Takeshi Kumagai, Takanobu Baba, Hideki Saito, \"Generating cartesian products of two sets on a shuffle-exchange network\", <i>Systems and Computers in Japan</i>, vol. 20, pp. 11, 1989.","links":{"crossRefLink":"https://doi.org/10.1002/scj.4690200402"},"title":"Generating cartesian products of two sets on a shuffle-exchange network"},{"order":"2","displayText":"S. Rajkumar, Neeraj Kumar Goyal, \"Design of 4-disjoint gamma interconnection network layouts and reliability analysis of gamma interconnection Networks\", <i>The Journal of Supercomputing</i>, vol. 69, pp. 468, 2014.","links":{"crossRefLink":"https://doi.org/10.1007/s11227-014-1175-0"},"title":"Design of 4-disjoint gamma interconnection network layouts and reliability analysis of gamma interconnection Networks"},{"order":"3","displayText":"I. Cahit, \"Realization of graceful permutation by a shuffle-exchange network\", <i>Information Processing Letters</i>, vol. 6, pp. 171, 1977.","links":{"crossRefLink":"https://doi.org/10.1016/0020-0190(77)90018-7"},"title":"Realization of graceful permutation by a shuffle-exchange network"},{"order":"4","displayText":"G. Bongiovanni, F. Luccio, \"On Cahit''s result on graceful permutations\", <i>Information Processing Letters</i>, vol. 7, pp. 183, 1978.","links":{"crossRefLink":"https://doi.org/10.1016/0020-0190(78)90064-9"},"title":"On Cahit''s result on graceful permutations"},{"order":"5","displayText":"David Steinberg, Michael Rodeh, \"A layout for the shuffle-exchange network with \u0398(N2\u29f8log N) area\", <i>Information Processing Letters</i>, vol. 12, pp. 83, 1981.","links":{"crossRefLink":"https://doi.org/10.1016/0020-0190(81)90008-9"},"title":"A layout for the shuffle-exchange network with \u0398(N2\u29f8log N) area"},{"order":"6","displayText":"Ingrid J.M. Birkhoff, \"A direct routing algorithm for the bit-reversal permutation on a shuffle-exchange network\", <i>Information Processing Letters</i>, vol. 21, pp. 259, 1985.","links":{"crossRefLink":"https://doi.org/10.1016/0020-0190(85)90095-X"},"title":"A direct routing algorithm for the bit-reversal permutation on a shuffle-exchange network"},{"order":"7","displayText":"Daniel Kleitman, Frank Thomson Leighton, Margaret Lepley, Gary L. Miller, \"An asymptotically optimal layout for the shuffle\u2014exchange graph\", <i>Journal of Computer and System Sciences</i>, vol. 26, pp. 339, 1983.","links":{"crossRefLink":"https://doi.org/10.1016/0022-0000(83)90005-3"},"title":"An asymptotically optimal layout for the shuffle\u2014exchange graph"},{"order":"8","displayText":"Howard Jay Siegel, Thomas Schwederski, David G Meyer, William Tsun-yuk Hsu, \"Large-scale parallel processing systems\", <i>Microprocessors and Microsystems</i>, vol. 11, pp. 3, 1987.","links":{"crossRefLink":"https://doi.org/10.1016/0141-9331(87)90325-5"},"title":"Large-scale parallel processing systems"},{"order":"9","displayText":"Tien-Yu Huang, Jean-Lien C Wu, \"Alternate resolution strategy in multistage interconnection networks\", <i>Parallel Computing</i>, vol. 20, pp. 887, 1994.","links":{"crossRefLink":"https://doi.org/10.1016/0167-8191(94)90122-8"},"title":"Alternate resolution strategy in multistage interconnection networks"},{"order":"10","displayText":"A.Yavuz Oruc, M.Yaman Oruc, \"Equivalence relations among interconnection networks\", <i>Journal of Parallel and Distributed Computing</i>, vol. 2, pp. 30, 1985.","links":{"crossRefLink":"https://doi.org/10.1016/0743-7315(85)90037-1"},"title":"Equivalence relations among interconnection networks"},{"order":"11","displayText":"Robert J. McMillen, Howard Jay Siegel, \"Evaluation of cube and data manipulator networks\", <i>Journal of Parallel and Distributed Computing</i>, vol. 2, pp. 79, 1985.","links":{"crossRefLink":"https://doi.org/10.1016/0743-7315(85)90039-5"},"title":"Evaluation of cube and data manipulator networks"},{"order":"12","displayText":"C.S.G. Lee, C.T. Lin, <i>Advances in Robotic Systems, Part 2 of 2</i>, vol. 40, pp. 33, 1991.","links":{"crossRefLink":"https://doi.org/10.1016/B978-0-12-012740-5.50007-4"},"title":""},{"order":"13","displayText":"Abdulraouf Y Al-Hallaq, \"Classifying and counting the permutations passable by the extra-stage shuffle/exchange interconnection networks\", <i>Computers & Electrical Engineering</i>, vol. 26, pp. 221, 2000.","links":{"crossRefLink":"https://doi.org/10.1016/S0045-7906(99)00043-9"},"title":"Classifying and counting the permutations passable by the extra-stage shuffle/exchange interconnection networks"},{"order":"14","displayText":"Chi-Ping Lee, Chien-Ping Chang, Jiun-Shiou Deng, Min-Hao Li, Ming-Feng Lu, Yang-Tung Huang, Ping-Yu Kuei, \"A strictly nonblocking network based on nonblocking 4\u00d74 optical switches\", <i>Optical Switching and Networking</i>, vol. 9, pp. 1, 2012.","links":{"crossRefLink":"https://doi.org/10.1016/j.osn.2011.02.001"},"title":"A strictly nonblocking network based on nonblocking 4\u00d74 optical switches"},{"order":"15","displayText":"Elizabeth Suet Hing Tse, \"Switch fabric design for high performance IP routers: A survey\", <i>Journal of Systems Architecture</i>, vol. 51, pp. 571, 2005.","links":{"crossRefLink":"https://doi.org/10.1016/j.sysarc.2004.12.005"},"title":"Switch fabric design for high performance IP routers: A survey"},{"order":"16","displayText":"Ajay K Sharma, R K Sinha, R A Agarwala, \"Wavelength Division Multiplexing Systems and Networks\", <i>IETE Technical Review</i>, vol. 15, pp. 235, 1998.","links":{"crossRefLink":"https://doi.org/10.1080/02564602.1998.11416754"},"title":"Wavelength Division Multiplexing Systems and Networks"},{"order":"17","displayText":"Eliezer Dekel, David Nassimi, Sartaj Sahni, \"Parallel Matrix and Graph Algorithms\", <i>SIAM Journal on Computing</i>, vol. 10, pp. 657, 1981.","links":{"crossRefLink":"https://doi.org/10.1137/0210049"},"title":"Parallel Matrix and Graph Algorithms"},{"order":"18","displayText":"T. Etzion, A. Lempel, \"An Efficient Algorithm for Generating Linear Transformations in a Shuffle-Exchange Network\", <i>SIAM Journal on Computing</i>, vol. 15, pp. 216, 1986.","links":{"crossRefLink":"https://doi.org/10.1137/0215015"},"title":"An Efficient Algorithm for Generating Linear Transformations in a Shuffle-Exchange Network"},{"order":"19","displayText":"Karl-Heinz Brenner, A. Huang, \"Optical implementations of the perfect shuffle interconnection\", <i>Applied Optics</i>, vol. 27, pp. 135, 1988.","links":{"crossRefLink":"https://doi.org/10.1364/AO.27.000135"},"title":"Optical implementations of the perfect shuffle interconnection"},{"order":"20","displayText":"Michael W. Haney, James J. Levy, \"Optically efficient free-space folded perfect shuffle network\", <i>Applied Optics</i>, vol. 30, pp. 2833, 1991.","links":{"crossRefLink":"https://doi.org/10.1364/AO.30.002833"},"title":"Optically efficient free-space folded perfect shuffle network"},{"order":"21","displayText":"M. P. Y. Desmulliez, F. A. P. Tooley, J. A. B. Dines, N. L. Grant, D. J. Goodwill, D. Baillie, B. S. Wherrett, P. W. Foulk, S. Ashcroft, P. Black, \"Perfect-shuffle interconnected bitonic sorter: optoelectronic design\", <i>Applied Optics</i>, vol. 34, pp. 5077, 1995.","links":{"crossRefLink":"https://doi.org/10.1364/AO.34.005077"},"title":"Perfect-shuffle interconnected bitonic sorter: optoelectronic design"},{"order":"22","displayText":"Ning Wang, Liren Liu, Yaozu Yin, \"Cantor network control algorithm two-dimensional compact structure and its optical implementation\", <i>Applied Optics</i>, vol. 34, pp. 8176, 1995.","links":{"crossRefLink":"https://doi.org/10.1364/AO.34.008176"},"title":"Cantor network, control algorithm, two-dimensional compact structure and its optical implementation"},{"order":"23","displayText":"Jacques Lenfant, Serge Tah\ufffd, \"Permuting data with the Omega network\", <i>Acta Informatica</i>, vol. 21, pp. 629, 1985.","links":{"crossRefLink":"https://doi.org/10.1007/BF00289714"},"title":"Permuting data with the Omega network"},{"order":"24","displayText":"Eliezer Dekel, Sartaj Sahni, <i>Conpar 81</i>, vol. 111, pp. 480, 1981.","links":{"crossRefLink":"https://doi.org/10.1007/BFb0105139"},"title":""},{"order":"25","displayText":"Takanobu Baba, Hideki Saito, S. Bing Yao, <i>Database Machines and Knowledge Base Machines</i>, vol. 43, pp. 202, 1988.","links":{"crossRefLink":"https://doi.org/10.1007/978-1-4613-1679-4_15"},"title":""},{"order":"26","displayText":"Zhongxiang Chang, Jinshan Hu, Chengwei Zheng, Chao Ma, <i>Computer Engineering and Technology</i>, vol. 396, pp. 92, 2013.","links":{"crossRefLink":"https://doi.org/10.1007/978-3-642-41635-4_10"},"title":""},{"order":"27","displayText":"Amit Prakash, Dilip Kumar Yadav, \"Design and reliability analysis of fault-tolerant shuffle exchange gamma logical neighborhood interconnection network\", <i>The Journal of Supercomputing</i>, 2019.","links":{"crossRefLink":"https://doi.org/10.1007/s11227-019-02929-z"},"title":"Design and reliability analysis of fault-tolerant shuffle exchange gamma logical neighborhood interconnection network"},{"order":"28","displayText":"Hounghun Joe, Youngmin Kim, \"Novel Stochastic Computing for Energy-Efficient Image Processors\", <i>Electronics</i>, vol. 8, pp. 720, 2019.","links":{"crossRefLink":"https://doi.org/10.3390/electronics8060720"},"title":"Novel Stochastic Computing for Energy-Efficient Image Processors"},{"order":"29","displayText":"Jacob T. Schwartz, \"Ultracomputers\", <i>ACM Transactions on Programming Languages and Systems (TOPLAS)</i>, vol. 2, pp. 484, 1980.","links":{"documentLink":"/document/5868230","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=5868230"},"title":"Ultracomputers"},{"order":"30","displayText":"David Nassimi, Sartaj Sahni, \"Parallel permutation and sorting algorithms and a new generalized connection network\", <i>Journal of the ACM (JACM)</i>, vol. 29, pp. 642, 1982.","links":{"documentLink":"/document/5821412","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=5821412"},"title":"Parallel permutation and sorting algorithms and a new generalized connection network"}]},"nonIeeeCitationCount":"33","contentTypeDisplay":"Journals","patentCitationCount":"4","mlTime":"PT0.713262S","lastupdate":"2021-12-18","title":"A Shuffle-Exchange Network with Simplified Control","contentType":"periodicals","ieeeCitationCount":"45","publicationNumber":"12"},{"_id":5009207,"paperCitations":{"ieee":[{"order":"1","displayText":"Chin-Liang Wang, Jung-Lung Lin, \"A systolic architecture for computing inverses and divisions in finite fields GF(2/sup m/)\", <i>Computers IEEE Transactions on</i>, vol. 42, no. 9, pp. 1141-1146, 1993.","links":{"documentLink":"/document/241603","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=241603","pdfSize":"571KB"},"title":"A systolic architecture for computing inverses and divisions in finite fields GF(2/sup m/)"},{"order":"2","displayText":"G.-L. Feng, \"A VLSI architecture for fast inversion in GF(2/sup m/)\", <i>Computers IEEE Transactions on</i>, vol. 38, no. 10, pp. 1383-1386, 1989.","links":{"documentLink":"/document/35833","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=35833","pdfSize":"277KB"},"title":"A VLSI architecture for fast inversion in GF(2/sup m/)"},{"order":"3","displayText":"Guang Gong, \"Q-ary cascaded GMW sequences\", <i>Information Theory IEEE Transactions on</i>, vol. 42, no. 1, pp. 263-267, 1996.","links":{"documentLink":"/document/481800","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=481800","pdfSize":"459KB"},"title":"Q-ary cascaded GMW sequences"},{"order":"4","displayText":"Guang Gong, \"A new class of nonlinear PN sequences over GF(q/sup n/)\", <i>Information Theory IEEE Transactions on</i>, vol. 43, no. 3, pp. 1007-1012, 1997.","links":{"documentLink":"/document/568712","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=568712","pdfSize":"245KB"},"title":"A new class of nonlinear PN sequences over GF(q/sup n/)"},{"order":"5","displayText":"Chin-Liang Wang, Jung-Lung Lin, \"Systolic array implementation of multipliers for finite fields GF(2/sup m/)\", <i>Circuits and Systems IEEE Transactions on</i>, vol. 38, no. 7, pp. 796-800, 1991.","links":{"documentLink":"/document/135751","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=135751","pdfSize":"368KB"},"title":"Systolic array implementation of multipliers for finite fields GF(2/sup m/)"},{"order":"6","displayText":"Chih-Tsun Huang, Cheng-Wen Wu, \"High-speed easily testable Galois-field inverter\", <i>Circuits and Systems II: Analog and Digital Signal Processing IEEE Transactions on</i>, vol. 47, no. 9, pp. 909-918, 2000.","links":{"documentLink":"/document/868459","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=868459","pdfSize":"317KB"},"title":"High-speed easily testable Galois-field inverter"},{"order":"7","displayText":"Chiou-Yng Lee, Yung-Hui Chen, \"Low-Complexity Parallel Systolic Architectures for Computing Multiplication and Squaring over FG(2^m)\", <i>Advanced Information Networking and Applications Workshops 2007 AINAW '07. 21st International Conference on</i>, vol. 1, pp. 906-911, 2007.","links":{"documentLink":"/document/4221173","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=4221173","pdfSize":"381KB"},"title":"Low-Complexity Parallel Systolic Architectures for Computing Multiplication and Squaring over FG(2^m)"},{"order":"8","displayText":"Guo Bao-An, Cai Chang-Nian, \"Bent sequences constructed from geometric sequences\", <i>Singapore ICCS/ISITA '92. 'Communications on the Move'</i>, pp. 1229-1231 vol.3, 1992.","links":{"documentLink":"/document/255064","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=255064","pdfSize":"121KB"},"title":"Bent sequences constructed from geometric sequences"},{"order":"9","displayText":"Chiou-Yng Lee, Chin-Chin Chen, Yuan-Ho Chen, Erl-Huei Lu, \"Low-Complexity Bit-Parallel Systolic Multipliers over GF(2m)\", <i>Systems Man and Cybernetics 2006. SMC '06. IEEE International Conference on</i>, vol. 2, pp. 1160-1165, 2006.","links":{"documentLink":"/document/4274005","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=4274005","pdfSize":"963KB"},"title":"Low-Complexity Bit-Parallel Systolic Multipliers over GF(2m)"},{"order":"10","displayText":"Z. Zilic, Z. Vranesic, \"Current-mode CMOS Galois field circuits\", <i>Multiple-Valued Logic 1993. Proceedings of The Twenty-Third International Symposium on</i>, pp. 245-250, 1993.","links":{"documentLink":"/document/289552","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=289552","pdfSize":"471KB"},"title":"Current-mode CMOS Galois field circuits"},{"order":"11","displayText":"R.S. Stankovic, D. Jankovic, C. Moraga, \"Reed-Muller-Fourier versus Galois field representations of four-valued logic functions\", <i>Multiple-Valued Logic 1998. Proceedings. 1998 28th IEEE International Symposium on</i>, pp. 186-191, 1998.","links":{"documentLink":"/document/679340","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=679340","pdfSize":"150KB"},"title":"Reed-Muller-Fourier versus Galois field representations of four-valued logic functions"},{"order":"12","displayText":"M.H.A. Khan, M.A. Perkowski, P. Kerntopf, \"Multi-output Galois Field Sum of Products synthesis with new quantum cascades\", <i>Multiple-Valued Logic 2003. Proceedings. 33rd International Symposium on</i>, pp. 146-153, 2003.","links":{"documentLink":"/document/1201399","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=1201399","pdfSize":"340KB"},"title":"Multi-output Galois Field Sum of Products synthesis with new quantum cascades"},{"order":"13","displayText":"Radomir S. Stankovic, Helena Astola, Jaakko T. Astola, \"Determining Minimized Galois Field Expressions for Ternary Functions\", <i>Multiple-Valued Logic (ISMVL) 2011 41st IEEE International Symposium on</i>, pp. 117-124, 2011.","links":{"documentLink":"/document/5954219","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=5954219","pdfSize":"230KB"},"title":"Determining Minimized Galois Field Expressions for Ternary Functions"},{"order":"14","displayText":"Wesselkamper, \"Divided Difference Methods for Galois Switching Functions\", <i>Computers IEEE Transactions on</i>, vol. C-27, no. 3, pp. 232-238, 1978.","links":{"documentLink":"/document/1675076","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=1675076","pdfSize":"2113KB"},"title":"Divided Difference Methods for Galois Switching Functions"},{"order":"15","displayText":"Pradhan, \"A Theory of Galois Switching Functions\", <i>Computers IEEE Transactions on</i>, vol. C-27, no. 3, pp. 239-248, 1978.","links":{"documentLink":"/document/1675077","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=1675077","pdfSize":"2664KB"},"title":"A Theory of Galois Switching Functions"},{"order":"16","displayText":"Benjauthrit, Reed, \"On the Fundamental Structure of Galois Switching Functions\", <i>Computers IEEE Transactions on</i>, vol. C-27, no. 8, pp. 757-762, 1978.","links":{"documentLink":"/document/1675185","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=1675185","pdfSize":"705KB"},"title":"On the Fundamental Structure of Galois Switching Functions"},{"order":"17","displayText":"Srini, \"Iterative Realization of Multivalued Logic Systems\", <i>Computers IEEE Transactions on</i>, vol. C-28, no. 4, pp. 306-310, 1979.","links":{"documentLink":"/document/1675351","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=1675351","pdfSize":"811KB"},"title":"Iterative Realization of Multivalued Logic Systems"},{"order":"18","displayText":"English, \"Synthesis of Finite State Algorithms in a Galois Field GF[pn]\", <i>Computers IEEE Transactions on</i>, vol. C-30, no. 3, pp. 225-229, 1981.","links":{"documentLink":"/document/1675759","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=1675759","pdfSize":"754KB"},"title":"Synthesis of Finite State Algorithms in a Galois Field GF[pn]"},{"order":"19","displayText":"Yeh, Reed, Truong, \"Systolic Multipliers for Finite Fields GF(2m)\", <i>Computers IEEE Transactions on</i>, vol. C-33, no. 4, pp. 357-360, 1984.","links":{"documentLink":"/document/1676441","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=1676441","pdfSize":"1827KB"},"title":"Systolic Multipliers for Finite Fields GF(2m)"},{"order":"20","displayText":"N. Kolokotronis, N. Kalouptsidis, \"On the linear complexity of nonlinearly filtered PN-sequences\", <i>Information Theory IEEE Transactions on</i>, vol. 49, no. 11, pp. 3047-3059, 2003.","links":{"documentLink":"/document/1246031","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=1246031","pdfSize":"727KB"},"title":"On the linear complexity of nonlinearly filtered PN-sequences"},{"order":"21","displayText":"Chin-Liang Wang, Jung-Lung Lin, \"A systolic architecture for computing inverses in finite fields GF (2/sup m/)\", <i>VLSI Technology Systems and Applications 1991. Proceedings of Technical Papers 1991 International Symposium on</i>, pp. 312-316, 1991.","links":{"documentLink":"/document/246741","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=246741","pdfSize":"355KB"},"title":"A systolic architecture for computing inverses in finite fields GF (2/sup m/)"}],"nonIeee":[{"order":"1","displayText":"Cheng-Wen Wu, Ming-Kwang Chang, \"Bit-level systolic arrays for finite-field multiplications\", <i>Journal of VLSI signal processing systems for signal, image and video technology</i>, vol. 10, pp. 85, 1995.","links":{"crossRefLink":"https://doi.org/10.1007/BF02407028"},"title":"Bit-level systolic arrays for finite-field multiplications"},{"order":"2","displayText":"Chiou-Yng Lee, Jim-Min Lin, Che Wun Chiou, \"Scalable and Systolic Architecture for Computing Double Exponentiation Over GF(2 m )\", <i>Acta Applicandae Mathematicae</i>, vol. 93, pp. 161, 2006.","links":{"crossRefLink":"https://doi.org/10.1007/s10440-006-9071-0"},"title":"Scalable and Systolic Architecture for Computing Double Exponentiation Over GF(2 m )"},{"order":"3","displayText":"Chiou-Yng Lee, Che Wun Chiou, Jim-Min Lin, \"Concurrent Error Detection in a Bit-Parallel Systolic Multiplier for Dual Basis of GF(2m)\", <i>Journal of Electronic Testing</i>, vol. 21, pp. 539, 2005.","links":{"crossRefLink":"https://doi.org/10.1007/s10836-005-1053-z"},"title":"Concurrent Error Detection in a Bit-Parallel Systolic Multiplier for Dual Basis of GF(2m)"},{"order":"4","displayText":"Chiou-Yng Lee, Che Wun Chiou, Jim-Min Lin, \"Concurrent Error Detection in a Polynomial Basis Multiplier over GF(2m)\", <i>Journal of Electronic Testing</i>, vol. 22, pp. 143, 2006.","links":{"crossRefLink":"https://doi.org/10.1007/s10836-006-7446-9"},"title":"Concurrent Error Detection in a Polynomial Basis Multiplier over GF(2m)"},{"order":"5","displayText":"Tao Sang, Ruli Wang, Yixun Yan, \"Chaos-based feedforward output functions for combining keystream generators\", <i>Journal of Electronics (China)</i>, vol. 18, pp. 314, 2001.","links":{"crossRefLink":"https://doi.org/10.1007/s11767-001-0045-0"},"title":"Chaos-based feedforward output functions for combining keystream generators"},{"order":"6","displayText":"Iwaro Takahashi, \"Switching functions constructed by Galois extension fields\", <i>Information and Control</i>, vol. 48, pp. 95, 1981.","links":{"crossRefLink":"https://doi.org/10.1016/S0019-9958(81)90629-X"},"title":"Switching functions constructed by Galois extension fields"},{"order":"7","displayText":"Chiou-Yng Lee, Che Wun Chiou, Jim-Min Lin, \"Low-complexity bit-parallel dual basis multipliers using the modified Booth\u2019s algorithm\", <i>Computers & Electrical Engineering</i>, vol. 31, pp. 444, 2005.","links":{"crossRefLink":"https://doi.org/10.1016/j.compeleceng.2005.09.002"},"title":"Low-complexity bit-parallel dual basis multipliers using the modified Booth\u2019s algorithm"},{"order":"8","displayText":"Chiou-Yng Lee, \"Multiplexer-based bit-parallel systolic multipliers over GF(2m)\", <i>Computers & Electrical Engineering</i>, vol. 34, pp. 392, 2008.","links":{"crossRefLink":"https://doi.org/10.1016/j.compeleceng.2007.09.004"},"title":"Multiplexer-based bit-parallel systolic multipliers over GF(2m)"},{"order":"9","displayText":"Nabil Abu-Khader, Pepe Siy, \"Systolic product\u2013sum circuit for GF((22)m) using neuron MOSFETs\", <i>Integration</i>, vol. 39, pp. 29, 2005.","links":{"crossRefLink":"https://doi.org/10.1016/j.vlsi.2004.12.001"},"title":"Systolic product\u2013sum circuit for GF((22)m) using neuron MOSFETs"},{"order":"10","displayText":"Nabil Abu-Khader, Pepe Siy, \"Systolic Galois field exponentiation in a multiple-valued logic technique\", <i>Integration</i>, vol. 39, pp. 229, 2006.","links":{"crossRefLink":"https://doi.org/10.1016/j.vlsi.2005.06.001"},"title":"Systolic Galois field exponentiation in a multiple-valued logic technique"},{"order":"11","displayText":"Chiou-Yng Lee, \"Low-complexity bit-parallel systolic multipliers over GF(2m)\", <i>Integration, the VLSI Journal</i>, vol. 41, pp. 106, 2008.","links":{"crossRefLink":"https://doi.org/10.1016/j.vlsi.2007.05.001"},"title":"Low-complexity bit-parallel systolic multipliers over GF(2m)"},{"order":"12","displayText":"C.W. Chiou, C.-Y. Lee, J.-M. Lin, T.-W. Hou, C.-C. Chang, \"Concurrent error detection and correction in dual basis multiplier over GF(2m)\", <i>IET Circuits Devices & Systems</i>, vol. 3, pp. 22, 2009.","links":{"crossRefLink":"https://doi.org/10.1049/iet-cds:20080122"},"title":"Concurrent error detection and correction in dual basis multiplier over GF(2m)"},{"order":"13","displayText":"C.-Y. Lee, C.W. Chiou, A.-W. Deng, J.-M. Lin, \"Low-complexity bit-parallel systolic architectures for computing A(x)B2(x) over GF(2m)\", <i>IEE Proceedings - Circuits Devices and Systems</i>, vol. 153, pp. 399, 2006.","links":{"crossRefLink":"https://doi.org/10.1049/ip-cds:20050188"},"title":"Low-complexity bit-parallel systolic architectures for computing A(x)B2(x) over GF(2m)"},{"order":"14","displayText":"Radomir S. Stankovi\u0107, Jaakko T. Astola, Claudio Moraga, \"Representation of Multiple-Valued Logic Functions\", <i>Synthesis Lectures on Digital Circuits and Systems</i>, vol. 7, pp. 1, 2012.","links":{"crossRefLink":"https://doi.org/10.2200/S00420ED1V01Y201205DCS037"},"title":"Representation of Multiple-Valued Logic Functions"},{"order":"15","displayText":"Thomas Siegenthaler, R\u00e9jane Forr\u00e9, Amstein Walthert Kleiner, <i>Advances in Cryptology \u2014 EUROCRYPT \u201987</i>, vol. 304, pp. 15, 1988.","links":{"crossRefLink":"https://doi.org/10.1007/3-540-39118-5_3"},"title":""},{"order":"16","displayText":"Hyun-Sung Kim, Il-Soo Jeon, Jin-Ho Lee, <i>Parallel Processing and Applied Mathematics</i>, vol. 3019, pp. 998, 2004.","links":{"crossRefLink":"https://doi.org/10.1007/978-3-540-24669-5_129"},"title":""},{"order":"17","displayText":"Hung Wei Chang, Wen-Yew Liang, Che Wun Chiou, <i>Knowledge Discovery and Data Mining</i>, vol. 135, pp. 185, 2012.","links":{"crossRefLink":"https://doi.org/10.1007/978-3-642-27708-5_25"},"title":""},{"order":"18","displayText":"Tore Herlestam, <i>Advances in Cryptology \u2014 EUROCRYPT\u2019 85</i>, vol. 219, pp. 119, 1986.","links":{"crossRefLink":"https://doi.org/10.1007/3-540-39805-8_14"},"title":""}]},"formulaStrippedArticleTitle":"Galois Switching Functions and Their Applications","nonIeeeCitationCount":"18","contentTypeDisplay":"Journals","patentCitationCount":"0","mlTime":"PT0.538214S","lastupdate":"2021-10-05","title":"Galois Switching Functions and Their Applications","contentType":"periodicals","ieeeCitationCount":"21","publicationNumber":"12"},{"_id":5009218,"paperCitations":{"ieee":[{"order":"1","displayText":"R.E. Chandler, \"A tracking algorithm for implicitly defined curves\", <i>Computer Graphics and Applications IEEE</i>, vol. 8, no. 2, pp. 83-89, 1988.","links":{"documentLink":"/document/506","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=506","pdfSize":"493KB"},"title":"A tracking algorithm for implicitly defined curves"},{"order":"2","displayText":"J. Raamot, \"Microprocessor applications of integer arithmetic\", <i>Proceedings of the IEEE</i>, vol. 66, no. 2, pp. 238-244, 1978.","links":{"documentLink":"/document/1455143","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=1455143","pdfSize":"680KB"},"title":"Microprocessor applications of integer arithmetic"}],"nonIeee":[{"order":"1","displayText":"Jack E. Bresenham, <i>Fundamental Algorithms for Computer Graphics</i>, pp. 59, 1985.","links":{"crossRefLink":"https://doi.org/10.1007/978-3-642-84574-1_2"},"title":""},{"order":"2","displayText":"J. G. Rokne, Brian Wyvill, Xiaolin Wu, \"Fast line scan-conversion\", <i>ACM Transactions on Graphics (TOG)</i>, vol. 9, pp. 376, 1990.","links":{"documentLink":"/document/5863617","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=5863617"},"title":"Fast line scan-conversion"}]},"formulaStrippedArticleTitle":"Nonparametric Curves","nonIeeeCitationCount":"2","contentTypeDisplay":"Journals","patentCitationCount":"0","mlTime":"PT0.110051S","lastupdate":"2021-10-05","title":"Nonparametric Curves","contentType":"periodicals","ieeeCitationCount":"2","publicationNumber":"12"},{"_id":5009227,"paperCitations":{"ieee":[{"order":"1","displayText":"F.U. Rosenberger, C.E. Molnar, T.J. Chaney, T.-P. Fang, \"Q-modules: internally clocked delay-insensitive modules\", <i>Computers IEEE Transactions on</i>, vol. 37, no. 9, pp. 1005-1018, 1988.","links":{"documentLink":"/document/2252","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=2252","pdfSize":"1448KB"},"title":"Q-modules: internally clocked delay-insensitive modules"},{"order":"2","displayText":"M. Afghahi, C. Svensson, \"Performance of synchronous and asynchronous schemes for VLSI systems\", <i>Computers IEEE Transactions on</i>, vol. 41, no. 7, pp. 858-872, 1992.","links":{"documentLink":"/document/256454","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=256454","pdfSize":"1418KB"},"title":"Performance of synchronous and asynchronous schemes for VLSI systems"},{"order":"3","displayText":"S.H. Unger, \"Hazards critical races and metastability\", <i>Computers IEEE Transactions on</i>, vol. 44, no. 6, pp. 754-768, 1995.","links":{"documentLink":"/document/391185","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=391185","pdfSize":"1748KB"},"title":"Hazards, critical races, and metastability"},{"order":"4","displayText":"M. Valencia, M.J. Bellido, J.L. Huertas, A.J. Acosta, S. Sanchez-Solano, \"Modular asynchronous arbiter insensitive to metastability\", <i>Computers IEEE Transactions on</i>, vol. 44, no. 12, pp. 1456-1461, 1995.","links":{"documentLink":"/document/477251","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=477251","pdfSize":"791KB"},"title":"Modular asynchronous arbiter insensitive to metastability"},{"order":"5","displayText":"W.S. VanScheik, R.F. Tinderr, \"High speed externally asynchronous/internally clocked systems\", <i>Computers IEEE Transactions on</i>, vol. 46, no. 7, pp. 824-829, 1997.","links":{"documentLink":"/document/599904","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=599904","pdfSize":"134KB"},"title":"High speed externally asynchronous/internally clocked systems"},{"order":"6","displayText":"W.K. Stewart, S.A. Ward, \"A solution to a special case of the synchronization problem\", <i>Computers IEEE Transactions on</i>, vol. 37, no. 1, pp. 123-125, 1988.","links":{"documentLink":"/document/75145","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=75145","pdfSize":"307KB"},"title":"A solution to a special case of the synchronization problem"},{"order":"7","displayText":"J.U. Horstmann, H.W. Eichel, R.L. Coates, \"Metastability behavior of CMOS ASIC flip-flops in theory and test\", <i>Solid-State Circuits IEEE Journal of</i>, vol. 24, no. 1, pp. 146-157, 1989.","links":{"documentLink":"/document/16314","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=16314","pdfSize":"1011KB"},"title":"Metastability behavior of CMOS ASIC flip-flops in theory and test"},{"order":"8","displayText":"T. Sakurai, \"Optimization of CMOS arbiter and synchronizer circuits with submicrometer MOSFETs\", <i>Solid-State Circuits IEEE Journal of</i>, vol. 23, no. 4, pp. 901-906, 1988.","links":{"documentLink":"/document/340","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=340","pdfSize":"613KB"},"title":"Optimization of CMOS arbiter and synchronizer circuits with submicrometer MOSFETs"},{"order":"9","displayText":"C.L. Portmann, H.Y. Meng, \"Metastability in CMOS library elements in reduced supply and technology scaled applications\", <i>Solid-State Circuits IEEE Journal of</i>, vol. 30, no. 1, pp. 39-46, 1995.","links":{"documentLink":"/document/350196","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=350196","pdfSize":"818KB"},"title":"Metastability in CMOS library elements in reduced supply and technology scaled applications"},{"order":"10","displayText":"D.-K. Jeong, D.A. Wood, G.A. Gibson, S.J. Eggers, D.A. Hodges, R.H. Katz, D.A. Patterson, \"A VLSI chip set for a multiprocessor workstation. II. A memory management unit and cache controller\", <i>Solid-State Circuits IEEE Journal of</i>, vol. 24, no. 6, pp. 1699-1707, 1989.","links":{"documentLink":"/document/45008","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=45008","pdfSize":"1045KB"},"title":"A VLSI chip set for a multiprocessor workstation. II. A memory management unit and cache controller"},{"order":"11","displayText":"L.-S. Kim, R.W. Dutton, \"Metastability of CMOS latch/flip-flop\", <i>Solid-State Circuits IEEE Journal of</i>, vol. 25, no. 4, pp. 942-951, 1990.","links":{"documentLink":"/document/58286","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=58286","pdfSize":"854KB"},"title":"Metastability of CMOS latch/flip-flop"},{"order":"12","displayText":"B. Haroun, M.I. Elmasry, \"Architectural synthesis for DSP silicon compilers\", <i>Computer-Aided Design of Integrated Circuits and Systems IEEE Transactions on</i>, vol. 8, no. 4, pp. 431-447, 1989.","links":{"documentLink":"/document/29596","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=29596","pdfSize":"1881KB"},"title":"Architectural synthesis for DSP silicon compilers"},{"order":"13","displayText":"J.N. Seizovic, \"Pipeline synchronization\", <i>Advanced Research in Asynchronous Circuits and Systems 1994. Proceedings of the International Symposium on</i>, pp. 87-96, 1994.","links":{"documentLink":"/document/656289","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=656289","pdfSize":"883KB"},"title":"Pipeline synchronization"},{"order":"14","displayText":"R. Ginosar, \"Fourteen ways to fool your synchronizer\", <i>Asynchronous Circuits and Systems 2003. Proceedings. Ninth International Symposium on</i>, pp. 89-96, 2003.","links":{"documentLink":"/document/1199169","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=1199169","pdfSize":"289KB"},"title":"Fourteen ways to fool your synchronizer"},{"order":"15","displayText":"Robert Mullins, Simon Moore, \"Demystifying Data-Driven and Pausible Clocking Schemes\", <i>Asynchronous Circuits and Systems 2007. ASYNC 2007. 13th IEEE International Symposium on</i>, pp. 175-185, 2007.","links":{"documentLink":"/document/4137043","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=4137043","pdfSize":"202KB"},"title":"Demystifying Data-Driven and Pausible Clocking Schemes"},{"order":"16","displayText":"B.M. Rogina, B. Vojnovic, \"Metastability evaluation method by propagation delay distribution measurement\", <i>Test Symposium 1995. Proceedings of the Fourth Asian</i>, pp. 40-44, 1995.","links":{"documentLink":"/document/485314","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=485314","pdfSize":"540KB"},"title":"Metastability evaluation method by propagation delay distribution measurement"},{"order":"17","displayText":"L.F.G. Sarmenta, G.A. Pratt, S.A. Ward, \"Rational clocking [digital systems design]\", <i>Computer Design: VLSI in Computers and Processors 1995. ICCD '95. Proceedings. 1995 IEEE International Conference on</i>, pp. 271-278, 1995.","links":{"documentLink":"/document/528821","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=528821","pdfSize":"772KB"},"title":"Rational clocking [digital systems design]"},{"order":"18","displayText":"D.S. Bormann, P.Y.K. Cheung, \"Asynchronous wrapper for heterogeneous systems\", <i>Computer Design: VLSI in Computers and Processors 1997. ICCD '97. Proceedings. 1997 IEEE International Conference on</i>, pp. 307-314, 1997.","links":{"documentLink":"/document/628884","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=628884","pdfSize":"1044KB"},"title":"Asynchronous wrapper for heterogeneous systems"},{"order":"19","displayText":"M.S. Haydt, S. Mourad, W. Terry, J. Terry, \"A new model for metastability\", <i>Electronics Circuits and Systems 2002. 9th International Conference on</i>, vol. 1, pp. 413-416 vol.1, 2002.","links":{"documentLink":"/document/1045421","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=1045421","pdfSize":"313KB"},"title":"A new model for metastability"},{"order":"20","displayText":"R. Sridhar, \"System-on-chip (SoC): clocking and synchronization issues\", <i>VLSI Design 2004. Proceedings. 17th International Conference on</i>, pp. 520-527, 2004.","links":{"documentLink":"/document/1260973","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=1260973","pdfSize":"327KB"},"title":"System-on-chip (SoC): clocking and synchronization issues"},{"order":"21","displayText":"H.J.M. Veendrick, \"The behaviour of flip-flops used as synchronizers and prediction of their failure rate\", <i>Solid-State Circuits IEEE Journal of</i>, vol. 15, no. 2, pp. 169-176, 1980.","links":{"documentLink":"/document/1051359","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=1051359","pdfSize":"972KB"},"title":"The behaviour of flip-flops used as synchronizers and prediction of their failure rate"},{"order":"22","displayText":"E.A. Reese, D.W. Spaderna, S.T. Flannagan, F. Tsang, \"A 4Kx8 dynamic RAM with self-refresh\", <i>Solid-State Circuits IEEE Journal of</i>, vol. 16, no. 5, pp. 479-487, 1981.","links":{"documentLink":"/document/1051626","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=1051626","pdfSize":"1123KB"},"title":"A 4Kx8 dynamic RAM with self-refresh"},{"order":"23","displayText":"F. Anceau, \"A synchronous approach for clocking VLSI systems\", <i>Solid-State Circuits IEEE Journal of</i>, vol. 17, no. 1, pp. 51-56, 1982.","links":{"documentLink":"/document/1051685","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=1051685","pdfSize":"597KB"},"title":"A synchronous approach for clocking VLSI systems"},{"order":"24","displayText":"Wakerly, \"The Intel MCS-48 Microcomputer Family: A Critique\", <i>Computer</i>, vol. 12, no. 2, pp. 22-31, 1979.","links":{"documentLink":"/document/1658613","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=1658613","pdfSize":"11105KB"},"title":"The Intel MCS-48 Microcomputer Family: A Critique"},{"order":"25","displayText":"Lindsay Kleeman, Antonio Cantoni, \"Metastable Behavior in Digital Systems\", <i>Design & Test of Computers IEEE</i>, vol. 4, no. 6, pp. 4-19, 1987.","links":{"documentLink":"/document/4070065","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=4070065","pdfSize":"14278KB"},"title":"Metastable Behavior in Digital Systems"},{"order":"26","displayText":"M. Heath, I. Harris, \"A deterministic globally asynchronous locally synchronous microprocessor architecture\", <i>Microprocessor Test and Verification: Common Challenges and Solutions 2003. Proceedings. 4th International Workshop on</i>, pp. 119-124, 2003.","links":{"documentLink":"/document/1250272","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=1250272","pdfSize":"244KB"},"title":"A deterministic globally asynchronous locally synchronous microprocessor architecture"},{"order":"27","displayText":"K. Dejhan, P. Tooprakai, S. Mitatha, F. Cheevasuvit, C. Soonyeekan, \"Meta-stable operation consideration of CMOS and BiCMOS static latch circuit\", <i>Semiconductor Electronics 2000. Proceedings. ICSE 2000. IEEE International Conference on</i>, pp. 152-156, 2000.","links":{"documentLink":"/document/932454","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=932454","pdfSize":"310KB"},"title":"Meta-stable operation consideration of CMOS and BiCMOS static latch circuit"},{"order":"28","displayText":"Marino, \"The Effect of Asynchronous Inputs on Sequential Network Reliability\", <i>Computers IEEE Transactions on</i>, vol. C-26, no. 11, pp. 1082-1090, 1977.","links":{"documentLink":"/document/1674754","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=1674754","pdfSize":"2947KB"},"title":"The Effect of Asynchronous Inputs on Sequential Network Reliability"},{"order":"29","displayText":"Davies, Wakerly, \"Synchronization and Matching in Redundant Systems\", <i>Computers IEEE Transactions on</i>, vol. C-27, no. 6, pp. 531-539, 1978.","links":{"documentLink":"/document/1675144","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=1675144","pdfSize":"3953KB"},"title":"Synchronization and Matching in Redundant Systems"},{"order":"30","displayText":"Lacroix, Marchegay, Piel, \"Comments on The Anomalous Behavior of Flip-Flops in Synchronizer Circuits\", <i>Computers IEEE Transactions on</i>, vol. C-31, no. 1, pp. 77-78, 1982.","links":{"documentLink":"/document/1675889","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=1675889","pdfSize":"403KB"},"title":"Comments on \"The Anomalous Behavior of Flip-Flops in Synchronizer Circuits\""}],"nonIeee":[{"order":"1","displayText":"Branka Medved Rogina, Karolj Skala, Bo\u017eidar Vojnovi\u0107, <i>Field-Programmable Logic Smart Applications, New Paradigms and Compilers</i>, vol. 1142, pp. 381, 1996.","links":{"crossRefLink":"https://doi.org/10.1007/3-540-61730-2_43"},"title":""},{"order":"2","displayText":"Michael Mendler, Terry Stroup, \"Newtonian arbiters cannot be proven correct\", <i>Formal Methods in System Design</i>, vol. 3, pp. 233, 1993.","links":{"crossRefLink":"https://doi.org/10.1007/BF01384075"},"title":"Newtonian arbiters cannot be proven correct"},{"order":"3","displayText":"Andrew Royal, Peter Y. K. Cheung, <i>Field Programmable Logic and Application</i>, vol. 2778, pp. 355, 2003.","links":{"crossRefLink":"https://doi.org/10.1007/978-3-540-45234-8_35"},"title":""},{"order":"4","displayText":"David S. Bormann, Peter Y. K. Cheung, <i>VLSI: Integrated Systems on Silicon</i>, pp. 239, 1997.","links":{"crossRefLink":"https://doi.org/10.1007/978-0-387-35311-1_20"},"title":""},{"order":"5","displayText":"Joep Kessels, Ad Peeters, Suk-Jin Kim, <i>Integrated Circuit and System Design. Power and Timing Modeling, Optimization and Simulation</i>, vol. 2799, pp. 141, 2003.","links":{"crossRefLink":"https://doi.org/10.1007/978-3-540-39762-5_16"},"title":""}]},"formulaStrippedArticleTitle":"Anomalous Response Times of Input Synchronizers","nonIeeeCitationCount":"5","contentTypeDisplay":"Journals","patentCitationCount":"5","mlTime":"PT0.782766S","lastupdate":"2021-09-18","title":"Anomalous Response Times of Input Synchronizers","contentType":"periodicals","ieeeCitationCount":"38","publicationNumber":"12"},{"_id":5009232,"formulaStrippedArticleTitle":"A Method for the Correction of Garbled Words Based on the Levenshtein Metric","paperCitations":{"ieee":[{"order":"1","displayText":"L.J. Schulman, D. Zuckerman, \"Asymptotically good codes correcting insertions deletions and transpositions\", <i>Information Theory IEEE Transactions on</i>, vol. 45, no. 7, pp. 2552-2557, 1999.","links":{"documentLink":"/document/796406","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=796406","pdfSize":"181KB"},"title":"Asymptotically good codes correcting insertions, deletions, and transpositions"},{"order":"2","displayText":"O.H. Ibarra, T.-C. Pong, S.M. Sohn, \"String processing on the hypercube\", <i>Acoustics Speech and Signal Processing IEEE Transactions on</i>, vol. 38, no. 1, pp. 160-164, 1990.","links":{"documentLink":"/document/45630","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=45630","pdfSize":"618KB"},"title":"String processing on the hypercube"},{"order":"3","displayText":"B.J. Oommen, E.V. De St. Croix, \"String taxonomy using learning automata\", <i>Systems Man and Cybernetics Part B: Cybernetics IEEE Transactions on</i>, vol. 27, no. 2, pp. 354-365, 1997.","links":{"documentLink":"/document/558849","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=558849","pdfSize":"426KB"},"title":"String taxonomy using learning automata"},{"order":"4","displayText":"\"\", <i></i>.","links":{"documentLink":"/document/477074","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=477074"},"title":""},{"order":"5","displayText":"Rahul Kumar Chaurasiya, Narendra D. Londhe, Subhojit Ghosh, \"A Novel Weighted Edit Distance-Based Spelling Correction Approach for Improving the Reliability of Devanagari Script-Based P300 Speller System\", <i>Access IEEE</i>, vol. 4, pp. 8184-8198, 2016.","links":{"documentLink":"/document/7582466","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=7582466","pdfSize":"11465KB"},"title":"A Novel Weighted Edit Distance-Based Spelling Correction Approach for Improving the Reliability of Devanagari Script-Based P300 Speller System"},{"order":"6","displayText":"A. Hedayat, A. Nosratinia, \"List-decoding of variable-length codes with application in joint source-channel coding\", <i>Signals Systems and Computers 2002. Conference Record of the Thirty-Sixth Asilomar Conference on</i>, vol. 1, pp. 21-25 vol.1, 2002.","links":{"documentLink":"/document/1197143","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=1197143","pdfSize":"345KB"},"title":"List-decoding of variable-length codes with application in joint source-channel coding"},{"order":"7","displayText":"Yang Yang, Weidong Yi, Yongrui Chen, \"Reliable Transfer of Variable-Length Coded Correlated Date: An Low Complexity Iterative Joint Source-Channel Decoding Approach\", <i>Consumer Communications and Networking Conference 2009. CCNC 2009. 6th IEEE</i>, pp. 1-5, 2009.","links":{"documentLink":"/document/4784738","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=4784738","pdfSize":"195KB"},"title":"Reliable Transfer of Variable-Length Coded Correlated Date: An Low Complexity Iterative Joint Source-Channel Decoding Approach"},{"order":"8","displayText":"R. Bauer, J. Hagenauer, \"Iterative source/channel-decoding using reversible variable length codes\", <i>Data Compression Conference 2000. Proceedings. DCC 2000</i>, pp. 93-102, 2000.","links":{"documentLink":"/document/838149","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=838149","pdfSize":"106KB"},"title":"Iterative source/channel-decoding using reversible variable length codes"},{"order":"9","displayText":"R. Bauer, J. Hagenauer, \"On variable length codes for iterative source/channel decoding\", <i>Data Compression Conference 2001. Proceedings. DCC 2001.</i>, pp. 273-282, 2001.","links":{"documentLink":"/document/917158","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=917158","pdfSize":"516KB"},"title":"On variable length codes for iterative source/channel decoding"},{"order":"10","displayText":"Agnieszka Kaczmarek, Olgierd Unold, \"Automatic Correction of Utterances from Social Network\", <i>Network Intelligence Conference (ENIC) 2016 Third European</i>, pp. 140-144, 2016.","links":{"documentLink":"/document/7838057","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=7838057","pdfSize":"124KB"},"title":"Automatic Correction of Utterances from Social Network"},{"order":"11","displayText":"Pin-Yu Ko, Yen-Chi Lee, Ping-Cheng Yeh, Chia-han Lee, Kwang-Cheng Chen, \"A new paradigm for channel coding in diffusion-based molecular communications: Molecular coding distance function\", <i>Global Communications Conference (GLOBECOM) 2012 IEEE</i>, pp. 3748-3753, 2012.","links":{"documentLink":"/document/6503700","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=6503700","pdfSize":"622KB"},"title":"A new paradigm for channel coding in diffusion-based molecular communications: Molecular coding distance function"},{"order":"12","displayText":"R. Kashyap, M. Mittal, \"A new method for error correction in strings with applications to spoken word recognition\", <i>Acoustics Speech and Signal Processing IEEE International Conference on ICASSP '77.</i>, vol. 2, pp. 675-678, 1977.","links":{"documentLink":"/document/1170163","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=1170163","pdfSize":"101KB"},"title":"A new method for error correction in strings with applications to spoken word recognition"},{"order":"13","displayText":"E. Reuhkala, M. Jalanko, T. Kohonen, \"A redundant hash addressing method adapted for the postprocessing and error-correction of computer recognized speech\", <i>Acoustics Speech and Signal Processing IEEE International Conference on ICASSP '79.</i>, vol. 4, pp. 591-594, 1979.","links":{"documentLink":"/document/1170639","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=1170639","pdfSize":"101KB"},"title":"A redundant hash addressing method adapted for the postprocessing and error-correction of computer recognized speech"},{"order":"14","displayText":"H. Riittinen, S. Haltsonen, E. Reuhkala, M. Jalanko, \"Experiments on an isolated-word recognition system for multiple speakers\", <i>Acoustics Speech and Signal Processing IEEE International Conference on ICASSP '81.</i>, vol. 6, pp. 975-978, 1981.","links":{"documentLink":"/document/1171362","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=1171362","pdfSize":"116KB"},"title":"Experiments on an isolated-word recognition system for multiple speakers"},{"order":"15","displayText":"E. Reuhkala, H. Riittinen, S. Haltsonen, O. Venta, Kai Makisara, T. Kohonen, \"The on-line version of the Otaniemi speech recognition system\", <i>Acoustics Speech and Signal Processing IEEE International Conference on ICASSP '82.</i>, vol. 7, pp. 875-878, 1982.","links":{"documentLink":"/document/1171876","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=1171876","pdfSize":"164KB"},"title":"The on-line version of the Otaniemi speech recognition system"},{"order":"16","displayText":"O. Venta, \"N-gram driven search for sentences in a syntactic network\", <i>Acoustics Speech and Signal Processing IEEE International Conference on ICASSP '86.</i>, vol. 11, pp. 1145-1148, 1986.","links":{"documentLink":"/document/1169137","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=1169137","pdfSize":"115KB"},"title":"N-gram driven search for sentences in a syntactic network"},{"order":"17","displayText":"M. Nishimura, K. Toshioka, \"HMM-Based speech recognition using multi-dimensional multi-labeling\", <i>Acoustics Speech and Signal Processing IEEE International Conference on ICASSP '87.</i>, vol. 12, pp. 1163-1166, 1987.","links":{"documentLink":"/document/1169883","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=1169883","pdfSize":"145KB"},"title":"HMM-Based speech recognition using multi-dimensional multi-labeling"},{"order":"18","displayText":"M. Nishimura, K. Sugawara, \"Speaker adaptation method for HMM-based speech recognition\", <i>Acoustics Speech and Signal Processing 1988. ICASSP-88. 1988 International Conference on</i>, pp. 207-210 vol.1, 1988.","links":{"documentLink":"/document/196550","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=196550","pdfSize":"359KB"},"title":"Speaker adaptation method for HMM-based speech recognition"},{"order":"19","displayText":"K. Torkkola, \"Automatic alignment of speech with phonetic transcriptions in real time\", <i>Acoustics Speech and Signal Processing 1988. ICASSP-88. 1988 International Conference on</i>, pp. 611-614 vol.1, 1988.","links":{"documentLink":"/document/196659","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=196659","pdfSize":"472KB"},"title":"Automatic alignment of speech with phonetic transcriptions in real time"},{"order":"20","displayText":"M. Jeanne, J.C. Carlach, P. Siohan, L. Guivarch, \"Source and joint source-channel decoding of variable length codes\", <i>Communications 2002. ICC 2002. IEEE International Conference on</i>, vol. 2, pp. 768-772 vol.2, 2002.","links":{"documentLink":"/document/996959","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=996959","pdfSize":"259KB"},"title":"Source and joint source-channel decoding of variable length codes"},{"order":"21","displayText":"A. Hedayat, A. Nosratinia, \"Concatenated error-correcting entropy codes and channel codes\", <i>Communications 2003. ICC '03. IEEE International Conference on</i>, vol. 5, pp. 3090-3094 vol.5, 2003.","links":{"documentLink":"/document/1203984","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=1203984","pdfSize":"262KB"},"title":"Concatenated error-correcting entropy codes and channel codes"},{"order":"22","displayText":"T. Caesar, J.M. Gloger, E. Mandler, \"Using lexical knowledge for the recognition of poorly written words\", <i>Document Analysis and Recognition 1995. Proceedings of the Third International Conference on</i>, vol. 2, pp. 915-918 vol.2, 1995.","links":{"documentLink":"/document/602050","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=602050","pdfSize":"408KB"},"title":"Using lexical knowledge for the recognition of poorly written words"},{"order":"23","displayText":"Hongwei Shi, T. Pavlidis, \"Font recognition and contextual processing for more accurate text recognition\", <i>Document Analysis and Recognition 1997. Proceedings of the Fourth International Conference on</i>, vol. 1, pp. 39-44 vol.1, 1997.","links":{"documentLink":"/document/619810","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=619810","pdfSize":"469KB"},"title":"Font recognition and contextual processing for more accurate text recognition"},{"order":"24","displayText":"Ch. Ringlstetter, U. Reffle, A. Gotscharek, K. Schulz, \"Deriving Symbol Dependent Edit Weights for Text Correction_The Use of Error Dictionaries\", <i>Document Analysis and Recognition 2007. ICDAR 2007. Ninth International Conference on</i>, vol. 2, pp. 639-643, 2007.","links":{"documentLink":"/document/4376993","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=4376993","pdfSize":"95KB"},"title":"Deriving Symbol Dependent Edit Weights for Text Correction_The Use of Error Dictionaries"},{"order":"25","displayText":"Baojun Yue, Jun Yan, Heng Liang, Ning Liu, Lei Ji, Fengshan Bai, Zheng Chen, \"Quantum Path Integral Inspired Query Sequence Suggestion for User Search Task Simplification\", <i>Data Mining Workshops (ICDMW) 2010 IEEE International Conference on</i>, pp. 647-654, 2010.","links":{"documentLink":"/document/5693358","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=5693358","pdfSize":"486KB"},"title":"Quantum Path Integral Inspired Query Sequence Suggestion for User Search Task Simplification"},{"order":"26","displayText":"Bikash Shaw, Swapan Kumar Parui, Malayappan Shridhar, \"A Segmentation Based Approach to Offline Handwritten Devanagari Word Recognition\", <i>Information Technology 2008. ICIT '08. International Conference on</i>, pp. 256-257, 2008.","links":{"documentLink":"/document/4731338","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=4731338","pdfSize":"139KB"},"title":"A Segmentation Based Approach to Offline Handwritten Devanagari Word Recognition"},{"order":"27","displayText":"E. Tanaka, A. Kogawara, \"High speed string edit methods using hierarchical files and hashing technique\", <i>Pattern Recognition 1988. 9th International Conference on</i>, pp. 334-336 vol.1, 1988.","links":{"documentLink":"/document/28235","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=28235","pdfSize":"179KB"},"title":"High speed string edit methods using hierarchical files and hashing technique"},{"order":"28","displayText":"K. Torkkola, T. Kohonen, \"Correction of quasiphoneme strings by the dynamically expanding context\", <i>Pattern Recognition 1988. 9th International Conference on</i>, pp. 487-489 vol.1, 1988.","links":{"documentLink":"/document/28274","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=28274","pdfSize":"324KB"},"title":"Correction of quasiphoneme strings by the dynamically expanding context"},{"order":"29","displayText":"J. Pik, \"Structural patterns or discrete events? A link between pattern recognition and discrete-event systems\", <i>Pattern Recognition 1992. Vol.II. Conference B: Pattern Recognition Methodology and Systems Proceedings. 11th IAPR International Conference on</i>, pp. 290-293, 1992.","links":{"documentLink":"/document/201775","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=201775","pdfSize":"338KB"},"title":"Structural patterns or discrete events? A link between pattern recognition and discrete-event systems"},{"order":"30","displayText":"Bikash Shaw, Swapan Kr. Parui, Malayappan Shridhar, \"Offline handwritten Devanagari word recognition: A segmentation based approach\", <i>Pattern Recognition 2008. ICPR 2008. 19th International Conference on</i>, pp. 1-4, 2008.","links":{"documentLink":"/document/4761556","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=4761556","pdfSize":"364KB"},"title":"Offline handwritten Devanagari word recognition: A segmentation based approach"}],"nonIeee":[{"order":"1","displayText":"Q. Chen, K.P. Subbalakshmi, \"Joint source\u2013channel decoder for data-centric network applications\", <i>IEE Proceedings - Communications</i>, vol. 153, pp. 871, 2006.","links":{"crossRefLink":"https://doi.org/10.1049/ip-com:20050602"},"title":"Joint source\u2013channel decoder for data-centric network applications"},{"order":"2","displayText":"James L. Peterson, <i>Computer Programs for Spelling Correction: An Experiment in Program Design</i>, vol. 96, pp. 1, 1980.","links":{"crossRefLink":"https://doi.org/10.1007/3-540-10259-0_1"},"title":""},{"order":"3","displayText":"M. Schenkel, I. Guyon, D. Henderson, \"On-line cursive script recognition using time-delay neural networks and hidden Markov models\", <i>Machine Vision and Applications</i>, vol. 8, pp. 215, 1995.","links":{"crossRefLink":"https://doi.org/10.1007/BF01219589"},"title":"On-line cursive script recognition using time-delay neural networks and hidden Markov models"},{"order":"4","displayText":"B. J. Oommen, R. K. S. Loke, <i>Foundations of Software Technology and Theoretical Computer Science</i>, vol. 1180, pp. 224, 1996.","links":{"crossRefLink":"https://doi.org/10.1007/3-540-62034-6_52"},"title":""},{"order":"5","displayText":"Giovanni Pighizzini, <i>Fundamentals of Computation Theory</i>, vol. 965, pp. 383, 1995.","links":{"crossRefLink":"https://doi.org/10.1007/3-540-60249-6_70"},"title":""},{"order":"6","displayText":"B. J. Oommen, R. L. Kashyap, <i>Advances in Structural and Syntactical Pattern Recognition</i>, vol. 1121, pp. 11, 1996.","links":{"crossRefLink":"https://doi.org/10.1007/3-540-61577-6_2"},"title":""},{"order":"7","displayText":"James Heather, Jonathan Y. Clark, <i>Formal Aspects in Security and Trust</i>, vol. 173, pp. 99, 2005.","links":{"crossRefLink":"https://doi.org/10.1007/0-387-24098-5_8"},"title":""},{"order":"8","displayText":"Claudio De Stefano, Marco Garruto, Luis Lapresa, Angelo Marcelli, <i>Image Analysis and Processing \u2013 ICIAP 2005</i>, vol. 3617, pp. 1125, 2005.","links":{"crossRefLink":"https://doi.org/10.1007/11553595_138"},"title":""},{"order":"9","displayText":"J. S. Bridle, <i>Spoken Language Generation and Understanding</i>, pp. 129, 1980.","links":{"crossRefLink":"https://doi.org/10.1007/978-94-009-9091-3_7"},"title":""},{"order":"10","displayText":"J. R. Ullmann, <i>Issues in Digital Image Processing</i>, pp. 139, 1980.","links":{"crossRefLink":"https://doi.org/10.1007/978-94-009-9133-0_6"},"title":""},{"order":"11","displayText":"E. Tanaka, <i>Syntactic and Structural Pattern Recognition</i>, pp. 3, 1988.","links":{"crossRefLink":"https://doi.org/10.1007/978-3-642-83462-2_1"},"title":""},{"order":"12","displayText":"K. Ohmori, E. Tanaka, <i>Syntactic and Structural Pattern Recognition</i>, pp. 85, 1988.","links":{"crossRefLink":"https://doi.org/10.1007/978-3-642-83462-2_6"},"title":""},{"order":"13","displayText":"M. Ikeda, E. Tanaka, O. Kasusho, <i>Syntactic and Structural Pattern Recognition</i>, pp. 19, 1988.","links":{"crossRefLink":"https://doi.org/10.1007/978-3-642-83462-2_2"},"title":""},{"order":"14","displayText":"Teuvo Kohonen, <i>Self-Organization and Associative Memory</i>, vol. 8, pp. 30, 1989.","links":{"crossRefLink":"https://doi.org/10.1007/978-3-642-88163-3_2"},"title":""},{"order":"15","displayText":"Hartmut Ernst, <i>Grundkurs Informatik</i>, pp. 482, 2003.","links":{"crossRefLink":"https://doi.org/10.1007/978-3-322-91968-7_11"},"title":""},{"order":"16","displayText":"Teuvo Kohonen, <i>Self-Organization and Associative Memory</i>, vol. 8, pp. 30, 1988.","links":{"crossRefLink":"https://doi.org/10.1007/978-3-662-00784-6_2"},"title":""},{"order":"17","displayText":"","links":{"crossRefLink":"https://doi.org/10.1007/978-3-642-33018-6_27"},"title":""},{"order":"18","displayText":"Hartmut Ernst, <i>Grundlagen und Konzepte der Informatik</i>, pp. 469, 2000.","links":{"crossRefLink":"https://doi.org/10.1007/978-3-322-93915-9_10"},"title":""},{"order":"19","displayText":"Hartmut Ernst, <i>Grundlagen und Konzepte der Informatik</i>, pp. 469, 2000.","links":{"crossRefLink":"https://doi.org/10.1007/978-3-663-10229-8_10"},"title":""},{"order":"20","displayText":"Michael Malenke, Marcus B\u00e4umler, Erwin Paulus, <i>Verbmobil: Foundations of Speech-to-Speech Translation</i>, pp. 583, 2000.","links":{"crossRefLink":"https://doi.org/10.1007/978-3-662-04230-4_42"},"title":""},{"order":"21","displayText":"Robert Jay Milewski, Venu Govindaraju, Anurag Bhardwaj, \"Automatic recognition of handwritten medical forms for search engines\", <i>International Journal of Document Analysis and Recognition (IJDAR)</i>, vol. 11, pp. 203, 2009.","links":{"crossRefLink":"https://doi.org/10.1007/s10032-008-0077-1"},"title":"Automatic recognition of handwritten medical forms for search engines"},{"order":"22","displayText":"Krishnendu Chatterjee, Thomas A. Henzinger, Rasmus Ibsen-Jensen, Jan Otop, <i>Automata, Languages, and Programming</i>, vol. 9135, pp. 121, 2015.","links":{"crossRefLink":"https://doi.org/10.1007/978-3-662-47666-6_10"},"title":""},{"order":"23","displayText":"Hartmut Sch\u00e4fer, Thomas Bayer, Klaus Kreuzer, Udo Miletzki, Marc-Peter Schambach, Matthias Schulte-Austum, <i>Reading and Learning</i>, vol. 2956, pp. 187, 2004.","links":{"crossRefLink":"https://doi.org/10.1007/978-3-540-24642-8_12"},"title":""},{"order":"24","displayText":"V. Kyyko, \"Matching Based Multistyle License Plate Recognition\", <i>Kibernetika i vy\u010dislitel\u02b9na\u00e2 tehnika</i>, vol. 2020, pp. 5, 2020.","links":{"crossRefLink":"https://doi.org/10.15407/kvt199.01.005"},"title":"Matching Based Multistyle License Plate Recognition"},{"order":"25","displayText":"Hartmut Ernst, Jochen Schmidt, Gerd Beneken, <i>Grundkurs Informatik</i>, pp. 555, 2020.","links":{"crossRefLink":"https://doi.org/10.1007/978-3-658-30331-0_13"},"title":""},{"order":"26","displayText":"Shan Liu, Na Wang, Baojun Gao, Michael Gallivan, \"To be similar or to be different? The effect of hotel managers\u2019 rote response on subsequent reviews\", <i>Tourism Management</i>, vol. 86, pp. 104346, 2021.","links":{"crossRefLink":"https://doi.org/10.1016/j.tourman.2021.104346"},"title":"To be similar or to be different? The effect of hotel managers\u2019 rote response on subsequent reviews"},{"order":"27","displayText":"Ranee Joshi, Kavitha Madaiah, Mark Jessell, Mark Lindsay, Guillaume Pirot, \"&lt;i&gt;dh2loop&lt;/i&gt; 1.0: an open-source Python library for automated processing and classification of geological logs\", <i>Geoscientific Model Development</i>, vol. 14, pp. 6711, 2021.","links":{"crossRefLink":"https://doi.org/10.5194/gmd-14-6711-2021"},"title":"&lt;i&gt;dh2loop&lt;/i&gt; 1.0: an open-source Python library for automated processing and classification of geological logs"},{"order":"28","displayText":"Thomaz Diniz, Everton L.G. Alves, Anderson G.F. Silva, Wilkerson L. Andrade, <i>Proceedings of the XXXIII Brazilian Symposium on Software Engineering</i>, pp. 337, 2019.","links":{},"title":""},{"order":"29","displayText":"Krishnendu Chatterjee, Rasmus Ibsen-Jensen, Rupak Majumdar, <i>Proceedings of the 17th international conference on Hybrid systems: computation and control</i>, pp. 303, 2014.","links":{},"title":""}]},"nonIeeeCitationCount":"29","contentTypeDisplay":"Journals","patentCitationCount":"8","mlTime":"PT0.62878S","lastupdate":"2022-01-25","title":"A Method for the Correction of Garbled Words Based on the Levenshtein Metric","contentType":"periodicals","ieeeCitationCount":"67","publicationNumber":"12"},{"_id":5009270,"paperCitations":{"ieee":[{"order":"1","displayText":"W. Xiaoqing, K. Kinoshita, \"A testable design of logic circuits under highly observable condition\", <i>Computers IEEE Transactions on</i>, vol. 41, no. 5, pp. 654-659, 1992.","links":{"documentLink":"/document/142692","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=142692","pdfSize":"495KB"},"title":"A testable design of logic circuits under highly observable condition"},{"order":"2","displayText":"S.M. Reddy, K.K. Saluja, M.G. Karpovsky, \"A data compression technique for built-in self-test\", <i>Computers IEEE Transactions on</i>, vol. 37, no. 9, pp. 1151-1156, 1988.","links":{"documentLink":"/document/2271","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=2271","pdfSize":"706KB"},"title":"A data compression technique for built-in self-test"},{"order":"3","displayText":"Wen-Ben Jone, Cheng-Juei Wu, \"Multiple fault detection in parity checkers\", <i>Computers IEEE Transactions on</i>, vol. 43, no. 9, pp. 1096-1099, 1994.","links":{"documentLink":"/document/312118","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=312118","pdfSize":"493KB"},"title":"Multiple fault detection in parity checkers"},{"order":"4","displayText":"T. Sasao, \"Easily testable realizations for generalized Reed-Muller expressions\", <i>Computers IEEE Transactions on</i>, vol. 46, no. 6, pp. 709-716, 1997.","links":{"documentLink":"/document/600830","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=600830","pdfSize":"104KB"},"title":"Easily testable realizations for generalized Reed-Muller expressions"},{"order":"5","displayText":"M.D. Ercegovac, T. Lang, \"Fast multiplication without carry-propagate addition\", <i>Computers IEEE Transactions on</i>, vol. 39, no. 11, pp. 1385-1390, 1990.","links":{"documentLink":"/document/61047","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=61047","pdfSize":"546KB"},"title":"Fast multiplication without carry-propagate addition"},{"order":"6","displayText":"A. Chatterjee, J.A. Abraham, \"The testability of generalized counters under multiple faulty cells\", <i>Computers IEEE Transactions on</i>, vol. 39, no. 11, pp. 1378-1385, 1990.","links":{"documentLink":"/document/61053","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=61053","pdfSize":"781KB"},"title":"The testability of generalized counters under multiple faulty cells"},{"order":"7","displayText":"S. Mourad, E.J. McCluskey, \"Testability of parity checkers\", <i>Industrial Electronics IEEE Transactions on</i>, vol. 36, no. 2, pp. 254-262, 1989.","links":{"documentLink":"/document/19077","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=19077","pdfSize":"849KB"},"title":"Testability of parity checkers"},{"order":"8","displayText":"W.-B. Jone, P.H. Madden, \"Multiple fault testing using minimal single fault test set for fanout-free circuits\", <i>Computer-Aided Design of Integrated Circuits and Systems IEEE Transactions on</i>, vol. 12, no. 1, pp. 149-157, 1993.","links":{"documentLink":"/document/184851","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=184851","pdfSize":"921KB"},"title":"Multiple fault testing using minimal single fault test set for fanout-free circuits"},{"order":"9","displayText":"A. Vergis, \"On the multiple-fault testability of generalized counters\", <i>Computer-Aided Design of Integrated Circuits and Systems IEEE Transactions on</i>, vol. 12, no. 6, pp. 905-909, 1993.","links":{"documentLink":"/document/229765","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=229765","pdfSize":"556KB"},"title":"On the multiple-fault testability of generalized counters"},{"order":"10","displayText":"S. Tarnick, \"Controllable self-checking checkers for conditional concurrent checking\", <i>Computer-Aided Design of Integrated Circuits and Systems IEEE Transactions on</i>, vol. 14, no. 5, pp. 547-553, 1995.","links":{"documentLink":"/document/384415","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=384415","pdfSize":"695KB"},"title":"Controllable self-checking checkers for conditional concurrent checking"},{"order":"11","displayText":"M. Gala, D. Ross, K. Watson, B. Vasudevan, P. Utama, \"Built-in self test for C-testable ILA's\", <i>Computer-Aided Design of Integrated Circuits and Systems IEEE Transactions on</i>, vol. 14, no. 11, pp. 1388-1398, 1995.","links":{"documentLink":"/document/469664","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=469664","pdfSize":"1096KB"},"title":"Built-in self test for C-testable ILA's"},{"order":"12","displayText":"D.L. Tao, C.R.P. Hartmann, P.K. Lala, \"A robust test sequence for XOR trees\", <i>Signals Systems and Computers 1989. Twenty-Third Asilomar Conference on</i>, vol. 2, pp. 994-998, 1989.","links":{"documentLink":"/document/1201047","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=1201047","pdfSize":"253KB"},"title":"A robust test sequence for XOR trees"},{"order":"13","displayText":"T. Sasao, \"Easily testable realizations for generalized Reed-Muller expressions\", <i>Test Symposium 1994. Proceedings of the Third Asian</i>, pp. 157-162, 1994.","links":{"documentLink":"/document/367237","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=367237","pdfSize":"527KB"},"title":"Easily testable realizations for generalized Reed-Muller expressions"},{"order":"14","displayText":"S.M. Reddy, I. Pomeranz, R. Jain, \"On codeword testing of two-rail and parity TSC checkers\", <i>Fault-Tolerant Computing 1994. FTCS-24. Digest of Papers. Twenty-Fourth International Symposium on</i>, pp. 116-125, 1994.","links":{"documentLink":"/document/315651","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=315651","pdfSize":"968KB"},"title":"On codeword testing of two-rail and parity TSC checkers"},{"order":"15","displayText":"Chien-Chung Tsai, M. Marek-Sadowska, \"Logic synthesis for testability\", <i>VLSI 1996. Proceedings. Sixth Great Lakes Symposium on</i>, pp. 118-121, 1996.","links":{"documentLink":"/document/497605","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=497605","pdfSize":"488KB"},"title":"Logic synthesis for testability"},{"order":"16","displayText":"C.-J. Wu, W.-B. Jone, \"On multiple fault detection of parity checkers\", <i>Circuits and Systems (ISCAS) 1993 IEEE International Symposium on</i>, pp. 1515-1518 vol.3, 1993.","links":{"documentLink":"/document/394023","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=394023","pdfSize":"395KB"},"title":"On multiple fault detection of parity checkers"},{"order":"17","displayText":"Sharad C. Seth, K. L. Kodandapani, \"Diagnosis of Faults in Linear Tree Networks\", <i>Computers IEEE Transactions on</i>, vol. C-26, no. 1, pp. 29-33, 1977.","links":{"documentLink":"/document/5009270","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=5009270","pdfSize":"1772KB"},"title":"Diagnosis of Faults in Linear Tree Networks"},{"order":"18","displayText":"Kodandapani, Seth, \"On Combinational Networks with Restricted Fan-Out\", <i>Computers IEEE Transactions on</i>, vol. C-27, no. 4, pp. 309-318, 1978.","links":{"documentLink":"/document/1675103","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=1675103","pdfSize":"2438KB"},"title":"On Combinational Networks with Restricted Fan-Out"},{"order":"19","displayText":"Agarwal, Masson, \"Recursive Coverage Projection of Test Sets\", <i>Computers IEEE Transactions on</i>, vol. C-28, no. 11, pp. 865-870, 1979.","links":{"documentLink":"/document/1675268","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=1675268","pdfSize":"1371KB"},"title":"Recursive Coverage Projection of Test Sets"},{"order":"20","displayText":"Agarwal, Masson, \"Generic Fault Characterizations for Table Look-Up Coverage Bounding\", <i>Computers IEEE Transactions on</i>, vol. C-29, no. 4, pp. 288-299, 1980.","links":{"documentLink":"/document/1675567","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=1675567","pdfSize":"3375KB"},"title":"Generic Fault Characterizations for Table Look-Up Coverage Bounding"},{"order":"21","displayText":"Fujiwara, \"On Closedness and Test Complexity of Logic Circuits\", <i>Computers IEEE Transactions on</i>, vol. C-30, no. 8, pp. 556-562, 1981.","links":{"documentLink":"/document/1675840","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=1675840","pdfSize":"3519KB"},"title":"On Closedness and Test Complexity of Logic Circuits"},{"order":"22","displayText":"Fujiwara, Toida, \"The Complexity of Fault Detection Problems for Combinational Logic Circuits\", <i>Computers IEEE Transactions on</i>, vol. C-31, no. 6, pp. 555-560, 1982.","links":{"documentLink":"/document/1676041","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=1676041","pdfSize":"1354KB"},"title":"The Complexity of Fault Detection Problems for Combinational Logic Circuits"},{"order":"23","displayText":"Saluja, Kinoshita, Fujiwara, \"An Easily Testable Design of Programmable Logic Arrays for Multiple Faults\", <i>Computers IEEE Transactions on</i>, vol. C-32, no. 11, pp. 1038-1046, 1983.","links":{"documentLink":"/document/1676154","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=1676154","pdfSize":"2295KB"},"title":"An Easily Testable Design of Programmable Logic Arrays for Multiple Faults"},{"order":"24","displayText":"Wu-Tung Cheng, Patel, \"A Minimum Test Set for Multiple Fault Detection in Ripple Carry Adders\", <i>Computers IEEE Transactions on</i>, vol. C-36, no. 7, pp. 891-895, 1987.","links":{"documentLink":"/document/1676985","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=1676985","pdfSize":"1205KB"},"title":"A Minimum Test Set for Multiple Fault Detection in Ripple Carry Adders"},{"order":"25","displayText":"A. Chatterjee, J.A. Abraham, \"On the C-Testability of Generalized Counters\", <i>Computer-Aided Design of Integrated Circuits and Systems IEEE Transactions on</i>, vol. 6, no. 5, pp. 713-726, 1987.","links":{"documentLink":"/document/1270317","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=1270317","pdfSize":"2065KB"},"title":"On the C-Testability of Generalized Counters"},{"order":"26","displayText":"S. Kundu, S.M. Reddy, \"Robust tests for parity trees\", <i>Test Conference 1988. Proceedings. New Frontiers in Testing International</i>, pp. 680-687, 1988.","links":{"documentLink":"/document/207852","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=207852","pdfSize":"567KB"},"title":"Robust tests for parity trees"},{"order":"27","displayText":"A. Vergis, C. Tobon, \"Testing trees for multiple faults\", <i>VLSI Test Symposium 1996. Proceedings of 14th</i>, pp. 444-449, 1996.","links":{"documentLink":"/document/510891","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=510891","pdfSize":"643KB"},"title":"Testing trees for multiple faults"},{"order":"28","displayText":"S. Devadas, K. Keutzer, S. Malik, \"A synthesis-based test generation and compaction algorithm for multifaults\", <i>Design Automation Conference 1991. 28th ACM/IEEE</i>, pp. 359-365, 1991.","links":{"documentLink":"/document/979742","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=979742","pdfSize":"822KB"},"title":"A synthesis-based test generation and compaction algorithm for multifaults"}],"nonIeee":[{"order":"1","displayText":"F. Lombardi, D. Sciuto, \"Constant testability of combinational cellular tree structures\", <i>Journal of Electronic Testing</i>, vol. 3, pp. 139, 1992.","links":{"crossRefLink":"https://doi.org/10.1007/BF00137251"},"title":"Constant testability of combinational cellular tree structures"},{"order":"2","displayText":"Srinivas Devadas, Kurt Keutzer, Sharad Malik, \"A synthesis-based test generation and compaction algorithm for multifaults\", <i>Journal of Electronic Testing</i>, vol. 4, pp. 91, 1993.","links":{"crossRefLink":"https://doi.org/10.1007/BF00971942"},"title":"A synthesis-based test generation and compaction algorithm for multifaults"},{"order":"3","displayText":"Sandip Kundu, Sudhakar M. Reddy, \"Robust tests for parity trees\", <i>Journal of Electronic Testing</i>, vol. 1, pp. 191, 1990.","links":{"crossRefLink":"https://doi.org/10.1007/BF00938682"},"title":"Robust tests for parity trees"},{"order":"4","displayText":"Hongzhong Wu, G. Hotz, <i>Fundamentals of Computation Theory</i>, vol. 710, pp. 452, 1993.","links":{"crossRefLink":"https://doi.org/10.1007/3-540-57163-9_39"},"title":""},{"order":"5","displayText":"G\u00fcnter Hotz, Hongzhong Wu, <i>Foundations of Computer Science</i>, vol. 1337, pp. 337, 1997.","links":{"crossRefLink":"https://doi.org/10.1007/BFb0052102"},"title":""},{"order":"6","displayText":"Jie Zhang, Maria Felice, Alexander Velichko, Paul Wilcox, <i></i>, vol. 1706, pp. 040003, 2016.","links":{"crossRefLink":"https://doi.org/10.1063/1.4940497"},"title":""}]},"formulaStrippedArticleTitle":"Diagnosis of Faults in Linear Tree Networks","nonIeeeCitationCount":"6","contentTypeDisplay":"Journals","patentCitationCount":"1","mlTime":"PT0.688546S","lastupdate":"2021-10-05","title":"Diagnosis of Faults in Linear Tree Networks","contentType":"periodicals","ieeeCitationCount":"28","publicationNumber":"12"},{"_id":5009272,"paperCitations":{"ieee":[{"order":"1","displayText":"Zhu Quiming, Poh Lay-Kheng, \"A transformation-invariant recursive subdivision method for shape analysis\", <i>Pattern Recognition 1988. 9th International Conference on</i>, pp. 833-835 vol.2, 1988.","links":{"documentLink":"/document/28373","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=28373","pdfSize":"201KB"},"title":"A transformation-invariant recursive subdivision method for shape analysis"},{"order":"2","displayText":"H.A. Al-Mohamad, \"3D shape classification using the R-transform\", <i>Pattern Recognition 1990. Proceedings. 10th International Conference on</i>, vol. i, pp. 749-754 vol.1, 1990.","links":{"documentLink":"/document/118209","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=118209","pdfSize":"485KB"},"title":"3D shape classification using the R-transform"},{"order":"3","displayText":"N. Katzir, M. Lindebaum, M. Porat, \"Planar curve segmentation for recognition of partially occluded shapes\", <i>Pattern Recognition 1990. Proceedings. 10th International Conference on</i>, vol. i, pp. 842-846 vol.1, 1990.","links":{"documentLink":"/document/118227","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=118227","pdfSize":"502KB"},"title":"Planar curve segmentation for recognition of partially occluded shapes"},{"order":"4","displayText":"K.-B. Eom, J. Park, \"Recognition of shapes by statistical modeling of centroidal profile\", <i>Pattern Recognition 1990. Proceedings. 10th International Conference on</i>, vol. i, pp. 860-864 vol.1, 1990.","links":{"documentLink":"/document/118230","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=118230","pdfSize":"437KB"},"title":"Recognition of shapes by statistical modeling of centroidal profile"},{"order":"5","displayText":"L. Jovanovic, \"Learning algorithm based on modified structure of pattern classes\", <i>Pattern Recognition 1992. Vol.I. Conference A: Computer Vision and Applications Proceedings. 11th IAPR International Conference on</i>, pp. 487-490, 1992.","links":{"documentLink":"/document/201606","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=201606","pdfSize":"360KB"},"title":"Learning algorithm based on modified structure of pattern classes"},{"order":"6","displayText":"N. Kita, \"Object locating based on concentric circular description\", <i>Pattern Recognition 1992. Vol.I. Conference A: Computer Vision and Applications Proceedings. 11th IAPR International Conference on</i>, pp. 637-641, 1992.","links":{"documentLink":"/document/201642","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=201642","pdfSize":"419KB"},"title":"Object locating based on concentric circular description"},{"order":"7","displayText":"A. Laurentini, \"The visual hull of solids of revolution\", <i>Pattern Recognition 1992. Vol.I. Conference A: Computer Vision and Applications Proceedings. 11th IAPR International Conference on</i>, pp. 720-724, 1992.","links":{"documentLink":"/document/201662","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=201662","pdfSize":"463KB"},"title":"The visual hull of solids of revolution"},{"order":"8","displayText":"L.J. Buturovic, \"Near-optimal algorithm for dimension reduction\", <i>Pattern Recognition 1992. Vol.II. Conference B: Pattern Recognition Methodology and Systems Proceedings. 11th IAPR International Conference on</i>, pp. 401-404, 1992.","links":{"documentLink":"/document/201802","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=201802","pdfSize":"339KB"},"title":"Near-optimal algorithm for dimension reduction"},{"order":"9","displayText":"P. Pejnovic, L. Buturovic, Z. Stojiljkovic, \"Object recognition by invariants\", <i>Pattern Recognition 1992. Vol.II. Conference B: Pattern Recognition Methodology and Systems Proceedings. 11th IAPR International Conference on</i>, pp. 434-437, 1992.","links":{"documentLink":"/document/201811","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=201811","pdfSize":"297KB"},"title":"Object recognition by invariants"},{"order":"10","displayText":"R.C. Papademetriou, \"Reconstructing with moments\", <i>Pattern Recognition 1992. Vol.III. Conference C: Image Speech and Signal Analysis Proceedings. 11th IAPR International Conference on</i>, pp. 476-480, 1992.","links":{"documentLink":"/document/202028","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=202028","pdfSize":"282KB"},"title":"Reconstructing with moments"},{"order":"11","displayText":"R. Desai, H.D. Cheng, \"Pattern recognition by local radial moments\", <i>Pattern Recognition 1994. Vol. 2 - Conference B: Computer Vision & Image Processing. Proceedings of the 12th IAPR International. Conference on</i>, vol. 2, pp. 168-172 vol.2, 1994.","links":{"documentLink":"/document/576897","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=576897","pdfSize":"400KB"},"title":"Pattern recognition by local radial moments"},{"order":"12","displayText":"A. Vailaya, Yu Zhong, A.K. Jain, \"A hierarchical system for efficient image retrieval\", <i>Pattern Recognition 1996. Proceedings of the 13th International Conference on</i>, vol. 3, pp. 356-360 vol.3, 1996.","links":{"documentLink":"/document/546970","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=546970","pdfSize":"521KB"},"title":"A hierarchical system for efficient image retrieval"},{"order":"13","displayText":"B. Kroepelien, A. Vailaya, A.K. Jain, \"Image databases: a case study in Norwegian silver authentication\", <i>Pattern Recognition 1996. Proceedings of the 13th International Conference on</i>, vol. 3, pp. 370-374 vol.3, 1996.","links":{"documentLink":"/document/546972","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=546972","pdfSize":"641KB"},"title":"Image databases: a case study in Norwegian silver authentication"},{"order":"14","displayText":"R. Pinto-Elias, J.H. Sossa-Azuela, \"Automatic facial feature detection and location\", <i>Pattern Recognition 1998. Proceedings. Fourteenth International Conference on</i>, vol. 2, pp. 1360-1364 vol.2, 1998.","links":{"documentLink":"/document/711954","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=711954","pdfSize":"334KB"},"title":"Automatic facial feature detection and location"},{"order":"15","displayText":"M.R. Naphade, T.S. Huang, \"Semantic video indexing using a probabilistic framework\", <i>Pattern Recognition 2000. Proceedings. 15th International Conference on</i>, vol. 3, pp. 79-84 vol.3, 2000.","links":{"documentLink":"/document/903490","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=903490","pdfSize":"659KB"},"title":"Semantic video indexing using a probabilistic framework"},{"order":"16","displayText":"M.R. Naphade, S. Basu, J.R. Smith, Ching-Yung Lin, B. Tseng, \"A statistical modeling approach to content based video retrieval\", <i>Pattern Recognition 2002. Proceedings. 16th International Conference on</i>, vol. 2, pp. 953-956 vol.2, 2002.","links":{"documentLink":"/document/1048463","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=1048463","pdfSize":"317KB"},"title":"A statistical modeling approach to content based video retrieval"},{"order":"17","displayText":"S.K. Saha, A.K. Das, B. Chanda, \"CBIR using perception based texture and colour measures\", <i>Pattern Recognition 2004. ICPR 2004. Proceedings of the 17th International Conference on</i>, vol. 2, pp. 985-988 Vol.2, 2004.","links":{"documentLink":"/document/1334424","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=1334424","pdfSize":"500KB"},"title":"CBIR using perception based texture and colour measures"},{"order":"18","displayText":"\"\", <i></i>.","links":{"documentLink":"/document/1699487","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=1699487"},"title":""},{"order":"19","displayText":"R. Muralidharan, C. Chandrasekar, \"Combining local and global feature for object recognition using SVM-KNN\", <i>Pattern Recognition Informatics and Medical Engineering (PRIME) 2012 International Conference on</i>, pp. 1-7, 2012.","links":{"documentLink":"/document/6208278","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=6208278","pdfSize":"232KB"},"title":"Combining local and global feature for object recognition using SVM-KNN"},{"order":"20","displayText":"K.-B. Eom, J. Park, \"Shape recognition by using a scale-invariant model\", <i>Systems Integration 1990. Systems Integration '90. Proceedings of the First International Conference on</i>, pp. 236-243, 1990.","links":{"documentLink":"/document/138688","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=138688","pdfSize":"627KB"},"title":"Shape recognition by using a scale-invariant model"},{"order":"21","displayText":"F.Y. Shih, S.-S. Chen, D.C.D. Hung, P.A. Ng, \"A document segmentation classification and recognition system\", <i>Systems Integration 1992. ICSI '92. Proceedings of the Second International Conference on</i>, pp. 258-267, 1992.","links":{"documentLink":"/document/217295","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=217295","pdfSize":"762KB"},"title":"A document segmentation, classification and recognition system"},{"order":"22","displayText":"P. Raveendran, S. Omatu, Poh Sin Chew, \"A new technique to derive invariant features for unequally scaled images\", <i>Systems Man and Cybernetics 1997. Computational Cybernetics and Simulation. 1997 IEEE International Conference on</i>, vol. 4, pp. 3158-3163 vol.4, 1997.","links":{"documentLink":"/document/633080","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=633080","pdfSize":"400KB"},"title":"A new technique to derive invariant features for unequally scaled images"},{"order":"23","displayText":"Geng-Xiang Li, Bo Yang, Mo Dai, \"Multi-scale image description with rotation invariants of Gaussian-Hermite moments\", <i>Wavelet Analysis and Pattern Recognition (ICWAPR) 2011 International Conference on</i>, pp. 12-17, 2011.","links":{"documentLink":"/document/6014462","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=6014462","pdfSize":"1594KB"},"title":"Multi-scale image description with rotation invariants of Gaussian-Hermite moments"},{"order":"24","displayText":"Mhamed Sayyouri, Abdeslam Hmimid, Hassan Qjidaa, \"A fast computation of Hahn moments for binary and gray-scale images\", <i>Complex Systems (ICCS) 2012 International Conference on</i>, pp. 1-6, 2012.","links":{"documentLink":"/document/6458538","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=6458538","pdfSize":"236KB"},"title":"A fast computation of Hahn moments for binary and gray-scale images"},{"order":"25","displayText":"J. Inglada, A. Giros, \"Automatic man-made object recognition in high resolution remote sensing images\", <i>Geoscience and Remote Sensing Symposium 2004. IGARSS '04. Proceedings. 2004 IEEE International</i>, vol. 3, pp. 2011-2013 vol.3, 2004.","links":{"documentLink":"/document/1370743","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=1370743","pdfSize":"229KB"},"title":"Automatic man-made object recognition in high resolution remote sensing images"},{"order":"26","displayText":"Dae-Young Kim, Sung-Il Chien, Hyun Son, \"Multiclass 3-D aircraft identification and orientation estimation using multilayer feedforward neural network\", <i>Neural Networks 1991. 1991 IEEE International Joint Conference on</i>, pp. 758-764 vol.1, 1991.","links":{"documentLink":"/document/170491","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=170491","pdfSize":"233KB"},"title":"Multiclass 3-D aircraft identification and orientation estimation using multilayer feedforward neural network"},{"order":"27","displayText":"L.J. Buturovic, L.T. Citkusev, \"Back propagation and forward propagation\", <i>Neural Networks 1992. IJCNN. International Joint Conference on</i>, vol. 4, pp. 486-491 vol.4, 1992.","links":{"documentLink":"/document/227297","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=227297","pdfSize":"285KB"},"title":"Back propagation and forward propagation"},{"order":"28","displayText":"P. Raveendran, S. Omatu, Poh Sin Chew, \"Derivation of invariant features using scale factors from a neural network\", <i>Neural Networks Proceedings 1998. IEEE World Congress on Computational Intelligence. The 1998 IEEE International Joint Conference on</i>, vol. 2, pp. 891-896 vol.2, 1998.","links":{"documentLink":"/document/685886","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=685886","pdfSize":"447KB"},"title":"Derivation of invariant features using scale factors from a neural network"},{"order":"29","displayText":"C.A. Nicolaou, A.L. Egbert, R.C. Lacher, S.I. Bassett, \"Human shape recognition using the method of moments and artificial neural networks\", <i>Neural Networks 1999. IJCNN '99. International Joint Conference on</i>, vol. 5, pp. 3147-3151 vol.5, 1999.","links":{"documentLink":"/document/836155","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=836155","pdfSize":"360KB"},"title":"Human shape recognition using the method of moments and artificial neural networks"},{"order":"30","displayText":"Gang Xu, Xu Meng, \"Detection and recognition on parameters of object\u2019s internal structure\", <i>Neural Networks 2008. IJCNN 2008. (IEEE World Congress on Computational Intelligence). IEEE International Joint Conference on</i>, pp. 543-547, 2008.","links":{"documentLink":"/document/4633846","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=4633846","pdfSize":"380KB"},"title":"Detection and recognition on parameters of object\u2019s internal structure"}],"nonIeee":[{"order":"1","displayText":"Firooz A. Sadjadi, Abhijit Mahalanobis, Jeremy Straub, <i>Automatic Target Recognition XXIV</i>, vol. 9090, pp. 909005, 2014.","links":{"crossRefLink":"https://doi.org/10.1117/12.2050172"},"title":""},{"order":"2","displayText":"K. Roopa, T. V. Rama Murthy, P. Cyril Prasanna Raj, \"Neural Network Classifier for Fighter Aircraft Model Recognition\", <i>Journal of Intelligent Systems</i>, vol. 0, 2017.","links":{"crossRefLink":"https://doi.org/10.1515/jisys-2016-0087"},"title":"Neural Network Classifier for Fighter Aircraft Model Recognition"},{"order":"3","displayText":"Honglan Huang, Jincai Huang, Yanghe Feng, Zhong Liu, Tao Wang, Li Chen, Yuzhen Zhou, \"Aircraft Type Recognition Based on Target Track\", <i>Journal of Physics: Conference Series</i>, vol. 1061, pp. 012015, 2018.","links":{"crossRefLink":"https://doi.org/10.1088/1742-6596/1061/1/012015"},"title":"Aircraft Type Recognition Based on Target Track"},{"order":"4","displayText":"Jianwei Yang, Liang Zhang, Yuan Yan Tang, \"Mellin polar coordinate moment and its affine invariance\", <i>Pattern Recognition</i>, vol. 85, pp. 37, 2019.","links":{"crossRefLink":"https://doi.org/10.1016/j.patcog.2018.07.036"},"title":"Mellin polar coordinate moment and its affine invariance"},{"order":"5","displayText":"Ali A. Al-Temeemy, Joseph W. Spencer, \"Laser radar invariant spatial chromatic image descriptor\", <i>Optical Engineering</i>, vol. 53, pp. 123109, 2014.","links":{"crossRefLink":"https://doi.org/10.1117/1.OE.53.12.123109"},"title":"Laser radar invariant spatial chromatic image descriptor"},{"order":"6","displayText":"Xu Feng Zhu, Cai Wen Ma, \"A Review of 3D Aircraft Image Recognition Methods\", <i>Advanced Materials Research</i>, vol. 433-440, pp. 2794, 2012.","links":{"crossRefLink":"https://doi.org/10.4028/www.scientific.net/AMR.433-440.2794"},"title":"A Review of 3D Aircraft Image Recognition Methods"},{"order":"7","displayText":"Jakir Hossen, Eddie L. Jacobs, Srikant Chari, \"Real-time classification of humans versus animals using profiling sensors and hidden Markov tree model\", <i>Optical Engineering</i>, vol. 54, pp. 073102, 2015.","links":{"crossRefLink":"https://doi.org/10.1117/1.OE.54.7.073102"},"title":"Real-time classification of humans versus animals using profiling sensors and hidden Markov tree model"},{"order":"8","displayText":"Cui Rui, Ji Fei Pan, Li Min Gi Chen, Jing Zhu, \"A New Evaluation Method of Jamming Effect on ISAR\", <i>Applied Mechanics and Materials</i>, vol. 380-384, pp. 4132, 2013.","links":{"crossRefLink":"https://doi.org/10.4028/www.scientific.net/AMM.380-384.4132"},"title":"A New Evaluation Method of Jamming Effect on ISAR"},{"order":"9","displayText":"Jin Liu, Tianxu Zhang, \"Recognition of the blurred image by complex moment invariants\", <i>Pattern Recognition Letters</i>, vol. 26, pp. 1128, 2005.","links":{"crossRefLink":"https://doi.org/10.1016/j.patrec.2004.10.007"},"title":"Recognition of the blurred image by complex moment invariants"},{"order":"10","displayText":"V. Anastassopoulos, A. N. Venetsanopoulos, \"The classification properties of the pecstrum and its use for pattern identification\", <i>Circuits, Systems, and Signal Processing</i>, vol. 10, pp. 293, 1991.","links":{"crossRefLink":"https://doi.org/10.1007/BF01187548"},"title":"The classification properties of the pecstrum and its use for pattern identification"},{"order":"11","displayText":"A. Abo-Zaid, O. R. Hinton, E. Horne, <i>Pattern Recognition</i>, vol. 301, pp. 399, 1988.","links":{"crossRefLink":"https://doi.org/10.1007/3-540-19036-8_40"},"title":""},{"order":"12","displayText":"Kazuki Ito, Masanori Hamamoto, Joarder Kamruzzaman, Yukio Kumagai, <i>New Trends in Neural Computation</i>, vol. 686, pp. 237, 1993.","links":{"crossRefLink":"https://doi.org/10.1007/3-540-56798-4_153"},"title":""},{"order":"13","displayText":"J. K. Aggarwal, Shishir Shah, <i>Image Analysis and Processing</i>, vol. 1310, pp. 343, 1997.","links":{"crossRefLink":"https://doi.org/10.1007/3-540-63507-6_220"},"title":""},{"order":"14","displayText":"Simon X. Liao, Miroslaw Pawlak, <i>Information Theory and Applications II</i>, vol. 1133, pp. 296, 1996.","links":{"crossRefLink":"https://doi.org/10.1007/BFb0025151"},"title":""},{"order":"15","displayText":"Ronen Basri, David Jacobs, <i>Applied Computational Geometry Towards Geometric Engineering</i>, vol. 1148, pp. 133, 1996.","links":{"crossRefLink":"https://doi.org/10.1007/BFb0014491"},"title":""},{"order":"16","displayText":"C. Rodriguez, J. Muguerza, M. Navarro, A. Z\u00e1rate, J. I. Mar'in, J. M. P\u00e9rez, <i>Advances in Pattern Recognition</i>, vol. 1451, pp. 937, 1998.","links":{"crossRefLink":"https://doi.org/10.1007/BFb0033322"},"title":""},{"order":"17","displayText":"Daniel Heesch, Stefan R\u00fcger, <i>Advances in Information Retrieval</i>, vol. 2291, pp. 41, 2002.","links":{"crossRefLink":"https://doi.org/10.1007/3-540-45886-7_3"},"title":""},{"order":"18","displayText":"S\u00e9bastien Adam, Jean-Marc Ogier, Claude Cariou, Jo\u00ebl Gardes, R\u00e9my Mullot, Yves Lecourtier, <i>Graphics Recognition Recent Advances</i>, vol. 1941, pp. 238, 2000.","links":{"crossRefLink":"https://doi.org/10.1007/3-540-40953-X_20"},"title":""},{"order":"19","displayText":"R. Pinto-El\u00edas, J. H. Sossa-Azuela, <i>Progress in Artificial Intelligence \u2014 IBERAMIA 98</i>, vol. 1484, pp. 293, 1998.","links":{"crossRefLink":"https://doi.org/10.1007/3-540-49795-1_26"},"title":""},{"order":"20","displayText":"Stavros Paschalakis, Peter Lee, <i>Advances in Pattern Recognition</i>, vol. 1876, pp. 532, 2000.","links":{"crossRefLink":"https://doi.org/10.1007/3-540-44522-6_55"},"title":""},{"order":"21","displayText":"S\u00e9bastien Adam, Jean Marc. Ogier, Claude Cariou, R\u00e9my Mullot, Jo\u00ebl Gardes, Jacques Labiche, <i>Advances in Pattern Recognition</i>, vol. 1876, pp. 472, 2000.","links":{"crossRefLink":"https://doi.org/10.1007/3-540-44522-6_49"},"title":""},{"order":"22","displayText":"K.L. Lau, W.C. Siu, N.F. Law, <i>Advances in Multimedia Information Processing \u2014 PCM 2002</i>, vol. 2532, pp. 783, 2002.","links":{"crossRefLink":"https://doi.org/10.1007/3-540-36228-2_97"},"title":""},{"order":"23","displayText":"Stuart P. Prismall, Mark S. Nixon, John N. Carter, <i>Audio- and Video-Based Biometric Person Authentication</i>, vol. 2688, pp. 725, 2003.","links":{"crossRefLink":"https://doi.org/10.1007/3-540-44887-X_84"},"title":""},{"order":"24","displayText":"Zhiyong Wang, Zheru Chi, Dagan Feng, Qing Wang, <i>Advances in Visual Information Systems</i>, vol. 1929, pp. 477, 2000.","links":{"crossRefLink":"https://doi.org/10.1007/3-540-40053-2_42"},"title":""},{"order":"25","displayText":"S. Priyanka, M. S. Sudhakar, \"An effective image retrieval framework in invariant feature space merging GeoSOM with modified inverted indexing\", <i>Multimedia Tools and Applications</i>, 2019.","links":{"crossRefLink":"https://doi.org/10.1007/s11042-019-7355-4"},"title":"An effective image retrieval framework in invariant feature space merging GeoSOM with modified inverted indexing"},{"order":"26","displayText":"Farzin Mokhtarian, Sadegh Abbasi, <i>Visual Information and Information Systems</i>, vol. 1614, pp. 566, 1999.","links":{"crossRefLink":"https://doi.org/10.1007/3-540-48762-X_70"},"title":""},{"order":"27","displayText":"D. G. Fern\u00e1ndez-Pacheco, N. Aleixos, J. Conesa, M. Contero, <i>7th International Conference on Practical Applications of Agents and Multi-Agent Systems (PAAMS 2009)</i>, vol. 55, pp. 510, 2009.","links":{"crossRefLink":"https://doi.org/10.1007/978-3-642-00487-2_54"},"title":""},{"order":"28","displayText":"Muhammad Sarfraz, Ali Taleb Ali Al-Awami, <i>Applications of Soft Computing</i>, vol. 58, pp. 499, 2009.","links":{"crossRefLink":"https://doi.org/10.1007/978-3-540-89619-7_49"},"title":""},{"order":"29","displayText":"Laura Keyes, Adam Winstanley, <i>Graphics Recognition. Recent Advances and Perspectives</i>, vol. 3088, pp. 256, 2004.","links":{"crossRefLink":"https://doi.org/10.1007/978-3-540-25977-0_24"},"title":""},{"order":"30","displayText":"Andrea Cerri, Daniela Giorgi, Pablo Mus\u00e9, Fr\u00e9d\u00e9ric Sur, Federico Tomassini, <i>Image Analysis and Recognition</i>, vol. 4142, pp. 410, 2006.","links":{"crossRefLink":"https://doi.org/10.1007/11867661_37"},"title":""}]},"formulaStrippedArticleTitle":"Aircraft Identification by Moment Invariants","nonIeeeCitationCount":"76","contentTypeDisplay":"Journals","patentCitationCount":"1","mlTime":"PT1.153515S","lastupdate":"2021-10-05","title":"Aircraft Identification by Moment Invariants","contentType":"periodicals","ieeeCitationCount":"222","publicationNumber":"12"},{"_id":5009279,"formulaStrippedArticleTitle":"A New Random-Error-Correction Code","paperCitations":{"ieee":[{"order":"1","displayText":"M. Matsumoto, G.R. Cooper, \"Multiple narrow-band interferers in an FH-DPSK spread-spectrum communication system\", <i>Vehicular Technology IEEE Transactions on</i>, vol. 30, no. 1, pp. 37-42, 1981.","links":{"documentLink":"/document/1622877","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=1622877","pdfSize":"400KB"},"title":"Multiple narrow-band interferers in an FH-DPSK spread-spectrum communication system"}]},"nonIeeeCitationCount":"0","contentTypeDisplay":"Journals","patentCitationCount":"0","mlTime":"PT0.039544S","lastupdate":"2021-10-02","title":"A New Random-Error-Correction Code","contentType":"periodicals","ieeeCitationCount":"1","publicationNumber":"12"},{"_id":5009294,"paperCitations":{"ieee":[{"order":"1","displayText":"M. Jeng, H.J. Siegel, \"Design and analysis of dynamic redundancy networks\", <i>Computers IEEE Transactions on</i>, vol. 37, no. 9, pp. 1019-1029, 1988.","links":{"documentLink":"/document/2253","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=2253","pdfSize":"1129KB"},"title":"Design and analysis of dynamic redundancy networks"},{"order":"2","displayText":"M.A. Nichols, H.J. Siegel, H.G. Dietz, \"Data management and control-flow aspects of an SIMD/SPMD parallel language/compiler\", <i>Parallel and Distributed Systems IEEE Transactions on</i>, vol. 4, no. 2, pp. 222-234, 1993.","links":{"documentLink":"/document/207596","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=207596","pdfSize":"1438KB"},"title":"Data management and control-flow aspects of an SIMD/SPMD parallel language/compiler"},{"order":"3","displayText":"D. Nassimi, \"Parallel algorithms for the classes of +or-2/sup b/ DESCEND and ASCEND computations on a SIMD hypercube\", <i>Parallel and Distributed Systems IEEE Transactions on</i>, vol. 4, no. 12, pp. 1372-1381, 1993.","links":{"documentLink":"/document/250118","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=250118","pdfSize":"989KB"},"title":"Parallel algorithms for the classes of +or-2/sup b/ DESCEND and ASCEND computations on a SIMD hypercube"},{"order":"4","displayText":"I. Gertner, M. Rofheart, \"A parallel algorithm for 2-D DFT computation with no interprocessor communication\", <i>Parallel and Distributed Systems IEEE Transactions on</i>, vol. 1, no. 3, pp. 377-382, 1990.","links":{"documentLink":"/document/80164","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=80164","pdfSize":"511KB"},"title":"A parallel algorithm for 2-D DFT computation with no interprocessor communication"},{"order":"5","displayText":"I.D. Scherson, \"Orthogonal graphs for the construction of a class of interconnection networks\", <i>Parallel and Distributed Systems IEEE Transactions on</i>, vol. 2, no. 1, pp. 3-19, 1991.","links":{"documentLink":"/document/80185","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=80185","pdfSize":"999KB"},"title":"Orthogonal graphs for the construction of a class of interconnection networks"},{"order":"6","displayText":"M.A. Nichols, H.J. Siegel, H.G. Dietz, R.W. Quong, W.G. Nation, \"Eliminating memory for fragmentation within partitionable SIMD/SPMD machines\", <i>Parallel and Distributed Systems IEEE Transactions on</i>, vol. 2, no. 3, pp. 290-303, 1991.","links":{"documentLink":"/document/86105","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=86105","pdfSize":"1285KB"},"title":"Eliminating memory for fragmentation within partitionable SIMD/SPMD machines"},{"order":"7","displayText":"Wei Kuang Lai, \"Performing permutations on interconnection networks by regularly changing switch states\", <i>Parallel and Distributed Systems IEEE Transactions on</i>, vol. 11, no. 8, pp. 829-837, 2000.","links":{"documentLink":"/document/877940","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=877940","pdfSize":"243KB"},"title":"Performing permutations on interconnection networks by regularly changing switch states"},{"order":"8","displayText":"H.J. Siegel, R.J. McMillen, \"The Multistage Cube: A Versatile Interconnection Network\", <i>Computer</i>, vol. 14, no. 12, pp. 65-76, 1981.","links":{"documentLink":"/document/1667205","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=1667205","pdfSize":"13934KB"},"title":"The Multistage Cube: A Versatile Interconnection Network"},{"order":"9","displayText":"H.J. Siegel, R.J. McMillen, \"Using the Augmented Data Manipulator Network in PASM\", <i>Computer</i>, vol. 14, no. 2, pp. 25-33, 1981.","links":{"documentLink":"/document/1667237","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=1667237","pdfSize":"9856KB"},"title":"Using the Augmented Data Manipulator Network in PASM"},{"order":"10","displayText":"T. Agerwala, B. Lint, \"Communication issues in parallel algorithms and systems\", <i>Computer Software and Applications Conference 1978. COMPSAC '78. The IEEE Computer Society's Second International</i>, pp. 583-588, 1978.","links":{"documentLink":"/document/810488","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=810488","pdfSize":"636KB"},"title":"Communication issues in parallel algorithms and systems"},{"order":"11","displayText":"M. Jeng, H.J. Siegel, \"Dynamic partitioning in a class of parallel systems\", <i>Distributed Computing Systems 1988. 8th International Conference on</i>, pp. 33-40, 1988.","links":{"documentLink":"/document/12497","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=12497","pdfSize":"681KB"},"title":"Dynamic partitioning in a class of parallel systems"},{"order":"12","displayText":"M.D. Rice, S.B. Seidman, P.Y. Wang, \"A formal model for SIMD computation\", <i>Frontiers of Massively Parallel Computation 1988. Proceedings. 2nd Symposium on the Frontiers of</i>, pp. 601-607, 1988.","links":{"documentLink":"/document/47503","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=47503","pdfSize":"542KB"},"title":"A formal model for SIMD computation"},{"order":"13","displayText":"B.D. Alleyne, D.A. Kramer, I.D. Scherson, \"A bit-parallel word-parallel massively parallel associative processor for scientific computing\", <i>Frontiers of Massively Parallel Computation 1990. Proceedings. 3rd Symposium on the</i>, pp. 176-185, 1990.","links":{"documentLink":"/document/89457","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=89457","pdfSize":"798KB"},"title":"A bit-parallel, word-parallel, massively parallel associative processor for scientific computing"},{"order":"14","displayText":"W.G. Nation, S.A. Fineberg, M.D. Allemang, T. Schwederski, T.L. Casavant, H.J. Siegel, \"Efficient masking techniques for large-scale SIMD architectures\", <i>Frontiers of Massively Parallel Computation 1990. Proceedings. 3rd Symposium on the</i>, pp. 259-264, 1990.","links":{"documentLink":"/document/89469","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=89469","pdfSize":"512KB"},"title":"Efficient masking techniques for large-scale SIMD architectures"},{"order":"15","displayText":"M.A. Nichols, H.J. Siegel, H.G. Dietz, \"Data management and control-flow constructs in a SIMD/SPMD parallel language/compiler\", <i>Frontiers of Massively Parallel Computation 1990. Proceedings. 3rd Symposium on the</i>, pp. 397-406, 1990.","links":{"documentLink":"/document/89490","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=89490","pdfSize":"730KB"},"title":"Data management and control-flow constructs in a SIMD/SPMD parallel language/compiler"},{"order":"16","displayText":"L.F. Wisniewski, T.H. Cormen, T. Sundquist, \"Performing BMMC permutations in two passes through the expanded delta network and MasPar MP-2\", <i>Frontiers of Massively Parallel Computing 1996. Proceedings Frontiers '96. Sixth Symposium on the</i>, pp. 282-289, 1996.","links":{"documentLink":"/document/558101","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=558101","pdfSize":"950KB"},"title":"Performing BMMC permutations in two passes through the expanded delta network and MasPar MP-2"},{"order":"17","displayText":"D. Nassimi, Y.-D. Tsai, \"Efficient implementations of a class of +or-2/sup b/ parallel computations on a SIMD hypercube\", <i>Parallel Processing Symposium 1991. Proceedings. Fifth International</i>, pp. 2-9, 1991.","links":{"documentLink":"/document/153749","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=153749","pdfSize":"470KB"},"title":"Efficient implementations of a class of +or-2/sup b/ parallel computations on a SIMD hypercube"},{"order":"18","displayText":"W.W. Kirkman, D. Quammen, \"Packed exponential connections-a hierarchy of 2-D meshes\", <i>Parallel Processing Symposium 1991. Proceedings. Fifth International</i>, pp. 464-470, 1991.","links":{"documentLink":"/document/153820","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=153820","pdfSize":"508KB"},"title":"Packed exponential connections-a hierarchy of 2-D meshes"},{"order":"19","displayText":"R. Hoebelheinrich, R. Thomsen, \"Multiple crossbar network-a switched high speed local network\", <i>Local Computer Networks 1989. Proceedings 14th Conference on</i>, pp. 285-292, 1989.","links":{"documentLink":"/document/65273","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=65273","pdfSize":"682KB"},"title":"Multiple crossbar network-a switched high speed local network"},{"order":"20","displayText":"Masson, Gingher, Nakamura, \"A Sampler of Circuit Switching Networks\", <i>Computer</i>, vol. 12, no. 6, pp. 32-48, 1979.","links":{"documentLink":"/document/1658777","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=1658777","pdfSize":"20800KB"},"title":"A Sampler of Circuit Switching Networks"},{"order":"21","displayText":"Siegel, \"Interconnection Networks for SIMD Machines\", <i>Computer</i>, vol. 12, no. 6, pp. 57-65, 1979.","links":{"documentLink":"/document/1658780","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=1658780","pdfSize":"11089KB"},"title":"Interconnection Networks for SIMD Machines"},{"order":"22","displayText":"P. Civera, G. Conte, D. Del Corso, F. Gregoretti, E. Pasero, \"The \u03bc Project: An Experience with a Multimicroprocessor System\", <i>Micro IEEE</i>, vol. 2, no. 2, pp. 38-50, 1982.","links":{"documentLink":"/document/4070776","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=4070776","pdfSize":"12724KB"},"title":"The \u03bc Project: An Experience with a Multimicroprocessor System"},{"order":"23","displayText":"Thompson, \"Generalized Connection Networks for Parallel Processor Intercommunication\", <i>Computers IEEE Transactions on</i>, vol. C-27, no. 12, pp. 1119-1125, 1978.","links":{"documentLink":"/document/1675014","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=1675014","pdfSize":"2726KB"},"title":"Generalized Connection Networks for Parallel Processor Intercommunication"},{"order":"24","displayText":"Siegel, \"A Model of SIMD Machines and a Comparison of Various Interconnection Networks\", <i>Computers IEEE Transactions on</i>, vol. C-28, no. 12, pp. 907-917, 1979.","links":{"documentLink":"/document/1675280","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=1675280","pdfSize":"3257KB"},"title":"A Model of SIMD Machines and a Comparison of Various Interconnection Networks"},{"order":"25","displayText":"Parker, \"Notes on Shuffle/Exchange-Type Switching Networks\", <i>Computers IEEE Transactions on</i>, vol. C-29, no. 3, pp. 213-222, 1980.","links":{"documentLink":"/document/1675553","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=1675553","pdfSize":"2707KB"},"title":"Notes on Shuffle/Exchange-Type Switching Networks"},{"order":"26","displayText":"Chuan-Lin Wu, Tse-Yun Feng, \"On a Class of Multistage Interconnection Networks\", <i>Computers IEEE Transactions on</i>, vol. C-29, no. 8, pp. 694-702, 1980.","links":{"documentLink":"/document/1675651","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=1675651","pdfSize":"4132KB"},"title":"On a Class of Multistage Interconnection Networks"},{"order":"27","displayText":"Pradhan, Kodandapani, \"A Uniform Representation of Single-and Multistage Interconnection Networks Used in SIMD Machines\", <i>Computers IEEE Transactions on</i>, vol. C-29, no. 9, pp. 777-791, 1980.","links":{"documentLink":"/document/1675677","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=1675677","pdfSize":"3471KB"},"title":"A Uniform Representation of Single-and Multistage Interconnection Networks Used in SIMD Machines"},{"order":"28","displayText":"Siegel, \"The Theory Underlying the Partitioning of Permutation Networks\", <i>Computers IEEE Transactions on</i>, vol. C-29, no. 9, pp. 791-801, 1980.","links":{"documentLink":"/document/1675678","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=1675678","pdfSize":"10297KB"},"title":"The Theory Underlying the Partitioning of Permutation Networks"},{"order":"29","displayText":"Chuan-Lin Wu, Tse-Yun Feng, \"The Reverse-Exchange Interconnection Network\", <i>Computers IEEE Transactions on</i>, vol. C-29, no. 9, pp. 801-811, 1980.","links":{"documentLink":"/document/1675679","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=1675679","pdfSize":"2173KB"},"title":"The Reverse-Exchange Interconnection Network"},{"order":"30","displayText":"Goodman, Sequin, \"Hypertree: A Multiprocessor Interconnection Topology\", <i>Computers IEEE Transactions on</i>, vol. C-30, no. 12, pp. 923-933, 1981.","links":{"documentLink":"/document/1675731","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=1675731","pdfSize":"3241KB"},"title":"Hypertree: A Multiprocessor Interconnection Topology"}],"nonIeee":[{"order":"1","displayText":"Jacques Lenfant, Serge Tah\ufffd, \"Permuting data with the Omega network\", <i>Acta Informatica</i>, vol. 21, pp. 629, 1985.","links":{"crossRefLink":"https://doi.org/10.1007/BF00289714"},"title":"Permuting data with the Omega network"},{"order":"2","displayText":"Howard Jay Siegel, William Tsun-yuk Hsu, Menkae Jeng, Wayne G. Nation, <i>Parallel Computing in Science and Engineering</i>, vol. 295, pp. 35, 1988.","links":{"crossRefLink":"https://doi.org/10.1007/3-540-18923-8_14"},"title":""},{"order":"3","displayText":"Jahng S. Park, Nathaniel J. Davis, <i>Networking \u2014 ICN 2001</i>, vol. 2094, pp. 370, 2001.","links":{"crossRefLink":"https://doi.org/10.1007/3-540-47734-9_37"},"title":""},{"order":"4","displayText":"Hermann Mierendorff, <i>Architektur und Betrieb von Rechensystemen</i>, vol. 78, pp. 37, 1984.","links":{"crossRefLink":"https://doi.org/10.1007/978-3-642-69394-6_3"},"title":""},{"order":"5","displayText":"Howard Jay Siegel, <i>Computer Architectures for Spatially Distributed Data</i>, pp. 95, 1985.","links":{"crossRefLink":"https://doi.org/10.1007/978-3-642-82150-9_6"},"title":""},{"order":"6","displayText":"Darwen Rau, Jose A. B. Fortes, <i>Concurrent Computations</i>, pp. 541, 1988.","links":{"crossRefLink":"https://doi.org/10.1007/978-1-4684-5511-3_27"},"title":""},{"order":"7","displayText":"H. Scott Hinton, J. R. Erickson, T. J. Cloonan, F. A. P. Tooley, F. B. McCormick, A. L. Lentine, <i>An Introduction to Photonic Switching Fabrics</i>, pp. 333, 1993.","links":{"crossRefLink":"https://doi.org/10.1007/978-1-4757-9171-6_6"},"title":""},{"order":"8","displayText":"David Nassimi, Sartaj Sahni, \"An optimal routing algorithm for mesh-connected Parallel computers\", <i>Journal of the ACM (JACM)</i>, vol. 27, pp. 6, 1980.","links":{"documentLink":"/document/5821255","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=5821255"},"title":"An optimal routing algorithm for mesh-connected Parallel computers"},{"order":"9","displayText":"George Broomell, J. Robert Heath, \"Classification Categories and Historical Development of Circuit Switching Topologies\", <i>ACM Computing Surveys (CSUR)</i>, vol. 15, pp. 95, 1983.","links":{"documentLink":"/document/5815615","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=5815615"},"title":"Classification Categories and Historical Development of Circuit Switching Topologies"},{"order":"10","displayText":"Howard Jay Siegel, \"The universality of various types of SIMD machine interconnection networks\", <i>ACM SIGARCH Computer Architecture News</i>, vol. 5, pp. 70, 1977.","links":{"documentLink":"/document/5807469","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=5807469"},"title":"The universality of various types of SIMD machine interconnection networks"}]},"formulaStrippedArticleTitle":"Analysis Techniques for SIMD Machine Interconnection Networks and the Effects of Processor Address Masks","nonIeeeCitationCount":"10","contentTypeDisplay":"Journals","patentCitationCount":"3","mlTime":"PT1.152402S","lastupdate":"2021-09-10","title":"Analysis Techniques for SIMD Machine Interconnection Networks and the Effects of Processor Address Masks","contentType":"periodicals","ieeeCitationCount":"48","publicationNumber":"12"},{"_id":5009297,"paperCitations":{"ieee":[{"order":"1","displayText":"D.-L. Lee, \"Architecture of an array processor using a nonlinear skewing scheme\", <i>Computers IEEE Transactions on</i>, vol. 41, no. 4, pp. 499-505, 1992.","links":{"documentLink":"/document/135554","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=135554","pdfSize":"681KB"},"title":"Architecture of an array processor using a nonlinear skewing scheme"},{"order":"2","displayText":"D.T. Harper, \"A multiaccess frame buffer architecture\", <i>Computers IEEE Transactions on</i>, vol. 43, no. 5, pp. 618-622, 1994.","links":{"documentLink":"/document/280810","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=280810","pdfSize":"564KB"},"title":"A multiaccess frame buffer architecture"},{"order":"3","displayText":"M.A. Al-Mouhamed, S.S. Seiden, \"Minimization of memory and network contention for accessing arbitrary data patterns in SIMD systems\", <i>Computers IEEE Transactions on</i>, vol. 45, no. 6, pp. 757-762, 1996.","links":{"documentLink":"/document/506432","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=506432","pdfSize":"659KB"},"title":"Minimization of memory and network contention for accessing arbitrary data patterns in SIMD systems"},{"order":"4","displayText":"D.T. Harper, D.A. Linebarger, \"Conflict-free vector access using a dynamic storage scheme\", <i>Computers IEEE Transactions on</i>, vol. 40, no. 3, pp. 276-283, 1991.","links":{"documentLink":"/document/76404","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=76404","pdfSize":"699KB"},"title":"Conflict-free vector access using a dynamic storage scheme"},{"order":"5","displayText":"X. Li, \"Parallel algorithms for hierarchical clustering and cluster validity\", <i>Pattern Analysis and Machine Intelligence IEEE Transactions on</i>, vol. 12, no. 11, pp. 1088-1092, 1990.","links":{"documentLink":"/document/61708","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=61708","pdfSize":"598KB"},"title":"Parallel algorithms for hierarchical clustering and cluster validity"},{"order":"6","displayText":"J.L. Potter, W.C. Meilander, \"Array processor supercomputers\", <i>Proceedings of the IEEE</i>, vol. 77, no. 12, pp. 1896-1914, 1989.","links":{"documentLink":"/document/48831","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=48831","pdfSize":"1784KB"},"title":"Array processor supercomputers"},{"order":"7","displayText":"H.J. Siegel, W.G. Nation, C.P. Kruskal, L.M. Napolitano, \"Using the multistage cube network topology in parallel supercomputers\", <i>Proceedings of the IEEE</i>, vol. 77, no. 12, pp. 1932-1953, 1989.","links":{"documentLink":"/document/48833","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=48833","pdfSize":"2442KB"},"title":"Using the multistage cube network topology in parallel supercomputers"},{"order":"8","displayText":"K. Kim, V.K. Prasanna, \"Latin squares for parallel array access\", <i>Parallel and Distributed Systems IEEE Transactions on</i>, vol. 4, no. 4, pp. 361-370, 1993.","links":{"documentLink":"/document/219753","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=219753","pdfSize":"987KB"},"title":"Latin squares for parallel array access"},{"order":"9","displayText":"Chunming Qiao, R. Melhem, \"Reconfiguration with time division multiplexed MIN's for multiprocessor communications\", <i>Parallel and Distributed Systems IEEE Transactions on</i>, vol. 5, no. 4, pp. 337-352, 1994.","links":{"documentLink":"/document/273043","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=273043","pdfSize":"1626KB"},"title":"Reconfiguration with time division multiplexed MIN's for multiprocessor communications"},{"order":"10","displayText":"A. Deb, \"Multiskewing-a novel technique for optimal parallel memory access\", <i>Parallel and Distributed Systems IEEE Transactions on</i>, vol. 7, no. 6, pp. 595-604, 1996.","links":{"documentLink":"/document/506698","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=506698","pdfSize":"1003KB"},"title":"Multiskewing-a novel technique for optimal parallel memory access"},{"order":"11","displayText":"M.A. Al-Mouhamed, S.S. Seiden, \"A heuristic storage for minimizing access time of arbitrary data patterns\", <i>Parallel and Distributed Systems IEEE Transactions on</i>, vol. 8, no. 4, pp. 441-447, 1997.","links":{"documentLink":"/document/588625","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=588625","pdfSize":"837KB"},"title":"A heuristic storage for minimizing access time of arbitrary data patterns"},{"order":"12","displayText":"I.D. Scherson, \"Orthogonal graphs for the construction of a class of interconnection networks\", <i>Parallel and Distributed Systems IEEE Transactions on</i>, vol. 2, no. 1, pp. 3-19, 1991.","links":{"documentLink":"/document/80185","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=80185","pdfSize":"999KB"},"title":"Orthogonal graphs for the construction of a class of interconnection networks"},{"order":"13","displayText":"D.T. Harper, \"Block multistride vector and FFT accesses in parallel memory systems\", <i>Parallel and Distributed Systems IEEE Transactions on</i>, vol. 2, no. 1, pp. 43-51, 1991.","links":{"documentLink":"/document/80188","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=80188","pdfSize":"831KB"},"title":"Block, multistride vector, and FFT accesses in parallel memory systems"},{"order":"14","displayText":"A. Gupta, M.L. Soffa, \"Compile-time techniques for improving scalar access performance in parallel memories\", <i>Parallel and Distributed Systems IEEE Transactions on</i>, vol. 2, no. 2, pp. 138-148, 1991.","links":{"documentLink":"/document/89060","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=89060","pdfSize":"954KB"},"title":"Compile-time techniques for improving scalar access performance in parallel memories"},{"order":"15","displayText":"S.I. Kartashev, S.P. Kartashev, \"Dynamic Architectures: Problems and Solutions\", <i>Computer</i>, vol. 11, no. 7, pp. 26-40, 1978.","links":{"documentLink":"/document/1647037","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=1647037","pdfSize":"8421KB"},"title":"Dynamic Architectures: Problems and Solutions"},{"order":"16","displayText":"Tse-yun Feng, \"A Survey of Interconnection Networks\", <i>Computer</i>, vol. 14, no. 12, pp. 12-27, 1981.","links":{"documentLink":"/document/1667197","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=1667197","pdfSize":"20628KB"},"title":"A Survey of Interconnection Networks"},{"order":"17","displayText":"H.J. Siegel, R.J. McMillen, \"The Multistage Cube: A Versatile Interconnection Network\", <i>Computer</i>, vol. 14, no. 12, pp. 65-76, 1981.","links":{"documentLink":"/document/1667205","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=1667205","pdfSize":"13934KB"},"title":"The Multistage Cube: A Versatile Interconnection Network"},{"order":"18","displayText":"H.J. Siegel, R.J. McMillen, \"Using the Augmented Data Manipulator Network in PASM\", <i>Computer</i>, vol. 14, no. 2, pp. 25-33, 1981.","links":{"documentLink":"/document/1667237","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=1667237","pdfSize":"9856KB"},"title":"Using the Augmented Data Manipulator Network in PASM"},{"order":"19","displayText":"W.C. Meilander, \"The Evolution Of Parallel Processor Architecture For Image Processing\", <i>COMPCON Fall '77</i>, pp. 52-57, 1977.","links":{"documentLink":"/document/680799","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=680799","pdfSize":"667KB"},"title":"The Evolution Of Parallel Processor Architecture For Image Processing"},{"order":"20","displayText":"X. Li, \"Hierarchical clustering on SIMD machines with alignment network\", <i>Computer Vision and Pattern Recognition 1989. Proceedings CVPR '89. IEEE Computer Society Conference on</i>, pp. 660-665, 1989.","links":{"documentLink":"/document/37916","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=37916","pdfSize":"441KB"},"title":"Hierarchical clustering on SIMD machines with alignment network"},{"order":"21","displayText":"De-Lei Lee, M. Aboelaze, \"An Efficient Method For Distributing Data In Hypercube Computers\", <i>Distributed Memory Computing Conference 1990. Proceedings of the Fifth</i>, vol. 2, pp. 858-866, 1990.","links":{"documentLink":"/document/556292","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=556292","pdfSize":"836KB"},"title":"An Efficient Method For Distributing Data In Hypercube Computers"},{"order":"22","displayText":"J.L. Potter, \"Data structures for associative supercomputers\", <i>Frontiers of Massively Parallel Computation 1988. Proceedings. 2nd Symposium on the Frontiers of</i>, pp. 77-84, 1988.","links":{"documentLink":"/document/47416","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=47416","pdfSize":"512KB"},"title":"Data structures for associative supercomputers"},{"order":"23","displayText":"I.D. Scherson, A. Mehra, J.L. Rexford, \"Toward scalable algorithms for orthogonal shared-memory parallel computers\", <i>Frontiers of Massively Parallel Computation 1990. Proceedings. 3rd Symposium on the</i>, pp. 12-21, 1990.","links":{"documentLink":"/document/89430","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=89430","pdfSize":"672KB"},"title":"Toward scalable algorithms for orthogonal shared-memory parallel computers"},{"order":"24","displayText":"W.G. Nation, S.A. Fineberg, M.D. Allemang, T. Schwederski, T.L. Casavant, H.J. Siegel, \"Efficient masking techniques for large-scale SIMD architectures\", <i>Frontiers of Massively Parallel Computation 1990. Proceedings. 3rd Symposium on the</i>, pp. 259-264, 1990.","links":{"documentLink":"/document/89469","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=89469","pdfSize":"512KB"},"title":"Efficient masking techniques for large-scale SIMD architectures"},{"order":"25","displayText":"D.-L. Lee, \"Solution to an architectural problem in parallel computing\", <i>Frontiers of Massively Parallel Computation 1990. Proceedings. 3rd Symposium on the</i>, pp. 434-442, 1990.","links":{"documentLink":"/document/89494","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=89494","pdfSize":"649KB"},"title":"Solution to an architectural problem in parallel computing"},{"order":"26","displayText":"De-Lei Lee, \"Memory access reordering in vector processors\", <i>High-Performance Computer Architecture 1995. Proceedings. First IEEE Symposium on</i>, pp. 380-389, 1995.","links":{"documentLink":"/document/386525","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=386525","pdfSize":"845KB"},"title":"Memory access reordering in vector processors"},{"order":"27","displayText":"S. Tridandapani, J.S. Meditch, \"Priority performance of banyan-based broadband-ISDN switches\", <i>INFOCOM '91. Proceedings. Tenth Annual Joint Conference of the IEEE Computer and Communications Societies. Networking in the 90s. IEEE</i>, pp. 711-720 vol.2, 1991.","links":{"documentLink":"/document/147575","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=147575","pdfSize":"812KB"},"title":"Priority performance of banyan-based broadband-ISDN switches"},{"order":"28","displayText":"I.D. Scherson, \"Multidimensional access shared memory parallel processing systems\", <i>Parallel Processing Symposium 1991. Proceedings. Fifth International</i>, pp. 390-397, 1991.","links":{"documentLink":"/document/153809","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=153809","pdfSize":"508KB"},"title":"Multidimensional access shared memory parallel processing systems"},{"order":"29","displayText":"R.R. Ulrey, A.A. Maciejewski, H.J. Siegel, \"Parallel algorithms for singular value decomposition\", <i>Parallel Processing Symposium 1994. Proceedings. Eighth International</i>, pp. 524-533, 1994.","links":{"documentLink":"/document/288253","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=288253","pdfSize":"1021KB"},"title":"Parallel algorithms for singular value decomposition"},{"order":"30","displayText":"D.T. Harper, D.A. Linebarger, \"A Dynamic Storage Scheme For Conflict-free Vector Access\", <i>Computer Architecture 1989. The 16th Annual International Symposium on</i>, pp. 72-77, 1989.","links":{"documentLink":"/document/714526","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=714526","pdfSize":"537KB"},"title":"A Dynamic Storage Scheme For Conflict-free Vector Access"}],"nonIeee":[{"order":"1","displayText":"David Zhang, Xiaobo Li, Zhiyong Liu, <i>Data Management and Internet Computing for Image/Pattern Analysis</i>, vol. 11, pp. 167, 2001.","links":{"crossRefLink":"https://doi.org/10.1007/978-1-4615-1527-2_10"},"title":""},{"order":"2","displayText":"R. P\u00f6schel, F. W\u00e4chter, F. B\u00f6rner, <i>Parcella '88</i>, vol. 342, pp. 326, 1989.","links":{"crossRefLink":"https://doi.org/10.1007/3-540-50647-0_125"},"title":""},{"order":"3","displayText":"Evgeny A. Metlitsky, <i>Recent Issues in Pattern Analysis and Recognition</i>, vol. 399, pp. 189, 1989.","links":{"crossRefLink":"https://doi.org/10.1007/3-540-51815-0_53"},"title":""},{"order":"4","displayText":"Eero Aho, Jarno Vanne, Kimmo Kuusilinna, Timo H\u00e4m\u00e4l\u00e4inen, <i>System-on-Chip for Real-Time Applications</i>, vol. 711, pp. 249, 2003.","links":{"crossRefLink":"https://doi.org/10.1007/978-1-4615-0351-4_23"},"title":""},{"order":"5","displayText":"Arndt Bode, Wolfgang H\u00e4ndler, <i>Rechnerarchitektur II</i>, pp. 294, 1983.","links":{"crossRefLink":"https://doi.org/10.1007/978-3-642-69014-3_6"},"title":""},{"order":"6","displayText":"Dan Hammerstrom, Changjian Gao, Shaojuan Zhu, Mike Butts, <i>FPGA Implementations of Neural Networks</i>, pp. 167, 2006.","links":{"crossRefLink":"https://doi.org/10.1007/0-387-28487-7_6"},"title":""},{"order":"7","displayText":"Jozef Miklo\u0161ko, Vadim Evgenich Kotov, <i>Algorithms, Software and Hardware of Parallel Computers</i>, pp. 273, 1984.","links":{"crossRefLink":"https://doi.org/10.1007/978-3-662-11106-2_10"},"title":""},{"order":"8","displayText":"D. Lee, \"Scrambled storage for parallel memory systems\", <i>ACM SIGARCH Computer Architecture News</i>, vol. 16, pp. 232, 1988.","links":{"documentLink":"/document/5808105","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=5808105"},"title":"Scrambled storage for parallel memory systems"},{"order":"9","displayText":"Rajiv Gupta, Mary Lou Soffa, \"Compile-time techniques for efficient utilization of parallel memories\", <i>ACM SIGPLAN Notices</i>, vol. 23, pp. 235, 1988.","links":{"documentLink":"/document/5848358","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=5848358"},"title":"Compile-time techniques for efficient utilization of parallel memories"},{"order":"10","displayText":"Mehrad Yasrebi, G. J. Lipovski, \"A state-of-the-art SIMD two-dimensional FFT array processor\", <i>ACM SIGARCH Computer Architecture News</i>, vol. 12, pp. 21, 1984.","links":{"documentLink":"/document/5807774","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=5807774"},"title":"A state-of-the-art SIMD two-dimensional FFT array processor"}]},"formulaStrippedArticleTitle":"The Multidimensional Access Memory in STARAN","nonIeeeCitationCount":"10","contentTypeDisplay":"Journals","patentCitationCount":"5","mlTime":"PT1.550492S","lastupdate":"2021-10-02","title":"The Multidimensional Access Memory in STARAN","contentType":"periodicals","ieeeCitationCount":"58","publicationNumber":"12"},{"_id":5009312,"paperCitations":{"ieee":[{"order":"1","displayText":"P.J. Varman, I.V. Ramakrishnan, \"Optimal matrix multiplication on fault-tolerant VLSI arrays\", <i>Computers IEEE Transactions on</i>, vol. 38, no. 2, pp. 278-283, 1989.","links":{"documentLink":"/document/16505","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=16505","pdfSize":"702KB"},"title":"Optimal matrix multiplication on fault-tolerant VLSI arrays"},{"order":"2","displayText":"J.H. Kim, S.M. Reddy, \"On the design of fault-tolerant two-dimensional systolic arrays for yield enhancement\", <i>Computers IEEE Transactions on</i>, vol. 38, no. 4, pp. 515-525, 1989.","links":{"documentLink":"/document/21144","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=21144","pdfSize":"1123KB"},"title":"On the design of fault-tolerant two-dimensional systolic arrays for yield enhancement"},{"order":"3","displayText":"M.G. Karpovsky, L.B. Levitin, F.S. Vainstein, \"Diagnosis by signature analysis of test responses\", <i>Computers IEEE Transactions on</i>, vol. 43, no. 2, pp. 141-152, 1994.","links":{"documentLink":"/document/262119","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=262119","pdfSize":"1013KB"},"title":"Diagnosis by signature analysis of test responses"},{"order":"4","displayText":"S.H. Hosseini, \"On fault-tolerant structure distributed fault-diagnosis reconfiguration and recovery of the array processors\", <i>Computers IEEE Transactions on</i>, vol. 38, no. 7, pp. 932-942, 1989.","links":{"documentLink":"/document/30846","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=30846","pdfSize":"995KB"},"title":"On fault-tolerant structure, distributed fault-diagnosis, reconfiguration, and recovery of the array processors"},{"order":"5","displayText":"Nian-Feng Tzeng, \"Reliable butterfly distributed-memory multiprocessors\", <i>Computers IEEE Transactions on</i>, vol. 43, no. 9, pp. 1004-1013, 1994.","links":{"documentLink":"/document/312111","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=312111","pdfSize":"1011KB"},"title":"Reliable butterfly distributed-memory multiprocessors"},{"order":"6","displayText":"D.L. Tao, K. Kantawala, \"Evaluating reliability improvements of fault tolerant array processors using algorithm-based fault tolerance\", <i>Computers IEEE Transactions on</i>, vol. 46, no. 6, pp. 725-730, 1997.","links":{"documentLink":"/document/600889","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=600889","pdfSize":"257KB"},"title":"Evaluating reliability improvements of fault tolerant array processors using algorithm-based fault tolerance"},{"order":"7","displayText":"A.D. Singh, \"Interstitial redundancy: an area efficient fault tolerance scheme for large area VLSI processor arrays\", <i>Computers IEEE Transactions on</i>, vol. 37, no. 11, pp. 1398-1410, 1988.","links":{"documentLink":"/document/8705","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=8705","pdfSize":"1194KB"},"title":"Interstitial redundancy: an area efficient fault tolerance scheme for large area VLSI processor arrays"},{"order":"8","displayText":"J. Tyszer, \"A multiple fault-tolerant processor network architecture for pipeline computing\", <i>Computers IEEE Transactions on</i>, vol. 37, no. 11, pp. 1414-1418, 1988.","links":{"documentLink":"/document/8707","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=8707","pdfSize":"518KB"},"title":"A multiple fault-tolerant processor network architecture for pipeline computing"},{"order":"9","displayText":"I. Koren, A.D. Singh, \"Fault tolerance in VLSI circuits\", <i>Computer</i>, vol. 23, no. 7, pp. 73-83, 1990.","links":{"documentLink":"/document/56854","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=56854","pdfSize":"1094KB"},"title":"Fault tolerance in VLSI circuits"},{"order":"10","displayText":"B. Ciciani, \"Fault-tolerance considerations for redundant binary-tree-dynamic random-access-memory (RAM) chips\", <i>Reliability IEEE Transactions on</i>, vol. 41, no. 1, pp. 139-148, 1992.","links":{"documentLink":"/document/126688","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=126688","pdfSize":"888KB"},"title":"Fault-tolerance considerations for redundant binary-tree-dynamic random-access-memory (RAM) chips"},{"order":"11","displayText":"S. Pateras, J. Rajski, \"Design of a self-reconfiguring interconnection network for fault-tolerant VLSI processor arrays\", <i>Reliability IEEE Transactions on</i>, vol. 38, no. 1, pp. 40-50, 1989.","links":{"documentLink":"/document/24572","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=24572","pdfSize":"881KB"},"title":"Design of a self-reconfiguring interconnection network for fault-tolerant VLSI processor arrays"},{"order":"12","displayText":"G. Battaglini, B. Ciciani, \"Realistic yield-evaluation of fault-tolerant programmable logic arrays\", <i>Reliability IEEE Transactions on</i>, vol. 47, no. 3, pp. 212-224, 1998.","links":{"documentLink":"/document/740487","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=740487","pdfSize":"1294KB"},"title":"Realistic yield-evaluation of fault-tolerant programmable logic arrays"},{"order":"13","displayText":"I. Koren, Z. Koren, D.K. Pradhan, \"Designing interconnection buses in VLSI and WSI for maximum yield and minimum delay\", <i>Solid-State Circuits IEEE Journal of</i>, vol. 23, no. 3, pp. 859-866, 1988.","links":{"documentLink":"/document/330","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=330","pdfSize":"811KB"},"title":"Designing interconnection buses in VLSI and WSI for maximum yield and minimum delay"},{"order":"14","displayText":"K.N. Ganapathy, A.D. Singh, D.K. Pradhan, \"Yield optimization in large RAM's with hierarchical redundancy\", <i>Solid-State Circuits IEEE Journal of</i>, vol. 26, no. 9, pp. 1259-1264, 1991.","links":{"documentLink":"/document/84942","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=84942","pdfSize":"563KB"},"title":"Yield optimization in large RAM's with hierarchical redundancy"},{"order":"15","displayText":"R. Venkateswaran, P. Mazumder, K.G. Shin, \"Restructuring WSI hexagonal processor arrays\", <i>Computer-Aided Design of Integrated Circuits and Systems IEEE Transactions on</i>, vol. 11, no. 12, pp. 1574-1585, 1992.","links":{"documentLink":"/document/180268","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=180268","pdfSize":"2468KB"},"title":"Restructuring WSI hexagonal processor arrays"},{"order":"16","displayText":"P. Mazumder, Y.-S. Jih, \"Restructuring of square processor arrays by built-in self-repair circuit\", <i>Computer-Aided Design of Integrated Circuits and Systems IEEE Transactions on</i>, vol. 12, no. 9, pp. 1255-1265, 1993.","links":{"documentLink":"/document/240073","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=240073","pdfSize":"1038KB"},"title":"Restructuring of square processor arrays by built-in self-repair circuit"},{"order":"17","displayText":"F. Lombardi, M.G. Sami, R. Stefanelli, \"Reconfiguration of VLSI arrays by covering\", <i>Computer-Aided Design of Integrated Circuits and Systems IEEE Transactions on</i>, vol. 8, no. 9, pp. 952-965, 1989.","links":{"documentLink":"/document/35547","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=35547","pdfSize":"1135KB"},"title":"Reconfiguration of VLSI arrays by covering"},{"order":"18","displayText":"B. Ciciani, G. Iazeolla, \"A Markov chain-based yield formula for VLSI fault-tolerant chips\", <i>Computer-Aided Design of Integrated Circuits and Systems IEEE Transactions on</i>, vol. 10, no. 2, pp. 252-259, 1991.","links":{"documentLink":"/document/68412","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=68412","pdfSize":"841KB"},"title":"A Markov chain-based yield formula for VLSI fault-tolerant chips"},{"order":"19","displayText":"I. Koren, Z. Koren, \"Defect tolerance in VLSI circuits: techniques and yield analysis\", <i>Proceedings of the IEEE</i>, vol. 86, no. 9, pp. 1819-1838, 1998.","links":{"documentLink":"/document/705525","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=705525","pdfSize":"411KB"},"title":"Defect tolerance in VLSI circuits: techniques and yield analysis"},{"order":"20","displayText":"N.-F. Tzeng, \"Reconfiguration and analysis of a fault-tolerant circular butterfly parallel system\", <i>Parallel and Distributed Systems IEEE Transactions on</i>, vol. 4, no. 8, pp. 855-863, 1993.","links":{"documentLink":"/document/238621","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=238621","pdfSize":"995KB"},"title":"Reconfiguration and analysis of a fault-tolerant circular butterfly parallel system"},{"order":"21","displayText":"L.M. Guerra, M. Potkonjak, J.M. Rabaey, \"Behavioral-level synthesis of heterogeneous BISR reconfigurable ASIC's\", <i>Very Large Scale Integration (VLSI) Systems IEEE Transactions on</i>, vol. 6, no. 1, pp. 158-167, 1998.","links":{"documentLink":"/document/661258","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=661258","pdfSize":"175KB"},"title":"Behavioral-level synthesis of heterogeneous BISR reconfigurable ASIC's"},{"order":"22","displayText":"K. Sankaranarayanan, D.L. Tao, W.H. Cheng, \"A New Reconfiguration Algorithm For Designing Fault-Tolerant Hexagonal Arrays\", <i>Signals Systems and Computers 1990 Conference Record Twenty-Fourth Asilomar Conference on</i>, vol. 2, pp. 846, 1990.","links":{"documentLink":"/document/523458","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=523458","pdfSize":"500KB"},"title":"A New Reconfiguration Algorithm For Designing Fault-Tolerant Hexagonal Arrays"},{"order":"23","displayText":"S.P. Popli, M.A. Bayoumi, \"A reconfigurable VLSI array for reliability and yield enhancement\", <i>Systolic Arrays 1988. Proceedings of the International Conference on</i>, pp. 631-642, 1988.","links":{"documentLink":"/document/18100","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=18100","pdfSize":"638KB"},"title":"A reconfigurable VLSI array for reliability and yield enhancement"},{"order":"24","displayText":"M.M. Potkonjak, L.M. Guerra, J.M. Rabaey, \"Heterogeneous BISR techniques for yield and reliability enhancement using high level synthesis transformations\", <i>Application-Specific Array Processors 1993. Proceedings. International Conference on</i>, pp. 454-465, 1993.","links":{"documentLink":"/document/397166","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=397166","pdfSize":"656KB"},"title":"Heterogeneous BISR techniques for yield and reliability enhancement using high level synthesis transformations"},{"order":"25","displayText":"P.V.C.V. Reddy, \"Fault-tolerant design of VLSI circuits and systems\", <i>ASIC Seminar and Exhibit 1990. Proceedings. Third Annual IEEE</i>, pp. T/6.1-T/6.9, 1990.","links":{"documentLink":"/document/186075","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=186075","pdfSize":"676KB"},"title":"Fault-tolerant design of VLSI circuits and systems"},{"order":"26","displayText":"C.H. Stapper, \"Spatial fault simulation and the saturation effect\", <i>Defect and Fault Tolerance in VLSI Systems 1992. Proceedings. 1992 IEEE International Workshop on</i>, pp. 187-196, 1992.","links":{"documentLink":"/document/224356","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=224356","pdfSize":"380KB"},"title":"Spatial fault simulation and the saturation effect"},{"order":"27","displayText":"L.M. Guerra, M.M. Potkonjak, J.M. Rabaey, \"High level synthesis techniques for efficient built-in-self-repair\", <i>Defect and Fault Tolerance in VLSI Systems 1993. The IEEE International Workshop on</i>, pp. 41-48, 1993.","links":{"documentLink":"/document/595623","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=595623","pdfSize":"476KB"},"title":"High level synthesis techniques for efficient built-in-self-repair"},{"order":"28","displayText":"N. Lopez-Benitez, J.A.B. Fortes, \"Detailed modeling of fault-tolerant processor arrays\", <i>Fault-Tolerant Computing 1989. FTCS-19. Digest of Papers. Nineteenth International Symposium on</i>, pp. 545-552, 1989.","links":{"documentLink":"/document/105633","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=105633","pdfSize":"684KB"},"title":"Detailed modeling of fault-tolerant processor arrays"},{"order":"29","displayText":"C.H. Stapper, \"A new statistical approach for fault-tolerant VLSI systems\", <i>Fault-Tolerant Computing 1992. FTCS-22. Digest of Papers. Twenty-Second International Symposium on</i>, pp. 356-365, 1992.","links":{"documentLink":"/document/243565","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=243565","pdfSize":"499KB"},"title":"A new statistical approach for fault-tolerant VLSI systems"},{"order":"30","displayText":"S.J. Upadhyaya, S. Chakravarty, \"An analysis of a fault tolerant scheme for processor ensembles\", <i>System Sciences 1990. Proceedings of the Twenty-Third Annual Hawaii International Conference on</i>, vol. 1, pp. 101-110 vol.1, 1990.","links":{"documentLink":"/document/205105","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=205105","pdfSize":"629KB"},"title":"An analysis of a fault tolerant scheme for processor ensembles"}],"nonIeee":[{"order":"1","displayText":"B. Ciciani, \"Redundancy effect on yield of binary tree RAMs\", <i>Journal of Electronic Testing</i>, vol. 2, pp. 293, 1991.","links":{"crossRefLink":"https://doi.org/10.1007/BF00135444"},"title":"Redundancy effect on yield of binary tree RAMs"},{"order":"2","displayText":"G. Saucier, J.-L. Patry, E.-F. Kouka, T. Midwinter, P. Ivey, M. Huch, M. Glesner, <i>Defect and Fault Tolerance in VLSI Systems</i>, pp. 327, 1989.","links":{"crossRefLink":"https://doi.org/10.1007/978-1-4615-6799-8_29"},"title":""},{"order":"3","displayText":"M. G. Sami, N. Scarabottolo, <i>Future Parallel Computers</i>, vol. 272, pp. 349, 1987.","links":{"crossRefLink":"https://doi.org/10.1007/3-540-18203-9_11"},"title":""},{"order":"4","displayText":"J. Goldberg, <i>Computer Systems for Process Control</i>, pp. 33, 1986.","links":{"crossRefLink":"https://doi.org/10.1007/978-1-4613-2237-5_3"},"title":""},{"order":"5","displayText":"Matthias Wesseling, Ulrich Ramacher, Karl Goser, <i>Fehlertolerierende Rechensysteme / Fault-tolerant Computing Systems</i>, vol. 214, pp. 74, 1989.","links":{"crossRefLink":"https://doi.org/10.1007/978-3-642-75002-1_6"},"title":""},{"order":"6","displayText":"Andrzej Rucinski, John L. Pokoski, <i>Concurrent Computations</i>, pp. 435, 1988.","links":{"crossRefLink":"https://doi.org/10.1007/978-1-4684-5511-3_22"},"title":""},{"order":"7","displayText":"Ajai Jain, Janusz Rajski, <i>Defect and Fault Tolerance in VLSI Systems</i>, pp. 269, 1989.","links":{"crossRefLink":"https://doi.org/10.1007/978-1-4615-6799-8_24"},"title":""},{"order":"8","displayText":"H. Y. Youn, A. D. Singh, J. H. Kim, <i>Defect and Fault Tolerance in VLSI Systems</i>, pp. 295, 1990.","links":{"crossRefLink":"https://doi.org/10.1007/978-1-4757-9957-6_24"},"title":""},{"order":"9","displayText":"P. D. Franzon, <i>Defect and Fault Tolerance in VLSI Systems</i>, pp. 161, 1990.","links":{"crossRefLink":"https://doi.org/10.1007/978-1-4757-9957-6_13"},"title":""},{"order":"10","displayText":"W. Maly, <i>Defect and Fault Tolerance in VLSI Systems</i>, pp. 15, 1990.","links":{"crossRefLink":"https://doi.org/10.1007/978-1-4757-9957-6_2"},"title":""}]},"formulaStrippedArticleTitle":"On Area and Yield Considerations for Fault-Tolerant VLSI Processor Arrays","nonIeeeCitationCount":"10","contentTypeDisplay":"Journals","patentCitationCount":"0","mlTime":"PT0.841328S","lastupdate":"2021-10-02","title":"On Area and Yield Considerations for Fault-Tolerant VLSI Processor Arrays","contentType":"periodicals","ieeeCitationCount":"68","publicationNumber":"12"},{"_id":5009314,"paperCitations":{"ieee":[{"order":"1","displayText":"B. Parhami, \"Generalized signed-digit number systems: a unifying framework for redundant number representations\", <i>Computers IEEE Transactions on</i>, vol. 39, no. 1, pp. 89-98, 1990.","links":{"documentLink":"/document/46283","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=46283","pdfSize":"957KB"},"title":"Generalized signed-digit number systems: a unifying framework for redundant number representations"},{"order":"2","displayText":"B. Parhami, \"Carry-free addition of recoded binary signed-digit numbers\", <i>Computers IEEE Transactions on</i>, vol. 37, no. 11, pp. 1470-1476, 1988.","links":{"documentLink":"/document/8722","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=8722","pdfSize":"762KB"},"title":"Carry-free addition of recoded binary signed-digit numbers"},{"order":"3","displayText":"K. Kaneko, M. Nakajima, Y. Kakakura, J. Nishikawa, I. Okabayashi, H. Kadota, \"Processing element design for a parallel computer\", <i>Micro IEEE</i>, vol. 10, no. 2, pp. 26-38, 1990.","links":{"documentLink":"/document/52945","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=52945","pdfSize":"1073KB"},"title":"Processing element design for a parallel computer"},{"order":"4","displayText":"V. Cantoni, S. Levialdi, \"Multiprocessor computing for images\", <i>Proceedings of the IEEE</i>, vol. 76, no. 8, pp. 959-969, 1988.","links":{"documentLink":"/document/5967","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=5967","pdfSize":"1208KB"},"title":"Multiprocessor computing for images"},{"order":"5","displayText":"K. Parhi, D. Messerschmitt, \"Look-ahead computation: Improving iteration bound in linear recursions\", <i>Acoustics Speech and Signal Processing IEEE International Conference on ICASSP '87.</i>, vol. 12, pp. 1855-1858, 1987.","links":{"documentLink":"/document/1169698","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=1169698","pdfSize":"210KB"},"title":"Look-ahead computation: Improving iteration bound in linear recursions"},{"order":"6","displayText":"T.M. Pytosh, A.M. Magnani, \"A new parallel 2-D FFT architecture\", <i>Acoustics Speech and Signal Processing 1990. ICASSP-90. 1990 International Conference on</i>, pp. 905-908 vol.2, 1990.","links":{"documentLink":"/document/115993","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=115993","pdfSize":"321KB"},"title":"A new parallel 2-D FFT architecture"},{"order":"7","displayText":"W.H. Kwon, J. Kim, J. Park, \"Architecture of a ladder solving processor (LSP) for programmable controllers\", <i>Industrial Electronics Control and Instrumentation 1991. Proceedings. IECON '91. 1991 International Conference on</i>, pp. 1418-1424 vol.2, 1991.","links":{"documentLink":"/document/239134","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=239134","pdfSize":"648KB"},"title":"Architecture of a ladder solving processor (LSP) for programmable controllers"},{"order":"8","displayText":"I. Masaki, \"Function-oriented vision chips for factory automation\", <i>Industrial Electronics Control Instrumentation and Automation 1992. Power Electronics and Motion Control. Proceedings of the 1992 International Conference on</i>, pp. 801-806 vol.2, 1992.","links":{"documentLink":"/document/254528","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=254528","pdfSize":"552KB"},"title":"Function-oriented vision chips for factory automation"},{"order":"9","displayText":"G. Fettweis, L. Thiele, G. Meyr, \"Algorithm transformations for unlimited parallelism\", <i>Circuits and Systems 1990. IEEE International Symposium on</i>, pp. 1756-1759 vol.3, 1990.","links":{"documentLink":"/document/111973","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=111973","pdfSize":"520KB"},"title":"Algorithm transformations for unlimited parallelism"},{"order":"10","displayText":"J. Gaber, B. Toursel, G. Goncalves, T. Hsu, \"Embedding tree structures in MPCs: application to the MasPar MP-2\", <i>Massively Parallel Computing Systems 1994. Proceedings of the First International Conference on</i>, pp. 132-139, 1994.","links":{"documentLink":"/document/367084","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=367084","pdfSize":"552KB"},"title":"Embedding tree structures in MPCs: application to the MasPar MP-2"},{"order":"11","displayText":"M.Y. Niamat, R.G. Molyet, \"On the systematic design of systolic arrays\", <i>Aerospace and Electronics Conference 1995. NAECON 1995. Proceedings of the IEEE 1995 National</i>, vol. 1, pp. 181-186 vol.1, 1995.","links":{"documentLink":"/document/521933","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=521933","pdfSize":"393KB"},"title":"On the systematic design of systolic arrays"},{"order":"12","displayText":"A. Huang, \"Architectural considerations involved in the design of an optical digital computer\", <i>Proceedings of the IEEE</i>, vol. 72, no. 7, pp. 780-786, 1984.","links":{"documentLink":"/document/1457206","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=1457206","pdfSize":"628KB"},"title":"Architectural considerations involved in the design of an optical digital computer"},{"order":"13","displayText":"J. Allen, \"Computer architecture for digital signal processing\", <i>Proceedings of the IEEE</i>, vol. 73, no. 5, pp. 852-873, 1985.","links":{"documentLink":"/document/1457486","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=1457486","pdfSize":"2561KB"},"title":"Computer architecture for digital signal processing"},{"order":"14","displayText":"Yuan-fang Zheng, Hooshang Hemami, \"Computation of Multibody System Dynamics by a Multiprocessor Scheme\", <i>Systems Man and Cybernetics IEEE Transactions on</i>, vol. 16, no. 1, pp. 102-110, 1986.","links":{"documentLink":"/document/4075581","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=4075581","pdfSize":"1806KB"},"title":"Computation of Multibody System Dynamics by a Multiprocessor Scheme"}],"nonIeee":[{"order":"1","displayText":"A. A. Abdel Kader, <i>CONPAR 86</i>, vol. 237, pp. 319, 1986.","links":{"crossRefLink":"https://doi.org/10.1007/3-540-16811-7_186"},"title":""},{"order":"2","displayText":"Yuan F. Zheng, Hooshang Hemami, <i>Microprocessors in Robotic and Manufacturing Systems</i>, pp. 3, 1991.","links":{"crossRefLink":"https://doi.org/10.1007/978-94-011-3812-3_1"},"title":""},{"order":"3","displayText":"C. Braccini, A. Grattarola, A. Maestrini, T. Vernazza, <i>Image Analysis and Processing</i>, pp. 43, 1986.","links":{"crossRefLink":"https://doi.org/10.1007/978-1-4613-2239-9_4"},"title":""},{"order":"4","displayText":"Herman J. J. te Riele, <i>Scientific Computing on Supercomputers</i>, pp. 177, 1989.","links":{"crossRefLink":"https://doi.org/10.1007/978-1-4613-0819-5_9"},"title":""},{"order":"5","displayText":"Dariusz Dorota, <i>Theory and Applications of Dependable Computer Systems</i>, vol. 1173, pp. 197, 2020.","links":{"crossRefLink":"https://doi.org/10.1007/978-3-030-48256-5_20"},"title":""}]},"formulaStrippedArticleTitle":"Parallelism and Array Processing","nonIeeeCitationCount":"5","contentTypeDisplay":"Journals","patentCitationCount":"4","mlTime":"PT0.360212S","lastupdate":"2021-10-05","title":"Parallelism and Array Processing","contentType":"periodicals","ieeeCitationCount":"14","publicationNumber":"12"},{"_id":5009318,"formulaStrippedArticleTitle":"A Systolic Design for Connectivity Problems","paperCitations":{"ieee":[{"order":"1","displayText":"S.K. Das, N. Deo, \"Divide-and-conquer-based optimal parallel algorithms for some graph problems on EREW PRAM model\", <i>Circuits and Systems IEEE Transactions on</i>, vol. 35, no. 3, pp. 312-322, 1988.","links":{"documentLink":"/document/1744","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=1744","pdfSize":"977KB"},"title":"Divide-and-conquer-based optimal parallel algorithms for some graph problems on EREW PRAM model"},{"order":"2","displayText":"F.J. Nunez, M. Valero, \"A systolic algorithm for the fast computation of the connected components of a graph\", <i>Circuits and Systems 1988. IEEE International Symposium on</i>, pp. 2267-2270 vol.3, 1988.","links":{"documentLink":"/document/15396","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=15396","pdfSize":"346KB"},"title":"A systolic algorithm for the fast computation of the connected components of a graph"},{"order":"3","displayText":"Doshi, Varman, \"Optimal Graph Algorithms on a Fixed-Size Linear Array\", <i>Computers IEEE Transactions on</i>, vol. C-36, no. 4, pp. 460-470, 1987.","links":{"documentLink":"/document/1676928","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=1676928","pdfSize":"3698KB"},"title":"Optimal Graph Algorithms on a Fixed-Size Linear Array"}],"nonIeee":[{"order":"1","displayText":"Shing-Tsaan Huang, Ming-Shin Tsai, \"A linear systolic algorithm for the connected component problem\", <i>BIT</i>, vol. 29, pp. 217, 1989.","links":{"crossRefLink":"https://doi.org/10.1007/BF01952677"},"title":"A linear systolic algorithm for the connected component problem"},{"order":"2","displayText":"C.B. Yang, R.C.T. Lee, \"The mapping of 2-D array processors to 1-D array processors\", <i>Parallel Computing</i>, vol. 3, pp. 217, 1986.","links":{"crossRefLink":"https://doi.org/10.1016/0167-8191(86)90021-9"},"title":"The mapping of 2-D array processors to 1-D array processors"},{"order":"3","displayText":"Su-Chu Hsu, Hsien-Fen Hsieh, Shing-Tsaan Huang, \"A fully-pipelined systolic algorithm for finding bridges on an undirected connected graph\", <i>Parallel Computing</i>, vol. 18, pp. 377, 1992.","links":{"crossRefLink":"https://doi.org/10.1016/0167-8191(92)90134-S"},"title":"A fully-pipelined systolic algorithm for finding bridges on an undirected connected graph"},{"order":"4","displayText":"Azriel Rosenfeld, \"Picture processing: 1984\", <i>Computer Vision, Graphics, and Image Processing</i>, vol. 30, pp. 189, 1985.","links":{"crossRefLink":"https://doi.org/10.1016/0734-189X(85)90096-9"},"title":"Picture processing: 1984"},{"order":"5","displayText":"Shing-Tsaan Huang, \"A fully pipelined minimum-spanning-tree constructor\", <i>Journal of Parallel and Distributed Computing</i>, vol. 9, pp. 55, 1990.","links":{"crossRefLink":"https://doi.org/10.1016/0743-7315(90)90111-2"},"title":"A fully pipelined minimum-spanning-tree constructor"},{"order":"6","displayText":"Sajal K. Das, Cui-Qing Yang, \"Performance of parallel spanning tree algorithms on linear arrays of transputers and unix systems\", <i>Parallel Computing</i>, vol. 17, pp. 527, 1991.","links":{"crossRefLink":"https://doi.org/10.1016/S0167-8191(05)80155-3"},"title":"Performance of parallel spanning tree algorithms on linear arrays of transputers and unix systems"},{"order":"7","displayText":"Celso Carneiro Ribeiro, <i>Surveys in Combinatorial Optimization</i>, vol. 132, pp. 325, 1987.","links":{"crossRefLink":"https://doi.org/10.1016/S0304-0208(08)73240-7"},"title":""},{"order":"8","displayText":"Chang\u2010Biau Yang, R. C. T. Lee, \"Systolic algorithms for the longest common subsequence problem\", <i>Journal of the Chinese Institute of Engineers</i>, vol. 10, pp. 691, 1987.","links":{"crossRefLink":"https://doi.org/10.1080/02533839.1987.9677028"},"title":"Systolic algorithms for the longest common subsequence problem"}]},"nonIeeeCitationCount":"8","contentTypeDisplay":"Journals","patentCitationCount":"0","mlTime":"PT0.125168S","lastupdate":"2021-07-23","title":"A Systolic Design for Connectivity Problems","contentType":"periodicals","ieeeCitationCount":"3","publicationNumber":"12"},{"_id":5009338,"paperCitations":{"ieee":[{"order":"1","displayText":"T. Nakatani, S.-T. Huang, B.W. Arden, S.K. Tripathi, \"K-way bitonic sort\", <i>Computers IEEE Transactions on</i>, vol. 38, no. 2, pp. 283-288, 1989.","links":{"documentLink":"/document/16506","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=16506","pdfSize":"448KB"},"title":"K-way bitonic sort"},{"order":"2","displayText":"W.-T. Lin, J.-P. Hwang, \"A high-speed shuffle bus for VLSI arrays\", <i>Solid-State Circuits IEEE Journal of</i>, vol. 23, no. 1, pp. 98-104, 1988.","links":{"documentLink":"/document/263","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=263","pdfSize":"650KB"},"title":"A high-speed shuffle bus for VLSI arrays"},{"order":"3","displayText":"S.K. Basu, J. Dattagupta, R. Dattagupta, \"CCT: a new VLSI architecture for parallel processing\", <i>Parallel and Distributed Systems 1994. International Conference on</i>, pp. 698-702, 1994.","links":{"documentLink":"/document/590444","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=590444","pdfSize":"369KB"},"title":"CCT: a new VLSI architecture for parallel processing"},{"order":"4","displayText":"Gianfranco Bilardi, Franco P. Preparata, \"A Minimum Area VLSI Network for O(log n) Time Sorting\", <i>Computers IEEE Transactions on</i>, vol. C-34, no. 4, pp. 336-343, 1985.","links":{"documentLink":"/document/5009384","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=5009384","pdfSize":"1916KB"},"title":"A Minimum Area VLSI Network for O(log n) Time Sorting"},{"order":"5","displayText":"Tom Leighton, \"Tight Bounds on the Complexity of Parallel Sorting\", <i>Computers IEEE Transactions on</i>, vol. C-34, no. 4, pp. 344-354, 1985.","links":{"documentLink":"/document/5009385","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=5009385","pdfSize":"2610KB"},"title":"Tight Bounds on the Complexity of Parallel Sorting"},{"order":"6","displayText":"Bridges, Pries, McLeod, Yunik, Gulak, Card, \"Dual Systolic Architectures for VLSI Digital Signal Processing Systems\", <i>Computers IEEE Transactions on</i>, vol. C-35, no. 10, pp. 916-923, 1986.","links":{"documentLink":"/document/1676684","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=1676684","pdfSize":"1474KB"},"title":"Dual Systolic Architectures for VLSI Digital Signal Processing Systems"},{"order":"7","displayText":"Robert Chen-Hao Chang, Ming-Fan Wei, Hung-Lieh Chen, Kuang-Hao Lin, Hou-Ming Chen, Yu-Ya Gao, Shih-Chun Lin, \"Implementation of a High-Throughput Modified Merge Sort in MIMO Detection Systems\", <i>Circuits and Systems I: Regular Papers IEEE Transactions on</i>, vol. 61, no. 9, pp. 2730-2737, 2014.","links":{"documentLink":"/document/6781661","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=6781661","pdfSize":"2446KB"},"title":"Implementation of a High-Throughput Modified Merge Sort in MIMO Detection Systems"},{"order":"8","displayText":"A Rasheedha, R Suresh Kumar, AS Poongkuzhali, P Munniyammal, \"Bitonic sorting on FPGA for energy and memory efficient mapping\", <i>Smart Technologies Communication and Robotics (STCR) 2021</i>, pp. 1-5, 2021.","links":{"pdfSize":"707KB"},"title":"Bitonic sorting on FPGA for energy and memory efficient mapping"}],"nonIeee":[{"order":"1","displayText":"G. Bilardi, F. P. Preparata, \"Area-time lower-bound techniques with applications to sorting\", <i>Algorithmica</i>, vol. 1, pp. 65, 1986.","links":{"crossRefLink":"https://doi.org/10.1007/BF01840437"},"title":"Area-time lower-bound techniques with applications to sorting"},{"order":"2","displayText":"S.K. Basu, J.Datta Gupta, R.Datta Gupta, \"On synthesizing cube and tree for parallel processing\", <i>Microprocessing and Microprogramming</i>, vol. 41, pp. 273, 1995.","links":{"crossRefLink":"https://doi.org/10.1016/0165-6074(95)00015-G"},"title":"On synthesizing cube and tree for parallel processing"},{"order":"3","displayText":"SELIM G. AKL, <i>Parallel Sorting Algorithms</i>, pp. 211, 1985.","links":{"crossRefLink":"https://doi.org/10.1016/B978-0-12-047680-0.50016-7"},"title":""},{"order":"4","displayText":"Thomas LENGAUER, <i>Algorithms and Complexity</i>, pp. 835, 1990.","links":{"crossRefLink":"https://doi.org/10.1016/B978-0-444-88071-0.50021-7"},"title":""},{"order":"5","displayText":"Gianfranco Bilardi, Alexandru Nicolau, \"Adaptive Bitonic Sorting: An Optimal Parallel Algorithm for Shared-Memory Machines\", <i>SIAM Journal on Computing</i>, vol. 18, pp. 216, 1989.","links":{"crossRefLink":"https://doi.org/10.1137/0218014"},"title":"Adaptive Bitonic Sorting: An Optimal Parallel Algorithm for Shared-Memory Machines"},{"order":"6","displayText":"Marcela Zuluaga, Peter Milder, Markus P&#252;schel, \"Streaming Sorting Networks\", <i>ACM Transactions on Design Automation of Electronic Systems (TODAES)</i>, vol. 21, pp. 1, 2016.","links":{"documentLink":"/document/7595268","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=7595268"},"title":"Streaming Sorting Networks"},{"order":"7","displayText":"G. Bilardi, F. P. Preparata, <i>Automata, Languages and Programming</i>, vol. 194, pp. 53, 1985.","links":{"crossRefLink":"https://doi.org/10.1007/BFb0015730"},"title":""},{"order":"8","displayText":"Franco P. Preparata, <i>Mathematical Foundations of Computer Science 1984</i>, vol. 176, pp. 149, 1984.","links":{"crossRefLink":"https://doi.org/10.1007/BFb0030295"},"title":""},{"order":"9","displayText":"Richard Cole, Alan Siegel, \"Optimal VLSI circuits for sorting\", <i>Journal of the ACM (JACM)</i>, vol. 35, pp. 777, 1988.","links":{"documentLink":"/document/5821724","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=5821724"},"title":"Optimal VLSI circuits for sorting"},{"order":"10","displayText":"Michael C. Loui, \"Reprint from computing reviews\", <i>ACM SIGACT News</i>, vol. 21, pp. 14, 1990.","links":{"documentLink":"/document/5841767","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=5841767"},"title":"Reprint from computing reviews"}]},"formulaStrippedArticleTitle":"An Architecture for Bitonic Sorting with Optimal VLSI Performnance","nonIeeeCitationCount":"10","contentTypeDisplay":"Journals","patentCitationCount":"0","mlTime":"PT0.236865S","lastupdate":"2021-11-11","title":"An Architecture for Bitonic Sorting with Optimal VLSI Performnance","contentType":"periodicals","ieeeCitationCount":"8","publicationNumber":"12"},{"_id":5009339,"paperCitations":{"ieee":[{"order":"1","displayText":"M.R. Samatham, D.K. Pradhan, \"The de Bruijn multiprocessor network: a versatile parallel processing and sorting network for VLSI\", <i>Computers IEEE Transactions on</i>, vol. 38, no. 4, pp. 567-581, 1989.","links":{"documentLink":"/document/21149","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=21149","pdfSize":"1338KB"},"title":"The de Bruijn multiprocessor network: a versatile parallel processing and sorting network for VLSI"},{"order":"2","displayText":"J.V. McCanny, J.G. McWhirter, S.-Y. Kung, \"The use of data dependence graphs in the design of bit-level systolic arrays\", <i>Acoustics Speech and Signal Processing IEEE Transactions on</i>, vol. 38, no. 5, pp. 787-793, 1990.","links":{"documentLink":"/document/56023","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=56023","pdfSize":"692KB"},"title":"The use of data dependence graphs in the design of bit-level systolic arrays"},{"order":"3","displayText":"C.-L. Wang, C.-H. Wei, S.-H. Chen, \"Efficient bit-level systolic array implementation of FIR and IIR digital filters\", <i>Selected Areas in Communications IEEE Journal on</i>, vol. 6, no. 3, pp. 484-483, 1988.","links":{"documentLink":"/document/1916","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=1916","pdfSize":"807KB"},"title":"Efficient bit-level systolic array implementation of FIR and IIR digital filters"},{"order":"4","displayText":"P. Cappello, \"A processor-time-minimal systolic array for cubical mesh algorithms\", <i>Parallel and Distributed Systems IEEE Transactions on</i>, vol. 3, no. 1, pp. 4-13, 1992.","links":{"documentLink":"/document/113078","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=113078","pdfSize":"787KB"},"title":"A processor-time-minimal systolic array for cubical mesh algorithms"},{"order":"5","displayText":"F. Marino, \"Two fast architectures for the direct 2-D discrete wavelet transform\", <i>Signal Processing IEEE Transactions on</i>, vol. 49, no. 6, pp. 1248-1259, 2001.","links":{"documentLink":"/document/923307","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=923307","pdfSize":"410KB"},"title":"Two fast architectures for the direct 2-D discrete wavelet transform"},{"order":"6","displayText":"L. Breveglieri, L. Dadda, \"A VLSI inner product macrocell\", <i>Very Large Scale Integration (VLSI) Systems IEEE Transactions on</i>, vol. 6, no. 2, pp. 292-298, 1998.","links":{"documentLink":"/document/678890","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=678890","pdfSize":"204KB"},"title":"A VLSI inner product macrocell"},{"order":"7","displayText":"W.S. Song, \"VLSI bit-level systolic array for radar front-end signal processing\", <i>Signals Systems and Computers 1994. 1994 Conference Record of the Twenty-Eighth Asilomar Conference on</i>, vol. 2, pp. 1407-1411 vol.2, 1994.","links":{"documentLink":"/document/471689","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=471689","pdfSize":"382KB"},"title":"VLSI bit-level systolic array for radar front-end signal processing"},{"order":"8","displayText":"Manas Ranjan Meher, Ching-Chuen Jong, Chip-Hong Chang, \"High-speed and low-power serial accumulator for serial/parallel multiplier\", <i>Circuits and Systems 2008. APCCAS 2008. IEEE Asia Pacific Conference on</i>, pp. 176-179, 2008.","links":{"documentLink":"/document/4745989","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=4745989","pdfSize":"439KB"},"title":"High-speed and low-power serial accumulator for serial/parallel multiplier"},{"order":"9","displayText":"L. Dadda, \"Polyphase convolvers\", <i>Computer Arithmetic 1989. Proceedings of 9th Symposium on</i>, pp. 78-85, 1989.","links":{"documentLink":"/document/72812","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=72812","pdfSize":"663KB"},"title":"Polyphase convolvers"},{"order":"10","displayText":"L. Dadda, V. Piuri, R. Stefanelli, \"Multi-parallel convolvers\", <i>Computer Arithmetic 1993. Proceedings. 11th Symposium on</i>, pp. 70-77, 1993.","links":{"documentLink":"/document/378107","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=378107","pdfSize":"693KB"},"title":"Multi-parallel convolvers"},{"order":"11","displayText":"L. Dadda, \"Byte-serial convolvers\", <i>Application Specific Array Processors 1990. Proceedings of the International Conference on</i>, pp. 530-541, 1990.","links":{"documentLink":"/document/145489","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=145489","pdfSize":"569KB"},"title":"Byte-serial convolvers"},{"order":"12","displayText":"L. Dadda, M. Sami, \"High-speed parallel input-output bit-sliced fault-tolerant convolvers\", <i>Defect and Fault Tolerance in VLSI Systems 1992. Proceedings. 1992 IEEE International Workshop on</i>, pp. 287-296, 1992.","links":{"documentLink":"/document/224346","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=224346","pdfSize":"466KB"},"title":"High-speed parallel input-output bit-sliced fault-tolerant convolvers"},{"order":"13","displayText":"Ghada Abozaid, Ahmed El-Mahdy, Yasutaka Wada, \"A Scalable Multiplier for Arbitrary Large Numbers Supporting Homomorphic Encryption\", <i>Digital System Design (DSD) 2013 Euromicro Conference on</i>, pp. 969-975, 2013.","links":{"documentLink":"/document/6628383","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=6628383","pdfSize":"345KB"},"title":"A Scalable Multiplier for Arbitrary Large Numbers Supporting Homomorphic Encryption"},{"order":"14","displayText":"L. Dadda, L. Breveglieri, \"A serial-input serial-output bit-sliced convolver\", <i>Computer Design: VLSI in Computers and Processors 1988. ICCD '88. Proceedings of the 1988 IEEE International Conference on</i>, pp. 490-495, 1988.","links":{"documentLink":"/document/25749","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=25749","pdfSize":"482KB"},"title":"A serial-input serial-output bit-sliced convolver"},{"order":"15","displayText":"Sangman Moh, \"VLSI-Oriented Architecture for Two's Complement Serial-Parallel Multiplication without Speed Penalty\", <i>Computational Science and its Applications 2007. ICCSA 2007. International Conference on</i>, pp. 9-13, 2007.","links":{"documentLink":"/document/4301117","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=4301117","pdfSize":"315KB"},"title":"VLSI-Oriented Architecture for Two's Complement Serial-Parallel Multiplication without Speed Penalty"},{"order":"16","displayText":"L. Breveglieri, L. Dadda, \"A VLSI inner product macrocell\", <i>Innovative Systems in Silicon 1996. Proceedings. Eighth Annual IEEE International Conference on</i>, pp. 26-35, 1996.","links":{"documentLink":"/document/552408","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=552408","pdfSize":"599KB"},"title":"A VLSI inner product macrocell"},{"order":"17","displayText":"L. Dadda, \"A Simplified High Speed Parallel Input Convolver\", <i>VLSI Design 1993. Proceedings. The Sixth International Conference on</i>, pp. 160-165, 1993.","links":{"documentLink":"/document/669670","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=669670","pdfSize":"497KB"},"title":"A Simplified High Speed Parallel Input Convolver"},{"order":"18","displayText":"A. Bouridane, M. Nibouche, O. Nibouche, D. Crookes, B. Albesher, \"A low latency bi-directional serial-parallel multiplier architecture\", <i>Circuits and Systems (ISCAS) 2000 IEEE International Symposium on</i>, vol. 5, pp. 593-596 vol.5, 2000.","links":{"documentLink":"/document/857504","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=857504","pdfSize":"283KB"},"title":"A low latency bi-directional serial-parallel multiplier architecture"},{"order":"19","displayText":"P. Bougas, A. Tsirikos, K. Anagnostopoulos, I. Sideris, K. Pekmestzi, \"Segmentation based design of serial parallel multipliers\", <i>Circuits and Systems 2006. ISCAS 2006. Proceedings. 2006 IEEE International Symposium on</i>, pp. 4 pp., 2006.","links":{"documentLink":"/document/1692878","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=1692878","pdfSize":"402KB"},"title":"Segmentation based design of serial parallel multipliers"},{"order":"20","displayText":"G. Privat, L. Paris, \"Design of Digital Filters for Video Circuits\", <i>Solid-State Circuits IEEE Journal of</i>, vol. 21, no. 3, pp. 441-445, 1986.","links":{"documentLink":"/document/1052548","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=1052548","pdfSize":"654KB"},"title":"Design of Digital Filters for Video Circuits"},{"order":"21","displayText":"P. Bougas, A. Tsirikos, P. Kalivas, K.Z. Pekmestzi, \"Segmenetation based design of serial parallel multipliers\", <i>Signal Processing Systems Design and Implementation 2005. IEEE Workshop on </i>, pp. 220-224, 2005.","links":{"documentLink":"/document/1579868","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=1579868","pdfSize":"1192KB"},"title":"Segmenetation based design of serial parallel multipliers"},{"order":"22","displayText":"F. Marino, \"A fixed-point parallel convolver without precision loss for the real-time processing of long numerical sequences\", <i>Parallel and Distributed Processing 1995. Proceedings. Seventh IEEE Symposium on</i>, pp. 644-651, 1995.","links":{"documentLink":"/document/530743","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=530743","pdfSize":"616KB"},"title":"A fixed-point parallel convolver without precision loss for the real-time processing of long numerical sequences"},{"order":"23","displayText":"Chin-Liang Wang, Chi-Mo Hwang, \"An efficient and flexible bit-level systolic array for inner product computation\", <i>Computer and Communication Systems 1990. IEEE TENCON'90. 1990 IEEE Region 10 Conference on</i>, pp. 284-288 vol.1, 1990.","links":{"documentLink":"/document/152617","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=152617","pdfSize":"453KB"},"title":"An efficient and flexible bit-level systolic array for inner product computation"},{"order":"24","displayText":"Salvatore D. Morgera, \"Toward a Fundamental Theory of Optimal Feature Selection: Part II-Implementation and Computational Complexit\", <i>Pattern Analysis and Machine Intelligence IEEE Transactions on</i>, vol. PAMI-9, no. 1, pp. 29-38, 1987.","links":{"documentLink":"/document/4767870","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=4767870","pdfSize":"2269KB"},"title":"Toward a Fundamental Theory of Optimal Feature Selection: Part II-Implementation and Computational Complexit"}],"nonIeee":[{"order":"1","displayText":"Zhi-Jian Mou, \"A study of VLSI symmetric FIR filter structures\", <i>Journal of VLSI signal processing systems for signal, image and video technology</i>, vol. 4, pp. 371, 1992.","links":{"crossRefLink":"https://doi.org/10.1007/BF00930647"},"title":"A study of VLSI symmetric FIR filter structures"},{"order":"2","displayText":"Luigi Dadda, \"A polyphase architecture for serial-input convolvers\", <i>Journal of VLSI signal processing systems for signal, image and video technology</i>, vol. 2, pp. 17, 1990.","links":{"crossRefLink":"https://doi.org/10.1007/BF00931033"},"title":"A polyphase architecture for serial-input convolvers"},{"order":"3","displayText":"B. Lisper, \"Preconditioning index set transformations for time-optimal affine scheduling\", <i>Algorithmica</i>, vol. 15, pp. 193, 1996.","links":{"crossRefLink":"https://doi.org/10.1007/BF01941688"},"title":"Preconditioning index set transformations for time-optimal affine scheduling"},{"order":"4","displayText":"Ivan Z. Milentijevi\u0107, Mile K. Stoj\u010dev, Dejan M. Maksimovi\u0107, \"Configurable digit-serial convolver of type F\", <i>Microelectronics Journal</i>, vol. 27, pp. 559, 1996.","links":{"crossRefLink":"https://doi.org/10.1016/0026-2692(95)00115-8"},"title":"Configurable digit-serial convolver of type F"},{"order":"5","displayText":"Luca Breveglieri, Luigi Dadda, Donatella Sciuto, \"Testing of serial input convolvers\", <i>Microprocessing and Microprogramming</i>, vol. 28, pp. 283, 1990.","links":{"crossRefLink":"https://doi.org/10.1016/0165-6074(90)90189-G"},"title":"Testing of serial input convolvers"},{"order":"6","displayText":"Hiroshi Umeo, \"A design of time-optimum and register-number-minimum systolic convolvers\", <i>Parallel Computing</i>, vol. 12, pp. 285, 1989.","links":{"crossRefLink":"https://doi.org/10.1016/0167-8191(89)90087-2"},"title":"A design of time-optimum and register-number-minimum systolic convolvers"},{"order":"7","displayText":"Lars K\u00fchnel, Hartmut Schmeck, \"A closer look at VLSI multiplication\", <i>Integration, the VLSI Journal</i>, vol. 6, pp. 345, 1988.","links":{"crossRefLink":"https://doi.org/10.1016/0167-9260(88)90007-7"},"title":"A closer look at VLSI multiplication"},{"order":"8","displayText":"Azriel Rosenfeld, \"Picture processing: 1984\", <i>Computer Vision, Graphics, and Image Processing</i>, vol. 30, pp. 189, 1985.","links":{"crossRefLink":"https://doi.org/10.1016/0734-189X(85)90096-9"},"title":"Picture processing: 1984"},{"order":"9","displayText":"LESTER MINTZER, <i>Handbook of Digital Signal Processing</i>, pp. 941, 1987.","links":{"crossRefLink":"https://doi.org/10.1016/B978-0-08-050780-4.50019-9"},"title":""},{"order":"10","displayText":"Salvatore D. Morgera, <i>Pattern Recognition in Practice</i>, pp. 389, 1986.","links":{"crossRefLink":"https://doi.org/10.1016/B978-0-444-87877-9.50036-4"},"title":""},{"order":"11","displayText":"Tobias G. Noll, <i>VLSI Implementations for Image Communications</i>, vol. 2, pp. 171, 1993.","links":{"crossRefLink":"https://doi.org/10.1016/B978-0-444-88790-0.50012-5"},"title":""},{"order":"12","displayText":"Milo\u0161 D. Ercegovac, Tom\u00e1s Lang, <i>Digital Arithmetic</i>, pp. 489, 2004.","links":{"crossRefLink":"https://doi.org/10.1016/B978-155860798-9/50011-7"},"title":""},{"order":"13","displayText":"<i>Digital Arithmetic</i>, pp. 649, 2004.","links":{"crossRefLink":"https://doi.org/10.1016/B978-155860798-9/50014-2"},"title":""},{"order":"14","displayText":"M.A Ashour, H.I Saleh, \"An FPGA implementation guide for some different types of serial\u2013parallel multiplier structures\", <i>Microelectronics Journal</i>, vol. 31, pp. 161, 2000.","links":{"crossRefLink":"https://doi.org/10.1016/S0026-2692(99)00110-X"},"title":"An FPGA implementation guide for some different types of serial\u2013parallel multiplier structures"},{"order":"15","displayText":"A. Aggoun, M.K. Ibrahim, A. Ashur, \"Design methodology for subdigit pipelined digit-serial IIR filters\", <i>Signal Processing</i>, vol. 68, pp. 73, 1998.","links":{"crossRefLink":"https://doi.org/10.1016/S0165-1684(98)00058-9"},"title":"Design methodology for subdigit pipelined digit-serial IIR filters"},{"order":"16","displayText":"H.I. Saleh, A.H. Khalil, M.A. Ashour, A.E. Salama, \"Novel serial\u2013parallel multipliers\", <i>IEE Proceedings - Circuits Devices and Systems</i>, vol. 148, pp. 183, 2001.","links":{"crossRefLink":"https://doi.org/10.1049/ip-cds:20010338"},"title":"Novel serial\u2013parallel multipliers"},{"order":"17","displayText":"Kevin McEvoy, Peter M. Dew, \"The cut theorem\u2014a tool for design of systolic algorithms\", <i>International Journal of Computer Mathematics</i>, vol. 25, pp. 203, 1988.","links":{"crossRefLink":"https://doi.org/10.1080/00207168808803672"},"title":"The cut theorem\u2014a tool for design of systolic algorithms"},{"order":"18","displayText":"Chin\u2010Liang Wang, \"An efficient and flexible bit\u2010level systolic array for inner product computation and its application to fir filtering\", <i>Journal of the Chinese Institute of Engineers</i>, vol. 14, pp. 567, 1991.","links":{"crossRefLink":"https://doi.org/10.1080/02533839.1991.9677372"},"title":"An efficient and flexible bit\u2010level systolic array for inner product computation and its application to fir filtering"},{"order":"19","displayText":"L. Borghesi, E. Giuliano, G. Musso, F. Cabiati, P. Ottonello, \"Programmable modified systolic array for fast one- and two-dimensional convolutions\", <i>Journal of the Optical Society of America A</i>, vol. 3, pp. 1561, 1986.","links":{"crossRefLink":"https://doi.org/10.1364/JOSAA.3.001561"},"title":"Programmable modified systolic array for fast one- and two-dimensional convolutions"},{"order":"20","displayText":"Nikolay Petkov, <i>Recent Issues in Pattern Analysis and Recognition</i>, vol. 399, pp. 121, 1989.","links":{"crossRefLink":"https://doi.org/10.1007/3-540-51815-0_48"},"title":""}]},"formulaStrippedArticleTitle":"Serial/Parallel Convolvers","nonIeeeCitationCount":"20","contentTypeDisplay":"Journals","patentCitationCount":"3","mlTime":"PT0.563413S","lastupdate":"2021-11-20","title":"Serial/Parallel Convolvers","contentType":"periodicals","ieeeCitationCount":"24","publicationNumber":"12"},{"_id":5009340,"paperCitations":{"ieee":[{"order":"1","displayText":"T. Nakatani, S.-T. Huang, B.W. Arden, S.K. Tripathi, \"K-way bitonic sort\", <i>Computers IEEE Transactions on</i>, vol. 38, no. 2, pp. 283-288, 1989.","links":{"documentLink":"/document/16506","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=16506","pdfSize":"448KB"},"title":"K-way bitonic sort"},{"order":"2","displayText":"H.M. Alnuweiri, V.K. Prasanna Kumar, \"Optimal VLSI sorting with reduced number of processors\", <i>Computers IEEE Transactions on</i>, vol. 40, no. 1, pp. 105-110, 1991.","links":{"documentLink":"/document/67326","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=67326","pdfSize":"693KB"},"title":"Optimal VLSI sorting with reduced number of processors"},{"order":"3","displayText":"M.J. Irwin, R.M. Owens, \"A two-dimensional distributed logic architecture\", <i>Computers IEEE Transactions on</i>, vol. 40, no. 10, pp. 1094-1101, 1991.","links":{"documentLink":"/document/93742","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=93742","pdfSize":"523KB"},"title":"A two-dimensional, distributed logic architecture"},{"order":"4","displayText":"M. Vishwanath, R.M. Owens, M.J. Irwin, \"The Arithmetic Cube: error analysis and simulation\", <i>Application Specific Array Processors 1991. Proceedings of the International Conference on</i>, pp. 129-143, 1991.","links":{"documentLink":"/document/238888","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=238888","pdfSize":"436KB"},"title":"The Arithmetic Cube: error analysis and simulation"},{"order":"5","displayText":"Xie Hongwei, Xue Yafeng, \"An Improved Parallel Sorting Algorithm for Odd Sequence\", <i>Advanced Computer Theory and Engineering 2008. ICACTE '08. International Conference on</i>, pp. 356-360, 2008.","links":{"documentLink":"/document/4736981","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=4736981","pdfSize":"351KB"},"title":"An Improved Parallel Sorting Algorithm for Odd Sequence"},{"order":"6","displayText":"M.J. Irwin, R.M. Owens, \"A two-dimensional distributed logic processor for machine vision\", <i>Acoustics Speech and Signal Processing 1990. ICASSP-90. 1990 International Conference on</i>, pp. 945-948 vol.2, 1990.","links":{"documentLink":"/document/116015","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=116015","pdfSize":"330KB"},"title":"A two-dimensional, distributed logic processor for machine vision"},{"order":"7","displayText":"Amin Farmahini-Farahani, Anthony Gregerson, Michael Schulte, Katherine Compton, \"Modular high-throughput and low-latency sorting units for FPGAs in the Large Hadron Collider\", <i>Application Specific Processors (SASP) 2011 IEEE 9th Symposium on</i>, pp. 38-45, 2011.","links":{"documentLink":"/document/5941075","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=5941075","pdfSize":"275KB"},"title":"Modular high-throughput and low-latency sorting units for FPGAs in the Large Hadron Collider"},{"order":"8","displayText":"Robert Michael Owens, Mary Jane Irwin, \"The Arithmetic Cube\", <i>Computers IEEE Transactions on</i>, vol. C-36, no. 11, pp. 1342-1348, 1987.","links":{"documentLink":"/document/5009473","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=5009473","pdfSize":"1589KB"},"title":"The Arithmetic Cube"}],"nonIeee":[{"order":"1","displayText":"Qingshi Gao, Zhiyong Liu, \"Sloping-and-shaking\", <i>Science in China Series E: Technological Sciences</i>, vol. 40, pp. 225, 1997.","links":{"crossRefLink":"https://doi.org/10.1007/BF02916597"},"title":"Sloping-and-shaking"},{"order":"2","displayText":"SELIM G. AKL, <i>Parallel Sorting Algorithms</i>, pp. 211, 1985.","links":{"crossRefLink":"https://doi.org/10.1016/B978-0-12-047680-0.50016-7"},"title":""},{"order":"3","displayText":"Alberto Colavita, Enzo Mumolo, Gabriele Capello, \"A novel sorting algorithm and its application to a gamma-ray telescope asynchronous data acquisition system\", <i>Nuclear Instruments and Methods in Physics Research Section A: Accelerators, Spectrometers, Detectors and Associated Equipment</i>, vol. 394, pp. 374, 1997.","links":{"crossRefLink":"https://doi.org/10.1016/S0168-9002(97)00567-6"},"title":"A novel sorting algorithm and its application to a gamma-ray telescope asynchronous data acquisition system"}]},"formulaStrippedArticleTitle":"VLSI Sorting with Reduced Hardware","nonIeeeCitationCount":"3","contentTypeDisplay":"Journals","patentCitationCount":"0","mlTime":"PT0.181165S","lastupdate":"2021-07-23","title":"VLSI Sorting with Reduced Hardware","contentType":"periodicals","ieeeCitationCount":"8","publicationNumber":"12"},{"_id":5009358,"paperCitations":{"ieee":[{"order":"1","displayText":"H. Brunner, A. Curiger, M. Hofstetter, \"On computing multiplicative inverses in GF(2/sup m/)\", <i>Computers IEEE Transactions on</i>, vol. 42, no. 8, pp. 1010-1015, 1993.","links":{"documentLink":"/document/238496","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=238496","pdfSize":"539KB"},"title":"On computing multiplicative inverses in GF(2/sup m/)"},{"order":"2","displayText":"D.M. Mandelbaum, \"On iterative arrays for the Euclidean algorithm over finite fields\", <i>Computers IEEE Transactions on</i>, vol. 38, no. 10, pp. 1473-1478, 1989.","links":{"documentLink":"/document/35844","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=35844","pdfSize":"389KB"},"title":"On iterative arrays for the Euclidean algorithm over finite fields"},{"order":"3","displayText":"M.A. Hasan, \"Double-basis multiplicative inversion over GF(2/sup m/)\", <i>Computers IEEE Transactions on</i>, vol. 47, no. 9, pp. 960-970, 1998.","links":{"documentLink":"/document/713315","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=713315","pdfSize":"215KB"},"title":"Double-basis multiplicative inversion over GF(2/sup m/)"},{"order":"4","displayText":"T. Denayer, E. Vanzieleghem, P.G.A. Jespers, \"A class of multiprocessors for real-time image and multidimensional signal processing\", <i>Solid-State Circuits IEEE Journal of</i>, vol. 23, no. 3, pp. 630-638, 1988.","links":{"documentLink":"/document/300","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=300","pdfSize":"857KB"},"title":"A class of multiprocessors for real-time image and multidimensional signal processing"},{"order":"5","displayText":"K.J. Ray Liu, An-Yeu Wu, A. Raghupathy, Jie Chen, \"Algorithm-based low-power and high-performance multimedia signal processing\", <i>Proceedings of the IEEE</i>, vol. 86, no. 6, pp. 1155-1202, 1998.","links":{"documentLink":"/document/687834","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=687834","pdfSize":"1197KB"},"title":"Algorithm-based low-power and high-performance multimedia signal processing"},{"order":"6","displayText":"Yong-Jin Jeong, W. Burleson, \"VLSI array synthesis for polynomial GCD computation and application to finite field division\", <i>Circuits and Systems I: Fundamental Theory and Applications IEEE Transactions on</i>, vol. 41, no. 12, pp. 891-897, 1994.","links":{"documentLink":"/document/340851","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=340851","pdfSize":"719KB"},"title":"VLSI array synthesis for polynomial GCD computation and application to finite field division"},{"order":"7","displayText":"Chih-Tsun Huang, Cheng-Wen Wu, \"High-speed easily testable Galois-field inverter\", <i>Circuits and Systems II: Analog and Digital Signal Processing IEEE Transactions on</i>, vol. 47, no. 9, pp. 909-918, 2000.","links":{"documentLink":"/document/868459","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=868459","pdfSize":"317KB"},"title":"High-speed easily testable Galois-field inverter"},{"order":"8","displayText":"A. Raghupathy, K.J.R. Liu, \"Algorithm-based low-power/high-speed Reed-Solomon decoder design\", <i>Circuits and Systems II: Analog and Digital Signal Processing IEEE Transactions on</i>, vol. 47, no. 11, pp. 1254-1270, 2000.","links":{"documentLink":"/document/885132","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=885132","pdfSize":"477KB"},"title":"Algorithm-based low-power/high-speed Reed-Solomon decoder design"},{"order":"9","displayText":"A. Guyot, \"OCAPI: architecture of a VLSI coprocessor for the GCD and the extended GCD of large numbers\", <i>Computer Arithmetic 1991. Proceedings. 10th IEEE Symposium on</i>, pp. 226-231, 1991.","links":{"documentLink":"/document/145564","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=145564","pdfSize":"395KB"},"title":"OCAPI: architecture of a VLSI coprocessor for the GCD and the extended GCD of large numbers"},{"order":"10","displayText":"T. Jebelean, \"Comparing several GCD algorithms\", <i>Computer Arithmetic 1993. Proceedings. 11th Symposium on</i>, pp. 180-185, 1993.","links":{"documentLink":"/document/378094","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=378094","pdfSize":"370KB"},"title":"Comparing several GCD algorithms"},{"order":"11","displayText":"R. Doyle, P. Fitzpatrick, J. Nelson, \"An improved systolic extended Euclidean algorithm for Reed-Solomon decoding: design and implementation\", <i>Application Specific Array Processors 1990. Proceedings of the International Conference on</i>, pp. 448-456, 1990.","links":{"documentLink":"/document/145480","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=145480","pdfSize":"289KB"},"title":"An improved systolic extended Euclidean algorithm for Reed-Solomon decoding: design and implementation"},{"order":"12","displayText":"T. Jebelean, \"Systolic normalization of rational numbers\", <i>Application-Specific Array Processors 1993. Proceedings. International Conference on</i>, pp. 502-513, 1993.","links":{"documentLink":"/document/397170","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=397170","pdfSize":"539KB"},"title":"Systolic normalization of rational numbers"},{"order":"13","displayText":"Y. Jeong, W. Burleson, \"VLSI array synthesis for polynomial GCD computation\", <i>Application-Specific Array Processors 1993. Proceedings. International Conference on</i>, pp. 536-547, 1993.","links":{"documentLink":"/document/397173","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=397173","pdfSize":"591KB"},"title":"VLSI array synthesis for polynomial GCD computation"},{"order":"14","displayText":"Yu-Chun Chuang, Cheng-Wen Wu, \"On-line error detection schemes for a systolic finite-field inverter\", <i>Test Symposium 1998. ATS '98. Proceedings. Seventh Asian</i>, pp. 301-305, 1998.","links":{"documentLink":"/document/741629","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=741629","pdfSize":"418KB"},"title":"On-line error detection schemes for a systolic finite-field inverter"},{"order":"15","displayText":"M.A. Hasan, \"Double-basis inversion in GF(2/sup m/)\", <i>Electrical and Computer Engineering 1995. Canadian Conference on</i>, vol. 1, pp. 229-232 vol.1, 1995.","links":{"documentLink":"/document/528116","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=528116","pdfSize":"362KB"},"title":"Double-basis inversion in GF(2/sup m/)"},{"order":"16","displayText":"Ibrahim H. Hazmi, Fayez Gebali, \"Systolic design space exploration of polynomial division over GF(m2)\", <i>Electrical and Computer Engineering (CCECE) 2017 IEEE 30th Canadian Conference on</i>, pp. 1-6, 2017.","links":{"documentLink":"/document/7946812","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=7946812","pdfSize":"2197KB"},"title":"Systolic design space exploration of polynomial division over GF(m2)"},{"order":"17","displayText":"N. Demassieux, F. Jutand, M. Muller, \"A 10 MHz (255 223) Reed-Solomon decoder\", <i>Custom Integrated Circuits Conference 1988. Proceedings of the IEEE 1988</i>, pp. 17.6/1-17.6/4, 1988.","links":{"documentLink":"/document/20889","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=20889","pdfSize":"324KB"},"title":"A 10 MHz (255, 223) Reed-Solomon decoder"},{"order":"18","displayText":"P. Tong, \"A 40-MHz encoder-decoder chip generated by a Reed-Solomon code compiler\", <i>Custom Integrated Circuits Conference 1990. Proceedings of the IEEE 1990</i>, pp. 13.5/1-13.5/4, 1990.","links":{"documentLink":"/document/124728","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=124728","pdfSize":"259KB"},"title":"A 40-MHz encoder-decoder chip generated by a Reed-Solomon code compiler"},{"order":"19","displayText":"Chih-Tsun Huang, Cheng-Wen Wu, \"High-speed C-testable systolic array design for Galois-field inversion\", <i>European Design and Test Conference 1997. ED&TC 97. Proceedings</i>, pp. 342-346, 1997.","links":{"documentLink":"/document/582380","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=582380","pdfSize":"488KB"},"title":"High-speed C-testable systolic array design for Galois-field inversion"},{"order":"20","displayText":"R. Bouraoui, A. Guyot, \"A Circuit for GCD and Extended GCD Calculation With Unlimited Precision\", <i>Solid-State Circuits Conference 1992. ESSCIRC '92. Eighteenth European</i>, pp. 299-302, 1992.","links":{"documentLink":"/document/5468172","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=5468172","pdfSize":"580KB"},"title":"A Circuit for GCD and Extended GCD Calculation With Unlimited Precision"},{"order":"21","displayText":"J.-P. Deschamps, G. Sutler, \"Finite field division implementation\", <i>Field Programmable Logic and Applications 2005. International Conference on </i>, pp. 670-674, 2005.","links":{"documentLink":"/document/1515810","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=1515810","pdfSize":"154KB"},"title":"Finite field division implementation"},{"order":"22","displayText":"Hung-Wei Chen, Jiin-Chuan Wu, Gwo-Sheng Huang, Ji-Chien Lee, Shin-Shi Chang, \"A new VLSI architecture of Reed Solomon decoder with erasure function\", <i>Global Telecommunications Conference 1995. GLOBECOM '95. IEEE</i>, vol. 2, pp. 1455-1459 vol.2, 1995.","links":{"documentLink":"/document/502643","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=502643","pdfSize":"397KB"},"title":"A new VLSI architecture of Reed Solomon decoder with erasure function"},{"order":"23","displayText":"Junfeng Fan, Ingrid Verbauwhede, \"Extended abstract: Unified digit-serial multiplier/inverter in finite field GF(2m)\", <i>Hardware-Oriented Security and Trust 2008. HOST 2008. IEEE International Workshop on</i>, pp. 72-75, 2008.","links":{"documentLink":"/document/4559055","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=4559055","pdfSize":"285KB"},"title":"Extended abstract: Unified digit-serial multiplier/inverter in finite field GF(2m)"},{"order":"24","displayText":"A.E. Cohen, K.K. Parhi, \"A new reconfigurable bit-serial systolic divider for GF(2/sup m/) and GF(p)\", <i>Acoustics Speech and Signal Processing 2005. Proceedings. (ICASSP '05). IEEE International Conference on</i>, vol. 5, pp. v/105-v/108 Vol. 5, 2005.","links":{"documentLink":"/document/1416251","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=1416251","pdfSize":"245KB"},"title":"A new reconfigurable bit-serial systolic divider for GF(2/sup m/) and GF(p)"},{"order":"25","displayText":"B. Arambepola, S. Choomchuay, \"VLSI array architecture for Reed-Solomon decoding\", <i>Circuits and Systems 1991. IEEE International Sympoisum on</i>, pp. 2963-2966 vol.5, 1991.","links":{"documentLink":"/document/176167","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=176167","pdfSize":"361KB"},"title":"VLSI array architecture for Reed-Solomon decoding"},{"order":"26","displayText":"Wen-Ching Lin, Ming-Der Shieh, Chien-Ming Wu, \"Design of high-speed bit-serial divider in GF(2m)\", <i>Circuits and Systems (ISCAS) Proceedings of 2010 IEEE International Symposium on</i>, pp. 713-716, 2010.","links":{"documentLink":"/document/5537479","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=5537479","pdfSize":"287KB"},"title":"Design of high-speed bit-serial divider in GF(2m)"},{"order":"27","displayText":"Dilip V. Sarwate, Zhiyuan Yan, \"Modified Euclidean algorithms for decoding Reed-Solomon codes\", <i>Information Theory 2009. ISIT 2009. IEEE International Symposium on</i>, pp. 1398-1402, 2009.","links":{"documentLink":"/document/5205901","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=5205901","pdfSize":"589KB"},"title":"Modified Euclidean algorithms for decoding Reed-Solomon codes"},{"order":"28","displayText":"Otac\u00edlio de Ara\u00fajo Ramos Neto, Antonio Carlos Cavalcanti, Ruy Alberto Pisani Altafim, \"Comparison between three RTL implementations of the multiplicative inverse calculation of galois field elements based on a standard cells library\", <i>VLSI (ISVLSI) 2013 IEEE Computer Society Annual Symposium on</i>, pp. 206-211, 2013.","links":{"documentLink":"/document/6654660","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=6654660","pdfSize":"588KB"},"title":"Comparison between three RTL implementations of the multiplicative inverse calculation of galois field elements based on a standard cells library"},{"order":"29","displayText":"Youshi Xu, \"A modified Euclidean algorithm and the VLSI implementation\", <i>Electrotechnical Conference 1996. MELECON '96. 8th Mediterranean</i>, vol. 3, pp. 1324-1327 vol.3, 1996.","links":{"documentLink":"/document/551191","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=551191","pdfSize":"265KB"},"title":"A modified Euclidean algorithm and the VLSI implementation"},{"order":"30","displayText":"George Purdy, Carla Purdy, Kiran Vedantam, \"Two Binary Algorithms for Calculating the Jacobi Symbol and a Fast Systolic Implementation in Hardware\", <i>Circuits and Systems 2006. MWSCAS '06. 49th IEEE International Midwest Symposium on</i>, vol. 1, pp. 428-432, 2006.","links":{"documentLink":"/document/4267167","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=4267167","pdfSize":"1202KB"},"title":"Two Binary Algorithms for Calculating the Jacobi Symbol and a Fast Systolic Implementation in Hardware"}],"nonIeee":[{"order":"1","displayText":"Guerric Meurice de Dormale, Jean-Jacques Quisquater, <i>Reconfigurable Computing: Architectures and Applications</i>, vol. 3985, pp. 370, 2006.","links":{"crossRefLink":"https://doi.org/10.1007/11802839_45"},"title":""},{"order":"2","displayText":"Junfeng Fan, Lejla Batina, Ingrid Verbauwhede, <i>Selected Areas in Cryptography</i>, vol. 5381, pp. 387, 2009.","links":{"crossRefLink":"https://doi.org/10.1007/978-3-642-04159-4_25"},"title":""},{"order":"3","displayText":"J. Rif\ufffd, J. Borrell, \"A fast algorithm to compute irreducible and primitive polynomials in finite fields\", <i>Mathematical Systems Theory</i>, vol. 28, pp. 13, 1995.","links":{"crossRefLink":"https://doi.org/10.1007/BF01294593"},"title":"A fast algorithm to compute irreducible and primitive polynomials in finite fields"},{"order":"4","displayText":"C.B. Yang, R.C.T. Lee, \"The mapping of 2-D array processors to 1-D array processors\", <i>Parallel Computing</i>, vol. 3, pp. 217, 1986.","links":{"crossRefLink":"https://doi.org/10.1016/0167-8191(86)90021-9"},"title":"The mapping of 2-D array processors to 1-D array processors"},{"order":"5","displayText":"G.M. Megson, O. Brudaru, D. Comish, \"Systolic designs for Aitken's root finding method\", <i>Parallel Computing</i>, vol. 18, pp. 415, 1992.","links":{"crossRefLink":"https://doi.org/10.1016/0167-8191(92)90137-V"},"title":"Systolic designs for Aitken's root finding method"},{"order":"6","displayText":"A.W. Bojanczyk, R.P. Brent, \"A systolic algorithm for extended GCD computation\", <i>Computers & Mathematics with Applications</i>, vol. 14, pp. 233, 1987.","links":{"crossRefLink":"https://doi.org/10.1016/0898-1221(87)90130-1"},"title":"A systolic algorithm for extended GCD computation"},{"order":"7","displayText":"Z. Yan, D.V. Sarwate, Z. Liu, \"High-speed systolic architectures for finite field inversion\", <i>Integration, the VLSI Journal</i>, vol. 38, pp. 383, 2005.","links":{"crossRefLink":"https://doi.org/10.1016/j.vlsi.2004.07.006"},"title":"High-speed systolic architectures for finite field inversion"},{"order":"8","displayText":"Junfeng Fan, Lejla Batina, Ingrid Verbauwhede, \"Design and design methods for unified multiplier and inverter and its application for HECC\", <i>Integration, the VLSI Journal</i>, vol. 44, pp. 280, 2011.","links":{"crossRefLink":"https://doi.org/10.1016/j.vlsi.2011.04.001"},"title":"Design and design methods for unified multiplier and inverter and its application for HECC"},{"order":"9","displayText":"A. Byrne, E. Popovici, W.P. Marnane, \"Versatile processor for GF(pm) arithmetic for use in cryptographic applications\", <i>IET Computers & Digital Techniques</i>, vol. 2, pp. 253, 2008.","links":{"crossRefLink":"https://doi.org/10.1049/iet-cdt:20070077"},"title":"Versatile processor for GF(pm) arithmetic for use in cryptographic applications"},{"order":"10","displayText":"T. Kerins, W.P. Marnane, E.M. Popovici, P.S.L.M. Barreto, \"Hardware accelerators for pairing based cryptosystems\", <i>IEE Proceedings - Information Security</i>, vol. 152, pp. 47, 2005.","links":{"crossRefLink":"https://doi.org/10.1049/ip-ifs:20055009"},"title":"Hardware accelerators for pairing based cryptosystems"},{"order":"11","displayText":"Z. Yan, D.V. Sarwate, Z. Liu, \"Hardware-efficient systolic architectures for inversion in GF(2m)\", <i>IEE Proceedings - Information Security</i>, vol. 152, pp. 31, 2005.","links":{"crossRefLink":"https://doi.org/10.1049/ip-ifs:20055017"},"title":"Hardware-efficient systolic architectures for inversion in GF(2m)"},{"order":"12","displayText":"G. Meurice De Dormale, J.-J. Quisquater, \"Area and time trade-offs for iterative modular division over GF(2m): novel algorithm and implementations on FPGA\", <i>International Journal of Electronics</i>, vol. 94, pp. 515, 2007.","links":{"crossRefLink":"https://doi.org/10.1080/00207210701292886"},"title":"Area and time trade-offs for iterative modular division over GF(2m): novel algorithm and implementations on FPGA"},{"order":"13","displayText":"G. H. Norton, \"Precise Analyses of the Right- and Left-Shift Greatest Common Divisor Algorithms for $GF(q)[x]$\", <i>SIAM Journal on Computing</i>, vol. 18, pp. 608, 1989.","links":{"crossRefLink":"https://doi.org/10.1137/0218042"},"title":"Precise Analyses of the Right- and Left-Shift Greatest Common Divisor Algorithms for $GF(q)[x]$"},{"order":"14","displayText":"Dionathan Nakamura, Routo Terada, <i>Progress in Cryptology - LATINCRYPT 2014</i>, vol. 8895, pp. 146, 2015.","links":{"crossRefLink":"https://doi.org/10.1007/978-3-319-16295-9_8"},"title":""},{"order":"15","displayText":"Tomik Yaghoobian, Ian F. Blake, \"Two new decoding algorithms for Reed-Solomon codes\", <i>Applicable Algebra in Engineering, Communication and Computing</i>, vol. 5, pp. 23, 1994.","links":{"crossRefLink":"https://doi.org/10.1007/BF01196623"},"title":"Two new decoding algorithms for Reed-Solomon codes"},{"order":"16","displayText":"Menouer Diab, <i>Applied Algebra, Algebraic Algorithms and Error-Correcting Codes</i>, vol. 539, pp. 140, 1991.","links":{"crossRefLink":"https://doi.org/10.1007/3-540-54522-0_103"},"title":""},{"order":"17","displayText":"Atef Ibrahim, \"Scalable digit-serial processor array architecture for finite field division\", <i>Microelectronics Journal</i>, 2019.","links":{"crossRefLink":"https://doi.org/10.1016/j.mejo.2019.01.011"},"title":"Scalable digit-serial processor array architecture for finite field division"},{"order":"18","displayText":"Arnold L. Rosenberg, <i>Handbook of Nature-Inspired and Innovative Computing</i>, pp. 1, 2006.","links":{"crossRefLink":"https://doi.org/10.1007/0-387-27705-6_1"},"title":""},{"order":"19","displayText":"Karim Bigou, Arnaud Tisserand, <i>Cryptographic Hardware and Embedded Systems - CHES 2013</i>, vol. 8086, pp. 233, 2013.","links":{"crossRefLink":"https://doi.org/10.1007/978-3-642-40349-1_14"},"title":""},{"order":"20","displayText":"Qasem Abu Al-Haija, Ibrahim Marouf, Mohammad M. Asad, Kamal Al Nasr, \"Implementing a lightweight Schmidt-Samoa cryptosystem (SSC) for sensory communications\", <i>International Journal on Smart Sensing and Intelligent Systems</i>, vol. 12, pp. 1, 2019.","links":{"crossRefLink":"https://doi.org/10.21307/ijssis-2019-006"},"title":"Implementing a lightweight Schmidt-Samoa cryptosystem (SSC) for sensory communications"}]},"formulaStrippedArticleTitle":"Systolic VLSI Arrays for Polynomial GCD Computation","nonIeeeCitationCount":"20","contentTypeDisplay":"Journals","patentCitationCount":"5","mlTime":"PT0.72282S","lastupdate":"2021-10-05","title":"Systolic VLSI Arrays for Polynomial GCD Computation","contentType":"periodicals","ieeeCitationCount":"47","publicationNumber":"12"},{"_id":5009359,"paperCitations":{"ieee":[{"order":"1","displayText":"B. Bose, S. Al-Bassam, \"Byte unidirectional error correcting and detecting codes\", <i>Computers IEEE Transactions on</i>, vol. 41, no. 12, pp. 1601-1606, 1992.","links":{"documentLink":"/document/214669","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=214669","pdfSize":"524KB"},"title":"Byte unidirectional error correcting and detecting codes"},{"order":"2","displayText":"L.A. Dunning, G. Dial, M.R. Varanasi, \"Unidirectional byte error detecting codes for computer memory systems\", <i>Computers IEEE Transactions on</i>, vol. 39, no. 4, pp. 592-595, 1990.","links":{"documentLink":"/document/54856","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=54856","pdfSize":"430KB"},"title":"Unidirectional byte error detecting codes for computer memory systems"},{"order":"3","displayText":"J.-P. Boly, W.J. van Gils, \"Codes for combined symbol and digit error control\", <i>Information Theory IEEE Transactions on</i>, vol. 34, no. 5, pp. 1286-1307, 1988.","links":{"documentLink":"/document/21259","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=21259","pdfSize":"1987KB"},"title":"Codes for combined symbol and digit error control"},{"order":"4","displayText":"L. Penzo, D. Sciuto, C. Silvano, \"Construction techniques for systematic SEC-DED codes with single byte error detection and partial correction capability for computer memory systems\", <i>Information Theory IEEE Transactions on</i>, vol. 41, no. 2, pp. 584-591, 1995.","links":{"documentLink":"/document/370159","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=370159","pdfSize":"1172KB"},"title":"Construction techniques for systematic SEC-DED codes with single byte error detection and partial correction capability for computer memory systems"},{"order":"5","displayText":"W.E. Clark, L.A. Dunning, D.G. Rogers, \"The construction of some bit and byte error control codes using partial Steiner systems\", <i>Information Theory IEEE Transactions on</i>, vol. 35, no. 6, pp. 1305-1310, 1989.","links":{"documentLink":"/document/45289","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=45289","pdfSize":"718KB"},"title":"The construction of some bit and byte error control codes using partial Steiner systems"},{"order":"6","displayText":"A.A. Davydov, L.M. Tombak, \"An alternative to the Hamming code in the class of SEC-DED codes in semiconductor memory\", <i>Information Theory IEEE Transactions on</i>, vol. 37, no. 3, pp. 897-902, 1991.","links":{"documentLink":"/document/79958","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=79958","pdfSize":"538KB"},"title":"An alternative to the Hamming code in the class of SEC-DED codes in semiconductor memory"},{"order":"7","displayText":"E. Fujiwara, D.K. Pradhan, \"Error-control coding in computers\", <i>Computer</i>, vol. 23, no. 7, pp. 63-72, 1990.","links":{"documentLink":"/document/56853","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=56853","pdfSize":"830KB"},"title":"Error-control coding in computers"},{"order":"8","displayText":"F. Fummi, D. Sciuto, C. Silvano, \"Automatic generation of error control codes for computer applications\", <i>Very Large Scale Integration (VLSI) Systems IEEE Transactions on</i>, vol. 6, no. 3, pp. 502-506, 1998.","links":{"documentLink":"/document/711322","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=711322","pdfSize":"136KB"},"title":"Automatic generation of error control codes for computer applications"},{"order":"9","displayText":"L.A. Dunning, G. Dial, M. Varanasi, \"Unidirectional 9-bit byte error detecting codes for computer memory systems\", <i>Fault-Tolerant Computing 1989. FTCS-19. Digest of Papers. Nineteenth International Symposium on</i>, pp. 216-221, 1989.","links":{"documentLink":"/document/105569","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=105569","pdfSize":"438KB"},"title":"Unidirectional 9-bit byte error detecting codes for computer memory systems"},{"order":"10","displayText":"B. Bose, \"Byte unidirectional error correcting codes\", <i>Fault-Tolerant Computing 1989. FTCS-19. Digest of Papers. Nineteenth International Symposium on</i>, pp. 222-228, 1989.","links":{"documentLink":"/document/105570","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=105570","pdfSize":"383KB"},"title":"Byte unidirectional error correcting codes"},{"order":"11","displayText":"T.R.N. Rao, G.L. Feng, M.S. Kolluru, \"Efficient multiple undirectional byte error-detecting codes for computer memory systems\", <i>Fault-Tolerant Computing 1992. FTCS-22. Digest of Papers. Twenty-Second International Symposium on</i>, pp. 502-509, 1992.","links":{"documentLink":"/document/243583","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=243583","pdfSize":"425KB"},"title":"Efficient multiple undirectional byte error-detecting codes for computer memory systems"},{"order":"12","displayText":"L.A. Dunning, \"A SEC-BED-DED code with byte plus bit error detection\", <i>Fault-Tolerant Computing 1994. FTCS-24. Digest of Papers. Twenty-Fourth International Symposium on</i>, pp. 208-211, 1994.","links":{"documentLink":"/document/315640","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=315640","pdfSize":"313KB"},"title":"A SEC-BED-DED code with byte plus bit error detection"},{"order":"13","displayText":"N. Saxena, Chien Chen, R. Swami, H. Osone, S. Thusoo, D. Lyon, D. Chang, A. Dharmaraj, N. Patkar, Y. Lu, B. Chia, \"Error detection and handling in a superscalar speculative out-of-order execution processor system\", <i>Fault-Tolerant Computing 1995. FTCS-25. Digest of Papers. Twenty-Fifth International Symposium on</i>, pp. 464-471, 1995.","links":{"documentLink":"/document/466952","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=466952","pdfSize":"787KB"},"title":"Error detection and handling in a superscalar, speculative out-of-order execution processor system"},{"order":"14","displayText":"R. Johansson, \"Two error-detecting and correcting circuits for space applications\", <i>Fault Tolerant Computing 1996. Proceedings of Annual Symposium on</i>, pp. 436-439, 1996.","links":{"documentLink":"/document/534630","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=534630","pdfSize":"329KB"},"title":"Two error-detecting and correcting circuits for space applications"},{"order":"15","displayText":"L. Penzo, D. Sciuto, C. Silvano, \"VLSI design of systematic odd-weight-column byte error detecting SEC-DED codes\", <i>VLSI Design 1995. Proceedings of the 8th International Conference on</i>, pp. 156-160, 1995.","links":{"documentLink":"/document/512096","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=512096","pdfSize":"624KB"},"title":"VLSI design of systematic odd-weight-column byte error detecting SEC-DED codes"},{"order":"16","displayText":"G. Umanesan, E. Fujiwara, \"A class of random multiple bits in a byte error correcting (S/sub t/b/EC) codes for semiconductor memory systems\", <i>Dependable Computing 2002. Proceedings. 2002 Pacific Rim International Symposium on</i>, pp. 247-254, 2002.","links":{"documentLink":"/document/1185644","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=1185644","pdfSize":"265KB"},"title":"A class of random multiple bits in a byte error correcting (S/sub t/b/EC) codes for semiconductor memory systems"},{"order":"17","displayText":"R.P. Colwell, W.E. Hall, C.S. Joshi, D.B. Papworth, P.K. Rodman, J.E. Tornes, \"Architecture and implementation of a VLIW supercomputer\", <i>Supercomputing '90. Proceedings of</i>, pp. 910-919, 1990.","links":{"documentLink":"/document/130118","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=130118","pdfSize":"893KB"},"title":"Architecture and implementation of a VLIW supercomputer"},{"order":"18","displayText":"Larry A. Dunning, \"SEC-BED-DED Codes for Error Control in Byte-Organized Memory Systems\", <i>Computers IEEE Transactions on</i>, vol. C-34, no. 6, pp. 557-562, 1985.","links":{"documentLink":"/document/5009409","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=5009409","pdfSize":"1236KB"},"title":"SEC-BED-DED Codes for Error Control in Byte-Organized Memory Systems"},{"order":"19","displayText":"Van Gils, \"A Triple Modular Redundancy Technique Providing Multiple-Bit Error Protection Without Using Extra Redundancy\", <i>Computers IEEE Transactions on</i>, vol. C-35, no. 7, pp. 623-631, 1986.","links":{"documentLink":"/document/1676803","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=1676803","pdfSize":"2872KB"},"title":"A Triple Modular Redundancy Technique Providing Multiple-Bit Error Protection Without Using Extra Redundancy"},{"order":"20","displayText":"G. Umanesan, E. Fujiwara, \"A class of random multiple bits in a byte error correcting and single byte error detecting (S/sub t/b/EC-S/sub b/ED) codes\", <i>Computers IEEE Transactions on</i>, vol. 52, no. 7, pp. 835-847, 2003.","links":{"documentLink":"/document/1214333","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=1214333","pdfSize":"1778KB"},"title":"A class of random multiple bits in a byte error correcting and single byte error detecting (S/sub t/b/EC-S/sub b/ED) codes"}],"nonIeee":[{"order":"1","displayText":"Eiji Fujiwara, Mitsuhiko Yashiro, Tsuneo Furuya, <i>Essentials of Error-Control Coding Techniques</i>, pp. 171, 1990.","links":{"crossRefLink":"https://doi.org/10.1016/B978-0-12-370720-8.50011-8"},"title":""},{"order":"2","displayText":"W. Edwin Clark, \"Bounds on a class of partial partitions of a vector space over gf(2):a graph theoretical approach\", <i>Linear and Multilinear Algebra</i>, vol. 32, pp. 225, 1992.","links":{"crossRefLink":"https://doi.org/10.1080/03081089208818165"},"title":"Bounds on a class of partial partitions of a vector space over gf(2):a graph theoretical approach"}]},"formulaStrippedArticleTitle":"A Class of Odd-Weight-Column SEC-DED-SbED Codes for Memory System Applications","nonIeeeCitationCount":"2","contentTypeDisplay":"Journals","patentCitationCount":"16","mlTime":"PT0.391245S","lastupdate":"2021-10-02","title":"A Class of Odd-Weight-Column SEC-DED-SbED Codes for Memory System Applications","contentType":"periodicals","ieeeCitationCount":"20","publicationNumber":"12"},{"_id":5009361,"paperCitations":{"ieee":[{"order":"1","displayText":"M. Blaum, \"Systematic unidirectional burst detecting codes\", <i>Computers IEEE Transactions on</i>, vol. 37, no. 4, pp. 453-457, 1988.","links":{"documentLink":"/document/2190","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=2190","pdfSize":"480KB"},"title":"Systematic unidirectional burst detecting codes"},{"order":"2","displayText":"Jien-Chung Lo, \"A hyper optimal encoding scheme for self-checking circuits\", <i>Computers IEEE Transactions on</i>, vol. 45, no. 9, pp. 1022-1030, 1996.","links":{"documentLink":"/document/537125","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=537125","pdfSize":"878KB"},"title":"A hyper optimal encoding scheme for self-checking circuits"},{"order":"3","displayText":"B. Bose, \"On unordered codes\", <i>Computers IEEE Transactions on</i>, vol. 40, no. 2, pp. 125-131, 1991.","links":{"documentLink":"/document/73583","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=73583","pdfSize":"599KB"},"title":"On unordered codes"},{"order":"4","displayText":"B. Bose, S.A. Al-Bassam, \"On systematic single asymmetric error-correcting codes\", <i>Information Theory IEEE Transactions on</i>, vol. 46, no. 2, pp. 669-672, 2000.","links":{"documentLink":"/document/825839","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=825839","pdfSize":"138KB"},"title":"On systematic single asymmetric error-correcting codes"},{"order":"5","displayText":"N.K. Jha, S.-J. Wang, \"Design and synthesis of self-checking VLSI circuits\", <i>Computer-Aided Design of Integrated Circuits and Systems IEEE Transactions on</i>, vol. 12, no. 6, pp. 878-887, 1993.","links":{"documentLink":"/document/229762","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=229762","pdfSize":"1014KB"},"title":"Design and synthesis of self-checking VLSI circuits"},{"order":"6","displayText":"N.K. Jha, \"Separable codes for detecting unidirectional errors\", <i>Computer-Aided Design of Integrated Circuits and Systems IEEE Transactions on</i>, vol. 8, no. 5, pp. 571-574, 1989.","links":{"documentLink":"/document/24885","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=24885","pdfSize":"516KB"},"title":"Separable codes for detecting unidirectional errors"},{"order":"7","displayText":"S.J. Piestrak, \"Membership test logic for delay-insensitive codes\", <i>Advanced Research in Asynchronous Circuits and Systems 1998. Proceedings. 1998 Fourth International Symposium on</i>, pp. 194-204, 1998.","links":{"documentLink":"/document/666505","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=666505","pdfSize":"219KB"},"title":"Membership test logic for delay-insensitive codes"},{"order":"8","displayText":"Melinda Y. Agyekum, Steven M. Nowick, \"A delay-insensitive bus-invert code and hardware support for robust asynchronous global communication\", <i>Design Automation & Test in Europe Conference & Exhibition (DATE) 2011</i>, pp. 1-6, 2011.","links":{"documentLink":"/document/5763221","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=5763221","pdfSize":"356KB"},"title":"A delay-insensitive bus-invert code and hardware support for robust asynchronous global communication"},{"order":"9","displayText":"Osnat Keren, Ilya Levin, Mark Karpovsky, \"Duplication Based One-to-Many Coding for Trojan HW Detection\", <i>Defect and Fault Tolerance in VLSI Systems (DFT) 2010 IEEE 25th International Symposium on</i>, pp. 160-166, 2010.","links":{"documentLink":"/document/5634882","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=5634882","pdfSize":"196KB"},"title":"Duplication Based One-to-Many Coding for Trojan HW Detection"},{"order":"10","displayText":"C. Bolchini, F. Salice, D. Sciuto, \"Redundant faults in TSC networks: definition and removal\", <i>Defect and Fault Tolerance in VLSI Systems 1996. Proceedings. 1996 IEEE International Symposium on</i>, pp. 277-285, 1996.","links":{"documentLink":"/document/572034","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=572034","pdfSize":"509KB"},"title":"Redundant faults in TSC networks: definition and removal"},{"order":"11","displayText":"I. Levin, V. Ostrovsky, O. Keren, V. Sinelnikov, \"Cascade Scheme for Concurrent Errors Detection\", <i>Digital System Design: Architectures Methods and Tools 2006. DSD 2006. 9th EUROMICRO Conference on</i>, pp. 359-368, 2006.","links":{"documentLink":"/document/1690062","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=1690062","pdfSize":"170KB"},"title":"Cascade Scheme for Concurrent Errors Detection"},{"order":"12","displayText":"Stanislaw J. Piestrak, \"On Reducing Error Rate of Data Protected Using Systematic Unordered Codes in Asymmetric Channels\", <i>Digital System Design: Architectures Methods and Tools (DSD) 2010 13th Euromicro Conference on</i>, pp. 133-140, 2010.","links":{"documentLink":"/document/5615629","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=5615629","pdfSize":"257KB"},"title":"On Reducing Error Rate of Data Protected Using Systematic Unordered Codes in Asymmetric Channels"},{"order":"13","displayText":"I. Levin, V. Ostrovsky, S. Ostanin, \"Self-healing ability of sequential circuits\", <i>Electrical and Electronics Engineers in Israel 2002. The 22nd Convention of</i>, pp. 114-116, 2002.","links":{"documentLink":"/document/1178351","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=1178351","pdfSize":"202KB"},"title":"Self-healing ability of sequential circuits"},{"order":"14","displayText":"S. Perelman, L. Levin, V. Ostrovsky, \"Automated design of reliable checkers for control units using unidirectional error detecting codes\", <i>Electrical and Electronics Engineers in Israel 2004. Proceedings. 2004 23rd IEEE Convention of</i>, pp. 122-125, 2004.","links":{"documentLink":"/document/1361104","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=1361104","pdfSize":"275KB"},"title":"Automated design of reliable checkers for control units using unidirectional error detecting codes"},{"order":"15","displayText":"Benjamin Abramov, Vladimir Ostrovsky, Ilya Levin, \"Designing Self-checking Circuits with Smooth Power Dissipation\", <i>Electrical and Electronics Engineers in Israel 2006 IEEE 24th Convention of</i>, pp. 1-5, 2006.","links":{"documentLink":"/document/4115233","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=4115233","pdfSize":"807KB"},"title":"Designing Self-checking Circuits with Smooth Power Dissipation"},{"order":"16","displayText":"T. Nanya, M. Uchida, \"A strongly fault-secure and strongly code-disjoint realization of combinational circuits\", <i>Fault-Tolerant Computing 1989. FTCS-19. Digest of Papers. Nineteenth International Symposium on</i>, pp. 390-397, 1989.","links":{"documentLink":"/document/105601","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=105601","pdfSize":"590KB"},"title":"A strongly fault-secure and strongly code-disjoint realization of combinational circuits"},{"order":"17","displayText":"T. Nanya, S. Hatakenaka, R. Onoo, \"Design of fully exercised SFS/SCD logic networks\", <i>Fault-Tolerant Computing 1992. FTCS-22. Digest of Papers. Twenty-Second International Symposium on</i>, pp. 96-103, 1992.","links":{"documentLink":"/document/243611","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=243611","pdfSize":"634KB"},"title":"Design of fully exercised SFS/SCD logic networks"},{"order":"18","displayText":"N.K. Jha, \"Design of sufficiently strongly self-checking embedded checkers for systematic and separable codes\", <i>Computer Design: VLSI in Computers and Processors 1989. ICCD '89. Proceedings. 1989 IEEE International Conference on</i>, pp. 120-123, 1989.","links":{"documentLink":"/document/63340","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=63340","pdfSize":"361KB"},"title":"Design of sufficiently strongly self-checking embedded checkers for systematic and separable codes"},{"order":"19","displayText":"B. Parhami, \"New classes of unidirectional error-detecting codes\", <i>Computer Design: VLSI in Computers and Processors 1991. ICCD '91. Proceedings 1991 IEEE International Conference on</i>, pp. 574-577, 1991.","links":{"documentLink":"/document/139976","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=139976","pdfSize":"350KB"},"title":"New classes of unidirectional error-detecting codes"},{"order":"20","displayText":"N.K. Jha, S.-J. Wang, \"Design and synthesis of self-checking VLSI circuits and systems\", <i>Computer Design: VLSI in Computers and Processors 1991. ICCD '91. Proceedings 1991 IEEE International Conference on</i>, pp. 578-581, 1991.","links":{"documentLink":"/document/139977","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=139977","pdfSize":"337KB"},"title":"Design and synthesis of self-checking VLSI circuits and systems"},{"order":"21","displayText":"G.P. Biswas, I. Sengupta, \"Design of t-UED/AUED codes from Berger's AUED code\", <i>VLSI Design 1997. Proceedings. Tenth International Conference on</i>, pp. 364-369, 1997.","links":{"documentLink":"/document/568154","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=568154","pdfSize":"574KB"},"title":"Design of t-UED/AUED codes from Berger's AUED code"},{"order":"22","displayText":"Y. Nagata, M. Mukaidono, \"On multiple-valued separable unordered codes\", <i>Multiple-Valued Logic 1994. Proceedings. Twenty-Fourth International Symposium on</i>, pp. 350-355, 1994.","links":{"documentLink":"/document/302179","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=302179","pdfSize":"451KB"},"title":"On multiple-valued separable unordered codes"},{"order":"23","displayText":"W.K. Fuchs, C.-Y.R. Chen, J.A. Abraham, \"Concurrent error detection in highly structured logic arrays\", <i>Solid-State Circuits IEEE Journal of</i>, vol. 22, no. 4, pp. 583-594, 1987.","links":{"documentLink":"/document/1052776","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=1052776","pdfSize":"1422KB"},"title":"Concurrent error detection in highly structured logic arrays"},{"order":"24","displayText":"S. Hatakenaka, T. Nanya, \"A design method of SFS and SCD combinational circuits\", <i>Fault Tolerant Systems 1991. Proceedings. Pacific Rim International Symposium on</i>, pp. 168-173, 1991.","links":{"documentLink":"/document/212949","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=212949","pdfSize":"429KB"},"title":"A design method of SFS and SCD combinational circuits"},{"order":"25","displayText":"Bose, Der Jei Lin, \"Systematic Unidirectional Error-Detecting Codes\", <i>Computers IEEE Transactions on</i>, vol. C-34, no. 11, pp. 1026-1032, 1985.","links":{"documentLink":"/document/1676535","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=1676535","pdfSize":"2594KB"},"title":"Systematic Unidirectional Error-Detecting Codes"},{"order":"26","displayText":"Bose, \"Burst Unidirectional Error-Detecting Codes\", <i>Computers IEEE Transactions on</i>, vol. C-35, no. 4, pp. 350-353, 1986.","links":{"documentLink":"/document/1676768","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=1676768","pdfSize":"866KB"},"title":"Burst Unidirectional Error-Detecting Codes"},{"order":"27","displayText":"Stanis\u0142aw J. Piestrak, Sebastien Pillement, Olivier Sentieys, \"Designing Efficient Codecs for Bus-Invert Berger Code for Fully Asymmetric Communication\", <i>Circuits and Systems II: Express Briefs IEEE Transactions on</i>, vol. 57, no. 10, pp. 777-781, 2010.","links":{"documentLink":"/document/5586648","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=5586648","pdfSize":"328KB"},"title":"Designing Efficient Codecs for Bus-Invert Berger Code for Fully Asymmetric Communication"},{"order":"28","displayText":"S.W. Burns, N.K. Jha, \"A totally self-checking checker for a parallel unordered coding scheme\", <i>VLSI Test Symposium 1992. '10th Anniversary. Design Test and Application: ASICs and Systems-on-a-Chip' Digest of Papers. 1992 IEEE</i>, pp. 165-170, 1992.","links":{"documentLink":"/document/232743","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=232743","pdfSize":"609KB"},"title":"A totally self-checking checker for a parallel unordered coding scheme"},{"order":"29","displayText":"Georgios Tzimpragos, Jennifer Volk, Alex Wynn, James E. Smith, Timothy Sherwood, \"Superconducting Computing with Alternating Logic Elements\", <i>Computer Architecture (ISCA) 2021 ACM/IEEE 48th Annual International Symposium on</i>, pp. 651-664, 2021.","links":{"documentLink":"/document/9499888","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=9499888","pdfSize":"4280KB"},"title":"Superconducting Computing with Alternating Logic Elements"}],"nonIeee":[{"order":"1","displayText":"Sandeep Pagey, S. D. Sherlekar, G. Venkatesh, \"A methodology for the design of SFS/SCD circuits for a class of unordered codes\", <i>Journal of Electronic Testing</i>, vol. 2, pp. 261, 1991.","links":{"crossRefLink":"https://doi.org/10.1007/BF00135442"},"title":"A methodology for the design of SFS/SCD circuits for a class of unordered codes"},{"order":"2","displayText":"Steffen Tarnick, \"Single- and Double-Output Embedded Checker Architectures for Systematic Unordered Codes\u2217\", <i>Journal of Electronic Testing</i>, vol. 21, pp. 391, 2005.","links":{"crossRefLink":"https://doi.org/10.1007/s10836-005-0973-y"},"title":"Single- and Double-Output Embedded Checker Architectures for Systematic Unordered Codes\u2217"},{"order":"3","displayText":"Osnat Keren, \"One-to-Many: Context-Oriented Code for Concurrent Error Detection\", <i>Journal of Electronic Testing</i>, vol. 26, pp. 337, 2010.","links":{"crossRefLink":"https://doi.org/10.1007/s10836-009-5139-x"},"title":"One-to-Many: Context-Oriented Code for Concurrent Error Detection"},{"order":"4","displayText":"N.K. Jha, M.B. Vora, \"A t-unidirectional error-detecting systematic code\", <i>Computers & Mathematics with Applications</i>, vol. 16, pp. 705, 1988.","links":{"crossRefLink":"https://doi.org/10.1016/0898-1221(88)90006-5"},"title":"A t-unidirectional error-detecting systematic code"},{"order":"5","displayText":"S.J. Piestrak, \"General design principles of totally self-checking code-disjoint inverter-free PLAs\", <i>IEE Proceedings - Circuits Devices and Systems</i>, vol. 151, pp. 37, 2004.","links":{"crossRefLink":"https://doi.org/10.1049/ip-cds:20040206"},"title":"General design principles of totally self-checking code-disjoint inverter-free PLAs"},{"order":"6","displayText":"D. NIKOLOS, \"Invited paper t-Symmetric and d-unidirectional (d\u00a0>\u00a0t) error-detecting cyclic AN arithmetic codes\", <i>International Journal of Electronics</i>, vol. 68, pp. 1, 1990.","links":{"crossRefLink":"https://doi.org/10.1080/00207219008921143"},"title":"Invited paper t-Symmetric and d-unidirectional (d\u00a0>\u00a0t) error-detecting cyclic AN arithmetic codes"},{"order":"7","displayText":"B. B. Abramov, O. Keren, I. S. Levin, V. I. Ostrovskii, \"Constructing self-testing circuits with the use of step-by-step (cascade) control\", <i>Automation and Remote Control</i>, vol. 70, pp. 1217, 2009.","links":{"crossRefLink":"https://doi.org/10.1134/S0005117909070121"},"title":"Constructing self-testing circuits with the use of step-by-step (cascade) control"},{"order":"8","displayText":"D. M. Marcynuk, D. M. Miller, \"The OR-k method for on-line checking of programmable logic arrays\", <i>Journal of Electronic Testing</i>, vol. 3, pp. 53, 1992.","links":{"crossRefLink":"https://doi.org/10.1007/BF00159831"},"title":"The OR-k method for on-line checking of programmable logic arrays"},{"order":"9","displayText":"Jerzy W. Greblicki, Stanis\u0142aw J. Piestrak, <i>Dependable Computing \u2014 EDCC-3</i>, vol. 1667, pp. 251, 1999.","links":{"crossRefLink":"https://doi.org/10.1007/3-540-48254-7_18"},"title":""},{"order":"10","displayText":"Niraj K. Jha, Sandip Kundu, <i>Testing and Reliable Design of CMOS Circuits</i>, vol. 88, pp. 177, 1990.","links":{"crossRefLink":"https://doi.org/10.1007/978-1-4613-1525-4_6"},"title":""}]},"formulaStrippedArticleTitle":"On Separable Unordered Codes","nonIeeeCitationCount":"10","contentTypeDisplay":"Journals","patentCitationCount":"0","mlTime":"PT0.505379S","lastupdate":"2021-10-05","title":"On Separable Unordered Codes","contentType":"periodicals","ieeeCitationCount":"29","publicationNumber":"12"},{"_id":5009364,"paperCitations":{"ieee":[{"order":"1","displayText":"I. Pomeranz, Z. Kohavi, \"Polynomial complexity algorithms for increasing the testability of digital circuits by testing-module insertion\", <i>Computers IEEE Transactions on</i>, vol. 40, no. 11, pp. 1198-1213, 1991.","links":{"documentLink":"/document/102824","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=102824","pdfSize":"1295KB"},"title":"Polynomial complexity algorithms for increasing the testability of digital circuits by testing-module insertion"},{"order":"2","displayText":"S. Chakravarty, H.B. Hunt, S.S. Ravi, D.J. Rosenkrantz, \"The complexity of generating minimum test sets for PLA's and monotone combinational circuits\", <i>Computers IEEE Transactions on</i>, vol. 38, no. 6, pp. 865-869, 1989.","links":{"documentLink":"/document/24296","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=24296","pdfSize":"509KB"},"title":"The complexity of generating minimum test sets for PLA's and monotone combinational circuits"},{"order":"3","displayText":"I. Pomeranz, Z. Kohavi, \"A limited exponential complexity algorithm for increasing the testability of digital circuits by testing-module insertion\", <i>Computer-Aided Design of Integrated Circuits and Systems IEEE Transactions on</i>, vol. 11, no. 2, pp. 247-259, 1992.","links":{"documentLink":"/document/124403","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=124403","pdfSize":"1350KB"},"title":"A limited exponential complexity algorithm for increasing the testability of digital circuits by testing-module insertion"},{"order":"4","displayText":"I. Pomeranz, L.N. Reddy, S.M. Reddy, \"COMPACTEST: a method to generate compact test sets for combinational circuits\", <i>Computer-Aided Design of Integrated Circuits and Systems IEEE Transactions on</i>, vol. 12, no. 7, pp. 1040-1049, 1993.","links":{"documentLink":"/document/238040","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=238040","pdfSize":"1081KB"},"title":"COMPACTEST: a method to generate compact test sets for combinational circuits"},{"order":"5","displayText":"B. Ayari, B. Kaminska, \"A new dynamic test vector compaction for automatic test pattern generation\", <i>Computer-Aided Design of Integrated Circuits and Systems IEEE Transactions on</i>, vol. 13, no. 3, pp. 353-358, 1994.","links":{"documentLink":"/document/265676","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=265676","pdfSize":"552KB"},"title":"A new dynamic test vector compaction for automatic test pattern generation"},{"order":"6","displayText":"Jau-Shien Chang, Chen-Shang Lin, \"Test set compaction for combinational circuits\", <i>Computer-Aided Design of Integrated Circuits and Systems IEEE Transactions on</i>, vol. 14, no. 11, pp. 1370-1378, 1995.","links":{"documentLink":"/document/469663","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=469663","pdfSize":"1052KB"},"title":"Test set compaction for combinational circuits"},{"order":"7","displayText":"R.T. Stanion, D. Bhattacharya, C. Sechen, \"An efficient method for generating exhaustive test sets\", <i>Computer-Aided Design of Integrated Circuits and Systems IEEE Transactions on</i>, vol. 14, no. 12, pp. 1516-1525, 1995.","links":{"documentLink":"/document/476582","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=476582","pdfSize":"1356KB"},"title":"An efficient method for generating exhaustive test sets"},{"order":"8","displayText":"H.-J. Wunderlich, \"Multiple distributions for biased random test patterns\", <i>Computer-Aided Design of Integrated Circuits and Systems IEEE Transactions on</i>, vol. 9, no. 6, pp. 584-593, 1990.","links":{"documentLink":"/document/55187","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=55187","pdfSize":"845KB"},"title":"Multiple distributions for biased random test patterns"},{"order":"9","displayText":"Kuen-Jong Lee, Jih-Jeen Chen, Cheng-Hua Huang, \"Broadcasting test patterns to multiple circuits\", <i>Computer-Aided Design of Integrated Circuits and Systems IEEE Transactions on</i>, vol. 18, no. 12, pp. 1793-1802, 1999.","links":{"documentLink":"/document/811328","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=811328","pdfSize":"291KB"},"title":"Broadcasting test patterns to multiple circuits"},{"order":"10","displayText":"I. Hamzaoglu, J.H. Patel, \"Test set compaction algorithms for combinational circuits\", <i>Computer-Aided Design of Integrated Circuits and Systems IEEE Transactions on</i>, vol. 19, no. 8, pp. 957-963, 2000.","links":{"documentLink":"/document/856980","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=856980","pdfSize":"213KB"},"title":"Test set compaction algorithms for combinational circuits"},{"order":"11","displayText":"S.B. Akers, B. Krishnamurthy, \"Test counting: a tool for VLSI testing\", <i>Design & Test of Computers IEEE</i>, vol. 6, no. 5, pp. 58-77, 1989.","links":{"documentLink":"/document/43080","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=43080","pdfSize":"2777KB"},"title":"Test counting: a tool for VLSI testing"},{"order":"12","displayText":"J.P. Marques Silva, \"Integer programming models for optimization problems in test generation\", <i>Design Automation Conference 1998. Proceedings of the ASP-DAC '98. Asia and South Pacific</i>, pp. 481-487, 1998.","links":{"documentLink":"/document/669530","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=669530","pdfSize":"603KB"},"title":"Integer programming models for optimization problems in test generation"},{"order":"13","displayText":"Jau-Shien Chang, Chen-Shang Lin, \"Test set compaction for combinational circuits\", <i>Test Symposium 1992. (ATS '92) Proceedings. First Asian (Cat. No.TH0458-0)</i>, pp. 20-25, 1992.","links":{"documentLink":"/document/224429","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=224429","pdfSize":"474KB"},"title":"Test set compaction for combinational circuits"},{"order":"14","displayText":"Gang Zeng, H. Ito, \"Concurrent Core Test for SOC Using Shared Test Set and Scan Chain Disable\", <i>Design Automation and Test in Europe 2006. DATE '06. Proceedings </i>, vol. 1, pp. 1-6, 2006.","links":{"documentLink":"/document/1657045","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=1657045","pdfSize":"237KB"},"title":"Concurrent Core Test for SOC Using Shared Test Set and Scan Chain Disable"},{"order":"15","displayText":"L.N. Reddy, I. Pomeranz, S.M. Reddy, \"ROTCO: a reverse order test compaction technique\", <i>Euro ASIC '92 Proceedings.</i>, pp. 189-194, 1992.","links":{"documentLink":"/document/228026","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=228026","pdfSize":"449KB"},"title":"ROTCO: a reverse order test compaction technique"},{"order":"16","displayText":"I. Hamzaoglu, J.H. Patel, \"Reducing test application time for full scan embedded cores\", <i>Fault-Tolerant Computing 1999. Digest of Papers. Twenty-Ninth Annual International Symposium on</i>, pp. 260-267, 1999.","links":{"documentLink":"/document/781060","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=781060","pdfSize":"202KB"},"title":"Reducing test application time for full scan embedded cores"},{"order":"17","displayText":"P.F. Flores, H.C. Neto, J.P. Marques-Silva, \"On applying set covering models to test set compaction\", <i>VLSI 1999. Proceedings. Ninth Great Lakes Symposium on</i>, pp. 8-11, 1999.","links":{"documentLink":"/document/757365","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=757365","pdfSize":"28KB"},"title":"On applying set covering models to test set compaction"},{"order":"18","displayText":"R. Bevacqua, F. Ferrandi, F. Fummi, L. Guerrazzi, \"Implicit test sequences compaction for decreasing test application cost\", <i>Computer Design: VLSI in Computers and Processors 1996. ICCD '96. Proceedings. 1996 IEEE International Conference on</i>, pp. 384-389, 1996.","links":{"documentLink":"/document/563583","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=563583","pdfSize":"696KB"},"title":"Implicit test sequences compaction for decreasing test application cost"},{"order":"19","displayText":"Y.E. Osais, A.H. El-Maleh, \"A static test compaction technique for combinational circuits based on independent fault clustering\", <i>Electronics Circuits and Systems 2003. ICECS 2003. Proceedings of the 2003 10th IEEE International Conference on</i>, vol. 3, pp. 1316-1319 Vol.3, 2003.","links":{"documentLink":"/document/1301757","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=1301757","pdfSize":"304KB"},"title":"A static test compaction technique for combinational circuits based on independent fault clustering"},{"order":"20","displayText":"S. Milani, G. Calvagno, \"A game theory based classification for distributed downloading of multiple description coded video\", <i>Image Processing (ICIP) 2009 16th IEEE International Conference on</i>, pp. 3077-3080, 2009.","links":{"documentLink":"/document/5414495","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=5414495","pdfSize":"147KB"},"title":"A game theory based classification for distributed downloading of multiple description coded video"},{"order":"21","displayText":"Stelios Neophytou, Stavros Hadjitheophanous, Maria K. Michael, \"On the impact of fault list partitioning in parallel implementations for dynamic test compaction considering multicore systems\", <i>Design and Test Symposium (IDT) 2013 8th International</i>, pp. 1-6, 2013.","links":{"documentLink":"/document/6727082","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=6727082","pdfSize":"218KB"},"title":"On the impact of fault list partitioning in parallel implementations for dynamic test compaction considering multicore systems"},{"order":"22","displayText":"K. De, P. Banerjee, \"Can test length be reduced during synthesis process?\", <i>VLSI Design 1991. Proceedings. Fourth CSI/IEEE International Symposium on</i>, pp. 57-62, 1991.","links":{"documentLink":"/document/185093","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=185093","pdfSize":"333KB"},"title":"Can test length be reduced during synthesis process?"},{"order":"23","displayText":"S.S. Pyo, M. Yazdani, \"Design and automatic generation of a CMOS NOR-NOR testable programmable logic array (CTPLA)\", <i>Southeastcon '88. IEEE Conference Proceedings</i>, pp. 1-5, 1988.","links":{"documentLink":"/document/194804","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=194804","pdfSize":"399KB"},"title":"Design and automatic generation of a CMOS NOR-NOR testable programmable logic array (CTPLA)"},{"order":"24","displayText":"Stephan Eggersgl\u00fc\u00df, Kenneth Schmitz, Ren\u00e9 Krenz-B\u00e5\u00e5th, Rolf Drechsler, \"On Optimization-Based ATPG and Its Application for Highly Compacted Test Sets\", <i>Computer-Aided Design of Integrated Circuits and Systems IEEE Transactions on</i>, vol. 35, no. 12, pp. 2104-2117, 2016.","links":{"documentLink":"/document/7450643","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=7450643","pdfSize":"1761KB"},"title":"On Optimization-Based ATPG and Its Application for Highly Compacted Test Sets"},{"order":"25","displayText":"H.-J. Wunderlich, \"Multiple distributions for biased random test patterns\", <i>Test Conference 1988. Proceedings. New Frontiers in Testing International</i>, pp. 236-244, 1988.","links":{"documentLink":"/document/207808","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=207808","pdfSize":"663KB"},"title":"Multiple distributions for biased random test patterns"},{"order":"26","displayText":"I. Pomeranz, L.N. Reddy, S.M. Reddy, \"COMPACTEST: A METHOD TO GENERATE COMPACT TEST SETS FOR COMBINATIONAL CIRCUITS\", <i>Test Conference 1991 Proceedings. International</i>, pp. 194, 1991.","links":{"documentLink":"/document/519510","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=519510","pdfSize":"1010KB"},"title":"COMPACTEST: A METHOD TO GENERATE COMPACT TEST SETS FOR COMBINATIONAL CIRCUITS"},{"order":"27","displayText":"I. Hamzaoglu, J.H. Patel, \"Compact two-pattern test set generation for combinational and full scan circuits\", <i>Test Conference 1998. Proceedings. International</i>, pp. 944-953, 1998.","links":{"documentLink":"/document/743288","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=743288","pdfSize":"1060KB"},"title":"Compact two-pattern test set generation for combinational and full scan circuits"},{"order":"28","displayText":"Xijiang Lin, J. Rajski, I. Pomeranz, S.M. Reddy, \"On static test compaction and test pattern ordering for scan designs\", <i>Test Conference 2001. Proceedings. International</i>, pp. 1088-1097, 2001.","links":{"documentLink":"/document/966735","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=966735","pdfSize":"1029KB"},"title":"On static test compaction and test pattern ordering for scan designs"},{"order":"29","displayText":"Muhammad Yasin, Ozgur Sinanoglu, Jeyavijayan Rajendran, \"Testing the Trustworthiness of IC Testing: An Oracle-Less Attack on IC Camouflaging\", <i>Information Forensics and Security IEEE Transactions on</i>, vol. 12, no. 11, pp. 2668-2682, 2017.","links":{"documentLink":"/document/7937844","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=7937844","pdfSize":"3176KB"},"title":"Testing the Trustworthiness of IC Testing: An Oracle-Less Attack on IC Camouflaging"},{"order":"30","displayText":"Maheshwar Chandrasekar, Michael S. Hsiao, \"Fault Collapsing Using a Novel Extensibility Relation\", <i>VLSI Design (VLSI Design) 2011 24th International Conference on</i>, pp. 268-273, 2011.","links":{"documentLink":"/document/5718813","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=5718813","pdfSize":"316KB"},"title":"Fault Collapsing Using a Novel Extensibility Relation"}],"nonIeee":[{"order":"1","displayText":"Shigeru Takasaki, \"Testability consideration based on a test pattern length estimation\", <i>Systems and Computers in Japan</i>, vol. 18, pp. 47, 1987.","links":{"crossRefLink":"https://doi.org/10.1002/scj.4690180506"},"title":"Testability consideration based on a test pattern length estimation"},{"order":"2","displayText":"Jeyavijayan Rajendran, Siddharth Garg, <i>Hardware Protection through Obfuscation</i>, pp. 71, 2017.","links":{"crossRefLink":"https://doi.org/10.1007/978-3-319-49019-9_3"},"title":""},{"order":"3","displayText":"David S Johnson, \"The NP-completeness column: An ongoing guide\", <i>Journal of Algorithms</i>, vol. 6, pp. 145, 1985.","links":{"crossRefLink":"https://doi.org/10.1016/0196-6774(85)90025-2"},"title":"The NP-completeness column: An ongoing guide"},{"order":"4","displayText":"Warren H. Debany, Carlos R. P. Hartmann, \"Bounds on the sizes of irredundant test sets and sequences for combinational logic networks\", <i>Journal of Electronic Testing</i>, vol. 2, pp. 325, 1991.","links":{"crossRefLink":"https://doi.org/10.1007/BF00135228"},"title":"Bounds on the sizes of irredundant test sets and sequences for combinational logic networks"},{"order":"5","displayText":"Irith Pomeranz, Zvi Kohavi, \"The minimum test set problem for circuits with nonreconvergent fanout\", <i>Journal of Electronic Testing</i>, vol. 2, pp. 339, 1991.","links":{"crossRefLink":"https://doi.org/10.1007/BF00135229"},"title":"The minimum test set problem for circuits with nonreconvergent fanout"},{"order":"6","displayText":"Aiman H. El-Maleh, Yahya E. Osais, \"Test vector decomposition-based static compaction algorithms for combinational circuits\", <i>ACM Transactions on Design Automation of Electronic Systems (TODAES)</i>, vol. 8, pp. 430, 2003.","links":{"documentLink":"/document/5862290","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=5862290"},"title":"Test vector decomposition-based static compaction algorithms for combinational circuits"}]},"formulaStrippedArticleTitle":"On the Complexity of Estimating the Size of a Test Set","nonIeeeCitationCount":"6","contentTypeDisplay":"Journals","patentCitationCount":"0","mlTime":"PT1.198465S","lastupdate":"2021-10-05","title":"On the Complexity of Estimating the Size of a Test Set","contentType":"periodicals","ieeeCitationCount":"36","publicationNumber":"12"},{"_id":5009365,"paperCitations":{"ieee":[{"order":"1","displayText":"N.K. Jha, \"Fault detection in CVS parity trees with application to strongly self-checking parity and two-rail checkers\", <i>Computers IEEE Transactions on</i>, vol. 42, no. 2, pp. 179-189, 1993.","links":{"documentLink":"/document/204791","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=204791","pdfSize":"1152KB"},"title":"Fault detection in CVS parity trees with application to strongly self-checking parity and two-rail checkers"},{"order":"2","displayText":"Y. Min, J. Li, \"Strongly fault secure PLAs and totally self-checking checkers\", <i>Computers IEEE Transactions on</i>, vol. 37, no. 7, pp. 863-867, 1988.","links":{"documentLink":"/document/2233","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=2233","pdfSize":"463KB"},"title":"Strongly fault secure PLAs and totally self-checking checkers"},{"order":"3","displayText":"S. Dhawan, R.C. De Vries, \"Design of self-checking iterative networks\", <i>Computers IEEE Transactions on</i>, vol. 37, no. 9, pp. 1121-1125, 1988.","links":{"documentLink":"/document/2263","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=2263","pdfSize":"516KB"},"title":"Design of self-checking iterative networks"},{"order":"4","displayText":"S.M. Reddy, K.K. Saluja, M.G. Karpovsky, \"A data compression technique for built-in self-test\", <i>Computers IEEE Transactions on</i>, vol. 37, no. 9, pp. 1151-1156, 1988.","links":{"documentLink":"/document/2271","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=2271","pdfSize":"706KB"},"title":"A data compression technique for built-in self-test"},{"order":"5","displayText":"J. Ortega, A.L. Ruiz, A. Prieto, F.J. Pelayo, \"Test-pattern generation based on Reed-Muller coefficients\", <i>Computers IEEE Transactions on</i>, vol. 42, no. 8, pp. 968-980, 1993.","links":{"documentLink":"/document/238487","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=238487","pdfSize":"1199KB"},"title":"Test-pattern generation based on Reed-Muller coefficients"},{"order":"6","displayText":"D. Nikolos, \"Optimal self-testing embedded parity checkers\", <i>Computers IEEE Transactions on</i>, vol. 47, no. 3, pp. 313-321, 1998.","links":{"documentLink":"/document/660167","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=660167","pdfSize":"246KB"},"title":"Optimal self-testing embedded parity checkers"},{"order":"7","displayText":"S.J. Piestrak, \"Design method of a class of embedded combinational self-testing checkers for two-rail codes\", <i>Computers IEEE Transactions on</i>, vol. 51, no. 2, pp. 229-234, 2002.","links":{"documentLink":"/document/980010","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=980010","pdfSize":"149KB"},"title":"Design method of a class of embedded combinational self-testing checkers for two-rail codes"},{"order":"8","displayText":"M. Katoozi, A.W. Nordsieck, \"Built-in testable error detection and correction\", <i>Solid-State Circuits IEEE Journal of</i>, vol. 27, no. 1, pp. 59-66, 1992.","links":{"documentLink":"/document/109557","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=109557","pdfSize":"1096KB"},"title":"Built-in testable error detection and correction"},{"order":"9","displayText":"S. Tarnick, \"Controllable self-checking checkers for conditional concurrent checking\", <i>Computer-Aided Design of Integrated Circuits and Systems IEEE Transactions on</i>, vol. 14, no. 5, pp. 547-553, 1995.","links":{"documentLink":"/document/384415","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=384415","pdfSize":"695KB"},"title":"Controllable self-checking checkers for conditional concurrent checking"},{"order":"10","displayText":"N.K. Jha, \"Strong fault-secure and strongly self-checking domino-CMOS implementations of totally self-checking circuits\", <i>Computer-Aided Design of Integrated Circuits and Systems IEEE Transactions on</i>, vol. 9, no. 3, pp. 332-336, 1990.","links":{"documentLink":"/document/46809","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=46809","pdfSize":"653KB"},"title":"Strong fault-secure and strongly self-checking domino-CMOS implementations of totally self-checking circuits"},{"order":"11","displayText":"N.A. Touba, E.J. McCluskey, \"Logic synthesis of multilevel circuits with concurrent error detection\", <i>Computer-Aided Design of Integrated Circuits and Systems IEEE Transactions on</i>, vol. 16, no. 7, pp. 783-789, 1997.","links":{"documentLink":"/document/644041","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=644041","pdfSize":"189KB"},"title":"Logic synthesis of multilevel circuits with concurrent error detection"},{"order":"12","displayText":"S. Kundu, S.M. Reddy, \"Embedded totally self-checking checkers: a practical design\", <i>Design & Test of Computers IEEE</i>, vol. 7, no. 4, pp. 5-12, 1990.","links":{"documentLink":"/document/57909","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=57909","pdfSize":"609KB"},"title":"Embedded totally self-checking checkers: a practical design"},{"order":"13","displayText":"G. Bezzi, C. Bolchini, I. Bolzoni, M. Bombana, G. Buonanno, S. Cantu, P. Cavalloro, D. Sciuto, G. Zaza, \"CASTOR: an expert advisor for testability enhancement of VLSI systems\", <i>Artificial Intelligence for Applications 1994. Proceedings of the Tenth Conference on</i>, pp. 9-15, 1994.","links":{"documentLink":"/document/323698","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=323698","pdfSize":"737KB"},"title":"CASTOR: an expert advisor for testability enhancement of VLSI systems"},{"order":"14","displayText":"Abhisek Pan, James W. Tschanz, Sandip Kundu, \"A Low Cost Scheme for Reducing Silent Data Corruption in Large Arithmetic Circuits\", <i>Defect and Fault Tolerance of VLSI Systems 2008. DFTVS '08. IEEE International Symposium on</i>, pp. 343-351, 2008.","links":{"documentLink":"/document/4641190","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=4641190","pdfSize":"353KB"},"title":"A Low Cost Scheme for Reducing Silent Data Corruption in Large Arithmetic Circuits"},{"order":"15","displayText":"C. Bolchini, \"CASTOR: a computer aided system testability optimizer\", <i>EUROMICRO 94. System Architecture and Integration. Proceedings of the 20th EUROMICRO Conference.</i>, pp. 314-321, 1994.","links":{"documentLink":"/document/390378","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=390378","pdfSize":"771KB"},"title":"CASTOR: a computer aided system testability optimizer"},{"order":"16","displayText":"S.M. Reddy, I. Pomeranz, R. Jain, \"On codeword testing of two-rail and parity TSC checkers\", <i>Fault-Tolerant Computing 1994. FTCS-24. Digest of Papers. Twenty-Fourth International Symposium on</i>, pp. 116-125, 1994.","links":{"documentLink":"/document/315651","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=315651","pdfSize":"968KB"},"title":"On codeword testing of two-rail and parity TSC checkers"},{"order":"17","displayText":"N.K. Jha, \"Design of sufficiently strongly self-checking embedded checkers for systematic and separable codes\", <i>Computer Design: VLSI in Computers and Processors 1989. ICCD '89. Proceedings. 1989 IEEE International Conference on</i>, pp. 120-123, 1989.","links":{"documentLink":"/document/63340","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=63340","pdfSize":"361KB"},"title":"Design of sufficiently strongly self-checking embedded checkers for systematic and separable codes"},{"order":"18","displayText":"Steffen Tarnick, \"Design of embedded constant weight code checkers based on averaging operations\", <i>On-Line Testing Symposium (IOLTS) 2010 IEEE 16th International</i>, pp. 255-260, 2010.","links":{"documentLink":"/document/5560193","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=5560193","pdfSize":"186KB"},"title":"Design of embedded constant weight code checkers based on averaging operations"},{"order":"19","displayText":"Hughes, McCluskey, Lu, \"Design of Totally Self-Checking Comparators with an Arbitrary Number of Inputs\", <i>Computers IEEE Transactions on</i>, vol. C-33, no. 6, pp. 546-550, 1984.","links":{"documentLink":"/document/1676478","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=1676478","pdfSize":"1184KB"},"title":"Design of Totally Self-Checking Comparators with an Arbitrary Number of Inputs"},{"order":"20","displayText":"Fujiwara, Mutoh, Matsuoka, \"A Self-Testing Group-Parity Prediction Checker and Its Use for Built-In Testing\", <i>Computers IEEE Transactions on</i>, vol. C-33, no. 6, pp. 578-583, 1984.","links":{"documentLink":"/document/1676486","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=1676486","pdfSize":"1151KB"},"title":"A Self-Testing Group-Parity Prediction Checker and Its Use for Built-In Testing"},{"order":"21","displayText":"Javad Khakbaz, Edward J. McCluskey, \"Self-Testing Embedded Parity Checkers\", <i>Computers IEEE Transactions on</i>, vol. C-33, no. 8, pp. 753-756, 1984.","links":{"documentLink":"/document/5009365","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=5009365","pdfSize":"698KB"},"title":"Self-Testing Embedded Parity Checkers"},{"order":"22","displayText":"Eiji Fujiwara, Kohji Matsuoka, \"A Self-Checking Generalized Prediction Checker and Its Use for Built-In Testing\", <i>Computers IEEE Transactions on</i>, vol. C-36, no. 1, pp. 86-93, 1987.","links":{"documentLink":"/document/5009451","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=5009451","pdfSize":"1862KB"},"title":"A Self-Checking Generalized Prediction Checker and Its Use for Built-In Testing"},{"order":"23","displayText":"P. Oikonomakos, M. Zwolinski, \"On the Design of Self-Checking Controllers with Datapath Interactions\", <i>Computers IEEE Transactions on</i>, vol. 55, no. 11, pp. 1423-1434, 2006.","links":{"documentLink":"/document/1705451","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=1705451","pdfSize":"3235KB"},"title":"On the Design of Self-Checking Controllers with Datapath Interactions"},{"order":"24","displayText":"S. Kundu, S.M. Reddy, \"Robust tests for parity trees\", <i>Test Conference 1988. Proceedings. New Frontiers in Testing International</i>, pp. 680-687, 1988.","links":{"documentLink":"/document/207852","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=207852","pdfSize":"567KB"},"title":"Robust tests for parity trees"},{"order":"25","displayText":"S. Tarnick, A.P. Stroele, \"Embedded self-testing checkers for low-cost arithmetic codes\", <i>Test Conference 1998. Proceedings. International</i>, pp. 514-523, 1998.","links":{"documentLink":"/document/743194","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=743194","pdfSize":"1070KB"},"title":"Embedded self-testing checkers for low-cost arithmetic codes"},{"order":"26","displayText":"C. Metra, M. Favalli, B. Ricco, \"Embedded two-rail checkers with on-line testing ability\", <i>VLSI Test Symposium 1996. Proceedings of 14th</i>, pp. 145-150, 1996.","links":{"documentLink":"/document/510849","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=510849","pdfSize":"672KB"},"title":"Embedded two-rail checkers with on-line testing ability"},{"order":"27","displayText":"C. Metra, M. Favalli, B. Ricco, \"Highly testable and compact single output comparator\", <i>VLSI Test Symposium 1997. 15th IEEE</i>, pp. 210-215, 1997.","links":{"documentLink":"/document/600272","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=600272","pdfSize":"603KB"},"title":"Highly testable and compact single output comparator"},{"order":"28","displayText":"A.P. Stroele, S. Tarnick, \"Programmable embedded self-testing checkers for all-unidirectional error-detecting codes\", <i>VLSI Test Symposium 1999. Proceedings. 17th IEEE</i>, pp. 361-369, 1999.","links":{"documentLink":"/document/766690","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=766690","pdfSize":"179KB"},"title":"Programmable embedded self-testing checkers for all-unidirectional error-detecting codes"},{"order":"29","displayText":"J. Ortega, A. Prieto, A. Lloris, F.J. Pelayo, \"Generalized Hopfield neural network for concurrent testing\", <i>Computers IEEE Transactions on</i>, vol. 42, no. 8, pp. 898-912, 1993.","links":{"documentLink":"/document/238481","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=238481","pdfSize":"1293KB"},"title":"Generalized Hopfield neural network for concurrent testing"}],"nonIeee":[{"order":"1","displayText":"Steffen Tarnick, \"Single- and Double-Output Embedded Checker Architectures for Systematic Unordered Codes\u2217\", <i>Journal of Electronic Testing</i>, vol. 21, pp. 391, 2005.","links":{"crossRefLink":"https://doi.org/10.1007/s10836-005-0973-y"},"title":"Single- and Double-Output Embedded Checker Architectures for Systematic Unordered Codes\u2217"},{"order":"2","displayText":"Sandip Kundu, Sudhakar M. Reddy, \"Robust tests for parity trees\", <i>Journal of Electronic Testing</i>, vol. 1, pp. 191, 1990.","links":{"crossRefLink":"https://doi.org/10.1007/BF00938682"},"title":"Robust tests for parity trees"},{"order":"3","displayText":"Jerzy W. Greblicki, Stanis\u0142aw J. Piestrak, <i>Dependable Computing \u2014 EDCC-3</i>, vol. 1667, pp. 251, 1999.","links":{"crossRefLink":"https://doi.org/10.1007/3-540-48254-7_18"},"title":""},{"order":"4","displayText":"Niraj K. Jha, Sandip Kundu, <i>Testing and Reliable Design of CMOS Circuits</i>, vol. 88, pp. 177, 1990.","links":{"crossRefLink":"https://doi.org/10.1007/978-1-4613-1525-4_6"},"title":""},{"order":"5","displayText":"Dimitris Nikolos, <i>On-Line Testing for VLSI</i>, vol. 11, pp. 69, 1998.","links":{"crossRefLink":"https://doi.org/10.1007/978-1-4757-6069-9_7"},"title":""}]},"formulaStrippedArticleTitle":"Self-Testing Embedded Parity Checkers","nonIeeeCitationCount":"5","contentTypeDisplay":"Journals","patentCitationCount":"0","mlTime":"PT0.562378S","lastupdate":"2021-10-02","title":"Self-Testing Embedded Parity Checkers","contentType":"periodicals","ieeeCitationCount":"29","publicationNumber":"12"},{"_id":5009369,"paperCitations":{"ieee":[{"order":"1","displayText":"C.-H. Tung, J.P. Robinson, \"A fast algorithm for optimum syndrome space compression\", <i>Computers IEEE Transactions on</i>, vol. 37, no. 2, pp. 228-232, 1988.","links":{"documentLink":"/document/2153","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=2153","pdfSize":"519KB"},"title":"A fast algorithm for optimum syndrome space compression"},{"order":"2","displayText":"J. Ortega, A.L. Ruiz, A. Prieto, F.J. Pelayo, \"Test-pattern generation based on Reed-Muller coefficients\", <i>Computers IEEE Transactions on</i>, vol. 42, no. 8, pp. 968-980, 1993.","links":{"documentLink":"/document/238487","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=238487","pdfSize":"1199KB"},"title":"Test-pattern generation based on Reed-Muller coefficients"},{"order":"3","displayText":"T.R. Damarla, M. Karpovsky, \"Fault detection in combinational networks by Reed-Muller transforms\", <i>Computers IEEE Transactions on</i>, vol. 38, no. 6, pp. 788-797, 1989.","links":{"documentLink":"/document/24287","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=24287","pdfSize":"880KB"},"title":"Fault detection in combinational networks by Reed-Muller transforms"},{"order":"4","displayText":"K.D. Heidtmann, \"Arithmetic spectrum applied to fault detection for combinational networks\", <i>Computers IEEE Transactions on</i>, vol. 40, no. 3, pp. 320-324, 1991.","links":{"documentLink":"/document/76409","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=76409","pdfSize":"408KB"},"title":"Arithmetic spectrum applied to fault detection for combinational networks"},{"order":"5","displayText":"N.R. Saxena, J.P. Robinson, \"Syndrome and transition count are uncorrelated (logic circuit testing)\", <i>Information Theory IEEE Transactions on</i>, vol. 34, no. 1, pp. 64-69, 1988.","links":{"documentLink":"/document/2602","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=2602","pdfSize":"455KB"},"title":"Syndrome and transition count are uncorrelated (logic circuit testing)"},{"order":"6","displayText":"B.J. Falkowski, I. Schafer, M.A. Perkowski, \"Effective computer methods for the calculation of Rademacher-Walsh spectrum for completely and incompletely specified Boolean functions\", <i>Computer-Aided Design of Integrated Circuits and Systems IEEE Transactions on</i>, vol. 11, no. 10, pp. 1207-1226, 1992.","links":{"documentLink":"/document/170986","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=170986","pdfSize":"2187KB"},"title":"Effective computer methods for the calculation of Rademacher-Walsh spectrum for completely and incompletely specified Boolean functions"},{"order":"7","displayText":"J.P. Robinson, N.R. Saxena, \"Simultaneous signature and syndrome compression\", <i>Computer-Aided Design of Integrated Circuits and Systems IEEE Transactions on</i>, vol. 7, no. 5, pp. 584-589, 1988.","links":{"documentLink":"/document/3196","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=3196","pdfSize":"480KB"},"title":"Simultaneous signature and syndrome compression"},{"order":"8","displayText":"M.A. Thornton, V.S.S. Nair, \"Efficient calculation of spectral coefficients and their applications\", <i>Computer-Aided Design of Integrated Circuits and Systems IEEE Transactions on</i>, vol. 14, no. 11, pp. 1328-1341, 1995.","links":{"documentLink":"/document/469660","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=469660","pdfSize":"1344KB"},"title":"Efficient calculation of spectral coefficients and their applications"},{"order":"9","displayText":"M. Serra, J.C. Muzio, \"Space compaction for multiple-output circuits\", <i>Computer-Aided Design of Integrated Circuits and Systems IEEE Transactions on</i>, vol. 7, no. 10, pp. 1105-1113, 1988.","links":{"documentLink":"/document/7809","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=7809","pdfSize":"970KB"},"title":"Space compaction for multiple-output circuits"},{"order":"10","displayText":"M. Thornton, R. Drechsler, \"Spectral decision diagrams using graph transformations\", <i>Design Automation and Test in Europe 2001. Conference and Exhibition 2001. Proceedings</i>, pp. 713-717, 2001.","links":{"documentLink":"/document/915106","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=915106","pdfSize":"401KB"},"title":"Spectral decision diagrams using graph transformations"},{"order":"11","displayText":"E. Macci, M. Poncino, \"Using symbolic Rademacher-Walsh spectral transforms to evaluate the correlation between Boolean functions\", <i>VLSI 1995. Proceedings. Fifth Great Lakes Symposium on</i>, pp. 112-116, 1995.","links":{"documentLink":"/document/516035","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=516035","pdfSize":"520KB"},"title":"Using symbolic Rademacher-Walsh spectral transforms to evaluate the correlation between Boolean functions"},{"order":"12","displayText":"A. Gleason, W.-B. Jone, \"Hamming count-a compaction testing technique\", <i>Computer Design: VLSI in Computers and Processors 1989. ICCD '89. Proceedings. 1989 IEEE International Conference on</i>, pp. 344-347, 1989.","links":{"documentLink":"/document/63384","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=63384","pdfSize":"216KB"},"title":"Hamming count-a compaction testing technique"},{"order":"13","displayText":"S.A. Abbasi, A. Govil, \"Design of digital circuits/systems with built-in testability\", <i>Microelectronics The 14th International Conference on 2002 - ICM</i>, pp. 228-231, 2002.","links":{"documentLink":"/document/1161536","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=1161536","pdfSize":"349KB"},"title":"Design of digital circuits/systems with built-in testability"},{"order":"14","displayText":"Ariel Burg, Osnat Keren, \"Functional level embedded self testing for Walsh transform based adaptive hardware\", <i>On-Line Testing Symposium (IOLTS) 2012 IEEE 18th International</i>, pp. 134-135, 2012.","links":{"documentLink":"/document/6313857","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=6313857","pdfSize":"197KB"},"title":"Functional level embedded self testing for Walsh transform based adaptive hardware"},{"order":"15","displayText":"J.C. Muzio, \"Spectral methods for logic design and testability\", <i>Circuits and Systems 1989. IEEE International Symposium on</i>, pp. 752-755 vol.2, 1989.","links":{"documentLink":"/document/100460","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=100460","pdfSize":"424KB"},"title":"Spectral methods for logic design and testability"},{"order":"16","displayText":"J.O. Kim, P. Lala, Young Gun Kim, Heung Soo Kim, \"Fault analysis of the multiple valued logic using spectral method\", <i>Multiple-Valued Logic 2000. (ISMVL 2000) Proceedings. 30th IEEE International Symposium on</i>, pp. 59-64, 2000.","links":{"documentLink":"/document/848601","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=848601","pdfSize":"590KB"},"title":"Fault analysis of the multiple valued logic using spectral method"},{"order":"17","displayText":"W.J. Townsend, M.A. Thornton, \"Walsh spectrum computations using Cayley graphs\", <i>Circuits and Systems 2001. MWSCAS 2001. Proceedings of the 44th IEEE 2001 Midwest Symposium on</i>, vol. 1, pp. 110-113 vol.1, 2001.","links":{"documentLink":"/document/986127","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=986127","pdfSize":"325KB"},"title":"Walsh spectrum computations using Cayley graphs"},{"order":"18","displayText":"Bridges, Pries, McLeod, Yunik, Gulak, Card, \"Dual Systolic Architectures for VLSI Digital Signal Processing Systems\", <i>Computers IEEE Transactions on</i>, vol. C-35, no. 10, pp. 916-923, 1986.","links":{"documentLink":"/document/1676684","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=1676684","pdfSize":"1474KB"},"title":"Dual Systolic Architectures for VLSI Digital Signal Processing Systems"},{"order":"19","displayText":"Lui, Muzio, \"Spectral Signature Testing of Multiple Stuck-at Faults in Irredundant Combinational Networks\", <i>Computers IEEE Transactions on</i>, vol. C-35, no. 12, pp. 1088-1092, 1986.","links":{"documentLink":"/document/1676719","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=1676719","pdfSize":"1127KB"},"title":"Spectral Signature Testing of Multiple Stuck-at Faults in Irredundant Combinational Networks"},{"order":"20","displayText":"Saxena, Robinson, \"Accumulator Compression Testing\", <i>Computers IEEE Transactions on</i>, vol. C-35, no. 4, pp. 317-321, 1986.","links":{"documentLink":"/document/1676764","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=1676764","pdfSize":"2080KB"},"title":"Accumulator Compression Testing"},{"order":"21","displayText":"John P. Robinson, Nirmal R. Saxena, \"A Unified View of Test Compression Methods\", <i>Computers IEEE Transactions on</i>, vol. C-36, no. 1, pp. 94-99, 1987.","links":{"documentLink":"/document/5009452","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=5009452","pdfSize":"1829KB"},"title":"A Unified View of Test Compression Methods"},{"order":"22","displayText":"M. Serra, J. C. Muzio, \"Testing Programmable Logic Arrays by Sum of Syndromes\", <i>Computers IEEE Transactions on</i>, vol. C-36, no. 9, pp. 1097-1101, 1987.","links":{"documentLink":"/document/5009540","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=5009540","pdfSize":"1229KB"},"title":"Testing Programmable Logic Arrays by Sum of Syndromes"},{"order":"23","displayText":"Hee Yong Youn, \"Compact testing with intermediate signature analysis\", <i>VLSI Test Symposium 1991. 'Chip-to-System Test Concerns for the 90's' Digest of Papers</i>, pp. 47-52, 1991.","links":{"documentLink":"/document/208131","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=208131","pdfSize":"384KB"},"title":"Compact testing with intermediate signature analysis"}],"nonIeee":[{"order":"1","displayText":"Ali M. Rushdi, \"On computing the syndrome of a switching function\", <i>Microelectronics Reliability</i>, vol. 27, pp. 703, 1987.","links":{"crossRefLink":"https://doi.org/10.1016/0026-2714(87)90017-5"},"title":"On computing the syndrome of a switching function"},{"order":"2","displayText":"Ali M. Rushdi, \"On computing the spectral coefficients of a switching function\", <i>Microelectronics Reliability</i>, vol. 27, pp. 965, 1987.","links":{"crossRefLink":"https://doi.org/10.1016/0026-2714(87)90760-8"},"title":"On computing the spectral coefficients of a switching function"},{"order":"3","displayText":"Mark Karpovsky, <i>Spectral Techniques and Fault Detection</i>, pp. 1, 1985.","links":{"crossRefLink":"https://doi.org/10.1016/B978-0-12-400060-5.50006-9"},"title":""},{"order":"4","displayText":"D.M. Miller, J.C. Muzio, <i>Spectral Techniques and Fault Detection</i>, pp. 371, 1985.","links":{"crossRefLink":"https://doi.org/10.1016/B978-0-12-400060-5.50013-6"},"title":""},{"order":"5","displayText":"TONG WU, YAO-SHENG ZHANG, \"Multistep fault-collapsing method for spectral signature detecting in combinational networks\", <i>International Journal of Electronics</i>, vol. 68, pp. 647, 1990.","links":{"crossRefLink":"https://doi.org/10.1080/00207219008921208"},"title":"Multistep fault-collapsing method for spectral signature detecting in combinational networks"},{"order":"6","displayText":"INDRANIL SEN GUPTA, \"Detection of all single and multiple stuck-at faults in combinational digital circuits using index vector testing\", <i>International Journal of Systems Science</i>, vol. 21, pp. 1489, 1990.","links":{"crossRefLink":"https://doi.org/10.1080/00207729008910471"},"title":"Detection of all single and multiple stuck-at faults in combinational digital circuits using index vector testing"},{"order":"7","displayText":"Abha Govil, Raghu Nath, \"Statistical Compact Testing of Binary Systems using Spectral Data\", <i>IETE Journal of Research</i>, vol. 38, pp. 253, 1992.","links":{"crossRefLink":"https://doi.org/10.1080/03772063.1992.11437062"},"title":"Statistical Compact Testing of Binary Systems using Spectral Data"},{"order":"8","displayText":"<i>VLSI Custom Microelectronics</i>, 1998.","links":{"crossRefLink":"https://doi.org/10.1201/9780203909713.ch6"},"title":""},{"order":"9","displayText":"Stuart K. Tewksbury, <i>Wafer-Level Integrated Systems</i>, vol. 70, pp. 207, 1989.","links":{"crossRefLink":"https://doi.org/10.1007/978-1-4613-1625-1_7"},"title":""}]},"formulaStrippedArticleTitle":"Spectral Fault Signatures for Single Stuck-At Faults in Combinational Networks","nonIeeeCitationCount":"9","contentTypeDisplay":"Journals","patentCitationCount":"0","mlTime":"PT0.406166S","lastupdate":"2021-10-05","title":"Spectral Fault Signatures for Single Stuck-At Faults in Combinational Networks","contentType":"periodicals","ieeeCitationCount":"23","publicationNumber":"12"},{"_id":5009382,"paperCitations":{"ieee":[{"order":"1","displayText":"H. Lam, C. Lee, S.Y.W. Su, \"A special function unit for database operations (SFU-DB): design and performance evaluation\", <i>Computers IEEE Transactions on</i>, vol. 40, no. 3, pp. 263-275, 1991.","links":{"documentLink":"/document/76403","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=76403","pdfSize":"1035KB"},"title":"A special function unit for database operations (SFU-DB): design and performance evaluation"},{"order":"2","displayText":"A. Agapitos, S.M. Lucas, \"Evolving Efficient Recursive Sorting Algorithms\", <i>Evolutionary Computation 2006. CEC 2006.  IEEE Congress on</i>, pp. 2677-2684, 2006.","links":{"documentLink":"/document/1688643","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=1688643","pdfSize":"186KB"},"title":"Evolving Efficient Recursive Sorting Algorithms"},{"order":"3","displayText":"Chris Bennett, \"More Efficient Classification of Web Content Using Graph Sampling\", <i>Computational Intelligence and Data Mining 2007. CIDM 2007. IEEE Symposium on</i>, pp. 485-490, 2007.","links":{"documentLink":"/document/4221338","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=4221338","pdfSize":"359KB"},"title":"More Efficient Classification of Web Content Using Graph Sampling"},{"order":"4","displayText":"Kok-Phuang Tan, Ghim-Hwee Ong, Seng-Chuan Tay, \"An O(n log/sub 2/n) hybrid sorting algorithm on 2-D grid\", <i>Computing and Information 1993. Proceedings ICCI '93. Fifth International Conference on</i>, pp. 60-64, 1993.","links":{"documentLink":"/document/315403","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=315403","pdfSize":"488KB"},"title":"An O(n log/sub 2/n) hybrid sorting algorithm on 2-D grid"},{"order":"5","displayText":"V. Estivill-Castro, D. Wood, \"An adaptive generic sorting algorithm that uses variable partitioning\", <i>Computing and Information 1993. Proceedings ICCI '93. Fifth International Conference on</i>, pp. 8-12, 1993.","links":{"documentLink":"/document/315411","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=315411","pdfSize":"475KB"},"title":"An adaptive generic sorting algorithm that uses variable partitioning"},{"order":"6","displayText":"B. Groselj, \"Peaksort\", <i>Electrotechnical Conference 1991. Proceedings. 6th Mediterranean</i>, pp. 946-949 vol.2, 1991.","links":{"documentLink":"/document/161998","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=161998","pdfSize":"244KB"},"title":"Peaksort"},{"order":"7","displayText":"S. Chen, J.H. Reif, \"Using difficulty of prediction to decrease computation: fast sort priority queue and convex hull on entropy bounded inputs\", <i>Foundations of Computer Science 1993. Proceedings. 34th Annual Symposium on</i>, pp. 104-112, 1993.","links":{"documentLink":"/document/366877","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=366877","pdfSize":"784KB"},"title":"Using difficulty of prediction to decrease computation: fast sort, priority queue and convex hull on entropy bounded inputs"},{"order":"8","displayText":"Xiaolin Wu, Lian Guan, \"Acceleration of the LBG algorithm\", <i>Communications IEEE Transactions on</i>, vol. 42, no. 234, pp. 1518-1523, 1994.","links":{"documentLink":"/document/582833","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=582833","pdfSize":"620KB"},"title":"Acceleration of the LBG algorithm"},{"order":"9","displayText":"Jia Chen, Qin Jin, Shenghua Bao, Zhong Su, Shimin Chen, Yong Yu, \"Exploitation and Exploration Balanced Hierarchical Summary for Landmark Images\", <i>Multimedia IEEE Transactions on</i>, vol. 17, no. 10, pp. 1773-1786, 2015.","links":{"documentLink":"/document/7165653","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=7165653","pdfSize":"2054KB"},"title":"Exploitation and Exploration Balanced Hierarchical Summary for Landmark Images"},{"order":"10","displayText":"Felipe A. B. S. Ferreira, Juliano B. Lima, \"Watermarking and Coefficient Scanning for Light Field Images in 4D-DCT Domain\", <i>Access IEEE</i>, vol. 9, pp. 32467-32484, 2021.","links":{"documentLink":"/document/9359800","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=9359800","pdfSize":"9799KB"},"title":"Watermarking and Coefficient Scanning for Light Field Images in 4D-DCT Domain"}],"nonIeee":[{"order":"1","displayText":"<i>Sorting</i>, pp. 373, 2011.","links":{"crossRefLink":"https://doi.org/10.1002/9781118032886.biblio"},"title":""},{"order":"2","displayText":"Vladimir Estivill-Castro, Derick Wood, \"Randomized adaptive sorting\", <i>Random Structures & Algorithms</i>, vol. 4, pp. 37, 1993.","links":{"crossRefLink":"https://doi.org/10.1002/rsa.3240040103"},"title":"Randomized adaptive sorting"},{"order":"3","displayText":"H.-K Hwang, Y.-N Yeh, \"Measures of Distinctness for Random Partitions and Compositions of an Integer\", <i>Advances in Applied Mathematics</i>, vol. 19, pp. 378, 1997.","links":{"crossRefLink":"https://doi.org/10.1006/aama.1997.0555"},"title":"Measures of Distinctness for Random Partitions and Compositions of an Integer"},{"order":"4","displayText":"Riku Saikkonen, Eljas Soisalon-Soininen, <i>Experimental Algorithms</i>, vol. 5526, pp. 269, 2009.","links":{"crossRefLink":"https://doi.org/10.1007/978-3-642-02011-7_25"},"title":""},{"order":"5","displayText":"Tuukka Ilom\u00e4ki, <i>Mathematics and Computation in Music</i>, vol. 38, pp. 139, 2009.","links":{"crossRefLink":"https://doi.org/10.1007/978-3-642-02394-1_13"},"title":""},{"order":"6","displayText":"Tadao Takaoka, <i>Mathematical Foundations of Computer Science 2009</i>, vol. 5734, pp. 700, 2009.","links":{"crossRefLink":"https://doi.org/10.1007/978-3-642-03816-7_59"},"title":""},{"order":"7","displayText":"Hee-Kap Ahn, Yoshio Okamoto, <i>Frontiers in Algorithmics</i>, vol. 6213, pp. 316, 2010.","links":{"crossRefLink":"https://doi.org/10.1007/978-3-642-14553-7_30"},"title":""},{"order":"8","displayText":"Stefan Edelkamp, Amr Elmasry, Jyrki Katajainen, <i>Combinatorial Algorithms</i>, vol. 7056, pp. 195, 2011.","links":{"crossRefLink":"https://doi.org/10.1007/978-3-642-25011-8_16"},"title":""},{"order":"9","displayText":"J\u00e9r\u00e9my Barbay, <i>Space-Efficient Data Structures, Streams, and Algorithms</i>, vol. 8066, pp. 97, 2013.","links":{"crossRefLink":"https://doi.org/10.1007/978-3-642-40273-9_8"},"title":""},{"order":"10","displayText":"Svante Carlsson, Jingsen Chen, \"On partitions and presortedness of sequences\", <i>Acta Informatica</i>, vol. 29, pp. 267, 1992.","links":{"crossRefLink":"https://doi.org/10.1007/BF01185681"},"title":"On partitions and presortedness of sequences"},{"order":"11","displayText":"J. Kececioglu, D. Sankoff, \"Exact and approximation algorithms for sorting by reversals with application to genome rearrangement\", <i>Algorithmica</i>, vol. 13, pp. 180, 1995.","links":{"crossRefLink":"https://doi.org/10.1007/BF01188586"},"title":"Exact and approximation algorithms for sorting by reversals, with application to genome rearrangement"},{"order":"12","displayText":"Steven S. Skiena, \"Encroaching lists as a measure of presortedness\", <i>BIT</i>, vol. 28, pp. 775, 1988.","links":{"crossRefLink":"https://doi.org/10.1007/BF01954897"},"title":"Encroaching lists as a measure of presortedness"},{"order":"13","displayText":"Amr Elmasry, Michael L. Fredman, \"Adaptive sorting: an information theoretic perspective\", <i>Acta Informatica</i>, vol. 45, pp. 33, 2008.","links":{"crossRefLink":"https://doi.org/10.1007/s00236-007-0061-0"},"title":"Adaptive sorting: an information theoretic perspective"},{"order":"14","displayText":"K. Subramani, \"Computing inversion pair cardinality through partition-based sorting\", <i>Computing</i>, vol. 83, pp. 41, 2008.","links":{"crossRefLink":"https://doi.org/10.1007/s00607-008-0011-x"},"title":"Computing inversion pair cardinality through partition-based sorting"},{"order":"15","displayText":"Ariel Felner, Roni Stern, Jeffrey S. Rosenschein, Alex Pomeransky, \"Searching for close alternative plans\", <i>Autonomous Agents and Multi-Agent Systems</i>, vol. 14, pp. 211, 2007.","links":{"crossRefLink":"https://doi.org/10.1007/s10458-006-9006-1"},"title":"Searching for close alternative plans"},{"order":"16","displayText":"Christos Levcopoulos, Ola Petersson, \"A note on adaptive parallel sorting\", <i>Information Processing Letters</i>, vol. 33, pp. 187, 1989.","links":{"crossRefLink":"https://doi.org/10.1016/0020-0190(89)90139-7"},"title":"A note on adaptive parallel sorting"},{"order":"17","displayText":"Tom Altman, Bogdan S. Chlebus, \"Sorting roughly sorted sequences in parallel\", <i>Information Processing Letters</i>, vol. 33, pp. 297, 1990.","links":{"crossRefLink":"https://doi.org/10.1016/0020-0190(90)90212-G"},"title":"Sorting roughly sorted sequences in parallel"},{"order":"18","displayText":"Svante Carlsson, Jingsen Chen, \"An optimal parallel adaptive sorting algorithm\", <i>Information Processing Letters</i>, vol. 39, pp. 195, 1991.","links":{"crossRefLink":"https://doi.org/10.1016/0020-0190(91)90179-L"},"title":"An optimal parallel adaptive sorting algorithm"},{"order":"19","displayText":"Christos Levcopoulos, Ola Petersson, \"Splitsort\u2014an adaptive sorting algorithm\", <i>Information Processing Letters</i>, vol. 39, pp. 205, 1991.","links":{"crossRefLink":"https://doi.org/10.1016/0020-0190(91)90181-G"},"title":"Splitsort\u2014an adaptive sorting algorithm"},{"order":"20","displayText":"Vladimir Estivill-Castro, Heikki Mannila, Derick Wood, \"Right invariant metrics and measures of presortedness\", <i>Discrete Applied Mathematics</i>, vol. 42, pp. 1, 1993.","links":{"crossRefLink":"https://doi.org/10.1016/0166-218X(93)90175-N"},"title":"Right invariant metrics and measures of presortedness"},{"order":"21","displayText":"Ola Petersson, Alistair Moffat, \"A framework for adaptive sorting\", <i>Discrete Applied Mathematics</i>, vol. 59, pp. 153, 1995.","links":{"crossRefLink":"https://doi.org/10.1016/0166-218X(93)E0160-Z"},"title":"A framework for adaptive sorting"},{"order":"22","displayText":"Christos Levcopoulos, Ola Petersson, \"Exploiting few inversions when sorting: Sequential and parallel algorithms\", <i>Theoretical Computer Science</i>, vol. 163, pp. 211, 1996.","links":{"crossRefLink":"https://doi.org/10.1016/0304-3975(95)00256-1"},"title":"Exploiting few inversions when sorting: Sequential and parallel algorithms"},{"order":"23","displayText":"Vladimir Estivill-Castro, Derick Wood, \"A new measure of presortedness\", <i>Information and Computation</i>, vol. 83, pp. 111, 1989.","links":{"crossRefLink":"https://doi.org/10.1016/0890-5401(89)90050-3"},"title":"A new measure of presortedness"},{"order":"24","displayText":"Chern-Ching Chao, Wen-Qi Liang, \"Arranging n distinct numbers on a line or a circle to reach extreme total variations\", <i>European Journal of Combinatorics</i>, vol. 13, pp. 325, 1992.","links":{"crossRefLink":"https://doi.org/10.1016/S0195-6698(05)80011-3"},"title":"Arranging n distinct numbers on a line or a circle to reach extreme total variations"},{"order":"25","displayText":"Hsien-Kuei Hwang, Bo-Yin Yang, Yeong-Nan Yeh, \"Presorting algorithms: An average-case point of view\", <i>Theoretical Computer Science</i>, vol. 242, pp. 29, 2000.","links":{"crossRefLink":"https://doi.org/10.1016/S0304-3975(98)00181-9"},"title":"Presorting algorithms: An average-case point of view"},{"order":"26","displayText":"Petros Hadjicostas, K.B. Lakshmanan, \"Recursive merge sort with erroneous comparisons\", <i>Discrete Applied Mathematics</i>, vol. 159, pp. 1398, 2011.","links":{"crossRefLink":"https://doi.org/10.1016/j.dam.2011.05.010"},"title":"Recursive merge sort with erroneous comparisons"},{"order":"27","displayText":"Vladimir Estivill-Castro, \"Generating Nearly Sorted Sequences \u2013 The use of measures of disorder\", <i>Electronic Notes in Theoretical Computer Science</i>, vol. 91, pp. 56, 2004.","links":{"crossRefLink":"https://doi.org/10.1016/j.entcs.2003.12.006"},"title":"Generating Nearly Sorted Sequences \u2013 The use of measures of disorder"},{"order":"28","displayText":"Joel Seiferas, \"Networks for sorting multitonic sequences\", <i>Journal of Parallel and Distributed Computing</i>, vol. 65, pp. 1601, 2005.","links":{"crossRefLink":"https://doi.org/10.1016/j.jpdc.2005.05.019"},"title":"Networks for sorting multitonic sequences"},{"order":"29","displayText":"J\u00e9r\u00e9my Barbay, Gonzalo Navarro, \"On compressing permutations and adaptive sorting\", <i>Theoretical Computer Science</i>, vol. 513, pp. 109, 2013.","links":{"crossRefLink":"https://doi.org/10.1016/j.tcs.2013.10.019"},"title":"On compressing permutations and adaptive sorting"},{"order":"30","displayText":"Chern-Ching Chao, Zhidong Bai, Wen-Qi Liang, \"Asymptotic Normality for Oscillation of Permutation\", <i>Probability in the Engineering and Informational Sciences</i>, vol. 7, pp. 227, 1993.","links":{"crossRefLink":"https://doi.org/10.1017/S0269964800002886"},"title":"Asymptotic Normality for Oscillation of Permutation"}]},"formulaStrippedArticleTitle":"Measures of Presortedness and Optimal Sorting Algorithms","nonIeeeCitationCount":"65","contentTypeDisplay":"Journals","patentCitationCount":"0","mlTime":"PT0.586026S","lastupdate":"2021-10-05","title":"Measures of Presortedness and Optimal Sorting Algorithms","contentType":"periodicals","ieeeCitationCount":"10","publicationNumber":"12"},{"_id":5009383,"paperCitations":{"ieee":[{"order":"1","displayText":"Sy-Yen Kuo, Sheng-Chiech Liang, \"Concurrent error detection and correction in real-time systolic sorting arrays\", <i>Computers IEEE Transactions on</i>, vol. 41, no. 12, pp. 1615-1620, 1992.","links":{"documentLink":"/document/214672","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=214672","pdfSize":"567KB"},"title":"Concurrent error detection and correction in real-time systolic sorting arrays"},{"order":"2","displayText":"Jianli Sun, E. Cerny, J. Gecsei, \"Fault tolerance in a class of sorting networks\", <i>Computers IEEE Transactions on</i>, vol. 43, no. 7, pp. 827-837, 1994.","links":{"documentLink":"/document/293261","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=293261","pdfSize":"1101KB"},"title":"Fault tolerance in a class of sorting networks"},{"order":"3","displayText":"G. Bilardi, \"Merging and sorting networks with the topology of the omega network\", <i>Computers IEEE Transactions on</i>, vol. 38, no. 10, pp. 1396-1403, 1989.","links":{"documentLink":"/document/35835","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=35835","pdfSize":"712KB"},"title":"Merging and sorting networks with the topology of the omega network"},{"order":"4","displayText":"Sy-Yen Kuo, Sheng-Chiech Liang, \"Defect-tolerant hierarchical sorting networks for wafer-scale integration\", <i>Solid-State Circuits IEEE Journal of</i>, vol. 26, no. 9, pp. 1212-1222, 1991.","links":{"documentLink":"/document/84937","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=84937","pdfSize":"1182KB"},"title":"Defect-tolerant hierarchical sorting networks for wafer-scale integration"},{"order":"5","displayText":"P.F. Corbett, I.D. Scherson, \"Sorting in mesh connected multiprocessors\", <i>Parallel and Distributed Systems IEEE Transactions on</i>, vol. 3, no. 5, pp. 626-632, 1992.","links":{"documentLink":"/document/159046","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=159046","pdfSize":"623KB"},"title":"Sorting in mesh connected multiprocessors"},{"order":"6","displayText":"M.V. Chien, A. Yavuz Oruc, \"Adaptive binary sorting schemes and associated interconnection networks\", <i>Parallel and Distributed Systems IEEE Transactions on</i>, vol. 5, no. 6, pp. 561-572, 1994.","links":{"documentLink":"/document/285603","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=285603","pdfSize":"1294KB"},"title":"Adaptive binary sorting schemes and associated interconnection networks"},{"order":"7","displayText":"I-Ling Yen, E.L. Leiss, F.B. Bastani, \"Exploiting redundancy to speed up parallel systems\", <i>Parallel & Distributed Technology: Systems & Applications IEEE</i>, vol. 1, no. 3, pp. 51-60, 1993.","links":{"documentLink":"/document/242445","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=242445","pdfSize":"1074KB"},"title":"Exploiting redundancy to speed up parallel systems"},{"order":"8","displayText":"Jianli Sun, J. Gecsei, E. Cerny, \"An improvement in robust sorting networks\", <i>Signals Systems and Computers 1989. Twenty-Third Asilomar Conference on</i>, vol. 2, pp. 1036-1040, 1989.","links":{"documentLink":"/document/1201056","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=1201056","pdfSize":"392KB"},"title":"An improvement in robust sorting networks"},{"order":"9","displayText":"J.G. Krammer, H. Arif, \"A fault-tolerant two-dimensional sorting network\", <i>Application Specific Array Processors 1990. Proceedings of the International Conference on</i>, pp. 317-328, 1990.","links":{"documentLink":"/document/145469","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=145469","pdfSize":"574KB"},"title":"A fault-tolerant two-dimensional sorting network"},{"order":"10","displayText":"Thomas B. Jones, David H. Ackley, \"Scalable Robustness\", <i>Dependable Systems and Networks Workshop 2016 46th Annual IEEE/IFIP International Conference on</i>, pp. 31-38, 2016.","links":{"documentLink":"/document/7575346","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=7575346","pdfSize":"401KB"},"title":"Scalable Robustness"},{"order":"11","displayText":"S. Assaf, E. Upfal, \"Fault tolerant sorting network\", <i>Foundations of Computer Science 1990. Proceedings. 31st Annual Symposium on</i>, pp. 275-284 vol.1, 1990.","links":{"documentLink":"/document/89546","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=89546","pdfSize":"683KB"},"title":"Fault tolerant sorting network"},{"order":"12","displayText":"S.-C. Liang, S.-Y. Kuo, \"Concurrent error detection and correction in real-time systolic sorting arrays\", <i>Fault-Tolerant Computing 1990. FTCS-20. Digest of Papers. 20th International Symposium</i>, pp. 434-441, 1990.","links":{"documentLink":"/document/89398","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=89398","pdfSize":"645KB"},"title":"Concurrent error detection and correction in real-time systolic sorting arrays"},{"order":"13","displayText":"J. Sun, J. Gecsei, \"A multiple-fault tolerant sorting network\", <i>Fault-Tolerant Computing 1991. FTCS-21. Digest of Papers. Twenty-First International Symposium</i>, pp. 274-281, 1991.","links":{"documentLink":"/document/146673","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=146673","pdfSize":"604KB"},"title":"A multiple-fault tolerant sorting network"},{"order":"14","displayText":"K. Kantawala, D.L. Tao, \"Designing concurrent checking sorting networks\", <i>Fault-Tolerant Computing 1993. FTCS-23. Digest of Papers. The Twenty-Third International Symposium on</i>, pp. 250-259, 1993.","links":{"documentLink":"/document/627328","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=627328","pdfSize":"879KB"},"title":"Designing concurrent checking sorting networks"},{"order":"15","displayText":"I.-L. Yen, E.L. Leiss, F.B. Bastani, \"A repetitive fault tolerance model for parallel programs\", <i>System Sciences 1993 Proceeding of the Twenty-Sixth Hawaii International Conference on</i>, vol. ii, pp. 447-455 vol.2, 1993.","links":{"documentLink":"/document/284081","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=284081","pdfSize":"913KB"},"title":"A repetitive fault tolerance model for parallel programs"},{"order":"16","displayText":"M. Slimane-kadi, A. Boubekeur, G. Saucier, \"Interconnection networks with fault-tolerance properties\", <i>Wafer Scale Integration 1993. Proceedings. Fifth Annual IEEE International Conference on</i>, pp. 213-222, 1993.","links":{"documentLink":"/document/255257","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=255257","pdfSize":"380KB"},"title":"Interconnection networks with fault-tolerance properties"},{"order":"17","displayText":"I.-L. Yen, F. Bastani, E. Leiss, \"An inherently fault tolerant sorting algorithm\", <i>Parallel Processing Symposium 1991. Proceedings. Fifth International</i>, pp. 37-42, 1991.","links":{"documentLink":"/document/153754","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=153754","pdfSize":"490KB"},"title":"An inherently fault tolerant sorting algorithm"},{"order":"18","displayText":"D. Nassimi, Y. Perl, R.I. Becker, \"The generalized class of g-chain periodic sorting networks\", <i>Parallel Processing Symposium 1994. Proceedings. Eighth International</i>, pp. 424-432, 1994.","links":{"documentLink":"/document/288267","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=288267","pdfSize":"673KB"},"title":"The generalized class of g-chain periodic sorting networks"},{"order":"19","displayText":"F.B. Bastani, I.-L. Yen, \"Inherent fault tolerance in decentralized process-control systems\", <i>Autonomous Decentralized Systems 1993. Proceedings. ISADS 93. International Symposium on</i>, pp. 267-274, 1993.","links":{"documentLink":"/document/262694","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=262694","pdfSize":"752KB"},"title":"Inherent fault tolerance in decentralized process-control systems"},{"order":"20","displayText":"S. Salloum, M. Gala, \"Testing and fault tolerance properties in a class of sorting networks\", <i>Communications Computers and Signal Processing 1997. 10 Years PACRIM 1987-1997 - Networking the Pacific Rim. 1997 IEEE Pacific Rim Conference on</i>, vol. 2, pp. 938-941 vol.2, 1997.","links":{"documentLink":"/document/620414","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=620414","pdfSize":"389KB"},"title":"Testing and fault tolerance properties in a class of sorting networks"},{"order":"21","displayText":"S.N. Salloum, A.L. Perrie, \"Fault tolerance analysis of odd-even transposition sorting networks\", <i>Communications Computers and Signal Processing 1999 IEEE Pacific Rim Conference on</i>, pp. 155-157, 1999.","links":{"documentLink":"/document/799500","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=799500","pdfSize":"242KB"},"title":"Fault tolerance analysis of odd-even transposition sorting networks"},{"order":"22","displayText":"S.N. Salloum, Der-Haw Wang, \"Fault tolerance analysis of odd-even transposition sorting networks with single pass and multiple passes\", <i>Communications Computers and signal Processing 2003. PACRIM. 2003 IEEE Pacific Rim Conference on</i>, vol. 1, pp. 193-196 vol.1, 2003.","links":{"documentLink":"/document/1235750","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=1235750","pdfSize":"240KB"},"title":"Fault tolerance analysis of odd-even transposition sorting networks with single pass and multiple passes"},{"order":"23","displayText":"T. Leighton, Y. Ma, C.G. Plaxton, \"Highly fault-tolerant sorting circuits\", <i>Foundations of Computer Science 1991. Proceedings. 32nd Annual Symposium on</i>, pp. 458-469, 1991.","links":{"documentLink":"/document/185406","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=185406","pdfSize":"997KB"},"title":"Highly fault-tolerant sorting circuits"},{"order":"24","displayText":"T. Leighton, Yuan Ma, \"Breaking the /spl Theta/(nlog/sup 2/ n) barrier for sorting with faults\", <i>Foundations of Computer Science 1993. Proceedings. 34th Annual Symposium on</i>, pp. 734-743, 1993.","links":{"documentLink":"/document/366814","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=366814","pdfSize":"953KB"},"title":"Breaking the /spl Theta/(nlog/sup 2/ n) barrier for sorting with faults"}],"nonIeee":[{"order":"1","displayText":"Ronald I Becker, David Nassimi, Yehoshua Perl, \"The New Class of g-Chain Periodic Sorters\", <i>Journal of Parallel and Distributed Computing</i>, vol. 54, pp. 206, 1998.","links":{"crossRefLink":"https://doi.org/10.1006/jpdc.1998.1485"},"title":"The New Class of g-Chain Periodic Sorters"},{"order":"2","displayText":"Paris C. Kanellakis, Alex A. Shvartsman, \"Efficient parallel algorithms can be made robust\", <i>Distributed Computing</i>, vol. 5, pp. 201, 1992.","links":{"crossRefLink":"https://doi.org/10.1007/BF02277667"},"title":"Efficient parallel algorithms can be made robust"},{"order":"3","displayText":"Yehoshua Perl, \"Better understanding of batcher''s merging networks\", <i>Discrete Applied Mathematics</i>, vol. 25, pp. 257, 1989.","links":{"crossRefLink":"https://doi.org/10.1016/0166-218X(89)90004-8"},"title":"Better understanding of batcher''s merging networks"},{"order":"4","displayText":"Josef G. Krammer, Ernst G. Bernard, Matthias Sauer, Josef A. Nossek, \"Sorting on defective VLSI-arrays\", <i>Integration, the VLSI Journal</i>, vol. 12, pp. 33, 1991.","links":{"crossRefLink":"https://doi.org/10.1016/0167-9260(91)90041-I"},"title":"Sorting on defective VLSI-arrays"},{"order":"5","displayText":"Brigitte Oesterdiekhoff, \"Periodic comparator networks\", <i>Theoretical Computer Science</i>, vol. 245, pp. 175, 2000.","links":{"crossRefLink":"https://doi.org/10.1016/S0304-3975(99)00281-9"},"title":"Periodic comparator networks"},{"order":"6","displayText":"Grzegorz Stachowiak, \"Fast periodic correction networks\", <i>Theoretical Computer Science</i>, vol. 354, pp. 354, 2006.","links":{"crossRefLink":"https://doi.org/10.1016/j.tcs.2005.11.031"},"title":"Fast periodic correction networks"},{"order":"7","displayText":"Schimmler Manfred, Christoph Starke, \"A Correction Network forN-Sorters\", <i>SIAM Journal on Computing</i>, vol. 18, pp. 1179, 1989.","links":{"crossRefLink":"https://doi.org/10.1137/0218078"},"title":"A Correction Network forN-Sorters"},{"order":"8","displayText":"Shay Assaf, Eli Upfal, \"Fault Tolerant Sorting Networks\", <i>SIAM Journal on Discrete Mathematics</i>, vol. 4, pp. 472, 1991.","links":{"crossRefLink":"https://doi.org/10.1137/0404042"},"title":"Fault Tolerant Sorting Networks"},{"order":"9","displayText":"Tom Leighton, Yuan Ma, \"Tight Bounds on the Size of Fault-Tolerant Merging and Sorting Networks with Destructive Faults\", <i>SIAM Journal on Computing</i>, vol. 29, pp. 258, 1999.","links":{"crossRefLink":"https://doi.org/10.1137/S0097539796305298"},"title":"Tight Bounds on the Size of Fault-Tolerant Merging and Sorting Networks with Destructive Faults"},{"order":"10","displayText":"Thomas B. Jones, David H. Ackley, <i>Search-Based Software Engineering</i>, vol. 11036, pp. 213, 2018.","links":{"crossRefLink":"https://doi.org/10.1007/978-3-319-99241-9_11"},"title":""},{"order":"11","displayText":"Jianli Sun, Jan Gecsei, Eduard Cerny, \"Fault-tolerance in balanced sorting networks\", <i>Journal of Electronic Testing</i>, vol. 1, pp. 31, 1990.","links":{"crossRefLink":"https://doi.org/10.1007/BF00134013"},"title":"Fault-tolerance in balanced sorting networks"},{"order":"12","displayText":"Manfred Schimmler, Christoph Starke, <i>VLSI Algorithms and Architectures</i>, vol. 319, pp. 444, 1988.","links":{"crossRefLink":"https://doi.org/10.1007/BFb0040411"},"title":""},{"order":"13","displayText":"Grzegorz Stachowiak, <i>Fundamentals of Computation Theory</i>, vol. 2751, pp. 144, 2003.","links":{"crossRefLink":"https://doi.org/10.1007/978-3-540-45077-1_14"},"title":""},{"order":"14","displayText":"Paris Christos Kanellakis, Alex Allister Shvartsman, <i>Fault-Tolerant Parallel Computation</i>, pp. 1, 1997.","links":{"crossRefLink":"https://doi.org/10.1007/978-1-4757-5210-6_1"},"title":""},{"order":"15","displayText":"Martin Dowd, Yehoshua Perl, Larry Rudolph, Michael Saks, \"The periodic balanced sorting network\", <i>Journal of the ACM (JACM)</i>, vol. 36, pp. 738, 1989.","links":{"documentLink":"/document/5821771","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=5821771"},"title":"The periodic balanced sorting network"},{"order":"16","displayText":"Tsong-Chih Hsu, Sheng-De Wang, \"A simple architecture for constant time sorting machines\", <i>ACM SIGARCH Computer Architecture News</i>, vol. 23, pp. 13, 1995.","links":{"documentLink":"/document/5794079","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=5794079"},"title":"A simple architecture for constant time sorting machines"}]},"formulaStrippedArticleTitle":"A Robust Sorting Network","nonIeeeCitationCount":"16","contentTypeDisplay":"Journals","patentCitationCount":"0","mlTime":"PT0.684723S","lastupdate":"2021-10-05","title":"A Robust Sorting Network","contentType":"periodicals","ieeeCitationCount":"24","publicationNumber":"12"},{"_id":5009384,"paperCitations":{"ieee":[{"order":"1","displayText":"P.J. Varman, K. Doshi, \"Sorting with linear speedup on a pipelined hypercube\", <i>Computers IEEE Transactions on</i>, vol. 41, no. 1, pp. 97-103, 1992.","links":{"documentLink":"/document/123384","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=123384","pdfSize":"666KB"},"title":"Sorting with linear speedup on a pipelined hypercube"},{"order":"2","displayText":"A.A. Bertossi, M.A. Bonuccelli, \"A gracefully degradable VLSI system for linear programming\", <i>Computers IEEE Transactions on</i>, vol. 38, no. 6, pp. 853-861, 1989.","links":{"documentLink":"/document/24294","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=24294","pdfSize":"1098KB"},"title":"A gracefully degradable VLSI system for linear programming"},{"order":"3","displayText":"H.M. Alnuweiri, \"A new class of optimal bounded-degree VLSI sorting networks\", <i>Computers IEEE Transactions on</i>, vol. 42, no. 6, pp. 746-752, 1993.","links":{"documentLink":"/document/277299","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=277299","pdfSize":"860KB"},"title":"A new class of optimal bounded-degree VLSI sorting networks"},{"order":"4","displayText":"H.M. Alnuweiri, V.K. Prasanna Kumar, \"Optimal VLSI sorting with reduced number of processors\", <i>Computers IEEE Transactions on</i>, vol. 40, no. 1, pp. 105-110, 1991.","links":{"documentLink":"/document/67326","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=67326","pdfSize":"693KB"},"title":"Optimal VLSI sorting with reduced number of processors"},{"order":"5","displayText":"J. Belzile, Y. Savaria, D. Haccoun, M. Chalifoux, \"Bounds on the performance of partial selection networks\", <i>Communications IEEE Transactions on</i>, vol. 43, no. 2/3/4, pp. 1800-1809, 1995.","links":{"documentLink":"/document/380231","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=380231","pdfSize":"1001KB"},"title":"Bounds on the performance of partial selection networks"},{"order":"6","displayText":"P. Heinonen, Y. Neuvo, \"FIR-median hybrid filters with predictive FIR substructures\", <i>Acoustics Speech and Signal Processing IEEE Transactions on</i>, vol. 36, no. 6, pp. 892-899, 1988.","links":{"documentLink":"/document/1600","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=1600","pdfSize":"684KB"},"title":"FIR-median hybrid filters with predictive FIR substructures"},{"order":"7","displayText":"Q.A. Qureshi, T. Fischer, \"A hardware processor for implementing the pyramid vector quantizer\", <i>Acoustics Speech and Signal Processing IEEE Transactions on</i>, vol. 37, no. 7, pp. 1135-1142, 1989.","links":{"documentLink":"/document/32288","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=32288","pdfSize":"824KB"},"title":"A hardware processor for implementing the pyramid vector quantizer"},{"order":"8","displayText":"T. Tambouratzis, \"A novel artificial neural network for sorting\", <i>Systems Man and Cybernetics Part B: Cybernetics IEEE Transactions on</i>, vol. 29, no. 2, pp. 271-275, 1999.","links":{"documentLink":"/document/752799","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=752799","pdfSize":"132KB"},"title":"A novel artificial neural network for sorting"},{"order":"9","displayText":"W.-T. Lin, J.-P. Hwang, \"A high-speed shuffle bus for VLSI arrays\", <i>Solid-State Circuits IEEE Journal of</i>, vol. 23, no. 1, pp. 98-104, 1988.","links":{"documentLink":"/document/263","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=263","pdfSize":"650KB"},"title":"A high-speed shuffle bus for VLSI arrays"},{"order":"10","displayText":"S. Olariu, M.C. Pinotti, S.Q. Zheng, \"How to sort N items using a sorting network of fixed I/O size\", <i>Parallel and Distributed Systems IEEE Transactions on</i>, vol. 10, no. 5, pp. 487-499, 1999.","links":{"documentLink":"/document/770195","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=770195","pdfSize":"331KB"},"title":"How to sort N items using a sorting network of fixed I/O size"},{"order":"11","displayText":"Z. Fan, K.-H. Cheng, \"A generalized simultaneous access dictionary machine\", <i>Parallel and Distributed Systems IEEE Transactions on</i>, vol. 2, no. 2, pp. 149-159, 1991.","links":{"documentLink":"/document/89061","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=89061","pdfSize":"990KB"},"title":"A generalized simultaneous access dictionary machine"},{"order":"12","displayText":"Jun Wang, \"Analysis and design of an analog sorting network\", <i>Neural Networks IEEE Transactions on</i>, vol. 6, no. 4, pp. 962-971, 1995.","links":{"documentLink":"/document/392258","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=392258","pdfSize":"925KB"},"title":"Analysis and design of an analog sorting network"},{"order":"13","displayText":"B. Apolloni, I. Zoppis, \"Sub-symbolically managing pieces of symbolical functions for sorting\", <i>Neural Networks IEEE Transactions on</i>, vol. 10, no. 5, pp. 1099-1122, 1999.","links":{"documentLink":"/document/788650","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=788650","pdfSize":"530KB"},"title":"Sub-symbolically managing pieces of symbolical functions for sorting"},{"order":"14","displayText":"A.R. Siegel, \"Remarks On Sorting And Parallel Processing\", <i>Circuits Systems and Computers 1985. Nineteeth Asilomar Conference on</i>, pp. 359-364, 1985.","links":{"documentLink":"/document/671481","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=671481","pdfSize":"698KB"},"title":"Remarks On Sorting And Parallel Processing"},{"order":"15","displayText":"J.G. Krammer, H. Arif, \"A fault-tolerant two-dimensional sorting network\", <i>Application Specific Array Processors 1990. Proceedings of the International Conference on</i>, pp. 317-328, 1990.","links":{"documentLink":"/document/145469","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=145469","pdfSize":"574KB"},"title":"A fault-tolerant two-dimensional sorting network"},{"order":"16","displayText":"Shun-Wen Cheng, \"Arbitrary long digit integer sorter HW/SW co-design\", <i>Design Automation Conference 2003. Proceedings of the ASP-DAC 2003. Asia and South Pacific</i>, pp. 538-543, 2003.","links":{"documentLink":"/document/1195075","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=1195075","pdfSize":"507KB"},"title":"Arbitrary long digit integer sorter HW/SW co-design"},{"order":"17","displayText":"P. Bay, G. Bilardi, \"Deterministic on-line routing on area-universal networks\", <i>Foundations of Computer Science 1990. Proceedings. 31st Annual Symposium on</i>, pp. 297-306 vol.1, 1990.","links":{"documentLink":"/document/89548","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=89548","pdfSize":"926KB"},"title":"Deterministic on-line routing on area-universal networks"},{"order":"18","displayText":"S.Q. Zheng, S. Olariu, M.C. Pinotti, \"A systolic architecture for sorting an arbitrary number of elements\", <i>Algorithms and Architectures for Parallel Processing 1997. ICAPP 97. 1997 3rd International Conference on</i>, pp. 113-126, 1997.","links":{"documentLink":"/document/651484","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=651484","pdfSize":"745KB"},"title":"A systolic architecture for sorting an arbitrary number of elements"},{"order":"19","displayText":"Qiansheng Cheng, Xiaobo Zhou, \"A new class of nonlinear filters\", <i>Signal Processing Proceedings 1998. ICSP '98. 1998 Fourth International Conference on</i>, pp. 237-241 vol.1, 1998.","links":{"documentLink":"/document/770194","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=770194","pdfSize":"294KB"},"title":"A new class of nonlinear filters"},{"order":"20","displayText":"S.Q. Zheng, \"Algorithms for sorting arbitrary input using a fixed-size parallel sorting device\", <i>Parallel Processing 1996. Vol.3. Software. Proceedings of the 1996 International Conference on</i>, vol. 2, pp. 95-99 vol.2, 1996.","links":{"documentLink":"/document/537387","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=537387","pdfSize":"578KB"},"title":"Algorithms for sorting arbitrary input using a fixed-size parallel sorting device"},{"order":"21","displayText":"T. Alexander, M. Soma, \"A reconfigurable approach to a systolic sorting architecture\", <i>Circuits and Systems 1989. IEEE International Symposium on</i>, pp. 1178-1182 vol.2, 1989.","links":{"documentLink":"/document/100563","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=100563","pdfSize":"464KB"},"title":"A reconfigurable approach to a systolic sorting architecture"},{"order":"22","displayText":"S. Dey, P.K. Srimani, \"An O(log n) VLSI implementation of a parallel sorting algorithm\", <i>Computers and Communications 1988. Conference Proceedings. Seventh Annual International Phoenix Conference on</i>, pp. 14-18, 1988.","links":{"documentLink":"/document/10036","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=10036","pdfSize":"362KB"},"title":"An O(log n) VLSI implementation of a parallel sorting algorithm"},{"order":"23","displayText":"Yanjun Zhang, S.Q. Zheng, \"Design and analysis of a systolic sorting architecture\", <i>Parallel and Distributed Processing 1995. Proceedings. Seventh IEEE Symposium on</i>, pp. 652-659, 1995.","links":{"documentLink":"/document/530744","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=530744","pdfSize":"792KB"},"title":"Design and analysis of a systolic sorting architecture"},{"order":"24","displayText":"Tom Leighton, \"Tight Bounds on the Complexity of Parallel Sorting\", <i>Computers IEEE Transactions on</i>, vol. C-34, no. 4, pp. 344-354, 1985.","links":{"documentLink":"/document/5009385","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=5009385","pdfSize":"2610KB"},"title":"Tight Bounds on the Complexity of Parallel Sorting"},{"order":"25","displayText":"Alan R. Siegel, \"Minimum Storage Sorting Networks\", <i>Computers IEEE Transactions on</i>, vol. C-34, no. 4, pp. 355-361, 1985.","links":{"documentLink":"/document/5009386","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=5009386","pdfSize":"2151KB"},"title":"Minimum Storage Sorting Networks"},{"order":"26","displayText":"Howard C. Card, P. Glenn Gulak, Robert D. McLeod, Werner Pries, \"(\u03bbT) Complexity Measures for VLSI Computations in Constant Chip Area\", <i>Computers IEEE Transactions on</i>, vol. C-36, no. 1, pp. 112-117, 1987.","links":{"documentLink":"/document/5009456","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=5009456","pdfSize":"1335KB"},"title":"(\u03bbT) Complexity Measures for VLSI Computations in Constant Chip Area"},{"order":"27","displayText":"Hussein M. Alnuweiri, \"Optimal bounded-degree VLSI networks for sorting in a constant number of rounds\", <i>Supercomputing 1991. Supercomputing '91. Proceedings of the 1991 ACM/IEEE Conference on</i>, pp. 732-739, 1991.","links":{"documentLink":"/document/5348873","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=5348873","pdfSize":"822KB"},"title":"Optimal bounded-degree VLSI networks for sorting in a constant number of rounds"}],"nonIeee":[{"order":"1","displayText":"Qingshi Gao, \"A unifiedO(logN) and optimal sorting vector algorithm\", <i>Journal of Computer Science and Technology</i>, vol. 10, pp. 470, 1995.","links":{"crossRefLink":"https://doi.org/10.1007/BF02948343"},"title":"A unifiedO(logN) and optimal sorting vector algorithm"},{"order":"2","displayText":"E.D. Adamides, Ph.G. Tsalides, A. Thanailakis, \"Bit-serial VLSI sorter with high reliability specifications\", <i>Microprocessing and Microprogramming</i>, vol. 40, pp. 523, 1994.","links":{"crossRefLink":"https://doi.org/10.1016/0165-6074(94)90099-X"},"title":"Bit-serial VLSI sorter with high reliability specifications"},{"order":"3","displayText":"Jau-Hsiung Huang, Leonard Kleinrock, \"Optimal parallel merging and sorting algorithms using \u221aN processors without memory contention\", <i>Parallel Computing</i>, vol. 14, pp. 89, 1990.","links":{"crossRefLink":"https://doi.org/10.1016/0167-8191(90)90098-T"},"title":"Optimal parallel merging and sorting algorithms using \u221aN processors without memory contention"},{"order":"4","displayText":"Alan A. Bertossi, \"A VLSI system for string matching\", <i>Integration, the VLSI Journal</i>, vol. 9, pp. 129, 1990.","links":{"crossRefLink":"https://doi.org/10.1016/0167-9260(90)90032-V"},"title":"A VLSI system for string matching"},{"order":"5","displayText":"Josef G. Krammer, Ernst G. Bernard, Matthias Sauer, Josef A. Nossek, \"Sorting on defective VLSI-arrays\", <i>Integration, the VLSI Journal</i>, vol. 12, pp. 33, 1991.","links":{"crossRefLink":"https://doi.org/10.1016/0167-9260(91)90041-I"},"title":"Sorting on defective VLSI-arrays"},{"order":"6","displayText":"Chuan-Qi Zhu, Zhixi Fang, Xiaobo Li, \"A new parallel sorting approach with sorting memory module\", <i>Journal of Parallel and Distributed Computing</i>, vol. 7, pp. 482, 1989.","links":{"crossRefLink":"https://doi.org/10.1016/0743-7315(89)90032-4"},"title":"A new parallel sorting approach with sorting memory module"},{"order":"7","displayText":"Zhenqiang Fan, Kam Hoi Cheng, \"Design and analysis of simultaneous access priority queues\", <i>Journal of Parallel and Distributed Computing</i>, vol. 9, pp. 387, 1990.","links":{"crossRefLink":"https://doi.org/10.1016/0743-7315(90)90123-7"},"title":"Design and analysis of simultaneous access priority queues"},{"order":"8","displayText":"Kemal Efe, \"Embedding mesh of trees in the hypercube\", <i>Journal of Parallel and Distributed Computing</i>, vol. 11, pp. 222, 1991.","links":{"crossRefLink":"https://doi.org/10.1016/0743-7315(91)90046-C"},"title":"Embedding mesh of trees in the hypercube"},{"order":"9","displayText":"Thomas LENGAUER, <i>Algorithms and Complexity</i>, pp. 835, 1990.","links":{"crossRefLink":"https://doi.org/10.1016/B978-0-444-88071-0.50021-7"},"title":""},{"order":"10","displayText":"Celso Carneiro Ribeiro, <i>Surveys in Combinatorial Optimization</i>, vol. 132, pp. 325, 1987.","links":{"crossRefLink":"https://doi.org/10.1016/S0304-0208(08)73240-7"},"title":""},{"order":"11","displayText":"Paul Bay, Gianfranco Bilardi, \"Deterministic on-line routing on area-universal networks\", <i>Journal of the ACM (JACM)</i>, vol. 42, pp. 614, 1995.","links":{"documentLink":"/document/5822046","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=5822046"},"title":"Deterministic on-line routing on area-universal networks"},{"order":"12","displayText":"Richard Cole, Alan Siegel, \"Optimal VLSI circuits for sorting\", <i>Journal of the ACM (JACM)</i>, vol. 35, pp. 777, 1988.","links":{"documentLink":"/document/5821724","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=5821724"},"title":"Optimal VLSI circuits for sorting"},{"order":"13","displayText":"Tsong-Chih Hsu, Sheng-De Wang, \"A simple architecture for constant time sorting machines\", <i>ACM SIGARCH Computer Architecture News</i>, vol. 23, pp. 13, 1995.","links":{"documentLink":"/document/5794079","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=5794079"},"title":"A simple architecture for constant time sorting machines"}]},"formulaStrippedArticleTitle":"A Minimum Area VLSI Network for O(log n) Time Sorting","nonIeeeCitationCount":"13","contentTypeDisplay":"Journals","patentCitationCount":"0","mlTime":"PT0.923461S","lastupdate":"2021-08-14","title":"A Minimum Area VLSI Network for O(log n) Time Sorting","contentType":"periodicals","ieeeCitationCount":"27","publicationNumber":"12"},{"_id":5009385,"paperCitations":{"ieee":[{"order":"1","displayText":"P.J. Varman, K. Doshi, \"Sorting with linear speedup on a pipelined hypercube\", <i>Computers IEEE Transactions on</i>, vol. 41, no. 1, pp. 97-103, 1992.","links":{"documentLink":"/document/123384","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=123384","pdfSize":"666KB"},"title":"Sorting with linear speedup on a pipelined hypercube"},{"order":"2","displayText":"F.T. Leighton, B.M. Maggs, \"Fast algorithms for routing around faults in multibutterflies and randomly-wired splitter networks\", <i>Computers IEEE Transactions on</i>, vol. 41, no. 5, pp. 578-587, 1992.","links":{"documentLink":"/document/142684","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=142684","pdfSize":"964KB"},"title":"Fast algorithms for routing around faults in multibutterflies and randomly-wired splitter networks"},{"order":"3","displayText":"I.D. Scherson, S. Sen, \"Parallel sorting in two-dimensional VLSI models of computation\", <i>Computers IEEE Transactions on</i>, vol. 38, no. 2, pp. 238-249, 1989.","links":{"documentLink":"/document/16500","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=16500","pdfSize":"1354KB"},"title":"Parallel sorting in two-dimensional VLSI models of computation"},{"order":"4","displayText":"M.R. Samatham, D.K. Pradhan, \"The de Bruijn multiprocessor network: a versatile parallel processing and sorting network for VLSI\", <i>Computers IEEE Transactions on</i>, vol. 38, no. 4, pp. 567-581, 1989.","links":{"documentLink":"/document/21149","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=21149","pdfSize":"1338KB"},"title":"The de Bruijn multiprocessor network: a versatile parallel processing and sorting network for VLSI"},{"order":"5","displayText":"H.M. Alnuweiri, \"A new class of optimal bounded-degree VLSI sorting networks\", <i>Computers IEEE Transactions on</i>, vol. 42, no. 6, pp. 746-752, 1993.","links":{"documentLink":"/document/277299","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=277299","pdfSize":"860KB"},"title":"A new class of optimal bounded-degree VLSI sorting networks"},{"order":"6","displayText":"Y.-C. Chen, W.-T. Chen, \"Constant time sorting on reconfigurable meshes\", <i>Computers IEEE Transactions on</i>, vol. 43, no. 6, pp. 749-751, 1994.","links":{"documentLink":"/document/286307","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=286307","pdfSize":"355KB"},"title":"Constant time sorting on reconfigurable meshes"},{"order":"7","displayText":"H. Cam, J.A.B. Fortes, \"A fast VLSI-efficient self-routing permutation network\", <i>Computers IEEE Transactions on</i>, vol. 44, no. 3, pp. 448-453, 1995.","links":{"documentLink":"/document/372036","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=372036","pdfSize":"610KB"},"title":"A fast VLSI-efficient self-routing permutation network"},{"order":"8","displayText":"M. De, D. Das, M. Ghosh, B.P. Sinha, \"An efficient sorting algorithm on the multi-mesh network\", <i>Computers IEEE Transactions on</i>, vol. 46, no. 10, pp. 1132-1137, 1997.","links":{"documentLink":"/document/628397","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=628397","pdfSize":"99KB"},"title":"An efficient sorting algorithm on the multi-mesh network"},{"order":"9","displayText":"H.M. Alnuweiri, V.K. Prasanna Kumar, \"Optimal VLSI sorting with reduced number of processors\", <i>Computers IEEE Transactions on</i>, vol. 40, no. 1, pp. 105-110, 1991.","links":{"documentLink":"/document/67326","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=67326","pdfSize":"693KB"},"title":"Optimal VLSI sorting with reduced number of processors"},{"order":"10","displayText":"H. Lam, C. Lee, S.Y.W. Su, \"A special function unit for database operations (SFU-DB): design and performance evaluation\", <i>Computers IEEE Transactions on</i>, vol. 40, no. 3, pp. 263-275, 1991.","links":{"documentLink":"/document/76403","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=76403","pdfSize":"1035KB"},"title":"A special function unit for database operations (SFU-DB): design and performance evaluation"},{"order":"11","displayText":"S. Olarlu, M.C. Pinotti, Si Qing Zheng, \"An optimal hardware-algorithm for sorting using a fixed-size parallel sorting device\", <i>Computers IEEE Transactions on</i>, vol. 49, no. 12, pp. 1310-1324, 2000.","links":{"documentLink":"/document/895849","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=895849","pdfSize":"274KB"},"title":"An optimal hardware-algorithm for sorting using a fixed-size parallel sorting device"},{"order":"12","displayText":"Y. Han, \"An optimal linked list prefix algorithm on a local memory computer\", <i>Computers IEEE Transactions on</i>, vol. 40, no. 10, pp. 1149-1153, 1991.","links":{"documentLink":"/document/93747","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=93747","pdfSize":"472KB"},"title":"An optimal linked list prefix algorithm on a local memory computer"},{"order":"13","displayText":"R. Miller, Q.F. Stout, \"Efficient parallel convex hull algorithms\", <i>Computers IEEE Transactions on</i>, vol. 37, no. 12, pp. 1605-1618, 1988.","links":{"documentLink":"/document/9737","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=9737","pdfSize":"1647KB"},"title":"Efficient parallel convex hull algorithms"},{"order":"14","displayText":"J. Belzile, Y. Savaria, D. Haccoun, M. Chalifoux, \"Bounds on the performance of partial selection networks\", <i>Communications IEEE Transactions on</i>, vol. 43, no. 2/3/4, pp. 1800-1809, 1995.","links":{"documentLink":"/document/380231","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=380231","pdfSize":"1001KB"},"title":"Bounds on the performance of partial selection networks"},{"order":"15","displayText":"R. Kannan, Daeshik Lee, K.Y. Lee, H.F. Jordan, \"Optical TDM sorting networks for high-speed switching\", <i>Communications IEEE Transactions on</i>, vol. 45, no. 6, pp. 723-736, 1997.","links":{"documentLink":"/document/592616","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=592616","pdfSize":"610KB"},"title":"Optical TDM sorting networks for high-speed switching"},{"order":"16","displayText":"P.F. Corbett, I.D. Scherson, \"Sorting in mesh connected multiprocessors\", <i>Parallel and Distributed Systems IEEE Transactions on</i>, vol. 3, no. 5, pp. 626-632, 1992.","links":{"documentLink":"/document/159046","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=159046","pdfSize":"623KB"},"title":"Sorting in mesh connected multiprocessors"},{"order":"17","displayText":"P.J. Bernhard, D.J. Rosenkrantz, \"Partitioning message patterns for bundled omega networks\", <i>Parallel and Distributed Systems IEEE Transactions on</i>, vol. 5, no. 4, pp. 353-363, 1994.","links":{"documentLink":"/document/273044","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=273044","pdfSize":"1240KB"},"title":"Partitioning message patterns for bundled omega networks"},{"order":"18","displayText":"Qian Ping Gu, Jun Gu, \"Algorithms and average time bounds of sorting on a mesh-connected computer\", <i>Parallel and Distributed Systems IEEE Transactions on</i>, vol. 5, no. 3, pp. 308-315, 1994.","links":{"documentLink":"/document/277787","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=277787","pdfSize":"815KB"},"title":"Algorithms and average time bounds of sorting on a mesh-connected computer"},{"order":"19","displayText":"M.V. Chien, A. Yavuz Oruc, \"Adaptive binary sorting schemes and associated interconnection networks\", <i>Parallel and Distributed Systems IEEE Transactions on</i>, vol. 5, no. 6, pp. 561-572, 1994.","links":{"documentLink":"/document/285603","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=285603","pdfSize":"1294KB"},"title":"Adaptive binary sorting schemes and associated interconnection networks"},{"order":"20","displayText":"H.M. Alnuweiri, \"Optimal VLSI networks for multidimensional transforms\", <i>Parallel and Distributed Systems IEEE Transactions on</i>, vol. 5, no. 7, pp. 763-769, 1994.","links":{"documentLink":"/document/296321","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=296321","pdfSize":"811KB"},"title":"Optimal VLSI networks for multidimensional transforms"},{"order":"21","displayText":"M. Nigam, S. Sahni, \"Sorting n/sup 2/ numbers on n/spl times/n meshes\", <i>Parallel and Distributed Systems IEEE Transactions on</i>, vol. 6, no. 12, pp. 1221-1225, 1995.","links":{"documentLink":"/document/476164","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=476164","pdfSize":"601KB"},"title":"Sorting n/sup 2/ numbers on n/spl times/n meshes"},{"order":"22","displayText":"A.C. Dusseau, D.E. Culler, K.E. Schauser, R.P. Martin, \"Fast parallel sorting under LogP: experience with the CM-5\", <i>Parallel and Distributed Systems IEEE Transactions on</i>, vol. 7, no. 8, pp. 791-805, 1996.","links":{"documentLink":"/document/532111","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=532111","pdfSize":"2131KB"},"title":"Fast parallel sorting under LogP: experience with the CM-5"},{"order":"23","displayText":"J.F. Jaja, Kwan Woo Ryu, \"The block distributed memory model\", <i>Parallel and Distributed Systems IEEE Transactions on</i>, vol. 7, no. 8, pp. 830-840, 1996.","links":{"documentLink":"/document/532114","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=532114","pdfSize":"1294KB"},"title":"The block distributed memory model"},{"order":"24","displayText":"A. Fernandez, K. Efe, \"Generalized algorithm for parallel sorting on product networks\", <i>Parallel and Distributed Systems IEEE Transactions on</i>, vol. 8, no. 12, pp. 1211-1225, 1997.","links":{"documentLink":"/document/640013","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=640013","pdfSize":"388KB"},"title":"Generalized algorithm for parallel sorting on product networks"},{"order":"25","displayText":"S. Rajasekaran, S. Sahni, \"Sorting selection and routing on the array with reconfigurable optical buses\", <i>Parallel and Distributed Systems IEEE Transactions on</i>, vol. 8, no. 11, pp. 1123-1132, 1997.","links":{"documentLink":"/document/642947","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=642947","pdfSize":"243KB"},"title":"Sorting, selection, and routing on the array with reconfigurable optical buses"},{"order":"26","displayText":"Chih-Fang Wang, S. Sahni, \"Basic operations on the OTIS-Mesh optoelectronic computer\", <i>Parallel and Distributed Systems IEEE Transactions on</i>, vol. 9, no. 12, pp. 1226-1236, 1998.","links":{"documentLink":"/document/737698","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=737698","pdfSize":"347KB"},"title":"Basic operations on the OTIS-Mesh optoelectronic computer"},{"order":"27","displayText":"S. Olariu, M.C. Pinotti, S.Q. Zheng, \"How to sort N items using a sorting network of fixed I/O size\", <i>Parallel and Distributed Systems IEEE Transactions on</i>, vol. 10, no. 5, pp. 487-499, 1999.","links":{"documentLink":"/document/770195","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=770195","pdfSize":"331KB"},"title":"How to sort N items using a sorting network of fixed I/O size"},{"order":"28","displayText":"K.W. Ryu, J. Jaja, \"Efficient algorithms for list ranking and for solving graph problems on the hypercube\", <i>Parallel and Distributed Systems IEEE Transactions on</i>, vol. 1, no. 1, pp. 83-90, 1990.","links":{"documentLink":"/document/80127","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=80127","pdfSize":"672KB"},"title":"Efficient algorithms for list ranking and for solving graph problems on the hypercube"},{"order":"29","displayText":"Jae-Dong Lee, K.E. Batcher, \"Minimizing communication in the bitonic sort\", <i>Parallel and Distributed Systems IEEE Transactions on</i>, vol. 11, no. 5, pp. 459-474, 2000.","links":{"documentLink":"/document/852399","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=852399","pdfSize":"1197KB"},"title":"Minimizing communication in the bitonic sort"},{"order":"30","displayText":"J.F. Sibeyn, \"Solving fundamental problems on sparse-meshes\", <i>Parallel and Distributed Systems IEEE Transactions on</i>, vol. 11, no. 12, pp. 1324-1332, 2000.","links":{"documentLink":"/document/895796","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=895796","pdfSize":"189KB"},"title":"Solving fundamental problems on sparse-meshes"}],"nonIeee":[{"order":"1","displayText":"Kikuo Fujimura, \"Visibility Computation on Reconfigurable Meshes\", <i>Graphical Models and Image Processing</i>, vol. 59, pp. 395, 1997.","links":{"crossRefLink":"https://doi.org/10.1006/gmip.1997.0440"},"title":"Visibility Computation on Reconfigurable Meshes"},{"order":"2","displayText":"Philip D MacKenzie, Quentin F Stout, \"Ultrafast Expected Time Parallel Algorithms\", <i>Journal of Algorithms</i>, vol. 26, pp. 1, 1998.","links":{"crossRefLink":"https://doi.org/10.1006/jagm.1997.0892"},"title":"Ultrafast Expected Time Parallel Algorithms"},{"order":"3","displayText":"David R. Helman, David A. Bader, Joseph J\u00e1J\u00e1, \"A Randomized Parallel Sorting Algorithm with an Experimental Study\", <i>Journal of Parallel and Distributed Computing</i>, vol. 52, pp. 1, 1998.","links":{"crossRefLink":"https://doi.org/10.1006/jpdc.1998.1462"},"title":"A Randomized Parallel Sorting Algorithm with an Experimental Study"},{"order":"4","displayText":"Miltos D Grammatikakis, D.Frank Hsu, Miro Kraetzl, Jop F Sibeyn, \"Packet Routing in Fixed-Connection Networks: A Survey\", <i>Journal of Parallel and Distributed Computing</i>, vol. 54, pp. 77, 1998.","links":{"crossRefLink":"https://doi.org/10.1006/jpdc.1998.1483"},"title":"Packet Routing in Fixed-Connection Networks: A Survey"},{"order":"5","displayText":"Mounir Hamdi, Chunming Qiao, Yi Pan, J. Tong, \"Communication-Efficient Sorting Algorithms on Reconfigurable Array of Processors With Slotted Optical Buses\", <i>Journal of Parallel and Distributed Computing</i>, vol. 57, pp. 166, 1999.","links":{"crossRefLink":"https://doi.org/10.1006/jpdc.1998.1525"},"title":"Communication-Efficient Sorting Algorithms on Reconfigurable Array of Processors With Slotted Optical Buses"},{"order":"6","displayText":"Bhabani P. Sinha, Amar Mukherjee, \"Parallel Sorting Algorithm Using Multiway Merge and Its Implementation on a Multi-Mesh Network\", <i>Journal of Parallel and Distributed Computing</i>, vol. 60, pp. 891, 2000.","links":{"crossRefLink":"https://doi.org/10.1006/jpdc.2000.1636"},"title":"Parallel Sorting Algorithm Using Multiway Merge and Its Implementation on a Multi-Mesh Network"},{"order":"7","displayText":"Shin-Jae Lee, Minsoo Jeon, Dongseung Kim, Andrew Sohn, \"Partitioned Parallel Radix Sort\", <i>Journal of Parallel and Distributed Computing</i>, vol. 62, pp. 656, 2002.","links":{"crossRefLink":"https://doi.org/10.1006/jpdc.2001.1808"},"title":"Partitioned Parallel Radix Sort"},{"order":"8","displayText":"Jeffrey Scott Vitter, <i>Handbook of Massive Data Sets</i>, vol. 4, pp. 359, 2002.","links":{"crossRefLink":"https://doi.org/10.1007/978-1-4615-0005-6_10"},"title":""},{"order":"9","displayText":"Sanguthevar Rajasekaran, <i>Handbook of Massive Data Sets</i>, vol. 4, pp. 875, 2002.","links":{"crossRefLink":"https://doi.org/10.1007/978-1-4615-0005-6_24"},"title":""},{"order":"10","displayText":"Ramachandran Vaidyanathan, Carlos R. P. Hartmann, Pramod K. Varshney, \"Parallel integer sorting using small operations\", <i>Acta Informatica</i>, vol. 32, pp. 79, 1995.","links":{"crossRefLink":"https://doi.org/10.1007/BF01185406"},"title":"Parallel integer sorting using small operations"},{"order":"11","displayText":"K. T. Herley, \"Representing shared data on distributed-memory parallel computers\", <i>Mathematical Systems Theory</i>, vol. 29, pp. 111, 1996.","links":{"crossRefLink":"https://doi.org/10.1007/BF01305311"},"title":"Representing shared data on distributed-memory parallel computers"},{"order":"12","displayText":"Hossam ElGindy, \"An optimal speed-up parallel algorithm for triangulating simplicial point sets in space\", <i>International Journal of Parallel Programming</i>, vol. 15, pp. 389, 1986.","links":{"crossRefLink":"https://doi.org/10.1007/BF01414463"},"title":"An optimal speed-up parallel algorithm for triangulating simplicial point sets in space"},{"order":"13","displayText":"John M. Marberg, Eli Gafni, \"Sorting in constant number of row and column phases on a mesh\", <i>Algorithmica</i>, vol. 3, pp. 561, 1988.","links":{"crossRefLink":"https://doi.org/10.1007/BF01762132"},"title":"Sorting in constant number of row and column phases on a mesh"},{"order":"14","displayText":"A. Pietracaprina, G. Pucci, \"The complexity of deterministic PRAM simulation on distributed memory machines\", <i>Theory of Computing Systems</i>, vol. 30, pp. 231, 1997.","links":{"crossRefLink":"https://doi.org/10.1007/BF02679461"},"title":"The complexity of deterministic PRAM simulation on distributed memory machines"},{"order":"15","displayText":"Qingshi Gao, Zhiyong Liu, \"Sloping-and-shaking\", <i>Science in China Series E: Technological Sciences</i>, vol. 40, pp. 225, 1997.","links":{"crossRefLink":"https://doi.org/10.1007/BF02916597"},"title":"Sloping-and-shaking"},{"order":"16","displayText":"Lijun Zhao, Zhiyong Liu, Qingshi Gao, \"An efficient multiway merging algorithm\", <i>Science in China Series E Technological Sciences</i>, vol. 41, pp. 543, 1998.","links":{"crossRefLink":"https://doi.org/10.1007/BF02917030"},"title":"An efficient multiway merging algorithm"},{"order":"17","displayText":"Qingshi Gao, \"A unifiedO(logN) and optimal sorting vector algorithm\", <i>Journal of Computer Science and Technology</i>, vol. 10, pp. 470, 1995.","links":{"crossRefLink":"https://doi.org/10.1007/BF02948343"},"title":"A unifiedO(logN) and optimal sorting vector algorithm"},{"order":"18","displayText":"Chin-Wen Ho, Richard C.T. Lee, \"Efficient parallel algorithms for finding maximal cliques clique trees and minimum coloring on chordal graphs\", <i>Information Processing Letters</i>, vol. 28, pp. 301, 1988.","links":{"crossRefLink":"https://doi.org/10.1016/0020-0190(88)90178-0"},"title":"Efficient parallel algorithms for finding maximal cliques, clique trees, and minimum coloring on chordal graphs"},{"order":"19","displayText":"Chin-Wen Ho, R.C.T. Lee, \"Counting clique trees and computing perfect elimination schemes in parallel\", <i>Information Processing Letters</i>, vol. 31, pp. 61, 1989.","links":{"crossRefLink":"https://doi.org/10.1016/0020-0190(89)90070-7"},"title":"Counting clique trees and computing perfect elimination schemes in parallel"},{"order":"20","displayText":"Bruce Parker, Ian Parberry, \"Constructing sorting networks from k-sorters\", <i>Information Processing Letters</i>, vol. 33, pp. 157, 1989.","links":{"crossRefLink":"https://doi.org/10.1016/0020-0190(89)90196-8"},"title":"Constructing sorting networks from k-sorters"},{"order":"21","displayText":"Vijayan Rajan, R.K. Ghosh, P. Gupta, \"An efficient parallel algorithm for random sampling\", <i>Information Processing Letters</i>, vol. 30, pp. 265, 1989.","links":{"crossRefLink":"https://doi.org/10.1016/0020-0190(89)90206-8"},"title":"An efficient parallel algorithm for random sampling"},{"order":"22","displayText":"Kieran T. Herley, \"A note on the token distribution problem\", <i>Information Processing Letters</i>, vol. 38, pp. 329, 1991.","links":{"crossRefLink":"https://doi.org/10.1016/0020-0190(91)90090-5"},"title":"A note on the token distribution problem"},{"order":"23","displayText":"Robert Cypher, C.Greg Plaxton, \"Deterministic sorting in nearly logarithmic time on the hypercube and related computers\", <i>Journal of Computer and System Sciences</i>, vol. 47, pp. 501, 1993.","links":{"crossRefLink":"https://doi.org/10.1016/0022-0000(93)90043-V"},"title":"Deterministic sorting in nearly logarithmic time on the hypercube and related computers"},{"order":"24","displayText":"Stavros D. Nikolopoulos, Stylianos D. Danielopoulos, \"Odd-even compare-exchange parallel sorting\", <i>Microprocessing and Microprogramming</i>, vol. 40, pp. 487, 1994.","links":{"crossRefLink":"https://doi.org/10.1016/0165-6074(94)90012-4"},"title":"Odd-even, compare-exchange parallel sorting"},{"order":"25","displayText":"Pilar de la Torre, Clyde P Kruskal, \"Towards a single model of efficient computation in real parallel machines\", <i>Future Generation Computer Systems</i>, vol. 8, pp. 395, 1992.","links":{"crossRefLink":"https://doi.org/10.1016/0167-739X(92)90071-I"},"title":"Towards a single model of efficient computation in real parallel machines"},{"order":"26","displayText":"Ian Parberry, \"Some practical simulations of impractical parallel computers\", <i>Parallel Computing</i>, vol. 4, pp. 93, 1987.","links":{"crossRefLink":"https://doi.org/10.1016/0167-8191(87)90065-2"},"title":"Some practical simulations of impractical parallel computers"},{"order":"27","displayText":"Ivan Stojmenovi\u0107, Masahiro Miyakawa, \"An optimal parallel algorithm for solving the maximal elements problem in the plane\", <i>Parallel Computing</i>, vol. 7, pp. 249, 1988.","links":{"crossRefLink":"https://doi.org/10.1016/0167-8191(88)90042-7"},"title":"An optimal parallel algorithm for solving the maximal elements problem in the plane"},{"order":"28","displayText":"Jau-Hsiung Huang, Leonard Kleinrock, \"Optimal parallel merging and sorting algorithms using \u221aN processors without memory contention\", <i>Parallel Computing</i>, vol. 14, pp. 89, 1990.","links":{"crossRefLink":"https://doi.org/10.1016/0167-8191(90)90098-T"},"title":"Optimal parallel merging and sorting algorithms using \u221aN processors without memory contention"},{"order":"29","displayText":"Robert Cypher, Jorge L.C Sanz, \"Cubesort: A parallel algorithm for sorting N data items with S-sorters\", <i>Journal of Algorithms</i>, vol. 13, pp. 211, 1992.","links":{"crossRefLink":"https://doi.org/10.1016/0196-6774(92)90016-6"},"title":"Cubesort: A parallel algorithm for sorting N data items with S-sorters"},{"order":"30","displayText":"Tom Leighton, \"Methods for message routing in parallel machines\", <i>Theoretical Computer Science</i>, vol. 128, pp. 31, 1994.","links":{"crossRefLink":"https://doi.org/10.1016/0304-3975(94)90163-5"},"title":"Methods for message routing in parallel machines"}]},"formulaStrippedArticleTitle":"Tight Bounds on the Complexity of Parallel Sorting","nonIeeeCitationCount":"119","contentTypeDisplay":"Journals","patentCitationCount":"2","mlTime":"PT0.779259S","lastupdate":"2021-10-02","title":"Tight Bounds on the Complexity of Parallel Sorting","contentType":"periodicals","ieeeCitationCount":"106","publicationNumber":"12"},{"_id":5009386,"paperCitations":{"ieee":[{"order":"1","displayText":"H.M. Alnuweiri, \"A new class of optimal bounded-degree VLSI sorting networks\", <i>Computers IEEE Transactions on</i>, vol. 42, no. 6, pp. 746-752, 1993.","links":{"documentLink":"/document/277299","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=277299","pdfSize":"860KB"},"title":"A new class of optimal bounded-degree VLSI sorting networks"},{"order":"2","displayText":"H.M. Alnuweiri, S.M. Sait, \"Efficient network folding techniques for routing permutations in VLSI\", <i>Very Large Scale Integration (VLSI) Systems IEEE Transactions on</i>, vol. 3, no. 2, pp. 254-263, 1995.","links":{"documentLink":"/document/386225","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=386225","pdfSize":"1007KB"},"title":"Efficient network folding techniques for routing permutations in VLSI"},{"order":"3","displayText":"A.R. Siegel, \"Remarks On Sorting And Parallel Processing\", <i>Circuits Systems and Computers 1985. Nineteeth Asilomar Conference on</i>, pp. 359-364, 1985.","links":{"documentLink":"/document/671481","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=671481","pdfSize":"698KB"},"title":"Remarks On Sorting And Parallel Processing"},{"order":"4","displayText":"M.L. Harrison, J.A. Foster, \"Improving the survivability of a simple evolved circuit through co-evolution\", <i>Evolvable Hardware 2004. Proceedings. 2004 NASA/DoD Conference on</i>, pp. 123-129, 2004.","links":{"documentLink":"/document/1310820","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=1310820","pdfSize":"279KB"},"title":"Improving the survivability of a simple evolved circuit through co-evolution"},{"order":"5","displayText":"Gu Lin, Bingxue Shi, \"A expansible current-mode sorting integrated circuit for pattern recognition\", <i>Neural Networks 1999. IJCNN '99. International Joint Conference on</i>, vol. 5, pp. 3123-3127 vol.5, 1999.","links":{"documentLink":"/document/836150","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=836150","pdfSize":"425KB"},"title":"A expansible current-mode sorting integrated circuit for pattern recognition"},{"order":"6","displayText":"Gu Lin, Bingxue Shi, \"A current-mode sorting circuit for pattern recognition\", <i>Intelligent Processing and Manufacturing of Materials 1999. IPMM '99. Proceedings of the Second International Conference on</i>, vol. 2, pp. 1003-1007 vol.2, 1999.","links":{"documentLink":"/document/791518","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=791518","pdfSize":"288KB"},"title":"A current-mode sorting circuit for pattern recognition"},{"order":"7","displayText":"Tom Leighton, \"Tight Bounds on the Complexity of Parallel Sorting\", <i>Computers IEEE Transactions on</i>, vol. C-34, no. 4, pp. 344-354, 1985.","links":{"documentLink":"/document/5009385","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=5009385","pdfSize":"2610KB"},"title":"Tight Bounds on the Complexity of Parallel Sorting"}],"nonIeee":[{"order":"1","displayText":"Scot Hornick, Majid Sarrafzadeh, \"On problem transformability in VLSI\", <i>Algorithmica</i>, vol. 2, pp. 97, 1987.","links":{"crossRefLink":"https://doi.org/10.1007/BF01840352"},"title":"On problem transformability in VLSI"},{"order":"2","displayText":"Pavol \u010euri\u0161, Ondrej S\u00fdkora, Clark D. Thompson, Imrich Vrto, \"A minimum-area circuit forl-selection\", <i>Algorithmica</i>, vol. 2, pp. 251, 1987.","links":{"crossRefLink":"https://doi.org/10.1007/BF01840362"},"title":"A minimum-area circuit forl-selection"},{"order":"3","displayText":"Pavol \u010euri\u0161, Imrich Vr\u0165o, \"Semelectivity is not sufficient\", <i>Information Processing Letters</i>, vol. 37, pp. 137, 1991.","links":{"crossRefLink":"https://doi.org/10.1016/0020-0190(91)90033-E"},"title":"Semelectivity is not sufficient"},{"order":"4","displayText":"Vladimir Palko, Ondrej S\u1e8fkora, Imrich Vrt\u0302o, \"Area complexity of merging\", <i>Theoretical Computer Science</i>, vol. 82, pp. 157, 1991.","links":{"crossRefLink":"https://doi.org/10.1016/0304-3975(91)90179-6"},"title":"Area complexity of merging"},{"order":"5","displayText":"Chuan-Qi Zhu, Zhixi Fang, Xiaobo Li, \"A new parallel sorting approach with sorting memory module\", <i>Journal of Parallel and Distributed Computing</i>, vol. 7, pp. 482, 1989.","links":{"crossRefLink":"https://doi.org/10.1016/0743-7315(89)90032-4"},"title":"A new parallel sorting approach with sorting memory module"},{"order":"6","displayText":"Celso Carneiro Ribeiro, <i>Surveys in Combinatorial Optimization</i>, vol. 132, pp. 325, 1987.","links":{"crossRefLink":"https://doi.org/10.1016/S0304-0208(08)73240-7"},"title":""},{"order":"7","displayText":"Gu Lin, Bingxue Shi, \"A novel expansible current-mode sorter\", <i>International Journal of Electronics</i>, vol. 87, pp. 819, 2000.","links":{"crossRefLink":"https://doi.org/10.1080/00207210050028751"},"title":"A novel expansible current-mode sorter"},{"order":"8","displayText":"Vladim\u00edr Palko, Ondrej S\u00fdkora, Imrich Vr\u0165o, <i>Mathematical Foundations of Computer Science 1989</i>, vol. 379, pp. 390, 1989.","links":{"crossRefLink":"https://doi.org/10.1007/3-540-51486-4_86"},"title":""},{"order":"9","displayText":"G. Bilardi, F. P. Preparata, \"Area-time lower-bound techniques with applications to sorting\", <i>Algorithmica</i>, vol. 1, pp. 65, 1986.","links":{"crossRefLink":"https://doi.org/10.1007/BF01840437"},"title":"Area-time lower-bound techniques with applications to sorting"},{"order":"10","displayText":"Michael L. Harrison, James A. Foster, <i>Genetic Programming</i>, vol. 3003, pp. 57, 2004.","links":{"crossRefLink":"https://doi.org/10.1007/978-3-540-24650-3_6"},"title":""},{"order":"11","displayText":"Richard Cole, Alan Siegel, \"Optimal VLSI circuits for sorting\", <i>Journal of the ACM (JACM)</i>, vol. 35, pp. 777, 1988.","links":{"documentLink":"/document/5821724","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=5821724"},"title":"Optimal VLSI circuits for sorting"},{"order":"12","displayText":"G. Bilardi, F. P. Preparata, <i>Automata, Languages and Programming</i>, vol. 194, pp. 53, 1985.","links":{"crossRefLink":"https://doi.org/10.1007/BFb0015730"},"title":""}]},"formulaStrippedArticleTitle":"Minimum Storage Sorting Networks","nonIeeeCitationCount":"12","contentTypeDisplay":"Journals","patentCitationCount":"0","mlTime":"PT0.225627S","lastupdate":"2021-10-05","title":"Minimum Storage Sorting Networks","contentType":"periodicals","ieeeCitationCount":"7","publicationNumber":"12"},{"_id":5009389,"paperCitations":{"ieee":[{"order":"1","displayText":"K.V.S. Ramarao, \"Distributed sorting on local area networks\", <i>Computers IEEE Transactions on</i>, vol. 37, no. 2, pp. 239-243, 1988.","links":{"documentLink":"/document/2156","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=2156","pdfSize":"656KB"},"title":"Distributed sorting on local area networks"},{"order":"2","displayText":"N. Santoro, E. Suen, \"Reduction techniques for selection in distributed files\", <i>Computers IEEE Transactions on</i>, vol. 38, no. 6, pp. 891-896, 1989.","links":{"documentLink":"/document/24301","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=24301","pdfSize":"701KB"},"title":"Reduction techniques for selection in distributed files"},{"order":"3","displayText":"W.S. Luk, F. Ling, \"An analytic/empirical study of distributed sorting on a local area network\", <i>Software Engineering IEEE Transactions on</i>, vol. 15, no. 5, pp. 575-586, 1989.","links":{"documentLink":"/document/24707","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=24707","pdfSize":"1423KB"},"title":"An analytic/empirical study of distributed sorting on a local area network"},{"order":"4","displayText":"T. Tambouratzis, \"A novel artificial neural network for sorting\", <i>Systems Man and Cybernetics Part B: Cybernetics IEEE Transactions on</i>, vol. 29, no. 2, pp. 271-275, 1999.","links":{"documentLink":"/document/752799","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=752799","pdfSize":"132KB"},"title":"A novel artificial neural network for sorting"},{"order":"5","displayText":"A. Negro, N. Santoro, J. Urrutia, \"Efficient distributed selection with bounded messages\", <i>Parallel and Distributed Systems IEEE Transactions on</i>, vol. 8, no. 4, pp. 397-401, 1997.","links":{"documentLink":"/document/588617","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=588617","pdfSize":"614KB"},"title":"Efficient distributed selection with bounded messages"},{"order":"6","displayText":"Jun Wang, \"Analysis and design of an analog sorting network\", <i>Neural Networks IEEE Transactions on</i>, vol. 6, no. 4, pp. 962-971, 1995.","links":{"documentLink":"/document/392258","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=392258","pdfSize":"925KB"},"title":"Analysis and design of an analog sorting network"},{"order":"7","displayText":"B. Apolloni, I. Zoppis, \"Sub-symbolically managing pieces of symbolical functions for sorting\", <i>Neural Networks IEEE Transactions on</i>, vol. 10, no. 5, pp. 1099-1122, 1999.","links":{"documentLink":"/document/788650","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=788650","pdfSize":"530KB"},"title":"Sub-symbolically managing pieces of symbolical functions for sorting"},{"order":"8","displayText":"W.S. Luk, X. Wang, F. Ling, \"On the communication cost of distributed database processing\", <i>Distributed Computing Systems 1988. 8th International Conference on</i>, pp. 528-535, 1988.","links":{"documentLink":"/document/12556","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=12556","pdfSize":"731KB"},"title":"On the communication cost of distributed database processing"},{"order":"9","displayText":"R. Rajendra Prasath, \"Algorithms for distributed sorting and prefix computation in static ad hoc mobile networks\", <i>Electronics and Information Engineering (ICEIE) 2010 International Conference On</i>, vol. 2, pp. V2-144-V2-148, 2010.","links":{"documentLink":"/document/5559735","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=5559735","pdfSize":"804KB"},"title":"Algorithms for distributed sorting and prefix computation in static ad hoc mobile networks"},{"order":"10","displayText":"T.M. Kwon, M. Zervakis, \"A parallel sorting network without comparators: A neural network approach\", <i>Neural Networks 1992. IJCNN. International Joint Conference on</i>, vol. 1, pp. 701-706 vol.1, 1992.","links":{"documentLink":"/document/287105","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=287105","pdfSize":"341KB"},"title":"A parallel sorting network without comparators: A neural network approach"},{"order":"11","displayText":"Y.-S. Lin, J.R. Yee, \"A distributed routing algorithm for virtual circuit date networks\", <i>INFOCOM '89. Proceedings of the Eighth Annual Joint Conference of the IEEE Computer and Communications Societies. Technology: Emerging or Converging IEEE</i>, pp. 200-207 vol.1, 1989.","links":{"documentLink":"/document/101453","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=101453","pdfSize":"563KB"},"title":"A distributed routing algorithm for virtual circuit date networks"},{"order":"12","displayText":"P. Flocchini, E. Kranakis, D. Krizanc, F.L. Luccio, N. Santoro, \"Sorting multisets in anonymous rings\", <i>Parallel and Distributed Processing Symposium 2000. IPDPS 2000. Proceedings. 14th International</i>, pp. 275-280, 2000.","links":{"documentLink":"/document/845996","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=845996","pdfSize":"110KB"},"title":"Sorting multisets in anonymous rings"},{"order":"13","displayText":"Zixue Cheng, D.S.L. Wei, \"Efficient distributed ranking and sorting schemes for a Coterie\", <i>Parallel Architectures Algorithms and Networks 1996. Proceedings. Second International Symposium on</i>, pp. 180-185, 1996.","links":{"documentLink":"/document/508979","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=508979","pdfSize":"601KB"},"title":"Efficient distributed ranking and sorting schemes for a Coterie"},{"order":"14","displayText":"Fan Dian, Tang Zhizhong, \"Parallel sorting by exact splitting\", <i>Parallel Architectures Algorithms and Networks 2004. Proceedings. 7th International Symposium on</i>, pp. 92-97, 2004.","links":{"documentLink":"/document/1300464","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=1300464","pdfSize":"1236KB"},"title":"Parallel sorting by exact splitting"},{"order":"15","displayText":"Chang-Duk Jung, You-Keon Park, \"study on Sorting of A Parallel Computer Using Protocol in Ubiquitous Environment\", <i>Multimedia and Ubiquitous Engineering 2007. MUE '07. International Conference on</i>, pp. 283-288, 2007.","links":{"documentLink":"/document/4197287","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=4197287","pdfSize":"223KB"},"title":"study on Sorting of A Parallel Computer Using Protocol in Ubiquitous Environment"},{"order":"16","displayText":"G. Alari, B. Bourgon, J. Chacko, A.K. Datta, \"Adaptive distributed sorting\", <i>Computers and Communications 1996. Conference Proceedings of the 1996 IEEE Fifteenth Annual International Phoenix Conference on</i>, pp. 1-7, 1996.","links":{"documentLink":"/document/493605","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=493605","pdfSize":"641KB"},"title":"Adaptive distributed sorting"},{"order":"17","displayText":"G. Alari, J. Beauquier, J. Chacko, A.K. Datta, S. Tixeuil, \"A fault-tolerant distributed sorting algorithm in tree networks\", <i>Performance Computing and Communications 1998. IPCCC '98. IEEE International</i>, pp. 37-43, 1998.","links":{"documentLink":"/document/659896","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=659896","pdfSize":"760KB"},"title":"A fault-tolerant distributed sorting algorithm in tree networks"},{"order":"18","displayText":"F. Chin, H. F. Ting, \"An almost linear time and O(nlogn+e) Messages distributed algorithm for minimum-weight spanning trees\", <i>Foundations of Computer Science 1985. 26th Annual Symposium on</i>, pp. 257-266, 1985.","links":{"documentLink":"/document/4568149","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=4568149","pdfSize":"1242KB"},"title":"An almost linear time and O(nlogn+e) Messages distributed algorithm for minimum-weight spanning trees"},{"order":"19","displayText":"Shmuel Zaks, \"Optimal Distributed Algorithms for Sorting and Ranking\", <i>Computers IEEE Transactions on</i>, vol. C-34, no. 4, pp. 376-379, 1985.","links":{"documentLink":"/document/5009390","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=5009390","pdfSize":"980KB"},"title":"Optimal Distributed Algorithms for Sorting and Ranking"},{"order":"20","displayText":"Selim G. Akl, Nicola Santoro, \"Optimal Parallel Merging and Sorting Without Memory Conflicts\", <i>Computers IEEE Transactions on</i>, vol. C-36, no. 11, pp. 1367-1369, 1987.","links":{"documentLink":"/document/5009478","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=5009478","pdfSize":"648KB"},"title":"Optimal Parallel Merging and Sorting Without Memory Conflicts"},{"order":"21","displayText":"R. Rajendra Prasath, \"An alternative time \u2014 optimal distributed sorting algorithm on a line network\", <i>Networked Computing (INC) 2010 6th International Conference on</i>, pp. 1-6, 2010.","links":{"documentLink":"/document/5484861","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=5484861","pdfSize":"476KB"},"title":"An alternative time \u2014 optimal distributed sorting algorithm on a line network"}],"nonIeee":[{"order":"1","displayText":"Qingshi Gao, Zhiyong Liu, \"Sloping-and-shaking\", <i>Science in China Series E: Technological Sciences</i>, vol. 40, pp. 225, 1997.","links":{"crossRefLink":"https://doi.org/10.1007/BF02916597"},"title":"Sloping-and-shaking"},{"order":"2","displayText":"O. Gerstel, Y. Mansour, S. Zaks, \"Bit complexity of order statistics on a distributed star network\", <i>Information Processing Letters</i>, vol. 30, pp. 127, 1989.","links":{"crossRefLink":"https://doi.org/10.1016/0020-0190(89)90130-0"},"title":"Bit complexity of order statistics on a distributed star network"},{"order":"3","displayText":"Jau-Hsiung Huang, Leonard Kleinrock, \"Distributed selectsort sorting algorithms on broadcast communication networks\", <i>Parallel Computing</i>, vol. 16, pp. 183, 1990.","links":{"crossRefLink":"https://doi.org/10.1016/0167-8191(90)90057-G"},"title":"Distributed selectsort sorting algorithms on broadcast communication networks"},{"order":"4","displayText":"Xiaobo Li, Paul Lu, Jonathan Schaeffer, John Shillington,  Pok Sze Wong, Hanmao Shi, \"On the versatility of parallel sorting by regular sampling\", <i>Parallel Computing</i>, vol. 19, pp. 1079, 1993.","links":{"crossRefLink":"https://doi.org/10.1016/0167-8191(93)90019-H"},"title":"On the versatility of parallel sorting by regular sampling"},{"order":"5","displayText":"Nicola Santoro, Jeffrey B. Sidney, Stuart J. Sidney, \"A distributed selection algorithm and its expected communication complexity\", <i>Theoretical Computer Science</i>, vol. 100, pp. 185, 1992.","links":{"crossRefLink":"https://doi.org/10.1016/0304-3975(92)90368-P"},"title":"A distributed selection algorithm and its expected communication complexity"},{"order":"6","displayText":"Nicola Santoro, Michael Scheutzow, Jeffrey B. Sidney, \"On the expected complexity of distributed selection\", <i>Journal of Parallel and Distributed Computing</i>, vol. 5, pp. 194, 1988.","links":{"crossRefLink":"https://doi.org/10.1016/0743-7315(88)90029-9"},"title":"On the expected complexity of distributed selection"},{"order":"7","displayText":"To-Yat Cheung, \"An algorithm with decentralized control for sorting files in a network\", <i>Journal of Parallel and Distributed Computing</i>, vol. 7, pp. 464, 1989.","links":{"crossRefLink":"https://doi.org/10.1016/0743-7315(89)90031-2"},"title":"An algorithm with decentralized control for sorting files in a network"},{"order":"8","displayText":"Peter J. Varman, Scott D. Scheufler, Balakrishna R. Iyer, Gary R. Ricard, \"Merging multiple lists on hierarchical-memory multiprocessors\", <i>Journal of Parallel and Distributed Computing</i>, vol. 12, pp. 171, 1991.","links":{"crossRefLink":"https://doi.org/10.1016/0743-7315(91)90022-2"},"title":"Merging multiple lists on hierarchical-memory multiprocessors"},{"order":"9","displayText":"Hanmao Shi, Jonathan Schaeffer, \"Parallel sorting by regular sampling\", <i>Journal of Parallel and Distributed Computing</i>, vol. 14, pp. 361, 1992.","links":{"crossRefLink":"https://doi.org/10.1016/0743-7315(92)90075-X"},"title":"Parallel sorting by regular sampling"},{"order":"10","displayText":"Atsushi Sasaki, \"A time-optimal distributed sorting algorithm on a line network\", <i>Information Processing Letters</i>, vol. 83, pp. 21, 2002.","links":{"crossRefLink":"https://doi.org/10.1016/S0020-0190(01)00307-6"},"title":"A time-optimal distributed sorting algorithm on a line network"},{"order":"11","displayText":"Paola Flocchini, Evangelos Kranakis, Danny Krizanc, Flaminia L. Luccio, Nicola Santoro, \"Sorting and election in anonymous asynchronous rings\", <i>Journal of Parallel and Distributed Computing</i>, vol. 64, pp. 254, 2004.","links":{"crossRefLink":"https://doi.org/10.1016/j.jpdc.2003.11.007"},"title":"Sorting and election in anonymous asynchronous rings"},{"order":"12","displayText":"AJOY K. DATTA, S\u00c9BASTIEN TIXEUIL, \"SELF-STABILIZING DISTRIBUTED SORTING IN TREE NETWORKS\", <i>Parallel Algorithms and Applications</i>, vol. 16, pp. 1, 2001.","links":{"crossRefLink":"https://doi.org/10.1080/01495730108935263"},"title":"SELF-STABILIZING DISTRIBUTED SORTING IN TREE NETWORKS"},{"order":"13","displayText":"CHANG SUP SUNG, KANG BAE LEE, \"A ROUTING ALGORITHM FOR VIRTUAL CIRCUIT DATA NETWORKS WITH UNRELIABLE LINKS\", <i>Engineering Optimization</i>, vol. 24, pp. 119, 1995.","links":{"crossRefLink":"https://doi.org/10.1080/03052159508941186"},"title":"A ROUTING ALGORITHM FOR VIRTUAL CIRCUIT DATA NETWORKS WITH UNRELIABLE LINKS"},{"order":"14","displayText":"DAVID S. L. WEI, SANGUTHEVAR RAJASEKARAN, KSHIRASAGAR NAIK, SY-YEN KUO, \"EFFICIENT ALGORITHMS FOR SELECTION AND SORTING OF LARGE DISTRIBUTED FILES ON DE BRUIJN AND HYPERCUBE STRUCTURES\", <i>International Journal of Foundations of Computer Science</i>, vol. 14, pp. 1129, 2003.","links":{"crossRefLink":"https://doi.org/10.1142/S0129054103002229"},"title":"EFFICIENT ALGORITHMS FOR SELECTION AND SORTING OF LARGE DISTRIBUTED FILES ON DE BRUIJN AND HYPERCUBE STRUCTURES"},{"order":"15","displayText":"Alberto Negro, Nicola Santoro, Jorge Urrutia, <i>Distributed Algorithms</i>, vol. 312, pp. 108, 1988.","links":{"crossRefLink":"https://doi.org/10.1007/BFb0019798"},"title":""},{"order":"16","displayText":"Nicola Santoro, Jeffrey B. Sidney, Stuart J. Sidney, <i>STACS 87</i>, vol. 247, pp. 456, 1987.","links":{"crossRefLink":"https://doi.org/10.1007/BFb0039627"},"title":""},{"order":"17","displayText":"Tsong-Chih Hsu, Sheng-De Wang, \"A simple architecture for constant time sorting machines\", <i>ACM SIGARCH Computer Architecture News</i>, vol. 23, pp. 13, 1995.","links":{"documentLink":"/document/5794079","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=5794079"},"title":"A simple architecture for constant time sorting machines"}]},"formulaStrippedArticleTitle":"Distributed Sorting","nonIeeeCitationCount":"17","contentTypeDisplay":"Journals","patentCitationCount":"0","mlTime":"PT1.04295S","lastupdate":"2021-11-07","title":"Distributed Sorting","contentType":"periodicals","ieeeCitationCount":"21","publicationNumber":"12"},{"_id":5009390,"paperCitations":{"ieee":[{"order":"1","displayText":"K.V.S. Ramarao, \"Distributed sorting on local area networks\", <i>Computers IEEE Transactions on</i>, vol. 37, no. 2, pp. 239-243, 1988.","links":{"documentLink":"/document/2156","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=2156","pdfSize":"656KB"},"title":"Distributed sorting on local area networks"},{"order":"2","displayText":"Alessandro Chiuso, Fabio Fagnani, Luca Schenato, Sandro Zampieri, \"Gossip algorithms for distributed ranking\", <i>American Control Conference (ACC) 2011</i>, pp. 5468-5473, 2011.","links":{"documentLink":"/document/5991301","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=5991301","pdfSize":"522KB"},"title":"Gossip algorithms for distributed ranking"},{"order":"3","displayText":"Azwirman Gusrialdi, Zhihua Qu, Marwan A. Simaan, \"Scheduling and cooperative control of electric vehicles' charging at highway service stations\", <i>Decision and Control (CDC) 2014 IEEE 53rd Annual Conference on</i>, pp. 6465-6471, 2014.","links":{"documentLink":"/document/7040403","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=7040403","pdfSize":"424KB"},"title":"Scheduling and cooperative control of electric vehicles' charging at highway service stations"},{"order":"4","displayText":"Chee Wei Tan, Pei-Duo Yu, Chun-Kiu Lai, Wenyi Zhang, Hung-Lin Fu, \"Optimal detection of influential spreaders in online social networks\", <i>Information Science and Systems (CISS) 2016 Annual Conference on</i>, pp. 145-150, 2016.","links":{"documentLink":"/document/7460492","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=7460492","pdfSize":"665KB"},"title":"Optimal detection of influential spreaders in online social networks"},{"order":"5","displayText":"Jiaqing Xu, Qi Lv, Yong Dou, \"A novel distributed ranking method based on activator-inhibitor model for multicellular array architecture\", <i>Computer Science and Automation Engineering (CSAE) 2012 IEEE International Conference on</i>, vol. 3, pp. 719-724, 2012.","links":{"documentLink":"/document/6273050","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=6273050","pdfSize":"583KB"},"title":"A novel distributed ranking method based on activator-inhibitor model for multicellular array architecture"},{"order":"6","displayText":"M. Naimi, \"Parallel assignment to distinct identities in arbitrary networks\", <i>Computer Communications and Networks 1995. Proceedings. Fourth International Conference on</i>, pp. 475-478, 1995.","links":{"documentLink":"/document/540162","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=540162","pdfSize":"407KB"},"title":"Parallel assignment to distinct identities in arbitrary networks"},{"order":"7","displayText":"S. Hannenhalli, K. Perumalla, N. Chandrasekharan, R. Sridhar, \"A distributed algorithm for ear decomposition\", <i>Computing and Information 1993. Proceedings ICCI '93. Fifth International Conference on</i>, pp. 180-184, 1993.","links":{"documentLink":"/document/315382","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=315382","pdfSize":"409KB"},"title":"A distributed algorithm for ear decomposition"},{"order":"8","displayText":"I.A. Cimet, C. Cheng, S.P.R. Kumar, \"On the design of resilient protocols for spanning tree problems\", <i>Distributed Computing Systems 1989. 9th International Conference on</i>, pp. 516-523, 1989.","links":{"documentLink":"/document/37984","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=37984","pdfSize":"533KB"},"title":"On the design of resilient protocols for spanning tree problems"},{"order":"9","displayText":"R. Rajendra Prasath, \"Algorithms for distributed sorting and prefix computation in static ad hoc mobile networks\", <i>Electronics and Information Engineering (ICEIE) 2010 International Conference On</i>, vol. 2, pp. V2-144-V2-148, 2010.","links":{"documentLink":"/document/5559735","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=5559735","pdfSize":"804KB"},"title":"Algorithms for distributed sorting and prefix computation in static ad hoc mobile networks"},{"order":"10","displayText":"Y.-S. Lin, J.R. Yee, \"A distributed routing algorithm for virtual circuit date networks\", <i>INFOCOM '89. Proceedings of the Eighth Annual Joint Conference of the IEEE Computer and Communications Societies. Technology: Emerging or Converging IEEE</i>, pp. 200-207 vol.1, 1989.","links":{"documentLink":"/document/101453","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=101453","pdfSize":"563KB"},"title":"A distributed routing algorithm for virtual circuit date networks"},{"order":"11","displayText":"Huacheng Zeng, Yi Shi, Y. Thomas Hou, Wenjing Lou, \"An efficient DoF scheduling algorithm for multi-hop MIMO networks\", <i>INFOCOM 2013 Proceedings IEEE</i>, pp. 1564-1554, 2013.","links":{"documentLink":"/document/6566950","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=6566950","pdfSize":"167KB"},"title":"An efficient DoF scheduling algorithm for multi-hop MIMO networks"},{"order":"12","displayText":"Zixue Cheng, D.S.L. Wei, \"Efficient distributed ranking and sorting schemes for a Coterie\", <i>Parallel Architectures Algorithms and Networks 1996. Proceedings. Second International Symposium on</i>, pp. 180-185, 1996.","links":{"documentLink":"/document/508979","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=508979","pdfSize":"601KB"},"title":"Efficient distributed ranking and sorting schemes for a Coterie"},{"order":"13","displayText":"Chang-Duk Jung, You-Keon Park, \"study on Sorting of A Parallel Computer Using Protocol in Ubiquitous Environment\", <i>Multimedia and Ubiquitous Engineering 2007. MUE '07. International Conference on</i>, pp. 283-288, 2007.","links":{"documentLink":"/document/4197287","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=4197287","pdfSize":"223KB"},"title":"study on Sorting of A Parallel Computer Using Protocol in Ubiquitous Environment"},{"order":"14","displayText":"B. Bourgon, A.K. Datta, V. Natarajan, \"A self-stabilizing ranking algorithm for tree structured networks\", <i>Computers and Communications 1995. Conference Proceedings of the 1995 IEEE Fourteenth Annual International Phoenix Conference on</i>, pp. 23-28, 1995.","links":{"documentLink":"/document/472517","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=472517","pdfSize":"489KB"},"title":"A self-stabilizing ranking algorithm for tree structured networks"},{"order":"15","displayText":"G. Alari, B. Bourgon, J. Chacko, A.K. Datta, \"Adaptive distributed sorting\", <i>Computers and Communications 1996. Conference Proceedings of the 1996 IEEE Fifteenth Annual International Phoenix Conference on</i>, pp. 1-7, 1996.","links":{"documentLink":"/document/493605","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=493605","pdfSize":"641KB"},"title":"Adaptive distributed sorting"},{"order":"16","displayText":"G. Alari, J. Beauquier, J. Chacko, A.K. Datta, S. Tixeuil, \"A fault-tolerant distributed sorting algorithm in tree networks\", <i>Performance Computing and Communications 1998. IPCCC '98. IEEE International</i>, pp. 37-43, 1998.","links":{"documentLink":"/document/659896","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=659896","pdfSize":"760KB"},"title":"A fault-tolerant distributed sorting algorithm in tree networks"},{"order":"17","displayText":"Xu Yuan, Yi Shi, Y. Thomas Hou, Wenjing Lou, Scott F. Midkiff, Sastry Kompella, \"Achieving transparent coexistence in a multi-hop secondary network through distributed computation\", <i>Performance Computing and Communications Conference (IPCCC) 2014 IEEE International</i>, pp. 1-7, 2014.","links":{"documentLink":"/document/7017055","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=7017055","pdfSize":"216KB"},"title":"Achieving transparent coexistence in a multi-hop secondary network through distributed computation"},{"order":"18","displayText":"K.V.S. Ramarao, S. Venkatesan, \"Distributed problem solving in spite of processor failures\", <i>Reliable Distributed Systems 1992. Proceedings. 11th Symposium on</i>, pp. 164-171, 1992.","links":{"documentLink":"/document/235130","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=235130","pdfSize":"627KB"},"title":"Distributed problem solving in spite of processor failures"},{"order":"19","displayText":"Doron Rotem, Nicola Santoro, Jeffrey B. Sidney, \"Distributed Sorting\", <i>Computers IEEE Transactions on</i>, vol. C-34, no. 4, pp. 372-376, 1985.","links":{"documentLink":"/document/5009389","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=5009389","pdfSize":"1090KB"},"title":"Distributed Sorting"},{"order":"20","displayText":"Huacheng Zeng, Y. Thomas Hou, Yi Shi, Wenjing Lou, Sastry Kompella, Scott F. Midkiff, \"A Distributed Scheduling Algorithm for Underwater Acoustic Networks With Large Propagation Delays\", <i>Communications IEEE Transactions on</i>, vol. 65, no. 3, pp. 1131-1145, 2017.","links":{"documentLink":"/document/7807335","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=7807335","pdfSize":"2422KB"},"title":"A Distributed Scheduling Algorithm for Underwater Acoustic Networks With Large Propagation Delays"},{"order":"21","displayText":"Xu Yuan, Xiaoqi Qin, Feng Tian, Yi Shi, Y. Thomas Hou, Wenjing Lou, Scott F. Midkiff, Sastry Kompella, \"A Distributed Algorithm to Achieve Transparent Coexistence for a Secondary Multi-Hop MIMO Network\", <i>Wireless Communications IEEE Transactions on</i>, vol. 15, no. 9, pp. 6063-6077, 2016.","links":{"documentLink":"/document/7486091","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=7486091","pdfSize":"2980KB"},"title":"A Distributed Algorithm to Achieve Transparent Coexistence for a Secondary Multi-Hop MIMO Network"},{"order":"22","displayText":"Wonjong Noh, Sung Hoon Lim, Tae-Suk Kim, \"Physical-Layer Network Coding Based Throughput-Optimal Transmission for Bidirectional Traffic\", <i>Vehicular Technology IEEE Transactions on</i>, vol. 67, no. 4, pp. 3130-3144, 2018.","links":{"documentLink":"/document/8119534","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=8119534","pdfSize":"1031KB"},"title":"Physical-Layer Network Coding Based Throughput-Optimal Transmission for Bidirectional Traffic"},{"order":"23","displayText":"Huacheng Zeng, Yi Shi, Y. Thomas Hou, Wenjing Lou, Hanif D. Sherali, Rongbo Zhu, Scott F. Midkiff, \"A Scheduling Algorithm for MIMO DoF Allocation in Multi-Hop Networks\", <i>Mobile Computing IEEE Transactions on</i>, vol. 15, no. 2, pp. 264-277, 2016.","links":{"documentLink":"/document/7061474","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=7061474","pdfSize":"939KB"},"title":"A Scheduling Algorithm for MIMO DoF Allocation in Multi-Hop Networks"},{"order":"24","displayText":"R. Rajendra Prasath, \"An alternative time \u2014 optimal distributed sorting algorithm on a line network\", <i>Networked Computing (INC) 2010 6th International Conference on</i>, pp. 1-6, 2010.","links":{"documentLink":"/document/5484861","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=5484861","pdfSize":"476KB"},"title":"An alternative time \u2014 optimal distributed sorting algorithm on a line network"},{"order":"25","displayText":"Xinlong Zhao, Xianxin Song, Xin Liu, Xiaoqi Qin, Hang Li, \"A Distributed Data Sampling and Relay Scheme for Obtaining Fresh Updates in Multihop Networks\", <i>Teletraffic Congress (ITC 32) 2020 32nd International</i>, pp. 129-137, 2020.","links":{"documentLink":"/document/9355498","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=9355498","pdfSize":"311KB"},"title":"A Distributed Data Sampling and Relay Scheme for Obtaining Fresh Updates in Multihop Networks"}],"nonIeee":[{"order":"1","displayText":"O. Gerstel, S. Zaks, \"A new characterization of tree medians with applications to distributed sorting\", <i>Networks</i>, vol. 24, pp. 23, 1994.","links":{"crossRefLink":"https://doi.org/10.1002/net.3230240104"},"title":"A new characterization of tree medians with applications to distributed sorting"},{"order":"2","displayText":"K.V.S. Ramarao, Robert Daley, Rami Melhem, \"Message complexity of the set intersection problem\", <i>Information Processing Letters</i>, vol. 27, pp. 169, 1988.","links":{"crossRefLink":"https://doi.org/10.1016/0020-0190(88)90021-X"},"title":"Message complexity of the set intersection problem"},{"order":"3","displayText":"O. Gerstel, Y. Mansour, S. Zaks, \"Bit complexity of order statistics on a distributed star network\", <i>Information Processing Letters</i>, vol. 30, pp. 127, 1989.","links":{"crossRefLink":"https://doi.org/10.1016/0020-0190(89)90130-0"},"title":"Bit complexity of order statistics on a distributed star network"},{"order":"4","displayText":"Jau-Hsiung Huang, Leonard Kleinrock, \"Distributed selectsort sorting algorithms on broadcast communication networks\", <i>Parallel Computing</i>, vol. 16, pp. 183, 1990.","links":{"crossRefLink":"https://doi.org/10.1016/0167-8191(90)90057-G"},"title":"Distributed selectsort sorting algorithms on broadcast communication networks"},{"order":"5","displayText":"Nicola Santoro, Jeffrey B. Sidney, Stuart J. Sidney, \"A distributed selection algorithm and its expected communication complexity\", <i>Theoretical Computer Science</i>, vol. 100, pp. 185, 1992.","links":{"crossRefLink":"https://doi.org/10.1016/0304-3975(92)90368-P"},"title":"A distributed selection algorithm and its expected communication complexity"},{"order":"6","displayText":"Nicola Santoro, Michael Scheutzow, Jeffrey B. Sidney, \"On the expected complexity of distributed selection\", <i>Journal of Parallel and Distributed Computing</i>, vol. 5, pp. 194, 1988.","links":{"crossRefLink":"https://doi.org/10.1016/0743-7315(88)90029-9"},"title":"On the expected complexity of distributed selection"},{"order":"7","displayText":"Atsushi Sasaki, \"A time-optimal distributed sorting algorithm on a line network\", <i>Information Processing Letters</i>, vol. 83, pp. 21, 2002.","links":{"crossRefLink":"https://doi.org/10.1016/S0020-0190(01)00307-6"},"title":"A time-optimal distributed sorting algorithm on a line network"},{"order":"8","displayText":"D.J. Evans, W.U.N. Butt, \"Load balancing with network partitioning using host groups\", <i>Parallel Computing</i>, vol. 20, pp. 325, 1994.","links":{"crossRefLink":"https://doi.org/10.1016/S0167-8191(06)80016-5"},"title":"Load balancing with network partitioning using host groups"},{"order":"9","displayText":"AJOY K. DATTA, S\u00c9BASTIEN TIXEUIL, \"SELF-STABILIZING DISTRIBUTED SORTING IN TREE NETWORKS\", <i>Parallel Algorithms and Applications</i>, vol. 16, pp. 1, 2001.","links":{"crossRefLink":"https://doi.org/10.1080/01495730108935263"},"title":"SELF-STABILIZING DISTRIBUTED SORTING IN TREE NETWORKS"},{"order":"10","displayText":"CHANG SUP SUNG, KANG BAE LEE, \"A ROUTING ALGORITHM FOR VIRTUAL CIRCUIT DATA NETWORKS WITH UNRELIABLE LINKS\", <i>Engineering Optimization</i>, vol. 24, pp. 119, 1995.","links":{"crossRefLink":"https://doi.org/10.1080/03052159508941186"},"title":"A ROUTING ALGORITHM FOR VIRTUAL CIRCUIT DATA NETWORKS WITH UNRELIABLE LINKS"},{"order":"11","displayText":"Huacheng Zeng, Y. Thomas Hou, Yi Shi, Wenjing Lou, Sastry Kompella, Scott F. Midkiff, <i>Proceedings of the International Conference on Underwater Networks %Systems - WUWNET ''14</i>, pp. 1, 2014.","links":{"documentLink":"/document/7610841","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=7610841"},"title":""},{"order":"12","displayText":"Gopal Pandurangan, David Peleg, Michele Scquizzato, \"Message lower bounds via efficient network synchronization\", <i>Theoretical Computer Science</i>, 2018.","links":{"crossRefLink":"https://doi.org/10.1016/j.tcs.2018.11.017"},"title":"Message lower bounds via efficient network synchronization"},{"order":"13","displayText":"O. Gerstel, S. Zaks, <i>Graph-Theoretic Concepts in Computer Science</i>, vol. 657, pp. 135, 1993.","links":{"crossRefLink":"https://doi.org/10.1007/3-540-56402-0_43"},"title":""},{"order":"14","displayText":"Nicola Santoro, Jeffrey B. Sidney, Stuart J. Sidney, <i>STACS 87</i>, vol. 247, pp. 456, 1987.","links":{"crossRefLink":"https://doi.org/10.1007/BFb0039627"},"title":""},{"order":"15","displayText":"O. Gerstel, S. Zaks, <i>Algorithms\u2014ESA '93</i>, vol. 726, pp. 181, 1993.","links":{"crossRefLink":"https://doi.org/10.1007/3-540-57273-2_54"},"title":""},{"order":"16","displayText":"Guoyong Chen, Weiming Fu, Yu Kang, Jiahu Qin, Wei Xing Zheng, \"Circular Motion of Multiple Nonholonomic Robots under Switching Topology with Ordinal Ranking\", <i>Journal of the Franklin Institute</i>, 2020.","links":{"crossRefLink":"https://doi.org/10.1016/j.jfranklin.2020.07.041"},"title":"Circular Motion of Multiple Nonholonomic Robots under Switching Topology with Ordinal Ranking"}]},"formulaStrippedArticleTitle":"Optimal Distributed Algorithms for Sorting and Ranking","nonIeeeCitationCount":"16","contentTypeDisplay":"Journals","patentCitationCount":"1","mlTime":"PT0.550258S","lastupdate":"2021-10-05","title":"Optimal Distributed Algorithms for Sorting and Ranking","contentType":"periodicals","ieeeCitationCount":"25","publicationNumber":"12"},{"_id":5009409,"paperCitations":{"ieee":[{"order":"1","displayText":"B. Bose, S. Al-Bassam, \"Byte unidirectional error correcting and detecting codes\", <i>Computers IEEE Transactions on</i>, vol. 41, no. 12, pp. 1601-1606, 1992.","links":{"documentLink":"/document/214669","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=214669","pdfSize":"524KB"},"title":"Byte unidirectional error correcting and detecting codes"},{"order":"2","displayText":"L.A. Dunning, G. Dial, M.R. Varanasi, \"Unidirectional byte error detecting codes for computer memory systems\", <i>Computers IEEE Transactions on</i>, vol. 39, no. 4, pp. 592-595, 1990.","links":{"documentLink":"/document/54856","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=54856","pdfSize":"430KB"},"title":"Unidirectional byte error detecting codes for computer memory systems"},{"order":"3","displayText":"J.-P. Boly, W.J. van Gils, \"Codes for combined symbol and digit error control\", <i>Information Theory IEEE Transactions on</i>, vol. 34, no. 5, pp. 1286-1307, 1988.","links":{"documentLink":"/document/21259","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=21259","pdfSize":"1987KB"},"title":"Codes for combined symbol and digit error control"},{"order":"4","displayText":"L. Penzo, D. Sciuto, C. Silvano, \"Construction techniques for systematic SEC-DED codes with single byte error detection and partial correction capability for computer memory systems\", <i>Information Theory IEEE Transactions on</i>, vol. 41, no. 2, pp. 584-591, 1995.","links":{"documentLink":"/document/370159","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=370159","pdfSize":"1172KB"},"title":"Construction techniques for systematic SEC-DED codes with single byte error detection and partial correction capability for computer memory systems"},{"order":"5","displayText":"W.E. Clark, L.A. Dunning, D.G. Rogers, \"The construction of some bit and byte error control codes using partial Steiner systems\", <i>Information Theory IEEE Transactions on</i>, vol. 35, no. 6, pp. 1305-1310, 1989.","links":{"documentLink":"/document/45289","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=45289","pdfSize":"718KB"},"title":"The construction of some bit and byte error control codes using partial Steiner systems"},{"order":"6","displayText":"E. Fujiwara, D.K. Pradhan, \"Error-control coding in computers\", <i>Computer</i>, vol. 23, no. 7, pp. 63-72, 1990.","links":{"documentLink":"/document/56853","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=56853","pdfSize":"830KB"},"title":"Error-control coding in computers"},{"order":"7","displayText":"Zhen Wang, Mark G. Karpovsky, Konrad J. Kulikowski, \"Replacing linear Hamming codes by robust nonlinear codes results in a reliability improvement of memories\", <i>Dependable Systems & Networks 2009. DSN '09. IEEE/IFIP International Conference on</i>, pp. 514-523, 2009.","links":{"documentLink":"/document/5270297","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=5270297","pdfSize":"492KB"},"title":"Replacing linear Hamming codes by robust nonlinear codes results in a reliability improvement of memories"},{"order":"8","displayText":"L.A. Dunning, G. Dial, M. Varanasi, \"Unidirectional 9-bit byte error detecting codes for computer memory systems\", <i>Fault-Tolerant Computing 1989. FTCS-19. Digest of Papers. Nineteenth International Symposium on</i>, pp. 216-221, 1989.","links":{"documentLink":"/document/105569","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=105569","pdfSize":"438KB"},"title":"Unidirectional 9-bit byte error detecting codes for computer memory systems"},{"order":"9","displayText":"B. Bose, \"Byte unidirectional error correcting codes\", <i>Fault-Tolerant Computing 1989. FTCS-19. Digest of Papers. Nineteenth International Symposium on</i>, pp. 222-228, 1989.","links":{"documentLink":"/document/105570","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=105570","pdfSize":"383KB"},"title":"Byte unidirectional error correcting codes"},{"order":"10","displayText":"T.R.N. Rao, G.L. Feng, M.S. Kolluru, \"Efficient multiple undirectional byte error-detecting codes for computer memory systems\", <i>Fault-Tolerant Computing 1992. FTCS-22. Digest of Papers. Twenty-Second International Symposium on</i>, pp. 502-509, 1992.","links":{"documentLink":"/document/243583","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=243583","pdfSize":"425KB"},"title":"Efficient multiple undirectional byte error-detecting codes for computer memory systems"},{"order":"11","displayText":"L.A. Dunning, \"A SEC-BED-DED code with byte plus bit error detection\", <i>Fault-Tolerant Computing 1994. FTCS-24. Digest of Papers. Twenty-Fourth International Symposium on</i>, pp. 208-211, 1994.","links":{"documentLink":"/document/315640","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=315640","pdfSize":"313KB"},"title":"A SEC-BED-DED code with byte plus bit error detection"},{"order":"12","displayText":"R. Johansson, \"Two error-detecting and correcting circuits for space applications\", <i>Fault Tolerant Computing 1996. Proceedings of Annual Symposium on</i>, pp. 436-439, 1996.","links":{"documentLink":"/document/534630","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=534630","pdfSize":"329KB"},"title":"Two error-detecting and correcting circuits for space applications"},{"order":"13","displayText":"L. Penzo, D. Sciuto, C. Silvano, \"VLSI design of systematic odd-weight-column byte error detecting SEC-DED codes\", <i>VLSI Design 1995. Proceedings of the 8th International Conference on</i>, pp. 156-160, 1995.","links":{"documentLink":"/document/512096","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=512096","pdfSize":"624KB"},"title":"VLSI design of systematic odd-weight-column byte error detecting SEC-DED codes"},{"order":"14","displayText":"R. Klein, M. Varanasi, L. Dunning, \"A systematic (16 8) code for correcting double errors and detecting random triple errors\", <i>Southeastcon '96. Bringing Together Education Science and Technology. Proceedings of the IEEE</i>, pp. 284-288, 1996.","links":{"documentLink":"/document/510075","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=510075","pdfSize":"433KB"},"title":"A systematic (16, 8) code for correcting double errors, and detecting random triple errors"}],"nonIeee":[{"order":"1","displayText":"Zhen Wang, Mark Karpovsky, Konrad J. Kulikowski, \"Design of Memories with Concurrent Error Detection and Correction by Nonlinear SEC-DED Codes\", <i>Journal of Electronic Testing</i>, vol. 26, pp. 559, 2010.","links":{"crossRefLink":"https://doi.org/10.1007/s10836-010-5168-5"},"title":"Design of Memories with Concurrent Error Detection and Correction by Nonlinear SEC-DED Codes"},{"order":"2","displayText":"Eiji Fujiwara, Mitsuhiko Yashiro, Tsuneo Furuya, <i>Essentials of Error-Control Coding Techniques</i>, pp. 171, 1990.","links":{"crossRefLink":"https://doi.org/10.1016/B978-0-12-370720-8.50011-8"},"title":""},{"order":"3","displayText":"W. Edwin Clark, \"Bounds on a class of partial partitions of a vector space over gf(2):a graph theoretical approach\", <i>Linear and Multilinear Algebra</i>, vol. 32, pp. 225, 1992.","links":{"crossRefLink":"https://doi.org/10.1080/03081089208818165"},"title":"Bounds on a class of partial partitions of a vector space over gf(2):a graph theoretical approach"}]},"formulaStrippedArticleTitle":"SEC-BED-DED Codes for Error Control in Byte-Organized Memory Systems","nonIeeeCitationCount":"3","contentTypeDisplay":"Journals","patentCitationCount":"5","mlTime":"PT0.845404S","lastupdate":"2021-09-10","title":"SEC-BED-DED Codes for Error Control in Byte-Organized Memory Systems","contentType":"periodicals","ieeeCitationCount":"14","publicationNumber":"12"},{"_id":5009414,"paperCitations":{"ieee":[{"order":"1","displayText":"F.J. Taylor, \"An RNS discrete Fourier transform implementation\", <i>Acoustics Speech and Signal Processing IEEE Transactions on</i>, vol. 38, no. 8, pp. 1386-1394, 1990.","links":{"documentLink":"/document/57573","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=57573","pdfSize":"783KB"},"title":"An RNS discrete Fourier transform implementation"},{"order":"2","displayText":"M. Abdallah, A. Skavantzos, \"On the binary quadratic residue system with noncoprime moduli\", <i>Signal Processing IEEE Transactions on</i>, vol. 45, no. 8, pp. 2085-2091, 1997.","links":{"documentLink":"/document/611213","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=611213","pdfSize":"345KB"},"title":"On the binary quadratic residue system with noncoprime moduli"},{"order":"3","displayText":"A. Skavantzos, M. Abdallah, \"Implementation issues of the two-level residue number system with pairs of conjugate moduli\", <i>Signal Processing IEEE Transactions on</i>, vol. 47, no. 3, pp. 826-838, 1999.","links":{"documentLink":"/document/747787","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=747787","pdfSize":"632KB"},"title":"Implementation issues of the two-level residue number system with pairs of conjugate moduli"},{"order":"4","displayText":"A. Skavantzos, F.J. Taylor, \"On the polynomial residue number system (digital signal processing)\", <i>Signal Processing IEEE Transactions on</i>, vol. 39, no. 2, pp. 376-382, 1991.","links":{"documentLink":"/document/80821","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=80821","pdfSize":"497KB"},"title":"On the polynomial residue number system (digital signal processing)"},{"order":"5","displayText":"A. Skavantzos, T. Stouraitis, \"Polynomial residue complex signal processing\", <i>Circuits and Systems II: Analog and Digital Signal Processing IEEE Transactions on</i>, vol. 40, no. 5, pp. 342-344, 1993.","links":{"documentLink":"/document/227375","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=227375","pdfSize":"288KB"},"title":"Polynomial residue complex signal processing"},{"order":"6","displayText":"T. Stouraitis, S.W. Kim, A. Skavantzos, \"Full adder-based arithmetic units for finite integer rings\", <i>Circuits and Systems II: Analog and Digital Signal Processing IEEE Transactions on</i>, vol. 40, no. 11, pp. 740-745, 1993.","links":{"documentLink":"/document/251845","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=251845","pdfSize":"487KB"},"title":"Full adder-based arithmetic units for finite integer rings"},{"order":"7","displayText":"M. Abdallah, A. Skavantzov, \"The multipolynomial channel polynomial residue arithmetic system\", <i>Circuits and Systems II: Analog and Digital Signal Processing IEEE Transactions on</i>, vol. 46, no. 2, pp. 165-171, 1999.","links":{"documentLink":"/document/752946","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=752946","pdfSize":"380KB"},"title":"The multipolynomial channel polynomial residue arithmetic system"},{"order":"8","displayText":"T. Stouraitis, A. Skavantzos, \"Parallel Decomposition Of Complex Multipliers\", <i>Signals Systems and Computers 1988. Twenty-Second Asilomar Conference on</i>, vol. 1, pp. 379-383, 1988.","links":{"documentLink":"/document/754021","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=754021","pdfSize":"465KB"},"title":"Parallel Decomposition Of Complex Multipliers"},{"order":"9","displayText":"A. Skavantzos, \"Designing fast convolvers for residue number systems\", <i>Signals Systems and Computers 1989. Twenty-Third Asilomar Conference on</i>, vol. 1, pp. 497-501, 1989.","links":{"documentLink":"/document/1200841","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=1200841","pdfSize":"281KB"},"title":"Designing fast convolvers for residue number systems"},{"order":"10","displayText":"M. Abdallah, A. Skavantzos, \"New multi-moduli residue and quadratic residue systems for large dynamic ranges\", <i>Signals Systems and Computers 1995. 1995 Conference Record of the Twenty-Ninth Asilomar Conference on</i>, vol. 2, pp. 961-965 vol.2, 1995.","links":{"documentLink":"/document/540842","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=540842","pdfSize":"440KB"},"title":"New multi-moduli residue and quadratic residue systems for large dynamic ranges"},{"order":"11","displayText":"A. D'Amora, A. Nannarelli, M. Re, G.C. Cardarilli, \"Reducing power dissipation in complex digital filters by using the quadratic residue number system\", <i>Signals Systems and Computers 2000. Conference Record of the Thirty-Fourth Asilomar Conference on</i>, vol. 2, pp. 879-883 vol.2, 2000.","links":{"documentLink":"/document/910639","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=910639","pdfSize":"356KB"},"title":"Reducing power dissipation in complex digital filters by using the quadratic residue number system"},{"order":"12","displayText":"A. Skavantzos, \"An efficient residue to weighted converter for a new residue number system\", <i>VLSI 1998. Proceedings of the 8th Great Lakes Symposium on</i>, pp. 185-191, 1998.","links":{"documentLink":"/document/665223","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=665223","pdfSize":"324KB"},"title":"An efficient residue to weighted converter for a new residue number system"},{"order":"13","displayText":"A. Skavantzos, M. Griffin, F. Taylor, \"On the multidimensional RNS and its applications to the design of fast digital systems\", <i>Acoustics Speech and Signal Processing IEEE International Conference on ICASSP '87.</i>, vol. 12, pp. 1991-1994, 1987.","links":{"documentLink":"/document/1169326","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=1169326","pdfSize":"109KB"},"title":"On the multidimensional RNS and its applications to the design of fast digital systems"},{"order":"14","displayText":"J. Wilbur, F. Taylor, \"High-speed Wigner processing based on a single modulus quadratic residue numbering system\", <i>Acoustics Speech and Signal Processing IEEE International Conference on ICASSP '87.</i>, vol. 12, pp. 1031-1034, 1987.","links":{"documentLink":"/document/1169880","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=1169880","pdfSize":"115KB"},"title":"High-speed Wigner processing based on a single modulus quadratic residue numbering system"},{"order":"15","displayText":"A. Skavantzos, Z.B. Sarkari, T. Stouraitis, \"A complex DSP processor using polynomial encoding\", <i>Acoustics Speech and Signal Processing 1989. ICASSP-89. 1989 International Conference on</i>, pp. 1310-1313 vol.2, 1989.","links":{"documentLink":"/document/266677","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=266677","pdfSize":"367KB"},"title":"A complex DSP processor using polynomial encoding"},{"order":"16","displayText":"D. Soudris, V. Paliouras, T. Stouraitis, \"Systematic development of architectures for multidimensional DSP using the residue number system\", <i>Acoustics Speech and Signal Processing 1992. ICASSP-92. 1992 IEEE International Conference on</i>, vol. 3, pp. 397-400 vol.3, 1992.","links":{"documentLink":"/document/226192","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=226192","pdfSize":"310KB"},"title":"Systematic development of architectures for multidimensional DSP using the residue number system"},{"order":"17","displayText":"A. Skavantzos, F.J. Taylor, \"Parallel decomposition of multipliers modulo (2/sup n/+or-1)\", <i>Computer Design: VLSI in Computers and Processors 1988. ICCD '88. Proceedings of the 1988 IEEE International Conference on</i>, pp. 502-506, 1988.","links":{"documentLink":"/document/25751","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=25751","pdfSize":"277KB"},"title":"Parallel decomposition of multipliers modulo (2/sup n/+or-1)"},{"order":"18","displayText":"M. Roshanzadeh, A. Ghaffari, S. Saqaeeyan, \"Using Residue Number Systems for improving QoS and error detection & correction in Wireless Sensor Networks\", <i>Communication Software and Networks (ICCSN) 2011 IEEE 3rd International Conference on</i>, pp. 1-5, 2011.","links":{"documentLink":"/document/6013936","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=6013936","pdfSize":"385KB"},"title":"Using Residue Number Systems for improving QoS and error detection & correction in Wireless Sensor Networks"},{"order":"19","displayText":"G.A. Jullien, W.C. Miller, \"Homogeneous VLSI for 2-D digital signal processing\", <i>Circuits and Systems 1989. IEEE International Symposium on</i>, pp. 1388-1391 vol.2, 1989.","links":{"documentLink":"/document/100615","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=100615","pdfSize":"392KB"},"title":"Homogeneous VLSI for 2-D digital signal processing"},{"order":"20","displayText":"A. Skavantzos, \"The one over eight squared algorithm: a new way for computing convolutions and complex multiplications\", <i>Circuits and Systems 1990. IEEE International Symposium on</i>, pp. 61-64 vol.1, 1990.","links":{"documentLink":"/document/111913","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=111913","pdfSize":"324KB"},"title":"The one over eight squared algorithm: a new way for computing convolutions and complex multiplications"},{"order":"21","displayText":"V. Paliouras, D. Soudris, T. Stouraitis, \"Systematic derivation of the processing element of a systolic array based on residue number system\", <i>Circuits and Systems 1992. ISCAS '92. Proceedings. 1992 IEEE International Symposium on</i>, vol. 2, pp. 815-818 vol.2, 1992.","links":{"documentLink":"/document/230097","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=230097","pdfSize":"306KB"},"title":"Systematic derivation of the processing element of a systolic array based on residue number system"},{"order":"22","displayText":"G.C. Cardarilli, A. Del Re, A. Nannarelli, M. Re, \"Low-power implementation of polyphase filters in Quadratic Residue Number system\", <i>Circuits and Systems 2004. ISCAS '04. Proceedings of the 2004 International Symposium on</i>, vol. 2, pp. II-725, 2004.","links":{"documentLink":"/document/1329374","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=1329374","pdfSize":"242KB"},"title":"Low-power implementation of polyphase filters in Quadratic Residue Number system"},{"order":"23","displayText":"Thian Fatt Tay, Chip-Hong Chang, \"A new unified modular adder/subtractor for arbitrary moduli\", <i>Circuits and Systems (ISCAS) 2015 IEEE International Symposium on</i>, pp. 53-56, 2015.","links":{"documentLink":"/document/7168568","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=7168568","pdfSize":"434KB"},"title":"A new unified modular adder/subtractor for arbitrary moduli"},{"order":"24","displayText":"A. Skavantzos, N. Mitash, \"Theory and implementation issues of the 2-dimensional polynomial residue number system\", <i>Southeastcon '92 Proceedings. IEEE</i>, pp. 226-233 vol.1, 1992.","links":{"documentLink":"/document/202342","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=202342","pdfSize":"548KB"},"title":"Theory and implementation issues of the 2-dimensional polynomial residue number system"},{"order":"25","displayText":"F. Taylor, \"A single modulus complex ALU for signal processing\", <i>Acoustics Speech and Signal Processing IEEE Transactions on</i>, vol. 33, no. 5, pp. 1302-1315, 1985.","links":{"documentLink":"/document/1164692","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=1164692","pdfSize":"1549KB"},"title":"A single modulus complex ALU for signal processing"},{"order":"26","displayText":"F. Taylor, \"On the complex residue arithmetic system (CRNS)\", <i>Acoustics Speech and Signal Processing IEEE Transactions on</i>, vol. 34, no. 6, pp. 1675-1677, 1986.","links":{"documentLink":"/document/1164981","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=1164981","pdfSize":"309KB"},"title":"On the complex residue arithmetic system (CRNS)"},{"order":"27","displayText":"M. Abdallah, A. Skavantzos, \"On MultiModuli residue number systems with moduli of forms r/sup a/ r/sup b/-1 r/sup c/+1\", <i>Circuits and Systems I: Regular Papers IEEE Transactions on</i>, vol. 52, no. 7, pp. 1253-1266, 2005.","links":{"documentLink":"/document/1487655","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=1487655","pdfSize":"679KB"},"title":"On MultiModuli residue number systems with moduli of forms r/sup a/, r/sup b/-1, r/sup c/+1"}],"nonIeee":[{"order":"1","displayText":"P. V. Ananda Mohan, <i>Residue Number Systems</i>, pp. 195, 2016.","links":{"crossRefLink":"https://doi.org/10.1007/978-3-319-41385-3_9"},"title":""},{"order":"2","displayText":"Thanos Stouraitis, Alexander Skavantzos, \"Multiplication of complex numbers encoded as polynomials\", <i>Journal of VLSI signal processing systems for signal, image and video technology</i>, vol. 3, pp. 319, 1991.","links":{"crossRefLink":"https://doi.org/10.1007/BF00936904"},"title":"Multiplication of complex numbers encoded as polynomials"},{"order":"3","displayText":"Fred J. Taylor, \"A residue arithmetic implementation of the FFT\", <i>Journal of Parallel and Distributed Computing</i>, vol. 4, pp. 191, 1987.","links":{"crossRefLink":"https://doi.org/10.1016/0743-7315(87)90004-9"},"title":"A residue arithmetic implementation of the FFT"},{"order":"4","displayText":"Thanos Stouraitis, <i>The Electrical Engineering Handbook</i>, pp. 179, 2005.","links":{"crossRefLink":"https://doi.org/10.1016/B978-012170960-0/50018-9"},"title":""},{"order":"5","displayText":"G. Alia, E. Martinelli, \"Optimal VLSI complexity design for high speed pipeline FFT using RNS\", <i>Computers & Electrical Engineering</i>, vol. 24, pp. 167, 1998.","links":{"crossRefLink":"https://doi.org/10.1016/S0045-7906(97)00033-5"},"title":"Optimal VLSI complexity design for high speed pipeline FFT using RNS"},{"order":"6","displayText":"Weihua Zheng, Kenli Li, Keqin Li, \"Datapath-regular implementation and scaled technique for N=3\u00d72m DFTs\", <i>Signal Processing</i>, vol. 113, pp. 68, 2015.","links":{"crossRefLink":"https://doi.org/10.1016/j.sigpro.2015.01.008"},"title":"Datapath-regular implementation and scaled technique for N=3\u00d72m DFTs"},{"order":"7","displayText":"Alexander Skavantzos, Thanos Stouraitis, <i>Advances in Computing and Control</i>, vol. 130, pp. 61, 1989.","links":{"crossRefLink":"https://doi.org/10.1007/BFb0043257"},"title":""},{"order":"8","displayText":"P. V. Ananda Mohan, <i>Residue Number Systems</i>, pp. 235, 2002.","links":{"crossRefLink":"https://doi.org/10.1007/978-1-4615-0997-4_9"},"title":""},{"order":"9","displayText":"G. Ganesh Kumar, Subhendu K. Sahoo, Pramod Kumar Meher, \"50 Years of FFT Algorithms and Applications\", <i>Circuits, Systems, and Signal Processing</i>, 2019.","links":{"crossRefLink":"https://doi.org/10.1007/s00034-019-01136-8"},"title":"50 Years of FFT Algorithms and Applications"},{"order":"10","displayText":"Pooriya NavaeiLavasani, Shokoufeh Adeli, MohammadReza Taheri, Mohammad Hossein Moaiyeri, Keivan Navi, \"Fast and energy-efficient FPGA realization of RNS reverse converter for the ternary 3-moduli set {3n\u20132 3n\u20131 3n}\", <i>SN Applied Sciences</i>, vol. 2, 2020.","links":{"crossRefLink":"https://doi.org/10.1007/s42452-020-2040-9"},"title":"Fast and energy-efficient FPGA realization of RNS reverse converter for the ternary 3-moduli set {3n\u20132, 3n\u20131, 3n}"}]},"formulaStrippedArticleTitle":"A Radix-4 FFT Using Complex RNS Arithmetic","nonIeeeCitationCount":"10","contentTypeDisplay":"Journals","patentCitationCount":"0","mlTime":"PT0.450821S","lastupdate":"2021-12-11","title":"A Radix-4 FFT Using Complex RNS Arithmetic","contentType":"periodicals","ieeeCitationCount":"27","publicationNumber":"12"},{"_id":5009415,"paperCitations":{"ieee":[{"order":"1","displayText":"Ibrahim H. Hazmi, Fayez Gebali, \"Systolic design space exploration of polynomial division over GF(m2)\", <i>Electrical and Computer Engineering (CCECE) 2017 IEEE 30th Canadian Conference on</i>, pp. 1-6, 2017.","links":{"documentLink":"/document/7946812","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=7946812","pdfSize":"2197KB"},"title":"Systolic design space exploration of polynomial division over GF(m2)"},{"order":"2","displayText":"Tianyu Bai, Spencer Davis, Juanjuan Li, Hai Jiang, \"Analysis and acceleration of NTRU lattice-based cryptographic system\", <i>Software Engineering Artificial Intelligence Networking and Parallel/Distributed Computing (SNPD) 2014 15th IEEE/ACIS International Conference on</i>, pp. 1-6, 2014.","links":{"documentLink":"/document/6888686","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=6888686","pdfSize":"306KB"},"title":"Analysis and acceleration of NTRU lattice-based cryptographic system"},{"order":"3","displayText":"S.K. Basu, J. Datta Gupta, R. Datta Gupta, \"Systolic algorithms for power series manipulation\", <i>TENCON '93. Proceedings. Computer Communication Control and Power Engineering.1993 IEEE Region 10 Conference on</i>, vol. 3, pp. 575-578 vol.3, 1993.","links":{"documentLink":"/document/328052","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=328052","pdfSize":"299KB"},"title":"Systolic algorithms for power series manipulation"}],"nonIeee":[{"order":"1","displayText":"Ali M. Eydgahi, H. Singh, \"Systolic array for VLSI implementation of realization techniques\", <i>Microelectronics Reliability</i>, vol. 28, pp. 363, 1988.","links":{"crossRefLink":"https://doi.org/10.1016/0026-2714(88)90390-3"},"title":"Systolic array for VLSI implementation of realization techniques"},{"order":"2","displayText":"Ferng-Ching Lin, Robert Charng, \"Pin reduction through variable duplications and substitutions in a data dependence graph\", <i>Parallel Computing</i>, vol. 10, pp. 231, 1989.","links":{"crossRefLink":"https://doi.org/10.1016/0167-8191(89)90020-3"},"title":"Pin reduction through variable duplications and substitutions in a data dependence graph"},{"order":"3","displayText":"Hiroshi Umeo, \"A design of time-optimum and register-number-minimum systolic convolvers\", <i>Parallel Computing</i>, vol. 12, pp. 285, 1989.","links":{"crossRefLink":"https://doi.org/10.1016/0167-8191(89)90087-2"},"title":"A design of time-optimum and register-number-minimum systolic convolvers"},{"order":"4","displayText":"Chau-Jy Lin, \"A systolic algorithm for solving dense linear systems\", <i>Computers & Mathematics with Applications</i>, vol. 32, pp. 77, 1996.","links":{"crossRefLink":"https://doi.org/10.1016/S0898-1221(96)00208-8"},"title":"A systolic algorithm for solving dense linear systems"},{"order":"5","displayText":"Chau-Jy Lin, \"Polynomial multiplication on systolic arrays\", <i>International Journal of Computer Mathematics</i>, vol. 31, pp. 43, 1989.","links":{"crossRefLink":"https://doi.org/10.1080/00207168908803786"},"title":"Polynomial multiplication on systolic arrays"},{"order":"6","displayText":"Chau-Jy Lin, Sheue-Jiau Chen, \"A systolic algorithm for solving knapsack problems\", <i>International Journal of Computer Mathematics</i>, vol. 54, pp. 23, 1994.","links":{"crossRefLink":"https://doi.org/10.1080/00207169408804335"},"title":"A systolic algorithm for solving knapsack problems"},{"order":"7","displayText":"Ibrahim Hazmi, Fayez Gebali, Atef Ibrahim, <i>Proceedings of the Future Technologies Conference (FTC) 2018</i>, vol. 881, pp. 933, 2019.","links":{"crossRefLink":"https://doi.org/10.1007/978-3-030-02683-7_68"},"title":""}]},"formulaStrippedArticleTitle":"Polynomial Division on Systolic Arrays","nonIeeeCitationCount":"7","contentTypeDisplay":"Journals","patentCitationCount":"0","mlTime":"PT0.19936S","lastupdate":"2021-10-05","title":"Polynomial Division on Systolic Arrays","contentType":"periodicals","ieeeCitationCount":"3","publicationNumber":"12"},{"_id":5009434,"paperCitations":{"ieee":[{"order":"1","displayText":"B.W. Wah, G.J. Li, \"A survey on the design of multiprocessing systems for artificial intelligence applications\", <i>Systems Man and Cybernetics IEEE Transactions on</i>, vol. 19, no. 4, pp. 667-692, 1989.","links":{"documentLink":"/document/35332","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=35332","pdfSize":"3015KB"},"title":"A survey on the design of multiprocessing systems for artificial intelligence applications"},{"order":"2","displayText":"Guo-Jie Li, B.W. Wah, \"Computational efficiency of parallel combinatorial OR-tree searches\", <i>Software Engineering IEEE Transactions on</i>, vol. 16, no. 1, pp. 13-31, 1990.","links":{"documentLink":"/document/44360","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=44360","pdfSize":"2008KB"},"title":"Computational efficiency of parallel combinatorial OR-tree searches"},{"order":"3","displayText":"Juan F.R. Herrera, Leocadio G. Casado, Eligius M.T. Hendrix, Remigijus Paulavicius, Julius \u017dilinskas, \"Dynamic and hierarchical load-balancing techniques applied to parallel branch-and-bound methods\", <i>P2P Parallel Grid Cloud and Internet Computing (3PGCIC) 2013 Eighth International Conference on</i>, pp. 497-502, 2013.","links":{"documentLink":"/document/6681279","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=6681279","pdfSize":"326KB"},"title":"Dynamic and hierarchical load-balancing techniques applied to parallel branch-and-bound methods"},{"order":"4","displayText":"B. Ramkumar, P. Banerjee, \"ProperTEST: a portable parallel test generator for sequential circuits\", <i>Computer-Aided Design of Integrated Circuits and Systems IEEE Transactions on</i>, vol. 16, no. 5, pp. 555-569, 1997.","links":{"documentLink":"/document/631220","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=631220","pdfSize":"299KB"},"title":"ProperTEST: a portable parallel test generator for sequential circuits"},{"order":"5","displayText":"A. Grama, V. Kumar, \"State of the art in parallel search techniques for discrete optimization problems\", <i>Knowledge and Data Engineering IEEE Transactions on</i>, vol. 11, no. 1, pp. 28-35, 1999.","links":{"documentLink":"/document/755612","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=755612","pdfSize":"174KB"},"title":"State of the art in parallel search techniques for discrete optimization problems"},{"order":"6","displayText":"D.P. Helmbold, C.E. McDowell, \"Modelling speedup (n) greater than n\", <i>Parallel and Distributed Systems IEEE Transactions on</i>, vol. 1, no. 2, pp. 250-256, 1990.","links":{"documentLink":"/document/80148","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=80148","pdfSize":"598KB"},"title":"Modelling speedup (n) greater than n"},{"order":"7","displayText":"A. Sen, L. Goldberg, \"On the parallel solution of set covering and set partitioning problems\", <i>Signals Systems and Computers 1992. 1992 Conference Record of The Twenty-Sixth Asilomar Conference on</i>, pp. 908-914 vol.2, 1992.","links":{"documentLink":"/document/269088","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=269088","pdfSize":"578KB"},"title":"On the parallel solution of set covering and set partitioning problems"},{"order":"8","displayText":"M.M. Gooley, L.V. Kale, D.A. Padua, B. Ramkumar, U.S. Reddy, D.C. Sehr, W.W. Shu, B.W. Wah, \"Prolog at the University of Illinois\", <i>Compcon Spring '88. Thirty-Third IEEE Computer Society International Conference Digest of Papers</i>, pp. 68-73, 1988.","links":{"documentLink":"/document/4830","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=4830","pdfSize":"477KB"},"title":"Prolog at the University of Illinois"},{"order":"9","displayText":"K.H. Cheng, Q. Wang, \"An asynchronous multiprocessor design for branch-and-bound algorithms\", <i>Frontiers of Massively Parallel Computation 1990. Proceedings. 3rd Symposium on the</i>, pp. 65-68, 1990.","links":{"documentLink":"/document/89440","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=89440","pdfSize":"424KB"},"title":"An asynchronous multiprocessor design for branch-and-bound algorithms"},{"order":"10","displayText":"J. Woo, S. Sahni, \"Hypercube computing; Connected components\", <i>Distributed Computing Systems in the 1990s 1988. Proceedings. Workshop on the Future Trends of</i>, pp. 408-417, 1988.","links":{"documentLink":"/document/26723","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=26723","pdfSize":"607KB"},"title":"Hypercube computing; Connected components"},{"order":"11","displayText":"J. Woo, S. Sahni, \"Computing biconnected components on a hypercube\", <i>Distributed Computing Systems 1990. Proceedings. Second IEEE Workshop on Future Trends of</i>, pp. 277-283, 1990.","links":{"documentLink":"/document/138333","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=138333","pdfSize":"712KB"},"title":"Computing biconnected components on a hypercube"},{"order":"12","displayText":"C.C. Reinhart, R. Nevatia, \"Issues in parallel tree search for object recognition\", <i>Pattern Recognition 1992. Vol. IV. Conference D: Architectures for Vision and Pattern Recognition Proceedings. 11th IAPR International Conference on</i>, pp. 225-228, 1992.","links":{"documentLink":"/document/202172","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=202172","pdfSize":"302KB"},"title":"Issues in parallel tree search for object recognition"},{"order":"13","displayText":"Yanhua Sun, Gengbin Zheng, Pritish Jetley, Laxmikant V. Kale, \"An Adaptive Framework for Large-Scale State Space Search\", <i>Parallel and Distributed Processing Workshops and Phd Forum (IPDPSW) 2011 IEEE International Symposium on</i>, pp. 1798-1805, 2011.","links":{"documentLink":"/document/6009048","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=6009048","pdfSize":"1167KB"},"title":"An Adaptive Framework for Large-Scale State Space Search"},{"order":"14","displayText":"Francois Galea, Bertrand Le Cun, \"A Parallel Exact Solver for the Three-Index Quadratic Assignment Problem\", <i>Parallel and Distributed Processing Workshops and Phd Forum (IPDPSW) 2011 IEEE International Symposium on</i>, pp. 1940-1949, 2011.","links":{"documentLink":"/document/6009068","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=6009068","pdfSize":"792KB"},"title":"A Parallel Exact Solver for the Three-Index Quadratic Assignment Problem"},{"order":"15","displayText":"M. Botincan, G. Nogo, \"Anomalies in distributed branch-and-cut solving of the capacitated vehicle routing problem\", <i>Information Technology Interfaces 2006. 28th International Conference on </i>, pp. 677-682, 2006.","links":{"documentLink":"/document/1708562","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=1708562","pdfSize":"165KB"},"title":"Anomalies in distributed branch-and-cut solving of the capacitated vehicle routing problem"},{"order":"16","displayText":"E. Young, K.F. Li, \"A distributed implementation of the branch and bound search\", <i>Communications Computers and Signal Processing 1991. IEEE Pacific Rim Conference on</i>, pp. 103-106 vol.1, 1991.","links":{"documentLink":"/document/160692","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=160692","pdfSize":"429KB"},"title":"A distributed implementation of the branch and bound search"},{"order":"17","displayText":"Wei-Ming Lin, Bo Yang, \"Expected Performance Analysis of A Generic Parallel Search Technique\", <i>Computers and Communications 1994. IEEE 13th Annual International Phoenix Conference on</i>, pp. 309, 1994.","links":{"documentLink":"/document/504131","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=504131","pdfSize":"532KB"},"title":"Expected Performance Analysis of A Generic Parallel Search Technique"},{"order":"18","displayText":"Wei-Ming Lin, Bo Yang, \"Load balancing technique for parallel search with statistical model\", <i>Computers and Communications 1995. Conference Proceedings of the 1995 IEEE Fourteenth Annual International Phoenix Conference on</i>, pp. 54-60, 1995.","links":{"documentLink":"/document/472511","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=472511","pdfSize":"622KB"},"title":"Load balancing technique for parallel search with statistical model"},{"order":"19","displayText":"F. Dehne, A.G. Ferreira, A. Rau-Chaplin, \"Parallel branch and bound on fine-grained hypercube multiprocessors\", <i>Tools for Artificial Intelligence 1989. Architectures Languages and Algorithms IEEE International Workshop on</i>, pp. 616-622, 1989.","links":{"documentLink":"/document/65375","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=65375","pdfSize":"423KB"},"title":"Parallel branch and bound on fine-grained hypercube multiprocessors"},{"order":"20","displayText":"Wah, Guo-jie Li, Chee Fen Yu, \"Multiprocessing of Combinatorial Search Problems\", <i>Computer</i>, vol. 18, no. 6, pp. 93-108, 1985.","links":{"documentLink":"/document/1662926","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=1662926","pdfSize":"10697KB"},"title":"Multiprocessing of Combinatorial Search Problems"},{"order":"21","displayText":"Asuka Nakamura, Hirobumi Tominaga, Yoshitaka Maekawa, \"Evaluation of Hierarchical Pincers Attack Search on Distributed Memory Systems\", <i>Computing and Networking Workshops (CANDARW) 2018 Sixth International Symposium on</i>, pp. 323-326, 2018.","links":{"documentLink":"/document/8590920","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=8590920","pdfSize":"243KB"},"title":"Evaluation of Hierarchical Pincers Attack Search on Distributed Memory Systems"}],"nonIeee":[{"order":"1","displayText":"Hajime Nakamura, Takeshi Mizuike, \"Optimal assignment of carrier frequency for frequency division multiple access using multibeam satellite\", <i>Electronics and Communications in Japan (Part I: Communications)</i>, vol. 78, pp. 61, 1995.","links":{"crossRefLink":"https://doi.org/10.1002/ecja.4410781006"},"title":"Optimal assignment of carrier frequency for frequency division multiple access using multibeam satellite"},{"order":"2","displayText":"Hironori Kasahara, Atsusi Itoh, Hisamitsu Tanaka, Keisuke Itoh, \"A parallel optimization algorithm for minimum execution-time multiprocessor scheduling problem\", <i>Systems and Computers in Japan</i>, vol. 23, pp. 54, 1992.","links":{"crossRefLink":"https://doi.org/10.1002/scj.4690231305"},"title":"A parallel optimization algorithm for minimum execution-time multiprocessor scheduling problem"},{"order":"3","displayText":"Timothy L. Cannon, Karla L. Hoffman, \"Large-scale 0\u20131 linear programming on distributed workstations\", <i>Annals of Operations Research</i>, vol. 22, pp. 181, 1990.","links":{"crossRefLink":"https://doi.org/10.1007/BF02023053"},"title":"Large-scale 0\u20131 linear programming on distributed workstations"},{"order":"4","displayText":"Jens Clausen, Jesper Larsson Tr\u00e4ff, \"Implementation of parallel branch-and-bound algorithms \u2013 experiences with the graph partitioning problem\", <i>Annals of Operations Research</i>, vol. 33, pp. 329, 1991.","links":{"crossRefLink":"https://doi.org/10.1007/BF02073939"},"title":"Implementation of parallel branch-and-bound algorithms \u2013 experiences with the graph partitioning problem"},{"order":"5","displayText":"G. P. McKeown, V. J. Rayward-Smith, H. J. Turpin, \"Branch-and-bound as a higher-order function\", <i>Annals of Operations Research</i>, vol. 33, pp. 379, 1991.","links":{"crossRefLink":"https://doi.org/10.1007/BF02073942"},"title":"Branch-and-bound as a higher-order function"},{"order":"6","displayText":"G. A. P. Kindervater, J. K. Lenstra, \"Parallel computing in combinatorial optimization\", <i>Annals of Operations Research</i>, vol. 14, pp. 245, 1988.","links":{"crossRefLink":"https://doi.org/10.1007/BF02186483"},"title":"Parallel computing in combinatorial optimization"},{"order":"7","displayText":"Bernard Mans, Catherine Roucairol, \"Performances of parallel branch and bound algorithms with best-first search\", <i>Discrete Applied Mathematics</i>, vol. 66, pp. 57, 1996.","links":{"crossRefLink":"https://doi.org/10.1016/0166-218X(94)00137-3"},"title":"Performances of parallel branch and bound algorithms with best-first search"},{"order":"8","displayText":"E.A Pruul, G.L Nemhauser, R.A Rushmeier, \"Branch-and-bound and parallel computation: A historical note\", <i>Operations Research Letters</i>, vol. 7, pp. 65, 1988.","links":{"crossRefLink":"https://doi.org/10.1016/0167-6377(88)90067-3"},"title":"Branch-and-bound and parallel computation: A historical note"},{"order":"9","displayText":"Frank Dehne, Afonso G Ferreira, Andrew Rau-Chaplin, \"Parallel branch and bound on fine-grained hypercube multiprocessors\", <i>Parallel Computing</i>, vol. 15, pp. 201, 1990.","links":{"crossRefLink":"https://doi.org/10.1016/0167-8191(90)90043-9"},"title":"Parallel branch and bound on fine-grained hypercube multiprocessors"},{"order":"10","displayText":"Selim G. Akl, Michel Cosnard, Afonso G. Ferreira, \"Data-movement-intensive problems: two folk theorems in parallel computation revisited\", <i>Theoretical Computer Science</i>, vol. 95, pp. 323, 1992.","links":{"crossRefLink":"https://doi.org/10.1016/0304-3975(92)90271-G"},"title":"Data-movement-intensive problems: two folk theorems in parallel computation revisited"},{"order":"11","displayText":"Ruurd M. Wiegers, Section CARDIT, <i>Massively Parallel Processing Applications and Development</i>, pp. 513, 1994.","links":{"crossRefLink":"https://doi.org/10.1016/B978-0-444-81784-6.50065-8"},"title":""},{"order":"12","displayText":"Sunil Arvindam, Vipin Kumar, V. Nageshwara Rao, Vineet Singh, \"Automatic test pattern generation on parallel processors\", <i>Parallel Computing</i>, vol. 17, pp. 1323, 1991.","links":{"crossRefLink":"https://doi.org/10.1016/S0167-8191(05)80001-8"},"title":"Automatic test pattern generation on parallel processors"},{"order":"13","displayText":"Ricardo C. Corr\u00eaa, \"A parallel approximation scheme for the multiprocessor scheduling problem\", <i>Parallel Computing</i>, vol. 26, pp. 47, 2000.","links":{"crossRefLink":"https://doi.org/10.1016/S0167-8191(99)00095-2"},"title":"A parallel approximation scheme for the multiprocessor scheduling problem"},{"order":"14","displayText":"Tarek Menouer, \"Solving combinatorial problems using a parallel framework\", <i>Journal of Parallel and Distributed Computing</i>, vol. 112, pp. 140, 2018.","links":{"crossRefLink":"https://doi.org/10.1016/j.jpdc.2017.05.019"},"title":"Solving combinatorial problems using a parallel framework"},{"order":"15","displayText":"Blair Archibald, Patrick Maier, Ciaran McCreesh, Robert Stewart, Phil Trinder, \"Replicable parallel branch and bound search\", <i>Journal of Parallel and Distributed Computing</i>, vol. 113, pp. 92, 2018.","links":{"crossRefLink":"https://doi.org/10.1016/j.jpdc.2017.10.010"},"title":"Replicable parallel branch and bound search"},{"order":"16","displayText":"Ricardo C. Corr\u00eaa, Valmir C. Barbosa, \"Partially ordered distributed computations on asynchronous point-to-point networks\", <i>Parallel Computing</i>, vol. 35, pp. 12, 2009.","links":{"crossRefLink":"https://doi.org/10.1016/j.parco.2008.09.011"},"title":"Partially ordered distributed computations on asynchronous point-to-point networks"},{"order":"17","displayText":"Hajime Kitakami, Hirotaka Hara, Hiroshi yamanaka, Tomoaki Miyazaki, \"Performance evaluation for parallel mixed-integer linear programming system\", <i>Optimization Methods and Software</i>, vol. 3, pp. 257, 1994.","links":{"crossRefLink":"https://doi.org/10.1080/10556789408805569"},"title":"Performance evaluation for parallel mixed-integer linear programming system"},{"order":"18","displayText":"SAJAL K. DAS, WEN-BING HORNG, GYO S. MOON, \"AN EFFICIENT ALGORITHM FOR MANAGING A PARALLEL HEAP\u2217\", <i>Parallel Algorithms and Applications</i>, vol. 4, pp. 281, 1994.","links":{"crossRefLink":"https://doi.org/10.1080/10637199408915469"},"title":"AN EFFICIENT ALGORITHM FOR MANAGING A PARALLEL HEAP\u2217"},{"order":"19","displayText":"S. G. AKL, L. FAVA LINDON, \"PARADIGMS ADMITTING SUPERUNITARY BEHAVIOUR IN PARALLEL COMPUTATION\u2217\", <i>Parallel Algorithms and Applications</i>, vol. 11, pp. 129, 1997.","links":{"crossRefLink":"https://doi.org/10.1080/10637199708915591"},"title":"PARADIGMS ADMITTING SUPERUNITARY BEHAVIOUR IN PARALLEL COMPUTATION\u2217"},{"order":"20","displayText":"Jonathan Eckstein, \"Parallel Branch-and-Bound Algorithms for General Mixed Integer Programming on the CM-5\", <i>SIAM Journal on Optimization</i>, vol. 4, pp. 794, 1994.","links":{"crossRefLink":"https://doi.org/10.1137/0804046"},"title":"Parallel Branch-and-Bound Algorithms for General Mixed Integer Programming on the CM-5"},{"order":"21","displayText":"Ciaran McCreesh, Patrick Prosser, \"The Shape of the Search Tree for the Maximum Clique Problem and the Implications for Parallel Branch and Bound\", <i>ACM Transactions on Parallel Computing</i>, vol. 2, pp. 1, 2015.","links":{"documentLink":"/document/7594537","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=7594537"},"title":"The Shape of the Search Tree for the Maximum Clique Problem and the Implications for Parallel Branch and Bound"},{"order":"22","displayText":"Ciaran McCreesh, Patrick Prosser, \"Multi-Threading a State-of-the-Art Maximum Clique Algorithm\", <i>Algorithms</i>, vol. 6, pp. 618, 2013.","links":{"crossRefLink":"https://doi.org/10.3390/a6040618"},"title":"Multi-Threading a State-of-the-Art Maximum Clique Algorithm"},{"order":"23","displayText":"SELIM G. AKL, \"PARALLEL SYNERGY\", <i>Parallel Algorithms and Applications</i>, vol. 1, pp. 3, 1993.","links":{"crossRefLink":"https://doi.org/10.1080/10637199308915427"},"title":"PARALLEL SYNERGY"},{"order":"24","displayText":"IAN P. GENT, IAN MIGUEL, PETER NIGHTINGALE, CIARAN MCCREESH, PATRICK PROSSER, NEIL C. A. MOORE, CHRIS UNSWORTH, \"A review of literature on parallel constraint solving\", <i>Theory and Practice of Logic Programming</i>, vol. 18, pp. 725, 2018.","links":{"crossRefLink":"https://doi.org/10.1017/S1471068418000340"},"title":"A review of literature on parallel constraint solving"},{"order":"25","displayText":"Jinwoon Woo, Sartaj Sahni, \"Hypercube computing: Connected components\", <i>The Journal of Supercomputing</i>, vol. 3, pp. 209, 1989.","links":{"crossRefLink":"https://doi.org/10.1007/BF00127829"},"title":"Hypercube computing: Connected components"},{"order":"26","displayText":"Wei-Ming Lin, Bo Yang, \"Probabilistic performance analysis for parallel search techniques\", <i>International Journal of Parallel Programming</i>, vol. 23, pp. 161, 1995.","links":{"crossRefLink":"https://doi.org/10.1007/BF02577788"},"title":"Probabilistic performance analysis for parallel search techniques"},{"order":"27","displayText":"Danny Z. Chen, Xiaobo (Sharon) Hu, <i>Algorithms and Computation</i>, vol. 834, pp. 279, 1994.","links":{"crossRefLink":"https://doi.org/10.1007/3-540-58325-4_191"},"title":""},{"order":"28","displayText":"Borivoje Djoki\u0107, Masahiro Miyakawa, Satoshi Sekiguchi, Ichiro Semba, Ivan Stojmenovi\u0107, <i>Algorithms</i>, vol. 450, pp. 76, 1990.","links":{"crossRefLink":"https://doi.org/10.1007/3-540-52921-7_57"},"title":""},{"order":"29","displayText":"A. Bruin, G. A. P. Kindervater, H. W. J. M. Trienekens, <i>Parallel Algorithms for Irregularly Structured Problems</i>, vol. 980, pp. 363, 1995.","links":{"crossRefLink":"https://doi.org/10.1007/3-540-60321-2_29"},"title":""},{"order":"30","displayText":"Ricardo Corr\u00eaa, <i>Parallel Algorithms for Irregularly Structured Problems</i>, vol. 980, pp. 395, 1995.","links":{"crossRefLink":"https://doi.org/10.1007/3-540-60321-2_31"},"title":""}]},"formulaStrippedArticleTitle":"Coping with Anomalies in Parallel Branch-and-Bound Algorithms","nonIeeeCitationCount":"53","contentTypeDisplay":"Journals","patentCitationCount":"0","mlTime":"PT0.740515S","lastupdate":"2021-07-23","title":"Coping with Anomalies in Parallel Branch-and-Bound Algorithms","contentType":"periodicals","ieeeCitationCount":"21","publicationNumber":"12"},{"_id":5009446,"formulaStrippedArticleTitle":"Static Scheduling of Synchronous Data Flow Programs for Digital Signal Processing","paperCitations":{"ieee":[{"order":"1","displayText":"S. Ha, E.A. Lee, \"Compile-time scheduling and assignment of data-flow program graphs with data-dependent iteration\", <i>Computers IEEE Transactions on</i>, vol. 40, no. 11, pp. 1225-1238, 1991.","links":{"documentLink":"/document/102826","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=102826","pdfSize":"1260KB"},"title":"Compile-time scheduling and assignment of data-flow program graphs with data-dependent iteration"},{"order":"2","displayText":"K.K. Parhi, D.G. Messerschmitt, \"Static rate-optimal scheduling of iterative data-flow programs via optimum unfolding\", <i>Computers IEEE Transactions on</i>, vol. 40, no. 2, pp. 178-195, 1991.","links":{"documentLink":"/document/73588","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=73588","pdfSize":"1550KB"},"title":"Static rate-optimal scheduling of iterative data-flow programs via optimum unfolding"},{"order":"3","displayText":"R. Karri, K. Kim, M. Potkonjak, \"Computer aided design of fault-tolerant application specific programmable processors\", <i>Computers IEEE Transactions on</i>, vol. 49, no. 11, pp. 1272-1284, 2000.","links":{"documentLink":"/document/895942","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=895942","pdfSize":"447KB"},"title":"Computer aided design of fault-tolerant application specific programmable processors"},{"order":"4","displayText":"E.A. Lee, W.-H. Ho, E.E. Goei, J.C. Bier, S. Bhattacharyya, \"Gabriel: a design environment for DSP\", <i>Acoustics Speech and Signal Processing IEEE Transactions on</i>, vol. 37, no. 11, pp. 1751-1762, 1989.","links":{"documentLink":"/document/46557","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=46557","pdfSize":"1292KB"},"title":"Gabriel: a design environment for DSP"},{"order":"5","displayText":"K. Konstantinides, R.T. Kaneshiro, J.R. Tani, \"Task allocation and scheduling models for multiprocessor digital signal processing\", <i>Acoustics Speech and Signal Processing IEEE Transactions on</i>, vol. 38, no. 12, pp. 2151-2161, 1990.","links":{"documentLink":"/document/61542","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=61542","pdfSize":"1045KB"},"title":"Task allocation and scheduling models for multiprocessor digital signal processing"},{"order":"6","displayText":"M. Thaler, G.S. Moschytz, \"A data flow technique for the efficient design of a class of parallel non-data flow signal processors\", <i>Acoustics Speech and Signal Processing IEEE Transactions on</i>, vol. 38, no. 12, pp. 2162-2173, 1990.","links":{"documentLink":"/document/61543","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=61543","pdfSize":"1204KB"},"title":"A data flow technique for the efficient design of a class of parallel non-data flow signal processors"},{"order":"7","displayText":"U. Schmidt, K. Caesar, T. Himmel, \"Data-driven array processor for video signal processing\", <i>Consumer Electronics IEEE Transactions on</i>, vol. 36, no. 3, pp. 327-333, 1990.","links":{"documentLink":"/document/103139","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=103139","pdfSize":"699KB"},"title":"Data-driven array processor for video signal processing"},{"order":"8","displayText":"B. Hamidzadeh, S. Shekhar, \"Specification and analysis of real-time problem solvers\", <i>Software Engineering IEEE Transactions on</i>, vol. 19, no. 8, pp. 788-803, 1993.","links":{"documentLink":"/document/238582","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=238582","pdfSize":"1798KB"},"title":"Specification and analysis of real-time problem solvers"},{"order":"9","displayText":"U. Schmidt, K. Caesar, \"Datawave: a single-chip multiprocessor for video applications\", <i>Micro IEEE</i>, vol. 11, no. 3, pp. 22-25, 1991.","links":{"documentLink":"/document/87567","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=87567","pdfSize":"1430KB"},"title":"Datawave: a single-chip multiprocessor for video applications"},{"order":"10","displayText":"L.E. Lucke, K.K. Parhi, \"Data-flow transformations for critical path time reduction in high-level DSP synthesis\", <i>Computer-Aided Design of Integrated Circuits and Systems IEEE Transactions on</i>, vol. 12, no. 7, pp. 1063-1068, 1993.","links":{"documentLink":"/document/238043","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=238043","pdfSize":"677KB"},"title":"Data-flow transformations for critical path time reduction in high-level DSP synthesis"},{"order":"11","displayText":"M. Potkonjak, S. Dey, R.K. Roy, \"Considering testability at behavioral level: use of transformations for partial scan cost minimization under timing and area constraints\", <i>Computer-Aided Design of Integrated Circuits and Systems IEEE Transactions on</i>, vol. 14, no. 5, pp. 531-546, 1995.","links":{"documentLink":"/document/384414","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=384414","pdfSize":"1670KB"},"title":"Considering testability at behavioral level: use of transformations for partial scan cost minimization under timing and area constraints"},{"order":"12","displayText":"M. Srivastava, R.W. Brodersen, \"SIERA: a unified framework for rapid-prototyping of system-level hardware and software\", <i>Computer-Aided Design of Integrated Circuits and Systems IEEE Transactions on</i>, vol. 14, no. 6, pp. 676-693, 1995.","links":{"documentLink":"/document/387729","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=387729","pdfSize":"2108KB"},"title":"SIERA: a unified framework for rapid-prototyping of system-level hardware and software"},{"order":"13","displayText":"M. Potkonjak, J.M. Rabaey, \"Algorithm selection: a quantitative optimization-intensive approach\", <i>Computer-Aided Design of Integrated Circuits and Systems IEEE Transactions on</i>, vol. 18, no. 5, pp. 524-532, 1999.","links":{"documentLink":"/document/759065","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=759065","pdfSize":"140KB"},"title":"Algorithm selection: a quantitative optimization-intensive approach"},{"order":"14","displayText":"A. Girault, Bilung Lee, E.A. Lee, \"Hierarchical finite state machines with multiple concurrency models\", <i>Computer-Aided Design of Integrated Circuits and Systems IEEE Transactions on</i>, vol. 18, no. 6, pp. 742-760, 1999.","links":{"documentLink":"/document/766725","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=766725","pdfSize":"304KB"},"title":"Hierarchical finite state machines with multiple concurrency models"},{"order":"15","displayText":"M. Potkonjak, J.M. Rabaey, \"Maximally and arbitrarily fast implementation of linear and feedback linear computations\", <i>Computer-Aided Design of Integrated Circuits and Systems IEEE Transactions on</i>, vol. 19, no. 1, pp. 30-43, 2000.","links":{"documentLink":"/document/822618","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=822618","pdfSize":"202KB"},"title":"Maximally and arbitrarily fast implementation of linear and feedback linear computations"},{"order":"16","displayText":"K. Strehl, L. Thiele, \"Interval diagrams for efficient symbolic verification of process networks\", <i>Computer-Aided Design of Integrated Circuits and Systems IEEE Transactions on</i>, vol. 19, no. 8, pp. 939-956, 2000.","links":{"documentLink":"/document/856979","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=856979","pdfSize":"378KB"},"title":"Interval diagrams for efficient symbolic verification of process networks"},{"order":"17","displayText":"P.K. Murthy, S.S. Bhattacharyya, \"Shared buffer implementations of signal processing systems using lifetime analysis techniques\", <i>Computer-Aided Design of Integrated Circuits and Systems IEEE Transactions on</i>, vol. 20, no. 2, pp. 177-198, 2001.","links":{"documentLink":"/document/908427","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=908427","pdfSize":"455KB"},"title":"Shared buffer implementations of signal processing systems using lifetime analysis techniques"},{"order":"18","displayText":"W.F.J. Verhaegh, E.H.L. Aarts, P.C.N. van Gorp, P.E.R. Lippens, \"A two-stage solution approach to multidimensional periodic scheduling\", <i>Computer-Aided Design of Integrated Circuits and Systems IEEE Transactions on</i>, vol. 20, no. 10, pp. 1185-1199, 2001.","links":{"documentLink":"/document/952736","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=952736","pdfSize":"679KB"},"title":"A two-stage solution approach to multidimensional periodic scheduling"},{"order":"19","displayText":"S. Ritz, M. Pankert, V. Zivojinovic, H. Meyr, \"High-level software synthesis for the design of communication systems\", <i>Selected Areas in Communications IEEE Journal on</i>, vol. 11, no. 3, pp. 348-358, 1993.","links":{"documentLink":"/document/219550","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=219550","pdfSize":"1212KB"},"title":"High-level software synthesis for the design of communication systems"},{"order":"20","displayText":"E.A. Lee, T.M. Parks, \"Dataflow process networks\", <i>Proceedings of the IEEE</i>, vol. 83, no. 5, pp. 773-801, 1995.","links":{"documentLink":"/document/381846","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=381846","pdfSize":"3035KB"},"title":"Dataflow process networks"},{"order":"21","displayText":"K.K. Parhi, \"Algorithm transformation techniques for concurrent processors\", <i>Proceedings of the IEEE</i>, vol. 77, no. 12, pp. 1879-1895, 1989.","links":{"documentLink":"/document/48830","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=48830","pdfSize":"1529KB"},"title":"Algorithm transformation techniques for concurrent processors"},{"order":"22","displayText":"I. Bolsens, H.J. De Man, B. Lin, K. Van Rompaey, S. Vercauteren, D. Verkest, \"Hardware/software co-design of digital telecommunication systems\", <i>Proceedings of the IEEE</i>, vol. 85, no. 3, pp. 391-418, 1997.","links":{"documentLink":"/document/558713","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=558713","pdfSize":"445KB"},"title":"Hardware/software co-design of digital telecommunication systems"},{"order":"23","displayText":"A. Benveniste, G. Berry, \"The synchronous approach to reactive and real-time systems\", <i>Proceedings of the IEEE</i>, vol. 79, no. 9, pp. 1270-1282, 1991.","links":{"documentLink":"/document/97297","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=97297","pdfSize":"1170KB"},"title":"The synchronous approach to reactive and real-time systems"},{"order":"24","displayText":"E.A. Lee, \"Programmable DSP architectures. II\", <i>ASSP Magazine IEEE</i>, vol. 6, no. 1, pp. 4-14, 1989.","links":{"documentLink":"/document/16934","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=16934","pdfSize":"4124KB"},"title":"Programmable DSP architectures. II"},{"order":"25","displayText":"M.C. Murphy, D. Rotem, \"Multiprocessor join scheduling\", <i>Knowledge and Data Engineering IEEE Transactions on</i>, vol. 5, no. 2, pp. 322-338, 1993.","links":{"documentLink":"/document/219739","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=219739","pdfSize":"1693KB"},"title":"Multiprocessor join scheduling"},{"order":"26","displayText":"D.A.L. Piriyakumar, C.S.R. Murthy, \"Optimal scheduling of parallel tasks of tracking problem onto multiprocessors\", <i>Aerospace and Electronic Systems IEEE Transactions on</i>, vol. 32, no. 2, pp. 722-731, 1996.","links":{"documentLink":"/document/489515","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=489515","pdfSize":"2896KB"},"title":"Optimal scheduling of parallel tasks of tracking problem onto multiprocessors"},{"order":"27","displayText":"G.C. Sih, E.A. Lee, \"A compile-time scheduling heuristic for interconnection-constrained heterogeneous processor architectures\", <i>Parallel and Distributed Systems IEEE Transactions on</i>, vol. 4, no. 2, pp. 175-187, 1993.","links":{"documentLink":"/document/207593","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=207593","pdfSize":"1326KB"},"title":"A compile-time scheduling heuristic for interconnection-constrained heterogeneous processor architectures"},{"order":"28","displayText":"G.C. Sih, E.A. Lee, \"Declustering: a new multiprocessor scheduling technique\", <i>Parallel and Distributed Systems IEEE Transactions on</i>, vol. 4, no. 6, pp. 625-637, 1993.","links":{"documentLink":"/document/242160","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=242160","pdfSize":"1392KB"},"title":"Declustering: a new multiprocessor scheduling technique"},{"order":"29","displayText":"S. Som, R.R. Mielke, J.W. Stoughton, \"Prediction of performance and processor requirements in real-time data flow architectures\", <i>Parallel and Distributed Systems IEEE Transactions on</i>, vol. 4, no. 11, pp. 1205-1216, 1993.","links":{"documentLink":"/document/250100","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=250100","pdfSize":"1199KB"},"title":"Prediction of performance and processor requirements in real-time data flow architectures"},{"order":"30","displayText":"E.A. Lee, \"Consistency in dataflow graphs\", <i>Parallel and Distributed Systems IEEE Transactions on</i>, vol. 2, no. 2, pp. 223-235, 1991.","links":{"documentLink":"/document/89067","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=89067","pdfSize":"1050KB"},"title":"Consistency in dataflow graphs"}],"nonIeee":[{"order":"1","displayText":"<i>Digital Design of Signal Processing Systems</i>, pp. 133, 2011.","links":{"crossRefLink":"https://doi.org/10.1002/9780470974681.ch4"},"title":""},{"order":"2","displayText":"<i>FPGA-based Implementation of Signal Processing Systems</i>, pp. 200, 2017.","links":{"crossRefLink":"https://doi.org/10.1002/9781119079231.ch10"},"title":""},{"order":"3","displayText":"Jing He, Yanchun Zhang, Guangyan Huang, Chaoyi Pang, \"A novel time computation model based on algorithm complexity for data intensive scientific workflow design and scheduling\", <i>Concurrency and Computation: Practice and Experience</i>, vol. 21, pp. 2070, 2009.","links":{"crossRefLink":"https://doi.org/10.1002/cpe.1445"},"title":"A novel time computation model based on algorithm complexity for data intensive scientific workflow design and scheduling"},{"order":"4","displayText":"Farouk Mansouri, Sylvain Huet, Dominque Houzet, \"A domain-specific high-level programming model\", <i>Concurrency and Computation: Practice and Experience</i>, vol. 28, pp. 750, 2016.","links":{"crossRefLink":"https://doi.org/10.1002/cpe.3622"},"title":"A domain-specific high-level programming model"},{"order":"5","displayText":"Yutaka Yokoyama, Yoshikazu Miyanaga, Koji Tochinai, \"Automatic design of a parallel/pipelined VLSI architecture for signal processing\", <i>Electronics and Communications in Japan (Part III: Fundamental Electronic Science)</i>, vol. 74, pp. 39, 1991.","links":{"crossRefLink":"https://doi.org/10.1002/ecjc.4430741104"},"title":"Automatic design of a parallel/pipelined VLSI architecture for signal processing"},{"order":"6","displayText":"Irina Smarandache, Paul Le Guernic, <i>Transformation-Based Reactive Systems Development</i>, vol. 1231, pp. 233, 1997.","links":{"crossRefLink":"https://doi.org/10.1007/3-540-63010-4_16"},"title":""},{"order":"7","displayText":"JD Knapp, Matias Elo, James Shaeffer, Paul G. Flikkema, <i>Dynamic Data-Driven Environmental Systems Science</i>, vol. 8964, pp. 100, 2015.","links":{"crossRefLink":"https://doi.org/10.1007/978-3-319-25138-7_10"},"title":""},{"order":"8","displayText":"Chih-Hong Cheng, Yassine Hamza, Harald Ruess, <i>Computer Aided Verification</i>, vol. 9779, pp. 95, 2016.","links":{"crossRefLink":"https://doi.org/10.1007/978-3-319-41528-4_6"},"title":""},{"order":"9","displayText":"Arnaud Dieumegard, Andres Toom, Marc Pantel, <i>Critical Systems: Formal Methods and Automated Verification</i>, vol. 9933, pp. 117, 2016.","links":{"crossRefLink":"https://doi.org/10.1007/978-3-319-45943-1_8"},"title":""},{"order":"10","displayText":"Matin Hashemi, Kamyar Mirzazad Barijough, Soheil Ghiasi, <i>Model-Implementation Fidelity in Cyber Physical System Design</i>, pp. 91, 2017.","links":{"crossRefLink":"https://doi.org/10.1007/978-3-319-47307-9_4"},"title":""},{"order":"11","displayText":"Mingze Ma, Rizos Sakellariou, <i>Algorithms and Architectures for Parallel Processing</i>, vol. 10048, pp. 325, 2016.","links":{"crossRefLink":"https://doi.org/10.1007/978-3-319-49583-5_25"},"title":""},{"order":"12","displayText":"Jonatan Wiik, Pontus Bostr\u00f6m, <i>Software Engineering and Formal Methods</i>, vol. 10469, pp. 136, 2017.","links":{"crossRefLink":"https://doi.org/10.1007/978-3-319-66197-1_9"},"title":""},{"order":"13","displayText":"Fotios Gioulekas, Peter Poplavko, Panagiotis Katsaros, Saddek Bensalem, Pedro Palomo, <i>Fundamental Approaches to Software Engineering</i>, vol. 10802, pp. 94, 2018.","links":{"crossRefLink":"https://doi.org/10.1007/978-3-319-89363-1_6"},"title":""},{"order":"14","displayText":"\u00c9ric Piel, Philippe Marquet, Jean-Luc Dekeyser, <i>Generative and Transformational Techniques in Software Engineering II</i>, vol. 5235, pp. 459, 2008.","links":{"crossRefLink":"https://doi.org/10.1007/978-3-540-88643-3_13"},"title":""},{"order":"15","displayText":"Ahsan Shabbir, Akash Kumar, Bart Mesman, Henk Corporaal, <i>Wireless Networks, Information Processing and Systems</i>, vol. 20, pp. 412, 2008.","links":{"crossRefLink":"https://doi.org/10.1007/978-3-540-89853-5_44"},"title":""},{"order":"16","displayText":"Theo Kluter, Philip Brisk, Edoardo Charbon, Paolo Ienne, <i>High Performance Embedded Architectures and Compilers</i>, vol. 5409, pp. 183, 2009.","links":{"crossRefLink":"https://doi.org/10.1007/978-3-540-92990-1_15"},"title":""},{"order":"17","displayText":"Dmitry Nadezhkin, Sjoerd Meijer, Todor Stefanov, Ed Deprettere, <i>Embedded Computer Systems: Architectures, Modeling, and Simulation</i>, vol. 5657, pp. 308, 2009.","links":{"crossRefLink":"https://doi.org/10.1007/978-3-642-03138-0_34"},"title":""},{"order":"18","displayText":"Sven K\u00f6hler, Sean Riddle, Daniel Zinn, Timothy McPhillips, Bertram Lud\u00e4scher, <i>Scientific and Statistical Database Management</i>, vol. 6809, pp. 207, 2011.","links":{"crossRefLink":"https://doi.org/10.1007/978-3-642-22351-8_12"},"title":""},{"order":"19","displayText":"Pontus Bostr\u00f6m, <i>Formal Methods and Software Engineering</i>, vol. 6991, pp. 291, 2011.","links":{"crossRefLink":"https://doi.org/10.1007/978-3-642-24559-6_21"},"title":""},{"order":"20","displayText":"Joachim Falk, Christian Haubelt, J\u00fcrgen Teich, Christian Zebelein, <i>Handbook of Hardware/Software Codesign</i>, pp. 59, 2017.","links":{"crossRefLink":"https://doi.org/10.1007/978-94-017-7267-9_4"},"title":""},{"order":"21","displayText":"Joachim Falk, Christian Haubelt, J\u00fcrgen Teich, Christian Zebelein, <i>Handbook of Hardware/Software Codesign</i>, pp. 1, 2016.","links":{"crossRefLink":"https://doi.org/10.1007/978-94-017-7358-4_4-1"},"title":""},{"order":"22","displayText":"Joachim Falk, Christian Haubelt, J\u00fcrgen Teich, Christian Zebelein, <i>Handbook of Hardware/Software Codesign</i>, pp. 1, 2017.","links":{"crossRefLink":"https://doi.org/10.1007/978-94-017-7358-4_4-2"},"title":""},{"order":"23","displayText":"Tracy C. Denk, Keshab K. Parhi, \"Lower bounds on memory requirements for statically scheduled DSP programs\", <i>Journal of VLSI signal processing systems for signal, image and video technology</i>, vol. 12, pp. 247, 1996.","links":{"crossRefLink":"https://doi.org/10.1007/BF00924988"},"title":"Lower bounds on memory requirements for statically scheduled DSP programs"},{"order":"24","displayText":"Shuvra S. Bhattacharyya, Edward A. Lee, \"Scheduling synchronous dataflow graphs for efficient looping\", <i>Journal of VLSI signal processing systems for signal, image and video technology</i>, vol. 6, pp. 271, 1993.","links":{"crossRefLink":"https://doi.org/10.1007/BF01608539"},"title":"Scheduling synchronous dataflow graphs for efficient looping"},{"order":"25","displayText":"Kazuhito Ito, Keshab K. Parhi, \"Determining the minimum iteration period of an algorithm\", <i>Journal of VLSI signal processing systems for signal, image and video technology</i>, vol. 11, pp. 229, 1995.","links":{"crossRefLink":"https://doi.org/10.1007/BF02107055"},"title":"Determining the minimum iteration period of an algorithm"},{"order":"26","displayText":"Liang-Fang Chao, Edwin Hsing-Mean Sha, \"Static scheduling for synthesis of DSP algorithms on various models\", <i>Journal of VLSI signal processing systems for signal, image and video technology</i>, vol. 10, pp. 207, 1995.","links":{"crossRefLink":"https://doi.org/10.1007/BF02120029"},"title":"Static scheduling for synthesis of DSP algorithms on various models"},{"order":"27","displayText":"R. Govindarajan, Guang R. Gao, \"Rate-optimal schedule for multi-rate DSP computations\", <i>Journal of VLSI signal processing systems for signal, image and video technology</i>, vol. 9, pp. 211, 1995.","links":{"crossRefLink":"https://doi.org/10.1007/BF02407086"},"title":"Rate-optimal schedule for multi-rate DSP computations"},{"order":"28","displayText":"W. Kreuzer, S. Fr\u00f6hlich, M. Gotschlich, A. Helm, B. Wess, \"\u00dcbersetzung von Datenflu\u00dfgraphen in optimierte Assemblerprogramme f\u00fcr Signalprozessoren\", <i>e & i Elektrotechnik und Informationstechnik</i>, vol. 115, pp. 41, 1998.","links":{"crossRefLink":"https://doi.org/10.1007/BF03159136"},"title":"\u00dcbersetzung von Datenflu\u00dfgraphen in optimierte Assemblerprogramme f\u00fcr Signalprozessoren"},{"order":"29","displayText":"Pontus Bostr\u00f6m, Jonatan Wiik, \"Contract-based verification of discrete-time multi-rate Simulink models\", <i>Software & Systems Modeling</i>, 2015.","links":{"crossRefLink":"https://doi.org/10.1007/s10270-015-0477-x"},"title":"Contract-based verification of discrete-time multi-rate Simulink models"},{"order":"30","displayText":"Yan Su, Feng Shi, Shahnawaz Talpur, Yizhuo Wang, Sensen Hu, Jin Wei, \"Achieving self-aware parallelism in stream programs\", <i>Cluster Computing</i>, vol. 18, pp. 949, 2015.","links":{"crossRefLink":"https://doi.org/10.1007/s10586-014-0412-x"},"title":"Achieving self-aware parallelism in stream programs"}]},"nonIeeeCitationCount":"316","contentTypeDisplay":"Journals","patentCitationCount":"22","mlTime":"PT0.660453S","lastupdate":"2021-10-02","title":"Static Scheduling of Synchronous Data Flow Programs for Digital Signal Processing","contentType":"periodicals","ieeeCitationCount":"472","publicationNumber":"12"},{"_id":5009448,"paperCitations":{"ieee":[{"order":"1","displayText":"G.R. Redinbo, L.M. Napolitano, D.D. Andaleon, \"Multibit correcting data interface for fault-tolerant systems\", <i>Computers IEEE Transactions on</i>, vol. 42, no. 4, pp. 433-446, 1993.","links":{"documentLink":"/document/214690","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=214690","pdfSize":"1308KB"},"title":"Multibit correcting data interface for fault-tolerant systems"},{"order":"2","displayText":"G.R. Redinbo, R. Manomohan, \"Fault tolerance in computing compressing and transmitting FFT data\", <i>Communications IEEE Transactions on</i>, vol. 49, no. 12, pp. 2095-2105, 2001.","links":{"documentLink":"/document/974256","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=974256","pdfSize":"180KB"},"title":"Fault tolerance in computing, compressing, and transmitting FFT data"},{"order":"3","displayText":"G.R. Redinbo, L.M. Napoliano, D.D. Andaleon, \"A SINGLE CORRECTING FAULT-TOLERANT BUS INTERFACE CHIP\", <i>Signals Systems and Computers 1990 Conference Record Twenty-Fourth Asilomar Conference on</i>, vol. 2, pp. 902, 1990.","links":{"documentLink":"/document/523468","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=523468","pdfSize":"617KB"},"title":"A SINGLE CORRECTING, FAULT-TOLERANT BUS INTERFACE CHIP"},{"order":"4","displayText":"G.R. Redinbo, R. Manomohan, \"Fault tolerance channel coding and arithmetic source coding combined\", <i>Fault-Tolerant Computing 1999. Digest of Papers. Twenty-Ninth Annual International Symposium on</i>, pp. 200-207, 1999.","links":{"documentLink":"/document/781051","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=781051","pdfSize":"153KB"},"title":"Fault tolerance, channel coding and arithmetic source coding combined"}],"nonIeee":[{"order":"1","displayText":"Houssein Jaber, Fabrice Monteiro, Stanis\u0141aw J. Piestrak, Abbas Dandache, \"Design of parallel fault-secure encoders for systematic cyclic block transmission codes\", <i>Microelectronics Journal</i>, vol. 40, pp. 1686, 2009.","links":{"crossRefLink":"https://doi.org/10.1016/j.mejo.2009.08.007"},"title":"Design of parallel fault-secure encoders for systematic cyclic block transmission codes"},{"order":"2","displayText":"DER-LAN LO, PO-CHIANG LU, HSUEN-CHYUN SHYU, \"Simplified fault-tolerant decoder for BCH code\", <i>International Journal of Electronics</i>, vol. 73, pp. 1105, 1992.","links":{"crossRefLink":"https://doi.org/10.1080/00207219208925780"},"title":"Simplified fault-tolerant decoder for BCH code"},{"order":"3","displayText":"Stuart K. Tewksbury, <i>Wafer-Level Integrated Systems</i>, vol. 70, pp. 207, 1989.","links":{"crossRefLink":"https://doi.org/10.1007/978-1-4613-1625-1_7"},"title":""},{"order":"4","displayText":"I. M. Boyarinov, <i>Error Control, Cryptology, and Speech Compression</i>, vol. 829, pp. 63, 1994.","links":{"crossRefLink":"https://doi.org/10.1007/3-540-58265-7_8"},"title":""},{"order":"5","displayText":"I. M. Boyarinov, \"Self-checking circuits and decoding algorithms for binary hamming and BCH codes and Reed-Solomon codes over GF(2 m )\", <i>Problems of Information Transmission</i>, vol. 44, pp. 99, 2008.","links":{"crossRefLink":"https://doi.org/10.1134/S0032946008020038"},"title":"Self-checking circuits and decoding algorithms for binary hamming and BCH codes and Reed-Solomon codes over GF(2 m )"}]},"formulaStrippedArticleTitle":"Fault-Tolerant Decoders for Cyclic Error-Correcting Codes","nonIeeeCitationCount":"5","contentTypeDisplay":"Journals","patentCitationCount":"1","mlTime":"PT0.194982S","lastupdate":"2021-10-05","title":"Fault-Tolerant Decoders for Cyclic Error-Correcting Codes","contentType":"periodicals","ieeeCitationCount":"4","publicationNumber":"12"},{"_id":5009451,"paperCitations":{"ieee":[{"order":"1","displayText":"J. Ortega, A.L. Ruiz, A. Prieto, F.J. Pelayo, \"Test-pattern generation based on Reed-Muller coefficients\", <i>Computers IEEE Transactions on</i>, vol. 42, no. 8, pp. 968-980, 1993.","links":{"documentLink":"/document/238487","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=238487","pdfSize":"1199KB"},"title":"Test-pattern generation based on Reed-Muller coefficients"},{"order":"2","displayText":"S.K. Gupta, D.K. Pradhan, \"Utilization of on-line (concurrent) checkers during built-in self-test and vice versa\", <i>Computers IEEE Transactions on</i>, vol. 45, no. 1, pp. 63-73, 1996.","links":{"documentLink":"/document/481487","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=481487","pdfSize":"1216KB"},"title":"Utilization of on-line (concurrent) checkers during built-in self-test and vice versa"},{"order":"3","displayText":"Jien-Chung Lo, E. Fujiwara, \"Probability to achieve TSC goal\", <i>Computers IEEE Transactions on</i>, vol. 45, no. 4, pp. 450-460, 1996.","links":{"documentLink":"/document/494102","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=494102","pdfSize":"1313KB"},"title":"Probability to achieve TSC goal"},{"order":"4","displayText":"M. Nicolaidis, \"Fail-safe interfaces for VLSI: theoretical foundations and implementation\", <i>Computers IEEE Transactions on</i>, vol. 47, no. 1, pp. 62-77, 1998.","links":{"documentLink":"/document/656082","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=656082","pdfSize":"269KB"},"title":"Fail-safe interfaces for VLSI: theoretical foundations and implementation"},{"order":"5","displayText":"D. Nikolos, \"Optimal self-testing embedded parity checkers\", <i>Computers IEEE Transactions on</i>, vol. 47, no. 3, pp. 313-321, 1998.","links":{"documentLink":"/document/660167","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=660167","pdfSize":"246KB"},"title":"Optimal self-testing embedded parity checkers"},{"order":"6","displayText":"S.J. Piestrak, \"Design method of a class of embedded combinational self-testing checkers for two-rail codes\", <i>Computers IEEE Transactions on</i>, vol. 51, no. 2, pp. 229-234, 2002.","links":{"documentLink":"/document/980010","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=980010","pdfSize":"149KB"},"title":"Design method of a class of embedded combinational self-testing checkers for two-rail codes"},{"order":"7","displayText":"S. Mourad, E.J. McCluskey, \"Testability of parity checkers\", <i>Industrial Electronics IEEE Transactions on</i>, vol. 36, no. 2, pp. 254-262, 1989.","links":{"documentLink":"/document/19077","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=19077","pdfSize":"849KB"},"title":"Testability of parity checkers"},{"order":"8","displayText":"K. Iwasaki, \"Analysis and proposal of signature circuits for LSI testing\", <i>Computer-Aided Design of Integrated Circuits and Systems IEEE Transactions on</i>, vol. 7, no. 1, pp. 84-90, 1988.","links":{"documentLink":"/document/3133","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=3133","pdfSize":"611KB"},"title":"Analysis and proposal of signature circuits for LSI testing"},{"order":"9","displayText":"S. Tarnick, \"Controllable self-checking checkers for conditional concurrent checking\", <i>Computer-Aided Design of Integrated Circuits and Systems IEEE Transactions on</i>, vol. 14, no. 5, pp. 547-553, 1995.","links":{"documentLink":"/document/384415","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=384415","pdfSize":"695KB"},"title":"Controllable self-checking checkers for conditional concurrent checking"},{"order":"10","displayText":"N.A. Touba, E.J. McCluskey, \"Logic synthesis of multilevel circuits with concurrent error detection\", <i>Computer-Aided Design of Integrated Circuits and Systems IEEE Transactions on</i>, vol. 16, no. 7, pp. 783-789, 1997.","links":{"documentLink":"/document/644041","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=644041","pdfSize":"189KB"},"title":"Logic synthesis of multilevel circuits with concurrent error detection"},{"order":"11","displayText":"Ming-Bo Lin, A.Y. Oruc, \"A fault-tolerant permutation network modulo arithmetic processor\", <i>Very Large Scale Integration (VLSI) Systems IEEE Transactions on</i>, vol. 2, no. 3, pp. 312-319, 1994.","links":{"documentLink":"/document/311640","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=311640","pdfSize":"842KB"},"title":"A fault-tolerant permutation network modulo arithmetic processor"},{"order":"12","displayText":"S. Tarnick, \"Bounding error masking in linear output space compression schemes\", <i>Test Symposium 1994. Proceedings of the Third Asian</i>, pp. 27-32, 1994.","links":{"documentLink":"/document/367258","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=367258","pdfSize":"503KB"},"title":"Bounding error masking in linear output space compression schemes"},{"order":"13","displayText":"G. Pada Biswas, I. Sen Gupta, \"Generalized modular design of testable m-out-of-n code checker\", <i>Test Symposium 1995. Proceedings of the Fourth Asian</i>, pp. 322-326, 1995.","links":{"documentLink":"/document/485355","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=485355","pdfSize":"446KB"},"title":"Generalized modular design of testable m-out-of-n code checker"},{"order":"14","displayText":"Abhisek Pan, James W. Tschanz, Sandip Kundu, \"A Low Cost Scheme for Reducing Silent Data Corruption in Large Arithmetic Circuits\", <i>Defect and Fault Tolerance of VLSI Systems 2008. DFTVS '08. IEEE International Symposium on</i>, pp. 343-351, 2008.","links":{"documentLink":"/document/4641190","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=4641190","pdfSize":"353KB"},"title":"A Low Cost Scheme for Reducing Silent Data Corruption in Large Arithmetic Circuits"},{"order":"15","displayText":"J.-C. Lo, E. Fujiwara, \"A probabilistic measurement for totally self-checking circuits\", <i>Defect and Fault Tolerance in VLSI Systems 1993. The IEEE International Workshop on</i>, pp. 263-270, 1993.","links":{"documentLink":"/document/595821","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=595821","pdfSize":"543KB"},"title":"A probabilistic measurement for totally self-checking circuits"},{"order":"16","displayText":"T. Nanya, M. Uchida, \"A strongly fault-secure and strongly code-disjoint realization of combinational circuits\", <i>Fault-Tolerant Computing 1989. FTCS-19. Digest of Papers. Nineteenth International Symposium on</i>, pp. 390-397, 1989.","links":{"documentLink":"/document/105601","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=105601","pdfSize":"590KB"},"title":"A strongly fault-secure and strongly code-disjoint realization of combinational circuits"},{"order":"17","displayText":"Avijit Dutta, Abhijit Jas, \"Combinational Logic Circuit Protection Using Customized Error Detecting and Correcting Codes\", <i>Quality Electronic Design 2008. ISQED 2008. 9th International Symposium on</i>, pp. 68-73, 2008.","links":{"documentLink":"/document/4479700","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=4479700","pdfSize":"298KB"},"title":"Combinational Logic Circuit Protection Using Customized Error Detecting and Correcting Codes"},{"order":"18","displayText":"Jianhui Jiang, Hongbao Shi, Xiaodong Zhao, \"A novel NMR structure with concurrent output error location capability\", <i>Dependable Computing 1999. Proceedings. 1999 Pacific Rim International Symposium on</i>, pp. 32-39, 1999.","links":{"documentLink":"/document/816209","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=816209","pdfSize":"384KB"},"title":"A novel NMR structure with concurrent output error location capability"},{"order":"19","displayText":"S. Hatakenaka, T. Nanya, \"A design method of SFS and SCD combinational circuits\", <i>Fault Tolerant Systems 1991. Proceedings. Pacific Rim International Symposium on</i>, pp. 168-173, 1991.","links":{"documentLink":"/document/212949","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=212949","pdfSize":"429KB"},"title":"A design method of SFS and SCD combinational circuits"},{"order":"20","displayText":"M. Omana, D. Rossi, C. Metra, \"Low cost and high speed embedded two-rail code checker\", <i>Computers IEEE Transactions on</i>, vol. 54, no. 2, pp. 153-164, 2005.","links":{"documentLink":"/document/1377154","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=1377154","pdfSize":"1312KB"},"title":"Low cost and high speed embedded two-rail code checker"},{"order":"21","displayText":"Sotirios Matakias, Yiorgos Tsiatouhas, Themistoklis Haniotakis, Angela Arapoyanni, \"A Current Mode Parallel Two-Rail Code Checker\", <i>Computers IEEE Transactions on</i>, vol. 57, no. 8, pp. 1032-1045, 2008.","links":{"documentLink":"/document/4483508","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=4483508","pdfSize":"3502KB"},"title":"A Current Mode, Parallel, Two-Rail Code Checker"},{"order":"22","displayText":"S.K. Gupta, D.K. Pradhan, \"Can concurrent checkers help BIST?\", <i>Test Conference 1992. Proceedings. International</i>, pp. 140, 1992.","links":{"documentLink":"/document/527814","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=527814","pdfSize":"869KB"},"title":"Can concurrent checkers help BIST?"},{"order":"23","displayText":"S. Tarnick, A.P. Stroele, \"Embedded self-testing checkers for low-cost arithmetic codes\", <i>Test Conference 1998. Proceedings. International</i>, pp. 514-523, 1998.","links":{"documentLink":"/document/743194","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=743194","pdfSize":"1070KB"},"title":"Embedded self-testing checkers for low-cost arithmetic codes"},{"order":"24","displayText":"A. Dutta, N.A. Touba, \"Synthesis of nonintrusive concurrent error detection using an even error detecting function\", <i>Test Conference 2005. Proceedings. ITC 2005. IEEE International</i>, pp. 8 pp.-1066, 2005.","links":{"documentLink":"/document/1584072","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=1584072","pdfSize":"282KB"},"title":"Synthesis of nonintrusive concurrent error detection using an even error detecting function"},{"order":"25","displayText":"E.S. Sogomonyan, M. Gossel, \"Concurrently self-testing embedded checkers for ultra-reliable fault-tolerant systems\", <i>VLSI Test Symposium 1996. Proceedings of 14th</i>, pp. 138-144, 1996.","links":{"documentLink":"/document/510848","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=510848","pdfSize":"381KB"},"title":"Concurrently self-testing embedded checkers for ultra-reliable fault-tolerant systems"},{"order":"26","displayText":"C. Metra, M. Favalli, B. Ricco, \"Embedded two-rail checkers with on-line testing ability\", <i>VLSI Test Symposium 1996. Proceedings of 14th</i>, pp. 145-150, 1996.","links":{"documentLink":"/document/510849","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=510849","pdfSize":"672KB"},"title":"Embedded two-rail checkers with on-line testing ability"},{"order":"27","displayText":"C. Metra, M. Favalli, B. Ricco, \"Highly testable and compact single output comparator\", <i>VLSI Test Symposium 1997. 15th IEEE</i>, pp. 210-215, 1997.","links":{"documentLink":"/document/600272","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=600272","pdfSize":"603KB"},"title":"Highly testable and compact single output comparator"},{"order":"28","displayText":"A.P. Stroele, S. Tarnick, \"Programmable embedded self-testing checkers for all-unidirectional error-detecting codes\", <i>VLSI Test Symposium 1999. Proceedings. 17th IEEE</i>, pp. 361-369, 1999.","links":{"documentLink":"/document/766690","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=766690","pdfSize":"179KB"},"title":"Programmable embedded self-testing checkers for all-unidirectional error-detecting codes"},{"order":"29","displayText":"J. Ortega, A. Prieto, A. Lloris, F.J. Pelayo, \"Generalized Hopfield neural network for concurrent testing\", <i>Computers IEEE Transactions on</i>, vol. 42, no. 8, pp. 898-912, 1993.","links":{"documentLink":"/document/238481","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=238481","pdfSize":"1293KB"},"title":"Generalized Hopfield neural network for concurrent testing"}],"nonIeee":[{"order":"1","displayText":"Eiji Fujiwara, Kohji Matsuoka, \"Fault\u00e2\u0080\u0094tolerant k\u00e2\u0080\u0094out\u00e2\u0080\u0094of\u00e2\u0080\u0094n logic unit networks\", <i>Systems and Computers in Japan</i>, vol. 19, pp. 21, 1988.","links":{"crossRefLink":"https://doi.org/10.1002/scj.4690190903"},"title":"Fault\u00e2\u0080\u0094tolerant k\u00e2\u0080\u0094out\u00e2\u0080\u0094of\u00e2\u0080\u0094n logic unit networks"},{"order":"2","displayText":"Shujian Zhang, Jon C. Muzio, \"Evaluating the safety of self-checking circuits\", <i>Journal of Electronic Testing</i>, vol. 6, pp. 243, 1995.","links":{"crossRefLink":"https://doi.org/10.1007/BF00993090"},"title":"Evaluating the safety of self-checking circuits"},{"order":"3","displayText":"Steffen Tarnick, \"Single- and Double-Output Embedded Checker Architectures for Systematic Unordered Codes\u2217\", <i>Journal of Electronic Testing</i>, vol. 21, pp. 391, 2005.","links":{"crossRefLink":"https://doi.org/10.1007/s10836-005-0973-y"},"title":"Single- and Double-Output Embedded Checker Architectures for Systematic Unordered Codes\u2217"},{"order":"4","displayText":"Steffen Tarnick, \"Self-Testing Embedded Borden t-UED Code Checkers for t\u2009=\u20092 k q\u2009\u2212\u20091 with q\u2009=\u20092 m \u2009\u2212\u20091\", <i>Journal of Electronic Testing</i>, vol. 24, pp. 509, 2008.","links":{"crossRefLink":"https://doi.org/10.1007/s10836-008-5073-3"},"title":"Self-Testing Embedded Borden t-UED Code Checkers for t\u2009=\u20092 k q\u2009\u2212\u20091 with q\u2009=\u20092 m \u2009\u2212\u20091"},{"order":"5","displayText":"Eiji Fujiwara, Mitsuhiko Yashiro, Tsuneo Furuya, <i>Essentials of Error-Control Coding Techniques</i>, pp. 171, 1990.","links":{"crossRefLink":"https://doi.org/10.1016/B978-0-12-370720-8.50011-8"},"title":""},{"order":"6","displayText":"Nur A. Touba, <i>System-on-Chip Test Architectures</i>, pp. 123, 2008.","links":{"crossRefLink":"https://doi.org/10.1016/B978-012373973-5.50008-5"},"title":""},{"order":"7","displayText":"J. Ortega, A. Prieto, F. J. Pelayo, A. Lloris, P. Martin-Smith, <i>Artificial Neural Networks</i>, vol. 540, pp. 385, 1991.","links":{"crossRefLink":"https://doi.org/10.1007/BFb0035918"},"title":""},{"order":"8","displayText":"Dimitris Nikolos, <i>On-Line Testing for VLSI</i>, vol. 11, pp. 69, 1998.","links":{"crossRefLink":"https://doi.org/10.1007/978-1-4757-6069-9_7"},"title":""},{"order":"9","displayText":"Reinhard K\u00e4rger, <i>Diagnose von Computern</i>, pp. 387, 1996.","links":{"crossRefLink":"https://doi.org/10.1007/978-3-663-01517-8_8"},"title":""}]},"formulaStrippedArticleTitle":"A Self-Checking Generalized Prediction Checker and Its Use for Built-In Testing","nonIeeeCitationCount":"9","contentTypeDisplay":"Journals","patentCitationCount":"0","mlTime":"PT0.427678S","lastupdate":"2021-07-23","title":"A Self-Checking Generalized Prediction Checker and Its Use for Built-In Testing","contentType":"periodicals","ieeeCitationCount":"29","publicationNumber":"12"},{"_id":5009452,"paperCitations":{"ieee":[{"order":"1","displayText":"M.G. Karpovsky, P. Nagvajara, \"Optimal robust compression of test responses\", <i>Computers IEEE Transactions on</i>, vol. 39, no. 1, pp. 138-141, 1990.","links":{"documentLink":"/document/46290","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=46290","pdfSize":"492KB"},"title":"Optimal robust compression of test responses"},{"order":"2","displayText":"A. Ivanov, B.K. Tsuji, Y. Zorian, \"Programmable BIST space compactors\", <i>Computers IEEE Transactions on</i>, vol. 45, no. 12, pp. 1393-1404, 1996.","links":{"documentLink":"/document/545969","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=545969","pdfSize":"1536KB"},"title":"Programmable BIST space compactors"},{"order":"3","displayText":"D.K. Pradhan, S.K. Gupta, \"A new framework for designing and analyzing BIST techniques and zero aliasing compression\", <i>Computers IEEE Transactions on</i>, vol. 40, no. 6, pp. 743-763, 1991.","links":{"documentLink":"/document/90252","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=90252","pdfSize":"1519KB"},"title":"A new framework for designing and analyzing BIST techniques and zero aliasing compression"},{"order":"4","displayText":"N.R. Saxena, J.P. Robinson, \"Syndrome and transition count are uncorrelated (logic circuit testing)\", <i>Information Theory IEEE Transactions on</i>, vol. 34, no. 1, pp. 64-69, 1988.","links":{"documentLink":"/document/2602","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=2602","pdfSize":"455KB"},"title":"Syndrome and transition count are uncorrelated (logic circuit testing)"},{"order":"5","displayText":"S.R. Das, C.V. Ramamoorthy, M.H. Assaf, E.M. Petriu, Wen-Ben Jone, \"Fault tolerance in systems design in VLSI using data compression under constraints of failure probabilities\", <i>Instrumentation and Measurement IEEE Transactions on</i>, vol. 50, no. 6, pp. 1725-1747, 2001.","links":{"documentLink":"/document/982974","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=982974","pdfSize":"494KB"},"title":"Fault tolerance in systems design in VLSI using data compression under constraints of failure probabilities"},{"order":"6","displayText":"S.R. Das, Jing Yi Liang, E.M. Petriu, M.H. Assaf, Wen-Ben Jone, K. Chakrabarty, \"Data compression in space under generalized mergeability based on concepts of cover table and frequency ordering\", <i>Instrumentation and Measurement IEEE Transactions on</i>, vol. 51, no. 1, pp. 150-172, 2002.","links":{"documentLink":"/document/989919","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=989919","pdfSize":"754KB"},"title":"Data compression in space under generalized mergeability based on concepts of cover table and frequency ordering"},{"order":"7","displayText":"K. Iwasaki, \"Analysis and proposal of signature circuits for LSI testing\", <i>Computer-Aided Design of Integrated Circuits and Systems IEEE Transactions on</i>, vol. 7, no. 1, pp. 84-90, 1988.","links":{"documentLink":"/document/3133","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=3133","pdfSize":"611KB"},"title":"Analysis and proposal of signature circuits for LSI testing"},{"order":"8","displayText":"K. Akiyama, K.K. Saluja, \"A method of reducing aliasing in a built-in self-test environment\", <i>Computer-Aided Design of Integrated Circuits and Systems IEEE Transactions on</i>, vol. 10, no. 4, pp. 548-553, 1991.","links":{"documentLink":"/document/75640","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=75640","pdfSize":"617KB"},"title":"A method of reducing aliasing in a built-in self-test environment"},{"order":"9","displayText":"S. Barbagallo, A. Burri, D. Medina, P. Camurati, P. Prinetto, M. Sonza Reorda, \"An experimental comparison of different approaches to ROM BIST\", <i>CompEuro '91. Advanced Computer Technology Reliable Systems and Applications. 5th Annual European Computer Conference. Proceedings.</i>, pp. 567-571, 1991.","links":{"documentLink":"/document/257450","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=257450","pdfSize":"331KB"},"title":"An experimental comparison of different approaches to ROM BIST"},{"order":"10","displayText":"V. Bruchner, A. Achuetz, \"Built-in self-test for generated blocks in an ASIC environment\", <i>Euro ASIC '90</i>, pp. 320-325, 1990.","links":{"documentLink":"/document/207962","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=207962","pdfSize":"409KB"},"title":"Built-in self-test for generated blocks in an ASIC environment"},{"order":"11","displayText":"I. Pomeranz, S.M. Reddy, R. Tangirala, \"On achieving zero aliasing for modeled faults\", <i>Design Automation 1992. Proceedings. [3rd] European Conference on</i>, pp. 291-299, 1992.","links":{"documentLink":"/document/205941","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=205941","pdfSize":"648KB"},"title":"On achieving zero aliasing for modeled faults"},{"order":"12","displayText":"S.K. Gupta, D.K. Pradhan, S.M. Reddy, \"Zero aliasing compression\", <i>Fault-Tolerant Computing 1990. FTCS-20. Digest of Papers. 20th International Symposium</i>, pp. 254-263, 1990.","links":{"documentLink":"/document/89373","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=89373","pdfSize":"530KB"},"title":"Zero aliasing compression"},{"order":"13","displayText":"A.K. Das, D. Saha, A.R. Chowdhury, S. Misra, P.P. Chaudhuri, \"Signature analysers based on additive cellular automata\", <i>Fault-Tolerant Computing 1990. FTCS-20. Digest of Papers. 20th International Symposium</i>, pp. 265-272, 1990.","links":{"documentLink":"/document/89374","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=89374","pdfSize":"491KB"},"title":"Signature analysers based on additive cellular automata"},{"order":"14","displayText":"Y. Zorian, A. Ivanov, \"Programmable space compaction for BIST\", <i>Fault-Tolerant Computing 1993. FTCS-23. Digest of Papers. The Twenty-Third International Symposium on</i>, pp. 340-349, 1993.","links":{"documentLink":"/document/627337","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=627337","pdfSize":"1157KB"},"title":"Programmable space compaction for BIST"},{"order":"15","displayText":"N.R. Saxena, E.J. McCluskey, \"Arithmetic and galois checksums\", <i>Computer-Aided Design 1989. ICCAD-89. Digest of Technical Papers. 1989 IEEE International Conference on</i>, pp. 570-573, 1989.","links":{"documentLink":"/document/77015","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=77015","pdfSize":"281KB"},"title":"Arithmetic and galois checksums"},{"order":"16","displayText":"B. Bhaumik, G.S. Visweswaran, R. Lakshminarasimhan, \"A new test compression scheme\", <i>VLSI Design 1999. Proceedings. Twelfth International Conference On</i>, pp. 95-98, 1999.","links":{"documentLink":"/document/745131","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=745131","pdfSize":"56KB"},"title":"A new test compression scheme"},{"order":"17","displayText":"J.C. Muzio, \"Spectral methods for logic design and testability\", <i>Circuits and Systems 1989. IEEE International Symposium on</i>, pp. 752-755 vol.2, 1989.","links":{"documentLink":"/document/100460","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=100460","pdfSize":"424KB"},"title":"Spectral methods for logic design and testability"},{"order":"18","displayText":"C.N. Hadjicostis, \"Aliasing probability calculations for arbitrary compaction under independently selected random test vectors\", <i>Computers IEEE Transactions on</i>, vol. 54, no. 12, pp. 1614-1627, 2005.","links":{"documentLink":"/document/1524941","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=1524941","pdfSize":"650KB"},"title":"Aliasing probability calculations for arbitrary compaction under independently selected random test vectors"},{"order":"19","displayText":"M.G. Karpovsky, P. Nagvajara, \"Board-level diagnosis by signature analysis\", <i>Test Conference 1988. Proceedings. New Frontiers in Testing International</i>, pp. 47-53, 1988.","links":{"documentLink":"/document/207779","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=207779","pdfSize":"430KB"},"title":"Board-level diagnosis by signature analysis"},{"order":"20","displayText":"S.K. Gupta, D.K. Pradhan, \"A new framework for designing and analyzing BIST techniques: computation of exact aliasing probability\", <i>Test Conference 1988. Proceedings. New Frontiers in Testing International</i>, pp. 329-342, 1988.","links":{"documentLink":"/document/207819","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=207819","pdfSize":"652KB"},"title":"A new framework for designing and analyzing BIST techniques: computation of exact aliasing probability"},{"order":"21","displayText":"P.N. Marinos, \"The non-linear feedback shift-register as a built-in self-test (BIST) resource\", <i>Test Conference 1988. Proceedings. New Frontiers in Testing International</i>, pp. 998, 1988.","links":{"documentLink":"/document/207893","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=207893","pdfSize":"75KB"},"title":"The non-linear feedback shift-register as a built-in self-test (BIST) resource"},{"order":"22","displayText":"P. Nagvajara, M.G. Karpovsky, \"BUILT-IN SELF-DIAGNOSTIC READ-ONLY-MEMORIES\", <i>Test Conference 1991 Proceedings. International</i>, pp. 695, 1991.","links":{"documentLink":"/document/519734","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=519734","pdfSize":"750KB"},"title":"BUILT-IN SELF-DIAGNOSTIC READ-ONLY-MEMORIES"},{"order":"23","displayText":"M.G. Karpovsky, S.K. Gupta, D.K. Pradhan, \"Aliasing and Diagnosis Probability in MISR and STUMPS Using a General Error Model\", <i>Test Conference 1991 Proceedings. International</i>, pp. 828, 1991.","links":{"documentLink":"/document/519748","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=519748","pdfSize":"932KB"},"title":"Aliasing and Diagnosis Probability in MISR and STUMPS Using a General Error Model"},{"order":"24","displayText":"S.R. Das, M. Sudarma, M.H. Assaf, E.M. Petriu, W.-B. Jone, K. Chakrabarty, M. Sahinoglu, \"Parity bit signature in response data compaction and built-in self-testing of VLSI circuits with nonexhaustive test sets\", <i>Instrumentation and Measurement IEEE Transactions on</i>, vol. 52, no. 5, pp. 1363-1380, 2003.","links":{"documentLink":"/document/1240150","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=1240150","pdfSize":"963KB"},"title":"Parity bit signature in response data compaction and built-in self-testing of VLSI circuits with nonexhaustive test sets"},{"order":"25","displayText":"S.R. Das, \"Getting errors to catch themselves - self-testing of VLSI circuits with built-in hardware\", <i>Instrumentation and Measurement IEEE Transactions on</i>, vol. 54, no. 3, pp. 941-955, 2005.","links":{"documentLink":"/document/1433165","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=1433165","pdfSize":"398KB"},"title":"Getting errors to catch themselves - self-testing of VLSI circuits with built-in hardware"},{"order":"26","displayText":"S.R. Das, C.V. Ramamoorthy, M.H. Assaf, E.M. Petriu, W.-B. Jone, M. Sahinoglu, \"Revisiting response compaction in space for full-scan circuits with nonexhaustive test sets using concept of sequence characterization\", <i>Instrumentation and Measurement IEEE Transactions on</i>, vol. 54, no. 5, pp. 1662-1677, 2005.","links":{"documentLink":"/document/1514616","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=1514616","pdfSize":"1463KB"},"title":"Revisiting response compaction in space for full-scan circuits with nonexhaustive test sets using concept of sequence characterization"},{"order":"27","displayText":"S.R. Das, C.V. Ramamoorthy, M.H. Assaf, E.M. Petriu, W.-B. Jone, M. Sahinoglu, \"Fault simulation and response compaction in full scan circuits using HOPE\", <i>Instrumentation and Measurement IEEE Transactions on</i>, vol. 54, no. 6, pp. 2310-2328, 2005.","links":{"documentLink":"/document/1542531","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=1542531","pdfSize":"1837KB"},"title":"Fault simulation and response compaction in full scan circuits using HOPE"},{"order":"28","displayText":"S. Biswas, S.R. Das, E.M. Petriu, \"Space compactor design in VLSI circuits based on graph theoretic concepts\", <i>Instrumentation and Measurement IEEE Transactions on</i>, vol. 55, no. 4, pp. 1106-1118, 2006.","links":{"documentLink":"/document/1658360","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=1658360","pdfSize":"472KB"},"title":"Space compactor design in VLSI circuits based on graph theoretic concepts"},{"order":"29","displayText":"Sunil R. Das, Altaf Hossain, Satyendra Biswas, Emil M. Petriu, Mansour H. Assaf, Wen-Ben Jone, Mehmet Sahinoglu, \"On a New Graph Theory Approach to Designing Zero-Aliasing Space Compressors for Built-In Self-Testing\", <i>Instrumentation and Measurement IEEE Transactions on</i>, vol. 57, no. 10, pp. 2146-2168, 2008.","links":{"documentLink":"/document/4512345","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=4512345","pdfSize":"1339KB"},"title":"On a New Graph Theory Approach to Designing Zero-Aliasing Space Compressors for Built-In Self-Testing"},{"order":"30","displayText":"Hee Yong Youn, \"Compact testing with intermediate signature analysis\", <i>VLSI Test Symposium 1991. 'Chip-to-System Test Concerns for the 90's' Digest of Papers</i>, pp. 47-52, 1991.","links":{"documentLink":"/document/208131","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=208131","pdfSize":"384KB"},"title":"Compact testing with intermediate signature analysis"}],"nonIeee":[{"order":"1","displayText":"Yervant Zorian, Vinod K. Agarwal, \"Optimizing error masking in BIST by output data modification\", <i>Journal of Electronic Testing</i>, vol. 1, pp. 59, 1990.","links":{"crossRefLink":"https://doi.org/10.1007/BF00134015"},"title":"Optimizing error masking in BIST by output data modification"},{"order":"2","displayText":"John P. Robinson, \"Aliasing probability transients\", <i>Journal of Electronic Testing</i>, vol. 3, pp. 9, 1992.","links":{"crossRefLink":"https://doi.org/10.1007/BF00159827"},"title":"Aliasing probability transients"},{"order":"3","displayText":"P. P. Nicolaou, C. C. Lefas, \"On the recovery of error patterns from signatures obtained in digital system testing\", <i>BIT</i>, vol. 28, pp. 242, 1988.","links":{"crossRefLink":"https://doi.org/10.1007/BF01934089"},"title":"On the recovery of error patterns from signatures obtained in digital system testing"},{"order":"4","displayText":"Sheikh Saine, Julian Raczkowycz, Peter Mather, \"An analogue test response compaction technique using delta\u2013sigma modulation\", <i>Microelectronics Journal</i>, vol. 32, pp. 339, 2001.","links":{"crossRefLink":"https://doi.org/10.1016/S0026-2692(01)00002-7"},"title":"An analogue test response compaction technique using delta\u2013sigma modulation"},{"order":"5","displayText":"A. Ahmad, A.M. Elabdalla, \"An efficient method to determine linear feedback connections in shift registers that generate maximal length pseudo-random up and down binary sequences\", <i>Computers & Electrical Engineering</i>, vol. 23, pp. 33, 1997.","links":{"crossRefLink":"https://doi.org/10.1016/S0045-7906(96)00020-1"},"title":"An efficient method to determine linear feedback connections in shift registers that generate maximal length pseudo-random up and down binary sequences"},{"order":"6","displayText":"Serge Demidenko, Vincenzo Piuri, \"Concurrent diagnosis in digital implementations of neural networks\", <i>Neurocomputing</i>, vol. 48, pp. 879, 2002.","links":{"crossRefLink":"https://doi.org/10.1016/S0925-2312(01)00678-6"},"title":"Concurrent diagnosis in digital implementations of neural networks"},{"order":"7","displayText":"S.R. Das, A. Hossain, S. Biswas, E.M. Petriu, \"Aliasing-free compaction revisited\", <i>IET Circuits Devices & Systems</i>, vol. 2, pp. 166, 2008.","links":{"crossRefLink":"https://doi.org/10.1049/iet-cds:20070119"},"title":"Aliasing-free compaction revisited"},{"order":"8","displayText":"<i>VLSI Custom Microelectronics</i>, 1998.","links":{"crossRefLink":"https://doi.org/10.1201/9780203909713.ch6"},"title":""},{"order":"9","displayText":"Wen-Ben Jone, Anita Gleason, \"Analysis of Hamming count compaction scheme\", <i>Journal of Electronic Testing</i>, vol. 2, pp. 373, 1991.","links":{"crossRefLink":"https://doi.org/10.1007/BF00135231"},"title":"Analysis of Hamming count compaction scheme"},{"order":"10","displayText":"Stuart K. Tewksbury, <i>Wafer-Level Integrated Systems</i>, vol. 70, pp. 207, 1989.","links":{"crossRefLink":"https://doi.org/10.1007/978-1-4613-1625-1_7"},"title":""},{"order":"11","displayText":"Albrecht P. Str\u00f6le, <i>Entwurf selbsttestbarer Schaltungen</i>, vol. 27, pp. 284, 1998.","links":{"crossRefLink":"https://doi.org/10.1007/978-3-322-85164-2_7"},"title":""}]},"formulaStrippedArticleTitle":"A Unified View of Test Compression Methods","nonIeeeCitationCount":"11","contentTypeDisplay":"Journals","patentCitationCount":"1","mlTime":"PT0.814922S","lastupdate":"2021-10-05","title":"A Unified View of Test Compression Methods","contentType":"periodicals","ieeeCitationCount":"31","publicationNumber":"12"},{"_id":5009457,"paperCitations":{"ieee":[{"order":"1","displayText":"K. Dejhan, F. Cheevasuvit, T. Trisuwannawat, M. Kaneko, \"A versatile dual-mode transposition latch array design for DCT in HDTV applications\", <i>Consumer Electronics IEEE Transactions on</i>, vol. 38, no. 4, pp. 812-818, 1992.","links":{"documentLink":"/document/179970","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=179970","pdfSize":"400KB"},"title":"A versatile dual-mode transposition latch array design for DCT in HDTV applications"},{"order":"2","displayText":"P. Molitor, \"Constrained via minimization for systolic arrays\", <i>Computer-Aided Design of Integrated Circuits and Systems IEEE Transactions on</i>, vol. 9, no. 5, pp. 537-542, 1990.","links":{"documentLink":"/document/55183","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=55183","pdfSize":"537KB"},"title":"Constrained via minimization for systolic arrays"},{"order":"3","displayText":"Ahmed S. Zekri, Stanislav G. Sedukhin, \"Matrix Transpose on 2D Torus Array Processor\", <i>Computer and Information Technology 2006. CIT '06. The Sixth IEEE International Conference on</i>, pp. 45-45, 2006.","links":{"documentLink":"/document/4019867","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=4019867","pdfSize":"151KB"},"title":"Matrix Transpose on 2D Torus Array Processor"},{"order":"4","displayText":"O. Fatemi, S. Panchanathan, \"VLSI architecture of a scalable matrix transposer\", <i>Innovative Systems in Silicon 1996. Proceedings. Eighth Annual IEEE International Conference on</i>, pp. 382-391, 1996.","links":{"documentLink":"/document/552445","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=552445","pdfSize":"416KB"},"title":"VLSI architecture of a scalable matrix transposer"},{"order":"5","displayText":"Abhijeet A. Ravankar, Stanislav G. Sedukhin, \"An O(n) Time-Complexity Matrix Transpose on Torus Array Processor\", <i>Networking and Computing (ICNC) 2011 Second International Conference on</i>, pp. 242-247, 2011.","links":{"documentLink":"/document/6131813","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=6131813","pdfSize":"1910KB"},"title":"An O(n) Time-Complexity Matrix Transpose on Torus Array Processor"},{"order":"6","displayText":"B. Hanounik, X. Hu, \"Linear-time matrix transpose algorithms using vector register file with diagonal registers\", <i>Parallel and Distributed Processing Symposium. Proceedings 15th International</i>, pp. 8 pp., 2001.","links":{"documentLink":"/document/924973","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=924973","pdfSize":"187KB"},"title":"Linear-time matrix transpose algorithms using vector register file with diagonal registers"},{"order":"7","displayText":"Pritish Jetley, Laxmikant V. Kal\u00e9, \"Static macro data flow: Compiling global control into local control\", <i>Parallel & Distributed Processing Workshops and Phd Forum (IPDPSW) 2010 IEEE International Symposium on</i>, pp. 1-8, 2010.","links":{"documentLink":"/document/5470944","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=5470944","pdfSize":"381KB"},"title":"Static macro data flow: Compiling global control into local control"},{"order":"8","displayText":"C.-W. Jen, H.-Y. Hsu, \"The design of a systolic array with tags input\", <i>Circuits and Systems 1988. IEEE International Symposium on</i>, pp. 2263-2266 vol.3, 1988.","links":{"documentLink":"/document/15395","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=15395","pdfSize":"255KB"},"title":"The design of a systolic array with tags input"},{"order":"9","displayText":"S. Rajopadhye, B. Lisper, \"Matrix permutations of mesh-connected arrays\", <i>Circuits and Systems 1990. IEEE International Symposium on</i>, pp. 2626-2629 vol.4, 1990.","links":{"documentLink":"/document/112547","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=112547","pdfSize":"402KB"},"title":"Matrix permutations of mesh-connected arrays"},{"order":"10","displayText":"J.Y. Han, D.C. Krishnan, \"Systolic array realization of a trajectory planning algorithm in robotics\", <i>Intelligent Control 1988. Proceedings. IEEE International Symposium on</i>, pp. 638-641, 1988.","links":{"documentLink":"/document/65505","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=65505","pdfSize":"209KB"},"title":"Systolic array realization of a trajectory planning algorithm in robotics"},{"order":"11","displayText":"Zheng Tu, Junfeng Yang, Kezhu Song, Wengui Lv, \"Data preprocessing with FPGA in multiple channel data acquisition system\", <i>Real Time Conference (RT) 2014 19th IEEE-NPSS</i>, pp. 1-5, 2014.","links":{"documentLink":"/document/7097508","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=7097508","pdfSize":"546KB"},"title":"Data preprocessing with FPGA in multiple channel data acquisition system"},{"order":"12","displayText":"Jaeyoung Choi, J.J. Dongarra, D.W. Walker, \"Parallel matrix transpose algorithms on distributed memory concurrent computers\", <i>Scalable Parallel Libraries Conference 1993. Proceedings of the</i>, pp. 245-252, 1993.","links":{"documentLink":"/document/365559","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=365559","pdfSize":"731KB"},"title":"Parallel matrix transpose algorithms on distributed memory concurrent computers"},{"order":"13","displayText":"A. Chattopadhyay, S. Setua, S. Bhattacharya, \"Distributed computing structures for efficient evaluation of matrix determinant\", <i>TENCON '93. Proceedings. Computer Communication Control and Power Engineering.1993 IEEE Region 10 Conference on</i>, vol. 1, pp. 205-208 vol.1, 1993.","links":{"documentLink":"/document/319964","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=319964","pdfSize":"226KB"},"title":"Distributed computing structures for efficient evaluation of matrix determinant"},{"order":"14","displayText":"Yunxiang Wang, Zhenguo Ma, Feng Yu, \"Pipelined Algorithm and Modular Architecture for Matrix Transposition\", <i>Circuits and Systems II: Express Briefs IEEE Transactions on</i>, vol. 66, no. 4, pp. 652-656, 2019.","links":{"documentLink":"/document/8528546","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=8528546","pdfSize":"1622KB"},"title":"Pipelined Algorithm and Modular Architecture for Matrix Transposition"},{"order":"15","displayText":"Insik Yoon, Aqeel Anwar, Titash Rakshit, Arijit Raychowdhury, \"Transfer and Online Reinforcement Learning in STT-MRAM Based Embedded Systems for Autonomous Drones\", <i>Design Automation & Test in Europe Conference & Exhibition (DATE) 2019</i>, pp. 1489-1494, 2019.","links":{"documentLink":"/document/8715066","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=8715066","pdfSize":"667KB"},"title":"Transfer and Online Reinforcement Learning in STT-MRAM Based Embedded Systems for Autonomous Drones"},{"order":"16","displayText":"Insik Yoon, Malik Aqeel Anwar, Rajiv V. Joshi, Titash Rakshit, Arijit Raychowdhury, \"Hierarchical Memory System With STT-MRAM and SRAM to Support Transfer and Real-Time Reinforcement Learning in Autonomous Drones\", <i>Emerging and Selected Topics in Circuits and Systems IEEE Journal on</i>, vol. 9, no. 3, pp. 485-497, 2019.","links":{"documentLink":"/document/8782629","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=8782629","pdfSize":"4265KB"},"title":"Hierarchical Memory System With STT-MRAM and SRAM to Support Transfer and Real-Time Reinforcement Learning in Autonomous Drones"}],"nonIeee":[{"order":"1","displayText":"Venkatesan T. Chakaravarthy, Nikhil Jain, Yogish Sabharwal, <i>Euro-Par 2010 - Parallel Processing</i>, vol. 6272, pp. 440, 2010.","links":{"crossRefLink":"https://doi.org/10.1007/978-3-642-15291-7_41"},"title":""},{"order":"2","displayText":"Parosh Abdulla, \"Automatic verification of a class of systolic circuits\", <i>Formal Aspects of Computing</i>, vol. 4, pp. 149, 1992.","links":{"crossRefLink":"https://doi.org/10.1007/BF01212335"},"title":"Automatic verification of a class of systolic circuits"},{"order":"3","displayText":"Moon S. Jun,  Shietung Peng, \"The design and time analysis of a systolic array with asynchronous protocols for matrix multiplication\", <i>Computers & Electrical Engineering</i>, vol. 15, pp. 107, 1989.","links":{"crossRefLink":"https://doi.org/10.1016/0045-7906(89)90018-9"},"title":"The design and time analysis of a systolic array with asynchronous protocols for matrix multiplication"},{"order":"4","displayText":"Jaeyoung Choi, Jack J. Dongarra, David W. Walker, \"Parallel matrix transpose algorithms on distributed memory concurrent computers\", <i>Parallel Computing</i>, vol. 21, pp. 1387, 1995.","links":{"crossRefLink":"https://doi.org/10.1016/0167-8191(95)00016-H"},"title":"Parallel matrix transpose algorithms on distributed memory concurrent computers"},{"order":"5","displayText":"Bj\u00f6rn Lisper, Sanjay Rajopadhye, <i>Parallel Algorithms and Architectures for DSP Applications</i>, pp. 129, 1991.","links":{"crossRefLink":"https://doi.org/10.1007/978-1-4615-3996-4_6"},"title":""}]},"formulaStrippedArticleTitle":"Systolic Arrays for Matrix Transpose and Other Reorderings","nonIeeeCitationCount":"5","contentTypeDisplay":"Journals","patentCitationCount":"4","mlTime":"PT0.361406S","lastupdate":"2021-09-10","title":"Systolic Arrays for Matrix Transpose and Other Reorderings","contentType":"periodicals","ieeeCitationCount":"16","publicationNumber":"12"},{"_id":5009467,"paperCitations":{"ieee":[{"order":"1","displayText":"F. Marino, E. Swartzlander, \"Parallel implementation of multidimensional transforms without interprocessor communication\", <i>Computers IEEE Transactions on</i>, vol. 48, no. 9, pp. 951-960, 1999.","links":{"documentLink":"/document/795223","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=795223","pdfSize":"487KB"},"title":"Parallel implementation of multidimensional transforms without interprocessor communication"},{"order":"2","displayText":"C. Chakrabarti, J. JaJa, \"VLSI architectures for multidimensional transforms\", <i>Computers IEEE Transactions on</i>, vol. 40, no. 9, pp. 1053-1057, 1991.","links":{"documentLink":"/document/83648","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=83648","pdfSize":"431KB"},"title":"VLSI architectures for multidimensional transforms"},{"order":"3","displayText":"H.R. Wu, F.J. Paoloni, \"The structure of vector radix fast Fourier transforms\", <i>Acoustics Speech and Signal Processing IEEE Transactions on</i>, vol. 37, no. 9, pp. 1415-1424, 1989.","links":{"documentLink":"/document/31295","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=31295","pdfSize":"736KB"},"title":"The structure of vector radix fast Fourier transforms"},{"order":"4","displayText":"H.M. Alnuweiri, \"Optimal VLSI networks for multidimensional transforms\", <i>Parallel and Distributed Systems IEEE Transactions on</i>, vol. 5, no. 7, pp. 763-769, 1994.","links":{"documentLink":"/document/296321","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=296321","pdfSize":"811KB"},"title":"Optimal VLSI networks for multidimensional transforms"},{"order":"5","displayText":"I. Gertner, M. Rofheart, \"A parallel algorithm for 2-D DFT computation with no interprocessor communication\", <i>Parallel and Distributed Systems IEEE Transactions on</i>, vol. 1, no. 3, pp. 377-382, 1990.","links":{"documentLink":"/document/80164","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=80164","pdfSize":"511KB"},"title":"A parallel algorithm for 2-D DFT computation with no interprocessor communication"},{"order":"6","displayText":"Sung Bum Pan, Rae-Hong Park, \"Unified systolic arrays for computation of the DCT/DST/DHT\", <i>Circuits and Systems for Video Technology IEEE Transactions on</i>, vol. 7, no. 2, pp. 413-419, 1997.","links":{"documentLink":"/document/564119","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=564119","pdfSize":"219KB"},"title":"Unified systolic arrays for computation of the DCT/DST/DHT"},{"order":"7","displayText":"Hyesook Lim, E.E. Swartzlander, \"Multidimensional systolic arrays for the implementation of discrete Fourier transforms\", <i>Signal Processing IEEE Transactions on</i>, vol. 47, no. 5, pp. 1359-1370, 1999.","links":{"documentLink":"/document/757223","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=757223","pdfSize":"366KB"},"title":"Multidimensional systolic arrays for the implementation of discrete Fourier transforms"},{"order":"8","displayText":"Sungwook Yu, E.E. Swartzlander, \"A pipelined architecture for the multidimensional DFT\", <i>Signal Processing IEEE Transactions on</i>, vol. 49, no. 9, pp. 2096-2102, 2001.","links":{"documentLink":"/document/942637","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=942637","pdfSize":"174KB"},"title":"A pipelined architecture for the multidimensional DFT"},{"order":"9","displayText":"H. Kwan, R.L. Nelson, E.J. Powers, E.E. Swartzlander, \"Three-dimensional FFTs on a digital-signal parallel processor with no interprocessor communication\", <i>Signals Systems and Computers 1996. Conference Record of the Thirtieth Asilomar Conference on</i>, vol. 1, pp. 440-444 vol.1, 1996.","links":{"documentLink":"/document/600944","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=600944","pdfSize":"433KB"},"title":"Three-dimensional FFTs on a digital-signal parallel processor, with no interprocessor communication"},{"order":"10","displayText":"Hyesook Lim, E.E. Swartzlander, \"A systolic array for 2-D DFT and 2-D DCT\", <i>Application Specific Array Processors 1994. Proceedings. International Conference on</i>, pp. 123-131, 1994.","links":{"documentLink":"/document/331810","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=331810","pdfSize":"326KB"},"title":"A systolic array for 2-D DFT and 2-D DCT"},{"order":"11","displayText":"R. Coleman, M. Post, A. Waksman, \"A uniform and reconfigurable framework for the multidimensional Fourier transform\", <i>Frontiers of Massively Parallel Computation 1988. Proceedings. 2nd Symposium on the Frontiers of</i>, pp. 129-132, 1988.","links":{"documentLink":"/document/47424","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=47424","pdfSize":"276KB"},"title":"A uniform and reconfigurable framework for the multidimensional Fourier transform"},{"order":"12","displayText":"S.G. Sedukhin, \"A new systolic architecture for pipeline prime factor DFT-algorithm\", <i>VLSI 1994. Design Automation of High Performance VLSI Systems. GLSV '94 Proceedings. Fourth Great Lakes Symposium on</i>, pp. 40-45, 1994.","links":{"documentLink":"/document/289998","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=289998","pdfSize":"346KB"},"title":"A new systolic architecture for pipeline prime factor DFT-algorithm"},{"order":"13","displayText":"I. Gertner, M. Shamash, \"VLSI structures for computing the Wigner distribution\", <i>Acoustics Speech and Signal Processing 1988. ICASSP-88. 1988 International Conference on</i>, pp. 2132-2135 vol.4, 1988.","links":{"documentLink":"/document/197053","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=197053","pdfSize":"348KB"},"title":"VLSI structures for computing the Wigner distribution"},{"order":"14","displayText":"B. Kelley, V. Madisetti, \"High speed migration of multidimensional seismic data\", <i>Acoustics Speech and Signal Processing 1991. ICASSP-91. 1991 International Conference on</i>, pp. 1117-1120 vol.2, 1991.","links":{"documentLink":"/document/150562","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=150562","pdfSize":"409KB"},"title":"High speed migration of multidimensional seismic data"},{"order":"15","displayText":"T.P. Kelliher, M.J. Irwin, \"A systolic VLSI architecture for multi-dimensional transforms\", <i>Acoustics Speech and Signal Processing 1993. ICASSP-93. 1993 IEEE International Conference on</i>, vol. 1, pp. 365-368 vol.1, 1993.","links":{"documentLink":"/document/319131","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=319131","pdfSize":"312KB"},"title":"A systolic VLSI architecture for multi-dimensional transforms"},{"order":"16","displayText":"Hyesook Lim, E.E. Swartzlander, \"Multidimensional systolic arrays for multidimensional DFTs\", <i>Acoustics Speech and Signal Processing 1996. ICASSP-96. Conference Proceedings. 1996 IEEE International Conference on</i>, vol. 6, pp. 3276-3279 vol. 6, 1996.","links":{"documentLink":"/document/550576","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=550576","pdfSize":"362KB"},"title":"Multidimensional systolic arrays for multidimensional DFTs"},{"order":"17","displayText":"Ju Wook Jang, W. Przytula, \"Trade-offs in mapping FFT computations onto fixed size mesh processor array\", <i>Parallel Processing Symposium 1991. Proceedings. Fifth International</i>, pp. 170-177, 1991.","links":{"documentLink":"/document/153775","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=153775","pdfSize":"438KB"},"title":"Trade-offs in mapping FFT computations onto fixed size mesh processor array"},{"order":"18","displayText":"C. Chakrabarti, J. JaJa, \"Optimal architectures for two dimensional transforms\", <i>Circuits and Systems 1989. IEEE International Symposium on</i>, pp. 1495-1498 vol.2, 1989.","links":{"documentLink":"/document/100641","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=100641","pdfSize":"337KB"},"title":"Optimal architectures for two dimensional transforms"},{"order":"19","displayText":"Chang-Yu Chen, Chin-Liang Wang, \"A new efficient systolic architecture for the 2D discrete Fourier transform\", <i>Circuits and Systems 1992. ISCAS '92. Proceedings. 1992 IEEE International Symposium on</i>, vol. 2, pp. 689-692 vol.2, 1992.","links":{"documentLink":"/document/230158","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=230158","pdfSize":"305KB"},"title":"A new efficient systolic architecture for the 2D discrete Fourier transform"},{"order":"20","displayText":"T. Baradaran-Seyed, L.G. Johnson, B. Karimi, \"Systolic architectures for parallel Fourier transform\", <i>Circuits and Systems 1991. Proceedings of the 34th Midwest Symposium on</i>, pp. 283-286 vol.1, 1991.","links":{"documentLink":"/document/252044","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=252044","pdfSize":"354KB"},"title":"Systolic architectures for parallel Fourier transform"},{"order":"21","displayText":"T.D. Roziner, \"Multidimensional Fourier transforms by systolic architectures\", <i>Databases Parallel Architectures and Their Applications. PARBASE-90 International Conference on</i>, pp. 284-292, 1990.","links":{"documentLink":"/document/77153","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=77153","pdfSize":"397KB"},"title":"Multidimensional Fourier transforms by systolic architectures"},{"order":"22","displayText":"B.T. Kelley, V.K. Madisetti, \"Efficient VLSI Architectures for the Arithmetic Fourier Transform (AFT)\", <i>Signal Processing IEEE Transactions on</i>, vol. 41, no. 1, pp. 365, 1993.","links":{"documentLink":"/document/193152","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=193152","pdfSize":"1375KB"},"title":"Efficient VLSI Architectures for the Arithmetic Fourier Transform (AFT)"},{"order":"23","displayText":"Chin-Liang Wang, Yu-Tai Chang, \"A novel systolic architecture for the 2-D discrete Fourier transform\", <i>VLSI Technology Systems and Applications 1993. Proceedings of Technical Papers. 1993 International Symposium on</i>, pp. 194-198, 1993.","links":{"documentLink":"/document/263607","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=263607","pdfSize":"383KB"},"title":"A novel systolic architecture for the 2-D discrete Fourier transform"}],"nonIeee":[{"order":"1","displayText":"Shyouji Kanazawa, Nobuhiro Tomabechi, \"Redundancy design of a wafer scale two-dimensional FFT processor\", <i>Systems and Computers in Japan</i>, vol. 29, pp. 83, 1998.","links":{"crossRefLink":"https://doi.org/10.1002/(SICI)1520-684X(199810)29:10<83::AID-SCJ9>3.0.CO;2-G"},"title":"Redundancy design of a wafer scale two-dimensional FFT processor"},{"order":"2","displayText":"Antonino Mazzeo, Umberto Villano, \"Parallel 1D-FFT computation on constant-valence multicomputers\", <i>Software: Practice and Experience</i>, vol. 25, pp. 681, 1995.","links":{"crossRefLink":"https://doi.org/10.1002/spe.4380250607"},"title":"Parallel 1D-FFT computation on constant-valence multicomputers"},{"order":"3","displayText":"Weicheng Shen, A. Yavuz Oru\ufffd, \"Systolic arrays for multidimensional discrete transforms\", <i>The Journal of Supercomputing</i>, vol. 4, pp. 201, 1990.","links":{"crossRefLink":"https://doi.org/10.1007/BF00127832"},"title":"Systolic arrays for multidimensional discrete transforms"},{"order":"4","displayText":"T. D. Roziner, M. G. Karpovsky, \"Multidimensional fourier transforms by systolic architectures\", <i>Journal of VLSI signal processing systems for signal, image and video technology</i>, vol. 4, pp. 343, 1992.","links":{"crossRefLink":"https://doi.org/10.1007/BF00930645"},"title":"Multidimensional fourier transforms by systolic architectures"},{"order":"5","displayText":"J. Purushotham, A. Basu, D. Kulkarni, L.M. Patnaik, \"Performance of a pipelined ring algorithm for Fast Fourier Transform on transputer arrays\", <i>Computers & Electrical Engineering</i>, vol. 20, pp. 319, 1994.","links":{"crossRefLink":"https://doi.org/10.1016/0045-7906(94)90045-0"},"title":"Performance of a pipelined ring algorithm for Fast Fourier Transform on transputer arrays"},{"order":"6","displayText":"I. Gertner, M. Shamash, \"VLSI architectures to compute the Wigner Distribution\", <i>Integration</i>, vol. 9, pp. 141, 1990.","links":{"crossRefLink":"https://doi.org/10.1016/0167-9260(90)90033-W"},"title":"VLSI architectures to compute the Wigner Distribution"},{"order":"7","displayText":"M. An, I. Gertner, M. Rofheart, R. Tolimieri, <i></i>, vol. 80, pp. 1, 1991.","links":{"crossRefLink":"https://doi.org/10.1016/S0065-2539(08)60607-1"},"title":""},{"order":"8","displayText":"Daniel P.K. Lun, T.C. Hsung, T.W. Shen, \"Orthogonal discrete periodic Radon transform. Part I: theory and realization\", <i>Signal Processing</i>, vol. 83, pp. 941, 2003.","links":{"crossRefLink":"https://doi.org/10.1016/S0165-1684(02)00498-X"},"title":"Orthogonal discrete periodic Radon transform. Part I: theory and realization"},{"order":"9","displayText":"E.I Milovanovi\u0107, M.K Stojc\u0306ev, N.M Novakovi\u0107, I.Z\u0306 Milovanovi\u0107, T.I Toki\u0107, \"Matrix-vector multiplication on a fixed-size linear systolic array\", <i>Computers & Mathematics with Applications</i>, vol. 40, pp. 1189, 2000.","links":{"crossRefLink":"https://doi.org/10.1016/S0898-1221(00)00231-5"},"title":"Matrix-vector multiplication on a fixed-size linear systolic array"},{"order":"10","displayText":"Stefan A. K\u00fchn, Michael B. Kleiner, Werner Weber, \"Multiparallel systolic arrays for multidimensional FFT-architectures on 3D-VLSI\", <i>Journal of Systems Architecture</i>, vol. 43, pp. 7, 1997.","links":{"crossRefLink":"https://doi.org/10.1016/S1383-7621(96)00061-6"},"title":"Multiparallel systolic arrays for multidimensional FFT-architectures on 3D-VLSI"},{"order":"11","displayText":"D.J. Soudris, V. Paliouras, T. Stouraitis, A. Thanailakis, \"Design methodology for the implementation of multidimensional circular convolution\", <i>IEE Proceedings - Circuits Devices and Systems</i>, vol. 144, pp. 323, 1997.","links":{"crossRefLink":"https://doi.org/10.1049/ip-cds:19971548"},"title":"Design methodology for the implementation of multidimensional circular convolution"},{"order":"12","displayText":"D. Chikouche, R.E. Bekka, \"Cylindrical architectures for 1-D recursive digital filters: A state space approach\", <i>IEE Proceedings - Computers and Digital Techniques</i>, vol. 145, pp. 327, 1998.","links":{"crossRefLink":"https://doi.org/10.1049/ip-cdt:19981942"},"title":"Cylindrical architectures for 1-D recursive digital filters: A state space approach"},{"order":"13","displayText":"Josef GigImayr, \"Organization of k \u00d7 k switches (k \u2265 4) interconnected by d-dimensional (d \u2265 2) regular optical patterns\", <i>Applied Optics</i>, vol. 30, pp. 5119, 1991.","links":{"crossRefLink":"https://doi.org/10.1364/AO.30.005119"},"title":"Organization of k \u00d7 k switches (k \u2265 4) interconnected by d-dimensional (d \u2265 2) regular optical patterns"},{"order":"14","displayText":"Josef Giglmayr, \"Generation and evaluation of d-dimensional (d \u2265 3) optical shuffle patterns\", <i>Applied Optics</i>, vol. 31, pp. 4662, 1992.","links":{"crossRefLink":"https://doi.org/10.1364/AO.31.004662"},"title":"Generation and evaluation of d-dimensional (d \u2265 3) optical shuffle patterns"},{"order":"15","displayText":"Philipp W. Besslich, Tian Lu, <i>Diskrete Orthogonaltransformationen</i>, pp. 293, 1990.","links":{"crossRefLink":"https://doi.org/10.1007/978-3-642-48933-4_7"},"title":""},{"order":"16","displayText":"Xu Meirui, Zhao Dongyue, Liu Xiaolin, <i>Combinatorics, Computing and Complexity</i>, vol. 1, pp. 217, 1989.","links":{"crossRefLink":"https://doi.org/10.1007/978-94-009-2411-6_11"},"title":""},{"order":"17","displayText":"","links":{"crossRefLink":"https://doi.org/10.1002/(SICI)1097-0207(19990910)46:1&lt;103::AID-NME666&gt;3.0.CO;2-F"},"title":""},{"order":"18","displayText":"S. G. Sedukhin, <i>CONPAR 90 \u2014 VAPP IV</i>, vol. 457, pp. 682, 1990.","links":{"crossRefLink":"https://doi.org/10.1007/3-540-53065-7_144"},"title":""},{"order":"19","displayText":"Richard Tolimieri, Myoung An, Chao Lu, <i>Mathematics of Multidimensional Fourier Transform Algorithms</i>, pp. 161, 1997.","links":{"crossRefLink":"https://doi.org/10.1007/978-1-4612-1948-4_11"},"title":""},{"order":"20","displayText":"Richard Tolimieri, Myoung An, Chao Lu, <i>Mathematics of Multidimensional Fourier Transform Algorithms</i>, pp. 91, 1997.","links":{"crossRefLink":"https://doi.org/10.1007/978-1-4612-1948-4_7"},"title":""},{"order":"21","displayText":"Hyesook Lim, <i>Application Specific Processors</i>, vol. 380, pp. 161, 1997.","links":{"crossRefLink":"https://doi.org/10.1007/978-1-4613-1457-8_6"},"title":""},{"order":"22","displayText":"Richard Tolimieri, Myoung An, Chao Lu, <i>Mathematics of Multidimensional Fourier Transform Algorithms</i>, pp. 203, 1993.","links":{"crossRefLink":"https://doi.org/10.1007/978-1-4684-0205-6_11"},"title":""},{"order":"23","displayText":"Richard Tolimieri, Myoung An, Chao Lu, <i>Mathematics of Multidimensional Fourier Transform Algorithms</i>, pp. 115, 1993.","links":{"crossRefLink":"https://doi.org/10.1007/978-1-4684-0205-6_7"},"title":""},{"order":"24","displayText":"Ginfranco Bilardi, Scot W. Hornick, Majid Sarrafzadeh, \"Optimal VLSI architectures for multidimensional DFT (preliminary version)\", <i>ACM SIGARCH Computer Architecture News</i>, vol. 19, pp. 45, 1991.","links":{"documentLink":"/document/5808400","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=5808400"},"title":"Optimal VLSI architectures for multidimensional DFT (preliminary version)"}]},"formulaStrippedArticleTitle":"VLSI Architectures for Multidimensional Fourier Transform Processing","nonIeeeCitationCount":"24","contentTypeDisplay":"Journals","patentCitationCount":"3","mlTime":"PT0.717253S","lastupdate":"2021-09-10","title":"VLSI Architectures for Multidimensional Fourier Transform Processing","contentType":"periodicals","ieeeCitationCount":"23","publicationNumber":"12"},{"_id":5009472,"paperCitations":{"ieee":[{"order":"1","displayText":"P. L'Ecuyer, J. Malenfant, \"Computing optimal checkpointing strategies for rollback and recovery systems\", <i>Computers IEEE Transactions on</i>, vol. 37, no. 4, pp. 491-496, 1988.","links":{"documentLink":"/document/2197","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=2197","pdfSize":"779KB"},"title":"Computing optimal checkpointing strategies for rollback and recovery systems"},{"order":"2","displayText":"K.G. Shin, Hagbae Kim, \"A time redundancy approach to TMR failures using fault-state likelihoods\", <i>Computers IEEE Transactions on</i>, vol. 43, no. 10, pp. 1151-1162, 1994.","links":{"documentLink":"/document/324541","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=324541","pdfSize":"1161KB"},"title":"A time redundancy approach to TMR failures using fault-state likelihoods"},{"order":"3","displayText":"N.H. Vaidya, \"Impact of checkpoint latency on overhead ratio of a checkpointing scheme\", <i>Computers IEEE Transactions on</i>, vol. 46, no. 8, pp. 942-947, 1997.","links":{"documentLink":"/document/609281","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=609281","pdfSize":"197KB"},"title":"Impact of checkpoint latency on overhead ratio of a checkpointing scheme"},{"order":"4","displayText":"N.H. Vaidya, \"A case for two-level recovery schemes\", <i>Computers IEEE Transactions on</i>, vol. 47, no. 6, pp. 656-666, 1998.","links":{"documentLink":"/document/689645","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=689645","pdfSize":"302KB"},"title":"A case for two-level recovery schemes"},{"order":"5","displayText":"Yibei Ling, Jie Mi, Xiaola Lin, \"A variational calculus approach to optimal checkpoint placement\", <i>Computers IEEE Transactions on</i>, vol. 50, no. 7, pp. 699-708, 2001.","links":{"documentLink":"/document/936236","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=936236","pdfSize":"205KB"},"title":"A variational calculus approach to optimal checkpoint placement"},{"order":"6","displayText":"A. Ranganathan, S.J. Upadhyaya, \"Performance evaluation of rollback-recovery techniques in computer programs\", <i>Reliability IEEE Transactions on</i>, vol. 42, no. 2, pp. 220-226, 1993.","links":{"documentLink":"/document/229490","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=229490","pdfSize":"655KB"},"title":"Performance evaluation of rollback-recovery techniques in computer programs"},{"order":"7","displayText":"S.M. Shatz, J.-P. Wang, \"Models and algorithms for reliability-oriented task-allocation in redundant distributed-computer systems\", <i>Reliability IEEE Transactions on</i>, vol. 38, no. 1, pp. 16-27, 1989.","links":{"documentLink":"/document/24570","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=24570","pdfSize":"917KB"},"title":"Models and algorithms for reliability-oriented task-allocation in redundant distributed-computer systems"},{"order":"8","displayText":"Seong Woo Kwak, Byung Jae Choi, Byung Kook Kim, \"An optimal checkpointing-strategy for real-time control systems under transient faults\", <i>Reliability IEEE Transactions on</i>, vol. 50, no. 3, pp. 293-301, 2001.","links":{"documentLink":"/document/974127","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=974127","pdfSize":"208KB"},"title":"An optimal checkpointing-strategy for real-time control systems under transient faults"},{"order":"9","displayText":"V. Grassi, L. Donatiello, S. Tucci, \"On the optimal checkpointing of critical tasks and transaction-oriented systems\", <i>Software Engineering IEEE Transactions on</i>, vol. 18, no. 1, pp. 72-77, 1992.","links":{"documentLink":"/document/120317","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=120317","pdfSize":"493KB"},"title":"On the optimal checkpointing of critical tasks and transaction-oriented systems"},{"order":"10","displayText":"P. Ramanathan, K.G. Shin, \"Use of common time base for checkpointing and rollback recovery in a distributed system\", <i>Software Engineering IEEE Transactions on</i>, vol. 19, no. 6, pp. 571-583, 1993.","links":{"documentLink":"/document/232022","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=232022","pdfSize":"1233KB"},"title":"Use of common time base for checkpointing and rollback recovery in a distributed system"},{"order":"11","displayText":"S.-K. Chen, W.T. Tsai, M.B. Thuraisingham, \"Recovery point selection on a reverse binary tree task model\", <i>Software Engineering IEEE Transactions on</i>, vol. 15, no. 8, pp. 963-976, 1989.","links":{"documentLink":"/document/31353","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=31353","pdfSize":"1096KB"},"title":"Recovery point selection on a reverse binary tree task model"},{"order":"12","displayText":"S.H. Son, \"An adaptive checkpointing scheme for distributed databases with mixed types of transactions\", <i>Knowledge and Data Engineering IEEE Transactions on</i>, vol. 1, no. 4, pp. 450-458, 1989.","links":{"documentLink":"/document/43420","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=43420","pdfSize":"931KB"},"title":"An adaptive checkpointing scheme for distributed databases with mixed types of transactions"},{"order":"13","displayText":"Hagbae Kim, K.G. Shin, \"On the maximum feedback delay in a linear/nonlinear control system with input disturbances caused by controller-computer failures\", <i>Control Systems Technology IEEE Transactions on</i>, vol. 2, no. 2, pp. 110-122, 1994.","links":{"documentLink":"/document/294334","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=294334","pdfSize":"1209KB"},"title":"On the maximum feedback delay in a linear/nonlinear control system with input disturbances caused by controller-computer failures"},{"order":"14","displayText":"Dimitar Nikolov, Erik Larsson, \"Maximizing level of confidence for non-equidistant Checkpointing\", <i>Design Automation Conference (ASP-DAC) 2016 21st Asia and South Pacific</i>, pp. 62-68, 2016.","links":{"documentLink":"/document/7427990","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=7427990","pdfSize":"164KB"},"title":"Maximizing level of confidence for non-equidistant Checkpointing"},{"order":"15","displayText":"Yudan Liu, Chokchai \"Box\" Leangsuksun, Hertong Song, Stephen L. Scott, \"Reliability-aware Checkpoint/Restart Scheme: A Performability Trade-off\", <i>Cluster Computing 2005. IEEE International</i>, pp. 1-8, 2005.","links":{"documentLink":"/document/4154101","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=4154101","pdfSize":"7963KB"},"title":"Reliability-aware Checkpoint/Restart Scheme: A Performability Trade-off"},{"order":"16","displayText":"Wanfu Ding, Ruifeng Guo, \"An Effective RM-Based Scheduling Algorithm for Fault-Tolerant Real-Time Systems\", <i>Computational Science and Engineering 2009. CSE '09. International Conference on</i>, vol. 2, pp. 759-764, 2009.","links":{"documentLink":"/document/5283008","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=5283008","pdfSize":"342KB"},"title":"An Effective RM-Based Scheduling Algorithm for Fault-Tolerant Real-Time Systems"},{"order":"17","displayText":"Ying Zhang, K. Chakrabarty, \"Energy-aware adaptive checkpointing in embedded real-time systems\", <i>Design Automation and Test in Europe Conference and Exhibition 2003</i>, pp. 918-923, 2003.","links":{"documentLink":"/document/1253723","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=1253723","pdfSize":"260KB"},"title":"Energy-aware adaptive checkpointing in embedded real-time systems"},{"order":"18","displayText":"Anup Das, Akash Kumar, Bharadwaj Veeravalli, \"Artificial intelligence based task mapping and pipelined scheduling for checkpointing on real time systems with imperfect fault detection\", <i>Defect and Fault Tolerance in VLSI and Nanotechnology Systems (DFT) 2014 IEEE International Symposium on</i>, pp. 134-140, 2014.","links":{"documentLink":"/document/6962066","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=6962066","pdfSize":"244KB"},"title":"Artificial intelligence based task mapping and pipelined scheduling for checkpointing on real time systems with imperfect fault detection"},{"order":"19","displayText":"M. Franklin, \"A study of time redundant fault tolerance techniques for superscalar processors\", <i>Defect and Fault Tolerance in VLSI Systems 1995. Proceedings. 1995 IEEE International Workshop on</i>, pp. 207-215, 1995.","links":{"documentLink":"/document/476954","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=476954","pdfSize":"569KB"},"title":"A study of time redundant fault tolerance techniques for superscalar processors"},{"order":"20","displayText":"Dimitar Nikolov, Urban Ingelsson, Virendra Singh, Erik Larsson, \"Level of confidence evaluation and its usage for Roll-back Recovery with Checkpointing optimization\", <i>Dependable Systems and Networks Workshops (DSN-W) 2011 IEEE/IFIP 41st International Conference on</i>, pp. 59-64, 2011.","links":{"documentLink":"/document/5958836","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=5958836","pdfSize":"956KB"},"title":"Level of confidence evaluation and its usage for Roll-back Recovery with Checkpointing optimization"},{"order":"21","displayText":"Abhilash Thekkilakattil, Radu Dobrin, Sasikumar Punnekkat, \"Bounding the effectiveness of temporal redundancy in fault-tolerant real-time scheduling under error bursts\", <i>Emerging Technology and Factory Automation (ETFA) 2014 IEEE</i>, pp. 1-8, 2014.","links":{"documentLink":"/document/7005170","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=7005170","pdfSize":"343KB"},"title":"Bounding the effectiveness of temporal redundancy in fault-tolerant real-time scheduling under error bursts"},{"order":"22","displayText":"Y.-B. Shieh, D. Ghosal, S.K. Tripathi, \"Modeling of fault-tolerant techniques in hierarchical systems\", <i>Fault-Tolerant Computing 1989. FTCS-19. Digest of Papers. Nineteenth International Symposium on</i>, pp. 167-174, 1989.","links":{"documentLink":"/document/105561","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=105561","pdfSize":"621KB"},"title":"Modeling of fault-tolerant techniques in hierarchical systems"},{"order":"23","displayText":"G.S. Sohi, M. Franklin, K.K. Saluja, \"A study of time-redundant fault tolerance techniques for high-performance pipelined computers\", <i>Fault-Tolerant Computing 1989. FTCS-19. Digest of Papers. Nineteenth International Symposium on</i>, pp. 436-443, 1989.","links":{"documentLink":"/document/105616","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=105616","pdfSize":"663KB"},"title":"A study of time-redundant fault tolerance techniques for high-performance pipelined computers"},{"order":"24","displayText":"C.-C.J. Li, W.K. Fuchs, \"CATCH-compiler-assisted techniques for checkpointing\", <i>Fault-Tolerant Computing 1990. FTCS-20. Digest of Papers. 20th International Symposium</i>, pp. 74-81, 1990.","links":{"documentLink":"/document/89337","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=89337","pdfSize":"529KB"},"title":"CATCH-compiler-assisted techniques for checkpointing"},{"order":"25","displayText":"R.V. Campos, E. de Souza e Silva, \"Availability and performance evaluation of database systems under periodic checkpoints\", <i>Fault-Tolerant Computing 1995. FTCS-25. Digest of Papers. Twenty-Fifth International Symposium on</i>, pp. 269-277, 1995.","links":{"documentLink":"/document/466983","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=466983","pdfSize":"804KB"},"title":"Availability and performance evaluation of database systems under periodic checkpoints"},{"order":"26","displayText":"J.S. Plank, W.R. Elwasif, \"Experimental assessment of workstation failures and their impact on checkpointing systems\", <i>Fault-Tolerant Computing 1998. Digest of Papers. Twenty-Eighth Annual International Symposium on</i>, pp. 48-57, 1998.","links":{"documentLink":"/document/689454","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=689454","pdfSize":"321KB"},"title":"Experimental assessment of workstation failures and their impact on checkpointing systems"},{"order":"27","displayText":"Chung-Chi Jim Li, W.K. Fuchs, \"CATCH - Compiler-Assisted Techniques for Checkpointing\", <i>Fault-Tolerant Computing 1995 Highlights from Twenty-Five Years. Twenty-Fifth International Symposium on</i>, pp. 213, 1995.","links":{"documentLink":"/document/532637","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=532637","pdfSize":"679KB"},"title":"CATCH - Compiler-Assisted Techniques for Checkpointing"},{"order":"28","displayText":"Kai Yu, I. Koren, \"Reliability enhancement of real-time multiprocessor systems through dynamic reconfiguration\", <i>Fault-Tolerant Parallel and Distributed Systems 1994. Proceedings of IEEE Workshop on</i>, pp. 161-168, 1994.","links":{"documentLink":"/document/494487","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=494487","pdfSize":"446KB"},"title":"Reliability enhancement of real-time multiprocessor systems through dynamic reconfiguration"},{"order":"29","displayText":"Chia-Mei Chen, S.K. Tripathi, Sheng-Tzong Cheng, \"Adaptive redundancy for fault-tolerant real-time systems\", <i>Fault-Tolerant Parallel and Distributed Systems 1994. Proceedings of IEEE Workshop on</i>, pp. 182-187, 1994.","links":{"documentLink":"/document/494489","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=494489","pdfSize":"371KB"},"title":"Adaptive redundancy for fault-tolerant real-time systems"},{"order":"30","displayText":"Jin Yang, Jiannong Cao, Weigang Wu, \"Checkpoint Placement Algorithms for Mobile Agent System\", <i>Grid and Cooperative Computing 2006. GCC 2006. Fifth International Conference</i>, pp. 339-346, 2006.","links":{"documentLink":"/document/4031479","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=4031479","pdfSize":"258KB"},"title":"Checkpoint Placement Algorithms for Mobile Agent System"}],"nonIeee":[{"order":"1","displayText":"Sheng-Tzong Cheng, Chia-Mei Chen, Satish K. Tripathi, \"A Fault-Tolerance Model for Multiprocessor Real-Time Systems\", <i>Journal of Computer and System Sciences</i>, vol. 61, pp. 457, 2000.","links":{"crossRefLink":"https://doi.org/10.1006/jcss.2000.1704"},"title":"A Fault-Tolerance Model for Multiprocessor Real-Time Systems"},{"order":"2","displayText":"Ioannis Dimitriou, \"Queueing analysis of the DRX power saving mechanism in fault-tolerant 3GPP LTE wireless networks\", <i>Annals of Operations Research</i>, vol. 239, pp. 521, 2016.","links":{"crossRefLink":"https://doi.org/10.1007/s10479-014-1662-y"},"title":"Queueing analysis of the DRX power saving mechanism in fault-tolerant 3GPP LTE wireless networks"},{"order":"3","displayText":"Shenglin Gui, Lei Luo, \"Reliability analysis of real-time fault-tolerant task models\", <i>Design Automation for Embedded Systems</i>, vol. 17, pp. 87, 2013.","links":{"crossRefLink":"https://doi.org/10.1007/s10617-013-9120-7"},"title":"Reliability analysis of real-time fault-tolerant task models"},{"order":"4","displayText":"Seong Woo Kwak, Jung-Min Yang, \"Optimal Checkpoint Placement on Real-Time Tasks with Harmonic Periods\", <i>Journal of Computer Science and Technology</i>, vol. 27, pp. 105, 2012.","links":{"crossRefLink":"https://doi.org/10.1007/s11390-012-1209-0"},"title":"Optimal Checkpoint Placement on Real-Time Tasks with Harmonic Periods"},{"order":"5","displayText":"Soumaya Marzouk, Mohamed Jmaiel, \"A policy-based approach for strong mobility of composed Web services\", <i>Service Oriented Computing and Applications</i>, vol. 7, pp. 293, 2013.","links":{"crossRefLink":"https://doi.org/10.1007/s11761-013-0131-9"},"title":"A policy-based approach for strong mobility of composed Web services"},{"order":"6","displayText":"Israel Koren, C. Mani Krishna, <i>Fault-Tolerant Systems</i>, pp. 193, 2007.","links":{"crossRefLink":"https://doi.org/10.1016/B978-012088525-1/50009-2"},"title":""},{"order":"7","displayText":"Taesoon Park, Heon Y. Yeom, \"Application controlled checkpointing coordination for fault-tolerant distributed computing systems\", <i>Parallel Computing</i>, vol. 26, pp. 467, 2000.","links":{"crossRefLink":"https://doi.org/10.1016/S0167-8191(99)00112-X"},"title":"Application controlled checkpointing coordination for fault-tolerant distributed computing systems"},{"order":"8","displayText":"Santiago Rodr\u0131\u0301guez, Antonio P\u00e9rez, Rafael M\u00e9ndez, \"Transparent checkpointing protocol for Posix.1b applications\", <i>Journal of Systems Architecture</i>, vol. 45, pp. 709, 1999.","links":{"crossRefLink":"https://doi.org/10.1016/S1383-7621(98)00010-1"},"title":"Transparent checkpointing protocol for Posix.1b applications"},{"order":"9","displayText":"Hyosoon Lee, Heonshik Shin, Naehyuck Chang, \"Checkpoint Placement for Fault-Tolerant Real-Time Systems\", <i>IFAC Proceedings Volumes</i>, vol. 33, pp. 45, 2000.","links":{"crossRefLink":"https://doi.org/10.1016/S1474-6670(17)36728-9"},"title":"Checkpoint Placement for Fault-Tolerant Real-Time Systems"},{"order":"10","displayText":"Tongquan Wei, Piyush Mishra, Kaijie Wu, Junlong Zhou, \"Quasi-static fault-tolerant scheduling schemes for energy-efficient hard real-time systems\", <i>Journal of Systems and Software</i>, vol. 85, pp. 1386, 2012.","links":{"crossRefLink":"https://doi.org/10.1016/j.jss.2012.01.020"},"title":"Quasi-static fault-tolerant scheduling schemes for energy-efficient hard real-time systems"},{"order":"11","displayText":"Dimitar Nikolov, Urban Ingelsson, Virendra Singh, Erik Larsson, \"Evaluation of Level of Confidence and Optimization of Roll-back Recovery with Checkpointing for Real-Time Systems\", <i>Microelectronics Reliability</i>, vol. 54, pp. 1022, 2014.","links":{"crossRefLink":"https://doi.org/10.1016/j.microrel.2014.02.004"},"title":"Evaluation of Level of Confidence and Optimization of Roll-back Recovery with Checkpointing for Real-Time Systems"},{"order":"12","displayText":"Gregory Levitin, Liudong Xing, Yuanshun Dai, \"Heterogeneous 1-out-of- N  Warm Standby Systems with Online Checkpointing\", <i>Reliability Engineering & System Safety</i>, 2017.","links":{"crossRefLink":"https://doi.org/10.1016/j.ress.2017.08.011"},"title":"Heterogeneous 1-out-of- N  Warm Standby Systems with Online Checkpointing"},{"order":"13","displayText":"J. Yoon, H. Kim, \"Time-redundant recovery policy of TMR failures using rollback and roll-forward methods\", <i>IEE Proceedings - Computers and Digital Techniques</i>, vol. 147, pp. 125, 2000.","links":{"crossRefLink":"https://doi.org/10.1049/ip-cdt:20000190"},"title":"Time-redundant recovery policy of TMR failures using rollback and roll-forward methods"},{"order":"14","displayText":"Deo Prakash Vidyarthi, Anil Kumar Tripathi, \"Studies on Reliability with Task Allocation of Redundant Distributed Systems\", <i>IETE Journal of Research</i>, vol. 44, pp. 279, 1998.","links":{"crossRefLink":"https://doi.org/10.1080/03772063.1998.11416057"},"title":"Studies on Reliability with Task Allocation of Redundant Distributed Systems"},{"order":"15","displayText":"Yawei Li, Zhiling Lan, \"Analytical study of migration-enhanced fault tolerance for long-running applications in IFR systems\", <i>International Journal of Parallel, Emergent and Distributed Systems</i>, vol. 23, pp. 409, 2008.","links":{"crossRefLink":"https://doi.org/10.1080/17445760801932365"},"title":"Analytical study of migration-enhanced fault tolerance for long-running applications in IFR systems"},{"order":"16","displayText":"\"Fault-Tolerance Improvement of Real-Time Embedded System using Static Checkpointing\", <i>Journal of Control, Automation and Systems Engineering</i>, vol. 13, pp. 1147, 2007.","links":{"crossRefLink":"https://doi.org/10.5302/J.ICROS.2007.13.12.1147"},"title":"Fault-Tolerance Improvement of Real-Time Embedded System using Static Checkpointing"},{"order":"17","displayText":"\"Performance Analysis of Checkpointing and Dual Modular Redundancy for Fault Tolerance of Real-Time Control System\", <i>Journal of Institute of Control, Robotics and Systems</i>, vol. 14, pp. 376, 2008.","links":{"crossRefLink":"https://doi.org/10.5302/J.ICROS.2008.14.4.376"},"title":"Performance Analysis of Checkpointing and Dual Modular Redundancy for Fault Tolerance of Real-Time Control System"},{"order":"18","displayText":"\"An Adaptive Checkpointing Scheme for Fault Tolerance of Real-Time Control Systems\", <i>Journal of Institute of Control Robotics and Systems</i>, vol. 15, pp. 598, 2009.","links":{"crossRefLink":"https://doi.org/10.5302/J.ICROS.2009.15.6.598"},"title":"An Adaptive Checkpointing Scheme for Fault Tolerance of Real-Time Control Systems"},{"order":"19","displayText":"Sang-Moon Ryu, \"An Adaptive Checkpointing Scheme for Fault Tolerance of Real-Time Control Systems with Concurrent Fault Detection\", <i>Journal of Institute of Control, Robotics and Systems</i>, vol. 17, pp. 72, 2011.","links":{"crossRefLink":"https://doi.org/10.5302/J.ICROS.2011.17.1.72"},"title":"An Adaptive Checkpointing Scheme for Fault Tolerance of Real-Time Control Systems with Concurrent Fault Detection"},{"order":"20","displayText":"Dimitar Nikolov, Erik Larsson, \"Clustered checkpointing: Maximizing the level of confidence for non-equidistant checkpointing\", <i>Integration</i>, vol. 58, pp. 549, 2017.","links":{"crossRefLink":"https://doi.org/10.1016/j.vlsi.2016.10.013"},"title":"Clustered checkpointing: Maximizing the level of confidence for non-equidistant checkpointing"},{"order":"21","displayText":"Gregory Levitin, Liudong Xing, Liang Luo, \"Joint optimal checkpointing and rejuvenation policy for real-time computing tasks\", <i>Reliability Engineering & System Safety</i>, 2018.","links":{"crossRefLink":"https://doi.org/10.1016/j.ress.2018.10.006"},"title":"Joint optimal checkpointing and rejuvenation policy for real-time computing tasks"},{"order":"22","displayText":"Chung-Chi Jim Li, Elliot M. Stewart, W. Kent Fuchs, \"Compiler-assisted full checkpointing\", <i>Software: Practice and Experience</i>, vol. 24, pp. 871, 1994.","links":{"crossRefLink":"https://doi.org/10.1002/spe.4380241002"},"title":"Compiler-assisted full checkpointing"},{"order":"23","displayText":"Dhiraj K. Pradhan, Debendra Das Sharma, Nitin H. Vaidya, <i>Hardware and Software Architectures for Fault Tolerance</i>, vol. 774, pp. 95, 1994.","links":{"crossRefLink":"https://doi.org/10.1007/BFb0020026"},"title":""},{"order":"24","displayText":"Ying Zhang, Krishnendu Chakrabarty, <i>Embedded Software for SoC</i>, pp. 449, 2004.","links":{"crossRefLink":"https://doi.org/10.1007/0-306-48709-8_33"},"title":""},{"order":"25","displayText":"Kang G. Shin, Hagbae Kim, <i>Foundations of Dependable Computing</i>, vol. 283, pp. 77, 1994.","links":{"crossRefLink":"https://doi.org/10.1007/978-0-585-27377-8_4"},"title":""},{"order":"26","displayText":"Sang-Moon Ryu, Dong-Jo Park, <i>Embedded and Ubiquitous Computing \u2013 EUC 2005</i>, vol. 3824, pp. 194, 2005.","links":{"crossRefLink":"https://doi.org/10.1007/11596356_22"},"title":""},{"order":"27","displayText":"Katinka Wolter, <i>Stochastic Models for Fault Tolerance</i>, pp. 177, 2010.","links":{"crossRefLink":"https://doi.org/10.1007/978-3-642-11257-7_9"},"title":""},{"order":"28","displayText":"Bruno R. Preiss, Wayne M. Loucks, Ian D. Macintyre, \"Effects of the checkpoint interval on time and space in time warp\", <i>ACM Transactions on Modeling and Computer Simulation (TOMACS)</i>, vol. 4, pp. 223, 1994.","links":{"documentLink":"/document/5865912","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=5865912"},"title":"Effects of the checkpoint interval on time and space in time warp"},{"order":"29","displayText":"Sachin Garg, Yennun Huang, Chandra Kintala, Kishor S. Trivedi, \"Minimizing completion time of a program by checkpointing and rejuvenation\", <i>ACM SIGMETRICS Performance Evaluation Review</i>, vol. 24, pp. 252, 1996.","links":{"documentLink":"/document/5828200","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=5828200"},"title":"Minimizing completion time of a program by checkpointing and rejuvenation"},{"order":"30","displayText":"Ying Zhang, Krishnendu Chakrabarty, \"Dynamic adaptation for fault tolerance and power management in embedded real-time systems\", <i>ACM Transactions on Embedded Computing Systems (TECS)</i>, vol. 3, pp. 336, 2004.","links":{"documentLink":"/document/5860882","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=5860882"},"title":"Dynamic adaptation for fault tolerance and power management in embedded real-time systems"}]},"formulaStrippedArticleTitle":"Optimal Checkpointing of Real-Time Tasks","nonIeeeCitationCount":"31","contentTypeDisplay":"Journals","patentCitationCount":"0","mlTime":"PT0.785429S","lastupdate":"2021-12-11","title":"Optimal Checkpointing of Real-Time Tasks","contentType":"periodicals","ieeeCitationCount":"50","publicationNumber":"12"},{"_id":5009476,"paperCitations":{"ieee":[{"order":"1","displayText":"F.Z. Koksal, M.D. Yucel, \"Comments on the decoding algorithms of DBEC-TBED Reed-Solomon codes\", <i>Computers IEEE Transactions on</i>, vol. 41, no. 2, pp. 244-247, 1992.","links":{"documentLink":"/document/123402","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=123402","pdfSize":"246KB"},"title":"Comments on the decoding algorithms of DBEC-TBED Reed-Solomon codes"},{"order":"2","displayText":"Sihai Xiao, Xiaofa Shi, Guiliang Feng, T.R.N. Rao, \"A generalization of the single b-Bit byte error correcting and double bit error detecting codes for high-speed memory systems\", <i>Computers IEEE Transactions on</i>, vol. 45, no. 4, pp. 508-511, 1996.","links":{"documentLink":"/document/494112","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=494112","pdfSize":"419KB"},"title":"A generalization of the single b-Bit byte error correcting and double bit error detecting codes for high-speed memory systems"},{"order":"3","displayText":"X. Xing, G.H. Lin, K.E. Johnson, H.N. Bertram, \"Effect of substrate texture on thin film disk noise\", <i>Magnetics IEEE Transactions on</i>, vol. 32, no. 5, pp. 3575-3577, 1996.","links":{"documentLink":"/document/538694","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=538694","pdfSize":"285KB"},"title":"Effect of substrate texture on thin film disk noise"},{"order":"4","displayText":"Erl-Huei Lu, Chih-Wen Shih, Pen-Yao Lu, \"Decoding algorithms for (2m\u221212m\u22124) high code-rate RS codes\", <i>Cross Strait Quad-Regional Radio Science and Wireless Technology Conference (CSQRWC) 2013</i>, pp. 353-356, 2013.","links":{"documentLink":"/document/6657427","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=6657427","pdfSize":"518KB"},"title":"Decoding algorithms for (2m\u22121,2m\u22124) high code-rate RS codes"},{"order":"5","displayText":"Mustafa Ayoob Basil, Wael Adi, \"Unidirectional error correction by crypto functions\", <i>Communications Workshops (ICC) 2013 IEEE International Conference on</i>, pp. 712-716, 2013.","links":{"documentLink":"/document/6649326","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=6649326","pdfSize":"460KB"},"title":"Unidirectional error correction by crypto functions"},{"order":"6","displayText":"Hsing-Min Chen, Supreet Jeloka, Akhil Arunkumar, David Blaauw, Carole-Jean Wu, Trevor Mudge, Chaitali Chakrabarti, \"Using Low Cost Erasure and Error Correction Schemes to Improve Reliability of Commodity DRAM Systems\", <i>Computers IEEE Transactions on</i>, vol. 65, no. 12, pp. 3766-3779, 2016.","links":{"documentLink":"/document/7447716","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=7447716","pdfSize":"1965KB"},"title":"Using Low Cost Erasure and Error Correction Schemes to Improve Reliability of Commodity DRAM Systems"},{"order":"7","displayText":"Yuan Xing Lee, R.H. Deng, Eng Hean Koh, \"An on-the-fly decoding technique for Reed-Solomon codes\", <i>Magnetics IEEE Transactions on</i>, vol. 32, no. 5, pp. 3962-3964, 1996.","links":{"documentLink":"/document/539231","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=539231","pdfSize":"256KB"},"title":"An on-the-fly decoding technique for Reed-Solomon codes"}],"nonIeee":[{"order":"1","displayText":"Chengen Yang, Yunus Emre, Zihan Xu, Hsingmin Chen, Yu Cao, Chaitali Chakrabarti, \"A Low Cost Multi-Tiered Approach to Improving the Reliability of Multi-Level Cell Pram\", <i>Journal of Signal Processing Systems</i>, vol. 76, pp. 133, 2014.","links":{"crossRefLink":"https://doi.org/10.1007/s11265-013-0856-x"},"title":"A Low Cost Multi-Tiered Approach to Improving the Reliability of Multi-Level Cell Pram"},{"order":"2","displayText":"Arne D\u00fcr, \"Complete decoding of doubly-extended Reed-Solomon codes of minimum distance 5 and 6\", <i>Discrete Applied Mathematics</i>, vol. 33, pp. 95, 1991.","links":{"crossRefLink":"https://doi.org/10.1016/0166-218X(91)90110-I"},"title":"Complete decoding of doubly-extended Reed-Solomon codes of minimum distance 5 and 6"}]},"formulaStrippedArticleTitle":"Decoding of DBEC-TBED Reed-Solomon Codes","nonIeeeCitationCount":"2","contentTypeDisplay":"Journals","patentCitationCount":"1","mlTime":"PT0.186585S","lastupdate":"2021-10-05","title":"Decoding of DBEC-TBED Reed-Solomon Codes","contentType":"periodicals","ieeeCitationCount":"7","publicationNumber":"12"},{"_id":5009478,"paperCitations":{"ieee":[{"order":"1","displayText":"P.J. Varman, K. Doshi, \"Sorting with linear speedup on a pipelined hypercube\", <i>Computers IEEE Transactions on</i>, vol. 41, no. 1, pp. 97-103, 1992.","links":{"documentLink":"/document/123384","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=123384","pdfSize":"666KB"},"title":"Sorting with linear speedup on a pipelined hypercube"},{"order":"2","displayText":"M. De, D. Das, M. Ghosh, B.P. Sinha, \"An efficient sorting algorithm on the multi-mesh network\", <i>Computers IEEE Transactions on</i>, vol. 46, no. 10, pp. 1132-1137, 1997.","links":{"documentLink":"/document/628397","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=628397","pdfSize":"99KB"},"title":"An efficient sorting algorithm on the multi-mesh network"},{"order":"3","displayText":"A.G. Ferreira, \"A parallel time/hardware tradeoff T.H=O(2/sup n/2/) for the knapsack problem\", <i>Computers IEEE Transactions on</i>, vol. 40, no. 2, pp. 221-225, 1991.","links":{"documentLink":"/document/73593","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=73593","pdfSize":"492KB"},"title":"A parallel time/hardware tradeoff T.H=O(2/sup n/2/) for the knapsack problem"},{"order":"4","displayText":"X. Guan, M.S. Langston, \"Time-space optimal parallel merging and sorting\", <i>Computers IEEE Transactions on</i>, vol. 40, no. 5, pp. 596-602, 1991.","links":{"documentLink":"/document/88483","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=88483","pdfSize":"660KB"},"title":"Time-space optimal parallel merging and sorting"},{"order":"5","displayText":"J.L. Wolf, D.M. Dias, P.S. Yu, \"A parallel sort merge join algorithm for managing data skew\", <i>Parallel and Distributed Systems IEEE Transactions on</i>, vol. 4, no. 1, pp. 70-86, 1993.","links":{"documentLink":"/document/205654","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=205654","pdfSize":"1524KB"},"title":"A parallel sort merge join algorithm for managing data skew"},{"order":"6","displayText":"R. Xiong, T. Brown, \"Parallel median splitting and k-splitting with application to merging and sorting\", <i>Parallel and Distributed Systems IEEE Transactions on</i>, vol. 4, no. 5, pp. 559-565, 1993.","links":{"documentLink":"/document/224218","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=224218","pdfSize":"628KB"},"title":"Parallel median splitting and k-splitting with application to merging and sorting"},{"order":"7","displayText":"Zhaofang Wen, \"Multiway merging in parallel\", <i>Parallel and Distributed Systems IEEE Transactions on</i>, vol. 7, no. 1, pp. 11-17, 1996.","links":{"documentLink":"/document/481593","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=481593","pdfSize":"837KB"},"title":"Multiway merging in parallel"},{"order":"8","displayText":"T. Hayashi, K. Nakano, S. Olariu, \"Work-time optimal k-merge algorithms on the PRAM\", <i>Parallel and Distributed Systems IEEE Transactions on</i>, vol. 9, no. 3, pp. 275-282, 1998.","links":{"documentLink":"/document/674319","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=674319","pdfSize":"340KB"},"title":"Work-time optimal k-merge algorithms on the PRAM"},{"order":"9","displayText":"S.G. Akl, H. Meijer, \"Parallel binary search\", <i>Parallel and Distributed Systems IEEE Transactions on</i>, vol. 1, no. 2, pp. 247-250, 1990.","links":{"documentLink":"/document/80139","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=80139","pdfSize":"335KB"},"title":"Parallel binary search"},{"order":"10","displayText":"Josep M. Perez, Rosa M. Badia, Jesus Labarta, \"A dependency-aware task-based programming environment for multi-core architectures\", <i>Cluster Computing 2008 IEEE International Conference on</i>, pp. 142-151, 2008.","links":{"documentLink":"/document/4663765","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=4663765","pdfSize":"262KB"},"title":"A dependency-aware task-based programming environment for multi-core architectures"},{"order":"11","displayText":"Li Zhao-jian, \"An parallel hierarchical clustering algorithm based on SIMD-EREW\", <i>Computer Science and Automation Engineering (CSAE) 2012 IEEE International Conference on</i>, vol. 3, pp. 658-660, 2012.","links":{"documentLink":"/document/6273037","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=6273037","pdfSize":"75KB"},"title":"An parallel hierarchical clustering algorithm based on SIMD-EREW"},{"order":"12","displayText":"Yantao Zhou, Zhengguo Wu, \"A parallel hierarchical clustering algorithm based on PRAM model\", <i>Cyber-Enabled Distributed Computing and Knowledge Discovery 2009. CyberC '09. International Conference on</i>, pp. 403-406, 2009.","links":{"documentLink":"/document/5342145","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=5342145","pdfSize":"213KB"},"title":"A parallel hierarchical clustering algorithm based on PRAM model"},{"order":"13","displayText":"J.L. Wolf, D.M. Dias, P.S. Yu, \"An effective algorithm for parallelizing sort merge joins in the presence of data skew\", <i>Databases in Parallel and Distributed Systems 1990 Proceedings. Second International Symposium on</i>, pp. 103-115, 1990.","links":{"documentLink":"/document/113702","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=113702","pdfSize":"881KB"},"title":"An effective algorithm for parallelizing sort merge joins in the presence of data skew"},{"order":"14","displayText":"Aislan G. Foina, Judit Planas, Rosa M. Badia, Francisco Javier Ramirez-Fernandez, \"P-means a parallel clustering algorithm for a heterogeneous multi-processor environment\", <i>High Performance Computing and Simulation (HPCS) 2011 International Conference on</i>, pp. 239-248, 2011.","links":{"documentLink":"/document/5999830","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=5999830","pdfSize":"447KB"},"title":"P-means, a parallel clustering algorithm for a heterogeneous multi-processor environment"},{"order":"15","displayText":"B. Iyer, D.M. Dias, \"System issues in parallel sorting for database systems\", <i>Data Engineering 1990. Proceedings. Sixth International Conference on</i>, pp. 246-255, 1990.","links":{"documentLink":"/document/113475","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=113475","pdfSize":"936KB"},"title":"System issues in parallel sorting for database systems"},{"order":"16","displayText":"J.L. Wolf, D.M. Dias, P.S. Yu, \"An effective algorithm for parallelizing hash joins in the presence of data skew\", <i>Data Engineering 1991. Proceedings. Seventh International Conference on</i>, pp. 200-209, 1991.","links":{"documentLink":"/document/131467","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=131467","pdfSize":"969KB"},"title":"An effective algorithm for parallelizing hash joins in the presence of data skew"},{"order":"17","displayText":"Zhaofang Wen, \"Merging Multiple Lists in O(log n) Time\", <i>Parallel Processing 1993. ICPP 1993. International Conference on</i>, vol. 3, pp. 205-208, 1993.","links":{"documentLink":"/document/4134270","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=4134270","pdfSize":"238KB"},"title":"Merging Multiple Lists in O(log n) Time"},{"order":"18","displayText":"Alejandro Duran, Xavier Teruel, Roger Ferrer, Xavier Martorell, Eduard Ayguade, \"Barcelona OpenMP Tasks Suite: A Set of Benchmarks Targeting the Exploitation of Task Parallelism in OpenMP\", <i>Parallel Processing 2009. ICPP '09. International Conference on</i>, pp. 124-131, 2009.","links":{"documentLink":"/document/5361951","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=5361951","pdfSize":"241KB"},"title":"Barcelona OpenMP Tasks Suite: A Set of Benchmarks Targeting the Exploitation of Task Parallelism in OpenMP"},{"order":"19","displayText":"Saher Odeh, Oded Green, Zahi Mwassi, Oz Shmueli, Yitzhak Birk, \"Merge Path - Parallel Merging Made Simple\", <i>Parallel and Distributed Processing Symposium Workshops & PhD Forum (IPDPSW) 2012 IEEE 26th International</i>, pp. 1611-1618, 2012.","links":{"documentLink":"/document/6270834","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=6270834","pdfSize":"591KB"},"title":"Merge Path - Parallel Merging Made Simple"},{"order":"20","displayText":"Hazem M. Bahig, Hatem M. Bahig, \"Optimal Parallel Merging by Counting\", <i>Information Technology 2007. ITNG '07. Fourth International Conference on</i>, pp. 664-669, 2007.","links":{"documentLink":"/document/4151758","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=4151758","pdfSize":"131KB"},"title":"Optimal Parallel Merging by Counting"},{"order":"21","displayText":"Chi-Keung Luk, Ryan Newton, William Hasenplaugh, Mark Hampton, Geoff Lowney, \"A Synergetic Approach to Throughput Computing on x86-Based Multicore Desktops\", <i>Software IEEE</i>, vol. 28, no. 1, pp. 39-50, 2011.","links":{"documentLink":"/document/5672518","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=5672518","pdfSize":"2392KB"},"title":"A Synergetic Approach to Throughput Computing on x86-Based Multicore Desktops"},{"order":"22","displayText":"Letian Kang, Lanjun Wan, Kenli Li, \"Efficient Parallelization of a Two-List Algorithm for the Subset-Sum Problem on a Hybrid CPU/GPU Cluster\", <i>Parallel Architectures Algorithms and Programming (PAAP) 2014 Sixth International Symposium on</i>, pp. 93-98, 2014.","links":{"documentLink":"/document/6916443","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=6916443","pdfSize":"314KB"},"title":"Efficient Parallelization of a Two-List Algorithm for the Subset-Sum Problem on a Hybrid CPU/GPU Cluster"},{"order":"23","displayText":"Changwoo Min, Young Ik Eom, \"DANBI: Dynamic scheduling of irregular stream programs for many-core systems\", <i>Parallel Architectures and Compilation Techniques (PACT) 2013 22nd International Conference on</i>, pp. 189-200, 2013.","links":{"documentLink":"/document/6618816","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=6618816","pdfSize":"938KB"},"title":"DANBI: Dynamic scheduling of irregular stream programs for many-core systems"},{"order":"24","displayText":"X. Guan, M.A. Langston, \"Time-space optimal parallel set operations\", <i>Databases Parallel Architectures and Their Applications. PARBASE-90 International Conference on</i>, pp. 155-157, 1990.","links":{"documentLink":"/document/77137","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=77137","pdfSize":"301KB"},"title":"Time-space optimal parallel set operations"},{"order":"25","displayText":"A.F. Dickinson, R.K. Guha, \"Space efficient list merging on a multiprocessor ring\", <i>Databases Parallel Architectures and Their Applications. PARBASE-90 International Conference on</i>, pp. 188-194, 1990.","links":{"documentLink":"/document/77140","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=77140","pdfSize":"507KB"},"title":"Space efficient list merging on a multiprocessor ring"},{"order":"26","displayText":"P.J. Varman, B.R. Iyer, D.J. Haderle, \"An efficient multiprocessor merge algorithm\", <i>Databases Parallel Architectures and Their Applications. PARBASE-90 International Conference on</i>, pp. 276-283, 1990.","links":{"documentLink":"/document/77152","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=77152","pdfSize":"593KB"},"title":"An efficient multiprocessor merge algorithm"},{"order":"27","displayText":"Kenli Li, Qinghua Li, Wang-Hui, Shengyi Jiang, \"Optimal parallel algorithm for the knapsack problem without memory conflicts\", <i>Parallel and Distributed Computing Applications and Technologies 2003. PDCAT'2003. Proceedings of the Fourth International Conference on</i>, pp. 518-521, 2003.","links":{"documentLink":"/document/1236356","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=1236356","pdfSize":"289KB"},"title":"Optimal parallel algorithm for the knapsack problem without memory conflicts"},{"order":"28","displayText":"Kenli Li, Lingxiao Li, Teklay Tesfazghi, Edwin Hsing-Mean Sha, \"Adaptive and Cost-Optimal Parallel Algorithm for the 0-1 Knapsack Problem\", <i>Parallel Distributed and Network-Based Processing (PDP) 2011 19th Euromicro International Conference on</i>, pp. 537-544, 2011.","links":{"documentLink":"/document/5739044","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=5739044","pdfSize":"280KB"},"title":"Adaptive and Cost-Optimal Parallel Algorithm for the 0-1 Knapsack Problem"},{"order":"29","displayText":"Changwoo Min, Young Ik Eom, \"Dynamic Scheduling of Irregular Stream Programs toward Many-Core Scalability\", <i>Parallel and Distributed Systems IEEE Transactions on</i>, vol. 26, no. 6, pp. 1594-1607, 2015.","links":{"documentLink":"/document/6824243","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=6824243","pdfSize":"1828KB"},"title":"Dynamic Scheduling of Irregular Stream Programs toward Many-Core Scalability"},{"order":"30","displayText":"Shintaro Iwasaki, Kenjiro Taura, \"A static cut-off for task parallel programs\", <i>Parallel Architecture and Compilation Techniques (PACT) 2016 International Conference on</i>, pp. 139-150, 2016.","links":{"documentLink":"/document/7756748","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=7756748","pdfSize":"994KB"},"title":"A static cut-off for task parallel programs"}],"nonIeee":[{"order":"1","displayText":"Sanjiv Shah, Grant Haab, Paul Petersen, Joe Throop, \"Flexible control structures for parallelism in OpenMP\", <i>Concurrency: Practice and Experience</i>, vol. 12, pp. 1219, 2000.","links":{"crossRefLink":"https://doi.org/10.1002/1096-9128(200010)12:12<1219::AID-CPE530>3.0.CO;2-0"},"title":"Flexible control structures for parallelism in OpenMP"},{"order":"2","displayText":"Lanjun Wan, Kenli Li, Jing Liu, Keqin Li, \"GPU implementation of a paralleltwo-listalgorithm for the subset-sum problem\", <i>Concurrency and Computation: Practice and Experience</i>, vol. 27, pp. 119, 2015.","links":{"crossRefLink":"https://doi.org/10.1002/cpe.3201"},"title":"GPU implementation of a paralleltwo-listalgorithm for the subset-sum problem"},{"order":"3","displayText":"Lanjun Wan, Kenli Li, Jing Liu, Keqin Li, \"Efficient CPU-GPU cooperative computing for solving the subset-sum problem\", <i>Concurrency and Computation: Practice and Experience</i>, vol. 28, pp. 492, 2016.","links":{"crossRefLink":"https://doi.org/10.1002/cpe.3629"},"title":"Efficient CPU-GPU cooperative computing for solving the subset-sum problem"},{"order":"4","displayText":"Bhabani P. Sinha, Amar Mukherjee, \"Parallel Sorting Algorithm Using Multiway Merge and Its Implementation on a Multi-Mesh Network\", <i>Journal of Parallel and Distributed Computing</i>, vol. 60, pp. 891, 2000.","links":{"crossRefLink":"https://doi.org/10.1006/jpdc.2000.1636"},"title":"Parallel Sorting Algorithm Using Multiway Merge and Its Implementation on a Multi-Mesh Network"},{"order":"5","displayText":"Lijun Zhao, Zhiyong Liu, Qingshi Gao, \"An efficient multiway merging algorithm\", <i>Science in China Series E Technological Sciences</i>, vol. 41, pp. 543, 1998.","links":{"crossRefLink":"https://doi.org/10.1007/BF02917030"},"title":"An efficient multiway merging algorithm"},{"order":"6","displayText":"Ken-Li Li, Ren-Fa Li, Qing-Hua Li, \"Optimal parallel algorithms for the knapsack problem without memory conflicts\", <i>Journal of Computer Science and Technology</i>, vol. 19, pp. 760, 2004.","links":{"crossRefLink":"https://doi.org/10.1007/BF02973436"},"title":"Optimal parallel algorithms for the knapsack problem without memory conflicts"},{"order":"7","displayText":"Timo Bingmann, Andreas Eberle, Peter Sanders, \"Engineering Parallel String Sorting\", <i>Algorithmica</i>, 2015.","links":{"crossRefLink":"https://doi.org/10.1007/s00453-015-0071-1"},"title":"Engineering Parallel String Sorting"},{"order":"8","displayText":"Hazem M. Bahig, \"Integer merging on EREW PRAM\", <i>Computing</i>, vol. 91, pp. 365, 2011.","links":{"crossRefLink":"https://doi.org/10.1007/s00607-010-0124-x"},"title":"Integer merging on EREW PRAM"},{"order":"9","displayText":"Hazem M. Bahig, \"Parallel merging with restriction\", <i>The Journal of Supercomputing</i>, vol. 43, pp. 99, 2008.","links":{"crossRefLink":"https://doi.org/10.1007/s11227-007-0141-5"},"title":"Parallel merging with restriction"},{"order":"10","displayText":"Nitin Rakesh,  Nitin, \"Analysis of Multi-Sort Algorithm on Multi-Mesh of\u00a0Trees (MMT) architecture\", <i>The Journal of Supercomputing</i>, vol. 57, pp. 276, 2011.","links":{"crossRefLink":"https://doi.org/10.1007/s11227-010-0404-4"},"title":"Analysis of Multi-Sort Algorithm on Multi-Mesh of\u00a0Trees (MMT) architecture"},{"order":"11","displayText":"Xiaoqing Liu, Junguk L. Kim, \"An efficient parallel sorting algorithm\", <i>Information Processing Letters</i>, vol. 43, pp. 127, 1992.","links":{"crossRefLink":"https://doi.org/10.1016/0020-0190(92)90003-E"},"title":"An efficient parallel sorting algorithm"},{"order":"12","displayText":"Narsingh Deo, Amit Jain, Muralidhar Medidi, \"An optimal parallel algorithm for merging using multiselection\", <i>Information Processing Letters</i>, vol. 50, pp. 81, 1994.","links":{"crossRefLink":"https://doi.org/10.1016/0020-0190(94)00009-3"},"title":"An optimal parallel algorithm for merging using multiselection"},{"order":"13","displayText":"Narsingh Deo, Dilip Sarkar, \"Parallel algorithms for merging and sorting\", <i>Information Sciences</i>, vol. 56, pp. 151, 1991.","links":{"crossRefLink":"https://doi.org/10.1016/0020-0255(91)90028-S"},"title":"Parallel algorithms for merging and sorting"},{"order":"14","displayText":"Stavros D. Nikolopoulos, Stylianos D. Danielopoulos, \"Odd-even compare-exchange parallel sorting\", <i>Microprocessing and Microprogramming</i>, vol. 40, pp. 487, 1994.","links":{"crossRefLink":"https://doi.org/10.1016/0165-6074(94)90012-4"},"title":"Odd-even, compare-exchange parallel sorting"},{"order":"15","displayText":"Peter J Varman, Balakrishna R Iyer, Donald J Haderle, Stephen M Dunn, \"Parallel merging: algorithm and implementation results\", <i>Parallel Computing</i>, vol. 15, pp. 165, 1990.","links":{"crossRefLink":"https://doi.org/10.1016/0167-8191(90)90040-G"},"title":"Parallel merging: algorithm and implementation results"},{"order":"16","displayText":"Jau-Hsiung Huang, Leonard Kleinrock, \"Optimal parallel merging and sorting algorithms using \u221aN processors without memory contention\", <i>Parallel Computing</i>, vol. 14, pp. 89, 1990.","links":{"crossRefLink":"https://doi.org/10.1016/0167-8191(90)90098-T"},"title":"Optimal parallel merging and sorting algorithms using \u221aN processors without memory contention"},{"order":"17","displayText":"Peter J. Varman, Scott D. Scheufler, Balakrishna R. Iyer, Gary R. Ricard, \"Merging multiple lists on hierarchical-memory multiprocessors\", <i>Journal of Parallel and Distributed Computing</i>, vol. 12, pp. 171, 1991.","links":{"crossRefLink":"https://doi.org/10.1016/0743-7315(91)90022-2"},"title":"Merging multiple lists on hierarchical-memory multiprocessors"},{"order":"18","displayText":"Xiaojun Guan, Michael A. Langston, \"Parallel methods for solving fundamental file rearrangement problems\", <i>Journal of Parallel and Distributed Computing</i>, vol. 14, pp. 436, 1992.","links":{"crossRefLink":"https://doi.org/10.1016/0743-7315(92)90082-X"},"title":"Parallel methods for solving fundamental file rearrangement problems"},{"order":"19","displayText":"Lanjun Wan, Kenli Li, Keqin Li, \"A novel cooperative accelerated parallel two-list algorithm for solving the subset-sum problem on a hybrid CPU\u2013GPU cluster\", <i>Journal of Parallel and Distributed Computing</i>, 2016.","links":{"crossRefLink":"https://doi.org/10.1016/j.jpdc.2016.07.003"},"title":"A novel cooperative accelerated parallel two-list algorithm for solving the subset-sum problem on a hybrid CPU\u2013GPU cluster"},{"order":"20","displayText":"Kenli Li, Jing Liu, Lanjun Wan, Shu Yin, Keqin Li, \"A cost-optimal parallel algorithm for the 0\u20131 knapsack problem and its performance on multicore CPU and GPU implementations\", <i>Parallel Computing</i>, vol. 43, pp. 27, 2015.","links":{"crossRefLink":"https://doi.org/10.1016/j.parco.2015.01.004"},"title":"A cost-optimal parallel algorithm for the 0\u20131 knapsack problem and its performance on multicore CPU and GPU implementations"},{"order":"21","displayText":"Christian Siebert, Jesper Larsson Tr\u00e4ff, \"Perfectly Load-Balanced Stable Synchronization-Free Parallel Merge\", <i>Parallel Processing Letters</i>, vol. 24, pp. 1450005, 2014.","links":{"crossRefLink":"https://doi.org/10.1142/S0129626414500054"},"title":"Perfectly Load-Balanced, Stable, Synchronization-Free Parallel Merge"},{"order":"22","displayText":"Srabani Mukhopadhyaya, Bhabani P. Sinha, \"Efficient Algorithms for Some Common Applications on GHCC\", <i>Journal of Interconnection Networks</i>, vol. 06, pp. 417, 2005.","links":{"crossRefLink":"https://doi.org/10.1142/S0219265905001502"},"title":"Efficient Algorithms for Some Common Applications on GHCC"},{"order":"23","displayText":"Y. T. ZHOU, Z. H. HE, Z. G. WU, \"STUDY OF HIERARCHICAL CLUSTERING PARALLEL COMPUTATION ON PRAM MODEL\", <i>International Journal of Computational Methods</i>, vol. 08, pp. 597, 2011.","links":{"crossRefLink":"https://doi.org/10.1142/S021987621100271X"},"title":"STUDY OF HIERARCHICAL CLUSTERING PARALLEL COMPUTATION ON PRAM MODEL"},{"order":"24","displayText":"Hazem M. Bahig, Hatem M. Bahig, \"MERGING ON PRAM\", <i>International Journal of Computers and Applications</i>, vol. 30, 2008.","links":{"crossRefLink":"https://doi.org/10.2316/Journal.202.2008.1.202-2499"},"title":"MERGING ON PRAM"},{"order":"25","displayText":"Hazem M. Bahig, \"A new constant-time parallel algorithm for merging\", <i>The Journal of Supercomputing</i>, vol. 75, pp. 968, 2019.","links":{"crossRefLink":"https://doi.org/10.1007/s11227-018-2623-z"},"title":"A new constant-time parallel algorithm for merging"},{"order":"26","displayText":"Michael A. Langston, <i>Parallel Algorithm Derivation and Program Transformation</i>, vol. 231, pp. 207, 1993.","links":{"crossRefLink":"https://doi.org/10.1007/978-0-585-27330-3_7"},"title":""},{"order":"27","displayText":"Zhaopeng Li, Kenli Li, Degui Xiao, Lei Yang, <i>High Performance Computing and Communications</i>, vol. 4782, pp. 97, 2007.","links":{"crossRefLink":"https://doi.org/10.1007/978-3-540-75444-2_15"},"title":""},{"order":"28","displayText":"Hazem M. Bahig, <i>Algorithms and Architectures for Parallel Processing</i>, vol. 6082, pp. 391, 2010.","links":{"crossRefLink":"https://doi.org/10.1007/978-3-642-13136-3_40"},"title":""},{"order":"29","displayText":"Mark J. Embrechts, Christopher J. Gatti, Jonathan Linton, Badrinath Roysam, <i>Advances in Intelligent Signal Processing and Data Mining</i>, vol. 410, pp. 197, 2013.","links":{"crossRefLink":"https://doi.org/10.1007/978-3-642-28696-4_8"},"title":""},{"order":"30","displayText":"","links":{"crossRefLink":"https://doi.org/10.1007/978-3-642-33518-1_25"},"title":""}]},"formulaStrippedArticleTitle":"Optimal Parallel Merging and Sorting Without Memory Conflicts","nonIeeeCitationCount":"30","contentTypeDisplay":"Journals","patentCitationCount":"4","mlTime":"PT0.991322S","lastupdate":"2021-11-07","title":"Optimal Parallel Merging and Sorting Without Memory Conflicts","contentType":"periodicals","ieeeCitationCount":"33","publicationNumber":"12"},{"_id":5009484,"paperCitations":{"ieee":[{"order":"1","displayText":"M. Nicolaidis, \"Fail-safe interfaces for VLSI: theoretical foundations and implementation\", <i>Computers IEEE Transactions on</i>, vol. 47, no. 1, pp. 62-77, 1998.","links":{"documentLink":"/document/656082","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=656082","pdfSize":"269KB"},"title":"Fail-safe interfaces for VLSI: theoretical foundations and implementation"},{"order":"2","displayText":"Jien-Chung Lo, Shih-Yao Sun, J.C. Daly, \"A concurrent error detection IC in 2-/spl mu/m static CMOS logic\", <i>Solid-State Circuits IEEE Journal of</i>, vol. 29, no. 5, pp. 580-584, 1994.","links":{"documentLink":"/document/284710","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=284710","pdfSize":"480KB"},"title":"A concurrent error detection IC in 2-/spl mu/m static CMOS logic"},{"order":"3","displayText":"C. Metra, M. Favalli, P. Olivo, B. Ricco, \"On-line detection of bridging and delay faults in functional blocks of CMOS self-checking circuits\", <i>Computer-Aided Design of Integrated Circuits and Systems IEEE Transactions on</i>, vol. 16, no. 7, pp. 770-776, 1997.","links":{"documentLink":"/document/644039","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=644039","pdfSize":"165KB"},"title":"On-line detection of bridging and delay faults in functional blocks of CMOS self-checking circuits"},{"order":"4","displayText":"H. Fujiwara, Y. Takamatsu, T. Nanya, T. Yamada, H. Tamamoto, K. Furuya, \"Test research in Japan\", <i>Design & Test of Computers IEEE</i>, vol. 5, no. 5, pp. 60-79, 1988.","links":{"documentLink":"/document/7982","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=7982","pdfSize":"1591KB"},"title":"Test research in Japan"},{"order":"5","displayText":"A.P. Pawlovsky, M. Hanawa, \"A concurrent fault detection method for superscalar processors\", <i>Test Symposium 1992. (ATS '92) Proceedings. First Asian (Cat. No.TH0458-0)</i>, pp. 139-144, 1992.","links":{"documentLink":"/document/224418","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=224418","pdfSize":"530KB"},"title":"A concurrent fault detection method for superscalar processors"},{"order":"6","displayText":"M. Nicolaidis, \"Strongly fail-safe interfaces based on concurrent checking\", <i>Test Symposium 1994. Proceedings of the Third Asian</i>, pp. 45-50, 1994.","links":{"documentLink":"/document/367255","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=367255","pdfSize":"643KB"},"title":"Strongly fail-safe interfaces based on concurrent checking"},{"order":"7","displayText":"C. Metra, M. Favalli, B. Ricco, \"Compact and highly testable error indicator for self-checking circuits\", <i>Defect and Fault Tolerance in VLSI Systems 1996. Proceedings. 1996 IEEE International Symposium on</i>, pp. 204-212, 1996.","links":{"documentLink":"/document/572026","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=572026","pdfSize":"556KB"},"title":"Compact and highly testable error indicator for self-checking circuits"},{"order":"8","displayText":"M.W.T. Wong, W.M. Mak, \"Enhancing ASICs reliability through the use of fault secure fail-safe multiplexer\", <i>ASIC 1996. 2nd International Conference on</i>, pp. 368-371, 1996.","links":{"documentLink":"/document/562829","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=562829","pdfSize":"281KB"},"title":"Enhancing ASICs reliability through the use of fault secure fail-safe multiplexer"},{"order":"9","displayText":"Jianhui Jiang, Hongbao Shi, Xiaodong Zhao, \"A novel NMR structure with concurrent output error location capability\", <i>Dependable Computing 1999. Proceedings. 1999 Pacific Rim International Symposium on</i>, pp. 32-39, 1999.","links":{"documentLink":"/document/816209","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=816209","pdfSize":"384KB"},"title":"A novel NMR structure with concurrent output error location capability"},{"order":"10","displayText":"C. Metra, M. Favalli, P. Olivo, B. Ricco, \"GMOS Checkers with Testable Bridging and Transistor Stuck-on Faults\", <i>Test Conference 1992. Proceedings. International</i>, pp. 948, 1992.","links":{"documentLink":"/document/527922","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=527922","pdfSize":"728KB"},"title":"GMOS Checkers with Testable Bridging and Transistor Stuck-on Faults"},{"order":"11","displayText":"C. Metra, M. Favalli, B. Ricco, \"On-line testing scheme for clock's faults\", <i>Test Conference 1997. Proceedings. International</i>, pp. 587-596, 1997.","links":{"documentLink":"/document/639667","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=639667","pdfSize":"925KB"},"title":"On-line testing scheme for clock's faults"},{"order":"12","displayText":"S.M. Kia, S. Parameswaran, \"Novel architectures for TSC/CD and SFS/SCD synchronous controllers\", <i>VLSI Test Symposium 1994. Proceedings. 12th IEEE</i>, pp. 138-143, 1994.","links":{"documentLink":"/document/292322","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=292322","pdfSize":"495KB"},"title":"Novel architectures for TSC/CD and SFS/SCD synchronous controllers"},{"order":"13","displayText":"N. Gaitanis, D. Gizopoulos, A. Paschalis, P. Kostarakis, \"An asynchronous totally self-checking two-rail code error indicator\", <i>VLSI Test Symposium 1996. Proceedings of 14th</i>, pp. 151-156, 1996.","links":{"documentLink":"/document/510850","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=510850","pdfSize":"554KB"},"title":"An asynchronous totally self-checking two-rail code error indicator"}],"nonIeee":[{"order":"1","displayText":"S.M. Kia, S. Parameswaran, \"Designs for self checking flip-flops\", <i>IEE Proceedings - Computers and Digital Techniques</i>, vol. 145, pp. 81, 1998.","links":{"crossRefLink":"https://doi.org/10.1049/ip-cdt:19981907"},"title":"Designs for self checking flip-flops"}]},"formulaStrippedArticleTitle":"On Error Indication for Totally Self-Checking Systems","nonIeeeCitationCount":"1","contentTypeDisplay":"Journals","patentCitationCount":"1","mlTime":"PT0.168889S","lastupdate":"2021-10-02","title":"On Error Indication for Totally Self-Checking Systems","contentType":"periodicals","ieeeCitationCount":"13","publicationNumber":"12"},{"_id":5009495,"paperCitations":{"ieee":[{"order":"1","displayText":"C.D. Polychronopoulos, \"Compiler optimizations for enhancing parallelism and their impact on architecture design\", <i>Computers IEEE Transactions on</i>, vol. 37, no. 8, pp. 991-1004, 1988.","links":{"documentLink":"/document/2249","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=2249","pdfSize":"1456KB"},"title":"Compiler optimizations for enhancing parallelism and their impact on architecture design"},{"order":"2","displayText":"C.D. Polychronopoulos, D.J. Kuck, D.A. Padua, \"Utilizing multidimensional loop parallelism on large scale parallel processor systems\", <i>Computers IEEE Transactions on</i>, vol. 38, no. 9, pp. 1285-1296, 1989.","links":{"documentLink":"/document/29467","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=29467","pdfSize":"1246KB"},"title":"Utilizing multidimensional loop parallelism on large scale parallel processor systems"},{"order":"3","displayText":"Z. Fang, P. Tang, P.-C. Yew, C.-Q. Zhu, \"Dynamic processor self-scheduling for general parallel nested loops\", <i>Computers IEEE Transactions on</i>, vol. 39, no. 7, pp. 919-929, 1990.","links":{"documentLink":"/document/55693","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=55693","pdfSize":"1036KB"},"title":"Dynamic processor self-scheduling for general parallel nested loops"},{"order":"4","displayText":"G. Jin, Z. Li, F. Chen, \"An efficient solution to the cache thrashing problem caused by true data sharing\", <i>Computers IEEE Transactions on</i>, vol. 47, no. 5, pp. 527-543, 1998.","links":{"documentLink":"/document/677228","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=677228","pdfSize":"503KB"},"title":"An efficient solution to the cache thrashing problem caused by true data sharing"},{"order":"5","displayText":"J.H. Saltz, R. Mirchandaney, K. Crowley, \"Run-time parallelization and scheduling of loops\", <i>Computers IEEE Transactions on</i>, vol. 40, no. 5, pp. 603-612, 1991.","links":{"documentLink":"/document/88484","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=88484","pdfSize":"893KB"},"title":"Run-time parallelization and scheduling of loops"},{"order":"6","displayText":"D.J. Lilja, \"Exploiting the parallelism available in loops\", <i>Computer</i>, vol. 27, no. 2, pp. 13-26, 1994.","links":{"documentLink":"/document/261915","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=261915","pdfSize":"1592KB"},"title":"Exploiting the parallelism available in loops"},{"order":"7","displayText":"S.F. Hummel, D. Kimelman, E. Schonberg, M. Tennenhouse, D. Zernik, \"Using program visualization for tuning parallel-loop scheduling\", <i>Concurrency IEEE</i>, vol. 5, no. 1, pp. 26-40, 1997.","links":{"documentLink":"/document/580440","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=580440","pdfSize":"399KB"},"title":"Using program visualization for tuning parallel-loop scheduling"},{"order":"8","displayText":"J. Mauney, D.P. Agrawal, Y.K. Choe, E.A. Harcourt, S. Kim, W.J. Staats, \"Computational models and resource allocation for supercomputers\", <i>Proceedings of the IEEE</i>, vol. 77, no. 12, pp. 1859-1874, 1989.","links":{"documentLink":"/document/48828","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=48828","pdfSize":"1786KB"},"title":"Computational models and resource allocation for supercomputers"},{"order":"9","displayText":"B. Hamidzadeh, M. Maode, M. Hamdi, \"Efficient sequencing techniques for variable-length messages in WDM networks\", <i>Lightwave Technology Journal of</i>, vol. 17, no. 8, pp. 1309-1319, 1999.","links":{"documentLink":"/document/779151","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=779151","pdfSize":"152KB"},"title":"Efficient sequencing techniques for variable-length messages in WDM networks"},{"order":"10","displayText":"Chien-Min Wang, Sheng-De Wang, \"Efficient processor assignment algorithms and loop transformations for executing nested parallel loops on multiprocessors\", <i>Parallel and Distributed Systems IEEE Transactions on</i>, vol. 3, no. 1, pp. 71-82, 1992.","links":{"documentLink":"/document/113083","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=113083","pdfSize":"874KB"},"title":"Efficient processor assignment algorithms and loop transformations for executing nested parallel loops on multiprocessors"},{"order":"11","displayText":"E.H. D'Hollander, \"Partitioning and labeling of loops by unimodular transformations\", <i>Parallel and Distributed Systems IEEE Transactions on</i>, vol. 3, no. 4, pp. 465-476, 1992.","links":{"documentLink":"/document/149964","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=149964","pdfSize":"961KB"},"title":"Partitioning and labeling of loops by unimodular transformations"},{"order":"12","displayText":"R. Gupta, \"Synchronization and communication costs of loop partitioning on shared-memory multiprocessor systems\", <i>Parallel and Distributed Systems IEEE Transactions on</i>, vol. 3, no. 4, pp. 505-512, 1992.","links":{"documentLink":"/document/149968","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=149968","pdfSize":"738KB"},"title":"Synchronization and communication costs of loop partitioning on shared-memory multiprocessor systems"},{"order":"13","displayText":"T.H. Tzen, L.M. Ni, \"Trapezoid self-scheduling: a practical scheduling scheme for parallel compilers\", <i>Parallel and Distributed Systems IEEE Transactions on</i>, vol. 4, no. 1, pp. 87-98, 1993.","links":{"documentLink":"/document/205655","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=205655","pdfSize":"1144KB"},"title":"Trapezoid self-scheduling: a practical scheduling scheme for parallel compilers"},{"order":"14","displayText":"T.H. Tzen, L.M. Ni, \"Dependence uniformization: a loop parallelization technique\", <i>Parallel and Distributed Systems IEEE Transactions on</i>, vol. 4, no. 5, pp. 547-558, 1993.","links":{"documentLink":"/document/224217","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=224217","pdfSize":"1133KB"},"title":"Dependence uniformization: a loop parallelization technique"},{"order":"15","displayText":"E.P. Markatos, T.J. LeBlanc, \"Using processor affinity in loop scheduling on shared-memory multiprocessors\", <i>Parallel and Distributed Systems IEEE Transactions on</i>, vol. 5, no. 4, pp. 379-400, 1994.","links":{"documentLink":"/document/273046","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=273046","pdfSize":"1996KB"},"title":"Using processor affinity in loop scheduling on shared-memory multiprocessors"},{"order":"16","displayText":"D.J. Lilja, \"The impact of parallel loop scheduling strategies on prefetching in a shared memory multiprocessor\", <i>Parallel and Distributed Systems IEEE Transactions on</i>, vol. 5, no. 6, pp. 573-584, 1994.","links":{"documentLink":"/document/285604","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=285604","pdfSize":"1481KB"},"title":"The impact of parallel loop scheduling strategies on prefetching in a shared memory multiprocessor"},{"order":"17","displayText":"A. Agarwal, D.A. Kranz, V. Natarajan, \"Automatic partitioning of parallel loops and data arrays for distributed shared-memory multiprocessors\", <i>Parallel and Distributed Systems IEEE Transactions on</i>, vol. 6, no. 9, pp. 943-962, 1995.","links":{"documentLink":"/document/466632","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=466632","pdfSize":"2110KB"},"title":"Automatic partitioning of parallel loops and data arrays for distributed shared-memory multiprocessors"},{"order":"18","displayText":"D. Durand, T. Montaut, L. Kervella, W. Jalby, \"Impact of memory contention on dynamic scheduling on NUMA multiprocessors\", <i>Parallel and Distributed Systems IEEE Transactions on</i>, vol. 7, no. 11, pp. 1201-1214, 1996.","links":{"documentLink":"/document/544359","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=544359","pdfSize":"1700KB"},"title":"Impact of memory contention on dynamic scheduling on NUMA multiprocessors"},{"order":"19","displayText":"Yong Yan, Canming Jin, Xiaodong Zhang, \"Adaptively scheduling parallel loops in distributed shared-memory systems\", <i>Parallel and Distributed Systems IEEE Transactions on</i>, vol. 8, no. 1, pp. 70-81, 1997.","links":{"documentLink":"/document/569656","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=569656","pdfSize":"465KB"},"title":"Adaptively scheduling parallel loops in distributed shared-memory systems"},{"order":"20","displayText":"Ishfaq Ahmad, Yu-Kwong Kwok, \"On exploiting task duplication in parallel program scheduling\", <i>Parallel and Distributed Systems IEEE Transactions on</i>, vol. 9, no. 9, pp. 872-892, 1998.","links":{"documentLink":"/document/722221","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=722221","pdfSize":"679KB"},"title":"On exploiting task duplication in parallel program scheduling"},{"order":"21","displayText":"V. Rego, A.P. Mathur, \"Exploiting parallelism across program execution: a unification technique and its analysis\", <i>Parallel and Distributed Systems IEEE Transactions on</i>, vol. 1, no. 4, pp. 399-414, 1990.","links":{"documentLink":"/document/80170","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=80170","pdfSize":"1294KB"},"title":"Exploiting parallelism across program execution: a unification technique and its analysis"},{"order":"22","displayText":"Yong Yan, Xiaodong Zhang, \"Cacheminer: A runtime approach to exploit cache locality on SMP\", <i>Parallel and Distributed Systems IEEE Transactions on</i>, vol. 11, no. 4, pp. 357-374, 2000.","links":{"documentLink":"/document/850833","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=850833","pdfSize":"1385KB"},"title":"Cacheminer: A runtime approach to exploit cache locality on SMP"},{"order":"23","displayText":"V.P. Krothapalli, P. Sadayappan, \"Removal of redundant dependences in DOACROSS loops with constant dependences\", <i>Parallel and Distributed Systems IEEE Transactions on</i>, vol. 2, no. 3, pp. 281-289, 1991.","links":{"documentLink":"/document/86104","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=86104","pdfSize":"871KB"},"title":"Removal of redundant dependences in DOACROSS loops with constant dependences"},{"order":"24","displayText":"J. Zahorjan, E.D. Lazowska, D.L. Eager, \"The effect of scheduling discipline on spin overhead in shared memory parallel systems\", <i>Parallel and Distributed Systems IEEE Transactions on</i>, vol. 2, no. 2, pp. 180-198, 1991.","links":{"documentLink":"/document/89064","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=89064","pdfSize":"1221KB"},"title":"The effect of scheduling discipline on spin overhead in shared memory parallel systems"},{"order":"25","displayText":"N. Manjikian, T.S. Abdelrahman, \"Exploiting wavefront parallelism on large-scale shared-memory multiprocessors\", <i>Parallel and Distributed Systems IEEE Transactions on</i>, vol. 12, no. 3, pp. 259-271, 2001.","links":{"documentLink":"/document/914756","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=914756","pdfSize":"1633KB"},"title":"Exploiting wavefront parallelism on large-scale shared-memory multiprocessors"},{"order":"26","displayText":"Xiaofang Wang, S.G. Ziavras, \"Adaptive Scheduling of Array-Intensive Applications on Mixed-Mode Reconfigurable Multiprocessors\", <i>Signals Systems and Computers 2005. Conference Record of the Thirty-Ninth Asilomar Conference on</i>, pp. 1642-1646, 2005.","links":{"documentLink":"/document/1600047","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=1600047","pdfSize":"327KB"},"title":"Adaptive Scheduling of Array-Intensive Applications on Mixed-Mode Reconfigurable Multiprocessors"},{"order":"27","displayText":"Chao-Tung Yang, Kuan-Wei Cheng, Kuan-Ching Li, \"An enhanced parallel loop self-scheduling scheme for cluster environments\", <i>Advanced Information Networking and Applications 2005. AINA 2005. 19th International Conference on</i>, vol. 2, pp. 207-210 vol.2, 2005.","links":{"documentLink":"/document/1423678","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=1423678","pdfSize":"212KB"},"title":"An enhanced parallel loop self-scheduling scheme for cluster environments"},{"order":"28","displayText":"T. Tabirca, S. Tabirca, L.T. Yang, \"An O(log p) algorithm for the discrete feedback guided dynamic loop scheduling\", <i>Advanced Information Networking and Applications 2006. AINA 2006. 20th International Conference on</i>, vol. 1, pp. 6 pp.-326, 2006.","links":{"documentLink":"/document/1620211","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=1620211","pdfSize":"294KB"},"title":"An O(log p) algorithm for the discrete feedback guided dynamic loop scheduling"},{"order":"29","displayText":"Peifeng Li, Qin Ji, Yuhua Zhang, Qiaoming Zhu, \"An Adaptive Chunk Self-Scheduling Scheme on Service Grid\", <i>Asia-Pacific Services Computing Conference 2008. APSCC '08. IEEE</i>, pp. 39-44, 2008.","links":{"documentLink":"/document/4780649","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=4780649","pdfSize":"382KB"},"title":"An Adaptive Chunk Self-Scheduling Scheme on Service Grid"},{"order":"30","displayText":"Chao-Chin Wu, Lien-Fu Lai, Po-Hsun Chiu, \"Parallel Loop Self-Scheduling for Heterogeneous Cluster Systems with Multi-core Computers\", <i>Asia-Pacific Services Computing Conference 2008. APSCC '08. IEEE</i>, pp. 251-256, 2008.","links":{"documentLink":"/document/4780684","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=4780684","pdfSize":"244KB"},"title":"Parallel Loop Self-Scheduling for Heterogeneous Cluster Systems with Multi-core Computers"}],"nonIeee":[{"order":"1","displayText":"Sheldon Clarke, Sivarama P. Dandamudi, \"Usefulness of adaptive load sharing for parallel processing on networks of workstations\", <i>Concurrency: Practice and Experience</i>, vol. 11, pp. 387, 1999.","links":{"crossRefLink":"https://doi.org/10.1002/(SICI)1096-9128(199907)11:8<387::AID-CPE432>3.0.CO;2-4"},"title":"Usefulness of adaptive load sharing for parallel processing on networks of workstations"},{"order":"2","displayText":"David L. Rhodes, Apostolos Gerasoulis, \"A scheduling approach to parallel harmonic balance simulation\", <i>Concurrency: Practice and Experience</i>, vol. 12, pp. 175, 2000.","links":{"crossRefLink":"https://doi.org/10.1002/(SICI)1096-9128(200002/03)12:2/3<175::AID-CPE466>3.0.CO;2-L"},"title":"A scheduling approach to parallel harmonic balance simulation"},{"order":"3","displayText":"Rudolf Berrendorf, Guido Nieken, \"Performance characteristics for OpenMP constructs on different parallel computer architectures\", <i>Concurrency: Practice and Experience</i>, vol. 12, pp. 1261, 2000.","links":{"crossRefLink":"https://doi.org/10.1002/1096-9128(200010)12:12<1261::AID-CPE525>3.0.CO;2-5"},"title":"Performance characteristics for OpenMP constructs on different parallel computer architectures"},{"order":"4","displayText":"S. Reyes, C. Mu\u00f1oz-Caro, A. Ni\u00f1o, R. M. Badia, J. M. Cela, \"Performance of computationally intensive parameter sweep applications on Internet-based Grids of computers: the mapping of molecular potential energy hypersurfaces\", <i>Concurrency and Computation: Practice and Experience</i>, vol. 19, pp. 463, 2007.","links":{"crossRefLink":"https://doi.org/10.1002/cpe.1114"},"title":"Performance of computationally intensive parameter sweep applications on Internet-based Grids of computers: the mapping of molecular potential energy hypersurfaces"},{"order":"5","displayText":"Chao-Tung Yang, Chao-Chin Wu, Jen-Hsiang Chang, \"Performance-based parallel loop self-scheduling using hybrid OpenMP and MPI programming on multicore SMP clusters\", <i>Concurrency and Computation: Practice and Experience</i>, vol. 23, pp. 721, 2011.","links":{"crossRefLink":"https://doi.org/10.1002/cpe.1627"},"title":"Performance-based parallel loop self-scheduling using hybrid OpenMP and MPI programming on multicore SMP clusters"},{"order":"6","displayText":"Chao-Tung Yang, Keng-Yi Chou, Kuan-Chou Lai, \"Design and implementation of an adaptive job allocation strategy for heterogeneous multi-cluster computing systems\", <i>Concurrency and Computation: Practice and Experience</i>, vol. 23, pp. 1701, 2011.","links":{"crossRefLink":"https://doi.org/10.1002/cpe.1723"},"title":"Design and implementation of an adaptive job allocation strategy for heterogeneous multi-cluster computing systems"},{"order":"7","displayText":"I. Riakiotakis, F. M. Ciorba, T. Andronikos, G. Papakonstantinou, A. T. Chronopoulos, \"Towards the optimal synchronization granularity for dynamic scheduling of pipelined computations on heterogeneous computing systems\", <i>Concurrency and Computation: Practice and Experience</i>, vol. 24, pp. 2302, 2012.","links":{"crossRefLink":"https://doi.org/10.1002/cpe.2812"},"title":"Towards the optimal synchronization granularity for dynamic scheduling of pipelined computations on heterogeneous computing systems"},{"order":"8","displayText":"Ioana Banicescu, Sheikh Ghafoor, Vijay Velusamy, Samuel H. Russ, Mark Bilderback, \"Experiences from integrating algorithmic and systemic load balancing strategies\", <i>Concurrency and Computation: Practice and Experience</i>, vol. 13, pp. 121, 2001.","links":{"crossRefLink":"https://doi.org/10.1002/cpe.550"},"title":"Experiences from integrating algorithmic and systemic load balancing strategies"},{"order":"9","displayText":"Anthony T. Chronopoulos, Satish Penmatsa, Jianhua Xu, Siraj Ali, \"Distributed loop-scheduling schemes for heterogeneous computer systems\", <i>Concurrency and Computation: Practice and Experience</i>, vol. 18, pp. 771, 2006.","links":{"crossRefLink":"https://doi.org/10.1002/cpe.960"},"title":"Distributed loop-scheduling schemes for heterogeneous computer systems"},{"order":"10","displayText":"Pedro Reales Mateo, Macario Polo Usaola, \"Parallel mutation testing\", <i>Software Testing, Verification and Reliability</i>, vol. 23, pp. 315, 2013.","links":{"crossRefLink":"https://doi.org/10.1002/stvr.1471"},"title":"Parallel mutation testing"},{"order":"11","displayText":"Perry Fizzano, David Karger, Clifford Stein, Joel Wein, \"Distributed Job Scheduling in Rings\", <i>Journal of Parallel and Distributed Computing</i>, vol. 45, pp. 122, 1997.","links":{"crossRefLink":"https://doi.org/10.1006/jpdc.1997.1373"},"title":"Distributed Job Scheduling in Rings"},{"order":"12","displayText":"Torben Hagerup, \"Allocating Independent Tasks to Parallel Processors: An Experimental Study\", <i>Journal of Parallel and Distributed Computing</i>, vol. 47, pp. 185, 1997.","links":{"crossRefLink":"https://doi.org/10.1006/jpdc.1997.1411"},"title":"Allocating Independent Tasks to Parallel Processors: An Experimental Study"},{"order":"13","displayText":"Wen-Chung Shih, Chao-Tung Yang, Shian-Shyong Tseng, <i>Advances in Grid and Pervasive Computing</i>, vol. 3947, pp. 73, 2006.","links":{"crossRefLink":"https://doi.org/10.1007/11745693_8"},"title":""},{"order":"14","displayText":"Yizhuo Wang, Weixing Ji, Xu Chen, Sensen Hu, <i>Algorithms and Architectures for Parallel Processing</i>, vol. 9530, pp. 93, 2015.","links":{"crossRefLink":"https://doi.org/10.1007/978-3-319-27137-8_8"},"title":""},{"order":"15","displayText":"Artur Podobas, Sven Karlsson, <i>OpenMP: Memory, Devices, and Tasks</i>, vol. 9903, pp. 116, 2016.","links":{"crossRefLink":"https://doi.org/10.1007/978-3-319-45550-1_9"},"title":""},{"order":"16","displayText":"Esteban P\u00e9rez-Wohlfeil, Oscar Torreno, Oswaldo Trelles, <i>Algorithms and Architectures for Parallel Processing</i>, vol. 10393, pp. 611, 2017.","links":{"crossRefLink":"https://doi.org/10.1007/978-3-319-65482-9_46"},"title":""},{"order":"17","displayText":"Chao-Tung Yang, Kuan-Wei Cheng, Kuan-Ching Li, <i>Network and Parallel Computing</i>, vol. 3222, pp. 92, 2004.","links":{"crossRefLink":"https://doi.org/10.1007/978-3-540-30141-7_15"},"title":""},{"order":"18","displayText":"Chao-Tung Yang, Lung-Hsing Cheng, <i>Algorithms and Architectures for Parallel Processing</i>, vol. 5574, pp. 44, 2009.","links":{"crossRefLink":"https://doi.org/10.1007/978-3-642-03095-6_5"},"title":""},{"order":"19","displayText":"Alfonso Ni\u00f1o, Camelia Mu\u00f1oz-Caro, Sebasti\u00e1n Reyes, <i>Computational Science and Its Applications - ICCSA 2011</i>, vol. 6782, pp. 630, 2011.","links":{"crossRefLink":"https://doi.org/10.1007/978-3-642-21928-3_46"},"title":""},{"order":"20","displayText":"Andrea Di Biagio, Ettore Speziale, Giovanni Agosta, <i>Euro-Par 2011 Parallel Processing</i>, vol. 6852, pp. 230, 2011.","links":{"crossRefLink":"https://doi.org/10.1007/978-3-642-23400-2_22"},"title":""},{"order":"21","displayText":"Joachim Frank, Siegfried Knecht, \"Lattice quantum hadrodynamics on a CRAY Y-MP\", <i>The Journal of Supercomputing</i>, vol. 6, pp. 195, 1992.","links":{"crossRefLink":"https://doi.org/10.1007/BF00155799"},"title":"Lattice quantum hadrodynamics on a CRAY Y-MP"},{"order":"22","displayText":"Maya Gokhale, William Carlson, \"An introduction to compilation issues for parallel machines\", <i>The Journal of Supercomputing</i>, vol. 6, pp. 283, 1992.","links":{"crossRefLink":"https://doi.org/10.1007/BF00155803"},"title":"An introduction to compilation issues for parallel machines"},{"order":"23","displayText":"Rajiv Gupta, Michael Epstein, \"High speed synchronization of processors using fuzzy barriers\", <i>International Journal of Parallel Programming</i>, vol. 19, pp. 53, 1990.","links":{"crossRefLink":"https://doi.org/10.1007/BF01407864"},"title":"High speed synchronization of processors using fuzzy barriers"},{"order":"24","displayText":"Jie Liu, Vikram A. Saletore, Ted G. Lewis, \"Safe self-scheduling: A parallel loop scheduling scheme for shared-memory multiprocessors\", <i>International Journal of Parallel Programming</i>, vol. 22, pp. 589, 1994.","links":{"crossRefLink":"https://doi.org/10.1007/BF02577870"},"title":"Safe self-scheduling: A parallel loop scheduling scheme for shared-memory multiprocessors"},{"order":"25","displayText":"Ricolindo L. Cari\u00f1o, Ioana Banicescu, \"A Load Balancing Tool for Distributed Parallel Loops\", <i>Cluster Computing</i>, vol. 8, pp. 313, 2005.","links":{"crossRefLink":"https://doi.org/10.1007/s10586-005-4098-y"},"title":"A Load Balancing Tool for Distributed Parallel Loops"},{"order":"26","displayText":"Nasser Giacaman, Oliver Sinnen, \"Parallel Iterator for Parallelizing Object-Oriented Applications\", <i>International Journal of Parallel Programming</i>, vol. 39, pp. 232, 2011.","links":{"crossRefLink":"https://doi.org/10.1007/s10766-010-0150-5"},"title":"Parallel Iterator for Parallelizing Object-Oriented Applications"},{"order":"27","displayText":"Ralf Hoffmann, Thomas Rauber, \"Adaptive Task Pools: Efficiently Balancing Large Number of Tasks on Shared-address Spaces\", <i>International Journal of Parallel Programming</i>, vol. 39, pp. 553, 2011.","links":{"crossRefLink":"https://doi.org/10.1007/s10766-010-0156-z"},"title":"Adaptive Task Pools: Efficiently Balancing Large Number of Tasks on Shared-address Spaces"},{"order":"28","displayText":"Tae-Hyuk Ahn, Adrian Sandu, Layne T. Watson, Clifford A. Shaffer, Yang Cao, William T. Baumann, \"A Framework to Analyze the Performance of Load Balancing Schemes for Ensembles of Stochastic Simulations\", <i>International Journal of Parallel Programming</i>, vol. 43, pp. 597, 2015.","links":{"crossRefLink":"https://doi.org/10.1007/s10766-014-0309-6"},"title":"A Framework to Analyze the Performance of Load Balancing Schemes for Ensembles of Stochastic Simulations"},{"order":"29","displayText":"Horacio Gonz\u00e1lez-V\u00e9lez, Murray Cole, \"Adaptive statistical scheduling of divisible workloads in\u00a0heterogeneous systems\", <i>Journal of Scheduling</i>, vol. 13, pp. 427, 2010.","links":{"crossRefLink":"https://doi.org/10.1007/s10951-009-0138-4"},"title":"Adaptive statistical scheduling of divisible workloads in\u00a0heterogeneous systems"},{"order":"30","displayText":"Chao-Tung Yang, Kuan-Wei Cheng, Kuan-Ching Li, \"An Enhanced Parallel Loop Self-Scheduling Scheme for Cluster Environments\", <i>The Journal of Supercomputing</i>, vol. 34, pp. 315, 2005.","links":{"crossRefLink":"https://doi.org/10.1007/s11227-005-0787-9"},"title":"An Enhanced Parallel Loop Self-Scheduling Scheme for Cluster Environments"}]},"formulaStrippedArticleTitle":"Guided Self-Scheduling: A Practical Scheduling Scheme for Parallel Supercomputers","nonIeeeCitationCount":"206","contentTypeDisplay":"Journals","patentCitationCount":"5","mlTime":"PT0.823274S","lastupdate":"2021-10-21","title":"Guided Self-Scheduling: A Practical Scheduling Scheme for Parallel Supercomputers","contentType":"periodicals","ieeeCitationCount":"177","publicationNumber":"12"},{"_id":5009496,"paperCitations":{"ieee":[{"order":"1","displayText":"D.T. Harper, \"Increased memory performance during vector accesses through the use of linear address transformations\", <i>Computers IEEE Transactions on</i>, vol. 41, no. 2, pp. 227-230, 1992.","links":{"documentLink":"/document/123399","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=123399","pdfSize":"344KB"},"title":"Increased memory performance during vector accesses through the use of linear address transformations"},{"order":"2","displayText":"G.S. Sohi, \"High-bandwidth interleaved memories for vector processors-a simulation study\", <i>Computers IEEE Transactions on</i>, vol. 42, no. 1, pp. 34-44, 1993.","links":{"documentLink":"/document/192212","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=192212","pdfSize":"1212KB"},"title":"High-bandwidth interleaved memories for vector processors-a simulation study"},{"order":"3","displayText":"R. Raghavan, J.P. Hayes, \"Reducing interference among vector accesses in interleaved memories\", <i>Computers IEEE Transactions on</i>, vol. 42, no. 4, pp. 471-483, 1993.","links":{"documentLink":"/document/214693","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=214693","pdfSize":"1262KB"},"title":"Reducing interference among vector accesses in interleaved memories"},{"order":"4","displayText":"D.T. Harper, Y. Costa, \"Analytical estimation of vector access performance in parallel memory architectures\", <i>Computers IEEE Transactions on</i>, vol. 42, no. 5, pp. 616-624, 1993.","links":{"documentLink":"/document/223682","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=223682","pdfSize":"892KB"},"title":"Analytical estimation of vector access performance in parallel memory architectures"},{"order":"5","displayText":"K.A. Robbins, S. Robbins, \"Buffered banks in multiprocessor systems\", <i>Computers IEEE Transactions on</i>, vol. 44, no. 4, pp. 518-530, 1995.","links":{"documentLink":"/document/376167","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=376167","pdfSize":"1350KB"},"title":"Buffered banks in multiprocessor systems"},{"order":"6","displayText":"D. Cohen-Or, A. Kaufman, \"A 3D skewing and de-skewing scheme for conflict-free access to rays in volume rendering\", <i>Computers IEEE Transactions on</i>, vol. 44, no. 5, pp. 707-710, 1995.","links":{"documentLink":"/document/381958","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=381958","pdfSize":"455KB"},"title":"A 3D skewing and de-skewing scheme for conflict-free access to rays in volume rendering"},{"order":"7","displayText":"Shyue-Kung Lu, Sy-Yen Kuo, Cheng-Wen Wu, \"Fault-tolerant interleaved memory systems with two-level redundancy\", <i>Computers IEEE Transactions on</i>, vol. 46, no. 9, pp. 1028-1034, 1997.","links":{"documentLink":"/document/620483","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=620483","pdfSize":"104KB"},"title":"Fault-tolerant interleaved memory systems with two-level redundancy"},{"order":"8","displayText":"N. Topham, A. Gonzalez, \"Randomized cache placement for eliminating conflicts\", <i>Computers IEEE Transactions on</i>, vol. 48, no. 2, pp. 185-192, 1999.","links":{"documentLink":"/document/752660","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=752660","pdfSize":"235KB"},"title":"Randomized cache placement for eliminating conflicts"},{"order":"9","displayText":"A.M. Dal Corral, J.M. Llaberia, \"Minimizing conflicts between vector streams in interleaved memory systems\", <i>Computers IEEE Transactions on</i>, vol. 48, no. 4, pp. 449-456, 1999.","links":{"documentLink":"/document/762540","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=762540","pdfSize":"223KB"},"title":"Minimizing conflicts between vector streams in interleaved memory systems"},{"order":"10","displayText":"D.T. Harper, D.A. Linebarger, \"Conflict-free vector access using a dynamic storage scheme\", <i>Computers IEEE Transactions on</i>, vol. 40, no. 3, pp. 276-283, 1991.","links":{"documentLink":"/document/76404","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=76404","pdfSize":"699KB"},"title":"Conflict-free vector access using a dynamic storage scheme"},{"order":"11","displayText":"S.A. McKee, W.A. Wulf, J.H. Aylor, R.H. Klenke, M.H. Salinas, S.I. Hong, D.A.B. Weikle, \"Dynamic access ordering for streamed computations\", <i>Computers IEEE Transactions on</i>, vol. 49, no. 11, pp. 1255-1271, 2000.","links":{"documentLink":"/document/895941","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=895941","pdfSize":"355KB"},"title":"Dynamic access ordering for streamed computations"},{"order":"12","displayText":"R.D. Rettberg, W.R. Crowther, P.P. Carvey, R.S. Tomlinson, \"The Monarch parallel processor hardware design\", <i>Computer</i>, vol. 23, no. 4, pp. 18-28, 1990.","links":{"documentLink":"/document/55467","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=55467","pdfSize":"1892KB"},"title":"The Monarch parallel processor hardware design"},{"order":"13","displayText":"A. Seznec, J. Lenfant, \"Interleaved parallel schemes\", <i>Parallel and Distributed Systems IEEE Transactions on</i>, vol. 5, no. 12, pp. 1329-1334, 1994.","links":{"documentLink":"/document/334907","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=334907","pdfSize":"599KB"},"title":"Interleaved parallel schemes"},{"order":"14","displayText":"D.T. Harper, \"Block multistride vector and FFT accesses in parallel memory systems\", <i>Parallel and Distributed Systems IEEE Transactions on</i>, vol. 2, no. 1, pp. 43-51, 1991.","links":{"documentLink":"/document/80188","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=80188","pdfSize":"831KB"},"title":"Block, multistride vector, and FFT accesses in parallel memory systems"},{"order":"15","displayText":"A. Gupta, M.L. Soffa, \"Compile-time techniques for improving scalar access performance in parallel memories\", <i>Parallel and Distributed Systems IEEE Transactions on</i>, vol. 2, no. 2, pp. 138-148, 1991.","links":{"documentLink":"/document/89060","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=89060","pdfSize":"954KB"},"title":"Compile-time techniques for improving scalar access performance in parallel memories"},{"order":"16","displayText":"R.W. Hartenstein, J. Becker, M. Herz, U. Nageldinger, \"A novel sequencer hardware for application specific computing\", <i>Application-Specific Systems Architectures and Processors 1997. Proceedings. IEEE International Conference on</i>, pp. 392-401, 1997.","links":{"documentLink":"/document/606844","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=606844","pdfSize":"777KB"},"title":"A novel sequencer hardware for application specific computing"},{"order":"17","displayText":"A.M. del Corral, J.M. Llaberia, \"Increasing the effective memory bandwidth in multivector processors\", <i>EUROMICRO 96. Beyond 2000: Hardware and Software Design Strategies. Proceedings of the 22nd EUROMICRO Conference</i>, pp. 38-45, 1996.","links":{"documentLink":"/document/546363","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=546363","pdfSize":"884KB"},"title":"Increasing the effective memory bandwidth in multivector processors"},{"order":"18","displayText":"S.A. Mckee, W.A. Wulf, \"Access ordering and memory-conscious cache utilization\", <i>High-Performance Computer Architecture 1995. Proceedings. First IEEE Symposium on</i>, pp. 253-262, 1995.","links":{"documentLink":"/document/386537","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=386537","pdfSize":"720KB"},"title":"Access ordering and memory-conscious cache utilization"},{"order":"19","displayText":"M. Kharbutli, K. Irwin, Y. Solihin, J. Lee, \"Using prime numbers for cache indexing to eliminate conflict misses\", <i>Software IEE Proceedings-</i>, pp. 288-299, 2004.","links":{"documentLink":"/document/1410085","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=1410085","pdfSize":"577KB"},"title":"Using prime numbers for cache indexing to eliminate conflict misses"},{"order":"20","displayText":"Lizyamma Kurian, Bermjae Choi, Paul T. Hulina, Lee D. Coraor, \"Module Partitioning and Interlaced Data Placement Schemes to Reduce Conflicts in Interleaved Memories\", <i>Parallel Processing 1994. Vol. 1. ICPP 1994. International Conference on</i>, vol. 1, pp. 212-219, 1994.","links":{"documentLink":"/document/4115719","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=4115719","pdfSize":"580KB"},"title":"Module Partitioning and Interlaced Data Placement Schemes to Reduce Conflicts in Interleaved Memories"},{"order":"21","displayText":"H. Bi, W.K. Giloi, \"Supporting matrix operations in vector architectures\", <i>Parallel Processing Symposium 1992. Proceedings. Sixth International</i>, pp. 216-219, 1992.","links":{"documentLink":"/document/223043","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=223043","pdfSize":"303KB"},"title":"Supporting matrix operations in vector architectures"},{"order":"22","displayText":"D.T. Harper, D.A. Linebarger, \"A Dynamic Storage Scheme For Conflict-free Vector Access\", <i>Computer Architecture 1989. The 16th Annual International Symposium on</i>, pp. 72-77, 1989.","links":{"documentLink":"/document/714526","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=714526","pdfSize":"537KB"},"title":"A Dynamic Storage Scheme For Conflict-free Vector Access"},{"order":"23","displayText":"Kichul Kim, V.K.P. Kumar, \"Perfect Latin Squares And Parallel Array Access\", <i>Computer Architecture 1989. The 16th Annual International Symposium on</i>, pp. 372-379, 1989.","links":{"documentLink":"/document/714575","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=714575","pdfSize":"489KB"},"title":"Perfect Latin Squares And Parallel Array Access"},{"order":"24","displayText":"S. Weiss, \"An Aperiodic Storage Scheme To Reduce Memory Conflicts In Vector Processors\", <i>Computer Architecture 1989. The 16th Annual International Symposium on</i>, pp. 380-386, 1989.","links":{"documentLink":"/document/714576","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=714576","pdfSize":"464KB"},"title":"An Aperiodic Storage Scheme To Reduce Memory Conflicts In Vector Processors"},{"order":"25","displayText":"Chuen-Liang Chen, Chung-Kai Liao, \"Analysis Of Vector Access Performance On Skewed Interleaved Memory\", <i>Computer Architecture 1989. The 16th Annual International Symposium on</i>, pp. 387-394, 1989.","links":{"documentLink":"/document/714577","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=714577","pdfSize":"642KB"},"title":"Analysis Of Vector Access Performance On Skewed Interleaved Memory"},{"order":"26","displayText":"A. Seznec, J. Lenfant, \"Odd Memory Systems May Be Quite Interesting\", <i>Computer Architecture 1993. Proceedings of the 20th Annual International Symposium on</i>, pp. 341-350, 1993.","links":{"documentLink":"/document/698574","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=698574","pdfSize":"787KB"},"title":"Odd Memory Systems May Be Quite Interesting"},{"order":"27","displayText":"B.S. Guthy, \"Performance study of shift-folding skewing schemes for interleaved memory systems\", <i>Circuits and Systems (ISCAS) 1991 IEEE International Symposium on</i>, pp. 2324-2327 vol.4, 1991.","links":{"documentLink":"/document/176843","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=176843","pdfSize":"327KB"},"title":"Performance study of shift-folding skewing schemes for interleaved memory systems"},{"order":"28","displayText":"N. Topham, A. Gonzalez, J. Gonzalez, \"The design and performance of a conflict-avoiding cache\", <i>Microarchitecture 1997. Proceedings. Thirtieth Annual IEEE/ACM International Symposium on</i>, pp. 71-80, 1997.","links":{"documentLink":"/document/645799","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=645799","pdfSize":"1006KB"},"title":"The design and performance of a conflict-avoiding cache"},{"order":"29","displayText":"Surajeet Ghosh, Jaya Ghosh, Sanchita Saha Ray, \"Architecture of Configurable K-Way C-Access Interleaved Memory\", <i>Process Automation Control and Computing (PACC) 2011 International Conference on</i>, pp. 1-5, 2011.","links":{"documentLink":"/document/5978873","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=5978873","pdfSize":"422KB"},"title":"Architecture of Configurable K-Way C-Access Interleaved Memory"},{"order":"30","displayText":"Tong Sun, Qing Yang, \"Performance of SPEC92 on prime-mapped vector cache\", <i>Parallel and Distributed Processing 1994. Proceedings. Sixth IEEE Symposium on</i>, pp. 569-576, 1994.","links":{"documentLink":"/document/346121","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=346121","pdfSize":"620KB"},"title":"Performance of SPEC92 on prime-mapped vector cache"}],"nonIeee":[{"order":"1","displayText":"Charles J. Colbourn, Katherine Heinrich, \"Conflict-free access to parallel memories\", <i>Journal of Parallel and Distributed Computing</i>, vol. 14, pp. 193, 1992.","links":{"crossRefLink":"https://doi.org/10.1016/0743-7315(92)90116-5"},"title":"Conflict-free access to parallel memories"},{"order":"2","displayText":"M.-Tahar Kechadi, J.-Luc Dekeyser, \"Analysis and simulation of an out-of-order execution model in vector multiprocessor systems\", <i>Parallel Computing</i>, vol. 23, pp. 1963, 1997.","links":{"crossRefLink":"https://doi.org/10.1016/S0167-8191(97)00095-1"},"title":"Analysis and simulation of an out-of-order execution model in vector multiprocessor systems"},{"order":"3","displayText":"A. M. del Corral, J. M. Llaberia, <i>Vector and Parallel Processing \u2013 VECPAR\u201998</i>, vol. 1573, pp. 425, 1999.","links":{"crossRefLink":"https://doi.org/10.1007/10703040_32"},"title":""},{"order":"4","displayText":"Amos R. Omondi, <i>The Microarchitecture of Pipelined and Superscalar Computers</i>, pp. 185, 1999.","links":{"crossRefLink":"https://doi.org/10.1007/978-1-4757-2989-4_6"},"title":""},{"order":"5","displayText":"W. Diestelkamp, H. Bi, A. B\u00f6ttcher, <i>Parallel Computation</i>, vol. 591, pp. 157, 1992.","links":{"crossRefLink":"https://doi.org/10.1007/3-540-55437-8_78"},"title":""},{"order":"6","displayText":"E. J. C. Rijshouwer, C. H. van Berkel, \"A Programmable Scalable-Throughput Interleaver\", <i>EURASIP Journal on Wireless Communications and Networking</i>, vol. 2010, 2010.","links":{"crossRefLink":"https://doi.org/10.1155/2010/513104"},"title":"A Programmable, Scalable-Throughput Interleaver"},{"order":"7","displayText":"Mahmoud Khairy, Mohamed Zahran, Amr G. Wassal, \"Efficient utilization of GPGPU cache hierarchy\", <i>Proceedings of the 8th Workshop on General Purpose Processing using GPUs</i>, pp. 36, 2015.","links":{"documentLink":"/document/7682385","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=7682385"},"title":"Efficient utilization of GPGPU cache hierarchy"},{"order":"8","displayText":"S. Weiss, \"An aperiodic storage scheme to reduce memory conflicts in vector processors\", <i>ACM SIGARCH Computer Architecture News</i>, vol. 17, pp. 380, 1989.","links":{"documentLink":"/document/5808225","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=5808225"},"title":"An aperiodic storage scheme to reduce memory conflicts in vector processors"},{"order":"9","displayText":"D. T. Harper, D. A. Linebarger, \"A dynamic storage scheme for conflict-free vector access\", <i>ACM SIGARCH Computer Architecture News</i>, vol. 17, pp. 72, 1989.","links":{"documentLink":"/document/5808191","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=5808191"},"title":"A dynamic storage scheme for conflict-free vector access"},{"order":"10","displayText":"K. Kim, V. K. Prasanna-Kumar, \"Perfect Latin squares and parallel array access\", <i>ACM SIGARCH Computer Architecture News</i>, vol. 17, pp. 372, 1989.","links":{"documentLink":"/document/5808224","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=5808224"},"title":"Perfect Latin squares and parallel array access"},{"order":"11","displayText":"C.-L. Chen, C.-K. Liao, \"Analysis of vector access performance on skewed interleaved memory\", <i>ACM SIGARCH Computer Architecture News</i>, vol. 17, pp. 387, 1989.","links":{"documentLink":"/document/5808226","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=5808226"},"title":"Analysis of vector access performance on skewed interleaved memory"},{"order":"12","displayText":"B. Ramakrishna Rau, \"Pseudo-randomly interleaved memory\", <i>ACM SIGARCH Computer Architecture News</i>, vol. 19, pp. 74, 1991.","links":{"documentLink":"/document/5808363","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=5808363"},"title":"Pseudo-randomly interleaved memory"},{"order":"13","displayText":"K. Hwang, M. Dubois, D. K. Panda, S. Rao, S. Shang, A. Uresin, W. Mao, H. Nair, M. Lytwyn, F. Hsieh, J. Liu, S. Mehrotra, C. M. Cheng, \"OMP: a RISC-based multiprocessor using orthogonal-access memories and multiple spanning buses\", <i>ACM SIGARCH Computer Architecture News</i>, vol. 18, pp. 7, 1990.","links":{"documentLink":"/document/5808277","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=5808277"},"title":"OMP: a RISC-based multiprocessor using orthogonal-access memories and multiple spanning buses"},{"order":"14","displayText":"Rajiv Gupta, Mary Lou Soffa, \"Compile-time techniques for efficient utilization of parallel memories\", <i>ACM SIGPLAN Notices</i>, vol. 23, pp. 235, 1988.","links":{"documentLink":"/document/5848358","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=5848358"},"title":"Compile-time techniques for efficient utilization of parallel memories"}]},"formulaStrippedArticleTitle":"Vector Access Performance in Parallel Memories Using a Skewed Storage Scheme","nonIeeeCitationCount":"14","contentTypeDisplay":"Journals","patentCitationCount":"4","mlTime":"PT1.987769S","lastupdate":"2021-11-20","title":"Vector Access Performance in Parallel Memories Using a Skewed Storage Scheme","contentType":"periodicals","ieeeCitationCount":"41","publicationNumber":"12"},{"_id":5009497,"paperCitations":{"ieee":[{"order":"1","displayText":"S.M. Mahmud, \"Performance analysis of multilevel bus networks for hierarchical multiprocessors\", <i>Computers IEEE Transactions on</i>, vol. 43, no. 7, pp. 789-805, 1994.","links":{"documentLink":"/document/293258","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=293258","pdfSize":"1481KB"},"title":"Performance analysis of multilevel bus networks for hierarchical multiprocessors"},{"order":"2","displayText":"M.-S. Chen, K.G. Shin, D.D. Kandlur, \"Addressing routing and broadcasting in hexagonal mesh multiprocessors\", <i>Computers IEEE Transactions on</i>, vol. 39, no. 1, pp. 10-18, 1990.","links":{"documentLink":"/document/46277","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=46277","pdfSize":"951KB"},"title":"Addressing, routing, and broadcasting in hexagonal mesh multiprocessors"},{"order":"3","displayText":"R.A. Ayoubi, Q.M. Malluhi, M.A. Bayoumi, \"The extended cube connected cycles: an efficient interconnection for massively parallel systems\", <i>Computers IEEE Transactions on</i>, vol. 45, no. 5, pp. 609-614, 1996.","links":{"documentLink":"/document/509913","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=509913","pdfSize":"705KB"},"title":"The extended cube connected cycles: an efficient interconnection for massively parallel systems"},{"order":"4","displayText":"A.-H. Esfahanian, L.M. Ni, B.E. Sagan, \"The twisted N-cube with application to multiprocessing\", <i>Computers IEEE Transactions on</i>, vol. 40, no. 1, pp. 88-93, 1991.","links":{"documentLink":"/document/67323","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=67323","pdfSize":"586KB"},"title":"The twisted N-cube with application to multiprocessing"},{"order":"5","displayText":"K. Hwang, P.-S. Tseng, D. Kim, \"An orthogonal multiprocessor for parallel scientific computations\", <i>Computers IEEE Transactions on</i>, vol. 38, no. 1, pp. 47-61, 1989.","links":{"documentLink":"/document/8729","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=8729","pdfSize":"1348KB"},"title":"An orthogonal multiprocessor for parallel scientific computations"},{"order":"6","displayText":"B.L. Menezes, R. Jenevein, \"The KYKLOS multicomputer network: interconnection strategies properties and applications\", <i>Computers IEEE Transactions on</i>, vol. 40, no. 6, pp. 693-705, 1991.","links":{"documentLink":"/document/90248","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=90248","pdfSize":"972KB"},"title":"The KYKLOS multicomputer network: interconnection strategies, properties, and applications"},{"order":"7","displayText":"Yi Pan, \"Fault tolerance in the Block-Shift Network\", <i>Reliability IEEE Transactions on</i>, vol. 50, no. 1, pp. 85-91, 2001.","links":{"documentLink":"/document/935021","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=935021","pdfSize":"114KB"},"title":"Fault tolerance in the Block-Shift Network"},{"order":"8","displayText":"V. Cantoni, M. Ferretti, L. Lombardi, \"A comparison of homogeneous hierarchical interconnection structures\", <i>Proceedings of the IEEE</i>, vol. 79, no. 4, pp. 416-428, 1991.","links":{"documentLink":"/document/92037","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=92037","pdfSize":"1425KB"},"title":"A comparison of homogeneous hierarchical interconnection structures"},{"order":"9","displayText":"A. Louri, H. Sung, \"An optical multi-mesh hypercube: a scalable optical interconnection network for massively parallel computing\", <i>Lightwave Technology Journal of</i>, vol. 12, no. 4, pp. 704-716, 1994.","links":{"documentLink":"/document/285368","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=285368","pdfSize":"1335KB"},"title":"An optical multi-mesh hypercube: a scalable optical interconnection network for massively parallel computing"},{"order":"10","displayText":"A. Louri, C. Neocleous, \"A spanning bus connected hypercube: a new scalable optical interconnection network for multiprocessors and massively parallel systems\", <i>Lightwave Technology Journal of</i>, vol. 15, no. 7, pp. 1241-1253, 1997.","links":{"documentLink":"/document/596971","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=596971","pdfSize":"339KB"},"title":"A spanning bus connected hypercube: a new scalable optical interconnection network for multiprocessors and massively parallel systems"},{"order":"11","displayText":"J.M. Kumar, L.M. Patnaik, \"Extended hypercube: a hierarchical interconnection network of hypercubes\", <i>Parallel and Distributed Systems IEEE Transactions on</i>, vol. 3, no. 1, pp. 45-57, 1992.","links":{"documentLink":"/document/113081","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=113081","pdfSize":"909KB"},"title":"Extended hypercube: a hierarchical interconnection network of hypercubes"},{"order":"12","displayText":"Chienhua Chen, D.P. Agrawal, \"dBCube: a new class of hierarchical multiprocessor interconnection networks with area efficient layout\", <i>Parallel and Distributed Systems IEEE Transactions on</i>, vol. 4, no. 12, pp. 1332-1344, 1993.","links":{"documentLink":"/document/250115","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=250115","pdfSize":"1211KB"},"title":"dBCube: a new class of hierarchical multiprocessor interconnection networks with area efficient layout"},{"order":"13","displayText":"Q.M. Malluhi, M.A. Bayoumi, \"The hierarchical hypercube: a new interconnection topology for massively parallel systems\", <i>Parallel and Distributed Systems IEEE Transactions on</i>, vol. 5, no. 1, pp. 17-30, 1994.","links":{"documentLink":"/document/262585","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=262585","pdfSize":"1239KB"},"title":"The hierarchical hypercube: a new interconnection topology for massively parallel systems"},{"order":"14","displayText":"D.-R. Duh, G.-H. Chen, J.-F. Fang, \"Algorithms and properties of a new two-level network with folded hypercubes as basic modules\", <i>Parallel and Distributed Systems IEEE Transactions on</i>, vol. 6, no. 7, pp. 714-723, 1995.","links":{"documentLink":"/document/395400","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=395400","pdfSize":"1136KB"},"title":"Algorithms and properties of a new two-level network with folded hypercubes as basic modules"},{"order":"15","displayText":"M. Hamdi, S.W. Song, \"Embedding hierarchical hypercube networks into the hypercube\", <i>Parallel and Distributed Systems IEEE Transactions on</i>, vol. 8, no. 9, pp. 897-902, 1997.","links":{"documentLink":"/document/615435","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=615435","pdfSize":"403KB"},"title":"Embedding hierarchical hypercube networks into the hypercube"},{"order":"16","displayText":"Sang Kyun Yun, Kyu Ho Park, \"Comments on Hierarchical cubic networks\", <i>Parallel and Distributed Systems IEEE Transactions on</i>, vol. 9, no. 4, pp. 410-414, 1998.","links":{"documentLink":"/document/667900","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=667900","pdfSize":"124KB"},"title":"Comments on \"Hierarchical cubic networks\""},{"order":"17","displayText":"Chi-Hsiang Yeh, E.A. Varvarigos, \"Macro-star networks: efficient low-degree alternatives to star graphs\", <i>Parallel and Distributed Systems IEEE Transactions on</i>, vol. 9, no. 10, pp. 987-1003, 1998.","links":{"documentLink":"/document/730528","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=730528","pdfSize":"572KB"},"title":"Macro-star networks: efficient low-degree alternatives to star graphs"},{"order":"18","displayText":"A.L.N. Reddy, P. Banerjee, \"Design analysis and simulation of I/O architectures for hypercube multiprocessors\", <i>Parallel and Distributed Systems IEEE Transactions on</i>, vol. 1, no. 2, pp. 140-151, 1990.","links":{"documentLink":"/document/80142","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=80142","pdfSize":"1150KB"},"title":"Design, analysis, and simulation of I/O architectures for hypercube multiprocessors"},{"order":"19","displayText":"Hui-Ling Huang, Gen-Huey Chen, \"Combinatorial properties of two-level hypernet networks\", <i>Parallel and Distributed Systems IEEE Transactions on</i>, vol. 10, no. 11, pp. 1192-1199, 1999.","links":{"documentLink":"/document/809576","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=809576","pdfSize":"213KB"},"title":"Combinatorial properties of two-level hypernet networks"},{"order":"20","displayText":"Yulu Yang, A. Funahashi, A. Jouraku, H. Nishi, H. Amano, T. Sueyoshi, \"Recursive diagonal torus: an interconnection network for massively parallel computers\", <i>Parallel and Distributed Systems IEEE Transactions on</i>, vol. 12, no. 7, pp. 701-715, 2001.","links":{"documentLink":"/document/940745","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=940745","pdfSize":"1548KB"},"title":"Recursive diagonal torus: an interconnection network for massively parallel computers"},{"order":"21","displayText":"M. Hamdi, \"A class of recursive interconnection networks: architectural characteristics and hardware cost\", <i>Circuits and Systems I: Fundamental Theory and Applications IEEE Transactions on</i>, vol. 41, no. 12, pp. 805-816, 1994.","links":{"documentLink":"/document/340843","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=340843","pdfSize":"1325KB"},"title":"A class of recursive interconnection networks: architectural characteristics and hardware cost"},{"order":"22","displayText":"Yi Pan, H.Y.H. Chuang, \"Properties and performance of the block shift network\", <i>Circuits and Systems I: Fundamental Theory and Applications IEEE Transactions on</i>, vol. 44, no. 2, pp. 93-102, 1997.","links":{"documentLink":"/document/554320","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=554320","pdfSize":"279KB"},"title":"Properties and performance of the block shift network"},{"order":"23","displayText":"Chi-Hsiang Yeh, B. Parhami, \"Design of high-performance massively parallel architectures under pin limitations and non-uniform propagation delay\", <i>Parallel Algorithms/Architecture Synthesis 1997. Proceedings. Second Aizu International Symposium</i>, pp. 58-65, 1997.","links":{"documentLink":"/document/581626","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=581626","pdfSize":"836KB"},"title":"Design of high-performance massively parallel architectures under pin limitations and non-uniform propagation delay"},{"order":"24","displayText":"B.M. Maziarz, V.K. Jain, \"Yield estimates for the TESH multicomputer network\", <i>Defect and Fault Tolerance in VLSI Systems 2002. DFT 2002. Proceedings. 17th IEEE International Symposium on</i>, pp. 20-28, 2002.","links":{"documentLink":"/document/1173498","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=1173498","pdfSize":"296KB"},"title":"Yield estimates for the TESH multicomputer network"},{"order":"25","displayText":"K.M. Nichols, \"Tools for managing massively parallel systems\", <i>Frontiers of Massively Parallel Computation 1988. Proceedings. 2nd Symposium on the Frontiers of</i>, pp. 675-681, 1988.","links":{"documentLink":"/document/47516","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=47516","pdfSize":"866KB"},"title":"Tools for managing massively parallel systems"},{"order":"26","displayText":"S.K. Das, A.K. Banerjee, \"Hyper Petersen network: yet another hypercube-like topology\", <i>Frontiers of Massively Parallel Computation 1992. Fourth Symposium on the</i>, pp. 270-277, 1992.","links":{"documentLink":"/document/234949","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=234949","pdfSize":"712KB"},"title":"Hyper Petersen network: yet another hypercube-like topology"},{"order":"27","displayText":"Chi-Hsiang Yeh, E.A. Varvarigos, \"Parallel algorithms on the rotation-exchange network-a trivalent variant of the star graph\", <i>Frontiers of Massively Parallel Computation 1999. Frontiers '99. The Seventh Symposium on the</i>, pp. 302-309, 1999.","links":{"documentLink":"/document/750613","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=750613","pdfSize":"154KB"},"title":"Parallel algorithms on the rotation-exchange network-a trivalent variant of the star graph"},{"order":"28","displayText":"O.H. Karam, D.P. Agrawal, \"Design and analysis of a class of hierarchical interconnection networks\", <i>Distributed Computing Systems 1990. Proceedings. Second IEEE Workshop on Future Trends of</i>, pp. 369-373, 1990.","links":{"documentLink":"/document/138348","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=138348","pdfSize":"257KB"},"title":"Design and analysis of a class of hierarchical interconnection networks"},{"order":"29","displayText":"S. Mahapatra, \"Mapping of neural network models onto massively parallel hierarchical computer systems\", <i>High-Performance Computing 1997. Proceedings. Fourth International Conference on</i>, pp. 42-47, 1997.","links":{"documentLink":"/document/634468","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=634468","pdfSize":"368KB"},"title":"Mapping of neural network models onto massively parallel hierarchical computer systems"},{"order":"30","displayText":"Michihiro Koibuchi, Ikki Fujiwara, Hiroki Matsutani, Henri Casanova, \"Layout-conscious random topologies for HPC off-chip interconnects\", <i>High Performance Computer Architecture (HPCA2013) 2013 IEEE 19th International Symposium on</i>, pp. 484-495, 2013.","links":{"documentLink":"/document/6522343","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=6522343","pdfSize":"2002KB"},"title":"Layout-conscious random topologies for HPC off-chip interconnects"}],"nonIeee":[{"order":"1","displayText":"Gen-Huey Chen, Jung-Sheng Fu, Jywe-Fei Fang, \"Hypercomplete: A pancyclic recursive topology for large-scale distributed multicomputer systems\", <i>Networks</i>, vol. 35, pp. 56, 2000.","links":{"crossRefLink":"https://doi.org/10.1002/(SICI)1097-0037(200001)35:1<56::AID-NET5>3.0.CO;2-D"},"title":"Hypercomplete: A pancyclic recursive topology for large-scale distributed multicomputer systems"},{"order":"2","displayText":"Yulu Yang, Hideharu Amano, Hidetomo Shibamura, Toshinori Sueyoshi, \"Recursive Diagonal Torus (RDT): An Interconnection Network for the Massively Parallel Computers\", <i>Systems and Computers in Japan</i>, vol. 27, pp. 43, 1996.","links":{"crossRefLink":"https://doi.org/10.1002/scj.4690270905"},"title":"Recursive Diagonal Torus (RDT): An Interconnection Network for the Massively Parallel Computers"},{"order":"3","displayText":"Ming-Yang Su, Gen-Huey Chen, Dyi-Rong Duh, \"Broadcasting on Incomplete WK-Recursive Networks\", <i>Journal of Parallel and Distributed Computing</i>, vol. 57, pp. 271, 1999.","links":{"crossRefLink":"https://doi.org/10.1006/jpdc.1999.1538"},"title":"Broadcasting on Incomplete WK-Recursive Networks"},{"order":"4","displayText":"Zhonghong Ou, Changwei Lin, Meina Song, Haihong E, <i>Algorithms and Architectures for Parallel Processing</i>, vol. 10393, pp. 359, 2017.","links":{"crossRefLink":"https://doi.org/10.1007/978-3-319-65482-9_24"},"title":""},{"order":"5","displayText":"Sumit Sur, Pradip K. Srimani, \"IEH graphs\", <i>Acta Informatica</i>, vol. 32, pp. 597, 1995.","links":{"crossRefLink":"https://doi.org/10.1007/BF01178908"},"title":"IEH graphs"},{"order":"6","displayText":"L.M. Patnaik, J.Mohan Kumar, \"Distributed memory systems for simulating artificial neural networks\", <i>Computers & Electrical Engineering</i>, vol. 19, pp. 431, 1993.","links":{"crossRefLink":"https://doi.org/10.1016/0045-7906(93)90019-N"},"title":"Distributed memory systems for simulating artificial neural networks"},{"order":"7","displayText":"Sajal K. Das, Joydeep Ghosh, Narsingh Deo, \"Stirling networks: a versatile combinatorial topology for multiprocessor systems\", <i>Discrete Applied Mathematics</i>, vol. 37-38, pp. 119, 1992.","links":{"crossRefLink":"https://doi.org/10.1016/0166-218X(92)90128-W"},"title":"Stirling networks: a versatile combinatorial topology for multiprocessor systems"},{"order":"8","displayText":"Sivarama P. Dandamudi, \"Performance analysis of a class of hierarchical hypercube multicomputer networks\", <i>Performance Evaluation</i>, vol. 13, pp. 159, 1991.","links":{"crossRefLink":"https://doi.org/10.1016/0166-5316(91)90053-6"},"title":"Performance analysis of a class of hierarchical hypercube multicomputer networks"},{"order":"9","displayText":"T.H. Szymanski, V.C. Hamacher, \"On the universality of multipath multistage interconnection networks\", <i>Journal of Parallel and Distributed Computing</i>, vol. 7, pp. 541, 1989.","links":{"crossRefLink":"https://doi.org/10.1016/0743-7315(89)90035-X"},"title":"On the universality of multipath multistage interconnection networks"},{"order":"10","displayText":"Joydeep Ghosh, Kai Hwang, \"Mapping neural networks onto message-passing multicomputers\", <i>Journal of Parallel and Distributed Computing</i>, vol. 6, pp. 291, 1989.","links":{"crossRefLink":"https://doi.org/10.1016/0743-7315(89)90063-4"},"title":"Mapping neural networks onto message-passing multicomputers"},{"order":"11","displayText":"S.Y. Kung, J.N. Hwang, \"A unified systolic architecture for artificial neural networks\", <i>Journal of Parallel and Distributed Computing</i>, vol. 6, pp. 358, 1989.","links":{"crossRefLink":"https://doi.org/10.1016/0743-7315(89)90065-8"},"title":"A unified systolic architecture for artificial neural networks"},{"order":"12","displayText":"Sivarama P. Dandamudi, Derek L. Eager, \"On hypercube-based hierarchical interconnection network design\", <i>Journal of Parallel and Distributed Computing</i>, vol. 12, pp. 283, 1991.","links":{"crossRefLink":"https://doi.org/10.1016/0743-7315(91)90131-R"},"title":"On hypercube-based hierarchical interconnection network design"},{"order":"13","displayText":"Todd Heywood, Sanjay Ranka, \"A practical hierarchical model of parallel computation I. The model\", <i>Journal of Parallel and Distributed Computing</i>, vol. 16, pp. 212, 1992.","links":{"crossRefLink":"https://doi.org/10.1016/0743-7315(92)90034-K"},"title":"A practical hierarchical model of parallel computation I. The model"},{"order":"14","displayText":"Abdou Youssef, Bhagirath Narahari, \"Topological properties of generalized banyan-hypercube networks\", <i>Journal of Parallel and Distributed Computing</i>, vol. 14, pp. 98, 1992.","links":{"crossRefLink":"https://doi.org/10.1016/0743-7315(92)90101-R"},"title":"Topological properties of generalized banyan-hypercube networks"},{"order":"15","displayText":"Sumit Sur, Pradip K. Srimani, \"Topological properties of star graphs\", <i>Computers & Mathematics with Applications</i>, vol. 25, pp. 87, 1993.","links":{"crossRefLink":"https://doi.org/10.1016/0898-1221(93)90188-2"},"title":"Topological properties of star graphs"},{"order":"16","displayText":"<i>Handbook of VLSI Chip Design and Expert Systems</i>, pp. 515, 1993.","links":{"crossRefLink":"https://doi.org/10.1016/B978-0-12-632425-9.50014-X"},"title":""},{"order":"17","displayText":"Chi-Hsiang Yeh, Behrooz Parhami, \"VLSI layouts of complete graphs and star graphs\", <i>Information Processing Letters</i>, vol. 68, pp. 39, 1998.","links":{"crossRefLink":"https://doi.org/10.1016/S0020-0190(98)00133-1"},"title":"VLSI layouts of complete graphs and star graphs"},{"order":"18","displayText":"R. Mittal, D. Cherian, \"HDDB: Hierarchical directed de Bruijn network\", <i>Computers & Electrical Engineering</i>, vol. 23, pp. 347, 1997.","links":{"crossRefLink":"https://doi.org/10.1016/S0045-7906(97)00012-8"},"title":"HDDB: Hierarchical directed de Bruijn network"},{"order":"19","displayText":"Samir M. Koriem, \"Fast and simple decomposition techniques for the reliability analysis of interconnection networks\", <i>Journal of Systems and Software</i>, vol. 45, pp. 155, 1999.","links":{"crossRefLink":"https://doi.org/10.1016/S0164-1212(98)10075-4"},"title":"Fast and simple decomposition techniques for the reliability analysis of interconnection networks"},{"order":"20","displayText":"Gen-Huey Chen, Shien-Ching Hwang, Hui-Ling Huang, Ming-Yang Su, Dyi-Rong Duh, \"A general broadcasting scheme for recursive networks with complete connection\", <i>Parallel Computing</i>, vol. 27, pp. 1273, 2001.","links":{"crossRefLink":"https://doi.org/10.1016/S0167-8191(01)00088-6"},"title":"A general broadcasting scheme for recursive networks with complete connection"},{"order":"21","displayText":"Yan-Qing Zhang, \"Folded-crossed hypercube: a complete interconnection network\", <i>Journal of Systems Architecture</i>, vol. 47, pp. 917, 2002.","links":{"crossRefLink":"https://doi.org/10.1016/S1383-7621(02)00051-6"},"title":"Folded-crossed hypercube: a complete interconnection network"},{"order":"22","displayText":"S Mahapatra, R.N Mahapatra, B.N Chatterji, \"Mapping of neural network models onto massively parallel hierarchical computer systems\", <i>Journal of Systems Architecture</i>, vol. 45, pp. 919, 1999.","links":{"crossRefLink":"https://doi.org/10.1016/S1383-7621(98)00013-7"},"title":"Mapping of neural network models onto massively parallel hierarchical computer systems"},{"order":"23","displayText":"S. Razavi, H. Sarbazi-Azad, \"The triangular pyramid: Routing and topological properties\", <i>Information Sciences</i>, vol. 180, pp. 2328, 2010.","links":{"crossRefLink":"https://doi.org/10.1016/j.ins.2010.02.016"},"title":"The triangular pyramid: Routing and topological properties"},{"order":"24","displayText":"Behrooz Parhami, \"Swapped interconnection networks: Topological performance and robustness attributes\", <i>Journal of Parallel and Distributed Computing</i>, vol. 65, pp. 1443, 2005.","links":{"crossRefLink":"https://doi.org/10.1016/j.jpdc.2005.05.002"},"title":"Swapped interconnection networks: Topological, performance, and robustness attributes"},{"order":"25","displayText":"Xiaofan Yang, Graham M. Megson, David J. Evans, \"An oblivious shortest-path routing algorithm for fully connected cubic networks\", <i>Journal of Parallel and Distributed Computing</i>, vol. 66, pp. 1294, 2006.","links":{"crossRefLink":"https://doi.org/10.1016/j.jpdc.2006.03.008"},"title":"An oblivious shortest-path routing algorithm for fully connected cubic networks"},{"order":"26","displayText":"D. KAUR, P. J. FERNANDES, L. P. EUGENE, S. C. KWATRA, \"Hypercube-based architecture for high speed communication systems\", <i>International Journal of Electronics</i>, vol. 73, pp. 1149, 1992.","links":{"crossRefLink":"https://doi.org/10.1080/00207219208925785"},"title":"Hypercube-based architecture for high speed communication systems"},{"order":"27","displayText":"NEERAJ SURI, AVI MENDELSON, \"DESIGN OF A PARALLEL INTERCONNECT BASED ON COMMUNICATION PATTERN CONSIDERATIONS\", <i>Parallel Algorithms and Applications</i>, vol. 16, pp. 243, 2001.","links":{"crossRefLink":"https://doi.org/10.1080/01495730108935273"},"title":"DESIGN OF A PARALLEL INTERCONNECT BASED ON COMMUNICATION PATTERN CONSIDERATIONS"},{"order":"28","displayText":"ANOOP JAYADEVAN, L. M. PATNAIK, \"FAULT-TOLERANT CHARACTERISTICS AND TOPOLOGICAL PROPERTIES OF A HIERARCHICAL NETWORK OF HYPERCUBES\", <i>International Journal of High Speed Computing</i>, vol. 10, pp. 1, 1999.","links":{"crossRefLink":"https://doi.org/10.1142/S0129053399000028"},"title":"FAULT-TOLERANT CHARACTERISTICS AND TOPOLOGICAL PROPERTIES OF A HIERARCHICAL NETWORK OF HYPERCUBES"},{"order":"29","displayText":"Ahmed Louri, Hongki Sung, \"Efficient implementation methodology for three-dimensional space-invariant hypercube-based optical interconnection networks\", <i>Applied Optics</i>, vol. 32, pp. 7200, 1993.","links":{"crossRefLink":"https://doi.org/10.1364/AO.32.007200"},"title":"Efficient implementation methodology for three-dimensional space-invariant hypercube-based optical interconnection networks"},{"order":"30","displayText":"T. X. Le Nhat, T. Truong Nguyen, Khanh-Van Nguyen, \"Robust and Efficient Custom Routing for Interconnection Networks with Distributed Shortcuts\", <i>International Journal of Distributed Systems and Technologies</i>, vol. 5, pp. 51, 2014.","links":{"crossRefLink":"https://doi.org/10.4018/ijdst.2014100104"},"title":"Robust and Efficient Custom Routing for Interconnection Networks with Distributed Shortcuts"}]},"formulaStrippedArticleTitle":"Hypernet: A Communication-Efficient Architecture for Constructing Massively Parallel Computers","nonIeeeCitationCount":"42","contentTypeDisplay":"Journals","patentCitationCount":"3","mlTime":"PT0.80556S","lastupdate":"2021-10-05","title":"Hypernet: A Communication-Efficient Architecture for Constructing Massively Parallel Computers","contentType":"periodicals","ieeeCitationCount":"80","publicationNumber":"12"},{"_id":5009499,"paperCitations":{"ieee":[{"order":"1","displayText":"V. Balasubramanian, P. Banerjee, \"Compiler-assisted synthesis of algorithm-based checking in multiprocessors\", <i>Computers IEEE Transactions on</i>, vol. 39, no. 4, pp. 436-446, 1990.","links":{"documentLink":"/document/54837","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=54837","pdfSize":"1339KB"},"title":"Compiler-assisted synthesis of algorithm-based checking in multiprocessors"},{"order":"2","displayText":"J. Lee, D.A. Padua, \"Hiding relaxed memory consistency with a compiler\", <i>Computers IEEE Transactions on</i>, vol. 50, no. 8, pp. 824-833, 2001.","links":{"documentLink":"/document/947002","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=947002","pdfSize":"267KB"},"title":"Hiding relaxed memory consistency with a compiler"},{"order":"3","displayText":"U. Banerjee, R. Eigenmann, A. Nicolau, D.A. Padua, \"Automatic program parallelization\", <i>Proceedings of the IEEE</i>, vol. 81, no. 2, pp. 211-243, 1993.","links":{"documentLink":"/document/214548","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=214548","pdfSize":"3141KB"},"title":"Automatic program parallelization"},{"order":"4","displayText":"M. Girkar, C.D. Polychronopoulos, \"Automatic extraction of functional parallelism from ordinary programs\", <i>Parallel and Distributed Systems IEEE Transactions on</i>, vol. 3, no. 2, pp. 166-178, 1992.","links":{"documentLink":"/document/127258","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=127258","pdfSize":"1097KB"},"title":"Automatic extraction of functional parallelism from ordinary programs"},{"order":"5","displayText":"E.H. D'Hollander, \"Partitioning and labeling of loops by unimodular transformations\", <i>Parallel and Distributed Systems IEEE Transactions on</i>, vol. 3, no. 4, pp. 465-476, 1992.","links":{"documentLink":"/document/149964","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=149964","pdfSize":"961KB"},"title":"Partitioning and labeling of loops by unimodular transformations"},{"order":"6","displayText":"R. Gupta, \"Synchronization and communication costs of loop partitioning on shared-memory multiprocessor systems\", <i>Parallel and Distributed Systems IEEE Transactions on</i>, vol. 3, no. 4, pp. 505-512, 1992.","links":{"documentLink":"/document/149968","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=149968","pdfSize":"738KB"},"title":"Synchronization and communication costs of loop partitioning on shared-memory multiprocessor systems"},{"order":"7","displayText":"W. Blume, R. Eigenmann, \"Performance analysis pf parallelizing compilers on the Perfect Benchmarks programs\", <i>Parallel and Distributed Systems IEEE Transactions on</i>, vol. 3, no. 6, pp. 643-656, 1992.","links":{"documentLink":"/document/180621","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=180621","pdfSize":"1362KB"},"title":"Performance analysis pf parallelizing compilers on the Perfect Benchmarks programs"},{"order":"8","displayText":"T.H. Tzen, L.M. Ni, \"Dependence uniformization: a loop parallelization technique\", <i>Parallel and Distributed Systems IEEE Transactions on</i>, vol. 4, no. 5, pp. 547-558, 1993.","links":{"documentLink":"/document/224217","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=224217","pdfSize":"1133KB"},"title":"Dependence uniformization: a loop parallelization technique"},{"order":"9","displayText":"Ding-Kai Chen, Pen-Chung Yew, \"On effective execution of nonuniform DOACROSS loops\", <i>Parallel and Distributed Systems IEEE Transactions on</i>, vol. 7, no. 5, pp. 463-476, 1996.","links":{"documentLink":"/document/503771","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=503771","pdfSize":"1490KB"},"title":"On effective execution of nonuniform DOACROSS loops"},{"order":"10","displayText":"L. Rauchwerger, D.A. Padua, \"The LRPD test: speculative run-time parallelization of loops with privatization and reduction parallelization\", <i>Parallel and Distributed Systems IEEE Transactions on</i>, vol. 10, no. 2, pp. 160-180, 1999.","links":{"documentLink":"/document/752782","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=752782","pdfSize":"524KB"},"title":"The LRPD test: speculative run-time parallelization of loops with privatization and reduction parallelization"},{"order":"11","displayText":"Ding-Kai Chen, Pen-Chung Yew, \"Redundant synchronization elimination for DOACROSS loops\", <i>Parallel and Distributed Systems IEEE Transactions on</i>, vol. 10, no. 5, pp. 459-470, 1999.","links":{"documentLink":"/document/770138","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=770138","pdfSize":"589KB"},"title":"Redundant synchronization elimination for DOACROSS loops"},{"order":"12","displayText":"V. Rego, A.P. Mathur, \"Exploiting parallelism across program execution: a unification technique and its analysis\", <i>Parallel and Distributed Systems IEEE Transactions on</i>, vol. 1, no. 4, pp. 399-414, 1990.","links":{"documentLink":"/document/80170","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=80170","pdfSize":"1294KB"},"title":"Exploiting parallelism across program execution: a unification technique and its analysis"},{"order":"13","displayText":"V.P. Krothapalli, P. Sadayappan, \"Removal of redundant dependences in DOACROSS loops with constant dependences\", <i>Parallel and Distributed Systems IEEE Transactions on</i>, vol. 2, no. 3, pp. 281-289, 1991.","links":{"documentLink":"/document/86104","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=86104","pdfSize":"871KB"},"title":"Removal of redundant dependences in DOACROSS loops with constant dependences"},{"order":"14","displayText":"C.-Z. Xu, V. Chaudhary, \"Time stamp algorithms for runtime parallelization of DOACROSS loops with dynamic dependences\", <i>Parallel and Distributed Systems IEEE Transactions on</i>, vol. 12, no. 5, pp. 433-450, 2001.","links":{"documentLink":"/document/926166","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=926166","pdfSize":"474KB"},"title":"Time stamp algorithms for runtime parallelization of DOACROSS loops with dynamic dependences"},{"order":"15","displayText":"K.M. Elleithy, A.A.M. Amin, \"Parallelism analysis and extraction of digital signal processing algorithms\", <i>Signals Systems and Computers 1994. 1994 Conference Record of the Twenty-Eighth Asilomar Conference on</i>, vol. 2, pp. 1041-1045 vol.2, 1994.","links":{"documentLink":"/document/471618","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=471618","pdfSize":"439KB"},"title":"Parallelism analysis and extraction of digital signal processing algorithms"},{"order":"16","displayText":"Li Xiao, Xiadong Zhang, Zhengqian Kuang, Baiming Feng, Jichang Kang, \"Auto-FCD: efficiently parallelizing CFD applications on clusters\", <i>Cluster Computing 2003. Proceedings. 2003 IEEE International Conference on</i>, pp. 46-53, 2003.","links":{"documentLink":"/document/1253298","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=1253298","pdfSize":"303KB"},"title":"Auto-FCD: efficiently parallelizing CFD applications on clusters"},{"order":"17","displayText":"M. Philippsen, E.A. Heinz, \"Automatic synchronisation elimination in synchronous FORALLs\", <i>Frontiers of Massively Parallel Computation 1995. Proceedings. Frontiers '95. Fifth Symposium on the</i>, pp. 350-357, 1995.","links":{"documentLink":"/document/380435","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=380435","pdfSize":"756KB"},"title":"Automatic synchronisation elimination in synchronous FORALLs"},{"order":"18","displayText":"J. Torrellas, D. Padua, \"The Illinois Aggressive Coma Multiprocessor project (I-ACOMA)\", <i>Frontiers of Massively Parallel Computing 1996. Proceedings Frontiers '96. Sixth Symposium on the</i>, pp. 106-111, 1996.","links":{"documentLink":"/document/558067","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=558067","pdfSize":"813KB"},"title":"The Illinois Aggressive Coma Multiprocessor project (I-ACOMA)"},{"order":"19","displayText":"Chengzhong Xu, \"Effects of parallelism degree on run-time parallelization of loops\", <i>System Sciences 1998. Proceedings of the Thirty-First Hawaii International Conference on</i>, vol. 7, pp. 86-95 vol.7, 1998.","links":{"documentLink":"/document/649182","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=649182","pdfSize":"1015KB"},"title":"Effects of parallelism degree on run-time parallelization of loops"},{"order":"20","displayText":"Tsung-Chuan Huang, Po-Hsueh Hsu, Tze-Nan Sheng, \"Efficient run-time scheduling for parallelizing partially parallel loops\", <i>Algorithms and Architectures for Parallel Processing 1997. ICAPP 97. 1997 3rd International Conference on</i>, pp. 397-403, 1997.","links":{"documentLink":"/document/651508","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=651508","pdfSize":"283KB"},"title":"Efficient run-time scheduling for parallelizing partially parallel loops"},{"order":"21","displayText":"A. Zaafrani, M.R. Ito, \"Parallel Region Execution of Loops with Irregular Dependencies\", <i>Parallel Processing 1994. ICPP 1994 Volume 2. International Conference on</i>, vol. 2, pp. 11-19, 1994.","links":{"documentLink":"/document/5727755","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=5727755","pdfSize":"575KB"},"title":"Parallel Region Execution of Loops with Irregular Dependencies"},{"order":"22","displayText":"M.J. Martin, D.E. Singh, J. Tourino, F.F. Rivera, \"Exploiting locality in the run-time parallelization of irregular loops\", <i>Parallel Processing 2002. Proceedings. International Conference on</i>, pp. 27-34, 2002.","links":{"documentLink":"/document/1040856","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=1040856","pdfSize":"329KB"},"title":"Exploiting locality in the run-time parallelization of irregular loops"},{"order":"23","displayText":"Guiming Wu, Miao Wang, Yong Dou, Fei Xia, \"Exploiting Fine-Grained Pipeline Parallelism for Wavefront Computations on Multicore Platforms\", <i>Parallel Processing Workshops 2009. ICPPW '09. International Conference on</i>, pp. 402-408, 2009.","links":{"documentLink":"/document/5364504","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=5364504","pdfSize":"521KB"},"title":"Exploiting Fine-Grained Pipeline Parallelism for Wavefront Computations on Multicore Platforms"},{"order":"24","displayText":"Jin Lin, Xinmin Tian, John Ng, \"Mis-speculation-Driven Compiler Framework for Aggressive Loop Automatic Parallelization\", <i>Parallel and Distributed Processing Symposium Workshops & PhD Forum (IPDPSW) 2013 IEEE 27th International</i>, pp. 1159-1168, 2013.","links":{"documentLink":"/document/6651002","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=6651002","pdfSize":"255KB"},"title":"Mis-speculation-Driven Compiler Framework for Aggressive Loop Automatic Parallelization"},{"order":"25","displayText":"Rong-Yuh Hwang, \"An efficient technique of instruction scheduling on a superscalar-based multiprocessor\", <i>Parallel Processing Symposium 1997. Proceedings. 11th International</i>, pp. 33-38, 1997.","links":{"documentLink":"/document/580840","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=580840","pdfSize":"601KB"},"title":"An efficient technique of instruction scheduling on a superscalar-based multiprocessor"},{"order":"26","displayText":"Chengzhong Xu, V. Chaudhary, \"Time-stamping algorithms for parallelization of loops at run-time\", <i>Parallel Processing Symposium 1997. Proceedings. 11th International</i>, pp. 443-450, 1997.","links":{"documentLink":"/document/580939","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=580939","pdfSize":"827KB"},"title":"Time-stamping algorithms for parallelization of loops at run-time"},{"order":"27","displayText":"Hong-Men Su, Pen-Chung Yew, \"On Data Synchronization For Multiprocessors\", <i>Computer Architecture 1989. The 16th Annual International Symposium on</i>, pp. 416-423, 1989.","links":{"documentLink":"/document/714582","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=714582","pdfSize":"715KB"},"title":"On Data Synchronization For Multiprocessors"},{"order":"28","displayText":"R.H. Saavedra, Daeyeon Park, \"Improving the effectiveness of software prefetching with adaptive executions\", <i>Parallel Architectures and Compilation Techniques 1996. Proceedings of the 1996 Conference on</i>, pp. 68-78, 1996.","links":{"documentLink":"/document/552556","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=552556","pdfSize":"1407KB"},"title":"Improving the effectiveness of software prefetching with adaptive executions"},{"order":"29","displayText":"R. Rajamony, A.L. Cox, \"Optimally synchronizing DOACROSS loops on shared memory multiprocessors\", <i>Parallel Architectures and Compilation Techniques. 1997. Proceedings. 1997 International Conference on</i>, pp. 214-224, 1997.","links":{"documentLink":"/document/644017","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=644017","pdfSize":"1195KB"},"title":"Optimally synchronizing DOACROSS loops on shared memory multiprocessors"},{"order":"30","displayText":"Jaejin Lee, D.A. Padua, \"Hiding relaxed memory consistency with compilers\", <i>Parallel Architectures and Compilation Techniques 2000. Proceedings. International Conference on</i>, pp. 111-122, 2000.","links":{"documentLink":"/document/888336","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=888336","pdfSize":"1084KB"},"title":"Hiding relaxed memory consistency with compilers"}],"nonIeee":[{"order":"1","displayText":"Pedro C. Diniz, Martin C. Rinard, \"Synchronization transformations for parallel computing\", <i>Concurrency: Practice and Experience</i>, vol. 11, pp. 773, 1999.","links":{"crossRefLink":"https://doi.org/10.1002/(SICI)1096-9128(199911)11:13<773::AID-CPE453>3.0.CO;2-5"},"title":"Synchronization transformations for parallel computing"},{"order":"2","displayText":"Rudolf Eigenmann, Jay Hoeflinger, Greg Jaxon, Zhiyuan Li, David Padua, \"Restructuring Fortran programs for Cedar\", <i>Concurrency: Practice and Experience</i>, vol. 5, pp. 553, 1993.","links":{"crossRefLink":"https://doi.org/10.1002/cpe.4330050704"},"title":"Restructuring Fortran programs for Cedar"},{"order":"3","displayText":"Pedro C. Diniz, Martin C. Rinard, \"Lock Coarsening: Eliminating Lock Overhead in Automatically Parallelized Object-Based Programs\", <i>Journal of Parallel and Distributed Computing</i>, vol. 49, pp. 218, 1998.","links":{"crossRefLink":"https://doi.org/10.1006/jpdc.1998.1441"},"title":"Lock Coarsening: Eliminating Lock Overhead in Automatically Parallelized Object-Based Programs"},{"order":"4","displayText":"Wlodzimierz Bielecki, Marek Palkowski, <i>Facing the Multicore - Challenge II</i>, vol. 7174, pp. 72, 2012.","links":{"crossRefLink":"https://doi.org/10.1007/978-3-642-30397-5_7"},"title":""},{"order":"5","displayText":"Rajiv Gupta, Sunah Lee, \"Exploiting parallelism on a fine-grained MIMD architecture based upon channel queues\", <i>International Journal of Parallel Programming</i>, vol. 21, pp. 169, 1992.","links":{"crossRefLink":"https://doi.org/10.1007/BF01408554"},"title":"Exploiting parallelism on a fine-grained MIMD architecture based upon channel queues"},{"order":"6","displayText":"James R. Larus, \"Compiling lisp programs for parallel execution\", <i>Lisp and Symbolic Computation</i>, vol. 4, pp. 29, 1991.","links":{"crossRefLink":"https://doi.org/10.1007/BF01806061"},"title":"Compiling lisp programs for parallel execution"},{"order":"7","displayText":"Williams Ludwell Harrison, \"The interprocedural analysis and automatic parallelization of Scheme programs\", <i>LISP and Symbolic Computation</i>, vol. 2, pp. 179, 1989.","links":{"crossRefLink":"https://doi.org/10.1007/BF01808954"},"title":"The interprocedural analysis and automatic parallelization of Scheme programs"},{"order":"8","displayText":"Milind Girkar, Constantine D. Polychronopoulos, \"The hierarchical task graph as a universal intermediate representation\", <i>International Journal of Parallel Programming</i>, vol. 22, pp. 519, 1994.","links":{"crossRefLink":"https://doi.org/10.1007/BF02577777"},"title":"The hierarchical task graph as a universal intermediate representation"},{"order":"9","displayText":"Lawrence Rauchwerger, Nancy M. Amato, David A. Padua, \"A scalable method for run-time loop parallelization\", <i>International Journal of Parallel Programming</i>, vol. 23, pp. 537, 1995.","links":{"crossRefLink":"https://doi.org/10.1007/BF02577866"},"title":"A scalable method for run-time loop parallelization"},{"order":"10","displayText":"Heng-Yi Chao, Mary P. Harper, \"Minimizing redundant dependencies and interprocessor synchronizations\", <i>International Journal of Parallel Programming</i>, vol. 23, pp. 245, 1995.","links":{"crossRefLink":"https://doi.org/10.1007/BF02577868"},"title":"Minimizing redundant dependencies and interprocessor synchronizations"},{"order":"11","displayText":"Wayne Kelly, William Pugh, Evan Rosser, Tatiana Shpeisman, \"Transitive Closure of Infinite Graphs and Its Applications\", <i>International Journal of Parallel Programming</i>, vol. 24, pp. 579, 1996.","links":{"crossRefLink":"https://doi.org/10.1007/BF03356760"},"title":"Transitive Closure of Infinite Graphs and Its Applications"},{"order":"12","displayText":"Li Xiao, Xiaodong Zhang, Zhengqian Kuang, Baiming Feng, Jichang Kang, \"Auto-CFD-NOW: A pre-compiler for effectively parallelizing CFD applications on networks of workstations\", <i>The Journal of Supercomputing</i>, vol. 38, pp. 189, 2006.","links":{"crossRefLink":"https://doi.org/10.1007/s11227-006-8324-z"},"title":"Auto-CFD-NOW: A pre-compiler for effectively parallelizing CFD applications on networks of workstations"},{"order":"13","displayText":"Yu-Hur Chou, Cheng-Hsien Tung, Reda Ammar, \"Guidelines for choosing self-scheduling orders on multiprocessors\", <i>Journal of Systems and Software</i>, vol. 26, pp. 245, 1994.","links":{"crossRefLink":"https://doi.org/10.1016/0164-1212(94)90015-9"},"title":"Guidelines for choosing self-scheduling orders on multiprocessors"},{"order":"14","displayText":"L. De Maeyer, A. Di Nicola, R. Maetche, C. von der Malsburg, L. Wiskott, \"An experimental multiprocessor system for distributed parallel computations\", <i>Microprocessing and Microprogramming</i>, vol. 26, pp. 305, 1990.","links":{"crossRefLink":"https://doi.org/10.1016/0165-6074(90)90330-C"},"title":"An experimental multiprocessor system for distributed parallel computations"},{"order":"15","displayText":"Z Szczerbi\u0144ski, \"Optimal data dependence chaining in parallel loops\", <i>Microprocessing and Microprogramming</i>, vol. 38, pp. 437, 1993.","links":{"crossRefLink":"https://doi.org/10.1016/0165-6074(93)90179-O"},"title":"Optimal data dependence chaining in parallel loops"},{"order":"16","displayText":"David A Padua, \"Problem-solving environments for parallel computers\", <i>Future Generation Computer Systems</i>, vol. 7, pp. 221, 1992.","links":{"crossRefLink":"https://doi.org/10.1016/0167-739X(92)90009-Z"},"title":"Problem-solving environments for parallel computers"},{"order":"17","displayText":"John B. Andrews, Constantine D. Polychronopoulos, \"An analytical approach to performance/ cost modeling of parallel computers\", <i>Journal of Parallel and Distributed Computing</i>, vol. 12, pp. 343, 1991.","links":{"crossRefLink":"https://doi.org/10.1016/0743-7315(91)90005-T"},"title":"An analytical approach to performance/ cost modeling of parallel computers"},{"order":"18","displayText":"Tsung-Chuan Huang, Po-Hsueh Hsu, \"A practical run-time technique for exploiting loop-level parallelism\", <i>Journal of Systems and Software</i>, vol. 54, pp. 259, 2000.","links":{"crossRefLink":"https://doi.org/10.1016/S0164-1212(00)00060-1"},"title":"A practical run-time technique for exploiting loop-level parallelism"},{"order":"19","displayText":"E.A. St\u00f6hr, M.F.P. O''Boyle, \"First Fast Sink: A compiler algorithm for barrier placement optimisation\", <i>Future Generation Computer Systems</i>, vol. 13, pp. 397, 1998.","links":{"crossRefLink":"https://doi.org/10.1016/S0167-739X(97)00040-X"},"title":"First Fast Sink: A compiler algorithm for barrier placement optimisation"},{"order":"20","displayText":"Lawrence Rauchwerger, \"Run-time parallelization: Its time has come\", <i>Parallel Computing</i>, vol. 24, pp. 527, 1998.","links":{"crossRefLink":"https://doi.org/10.1016/S0167-8191(98)00024-6"},"title":"Run-time parallelization: Its time has come"},{"order":"21","displayText":"Wlodzimierz Bielecki, Marek Palkowski, Tomasz Klimek, \"Free scheduling for statement instances of parameterized arbitrarily nested affine loops\", <i>Parallel Computing</i>, vol. 38, pp. 518, 2012.","links":{"crossRefLink":"https://doi.org/10.1016/j.parco.2012.06.001"},"title":"Free scheduling for statement instances of parameterized arbitrarily nested affine loops"},{"order":"22","displayText":"Alvaro Estebanez, Diego R. Llanos, Arturo Gonzalez-Escribano, \"A Survey on Thread-Level Speculation Techniques\", <i>ACM Computing Surveys (CSUR)</i>, vol. 49, pp. 1, 2016.","links":{"documentLink":"/document/7604437","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=7604437"},"title":"A Survey on Thread-Level Speculation Techniques"},{"order":"23","displayText":"<i>Fundamentals of Multicore Software Development</i>, pp. 143, 2011.","links":{"crossRefLink":"https://doi.org/10.1201/b11417-14"},"title":""},{"order":"24","displayText":"Samuel P. Midkiff, \"Automatic Parallelization: An Overview of Fundamental Compiler Techniques\", <i>Synthesis Lectures on Computer Architecture</i>, vol. 7, pp. 1, 2012.","links":{"crossRefLink":"https://doi.org/10.2200/S00340ED1V01Y201201CAC019"},"title":"Automatic Parallelization: An Overview of Fundamental Compiler Techniques"},{"order":"25","displayText":"Constantine D. Polychronopoulos, \"Toward auto-scheduling compilers\", <i>The Journal of Supercomputing</i>, vol. 2, pp. 297, 1988.","links":{"crossRefLink":"https://doi.org/10.1007/BF00129782"},"title":"Toward auto-scheduling compilers"},{"order":"26","displayText":"Tsung-Chuan Huang, Po-Hsueh Hsu, <i>Languages and Compilers for Parallel Computing</i>, vol. 1366, pp. 177, 1998.","links":{"crossRefLink":"https://doi.org/10.1007/BFb0032691"},"title":""},{"order":"27","displayText":"Cristina Barrado, Jes\u00fas Labarta, Patricia Borensztejn, <i>PARLE'94 Parallel Architectures and Languages Europe</i>, vol. 817, pp. 565, 1994.","links":{"crossRefLink":"https://doi.org/10.1007/3-540-58184-7_131"},"title":""},{"order":"28","displayText":"Jun Shirako, Priya Unnikrishnan, Sanjay Chatterjee, Kelvin Li, Vivek Sarkar, <i>OpenMP in the Era of Low Power Devices and Accelerators</i>, vol. 8122, pp. 30, 2013.","links":{"crossRefLink":"https://doi.org/10.1007/978-3-642-40698-0_3"},"title":""},{"order":"29","displayText":"Sundeep Prakash, Maneesh Dhagat, Rajive Bagrodia, <i>Languages and Compilers for Parallel Computing</i>, vol. 768, pp. 76, 1994.","links":{"crossRefLink":"https://doi.org/10.1007/3-540-57659-2_5"},"title":""},{"order":"30","displayText":"V. Prasad Krothapalli, Thulasiraman Jeyaraman, Mark Giesbrecht, <i>Parallel Algorithms for Irregularly Structured Problems</i>, vol. 980, pp. 75, 1995.","links":{"crossRefLink":"https://doi.org/10.1007/3-540-60321-2_5"},"title":""}]},"formulaStrippedArticleTitle":"Compiler Algorithms for Synchronization","nonIeeeCitationCount":"64","contentTypeDisplay":"Journals","patentCitationCount":"9","mlTime":"PT0.691867S","lastupdate":"2021-12-18","title":"Compiler Algorithms for Synchronization","contentType":"periodicals","ieeeCitationCount":"46","publicationNumber":"12"},{"_id":5009500,"paperCitations":{"ieee":[{"order":"1","displayText":"L. Sawalha, M.P. Tull, R.D. Barnes, \"Hardware thread-context switching\", <i>Electronics Letters</i>, vol. 49, no. 6, pp. 389-391, 2013.","links":{"crossRefLink":"https://doi.org/10.1049/el.2012.2887","pdfSize":"194KB"},"title":"Hardware thread-context switching"},{"order":"2","displayText":"H.C. Torng, M. Day, \"Interrupt handling for out-of-order execution processors\", <i>Computers IEEE Transactions on</i>, vol. 42, no. 1, pp. 122-127, 1993.","links":{"documentLink":"/document/192223","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=192223","pdfSize":"648KB"},"title":"Interrupt handling for out-of-order execution processors"},{"order":"3","displayText":"W.W. Hwu, P.P. Chang, \"Efficient instruction sequencing with inline target insertion\", <i>Computers IEEE Transactions on</i>, vol. 41, no. 12, pp. 1537-1551, 1992.","links":{"documentLink":"/document/214662","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=214662","pdfSize":"1300KB"},"title":"Efficient instruction sequencing with inline target insertion"},{"order":"4","displayText":"G.S. Sohi, \"Instruction issue logic for high-performance interruptible multiple functional unit pipelined computers\", <i>Computers IEEE Transactions on</i>, vol. 39, no. 3, pp. 349-359, 1990.","links":{"documentLink":"/document/48865","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=48865","pdfSize":"1163KB"},"title":"Instruction issue logic for high-performance, interruptible, multiple functional unit, pipelined computers"},{"order":"5","displayText":"M.C. Merten, A.R. Trick, R.D. Barnes, E.M. Nystrom, C.N. George, J.C. Gyllenhaal, W.-M.W. Hwu, \"An architectural framework for runtime optimization\", <i>Computers IEEE Transactions on</i>, vol. 50, no. 6, pp. 567-589, 2001.","links":{"documentLink":"/document/931894","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=931894","pdfSize":"3803KB"},"title":"An architectural framework for runtime optimization"},{"order":"6","displayText":"W. Walker, H.G. Cragon, \"Interrupt processing in concurrent processors\", <i>Computer</i>, vol. 28, no. 6, pp. 36-46, 1995.","links":{"documentLink":"/document/386984","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=386984","pdfSize":"955KB"},"title":"Interrupt processing in concurrent processors"},{"order":"7","displayText":"G.A. Uvieghara, W.W. Hwu, Y. Nakagome, D.-K. Jeong, D.D. Lee, D.A. Hodges, Y.N. Patt, \"An experimental single-chip data flow CPU\", <i>Solid-State Circuits IEEE Journal of</i>, vol. 27, no. 1, pp. 17-28, 1992.","links":{"documentLink":"/document/109554","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=109554","pdfSize":"1295KB"},"title":"An experimental single-chip data flow CPU"},{"order":"8","displayText":"T. Williams, N. Patkar, G. Shen, \"SPARC64: a 64-b 64-active-instruction out-of-order-execution MCM processor\", <i>Solid-State Circuits IEEE Journal of</i>, vol. 30, no. 11, pp. 1215-1226, 1995.","links":{"documentLink":"/document/475709","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=475709","pdfSize":"1814KB"},"title":"SPARC64: a 64-b 64-active-instruction out-of-order-execution MCM processor"},{"order":"9","displayText":"V. Popescu, M. Schultz, J. Spracklen, G. Gibson, B. Lightner, D. Isaman, \"The Metaflow architecture\", <i>Micro IEEE</i>, vol. 11, no. 3, pp. 10-13, 1991.","links":{"documentLink":"/document/87564","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=87564","pdfSize":"1403KB"},"title":"The Metaflow architecture"},{"order":"10","displayText":"M.H. Samadzadeh, L.E. Garalnabi, \"Hardware/software cost analysis of interrupt processing strategies\", <i>Micro IEEE</i>, vol. 21, no. 3, pp. 69-76, 2001.","links":{"documentLink":"/document/928766","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=928766","pdfSize":"102KB"},"title":"Hardware/software cost analysis of interrupt processing strategies"},{"order":"11","displayText":"J.E. Smith, G.S. Sohi, \"The microarchitecture of superscalar processors\", <i>Proceedings of the IEEE</i>, vol. 83, no. 12, pp. 1609-1624, 1995.","links":{"documentLink":"/document/476078","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=476078","pdfSize":"2068KB"},"title":"The microarchitecture of superscalar processors"},{"order":"12","displayText":"A. Moshovos, G.S. Sohi, \"Microarchitectural innovations: boosting microprocessor performance beyond semiconductor technology scaling\", <i>Proceedings of the IEEE</i>, vol. 89, no. 11, pp. 1560-1575, 2001.","links":{"documentLink":"/document/964438","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=964438","pdfSize":"195KB"},"title":"Microarchitectural innovations: boosting microprocessor performance beyond semiconductor technology scaling"},{"order":"13","displayText":"K.-L. Wu, W.K. Fuchs, J.H. Patel, \"Error recovery in shared memory multiprocessors using private caches\", <i>Parallel and Distributed Systems IEEE Transactions on</i>, vol. 1, no. 2, pp. 231-240, 1990.","links":{"documentLink":"/document/80134","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=80134","pdfSize":"985KB"},"title":"Error recovery in shared memory multiprocessors using private caches"},{"order":"14","displayText":"Shyh-Kwei Chen, W.K. Fuchs, \"Compiler-assisted multiple instruction word retry for VLIW architectures\", <i>Parallel and Distributed Systems IEEE Transactions on</i>, vol. 12, no. 12, pp. 1293-1304, 2001.","links":{"documentLink":"/document/970564","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=970564","pdfSize":"3043KB"},"title":"Compiler-assisted multiple instruction word retry for VLIW architectures"},{"order":"15","displayText":"T.H.-Y. Meng, R.W. Brodersen, D.G. Messerschmitt, \"Asynchronous design for programmable digital signal processors\", <i>Signal Processing IEEE Transactions on</i>, vol. 39, no. 4, pp. 939-952, 1991.","links":{"documentLink":"/document/80917","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=80917","pdfSize":"1614KB"},"title":"Asynchronous design for programmable digital signal processors"},{"order":"16","displayText":"N. Patkar, A. Katsuno, S. Li, T. Maruyama, S. Savkar, M. Simone, G. Shen, R. Swami, D. Tovey, \"Microarchitecture of HaL's CPU\", <i>Compcon '95.'Technologies for the Information Superhighway' Digest of Papers.</i>, pp. 259-266, 1995.","links":{"documentLink":"/document/512394","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=512394","pdfSize":"655KB"},"title":"Microarchitecture of HaL's CPU"},{"order":"17","displayText":"M. Franklin, \"A study of time redundant fault tolerance techniques for superscalar processors\", <i>Defect and Fault Tolerance in VLSI Systems 1995. Proceedings. 1995 IEEE International Workshop on</i>, pp. 207-215, 1995.","links":{"documentLink":"/document/476954","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=476954","pdfSize":"569KB"},"title":"A study of time redundant fault tolerance techniques for superscalar processors"},{"order":"18","displayText":"P.V.C. Caironi, L. Mezzalira, M. Sami, \"Context reorder buffer: an architectural support for real-time processing on RISC architectures\", <i>Real-Time Systems 1996. Proceedings of the Eighth Euromicro Workshop on</i>, pp. 262-270, 1996.","links":{"documentLink":"/document/557937","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=557937","pdfSize":"1009KB"},"title":"Context reorder buffer: an architectural support for real-time processing on RISC architectures"},{"order":"19","displayText":"N.J. Alewine, S.-K. Chen, C.-C. Li, W.K. Fuchs, W.-M. Hwu, \"Branch recovery with compiler-assisted multiple instruction retry\", <i>Fault-Tolerant Computing 1992. FTCS-22. Digest of Papers. Twenty-Second International Symposium on</i>, pp. 66-73, 1992.","links":{"documentLink":"/document/243614","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=243614","pdfSize":"489KB"},"title":"Branch recovery with compiler-assisted multiple instruction retry"},{"order":"20","displayText":"M. Franklin, \"Incorporating fault tolerance in superscalar processors\", <i>High Performance Computing 1996. Proceedings. 3rd International Conference on</i>, pp. 301-306, 1996.","links":{"documentLink":"/document/565839","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=565839","pdfSize":"637KB"},"title":"Incorporating fault tolerance in superscalar processors"},{"order":"21","displayText":"Kim, Karri, Potkonjak, \"Micro-preemption synthesis: an enabling mechanism for multi-task VLSI systems\", <i>Computer-Aided Design 1997. Digest of Technical Papers. 1997 IEEE/ACM International Conference on</i>, pp. 33-38, 1997.","links":{"documentLink":"/document/643272","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=643272","pdfSize":"638KB"},"title":"Micro-preemption synthesis: an enabling mechanism for multi-task VLSI systems"},{"order":"22","displayText":"C.-J. Wang, F. Emnett, \"Area and performance comparison of pipelined RISC processors implementing different precise interrupt methods\", <i>Computer Design: VLSI in Computers and Processors 1993. ICCD '93. Proceedings. 1993 IEEE International Conference on</i>, pp. 102-105, 1993.","links":{"documentLink":"/document/393397","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=393397","pdfSize":"447KB"},"title":"Area and performance comparison of pipelined RISC processors implementing different precise interrupt methods"},{"order":"23","displayText":"Wenjiang Li, Song Zhang, Xiong Jiang, Yaohui Zhang, \"A 5-stage pipelined embedded processor with optimized handling exception\", <i>Computer Science and Network Technology (ICCSNT) 2011 International Conference on</i>, vol. 4, pp. 2773-2777, 2011.","links":{"documentLink":"/document/6182539","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=6182539","pdfSize":"2023KB"},"title":"A 5-stage pipelined embedded processor with optimized handling exception"},{"order":"24","displayText":"Tse-Yu Yeh, Y.N. Patt, \"Alternative Implementations of Two-Level Adaptive Branch Prediction\", <i>Computer Architecture 1992. Proceedings. The 19th Annual International Symposium on</i>, pp. 124-134, 1992.","links":{"documentLink":"/document/753310","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=753310","pdfSize":"1027KB"},"title":"Alternative Implementations of Two-Level Adaptive Branch Prediction"},{"order":"25","displayText":"D.N. Pnevmatikatos, G.S. Sohi, \"Guarded execution and branch prediction in dynamic ILP processors\", <i>Computer Architecture 1994. Proceedings the 21st Annual International Symposium on</i>, pp. 120-129, 1994.","links":{"documentLink":"/document/288156","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=288156","pdfSize":"1057KB"},"title":"Guarded execution and branch prediction in dynamic ILP processors"},{"order":"26","displayText":"S.W. Melvin, M.C. Shebanow, Y.N. Patt, \"Hardware Support For Large Atomic Units in Dynamically Scheduled Machines\", <i>Microprogramming and Microarchitecture 1988. Proceeding of the 21st Annual Workshop on</i>, pp. 60-63, 1988.","links":{"documentLink":"/document/639255","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=639255","pdfSize":"297KB"},"title":"Hardware Support For Large Atomic Units in Dynamically Scheduled Machines"},{"order":"27","displayText":"M. Butler, Y. Patt, \"An Investigation Of The Performance Of Various Dynamic Scheduling Techniques\", <i>Microarchitecture 1992. MICRO 25. Proceedings of the 25th Annual International Symposium on</i>, pp. 1-9, 1992.","links":{"documentLink":"/document/696992","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=696992","pdfSize":"586KB"},"title":"An Investigation Of The Performance Of Various Dynamic Scheduling Techniques"},{"order":"28","displayText":"Tse-Yu Yeh, Y.N. Patt, \"A Comprehensive Instruction Fetch Mechanism For A Processor Supporting Speculative Execution\", <i>Microarchitecture 1992. MICRO 25. Proceedings of the 25th Annual International Symposium on</i>, pp. 129-139, 1992.","links":{"documentLink":"/document/697009","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=697009","pdfSize":"910KB"},"title":"A Comprehensive Instruction Fetch Mechanism For A Processor Supporting Speculative Execution"},{"order":"29","displayText":"H. Dwyer, H.C. Torng, \"An Out-of-order Superscalar Processor With Speculative Execution And Fast Precise Interrupts\", <i>Microarchitecture 1992. MICRO 25. Proceedings of the 25th Annual International Symposium on</i>, pp. 272-281, 1992.","links":{"documentLink":"/document/697031","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=697031","pdfSize":"721KB"},"title":"An Out-of-order Superscalar Processor With Speculative Execution And Fast, Precise Interrupts"},{"order":"30","displayText":"Alessandra Costa, Alessandro De Gloria, Paolo Faraboschi, Mauro Olivieri, \"An analysis of dynamic scheduling techniques for symbolic applications\", <i>Microarchitecture 1993. Proceedings of the 26th Annual International Symposium on</i>, pp. 185-191, 1993.","links":{"documentLink":"/document/282754","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=282754","pdfSize":"1282KB"},"title":"An analysis of dynamic scheduling techniques for symbolic applications"}],"nonIeee":[{"order":"1","displayText":"Thomas M. Conte, <i>Wiley Encyclopedia of Electrical and Electronics Engineering</i>, 1999.","links":{"crossRefLink":"https://doi.org/10.1002/047134608X.W5710"},"title":""},{"order":"2","displayText":"Nitin Navale, Erica Lundgren, Nicholas P. Carter, \"A magnetoelectronic register file cell for a self-checkpointing microprocessor\", <i>International Journal of Circuit Theory and Applications</i>, vol. 35, pp. 371, 2007.","links":{"crossRefLink":"https://doi.org/10.1002/cta.406"},"title":"A magnetoelectronic register file cell for a self-checkpointing microprocessor"},{"order":"3","displayText":"Shyh-Kwei Chen, Neal J. Alewine, W. Kent Fuchs, Wen-Mei W. Hwu, \"Incremental compiler transformations for multiple instruction retry\", <i>Software: Practice and Experience</i>, vol. 24, pp. 1179, 1994.","links":{"crossRefLink":"https://doi.org/10.1002/spe.4380241206"},"title":"Incremental compiler transformations for multiple instruction retry"},{"order":"4","displayText":"B. Ramakrishna Rau, Joseph A. Fisher, \"Instruction-level parallel processing: History overview and perspective\", <i>The Journal of Supercomputing</i>, vol. 7, pp. 9, 1993.","links":{"crossRefLink":"https://doi.org/10.1007/BF01205181"},"title":"Instruction-level parallel processing: History, overview, and perspective"},{"order":"5","displayText":"<i>Embedded Computing</i>, pp. 631, 2005.","links":{"crossRefLink":"https://doi.org/10.1016/B978-155860766-8/50018-7"},"title":""},{"order":"6","displayText":"Tomer Karin, Shlomo Weiss, \"Programming Windows NT device drivers to operate non-interrupting embedded devices\", <i>Microprocessors and Microsystems</i>, vol. 28, pp. 27, 2004.","links":{"crossRefLink":"https://doi.org/10.1016/S0141-9331(03)00115-7"},"title":"Programming Windows NT device drivers to operate non-interrupting embedded devices"},{"order":"7","displayText":"M. Anton Ertl, Andreas Krall, <i>Compiler Construction</i>, vol. 786, pp. 158, 1994.","links":{"crossRefLink":"https://doi.org/10.1007/3-540-57877-3_11"},"title":""},{"order":"8","displayText":"Virginia Escuder, Ra\u00fal Dur\u00e1n, Rafael Rico, <i>High Performance Computing \u2013 HiPC 2007</i>, vol. 4873, pp. 119, 2007.","links":{"crossRefLink":"https://doi.org/10.1007/978-3-540-77220-0_15"},"title":""},{"order":"9","displayText":"Amos R. Omondi, <i>The Microarchitecture of Pipelined and Superscalar Computers</i>, pp. 219, 1999.","links":{"crossRefLink":"https://doi.org/10.1007/978-1-4757-2989-4_7"},"title":""},{"order":"10","displayText":"Morihiro Kuga, Kazuaki Murakami, Shinji Tomita, \"DSNS (dynamically-hazard-resolved statically-code-scheduled nonuniform superscalar): yet another superscalar processor architecture\", <i>ACM SIGARCH Computer Architecture News</i>, vol. 19, pp. 14, 1991.","links":{"documentLink":"/document/5808421","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=5808421"},"title":"DSNS (dynamically-hazard-resolved statically-code-scheduled, nonuniform superscalar): yet another superscalar processor architecture"},{"order":"11","displayText":"Amit Golander, Shlomo Weiss, \"Hiding the misprediction penalty of a resource-efficient high-performance processor\", <i>ACM Transactions on Architecture and Code Optimization (TACO)</i>, vol. 4, pp. 1, 2008.","links":{"documentLink":"/document/5859791","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=5859791"},"title":"Hiding the misprediction penalty of a resource-efficient high-performance processor"},{"order":"12","displayText":"Michael Butler, Tse-Yu Yeh, Yale Patt, Mitch Alsup, Hunter Scales, Michael Shebanow, \"Single instruction stream parallelism is greater than two\", <i>ACM SIGARCH Computer Architecture News</i>, vol. 19, pp. 276, 1991.","links":{"documentLink":"/document/5808382","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=5808382"},"title":"Single instruction stream parallelism is greater than two"},{"order":"13","displayText":"Rok Sosi&#269;, \"History cache: hardware support for reverse execution\", <i>ACM SIGARCH Computer Architecture News</i>, vol. 22, pp. 11, 1994.","links":{"documentLink":"/document/5807752","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=5807752"},"title":"History cache: hardware support for reverse execution"},{"order":"14","displayText":"Trung A. Diep, Christopher Nelson, John Paul Shen, \"Performance evaluation of the PowerPC 620 microarchitecture\", <i>ACM SIGARCH Computer Architecture News</i>, vol. 23, pp. 163, 1995.","links":{"documentLink":"/document/5808539","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=5808539"},"title":"Performance evaluation of the PowerPC 620 microarchitecture"},{"order":"15","displayText":"K. Murakami, N. Irie, S. Tomita, \"SIMP (Single Instruction stream/Multiple instruction Pipelining): a novel high-speed single-processor architecture\", <i>ACM SIGARCH Computer Architecture News</i>, vol. 17, pp. 78, 1989.","links":{"documentLink":"/document/5808192","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=5808192"},"title":"SIMP (Single Instruction stream/Multiple instruction Pipelining): a novel high-speed single-processor architecture"},{"order":"16","displayText":"Stamatis Vassiliadis, Bart Blaner, Richard J. Eickemeyer, \"On the attributes of the SCISM organization\", <i>ACM SIGARCH Computer Architecture News</i>, vol. 20, pp. 44, 1992.","links":{"documentLink":"/document/5793795","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=5793795"},"title":"On the attributes of the SCISM organization"},{"order":"17","displayText":"Richard M. Fujimoto, \"The virtual machine\", <i>ACM SIGARCH Computer Architecture News</i>, vol. 19, pp. 35, 1991.","links":{"documentLink":"/document/5808399","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=5808399"},"title":"The virtual machine"},{"order":"18","displayText":"D. N. Pnevmatikatos, G. S. Sohi, \"Guarded execution and branch prediction in dynamic ILP processors\", <i>ACM SIGARCH Computer Architecture News</i>, vol. 22, pp. 120, 1994.","links":{"documentLink":"/document/5807726","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=5807726"},"title":"Guarded execution and branch prediction in dynamic ILP processors"},{"order":"19","displayText":"Amit Golander, Shlomo Weiss, \"Checkpoint allocation and release\", <i>ACM Transactions on Architecture and Code Optimization (TACO)</i>, vol. 6, pp. 1, 2009.","links":{"documentLink":"/document/5859822","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=5859822"},"title":"Checkpoint allocation and release"},{"order":"20","displayText":"Ahmed S. Al-Zawawi, Vimal K. Reddy, Eric Rotenberg, Haitham H. Akkary, \"Transparent control independence (TCI)\", <i>ACM SIGARCH Computer Architecture News</i>, vol. 35, pp. 448, 2007.","links":{"documentLink":"/document/5809324","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=5809324"},"title":"Transparent control independence (TCI)"},{"order":"21","displayText":"Tse-Yu Yeh, Yale N. Patt, \"A comprehensive instruction fetch mechanism for a processor supporting speculative execution\", <i>ACM SIGMICRO Newsletter</i>, vol. 23, pp. 129, 1992.","links":{"documentLink":"/document/5845383","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=5845383"},"title":"A comprehensive instruction fetch mechanism for a processor supporting speculative execution"},{"order":"22","displayText":"Harry Dwyer, H. C. Torng, \"An out-of-order superscalar processor with speculative execution and fast precise interrupts\", <i>ACM SIGMICRO Newsletter</i>, vol. 23, pp. 272, 1992.","links":{"documentLink":"/document/5845405","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=5845405"},"title":"An out-of-order superscalar processor with speculative execution and fast, precise interrupts"},{"order":"23","displayText":"P.-H. Chang, W.-M. W. Hwu, \"Forward semantic: a compiler-assisted instruction fetch method for heavily pipelined processors\", <i>ACM SIGMICRO Newsletter</i>, vol. 20, pp. 188, 1989.","links":{"documentLink":"/document/5845333","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=5845333"},"title":"Forward semantic: a compiler-assisted instruction fetch method for heavily pipelined processors"},{"order":"24","displayText":"Michael Butler, Yale Patt, \"An investigation of the performance of various dynamic scheduling techniques\", <i>ACM SIGMICRO Newsletter</i>, vol. 23, pp. 1, 1992.","links":{"documentLink":"/document/5845366","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=5845366"},"title":"An investigation of the performance of various dynamic scheduling techniques"},{"order":"25","displayText":"Tse-Yu Yeh, Yale N. Patt, \"Alternative implementations of two-level adaptive branch prediction\", <i>ACM SIGARCH Computer Architecture News</i>, vol. 20, pp. 124, 1992.","links":{"documentLink":"/document/5793810","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=5793810"},"title":"Alternative implementations of two-level adaptive branch prediction"},{"order":"26","displayText":"<i>Microprocessor 4</i>, pp. 197, 2021.","links":{"crossRefLink":"https://doi.org/10.1002/9781119801979.refs"},"title":""}]},"formulaStrippedArticleTitle":"Checkpoint Repair for High-Performance Out-of-Order Execution Machines","nonIeeeCitationCount":"26","contentTypeDisplay":"Journals","patentCitationCount":"112","mlTime":"PT1.317263S","lastupdate":"2021-10-05","title":"Checkpoint Repair for High-Performance Out-of-Order Execution Machines","contentType":"periodicals","ieeeCitationCount":"45","publicationNumber":"12"},{"_id":5009502,"paperCitations":{"ieee":[{"order":"1","displayText":"K. Hwang, Z. Xu, \"Multipipeline networking for compound vector processing\", <i>Computers IEEE Transactions on</i>, vol. 37, no. 1, pp. 33-47, 1988.","links":{"documentLink":"/document/75149","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=75149","pdfSize":"1365KB"},"title":"Multipipeline networking for compound vector processing"},{"order":"2","displayText":"D.M. Nicol, D.R. O'Hallaron, \"Improved algorithms for mapping pipelined and parallel computations\", <i>Computers IEEE Transactions on</i>, vol. 40, no. 3, pp. 295-306, 1991.","links":{"documentLink":"/document/76406","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=76406","pdfSize":"1098KB"},"title":"Improved algorithms for mapping pipelined and parallel computations"},{"order":"3","displayText":"Lee Peizong, Z.M. Kedem, \"Synthesizing linear array algorithms from nested FOR loop algorithms\", <i>Computers IEEE Transactions on</i>, vol. 37, no. 12, pp. 1578-1598, 1988.","links":{"documentLink":"/document/9735","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=9735","pdfSize":"1986KB"},"title":"Synthesizing linear array algorithms from nested FOR loop algorithms"},{"order":"4","displayText":"J.A. Webb, \"Steps toward architecture-independent image processing\", <i>Computer</i>, vol. 25, no. 2, pp. 21-31, 1992.","links":{"documentLink":"/document/121472","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=121472","pdfSize":"1060KB"},"title":"Steps toward architecture-independent image processing"},{"order":"5","displayText":"R.W. Horst, \"Task-flow architecture for WSI parallel processing\", <i>Computer</i>, vol. 25, no. 4, pp. 10-18, 1992.","links":{"documentLink":"/document/129041","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=129041","pdfSize":"1748KB"},"title":"Task-flow architecture for WSI parallel processing"},{"order":"6","displayText":"M. Gokhale, W. Holmes, A. Kopser, S. Lucas, R. Minnich, D. Sweely, D. Lopresti, \"Building and using a highly parallel programmable logic array\", <i>Computer</i>, vol. 24, no. 1, pp. 81-89, 1991.","links":{"documentLink":"/document/67197","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=67197","pdfSize":"873KB"},"title":"Building and using a highly parallel programmable logic array"},{"order":"7","displayText":"D.S. Wills, J.M. Baker, H.H. Cat, S.M. Chai, L. Codrescu, J. Cruz-Rivera, J.C. Eble, A. Gentile, M.A. Hopper, W.S. Lacy, A. Lopez-Lagunas, P. May, S. Smith, T. Taha, \"Processing architectures for smart pixel systems\", <i>Selected Topics in Quantum Electronics IEEE Journal of</i>, vol. 2, no. 1, pp. 24-34, 1996.","links":{"documentLink":"/document/541872","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=541872","pdfSize":"3011KB"},"title":"Processing architectures for smart pixel systems"},{"order":"8","displayText":"U. Schmidt, K. Caesar, T. Himmel, \"Data-driven array processor for video signal processing\", <i>Consumer Electronics IEEE Transactions on</i>, vol. 36, no. 3, pp. 327-333, 1990.","links":{"documentLink":"/document/103139","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=103139","pdfSize":"699KB"},"title":"Data-driven array processor for video signal processing"},{"order":"9","displayText":"A.H.M. van Roermund, P.J. Snijder, H. Dijkstra, C.G. Hemeryck, C.M. Huizer, H.M.P. Schmitz, R.J. Sluijter, \"A general-purpose programmable video signal processor\", <i>Consumer Electronics IEEE Transactions on</i>, vol. 35, no. 3, pp. 249-258, 1989.","links":{"documentLink":"/document/44278","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=44278","pdfSize":"947KB"},"title":"A general-purpose programmable video signal processor"},{"order":"10","displayText":"H.M. Alnuweiri, V.K.P. Kumar, \"Optimal image computations on reduced VLSI architectures\", <i>Circuits and Systems IEEE Transactions on</i>, vol. 36, no. 10, pp. 1365-1375, 1989.","links":{"documentLink":"/document/44352","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=44352","pdfSize":"1336KB"},"title":"Optimal image computations on reduced VLSI architectures"},{"order":"11","displayText":"J.D. Crisman, J.A. Webb, \"The Warp machine on Navlab\", <i>Pattern Analysis and Machine Intelligence IEEE Transactions on</i>, vol. 13, no. 5, pp. 451-465, 1991.","links":{"documentLink":"/document/134044","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=134044","pdfSize":"1510KB"},"title":"The Warp machine on Navlab"},{"order":"12","displayText":"H.M. Alnuweiti, V.K. Prasanna, \"Parallel architectures and algorithms for image component labeling\", <i>Pattern Analysis and Machine Intelligence IEEE Transactions on</i>, vol. 14, no. 10, pp. 1014-1034, 1992.","links":{"documentLink":"/document/159904","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=159904","pdfSize":"2357KB"},"title":"Parallel architectures and algorithms for image component labeling"},{"order":"13","displayText":"U.A. Muller, B. Baumle, P. Kohler, A. Gunzinger, W. Guggenbuhl, \"Achieving supercomputer performane for neural net simulation with an array of digital signal processors\", <i>Micro IEEE</i>, vol. 12, no. 5, pp. 55-65, 1992.","links":{"documentLink":"/document/166714","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=166714","pdfSize":"4330KB"},"title":"Achieving supercomputer performane for neural net simulation with an array of digital signal processors"},{"order":"14","displayText":"P. Treleaven, M. Pacheco, M. Vellasco, \"VLSI architectures for neural networks\", <i>Micro IEEE</i>, vol. 9, no. 6, pp. 8-27, 1989.","links":{"documentLink":"/document/42984","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=42984","pdfSize":"2183KB"},"title":"VLSI architectures for neural networks"},{"order":"15","displayText":"U. Schmidt, K. Caesar, \"Datawave: a single-chip multiprocessor for video applications\", <i>Micro IEEE</i>, vol. 11, no. 3, pp. 22-25, 1991.","links":{"documentLink":"/document/87567","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=87567","pdfSize":"1430KB"},"title":"Datawave: a single-chip multiprocessor for video applications"},{"order":"16","displayText":"J.R. Orlando, S. Haykin, \"Real-time radar detection of iceberg shadows\", <i>Oceanic Engineering IEEE Journal of</i>, vol. 15, no. 2, pp. 112-118, 1990.","links":{"documentLink":"/document/50696","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=50696","pdfSize":"1049KB"},"title":"Real-time radar detection of iceberg shadows"},{"order":"17","displayText":"A. Krikelis, R.M. Lea, \"A modular massively parallel computing approach to image-related processing\", <i>Proceedings of the IEEE</i>, vol. 84, no. 7, pp. 988-1004, 1996.","links":{"documentLink":"/document/503299","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=503299","pdfSize":"5570KB"},"title":"A modular massively parallel computing approach to image-related processing"},{"order":"18","displayText":"C.C. Weems, C. Brown, J.A. Webb, T. Poggio, J.R. Kender, \"Parallel processing in the DARPA strategic computing vision program\", <i>IEEE Expert</i>, vol. 6, no. 5, pp. 23-38, 1991.","links":{"documentLink":"/document/97789","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=97789","pdfSize":"2287KB"},"title":"Parallel processing in the DARPA strategic computing vision program"},{"order":"19","displayText":"D. Sarkar, \"Cost and time-cost effectiveness of multiprocessing\", <i>Parallel and Distributed Systems IEEE Transactions on</i>, vol. 4, no. 6, pp. 704-712, 1993.","links":{"documentLink":"/document/242152","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=242152","pdfSize":"736KB"},"title":"Cost and time-cost effectiveness of multiprocessing"},{"order":"20","displayText":"A.N. Choudhary, J.H. Patel, N. Ahuja, \"NETRA: a hierarchical and partitionable architecture for computer vision systems\", <i>Parallel and Distributed Systems IEEE Transactions on</i>, vol. 4, no. 10, pp. 1092-1104, 1993.","links":{"documentLink":"/document/246071","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=246071","pdfSize":"1366KB"},"title":"NETRA: a hierarchical and partitionable architecture for computer vision systems"},{"order":"21","displayText":"A. Aiken, A. Nicolau, S. Novack, \"Resource-constrained software pipelining\", <i>Parallel and Distributed Systems IEEE Transactions on</i>, vol. 6, no. 12, pp. 1248-1270, 1995.","links":{"documentLink":"/document/476167","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=476167","pdfSize":"2849KB"},"title":"Resource-constrained software pipelining"},{"order":"22","displayText":"P. Steenkiste, \"Network-based multicomputers: a practical supercomputer architecture\", <i>Parallel and Distributed Systems IEEE Transactions on</i>, vol. 7, no. 8, pp. 861-875, 1996.","links":{"documentLink":"/document/532117","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=532117","pdfSize":"1965KB"},"title":"Network-based multicomputers: a practical supercomputer architecture"},{"order":"23","displayText":"K.N. Ganapathy, B.W. Wah, Chien-Wei Li, \"Designing a scalable processor array for recurrent computations\", <i>Parallel and Distributed Systems IEEE Transactions on</i>, vol. 8, no. 8, pp. 840-856, 1997.","links":{"documentLink":"/document/605770","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=605770","pdfSize":"620KB"},"title":"Designing a scalable processor array for recurrent computations"},{"order":"24","displayText":"D.R. O'Hallaron, \"Uniform approach for solving some classical problems on a linear array\", <i>Parallel and Distributed Systems IEEE Transactions on</i>, vol. 2, no. 2, pp. 236-241, 1991.","links":{"documentLink":"/document/89068","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=89068","pdfSize":"388KB"},"title":"Uniform approach for solving some classical problems on a linear array"},{"order":"25","displayText":"U.A. Muller, A. Gunzinger, W. Guggenbuhl, \"Fast neural net simulation with a DSP processor array\", <i>Neural Networks IEEE Transactions on</i>, vol. 6, no. 1, pp. 203-213, 1995.","links":{"documentLink":"/document/363436","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=363436","pdfSize":"1194KB"},"title":"Fast neural net simulation with a DSP processor array"},{"order":"26","displayText":"S. Haykin, C. Deng, \"Classification of radar clutter using neural networks\", <i>Neural Networks IEEE Transactions on</i>, vol. 2, no. 6, pp. 589-600, 1991.","links":{"documentLink":"/document/97936","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=97936","pdfSize":"920KB"},"title":"Classification of radar clutter using neural networks"},{"order":"27","displayText":"S. Okazaki, Y. Fujita, N. Yamashita, \"A compact real-time vision system using integrated memory array processor architecture\", <i>Circuits and Systems for Video Technology IEEE Transactions on</i>, vol. 5, no. 5, pp. 446-452, 1995.","links":{"documentLink":"/document/473557","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=473557","pdfSize":"814KB"},"title":"A compact real-time vision system using integrated memory array processor architecture"},{"order":"28","displayText":"P.R. Capello, A.J. Laub, \"Systolic computation of multivariable frequency response\", <i>Automatic Control IEEE Transactions on</i>, vol. 33, no. 6, pp. 550-558, 1988.","links":{"documentLink":"/document/1250","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=1250","pdfSize":"795KB"},"title":"Systolic computation of multivariable frequency response"},{"order":"29","displayText":"R.S. Baheti, D.R. O'Hallaron, H.R. Itzkowitz, \"Mapping extended Kalman filters onto linear arrays\", <i>Automatic Control IEEE Transactions on</i>, vol. 35, no. 12, pp. 1310-1319, 1990.","links":{"documentLink":"/document/61007","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=61007","pdfSize":"866KB"},"title":"Mapping extended Kalman filters onto linear arrays"},{"order":"30","displayText":"A.O. Barbir, J.L. Aravena, H. Barada, \"MATRIX MULTIPLICATION ARRAYS WITH FLEXIBLE COMPUTE TIME\", <i>Signals Systems and Computers 1990 Conference Record Twenty-Fourth Asilomar Conference on</i>, vol. 2, pp. 710, 1990.","links":{"documentLink":"/document/523431","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=523431","pdfSize":"495KB"},"title":"MATRIX MULTIPLICATION ARRAYS WITH FLEXIBLE COMPUTE TIME"}],"nonIeee":[{"order":"1","displayText":"Ian Watson, <i>Kirk-Othmer Encyclopedia of Chemical Technology</i>, 2000.","links":{"crossRefLink":"https://doi.org/10.1002/0471238961.0315131623012019.a01"},"title":""},{"order":"2","displayText":"L. R. Jarvis, \"The microcomputer and image analysis in diagnostic pathology\", <i>Microscopy Research and Technique</i>, vol. 21, pp. 292, 1992.","links":{"crossRefLink":"https://doi.org/10.1002/jemt.1070210406"},"title":"The microcomputer and image analysis in diagnostic pathology"},{"order":"3","displayText":"E. Clementi, S. Chin, G. Corongiu, J. H. Detrich, M. Dupuis, D. Folsom, G. C. Lie, D. Logan, V. Sonnad, \"Supercomputing and supercomputers for science and engineering in general and for chemistry and biosciences in particular\", <i>International Journal of Quantum Chemistry</i>, vol. 35, pp. 3, 1989.","links":{"crossRefLink":"https://doi.org/10.1002/qua.560350103"},"title":"Supercomputing and supercomputers for science and engineering in general and for chemistry and biosciences in particular"},{"order":"4","displayText":"Takashi Naritomi, Hirotomo Aso, Masayuki Kimura, \"A fast processor for 3-d device simulation using systolic arrays\", <i>Systems and Computers in Japan</i>, vol. 22, pp. 39, 1991.","links":{"crossRefLink":"https://doi.org/10.1002/scj.4690220105"},"title":"A fast processor for 3-d device simulation using systolic arrays"},{"order":"5","displayText":"Thomas Gross, Peter Steenkiste, \"Structured dataflow analysis for arrays and its use in an optimizing compiler\", <i>Software: Practice and Experience</i>, vol. 20, pp. 133, 1990.","links":{"crossRefLink":"https://doi.org/10.1002/spe.4380200203"},"title":"Structured dataflow analysis for arrays and its use in an optimizing compiler"},{"order":"6","displayText":"Christian Lengauer, \"Code generation for a systolic computer\", <i>Software: Practice and Experience</i>, vol. 20, pp. 261, 1990.","links":{"crossRefLink":"https://doi.org/10.1002/spe.4380200304"},"title":"Code generation for a systolic computer"},{"order":"7","displayText":"Jaime H. Moreno, Miguel E. Figueroa, Tomas Lang, \"Linear pseudosystolic array for partitioned matrix algorithms\", <i>Journal of VLSI signal processing systems for signal, image and video technology</i>, vol. 3, pp. 201, 1991.","links":{"crossRefLink":"https://doi.org/10.1007/BF00925831"},"title":"Linear pseudosystolic array for partitioned matrix algorithms"},{"order":"8","displayText":"T. C. Davies, D. Al-Khalili, V. Szwarc, \"A floating-point systolic array processing element with serial communication and built-in self-test\", <i>Journal of VLSI signal processing systems for signal, image and video technology</i>, vol. 8, pp. 241, 1994.","links":{"crossRefLink":"https://doi.org/10.1007/BF02106449"},"title":"A floating-point systolic array processing element with serial communication and built-in self-test"},{"order":"9","displayText":"P. R. Cappello, E. Gallopoulos, \u00c7. K. Ko\u00e7, \"Systolic computation of interpolating polynomials\", <i>Computing</i>, vol. 45, pp. 95, 1990.","links":{"crossRefLink":"https://doi.org/10.1007/BF02247877"},"title":"Systolic computation of interpolating polynomials"},{"order":"10","displayText":"Christian Lengauer, Michael Barnett, Duncan G. Hudson, \"Towards systolizing compilation\", <i>Distributed Computing</i>, vol. 5, pp. 7, 1991.","links":{"crossRefLink":"https://doi.org/10.1007/BF02311229"},"title":"Towards systolizing compilation"},{"order":"11","displayText":"D. Lavenier, F. Raimbault, P. Frison, \"I/O and computation overlap on SIMD systolic arrays\", <i>Journal of VLSI signal processing systems for signal, image and video technology</i>, vol. 9, pp. 153, 1995.","links":{"crossRefLink":"https://doi.org/10.1007/BF02407082"},"title":"I/O and computation overlap on SIMD systolic arrays"},{"order":"12","displayText":"Richard Hughey, Andrea Di Blas, \"Finding the Next Computational Model: Experience with the UCSC Kestrel\", <i>Journal of Signal Processing Systems</i>, vol. 53, pp. 171, 2008.","links":{"crossRefLink":"https://doi.org/10.1007/s11265-007-0130-1"},"title":"Finding the Next Computational Model: Experience with the UCSC Kestrel"},{"order":"13","displayText":"Philip Treleaven, Marley Vellasco, \"Neural computing overview\", <i>Computer Physics Communications</i>, vol. 57, pp. 543, 1989.","links":{"crossRefLink":"https://doi.org/10.1016/0010-4655(89)90284-1"},"title":"Neural computing overview"},{"order":"14","displayText":"Zen Chen, Shaw-Yin Lin, Yi-Yao Chen, \"A parallel architecture for probabilistic relaxation operations on images\", <i>Pattern Recognition</i>, vol. 23, pp. 637, 1990.","links":{"crossRefLink":"https://doi.org/10.1016/0031-3203(90)90039-N"},"title":"A parallel architecture for probabilistic relaxation operations on images"},{"order":"15","displayText":"Samir M Koriem, LM Patnaik, \"Performance of the node/link behaviour of multicomputer networks with input buffer limiting and channel contention\", <i>Computer Communications</i>, vol. 17, pp. 647, 1994.","links":{"crossRefLink":"https://doi.org/10.1016/0140-3664(94)90091-4"},"title":"Performance of the node/link behaviour of multicomputer networks with input buffer limiting and channel contention"},{"order":"16","displayText":"HT Kung, \"iWarp multicomputer with an embedded switching network\", <i>Microprocessors and Microsystems</i>, vol. 14, pp. 59, 1990.","links":{"crossRefLink":"https://doi.org/10.1016/0141-9331(90)90014-M"},"title":"iWarp multicomputer with an embedded switching network"},{"order":"17","displayText":"S Cavalieri, A Di Stefano, O Mirabella, \"Artificial neural networks on a reconfigurable fault-tolerant multi-processor system\", <i>Microprocessors and Microsystems</i>, vol. 18, pp. 331, 1994.","links":{"crossRefLink":"https://doi.org/10.1016/0141-9331(94)90048-5"},"title":"Artificial neural networks on a reconfigurable, fault-tolerant, multi-processor system"},{"order":"18","displayText":"Vincent Van Dongen, \"Mapping uniform recurrences onto small size arrays\", <i>Future Generation Computer Systems</i>, vol. 8, pp. 349, 1992.","links":{"crossRefLink":"https://doi.org/10.1016/0167-739X(92)90068-M"},"title":"Mapping uniform recurrences onto small size arrays"},{"order":"19","displayText":"G.W. Stewart, \"Communication and matrix computations on large message passing systems\", <i>Parallel Computing</i>, vol. 16, pp. 27, 1990.","links":{"crossRefLink":"https://doi.org/10.1016/0167-8191(90)90156-4"},"title":"Communication and matrix computations on large message passing systems"},{"order":"20","displayText":"M Gu\u0161ev, D.J Evans, \"VLSI processor array IPS cells\", <i>Parallel Computing</i>, vol. 18, pp. 997, 1992.","links":{"crossRefLink":"https://doi.org/10.1016/0167-8191(92)90013-W"},"title":"VLSI processor array IPS cells"},{"order":"21","displayText":"Daniel Audet, Yvon Savaria, Jean-Louis Houle, \"Performance improvements to VLSI parallel systems using dynamic concatenation of processing resources\", <i>Parallel Computing</i>, vol. 18, pp. 149, 1992.","links":{"crossRefLink":"https://doi.org/10.1016/0167-8191(92)90074-H"},"title":"Performance improvements to VLSI parallel systems, using dynamic concatenation of processing resources"},{"order":"22","displayText":"\u00c7etin Kaya Ko\u00e7, Peter Cappello, \"Systolic arrays for integer Chinese remaindering\", <i>Parallel Computing</i>, vol. 19, pp. 1303, 1993.","links":{"crossRefLink":"https://doi.org/10.1016/0167-8191(93)90033-H"},"title":"Systolic arrays for integer Chinese remaindering"},{"order":"23","displayText":"M. Annaratone, G. Zur Bonsen, M. Fillo, M. Halbherr, R. R\u00fchl, P. Steiner, M. Viredaz, \"An overview of the K2 project\", <i>Physics Reports</i>, vol. 207, pp. 333, 1991.","links":{"crossRefLink":"https://doi.org/10.1016/0370-1573(91)90151-B"},"title":"An overview of the K2 project"},{"order":"24","displayText":"Ping-Sheng Tseng, \"A systolic array parallelizing compiler\", <i>Journal of Parallel and Distributed Computing</i>, vol. 9, pp. 116, 1990.","links":{"crossRefLink":"https://doi.org/10.1016/0743-7315(90)90040-V"},"title":"A systolic array parallelizing compiler"},{"order":"25","displayText":"Samuel A. Fineberg, Thomas L. Casavant, Howard Jay Siegel, \"Experimental analysis of a mixed-mode parallel architecture using bitonic sequence sorting\", <i>Journal of Parallel and Distributed Computing</i>, vol. 11, pp. 239, 1991.","links":{"crossRefLink":"https://doi.org/10.1016/0743-7315(91)90048-E"},"title":"Experimental analysis of a mixed-mode parallel architecture using bitonic sequence sorting"},{"order":"26","displayText":"Anargyros Krikelis, \"Computer vision applications with the associative string processor\", <i>Journal of Parallel and Distributed Computing</i>, vol. 13, pp. 170, 1991.","links":{"crossRefLink":"https://doi.org/10.1016/0743-7315(91)90086-O"},"title":"Computer vision applications with the associative string processor"},{"order":"27","displayText":"Yen-Chun Lin, Yu-Ho Cheng, \"Automatic generation of parallel occam programs for transputer rings\", <i>Journal of Parallel and Distributed Computing</i>, vol. 16, pp. 121, 1992.","links":{"crossRefLink":"https://doi.org/10.1016/0743-7315(92)90028-L"},"title":"Automatic generation of parallel occam programs for transputer rings"},{"order":"28","displayText":"H.T Kung, \"Deadlock avoidance for systolic communication\", <i>Journal of Complexity</i>, vol. 4, pp. 87, 1988.","links":{"crossRefLink":"https://doi.org/10.1016/0885-064X(88)90023-4"},"title":"Deadlock avoidance for systolic communication"},{"order":"29","displayText":"\u00c7etin K. Ko\u00e7, \"A parallel algorithm for exact solution of linear equations via congruence technique\", <i>Computers & Mathematics with Applications</i>, vol. 23, pp. 13, 1992.","links":{"crossRefLink":"https://doi.org/10.1016/0898-1221(92)90089-Z"},"title":"A parallel algorithm for exact solution of linear equations via congruence technique"},{"order":"30","displayText":"H.T. Kung, \"Advances in multicomputers\", <i>Computing Systems in Engineering</i>, vol. 1, pp. 153, 1990.","links":{"crossRefLink":"https://doi.org/10.1016/0956-0521(90)90003-4"},"title":"Advances in multicomputers"}]},"formulaStrippedArticleTitle":"The Warp Computer: Architecture, Implementation, and Performance","nonIeeeCitationCount":"105","contentTypeDisplay":"Journals","patentCitationCount":"3","mlTime":"PT2.280208S","lastupdate":"2021-11-07","title":"The Warp Computer: Architecture, Implementation, and Performance","contentType":"periodicals","ieeeCitationCount":"116","publicationNumber":"12"},{"_id":5009516,"paperCitations":{"ieee":[{"order":"1","displayText":"P. Ramanathan, D.D. Kandlur, K.G. Shin, \"Hardware-assisted software clock synchronization for homogeneous distributed systems\", <i>Computers IEEE Transactions on</i>, vol. 39, no. 4, pp. 514-524, 1990.","links":{"documentLink":"/document/54844","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=54844","pdfSize":"1109KB"},"title":"Hardware-assisted software clock synchronization for homogeneous distributed systems"},{"order":"2","displayText":"S.D. Kugelmass, K. Steighlitz, \"An upper bound on expected clock skew in synchronous systems\", <i>Computers IEEE Transactions on</i>, vol. 39, no. 12, pp. 1475-1477, 1990.","links":{"documentLink":"/document/61068","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=61068","pdfSize":"326KB"},"title":"An upper bound on expected clock skew in synchronous systems"},{"order":"3","displayText":"S. Poledna, A. Burns, A. Wellings, P. Barrett, \"Replica determinism and flexible scheduling in hard real-time dependable systems\", <i>Computers IEEE Transactions on</i>, vol. 49, no. 2, pp. 100-111, 2000.","links":{"documentLink":"/document/833107","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=833107","pdfSize":"218KB"},"title":"Replica determinism and flexible scheduling in hard real-time dependable systems"},{"order":"4","displayText":"H. Kopetz, G. Grunsteidl, \"TTP/spl minus/a protocol for fault-tolerant real-time systems\", <i>Computer</i>, vol. 27, no. 1, pp. 14-23, 1994.","links":{"documentLink":"/document/248873","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=248873","pdfSize":"1307KB"},"title":"TTP/spl minus/a protocol for fault-tolerant real-time systems"},{"order":"5","displayText":"V. Lun, I.M. MacLeod, \"Strategies for real-time dialogue and interaction in multiagent systems\", <i>Systems Man and Cybernetics IEEE Transactions on</i>, vol. 22, no. 4, pp. 671-680, 1992.","links":{"documentLink":"/document/156580","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=156580","pdfSize":"1091KB"},"title":"Strategies for real-time dialogue and interaction in multiagent systems"},{"order":"6","displayText":"D.M. Blough, G.F. Sullivan, \"Voting using predispositions\", <i>Reliability IEEE Transactions on</i>, vol. 43, no. 4, pp. 604-616, 1994.","links":{"documentLink":"/document/370219","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=370219","pdfSize":"1105KB"},"title":"Voting using predispositions"},{"order":"7","displayText":"D.L. Mills, \"Internet time synchronization: the network time protocol\", <i>Communications IEEE Transactions on</i>, vol. 39, no. 10, pp. 1482-1493, 1991.","links":{"documentLink":"/document/103043","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=103043","pdfSize":"1394KB"},"title":"Internet time synchronization: the network time protocol"},{"order":"8","displayText":"Y. Ofek, \"Generating a fault-tolerant global clock using high-speed control signals for the MetaNet architecture\", <i>Communications IEEE Transactions on</i>, vol. 42, no. 5, pp. 2179-2188, 1994.","links":{"documentLink":"/document/285154","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=285154","pdfSize":"1055KB"},"title":"Generating a fault-tolerant global clock using high-speed control signals for the MetaNet architecture"},{"order":"9","displayText":"K.H. Kim, \"An approach to experimental evaluation of real-time fault-tolerant distributed computing schemes\", <i>Software Engineering IEEE Transactions on</i>, vol. 15, no. 6, pp. 715-725, 1989.","links":{"documentLink":"/document/24725","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=24725","pdfSize":"1241KB"},"title":"An approach to experimental evaluation of real-time fault-tolerant distributed computing schemes"},{"order":"10","displayText":"J. Rushby, \"Systematic formal verification for fault-tolerant time-triggered algorithms\", <i>Software Engineering IEEE Transactions on</i>, vol. 25, no. 5, pp. 651-660, 1999.","links":{"documentLink":"/document/815324","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=815324","pdfSize":"193KB"},"title":"Systematic formal verification for fault-tolerant time-triggered algorithms"},{"order":"11","displayText":"H. Kopetz, A. Damm, C. Koza, M. Mulazzani, W. Schwabl, C. Senft, R. Zainlinger, \"Distributed fault-tolerant real-time systems: the Mars approach\", <i>Micro IEEE</i>, vol. 9, no. 1, pp. 25-40, 1989.","links":{"documentLink":"/document/16792","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=16792","pdfSize":"1548KB"},"title":"Distributed fault-tolerant real-time systems: the Mars approach"},{"order":"12","displayText":"U. Kleinhans, J. Kaiser, K. Czaja, \"Spearmints: hardware support for performance measurements in distributed systems\", <i>Micro IEEE</i>, vol. 13, no. 5, pp. 69-78, 1993.","links":{"documentLink":"/document/238003","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=238003","pdfSize":"1216KB"},"title":"Spearmints: hardware support for performance measurements in distributed systems"},{"order":"13","displayText":"T.D.C. Little, A. Ghafoor, \"Multimedia synchronization protocols for broadband integrated services\", <i>Selected Areas in Communications IEEE Journal on</i>, vol. 9, no. 9, pp. 1368-1382, 1991.","links":{"documentLink":"/document/108675","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=108675","pdfSize":"1575KB"},"title":"Multimedia synchronization protocols for broadband integrated services"},{"order":"14","displayText":"K. Naik, \"Exception handling and fault-tolerance in multimedia synchronization\", <i>Selected Areas in Communications IEEE Journal on</i>, vol. 14, no. 1, pp. 196-211, 1996.","links":{"documentLink":"/document/481705","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=481705","pdfSize":"1995KB"},"title":"Exception handling and fault-tolerance in multimedia synchronization"},{"order":"15","displayText":"N. Suri, M.M. Hugue, C.J. Walter, \"Synchronization issues in real-time systems\", <i>Proceedings of the IEEE</i>, vol. 82, no. 1, pp. 41-54, 1994.","links":{"documentLink":"/document/259425","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=259425","pdfSize":"1460KB"},"title":"Synchronization issues in real-time systems"},{"order":"16","displayText":"Kuo-Qin Yan, Y.H. Chin, Shu-Ching Wang, \"Optimal agreement protocol in malicious faulty processors and faulty links\", <i>Knowledge and Data Engineering IEEE Transactions on</i>, vol. 4, no. 3, pp. 266-280, 1992.","links":{"documentLink":"/document/142017","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=142017","pdfSize":"1724KB"},"title":"Optimal agreement protocol in malicious faulty processors and faulty links"},{"order":"17","displayText":"Z. Tong, R.Y. Kain, W.T. Tsai, \"Rollback recovery in distributed systems using loosely synchronized clocks\", <i>Parallel and Distributed Systems IEEE Transactions on</i>, vol. 3, no. 2, pp. 246-251, 1992.","links":{"documentLink":"/document/127264","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=127264","pdfSize":"646KB"},"title":"Rollback recovery in distributed systems using loosely synchronized clocks"},{"order":"18","displayText":"K. Arvind, \"Probabilistic clock synchronization in distributed systems\", <i>Parallel and Distributed Systems IEEE Transactions on</i>, vol. 5, no. 5, pp. 474-487, 1994.","links":{"documentLink":"/document/282558","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=282558","pdfSize":"1387KB"},"title":"Probabilistic clock synchronization in distributed systems"},{"order":"19","displayText":"M.M. de Azevedo, D.M. Blough, \"Multistep interactive convergence: an efficient approach to the fault-tolerant clock synchronization of large multicomputers\", <i>Parallel and Distributed Systems IEEE Transactions on</i>, vol. 9, no. 12, pp. 1195-1212, 1998.","links":{"documentLink":"/document/737696","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=737696","pdfSize":"362KB"},"title":"Multistep interactive convergence: an efficient approach to the fault-tolerant clock synchronization of large multicomputers"},{"order":"20","displayText":"W. Burleson, J. Ko, D. Niehaus, K. Ramamritham, J.A. Stankovic, G. Wallace, C. Weems, \"The spring scheduling coprocessor: a scheduling accelerator\", <i>Very Large Scale Integration (VLSI) Systems IEEE Transactions on</i>, vol. 7, no. 1, pp. 38-47, 1999.","links":{"documentLink":"/document/748199","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=748199","pdfSize":"332KB"},"title":"The spring scheduling coprocessor: a scheduling accelerator"},{"order":"21","displayText":"Felipe N\u00fa\u00f1ez, Yongqiang Wang, Francis J. Doyle, \"Bio-inspired hybrid control of pulse-coupled oscillators and application to synchronization of a wireless network\", <i>American Control Conference (ACC) 2012</i>, pp. 2818-2823, 2012.","links":{"documentLink":"/document/6314981","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=6314981","pdfSize":"678KB"},"title":"Bio-inspired hybrid control of pulse-coupled oscillators and application to synchronization of a wireless network"},{"order":"22","displayText":"Yongqiang Wang, Francis J. Doyle, \"The synchronization rate of oscillator networks subject to delayed and directed interaction\", <i>Communication Control and Computing (Allerton) 2010 48th Annual Allerton Conference on</i>, pp. 1657-1662, 2010.","links":{"documentLink":"/document/5707115","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=5707115","pdfSize":"296KB"},"title":"The synchronization rate of oscillator networks subject to delayed and directed interaction"},{"order":"23","displayText":"D. Macii, A. Ageev, D. Petri, \"Modeling Time Synchronization Uncertainty Sources in Wireless Sensor Networks\", <i>Advanced Methods for Uncertainty Estimation in Measurement 2007 IEEE International Workshop on</i>, pp. 98-103, 2007.","links":{"documentLink":"/document/4362579","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=4362579","pdfSize":"620KB"},"title":"Modeling Time Synchronization Uncertainty Sources in Wireless Sensor Networks"},{"order":"24","displayText":"David Chen, Ren\u00e9 Hexel, Fawad Riasat Raja, \"INCUS: A communication protocol for safety critical distributed real time systems\", <i>Communications (APCC) 2014 Asia-Pacific Conference on</i>, pp. 309-314, 2014.","links":{"documentLink":"/document/7091653","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=7091653","pdfSize":"340KB"},"title":"INCUS: A communication protocol for safety critical distributed real time systems"},{"order":"25","displayText":"Roberto Solis, Vivek S. Borkar, P. R. Kumar, \"A New Distributed Time Synchronization Protocol for Multihop Wireless Networks\", <i>Decision and Control 2006 45th IEEE Conference on</i>, pp. 2734-2739, 2006.","links":{"documentLink":"/document/4177522","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=4177522","pdfSize":"241KB"},"title":"A New Distributed Time Synchronization Protocol for Multihop Wireless Networks"},{"order":"26","displayText":"Nikolaos M. Freris, P. R. Kumar, \"Fundamental limits on synchronization of affine clocks in networks\", <i>Decision and Control 2007 46th IEEE Conference on</i>, pp. 921-926, 2007.","links":{"documentLink":"/document/4434546","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=4434546","pdfSize":"313KB"},"title":"Fundamental limits on synchronization of affine clocks in networks"},{"order":"27","displayText":"Nikolaos M. Freris, Vivek S. Borkar, P. R. Kumar, \"A model-based approach to clock synchronization\", <i>Decision and Control 2009 held jointly with the 2009 28th Chinese Control Conference. CDC/CCC 2009. Proceedings of the 48th IEEE Conference on</i>, pp. 5744-5749, 2009.","links":{"documentLink":"/document/5399516","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=5399516","pdfSize":"659KB"},"title":"A model-based approach to clock synchronization"},{"order":"28","displayText":"Yongqiang Wang, Francis J. Doyle, \"The influences of global and local cues on the synchronization rate of interconnected oscillator networks subject to time delays\", <i>Decision and Control (CDC) 2010 49th IEEE Conference on</i>, pp. 7437-7442, 2010.","links":{"documentLink":"/document/5717693","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=5717693","pdfSize":"163KB"},"title":"The influences of global and local cues on the synchronization rate of interconnected oscillator networks subject to time delays"},{"order":"29","displayText":"Md Asgar Hossain, Md Mukit, \"Experimental investigation and analysis of clock model and sensor networks agents time synchronization\", <i>Electrical & Electronic Engineering (ICEEE) 2015 International Conference on</i>, pp. 145-148, 2015.","links":{"documentLink":"/document/7428241","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=7428241","pdfSize":"950KB"},"title":"Experimental investigation and analysis of clock model and sensor networks agents time synchronization"},{"order":"30","displayText":"Matthias F\u00fcgger, Thomas Nowak, Bernadette Charron-Bost, \"Diffusive clock synchronization in highly dynamic networks\", <i>Information Sciences and Systems (CISS) 2015 49th Annual Conference on</i>, pp. 1-6, 2015.","links":{"documentLink":"/document/7086841","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=7086841","pdfSize":"502KB"},"title":"Diffusive clock synchronization in highly dynamic networks"}],"nonIeee":[{"order":"1","displayText":"Azzedine Boukerche, Damla Turgut, \"A Taxonomy of Secure Time Synchronization Algorithms for Wireless Sensor Networks\" in <i>Algorithms and Protocols for Wireless Sensor Networks Boukerche/Networks</i>, pp. 503, 2008.","links":{"crossRefLink":"https://doi.org/10.1002/9780470396360.ch17"},"title":"A Taxonomy of Secure Time Synchronization Algorithms for Wireless Sensor Networks"},{"order":"2","displayText":"<i>Fundamentals of Wireless Sensor Networks</i>, pp. 229, 2011.","links":{"crossRefLink":"https://doi.org/10.1002/9780470666388.ch9"},"title":""},{"order":"3","displayText":"Andrea Ceccarelli, Andrea Bondavalli, Bernhard Froemel, Oliver Hoeftberger, Hermann Kopetz, <i>Cyber-Physical Systems of Systems</i>, vol. 10099, pp. 1, 2016.","links":{"crossRefLink":"https://doi.org/10.1007/978-3-319-47590-5_1"},"title":""},{"order":"4","displayText":"Hugh Melvin, Jonathan Shannon, Kevin Stanton, <i>MediaSync</i>, pp. 105, 2018.","links":{"crossRefLink":"https://doi.org/10.1007/978-3-319-65840-7_4"},"title":""},{"order":"5","displayText":"Y. S. Hong, J. H. No, <i>Software Technologies for Embedded and Ubiquitous Systems</i>, vol. 4761, pp. 429, 2007.","links":{"crossRefLink":"https://doi.org/10.1007/978-3-540-75664-4_45"},"title":""},{"order":"6","displayText":"K. H. Kim, <i>Software Technologies for Embedded and Ubiquitous Systems</i>, vol. 5860, pp. 365, 2009.","links":{"crossRefLink":"https://doi.org/10.1007/978-3-642-10265-3_33"},"title":""},{"order":"7","displayText":"Wilfried Steiner, Bruno Dutertre, <i>Formal Methods for Industrial Critical Systems</i>, vol. 6371, pp. 148, 2010.","links":{"crossRefLink":"https://doi.org/10.1007/978-3-642-15898-8_10"},"title":""},{"order":"8","displayText":"Carles Nicolau, <i>Testbeds and Research Infrastructures. Development of Networks and Communities</i>, vol. 46, pp. 275, 2011.","links":{"crossRefLink":"https://doi.org/10.1007/978-3-642-17851-1_23"},"title":""},{"order":"9","displayText":"Muthuprasanna Muthusrinivasan, Manimaran Govindarasu, <i>Broadband Communications, Networks, and Systems</i>, vol. 66, pp. 101, 2012.","links":{"crossRefLink":"https://doi.org/10.1007/978-3-642-30376-0_8"},"title":""},{"order":"10","displayText":"Paulo Ver\ufffdssimo, \"Causal delivery protocols in real-time systems: A generic model\", <i>Real-Time Systems</i>, vol. 10, pp. 45, 1996.","links":{"crossRefLink":"https://doi.org/10.1007/BF00357883"},"title":"Causal delivery protocols in real-time systems: A generic model"},{"order":"11","displayText":"Michael G. Rodd, Guo Feng Zhao, Ivan Izikowitz, \"RTMMS?An OSI-based real-time messaging system\", <i>Real-Time Systems</i>, vol. 2, pp. 213, 1990.","links":{"crossRefLink":"https://doi.org/10.1007/BF00365328"},"title":"RTMMS?An OSI-based real-time messaging system"},{"order":"12","displayText":"P. Pleinevaux, \"An improved hard real-time scheduling for the IEEE 802.5\", <i>Real-Time Systems</i>, vol. 4, pp. 99, 1992.","links":{"crossRefLink":"https://doi.org/10.1007/BF00365404"},"title":"An improved hard real-time scheduling for the IEEE 802.5"},{"order":"13","displayText":"Ralf Guido Herrtwich, \"Time capsules: An abstraction for access to continuous-media data\", <i>Real-Time Systems</i>, vol. 3, pp. 355, 1991.","links":{"crossRefLink":"https://doi.org/10.1007/BF00365998"},"title":"Time capsules: An abstraction for access to continuous-media data"},{"order":"14","displayText":"Shirish S. Sathaye, Jay K. Strosnider, \"Conventional and early token release scheduling models for the IEEE 802.5 token ring\", <i>Real-Time Systems</i>, vol. 7, pp. 5, 1994.","links":{"crossRefLink":"https://doi.org/10.1007/BF01088620"},"title":"Conventional and early token release scheduling models for the IEEE 802.5 token ring"},{"order":"15","displayText":"Ulrich Schmid, \"Monitoring distributed real-time systems\", <i>Real-Time Systems</i>, vol. 7, pp. 33, 1994.","links":{"crossRefLink":"https://doi.org/10.1007/BF01088621"},"title":"Monitoring distributed real-time systems"},{"order":"16","displayText":"Stefan Poledna, \"Replica determinism in distributed real-time systems: A brief survey\", <i>Real-Time Systems</i>, vol. 6, pp. 289, 1994.","links":{"crossRefLink":"https://doi.org/10.1007/BF01088629"},"title":"Replica determinism in distributed real-time systems: A brief survey"},{"order":"17","displayText":"Paulo Ver\ufffdssimo, \"Ordering and timeliness requirements of dependable real-time programs\", <i>Real-Time Systems</i>, vol. 7, pp. 105, 1994.","links":{"crossRefLink":"https://doi.org/10.1007/BF01088801"},"title":"Ordering and timeliness requirements of dependable real-time programs"},{"order":"18","displayText":"Flaviu Cristian, \"Probabilistic clock synchronization\", <i>Distributed Computing</i>, vol. 3, pp. 146, 1989.","links":{"crossRefLink":"https://doi.org/10.1007/BF01784024"},"title":"Probabilistic clock synchronization"},{"order":"19","displayText":"Nicholas Malcolm, Wei Zhao, \"Hard real-time communication in multiple-access networks\", <i>Real-Time Systems</i>, vol. 8, pp. 35, 1995.","links":{"crossRefLink":"https://doi.org/10.1007/BF01893145"},"title":"Hard real-time communication in multiple-access networks"},{"order":"20","displayText":"Rog\u00e9rio Drummond, \u00d6zalp Babao\u011dlu, \"Low-cost clock synchronization\", <i>Distributed Computing</i>, vol. 6, pp. 193, 1993.","links":{"crossRefLink":"https://doi.org/10.1007/BF02242707"},"title":"Low-cost clock synchronization"},{"order":"21","displayText":"Jang-Ping Sheu, Wei-Kai Hu, Jen-Chiao Lin, \"Ratio-based time synchronization protocol in wireless sensor networks\", <i>Telecommunication Systems</i>, vol. 39, pp. 25, 2008.","links":{"crossRefLink":"https://doi.org/10.1007/s11235-008-9081-5"},"title":"Ratio-based time synchronization protocol in wireless sensor networks"},{"order":"22","displayText":"Wilfried Steiner, Michael Paulitsch, Hermann Kopetz, \"The TTA's Approach to Resilience after Transient Upsets\", <i>Real-Time Systems</i>, vol. 32, pp. 213, 2006.","links":{"crossRefLink":"https://doi.org/10.1007/s11241-005-4681-6"},"title":"The TTA's Approach to Resilience after Transient Upsets"},{"order":"23","displayText":"Ravi Shankar Jha, Punit Gupta, \"Clock Synchronization in IoT Network Using Cloud Computing\", <i>Wireless Personal Communications</i>, vol. 97, pp. 6469, 2017.","links":{"crossRefLink":"https://doi.org/10.1007/s11277-017-4848-1"},"title":"Clock Synchronization in IoT Network Using Cloud Computing"},{"order":"24","displayText":"Martin T\u00f6rngren, Jan Wikander, \"Real-time control of physically distributed systems\", <i>Computers & Electrical Engineering</i>, vol. 18, pp. 51, 1992.","links":{"crossRefLink":"https://doi.org/10.1016/0045-7906(92)90031-8"},"title":"Real-time control of physically distributed systems"},{"order":"25","displayText":"U Schmid, \"Synchronized UTC for distributed real-time systems\", <i>Annual Review in Automatic Programming</i>, vol. 18, pp. 101, 1994.","links":{"crossRefLink":"https://doi.org/10.1016/0066-4138(94)90018-3"},"title":"Synchronized UTC for distributed real-time systems"},{"order":"26","displayText":"KH (Kane) Kim, \"Fair distribution of concerns in design and evaluation of fault-tolerant distributed computer systems\", <i>Computer Communications</i>, vol. 17, pp. 699, 1994.","links":{"crossRefLink":"https://doi.org/10.1016/0140-3664(94)90038-8"},"title":"Fair distribution of concerns in design and evaluation of fault-tolerant distributed computer systems"},{"order":"27","displayText":"N.V. Satyanarayana, R. Mall, A. Pal, \"A layered architecture for real-time systems\", <i>Microprocessors and Microsystems</i>, vol. 20, pp. 241, 1996.","links":{"crossRefLink":"https://doi.org/10.1016/0141-9331(96)01087-3"},"title":"A layered architecture for real-time systems"},{"order":"28","displayText":"Gianluigi Alari, Augusto Ciuffoletti, \"Improving the probabilistic clock synchronization algorithm\", <i>Microprocessing and Microprogramming</i>, vol. 35, pp. 463, 1992.","links":{"crossRefLink":"https://doi.org/10.1016/0165-6074(92)90354-A"},"title":"Improving the probabilistic clock synchronization algorithm"},{"order":"29","displayText":"Ken Tindell, John Clark, \"Holistic schedulability analysis for distributed hard real-time systems\", <i>Microprocessing and Microprogramming</i>, vol. 40, pp. 117, 1994.","links":{"crossRefLink":"https://doi.org/10.1016/0165-6074(94)90080-9"},"title":"Holistic schedulability analysis for distributed hard real-time systems"},{"order":"30","displayText":"W.A Halang, \"Achieving jitter-free and predictable real-time control by accurately timed computer peripherals\", <i>Control Engineering Practice</i>, vol. 1, pp. 979, 1993.","links":{"crossRefLink":"https://doi.org/10.1016/0967-0661(93)90008-F"},"title":"Achieving jitter-free and predictable real-time control by accurately timed computer peripherals"}]},"formulaStrippedArticleTitle":"Clock Synchronization in Distributed Real-Time Systems","nonIeeeCitationCount":"159","contentTypeDisplay":"Journals","patentCitationCount":"22","mlTime":"PT1.773011S","lastupdate":"2021-10-08","title":"Clock Synchronization in Distributed Real-Time Systems","contentType":"periodicals","ieeeCitationCount":"224","publicationNumber":"12"},{"_id":5009522,"paperCitations":{"ieee":[{"order":"1","displayText":"K.G. Shin, Y.-C. Chang, \"Load sharing in distributed real-time systems with state-change broadcasts\", <i>Computers IEEE Transactions on</i>, vol. 38, no. 8, pp. 1124-1142, 1989.","links":{"documentLink":"/document/30867","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=30867","pdfSize":"1626KB"},"title":"Load sharing in distributed real-time systems with state-change broadcasts"},{"order":"2","displayText":"Chao-Ju Hou, K.G. Shin, \"Load sharing with consideration of future task arrivals in heterogeneous distributed real-time systems\", <i>Computers IEEE Transactions on</i>, vol. 43, no. 9, pp. 1076-1090, 1994.","links":{"documentLink":"/document/312127","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=312127","pdfSize":"1569KB"},"title":"Load sharing with consideration of future task arrivals in heterogeneous distributed real-time systems"},{"order":"3","displayText":"J. Hong, X. Tan, D. Towsley, \"A performance analysis of minimum laxity and earliest deadline scheduling in a real-time system\", <i>Computers IEEE Transactions on</i>, vol. 38, no. 12, pp. 1736-1744, 1989.","links":{"documentLink":"/document/40851","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=40851","pdfSize":"877KB"},"title":"A performance analysis of minimum laxity and earliest deadline scheduling in a real-time system"},{"order":"4","displayText":"D.W. Craig, C.M. Woodside, \"The rejection rate for tasks with random arrivals deadlines and preemptive scheduling\", <i>Software Engineering IEEE Transactions on</i>, vol. 16, no. 10, pp. 1198-1208, 1990.","links":{"documentLink":"/document/60299","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=60299","pdfSize":"997KB"},"title":"The rejection rate for tasks with random arrivals, deadlines, and preemptive scheduling"},{"order":"5","displayText":"K.G. Shin, C.-J. Hou, \"Analytic models of adaptive load sharing schemes in distributed real-time systems\", <i>Parallel and Distributed Systems IEEE Transactions on</i>, vol. 4, no. 7, pp. 740-761, 1993.","links":{"documentLink":"/document/238298","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=238298","pdfSize":"1920KB"},"title":"Analytic models of adaptive load sharing schemes in distributed real-time systems"},{"order":"6","displayText":"K.G. Shin, Chao-Ju Hou, \"Design and evaluation of effective load sharing in distributed real-time systems\", <i>Parallel and Distributed Systems IEEE Transactions on</i>, vol. 5, no. 7, pp. 704-719, 1994.","links":{"documentLink":"/document/296317","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=296317","pdfSize":"1699KB"},"title":"Design and evaluation of effective load sharing in distributed real-time systems"},{"order":"7","displayText":"K.G. Shin, C.-J. Hou, \"Evaluation of load sharing in HARTS with consideration of its communication activities\", <i>Parallel and Distributed Systems IEEE Transactions on</i>, vol. 7, no. 7, pp. 724-739, 1996.","links":{"documentLink":"/document/508252","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=508252","pdfSize":"1777KB"},"title":"Evaluation of load sharing in HARTS with consideration of its communication activities"},{"order":"8","displayText":"C.G. Cassandras, S.G. Strickland, J.-I. Lee, \"Discrete event systems with real-time constraints: modeling and sensitivity analysis\", <i>Decision and Control 1988. Proceedings of the 27th IEEE Conference on</i>, pp. 220-225 vol.1, 1988.","links":{"documentLink":"/document/194299","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=194299","pdfSize":"644KB"},"title":"Discrete event systems with real-time constraints: modeling and sensitivity analysis"},{"order":"9","displayText":"C.G. Cassandras, Jung-Im Lee, \"Discrete event systems with real-time constraints: a distributed algorithm for optimal resource sharing\", <i>Decision and Control 1988. Proceedings of the 27th IEEE Conference on</i>, pp. 1508-1513 vol.2, 1988.","links":{"documentLink":"/document/194578","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=194578","pdfSize":"523KB"},"title":"Discrete event systems with real-time constraints: a distributed algorithm for optimal resource sharing"},{"order":"10","displayText":"C. Fan, G. Hommel, \"Modeling time-constrained multiple-access message transmission by generalized stochastic Petri nets\", <i>CompEuro '92 . 'Computer Systems and Software Engineering'Proceedings.</i>, pp. 395-400, 1992.","links":{"documentLink":"/document/218528","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=218528","pdfSize":"362KB"},"title":"Modeling time-constrained multiple-access message transmission by generalized stochastic Petri nets"},{"order":"11","displayText":"K. Efe, B. Groselj, \"Minimizing control overheads in adaptive load sharing\", <i>Distributed Computing Systems 1989. 9th International Conference on</i>, pp. 307-315, 1989.","links":{"documentLink":"/document/37960","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=37960","pdfSize":"666KB"},"title":"Minimizing control overheads in adaptive load sharing"},{"order":"12","displayText":"N.G. Shivaratri, M. Singhal, \"A transfer policy for global scheduling algorithms to schedule tasks with deadlines\", <i>Distributed Computing Systems 1991. 11th International Conference on</i>, pp. 248-255, 1991.","links":{"documentLink":"/document/148673","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=148673","pdfSize":"732KB"},"title":"A transfer policy for global scheduling algorithms to schedule tasks with deadlines"},{"order":"13","displayText":"M. Schaar, K. Efe, L. Delcambre, S. Koppolu, \"Heuristic algorithms for adaptive load sharing in local networks\", <i>Systems Integration 1990. Systems Integration '90. Proceedings of the First International Conference on</i>, pp. 762-770, 1990.","links":{"documentLink":"/document/138743","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=138743","pdfSize":"828KB"},"title":"Heuristic algorithms for adaptive load sharing in local networks"},{"order":"14","displayText":"C.G. Cassandras, M.H. Kallmes, D. Towsley, \"Optimal routing and flow control in networks with real-time traffic\", <i>INFOCOM '89. Proceedings of the Eighth Annual Joint Conference of the IEEE Computer and Communications Societies. Technology: Emerging or Converging IEEE</i>, pp. 784-791 vol.3, 1989.","links":{"documentLink":"/document/101527","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=101527","pdfSize":"503KB"},"title":"Optimal routing and flow control in networks with real-time traffic"},{"order":"15","displayText":"N. Malcolm, W. Zhao, C. Barter, \"Guarantee protocols for communication in distributed hard real-time systems\", <i>INFOCOM '90 Ninth Annual Joint Conference of the IEEE Computer and Communication Societies. The Multiple Facets of Integration. Proceedings IEEE</i>, pp. 1078-1086 vol.3, 1990.","links":{"documentLink":"/document/91360","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=91360","pdfSize":"672KB"},"title":"Guarantee protocols for communication in distributed hard real-time systems"},{"order":"16","displayText":"P.A. Dinda, \"A prediction-based real-time scheduling advisor\", <i>Parallel and Distributed Processing Symposium. Proceedings International IPDPS 2002 Abstracts and CD-ROM</i>, pp. 8 pp, 2002.","links":{"documentLink":"/document/1015480","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=1015480","pdfSize":"457KB"},"title":"A prediction-based real-time scheduling advisor"},{"order":"17","displayText":"S. Singh, J.-Y. Han, G. Stefanek, \"A heuristic approach to load sharing in fault-tolerant distributed systems\", <i>Circuits and Systems 1991. Proceedings of the 34th Midwest Symposium on</i>, pp. 629-632 vol.2, 1991.","links":{"documentLink":"/document/252034","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=252034","pdfSize":"395KB"},"title":"A heuristic approach to load sharing in fault-tolerant distributed systems"},{"order":"18","displayText":"Y. Hao, J.-C. Liu, J.L. Kim, \"Task scheduling in hard real-time distributed systems on a bus local area network\", <i>Computers and Communications 1992. Conference Proceedings. Eleventh Annual International Phoenix Conference on</i>, pp. 411-416, 1992.","links":{"documentLink":"/document/200585","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=200585","pdfSize":"594KB"},"title":"Task scheduling in hard real-time distributed systems on a bus local area network"},{"order":"19","displayText":"D.W. Craig, C.M. Woodside, \"Nearly Poisson transfer traffic in real-time networks\", <i>Real Time Systems Symposium 1989. Proceedings.</i>, pp. 52-58, 1989.","links":{"documentLink":"/document/63556","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=63556","pdfSize":"435KB"},"title":"Nearly Poisson transfer traffic in real-time networks"},{"order":"20","displayText":"W. Zhao, J.A. Stankovic, \"Performance analysis of FCFS and improved FCFS scheduling algorithms for dynamic real-time computer systems\", <i>Real Time Systems Symposium 1989. Proceedings.</i>, pp. 156-165, 1989.","links":{"documentLink":"/document/63566","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=63566","pdfSize":"673KB"},"title":"Performance analysis of FCFS and improved FCFS scheduling algorithms for dynamic real-time computer systems"},{"order":"21","displayText":"W. Zhu, S.T. Chanson, \"Adaptive threshold-based scheduling for real-time and non-real-time traffic\", <i>Real-Time Systems Symposium 1992</i>, pp. 125-135, 1992.","links":{"documentLink":"/document/242670","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=242670","pdfSize":"832KB"},"title":"Adaptive threshold-based scheduling for real-time and non-real-time traffic"},{"order":"22","displayText":"J.Y. Han, C.Y. Wang, \"Modeling and performance evaluation of multiprocessor systems for real-time nonlinear robot control\", <i>Robotics and Automation 1989. Proceedings. 1989 IEEE International Conference on</i>, pp. 1016-1021 vol.2, 1989.","links":{"documentLink":"/document/100114","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=100114","pdfSize":"412KB"},"title":"Modeling and performance evaluation of multiprocessor systems for real-time nonlinear robot control"},{"order":"23","displayText":"M. Schaar, \"Maximizing The Benefit Of Load Information\", <i>Simulation Symposium 1993. Proceedings. 26th Annual</i>, pp. 143-150, 1993.","links":{"documentLink":"/document/639101","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=639101","pdfSize":"819KB"},"title":"Maximizing The Benefit Of Load Information"},{"order":"24","displayText":"I. Ahmad, A. Ghafoor, \"Fault-tolerant task management and load re-distribution on massively parallel hypercube systems\", <i>Supercomputing '92. Proceedings</i>, pp. 750-759, 1992.","links":{"documentLink":"/document/236688","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=236688","pdfSize":"961KB"},"title":"Fault-tolerant task management and load re-distribution on massively parallel hypercube systems"},{"order":"25","displayText":"J.R. Heath, S. Ramamoorthy, C.E. Stroud, A.D. Hurt, \"Modeling design and performance analysis of a parallel hybrid data/command driven architecture system and its scalable dynamic load balancing circuit\", <i>Circuits and Systems II: Analog and Digital Signal Processing IEEE Transactions on</i>, vol. 44, no. 1, pp. 22-40, 1997.","links":{"documentLink":"/document/559366","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=559366","pdfSize":"407KB"},"title":"Modeling, design, and performance analysis of a parallel hybrid data/command driven architecture system and its scalable dynamic load balancing circuit"},{"order":"26","displayText":"Christos G. Cassandras, Jung Im Lee, \"Applications of Perturbation Techniques to Optimal Resource Sharing in Discrete Event Systems\", <i>American Control Conference 1988</i>, pp. 450-455, 1988.","links":{"documentLink":"/document/4789763","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=4789763","pdfSize":"486KB"},"title":"Applications of Perturbation Techniques to Optimal Resource Sharing in Discrete Event Systems"}],"nonIeee":[{"order":"1","displayText":"Niranjan G. Shivaratri, Mukesh Singhal, Mukesh Singhal, \"A load index and a transfer policy for global scheduling tasks with deadlines\", <i>Concurrency: Practice and Experience</i>, vol. 7, pp. 671, 1995.","links":{"crossRefLink":"https://doi.org/10.1002/cpe.4330070707"},"title":"A load index and a transfer policy for global scheduling tasks with deadlines"},{"order":"2","displayText":"Chao-Ju Hou, Kang G. Shin, \"Implementation of Decentralized Load Sharing in Networked Workstations Using the Condor Package\", <i>Journal of Parallel and Distributed Computing</i>, vol. 40, pp. 173, 1997.","links":{"crossRefLink":"https://doi.org/10.1006/jpdc.1996.1244"},"title":"Implementation of Decentralized Load Sharing in Networked Workstations Using the Condor Package"},{"order":"3","displayText":"E. K. P. Chong, P. J. Ramadge, \"Optimal load sharing in soft real-time systems using likelihood ratios\", <i>Journal of Optimization Theory and Applications</i>, vol. 82, pp. 23, 1994.","links":{"crossRefLink":"https://doi.org/10.1007/BF02191777"},"title":"Optimal load sharing in soft real-time systems using likelihood ratios"},{"order":"4","displayText":"Gil-Haeng Lee, Heung-Kyu Lee, Jung-Wan Cho, \"A prediction-based adaptive location policy for distributed load balancing\", <i>Journal of Systems Architecture</i>, vol. 42, pp. 1, 1996.","links":{"crossRefLink":"https://doi.org/10.1016/1383-7621(96)00006-9"},"title":"A prediction-based adaptive location policy for distributed load balancing"},{"order":"5","displayText":"Parag Kulkarni, Indranil SenGupta, \"Dual and multiple token based approaches for load balancing\", <i>Journal of Systems Architecture</i>, vol. 51, pp. 95, 2005.","links":{"crossRefLink":"https://doi.org/10.1016/j.sysarc.2004.10.001"},"title":"Dual and multiple token based approaches for load balancing"},{"order":"6","displayText":"PRADIP K. SRIMANI, RACHAMALLU L. N. REDDY, \"Load sharing in soft real-time distributed systems\", <i>International Journal of Systems Science</i>, vol. 23, pp. 1115, 1992.","links":{"crossRefLink":"https://doi.org/10.1080/00207729208949369"},"title":"Load sharing in soft real-time distributed systems"},{"order":"7","displayText":"G. Sagar, Anil Sarje, \"Simulation Study of A Dynamic Job Scheduling Policy For Heterogeneous Multicomputer Systems\", <i>International Journal of Modelling and Simulation</i>, vol. 13, pp. 57, 1993.","links":{"crossRefLink":"https://doi.org/10.1080/02286203.1993.11760179"},"title":"Simulation Study of A Dynamic Job Scheduling Policy For Heterogeneous Multicomputer Systems"},{"order":"8","displayText":"C. G. Cassandras, W. B. Gong, J. I. Lee, \"Robustness of perturbation analysis estimators for queueing systems with unknown distributions\", <i>Journal of Optimization Theory and Applications</i>, vol. 70, pp. 491, 1991.","links":{"crossRefLink":"https://doi.org/10.1007/BF00941299"},"title":"Robustness of perturbation analysis estimators for queueing systems with unknown distributions"},{"order":"9","displayText":"Ishfaq Ahmad, \"A massively parallel fault-tolerant architecture for time-critical computing\", <i>The Journal of Supercomputing</i>, vol. 9, pp. 135, 1995.","links":{"crossRefLink":"https://doi.org/10.1007/BF01245401"},"title":"A massively parallel fault-tolerant architecture for time-critical computing"},{"order":"10","displayText":"Thu D. Nguyen, John Zahorjan, \"Scheduling policies to support distributed 3D multimedia applications\", <i>ACM SIGMETRICS Performance Evaluation Review</i>, vol. 26, pp. 244, 1998.","links":{"documentLink":"/document/5828279","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=5828279"},"title":"Scheduling policies to support distributed 3D multimedia applications"}]},"formulaStrippedArticleTitle":"Load Sharing in Soft Real-Time Distributed Computer Systems","nonIeeeCitationCount":"10","contentTypeDisplay":"Journals","patentCitationCount":"0","mlTime":"PT0.954614S","lastupdate":"2021-07-23","title":"Load Sharing in Soft Real-Time Distributed Computer Systems","contentType":"periodicals","ieeeCitationCount":"26","publicationNumber":"12"},{"_id":5009532,"paperCitations":{"ieee":[{"order":"1","displayText":"H.Y. Youn, A.D. Singh, \"On implementing large binary tree architectures in VLSI and WSI\", <i>Computers IEEE Transactions on</i>, vol. 38, no. 4, pp. 526-537, 1989.","links":{"documentLink":"/document/21145","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=21145","pdfSize":"1107KB"},"title":"On implementing large binary tree architectures in VLSI and WSI"},{"order":"2","displayText":"V. Cantoni, M. Ferretti, L. Lombardi, \"A comparison of homogeneous hierarchical interconnection structures\", <i>Proceedings of the IEEE</i>, vol. 79, no. 4, pp. 416-428, 1991.","links":{"documentLink":"/document/92037","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=92037","pdfSize":"1425KB"},"title":"A comparison of homogeneous hierarchical interconnection structures"},{"order":"3","displayText":"P.V.C.V. Reddy, \"Fault-tolerant design of VLSI circuits and systems\", <i>ASIC Seminar and Exhibit 1990. Proceedings. Third Annual IEEE</i>, pp. T/6.1-T/6.9, 1990.","links":{"documentLink":"/document/186075","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=186075","pdfSize":"676KB"},"title":"Fault-tolerant design of VLSI circuits and systems"},{"order":"4","displayText":"H.Y. Youn, A.D. Singh, \"Near optimal embedding of binary tree architecture in VLSI\", <i>Distributed Computing Systems 1988. 8th International Conference on</i>, pp. 86-93, 1988.","links":{"documentLink":"/document/12503","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=12503","pdfSize":"450KB"},"title":"Near optimal embedding of binary tree architecture in VLSI"},{"order":"5","displayText":"S. Bhattacharya, Wei-Tek Tsai, \"Area efficient binary tree layout\", <i>VLSI 1991. Proceedings. First Great Lakes Symposium on</i>, pp. 18-24, 1991.","links":{"documentLink":"/document/143936","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=143936","pdfSize":"391KB"},"title":"Area efficient binary tree layout"},{"order":"6","displayText":"S. Bhattacharya, Yoon-Hwa Choi, Wei-Tek Tsai, \"I/O bound binary tree layout\", <i>VLSI 1991. Proceedings. First Great Lakes Symposium on</i>, pp. 31-36, 1991.","links":{"documentLink":"/document/143938","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=143938","pdfSize":"369KB"},"title":"I/O bound binary tree layout"},{"order":"7","displayText":"S. Bhattacharya, S. Kirani, W.-T. Tsai, \"Quadtree interconnection network layout\", <i>VLSI 1992. Proceedings of the Second Great Lakes Symposium on</i>, pp. 74-81, 1992.","links":{"documentLink":"/document/218362","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=218362","pdfSize":"590KB"},"title":"Quadtree interconnection network layout"},{"order":"8","displayText":"Siu-Cheung Chau, \"On implementing large fault-tolerant binary tree architecture in WSI\", <i>Computing and Information 1993. Proceedings ICCI '93. Fifth International Conference on</i>, pp. 145-149, 1993.","links":{"documentLink":"/document/315389","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=315389","pdfSize":"375KB"},"title":"On implementing large fault-tolerant binary tree architecture in WSI"},{"order":"9","displayText":"Seo Jung-hyun, Lee HyeongOk, Jang Moon-suk, \"Constructing Complete Binary Trees on Petersen-Torus Networks\", <i>Convergence and Hybrid Information Technology 2008. ICCIT '08. Third International Conference on</i>, vol. 2, pp. 252-255, 2008.","links":{"documentLink":"/document/4682249","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=4682249","pdfSize":"607KB"},"title":"Constructing Complete Binary Trees on Petersen-Torus Networks"},{"order":"10","displayText":"I. Takanami, K. Inoue, T. Watanabe, \"Reconfigurable fault tolerant binary tree-implementation in two-dimensional arrays and reliability analysis\", <i>Wafer Scale Integration 1994. Proceedings. Sixth Annual IEEE International Conference on</i>, pp. 132-142, 1994.","links":{"documentLink":"/document/291258","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=291258","pdfSize":"455KB"},"title":"Reconfigurable fault tolerant binary tree-implementation in two-dimensional arrays and reliability analysis"},{"order":"11","displayText":"N.-F. Tzeng, S. Bhattacharya, \"Binary tree layouts with adequate I/O support\", <i>Circuits and Systems 1990. IEEE International Symposium on</i>, pp. 1612-1615 vol.2, 1990.","links":{"documentLink":"/document/112445","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=112445","pdfSize":"430KB"},"title":"Binary tree layouts with adequate I/O support"},{"order":"12","displayText":"T. Ozawa, \"Space-efficient implementation of binary-tree architectures in arrays containing faulty processing elements\", <i>Circuits and Systems 1991. IEEE International Sympoisum on</i>, pp. 2092-2095 vol.4, 1991.","links":{"documentLink":"/document/176687","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=176687","pdfSize":"383KB"},"title":"Space-efficient implementation of binary-tree architectures in arrays containing faulty processing elements"},{"order":"13","displayText":"B. Mailachalam, T. Srikanthan, \"A robust parallel architecture for adaptive color quantization\", <i>Information Technology: Coding and Computing 2000. Proceedings. International Conference on</i>, pp. 164-169, 2000.","links":{"documentLink":"/document/844201","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=844201","pdfSize":"65KB"},"title":"A robust parallel architecture for adaptive color quantization"},{"order":"14","displayText":"B.T. Drucker, M. Chrzanowska-Jeske, \"An algorithm for mapping non-complete binary trees to cellular architecture FPGAs\", <i>Circuits and Systems 1997. Proceedings of the 40th Midwest Symposium on</i>, vol. 2, pp. 1017-1020 vol.2, 1997.","links":{"documentLink":"/document/662249","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=662249","pdfSize":"464KB"},"title":"An algorithm for mapping non-complete binary trees to cellular architecture FPGAs"},{"order":"15","displayText":"S. Chittor, R. Enbody, \"Link switching: a communication architecture for configurable parallel systems\", <i>Computers and Communications 1989. Conference Proceedings. Eighth Annual International Phoenix Conference on</i>, pp. 386-390, 1989.","links":{"documentLink":"/document/37419","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=37419","pdfSize":"449KB"},"title":"Link switching: a communication architecture for configurable parallel systems"},{"order":"16","displayText":"Dan Gordon, \"The Well-Connected Processor Array\", <i>Computers IEEE Transactions on</i>, vol. 63, no. 5, pp. 1287-1295, 2014.","links":{"documentLink":"/document/6361379","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=6361379","pdfSize":"1577KB"},"title":"The Well-Connected Processor Array"},{"order":"17","displayText":"S.-S. Chang, K. Rose, \"A range searching engine for VLSI design CAE\", <i>VLSI Technology Systems and Applications 1989. Proceedings of Technical Papers. 1989 International Symposium on</i>, pp. 291-296, 1989.","links":{"documentLink":"/document/68632","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=68632","pdfSize":"418KB"},"title":"A range searching engine for VLSI design CAE"}],"nonIeee":[{"order":"1","displayText":"Noboru Niki, Yoshizou Takahashi, \"Parallel Computation of the Fast Fourier Transform on a Binary Tree Multiprocessor\", <i>Systems and Computers in Japan</i>, vol. 21, pp. 65, 1990.","links":{"crossRefLink":"https://doi.org/10.1002/scj.4690210407"},"title":"Parallel Computation of the Fast Fourier Transform on a Binary Tree Multiprocessor"},{"order":"2","displayText":"Yasushi Kawakura, Noboru Tanabe, Shigeru Oyanagi, \"Improving the performance of global communication on a three-dimensional torus network\", <i>Systems and Computers in Japan</i>, vol. 27, pp. 24, 1996.","links":{"crossRefLink":"https://doi.org/10.1002/scj.4690270603"},"title":"Improving the performance of global communication on a three-dimensional torus network"},{"order":"3","displayText":"Ralf Heckmann, Ralf Klasing, Burkhard Monien, Walter Unger, \"Optimal Embedding of Complete Binary Trees into Lines and Grid\", <i>Journal of Parallel and Distributed Computing</i>, vol. 49, pp. 40, 1998.","links":{"crossRefLink":"https://doi.org/10.1006/jpdc.1998.1424"},"title":"Optimal Embedding of Complete Binary Trees into Lines and Grid"},{"order":"4","displayText":"Asghar Asgharian Sardroud, Alireza Bagheri, \"Embedding cycles and paths on solid grid graphs\", <i>The Journal of Supercomputing</i>, 2016.","links":{"crossRefLink":"https://doi.org/10.1007/s11227-016-1811-y"},"title":"Embedding cycles and paths on solid grid graphs"},{"order":"5","displayText":"Sourav Bhattacharya, Wei-Tek Tsai, \"Recursive binary tree layout mixing\", <i>Information Sciences</i>, vol. 77, pp. 39, 1994.","links":{"crossRefLink":"https://doi.org/10.1016/0020-0255(94)90047-7"},"title":"Recursive binary tree layout mixing"},{"order":"6","displayText":"Sadiq M. Sait, Muhammad A.A. Khalid, \"VLSI design and implementation of systolic tree queues\", <i>Microprocessors and Microsystems</i>, vol. 19, pp. 139, 1995.","links":{"crossRefLink":"https://doi.org/10.1016/0141-9331(95)96908-N"},"title":"VLSI design and implementation of systolic tree queues"},{"order":"7","displayText":"Dipak Sitaram, Israel Koren, C.M. Krishna, \"A random distributed algorithm to embed trees in partially faulty processor arrays\", <i>Journal of Parallel and Distributed Computing</i>, vol. 12, pp. 1, 1991.","links":{"crossRefLink":"https://doi.org/10.1016/0743-7315(91)90024-4"},"title":"A random, distributed algorithm to embed trees in partially faulty processor arrays"},{"order":"8","displayText":"B. Mailachalam, T. Srikanthan, \"Area\u2013time issues in the VLSI implementation of self organizing map neural networks\", <i>Microprocessors and Microsystems</i>, vol. 26, pp. 399, 2002.","links":{"crossRefLink":"https://doi.org/10.1016/S0141-9331(02)00065-0"},"title":"Area\u2013time issues in the VLSI implementation of self organizing map neural networks"},{"order":"9","displayText":"J Opatrny, D Sotteau, \"Embeddings of complete binary trees into grids and extended grids with total vertex-congestion 1\", <i>Discrete Applied Mathematics</i>, vol. 98, pp. 237, 2000.","links":{"crossRefLink":"https://doi.org/10.1016/S0166-218X(99)00161-4"},"title":"Embeddings of complete binary trees into grids and extended grids with total vertex-congestion 1"},{"order":"10","displayText":"Jan Trdli\u010dka, Pavel Tvrd\u0131\u0301k, \"Embedding complete k-ary trees into k-square 2-D meshes with optimal edge congestion\", <i>Parallel Computing</i>, vol. 26, pp. 783, 2000.","links":{"crossRefLink":"https://doi.org/10.1016/S0167-8191(00)00009-0"},"title":"Embedding complete k-ary trees into k-square 2-D meshes with optimal edge congestion"},{"order":"11","displayText":"Akira Matsubayashi, \"Separator-based graph embedding into multidimensional grids with small edge-congestion\", <i>Discrete Applied Mathematics</i>, vol. 185, pp. 119, 2015.","links":{"crossRefLink":"https://doi.org/10.1016/j.dam.2014.11.024"},"title":"Separator-based graph embedding into multidimensional grids with small edge-congestion"},{"order":"12","displayText":"Michael Formann, Frank Wagner, <i>Graph-Theoretic Concepts in Computer Science</i>, vol. 484, pp. 130, 1991.","links":{"crossRefLink":"https://doi.org/10.1007/3-540-53832-1_38"},"title":""},{"order":"13","displayText":"R. Heckmann, R. Klasing, B. Monien, W. Unger, <i>Graph-Theoretic Concepts in Computer Science</i>, vol. 570, pp. 25, 1992.","links":{"crossRefLink":"https://doi.org/10.1007/3-540-55121-2_3"},"title":""},{"order":"14","displayText":"Jan Trdli\u010dka, Pavel Tvrd\u00edk, <i>Euro-Par'97 Parallel Processing</i>, vol. 1300, pp. 226, 1997.","links":{"crossRefLink":"https://doi.org/10.1007/BFb0002737"},"title":""},{"order":"15","displayText":"Xiaohong Xie, Youmei Ge, <i>Distributed Memory Computing</i>, vol. 487, pp. 203, 1991.","links":{"crossRefLink":"https://doi.org/10.1007/BFb0032937"},"title":""},{"order":"16","displayText":"Akira Matsubayashi, Ryo Takasu, <i>Computing and Combinatorics</i>, vol. 1627, pp. 370, 1999.","links":{"crossRefLink":"https://doi.org/10.1007/3-540-48686-0_37"},"title":""},{"order":"17","displayText":"Virginio Cantoni, Marco Ferretti, <i>Pyramidal Architectures for Computer Vision</i>, pp. 69, 1994.","links":{"crossRefLink":"https://doi.org/10.1007/978-1-4615-2413-7_3"},"title":""},{"order":"18","displayText":"Ayan Palchaudhuri, Sandeep Sharma, Anindya Sundar Dhar, \"Design Automation for Tree-based Nearest Neighborhood\u2013aware Placement of High-speed Cellular Automata on FPGA with Scan Path Insertion\", <i>ACM Transactions on Design Automation of Electronic Systems</i>, vol. 26, pp. 1, 2021.","links":{},"title":"Design Automation for Tree-based Nearest Neighborhood\u2013aware Placement of High-speed Cellular Automata on FPGA with Scan Path Insertion"}]},"formulaStrippedArticleTitle":"Efficient Embeddings of Binary Trees in VLSI Arrays","nonIeeeCitationCount":"18","contentTypeDisplay":"Journals","patentCitationCount":"1","mlTime":"PT0.533385S","lastupdate":"2021-09-10","title":"Efficient Embeddings of Binary Trees in VLSI Arrays","contentType":"periodicals","ieeeCitationCount":"17","publicationNumber":"12"},{"_id":5009535,"paperCitations":{"ieee":[{"order":"1","displayText":"E.J. Coburn, \"A conceptual view of temporal databases\", <i>Applied Computing 1990. Proceedings of the 1990 Symposium on</i>, pp. 170-173, 1990.","links":{"documentLink":"/document/82162","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=82162","pdfSize":"346KB"},"title":"A conceptual view of temporal databases"},{"order":"2","displayText":"N. Kaur, A.K. Sarje, M. Misra, \"Performance Evaluation of Concurrency Control Algorithm for Multilevel Secure Distributed Databases\", <i>Engineering Sciences and Technology Student Conference On</i>, pp. 116-121, 2004.","links":{"documentLink":"/document/1564781","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=1564781","pdfSize":"218KB"},"title":"Performance Evaluation of Concurrency Control Algorithm for Multilevel Secure Distributed Databases"},{"order":"3","displayText":"A. Boukerche, T.W. Tuck, \"T3C: a temporally correct concurrency control algorithm for distributed databases\", <i>Modeling Analysis and Simulation of Computer and Telecommunication Systems 2000. Proceedings. 8th International Symposium on</i>, pp. 155-163, 2000.","links":{"documentLink":"/document/876440","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=876440","pdfSize":"754KB"},"title":"T3C: a temporally correct concurrency control algorithm for distributed databases"},{"order":"4","displayText":"Y. Breitbart, H. Morales, A. Silberschatz, G. Thompson, \"Multidatabase performance evaluation\", <i>Information Technology 1990. 'Next Decade in Information Technology' Proceedings of the 5th Jerusalem Conference on (Cat. No.90TH0326-9)</i>, pp. 507-519, 1990.","links":{"documentLink":"/document/128323","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=128323","pdfSize":"1170KB"},"title":"Multidatabase performance evaluation"},{"order":"5","displayText":"N. Kaur, R. Singh, A.K. Sarje, M. Misra, \"Performance evaluation of secure concurrency control algorithm for multilevel secure distributed database system\", <i>Information Technology: Coding and Computing 2005. ITCC 2005. International Conference on</i>, vol. 1, pp. 249-254 Vol. 1, 2005.","links":{"documentLink":"/document/1428470","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=1428470","pdfSize":"121KB"},"title":"Performance evaluation of secure concurrency control algorithm for multilevel secure distributed database system"},{"order":"6","displayText":"M. Eltoweissy, H. Abdel-Wahab, M. Abougabal, N. El-Makky, S. Fouad, \"Performance analysis of time-stamp ordering algorithms in database systems: the pure restarts case\", <i>Computing and Information 1993. Proceedings ICCI '93. Fifth International Conference on</i>, pp. 458-463, 1993.","links":{"documentLink":"/document/315329","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=315329","pdfSize":"637KB"},"title":"Performance analysis of time-stamp ordering algorithms in database systems: the pure restarts case"},{"order":"7","displayText":"S. Soares, P. Borba, \"Concurrency control with Java and relational databases\", <i>Computer Software and Applications Conference 2002. COMPSAC 2002. Proceedings. 26th Annual International</i>, pp. 843-849, 2002.","links":{"documentLink":"/document/1045112","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=1045112","pdfSize":"416KB"},"title":"Concurrency control with Java and relational databases"},{"order":"8","displayText":"M. Singhal, \"Analysis of the probability of transaction abort and throughput of two timestamp ordering algorithms for database systems\", <i>Knowledge and Data Engineering IEEE Transactions on</i>, vol. 3, no. 2, pp. 261-266, 1991.","links":{"documentLink":"/document/88007","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=88007","pdfSize":"637KB"},"title":"Analysis of the probability of transaction abort and throughput of two timestamp ordering algorithms for database systems"},{"order":"9","displayText":"J.-F. Ren, Y. Takahashi, T. Hasegawa, \"An analysis of the effect of multiversions on the performance of timestamp algorithms\", <i>Selected Areas in Communications IEEE Journal on</i>, vol. 7, no. 3, pp. 354-363, 1989.","links":{"documentLink":"/document/16868","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=16868","pdfSize":"881KB"},"title":"An analysis of the effect of multiversions on the performance of timestamp algorithms"}],"nonIeee":[{"order":"1","displayText":"Sujata Banerjee, Victor OK Li, Chihping Wang, \"Performance analysis of the send-on-demand: A distributed database concurrency control protocol for high-speed networks\", <i>Computer Communications</i>, vol. 17, pp. 189, 1994.","links":{"crossRefLink":"https://doi.org/10.1016/0140-3664(94)90005-1"},"title":"Performance analysis of the send-on-demand: A distributed database concurrency control protocol for high-speed networks"},{"order":"2","displayText":"Mukesh Singhal, \"Performance analysis of the basic timestamp ordering algorithm via Markov modeling\", <i>Performance Evaluation</i>, vol. 12, pp. 17, 1991.","links":{"crossRefLink":"https://doi.org/10.1016/0166-5316(91)90013-S"},"title":"Performance analysis of the basic timestamp ordering algorithm via Markov modeling"},{"order":"3","displayText":"C.J. Bouras, P.G. Spirakis, \"Performance modeling of distributed timestamp ordering: Perfect and imperfect clocks\", <i>Performance Evaluation</i>, vol. 25, pp. 105, 1996.","links":{"crossRefLink":"https://doi.org/10.1016/0166-5316(94)00041-7"},"title":"Performance modeling of distributed timestamp ordering: Perfect and imperfect clocks"},{"order":"4","displayText":"Jing Fei Ren, Yutaka Takahashi, Toshiharu Hasegawa, \"Analysis of impact of network delay on multiversion conservative timestamp algorithms in DDBS\", <i>Performance Evaluation</i>, vol. 26, pp. 21, 1996.","links":{"crossRefLink":"https://doi.org/10.1016/0166-5316(95)00019-4"},"title":"Analysis of impact of network delay on multiversion conservative timestamp algorithms in DDBS"},{"order":"5","displayText":"Edmond Chan, K.M. Yu, \"A concurrency control model for PDM systems\", <i>Computers in Industry</i>, vol. 58, pp. 823, 2007.","links":{"crossRefLink":"https://doi.org/10.1016/j.compind.2007.02.008"},"title":"A concurrency control model for PDM systems"},{"order":"6","displayText":"Michael J. Carey, Miron Livny, \"Conflict detection tradeoffs for replicated data\", <i>ACM Transactions on Database Systems (TODS)</i>, vol. 16, pp. 703, 1991.","links":{"documentLink":"/document/5862020","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=5862020"},"title":"Conflict detection tradeoffs for replicated data"},{"order":"7","displayText":"Michael J. Carey, Miron Livny, \"Parallelism and concurrency control performance in distributed database machines\", <i>ACM SIGMOD Record</i>, vol. 18, pp. 122, 1989.","links":{"documentLink":"/document/5838378","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=5838378"},"title":"Parallelism and concurrency control performance in distributed database machines"}]},"formulaStrippedArticleTitle":"Performance Models of Timestamp-Ordering Concurrency Control Algorithms in Distributed Databases","nonIeeeCitationCount":"7","contentTypeDisplay":"Journals","patentCitationCount":"0","mlTime":"PT0.174905S","lastupdate":"2021-12-18","title":"Performance Models of Timestamp-Ordering Concurrency Control Algorithms in Distributed Databases","contentType":"periodicals","ieeeCitationCount":"9","publicationNumber":"12"},{"_id":5009537,"paperCitations":{"ieee":[{"order":"1","displayText":"S. Subha, \"Variable Block Size Architecture for Programs\", <i>Information Technology: New Generations 2009. ITNG '09. Sixth International Conference on</i>, pp. 1640-1641, 2009.","links":{"documentLink":"/document/5070883","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=5070883","pdfSize":"221KB"},"title":"Variable Block Size Architecture for Programs"},{"order":"2","displayText":"T.-L. Sheu, Y.-B. Shieh, \"Experimental analysis of cache memories for interconnect controllers\", <i>Local Computer Networks 1990. Proceedings. 15th Conference on</i>, pp. 188-194, 1990.","links":{"documentLink":"/document/128658","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=128658","pdfSize":"595KB"},"title":"Experimental analysis of cache memories for interconnect controllers"},{"order":"3","displayText":"J.D. Gee, A.J. Smith, \"Evaluation of cache consistency algorithm performance\", <i>Modeling Analysis and Simulation of Computer and Telecommunication Systems 1996. MASCOTS '96. Proceedings of the Fourth International Workshop on</i>, pp. 236-248, 1996.","links":{"documentLink":"/document/501025","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=501025","pdfSize":"1277KB"},"title":"Evaluation of cache consistency algorithm performance"},{"order":"4","displayText":"J.B. Rothman, A.J. Smith, \"Sector cache design and performance\", <i>Modeling Analysis and Simulation of Computer and Telecommunication Systems 2000. Proceedings. 8th International Symposium on</i>, pp. 124-133, 2000.","links":{"documentLink":"/document/876437","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=876437","pdfSize":"987KB"},"title":"Sector cache design and performance"},{"order":"5","displayText":"Tsang-Ling Sheu, Yuan-Bao Shieh, Woei Lin, \"The selection of optimal cache lines for microprocessor-based controllers\", <i>Microprogramming and Microarchitecture. Micro 23. Proceedings of the 23rd Annual Workshop and Symposium. Workshop on</i>, pp. 183-192, 1990.","links":{"documentLink":"/document/151441","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=151441","pdfSize":"759KB"},"title":"The selection of optimal cache lines for microprocessor-based controllers"},{"order":"6","displayText":"T.L. Johnson, M.C. Merten, W.W. Hwu, \"Run-time spatial locality detection and optimization\", <i>Microarchitecture 1997. Proceedings. Thirtieth Annual IEEE/ACM International Symposium on</i>, pp. 57-64, 1997.","links":{"documentLink":"/document/645797","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=645797","pdfSize":"1229KB"},"title":"Run-time spatial locality detection and optimization"},{"order":"7","displayText":"R.E. Aly, B.R. Nallamilli, M.A. Bayoumi, \"Variable-way set associative cache design for embedded system applications\", <i>Circuits and Systems 2003 IEEE 46th Midwest Symposium on</i>, vol. 3, pp. 1435-1438 Vol. 3, 2003.","links":{"documentLink":"/document/1562565","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=1562565","pdfSize":"1140KB"},"title":"Variable-way set associative cache design for embedded system applications"},{"order":"8","displayText":"Xi Tao, Qi Zeng, Jih-Kwon Peir, Shih-Lien Lu, \"Small cache lookaside table for fast DRAM cache access\", <i>Performance Computing and Communications Conference (IPCCC) 2016 IEEE 35th International</i>, pp. 1-10, 2016.","links":{"documentLink":"/document/7820659","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=7820659","pdfSize":"3897KB"},"title":"Small cache lookaside table for fast DRAM cache access"},{"order":"9","displayText":"J.V. Busquets-Mataix, J.J. Serrano-Martin, \"The impact of extrinsic cache performance on predictability of real-time systems\", <i>Real-Time Computing Systems and Applications 1995. Proceedings. Second International Workshop on</i>, pp. 8-15, 1995.","links":{"documentLink":"/document/528744","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=528744","pdfSize":"841KB"},"title":"The impact of extrinsic cache performance on predictability of real-time systems"},{"order":"10","displayText":"F. Dahlgren, \"A program-driven simulation model of an MIMD multiprocessor\", <i>Simulation Symposium 1991. Proceedings of the 24th Annual</i>, pp. 40-49, 1991.","links":{"documentLink":"/document/151484","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=151484","pdfSize":"740KB"},"title":"A program-driven simulation model of an MIMD multiprocessor"},{"order":"11","displayText":"V.E. Taylor, \"Sparse matrix computations: implications for cache designs\", <i>Supercomputing '92. Proceedings</i>, pp. 598-607, 1992.","links":{"documentLink":"/document/236644","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=236644","pdfSize":"644KB"},"title":"Sparse matrix computations: implications for cache designs"},{"order":"12","displayText":"Prateek Pujara, Aneesh Aggarwal, \"Cache Noise Prediction\", <i>Computers IEEE Transactions on</i>, vol. 57, no. 10, pp. 1372-1386, 2008.","links":{"documentLink":"/document/4509421","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=4509421","pdfSize":"7492KB"},"title":"Cache Noise Prediction"},{"order":"13","displayText":"H. Diab, C.J. Farhat, A. Mughrabi, \"Performance analysis of cache-based systems\", <i>TENCON '94. IEEE Region 10's Ninth Annual International Conference. Theme: Frontiers of Computer Technology. Proceedings of 1994</i>, pp. 496-500 vol.1, 1994.","links":{"documentLink":"/document/369251","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=369251","pdfSize":"284KB"},"title":"Performance analysis of cache-based systems"},{"order":"14","displayText":"H.J. Grueb, J.F. McDonald, T.G. Creedon, \"FRISC-E: a 250-MIPS hybrid microprocessor\", <i>Circuits and Devices Magazine IEEE</i>, vol. 6, no. 3, pp. 16-25, 1990.","links":{"documentLink":"/document/55331","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=55331","pdfSize":"1019KB"},"title":"FRISC-E: a 250-MIPS hybrid microprocessor"},{"order":"15","displayText":"M.-C. Chiang, G.S. Sohi, \"Evaluating design choices for shared bus multiprocessors in a throughput-oriented environment\", <i>Computers IEEE Transactions on</i>, vol. 41, no. 3, pp. 297-317, 1992.","links":{"documentLink":"/document/127442","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=127442","pdfSize":"1359KB"},"title":"Evaluating design choices for shared bus multiprocessors in a throughput-oriented environment"},{"order":"16","displayText":"H.S. Stone, J. Turek, J.L. Wolf, \"Optimal partitioning of cache memory\", <i>Computers IEEE Transactions on</i>, vol. 41, no. 9, pp. 1054-1068, 1992.","links":{"documentLink":"/document/165388","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=165388","pdfSize":"1338KB"},"title":"Optimal partitioning of cache memory"},{"order":"17","displayText":"C.H. Perleberg, A.J. Smith, \"Branch target buffer design and optimization\", <i>Computers IEEE Transactions on</i>, vol. 42, no. 4, pp. 396-412, 1993.","links":{"documentLink":"/document/214687","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=214687","pdfSize":"1847KB"},"title":"Branch target buffer design and optimization"},{"order":"18","displayText":"J.P. Singh, H.S. Stone, D.F. Thiebaut, \"A model of workloads and its use in miss-rate prediction for fully associative caches\", <i>Computers IEEE Transactions on</i>, vol. 41, no. 7, pp. 811-825, 1992.","links":{"documentLink":"/document/256450","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=256450","pdfSize":"1365KB"},"title":"A model of workloads and its use in miss-rate prediction for fully associative caches"},{"order":"19","displayText":"C.E. Wu, Y. Hsu, Y.-H. Liu, \"A quantitative evaluation of cache types for high-performance computer systems\", <i>Computers IEEE Transactions on</i>, vol. 42, no. 10, pp. 1154-1162, 1993.","links":{"documentLink":"/document/257701","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=257701","pdfSize":"896KB"},"title":"A quantitative evaluation of cache types for high-performance computer systems"},{"order":"20","displayText":"J. Torrellas, H.S. Lam, J.L. Hennessy, \"False sharing and spatial locality in multiprocessor caches\", <i>Computers IEEE Transactions on</i>, vol. 43, no. 6, pp. 651-663, 1994.","links":{"documentLink":"/document/286299","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=286299","pdfSize":"1483KB"},"title":"False sharing and spatial locality in multiprocessor caches"},{"order":"21","displayText":"L. Kurian, P.T. Hulina, L.D. Coraor, \"Memory latency effects in decoupled architectures\", <i>Computers IEEE Transactions on</i>, vol. 43, no. 10, pp. 1129-1139, 1994.","links":{"documentLink":"/document/324539","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=324539","pdfSize":"1077KB"},"title":"Memory latency effects in decoupled architectures"},{"order":"22","displayText":"G.D. Intrater, I.Y. Spillinger, \"Performance evaluation of a decoded instruction cache for variable instruction length computers\", <i>Computers IEEE Transactions on</i>, vol. 43, no. 10, pp. 1140-1150, 1994.","links":{"documentLink":"/document/324540","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=324540","pdfSize":"1038KB"},"title":"Performance evaluation of a decoded instruction cache for variable instruction length computers"},{"order":"23","displayText":"M.D. Hill, A.J. Smith, \"Evaluating associativity in CPU caches\", <i>Computers IEEE Transactions on</i>, vol. 38, no. 12, pp. 1612-1630, 1989.","links":{"documentLink":"/document/40842","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=40842","pdfSize":"1808KB"},"title":"Evaluating associativity in CPU caches"},{"order":"24","displayText":"R.H. Saavedra, A.J. Smith, \"Measuring cache and TLB performance and their effect on benchmark runtimes\", <i>Computers IEEE Transactions on</i>, vol. 44, no. 10, pp. 1223-1235, 1995.","links":{"documentLink":"/document/467697","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=467697","pdfSize":"1486KB"},"title":"Measuring cache and TLB performance and their effect on benchmark runtimes"},{"order":"25","displayText":"Chung-Ho Chen, A.K. Somani, \"Architecture technique trade-offs using mean memory delay time\", <i>Computers IEEE Transactions on</i>, vol. 45, no. 10, pp. 1089-1100, 1996.","links":{"documentLink":"/document/543704","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=543704","pdfSize":"1359KB"},"title":"Architecture technique trade-offs using mean memory delay time"},{"order":"26","displayText":"J. Tse, A.J. Smith, \"CPU cache prefetching: Timing evaluation of hardware implementations\", <i>Computers IEEE Transactions on</i>, vol. 47, no. 5, pp. 509-526, 1998.","links":{"documentLink":"/document/677225","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=677225","pdfSize":"606KB"},"title":"CPU cache prefetching: Timing evaluation of hardware implementations"},{"order":"27","displayText":"S. Laha, J.H. Patel, R.K. Iyer, \"Accurate low-cost methods for performance evaluation of cache memory systems\", <i>Computers IEEE Transactions on</i>, vol. 37, no. 11, pp. 1325-1336, 1988.","links":{"documentLink":"/document/8699","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=8699","pdfSize":"1088KB"},"title":"Accurate low-cost methods for performance evaluation of cache memory systems"},{"order":"28","displayText":"Wei-Fen Lin, S.K. Reinhardt, D. Burger, \"Designing a modern memory hierarchy with hardware prefetching\", <i>Computers IEEE Transactions on</i>, vol. 50, no. 11, pp. 1202-1218, 2001.","links":{"documentLink":"/document/966495","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=966495","pdfSize":"1730KB"},"title":"Designing a modern memory hierarchy with hardware prefetching"},{"order":"29","displayText":"M.D. Hill, \"A case for direct-mapped caches\", <i>Computer</i>, vol. 21, no. 12, pp. 25-40, 1988.","links":{"documentLink":"/document/16187","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=16187","pdfSize":"2274KB"},"title":"A case for direct-mapped caches"},{"order":"30","displayText":"P. Stenstrom, \"A survey of cache coherence schemes for multiprocessors\", <i>Computer</i>, vol. 23, no. 6, pp. 12-24, 1990.","links":{"documentLink":"/document/55497","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=55497","pdfSize":"1015KB"},"title":"A survey of cache coherence schemes for multiprocessors"}],"nonIeee":[{"order":"1","displayText":"Goran Rako\u010devi\u0107, Veljko Milutinovi\u0107, <i>Handbook of Research on High Performance and Cloud Computing in Scientific Research and Education</i>, pp. 246, 2014.","links":{"crossRefLink":"https://doi.org/10.4018/978-1-4666-5784-7.ch010"},"title":""},{"order":"2","displayText":"Lanfranco Lopriore, \"Line fetch/prefetch in a stack cache memory\", <i>Microprocessors and Microsystems</i>, vol. 17, pp. 547, 1993.","links":{"crossRefLink":"https://doi.org/10.1016/S0141-9331(09)91006-7"},"title":"Line fetch/prefetch in a stack cache memory"},{"order":"3","displayText":"Mark Smotherman, Max Domeika, Jane Watkins, Darrell Suggs, \"Instruction cache performance of a commercial workload on the Motorola 88110 microprocessor\", <i>Microprocessors and Microsystems</i>, vol. 20, pp. 521, 1997.","links":{"crossRefLink":"https://doi.org/10.1016/S0141-9331(96)01125-8"},"title":"Instruction cache performance of a commercial workload on the Motorola 88110 microprocessor"},{"order":"4","displayText":"Rung-Bin Lin, \"Variable-sized object packing and its applications to instruction cache design\", <i>Computers & Electrical Engineering</i>, vol. 34, pp. 438, 2008.","links":{"crossRefLink":"https://doi.org/10.1016/j.compeleceng.2008.04.002"},"title":"Variable-sized object packing and its applications to instruction cache design"},{"order":"5","displayText":"SRIKANTHAIAH HIREMATH, MAHMOUD A. MANZOUL, \"AN IMPROVED FUZZY REPLACEMENT ALGORITHM FOR CACHE MEMORIES\", <i>Cybernetics and Systems</i>, vol. 24, pp. 325, 1993.","links":{"crossRefLink":"https://doi.org/10.1080/01969729308961713"},"title":"AN IMPROVED FUZZY REPLACEMENT ALGORITHM FOR CACHE MEMORIES"},{"order":"6","displayText":"Chung\u2010Ho Chen, \"Exploring the design space of cache memories bus width and burst transfer memory systems\", <i>Journal of the Chinese Institute of Engineers</i>, vol. 21, pp. 269, 1998.","links":{"crossRefLink":"https://doi.org/10.1080/02533839.1998.9670391"},"title":"Exploring the design space of cache memories, bus width, and burst transfer memory systems"},{"order":"7","displayText":"Robert W. Numrich, \"Computer performance analysis and the Pi Theorem\", <i>Computer Science - Research and Development</i>, vol. 29, pp. 45, 2014.","links":{"crossRefLink":"https://doi.org/10.1007/s00450-010-0147-8"},"title":"Computer performance analysis and the Pi Theorem"},{"order":"8","displayText":"Xiao Luo, Paul Gillard, \"A VLSI design for an efficient multiprocessor cache memory\", <i>Computers & Electrical Engineering</i>, vol. 16, pp. 3, 1990.","links":{"crossRefLink":"https://doi.org/10.1016/0045-7906(90)90003-X"},"title":"A VLSI design for an efficient multiprocessor cache memory"},{"order":"9","displayText":"M.S. Obaidat, \"A trace-driven simulation study of two-level cache systems\", <i>Computers & Electrical Engineering</i>, vol. 21, pp. 201, 1995.","links":{"crossRefLink":"https://doi.org/10.1016/0045-7906(94)00023-A"},"title":"A trace-driven simulation study of two-level cache systems"},{"order":"10","displayText":"Thomas Bemmerl, Thomas Bonk, \"Optimizing cache parameters using CAE workstations\", <i>Microprocessing and Microprogramming</i>, vol. 24, pp. 541, 1988.","links":{"crossRefLink":"https://doi.org/10.1016/0165-6074(88)90107-X"},"title":"Optimizing cache parameters using CAE workstations"},{"order":"11","displayText":"Lanfranco Lopriore, \"A data cache for Prolog architectures\", <i>Future Generation Computer Systems</i>, vol. 9, pp. 219, 1993.","links":{"crossRefLink":"https://doi.org/10.1016/0167-739X(93)90013-F"},"title":"A data cache for Prolog architectures"},{"order":"12","displayText":"Jean-Marc Kuntz, \"Performance evaluation of cache architectures in tightly coupled multiprocessor systems\", <i>Future Generation Computer Systems</i>, vol. 10, pp. 15, 1994.","links":{"crossRefLink":"https://doi.org/10.1016/0167-739X(94)90048-5"},"title":"Performance evaluation of cache architectures in tightly coupled multiprocessor systems"},{"order":"13","displayText":"<i>Cache and Memory Hierarchy Design</i>, pp. 207, 1990.","links":{"crossRefLink":"https://doi.org/10.1016/B978-0-08-050059-1.50014-1"},"title":""},{"order":"14","displayText":"Mazin S. Yousif, M.J. Thazhuthaveetil, C.R. Das, <i></i>, vol. 40, pp. 127, 1995.","links":{"crossRefLink":"https://doi.org/10.1016/S0065-2458(08)60546-X"},"title":""},{"order":"15","displayText":"Miguel \u00c1ngel Vega Rodr\u0131\u0301guez, Juan Manuel S\u00e1nchez P\u00e9rez, Juan Antonio G\u00f3mez Pulido, \"An educational tool for testing caches on symmetric multiprocessors\", <i>Microprocessors and Microsystems</i>, vol. 25, pp. 187, 2001.","links":{"crossRefLink":"https://doi.org/10.1016/S0141-9331(01)00111-9"},"title":"An educational tool for testing caches on symmetric multiprocessors"},{"order":"16","displayText":"Jean-Marc Kuntz, <i>PARLE '92 Parallel Architectures and Languages Europe</i>, vol. 605, pp. 733, 1992.","links":{"crossRefLink":"https://doi.org/10.1007/3-540-55599-4_121"},"title":""},{"order":"17","displayText":"Andr\u00e9 Seznec, Francois Bodin, <i>PARLE '93 Parallel Architectures and Languages Europe</i>, vol. 694, pp. 305, 1993.","links":{"crossRefLink":"https://doi.org/10.1007/3-540-56891-3_24"},"title":""},{"order":"18","displayText":"Kathryn S. McKinley, Olivier Temam, \"Quantifying loop nest locality using SPEC'95 and the perfect benchmarks\", <i>ACM Transactions on Computer Systems (TOCS)</i>, vol. 17, pp. 288, 1999.","links":{"documentLink":"/document/5861833","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=5861833"},"title":"Quantifying loop nest locality using SPEC'95 and the perfect benchmarks"},{"order":"19","displayText":"David J. Lilja, \"Cache coherence in large-scale shared-memory multiprocessors: issues and comparisons\", <i>ACM Computing Surveys (CSUR)</i>, vol. 25, pp. 303, 1993.","links":{"documentLink":"/document/5815766","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=5815766"},"title":"Cache coherence in large-scale shared-memory multiprocessors: issues and comparisons"},{"order":"20","displayText":"John W. C. Fu, Janak H. Patel, \"Data prefetching in multiprocessor vector cache memories\", <i>ACM SIGARCH Computer Architecture News</i>, vol. 19, pp. 54, 1991.","links":{"documentLink":"/document/5808361","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=5808361"},"title":"Data prefetching in multiprocessor vector cache memories"},{"order":"21","displayText":"Lizyamma Kurian, Paul T. Hulina, Lee D. Coraor, Dhamir N. Mannai, \"Classification and performance evaluation of instruction buffering techniques\", <i>ACM SIGARCH Computer Architecture News</i>, vol. 19, pp. 150, 1991.","links":{"documentLink":"/document/5808370","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=5808370"},"title":"Classification and performance evaluation of instruction buffering techniques"},{"order":"22","displayText":"O. A. Olukotun, T. N. Mudge, R. B. Brown, \"Implementing a cache for a high-performance GaAs microprocessor\", <i>ACM SIGARCH Computer Architecture News</i>, vol. 19, pp. 138, 1991.","links":{"documentLink":"/document/5808369","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=5808369"},"title":"Implementing a cache for a high-performance GaAs microprocessor"},{"order":"23","displayText":"Kathryn S. McKinley, Olivier Temam, \"A quantitative analysis of loop nest locality\", <i>ACM SIGOPS Operating Systems Review</i>, vol. 30, pp. 94, 1996.","links":{"documentLink":"/document/5826318","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=5826318"},"title":"A quantitative analysis of loop nest locality"},{"order":"24","displayText":"D. R. Cheriton, H. A. Goosen, P. D. Boyle, \"Multi-level shared caching techniques for scalability in VMP-M/C\", <i>ACM SIGARCH Computer Architecture News</i>, vol. 17, pp. 16, 1989.","links":{"documentLink":"/document/5808185","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=5808185"},"title":"Multi-level shared caching techniques for scalability in VMP-M/C"},{"order":"25","displayText":"S. J. Eggers, R. H. Katz, \"Evaluating the performance of four snooping cache coherency protocols\", <i>ACM SIGARCH Computer Architecture News</i>, vol. 17, pp. 2, 1989.","links":{"documentLink":"/document/5808184","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=5808184"},"title":"Evaluating the performance of four snooping cache coherency protocols"},{"order":"26","displayText":"Wei Siong Tan, H. Russ, Cecil O. Alford, \"GT-EP: a novel high-performance real-time architecture\", <i>ACM SIGARCH Computer Architecture News</i>, vol. 19, pp. 13, 1991.","links":{"documentLink":"/document/5808357","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=5808357"},"title":"GT-EP: a novel high-performance real-time architecture"},{"order":"27","displayText":"Dionisios N. Pnevmatikatos, Mark D. Hill, \"Cache performance of the integer SPEC benchmarks on a RISC\", <i>ACM SIGARCH Computer Architecture News</i>, vol. 18, pp. 53, 1990.","links":{"documentLink":"/document/5808257","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=5808257"},"title":"Cache performance of the integer SPEC benchmarks on a RISC"},{"order":"28","displayText":"Sanjeev Kumar, Christopher Wilkerson, \"Exploiting spatial locality in data caches using spatial footprints\", <i>ACM SIGARCH Computer Architecture News</i>, vol. 26, pp. 357, 1998.","links":{"documentLink":"/document/5808703","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=5808703"},"title":"Exploiting spatial locality in data caches using spatial footprints"},{"order":"29","displayText":"Alvin R. Lebeck, David A. Wood, \"Active memory: a new abstraction for memory-system simulation\", <i>ACM SIGMETRICS Performance Evaluation Review</i>, vol. 23, pp. 220, 1995.","links":{"documentLink":"/document/5796286","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=5796286"},"title":"Active memory: a new abstraction for memory-system simulation"},{"order":"30","displayText":"W. W. Hwu, P. P. Chang, \"Achieving high instruction cache performance with an optimizing compiler\", <i>ACM SIGARCH Computer Architecture News</i>, vol. 17, pp. 242, 1989.","links":{"documentLink":"/document/5808210","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=5808210"},"title":"Achieving high instruction cache performance with an optimizing compiler"}]},"formulaStrippedArticleTitle":"Line (Block) Size Choice for CPU Cache Memories","nonIeeeCitationCount":"48","contentTypeDisplay":"Journals","patentCitationCount":"1","mlTime":"PT1.147201S","lastupdate":"2021-10-05","title":"Line (Block) Size Choice for CPU Cache Memories","contentType":"periodicals","ieeeCitationCount":"84","publicationNumber":"12"},{"_id":5009545,"paperCitations":{"ieee":[{"order":"1","displayText":"C. Bolchini, R. Montandon, F. Salice, D. Sciuto, \"Design of VHDL-based totally self-checking finite-state machine and data-path descriptions\", <i>Very Large Scale Integration (VLSI) Systems IEEE Transactions on</i>, vol. 8, no. 1, pp. 98-103, 2000.","links":{"documentLink":"/document/820766","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=820766","pdfSize":"136KB"},"title":"Design of VHDL-based totally self-checking finite-state machine and data-path descriptions"},{"order":"2","displayText":"H. Fujiwara, Y. Takamatsu, T. Nanya, T. Yamada, H. Tamamoto, K. Furuya, \"Test research in Japan\", <i>Design & Test of Computers IEEE</i>, vol. 5, no. 5, pp. 60-79, 1988.","links":{"documentLink":"/document/7982","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=7982","pdfSize":"1591KB"},"title":"Test research in Japan"},{"order":"3","displayText":"J. Coppens, D. Al-Khalili, C. Rozon, \"VHDL modelling and analysis of fault secure systems\", <i>Design Automation and Test in Europe 1998. Proceedings</i>, pp. 148-152, 1998.","links":{"documentLink":"/document/655849","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=655849","pdfSize":"36KB"},"title":"VHDL modelling and analysis of fault secure systems"},{"order":"4","displayText":"Kazuteru Namba, Hideo Ito, \"Delay Fault Testability on Two-Rail Logic Circuits\", <i>Defect and Fault Tolerance of VLSI Systems 2008. DFTVS '08. IEEE International Symposium on</i>, pp. 482-490, 2008.","links":{"documentLink":"/document/4641206","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=4641206","pdfSize":"339KB"},"title":"Delay Fault Testability on Two-Rail Logic Circuits"},{"order":"5","displayText":"C. Metra, M. Favalli, B. Ricco, \"CMOS self checking circuits with faulty sequential functional blocks\", <i>Defect and Fault Tolerance in VLSI Systems 1994. Proceedings. The IEEE International Workshop on</i>, pp. 133-141, 1994.","links":{"documentLink":"/document/630023","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=630023","pdfSize":"492KB"},"title":"CMOS self checking circuits with faulty sequential functional blocks"},{"order":"6","displayText":"C. Bolchini, F. Salice, D. Sciuto, \"Redundant faults in TSC networks: definition and removal\", <i>Defect and Fault Tolerance in VLSI Systems 1996. Proceedings. 1996 IEEE International Symposium on</i>, pp. 277-285, 1996.","links":{"documentLink":"/document/572034","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=572034","pdfSize":"509KB"},"title":"Redundant faults in TSC networks: definition and removal"},{"order":"7","displayText":"S.J. Piestrak, \"Feasibility study of designing TSC sequential circuits with 100% fault coverage\", <i>Defect and Fault Tolerance in VLSI Systems 2002. DFT 2002. Proceedings. 17th IEEE International Symposium on</i>, pp. 354-362, 2002.","links":{"documentLink":"/document/1173532","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=1173532","pdfSize":"838KB"},"title":"Feasibility study of designing TSC sequential circuits with 100% fault coverage"},{"order":"8","displayText":"T. Nanya, M. Uchida, \"A strongly fault-secure and strongly code-disjoint realization of combinational circuits\", <i>Fault-Tolerant Computing 1989. FTCS-19. Digest of Papers. Nineteenth International Symposium on</i>, pp. 390-397, 1989.","links":{"documentLink":"/document/105601","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=105601","pdfSize":"590KB"},"title":"A strongly fault-secure and strongly code-disjoint realization of combinational circuits"},{"order":"9","displayText":"T. Nanya, S. Hatakenaka, R. Onoo, \"Design of fully exercised SFS/SCD logic networks\", <i>Fault-Tolerant Computing 1992. FTCS-22. Digest of Papers. Twenty-Second International Symposium on</i>, pp. 96-103, 1992.","links":{"documentLink":"/document/243611","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=243611","pdfSize":"634KB"},"title":"Design of fully exercised SFS/SCD logic networks"},{"order":"10","displayText":"G. Swaminathan, J.H. Aylor, B.W. Johnson, \"Concurrent testing of VLSI circuits using conservative logic\", <i>Computer Design: VLSI in Computers and Processors 1990. ICCD '90. Proceedings 1990 IEEE International Conference on</i>, pp. 60-65, 1990.","links":{"documentLink":"/document/130161","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=130161","pdfSize":"576KB"},"title":"Concurrent testing of VLSI circuits using conservative logic"},{"order":"11","displayText":"Michael Nicolaidis, \"Design techniques for soft-error mitigation\", <i>IC Design and Technology (ICICDT) 2010 IEEE International Conference on</i>, pp. 208-214, 2010.","links":{"documentLink":"/document/5510252","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=5510252","pdfSize":"399KB"},"title":"Design techniques for soft-error mitigation"},{"order":"12","displayText":"Kazuteru Namba, Hideo Ito, \"Path Delay Fault Test Set for Two-Rail Logic Circuits\", <i>Dependable Computing 2008. PRDC '08. 14th IEEE Pacific Rim International Symposium on</i>, pp. 347-348, 2008.","links":{"documentLink":"/document/4725315","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=4725315","pdfSize":"182KB"},"title":"Path Delay Fault Test Set for Two-Rail Logic Circuits"},{"order":"13","displayText":"Kazuteru Namba, Hideo Ito, \"Test Sets for Robust Path Delay Fault Testing on Two-Rail Logic Circuits\", <i>Computers IEEE Transactions on</i>, vol. 60, no. 10, pp. 1459-1470, 2011.","links":{"documentLink":"/document/5661767","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=5661767","pdfSize":"1678KB"},"title":"Test Sets for Robust Path Delay Fault Testing on Two-Rail Logic Circuits"},{"order":"14","displayText":"R.A. Parekhji, G. Venkatesh, S.D. Sherlekar, \"A Methodology for Designing Optimal Self-Checking Sequential Circuits\", <i>Test Conference 1991 Proceedings. International</i>, pp. 283, 1991.","links":{"documentLink":"/document/519520","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=519520","pdfSize":"801KB"},"title":"A Methodology for Designing Optimal Self-Checking Sequential Circuits"},{"order":"15","displayText":"T. Nanya, T. Kawamura, \"Error secure/propagating concept and its application to the design of strongly fault-secure processors\", <i>Computers IEEE Transactions on</i>, vol. 37, no. 1, pp. 14-24, 1988.","links":{"documentLink":"/document/75147","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=75147","pdfSize":"674KB"},"title":"Error secure/propagating concept and its application to the design of strongly fault-secure processors"},{"order":"16","displayText":"M. McNamer, N. Kanopoulos, \"A metric for estimating the fault-secure behavior of digital circuits\", <i>Reliability IEEE Transactions on</i>, vol. 47, no. 2, pp. 147-154, 1998.","links":{"documentLink":"/document/722279","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=722279","pdfSize":"763KB"},"title":"A metric for estimating the fault-secure behavior of digital circuits"},{"order":"17","displayText":"C. Bolchini, F. Salice, D. Sciuto, \"Fault analysis for networks with concurrent error detection\", <i>Design & Test of Computers IEEE</i>, vol. 15, no. 4, pp. 66-74, 1998.","links":{"documentLink":"/document/735929","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=735929","pdfSize":"123KB"},"title":"Fault analysis for networks with concurrent error detection"},{"order":"18","displayText":"S. Pagey, S.D. Sherlekar, G. Venkatesh, \"State encoding and functional decomposition for self-checking sequential circuit design\", <i>Test Symposium 1993. Proceedings of the Second Asian</i>, pp. 293-297, 1993.","links":{"documentLink":"/document/398820","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=398820","pdfSize":"408KB"},"title":"State encoding and functional decomposition for self-checking sequential circuit design"}],"nonIeee":[{"order":"1","displayText":"C. Metra, M. Favalli, P. Olivo, B. Ricc\ufffd, \"Design of CMOS checkers with improved testability of bridging and transistor stuck-on faults\", <i>Journal of Electronic Testing</i>, vol. 6, pp. 7, 1995.","links":{"crossRefLink":"https://doi.org/10.1007/BF00993127"},"title":"Design of CMOS checkers with improved testability of bridging and transistor stuck-on faults"},{"order":"2","displayText":"R. A. Parekhji, G. Venkatesh, S. D. Sherlekar, \"Monitoring machine based synthesis technique for concurrent error detection in finite state machines\", <i>Journal of Electronic Testing: Theory and Applications (JETTA)</i>, vol. 8, pp. 179, 1996.","links":{"crossRefLink":"https://doi.org/10.1007/BF02341823"},"title":"Monitoring machine based synthesis technique for concurrent error detection in finite state machines"},{"order":"3","displayText":"Michael Nicolaidis, \"On-line testing for VLSI: state of the art and trends\", <i>Integration</i>, vol. 26, pp. 197, 1998.","links":{"crossRefLink":"https://doi.org/10.1016/S0167-9260(98)00028-5"},"title":"On-line testing for VLSI: state of the art and trends"},{"order":"4","displayText":"M. Nicolaidis, L. Anghel, \"Concurrent checking for VLSI\", <i>Microelectronic Engineering</i>, vol. 49, pp. 139, 1999.","links":{"crossRefLink":"https://doi.org/10.1016/S0167-9317(99)00435-9"},"title":"Concurrent checking for VLSI"},{"order":"5","displayText":"S.M. Kia, S. Parameswaran, \"Designs for self checking flip-flops\", <i>IEE Proceedings - Computers and Digital Techniques</i>, vol. 145, pp. 81, 1998.","links":{"crossRefLink":"https://doi.org/10.1049/ip-cdt:19981907"},"title":"Designs for self checking flip-flops"},{"order":"6","displayText":"S.M. Kia, S. Parameswaran, \"Self-checking synchronous controller design\", <i>IEE Proceedings - Computers and Digital Techniques</i>, vol. 146, pp. 9, 1999.","links":{"crossRefLink":"https://doi.org/10.1049/ip-cdt:19990243"},"title":"Self-checking synchronous controller design"},{"order":"7","displayText":"Jerzy W. Greblicki, Stanis\u0142aw J. Piestrak, <i>Dependable Computing \u2014 EDCC-3</i>, vol. 1667, pp. 251, 1999.","links":{"crossRefLink":"https://doi.org/10.1007/3-540-48254-7_18"},"title":""},{"order":"8","displayText":"Michael Nicolaidis, <i>Soft Errors in Modern Electronic Systems</i>, vol. 41, pp. 203, 2011.","links":{"crossRefLink":"https://doi.org/10.1007/978-1-4419-6993-4_8"},"title":""}]},"formulaStrippedArticleTitle":"A Note on Strongly Fault-Secure Sequential Circuits","nonIeeeCitationCount":"8","contentTypeDisplay":"Journals","patentCitationCount":"0","mlTime":"PT0.449813S","lastupdate":"2021-07-23","title":"A Note on Strongly Fault-Secure Sequential Circuits","contentType":"periodicals","ieeeCitationCount":"18","publicationNumber":"12"},{"_id":5009548,"paperCitations":{"ieee":[{"order":"1","displayText":"Chao-Rong Chen, Chi-Juin Chang, \"Half-Interval Method Applied in Feeder Terminal Unit Overcurrent Detecting Curve Setting\", <i>Power Delivery IEEE Transactions on</i>, vol. 30, no. 4, pp. 1898-1905, 2015.","links":{"documentLink":"/document/6971227","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=6971227","pdfSize":"1595KB"},"title":"Half-Interval Method Applied in Feeder Terminal Unit Overcurrent Detecting Curve Setting"},{"order":"2","displayText":"S.W. Hornick, S.R. Maddila, E.P. Mucke, H. Rosenberger, S.S. Skiena, I.G. Tollis, \"Searching on a tape\", <i>Computers IEEE Transactions on</i>, vol. 39, no. 10, pp. 1265-1272, 1990.","links":{"documentLink":"/document/59856","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=59856","pdfSize":"712KB"},"title":"Searching on a tape"},{"order":"3","displayText":"A. Marquez, J. I. Leon, S. Vazquez, L. G. Franquelo, J. M. Carrasco, E. Galvan, \"Binary search based MPPT algorithm for high-power PV systems\", <i>Compatibility Power Electronics and Power Engineering (CPE-POWERENG) 2016 10th International Conference on</i>, pp. 168-173, 2016.","links":{"documentLink":"/document/7544179","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=7544179","pdfSize":"604KB"},"title":"Binary search based MPPT algorithm for high-power PV systems"},{"order":"4","displayText":"Kuo-Liang Chung, Wen-Chin Chen, Ferng-Ching Lin, \"On the complexity of search algorithms\", <i>Computers IEEE Transactions on</i>, vol. 41, no. 9, pp. 1172-1176, 1992.","links":{"documentLink":"/document/165398","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=165398","pdfSize":"353KB"},"title":"On the complexity of search algorithms"},{"order":"5","displayText":"Jie Zeng, Tiejun Lv, Ren Ping Liu, Xin Su, Norman C. Beaulieu, Y. Jay Guo, \"Linear Minimum Error Probability Detection for Massive MU-MIMO With Imperfect CSI in URLLC\", <i>Vehicular Technology IEEE Transactions on</i>, vol. 68, no. 11, pp. 11384-11388, 2019.","links":{"documentLink":"/document/8854901","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=8854901","pdfSize":"699KB"},"title":"Linear Minimum Error Probability Detection for Massive MU-MIMO With Imperfect CSI in URLLC"},{"order":"6","displayText":"Peter Chua Thin Wei, Foo Loke Sheng, Ng Kim Choo, Keith A. Serrels, Kuyt Ku, Curt Lin, Tang Chih-yi, \"Increased Fault Isolation Efficiency by Using Scan Cell Visualizer for Scan Chain Failures\", <i>Physical and Failure Analysis of Integrated Circuits (IPFA) 2019 IEEE 26th International Symposium on</i>, pp. 1-9, 2019.","links":{"documentLink":"/document/8984846","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=8984846","pdfSize":"3697KB"},"title":"Increased Fault Isolation Efficiency by Using Scan Cell Visualizer for Scan Chain Failures"}],"nonIeee":[{"order":"1","displayText":"Michelle L Wachs, \"On an efficient dynamic programming technique of F. F. Yao\", <i>Journal of Algorithms</i>, vol. 10, pp. 518, 1989.","links":{"crossRefLink":"https://doi.org/10.1016/0196-6774(89)90003-5"},"title":"On an efficient dynamic programming technique of F. F. Yao"},{"order":"2","displayText":"Refael Hassin, Anna Sarid, \"Operations research applications of dichotomous search\", <i>European Journal of Operational Research</i>, 2017.","links":{"crossRefLink":"https://doi.org/10.1016/j.ejor.2017.07.031"},"title":"Operations research applications of dichotomous search"}]},"formulaStrippedArticleTitle":"Binary Search Revisited: Another Advantage of Fibonacci Search","nonIeeeCitationCount":"2","contentTypeDisplay":"Journals","patentCitationCount":"2","mlTime":"PT0.093155S","lastupdate":"2021-12-18","title":"Binary Search Revisited: Another Advantage of Fibonacci Search","contentType":"periodicals","ieeeCitationCount":"6","publicationNumber":"12"},{"_id":5009631,"paperCitations":{"ieee":[{"order":"1","displayText":"L.C. Bomar, W.J. Steinway, S.A. Faulkner, L.L. Harkness, \"CW Multi-Tone Radar Ranging using DFT Techniques\", <i>Microwave Conference 1983. 13th European</i>, pp. 127-132, 1983.","links":{"documentLink":"/document/4131878","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=4131878","pdfSize":"5477KB"},"title":"CW Multi-Tone Radar Ranging using DFT Techniques"}]},"formulaStrippedArticleTitle":"Tracking Instrumentation and Accuracy on the Eastern Test Range","nonIeeeCitationCount":"0","contentTypeDisplay":"Journals","patentCitationCount":"0","mlTime":"PT0.042654S","lastupdate":"2021-10-02","title":"Tracking Instrumentation and Accuracy on the Eastern Test Range","contentType":"periodicals","ieeeCitationCount":"1","publicationNumber":"4335581"},{"_id":5009633,"paperCitations":{"ieee":[{"order":"1","displayText":"Jan-Gerd Me\u00df, Robert Schmidt, G\u00f6rschwin Fey, \"Adaptive compression schemes for housekeeping data\", <i>Aerospace Conference 2017 IEEE</i>, pp. 1-12, 2017.","links":{"documentLink":"/document/7943580","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=7943580","pdfSize":"400KB"},"title":"Adaptive compression schemes for housekeeping data"},{"order":"2","displayText":"S.M.S. Jalaleddine, C.G. Hutchens, R.D. Strattan, W.A. Coberly, \"ECG data compression techniques-a unified approach\", <i>Biomedical Engineering IEEE Transactions on</i>, vol. 37, no. 4, pp. 329-343, 1990.","links":{"documentLink":"/document/52340","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=52340","pdfSize":"1759KB"},"title":"ECG data compression techniques-a unified approach"},{"order":"3","displayText":"T.J. Lynch, \"Sequence time coding for data compression\", <i>Proceedings of the IEEE</i>, vol. 54, no. 10, pp. 1490-1491, 1966.","links":{"documentLink":"/document/1447097","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=1447097","pdfSize":"182KB"},"title":"Sequence time coding for data compression"},{"order":"4","displayText":"T. Lynch, \"The probability of a straight-line sequence from a uniform independent sample source (Corresp.)\", <i>Information Theory IEEE Transactions on</i>, vol. 14, no. 5, pp. 773-774, 1968.","links":{"documentLink":"/document/1054201","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=1054201","pdfSize":"178KB"},"title":"The probability of a straight-line sequence from a uniform independent sample source (Corresp.)"},{"order":"5","displayText":"L. Davisson, \"An approximate theory of prediction for data compression\", <i>Information Theory IEEE Transactions on</i>, vol. 13, no. 2, pp. 274-278, 1967.","links":{"documentLink":"/document/1054012","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=1054012","pdfSize":"510KB"},"title":"An approximate theory of prediction for data compression"},{"order":"6","displayText":"G. Raga, \"Wideband Video Data Transmission\", <i>Communication Technology IEEE Transactions on</i>, vol. 15, no. 1, pp. 124-129, 1967.","links":{"documentLink":"/document/1089533","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=1089533","pdfSize":"640KB"},"title":"Wideband Video Data Transmission"},{"order":"7","displayText":"Thomas J. Lynch, \"Performance Measures for Compressed and Coded Space Telemetry Systems\", <i>Aerospace and Electronic Systems IEEE Transactions on</i>, vol. AES-3, no. 5, pp. 784-795, 1967.","links":{"documentLink":"/document/5408866","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=5408866","pdfSize":"2489KB"},"title":"Performance Measures for Compressed and Coded Space Telemetry Systems"},{"order":"8","displayText":"Richard S. Simpson, Clarence A. Blackwell, Walter O. Frost, \"Compendium of redundancy removal processes\", <i>Aerospace and Electronic Systems IEEE Transactions on</i>, vol. AES-2, no. 4, pp. 471-474, 1966.","links":{"documentLink":"/document/4501802","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=4501802","pdfSize":"699KB"},"title":"Compendium of redundancy removal processes"},{"order":"9","displayText":"Jay W. Schwartz, Richard C. Barker, \"Bit-Plane Encoding: A Technique for Source Encoding\", <i>Aerospace and Electronic Systems IEEE Transactions on</i>, vol. AES-2, no. 4, pp. 385-392, 1966.","links":{"documentLink":"/document/4501787","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=4501787","pdfSize":"2546KB"},"title":"Bit-Plane Encoding: A Technique for Source Encoding"},{"order":"10","displayText":"L.D. Davisson, \"The theoretical analysis of data compression systems\", <i>Proceedings of the IEEE</i>, vol. 56, no. 2, pp. 176-186, 1968.","links":{"documentLink":"/document/1448142","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=1448142","pdfSize":"1115KB"},"title":"The theoretical analysis of data compression systems"},{"order":"11","displayText":"L. Ehrman, \"Analysis of some redundancy removal bandwidth compression techniques\", <i>Proceedings of the IEEE</i>, vol. 55, no. 3, pp. 278-287, 1967.","links":{"documentLink":"/document/1447412","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=1447412","pdfSize":"852KB"},"title":"Analysis of some redundancy removal bandwidth compression techniques"},{"order":"12","displayText":"Serhiy Avramenko, Stefano Esposito, Massimo Violante, \"Rice Coding-Based Lite Compression Algorithm with Controlled Error for Sensor Data\", <i>Metrology for AeroSpace (MetroAeroSpace) 2018 5th IEEE International Workshop on</i>, pp. 6-10, 2018.","links":{"documentLink":"/document/8453565","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=8453565","pdfSize":"4002KB"},"title":"Rice Coding-Based Lite Compression Algorithm with Controlled Error for Sensor Data"},{"order":"13","displayText":"M. Yu Prakhova, A.N. Krasnov, E.A. Khoroshavina, \"Autonomous Information and Instrumentation System for Gas-Well Analysis\", <i>Industrial Engineering Applications and Manufacturing (ICIEAM) 2019 International Conference on</i>, pp. 1-5, 2019.","links":{"documentLink":"/document/8742980","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=8742980","pdfSize":"163KB"},"title":"Autonomous Information and Instrumentation System for Gas-Well Analysis"}]},"formulaStrippedArticleTitle":"Sampled-Data Prediction for Telemetry Bandwidth Compression","nonIeeeCitationCount":"0","contentTypeDisplay":"Journals","patentCitationCount":"0","mlTime":"PT0.40433S","lastupdate":"2021-10-02","title":"Sampled-Data Prediction for Telemetry Bandwidth Compression","contentType":"periodicals","ieeeCitationCount":"13","publicationNumber":"4335581"},{"_id":5009635,"paperCitations":{"ieee":[{"order":"1","displayText":"S.C. Gupta, \"Phase-locked loops\", <i>Proceedings of the IEEE</i>, vol. 63, no. 2, pp. 291-306, 1975.","links":{"documentLink":"/document/1451665","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=1451665","pdfSize":"1481KB"},"title":"Phase-locked loops"},{"order":"2","displayText":"D. Hummels, \"Some Simulation Results for the Time to Indicate Phase Lock\", <i>Communications IEEE Transactions on</i>, vol. 20, no. 1, pp. 37-43, 1972.","links":{"documentLink":"/document/1091102","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=1091102","pdfSize":"465KB"},"title":"Some Simulation Results for the Time to Indicate Phase Lock"}]},"formulaStrippedArticleTitle":"A Simple Technique for Improving the Pull-in Capability of Phase-Lock Loops","nonIeeeCitationCount":"0","contentTypeDisplay":"Journals","patentCitationCount":"1","mlTime":"PT0.036555S","lastupdate":"2021-10-02","title":"A Simple Technique for Improving the Pull-in Capability of Phase-Lock Loops","contentType":"periodicals","ieeeCitationCount":"2","publicationNumber":"4335581"},{"_id":5009645,"paperCitations":{"ieee":[{"order":"1","displayText":"Y. Saito, I. Horikawa, H. Yamamoto, \"16 QAM Carrier Recovery PLL for Service-Channel Transmission Using FSK Additional Modulation\", <i>Communications IEEE Transactions on</i>, vol. 30, no. 8, pp. 1918-1925, 1982.","links":{"documentLink":"/document/1095664","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=1095664","pdfSize":"699KB"},"title":"16 QAM Carrier Recovery PLL for Service-Channel Transmission Using FSK Additional Modulation"},{"order":"2","displayText":"S.C. Gupta, \"Phase-locked loops\", <i>Proceedings of the IEEE</i>, vol. 63, no. 2, pp. 291-306, 1975.","links":{"documentLink":"/document/1451665","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=1451665","pdfSize":"1481KB"},"title":"Phase-locked loops"},{"order":"3","displayText":"Paul H. Lewis, Wayne E. Weingarten, \"A Comparison of Second Third and Fourth Order Phase-Locked Loops\", <i>Aerospace and Electronic Systems IEEE Transactions on</i>, vol. AES-3, no. 4, pp. 720-727, 1967.","links":{"documentLink":"/document/5408849","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=5408849","pdfSize":"1820KB"},"title":"A Comparison of Second, Third, and Fourth Order Phase-Locked Loops"},{"order":"4","displayText":"J.V. Murphy, \"Frequency measurement using the phase-controlled oscillator\", <i>Proceedings of the IEEE</i>, vol. 55, no. 7, pp. 1144-1153, 1967.","links":{"documentLink":"/document/1447704","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=1447704","pdfSize":"1147KB"},"title":"Frequency measurement using the phase-controlled oscillator"}],"nonIeee":[{"order":"1","displayText":"","links":{"crossRefLink":"https://doi.org/10.1002/9781119011866.ch10"},"title":""}]},"formulaStrippedArticleTitle":"Optimum Filters for Second- and Third-Order Phase-Locked Loops by an Error-Function Criterion","nonIeeeCitationCount":"1","contentTypeDisplay":"Journals","patentCitationCount":"1","mlTime":"PT0.073807S","lastupdate":"2021-10-05","title":"Optimum Filters for Second- and Third-Order Phase-Locked Loops by an Error-Function Criterion","contentType":"periodicals","ieeeCitationCount":"4","publicationNumber":"4335581"},{"_id":5009646,"paperCitations":{"ieee":[{"order":"1","displayText":"Nessrine Ben Rejeb, Ines Bousnina, Mohamed Bassem Ben Salah, Abdelaziz Samet, \"Mean angle of arrival angular and Doppler spreads estimation in multiple-input multiple-output system\", <i>Signal Processing IET</i>, vol. 9, no. 5, pp. 395-402, 2015.","links":{"crossRefLink":"https://doi.org/10.1049/iet-spr.2014.0173","pdfSize":"776KB"},"title":"Mean angle of arrival, angular and Doppler spreads estimation in multiple-input multiple-output system"},{"order":"2","displayText":"K.R. Sundaram, R.K. Mallik, U.M.S. Murthy, \"Modulo conversion method for estimating the direction of arrival\", <i>Aerospace and Electronic Systems IEEE Transactions on</i>, vol. 36, no. 4, pp. 1391-1396, 2000.","links":{"documentLink":"/document/892687","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=892687","pdfSize":"212KB"},"title":"Modulo conversion method for estimating the direction of arrival"},{"order":"3","displayText":"R. Penno, K. Pasala, S. Schneider, \"A novel multi-mode interferometer system\", <i>Aerospace Conference 2001 IEEE Proceedings.</i>, vol. 2, pp. 2/767-2/778 vol.2, 2001.","links":{"documentLink":"/document/931257","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=931257","pdfSize":"931KB"},"title":"A novel multi-mode interferometer system"},{"order":"4","displayText":"R. Penno, K. Pasala, S. Schneider, \"The application of hybrid interferometer-music to eliminate grating lobe effects\", <i>Aerospace Conference 2003. Proceedings. 2003 IEEE</i>, vol. 2, pp. 2_939-2_946, 2003.","links":{"documentLink":"/document/1235506","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=1235506","pdfSize":"757KB"},"title":"The application of hybrid interferometer-music to eliminate grating lobe effects"},{"order":"5","displayText":"R.P. Penno, K.M. Pasala, S. Schneider, \"An improved hybrid interferometer\", <i>Aerospace Conference 2004. Proceedings. 2004 IEEE</i>, vol. 2, pp. 940-946 Vol.2, 2004.","links":{"documentLink":"/document/1367694","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=1367694","pdfSize":"421KB"},"title":"An improved hybrid interferometer"},{"order":"6","displayText":"Quanjiang Zhu, Shiwen Yang, Ruilin Yao, Paolo Rocca, \"A phase-comparison monopulse system based on a 4D antenna array\", <i>Antennas and Propagation (EuCAP) 2014 8th European Conference on</i>, pp. 2251-2254, 2014.","links":{"documentLink":"/document/6902261","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=6902261","pdfSize":"358KB"},"title":"A phase-comparison monopulse system based on a 4D antenna array"},{"order":"7","displayText":"N. Malloy, \"Analysis and synthesis of general planar interferometer arrays\", <i>Acoustics Speech and Signal Processing IEEE International Conference on ICASSP '83.</i>, vol. 8, pp. 352-355, 1983.","links":{"documentLink":"/document/1172129","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=1172129","pdfSize":"114KB"},"title":"Analysis and synthesis of general planar interferometer arrays"},{"order":"8","displayText":"Yoann Ladroit, Xavier Lurton, Christophe Sint\u00e8s, Ren\u00e9 Garello, \"Maximum likelihood estimator based on Quality Factor for bathymetric multibeam echosounder\", <i>Oceans 2012</i>, pp. 1-4, 2012.","links":{"documentLink":"/document/6405028","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=6405028","pdfSize":"1250KB"},"title":"Maximum likelihood estimator based on Quality Factor for bathymetric multibeam echosounder"},{"order":"9","displayText":"Christophe Sintes, Philippe Courmontagne, Gerard Llort-Pujol, Jean-Marc Le Caillec, \"Gaussian approximation of interferometric PDF for MLE derivation\", <i>Oceans 2012</i>, pp. 1-5, 2012.","links":{"documentLink":"/document/6405038","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=6405038","pdfSize":"593KB"},"title":"Gaussian approximation of interferometric PDF for MLE derivation"},{"order":"10","displayText":"\"Theoretical Accuracy of Monopulse Radar Receivers\", <i>Aerospace and Electronic Systems IEEE Transactions on</i>, vol. AES-2, no. 2, pp. 234-236, 1966.","links":{"documentLink":"/document/4501749","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=4501749","pdfSize":"651KB"},"title":"Theoretical Accuracy of Monopulse Radar Receivers"},{"order":"11","displayText":"Ernest Jacobs, Elizabeth W. Ralston, \"Ambiguity Resolution in Interferometry\", <i>Aerospace and Electronic Systems IEEE Transactions on</i>, vol. AES-17, no. 6, pp. 766-780, 1981.","links":{"documentLink":"/document/4102597","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=4102597","pdfSize":"2687KB"},"title":"Ambiguity Resolution in Interferometry"},{"order":"12","displayText":"K. Pasala, R. Penno, S. Schneider, \"Novel wideband multimode hybrid interferometer system\", <i>Aerospace and Electronic Systems IEEE Transactions on</i>, vol. 39, no. 4, pp. 1396-1406, 2003.","links":{"documentLink":"/document/1261135","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=1261135","pdfSize":"845KB"},"title":"Novel wideband multimode hybrid interferometer system"},{"order":"13","displayText":"Teng Long, Honggang Zhang, Tao Zeng, Quanhua Liu, Xinliang Chen, Le Zheng, \"High accuracy unambiguous angle estimation using multi-scale combination in distributed coherent aperture radar\", <i>Radar Sonar & Navigation IET</i>, vol. 11, no. 7, pp. 1090-1098, 2017.","links":{"crossRefLink":"https://doi.org/10.1049/iet-rsn.2016.0450","pdfSize":"3272KB"},"title":"High accuracy unambiguous angle estimation using multi-scale combination in distributed coherent aperture radar"},{"order":"14","displayText":"Vandana AR, Vinod Kumar Jaysaval, C R Byra Reddy, \"Enhancement of unambiguous DOA estimation for Phase Comparison Monopulse radar\", <i>Advances in Computing Communications and Informatics (ICACCI) 2015 International Conference on</i>, pp. 1165-1169, 2015.","links":{"documentLink":"/document/7275768","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=7275768","pdfSize":"484KB"},"title":"Enhancement of unambiguous DOA estimation for Phase Comparison Monopulse radar"},{"order":"15","displayText":"Christophe Sintes, Kenneth G. Foote, Gerard Llort-Pujol, Jean-Marc Le Caillec, Basel Solaiman, \"Performance Prediction of a Dual-Baseline Radar or Sonar Interferometer Based on a Vernier Critical Value Concept\", <i>Oceanic Engineering IEEE Journal of</i>, vol. 43, no. 4, pp. 1114-1133, 2018.","links":{"documentLink":"/document/8052096","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=8052096","pdfSize":"2902KB"},"title":"Performance Prediction of a Dual-Baseline Radar or Sonar Interferometer Based on a Vernier Critical Value Concept"},{"order":"16","displayText":"Mohammad Sadeghi, Fereidoon Behnia, Hamed Haghshenas, \"Positioning of Geostationary Satellite by Radio Interferometry\", <i>Aerospace and Electronic Systems IEEE Transactions on</i>, vol. 55, no. 2, pp. 903-917, 2019.","links":{"documentLink":"/document/8444063","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=8444063","pdfSize":"1166KB"},"title":"Positioning of Geostationary Satellite by Radio Interferometry"},{"order":"17","displayText":"Songsri Sirianunpiboon, Peter Q. C. Ly, Stephen D. Elton, \"A Practical Diophantine Approximation for Sparse Linear Array Direction Finding\", <i>Aerospace and Electronic Systems IEEE Transactions on</i>, vol. 57, no. 3, pp. 1405-1412, 2021.","links":{"documentLink":"/document/9301469","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=9301469","pdfSize":"916KB"},"title":"A Practical Diophantine Approximation for Sparse Linear Array Direction Finding"}],"nonIeee":[{"order":"1","displayText":"Andrew J. McDonald, James Whittington, Sebastien de Larquier, Edhem Custovic, Thomas A. Kane, John C. Devlin, \"Elevation angle-of-arrival determination for a standard and a modified superDARN HF radar layout\", <i>Radio Science</i>, pp. n/a, 2013.","links":{"documentLink":"/document/7771151","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=7771151"},"title":"Elevation angle-of-arrival determination for a standard and a modified superDARN HF radar layout"},{"order":"2","displayText":"W. M. Sherrill, \"A survey of HF interferometry for ionospheric propagation research\", <i>Radio Science</i>, vol. 6, pp. 549, 1971.","links":{"documentLink":"/document/7773189","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=7773189"},"title":"A survey of HF interferometry for ionospheric propagation research"},{"order":"3","displayText":"Ik-Hwan Choi, \"Design of Linear Interferometer Antenna Regarding Beamwidth\", <i>The Journal of Korean Institute of Electromagnetic Engineering and Science</i>, vol. 27, pp. 693, 2016.","links":{"crossRefLink":"https://doi.org/10.5515/KJKIEES.2016.27.8.693"},"title":"Design of Linear Interferometer Antenna Regarding Beamwidth"},{"order":"4","displayText":"Chen Wu, Janaka Elangage, \"Nonuniformly Spaced Array with the Direct Data Domain Method for 2D Angle-of-Arrival Measurement in Electronic Support Measures Application from 6 to 18\u2009GHz\", <i>International Journal of Antennas and Propagation</i>, vol. 2020, pp. 1, 2020.","links":{"crossRefLink":"https://doi.org/10.1155/2020/9651650"},"title":"Nonuniformly Spaced Array with the Direct Data Domain Method for 2D Angle-of-Arrival Measurement in Electronic Support Measures Application from 6 to 18\u2009GHz"}]},"formulaStrippedArticleTitle":"Unambiguous Accuracy of an Interferometer Angle-Measuring System","nonIeeeCitationCount":"4","contentTypeDisplay":"Journals","patentCitationCount":"1","mlTime":"PT0.824741S","lastupdate":"2021-10-05","title":"Unambiguous Accuracy of an Interferometer Angle-Measuring System","contentType":"periodicals","ieeeCitationCount":"17","publicationNumber":"4335581"},{"_id":5009648,"paperCitations":{"ieee":[{"order":"1","displayText":"S. Gupta, J. Painter, \"Correlation Analyses of Linearly Processed Pseudo-Random Sequences\", <i>Communication Technology IEEE Transactions on</i>, vol. 14, no. 6, pp. 796-801, 1966.","links":{"documentLink":"/document/1089417","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=1089417","pdfSize":"479KB"},"title":"Correlation Analyses of Linearly Processed Pseudo-Random Sequences"},{"order":"2","displayText":"W.H. Higa, \"Time synchronization via lunar radar\", <i>Proceedings of the IEEE</i>, vol. 60, no. 5, pp. 552-557, 1972.","links":{"documentLink":"/document/1450619","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=1450619","pdfSize":"577KB"},"title":"Time synchronization via lunar radar"},{"order":"3","displayText":"Allen G. Lindgren, Robert F. Pinkos, Milton E. Schumacher, \"Theory and Noise Dynamics of the Delay-Locked Loop\", <i>Geoscience Electronics IEEE Transactions on</i>, vol. 8, no. 1, pp. 30-40, 1970.","links":{"documentLink":"/document/4043370","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=4043370","pdfSize":"2131KB"},"title":"Theory and Noise Dynamics of the Delay-Locked Loop"}],"nonIeee":[{"order":"1","displayText":"John V. Evans, \"RADAR SIGNATURES OF THE PLANETS\", <i>Annals of the New York Academy of Sciences</i>, vol. 140, pp. 196, 1966.","links":{"crossRefLink":"https://doi.org/10.1111/j.1749-6632.1966.tb50960.x"},"title":"RADAR SIGNATURES OF THE PLANETS"},{"order":"2","displayText":"L. Acedo, P. Piqueras, J.A. Mora\u00f1o, \"A possible flyby anomaly for Juno at Jupiter\", <i>Advances in Space Research</i>, 2018.","links":{"crossRefLink":"https://doi.org/10.1016/j.asr.2018.02.037"},"title":"A possible flyby anomaly for Juno at Jupiter"}]},"formulaStrippedArticleTitle":"A Precision Planetary Range-Tracking Radar","nonIeeeCitationCount":"2","contentTypeDisplay":"Journals","patentCitationCount":"0","mlTime":"PT0.166075S","lastupdate":"2021-10-05","title":"A Precision Planetary Range-Tracking Radar","contentType":"periodicals","ieeeCitationCount":"3","publicationNumber":"4335581"}]