Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_circuit_0_behav xil_defaultlib.test_circuit_0 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'plus' [C:/Users/paras/.Xilinx/project_8/project_8.srcs/sources_1/imports/new/debouncer.v:24]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'RESET' [C:/Users/paras/.Xilinx/project_9/project_9.srcs/sources_1/new/circuit.v:255]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'plus' [C:/Users/paras/.Xilinx/project_9/project_9.srcs/sources_1/new/indicator_control.v:89]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.counter
Compiling module xil_defaultlib.synchronizer
Compiling module xil_defaultlib.debouncer
Compiling module xil_defaultlib.fsm
Compiling module xil_defaultlib.indicator_control
Compiling module xil_defaultlib.circuit
Compiling module xil_defaultlib.test_circuit_0
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_circuit_0_behav
