<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" lang="en-US">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.14.0"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>RTOS: PWREx Register alias address</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectalign">
   <div id="projectname">RTOS<span id="projectnumber">&#160;1.0</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.14.0 -->
<script type="text/javascript">
$(function() { codefold.init(); });
</script>
<div id="main-nav">
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="pages.html"><span>Related&#160;Pages</span></a></li>
      <li class="current"><a href="topics.html"><span>Topics</span></a></li>
      <li><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li><a href="files.html"><span>Files</span></a></li>
      <li><a href="examples.html"><span>Examples</span></a></li>
    </ul>
  </div>
</div><!-- main-nav -->
</div><!-- top -->
<div id="doc-content">
<div class="header">
  <div class="summary">
<a href="#define-members">Macros</a>  </div>
  <div class="headertitle"><div class="title">PWREx Register alias address <div class="ingroups"><a class="el" href="group___s_t_m32_f4xx___h_a_l___driver.html">STM32F4xx_HAL_Driver</a> &raquo; <a class="el" href="group___p_w_r_ex.html">PWREx</a> &raquo; <a class="el" href="group___p_w_r_ex___private___constants.html">PWREx Private Constants</a></div></div></div>
</div><!--header-->
<div class="contents">
<div class="dynheader">
Collaboration diagram for PWREx Register alias address:</div>
<div class="dyncontent">
<div class="center"><img src="group___p_w_r_ex__register__alias__address.png" border="0" usemap="#agroup______p__w__r__ex____register____alias____address" loading="lazy" alt=""/></div>
<map name="agroup______p__w__r__ex____register____alias____address" id="agroup______p__w__r__ex____register____alias____address">
<area shape="rect" href="group___p_w_r_ex___private___constants.html" title=" " alt="" coords="5,13,184,40"/>
<area shape="rect" title=" " alt="" coords="232,5,385,48"/>
</map>
</div>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 id="header-define-members" class="groupheader"><a id="define-members" name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:gab04d9f278c4124285a9591c4f7098019" id="r_gab04d9f278c4124285a9591c4f7098019"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#gab04d9f278c4124285a9591c4f7098019">FPDS_BIT_NUMBER</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa7d09308d258629a5feea487cf8746c3">PWR_CR_FPDS_Pos</a></td></tr>
<tr class="memitem:ga57d7041b5d1bf0ec94fa18152a7fa208" id="r_ga57d7041b5d1bf0ec94fa18152a7fa208"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga57d7041b5d1bf0ec94fa18152a7fa208">CR_FPDS_BB</a>&#160;&#160;&#160;(uint32_t)(<a class="el" href="group___peripheral__memory__map.html#gaed7efc100877000845c236ccdc9e144a">PERIPH_BB_BASE</a> + (<a class="el" href="group___p_w_r__register__alias__address.html#ga387e4e883d6bea5c2223adc42ee72daa">PWR_CR_OFFSET_BB</a> * 32U) + (<a class="el" href="#gab04d9f278c4124285a9591c4f7098019">FPDS_BIT_NUMBER</a> * 4U))</td></tr>
<tr class="memitem:gace51402e8067c2b478e3bcbc6efe0b70" id="r_gace51402e8067c2b478e3bcbc6efe0b70"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#gace51402e8067c2b478e3bcbc6efe0b70">ODEN_BIT_NUMBER</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaab052a815f96d2ff771d60fa0ca6fe7a">PWR_CR_ODEN_Pos</a></td></tr>
<tr class="memitem:ga1ce2817ed3cc064b3577f90cbb23be35" id="r_ga1ce2817ed3cc064b3577f90cbb23be35"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga1ce2817ed3cc064b3577f90cbb23be35">CR_ODEN_BB</a>&#160;&#160;&#160;(uint32_t)(<a class="el" href="group___peripheral__memory__map.html#gaed7efc100877000845c236ccdc9e144a">PERIPH_BB_BASE</a> + (<a class="el" href="group___p_w_r__register__alias__address.html#ga387e4e883d6bea5c2223adc42ee72daa">PWR_CR_OFFSET_BB</a> * 32U) + (<a class="el" href="#gace51402e8067c2b478e3bcbc6efe0b70">ODEN_BIT_NUMBER</a> * 4U))</td></tr>
<tr class="memitem:gaedd8b85a6ee45b4816a46e7295525d50" id="r_gaedd8b85a6ee45b4816a46e7295525d50"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#gaedd8b85a6ee45b4816a46e7295525d50">ODSWEN_BIT_NUMBER</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac6539637fea57ffa3bbf919dbef6fd0e">PWR_CR_ODSWEN_Pos</a></td></tr>
<tr class="memitem:ga4915f7ce72ac67213c7a5b50bce70d54" id="r_ga4915f7ce72ac67213c7a5b50bce70d54"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga4915f7ce72ac67213c7a5b50bce70d54">CR_ODSWEN_BB</a>&#160;&#160;&#160;(uint32_t)(<a class="el" href="group___peripheral__memory__map.html#gaed7efc100877000845c236ccdc9e144a">PERIPH_BB_BASE</a> + (<a class="el" href="group___p_w_r__register__alias__address.html#ga387e4e883d6bea5c2223adc42ee72daa">PWR_CR_OFFSET_BB</a> * 32U) + (<a class="el" href="#gaedd8b85a6ee45b4816a46e7295525d50">ODSWEN_BIT_NUMBER</a> * 4U))</td></tr>
<tr class="memitem:ga28a0fb2b4631ef67fa151764489fbf24" id="r_ga28a0fb2b4631ef67fa151764489fbf24"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga28a0fb2b4631ef67fa151764489fbf24">MRLVDS_BIT_NUMBER</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa659a4863e33eb0e499271d37854b22a">PWR_CR_MRLVDS_Pos</a></td></tr>
<tr class="memitem:ga07027fcac2bdf595eaf9d0933fbdaeec" id="r_ga07027fcac2bdf595eaf9d0933fbdaeec"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga07027fcac2bdf595eaf9d0933fbdaeec">CR_MRLVDS_BB</a>&#160;&#160;&#160;(uint32_t)(<a class="el" href="group___peripheral__memory__map.html#gaed7efc100877000845c236ccdc9e144a">PERIPH_BB_BASE</a> + (<a class="el" href="group___p_w_r__register__alias__address.html#ga387e4e883d6bea5c2223adc42ee72daa">PWR_CR_OFFSET_BB</a> * 32U) + (<a class="el" href="#ga28a0fb2b4631ef67fa151764489fbf24">MRLVDS_BIT_NUMBER</a> * 4U))</td></tr>
<tr class="memitem:ga275a1c9f059c6d03973211a12b88311f" id="r_ga275a1c9f059c6d03973211a12b88311f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga275a1c9f059c6d03973211a12b88311f">LPLVDS_BIT_NUMBER</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga665e37f571f0a5dd7094f451bb9392b3">PWR_CR_LPLVDS_Pos</a></td></tr>
<tr class="memitem:gadf91aa0d2f93b4cc91f2f6ca82200faf" id="r_gadf91aa0d2f93b4cc91f2f6ca82200faf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#gadf91aa0d2f93b4cc91f2f6ca82200faf">CR_LPLVDS_BB</a>&#160;&#160;&#160;(uint32_t)(<a class="el" href="group___peripheral__memory__map.html#gaed7efc100877000845c236ccdc9e144a">PERIPH_BB_BASE</a> + (<a class="el" href="group___p_w_r__register__alias__address.html#ga387e4e883d6bea5c2223adc42ee72daa">PWR_CR_OFFSET_BB</a> * 32U) + (<a class="el" href="#ga275a1c9f059c6d03973211a12b88311f">LPLVDS_BIT_NUMBER</a> * 4U))</td></tr>
</table>
<a name="details" id="details"></a><h2 id="header-details" class="groupheader">Detailed Description</h2>
<a name="doc-define-members" id="doc-define-members"></a><h2 id="header-doc-define-members" class="groupheader">Macro Definition Documentation</h2>
<a id="ga57d7041b5d1bf0ec94fa18152a7fa208" name="ga57d7041b5d1bf0ec94fa18152a7fa208"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga57d7041b5d1bf0ec94fa18152a7fa208">&#9670;&#160;</a></span>CR_FPDS_BB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CR_FPDS_BB&#160;&#160;&#160;(uint32_t)(<a class="el" href="group___peripheral__memory__map.html#gaed7efc100877000845c236ccdc9e144a">PERIPH_BB_BASE</a> + (<a class="el" href="group___p_w_r__register__alias__address.html#ga387e4e883d6bea5c2223adc42ee72daa">PWR_CR_OFFSET_BB</a> * 32U) + (<a class="el" href="#gab04d9f278c4124285a9591c4f7098019">FPDS_BIT_NUMBER</a> * 4U))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f4xx__hal__pwr__ex_8h_source.html#l00246">246</a> of file <a class="el" href="stm32f4xx__hal__pwr__ex_8h_source.html">stm32f4xx_hal_pwr_ex.h</a>.</p>

</div>
</div>
<a id="gadf91aa0d2f93b4cc91f2f6ca82200faf" name="gadf91aa0d2f93b4cc91f2f6ca82200faf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gadf91aa0d2f93b4cc91f2f6ca82200faf">&#9670;&#160;</a></span>CR_LPLVDS_BB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CR_LPLVDS_BB&#160;&#160;&#160;(uint32_t)(<a class="el" href="group___peripheral__memory__map.html#gaed7efc100877000845c236ccdc9e144a">PERIPH_BB_BASE</a> + (<a class="el" href="group___p_w_r__register__alias__address.html#ga387e4e883d6bea5c2223adc42ee72daa">PWR_CR_OFFSET_BB</a> * 32U) + (<a class="el" href="#ga275a1c9f059c6d03973211a12b88311f">LPLVDS_BIT_NUMBER</a> * 4U))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f4xx__hal__pwr__ex_8h_source.html#l00262">262</a> of file <a class="el" href="stm32f4xx__hal__pwr__ex_8h_source.html">stm32f4xx_hal_pwr_ex.h</a>.</p>

</div>
</div>
<a id="ga07027fcac2bdf595eaf9d0933fbdaeec" name="ga07027fcac2bdf595eaf9d0933fbdaeec"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga07027fcac2bdf595eaf9d0933fbdaeec">&#9670;&#160;</a></span>CR_MRLVDS_BB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CR_MRLVDS_BB&#160;&#160;&#160;(uint32_t)(<a class="el" href="group___peripheral__memory__map.html#gaed7efc100877000845c236ccdc9e144a">PERIPH_BB_BASE</a> + (<a class="el" href="group___p_w_r__register__alias__address.html#ga387e4e883d6bea5c2223adc42ee72daa">PWR_CR_OFFSET_BB</a> * 32U) + (<a class="el" href="#ga28a0fb2b4631ef67fa151764489fbf24">MRLVDS_BIT_NUMBER</a> * 4U))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f4xx__hal__pwr__ex_8h_source.html#l00258">258</a> of file <a class="el" href="stm32f4xx__hal__pwr__ex_8h_source.html">stm32f4xx_hal_pwr_ex.h</a>.</p>

</div>
</div>
<a id="ga1ce2817ed3cc064b3577f90cbb23be35" name="ga1ce2817ed3cc064b3577f90cbb23be35"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1ce2817ed3cc064b3577f90cbb23be35">&#9670;&#160;</a></span>CR_ODEN_BB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CR_ODEN_BB&#160;&#160;&#160;(uint32_t)(<a class="el" href="group___peripheral__memory__map.html#gaed7efc100877000845c236ccdc9e144a">PERIPH_BB_BASE</a> + (<a class="el" href="group___p_w_r__register__alias__address.html#ga387e4e883d6bea5c2223adc42ee72daa">PWR_CR_OFFSET_BB</a> * 32U) + (<a class="el" href="#gace51402e8067c2b478e3bcbc6efe0b70">ODEN_BIT_NUMBER</a> * 4U))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f4xx__hal__pwr__ex_8h_source.html#l00250">250</a> of file <a class="el" href="stm32f4xx__hal__pwr__ex_8h_source.html">stm32f4xx_hal_pwr_ex.h</a>.</p>

</div>
</div>
<a id="ga4915f7ce72ac67213c7a5b50bce70d54" name="ga4915f7ce72ac67213c7a5b50bce70d54"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4915f7ce72ac67213c7a5b50bce70d54">&#9670;&#160;</a></span>CR_ODSWEN_BB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CR_ODSWEN_BB&#160;&#160;&#160;(uint32_t)(<a class="el" href="group___peripheral__memory__map.html#gaed7efc100877000845c236ccdc9e144a">PERIPH_BB_BASE</a> + (<a class="el" href="group___p_w_r__register__alias__address.html#ga387e4e883d6bea5c2223adc42ee72daa">PWR_CR_OFFSET_BB</a> * 32U) + (<a class="el" href="#gaedd8b85a6ee45b4816a46e7295525d50">ODSWEN_BIT_NUMBER</a> * 4U))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f4xx__hal__pwr__ex_8h_source.html#l00254">254</a> of file <a class="el" href="stm32f4xx__hal__pwr__ex_8h_source.html">stm32f4xx_hal_pwr_ex.h</a>.</p>

</div>
</div>
<a id="gab04d9f278c4124285a9591c4f7098019" name="gab04d9f278c4124285a9591c4f7098019"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab04d9f278c4124285a9591c4f7098019">&#9670;&#160;</a></span>FPDS_BIT_NUMBER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FPDS_BIT_NUMBER&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa7d09308d258629a5feea487cf8746c3">PWR_CR_FPDS_Pos</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f4xx__hal__pwr__ex_8h_source.html#l00245">245</a> of file <a class="el" href="stm32f4xx__hal__pwr__ex_8h_source.html">stm32f4xx_hal_pwr_ex.h</a>.</p>

</div>
</div>
<a id="ga275a1c9f059c6d03973211a12b88311f" name="ga275a1c9f059c6d03973211a12b88311f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga275a1c9f059c6d03973211a12b88311f">&#9670;&#160;</a></span>LPLVDS_BIT_NUMBER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LPLVDS_BIT_NUMBER&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga665e37f571f0a5dd7094f451bb9392b3">PWR_CR_LPLVDS_Pos</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f4xx__hal__pwr__ex_8h_source.html#l00261">261</a> of file <a class="el" href="stm32f4xx__hal__pwr__ex_8h_source.html">stm32f4xx_hal_pwr_ex.h</a>.</p>

</div>
</div>
<a id="ga28a0fb2b4631ef67fa151764489fbf24" name="ga28a0fb2b4631ef67fa151764489fbf24"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga28a0fb2b4631ef67fa151764489fbf24">&#9670;&#160;</a></span>MRLVDS_BIT_NUMBER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MRLVDS_BIT_NUMBER&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa659a4863e33eb0e499271d37854b22a">PWR_CR_MRLVDS_Pos</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f4xx__hal__pwr__ex_8h_source.html#l00257">257</a> of file <a class="el" href="stm32f4xx__hal__pwr__ex_8h_source.html">stm32f4xx_hal_pwr_ex.h</a>.</p>

</div>
</div>
<a id="gace51402e8067c2b478e3bcbc6efe0b70" name="gace51402e8067c2b478e3bcbc6efe0b70"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gace51402e8067c2b478e3bcbc6efe0b70">&#9670;&#160;</a></span>ODEN_BIT_NUMBER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ODEN_BIT_NUMBER&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaab052a815f96d2ff771d60fa0ca6fe7a">PWR_CR_ODEN_Pos</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f4xx__hal__pwr__ex_8h_source.html#l00249">249</a> of file <a class="el" href="stm32f4xx__hal__pwr__ex_8h_source.html">stm32f4xx_hal_pwr_ex.h</a>.</p>

</div>
</div>
<a id="gaedd8b85a6ee45b4816a46e7295525d50" name="gaedd8b85a6ee45b4816a46e7295525d50"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaedd8b85a6ee45b4816a46e7295525d50">&#9670;&#160;</a></span>ODSWEN_BIT_NUMBER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ODSWEN_BIT_NUMBER&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac6539637fea57ffa3bbf919dbef6fd0e">PWR_CR_ODSWEN_Pos</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f4xx__hal__pwr__ex_8h_source.html#l00253">253</a> of file <a class="el" href="stm32f4xx__hal__pwr__ex_8h_source.html">stm32f4xx_hal_pwr_ex.h</a>.</p>

</div>
</div>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by&#160;<a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.14.0
</small></address>
</div><!-- doc-content -->
</body>
</html>
