#-----------------------------------------------------------
# xsim v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Mon Dec  7 17:46:32 2020
# Process ID: 7256
# Current directory: C:/Users/mavity/VivadoProjects/soc3/accelerator/solution1/sim/verilog
# Command line: xsim.exe -mode tcl -source {xsim.dir/l_log2/xsim_script.tcl}
# Log file: C:/Users/mavity/VivadoProjects/soc3/accelerator/solution1/sim/verilog/xsim.log
# Journal file: C:/Users/mavity/VivadoProjects/soc3/accelerator/solution1/sim/verilog\xsim.jou
#-----------------------------------------------------------
source xsim.dir/l_log2/xsim_script.tcl
# xsim {l_log2} -autoloadwcfg -tclbatch {l_log2.tcl}
Vivado Simulator 2019.1
Time resolution is 1 ps
source l_log2.tcl
## log_wave [get_objects -filter {type == in_port || type == out_port || type == inout_port || type == port} /apatb_l_log2_top/AESL_inst_l_log2/*]
## set designtopgroup [add_wave_group "Design Top Signals"]
## set cinoutgroup [add_wave_group "C InOuts" -into $designtopgroup]
## set x__y__return_group [add_wave_group x__y__return(axi_slave) -into $cinoutgroup]
## add_wave /apatb_l_log2_top/AESL_inst_l_log2/interrupt -into $x__y__return_group -color #ffff00 -radix hex
## add_wave /apatb_l_log2_top/AESL_inst_l_log2/s_axi_AXILiteS_BRESP -into $x__y__return_group -radix hex
## add_wave /apatb_l_log2_top/AESL_inst_l_log2/s_axi_AXILiteS_BREADY -into $x__y__return_group -color #ffff00 -radix hex
## add_wave /apatb_l_log2_top/AESL_inst_l_log2/s_axi_AXILiteS_BVALID -into $x__y__return_group -color #ffff00 -radix hex
## add_wave /apatb_l_log2_top/AESL_inst_l_log2/s_axi_AXILiteS_RRESP -into $x__y__return_group -radix hex
## add_wave /apatb_l_log2_top/AESL_inst_l_log2/s_axi_AXILiteS_RDATA -into $x__y__return_group -radix hex
## add_wave /apatb_l_log2_top/AESL_inst_l_log2/s_axi_AXILiteS_RREADY -into $x__y__return_group -color #ffff00 -radix hex
## add_wave /apatb_l_log2_top/AESL_inst_l_log2/s_axi_AXILiteS_RVALID -into $x__y__return_group -color #ffff00 -radix hex
## add_wave /apatb_l_log2_top/AESL_inst_l_log2/s_axi_AXILiteS_ARREADY -into $x__y__return_group -color #ffff00 -radix hex
## add_wave /apatb_l_log2_top/AESL_inst_l_log2/s_axi_AXILiteS_ARVALID -into $x__y__return_group -color #ffff00 -radix hex
## add_wave /apatb_l_log2_top/AESL_inst_l_log2/s_axi_AXILiteS_ARADDR -into $x__y__return_group -radix hex
## add_wave /apatb_l_log2_top/AESL_inst_l_log2/s_axi_AXILiteS_WSTRB -into $x__y__return_group -radix hex
## add_wave /apatb_l_log2_top/AESL_inst_l_log2/s_axi_AXILiteS_WDATA -into $x__y__return_group -radix hex
## add_wave /apatb_l_log2_top/AESL_inst_l_log2/s_axi_AXILiteS_WREADY -into $x__y__return_group -color #ffff00 -radix hex
## add_wave /apatb_l_log2_top/AESL_inst_l_log2/s_axi_AXILiteS_WVALID -into $x__y__return_group -color #ffff00 -radix hex
## add_wave /apatb_l_log2_top/AESL_inst_l_log2/s_axi_AXILiteS_AWREADY -into $x__y__return_group -color #ffff00 -radix hex
## add_wave /apatb_l_log2_top/AESL_inst_l_log2/s_axi_AXILiteS_AWVALID -into $x__y__return_group -color #ffff00 -radix hex
## add_wave /apatb_l_log2_top/AESL_inst_l_log2/s_axi_AXILiteS_AWADDR -into $x__y__return_group -radix hex
## set resetgroup [add_wave_group "Reset" -into $designtopgroup]
## add_wave /apatb_l_log2_top/AESL_inst_l_log2/ap_rst_n -into $resetgroup
## set clockgroup [add_wave_group "Clock" -into $designtopgroup]
## add_wave /apatb_l_log2_top/AESL_inst_l_log2/ap_clk -into $clockgroup
## save_wave_config l_log2.wcfg
## run all
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 100010 ps  Iteration: 0  Process: /apatb_l_log2_top/AESL_inst_l_log2/l_log2_fadd_32ns_bkb_U2/l_log2_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 100010 ps  Iteration: 0  Process: /apatb_l_log2_top/AESL_inst_l_log2/l_log2_fadd_32ns_bkb_U1/l_log2_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd
////////////////////////////////////////////////////////////////////////////////////
// Inter-Transaction Progress: Completed Transaction / Total Transaction
// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%
//
// RTL Simulation : "Inter-Transaction Progress" ["Intra-Transaction Progress"] @ "Simulation Time"
////////////////////////////////////////////////////////////////////////////////////
// RTL Simulation : 0 / 1 [0.00%] @ "125000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 385 ns  Iteration: 11  Process: /apatb_l_log2_top/AESL_inst_l_log2/l_log2_fadd_32ns_bkb_U1/l_log2_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 855 ns  Iteration: 12  Process: /apatb_l_log2_top/AESL_inst_l_log2/l_log2_fadd_32ns_bkb_U1/l_log2_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 905 ns  Iteration: 11  Process: /apatb_l_log2_top/AESL_inst_l_log2/l_log2_fadd_32ns_bkb_U1/l_log2_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 955 ns  Iteration: 11  Process: /apatb_l_log2_top/AESL_inst_l_log2/l_log2_fadd_32ns_bkb_U1/l_log2_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1005 ns  Iteration: 11  Process: /apatb_l_log2_top/AESL_inst_l_log2/l_log2_fadd_32ns_bkb_U1/l_log2_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1055 ns  Iteration: 11  Process: /apatb_l_log2_top/AESL_inst_l_log2/l_log2_fadd_32ns_bkb_U1/l_log2_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1105 ns  Iteration: 11  Process: /apatb_l_log2_top/AESL_inst_l_log2/l_log2_fadd_32ns_bkb_U1/l_log2_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1155 ns  Iteration: 11  Process: /apatb_l_log2_top/AESL_inst_l_log2/l_log2_fadd_32ns_bkb_U1/l_log2_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1205 ns  Iteration: 11  Process: /apatb_l_log2_top/AESL_inst_l_log2/l_log2_fadd_32ns_bkb_U1/l_log2_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1255 ns  Iteration: 11  Process: /apatb_l_log2_top/AESL_inst_l_log2/l_log2_fadd_32ns_bkb_U1/l_log2_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1305 ns  Iteration: 11  Process: /apatb_l_log2_top/AESL_inst_l_log2/l_log2_fadd_32ns_bkb_U1/l_log2_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1355 ns  Iteration: 11  Process: /apatb_l_log2_top/AESL_inst_l_log2/l_log2_fadd_32ns_bkb_U1/l_log2_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1405 ns  Iteration: 11  Process: /apatb_l_log2_top/AESL_inst_l_log2/l_log2_fadd_32ns_bkb_U1/l_log2_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1455 ns  Iteration: 11  Process: /apatb_l_log2_top/AESL_inst_l_log2/l_log2_fadd_32ns_bkb_U1/l_log2_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1505 ns  Iteration: 11  Process: /apatb_l_log2_top/AESL_inst_l_log2/l_log2_fadd_32ns_bkb_U1/l_log2_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1555 ns  Iteration: 11  Process: /apatb_l_log2_top/AESL_inst_l_log2/l_log2_fadd_32ns_bkb_U1/l_log2_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1605 ns  Iteration: 11  Process: /apatb_l_log2_top/AESL_inst_l_log2/l_log2_fadd_32ns_bkb_U1/l_log2_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1655 ns  Iteration: 11  Process: /apatb_l_log2_top/AESL_inst_l_log2/l_log2_fadd_32ns_bkb_U1/l_log2_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1705 ns  Iteration: 11  Process: /apatb_l_log2_top/AESL_inst_l_log2/l_log2_fadd_32ns_bkb_U1/l_log2_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1755 ns  Iteration: 11  Process: /apatb_l_log2_top/AESL_inst_l_log2/l_log2_fadd_32ns_bkb_U1/l_log2_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1805 ns  Iteration: 11  Process: /apatb_l_log2_top/AESL_inst_l_log2/l_log2_fadd_32ns_bkb_U1/l_log2_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1855 ns  Iteration: 11  Process: /apatb_l_log2_top/AESL_inst_l_log2/l_log2_fadd_32ns_bkb_U1/l_log2_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1905 ns  Iteration: 11  Process: /apatb_l_log2_top/AESL_inst_l_log2/l_log2_fadd_32ns_bkb_U1/l_log2_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 1 / 1 [100.00%] @ "2285000"
////////////////////////////////////////////////////////////////////////////////////
$finish called at time : 2325 ns : File "C:/Users/mavity/VivadoProjects/soc3/accelerator/solution1/sim/verilog/l_log2.autotb.v" Line 277
## quit
INFO: [Common 17-206] Exiting xsim at Mon Dec  7 17:46:39 2020...
