# Synthesis in Design Compiler
some records about synthesis tricks in design compiler 

    author: zhaodong lyu 
    data: 2023.04 

the file frame can be set:

        submoduleY/
            DC/
                    ...
                    report/
            PreSim/
                    netlist/
            RTL_codes/
                    *.v
