
===========================================================================
report_checks -path_delay max (Setup)
============================================================================
======================= Typical Corner ===================================

Startpoint: wb_rst_i (input port clocked by clk)
Endpoint: _40_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock network delay (propagated)
                         12.50   18.07 v input external delay
                  0.00    0.00   18.07 v wb_rst_i (in)
     1    0.00                           wb_rst_i (net)
                  0.00    0.00   18.07 v _27_/A1 (sky130_fd_sc_hd__mux2_1)
                  0.10    0.34   18.41 v _27_/X (sky130_fd_sc_hd__mux2_1)
     3    0.01                           _12_ (net)
                  0.10    0.00   18.41 v _33_/B1 (sky130_fd_sc_hd__a41o_2)
                  0.03    0.25   18.66 v _33_/X (sky130_fd_sc_hd__a41o_2)
     1    0.00                           _16_ (net)
                  0.03    0.00   18.66 v _34_/A_N (sky130_fd_sc_hd__and2b_2)
                  0.03    0.20   18.86 ^ _34_/X (sky130_fd_sc_hd__and2b_2)
     1    0.00                           _03_ (net)
                  0.03    0.00   18.86 ^ _40_/D (sky130_fd_sc_hd__dfxtp_2)
                                 18.86   data arrival time

                         25.00   25.00   clock clk (rise edge)
                          4.65   29.65   clock source latency
                  0.61    0.00   29.65 ^ wb_clk_i (in)
     1    0.00                           wb_clk_i (net)
                  0.61    0.00   29.65 ^ _21_/A1 (sky130_fd_sc_hd__mux2_1)
                  0.10    0.26   29.91 ^ _21_/X (sky130_fd_sc_hd__mux2_1)
     5    0.01                           clk (net)
                  0.10    0.00   29.91 ^ _40_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.25   29.66   clock uncertainty
                          0.00   29.66   clock reconvergence pessimism
                         -0.05   29.61   library setup time
                                 29.61   data required time
-----------------------------------------------------------------------------
                                 29.61   data required time
                                -18.86   data arrival time
-----------------------------------------------------------------------------
                                 10.76   slack (MET)


Startpoint: wb_rst_i (input port clocked by clk)
Endpoint: _39_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock network delay (propagated)
                         12.50   18.07 v input external delay
                  0.00    0.00   18.07 v wb_rst_i (in)
     1    0.00                           wb_rst_i (net)
                  0.00    0.00   18.07 v _27_/A1 (sky130_fd_sc_hd__mux2_1)
                  0.10    0.34   18.41 v _27_/X (sky130_fd_sc_hd__mux2_1)
     3    0.01                           _12_ (net)
                  0.10    0.00   18.41 v _31_/B1 (sky130_fd_sc_hd__a311oi_2)
                  0.16    0.24   18.65 ^ _31_/Y (sky130_fd_sc_hd__a311oi_2)
     1    0.00                           _02_ (net)
                  0.16    0.00   18.65 ^ _39_/D (sky130_fd_sc_hd__dfxtp_2)
                                 18.65   data arrival time

                         25.00   25.00   clock clk (rise edge)
                          4.65   29.65   clock source latency
                  0.61    0.00   29.65 ^ wb_clk_i (in)
     1    0.00                           wb_clk_i (net)
                  0.61    0.00   29.65 ^ _21_/A1 (sky130_fd_sc_hd__mux2_1)
                  0.10    0.26   29.91 ^ _21_/X (sky130_fd_sc_hd__mux2_1)
     5    0.01                           clk (net)
                  0.10    0.00   29.91 ^ _39_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.25   29.66   clock uncertainty
                          0.00   29.66   clock reconvergence pessimism
                         -0.08   29.58   library setup time
                                 29.58   data required time
-----------------------------------------------------------------------------
                                 29.58   data required time
                                -18.65   data arrival time
-----------------------------------------------------------------------------
                                 10.93   slack (MET)


Startpoint: wb_rst_i (input port clocked by clk)
Endpoint: _37_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock network delay (propagated)
                         12.50   18.07 v input external delay
                  0.00    0.00   18.07 v wb_rst_i (in)
     1    0.00                           wb_rst_i (net)
                  0.00    0.00   18.07 v _27_/A1 (sky130_fd_sc_hd__mux2_1)
                  0.10    0.34   18.41 v _27_/X (sky130_fd_sc_hd__mux2_1)
     3    0.01                           _12_ (net)
                  0.10    0.00   18.41 v _28_/A (sky130_fd_sc_hd__inv_2)
                  0.04    0.06   18.48 ^ _28_/Y (sky130_fd_sc_hd__inv_2)
     2    0.00                           _13_ (net)
                  0.04    0.00   18.48 ^ _29_/C (sky130_fd_sc_hd__and3_2)
                  0.04    0.16   18.64 ^ _29_/X (sky130_fd_sc_hd__and3_2)
     1    0.00                           _01_ (net)
                  0.04    0.00   18.64 ^ _37_/D (sky130_fd_sc_hd__dfxtp_2)
                                 18.64   data arrival time

                         25.00   25.00   clock clk (rise edge)
                          4.65   29.65   clock source latency
                  0.61    0.00   29.65 ^ wb_clk_i (in)
     1    0.00                           wb_clk_i (net)
                  0.61    0.00   29.65 ^ _21_/A1 (sky130_fd_sc_hd__mux2_1)
                  0.10    0.26   29.91 ^ _21_/X (sky130_fd_sc_hd__mux2_1)
     5    0.01                           clk (net)
                  0.10    0.00   29.91 ^ _37_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.25   29.66   clock uncertainty
                          0.00   29.66   clock reconvergence pessimism
                         -0.05   29.61   library setup time
                                 29.61   data required time
-----------------------------------------------------------------------------
                                 29.61   data required time
                                -18.64   data arrival time
-----------------------------------------------------------------------------
                                 10.97   slack (MET)


Startpoint: wb_rst_i (input port clocked by clk)
Endpoint: _41_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock network delay (propagated)
                         12.50   18.07 v input external delay
                  0.00    0.00   18.07 v wb_rst_i (in)
     1    0.00                           wb_rst_i (net)
                  0.00    0.00   18.07 v _27_/A1 (sky130_fd_sc_hd__mux2_1)
                  0.10    0.34   18.41 v _27_/X (sky130_fd_sc_hd__mux2_1)
     3    0.01                           _12_ (net)
                  0.10    0.00   18.41 v _28_/A (sky130_fd_sc_hd__inv_2)
                  0.04    0.06   18.48 ^ _28_/Y (sky130_fd_sc_hd__inv_2)
     2    0.00                           _13_ (net)
                  0.04    0.00   18.48 ^ _36_/A (sky130_fd_sc_hd__and2_2)
                  0.03    0.12   18.60 ^ _36_/X (sky130_fd_sc_hd__and2_2)
     1    0.00                           _04_ (net)
                  0.03    0.00   18.60 ^ _41_/D (sky130_fd_sc_hd__dfxtp_2)
                                 18.60   data arrival time

                         25.00   25.00   clock clk (rise edge)
                          4.65   29.65   clock source latency
                  0.61    0.00   29.65 ^ wb_clk_i (in)
     1    0.00                           wb_clk_i (net)
                  0.61    0.00   29.65 ^ _21_/A1 (sky130_fd_sc_hd__mux2_1)
                  0.10    0.26   29.91 ^ _21_/X (sky130_fd_sc_hd__mux2_1)
     5    0.01                           clk (net)
                  0.10    0.00   29.91 ^ _41_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.25   29.66   clock uncertainty
                          0.00   29.66   clock reconvergence pessimism
                         -0.05   29.61   library setup time
                                 29.61   data required time
-----------------------------------------------------------------------------
                                 29.61   data required time
                                -18.60   data arrival time
-----------------------------------------------------------------------------
                                 11.02   slack (MET)


Startpoint: _38_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _38_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock source latency
                  0.61    0.00    5.57 ^ wb_clk_i (in)
     1    0.00                           wb_clk_i (net)
                  0.61    0.00    5.57 ^ _21_/A1 (sky130_fd_sc_hd__mux2_1)
                  0.11    0.29    5.86 ^ _21_/X (sky130_fd_sc_hd__mux2_1)
     5    0.01                           clk (net)
                  0.11    0.00    5.86 ^ _38_/CLK (sky130_fd_sc_hd__dfxtp_2)
                  0.06    0.37    6.23 ^ _38_/Q (sky130_fd_sc_hd__dfxtp_2)
     2    0.01                           h_tag (net)
                  0.06    0.00    6.23 ^ _19_/A (sky130_fd_sc_hd__inv_2)
                  0.02    0.03    6.26 v _19_/Y (sky130_fd_sc_hd__inv_2)
     2    0.00                           _00_ (net)
                  0.02    0.00    6.26 v _38_/D (sky130_fd_sc_hd__dfxtp_2)
                                  6.26   data arrival time

                         25.00   25.00   clock clk (rise edge)
                          4.65   29.65   clock source latency
                  0.61    0.00   29.65 ^ wb_clk_i (in)
     1    0.00                           wb_clk_i (net)
                  0.61    0.00   29.65 ^ _21_/A1 (sky130_fd_sc_hd__mux2_1)
                  0.10    0.26   29.91 ^ _21_/X (sky130_fd_sc_hd__mux2_1)
     5    0.01                           clk (net)
                  0.10    0.00   29.91 ^ _38_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.25   29.66   clock uncertainty
                          0.95   30.61   clock reconvergence pessimism
                         -0.09   30.52   library setup time
                                 30.52   data required time
-----------------------------------------------------------------------------
                                 30.52   data required time
                                 -6.26   data arrival time
-----------------------------------------------------------------------------
                                 24.25   slack (MET)



