{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1560180563272 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1560180563272 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jun 10 23:29:23 2019 " "Processing started: Mon Jun 10 23:29:23 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1560180563272 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1560180563272 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off pipelined_computer -c pipelined_computer " "Command: quartus_map --read_settings_files=on --write_settings_files=off pipelined_computer -c pipelined_computer" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1560180563273 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1560180563837 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sevenseg.v 1 1 " "Found 1 design units, including 1 entities, in source file sevenseg.v" { { "Info" "ISGN_ENTITY_NAME" "1 sevenseg " "Found entity 1: sevenseg" {  } { { "sevenseg.v" "" { Text "D:/Software/altera/pipeline/sevenseg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1560180563924 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1560180563924 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sc_instmem.v 1 1 " "Found 1 design units, including 1 entities, in source file sc_instmem.v" { { "Info" "ISGN_ENTITY_NAME" "1 sc_instmem " "Found entity 1: sc_instmem" {  } { { "sc_instmem.v" "" { Text "D:/Software/altera/pipeline/sc_instmem.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1560180563926 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1560180563926 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom.v 1 1 " "Found 1 design units, including 1 entities, in source file rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 rom " "Found entity 1: rom" {  } { { "rom.v" "" { Text "D:/Software/altera/pipeline/rom.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1560180563928 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1560180563928 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regfile.v 1 1 " "Found 1 design units, including 1 entities, in source file regfile.v" { { "Info" "ISGN_ENTITY_NAME" "1 regfile " "Found entity 1: regfile" {  } { { "regfile.v" "" { Text "D:/Software/altera/pipeline/regfile.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1560180563930 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1560180563930 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram.v 1 1 " "Found 1 design units, including 1 entities, in source file ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 ram " "Found entity 1: ram" {  } { { "ram.v" "" { Text "D:/Software/altera/pipeline/ram.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1560180563932 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1560180563932 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pipesim.v 1 1 " "Found 1 design units, including 1 entities, in source file pipesim.v" { { "Info" "ISGN_ENTITY_NAME" "1 pipecomputer_sim " "Found entity 1: pipecomputer_sim" {  } { { "pipesim.v" "" { Text "D:/Software/altera/pipeline/pipesim.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1560180563934 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1560180563934 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pipepc.v 1 1 " "Found 1 design units, including 1 entities, in source file pipepc.v" { { "Info" "ISGN_ENTITY_NAME" "1 pipepc " "Found entity 1: pipepc" {  } { { "pipepc.v" "" { Text "D:/Software/altera/pipeline/pipepc.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1560180563936 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1560180563936 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pipemwreg.v 1 1 " "Found 1 design units, including 1 entities, in source file pipemwreg.v" { { "Info" "ISGN_ENTITY_NAME" "1 pipemwreg " "Found entity 1: pipemwreg" {  } { { "pipemwreg.v" "" { Text "D:/Software/altera/pipeline/pipemwreg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1560180563938 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1560180563938 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pipemem.v 1 1 " "Found 1 design units, including 1 entities, in source file pipemem.v" { { "Info" "ISGN_ENTITY_NAME" "1 pipemem " "Found entity 1: pipemem" {  } { { "pipemem.v" "" { Text "D:/Software/altera/pipeline/pipemem.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1560180563939 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1560180563939 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pipelined_computer.v 1 1 " "Found 1 design units, including 1 entities, in source file pipelined_computer.v" { { "Info" "ISGN_ENTITY_NAME" "1 pipelined_computer " "Found entity 1: pipelined_computer" {  } { { "pipelined_computer.v" "" { Text "D:/Software/altera/pipeline/pipelined_computer.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1560180563941 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1560180563941 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pipeir.v 1 1 " "Found 1 design units, including 1 entities, in source file pipeir.v" { { "Info" "ISGN_ENTITY_NAME" "1 pipeir " "Found entity 1: pipeir" {  } { { "pipeir.v" "" { Text "D:/Software/altera/pipeline/pipeir.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1560180563943 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1560180563943 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pipeif.v 1 1 " "Found 1 design units, including 1 entities, in source file pipeif.v" { { "Info" "ISGN_ENTITY_NAME" "1 pipeif " "Found entity 1: pipeif" {  } { { "pipeif.v" "" { Text "D:/Software/altera/pipeline/pipeif.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1560180563945 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1560180563945 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pipeid.v 1 1 " "Found 1 design units, including 1 entities, in source file pipeid.v" { { "Info" "ISGN_ENTITY_NAME" "1 pipeid " "Found entity 1: pipeid" {  } { { "pipeid.v" "" { Text "D:/Software/altera/pipeline/pipeid.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1560180563947 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1560180563947 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pipeexe.v 1 1 " "Found 1 design units, including 1 entities, in source file pipeexe.v" { { "Info" "ISGN_ENTITY_NAME" "1 pipeexe " "Found entity 1: pipeexe" {  } { { "pipeexe.v" "" { Text "D:/Software/altera/pipeline/pipeexe.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1560180563949 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1560180563949 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pipeemreg.v 1 1 " "Found 1 design units, including 1 entities, in source file pipeemreg.v" { { "Info" "ISGN_ENTITY_NAME" "1 pipeemreg " "Found entity 1: pipeemreg" {  } { { "pipeemreg.v" "" { Text "D:/Software/altera/pipeline/pipeemreg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1560180563953 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1560180563953 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pipedereg.v 1 1 " "Found 1 design units, including 1 entities, in source file pipedereg.v" { { "Info" "ISGN_ENTITY_NAME" "1 pipedereg " "Found entity 1: pipedereg" {  } { { "pipedereg.v" "" { Text "D:/Software/altera/pipeline/pipedereg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1560180563954 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1560180563954 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pipecu.v 1 1 " "Found 1 design units, including 1 entities, in source file pipecu.v" { { "Info" "ISGN_ENTITY_NAME" "1 pipecu " "Found entity 1: pipecu" {  } { { "pipecu.v" "" { Text "D:/Software/altera/pipeline/pipecu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1560180563957 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1560180563957 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux4x32.v 1 1 " "Found 1 design units, including 1 entities, in source file mux4x32.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux4x32 " "Found entity 1: mux4x32" {  } { { "mux4x32.v" "" { Text "D:/Software/altera/pipeline/mux4x32.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1560180563959 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1560180563959 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2x32.v 1 1 " "Found 1 design units, including 1 entities, in source file mux2x32.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux2x32 " "Found entity 1: mux2x32" {  } { { "mux2x32.v" "" { Text "D:/Software/altera/pipeline/mux2x32.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1560180563961 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1560180563961 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2x5.v 1 1 " "Found 1 design units, including 1 entities, in source file mux2x5.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux2x5 " "Found entity 1: mux2x5" {  } { { "mux2x5.v" "" { Text "D:/Software/altera/pipeline/mux2x5.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1560180563962 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1560180563962 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "io_output_reg.v 1 1 " "Found 1 design units, including 1 entities, in source file io_output_reg.v" { { "Info" "ISGN_ENTITY_NAME" "1 io_output_reg " "Found entity 1: io_output_reg" {  } { { "io_output_reg.v" "" { Text "D:/Software/altera/pipeline/io_output_reg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1560180563964 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1560180563964 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "io_input_reg.v 1 1 " "Found 1 design units, including 1 entities, in source file io_input_reg.v" { { "Info" "ISGN_ENTITY_NAME" "1 io_input_reg " "Found entity 1: io_input_reg" {  } { { "io_input_reg.v" "" { Text "D:/Software/altera/pipeline/io_input_reg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1560180563966 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1560180563966 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "io_input_mux.v 1 1 " "Found 1 design units, including 1 entities, in source file io_input_mux.v" { { "Info" "ISGN_ENTITY_NAME" "1 io_input_mux " "Found entity 1: io_input_mux" {  } { { "io_input_mux.v" "" { Text "D:/Software/altera/pipeline/io_input_mux.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1560180563968 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1560180563968 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.v" "" { Text "D:/Software/altera/pipeline/alu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1560180563970 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1560180563970 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "out_port0 packed io_output_reg.v(5) " "Verilog HDL Port Declaration warning at io_output_reg.v(5): data type declaration for \"out_port0\" declares packed dimensions but the port declaration declaration does not" {  } { { "io_output_reg.v" "" { Text "D:/Software/altera/pipeline/io_output_reg.v" 5 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1560180563974 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "out_port0 io_output_reg.v(4) " "HDL info at io_output_reg.v(4): see declaration for object \"out_port0\"" {  } { { "io_output_reg.v" "" { Text "D:/Software/altera/pipeline/io_output_reg.v" 4 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1560180563974 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "out_port1 packed io_output_reg.v(6) " "Verilog HDL Port Declaration warning at io_output_reg.v(6): data type declaration for \"out_port1\" declares packed dimensions but the port declaration declaration does not" {  } { { "io_output_reg.v" "" { Text "D:/Software/altera/pipeline/io_output_reg.v" 6 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1560180563974 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "out_port1 io_output_reg.v(4) " "HDL info at io_output_reg.v(4): see declaration for object \"out_port1\"" {  } { { "io_output_reg.v" "" { Text "D:/Software/altera/pipeline/io_output_reg.v" 4 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1560180563975 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "out_port2 packed io_output_reg.v(7) " "Verilog HDL Port Declaration warning at io_output_reg.v(7): data type declaration for \"out_port2\" declares packed dimensions but the port declaration declaration does not" {  } { { "io_output_reg.v" "" { Text "D:/Software/altera/pipeline/io_output_reg.v" 7 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1560180563975 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "out_port2 io_output_reg.v(4) " "HDL info at io_output_reg.v(4): see declaration for object \"out_port2\"" {  } { { "io_output_reg.v" "" { Text "D:/Software/altera/pipeline/io_output_reg.v" 4 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1560180563975 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "pipelined_computer " "Elaborating entity \"pipelined_computer\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1560180564030 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pipepc pipepc:prog_cnt " "Elaborating entity \"pipepc\" for hierarchy \"pipepc:prog_cnt\"" {  } { { "pipelined_computer.v" "prog_cnt" { Text "D:/Software/altera/pipeline/pipelined_computer.v" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1560180564036 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pipeif pipeif:if_stage " "Elaborating entity \"pipeif\" for hierarchy \"pipeif:if_stage\"" {  } { { "pipelined_computer.v" "if_stage" { Text "D:/Software/altera/pipeline/pipelined_computer.v" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1560180564037 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "nop pipeif.v(7) " "Verilog HDL or VHDL warning at pipeif.v(7): object \"nop\" assigned a value but never read" {  } { { "pipeif.v" "" { Text "D:/Software/altera/pipeline/pipeif.v" 7 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1560180564039 "|pipelined_computer|pipeif:if_stage"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rom pipeif:if_stage\|rom:irom " "Elaborating entity \"rom\" for hierarchy \"pipeif:if_stage\|rom:irom\"" {  } { { "pipeif.v" "irom" { Text "D:/Software/altera/pipeline/pipeif.v" 9 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1560180564041 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram pipeif:if_stage\|rom:irom\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"pipeif:if_stage\|rom:irom\|altsyncram:altsyncram_component\"" {  } { { "rom.v" "altsyncram_component" { Text "D:/Software/altera/pipeline/rom.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1560180564083 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pipeif:if_stage\|rom:irom\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"pipeif:if_stage\|rom:irom\|altsyncram:altsyncram_component\"" {  } { { "rom.v" "" { Text "D:/Software/altera/pipeline/rom.v" 81 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1560180564088 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pipeif:if_stage\|rom:irom\|altsyncram:altsyncram_component " "Instantiated megafunction \"pipeif:if_stage\|rom:irom\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1560180564088 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1560180564088 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1560180564088 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file sc_instmem.mif " "Parameter \"init_file\" = \"sc_instmem.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1560180564088 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1560180564088 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1560180564088 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1560180564088 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 256 " "Parameter \"maximum_depth\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1560180564088 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 64 " "Parameter \"numwords_a\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1560180564088 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1560180564088 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1560180564088 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1560180564088 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 6 " "Parameter \"widthad_a\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1560180564088 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1560180564088 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1560180564088 ""}  } { { "rom.v" "" { Text "D:/Software/altera/pipeline/rom.v" 81 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1560180564088 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_r5i1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_r5i1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_r5i1 " "Found entity 1: altsyncram_r5i1" {  } { { "db/altsyncram_r5i1.tdf" "" { Text "D:/Software/altera/pipeline/db/altsyncram_r5i1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1560180564189 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1560180564189 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_r5i1 pipeif:if_stage\|rom:irom\|altsyncram:altsyncram_component\|altsyncram_r5i1:auto_generated " "Elaborating entity \"altsyncram_r5i1\" for hierarchy \"pipeif:if_stage\|rom:irom\|altsyncram:altsyncram_component\|altsyncram_r5i1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1560180564190 ""}
{ "Warning" "WMIO_MIO_MIF_REINITIALIZED_WARNING" "16 32 16 10 " "16 out of 32 addresses are reinitialized. The latest initialized data will replace the existing data. There are 16 warnings found, and 10 warnings are reported." { { "Warning" "WMIO_MIO_MIF_REINITIALIZED_ADDRESS" "0 " "Memory Initialization File address 0 is reinitialized" {  } { { "" "" { Text "D:/Software/altera/pipeline/" 10 -1 0 } }  } 0 113030 "Memory Initialization File address %1!u! is reinitialized" 0 0 "Quartus II" 0 -1 1560180564254 ""} { "Warning" "WMIO_MIO_MIF_REINITIALIZED_ADDRESS" "1 " "Memory Initialization File address 1 is reinitialized" {  } { { "" "" { Text "D:/Software/altera/pipeline/" 11 -1 0 } }  } 0 113030 "Memory Initialization File address %1!u! is reinitialized" 0 0 "Quartus II" 0 -1 1560180564254 ""} { "Warning" "WMIO_MIO_MIF_REINITIALIZED_ADDRESS" "2 " "Memory Initialization File address 2 is reinitialized" {  } { { "" "" { Text "D:/Software/altera/pipeline/" 12 -1 0 } }  } 0 113030 "Memory Initialization File address %1!u! is reinitialized" 0 0 "Quartus II" 0 -1 1560180564254 ""} { "Warning" "WMIO_MIO_MIF_REINITIALIZED_ADDRESS" "3 " "Memory Initialization File address 3 is reinitialized" {  } { { "" "" { Text "D:/Software/altera/pipeline/" 13 -1 0 } }  } 0 113030 "Memory Initialization File address %1!u! is reinitialized" 0 0 "Quartus II" 0 -1 1560180564254 ""} { "Warning" "WMIO_MIO_MIF_REINITIALIZED_ADDRESS" "4 " "Memory Initialization File address 4 is reinitialized" {  } { { "" "" { Text "D:/Software/altera/pipeline/" 14 -1 0 } }  } 0 113030 "Memory Initialization File address %1!u! is reinitialized" 0 0 "Quartus II" 0 -1 1560180564254 ""} { "Warning" "WMIO_MIO_MIF_REINITIALIZED_ADDRESS" "5 " "Memory Initialization File address 5 is reinitialized" {  } { { "" "" { Text "D:/Software/altera/pipeline/" 15 -1 0 } }  } 0 113030 "Memory Initialization File address %1!u! is reinitialized" 0 0 "Quartus II" 0 -1 1560180564254 ""} { "Warning" "WMIO_MIO_MIF_REINITIALIZED_ADDRESS" "6 " "Memory Initialization File address 6 is reinitialized" {  } { { "" "" { Text "D:/Software/altera/pipeline/" 16 -1 0 } }  } 0 113030 "Memory Initialization File address %1!u! is reinitialized" 0 0 "Quartus II" 0 -1 1560180564254 ""} { "Warning" "WMIO_MIO_MIF_REINITIALIZED_ADDRESS" "7 " "Memory Initialization File address 7 is reinitialized" {  } { { "" "" { Text "D:/Software/altera/pipeline/" 17 -1 0 } }  } 0 113030 "Memory Initialization File address %1!u! is reinitialized" 0 0 "Quartus II" 0 -1 1560180564254 ""} { "Warning" "WMIO_MIO_MIF_REINITIALIZED_ADDRESS" "8 " "Memory Initialization File address 8 is reinitialized" {  } { { "" "" { Text "D:/Software/altera/pipeline/" 18 -1 0 } }  } 0 113030 "Memory Initialization File address %1!u! is reinitialized" 0 0 "Quartus II" 0 -1 1560180564254 ""} { "Warning" "WMIO_MIO_MIF_REINITIALIZED_ADDRESS" "9 " "Memory Initialization File address 9 is reinitialized" {  } { { "" "" { Text "D:/Software/altera/pipeline/" 19 -1 0 } }  } 0 113030 "Memory Initialization File address %1!u! is reinitialized" 0 0 "Quartus II" 0 -1 1560180564254 ""}  } { { "D:/Software/altera/pipeline/sc_instmem.mif" "" { Text "D:/Software/altera/pipeline/sc_instmem.mif" 1 -1 0 } }  } 0 113031 "%1!u! out of %2!d! addresses are reinitialized. The latest initialized data will replace the existing data. There are %3!u! warnings found, and %4!u! warnings are reported." 0 0 "Quartus II" 0 -1 1560180564254 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "64 32 D:/Software/altera/pipeline/sc_instmem.mif " "Memory depth (64) in the design file differs from memory depth (32) in the Memory Initialization File \"D:/Software/altera/pipeline/sc_instmem.mif\" -- setting initial value for remaining addresses to 0" {  } { { "rom.v" "" { Text "D:/Software/altera/pipeline/rom.v" 81 0 0 } }  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Quartus II" 0 -1 1560180564256 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux4x32 pipeif:if_stage\|mux4x32:new_pc " "Elaborating entity \"mux4x32\" for hierarchy \"pipeif:if_stage\|mux4x32:new_pc\"" {  } { { "pipeif.v" "new_pc" { Text "D:/Software/altera/pipeline/pipeif.v" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1560180564302 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pipeir pipeir:inst_reg " "Elaborating entity \"pipeir\" for hierarchy \"pipeir:inst_reg\"" {  } { { "pipelined_computer.v" "inst_reg" { Text "D:/Software/altera/pipeline/pipelined_computer.v" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1560180564304 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pipeid pipeid:id_stage " "Elaborating entity \"pipeid\" for hierarchy \"pipeid:id_stage\"" {  } { { "pipelined_computer.v" "id_stage" { Text "D:/Software/altera/pipeline/pipelined_computer.v" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1560180564306 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pipecu pipeid:id_stage\|pipecu:cu " "Elaborating entity \"pipecu\" for hierarchy \"pipeid:id_stage\|pipecu:cu\"" {  } { { "pipeid.v" "cu" { Text "D:/Software/altera/pipeline/pipeid.v" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1560180564310 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regfile pipeid:id_stage\|regfile:rf " "Elaborating entity \"regfile\" for hierarchy \"pipeid:id_stage\|regfile:rf\"" {  } { { "pipeid.v" "rf" { Text "D:/Software/altera/pipeline/pipeid.v" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1560180564311 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "test regfile.v(9) " "Verilog HDL or VHDL warning at regfile.v(9): object \"test\" assigned a value but never read" {  } { { "regfile.v" "" { Text "D:/Software/altera/pipeline/regfile.v" 9 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1560180564322 "|pipelined_computer|pipeid:id_stage|regfile:rf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 regfile.v(10) " "Verilog HDL assignment warning at regfile.v(10): truncated value with size 32 to match size of target (1)" {  } { { "regfile.v" "" { Text "D:/Software/altera/pipeline/regfile.v" 10 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1560180564322 "|pipelined_computer|pipeid:id_stage|regfile:rf"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "i regfile.v(16) " "Verilog HDL Always Construct warning at regfile.v(16): inferring latch(es) for variable \"i\", which holds its previous value in one or more paths through the always construct" {  } { { "regfile.v" "" { Text "D:/Software/altera/pipeline/regfile.v" 16 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1560180564322 "|pipelined_computer|pipeid:id_stage|regfile:rf"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pipedereg pipedereg:de_reg " "Elaborating entity \"pipedereg\" for hierarchy \"pipedereg:de_reg\"" {  } { { "pipelined_computer.v" "de_reg" { Text "D:/Software/altera/pipeline/pipelined_computer.v" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1560180564324 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pipeexe pipeexe:exe_stage " "Elaborating entity \"pipeexe\" for hierarchy \"pipeexe:exe_stage\"" {  } { { "pipelined_computer.v" "exe_stage" { Text "D:/Software/altera/pipeline/pipelined_computer.v" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1560180564327 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2x32 pipeexe:exe_stage\|mux2x32:alu_b " "Elaborating entity \"mux2x32\" for hierarchy \"pipeexe:exe_stage\|mux2x32:alu_b\"" {  } { { "pipeexe.v" "alu_b" { Text "D:/Software/altera/pipeline/pipeexe.v" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1560180564329 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu pipeexe:exe_stage\|alu:agorithm_logic_unit " "Elaborating entity \"alu\" for hierarchy \"pipeexe:exe_stage\|alu:agorithm_logic_unit\"" {  } { { "pipeexe.v" "agorithm_logic_unit" { Text "D:/Software/altera/pipeline/pipeexe.v" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1560180564330 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "48 32 alu.v(14) " "Verilog HDL assignment warning at alu.v(14): truncated value with size 48 to match size of target (32)" {  } { { "alu.v" "" { Text "D:/Software/altera/pipeline/alu.v" 14 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1560180564331 "|pipelined_computer|pipeexe:exe_stage|alu:al_unit"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pipeemreg pipeemreg:em_reg " "Elaborating entity \"pipeemreg\" for hierarchy \"pipeemreg:em_reg\"" {  } { { "pipelined_computer.v" "em_reg" { Text "D:/Software/altera/pipeline/pipelined_computer.v" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1560180564332 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pipemem pipemem:mem_stage " "Elaborating entity \"pipemem\" for hierarchy \"pipemem:mem_stage\"" {  } { { "pipelined_computer.v" "mem_stage" { Text "D:/Software/altera/pipeline/pipelined_computer.v" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1560180564334 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "write_mem_enable pipemem.v(8) " "Verilog HDL or VHDL warning at pipemem.v(8): object \"write_mem_enable\" assigned a value but never read" {  } { { "pipemem.v" "" { Text "D:/Software/altera/pipeline/pipemem.v" 8 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1560180564337 "|pipelined_computer|pipemem:mem_stage"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "io_input_reg pipemem:mem_stage\|io_input_reg:io_input_regx2 " "Elaborating entity \"io_input_reg\" for hierarchy \"pipemem:mem_stage\|io_input_reg:io_input_regx2\"" {  } { { "pipemem.v" "io_input_regx2" { Text "D:/Software/altera/pipeline/pipemem.v" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1560180564337 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "io_input_mux pipemem:mem_stage\|io_input_reg:io_input_regx2\|io_input_mux:io_input_mux_2x32 " "Elaborating entity \"io_input_mux\" for hierarchy \"pipemem:mem_stage\|io_input_reg:io_input_regx2\|io_input_mux:io_input_mux_2x32\"" {  } { { "io_input_reg.v" "io_input_mux_2x32" { Text "D:/Software/altera/pipeline/io_input_reg.v" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1560180564339 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "io_input_mux.v(11) " "Verilog HDL Case Statement warning at io_input_mux.v(11): incomplete case statement has no default case item" {  } { { "io_input_mux.v" "" { Text "D:/Software/altera/pipeline/io_input_mux.v" 11 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1560180564340 "|pipelined_computer|pipemem:mem_stage|io_input_reg:io_input_regx2|io_input_mux:io_input_mux_2x32"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "io_read_data io_input_mux.v(11) " "Verilog HDL Always Construct warning at io_input_mux.v(11): inferring latch(es) for variable \"io_read_data\", which holds its previous value in one or more paths through the always construct" {  } { { "io_input_mux.v" "" { Text "D:/Software/altera/pipeline/io_input_mux.v" 11 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1560180564340 "|pipelined_computer|pipemem:mem_stage|io_input_reg:io_input_regx2|io_input_mux:io_input_mux_2x32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_read_data\[0\] io_input_mux.v(11) " "Inferred latch for \"io_read_data\[0\]\" at io_input_mux.v(11)" {  } { { "io_input_mux.v" "" { Text "D:/Software/altera/pipeline/io_input_mux.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1560180564340 "|pipelined_computer|pipemem:mem_stage|io_input_reg:io_input_regx2|io_input_mux:io_input_mux_2x32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_read_data\[1\] io_input_mux.v(11) " "Inferred latch for \"io_read_data\[1\]\" at io_input_mux.v(11)" {  } { { "io_input_mux.v" "" { Text "D:/Software/altera/pipeline/io_input_mux.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1560180564340 "|pipelined_computer|pipemem:mem_stage|io_input_reg:io_input_regx2|io_input_mux:io_input_mux_2x32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_read_data\[2\] io_input_mux.v(11) " "Inferred latch for \"io_read_data\[2\]\" at io_input_mux.v(11)" {  } { { "io_input_mux.v" "" { Text "D:/Software/altera/pipeline/io_input_mux.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1560180564340 "|pipelined_computer|pipemem:mem_stage|io_input_reg:io_input_regx2|io_input_mux:io_input_mux_2x32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_read_data\[3\] io_input_mux.v(11) " "Inferred latch for \"io_read_data\[3\]\" at io_input_mux.v(11)" {  } { { "io_input_mux.v" "" { Text "D:/Software/altera/pipeline/io_input_mux.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1560180564340 "|pipelined_computer|pipemem:mem_stage|io_input_reg:io_input_regx2|io_input_mux:io_input_mux_2x32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_read_data\[4\] io_input_mux.v(11) " "Inferred latch for \"io_read_data\[4\]\" at io_input_mux.v(11)" {  } { { "io_input_mux.v" "" { Text "D:/Software/altera/pipeline/io_input_mux.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1560180564340 "|pipelined_computer|pipemem:mem_stage|io_input_reg:io_input_regx2|io_input_mux:io_input_mux_2x32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_read_data\[5\] io_input_mux.v(11) " "Inferred latch for \"io_read_data\[5\]\" at io_input_mux.v(11)" {  } { { "io_input_mux.v" "" { Text "D:/Software/altera/pipeline/io_input_mux.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1560180564341 "|pipelined_computer|pipemem:mem_stage|io_input_reg:io_input_regx2|io_input_mux:io_input_mux_2x32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_read_data\[6\] io_input_mux.v(11) " "Inferred latch for \"io_read_data\[6\]\" at io_input_mux.v(11)" {  } { { "io_input_mux.v" "" { Text "D:/Software/altera/pipeline/io_input_mux.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1560180564341 "|pipelined_computer|pipemem:mem_stage|io_input_reg:io_input_regx2|io_input_mux:io_input_mux_2x32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_read_data\[7\] io_input_mux.v(11) " "Inferred latch for \"io_read_data\[7\]\" at io_input_mux.v(11)" {  } { { "io_input_mux.v" "" { Text "D:/Software/altera/pipeline/io_input_mux.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1560180564341 "|pipelined_computer|pipemem:mem_stage|io_input_reg:io_input_regx2|io_input_mux:io_input_mux_2x32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_read_data\[8\] io_input_mux.v(11) " "Inferred latch for \"io_read_data\[8\]\" at io_input_mux.v(11)" {  } { { "io_input_mux.v" "" { Text "D:/Software/altera/pipeline/io_input_mux.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1560180564341 "|pipelined_computer|pipemem:mem_stage|io_input_reg:io_input_regx2|io_input_mux:io_input_mux_2x32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_read_data\[9\] io_input_mux.v(11) " "Inferred latch for \"io_read_data\[9\]\" at io_input_mux.v(11)" {  } { { "io_input_mux.v" "" { Text "D:/Software/altera/pipeline/io_input_mux.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1560180564341 "|pipelined_computer|pipemem:mem_stage|io_input_reg:io_input_regx2|io_input_mux:io_input_mux_2x32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_read_data\[10\] io_input_mux.v(11) " "Inferred latch for \"io_read_data\[10\]\" at io_input_mux.v(11)" {  } { { "io_input_mux.v" "" { Text "D:/Software/altera/pipeline/io_input_mux.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1560180564341 "|pipelined_computer|pipemem:mem_stage|io_input_reg:io_input_regx2|io_input_mux:io_input_mux_2x32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_read_data\[11\] io_input_mux.v(11) " "Inferred latch for \"io_read_data\[11\]\" at io_input_mux.v(11)" {  } { { "io_input_mux.v" "" { Text "D:/Software/altera/pipeline/io_input_mux.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1560180564341 "|pipelined_computer|pipemem:mem_stage|io_input_reg:io_input_regx2|io_input_mux:io_input_mux_2x32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_read_data\[12\] io_input_mux.v(11) " "Inferred latch for \"io_read_data\[12\]\" at io_input_mux.v(11)" {  } { { "io_input_mux.v" "" { Text "D:/Software/altera/pipeline/io_input_mux.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1560180564341 "|pipelined_computer|pipemem:mem_stage|io_input_reg:io_input_regx2|io_input_mux:io_input_mux_2x32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_read_data\[13\] io_input_mux.v(11) " "Inferred latch for \"io_read_data\[13\]\" at io_input_mux.v(11)" {  } { { "io_input_mux.v" "" { Text "D:/Software/altera/pipeline/io_input_mux.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1560180564341 "|pipelined_computer|pipemem:mem_stage|io_input_reg:io_input_regx2|io_input_mux:io_input_mux_2x32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_read_data\[14\] io_input_mux.v(11) " "Inferred latch for \"io_read_data\[14\]\" at io_input_mux.v(11)" {  } { { "io_input_mux.v" "" { Text "D:/Software/altera/pipeline/io_input_mux.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1560180564341 "|pipelined_computer|pipemem:mem_stage|io_input_reg:io_input_regx2|io_input_mux:io_input_mux_2x32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_read_data\[15\] io_input_mux.v(11) " "Inferred latch for \"io_read_data\[15\]\" at io_input_mux.v(11)" {  } { { "io_input_mux.v" "" { Text "D:/Software/altera/pipeline/io_input_mux.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1560180564341 "|pipelined_computer|pipemem:mem_stage|io_input_reg:io_input_regx2|io_input_mux:io_input_mux_2x32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_read_data\[16\] io_input_mux.v(11) " "Inferred latch for \"io_read_data\[16\]\" at io_input_mux.v(11)" {  } { { "io_input_mux.v" "" { Text "D:/Software/altera/pipeline/io_input_mux.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1560180564341 "|pipelined_computer|pipemem:mem_stage|io_input_reg:io_input_regx2|io_input_mux:io_input_mux_2x32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_read_data\[17\] io_input_mux.v(11) " "Inferred latch for \"io_read_data\[17\]\" at io_input_mux.v(11)" {  } { { "io_input_mux.v" "" { Text "D:/Software/altera/pipeline/io_input_mux.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1560180564341 "|pipelined_computer|pipemem:mem_stage|io_input_reg:io_input_regx2|io_input_mux:io_input_mux_2x32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_read_data\[18\] io_input_mux.v(11) " "Inferred latch for \"io_read_data\[18\]\" at io_input_mux.v(11)" {  } { { "io_input_mux.v" "" { Text "D:/Software/altera/pipeline/io_input_mux.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1560180564341 "|pipelined_computer|pipemem:mem_stage|io_input_reg:io_input_regx2|io_input_mux:io_input_mux_2x32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_read_data\[19\] io_input_mux.v(11) " "Inferred latch for \"io_read_data\[19\]\" at io_input_mux.v(11)" {  } { { "io_input_mux.v" "" { Text "D:/Software/altera/pipeline/io_input_mux.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1560180564341 "|pipelined_computer|pipemem:mem_stage|io_input_reg:io_input_regx2|io_input_mux:io_input_mux_2x32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_read_data\[20\] io_input_mux.v(11) " "Inferred latch for \"io_read_data\[20\]\" at io_input_mux.v(11)" {  } { { "io_input_mux.v" "" { Text "D:/Software/altera/pipeline/io_input_mux.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1560180564341 "|pipelined_computer|pipemem:mem_stage|io_input_reg:io_input_regx2|io_input_mux:io_input_mux_2x32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_read_data\[21\] io_input_mux.v(11) " "Inferred latch for \"io_read_data\[21\]\" at io_input_mux.v(11)" {  } { { "io_input_mux.v" "" { Text "D:/Software/altera/pipeline/io_input_mux.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1560180564341 "|pipelined_computer|pipemem:mem_stage|io_input_reg:io_input_regx2|io_input_mux:io_input_mux_2x32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_read_data\[22\] io_input_mux.v(11) " "Inferred latch for \"io_read_data\[22\]\" at io_input_mux.v(11)" {  } { { "io_input_mux.v" "" { Text "D:/Software/altera/pipeline/io_input_mux.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1560180564341 "|pipelined_computer|pipemem:mem_stage|io_input_reg:io_input_regx2|io_input_mux:io_input_mux_2x32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_read_data\[23\] io_input_mux.v(11) " "Inferred latch for \"io_read_data\[23\]\" at io_input_mux.v(11)" {  } { { "io_input_mux.v" "" { Text "D:/Software/altera/pipeline/io_input_mux.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1560180564341 "|pipelined_computer|pipemem:mem_stage|io_input_reg:io_input_regx2|io_input_mux:io_input_mux_2x32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_read_data\[24\] io_input_mux.v(11) " "Inferred latch for \"io_read_data\[24\]\" at io_input_mux.v(11)" {  } { { "io_input_mux.v" "" { Text "D:/Software/altera/pipeline/io_input_mux.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1560180564341 "|pipelined_computer|pipemem:mem_stage|io_input_reg:io_input_regx2|io_input_mux:io_input_mux_2x32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_read_data\[25\] io_input_mux.v(11) " "Inferred latch for \"io_read_data\[25\]\" at io_input_mux.v(11)" {  } { { "io_input_mux.v" "" { Text "D:/Software/altera/pipeline/io_input_mux.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1560180564341 "|pipelined_computer|pipemem:mem_stage|io_input_reg:io_input_regx2|io_input_mux:io_input_mux_2x32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_read_data\[26\] io_input_mux.v(11) " "Inferred latch for \"io_read_data\[26\]\" at io_input_mux.v(11)" {  } { { "io_input_mux.v" "" { Text "D:/Software/altera/pipeline/io_input_mux.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1560180564341 "|pipelined_computer|pipemem:mem_stage|io_input_reg:io_input_regx2|io_input_mux:io_input_mux_2x32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_read_data\[27\] io_input_mux.v(11) " "Inferred latch for \"io_read_data\[27\]\" at io_input_mux.v(11)" {  } { { "io_input_mux.v" "" { Text "D:/Software/altera/pipeline/io_input_mux.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1560180564341 "|pipelined_computer|pipemem:mem_stage|io_input_reg:io_input_regx2|io_input_mux:io_input_mux_2x32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_read_data\[28\] io_input_mux.v(11) " "Inferred latch for \"io_read_data\[28\]\" at io_input_mux.v(11)" {  } { { "io_input_mux.v" "" { Text "D:/Software/altera/pipeline/io_input_mux.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1560180564341 "|pipelined_computer|pipemem:mem_stage|io_input_reg:io_input_regx2|io_input_mux:io_input_mux_2x32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_read_data\[29\] io_input_mux.v(11) " "Inferred latch for \"io_read_data\[29\]\" at io_input_mux.v(11)" {  } { { "io_input_mux.v" "" { Text "D:/Software/altera/pipeline/io_input_mux.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1560180564342 "|pipelined_computer|pipemem:mem_stage|io_input_reg:io_input_regx2|io_input_mux:io_input_mux_2x32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_read_data\[30\] io_input_mux.v(11) " "Inferred latch for \"io_read_data\[30\]\" at io_input_mux.v(11)" {  } { { "io_input_mux.v" "" { Text "D:/Software/altera/pipeline/io_input_mux.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1560180564342 "|pipelined_computer|pipemem:mem_stage|io_input_reg:io_input_regx2|io_input_mux:io_input_mux_2x32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_read_data\[31\] io_input_mux.v(11) " "Inferred latch for \"io_read_data\[31\]\" at io_input_mux.v(11)" {  } { { "io_input_mux.v" "" { Text "D:/Software/altera/pipeline/io_input_mux.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1560180564342 "|pipelined_computer|pipemem:mem_stage|io_input_reg:io_input_regx2|io_input_mux:io_input_mux_2x32"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "io_output_reg pipemem:mem_stage\|io_output_reg:io_output_regx3 " "Elaborating entity \"io_output_reg\" for hierarchy \"pipemem:mem_stage\|io_output_reg:io_output_regx3\"" {  } { { "pipemem.v" "io_output_regx3" { Text "D:/Software/altera/pipeline/pipemem.v" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1560180564342 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram pipemem:mem_stage\|ram:dram " "Elaborating entity \"ram\" for hierarchy \"pipemem:mem_stage\|ram:dram\"" {  } { { "pipemem.v" "dram" { Text "D:/Software/altera/pipeline/pipemem.v" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1560180564346 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram pipemem:mem_stage\|ram:dram\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"pipemem:mem_stage\|ram:dram\|altsyncram:altsyncram_component\"" {  } { { "ram.v" "altsyncram_component" { Text "D:/Software/altera/pipeline/ram.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1560180564354 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pipemem:mem_stage\|ram:dram\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"pipemem:mem_stage\|ram:dram\|altsyncram:altsyncram_component\"" {  } { { "ram.v" "" { Text "D:/Software/altera/pipeline/ram.v" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1560180564359 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pipemem:mem_stage\|ram:dram\|altsyncram:altsyncram_component " "Instantiated megafunction \"pipemem:mem_stage\|ram:dram\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1560180564360 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1560180564360 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file sc_datamem.mif " "Parameter \"init_file\" = \"sc_datamem.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1560180564360 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1560180564360 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1560180564360 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1560180564360 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1560180564360 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1560180564360 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1560180564360 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1560180564360 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1560180564360 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1560180564360 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1560180564360 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1560180564360 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1560180564360 ""}  } { { "ram.v" "" { Text "D:/Software/altera/pipeline/ram.v" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1560180564360 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_lpo1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_lpo1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_lpo1 " "Found entity 1: altsyncram_lpo1" {  } { { "db/altsyncram_lpo1.tdf" "" { Text "D:/Software/altera/pipeline/db/altsyncram_lpo1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1560180564448 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1560180564448 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_lpo1 pipemem:mem_stage\|ram:dram\|altsyncram:altsyncram_component\|altsyncram_lpo1:auto_generated " "Elaborating entity \"altsyncram_lpo1\" for hierarchy \"pipemem:mem_stage\|ram:dram\|altsyncram:altsyncram_component\|altsyncram_lpo1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1560180564449 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pipemwreg pipemwreg:mw_reg " "Elaborating entity \"pipemwreg\" for hierarchy \"pipemwreg:mw_reg\"" {  } { { "pipelined_computer.v" "mw_reg" { Text "D:/Software/altera/pipeline/pipelined_computer.v" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1560180564455 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sevenseg sevenseg:trans0 " "Elaborating entity \"sevenseg\" for hierarchy \"sevenseg:trans0\"" {  } { { "pipelined_computer.v" "trans0" { Text "D:/Software/altera/pipeline/pipelined_computer.v" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1560180564458 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "pipemem:mem_stage\|io_input_reg:io_input_regx2\|io_input_mux:io_input_mux_2x32\|io_read_data\[0\] " "Latch pipemem:mem_stage\|io_input_reg:io_input_regx2\|io_input_mux:io_input_mux_2x32\|io_read_data\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pipeemreg:em_reg\|malu\[6\] " "Ports D and ENA on the latch are fed by the same signal pipeemreg:em_reg\|malu\[6\]" {  } { { "pipeemreg.v" "" { Text "D:/Software/altera/pipeline/pipeemreg.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1560180566828 ""}  } { { "io_input_mux.v" "" { Text "D:/Software/altera/pipeline/io_input_mux.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1560180566828 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "pipemem:mem_stage\|io_input_reg:io_input_regx2\|io_input_mux:io_input_mux_2x32\|io_read_data\[1\] " "Latch pipemem:mem_stage\|io_input_reg:io_input_regx2\|io_input_mux:io_input_mux_2x32\|io_read_data\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pipeemreg:em_reg\|malu\[6\] " "Ports D and ENA on the latch are fed by the same signal pipeemreg:em_reg\|malu\[6\]" {  } { { "pipeemreg.v" "" { Text "D:/Software/altera/pipeline/pipeemreg.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1560180566828 ""}  } { { "io_input_mux.v" "" { Text "D:/Software/altera/pipeline/io_input_mux.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1560180566828 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "pipemem:mem_stage\|io_input_reg:io_input_regx2\|io_input_mux:io_input_mux_2x32\|io_read_data\[2\] " "Latch pipemem:mem_stage\|io_input_reg:io_input_regx2\|io_input_mux:io_input_mux_2x32\|io_read_data\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pipeemreg:em_reg\|malu\[6\] " "Ports D and ENA on the latch are fed by the same signal pipeemreg:em_reg\|malu\[6\]" {  } { { "pipeemreg.v" "" { Text "D:/Software/altera/pipeline/pipeemreg.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1560180566829 ""}  } { { "io_input_mux.v" "" { Text "D:/Software/altera/pipeline/io_input_mux.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1560180566829 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "pipemem:mem_stage\|io_input_reg:io_input_regx2\|io_input_mux:io_input_mux_2x32\|io_read_data\[3\] " "Latch pipemem:mem_stage\|io_input_reg:io_input_regx2\|io_input_mux:io_input_mux_2x32\|io_read_data\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pipeemreg:em_reg\|malu\[6\] " "Ports D and ENA on the latch are fed by the same signal pipeemreg:em_reg\|malu\[6\]" {  } { { "pipeemreg.v" "" { Text "D:/Software/altera/pipeline/pipeemreg.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1560180566829 ""}  } { { "io_input_mux.v" "" { Text "D:/Software/altera/pipeline/io_input_mux.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1560180566829 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "pipemem:mem_stage\|io_input_reg:io_input_regx2\|io_input_mux:io_input_mux_2x32\|io_read_data\[4\] " "Latch pipemem:mem_stage\|io_input_reg:io_input_regx2\|io_input_mux:io_input_mux_2x32\|io_read_data\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pipeemreg:em_reg\|malu\[6\] " "Ports D and ENA on the latch are fed by the same signal pipeemreg:em_reg\|malu\[6\]" {  } { { "pipeemreg.v" "" { Text "D:/Software/altera/pipeline/pipeemreg.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1560180566829 ""}  } { { "io_input_mux.v" "" { Text "D:/Software/altera/pipeline/io_input_mux.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1560180566829 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1560180569876 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1560180572124 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1560180572124 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "3278 " "Implemented 3278 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "13 " "Implemented 13 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1560180572595 ""} { "Info" "ICUT_CUT_TM_OPINS" "202 " "Implemented 202 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1560180572595 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2999 " "Implemented 2999 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1560180572595 ""} { "Info" "ICUT_CUT_TM_RAMS" "64 " "Implemented 64 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1560180572595 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1560180572595 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 34 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 34 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4732 " "Peak virtual memory: 4732 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1560180572635 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jun 10 23:29:32 2019 " "Processing ended: Mon Jun 10 23:29:32 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1560180572635 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1560180572635 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:09 " "Total CPU time (on all processors): 00:00:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1560180572635 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1560180572635 ""}
