
*** Running vivado
    with args -log core.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source core.tcl



****** Vivado v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source core.tcl -notrace
Command: synth_design -top core -part xc7k70tfbv676-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7k70t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7k70t'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 7624
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1024.836 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'core' [D:/Xilinx/projects/RISC-V/RISC-V.srcs/sources_1/new/core.sv:25]
INFO: [Synth 8-6157] synthesizing module 'control' [D:/Xilinx/projects/RISC-V/RISC-V.srcs/sources_1/new/control.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'control' (1#1) [D:/Xilinx/projects/RISC-V/RISC-V.srcs/sources_1/new/control.sv:23]
INFO: [Synth 8-6157] synthesizing module 'register' [D:/Xilinx/projects/RISC-V/RISC-V.srcs/sources_1/new/register.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'register' (2#1) [D:/Xilinx/projects/RISC-V/RISC-V.srcs/sources_1/new/register.sv:23]
INFO: [Synth 8-6157] synthesizing module 'ram' [D:/Xilinx/projects/RISC-V/RISC-V.srcs/sources_1/new/ram.sv:24]
	Parameter N bound to: 1024 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [D:/Xilinx/projects/RISC-V/RISC-V.srcs/sources_1/new/ram.sv:79]
INFO: [Synth 8-6155] done synthesizing module 'ram' (3#1) [D:/Xilinx/projects/RISC-V/RISC-V.srcs/sources_1/new/ram.sv:24]
INFO: [Synth 8-6157] synthesizing module 'programcounter' [D:/Xilinx/projects/RISC-V/RISC-V.srcs/sources_1/new/programcounter.sv:22]
	Parameter pc_increment bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'programcounter' (4#1) [D:/Xilinx/projects/RISC-V/RISC-V.srcs/sources_1/new/programcounter.sv:22]
INFO: [Synth 8-6157] synthesizing module 'alu' [D:/Xilinx/projects/RISC-V/RISC-V.srcs/sources_1/new/alu.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'alu' (5#1) [D:/Xilinx/projects/RISC-V/RISC-V.srcs/sources_1/new/alu.sv:23]
INFO: [Synth 8-6157] synthesizing module 'imm_gen' [D:/Xilinx/projects/RISC-V/RISC-V.srcs/sources_1/new/imm_gen.sv:24]
INFO: [Synth 8-6155] done synthesizing module 'imm_gen' (6#1) [D:/Xilinx/projects/RISC-V/RISC-V.srcs/sources_1/new/imm_gen.sv:24]
INFO: [Synth 8-6157] synthesizing module 'branch_gen' [D:/Xilinx/projects/RISC-V/RISC-V.srcs/sources_1/new/branch_gen.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'branch_gen' (7#1) [D:/Xilinx/projects/RISC-V/RISC-V.srcs/sources_1/new/branch_gen.sv:23]
INFO: [Synth 8-6157] synthesizing module 'csr' [D:/Xilinx/projects/RISC-V/RISC-V.srcs/sources_1/new/csr.sv:23]
	Parameter CSR_MEM_SIZE bound to: 32 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [D:/Xilinx/projects/RISC-V/RISC-V.srcs/sources_1/new/csr.sv:73]
INFO: [Synth 8-6155] done synthesizing module 'csr' (8#1) [D:/Xilinx/projects/RISC-V/RISC-V.srcs/sources_1/new/csr.sv:23]
INFO: [Synth 8-226] default block is never used [D:/Xilinx/projects/RISC-V/RISC-V.srcs/sources_1/new/core.sv:103]
INFO: [Synth 8-251] LUI: 	rd = rx 	imm = x 	result = x [D:/Xilinx/projects/RISC-V/RISC-V.srcs/sources_1/new/core.sv:117]
INFO: [Synth 8-251] AUIPC: 	rd = rx 	imm = x 	pc = x 	result = x [D:/Xilinx/projects/RISC-V/RISC-V.srcs/sources_1/new/core.sv:118]
INFO: [Synth 8-251] JAL: 	rd = rx 	offset = x [D:/Xilinx/projects/RISC-V/RISC-V.srcs/sources_1/new/core.sv:119]
INFO: [Synth 8-251] JALR: 	rd = rx 	rs1 = rx 	offset = x 	base = x [D:/Xilinx/projects/RISC-V/RISC-V.srcs/sources_1/new/core.sv:120]
INFO: [Synth 8-251] BEQ: 	rs1 = rx 	rs2 = rx 	adata = x 	bdata = x 	offset = x 	br_ne = x 	br_lt = x 	unsign = x [D:/Xilinx/projects/RISC-V/RISC-V.srcs/sources_1/new/core.sv:121]
INFO: [Synth 8-251] BNE: 	rs1 = rx 	rs2 = rx 	adata = x 	bdata = x 	offset = x 	br_ne = x 	br_lt = x 	unsign = x [D:/Xilinx/projects/RISC-V/RISC-V.srcs/sources_1/new/core.sv:122]
INFO: [Synth 8-251] BLT: 	rs1 = rx 	rs2 = rx 	adata = x 	bdata = x 	offset = x 	br_ne = x 	br_lt = x 	unsign = x [D:/Xilinx/projects/RISC-V/RISC-V.srcs/sources_1/new/core.sv:123]
INFO: [Synth 8-251] BGE: 	rs1 = rx 	rs2 = rx 	adata = x 	bdata = x 	offset = x 	br_ne = x 	br_lt = x 	unsign = x [D:/Xilinx/projects/RISC-V/RISC-V.srcs/sources_1/new/core.sv:124]
INFO: [Synth 8-251] BLTU: 	rs1 = rx 	rs2 = rx 	adata = x 	bdata = x 	offset = x 	br_ne = x 	br_lt = x 	unsign = x [D:/Xilinx/projects/RISC-V/RISC-V.srcs/sources_1/new/core.sv:125]
INFO: [Synth 8-251] BGEU: 	rs1 = rx 	rs2 = rx 	adata = x 	bdata = x 	offset = x 	br_ne = x 	br_lt = x 	unsign = x [D:/Xilinx/projects/RISC-V/RISC-V.srcs/sources_1/new/core.sv:126]
INFO: [Synth 8-251] LB: 	base = rx 	offset = x 	address = x 	value = x [D:/Xilinx/projects/RISC-V/RISC-V.srcs/sources_1/new/core.sv:127]
INFO: [Synth 8-251] LH: 	base = rx 	offset = x 	address = x 	value = x [D:/Xilinx/projects/RISC-V/RISC-V.srcs/sources_1/new/core.sv:128]
INFO: [Synth 8-251] LW: 	base = rx 	offset = x 	address = x 	value = x [D:/Xilinx/projects/RISC-V/RISC-V.srcs/sources_1/new/core.sv:129]
INFO: [Synth 8-251] LBU: 	base = rx 	offset = x 	address = x 	value = x [D:/Xilinx/projects/RISC-V/RISC-V.srcs/sources_1/new/core.sv:130]
INFO: [Synth 8-251] LHU: 	base = rx 	offset = x 	address = x 	value = x [D:/Xilinx/projects/RISC-V/RISC-V.srcs/sources_1/new/core.sv:131]
INFO: [Synth 8-251] SB: 	base = rx 	src = rx 	offset = x 	address = x 	value = x [D:/Xilinx/projects/RISC-V/RISC-V.srcs/sources_1/new/core.sv:132]
INFO: [Synth 8-251] SH: 	base = rx 	src = rx 	offset = x 	address = x 	value = x [D:/Xilinx/projects/RISC-V/RISC-V.srcs/sources_1/new/core.sv:133]
INFO: [Synth 8-251] SW: 	base = rx 	src = rx 	offset = x 	address = x 	value = x [D:/Xilinx/projects/RISC-V/RISC-V.srcs/sources_1/new/core.sv:134]
INFO: [Synth 8-251] ADDI: 	rd = rx 	rs1 = rx 	alu1 = x 	alu2 = x 	result = x [D:/Xilinx/projects/RISC-V/RISC-V.srcs/sources_1/new/core.sv:135]
INFO: [Synth 8-251] SLTI: 	rd = rx 	rs1 = rx 	alu1 = x 	alu2 = x 	result = x [D:/Xilinx/projects/RISC-V/RISC-V.srcs/sources_1/new/core.sv:136]
INFO: [Synth 8-251] SLTIU: 	rd = rx 	rs1 = rx 	alu1 = x 	alu2 = x 	result = x [D:/Xilinx/projects/RISC-V/RISC-V.srcs/sources_1/new/core.sv:137]
INFO: [Synth 8-251] XORI: 	rd = rx 	rs1 = rx 	alu1 = x 	alu2 = x 	result = x [D:/Xilinx/projects/RISC-V/RISC-V.srcs/sources_1/new/core.sv:138]
INFO: [Synth 8-251] ORI: 	rd = rx 	rs1 = rx 	alu1 = x 	alu2 = x 	result = x [D:/Xilinx/projects/RISC-V/RISC-V.srcs/sources_1/new/core.sv:139]
INFO: [Synth 8-251] ANDI: 	rd = rx 	rs1 = rx 	alu1 = x 	alu2 = x 	result = x [D:/Xilinx/projects/RISC-V/RISC-V.srcs/sources_1/new/core.sv:140]
INFO: [Synth 8-251] SLLI: 	rd = rx 	rs1 = rx 	alu1 = x 	alu2 = x 	result = x [D:/Xilinx/projects/RISC-V/RISC-V.srcs/sources_1/new/core.sv:141]
INFO: [Synth 8-251] SRLI: 	rd = rx 	rs1 = rx 	alu1 = x 	alu2 = x 	result = x [D:/Xilinx/projects/RISC-V/RISC-V.srcs/sources_1/new/core.sv:142]
INFO: [Synth 8-251] SRAI: 	rd = rx 	rs1 = rx 	alu1 = x 	alu2 = x 	result = x [D:/Xilinx/projects/RISC-V/RISC-V.srcs/sources_1/new/core.sv:143]
INFO: [Synth 8-251] ADD: 	rd = rx 	rs1 = rx 	rs2 = rx 	alu1 = x 	alu2 = x 	result = x [D:/Xilinx/projects/RISC-V/RISC-V.srcs/sources_1/new/core.sv:144]
INFO: [Synth 8-251] SUB: 	rd = rx 	rs1 = rx 	rs2 = rx 	alu1 = x 	alu2 = x 	result = x [D:/Xilinx/projects/RISC-V/RISC-V.srcs/sources_1/new/core.sv:145]
INFO: [Synth 8-251] SLL: 	rd = rx 	rs1 = rx 	rs2 = rx 	alu1 = x 	alu2 = x 	result = x [D:/Xilinx/projects/RISC-V/RISC-V.srcs/sources_1/new/core.sv:146]
INFO: [Synth 8-251] SLT: 	rd = rx 	rs1 = rx 	rs2 = rx 	alu1 = x 	alu2 = x 	result = x [D:/Xilinx/projects/RISC-V/RISC-V.srcs/sources_1/new/core.sv:147]
INFO: [Synth 8-251] SLTU: 	rd = rx 	rs1 = rx 	rs2 = rx 	alu1 = x 	alu2 = x 	result = x [D:/Xilinx/projects/RISC-V/RISC-V.srcs/sources_1/new/core.sv:148]
INFO: [Synth 8-251] XOR: 	rd = rx 	rs1 = rx 	rs2 = rx 	alu1 = x 	alu2 = x 	result = x [D:/Xilinx/projects/RISC-V/RISC-V.srcs/sources_1/new/core.sv:149]
INFO: [Synth 8-251] SRL: 	rd = rx 	rs1 = rx 	rs2 = rx 	alu1 = x 	alu2 = x 	result = x [D:/Xilinx/projects/RISC-V/RISC-V.srcs/sources_1/new/core.sv:150]
INFO: [Synth 8-251] SRA: 	rd = rx 	rs1 = rx 	rs2 = rx 	alu1 = x 	alu2 = x 	result = x [D:/Xilinx/projects/RISC-V/RISC-V.srcs/sources_1/new/core.sv:151]
INFO: [Synth 8-251] OR: 	rd = rx 	rs1 = rx 	rs2 = rx 	alu1 = x 	alu2 = x 	result = x [D:/Xilinx/projects/RISC-V/RISC-V.srcs/sources_1/new/core.sv:152]
INFO: [Synth 8-251] AND: 	rd = rx 	rs1 = rx 	rs2 = rx 	alu1 = x 	alu2 = x 	result = x [D:/Xilinx/projects/RISC-V/RISC-V.srcs/sources_1/new/core.sv:153]
INFO: [Synth 8-251] CSRRW: 	rd = rx 	rs1 = rx 	data = x 	result = x [D:/Xilinx/projects/RISC-V/RISC-V.srcs/sources_1/new/core.sv:154]
INFO: [Synth 8-251] CSRRS: 	rd = rx 	rs1 = rx 	data = x 	result = x [D:/Xilinx/projects/RISC-V/RISC-V.srcs/sources_1/new/core.sv:155]
INFO: [Synth 8-251] CSRRC: 	rd = rx 	rs1 = rx 	data = x 	result = x [D:/Xilinx/projects/RISC-V/RISC-V.srcs/sources_1/new/core.sv:156]
INFO: [Synth 8-251] CSRRWI: 	rd = rx 	rs1 = rx 	data = x 	result = x [D:/Xilinx/projects/RISC-V/RISC-V.srcs/sources_1/new/core.sv:157]
INFO: [Synth 8-251] CSRRSI: 	rd = rx 	rs1 = rx 	data = x 	result = x [D:/Xilinx/projects/RISC-V/RISC-V.srcs/sources_1/new/core.sv:158]
INFO: [Synth 8-251] CSRRCI: 	rd = rx 	rs1 = rx 	data = x 	result = x [D:/Xilinx/projects/RISC-V/RISC-V.srcs/sources_1/new/core.sv:159]
INFO: [Synth 8-251] Unknown instruction: 32'bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx [D:/Xilinx/projects/RISC-V/RISC-V.srcs/sources_1/new/core.sv:160]
INFO: [Synth 8-6155] done synthesizing module 'core' (9#1) [D:/Xilinx/projects/RISC-V/RISC-V.srcs/sources_1/new/core.sv:25]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1024.836 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1024.836 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7k70tfbv676-1
INFO: [Device 21-403] Loading part xc7k70tfbv676-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1024.836 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1024.836 ; gain = 0.000
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input   32 Bit       Adders := 1     
	   2 Input   10 Bit       Adders := 4     
	   2 Input    6 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 32    
	                6 Bit    Registers := 1     
+---RAMs : 
	               7K Bit	(1021 X 8 bit)          RAMs := 8     
+---Muxes : 
	   4 Input   32 Bit        Muxes := 10    
	  15 Input   32 Bit        Muxes := 1     
	   6 Input   32 Bit        Muxes := 1     
	   8 Input   32 Bit        Muxes := 1     
	   2 Input   32 Bit        Muxes := 7     
	   2 Input   24 Bit        Muxes := 8     
	   2 Input   16 Bit        Muxes := 8     
	  44 Input   14 Bit        Muxes := 1     
	   4 Input   10 Bit        Muxes := 14    
	   4 Input    8 Bit        Muxes := 24    
	  44 Input    6 Bit        Muxes := 1     
	  44 Input    3 Bit        Muxes := 2     
	  44 Input    2 Bit        Muxes := 2     
	  44 Input    1 Bit        Muxes := 8     
	   2 Input    1 Bit        Muxes := 20    
	   3 Input    1 Bit        Muxes := 30    
	  10 Input    1 Bit        Muxes := 8     
	   4 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:39 ; elapsed = 00:01:41 . Memory (MB): peak = 1024.836 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Distributed RAM: Preliminary Mapping	Report (see note below)
+------------+------------+-----------+----------------------+----------------------------+
|Module Name | RTL Object | Inference | Size (Depth x Width) | Primitives                 | 
+------------+------------+-----------+----------------------+----------------------------+
|ram:        | ram4_reg   | Implied   | 1 K x 8              | RAM64X1D x 32	RAM64M x 32	 | 
|ram:        | ram3_reg   | Implied   | 1 K x 8              | RAM64X1D x 64	RAM64M x 64	 | 
|ram:        | ram2_reg   | Implied   | 1 K x 8              | RAM64X1D x 64	RAM64M x 64	 | 
|ram:        | ram1_reg   | Implied   | 1 K x 8              | RAM64X1D x 64	RAM64M x 64	 | 
|ram:        | ram4_reg   | Implied   | 1 K x 8              | RAM64X1D x 32	RAM64M x 32	 | 
|ram:        | ram3_reg   | Implied   | 1 K x 8              | RAM64X1D x 64	RAM64M x 64	 | 
|ram:        | ram2_reg   | Implied   | 1 K x 8              | RAM64X1D x 64	RAM64M x 64	 | 
|ram:        | ram1_reg   | Implied   | 1 K x 8              | RAM64X1D x 64	RAM64M x 64	 | 
+------------+------------+-----------+----------------------+----------------------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:02:06 ; elapsed = 00:02:08 . Memory (MB): peak = 1024.836 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Distributed RAM: Final Mapping	Report
+------------+------------+-----------+----------------------+----------------------------+
|Module Name | RTL Object | Inference | Size (Depth x Width) | Primitives                 | 
+------------+------------+-----------+----------------------+----------------------------+
|ram:        | ram4_reg   | Implied   | 1 K x 8              | RAM64X1D x 32	RAM64M x 32	 | 
|ram:        | ram3_reg   | Implied   | 1 K x 8              | RAM64X1D x 64	RAM64M x 64	 | 
|ram:        | ram2_reg   | Implied   | 1 K x 8              | RAM64X1D x 64	RAM64M x 64	 | 
|ram:        | ram1_reg   | Implied   | 1 K x 8              | RAM64X1D x 64	RAM64M x 64	 | 
|ram:        | ram4_reg   | Implied   | 1 K x 8              | RAM64X1D x 32	RAM64M x 32	 | 
|ram:        | ram3_reg   | Implied   | 1 K x 8              | RAM64X1D x 64	RAM64M x 64	 | 
|ram:        | ram2_reg   | Implied   | 1 K x 8              | RAM64X1D x 64	RAM64M x 64	 | 
|ram:        | ram1_reg   | Implied   | 1 K x 8              | RAM64X1D x 64	RAM64M x 64	 | 
+------------+------------+-----------+----------------------+----------------------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:02:19 ; elapsed = 00:02:21 . Memory (MB): peak = 1024.836 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:02:26 ; elapsed = 00:02:28 . Memory (MB): peak = 1024.836 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:02:26 ; elapsed = 00:02:28 . Memory (MB): peak = 1024.836 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:02:26 ; elapsed = 00:02:28 . Memory (MB): peak = 1024.836 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:02:26 ; elapsed = 00:02:28 . Memory (MB): peak = 1024.836 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:02:26 ; elapsed = 00:02:28 . Memory (MB): peak = 1024.836 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:02:26 ; elapsed = 00:02:28 . Memory (MB): peak = 1024.836 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |BUFG     |     1|
|2     |CARRY4   |    67|
|3     |LUT1     |     7|
|4     |LUT2     |   103|
|5     |LUT3     |   261|
|6     |LUT4     |   262|
|7     |LUT5     |   494|
|8     |LUT6     |  1518|
|9     |MUXF7    |   477|
|10    |MUXF8    |   102|
|11    |RAM64M   |   448|
|12    |RAM64X1D |   448|
|13    |FDRE     |  1190|
|14    |IBUF     |   117|
|15    |OBUF     |    97|
+------+---------+------+

Report Instance Areas: 
+------+---------+---------------+------+
|      |Instance |Module         |Cells |
+------+---------+---------------+------+
|1     |top      |               |  5592|
|2     |  dram   |ram            |   917|
|3     |  csr_   |csr            |   209|
|4     |  iram   |ram_0          |  2002|
|5     |  pc     |programcounter |   296|
|6     |  regs   |register       |  1953|
+------+---------+---------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:02:26 ; elapsed = 00:02:28 . Memory (MB): peak = 1024.836 ; gain = 0.000
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:02:26 ; elapsed = 00:02:28 . Memory (MB): peak = 1024.836 ; gain = 0.000
Synthesis Optimization Complete : Time (s): cpu = 00:02:26 ; elapsed = 00:02:28 . Memory (MB): peak = 1024.836 ; gain = 0.000
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.131 . Memory (MB): peak = 1024.836 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 1542 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 1024.836 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 896 instances were transformed.
  RAM64M => RAM64M (RAMD64E(x4)): 448 instances
  RAM64X1D => RAM64X1D (RAMD64E(x2)): 448 instances

INFO: [Common 17-83] Releasing license: Synthesis
77 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:02:34 ; elapsed = 00:02:37 . Memory (MB): peak = 1024.836 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/Xilinx/projects/RISC-V/RISC-V.runs/synth_1/core.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file core_utilization_synth.rpt -pb core_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Jul 16 14:44:59 2020...
