-- ==============================================================
-- Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
-- Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
-- ==============================================================
library ieee; 
use ieee.std_logic_1164.all; 
use ieee.std_logic_unsigned.all;

entity nn_inference_hwmm_layer1_Pipeline_prod19_layer1_weights_16 is 
    generic(
             DataWidth     : integer := 32; 
             AddressWidth     : integer := 7; 
             AddressRange    : integer := 100
    ); 
    port (
          address0      : in std_logic_vector(AddressWidth-1 downto 0); 
          ce0       : in std_logic; 
          q0         : out std_logic_vector(DataWidth-1 downto 0);
          reset     : in std_logic;
          clk       : in std_logic
    ); 
end entity; 


architecture rtl of nn_inference_hwmm_layer1_Pipeline_prod19_layer1_weights_16 is 

signal address0_tmp : std_logic_vector(AddressWidth-1 downto 0); 
type mem_array is array (0 to AddressRange-1) of std_logic_vector (DataWidth-1 downto 0); 
signal mem : mem_array := (
    0 => "00111101110001010101100111110100", 
    1 => "00111110111010110000001001001110", 
    2 => "00111111101010010110001110100000", 
    3 => "00111111011111001100011000110001", 
    4 => "00111111000111001111001000111011", 
    5 => "00111111101010001110011011110001", 
    6 => "00111110000110100001110101101010", 
    7 => "00111111001101011101011000010001", 
    8 => "00111111011100110010010000111001", 
    9 => "00111111011100111110101101110011", 
    10 => "00111111001000100001010101111111", 
    11 => "00111111100100111010000100011011", 
    12 => "00111111100000101000111011011010", 
    13 => "00111111101010001011010111001010", 
    14 => "00111110111011011110011100111101", 
    15 => "00111110100100010011001101001000", 
    16 => "10111110010100011001110100010001", 
    17 => "10111110101101101011010011111100", 
    18 => "10111110011010001100101111111010", 
    19 => "00111111000001111011111100001111", 
    20 => "00111111110001111101111010001010", 
    21 => "00111111101100111110111111111011", 
    22 => "00111101100000111101100111101111", 
    23 => "10111110110110110001000101000001", 
    24 => "10111111001111000101000000100000", 
    25 => "10111110100111100000001010111101", 
    26 => "10111111000011101000101001010110", 
    27 => "10111111010010111110110111110101", 
    28 => "10111110111100100100011100011011", 
    29 => "00111111010000110000001011010000", 
    30 => "00111101110001110010110010100010", 
    31 => "10111101111101100000111110000111", 
    32 => "10111110100001010000000011011110", 
    33 => "10111110101101111000110100110001", 
    34 => "10111111000000100101010010001101", 
    35 => "10111110010001101111000100001110", 
    36 => "10111110101100111001110101101110", 
    37 => "10111110000000000011000110101010", 
    38 => "10111111001110100001001000000010", 
    39 => "00111101101100001000111100011111", 
    40 => "00111110011001110000110001010000", 
    41 => "10111101101101101001110010101010", 
    42 => "10111100001111010000100011001010", 
    43 => "00111110100001100001110001001110", 
    44 => "00111110101001100110001000011110", 
    45 => "00111111001000101100000101000101", 
    46 => "00111110101110000110101000100000", 
    47 => "00111111000000101000010001100000", 
    48 => "00111111001010010001101011010000", 
    49 => "10111110000101011100011100001000", 
    50 => "00111110011111010010011100011110", 
    51 => "00111110111010101000101110000101", 
    52 => "00111110101011101101100010010111", 
    53 => "10111110100010010001010010011111", 
    54 => "00111110101000011101110101100001", 
    55 => "00111110110100110011010100011001", 
    56 => "00111110100001001111111111001010", 
    57 => "00111111000000101111110100011110", 
    58 => "00111101100110011110011101110101", 
    59 => "00111111001001000111110011000001", 
    60 => "10111111110101110011111011001010", 
    61 => "00111111000001000011101001101100", 
    62 => "00111110000010010011001111101000", 
    63 => "10111110101001110110010101010011", 
    64 => "00111110010001001101101010101100", 
    65 => "00111110111111010101000000011010", 
    66 => "00111111000100110000001101001001", 
    67 => "10111110010000010001011000101010", 
    68 => "10111100111110101000000001111110", 
    69 => "00111111001010011110001101111100", 
    70 => "10111111011001001010110001001011", 
    71 => "10111110111100111100010010001101", 
    72 => "10111110110000101000000000010001", 
    73 => "00111110001000100111001000100011", 
    74 => "00111110001001111010011101110101", 
    75 => "00111110000101110101111010111110", 
    76 => "00111101110010111001011010000000", 
    77 => "10111110101011110010101101001001", 
    78 => "10111110101100111101010100010110", 
    79 => "00111110001111010100101010000100", 
    80 => "10111110111110111001111000101000", 
    81 => "10111111010101100101110100001110", 
    82 => "10111110011110011001110001000011", 
    83 => "10111100101011010011101100011000", 
    84 => "10111110101100000001010011011011", 
    85 => "10111110001111100101110000011101", 
    86 => "10111110111000110001111001111000", 
    87 => "00111101110001001001000101010110", 
    88 => "10111111000001101010010000101101", 
    89 => "10111111000101101101000100101010", 
    90 => "10111110111010010100101010101110", 
    91 => "10111111101011000101010111100010", 
    92 => "10111111000100000000000011001101", 
    93 => "11000000000000001101110110000000", 
    94 => "10111111011100010010011011000000", 
    95 => "10111111011111011011100101011000", 
    96 => "10111101101000001000010111000010", 
    97 => "10111111100010001111000101100110", 
    98 => "10111111000101010100111011100111", 
    99 => "10111111110000100100110110000111" );


begin 


memory_access_guard_0: process (address0) 
begin
      address0_tmp <= address0;
--synthesis translate_off
      if (CONV_INTEGER(address0) > AddressRange-1) then
           address0_tmp <= (others => '0');
      else 
           address0_tmp <= address0;
      end if;
--synthesis translate_on
end process;

p_rom_access: process (clk)  
begin 
    if (clk'event and clk = '1') then
        if (ce0 = '1') then 
            q0 <= mem(CONV_INTEGER(address0_tmp)); 
        end if;
    end if;
end process;

end rtl;

