INFO-FLOW: Workspace C:/Users/iqbal.ha/AES_PM/solution1 opened at Thu Apr 25 11:55:20 -0400 2024
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     set_part xc7z020clg400-1 
Execute       create_platform xc7z020clg400-1 -board  
DBG:HLSDevice: Trying to load device library: C:/Xilinx/Vitis_HLS/2022.1\lib\win64.o\librdi_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: C:/Xilinx/Vivado/2022.1/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
Command       create_platform done; 2.866 sec.
Execute       source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.152 sec.
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 3.055 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     get_config_interface -m_axi_latency 
Execute     get_config_interface -m_axi_alignment_byte_size 
Execute     get_config_interface -m_axi_max_widen_bitwidth 
Execute     get_config_interface -default_interface 
Execute     get_config_rtl -register_reset_num 
Command   open_solution done; 3.083 sec.
Execute   set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
Execute     create_platform xc7z020clg400-1 -board  
Execute     source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/xilinx.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/plb46.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/axi4.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/saxilite.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/util.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfft.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfir.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/DSP48/dsp48.gen 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.135 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute   csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
Execute     get_config_compile -effort 
Execute     get_config_compile -enable_clang39 
Execute     get_config_compile -g 
Execute     get_config_compile -hw_syn 
Execute     get_config_compile -ng 
Execute     get_config_compile -opt_fp 
Execute     get_config_compile -skip_cdt 
Execute     get_config_compile -skip_syncheck 
Execute     get_config_compile -skip_transform 
Execute     get_config_compile -pre_tcl 
Execute     get_config_compile -keep_printf 
Execute     elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.015 seconds; current allocated memory: 1.373 GB.
INFO: [HLS 200-10] Analyzing design file 'Downloads/aes_axis.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute       get_config_compile -pragma_strict_mode 
INFO-FLOW: Handling Downloads/aes_axis.cpp as C++
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute       ap_eval exec -ignorestderr C:/Xilinx/Vitis_HLS/2022.1/win64/tools/clang-3.9-csynth/bin/clang Downloads/aes_axis.cpp -foptimization-record-file=C:/Users/iqbal.ha/AES_PM/solution1/.autopilot/db/aes_axis.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info --sysroot C:/Xilinx/Vitis_HLS/2022.1/tps/mingw/8.3.0/win64.o/nt -fhls -fno-exceptions -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-mingw32 -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot -I C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -I /usr/include/x86_64-linux-gnu -o C:/Users/iqbal.ha/AES_PM/solution1/.autopilot/db/aes_axis.pp.0.cpp -hls-platform-db-name=C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 > C:/Users/iqbal.ha/AES_PM/solution1/.autopilot/db/aes_axis.cpp.clang.out.log 2> C:/Users/iqbal.ha/AES_PM/solution1/.autopilot/db/aes_axis.cpp.clang.err.log 
Command       ap_eval done; 0.317 sec.
INFO-FLOW: Done: GCC PP 39 time: 0.3 seconds per iteration
Execute       set_directive_top aes -name=aes 
Execute       source C:/Xilinx/Vitis_HLS/2022.1/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute       source C:/Xilinx/Vitis_HLS/2022.1/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
INFO-FLOW: Source syntax check for synthesis
Execute       ap_eval exec -ignorestderr C:/Xilinx/Vitis_HLS/2022.1/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/Users/iqbal.ha/AES_PM/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu C:/Users/iqbal.ha/AES_PM/solution1/.autopilot/db/aes_axis.pp.0.cpp -hls-platform-db-name=C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 > C:/Users/iqbal.ha/AES_PM/solution1/.autopilot/db/clang.out.log 2> C:/Users/iqbal.ha/AES_PM/solution1/.autopilot/db/clang.err.log 
Command       ap_eval done; 0.442 sec.
Execute       clang_tidy xilinx-systemc-detector -desc systemc-detector C:/Users/iqbal.ha/AES_PM/solution1/.autopilot/db/aes_axis.pp.0.cpp std=gnu++14 -target fpga  -directive=C:/Users/iqbal.ha/AES_PM/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec C:/Xilinx/Vitis_HLS/2022.1/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=C:/Users/iqbal.ha/AES_PM/solution1/.autopilot/db/.systemc_flag -fix-errors C:/Users/iqbal.ha/AES_PM/solution1/.autopilot/db/aes_axis.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.378 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma -desc directive2pragma C:/Users/iqbal.ha/AES_PM/solution1/.autopilot/db/aes_axis.pp.0.cpp std=gnu++14 -target fpga  -directive=C:/Users/iqbal.ha/AES_PM/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec C:/Xilinx/Vitis_HLS/2022.1/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=C:/Users/iqbal.ha/AES_PM/solution1/.autopilot/db/all.directive.json -fix-errors C:/Users/iqbal.ha/AES_PM/solution1/.autopilot/db/aes_axis.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.582 sec.
Execute       clang_tidy xilinx-remove-assert -desc remove-assert C:/Users/iqbal.ha/AES_PM/solution1/.autopilot/db/aes_axis.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: exec C:/Xilinx/Vitis_HLS/2022.1/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-remove-assert -fix-errors C:/Users/iqbal.ha/AES_PM/solution1/.autopilot/db/aes_axis.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.379 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 1 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute       clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute C:/Users/iqbal.ha/AES_PM/solution1/.autopilot/db/aes_axis.pp.0.cpp std=gnu++14 -target fpga  
Execute         ap_eval exec -ignorestderr C:/Xilinx/Vitis_HLS/2022.1/win64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=C:/Users/iqbal.ha/AES_PM/solution1/.autopilot/db/aes_axis.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors C:/Users/iqbal.ha/AES_PM/solution1/.autopilot/db/aes_axis.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > C:/Users/iqbal.ha/AES_PM/solution1/.autopilot/db/aes_axis.pp.0.cpp.clang-tidy.loop-label.out.log 2> C:/Users/iqbal.ha/AES_PM/solution1/.autopilot/db/aes_axis.pp.0.cpp.clang-tidy.loop-label.err.log 
Command         ap_eval done; 0.694 sec.
Execute         source C:/Xilinx/Vitis_HLS/2022.1/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Command       clang_tidy done; 0.728 sec.
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr C:/Xilinx/Vitis_HLS/2022.1/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=C:/Users/iqbal.ha/AES_PM/solution1/.autopilot/db/aes_axis.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml C:/Users/iqbal.ha/AES_PM/solution1/.autopilot/db/aes_axis.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > C:/Users/iqbal.ha/AES_PM/solution1/.autopilot/db/aes_axis.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> C:/Users/iqbal.ha/AES_PM/solution1/.autopilot/db/aes_axis.pp.0.cpp.xilinx-dataflow-lawyer.err.log 
Command       ap_eval done; 0.366 sec.
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: compiling source code to llvm bc
Execute       ap_eval exec -ignorestderr C:/Xilinx/Vitis_HLS/2022.1/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/Users/iqbal.ha/AES_PM/solution1/.autopilot/db/aes_axis.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing C:/Users/iqbal.ha/AES_PM/solution1/.autopilot/db/aes_axis.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot -I C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o C:/Users/iqbal.ha/AES_PM/solution1/.autopilot/db/aes_axis.bc -hls-platform-db-name=C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 > C:/Users/iqbal.ha/AES_PM/solution1/.autopilot/db/aes_axis.pp.0.cpp.clang.out.log 2> C:/Users/iqbal.ha/AES_PM/solution1/.autopilot/db/aes_axis.pp.0.cpp.clang.err.log 
Command       ap_eval done; 0.454 sec.
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 3.83 seconds; current allocated memory: 1.373 GB.
INFO-FLOW: Linking Debug ...
INFO-FLOW: Linking dut bc code.
Execute       run_link_or_opt -out C:/Users/iqbal.ha/AES_PM/solution1/.autopilot/db/a.g.ld.0.bc -args  "C:/Users/iqbal.ha/AES_PM/solution1/.autopilot/db/aes_axis.g.bc"  
Execute         ap_eval exec -ignorestderr C:/Xilinx/Vitis_HLS/2022.1/win64/tools/clang-3.9-csynth/bin/llvm-link C:/Users/iqbal.ha/AES_PM/solution1/.autopilot/db/aes_axis.g.bc -o C:/Users/iqbal.ha/AES_PM/solution1/.autopilot/db/a.g.ld.0.bc > C:/Users/iqbal.ha/AES_PM/solution1/.autopilot/db/a.g.ld.0.bc.llvm-link.out.log 2> C:/Users/iqbal.ha/AES_PM/solution1/.autopilot/db/a.g.ld.0.bc.llvm-link.err.log 
INFO-FLOW: 
Execute       run_link_or_opt -opt -out C:/Users/iqbal.ha/AES_PM/solution1/.autopilot/db/a.g.ld.1.lower.bc -args C:/Users/iqbal.ha/AES_PM/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics 
Execute         ap_eval exec -ignorestderr C:/Xilinx/Vitis_HLS/2022.1/win64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=C:/Users/iqbal.ha/AES_PM/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.diag.yml C:/Users/iqbal.ha/AES_PM/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics -o C:/Users/iqbal.ha/AES_PM/solution1/.autopilot/db/a.g.ld.1.lower.bc > C:/Users/iqbal.ha/AES_PM/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.out.log 2> C:/Users/iqbal.ha/AES_PM/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.err.log 
INFO-FLOW: 
INFO-FLOW: Linking math bc lib
Execute       run_link_or_opt -out C:/Users/iqbal.ha/AES_PM/solution1/.autopilot/db/a.g.ld.2.m1.bc -args C:/Users/iqbal.ha/AES_PM/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed C:/Xilinx/Vitis_HLS/2022.1/win64/lib/libhlsm_39.bc C:/Xilinx/Vitis_HLS/2022.1/win64/lib/libhlsmc++_39.bc 
Execute         ap_eval exec -ignorestderr C:/Xilinx/Vitis_HLS/2022.1/win64/tools/clang-3.9-csynth/bin/llvm-link C:/Users/iqbal.ha/AES_PM/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed C:/Xilinx/Vitis_HLS/2022.1/win64/lib/libhlsm_39.bc C:/Xilinx/Vitis_HLS/2022.1/win64/lib/libhlsmc++_39.bc -o C:/Users/iqbal.ha/AES_PM/solution1/.autopilot/db/a.g.ld.2.m1.bc > C:/Users/iqbal.ha/AES_PM/solution1/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.out.log 2> C:/Users/iqbal.ha/AES_PM/solution1/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.err.log 
Command         ap_eval done; 1.999 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 2.001 sec.
Execute       run_link_or_opt -opt -out C:/Users/iqbal.ha/AES_PM/solution1/.autopilot/db/a.g.ld.3.fpc.bc -args C:/Users/iqbal.ha/AES_PM/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=aes -reflow-float-conversion 
Execute         ap_eval exec -ignorestderr C:/Xilinx/Vitis_HLS/2022.1/win64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=C:/Users/iqbal.ha/AES_PM/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.diag.yml C:/Users/iqbal.ha/AES_PM/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=aes -reflow-float-conversion -o C:/Users/iqbal.ha/AES_PM/solution1/.autopilot/db/a.g.ld.3.fpc.bc > C:/Users/iqbal.ha/AES_PM/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.out.log 2> C:/Users/iqbal.ha/AES_PM/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.err.log 
Command         ap_eval done; 0.743 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 0.745 sec.
Execute       run_link_or_opt -out C:/Users/iqbal.ha/AES_PM/solution1/.autopilot/db/a.g.ld.4.m2.bc -args C:/Users/iqbal.ha/AES_PM/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed C:/Xilinx/Vitis_HLS/2022.1/win64/lib/libfloatconversion_39.bc 
Execute         ap_eval exec -ignorestderr C:/Xilinx/Vitis_HLS/2022.1/win64/tools/clang-3.9-csynth/bin/llvm-link C:/Users/iqbal.ha/AES_PM/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed C:/Xilinx/Vitis_HLS/2022.1/win64/lib/libfloatconversion_39.bc -o C:/Users/iqbal.ha/AES_PM/solution1/.autopilot/db/a.g.ld.4.m2.bc > C:/Users/iqbal.ha/AES_PM/solution1/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.out.log 2> C:/Users/iqbal.ha/AES_PM/solution1/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.err.log 
INFO-FLOW: 
Execute       run_link_or_opt -opt -out C:/Users/iqbal.ha/AES_PM/solution1/.autopilot/db/a.g.ld.5.gdce.bc -args C:/Users/iqbal.ha/AES_PM/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=aes 
Execute         ap_eval exec -ignorestderr C:/Xilinx/Vitis_HLS/2022.1/win64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=C:/Users/iqbal.ha/AES_PM/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.diag.yml C:/Users/iqbal.ha/AES_PM/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=aes -o C:/Users/iqbal.ha/AES_PM/solution1/.autopilot/db/a.g.ld.5.gdce.bc > C:/Users/iqbal.ha/AES_PM/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.out.log 2> C:/Users/iqbal.ha/AES_PM/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.err.log 
INFO-FLOW: 
Execute       get_solution -flow_target 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       get_config_rtl -module_prefix 
Execute       get_config_interface -default_slave_interface 
Execute       get_solution -flow_target 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       get_config_interface -m_axi_offset 
Execute       get_config_interface -m_axi_latency 
Execute       get_config_interface -m_axi_alignment_byte_size 
Execute       get_config_interface -m_axi_min_bitwidth 
Execute       get_config_interface -m_axi_max_bitwidth 
Execute       get_config_interface -m_axi_max_widen_bitwidth 
Execute       get_config_interface -m_axi_num_read_outstanding 
Execute       get_config_interface -m_axi_num_write_outstanding 
Execute       get_config_interface -m_axi_max_read_burst_length 
Execute       get_config_interface -m_axi_max_write_burst_length 
Execute       get_config_interface -m_axi_min_bitwidth 
Execute       get_config_interface -m_axi_max_bitwidth 
Execute       get_config_interface -m_axi_latency 
Execute       get_config_interface -m_axi_min_bitwidth 
Execute       get_config_interface -m_axi_max_bitwidth 
Execute       get_config_interface -m_axi_max_widen_bitwidth 
Execute       get_config_interface -m_axi_auto_max_ports 
Execute       get_config_interface -m_axi_num_read_outstanding 
Execute       get_config_interface -m_axi_num_write_outstanding 
Execute       get_config_interface -m_axi_max_read_burst_length 
Execute       get_config_interface -m_axi_max_write_burst_length 
Execute       get_config_interface -s_axilite_data64 
Execute       get_config_compile -instruction_warning_threshold 
Execute       get_config_compile -pipeline_loops 
Execute       get_config_interface -m_axi_alignment_byte_size 
Execute       get_config_compile -pragma_strict_mode 
Execute       get_config_compile -pipeline_style 
Execute       get_config_dataflow -strict_mode 
Execute       get_config_array_partition -throughput_driven 
Execute       send_msg_by_id INFO @200-777@%s Vivado 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
Execute       is_m_axi_addr64 
Execute       get_clock_period -ns -default 
INFO-FLOW: Doing LTO.
Execute       ap_eval exec -ignorestderr C:/Xilinx/Vitis_HLS/2022.1/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/Users/iqbal.ha/AES_PM/solution1/.autopilot/db/a.g.ld.0.bc.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fhls -mllvm -hls-top-function-name=aes -mllvm -hls-db-dir -mllvm C:/Users/iqbal.ha/AES_PM/solution1/.autopilot/db -emit-llvm -c -target fpga64-xilinx-none -mllvm -xcl-xmlinfo=C:/Users/iqbal.ha/AES_PM/solution1/.autopilot/db/kernel.internal.xml -mllvm -top-io-mapping-info=C:/Users/iqbal.ha/AES_PM/solution1/.autopilot/db/top-io-fe.xml -mllvm -hls-bitcode-version=3.1 -mllvm -reflow-enable-slave-interface-default-setting=true -mllvm -gen-kernel-xml=false -mllvm -default-maxi-offset=slave -mllvm -maxi-latency=0 -mllvm -hls-maxi-data-size-in-bits=8 -mllvm -hls-maxi-max-data-size-in-bits=1024 -mllvm -hls-max-widen-size-in-bits=0 -mllvm -xcl-kernel-max-mem-ports=0 -mllvm -maxi-read-trans=16 -mllvm -maxi-write-trans=16 -mllvm -maxi-read-burst-len=16 -mllvm -maxi-write-burst-len=16 -mllvm -reflow-enable-saxi-64bits=0 -mllvm -reflow-basic-block-instr-threshold=200000 -mllvm -reflow-auto-pipeline-threshold=64 -mllvm -assume-maxi-align=0 -mllvm -no-unaligned-maxi-accesses -mllvm -reflow-pipeline-style-llvm-setting=2 -mllvm -reflow-enable-dataflow-strict-mode-checking=1 -mllvm -reflow-auto-array-partition-mode=default -mllvm -reflow-enable-auto-array-partition=true -mllvm -reflow-enable-auto-parallel-performance-driven=true -mllvm -reflow-enable-partition-for-automation=true -mllvm -reflow-aggregate-bitwidth-threshold=4096 -mllvm -hls -mllvm -disable-inlined-alloca-merging=true -x ir C:/Users/iqbal.ha/AES_PM/solution1/.autopilot/db/a.g.ld.5.gdce.bc -o C:/Users/iqbal.ha/AES_PM/solution1/.autopilot/db/a.g.lto.bc -hls-platform-db-name=C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 > C:/Users/iqbal.ha/AES_PM/solution1/.autopilot/db/a.g.ld.0.bc.clang.out.log 2> C:/Users/iqbal.ha/AES_PM/solution1/.autopilot/db/a.g.ld.0.bc.clang.err.log 
Command       ap_eval done; 0.871 sec.
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<8>, 1ul, 1ul, 1ul>::get_user_ptr()' into 'hls::stream<hls::axis<ap_int<8>, 1ul, 1ul, 1ul>, 0>::read(hls::axis<ap_int<8>, 1ul, 1ul, 1ul>&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:283:50)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<8>, 1ul, 1ul, 1ul>::get_dest_ptr()' into 'hls::stream<hls::axis<ap_int<8>, 1ul, 1ul, 1ul>, 0>::read(hls::axis<ap_int<8>, 1ul, 1ul, 1ul>&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:286:25)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<8>, 1ul, 1ul, 1ul>::get_id_ptr()' into 'hls::stream<hls::axis<ap_int<8>, 1ul, 1ul, 1ul>, 0>::read(hls::axis<ap_int<8>, 1ul, 1ul, 1ul>&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:285:67)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<8>, 1ul, 1ul, 1ul>::get_user_ptr()' into 'hls::stream<hls::axis<ap_int<8>, 1ul, 1ul, 1ul>, 0>::read(hls::axis<ap_int<8>, 1ul, 1ul, 1ul>&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:285:36)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<8>, 1ul, 1ul, 1ul>::get_dest_ptr()' into 'hls::stream<hls::axis<ap_int<8>, 1ul, 1ul, 1ul>, 0>::read(hls::axis<ap_int<8>, 1ul, 1ul, 1ul>&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:284:39)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<8>, 1ul, 1ul, 1ul>::get_id_ptr()' into 'hls::stream<hls::axis<ap_int<8>, 1ul, 1ul, 1ul>, 0>::read(hls::axis<ap_int<8>, 1ul, 1ul, 1ul>&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:284:23)
INFO: [HLS 214-131] Inlining function 'ssdm_int<8, true>::ssdm_int(signed char)' into 'ap_int_base<8, true>::ap_int_base(unsigned char)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:257:77)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, true>::ap_int_base(unsigned char)' into 'ap_int<8>::ap_int(unsigned char)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int.h:176:67)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<8>, 1ul, 1ul, 1ul>::get_user_ptr()' into 'hls::stream<hls::axis<ap_int<8>, 1ul, 1ul, 1ul>, 0>::write(hls::axis<ap_int<8>, 1ul, 1ul, 1ul> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:304:51)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<8>, 1ul, 1ul, 1ul>::get_dest_ptr()' into 'hls::stream<hls::axis<ap_int<8>, 1ul, 1ul, 1ul>, 0>::write(hls::axis<ap_int<8>, 1ul, 1ul, 1ul> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:307:26)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<8>, 1ul, 1ul, 1ul>::get_id_ptr()' into 'hls::stream<hls::axis<ap_int<8>, 1ul, 1ul, 1ul>, 0>::write(hls::axis<ap_int<8>, 1ul, 1ul, 1ul> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:306:68)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<8>, 1ul, 1ul, 1ul>::get_user_ptr()' into 'hls::stream<hls::axis<ap_int<8>, 1ul, 1ul, 1ul>, 0>::write(hls::axis<ap_int<8>, 1ul, 1ul, 1ul> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:306:37)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<8>, 1ul, 1ul, 1ul>::get_dest_ptr()' into 'hls::stream<hls::axis<ap_int<8>, 1ul, 1ul, 1ul>, 0>::write(hls::axis<ap_int<8>, 1ul, 1ul, 1ul> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:305:40)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<8>, 1ul, 1ul, 1ul>::get_id_ptr()' into 'hls::stream<hls::axis<ap_int<8>, 1ul, 1ul, 1ul>, 0>::write(hls::axis<ap_int<8>, 1ul, 1ul, 1ul> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:305:24)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi1ELb0EEC2EDq1_j' into 'ap_int_base<1, false>::ap_int_base(int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:260:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::ap_int_base(int)' into 'ap_uint<1>::ap_uint(int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int.h:333:58)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<ap_int<8>, 1ul, 1ul, 1ul>, 0>::read(hls::axis<ap_int<8>, 1ul, 1ul, 1ul>&)' into 'aes(hls::stream<hls::axis<ap_int<8>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_int<8>, 1ul, 1ul, 1ul>, 0>&, int, unsigned char, unsigned char, unsigned int, unsigned int)' (Downloads/aes_axis.cpp:71:20)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::operator unsigned long long() const' into 'aes(hls::stream<hls::axis<ap_int<8>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_int<8>, 1ul, 1ul, 1ul>, 0>&, int, unsigned char, unsigned char, unsigned int, unsigned int)' (Downloads/aes_axis.cpp:106:7)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<ap_int<8>, 1ul, 1ul, 1ul>, 0>::write(hls::axis<ap_int<8>, 1ul, 1ul, 1ul> const&)' into 'aes(hls::stream<hls::axis<ap_int<8>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_int<8>, 1ul, 1ul, 1ul>, 0>&, int, unsigned char, unsigned char, unsigned int, unsigned int)' (Downloads/aes_axis.cpp:104:33)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<ap_int<8>, 1ul, 1ul, 1ul>, 0>::write(hls::axis<ap_int<8>, 1ul, 1ul, 1ul> const&)' into 'aes(hls::stream<hls::axis<ap_int<8>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_int<8>, 1ul, 1ul, 1ul>, 0>&, int, unsigned char, unsigned char, unsigned int, unsigned int)' (Downloads/aes_axis.cpp:94:33)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, true>::operator long long() const' into 'aes(hls::stream<hls::axis<ap_int<8>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_int<8>, 1ul, 1ul, 1ul>, 0>&, int, unsigned char, unsigned char, unsigned int, unsigned int)' (Downloads/aes_axis.cpp:72:19)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<ap_int<8>, 1ul, 1ul, 1ul>, 0>::read(hls::axis<ap_int<8>, 1ul, 1ul, 1ul>&)' into 'aes(hls::stream<hls::axis<ap_int<8>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_int<8>, 1ul, 1ul, 1ul>, 0>&, int, unsigned char, unsigned char, unsigned int, unsigned int)' (Downloads/aes_axis.cpp:77:22)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, true>::operator long long() const' into 'aes(hls::stream<hls::axis<ap_int<8>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_int<8>, 1ul, 1ul, 1ul>, 0>&, int, unsigned char, unsigned char, unsigned int, unsigned int)' (Downloads/aes_axis.cpp:78:25)
INFO: [HLS 214-291] Loop 'invMixColumnsLoop2' is marked as complete unroll implied by the pipeline pragma (Downloads/aes_axis.cpp:602:9)
INFO: [HLS 214-291] Loop 'invMixColumnsLoop3' is marked as complete unroll implied by the pipeline pragma (Downloads/aes_axis.cpp:611:9)
INFO: [HLS 214-291] Loop 'invMixColumnLoop' is marked as complete unroll implied by the pipeline pragma (Downloads/aes_axis.cpp:622:5)
INFO: [HLS 214-291] Loop 'invShiftRowLoop2' is marked as complete unroll implied by the pipeline pragma (Downloads/aes_axis.cpp:584:9)
INFO: [HLS 214-291] Loop 'mixColumnsLoop2' is marked as complete unroll implied by the pipeline pragma (Downloads/aes_axis.cpp:376:9)
INFO: [HLS 214-291] Loop 'mixColumnsLoop3' is marked as complete unroll implied by the pipeline pragma (Downloads/aes_axis.cpp:385:9)
INFO: [HLS 214-291] Loop 'mixColumnLoop' is marked as complete unroll implied by the pipeline pragma (Downloads/aes_axis.cpp:397:5)
INFO: [HLS 214-291] Loop 'galoisMultiplicationLoop' is marked as complete unroll implied by the pipeline pragma (Downloads/aes_axis.cpp:351:5)
INFO: [HLS 214-291] Loop 'shiftRowLoop2' is marked as complete unroll implied by the pipeline pragma (Downloads/aes_axis.cpp:330:9)
INFO: [HLS 214-291] Loop 'expandKeyLoop3' is marked as complete unroll implied by the pipeline pragma (Downloads/aes_axis.cpp:257:9)
INFO: [HLS 214-291] Loop 'expandKeyLoop4' is marked as complete unroll implied by the pipeline pragma (Downloads/aes_axis.cpp:275:13)
INFO: [HLS 214-291] Loop 'expandKeyLoop5' is marked as complete unroll implied by the pipeline pragma (Downloads/aes_axis.cpp:286:9)
INFO: [HLS 214-291] Loop 'coreLoop' is marked as complete unroll implied by the pipeline pragma (Downloads/aes_axis.cpp:210:5)
INFO: [HLS 214-291] Loop 'rotateLoop' is marked as complete unroll implied by the pipeline pragma (Downloads/aes_axis.cpp:165:5)
INFO: [HLS 214-186] Unrolling loop 'invMixColumnsLoop2' (Downloads/aes_axis.cpp:602:9) in function 'invMixColumns' completely with a factor of 4 (Downloads/aes_axis.cpp:592:0)
INFO: [HLS 214-186] Unrolling loop 'invMixColumnsLoop3' (Downloads/aes_axis.cpp:611:9) in function 'invMixColumns' completely with a factor of 4 (Downloads/aes_axis.cpp:592:0)
INFO: [HLS 214-186] Unrolling loop 'invMixColumnLoop' (Downloads/aes_axis.cpp:622:5) in function 'invMixColumn' completely with a factor of 4 (Downloads/aes_axis.cpp:619:0)
INFO: [HLS 214-186] Unrolling loop 'invSubBytesLoop' (Downloads/aes_axis.cpp:557:5) in function 'invSubBytes' completely with a factor of 16 (Downloads/aes_axis.cpp:549:0)
INFO: [HLS 214-186] Unrolling loop 'invShiftRowsLoop' (Downloads/aes_axis.cpp:567:5) in function 'invShiftRows' completely with a factor of 4 (Downloads/aes_axis.cpp:564:0)
INFO: [HLS 214-186] Unrolling loop 'invShiftRowLoop2' (Downloads/aes_axis.cpp:584:9) in function 'invShiftRow' completely with a factor of 3 (Downloads/aes_axis.cpp:574:0)
INFO: [HLS 214-186] Unrolling loop 'mixColumnsLoop2' (Downloads/aes_axis.cpp:376:9) in function 'mixColumns' completely with a factor of 4 (Downloads/aes_axis.cpp:365:0)
INFO: [HLS 214-186] Unrolling loop 'mixColumnsLoop3' (Downloads/aes_axis.cpp:385:9) in function 'mixColumns' completely with a factor of 4 (Downloads/aes_axis.cpp:365:0)
INFO: [HLS 214-186] Unrolling loop 'mixColumnLoop' (Downloads/aes_axis.cpp:397:5) in function 'mixColumn' completely with a factor of 4 (Downloads/aes_axis.cpp:393:0)
INFO: [HLS 214-186] Unrolling loop 'galoisMultiplicationLoop' (Downloads/aes_axis.cpp:351:5) in function 'galois_multiplication' completely with a factor of 8 (Downloads/aes_axis.cpp:346:0)
INFO: [HLS 214-186] Unrolling loop 'shiftRowsLoop' (Downloads/aes_axis.cpp:312:5) in function 'shiftRows' completely with a factor of 4 (Downloads/aes_axis.cpp:309:0)
INFO: [HLS 214-186] Unrolling loop 'shiftRowLoop2' (Downloads/aes_axis.cpp:330:9) in function 'shiftRow' completely with a factor of 3 (Downloads/aes_axis.cpp:319:0)
INFO: [HLS 214-186] Unrolling loop 'subBytesLoop' (Downloads/aes_axis.cpp:302:5) in function 'subBytes' completely with a factor of 16 (Downloads/aes_axis.cpp:296:0)
INFO: [HLS 214-186] Unrolling loop 'expandKeyLoop3' (Downloads/aes_axis.cpp:257:9) in function 'expandKey' completely with a factor of 4 (Downloads/aes_axis.cpp:230:0)
INFO: [HLS 214-186] Unrolling loop 'expandKeyLoop4' (Downloads/aes_axis.cpp:275:13) in function 'expandKey' completely with a factor of 4 (Downloads/aes_axis.cpp:230:0)
INFO: [HLS 214-186] Unrolling loop 'expandKeyLoop5' (Downloads/aes_axis.cpp:286:9) in function 'expandKey' completely with a factor of 4 (Downloads/aes_axis.cpp:230:0)
INFO: [HLS 214-186] Unrolling loop 'coreLoop' (Downloads/aes_axis.cpp:210:5) in function 'core' completely with a factor of 4 (Downloads/aes_axis.cpp:202:0)
INFO: [HLS 214-186] Unrolling loop 'rotateLoop' (Downloads/aes_axis.cpp:165:5) in function 'rotate' completely with a factor of 3 (Downloads/aes_axis.cpp:159:0)
INFO: [HLS 214-178] Inlining function 'rotate(unsigned char*)' into 'core(unsigned char*, int)' (Downloads/aes_axis.cpp:202:0)
INFO: [HLS 214-178] Inlining function 'getSBoxValue(unsigned char)' into 'core(unsigned char*, int)' (Downloads/aes_axis.cpp:202:0)
INFO: [HLS 214-178] Inlining function 'getRconValue(unsigned char)' into 'core(unsigned char*, int)' (Downloads/aes_axis.cpp:202:0)
INFO: [HLS 214-178] Inlining function 'core(unsigned char*, int)' into 'expandKey(unsigned char*, unsigned char*, int, unsigned long)' (Downloads/aes_axis.cpp:230:0)
INFO: [HLS 214-178] Inlining function 'getSBoxValue(unsigned char)' into 'expandKey(unsigned char*, unsigned char*, int, unsigned long)' (Downloads/aes_axis.cpp:230:0)
INFO: [HLS 214-178] Inlining function 'getSBoxValue(unsigned char)' into 'subBytes(unsigned char*)' (Downloads/aes_axis.cpp:296:0)
INFO: [HLS 214-178] Inlining function 'shiftRow(unsigned char*, unsigned char)' into 'shiftRows(unsigned char*)' (Downloads/aes_axis.cpp:309:0)
INFO: [HLS 214-178] Inlining function 'mixColumn(unsigned char*)' into 'mixColumns(unsigned char*)' (Downloads/aes_axis.cpp:365:0)
INFO: [HLS 214-178] Inlining function 'subBytes(unsigned char*)' into 'aes_round(unsigned char*, unsigned char*)' (Downloads/aes_axis.cpp:424:0)
INFO: [HLS 214-178] Inlining function 'shiftRows(unsigned char*)' into 'aes_round(unsigned char*, unsigned char*)' (Downloads/aes_axis.cpp:424:0)
INFO: [HLS 214-178] Inlining function 'mixColumns(unsigned char*)' into 'aes_round(unsigned char*, unsigned char*)' (Downloads/aes_axis.cpp:424:0)
INFO: [HLS 214-178] Inlining function 'addRoundKey(unsigned char*, unsigned char*)' into 'aes_round(unsigned char*, unsigned char*)' (Downloads/aes_axis.cpp:424:0)
INFO: [HLS 214-178] Inlining function 'createRoundKey(unsigned char*, unsigned char*)' into 'aes_main(unsigned char*, unsigned char*, int)' (Downloads/aes_axis.cpp:448:0)
INFO: [HLS 214-178] Inlining function 'addRoundKey(unsigned char*, unsigned char*)' into 'aes_main(unsigned char*, unsigned char*, int)' (Downloads/aes_axis.cpp:448:0)
INFO: [HLS 214-178] Inlining function 'subBytes(unsigned char*)' into 'aes_main(unsigned char*, unsigned char*, int)' (Downloads/aes_axis.cpp:448:0)
INFO: [HLS 214-178] Inlining function 'shiftRows(unsigned char*)' into 'aes_main(unsigned char*, unsigned char*, int)' (Downloads/aes_axis.cpp:448:0)
INFO: [HLS 214-178] Inlining function 'invShiftRow(unsigned char*, unsigned char)' into 'invShiftRows(unsigned char*)' (Downloads/aes_axis.cpp:564:0)
INFO: [HLS 214-178] Inlining function 'getSBoxInvert(unsigned char)' into 'invSubBytes(unsigned char*)' (Downloads/aes_axis.cpp:549:0)
INFO: [HLS 214-178] Inlining function 'invMixColumn(unsigned char*)' into 'invMixColumns(unsigned char*)' (Downloads/aes_axis.cpp:592:0)
INFO: [HLS 214-178] Inlining function 'invShiftRows(unsigned char*)' into 'aes_invRound(unsigned char*, unsigned char*)' (Downloads/aes_axis.cpp:645:0)
INFO: [HLS 214-178] Inlining function 'invSubBytes(unsigned char*)' into 'aes_invRound(unsigned char*, unsigned char*)' (Downloads/aes_axis.cpp:645:0)
INFO: [HLS 214-178] Inlining function 'addRoundKey(unsigned char*, unsigned char*)' into 'aes_invRound(unsigned char*, unsigned char*)' (Downloads/aes_axis.cpp:645:0)
INFO: [HLS 214-178] Inlining function 'invMixColumns(unsigned char*)' into 'aes_invRound(unsigned char*, unsigned char*)' (Downloads/aes_axis.cpp:645:0)
INFO: [HLS 214-178] Inlining function 'createRoundKey(unsigned char*, unsigned char*)' into 'aes_invMain(unsigned char*, unsigned char*, int)' (Downloads/aes_axis.cpp:653:0)
INFO: [HLS 214-178] Inlining function 'addRoundKey(unsigned char*, unsigned char*)' into 'aes_invMain(unsigned char*, unsigned char*, int)' (Downloads/aes_axis.cpp:653:0)
INFO: [HLS 214-178] Inlining function 'invShiftRows(unsigned char*)' into 'aes_invMain(unsigned char*, unsigned char*, int)' (Downloads/aes_axis.cpp:653:0)
INFO: [HLS 214-178] Inlining function 'invSubBytes(unsigned char*)' into 'aes_invMain(unsigned char*, unsigned char*, int)' (Downloads/aes_axis.cpp:653:0)
INFO: [HLS 214-178] Inlining function 'aes_encrypt(unsigned char*, unsigned char*, unsigned char*, int)' into 'aes(hls::stream<hls::axis<ap_int<8>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_int<8>, 1ul, 1ul, 1ul>, 0>&, int, unsigned char, unsigned char, unsigned int, unsigned int)' (Downloads/aes_axis.cpp:14:0)
INFO: [HLS 214-178] Inlining function 'aes_decrypt(unsigned char*, unsigned char*, unsigned char*, int)' into 'aes(hls::stream<hls::axis<ap_int<8>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_int<8>, 1ul, 1ul, 1ul>, 0>&, int, unsigned char, unsigned char, unsigned int, unsigned int)' (Downloads/aes_axis.cpp:14:0)
INFO: [HLS 214-269] Inferring pragma 'pipeline II=38' for loop 'aesMainLoop' in function 'aes_main' due to performance pragma (Downloads/aes_axis.cpp:460:9)
INFO: [HLS 214-268] Inferring pragma 'unroll' for loop 'createRoundKeyLoop2' in function 'aes_main' due to performance pragma (Downloads/aes_axis.cpp:460:9)
INFO: [HLS 214-268] Inferring pragma 'unroll' for loop 'createRoundKeyLoop1' in function 'aes_main' due to performance pragma (Downloads/aes_axis.cpp:460:9)
INFO: [HLS 214-268] Inferring pragma 'unroll' for loop 'addRoundKeyLoop' in function 'aes_round' due to performance pragma (Downloads/aes_axis.cpp:460:9)
INFO: [HLS 214-268] Inferring pragma 'unroll' for loop 'mixColumnsLoop1' in function 'aes_round' due to performance pragma (Downloads/aes_axis.cpp:460:9)
INFO: [HLS 214-268] Inferring pragma 'unroll' for loop 'shiftRowLoop1' in function 'aes_round' due to performance pragma (Downloads/aes_axis.cpp:460:9)
INFO: [HLS 214-301] Met performance pragma target_ti=500 cycles for loop 'aesMainLoop' in function 'aes_main' (Downloads/aes_axis.cpp:460:9)
INFO: [HLS 214-269] Inferring pragma 'pipeline II=46' for loop 'aesInvMainLoop' in function 'aes_invMain' due to performance pragma (Downloads/aes_axis.cpp:663:9)
INFO: [HLS 214-268] Inferring pragma 'unroll' for loop 'createRoundKeyLoop2' in function 'aes_invMain' due to performance pragma (Downloads/aes_axis.cpp:663:9)
INFO: [HLS 214-268] Inferring pragma 'unroll' for loop 'createRoundKeyLoop1' in function 'aes_invMain' due to performance pragma (Downloads/aes_axis.cpp:663:9)
INFO: [HLS 214-268] Inferring pragma 'unroll' for loop 'invMixColumnsLoop1' in function 'aes_invRound' due to performance pragma (Downloads/aes_axis.cpp:663:9)
INFO: [HLS 214-268] Inferring pragma 'unroll' for loop 'addRoundKeyLoop' in function 'aes_invRound' due to performance pragma (Downloads/aes_axis.cpp:663:9)
INFO: [HLS 214-268] Inferring pragma 'unroll' for loop 'invShiftRowLoop1' in function 'aes_invRound' due to performance pragma (Downloads/aes_axis.cpp:663:9)
INFO: [HLS 214-301] Met performance pragma target_ti=600 cycles for loop 'aesInvMainLoop' in function 'aes_invMain' (Downloads/aes_axis.cpp:663:9)
INFO: [HLS 214-268] Inferring pragma 'unroll factor=4' for loop 'expandKeyLoop1' in function 'expandKey' due to performance pragma (Downloads/aes_axis.cpp:243:9)
INFO: [HLS 214-269] Inferring pragma 'pipeline II=1' for loop 'expandKeyLoop1' in function 'expandKey' due to performance pragma (Downloads/aes_axis.cpp:243:9)
INFO: [HLS 214-301] Met performance pragma target_ti=8 cycles for loop 'expandKeyLoop1' in function 'expandKey' (Downloads/aes_axis.cpp:243:9)
INFO: [HLS 214-291] Loop 'createRoundKeyLoop1' is marked as complete unroll implied by the pipeline pragma (Downloads/aes_axis.cpp:436:5)
INFO: [HLS 214-291] Loop 'createRoundKeyLoop2' is marked as complete unroll implied by the pipeline pragma (Downloads/aes_axis.cpp:440:9)
INFO: [HLS 214-291] Loop 'invMixColumnsLoop1' is marked as complete unroll implied by the pipeline pragma (Downloads/aes_axis.cpp:597:5)
INFO: [HLS 214-291] Loop 'addRoundKeyLoop' is marked as complete unroll implied by the pipeline pragma (Downloads/aes_axis.cpp:340:2)
INFO: [HLS 214-291] Loop 'invShiftRowLoop1' is marked as complete unroll implied by the pipeline pragma (Downloads/aes_axis.cpp:577:5)
INFO: [HLS 214-291] Loop 'mixColumnsLoop1' is marked as complete unroll implied by the pipeline pragma (Downloads/aes_axis.cpp:371:5)
INFO: [HLS 214-291] Loop 'shiftRowLoop1' is marked as complete unroll implied by the pipeline pragma (Downloads/aes_axis.cpp:324:5)
INFO: [HLS 214-186] Unrolling loop 'createRoundKeyLoop1' (Downloads/aes_axis.cpp:436:5) in function 'aes_invMain' completely with a factor of 4 (Downloads/aes_axis.cpp:653:0)
INFO: [HLS 214-186] Unrolling loop 'createRoundKeyLoop2' (Downloads/aes_axis.cpp:440:9) in function 'aes_invMain' completely with a factor of 4 (Downloads/aes_axis.cpp:653:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'createRoundKeyLoop2' (Downloads/aes_axis.cpp:440:9) in function 'aes_invMain' has been removed because the loop is unrolled completely (Downloads/aes_axis.cpp:653:0)
INFO: [HLS 214-186] Unrolling loop 'invMixColumnsLoop1' (Downloads/aes_axis.cpp:597:5) in function 'aes_invRound' completely with a factor of 4 (Downloads/aes_axis.cpp:645:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'invMixColumnsLoop1' (Downloads/aes_axis.cpp:597:5) in function 'aes_invRound' has been removed because the loop is unrolled completely (Downloads/aes_axis.cpp:645:0)
INFO: [HLS 214-186] Unrolling loop 'addRoundKeyLoop' (Downloads/aes_axis.cpp:340:2) in function 'aes_invRound' completely with a factor of 16 (Downloads/aes_axis.cpp:645:0)
INFO: [HLS 214-186] Unrolling loop 'invShiftRowLoop1' (Downloads/aes_axis.cpp:577:5) in function 'aes_invRound' completely with a factor of 3 (Downloads/aes_axis.cpp:645:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'invShiftRowLoop1' (Downloads/aes_axis.cpp:577:5) in function 'aes_invRound' has been removed because the loop is unrolled completely (Downloads/aes_axis.cpp:645:0)
INFO: [HLS 214-186] Unrolling loop 'invShiftRowLoop1' (Downloads/aes_axis.cpp:577:5) in function 'aes_invRound' completely with a factor of 2 (Downloads/aes_axis.cpp:645:0)
INFO: [HLS 214-186] Unrolling loop 'createRoundKeyLoop1' (Downloads/aes_axis.cpp:436:5) in function 'aes_main' completely with a factor of 4 (Downloads/aes_axis.cpp:448:0)
INFO: [HLS 214-186] Unrolling loop 'createRoundKeyLoop2' (Downloads/aes_axis.cpp:440:9) in function 'aes_main' completely with a factor of 4 (Downloads/aes_axis.cpp:448:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'createRoundKeyLoop2' (Downloads/aes_axis.cpp:440:9) in function 'aes_main' has been removed because the loop is unrolled completely (Downloads/aes_axis.cpp:448:0)
INFO: [HLS 214-186] Unrolling loop 'addRoundKeyLoop' (Downloads/aes_axis.cpp:340:2) in function 'aes_round' completely with a factor of 16 (Downloads/aes_axis.cpp:424:0)
INFO: [HLS 214-186] Unrolling loop 'mixColumnsLoop1' (Downloads/aes_axis.cpp:371:5) in function 'aes_round' completely with a factor of 4 (Downloads/aes_axis.cpp:424:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'mixColumnsLoop1' (Downloads/aes_axis.cpp:371:5) in function 'aes_round' has been removed because the loop is unrolled completely (Downloads/aes_axis.cpp:424:0)
INFO: [HLS 214-186] Unrolling loop 'shiftRowLoop1' (Downloads/aes_axis.cpp:324:5) in function 'aes_round' completely with a factor of 3 (Downloads/aes_axis.cpp:424:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'shiftRowLoop1' (Downloads/aes_axis.cpp:324:5) in function 'aes_round' has been removed because the loop is unrolled completely (Downloads/aes_axis.cpp:424:0)
INFO: [HLS 214-186] Unrolling loop 'shiftRowLoop1' (Downloads/aes_axis.cpp:324:5) in function 'aes_round' completely with a factor of 2 (Downloads/aes_axis.cpp:424:0)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=2 dim=1' for array 'expandedKey.i' due to pipeline pragma (Downloads/aes_axis.cpp:483:19)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=2 dim=1' for array 'expandedKey.i336' due to pipeline pragma (Downloads/aes_axis.cpp:686:19)
INFO: [HLS 214-248] Applying array_partition to 'expandedKey.i336': Cyclic partitioning with factor 2 on dimension 1. (Downloads/aes_axis.cpp:686:19)
INFO: [HLS 214-248] Applying array_partition to 'expandedKey.i': Cyclic partitioning with factor 2 on dimension 1. (Downloads/aes_axis.cpp:483:19)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.none.s_struct.ap_int<8>s.i8' into 'aes(hls::stream<hls::axis<ap_int<8>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_int<8>, 1ul, 1ul, 1ul>, 0>&, int, unsigned char, unsigned char, unsigned int, unsigned int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:283:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i1.s_struct.ap_uint<1>s' into 'aes(hls::stream<hls::axis<ap_int<8>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_int<8>, 1ul, 1ul, 1ul>, 0>&, int, unsigned char, unsigned char, unsigned int, unsigned int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:304:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i8.s_struct.ap_int<8>s' into 'aes(hls::stream<hls::axis<ap_int<8>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_int<8>, 1ul, 1ul, 1ul>, 0>&, int, unsigned char, unsigned char, unsigned int, unsigned int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:304:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.none.s_struct.ap_uint<1>s.i1' into 'aes(hls::stream<hls::axis<ap_int<8>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_int<8>, 1ul, 1ul, 1ul>, 0>&, int, unsigned char, unsigned char, unsigned int, unsigned int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:283:5)
INFO-FLOW: DBG:PUTS: copy_raw_kernel_xml ap_link_39: kernel.xml not generated: C:/Users/iqbal.ha/AES_PM/solution1/.autopilot/db/kernel.internal.xml
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 5.894 seconds; current allocated memory: 1.373 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.002 seconds; current allocated memory: 1.373 GB.
Execute       opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute         cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
INFO-FLOW: Running Standard Transforms...
Execute         transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top aes -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -func-inst -deadargelim -auto-shift-reg-idiom -promote-dbg-pointer -norm-name C:/Users/iqbal.ha/AES_PM/solution1/.autopilot/db/a.g.0.bc -o C:/Users/iqbal.ha/AES_PM/solution1/.autopilot/db/a.g.1.bc -f -phase std-opt 
Command         transform done; 0.123 sec.
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.373 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute         transform -hls -syn-check -check-rec-only -scalarrepl -norm-name -dce -mem2reg -instcombine -function-uniquify -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -array-seg-normalize -instcombine -dce -data-pack -instcombine -dce -inst-simplify -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -function-uniquify -directive-preproc -mem2reg -dse -dce -globaldce C:/Users/iqbal.ha/AES_PM/solution1/.autopilot/db/a.g.1.bc -o C:/Users/iqbal.ha/AES_PM/solution1/.autopilot/db/a.g.2.prechk.bc -f 
Command         transform done; 0.17 sec.
INFO-FLOW: Checking Synthesizability 2/2..
Execute         transform -syn-check C:/Users/iqbal.ha/AES_PM/solution1/.autopilot/db/a.g.2.prechk.bc -o C:/Users/iqbal.ha/AES_PM/solution1/.autopilot/db/a.g.2.bc -f -phase syn-check 
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.221 seconds; current allocated memory: 1.373 GB.
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy C:/Users/iqbal.ha/AES_PM/solution1/.autopilot/db/a.g.1.bc to C:/Users/iqbal.ha/AES_PM/solution1/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute         transform -hls -tmp C:/Users/iqbal.ha/AES_PM/solution1/.autopilot/db -interface-port-rename -function-uniquify -directive-preproc -mem2reg -dse -dce -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -function-uniquify -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -function-uniquify -directive-preproc -mem2reg -dse -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -scalar-auto-dep-elim -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -prepare-dynamic-array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -scalar-auto-dep-elim -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -accesses-merge -function-inline -complex-op-raise -inst-simplify -globaldce -func-inst -constprop -instcombine -simplifycfg -dce -func-legal -dce -loop-bound -arraycheck -bitwidthmin2 -bitwidthmin2 -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -duplicate-dataflow-processes -check-dataflow-syntax -legalize-stream-variable -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -hls-dead-arg-elim -deadargelim -directive-preproc -annotate-dataflow-channels -canonicalize-dataflow -dce -globaldce -scalar-preprocessing -scalar-propagation2 -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -function-uniquify -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -hls-display -norm-name C:/Users/iqbal.ha/AES_PM/solution1/.autopilot/db/a.o.1.bc -o C:/Users/iqbal.ha/AES_PM/solution1/.autopilot/db/a.o.1.tmp.bc -f 
INFO: [XFORM 203-510] Pipelining loop 'addRoundKeyLoop' (Downloads/aes_axis.cpp:340) in function 'aes_main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'addRoundKeyLoop' (Downloads/aes_axis.cpp:340) in function 'aes_main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'addRoundKeyLoop' (Downloads/aes_axis.cpp:340) in function 'aes_invMain' automatically.
INFO: [XFORM 203-510] Pipelining loop 'addRoundKeyLoop' (Downloads/aes_axis.cpp:340) in function 'aes_invMain' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'aes' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-3' in function 'aes' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-4' in function 'aes' automatically.
INFO: [XFORM 203-510] Pipelining loop 'cipherkeyLoop' (Downloads/aes_axis.cpp:60) in function 'aes' automatically.
INFO: [XFORM 203-510] Pipelining loop 'plaintextLoop' in function 'aes' automatically.
INFO: [XFORM 203-510] Pipelining loop 'aesEncryptLoop2' (Downloads/aes_axis.cpp:488) in function 'aes' automatically.
INFO: [XFORM 203-510] Pipelining loop 'aesEncryptLoop4' (Downloads/aes_axis.cpp:488) in function 'aes' automatically.
INFO: [XFORM 203-510] Pipelining loop 'aesDecryptLoop2' (Downloads/aes_axis.cpp:691) in function 'aes' automatically.
INFO: [XFORM 203-510] Pipelining loop 'aesDecryptLoop4' (Downloads/aes_axis.cpp:691) in function 'aes' automatically.
INFO: [XFORM 203-510] Pipelining loop 'ciphertextLoop' (Downloads/aes_axis.cpp:60) in function 'aes' automatically.
INFO: [XFORM 203-510] Pipelining loop 'decryptedTextLoop' (Downloads/aes_axis.cpp:60) in function 'aes' automatically.
WARNING: [XFORM 203-561] Updating loop upper bound from 3 to 2 for loop 'invShiftRowLoop1' (Downloads/aes_axis.cpp:579:9) in function 'aes_invMain'.
WARNING: [XFORM 203-561] Updating loop lower bound from 1 to 2 for loop 'invShiftRowLoop1' (Downloads/aes_axis.cpp:579:9) in function 'aes_invMain'.
WARNING: [XFORM 203-561] Updating loop lower bound from 1 to 3 for loop 'invShiftRowLoop1' (Downloads/aes_axis.cpp:579:9) in function 'aes_invMain'.
WARNING: [XFORM 203-561] Updating loop upper bound from 3 to 2 for loop 'shiftRowLoop1' (Downloads/aes_axis.cpp:326:9) in function 'aes_main'.
WARNING: [XFORM 203-561] Updating loop lower bound from 1 to 2 for loop 'shiftRowLoop1' (Downloads/aes_axis.cpp:326:9) in function 'aes_main'.
WARNING: [XFORM 203-561] Updating loop lower bound from 1 to 3 for loop 'shiftRowLoop1' (Downloads/aes_axis.cpp:326:9) in function 'aes_main'.
INFO: [XFORM 203-501] Unrolling loop 'expandKeyLoop1' (Downloads/aes_axis.cpp:234) in function 'expandKey' partially with a factor of 4.
Command         transform done; 0.669 sec.
INFO-FLOW: Presyn 2...
Execute         transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin2 -bitwidthmin2 -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -auto-burst -barrier -norm-name C:/Users/iqbal.ha/AES_PM/solution1/.autopilot/db/a.o.1.tmp.bc -o C:/Users/iqbal.ha/AES_PM/solution1/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Downloads/aes_axis.cpp:252:9) to (Downloads/aes_axis.cpp:289:27) in function 'expandKey'... converting 5 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'galois_multiplication' (Downloads/aes_axis.cpp:345)...6 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'aes_round' (Downloads/aes_axis.cpp:423)...64 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'aes_invRound' (Downloads/aes_axis.cpp:644)...48 expression(s) balanced.
Command         transform done; 0.213 sec.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.885 seconds; current allocated memory: 1.373 GB.
Execute         get_config_compile -enable_auto_rewind 
Execute         get_config_compile -enable_loop_extract 
INFO-FLOW: Building ssdm...
Execute         transform -hls -function-uniquify -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -aggr-aa -licm -loop-dep -loop-bound -licm -loop-simplify -loop-sink-hoist -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg -loop-simplify -array-burst -promote-global-argument -dce -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -deadargelim -dce -canonicalize-dataflow -dce -deadargelim -globaldce -mem2reg -bram-byte-enable -load-elim -read-loop-dep -loop-simplify -loop-extract-inner -directive-preproc -bitwidthmin2 -bitwidthmin2 -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable-spec-prop -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -float-op-raise -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg -loop-simplify -mergereturn -inst-simplify -inst-rectify -dce -load-elim -bitop-lower -float-op-raise -fma-raise -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -dyn-mem-reuse -dce -recurrence-min -dce -share-scalar-alloca -deadargelim -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -bitwidth -dump-loop-dep-to-ir -check-all-ssdm -cdfg-build C:/Users/iqbal.ha/AES_PM/solution1/.autopilot/db/a.o.2.bc -o C:/Users/iqbal.ha/AES_PM/solution1/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
INFO: [XFORM 203-541] Flattening a loop nest 'createRoundKeyLoop1' (Downloads/aes_axis.cpp:433:9) in function 'aes_main'.
INFO: [XFORM 203-541] Flattening a loop nest 'createRoundKeyLoop1' (Downloads/aes_axis.cpp:433:9) in function 'aes_main'.
INFO: [XFORM 203-541] Flattening a loop nest 'createRoundKeyLoop1' (Downloads/aes_axis.cpp:433:9) in function 'aes_invMain'.
INFO: [XFORM 203-541] Flattening a loop nest 'createRoundKeyLoop1' (Downloads/aes_axis.cpp:433:9) in function 'aes_invMain'.
INFO: [XFORM 203-541] Flattening a loop nest 'aesEncryptLoop1' (Downloads/aes_axis.cpp:488:9) in function 'aes'.
INFO: [XFORM 203-541] Flattening a loop nest 'aesEncryptLoop3' (Downloads/aes_axis.cpp:488:9) in function 'aes'.
INFO: [XFORM 203-541] Flattening a loop nest 'aesDecryptLoop1' (Downloads/aes_axis.cpp:691:9) in function 'aes'.
INFO: [XFORM 203-541] Flattening a loop nest 'aesDecryptLoop3' (Downloads/aes_axis.cpp:691:9) in function 'aes'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_61_1' (Downloads/aes_axis.cpp:58:13) in function 'aes' more than one sub loop.
INFO: [HLS 200-472] Inferring partial write operation for 'expandedKey_0' (Downloads/aes_axis.cpp:244:17)
INFO: [HLS 200-472] Inferring partial write operation for 'expandedKey_0' (Downloads/aes_axis.cpp:289:27)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (Downloads/aes_axis.cpp:341:18)
INFO: [HLS 200-472] Inferring partial write operation for 'roundKey' (Downloads/aes_axis.cpp:442:26)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (Downloads/aes_axis.cpp:304:11)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (Downloads/aes_axis.cpp:331:22)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (Downloads/aes_axis.cpp:331:24)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (Downloads/aes_axis.cpp:613:32)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (Downloads/aes_axis.cpp:559:11)
INFO: [HLS 200-472] Inferring partial write operation for 'key_array128' 
INFO: [HLS 200-472] Inferring partial write operation for 'key_array128' 
INFO: [HLS 200-472] Inferring partial write operation for 'key_array128' 
INFO: [HLS 200-472] Inferring partial write operation for 'key_array128' (Downloads/aes_axis.cpp:72:17)
INFO: [HLS 200-472] Inferring partial write operation for 'plaintext_array' (Downloads/aes_axis.cpp:78:23)
INFO: [HLS 200-472] Inferring partial write operation for 'block.1' (Downloads/aes_axis.cpp:524:34)
INFO: [HLS 200-472] Inferring partial write operation for 'ciphertext_array' (Downloads/aes_axis.cpp:541:33)
INFO: [HLS 200-472] Inferring partial write operation for 'block' (Downloads/aes_axis.cpp:728:34)
INFO: [HLS 200-472] Inferring partial write operation for 'decryptedtext_array' (Downloads/aes_axis.cpp:746:33)
Command         transform done; 0.806 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.808 seconds; current allocated memory: 1.373 GB.
INFO-FLOW: Finish building internal data model.
Command       opt_and_import_c done; 2.076 sec.
Command     elaborate done; 11.817 sec.
Execute     ap_eval exec zip -j C:/Users/iqbal.ha/AES_PM/solution1/.autopilot/db/dut.hcp $dbDir/a.o.3.bc $dbDir/${topname}.rtl_wrap.cfg.tcl $dbDir/apatb_${topname}.cpp $dbDir/apatb_${topname}_util.cpp $dbDir/apatb_${topname}_ir.ll $dbDir/mapper_${topname}.cpp $dbDir/top-io-fe.xml $dbDir/kernel.internal.xml $workdir/../hls.app 
Command     ap_eval done; 0.153 sec.
Execute     autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'aes' ...
Execute       ap_set_top_model aes 
Execute       get_model_list aes -filter all-wo-channel -topdown 
Execute       preproc_iomode -model aes 
Execute       preproc_iomode -model aes_Pipeline_decryptedTextLoop 
Execute       preproc_iomode -model aes_Pipeline_ciphertextLoop 
Execute       preproc_iomode -model aes_Pipeline_aesDecryptLoop3_aesDecryptLoop4 
Execute       preproc_iomode -model aes_invMain 
Execute       preproc_iomode -model aes_invMain_Pipeline_addRoundKeyLoop6 
Execute       preproc_iomode -model aes_invMain_Pipeline_invShiftRowLoop15 
Execute       preproc_iomode -model aes_invMain_Pipeline_invShiftRowLoop1 
Execute       preproc_iomode -model aes_invMain_Pipeline_createRoundKeyLoop1_createRoundKeyLoop24 
Execute       preproc_iomode -model aes_invMain_Pipeline_aesInvMainLoop 
Execute       preproc_iomode -model aes_invRound 
Execute       preproc_iomode -model aes_invMain_Pipeline_addRoundKeyLoop 
Execute       preproc_iomode -model aes_invMain_Pipeline_createRoundKeyLoop1_createRoundKeyLoop2 
Execute       preproc_iomode -model aes_Pipeline_aesDecryptLoop1_aesDecryptLoop2 
Execute       preproc_iomode -model aes_Pipeline_aesEncryptLoop3_aesEncryptLoop4 
Execute       preproc_iomode -model aes_main 
Execute       preproc_iomode -model aes_main_Pipeline_addRoundKeyLoop3 
Execute       preproc_iomode -model aes_main_Pipeline_shiftRowLoop12 
Execute       preproc_iomode -model aes_main_Pipeline_shiftRowLoop1 
Execute       preproc_iomode -model aes_main_Pipeline_createRoundKeyLoop1_createRoundKeyLoop21 
Execute       preproc_iomode -model aes_main_Pipeline_aesMainLoop 
Execute       preproc_iomode -model aes_round 
Execute       preproc_iomode -model galois_multiplication 
Execute       preproc_iomode -model aes_main_Pipeline_addRoundKeyLoop 
Execute       preproc_iomode -model aes_main_Pipeline_createRoundKeyLoop1_createRoundKeyLoop2 
Execute       preproc_iomode -model expandKey 
Execute       preproc_iomode -model expandKey_Pipeline_expandKeyLoop2 
Execute       preproc_iomode -model expandKey_Pipeline_expandKeyLoop1 
Execute       preproc_iomode -model aes_Pipeline_aesEncryptLoop1_aesEncryptLoop2 
Execute       preproc_iomode -model aes_Pipeline_plaintextLoop 
Execute       preproc_iomode -model aes_Pipeline_cipherkeyLoop 
Execute       preproc_iomode -model aes_Pipeline_3 
Execute       preproc_iomode -model aes_Pipeline_2 
Execute       preproc_iomode -model aes_Pipeline_1 
Execute       get_model_list aes -filter all-wo-channel 
INFO-FLOW: Model list for configure: aes_Pipeline_1 aes_Pipeline_2 aes_Pipeline_3 aes_Pipeline_cipherkeyLoop aes_Pipeline_plaintextLoop aes_Pipeline_aesEncryptLoop1_aesEncryptLoop2 expandKey_Pipeline_expandKeyLoop1 expandKey_Pipeline_expandKeyLoop2 expandKey aes_main_Pipeline_createRoundKeyLoop1_createRoundKeyLoop2 aes_main_Pipeline_addRoundKeyLoop galois_multiplication aes_round aes_main_Pipeline_aesMainLoop aes_main_Pipeline_createRoundKeyLoop1_createRoundKeyLoop21 aes_main_Pipeline_shiftRowLoop1 aes_main_Pipeline_shiftRowLoop12 aes_main_Pipeline_addRoundKeyLoop3 aes_main aes_Pipeline_aesEncryptLoop3_aesEncryptLoop4 aes_Pipeline_aesDecryptLoop1_aesDecryptLoop2 aes_invMain_Pipeline_createRoundKeyLoop1_createRoundKeyLoop2 aes_invMain_Pipeline_addRoundKeyLoop aes_invRound aes_invMain_Pipeline_aesInvMainLoop aes_invMain_Pipeline_createRoundKeyLoop1_createRoundKeyLoop24 aes_invMain_Pipeline_invShiftRowLoop1 aes_invMain_Pipeline_invShiftRowLoop15 aes_invMain_Pipeline_addRoundKeyLoop6 aes_invMain aes_Pipeline_aesDecryptLoop3_aesDecryptLoop4 aes_Pipeline_ciphertextLoop aes_Pipeline_decryptedTextLoop aes
INFO-FLOW: Configuring Module : aes_Pipeline_1 ...
Execute       set_default_model aes_Pipeline_1 
Execute       apply_spec_resource_limit aes_Pipeline_1 
INFO-FLOW: Configuring Module : aes_Pipeline_2 ...
Execute       set_default_model aes_Pipeline_2 
Execute       apply_spec_resource_limit aes_Pipeline_2 
INFO-FLOW: Configuring Module : aes_Pipeline_3 ...
Execute       set_default_model aes_Pipeline_3 
Execute       apply_spec_resource_limit aes_Pipeline_3 
INFO-FLOW: Configuring Module : aes_Pipeline_cipherkeyLoop ...
Execute       set_default_model aes_Pipeline_cipherkeyLoop 
Execute       apply_spec_resource_limit aes_Pipeline_cipherkeyLoop 
INFO-FLOW: Configuring Module : aes_Pipeline_plaintextLoop ...
Execute       set_default_model aes_Pipeline_plaintextLoop 
Execute       apply_spec_resource_limit aes_Pipeline_plaintextLoop 
INFO-FLOW: Configuring Module : aes_Pipeline_aesEncryptLoop1_aesEncryptLoop2 ...
Execute       set_default_model aes_Pipeline_aesEncryptLoop1_aesEncryptLoop2 
Execute       apply_spec_resource_limit aes_Pipeline_aesEncryptLoop1_aesEncryptLoop2 
INFO-FLOW: Configuring Module : expandKey_Pipeline_expandKeyLoop1 ...
Execute       set_default_model expandKey_Pipeline_expandKeyLoop1 
Execute       apply_spec_resource_limit expandKey_Pipeline_expandKeyLoop1 
INFO-FLOW: Configuring Module : expandKey_Pipeline_expandKeyLoop2 ...
Execute       set_default_model expandKey_Pipeline_expandKeyLoop2 
Execute       apply_spec_resource_limit expandKey_Pipeline_expandKeyLoop2 
INFO-FLOW: Configuring Module : expandKey ...
Execute       set_default_model expandKey 
Execute       apply_spec_resource_limit expandKey 
INFO-FLOW: Configuring Module : aes_main_Pipeline_createRoundKeyLoop1_createRoundKeyLoop2 ...
Execute       set_default_model aes_main_Pipeline_createRoundKeyLoop1_createRoundKeyLoop2 
Execute       apply_spec_resource_limit aes_main_Pipeline_createRoundKeyLoop1_createRoundKeyLoop2 
INFO-FLOW: Configuring Module : aes_main_Pipeline_addRoundKeyLoop ...
Execute       set_default_model aes_main_Pipeline_addRoundKeyLoop 
Execute       apply_spec_resource_limit aes_main_Pipeline_addRoundKeyLoop 
INFO-FLOW: Configuring Module : galois_multiplication ...
Execute       set_default_model galois_multiplication 
Execute       apply_spec_resource_limit galois_multiplication 
INFO-FLOW: Configuring Module : aes_round ...
Execute       set_default_model aes_round 
Execute       apply_spec_resource_limit aes_round 
INFO-FLOW: Configuring Module : aes_main_Pipeline_aesMainLoop ...
Execute       set_default_model aes_main_Pipeline_aesMainLoop 
Execute       apply_spec_resource_limit aes_main_Pipeline_aesMainLoop 
INFO-FLOW: Configuring Module : aes_main_Pipeline_createRoundKeyLoop1_createRoundKeyLoop21 ...
Execute       set_default_model aes_main_Pipeline_createRoundKeyLoop1_createRoundKeyLoop21 
Execute       apply_spec_resource_limit aes_main_Pipeline_createRoundKeyLoop1_createRoundKeyLoop21 
INFO-FLOW: Configuring Module : aes_main_Pipeline_shiftRowLoop1 ...
Execute       set_default_model aes_main_Pipeline_shiftRowLoop1 
Execute       apply_spec_resource_limit aes_main_Pipeline_shiftRowLoop1 
INFO-FLOW: Configuring Module : aes_main_Pipeline_shiftRowLoop12 ...
Execute       set_default_model aes_main_Pipeline_shiftRowLoop12 
Execute       apply_spec_resource_limit aes_main_Pipeline_shiftRowLoop12 
INFO-FLOW: Configuring Module : aes_main_Pipeline_addRoundKeyLoop3 ...
Execute       set_default_model aes_main_Pipeline_addRoundKeyLoop3 
Execute       apply_spec_resource_limit aes_main_Pipeline_addRoundKeyLoop3 
INFO-FLOW: Configuring Module : aes_main ...
Execute       set_default_model aes_main 
Execute       apply_spec_resource_limit aes_main 
INFO-FLOW: Configuring Module : aes_Pipeline_aesEncryptLoop3_aesEncryptLoop4 ...
Execute       set_default_model aes_Pipeline_aesEncryptLoop3_aesEncryptLoop4 
Execute       apply_spec_resource_limit aes_Pipeline_aesEncryptLoop3_aesEncryptLoop4 
INFO-FLOW: Configuring Module : aes_Pipeline_aesDecryptLoop1_aesDecryptLoop2 ...
Execute       set_default_model aes_Pipeline_aesDecryptLoop1_aesDecryptLoop2 
Execute       apply_spec_resource_limit aes_Pipeline_aesDecryptLoop1_aesDecryptLoop2 
INFO-FLOW: Configuring Module : aes_invMain_Pipeline_createRoundKeyLoop1_createRoundKeyLoop2 ...
Execute       set_default_model aes_invMain_Pipeline_createRoundKeyLoop1_createRoundKeyLoop2 
Execute       apply_spec_resource_limit aes_invMain_Pipeline_createRoundKeyLoop1_createRoundKeyLoop2 
INFO-FLOW: Configuring Module : aes_invMain_Pipeline_addRoundKeyLoop ...
Execute       set_default_model aes_invMain_Pipeline_addRoundKeyLoop 
Execute       apply_spec_resource_limit aes_invMain_Pipeline_addRoundKeyLoop 
INFO-FLOW: Configuring Module : aes_invRound ...
Execute       set_default_model aes_invRound 
Execute       apply_spec_resource_limit aes_invRound 
INFO-FLOW: Configuring Module : aes_invMain_Pipeline_aesInvMainLoop ...
Execute       set_default_model aes_invMain_Pipeline_aesInvMainLoop 
Execute       apply_spec_resource_limit aes_invMain_Pipeline_aesInvMainLoop 
INFO-FLOW: Configuring Module : aes_invMain_Pipeline_createRoundKeyLoop1_createRoundKeyLoop24 ...
Execute       set_default_model aes_invMain_Pipeline_createRoundKeyLoop1_createRoundKeyLoop24 
Execute       apply_spec_resource_limit aes_invMain_Pipeline_createRoundKeyLoop1_createRoundKeyLoop24 
INFO-FLOW: Configuring Module : aes_invMain_Pipeline_invShiftRowLoop1 ...
Execute       set_default_model aes_invMain_Pipeline_invShiftRowLoop1 
Execute       apply_spec_resource_limit aes_invMain_Pipeline_invShiftRowLoop1 
INFO-FLOW: Configuring Module : aes_invMain_Pipeline_invShiftRowLoop15 ...
Execute       set_default_model aes_invMain_Pipeline_invShiftRowLoop15 
Execute       apply_spec_resource_limit aes_invMain_Pipeline_invShiftRowLoop15 
INFO-FLOW: Configuring Module : aes_invMain_Pipeline_addRoundKeyLoop6 ...
Execute       set_default_model aes_invMain_Pipeline_addRoundKeyLoop6 
Execute       apply_spec_resource_limit aes_invMain_Pipeline_addRoundKeyLoop6 
INFO-FLOW: Configuring Module : aes_invMain ...
Execute       set_default_model aes_invMain 
Execute       apply_spec_resource_limit aes_invMain 
INFO-FLOW: Configuring Module : aes_Pipeline_aesDecryptLoop3_aesDecryptLoop4 ...
Execute       set_default_model aes_Pipeline_aesDecryptLoop3_aesDecryptLoop4 
Execute       apply_spec_resource_limit aes_Pipeline_aesDecryptLoop3_aesDecryptLoop4 
INFO-FLOW: Configuring Module : aes_Pipeline_ciphertextLoop ...
Execute       set_default_model aes_Pipeline_ciphertextLoop 
Execute       apply_spec_resource_limit aes_Pipeline_ciphertextLoop 
INFO-FLOW: Configuring Module : aes_Pipeline_decryptedTextLoop ...
Execute       set_default_model aes_Pipeline_decryptedTextLoop 
Execute       apply_spec_resource_limit aes_Pipeline_decryptedTextLoop 
INFO-FLOW: Configuring Module : aes ...
Execute       set_default_model aes 
Execute       apply_spec_resource_limit aes 
INFO-FLOW: Model list for preprocess: aes_Pipeline_1 aes_Pipeline_2 aes_Pipeline_3 aes_Pipeline_cipherkeyLoop aes_Pipeline_plaintextLoop aes_Pipeline_aesEncryptLoop1_aesEncryptLoop2 expandKey_Pipeline_expandKeyLoop1 expandKey_Pipeline_expandKeyLoop2 expandKey aes_main_Pipeline_createRoundKeyLoop1_createRoundKeyLoop2 aes_main_Pipeline_addRoundKeyLoop galois_multiplication aes_round aes_main_Pipeline_aesMainLoop aes_main_Pipeline_createRoundKeyLoop1_createRoundKeyLoop21 aes_main_Pipeline_shiftRowLoop1 aes_main_Pipeline_shiftRowLoop12 aes_main_Pipeline_addRoundKeyLoop3 aes_main aes_Pipeline_aesEncryptLoop3_aesEncryptLoop4 aes_Pipeline_aesDecryptLoop1_aesDecryptLoop2 aes_invMain_Pipeline_createRoundKeyLoop1_createRoundKeyLoop2 aes_invMain_Pipeline_addRoundKeyLoop aes_invRound aes_invMain_Pipeline_aesInvMainLoop aes_invMain_Pipeline_createRoundKeyLoop1_createRoundKeyLoop24 aes_invMain_Pipeline_invShiftRowLoop1 aes_invMain_Pipeline_invShiftRowLoop15 aes_invMain_Pipeline_addRoundKeyLoop6 aes_invMain aes_Pipeline_aesDecryptLoop3_aesDecryptLoop4 aes_Pipeline_ciphertextLoop aes_Pipeline_decryptedTextLoop aes
INFO-FLOW: Preprocessing Module: aes_Pipeline_1 ...
Execute       set_default_model aes_Pipeline_1 
Execute       cdfg_preprocess -model aes_Pipeline_1 
Execute       rtl_gen_preprocess aes_Pipeline_1 
INFO-FLOW: Preprocessing Module: aes_Pipeline_2 ...
Execute       set_default_model aes_Pipeline_2 
Execute       cdfg_preprocess -model aes_Pipeline_2 
Execute       rtl_gen_preprocess aes_Pipeline_2 
INFO-FLOW: Preprocessing Module: aes_Pipeline_3 ...
Execute       set_default_model aes_Pipeline_3 
Execute       cdfg_preprocess -model aes_Pipeline_3 
Execute       rtl_gen_preprocess aes_Pipeline_3 
INFO-FLOW: Preprocessing Module: aes_Pipeline_cipherkeyLoop ...
Execute       set_default_model aes_Pipeline_cipherkeyLoop 
Execute       cdfg_preprocess -model aes_Pipeline_cipherkeyLoop 
Execute       rtl_gen_preprocess aes_Pipeline_cipherkeyLoop 
INFO-FLOW: Preprocessing Module: aes_Pipeline_plaintextLoop ...
Execute       set_default_model aes_Pipeline_plaintextLoop 
Execute       cdfg_preprocess -model aes_Pipeline_plaintextLoop 
Execute       rtl_gen_preprocess aes_Pipeline_plaintextLoop 
INFO-FLOW: Preprocessing Module: aes_Pipeline_aesEncryptLoop1_aesEncryptLoop2 ...
Execute       set_default_model aes_Pipeline_aesEncryptLoop1_aesEncryptLoop2 
Execute       cdfg_preprocess -model aes_Pipeline_aesEncryptLoop1_aesEncryptLoop2 
Execute       rtl_gen_preprocess aes_Pipeline_aesEncryptLoop1_aesEncryptLoop2 
INFO-FLOW: Preprocessing Module: expandKey_Pipeline_expandKeyLoop1 ...
Execute       set_default_model expandKey_Pipeline_expandKeyLoop1 
Execute       cdfg_preprocess -model expandKey_Pipeline_expandKeyLoop1 
Execute       rtl_gen_preprocess expandKey_Pipeline_expandKeyLoop1 
INFO-FLOW: Preprocessing Module: expandKey_Pipeline_expandKeyLoop2 ...
Execute       set_default_model expandKey_Pipeline_expandKeyLoop2 
Execute       cdfg_preprocess -model expandKey_Pipeline_expandKeyLoop2 
Execute       rtl_gen_preprocess expandKey_Pipeline_expandKeyLoop2 
INFO-FLOW: Preprocessing Module: expandKey ...
Execute       set_default_model expandKey 
Execute       cdfg_preprocess -model expandKey 
Execute       rtl_gen_preprocess expandKey 
INFO-FLOW: Preprocessing Module: aes_main_Pipeline_createRoundKeyLoop1_createRoundKeyLoop2 ...
Execute       set_default_model aes_main_Pipeline_createRoundKeyLoop1_createRoundKeyLoop2 
Execute       cdfg_preprocess -model aes_main_Pipeline_createRoundKeyLoop1_createRoundKeyLoop2 
Execute       rtl_gen_preprocess aes_main_Pipeline_createRoundKeyLoop1_createRoundKeyLoop2 
INFO-FLOW: Preprocessing Module: aes_main_Pipeline_addRoundKeyLoop ...
Execute       set_default_model aes_main_Pipeline_addRoundKeyLoop 
Execute       cdfg_preprocess -model aes_main_Pipeline_addRoundKeyLoop 
Execute       rtl_gen_preprocess aes_main_Pipeline_addRoundKeyLoop 
INFO-FLOW: Preprocessing Module: galois_multiplication ...
Execute       set_default_model galois_multiplication 
Execute       cdfg_preprocess -model galois_multiplication 
Execute       rtl_gen_preprocess galois_multiplication 
INFO-FLOW: Preprocessing Module: aes_round ...
Execute       set_default_model aes_round 
Execute       cdfg_preprocess -model aes_round 
Execute       rtl_gen_preprocess aes_round 
INFO-FLOW: Preprocessing Module: aes_main_Pipeline_aesMainLoop ...
Execute       set_default_model aes_main_Pipeline_aesMainLoop 
Execute       cdfg_preprocess -model aes_main_Pipeline_aesMainLoop 
Execute       rtl_gen_preprocess aes_main_Pipeline_aesMainLoop 
INFO-FLOW: Preprocessing Module: aes_main_Pipeline_createRoundKeyLoop1_createRoundKeyLoop21 ...
Execute       set_default_model aes_main_Pipeline_createRoundKeyLoop1_createRoundKeyLoop21 
Execute       cdfg_preprocess -model aes_main_Pipeline_createRoundKeyLoop1_createRoundKeyLoop21 
Execute       rtl_gen_preprocess aes_main_Pipeline_createRoundKeyLoop1_createRoundKeyLoop21 
INFO-FLOW: Preprocessing Module: aes_main_Pipeline_shiftRowLoop1 ...
Execute       set_default_model aes_main_Pipeline_shiftRowLoop1 
Execute       cdfg_preprocess -model aes_main_Pipeline_shiftRowLoop1 
Execute       rtl_gen_preprocess aes_main_Pipeline_shiftRowLoop1 
INFO-FLOW: Preprocessing Module: aes_main_Pipeline_shiftRowLoop12 ...
Execute       set_default_model aes_main_Pipeline_shiftRowLoop12 
Execute       cdfg_preprocess -model aes_main_Pipeline_shiftRowLoop12 
Execute       rtl_gen_preprocess aes_main_Pipeline_shiftRowLoop12 
INFO-FLOW: Preprocessing Module: aes_main_Pipeline_addRoundKeyLoop3 ...
Execute       set_default_model aes_main_Pipeline_addRoundKeyLoop3 
Execute       cdfg_preprocess -model aes_main_Pipeline_addRoundKeyLoop3 
Execute       rtl_gen_preprocess aes_main_Pipeline_addRoundKeyLoop3 
INFO-FLOW: Preprocessing Module: aes_main ...
Execute       set_default_model aes_main 
Execute       cdfg_preprocess -model aes_main 
Execute       rtl_gen_preprocess aes_main 
INFO-FLOW: Preprocessing Module: aes_Pipeline_aesEncryptLoop3_aesEncryptLoop4 ...
Execute       set_default_model aes_Pipeline_aesEncryptLoop3_aesEncryptLoop4 
Execute       cdfg_preprocess -model aes_Pipeline_aesEncryptLoop3_aesEncryptLoop4 
Execute       rtl_gen_preprocess aes_Pipeline_aesEncryptLoop3_aesEncryptLoop4 
INFO-FLOW: Preprocessing Module: aes_Pipeline_aesDecryptLoop1_aesDecryptLoop2 ...
Execute       set_default_model aes_Pipeline_aesDecryptLoop1_aesDecryptLoop2 
Execute       cdfg_preprocess -model aes_Pipeline_aesDecryptLoop1_aesDecryptLoop2 
Execute       rtl_gen_preprocess aes_Pipeline_aesDecryptLoop1_aesDecryptLoop2 
INFO-FLOW: Preprocessing Module: aes_invMain_Pipeline_createRoundKeyLoop1_createRoundKeyLoop2 ...
Execute       set_default_model aes_invMain_Pipeline_createRoundKeyLoop1_createRoundKeyLoop2 
Execute       cdfg_preprocess -model aes_invMain_Pipeline_createRoundKeyLoop1_createRoundKeyLoop2 
Execute       rtl_gen_preprocess aes_invMain_Pipeline_createRoundKeyLoop1_createRoundKeyLoop2 
INFO-FLOW: Preprocessing Module: aes_invMain_Pipeline_addRoundKeyLoop ...
Execute       set_default_model aes_invMain_Pipeline_addRoundKeyLoop 
Execute       cdfg_preprocess -model aes_invMain_Pipeline_addRoundKeyLoop 
Execute       rtl_gen_preprocess aes_invMain_Pipeline_addRoundKeyLoop 
INFO-FLOW: Preprocessing Module: aes_invRound ...
Execute       set_default_model aes_invRound 
Execute       cdfg_preprocess -model aes_invRound 
Execute       rtl_gen_preprocess aes_invRound 
INFO-FLOW: Preprocessing Module: aes_invMain_Pipeline_aesInvMainLoop ...
Execute       set_default_model aes_invMain_Pipeline_aesInvMainLoop 
Execute       cdfg_preprocess -model aes_invMain_Pipeline_aesInvMainLoop 
Execute       rtl_gen_preprocess aes_invMain_Pipeline_aesInvMainLoop 
INFO-FLOW: Preprocessing Module: aes_invMain_Pipeline_createRoundKeyLoop1_createRoundKeyLoop24 ...
Execute       set_default_model aes_invMain_Pipeline_createRoundKeyLoop1_createRoundKeyLoop24 
Execute       cdfg_preprocess -model aes_invMain_Pipeline_createRoundKeyLoop1_createRoundKeyLoop24 
Execute       rtl_gen_preprocess aes_invMain_Pipeline_createRoundKeyLoop1_createRoundKeyLoop24 
INFO-FLOW: Preprocessing Module: aes_invMain_Pipeline_invShiftRowLoop1 ...
Execute       set_default_model aes_invMain_Pipeline_invShiftRowLoop1 
Execute       cdfg_preprocess -model aes_invMain_Pipeline_invShiftRowLoop1 
Execute       rtl_gen_preprocess aes_invMain_Pipeline_invShiftRowLoop1 
INFO-FLOW: Preprocessing Module: aes_invMain_Pipeline_invShiftRowLoop15 ...
Execute       set_default_model aes_invMain_Pipeline_invShiftRowLoop15 
Execute       cdfg_preprocess -model aes_invMain_Pipeline_invShiftRowLoop15 
Execute       rtl_gen_preprocess aes_invMain_Pipeline_invShiftRowLoop15 
INFO-FLOW: Preprocessing Module: aes_invMain_Pipeline_addRoundKeyLoop6 ...
Execute       set_default_model aes_invMain_Pipeline_addRoundKeyLoop6 
Execute       cdfg_preprocess -model aes_invMain_Pipeline_addRoundKeyLoop6 
Execute       rtl_gen_preprocess aes_invMain_Pipeline_addRoundKeyLoop6 
INFO-FLOW: Preprocessing Module: aes_invMain ...
Execute       set_default_model aes_invMain 
Execute       cdfg_preprocess -model aes_invMain 
Execute       rtl_gen_preprocess aes_invMain 
INFO-FLOW: Preprocessing Module: aes_Pipeline_aesDecryptLoop3_aesDecryptLoop4 ...
Execute       set_default_model aes_Pipeline_aesDecryptLoop3_aesDecryptLoop4 
Execute       cdfg_preprocess -model aes_Pipeline_aesDecryptLoop3_aesDecryptLoop4 
Execute       rtl_gen_preprocess aes_Pipeline_aesDecryptLoop3_aesDecryptLoop4 
INFO-FLOW: Preprocessing Module: aes_Pipeline_ciphertextLoop ...
Execute       set_default_model aes_Pipeline_ciphertextLoop 
Execute       cdfg_preprocess -model aes_Pipeline_ciphertextLoop 
Execute       rtl_gen_preprocess aes_Pipeline_ciphertextLoop 
INFO-FLOW: Preprocessing Module: aes_Pipeline_decryptedTextLoop ...
Execute       set_default_model aes_Pipeline_decryptedTextLoop 
Execute       cdfg_preprocess -model aes_Pipeline_decryptedTextLoop 
Execute       rtl_gen_preprocess aes_Pipeline_decryptedTextLoop 
INFO-FLOW: Preprocessing Module: aes ...
Execute       set_default_model aes 
Execute       cdfg_preprocess -model aes 
Execute       rtl_gen_preprocess aes 
INFO-FLOW: Model list for synthesis: aes_Pipeline_1 aes_Pipeline_2 aes_Pipeline_3 aes_Pipeline_cipherkeyLoop aes_Pipeline_plaintextLoop aes_Pipeline_aesEncryptLoop1_aesEncryptLoop2 expandKey_Pipeline_expandKeyLoop1 expandKey_Pipeline_expandKeyLoop2 expandKey aes_main_Pipeline_createRoundKeyLoop1_createRoundKeyLoop2 aes_main_Pipeline_addRoundKeyLoop galois_multiplication aes_round aes_main_Pipeline_aesMainLoop aes_main_Pipeline_createRoundKeyLoop1_createRoundKeyLoop21 aes_main_Pipeline_shiftRowLoop1 aes_main_Pipeline_shiftRowLoop12 aes_main_Pipeline_addRoundKeyLoop3 aes_main aes_Pipeline_aesEncryptLoop3_aesEncryptLoop4 aes_Pipeline_aesDecryptLoop1_aesDecryptLoop2 aes_invMain_Pipeline_createRoundKeyLoop1_createRoundKeyLoop2 aes_invMain_Pipeline_addRoundKeyLoop aes_invRound aes_invMain_Pipeline_aesInvMainLoop aes_invMain_Pipeline_createRoundKeyLoop1_createRoundKeyLoop24 aes_invMain_Pipeline_invShiftRowLoop1 aes_invMain_Pipeline_invShiftRowLoop15 aes_invMain_Pipeline_addRoundKeyLoop6 aes_invMain aes_Pipeline_aesDecryptLoop3_aesDecryptLoop4 aes_Pipeline_ciphertextLoop aes_Pipeline_decryptedTextLoop aes
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'aes_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model aes_Pipeline_1 
Execute       schedule -model aes_Pipeline_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'key_array128'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.301 seconds; current allocated memory: 1.373 GB.
Execute       syn_report -verbosereport -o C:/Users/iqbal.ha/AES_PM/solution1/.autopilot/db/aes_Pipeline_1.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/Users/iqbal.ha/AES_PM/solution1/.autopilot/db/aes_Pipeline_1.sched.adb -f 
INFO-FLOW: Finish scheduling aes_Pipeline_1.
Execute       set_default_model aes_Pipeline_1 
Execute       bind -model aes_Pipeline_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.051 seconds; current allocated memory: 1.373 GB.
Execute       syn_report -verbosereport -o C:/Users/iqbal.ha/AES_PM/solution1/.autopilot/db/aes_Pipeline_1.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/Users/iqbal.ha/AES_PM/solution1/.autopilot/db/aes_Pipeline_1.bind.adb -f 
INFO-FLOW: Finish binding aes_Pipeline_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'aes_Pipeline_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model aes_Pipeline_2 
Execute       schedule -model aes_Pipeline_2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'key_array128'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.082 seconds; current allocated memory: 1.373 GB.
Execute       syn_report -verbosereport -o C:/Users/iqbal.ha/AES_PM/solution1/.autopilot/db/aes_Pipeline_2.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/Users/iqbal.ha/AES_PM/solution1/.autopilot/db/aes_Pipeline_2.sched.adb -f 
INFO-FLOW: Finish scheduling aes_Pipeline_2.
Execute       set_default_model aes_Pipeline_2 
Execute       bind -model aes_Pipeline_2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.373 GB.
Execute       syn_report -verbosereport -o C:/Users/iqbal.ha/AES_PM/solution1/.autopilot/db/aes_Pipeline_2.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/Users/iqbal.ha/AES_PM/solution1/.autopilot/db/aes_Pipeline_2.bind.adb -f 
INFO-FLOW: Finish binding aes_Pipeline_2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'aes_Pipeline_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model aes_Pipeline_3 
Execute       schedule -model aes_Pipeline_3 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'key_array128'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.084 seconds; current allocated memory: 1.373 GB.
Execute       syn_report -verbosereport -o C:/Users/iqbal.ha/AES_PM/solution1/.autopilot/db/aes_Pipeline_3.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/Users/iqbal.ha/AES_PM/solution1/.autopilot/db/aes_Pipeline_3.sched.adb -f 
INFO-FLOW: Finish scheduling aes_Pipeline_3.
Execute       set_default_model aes_Pipeline_3 
Execute       bind -model aes_Pipeline_3 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.051 seconds; current allocated memory: 1.373 GB.
Execute       syn_report -verbosereport -o C:/Users/iqbal.ha/AES_PM/solution1/.autopilot/db/aes_Pipeline_3.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/Users/iqbal.ha/AES_PM/solution1/.autopilot/db/aes_Pipeline_3.bind.adb -f 
INFO-FLOW: Finish binding aes_Pipeline_3.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'aes_Pipeline_cipherkeyLoop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model aes_Pipeline_cipherkeyLoop 
Execute       schedule -model aes_Pipeline_cipherkeyLoop 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'key_array128'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'cipherkeyLoop'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'cipherkeyLoop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.083 seconds; current allocated memory: 1.373 GB.
Execute       syn_report -verbosereport -o C:/Users/iqbal.ha/AES_PM/solution1/.autopilot/db/aes_Pipeline_cipherkeyLoop.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/Users/iqbal.ha/AES_PM/solution1/.autopilot/db/aes_Pipeline_cipherkeyLoop.sched.adb -f 
INFO-FLOW: Finish scheduling aes_Pipeline_cipherkeyLoop.
Execute       set_default_model aes_Pipeline_cipherkeyLoop 
Execute       bind -model aes_Pipeline_cipherkeyLoop 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.051 seconds; current allocated memory: 1.373 GB.
Execute       syn_report -verbosereport -o C:/Users/iqbal.ha/AES_PM/solution1/.autopilot/db/aes_Pipeline_cipherkeyLoop.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/Users/iqbal.ha/AES_PM/solution1/.autopilot/db/aes_Pipeline_cipherkeyLoop.bind.adb -f 
INFO-FLOW: Finish binding aes_Pipeline_cipherkeyLoop.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'aes_Pipeline_plaintextLoop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model aes_Pipeline_plaintextLoop 
Execute       schedule -model aes_Pipeline_plaintextLoop 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'plaintextLoop'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'plaintextLoop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.077 seconds; current allocated memory: 1.373 GB.
Execute       syn_report -verbosereport -o C:/Users/iqbal.ha/AES_PM/solution1/.autopilot/db/aes_Pipeline_plaintextLoop.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/Users/iqbal.ha/AES_PM/solution1/.autopilot/db/aes_Pipeline_plaintextLoop.sched.adb -f 
INFO-FLOW: Finish scheduling aes_Pipeline_plaintextLoop.
Execute       set_default_model aes_Pipeline_plaintextLoop 
Execute       bind -model aes_Pipeline_plaintextLoop 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.057 seconds; current allocated memory: 1.373 GB.
Execute       syn_report -verbosereport -o C:/Users/iqbal.ha/AES_PM/solution1/.autopilot/db/aes_Pipeline_plaintextLoop.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/Users/iqbal.ha/AES_PM/solution1/.autopilot/db/aes_Pipeline_plaintextLoop.bind.adb -f 
INFO-FLOW: Finish binding aes_Pipeline_plaintextLoop.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'aes_Pipeline_aesEncryptLoop1_aesEncryptLoop2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model aes_Pipeline_aesEncryptLoop1_aesEncryptLoop2 
Execute       schedule -model aes_Pipeline_aesEncryptLoop1_aesEncryptLoop2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'aesEncryptLoop1_aesEncryptLoop2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'aesEncryptLoop1_aesEncryptLoop2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.091 seconds; current allocated memory: 1.373 GB.
Execute       syn_report -verbosereport -o C:/Users/iqbal.ha/AES_PM/solution1/.autopilot/db/aes_Pipeline_aesEncryptLoop1_aesEncryptLoop2.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/Users/iqbal.ha/AES_PM/solution1/.autopilot/db/aes_Pipeline_aesEncryptLoop1_aesEncryptLoop2.sched.adb -f 
INFO-FLOW: Finish scheduling aes_Pipeline_aesEncryptLoop1_aesEncryptLoop2.
Execute       set_default_model aes_Pipeline_aesEncryptLoop1_aesEncryptLoop2 
Execute       bind -model aes_Pipeline_aesEncryptLoop1_aesEncryptLoop2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.064 seconds; current allocated memory: 1.373 GB.
Execute       syn_report -verbosereport -o C:/Users/iqbal.ha/AES_PM/solution1/.autopilot/db/aes_Pipeline_aesEncryptLoop1_aesEncryptLoop2.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/Users/iqbal.ha/AES_PM/solution1/.autopilot/db/aes_Pipeline_aesEncryptLoop1_aesEncryptLoop2.bind.adb -f 
INFO-FLOW: Finish binding aes_Pipeline_aesEncryptLoop1_aesEncryptLoop2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'expandKey_Pipeline_expandKeyLoop1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model expandKey_Pipeline_expandKeyLoop1 
Execute       schedule -model expandKey_Pipeline_expandKeyLoop1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'key_array128'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'expandKeyLoop1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'expandKeyLoop1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.118 seconds; current allocated memory: 1.373 GB.
Execute       syn_report -verbosereport -o C:/Users/iqbal.ha/AES_PM/solution1/.autopilot/db/expandKey_Pipeline_expandKeyLoop1.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/Users/iqbal.ha/AES_PM/solution1/.autopilot/db/expandKey_Pipeline_expandKeyLoop1.sched.adb -f 
INFO-FLOW: Finish scheduling expandKey_Pipeline_expandKeyLoop1.
Execute       set_default_model expandKey_Pipeline_expandKeyLoop1 
Execute       bind -model expandKey_Pipeline_expandKeyLoop1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.373 GB.
Execute       syn_report -verbosereport -o C:/Users/iqbal.ha/AES_PM/solution1/.autopilot/db/expandKey_Pipeline_expandKeyLoop1.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/Users/iqbal.ha/AES_PM/solution1/.autopilot/db/expandKey_Pipeline_expandKeyLoop1.bind.adb -f 
INFO-FLOW: Finish binding expandKey_Pipeline_expandKeyLoop1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'expandKey_Pipeline_expandKeyLoop2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model expandKey_Pipeline_expandKeyLoop2 
Execute       schedule -model expandKey_Pipeline_expandKeyLoop2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'expandKeyLoop2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 12, Final II = 12, Depth = 45, loop 'expandKeyLoop2'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.149 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.211 seconds; current allocated memory: 1.373 GB.
Execute       syn_report -verbosereport -o C:/Users/iqbal.ha/AES_PM/solution1/.autopilot/db/expandKey_Pipeline_expandKeyLoop2.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.118 sec.
Execute       db_write -o C:/Users/iqbal.ha/AES_PM/solution1/.autopilot/db/expandKey_Pipeline_expandKeyLoop2.sched.adb -f 
INFO-FLOW: Finish scheduling expandKey_Pipeline_expandKeyLoop2.
Execute       set_default_model expandKey_Pipeline_expandKeyLoop2 
Execute       bind -model expandKey_Pipeline_expandKeyLoop2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.11 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.249 seconds; current allocated memory: 1.373 GB.
Execute       syn_report -verbosereport -o C:/Users/iqbal.ha/AES_PM/solution1/.autopilot/db/expandKey_Pipeline_expandKeyLoop2.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.117 sec.
Execute       db_write -o C:/Users/iqbal.ha/AES_PM/solution1/.autopilot/db/expandKey_Pipeline_expandKeyLoop2.bind.adb -f 
INFO-FLOW: Finish binding expandKey_Pipeline_expandKeyLoop2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'expandKey' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model expandKey 
Execute       schedule -model expandKey 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.191 seconds; current allocated memory: 1.373 GB.
Execute       syn_report -verbosereport -o C:/Users/iqbal.ha/AES_PM/solution1/.autopilot/db/expandKey.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/Users/iqbal.ha/AES_PM/solution1/.autopilot/db/expandKey.sched.adb -f 
INFO-FLOW: Finish scheduling expandKey.
Execute       set_default_model expandKey 
Execute       bind -model expandKey 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.085 seconds; current allocated memory: 1.373 GB.
Execute       syn_report -verbosereport -o C:/Users/iqbal.ha/AES_PM/solution1/.autopilot/db/expandKey.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/Users/iqbal.ha/AES_PM/solution1/.autopilot/db/expandKey.bind.adb -f 
INFO-FLOW: Finish binding expandKey.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'aes_main_Pipeline_createRoundKeyLoop1_createRoundKeyLoop2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model aes_main_Pipeline_createRoundKeyLoop1_createRoundKeyLoop2 
Execute       schedule -model aes_main_Pipeline_createRoundKeyLoop1_createRoundKeyLoop2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'createRoundKeyLoop1_createRoundKeyLoop2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'createRoundKeyLoop1_createRoundKeyLoop2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.172 seconds; current allocated memory: 1.373 GB.
Execute       syn_report -verbosereport -o C:/Users/iqbal.ha/AES_PM/solution1/.autopilot/db/aes_main_Pipeline_createRoundKeyLoop1_createRoundKeyLoop2.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/Users/iqbal.ha/AES_PM/solution1/.autopilot/db/aes_main_Pipeline_createRoundKeyLoop1_createRoundKeyLoop2.sched.adb -f 
INFO-FLOW: Finish scheduling aes_main_Pipeline_createRoundKeyLoop1_createRoundKeyLoop2.
Execute       set_default_model aes_main_Pipeline_createRoundKeyLoop1_createRoundKeyLoop2 
Execute       bind -model aes_main_Pipeline_createRoundKeyLoop1_createRoundKeyLoop2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.066 seconds; current allocated memory: 1.373 GB.
Execute       syn_report -verbosereport -o C:/Users/iqbal.ha/AES_PM/solution1/.autopilot/db/aes_main_Pipeline_createRoundKeyLoop1_createRoundKeyLoop2.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/Users/iqbal.ha/AES_PM/solution1/.autopilot/db/aes_main_Pipeline_createRoundKeyLoop1_createRoundKeyLoop2.bind.adb -f 
INFO-FLOW: Finish binding aes_main_Pipeline_createRoundKeyLoop1_createRoundKeyLoop2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'aes_main_Pipeline_addRoundKeyLoop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model aes_main_Pipeline_addRoundKeyLoop 
Execute       schedule -model aes_main_Pipeline_addRoundKeyLoop 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'addRoundKeyLoop'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'addRoundKeyLoop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.106 seconds; current allocated memory: 1.373 GB.
Execute       syn_report -verbosereport -o C:/Users/iqbal.ha/AES_PM/solution1/.autopilot/db/aes_main_Pipeline_addRoundKeyLoop.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/Users/iqbal.ha/AES_PM/solution1/.autopilot/db/aes_main_Pipeline_addRoundKeyLoop.sched.adb -f 
INFO-FLOW: Finish scheduling aes_main_Pipeline_addRoundKeyLoop.
Execute       set_default_model aes_main_Pipeline_addRoundKeyLoop 
Execute       bind -model aes_main_Pipeline_addRoundKeyLoop 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.057 seconds; current allocated memory: 1.373 GB.
Execute       syn_report -verbosereport -o C:/Users/iqbal.ha/AES_PM/solution1/.autopilot/db/aes_main_Pipeline_addRoundKeyLoop.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/Users/iqbal.ha/AES_PM/solution1/.autopilot/db/aes_main_Pipeline_addRoundKeyLoop.bind.adb -f 
INFO-FLOW: Finish binding aes_main_Pipeline_addRoundKeyLoop.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'galois_multiplication' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model galois_multiplication 
Execute       schedule -model galois_multiplication 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'galois_multiplication'.
INFO: [HLS 200-1470] Pipelining result : Target II = 0, Final II = 1, Depth = 1, function 'galois_multiplication'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.088 seconds; current allocated memory: 1.373 GB.
Execute       syn_report -verbosereport -o C:/Users/iqbal.ha/AES_PM/solution1/.autopilot/db/galois_multiplication.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/Users/iqbal.ha/AES_PM/solution1/.autopilot/db/galois_multiplication.sched.adb -f 
INFO-FLOW: Finish scheduling galois_multiplication.
Execute       set_default_model galois_multiplication 
Execute       bind -model galois_multiplication 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.061 seconds; current allocated memory: 1.373 GB.
Execute       syn_report -verbosereport -o C:/Users/iqbal.ha/AES_PM/solution1/.autopilot/db/galois_multiplication.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/Users/iqbal.ha/AES_PM/solution1/.autopilot/db/galois_multiplication.bind.adb -f 
INFO-FLOW: Finish binding galois_multiplication.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'aes_round' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model aes_round 
Execute       schedule -model aes_round 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'aes_round'.
INFO: [HLS 200-1470] Pipelining result : Target II = 38, Final II = 28, Depth = 28, function 'aes_round'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.164 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.225 seconds; current allocated memory: 1.373 GB.
Execute       syn_report -verbosereport -o C:/Users/iqbal.ha/AES_PM/solution1/.autopilot/db/aes_round.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/Users/iqbal.ha/AES_PM/solution1/.autopilot/db/aes_round.sched.adb -f 
INFO-FLOW: Finish scheduling aes_round.
Execute       set_default_model aes_round 
Execute       bind -model aes_round 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.126 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.243 seconds; current allocated memory: 1.373 GB.
Execute       syn_report -verbosereport -o C:/Users/iqbal.ha/AES_PM/solution1/.autopilot/db/aes_round.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.199 sec.
Execute       db_write -o C:/Users/iqbal.ha/AES_PM/solution1/.autopilot/db/aes_round.bind.adb -f 
INFO-FLOW: Finish binding aes_round.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'aes_main_Pipeline_aesMainLoop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model aes_main_Pipeline_aesMainLoop 
Execute       schedule -model aes_main_Pipeline_aesMainLoop 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'aesMainLoop'.
INFO: [HLS 200-1470] Pipelining result : Target II = 38, Final II = 37, Depth = 37, loop 'aesMainLoop'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.103 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.364 seconds; current allocated memory: 1.373 GB.
Execute       syn_report -verbosereport -o C:/Users/iqbal.ha/AES_PM/solution1/.autopilot/db/aes_main_Pipeline_aesMainLoop.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/Users/iqbal.ha/AES_PM/solution1/.autopilot/db/aes_main_Pipeline_aesMainLoop.sched.adb -f 
INFO-FLOW: Finish scheduling aes_main_Pipeline_aesMainLoop.
Execute       set_default_model aes_main_Pipeline_aesMainLoop 
Execute       bind -model aes_main_Pipeline_aesMainLoop 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.132 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.223 seconds; current allocated memory: 1.373 GB.
Execute       syn_report -verbosereport -o C:/Users/iqbal.ha/AES_PM/solution1/.autopilot/db/aes_main_Pipeline_aesMainLoop.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.184 sec.
Execute       db_write -o C:/Users/iqbal.ha/AES_PM/solution1/.autopilot/db/aes_main_Pipeline_aesMainLoop.bind.adb -f 
INFO-FLOW: Finish binding aes_main_Pipeline_aesMainLoop.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'aes_main_Pipeline_createRoundKeyLoop1_createRoundKeyLoop21' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model aes_main_Pipeline_createRoundKeyLoop1_createRoundKeyLoop21 
Execute       schedule -model aes_main_Pipeline_createRoundKeyLoop1_createRoundKeyLoop21 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'createRoundKeyLoop1_createRoundKeyLoop2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'createRoundKeyLoop1_createRoundKeyLoop2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.279 seconds; current allocated memory: 1.373 GB.
Execute       syn_report -verbosereport -o C:/Users/iqbal.ha/AES_PM/solution1/.autopilot/db/aes_main_Pipeline_createRoundKeyLoop1_createRoundKeyLoop21.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/Users/iqbal.ha/AES_PM/solution1/.autopilot/db/aes_main_Pipeline_createRoundKeyLoop1_createRoundKeyLoop21.sched.adb -f 
INFO-FLOW: Finish scheduling aes_main_Pipeline_createRoundKeyLoop1_createRoundKeyLoop21.
Execute       set_default_model aes_main_Pipeline_createRoundKeyLoop1_createRoundKeyLoop21 
Execute       bind -model aes_main_Pipeline_createRoundKeyLoop1_createRoundKeyLoop21 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.069 seconds; current allocated memory: 1.373 GB.
Execute       syn_report -verbosereport -o C:/Users/iqbal.ha/AES_PM/solution1/.autopilot/db/aes_main_Pipeline_createRoundKeyLoop1_createRoundKeyLoop21.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/Users/iqbal.ha/AES_PM/solution1/.autopilot/db/aes_main_Pipeline_createRoundKeyLoop1_createRoundKeyLoop21.bind.adb -f 
INFO-FLOW: Finish binding aes_main_Pipeline_createRoundKeyLoop1_createRoundKeyLoop21.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'aes_main_Pipeline_shiftRowLoop1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model aes_main_Pipeline_shiftRowLoop1 
Execute       schedule -model aes_main_Pipeline_shiftRowLoop1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'shiftRowLoop1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 6, Final II = 1, Depth = 2, loop 'shiftRowLoop1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.122 seconds; current allocated memory: 1.373 GB.
Execute       syn_report -verbosereport -o C:/Users/iqbal.ha/AES_PM/solution1/.autopilot/db/aes_main_Pipeline_shiftRowLoop1.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/Users/iqbal.ha/AES_PM/solution1/.autopilot/db/aes_main_Pipeline_shiftRowLoop1.sched.adb -f 
INFO-FLOW: Finish scheduling aes_main_Pipeline_shiftRowLoop1.
Execute       set_default_model aes_main_Pipeline_shiftRowLoop1 
Execute       bind -model aes_main_Pipeline_shiftRowLoop1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.071 seconds; current allocated memory: 1.373 GB.
Execute       syn_report -verbosereport -o C:/Users/iqbal.ha/AES_PM/solution1/.autopilot/db/aes_main_Pipeline_shiftRowLoop1.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/Users/iqbal.ha/AES_PM/solution1/.autopilot/db/aes_main_Pipeline_shiftRowLoop1.bind.adb -f 
INFO-FLOW: Finish binding aes_main_Pipeline_shiftRowLoop1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'aes_main_Pipeline_shiftRowLoop12' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model aes_main_Pipeline_shiftRowLoop12 
Execute       schedule -model aes_main_Pipeline_shiftRowLoop12 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'shiftRowLoop1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 6, Final II = 1, Depth = 2, loop 'shiftRowLoop1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.097 seconds; current allocated memory: 1.373 GB.
Execute       syn_report -verbosereport -o C:/Users/iqbal.ha/AES_PM/solution1/.autopilot/db/aes_main_Pipeline_shiftRowLoop12.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/Users/iqbal.ha/AES_PM/solution1/.autopilot/db/aes_main_Pipeline_shiftRowLoop12.sched.adb -f 
INFO-FLOW: Finish scheduling aes_main_Pipeline_shiftRowLoop12.
Execute       set_default_model aes_main_Pipeline_shiftRowLoop12 
Execute       bind -model aes_main_Pipeline_shiftRowLoop12 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.064 seconds; current allocated memory: 1.373 GB.
Execute       syn_report -verbosereport -o C:/Users/iqbal.ha/AES_PM/solution1/.autopilot/db/aes_main_Pipeline_shiftRowLoop12.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/Users/iqbal.ha/AES_PM/solution1/.autopilot/db/aes_main_Pipeline_shiftRowLoop12.bind.adb -f 
INFO-FLOW: Finish binding aes_main_Pipeline_shiftRowLoop12.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'aes_main_Pipeline_addRoundKeyLoop3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model aes_main_Pipeline_addRoundKeyLoop3 
Execute       schedule -model aes_main_Pipeline_addRoundKeyLoop3 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'addRoundKeyLoop'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'addRoundKeyLoop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.095 seconds; current allocated memory: 1.373 GB.
Execute       syn_report -verbosereport -o C:/Users/iqbal.ha/AES_PM/solution1/.autopilot/db/aes_main_Pipeline_addRoundKeyLoop3.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/Users/iqbal.ha/AES_PM/solution1/.autopilot/db/aes_main_Pipeline_addRoundKeyLoop3.sched.adb -f 
INFO-FLOW: Finish scheduling aes_main_Pipeline_addRoundKeyLoop3.
Execute       set_default_model aes_main_Pipeline_addRoundKeyLoop3 
Execute       bind -model aes_main_Pipeline_addRoundKeyLoop3 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.063 seconds; current allocated memory: 1.373 GB.
Execute       syn_report -verbosereport -o C:/Users/iqbal.ha/AES_PM/solution1/.autopilot/db/aes_main_Pipeline_addRoundKeyLoop3.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/Users/iqbal.ha/AES_PM/solution1/.autopilot/db/aes_main_Pipeline_addRoundKeyLoop3.bind.adb -f 
INFO-FLOW: Finish binding aes_main_Pipeline_addRoundKeyLoop3.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'aes_main' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model aes_main 
Execute       schedule -model aes_main 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.128 seconds; current allocated memory: 1.373 GB.
Execute       syn_report -verbosereport -o C:/Users/iqbal.ha/AES_PM/solution1/.autopilot/db/aes_main.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/Users/iqbal.ha/AES_PM/solution1/.autopilot/db/aes_main.sched.adb -f 
INFO-FLOW: Finish scheduling aes_main.
Execute       set_default_model aes_main 
Execute       bind -model aes_main 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.144 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.217 seconds; current allocated memory: 1.373 GB.
Execute       syn_report -verbosereport -o C:/Users/iqbal.ha/AES_PM/solution1/.autopilot/db/aes_main.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.244 sec.
Execute       db_write -o C:/Users/iqbal.ha/AES_PM/solution1/.autopilot/db/aes_main.bind.adb -f 
INFO-FLOW: Finish binding aes_main.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'aes_Pipeline_aesEncryptLoop3_aesEncryptLoop4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model aes_Pipeline_aesEncryptLoop3_aesEncryptLoop4 
Execute       schedule -model aes_Pipeline_aesEncryptLoop3_aesEncryptLoop4 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'aesEncryptLoop3_aesEncryptLoop4'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'aesEncryptLoop3_aesEncryptLoop4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.346 seconds; current allocated memory: 1.373 GB.
Execute       syn_report -verbosereport -o C:/Users/iqbal.ha/AES_PM/solution1/.autopilot/db/aes_Pipeline_aesEncryptLoop3_aesEncryptLoop4.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/Users/iqbal.ha/AES_PM/solution1/.autopilot/db/aes_Pipeline_aesEncryptLoop3_aesEncryptLoop4.sched.adb -f 
INFO-FLOW: Finish scheduling aes_Pipeline_aesEncryptLoop3_aesEncryptLoop4.
Execute       set_default_model aes_Pipeline_aesEncryptLoop3_aesEncryptLoop4 
Execute       bind -model aes_Pipeline_aesEncryptLoop3_aesEncryptLoop4 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.075 seconds; current allocated memory: 1.373 GB.
Execute       syn_report -verbosereport -o C:/Users/iqbal.ha/AES_PM/solution1/.autopilot/db/aes_Pipeline_aesEncryptLoop3_aesEncryptLoop4.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/Users/iqbal.ha/AES_PM/solution1/.autopilot/db/aes_Pipeline_aesEncryptLoop3_aesEncryptLoop4.bind.adb -f 
INFO-FLOW: Finish binding aes_Pipeline_aesEncryptLoop3_aesEncryptLoop4.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'aes_Pipeline_aesDecryptLoop1_aesDecryptLoop2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model aes_Pipeline_aesDecryptLoop1_aesDecryptLoop2 
Execute       schedule -model aes_Pipeline_aesDecryptLoop1_aesDecryptLoop2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'aesDecryptLoop1_aesDecryptLoop2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'aesDecryptLoop1_aesDecryptLoop2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.373 GB.
Execute       syn_report -verbosereport -o C:/Users/iqbal.ha/AES_PM/solution1/.autopilot/db/aes_Pipeline_aesDecryptLoop1_aesDecryptLoop2.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/Users/iqbal.ha/AES_PM/solution1/.autopilot/db/aes_Pipeline_aesDecryptLoop1_aesDecryptLoop2.sched.adb -f 
INFO-FLOW: Finish scheduling aes_Pipeline_aesDecryptLoop1_aesDecryptLoop2.
Execute       set_default_model aes_Pipeline_aesDecryptLoop1_aesDecryptLoop2 
Execute       bind -model aes_Pipeline_aesDecryptLoop1_aesDecryptLoop2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.072 seconds; current allocated memory: 1.373 GB.
Execute       syn_report -verbosereport -o C:/Users/iqbal.ha/AES_PM/solution1/.autopilot/db/aes_Pipeline_aesDecryptLoop1_aesDecryptLoop2.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/Users/iqbal.ha/AES_PM/solution1/.autopilot/db/aes_Pipeline_aesDecryptLoop1_aesDecryptLoop2.bind.adb -f 
INFO-FLOW: Finish binding aes_Pipeline_aesDecryptLoop1_aesDecryptLoop2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'aes_invMain_Pipeline_createRoundKeyLoop1_createRoundKeyLoop2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model aes_invMain_Pipeline_createRoundKeyLoop1_createRoundKeyLoop2 
Execute       schedule -model aes_invMain_Pipeline_createRoundKeyLoop1_createRoundKeyLoop2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'createRoundKeyLoop1_createRoundKeyLoop2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'createRoundKeyLoop1_createRoundKeyLoop2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.373 GB.
Execute       syn_report -verbosereport -o C:/Users/iqbal.ha/AES_PM/solution1/.autopilot/db/aes_invMain_Pipeline_createRoundKeyLoop1_createRoundKeyLoop2.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/Users/iqbal.ha/AES_PM/solution1/.autopilot/db/aes_invMain_Pipeline_createRoundKeyLoop1_createRoundKeyLoop2.sched.adb -f 
INFO-FLOW: Finish scheduling aes_invMain_Pipeline_createRoundKeyLoop1_createRoundKeyLoop2.
Execute       set_default_model aes_invMain_Pipeline_createRoundKeyLoop1_createRoundKeyLoop2 
Execute       bind -model aes_invMain_Pipeline_createRoundKeyLoop1_createRoundKeyLoop2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.077 seconds; current allocated memory: 1.373 GB.
Execute       syn_report -verbosereport -o C:/Users/iqbal.ha/AES_PM/solution1/.autopilot/db/aes_invMain_Pipeline_createRoundKeyLoop1_createRoundKeyLoop2.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/Users/iqbal.ha/AES_PM/solution1/.autopilot/db/aes_invMain_Pipeline_createRoundKeyLoop1_createRoundKeyLoop2.bind.adb -f 
INFO-FLOW: Finish binding aes_invMain_Pipeline_createRoundKeyLoop1_createRoundKeyLoop2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'aes_invMain_Pipeline_addRoundKeyLoop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model aes_invMain_Pipeline_addRoundKeyLoop 
Execute       schedule -model aes_invMain_Pipeline_addRoundKeyLoop 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'addRoundKeyLoop'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'addRoundKeyLoop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.115 seconds; current allocated memory: 1.373 GB.
Execute       syn_report -verbosereport -o C:/Users/iqbal.ha/AES_PM/solution1/.autopilot/db/aes_invMain_Pipeline_addRoundKeyLoop.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/Users/iqbal.ha/AES_PM/solution1/.autopilot/db/aes_invMain_Pipeline_addRoundKeyLoop.sched.adb -f 
INFO-FLOW: Finish scheduling aes_invMain_Pipeline_addRoundKeyLoop.
Execute       set_default_model aes_invMain_Pipeline_addRoundKeyLoop 
Execute       bind -model aes_invMain_Pipeline_addRoundKeyLoop 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.067 seconds; current allocated memory: 1.373 GB.
Execute       syn_report -verbosereport -o C:/Users/iqbal.ha/AES_PM/solution1/.autopilot/db/aes_invMain_Pipeline_addRoundKeyLoop.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/Users/iqbal.ha/AES_PM/solution1/.autopilot/db/aes_invMain_Pipeline_addRoundKeyLoop.bind.adb -f 
INFO-FLOW: Finish binding aes_invMain_Pipeline_addRoundKeyLoop.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'aes_invRound' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model aes_invRound 
Execute       schedule -model aes_invRound 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'aes_invRound'.
INFO: [HLS 200-1470] Pipelining result : Target II = 46, Final II = 37, Depth = 37, function 'aes_invRound'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.192 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.242 seconds; current allocated memory: 1.373 GB.
Execute       syn_report -verbosereport -o C:/Users/iqbal.ha/AES_PM/solution1/.autopilot/db/aes_invRound.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.105 sec.
Execute       db_write -o C:/Users/iqbal.ha/AES_PM/solution1/.autopilot/db/aes_invRound.sched.adb -f 
INFO-FLOW: Finish scheduling aes_invRound.
Execute       set_default_model aes_invRound 
Execute       bind -model aes_invRound 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.144 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.279 seconds; current allocated memory: 1.373 GB.
Execute       syn_report -verbosereport -o C:/Users/iqbal.ha/AES_PM/solution1/.autopilot/db/aes_invRound.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.197 sec.
Execute       db_write -o C:/Users/iqbal.ha/AES_PM/solution1/.autopilot/db/aes_invRound.bind.adb -f 
INFO-FLOW: Finish binding aes_invRound.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'aes_invMain_Pipeline_aesInvMainLoop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model aes_invMain_Pipeline_aesInvMainLoop 
Execute       schedule -model aes_invMain_Pipeline_aesInvMainLoop 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'aesInvMainLoop'.
INFO: [HLS 200-1470] Pipelining result : Target II = 46, Final II = 46, Depth = 46, loop 'aesInvMainLoop'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.115 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.377 seconds; current allocated memory: 1.373 GB.
Execute       syn_report -verbosereport -o C:/Users/iqbal.ha/AES_PM/solution1/.autopilot/db/aes_invMain_Pipeline_aesInvMainLoop.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/Users/iqbal.ha/AES_PM/solution1/.autopilot/db/aes_invMain_Pipeline_aesInvMainLoop.sched.adb -f 
INFO-FLOW: Finish scheduling aes_invMain_Pipeline_aesInvMainLoop.
Execute       set_default_model aes_invMain_Pipeline_aesInvMainLoop 
Execute       bind -model aes_invMain_Pipeline_aesInvMainLoop 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.148 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.255 seconds; current allocated memory: 1.373 GB.
Execute       syn_report -verbosereport -o C:/Users/iqbal.ha/AES_PM/solution1/.autopilot/db/aes_invMain_Pipeline_aesInvMainLoop.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.178 sec.
Execute       db_write -o C:/Users/iqbal.ha/AES_PM/solution1/.autopilot/db/aes_invMain_Pipeline_aesInvMainLoop.bind.adb -f 
INFO-FLOW: Finish binding aes_invMain_Pipeline_aesInvMainLoop.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'aes_invMain_Pipeline_createRoundKeyLoop1_createRoundKeyLoop24' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model aes_invMain_Pipeline_createRoundKeyLoop1_createRoundKeyLoop24 
Execute       schedule -model aes_invMain_Pipeline_createRoundKeyLoop1_createRoundKeyLoop24 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'createRoundKeyLoop1_createRoundKeyLoop2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'createRoundKeyLoop1_createRoundKeyLoop2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.283 seconds; current allocated memory: 1.373 GB.
Execute       syn_report -verbosereport -o C:/Users/iqbal.ha/AES_PM/solution1/.autopilot/db/aes_invMain_Pipeline_createRoundKeyLoop1_createRoundKeyLoop24.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/Users/iqbal.ha/AES_PM/solution1/.autopilot/db/aes_invMain_Pipeline_createRoundKeyLoop1_createRoundKeyLoop24.sched.adb -f 
INFO-FLOW: Finish scheduling aes_invMain_Pipeline_createRoundKeyLoop1_createRoundKeyLoop24.
Execute       set_default_model aes_invMain_Pipeline_createRoundKeyLoop1_createRoundKeyLoop24 
Execute       bind -model aes_invMain_Pipeline_createRoundKeyLoop1_createRoundKeyLoop24 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.076 seconds; current allocated memory: 1.373 GB.
Execute       syn_report -verbosereport -o C:/Users/iqbal.ha/AES_PM/solution1/.autopilot/db/aes_invMain_Pipeline_createRoundKeyLoop1_createRoundKeyLoop24.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/Users/iqbal.ha/AES_PM/solution1/.autopilot/db/aes_invMain_Pipeline_createRoundKeyLoop1_createRoundKeyLoop24.bind.adb -f 
INFO-FLOW: Finish binding aes_invMain_Pipeline_createRoundKeyLoop1_createRoundKeyLoop24.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'aes_invMain_Pipeline_invShiftRowLoop1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model aes_invMain_Pipeline_invShiftRowLoop1 
Execute       schedule -model aes_invMain_Pipeline_invShiftRowLoop1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'invShiftRowLoop1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 5, Final II = 1, Depth = 2, loop 'invShiftRowLoop1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.119 seconds; current allocated memory: 1.373 GB.
Execute       syn_report -verbosereport -o C:/Users/iqbal.ha/AES_PM/solution1/.autopilot/db/aes_invMain_Pipeline_invShiftRowLoop1.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/Users/iqbal.ha/AES_PM/solution1/.autopilot/db/aes_invMain_Pipeline_invShiftRowLoop1.sched.adb -f 
INFO-FLOW: Finish scheduling aes_invMain_Pipeline_invShiftRowLoop1.
Execute       set_default_model aes_invMain_Pipeline_invShiftRowLoop1 
Execute       bind -model aes_invMain_Pipeline_invShiftRowLoop1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.068 seconds; current allocated memory: 1.373 GB.
Execute       syn_report -verbosereport -o C:/Users/iqbal.ha/AES_PM/solution1/.autopilot/db/aes_invMain_Pipeline_invShiftRowLoop1.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/Users/iqbal.ha/AES_PM/solution1/.autopilot/db/aes_invMain_Pipeline_invShiftRowLoop1.bind.adb -f 
INFO-FLOW: Finish binding aes_invMain_Pipeline_invShiftRowLoop1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'aes_invMain_Pipeline_invShiftRowLoop15' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model aes_invMain_Pipeline_invShiftRowLoop15 
Execute       schedule -model aes_invMain_Pipeline_invShiftRowLoop15 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'invShiftRowLoop1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 5, Final II = 1, Depth = 2, loop 'invShiftRowLoop1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.102 seconds; current allocated memory: 1.373 GB.
Execute       syn_report -verbosereport -o C:/Users/iqbal.ha/AES_PM/solution1/.autopilot/db/aes_invMain_Pipeline_invShiftRowLoop15.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/Users/iqbal.ha/AES_PM/solution1/.autopilot/db/aes_invMain_Pipeline_invShiftRowLoop15.sched.adb -f 
INFO-FLOW: Finish scheduling aes_invMain_Pipeline_invShiftRowLoop15.
Execute       set_default_model aes_invMain_Pipeline_invShiftRowLoop15 
Execute       bind -model aes_invMain_Pipeline_invShiftRowLoop15 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.071 seconds; current allocated memory: 1.373 GB.
Execute       syn_report -verbosereport -o C:/Users/iqbal.ha/AES_PM/solution1/.autopilot/db/aes_invMain_Pipeline_invShiftRowLoop15.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/Users/iqbal.ha/AES_PM/solution1/.autopilot/db/aes_invMain_Pipeline_invShiftRowLoop15.bind.adb -f 
INFO-FLOW: Finish binding aes_invMain_Pipeline_invShiftRowLoop15.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'aes_invMain_Pipeline_addRoundKeyLoop6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model aes_invMain_Pipeline_addRoundKeyLoop6 
Execute       schedule -model aes_invMain_Pipeline_addRoundKeyLoop6 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'addRoundKeyLoop'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'addRoundKeyLoop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.106 seconds; current allocated memory: 1.373 GB.
Execute       syn_report -verbosereport -o C:/Users/iqbal.ha/AES_PM/solution1/.autopilot/db/aes_invMain_Pipeline_addRoundKeyLoop6.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/Users/iqbal.ha/AES_PM/solution1/.autopilot/db/aes_invMain_Pipeline_addRoundKeyLoop6.sched.adb -f 
INFO-FLOW: Finish scheduling aes_invMain_Pipeline_addRoundKeyLoop6.
Execute       set_default_model aes_invMain_Pipeline_addRoundKeyLoop6 
Execute       bind -model aes_invMain_Pipeline_addRoundKeyLoop6 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.072 seconds; current allocated memory: 1.373 GB.
Execute       syn_report -verbosereport -o C:/Users/iqbal.ha/AES_PM/solution1/.autopilot/db/aes_invMain_Pipeline_addRoundKeyLoop6.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/Users/iqbal.ha/AES_PM/solution1/.autopilot/db/aes_invMain_Pipeline_addRoundKeyLoop6.bind.adb -f 
INFO-FLOW: Finish binding aes_invMain_Pipeline_addRoundKeyLoop6.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'aes_invMain' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model aes_invMain 
Execute       schedule -model aes_invMain 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.141 seconds; current allocated memory: 1.373 GB.
Execute       syn_report -verbosereport -o C:/Users/iqbal.ha/AES_PM/solution1/.autopilot/db/aes_invMain.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/Users/iqbal.ha/AES_PM/solution1/.autopilot/db/aes_invMain.sched.adb -f 
INFO-FLOW: Finish scheduling aes_invMain.
Execute       set_default_model aes_invMain 
Execute       bind -model aes_invMain 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.152 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.23 seconds; current allocated memory: 1.373 GB.
Execute       syn_report -verbosereport -o C:/Users/iqbal.ha/AES_PM/solution1/.autopilot/db/aes_invMain.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.235 sec.
Execute       db_write -o C:/Users/iqbal.ha/AES_PM/solution1/.autopilot/db/aes_invMain.bind.adb -f 
INFO-FLOW: Finish binding aes_invMain.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'aes_Pipeline_aesDecryptLoop3_aesDecryptLoop4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model aes_Pipeline_aesDecryptLoop3_aesDecryptLoop4 
Execute       schedule -model aes_Pipeline_aesDecryptLoop3_aesDecryptLoop4 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'aesDecryptLoop3_aesDecryptLoop4'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'aesDecryptLoop3_aesDecryptLoop4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.346 seconds; current allocated memory: 1.373 GB.
Execute       syn_report -verbosereport -o C:/Users/iqbal.ha/AES_PM/solution1/.autopilot/db/aes_Pipeline_aesDecryptLoop3_aesDecryptLoop4.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/Users/iqbal.ha/AES_PM/solution1/.autopilot/db/aes_Pipeline_aesDecryptLoop3_aesDecryptLoop4.sched.adb -f 
INFO-FLOW: Finish scheduling aes_Pipeline_aesDecryptLoop3_aesDecryptLoop4.
Execute       set_default_model aes_Pipeline_aesDecryptLoop3_aesDecryptLoop4 
Execute       bind -model aes_Pipeline_aesDecryptLoop3_aesDecryptLoop4 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.078 seconds; current allocated memory: 1.373 GB.
Execute       syn_report -verbosereport -o C:/Users/iqbal.ha/AES_PM/solution1/.autopilot/db/aes_Pipeline_aesDecryptLoop3_aesDecryptLoop4.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/Users/iqbal.ha/AES_PM/solution1/.autopilot/db/aes_Pipeline_aesDecryptLoop3_aesDecryptLoop4.bind.adb -f 
INFO-FLOW: Finish binding aes_Pipeline_aesDecryptLoop3_aesDecryptLoop4.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'aes_Pipeline_ciphertextLoop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model aes_Pipeline_ciphertextLoop 
Execute       schedule -model aes_Pipeline_ciphertextLoop 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ciphertextLoop'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ciphertextLoop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.125 seconds; current allocated memory: 1.373 GB.
Execute       syn_report -verbosereport -o C:/Users/iqbal.ha/AES_PM/solution1/.autopilot/db/aes_Pipeline_ciphertextLoop.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/Users/iqbal.ha/AES_PM/solution1/.autopilot/db/aes_Pipeline_ciphertextLoop.sched.adb -f 
INFO-FLOW: Finish scheduling aes_Pipeline_ciphertextLoop.
Execute       set_default_model aes_Pipeline_ciphertextLoop 
Execute       bind -model aes_Pipeline_ciphertextLoop 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.079 seconds; current allocated memory: 1.373 GB.
Execute       syn_report -verbosereport -o C:/Users/iqbal.ha/AES_PM/solution1/.autopilot/db/aes_Pipeline_ciphertextLoop.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/Users/iqbal.ha/AES_PM/solution1/.autopilot/db/aes_Pipeline_ciphertextLoop.bind.adb -f 
INFO-FLOW: Finish binding aes_Pipeline_ciphertextLoop.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'aes_Pipeline_decryptedTextLoop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model aes_Pipeline_decryptedTextLoop 
Execute       schedule -model aes_Pipeline_decryptedTextLoop 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'decryptedTextLoop'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'decryptedTextLoop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.103 seconds; current allocated memory: 1.373 GB.
Execute       syn_report -verbosereport -o C:/Users/iqbal.ha/AES_PM/solution1/.autopilot/db/aes_Pipeline_decryptedTextLoop.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/Users/iqbal.ha/AES_PM/solution1/.autopilot/db/aes_Pipeline_decryptedTextLoop.sched.adb -f 
INFO-FLOW: Finish scheduling aes_Pipeline_decryptedTextLoop.
Execute       set_default_model aes_Pipeline_decryptedTextLoop 
Execute       bind -model aes_Pipeline_decryptedTextLoop 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.073 seconds; current allocated memory: 1.373 GB.
Execute       syn_report -verbosereport -o C:/Users/iqbal.ha/AES_PM/solution1/.autopilot/db/aes_Pipeline_decryptedTextLoop.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/Users/iqbal.ha/AES_PM/solution1/.autopilot/db/aes_Pipeline_decryptedTextLoop.bind.adb -f 
INFO-FLOW: Finish binding aes_Pipeline_decryptedTextLoop.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'aes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model aes 
Execute       schedule -model aes 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.126 seconds; current allocated memory: 1.373 GB.
Execute       syn_report -verbosereport -o C:/Users/iqbal.ha/AES_PM/solution1/.autopilot/db/aes.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/Users/iqbal.ha/AES_PM/solution1/.autopilot/db/aes.sched.adb -f 
INFO-FLOW: Finish scheduling aes.
Execute       set_default_model aes 
Execute       bind -model aes 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.291 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.358 seconds; current allocated memory: 1.373 GB.
Execute       syn_report -verbosereport -o C:/Users/iqbal.ha/AES_PM/solution1/.autopilot/db/aes.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.625 sec.
Execute       db_write -o C:/Users/iqbal.ha/AES_PM/solution1/.autopilot/db/aes.bind.adb -f 
INFO-FLOW: Finish binding aes.
Execute       get_model_list aes -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute       rtl_gen_preprocess aes_Pipeline_1 
Execute       rtl_gen_preprocess aes_Pipeline_2 
Execute       rtl_gen_preprocess aes_Pipeline_3 
Execute       rtl_gen_preprocess aes_Pipeline_cipherkeyLoop 
Execute       rtl_gen_preprocess aes_Pipeline_plaintextLoop 
Execute       rtl_gen_preprocess aes_Pipeline_aesEncryptLoop1_aesEncryptLoop2 
Execute       rtl_gen_preprocess expandKey_Pipeline_expandKeyLoop1 
Execute       rtl_gen_preprocess expandKey_Pipeline_expandKeyLoop2 
Execute       rtl_gen_preprocess expandKey 
Execute       rtl_gen_preprocess aes_main_Pipeline_createRoundKeyLoop1_createRoundKeyLoop2 
Execute       rtl_gen_preprocess aes_main_Pipeline_addRoundKeyLoop 
Execute       rtl_gen_preprocess galois_multiplication 
Execute       rtl_gen_preprocess aes_round 
Execute       rtl_gen_preprocess aes_main_Pipeline_aesMainLoop 
Execute       rtl_gen_preprocess aes_main_Pipeline_createRoundKeyLoop1_createRoundKeyLoop21 
Execute       rtl_gen_preprocess aes_main_Pipeline_shiftRowLoop1 
Execute       rtl_gen_preprocess aes_main_Pipeline_shiftRowLoop12 
Execute       rtl_gen_preprocess aes_main_Pipeline_addRoundKeyLoop3 
Execute       rtl_gen_preprocess aes_main 
Execute       rtl_gen_preprocess aes_Pipeline_aesEncryptLoop3_aesEncryptLoop4 
Execute       rtl_gen_preprocess aes_Pipeline_aesDecryptLoop1_aesDecryptLoop2 
Execute       rtl_gen_preprocess aes_invMain_Pipeline_createRoundKeyLoop1_createRoundKeyLoop2 
Execute       rtl_gen_preprocess aes_invMain_Pipeline_addRoundKeyLoop 
Execute       rtl_gen_preprocess aes_invRound 
Execute       rtl_gen_preprocess aes_invMain_Pipeline_aesInvMainLoop 
Execute       rtl_gen_preprocess aes_invMain_Pipeline_createRoundKeyLoop1_createRoundKeyLoop24 
Execute       rtl_gen_preprocess aes_invMain_Pipeline_invShiftRowLoop1 
Execute       rtl_gen_preprocess aes_invMain_Pipeline_invShiftRowLoop15 
Execute       rtl_gen_preprocess aes_invMain_Pipeline_addRoundKeyLoop6 
Execute       rtl_gen_preprocess aes_invMain 
Execute       rtl_gen_preprocess aes_Pipeline_aesDecryptLoop3_aesDecryptLoop4 
Execute       rtl_gen_preprocess aes_Pipeline_ciphertextLoop 
Execute       rtl_gen_preprocess aes_Pipeline_decryptedTextLoop 
Execute       rtl_gen_preprocess aes 
INFO-FLOW: Model list for RTL generation: aes_Pipeline_1 aes_Pipeline_2 aes_Pipeline_3 aes_Pipeline_cipherkeyLoop aes_Pipeline_plaintextLoop aes_Pipeline_aesEncryptLoop1_aesEncryptLoop2 expandKey_Pipeline_expandKeyLoop1 expandKey_Pipeline_expandKeyLoop2 expandKey aes_main_Pipeline_createRoundKeyLoop1_createRoundKeyLoop2 aes_main_Pipeline_addRoundKeyLoop galois_multiplication aes_round aes_main_Pipeline_aesMainLoop aes_main_Pipeline_createRoundKeyLoop1_createRoundKeyLoop21 aes_main_Pipeline_shiftRowLoop1 aes_main_Pipeline_shiftRowLoop12 aes_main_Pipeline_addRoundKeyLoop3 aes_main aes_Pipeline_aesEncryptLoop3_aesEncryptLoop4 aes_Pipeline_aesDecryptLoop1_aesDecryptLoop2 aes_invMain_Pipeline_createRoundKeyLoop1_createRoundKeyLoop2 aes_invMain_Pipeline_addRoundKeyLoop aes_invRound aes_invMain_Pipeline_aesInvMainLoop aes_invMain_Pipeline_createRoundKeyLoop1_createRoundKeyLoop24 aes_invMain_Pipeline_invShiftRowLoop1 aes_invMain_Pipeline_invShiftRowLoop15 aes_invMain_Pipeline_addRoundKeyLoop6 aes_invMain aes_Pipeline_aesDecryptLoop3_aesDecryptLoop4 aes_Pipeline_ciphertextLoop aes_Pipeline_decryptedTextLoop aes
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'aes_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model aes_Pipeline_1 -top_prefix aes_ -sub_prefix aes_ -mg_file C:/Users/iqbal.ha/AES_PM/solution1/.autopilot/db/aes_Pipeline_1.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'aes_Pipeline_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.718 seconds; current allocated memory: 1.373 GB.
Execute       source C:/Users/iqbal.ha/AES_PM/solution1/.autopilot/db/aes.rtl_wrap.cfg.tcl 
Execute       gen_rtl aes_Pipeline_1 -style xilinx -f -lang vhdl -o C:/Users/iqbal.ha/AES_PM/solution1/syn/vhdl/aes_aes_Pipeline_1 
Execute       gen_rtl aes_Pipeline_1 -style xilinx -f -lang vlog -o C:/Users/iqbal.ha/AES_PM/solution1/syn/verilog/aes_aes_Pipeline_1 
Execute       syn_report -csynth -model aes_Pipeline_1 -o C:/Users/iqbal.ha/AES_PM/solution1/syn/report/aes_Pipeline_1_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model aes_Pipeline_1 -o C:/Users/iqbal.ha/AES_PM/solution1/syn/report/aes_Pipeline_1_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model aes_Pipeline_1 -o C:/Users/iqbal.ha/AES_PM/solution1/.autopilot/db/aes_Pipeline_1.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model aes_Pipeline_1 -f -o C:/Users/iqbal.ha/AES_PM/solution1/.autopilot/db/aes_Pipeline_1.adb 
Execute       db_write -model aes_Pipeline_1 -bindview -o C:/Users/iqbal.ha/AES_PM/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info aes_Pipeline_1 -p C:/Users/iqbal.ha/AES_PM/solution1/.autopilot/db -o C:/Users/iqbal.ha/AES_PM/solution1/.autopilot/db/aes_Pipeline_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'aes_Pipeline_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model aes_Pipeline_2 -top_prefix aes_ -sub_prefix aes_ -mg_file C:/Users/iqbal.ha/AES_PM/solution1/.autopilot/db/aes_Pipeline_2.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'aes_Pipeline_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.088 seconds; current allocated memory: 1.373 GB.
Execute       source C:/Users/iqbal.ha/AES_PM/solution1/.autopilot/db/aes.rtl_wrap.cfg.tcl 
Execute       gen_rtl aes_Pipeline_2 -style xilinx -f -lang vhdl -o C:/Users/iqbal.ha/AES_PM/solution1/syn/vhdl/aes_aes_Pipeline_2 
Execute       gen_rtl aes_Pipeline_2 -style xilinx -f -lang vlog -o C:/Users/iqbal.ha/AES_PM/solution1/syn/verilog/aes_aes_Pipeline_2 
Execute       syn_report -csynth -model aes_Pipeline_2 -o C:/Users/iqbal.ha/AES_PM/solution1/syn/report/aes_Pipeline_2_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model aes_Pipeline_2 -o C:/Users/iqbal.ha/AES_PM/solution1/syn/report/aes_Pipeline_2_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model aes_Pipeline_2 -o C:/Users/iqbal.ha/AES_PM/solution1/.autopilot/db/aes_Pipeline_2.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model aes_Pipeline_2 -f -o C:/Users/iqbal.ha/AES_PM/solution1/.autopilot/db/aes_Pipeline_2.adb 
Execute       db_write -model aes_Pipeline_2 -bindview -o C:/Users/iqbal.ha/AES_PM/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info aes_Pipeline_2 -p C:/Users/iqbal.ha/AES_PM/solution1/.autopilot/db -o C:/Users/iqbal.ha/AES_PM/solution1/.autopilot/db/aes_Pipeline_2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'aes_Pipeline_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model aes_Pipeline_3 -top_prefix aes_ -sub_prefix aes_ -mg_file C:/Users/iqbal.ha/AES_PM/solution1/.autopilot/db/aes_Pipeline_3.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'aes_Pipeline_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.088 seconds; current allocated memory: 1.373 GB.
Execute       source C:/Users/iqbal.ha/AES_PM/solution1/.autopilot/db/aes.rtl_wrap.cfg.tcl 
Execute       gen_rtl aes_Pipeline_3 -style xilinx -f -lang vhdl -o C:/Users/iqbal.ha/AES_PM/solution1/syn/vhdl/aes_aes_Pipeline_3 
Execute       gen_rtl aes_Pipeline_3 -style xilinx -f -lang vlog -o C:/Users/iqbal.ha/AES_PM/solution1/syn/verilog/aes_aes_Pipeline_3 
Execute       syn_report -csynth -model aes_Pipeline_3 -o C:/Users/iqbal.ha/AES_PM/solution1/syn/report/aes_Pipeline_3_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model aes_Pipeline_3 -o C:/Users/iqbal.ha/AES_PM/solution1/syn/report/aes_Pipeline_3_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model aes_Pipeline_3 -o C:/Users/iqbal.ha/AES_PM/solution1/.autopilot/db/aes_Pipeline_3.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model aes_Pipeline_3 -f -o C:/Users/iqbal.ha/AES_PM/solution1/.autopilot/db/aes_Pipeline_3.adb 
Execute       db_write -model aes_Pipeline_3 -bindview -o C:/Users/iqbal.ha/AES_PM/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info aes_Pipeline_3 -p C:/Users/iqbal.ha/AES_PM/solution1/.autopilot/db -o C:/Users/iqbal.ha/AES_PM/solution1/.autopilot/db/aes_Pipeline_3 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'aes_Pipeline_cipherkeyLoop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model aes_Pipeline_cipherkeyLoop -top_prefix aes_ -sub_prefix aes_ -mg_file C:/Users/iqbal.ha/AES_PM/solution1/.autopilot/db/aes_Pipeline_cipherkeyLoop.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'aes_Pipeline_cipherkeyLoop'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.087 seconds; current allocated memory: 1.373 GB.
Execute       source C:/Users/iqbal.ha/AES_PM/solution1/.autopilot/db/aes.rtl_wrap.cfg.tcl 
Execute       gen_rtl aes_Pipeline_cipherkeyLoop -style xilinx -f -lang vhdl -o C:/Users/iqbal.ha/AES_PM/solution1/syn/vhdl/aes_aes_Pipeline_cipherkeyLoop 
Execute       gen_rtl aes_Pipeline_cipherkeyLoop -style xilinx -f -lang vlog -o C:/Users/iqbal.ha/AES_PM/solution1/syn/verilog/aes_aes_Pipeline_cipherkeyLoop 
Execute       syn_report -csynth -model aes_Pipeline_cipherkeyLoop -o C:/Users/iqbal.ha/AES_PM/solution1/syn/report/aes_Pipeline_cipherkeyLoop_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model aes_Pipeline_cipherkeyLoop -o C:/Users/iqbal.ha/AES_PM/solution1/syn/report/aes_Pipeline_cipherkeyLoop_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model aes_Pipeline_cipherkeyLoop -o C:/Users/iqbal.ha/AES_PM/solution1/.autopilot/db/aes_Pipeline_cipherkeyLoop.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model aes_Pipeline_cipherkeyLoop -f -o C:/Users/iqbal.ha/AES_PM/solution1/.autopilot/db/aes_Pipeline_cipherkeyLoop.adb 
Execute       db_write -model aes_Pipeline_cipherkeyLoop -bindview -o C:/Users/iqbal.ha/AES_PM/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info aes_Pipeline_cipherkeyLoop -p C:/Users/iqbal.ha/AES_PM/solution1/.autopilot/db -o C:/Users/iqbal.ha/AES_PM/solution1/.autopilot/db/aes_Pipeline_cipherkeyLoop 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'aes_Pipeline_plaintextLoop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model aes_Pipeline_plaintextLoop -top_prefix aes_ -sub_prefix aes_ -mg_file C:/Users/iqbal.ha/AES_PM/solution1/.autopilot/db/aes_Pipeline_plaintextLoop.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'aes_Pipeline_plaintextLoop'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.103 seconds; current allocated memory: 1.373 GB.
Execute       source C:/Users/iqbal.ha/AES_PM/solution1/.autopilot/db/aes.rtl_wrap.cfg.tcl 
Execute       gen_rtl aes_Pipeline_plaintextLoop -style xilinx -f -lang vhdl -o C:/Users/iqbal.ha/AES_PM/solution1/syn/vhdl/aes_aes_Pipeline_plaintextLoop 
Execute       gen_rtl aes_Pipeline_plaintextLoop -style xilinx -f -lang vlog -o C:/Users/iqbal.ha/AES_PM/solution1/syn/verilog/aes_aes_Pipeline_plaintextLoop 
Execute       syn_report -csynth -model aes_Pipeline_plaintextLoop -o C:/Users/iqbal.ha/AES_PM/solution1/syn/report/aes_Pipeline_plaintextLoop_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model aes_Pipeline_plaintextLoop -o C:/Users/iqbal.ha/AES_PM/solution1/syn/report/aes_Pipeline_plaintextLoop_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model aes_Pipeline_plaintextLoop -o C:/Users/iqbal.ha/AES_PM/solution1/.autopilot/db/aes_Pipeline_plaintextLoop.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model aes_Pipeline_plaintextLoop -f -o C:/Users/iqbal.ha/AES_PM/solution1/.autopilot/db/aes_Pipeline_plaintextLoop.adb 
Execute       db_write -model aes_Pipeline_plaintextLoop -bindview -o C:/Users/iqbal.ha/AES_PM/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info aes_Pipeline_plaintextLoop -p C:/Users/iqbal.ha/AES_PM/solution1/.autopilot/db -o C:/Users/iqbal.ha/AES_PM/solution1/.autopilot/db/aes_Pipeline_plaintextLoop 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'aes_Pipeline_aesEncryptLoop1_aesEncryptLoop2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model aes_Pipeline_aesEncryptLoop1_aesEncryptLoop2 -top_prefix aes_ -sub_prefix aes_ -mg_file C:/Users/iqbal.ha/AES_PM/solution1/.autopilot/db/aes_Pipeline_aesEncryptLoop1_aesEncryptLoop2.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'aes_Pipeline_aesEncryptLoop1_aesEncryptLoop2' pipeline 'aesEncryptLoop1_aesEncryptLoop2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'aes_Pipeline_aesEncryptLoop1_aesEncryptLoop2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.128 seconds; current allocated memory: 1.373 GB.
Execute       source C:/Users/iqbal.ha/AES_PM/solution1/.autopilot/db/aes.rtl_wrap.cfg.tcl 
Execute       gen_rtl aes_Pipeline_aesEncryptLoop1_aesEncryptLoop2 -style xilinx -f -lang vhdl -o C:/Users/iqbal.ha/AES_PM/solution1/syn/vhdl/aes_aes_Pipeline_aesEncryptLoop1_aesEncryptLoop2 
Execute       gen_rtl aes_Pipeline_aesEncryptLoop1_aesEncryptLoop2 -style xilinx -f -lang vlog -o C:/Users/iqbal.ha/AES_PM/solution1/syn/verilog/aes_aes_Pipeline_aesEncryptLoop1_aesEncryptLoop2 
Execute       syn_report -csynth -model aes_Pipeline_aesEncryptLoop1_aesEncryptLoop2 -o C:/Users/iqbal.ha/AES_PM/solution1/syn/report/aes_Pipeline_aesEncryptLoop1_aesEncryptLoop2_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model aes_Pipeline_aesEncryptLoop1_aesEncryptLoop2 -o C:/Users/iqbal.ha/AES_PM/solution1/syn/report/aes_Pipeline_aesEncryptLoop1_aesEncryptLoop2_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model aes_Pipeline_aesEncryptLoop1_aesEncryptLoop2 -o C:/Users/iqbal.ha/AES_PM/solution1/.autopilot/db/aes_Pipeline_aesEncryptLoop1_aesEncryptLoop2.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model aes_Pipeline_aesEncryptLoop1_aesEncryptLoop2 -f -o C:/Users/iqbal.ha/AES_PM/solution1/.autopilot/db/aes_Pipeline_aesEncryptLoop1_aesEncryptLoop2.adb 
Execute       db_write -model aes_Pipeline_aesEncryptLoop1_aesEncryptLoop2 -bindview -o C:/Users/iqbal.ha/AES_PM/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info aes_Pipeline_aesEncryptLoop1_aesEncryptLoop2 -p C:/Users/iqbal.ha/AES_PM/solution1/.autopilot/db -o C:/Users/iqbal.ha/AES_PM/solution1/.autopilot/db/aes_Pipeline_aesEncryptLoop1_aesEncryptLoop2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'expandKey_Pipeline_expandKeyLoop1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model expandKey_Pipeline_expandKeyLoop1 -top_prefix aes_ -sub_prefix aes_ -mg_file C:/Users/iqbal.ha/AES_PM/solution1/.autopilot/db/expandKey_Pipeline_expandKeyLoop1.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'expandKey_Pipeline_expandKeyLoop1' pipeline 'expandKeyLoop1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'expandKey_Pipeline_expandKeyLoop1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.164 seconds; current allocated memory: 1.373 GB.
Execute       source C:/Users/iqbal.ha/AES_PM/solution1/.autopilot/db/aes.rtl_wrap.cfg.tcl 
Execute       gen_rtl expandKey_Pipeline_expandKeyLoop1 -style xilinx -f -lang vhdl -o C:/Users/iqbal.ha/AES_PM/solution1/syn/vhdl/aes_expandKey_Pipeline_expandKeyLoop1 
Execute       gen_rtl expandKey_Pipeline_expandKeyLoop1 -style xilinx -f -lang vlog -o C:/Users/iqbal.ha/AES_PM/solution1/syn/verilog/aes_expandKey_Pipeline_expandKeyLoop1 
Execute       syn_report -csynth -model expandKey_Pipeline_expandKeyLoop1 -o C:/Users/iqbal.ha/AES_PM/solution1/syn/report/expandKey_Pipeline_expandKeyLoop1_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model expandKey_Pipeline_expandKeyLoop1 -o C:/Users/iqbal.ha/AES_PM/solution1/syn/report/expandKey_Pipeline_expandKeyLoop1_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model expandKey_Pipeline_expandKeyLoop1 -o C:/Users/iqbal.ha/AES_PM/solution1/.autopilot/db/expandKey_Pipeline_expandKeyLoop1.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model expandKey_Pipeline_expandKeyLoop1 -f -o C:/Users/iqbal.ha/AES_PM/solution1/.autopilot/db/expandKey_Pipeline_expandKeyLoop1.adb 
Execute       db_write -model expandKey_Pipeline_expandKeyLoop1 -bindview -o C:/Users/iqbal.ha/AES_PM/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info expandKey_Pipeline_expandKeyLoop1 -p C:/Users/iqbal.ha/AES_PM/solution1/.autopilot/db -o C:/Users/iqbal.ha/AES_PM/solution1/.autopilot/db/expandKey_Pipeline_expandKeyLoop1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'expandKey_Pipeline_expandKeyLoop2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model expandKey_Pipeline_expandKeyLoop2 -top_prefix aes_ -sub_prefix aes_ -mg_file C:/Users/iqbal.ha/AES_PM/solution1/.autopilot/db/expandKey_Pipeline_expandKeyLoop2.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'expandKey_Pipeline_expandKeyLoop2' pipeline 'expandKeyLoop2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_21_8_1_1': 6 instance(s).
INFO: [RTGEN 206-100] Generating core module 'srem_32ns_7ns_6_36_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'expandKey_Pipeline_expandKeyLoop2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.27 seconds; current allocated memory: 1.373 GB.
Execute       source C:/Users/iqbal.ha/AES_PM/solution1/.autopilot/db/aes.rtl_wrap.cfg.tcl 
Execute       gen_rtl expandKey_Pipeline_expandKeyLoop2 -style xilinx -f -lang vhdl -o C:/Users/iqbal.ha/AES_PM/solution1/syn/vhdl/aes_expandKey_Pipeline_expandKeyLoop2 
Execute       gen_rtl expandKey_Pipeline_expandKeyLoop2 -style xilinx -f -lang vlog -o C:/Users/iqbal.ha/AES_PM/solution1/syn/verilog/aes_expandKey_Pipeline_expandKeyLoop2 
Execute       syn_report -csynth -model expandKey_Pipeline_expandKeyLoop2 -o C:/Users/iqbal.ha/AES_PM/solution1/syn/report/expandKey_Pipeline_expandKeyLoop2_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model expandKey_Pipeline_expandKeyLoop2 -o C:/Users/iqbal.ha/AES_PM/solution1/syn/report/expandKey_Pipeline_expandKeyLoop2_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model expandKey_Pipeline_expandKeyLoop2 -o C:/Users/iqbal.ha/AES_PM/solution1/.autopilot/db/expandKey_Pipeline_expandKeyLoop2.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.148 sec.
Execute       db_write -model expandKey_Pipeline_expandKeyLoop2 -f -o C:/Users/iqbal.ha/AES_PM/solution1/.autopilot/db/expandKey_Pipeline_expandKeyLoop2.adb 
Execute       db_write -model expandKey_Pipeline_expandKeyLoop2 -bindview -o C:/Users/iqbal.ha/AES_PM/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info expandKey_Pipeline_expandKeyLoop2 -p C:/Users/iqbal.ha/AES_PM/solution1/.autopilot/db -o C:/Users/iqbal.ha/AES_PM/solution1/.autopilot/db/expandKey_Pipeline_expandKeyLoop2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'expandKey' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model expandKey -top_prefix aes_ -sub_prefix aes_ -mg_file C:/Users/iqbal.ha/AES_PM/solution1/.autopilot/db/expandKey.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'expandKey'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.446 seconds; current allocated memory: 1.373 GB.
Execute       source C:/Users/iqbal.ha/AES_PM/solution1/.autopilot/db/aes.rtl_wrap.cfg.tcl 
Execute       gen_rtl expandKey -style xilinx -f -lang vhdl -o C:/Users/iqbal.ha/AES_PM/solution1/syn/vhdl/aes_expandKey 
Execute       gen_rtl expandKey -style xilinx -f -lang vlog -o C:/Users/iqbal.ha/AES_PM/solution1/syn/verilog/aes_expandKey 
Execute       syn_report -csynth -model expandKey -o C:/Users/iqbal.ha/AES_PM/solution1/syn/report/expandKey_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model expandKey -o C:/Users/iqbal.ha/AES_PM/solution1/syn/report/expandKey_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model expandKey -o C:/Users/iqbal.ha/AES_PM/solution1/.autopilot/db/expandKey.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model expandKey -f -o C:/Users/iqbal.ha/AES_PM/solution1/.autopilot/db/expandKey.adb 
Execute       db_write -model expandKey -bindview -o C:/Users/iqbal.ha/AES_PM/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info expandKey -p C:/Users/iqbal.ha/AES_PM/solution1/.autopilot/db -o C:/Users/iqbal.ha/AES_PM/solution1/.autopilot/db/expandKey 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'aes_main_Pipeline_createRoundKeyLoop1_createRoundKeyLoop2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model aes_main_Pipeline_createRoundKeyLoop1_createRoundKeyLoop2 -top_prefix aes_ -sub_prefix aes_ -mg_file C:/Users/iqbal.ha/AES_PM/solution1/.autopilot/db/aes_main_Pipeline_createRoundKeyLoop1_createRoundKeyLoop2.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'aes_main_Pipeline_createRoundKeyLoop1_createRoundKeyLoop2' pipeline 'createRoundKeyLoop1_createRoundKeyLoop2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_21_8_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'aes_main_Pipeline_createRoundKeyLoop1_createRoundKeyLoop2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.199 seconds; current allocated memory: 1.373 GB.
Execute       source C:/Users/iqbal.ha/AES_PM/solution1/.autopilot/db/aes.rtl_wrap.cfg.tcl 
Execute       gen_rtl aes_main_Pipeline_createRoundKeyLoop1_createRoundKeyLoop2 -style xilinx -f -lang vhdl -o C:/Users/iqbal.ha/AES_PM/solution1/syn/vhdl/aes_aes_main_Pipeline_createRoundKeyLoop1_createRoundKeyLoop2 
Execute       gen_rtl aes_main_Pipeline_createRoundKeyLoop1_createRoundKeyLoop2 -style xilinx -f -lang vlog -o C:/Users/iqbal.ha/AES_PM/solution1/syn/verilog/aes_aes_main_Pipeline_createRoundKeyLoop1_createRoundKeyLoop2 
Execute       syn_report -csynth -model aes_main_Pipeline_createRoundKeyLoop1_createRoundKeyLoop2 -o C:/Users/iqbal.ha/AES_PM/solution1/syn/report/aes_main_Pipeline_createRoundKeyLoop1_createRoundKeyLoop2_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model aes_main_Pipeline_createRoundKeyLoop1_createRoundKeyLoop2 -o C:/Users/iqbal.ha/AES_PM/solution1/syn/report/aes_main_Pipeline_createRoundKeyLoop1_createRoundKeyLoop2_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model aes_main_Pipeline_createRoundKeyLoop1_createRoundKeyLoop2 -o C:/Users/iqbal.ha/AES_PM/solution1/.autopilot/db/aes_main_Pipeline_createRoundKeyLoop1_createRoundKeyLoop2.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model aes_main_Pipeline_createRoundKeyLoop1_createRoundKeyLoop2 -f -o C:/Users/iqbal.ha/AES_PM/solution1/.autopilot/db/aes_main_Pipeline_createRoundKeyLoop1_createRoundKeyLoop2.adb 
Execute       db_write -model aes_main_Pipeline_createRoundKeyLoop1_createRoundKeyLoop2 -bindview -o C:/Users/iqbal.ha/AES_PM/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info aes_main_Pipeline_createRoundKeyLoop1_createRoundKeyLoop2 -p C:/Users/iqbal.ha/AES_PM/solution1/.autopilot/db -o C:/Users/iqbal.ha/AES_PM/solution1/.autopilot/db/aes_main_Pipeline_createRoundKeyLoop1_createRoundKeyLoop2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'aes_main_Pipeline_addRoundKeyLoop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model aes_main_Pipeline_addRoundKeyLoop -top_prefix aes_ -sub_prefix aes_ -mg_file C:/Users/iqbal.ha/AES_PM/solution1/.autopilot/db/aes_main_Pipeline_addRoundKeyLoop.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'aes_main_Pipeline_addRoundKeyLoop' pipeline 'addRoundKeyLoop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'aes_main_Pipeline_addRoundKeyLoop'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.171 seconds; current allocated memory: 1.373 GB.
Execute       source C:/Users/iqbal.ha/AES_PM/solution1/.autopilot/db/aes.rtl_wrap.cfg.tcl 
Execute       gen_rtl aes_main_Pipeline_addRoundKeyLoop -style xilinx -f -lang vhdl -o C:/Users/iqbal.ha/AES_PM/solution1/syn/vhdl/aes_aes_main_Pipeline_addRoundKeyLoop 
Execute       gen_rtl aes_main_Pipeline_addRoundKeyLoop -style xilinx -f -lang vlog -o C:/Users/iqbal.ha/AES_PM/solution1/syn/verilog/aes_aes_main_Pipeline_addRoundKeyLoop 
Execute       syn_report -csynth -model aes_main_Pipeline_addRoundKeyLoop -o C:/Users/iqbal.ha/AES_PM/solution1/syn/report/aes_main_Pipeline_addRoundKeyLoop_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model aes_main_Pipeline_addRoundKeyLoop -o C:/Users/iqbal.ha/AES_PM/solution1/syn/report/aes_main_Pipeline_addRoundKeyLoop_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model aes_main_Pipeline_addRoundKeyLoop -o C:/Users/iqbal.ha/AES_PM/solution1/.autopilot/db/aes_main_Pipeline_addRoundKeyLoop.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model aes_main_Pipeline_addRoundKeyLoop -f -o C:/Users/iqbal.ha/AES_PM/solution1/.autopilot/db/aes_main_Pipeline_addRoundKeyLoop.adb 
Execute       db_write -model aes_main_Pipeline_addRoundKeyLoop -bindview -o C:/Users/iqbal.ha/AES_PM/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info aes_main_Pipeline_addRoundKeyLoop -p C:/Users/iqbal.ha/AES_PM/solution1/.autopilot/db -o C:/Users/iqbal.ha/AES_PM/solution1/.autopilot/db/aes_main_Pipeline_addRoundKeyLoop 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'galois_multiplication' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model galois_multiplication -top_prefix aes_ -sub_prefix aes_ -mg_file C:/Users/iqbal.ha/AES_PM/solution1/.autopilot/db/galois_multiplication.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'galois_multiplication'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.108 seconds; current allocated memory: 1.373 GB.
Execute       source C:/Users/iqbal.ha/AES_PM/solution1/.autopilot/db/aes.rtl_wrap.cfg.tcl 
Execute       gen_rtl galois_multiplication -style xilinx -f -lang vhdl -o C:/Users/iqbal.ha/AES_PM/solution1/syn/vhdl/aes_galois_multiplication 
Execute       gen_rtl galois_multiplication -style xilinx -f -lang vlog -o C:/Users/iqbal.ha/AES_PM/solution1/syn/verilog/aes_galois_multiplication 
Execute       syn_report -csynth -model galois_multiplication -o C:/Users/iqbal.ha/AES_PM/solution1/syn/report/galois_multiplication_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model galois_multiplication -o C:/Users/iqbal.ha/AES_PM/solution1/syn/report/galois_multiplication_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model galois_multiplication -o C:/Users/iqbal.ha/AES_PM/solution1/.autopilot/db/galois_multiplication.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model galois_multiplication -f -o C:/Users/iqbal.ha/AES_PM/solution1/.autopilot/db/galois_multiplication.adb 
Execute       db_write -model galois_multiplication -bindview -o C:/Users/iqbal.ha/AES_PM/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info galois_multiplication -p C:/Users/iqbal.ha/AES_PM/solution1/.autopilot/db -o C:/Users/iqbal.ha/AES_PM/solution1/.autopilot/db/galois_multiplication 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'aes_round' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model aes_round -top_prefix aes_ -sub_prefix aes_ -mg_file C:/Users/iqbal.ha/AES_PM/solution1/.autopilot/db/aes_round.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'aes_round'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.171 seconds; current allocated memory: 1.373 GB.
Execute       source C:/Users/iqbal.ha/AES_PM/solution1/.autopilot/db/aes.rtl_wrap.cfg.tcl 
Execute       gen_rtl aes_round -style xilinx -f -lang vhdl -o C:/Users/iqbal.ha/AES_PM/solution1/syn/vhdl/aes_aes_round 
Execute       gen_rtl aes_round -style xilinx -f -lang vlog -o C:/Users/iqbal.ha/AES_PM/solution1/syn/verilog/aes_aes_round 
Execute       syn_report -csynth -model aes_round -o C:/Users/iqbal.ha/AES_PM/solution1/syn/report/aes_round_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model aes_round -o C:/Users/iqbal.ha/AES_PM/solution1/syn/report/aes_round_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model aes_round -o C:/Users/iqbal.ha/AES_PM/solution1/.autopilot/db/aes_round.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.237 sec.
Execute       db_write -model aes_round -f -o C:/Users/iqbal.ha/AES_PM/solution1/.autopilot/db/aes_round.adb 
Execute       db_write -model aes_round -bindview -o C:/Users/iqbal.ha/AES_PM/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info aes_round -p C:/Users/iqbal.ha/AES_PM/solution1/.autopilot/db -o C:/Users/iqbal.ha/AES_PM/solution1/.autopilot/db/aes_round 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'aes_main_Pipeline_aesMainLoop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model aes_main_Pipeline_aesMainLoop -top_prefix aes_ -sub_prefix aes_ -mg_file C:/Users/iqbal.ha/AES_PM/solution1/.autopilot/db/aes_main_Pipeline_aesMainLoop.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'aes_main_Pipeline_aesMainLoop'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.645 seconds; current allocated memory: 1.373 GB.
Execute       source C:/Users/iqbal.ha/AES_PM/solution1/.autopilot/db/aes.rtl_wrap.cfg.tcl 
Execute       gen_rtl aes_main_Pipeline_aesMainLoop -style xilinx -f -lang vhdl -o C:/Users/iqbal.ha/AES_PM/solution1/syn/vhdl/aes_aes_main_Pipeline_aesMainLoop 
Execute       gen_rtl aes_main_Pipeline_aesMainLoop -style xilinx -f -lang vlog -o C:/Users/iqbal.ha/AES_PM/solution1/syn/verilog/aes_aes_main_Pipeline_aesMainLoop 
Execute       syn_report -csynth -model aes_main_Pipeline_aesMainLoop -o C:/Users/iqbal.ha/AES_PM/solution1/syn/report/aes_main_Pipeline_aesMainLoop_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model aes_main_Pipeline_aesMainLoop -o C:/Users/iqbal.ha/AES_PM/solution1/syn/report/aes_main_Pipeline_aesMainLoop_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model aes_main_Pipeline_aesMainLoop -o C:/Users/iqbal.ha/AES_PM/solution1/.autopilot/db/aes_main_Pipeline_aesMainLoop.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.189 sec.
Execute       db_write -model aes_main_Pipeline_aesMainLoop -f -o C:/Users/iqbal.ha/AES_PM/solution1/.autopilot/db/aes_main_Pipeline_aesMainLoop.adb 
Execute       db_write -model aes_main_Pipeline_aesMainLoop -bindview -o C:/Users/iqbal.ha/AES_PM/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info aes_main_Pipeline_aesMainLoop -p C:/Users/iqbal.ha/AES_PM/solution1/.autopilot/db -o C:/Users/iqbal.ha/AES_PM/solution1/.autopilot/db/aes_main_Pipeline_aesMainLoop 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'aes_main_Pipeline_createRoundKeyLoop1_createRoundKeyLoop21' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model aes_main_Pipeline_createRoundKeyLoop1_createRoundKeyLoop21 -top_prefix aes_ -sub_prefix aes_ -mg_file C:/Users/iqbal.ha/AES_PM/solution1/.autopilot/db/aes_main_Pipeline_createRoundKeyLoop1_createRoundKeyLoop21.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'aes_main_Pipeline_createRoundKeyLoop1_createRoundKeyLoop21' pipeline 'createRoundKeyLoop1_createRoundKeyLoop2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_21_8_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'aes_main_Pipeline_createRoundKeyLoop1_createRoundKeyLoop21'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.379 seconds; current allocated memory: 1.373 GB.
Execute       source C:/Users/iqbal.ha/AES_PM/solution1/.autopilot/db/aes.rtl_wrap.cfg.tcl 
Execute       gen_rtl aes_main_Pipeline_createRoundKeyLoop1_createRoundKeyLoop21 -style xilinx -f -lang vhdl -o C:/Users/iqbal.ha/AES_PM/solution1/syn/vhdl/aes_aes_main_Pipeline_createRoundKeyLoop1_createRoundKeyLoop21 
Execute       gen_rtl aes_main_Pipeline_createRoundKeyLoop1_createRoundKeyLoop21 -style xilinx -f -lang vlog -o C:/Users/iqbal.ha/AES_PM/solution1/syn/verilog/aes_aes_main_Pipeline_createRoundKeyLoop1_createRoundKeyLoop21 
Execute       syn_report -csynth -model aes_main_Pipeline_createRoundKeyLoop1_createRoundKeyLoop21 -o C:/Users/iqbal.ha/AES_PM/solution1/syn/report/aes_main_Pipeline_createRoundKeyLoop1_createRoundKeyLoop21_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model aes_main_Pipeline_createRoundKeyLoop1_createRoundKeyLoop21 -o C:/Users/iqbal.ha/AES_PM/solution1/syn/report/aes_main_Pipeline_createRoundKeyLoop1_createRoundKeyLoop21_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model aes_main_Pipeline_createRoundKeyLoop1_createRoundKeyLoop21 -o C:/Users/iqbal.ha/AES_PM/solution1/.autopilot/db/aes_main_Pipeline_createRoundKeyLoop1_createRoundKeyLoop21.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model aes_main_Pipeline_createRoundKeyLoop1_createRoundKeyLoop21 -f -o C:/Users/iqbal.ha/AES_PM/solution1/.autopilot/db/aes_main_Pipeline_createRoundKeyLoop1_createRoundKeyLoop21.adb 
Execute       db_write -model aes_main_Pipeline_createRoundKeyLoop1_createRoundKeyLoop21 -bindview -o C:/Users/iqbal.ha/AES_PM/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info aes_main_Pipeline_createRoundKeyLoop1_createRoundKeyLoop21 -p C:/Users/iqbal.ha/AES_PM/solution1/.autopilot/db -o C:/Users/iqbal.ha/AES_PM/solution1/.autopilot/db/aes_main_Pipeline_createRoundKeyLoop1_createRoundKeyLoop21 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'aes_main_Pipeline_shiftRowLoop1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model aes_main_Pipeline_shiftRowLoop1 -top_prefix aes_ -sub_prefix aes_ -mg_file C:/Users/iqbal.ha/AES_PM/solution1/.autopilot/db/aes_main_Pipeline_shiftRowLoop1.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'aes_main_Pipeline_shiftRowLoop1' pipeline 'shiftRowLoop1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'aes_main_Pipeline_shiftRowLoop1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.173 seconds; current allocated memory: 1.373 GB.
Execute       source C:/Users/iqbal.ha/AES_PM/solution1/.autopilot/db/aes.rtl_wrap.cfg.tcl 
Execute       gen_rtl aes_main_Pipeline_shiftRowLoop1 -style xilinx -f -lang vhdl -o C:/Users/iqbal.ha/AES_PM/solution1/syn/vhdl/aes_aes_main_Pipeline_shiftRowLoop1 
Execute       gen_rtl aes_main_Pipeline_shiftRowLoop1 -style xilinx -f -lang vlog -o C:/Users/iqbal.ha/AES_PM/solution1/syn/verilog/aes_aes_main_Pipeline_shiftRowLoop1 
Execute       syn_report -csynth -model aes_main_Pipeline_shiftRowLoop1 -o C:/Users/iqbal.ha/AES_PM/solution1/syn/report/aes_main_Pipeline_shiftRowLoop1_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model aes_main_Pipeline_shiftRowLoop1 -o C:/Users/iqbal.ha/AES_PM/solution1/syn/report/aes_main_Pipeline_shiftRowLoop1_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model aes_main_Pipeline_shiftRowLoop1 -o C:/Users/iqbal.ha/AES_PM/solution1/.autopilot/db/aes_main_Pipeline_shiftRowLoop1.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model aes_main_Pipeline_shiftRowLoop1 -f -o C:/Users/iqbal.ha/AES_PM/solution1/.autopilot/db/aes_main_Pipeline_shiftRowLoop1.adb 
Execute       db_write -model aes_main_Pipeline_shiftRowLoop1 -bindview -o C:/Users/iqbal.ha/AES_PM/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info aes_main_Pipeline_shiftRowLoop1 -p C:/Users/iqbal.ha/AES_PM/solution1/.autopilot/db -o C:/Users/iqbal.ha/AES_PM/solution1/.autopilot/db/aes_main_Pipeline_shiftRowLoop1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'aes_main_Pipeline_shiftRowLoop12' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model aes_main_Pipeline_shiftRowLoop12 -top_prefix aes_ -sub_prefix aes_ -mg_file C:/Users/iqbal.ha/AES_PM/solution1/.autopilot/db/aes_main_Pipeline_shiftRowLoop12.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'aes_main_Pipeline_shiftRowLoop12' pipeline 'shiftRowLoop1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'aes_main_Pipeline_shiftRowLoop12'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.121 seconds; current allocated memory: 1.373 GB.
Execute       source C:/Users/iqbal.ha/AES_PM/solution1/.autopilot/db/aes.rtl_wrap.cfg.tcl 
Execute       gen_rtl aes_main_Pipeline_shiftRowLoop12 -style xilinx -f -lang vhdl -o C:/Users/iqbal.ha/AES_PM/solution1/syn/vhdl/aes_aes_main_Pipeline_shiftRowLoop12 
Execute       gen_rtl aes_main_Pipeline_shiftRowLoop12 -style xilinx -f -lang vlog -o C:/Users/iqbal.ha/AES_PM/solution1/syn/verilog/aes_aes_main_Pipeline_shiftRowLoop12 
Execute       syn_report -csynth -model aes_main_Pipeline_shiftRowLoop12 -o C:/Users/iqbal.ha/AES_PM/solution1/syn/report/aes_main_Pipeline_shiftRowLoop12_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model aes_main_Pipeline_shiftRowLoop12 -o C:/Users/iqbal.ha/AES_PM/solution1/syn/report/aes_main_Pipeline_shiftRowLoop12_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model aes_main_Pipeline_shiftRowLoop12 -o C:/Users/iqbal.ha/AES_PM/solution1/.autopilot/db/aes_main_Pipeline_shiftRowLoop12.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model aes_main_Pipeline_shiftRowLoop12 -f -o C:/Users/iqbal.ha/AES_PM/solution1/.autopilot/db/aes_main_Pipeline_shiftRowLoop12.adb 
Execute       db_write -model aes_main_Pipeline_shiftRowLoop12 -bindview -o C:/Users/iqbal.ha/AES_PM/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info aes_main_Pipeline_shiftRowLoop12 -p C:/Users/iqbal.ha/AES_PM/solution1/.autopilot/db -o C:/Users/iqbal.ha/AES_PM/solution1/.autopilot/db/aes_main_Pipeline_shiftRowLoop12 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'aes_main_Pipeline_addRoundKeyLoop3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model aes_main_Pipeline_addRoundKeyLoop3 -top_prefix aes_ -sub_prefix aes_ -mg_file C:/Users/iqbal.ha/AES_PM/solution1/.autopilot/db/aes_main_Pipeline_addRoundKeyLoop3.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'aes_main_Pipeline_addRoundKeyLoop3' pipeline 'addRoundKeyLoop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'aes_main_Pipeline_addRoundKeyLoop3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.125 seconds; current allocated memory: 1.373 GB.
Execute       source C:/Users/iqbal.ha/AES_PM/solution1/.autopilot/db/aes.rtl_wrap.cfg.tcl 
Execute       gen_rtl aes_main_Pipeline_addRoundKeyLoop3 -style xilinx -f -lang vhdl -o C:/Users/iqbal.ha/AES_PM/solution1/syn/vhdl/aes_aes_main_Pipeline_addRoundKeyLoop3 
Execute       gen_rtl aes_main_Pipeline_addRoundKeyLoop3 -style xilinx -f -lang vlog -o C:/Users/iqbal.ha/AES_PM/solution1/syn/verilog/aes_aes_main_Pipeline_addRoundKeyLoop3 
Execute       syn_report -csynth -model aes_main_Pipeline_addRoundKeyLoop3 -o C:/Users/iqbal.ha/AES_PM/solution1/syn/report/aes_main_Pipeline_addRoundKeyLoop3_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model aes_main_Pipeline_addRoundKeyLoop3 -o C:/Users/iqbal.ha/AES_PM/solution1/syn/report/aes_main_Pipeline_addRoundKeyLoop3_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model aes_main_Pipeline_addRoundKeyLoop3 -o C:/Users/iqbal.ha/AES_PM/solution1/.autopilot/db/aes_main_Pipeline_addRoundKeyLoop3.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model aes_main_Pipeline_addRoundKeyLoop3 -f -o C:/Users/iqbal.ha/AES_PM/solution1/.autopilot/db/aes_main_Pipeline_addRoundKeyLoop3.adb 
Execute       db_write -model aes_main_Pipeline_addRoundKeyLoop3 -bindview -o C:/Users/iqbal.ha/AES_PM/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info aes_main_Pipeline_addRoundKeyLoop3 -p C:/Users/iqbal.ha/AES_PM/solution1/.autopilot/db -o C:/Users/iqbal.ha/AES_PM/solution1/.autopilot/db/aes_main_Pipeline_addRoundKeyLoop3 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'aes_main' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model aes_main -top_prefix aes_ -sub_prefix aes_ -mg_file C:/Users/iqbal.ha/AES_PM/solution1/.autopilot/db/aes_main.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'aes_main'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.123 seconds; current allocated memory: 1.373 GB.
Execute       source C:/Users/iqbal.ha/AES_PM/solution1/.autopilot/db/aes.rtl_wrap.cfg.tcl 
Execute       gen_rtl aes_main -style xilinx -f -lang vhdl -o C:/Users/iqbal.ha/AES_PM/solution1/syn/vhdl/aes_aes_main 
Execute       gen_rtl aes_main -style xilinx -f -lang vlog -o C:/Users/iqbal.ha/AES_PM/solution1/syn/verilog/aes_aes_main 
Execute       syn_report -csynth -model aes_main -o C:/Users/iqbal.ha/AES_PM/solution1/syn/report/aes_main_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model aes_main -o C:/Users/iqbal.ha/AES_PM/solution1/syn/report/aes_main_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model aes_main -o C:/Users/iqbal.ha/AES_PM/solution1/.autopilot/db/aes_main.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.249 sec.
Execute       db_write -model aes_main -f -o C:/Users/iqbal.ha/AES_PM/solution1/.autopilot/db/aes_main.adb 
Execute       db_write -model aes_main -bindview -o C:/Users/iqbal.ha/AES_PM/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info aes_main -p C:/Users/iqbal.ha/AES_PM/solution1/.autopilot/db -o C:/Users/iqbal.ha/AES_PM/solution1/.autopilot/db/aes_main 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'aes_Pipeline_aesEncryptLoop3_aesEncryptLoop4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model aes_Pipeline_aesEncryptLoop3_aesEncryptLoop4 -top_prefix aes_ -sub_prefix aes_ -mg_file C:/Users/iqbal.ha/AES_PM/solution1/.autopilot/db/aes_Pipeline_aesEncryptLoop3_aesEncryptLoop4.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'aes_Pipeline_aesEncryptLoop3_aesEncryptLoop4' pipeline 'aesEncryptLoop3_aesEncryptLoop4' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'aes_Pipeline_aesEncryptLoop3_aesEncryptLoop4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.422 seconds; current allocated memory: 1.373 GB.
Execute       source C:/Users/iqbal.ha/AES_PM/solution1/.autopilot/db/aes.rtl_wrap.cfg.tcl 
Execute       gen_rtl aes_Pipeline_aesEncryptLoop3_aesEncryptLoop4 -style xilinx -f -lang vhdl -o C:/Users/iqbal.ha/AES_PM/solution1/syn/vhdl/aes_aes_Pipeline_aesEncryptLoop3_aesEncryptLoop4 
Execute       gen_rtl aes_Pipeline_aesEncryptLoop3_aesEncryptLoop4 -style xilinx -f -lang vlog -o C:/Users/iqbal.ha/AES_PM/solution1/syn/verilog/aes_aes_Pipeline_aesEncryptLoop3_aesEncryptLoop4 
Execute       syn_report -csynth -model aes_Pipeline_aesEncryptLoop3_aesEncryptLoop4 -o C:/Users/iqbal.ha/AES_PM/solution1/syn/report/aes_Pipeline_aesEncryptLoop3_aesEncryptLoop4_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model aes_Pipeline_aesEncryptLoop3_aesEncryptLoop4 -o C:/Users/iqbal.ha/AES_PM/solution1/syn/report/aes_Pipeline_aesEncryptLoop3_aesEncryptLoop4_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model aes_Pipeline_aesEncryptLoop3_aesEncryptLoop4 -o C:/Users/iqbal.ha/AES_PM/solution1/.autopilot/db/aes_Pipeline_aesEncryptLoop3_aesEncryptLoop4.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model aes_Pipeline_aesEncryptLoop3_aesEncryptLoop4 -f -o C:/Users/iqbal.ha/AES_PM/solution1/.autopilot/db/aes_Pipeline_aesEncryptLoop3_aesEncryptLoop4.adb 
Execute       db_write -model aes_Pipeline_aesEncryptLoop3_aesEncryptLoop4 -bindview -o C:/Users/iqbal.ha/AES_PM/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info aes_Pipeline_aesEncryptLoop3_aesEncryptLoop4 -p C:/Users/iqbal.ha/AES_PM/solution1/.autopilot/db -o C:/Users/iqbal.ha/AES_PM/solution1/.autopilot/db/aes_Pipeline_aesEncryptLoop3_aesEncryptLoop4 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'aes_Pipeline_aesDecryptLoop1_aesDecryptLoop2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model aes_Pipeline_aesDecryptLoop1_aesDecryptLoop2 -top_prefix aes_ -sub_prefix aes_ -mg_file C:/Users/iqbal.ha/AES_PM/solution1/.autopilot/db/aes_Pipeline_aesDecryptLoop1_aesDecryptLoop2.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'aes_Pipeline_aesDecryptLoop1_aesDecryptLoop2' pipeline 'aesDecryptLoop1_aesDecryptLoop2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'aes_Pipeline_aesDecryptLoop1_aesDecryptLoop2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.167 seconds; current allocated memory: 1.373 GB.
Execute       source C:/Users/iqbal.ha/AES_PM/solution1/.autopilot/db/aes.rtl_wrap.cfg.tcl 
Execute       gen_rtl aes_Pipeline_aesDecryptLoop1_aesDecryptLoop2 -style xilinx -f -lang vhdl -o C:/Users/iqbal.ha/AES_PM/solution1/syn/vhdl/aes_aes_Pipeline_aesDecryptLoop1_aesDecryptLoop2 
Execute       gen_rtl aes_Pipeline_aesDecryptLoop1_aesDecryptLoop2 -style xilinx -f -lang vlog -o C:/Users/iqbal.ha/AES_PM/solution1/syn/verilog/aes_aes_Pipeline_aesDecryptLoop1_aesDecryptLoop2 
Execute       syn_report -csynth -model aes_Pipeline_aesDecryptLoop1_aesDecryptLoop2 -o C:/Users/iqbal.ha/AES_PM/solution1/syn/report/aes_Pipeline_aesDecryptLoop1_aesDecryptLoop2_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model aes_Pipeline_aesDecryptLoop1_aesDecryptLoop2 -o C:/Users/iqbal.ha/AES_PM/solution1/syn/report/aes_Pipeline_aesDecryptLoop1_aesDecryptLoop2_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model aes_Pipeline_aesDecryptLoop1_aesDecryptLoop2 -o C:/Users/iqbal.ha/AES_PM/solution1/.autopilot/db/aes_Pipeline_aesDecryptLoop1_aesDecryptLoop2.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model aes_Pipeline_aesDecryptLoop1_aesDecryptLoop2 -f -o C:/Users/iqbal.ha/AES_PM/solution1/.autopilot/db/aes_Pipeline_aesDecryptLoop1_aesDecryptLoop2.adb 
Execute       db_write -model aes_Pipeline_aesDecryptLoop1_aesDecryptLoop2 -bindview -o C:/Users/iqbal.ha/AES_PM/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info aes_Pipeline_aesDecryptLoop1_aesDecryptLoop2 -p C:/Users/iqbal.ha/AES_PM/solution1/.autopilot/db -o C:/Users/iqbal.ha/AES_PM/solution1/.autopilot/db/aes_Pipeline_aesDecryptLoop1_aesDecryptLoop2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'aes_invMain_Pipeline_createRoundKeyLoop1_createRoundKeyLoop2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model aes_invMain_Pipeline_createRoundKeyLoop1_createRoundKeyLoop2 -top_prefix aes_ -sub_prefix aes_ -mg_file C:/Users/iqbal.ha/AES_PM/solution1/.autopilot/db/aes_invMain_Pipeline_createRoundKeyLoop1_createRoundKeyLoop2.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'aes_invMain_Pipeline_createRoundKeyLoop1_createRoundKeyLoop2' pipeline 'createRoundKeyLoop1_createRoundKeyLoop2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_21_8_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'aes_invMain_Pipeline_createRoundKeyLoop1_createRoundKeyLoop2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.184 seconds; current allocated memory: 1.373 GB.
Execute       source C:/Users/iqbal.ha/AES_PM/solution1/.autopilot/db/aes.rtl_wrap.cfg.tcl 
Execute       gen_rtl aes_invMain_Pipeline_createRoundKeyLoop1_createRoundKeyLoop2 -style xilinx -f -lang vhdl -o C:/Users/iqbal.ha/AES_PM/solution1/syn/vhdl/aes_aes_invMain_Pipeline_createRoundKeyLoop1_createRoundKeyLoop2 
Execute       gen_rtl aes_invMain_Pipeline_createRoundKeyLoop1_createRoundKeyLoop2 -style xilinx -f -lang vlog -o C:/Users/iqbal.ha/AES_PM/solution1/syn/verilog/aes_aes_invMain_Pipeline_createRoundKeyLoop1_createRoundKeyLoop2 
Execute       syn_report -csynth -model aes_invMain_Pipeline_createRoundKeyLoop1_createRoundKeyLoop2 -o C:/Users/iqbal.ha/AES_PM/solution1/syn/report/aes_invMain_Pipeline_createRoundKeyLoop1_createRoundKeyLoop2_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model aes_invMain_Pipeline_createRoundKeyLoop1_createRoundKeyLoop2 -o C:/Users/iqbal.ha/AES_PM/solution1/syn/report/aes_invMain_Pipeline_createRoundKeyLoop1_createRoundKeyLoop2_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model aes_invMain_Pipeline_createRoundKeyLoop1_createRoundKeyLoop2 -o C:/Users/iqbal.ha/AES_PM/solution1/.autopilot/db/aes_invMain_Pipeline_createRoundKeyLoop1_createRoundKeyLoop2.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model aes_invMain_Pipeline_createRoundKeyLoop1_createRoundKeyLoop2 -f -o C:/Users/iqbal.ha/AES_PM/solution1/.autopilot/db/aes_invMain_Pipeline_createRoundKeyLoop1_createRoundKeyLoop2.adb 
Execute       db_write -model aes_invMain_Pipeline_createRoundKeyLoop1_createRoundKeyLoop2 -bindview -o C:/Users/iqbal.ha/AES_PM/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info aes_invMain_Pipeline_createRoundKeyLoop1_createRoundKeyLoop2 -p C:/Users/iqbal.ha/AES_PM/solution1/.autopilot/db -o C:/Users/iqbal.ha/AES_PM/solution1/.autopilot/db/aes_invMain_Pipeline_createRoundKeyLoop1_createRoundKeyLoop2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'aes_invMain_Pipeline_addRoundKeyLoop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model aes_invMain_Pipeline_addRoundKeyLoop -top_prefix aes_ -sub_prefix aes_ -mg_file C:/Users/iqbal.ha/AES_PM/solution1/.autopilot/db/aes_invMain_Pipeline_addRoundKeyLoop.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'aes_invMain_Pipeline_addRoundKeyLoop' pipeline 'addRoundKeyLoop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'aes_invMain_Pipeline_addRoundKeyLoop'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.176 seconds; current allocated memory: 1.373 GB.
Execute       source C:/Users/iqbal.ha/AES_PM/solution1/.autopilot/db/aes.rtl_wrap.cfg.tcl 
Execute       gen_rtl aes_invMain_Pipeline_addRoundKeyLoop -style xilinx -f -lang vhdl -o C:/Users/iqbal.ha/AES_PM/solution1/syn/vhdl/aes_aes_invMain_Pipeline_addRoundKeyLoop 
Execute       gen_rtl aes_invMain_Pipeline_addRoundKeyLoop -style xilinx -f -lang vlog -o C:/Users/iqbal.ha/AES_PM/solution1/syn/verilog/aes_aes_invMain_Pipeline_addRoundKeyLoop 
Execute       syn_report -csynth -model aes_invMain_Pipeline_addRoundKeyLoop -o C:/Users/iqbal.ha/AES_PM/solution1/syn/report/aes_invMain_Pipeline_addRoundKeyLoop_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model aes_invMain_Pipeline_addRoundKeyLoop -o C:/Users/iqbal.ha/AES_PM/solution1/syn/report/aes_invMain_Pipeline_addRoundKeyLoop_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model aes_invMain_Pipeline_addRoundKeyLoop -o C:/Users/iqbal.ha/AES_PM/solution1/.autopilot/db/aes_invMain_Pipeline_addRoundKeyLoop.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model aes_invMain_Pipeline_addRoundKeyLoop -f -o C:/Users/iqbal.ha/AES_PM/solution1/.autopilot/db/aes_invMain_Pipeline_addRoundKeyLoop.adb 
Execute       db_write -model aes_invMain_Pipeline_addRoundKeyLoop -bindview -o C:/Users/iqbal.ha/AES_PM/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info aes_invMain_Pipeline_addRoundKeyLoop -p C:/Users/iqbal.ha/AES_PM/solution1/.autopilot/db -o C:/Users/iqbal.ha/AES_PM/solution1/.autopilot/db/aes_invMain_Pipeline_addRoundKeyLoop 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'aes_invRound' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model aes_invRound -top_prefix aes_ -sub_prefix aes_ -mg_file C:/Users/iqbal.ha/AES_PM/solution1/.autopilot/db/aes_invRound.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'aes_invRound'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.131 seconds; current allocated memory: 1.373 GB.
Execute       source C:/Users/iqbal.ha/AES_PM/solution1/.autopilot/db/aes.rtl_wrap.cfg.tcl 
Execute       gen_rtl aes_invRound -style xilinx -f -lang vhdl -o C:/Users/iqbal.ha/AES_PM/solution1/syn/vhdl/aes_aes_invRound 
Execute       gen_rtl aes_invRound -style xilinx -f -lang vlog -o C:/Users/iqbal.ha/AES_PM/solution1/syn/verilog/aes_aes_invRound 
Execute       syn_report -csynth -model aes_invRound -o C:/Users/iqbal.ha/AES_PM/solution1/syn/report/aes_invRound_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model aes_invRound -o C:/Users/iqbal.ha/AES_PM/solution1/syn/report/aes_invRound_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model aes_invRound -o C:/Users/iqbal.ha/AES_PM/solution1/.autopilot/db/aes_invRound.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.228 sec.
Execute       db_write -model aes_invRound -f -o C:/Users/iqbal.ha/AES_PM/solution1/.autopilot/db/aes_invRound.adb 
Execute       db_write -model aes_invRound -bindview -o C:/Users/iqbal.ha/AES_PM/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info aes_invRound -p C:/Users/iqbal.ha/AES_PM/solution1/.autopilot/db -o C:/Users/iqbal.ha/AES_PM/solution1/.autopilot/db/aes_invRound 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'aes_invMain_Pipeline_aesInvMainLoop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model aes_invMain_Pipeline_aesInvMainLoop -top_prefix aes_ -sub_prefix aes_ -mg_file C:/Users/iqbal.ha/AES_PM/solution1/.autopilot/db/aes_invMain_Pipeline_aesInvMainLoop.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'aes_invMain_Pipeline_aesInvMainLoop'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.633 seconds; current allocated memory: 1.373 GB.
Execute       source C:/Users/iqbal.ha/AES_PM/solution1/.autopilot/db/aes.rtl_wrap.cfg.tcl 
Execute       gen_rtl aes_invMain_Pipeline_aesInvMainLoop -style xilinx -f -lang vhdl -o C:/Users/iqbal.ha/AES_PM/solution1/syn/vhdl/aes_aes_invMain_Pipeline_aesInvMainLoop 
Execute       gen_rtl aes_invMain_Pipeline_aesInvMainLoop -style xilinx -f -lang vlog -o C:/Users/iqbal.ha/AES_PM/solution1/syn/verilog/aes_aes_invMain_Pipeline_aesInvMainLoop 
Execute       syn_report -csynth -model aes_invMain_Pipeline_aesInvMainLoop -o C:/Users/iqbal.ha/AES_PM/solution1/syn/report/aes_invMain_Pipeline_aesInvMainLoop_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model aes_invMain_Pipeline_aesInvMainLoop -o C:/Users/iqbal.ha/AES_PM/solution1/syn/report/aes_invMain_Pipeline_aesInvMainLoop_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model aes_invMain_Pipeline_aesInvMainLoop -o C:/Users/iqbal.ha/AES_PM/solution1/.autopilot/db/aes_invMain_Pipeline_aesInvMainLoop.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.184 sec.
Execute       db_write -model aes_invMain_Pipeline_aesInvMainLoop -f -o C:/Users/iqbal.ha/AES_PM/solution1/.autopilot/db/aes_invMain_Pipeline_aesInvMainLoop.adb 
Execute       db_write -model aes_invMain_Pipeline_aesInvMainLoop -bindview -o C:/Users/iqbal.ha/AES_PM/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info aes_invMain_Pipeline_aesInvMainLoop -p C:/Users/iqbal.ha/AES_PM/solution1/.autopilot/db -o C:/Users/iqbal.ha/AES_PM/solution1/.autopilot/db/aes_invMain_Pipeline_aesInvMainLoop 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'aes_invMain_Pipeline_createRoundKeyLoop1_createRoundKeyLoop24' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model aes_invMain_Pipeline_createRoundKeyLoop1_createRoundKeyLoop24 -top_prefix aes_ -sub_prefix aes_ -mg_file C:/Users/iqbal.ha/AES_PM/solution1/.autopilot/db/aes_invMain_Pipeline_createRoundKeyLoop1_createRoundKeyLoop24.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'aes_invMain_Pipeline_createRoundKeyLoop1_createRoundKeyLoop24' pipeline 'createRoundKeyLoop1_createRoundKeyLoop2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_21_8_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'aes_invMain_Pipeline_createRoundKeyLoop1_createRoundKeyLoop24'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.388 seconds; current allocated memory: 1.373 GB.
Execute       source C:/Users/iqbal.ha/AES_PM/solution1/.autopilot/db/aes.rtl_wrap.cfg.tcl 
Execute       gen_rtl aes_invMain_Pipeline_createRoundKeyLoop1_createRoundKeyLoop24 -style xilinx -f -lang vhdl -o C:/Users/iqbal.ha/AES_PM/solution1/syn/vhdl/aes_aes_invMain_Pipeline_createRoundKeyLoop1_createRoundKeyLoop24 
Execute       gen_rtl aes_invMain_Pipeline_createRoundKeyLoop1_createRoundKeyLoop24 -style xilinx -f -lang vlog -o C:/Users/iqbal.ha/AES_PM/solution1/syn/verilog/aes_aes_invMain_Pipeline_createRoundKeyLoop1_createRoundKeyLoop24 
Execute       syn_report -csynth -model aes_invMain_Pipeline_createRoundKeyLoop1_createRoundKeyLoop24 -o C:/Users/iqbal.ha/AES_PM/solution1/syn/report/aes_invMain_Pipeline_createRoundKeyLoop1_createRoundKeyLoop24_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model aes_invMain_Pipeline_createRoundKeyLoop1_createRoundKeyLoop24 -o C:/Users/iqbal.ha/AES_PM/solution1/syn/report/aes_invMain_Pipeline_createRoundKeyLoop1_createRoundKeyLoop24_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model aes_invMain_Pipeline_createRoundKeyLoop1_createRoundKeyLoop24 -o C:/Users/iqbal.ha/AES_PM/solution1/.autopilot/db/aes_invMain_Pipeline_createRoundKeyLoop1_createRoundKeyLoop24.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model aes_invMain_Pipeline_createRoundKeyLoop1_createRoundKeyLoop24 -f -o C:/Users/iqbal.ha/AES_PM/solution1/.autopilot/db/aes_invMain_Pipeline_createRoundKeyLoop1_createRoundKeyLoop24.adb 
Execute       db_write -model aes_invMain_Pipeline_createRoundKeyLoop1_createRoundKeyLoop24 -bindview -o C:/Users/iqbal.ha/AES_PM/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info aes_invMain_Pipeline_createRoundKeyLoop1_createRoundKeyLoop24 -p C:/Users/iqbal.ha/AES_PM/solution1/.autopilot/db -o C:/Users/iqbal.ha/AES_PM/solution1/.autopilot/db/aes_invMain_Pipeline_createRoundKeyLoop1_createRoundKeyLoop24 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'aes_invMain_Pipeline_invShiftRowLoop1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model aes_invMain_Pipeline_invShiftRowLoop1 -top_prefix aes_ -sub_prefix aes_ -mg_file C:/Users/iqbal.ha/AES_PM/solution1/.autopilot/db/aes_invMain_Pipeline_invShiftRowLoop1.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'aes_invMain_Pipeline_invShiftRowLoop1' pipeline 'invShiftRowLoop1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'aes_invMain_Pipeline_invShiftRowLoop1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.177 seconds; current allocated memory: 1.373 GB.
Execute       source C:/Users/iqbal.ha/AES_PM/solution1/.autopilot/db/aes.rtl_wrap.cfg.tcl 
Execute       gen_rtl aes_invMain_Pipeline_invShiftRowLoop1 -style xilinx -f -lang vhdl -o C:/Users/iqbal.ha/AES_PM/solution1/syn/vhdl/aes_aes_invMain_Pipeline_invShiftRowLoop1 
Execute       gen_rtl aes_invMain_Pipeline_invShiftRowLoop1 -style xilinx -f -lang vlog -o C:/Users/iqbal.ha/AES_PM/solution1/syn/verilog/aes_aes_invMain_Pipeline_invShiftRowLoop1 
Execute       syn_report -csynth -model aes_invMain_Pipeline_invShiftRowLoop1 -o C:/Users/iqbal.ha/AES_PM/solution1/syn/report/aes_invMain_Pipeline_invShiftRowLoop1_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model aes_invMain_Pipeline_invShiftRowLoop1 -o C:/Users/iqbal.ha/AES_PM/solution1/syn/report/aes_invMain_Pipeline_invShiftRowLoop1_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model aes_invMain_Pipeline_invShiftRowLoop1 -o C:/Users/iqbal.ha/AES_PM/solution1/.autopilot/db/aes_invMain_Pipeline_invShiftRowLoop1.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model aes_invMain_Pipeline_invShiftRowLoop1 -f -o C:/Users/iqbal.ha/AES_PM/solution1/.autopilot/db/aes_invMain_Pipeline_invShiftRowLoop1.adb 
Execute       db_write -model aes_invMain_Pipeline_invShiftRowLoop1 -bindview -o C:/Users/iqbal.ha/AES_PM/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info aes_invMain_Pipeline_invShiftRowLoop1 -p C:/Users/iqbal.ha/AES_PM/solution1/.autopilot/db -o C:/Users/iqbal.ha/AES_PM/solution1/.autopilot/db/aes_invMain_Pipeline_invShiftRowLoop1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'aes_invMain_Pipeline_invShiftRowLoop15' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model aes_invMain_Pipeline_invShiftRowLoop15 -top_prefix aes_ -sub_prefix aes_ -mg_file C:/Users/iqbal.ha/AES_PM/solution1/.autopilot/db/aes_invMain_Pipeline_invShiftRowLoop15.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'aes_invMain_Pipeline_invShiftRowLoop15' pipeline 'invShiftRowLoop1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'aes_invMain_Pipeline_invShiftRowLoop15'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.129 seconds; current allocated memory: 1.373 GB.
Execute       source C:/Users/iqbal.ha/AES_PM/solution1/.autopilot/db/aes.rtl_wrap.cfg.tcl 
Execute       gen_rtl aes_invMain_Pipeline_invShiftRowLoop15 -style xilinx -f -lang vhdl -o C:/Users/iqbal.ha/AES_PM/solution1/syn/vhdl/aes_aes_invMain_Pipeline_invShiftRowLoop15 
Execute       gen_rtl aes_invMain_Pipeline_invShiftRowLoop15 -style xilinx -f -lang vlog -o C:/Users/iqbal.ha/AES_PM/solution1/syn/verilog/aes_aes_invMain_Pipeline_invShiftRowLoop15 
Execute       syn_report -csynth -model aes_invMain_Pipeline_invShiftRowLoop15 -o C:/Users/iqbal.ha/AES_PM/solution1/syn/report/aes_invMain_Pipeline_invShiftRowLoop15_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model aes_invMain_Pipeline_invShiftRowLoop15 -o C:/Users/iqbal.ha/AES_PM/solution1/syn/report/aes_invMain_Pipeline_invShiftRowLoop15_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model aes_invMain_Pipeline_invShiftRowLoop15 -o C:/Users/iqbal.ha/AES_PM/solution1/.autopilot/db/aes_invMain_Pipeline_invShiftRowLoop15.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model aes_invMain_Pipeline_invShiftRowLoop15 -f -o C:/Users/iqbal.ha/AES_PM/solution1/.autopilot/db/aes_invMain_Pipeline_invShiftRowLoop15.adb 
Execute       db_write -model aes_invMain_Pipeline_invShiftRowLoop15 -bindview -o C:/Users/iqbal.ha/AES_PM/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info aes_invMain_Pipeline_invShiftRowLoop15 -p C:/Users/iqbal.ha/AES_PM/solution1/.autopilot/db -o C:/Users/iqbal.ha/AES_PM/solution1/.autopilot/db/aes_invMain_Pipeline_invShiftRowLoop15 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'aes_invMain_Pipeline_addRoundKeyLoop6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model aes_invMain_Pipeline_addRoundKeyLoop6 -top_prefix aes_ -sub_prefix aes_ -mg_file C:/Users/iqbal.ha/AES_PM/solution1/.autopilot/db/aes_invMain_Pipeline_addRoundKeyLoop6.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'aes_invMain_Pipeline_addRoundKeyLoop6' pipeline 'addRoundKeyLoop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'aes_invMain_Pipeline_addRoundKeyLoop6'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.125 seconds; current allocated memory: 1.373 GB.
Execute       source C:/Users/iqbal.ha/AES_PM/solution1/.autopilot/db/aes.rtl_wrap.cfg.tcl 
Execute       gen_rtl aes_invMain_Pipeline_addRoundKeyLoop6 -style xilinx -f -lang vhdl -o C:/Users/iqbal.ha/AES_PM/solution1/syn/vhdl/aes_aes_invMain_Pipeline_addRoundKeyLoop6 
Execute       gen_rtl aes_invMain_Pipeline_addRoundKeyLoop6 -style xilinx -f -lang vlog -o C:/Users/iqbal.ha/AES_PM/solution1/syn/verilog/aes_aes_invMain_Pipeline_addRoundKeyLoop6 
Execute       syn_report -csynth -model aes_invMain_Pipeline_addRoundKeyLoop6 -o C:/Users/iqbal.ha/AES_PM/solution1/syn/report/aes_invMain_Pipeline_addRoundKeyLoop6_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model aes_invMain_Pipeline_addRoundKeyLoop6 -o C:/Users/iqbal.ha/AES_PM/solution1/syn/report/aes_invMain_Pipeline_addRoundKeyLoop6_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model aes_invMain_Pipeline_addRoundKeyLoop6 -o C:/Users/iqbal.ha/AES_PM/solution1/.autopilot/db/aes_invMain_Pipeline_addRoundKeyLoop6.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model aes_invMain_Pipeline_addRoundKeyLoop6 -f -o C:/Users/iqbal.ha/AES_PM/solution1/.autopilot/db/aes_invMain_Pipeline_addRoundKeyLoop6.adb 
Execute       db_write -model aes_invMain_Pipeline_addRoundKeyLoop6 -bindview -o C:/Users/iqbal.ha/AES_PM/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info aes_invMain_Pipeline_addRoundKeyLoop6 -p C:/Users/iqbal.ha/AES_PM/solution1/.autopilot/db -o C:/Users/iqbal.ha/AES_PM/solution1/.autopilot/db/aes_invMain_Pipeline_addRoundKeyLoop6 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'aes_invMain' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model aes_invMain -top_prefix aes_ -sub_prefix aes_ -mg_file C:/Users/iqbal.ha/AES_PM/solution1/.autopilot/db/aes_invMain.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'aes_invMain'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.127 seconds; current allocated memory: 1.373 GB.
Execute       source C:/Users/iqbal.ha/AES_PM/solution1/.autopilot/db/aes.rtl_wrap.cfg.tcl 
Execute       gen_rtl aes_invMain -style xilinx -f -lang vhdl -o C:/Users/iqbal.ha/AES_PM/solution1/syn/vhdl/aes_aes_invMain 
Execute       gen_rtl aes_invMain -style xilinx -f -lang vlog -o C:/Users/iqbal.ha/AES_PM/solution1/syn/verilog/aes_aes_invMain 
Execute       syn_report -csynth -model aes_invMain -o C:/Users/iqbal.ha/AES_PM/solution1/syn/report/aes_invMain_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model aes_invMain -o C:/Users/iqbal.ha/AES_PM/solution1/syn/report/aes_invMain_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model aes_invMain -o C:/Users/iqbal.ha/AES_PM/solution1/.autopilot/db/aes_invMain.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.241 sec.
Execute       db_write -model aes_invMain -f -o C:/Users/iqbal.ha/AES_PM/solution1/.autopilot/db/aes_invMain.adb 
Execute       db_write -model aes_invMain -bindview -o C:/Users/iqbal.ha/AES_PM/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info aes_invMain -p C:/Users/iqbal.ha/AES_PM/solution1/.autopilot/db -o C:/Users/iqbal.ha/AES_PM/solution1/.autopilot/db/aes_invMain 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'aes_Pipeline_aesDecryptLoop3_aesDecryptLoop4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model aes_Pipeline_aesDecryptLoop3_aesDecryptLoop4 -top_prefix aes_ -sub_prefix aes_ -mg_file C:/Users/iqbal.ha/AES_PM/solution1/.autopilot/db/aes_Pipeline_aesDecryptLoop3_aesDecryptLoop4.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'aes_Pipeline_aesDecryptLoop3_aesDecryptLoop4' pipeline 'aesDecryptLoop3_aesDecryptLoop4' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'aes_Pipeline_aesDecryptLoop3_aesDecryptLoop4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.421 seconds; current allocated memory: 1.373 GB.
Execute       source C:/Users/iqbal.ha/AES_PM/solution1/.autopilot/db/aes.rtl_wrap.cfg.tcl 
Execute       gen_rtl aes_Pipeline_aesDecryptLoop3_aesDecryptLoop4 -style xilinx -f -lang vhdl -o C:/Users/iqbal.ha/AES_PM/solution1/syn/vhdl/aes_aes_Pipeline_aesDecryptLoop3_aesDecryptLoop4 
Execute       gen_rtl aes_Pipeline_aesDecryptLoop3_aesDecryptLoop4 -style xilinx -f -lang vlog -o C:/Users/iqbal.ha/AES_PM/solution1/syn/verilog/aes_aes_Pipeline_aesDecryptLoop3_aesDecryptLoop4 
Execute       syn_report -csynth -model aes_Pipeline_aesDecryptLoop3_aesDecryptLoop4 -o C:/Users/iqbal.ha/AES_PM/solution1/syn/report/aes_Pipeline_aesDecryptLoop3_aesDecryptLoop4_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model aes_Pipeline_aesDecryptLoop3_aesDecryptLoop4 -o C:/Users/iqbal.ha/AES_PM/solution1/syn/report/aes_Pipeline_aesDecryptLoop3_aesDecryptLoop4_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model aes_Pipeline_aesDecryptLoop3_aesDecryptLoop4 -o C:/Users/iqbal.ha/AES_PM/solution1/.autopilot/db/aes_Pipeline_aesDecryptLoop3_aesDecryptLoop4.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model aes_Pipeline_aesDecryptLoop3_aesDecryptLoop4 -f -o C:/Users/iqbal.ha/AES_PM/solution1/.autopilot/db/aes_Pipeline_aesDecryptLoop3_aesDecryptLoop4.adb 
Execute       db_write -model aes_Pipeline_aesDecryptLoop3_aesDecryptLoop4 -bindview -o C:/Users/iqbal.ha/AES_PM/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info aes_Pipeline_aesDecryptLoop3_aesDecryptLoop4 -p C:/Users/iqbal.ha/AES_PM/solution1/.autopilot/db -o C:/Users/iqbal.ha/AES_PM/solution1/.autopilot/db/aes_Pipeline_aesDecryptLoop3_aesDecryptLoop4 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'aes_Pipeline_ciphertextLoop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model aes_Pipeline_ciphertextLoop -top_prefix aes_ -sub_prefix aes_ -mg_file C:/Users/iqbal.ha/AES_PM/solution1/.autopilot/db/aes_Pipeline_ciphertextLoop.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'aes_Pipeline_ciphertextLoop' pipeline 'ciphertextLoop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'aes_Pipeline_ciphertextLoop'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.172 seconds; current allocated memory: 1.373 GB.
Execute       source C:/Users/iqbal.ha/AES_PM/solution1/.autopilot/db/aes.rtl_wrap.cfg.tcl 
Execute       gen_rtl aes_Pipeline_ciphertextLoop -style xilinx -f -lang vhdl -o C:/Users/iqbal.ha/AES_PM/solution1/syn/vhdl/aes_aes_Pipeline_ciphertextLoop 
Execute       gen_rtl aes_Pipeline_ciphertextLoop -style xilinx -f -lang vlog -o C:/Users/iqbal.ha/AES_PM/solution1/syn/verilog/aes_aes_Pipeline_ciphertextLoop 
Execute       syn_report -csynth -model aes_Pipeline_ciphertextLoop -o C:/Users/iqbal.ha/AES_PM/solution1/syn/report/aes_Pipeline_ciphertextLoop_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model aes_Pipeline_ciphertextLoop -o C:/Users/iqbal.ha/AES_PM/solution1/syn/report/aes_Pipeline_ciphertextLoop_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model aes_Pipeline_ciphertextLoop -o C:/Users/iqbal.ha/AES_PM/solution1/.autopilot/db/aes_Pipeline_ciphertextLoop.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model aes_Pipeline_ciphertextLoop -f -o C:/Users/iqbal.ha/AES_PM/solution1/.autopilot/db/aes_Pipeline_ciphertextLoop.adb 
Execute       db_write -model aes_Pipeline_ciphertextLoop -bindview -o C:/Users/iqbal.ha/AES_PM/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info aes_Pipeline_ciphertextLoop -p C:/Users/iqbal.ha/AES_PM/solution1/.autopilot/db -o C:/Users/iqbal.ha/AES_PM/solution1/.autopilot/db/aes_Pipeline_ciphertextLoop 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'aes_Pipeline_decryptedTextLoop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model aes_Pipeline_decryptedTextLoop -top_prefix aes_ -sub_prefix aes_ -mg_file C:/Users/iqbal.ha/AES_PM/solution1/.autopilot/db/aes_Pipeline_decryptedTextLoop.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'aes_Pipeline_decryptedTextLoop' pipeline 'decryptedTextLoop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'aes_Pipeline_decryptedTextLoop'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.129 seconds; current allocated memory: 1.373 GB.
Execute       source C:/Users/iqbal.ha/AES_PM/solution1/.autopilot/db/aes.rtl_wrap.cfg.tcl 
Execute       gen_rtl aes_Pipeline_decryptedTextLoop -style xilinx -f -lang vhdl -o C:/Users/iqbal.ha/AES_PM/solution1/syn/vhdl/aes_aes_Pipeline_decryptedTextLoop 
Execute       gen_rtl aes_Pipeline_decryptedTextLoop -style xilinx -f -lang vlog -o C:/Users/iqbal.ha/AES_PM/solution1/syn/verilog/aes_aes_Pipeline_decryptedTextLoop 
Execute       syn_report -csynth -model aes_Pipeline_decryptedTextLoop -o C:/Users/iqbal.ha/AES_PM/solution1/syn/report/aes_Pipeline_decryptedTextLoop_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model aes_Pipeline_decryptedTextLoop -o C:/Users/iqbal.ha/AES_PM/solution1/syn/report/aes_Pipeline_decryptedTextLoop_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model aes_Pipeline_decryptedTextLoop -o C:/Users/iqbal.ha/AES_PM/solution1/.autopilot/db/aes_Pipeline_decryptedTextLoop.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model aes_Pipeline_decryptedTextLoop -f -o C:/Users/iqbal.ha/AES_PM/solution1/.autopilot/db/aes_Pipeline_decryptedTextLoop.adb 
Execute       db_write -model aes_Pipeline_decryptedTextLoop -bindview -o C:/Users/iqbal.ha/AES_PM/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info aes_Pipeline_decryptedTextLoop -p C:/Users/iqbal.ha/AES_PM/solution1/.autopilot/db -o C:/Users/iqbal.ha/AES_PM/solution1/.autopilot/db/aes_Pipeline_decryptedTextLoop 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'aes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model aes -top_prefix  -sub_prefix aes_ -mg_file C:/Users/iqbal.ha/AES_PM/solution1/.autopilot/db/aes.compgen.tcl 
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'aes/key_and_plaintext_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'aes/key_and_plaintext_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'aes/key_and_plaintext_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'aes/key_and_plaintext_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'aes/key_and_plaintext_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'aes/key_and_plaintext_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'aes/key_and_plaintext_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'aes/ciphertext_and_decryptedtext_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'aes/ciphertext_and_decryptedtext_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'aes/ciphertext_and_decryptedtext_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'aes/ciphertext_and_decryptedtext_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'aes/ciphertext_and_decryptedtext_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'aes/ciphertext_and_decryptedtext_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'aes/ciphertext_and_decryptedtext_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'aes/mode' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'aes/enable_in' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'aes/enable_out' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'aes/power_reading_in' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'aes/power_reading_out' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'aes' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'enable_in', 'power_reading_out' and 'return' to AXI-Lite port CTRL_BUS.
INFO: [RTGEN 206-100] Bundling port 'mode', 'enable_out' and 'power_reading_in' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'aes'.
Command       create_rtl_model done; 0.422 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.522 seconds; current allocated memory: 1.373 GB.
Execute       source C:/Users/iqbal.ha/AES_PM/solution1/.autopilot/db/aes.rtl_wrap.cfg.tcl 
Execute       gen_rtl aes -istop -style xilinx -f -lang vhdl -o C:/Users/iqbal.ha/AES_PM/solution1/syn/vhdl/aes 
Execute       gen_rtl aes -istop -style xilinx -f -lang vlog -o C:/Users/iqbal.ha/AES_PM/solution1/syn/verilog/aes 
Execute       syn_report -csynth -model aes -o C:/Users/iqbal.ha/AES_PM/solution1/syn/report/aes_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model aes -o C:/Users/iqbal.ha/AES_PM/solution1/syn/report/aes_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model aes -o C:/Users/iqbal.ha/AES_PM/solution1/.autopilot/db/aes.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.637 sec.
Execute       db_write -model aes -f -o C:/Users/iqbal.ha/AES_PM/solution1/.autopilot/db/aes.adb 
Execute       db_write -model aes -bindview -o C:/Users/iqbal.ha/AES_PM/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info aes -p C:/Users/iqbal.ha/AES_PM/solution1/.autopilot/db -o C:/Users/iqbal.ha/AES_PM/solution1/.autopilot/db/aes 
Execute       export_constraint_db -f -tool general -o C:/Users/iqbal.ha/AES_PM/solution1/.autopilot/db/aes.constraint.tcl 
Execute       syn_report -designview -model aes -o C:/Users/iqbal.ha/AES_PM/solution1/.autopilot/db/aes.design.xml 
Command       syn_report done; 0.496 sec.
Execute       syn_report -csynthDesign -model aes -o C:/Users/iqbal.ha/AES_PM/solution1/syn/report/csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       get_config_rtl -disable_wave_debug 
Execute       syn_report -wcfg -model aes -o C:/Users/iqbal.ha/AES_PM/solution1/.autopilot/db/aes_dataflow_ana.wcfg 
Execute       syn_report -protoinst -model aes -o C:/Users/iqbal.ha/AES_PM/solution1/.autopilot/db/aes.protoinst 
Execute       get_config_debug -directory 
Execute       sc_get_clocks aes 
Execute       get_config_export -vivado_clock 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       sc_get_portdomain aes 
INFO-FLOW: Model list for RTL component generation: aes_Pipeline_1 aes_Pipeline_2 aes_Pipeline_3 aes_Pipeline_cipherkeyLoop aes_Pipeline_plaintextLoop aes_Pipeline_aesEncryptLoop1_aesEncryptLoop2 expandKey_Pipeline_expandKeyLoop1 expandKey_Pipeline_expandKeyLoop2 expandKey aes_main_Pipeline_createRoundKeyLoop1_createRoundKeyLoop2 aes_main_Pipeline_addRoundKeyLoop galois_multiplication aes_round aes_main_Pipeline_aesMainLoop aes_main_Pipeline_createRoundKeyLoop1_createRoundKeyLoop21 aes_main_Pipeline_shiftRowLoop1 aes_main_Pipeline_shiftRowLoop12 aes_main_Pipeline_addRoundKeyLoop3 aes_main aes_Pipeline_aesEncryptLoop3_aesEncryptLoop4 aes_Pipeline_aesDecryptLoop1_aesDecryptLoop2 aes_invMain_Pipeline_createRoundKeyLoop1_createRoundKeyLoop2 aes_invMain_Pipeline_addRoundKeyLoop aes_invRound aes_invMain_Pipeline_aesInvMainLoop aes_invMain_Pipeline_createRoundKeyLoop1_createRoundKeyLoop24 aes_invMain_Pipeline_invShiftRowLoop1 aes_invMain_Pipeline_invShiftRowLoop15 aes_invMain_Pipeline_addRoundKeyLoop6 aes_invMain aes_Pipeline_aesDecryptLoop3_aesDecryptLoop4 aes_Pipeline_ciphertextLoop aes_Pipeline_decryptedTextLoop aes
INFO-FLOW: Handling components in module [aes_Pipeline_1] ... 
Execute       source C:/Users/iqbal.ha/AES_PM/solution1/.autopilot/db/aes_Pipeline_1.compgen.tcl 
INFO-FLOW: Found component aes_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model aes_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [aes_Pipeline_2] ... 
Execute       source C:/Users/iqbal.ha/AES_PM/solution1/.autopilot/db/aes_Pipeline_2.compgen.tcl 
INFO-FLOW: Found component aes_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model aes_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [aes_Pipeline_3] ... 
Execute       source C:/Users/iqbal.ha/AES_PM/solution1/.autopilot/db/aes_Pipeline_3.compgen.tcl 
INFO-FLOW: Found component aes_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model aes_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [aes_Pipeline_cipherkeyLoop] ... 
Execute       source C:/Users/iqbal.ha/AES_PM/solution1/.autopilot/db/aes_Pipeline_cipherkeyLoop.compgen.tcl 
INFO-FLOW: Found component aes_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model aes_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [aes_Pipeline_plaintextLoop] ... 
Execute       source C:/Users/iqbal.ha/AES_PM/solution1/.autopilot/db/aes_Pipeline_plaintextLoop.compgen.tcl 
INFO-FLOW: Found component aes_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model aes_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [aes_Pipeline_aesEncryptLoop1_aesEncryptLoop2] ... 
Execute       source C:/Users/iqbal.ha/AES_PM/solution1/.autopilot/db/aes_Pipeline_aesEncryptLoop1_aesEncryptLoop2.compgen.tcl 
INFO-FLOW: Found component aes_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model aes_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [expandKey_Pipeline_expandKeyLoop1] ... 
Execute       source C:/Users/iqbal.ha/AES_PM/solution1/.autopilot/db/expandKey_Pipeline_expandKeyLoop1.compgen.tcl 
INFO-FLOW: Found component aes_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model aes_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [expandKey_Pipeline_expandKeyLoop2] ... 
Execute       source C:/Users/iqbal.ha/AES_PM/solution1/.autopilot/db/expandKey_Pipeline_expandKeyLoop2.compgen.tcl 
INFO-FLOW: Found component aes_srem_32ns_7ns_6_36_1.
INFO-FLOW: Append model aes_srem_32ns_7ns_6_36_1
INFO-FLOW: Found component aes_mux_21_8_1_1.
INFO-FLOW: Append model aes_mux_21_8_1_1
INFO-FLOW: Found component aes_expandKey_Pipeline_expandKeyLoop2_sbox_ROM_2P_AUTO_1R.
INFO-FLOW: Append model aes_expandKey_Pipeline_expandKeyLoop2_sbox_ROM_2P_AUTO_1R
INFO-FLOW: Found component aes_expandKey_Pipeline_expandKeyLoop2_Rcon_ROM_2P_AUTO_1R.
INFO-FLOW: Append model aes_expandKey_Pipeline_expandKeyLoop2_Rcon_ROM_2P_AUTO_1R
INFO-FLOW: Found component aes_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model aes_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [expandKey] ... 
Execute       source C:/Users/iqbal.ha/AES_PM/solution1/.autopilot/db/expandKey.compgen.tcl 
INFO-FLOW: Handling components in module [aes_main_Pipeline_createRoundKeyLoop1_createRoundKeyLoop2] ... 
Execute       source C:/Users/iqbal.ha/AES_PM/solution1/.autopilot/db/aes_main_Pipeline_createRoundKeyLoop1_createRoundKeyLoop2.compgen.tcl 
INFO-FLOW: Found component aes_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model aes_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [aes_main_Pipeline_addRoundKeyLoop] ... 
Execute       source C:/Users/iqbal.ha/AES_PM/solution1/.autopilot/db/aes_main_Pipeline_addRoundKeyLoop.compgen.tcl 
INFO-FLOW: Found component aes_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model aes_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [galois_multiplication] ... 
Execute       source C:/Users/iqbal.ha/AES_PM/solution1/.autopilot/db/galois_multiplication.compgen.tcl 
INFO-FLOW: Handling components in module [aes_round] ... 
Execute       source C:/Users/iqbal.ha/AES_PM/solution1/.autopilot/db/aes_round.compgen.tcl 
INFO-FLOW: Handling components in module [aes_main_Pipeline_aesMainLoop] ... 
Execute       source C:/Users/iqbal.ha/AES_PM/solution1/.autopilot/db/aes_main_Pipeline_aesMainLoop.compgen.tcl 
INFO-FLOW: Found component aes_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model aes_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [aes_main_Pipeline_createRoundKeyLoop1_createRoundKeyLoop21] ... 
Execute       source C:/Users/iqbal.ha/AES_PM/solution1/.autopilot/db/aes_main_Pipeline_createRoundKeyLoop1_createRoundKeyLoop21.compgen.tcl 
INFO-FLOW: Found component aes_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model aes_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [aes_main_Pipeline_shiftRowLoop1] ... 
Execute       source C:/Users/iqbal.ha/AES_PM/solution1/.autopilot/db/aes_main_Pipeline_shiftRowLoop1.compgen.tcl 
INFO-FLOW: Found component aes_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model aes_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [aes_main_Pipeline_shiftRowLoop12] ... 
Execute       source C:/Users/iqbal.ha/AES_PM/solution1/.autopilot/db/aes_main_Pipeline_shiftRowLoop12.compgen.tcl 
INFO-FLOW: Found component aes_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model aes_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [aes_main_Pipeline_addRoundKeyLoop3] ... 
Execute       source C:/Users/iqbal.ha/AES_PM/solution1/.autopilot/db/aes_main_Pipeline_addRoundKeyLoop3.compgen.tcl 
INFO-FLOW: Found component aes_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model aes_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [aes_main] ... 
Execute       source C:/Users/iqbal.ha/AES_PM/solution1/.autopilot/db/aes_main.compgen.tcl 
INFO-FLOW: Found component aes_aes_main_roundKey_RAM_AUTO_1R1W.
INFO-FLOW: Append model aes_aes_main_roundKey_RAM_AUTO_1R1W
INFO-FLOW: Handling components in module [aes_Pipeline_aesEncryptLoop3_aesEncryptLoop4] ... 
Execute       source C:/Users/iqbal.ha/AES_PM/solution1/.autopilot/db/aes_Pipeline_aesEncryptLoop3_aesEncryptLoop4.compgen.tcl 
INFO-FLOW: Found component aes_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model aes_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [aes_Pipeline_aesDecryptLoop1_aesDecryptLoop2] ... 
Execute       source C:/Users/iqbal.ha/AES_PM/solution1/.autopilot/db/aes_Pipeline_aesDecryptLoop1_aesDecryptLoop2.compgen.tcl 
INFO-FLOW: Found component aes_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model aes_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [aes_invMain_Pipeline_createRoundKeyLoop1_createRoundKeyLoop2] ... 
Execute       source C:/Users/iqbal.ha/AES_PM/solution1/.autopilot/db/aes_invMain_Pipeline_createRoundKeyLoop1_createRoundKeyLoop2.compgen.tcl 
INFO-FLOW: Found component aes_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model aes_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [aes_invMain_Pipeline_addRoundKeyLoop] ... 
Execute       source C:/Users/iqbal.ha/AES_PM/solution1/.autopilot/db/aes_invMain_Pipeline_addRoundKeyLoop.compgen.tcl 
INFO-FLOW: Found component aes_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model aes_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [aes_invRound] ... 
Execute       source C:/Users/iqbal.ha/AES_PM/solution1/.autopilot/db/aes_invRound.compgen.tcl 
INFO-FLOW: Found component aes_aes_invRound_rsbox_ROM_2P_AUTO_1R.
INFO-FLOW: Append model aes_aes_invRound_rsbox_ROM_2P_AUTO_1R
INFO-FLOW: Handling components in module [aes_invMain_Pipeline_aesInvMainLoop] ... 
Execute       source C:/Users/iqbal.ha/AES_PM/solution1/.autopilot/db/aes_invMain_Pipeline_aesInvMainLoop.compgen.tcl 
INFO-FLOW: Found component aes_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model aes_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [aes_invMain_Pipeline_createRoundKeyLoop1_createRoundKeyLoop24] ... 
Execute       source C:/Users/iqbal.ha/AES_PM/solution1/.autopilot/db/aes_invMain_Pipeline_createRoundKeyLoop1_createRoundKeyLoop24.compgen.tcl 
INFO-FLOW: Found component aes_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model aes_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [aes_invMain_Pipeline_invShiftRowLoop1] ... 
Execute       source C:/Users/iqbal.ha/AES_PM/solution1/.autopilot/db/aes_invMain_Pipeline_invShiftRowLoop1.compgen.tcl 
INFO-FLOW: Found component aes_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model aes_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [aes_invMain_Pipeline_invShiftRowLoop15] ... 
Execute       source C:/Users/iqbal.ha/AES_PM/solution1/.autopilot/db/aes_invMain_Pipeline_invShiftRowLoop15.compgen.tcl 
INFO-FLOW: Found component aes_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model aes_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [aes_invMain_Pipeline_addRoundKeyLoop6] ... 
Execute       source C:/Users/iqbal.ha/AES_PM/solution1/.autopilot/db/aes_invMain_Pipeline_addRoundKeyLoop6.compgen.tcl 
INFO-FLOW: Found component aes_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model aes_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [aes_invMain] ... 
Execute       source C:/Users/iqbal.ha/AES_PM/solution1/.autopilot/db/aes_invMain.compgen.tcl 
INFO-FLOW: Found component aes_aes_invMain_roundKey_RAM_AUTO_1R1W.
INFO-FLOW: Append model aes_aes_invMain_roundKey_RAM_AUTO_1R1W
INFO-FLOW: Handling components in module [aes_Pipeline_aesDecryptLoop3_aesDecryptLoop4] ... 
Execute       source C:/Users/iqbal.ha/AES_PM/solution1/.autopilot/db/aes_Pipeline_aesDecryptLoop3_aesDecryptLoop4.compgen.tcl 
INFO-FLOW: Found component aes_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model aes_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [aes_Pipeline_ciphertextLoop] ... 
Execute       source C:/Users/iqbal.ha/AES_PM/solution1/.autopilot/db/aes_Pipeline_ciphertextLoop.compgen.tcl 
INFO-FLOW: Found component aes_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model aes_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [aes_Pipeline_decryptedTextLoop] ... 
Execute       source C:/Users/iqbal.ha/AES_PM/solution1/.autopilot/db/aes_Pipeline_decryptedTextLoop.compgen.tcl 
INFO-FLOW: Found component aes_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model aes_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [aes] ... 
Execute       source C:/Users/iqbal.ha/AES_PM/solution1/.autopilot/db/aes.compgen.tcl 
INFO-FLOW: Found component aes_key_array128_RAM_1WNR_AUTO_1R1W.
INFO-FLOW: Append model aes_key_array128_RAM_1WNR_AUTO_1R1W
INFO-FLOW: Found component aes_expandedKey_RAM_AUTO_1R1W.
INFO-FLOW: Append model aes_expandedKey_RAM_AUTO_1R1W
INFO-FLOW: Found component aes_block_RAM_AUTO_1R1W.
INFO-FLOW: Append model aes_block_RAM_AUTO_1R1W
INFO-FLOW: Found component aes_plaintext_array_RAM_AUTO_1R1W.
INFO-FLOW: Append model aes_plaintext_array_RAM_AUTO_1R1W
INFO-FLOW: Found component aes_CTRL_BUS_s_axi.
INFO-FLOW: Append model aes_CTRL_BUS_s_axi
INFO-FLOW: Found component aes_control_s_axi.
INFO-FLOW: Append model aes_control_s_axi
INFO-FLOW: Found component aes_regslice_both.
INFO-FLOW: Append model aes_regslice_both
INFO-FLOW: Found component aes_regslice_both.
INFO-FLOW: Append model aes_regslice_both
INFO-FLOW: Found component aes_regslice_both.
INFO-FLOW: Append model aes_regslice_both
INFO-FLOW: Found component aes_regslice_both.
INFO-FLOW: Append model aes_regslice_both
INFO-FLOW: Found component aes_regslice_both.
INFO-FLOW: Append model aes_regslice_both
INFO-FLOW: Found component aes_regslice_both.
INFO-FLOW: Append model aes_regslice_both
INFO-FLOW: Found component aes_regslice_both.
INFO-FLOW: Append model aes_regslice_both
INFO-FLOW: Found component aes_regslice_both.
INFO-FLOW: Append model aes_regslice_both
INFO-FLOW: Found component aes_regslice_both.
INFO-FLOW: Append model aes_regslice_both
INFO-FLOW: Found component aes_regslice_both.
INFO-FLOW: Append model aes_regslice_both
INFO-FLOW: Found component aes_regslice_both.
INFO-FLOW: Append model aes_regslice_both
INFO-FLOW: Found component aes_regslice_both.
INFO-FLOW: Append model aes_regslice_both
INFO-FLOW: Found component aes_regslice_both.
INFO-FLOW: Append model aes_regslice_both
INFO-FLOW: Found component aes_regslice_both.
INFO-FLOW: Append model aes_regslice_both
INFO-FLOW: Append model aes_Pipeline_1
INFO-FLOW: Append model aes_Pipeline_2
INFO-FLOW: Append model aes_Pipeline_3
INFO-FLOW: Append model aes_Pipeline_cipherkeyLoop
INFO-FLOW: Append model aes_Pipeline_plaintextLoop
INFO-FLOW: Append model aes_Pipeline_aesEncryptLoop1_aesEncryptLoop2
INFO-FLOW: Append model expandKey_Pipeline_expandKeyLoop1
INFO-FLOW: Append model expandKey_Pipeline_expandKeyLoop2
INFO-FLOW: Append model expandKey
INFO-FLOW: Append model aes_main_Pipeline_createRoundKeyLoop1_createRoundKeyLoop2
INFO-FLOW: Append model aes_main_Pipeline_addRoundKeyLoop
INFO-FLOW: Append model galois_multiplication
INFO-FLOW: Append model aes_round
INFO-FLOW: Append model aes_main_Pipeline_aesMainLoop
INFO-FLOW: Append model aes_main_Pipeline_createRoundKeyLoop1_createRoundKeyLoop21
INFO-FLOW: Append model aes_main_Pipeline_shiftRowLoop1
INFO-FLOW: Append model aes_main_Pipeline_shiftRowLoop12
INFO-FLOW: Append model aes_main_Pipeline_addRoundKeyLoop3
INFO-FLOW: Append model aes_main
INFO-FLOW: Append model aes_Pipeline_aesEncryptLoop3_aesEncryptLoop4
INFO-FLOW: Append model aes_Pipeline_aesDecryptLoop1_aesDecryptLoop2
INFO-FLOW: Append model aes_invMain_Pipeline_createRoundKeyLoop1_createRoundKeyLoop2
INFO-FLOW: Append model aes_invMain_Pipeline_addRoundKeyLoop
INFO-FLOW: Append model aes_invRound
INFO-FLOW: Append model aes_invMain_Pipeline_aesInvMainLoop
INFO-FLOW: Append model aes_invMain_Pipeline_createRoundKeyLoop1_createRoundKeyLoop24
INFO-FLOW: Append model aes_invMain_Pipeline_invShiftRowLoop1
INFO-FLOW: Append model aes_invMain_Pipeline_invShiftRowLoop15
INFO-FLOW: Append model aes_invMain_Pipeline_addRoundKeyLoop6
INFO-FLOW: Append model aes_invMain
INFO-FLOW: Append model aes_Pipeline_aesDecryptLoop3_aesDecryptLoop4
INFO-FLOW: Append model aes_Pipeline_ciphertextLoop
INFO-FLOW: Append model aes_Pipeline_decryptedTextLoop
INFO-FLOW: Append model aes
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: aes_flow_control_loop_pipe_sequential_init aes_flow_control_loop_pipe_sequential_init aes_flow_control_loop_pipe_sequential_init aes_flow_control_loop_pipe_sequential_init aes_flow_control_loop_pipe_sequential_init aes_flow_control_loop_pipe_sequential_init aes_flow_control_loop_pipe_sequential_init aes_srem_32ns_7ns_6_36_1 aes_mux_21_8_1_1 aes_expandKey_Pipeline_expandKeyLoop2_sbox_ROM_2P_AUTO_1R aes_expandKey_Pipeline_expandKeyLoop2_Rcon_ROM_2P_AUTO_1R aes_flow_control_loop_pipe_sequential_init aes_flow_control_loop_pipe_sequential_init aes_flow_control_loop_pipe_sequential_init aes_flow_control_loop_pipe_sequential_init aes_flow_control_loop_pipe_sequential_init aes_flow_control_loop_pipe_sequential_init aes_flow_control_loop_pipe_sequential_init aes_flow_control_loop_pipe_sequential_init aes_aes_main_roundKey_RAM_AUTO_1R1W aes_flow_control_loop_pipe_sequential_init aes_flow_control_loop_pipe_sequential_init aes_flow_control_loop_pipe_sequential_init aes_flow_control_loop_pipe_sequential_init aes_aes_invRound_rsbox_ROM_2P_AUTO_1R aes_flow_control_loop_pipe_sequential_init aes_flow_control_loop_pipe_sequential_init aes_flow_control_loop_pipe_sequential_init aes_flow_control_loop_pipe_sequential_init aes_flow_control_loop_pipe_sequential_init aes_aes_invMain_roundKey_RAM_AUTO_1R1W aes_flow_control_loop_pipe_sequential_init aes_flow_control_loop_pipe_sequential_init aes_flow_control_loop_pipe_sequential_init aes_key_array128_RAM_1WNR_AUTO_1R1W aes_expandedKey_RAM_AUTO_1R1W aes_block_RAM_AUTO_1R1W aes_plaintext_array_RAM_AUTO_1R1W aes_CTRL_BUS_s_axi aes_control_s_axi aes_regslice_both aes_regslice_both aes_regslice_both aes_regslice_both aes_regslice_both aes_regslice_both aes_regslice_both aes_regslice_both aes_regslice_both aes_regslice_both aes_regslice_both aes_regslice_both aes_regslice_both aes_regslice_both aes_Pipeline_1 aes_Pipeline_2 aes_Pipeline_3 aes_Pipeline_cipherkeyLoop aes_Pipeline_plaintextLoop aes_Pipeline_aesEncryptLoop1_aesEncryptLoop2 expandKey_Pipeline_expandKeyLoop1 expandKey_Pipeline_expandKeyLoop2 expandKey aes_main_Pipeline_createRoundKeyLoop1_createRoundKeyLoop2 aes_main_Pipeline_addRoundKeyLoop galois_multiplication aes_round aes_main_Pipeline_aesMainLoop aes_main_Pipeline_createRoundKeyLoop1_createRoundKeyLoop21 aes_main_Pipeline_shiftRowLoop1 aes_main_Pipeline_shiftRowLoop12 aes_main_Pipeline_addRoundKeyLoop3 aes_main aes_Pipeline_aesEncryptLoop3_aesEncryptLoop4 aes_Pipeline_aesDecryptLoop1_aesDecryptLoop2 aes_invMain_Pipeline_createRoundKeyLoop1_createRoundKeyLoop2 aes_invMain_Pipeline_addRoundKeyLoop aes_invRound aes_invMain_Pipeline_aesInvMainLoop aes_invMain_Pipeline_createRoundKeyLoop1_createRoundKeyLoop24 aes_invMain_Pipeline_invShiftRowLoop1 aes_invMain_Pipeline_invShiftRowLoop15 aes_invMain_Pipeline_addRoundKeyLoop6 aes_invMain aes_Pipeline_aesDecryptLoop3_aesDecryptLoop4 aes_Pipeline_ciphertextLoop aes_Pipeline_decryptedTextLoop aes
INFO-FLOW: Generating C:/Users/iqbal.ha/AES_PM/solution1/.autopilot/db/autopilot.rtl.models.txt file...
INFO-FLOW: To file: write model aes_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model aes_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model aes_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model aes_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model aes_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model aes_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model aes_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model aes_srem_32ns_7ns_6_36_1
INFO-FLOW: To file: write model aes_mux_21_8_1_1
INFO-FLOW: To file: write model aes_expandKey_Pipeline_expandKeyLoop2_sbox_ROM_2P_AUTO_1R
INFO-FLOW: To file: write model aes_expandKey_Pipeline_expandKeyLoop2_Rcon_ROM_2P_AUTO_1R
INFO-FLOW: To file: write model aes_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model aes_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model aes_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model aes_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model aes_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model aes_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model aes_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model aes_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model aes_aes_main_roundKey_RAM_AUTO_1R1W
INFO-FLOW: To file: write model aes_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model aes_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model aes_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model aes_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model aes_aes_invRound_rsbox_ROM_2P_AUTO_1R
INFO-FLOW: To file: write model aes_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model aes_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model aes_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model aes_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model aes_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model aes_aes_invMain_roundKey_RAM_AUTO_1R1W
INFO-FLOW: To file: write model aes_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model aes_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model aes_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model aes_key_array128_RAM_1WNR_AUTO_1R1W
INFO-FLOW: To file: write model aes_expandedKey_RAM_AUTO_1R1W
INFO-FLOW: To file: write model aes_block_RAM_AUTO_1R1W
INFO-FLOW: To file: write model aes_plaintext_array_RAM_AUTO_1R1W
INFO-FLOW: To file: write model aes_CTRL_BUS_s_axi
INFO-FLOW: To file: write model aes_control_s_axi
INFO-FLOW: To file: write model aes_regslice_both
INFO-FLOW: To file: write model aes_regslice_both
INFO-FLOW: To file: write model aes_regslice_both
INFO-FLOW: To file: write model aes_regslice_both
INFO-FLOW: To file: write model aes_regslice_both
INFO-FLOW: To file: write model aes_regslice_both
INFO-FLOW: To file: write model aes_regslice_both
INFO-FLOW: To file: write model aes_regslice_both
INFO-FLOW: To file: write model aes_regslice_both
INFO-FLOW: To file: write model aes_regslice_both
INFO-FLOW: To file: write model aes_regslice_both
INFO-FLOW: To file: write model aes_regslice_both
INFO-FLOW: To file: write model aes_regslice_both
INFO-FLOW: To file: write model aes_regslice_both
INFO-FLOW: To file: write model aes_Pipeline_1
INFO-FLOW: To file: write model aes_Pipeline_2
INFO-FLOW: To file: write model aes_Pipeline_3
INFO-FLOW: To file: write model aes_Pipeline_cipherkeyLoop
INFO-FLOW: To file: write model aes_Pipeline_plaintextLoop
INFO-FLOW: To file: write model aes_Pipeline_aesEncryptLoop1_aesEncryptLoop2
INFO-FLOW: To file: write model expandKey_Pipeline_expandKeyLoop1
INFO-FLOW: To file: write model expandKey_Pipeline_expandKeyLoop2
INFO-FLOW: To file: write model expandKey
INFO-FLOW: To file: write model aes_main_Pipeline_createRoundKeyLoop1_createRoundKeyLoop2
INFO-FLOW: To file: write model aes_main_Pipeline_addRoundKeyLoop
INFO-FLOW: To file: write model galois_multiplication
INFO-FLOW: To file: write model aes_round
INFO-FLOW: To file: write model aes_main_Pipeline_aesMainLoop
INFO-FLOW: To file: write model aes_main_Pipeline_createRoundKeyLoop1_createRoundKeyLoop21
INFO-FLOW: To file: write model aes_main_Pipeline_shiftRowLoop1
INFO-FLOW: To file: write model aes_main_Pipeline_shiftRowLoop12
INFO-FLOW: To file: write model aes_main_Pipeline_addRoundKeyLoop3
INFO-FLOW: To file: write model aes_main
INFO-FLOW: To file: write model aes_Pipeline_aesEncryptLoop3_aesEncryptLoop4
INFO-FLOW: To file: write model aes_Pipeline_aesDecryptLoop1_aesDecryptLoop2
INFO-FLOW: To file: write model aes_invMain_Pipeline_createRoundKeyLoop1_createRoundKeyLoop2
INFO-FLOW: To file: write model aes_invMain_Pipeline_addRoundKeyLoop
INFO-FLOW: To file: write model aes_invRound
INFO-FLOW: To file: write model aes_invMain_Pipeline_aesInvMainLoop
INFO-FLOW: To file: write model aes_invMain_Pipeline_createRoundKeyLoop1_createRoundKeyLoop24
INFO-FLOW: To file: write model aes_invMain_Pipeline_invShiftRowLoop1
INFO-FLOW: To file: write model aes_invMain_Pipeline_invShiftRowLoop15
INFO-FLOW: To file: write model aes_invMain_Pipeline_addRoundKeyLoop6
INFO-FLOW: To file: write model aes_invMain
INFO-FLOW: To file: write model aes_Pipeline_aesDecryptLoop3_aesDecryptLoop4
INFO-FLOW: To file: write model aes_Pipeline_ciphertextLoop
INFO-FLOW: To file: write model aes_Pipeline_decryptedTextLoop
INFO-FLOW: To file: write model aes
INFO-FLOW: Generating C:/Users/iqbal.ha/AES_PM/solution1/.autopilot/db/autopilot.rtl.models.tcl file...
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate_csynth_design
Execute       get_top 
Execute       get_config_export -ipname 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       get_config_rtl -module_auto_prefix 
INFO-FLOW: DBG:PUTS: read_platform_lib C:/Users/iqbal.ha/AES_PM/solution1/.autopilot/db/global.setting.tcl
Execute       source C:/Xilinx/Vitis_HLS/2022.1/common/technology/generic/autopilot/common.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.1/common/technology/generic/autopilot/op.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.1/common/technology/generic/autopilot/op_simcore.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.1/common/technology/generic/autopilot/interface.gen 
Execute       source C:/Users/iqbal.ha/AES_PM/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:PUTS:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::generate_ip_cores gen_sim_model='1' gen_fp_models='0' gen_for_export='0' dstSCDir='' dstVhdlDir='C:/Users/iqbal.ha/AES_PM/solution1/.autopilot/db/vhdl' dstVlogDir='C:/Users/iqbal.ha/AES_PM/solution1/.autopilot/db/vlog' tclDir='C:/Users/iqbal.ha/AES_PM/solution1/.autopilot/db' modelList='aes_flow_control_loop_pipe_sequential_init
aes_flow_control_loop_pipe_sequential_init
aes_flow_control_loop_pipe_sequential_init
aes_flow_control_loop_pipe_sequential_init
aes_flow_control_loop_pipe_sequential_init
aes_flow_control_loop_pipe_sequential_init
aes_flow_control_loop_pipe_sequential_init
aes_srem_32ns_7ns_6_36_1
aes_mux_21_8_1_1
aes_expandKey_Pipeline_expandKeyLoop2_sbox_ROM_2P_AUTO_1R
aes_expandKey_Pipeline_expandKeyLoop2_Rcon_ROM_2P_AUTO_1R
aes_flow_control_loop_pipe_sequential_init
aes_flow_control_loop_pipe_sequential_init
aes_flow_control_loop_pipe_sequential_init
aes_flow_control_loop_pipe_sequential_init
aes_flow_control_loop_pipe_sequential_init
aes_flow_control_loop_pipe_sequential_init
aes_flow_control_loop_pipe_sequential_init
aes_flow_control_loop_pipe_sequential_init
aes_aes_main_roundKey_RAM_AUTO_1R1W
aes_flow_control_loop_pipe_sequential_init
aes_flow_control_loop_pipe_sequential_init
aes_flow_control_loop_pipe_sequential_init
aes_flow_control_loop_pipe_sequential_init
aes_aes_invRound_rsbox_ROM_2P_AUTO_1R
aes_flow_control_loop_pipe_sequential_init
aes_flow_control_loop_pipe_sequential_init
aes_flow_control_loop_pipe_sequential_init
aes_flow_control_loop_pipe_sequential_init
aes_flow_control_loop_pipe_sequential_init
aes_aes_invMain_roundKey_RAM_AUTO_1R1W
aes_flow_control_loop_pipe_sequential_init
aes_flow_control_loop_pipe_sequential_init
aes_flow_control_loop_pipe_sequential_init
aes_key_array128_RAM_1WNR_AUTO_1R1W
aes_expandedKey_RAM_AUTO_1R1W
aes_block_RAM_AUTO_1R1W
aes_plaintext_array_RAM_AUTO_1R1W
aes_CTRL_BUS_s_axi
aes_control_s_axi
aes_regslice_both
aes_regslice_both
aes_regslice_both
aes_regslice_both
aes_regslice_both
aes_regslice_both
aes_regslice_both
aes_regslice_both
aes_regslice_both
aes_regslice_both
aes_regslice_both
aes_regslice_both
aes_regslice_both
aes_regslice_both
aes_Pipeline_1
aes_Pipeline_2
aes_Pipeline_3
aes_Pipeline_cipherkeyLoop
aes_Pipeline_plaintextLoop
aes_Pipeline_aesEncryptLoop1_aesEncryptLoop2
expandKey_Pipeline_expandKeyLoop1
expandKey_Pipeline_expandKeyLoop2
expandKey
aes_main_Pipeline_createRoundKeyLoop1_createRoundKeyLoop2
aes_main_Pipeline_addRoundKeyLoop
galois_multiplication
aes_round
aes_main_Pipeline_aesMainLoop
aes_main_Pipeline_createRoundKeyLoop1_createRoundKeyLoop21
aes_main_Pipeline_shiftRowLoop1
aes_main_Pipeline_shiftRowLoop12
aes_main_Pipeline_addRoundKeyLoop3
aes_main
aes_Pipeline_aesEncryptLoop3_aesEncryptLoop4
aes_Pipeline_aesDecryptLoop1_aesDecryptLoop2
aes_invMain_Pipeline_createRoundKeyLoop1_createRoundKeyLoop2
aes_invMain_Pipeline_addRoundKeyLoop
aes_invRound
aes_invMain_Pipeline_aesInvMainLoop
aes_invMain_Pipeline_createRoundKeyLoop1_createRoundKeyLoop24
aes_invMain_Pipeline_invShiftRowLoop1
aes_invMain_Pipeline_invShiftRowLoop15
aes_invMain_Pipeline_addRoundKeyLoop6
aes_invMain
aes_Pipeline_aesDecryptLoop3_aesDecryptLoop4
aes_Pipeline_ciphertextLoop
aes_Pipeline_decryptedTextLoop
aes
' expOnly='0'
Execute       source C:/Users/iqbal.ha/AES_PM/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source C:/Users/iqbal.ha/AES_PM/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Users/iqbal.ha/AES_PM/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Users/iqbal.ha/AES_PM/solution1/.autopilot/db/aes_Pipeline_1.compgen.tcl 
Execute       source C:/Users/iqbal.ha/AES_PM/solution1/.autopilot/db/aes_Pipeline_2.compgen.tcl 
Execute       source C:/Users/iqbal.ha/AES_PM/solution1/.autopilot/db/aes_Pipeline_3.compgen.tcl 
Execute       source C:/Users/iqbal.ha/AES_PM/solution1/.autopilot/db/aes_Pipeline_cipherkeyLoop.compgen.tcl 
Execute       source C:/Users/iqbal.ha/AES_PM/solution1/.autopilot/db/aes_Pipeline_plaintextLoop.compgen.tcl 
Execute       source C:/Users/iqbal.ha/AES_PM/solution1/.autopilot/db/aes_Pipeline_aesEncryptLoop1_aesEncryptLoop2.compgen.tcl 
Execute       source C:/Users/iqbal.ha/AES_PM/solution1/.autopilot/db/expandKey_Pipeline_expandKeyLoop1.compgen.tcl 
Execute       source C:/Users/iqbal.ha/AES_PM/solution1/.autopilot/db/expandKey_Pipeline_expandKeyLoop2.compgen.tcl 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'aes_expandKey_Pipeline_expandKeyLoop2_sbox_ROM_2P_AUTO_1R' using auto ROMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'aes_expandKey_Pipeline_expandKeyLoop2_Rcon_ROM_2P_AUTO_1R' using auto ROMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Command       ap_source done; 0.247 sec.
Execute       source C:/Users/iqbal.ha/AES_PM/solution1/.autopilot/db/expandKey.compgen.tcl 
Execute       source C:/Users/iqbal.ha/AES_PM/solution1/.autopilot/db/aes_main_Pipeline_createRoundKeyLoop1_createRoundKeyLoop2.compgen.tcl 
Execute       source C:/Users/iqbal.ha/AES_PM/solution1/.autopilot/db/aes_main_Pipeline_addRoundKeyLoop.compgen.tcl 
Execute       source C:/Users/iqbal.ha/AES_PM/solution1/.autopilot/db/galois_multiplication.compgen.tcl 
Execute       source C:/Users/iqbal.ha/AES_PM/solution1/.autopilot/db/aes_round.compgen.tcl 
Execute       source C:/Users/iqbal.ha/AES_PM/solution1/.autopilot/db/aes_main_Pipeline_aesMainLoop.compgen.tcl 
Execute       source C:/Users/iqbal.ha/AES_PM/solution1/.autopilot/db/aes_main_Pipeline_createRoundKeyLoop1_createRoundKeyLoop21.compgen.tcl 
Execute       source C:/Users/iqbal.ha/AES_PM/solution1/.autopilot/db/aes_main_Pipeline_shiftRowLoop1.compgen.tcl 
Execute       source C:/Users/iqbal.ha/AES_PM/solution1/.autopilot/db/aes_main_Pipeline_shiftRowLoop12.compgen.tcl 
Execute       source C:/Users/iqbal.ha/AES_PM/solution1/.autopilot/db/aes_main_Pipeline_addRoundKeyLoop3.compgen.tcl 
Execute       source C:/Users/iqbal.ha/AES_PM/solution1/.autopilot/db/aes_main.compgen.tcl 
INFO: [RTMG 210-278] Implementing memory 'aes_aes_main_roundKey_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source C:/Users/iqbal.ha/AES_PM/solution1/.autopilot/db/aes_Pipeline_aesEncryptLoop3_aesEncryptLoop4.compgen.tcl 
Execute       source C:/Users/iqbal.ha/AES_PM/solution1/.autopilot/db/aes_Pipeline_aesDecryptLoop1_aesDecryptLoop2.compgen.tcl 
Execute       source C:/Users/iqbal.ha/AES_PM/solution1/.autopilot/db/aes_invMain_Pipeline_createRoundKeyLoop1_createRoundKeyLoop2.compgen.tcl 
Execute       source C:/Users/iqbal.ha/AES_PM/solution1/.autopilot/db/aes_invMain_Pipeline_addRoundKeyLoop.compgen.tcl 
Execute       source C:/Users/iqbal.ha/AES_PM/solution1/.autopilot/db/aes_invRound.compgen.tcl 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'aes_aes_invRound_rsbox_ROM_2P_AUTO_1R' using auto ROMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Command       ap_source done; 0.108 sec.
Execute       source C:/Users/iqbal.ha/AES_PM/solution1/.autopilot/db/aes_invMain_Pipeline_aesInvMainLoop.compgen.tcl 
Execute       source C:/Users/iqbal.ha/AES_PM/solution1/.autopilot/db/aes_invMain_Pipeline_createRoundKeyLoop1_createRoundKeyLoop24.compgen.tcl 
Execute       source C:/Users/iqbal.ha/AES_PM/solution1/.autopilot/db/aes_invMain_Pipeline_invShiftRowLoop1.compgen.tcl 
Execute       source C:/Users/iqbal.ha/AES_PM/solution1/.autopilot/db/aes_invMain_Pipeline_invShiftRowLoop15.compgen.tcl 
Execute       source C:/Users/iqbal.ha/AES_PM/solution1/.autopilot/db/aes_invMain_Pipeline_addRoundKeyLoop6.compgen.tcl 
Execute       source C:/Users/iqbal.ha/AES_PM/solution1/.autopilot/db/aes_invMain.compgen.tcl 
INFO: [RTMG 210-278] Implementing memory 'aes_aes_invMain_roundKey_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source C:/Users/iqbal.ha/AES_PM/solution1/.autopilot/db/aes_Pipeline_aesDecryptLoop3_aesDecryptLoop4.compgen.tcl 
Execute       source C:/Users/iqbal.ha/AES_PM/solution1/.autopilot/db/aes_Pipeline_ciphertextLoop.compgen.tcl 
Execute       source C:/Users/iqbal.ha/AES_PM/solution1/.autopilot/db/aes_Pipeline_decryptedTextLoop.compgen.tcl 
Execute       source C:/Users/iqbal.ha/AES_PM/solution1/.autopilot/db/aes.compgen.tcl 
INFO: [RTMG 210-278] Implementing memory 'aes_key_array128_RAM_1WNR_AUTO_1R1W_ram (RAM_1WnR)' using auto RAMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'aes_expandedKey_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'aes_block_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'aes_plaintext_array_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         source ./CTRL_BUS.slave.tcl 
Execute         source ./control.slave.tcl 
Execute         source ./CTRL_BUS.slave.tcl 
Command       ap_source done; 0.302 sec.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 2.681 seconds; current allocated memory: 1.373 GB.
INFO-FLOW: DBG:PROC: ::HLSREPORTS::create_csynth_xml bind_info_var='bind_info' RtlSubPrefix='aes_' outfile=''
INFO-FLOW: Running: create_csynth_xml read xml data
INFO-FLOW: Done: create_csynth_xml read xml data time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml bind info
INFO-FLOW: No bind nodes found for module_name expandKey
INFO-FLOW: No bind nodes found for module_name galois_multiplication
INFO-FLOW: Done: create_csynth_xml bind info time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml config info
Execute       get_config_op mul -impl 
Execute       get_config_op mul -latency 
Execute       get_config_op mul -precision 
Execute       get_config_op add -impl 
Execute       get_config_op add -latency 
Execute       get_config_op add -precision 
Execute       get_config_op sub -impl 
Execute       get_config_op sub -latency 
Execute       get_config_op sub -precision 
Execute       get_config_op fadd -impl 
Execute       get_config_op fadd -latency 
Execute       get_config_op fadd -precision 
Execute       get_config_op fsub -impl 
Execute       get_config_op fsub -latency 
Execute       get_config_op fsub -precision 
Execute       get_config_op fdiv -impl 
Execute       get_config_op fdiv -latency 
Execute       get_config_op fdiv -precision 
Execute       get_config_op fexp -impl 
Execute       get_config_op fexp -latency 
Execute       get_config_op fexp -precision 
Execute       get_config_op flog -impl 
Execute       get_config_op flog -latency 
Execute       get_config_op flog -precision 
Execute       get_config_op fmul -impl 
Execute       get_config_op fmul -latency 
Execute       get_config_op fmul -precision 
Execute       get_config_op frsqrt -impl 
Execute       get_config_op frsqrt -latency 
Execute       get_config_op frsqrt -precision 
Execute       get_config_op frecip -impl 
Execute       get_config_op frecip -latency 
Execute       get_config_op frecip -precision 
Execute       get_config_op fsqrt -impl 
Execute       get_config_op fsqrt -latency 
Execute       get_config_op fsqrt -precision 
Execute       get_config_op dadd -impl 
Execute       get_config_op dadd -latency 
Execute       get_config_op dadd -precision 
Execute       get_config_op dsub -impl 
Execute       get_config_op dsub -latency 
Execute       get_config_op dsub -precision 
Execute       get_config_op ddiv -impl 
Execute       get_config_op ddiv -latency 
Execute       get_config_op ddiv -precision 
Execute       get_config_op dexp -impl 
Execute       get_config_op dexp -latency 
Execute       get_config_op dexp -precision 
Execute       get_config_op dlog -impl 
Execute       get_config_op dlog -latency 
Execute       get_config_op dlog -precision 
Execute       get_config_op dmul -impl 
Execute       get_config_op dmul -latency 
Execute       get_config_op dmul -precision 
Execute       get_config_op drsqrt -impl 
Execute       get_config_op drsqrt -latency 
Execute       get_config_op drsqrt -precision 
Execute       get_config_op drecip -impl 
Execute       get_config_op drecip -latency 
Execute       get_config_op drecip -precision 
Execute       get_config_op dsqrt -impl 
Execute       get_config_op dsqrt -latency 
Execute       get_config_op dsqrt -precision 
Execute       get_config_op hadd -impl 
Execute       get_config_op hadd -latency 
Execute       get_config_op hadd -precision 
Execute       get_config_op hsub -impl 
Execute       get_config_op hsub -latency 
Execute       get_config_op hsub -precision 
Execute       get_config_op hdiv -impl 
Execute       get_config_op hdiv -latency 
Execute       get_config_op hdiv -precision 
Execute       get_config_op hmul -impl 
Execute       get_config_op hmul -latency 
Execute       get_config_op hmul -precision 
Execute       get_config_op hsqrt -impl 
Execute       get_config_op hsqrt -latency 
Execute       get_config_op hsqrt -precision 
Execute       get_config_op facc -impl 
Execute       get_config_op facc -latency 
Execute       get_config_op facc -precision 
Execute       get_config_op fmacc -impl 
Execute       get_config_op fmacc -latency 
Execute       get_config_op fmacc -precision 
Execute       get_config_op fmadd -impl 
Execute       get_config_op fmadd -latency 
Execute       get_config_op fmadd -precision 
Execute       get_config_storage fifo -auto_srl_max_bits 
Execute       get_config_storage fifo -auto_srl_max_depth 
Execute       get_config_storage fifo -impl 
Execute       get_solution -flow_target 
Execute       get_config_array_partition -complete_threshold 
Execute       get_config_array_partition -throughput_driven 
Execute       get_config_compile -enable_auto_rewind 
Execute       get_config_compile -ignore_long_run_time 
Execute       get_config_compile -name_max_length 
Execute       get_config_compile -no_signed_zeros 
Execute       get_config_compile -pipeline_loops 
Execute       get_config_compile -pipeline_style 
Execute       get_config_compile -pragma_strict_mode 
Execute       get_config_compile -pre_tcl 
Execute       get_config_compile -unsafe_math_optimizations 
Execute       get_config_dataflow -default_channel 
Execute       get_config_dataflow -disable_fifo_sizing_opt 
Execute       get_config_dataflow -fifo_depth 
Execute       get_config_dataflow -override_user_fifo_depth 
Execute       get_config_dataflow -scalar_fifo_depth 
Execute       get_config_dataflow -start_fifo_depth 
Execute       get_config_dataflow -strict_mode 
Execute       get_config_dataflow -strict_stable_sync 
Execute       get_config_dataflow -task_level_fifo_depth 
Execute       get_config_debug -directory 
Execute       get_config_debug -enable 
Execute       get_config_export -description 
Execute       get_config_export -display_name 
Execute       get_config_export -format 
Execute       get_config_export -ip_xdc_file 
Execute       get_config_export -ip_xdc_ooc_file 
Execute       get_config_export -ipname 
Execute       get_config_export -library 
Execute       get_config_export -output 
Execute       get_config_export -rtl 
Execute       get_config_export -taxonomy 
Execute       get_config_export -vendor 
Execute       get_config_export -version 
Execute       get_config_export -vivado_clock 
Execute       get_config_export -vivado_impl_strategy 
Execute       get_config_export -vivado_max_timing_paths 
Execute       get_config_export -vivado_optimization_level 
Execute       get_config_export -vivado_pblock 
Execute       get_config_export -vivado_phys_opt 
Execute       get_config_export -vivado_report_level 
Execute       get_config_export -vivado_synth_design_args 
Execute       get_config_export -vivado_synth_strategy 
Execute       get_config_interface -clock_enable 
Execute       get_config_interface -default_slave_interface 
Execute       get_config_interface -m_axi_addr64 
Execute       get_config_interface -m_axi_alignment_byte_size 
Execute       get_config_interface -m_axi_auto_max_ports 
Execute       get_config_interface -m_axi_buffer_impl 
Execute       get_config_interface -m_axi_conservative_mode 
Execute       get_config_interface -m_axi_flush_mode 
Execute       get_config_interface -m_axi_latency 
Execute       get_config_interface -m_axi_max_bitwidth 
Execute       get_config_interface -m_axi_max_read_burst_length 
Execute       get_config_interface -m_axi_max_widen_bitwidth 
Execute       get_config_interface -m_axi_max_write_burst_length 
Execute       get_config_interface -m_axi_min_bitwidth 
Execute       get_config_interface -m_axi_num_read_outstanding 
Execute       get_config_interface -m_axi_num_write_outstanding 
Execute       get_config_interface -m_axi_offset 
Execute       get_config_interface -register_io 
Execute       get_config_interface -s_axilite_auto_restart_counter 
Execute       get_config_interface -s_axilite_data64 
Execute       get_config_interface -s_axilite_interrupt_mode 
Execute       get_config_interface -s_axilite_mailbox 
Execute       get_config_interface -s_axilite_status_regs 
Execute       get_config_interface -s_axilite_sw_reset 
Execute       get_config_rtl -deadlock_detection 
Execute       get_config_rtl -header 
Execute       get_config_rtl -kernel_profile 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -mult_keep_attribute 
Execute       get_config_rtl -register_all_io 
Execute       get_config_rtl -register_reset_num 
Execute       get_config_rtl -reset 
Execute       get_config_rtl -reset_async 
Execute       get_config_rtl -reset_level 
Execute       get_config_schedule -enable_dsp_full_reg 
Execute       get_config_unroll -tripcount_threshold 
INFO-FLOW: Done: create_csynth_xml config info time: 0.1 seconds per iteration
INFO-FLOW: Running: create_csynth_xml write xml
INFO-FLOW: Done: create_csynth_xml write xml time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      create_csynth_xml wrote csynth_xml=C:/Users/iqbal.ha/AES_PM/solution1/syn/report/csynth.xml
INFO-FLOW: DBG:PROC: ::AP::DESIGN_DATA::generate_json generate_bd_files='0' generate_xo_files='0' modelList='aes_flow_control_loop_pipe_sequential_init
aes_flow_control_loop_pipe_sequential_init
aes_flow_control_loop_pipe_sequential_init
aes_flow_control_loop_pipe_sequential_init
aes_flow_control_loop_pipe_sequential_init
aes_flow_control_loop_pipe_sequential_init
aes_flow_control_loop_pipe_sequential_init
aes_srem_32ns_7ns_6_36_1
aes_mux_21_8_1_1
aes_expandKey_Pipeline_expandKeyLoop2_sbox_ROM_2P_AUTO_1R
aes_expandKey_Pipeline_expandKeyLoop2_Rcon_ROM_2P_AUTO_1R
aes_flow_control_loop_pipe_sequential_init
aes_flow_control_loop_pipe_sequential_init
aes_flow_control_loop_pipe_sequential_init
aes_flow_control_loop_pipe_sequential_init
aes_flow_control_loop_pipe_sequential_init
aes_flow_control_loop_pipe_sequential_init
aes_flow_control_loop_pipe_sequential_init
aes_flow_control_loop_pipe_sequential_init
aes_aes_main_roundKey_RAM_AUTO_1R1W
aes_flow_control_loop_pipe_sequential_init
aes_flow_control_loop_pipe_sequential_init
aes_flow_control_loop_pipe_sequential_init
aes_flow_control_loop_pipe_sequential_init
aes_aes_invRound_rsbox_ROM_2P_AUTO_1R
aes_flow_control_loop_pipe_sequential_init
aes_flow_control_loop_pipe_sequential_init
aes_flow_control_loop_pipe_sequential_init
aes_flow_control_loop_pipe_sequential_init
aes_flow_control_loop_pipe_sequential_init
aes_aes_invMain_roundKey_RAM_AUTO_1R1W
aes_flow_control_loop_pipe_sequential_init
aes_flow_control_loop_pipe_sequential_init
aes_flow_control_loop_pipe_sequential_init
aes_key_array128_RAM_1WNR_AUTO_1R1W
aes_expandedKey_RAM_AUTO_1R1W
aes_block_RAM_AUTO_1R1W
aes_plaintext_array_RAM_AUTO_1R1W
aes_CTRL_BUS_s_axi
aes_control_s_axi
aes_regslice_both
aes_regslice_both
aes_regslice_both
aes_regslice_both
aes_regslice_both
aes_regslice_both
aes_regslice_both
aes_regslice_both
aes_regslice_both
aes_regslice_both
aes_regslice_both
aes_regslice_both
aes_regslice_both
aes_regslice_both
aes_Pipeline_1
aes_Pipeline_2
aes_Pipeline_3
aes_Pipeline_cipherkeyLoop
aes_Pipeline_plaintextLoop
aes_Pipeline_aesEncryptLoop1_aesEncryptLoop2
expandKey_Pipeline_expandKeyLoop1
expandKey_Pipeline_expandKeyLoop2
expandKey
aes_main_Pipeline_createRoundKeyLoop1_createRoundKeyLoop2
aes_main_Pipeline_addRoundKeyLoop
galois_multiplication
aes_round
aes_main_Pipeline_aesMainLoop
aes_main_Pipeline_createRoundKeyLoop1_createRoundKeyLoop21
aes_main_Pipeline_shiftRowLoop1
aes_main_Pipeline_shiftRowLoop12
aes_main_Pipeline_addRoundKeyLoop3
aes_main
aes_Pipeline_aesEncryptLoop3_aesEncryptLoop4
aes_Pipeline_aesDecryptLoop1_aesDecryptLoop2
aes_invMain_Pipeline_createRoundKeyLoop1_createRoundKeyLoop2
aes_invMain_Pipeline_addRoundKeyLoop
aes_invRound
aes_invMain_Pipeline_aesInvMainLoop
aes_invMain_Pipeline_createRoundKeyLoop1_createRoundKeyLoop24
aes_invMain_Pipeline_invShiftRowLoop1
aes_invMain_Pipeline_invShiftRowLoop15
aes_invMain_Pipeline_addRoundKeyLoop6
aes_invMain
aes_Pipeline_aesDecryptLoop3_aesDecryptLoop4
aes_Pipeline_ciphertextLoop
aes_Pipeline_decryptedTextLoop
aes
' rtl_lang='both' bootstrap_tcl='false' outdir='' outfilename=''
Execute       source C:/Users/iqbal.ha/AES_PM/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Users/iqbal.ha/AES_PM/solution1/.autopilot/db/global.setting.tcl 
Execute       get_solution -flow_target 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       source C:/Users/iqbal.ha/AES_PM/solution1/.autopilot/db/top-io-be.tcl 
Execute       source C:/Users/iqbal.ha/AES_PM/solution1/.autopilot/db/aes.tbgen.tcl 
Execute       source C:/Users/iqbal.ha/AES_PM/solution1/.autopilot/db/aes.compgen.dataonly.tcl 
Execute       get_config_interface -s_axilite_interrupt_mode 
Execute       source C:/Users/iqbal.ha/AES_PM/solution1/.autopilot/db/aes.compgen.dataonly.tcl 
Execute       source C:/Users/iqbal.ha/AES_PM/solution1/.autopilot/db/aes.compgen.dataonly.tcl 
Execute       source C:/Users/iqbal.ha/AES_PM/solution1/.autopilot/db/aes.compgen.dataonly.tcl 
Execute       source C:/Users/iqbal.ha/AES_PM/solution1/.autopilot/db/aes.rtl_wrap.cfg.tcl 
Execute       source C:/Users/iqbal.ha/AES_PM/solution1/.autopilot/db/aes.compgen.dataonly.tcl 
Execute       get_config_export -format 
Execute       get_config_export -vendor 
Execute       get_config_export -library 
Execute       get_config_export -version 
Execute       get_config_export -ipname 
Execute       get_config_export -taxonomy 
Execute       get_config_export -description 
Execute       get_config_export -display_name 
Execute       source C:/Users/iqbal.ha/AES_PM/solution1/.autopilot/db/aes_Pipeline_1.tbgen.tcl 
Execute       source C:/Users/iqbal.ha/AES_PM/solution1/.autopilot/db/aes_Pipeline_2.tbgen.tcl 
Execute       source C:/Users/iqbal.ha/AES_PM/solution1/.autopilot/db/aes_Pipeline_3.tbgen.tcl 
Execute       source C:/Users/iqbal.ha/AES_PM/solution1/.autopilot/db/aes_Pipeline_cipherkeyLoop.tbgen.tcl 
Execute       source C:/Users/iqbal.ha/AES_PM/solution1/.autopilot/db/aes_Pipeline_plaintextLoop.tbgen.tcl 
Execute       source C:/Users/iqbal.ha/AES_PM/solution1/.autopilot/db/aes_Pipeline_aesEncryptLoop1_aesEncryptLoop2.tbgen.tcl 
Execute       source C:/Users/iqbal.ha/AES_PM/solution1/.autopilot/db/expandKey_Pipeline_expandKeyLoop1.tbgen.tcl 
Execute       source C:/Users/iqbal.ha/AES_PM/solution1/.autopilot/db/expandKey_Pipeline_expandKeyLoop2.tbgen.tcl 
Execute       source C:/Users/iqbal.ha/AES_PM/solution1/.autopilot/db/expandKey.tbgen.tcl 
Execute       source C:/Users/iqbal.ha/AES_PM/solution1/.autopilot/db/aes_main_Pipeline_createRoundKeyLoop1_createRoundKeyLoop2.tbgen.tcl 
Execute       source C:/Users/iqbal.ha/AES_PM/solution1/.autopilot/db/aes_main_Pipeline_addRoundKeyLoop.tbgen.tcl 
Execute       source C:/Users/iqbal.ha/AES_PM/solution1/.autopilot/db/galois_multiplication.tbgen.tcl 
Execute       source C:/Users/iqbal.ha/AES_PM/solution1/.autopilot/db/aes_round.tbgen.tcl 
Execute       source C:/Users/iqbal.ha/AES_PM/solution1/.autopilot/db/aes_main_Pipeline_aesMainLoop.tbgen.tcl 
Execute       source C:/Users/iqbal.ha/AES_PM/solution1/.autopilot/db/aes_main_Pipeline_createRoundKeyLoop1_createRoundKeyLoop21.tbgen.tcl 
Execute       source C:/Users/iqbal.ha/AES_PM/solution1/.autopilot/db/aes_main_Pipeline_shiftRowLoop1.tbgen.tcl 
Execute       source C:/Users/iqbal.ha/AES_PM/solution1/.autopilot/db/aes_main_Pipeline_shiftRowLoop12.tbgen.tcl 
Execute       source C:/Users/iqbal.ha/AES_PM/solution1/.autopilot/db/aes_main_Pipeline_addRoundKeyLoop3.tbgen.tcl 
Execute       source C:/Users/iqbal.ha/AES_PM/solution1/.autopilot/db/aes_main.tbgen.tcl 
Execute       source C:/Users/iqbal.ha/AES_PM/solution1/.autopilot/db/aes_Pipeline_aesEncryptLoop3_aesEncryptLoop4.tbgen.tcl 
Execute       source C:/Users/iqbal.ha/AES_PM/solution1/.autopilot/db/aes_Pipeline_aesDecryptLoop1_aesDecryptLoop2.tbgen.tcl 
Execute       source C:/Users/iqbal.ha/AES_PM/solution1/.autopilot/db/aes_invMain_Pipeline_createRoundKeyLoop1_createRoundKeyLoop2.tbgen.tcl 
Execute       source C:/Users/iqbal.ha/AES_PM/solution1/.autopilot/db/aes_invMain_Pipeline_addRoundKeyLoop.tbgen.tcl 
Execute       source C:/Users/iqbal.ha/AES_PM/solution1/.autopilot/db/aes_invRound.tbgen.tcl 
Execute       source C:/Users/iqbal.ha/AES_PM/solution1/.autopilot/db/aes_invMain_Pipeline_aesInvMainLoop.tbgen.tcl 
Execute       source C:/Users/iqbal.ha/AES_PM/solution1/.autopilot/db/aes_invMain_Pipeline_createRoundKeyLoop1_createRoundKeyLoop24.tbgen.tcl 
Execute       source C:/Users/iqbal.ha/AES_PM/solution1/.autopilot/db/aes_invMain_Pipeline_invShiftRowLoop1.tbgen.tcl 
Execute       source C:/Users/iqbal.ha/AES_PM/solution1/.autopilot/db/aes_invMain_Pipeline_invShiftRowLoop15.tbgen.tcl 
Execute       source C:/Users/iqbal.ha/AES_PM/solution1/.autopilot/db/aes_invMain_Pipeline_addRoundKeyLoop6.tbgen.tcl 
Execute       source C:/Users/iqbal.ha/AES_PM/solution1/.autopilot/db/aes_invMain.tbgen.tcl 
Execute       source C:/Users/iqbal.ha/AES_PM/solution1/.autopilot/db/aes_Pipeline_aesDecryptLoop3_aesDecryptLoop4.tbgen.tcl 
Execute       source C:/Users/iqbal.ha/AES_PM/solution1/.autopilot/db/aes_Pipeline_ciphertextLoop.tbgen.tcl 
Execute       source C:/Users/iqbal.ha/AES_PM/solution1/.autopilot/db/aes_Pipeline_decryptedTextLoop.tbgen.tcl 
Execute       source C:/Users/iqbal.ha/AES_PM/solution1/.autopilot/db/aes.tbgen.tcl 
Execute       source C:/Users/iqbal.ha/AES_PM/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       get_solution -flow_target 
Execute       get_config_rtl -kernel_profile 
Execute       get_config_rtl -kernel_profile 
Execute       get_config_rtl -stall_sig_gen 
Execute       get_config_rtl -profile 
Execute       source C:/Users/iqbal.ha/AES_PM/solution1/.autopilot/db/aes.constraint.tcl 
Execute       sc_get_clocks aes 
Execute       source C:/Users/iqbal.ha/AES_PM/solution1/.autopilot/db/global.setting.tcl 
Execute       get_config_export -ip_xdc_file 
Execute       get_config_export -ip_xdc_ooc_file 
Execute       get_config_debug -directory 
INFO-FLOW: DBG:PROC: ::HLSREPORTS::add_csynth_report_sections bind_info_dict='adapter_nodes {{BINDTYPE adapter DISPLAY {bind_adapter axilite} ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA yes RTLNAME CTRL_BUS_s_axi_U SOURCE {} VARIABLE {} MODULE aes LOOP {} BUNDLEDNAME CTRL_BUS DSP 0 BRAM 0 URAM 0} {BINDTYPE adapter DISPLAY {bind_adapter axilite} ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA yes RTLNAME control_s_axi_U SOURCE {} VARIABLE {} MODULE aes LOOP {} BUNDLEDNAME control DSP 0 BRAM 0 URAM 0}} report_dict {TOPINST aes MODULE2INSTS {aes aes aes_Pipeline_1 grp_aes_Pipeline_1_fu_281 aes_Pipeline_2 grp_aes_Pipeline_2_fu_287 aes_Pipeline_3 grp_aes_Pipeline_3_fu_292 aes_Pipeline_cipherkeyLoop grp_aes_Pipeline_cipherkeyLoop_fu_297 aes_Pipeline_plaintextLoop grp_aes_Pipeline_plaintextLoop_fu_320 aes_Pipeline_aesEncryptLoop1_aesEncryptLoop2 grp_aes_Pipeline_aesEncryptLoop1_aesEncryptLoop2_fu_345 expandKey grp_expandKey_fu_351 expandKey_Pipeline_expandKeyLoop1 grp_expandKey_Pipeline_expandKeyLoop1_fu_46 expandKey_Pipeline_expandKeyLoop2 grp_expandKey_Pipeline_expandKeyLoop2_fu_60 aes_main grp_aes_main_fu_367 aes_main_Pipeline_createRoundKeyLoop1_createRoundKeyLoop2 grp_aes_main_Pipeline_createRoundKeyLoop1_createRoundKeyLoop2_fu_402 aes_main_Pipeline_addRoundKeyLoop grp_aes_main_Pipeline_addRoundKeyLoop_fu_412 aes_main_Pipeline_aesMainLoop grp_aes_main_Pipeline_aesMainLoop_fu_419 aes_round grp_aes_round_fu_379 galois_multiplication {grp_galois_multiplication_fu_497 grp_galois_multiplication_fu_504 grp_galois_multiplication_fu_499 grp_galois_multiplication_fu_506} aes_main_Pipeline_createRoundKeyLoop1_createRoundKeyLoop21 grp_aes_main_Pipeline_createRoundKeyLoop1_createRoundKeyLoop21_fu_434 aes_main_Pipeline_shiftRowLoop1 grp_aes_main_Pipeline_shiftRowLoop1_fu_444 aes_main_Pipeline_shiftRowLoop12 grp_aes_main_Pipeline_shiftRowLoop12_fu_456 aes_main_Pipeline_addRoundKeyLoop3 grp_aes_main_Pipeline_addRoundKeyLoop3_fu_470 aes_Pipeline_aesEncryptLoop3_aesEncryptLoop4 grp_aes_Pipeline_aesEncryptLoop3_aesEncryptLoop4_fu_378 aes_Pipeline_aesDecryptLoop1_aesDecryptLoop2 grp_aes_Pipeline_aesDecryptLoop1_aesDecryptLoop2_fu_384 aes_invMain grp_aes_invMain_fu_390 aes_invMain_Pipeline_createRoundKeyLoop1_createRoundKeyLoop2 grp_aes_invMain_Pipeline_createRoundKeyLoop1_createRoundKeyLoop2_fu_402 aes_invMain_Pipeline_addRoundKeyLoop grp_aes_invMain_Pipeline_addRoundKeyLoop_fu_414 aes_invMain_Pipeline_aesInvMainLoop grp_aes_invMain_Pipeline_aesInvMainLoop_fu_421 aes_invRound grp_aes_invRound_fu_381 aes_invMain_Pipeline_createRoundKeyLoop1_createRoundKeyLoop24 grp_aes_invMain_Pipeline_createRoundKeyLoop1_createRoundKeyLoop24_fu_435 aes_invMain_Pipeline_invShiftRowLoop1 grp_aes_invMain_Pipeline_invShiftRowLoop1_fu_444 aes_invMain_Pipeline_invShiftRowLoop15 grp_aes_invMain_Pipeline_invShiftRowLoop15_fu_456 aes_invMain_Pipeline_addRoundKeyLoop6 grp_aes_invMain_Pipeline_addRoundKeyLoop6_fu_470 aes_Pipeline_aesDecryptLoop3_aesDecryptLoop4 grp_aes_Pipeline_aesDecryptLoop3_aesDecryptLoop4_fu_401 aes_Pipeline_ciphertextLoop grp_aes_Pipeline_ciphertextLoop_fu_407 aes_Pipeline_decryptedTextLoop grp_aes_Pipeline_decryptedTextLoop_fu_431} INST2MODULE {aes aes grp_aes_Pipeline_1_fu_281 aes_Pipeline_1 grp_aes_Pipeline_2_fu_287 aes_Pipeline_2 grp_aes_Pipeline_3_fu_292 aes_Pipeline_3 grp_aes_Pipeline_cipherkeyLoop_fu_297 aes_Pipeline_cipherkeyLoop grp_aes_Pipeline_plaintextLoop_fu_320 aes_Pipeline_plaintextLoop grp_aes_Pipeline_aesEncryptLoop1_aesEncryptLoop2_fu_345 aes_Pipeline_aesEncryptLoop1_aesEncryptLoop2 grp_expandKey_fu_351 expandKey grp_expandKey_Pipeline_expandKeyLoop1_fu_46 expandKey_Pipeline_expandKeyLoop1 grp_expandKey_Pipeline_expandKeyLoop2_fu_60 expandKey_Pipeline_expandKeyLoop2 grp_aes_main_fu_367 aes_main grp_aes_main_Pipeline_createRoundKeyLoop1_createRoundKeyLoop2_fu_402 aes_main_Pipeline_createRoundKeyLoop1_createRoundKeyLoop2 grp_aes_main_Pipeline_addRoundKeyLoop_fu_412 aes_main_Pipeline_addRoundKeyLoop grp_aes_main_Pipeline_aesMainLoop_fu_419 aes_main_Pipeline_aesMainLoop grp_aes_round_fu_379 aes_round grp_galois_multiplication_fu_497 galois_multiplication grp_galois_multiplication_fu_504 galois_multiplication grp_aes_main_Pipeline_createRoundKeyLoop1_createRoundKeyLoop21_fu_434 aes_main_Pipeline_createRoundKeyLoop1_createRoundKeyLoop21 grp_aes_main_Pipeline_shiftRowLoop1_fu_444 aes_main_Pipeline_shiftRowLoop1 grp_aes_main_Pipeline_shiftRowLoop12_fu_456 aes_main_Pipeline_shiftRowLoop12 grp_aes_main_Pipeline_addRoundKeyLoop3_fu_470 aes_main_Pipeline_addRoundKeyLoop3 grp_aes_Pipeline_aesEncryptLoop3_aesEncryptLoop4_fu_378 aes_Pipeline_aesEncryptLoop3_aesEncryptLoop4 grp_aes_Pipeline_aesDecryptLoop1_aesDecryptLoop2_fu_384 aes_Pipeline_aesDecryptLoop1_aesDecryptLoop2 grp_aes_invMain_fu_390 aes_invMain grp_aes_invMain_Pipeline_createRoundKeyLoop1_createRoundKeyLoop2_fu_402 aes_invMain_Pipeline_createRoundKeyLoop1_createRoundKeyLoop2 grp_aes_invMain_Pipeline_addRoundKeyLoop_fu_414 aes_invMain_Pipeline_addRoundKeyLoop grp_aes_invMain_Pipeline_aesInvMainLoop_fu_421 aes_invMain_Pipeline_aesInvMainLoop grp_aes_invRound_fu_381 aes_invRound grp_galois_multiplication_fu_499 galois_multiplication grp_galois_multiplication_fu_506 galois_multiplication grp_aes_invMain_Pipeline_createRoundKeyLoop1_createRoundKeyLoop24_fu_435 aes_invMain_Pipeline_createRoundKeyLoop1_createRoundKeyLoop24 grp_aes_invMain_Pipeline_invShiftRowLoop1_fu_444 aes_invMain_Pipeline_invShiftRowLoop1 grp_aes_invMain_Pipeline_invShiftRowLoop15_fu_456 aes_invMain_Pipeline_invShiftRowLoop15 grp_aes_invMain_Pipeline_addRoundKeyLoop6_fu_470 aes_invMain_Pipeline_addRoundKeyLoop6 grp_aes_Pipeline_aesDecryptLoop3_aesDecryptLoop4_fu_401 aes_Pipeline_aesDecryptLoop3_aesDecryptLoop4 grp_aes_Pipeline_ciphertextLoop_fu_407 aes_Pipeline_ciphertextLoop grp_aes_Pipeline_decryptedTextLoop_fu_431 aes_Pipeline_decryptedTextLoop} INSTDATA {aes {DEPTH 1 CHILDREN {grp_aes_Pipeline_1_fu_281 grp_aes_Pipeline_2_fu_287 grp_aes_Pipeline_3_fu_292 grp_aes_Pipeline_cipherkeyLoop_fu_297 grp_aes_Pipeline_plaintextLoop_fu_320 grp_aes_Pipeline_aesEncryptLoop1_aesEncryptLoop2_fu_345 grp_expandKey_fu_351 grp_aes_main_fu_367 grp_aes_Pipeline_aesEncryptLoop3_aesEncryptLoop4_fu_378 grp_aes_Pipeline_aesDecryptLoop1_aesDecryptLoop2_fu_384 grp_aes_invMain_fu_390 grp_aes_Pipeline_aesDecryptLoop3_aesDecryptLoop4_fu_401 grp_aes_Pipeline_ciphertextLoop_fu_407 grp_aes_Pipeline_decryptedTextLoop_fu_431}} grp_aes_Pipeline_1_fu_281 {DEPTH 2 CHILDREN {}} grp_aes_Pipeline_2_fu_287 {DEPTH 2 CHILDREN {}} grp_aes_Pipeline_3_fu_292 {DEPTH 2 CHILDREN {}} grp_aes_Pipeline_cipherkeyLoop_fu_297 {DEPTH 2 CHILDREN {}} grp_aes_Pipeline_plaintextLoop_fu_320 {DEPTH 2 CHILDREN {}} grp_aes_Pipeline_aesEncryptLoop1_aesEncryptLoop2_fu_345 {DEPTH 2 CHILDREN {}} grp_expandKey_fu_351 {DEPTH 2 CHILDREN {grp_expandKey_Pipeline_expandKeyLoop1_fu_46 grp_expandKey_Pipeline_expandKeyLoop2_fu_60}} grp_expandKey_Pipeline_expandKeyLoop1_fu_46 {DEPTH 3 CHILDREN {}} grp_expandKey_Pipeline_expandKeyLoop2_fu_60 {DEPTH 3 CHILDREN {}} grp_aes_main_fu_367 {DEPTH 2 CHILDREN {grp_aes_main_Pipeline_createRoundKeyLoop1_createRoundKeyLoop2_fu_402 grp_aes_main_Pipeline_addRoundKeyLoop_fu_412 grp_aes_main_Pipeline_aesMainLoop_fu_419 grp_aes_main_Pipeline_createRoundKeyLoop1_createRoundKeyLoop21_fu_434 grp_aes_main_Pipeline_shiftRowLoop1_fu_444 grp_aes_main_Pipeline_shiftRowLoop12_fu_456 grp_aes_main_Pipeline_addRoundKeyLoop3_fu_470}} grp_aes_main_Pipeline_createRoundKeyLoop1_createRoundKeyLoop2_fu_402 {DEPTH 3 CHILDREN {}} grp_aes_main_Pipeline_addRoundKeyLoop_fu_412 {DEPTH 3 CHILDREN {}} grp_aes_main_Pipeline_aesMainLoop_fu_419 {DEPTH 3 CHILDREN grp_aes_round_fu_379} grp_aes_round_fu_379 {DEPTH 4 CHILDREN {grp_galois_multiplication_fu_497 grp_galois_multiplication_fu_504}} grp_galois_multiplication_fu_497 {DEPTH 5 CHILDREN {}} grp_galois_multiplication_fu_504 {DEPTH 5 CHILDREN {}} grp_aes_main_Pipeline_createRoundKeyLoop1_createRoundKeyLoop21_fu_434 {DEPTH 3 CHILDREN {}} grp_aes_main_Pipeline_shiftRowLoop1_fu_444 {DEPTH 3 CHILDREN {}} grp_aes_main_Pipeline_shiftRowLoop12_fu_456 {DEPTH 3 CHILDREN {}} grp_aes_main_Pipeline_addRoundKeyLoop3_fu_470 {DEPTH 3 CHILDREN {}} grp_aes_Pipeline_aesEncryptLoop3_aesEncryptLoop4_fu_378 {DEPTH 2 CHILDREN {}} grp_aes_Pipeline_aesDecryptLoop1_aesDecryptLoop2_fu_384 {DEPTH 2 CHILDREN {}} grp_aes_invMain_fu_390 {DEPTH 2 CHILDREN {grp_aes_invMain_Pipeline_createRoundKeyLoop1_createRoundKeyLoop2_fu_402 grp_aes_invMain_Pipeline_addRoundKeyLoop_fu_414 grp_aes_invMain_Pipeline_aesInvMainLoop_fu_421 grp_aes_invMain_Pipeline_createRoundKeyLoop1_createRoundKeyLoop24_fu_435 grp_aes_invMain_Pipeline_invShiftRowLoop1_fu_444 grp_aes_invMain_Pipeline_invShiftRowLoop15_fu_456 grp_aes_invMain_Pipeline_addRoundKeyLoop6_fu_470}} grp_aes_invMain_Pipeline_createRoundKeyLoop1_createRoundKeyLoop2_fu_402 {DEPTH 3 CHILDREN {}} grp_aes_invMain_Pipeline_addRoundKeyLoop_fu_414 {DEPTH 3 CHILDREN {}} grp_aes_invMain_Pipeline_aesInvMainLoop_fu_421 {DEPTH 3 CHILDREN grp_aes_invRound_fu_381} grp_aes_invRound_fu_381 {DEPTH 4 CHILDREN {grp_galois_multiplication_fu_499 grp_galois_multiplication_fu_506}} grp_galois_multiplication_fu_499 {DEPTH 5 CHILDREN {}} grp_galois_multiplication_fu_506 {DEPTH 5 CHILDREN {}} grp_aes_invMain_Pipeline_createRoundKeyLoop1_createRoundKeyLoop24_fu_435 {DEPTH 3 CHILDREN {}} grp_aes_invMain_Pipeline_invShiftRowLoop1_fu_444 {DEPTH 3 CHILDREN {}} grp_aes_invMain_Pipeline_invShiftRowLoop15_fu_456 {DEPTH 3 CHILDREN {}} grp_aes_invMain_Pipeline_addRoundKeyLoop6_fu_470 {DEPTH 3 CHILDREN {}} grp_aes_Pipeline_aesDecryptLoop3_aesDecryptLoop4_fu_401 {DEPTH 2 CHILDREN {}} grp_aes_Pipeline_ciphertextLoop_fu_407 {DEPTH 2 CHILDREN {}} grp_aes_Pipeline_decryptedTextLoop_fu_431 {DEPTH 2 CHILDREN {}}} MODULEDATA {aes_Pipeline_1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_42_fu_58_p2 SOURCE {} VARIABLE empty_42 LOOP {Loop 1} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} aes_Pipeline_2 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_41_fu_62_p2 SOURCE {} VARIABLE empty_41 LOOP {Loop 1} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} aes_Pipeline_3 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_40_fu_62_p2 SOURCE {} VARIABLE empty_40 LOOP {Loop 1} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} aes_Pipeline_cipherkeyLoop {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln69_fu_131_p2 SOURCE Downloads/aes_axis.cpp:69 VARIABLE add_ln69 LOOP cipherkeyLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} aes_Pipeline_plaintextLoop {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln76_fu_181_p2 SOURCE Downloads/aes_axis.cpp:76 VARIABLE add_ln76 LOOP plaintextLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} aes_Pipeline_aesEncryptLoop1_aesEncryptLoop2 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln519_fu_105_p2 SOURCE Downloads/aes_axis.cpp:519 VARIABLE add_ln519 LOOP aesEncryptLoop1_aesEncryptLoop2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln519_1_fu_131_p2 SOURCE Downloads/aes_axis.cpp:519 VARIABLE add_ln519_1 LOOP aesEncryptLoop1_aesEncryptLoop2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln524_fu_165_p2 SOURCE Downloads/aes_axis.cpp:524 VARIABLE add_ln524 LOOP aesEncryptLoop1_aesEncryptLoop2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln524_1_fu_188_p2 SOURCE Downloads/aes_axis.cpp:524 VARIABLE add_ln524_1 LOOP aesEncryptLoop1_aesEncryptLoop2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln523_fu_194_p2 SOURCE Downloads/aes_axis.cpp:523 VARIABLE add_ln523 LOOP aesEncryptLoop1_aesEncryptLoop2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} expandKey_Pipeline_expandKeyLoop1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln244_fu_194_p2 SOURCE Downloads/aes_axis.cpp:244 VARIABLE add_ln244 LOOP expandKeyLoop1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln244_1_fu_231_p2 SOURCE Downloads/aes_axis.cpp:244 VARIABLE add_ln244_1 LOOP expandKeyLoop1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln244_2_fu_258_p2 SOURCE Downloads/aes_axis.cpp:244 VARIABLE add_ln244_2 LOOP expandKeyLoop1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln244_3_fu_285_p2 SOURCE Downloads/aes_axis.cpp:244 VARIABLE add_ln244_3 LOOP expandKeyLoop1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln241_fu_295_p2 SOURCE Downloads/aes_axis.cpp:241 VARIABLE add_ln241 LOOP expandKeyLoop1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} expandKey_Pipeline_expandKeyLoop2 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_fu_541_p2 SOURCE Downloads/aes_axis.cpp:233 VARIABLE empty LOOP expandKeyLoop2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln260_fu_562_p2 SOURCE Downloads/aes_axis.cpp:260 VARIABLE add_ln260 LOOP expandKeyLoop2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln260_1_fu_601_p2 SOURCE Downloads/aes_axis.cpp:260 VARIABLE add_ln260_1 LOOP expandKeyLoop2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln260_2_fu_622_p2 SOURCE Downloads/aes_axis.cpp:260 VARIABLE add_ln260_2 LOOP expandKeyLoop2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME rconIteration_2_fu_710_p2 SOURCE Downloads/aes_axis.cpp:268 VARIABLE rconIteration_2 LOOP expandKeyLoop2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln272_fu_461_p2 SOURCE Downloads/aes_axis.cpp:272 VARIABLE sub_ln272 LOOP expandKeyLoop2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln272_1_fu_475_p2 SOURCE Downloads/aes_axis.cpp:272 VARIABLE sub_ln272_1 LOOP expandKeyLoop2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln289_fu_681_p2 SOURCE Downloads/aes_axis.cpp:289 VARIABLE sub_ln289 LOOP expandKeyLoop2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln290_fu_809_p2 SOURCE Downloads/aes_axis.cpp:290 VARIABLE add_ln290 LOOP expandKeyLoop2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln289_1_fu_814_p2 SOURCE Downloads/aes_axis.cpp:289 VARIABLE sub_ln289_1 LOOP expandKeyLoop2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln290_1_fu_869_p2 SOURCE Downloads/aes_axis.cpp:290 VARIABLE add_ln290_1 LOOP expandKeyLoop2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln289_2_fu_874_p2 SOURCE Downloads/aes_axis.cpp:289 VARIABLE sub_ln289_2 LOOP expandKeyLoop2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln290_2_fu_916_p2 SOURCE Downloads/aes_axis.cpp:290 VARIABLE add_ln290_2 LOOP expandKeyLoop2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln289_3_fu_921_p2 SOURCE Downloads/aes_axis.cpp:289 VARIABLE sub_ln289_3 LOOP expandKeyLoop2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln290_3_fu_518_p2 SOURCE Downloads/aes_axis.cpp:290 VARIABLE add_ln290_3 LOOP expandKeyLoop2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_2p PRAGMA pragma RTLNAME sbox_U SOURCE Downloads/aes_axis.cpp:138 VARIABLE sbox LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage rom_2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_2p PRAGMA pragma RTLNAME Rcon_U SOURCE Downloads/aes_axis.cpp:197 VARIABLE Rcon LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage rom_2p}}} AREA {DSP 0 BRAM 2 URAM 0}} aes_main_Pipeline_createRoundKeyLoop1_createRoundKeyLoop2 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln436_1_fu_125_p2 SOURCE Downloads/aes_axis.cpp:436 VARIABLE add_ln436_1 LOOP createRoundKeyLoop1_createRoundKeyLoop2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln436_fu_151_p2 SOURCE Downloads/aes_axis.cpp:436 VARIABLE add_ln436 LOOP createRoundKeyLoop1_createRoundKeyLoop2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln442_fu_193_p2 SOURCE Downloads/aes_axis.cpp:442 VARIABLE add_ln442 LOOP createRoundKeyLoop1_createRoundKeyLoop2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln442_1_fu_217_p2 SOURCE Downloads/aes_axis.cpp:442 VARIABLE add_ln442_1 LOOP createRoundKeyLoop1_createRoundKeyLoop2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln440_fu_223_p2 SOURCE Downloads/aes_axis.cpp:440 VARIABLE add_ln440 LOOP createRoundKeyLoop1_createRoundKeyLoop2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} aes_main_Pipeline_addRoundKeyLoop {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln340_fu_78_p2 SOURCE Downloads/aes_axis.cpp:340 VARIABLE add_ln340 LOOP addRoundKeyLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} aes_round {BINDINFO {{BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_2p PRAGMA pragma RTLNAME sbox_U SOURCE Downloads/aes_axis.cpp:138 VARIABLE sbox LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage rom_2p}}} AREA {DSP 0 BRAM 1 URAM 0}} aes_main_Pipeline_aesMainLoop {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln457_fu_453_p2 SOURCE Downloads/aes_axis.cpp:457 VARIABLE add_ln457 LOOP aesMainLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 1 URAM 0}} aes_main_Pipeline_createRoundKeyLoop1_createRoundKeyLoop21 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln436_fu_139_p2 SOURCE Downloads/aes_axis.cpp:436 VARIABLE add_ln436 LOOP createRoundKeyLoop1_createRoundKeyLoop2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln436_1_fu_165_p2 SOURCE Downloads/aes_axis.cpp:436 VARIABLE add_ln436_1 LOOP createRoundKeyLoop1_createRoundKeyLoop2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln442_fu_213_p2 SOURCE Downloads/aes_axis.cpp:442 VARIABLE add_ln442 LOOP createRoundKeyLoop1_createRoundKeyLoop2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln442_1_fu_247_p2 SOURCE Downloads/aes_axis.cpp:442 VARIABLE add_ln442_1 LOOP createRoundKeyLoop1_createRoundKeyLoop2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln440_fu_253_p2 SOURCE Downloads/aes_axis.cpp:440 VARIABLE add_ln440 LOOP createRoundKeyLoop1_createRoundKeyLoop2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} aes_main_Pipeline_shiftRowLoop1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME i_4_fu_162_p2 SOURCE Downloads/aes_axis.cpp:324 VARIABLE i_4 LOOP shiftRowLoop1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} aes_main_Pipeline_shiftRowLoop12 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME i_2_fu_162_p2 SOURCE Downloads/aes_axis.cpp:324 VARIABLE i_2 LOOP shiftRowLoop1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} aes_main_Pipeline_addRoundKeyLoop3 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln340_fu_78_p2 SOURCE Downloads/aes_axis.cpp:340 VARIABLE add_ln340 LOOP addRoundKeyLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} aes_main {BINDINFO {{BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME roundKey_U SOURCE Downloads/aes_axis.cpp:451 VARIABLE roundKey LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_t2p}}} AREA {DSP 0 BRAM 1 URAM 0}} aes_Pipeline_aesEncryptLoop3_aesEncryptLoop4 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln536_fu_105_p2 SOURCE Downloads/aes_axis.cpp:536 VARIABLE add_ln536 LOOP aesEncryptLoop3_aesEncryptLoop4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln536_1_fu_131_p2 SOURCE Downloads/aes_axis.cpp:536 VARIABLE add_ln536_1 LOOP aesEncryptLoop3_aesEncryptLoop4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln541_fu_177_p2 SOURCE Downloads/aes_axis.cpp:541 VARIABLE add_ln541 LOOP aesEncryptLoop3_aesEncryptLoop4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln541_1_fu_188_p2 SOURCE Downloads/aes_axis.cpp:541 VARIABLE add_ln541_1 LOOP aesEncryptLoop3_aesEncryptLoop4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln540_fu_194_p2 SOURCE Downloads/aes_axis.cpp:540 VARIABLE add_ln540 LOOP aesEncryptLoop3_aesEncryptLoop4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} aes_Pipeline_aesDecryptLoop1_aesDecryptLoop2 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln723_fu_105_p2 SOURCE Downloads/aes_axis.cpp:723 VARIABLE add_ln723 LOOP aesDecryptLoop1_aesDecryptLoop2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln723_1_fu_131_p2 SOURCE Downloads/aes_axis.cpp:723 VARIABLE add_ln723_1 LOOP aesDecryptLoop1_aesDecryptLoop2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln728_fu_165_p2 SOURCE Downloads/aes_axis.cpp:728 VARIABLE add_ln728 LOOP aesDecryptLoop1_aesDecryptLoop2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln728_1_fu_188_p2 SOURCE Downloads/aes_axis.cpp:728 VARIABLE add_ln728_1 LOOP aesDecryptLoop1_aesDecryptLoop2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln727_fu_194_p2 SOURCE Downloads/aes_axis.cpp:727 VARIABLE add_ln727 LOOP aesDecryptLoop1_aesDecryptLoop2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} aes_invMain_Pipeline_createRoundKeyLoop1_createRoundKeyLoop2 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln436_fu_139_p2 SOURCE Downloads/aes_axis.cpp:436 VARIABLE add_ln436 LOOP createRoundKeyLoop1_createRoundKeyLoop2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln436_3_fu_165_p2 SOURCE Downloads/aes_axis.cpp:436 VARIABLE add_ln436_3 LOOP createRoundKeyLoop1_createRoundKeyLoop2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln442_fu_213_p2 SOURCE Downloads/aes_axis.cpp:442 VARIABLE add_ln442 LOOP createRoundKeyLoop1_createRoundKeyLoop2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln442_3_fu_247_p2 SOURCE Downloads/aes_axis.cpp:442 VARIABLE add_ln442_3 LOOP createRoundKeyLoop1_createRoundKeyLoop2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln440_fu_253_p2 SOURCE Downloads/aes_axis.cpp:440 VARIABLE add_ln440 LOOP createRoundKeyLoop1_createRoundKeyLoop2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} aes_invMain_Pipeline_addRoundKeyLoop {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln340_fu_78_p2 SOURCE Downloads/aes_axis.cpp:340 VARIABLE add_ln340 LOOP addRoundKeyLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} aes_invRound {BINDINFO {{BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_2p PRAGMA pragma RTLNAME rsbox_U SOURCE Downloads/aes_axis.cpp:147 VARIABLE rsbox LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage rom_2p}}} AREA {DSP 0 BRAM 1 URAM 0}} aes_invMain_Pipeline_aesInvMainLoop {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln660_fu_463_p2 SOURCE Downloads/aes_axis.cpp:660 VARIABLE add_ln660 LOOP aesInvMainLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 1 URAM 0}} aes_invMain_Pipeline_createRoundKeyLoop1_createRoundKeyLoop24 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln436_fu_125_p2 SOURCE Downloads/aes_axis.cpp:436 VARIABLE add_ln436 LOOP createRoundKeyLoop1_createRoundKeyLoop2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln436_2_fu_151_p2 SOURCE Downloads/aes_axis.cpp:436 VARIABLE add_ln436_2 LOOP createRoundKeyLoop1_createRoundKeyLoop2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln442_fu_193_p2 SOURCE Downloads/aes_axis.cpp:442 VARIABLE add_ln442 LOOP createRoundKeyLoop1_createRoundKeyLoop2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln442_2_fu_217_p2 SOURCE Downloads/aes_axis.cpp:442 VARIABLE add_ln442_2 LOOP createRoundKeyLoop1_createRoundKeyLoop2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln440_fu_223_p2 SOURCE Downloads/aes_axis.cpp:440 VARIABLE add_ln440 LOOP createRoundKeyLoop1_createRoundKeyLoop2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} aes_invMain_Pipeline_invShiftRowLoop1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME i_9_fu_162_p2 SOURCE Downloads/aes_axis.cpp:577 VARIABLE i_9 LOOP invShiftRowLoop1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} aes_invMain_Pipeline_invShiftRowLoop15 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME i_7_fu_162_p2 SOURCE Downloads/aes_axis.cpp:577 VARIABLE i_7 LOOP invShiftRowLoop1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} aes_invMain_Pipeline_addRoundKeyLoop6 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln340_fu_78_p2 SOURCE Downloads/aes_axis.cpp:340 VARIABLE add_ln340 LOOP addRoundKeyLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} aes_invMain {BINDINFO {{BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME roundKey_U SOURCE Downloads/aes_axis.cpp:654 VARIABLE roundKey LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln660_fu_477_p2 SOURCE Downloads/aes_axis.cpp:660 VARIABLE add_ln660 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_2p PRAGMA pragma RTLNAME rsbox_U SOURCE Downloads/aes_axis.cpp:147 VARIABLE rsbox LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage rom_2p}}} AREA {DSP 0 BRAM 2 URAM 0}} aes_Pipeline_aesDecryptLoop3_aesDecryptLoop4 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln741_fu_105_p2 SOURCE Downloads/aes_axis.cpp:741 VARIABLE add_ln741 LOOP aesDecryptLoop3_aesDecryptLoop4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln741_1_fu_131_p2 SOURCE Downloads/aes_axis.cpp:741 VARIABLE add_ln741_1 LOOP aesDecryptLoop3_aesDecryptLoop4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln746_fu_177_p2 SOURCE Downloads/aes_axis.cpp:746 VARIABLE add_ln746 LOOP aesDecryptLoop3_aesDecryptLoop4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln746_1_fu_188_p2 SOURCE Downloads/aes_axis.cpp:746 VARIABLE add_ln746_1 LOOP aesDecryptLoop3_aesDecryptLoop4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln745_fu_194_p2 SOURCE Downloads/aes_axis.cpp:745 VARIABLE add_ln745 LOOP aesDecryptLoop3_aesDecryptLoop4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} aes_Pipeline_ciphertextLoop {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln87_fu_154_p2 SOURCE Downloads/aes_axis.cpp:87 VARIABLE add_ln87 LOOP ciphertextLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} aes_Pipeline_decryptedTextLoop {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln97_fu_154_p2 SOURCE Downloads/aes_axis.cpp:97 VARIABLE add_ln97 LOOP decryptedTextLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} aes {BINDINFO {{BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_np PRAGMA {} RTLNAME key_array128_U SOURCE {} VARIABLE key_array128 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage rom_np}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME expandedKey_U SOURCE Downloads/aes_axis.cpp:686 VARIABLE expandedKey LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME expandedKey_1_U SOURCE Downloads/aes_axis.cpp:686 VARIABLE expandedKey_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME block_U SOURCE Downloads/aes_axis.cpp:689 VARIABLE block LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME expandedKey_2_U SOURCE Downloads/aes_axis.cpp:483 VARIABLE expandedKey_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME expandedKey_3_U SOURCE Downloads/aes_axis.cpp:483 VARIABLE expandedKey_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME block_1_U SOURCE Downloads/aes_axis.cpp:486 VARIABLE block_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME plaintext_array_U SOURCE Downloads/aes_axis.cpp:55 VARIABLE plaintext_array LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME ciphertext_array_U SOURCE Downloads/aes_axis.cpp:56 VARIABLE ciphertext_array LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME decryptedtext_array_U SOURCE Downloads/aes_axis.cpp:57 VARIABLE decryptedtext_array LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_2p PRAGMA {} RTLNAME sbox_U SOURCE {} VARIABLE sbox LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage rom_2p}}} AREA {DSP 0 BRAM 9 URAM 0}} expandKey {AREA {DSP 0 BRAM 2 URAM 0}} galois_multiplication {AREA {DSP 0 BRAM 0 URAM 0}}}}'
INFO-FLOW: DBG:PUTS:      update_csynth_reports json2rpt_hw_sw_interfaces
INFO-FLOW: Running: gen_csynth_sec_pragma
INFO-FLOW: Done: gen_csynth_sec_pragma time: 0.1 seconds per iteration
INFO-FLOW: DBG:PUTS:      update_csynth_reports wrote xml
INFO-FLOW: DBG:PUTS:      update_csynth_reports appended to csynth rpt file
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.635 seconds; current allocated memory: 1.373 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for aes.
INFO: [VLOG 209-307] Generating Verilog RTL for aes.
Execute       syn_report -model aes -printsummary 
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 139.59 MHz
Command     autosyn done; 23.102 sec.
Command   csynth_design done; 35.088 sec.
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 20 seconds. CPU system time: 2 seconds. Elapsed time: 35.088 seconds; current allocated memory: 0.000 MB.
Command ap_source done; 38.355 sec.
Execute cleanup_all 
INFO-FLOW: Workspace C:/Users/iqbal.ha/AES_PM/solution1 opened at Thu Apr 25 11:56:46 -0400 2024
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     set_part xc7z020clg400-1 
Execute       create_platform xc7z020clg400-1 -board  
DBG:HLSDevice: Trying to load device library: C:/Xilinx/Vitis_HLS/2022.1\lib\win64.o\librdi_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: C:/Xilinx/Vivado/2022.1/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
Command       create_platform done; 1.955 sec.
Execute       source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 2.088 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     get_config_interface -m_axi_latency 
Execute     get_config_interface -m_axi_alignment_byte_size 
Execute     get_config_interface -m_axi_max_widen_bitwidth 
Execute     get_config_interface -default_interface 
Execute     get_config_rtl -register_reset_num 
Execute     send_msg_by_id INFO @200-1464@%s config_export -output=C:/Users/iqbal.ha 
INFO: [HLS 200-1464] Running solution command: config_export -output=C:/Users/iqbal.ha
Execute     config_export -output=C:/Users/iqbal.ha 
Command   open_solution done; 2.118 sec.
Execute   set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
Execute     create_platform xc7z020clg400-1 -board  
Execute     source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/xilinx.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/plb46.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/axi4.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/saxilite.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/util.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfft.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfir.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/DSP48/dsp48.gen 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.136 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute   config_export -output C:/Users/iqbal.ha 
INFO: [HLS 200-1510] Running: config_export -output C:/Users/iqbal.ha 
Execute   export_design -rtl verilog -format ip_catalog -output C:/Users/iqbal.ha 
INFO: [HLS 200-1510] Running: export_design -rtl verilog -format ip_catalog -output C:/Users/iqbal.ha 
Execute     get_config_export -description 
Execute     get_config_export -display_name 
Execute     get_config_export -ipname 
Execute     get_config_export -library 
Execute     get_config_export -taxonomy 
Execute     get_config_export -vendor 
Execute     get_config_export -version 
Execute     get_config_export -xo 
Execute     config_export -format=ip_catalog -output=C:/Users/iqbal.ha -rtl=verilog 
INFO-FLOW: DBG:PUTS: export_design_wrap: -format ip_catalog -rtl verilog
Execute     source C:/Users/iqbal.ha/AES_PM/solution1/.autopilot/db/global.setting.tcl 
Execute     get_config_export -vivado_clock 
Execute     get_top 
Execute     get_config_export -ipname 
Execute     get_config_export -xo 
Execute     get_config_export -format 
Execute     get_config_rtl -module_auto_prefix 
Execute     get_config_export -xo 
Execute     get_config_export -format 
Execute     get_solution -flow_target 
Execute     get_config_export -xo 
Execute     get_config_export -format 
INFO-FLOW: DBG:PUTS:   auto_impl: pack: -export -rtl verilog
INFO-FLOW: DBG:PROC: ::AESL_AUTOIMPL::auto_impl args='-export -rtl verilog'
Execute     source C:/Users/iqbal.ha/AES_PM/solution1/.autopilot/db/global.setting.tcl 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
Execute     source C:/Users/iqbal.ha/AES_PM/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS: automg_wrap -export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate args='-export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag'
INFO-FLOW: DBG:PUTS:     auto_generate -export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag
Execute     get_config_export -xo 
Execute     get_config_export -format 
Execute     get_config_export -ip_xdc_file 
Execute     get_config_export -ip_xdc_ooc_file 
Execute     source C:/Users/iqbal.ha/AES_PM/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS: read_platform_lib C:/Users/iqbal.ha/AES_PM/solution1/.autopilot/db/global.setting.tcl
Execute     source C:/Xilinx/Vitis_HLS/2022.1/common/technology/generic/autopilot/common.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source C:/Xilinx/Vitis_HLS/2022.1/common/technology/generic/autopilot/op.gen 
Execute     source C:/Xilinx/Vitis_HLS/2022.1/common/technology/generic/autopilot/op_simcore.gen 
Execute     source C:/Xilinx/Vitis_HLS/2022.1/common/technology/generic/autopilot/interface.gen 
Execute     source C:/Users/iqbal.ha/AES_PM/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/xilinx.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/plb46.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/axi4.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/saxilite.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/util.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfft.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfir.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:PUTS:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
INFO-FLOW: DBG:PUTS:       initCTypeInfo top_module=aes xml_exists=0
Execute     source C:/Users/iqbal.ha/AES_PM/solution1/.autopilot/db/aes.rtl_wrap.cfg.tcl 
Execute     source C:/Users/iqbal.ha/AES_PM/solution1/.autopilot/db/aes.rtl_wrap.cfg.tcl 
Execute     source C:/Users/iqbal.ha/AES_PM/solution1/.autopilot/db/aes.rtl_wrap.cfg.tcl 
Execute     source C:/Users/iqbal.ha/AES_PM/solution1/.autopilot/db/aes.tbgen.tcl 
Execute     source C:/Users/iqbal.ha/AES_PM/solution1/.autopilot/db/aes.tbgen.tcl 
Execute     get_config_rtl -deadlock_detection 
Execute     source C:/Users/iqbal.ha/AES_PM/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/Users/iqbal.ha/AES_PM/solution1/.autopilot/db/aes.tbgen.tcl 
Execute     get_config_rtl -module_prefix 
INFO-FLOW: DBG:PUTS:       cosim_export_main adding deadlock detection to aes
Execute     get_config_rtl -deadlock_detection 
INFO-FLOW: DBG:PUTS: Skipping loadAnalyze_DB, #g_database=19
INFO-FLOW: DBG:PUTS:       generate_json generate_bd_files=0 generate_xo_files=false #modelList=88 #gSsdmPorts=0
INFO-FLOW: DBG:PROC: ::AP::DESIGN_DATA::generate_json generate_bd_files='0' generate_xo_files='false' modelList='aes_flow_control_loop_pipe_sequential_init
aes_flow_control_loop_pipe_sequential_init
aes_flow_control_loop_pipe_sequential_init
aes_flow_control_loop_pipe_sequential_init
aes_flow_control_loop_pipe_sequential_init
aes_flow_control_loop_pipe_sequential_init
aes_flow_control_loop_pipe_sequential_init
aes_srem_32ns_7ns_6_36_1
aes_mux_21_8_1_1
aes_expandKey_Pipeline_expandKeyLoop2_sbox_ROM_2P_AUTO_1R
aes_expandKey_Pipeline_expandKeyLoop2_Rcon_ROM_2P_AUTO_1R
aes_flow_control_loop_pipe_sequential_init
aes_flow_control_loop_pipe_sequential_init
aes_flow_control_loop_pipe_sequential_init
aes_flow_control_loop_pipe_sequential_init
aes_flow_control_loop_pipe_sequential_init
aes_flow_control_loop_pipe_sequential_init
aes_flow_control_loop_pipe_sequential_init
aes_flow_control_loop_pipe_sequential_init
aes_aes_main_roundKey_RAM_AUTO_1R1W
aes_flow_control_loop_pipe_sequential_init
aes_flow_control_loop_pipe_sequential_init
aes_flow_control_loop_pipe_sequential_init
aes_flow_control_loop_pipe_sequential_init
aes_aes_invRound_rsbox_ROM_2P_AUTO_1R
aes_flow_control_loop_pipe_sequential_init
aes_flow_control_loop_pipe_sequential_init
aes_flow_control_loop_pipe_sequential_init
aes_flow_control_loop_pipe_sequential_init
aes_flow_control_loop_pipe_sequential_init
aes_aes_invMain_roundKey_RAM_AUTO_1R1W
aes_flow_control_loop_pipe_sequential_init
aes_flow_control_loop_pipe_sequential_init
aes_flow_control_loop_pipe_sequential_init
aes_key_array128_RAM_1WNR_AUTO_1R1W
aes_expandedKey_RAM_AUTO_1R1W
aes_block_RAM_AUTO_1R1W
aes_plaintext_array_RAM_AUTO_1R1W
aes_CTRL_BUS_s_axi
aes_control_s_axi
aes_regslice_both
aes_regslice_both
aes_regslice_both
aes_regslice_both
aes_regslice_both
aes_regslice_both
aes_regslice_both
aes_regslice_both
aes_regslice_both
aes_regslice_both
aes_regslice_both
aes_regslice_both
aes_regslice_both
aes_regslice_both
aes_Pipeline_1
aes_Pipeline_2
aes_Pipeline_3
aes_Pipeline_cipherkeyLoop
aes_Pipeline_plaintextLoop
aes_Pipeline_aesEncryptLoop1_aesEncryptLoop2
expandKey_Pipeline_expandKeyLoop1
expandKey_Pipeline_expandKeyLoop2
expandKey
aes_main_Pipeline_createRoundKeyLoop1_createRoundKeyLoop2
aes_main_Pipeline_addRoundKeyLoop
galois_multiplication
aes_round
aes_main_Pipeline_aesMainLoop
aes_main_Pipeline_createRoundKeyLoop1_createRoundKeyLoop21
aes_main_Pipeline_shiftRowLoop1
aes_main_Pipeline_shiftRowLoop12
aes_main_Pipeline_addRoundKeyLoop3
aes_main
aes_Pipeline_aesEncryptLoop3_aesEncryptLoop4
aes_Pipeline_aesDecryptLoop1_aesDecryptLoop2
aes_invMain_Pipeline_createRoundKeyLoop1_createRoundKeyLoop2
aes_invMain_Pipeline_addRoundKeyLoop
aes_invRound
aes_invMain_Pipeline_aesInvMainLoop
aes_invMain_Pipeline_createRoundKeyLoop1_createRoundKeyLoop24
aes_invMain_Pipeline_invShiftRowLoop1
aes_invMain_Pipeline_invShiftRowLoop15
aes_invMain_Pipeline_addRoundKeyLoop6
aes_invMain
aes_Pipeline_aesDecryptLoop3_aesDecryptLoop4
aes_Pipeline_ciphertextLoop
aes_Pipeline_decryptedTextLoop
aes
' rtl_lang='vlog' bootstrap_tcl='false' outdir='' outfilename=''
Execute     source C:/Xilinx/Vitis_HLS/2022.1/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute     source C:/Xilinx/Vitis_HLS/2022.1/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute     source C:/Users/iqbal.ha/AES_PM/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/Users/iqbal.ha/AES_PM/solution1/.autopilot/db/global.setting.tcl 
Execute     get_solution -flow_target 
Execute     get_config_export -xo 
Execute     get_config_export -format 
Execute     source C:/Users/iqbal.ha/AES_PM/solution1/.autopilot/db/top-io-be.tcl 
Execute     source C:/Users/iqbal.ha/AES_PM/solution1/.autopilot/db/aes.tbgen.tcl 
Execute     source C:/Users/iqbal.ha/AES_PM/solution1/.autopilot/db/aes.compgen.dataonly.tcl 
Execute     get_config_interface -s_axilite_interrupt_mode 
Execute     source C:/Users/iqbal.ha/AES_PM/solution1/.autopilot/db/aes.compgen.dataonly.tcl 
Execute     source C:/Users/iqbal.ha/AES_PM/solution1/.autopilot/db/aes.compgen.dataonly.tcl 
Execute     source C:/Users/iqbal.ha/AES_PM/solution1/.autopilot/db/aes.compgen.dataonly.tcl 
Execute     source C:/Users/iqbal.ha/AES_PM/solution1/.autopilot/db/aes.rtl_wrap.cfg.tcl 
Execute     source C:/Users/iqbal.ha/AES_PM/solution1/.autopilot/db/aes.compgen.dataonly.tcl 
Execute     get_config_export -format 
Execute     get_config_export -vendor 
Execute     get_config_export -library 
Execute     get_config_export -version 
Execute     get_config_export -ipname 
Execute     get_config_export -taxonomy 
Execute     get_config_export -description 
Execute     get_config_export -display_name 
Execute     source C:/Users/iqbal.ha/AES_PM/solution1/.autopilot/db/aes_Pipeline_1.tbgen.tcl 
Execute     source C:/Users/iqbal.ha/AES_PM/solution1/.autopilot/db/aes_Pipeline_2.tbgen.tcl 
Execute     source C:/Users/iqbal.ha/AES_PM/solution1/.autopilot/db/aes_Pipeline_3.tbgen.tcl 
Execute     source C:/Users/iqbal.ha/AES_PM/solution1/.autopilot/db/aes_Pipeline_cipherkeyLoop.tbgen.tcl 
Execute     source C:/Users/iqbal.ha/AES_PM/solution1/.autopilot/db/aes_Pipeline_plaintextLoop.tbgen.tcl 
Execute     source C:/Users/iqbal.ha/AES_PM/solution1/.autopilot/db/aes_Pipeline_aesEncryptLoop1_aesEncryptLoop2.tbgen.tcl 
Execute     source C:/Users/iqbal.ha/AES_PM/solution1/.autopilot/db/expandKey_Pipeline_expandKeyLoop1.tbgen.tcl 
Execute     source C:/Users/iqbal.ha/AES_PM/solution1/.autopilot/db/expandKey_Pipeline_expandKeyLoop2.tbgen.tcl 
Execute     source C:/Users/iqbal.ha/AES_PM/solution1/.autopilot/db/expandKey.tbgen.tcl 
Execute     source C:/Users/iqbal.ha/AES_PM/solution1/.autopilot/db/aes_main_Pipeline_createRoundKeyLoop1_createRoundKeyLoop2.tbgen.tcl 
Execute     source C:/Users/iqbal.ha/AES_PM/solution1/.autopilot/db/aes_main_Pipeline_addRoundKeyLoop.tbgen.tcl 
Execute     source C:/Users/iqbal.ha/AES_PM/solution1/.autopilot/db/galois_multiplication.tbgen.tcl 
Execute     source C:/Users/iqbal.ha/AES_PM/solution1/.autopilot/db/aes_round.tbgen.tcl 
Execute     source C:/Users/iqbal.ha/AES_PM/solution1/.autopilot/db/aes_main_Pipeline_aesMainLoop.tbgen.tcl 
Execute     source C:/Users/iqbal.ha/AES_PM/solution1/.autopilot/db/aes_main_Pipeline_createRoundKeyLoop1_createRoundKeyLoop21.tbgen.tcl 
Execute     source C:/Users/iqbal.ha/AES_PM/solution1/.autopilot/db/aes_main_Pipeline_shiftRowLoop1.tbgen.tcl 
Execute     source C:/Users/iqbal.ha/AES_PM/solution1/.autopilot/db/aes_main_Pipeline_shiftRowLoop12.tbgen.tcl 
Execute     source C:/Users/iqbal.ha/AES_PM/solution1/.autopilot/db/aes_main_Pipeline_addRoundKeyLoop3.tbgen.tcl 
Execute     source C:/Users/iqbal.ha/AES_PM/solution1/.autopilot/db/aes_main.tbgen.tcl 
Execute     source C:/Users/iqbal.ha/AES_PM/solution1/.autopilot/db/aes_Pipeline_aesEncryptLoop3_aesEncryptLoop4.tbgen.tcl 
Execute     source C:/Users/iqbal.ha/AES_PM/solution1/.autopilot/db/aes_Pipeline_aesDecryptLoop1_aesDecryptLoop2.tbgen.tcl 
Execute     source C:/Users/iqbal.ha/AES_PM/solution1/.autopilot/db/aes_invMain_Pipeline_createRoundKeyLoop1_createRoundKeyLoop2.tbgen.tcl 
Execute     source C:/Users/iqbal.ha/AES_PM/solution1/.autopilot/db/aes_invMain_Pipeline_addRoundKeyLoop.tbgen.tcl 
Execute     source C:/Users/iqbal.ha/AES_PM/solution1/.autopilot/db/aes_invRound.tbgen.tcl 
Execute     source C:/Users/iqbal.ha/AES_PM/solution1/.autopilot/db/aes_invMain_Pipeline_aesInvMainLoop.tbgen.tcl 
Execute     source C:/Users/iqbal.ha/AES_PM/solution1/.autopilot/db/aes_invMain_Pipeline_createRoundKeyLoop1_createRoundKeyLoop24.tbgen.tcl 
Execute     source C:/Users/iqbal.ha/AES_PM/solution1/.autopilot/db/aes_invMain_Pipeline_invShiftRowLoop1.tbgen.tcl 
Execute     source C:/Users/iqbal.ha/AES_PM/solution1/.autopilot/db/aes_invMain_Pipeline_invShiftRowLoop15.tbgen.tcl 
Execute     source C:/Users/iqbal.ha/AES_PM/solution1/.autopilot/db/aes_invMain_Pipeline_addRoundKeyLoop6.tbgen.tcl 
Execute     source C:/Users/iqbal.ha/AES_PM/solution1/.autopilot/db/aes_invMain.tbgen.tcl 
Execute     source C:/Users/iqbal.ha/AES_PM/solution1/.autopilot/db/aes_Pipeline_aesDecryptLoop3_aesDecryptLoop4.tbgen.tcl 
Execute     source C:/Users/iqbal.ha/AES_PM/solution1/.autopilot/db/aes_Pipeline_ciphertextLoop.tbgen.tcl 
Execute     source C:/Users/iqbal.ha/AES_PM/solution1/.autopilot/db/aes_Pipeline_decryptedTextLoop.tbgen.tcl 
Execute     source C:/Users/iqbal.ha/AES_PM/solution1/.autopilot/db/aes.tbgen.tcl 
Execute     source C:/Users/iqbal.ha/AES_PM/solution1/.autopilot/db/global.setting.tcl 
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     get_solution -flow_target 
Execute     get_config_rtl -kernel_profile 
Execute     get_config_rtl -kernel_profile 
Execute     get_config_rtl -stall_sig_gen 
Execute     get_config_rtl -profile 
Execute     source C:/Users/iqbal.ha/AES_PM/solution1/.autopilot/db/aes.constraint.tcl 
Execute     sc_get_clocks aes 
Execute     source C:/Users/iqbal.ha/AES_PM/solution1/.autopilot/db/global.setting.tcl 
Execute     get_config_export -ip_xdc_file 
Execute     get_config_export -ip_xdc_ooc_file 
Execute     get_config_debug -directory 
Execute     get_config_rtl -deadlock_detection 
Execute     source C:/Users/iqbal.ha/AES_PM/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/Users/iqbal.ha/AES_PM/solution1/.autopilot/db/aes.tbgen.tcl 
Execute     get_config_rtl -module_prefix 
INFO-FLOW: DBG:PUTS:       cosim_export_main adding deadlock detection to aes
Execute     get_config_rtl -deadlock_detection 
INFO-FLOW: DBG:PUTS:       copy ip_driver_dir 1_0 C:/Users/iqbal.ha/AES_PM/solution1/.autopilot/db/driver
Execute     get_config_export -format 
INFO-FLOW: DBG:PUTS:       generate_ip_script #gSsdmPorts=0 g_lang=vlog is_sdaccel=false is_sdsoc=true xo_file=
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     source C:/Users/iqbal.ha/AES_PM/solution1/.autopilot/db/aes.tbgen.tcl 
Execute     source C:/Users/iqbal.ha/AES_PM/solution1/.autopilot/db/aes.compgen.dataonly.tcl 
Execute     get_config_interface -s_axilite_interrupt_mode 
Execute     source C:/Users/iqbal.ha/AES_PM/solution1/.autopilot/db/aes.compgen.dataonly.tcl 
Execute     source C:/Users/iqbal.ha/AES_PM/solution1/.autopilot/db/aes.compgen.dataonly.tcl 
Execute     source C:/Users/iqbal.ha/AES_PM/solution1/.autopilot/db/aes.compgen.dataonly.tcl 
Execute     source C:/Users/iqbal.ha/AES_PM/solution1/.autopilot/db/aes.tbgen.tcl 
Execute     source C:/Users/iqbal.ha/AES_PM/solution1/.autopilot/db/aes.tbgen.tcl 
Execute     source C:/Users/iqbal.ha/AES_PM/solution1/.autopilot/db/aes.tbgen.tcl 
Execute     source C:/Users/iqbal.ha/AES_PM/solution1/.autopilot/db/aes.tbgen.tcl 
Execute     source C:/Users/iqbal.ha/AES_PM/solution1/.autopilot/db/aes.tbgen.tcl 
Execute     source C:/Users/iqbal.ha/AES_PM/solution1/.autopilot/db/aes.tbgen.tcl 
Execute     source C:/Users/iqbal.ha/AES_PM/solution1/.autopilot/db/aes.tbgen.tcl 
Execute     source C:/Users/iqbal.ha/AES_PM/solution1/.autopilot/db/global.setting.tcl 
Execute     get_config_debug -directory 
INFO-FLOW: DBG:PUTS:       generate_top_info
INFO-FLOW: DBG:PUTS:       prepArgInfo -> loadAnalyze_DB top_module=aes
Execute     source C:/Users/iqbal.ha/AES_PM/solution1/.autopilot/db/aes.rtl_wrap.cfg.tcl 
Execute     source C:/Users/iqbal.ha/AES_PM/solution1/.autopilot/db/aes.rtl_wrap.cfg.tcl 
Execute     source C:/Users/iqbal.ha/AES_PM/solution1/.autopilot/db/aes.rtl_wrap.cfg.tcl 
Execute     source C:/Users/iqbal.ha/AES_PM/solution1/.autopilot/db/aes.tbgen.tcl 
Execute     source C:/Users/iqbal.ha/AES_PM/solution1/.autopilot/db/aes.tbgen.tcl 
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     source C:/Users/iqbal.ha/AES_PM/solution1/.autopilot/db/global.setting.tcl 
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     source C:/Users/iqbal.ha/AES_PM/solution1/.autopilot/db/aes.tbgen.tcl 
Execute     source C:/Users/iqbal.ha/AES_PM/solution1/.autopilot/db/global.setting.tcl 
Execute     get_config_export -ip_xdc_ooc_file 
Execute     get_config_export -ip_xdc_file 
Execute     source C:/Users/iqbal.ha/AES_PM/solution1/.autopilot/db/aes.constraint.tcl 
INFO-FLOW: DBG:PUTS:       generate_ipi_example_script
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO-FLOW: DBG:PUTS:       generate_syn_sh
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     source C:/Users/iqbal.ha/AES_PM/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS:       generate_imp_constraints
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     source C:/Users/iqbal.ha/AES_PM/solution1/.autopilot/db/aes.constraint.tcl 
Execute     source C:/Users/iqbal.ha/AES_PM/solution1/.autopilot/db/aes.tbgen.tcl 
INFO-FLOW: DBG:PUTS:       delete-temp-dirs (skipped for debug)
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO-FLOW: DBG:PUTS: read_platform_lib C:/Users/iqbal.ha/AES_PM/solution1/.autopilot/db/global.setting.tcl
Execute     source C:/Xilinx/Vitis_HLS/2022.1/common/technology/generic/autopilot/common.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source C:/Xilinx/Vitis_HLS/2022.1/common/technology/generic/autopilot/op.gen 
Execute     source C:/Xilinx/Vitis_HLS/2022.1/common/technology/generic/autopilot/op_simcore.gen 
Execute     source C:/Xilinx/Vitis_HLS/2022.1/common/technology/generic/autopilot/interface.gen 
Execute     source C:/Users/iqbal.ha/AES_PM/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/xilinx.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/plb46.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/axi4.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/saxilite.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/util.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfft.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfir.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:PUTS:     IP package: exec C:/Users/iqbal.ha/AES_PM/solution1/impl/ip/pack.bat
INFO-FLOW: DBG:PUTS:     IP package: success C:/Users/iqbal.ha/AES_PM/solution1/impl/ip/pack.bat
Execute     get_config_export -output 
Execute     send_msg_by_id INFO @200-802@%s export.zip 
INFO: [HLS 200-802] Generated output file export.zip
Command   export_design done; 15.077 sec.
INFO: [HLS 200-111] Finished Command export_design CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 15.077 seconds; current allocated memory: 0.000 MB.
Command ap_source done; 17.376 sec.
Execute cleanup_all 
