{
  "Top": "spi_master_logic",
  "RtlTop": "spi_master_logic",
  "RtlPrefix": "",
  "RtlSubPrefix": "spi_master_logic_",
  "SourceLanguage": "cpp",
  "HostMachineBits": "64",
  "FunctionProtocol": "ap_ctrl_none",
  "ResetStyle": "control",
  "Target": {
    "Family": "zynquplus",
    "Device": "xczu3eg",
    "Package": "-sfvc784",
    "Speed": "-1-e",
    "Triple": "fpga64-xilinx-none"
  },
  "Args": {
    "data_out": {
      "index": "0",
      "direction": "out",
      "srcType": "directio<int, 1>&",
      "srcSize": "32",
      "hwRefs": [
        {
          "type": "port",
          "interface": "data_out",
          "name": "data_out",
          "usage": "data",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "data_out_ap_vld",
          "name": "data_out_ap_vld",
          "usage": "control",
          "direction": "out"
        }
      ]
    },
    "data_in": {
      "index": "1",
      "direction": "in",
      "srcType": "directio<int, 1>&",
      "srcSize": "32",
      "hwRefs": [
        {
          "type": "port",
          "interface": "data_in",
          "name": "data_in",
          "usage": "data",
          "direction": "in"
        },
        {
          "type": "port",
          "interface": "data_in_ap_vld",
          "name": "data_in_ap_vld",
          "usage": "control",
          "direction": "in"
        }
      ]
    }
  },
  "HlsSolution": {
    "FlowTarget": "vivado",
    "ConfigTcl": [
      "config_csim -code_analyzer=1",
      "config_export -format=ip_catalog",
      "config_export -flow=none"
    ],
    "ProfileOption": "0",
    "ProfileType": "none",
    "KernelName": "spi_master_logic"
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "10",
    "Uncertainty": "2",
    "IsCombinational": "0",
    "II": "1",
    "Latency": "0"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 10.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "spi_master_logic",
    "Version": "1.0",
    "DisplayName": "Spi_master_logic",
    "Revision": "2113947997",
    "Description": "An IP generated by Vitis HLS",
    "Taxonomy": "\/VITIS_HLS_IP",
    "AutoFamilySupport": "",
    "ZipFile": "xilinx_com_hls_spi_master_logic_1_0.zip"
  },
  "Files": {
    "CSource": ["..\/..\/..\/spi_master_logic.cpp"],
    "TestBench": ["..\/..\/..\/spi_master_logic_tb.cpp"],
    "Vhdl": ["impl\/vhdl\/spi_master_logic.vhd"],
    "Verilog": ["impl\/verilog\/spi_master_logic.v"],
    "IpMisc": ["impl\/misc\/logo.png"],
    "CsynthXml": "syn\/report\/csynth.xml",
    "DebugDir": ".debug",
    "KernelXml": ".autopilot\/db\/kernel.internal.xml",
    "Xo": "",
    "XoHlsDir": "",
    "ProtoInst": [".debug\/spi_master_logic.protoinst"]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "Ip": []
  },
  "Interfaces": {
    "ap_clk": {
      "type": "clock",
      "busTypeName": "clock",
      "mode": "slave",
      "busParams": {"ASSOCIATED_RESET": "ap_rst"},
      "portMap": {"ap_clk": "CLK"},
      "ports": ["ap_clk"]
    },
    "ap_rst": {
      "type": "reset",
      "busTypeName": "reset",
      "mode": "slave",
      "busParams": {"POLARITY": "ACTIVE_HIGH"},
      "portMap": {"ap_rst": "RST"},
      "ports": ["ap_rst"]
    },
    "data_out": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_hs",
      "mode": "master",
      "dataWidth": "32",
      "portMap": {"data_out": "DATA"},
      "ports": ["data_out"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_vld",
          "register_option": "0",
          "argName": "data_out"
        }]
    },
    "data_in": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_hs",
      "mode": "slave",
      "dataWidth": "32",
      "portMap": {"data_in": "DATA"},
      "ports": ["data_in"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_vld",
          "register_option": "0",
          "argName": "data_in"
        }]
    }
  },
  "RtlPorts": {
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst": {
      "dir": "in",
      "width": "1"
    },
    "data_out": {
      "dir": "out",
      "width": "32"
    },
    "data_out_ap_vld": {
      "dir": "out",
      "width": "1"
    },
    "data_in": {
      "dir": "in",
      "width": "32"
    },
    "data_in_ap_vld": {
      "dir": "in",
      "width": "1"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {"ModuleName": "spi_master_logic"},
    "Info": {"spi_master_logic": {
        "FunctionProtocol": "ap_ctrl_none",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "1"
      }},
    "Metrics": {"spi_master_logic": {
        "Latency": {
          "LatencyBest": "0",
          "LatencyAvg": "0",
          "LatencyWorst": "0",
          "PipelineII": "1",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.00",
          "Estimate": "0.489"
        },
        "Area": {
          "FF": "1",
          "AVAIL_FF": "141120",
          "UTIL_FF": "~0",
          "LUT": "27",
          "AVAIL_LUT": "70560",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "432",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "360",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      }}
  },
  "GenerateBdFiles": "0",
  "GenData": {
    "DataVersion": "0.2",
    "Time": "2025-02-09 20:37:07 -0600",
    "ToolName": "vitis_hls",
    "ToolVersion": "2024.2"
  }
}
