Vivado Simulator 2020.2
Time resolution is 1 ps
WARNING: "C:/Xilinx/Vivado/2020.2/data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /top_tb/dft1/dft32/test3_reg[1]/TChk153_7039 at time 482531 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:/Xilinx/Vivado/2020.2/data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /top_tb/dft1/dft32/test3_reg[2]/TChk153_7039 at time 482531 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:/Xilinx/Vivado/2020.2/data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /top_tb/dft1/dft32/test3_reg[6]/TChk150_7036 at time 482531 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:/Xilinx/Vivado/2020.2/data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /top_tb/dft1/dft32/test3_reg[7]/TChk153_7039 at time 482531 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:/Xilinx/Vivado/2020.2/data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /top_tb/dft1/dft32/test4_reg[2]/TChk150_7036 at time 502531 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:/Xilinx/Vivado/2020.2/data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /top_tb/dft1/dft32/test4_reg[3]/TChk150_7036 at time 502531 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:/Xilinx/Vivado/2020.2/data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /top_tb/dft1/dft32/test4_reg[4]/TChk153_7039 at time 502531 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:/Xilinx/Vivado/2020.2/data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /top_tb/dft1/dft32/test4_reg[2]/TChk153_7039 at time 542531 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:/Xilinx/Vivado/2020.2/data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /top_tb/dft1/dft32/test4_reg[7]/TChk150_7036 at time 542531 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:/Xilinx/Vivado/2020.2/data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /top_tb/dft1/dft32/test4_reg[3]/TChk153_7039 at time 542531 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:/Xilinx/Vivado/2020.2/data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /top_tb/dft1/dft32/test3_reg[1]/TChk153_7039 at time 562531 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:/Xilinx/Vivado/2020.2/data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /top_tb/dft1/dft32/test3_reg[4]/TChk150_7036 at time 562531 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:/Xilinx/Vivado/2020.2/data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /top_tb/dft1/dft32/test3_reg[5]/TChk150_7036 at time 562531 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:/Xilinx/Vivado/2020.2/data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /top_tb/dft1/dft32/test3_reg[7]/TChk153_7039 at time 562531 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:/Xilinx/Vivado/2020.2/data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /top_tb/dft1/dft32/test3_reg[1]/TChk150_7036 at time 582531 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:/Xilinx/Vivado/2020.2/data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /top_tb/dft1/dft32/test3_reg[7]/TChk153_7039 at time 582531 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:/Xilinx/Vivado/2020.2/data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /top_tb/dft1/dft32/test3_reg[2]/TChk153_7039 at time 602531 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:/Xilinx/Vivado/2020.2/data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /top_tb/dft1/dft32/test3_reg[4]/TChk150_7036 at time 602531 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:/Xilinx/Vivado/2020.2/data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /top_tb/dft1/dft32/test3_reg[7]/TChk153_7039 at time 602531 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:/Xilinx/Vivado/2020.2/data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /top_tb/dft1/dft32/test4_reg[0]/TChk153_7039 at time 602531 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:/Xilinx/Vivado/2020.2/data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /top_tb/dft1/dft32/test4_reg[6]/TChk153_7039 at time 602531 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:/Xilinx/Vivado/2020.2/data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /top_tb/dft1/dft32/test4_reg[7]/TChk150_7036 at time 602531 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:/Xilinx/Vivado/2020.2/data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /top_tb/dft1/dft32/test3_reg[3]/TChk153_7039 at time 602531 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:/Xilinx/Vivado/2020.2/data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /top_tb/dft1/dft32/test3_reg[0]/TChk153_7039 at time 642531 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:/Xilinx/Vivado/2020.2/data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /top_tb/dft1/dft32/test3_reg[1]/TChk150_7036 at time 642531 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:/Xilinx/Vivado/2020.2/data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /top_tb/dft1/dft32/test3_reg[5]/TChk153_7039 at time 642531 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:/Xilinx/Vivado/2020.2/data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /top_tb/dft1/dft32/test3_reg[2]/TChk153_7039 at time 642531 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:/Xilinx/Vivado/2020.2/data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /top_tb/dft1/dft32/test4_reg[0]/TChk150_7036 at time 662531 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:/Xilinx/Vivado/2020.2/data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /top_tb/dft1/dft32/test4_reg[4]/TChk150_7036 at time 662531 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:/Xilinx/Vivado/2020.2/data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /top_tb/dft1/dft32/test4_reg[6]/TChk153_7039 at time 662531 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:/Xilinx/Vivado/2020.2/data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /top_tb/dft1/dft32/test4_reg[1]/TChk150_7036 at time 662531 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:/Xilinx/Vivado/2020.2/data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /top_tb/dft1/dft32/test4_reg[2]/TChk153_7039 at time 662531 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:/Xilinx/Vivado/2020.2/data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /top_tb/dft1/dft32/test3_reg[0]/TChk153_7039 at time 702531 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:/Xilinx/Vivado/2020.2/data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /top_tb/dft1/dft32/test3_reg[4]/TChk153_7039 at time 702531 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:/Xilinx/Vivado/2020.2/data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /top_tb/dft1/dft32/test3_reg[5]/TChk153_7039 at time 702531 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:/Xilinx/Vivado/2020.2/data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /top_tb/dft1/dft32/test4_reg[1]/TChk153_7039 at time 702531 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:/Xilinx/Vivado/2020.2/data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /top_tb/dft1/dft32/test4_reg[3]/TChk153_7039 at time 702531 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:/Xilinx/Vivado/2020.2/data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /top_tb/dft1/dft32/test4_reg[4]/TChk150_7036 at time 702531 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:/Xilinx/Vivado/2020.2/data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /top_tb/dft1/dft32/test3_reg[1]/TChk153_7039 at time 702531 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:/Xilinx/Vivado/2020.2/data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /top_tb/dft1/dft32/test4_reg[5]/TChk150_7036 at time 702531 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:/Xilinx/Vivado/2020.2/data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /top_tb/dft1/dft32/test4_reg[6]/TChk150_7036 at time 702531 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:/Xilinx/Vivado/2020.2/data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /top_tb/dft1/dft32/test4_reg[7]/TChk153_7039 at time 702531 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:/Xilinx/Vivado/2020.2/data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /top_tb/dft1/dft32/test3_reg[4]/TChk150_7036 at time 722531 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:/Xilinx/Vivado/2020.2/data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /top_tb/dft1/dft32/test3_reg[5]/TChk150_7036 at time 722531 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:/Xilinx/Vivado/2020.2/data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /top_tb/dft1/dft32/test3_reg[6]/TChk150_7036 at time 722531 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:/Xilinx/Vivado/2020.2/data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /top_tb/dft1/dft32/test3_reg[7]/TChk153_7039 at time 722531 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:/Xilinx/Vivado/2020.2/data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /top_tb/dft1/dft32/test4_reg[0]/TChk150_7036 at time 742531 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:/Xilinx/Vivado/2020.2/data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /top_tb/dft1/dft32/test4_reg[5]/TChk153_7039 at time 742531 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:/Xilinx/Vivado/2020.2/data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /top_tb/dft1/dft32/test4_reg[7]/TChk150_7036 at time 742531 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:/Xilinx/Vivado/2020.2/data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /top_tb/dft1/dft32/test3_reg[2]/TChk153_7039 at time 762531 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:/Xilinx/Vivado/2020.2/data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /top_tb/dft1/dft32/test3_reg[5]/TChk150_7036 at time 762531 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:/Xilinx/Vivado/2020.2/data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /top_tb/dft1/dft32/test3_reg[6]/TChk150_7036 at time 762531 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:/Xilinx/Vivado/2020.2/data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /top_tb/dft1/dft32/test4_reg[0]/TChk153_7039 at time 762531 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:/Xilinx/Vivado/2020.2/data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /top_tb/dft1/dft32/test4_reg[4]/TChk150_7036 at time 762531 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:/Xilinx/Vivado/2020.2/data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /top_tb/dft1/dft32/test4_reg[5]/TChk153_7039 at time 762531 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:/Xilinx/Vivado/2020.2/data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /top_tb/dft1/dft32/test4_reg[6]/TChk150_7036 at time 762531 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:/Xilinx/Vivado/2020.2/data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /top_tb/dft1/dft32/test4_reg[7]/TChk150_7036 at time 762531 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:/Xilinx/Vivado/2020.2/data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /top_tb/dft1/dft32/test4_reg[2]/TChk153_7039 at time 762531 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
