// Seed: 502859078
module module_0 ();
  assign id_1 = 1'b0 ? 1 : 1;
endmodule
module module_2 (
    input  wire  id_0,
    input  logic id_1,
    input  wor   id_2,
    input  tri1  module_1,
    output logic id_4
);
  wire id_6;
  always @(negedge id_1 or 1) begin
    id_4 <= id_1;
    id_4 = 1;
    id_4 = id_1;
  end
  assign id_4 = 1;
  module_0();
  assign id_4 = ~id_1;
endmodule
module module_2 (
    output tri1 id_0,
    output wire id_1
);
  assign id_0 = 1'd0;
  wire id_3;
  wire id_4 = {id_3};
  module_0();
endmodule
