// Seed: 761060658
module module_1 (
    input supply1 module_0,
    output wand id_1,
    output tri0 id_2
    , id_19,
    input wor id_3,
    input supply0 id_4,
    output tri id_5,
    input wire id_6,
    input wand id_7,
    input uwire id_8,
    input wand id_9,
    output supply0 id_10,
    input tri id_11,
    input wor id_12,
    input supply1 id_13,
    output supply1 id_14,
    output wand id_15,
    output supply0 id_16,
    input supply0 id_17
);
  tri0 [-1 'd0 : 1 'h0] id_20 = -1'd0;
endmodule
module module_0 #(
    parameter id_19 = 32'd77,
    parameter id_4  = 32'd90
) (
    input supply1 id_0,
    input uwire id_1,
    input wand id_2,
    input tri id_3,
    output tri _id_4,
    output supply0 id_5,
    output wire id_6,
    input tri1 id_7,
    input tri0 sample,
    input wand id_9,
    input supply1 id_10,
    input supply0 id_11,
    output tri0 id_12,
    input supply0 id_13,
    input wor id_14,
    input supply1 module_1,
    input tri1 id_16,
    input uwire id_17,
    output tri1 id_18,
    input tri0 _id_19,
    output supply0 id_20,
    input tri id_21,
    output wand id_22,
    output tri1 id_23
);
  logic [1 : -1] id_25;
  logic [-1 : id_4] id_26;
  ;
  parameter id_27 = 1;
  assign id_26[1'b0==id_19] = -1;
  module_0 modCall_1 (
      id_0,
      id_5,
      id_20,
      id_10,
      id_11,
      id_12,
      id_13,
      id_11,
      id_10,
      id_9,
      id_6,
      id_7,
      id_2,
      id_14,
      id_5,
      id_18,
      id_18,
      id_2
  );
  assign modCall_1.id_17 = 0;
endmodule
