Oh no...

Cycle: 0
MARS instruction number: 1	Instruction: addi $8,$8,-2
Expected:	Register Write to Reg: 0x08 Val: 0xFFFFFFFE
Got     :	Register Write to Reg: 0x08 Val: 0x0000FFFE
Incorrect write

Cycle: 1
MARS instruction number: 2	Instruction: addi $9,$9,-3
Expected:	Register Write to Reg: 0x09 Val: 0xFFFFFFFD
Got     :	Register Write to Reg: 0x09 Val: 0x0000FFFD
Incorrect write

Cycle: 2
MARS instruction number: 3	Instruction: addu $16,$9,$8
Expected:	Register Write to Reg: 0x10 Val: 0xFFFFFFFB
Got     :	Register Write to Reg: 0x10 Val: 0x0001FFFB
Incorrect write

You have reached the maximum mismatches (3)

Helpful resources for Debugging:
ms.trace : output from the VHDL testbench during program execution on your processor
mars.trace : output from MARS containing expected output
vsim.wlf: waveform file generated by processor simulation, you can display this simulation in ModelSim without resimulating your processor by hand


