

================================================================
== Vitis HLS Report for 'cacheDataDR_64_2_ap_fixed_27_8_5_3_0_ap_fixed_27_8_5_3_0_s'
================================================================
* Date:           Mon Nov 28 16:40:16 2022

* Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:07 MDT 2021)
* Project:        project
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  20.00 ns|  2.932 ns|     5.40 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       31|       32|  0.620 us|  0.640 us|   31|   32|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |         Loop Name        |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- cacheDataDR_LOverRLooP  |       31|       31|         1|          1|          1|    32|       yes|
        +--------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|     135|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       -|       -|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|      59|    -|
|Register         |        -|     -|       7|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|       7|     194|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      288|  1248|  234240|  117120|   64|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------------+----------+----+---+----+------------+------------+
    |              Variable Name             | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------------+----------+----+---+----+------------+------------+
    |r_fu_233_p2                             |         +|   0|  0|  12|           5|           1|
    |io_acc_block_signal_op19                |       and|   0|  0|   2|           1|           1|
    |io_acc_block_signal_op22                |       and|   0|  0|   2|           1|           1|
    |icmp_ln171_fu_239_p2                    |      icmp|   0|  0|   9|           5|           2|
    |ap_block_state2                         |        or|   0|  0|   2|           1|           1|
    |p_digitReseversedOutputBuff_M_imag4_d0  |    select|   0|  0|  27|           1|          27|
    |p_digitReseversedOutputBuff_M_imag_d0   |    select|   0|  0|  27|           1|          27|
    |p_digitReseversedOutputBuff_M_real3_d0  |    select|   0|  0|  27|           1|          27|
    |p_digitReseversedOutputBuff_M_real_d0   |    select|   0|  0|  27|           1|          27|
    +----------------------------------------+----------+----+---+----+------------+------------+
    |Total                                   |          |   0|  0| 135|          17|         114|
    +----------------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------+----+-----------+-----+-----------+
    |            Name           | LUT| Input Size| Bits| Total Bits|
    +---------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                  |  14|          3|    1|          3|
    |p_inData_0_0_0_0_01_blk_n  |   9|          2|    1|          2|
    |p_inData_0_0_0_0_0_blk_n   |   9|          2|    1|          2|
    |p_inData_0_1_0_0_02_blk_n  |   9|          2|    1|          2|
    |p_inData_0_1_0_0_0_blk_n   |   9|          2|    1|          2|
    |r21_reg_151                |   9|          2|    5|         10|
    +---------------------------+----+-----------+-----+-----------+
    |Total                      |  59|         13|   10|         21|
    +---------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------+---+----+-----+-----------+
    |     Name    | FF| LUT| Bits| Const Bits|
    +-------------+---+----+-----+-----------+
    |ap_CS_fsm    |  2|   0|    2|          0|
    |r21_reg_151  |  5|   0|    5|          0|
    +-------------+---+----+-----+-----------+
    |Total        |  7|   0|    7|          0|
    +-------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------------------------------+-----+-----+------------+-------------------------------------------------------------------------+--------------+
|                   RTL Ports                  | Dir | Bits|  Protocol  |                              Source Object                              |    C Type    |
+----------------------------------------------+-----+-----+------------+-------------------------------------------------------------------------+--------------+
|ap_clk                                        |   in|    1|  ap_ctrl_hs|  cacheDataDR<64, 2, ap_fixed<27, 8, 5, 3, 0>, ap_fixed<27, 8, 5, 3, 0> >|  return value|
|ap_rst                                        |   in|    1|  ap_ctrl_hs|  cacheDataDR<64, 2, ap_fixed<27, 8, 5, 3, 0>, ap_fixed<27, 8, 5, 3, 0> >|  return value|
|ap_start                                      |   in|    1|  ap_ctrl_hs|  cacheDataDR<64, 2, ap_fixed<27, 8, 5, 3, 0>, ap_fixed<27, 8, 5, 3, 0> >|  return value|
|ap_done                                       |  out|    1|  ap_ctrl_hs|  cacheDataDR<64, 2, ap_fixed<27, 8, 5, 3, 0>, ap_fixed<27, 8, 5, 3, 0> >|  return value|
|ap_idle                                       |  out|    1|  ap_ctrl_hs|  cacheDataDR<64, 2, ap_fixed<27, 8, 5, 3, 0>, ap_fixed<27, 8, 5, 3, 0> >|  return value|
|ap_ready                                      |  out|    1|  ap_ctrl_hs|  cacheDataDR<64, 2, ap_fixed<27, 8, 5, 3, 0>, ap_fixed<27, 8, 5, 3, 0> >|  return value|
|p_inData_0_0_0_0_0_dout                       |   in|   27|     ap_fifo|                                                       p_inData_0_0_0_0_0|       pointer|
|p_inData_0_0_0_0_0_empty_n                    |   in|    1|     ap_fifo|                                                       p_inData_0_0_0_0_0|       pointer|
|p_inData_0_0_0_0_0_read                       |  out|    1|     ap_fifo|                                                       p_inData_0_0_0_0_0|       pointer|
|p_inData_0_0_0_0_01_dout                      |   in|   27|     ap_fifo|                                                      p_inData_0_0_0_0_01|       pointer|
|p_inData_0_0_0_0_01_empty_n                   |   in|    1|     ap_fifo|                                                      p_inData_0_0_0_0_01|       pointer|
|p_inData_0_0_0_0_01_read                      |  out|    1|     ap_fifo|                                                      p_inData_0_0_0_0_01|       pointer|
|p_inData_0_1_0_0_0_dout                       |   in|   27|     ap_fifo|                                                       p_inData_0_1_0_0_0|       pointer|
|p_inData_0_1_0_0_0_empty_n                    |   in|    1|     ap_fifo|                                                       p_inData_0_1_0_0_0|       pointer|
|p_inData_0_1_0_0_0_read                       |  out|    1|     ap_fifo|                                                       p_inData_0_1_0_0_0|       pointer|
|p_inData_0_1_0_0_02_dout                      |   in|   27|     ap_fifo|                                                      p_inData_0_1_0_0_02|       pointer|
|p_inData_0_1_0_0_02_empty_n                   |   in|    1|     ap_fifo|                                                      p_inData_0_1_0_0_02|       pointer|
|p_inData_0_1_0_0_02_read                      |  out|    1|     ap_fifo|                                                      p_inData_0_1_0_0_02|       pointer|
|p_digitReseversedOutputBuff_M_real_address0   |  out|    5|   ap_memory|                                       p_digitReseversedOutputBuff_M_real|         array|
|p_digitReseversedOutputBuff_M_real_ce0        |  out|    1|   ap_memory|                                       p_digitReseversedOutputBuff_M_real|         array|
|p_digitReseversedOutputBuff_M_real_we0        |  out|    1|   ap_memory|                                       p_digitReseversedOutputBuff_M_real|         array|
|p_digitReseversedOutputBuff_M_real_d0         |  out|   27|   ap_memory|                                       p_digitReseversedOutputBuff_M_real|         array|
|p_digitReseversedOutputBuff_M_real3_address0  |  out|    5|   ap_memory|                                      p_digitReseversedOutputBuff_M_real3|         array|
|p_digitReseversedOutputBuff_M_real3_ce0       |  out|    1|   ap_memory|                                      p_digitReseversedOutputBuff_M_real3|         array|
|p_digitReseversedOutputBuff_M_real3_we0       |  out|    1|   ap_memory|                                      p_digitReseversedOutputBuff_M_real3|         array|
|p_digitReseversedOutputBuff_M_real3_d0        |  out|   27|   ap_memory|                                      p_digitReseversedOutputBuff_M_real3|         array|
|p_digitReseversedOutputBuff_M_imag_address0   |  out|    5|   ap_memory|                                       p_digitReseversedOutputBuff_M_imag|         array|
|p_digitReseversedOutputBuff_M_imag_ce0        |  out|    1|   ap_memory|                                       p_digitReseversedOutputBuff_M_imag|         array|
|p_digitReseversedOutputBuff_M_imag_we0        |  out|    1|   ap_memory|                                       p_digitReseversedOutputBuff_M_imag|         array|
|p_digitReseversedOutputBuff_M_imag_d0         |  out|   27|   ap_memory|                                       p_digitReseversedOutputBuff_M_imag|         array|
|p_digitReseversedOutputBuff_M_imag4_address0  |  out|    5|   ap_memory|                                      p_digitReseversedOutputBuff_M_imag4|         array|
|p_digitReseversedOutputBuff_M_imag4_ce0       |  out|    1|   ap_memory|                                      p_digitReseversedOutputBuff_M_imag4|         array|
|p_digitReseversedOutputBuff_M_imag4_we0       |  out|    1|   ap_memory|                                      p_digitReseversedOutputBuff_M_imag4|         array|
|p_digitReseversedOutputBuff_M_imag4_d0        |  out|   27|   ap_memory|                                      p_digitReseversedOutputBuff_M_imag4|         array|
+----------------------------------------------+-----+-----+------------+-------------------------------------------------------------------------+--------------+

