<?xml version="1.0" encoding="iso-8859-1" standalone="no" ?>
<?xml-stylesheet type="text/xsl" href="../../t32transform.xsl"?>
<TRACE32 file="D:\svn\demo\demo\coverage\multi_file_report\example_report\sieve\sieve\func-p-6c0-71b.xml">
	<coverage>
		<COVerage.EXPORT.ListLine ts="1539005269" t32ver="S.2018.10.000101728" t32pv="ARM">
			<module>
				<addrFrom>P:0x4B0</addrFrom>
				<addrTo>P:0x167B</addrTo>
				<tree>\\sieve\sieve</tree>
				<cov>partial</cov>
				<exec>75.109%</exec>
				<branches>78.125%</branches>
				<ok>47</ok>
				<taken>4</taken>
				<nottaken>2</nottaken>
				<never>11</never>
				<bytes>4556</bytes>
				<bytesok>3422</bytesok>
				<function>
					<addrFrom>P:0x6C0</addrFrom>
					<addrTo>P:0x71B</addrTo>
					<tree uid="p-6c0-71b">\\sieve\sieve\func2d</tree>
					<cov>partial</cov>
					<exec>97.826%</exec>
					<branches>100.000%</branches>
					<ok>1</ok>
					<taken>0</taken>
					<nottaken>0</nottaken>
					<never>0</never>
					<bytes>92</bytes>
					<bytesok>90</bytesok>
					<line>
						<addrFrom>P:0x6C0</addrFrom>
						<addrTo>P:0x6C5</addrTo>
						<tree>sieve.c \214--216</tree>
						<srcpath>.\src</srcpath>
						<cov>ok</cov>
						<exec>100.000%</exec>
						<branches>-</branches>
						<ok>0</ok>
						<taken>0</taken>
						<nottaken>0</nottaken>
						<never>-</never>
						<bytes>6</bytes>
						<bytesok>6</bytesok>
					</line>
					<line>
						<addrFrom>P:0x6C6</addrFrom>
						<addrTo>P:0x6D3</addrTo>
						<tree>sieve.c \217--220</tree>
						<srcpath>.\src</srcpath>
						<cov>ok</cov>
						<exec>100.000%</exec>
						<branches>-</branches>
						<ok>0</ok>
						<taken>0</taken>
						<nottaken>0</nottaken>
						<never>-</never>
						<bytes>14</bytes>
						<bytesok>14</bytesok>
					</line>
					<line>
						<addrFrom>P:0x6D4</addrFrom>
						<addrTo>P:0x6DD</addrTo>
						<tree>sieve.c \221--221</tree>
						<srcpath>.\src</srcpath>
						<cov>ok</cov>
						<exec>100.000%</exec>
						<branches>-</branches>
						<ok>0</ok>
						<taken>0</taken>
						<nottaken>0</nottaken>
						<never>-</never>
						<bytes>10</bytes>
						<bytesok>10</bytesok>
					</line>
					<line>
						<addrFrom>P:0x6DE</addrFrom>
						<addrTo>P:0x6E1</addrTo>
						<tree>sieve.c \222--223</tree>
						<srcpath>.\src</srcpath>
						<cov>ok</cov>
						<exec>100.000%</exec>
						<branches>-</branches>
						<ok>0</ok>
						<taken>0</taken>
						<nottaken>0</nottaken>
						<never>-</never>
						<bytes>4</bytes>
						<bytesok>4</bytesok>
					</line>
					<line>
						<addrFrom>P:0x6E2</addrFrom>
						<addrTo>P:0x6F7</addrTo>
						<tree>sieve.c \224--224</tree>
						<srcpath>.\src</srcpath>
						<cov>ok</cov>
						<exec>100.000%</exec>
						<branches>-</branches>
						<ok>0</ok>
						<taken>0</taken>
						<nottaken>0</nottaken>
						<never>-</never>
						<bytes>22</bytes>
						<bytesok>22</bytesok>
					</line>
					<line>
						<addrFrom>P:0x6F8</addrFrom>
						<addrTo>P:0x707</addrTo>
						<tree>sieve.c \222--223</tree>
						<srcpath>.\src</srcpath>
						<cov>ok</cov>
						<exec>100.000%</exec>
						<branches>100.000%</branches>
						<ok>1</ok>
						<taken>0</taken>
						<nottaken>0</nottaken>
						<never>0</never>
						<bytes>16</bytes>
						<bytesok>16</bytesok>
					</line>
					<line>
						<addrFrom>P:0x708</addrFrom>
						<addrTo>P:0x71B</addrTo>
						<tree>sieve.c \225--225</tree>
						<srcpath>.\src</srcpath>
						<cov>partial</cov>
						<exec>90.000%</exec>
						<branches>-</branches>
						<ok>0</ok>
						<taken>0</taken>
						<nottaken>0</nottaken>
						<never>-</never>
						<bytes>20</bytes>
						<bytesok>18</bytesok>
					</line>
				</function>
			</module>
		<total>
			<cov>partial</cov>
			<exec>75.109%</exec>
			<branches>78.125%</branches>
			<ok>47</ok>
			<taken>4</taken>
			<nottaken>2</nottaken>
			<never>11</never>
			<bytes>4556</bytes>
			<bytesok>3422</bytesok>
		</total>
		</COVerage.EXPORT.ListLine>
	</coverage>
	<marker>
		<BookMark.EXPORT ts="1539005269" t32ver="S.2018.10.000101728" t32pv="ARM">
		</BookMark.EXPORT>
	</marker>
	<listing>
		<List.EXPORT ts="1539005269" t32ver="S.2018.10.000101728" t32pv="ARM" cpu="ARM922T">
			<mixed module="\\sieve\sieve\sieve.c">
				<hll><line>214</line><src></src></hll>
				<hll><line>215</line><src>void func2d(void)</src></hll>
				<hll><cov>ok</cov><line>216</line><src>{</src></hll>
				<asm><cov>ok</cov><addr>ST:000006C0</addr><code>B590</code><label>func2d:</label><mnemonic>push    {r4,r7,r14}</mnemonic></asm>
				<asm><cov>ok</cov><addr>ST:000006C2</addr><code>B083</code><mnemonic>sub     sp,#0x0C</mnemonic></asm>
				<asm><cov>ok</cov><addr>ST:000006C4</addr><code>AF00</code><mnemonic>add     r7,sp,#0x0</mnemonic></asm>
			</mixed>
			<mixed module="\\sieve\sieve\sieve.c">
				<hll><line>217</line><src>    short autovar;  /* short stack variable */</src></hll>
				<hll><line>218</line><src>    register short regvar;  /* short register variable */</src></hll>
				<hll><line>219</line><src></src></hll>
				<hll><cov>ok</cov><line>220</line><src>    autovar = regvar = mstatic1;</src></hll>
				<asm><cov>ok</cov><addr>ST:000006C6</addr><code>4B13</code><mnemonic>ldr     r3,0x714</mnemonic></asm>
				<asm><cov>ok</cov><addr>ST:000006C8</addr><code>681B</code><mnemonic>ldr     r3,[r3]</mnemonic></asm>
				<asm><cov>ok</cov><addr>ST:000006CA</addr><code>041B</code><mnemonic>lsl     r3,r3,#0x10</mnemonic></asm>
				<asm><cov>ok</cov><addr>ST:000006CC</addr><code>0C1C</code><mnemonic>lsr     r4,r3,#0x10</mnemonic><comment>regvar,r3,#16</comment></asm>
				<asm><cov>ok</cov><addr>ST:000006CE</addr><code>1DBB</code><mnemonic>add     r3,r7,#0x6</mnemonic></asm>
				<asm><cov>ok</cov><addr>ST:000006D0</addr><code>1C22</code><mnemonic>mov     r2,r4</mnemonic><comment>r2,regvar</comment></asm>
				<asm><cov>ok</cov><addr>ST:000006D2</addr><code>801A</code><mnemonic>strh    r2,[r3]</mnemonic></asm>
			</mixed>
			<mixed module="\\sieve\sieve\sieve.c">
				<hll><cov>ok</cov><line>221</line><src>    autovar++;</src></hll>
				<asm><cov>ok</cov><addr>ST:000006D4</addr><code>1DBB</code><mnemonic>add     r3,r7,#0x6</mnemonic></asm>
				<asm><cov>ok</cov><addr>ST:000006D6</addr><code>1DBA</code><mnemonic>add     r2,r7,#0x6</mnemonic></asm>
				<asm><cov>ok</cov><addr>ST:000006D8</addr><code>8812</code><mnemonic>ldrh    r2,[r2]</mnemonic></asm>
				<asm><cov>ok</cov><addr>ST:000006DA</addr><code>3201</code><mnemonic>add     r2,#0x1</mnemonic></asm>
				<asm><cov>ok</cov><addr>ST:000006DC</addr><code>801A</code><mnemonic>strh    r2,[r3]</mnemonic></asm>
			</mixed>
			<mixed module="\\sieve\sieve\sieve.c">
				<hll><line>222</line><src></src></hll>
				<hll><cov>ok</cov><line>223</line><src>    for ( regvar = 0; regvar &lt; 5l ; regvar++ )</src></hll>
				<asm><cov>ok</cov><addr>ST:000006DE</addr><code>2400</code><mnemonic>mov     r4,#0x0</mnemonic><comment>regvar,#0</comment></asm>
				<asm><cov>ok</cov><addr>ST:000006E0</addr><code>E00E</code><mnemonic>b       0x700</mnemonic></asm>
			</mixed>
			<mixed module="\\sieve\sieve\sieve.c">
				<hll><line>222</line><src></src></hll>
				<hll><cov>ok</cov><line>223</line><src>    for ( regvar = 0; regvar &lt; 5l ; regvar++ )</src></hll>
				<asm><cov>ok</cov><addr>ST:000006F8</addr><code>1C23</code><mnemonic>mov     r3,r4</mnemonic><comment>r3,regvar</comment></asm>
				<asm><cov>ok</cov><addr>ST:000006FA</addr><code>3301</code><mnemonic>add     r3,#0x1</mnemonic></asm>
				<asm><cov>ok</cov><addr>ST:000006FC</addr><code>041B</code><mnemonic>lsl     r3,r3,#0x10</mnemonic></asm>
				<asm><cov>ok</cov><addr>ST:000006FE</addr><code>0C1C</code><mnemonic>lsr     r4,r3,#0x10</mnemonic><comment>regvar,r3,#16</comment></asm>
				<asm><cov>ok</cov><addr>ST:00000700</addr><code>0423</code><mnemonic>lsl     r3,r4,#0x10</mnemonic><comment>r3,regvar,#16</comment></asm>
				<asm><cov>ok</cov><addr>ST:00000702</addr><code>141B</code><mnemonic>asr     r3,r3,#0x10</mnemonic></asm>
				<asm><cov>ok</cov><addr>ST:00000704</addr><code>2B04</code><mnemonic>cmp     r3,#0x4</mnemonic></asm>
				<asm><cov>ok</cov><addr>ST:00000706</addr><code>DDEC</code><mnemonic>ble     0x6E2</mnemonic></asm>
			</mixed>
			<mixed module="\\sieve\sieve\sieve.c">
				<hll><cov>ok</cov><line>224</line><src>        vlong += regvar*autovar;</src></hll>
				<asm><cov>ok</cov><addr>ST:000006E2</addr><code>0423</code><mnemonic>lsl     r3,r4,#0x10</mnemonic><comment>r3,regvar,#16</comment></asm>
				<asm><cov>ok</cov><addr>ST:000006E4</addr><code>141B</code><mnemonic>asr     r3,r3,#0x10</mnemonic></asm>
				<asm><cov>ok</cov><addr>ST:000006E6</addr><code>1DBA</code><mnemonic>add     r2,r7,#0x6</mnemonic></asm>
				<asm><cov>ok</cov><addr>ST:000006E8</addr><code>2100</code><mnemonic>mov     r1,#0x0</mnemonic></asm>
				<asm><cov>ok</cov><addr>ST:000006EA</addr><code>5E52</code><mnemonic>ldrsh   r2,[r2,r1]</mnemonic></asm>
				<asm><cov>ok</cov><addr>ST:000006EC</addr><code>435A</code><mnemonic>mul     r2,r3</mnemonic></asm>
				<asm><cov>ok</cov><addr>ST:000006EE</addr><code>4B0A</code><mnemonic>ldr     r3,0x718</mnemonic></asm>
				<asm><cov>ok</cov><addr>ST:000006F0</addr><code>681B</code><mnemonic>ldr     r3,[r3]</mnemonic></asm>
				<asm><cov>ok</cov><addr>ST:000006F2</addr><code>18D2</code><mnemonic>add     r2,r2,r3</mnemonic></asm>
				<asm><cov>ok</cov><addr>ST:000006F4</addr><code>4B08</code><mnemonic>ldr     r3,0x718</mnemonic></asm>
				<asm><cov>ok</cov><addr>ST:000006F6</addr><code>601A</code><mnemonic>str     r2,[r3]</mnemonic></asm>
			</mixed>
			<mixed module="\\sieve\sieve\sieve.c">
				<hll><cov>partial</cov><line>225</line><src>}</src></hll>
				<asm><cov>ok</cov><addr>ST:00000708</addr><code>46BD</code><mnemonic>mov     r13,r7</mnemonic></asm>
				<asm><cov>ok</cov><addr>ST:0000070A</addr><code>B003</code><mnemonic>add     sp,#0x0C</mnemonic></asm>
				<asm><cov>ok</cov><addr>ST:0000070C</addr><code>BC90</code><mnemonic>pop     {r4,r7}</mnemonic></asm>
				<asm><cov>ok</cov><addr>ST:0000070E</addr><code>BC01</code><mnemonic>pop     {r0}</mnemonic></asm>
				<asm><cov>ok</cov><addr>ST:00000710</addr><code>4700</code><mnemonic>bx      r0</mnemonic></asm>
				<asm><cov>never</cov><addr>ST:00000712</addr><code>46C0</code><mnemonic>nop     </mnemonic></asm>
				<asm><cov>read</cov><addr>SP:00000714</addr><code>000046C0</code><mnemonic>dcd     0x46C0</mnemonic><comment>mstatic1</comment></asm>
				<asm><cov>read</cov><addr>SP:00000718</addr><code>00005ECC</code><mnemonic>dcd     0x5ECC</mnemonic><comment>vlong</comment></asm>
			</mixed>
		</List.EXPORT>
	</listing>
</TRACE32>
