
Copyright (C) 1994-2018 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: N-2018.03M-SP1-1
Install: C:\Microsemi\Libero_SoC_v12.1\SynplifyPro
OS: Windows 6.2

Hostname: PHOENIX136DESKY

Implementation : synthesis

# Written on Sat Nov  9 00:56:25 2019

##### FILES SYNTAX CHECKED ##############################################
Constraint File(s):      "C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Nokia5110_Driver_12_1\designer\Driver_Container\synthesis.fdc"

#Run constraint checker to find more issues with constraints.
#########################################################################



No issues found in constraint syntax.



Clock Summary
*************

          Start                                             Requested     Requested     Clock        Clock                   Clock
Level     Clock                                             Frequency     Period        Type         Group                   Load 
----------------------------------------------------------------------------------------------------------------------------------
0 -       System                                            100.0 MHz     10.000        system       system_clkgroup         0    
                                                                                                                                  
0 -       FCCC_C0_FCCC_C0_0_FCCC|GL0_net_inferred_clock     100.0 MHz     10.000        inferred     Inferred_clkgroup_0     199  
                                                                                                                                  
0 -       timerZ1|timer_clock_out_sig_inferred_clock        100.0 MHz     10.000        inferred     Inferred_clkgroup_1     34   
==================================================================================================================================


Clock Load Summary
******************

                                                  Clock     Source                                                                                      Clock Pin                                                                             Non-clock Pin                                                           Non-clock Pin                                                           
Clock                                             Load      Pin                                                                                         Seq Example                                                                           Seq Example                                                             Comb Example                                                            
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
System                                            0         -                                                                                           -                                                                                     -                                                                       -                                                                       
                                                                                                                                                                                                                                                                                                                                                                                              
FCCC_C0_FCCC_C0_0_FCCC|GL0_net_inferred_clock     199       Nokia5110_Driver_Block_SD_0.FCCC_C0_0.FCCC_C0_0.CCC_INST.GL0(CCC)                           Nokia5110_Driver_Block_SD_0.URAM_C0_0.URAM_C0_0.URAM_C0_URAM_C0_0_URAM_R0C0.C_CLK     -                                                                       Nokia5110_Driver_Block_SD_0.FCCC_C0_0.FCCC_C0_0.GL0_INST.I(BUFG)        
                                                                                                                                                                                                                                                                                                                                                                                              
timerZ1|timer_clock_out_sig_inferred_clock        34        Nokia5110_Driver_Block_SD_0.Nokia5110_Driver_0.SPI_timer.timer_clock_out_sig.Q[0](dffe)     Nokia5110_Driver_Block_SD_0.Nokia5110_Driver_0.LCD_timer.timer_indic_sig.C            Nokia5110_Driver_Block_SD_0.Nokia5110_Driver_0.SPICLK_last_sig.D[0]     Nokia5110_Driver_Block_SD_0.Nokia5110_Driver_0.un1_CLK_SPI_sig.I[0](inv)
==============================================================================================================================================================================================================================================================================================================================================================================================
