
;; Function virtual core::Decoration::~Decoration() (_ZN4core10DecorationD1Ev, funcdef_no=2323, decl_uid=43630, cgraph_uid=323)

virtual core::Decoration::~Decoration() (struct Decoration * const this)
{
;;   basic block 2, loop depth 0
;;    pred:       ENTRY
  this_2(D)->_vptr.Decoration = &MEM[(void *)&_ZTVN4core10DecorationE + 8B];
  return;
;;    succ:       EXIT

}



Partition map 

Partition 2 (this_2(D) - 2 )


Partition map 

Partition 0 (this_2(D) - 2 )


Live on entry to BB2 : this_2(D)  

Conflict graph:

After sorting:
Coalesce List:

Partition map 

Partition 0 (this_2(D) - 2 )

After Coalescing:

Partition map 

Partition 0 (this_2(D) - 2 )

virtual core::Decoration::~Decoration() (struct Decoration * const this)
{
;;   basic block 2, loop depth 0
;;    pred:       ENTRY
  this_2(D)->_vptr.Decoration = &MEM[(void *)&_ZTVN4core10DecorationE + 8B];
  return;
;;    succ:       EXIT

}



;; Generating RTL for gimple basic block 2

;; this_2(D)->_vptr.Decoration = &MEM[(void *)&_ZTVN4core10DecorationE + 8B];

(insn 6 5 0 (set (mem/f:SI (reg/f:SI 59 [ this ]) [6 this_2(D)->_vptr.Decoration+0 S4 A32])
        (const:SI (plus:SI (symbol_ref:SI ("_ZTVN4core10DecorationE") [flags 0x2]  <var_decl 04bfb780 _ZTVN4core10DecorationE>)
                (const_int 8 [0x8])))) src/core/Decoration.h:25 -1
     (nil))


try_optimize_cfg iteration 1

Merging block 3 into block 2...
Merged blocks 2 and 3.
Merged 2 and 3 without moving.
Merging block 4 into block 2...
Merged blocks 2 and 4.
Merged 2 and 4 without moving.


try_optimize_cfg iteration 2



;;
;; Full RTL generated for this function:
;;
(note 1 0 4 NOTE_INSN_DELETED)
;; basic block 2, loop depth 0, count 0, freq 10000, maybe hot
;;  prev block 0, next block 1, flags: (NEW, REACHABLE, RTL)
;;  pred:       ENTRY [100.0%]  (FALLTHRU)
(note 4 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 4 3 2 (set (reg/f:SI 59 [ this ])
        (reg:SI 2 cx [ this ])) src/core/Decoration.h:25 -1
     (nil))
(note 3 2 6 2 NOTE_INSN_FUNCTION_BEG)
(insn 6 3 0 2 (set (mem/f:SI (reg/f:SI 59 [ this ]) [6 this_2(D)->_vptr.Decoration+0 S4 A32])
        (const:SI (plus:SI (symbol_ref:SI ("_ZTVN4core10DecorationE") [flags 0x2]  <var_decl 04bfb780 _ZTVN4core10DecorationE>)
                (const_int 8 [0x8])))) src/core/Decoration.h:25 -1
     (nil))
;;  succ:       EXIT [100.0%]  (FALLTHRU)


;; Function virtual void core::Decoration::setScreenPosX(unsigned int) (_ZN4core10Decoration13setScreenPosXEj, funcdef_no=2325, decl_uid=43594, cgraph_uid=325)

virtual void core::Decoration::setScreenPosX(unsigned int) (struct Decoration * const this, unsigned int x)
{
;;   basic block 2, loop depth 0
;;    pred:       ENTRY
  this_2(D)->m_screenPosX = x_3(D);
  return;
;;    succ:       EXIT

}



Partition map 

Partition 2 (this_2(D) - 2 )
Partition 3 (x_3(D) - 3 )


Partition map 

Partition 0 (this_2(D) - 2 )
Partition 1 (x_3(D) - 3 )


Live on entry to BB2 : this_2(D)  x_3(D)  

Conflict graph:

After sorting:
Coalesce List:

Partition map 

Partition 0 (this_2(D) - 2 )
Partition 1 (x_3(D) - 3 )

After Coalescing:

Partition map 

Partition 0 (this_2(D) - 2 )
Partition 1 (x_3(D) - 3 )

virtual void core::Decoration::setScreenPosX(unsigned int) (struct Decoration * const this, unsigned int x)
{
;;   basic block 2, loop depth 0
;;    pred:       ENTRY
  this_2(D)->m_screenPosX = x_3(D);
  return;
;;    succ:       EXIT

}



;; Generating RTL for gimple basic block 2

;; this_2(D)->m_screenPosX = x_3(D);

(insn 7 6 0 (set (mem:SI (plus:SI (reg/f:SI 59 [ this ])
                (const_int 4 [0x4])) [14 this_2(D)->m_screenPosX+0 S4 A32])
        (reg/v:SI 60 [ x ])) src/core/Decoration.h:29 -1
     (nil))


try_optimize_cfg iteration 1

Merging block 3 into block 2...
Merged blocks 2 and 3.
Merged 2 and 3 without moving.
Merging block 4 into block 2...
Merged blocks 2 and 4.
Merged 2 and 4 without moving.


try_optimize_cfg iteration 2



;;
;; Full RTL generated for this function:
;;
(note 1 0 5 NOTE_INSN_DELETED)
;; basic block 2, loop depth 0, count 0, freq 10000, maybe hot
;;  prev block 0, next block 1, flags: (NEW, REACHABLE, RTL)
;;  pred:       ENTRY [100.0%]  (FALLTHRU)
(note 5 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 5 3 2 (set (reg/f:SI 59 [ this ])
        (reg:SI 2 cx [ this ])) src/core/Decoration.h:29 -1
     (nil))
(insn 3 2 4 2 (set (reg/v:SI 60 [ x ])
        (mem/c:SI (reg/f:SI 53 virtual-incoming-args) [14 x+0 S4 A32])) src/core/Decoration.h:29 -1
     (expr_list:REG_EQUIV (mem/c:SI (reg/f:SI 53 virtual-incoming-args) [14 x+0 S4 A32])
        (nil)))
(note 4 3 7 2 NOTE_INSN_FUNCTION_BEG)
(insn 7 4 0 2 (set (mem:SI (plus:SI (reg/f:SI 59 [ this ])
                (const_int 4 [0x4])) [14 this_2(D)->m_screenPosX+0 S4 A32])
        (reg/v:SI 60 [ x ])) src/core/Decoration.h:29 -1
     (nil))
;;  succ:       EXIT [100.0%]  (FALLTHRU)


;; Function virtual unsigned int core::Decoration::getScreenPosX() const (_ZNK4core10Decoration13getScreenPosXEv, funcdef_no=2326, decl_uid=43596, cgraph_uid=326)

virtual unsigned int core::Decoration::getScreenPosX() const (const struct Decoration * const this)
{
  unsigned int _3;

;;   basic block 2, loop depth 0
;;    pred:       ENTRY
  _3 = this_2(D)->m_screenPosX;
  return _3;
;;    succ:       EXIT

}



Partition map 

Partition 2 (this_2(D) - 2 )
Partition 3 (_3 - 3 )


Partition map 

Partition 0 (this_2(D) - 2 )


Live on entry to BB2 : this_2(D)  

Conflict graph:

After sorting:
Coalesce List:

Partition map 

Partition 0 (this_2(D) - 2 )

After Coalescing:

Partition map 

Partition 0 (this_2(D) - 2 )
Partition 1 (_3 - 3 )


Replacing Expressions
_3 replace with --> _3 = this_2(D)->m_screenPosX;


virtual unsigned int core::Decoration::getScreenPosX() const (const struct Decoration * const this)
{
  unsigned int _3;

;;   basic block 2, loop depth 0
;;    pred:       ENTRY
  _3 = this_2(D)->m_screenPosX;
  return _3;
;;    succ:       EXIT

}



;; Generating RTL for gimple basic block 2

;; return _3;

(insn 6 5 7 (set (reg:SI 63)
        (mem:SI (plus:SI (reg/f:SI 61 [ this ])
                (const_int 4 [0x4])) [14 this_2(D)->m_screenPosX+0 S4 A32])) src/core/Decoration.h:30 -1
     (nil))

(insn 7 6 8 (set (reg:SI 60 [ <retval> ])
        (reg:SI 63)) src/core/Decoration.h:30 -1
     (nil))

(jump_insn 8 7 9 (set (pc)
        (label_ref 0)) src/core/Decoration.h:30 -1
     (nil))

(barrier 9 8 0)
deleting block 4


try_optimize_cfg iteration 1

Merging block 3 into block 2...
Merged blocks 2 and 3.
Merged 2 and 3 without moving.
Merging block 4 into block 2...
Merged blocks 2 and 4.
Merged 2 and 4 without moving.


try_optimize_cfg iteration 2



;;
;; Full RTL generated for this function:
;;
(note 1 0 4 NOTE_INSN_DELETED)
;; basic block 2, loop depth 0, count 0, freq 10000, maybe hot
;;  prev block 0, next block 1, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       ENTRY [100.0%]  (FALLTHRU)
(note 4 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 4 3 2 (set (reg/f:SI 61 [ this ])
        (reg:SI 2 cx [ this ])) src/core/Decoration.h:30 -1
     (nil))
(note 3 2 6 2 NOTE_INSN_FUNCTION_BEG)
(insn 6 3 7 2 (set (reg:SI 63)
        (mem:SI (plus:SI (reg/f:SI 61 [ this ])
                (const_int 4 [0x4])) [14 this_2(D)->m_screenPosX+0 S4 A32])) src/core/Decoration.h:30 -1
     (nil))
(insn 7 6 11 2 (set (reg:SI 60 [ <retval> ])
        (reg:SI 63)) src/core/Decoration.h:30 -1
     (nil))
(insn 11 7 14 2 (set (reg/i:SI 0 ax)
        (reg:SI 60 [ <retval> ])) src/core/Decoration.h:30 -1
     (nil))
(insn 14 11 0 2 (use (reg/i:SI 0 ax)) src/core/Decoration.h:30 -1
     (nil))
;;  succ:       EXIT [100.0%]  (FALLTHRU)


;; Function virtual void core::Decoration::setScreenPosY(unsigned int) (_ZN4core10Decoration13setScreenPosYEj, funcdef_no=2327, decl_uid=43599, cgraph_uid=327)

virtual void core::Decoration::setScreenPosY(unsigned int) (struct Decoration * const this, unsigned int y)
{
;;   basic block 2, loop depth 0
;;    pred:       ENTRY
  this_2(D)->m_screenPosY = y_3(D);
  return;
;;    succ:       EXIT

}



Partition map 

Partition 2 (this_2(D) - 2 )
Partition 3 (y_3(D) - 3 )


Partition map 

Partition 0 (this_2(D) - 2 )
Partition 1 (y_3(D) - 3 )


Live on entry to BB2 : this_2(D)  y_3(D)  

Conflict graph:

After sorting:
Coalesce List:

Partition map 

Partition 0 (this_2(D) - 2 )
Partition 1 (y_3(D) - 3 )

After Coalescing:

Partition map 

Partition 0 (this_2(D) - 2 )
Partition 1 (y_3(D) - 3 )

virtual void core::Decoration::setScreenPosY(unsigned int) (struct Decoration * const this, unsigned int y)
{
;;   basic block 2, loop depth 0
;;    pred:       ENTRY
  this_2(D)->m_screenPosY = y_3(D);
  return;
;;    succ:       EXIT

}



;; Generating RTL for gimple basic block 2

;; this_2(D)->m_screenPosY = y_3(D);

(insn 7 6 0 (set (mem:SI (plus:SI (reg/f:SI 59 [ this ])
                (const_int 8 [0x8])) [14 this_2(D)->m_screenPosY+0 S4 A32])
        (reg/v:SI 60 [ y ])) src/core/Decoration.h:32 -1
     (nil))


try_optimize_cfg iteration 1

Merging block 3 into block 2...
Merged blocks 2 and 3.
Merged 2 and 3 without moving.
Merging block 4 into block 2...
Merged blocks 2 and 4.
Merged 2 and 4 without moving.


try_optimize_cfg iteration 2



;;
;; Full RTL generated for this function:
;;
(note 1 0 5 NOTE_INSN_DELETED)
;; basic block 2, loop depth 0, count 0, freq 10000, maybe hot
;;  prev block 0, next block 1, flags: (NEW, REACHABLE, RTL)
;;  pred:       ENTRY [100.0%]  (FALLTHRU)
(note 5 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 5 3 2 (set (reg/f:SI 59 [ this ])
        (reg:SI 2 cx [ this ])) src/core/Decoration.h:32 -1
     (nil))
(insn 3 2 4 2 (set (reg/v:SI 60 [ y ])
        (mem/c:SI (reg/f:SI 53 virtual-incoming-args) [14 y+0 S4 A32])) src/core/Decoration.h:32 -1
     (expr_list:REG_EQUIV (mem/c:SI (reg/f:SI 53 virtual-incoming-args) [14 y+0 S4 A32])
        (nil)))
(note 4 3 7 2 NOTE_INSN_FUNCTION_BEG)
(insn 7 4 0 2 (set (mem:SI (plus:SI (reg/f:SI 59 [ this ])
                (const_int 8 [0x8])) [14 this_2(D)->m_screenPosY+0 S4 A32])
        (reg/v:SI 60 [ y ])) src/core/Decoration.h:32 -1
     (nil))
;;  succ:       EXIT [100.0%]  (FALLTHRU)


;; Function virtual unsigned int core::Decoration::getScreenPosY() const (_ZNK4core10Decoration13getScreenPosYEv, funcdef_no=2328, decl_uid=43601, cgraph_uid=328)

virtual unsigned int core::Decoration::getScreenPosY() const (const struct Decoration * const this)
{
  unsigned int _3;

;;   basic block 2, loop depth 0
;;    pred:       ENTRY
  _3 = this_2(D)->m_screenPosY;
  return _3;
;;    succ:       EXIT

}



Partition map 

Partition 2 (this_2(D) - 2 )
Partition 3 (_3 - 3 )


Partition map 

Partition 0 (this_2(D) - 2 )


Live on entry to BB2 : this_2(D)  

Conflict graph:

After sorting:
Coalesce List:

Partition map 

Partition 0 (this_2(D) - 2 )

After Coalescing:

Partition map 

Partition 0 (this_2(D) - 2 )
Partition 1 (_3 - 3 )


Replacing Expressions
_3 replace with --> _3 = this_2(D)->m_screenPosY;


virtual unsigned int core::Decoration::getScreenPosY() const (const struct Decoration * const this)
{
  unsigned int _3;

;;   basic block 2, loop depth 0
;;    pred:       ENTRY
  _3 = this_2(D)->m_screenPosY;
  return _3;
;;    succ:       EXIT

}



;; Generating RTL for gimple basic block 2

;; return _3;

(insn 6 5 7 (set (reg:SI 63)
        (mem:SI (plus:SI (reg/f:SI 61 [ this ])
                (const_int 8 [0x8])) [14 this_2(D)->m_screenPosY+0 S4 A32])) src/core/Decoration.h:33 -1
     (nil))

(insn 7 6 8 (set (reg:SI 60 [ <retval> ])
        (reg:SI 63)) src/core/Decoration.h:33 -1
     (nil))

(jump_insn 8 7 9 (set (pc)
        (label_ref 0)) src/core/Decoration.h:33 -1
     (nil))

(barrier 9 8 0)
deleting block 4


try_optimize_cfg iteration 1

Merging block 3 into block 2...
Merged blocks 2 and 3.
Merged 2 and 3 without moving.
Merging block 4 into block 2...
Merged blocks 2 and 4.
Merged 2 and 4 without moving.


try_optimize_cfg iteration 2



;;
;; Full RTL generated for this function:
;;
(note 1 0 4 NOTE_INSN_DELETED)
;; basic block 2, loop depth 0, count 0, freq 10000, maybe hot
;;  prev block 0, next block 1, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       ENTRY [100.0%]  (FALLTHRU)
(note 4 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 4 3 2 (set (reg/f:SI 61 [ this ])
        (reg:SI 2 cx [ this ])) src/core/Decoration.h:33 -1
     (nil))
(note 3 2 6 2 NOTE_INSN_FUNCTION_BEG)
(insn 6 3 7 2 (set (reg:SI 63)
        (mem:SI (plus:SI (reg/f:SI 61 [ this ])
                (const_int 8 [0x8])) [14 this_2(D)->m_screenPosY+0 S4 A32])) src/core/Decoration.h:33 -1
     (nil))
(insn 7 6 11 2 (set (reg:SI 60 [ <retval> ])
        (reg:SI 63)) src/core/Decoration.h:33 -1
     (nil))
(insn 11 7 14 2 (set (reg/i:SI 0 ax)
        (reg:SI 60 [ <retval> ])) src/core/Decoration.h:33 -1
     (nil))
(insn 14 11 0 2 (use (reg/i:SI 0 ax)) src/core/Decoration.h:33 -1
     (nil))
;;  succ:       EXIT [100.0%]  (FALLTHRU)


;; Function virtual void core::Decoration::setScreenLayer(unsigned int) (_ZN4core10Decoration14setScreenLayerEj, funcdef_no=2329, decl_uid=43604, cgraph_uid=329)

virtual void core::Decoration::setScreenLayer(unsigned int) (struct Decoration * const this, unsigned int layer)
{
;;   basic block 2, loop depth 0
;;    pred:       ENTRY
  this_2(D)->m_screenLayer = layer_3(D);
  return;
;;    succ:       EXIT

}



Partition map 

Partition 2 (this_2(D) - 2 )
Partition 3 (layer_3(D) - 3 )


Partition map 

Partition 0 (this_2(D) - 2 )
Partition 1 (layer_3(D) - 3 )


Live on entry to BB2 : this_2(D)  layer_3(D)  

Conflict graph:

After sorting:
Coalesce List:

Partition map 

Partition 0 (this_2(D) - 2 )
Partition 1 (layer_3(D) - 3 )

After Coalescing:

Partition map 

Partition 0 (this_2(D) - 2 )
Partition 1 (layer_3(D) - 3 )

virtual void core::Decoration::setScreenLayer(unsigned int) (struct Decoration * const this, unsigned int layer)
{
;;   basic block 2, loop depth 0
;;    pred:       ENTRY
  this_2(D)->m_screenLayer = layer_3(D);
  return;
;;    succ:       EXIT

}



;; Generating RTL for gimple basic block 2

;; this_2(D)->m_screenLayer = layer_3(D);

(insn 7 6 0 (set (mem:SI (plus:SI (reg/f:SI 59 [ this ])
                (const_int 12 [0xc])) [14 this_2(D)->m_screenLayer+0 S4 A32])
        (reg/v:SI 60 [ layer ])) src/core/Decoration.h:35 -1
     (nil))


try_optimize_cfg iteration 1

Merging block 3 into block 2...
Merged blocks 2 and 3.
Merged 2 and 3 without moving.
Merging block 4 into block 2...
Merged blocks 2 and 4.
Merged 2 and 4 without moving.


try_optimize_cfg iteration 2



;;
;; Full RTL generated for this function:
;;
(note 1 0 5 NOTE_INSN_DELETED)
;; basic block 2, loop depth 0, count 0, freq 10000, maybe hot
;;  prev block 0, next block 1, flags: (NEW, REACHABLE, RTL)
;;  pred:       ENTRY [100.0%]  (FALLTHRU)
(note 5 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 5 3 2 (set (reg/f:SI 59 [ this ])
        (reg:SI 2 cx [ this ])) src/core/Decoration.h:35 -1
     (nil))
(insn 3 2 4 2 (set (reg/v:SI 60 [ layer ])
        (mem/c:SI (reg/f:SI 53 virtual-incoming-args) [14 layer+0 S4 A32])) src/core/Decoration.h:35 -1
     (expr_list:REG_EQUIV (mem/c:SI (reg/f:SI 53 virtual-incoming-args) [14 layer+0 S4 A32])
        (nil)))
(note 4 3 7 2 NOTE_INSN_FUNCTION_BEG)
(insn 7 4 0 2 (set (mem:SI (plus:SI (reg/f:SI 59 [ this ])
                (const_int 12 [0xc])) [14 this_2(D)->m_screenLayer+0 S4 A32])
        (reg/v:SI 60 [ layer ])) src/core/Decoration.h:35 -1
     (nil))
;;  succ:       EXIT [100.0%]  (FALLTHRU)


;; Function virtual unsigned int core::Decoration::getScreenLayer() const (_ZNK4core10Decoration14getScreenLayerEv, funcdef_no=2330, decl_uid=43606, cgraph_uid=330)

virtual unsigned int core::Decoration::getScreenLayer() const (const struct Decoration * const this)
{
  unsigned int _3;

;;   basic block 2, loop depth 0
;;    pred:       ENTRY
  _3 = this_2(D)->m_screenLayer;
  return _3;
;;    succ:       EXIT

}



Partition map 

Partition 2 (this_2(D) - 2 )
Partition 3 (_3 - 3 )


Partition map 

Partition 0 (this_2(D) - 2 )


Live on entry to BB2 : this_2(D)  

Conflict graph:

After sorting:
Coalesce List:

Partition map 

Partition 0 (this_2(D) - 2 )

After Coalescing:

Partition map 

Partition 0 (this_2(D) - 2 )
Partition 1 (_3 - 3 )


Replacing Expressions
_3 replace with --> _3 = this_2(D)->m_screenLayer;


virtual unsigned int core::Decoration::getScreenLayer() const (const struct Decoration * const this)
{
  unsigned int _3;

;;   basic block 2, loop depth 0
;;    pred:       ENTRY
  _3 = this_2(D)->m_screenLayer;
  return _3;
;;    succ:       EXIT

}



;; Generating RTL for gimple basic block 2

;; return _3;

(insn 6 5 7 (set (reg:SI 63)
        (mem:SI (plus:SI (reg/f:SI 61 [ this ])
                (const_int 12 [0xc])) [14 this_2(D)->m_screenLayer+0 S4 A32])) src/core/Decoration.h:36 -1
     (nil))

(insn 7 6 8 (set (reg:SI 60 [ <retval> ])
        (reg:SI 63)) src/core/Decoration.h:36 -1
     (nil))

(jump_insn 8 7 9 (set (pc)
        (label_ref 0)) src/core/Decoration.h:36 -1
     (nil))

(barrier 9 8 0)
deleting block 4


try_optimize_cfg iteration 1

Merging block 3 into block 2...
Merged blocks 2 and 3.
Merged 2 and 3 without moving.
Merging block 4 into block 2...
Merged blocks 2 and 4.
Merged 2 and 4 without moving.


try_optimize_cfg iteration 2



;;
;; Full RTL generated for this function:
;;
(note 1 0 4 NOTE_INSN_DELETED)
;; basic block 2, loop depth 0, count 0, freq 10000, maybe hot
;;  prev block 0, next block 1, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       ENTRY [100.0%]  (FALLTHRU)
(note 4 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 4 3 2 (set (reg/f:SI 61 [ this ])
        (reg:SI 2 cx [ this ])) src/core/Decoration.h:36 -1
     (nil))
(note 3 2 6 2 NOTE_INSN_FUNCTION_BEG)
(insn 6 3 7 2 (set (reg:SI 63)
        (mem:SI (plus:SI (reg/f:SI 61 [ this ])
                (const_int 12 [0xc])) [14 this_2(D)->m_screenLayer+0 S4 A32])) src/core/Decoration.h:36 -1
     (nil))
(insn 7 6 11 2 (set (reg:SI 60 [ <retval> ])
        (reg:SI 63)) src/core/Decoration.h:36 -1
     (nil))
(insn 11 7 14 2 (set (reg/i:SI 0 ax)
        (reg:SI 60 [ <retval> ])) src/core/Decoration.h:36 -1
     (nil))
(insn 14 11 0 2 (use (reg/i:SI 0 ax)) src/core/Decoration.h:36 -1
     (nil))
;;  succ:       EXIT [100.0%]  (FALLTHRU)


;; Function virtual void core::Decoration::setAlive(bool) (_ZN4core10Decoration8setAliveEb, funcdef_no=2331, decl_uid=43609, cgraph_uid=331)

virtual void core::Decoration::setAlive(bool) (struct Decoration * const this, bool alive)
{
;;   basic block 2, loop depth 0
;;    pred:       ENTRY
  this_2(D)->m_alive = alive_3(D);
  return;
;;    succ:       EXIT

}



Partition map 

Partition 2 (this_2(D) - 2 )
Partition 3 (alive_3(D) - 3 )


Partition map 

Partition 0 (this_2(D) - 2 )
Partition 1 (alive_3(D) - 3 )


Live on entry to BB2 : this_2(D)  alive_3(D)  

Conflict graph:

After sorting:
Coalesce List:

Partition map 

Partition 0 (this_2(D) - 2 )
Partition 1 (alive_3(D) - 3 )

After Coalescing:

Partition map 

Partition 0 (this_2(D) - 2 )
Partition 1 (alive_3(D) - 3 )

virtual void core::Decoration::setAlive(bool) (struct Decoration * const this, bool alive)
{
;;   basic block 2, loop depth 0
;;    pred:       ENTRY
  this_2(D)->m_alive = alive_3(D);
  return;
;;    succ:       EXIT

}



;; Generating RTL for gimple basic block 2

;; this_2(D)->m_alive = alive_3(D);

(insn 8 7 0 (set (mem:QI (plus:SI (reg/f:SI 59 [ this ])
                (const_int 16 [0x10])) [17 this_2(D)->m_alive+0 S1 A32])
        (reg/v:QI 60 [ alive ])) src/core/Decoration.h:38 -1
     (nil))


try_optimize_cfg iteration 1

Merging block 3 into block 2...
Merged blocks 2 and 3.
Merged 2 and 3 without moving.
Merging block 4 into block 2...
Merged blocks 2 and 4.
Merged 2 and 4 without moving.


try_optimize_cfg iteration 2



;;
;; Full RTL generated for this function:
;;
(note 1 0 6 NOTE_INSN_DELETED)
;; basic block 2, loop depth 0, count 0, freq 10000, maybe hot
;;  prev block 0, next block 1, flags: (NEW, REACHABLE, RTL)
;;  pred:       ENTRY [100.0%]  (FALLTHRU)
(note 6 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 6 3 2 (set (reg/f:SI 59 [ this ])
        (reg:SI 2 cx [ this ])) src/core/Decoration.h:38 -1
     (nil))
(insn 3 2 4 2 (set (reg:SI 61)
        (mem/c:SI (reg/f:SI 53 virtual-incoming-args) [17 alive+0 S4 A32])) src/core/Decoration.h:38 -1
     (nil))
(insn 4 3 5 2 (set (reg/v:QI 60 [ alive ])
        (subreg:QI (reg:SI 61) 0)) src/core/Decoration.h:38 -1
     (nil))
(note 5 4 8 2 NOTE_INSN_FUNCTION_BEG)
(insn 8 5 0 2 (set (mem:QI (plus:SI (reg/f:SI 59 [ this ])
                (const_int 16 [0x10])) [17 this_2(D)->m_alive+0 S1 A32])
        (reg/v:QI 60 [ alive ])) src/core/Decoration.h:38 -1
     (nil))
;;  succ:       EXIT [100.0%]  (FALLTHRU)


;; Function virtual bool core::Decoration::getAlive() const (_ZNK4core10Decoration8getAliveEv, funcdef_no=2332, decl_uid=43611, cgraph_uid=332)

virtual bool core::Decoration::getAlive() const (const struct Decoration * const this)
{
  bool _3;

;;   basic block 2, loop depth 0
;;    pred:       ENTRY
  _3 = this_2(D)->m_alive;
  return _3;
;;    succ:       EXIT

}



Partition map 

Partition 2 (this_2(D) - 2 )
Partition 3 (_3 - 3 )


Partition map 

Partition 0 (this_2(D) - 2 )


Live on entry to BB2 : this_2(D)  

Conflict graph:

After sorting:
Coalesce List:

Partition map 

Partition 0 (this_2(D) - 2 )

After Coalescing:

Partition map 

Partition 0 (this_2(D) - 2 )
Partition 1 (_3 - 3 )


Replacing Expressions
_3 replace with --> _3 = this_2(D)->m_alive;


virtual bool core::Decoration::getAlive() const (const struct Decoration * const this)
{
  bool _3;

;;   basic block 2, loop depth 0
;;    pred:       ENTRY
  _3 = this_2(D)->m_alive;
  return _3;
;;    succ:       EXIT

}



;; Generating RTL for gimple basic block 2

;; return _3;

(insn 6 5 7 (set (reg:QI 63)
        (mem:QI (plus:SI (reg/f:SI 61 [ this ])
                (const_int 16 [0x10])) [17 this_2(D)->m_alive+0 S1 A32])) src/core/Decoration.h:39 -1
     (nil))

(insn 7 6 8 (set (reg:QI 60 [ <retval> ])
        (reg:QI 63)) src/core/Decoration.h:39 -1
     (nil))

(jump_insn 8 7 9 (set (pc)
        (label_ref 0)) src/core/Decoration.h:39 -1
     (nil))

(barrier 9 8 0)
deleting block 4


try_optimize_cfg iteration 1

Merging block 3 into block 2...
Merged blocks 2 and 3.
Merged 2 and 3 without moving.
Merging block 4 into block 2...
Merged blocks 2 and 4.
Merged 2 and 4 without moving.


try_optimize_cfg iteration 2



;;
;; Full RTL generated for this function:
;;
(note 1 0 4 NOTE_INSN_DELETED)
;; basic block 2, loop depth 0, count 0, freq 10000, maybe hot
;;  prev block 0, next block 1, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       ENTRY [100.0%]  (FALLTHRU)
(note 4 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 4 3 2 (set (reg/f:SI 61 [ this ])
        (reg:SI 2 cx [ this ])) src/core/Decoration.h:39 -1
     (nil))
(note 3 2 6 2 NOTE_INSN_FUNCTION_BEG)
(insn 6 3 7 2 (set (reg:QI 63)
        (mem:QI (plus:SI (reg/f:SI 61 [ this ])
                (const_int 16 [0x10])) [17 this_2(D)->m_alive+0 S1 A32])) src/core/Decoration.h:39 -1
     (nil))
(insn 7 6 11 2 (set (reg:QI 60 [ <retval> ])
        (reg:QI 63)) src/core/Decoration.h:39 -1
     (nil))
(insn 11 7 14 2 (set (reg/i:QI 0 ax)
        (reg:QI 60 [ <retval> ])) src/core/Decoration.h:39 -1
     (nil))
(insn 14 11 0 2 (use (reg/i:QI 0 ax)) src/core/Decoration.h:39 -1
     (nil))
;;  succ:       EXIT [100.0%]  (FALLTHRU)


;; Function virtual core::Decoration::~Decoration() (_ZN4core10DecorationD0Ev, funcdef_no=2324, decl_uid=43627, cgraph_uid=324)

virtual core::Decoration::~Decoration() (struct Decoration * const this)
{
;;   basic block 2, loop depth 0
;;    pred:       ENTRY
  this_2(D)->_vptr.Decoration = &MEM[(void *)&_ZTVN4core10DecorationE + 8B];
  operator delete (this_2(D)); [tail call]
  return;
;;    succ:       EXIT

}



Partition map 

Partition 2 (this_2(D) - 2 )


Partition map 

Partition 0 (this_2(D) - 2 )


Live on entry to BB2 : this_2(D)  

Conflict graph:

After sorting:
Coalesce List:

Partition map 

Partition 0 (this_2(D) - 2 )

After Coalescing:

Partition map 

Partition 0 (this_2(D) - 2 )

virtual core::Decoration::~Decoration() (struct Decoration * const this)
{
;;   basic block 2, loop depth 0
;;    pred:       ENTRY
  this_2(D)->_vptr.Decoration = &MEM[(void *)&_ZTVN4core10DecorationE + 8B];
  operator delete (this_2(D)); [tail call]
  return;
;;    succ:       EXIT

}



;; Generating RTL for gimple basic block 2

;; this_2(D)->_vptr.Decoration = &MEM[(void *)&_ZTVN4core10DecorationE + 8B];

(insn 6 5 0 (set (mem/f:SI (reg/f:SI 59 [ this ]) [6 this_2(D)->_vptr.Decoration+0 S4 A32])
        (const:SI (plus:SI (symbol_ref:SI ("_ZTVN4core10DecorationE") [flags 0x2]  <var_decl 04bfb780 _ZTVN4core10DecorationE>)
                (const_int 8 [0x8])))) src/core/Decoration.h:25 -1
     (nil))

;; operator delete (this_2(D)); [tail call]

(insn 7 6 8 (set (mem:SI (reg/f:SI 56 virtual-outgoing-args) [0 S4 A32])
        (reg/f:SI 59 [ this ])) src/core/Decoration.h:25 -1
     (nil))

(call_insn 8 7 0 (call (mem:QI (symbol_ref:SI ("_ZdlPv") [flags 0x43]  <function_decl 032f2880 operator delete>) [0 operator delete S1 A8])
        (const_int 4 [0x4])) src/core/Decoration.h:25 -1
     (expr_list:REG_EH_REGION (const_int 0 [0])
        (nil))
    (expr_list:REG_BR_PRED (use (mem/f:SI (reg/f:SI 56 virtual-outgoing-args) [0 S4 A32]))
        (nil)))


try_optimize_cfg iteration 1

Merging block 3 into block 2...
Merged blocks 2 and 3.
Merged 2 and 3 without moving.
Merging block 4 into block 2...
Merged blocks 2 and 4.
Merged 2 and 4 without moving.


try_optimize_cfg iteration 2



;;
;; Full RTL generated for this function:
;;
(note 1 0 4 NOTE_INSN_DELETED)
;; basic block 2, loop depth 0, count 0, freq 10000, maybe hot
;;  prev block 0, next block 1, flags: (NEW, REACHABLE, RTL)
;;  pred:       ENTRY [100.0%]  (FALLTHRU)
(note 4 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 4 3 2 (set (reg/f:SI 59 [ this ])
        (reg:SI 2 cx [ this ])) src/core/Decoration.h:25 -1
     (nil))
(note 3 2 6 2 NOTE_INSN_FUNCTION_BEG)
(insn 6 3 7 2 (set (mem/f:SI (reg/f:SI 59 [ this ]) [6 this_2(D)->_vptr.Decoration+0 S4 A32])
        (const:SI (plus:SI (symbol_ref:SI ("_ZTVN4core10DecorationE") [flags 0x2]  <var_decl 04bfb780 _ZTVN4core10DecorationE>)
                (const_int 8 [0x8])))) src/core/Decoration.h:25 -1
     (nil))
(insn 7 6 8 2 (set (mem:SI (reg/f:SI 56 virtual-outgoing-args) [0 S4 A32])
        (reg/f:SI 59 [ this ])) src/core/Decoration.h:25 -1
     (nil))
(call_insn 8 7 0 2 (call (mem:QI (symbol_ref:SI ("_ZdlPv") [flags 0x43]  <function_decl 032f2880 operator delete>) [0 operator delete S1 A8])
        (const_int 4 [0x4])) src/core/Decoration.h:25 -1
     (expr_list:REG_EH_REGION (const_int 0 [0])
        (nil))
    (expr_list:REG_BR_PRED (use (mem/f:SI (reg/f:SI 56 virtual-outgoing-args) [0 S4 A32]))
        (nil)))
;;  succ:       EXIT [100.0%]  (FALLTHRU)


;; Function void __tcf_0() (__tcf_0, funcdef_no=2421, decl_uid=44845, cgraph_uid=416)

void __tcf_0() ()
{
  struct TextureSystem * _3;

;;   basic block 2, loop depth 0
;;    pred:       ENTRY
  _3 = m_ptr._M_ptr;
  if (_3 != 0B)
    goto <bb 3>;
  else
    goto <bb 4> (<L0>);
;;    succ:       3
;;                4

;;   basic block 3, loop depth 0
;;    pred:       2
  core::TextureSystem::~TextureSystem (_3);
  operator delete (_3); [tail call]
;;    succ:       4

;;   basic block 4, loop depth 0
;;    pred:       3
;;                2
<L0>:
  return;
;;    succ:       EXIT

}



Partition map 

Partition 3 (_3 - 3 )

After Coalescing:

Partition map 

Partition 0 (_3 - 3 )

void __tcf_0() ()
{
  struct TextureSystem * _3;

;;   basic block 2, loop depth 0
;;    pred:       ENTRY
  _3 = m_ptr._M_ptr;
  if (_3 != 0B)
    goto <bb 3>;
  else
    goto <bb 4> (<L0>);
;;    succ:       3
;;                4

;;   basic block 3, loop depth 0
;;    pred:       2
  core::TextureSystem::~TextureSystem (_3);
  operator delete (_3); [tail call]
;;    succ:       4

;;   basic block 4, loop depth 0
;;    pred:       3
;;                2
<L0>:
  return;
;;    succ:       EXIT

}



;; Generating RTL for gimple basic block 2

;; _3 = m_ptr._M_ptr;

(insn 5 4 6 (set (reg/f:SI 60)
        (symbol_ref:SI ("_ZZN4core9SingletonINS_13TextureSystemEE8instanceEvE5m_ptr") [flags 0x2]  <var_decl 04c7b780 m_ptr>)) c:\mingw\lib\gcc\mingw32\4.8.1\include\c++\backward\auto_ptr.h:170 -1
     (nil))

(insn 6 5 0 (set (reg/f:SI 59 [ D.45911 ])
        (mem/f/c:SI (reg/f:SI 60) [6 m_ptr._M_ptr+0 S4 A32])) c:\mingw\lib\gcc\mingw32\4.8.1\include\c++\backward\auto_ptr.h:170 -1
     (nil))

;; if (_3 != 0B)

(insn 7 6 8 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/f:SI 59 [ D.45911 ])
            (const_int 0 [0]))) c:\mingw\lib\gcc\mingw32\4.8.1\include\c++\backward\auto_ptr.h:170 -1
     (nil))

(jump_insn 8 7 0 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 0)
            (pc))) c:\mingw\lib\gcc\mingw32\4.8.1\include\c++\backward\auto_ptr.h:170 -1
     (expr_list:REG_BR_PROB (const_int 2165 [0x875])
        (nil)))

;; Generating RTL for gimple basic block 3

;; core::TextureSystem::~TextureSystem (_3);

(insn 10 9 11 (set (reg:SI 2 cx)
        (reg/f:SI 59 [ D.45911 ])) c:\mingw\lib\gcc\mingw32\4.8.1\include\c++\backward\auto_ptr.h:170 -1
     (nil))

(call_insn 11 10 0 (call (mem:QI (symbol_ref:SI ("_ZN4core13TextureSystemD1Ev") [flags 0x43]  <function_decl 04c26e80 __comp_dtor >) [0 __comp_dtor  S1 A8])
        (const_int 0 [0])) c:\mingw\lib\gcc\mingw32\4.8.1\include\c++\backward\auto_ptr.h:170 -1
     (nil)
    (expr_list:REG_BR_PRED (use (reg:SI 2 cx))
        (nil)))

;; operator delete (_3); [tail call]

(insn 12 11 13 (set (mem:SI (reg/f:SI 56 virtual-outgoing-args) [0 S4 A32])
        (reg/f:SI 59 [ D.45911 ])) c:\mingw\lib\gcc\mingw32\4.8.1\include\c++\backward\auto_ptr.h:170 -1
     (nil))

(call_insn 13 12 0 (call (mem:QI (symbol_ref:SI ("_ZdlPv") [flags 0x43]  <function_decl 032f2880 operator delete>) [0 operator delete S1 A8])
        (const_int 4 [0x4])) c:\mingw\lib\gcc\mingw32\4.8.1\include\c++\backward\auto_ptr.h:170 -1
     (expr_list:REG_EH_REGION (const_int 0 [0])
        (nil))
    (expr_list:REG_BR_PRED (use (mem/f:SI (reg/f:SI 56 virtual-outgoing-args) [0 S4 A32]))
        (nil)))

;; Generating RTL for gimple basic block 4

;; <L0>:

(code_label 14 13 15 12 "" [0 uses])

(note 15 14 0 NOTE_INSN_BASIC_BLOCK)


try_optimize_cfg iteration 1

Merging block 3 into block 2...
Merged blocks 2 and 3.
Merged 2 and 3 without moving.
Edge 2->5 redirected to 6
Merging block 5 into block 4...
Merged blocks 4 and 5.
Merged 4 and 5 without moving.


try_optimize_cfg iteration 2



;;
;; Full RTL generated for this function:
;;
(note 1 0 3 NOTE_INSN_DELETED)
;; basic block 2, loop depth 0, count 0, freq 10000, maybe hot
;;  prev block 0, next block 4, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       ENTRY [100.0%]  (FALLTHRU)
(note 3 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 2 3 5 2 NOTE_INSN_FUNCTION_BEG)
(insn 5 2 6 2 (set (reg/f:SI 60)
        (symbol_ref:SI ("_ZZN4core9SingletonINS_13TextureSystemEE8instanceEvE5m_ptr") [flags 0x2]  <var_decl 04c7b780 m_ptr>)) c:\mingw\lib\gcc\mingw32\4.8.1\include\c++\backward\auto_ptr.h:170 -1
     (nil))
(insn 6 5 7 2 (set (reg/f:SI 59 [ D.45911 ])
        (mem/f/c:SI (reg/f:SI 60) [6 m_ptr._M_ptr+0 S4 A32])) c:\mingw\lib\gcc\mingw32\4.8.1\include\c++\backward\auto_ptr.h:170 -1
     (nil))
(insn 7 6 8 2 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/f:SI 59 [ D.45911 ])
            (const_int 0 [0]))) c:\mingw\lib\gcc\mingw32\4.8.1\include\c++\backward\auto_ptr.h:170 -1
     (nil))
(jump_insn 8 7 9 2 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:SI 16)
            (pc))) c:\mingw\lib\gcc\mingw32\4.8.1\include\c++\backward\auto_ptr.h:170 503 {*jcc_1}
     (expr_list:REG_BR_PROB (const_int 2165 [0x875])
        (nil))
 -> 16)
;;  succ:       4 [78.3%]  (FALLTHRU)
;;              6 [21.6%] 

;; basic block 4, loop depth 0, count 0, freq 7835, maybe hot
;;  prev block 2, next block 6, flags: (NEW, REACHABLE, RTL)
;;  pred:       2 [78.3%]  (FALLTHRU)
(note 9 8 10 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 10 9 11 4 (set (reg:SI 2 cx)
        (reg/f:SI 59 [ D.45911 ])) c:\mingw\lib\gcc\mingw32\4.8.1\include\c++\backward\auto_ptr.h:170 -1
     (nil))
(call_insn 11 10 12 4 (call (mem:QI (symbol_ref:SI ("_ZN4core13TextureSystemD1Ev") [flags 0x43]  <function_decl 04c26e80 __comp_dtor >) [0 __comp_dtor  S1 A8])
        (const_int 0 [0])) c:\mingw\lib\gcc\mingw32\4.8.1\include\c++\backward\auto_ptr.h:170 -1
     (nil)
    (expr_list:REG_BR_PRED (use (reg:SI 2 cx))
        (nil)))
(insn 12 11 13 4 (set (mem:SI (reg/f:SI 56 virtual-outgoing-args) [0 S4 A32])
        (reg/f:SI 59 [ D.45911 ])) c:\mingw\lib\gcc\mingw32\4.8.1\include\c++\backward\auto_ptr.h:170 -1
     (nil))
(call_insn 13 12 16 4 (call (mem:QI (symbol_ref:SI ("_ZdlPv") [flags 0x43]  <function_decl 032f2880 operator delete>) [0 operator delete S1 A8])
        (const_int 4 [0x4])) c:\mingw\lib\gcc\mingw32\4.8.1\include\c++\backward\auto_ptr.h:170 -1
     (expr_list:REG_EH_REGION (const_int 0 [0])
        (nil))
    (expr_list:REG_BR_PRED (use (mem/f:SI (reg/f:SI 56 virtual-outgoing-args) [0 S4 A32]))
        (nil)))
;;  succ:       6 [100.0%]  (FALLTHRU)

;; basic block 6, loop depth 0, count 0, freq 10000, maybe hot
;;  prev block 4, next block 1, flags: (NEW, REACHABLE, RTL)
;;  pred:       4 [100.0%]  (FALLTHRU)
;;              2 [21.6%] 
(code_label 16 13 17 6 11 "" [1 uses])
(note 17 16 0 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
;;  succ:       EXIT [100.0%]  (FALLTHRU)


;; Function virtual void miner::TileSprite::draw() (_ZN5miner10TileSprite4drawEv, funcdef_no=2399, decl_uid=43732, cgraph_uid=395)

virtual void miner::TileSprite::draw() (struct TileSprite * const this)
{
  void * D.45920;
  static struct auto_ptr m_ptr;
  unsigned int _4;
  int (*__vtbl_ptr_type) () * _6;
  int (*__vtbl_ptr_type) () _7;
  const struct Entity * _8;
  int (*__vtbl_ptr_type) () * _9;
  int (*__vtbl_ptr_type) () _10;
  float _12;
  float _13;
  float _14;
  unsigned int _15;
  struct Decoration * _16;
  int (*__vtbl_ptr_type) () * _18;
  int (*__vtbl_ptr_type) () _19;
  const struct Entity * _20;
  int (*__vtbl_ptr_type) () * _21;
  int (*__vtbl_ptr_type) () _22;
  float _24;
  float _25;
  unsigned int _26;
  char _29;
  int _30;
  struct element_type * _32;
  void * _33;

;;   basic block 2, loop depth 0
;;    pred:       ENTRY
  _29 = MEM[(char *)&_ZGVZN4core9SingletonINS_13DisplayConfigEE8instanceEvE5m_ptr];
  if (_29 == 0)
    goto <bb 3>;
  else
    goto <bb 8>;
;;    succ:       3
;;                8

;;   basic block 3, loop depth 0
;;    pred:       2
  _30 = __cxa_guard_acquire (&_ZGVZN4core9SingletonINS_13DisplayConfigEE8instanceEvE5m_ptr);
  if (_30 != 0)
    goto <bb 4>;
  else
    goto <bb 8>;
;;    succ:       4
;;                8

;;   basic block 4, loop depth 0
;;    pred:       3
  _33 = operator new (44);
;;    succ:       5
;;                10

;;   basic block 5, loop depth 0
;;    pred:       4
  core::DisplayConfig::DisplayConfig (_33);
;;    succ:       6
;;                7

;;   basic block 6, loop depth 0
;;    pred:       5
  m_ptr._M_ptr = _33;
  __cxa_guard_release (&_ZGVZN4core9SingletonINS_13DisplayConfigEE8instanceEvE5m_ptr);
  atexit (__tcf_1);
  goto <bb 9>;
;;    succ:       9

;;   basic block 7, loop depth 0
;;   Invalid sum of outgoing probabilities 0.0%
;;    pred:       5
<L1>:
  operator delete (_33);
  __builtin_eh_copy_values (1, 2);
  goto <bb 10> (<L0>);
;;    succ:       10

;;   basic block 8, loop depth 0
;;    pred:       2
;;                3
;;    succ:       9

;;   basic block 9, loop depth 0
;;    pred:       8
;;                6
  _32 = m_ptr._M_ptr;
  _4 = MEM[(const struct DisplayConfig *)_32];
  _6 = this_5(D)->D.43750.D.43707._vptr.Decoration;
  _7 = MEM[(int (*__vtbl_ptr_type) () *)_6 + 12B];
  _8 = this_5(D)->m_tile;
  _9 = _8->_vptr.Entity;
  _10 = MEM[(int (*__vtbl_ptr_type) () *)_9 + 24B];
  _12 = OBJ_TYPE_REF(_10;_8->6) (_8);
  _13 = (float) _4;
  _14 = _12 * _13;
  _15 = (unsigned int) _14;
  _16 = &this_5(D)->D.43750.D.43707;
  OBJ_TYPE_REF(_7;_16->3) (_16, _15);
  _18 = this_5(D)->D.43750.D.43707._vptr.Decoration;
  _19 = MEM[(int (*__vtbl_ptr_type) () *)_18 + 20B];
  _20 = this_5(D)->m_tile;
  _21 = _20->_vptr.Entity;
  _22 = MEM[(int (*__vtbl_ptr_type) () *)_21 + 32B];
  _24 = OBJ_TYPE_REF(_22;_20->8) (_20);
  _25 = _13 * _24;
  _26 = (unsigned int) _25;
  OBJ_TYPE_REF(_19;_16->5) (_16, _26);
  core::Sprite::draw (_16); [tail call]
  return;
;;    succ:       EXIT

;;   basic block 10, loop depth 0
;;    pred:       7
;;                4
<L0>:
  __cxa_guard_abort (&_ZGVZN4core9SingletonINS_13DisplayConfigEE8instanceEvE5m_ptr);
  _50 = __builtin_eh_pointer (1);
  __builtin_unwind_resume (_50);
;;    succ:      

}



Partition map 

Partition 4 (_4 - 4 )
Partition 5 (this_5(D) - 5 )
Partition 6 (_6 - 6 )
Partition 7 (_7 - 7 )
Partition 8 (_8 - 8 )
Partition 9 (_9 - 9 )
Partition 10 (_10 - 10 )
Partition 12 (_12 - 12 )
Partition 13 (_13 - 13 )
Partition 14 (_14 - 14 )
Partition 15 (_15 - 15 )
Partition 16 (_16 - 16 )
Partition 18 (_18 - 18 )
Partition 19 (_19 - 19 )
Partition 20 (_20 - 20 )
Partition 21 (_21 - 21 )
Partition 22 (_22 - 22 )
Partition 24 (_24 - 24 )
Partition 25 (_25 - 25 )
Partition 26 (_26 - 26 )
Partition 29 (_29 - 29 )
Partition 30 (_30 - 30 )
Partition 32 (_32 - 32 )
Partition 33 (_33 - 33 )
Partition 50 (_50 - 50 )


Partition map 

Partition 0 (this_5(D) - 5 )


Live on entry to BB2 : this_5(D)  

Live on entry to BB3 : this_5(D)  

Live on entry to BB4 : this_5(D)  

Live on entry to BB5 : this_5(D)  

Live on entry to BB6 : this_5(D)  

Live on entry to BB7 : 

Live on entry to BB8 : this_5(D)  

Live on entry to BB9 : this_5(D)  

Live on entry to BB10 : 

Conflict graph:

After sorting:
Coalesce List:

Partition map 

Partition 0 (this_5(D) - 5 )

After Coalescing:

Partition map 

Partition 0 (_4 - 4 )
Partition 1 (this_5(D) - 5 )
Partition 2 (_6 - 6 )
Partition 3 (_7 - 7 )
Partition 4 (_8 - 8 )
Partition 5 (_9 - 9 )
Partition 6 (_10 - 10 )
Partition 7 (_12 - 12 )
Partition 8 (_13 - 13 )
Partition 9 (_14 - 14 )
Partition 10 (_15 - 15 )
Partition 11 (_16 - 16 )
Partition 12 (_18 - 18 )
Partition 13 (_19 - 19 )
Partition 14 (_20 - 20 )
Partition 15 (_21 - 21 )
Partition 16 (_22 - 22 )
Partition 17 (_24 - 24 )
Partition 18 (_25 - 25 )
Partition 19 (_26 - 26 )
Partition 20 (_29 - 29 )
Partition 21 (_30 - 30 )
Partition 22 (_32 - 32 )
Partition 23 (_33 - 33 )
Partition 24 (_50 - 50 )


Replacing Expressions
_6 replace with --> _6 = this_5(D)->D.43750.D.43707._vptr.Decoration;

_9 replace with --> _9 = _8->_vptr.Entity;

_10 replace with --> _10 = MEM[(int (*__vtbl_ptr_type) () *)_9 + 24B];

_14 replace with --> _14 = _12 * _13;

_15 replace with --> _15 = (unsigned int) _14;

_18 replace with --> _18 = this_5(D)->D.43750.D.43707._vptr.Decoration;

_21 replace with --> _21 = _20->_vptr.Entity;

_22 replace with --> _22 = MEM[(int (*__vtbl_ptr_type) () *)_21 + 32B];

_25 replace with --> _25 = _13 * _24;

_26 replace with --> _26 = (unsigned int) _25;

_29 replace with --> _29 = MEM[(char *)&_ZGVZN4core9SingletonINS_13DisplayConfigEE8instanceEvE5m_ptr];

_32 replace with --> _32 = m_ptr._M_ptr;


virtual void miner::TileSprite::draw() (struct TileSprite * const this)
{
  void * D.45920;
  static struct auto_ptr m_ptr;
  unsigned int _4;
  int (*__vtbl_ptr_type) () * _6;
  int (*__vtbl_ptr_type) () _7;
  const struct Entity * _8;
  int (*__vtbl_ptr_type) () * _9;
  int (*__vtbl_ptr_type) () _10;
  float _12;
  float _13;
  float _14;
  unsigned int _15;
  struct Decoration * _16;
  int (*__vtbl_ptr_type) () * _18;
  int (*__vtbl_ptr_type) () _19;
  const struct Entity * _20;
  int (*__vtbl_ptr_type) () * _21;
  int (*__vtbl_ptr_type) () _22;
  float _24;
  float _25;
  unsigned int _26;
  char _29;
  int _30;
  struct element_type * _32;
  void * _33;

;;   basic block 2, loop depth 0
;;    pred:       ENTRY
  _29 = MEM[(char *)&_ZGVZN4core9SingletonINS_13DisplayConfigEE8instanceEvE5m_ptr];
  if (_29 == 0)
    goto <bb 3>;
  else
    goto <bb 8>;
;;    succ:       3
;;                8

;;   basic block 3, loop depth 0
;;    pred:       2
  _30 = __cxa_guard_acquire (&_ZGVZN4core9SingletonINS_13DisplayConfigEE8instanceEvE5m_ptr);
  if (_30 != 0)
    goto <bb 4>;
  else
    goto <bb 8>;
;;    succ:       4
;;                8

;;   basic block 4, loop depth 0
;;    pred:       3
  _33 = operator new (44);
;;    succ:       5
;;                10

;;   basic block 5, loop depth 0
;;    pred:       4
  core::DisplayConfig::DisplayConfig (_33);
;;    succ:       6
;;                7

;;   basic block 6, loop depth 0
;;    pred:       5
  m_ptr._M_ptr = _33;
  __cxa_guard_release (&_ZGVZN4core9SingletonINS_13DisplayConfigEE8instanceEvE5m_ptr);
  atexit (__tcf_1);
  goto <bb 9>;
;;    succ:       9

;;   basic block 7, loop depth 0
;;   Invalid sum of outgoing probabilities 0.0%
;;    pred:       5
<L1>:
  operator delete (_33);
  __builtin_eh_copy_values (1, 2);
  goto <bb 10> (<L0>);
;;    succ:       10

;;   basic block 8, loop depth 0
;;    pred:       2
;;                3
;;    succ:       9

;;   basic block 9, loop depth 0
;;    pred:       8
;;                6
  _32 = m_ptr._M_ptr;
  _4 = MEM[(const struct DisplayConfig *)_32];
  _6 = this_5(D)->D.43750.D.43707._vptr.Decoration;
  _7 = MEM[(int (*__vtbl_ptr_type) () *)_6 + 12B];
  _8 = this_5(D)->m_tile;
  _9 = _8->_vptr.Entity;
  _10 = MEM[(int (*__vtbl_ptr_type) () *)_9 + 24B];
  _12 = OBJ_TYPE_REF(_10;_8->6) (_8);
  _13 = (float) _4;
  _14 = _12 * _13;
  _15 = (unsigned int) _14;
  _16 = &this_5(D)->D.43750.D.43707;
  OBJ_TYPE_REF(_7;_16->3) (_16, _15);
  _18 = this_5(D)->D.43750.D.43707._vptr.Decoration;
  _19 = MEM[(int (*__vtbl_ptr_type) () *)_18 + 20B];
  _20 = this_5(D)->m_tile;
  _21 = _20->_vptr.Entity;
  _22 = MEM[(int (*__vtbl_ptr_type) () *)_21 + 32B];
  _24 = OBJ_TYPE_REF(_22;_20->8) (_20);
  _25 = _13 * _24;
  _26 = (unsigned int) _25;
  OBJ_TYPE_REF(_19;_16->5) (_16, _26);
  core::Sprite::draw (_16); [tail call]
  return;
;;    succ:       EXIT

;;   basic block 10, loop depth 0
;;    pred:       7
;;                4
<L0>:
  __cxa_guard_abort (&_ZGVZN4core9SingletonINS_13DisplayConfigEE8instanceEvE5m_ptr);
  _50 = __builtin_eh_pointer (1);
  __builtin_unwind_resume (_50);
;;    succ:      

}



;; Generating RTL for gimple basic block 2

;; if (_29 == 0)

(insn 6 5 7 (set (reg/f:SI 84)
        (symbol_ref:SI ("_ZGVZN4core9SingletonINS_13DisplayConfigEE8instanceEvE5m_ptr") [flags 0x2]  <var_decl 04c8f4e0 _ZGVZN4core9SingletonINS_13DisplayConfigEE8instanceEvE5m_ptr>)) src/core/Singleton.h:22 -1
     (nil))

(insn 7 6 8 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:QI (reg/f:SI 84) [0 MEM[(char *)&_ZGVZN4core9SingletonINS_13DisplayConfigEE8instanceEvE5m_ptr]+0 S1 A64])
            (const_int 0 [0]))) src/core/Singleton.h:22 -1
     (nil))

(jump_insn 8 7 0 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 0)
            (pc))) src/core/Singleton.h:22 -1
     (expr_list:REG_BR_PROB (const_int 6102 [0x17d6])
        (nil)))

;; Generating RTL for gimple basic block 3

;; _30 = __cxa_guard_acquire (&_ZGVZN4core9SingletonINS_13DisplayConfigEE8instanceEvE5m_ptr);

(insn 10 9 11 (set (mem:SI (reg/f:SI 56 virtual-outgoing-args) [0 S4 A32])
        (symbol_ref:SI ("_ZGVZN4core9SingletonINS_13DisplayConfigEE8instanceEvE5m_ptr") [flags 0x2]  <var_decl 04c8f4e0 _ZGVZN4core9SingletonINS_13DisplayConfigEE8instanceEvE5m_ptr>)) src/core/Singleton.h:22 -1
     (nil))

(call_insn 11 10 12 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:SI ("__cxa_guard_acquire") [flags 0x43]  <function_decl 04c83680 __cxa_guard_acquire>) [0 __cxa_guard_acquire S1 A8])
            (const_int 4 [0x4]))) src/core/Singleton.h:22 -1
     (expr_list:REG_EH_REGION (const_int 0 [0])
        (nil))
    (expr_list:REG_BR_PRED (use (mem/f:SI (reg/f:SI 56 virtual-outgoing-args) [0 S4 A32]))
        (nil)))

(insn 12 11 0 (set (reg:SI 79 [ D.45928 ])
        (reg:SI 0 ax)) src/core/Singleton.h:22 -1
     (nil))

;; if (_30 != 0)

(insn 13 12 14 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 79 [ D.45928 ])
            (const_int 0 [0]))) src/core/Singleton.h:22 -1
     (nil))

(jump_insn 14 13 0 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 0)
            (pc))) src/core/Singleton.h:22 -1
     (expr_list:REG_BR_PROB (const_int 6102 [0x17d6])
        (nil)))

;; Generating RTL for gimple basic block 4

;; _33 = operator new (44);

(insn 16 15 17 (set (mem:SI (reg/f:SI 56 virtual-outgoing-args) [0 S4 A32])
        (const_int 44 [0x2c])) src/core/GameConfig.h:56 -1
     (nil))

(call_insn 17 16 18 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:SI ("_Znwj") [flags 0x43]  <function_decl 032f2780 operator new>) [0 operator new S1 A8])
            (const_int 4 [0x4]))) src/core/GameConfig.h:56 -1
     (expr_list:REG_EH_REGION (const_int 1 [0x1])
        (nil))
    (expr_list:REG_BR_PRED (use (mem:SI (reg/f:SI 56 virtual-outgoing-args) [0 S4 A32]))
        (nil)))

(insn 18 17 0 (set (reg/f:SI 81 [ D.45930 ])
        (reg:SI 0 ax)) src/core/GameConfig.h:56 -1
     (nil))

;; Generating RTL for gimple basic block 5

;; core::DisplayConfig::DisplayConfig (_33);

(insn 20 19 21 (set (reg:SI 2 cx)
        (reg/f:SI 81 [ D.45930 ])) -1
     (nil))

(call_insn 21 20 0 (call (mem:QI (symbol_ref:SI ("_ZN4core13DisplayConfigC1Ev") [flags 0x43]  <function_decl 04c19c80 __comp_ctor >) [0 __comp_ctor  S1 A8])
        (const_int 0 [0])) -1
     (expr_list:REG_EH_REGION (const_int 2 [0x2])
        (nil))
    (expr_list:REG_BR_PRED (use (reg:SI 2 cx))
        (nil)))

;; Generating RTL for gimple basic block 6

;; m_ptr._M_ptr = _33;

(insn 23 22 24 (set (reg/f:SI 85)
        (symbol_ref:SI ("_ZZN4core9SingletonINS_13DisplayConfigEE8instanceEvE5m_ptr") [flags 0x2]  <var_decl 04c852a0 m_ptr>)) c:\mingw\lib\gcc\mingw32\4.8.1\include\c++\backward\auto_ptr.h:103 -1
     (nil))

(insn 24 23 0 (set (mem/f/c:SI (reg/f:SI 85) [6 m_ptr._M_ptr+0 S4 A32])
        (reg/f:SI 81 [ D.45930 ])) c:\mingw\lib\gcc\mingw32\4.8.1\include\c++\backward\auto_ptr.h:103 -1
     (nil))

;; __cxa_guard_release (&_ZGVZN4core9SingletonINS_13DisplayConfigEE8instanceEvE5m_ptr);

(insn 25 24 26 (set (mem:SI (reg/f:SI 56 virtual-outgoing-args) [0 S4 A32])
        (symbol_ref:SI ("_ZGVZN4core9SingletonINS_13DisplayConfigEE8instanceEvE5m_ptr") [flags 0x2]  <var_decl 04c8f4e0 _ZGVZN4core9SingletonINS_13DisplayConfigEE8instanceEvE5m_ptr>)) src/core/Singleton.h:22 -1
     (nil))

(call_insn 26 25 0 (call (mem:QI (symbol_ref:SI ("__cxa_guard_release") [flags 0x43]  <function_decl 04c83700 __cxa_guard_release>) [0 __cxa_guard_release S1 A8])
        (const_int 4 [0x4])) src/core/Singleton.h:22 -1
     (expr_list:REG_EH_REGION (const_int 0 [0])
        (nil))
    (expr_list:REG_BR_PRED (use (mem/f:SI (reg/f:SI 56 virtual-outgoing-args) [0 S4 A32]))
        (nil)))

;; atexit (__tcf_1);

(insn 27 26 28 (set (mem:SI (reg/f:SI 56 virtual-outgoing-args) [0 S4 A32])
        (symbol_ref:SI ("__tcf_1") [flags 0x3]  <function_decl 04c8b980 __tcf_1>)) src/core/Singleton.h:22 -1
     (nil))

(call_insn 28 27 0 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:SI ("atexit") [flags 0x43]  <function_decl 04c83880 atexit>) [0 atexit S1 A8])
            (const_int 4 [0x4]))) src/core/Singleton.h:22 -1
     (expr_list:REG_EH_REGION (const_int 0 [0])
        (nil))
    (expr_list:REG_BR_PRED (use (mem/f:SI (reg/f:SI 56 virtual-outgoing-args) [0 S4 A32]))
        (nil)))

;; Generating RTL for gimple basic block 7

;; <L1>:

(code_label 31 30 32 16 "" [0 uses])

(note 32 31 0 NOTE_INSN_BASIC_BLOCK)

;; operator delete (_33);

(insn 33 32 34 (set (mem:SI (reg/f:SI 56 virtual-outgoing-args) [0 S4 A32])
        (reg/f:SI 81 [ D.45930 ])) src/core/GameConfig.h:56 -1
     (nil))

(call_insn 34 33 0 (call (mem:QI (symbol_ref:SI ("_ZdlPv") [flags 0x43]  <function_decl 032f2880 operator delete>) [0 operator delete S1 A8])
        (const_int 4 [0x4])) src/core/GameConfig.h:56 -1
     (expr_list:REG_EH_REGION (const_int 0 [0])
        (nil))
    (expr_list:REG_BR_PRED (use (mem/f:SI (reg/f:SI 56 virtual-outgoing-args) [0 S4 A32]))
        (nil)))

;; __builtin_eh_copy_values (1, 2);

(insn 35 34 36 (set (reg:SI 86)
        (reg:SI 87)) -1
     (nil))

(insn 36 35 0 (set (reg:SI 88)
        (reg:SI 89)) -1
     (nil))

;; Generating RTL for gimple basic block 8

;; 

(code_label 39 38 40 14 "" [0 uses])

(note 40 39 0 NOTE_INSN_BASIC_BLOCK)

;; Generating RTL for gimple basic block 9

;; 

(code_label 41 40 42 15 "" [0 uses])

(note 42 41 0 NOTE_INSN_BASIC_BLOCK)

;; _4 = MEM[(const struct DisplayConfig *)_32];

(insn 43 42 44 (set (reg/f:SI 90)
        (mem/f/c:SI (symbol_ref:SI ("_ZZN4core9SingletonINS_13DisplayConfigEE8instanceEvE5m_ptr") [flags 0x2]  <var_decl 04c852a0 m_ptr>) [6 m_ptr._M_ptr+0 S4 A32])) src/miner/TEST/TileSprite.cpp:34 -1
     (nil))

(insn 44 43 0 (set (reg:SI 59 [ D.45921 ])
        (mem:SI (reg/f:SI 90) [20 MEM[(const struct DisplayConfig *)_32]+0 S4 A32])) src/miner/TEST/TileSprite.cpp:34 -1
     (nil))

;; _7 = MEM[(int (*__vtbl_ptr_type) () *)_6 + 12B];

(insn 45 44 46 (set (reg/f:SI 91)
        (mem/f:SI (reg/f:SI 83 [ this ]) [6 this_5(D)->D.43750.D.43707._vptr.Decoration+0 S4 A32])) src/miner/TEST/TileSprite.cpp:35 -1
     (nil))

(insn 46 45 0 (set (reg/f:SI 61 [ D.45923 ])
        (mem/f:SI (plus:SI (reg/f:SI 91)
                (const_int 12 [0xc])) [6 MEM[(int (*__vtbl_ptr_type) () *)_6 + 12B]+0 S4 A32])) src/miner/TEST/TileSprite.cpp:35 -1
     (nil))

;; _8 = this_5(D)->m_tile;

(insn 47 46 0 (set (reg/f:SI 62 [ D.45924 ])
        (mem/f:SI (plus:SI (reg/f:SI 83 [ this ])
                (const_int 24 [0x18])) [6 this_5(D)->m_tile+0 S4 A32])) src/miner/TEST/TileSprite.cpp:35 -1
     (nil))

;; _12 = OBJ_TYPE_REF(_10;_8->6) (_8);

(insn 48 47 49 (set (reg/f:SI 92)
        (mem/f:SI (reg/f:SI 62 [ D.45924 ]) [6 _8->_vptr.Entity+0 S4 A32])) src/miner/TEST/TileSprite.cpp:35 -1
     (nil))

(insn 49 48 50 (set (reg/f:SI 93)
        (mem/f:SI (plus:SI (reg/f:SI 92)
                (const_int 24 [0x18])) [6 MEM[(int (*__vtbl_ptr_type) () *)_9 + 24B]+0 S4 A32])) src/miner/TEST/TileSprite.cpp:35 -1
     (nil))

(insn 50 49 51 (set (reg:SI 2 cx)
        (reg/f:SI 62 [ D.45924 ])) src/miner/TEST/TileSprite.cpp:35 -1
     (nil))

(call_insn 51 50 52 (set (reg:SF 8 st)
        (call (mem:QI (reg/f:SI 93) [0 *OBJ_TYPE_REF(_10;_8->6) S1 A8])
            (const_int 0 [0]))) src/miner/TEST/TileSprite.cpp:35 -1
     (nil)
    (expr_list:REG_BR_PRED (use (reg:SI 2 cx))
        (nil)))

(insn 52 51 0 (set (reg:SF 65 [ D.45925 ])
        (reg:SF 8 st)) src/miner/TEST/TileSprite.cpp:35 -1
     (nil))

;; _13 = (float) _4;

(insn 53 52 54 (set (reg:DI 94)
        (zero_extend:DI (reg:SI 59 [ D.45921 ]))) src/miner/TEST/TileSprite.cpp:35 -1
     (nil))

(insn 54 53 0 (set (reg:SF 66 [ D.45925 ])
        (float:SF (reg:DI 94))) src/miner/TEST/TileSprite.cpp:35 -1
     (nil))

;; _16 = &this_5(D)->D.43750.D.43707;

(insn 55 54 0 (set (reg/f:SI 69 [ D.45926 ])
        (reg/f:SI 83 [ this ])) src/miner/TEST/TileSprite.cpp:35 -1
     (nil))

;; OBJ_TYPE_REF(_7;_16->3) (_16, _15);

(insn 56 55 57 (set (reg:SF 95 [ D.45925 ])
        (mult:SF (reg:SF 65 [ D.45925 ])
            (reg:SF 66 [ D.45925 ]))) src/miner/TEST/TileSprite.cpp:35 -1
     (nil))

(insn 57 56 58 (parallel [
            (set (reg:DI 97)
                (fix:DI (reg:SF 95 [ D.45925 ])))
            (clobber (reg:CC 17 flags))
        ]) src/miner/TEST/TileSprite.cpp:35 -1
     (nil))

(insn 58 57 59 (set (reg:SI 96 [ D.45921 ])
        (subreg:SI (reg:DI 97) 0)) src/miner/TEST/TileSprite.cpp:35 -1
     (nil))

(insn 59 58 60 (set (mem:SI (reg/f:SI 56 virtual-outgoing-args) [0 S4 A32])
        (reg:SI 96 [ D.45921 ])) src/miner/TEST/TileSprite.cpp:35 -1
     (nil))

(insn 60 59 61 (set (reg:SI 2 cx)
        (reg/f:SI 69 [ D.45926 ])) src/miner/TEST/TileSprite.cpp:35 -1
     (nil))

(call_insn 61 60 62 (parallel [
            (call (mem:QI (reg/f:SI 61 [ D.45923 ]) [0 *OBJ_TYPE_REF(_7;_16->3) S1 A8])
                (const_int 4 [0x4]))
            (set (reg/f:SI 7 sp)
                (plus:SI (reg/f:SI 7 sp)
                    (const_int 4 [0x4])))
        ]) src/miner/TEST/TileSprite.cpp:35 -1
     (expr_list:REG_ARGS_SIZE (const_int -4 [0xfffffffffffffffc])
        (nil))
    (expr_list:REG_BR_PRED (use (reg:SI 2 cx))
        (expr_list:REG_BR_PRED (use (mem:SI (reg/f:SI 56 virtual-outgoing-args) [0 S4 A32]))
            (nil))))

(insn 62 61 0 (parallel [
            (set (reg/f:SI 7 sp)
                (plus:SI (reg/f:SI 7 sp)
                    (const_int -4 [0xfffffffffffffffc])))
            (clobber (reg:CC 17 flags))
        ]) src/miner/TEST/TileSprite.cpp:35 -1
     (expr_list:REG_ARGS_SIZE (const_int 0 [0])
        (nil)))

;; _19 = MEM[(int (*__vtbl_ptr_type) () *)_18 + 20B];

(insn 63 62 64 (set (reg/f:SI 98)
        (mem/f:SI (reg/f:SI 83 [ this ]) [6 this_5(D)->D.43750.D.43707._vptr.Decoration+0 S4 A32])) src/miner/TEST/TileSprite.cpp:36 -1
     (nil))

(insn 64 63 0 (set (reg/f:SI 71 [ D.45923 ])
        (mem/f:SI (plus:SI (reg/f:SI 98)
                (const_int 20 [0x14])) [6 MEM[(int (*__vtbl_ptr_type) () *)_18 + 20B]+0 S4 A32])) src/miner/TEST/TileSprite.cpp:36 -1
     (nil))

;; _20 = this_5(D)->m_tile;

(insn 65 64 0 (set (reg/f:SI 72 [ D.45924 ])
        (mem/f:SI (plus:SI (reg/f:SI 83 [ this ])
                (const_int 24 [0x18])) [6 this_5(D)->m_tile+0 S4 A32])) src/miner/TEST/TileSprite.cpp:36 -1
     (nil))

;; _24 = OBJ_TYPE_REF(_22;_20->8) (_20);

(insn 66 65 67 (set (reg/f:SI 99)
        (mem/f:SI (reg/f:SI 72 [ D.45924 ]) [6 _20->_vptr.Entity+0 S4 A32])) src/miner/TEST/TileSprite.cpp:36 -1
     (nil))

(insn 67 66 68 (set (reg/f:SI 100)
        (mem/f:SI (plus:SI (reg/f:SI 99)
                (const_int 32 [0x20])) [6 MEM[(int (*__vtbl_ptr_type) () *)_21 + 32B]+0 S4 A32])) src/miner/TEST/TileSprite.cpp:36 -1
     (nil))

(insn 68 67 69 (set (reg:SI 2 cx)
        (reg/f:SI 72 [ D.45924 ])) src/miner/TEST/TileSprite.cpp:36 -1
     (nil))

(call_insn 69 68 70 (set (reg:SF 8 st)
        (call (mem:QI (reg/f:SI 100) [0 *OBJ_TYPE_REF(_22;_20->8) S1 A8])
            (const_int 0 [0]))) src/miner/TEST/TileSprite.cpp:36 -1
     (nil)
    (expr_list:REG_BR_PRED (use (reg:SI 2 cx))
        (nil)))

(insn 70 69 0 (set (reg:SF 75 [ D.45925 ])
        (reg:SF 8 st)) src/miner/TEST/TileSprite.cpp:36 -1
     (nil))

;; OBJ_TYPE_REF(_19;_16->5) (_16, _26);

(insn 71 70 72 (set (reg:SF 101 [ D.45925 ])
        (mult:SF (reg:SF 66 [ D.45925 ])
            (reg:SF 75 [ D.45925 ]))) src/miner/TEST/TileSprite.cpp:36 -1
     (nil))

(insn 72 71 73 (parallel [
            (set (reg:DI 103)
                (fix:DI (reg:SF 101 [ D.45925 ])))
            (clobber (reg:CC 17 flags))
        ]) src/miner/TEST/TileSprite.cpp:36 -1
     (nil))

(insn 73 72 74 (set (reg:SI 102 [ D.45921 ])
        (subreg:SI (reg:DI 103) 0)) src/miner/TEST/TileSprite.cpp:36 -1
     (nil))

(insn 74 73 75 (set (mem:SI (reg/f:SI 56 virtual-outgoing-args) [0 S4 A32])
        (reg:SI 102 [ D.45921 ])) src/miner/TEST/TileSprite.cpp:36 -1
     (nil))

(insn 75 74 76 (set (reg:SI 2 cx)
        (reg/f:SI 69 [ D.45926 ])) src/miner/TEST/TileSprite.cpp:36 -1
     (nil))

(call_insn 76 75 77 (parallel [
            (call (mem:QI (reg/f:SI 71 [ D.45923 ]) [0 *OBJ_TYPE_REF(_19;_16->5) S1 A8])
                (const_int 4 [0x4]))
            (set (reg/f:SI 7 sp)
                (plus:SI (reg/f:SI 7 sp)
                    (const_int 4 [0x4])))
        ]) src/miner/TEST/TileSprite.cpp:36 -1
     (expr_list:REG_ARGS_SIZE (const_int -4 [0xfffffffffffffffc])
        (nil))
    (expr_list:REG_BR_PRED (use (reg:SI 2 cx))
        (expr_list:REG_BR_PRED (use (mem:SI (reg/f:SI 56 virtual-outgoing-args) [0 S4 A32]))
            (nil))))

(insn 77 76 0 (parallel [
            (set (reg/f:SI 7 sp)
                (plus:SI (reg/f:SI 7 sp)
                    (const_int -4 [0xfffffffffffffffc])))
            (clobber (reg:CC 17 flags))
        ]) src/miner/TEST/TileSprite.cpp:36 -1
     (expr_list:REG_ARGS_SIZE (const_int 0 [0])
        (nil)))

;; core::Sprite::draw (_16); [tail call]

(insn 78 77 79 9 (set (reg:SI 2 cx)
        (reg/f:SI 69 [ D.45926 ])) src/miner/TEST/TileSprite.cpp:38 -1
     (nil))

(call_insn/j 79 78 80 9 (call (mem:QI (symbol_ref:SI ("_ZN4core6Sprite4drawEv") [flags 0x43]  <function_decl 04bf8d80 draw>) [0 draw S1 A8])
        (const_int 0 [0])) src/miner/TEST/TileSprite.cpp:38 -1
     (nil)
    (expr_list:REG_BR_PRED (use (reg:SI 2 cx))
        (nil)))

(barrier 80 79 0)

;; Generating RTL for gimple basic block 10

;; <L0>:

(code_label 81 80 82 17 "" [0 uses])

(note 82 81 0 NOTE_INSN_BASIC_BLOCK)

;; __cxa_guard_abort (&_ZGVZN4core9SingletonINS_13DisplayConfigEE8instanceEvE5m_ptr);

(insn 83 82 84 (set (mem:SI (reg/f:SI 56 virtual-outgoing-args) [0 S4 A32])
        (symbol_ref:SI ("_ZGVZN4core9SingletonINS_13DisplayConfigEE8instanceEvE5m_ptr") [flags 0x2]  <var_decl 04c8f4e0 _ZGVZN4core9SingletonINS_13DisplayConfigEE8instanceEvE5m_ptr>)) src/core/Singleton.h:22 -1
     (nil))

(call_insn 84 83 0 (call (mem:QI (symbol_ref:SI ("__cxa_guard_abort") [flags 0x43]  <function_decl 04c83780 __cxa_guard_abort>) [0 __cxa_guard_abort S1 A8])
        (const_int 4 [0x4])) src/core/Singleton.h:22 -1
     (expr_list:REG_EH_REGION (const_int 0 [0])
        (nil))
    (expr_list:REG_BR_PRED (use (mem/f:SI (reg/f:SI 56 virtual-outgoing-args) [0 S4 A32]))
        (nil)))

;; _50 = __builtin_eh_pointer (1);

(insn 85 84 0 (set (reg/f:SI 82 [ D.45920 ])
        (reg:SI 86)) -1
     (nil))

;; __builtin_unwind_resume (_50);

(insn 86 85 87 (set (mem:SI (reg/f:SI 56 virtual-outgoing-args) [0 S4 A32])
        (reg/f:SI 82 [ D.45920 ])) -1
     (nil))

(call_insn 87 86 88 (call (mem:QI (symbol_ref:SI ("_Unwind_Resume") [flags 0x43]  <function_decl 032f2180 __builtin_unwind_resume>) [0 __builtin_unwind_resume S1 A8])
        (const_int 4 [0x4])) -1
     (expr_list:REG_NORETURN (const_int 0 [0])
        (nil))
    (expr_list:REG_BR_PRED (use (mem/f:SI (reg/f:SI 56 virtual-outgoing-args) [0 S4 A32]))
        (nil)))

(barrier 88 87 0)
deleting block 12


try_optimize_cfg iteration 1

Merging block 3 into block 2...
Merged blocks 2 and 3.
Merged 2 and 3 without moving.
Edge 2->11 redirected to 12
Edge 4->11 redirected to 12
Merging block 7 into block 6...
Merged blocks 6 and 7.
Merged 6 and 7 without moving.
Merging block 10 into block 9...
Merged blocks 9 and 10.
Merged 9 and 10 without moving.
deleting block 11


try_optimize_cfg iteration 2



;;
;; Full RTL generated for this function:
;;
(note 1 0 4 NOTE_INSN_DELETED)
;; basic block 2, loop depth 0, count 0, freq 10000, maybe hot
;;  prev block 0, next block 4, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       ENTRY [100.0%]  (FALLTHRU)
(note 4 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 4 3 2 (set (reg/f:SI 83 [ this ])
        (reg:SI 2 cx [ this ])) src/miner/TEST/TileSprite.cpp:33 -1
     (nil))
(note 3 2 6 2 NOTE_INSN_FUNCTION_BEG)
(insn 6 3 7 2 (set (reg/f:SI 84)
        (symbol_ref:SI ("_ZGVZN4core9SingletonINS_13DisplayConfigEE8instanceEvE5m_ptr") [flags 0x2]  <var_decl 04c8f4e0 _ZGVZN4core9SingletonINS_13DisplayConfigEE8instanceEvE5m_ptr>)) src/core/Singleton.h:22 -1
     (nil))
(insn 7 6 8 2 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:QI (reg/f:SI 84) [0 MEM[(char *)&_ZGVZN4core9SingletonINS_13DisplayConfigEE8instanceEvE5m_ptr]+0 S1 A64])
            (const_int 0 [0]))) src/core/Singleton.h:22 -1
     (nil))
(jump_insn 8 7 9 2 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:SI 41)
            (pc))) src/core/Singleton.h:22 503 {*jcc_1}
     (expr_list:REG_BR_PROB (const_int 6102 [0x17d6])
        (nil))
 -> 41)
;;  succ:       4 [39.0%]  (FALLTHRU)
;;              12 [61.0%] 

;; basic block 4, loop depth 0, count 0, freq 3898, maybe hot
;;  prev block 2, next block 5, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       2 [39.0%]  (FALLTHRU)
(note 9 8 10 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 10 9 11 4 (set (mem:SI (reg/f:SI 56 virtual-outgoing-args) [0 S4 A32])
        (symbol_ref:SI ("_ZGVZN4core9SingletonINS_13DisplayConfigEE8instanceEvE5m_ptr") [flags 0x2]  <var_decl 04c8f4e0 _ZGVZN4core9SingletonINS_13DisplayConfigEE8instanceEvE5m_ptr>)) src/core/Singleton.h:22 -1
     (nil))
(call_insn 11 10 12 4 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:SI ("__cxa_guard_acquire") [flags 0x43]  <function_decl 04c83680 __cxa_guard_acquire>) [0 __cxa_guard_acquire S1 A8])
            (const_int 4 [0x4]))) src/core/Singleton.h:22 -1
     (expr_list:REG_EH_REGION (const_int 0 [0])
        (nil))
    (expr_list:REG_BR_PRED (use (mem/f:SI (reg/f:SI 56 virtual-outgoing-args) [0 S4 A32]))
        (nil)))
(insn 12 11 13 4 (set (reg:SI 79 [ D.45928 ])
        (reg:SI 0 ax)) src/core/Singleton.h:22 -1
     (nil))
(insn 13 12 14 4 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 79 [ D.45928 ])
            (const_int 0 [0]))) src/core/Singleton.h:22 -1
     (nil))
(jump_insn 14 13 15 4 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:SI 41)
            (pc))) src/core/Singleton.h:22 503 {*jcc_1}
     (expr_list:REG_BR_PROB (const_int 6102 [0x17d6])
        (nil))
 -> 41)
;;  succ:       5 [39.0%]  (FALLTHRU)
;;              12 [61.0%] 

;; basic block 5, loop depth 0, count 0, freq 1519, maybe hot
;;  prev block 4, next block 6, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       4 [39.0%]  (FALLTHRU)
(note 15 14 16 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 16 15 17 5 (set (mem:SI (reg/f:SI 56 virtual-outgoing-args) [0 S4 A32])
        (const_int 44 [0x2c])) src/core/GameConfig.h:56 -1
     (nil))
(call_insn 17 16 91 5 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:SI ("_Znwj") [flags 0x43]  <function_decl 032f2780 operator new>) [0 operator new S1 A8])
            (const_int 4 [0x4]))) src/core/GameConfig.h:56 -1
     (expr_list:REG_EH_REGION (const_int 1 [0x1])
        (nil))
    (expr_list:REG_BR_PRED (use (mem:SI (reg/f:SI 56 virtual-outgoing-args) [0 S4 A32]))
        (nil)))
;;  succ:       13 (ABNORMAL,ABNORMAL_CALL,EH)
;;              6 [100.0%]  (FALLTHRU)

;; basic block 6, loop depth 0, count 0, freq 1519, maybe hot
;;  prev block 5, next block 8, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       5 [100.0%]  (FALLTHRU)
(note 91 17 18 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(insn 18 91 20 6 (set (reg/f:SI 81 [ D.45930 ])
        (reg:SI 0 ax)) src/core/GameConfig.h:56 -1
     (nil))
(insn 20 18 21 6 (set (reg:SI 2 cx)
        (reg/f:SI 81 [ D.45930 ])) -1
     (nil))
(call_insn 21 20 22 6 (call (mem:QI (symbol_ref:SI ("_ZN4core13DisplayConfigC1Ev") [flags 0x43]  <function_decl 04c19c80 __comp_ctor >) [0 __comp_ctor  S1 A8])
        (const_int 0 [0])) -1
     (expr_list:REG_EH_REGION (const_int 2 [0x2])
        (nil))
    (expr_list:REG_BR_PRED (use (reg:SI 2 cx))
        (nil)))
;;  succ:       8 [100.0%]  (FALLTHRU)
;;              9 (ABNORMAL,ABNORMAL_CALL,EH)

;; basic block 8, loop depth 0, count 0, freq 1519, maybe hot
;;  prev block 6, next block 9, flags: (NEW, REACHABLE, RTL)
;;  pred:       6 [100.0%]  (FALLTHRU)
(note 22 21 23 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(insn 23 22 24 8 (set (reg/f:SI 85)
        (symbol_ref:SI ("_ZZN4core9SingletonINS_13DisplayConfigEE8instanceEvE5m_ptr") [flags 0x2]  <var_decl 04c852a0 m_ptr>)) c:\mingw\lib\gcc\mingw32\4.8.1\include\c++\backward\auto_ptr.h:103 -1
     (nil))
(insn 24 23 25 8 (set (mem/f/c:SI (reg/f:SI 85) [6 m_ptr._M_ptr+0 S4 A32])
        (reg/f:SI 81 [ D.45930 ])) c:\mingw\lib\gcc\mingw32\4.8.1\include\c++\backward\auto_ptr.h:103 -1
     (nil))
(insn 25 24 26 8 (set (mem:SI (reg/f:SI 56 virtual-outgoing-args) [0 S4 A32])
        (symbol_ref:SI ("_ZGVZN4core9SingletonINS_13DisplayConfigEE8instanceEvE5m_ptr") [flags 0x2]  <var_decl 04c8f4e0 _ZGVZN4core9SingletonINS_13DisplayConfigEE8instanceEvE5m_ptr>)) src/core/Singleton.h:22 -1
     (nil))
(call_insn 26 25 27 8 (call (mem:QI (symbol_ref:SI ("__cxa_guard_release") [flags 0x43]  <function_decl 04c83700 __cxa_guard_release>) [0 __cxa_guard_release S1 A8])
        (const_int 4 [0x4])) src/core/Singleton.h:22 -1
     (expr_list:REG_EH_REGION (const_int 0 [0])
        (nil))
    (expr_list:REG_BR_PRED (use (mem/f:SI (reg/f:SI 56 virtual-outgoing-args) [0 S4 A32]))
        (nil)))
(insn 27 26 28 8 (set (mem:SI (reg/f:SI 56 virtual-outgoing-args) [0 S4 A32])
        (symbol_ref:SI ("__tcf_1") [flags 0x3]  <function_decl 04c8b980 __tcf_1>)) src/core/Singleton.h:22 -1
     (nil))
(call_insn 28 27 29 8 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:SI ("atexit") [flags 0x43]  <function_decl 04c83880 atexit>) [0 atexit S1 A8])
            (const_int 4 [0x4]))) src/core/Singleton.h:22 -1
     (expr_list:REG_EH_REGION (const_int 0 [0])
        (nil))
    (expr_list:REG_BR_PRED (use (mem/f:SI (reg/f:SI 56 virtual-outgoing-args) [0 S4 A32]))
        (nil)))
(jump_insn 29 28 30 8 (set (pc)
        (label_ref 41)) src/core/Singleton.h:22 -1
     (nil)
 -> 41)
;;  succ:       12 [100.0%] 

(barrier 30 29 96)
;; basic block 9, loop depth 0, count 0, freq 0
;;  prev block 8, next block 12, flags: (NEW, REACHABLE, RTL)
;;  pred:       6 (ABNORMAL,ABNORMAL_CALL,EH)
(code_label/s 96 30 99 9 19 "" [1 uses])
(note 99 96 97 9 [bb 9] NOTE_INSN_BASIC_BLOCK)
(insn 97 99 98 9 (set (reg:SI 87)
        (reg:SI 0 ax)) -1
     (nil))
(insn 98 97 33 9 (set (reg:SI 89)
        (reg:SI 1 dx)) -1
     (nil))
(insn 33 98 34 9 (set (mem:SI (reg/f:SI 56 virtual-outgoing-args) [0 S4 A32])
        (reg/f:SI 81 [ D.45930 ])) src/core/GameConfig.h:56 -1
     (nil))
(call_insn 34 33 35 9 (call (mem:QI (symbol_ref:SI ("_ZdlPv") [flags 0x43]  <function_decl 032f2880 operator delete>) [0 operator delete S1 A8])
        (const_int 4 [0x4])) src/core/GameConfig.h:56 -1
     (expr_list:REG_EH_REGION (const_int 0 [0])
        (nil))
    (expr_list:REG_BR_PRED (use (mem/f:SI (reg/f:SI 56 virtual-outgoing-args) [0 S4 A32]))
        (nil)))
(insn 35 34 36 9 (set (reg:SI 86)
        (reg:SI 87)) -1
     (nil))
(insn 36 35 37 9 (set (reg:SI 88)
        (reg:SI 89)) -1
     (nil))
(jump_insn 37 36 38 9 (set (pc)
        (label_ref 81)) -1
     (nil)
 -> 81)
;;  succ:       14 [100.0%] 

(barrier 38 37 41)
;; basic block 12, loop depth 0, count 0, freq 10000, maybe hot
;;  prev block 9, next block 13, flags: (NEW, REACHABLE, RTL)
;;  pred:       4 [61.0%] 
;;              8 [100.0%] 
;;              2 [61.0%] 
(code_label 41 38 42 12 15 "" [3 uses])
(note 42 41 43 12 [bb 12] NOTE_INSN_BASIC_BLOCK)
(insn 43 42 44 12 (set (reg/f:SI 90)
        (mem/f/c:SI (symbol_ref:SI ("_ZZN4core9SingletonINS_13DisplayConfigEE8instanceEvE5m_ptr") [flags 0x2]  <var_decl 04c852a0 m_ptr>) [6 m_ptr._M_ptr+0 S4 A32])) src/miner/TEST/TileSprite.cpp:34 -1
     (nil))
(insn 44 43 45 12 (set (reg:SI 59 [ D.45921 ])
        (mem:SI (reg/f:SI 90) [20 MEM[(const struct DisplayConfig *)_32]+0 S4 A32])) src/miner/TEST/TileSprite.cpp:34 -1
     (nil))
(insn 45 44 46 12 (set (reg/f:SI 91)
        (mem/f:SI (reg/f:SI 83 [ this ]) [6 this_5(D)->D.43750.D.43707._vptr.Decoration+0 S4 A32])) src/miner/TEST/TileSprite.cpp:35 -1
     (nil))
(insn 46 45 47 12 (set (reg/f:SI 61 [ D.45923 ])
        (mem/f:SI (plus:SI (reg/f:SI 91)
                (const_int 12 [0xc])) [6 MEM[(int (*__vtbl_ptr_type) () *)_6 + 12B]+0 S4 A32])) src/miner/TEST/TileSprite.cpp:35 -1
     (nil))
(insn 47 46 48 12 (set (reg/f:SI 62 [ D.45924 ])
        (mem/f:SI (plus:SI (reg/f:SI 83 [ this ])
                (const_int 24 [0x18])) [6 this_5(D)->m_tile+0 S4 A32])) src/miner/TEST/TileSprite.cpp:35 -1
     (nil))
(insn 48 47 49 12 (set (reg/f:SI 92)
        (mem/f:SI (reg/f:SI 62 [ D.45924 ]) [6 _8->_vptr.Entity+0 S4 A32])) src/miner/TEST/TileSprite.cpp:35 -1
     (nil))
(insn 49 48 50 12 (set (reg/f:SI 93)
        (mem/f:SI (plus:SI (reg/f:SI 92)
                (const_int 24 [0x18])) [6 MEM[(int (*__vtbl_ptr_type) () *)_9 + 24B]+0 S4 A32])) src/miner/TEST/TileSprite.cpp:35 -1
     (nil))
(insn 50 49 51 12 (set (reg:SI 2 cx)
        (reg/f:SI 62 [ D.45924 ])) src/miner/TEST/TileSprite.cpp:35 -1
     (nil))
(call_insn 51 50 52 12 (set (reg:SF 8 st)
        (call (mem:QI (reg/f:SI 93) [0 *OBJ_TYPE_REF(_10;_8->6) S1 A8])
            (const_int 0 [0]))) src/miner/TEST/TileSprite.cpp:35 -1
     (nil)
    (expr_list:REG_BR_PRED (use (reg:SI 2 cx))
        (nil)))
(insn 52 51 53 12 (set (reg:SF 65 [ D.45925 ])
        (reg:SF 8 st)) src/miner/TEST/TileSprite.cpp:35 -1
     (nil))
(insn 53 52 54 12 (set (reg:DI 94)
        (zero_extend:DI (reg:SI 59 [ D.45921 ]))) src/miner/TEST/TileSprite.cpp:35 -1
     (nil))
(insn 54 53 55 12 (set (reg:SF 66 [ D.45925 ])
        (float:SF (reg:DI 94))) src/miner/TEST/TileSprite.cpp:35 -1
     (nil))
(insn 55 54 56 12 (set (reg/f:SI 69 [ D.45926 ])
        (reg/f:SI 83 [ this ])) src/miner/TEST/TileSprite.cpp:35 -1
     (nil))
(insn 56 55 57 12 (set (reg:SF 95 [ D.45925 ])
        (mult:SF (reg:SF 65 [ D.45925 ])
            (reg:SF 66 [ D.45925 ]))) src/miner/TEST/TileSprite.cpp:35 -1
     (nil))
(insn 57 56 58 12 (parallel [
            (set (reg:DI 97)
                (fix:DI (reg:SF 95 [ D.45925 ])))
            (clobber (reg:CC 17 flags))
        ]) src/miner/TEST/TileSprite.cpp:35 -1
     (nil))
(insn 58 57 59 12 (set (reg:SI 96 [ D.45921 ])
        (subreg:SI (reg:DI 97) 0)) src/miner/TEST/TileSprite.cpp:35 -1
     (nil))
(insn 59 58 60 12 (set (mem:SI (reg/f:SI 56 virtual-outgoing-args) [0 S4 A32])
        (reg:SI 96 [ D.45921 ])) src/miner/TEST/TileSprite.cpp:35 -1
     (nil))
(insn 60 59 61 12 (set (reg:SI 2 cx)
        (reg/f:SI 69 [ D.45926 ])) src/miner/TEST/TileSprite.cpp:35 -1
     (nil))
(call_insn 61 60 62 12 (parallel [
            (call (mem:QI (reg/f:SI 61 [ D.45923 ]) [0 *OBJ_TYPE_REF(_7;_16->3) S1 A8])
                (const_int 4 [0x4]))
            (set (reg/f:SI 7 sp)
                (plus:SI (reg/f:SI 7 sp)
                    (const_int 4 [0x4])))
        ]) src/miner/TEST/TileSprite.cpp:35 -1
     (expr_list:REG_ARGS_SIZE (const_int -4 [0xfffffffffffffffc])
        (nil))
    (expr_list:REG_BR_PRED (use (reg:SI 2 cx))
        (expr_list:REG_BR_PRED (use (mem:SI (reg/f:SI 56 virtual-outgoing-args) [0 S4 A32]))
            (nil))))
(insn 62 61 63 12 (parallel [
            (set (reg/f:SI 7 sp)
                (plus:SI (reg/f:SI 7 sp)
                    (const_int -4 [0xfffffffffffffffc])))
            (clobber (reg:CC 17 flags))
        ]) src/miner/TEST/TileSprite.cpp:35 -1
     (expr_list:REG_ARGS_SIZE (const_int 0 [0])
        (nil)))
(insn 63 62 64 12 (set (reg/f:SI 98)
        (mem/f:SI (reg/f:SI 83 [ this ]) [6 this_5(D)->D.43750.D.43707._vptr.Decoration+0 S4 A32])) src/miner/TEST/TileSprite.cpp:36 -1
     (nil))
(insn 64 63 65 12 (set (reg/f:SI 71 [ D.45923 ])
        (mem/f:SI (plus:SI (reg/f:SI 98)
                (const_int 20 [0x14])) [6 MEM[(int (*__vtbl_ptr_type) () *)_18 + 20B]+0 S4 A32])) src/miner/TEST/TileSprite.cpp:36 -1
     (nil))
(insn 65 64 66 12 (set (reg/f:SI 72 [ D.45924 ])
        (mem/f:SI (plus:SI (reg/f:SI 83 [ this ])
                (const_int 24 [0x18])) [6 this_5(D)->m_tile+0 S4 A32])) src/miner/TEST/TileSprite.cpp:36 -1
     (nil))
(insn 66 65 67 12 (set (reg/f:SI 99)
        (mem/f:SI (reg/f:SI 72 [ D.45924 ]) [6 _20->_vptr.Entity+0 S4 A32])) src/miner/TEST/TileSprite.cpp:36 -1
     (nil))
(insn 67 66 68 12 (set (reg/f:SI 100)
        (mem/f:SI (plus:SI (reg/f:SI 99)
                (const_int 32 [0x20])) [6 MEM[(int (*__vtbl_ptr_type) () *)_21 + 32B]+0 S4 A32])) src/miner/TEST/TileSprite.cpp:36 -1
     (nil))
(insn 68 67 69 12 (set (reg:SI 2 cx)
        (reg/f:SI 72 [ D.45924 ])) src/miner/TEST/TileSprite.cpp:36 -1
     (nil))
(call_insn 69 68 70 12 (set (reg:SF 8 st)
        (call (mem:QI (reg/f:SI 100) [0 *OBJ_TYPE_REF(_22;_20->8) S1 A8])
            (const_int 0 [0]))) src/miner/TEST/TileSprite.cpp:36 -1
     (nil)
    (expr_list:REG_BR_PRED (use (reg:SI 2 cx))
        (nil)))
(insn 70 69 71 12 (set (reg:SF 75 [ D.45925 ])
        (reg:SF 8 st)) src/miner/TEST/TileSprite.cpp:36 -1
     (nil))
(insn 71 70 72 12 (set (reg:SF 101 [ D.45925 ])
        (mult:SF (reg:SF 66 [ D.45925 ])
            (reg:SF 75 [ D.45925 ]))) src/miner/TEST/TileSprite.cpp:36 -1
     (nil))
(insn 72 71 73 12 (parallel [
            (set (reg:DI 103)
                (fix:DI (reg:SF 101 [ D.45925 ])))
            (clobber (reg:CC 17 flags))
        ]) src/miner/TEST/TileSprite.cpp:36 -1
     (nil))
(insn 73 72 74 12 (set (reg:SI 102 [ D.45921 ])
        (subreg:SI (reg:DI 103) 0)) src/miner/TEST/TileSprite.cpp:36 -1
     (nil))
(insn 74 73 75 12 (set (mem:SI (reg/f:SI 56 virtual-outgoing-args) [0 S4 A32])
        (reg:SI 102 [ D.45921 ])) src/miner/TEST/TileSprite.cpp:36 -1
     (nil))
(insn 75 74 76 12 (set (reg:SI 2 cx)
        (reg/f:SI 69 [ D.45926 ])) src/miner/TEST/TileSprite.cpp:36 -1
     (nil))
(call_insn 76 75 77 12 (parallel [
            (call (mem:QI (reg/f:SI 71 [ D.45923 ]) [0 *OBJ_TYPE_REF(_19;_16->5) S1 A8])
                (const_int 4 [0x4]))
            (set (reg/f:SI 7 sp)
                (plus:SI (reg/f:SI 7 sp)
                    (const_int 4 [0x4])))
        ]) src/miner/TEST/TileSprite.cpp:36 -1
     (expr_list:REG_ARGS_SIZE (const_int -4 [0xfffffffffffffffc])
        (nil))
    (expr_list:REG_BR_PRED (use (reg:SI 2 cx))
        (expr_list:REG_BR_PRED (use (mem:SI (reg/f:SI 56 virtual-outgoing-args) [0 S4 A32]))
            (nil))))
(insn 77 76 78 12 (parallel [
            (set (reg/f:SI 7 sp)
                (plus:SI (reg/f:SI 7 sp)
                    (const_int -4 [0xfffffffffffffffc])))
            (clobber (reg:CC 17 flags))
        ]) src/miner/TEST/TileSprite.cpp:36 -1
     (expr_list:REG_ARGS_SIZE (const_int 0 [0])
        (nil)))
(insn 78 77 79 12 (set (reg:SI 2 cx)
        (reg/f:SI 69 [ D.45926 ])) src/miner/TEST/TileSprite.cpp:38 -1
     (nil))
(call_insn/j 79 78 80 12 (call (mem:QI (symbol_ref:SI ("_ZN4core6Sprite4drawEv") [flags 0x43]  <function_decl 04bf8d80 draw>) [0 draw S1 A8])
        (const_int 0 [0])) src/miner/TEST/TileSprite.cpp:38 -1
     (nil)
    (expr_list:REG_BR_PRED (use (reg:SI 2 cx))
        (nil)))
;;  succ:       EXIT [100.0%]  (ABNORMAL,SIBCALL)

(barrier 80 79 92)
;; basic block 13, loop depth 0, count 0, freq 0
;;  prev block 12, next block 14, flags: (NEW, REACHABLE, RTL)
;;  pred:       5 (ABNORMAL,ABNORMAL_CALL,EH)
(code_label/s 92 80 95 13 18 "" [1 uses])
(note 95 92 93 13 [bb 13] NOTE_INSN_BASIC_BLOCK)
(insn 93 95 94 13 (set (reg:SI 86)
        (reg:SI 0 ax)) -1
     (nil))
(insn 94 93 81 13 (set (reg:SI 88)
        (reg:SI 1 dx)) -1
     (nil))
;;  succ:       14 [100.0%]  (FALLTHRU)

;; basic block 14, loop depth 0, count 0, freq 0
;;  prev block 13, next block 1, flags: (NEW, REACHABLE, RTL)
;;  pred:       9 [100.0%] 
;;              13 [100.0%]  (FALLTHRU)
(code_label 81 94 82 14 17 "" [1 uses])
(note 82 81 83 14 [bb 14] NOTE_INSN_BASIC_BLOCK)
(insn 83 82 84 14 (set (mem:SI (reg/f:SI 56 virtual-outgoing-args) [0 S4 A32])
        (symbol_ref:SI ("_ZGVZN4core9SingletonINS_13DisplayConfigEE8instanceEvE5m_ptr") [flags 0x2]  <var_decl 04c8f4e0 _ZGVZN4core9SingletonINS_13DisplayConfigEE8instanceEvE5m_ptr>)) src/core/Singleton.h:22 -1
     (nil))
(call_insn 84 83 85 14 (call (mem:QI (symbol_ref:SI ("__cxa_guard_abort") [flags 0x43]  <function_decl 04c83780 __cxa_guard_abort>) [0 __cxa_guard_abort S1 A8])
        (const_int 4 [0x4])) src/core/Singleton.h:22 -1
     (expr_list:REG_EH_REGION (const_int 0 [0])
        (nil))
    (expr_list:REG_BR_PRED (use (mem/f:SI (reg/f:SI 56 virtual-outgoing-args) [0 S4 A32]))
        (nil)))
(insn 85 84 86 14 (set (reg/f:SI 82 [ D.45920 ])
        (reg:SI 86)) -1
     (nil))
(insn 86 85 87 14 (set (mem:SI (reg/f:SI 56 virtual-outgoing-args) [0 S4 A32])
        (reg/f:SI 82 [ D.45920 ])) -1
     (nil))
(call_insn 87 86 88 14 (call (mem:QI (symbol_ref:SI ("_Unwind_Resume") [flags 0x43]  <function_decl 032f2180 __builtin_unwind_resume>) [0 __builtin_unwind_resume S1 A8])
        (const_int 4 [0x4])) -1
     (expr_list:REG_NORETURN (const_int 0 [0])
        (nil))
    (expr_list:REG_BR_PRED (use (mem/f:SI (reg/f:SI 56 virtual-outgoing-args) [0 S4 A32]))
        (nil)))
;;  succ:      

(barrier 88 87 0)

;; Function void __tcf_2() (__tcf_2, funcdef_no=2494, decl_uid=45228, cgraph_uid=489)

void __tcf_2() ()
{
;;   basic block 2, loop depth 0
;;    pred:       ENTRY
  std::ios_base::Init::~Init (&__ioinit); [tail call]
  return;
;;    succ:       EXIT

}



Partition map 


After Coalescing:

Partition map 


void __tcf_2() ()
{
;;   basic block 2, loop depth 0
;;    pred:       ENTRY
  std::ios_base::Init::~Init (&__ioinit); [tail call]
  return;
;;    succ:       EXIT

}



;; Generating RTL for gimple basic block 2

;; std::ios_base::Init::~Init (&__ioinit); [tail call]

(insn 5 4 6 2 (set (reg:SI 2 cx)
        (symbol_ref:SI ("_ZStL8__ioinit") [flags 0x2]  <var_decl 049fe900 __ioinit>)) c:\mingw\lib\gcc\mingw32\4.8.1\include\c++\iostream:74 -1
     (nil))

(call_insn/j 6 5 7 2 (call (mem:QI (symbol_ref:SI ("_ZNSt8ios_base4InitD1Ev") [flags 0x43]  <function_decl 046f7780 __comp_dtor >) [0 __comp_dtor  S1 A8])
        (const_int 0 [0])) c:\mingw\lib\gcc\mingw32\4.8.1\include\c++\iostream:74 -1
     (nil)
    (expr_list:REG_BR_PRED (use (reg:SI 2 cx))
        (nil)))

(barrier 7 6 0)
deleting block 4


try_optimize_cfg iteration 1

Merging block 3 into block 2...
Merged blocks 2 and 3.
Merged 2 and 3 without moving.


try_optimize_cfg iteration 2



;;
;; Full RTL generated for this function:
;;
(note 1 0 3 NOTE_INSN_DELETED)
;; basic block 2, loop depth 0, count 0, freq 10000, maybe hot
;;  prev block 0, next block 1, flags: (NEW, REACHABLE, RTL)
;;  pred:       ENTRY [100.0%]  (FALLTHRU)
(note 3 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 2 3 5 2 NOTE_INSN_FUNCTION_BEG)
(insn 5 2 6 2 (set (reg:SI 2 cx)
        (symbol_ref:SI ("_ZStL8__ioinit") [flags 0x2]  <var_decl 049fe900 __ioinit>)) c:\mingw\lib\gcc\mingw32\4.8.1\include\c++\iostream:74 -1
     (nil))
(call_insn/j 6 5 7 2 (call (mem:QI (symbol_ref:SI ("_ZNSt8ios_base4InitD1Ev") [flags 0x43]  <function_decl 046f7780 __comp_dtor >) [0 __comp_dtor  S1 A8])
        (const_int 0 [0])) c:\mingw\lib\gcc\mingw32\4.8.1\include\c++\iostream:74 -1
     (nil)
    (expr_list:REG_BR_PRED (use (reg:SI 2 cx))
        (nil)))
;;  succ:       EXIT [100.0%]  (ABNORMAL,SIBCALL)

(barrier 7 6 0)

;; Function _Atomic_word __gnu_cxx::_ZN9__gnu_cxxL27__exchange_and_add_dispatchEPii.constprop.25(_Atomic_word*) (_ZN9__gnu_cxxL27__exchange_and_add_dispatchEPii.constprop.25, funcdef_no=2520, decl_uid=45871, cgraph_uid=322) (unlikely executed)

_Atomic_word __gnu_cxx::_ZN9__gnu_cxxL27__exchange_and_add_dispatchEPii.constprop.25(_Atomic_word*) (_Atomic_word * __mem)
{
  _Atomic_word __result;
  int _1;
  unsigned int _4;
  _Atomic_word _5;
  int _7;
  _Atomic_word _8;

;;   basic block 2, loop depth 0
;;    pred:       ENTRY
  _1 = _CRT_MT;
  if (_1 != 0)
    goto <bb 3>;
  else
    goto <bb 4>;
;;    succ:       3
;;                4

;;   basic block 3, loop depth 0
;;    pred:       2
  _4 = __atomic_fetch_add_4 (__mem_3(D), 4294967295, 4); [tail call]
  _5 = (_Atomic_word) _4;
  goto <bb 5>;
;;    succ:       5

;;   basic block 4, loop depth 0
;;    pred:       2
  __result_6 = *__mem_3(D);
  _7 = __result_6 + -1;
  *__mem_3(D) = _7;
;;    succ:       5

;;   basic block 5, loop depth 0
;;    pred:       3
;;                4
  # _8 = PHI <_5(3), __result_6(4)>
  return _8;
;;    succ:       EXIT

}



Partition map 

Partition 1 (_1 - 1 )
Partition 3 (__mem_3(D) - 3 )
Partition 4 (_4 - 4 )
Partition 5 (_5 - 5 )
Partition 6 (__result_6 - 6 )
Partition 7 (_7 - 7 )
Partition 8 (_8 - 8 )


Partition map 

Partition 0 (__mem_3(D) - 3 )
Partition 1 (_5 - 5 )
Partition 2 (_8 - 8 )


Live on entry to BB2 : __mem_3(D)  

Live on entry to BB3 : __mem_3(D)  

Live on entry to BB4 : __mem_3(D)  

Live on entry to BB5 : 

Conflict graph:

After sorting:
Coalesce List:

Partition map 

Partition 0 (__mem_3(D) - 3 )
Partition 1 (_5 - 5 )
Partition 2 (_8 - 8 )

Coalesce list: (8)_8 & (5)_5 [map: 2, 1] : Success -> 2
After Coalescing:

Partition map 

Partition 0 (_1 - 1 )
Partition 1 (__mem_3(D) - 3 )
Partition 2 (_4 - 4 )
Partition 3 (__result_6 - 6 )
Partition 4 (_7 - 7 )
Partition 5 (_8 - 5 8 )


Replacing Expressions
_1 replace with --> _1 = _CRT_MT;

_7 replace with --> _7 = __result_6 + -1;


_Atomic_word __gnu_cxx::_ZN9__gnu_cxxL27__exchange_and_add_dispatchEPii.constprop.25(_Atomic_word*) (_Atomic_word * __mem)
{
  _Atomic_word __result;
  int _1;
  unsigned int _4;
  _Atomic_word _5;
  int _7;
  _Atomic_word _8;

;;   basic block 2, loop depth 0
;;    pred:       ENTRY
  _1 = _CRT_MT;
  if (_1 != 0)
    goto <bb 3>;
  else
    goto <bb 4>;
;;    succ:       3
;;                4

;;   basic block 3, loop depth 0
;;    pred:       2
  _4 = __atomic_fetch_add_4 (__mem_3(D), 4294967295, 4); [tail call]
  _5 = (_Atomic_word) _4;
  goto <bb 5>;
;;    succ:       5

;;   basic block 4, loop depth 0
;;    pred:       2
  __result_6 = *__mem_3(D);
  _7 = __result_6 + -1;
  *__mem_3(D) = _7;
;;    succ:       5

;;   basic block 5, loop depth 0
;;    pred:       3
;;                4
  # _8 = PHI <_5(3), __result_6(4)>
  return _8;
;;    succ:       EXIT

}


Inserting a partition copy on edge BB4->BB5 :PART.5 = PART.3

;; Generating RTL for gimple basic block 2

;; if (_1 != 0)

(insn 7 6 8 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (symbol_ref:SI ("_CRT_MT") [flags 0x42]  <var_decl 0428d480 _CRT_MT>) [14 _CRT_MT+0 S4 A32])
            (const_int 0 [0]))) c:\mingw\lib\gcc\mingw32\4.8.1\include\c++\ext\atomicity.h:79 -1
     (nil))

(jump_insn 8 7 0 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 0)
            (pc))) c:\mingw\lib\gcc\mingw32\4.8.1\include\c++\ext\atomicity.h:79 -1
     (expr_list:REG_BR_PROB (const_int 7929 [0x1ef9])
        (nil)))

;; Generating RTL for gimple basic block 3

;; _4 = __atomic_fetch_add_4 (__mem_3(D), 4294967295, 4); [tail call]

(insn 10 9 0 (parallel [
            (set (reg:SI 60 [ D.45936 ])
                (unspec_volatile:SI [
                        (mem/v:SI (reg/v/f:SI 65 [ __mem ]) [-1 S4 A32])
                        (const_int 4 [0x4])
                    ] UNSPECV_XCHG))
            (set (mem/v:SI (reg/v/f:SI 65 [ __mem ]) [-1 S4 A32])
                (plus:SI (mem/v:SI (reg/v/f:SI 65 [ __mem ]) [-1 S4 A32])
                    (const_int -1 [0xffffffffffffffff])))
            (clobber (reg:CC 17 flags))
        ]) c:\mingw\lib\gcc\mingw32\4.8.1\include\c++\ext\atomicity.h:47 -1
     (nil))

;; _5 = (_Atomic_word) _4;

(insn 11 10 0 (set (reg:SI 63 [ D.45937 ])
        (reg:SI 60 [ D.45936 ])) c:\mingw\lib\gcc\mingw32\4.8.1\include\c++\ext\atomicity.h:47 -1
     (nil))

;; Generating RTL for gimple basic block 4

;; 

(code_label 14 13 15 22 "" [0 uses])

(note 15 14 0 NOTE_INSN_BASIC_BLOCK)

;; __result_6 = *__mem_3(D);

(insn 16 15 0 (set (reg/v:SI 61 [ __result ])
        (mem:SI (reg/v/f:SI 65 [ __mem ]) [14 *__mem_3(D)+0 S4 A32])) c:\mingw\lib\gcc\mingw32\4.8.1\include\c++\ext\atomicity.h:65 -1
     (nil))

;; *__mem_3(D) = _7;

(insn 17 16 18 (parallel [
            (set (reg:SI 66)
                (plus:SI (reg/v:SI 61 [ __result ])
                    (const_int -1 [0xffffffffffffffff])))
            (clobber (reg:CC 17 flags))
        ]) c:\mingw\lib\gcc\mingw32\4.8.1\include\c++\ext\atomicity.h:66 -1
     (nil))

(insn 18 17 0 (set (mem:SI (reg/v/f:SI 65 [ __mem ]) [14 *__mem_3(D)+0 S4 A32])
        (reg:SI 66)) c:\mingw\lib\gcc\mingw32\4.8.1\include\c++\ext\atomicity.h:66 -1
     (expr_list:REG_EQUAL (plus:SI (reg/v:SI 61 [ __result ])
            (const_int -1 [0xffffffffffffffff]))
        (nil)))

;; Generating RTL for gimple basic block 5

;; 

(code_label 19 18 20 23 "" [0 uses])

(note 20 19 0 NOTE_INSN_BASIC_BLOCK)

;; return _8;

(insn 21 20 22 (set (reg:SI 64 [ <retval> ])
        (reg:SI 63 [ D.45937 ])) -1
     (nil))

(jump_insn 22 21 23 (set (pc)
        (label_ref 0)) -1
     (nil))

(barrier 23 22 0)
deleting block 7


try_optimize_cfg iteration 1

Merging block 3 into block 2...
Merged blocks 2 and 3.
Merged 2 and 3 without moving.
Merging block 7 into block 6...
Merged blocks 6 and 7.
Merged 6 and 7 without moving.


try_optimize_cfg iteration 2



;;
;; Full RTL generated for this function:
;;
(note 1 0 5 NOTE_INSN_DELETED)
;; basic block 2, loop depth 0, count 0, freq 10000, probably never executed
;;  prev block 0, next block 4, flags: (NEW, REACHABLE, RTL)
;;  pred:       ENTRY [100.0%]  (FALLTHRU)
(note 5 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 5 3 2 (set (reg/v/f:SI 65 [ __mem ])
        (reg:SI 0 ax [ __mem ])) c:\mingw\lib\gcc\mingw32\4.8.1\include\c++\ext\atomicity.h:76 -1
     (nil))
(note 3 2 7 2 NOTE_INSN_FUNCTION_BEG)
(insn 7 3 8 2 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (symbol_ref:SI ("_CRT_MT") [flags 0x42]  <var_decl 0428d480 _CRT_MT>) [14 _CRT_MT+0 S4 A32])
            (const_int 0 [0]))) c:\mingw\lib\gcc\mingw32\4.8.1\include\c++\ext\atomicity.h:79 -1
     (nil))
(jump_insn 8 7 9 2 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 14)
            (pc))) c:\mingw\lib\gcc\mingw32\4.8.1\include\c++\ext\atomicity.h:79 -1
     (expr_list:REG_BR_PROB (const_int 7929 [0x1ef9])
        (nil))
 -> 14)
;;  succ:       4 [20.7%]  (FALLTHRU)
;;              5 [79.3%] 

;; basic block 4, loop depth 0, count 0, freq 2071, probably never executed
;;  prev block 2, next block 5, flags: (NEW, REACHABLE, RTL)
;;  pred:       2 [20.7%]  (FALLTHRU)
(note 9 8 10 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 10 9 11 4 (parallel [
            (set (reg:SI 60 [ D.45936 ])
                (unspec_volatile:SI [
                        (mem/v:SI (reg/v/f:SI 65 [ __mem ]) [-1 S4 A32])
                        (const_int 4 [0x4])
                    ] UNSPECV_XCHG))
            (set (mem/v:SI (reg/v/f:SI 65 [ __mem ]) [-1 S4 A32])
                (plus:SI (mem/v:SI (reg/v/f:SI 65 [ __mem ]) [-1 S4 A32])
                    (const_int -1 [0xffffffffffffffff])))
            (clobber (reg:CC 17 flags))
        ]) c:\mingw\lib\gcc\mingw32\4.8.1\include\c++\ext\atomicity.h:47 -1
     (nil))
(insn 11 10 12 4 (set (reg:SI 63 [ D.45937 ])
        (reg:SI 60 [ D.45936 ])) c:\mingw\lib\gcc\mingw32\4.8.1\include\c++\ext\atomicity.h:47 -1
     (nil))
(jump_insn 12 11 13 4 (set (pc)
        (label_ref 19)) c:\mingw\lib\gcc\mingw32\4.8.1\include\c++\ext\atomicity.h:47 -1
     (nil)
 -> 19)
;;  succ:       6 [100.0%] 

(barrier 13 12 14)
;; basic block 5, loop depth 0, count 0, freq 7929, probably never executed
;;  prev block 4, next block 6, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       2 [79.3%] 
(code_label 14 13 15 5 22 "" [1 uses])
(note 15 14 16 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 16 15 17 5 (set (reg/v:SI 61 [ __result ])
        (mem:SI (reg/v/f:SI 65 [ __mem ]) [14 *__mem_3(D)+0 S4 A32])) c:\mingw\lib\gcc\mingw32\4.8.1\include\c++\ext\atomicity.h:65 -1
     (nil))
(insn 17 16 18 5 (parallel [
            (set (reg:SI 66)
                (plus:SI (reg/v:SI 61 [ __result ])
                    (const_int -1 [0xffffffffffffffff])))
            (clobber (reg:CC 17 flags))
        ]) c:\mingw\lib\gcc\mingw32\4.8.1\include\c++\ext\atomicity.h:66 -1
     (nil))
(insn 18 17 4 5 (set (mem:SI (reg/v/f:SI 65 [ __mem ]) [14 *__mem_3(D)+0 S4 A32])
        (reg:SI 66)) c:\mingw\lib\gcc\mingw32\4.8.1\include\c++\ext\atomicity.h:66 -1
     (expr_list:REG_EQUAL (plus:SI (reg/v:SI 61 [ __result ])
            (const_int -1 [0xffffffffffffffff]))
        (nil)))
(insn 4 18 19 5 (set (reg:SI 63 [ D.45937 ])
        (reg/v:SI 61 [ __result ])) c:\mingw\lib\gcc\mingw32\4.8.1\include\c++\ext\atomicity.h:82 -1
     (nil))
;;  succ:       6 [100.0%]  (FALLTHRU)

;; basic block 6, loop depth 0, count 0, freq 10000, probably never executed
;;  prev block 5, next block 1, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       4 [100.0%] 
;;              5 [100.0%]  (FALLTHRU)
(code_label 19 4 20 6 23 "" [1 uses])
(note 20 19 21 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(insn 21 20 25 6 (set (reg:SI 64 [ <retval> ])
        (reg:SI 63 [ D.45937 ])) -1
     (nil))
(insn 25 21 28 6 (set (reg/i:SI 0 ax)
        (reg:SI 64 [ <retval> ])) c:\mingw\lib\gcc\mingw32\4.8.1\include\c++\ext\atomicity.h:86 -1
     (nil))
(insn 28 25 0 6 (use (reg/i:SI 0 ax)) c:\mingw\lib\gcc\mingw32\4.8.1\include\c++\ext\atomicity.h:86 -1
     (nil))
;;  succ:       EXIT [100.0%]  (FALLTHRU)


;; Function virtual miner::TileSprite::~TileSprite() (_ZN5miner10TileSpriteD1Ev, funcdef_no=2341, decl_uid=43744, cgraph_uid=341)

virtual miner::TileSprite::~TileSprite() (struct TileSprite * const this)
{
  struct allocator_type D.45742;
  char * _5;
  struct _Rep * _6;
  _Atomic_word * _14;
  int _15;

;;   basic block 2, loop depth 0
;;    pred:       ENTRY
  this_2(D)->D.43750.D.43707._vptr.Decoration = &MEM[(void *)&_ZTVN5miner10TileSpriteE + 8B];
  MEM[(struct Sprite *)this_2(D)].D.43707._vptr.Decoration = &MEM[(void *)&_ZTVN4core6SpriteE + 8B];
  _5 = MEM[(const struct basic_string *)this_2(D) + 20B]._M_dataplus._M_p;
  _6 = &MEM[(void *)_5 + 4294967284B];
  if (_6 != &_S_empty_rep_storage)
    goto <bb 4>;
  else
    goto <bb 3>;
;;    succ:       4
;;                3

;;   basic block 3, loop depth 0
;;    pred:       2
;;                4
  goto <bb 6>;
;;    succ:       6

;;   basic block 4, loop depth 0
;;    pred:       2
  _14 = &MEM[(struct _Rep *)_5 + 4294967284B].D.21789._M_refcount;
  _15 = __gnu_cxx::_ZN9__gnu_cxxL27__exchange_and_add_dispatchEPii.constprop.25 (_14);
  if (_15 <= 0)
    goto <bb 5>;
  else
    goto <bb 3>;
;;    succ:       5
;;                3

;;   basic block 5, loop depth 0
;;    pred:       4
  std::basic_string<char>::_Rep::_M_destroy (_6, &D.45742);
;;    succ:       6

;;   basic block 6, loop depth 0
;;    pred:       5
;;                3
  D.45742 ={v} {CLOBBER};
  MEM[(int (*__vtbl_ptr_type) () * *)this_2(D)] = &MEM[(void *)&_ZTVN4core10DecorationE + 8B];
  return;
;;    succ:       EXIT

}



Partition map 

Partition 2 (this_2(D) - 2 )
Partition 5 (_5 - 5 )
Partition 6 (_6 - 6 )
Partition 14 (_14 - 14 )
Partition 15 (_15 - 15 )


Partition map 

Partition 0 (this_2(D) - 2 )


Live on entry to BB2 : this_2(D)  

Live on entry to BB3 : this_2(D)  

Live on entry to BB4 : this_2(D)  

Live on entry to BB5 : this_2(D)  

Live on entry to BB6 : this_2(D)  

Conflict graph:

After sorting:
Coalesce List:

Partition map 

Partition 0 (this_2(D) - 2 )

After Coalescing:

Partition map 

Partition 0 (this_2(D) - 2 )
Partition 1 (_5 - 5 )
Partition 2 (_6 - 6 )
Partition 3 (_14 - 14 )
Partition 4 (_15 - 15 )


Replacing Expressions
_14 replace with --> _14 = &MEM[(struct _Rep *)_5 + 4294967284B].D.21789._M_refcount;


virtual miner::TileSprite::~TileSprite() (struct TileSprite * const this)
{
  struct allocator_type D.45742;
  char * _5;
  struct _Rep * _6;
  _Atomic_word * _14;
  int _15;

;;   basic block 2, loop depth 0
;;    pred:       ENTRY
  this_2(D)->D.43750.D.43707._vptr.Decoration = &MEM[(void *)&_ZTVN5miner10TileSpriteE + 8B];
  MEM[(struct Sprite *)this_2(D)].D.43707._vptr.Decoration = &MEM[(void *)&_ZTVN4core6SpriteE + 8B];
  _5 = MEM[(const struct basic_string *)this_2(D) + 20B]._M_dataplus._M_p;
  _6 = &MEM[(void *)_5 + 4294967284B];
  if (_6 != &_S_empty_rep_storage)
    goto <bb 4>;
  else
    goto <bb 3>;
;;    succ:       4
;;                3

;;   basic block 3, loop depth 0
;;    pred:       2
;;                4
  goto <bb 6>;
;;    succ:       6

;;   basic block 4, loop depth 0
;;    pred:       2
  _14 = &MEM[(struct _Rep *)_5 + 4294967284B].D.21789._M_refcount;
  _15 = __gnu_cxx::_ZN9__gnu_cxxL27__exchange_and_add_dispatchEPii.constprop.25 (_14);
  if (_15 <= 0)
    goto <bb 5>;
  else
    goto <bb 3>;
;;    succ:       5
;;                3

;;   basic block 5, loop depth 0
;;    pred:       4
  std::basic_string<char>::_Rep::_M_destroy (_6, &D.45742);
;;    succ:       6

;;   basic block 6, loop depth 0
;;    pred:       5
;;                3
  D.45742 ={v} {CLOBBER};
  MEM[(int (*__vtbl_ptr_type) () * *)this_2(D)] = &MEM[(void *)&_ZTVN4core10DecorationE + 8B];
  return;
;;    succ:       EXIT

}


Partition 0: size 1 align 1
	D.45742

;; Generating RTL for gimple basic block 2

;; this_2(D)->D.43750.D.43707._vptr.Decoration = &MEM[(void *)&_ZTVN5miner10TileSpriteE + 8B];

(insn 6 5 0 (set (mem/f:SI (reg/f:SI 63 [ this ]) [6 this_2(D)->D.43750.D.43707._vptr.Decoration+0 S4 A32])
        (const:SI (plus:SI (symbol_ref:SI ("_ZTVN5miner10TileSpriteE") [flags 0x2]  <var_decl 04c0b4e0 _ZTVN5miner10TileSpriteE>)
                (const_int 8 [0x8])))) src/miner/TEST/TileSprite.h:25 -1
     (nil))

;; MEM[(struct Sprite *)this_2(D)].D.43707._vptr.Decoration = &MEM[(void *)&_ZTVN4core6SpriteE + 8B];

(insn 7 6 0 (set (mem/f:SI (reg/f:SI 63 [ this ]) [6 MEM[(struct Sprite *)this_2(D)].D.43707._vptr.Decoration+0 S4 A32])
        (const:SI (plus:SI (symbol_ref:SI ("_ZTVN4core6SpriteE") [flags 0x42]  <var_decl 04c044e0 _ZTVN4core6SpriteE>)
                (const_int 8 [0x8])))) src/core/Sprite.h:25 -1
     (nil))

;; _5 = MEM[(const struct basic_string *)this_2(D) + 20B]._M_dataplus._M_p;

(insn 8 7 0 (set (reg/f:SI 59 [ D.45942 ])
        (mem/f:SI (plus:SI (reg/f:SI 63 [ this ])
                (const_int 20 [0x14])) [6 MEM[(const struct basic_string *)this_2(D) + 20B]._M_dataplus._M_p+0 S4 A32])) c:\mingw\lib\gcc\mingw32\4.8.1\include\c++\bits\basic_string.h:293 -1
     (nil))

;; _6 = &MEM[(void *)_5 + 4294967284B];

(insn 9 8 0 (parallel [
            (set (reg/f:SI 60 [ D.45943 ])
                (plus:SI (reg/f:SI 59 [ D.45942 ])
                    (const_int -12 [0xfffffffffffffff4])))
            (clobber (reg:CC 17 flags))
        ]) c:\mingw\lib\gcc\mingw32\4.8.1\include\c++\bits\basic_string.h:539 -1
     (nil))

;; if (_6 != &_S_empty_rep_storage)

(insn 10 9 11 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/f:SI 60 [ D.45943 ])
            (symbol_ref:SI ("_ZNSs4_Rep20_S_empty_rep_storageE") [flags 0x42]  <var_decl 043a53c0 _S_empty_rep_storage>))) c:\mingw\lib\gcc\mingw32\4.8.1\include\c++\bits\basic_string.h:240 -1
     (nil))

(jump_insn 11 10 0 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 0)
            (pc))) c:\mingw\lib\gcc\mingw32\4.8.1\include\c++\bits\basic_string.h:240 -1
     (expr_list:REG_BR_PROB (const_int 4 [0x4])
        (nil)))

;; Generating RTL for gimple basic block 3

;; Generating RTL for gimple basic block 4

;; 

(code_label 15 14 16 25 "" [0 uses])

(note 16 15 0 NOTE_INSN_BASIC_BLOCK)

;; _15 = __gnu_cxx::_ZN9__gnu_cxxL27__exchange_and_add_dispatchEPii.constprop.25 (_14);

(insn 17 16 18 (parallel [
            (set (reg:SI 64)
                (plus:SI (reg/f:SI 59 [ D.45942 ])
                    (const_int -12 [0xfffffffffffffff4])))
            (clobber (reg:CC 17 flags))
        ]) c:\mingw\lib\gcc\mingw32\4.8.1\include\c++\bits\basic_string.h:246 -1
     (nil))

(insn 18 17 19 (parallel [
            (set (reg:SI 65 [ D.45944 ])
                (plus:SI (reg:SI 64)
                    (const_int 8 [0x8])))
            (clobber (reg:CC 17 flags))
        ]) c:\mingw\lib\gcc\mingw32\4.8.1\include\c++\bits\basic_string.h:246 -1
     (nil))

(insn 19 18 20 (set (reg:SI 0 ax)
        (reg:SI 65 [ D.45944 ])) c:\mingw\lib\gcc\mingw32\4.8.1\include\c++\bits\basic_string.h:246 -1
     (nil))

(call_insn 20 19 21 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:SI ("_ZN9__gnu_cxxL27__exchange_and_add_dispatchEPii.constprop.25") [flags 0x3]  <function_decl 04cebf00 _ZN9__gnu_cxxL27__exchange_and_add_dispatchEPii.constprop.25>) [0 _ZN9__gnu_cxxL27__exchange_and_add_dispatchEPii.constprop.25 S1 A8])
            (const_int 0 [0]))) c:\mingw\lib\gcc\mingw32\4.8.1\include\c++\bits\basic_string.h:246 -1
     (expr_list:REG_EH_REGION (const_int 0 [0])
        (nil))
    (expr_list:REG_BR_PRED (use (reg:SI 0 ax))
        (nil)))

(insn 21 20 0 (set (reg:SI 62 [ D.45945 ])
        (reg:SI 0 ax)) c:\mingw\lib\gcc\mingw32\4.8.1\include\c++\bits\basic_string.h:246 -1
     (nil))

;; if (_15 <= 0)

(insn 23 21 24 (set (reg:CCNO 17 flags)
        (compare:CCNO (reg:SI 62 [ D.45945 ])
            (const_int 0 [0]))) c:\mingw\lib\gcc\mingw32\4.8.1\include\c++\bits\basic_string.h:245 -1
     (nil))

(jump_insn 24 23 0 (set (pc)
        (if_then_else (gt (reg:CCNO 17 flags)
                (const_int 0 [0]))
            (label_ref 22)
            (pc))) c:\mingw\lib\gcc\mingw32\4.8.1\include\c++\bits\basic_string.h:245 -1
     (expr_list:REG_BR_PROB (const_int 8089 [0x1f99])
        (nil)))

;; Generating RTL for gimple basic block 5

;; std::basic_string<char>::_Rep::_M_destroy (_6, &D.45742);

(insn 26 25 27 (parallel [
            (set (reg:SI 66)
                (plus:SI (reg/f:SI 54 virtual-stack-vars)
                    (const_int -1 [0xffffffffffffffff])))
            (clobber (reg:CC 17 flags))
        ]) c:\mingw\lib\gcc\mingw32\4.8.1\include\c++\bits\basic_string.h:249 -1
     (nil))

(insn 27 26 28 (set (mem/f:SI (reg/f:SI 56 virtual-outgoing-args) [0 S4 A32])
        (reg:SI 66)) c:\mingw\lib\gcc\mingw32\4.8.1\include\c++\bits\basic_string.h:249 -1
     (expr_list:REG_EQUAL (plus:SI (reg/f:SI 54 virtual-stack-vars)
            (const_int -1 [0xffffffffffffffff]))
        (nil)))

(insn 28 27 29 (set (reg:SI 2 cx)
        (reg/f:SI 60 [ D.45943 ])) c:\mingw\lib\gcc\mingw32\4.8.1\include\c++\bits\basic_string.h:249 -1
     (nil))

(call_insn 29 28 30 (parallel [
            (call (mem:QI (symbol_ref:SI ("_ZNSs4_Rep10_M_destroyERKSaIcE") [flags 0x43]  <function_decl 043a2f80 _M_destroy>) [0 _M_destroy S1 A8])
                (const_int 4 [0x4]))
            (set (reg/f:SI 7 sp)
                (plus:SI (reg/f:SI 7 sp)
                    (const_int 4 [0x4])))
        ]) c:\mingw\lib\gcc\mingw32\4.8.1\include\c++\bits\basic_string.h:249 -1
     (expr_list:REG_ARGS_SIZE (const_int -4 [0xfffffffffffffffc])
        (expr_list:REG_EH_REGION (const_int 0 [0])
            (nil)))
    (expr_list:REG_BR_PRED (use (reg:SI 2 cx))
        (expr_list:REG_BR_PRED (use (mem/f:SI (reg/f:SI 56 virtual-outgoing-args) [0 S4 A32]))
            (nil))))

(insn 30 29 0 (parallel [
            (set (reg/f:SI 7 sp)
                (plus:SI (reg/f:SI 7 sp)
                    (const_int -4 [0xfffffffffffffffc])))
            (clobber (reg:CC 17 flags))
        ]) c:\mingw\lib\gcc\mingw32\4.8.1\include\c++\bits\basic_string.h:249 -1
     (expr_list:REG_ARGS_SIZE (const_int 0 [0])
        (nil)))

;; Generating RTL for gimple basic block 6

;; 

(code_label 31 30 32 26 "" [0 uses])

(note 32 31 0 NOTE_INSN_BASIC_BLOCK)

;; D.45742 ={v} {CLOBBER};

(nil)

;; MEM[(int (*__vtbl_ptr_type) () * *)this_2(D)] = &MEM[(void *)&_ZTVN4core10DecorationE + 8B];

(insn 33 32 0 (set (mem/f:SI (reg/f:SI 63 [ this ]) [6 MEM[(int (*__vtbl_ptr_type) () * *)this_2(D)]+0 S4 A32])
        (const:SI (plus:SI (symbol_ref:SI ("_ZTVN4core10DecorationE") [flags 0x2]  <var_decl 04bfb780 _ZTVN4core10DecorationE>)
                (const_int 8 [0x8])))) src/core/Decoration.h:25 -1
     (nil))


try_optimize_cfg iteration 1

Merging block 3 into block 2...
Merged blocks 2 and 3.
Merged 2 and 3 without moving.
Forwarding edge 2->4 to 7 failed.
Forwarding edge 2->4 to 7 failed.
Edge 5->4 redirected to 7
Merging block 8 into block 7...
Merged blocks 7 and 8.
Merged 7 and 8 without moving.


try_optimize_cfg iteration 2

Forwarding edge 2->4 to 7 failed.
Deleted label in block 4.


;;
;; Full RTL generated for this function:
;;
(note 1 0 4 NOTE_INSN_DELETED)
;; basic block 2, loop depth 0, count 0, freq 10000, maybe hot
;;  prev block 0, next block 4, flags: (NEW, REACHABLE, RTL)
;;  pred:       ENTRY [100.0%]  (FALLTHRU)
(note 4 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 4 3 2 (set (reg/f:SI 63 [ this ])
        (reg:SI 2 cx [ this ])) src/miner/TEST/TileSprite.h:25 -1
     (nil))
(note 3 2 6 2 NOTE_INSN_FUNCTION_BEG)
(insn 6 3 7 2 (set (mem/f:SI (reg/f:SI 63 [ this ]) [6 this_2(D)->D.43750.D.43707._vptr.Decoration+0 S4 A32])
        (const:SI (plus:SI (symbol_ref:SI ("_ZTVN5miner10TileSpriteE") [flags 0x2]  <var_decl 04c0b4e0 _ZTVN5miner10TileSpriteE>)
                (const_int 8 [0x8])))) src/miner/TEST/TileSprite.h:25 -1
     (nil))
(insn 7 6 8 2 (set (mem/f:SI (reg/f:SI 63 [ this ]) [6 MEM[(struct Sprite *)this_2(D)].D.43707._vptr.Decoration+0 S4 A32])
        (const:SI (plus:SI (symbol_ref:SI ("_ZTVN4core6SpriteE") [flags 0x42]  <var_decl 04c044e0 _ZTVN4core6SpriteE>)
                (const_int 8 [0x8])))) src/core/Sprite.h:25 -1
     (nil))
(insn 8 7 9 2 (set (reg/f:SI 59 [ D.45942 ])
        (mem/f:SI (plus:SI (reg/f:SI 63 [ this ])
                (const_int 20 [0x14])) [6 MEM[(const struct basic_string *)this_2(D) + 20B]._M_dataplus._M_p+0 S4 A32])) c:\mingw\lib\gcc\mingw32\4.8.1\include\c++\bits\basic_string.h:293 -1
     (nil))
(insn 9 8 10 2 (parallel [
            (set (reg/f:SI 60 [ D.45943 ])
                (plus:SI (reg/f:SI 59 [ D.45942 ])
                    (const_int -12 [0xfffffffffffffff4])))
            (clobber (reg:CC 17 flags))
        ]) c:\mingw\lib\gcc\mingw32\4.8.1\include\c++\bits\basic_string.h:539 -1
     (nil))
(insn 10 9 11 2 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/f:SI 60 [ D.45943 ])
            (symbol_ref:SI ("_ZNSs4_Rep20_S_empty_rep_storageE") [flags 0x42]  <var_decl 043a53c0 _S_empty_rep_storage>))) c:\mingw\lib\gcc\mingw32\4.8.1\include\c++\bits\basic_string.h:240 -1
     (nil))
(jump_insn 11 10 12 2 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 15)
            (pc))) c:\mingw\lib\gcc\mingw32\4.8.1\include\c++\bits\basic_string.h:240 -1
     (expr_list:REG_BR_PROB (const_int 4 [0x4])
        (nil))
 -> 15)
;;  succ:       5 [0.0%] 
;;              4 [100.0%]  (FALLTHRU)

;; basic block 4, loop depth 0, count 0, freq 9996, maybe hot
;;  prev block 2, next block 5, flags: (NEW, REACHABLE, RTL)
;;  pred:       2 [100.0%]  (FALLTHRU)
(note 12 11 13 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(jump_insn 13 12 14 4 (set (pc)
        (label_ref 31)) c:\mingw\lib\gcc\mingw32\4.8.1\include\c++\bits\basic_string.h:240 -1
     (nil)
 -> 31)
;;  succ:       7 [100.0%] 

(barrier 14 13 15)
;; basic block 5, loop depth 0, count 0, freq 4
;;  prev block 4, next block 6, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       2 [0.0%] 
(code_label 15 14 16 5 25 "" [1 uses])
(note 16 15 17 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 17 16 18 5 (parallel [
            (set (reg:SI 64)
                (plus:SI (reg/f:SI 59 [ D.45942 ])
                    (const_int -12 [0xfffffffffffffff4])))
            (clobber (reg:CC 17 flags))
        ]) c:\mingw\lib\gcc\mingw32\4.8.1\include\c++\bits\basic_string.h:246 -1
     (nil))
(insn 18 17 19 5 (parallel [
            (set (reg:SI 65 [ D.45944 ])
                (plus:SI (reg:SI 64)
                    (const_int 8 [0x8])))
            (clobber (reg:CC 17 flags))
        ]) c:\mingw\lib\gcc\mingw32\4.8.1\include\c++\bits\basic_string.h:246 -1
     (nil))
(insn 19 18 20 5 (set (reg:SI 0 ax)
        (reg:SI 65 [ D.45944 ])) c:\mingw\lib\gcc\mingw32\4.8.1\include\c++\bits\basic_string.h:246 -1
     (nil))
(call_insn 20 19 21 5 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:SI ("_ZN9__gnu_cxxL27__exchange_and_add_dispatchEPii.constprop.25") [flags 0x3]  <function_decl 04cebf00 _ZN9__gnu_cxxL27__exchange_and_add_dispatchEPii.constprop.25>) [0 _ZN9__gnu_cxxL27__exchange_and_add_dispatchEPii.constprop.25 S1 A8])
            (const_int 0 [0]))) c:\mingw\lib\gcc\mingw32\4.8.1\include\c++\bits\basic_string.h:246 -1
     (expr_list:REG_EH_REGION (const_int 0 [0])
        (nil))
    (expr_list:REG_BR_PRED (use (reg:SI 0 ax))
        (nil)))
(insn 21 20 23 5 (set (reg:SI 62 [ D.45945 ])
        (reg:SI 0 ax)) c:\mingw\lib\gcc\mingw32\4.8.1\include\c++\bits\basic_string.h:246 -1
     (nil))
(insn 23 21 24 5 (set (reg:CCNO 17 flags)
        (compare:CCNO (reg:SI 62 [ D.45945 ])
            (const_int 0 [0]))) c:\mingw\lib\gcc\mingw32\4.8.1\include\c++\bits\basic_string.h:245 -1
     (nil))
(jump_insn 24 23 25 5 (set (pc)
        (if_then_else (gt (reg:CCNO 17 flags)
                (const_int 0 [0]))
            (label_ref:SI 31)
            (pc))) c:\mingw\lib\gcc\mingw32\4.8.1\include\c++\bits\basic_string.h:245 503 {*jcc_1}
     (expr_list:REG_BR_PROB (const_int 8089 [0x1f99])
        (nil))
 -> 31)
;;  succ:       6 [19.1%]  (FALLTHRU)
;;              7 [80.9%] 

;; basic block 6, loop depth 0, count 0, freq 1
;;  prev block 5, next block 7, flags: (NEW, REACHABLE, RTL)
;;  pred:       5 [19.1%]  (FALLTHRU)
(note 25 24 26 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(insn 26 25 27 6 (parallel [
            (set (reg:SI 66)
                (plus:SI (reg/f:SI 54 virtual-stack-vars)
                    (const_int -1 [0xffffffffffffffff])))
            (clobber (reg:CC 17 flags))
        ]) c:\mingw\lib\gcc\mingw32\4.8.1\include\c++\bits\basic_string.h:249 -1
     (nil))
(insn 27 26 28 6 (set (mem/f:SI (reg/f:SI 56 virtual-outgoing-args) [0 S4 A32])
        (reg:SI 66)) c:\mingw\lib\gcc\mingw32\4.8.1\include\c++\bits\basic_string.h:249 -1
     (expr_list:REG_EQUAL (plus:SI (reg/f:SI 54 virtual-stack-vars)
            (const_int -1 [0xffffffffffffffff]))
        (nil)))
(insn 28 27 29 6 (set (reg:SI 2 cx)
        (reg/f:SI 60 [ D.45943 ])) c:\mingw\lib\gcc\mingw32\4.8.1\include\c++\bits\basic_string.h:249 -1
     (nil))
(call_insn 29 28 30 6 (parallel [
            (call (mem:QI (symbol_ref:SI ("_ZNSs4_Rep10_M_destroyERKSaIcE") [flags 0x43]  <function_decl 043a2f80 _M_destroy>) [0 _M_destroy S1 A8])
                (const_int 4 [0x4]))
            (set (reg/f:SI 7 sp)
                (plus:SI (reg/f:SI 7 sp)
                    (const_int 4 [0x4])))
        ]) c:\mingw\lib\gcc\mingw32\4.8.1\include\c++\bits\basic_string.h:249 -1
     (expr_list:REG_ARGS_SIZE (const_int -4 [0xfffffffffffffffc])
        (expr_list:REG_EH_REGION (const_int 0 [0])
            (nil)))
    (expr_list:REG_BR_PRED (use (reg:SI 2 cx))
        (expr_list:REG_BR_PRED (use (mem/f:SI (reg/f:SI 56 virtual-outgoing-args) [0 S4 A32]))
            (nil))))
(insn 30 29 31 6 (parallel [
            (set (reg/f:SI 7 sp)
                (plus:SI (reg/f:SI 7 sp)
                    (const_int -4 [0xfffffffffffffffc])))
            (clobber (reg:CC 17 flags))
        ]) c:\mingw\lib\gcc\mingw32\4.8.1\include\c++\bits\basic_string.h:249 -1
     (expr_list:REG_ARGS_SIZE (const_int 0 [0])
        (nil)))
;;  succ:       7 [100.0%]  (FALLTHRU)

;; basic block 7, loop depth 0, count 0, freq 10000, maybe hot
;;  prev block 6, next block 1, flags: (NEW, REACHABLE, RTL)
;;  pred:       6 [100.0%]  (FALLTHRU)
;;              4 [100.0%] 
;;              5 [80.9%] 
(code_label 31 30 32 7 26 "" [2 uses])
(note 32 31 33 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(insn 33 32 0 7 (set (mem/f:SI (reg/f:SI 63 [ this ]) [6 MEM[(int (*__vtbl_ptr_type) () * *)this_2(D)]+0 S4 A32])
        (const:SI (plus:SI (symbol_ref:SI ("_ZTVN4core10DecorationE") [flags 0x2]  <var_decl 04bfb780 _ZTVN4core10DecorationE>)
                (const_int 8 [0x8])))) src/core/Decoration.h:25 -1
     (nil))
;;  succ:       EXIT [100.0%]  (FALLTHRU)


;; Function virtual miner::TileSprite::~TileSprite() (_ZN5miner10TileSpriteD0Ev, funcdef_no=2342, decl_uid=43741, cgraph_uid=342)

virtual miner::TileSprite::~TileSprite() (struct TileSprite * const this)
{
  struct allocator_type D.45746;
  char * _5;
  struct _Rep * _6;
  _Atomic_word * _15;
  int _16;

;;   basic block 2, loop depth 0
;;    pred:       ENTRY
  this_2(D)->D.43750.D.43707._vptr.Decoration = &MEM[(void *)&_ZTVN5miner10TileSpriteE + 8B];
  MEM[(struct Sprite *)this_2(D)].D.43707._vptr.Decoration = &MEM[(void *)&_ZTVN4core6SpriteE + 8B];
  _5 = MEM[(const struct basic_string *)this_2(D) + 20B]._M_dataplus._M_p;
  _6 = &MEM[(void *)_5 + 4294967284B];
  if (_6 != &_S_empty_rep_storage)
    goto <bb 4>;
  else
    goto <bb 3>;
;;    succ:       4
;;                3

;;   basic block 3, loop depth 0
;;    pred:       2
;;                4
  goto <bb 6>;
;;    succ:       6

;;   basic block 4, loop depth 0
;;    pred:       2
  _15 = &MEM[(struct _Rep *)_5 + 4294967284B].D.21789._M_refcount;
  _16 = __gnu_cxx::_ZN9__gnu_cxxL27__exchange_and_add_dispatchEPii.constprop.25 (_15);
  if (_16 <= 0)
    goto <bb 5>;
  else
    goto <bb 3>;
;;    succ:       5
;;                3

;;   basic block 5, loop depth 0
;;    pred:       4
  std::basic_string<char>::_Rep::_M_destroy (_6, &D.45746);
;;    succ:       6

;;   basic block 6, loop depth 0
;;    pred:       5
;;                3
  D.45746 ={v} {CLOBBER};
  MEM[(int (*__vtbl_ptr_type) () * *)this_2(D)] = &MEM[(void *)&_ZTVN4core10DecorationE + 8B];
  operator delete (this_2(D));
  return;
;;    succ:       EXIT

}



Partition map 

Partition 2 (this_2(D) - 2 )
Partition 5 (_5 - 5 )
Partition 6 (_6 - 6 )
Partition 15 (_15 - 15 )
Partition 16 (_16 - 16 )


Partition map 

Partition 0 (this_2(D) - 2 )


Live on entry to BB2 : this_2(D)  

Live on entry to BB3 : this_2(D)  

Live on entry to BB4 : this_2(D)  

Live on entry to BB5 : this_2(D)  

Live on entry to BB6 : this_2(D)  

Conflict graph:

After sorting:
Coalesce List:

Partition map 

Partition 0 (this_2(D) - 2 )

After Coalescing:

Partition map 

Partition 0 (this_2(D) - 2 )
Partition 1 (_5 - 5 )
Partition 2 (_6 - 6 )
Partition 3 (_15 - 15 )
Partition 4 (_16 - 16 )


Replacing Expressions
_15 replace with --> _15 = &MEM[(struct _Rep *)_5 + 4294967284B].D.21789._M_refcount;


virtual miner::TileSprite::~TileSprite() (struct TileSprite * const this)
{
  struct allocator_type D.45746;
  char * _5;
  struct _Rep * _6;
  _Atomic_word * _15;
  int _16;

;;   basic block 2, loop depth 0
;;    pred:       ENTRY
  this_2(D)->D.43750.D.43707._vptr.Decoration = &MEM[(void *)&_ZTVN5miner10TileSpriteE + 8B];
  MEM[(struct Sprite *)this_2(D)].D.43707._vptr.Decoration = &MEM[(void *)&_ZTVN4core6SpriteE + 8B];
  _5 = MEM[(const struct basic_string *)this_2(D) + 20B]._M_dataplus._M_p;
  _6 = &MEM[(void *)_5 + 4294967284B];
  if (_6 != &_S_empty_rep_storage)
    goto <bb 4>;
  else
    goto <bb 3>;
;;    succ:       4
;;                3

;;   basic block 3, loop depth 0
;;    pred:       2
;;                4
  goto <bb 6>;
;;    succ:       6

;;   basic block 4, loop depth 0
;;    pred:       2
  _15 = &MEM[(struct _Rep *)_5 + 4294967284B].D.21789._M_refcount;
  _16 = __gnu_cxx::_ZN9__gnu_cxxL27__exchange_and_add_dispatchEPii.constprop.25 (_15);
  if (_16 <= 0)
    goto <bb 5>;
  else
    goto <bb 3>;
;;    succ:       5
;;                3

;;   basic block 5, loop depth 0
;;    pred:       4
  std::basic_string<char>::_Rep::_M_destroy (_6, &D.45746);
;;    succ:       6

;;   basic block 6, loop depth 0
;;    pred:       5
;;                3
  D.45746 ={v} {CLOBBER};
  MEM[(int (*__vtbl_ptr_type) () * *)this_2(D)] = &MEM[(void *)&_ZTVN4core10DecorationE + 8B];
  operator delete (this_2(D));
  return;
;;    succ:       EXIT

}


Partition 0: size 1 align 1
	D.45746

;; Generating RTL for gimple basic block 2

;; this_2(D)->D.43750.D.43707._vptr.Decoration = &MEM[(void *)&_ZTVN5miner10TileSpriteE + 8B];

(insn 6 5 0 (set (mem/f:SI (reg/f:SI 63 [ this ]) [6 this_2(D)->D.43750.D.43707._vptr.Decoration+0 S4 A32])
        (const:SI (plus:SI (symbol_ref:SI ("_ZTVN5miner10TileSpriteE") [flags 0x2]  <var_decl 04c0b4e0 _ZTVN5miner10TileSpriteE>)
                (const_int 8 [0x8])))) src/miner/TEST/TileSprite.h:25 -1
     (nil))

;; MEM[(struct Sprite *)this_2(D)].D.43707._vptr.Decoration = &MEM[(void *)&_ZTVN4core6SpriteE + 8B];

(insn 7 6 0 (set (mem/f:SI (reg/f:SI 63 [ this ]) [6 MEM[(struct Sprite *)this_2(D)].D.43707._vptr.Decoration+0 S4 A32])
        (const:SI (plus:SI (symbol_ref:SI ("_ZTVN4core6SpriteE") [flags 0x42]  <var_decl 04c044e0 _ZTVN4core6SpriteE>)
                (const_int 8 [0x8])))) src/core/Sprite.h:25 -1
     (nil))

;; _5 = MEM[(const struct basic_string *)this_2(D) + 20B]._M_dataplus._M_p;

(insn 8 7 0 (set (reg/f:SI 59 [ D.45950 ])
        (mem/f:SI (plus:SI (reg/f:SI 63 [ this ])
                (const_int 20 [0x14])) [6 MEM[(const struct basic_string *)this_2(D) + 20B]._M_dataplus._M_p+0 S4 A32])) c:\mingw\lib\gcc\mingw32\4.8.1\include\c++\bits\basic_string.h:293 -1
     (nil))

;; _6 = &MEM[(void *)_5 + 4294967284B];

(insn 9 8 0 (parallel [
            (set (reg/f:SI 60 [ D.45951 ])
                (plus:SI (reg/f:SI 59 [ D.45950 ])
                    (const_int -12 [0xfffffffffffffff4])))
            (clobber (reg:CC 17 flags))
        ]) c:\mingw\lib\gcc\mingw32\4.8.1\include\c++\bits\basic_string.h:539 -1
     (nil))

;; if (_6 != &_S_empty_rep_storage)

(insn 10 9 11 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/f:SI 60 [ D.45951 ])
            (symbol_ref:SI ("_ZNSs4_Rep20_S_empty_rep_storageE") [flags 0x42]  <var_decl 043a53c0 _S_empty_rep_storage>))) c:\mingw\lib\gcc\mingw32\4.8.1\include\c++\bits\basic_string.h:240 -1
     (nil))

(jump_insn 11 10 0 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 0)
            (pc))) c:\mingw\lib\gcc\mingw32\4.8.1\include\c++\bits\basic_string.h:240 -1
     (expr_list:REG_BR_PROB (const_int 4 [0x4])
        (nil)))

;; Generating RTL for gimple basic block 3

;; Generating RTL for gimple basic block 4

;; 

(code_label 15 14 16 29 "" [0 uses])

(note 16 15 0 NOTE_INSN_BASIC_BLOCK)

;; _16 = __gnu_cxx::_ZN9__gnu_cxxL27__exchange_and_add_dispatchEPii.constprop.25 (_15);

(insn 17 16 18 (parallel [
            (set (reg:SI 64)
                (plus:SI (reg/f:SI 59 [ D.45950 ])
                    (const_int -12 [0xfffffffffffffff4])))
            (clobber (reg:CC 17 flags))
        ]) c:\mingw\lib\gcc\mingw32\4.8.1\include\c++\bits\basic_string.h:246 -1
     (nil))

(insn 18 17 19 (parallel [
            (set (reg:SI 65 [ D.45952 ])
                (plus:SI (reg:SI 64)
                    (const_int 8 [0x8])))
            (clobber (reg:CC 17 flags))
        ]) c:\mingw\lib\gcc\mingw32\4.8.1\include\c++\bits\basic_string.h:246 -1
     (nil))

(insn 19 18 20 (set (reg:SI 0 ax)
        (reg:SI 65 [ D.45952 ])) c:\mingw\lib\gcc\mingw32\4.8.1\include\c++\bits\basic_string.h:246 -1
     (nil))

(call_insn 20 19 21 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:SI ("_ZN9__gnu_cxxL27__exchange_and_add_dispatchEPii.constprop.25") [flags 0x3]  <function_decl 04cebf00 _ZN9__gnu_cxxL27__exchange_and_add_dispatchEPii.constprop.25>) [0 _ZN9__gnu_cxxL27__exchange_and_add_dispatchEPii.constprop.25 S1 A8])
            (const_int 0 [0]))) c:\mingw\lib\gcc\mingw32\4.8.1\include\c++\bits\basic_string.h:246 -1
     (expr_list:REG_EH_REGION (const_int 0 [0])
        (nil))
    (expr_list:REG_BR_PRED (use (reg:SI 0 ax))
        (nil)))

(insn 21 20 0 (set (reg:SI 62 [ D.45953 ])
        (reg:SI 0 ax)) c:\mingw\lib\gcc\mingw32\4.8.1\include\c++\bits\basic_string.h:246 -1
     (nil))

;; if (_16 <= 0)

(insn 23 21 24 (set (reg:CCNO 17 flags)
        (compare:CCNO (reg:SI 62 [ D.45953 ])
            (const_int 0 [0]))) c:\mingw\lib\gcc\mingw32\4.8.1\include\c++\bits\basic_string.h:245 -1
     (nil))

(jump_insn 24 23 0 (set (pc)
        (if_then_else (gt (reg:CCNO 17 flags)
                (const_int 0 [0]))
            (label_ref 22)
            (pc))) c:\mingw\lib\gcc\mingw32\4.8.1\include\c++\bits\basic_string.h:245 -1
     (expr_list:REG_BR_PROB (const_int 8089 [0x1f99])
        (nil)))

;; Generating RTL for gimple basic block 5

;; std::basic_string<char>::_Rep::_M_destroy (_6, &D.45746);

(insn 26 25 27 (parallel [
            (set (reg:SI 66)
                (plus:SI (reg/f:SI 54 virtual-stack-vars)
                    (const_int -1 [0xffffffffffffffff])))
            (clobber (reg:CC 17 flags))
        ]) c:\mingw\lib\gcc\mingw32\4.8.1\include\c++\bits\basic_string.h:249 -1
     (nil))

(insn 27 26 28 (set (mem/f:SI (reg/f:SI 56 virtual-outgoing-args) [0 S4 A32])
        (reg:SI 66)) c:\mingw\lib\gcc\mingw32\4.8.1\include\c++\bits\basic_string.h:249 -1
     (expr_list:REG_EQUAL (plus:SI (reg/f:SI 54 virtual-stack-vars)
            (const_int -1 [0xffffffffffffffff]))
        (nil)))

(insn 28 27 29 (set (reg:SI 2 cx)
        (reg/f:SI 60 [ D.45951 ])) c:\mingw\lib\gcc\mingw32\4.8.1\include\c++\bits\basic_string.h:249 -1
     (nil))

(call_insn 29 28 30 (parallel [
            (call (mem:QI (symbol_ref:SI ("_ZNSs4_Rep10_M_destroyERKSaIcE") [flags 0x43]  <function_decl 043a2f80 _M_destroy>) [0 _M_destroy S1 A8])
                (const_int 4 [0x4]))
            (set (reg/f:SI 7 sp)
                (plus:SI (reg/f:SI 7 sp)
                    (const_int 4 [0x4])))
        ]) c:\mingw\lib\gcc\mingw32\4.8.1\include\c++\bits\basic_string.h:249 -1
     (expr_list:REG_ARGS_SIZE (const_int -4 [0xfffffffffffffffc])
        (expr_list:REG_EH_REGION (const_int 0 [0])
            (nil)))
    (expr_list:REG_BR_PRED (use (reg:SI 2 cx))
        (expr_list:REG_BR_PRED (use (mem/f:SI (reg/f:SI 56 virtual-outgoing-args) [0 S4 A32]))
            (nil))))

(insn 30 29 0 (parallel [
            (set (reg/f:SI 7 sp)
                (plus:SI (reg/f:SI 7 sp)
                    (const_int -4 [0xfffffffffffffffc])))
            (clobber (reg:CC 17 flags))
        ]) c:\mingw\lib\gcc\mingw32\4.8.1\include\c++\bits\basic_string.h:249 -1
     (expr_list:REG_ARGS_SIZE (const_int 0 [0])
        (nil)))

;; Generating RTL for gimple basic block 6

;; 

(code_label 31 30 32 30 "" [0 uses])

(note 32 31 0 NOTE_INSN_BASIC_BLOCK)

;; D.45746 ={v} {CLOBBER};

(nil)

;; MEM[(int (*__vtbl_ptr_type) () * *)this_2(D)] = &MEM[(void *)&_ZTVN4core10DecorationE + 8B];

(insn 33 32 0 (set (mem/f:SI (reg/f:SI 63 [ this ]) [6 MEM[(int (*__vtbl_ptr_type) () * *)this_2(D)]+0 S4 A32])
        (const:SI (plus:SI (symbol_ref:SI ("_ZTVN4core10DecorationE") [flags 0x2]  <var_decl 04bfb780 _ZTVN4core10DecorationE>)
                (const_int 8 [0x8])))) src/core/Decoration.h:25 -1
     (nil))

;; operator delete (this_2(D));

(insn 34 33 35 (set (mem:SI (reg/f:SI 56 virtual-outgoing-args) [0 S4 A32])
        (reg/f:SI 63 [ this ])) src/miner/TEST/TileSprite.h:25 -1
     (nil))

(call_insn 35 34 0 (call (mem:QI (symbol_ref:SI ("_ZdlPv") [flags 0x43]  <function_decl 032f2880 operator delete>) [0 operator delete S1 A8])
        (const_int 4 [0x4])) src/miner/TEST/TileSprite.h:25 -1
     (expr_list:REG_EH_REGION (const_int 0 [0])
        (nil))
    (expr_list:REG_BR_PRED (use (mem/f:SI (reg/f:SI 56 virtual-outgoing-args) [0 S4 A32]))
        (nil)))


try_optimize_cfg iteration 1

Merging block 3 into block 2...
Merged blocks 2 and 3.
Merged 2 and 3 without moving.
Forwarding edge 2->4 to 7 failed.
Forwarding edge 2->4 to 7 failed.
Edge 5->4 redirected to 7
Merging block 8 into block 7...
Merged blocks 7 and 8.
Merged 7 and 8 without moving.


try_optimize_cfg iteration 2

Forwarding edge 2->4 to 7 failed.
Deleted label in block 4.


;;
;; Full RTL generated for this function:
;;
(note 1 0 4 NOTE_INSN_DELETED)
;; basic block 2, loop depth 0, count 0, freq 10000, maybe hot
;;  prev block 0, next block 4, flags: (NEW, REACHABLE, RTL)
;;  pred:       ENTRY [100.0%]  (FALLTHRU)
(note 4 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 4 3 2 (set (reg/f:SI 63 [ this ])
        (reg:SI 2 cx [ this ])) src/miner/TEST/TileSprite.h:25 -1
     (nil))
(note 3 2 6 2 NOTE_INSN_FUNCTION_BEG)
(insn 6 3 7 2 (set (mem/f:SI (reg/f:SI 63 [ this ]) [6 this_2(D)->D.43750.D.43707._vptr.Decoration+0 S4 A32])
        (const:SI (plus:SI (symbol_ref:SI ("_ZTVN5miner10TileSpriteE") [flags 0x2]  <var_decl 04c0b4e0 _ZTVN5miner10TileSpriteE>)
                (const_int 8 [0x8])))) src/miner/TEST/TileSprite.h:25 -1
     (nil))
(insn 7 6 8 2 (set (mem/f:SI (reg/f:SI 63 [ this ]) [6 MEM[(struct Sprite *)this_2(D)].D.43707._vptr.Decoration+0 S4 A32])
        (const:SI (plus:SI (symbol_ref:SI ("_ZTVN4core6SpriteE") [flags 0x42]  <var_decl 04c044e0 _ZTVN4core6SpriteE>)
                (const_int 8 [0x8])))) src/core/Sprite.h:25 -1
     (nil))
(insn 8 7 9 2 (set (reg/f:SI 59 [ D.45950 ])
        (mem/f:SI (plus:SI (reg/f:SI 63 [ this ])
                (const_int 20 [0x14])) [6 MEM[(const struct basic_string *)this_2(D) + 20B]._M_dataplus._M_p+0 S4 A32])) c:\mingw\lib\gcc\mingw32\4.8.1\include\c++\bits\basic_string.h:293 -1
     (nil))
(insn 9 8 10 2 (parallel [
            (set (reg/f:SI 60 [ D.45951 ])
                (plus:SI (reg/f:SI 59 [ D.45950 ])
                    (const_int -12 [0xfffffffffffffff4])))
            (clobber (reg:CC 17 flags))
        ]) c:\mingw\lib\gcc\mingw32\4.8.1\include\c++\bits\basic_string.h:539 -1
     (nil))
(insn 10 9 11 2 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/f:SI 60 [ D.45951 ])
            (symbol_ref:SI ("_ZNSs4_Rep20_S_empty_rep_storageE") [flags 0x42]  <var_decl 043a53c0 _S_empty_rep_storage>))) c:\mingw\lib\gcc\mingw32\4.8.1\include\c++\bits\basic_string.h:240 -1
     (nil))
(jump_insn 11 10 12 2 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 15)
            (pc))) c:\mingw\lib\gcc\mingw32\4.8.1\include\c++\bits\basic_string.h:240 -1
     (expr_list:REG_BR_PROB (const_int 4 [0x4])
        (nil))
 -> 15)
;;  succ:       5 [0.0%] 
;;              4 [100.0%]  (FALLTHRU)

;; basic block 4, loop depth 0, count 0, freq 9996, maybe hot
;;  prev block 2, next block 5, flags: (NEW, REACHABLE, RTL)
;;  pred:       2 [100.0%]  (FALLTHRU)
(note 12 11 13 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(jump_insn 13 12 14 4 (set (pc)
        (label_ref 31)) c:\mingw\lib\gcc\mingw32\4.8.1\include\c++\bits\basic_string.h:240 -1
     (nil)
 -> 31)
;;  succ:       7 [100.0%] 

(barrier 14 13 15)
;; basic block 5, loop depth 0, count 0, freq 4
;;  prev block 4, next block 6, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       2 [0.0%] 
(code_label 15 14 16 5 29 "" [1 uses])
(note 16 15 17 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 17 16 18 5 (parallel [
            (set (reg:SI 64)
                (plus:SI (reg/f:SI 59 [ D.45950 ])
                    (const_int -12 [0xfffffffffffffff4])))
            (clobber (reg:CC 17 flags))
        ]) c:\mingw\lib\gcc\mingw32\4.8.1\include\c++\bits\basic_string.h:246 -1
     (nil))
(insn 18 17 19 5 (parallel [
            (set (reg:SI 65 [ D.45952 ])
                (plus:SI (reg:SI 64)
                    (const_int 8 [0x8])))
            (clobber (reg:CC 17 flags))
        ]) c:\mingw\lib\gcc\mingw32\4.8.1\include\c++\bits\basic_string.h:246 -1
     (nil))
(insn 19 18 20 5 (set (reg:SI 0 ax)
        (reg:SI 65 [ D.45952 ])) c:\mingw\lib\gcc\mingw32\4.8.1\include\c++\bits\basic_string.h:246 -1
     (nil))
(call_insn 20 19 21 5 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:SI ("_ZN9__gnu_cxxL27__exchange_and_add_dispatchEPii.constprop.25") [flags 0x3]  <function_decl 04cebf00 _ZN9__gnu_cxxL27__exchange_and_add_dispatchEPii.constprop.25>) [0 _ZN9__gnu_cxxL27__exchange_and_add_dispatchEPii.constprop.25 S1 A8])
            (const_int 0 [0]))) c:\mingw\lib\gcc\mingw32\4.8.1\include\c++\bits\basic_string.h:246 -1
     (expr_list:REG_EH_REGION (const_int 0 [0])
        (nil))
    (expr_list:REG_BR_PRED (use (reg:SI 0 ax))
        (nil)))
(insn 21 20 23 5 (set (reg:SI 62 [ D.45953 ])
        (reg:SI 0 ax)) c:\mingw\lib\gcc\mingw32\4.8.1\include\c++\bits\basic_string.h:246 -1
     (nil))
(insn 23 21 24 5 (set (reg:CCNO 17 flags)
        (compare:CCNO (reg:SI 62 [ D.45953 ])
            (const_int 0 [0]))) c:\mingw\lib\gcc\mingw32\4.8.1\include\c++\bits\basic_string.h:245 -1
     (nil))
(jump_insn 24 23 25 5 (set (pc)
        (if_then_else (gt (reg:CCNO 17 flags)
                (const_int 0 [0]))
            (label_ref:SI 31)
            (pc))) c:\mingw\lib\gcc\mingw32\4.8.1\include\c++\bits\basic_string.h:245 503 {*jcc_1}
     (expr_list:REG_BR_PROB (const_int 8089 [0x1f99])
        (nil))
 -> 31)
;;  succ:       6 [19.1%]  (FALLTHRU)
;;              7 [80.9%] 

;; basic block 6, loop depth 0, count 0, freq 1
;;  prev block 5, next block 7, flags: (NEW, REACHABLE, RTL)
;;  pred:       5 [19.1%]  (FALLTHRU)
(note 25 24 26 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(insn 26 25 27 6 (parallel [
            (set (reg:SI 66)
                (plus:SI (reg/f:SI 54 virtual-stack-vars)
                    (const_int -1 [0xffffffffffffffff])))
            (clobber (reg:CC 17 flags))
        ]) c:\mingw\lib\gcc\mingw32\4.8.1\include\c++\bits\basic_string.h:249 -1
     (nil))
(insn 27 26 28 6 (set (mem/f:SI (reg/f:SI 56 virtual-outgoing-args) [0 S4 A32])
        (reg:SI 66)) c:\mingw\lib\gcc\mingw32\4.8.1\include\c++\bits\basic_string.h:249 -1
     (expr_list:REG_EQUAL (plus:SI (reg/f:SI 54 virtual-stack-vars)
            (const_int -1 [0xffffffffffffffff]))
        (nil)))
(insn 28 27 29 6 (set (reg:SI 2 cx)
        (reg/f:SI 60 [ D.45951 ])) c:\mingw\lib\gcc\mingw32\4.8.1\include\c++\bits\basic_string.h:249 -1
     (nil))
(call_insn 29 28 30 6 (parallel [
            (call (mem:QI (symbol_ref:SI ("_ZNSs4_Rep10_M_destroyERKSaIcE") [flags 0x43]  <function_decl 043a2f80 _M_destroy>) [0 _M_destroy S1 A8])
                (const_int 4 [0x4]))
            (set (reg/f:SI 7 sp)
                (plus:SI (reg/f:SI 7 sp)
                    (const_int 4 [0x4])))
        ]) c:\mingw\lib\gcc\mingw32\4.8.1\include\c++\bits\basic_string.h:249 -1
     (expr_list:REG_ARGS_SIZE (const_int -4 [0xfffffffffffffffc])
        (expr_list:REG_EH_REGION (const_int 0 [0])
            (nil)))
    (expr_list:REG_BR_PRED (use (reg:SI 2 cx))
        (expr_list:REG_BR_PRED (use (mem/f:SI (reg/f:SI 56 virtual-outgoing-args) [0 S4 A32]))
            (nil))))
(insn 30 29 31 6 (parallel [
            (set (reg/f:SI 7 sp)
                (plus:SI (reg/f:SI 7 sp)
                    (const_int -4 [0xfffffffffffffffc])))
            (clobber (reg:CC 17 flags))
        ]) c:\mingw\lib\gcc\mingw32\4.8.1\include\c++\bits\basic_string.h:249 -1
     (expr_list:REG_ARGS_SIZE (const_int 0 [0])
        (nil)))
;;  succ:       7 [100.0%]  (FALLTHRU)

;; basic block 7, loop depth 0, count 0, freq 10000, maybe hot
;;  prev block 6, next block 1, flags: (NEW, REACHABLE, RTL)
;;  pred:       6 [100.0%]  (FALLTHRU)
;;              4 [100.0%] 
;;              5 [80.9%] 
(code_label 31 30 32 7 30 "" [2 uses])
(note 32 31 33 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(insn 33 32 34 7 (set (mem/f:SI (reg/f:SI 63 [ this ]) [6 MEM[(int (*__vtbl_ptr_type) () * *)this_2(D)]+0 S4 A32])
        (const:SI (plus:SI (symbol_ref:SI ("_ZTVN4core10DecorationE") [flags 0x2]  <var_decl 04bfb780 _ZTVN4core10DecorationE>)
                (const_int 8 [0x8])))) src/core/Decoration.h:25 -1
     (nil))
(insn 34 33 35 7 (set (mem:SI (reg/f:SI 56 virtual-outgoing-args) [0 S4 A32])
        (reg/f:SI 63 [ this ])) src/miner/TEST/TileSprite.h:25 -1
     (nil))
(call_insn 35 34 0 7 (call (mem:QI (symbol_ref:SI ("_ZdlPv") [flags 0x43]  <function_decl 032f2880 operator delete>) [0 operator delete S1 A8])
        (const_int 4 [0x4])) src/miner/TEST/TileSprite.h:25 -1
     (expr_list:REG_EH_REGION (const_int 0 [0])
        (nil))
    (expr_list:REG_BR_PRED (use (mem/f:SI (reg/f:SI 56 virtual-outgoing-args) [0 S4 A32]))
        (nil)))
;;  succ:       EXIT [100.0%]  (FALLTHRU)


;; Function miner::TileSprite::TileSprite(const core::Entity*) (_ZN5miner10TileSpriteC2EPKN4core6EntityE, funcdef_no=2397, decl_uid=43738, cgraph_uid=393)

miner::TileSprite::TileSprite(const core::Entity*) (struct TileSprite * const this, const struct Entity * tile)
{
  void * D.45968;
  void * D.45967;
  static struct auto_ptr m_ptr;
  struct allocator_type D.45757;
  struct allocator_type D.45755;
  struct allocator_type D.45751;
  struct Texture * tex;
  struct allocator D.44547;
  const struct string D.44546;
  struct Sprite * _5;
  const struct string & _13;
  char * _21;
  struct _Rep * _22;
  char * _23;
  struct _Rep * _24;
  char * _25;
  struct _Rep * _26;
  _Atomic_word * _37;
  int _38;
  char _39;
  int _40;
  struct element_type * _42;
  void * _43;

;;   basic block 2, loop depth 0
;;    pred:       ENTRY
  std::basic_string<char>::basic_string (&D.44546, "tile_default", &D.44547);
  _5 = &this_4(D)->D.43750;
  core::Sprite::Sprite (_5, &D.44546, 0, 0, 2);
;;    succ:       18
;;                3

;;   basic block 3, loop depth 0
;;    pred:       2
  _21 = D.44546._M_dataplus._M_p;
  _22 = &MEM[(void *)_21 + 4294967284B];
  if (_22 != &_S_empty_rep_storage)
    goto <bb 5>;
  else
    goto <bb 4>;
;;    succ:       5
;;                4

;;   basic block 4, loop depth 0
;;    pred:       3
;;                5
  goto <bb 7>;
;;    succ:       7

;;   basic block 5, loop depth 0
;;    pred:       3
  _37 = &MEM[(struct _Rep *)_21 + 4294967284B].D.21789._M_refcount;
  _38 = __gnu_cxx::_ZN9__gnu_cxxL27__exchange_and_add_dispatchEPii.constprop.25 (_37);
  if (_38 <= 0)
    goto <bb 6>;
  else
    goto <bb 4>;
;;    succ:       6
;;                4

;;   basic block 6, loop depth 0
;;    pred:       5
  std::basic_string<char>::_Rep::_M_destroy (_22, &D.45751);
;;    succ:       7

;;   basic block 7, loop depth 0
;;    pred:       6
;;                4
  D.45751 ={v} {CLOBBER};
  D.44546 ={v} {CLOBBER};
  D.44547 ={v} {CLOBBER};
  this_4(D)->D.43750.D.43707._vptr.Decoration = &MEM[(void *)&_ZTVN5miner10TileSpriteE + 8B];
  this_4(D)->m_tile = tile_11(D);
  _13 = &MEM[(const struct Sprite *)this_4(D)].m_textureName;
  _39 = MEM[(char *)&_ZGVZN4core9SingletonINS_13TextureSystemEE8instanceEvE5m_ptr];
  if (_39 == 0)
    goto <bb 8>;
  else
    goto <bb 13>;
;;    succ:       8
;;                13

;;   basic block 8, loop depth 0
;;    pred:       7
  _40 = __cxa_guard_acquire (&_ZGVZN4core9SingletonINS_13TextureSystemEE8instanceEvE5m_ptr);
  if (_40 != 0)
    goto <bb 9>;
  else
    goto <bb 13>;
;;    succ:       9
;;                13

;;   basic block 9, loop depth 0
;;    pred:       8
  _43 = operator new (24);
;;    succ:       10
;;                15

;;   basic block 10, loop depth 0
;;    pred:       9
  core::TextureSystem::TextureSystem (_43);
;;    succ:       11
;;                12

;;   basic block 11, loop depth 0
;;    pred:       10
  m_ptr._M_ptr = _43;
  __cxa_guard_release (&_ZGVZN4core9SingletonINS_13TextureSystemEE8instanceEvE5m_ptr);
  atexit (__tcf_0);
  goto <bb 14>;
;;    succ:       14

;;   basic block 12, loop depth 0
;;   Invalid sum of outgoing probabilities 0.0%
;;    pred:       10
<L4>:
  operator delete (_43);
  __builtin_eh_copy_values (7, 8);
  goto <bb 15> (<L3>);
;;    succ:       15

;;   basic block 13, loop depth 0
;;    pred:       7
;;                8
;;    succ:       14

;;   basic block 14, loop depth 0
;;    pred:       13
;;                11
  _42 = m_ptr._M_ptr;
  tex_17 = core::TextureSystem::getTexture (_42, _13);
  goto <bb 16>;
;;    succ:       19
;;                16

;;   basic block 15, loop depth 0
;;   Invalid sum of outgoing probabilities 0.0%
;;    pred:       12
;;                9
<L3>:
  __cxa_guard_abort (&_ZGVZN4core9SingletonINS_13TextureSystemEE8instanceEvE5m_ptr);
  __builtin_eh_copy_values (5, 7);
  goto <bb 19> (<L2>);
;;    succ:       19

;;   basic block 16, loop depth 0
;;    pred:       14
  core::Texture::setAlpha (tex_17, 153);
;;    succ:       19
;;                17

;;   basic block 17, loop depth 0
;;    pred:       16
  return;
;;    succ:       EXIT

;;   basic block 18, loop depth 0
;;    pred:       2
<L0>:
  _23 = D.44546._M_dataplus._M_p;
  _24 = &MEM[(void *)_23 + 4294967284B];
  std::basic_string<char>::_Rep::_M_dispose (_24, &D.45755);
  _15 = __builtin_eh_pointer (2);
  __builtin_unwind_resume (_15);
;;    succ:      

;;   basic block 19, loop depth 0
;;    pred:       15
;;                14
;;                16
<L2>:
  MEM[(struct Sprite *)this_4(D)].D.43707._vptr.Decoration = &MEM[(void *)&_ZTVN4core6SpriteE + 8B];
  _25 = MEM[(const struct basic_string *)this_4(D) + 20B]._M_dataplus._M_p;
  _26 = &MEM[(void *)_25 + 4294967284B];
  std::basic_string<char>::_Rep::_M_dispose (_26, &D.45757);
  D.45757 ={v} {CLOBBER};
  MEM[(int (*__vtbl_ptr_type) () * *)this_4(D)] = &MEM[(void *)&_ZTVN4core10DecorationE + 8B];
  _41 = __builtin_eh_pointer (5);
  __builtin_unwind_resume (_41);
;;    succ:      

}



Partition map 

Partition 4 (this_4(D) - 4 )
Partition 5 (_5 - 5 )
Partition 11 (tile_11(D) - 11 )
Partition 13 (_13 - 13 )
Partition 15 (_15 - 15 )
Partition 17 (tex_17 - 17 )
Partition 21 (_21 - 21 )
Partition 22 (_22 - 22 )
Partition 23 (_23 - 23 )
Partition 24 (_24 - 24 )
Partition 25 (_25 - 25 )
Partition 26 (_26 - 26 )
Partition 37 (_37 - 37 )
Partition 38 (_38 - 38 )
Partition 39 (_39 - 39 )
Partition 40 (_40 - 40 )
Partition 41 (_41 - 41 )
Partition 42 (_42 - 42 )
Partition 43 (_43 - 43 )


Partition map 

Partition 0 (this_4(D) - 4 )
Partition 1 (tile_11(D) - 11 )


Live on entry to BB2 : this_4(D)  tile_11(D)  

Live on entry to BB3 : this_4(D)  tile_11(D)  

Live on entry to BB4 : this_4(D)  tile_11(D)  

Live on entry to BB5 : this_4(D)  tile_11(D)  

Live on entry to BB6 : this_4(D)  tile_11(D)  

Live on entry to BB7 : this_4(D)  tile_11(D)  

Live on entry to BB8 : this_4(D)  

Live on entry to BB9 : this_4(D)  

Live on entry to BB10 : this_4(D)  

Live on entry to BB11 : this_4(D)  

Live on entry to BB12 : this_4(D)  

Live on entry to BB13 : this_4(D)  

Live on entry to BB14 : this_4(D)  

Live on entry to BB15 : this_4(D)  

Live on entry to BB16 : this_4(D)  

Live on entry to BB17 : 

Live on entry to BB18 : 

Live on entry to BB19 : this_4(D)  

Conflict graph:

After sorting:
Coalesce List:

Partition map 

Partition 0 (this_4(D) - 4 )
Partition 1 (tile_11(D) - 11 )

After Coalescing:

Partition map 

Partition 0 (this_4(D) - 4 )
Partition 1 (_5 - 5 )
Partition 2 (tile_11(D) - 11 )
Partition 3 (_13 - 13 )
Partition 4 (_15 - 15 )
Partition 5 (tex_17 - 17 )
Partition 6 (_21 - 21 )
Partition 7 (_22 - 22 )
Partition 8 (_23 - 23 )
Partition 9 (_24 - 24 )
Partition 10 (_25 - 25 )
Partition 11 (_26 - 26 )
Partition 12 (_37 - 37 )
Partition 13 (_38 - 38 )
Partition 14 (_39 - 39 )
Partition 15 (_40 - 40 )
Partition 16 (_41 - 41 )
Partition 17 (_42 - 42 )
Partition 18 (_43 - 43 )


Replacing Expressions
_5 replace with --> _5 = &this_4(D)->D.43750;

_23 replace with --> _23 = D.44546._M_dataplus._M_p;

_24 replace with --> _24 = &MEM[(void *)_23 + 4294967284B];

_25 replace with --> _25 = MEM[(const struct basic_string *)this_4(D) + 20B]._M_dataplus._M_p;

_26 replace with --> _26 = &MEM[(void *)_25 + 4294967284B];

_37 replace with --> _37 = &MEM[(struct _Rep *)_21 + 4294967284B].D.21789._M_refcount;

_39 replace with --> _39 = MEM[(char *)&_ZGVZN4core9SingletonINS_13TextureSystemEE8instanceEvE5m_ptr];

_42 replace with --> _42 = m_ptr._M_ptr;


miner::TileSprite::TileSprite(const core::Entity*) (struct TileSprite * const this, const struct Entity * tile)
{
  void * D.45968;
  void * D.45967;
  static struct auto_ptr m_ptr;
  struct allocator_type D.45757;
  struct allocator_type D.45755;
  struct allocator_type D.45751;
  struct Texture * tex;
  struct allocator D.44547;
  const struct string D.44546;
  struct Sprite * _5;
  const struct string & _13;
  char * _21;
  struct _Rep * _22;
  char * _23;
  struct _Rep * _24;
  char * _25;
  struct _Rep * _26;
  _Atomic_word * _37;
  int _38;
  char _39;
  int _40;
  struct element_type * _42;
  void * _43;

;;   basic block 2, loop depth 0
;;    pred:       ENTRY
  std::basic_string<char>::basic_string (&D.44546, "tile_default", &D.44547);
  _5 = &this_4(D)->D.43750;
  core::Sprite::Sprite (_5, &D.44546, 0, 0, 2);
;;    succ:       18
;;                3

;;   basic block 3, loop depth 0
;;    pred:       2
  _21 = D.44546._M_dataplus._M_p;
  _22 = &MEM[(void *)_21 + 4294967284B];
  if (_22 != &_S_empty_rep_storage)
    goto <bb 5>;
  else
    goto <bb 4>;
;;    succ:       5
;;                4

;;   basic block 4, loop depth 0
;;    pred:       3
;;                5
  goto <bb 7>;
;;    succ:       7

;;   basic block 5, loop depth 0
;;    pred:       3
  _37 = &MEM[(struct _Rep *)_21 + 4294967284B].D.21789._M_refcount;
  _38 = __gnu_cxx::_ZN9__gnu_cxxL27__exchange_and_add_dispatchEPii.constprop.25 (_37);
  if (_38 <= 0)
    goto <bb 6>;
  else
    goto <bb 4>;
;;    succ:       6
;;                4

;;   basic block 6, loop depth 0
;;    pred:       5
  std::basic_string<char>::_Rep::_M_destroy (_22, &D.45751);
;;    succ:       7

;;   basic block 7, loop depth 0
;;    pred:       6
;;                4
  D.45751 ={v} {CLOBBER};
  D.44546 ={v} {CLOBBER};
  D.44547 ={v} {CLOBBER};
  this_4(D)->D.43750.D.43707._vptr.Decoration = &MEM[(void *)&_ZTVN5miner10TileSpriteE + 8B];
  this_4(D)->m_tile = tile_11(D);
  _13 = &MEM[(const struct Sprite *)this_4(D)].m_textureName;
  _39 = MEM[(char *)&_ZGVZN4core9SingletonINS_13TextureSystemEE8instanceEvE5m_ptr];
  if (_39 == 0)
    goto <bb 8>;
  else
    goto <bb 13>;
;;    succ:       8
;;                13

;;   basic block 8, loop depth 0
;;    pred:       7
  _40 = __cxa_guard_acquire (&_ZGVZN4core9SingletonINS_13TextureSystemEE8instanceEvE5m_ptr);
  if (_40 != 0)
    goto <bb 9>;
  else
    goto <bb 13>;
;;    succ:       9
;;                13

;;   basic block 9, loop depth 0
;;    pred:       8
  _43 = operator new (24);
;;    succ:       10
;;                15

;;   basic block 10, loop depth 0
;;    pred:       9
  core::TextureSystem::TextureSystem (_43);
;;    succ:       11
;;                12

;;   basic block 11, loop depth 0
;;    pred:       10
  m_ptr._M_ptr = _43;
  __cxa_guard_release (&_ZGVZN4core9SingletonINS_13TextureSystemEE8instanceEvE5m_ptr);
  atexit (__tcf_0);
  goto <bb 14>;
;;    succ:       14

;;   basic block 12, loop depth 0
;;   Invalid sum of outgoing probabilities 0.0%
;;    pred:       10
<L4>:
  operator delete (_43);
  __builtin_eh_copy_values (7, 8);
  goto <bb 15> (<L3>);
;;    succ:       15

;;   basic block 13, loop depth 0
;;    pred:       7
;;                8
;;    succ:       14

;;   basic block 14, loop depth 0
;;    pred:       13
;;                11
  _42 = m_ptr._M_ptr;
  tex_17 = core::TextureSystem::getTexture (_42, _13);
  goto <bb 16>;
;;    succ:       19
;;                16

;;   basic block 15, loop depth 0
;;   Invalid sum of outgoing probabilities 0.0%
;;    pred:       12
;;                9
<L3>:
  __cxa_guard_abort (&_ZGVZN4core9SingletonINS_13TextureSystemEE8instanceEvE5m_ptr);
  __builtin_eh_copy_values (5, 7);
  goto <bb 19> (<L2>);
;;    succ:       19

;;   basic block 16, loop depth 0
;;    pred:       14
  core::Texture::setAlpha (tex_17, 153);
;;    succ:       19
;;                17

;;   basic block 17, loop depth 0
;;    pred:       16
  return;
;;    succ:       EXIT

;;   basic block 18, loop depth 0
;;    pred:       2
<L0>:
  _23 = D.44546._M_dataplus._M_p;
  _24 = &MEM[(void *)_23 + 4294967284B];
  std::basic_string<char>::_Rep::_M_dispose (_24, &D.45755);
  _15 = __builtin_eh_pointer (2);
  __builtin_unwind_resume (_15);
;;    succ:      

;;   basic block 19, loop depth 0
;;    pred:       15
;;                14
;;                16
<L2>:
  MEM[(struct Sprite *)this_4(D)].D.43707._vptr.Decoration = &MEM[(void *)&_ZTVN4core6SpriteE + 8B];
  _25 = MEM[(const struct basic_string *)this_4(D) + 20B]._M_dataplus._M_p;
  _26 = &MEM[(void *)_25 + 4294967284B];
  std::basic_string<char>::_Rep::_M_dispose (_26, &D.45757);
  D.45757 ={v} {CLOBBER};
  MEM[(int (*__vtbl_ptr_type) () * *)this_4(D)] = &MEM[(void *)&_ZTVN4core10DecorationE + 8B];
  _41 = __builtin_eh_pointer (5);
  __builtin_unwind_resume (_41);
;;    succ:      

}


Partition 4: size 4 align 4
	D.44546	D.45757
Partition 1: size 1 align 1
	D.45755	D.45751
Partition 3: size 1 align 1
	D.44547

;; Generating RTL for gimple basic block 2

;; std::basic_string<char>::basic_string (&D.44546, "tile_default", &D.44547);

(insn 7 6 8 (parallel [
            (set (reg:SI 78)
                (plus:SI (reg/f:SI 54 virtual-stack-vars)
                    (const_int -4 [0xfffffffffffffffc])))
            (clobber (reg:CC 17 flags))
        ]) src/miner/TEST/TileSprite.cpp:24 -1
     (nil))

(insn 8 7 9 (parallel [
            (set (reg:SI 79)
                (plus:SI (reg/f:SI 54 virtual-stack-vars)
                    (const_int -6 [0xfffffffffffffffa])))
            (clobber (reg:CC 17 flags))
        ]) src/miner/TEST/TileSprite.cpp:24 -1
     (nil))

(insn 9 8 10 (set (mem/f:SI (plus:SI (reg/f:SI 56 virtual-outgoing-args)
                (const_int 4 [0x4])) [0 S4 A32])
        (reg:SI 79)) src/miner/TEST/TileSprite.cpp:24 -1
     (expr_list:REG_EQUAL (plus:SI (reg/f:SI 54 virtual-stack-vars)
            (const_int -6 [0xfffffffffffffffa]))
        (nil)))

(insn 10 9 11 (set (mem:SI (reg/f:SI 56 virtual-outgoing-args) [0 S4 A32])
        (symbol_ref/f:SI ("*LC0") [flags 0x2]  <var_decl 04db8120 *LC0>)) src/miner/TEST/TileSprite.cpp:24 -1
     (nil))

(insn 11 10 12 (set (reg:SI 2 cx)
        (reg:SI 78)) src/miner/TEST/TileSprite.cpp:24 -1
     (nil))

(call_insn 12 11 13 (parallel [
            (call (mem:QI (symbol_ref:SI ("_ZNSsC1EPKcRKSaIcE") [flags 0x43]  <function_decl 043a2280 __comp_ctor >) [0 __comp_ctor  S1 A8])
                (const_int 8 [0x8]))
            (set (reg/f:SI 7 sp)
                (plus:SI (reg/f:SI 7 sp)
                    (const_int 8 [0x8])))
        ]) src/miner/TEST/TileSprite.cpp:24 -1
     (expr_list:REG_ARGS_SIZE (const_int -8 [0xfffffffffffffff8])
        (nil))
    (expr_list:REG_BR_PRED (use (reg:SI 2 cx))
        (expr_list:REG_BR_PRED (use (mem/f:SI (reg/f:SI 56 virtual-outgoing-args) [0 S4 A32]))
            (expr_list:REG_BR_PRED (use (mem/f:SI (plus:SI (reg/f:SI 56 virtual-outgoing-args)
                            (const_int 4 [0x4])) [0 S4 A32]))
                (nil)))))

(insn 13 12 0 (parallel [
            (set (reg/f:SI 7 sp)
                (plus:SI (reg/f:SI 7 sp)
                    (const_int -8 [0xfffffffffffffff8])))
            (clobber (reg:CC 17 flags))
        ]) src/miner/TEST/TileSprite.cpp:24 -1
     (expr_list:REG_ARGS_SIZE (const_int 0 [0])
        (nil)))

;; core::Sprite::Sprite (_5, &D.44546, 0, 0, 2);

(insn 14 13 15 (set (mem:SI (plus:SI (reg/f:SI 56 virtual-outgoing-args)
                (const_int 12 [0xc])) [0 S4 A32])
        (const_int 2 [0x2])) src/miner/TEST/TileSprite.cpp:24 -1
     (nil))

(insn 15 14 16 (set (mem:SI (plus:SI (reg/f:SI 56 virtual-outgoing-args)
                (const_int 8 [0x8])) [0 S4 A32])
        (const_int 0 [0])) src/miner/TEST/TileSprite.cpp:24 -1
     (nil))

(insn 16 15 17 (set (mem:SI (plus:SI (reg/f:SI 56 virtual-outgoing-args)
                (const_int 4 [0x4])) [0 S4 A32])
        (const_int 0 [0])) src/miner/TEST/TileSprite.cpp:24 -1
     (nil))

(insn 17 16 18 (parallel [
            (set (reg:SI 80)
                (plus:SI (reg/f:SI 54 virtual-stack-vars)
                    (const_int -4 [0xfffffffffffffffc])))
            (clobber (reg:CC 17 flags))
        ]) src/miner/TEST/TileSprite.cpp:24 -1
     (nil))

(insn 18 17 19 (set (mem/f:SI (reg/f:SI 56 virtual-outgoing-args) [0 S4 A32])
        (reg:SI 80)) src/miner/TEST/TileSprite.cpp:24 -1
     (expr_list:REG_EQUAL (plus:SI (reg/f:SI 54 virtual-stack-vars)
            (const_int -4 [0xfffffffffffffffc]))
        (nil)))

(insn 19 18 20 (set (reg:SI 2 cx)
        (reg/f:SI 76 [ this ])) src/miner/TEST/TileSprite.cpp:24 -1
     (nil))

(call_insn 20 19 21 (parallel [
            (call (mem:QI (symbol_ref:SI ("_ZN4core6SpriteC2ERKSsjjj") [flags 0x43]  <function_decl 04bf8e80 __base_ctor >) [0 __base_ctor  S1 A8])
                (const_int 16 [0x10]))
            (set (reg/f:SI 7 sp)
                (plus:SI (reg/f:SI 7 sp)
                    (const_int 16 [0x10])))
        ]) src/miner/TEST/TileSprite.cpp:24 -1
     (expr_list:REG_EH_REGION (const_int 2 [0x2])
        (expr_list:REG_ARGS_SIZE (const_int -16 [0xfffffffffffffff0])
            (nil)))
    (expr_list:REG_BR_PRED (use (reg:SI 2 cx))
        (expr_list:REG_BR_PRED (use (mem/f:SI (reg/f:SI 56 virtual-outgoing-args) [0 S4 A32]))
            (expr_list:REG_BR_PRED (use (mem:SI (plus:SI (reg/f:SI 56 virtual-outgoing-args)
                            (const_int 4 [0x4])) [0 S4 A32]))
                (expr_list:REG_BR_PRED (use (mem:SI (plus:SI (reg/f:SI 56 virtual-outgoing-args)
                                (const_int 8 [0x8])) [0 S4 A32]))
                    (expr_list:REG_BR_PRED (use (mem:SI (plus:SI (reg/f:SI 56 virtual-outgoing-args)
                                    (const_int 12 [0xc])) [0 S4 A32]))
                        (nil)))))))

(insn 21 20 0 (parallel [
            (set (reg/f:SI 7 sp)
                (plus:SI (reg/f:SI 7 sp)
                    (const_int -16 [0xfffffffffffffff0])))
            (clobber (reg:CC 17 flags))
        ]) src/miner/TEST/TileSprite.cpp:24 -1
     (expr_list:REG_ARGS_SIZE (const_int 0 [0])
        (nil)))

;; Generating RTL for gimple basic block 3

;; _21 = D.44546._M_dataplus._M_p;

(insn 23 22 0 (set (reg/f:SI 63 [ D.45971 ])
        (mem/f/c:SI (plus:SI (reg/f:SI 54 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [6 D.44546._M_dataplus._M_p+0 S4 A32])) c:\mingw\lib\gcc\mingw32\4.8.1\include\c++\bits\basic_string.h:293 -1
     (nil))

;; _22 = &MEM[(void *)_21 + 4294967284B];

(insn 24 23 0 (parallel [
            (set (reg/f:SI 64 [ D.45972 ])
                (plus:SI (reg/f:SI 63 [ D.45971 ])
                    (const_int -12 [0xfffffffffffffff4])))
            (clobber (reg:CC 17 flags))
        ]) c:\mingw\lib\gcc\mingw32\4.8.1\include\c++\bits\basic_string.h:539 -1
     (nil))

;; if (_22 != &_S_empty_rep_storage)

(insn 25 24 26 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/f:SI 64 [ D.45972 ])
            (symbol_ref:SI ("_ZNSs4_Rep20_S_empty_rep_storageE") [flags 0x42]  <var_decl 043a53c0 _S_empty_rep_storage>))) c:\mingw\lib\gcc\mingw32\4.8.1\include\c++\bits\basic_string.h:240 -1
     (nil))

(jump_insn 26 25 0 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 0)
            (pc))) c:\mingw\lib\gcc\mingw32\4.8.1\include\c++\bits\basic_string.h:240 -1
     (expr_list:REG_BR_PROB (const_int 4 [0x4])
        (nil)))

;; Generating RTL for gimple basic block 4

;; Generating RTL for gimple basic block 5

;; 

(code_label 30 29 31 33 "" [0 uses])

(note 31 30 0 NOTE_INSN_BASIC_BLOCK)

;; _38 = __gnu_cxx::_ZN9__gnu_cxxL27__exchange_and_add_dispatchEPii.constprop.25 (_37);

(insn 32 31 33 (parallel [
            (set (reg:SI 81)
                (plus:SI (reg/f:SI 63 [ D.45971 ])
                    (const_int -12 [0xfffffffffffffff4])))
            (clobber (reg:CC 17 flags))
        ]) c:\mingw\lib\gcc\mingw32\4.8.1\include\c++\bits\basic_string.h:246 -1
     (nil))

(insn 33 32 34 (parallel [
            (set (reg:SI 82 [ D.45973 ])
                (plus:SI (reg:SI 81)
                    (const_int 8 [0x8])))
            (clobber (reg:CC 17 flags))
        ]) c:\mingw\lib\gcc\mingw32\4.8.1\include\c++\bits\basic_string.h:246 -1
     (nil))

(insn 34 33 35 (set (reg:SI 0 ax)
        (reg:SI 82 [ D.45973 ])) c:\mingw\lib\gcc\mingw32\4.8.1\include\c++\bits\basic_string.h:246 -1
     (nil))

(call_insn 35 34 36 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:SI ("_ZN9__gnu_cxxL27__exchange_and_add_dispatchEPii.constprop.25") [flags 0x3]  <function_decl 04cebf00 _ZN9__gnu_cxxL27__exchange_and_add_dispatchEPii.constprop.25>) [0 _ZN9__gnu_cxxL27__exchange_and_add_dispatchEPii.constprop.25 S1 A8])
            (const_int 0 [0]))) c:\mingw\lib\gcc\mingw32\4.8.1\include\c++\bits\basic_string.h:246 -1
     (expr_list:REG_EH_REGION (const_int 0 [0])
        (nil))
    (expr_list:REG_BR_PRED (use (reg:SI 0 ax))
        (nil)))

(insn 36 35 0 (set (reg:SI 70 [ D.45974 ])
        (reg:SI 0 ax)) c:\mingw\lib\gcc\mingw32\4.8.1\include\c++\bits\basic_string.h:246 -1
     (nil))

;; if (_38 <= 0)

(insn 38 36 39 (set (reg:CCNO 17 flags)
        (compare:CCNO (reg:SI 70 [ D.45974 ])
            (const_int 0 [0]))) c:\mingw\lib\gcc\mingw32\4.8.1\include\c++\bits\basic_string.h:245 -1
     (nil))

(jump_insn 39 38 0 (set (pc)
        (if_then_else (gt (reg:CCNO 17 flags)
                (const_int 0 [0]))
            (label_ref 37)
            (pc))) c:\mingw\lib\gcc\mingw32\4.8.1\include\c++\bits\basic_string.h:245 -1
     (expr_list:REG_BR_PROB (const_int 8089 [0x1f99])
        (nil)))

;; Generating RTL for gimple basic block 6

;; std::basic_string<char>::_Rep::_M_destroy (_22, &D.45751);

(insn 41 40 42 (parallel [
            (set (reg:SI 83)
                (plus:SI (reg/f:SI 54 virtual-stack-vars)
                    (const_int -5 [0xfffffffffffffffb])))
            (clobber (reg:CC 17 flags))
        ]) c:\mingw\lib\gcc\mingw32\4.8.1\include\c++\bits\basic_string.h:249 -1
     (nil))

(insn 42 41 43 (set (mem/f:SI (reg/f:SI 56 virtual-outgoing-args) [0 S4 A32])
        (reg:SI 83)) c:\mingw\lib\gcc\mingw32\4.8.1\include\c++\bits\basic_string.h:249 -1
     (expr_list:REG_EQUAL (plus:SI (reg/f:SI 54 virtual-stack-vars)
            (const_int -5 [0xfffffffffffffffb]))
        (nil)))

(insn 43 42 44 (set (reg:SI 2 cx)
        (reg/f:SI 64 [ D.45972 ])) c:\mingw\lib\gcc\mingw32\4.8.1\include\c++\bits\basic_string.h:249 -1
     (nil))

(call_insn 44 43 45 (parallel [
            (call (mem:QI (symbol_ref:SI ("_ZNSs4_Rep10_M_destroyERKSaIcE") [flags 0x43]  <function_decl 043a2f80 _M_destroy>) [0 _M_destroy S1 A8])
                (const_int 4 [0x4]))
            (set (reg/f:SI 7 sp)
                (plus:SI (reg/f:SI 7 sp)
                    (const_int 4 [0x4])))
        ]) c:\mingw\lib\gcc\mingw32\4.8.1\include\c++\bits\basic_string.h:249 -1
     (expr_list:REG_ARGS_SIZE (const_int -4 [0xfffffffffffffffc])
        (expr_list:REG_EH_REGION (const_int 0 [0])
            (nil)))
    (expr_list:REG_BR_PRED (use (reg:SI 2 cx))
        (expr_list:REG_BR_PRED (use (mem/f:SI (reg/f:SI 56 virtual-outgoing-args) [0 S4 A32]))
            (nil))))

(insn 45 44 0 (parallel [
            (set (reg/f:SI 7 sp)
                (plus:SI (reg/f:SI 7 sp)
                    (const_int -4 [0xfffffffffffffffc])))
            (clobber (reg:CC 17 flags))
        ]) c:\mingw\lib\gcc\mingw32\4.8.1\include\c++\bits\basic_string.h:249 -1
     (expr_list:REG_ARGS_SIZE (const_int 0 [0])
        (nil)))

;; Generating RTL for gimple basic block 7

;; 

(code_label 46 45 47 34 "" [0 uses])

(note 47 46 0 NOTE_INSN_BASIC_BLOCK)

;; D.45751 ={v} {CLOBBER};

(nil)

;; D.44546 ={v} {CLOBBER};

(nil)

;; D.44547 ={v} {CLOBBER};

(nil)

;; this_4(D)->D.43750.D.43707._vptr.Decoration = &MEM[(void *)&_ZTVN5miner10TileSpriteE + 8B];

(insn 48 47 0 (set (mem/f:SI (reg/f:SI 76 [ this ]) [6 this_4(D)->D.43750.D.43707._vptr.Decoration+0 S4 A32])
        (const:SI (plus:SI (symbol_ref:SI ("_ZTVN5miner10TileSpriteE") [flags 0x2]  <var_decl 04c0b4e0 _ZTVN5miner10TileSpriteE>)
                (const_int 8 [0x8])))) src/miner/TEST/TileSprite.cpp:24 -1
     (nil))

;; this_4(D)->m_tile = tile_11(D);

(insn 49 48 0 (set (mem/f:SI (plus:SI (reg/f:SI 76 [ this ])
                (const_int 24 [0x18])) [6 this_4(D)->m_tile+0 S4 A32])
        (reg/v/f:SI 77 [ tile ])) src/miner/TEST/TileSprite.cpp:24 -1
     (nil))

;; _13 = &MEM[(const struct Sprite *)this_4(D)].m_textureName;

(insn 50 49 0 (parallel [
            (set (reg/f:SI 60 [ D.45970 ])
                (plus:SI (reg/f:SI 76 [ this ])
                    (const_int 20 [0x14])))
            (clobber (reg:CC 17 flags))
        ]) src/miner/TEST/TileSprite.cpp:26 -1
     (nil))

;; if (_39 == 0)

(insn 51 50 52 (set (reg/f:SI 84)
        (symbol_ref:SI ("_ZGVZN4core9SingletonINS_13TextureSystemEE8instanceEvE5m_ptr") [flags 0x2]  <var_decl 04c80a20 _ZGVZN4core9SingletonINS_13TextureSystemEE8instanceEvE5m_ptr>)) src/core/Singleton.h:22 -1
     (nil))

(insn 52 51 53 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:QI (reg/f:SI 84) [0 MEM[(char *)&_ZGVZN4core9SingletonINS_13TextureSystemEE8instanceEvE5m_ptr]+0 S1 A64])
            (const_int 0 [0]))) src/core/Singleton.h:22 -1
     (nil))

(jump_insn 53 52 0 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 0)
            (pc))) src/core/Singleton.h:22 -1
     (expr_list:REG_BR_PROB (const_int 6102 [0x17d6])
        (nil)))

;; Generating RTL for gimple basic block 8

;; _40 = __cxa_guard_acquire (&_ZGVZN4core9SingletonINS_13TextureSystemEE8instanceEvE5m_ptr);

(insn 55 54 56 (set (mem:SI (reg/f:SI 56 virtual-outgoing-args) [0 S4 A32])
        (symbol_ref:SI ("_ZGVZN4core9SingletonINS_13TextureSystemEE8instanceEvE5m_ptr") [flags 0x2]  <var_decl 04c80a20 _ZGVZN4core9SingletonINS_13TextureSystemEE8instanceEvE5m_ptr>)) src/core/Singleton.h:22 -1
     (nil))

(call_insn 56 55 57 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:SI ("__cxa_guard_acquire") [flags 0x43]  <function_decl 04c83680 __cxa_guard_acquire>) [0 __cxa_guard_acquire S1 A8])
            (const_int 4 [0x4]))) src/core/Singleton.h:22 -1
     (expr_list:REG_EH_REGION (const_int 0 [0])
        (nil))
    (expr_list:REG_BR_PRED (use (mem/f:SI (reg/f:SI 56 virtual-outgoing-args) [0 S4 A32]))
        (nil)))

(insn 57 56 0 (set (reg:SI 72 [ D.45974 ])
        (reg:SI 0 ax)) src/core/Singleton.h:22 -1
     (nil))

;; if (_40 != 0)

(insn 58 57 59 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 72 [ D.45974 ])
            (const_int 0 [0]))) src/core/Singleton.h:22 -1
     (nil))

(jump_insn 59 58 0 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 0)
            (pc))) src/core/Singleton.h:22 -1
     (expr_list:REG_BR_PROB (const_int 6102 [0x17d6])
        (nil)))

;; Generating RTL for gimple basic block 9

;; _43 = operator new (24);

(insn 61 60 62 (set (mem:SI (reg/f:SI 56 virtual-outgoing-args) [0 S4 A32])
        (const_int 24 [0x18])) src/core/TextureSystem.h:21 -1
     (nil))

(call_insn 62 61 63 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:SI ("_Znwj") [flags 0x43]  <function_decl 032f2780 operator new>) [0 operator new S1 A8])
            (const_int 4 [0x4]))) src/core/TextureSystem.h:21 -1
     (expr_list:REG_EH_REGION (const_int 4 [0x4])
        (nil))
    (expr_list:REG_BR_PRED (use (mem:SI (reg/f:SI 56 virtual-outgoing-args) [0 S4 A32]))
        (nil)))

(insn 63 62 0 (set (reg/f:SI 75 [ D.45977 ])
        (reg:SI 0 ax)) src/core/TextureSystem.h:21 -1
     (nil))

;; Generating RTL for gimple basic block 10

;; core::TextureSystem::TextureSystem (_43);

(insn 65 64 66 (set (reg:SI 2 cx)
        (reg/f:SI 75 [ D.45977 ])) -1
     (nil))

(call_insn 66 65 0 (call (mem:QI (symbol_ref:SI ("_ZN4core13TextureSystemC1Ev") [flags 0x43]  <function_decl 04c26d80 __comp_ctor >) [0 __comp_ctor  S1 A8])
        (const_int 0 [0])) -1
     (expr_list:REG_EH_REGION (const_int 5 [0x5])
        (nil))
    (expr_list:REG_BR_PRED (use (reg:SI 2 cx))
        (nil)))

;; Generating RTL for gimple basic block 11

;; m_ptr._M_ptr = _43;

(insn 68 67 69 (set (reg/f:SI 85)
        (symbol_ref:SI ("_ZZN4core9SingletonINS_13TextureSystemEE8instanceEvE5m_ptr") [flags 0x2]  <var_decl 04c7b780 m_ptr>)) c:\mingw\lib\gcc\mingw32\4.8.1\include\c++\backward\auto_ptr.h:103 -1
     (nil))

(insn 69 68 0 (set (mem/f/c:SI (reg/f:SI 85) [6 m_ptr._M_ptr+0 S4 A32])
        (reg/f:SI 75 [ D.45977 ])) c:\mingw\lib\gcc\mingw32\4.8.1\include\c++\backward\auto_ptr.h:103 -1
     (nil))

;; __cxa_guard_release (&_ZGVZN4core9SingletonINS_13TextureSystemEE8instanceEvE5m_ptr);

(insn 70 69 71 (set (mem:SI (reg/f:SI 56 virtual-outgoing-args) [0 S4 A32])
        (symbol_ref:SI ("_ZGVZN4core9SingletonINS_13TextureSystemEE8instanceEvE5m_ptr") [flags 0x2]  <var_decl 04c80a20 _ZGVZN4core9SingletonINS_13TextureSystemEE8instanceEvE5m_ptr>)) src/core/Singleton.h:22 -1
     (nil))

(call_insn 71 70 0 (call (mem:QI (symbol_ref:SI ("__cxa_guard_release") [flags 0x43]  <function_decl 04c83700 __cxa_guard_release>) [0 __cxa_guard_release S1 A8])
        (const_int 4 [0x4])) src/core/Singleton.h:22 -1
     (expr_list:REG_EH_REGION (const_int 0 [0])
        (nil))
    (expr_list:REG_BR_PRED (use (mem/f:SI (reg/f:SI 56 virtual-outgoing-args) [0 S4 A32]))
        (nil)))

;; atexit (__tcf_0);

(insn 72 71 73 (set (mem:SI (reg/f:SI 56 virtual-outgoing-args) [0 S4 A32])
        (symbol_ref:SI ("__tcf_0") [flags 0x3]  <function_decl 04c83800 __tcf_0>)) src/core/Singleton.h:22 -1
     (nil))

(call_insn 73 72 0 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:SI ("atexit") [flags 0x43]  <function_decl 04c83880 atexit>) [0 atexit S1 A8])
            (const_int 4 [0x4]))) src/core/Singleton.h:22 -1
     (expr_list:REG_EH_REGION (const_int 0 [0])
        (nil))
    (expr_list:REG_BR_PRED (use (mem/f:SI (reg/f:SI 56 virtual-outgoing-args) [0 S4 A32]))
        (nil)))

;; Generating RTL for gimple basic block 12

;; <L4>:

(code_label 76 75 77 38 "" [0 uses])

(note 77 76 0 NOTE_INSN_BASIC_BLOCK)

;; operator delete (_43);

(insn 78 77 79 (set (mem:SI (reg/f:SI 56 virtual-outgoing-args) [0 S4 A32])
        (reg/f:SI 75 [ D.45977 ])) src/core/TextureSystem.h:21 -1
     (nil))

(call_insn 79 78 0 (call (mem:QI (symbol_ref:SI ("_ZdlPv") [flags 0x43]  <function_decl 032f2880 operator delete>) [0 operator delete S1 A8])
        (const_int 4 [0x4])) src/core/TextureSystem.h:21 -1
     (expr_list:REG_EH_REGION (const_int 0 [0])
        (nil))
    (expr_list:REG_BR_PRED (use (mem/f:SI (reg/f:SI 56 virtual-outgoing-args) [0 S4 A32]))
        (nil)))

;; __builtin_eh_copy_values (7, 8);

(insn 80 79 81 (set (reg:SI 86)
        (reg:SI 87)) -1
     (nil))

(insn 81 80 0 (set (reg:SI 88)
        (reg:SI 89)) -1
     (nil))

;; Generating RTL for gimple basic block 13

;; 

(code_label 84 83 85 36 "" [0 uses])

(note 85 84 0 NOTE_INSN_BASIC_BLOCK)

;; Generating RTL for gimple basic block 14

;; 

(code_label 86 85 87 37 "" [0 uses])

(note 87 86 0 NOTE_INSN_BASIC_BLOCK)

;; tex_17 = core::TextureSystem::getTexture (_42, _13);

(insn 88 87 89 (set (reg/f:SI 90)
        (symbol_ref:SI ("_ZZN4core9SingletonINS_13TextureSystemEE8instanceEvE5m_ptr") [flags 0x2]  <var_decl 04c7b780 m_ptr>)) c:\mingw\lib\gcc\mingw32\4.8.1\include\c++\backward\auto_ptr.h:211 -1
     (nil))

(insn 89 88 90 (set (mem:SI (reg/f:SI 56 virtual-outgoing-args) [0 S4 A32])
        (reg/f:SI 60 [ D.45970 ])) src/miner/TEST/TileSprite.cpp:26 -1
     (nil))

(insn 90 89 91 (set (reg:SI 2 cx)
        (mem/f/c:SI (reg/f:SI 90) [6 m_ptr._M_ptr+0 S4 A32])) src/miner/TEST/TileSprite.cpp:26 -1
     (nil))

(call_insn 91 90 92 (parallel [
            (set (reg:SI 0 ax)
                (call (mem:QI (symbol_ref:SI ("_ZNK4core13TextureSystem10getTextureERKSs") [flags 0x43]  <function_decl 04c26c80 getTexture>) [0 getTexture S1 A8])
                    (const_int 4 [0x4])))
            (set (reg/f:SI 7 sp)
                (plus:SI (reg/f:SI 7 sp)
                    (const_int 4 [0x4])))
        ]) src/miner/TEST/TileSprite.cpp:26 -1
     (expr_list:REG_EH_REGION (const_int 3 [0x3])
        (expr_list:REG_ARGS_SIZE (const_int -4 [0xfffffffffffffffc])
            (nil)))
    (expr_list:REG_BR_PRED (use (reg:SI 2 cx))
        (expr_list:REG_BR_PRED (use (mem/f:SI (reg/f:SI 56 virtual-outgoing-args) [0 S4 A32]))
            (nil))))

(insn 92 91 93 (parallel [
            (set (reg/f:SI 7 sp)
                (plus:SI (reg/f:SI 7 sp)
                    (const_int -4 [0xfffffffffffffffc])))
            (clobber (reg:CC 17 flags))
        ]) src/miner/TEST/TileSprite.cpp:26 -1
     (expr_list:REG_ARGS_SIZE (const_int 0 [0])
        (nil)))

(insn 93 92 0 (set (reg/v/f:SI 62 [ tex ])
        (reg:SI 0 ax)) src/miner/TEST/TileSprite.cpp:26 -1
     (nil))

;; Generating RTL for gimple basic block 15

;; <L3>:

(code_label 96 95 97 39 "" [0 uses])

(note 97 96 0 NOTE_INSN_BASIC_BLOCK)

;; __cxa_guard_abort (&_ZGVZN4core9SingletonINS_13TextureSystemEE8instanceEvE5m_ptr);

(insn 98 97 99 (set (mem:SI (reg/f:SI 56 virtual-outgoing-args) [0 S4 A32])
        (symbol_ref:SI ("_ZGVZN4core9SingletonINS_13TextureSystemEE8instanceEvE5m_ptr") [flags 0x2]  <var_decl 04c80a20 _ZGVZN4core9SingletonINS_13TextureSystemEE8instanceEvE5m_ptr>)) src/core/Singleton.h:22 -1
     (nil))

(call_insn 99 98 0 (call (mem:QI (symbol_ref:SI ("__cxa_guard_abort") [flags 0x43]  <function_decl 04c83780 __cxa_guard_abort>) [0 __cxa_guard_abort S1 A8])
        (const_int 4 [0x4])) src/core/Singleton.h:22 -1
     (expr_list:REG_EH_REGION (const_int 0 [0])
        (nil))
    (expr_list:REG_BR_PRED (use (mem/f:SI (reg/f:SI 56 virtual-outgoing-args) [0 S4 A32]))
        (nil)))

;; __builtin_eh_copy_values (5, 7);

(insn 100 99 101 (set (reg:SI 91)
        (reg:SI 86)) -1
     (nil))

(insn 101 100 0 (set (reg:SI 92)
        (reg:SI 88)) -1
     (nil))

;; Generating RTL for gimple basic block 16

;; 

(code_label 104 103 105 40 "" [0 uses])

(note 105 104 0 NOTE_INSN_BASIC_BLOCK)

;; core::Texture::setAlpha (tex_17, 153);

(insn 106 105 107 (set (mem:SI (reg/f:SI 56 virtual-outgoing-args) [0 S4 A32])
        (const_int 153 [0x99])) src/miner/TEST/TileSprite.cpp:28 -1
     (nil))

(insn 107 106 108 (set (reg:SI 2 cx)
        (reg/v/f:SI 62 [ tex ])) src/miner/TEST/TileSprite.cpp:28 -1
     (nil))

(call_insn 108 107 109 (parallel [
            (call (mem:QI (symbol_ref:SI ("_ZN4core7Texture8setAlphaEh") [flags 0x43]  <function_decl 04c57e80 setAlpha>) [0 setAlpha S1 A8])
                (const_int 4 [0x4]))
            (set (reg/f:SI 7 sp)
                (plus:SI (reg/f:SI 7 sp)
                    (const_int 4 [0x4])))
        ]) src/miner/TEST/TileSprite.cpp:28 -1
     (expr_list:REG_EH_REGION (const_int 3 [0x3])
        (expr_list:REG_ARGS_SIZE (const_int -4 [0xfffffffffffffffc])
            (nil)))
    (expr_list:REG_BR_PRED (use (reg:SI 2 cx))
        (expr_list:REG_BR_PRED (use (mem:SI (reg/f:SI 56 virtual-outgoing-args) [0 S4 A32]))
            (nil))))

(insn 109 108 0 (parallel [
            (set (reg/f:SI 7 sp)
                (plus:SI (reg/f:SI 7 sp)
                    (const_int -4 [0xfffffffffffffffc])))
            (clobber (reg:CC 17 flags))
        ]) src/miner/TEST/TileSprite.cpp:28 -1
     (expr_list:REG_ARGS_SIZE (const_int 0 [0])
        (nil)))

;; Generating RTL for gimple basic block 17

;; return;

(jump_insn 111 110 112 (set (pc)
        (label_ref 0)) src/miner/TEST/TileSprite.cpp:29 -1
     (nil))

(barrier 112 111 0)

;; Generating RTL for gimple basic block 18

;; <L0>:

(code_label 113 112 114 42 "" [0 uses])

(note 114 113 0 NOTE_INSN_BASIC_BLOCK)

;; std::basic_string<char>::_Rep::_M_dispose (_24, &D.45755);

(insn 115 114 116 (set (reg/f:SI 94)
        (mem/f/c:SI (plus:SI (reg/f:SI 54 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [6 D.44546._M_dataplus._M_p+0 S4 A32])) c:\mingw\lib\gcc\mingw32\4.8.1\include\c++\bits\basic_string.h:539 -1
     (nil))

(insn 116 115 117 (parallel [
            (set (reg:SI 93 [ D.45972 ])
                (plus:SI (reg/f:SI 94)
                    (const_int -12 [0xfffffffffffffff4])))
            (clobber (reg:CC 17 flags))
        ]) c:\mingw\lib\gcc\mingw32\4.8.1\include\c++\bits\basic_string.h:539 -1
     (expr_list:REG_EQUAL (plus:SI (mem/f/c:SI (plus:SI (reg/f:SI 54 virtual-stack-vars)
                    (const_int -4 [0xfffffffffffffffc])) [6 D.44546._M_dataplus._M_p+0 S4 A32])
            (const_int -12 [0xfffffffffffffff4]))
        (nil)))

(insn 117 116 118 (parallel [
            (set (reg:SI 95)
                (plus:SI (reg/f:SI 54 virtual-stack-vars)
                    (const_int -5 [0xfffffffffffffffb])))
            (clobber (reg:CC 17 flags))
        ]) c:\mingw\lib\gcc\mingw32\4.8.1\include\c++\bits\basic_string.h:539 -1
     (nil))

(insn 118 117 119 (set (mem/f:SI (reg/f:SI 56 virtual-outgoing-args) [0 S4 A32])
        (reg:SI 95)) c:\mingw\lib\gcc\mingw32\4.8.1\include\c++\bits\basic_string.h:539 -1
     (expr_list:REG_EQUAL (plus:SI (reg/f:SI 54 virtual-stack-vars)
            (const_int -5 [0xfffffffffffffffb]))
        (nil)))

(insn 119 118 120 (set (reg:SI 2 cx)
        (reg:SI 93 [ D.45972 ])) c:\mingw\lib\gcc\mingw32\4.8.1\include\c++\bits\basic_string.h:539 -1
     (nil))

(call_insn 120 119 121 (parallel [
            (call (mem:QI (symbol_ref:SI ("_ZNSs4_Rep10_M_disposeERKSaIcE") [flags 0x43]  <function_decl 043a2f00 _M_dispose>) [0 _M_dispose S1 A8])
                (const_int 4 [0x4]))
            (set (reg/f:SI 7 sp)
                (plus:SI (reg/f:SI 7 sp)
                    (const_int 4 [0x4])))
        ]) c:\mingw\lib\gcc\mingw32\4.8.1\include\c++\bits\basic_string.h:539 -1
     (expr_list:REG_ARGS_SIZE (const_int -4 [0xfffffffffffffffc])
        (expr_list:REG_EH_REGION (const_int 0 [0])
            (nil)))
    (expr_list:REG_BR_PRED (use (reg:SI 2 cx))
        (expr_list:REG_BR_PRED (use (mem/f:SI (reg/f:SI 56 virtual-outgoing-args) [0 S4 A32]))
            (nil))))

(insn 121 120 0 (parallel [
            (set (reg/f:SI 7 sp)
                (plus:SI (reg/f:SI 7 sp)
                    (const_int -4 [0xfffffffffffffffc])))
            (clobber (reg:CC 17 flags))
        ]) c:\mingw\lib\gcc\mingw32\4.8.1\include\c++\bits\basic_string.h:539 -1
     (expr_list:REG_ARGS_SIZE (const_int 0 [0])
        (nil)))

;; _15 = __builtin_eh_pointer (2);

(insn 122 121 0 (set (reg/f:SI 61 [ D.45967 ])
        (reg:SI 96)) -1
     (nil))

;; __builtin_unwind_resume (_15);

(insn 123 122 124 (set (mem:SI (reg/f:SI 56 virtual-outgoing-args) [0 S4 A32])
        (reg/f:SI 61 [ D.45967 ])) -1
     (nil))

(call_insn 124 123 125 (call (mem:QI (symbol_ref:SI ("_Unwind_Resume") [flags 0x43]  <function_decl 032f2180 __builtin_unwind_resume>) [0 __builtin_unwind_resume S1 A8])
        (const_int 4 [0x4])) -1
     (expr_list:REG_NORETURN (const_int 0 [0])
        (nil))
    (expr_list:REG_BR_PRED (use (mem/f:SI (reg/f:SI 56 virtual-outgoing-args) [0 S4 A32]))
        (nil)))

(barrier 125 124 0)

;; Generating RTL for gimple basic block 19

;; <L2>:

(code_label 126 125 127 41 "" [0 uses])

(note 127 126 0 NOTE_INSN_BASIC_BLOCK)

;; MEM[(struct Sprite *)this_4(D)].D.43707._vptr.Decoration = &MEM[(void *)&_ZTVN4core6SpriteE + 8B];

(insn 128 127 0 (set (mem/f:SI (reg/f:SI 76 [ this ]) [6 MEM[(struct Sprite *)this_4(D)].D.43707._vptr.Decoration+0 S4 A32])
        (const:SI (plus:SI (symbol_ref:SI ("_ZTVN4core6SpriteE") [flags 0x42]  <var_decl 04c044e0 _ZTVN4core6SpriteE>)
                (const_int 8 [0x8])))) src/core/Sprite.h:25 -1
     (nil))

;; std::basic_string<char>::_Rep::_M_dispose (_26, &D.45757);

(insn 129 128 130 (set (reg/f:SI 98)
        (mem/f:SI (plus:SI (reg/f:SI 76 [ this ])
                (const_int 20 [0x14])) [6 MEM[(const struct basic_string *)this_4(D) + 20B]._M_dataplus._M_p+0 S4 A32])) c:\mingw\lib\gcc\mingw32\4.8.1\include\c++\bits\basic_string.h:539 -1
     (nil))

(insn 130 129 131 (parallel [
            (set (reg:SI 97 [ D.45972 ])
                (plus:SI (reg/f:SI 98)
                    (const_int -12 [0xfffffffffffffff4])))
            (clobber (reg:CC 17 flags))
        ]) c:\mingw\lib\gcc\mingw32\4.8.1\include\c++\bits\basic_string.h:539 -1
     (expr_list:REG_EQUAL (plus:SI (mem/f:SI (plus:SI (reg/f:SI 76 [ this ])
                    (const_int 20 [0x14])) [6 MEM[(const struct basic_string *)this_4(D) + 20B]._M_dataplus._M_p+0 S4 A32])
            (const_int -12 [0xfffffffffffffff4]))
        (nil)))

(insn 131 130 132 (parallel [
            (set (reg:SI 99)
                (plus:SI (reg/f:SI 54 virtual-stack-vars)
                    (const_int -4 [0xfffffffffffffffc])))
            (clobber (reg:CC 17 flags))
        ]) c:\mingw\lib\gcc\mingw32\4.8.1\include\c++\bits\basic_string.h:539 -1
     (nil))

(insn 132 131 133 (set (mem/f:SI (reg/f:SI 56 virtual-outgoing-args) [0 S4 A32])
        (reg:SI 99)) c:\mingw\lib\gcc\mingw32\4.8.1\include\c++\bits\basic_string.h:539 -1
     (expr_list:REG_EQUAL (plus:SI (reg/f:SI 54 virtual-stack-vars)
            (const_int -4 [0xfffffffffffffffc]))
        (nil)))

(insn 133 132 134 (set (reg:SI 2 cx)
        (reg:SI 97 [ D.45972 ])) c:\mingw\lib\gcc\mingw32\4.8.1\include\c++\bits\basic_string.h:539 -1
     (nil))

(call_insn 134 133 135 (parallel [
            (call (mem:QI (symbol_ref:SI ("_ZNSs4_Rep10_M_disposeERKSaIcE") [flags 0x43]  <function_decl 043a2f00 _M_dispose>) [0 _M_dispose S1 A8])
                (const_int 4 [0x4]))
            (set (reg/f:SI 7 sp)
                (plus:SI (reg/f:SI 7 sp)
                    (const_int 4 [0x4])))
        ]) c:\mingw\lib\gcc\mingw32\4.8.1\include\c++\bits\basic_string.h:539 -1
     (expr_list:REG_ARGS_SIZE (const_int -4 [0xfffffffffffffffc])
        (expr_list:REG_EH_REGION (const_int 0 [0])
            (nil)))
    (expr_list:REG_BR_PRED (use (reg:SI 2 cx))
        (expr_list:REG_BR_PRED (use (mem/f:SI (reg/f:SI 56 virtual-outgoing-args) [0 S4 A32]))
            (nil))))

(insn 135 134 0 (parallel [
            (set (reg/f:SI 7 sp)
                (plus:SI (reg/f:SI 7 sp)
                    (const_int -4 [0xfffffffffffffffc])))
            (clobber (reg:CC 17 flags))
        ]) c:\mingw\lib\gcc\mingw32\4.8.1\include\c++\bits\basic_string.h:539 -1
     (expr_list:REG_ARGS_SIZE (const_int 0 [0])
        (nil)))

;; D.45757 ={v} {CLOBBER};

(nil)

;; MEM[(int (*__vtbl_ptr_type) () * *)this_4(D)] = &MEM[(void *)&_ZTVN4core10DecorationE + 8B];

(insn 136 135 0 (set (mem/f:SI (reg/f:SI 76 [ this ]) [6 MEM[(int (*__vtbl_ptr_type) () * *)this_4(D)]+0 S4 A32])
        (const:SI (plus:SI (symbol_ref:SI ("_ZTVN4core10DecorationE") [flags 0x2]  <var_decl 04bfb780 _ZTVN4core10DecorationE>)
                (const_int 8 [0x8])))) src/core/Decoration.h:25 -1
     (nil))

;; _41 = __builtin_eh_pointer (5);

(insn 137 136 0 (set (reg/f:SI 73 [ D.45968 ])
        (reg:SI 91)) -1
     (nil))

;; __builtin_unwind_resume (_41);

(insn 138 137 139 (set (mem:SI (reg/f:SI 56 virtual-outgoing-args) [0 S4 A32])
        (reg/f:SI 73 [ D.45968 ])) -1
     (nil))

(call_insn 139 138 140 (call (mem:QI (symbol_ref:SI ("_Unwind_Resume") [flags 0x43]  <function_decl 032f2180 __builtin_unwind_resume>) [0 __builtin_unwind_resume S1 A8])
        (const_int 4 [0x4])) -1
     (expr_list:REG_NORETURN (const_int 0 [0])
        (nil))
    (expr_list:REG_BR_PRED (use (mem/f:SI (reg/f:SI 56 virtual-outgoing-args) [0 S4 A32]))
        (nil)))

(barrier 140 139 0)
Purged edges from bb 24


try_optimize_cfg iteration 1

Merging block 3 into block 2...
Merged blocks 2 and 3.
Merged 2 and 3 without moving.
Merging block 5 into block 4...
Merged blocks 4 and 5.
Merged 4 and 5 without moving.
Forwarding edge 4->6 to 9 failed.
Edge 7->6 redirected to 9
Edge 9->17 redirected to 18
Edge 10->17 redirected to 18
Merging block 13 into block 12...
Merged blocks 12 and 13.
Merged 12 and 13 without moving.
Merging block 16 into block 15...
Merged blocks 15 and 16.
Merged 15 and 16 without moving.
deleting block 17
Merging block 24 into block 23...
Merged blocks 23 and 24.
Merged 23 and 24 without moving.
Merging block 26 into block 25...
Merged blocks 25 and 26.
Merged 25 and 26 without moving.


try_optimize_cfg iteration 2

Forwarding edge 4->6 to 9 failed.
Deleted label in block 6.


;;
;; Full RTL generated for this function:
;;
(note 1 0 5 NOTE_INSN_DELETED)
;; basic block 2, loop depth 0, count 0, freq 10000, maybe hot
;;  prev block 0, next block 4, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       ENTRY [100.0%]  (FALLTHRU)
(note 5 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 5 3 2 (set (reg/f:SI 76 [ this ])
        (reg:SI 2 cx [ this ])) src/miner/TEST/TileSprite.cpp:22 -1
     (nil))
(insn 3 2 4 2 (set (reg/v/f:SI 77 [ tile ])
        (mem/f/c:SI (reg/f:SI 53 virtual-incoming-args) [6 tile+0 S4 A32])) src/miner/TEST/TileSprite.cpp:22 -1
     (expr_list:REG_EQUIV (mem/f/c:SI (reg/f:SI 53 virtual-incoming-args) [6 tile+0 S4 A32])
        (nil)))
(note 4 3 7 2 NOTE_INSN_FUNCTION_BEG)
(insn 7 4 8 2 (parallel [
            (set (reg:SI 78)
                (plus:SI (reg/f:SI 54 virtual-stack-vars)
                    (const_int -4 [0xfffffffffffffffc])))
            (clobber (reg:CC 17 flags))
        ]) src/miner/TEST/TileSprite.cpp:24 -1
     (nil))
(insn 8 7 9 2 (parallel [
            (set (reg:SI 79)
                (plus:SI (reg/f:SI 54 virtual-stack-vars)
                    (const_int -6 [0xfffffffffffffffa])))
            (clobber (reg:CC 17 flags))
        ]) src/miner/TEST/TileSprite.cpp:24 -1
     (nil))
(insn 9 8 10 2 (set (mem/f:SI (plus:SI (reg/f:SI 56 virtual-outgoing-args)
                (const_int 4 [0x4])) [0 S4 A32])
        (reg:SI 79)) src/miner/TEST/TileSprite.cpp:24 -1
     (expr_list:REG_EQUAL (plus:SI (reg/f:SI 54 virtual-stack-vars)
            (const_int -6 [0xfffffffffffffffa]))
        (nil)))
(insn 10 9 11 2 (set (mem:SI (reg/f:SI 56 virtual-outgoing-args) [0 S4 A32])
        (symbol_ref/f:SI ("*LC0") [flags 0x2]  <var_decl 04db8120 *LC0>)) src/miner/TEST/TileSprite.cpp:24 -1
     (nil))
(insn 11 10 12 2 (set (reg:SI 2 cx)
        (reg:SI 78)) src/miner/TEST/TileSprite.cpp:24 -1
     (nil))
(call_insn 12 11 13 2 (parallel [
            (call (mem:QI (symbol_ref:SI ("_ZNSsC1EPKcRKSaIcE") [flags 0x43]  <function_decl 043a2280 __comp_ctor >) [0 __comp_ctor  S1 A8])
                (const_int 8 [0x8]))
            (set (reg/f:SI 7 sp)
                (plus:SI (reg/f:SI 7 sp)
                    (const_int 8 [0x8])))
        ]) src/miner/TEST/TileSprite.cpp:24 -1
     (expr_list:REG_ARGS_SIZE (const_int -8 [0xfffffffffffffff8])
        (nil))
    (expr_list:REG_BR_PRED (use (reg:SI 2 cx))
        (expr_list:REG_BR_PRED (use (mem/f:SI (reg/f:SI 56 virtual-outgoing-args) [0 S4 A32]))
            (expr_list:REG_BR_PRED (use (mem/f:SI (plus:SI (reg/f:SI 56 virtual-outgoing-args)
                            (const_int 4 [0x4])) [0 S4 A32]))
                (nil)))))
(insn 13 12 14 2 (parallel [
            (set (reg/f:SI 7 sp)
                (plus:SI (reg/f:SI 7 sp)
                    (const_int -8 [0xfffffffffffffff8])))
            (clobber (reg:CC 17 flags))
        ]) src/miner/TEST/TileSprite.cpp:24 -1
     (expr_list:REG_ARGS_SIZE (const_int 0 [0])
        (nil)))
(insn 14 13 15 2 (set (mem:SI (plus:SI (reg/f:SI 56 virtual-outgoing-args)
                (const_int 12 [0xc])) [0 S4 A32])
        (const_int 2 [0x2])) src/miner/TEST/TileSprite.cpp:24 -1
     (nil))
(insn 15 14 16 2 (set (mem:SI (plus:SI (reg/f:SI 56 virtual-outgoing-args)
                (const_int 8 [0x8])) [0 S4 A32])
        (const_int 0 [0])) src/miner/TEST/TileSprite.cpp:24 -1
     (nil))
(insn 16 15 17 2 (set (mem:SI (plus:SI (reg/f:SI 56 virtual-outgoing-args)
                (const_int 4 [0x4])) [0 S4 A32])
        (const_int 0 [0])) src/miner/TEST/TileSprite.cpp:24 -1
     (nil))
(insn 17 16 18 2 (parallel [
            (set (reg:SI 80)
                (plus:SI (reg/f:SI 54 virtual-stack-vars)
                    (const_int -4 [0xfffffffffffffffc])))
            (clobber (reg:CC 17 flags))
        ]) src/miner/TEST/TileSprite.cpp:24 -1
     (nil))
(insn 18 17 19 2 (set (mem/f:SI (reg/f:SI 56 virtual-outgoing-args) [0 S4 A32])
        (reg:SI 80)) src/miner/TEST/TileSprite.cpp:24 -1
     (expr_list:REG_EQUAL (plus:SI (reg/f:SI 54 virtual-stack-vars)
            (const_int -4 [0xfffffffffffffffc]))
        (nil)))
(insn 19 18 20 2 (set (reg:SI 2 cx)
        (reg/f:SI 76 [ this ])) src/miner/TEST/TileSprite.cpp:24 -1
     (nil))
(call_insn 20 19 143 2 (parallel [
            (call (mem:QI (symbol_ref:SI ("_ZN4core6SpriteC2ERKSsjjj") [flags 0x43]  <function_decl 04bf8e80 __base_ctor >) [0 __base_ctor  S1 A8])
                (const_int 16 [0x10]))
            (set (reg/f:SI 7 sp)
                (plus:SI (reg/f:SI 7 sp)
                    (const_int 16 [0x10])))
        ]) src/miner/TEST/TileSprite.cpp:24 -1
     (expr_list:REG_EH_REGION (const_int 2 [0x2])
        (expr_list:REG_ARGS_SIZE (const_int -16 [0xfffffffffffffff0])
            (nil)))
    (expr_list:REG_BR_PRED (use (reg:SI 2 cx))
        (expr_list:REG_BR_PRED (use (mem/f:SI (reg/f:SI 56 virtual-outgoing-args) [0 S4 A32]))
            (expr_list:REG_BR_PRED (use (mem:SI (plus:SI (reg/f:SI 56 virtual-outgoing-args)
                            (const_int 4 [0x4])) [0 S4 A32]))
                (expr_list:REG_BR_PRED (use (mem:SI (plus:SI (reg/f:SI 56 virtual-outgoing-args)
                                (const_int 8 [0x8])) [0 S4 A32]))
                    (expr_list:REG_BR_PRED (use (mem:SI (plus:SI (reg/f:SI 56 virtual-outgoing-args)
                                    (const_int 12 [0xc])) [0 S4 A32]))
                        (nil)))))))
;;  succ:       25 (ABNORMAL,ABNORMAL_CALL,EH)
;;              4 [100.0%]  (FALLTHRU)

;; basic block 4, loop depth 0, count 0, freq 10000, maybe hot
;;  prev block 2, next block 6, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       2 [100.0%]  (FALLTHRU)
(note 143 20 21 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 21 143 23 4 (parallel [
            (set (reg/f:SI 7 sp)
                (plus:SI (reg/f:SI 7 sp)
                    (const_int -16 [0xfffffffffffffff0])))
            (clobber (reg:CC 17 flags))
        ]) src/miner/TEST/TileSprite.cpp:24 -1
     (expr_list:REG_ARGS_SIZE (const_int 0 [0])
        (nil)))
(insn 23 21 24 4 (set (reg/f:SI 63 [ D.45971 ])
        (mem/f/c:SI (plus:SI (reg/f:SI 54 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [6 D.44546._M_dataplus._M_p+0 S4 A32])) c:\mingw\lib\gcc\mingw32\4.8.1\include\c++\bits\basic_string.h:293 -1
     (nil))
(insn 24 23 25 4 (parallel [
            (set (reg/f:SI 64 [ D.45972 ])
                (plus:SI (reg/f:SI 63 [ D.45971 ])
                    (const_int -12 [0xfffffffffffffff4])))
            (clobber (reg:CC 17 flags))
        ]) c:\mingw\lib\gcc\mingw32\4.8.1\include\c++\bits\basic_string.h:539 -1
     (nil))
(insn 25 24 26 4 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/f:SI 64 [ D.45972 ])
            (symbol_ref:SI ("_ZNSs4_Rep20_S_empty_rep_storageE") [flags 0x42]  <var_decl 043a53c0 _S_empty_rep_storage>))) c:\mingw\lib\gcc\mingw32\4.8.1\include\c++\bits\basic_string.h:240 -1
     (nil))
(jump_insn 26 25 27 4 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 30)
            (pc))) c:\mingw\lib\gcc\mingw32\4.8.1\include\c++\bits\basic_string.h:240 -1
     (expr_list:REG_BR_PROB (const_int 4 [0x4])
        (nil))
 -> 30)
;;  succ:       7 [0.0%] 
;;              6 [100.0%]  (FALLTHRU)

;; basic block 6, loop depth 0, count 0, freq 9996, maybe hot
;;  prev block 4, next block 7, flags: (NEW, REACHABLE, RTL)
;;  pred:       4 [100.0%]  (FALLTHRU)
(note 27 26 28 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(jump_insn 28 27 29 6 (set (pc)
        (label_ref 46)) c:\mingw\lib\gcc\mingw32\4.8.1\include\c++\bits\basic_string.h:240 -1
     (nil)
 -> 46)
;;  succ:       9 [100.0%] 

(barrier 29 28 30)
;; basic block 7, loop depth 0, count 0, freq 4
;;  prev block 6, next block 8, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       4 [0.0%] 
(code_label 30 29 31 7 33 "" [1 uses])
(note 31 30 32 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(insn 32 31 33 7 (parallel [
            (set (reg:SI 81)
                (plus:SI (reg/f:SI 63 [ D.45971 ])
                    (const_int -12 [0xfffffffffffffff4])))
            (clobber (reg:CC 17 flags))
        ]) c:\mingw\lib\gcc\mingw32\4.8.1\include\c++\bits\basic_string.h:246 -1
     (nil))
(insn 33 32 34 7 (parallel [
            (set (reg:SI 82 [ D.45973 ])
                (plus:SI (reg:SI 81)
                    (const_int 8 [0x8])))
            (clobber (reg:CC 17 flags))
        ]) c:\mingw\lib\gcc\mingw32\4.8.1\include\c++\bits\basic_string.h:246 -1
     (nil))
(insn 34 33 35 7 (set (reg:SI 0 ax)
        (reg:SI 82 [ D.45973 ])) c:\mingw\lib\gcc\mingw32\4.8.1\include\c++\bits\basic_string.h:246 -1
     (nil))
(call_insn 35 34 36 7 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:SI ("_ZN9__gnu_cxxL27__exchange_and_add_dispatchEPii.constprop.25") [flags 0x3]  <function_decl 04cebf00 _ZN9__gnu_cxxL27__exchange_and_add_dispatchEPii.constprop.25>) [0 _ZN9__gnu_cxxL27__exchange_and_add_dispatchEPii.constprop.25 S1 A8])
            (const_int 0 [0]))) c:\mingw\lib\gcc\mingw32\4.8.1\include\c++\bits\basic_string.h:246 -1
     (expr_list:REG_EH_REGION (const_int 0 [0])
        (nil))
    (expr_list:REG_BR_PRED (use (reg:SI 0 ax))
        (nil)))
(insn 36 35 38 7 (set (reg:SI 70 [ D.45974 ])
        (reg:SI 0 ax)) c:\mingw\lib\gcc\mingw32\4.8.1\include\c++\bits\basic_string.h:246 -1
     (nil))
(insn 38 36 39 7 (set (reg:CCNO 17 flags)
        (compare:CCNO (reg:SI 70 [ D.45974 ])
            (const_int 0 [0]))) c:\mingw\lib\gcc\mingw32\4.8.1\include\c++\bits\basic_string.h:245 -1
     (nil))
(jump_insn 39 38 40 7 (set (pc)
        (if_then_else (gt (reg:CCNO 17 flags)
                (const_int 0 [0]))
            (label_ref:SI 46)
            (pc))) c:\mingw\lib\gcc\mingw32\4.8.1\include\c++\bits\basic_string.h:245 503 {*jcc_1}
     (expr_list:REG_BR_PROB (const_int 8089 [0x1f99])
        (nil))
 -> 46)
;;  succ:       8 [19.1%]  (FALLTHRU)
;;              9 [80.9%] 

;; basic block 8, loop depth 0, count 0, freq 1
;;  prev block 7, next block 9, flags: (NEW, REACHABLE, RTL)
;;  pred:       7 [19.1%]  (FALLTHRU)
(note 40 39 41 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(insn 41 40 42 8 (parallel [
            (set (reg:SI 83)
                (plus:SI (reg/f:SI 54 virtual-stack-vars)
                    (const_int -5 [0xfffffffffffffffb])))
            (clobber (reg:CC 17 flags))
        ]) c:\mingw\lib\gcc\mingw32\4.8.1\include\c++\bits\basic_string.h:249 -1
     (nil))
(insn 42 41 43 8 (set (mem/f:SI (reg/f:SI 56 virtual-outgoing-args) [0 S4 A32])
        (reg:SI 83)) c:\mingw\lib\gcc\mingw32\4.8.1\include\c++\bits\basic_string.h:249 -1
     (expr_list:REG_EQUAL (plus:SI (reg/f:SI 54 virtual-stack-vars)
            (const_int -5 [0xfffffffffffffffb]))
        (nil)))
(insn 43 42 44 8 (set (reg:SI 2 cx)
        (reg/f:SI 64 [ D.45972 ])) c:\mingw\lib\gcc\mingw32\4.8.1\include\c++\bits\basic_string.h:249 -1
     (nil))
(call_insn 44 43 45 8 (parallel [
            (call (mem:QI (symbol_ref:SI ("_ZNSs4_Rep10_M_destroyERKSaIcE") [flags 0x43]  <function_decl 043a2f80 _M_destroy>) [0 _M_destroy S1 A8])
                (const_int 4 [0x4]))
            (set (reg/f:SI 7 sp)
                (plus:SI (reg/f:SI 7 sp)
                    (const_int 4 [0x4])))
        ]) c:\mingw\lib\gcc\mingw32\4.8.1\include\c++\bits\basic_string.h:249 -1
     (expr_list:REG_ARGS_SIZE (const_int -4 [0xfffffffffffffffc])
        (expr_list:REG_EH_REGION (const_int 0 [0])
            (nil)))
    (expr_list:REG_BR_PRED (use (reg:SI 2 cx))
        (expr_list:REG_BR_PRED (use (mem/f:SI (reg/f:SI 56 virtual-outgoing-args) [0 S4 A32]))
            (nil))))
(insn 45 44 46 8 (parallel [
            (set (reg/f:SI 7 sp)
                (plus:SI (reg/f:SI 7 sp)
                    (const_int -4 [0xfffffffffffffffc])))
            (clobber (reg:CC 17 flags))
        ]) c:\mingw\lib\gcc\mingw32\4.8.1\include\c++\bits\basic_string.h:249 -1
     (expr_list:REG_ARGS_SIZE (const_int 0 [0])
        (nil)))
;;  succ:       9 [100.0%]  (FALLTHRU)

;; basic block 9, loop depth 0, count 0, freq 10000, maybe hot
;;  prev block 8, next block 10, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       8 [100.0%]  (FALLTHRU)
;;              6 [100.0%] 
;;              7 [80.9%] 
(code_label 46 45 47 9 34 "" [2 uses])
(note 47 46 48 9 [bb 9] NOTE_INSN_BASIC_BLOCK)
(insn 48 47 49 9 (set (mem/f:SI (reg/f:SI 76 [ this ]) [6 this_4(D)->D.43750.D.43707._vptr.Decoration+0 S4 A32])
        (const:SI (plus:SI (symbol_ref:SI ("_ZTVN5miner10TileSpriteE") [flags 0x2]  <var_decl 04c0b4e0 _ZTVN5miner10TileSpriteE>)
                (const_int 8 [0x8])))) src/miner/TEST/TileSprite.cpp:24 -1
     (nil))
(insn 49 48 50 9 (set (mem/f:SI (plus:SI (reg/f:SI 76 [ this ])
                (const_int 24 [0x18])) [6 this_4(D)->m_tile+0 S4 A32])
        (reg/v/f:SI 77 [ tile ])) src/miner/TEST/TileSprite.cpp:24 -1
     (nil))
(insn 50 49 51 9 (parallel [
            (set (reg/f:SI 60 [ D.45970 ])
                (plus:SI (reg/f:SI 76 [ this ])
                    (const_int 20 [0x14])))
            (clobber (reg:CC 17 flags))
        ]) src/miner/TEST/TileSprite.cpp:26 -1
     (nil))
(insn 51 50 52 9 (set (reg/f:SI 84)
        (symbol_ref:SI ("_ZGVZN4core9SingletonINS_13TextureSystemEE8instanceEvE5m_ptr") [flags 0x2]  <var_decl 04c80a20 _ZGVZN4core9SingletonINS_13TextureSystemEE8instanceEvE5m_ptr>)) src/core/Singleton.h:22 -1
     (nil))
(insn 52 51 53 9 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:QI (reg/f:SI 84) [0 MEM[(char *)&_ZGVZN4core9SingletonINS_13TextureSystemEE8instanceEvE5m_ptr]+0 S1 A64])
            (const_int 0 [0]))) src/core/Singleton.h:22 -1
     (nil))
(jump_insn 53 52 54 9 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:SI 86)
            (pc))) src/core/Singleton.h:22 503 {*jcc_1}
     (expr_list:REG_BR_PROB (const_int 6102 [0x17d6])
        (nil))
 -> 86)
;;  succ:       10 [39.0%]  (FALLTHRU)
;;              18 [61.0%] 

;; basic block 10, loop depth 0, count 0, freq 3898, maybe hot
;;  prev block 9, next block 11, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       9 [39.0%]  (FALLTHRU)
(note 54 53 55 10 [bb 10] NOTE_INSN_BASIC_BLOCK)
(insn 55 54 56 10 (set (mem:SI (reg/f:SI 56 virtual-outgoing-args) [0 S4 A32])
        (symbol_ref:SI ("_ZGVZN4core9SingletonINS_13TextureSystemEE8instanceEvE5m_ptr") [flags 0x2]  <var_decl 04c80a20 _ZGVZN4core9SingletonINS_13TextureSystemEE8instanceEvE5m_ptr>)) src/core/Singleton.h:22 -1
     (nil))
(call_insn 56 55 57 10 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:SI ("__cxa_guard_acquire") [flags 0x43]  <function_decl 04c83680 __cxa_guard_acquire>) [0 __cxa_guard_acquire S1 A8])
            (const_int 4 [0x4]))) src/core/Singleton.h:22 -1
     (expr_list:REG_EH_REGION (const_int 0 [0])
        (nil))
    (expr_list:REG_BR_PRED (use (mem/f:SI (reg/f:SI 56 virtual-outgoing-args) [0 S4 A32]))
        (nil)))
(insn 57 56 58 10 (set (reg:SI 72 [ D.45974 ])
        (reg:SI 0 ax)) src/core/Singleton.h:22 -1
     (nil))
(insn 58 57 59 10 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 72 [ D.45974 ])
            (const_int 0 [0]))) src/core/Singleton.h:22 -1
     (nil))
(jump_insn 59 58 60 10 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:SI 86)
            (pc))) src/core/Singleton.h:22 503 {*jcc_1}
     (expr_list:REG_BR_PROB (const_int 6102 [0x17d6])
        (nil))
 -> 86)
;;  succ:       11 [39.0%]  (FALLTHRU)
;;              18 [61.0%] 

;; basic block 11, loop depth 0, count 0, freq 1519, maybe hot
;;  prev block 10, next block 12, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       10 [39.0%]  (FALLTHRU)
(note 60 59 61 11 [bb 11] NOTE_INSN_BASIC_BLOCK)
(insn 61 60 62 11 (set (mem:SI (reg/f:SI 56 virtual-outgoing-args) [0 S4 A32])
        (const_int 24 [0x18])) src/core/TextureSystem.h:21 -1
     (nil))
(call_insn 62 61 144 11 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:SI ("_Znwj") [flags 0x43]  <function_decl 032f2780 operator new>) [0 operator new S1 A8])
            (const_int 4 [0x4]))) src/core/TextureSystem.h:21 -1
     (expr_list:REG_EH_REGION (const_int 4 [0x4])
        (nil))
    (expr_list:REG_BR_PRED (use (mem:SI (reg/f:SI 56 virtual-outgoing-args) [0 S4 A32]))
        (nil)))
;;  succ:       20 (ABNORMAL,ABNORMAL_CALL,EH)
;;              12 [100.0%]  (FALLTHRU)

;; basic block 12, loop depth 0, count 0, freq 1519, maybe hot
;;  prev block 11, next block 14, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       11 [100.0%]  (FALLTHRU)
(note 144 62 63 12 [bb 12] NOTE_INSN_BASIC_BLOCK)
(insn 63 144 65 12 (set (reg/f:SI 75 [ D.45977 ])
        (reg:SI 0 ax)) src/core/TextureSystem.h:21 -1
     (nil))
(insn 65 63 66 12 (set (reg:SI 2 cx)
        (reg/f:SI 75 [ D.45977 ])) -1
     (nil))
(call_insn 66 65 67 12 (call (mem:QI (symbol_ref:SI ("_ZN4core13TextureSystemC1Ev") [flags 0x43]  <function_decl 04c26d80 __comp_ctor >) [0 __comp_ctor  S1 A8])
        (const_int 0 [0])) -1
     (expr_list:REG_EH_REGION (const_int 5 [0x5])
        (nil))
    (expr_list:REG_BR_PRED (use (reg:SI 2 cx))
        (nil)))
;;  succ:       14 [100.0%]  (FALLTHRU)
;;              15 (ABNORMAL,ABNORMAL_CALL,EH)

;; basic block 14, loop depth 0, count 0, freq 1519, maybe hot
;;  prev block 12, next block 15, flags: (NEW, REACHABLE, RTL)
;;  pred:       12 [100.0%]  (FALLTHRU)
(note 67 66 68 14 [bb 14] NOTE_INSN_BASIC_BLOCK)
(insn 68 67 69 14 (set (reg/f:SI 85)
        (symbol_ref:SI ("_ZZN4core9SingletonINS_13TextureSystemEE8instanceEvE5m_ptr") [flags 0x2]  <var_decl 04c7b780 m_ptr>)) c:\mingw\lib\gcc\mingw32\4.8.1\include\c++\backward\auto_ptr.h:103 -1
     (nil))
(insn 69 68 70 14 (set (mem/f/c:SI (reg/f:SI 85) [6 m_ptr._M_ptr+0 S4 A32])
        (reg/f:SI 75 [ D.45977 ])) c:\mingw\lib\gcc\mingw32\4.8.1\include\c++\backward\auto_ptr.h:103 -1
     (nil))
(insn 70 69 71 14 (set (mem:SI (reg/f:SI 56 virtual-outgoing-args) [0 S4 A32])
        (symbol_ref:SI ("_ZGVZN4core9SingletonINS_13TextureSystemEE8instanceEvE5m_ptr") [flags 0x2]  <var_decl 04c80a20 _ZGVZN4core9SingletonINS_13TextureSystemEE8instanceEvE5m_ptr>)) src/core/Singleton.h:22 -1
     (nil))
(call_insn 71 70 72 14 (call (mem:QI (symbol_ref:SI ("__cxa_guard_release") [flags 0x43]  <function_decl 04c83700 __cxa_guard_release>) [0 __cxa_guard_release S1 A8])
        (const_int 4 [0x4])) src/core/Singleton.h:22 -1
     (expr_list:REG_EH_REGION (const_int 0 [0])
        (nil))
    (expr_list:REG_BR_PRED (use (mem/f:SI (reg/f:SI 56 virtual-outgoing-args) [0 S4 A32]))
        (nil)))
(insn 72 71 73 14 (set (mem:SI (reg/f:SI 56 virtual-outgoing-args) [0 S4 A32])
        (symbol_ref:SI ("__tcf_0") [flags 0x3]  <function_decl 04c83800 __tcf_0>)) src/core/Singleton.h:22 -1
     (nil))
(call_insn 73 72 74 14 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:SI ("atexit") [flags 0x43]  <function_decl 04c83880 atexit>) [0 atexit S1 A8])
            (const_int 4 [0x4]))) src/core/Singleton.h:22 -1
     (expr_list:REG_EH_REGION (const_int 0 [0])
        (nil))
    (expr_list:REG_BR_PRED (use (mem/f:SI (reg/f:SI 56 virtual-outgoing-args) [0 S4 A32]))
        (nil)))
(jump_insn 74 73 75 14 (set (pc)
        (label_ref 86)) src/core/Singleton.h:22 -1
     (nil)
 -> 86)
;;  succ:       18 [100.0%] 

(barrier 75 74 158)
;; basic block 15, loop depth 0, count 0, freq 0
;;  prev block 14, next block 18, flags: (NEW, REACHABLE, RTL)
;;  pred:       12 (ABNORMAL,ABNORMAL_CALL,EH)
(code_label/s 158 75 161 15 46 "" [1 uses])
(note 161 158 159 15 [bb 15] NOTE_INSN_BASIC_BLOCK)
(insn 159 161 160 15 (set (reg:SI 87)
        (reg:SI 0 ax)) -1
     (nil))
(insn 160 159 78 15 (set (reg:SI 89)
        (reg:SI 1 dx)) -1
     (nil))
(insn 78 160 79 15 (set (mem:SI (reg/f:SI 56 virtual-outgoing-args) [0 S4 A32])
        (reg/f:SI 75 [ D.45977 ])) src/core/TextureSystem.h:21 -1
     (nil))
(call_insn 79 78 80 15 (call (mem:QI (symbol_ref:SI ("_ZdlPv") [flags 0x43]  <function_decl 032f2880 operator delete>) [0 operator delete S1 A8])
        (const_int 4 [0x4])) src/core/TextureSystem.h:21 -1
     (expr_list:REG_EH_REGION (const_int 0 [0])
        (nil))
    (expr_list:REG_BR_PRED (use (mem/f:SI (reg/f:SI 56 virtual-outgoing-args) [0 S4 A32]))
        (nil)))
(insn 80 79 81 15 (set (reg:SI 86)
        (reg:SI 87)) -1
     (nil))
(insn 81 80 82 15 (set (reg:SI 88)
        (reg:SI 89)) -1
     (nil))
(jump_insn 82 81 83 15 (set (pc)
        (label_ref 96)) -1
     (nil)
 -> 96)
;;  succ:       21 [100.0%] 

(barrier 83 82 86)
;; basic block 18, loop depth 0, count 0, freq 10000, maybe hot
;;  prev block 15, next block 19, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       10 [61.0%] 
;;              14 [100.0%] 
;;              9 [61.0%] 
(code_label 86 83 87 18 37 "" [3 uses])
(note 87 86 88 18 [bb 18] NOTE_INSN_BASIC_BLOCK)
(insn 88 87 89 18 (set (reg/f:SI 90)
        (symbol_ref:SI ("_ZZN4core9SingletonINS_13TextureSystemEE8instanceEvE5m_ptr") [flags 0x2]  <var_decl 04c7b780 m_ptr>)) c:\mingw\lib\gcc\mingw32\4.8.1\include\c++\backward\auto_ptr.h:211 -1
     (nil))
(insn 89 88 90 18 (set (mem:SI (reg/f:SI 56 virtual-outgoing-args) [0 S4 A32])
        (reg/f:SI 60 [ D.45970 ])) src/miner/TEST/TileSprite.cpp:26 -1
     (nil))
(insn 90 89 91 18 (set (reg:SI 2 cx)
        (mem/f/c:SI (reg/f:SI 90) [6 m_ptr._M_ptr+0 S4 A32])) src/miner/TEST/TileSprite.cpp:26 -1
     (nil))
(call_insn 91 90 145 18 (parallel [
            (set (reg:SI 0 ax)
                (call (mem:QI (symbol_ref:SI ("_ZNK4core13TextureSystem10getTextureERKSs") [flags 0x43]  <function_decl 04c26c80 getTexture>) [0 getTexture S1 A8])
                    (const_int 4 [0x4])))
            (set (reg/f:SI 7 sp)
                (plus:SI (reg/f:SI 7 sp)
                    (const_int 4 [0x4])))
        ]) src/miner/TEST/TileSprite.cpp:26 -1
     (expr_list:REG_EH_REGION (const_int 3 [0x3])
        (expr_list:REG_ARGS_SIZE (const_int -4 [0xfffffffffffffffc])
            (nil)))
    (expr_list:REG_BR_PRED (use (reg:SI 2 cx))
        (expr_list:REG_BR_PRED (use (mem/f:SI (reg/f:SI 56 virtual-outgoing-args) [0 S4 A32]))
            (nil))))
;;  succ:       27 (ABNORMAL,ABNORMAL_CALL,EH)
;;              19 [100.0%]  (FALLTHRU)

;; basic block 19, loop depth 0, count 0, freq 10000, maybe hot
;;  prev block 18, next block 20, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       18 [100.0%]  (FALLTHRU)
(note 145 91 92 19 [bb 19] NOTE_INSN_BASIC_BLOCK)
(insn 92 145 93 19 (parallel [
            (set (reg/f:SI 7 sp)
                (plus:SI (reg/f:SI 7 sp)
                    (const_int -4 [0xfffffffffffffffc])))
            (clobber (reg:CC 17 flags))
        ]) src/miner/TEST/TileSprite.cpp:26 -1
     (expr_list:REG_ARGS_SIZE (const_int 0 [0])
        (nil)))
(insn 93 92 94 19 (set (reg/v/f:SI 62 [ tex ])
        (reg:SI 0 ax)) src/miner/TEST/TileSprite.cpp:26 -1
     (nil))
(jump_insn 94 93 95 19 (set (pc)
        (label_ref 104)) src/miner/TEST/TileSprite.cpp:26 -1
     (nil)
 -> 104)
;;  succ:       22 [100.0%] 

(barrier 95 94 154)
;; basic block 20, loop depth 0, count 0, freq 0
;;  prev block 19, next block 21, flags: (NEW, REACHABLE, RTL)
;;  pred:       11 (ABNORMAL,ABNORMAL_CALL,EH)
(code_label/s 154 95 157 20 45 "" [1 uses])
(note 157 154 155 20 [bb 20] NOTE_INSN_BASIC_BLOCK)
(insn 155 157 156 20 (set (reg:SI 86)
        (reg:SI 0 ax)) -1
     (nil))
(insn 156 155 96 20 (set (reg:SI 88)
        (reg:SI 1 dx)) -1
     (nil))
;;  succ:       21 [100.0%]  (FALLTHRU)

;; basic block 21, loop depth 0, count 0, freq 0
;;  prev block 20, next block 22, flags: (NEW, REACHABLE, RTL)
;;  pred:       15 [100.0%] 
;;              20 [100.0%]  (FALLTHRU)
(code_label 96 156 97 21 39 "" [1 uses])
(note 97 96 98 21 [bb 21] NOTE_INSN_BASIC_BLOCK)
(insn 98 97 99 21 (set (mem:SI (reg/f:SI 56 virtual-outgoing-args) [0 S4 A32])
        (symbol_ref:SI ("_ZGVZN4core9SingletonINS_13TextureSystemEE8instanceEvE5m_ptr") [flags 0x2]  <var_decl 04c80a20 _ZGVZN4core9SingletonINS_13TextureSystemEE8instanceEvE5m_ptr>)) src/core/Singleton.h:22 -1
     (nil))
(call_insn 99 98 100 21 (call (mem:QI (symbol_ref:SI ("__cxa_guard_abort") [flags 0x43]  <function_decl 04c83780 __cxa_guard_abort>) [0 __cxa_guard_abort S1 A8])
        (const_int 4 [0x4])) src/core/Singleton.h:22 -1
     (expr_list:REG_EH_REGION (const_int 0 [0])
        (nil))
    (expr_list:REG_BR_PRED (use (mem/f:SI (reg/f:SI 56 virtual-outgoing-args) [0 S4 A32]))
        (nil)))
(insn 100 99 101 21 (set (reg:SI 91)
        (reg:SI 86)) -1
     (nil))
(insn 101 100 102 21 (set (reg:SI 92)
        (reg:SI 88)) -1
     (nil))
(jump_insn 102 101 103 21 (set (pc)
        (label_ref 126)) -1
     (nil)
 -> 126)
;;  succ:       28 [100.0%] 

(barrier 103 102 104)
;; basic block 22, loop depth 0, count 0, freq 10000, maybe hot
;;  prev block 21, next block 23, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       19 [100.0%] 
(code_label 104 103 105 22 40 "" [1 uses])
(note 105 104 106 22 [bb 22] NOTE_INSN_BASIC_BLOCK)
(insn 106 105 107 22 (set (mem:SI (reg/f:SI 56 virtual-outgoing-args) [0 S4 A32])
        (const_int 153 [0x99])) src/miner/TEST/TileSprite.cpp:28 -1
     (nil))
(insn 107 106 108 22 (set (reg:SI 2 cx)
        (reg/v/f:SI 62 [ tex ])) src/miner/TEST/TileSprite.cpp:28 -1
     (nil))
(call_insn 108 107 146 22 (parallel [
            (call (mem:QI (symbol_ref:SI ("_ZN4core7Texture8setAlphaEh") [flags 0x43]  <function_decl 04c57e80 setAlpha>) [0 setAlpha S1 A8])
                (const_int 4 [0x4]))
            (set (reg/f:SI 7 sp)
                (plus:SI (reg/f:SI 7 sp)
                    (const_int 4 [0x4])))
        ]) src/miner/TEST/TileSprite.cpp:28 -1
     (expr_list:REG_EH_REGION (const_int 3 [0x3])
        (expr_list:REG_ARGS_SIZE (const_int -4 [0xfffffffffffffffc])
            (nil)))
    (expr_list:REG_BR_PRED (use (reg:SI 2 cx))
        (expr_list:REG_BR_PRED (use (mem:SI (reg/f:SI 56 virtual-outgoing-args) [0 S4 A32]))
            (nil))))
;;  succ:       27 (ABNORMAL,ABNORMAL_CALL,EH)
;;              23 [100.0%]  (FALLTHRU)

;; basic block 23, loop depth 0, count 0, freq 10000, maybe hot
;;  prev block 22, next block 25, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       22 [100.0%]  (FALLTHRU)
(note 146 108 109 23 [bb 23] NOTE_INSN_BASIC_BLOCK)
(insn 109 146 111 23 (parallel [
            (set (reg/f:SI 7 sp)
                (plus:SI (reg/f:SI 7 sp)
                    (const_int -4 [0xfffffffffffffffc])))
            (clobber (reg:CC 17 flags))
        ]) src/miner/TEST/TileSprite.cpp:28 -1
     (expr_list:REG_ARGS_SIZE (const_int 0 [0])
        (nil)))
(jump_insn 111 109 112 23 (set (pc)
        (label_ref 141)) src/miner/TEST/TileSprite.cpp:29 -1
     (nil)
 -> 141)
;;  succ:       29 [100.0%] 

(barrier 112 111 147)
;; basic block 25, loop depth 0, count 0, freq 0
;;  prev block 23, next block 27, flags: (NEW, REACHABLE, RTL)
;;  pred:       2 (ABNORMAL,ABNORMAL_CALL,EH)
(code_label/s 147 112 149 25 43 "" [1 uses])
(note 149 147 148 25 [bb 25] NOTE_INSN_BASIC_BLOCK)
(insn 148 149 115 25 (set (reg:SI 96)
        (reg:SI 0 ax)) -1
     (nil))
(insn 115 148 116 25 (set (reg/f:SI 94)
        (mem/f/c:SI (plus:SI (reg/f:SI 54 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [6 D.44546._M_dataplus._M_p+0 S4 A32])) c:\mingw\lib\gcc\mingw32\4.8.1\include\c++\bits\basic_string.h:539 -1
     (nil))
(insn 116 115 117 25 (parallel [
            (set (reg:SI 93 [ D.45972 ])
                (plus:SI (reg/f:SI 94)
                    (const_int -12 [0xfffffffffffffff4])))
            (clobber (reg:CC 17 flags))
        ]) c:\mingw\lib\gcc\mingw32\4.8.1\include\c++\bits\basic_string.h:539 -1
     (expr_list:REG_EQUAL (plus:SI (mem/f/c:SI (plus:SI (reg/f:SI 54 virtual-stack-vars)
                    (const_int -4 [0xfffffffffffffffc])) [6 D.44546._M_dataplus._M_p+0 S4 A32])
            (const_int -12 [0xfffffffffffffff4]))
        (nil)))
(insn 117 116 118 25 (parallel [
            (set (reg:SI 95)
                (plus:SI (reg/f:SI 54 virtual-stack-vars)
                    (const_int -5 [0xfffffffffffffffb])))
            (clobber (reg:CC 17 flags))
        ]) c:\mingw\lib\gcc\mingw32\4.8.1\include\c++\bits\basic_string.h:539 -1
     (nil))
(insn 118 117 119 25 (set (mem/f:SI (reg/f:SI 56 virtual-outgoing-args) [0 S4 A32])
        (reg:SI 95)) c:\mingw\lib\gcc\mingw32\4.8.1\include\c++\bits\basic_string.h:539 -1
     (expr_list:REG_EQUAL (plus:SI (reg/f:SI 54 virtual-stack-vars)
            (const_int -5 [0xfffffffffffffffb]))
        (nil)))
(insn 119 118 120 25 (set (reg:SI 2 cx)
        (reg:SI 93 [ D.45972 ])) c:\mingw\lib\gcc\mingw32\4.8.1\include\c++\bits\basic_string.h:539 -1
     (nil))
(call_insn 120 119 121 25 (parallel [
            (call (mem:QI (symbol_ref:SI ("_ZNSs4_Rep10_M_disposeERKSaIcE") [flags 0x43]  <function_decl 043a2f00 _M_dispose>) [0 _M_dispose S1 A8])
                (const_int 4 [0x4]))
            (set (reg/f:SI 7 sp)
                (plus:SI (reg/f:SI 7 sp)
                    (const_int 4 [0x4])))
        ]) c:\mingw\lib\gcc\mingw32\4.8.1\include\c++\bits\basic_string.h:539 -1
     (expr_list:REG_ARGS_SIZE (const_int -4 [0xfffffffffffffffc])
        (expr_list:REG_EH_REGION (const_int 0 [0])
            (nil)))
    (expr_list:REG_BR_PRED (use (reg:SI 2 cx))
        (expr_list:REG_BR_PRED (use (mem/f:SI (reg/f:SI 56 virtual-outgoing-args) [0 S4 A32]))
            (nil))))
(insn 121 120 122 25 (parallel [
            (set (reg/f:SI 7 sp)
                (plus:SI (reg/f:SI 7 sp)
                    (const_int -4 [0xfffffffffffffffc])))
            (clobber (reg:CC 17 flags))
        ]) c:\mingw\lib\gcc\mingw32\4.8.1\include\c++\bits\basic_string.h:539 -1
     (expr_list:REG_ARGS_SIZE (const_int 0 [0])
        (nil)))
(insn 122 121 123 25 (set (reg/f:SI 61 [ D.45967 ])
        (reg:SI 96)) -1
     (nil))
(insn 123 122 124 25 (set (mem:SI (reg/f:SI 56 virtual-outgoing-args) [0 S4 A32])
        (reg/f:SI 61 [ D.45967 ])) -1
     (nil))
(call_insn 124 123 125 25 (call (mem:QI (symbol_ref:SI ("_Unwind_Resume") [flags 0x43]  <function_decl 032f2180 __builtin_unwind_resume>) [0 __builtin_unwind_resume S1 A8])
        (const_int 4 [0x4])) -1
     (expr_list:REG_NORETURN (const_int 0 [0])
        (nil))
    (expr_list:REG_BR_PRED (use (mem/f:SI (reg/f:SI 56 virtual-outgoing-args) [0 S4 A32]))
        (nil)))
;;  succ:      

(barrier 125 124 150)
;; basic block 27, loop depth 0, count 0, freq 0
;;  prev block 25, next block 28, flags: (NEW, REACHABLE, RTL)
;;  pred:       18 (ABNORMAL,ABNORMAL_CALL,EH)
;;              22 (ABNORMAL,ABNORMAL_CALL,EH)
(code_label/s 150 125 153 27 44 "" [1 uses])
(note 153 150 151 27 [bb 27] NOTE_INSN_BASIC_BLOCK)
(insn 151 153 152 27 (set (reg:SI 91)
        (reg:SI 0 ax)) -1
     (nil))
(insn 152 151 126 27 (set (reg:SI 92)
        (reg:SI 1 dx)) -1
     (nil))
;;  succ:       28 [100.0%]  (FALLTHRU)

;; basic block 28, loop depth 0, count 0, freq 0
;;  prev block 27, next block 29, flags: (NEW, REACHABLE, RTL)
;;  pred:       21 [100.0%] 
;;              27 [100.0%]  (FALLTHRU)
(code_label 126 152 127 28 41 "" [1 uses])
(note 127 126 128 28 [bb 28] NOTE_INSN_BASIC_BLOCK)
(insn 128 127 129 28 (set (mem/f:SI (reg/f:SI 76 [ this ]) [6 MEM[(struct Sprite *)this_4(D)].D.43707._vptr.Decoration+0 S4 A32])
        (const:SI (plus:SI (symbol_ref:SI ("_ZTVN4core6SpriteE") [flags 0x42]  <var_decl 04c044e0 _ZTVN4core6SpriteE>)
                (const_int 8 [0x8])))) src/core/Sprite.h:25 -1
     (nil))
(insn 129 128 130 28 (set (reg/f:SI 98)
        (mem/f:SI (plus:SI (reg/f:SI 76 [ this ])
                (const_int 20 [0x14])) [6 MEM[(const struct basic_string *)this_4(D) + 20B]._M_dataplus._M_p+0 S4 A32])) c:\mingw\lib\gcc\mingw32\4.8.1\include\c++\bits\basic_string.h:539 -1
     (nil))
(insn 130 129 131 28 (parallel [
            (set (reg:SI 97 [ D.45972 ])
                (plus:SI (reg/f:SI 98)
                    (const_int -12 [0xfffffffffffffff4])))
            (clobber (reg:CC 17 flags))
        ]) c:\mingw\lib\gcc\mingw32\4.8.1\include\c++\bits\basic_string.h:539 -1
     (expr_list:REG_EQUAL (plus:SI (mem/f:SI (plus:SI (reg/f:SI 76 [ this ])
                    (const_int 20 [0x14])) [6 MEM[(const struct basic_string *)this_4(D) + 20B]._M_dataplus._M_p+0 S4 A32])
            (const_int -12 [0xfffffffffffffff4]))
        (nil)))
(insn 131 130 132 28 (parallel [
            (set (reg:SI 99)
                (plus:SI (reg/f:SI 54 virtual-stack-vars)
                    (const_int -4 [0xfffffffffffffffc])))
            (clobber (reg:CC 17 flags))
        ]) c:\mingw\lib\gcc\mingw32\4.8.1\include\c++\bits\basic_string.h:539 -1
     (nil))
(insn 132 131 133 28 (set (mem/f:SI (reg/f:SI 56 virtual-outgoing-args) [0 S4 A32])
        (reg:SI 99)) c:\mingw\lib\gcc\mingw32\4.8.1\include\c++\bits\basic_string.h:539 -1
     (expr_list:REG_EQUAL (plus:SI (reg/f:SI 54 virtual-stack-vars)
            (const_int -4 [0xfffffffffffffffc]))
        (nil)))
(insn 133 132 134 28 (set (reg:SI 2 cx)
        (reg:SI 97 [ D.45972 ])) c:\mingw\lib\gcc\mingw32\4.8.1\include\c++\bits\basic_string.h:539 -1
     (nil))
(call_insn 134 133 135 28 (parallel [
            (call (mem:QI (symbol_ref:SI ("_ZNSs4_Rep10_M_disposeERKSaIcE") [flags 0x43]  <function_decl 043a2f00 _M_dispose>) [0 _M_dispose S1 A8])
                (const_int 4 [0x4]))
            (set (reg/f:SI 7 sp)
                (plus:SI (reg/f:SI 7 sp)
                    (const_int 4 [0x4])))
        ]) c:\mingw\lib\gcc\mingw32\4.8.1\include\c++\bits\basic_string.h:539 -1
     (expr_list:REG_ARGS_SIZE (const_int -4 [0xfffffffffffffffc])
        (expr_list:REG_EH_REGION (const_int 0 [0])
            (nil)))
    (expr_list:REG_BR_PRED (use (reg:SI 2 cx))
        (expr_list:REG_BR_PRED (use (mem/f:SI (reg/f:SI 56 virtual-outgoing-args) [0 S4 A32]))
            (nil))))
(insn 135 134 136 28 (parallel [
            (set (reg/f:SI 7 sp)
                (plus:SI (reg/f:SI 7 sp)
                    (const_int -4 [0xfffffffffffffffc])))
            (clobber (reg:CC 17 flags))
        ]) c:\mingw\lib\gcc\mingw32\4.8.1\include\c++\bits\basic_string.h:539 -1
     (expr_list:REG_ARGS_SIZE (const_int 0 [0])
        (nil)))
(insn 136 135 137 28 (set (mem/f:SI (reg/f:SI 76 [ this ]) [6 MEM[(int (*__vtbl_ptr_type) () * *)this_4(D)]+0 S4 A32])
        (const:SI (plus:SI (symbol_ref:SI ("_ZTVN4core10DecorationE") [flags 0x2]  <var_decl 04bfb780 _ZTVN4core10DecorationE>)
                (const_int 8 [0x8])))) src/core/Decoration.h:25 -1
     (nil))
(insn 137 136 138 28 (set (reg/f:SI 73 [ D.45968 ])
        (reg:SI 91)) -1
     (nil))
(insn 138 137 139 28 (set (mem:SI (reg/f:SI 56 virtual-outgoing-args) [0 S4 A32])
        (reg/f:SI 73 [ D.45968 ])) -1
     (nil))
(call_insn 139 138 140 28 (call (mem:QI (symbol_ref:SI ("_Unwind_Resume") [flags 0x43]  <function_decl 032f2180 __builtin_unwind_resume>) [0 __builtin_unwind_resume S1 A8])
        (const_int 4 [0x4])) -1
     (expr_list:REG_NORETURN (const_int 0 [0])
        (nil))
    (expr_list:REG_BR_PRED (use (mem/f:SI (reg/f:SI 56 virtual-outgoing-args) [0 S4 A32]))
        (nil)))
;;  succ:      

(barrier 140 139 141)
;; basic block 29, loop depth 0, count 0, freq 10000, maybe hot
;;  prev block 28, next block 1, flags: (NEW, REACHABLE, RTL)
;;  pred:       23 [100.0%] 
(code_label 141 140 142 29 32 "" [1 uses])
(note 142 141 0 29 [bb 29] NOTE_INSN_BASIC_BLOCK)
;;  succ:       EXIT [100.0%]  (FALLTHRU)


;; Function void std::_Rb_tree<_Key, _Val, _KeyOfValue, _Compare, _Alloc>::_M_erase(std::_Rb_tree<_Key, _Val, _KeyOfValue, _Compare, _Alloc>::_Link_type) [with _Key = unsigned int; _Val = std::pair<const unsigned int, core::Point>; _KeyOfValue = std::_Select1st<std::pair<const unsigned int, core::Point> >; _Compare = std::less<unsigned int>; _Alloc = std::allocator<std::pair<const unsigned int, core::Point> >; std::_Rb_tree<_Key, _Val, _KeyOfValue, _Compare, _Alloc>::_Link_type = std::_Rb_tree_node<std::pair<const unsigned int, core::Point> >*] (_ZNSt8_Rb_treeIjSt4pairIKjN4core5PointEESt10_Select1stIS4_ESt4lessIjESaIS4_EE8_M_eraseEPSt13_Rb_tree_nodeIS4_E, funcdef_no=2432, decl_uid=42276, cgraph_uid=428)

void std::_Rb_tree<_Key, _Val, _KeyOfValue, _Compare, _Alloc>::_M_erase(std::_Rb_tree<_Key, _Val, _KeyOfValue, _Compare, _Alloc>::_Link_type) [with _Key = unsigned int; _Val = std::pair<const unsigned int, core::Point>; _KeyOfValue = std::_Select1st<std::pair<const unsigned int, core::Point> >; _Compare = std::less<unsigned int>; _Alloc = std::allocator<std::pair<const unsigned int, core::Point> >; std::_Rb_tree<_Key, _Val, _KeyOfValue, _Compare, _Alloc>::_Link_type = std::_Rb_tree_node<std::pair<const unsigned int, core::Point> >*] (struct _Rb_tree * const this, struct _Rb_tree_node * __x)
{
  struct _Rb_tree_node_base * _5;

;;   basic block 2, loop depth 0
;;    pred:       ENTRY
  if (__x_3(D) != 0B)
    goto <bb 4>;
  else
    goto <bb 3>;
;;    succ:       4
;;                3

;;   basic block 3, loop depth 0
;;    pred:       2
;;                5
  return;
;;    succ:       EXIT

;;   basic block 4, loop depth 0
;;    pred:       2
;;    succ:       5

;;   basic block 5, loop depth 1
;;    pred:       6
;;                4
  # __x_13 = PHI <__x_1(6), __x_3(D)(4)>
  _5 = MEM[(struct _Rb_tree_node_base *)__x_13 + 12B];
  std::_Rb_tree<unsigned int, std::pair<const unsigned int, core::Point>, std::_Select1st<std::pair<const unsigned int, core::Point> >, std::less<unsigned int>, std::allocator<std::pair<const unsigned int, core::Point> > >::_M_erase (this_6(D), _5);
  __x_8 = MEM[(struct _Rb_tree_node_base *)__x_13 + 8B];
  operator delete (__x_13);
  if (__x_8 != 0B)
    goto <bb 6>;
  else
    goto <bb 3>;
;;    succ:       6
;;                3

;;   basic block 6, loop depth 1
;;    pred:       5
  __x_1 = __x_8;
  goto <bb 5>;
;;    succ:       5

}



Partition map 

Partition 1 (__x_1 - 1 )
Partition 3 (__x_3(D) - 3 )
Partition 5 (_5 - 5 )
Partition 6 (this_6(D) - 6 )
Partition 8 (__x_8 - 8 )
Partition 13 (__x_13 - 13 )


Partition map 

Partition 0 (__x_1 - 1 )
Partition 1 (__x_3(D) - 3 )
Partition 2 (this_6(D) - 6 )
Partition 3 (__x_8 - 8 )
Partition 4 (__x_13 - 13 )


Live on entry to BB2 : __x_3(D)  this_6(D)  

Live on entry to BB3 : 

Live on entry to BB4 : __x_3(D)  this_6(D)  

Live on entry to BB5 : this_6(D)  

Live on entry to BB6 : this_6(D)  __x_8  

Conflict graph:
3: 4
4: 3

After sorting:
Sorted Coalesce list:
(8281) __x_1 <-> __x_8
(8281) __x_1 <-> __x_13
(819) __x_3(D) <-> __x_13

Partition map 

Partition 0 (__x_1 - 1 )
Partition 1 (__x_3(D) - 3 )
Partition 2 (this_6(D) - 6 )
Partition 3 (__x_8 - 8 )
Partition 4 (__x_13 - 13 )

Coalesce list: (1)__x_1 & (8)__x_8 [map: 0, 3] : Success -> 0
Coalesce list: (1)__x_1 & (13)__x_13 [map: 0, 4] : Fail due to conflict
Coalesce list: (3)__x_3(D) & (13)__x_13 [map: 1, 4] : Success -> 1
After Coalescing:

Partition map 

Partition 0 (__x_1 - 1 8 )
Partition 1 (__x_3(D) - 3 13 )
Partition 2 (_5 - 5 )
Partition 3 (this_6(D) - 6 )


Replacing Expressions
_5 replace with --> _5 = MEM[(struct _Rb_tree_node_base *)__x_13 + 12B];


void std::_Rb_tree<_Key, _Val, _KeyOfValue, _Compare, _Alloc>::_M_erase(std::_Rb_tree<_Key, _Val, _KeyOfValue, _Compare, _Alloc>::_Link_type) [with _Key = unsigned int; _Val = std::pair<const unsigned int, core::Point>; _KeyOfValue = std::_Select1st<std::pair<const unsigned int, core::Point> >; _Compare = std::less<unsigned int>; _Alloc = std::allocator<std::pair<const unsigned int, core::Point> >; std::_Rb_tree<_Key, _Val, _KeyOfValue, _Compare, _Alloc>::_Link_type = std::_Rb_tree_node<std::pair<const unsigned int, core::Point> >*] (struct _Rb_tree * const this, struct _Rb_tree_node * __x)
{
  struct _Rb_tree_node_base * _5;

;;   basic block 2, loop depth 0
;;    pred:       ENTRY
  if (__x_3(D) != 0B)
    goto <bb 4>;
  else
    goto <bb 3>;
;;    succ:       4
;;                3

;;   basic block 3, loop depth 0
;;    pred:       2
;;                5
  return;
;;    succ:       EXIT

;;   basic block 4, loop depth 0
;;    pred:       2
;;    succ:       5

;;   basic block 5, loop depth 1
;;    pred:       6
;;                4
  # __x_13 = PHI <__x_1(6), __x_3(D)(4)>
  _5 = MEM[(struct _Rb_tree_node_base *)__x_13 + 12B];
  std::_Rb_tree<unsigned int, std::pair<const unsigned int, core::Point>, std::_Select1st<std::pair<const unsigned int, core::Point> >, std::less<unsigned int>, std::allocator<std::pair<const unsigned int, core::Point> > >::_M_erase (this_6(D), _5);
  __x_8 = MEM[(struct _Rb_tree_node_base *)__x_13 + 8B];
  operator delete (__x_13);
  if (__x_8 != 0B)
    goto <bb 6>;
  else
    goto <bb 3>;
;;    succ:       6
;;                3

;;   basic block 6, loop depth 1
;;    pred:       5
  __x_1 = __x_8;
  goto <bb 5>;
;;    succ:       5

}


Inserting a partition copy on edge BB6->BB5 :PART.1 = PART.0

;; Generating RTL for gimple basic block 2

;; if (__x_3(D) != 0B)

(insn 8 7 9 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/v/f:SI 62 [ __x ])
            (const_int 0 [0]))) c:\mingw\lib\gcc\mingw32\4.8.1\include\c++\bits\stl_tree.h:1120 -1
     (nil))

(jump_insn 9 8 0 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 0)
            (pc))) c:\mingw\lib\gcc\mingw32\4.8.1\include\c++\bits\stl_tree.h:1120 -1
     (expr_list:REG_BR_PROB (const_int 9100 [0x238c])
        (nil)))

;; Generating RTL for gimple basic block 3

;; return;

(jump_insn 11 10 12 (set (pc)
        (label_ref 0)) c:\mingw\lib\gcc\mingw32\4.8.1\include\c++\bits\stl_tree.h:1127 -1
     (nil))

(barrier 12 11 0)

;; Generating RTL for gimple basic block 4

;; 

(code_label 13 12 14 48 "" [0 uses])

(note 14 13 0 NOTE_INSN_BASIC_BLOCK)

;; Generating RTL for gimple basic block 5

;; std::_Rb_tree<unsigned int, std::pair<const unsigned int, core::Point>, std::_Select1st<std::pair<const unsigned int, core::Point> >, std::less<unsigned int>, std::allocator<std::pair<const unsigned int, core::Point> > >::_M_erase (this_6(D), _5);

(insn 16 15 17 (set (reg/f:SI 63)
        (mem/f:SI (plus:SI (reg/v/f:SI 62 [ __x ])
                (const_int 12 [0xc])) [12 MEM[(struct _Rb_tree_node_base *)__x_13 + 12B]+0 S4 A32])) c:\mingw\lib\gcc\mingw32\4.8.1\include\c++\bits\stl_tree.h:1122 -1
     (nil))

(insn 17 16 18 (set (mem:SI (reg/f:SI 56 virtual-outgoing-args) [0 S4 A32])
        (reg/f:SI 63)) c:\mingw\lib\gcc\mingw32\4.8.1\include\c++\bits\stl_tree.h:1122 -1
     (nil))

(insn 18 17 19 (set (reg:SI 2 cx)
        (reg/f:SI 61 [ this ])) c:\mingw\lib\gcc\mingw32\4.8.1\include\c++\bits\stl_tree.h:1122 -1
     (nil))

(call_insn 19 18 20 (parallel [
            (call (mem:QI (symbol_ref:SI ("_ZNSt8_Rb_treeIjSt4pairIKjN4core5PointEESt10_Select1stIS4_ESt4lessIjESaIS4_EE8_M_eraseEPSt13_Rb_tree_nodeIS4_E") [flags 0x3]  <function_decl 04b8ec80 _M_erase>) [0 _M_erase S1 A8])
                (const_int 4 [0x4]))
            (set (reg/f:SI 7 sp)
                (plus:SI (reg/f:SI 7 sp)
                    (const_int 4 [0x4])))
        ]) c:\mingw\lib\gcc\mingw32\4.8.1\include\c++\bits\stl_tree.h:1122 -1
     (expr_list:REG_ARGS_SIZE (const_int -4 [0xfffffffffffffffc])
        (expr_list:REG_EH_REGION (const_int 0 [0])
            (nil)))
    (expr_list:REG_BR_PRED (use (reg:SI 2 cx))
        (expr_list:REG_BR_PRED (use (mem/f:SI (reg/f:SI 56 virtual-outgoing-args) [0 S4 A32]))
            (nil))))

(insn 20 19 0 (parallel [
            (set (reg/f:SI 7 sp)
                (plus:SI (reg/f:SI 7 sp)
                    (const_int -4 [0xfffffffffffffffc])))
            (clobber (reg:CC 17 flags))
        ]) c:\mingw\lib\gcc\mingw32\4.8.1\include\c++\bits\stl_tree.h:1122 -1
     (expr_list:REG_ARGS_SIZE (const_int 0 [0])
        (nil)))

;; __x_8 = MEM[(struct _Rb_tree_node_base *)__x_13 + 8B];

(insn 21 20 0 (set (reg/v/f:SI 59 [ __x ])
        (mem/f:SI (plus:SI (reg/v/f:SI 62 [ __x ])
                (const_int 8 [0x8])) [12 MEM[(struct _Rb_tree_node_base *)__x_13 + 8B]+0 S4 A32])) c:\mingw\lib\gcc\mingw32\4.8.1\include\c++\bits\stl_tree.h:1117 -1
     (nil))

;; operator delete (__x_13);

(insn 22 21 23 (set (mem:SI (reg/f:SI 56 virtual-outgoing-args) [0 S4 A32])
        (reg/v/f:SI 62 [ __x ])) c:\mingw\lib\gcc\mingw32\4.8.1\include\c++\ext\new_allocator.h:110 -1
     (nil))

(call_insn 23 22 0 (call (mem:QI (symbol_ref:SI ("_ZdlPv") [flags 0x43]  <function_decl 032f2880 operator delete>) [0 operator delete S1 A8])
        (const_int 4 [0x4])) c:\mingw\lib\gcc\mingw32\4.8.1\include\c++\ext\new_allocator.h:110 -1
     (expr_list:REG_EH_REGION (const_int 0 [0])
        (nil))
    (expr_list:REG_BR_PRED (use (mem/f:SI (reg/f:SI 56 virtual-outgoing-args) [0 S4 A32]))
        (nil)))

;; if (__x_8 != 0B)

(insn 25 23 26 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/v/f:SI 59 [ __x ])
            (const_int 0 [0]))) c:\mingw\lib\gcc\mingw32\4.8.1\include\c++\bits\stl_tree.h:1120 -1
     (nil))

(jump_insn 26 25 0 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 24)
            (pc))) c:\mingw\lib\gcc\mingw32\4.8.1\include\c++\bits\stl_tree.h:1120 -1
     (expr_list:REG_BR_PROB (const_int 900 [0x384])
        (nil)))

;; Generating RTL for gimple basic block 6

;; __x_1 = __x_8;

(nil)


try_optimize_cfg iteration 1

Merging block 3 into block 2...
Merged blocks 2 and 3.
Merged 2 and 3 without moving.
Forwarding edge 2->4 to 8 failed.
Forwarding edge 2->4 to 8 failed.
Edge 6->4 redirected to 8


try_optimize_cfg iteration 2

Forwarding edge 2->4 to 8 failed.
Deleted label in block 4.


;;
;; Full RTL generated for this function:
;;
(note 1 0 6 NOTE_INSN_DELETED)
;; basic block 2, loop depth 0, count 0, freq 900, maybe hot
;;  prev block 0, next block 4, flags: (NEW, REACHABLE, RTL)
;;  pred:       ENTRY [100.0%]  (FALLTHRU)
(note 6 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 6 3 2 (set (reg/f:SI 61 [ this ])
        (reg:SI 2 cx [ this ])) c:\mingw\lib\gcc\mingw32\4.8.1\include\c++\bits\stl_tree.h:1116 -1
     (nil))
(insn 3 2 4 2 (set (reg/v/f:SI 62 [ __x ])
        (mem/f/c:SI (reg/f:SI 53 virtual-incoming-args) [6 __x+0 S4 A32])) c:\mingw\lib\gcc\mingw32\4.8.1\include\c++\bits\stl_tree.h:1116 -1
     (expr_list:REG_EQUIV (mem/f/c:SI (reg/f:SI 53 virtual-incoming-args) [6 __x+0 S4 A32])
        (nil)))
(note 4 3 8 2 NOTE_INSN_FUNCTION_BEG)
(insn 8 4 9 2 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/v/f:SI 62 [ __x ])
            (const_int 0 [0]))) c:\mingw\lib\gcc\mingw32\4.8.1\include\c++\bits\stl_tree.h:1120 -1
     (nil))
(jump_insn 9 8 10 2 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 13)
            (pc))) c:\mingw\lib\gcc\mingw32\4.8.1\include\c++\bits\stl_tree.h:1120 -1
     (expr_list:REG_BR_PROB (const_int 9100 [0x238c])
        (nil))
 -> 13)
;;  succ:       5 [91.0%] 
;;              4 [9.0%]  (FALLTHRU)

;; basic block 4, loop depth 0, count 0, freq 81, maybe hot
;;  prev block 2, next block 5, flags: (NEW, REACHABLE, RTL)
;;  pred:       2 [9.0%]  (FALLTHRU)
(note 10 9 11 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(jump_insn 11 10 12 4 (set (pc)
        (label_ref 31)) c:\mingw\lib\gcc\mingw32\4.8.1\include\c++\bits\stl_tree.h:1127 -1
     (nil)
 -> 31)
;;  succ:       8 [100.0%] 

(barrier 12 11 13)
;; basic block 5, loop depth 0, count 0, freq 819, maybe hot
;;  prev block 4, next block 6, flags: (NEW, REACHABLE, RTL)
;;  pred:       2 [91.0%] 
(code_label 13 12 14 5 48 "" [1 uses])
(note 14 13 28 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
;;  succ:       6 [100.0%]  (FALLTHRU)

;; basic block 6, loop depth 1, count 0, freq 9100, maybe hot
;;  prev block 5, next block 7, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       7 [100.0%]  (DFS_BACK)
;;              5 [100.0%]  (FALLTHRU)
(code_label 28 14 15 6 50 "" [1 uses])
(note 15 28 16 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(insn 16 15 17 6 (set (reg/f:SI 63)
        (mem/f:SI (plus:SI (reg/v/f:SI 62 [ __x ])
                (const_int 12 [0xc])) [12 MEM[(struct _Rb_tree_node_base *)__x_13 + 12B]+0 S4 A32])) c:\mingw\lib\gcc\mingw32\4.8.1\include\c++\bits\stl_tree.h:1122 -1
     (nil))
(insn 17 16 18 6 (set (mem:SI (reg/f:SI 56 virtual-outgoing-args) [0 S4 A32])
        (reg/f:SI 63)) c:\mingw\lib\gcc\mingw32\4.8.1\include\c++\bits\stl_tree.h:1122 -1
     (nil))
(insn 18 17 19 6 (set (reg:SI 2 cx)
        (reg/f:SI 61 [ this ])) c:\mingw\lib\gcc\mingw32\4.8.1\include\c++\bits\stl_tree.h:1122 -1
     (nil))
(call_insn 19 18 20 6 (parallel [
            (call (mem:QI (symbol_ref:SI ("_ZNSt8_Rb_treeIjSt4pairIKjN4core5PointEESt10_Select1stIS4_ESt4lessIjESaIS4_EE8_M_eraseEPSt13_Rb_tree_nodeIS4_E") [flags 0x3]  <function_decl 04b8ec80 _M_erase>) [0 _M_erase S1 A8])
                (const_int 4 [0x4]))
            (set (reg/f:SI 7 sp)
                (plus:SI (reg/f:SI 7 sp)
                    (const_int 4 [0x4])))
        ]) c:\mingw\lib\gcc\mingw32\4.8.1\include\c++\bits\stl_tree.h:1122 -1
     (expr_list:REG_ARGS_SIZE (const_int -4 [0xfffffffffffffffc])
        (expr_list:REG_EH_REGION (const_int 0 [0])
            (nil)))
    (expr_list:REG_BR_PRED (use (reg:SI 2 cx))
        (expr_list:REG_BR_PRED (use (mem/f:SI (reg/f:SI 56 virtual-outgoing-args) [0 S4 A32]))
            (nil))))
(insn 20 19 21 6 (parallel [
            (set (reg/f:SI 7 sp)
                (plus:SI (reg/f:SI 7 sp)
                    (const_int -4 [0xfffffffffffffffc])))
            (clobber (reg:CC 17 flags))
        ]) c:\mingw\lib\gcc\mingw32\4.8.1\include\c++\bits\stl_tree.h:1122 -1
     (expr_list:REG_ARGS_SIZE (const_int 0 [0])
        (nil)))
(insn 21 20 22 6 (set (reg/v/f:SI 59 [ __x ])
        (mem/f:SI (plus:SI (reg/v/f:SI 62 [ __x ])
                (const_int 8 [0x8])) [12 MEM[(struct _Rb_tree_node_base *)__x_13 + 8B]+0 S4 A32])) c:\mingw\lib\gcc\mingw32\4.8.1\include\c++\bits\stl_tree.h:1117 -1
     (nil))
(insn 22 21 23 6 (set (mem:SI (reg/f:SI 56 virtual-outgoing-args) [0 S4 A32])
        (reg/v/f:SI 62 [ __x ])) c:\mingw\lib\gcc\mingw32\4.8.1\include\c++\ext\new_allocator.h:110 -1
     (nil))
(call_insn 23 22 25 6 (call (mem:QI (symbol_ref:SI ("_ZdlPv") [flags 0x43]  <function_decl 032f2880 operator delete>) [0 operator delete S1 A8])
        (const_int 4 [0x4])) c:\mingw\lib\gcc\mingw32\4.8.1\include\c++\ext\new_allocator.h:110 -1
     (expr_list:REG_EH_REGION (const_int 0 [0])
        (nil))
    (expr_list:REG_BR_PRED (use (mem/f:SI (reg/f:SI 56 virtual-outgoing-args) [0 S4 A32]))
        (nil)))
(insn 25 23 26 6 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/v/f:SI 59 [ __x ])
            (const_int 0 [0]))) c:\mingw\lib\gcc\mingw32\4.8.1\include\c++\bits\stl_tree.h:1120 -1
     (nil))
(jump_insn 26 25 27 6 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:SI 31)
            (pc))) c:\mingw\lib\gcc\mingw32\4.8.1\include\c++\bits\stl_tree.h:1120 503 {*jcc_1}
     (expr_list:REG_BR_PROB (const_int 900 [0x384])
        (nil))
 -> 31)
;;  succ:       7 [91.0%]  (FALLTHRU)
;;              8 [9.0%] 

;; basic block 7, loop depth 1, count 0, freq 8281, maybe hot
;;  prev block 6, next block 8, flags: (NEW, REACHABLE, RTL)
;;  pred:       6 [91.0%]  (FALLTHRU)
(note 27 26 5 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(insn 5 27 29 7 (set (reg/v/f:SI 62 [ __x ])
        (reg/v/f:SI 59 [ __x ])) c:\mingw\lib\gcc\mingw32\4.8.1\include\c++\bits\stl_tree.h:1125 -1
     (nil))
(jump_insn 29 5 30 7 (set (pc)
        (label_ref 28)) c:\mingw\lib\gcc\mingw32\4.8.1\include\c++\bits\stl_tree.h:1125 -1
     (nil)
 -> 28)
;;  succ:       6 [100.0%]  (DFS_BACK)

(barrier 30 29 31)
;; basic block 8, loop depth 0, count 0, freq 900, maybe hot
;;  prev block 7, next block 1, flags: (NEW, REACHABLE, RTL)
;;  pred:       4 [100.0%] 
;;              6 [9.0%] 
(code_label 31 30 32 8 47 "" [2 uses])
(note 32 31 0 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
;;  succ:       EXIT [100.0%]  (FALLTHRU)


;; Function void __tcf_1() (__tcf_1, funcdef_no=2423, decl_uid=44978, cgraph_uid=418)

void __tcf_1() ()
{
  struct DisplayConfig * _3;
  struct _Rep_type * _4;
  struct _Rb_tree_node_base * _5;

;;   basic block 2, loop depth 0
;;    pred:       ENTRY
  _3 = m_ptr._M_ptr;
  if (_3 != 0B)
    goto <bb 3>;
  else
    goto <bb 4> (<L0>);
;;    succ:       3
;;                4

;;   basic block 3, loop depth 0
;;    pred:       2
  _4 = &MEM[(struct map *)_3 + 20B]._M_t;
  _5 = MEM[(struct _Rb_tree *)_3 + 28B];
  std::_Rb_tree<unsigned int, std::pair<const unsigned int, core::Point>, std::_Select1st<std::pair<const unsigned int, core::Point> >, std::less<unsigned int>, std::allocator<std::pair<const unsigned int, core::Point> > >::_M_erase (_4, _5);
  operator delete (_3); [tail call]
;;    succ:       4

;;   basic block 4, loop depth 0
;;    pred:       3
;;                2
<L0>:
  return;
;;    succ:       EXIT

}



Partition map 

Partition 3 (_3 - 3 )
Partition 4 (_4 - 4 )
Partition 5 (_5 - 5 )

After Coalescing:

Partition map 

Partition 0 (_3 - 3 )
Partition 1 (_4 - 4 )
Partition 2 (_5 - 5 )


Replacing Expressions
_4 replace with --> _4 = &MEM[(struct map *)_3 + 20B]._M_t;

_5 replace with --> _5 = MEM[(struct _Rb_tree *)_3 + 28B];


void __tcf_1() ()
{
  struct DisplayConfig * _3;
  struct _Rep_type * _4;
  struct _Rb_tree_node_base * _5;

;;   basic block 2, loop depth 0
;;    pred:       ENTRY
  _3 = m_ptr._M_ptr;
  if (_3 != 0B)
    goto <bb 3>;
  else
    goto <bb 4> (<L0>);
;;    succ:       3
;;                4

;;   basic block 3, loop depth 0
;;    pred:       2
  _4 = &MEM[(struct map *)_3 + 20B]._M_t;
  _5 = MEM[(struct _Rb_tree *)_3 + 28B];
  std::_Rb_tree<unsigned int, std::pair<const unsigned int, core::Point>, std::_Select1st<std::pair<const unsigned int, core::Point> >, std::less<unsigned int>, std::allocator<std::pair<const unsigned int, core::Point> > >::_M_erase (_4, _5);
  operator delete (_3); [tail call]
;;    succ:       4

;;   basic block 4, loop depth 0
;;    pred:       3
;;                2
<L0>:
  return;
;;    succ:       EXIT

}



;; Generating RTL for gimple basic block 2

;; _3 = m_ptr._M_ptr;

(insn 5 4 6 (set (reg/f:SI 62)
        (symbol_ref:SI ("_ZZN4core9SingletonINS_13DisplayConfigEE8instanceEvE5m_ptr") [flags 0x2]  <var_decl 04c852a0 m_ptr>)) c:\mingw\lib\gcc\mingw32\4.8.1\include\c++\backward\auto_ptr.h:170 -1
     (nil))

(insn 6 5 0 (set (reg/f:SI 59 [ D.45987 ])
        (mem/f/c:SI (reg/f:SI 62) [6 m_ptr._M_ptr+0 S4 A32])) c:\mingw\lib\gcc\mingw32\4.8.1\include\c++\backward\auto_ptr.h:170 -1
     (nil))

;; if (_3 != 0B)

(insn 7 6 8 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/f:SI 59 [ D.45987 ])
            (const_int 0 [0]))) c:\mingw\lib\gcc\mingw32\4.8.1\include\c++\backward\auto_ptr.h:170 -1
     (nil))

(jump_insn 8 7 0 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 0)
            (pc))) c:\mingw\lib\gcc\mingw32\4.8.1\include\c++\backward\auto_ptr.h:170 -1
     (expr_list:REG_BR_PROB (const_int 2165 [0x875])
        (nil)))

;; Generating RTL for gimple basic block 3

;; std::_Rb_tree<unsigned int, std::pair<const unsigned int, core::Point>, std::_Select1st<std::pair<const unsigned int, core::Point> >, std::less<unsigned int>, std::allocator<std::pair<const unsigned int, core::Point> > >::_M_erase (_4, _5);

(insn 10 9 11 (parallel [
            (set (reg:SI 63 [ D.45988 ])
                (plus:SI (reg/f:SI 59 [ D.45987 ])
                    (const_int 20 [0x14])))
            (clobber (reg:CC 17 flags))
        ]) c:\mingw\lib\gcc\mingw32\4.8.1\include\c++\bits\stl_map.h:96 -1
     (nil))

(insn 11 10 12 (set (reg/f:SI 64)
        (mem/f:SI (plus:SI (reg/f:SI 59 [ D.45987 ])
                (const_int 28 [0x1c])) [22 MEM[(struct _Rb_tree *)_3 + 28B]+0 S4 A32])) c:\mingw\lib\gcc\mingw32\4.8.1\include\c++\bits\stl_tree.h:671 -1
     (nil))

(insn 12 11 13 (set (mem:SI (reg/f:SI 56 virtual-outgoing-args) [0 S4 A32])
        (reg/f:SI 64)) c:\mingw\lib\gcc\mingw32\4.8.1\include\c++\bits\stl_tree.h:671 -1
     (nil))

(insn 13 12 14 (set (reg:SI 2 cx)
        (reg:SI 63 [ D.45988 ])) c:\mingw\lib\gcc\mingw32\4.8.1\include\c++\bits\stl_tree.h:671 -1
     (nil))

(call_insn 14 13 15 (parallel [
            (call (mem:QI (symbol_ref:SI ("_ZNSt8_Rb_treeIjSt4pairIKjN4core5PointEESt10_Select1stIS4_ESt4lessIjESaIS4_EE8_M_eraseEPSt13_Rb_tree_nodeIS4_E") [flags 0x3]  <function_decl 04b8ec80 _M_erase>) [0 _M_erase S1 A8])
                (const_int 4 [0x4]))
            (set (reg/f:SI 7 sp)
                (plus:SI (reg/f:SI 7 sp)
                    (const_int 4 [0x4])))
        ]) c:\mingw\lib\gcc\mingw32\4.8.1\include\c++\bits\stl_tree.h:671 -1
     (expr_list:REG_ARGS_SIZE (const_int -4 [0xfffffffffffffffc])
        (expr_list:REG_EH_REGION (const_int 0 [0])
            (nil)))
    (expr_list:REG_BR_PRED (use (reg:SI 2 cx))
        (expr_list:REG_BR_PRED (use (mem/f:SI (reg/f:SI 56 virtual-outgoing-args) [0 S4 A32]))
            (nil))))

(insn 15 14 0 (parallel [
            (set (reg/f:SI 7 sp)
                (plus:SI (reg/f:SI 7 sp)
                    (const_int -4 [0xfffffffffffffffc])))
            (clobber (reg:CC 17 flags))
        ]) c:\mingw\lib\gcc\mingw32\4.8.1\include\c++\bits\stl_tree.h:671 -1
     (expr_list:REG_ARGS_SIZE (const_int 0 [0])
        (nil)))

;; operator delete (_3); [tail call]

(insn 16 15 17 (set (mem:SI (reg/f:SI 56 virtual-outgoing-args) [0 S4 A32])
        (reg/f:SI 59 [ D.45987 ])) c:\mingw\lib\gcc\mingw32\4.8.1\include\c++\backward\auto_ptr.h:170 -1
     (nil))

(call_insn 17 16 0 (call (mem:QI (symbol_ref:SI ("_ZdlPv") [flags 0x43]  <function_decl 032f2880 operator delete>) [0 operator delete S1 A8])
        (const_int 4 [0x4])) c:\mingw\lib\gcc\mingw32\4.8.1\include\c++\backward\auto_ptr.h:170 -1
     (expr_list:REG_EH_REGION (const_int 0 [0])
        (nil))
    (expr_list:REG_BR_PRED (use (mem/f:SI (reg/f:SI 56 virtual-outgoing-args) [0 S4 A32]))
        (nil)))

;; Generating RTL for gimple basic block 4

;; <L0>:

(code_label 18 17 19 52 "" [0 uses])

(note 19 18 0 NOTE_INSN_BASIC_BLOCK)


try_optimize_cfg iteration 1

Merging block 3 into block 2...
Merged blocks 2 and 3.
Merged 2 and 3 without moving.
Edge 2->5 redirected to 6
Merging block 5 into block 4...
Merged blocks 4 and 5.
Merged 4 and 5 without moving.


try_optimize_cfg iteration 2



;;
;; Full RTL generated for this function:
;;
(note 1 0 3 NOTE_INSN_DELETED)
;; basic block 2, loop depth 0, count 0, freq 10000, maybe hot
;;  prev block 0, next block 4, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       ENTRY [100.0%]  (FALLTHRU)
(note 3 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 2 3 5 2 NOTE_INSN_FUNCTION_BEG)
(insn 5 2 6 2 (set (reg/f:SI 62)
        (symbol_ref:SI ("_ZZN4core9SingletonINS_13DisplayConfigEE8instanceEvE5m_ptr") [flags 0x2]  <var_decl 04c852a0 m_ptr>)) c:\mingw\lib\gcc\mingw32\4.8.1\include\c++\backward\auto_ptr.h:170 -1
     (nil))
(insn 6 5 7 2 (set (reg/f:SI 59 [ D.45987 ])
        (mem/f/c:SI (reg/f:SI 62) [6 m_ptr._M_ptr+0 S4 A32])) c:\mingw\lib\gcc\mingw32\4.8.1\include\c++\backward\auto_ptr.h:170 -1
     (nil))
(insn 7 6 8 2 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/f:SI 59 [ D.45987 ])
            (const_int 0 [0]))) c:\mingw\lib\gcc\mingw32\4.8.1\include\c++\backward\auto_ptr.h:170 -1
     (nil))
(jump_insn 8 7 9 2 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:SI 20)
            (pc))) c:\mingw\lib\gcc\mingw32\4.8.1\include\c++\backward\auto_ptr.h:170 503 {*jcc_1}
     (expr_list:REG_BR_PROB (const_int 2165 [0x875])
        (nil))
 -> 20)
;;  succ:       4 [78.3%]  (FALLTHRU)
;;              6 [21.6%] 

;; basic block 4, loop depth 0, count 0, freq 7835, maybe hot
;;  prev block 2, next block 6, flags: (NEW, REACHABLE, RTL)
;;  pred:       2 [78.3%]  (FALLTHRU)
(note 9 8 10 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 10 9 11 4 (parallel [
            (set (reg:SI 63 [ D.45988 ])
                (plus:SI (reg/f:SI 59 [ D.45987 ])
                    (const_int 20 [0x14])))
            (clobber (reg:CC 17 flags))
        ]) c:\mingw\lib\gcc\mingw32\4.8.1\include\c++\bits\stl_map.h:96 -1
     (nil))
(insn 11 10 12 4 (set (reg/f:SI 64)
        (mem/f:SI (plus:SI (reg/f:SI 59 [ D.45987 ])
                (const_int 28 [0x1c])) [22 MEM[(struct _Rb_tree *)_3 + 28B]+0 S4 A32])) c:\mingw\lib\gcc\mingw32\4.8.1\include\c++\bits\stl_tree.h:671 -1
     (nil))
(insn 12 11 13 4 (set (mem:SI (reg/f:SI 56 virtual-outgoing-args) [0 S4 A32])
        (reg/f:SI 64)) c:\mingw\lib\gcc\mingw32\4.8.1\include\c++\bits\stl_tree.h:671 -1
     (nil))
(insn 13 12 14 4 (set (reg:SI 2 cx)
        (reg:SI 63 [ D.45988 ])) c:\mingw\lib\gcc\mingw32\4.8.1\include\c++\bits\stl_tree.h:671 -1
     (nil))
(call_insn 14 13 15 4 (parallel [
            (call (mem:QI (symbol_ref:SI ("_ZNSt8_Rb_treeIjSt4pairIKjN4core5PointEESt10_Select1stIS4_ESt4lessIjESaIS4_EE8_M_eraseEPSt13_Rb_tree_nodeIS4_E") [flags 0x3]  <function_decl 04b8ec80 _M_erase>) [0 _M_erase S1 A8])
                (const_int 4 [0x4]))
            (set (reg/f:SI 7 sp)
                (plus:SI (reg/f:SI 7 sp)
                    (const_int 4 [0x4])))
        ]) c:\mingw\lib\gcc\mingw32\4.8.1\include\c++\bits\stl_tree.h:671 -1
     (expr_list:REG_ARGS_SIZE (const_int -4 [0xfffffffffffffffc])
        (expr_list:REG_EH_REGION (const_int 0 [0])
            (nil)))
    (expr_list:REG_BR_PRED (use (reg:SI 2 cx))
        (expr_list:REG_BR_PRED (use (mem/f:SI (reg/f:SI 56 virtual-outgoing-args) [0 S4 A32]))
            (nil))))
(insn 15 14 16 4 (parallel [
            (set (reg/f:SI 7 sp)
                (plus:SI (reg/f:SI 7 sp)
                    (const_int -4 [0xfffffffffffffffc])))
            (clobber (reg:CC 17 flags))
        ]) c:\mingw\lib\gcc\mingw32\4.8.1\include\c++\bits\stl_tree.h:671 -1
     (expr_list:REG_ARGS_SIZE (const_int 0 [0])
        (nil)))
(insn 16 15 17 4 (set (mem:SI (reg/f:SI 56 virtual-outgoing-args) [0 S4 A32])
        (reg/f:SI 59 [ D.45987 ])) c:\mingw\lib\gcc\mingw32\4.8.1\include\c++\backward\auto_ptr.h:170 -1
     (nil))
(call_insn 17 16 20 4 (call (mem:QI (symbol_ref:SI ("_ZdlPv") [flags 0x43]  <function_decl 032f2880 operator delete>) [0 operator delete S1 A8])
        (const_int 4 [0x4])) c:\mingw\lib\gcc\mingw32\4.8.1\include\c++\backward\auto_ptr.h:170 -1
     (expr_list:REG_EH_REGION (const_int 0 [0])
        (nil))
    (expr_list:REG_BR_PRED (use (mem/f:SI (reg/f:SI 56 virtual-outgoing-args) [0 S4 A32]))
        (nil)))
;;  succ:       6 [100.0%]  (FALLTHRU)

;; basic block 6, loop depth 0, count 0, freq 10000, maybe hot
;;  prev block 4, next block 1, flags: (NEW, REACHABLE, RTL)
;;  pred:       4 [100.0%]  (FALLTHRU)
;;              2 [21.6%] 
(code_label 20 17 21 6 51 "" [1 uses])
(note 21 20 0 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
;;  succ:       EXIT [100.0%]  (FALLTHRU)


;; Function (static initializers for src/miner/TEST/TileSprite.cpp) (_GLOBAL__sub_I__ZN5miner10TileSpriteC2EPKN4core6EntityE, funcdef_no=2495, decl_uid=45233, cgraph_uid=491) (executed once)

(static initializers for src/miner/TEST/TileSprite.cpp) ()
{
;;   basic block 2, loop depth 0
;;    pred:       ENTRY
  std::ios_base::Init::Init (&__ioinit);
  atexit (__tcf_2); [tail call]
  return;
;;    succ:       EXIT

}



Partition map 


After Coalescing:

Partition map 


(static initializers for src/miner/TEST/TileSprite.cpp) ()
{
;;   basic block 2, loop depth 0
;;    pred:       ENTRY
  std::ios_base::Init::Init (&__ioinit);
  atexit (__tcf_2); [tail call]
  return;
;;    succ:       EXIT

}



;; Generating RTL for gimple basic block 2

;; std::ios_base::Init::Init (&__ioinit);

(insn 5 4 6 (set (reg:SI 2 cx)
        (symbol_ref:SI ("_ZStL8__ioinit") [flags 0x2]  <var_decl 049fe900 __ioinit>)) c:\mingw\lib\gcc\mingw32\4.8.1\include\c++\iostream:74 -1
     (nil))

(call_insn 6 5 0 (call (mem:QI (symbol_ref:SI ("_ZNSt8ios_base4InitC1Ev") [flags 0x43]  <function_decl 046f7680 __comp_ctor >) [0 __comp_ctor  S1 A8])
        (const_int 0 [0])) c:\mingw\lib\gcc\mingw32\4.8.1\include\c++\iostream:74 -1
     (nil)
    (expr_list:REG_BR_PRED (use (reg:SI 2 cx))
        (nil)))

;; atexit (__tcf_2); [tail call]

(insn 7 6 8 (set (mem:SI (reg/f:SI 56 virtual-outgoing-args) [0 S4 A32])
        (symbol_ref:SI ("__tcf_2") [flags 0x3]  <function_decl 04c99980 __tcf_2>)) c:\mingw\lib\gcc\mingw32\4.8.1\include\c++\iostream:74 -1
     (nil))

(call_insn 8 7 0 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:SI ("atexit") [flags 0x43]  <function_decl 04c83880 atexit>) [0 atexit S1 A8])
            (const_int 4 [0x4]))) c:\mingw\lib\gcc\mingw32\4.8.1\include\c++\iostream:74 -1
     (expr_list:REG_EH_REGION (const_int 0 [0])
        (nil))
    (expr_list:REG_BR_PRED (use (mem/f:SI (reg/f:SI 56 virtual-outgoing-args) [0 S4 A32]))
        (nil)))


try_optimize_cfg iteration 1

Merging block 3 into block 2...
Merged blocks 2 and 3.
Merged 2 and 3 without moving.
Merging block 4 into block 2...
Merged blocks 2 and 4.
Merged 2 and 4 without moving.


try_optimize_cfg iteration 2



;;
;; Full RTL generated for this function:
;;
(note 1 0 3 NOTE_INSN_DELETED)
;; basic block 2, loop depth 0, count 0, freq 10000, maybe hot
;;  prev block 0, next block 1, flags: (NEW, REACHABLE, RTL)
;;  pred:       ENTRY [100.0%]  (FALLTHRU)
(note 3 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 2 3 5 2 NOTE_INSN_FUNCTION_BEG)
(insn 5 2 6 2 (set (reg:SI 2 cx)
        (symbol_ref:SI ("_ZStL8__ioinit") [flags 0x2]  <var_decl 049fe900 __ioinit>)) c:\mingw\lib\gcc\mingw32\4.8.1\include\c++\iostream:74 -1
     (nil))
(call_insn 6 5 7 2 (call (mem:QI (symbol_ref:SI ("_ZNSt8ios_base4InitC1Ev") [flags 0x43]  <function_decl 046f7680 __comp_ctor >) [0 __comp_ctor  S1 A8])
        (const_int 0 [0])) c:\mingw\lib\gcc\mingw32\4.8.1\include\c++\iostream:74 -1
     (nil)
    (expr_list:REG_BR_PRED (use (reg:SI 2 cx))
        (nil)))
(insn 7 6 8 2 (set (mem:SI (reg/f:SI 56 virtual-outgoing-args) [0 S4 A32])
        (symbol_ref:SI ("__tcf_2") [flags 0x3]  <function_decl 04c99980 __tcf_2>)) c:\mingw\lib\gcc\mingw32\4.8.1\include\c++\iostream:74 -1
     (nil))
(call_insn 8 7 0 2 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:SI ("atexit") [flags 0x43]  <function_decl 04c83880 atexit>) [0 atexit S1 A8])
            (const_int 4 [0x4]))) c:\mingw\lib\gcc\mingw32\4.8.1\include\c++\iostream:74 -1
     (expr_list:REG_EH_REGION (const_int 0 [0])
        (nil))
    (expr_list:REG_BR_PRED (use (mem/f:SI (reg/f:SI 56 virtual-outgoing-args) [0 S4 A32]))
        (nil)))
;;  succ:       EXIT [100.0%]  (FALLTHRU)

