<!DOCTYPE html>
<html>
<head>
<meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
<meta name="Author" content="<username>"> <meta name="GENERATOR" content="urg/version [en] (platform name) [urg]">
<title>Unified Coverage Report :: Module :: rsnoc_z_H_R_N_A_S2_U_S2g_6b350414</title>
<link type="text/css" rel="stylesheet" href="css/.urg.css">
<link type="text/css" rel="stylesheet" href="css/.layout.css">
<link type="text/css" rel="stylesheet" href="css/.breadcrumb.css">
<script type="text/javascript" src="js/.jquery.js"></script>
<script type="text/javascript" src="js/.jquery-ui.js"></script>
<script type="text/javascript" src="js/.sortable.js"></script>
<script type="text/javascript" src="js/.layout.js"></script>
<script type="text/javascript" src="js/.breadcrumb.js"></script>
<script type="text/javascript">
var layout, westLayout, centerLayout;
$(document).ready(function () {
  if ($("#north-bread-crumb")) {
    $("#north-bread-crumb").jBreadCrumb({easing:'swing'})
  }
  layout = $("body").layout({ 
    resizable: true,
    spacing_open: 4,
    spacing_closed: 4,
    north: {
      size: 76
    },
    south: {
      size: 45,
      initClosed: true
    },
    west: {
      size: 500,
      resizable: true,
      initClosed: false
    }
  });
  centerLayout = $('div.ui-layout-center').layout({
    north__paneSelector: ".ui-layout-center-inner-north",
    center__paneSelector: ".ui-layout-center-inner-center", 
    north__size: 50,
    spacing_open: 4,
    spacing_closed: 4
  });
});
</script>
</head>
<body onLoad="initPage();"><div class="ui-layout-north">
<div class="logo"></div>
<center class="pagetitle">Module Definition</center>
<div align="center"><a href="dashboard.html" ><b>dashboard</b></a> | <a href="hierarchy.html" ><b>hierarchy</b></a> | <a href="modlist.html" ><b>modlist</b></a> | groups | <a href="tests.html" ><b>tests</b></a> | <a href="asserts.html" ><b>asserts</b></a></div>

</div>
<div class="ui-layout-west">
<div name='tag_rsnoc_z_H_R_N_A_S2_U_S2g_6b350414'>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module : <a href="#"  onclick="showContent('tag_rsnoc_z_H_R_N_A_S2_U_S2g_6b350414')">rsnoc_z_H_R_N_A_S2_U_S2g_6b350414</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s8 cl rt"> 80.93</td>
<td class="s9 cl rt"><a href="mod154.html#Line" > 93.65</a></td>
<td class="s8 cl rt"><a href="mod154.html#Cond" > 85.00</a></td>
<td class="s5 cl rt"><a href="mod154.html#Toggle" > 55.59</a></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"><a href="mod154.html#Branch" > 89.47</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<span class=repname>Source File(s) : </span>
<br clear=all>
<a href="javascript:void(0);"  onclick="openSrcFile('/nfs_project/gemini/DV/baber/gemini/design/ip/FlexNoC/noc/rsnoc_commons.v')">/nfs_project/gemini/DV/baber/gemini/design/ip/FlexNoC/noc/rsnoc_commons.v</a><br clear=all>
<br clear=all>
<span class=repname>Module self-instances :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod154.html#inst_tag_28731"  onclick="showContent('inst_tag_28731')">config_ss_tb.DUT.flexnoc.bcpu_ahb_m0_main.SpecificToGeneric.S2g0</a></td>
<td class="s8 cl rt"> 80.93</td>
<td class="s9 cl rt"><a href="mod154.html#Line" > 93.65</a></td>
<td class="s8 cl rt"><a href="mod154.html#Cond" > 85.00</a></td>
<td class="s5 cl rt"><a href="mod154.html#Toggle" > 55.59</a></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"><a href="mod154.html#Branch" > 89.47</a></td>
<td class="wht cl rt"></td>
</tr></table></div>
</div>
<br clear=all>
<div name='tag_rsnoc_z_H_R_N_A_S2_U_S2g_6b350414'>
<hr>
<a name="inst_tag_28731"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy15.html#tag_urg_inst_28731" >config_ss_tb.DUT.flexnoc.bcpu_ahb_m0_main.SpecificToGeneric.S2g0</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s8 cl rt"> 80.93</td>
<td class="s9 cl rt"><a href="mod154.html#Line" > 93.65</a></td>
<td class="s8 cl rt"><a href="mod154.html#Cond" > 85.00</a></td>
<td class="s5 cl rt"><a href="mod154.html#Toggle" > 55.59</a></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"><a href="mod154.html#Branch" > 89.47</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s8 cl rt"> 80.34</td>
<td class="s9 cl rt"> 93.64</td>
<td class="s8 cl rt"> 83.33</td>
<td class="s5 cl rt"> 55.10</td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 89.30</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s6 cl rt"> 60.45</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 60.45</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod331.html#inst_tag_132823" >SpecificToGeneric</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod641.html#inst_tag_212306" id="tag_urg_inst_212306">Ncw</a></td>
<td class="s4 cl rt"> 44.15</td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"> 33.33</td>
<td class="s5 cl rt"> 59.11</td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 40.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod889.html#inst_tag_292607" id="tag_urg_inst_292607">Pc</a></td>
<td class="s8 cl rt"> 83.96</td>
<td class="s9 cl rt"> 95.65</td>
<td class="s9 cl rt"> 92.31</td>
<td class="s5 cl rt"> 54.45</td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"> 93.42</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod455.html#inst_tag_159551" id="tag_urg_inst_159551">ud</a></td>
<td class="s2 cl rt"> 21.74</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"> 21.74</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod763.html#inst_tag_253034" id="tag_urg_inst_253034">ud584</a></td>
<td class="s3 cl rt"> 36.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"> 36.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1103.html#inst_tag_345336" id="tag_urg_inst_345336">ud624</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod173.html#inst_tag_29652" id="tag_urg_inst_29652">ud626</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod774.html#inst_tag_253073" id="tag_urg_inst_253073">ud756</a></td>
<td class="s3 cl rt"> 30.77</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"> 30.77</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod420.html#inst_tag_145655" id="tag_urg_inst_145655">ummd170ab</a></td>
<td class="s6 cl rt"> 61.09</td>
<td class="s8 cl rt"> 80.00</td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"> 28.26</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 75.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod953.html#inst_tag_300203" id="tag_urg_inst_300203">ummd2d533</a></td>
<td class="s3 cl rt"> 30.00</td>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 40.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod907.html#inst_tag_298287" id="tag_urg_inst_298287">ur</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod907.html#inst_tag_298286" id="tag_urg_inst_298286">ur625</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod900.html#inst_tag_298166" id="tag_urg_inst_298166">ur627</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod44_0.html#inst_tag_708" id="tag_urg_inst_708">ursrrrg619</a></td>
<td class="s9 cl rt"> 93.94</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 81.82</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod44_0.html#inst_tag_713" id="tag_urg_inst_713">ursrrrg698</a></td>
<td class="s8 cl rt"> 87.88</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 63.64</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod44_0.html#inst_tag_714" id="tag_urg_inst_714">ursrrrg712</a></td>
<td class="s9 cl rt"> 90.91</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 72.73</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod44_0.html#inst_tag_709" id="tag_urg_inst_709">ursrrrg863</a></td>
<td class="s8 cl rt"> 84.85</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 54.55</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod44_0.html#inst_tag_711" id="tag_urg_inst_711">ursrrrg891</a></td>
<td class="s8 cl rt"> 87.88</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 63.64</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod44_0.html#inst_tag_712" id="tag_urg_inst_712">ursrrrg896</a></td>
<td class="s8 cl rt"> 87.88</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 63.64</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod44_0.html#inst_tag_710" id="tag_urg_inst_710">ursrrrg909</a></td>
<td class="s8 cl rt"> 84.85</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 54.55</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod252.html#inst_tag_45727" id="tag_urg_inst_45727">ursrsrg</a></td>
<td class="s9 cl rt"> 93.94</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 81.82</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod252.html#inst_tag_45728" id="tag_urg_inst_45728">ursrsrg710</a></td>
<td class="s9 cl rt"> 93.94</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 81.82</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod252.html#inst_tag_45726" id="tag_urg_inst_45726">ursrsrg900</a></td>
<td class="s8 cl rt"> 84.85</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 54.55</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod271.html#inst_tag_47929" id="tag_urg_inst_47929">us6abbdefa</a></td>
<td class="s7 cl rt"> 73.44</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 73.44</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod271.html#inst_tag_47930" id="tag_urg_inst_47930">us6abbdefa_310</a></td>
<td class="s8 cl rt"> 87.50</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 87.50</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1026.html#inst_tag_317570" id="tag_urg_inst_317570">uuc9ab072ca3</a></td>
<td class="s5 cl rt"> 58.06</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 58.06</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1107.html#inst_tag_345387" id="tag_urg_inst_345387">uuca90a336</a></td>
<td class="s5 cl rt"> 58.15</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 58.15</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
<hr>
Since this is the module's only instance, the coverage report is the same as for the module.</div>
<div class="ui-layout-center">
<div class="ui-layout-center-inner-center">
<div name='tag_rsnoc_z_H_R_N_A_S2_U_S2g_6b350414'>
<a name="Line"></a>
Line Coverage for Module : <a href="mod154.html" >rsnoc_z_H_R_N_A_S2_U_S2g_6b350414</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s9"><td class="lf">TOTAL</td><td></td><td>126</td><td>118</td><td>93.65</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>62335</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>62341</td><td>6</td><td>6</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>62354</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>62359</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>62365</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>62385</td><td>5</td><td>5</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>62394</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>62402</td><td>5</td><td>5</td><td>100.00</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>62410</td><td>9</td><td>6</td><td>66.67</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>62422</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>62426</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>62431</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>62448</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>62452</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>62504</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>62532</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>62536</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>62540</td><td>9</td><td>6</td><td>66.67</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>62565</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>62580</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>62585</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>62590</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>62595</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>62600</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>62618</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>62624</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>62630</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>62635</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>62640</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>62700</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>62829</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>62843</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>62857</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>62872</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>62887</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
62334                   	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
62335      1/1          	,	.Sys_Clk_RstN( Sys_Clk_RstN )
62336      1/1          	,	.Sys_Clk_Tm( Sys_Clk_Tm )
62337      1/1          	,	.Sys_Pwr_Idle( Pwr_Bwd_Idle )
62338      1/1          	,	.Sys_Pwr_WakeUp( Pwr_Bwd_WakeUp )
                        MISSING_ELSE
62339                   	,	.Tx_0( u_78_0 )
62340                   	,	.Tx_1( u_78_1 )
62341      1/1          	,	.Tx_10( u_78_10 )
62342      1/1          	,	.Tx_13( u_78_13 )
62343      1/1          	,	.Tx_14( u_78_14 )
62344      1/1          	,	.Tx_17( u_78_17 )
62345      1/1          	,	.Tx_2( u_78_2 )
62346      1/1          	,	.Tx_3( u_78_3 )
62347                   	,	.Tx_5( u_78_5 )
62348                   	,	.Tx_7( u_78_7 )
62349                   	,	.Tx_8( u_78_8 )
62350                   	,	.Tx_9( u_78_9 )
62351                   	,	.TxRdy( CoutFwdRdy )
62352                   	,	.TxVld( CoutBwdVld )
62353                   	);
62354      1/1          	assign CoutBwd_Addr = u_78_0;
62355      1/1          	assign u_df6b_117_0 = CoutBwd_Addr;
62356      1/1          	assign CoutBwd_Be = u_78_1;
62357      1/1          	assign u_df6b_117_1 = CoutBwd_Be;
                        MISSING_ELSE
62358                   	assign CoutBwd_Opc = u_78_10;
62359      1/1          	assign u_df6b_117_10 = CoutBwd_Opc;
62360      1/1          	assign CoutBwd_SeqUnOrdered = u_78_13;
62361      1/1          	assign u_df6b_117_13 = CoutBwd_SeqUnOrdered;
62362      1/1          	assign CoutBwd_SeqUnique = u_78_14;
                        MISSING_ELSE
62363                   	assign u_df6b_117_14 = CoutBwd_SeqUnique;
62364                   	assign CoutBwd_User = u_78_17;
62365      1/1          	assign u_df6b_117_17 = CoutBwd_User;
62366      1/1          	assign CoutBwd_BurstType = u_78_2;
62367      1/1          	assign u_df6b_117_2 = CoutBwd_BurstType;
62368      <font color = "red">0/1     ==>  	assign CoutBwd_Data = u_78_3;</font>
62369                   	assign u_df6b_117_3 = CoutBwd_Data;
62370                   	assign CoutBwd_Echo = u_78_5;
62371                   	assign u_df6b_117_5 = CoutBwd_Echo;
62372                   	assign CoutBwd_Last = u_78_7;
62373                   	assign u_df6b_117_7 = CoutBwd_Last;
62374                   	assign CoutBwd_Len1 = u_78_8;
62375                   	assign u_df6b_117_8 = CoutBwd_Len1;
62376                   	assign CoutBwd_Lock = u_78_9;
62377                   	assign u_df6b_117_9 = CoutBwd_Lock;
62378                   	rsnoc_z_H_R_U_P_N_b9c61f11_A32413201016130011008 unb9c61f11_136(
62379                   		.Rx_0( u_df6b_117_0 )
62380                   	,	.Rx_1( u_df6b_117_1 )
62381                   	,	.Rx_10( u_df6b_117_10 )
62382                   	,	.Rx_13( u_df6b_117_13 )
62383                   	,	.Rx_14( u_df6b_117_14 )
62384                   	,	.Rx_17( u_df6b_117_17 )
62385      1/1          	,	.Rx_2( u_df6b_117_2 )
62386      1/1          	,	.Rx_3( u_df6b_117_3 )
62387      1/1          	,	.Rx_5( u_df6b_117_5 )
62388      1/1          	,	.Rx_7( u_df6b_117_7 )
62389      1/1          	,	.Rx_8( u_df6b_117_8 )
62390                   	,	.Rx_9( u_df6b_117_9 )
62391                   	,	.RxRdy( CoutFwdRdy )
62392                   	,	.RxVld( CoutBwdVld )
62393                   	,	.Sys_Clk( Sys_Clk )
62394      1/1          	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
62395      1/1          	,	.Sys_Clk_En( Sys_Clk_En )
62396      1/1          	,	.Sys_Clk_EnS( Sys_Clk_EnS )
62397      <font color = "red">0/1     ==>  	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )</font>
62398                   	,	.Sys_Clk_RstN( Sys_Clk_RstN )
62399                   	,	.Sys_Clk_Tm( Sys_Clk_Tm )
62400                   	,	.Sys_Pwr_Idle( Pwr_Fwd_Idle )
62401                   	,	.Sys_Pwr_WakeUp( Pwr_Fwd_WakeUp )
62402      1/1          	,	.Tx_0( u_116_0 )
62403      1/1          	,	.Tx_1( u_116_1 )
62404      1/1          	,	.Tx_10( u_116_10 )
62405      1/1          	,	.Tx_13( u_116_13 )
62406      1/1          	,	.Tx_14( u_116_14 )
62407                   	,	.Tx_17( u_116_17 )
62408                   	,	.Tx_2( u_116_2 )
62409                   	,	.Tx_3( u_116_3 )
62410      1/1          	,	.Tx_5( u_116_5 )
62411      1/1          	,	.Tx_7( u_116_7 )
62412      <font color = "red">0/1     ==>  	,	.Tx_8( u_116_8 )</font>
62413      1/1          	,	.Tx_9( u_116_9 )
62414      1/1          	,	.TxRdy( Tx_Req_Rdy )
62415      <font color = "red">0/1     ==>  	,	.TxVld( Tx_Req_Vld )</font>
62416      1/1          	);
62417      1/1          	rsnoc_z_H_R_U_P_N_f98cc18f_A9005001001 unf98cc18f(
62418      <font color = "red">0/1     ==>  		.Rx_0( u_df6b_0 )</font>
62419                   	,	.Rx_3( u_df6b_3 )
62420                   	,	.Rx_6( u_df6b_6 )
62421                   	,	.Rx_9( u_df6b_9 )
62422      1/1          	,	.RxRdy( )
62423      1/1          	,	.RxVld( Rx_Req_Vld )
62424      1/1          	,	.Sys_Clk( Sys_Clk )
62425                   	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
62426      1/1          	,	.Sys_Clk_En( Sys_Clk_En )
62427      1/1          	,	.Sys_Clk_EnS( Sys_Clk_EnS )
62428      1/1          	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
62429      1/1          	,	.Sys_Clk_RstN( Sys_Clk_RstN )
                        MISSING_ELSE
62430                   	,	.Sys_Clk_Tm( Sys_Clk_Tm )
62431      1/1          	,	.Sys_Pwr_Idle( )
62432      1/1          	,	.Sys_Pwr_WakeUp( )
62433      1/1          	,	.Tx_0( u_6389_0 )
62434      1/1          	,	.Tx_3( u_6389_3 )
                        MISSING_ELSE
62435                   	,	.Tx_6( u_6389_6 )
62436                   	,	.Tx_9( u_6389_9 )
62437                   	,	.TxRdy( CoutFwdRdy )
62438                   	,	.TxVld( )
62439                   	);
62440                   	assign CmdBwd_ApertureId = u_6389_0;
62441                   	assign CmdBwd_MatchId = u_6389_3;
62442                   	assign CmdBwd_Split = u_6389_6;
62443                   	assign CmdBwd_Vld = u_6389_9;
62444                   	assign u_df6b_56_0 = CmdBwd_ApertureId;
62445                   	assign u_df6b_56_3 = CmdBwd_MatchId;
62446                   	assign u_df6b_56_6 = CmdBwd_Split;
62447                   	assign u_df6b_56_9 = CmdBwd_Vld;
62448      1/1          	rsnoc_z_H_R_U_P_N_f98cc18f_A9005001001 unf98cc18f_67(
62449      1/1          		.Rx_0( u_df6b_56_0 )
62450      1/1          	,	.Rx_3( u_df6b_56_3 )
62451                   	,	.Rx_6( u_df6b_56_6 )
62452      1/1          	,	.Rx_9( u_df6b_56_9 )
62453      1/1          	,	.RxRdy( )
62454      1/1          	,	.RxVld( CoutBwdVld )
62455                   	,	.Sys_Clk( Sys_Clk )
62456                   	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
62457                   	,	.Sys_Clk_En( Sys_Clk_En )
62458                   	,	.Sys_Clk_EnS( Sys_Clk_EnS )
62459                   	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
62460                   	,	.Sys_Clk_RstN( Sys_Clk_RstN )
62461                   	,	.Sys_Clk_Tm( Sys_Clk_Tm )
62462                   	,	.Sys_Pwr_Idle( )
62463                   	,	.Sys_Pwr_WakeUp( )
62464                   	,	.Tx_0( u_55_0 )
62465                   	,	.Tx_3( u_55_3 )
62466                   	,	.Tx_6( u_55_6 )
62467                   	,	.Tx_9( u_55_9 )
62468                   	,	.TxRdy( Tx_Req_Rdy )
62469                   	,	.TxVld( )
62470                   	);
62471                   	assign CmdTx_ApertureId = u_55_0;
62472                   	assign CmdTx_MatchId = u_55_3;
62473                   	assign CmdTx_Split = u_55_6;
62474                   	assign CmdTx_Vld = u_55_9;
62475                   	assign Sys_Pwr_Idle = Pwr_Bwd_Idle &amp; Pwr_Fwd_Idle;
62476                   	assign Sys_Pwr_WakeUp = Rx_Req_Vld;
62477                   	assign CoutFwd_Addr = u_116_0;
62478                   	assign Tx_Req_Addr = CoutFwd_Addr;
62479                   	assign CoutFwd_Be = u_116_1;
62480                   	assign Tx_Req_Be = CoutFwd_Be;
62481                   	assign CoutFwd_BurstType = u_116_2;
62482                   	assign Tx_Req_BurstType = CoutFwd_BurstType;
62483                   	assign CoutFwd_Data = u_116_3;
62484                   	assign Tx_Req_Data = CoutFwd_Data;
62485                   	assign CoutFwd_Echo = u_116_5;
62486                   	assign Tx_Req_Echo = CoutFwd_Echo;
62487                   	assign CoutFwd_Last = u_116_7;
62488                   	assign Tx_Req_Last = CoutFwd_Last;
62489                   	assign CoutFwd_Len1 = u_116_8;
62490                   	assign Tx_Req_Len1 = CoutFwd_Len1;
62491                   	assign CoutFwd_Lock = u_116_9;
62492                   	assign Tx_Req_Lock = CoutFwd_Lock;
62493                   	assign CoutFwd_Opc = u_116_10;
62494                   	assign Tx_Req_Opc = CoutFwd_Opc;
62495                   	assign CoutFwd_SeqUnOrdered = u_116_13;
62496                   	assign Tx_Req_SeqUnOrdered = CoutFwd_SeqUnOrdered;
62497                   	assign CoutFwd_SeqUnique = u_116_14;
62498                   	assign Tx_Req_SeqUnique = CoutFwd_SeqUnique;
62499                   	assign CoutFwd_User = u_116_17;
62500                   	assign Tx_Req_User = CoutFwd_User;
62501                   endmodule
62502                   
62503                   `timescale 1ps/1ps
62504      1/1          module rsnoc_z_H_R_U_P_N_c4b9b294_A1000321013020101001111 (
62505      1/1          	Rx_0
62506      1/1          ,	Rx_11
62507                   ,	Rx_13
62508                   ,	Rx_15
62509                   ,	Rx_18
62510                   ,	Rx_19
62511                   ,	Rx_20
62512                   ,	Rx_21
62513                   ,	Rx_4
62514                   ,	Rx_5
62515                   ,	Rx_7
62516                   ,	Rx_8
62517                   ,	RxRdy
62518                   ,	RxVld
62519                   ,	Sys_Clk
62520                   ,	Sys_Clk_ClkS
62521                   ,	Sys_Clk_En
62522                   ,	Sys_Clk_EnS
62523                   ,	Sys_Clk_RetRstN
62524                   ,	Sys_Clk_RstN
62525                   ,	Sys_Clk_Tm
62526                   ,	Sys_Pwr_Idle
62527                   ,	Sys_Pwr_WakeUp
62528                   ,	Tx_0
62529                   ,	Tx_11
62530                   ,	Tx_13
62531                   ,	Tx_15
62532      1/1          ,	Tx_18
62533      1/1          ,	Tx_19
62534      1/1          ,	Tx_20
62535                   ,	Tx_21
62536      1/1          ,	Tx_4
62537      1/1          ,	Tx_5
62538      1/1          ,	Tx_7
62539                   ,	Tx_8
62540      1/1          ,	TxRdy
62541      1/1          ,	TxVld
62542      <font color = "red">0/1     ==>  );</font>
62543      1/1          	input         Rx_0            ;
62544      1/1          	input  [1:0]  Rx_11           ;
62545      <font color = "red">0/1     ==>  	input         Rx_13           ;</font>
62546      1/1          	input         Rx_15           ;
62547      1/1          	input         Rx_18           ;
62548      <font color = "red">0/1     ==>  	input         Rx_19           ;</font>
62549                   	input         Rx_20           ;
62550                   	input         Rx_21           ;
62551                   	input  [31:0] Rx_4            ;
62552                   	input         Rx_5            ;
62553                   	input         Rx_7            ;
62554                   	input  [2:0]  Rx_8            ;
62555                   	output        RxRdy           ;
62556                   	input         RxVld           ;
62557                   	input         Sys_Clk         ;
62558                   	input         Sys_Clk_ClkS    ;
62559                   	input         Sys_Clk_En      ;
62560                   	input         Sys_Clk_EnS     ;
62561                   	input         Sys_Clk_RetRstN ;
62562                   	input         Sys_Clk_RstN    ;
62563                   	input         Sys_Clk_Tm      ;
62564                   	output        Sys_Pwr_Idle    ;
62565      1/1          	output        Sys_Pwr_WakeUp  ;
62566      1/1          	output        Tx_0            ;
62567      1/1          	output [1:0]  Tx_11           ;
62568                   	output        Tx_13           ;
62569                   	output        Tx_15           ;
62570                   	output        Tx_18           ;
62571                   	output        Tx_19           ;
62572                   	output        Tx_20           ;
62573                   	output        Tx_21           ;
62574                   	output [31:0] Tx_4            ;
62575                   	output        Tx_5            ;
62576                   	output        Tx_7            ;
62577                   	output [2:0]  Tx_8            ;
62578                   	input         TxRdy           ;
62579                   	output        TxVld           ;
62580      1/1          	reg  dontStop ;
62581      1/1          	assign RxRdy = TxRdy;
62582      1/1          	assign Sys_Pwr_Idle = 1'b1;
62583      1/1          	assign Sys_Pwr_WakeUp = 1'b0;
                        MISSING_ELSE
62584                   	assign Tx_0 = Rx_0;
62585      1/1          	assign Tx_11 = Rx_11;
62586      1/1          	assign Tx_13 = Rx_13;
62587      1/1          	assign Tx_15 = Rx_15;
62588      1/1          	assign Tx_18 = Rx_18;
                        MISSING_ELSE
62589                   	assign Tx_19 = Rx_19;
62590      1/1          	assign Tx_20 = Rx_20;
62591      1/1          	assign Tx_21 = Rx_21;
62592      1/1          	assign Tx_4 = Rx_4;
62593      1/1          	assign Tx_5 = Rx_5;
                        MISSING_ELSE
62594                   	assign Tx_7 = Rx_7;
62595      1/1          	assign Tx_8 = Rx_8;
62596      1/1          	assign TxVld = RxVld;
62597      1/1          	// synopsys translate_off
62598      1/1          	// synthesis translate_off
                        MISSING_ELSE
62599                   	always @( posedge Sys_Clk )
62600      1/1          		if ( Sys_Clk == 1'b1 )
62601      1/1          			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( 1'b0 ) !== 1'b0 ) begin
62602      1/1          				dontStop = 0;
62603      1/1          				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                        MISSING_ELSE
62604                   				if (!dontStop) begin
62605                   					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Null Pipe: RxVld must be low when PwrOn is low.&quot; );
62606                   					$stop;
62607                   				end
62608                   			end
62609                   	// synthesis translate_on
62610                   	// synopsys translate_on
62611                   	endmodule
62612                   
62613                   `timescale 1ps/1ps
62614                   module rsnoc_z_H_R_G_G2_R_U_825c366b (
62615                   	Cxt_Echo
62616                   ,	Cxt_First
62617                   ,	Cxt_OrdPtr
62618      1/1          ,	Cxt_PktCnt1
62619      1/1          ,	Cxt_WrInErr
62620      1/1          ,	CxtOpen
62621      1/1          ,	ErrPld
                        MISSING_ELSE
62622                   ,	GenTx_Rsp_Data
62623                   ,	GenTx_Rsp_Echo
62624      1/1          ,	GenTx_Rsp_Last
62625      1/1          ,	GenTx_Rsp_Opc
62626      1/1          ,	GenTx_Rsp_Rdy
62627      1/1          ,	GenTx_Rsp_SeqUnOrdered
                        MISSING_ELSE
62628                   ,	GenTx_Rsp_Status
62629                   ,	GenTx_Rsp_Vld
62630      1/1          ,	ResponsePipe_Rsp_LastFrag
62631      1/1          ,	Rsp_ErrCode
62632      1/1          ,	Rsp_GenLast
62633      1/1          ,	Rsp_GenNext
                        MISSING_ELSE
62634                   ,	Rsp_HeadVld
62635      1/1          ,	Rsp_IsErr
62636      1/1          ,	Rsp_IsWr
62637      1/1          ,	Rsp_LastFrag
62638      1/1          ,	Rsp_Opc
                        MISSING_ELSE
62639                   ,	Rsp_OrdPtr
62640      1/1          ,	Rsp_PktLast
62641      1/1          ,	Rsp_PktNext
62642      1/1          ,	Rx_Data
62643      1/1          ,	Rx_Head
                        MISSING_ELSE
62644                   ,	Rx_Rdy
62645                   ,	Rx_Tail
62646                   ,	Rx_Vld
62647                   ,	Sys_Clk
62648                   ,	Sys_Clk_ClkS
62649                   ,	Sys_Clk_En
62650                   ,	Sys_Clk_EnS
62651                   ,	Sys_Clk_RetRstN
62652                   ,	Sys_Clk_RstN
62653                   ,	Sys_Clk_Tm
62654                   ,	Sys_Pwr_Idle
62655                   ,	Sys_Pwr_WakeUp
62656                   );
62657                   	input          Cxt_Echo                  ;
62658                   	input          Cxt_First                 ;
62659                   	input          Cxt_OrdPtr                ;
62660                   	input  [3:0]   Cxt_PktCnt1               ;
62661                   	input          Cxt_WrInErr               ;
62662                   	input          CxtOpen                   ;
62663                   	input          ErrPld                    ;
62664                   	output [31:0]  GenTx_Rsp_Data            ;
62665                   	output         GenTx_Rsp_Echo            ;
62666                   	output         GenTx_Rsp_Last            ;
62667                   	output [2:0]   GenTx_Rsp_Opc             ;
62668                   	input          GenTx_Rsp_Rdy             ;
62669                   	output         GenTx_Rsp_SeqUnOrdered    ;
62670                   	output [1:0]   GenTx_Rsp_Status          ;
62671                   	output         GenTx_Rsp_Vld             ;
62672                   	output         ResponsePipe_Rsp_LastFrag ;
62673                   	output [2:0]   Rsp_ErrCode               ;
62674                   	output         Rsp_GenLast               ;
62675                   	output         Rsp_GenNext               ;
62676                   	output         Rsp_HeadVld               ;
62677                   	output         Rsp_IsErr                 ;
62678                   	output         Rsp_IsWr                  ;
62679                   	output         Rsp_LastFrag              ;
62680                   	output [3:0]   Rsp_Opc                   ;
62681                   	output         Rsp_OrdPtr                ;
62682                   	output         Rsp_PktLast               ;
62683                   	output         Rsp_PktNext               ;
62684                   	input  [107:0] Rx_Data                   ;
62685                   	input          Rx_Head                   ;
62686                   	output         Rx_Rdy                    ;
62687                   	input          Rx_Tail                   ;
62688                   	input          Rx_Vld                    ;
62689                   	input          Sys_Clk                   ;
62690                   	input          Sys_Clk_ClkS              ;
62691                   	input          Sys_Clk_En                ;
62692                   	input          Sys_Clk_EnS               ;
62693                   	input          Sys_Clk_RetRstN           ;
62694                   	input          Sys_Clk_RstN              ;
62695                   	input          Sys_Clk_Tm                ;
62696                   	output         Sys_Pwr_Idle              ;
62697                   	output         Sys_Pwr_WakeUp            ;
62698                   	wire [1:0]  u_19a2                             ;
62699                   	wire        u_382b                             ;
62700      1/1          	reg  [3:0]  u_44bc                             ;
62701      1/1          	wire        u_4c36                             ;
62702      1/1          	wire [1:0]  u_50fe                             ;
62703                   	wire [3:0]  u_59db                             ;
62704                   	wire        u_5ba9                             ;
62705                   	wire        u_5d9e                             ;
62706                   	wire [30:0] u_624f                             ;
62707                   	wire        u_6389_0                           ;
62708                   	wire [1:0]  u_6389_11                          ;
62709                   	wire        u_6389_13                          ;
62710                   	wire        u_6389_15                          ;
62711                   	wire        u_6389_18                          ;
62712                   	wire        u_6389_19                          ;
62713                   	wire        u_6389_20                          ;
62714                   	wire        u_6389_21                          ;
62715                   	wire [31:0] u_6389_4                           ;
62716                   	wire        u_6389_5                           ;
62717                   	wire        u_6389_7                           ;
62718                   	wire [2:0]  u_6389_8                           ;
62719                   	wire [3:0]  u_9a71                             ;
62720                   	wire [7:0]  u_a1a5                             ;
62721                   	wire [3:0]  u_a203                             ;
62722                   	wire [3:0]  u_b114                             ;
62723                   	reg  [5:0]  u_c41b                             ;
62724                   	wire [5:0]  u_c4ee                             ;
62725                   	wire [1:0]  u_cc76                             ;
62726                   	wire        u_d54f                             ;
62727                   	wire        u_df6b_0                           ;
62728                   	wire [1:0]  u_df6b_11                          ;
62729                   	wire        u_df6b_13                          ;
62730                   	wire        u_df6b_15                          ;
62731                   	wire        u_df6b_18                          ;
62732                   	wire        u_df6b_19                          ;
62733                   	wire        u_df6b_20                          ;
62734                   	wire        u_df6b_21                          ;
62735                   	wire [31:0] u_df6b_4                           ;
62736                   	wire        u_df6b_5                           ;
62737                   	wire        u_df6b_7                           ;
62738                   	wire [2:0]  u_df6b_8                           ;
62739                   	wire        u_f814                             ;
62740                   	wire [3:0]  Be                                 ;
62741                   	wire [31:0] Data                               ;
62742                   	wire [31:0] DataMaskErr                        ;
62743                   	wire        Expand                             ;
62744                   	wire [31:0] GenData                            ;
62745                   	wire        LastWord                           ;
62746                   	wire [5:0]  RdCnt                              ;
62747                   	wire        Response_CondL                     ;
62748                   	wire [31:0] Response_DataMaskErr               ;
62749                   	wire        Response_GenTx_Rsp_Echo            ;
62750                   	wire        Response_GenTx_Rsp_Last            ;
62751                   	reg  [2:0]  Response_GenTx_Rsp_Opc             ;
62752                   	wire        Response_GenTx_Rsp_Rdy             ;
62753                   	reg  [1:0]  Response_GenTx_Rsp_Status          ;
62754                   	wire        Response_GenTx_Rsp_Vld             ;
62755                   	wire        Response_RdRspData                 ;
62756                   	wire        Response_Rsp_LastFrag              ;
62757                   	wire        Response_RxErr                     ;
62758                   	wire        Response_RxRdCont                  ;
62759                   	wire        Response_WordErrDflt               ;
62760                   	wire        ResponseP_CondL                    ;
62761                   	wire [31:0] ResponseP_DataMaskErr              ;
62762                   	wire        ResponseP_GenTx_Rsp_Echo           ;
62763                   	wire        ResponseP_GenTx_Rsp_Last           ;
62764                   	wire [2:0]  ResponseP_GenTx_Rsp_Opc            ;
62765                   	wire        ResponseP_GenTx_Rsp_Rdy            ;
62766                   	wire [1:0]  ResponseP_GenTx_Rsp_Status         ;
62767                   	wire        ResponseP_GenTx_Rsp_Vld            ;
62768                   	wire        ResponseP_RdRspData                ;
62769                   	wire        ResponseP_Rsp_LastFrag             ;
62770                   	wire        ResponseP_RxErr                    ;
62771                   	wire        ResponseP_RxRdCont                 ;
62772                   	wire        ResponseP_WordErrDflt              ;
62773                   	wire        ResponsePwr_Fwd_Idle               ;
62774                   	wire        ResponsePwr_Fwd_WakeUp             ;
62775                   	wire        RxCont                             ;
62776                   	wire [37:0] RxData                             ;
62777                   	wire        RxErr                              ;
62778                   	reg         RxHead                             ;
62779                   	wire        RxRd                               ;
62780                   	wire        RxRsp                              ;
62781                   	wire        RxTail                             ;
62782                   	wire        RxUrg                              ;
62783                   	wire        RxWr                               ;
62784                   	wire        StErr                              ;
62785                   	wire        TxVldResponseP                     ;
62786                   	wire        WdErr                              ;
62787                   	wire        WordErr                            ;
62788                   	wire        WrErrRet                           ;
62789                   	reg  [1:0]  GenTx_Rsp_Status                   ;
62790                   	wire [4:0]  uGenTx_Rsp_Status_caseSel          ;
62791                   	wire [1:0]  uResponse_GenTx_Rsp_Opc_caseSel    ;
62792                   	wire [2:0]  uResponse_GenTx_Rsp_Status_caseSel ;
62793                   	assign u_cc76 = Rx_Data [88:87];
62794                   	assign RxRsp = Rx_Head &amp; u_cc76 == 2'b10;
62795                   	assign u_b114 = Rx_Data [92:89];
62796                   	assign RxWr = Rx_Head &amp; ( u_b114 == 4'b0100 | u_b114 == 4'b0101 | u_b114 == 4'b0110 | u_b114 == 4'b0111 );
62797                   	assign StErr = Cxt_WrInErr;
62798                   	assign u_382b = RxRsp &amp; RxWr &amp; ~ StErr;
62799                   	assign u_19a2 = Rx_Data [88:87];
62800                   	assign RxErr = Rx_Head &amp; u_19a2 == 2'b01;
62801                   	assign u_f814 = RxRsp &amp; RxWr &amp; StErr;
62802                   	assign Response_CondL = u_382b | RxErr | u_f814;
62803                   	assign u_df6b_0 = Response_CondL;
62804                   	assign u_df6b_11 = Response_GenTx_Rsp_Status;
62805                   	assign u_59db = Rx_Data [92:89];
62806                   	assign RxRd = Rx_Head &amp; ( u_59db == 4'b0000 | u_59db == 4'b0001 | u_59db == 4'b0010 | u_59db == 4'b0011 );
62807                   	assign u_624f = Rx_Data [79:49];
62808                   	assign u_a1a5 = { 1'b0 , Rx_Data [86:80] } + { 6'b0 , u_624f [1:0] };
62809                   	assign u_c4ee = u_a1a5 [7:2];
62810                   	assign Rsp_GenNext = Response_GenTx_Rsp_Vld &amp; Response_GenTx_Rsp_Rdy;
62811                   	assign Expand = RxErr &amp; ~ RxTail;
62812                   	assign WrErrRet = RxWr &amp; RxErr &amp; Rsp_PktLast &amp; Cxt_PktCnt1 == 4'b0 &amp; ErrPld &amp; u_5d9e;
62813                   	assign Rx_Rdy = Response_GenTx_Rsp_Rdy &amp; ~ Expand &amp; ~ WrErrRet;
62814                   	assign u_9a71 = Rx_Data [92:89];
62815                   	assign RxUrg = Rx_Head &amp; u_9a71 == 4'b1001;
62816                   	assign Rsp_PktNext = Rx_Vld &amp; Rx_Rdy &amp; ~ RxUrg;
62817                   	assign RdCnt = RxHead ? u_c4ee : u_c41b;
62818                   	assign RxTail = ~ ( RxRd &amp; RxErr &amp; ~ ( RdCnt == 6'b0 ) ) &amp; Rx_Tail;
62819                   	assign RxData = Rx_Data [37:0];
62820                   	rsnoc_z_H_R_N_T_U_P_Ps_4d3cab65 ups(
62821                   		.Be( Be ) , .Data( Data ) , .LastWord( LastWord ) , .Payload( RxData ) , .WordErr( WordErr )
62822                   	);
62823                   	assign Rsp_PktLast = RxTail &amp; ( LastWord | RxErr | RxWr );
62824                   	assign Rsp_GenLast = Rsp_PktLast &amp; Cxt_PktCnt1 == 4'b0 &amp; ~ ( CxtOpen &amp; u_4c36 );
62825                   	assign Response_GenTx_Rsp_Vld = ( RxRd | ~ Rx_Head | RxWr &amp; Rsp_GenLast &amp; ~ WrErrRet ) &amp; Rx_Vld &amp; ~ RxUrg;
62826                   	assign u_df6b_13 = Response_GenTx_Rsp_Vld;
62827                   	assign Response_RdRspData = RxRsp &amp; RxRd | ~ Rx_Head;
62828                   	assign u_df6b_15 = Response_RdRspData;
62829      <font color = "grey">unreachable  </font>	assign Rsp_LastFrag = Cxt_PktCnt1 == 4'b0 &amp; ~ ( CxtOpen &amp; u_5ba9 );
62830      <font color = "grey">unreachable  </font>	assign Response_Rsp_LastFrag = Rsp_LastFrag;
62831      <font color = "grey">unreachable  </font>	assign u_df6b_18 = Response_Rsp_LastFrag;
62832      <font color = "grey">unreachable  </font>	assign Response_RxErr = RxErr;
                   <font color = "red">==>  MISSING_ELSE</font>
62833      <font color = "grey">unreachable  </font>	assign u_df6b_19 = Response_RxErr;
62834      <font color = "grey">unreachable  </font>	assign u_50fe = Rx_Data [88:87];
62835      <font color = "grey">unreachable  </font>	assign RxCont = Rx_Head &amp; u_50fe == 2'b11;
62836                   	assign Response_RxRdCont = RxCont &amp; RxRd;
                   <font color = "red">==>  MISSING_ELSE</font>
62837                   	assign u_df6b_20 = Response_RxRdCont;
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
62838                   	assign Response_WordErrDflt = WordErr;
62839                   	assign u_df6b_21 = Response_WordErrDflt;
62840                   	assign DataMaskErr = Data;
62841                   	assign Response_DataMaskErr = DataMaskErr;
62842                   	assign u_df6b_4 = Response_DataMaskErr;
62843      <font color = "grey">unreachable  </font>	assign Response_GenTx_Rsp_Echo = Cxt_Echo;
62844      <font color = "grey">unreachable  </font>	assign u_df6b_5 = Response_GenTx_Rsp_Echo;
62845      <font color = "grey">unreachable  </font>	assign Response_GenTx_Rsp_Last = Rsp_GenLast;
62846      <font color = "grey">unreachable  </font>	assign u_df6b_7 = Response_GenTx_Rsp_Last;
                   <font color = "red">==>  MISSING_ELSE</font>
62847      <font color = "grey">unreachable  </font>	assign u_a203 = Rx_Data [92:89];
62848      <font color = "grey">unreachable  </font>	assign u_d54f = Rx_Head &amp; Rx_Vld;
62849      <font color = "grey">unreachable  </font>	assign Rsp_Opc = u_d54f ? u_a203 : u_44bc;
62850                   	assign u_df6b_8 = Response_GenTx_Rsp_Opc;
                   <font color = "red">==>  MISSING_ELSE</font>
62851                   	assign ResponseP_GenTx_Rsp_Vld = u_6389_13;
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
62852                   	assign GenTx_Rsp_Vld = ResponseP_GenTx_Rsp_Vld &amp; TxVldResponseP;
62853                   	assign ResponseP_GenTx_Rsp_Rdy = GenTx_Rsp_Rdy | ~ GenTx_Rsp_Vld;
62854                   	assign uResponse_GenTx_Rsp_Status_caseSel = { u_f814 , RxErr , u_382b } ;
62855                   	always @( uResponse_GenTx_Rsp_Status_caseSel ) begin
62856                   		case ( uResponse_GenTx_Rsp_Status_caseSel )
62857      <font color = "grey">unreachable  </font>			3'b001  : Response_GenTx_Rsp_Status = 2'b00 ;
62858      <font color = "grey">unreachable  </font>			3'b010  : Response_GenTx_Rsp_Status = 2'b01 ;
62859      <font color = "grey">unreachable  </font>			3'b100  : Response_GenTx_Rsp_Status = 2'b01 ;
62860      <font color = "grey">unreachable  </font>			default : Response_GenTx_Rsp_Status = 2'b00 ;
                   <font color = "red">==>  MISSING_ELSE</font>
62861      <font color = "grey">unreachable  </font>		endcase
62862      <font color = "grey">unreachable  </font>	end
62863      <font color = "grey">unreachable  </font>	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
62864                   		if ( ! Sys_Clk_RstN )
                   <font color = "red">==>  MISSING_ELSE</font>
62865                   			u_c41b &lt;= #1.0 ( 6'b0 );
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
62866                   		else if ( Rsp_GenNext &amp; RxRd &amp; RxErr )
62867                   			u_c41b &lt;= #1.0 ( RxHead ? u_c4ee - 6'b000001 : RdCnt - 6'b000001 );
62868                   	rsnoc_z_T_C_S_C_L_R_D_z_F0t1 ud60( .O( u_5d9e ) );
62869                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
62870                   		if ( ! Sys_Clk_RstN )
62871                   			RxHead &lt;= #1.0 ( 1'b1 );
62872      <font color = "grey">unreachable  </font>		else if ( Rsp_GenNext | Rsp_PktNext )
62873      <font color = "grey">unreachable  </font>			RxHead &lt;= #1.0 ( RxTail );
62874      <font color = "grey">unreachable  </font>	rsnoc_z_T_C_S_C_L_R_D_z_F0t1 ud( .O( u_4c36 ) );
62875      <font color = "grey">unreachable  </font>	rsnoc_z_T_C_S_C_L_R_D_z_F0t1 ud25( .O( u_5ba9 ) );
                   <font color = "red">==>  MISSING_ELSE</font>
62876      <font color = "grey">unreachable  </font>	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
62877      <font color = "grey">unreachable  </font>		if ( ! Sys_Clk_RstN )
62878      <font color = "grey">unreachable  </font>			u_44bc &lt;= #1.0 ( 4'b0 );
62879                   		else if ( u_d54f )
                   <font color = "red">==>  MISSING_ELSE</font>
62880                   			u_44bc &lt;= #1.0 ( u_a203 );
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
62881                   	assign uResponse_GenTx_Rsp_Opc_caseSel =
62882                   		{ ( Rsp_Opc == 4'b0100 | Rsp_Opc == 4'b0101 ) , ( Rsp_Opc == 4'b0000 | Rsp_Opc == 4'b0001 ) } ;
62883                   	always @( uResponse_GenTx_Rsp_Opc_caseSel ) begin
62884                   		case ( uResponse_GenTx_Rsp_Opc_caseSel )
62885                   			2'b01   : Response_GenTx_Rsp_Opc = 3'b000 ;
62886                   			2'b10   : Response_GenTx_Rsp_Opc = 3'b100 ;
62887      <font color = "grey">unreachable  </font>			default : Response_GenTx_Rsp_Opc = 3'b000 ;
62888      <font color = "grey">unreachable  </font>		endcase
62889      <font color = "grey">unreachable  </font>	end
62890      <font color = "grey">unreachable  </font>	rsnoc_z_H_R_U_P_N_c4b9b294_A1000321013020101001111 unc4b9b294(
                   <font color = "red">==>  MISSING_ELSE</font>
62891      <font color = "grey">unreachable  </font>		.Rx_0( u_df6b_0 )
62892      <font color = "grey">unreachable  </font>	,	.Rx_11( u_df6b_11 )
62893      <font color = "grey">unreachable  </font>	,	.Rx_13( u_df6b_13 )
62894                   	,	.Rx_15( u_df6b_15 )
                   <font color = "red">==>  MISSING_ELSE</font>
62895                   	,	.Rx_18( u_df6b_18 )
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="Cond"></a>
Cond Coverage for Module : <a href="mod154.html" >rsnoc_z_H_R_N_A_S2_U_S2g_6b350414</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s8"><td class="lf">Conditions</td><td>40</td><td>34</td><td>85.00</td></tr>
<tr class="s8"><td class="lf">Logical</td><td>40</td><td>34</td><td>85.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       62127
 EXPRESSION (AhbDn_HSel ? AhbDn_HTrans : 2'b0)
             -----1----
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       62130
 EXPRESSION (u_c99a ? FromIdle : 3'b110)
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       62134
 EXPRESSION (Narrow ? ({3'b0, (~AhbDn_HAddr[2:0])}) : (u_af03 ? ({2'b0, (~AhbDn_HAddr[3:0])}) : 6'b001111))
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       62134
 SUB-EXPRESSION (u_af03 ? ({2'b0, (~AhbDn_HAddr[3:0])}) : 6'b001111)
                 ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       62136
 EXPRESSION (Incr ? Len1WrIncr : FullLen1)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       62156
 EXPRESSION (HRdy ? FromIdle : 3'b011)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       62212
 EXPRESSION (APSel ? u_8b06 : Ctl_Wr)
             --1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       62213
 EXPRESSION (LockWr ? 3'b100 : 3'b0)
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       62223
 EXPRESSION (APSel ? u_c6b5 : Ctl_Addr)
             --1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       62234
 EXPRESSION (u_db9a ? 1'b1 : 1'b0)
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       62235
 EXPRESSION (APSel ? u_7c15 : Ctl_BurstType)
             --1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       62245
 EXPRESSION (APSel ? u_7586 : Ctl_Echo)
             --1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       62252
 EXPRESSION (Narrow ? ({3'b0, (~AhbDn_HAddr[2:0])}) : (u_cd5f ? ({2'b0, (~AhbDn_HAddr[3:0])}) : 6'b001111))
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       62252
 SUB-EXPRESSION (u_cd5f ? ({2'b0, (~AhbDn_HAddr[3:0])}) : 6'b001111)
                 ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       62257
 EXPRESSION (Wr ? Len1Wr : Len1Rd)
             -1
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       62258
 EXPRESSION (APSel ? u_6c4c : Ctl_Len1)
             --1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       62264
 EXPRESSION (APSel ? u_7ec0 : Ctl_Lock)
             --1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       62272
 EXPRESSION (APSel ? u_d929 : Ctl_User)
             --1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       62362
 EXPRESSION (APCeWr ? Len2Wr[5:2] : ((WDCnt - 4'b1)))
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       62695
 EXPRESSION (u_d964 ? 1'b1 : 1'b0)
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="Toggle"></a>
Toggle Coverage for Module : <a href="mod154.html" >rsnoc_z_H_R_N_A_S2_U_S2g_6b350414</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s3">
<td>Totals</td>
<td class="rt">371</td>
<td class="rt">133</td>
<td class="rt">35.85 </td>
</tr><tr class="s5">
<td>Total Bits</td>
<td class="rt">3882</td>
<td class="rt">2158</td>
<td class="rt">55.59 </td>
</tr><tr class="s5">
<td nowrap>Total Bits 0->1</td>
<td class="rt">1941</td>
<td class="rt">1109</td>
<td class="rt">57.14 </td>
</tr><tr class="s5">
<td nowrap>Total Bits 1->0</td>
<td class="rt">1941</td>
<td class="rt">1049</td>
<td class="rt">54.04 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s3">
<td>Ports</td>
<td class="rt">46</td>
<td class="rt">18</td>
<td class="rt">39.13 </td>
</tr><tr class="s5">
<td>Port Bits</td>
<td class="rt">526</td>
<td class="rt">314</td>
<td class="rt">59.70 </td>
</tr><tr class="s6">
<td nowrap>Port Bits 0->1</td>
<td class="rt">263</td>
<td class="rt">161</td>
<td class="rt">61.22 </td>
</tr><tr class="s5">
<td nowrap>Port Bits 1->0</td>
<td class="rt">263</td>
<td class="rt">153</td>
<td class="rt">58.17 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s3">
<td>Signals</td>
<td class="rt">325</td>
<td class="rt">115</td>
<td class="rt">35.38 </td>
</tr><tr class="s5">
<td>Signal Bits</td>
<td class="rt">3356</td>
<td class="rt">1844</td>
<td class="rt">54.95 </td>
</tr><tr class="s5">
<td nowrap>Signal Bits 0->1</td>
<td class="rt">1678</td>
<td class="rt">948</td>
<td class="rt">56.50 </td>
</tr><tr class="s5">
<td nowrap>Signal Bits 1->0</td>
<td class="rt">1678</td>
<td class="rt">896</td>
<td class="rt">53.40 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Ahb_haddr[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Ahb_haddr[5:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Ahb_haddr[17:6]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Ahb_haddr[18]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Ahb_haddr[23:19]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Ahb_haddr[24]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Ahb_haddr[27:25]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Ahb_haddr[31:28]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Ahb_hburst[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Ahb_hmastlock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Ahb_hprot[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Ahb_hrdata[14:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Ahb_hrdata[15]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Ahb_hrdata[28:16]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Ahb_hrdata[31:29]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Ahb_hready</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Ahb_hresp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Ahb_hsel</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Ahb_hsize[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Ahb_hsize[1]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Ahb_hsize[2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Ahb_htrans[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Ahb_htrans[1]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Ahb_hwbe[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Ahb_hwdata[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Ahb_hwdata[3]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Ahb_hwdata[14:4]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Ahb_hwdata[15]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Ahb_hwdata[16]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Ahb_hwdata[17]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Ahb_hwdata[19:18]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Ahb_hwdata[20]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Ahb_hwdata[21]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Ahb_hwdata[22]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Ahb_hwdata[27:23]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Ahb_hwdata[31:28]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Ahb_hwrite</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Addr[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Addr[5:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Addr[17:6]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Addr[18]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Addr[23:19]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Addr[24]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Addr[27:25]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Addr[31:28]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Be[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_BurstType</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Data[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Data[7:4]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Data[8]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Data[9]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Data[11:10]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Data[12]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Data[13]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Data[14]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Data[22:15]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Data[23]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Data[26:24]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Data[27]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Data[31:28]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Echo</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Last</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Len1[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Len1[5:2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Lock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Opc[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Opc[2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Rdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_SeqUnOrdered</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_SeqUnique</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_User[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_User[3:2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_User[4]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_User[5]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_User[6]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_User[7]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Vld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Rsp_Data[4:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Rsp_Data[7:5]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Rsp_Data[22:8]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Rsp_Data[23]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Rsp_Data[31:24]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Rsp_Echo</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Rsp_Last</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Rsp_Opc[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Rsp_Opc[2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Rsp_Rdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Rsp_SeqUnOrdered</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Rsp_Status[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Rsp_Vld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>PwrKeep</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>WakeUp_Ahb</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Signal Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td></tr><tr>
<td>u_Req_Addr[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_Req_Addr[5:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>u_Req_Addr[17:6]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_Req_Addr[18]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>u_Req_Addr[23:19]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_Req_Addr[24]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>u_Req_Addr[27:25]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_Req_Addr[31:28]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>u_Req_Be[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>u_Req_BurstType</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_Req_Data[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>u_Req_Data[7:4]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_Req_Data[8]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>u_Req_Data[9]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>u_Req_Data[11:10]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>u_Req_Data[12]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_Req_Data[13]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>u_Req_Data[14]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_Req_Data[22:15]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>u_Req_Data[23]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_Req_Data[26:24]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>u_Req_Data[27]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_Req_Data[31:28]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>u_Req_Echo</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>u_Req_Last</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_Req_Len1[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>u_Req_Len1[5:2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_Req_Lock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_Req_Opc[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_Req_Opc[2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>u_Req_Rdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>u_Req_SeqUnOrdered</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_Req_SeqUnique</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_Req_User[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>u_Req_User[3:2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_Req_User[4]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>u_Req_User[5]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_Req_User[6]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>u_Req_User[7]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_Req_Vld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>u_Rsp_Data[4:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>u_Rsp_Data[7:5]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_Rsp_Data[22:8]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>u_Rsp_Data[23]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_Rsp_Data[31:24]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>u_Rsp_Echo</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>u_Rsp_Last</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>u_Rsp_Opc[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_Rsp_Opc[2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>u_Rsp_Rdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>u_Rsp_SeqUnOrdered</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_Rsp_Status[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_Rsp_Vld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>u_164</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_1645[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_247_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_247_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_33db[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_3d15[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_4022[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_4022[2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>u_444e[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>u_4c36[0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>u_4c36[1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_4c36[2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>u_4c36[5:3]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_50f9[0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>u_50f9[2:1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_569a[0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>u_569a[1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_5bb6[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>u_6c4c[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>u_6c4c[5:2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_703a[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>u_7586</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>u_794[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>u_794[3]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>u_7c15</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_7d1d[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_7d1d[2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>u_7ec0</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_8355</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>u_8b06</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>u_ad77[0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>u_ad77[1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_ad77[2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>u_ad77[5:3]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_af03</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_c1c4[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>u_c1c4[1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_c6b5[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_c6b5[5:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>u_c6b5[17:6]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_c6b5[18]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>u_c6b5[23:19]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_c6b5[24]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>u_c6b5[27:25]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_c6b5[31:28]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>u_c6be[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_c99a</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>u_cc5c[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>u_cc5c[1]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>u_cc5c[2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_cd22</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_cd5f</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_cfa6</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>u_d0b[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_d6f3[0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>u_d6f3[1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_d6f3[2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>u_d70d[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>u_d70d[1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_d929[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>u_d929[3:2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_d929[4]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>u_d929[5]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>u_d929[6]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>u_d929[7]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_d964</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_db9a</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>APCe</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>APCeRd</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>APCeWr</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>APSel</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>APSelRd</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>AdvRd</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AhbA_HAddr[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AhbA_HAddr[5:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>AhbA_HAddr[17:6]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AhbA_HAddr[18]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>AhbA_HAddr[23:19]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AhbA_HAddr[24]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>AhbA_HAddr[27:25]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AhbA_HAddr[31:28]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>AhbA_HBurst[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AhbA_HMastLock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AhbA_HProt[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>AhbA_HRData[14:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>AhbA_HRData[15]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AhbA_HRData[28:16]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>AhbA_HRData[31:29]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AhbA_HReady</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>AhbA_HResp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AhbA_HSel</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AhbA_HSize[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AhbA_HSize[1]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>AhbA_HSize[2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AhbA_HTrans[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AhbA_HTrans[1]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>AhbA_HWBe[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AhbA_HWData[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>AhbA_HWData[3]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AhbA_HWData[14:4]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>AhbA_HWData[15]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AhbA_HWData[16]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>AhbA_HWData[17]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>AhbA_HWData[19:18]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>AhbA_HWData[20]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AhbA_HWData[21]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>AhbA_HWData[22]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AhbA_HWData[27:23]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>AhbA_HWData[31:28]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AhbA_HWrite</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>AhbBe_HAddr[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AhbBe_HAddr[5:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>AhbBe_HAddr[17:6]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AhbBe_HAddr[18]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>AhbBe_HAddr[23:19]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AhbBe_HAddr[24]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>AhbBe_HAddr[27:25]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AhbBe_HAddr[31:28]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>AhbBe_HBurst[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AhbBe_HMastLock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AhbBe_HProt[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>AhbBe_HRData[14:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>AhbBe_HRData[15]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AhbBe_HRData[28:16]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>AhbBe_HRData[31:29]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AhbBe_HReady</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>AhbBe_HResp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AhbBe_HSel</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AhbBe_HSize[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AhbBe_HSize[1]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>AhbBe_HSize[2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AhbBe_HTrans[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AhbBe_HTrans[1]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>AhbBe_HWBe[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AhbBe_HWData[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>AhbBe_HWData[3]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AhbBe_HWData[14:4]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>AhbBe_HWData[15]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AhbBe_HWData[16]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>AhbBe_HWData[17]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>AhbBe_HWData[19:18]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>AhbBe_HWData[20]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AhbBe_HWData[21]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>AhbBe_HWData[22]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AhbBe_HWData[27:23]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>AhbBe_HWData[31:28]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AhbBe_HWrite</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>AhbDn_HAddr[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AhbDn_HAddr[5:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>AhbDn_HAddr[17:6]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AhbDn_HAddr[18]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>AhbDn_HAddr[23:19]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AhbDn_HAddr[24]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>AhbDn_HAddr[27:25]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AhbDn_HAddr[31:28]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>AhbDn_HBurst[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AhbDn_HMastLock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AhbDn_HProt[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>AhbDn_HRData[14:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>AhbDn_HRData[15]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AhbDn_HRData[28:16]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>AhbDn_HRData[31:29]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AhbDn_HReady</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>AhbDn_HResp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AhbDn_HSel</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AhbDn_HSize[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AhbDn_HSize[1]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>AhbDn_HSize[2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AhbDn_HTrans[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AhbDn_HTrans[1]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>AhbDn_HWBe[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AhbDn_HWData[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>AhbDn_HWData[3]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AhbDn_HWData[14:4]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>AhbDn_HWData[15]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AhbDn_HWData[16]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>AhbDn_HWData[17]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>AhbDn_HWData[19:18]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>AhbDn_HWData[20]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AhbDn_HWData[21]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>AhbDn_HWData[22]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AhbDn_HWData[27:23]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>AhbDn_HWData[31:28]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AhbDn_HWrite</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>AhbExcl_HAddr[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AhbExcl_HAddr[5:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>AhbExcl_HAddr[17:6]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AhbExcl_HAddr[18]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>AhbExcl_HAddr[23:19]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AhbExcl_HAddr[24]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>AhbExcl_HAddr[27:25]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AhbExcl_HAddr[31:28]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>AhbExcl_HBurst[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AhbExcl_HMastLock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AhbExcl_HProt[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>AhbExcl_HRData[14:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>AhbExcl_HRData[15]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AhbExcl_HRData[28:16]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>AhbExcl_HRData[31:29]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AhbExcl_HReady</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>AhbExcl_HResp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AhbExcl_HSel</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AhbExcl_HSize[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AhbExcl_HSize[1]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>AhbExcl_HSize[2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AhbExcl_HTrans[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AhbExcl_HTrans[1]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>AhbExcl_HWBe[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AhbExcl_HWData[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>AhbExcl_HWData[3]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AhbExcl_HWData[14:4]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>AhbExcl_HWData[15]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AhbExcl_HWData[16]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>AhbExcl_HWData[17]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>AhbExcl_HWData[19:18]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>AhbExcl_HWData[20]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AhbExcl_HWData[21]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>AhbExcl_HWData[22]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AhbExcl_HWData[27:23]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>AhbExcl_HWData[31:28]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AhbExcl_HWrite</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>AhbNC_HAddr[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AhbNC_HAddr[5:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>AhbNC_HAddr[17:6]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AhbNC_HAddr[18]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>AhbNC_HAddr[23:19]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AhbNC_HAddr[24]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>AhbNC_HAddr[27:25]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AhbNC_HAddr[31:28]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>AhbNC_HBurst[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AhbNC_HMastLock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AhbNC_HProt[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>AhbNC_HRData[14:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>AhbNC_HRData[15]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AhbNC_HRData[28:16]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>AhbNC_HRData[31:29]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AhbNC_HReady</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>AhbNC_HResp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AhbNC_HSel</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AhbNC_HSize[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AhbNC_HSize[1]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>AhbNC_HSize[2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AhbNC_HTrans[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AhbNC_HTrans[1]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>AhbNC_HWBe[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AhbNC_HWData[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>AhbNC_HWData[3]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AhbNC_HWData[14:4]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>AhbNC_HWData[15]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AhbNC_HWData[16]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>AhbNC_HWData[17]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>AhbNC_HWData[19:18]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>AhbNC_HWData[20]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AhbNC_HWData[21]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>AhbNC_HWData[22]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AhbNC_HWData[27:23]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>AhbNC_HWData[31:28]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AhbNC_HWrite</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>AhbPC_HAddr[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AhbPC_HAddr[5:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>AhbPC_HAddr[17:6]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AhbPC_HAddr[18]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>AhbPC_HAddr[23:19]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AhbPC_HAddr[24]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>AhbPC_HAddr[27:25]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AhbPC_HAddr[31:28]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>AhbPC_HBurst[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AhbPC_HMastLock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AhbPC_HProt[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>AhbPC_HRData[14:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>AhbPC_HRData[15]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AhbPC_HRData[28:16]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>AhbPC_HRData[31:29]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AhbPC_HReady</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>AhbPC_HResp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AhbPC_HSel</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AhbPC_HSize[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AhbPC_HSize[1]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>AhbPC_HSize[2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AhbPC_HTrans[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AhbPC_HTrans[1]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>AhbPC_HWBe[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AhbPC_HWData[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>AhbPC_HWData[3]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AhbPC_HWData[14:4]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>AhbPC_HWData[15]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AhbPC_HWData[16]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>AhbPC_HWData[17]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>AhbPC_HWData[19:18]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>AhbPC_HWData[20]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AhbPC_HWData[21]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>AhbPC_HWData[22]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AhbPC_HWData[27:23]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>AhbPC_HWData[31:28]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AhbPC_HWrite</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>AhbRd</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Be[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>BeClr</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>BeReg[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Buf</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Cache</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Cache1</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>ClrPurge</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Ctl_Addr[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Ctl_Addr[5:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Ctl_Addr[17:6]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Ctl_Addr[18]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Ctl_Addr[23:19]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Ctl_Addr[24]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Ctl_Addr[27:25]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Ctl_Addr[31:28]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Ctl_BurstType</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Ctl_Echo</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Ctl_Len1[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Ctl_Len1[5:2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Ctl_Lock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Ctl_User[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Ctl_User[3:2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Ctl_User[4]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Ctl_User[5]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Ctl_User[6]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Ctl_User[7]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Ctl_Wr</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>CurState[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>FalseWrap</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>FromIdle[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>FullLen1[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>FullLen1[5:2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>FullWr</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>GenLcl_Req_Addr[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>GenLcl_Req_Addr[5:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>GenLcl_Req_Addr[17:6]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>GenLcl_Req_Addr[18]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>GenLcl_Req_Addr[23:19]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>GenLcl_Req_Addr[24]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>GenLcl_Req_Addr[27:25]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>GenLcl_Req_Addr[31:28]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>GenLcl_Req_Be[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>GenLcl_Req_BurstType</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>GenLcl_Req_Data[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>GenLcl_Req_Data[7:4]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>GenLcl_Req_Data[8]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>GenLcl_Req_Data[9]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>GenLcl_Req_Data[11:10]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>GenLcl_Req_Data[12]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>GenLcl_Req_Data[13]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>GenLcl_Req_Data[14]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>GenLcl_Req_Data[22:15]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>GenLcl_Req_Data[23]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>GenLcl_Req_Data[26:24]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>GenLcl_Req_Data[27]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>GenLcl_Req_Data[31:28]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>GenLcl_Req_Echo</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>GenLcl_Req_Last</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>GenLcl_Req_Len1[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>GenLcl_Req_Len1[5:2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>GenLcl_Req_Lock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>GenLcl_Req_Opc[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>GenLcl_Req_Opc[2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>GenLcl_Req_Rdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>GenLcl_Req_User[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>GenLcl_Req_User[3:2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>GenLcl_Req_User[4]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>GenLcl_Req_User[5]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>GenLcl_Req_User[6]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>GenLcl_Req_User[7]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>GenLcl_Req_Vld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>GenLcl_Rsp_Data[4:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>GenLcl_Rsp_Data[7:5]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>GenLcl_Rsp_Data[22:8]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>GenLcl_Rsp_Data[23]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>GenLcl_Rsp_Data[31:24]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>GenLcl_Rsp_Echo</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>GenLcl_Rsp_Last</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>GenLcl_Rsp_Opc[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>GenLcl_Rsp_Opc[2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>GenLcl_Rsp_Rdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>GenLcl_Rsp_Status[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>GenLcl_Rsp_Vld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>GenLcl1_Req_Addr[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>GenLcl1_Req_Addr[5:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>GenLcl1_Req_Addr[17:6]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>GenLcl1_Req_Addr[18]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>GenLcl1_Req_Addr[23:19]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>GenLcl1_Req_Addr[24]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>GenLcl1_Req_Addr[27:25]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>GenLcl1_Req_Addr[31:28]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>GenLcl1_Req_Be[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>GenLcl1_Req_BurstType</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>GenLcl1_Req_Data[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>GenLcl1_Req_Data[7:4]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>GenLcl1_Req_Data[8]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>GenLcl1_Req_Data[9]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>GenLcl1_Req_Data[11:10]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>GenLcl1_Req_Data[12]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>GenLcl1_Req_Data[13]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>GenLcl1_Req_Data[14]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>GenLcl1_Req_Data[22:15]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>GenLcl1_Req_Data[23]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>GenLcl1_Req_Data[26:24]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>GenLcl1_Req_Data[27]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>GenLcl1_Req_Data[31:28]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>GenLcl1_Req_Echo</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>GenLcl1_Req_Last</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>GenLcl1_Req_Len1[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>GenLcl1_Req_Len1[5:2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>GenLcl1_Req_Lock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>GenLcl1_Req_Opc[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>GenLcl1_Req_Opc[2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>GenLcl1_Req_Rdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>GenLcl1_Req_User[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>GenLcl1_Req_User[3:2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>GenLcl1_Req_User[4]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>GenLcl1_Req_User[5]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>GenLcl1_Req_User[6]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>GenLcl1_Req_User[7]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>GenLcl1_Req_Vld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>GenLcl1_Rsp_Data[4:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>GenLcl1_Rsp_Data[7:5]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>GenLcl1_Rsp_Data[22:8]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>GenLcl1_Rsp_Data[23]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>GenLcl1_Rsp_Data[31:24]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>GenLcl1_Rsp_Echo</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>GenLcl1_Rsp_Last</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>GenLcl1_Rsp_Opc[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>GenLcl1_Rsp_Opc[2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>GenLcl1_Rsp_Rdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>GenLcl1_Rsp_SeqUnOrdered</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>GenLcl1_Rsp_Status[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>GenLcl1_Rsp_Vld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>HAddrEnd</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>HEnd</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>HNew</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>HProtMod[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>HRdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>HReadyRd</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>HTrans1[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>HTrans1[1]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>IllRsp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>IllSize</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Incr</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Len1Rd[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Len1Rd[5:2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Len1RdIncr[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Len1RdIncr[3]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Len1RdIncr[5:4]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Len1Wr[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Len1Wr[5:2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Len1WrIncr[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Len1WrIncr[3]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Len1WrIncr[5:4]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Len2Wr[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Len2Wr[5:2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>LnBeat[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>LnByte[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>LnByte[1]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>LnByte[3:2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Lock_Addr[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Lock_Addr[5:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Lock_Addr[17:6]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Lock_Addr[18]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Lock_Addr[23:19]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Lock_Addr[24]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Lock_Addr[27:25]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Lock_Addr[31:28]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Lock_Be[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Lock_BurstType</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Lock_Data[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Lock_Data[7:4]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Lock_Data[8]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Lock_Data[9]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Lock_Data[11:10]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Lock_Data[12]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Lock_Data[13]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Lock_Data[14]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Lock_Data[22:15]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Lock_Data[23]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Lock_Data[26:24]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Lock_Data[27]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Lock_Data[31:28]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Lock_Echo</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Lock_Last</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Lock_Len1[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Lock_Len1[5:2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Lock_Lock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Lock_Opc[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Lock_Opc[2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Lock_Rdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Lock_User[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Lock_User[3:2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Lock_User[4]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Lock_User[5]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Lock_User[6]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Lock_User[7]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Lock_Vld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>LockRdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>LockVldRd</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>LockVldWr</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>LockWr</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>MaskedRdWhenErr</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Narrow</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>NextState[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>NonSeq</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>PcPwr_Idle</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>PcPwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Purge</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Purge1</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Purge2</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PurgeErr0</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PurgeErr1</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PwrCnt</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>PwrDec</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>PwrEmpty</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>PwrFull</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>PwrHead</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PwrInc</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>RdCand</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>RdDelete</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RdErr</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RdErr0</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RdErr1</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RdErrPiped</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RdMask</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RdNext</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RdPend</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>RdRdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>RdRsp</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>RdSent</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RdSplit</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RdSplitBeat</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RdSplitBound</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RdSplitNone</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RdVld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>RdWait</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Req1_Addr[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Req1_Addr[5:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Req1_Addr[17:6]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Req1_Addr[18]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Req1_Addr[23:19]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Req1_Addr[24]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Req1_Addr[27:25]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Req1_Addr[31:28]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Req1_Be[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Req1_BurstType</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Req1_Data[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Req1_Data[7:4]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Req1_Data[8]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Req1_Data[9]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Req1_Data[11:10]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Req1_Data[12]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Req1_Data[13]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Req1_Data[14]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Req1_Data[22:15]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Req1_Data[23]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Req1_Data[26:24]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Req1_Data[27]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Req1_Data[31:28]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Req1_Echo</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Req1_Last</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Req1_Len1[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Req1_Len1[5:2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Req1_Lock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Req1_Opc[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Req1_Opc[2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Req1_Rdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Req1_User[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Req1_User[3:2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Req1_User[4]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Req1_User[5]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Req1_User[6]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Req1_User[7]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Req1_Vld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>RspErr</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Seq</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Sm_IDLE</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Sm_RD</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Sm_WB</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Sm_WNB</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Sm_WNP</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Sm_WP</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Sm_WWS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>SplitCnt[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>SplitCnt[1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>StateIdle</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>StateIsRd</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>WA2Be[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>WABe[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>WACe</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>WAData[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>WAData[7:4]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>WAData[8]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>WAData[9]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>WAData[11:10]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>WAData[12]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>WAData[13]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>WAData[14]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>WAData[22:15]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>WAData[23]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>WAData[26:24]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>WAData[27]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>WAData[31:28]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>WASel[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>WDCnt[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>WDCnt0</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>WDCnt0Reg</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>WDDone</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>WDVld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Wr</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>WrCnt[0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>WrCnt[6:1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>WrErr</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>WrErr0</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>WrErr1</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>WrErrAcc</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>WrInc</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>WrLast</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>WrRdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>WrRsp</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>WrSplit</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>WrVld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>WrWait</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Wrap</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Wrap1</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>dontStop</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>uFromIdle_caseSel[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>uu_444e_caseSel[0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>uu_444e_caseSel[1]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>uu_50f9_caseSel</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>uu_cc5c_caseSel[0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>uu_cc5c_caseSel[1]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>uu_d6f3_caseSel</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr></table><br clear=all>
<hr>
<a name="Branch"></a>
Branch Coverage for Module : <a href="mod154.html" >rsnoc_z_H_R_N_A_S2_U_S2g_6b350414</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s8">
<td>Branches</td>
<td></td>
<td class="rt">133</td>
<td class="rt">119</td>
<td class="rt">89.47 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">62127</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">62130</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s6">
<td>TERNARY</td>
<td class="rt">62134</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">62136</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">62156</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">62212</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">62213</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">62223</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">62234</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">62235</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">62245</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s6">
<td>TERNARY</td>
<td class="rt">62252</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">62257</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">62258</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">62264</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">62272</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">62695</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">62335</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>CASE</td>
<td class="rt">62341</td>
<td class="rt">5</td>
<td class="rt">5</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">62354</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">62359</td>
<td class="rt">4</td>
<td class="rt">4</td>
<td class="rt">100.00</td>
</tr><tr class="s6">
<td>CASE</td>
<td class="rt">62365</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s10">
<td>CASE</td>
<td class="rt">62385</td>
<td class="rt">4</td>
<td class="rt">4</td>
<td class="rt">100.00</td>
</tr><tr class="s6">
<td>CASE</td>
<td class="rt">62394</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s10">
<td>CASE</td>
<td class="rt">62402</td>
<td class="rt">4</td>
<td class="rt">4</td>
<td class="rt">100.00</td>
</tr><tr class="s6">
<td>CASE</td>
<td class="rt">62410</td>
<td class="rt">8</td>
<td class="rt">5</td>
<td class="rt">62.50 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">62422</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">62426</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">62431</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">62448</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">62452</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">62504</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">62532</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">62536</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s6">
<td>CASE</td>
<td class="rt">62540</td>
<td class="rt">8</td>
<td class="rt">5</td>
<td class="rt">62.50 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">62565</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">62580</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">62585</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">62590</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">62595</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">62600</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">62618</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">62624</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">62630</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">62635</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">62640</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">62700</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
62127      ,	Tx_Req_SeqUnique
            	                
62128      ,	Tx_Req_User
            	           
62129      ,	Tx_Req_Vld
            	          
62130      );
             
62131      	output [8:0]  CmdBwd_ApertureId   ;
           	                                   
62132      	output [4:0]  CmdBwd_MatchId      ;
           	                                   
62133      	output        CmdBwd_Split        ;
           	                                   
62134      	output        CmdBwd_Vld          ;
           	                                   
62135      	input  [8:0]  CmdRx_ApertureId    ;
           	                                   
62136      	input  [4:0]  CmdRx_MatchId       ;
           	                                   
62137      	input         CmdRx_Split         ;
           	                                   
62138      	input         CmdRx_Vld           ;
           	                                   
62139      	output [8:0]  CmdTx_ApertureId    ;
           	                                   
62140      	output [4:0]  CmdTx_MatchId       ;
           	                                   
62141      	output        CmdTx_Split         ;
           	                                   
62142      	output        CmdTx_Vld           ;
           	                                   
62143      	output        CoutBwdVld          ;
           	                                   
62144      	input         Empty               ;
           	                                   
62145      	input  [31:0] Rx_Req_Addr         ;
           	                                   
62146      	input  [3:0]  Rx_Req_Be           ;
           	                                   
62147      	input         Rx_Req_BurstType    ;
           	                                   
62148      	input  [31:0] Rx_Req_Data         ;
           	                                   
62149      	input         Rx_Req_Echo         ;
           	                                   
62150      	input         Rx_Req_Last         ;
           	                                   
62151      	input  [5:0]  Rx_Req_Len1         ;
           	                                   
62152      	input         Rx_Req_Lock         ;
           	                                   
62153      	input  [2:0]  Rx_Req_Opc          ;
           	                                   
62154      	output        Rx_Req_Rdy          ;
           	                                   
62155      	input         Rx_Req_SeqUnOrdered ;
           	                                   
62156      	input         Rx_Req_SeqUnique    ;
           	                                   
62157      	input  [7:0]  Rx_Req_User         ;
           	                                   
62158      	input         Rx_Req_Vld          ;
           	                                   
62159      	input         Sys_Clk             ;
           	                                   
62160      	input         Sys_Clk_ClkS        ;
           	                                   
62161      	input         Sys_Clk_En          ;
           	                                   
62162      	input         Sys_Clk_EnS         ;
           	                                   
62163      	input         Sys_Clk_RetRstN     ;
           	                                   
62164      	input         Sys_Clk_RstN        ;
           	                                   
62165      	input         Sys_Clk_Tm          ;
           	                                   
62166      	output        Sys_Pwr_Idle        ;
           	                                   
62167      	output        Sys_Pwr_WakeUp      ;
           	                                   
62168      	output [31:0] Tx_Req_Addr         ;
           	                                   
62169      	output [3:0]  Tx_Req_Be           ;
           	                                   
62170      	output        Tx_Req_BurstType    ;
           	                                   
62171      	output [31:0] Tx_Req_Data         ;
           	                                   
62172      	output        Tx_Req_Echo         ;
           	                                   
62173      	output        Tx_Req_Last         ;
           	                                   
62174      	output [5:0]  Tx_Req_Len1         ;
           	                                   
62175      	output        Tx_Req_Lock         ;
           	                                   
62176      	output [2:0]  Tx_Req_Opc          ;
           	                                   
62177      	input         Tx_Req_Rdy          ;
           	                                   
62178      	output        Tx_Req_SeqUnOrdered ;
           	                                   
62179      	output        Tx_Req_SeqUnique    ;
           	                                   
62180      	output [7:0]  Tx_Req_User         ;
           	                                   
62181      	output        Tx_Req_Vld          ;
           	                                   
62182      	wire [31:0] u_116_0              ;
           	                                  
62183      	wire [3:0]  u_116_1              ;
           	                                  
62184      	wire [2:0]  u_116_10             ;
           	                                  
62185      	wire        u_116_13             ;
           	                                  
62186      	wire        u_116_14             ;
           	                                  
62187      	wire [7:0]  u_116_17             ;
           	                                  
62188      	wire        u_116_2              ;
           	                                  
62189      	wire [31:0] u_116_3              ;
           	                                  
62190      	wire        u_116_5              ;
           	                                  
62191      	wire        u_116_7              ;
           	                                  
62192      	wire [5:0]  u_116_8              ;
           	                                  
62193      	wire        u_116_9              ;
           	                                  
62194      	wire [8:0]  u_55_0               ;
           	                                  
62195      	wire [4:0]  u_55_3               ;
           	                                  
62196      	wire        u_55_6               ;
           	                                  
62197      	wire        u_55_9               ;
           	                                  
62198      	wire [8:0]  u_6389_0             ;
           	                                  
62199      	wire [4:0]  u_6389_3             ;
           	                                  
62200      	wire        u_6389_6             ;
           	                                  
62201      	wire        u_6389_9             ;
           	                                  
62202      	wire [31:0] u_78_0               ;
           	                                  
62203      	wire [3:0]  u_78_1               ;
           	                                  
62204      	wire [2:0]  u_78_10              ;
           	                                  
62205      	wire        u_78_13              ;
           	                                  
62206      	wire        u_78_14              ;
           	                                  
62207      	wire [7:0]  u_78_17              ;
           	                                  
62208      	wire        u_78_2               ;
           	                                  
62209      	wire [31:0] u_78_3               ;
           	                                  
62210      	wire        u_78_5               ;
           	                                  
62211      	wire        u_78_7               ;
           	                                  
62212      	wire [5:0]  u_78_8               ;
           	                                  
62213      	wire        u_78_9               ;
           	                                  
62214      	wire [8:0]  u_df6b_0             ;
           	                                  
62215      	wire [4:0]  u_df6b_3             ;
           	                                  
62216      	wire        u_df6b_6             ;
           	                                  
62217      	wire        u_df6b_9             ;
           	                                  
62218      	wire [31:0] u_df6b_117_0         ;
           	                                  
62219      	wire [3:0]  u_df6b_117_1         ;
           	                                  
62220      	wire [2:0]  u_df6b_117_10        ;
           	                                  
62221      	wire        u_df6b_117_13        ;
           	                                  
62222      	wire        u_df6b_117_14        ;
           	                                  
62223      	wire [7:0]  u_df6b_117_17        ;
           	                                  
62224      	wire        u_df6b_117_2         ;
           	                                  
62225      	wire [31:0] u_df6b_117_3         ;
           	                                  
62226      	wire        u_df6b_117_5         ;
           	                                  
62227      	wire        u_df6b_117_7         ;
           	                                  
62228      	wire [5:0]  u_df6b_117_8         ;
           	                                  
62229      	wire        u_df6b_117_9         ;
           	                                  
62230      	wire [8:0]  u_df6b_56_0          ;
           	                                  
62231      	wire [4:0]  u_df6b_56_3          ;
           	                                  
62232      	wire        u_df6b_56_6          ;
           	                                  
62233      	wire        u_df6b_56_9          ;
           	                                  
62234      	wire [31:0] u_df6b_79_0          ;
           	                                  
62235      	wire [3:0]  u_df6b_79_1          ;
           	                                  
62236      	wire [2:0]  u_df6b_79_10         ;
           	                                  
62237      	wire        u_df6b_79_13         ;
           	                                  
62238      	wire        u_df6b_79_14         ;
           	                                  
62239      	wire [7:0]  u_df6b_79_17         ;
           	                                  
62240      	wire        u_df6b_79_2          ;
           	                                  
62241      	wire [31:0] u_df6b_79_3          ;
           	                                  
62242      	wire        u_df6b_79_5          ;
           	                                  
62243      	wire        u_df6b_79_7          ;
           	                                  
62244      	wire [5:0]  u_df6b_79_8          ;
           	                                  
62245      	wire        u_df6b_79_9          ;
           	                                  
62246      	wire [31:0] Cin_Addr             ;
           	                                  
62247      	wire [3:0]  Cin_Be               ;
           	                                  
62248      	wire        Cin_BurstType        ;
           	                                  
62249      	wire [31:0] Cin_Data             ;
           	                                  
62250      	wire        Cin_Echo             ;
           	                                  
62251      	wire        Cin_Last             ;
           	                                  
62252      	wire [5:0]  Cin_Len1             ;
           	                                  
62253      	wire        Cin_Lock             ;
           	                                  
62254      	wire [2:0]  Cin_Opc              ;
           	                                  
62255      	wire        Cin_SeqUnOrdered     ;
           	                                  
62256      	wire        Cin_SeqUnique        ;
           	                                  
62257      	wire [7:0]  Cin_User             ;
           	                                  
62258      	wire [31:0] CoutBwd_Addr         ;
           	                                  
62259      	wire [3:0]  CoutBwd_Be           ;
           	                                  
62260      	wire        CoutBwd_BurstType    ;
           	                                  
62261      	wire [31:0] CoutBwd_Data         ;
           	                                  
62262      	wire        CoutBwd_Echo         ;
           	                                  
62263      	wire        CoutBwd_Last         ;
           	                                  
62264      	wire [5:0]  CoutBwd_Len1         ;
           	                                  
62265      	wire        CoutBwd_Lock         ;
           	                                  
62266      	wire [2:0]  CoutBwd_Opc          ;
           	                                  
62267      	wire        CoutBwd_SeqUnOrdered ;
           	                                  
62268      	wire        CoutBwd_SeqUnique    ;
           	                                  
62269      	wire [7:0]  CoutBwd_User         ;
           	                                  
62270      	wire [31:0] CoutFwd_Addr         ;
           	                                  
62271      	wire [3:0]  CoutFwd_Be           ;
           	                                  
62272      	wire        CoutFwd_BurstType    ;
           	                                  
62273      	wire [31:0] CoutFwd_Data         ;
           	                                  
62274      	wire        CoutFwd_Echo         ;
           	                                  
62275      	wire        CoutFwd_Last         ;
           	                                  
62276      	wire [5:0]  CoutFwd_Len1         ;
           	                                  
62277      	wire        CoutFwd_Lock         ;
           	                                  
62278      	wire [2:0]  CoutFwd_Opc          ;
           	                                  
62279      	wire        CoutFwd_SeqUnOrdered ;
           	                                  
62280      	wire        CoutFwd_SeqUnique    ;
           	                                  
62281      	wire [7:0]  CoutFwd_User         ;
           	                                  
62282      	wire        CoutFwdRdy           ;
           	                                  
62283      	wire        Pwr_Bwd_Idle         ;
           	                                  
62284      	wire        Pwr_Bwd_WakeUp       ;
           	                                  
62285      	wire        Pwr_Fwd_Idle         ;
           	                                  
62286      	wire        Pwr_Fwd_WakeUp       ;
           	                                  
62287      	assign u_df6b_0 = CmdRx_ApertureId;
           	                                   
62288      	assign u_df6b_3 = CmdRx_MatchId;
           	                                
62289      	assign u_df6b_6 = CmdRx_Split;
           	                              
62290      	assign u_df6b_9 = CmdRx_Vld;
           	                            
62291      	assign Cin_Addr = Rx_Req_Addr;
           	                              
62292      	assign u_df6b_79_0 = Cin_Addr;
           	                              
62293      	assign Cin_Be = Rx_Req_Be;
           	                          
62294      	assign u_df6b_79_1 = Cin_Be;
           	                            
62295      	assign Cin_Opc = Rx_Req_Opc;
           	                            
62296      	assign u_df6b_79_10 = Cin_Opc;
           	                              
62297      	assign Cin_SeqUnOrdered = Rx_Req_SeqUnOrdered;
           	                                              
62298      	assign u_df6b_79_13 = Cin_SeqUnOrdered;
           	                                       
62299      	assign Cin_SeqUnique = Rx_Req_SeqUnique;
           	                                        
62300      	assign u_df6b_79_14 = Cin_SeqUnique;
           	                                    
62301      	assign Cin_User = Rx_Req_User;
           	                              
62302      	assign u_df6b_79_17 = Cin_User;
           	                               
62303      	assign Cin_BurstType = Rx_Req_BurstType;
           	                                        
62304      	assign u_df6b_79_2 = Cin_BurstType;
           	                                   
62305      	assign Cin_Data = Rx_Req_Data;
           	                              
62306      	assign u_df6b_79_3 = Cin_Data;
           	                              
62307      	assign Cin_Echo = Rx_Req_Echo;
           	                              
62308      	assign u_df6b_79_5 = Cin_Echo;
           	                              
62309      	assign Cin_Last = Rx_Req_Last;
           	                              
62310      	assign u_df6b_79_7 = Cin_Last;
           	                              
62311      	assign Cin_Len1 = Rx_Req_Len1;
           	                              
62312      	assign u_df6b_79_8 = Cin_Len1;
           	                              
62313      	assign Cin_Lock = Rx_Req_Lock;
           	                              
62314      	assign u_df6b_79_9 = Cin_Lock;
           	                              
62315      	rsnoc_z_H_R_U_P_N_b9c61f11_A32413201016130011008 unb9c61f11(
           	                                                            
62316      		.Rx_0( u_df6b_79_0 )
           		                    
62317      	,	.Rx_1( u_df6b_79_1 )
           	 	                    
62318      	,	.Rx_10( u_df6b_79_10 )
           	 	                      
62319      	,	.Rx_13( u_df6b_79_13 )
           	 	                      
62320      	,	.Rx_14( u_df6b_79_14 )
           	 	                      
62321      	,	.Rx_17( u_df6b_79_17 )
           	 	                      
62322      	,	.Rx_2( u_df6b_79_2 )
           	 	                    
62323      	,	.Rx_3( u_df6b_79_3 )
           	 	                    
62324      	,	.Rx_5( u_df6b_79_5 )
           	 	                    
62325      	,	.Rx_7( u_df6b_79_7 )
           	 	                    
62326      	,	.Rx_8( u_df6b_79_8 )
           	 	                    
62327      	,	.Rx_9( u_df6b_79_9 )
           	 	                    
62328      	,	.RxRdy( Rx_Req_Rdy )
           	 	                    
62329      	,	.RxVld( Rx_Req_Vld )
           	 	                    
62330      	,	.Sys_Clk( Sys_Clk )
           	 	                   
62331      	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
           	 	                             
62332      	,	.Sys_Clk_En( Sys_Clk_En )
           	 	                         
62333      	,	.Sys_Clk_EnS( Sys_Clk_EnS )
           	 	                           
62334      	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
           	 	                                   
62335      	,	.Sys_Clk_RstN( Sys_Clk_RstN )
           	 	                             
62336      	,	.Sys_Clk_Tm( Sys_Clk_Tm )
           	 	                         
62337      	,	.Sys_Pwr_Idle( Pwr_Bwd_Idle )
           	 	                             
62338      	,	.Sys_Pwr_WakeUp( Pwr_Bwd_WakeUp )
           	 	                                 
62339      	,	.Tx_0( u_78_0 )
           	 	               
62340      	,	.Tx_1( u_78_1 )
           	 	               
62341      	,	.Tx_10( u_78_10 )
           	 	                 
62342      	,	.Tx_13( u_78_13 )
           	 	                 
62343      	,	.Tx_14( u_78_14 )
           	 	                 
62344      	,	.Tx_17( u_78_17 )
           	 	                 
62345      	,	.Tx_2( u_78_2 )
           	 	               
62346      	,	.Tx_3( u_78_3 )
           	 	               
62347      	,	.Tx_5( u_78_5 )
           	 	               
62348      	,	.Tx_7( u_78_7 )
           	 	               
62349      	,	.Tx_8( u_78_8 )
           	 	               
62350      	,	.Tx_9( u_78_9 )
           	 	               
62351      	,	.TxRdy( CoutFwdRdy )
           	 	                    
62352      	,	.TxVld( CoutBwdVld )
           	 	                    
62353      	);
           	  
62354      	assign CoutBwd_Addr = u_78_0;
           	                             
62355      	assign u_df6b_117_0 = CoutBwd_Addr;
           	                                   
62356      	assign CoutBwd_Be = u_78_1;
           	                           
62357      	assign u_df6b_117_1 = CoutBwd_Be;
           	                                 
62358      	assign CoutBwd_Opc = u_78_10;
           	                             
62359      	assign u_df6b_117_10 = CoutBwd_Opc;
           	                                   
62360      	assign CoutBwd_SeqUnOrdered = u_78_13;
           	                                      
62361      	assign u_df6b_117_13 = CoutBwd_SeqUnOrdered;
           	                                            
62362      	assign CoutBwd_SeqUnique = u_78_14;
           	                                   
62363      	assign u_df6b_117_14 = CoutBwd_SeqUnique;
           	                                         
62364      	assign CoutBwd_User = u_78_17;
           	                              
62365      	assign u_df6b_117_17 = CoutBwd_User;
           	                                    
62366      	assign CoutBwd_BurstType = u_78_2;
           	                                  
62367      	assign u_df6b_117_2 = CoutBwd_BurstType;
           	                                        
62368      	assign CoutBwd_Data = u_78_3;
           	                             
62369      	assign u_df6b_117_3 = CoutBwd_Data;
           	                                   
62370      	assign CoutBwd_Echo = u_78_5;
           	                             
62371      	assign u_df6b_117_5 = CoutBwd_Echo;
           	                                   
62372      	assign CoutBwd_Last = u_78_7;
           	                             
62373      	assign u_df6b_117_7 = CoutBwd_Last;
           	                                   
62374      	assign CoutBwd_Len1 = u_78_8;
           	                             
62375      	assign u_df6b_117_8 = CoutBwd_Len1;
           	                                   
62376      	assign CoutBwd_Lock = u_78_9;
           	                             
62377      	assign u_df6b_117_9 = CoutBwd_Lock;
           	                                   
62378      	rsnoc_z_H_R_U_P_N_b9c61f11_A32413201016130011008 unb9c61f11_136(
           	                                                                
62379      		.Rx_0( u_df6b_117_0 )
           		                     
62380      	,	.Rx_1( u_df6b_117_1 )
           	 	                     
62381      	,	.Rx_10( u_df6b_117_10 )
           	 	                       
62382      	,	.Rx_13( u_df6b_117_13 )
           	 	                       
62383      	,	.Rx_14( u_df6b_117_14 )
           	 	                       
62384      	,	.Rx_17( u_df6b_117_17 )
           	 	                       
62385      	,	.Rx_2( u_df6b_117_2 )
           	 	                     
62386      	,	.Rx_3( u_df6b_117_3 )
           	 	                     
62387      	,	.Rx_5( u_df6b_117_5 )
           	 	                     
62388      	,	.Rx_7( u_df6b_117_7 )
           	 	                     
62389      	,	.Rx_8( u_df6b_117_8 )
           	 	                     
62390      	,	.Rx_9( u_df6b_117_9 )
           	 	                     
62391      	,	.RxRdy( CoutFwdRdy )
           	 	                    
62392      	,	.RxVld( CoutBwdVld )
           	 	                    
62393      	,	.Sys_Clk( Sys_Clk )
           	 	                   
62394      	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
           	 	                             
62395      	,	.Sys_Clk_En( Sys_Clk_En )
           	 	                         
62396      	,	.Sys_Clk_EnS( Sys_Clk_EnS )
           	 	                           
62397      	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
           	 	                                   
62398      	,	.Sys_Clk_RstN( Sys_Clk_RstN )
           	 	                             
62399      	,	.Sys_Clk_Tm( Sys_Clk_Tm )
           	 	                         
62400      	,	.Sys_Pwr_Idle( Pwr_Fwd_Idle )
           	 	                             
62401      	,	.Sys_Pwr_WakeUp( Pwr_Fwd_WakeUp )
           	 	                                 
62402      	,	.Tx_0( u_116_0 )
           	 	                
62403      	,	.Tx_1( u_116_1 )
           	 	                
62404      	,	.Tx_10( u_116_10 )
           	 	                  
62405      	,	.Tx_13( u_116_13 )
           	 	                  
62406      	,	.Tx_14( u_116_14 )
           	 	                  
62407      	,	.Tx_17( u_116_17 )
           	 	                  
62408      	,	.Tx_2( u_116_2 )
           	 	                
62409      	,	.Tx_3( u_116_3 )
           	 	                
62410      	,	.Tx_5( u_116_5 )
           	 	                
62411      	,	.Tx_7( u_116_7 )
           	 	                
62412      	,	.Tx_8( u_116_8 )
           	 	                
62413      	,	.Tx_9( u_116_9 )
           	 	                
62414      	,	.TxRdy( Tx_Req_Rdy )
           	 	                    
62415      	,	.TxVld( Tx_Req_Vld )
           	 	                    
62416      	);
           	  
62417      	rsnoc_z_H_R_U_P_N_f98cc18f_A9005001001 unf98cc18f(
           	                                                  
62418      		.Rx_0( u_df6b_0 )
           		                 
62419      	,	.Rx_3( u_df6b_3 )
           	 	                 
62420      	,	.Rx_6( u_df6b_6 )
           	 	                 
62421      	,	.Rx_9( u_df6b_9 )
           	 	                 
62422      	,	.RxRdy( )
           	 	         
62423      	,	.RxVld( Rx_Req_Vld )
           	 	                    
62424      	,	.Sys_Clk( Sys_Clk )
           	 	                   
62425      	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
           	 	                             
62426      	,	.Sys_Clk_En( Sys_Clk_En )
           	 	                         
62427      	,	.Sys_Clk_EnS( Sys_Clk_EnS )
           	 	                           
62428      	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
           	 	                                   
62429      	,	.Sys_Clk_RstN( Sys_Clk_RstN )
           	 	                             
62430      	,	.Sys_Clk_Tm( Sys_Clk_Tm )
           	 	                         
62431      	,	.Sys_Pwr_Idle( )
           	 	                
62432      	,	.Sys_Pwr_WakeUp( )
           	 	                  
62433      	,	.Tx_0( u_6389_0 )
           	 	                 
62434      	,	.Tx_3( u_6389_3 )
           	 	                 
62435      	,	.Tx_6( u_6389_6 )
           	 	                 
62436      	,	.Tx_9( u_6389_9 )
           	 	                 
62437      	,	.TxRdy( CoutFwdRdy )
           	 	                    
62438      	,	.TxVld( )
           	 	         
62439      	);
           	  
62440      	assign CmdBwd_ApertureId = u_6389_0;
           	                                    
62441      	assign CmdBwd_MatchId = u_6389_3;
           	                                 
62442      	assign CmdBwd_Split = u_6389_6;
           	                               
62443      	assign CmdBwd_Vld = u_6389_9;
           	                             
62444      	assign u_df6b_56_0 = CmdBwd_ApertureId;
           	                                       
62445      	assign u_df6b_56_3 = CmdBwd_MatchId;
           	                                    
62446      	assign u_df6b_56_6 = CmdBwd_Split;
           	                                  
62447      	assign u_df6b_56_9 = CmdBwd_Vld;
           	                                
62448      	rsnoc_z_H_R_U_P_N_f98cc18f_A9005001001 unf98cc18f_67(
           	                                                     
62449      		.Rx_0( u_df6b_56_0 )
           		                    
62450      	,	.Rx_3( u_df6b_56_3 )
           	 	                    
62451      	,	.Rx_6( u_df6b_56_6 )
           	 	                    
62452      	,	.Rx_9( u_df6b_56_9 )
           	 	                    
62453      	,	.RxRdy( )
           	 	         
62454      	,	.RxVld( CoutBwdVld )
           	 	                    
62455      	,	.Sys_Clk( Sys_Clk )
           	 	                   
62456      	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
           	 	                             
62457      	,	.Sys_Clk_En( Sys_Clk_En )
           	 	                         
62458      	,	.Sys_Clk_EnS( Sys_Clk_EnS )
           	 	                           
62459      	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
           	 	                                   
62460      	,	.Sys_Clk_RstN( Sys_Clk_RstN )
           	 	                             
62461      	,	.Sys_Clk_Tm( Sys_Clk_Tm )
           	 	                         
62462      	,	.Sys_Pwr_Idle( )
           	 	                
62463      	,	.Sys_Pwr_WakeUp( )
           	 	                  
62464      	,	.Tx_0( u_55_0 )
           	 	               
62465      	,	.Tx_3( u_55_3 )
           	 	               
62466      	,	.Tx_6( u_55_6 )
           	 	               
62467      	,	.Tx_9( u_55_9 )
           	 	               
62468      	,	.TxRdy( Tx_Req_Rdy )
           	 	                    
62469      	,	.TxVld( )
           	 	         
62470      	);
           	  
62471      	assign CmdTx_ApertureId = u_55_0;
           	                                 
62472      	assign CmdTx_MatchId = u_55_3;
           	                              
62473      	assign CmdTx_Split = u_55_6;
           	                            
62474      	assign CmdTx_Vld = u_55_9;
           	                          
62475      	assign Sys_Pwr_Idle = Pwr_Bwd_Idle & Pwr_Fwd_Idle;
           	                                                  
62476      	assign Sys_Pwr_WakeUp = Rx_Req_Vld;
           	                                   
62477      	assign CoutFwd_Addr = u_116_0;
           	                              
62478      	assign Tx_Req_Addr = CoutFwd_Addr;
           	                                  
62479      	assign CoutFwd_Be = u_116_1;
           	                            
62480      	assign Tx_Req_Be = CoutFwd_Be;
           	                              
62481      	assign CoutFwd_BurstType = u_116_2;
           	                                   
62482      	assign Tx_Req_BurstType = CoutFwd_BurstType;
           	                                            
62483      	assign CoutFwd_Data = u_116_3;
           	                              
62484      	assign Tx_Req_Data = CoutFwd_Data;
           	                                  
62485      	assign CoutFwd_Echo = u_116_5;
           	                              
62486      	assign Tx_Req_Echo = CoutFwd_Echo;
           	                                  
62487      	assign CoutFwd_Last = u_116_7;
           	                              
62488      	assign Tx_Req_Last = CoutFwd_Last;
           	                                  
62489      	assign CoutFwd_Len1 = u_116_8;
           	                              
62490      	assign Tx_Req_Len1 = CoutFwd_Len1;
           	                                  
62491      	assign CoutFwd_Lock = u_116_9;
           	                              
62492      	assign Tx_Req_Lock = CoutFwd_Lock;
           	                                  
62493      	assign CoutFwd_Opc = u_116_10;
           	                              
62494      	assign Tx_Req_Opc = CoutFwd_Opc;
           	                                
62495      	assign CoutFwd_SeqUnOrdered = u_116_13;
           	                                       
62496      	assign Tx_Req_SeqUnOrdered = CoutFwd_SeqUnOrdered;
           	                                                  
62497      	assign CoutFwd_SeqUnique = u_116_14;
           	                                    
62498      	assign Tx_Req_SeqUnique = CoutFwd_SeqUnique;
           	                                            
62499      	assign CoutFwd_User = u_116_17;
           	                               
62500      	assign Tx_Req_User = CoutFwd_User;
           	                                  
62501      endmodule
                    
62502      
           
62503      `timescale 1ps/1ps
                             
62504      module rsnoc_z_H_R_U_P_N_c4b9b294_A1000321013020101001111 (
                                                                      
62505      	Rx_0
           	    
62506      ,	Rx_11
            	     
62507      ,	Rx_13
            	     
62508      ,	Rx_15
            	     
62509      ,	Rx_18
            	     
62510      ,	Rx_19
            	     
62511      ,	Rx_20
            	     
62512      ,	Rx_21
            	     
62513      ,	Rx_4
            	    
62514      ,	Rx_5
            	    
62515      ,	Rx_7
            	    
62516      ,	Rx_8
            	    
62517      ,	RxRdy
            	     
62518      ,	RxVld
            	     
62519      ,	Sys_Clk
            	       
62520      ,	Sys_Clk_ClkS
            	            
62521      ,	Sys_Clk_En
            	          
62522      ,	Sys_Clk_EnS
            	           
62523      ,	Sys_Clk_RetRstN
            	               
62524      ,	Sys_Clk_RstN
            	            
62525      ,	Sys_Clk_Tm
            	          
62526      ,	Sys_Pwr_Idle
            	            
62527      ,	Sys_Pwr_WakeUp
            	              
62528      ,	Tx_0
            	    
62529      ,	Tx_11
            	     
62530      ,	Tx_13
            	     
62531      ,	Tx_15
            	     
62532      ,	Tx_18
            	     
62533      ,	Tx_19
            	     
62534      ,	Tx_20
            	     
62535      ,	Tx_21
            	     
62536      ,	Tx_4
            	    
62537      ,	Tx_5
            	    
62538      ,	Tx_7
            	    
62539      ,	Tx_8
            	    
62540      ,	TxRdy
            	     
62541      ,	TxVld
            	     
62542      );
             
62543      	input         Rx_0            ;
           	                               
62544      	input  [1:0]  Rx_11           ;
           	                               
62545      	input         Rx_13           ;
           	                               
62546      	input         Rx_15           ;
           	                               
62547      	input         Rx_18           ;
           	                               
62548      	input         Rx_19           ;
           	                               
62549      	input         Rx_20           ;
           	                               
62550      	input         Rx_21           ;
           	                               
62551      	input  [31:0] Rx_4            ;
           	                               
62552      	input         Rx_5            ;
           	                               
62553      	input         Rx_7            ;
           	                               
62554      	input  [2:0]  Rx_8            ;
           	                               
62555      	output        RxRdy           ;
           	                               
62556      	input         RxVld           ;
           	                               
62557      	input         Sys_Clk         ;
           	                               
62558      	input         Sys_Clk_ClkS    ;
           	                               
62559      	input         Sys_Clk_En      ;
           	                               
62560      	input         Sys_Clk_EnS     ;
           	                               
62561      	input         Sys_Clk_RetRstN ;
           	                               
62562      	input         Sys_Clk_RstN    ;
           	                               
62563      	input         Sys_Clk_Tm      ;
           	                               
62564      	output        Sys_Pwr_Idle    ;
           	                               
62565      	output        Sys_Pwr_WakeUp  ;
           	                               
62566      	output        Tx_0            ;
           	                               
62567      	output [1:0]  Tx_11           ;
           	                               
62568      	output        Tx_13           ;
           	                               
62569      	output        Tx_15           ;
           	                               
62570      	output        Tx_18           ;
           	                               
62571      	output        Tx_19           ;
           	                               
62572      	output        Tx_20           ;
           	                               
62573      	output        Tx_21           ;
           	                               
62574      	output [31:0] Tx_4            ;
           	                               
62575      	output        Tx_5            ;
           	                               
62576      	output        Tx_7            ;
           	                               
62577      	output [2:0]  Tx_8            ;
           	                               
62578      	input         TxRdy           ;
           	                               
62579      	output        TxVld           ;
           	                               
62580      	reg  dontStop ;
           	               
62581      	assign RxRdy = TxRdy;
           	                     
62582      	assign Sys_Pwr_Idle = 1'b1;
           	                           
62583      	assign Sys_Pwr_WakeUp = 1'b0;
           	                             
62584      	assign Tx_0 = Rx_0;
           	                   
62585      	assign Tx_11 = Rx_11;
           	                     
62586      	assign Tx_13 = Rx_13;
           	                     
62587      	assign Tx_15 = Rx_15;
           	                     
62588      	assign Tx_18 = Rx_18;
           	                     
62589      	assign Tx_19 = Rx_19;
           	                     
62590      	assign Tx_20 = Rx_20;
           	                     
62591      	assign Tx_21 = Rx_21;
           	                     
62592      	assign Tx_4 = Rx_4;
           	                   
62593      	assign Tx_5 = Rx_5;
           	                   
62594      	assign Tx_7 = Rx_7;
           	                   
62595      	assign Tx_8 = Rx_8;
           	                   
62596      	assign TxVld = RxVld;
           	                     
62597      	// synopsys translate_off
           	                         
62598      	// synthesis translate_off
           	                          
62599      	always @( posedge Sys_Clk )
           	                           
62600      		if ( Sys_Clk == 1'b1 )
           		                      
62601      			if ( ~ ( ~ Sys_Clk_RstN ) & 1'b1 & ( 1'b0 ) !== 1'b0 ) begin
           			                                                            
62602      				dontStop = 0;
           				             
62603      				if ($value$plusargs("dontStopOnSimulError=%0b",dontStop)) ;
           				                                                           
62604      				if (!dontStop) begin
           				                    
62605      					$display("On instance %m :"); $display( "SimulError: at %0t : %s" , $realtime , "Null Pipe: RxVld must be low when PwrOn is low." );
           					                                                                                                                                    
62606      					$stop;
           					      
62607      				end
           				   
62608      			end
           			   
62609      	// synthesis translate_on
           	                         
62610      	// synopsys translate_on
           	                        
62611      	endmodule
           	         
62612      
           
62613      `timescale 1ps/1ps
                             
62614      module rsnoc_z_H_R_G_G2_R_U_825c366b (
                                                 
62615      	Cxt_Echo
           	        
62616      ,	Cxt_First
            	         
62617      ,	Cxt_OrdPtr
            	          
62618      ,	Cxt_PktCnt1
            	           
62619      ,	Cxt_WrInErr
            	           
62620      ,	CxtOpen
            	       
62621      ,	ErrPld
            	      
62622      ,	GenTx_Rsp_Data
            	              
62623      ,	GenTx_Rsp_Echo
            	              
62624      ,	GenTx_Rsp_Last
            	              
62625      ,	GenTx_Rsp_Opc
            	             
62626      ,	GenTx_Rsp_Rdy
            	             
62627      ,	GenTx_Rsp_SeqUnOrdered
            	                      
62628      ,	GenTx_Rsp_Status
            	                
62629      ,	GenTx_Rsp_Vld
            	             
62630      ,	ResponsePipe_Rsp_LastFrag
            	                         
62631      ,	Rsp_ErrCode
            	           
62632      ,	Rsp_GenLast
            	           
62633      ,	Rsp_GenNext
            	           
62634      ,	Rsp_HeadVld
            	           
62635      ,	Rsp_IsErr
            	         
62636      ,	Rsp_IsWr
            	        
62637      ,	Rsp_LastFrag
            	            
62638      ,	Rsp_Opc
            	       
62639      ,	Rsp_OrdPtr
            	          
62640      ,	Rsp_PktLast
            	           
62641      ,	Rsp_PktNext
            	           
62642      ,	Rx_Data
            	       
62643      ,	Rx_Head
            	       
62644      ,	Rx_Rdy
            	      
62645      ,	Rx_Tail
            	       
62646      ,	Rx_Vld
            	      
62647      ,	Sys_Clk
            	       
62648      ,	Sys_Clk_ClkS
            	            
62649      ,	Sys_Clk_En
            	          
62650      ,	Sys_Clk_EnS
            	           
62651      ,	Sys_Clk_RetRstN
            	               
62652      ,	Sys_Clk_RstN
            	            
62653      ,	Sys_Clk_Tm
            	          
62654      ,	Sys_Pwr_Idle
            	            
62655      ,	Sys_Pwr_WakeUp
            	              
62656      );
             
62657      	input          Cxt_Echo                  ;
           	                                          
62658      	input          Cxt_First                 ;
           	                                          
62659      	input          Cxt_OrdPtr                ;
           	                                          
62660      	input  [3:0]   Cxt_PktCnt1               ;
           	                                          
62661      	input          Cxt_WrInErr               ;
           	                                          
62662      	input          CxtOpen                   ;
           	                                          
62663      	input          ErrPld                    ;
           	                                          
62664      	output [31:0]  GenTx_Rsp_Data            ;
           	                                          
62665      	output         GenTx_Rsp_Echo            ;
           	                                          
62666      	output         GenTx_Rsp_Last            ;
           	                                          
62667      	output [2:0]   GenTx_Rsp_Opc             ;
           	                                          
62668      	input          GenTx_Rsp_Rdy             ;
           	                                          
62669      	output         GenTx_Rsp_SeqUnOrdered    ;
           	                                          
62670      	output [1:0]   GenTx_Rsp_Status          ;
           	                                          
62671      	output         GenTx_Rsp_Vld             ;
           	                                          
62672      	output         ResponsePipe_Rsp_LastFrag ;
           	                                          
62673      	output [2:0]   Rsp_ErrCode               ;
           	                                          
62674      	output         Rsp_GenLast               ;
           	                                          
62675      	output         Rsp_GenNext               ;
           	                                          
62676      	output         Rsp_HeadVld               ;
           	                                          
62677      	output         Rsp_IsErr                 ;
           	                                          
62678      	output         Rsp_IsWr                  ;
           	                                          
62679      	output         Rsp_LastFrag              ;
           	                                          
62680      	output [3:0]   Rsp_Opc                   ;
           	                                          
62681      	output         Rsp_OrdPtr                ;
           	                                          
62682      	output         Rsp_PktLast               ;
           	                                          
62683      	output         Rsp_PktNext               ;
           	                                          
62684      	input  [107:0] Rx_Data                   ;
           	                                          
62685      	input          Rx_Head                   ;
           	                                          
62686      	output         Rx_Rdy                    ;
           	                                          
62687      	input          Rx_Tail                   ;
           	                                          
62688      	input          Rx_Vld                    ;
           	                                          
62689      	input          Sys_Clk                   ;
           	                                          
62690      	input          Sys_Clk_ClkS              ;
           	                                          
62691      	input          Sys_Clk_En                ;
           	                                          
62692      	input          Sys_Clk_EnS               ;
           	                                          
62693      	input          Sys_Clk_RetRstN           ;
           	                                          
62694      	input          Sys_Clk_RstN              ;
           	                                          
62695      	input          Sys_Clk_Tm                ;
           	                                          
62696      	output         Sys_Pwr_Idle              ;
           	                                          
62697      	output         Sys_Pwr_WakeUp            ;
           	                                          
62698      	wire [1:0]  u_19a2                             ;
           	                                                
62699      	wire        u_382b                             ;
           	                                                
62700      	reg  [3:0]  u_44bc                             ;
           	                                                
62701      	wire        u_4c36                             ;
           	                                                
62702      	wire [1:0]  u_50fe                             ;
           	                                                
62703      	wire [3:0]  u_59db                             ;
           	                                                
62704      	wire        u_5ba9                             ;
           	                                                
62705      	wire        u_5d9e                             ;
           	                                                
62706      	wire [30:0] u_624f                             ;
           	                                                
62707      	wire        u_6389_0                           ;
           	                                                
62708      	wire [1:0]  u_6389_11                          ;
           	                                                
62709      	wire        u_6389_13                          ;
           	                                                
62710      	wire        u_6389_15                          ;
           	                                                
62711      	wire        u_6389_18                          ;
           	                                                
62712      	wire        u_6389_19                          ;
           	                                                
62713      	wire        u_6389_20                          ;
           	                                                
62714      	wire        u_6389_21                          ;
           	                                                
62715      	wire [31:0] u_6389_4                           ;
           	                                                
62716      	wire        u_6389_5                           ;
           	                                                
62717      	wire        u_6389_7                           ;
           	                                                
62718      	wire [2:0]  u_6389_8                           ;
           	                                                
62719      	wire [3:0]  u_9a71                             ;
           	                                                
62720      	wire [7:0]  u_a1a5                             ;
           	                                                
62721      	wire [3:0]  u_a203                             ;
           	                                                
62722      	wire [3:0]  u_b114                             ;
           	                                                
62723      	reg  [5:0]  u_c41b                             ;
           	                                                
62724      	wire [5:0]  u_c4ee                             ;
           	                                                
62725      	wire [1:0]  u_cc76                             ;
           	                                                
62726      	wire        u_d54f                             ;
           	                                                
62727      	wire        u_df6b_0                           ;
           	                                                
62728      	wire [1:0]  u_df6b_11                          ;
           	                                                
62729      	wire        u_df6b_13                          ;
           	                                                
62730      	wire        u_df6b_15                          ;
           	                                                
62731      	wire        u_df6b_18                          ;
           	                                                
62732      	wire        u_df6b_19                          ;
           	                                                
62733      	wire        u_df6b_20                          ;
           	                                                
62734      	wire        u_df6b_21                          ;
           	                                                
62735      	wire [31:0] u_df6b_4                           ;
           	                                                
62736      	wire        u_df6b_5                           ;
           	                                                
62737      	wire        u_df6b_7                           ;
           	                                                
62738      	wire [2:0]  u_df6b_8                           ;
           	                                                
62739      	wire        u_f814                             ;
           	                                                
62740      	wire [3:0]  Be                                 ;
           	                                                
62741      	wire [31:0] Data                               ;
           	                                                
62742      	wire [31:0] DataMaskErr                        ;
           	                                                
62743      	wire        Expand                             ;
           	                                                
62744      	wire [31:0] GenData                            ;
           	                                                
62745      	wire        LastWord                           ;
           	                                                
62746      	wire [5:0]  RdCnt                              ;
           	                                                
62747      	wire        Response_CondL                     ;
           	                                                
62748      	wire [31:0] Response_DataMaskErr               ;
           	                                                
62749      	wire        Response_GenTx_Rsp_Echo            ;
           	                                                
62750      	wire        Response_GenTx_Rsp_Last            ;
           	                                                
62751      	reg  [2:0]  Response_GenTx_Rsp_Opc             ;
           	                                                
62752      	wire        Response_GenTx_Rsp_Rdy             ;
           	                                                
62753      	reg  [1:0]  Response_GenTx_Rsp_Status          ;
           	                                                
62754      	wire        Response_GenTx_Rsp_Vld             ;
           	                                                
62755      	wire        Response_RdRspData                 ;
           	                                                
62756      	wire        Response_Rsp_LastFrag              ;
           	                                                
62757      	wire        Response_RxErr                     ;
           	                                                
62758      	wire        Response_RxRdCont                  ;
           	                                                
62759      	wire        Response_WordErrDflt               ;
           	                                                
62760      	wire        ResponseP_CondL                    ;
           	                                                
62761      	wire [31:0] ResponseP_DataMaskErr              ;
           	                                                
62762      	wire        ResponseP_GenTx_Rsp_Echo           ;
           	                                                
62763      	wire        ResponseP_GenTx_Rsp_Last           ;
           	                                                
62764      	wire [2:0]  ResponseP_GenTx_Rsp_Opc            ;
           	                                                
62765      	wire        ResponseP_GenTx_Rsp_Rdy            ;
           	                                                
62766      	wire [1:0]  ResponseP_GenTx_Rsp_Status         ;
           	                                                
62767      	wire        ResponseP_GenTx_Rsp_Vld            ;
           	                                                
62768      	wire        ResponseP_RdRspData                ;
           	                                                
62769      	wire        ResponseP_Rsp_LastFrag             ;
           	                                                
62770      	wire        ResponseP_RxErr                    ;
           	                                                
62771      	wire        ResponseP_RxRdCont                 ;
           	                                                
62772      	wire        ResponseP_WordErrDflt              ;
           	                                                
62773      	wire        ResponsePwr_Fwd_Idle               ;
           	                                                
62774      	wire        ResponsePwr_Fwd_WakeUp             ;
           	                                                
62775      	wire        RxCont                             ;
           	                                                
62776      	wire [37:0] RxData                             ;
           	                                                
62777      	wire        RxErr                              ;
           	                                                
62778      	reg         RxHead                             ;
           	                                                
62779      	wire        RxRd                               ;
           	                                                
62780      	wire        RxRsp                              ;
           	                                                
62781      	wire        RxTail                             ;
           	                                                
62782      	wire        RxUrg                              ;
           	                                                
62783      	wire        RxWr                               ;
           	                                                
62784      	wire        StErr                              ;
           	                                                
62785      	wire        TxVldResponseP                     ;
           	                                                
62786      	wire        WdErr                              ;
           	                                                
62787      	wire        WordErr                            ;
           	                                                
62788      	wire        WrErrRet                           ;
           	                                                
62789      	reg  [1:0]  GenTx_Rsp_Status                   ;
           	                                                
62790      	wire [4:0]  uGenTx_Rsp_Status_caseSel          ;
           	                                                
62791      	wire [1:0]  uResponse_GenTx_Rsp_Opc_caseSel    ;
           	                                                
62792      	wire [2:0]  uResponse_GenTx_Rsp_Status_caseSel ;
           	                                                
62793      	assign u_cc76 = Rx_Data [88:87];
           	                                
62794      	assign RxRsp = Rx_Head & u_cc76 == 2'b10;
           	                                         
62795      	assign u_b114 = Rx_Data [92:89];
           	                                
62796      	assign RxWr = Rx_Head & ( u_b114 == 4'b0100 | u_b114 == 4'b0101 | u_b114 == 4'b0110 | u_b114 == 4'b0111 );
           	                                                                                                          
62797      	assign StErr = Cxt_WrInErr;
           	                           
62798      	assign u_382b = RxRsp & RxWr & ~ StErr;
           	                                       
62799      	assign u_19a2 = Rx_Data [88:87];
           	                                
62800      	assign RxErr = Rx_Head & u_19a2 == 2'b01;
           	                                         
62801      	assign u_f814 = RxRsp & RxWr & StErr;
           	                                     
62802      	assign Response_CondL = u_382b | RxErr | u_f814;
           	                                                
62803      	assign u_df6b_0 = Response_CondL;
           	                                 
62804      	assign u_df6b_11 = Response_GenTx_Rsp_Status;
           	                                             
62805      	assign u_59db = Rx_Data [92:89];
           	                                
62806      	assign RxRd = Rx_Head & ( u_59db == 4'b0000 | u_59db == 4'b0001 | u_59db == 4'b0010 | u_59db == 4'b0011 );
           	                                                                                                          
62807      	assign u_624f = Rx_Data [79:49];
           	                                
62808      	assign u_a1a5 = { 1'b0 , Rx_Data [86:80] } + { 6'b0 , u_624f [1:0] };
           	                                                                     
62809      	assign u_c4ee = u_a1a5 [7:2];
           	                             
62810      	assign Rsp_GenNext = Response_GenTx_Rsp_Vld & Response_GenTx_Rsp_Rdy;
           	                                                                     
62811      	assign Expand = RxErr & ~ RxTail;
           	                                 
62812      	assign WrErrRet = RxWr & RxErr & Rsp_PktLast & Cxt_PktCnt1 == 4'b0 & ErrPld & u_5d9e;
           	                                                                                     
62813      	assign Rx_Rdy = Response_GenTx_Rsp_Rdy & ~ Expand & ~ WrErrRet;
           	                                                               
62814      	assign u_9a71 = Rx_Data [92:89];
           	                                
62815      	assign RxUrg = Rx_Head & u_9a71 == 4'b1001;
           	                                           
62816      	assign Rsp_PktNext = Rx_Vld & Rx_Rdy & ~ RxUrg;
           	                                               
62817      	assign RdCnt = RxHead ? u_c4ee : u_c41b;
           	                      <font color = "red">-1-</font>  
           	                      <font color = "green">==></font>  
           	                      <font color = "red">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
62130      );
             
           <font color = "red">Warning: the following expressions can not be annotated
</font>           <font color = "red">-1- (u_c99a) ? ...;  
           </font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
62134      	output        CmdBwd_Vld          ;
           	                                   
           <font color = "red">Warning: the following expressions can not be annotated
</font>           <font color = "red">-1- (Narrow) ? ...;  
           -2- (u_af03) ? ...;  
           </font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
62136      	input  [4:0]  CmdRx_MatchId       ;
           	                                   
           <font color = "red">Warning: the following expressions can not be annotated
</font>           <font color = "red">-1- (Incr) ? ...;  
           </font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
62156      	input         Rx_Req_SeqUnique    ;
           	                                   
           <font color = "red">Warning: the following expressions can not be annotated
</font>           <font color = "red">-1- (HRdy) ? ...;  
           </font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
62212      	wire [5:0]  u_78_8               ;
           	                                  
           <font color = "red">Warning: the following expressions can not be annotated
</font>           <font color = "red">-1- (APSel) ? ...;  
           </font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
62213      	wire        u_78_9               ;
           	                                  
           <font color = "red">Warning: the following expressions can not be annotated
</font>           <font color = "red">-1- (LockWr) ? ...;  
           </font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
62223      	wire [7:0]  u_df6b_117_17        ;
           	                                  
           <font color = "red">Warning: the following expressions can not be annotated
</font>           <font color = "red">-1- (APSel) ? ...;  
           </font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
62234      	wire [31:0] u_df6b_79_0          ;
           	                                  
           <font color = "red">Warning: the following expressions can not be annotated
</font>           <font color = "red">-1- (u_db9a) ? ...;  
           </font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
62235      	wire [3:0]  u_df6b_79_1          ;
           	                                  
           <font color = "red">Warning: the following expressions can not be annotated
</font>           <font color = "red">-1- (APSel) ? ...;  
           </font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
62245      	wire        u_df6b_79_9          ;
           	                                  
           <font color = "red">Warning: the following expressions can not be annotated
</font>           <font color = "red">-1- (APSel) ? ...;  
           </font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
62252      	wire [5:0]  Cin_Len1             ;
           	                                  
           <font color = "red">Warning: the following expressions can not be annotated
</font>           <font color = "red">-1- (Narrow) ? ...;  
           -2- (u_cd5f) ? ...;  
           </font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
62257      	wire [7:0]  Cin_User             ;
           	                                  
           <font color = "red">Warning: the following expressions can not be annotated
</font>           <font color = "red">-1- (Wr) ? ...;  
           </font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
62258      	wire [31:0] CoutBwd_Addr         ;
           	                                  
           <font color = "red">Warning: the following expressions can not be annotated
</font>           <font color = "red">-1- (APSel) ? ...;  
           </font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
62264      	wire [5:0]  CoutBwd_Len1         ;
           	                                  
           <font color = "red">Warning: the following expressions can not be annotated
</font>           <font color = "red">-1- (APSel) ? ...;  
           </font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
62272      	wire        CoutFwd_BurstType    ;
           	                                  
           <font color = "red">Warning: the following expressions can not be annotated
</font>           <font color = "red">-1- (APSel) ? ...;  
           </font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
62695      	input          Sys_Clk_Tm                ;
           	                                          
           <font color = "red">Warning: the following expressions can not be annotated
</font>           <font color = "red">-1- (u_d964) ? ...;  
           </font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
62335      	,	.Sys_Clk_RstN( Sys_Clk_RstN )
           	<font color = "green">-1-</font> 	                             
62336      	,	.Sys_Clk_Tm( Sys_Clk_Tm )
           <font color = "green">	==></font>
62337      	,	.Sys_Pwr_Idle( Pwr_Bwd_Idle )
           	<font color = "green">-2-</font> 	                             
62338      	,	.Sys_Pwr_WakeUp( Pwr_Bwd_WakeUp )
           <font color = "green">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
62341      	,	.Tx_10( u_78_10 )
           	<font color = "green">-1-</font> 	                 
62342      	,	.Tx_13( u_78_13 )
           <font color = "green">	==></font>
62343      	,	.Tx_14( u_78_14 )
           <font color = "green">	==></font>
62344      	,	.Tx_17( u_78_17 )
           <font color = "green">	==></font>
62345      	,	.Tx_2( u_78_2 )
           <font color = "green">	==></font>
62346      	,	.Tx_3( u_78_3 )
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>3'b001 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>3'b010 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>3'b100 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>3'b000 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
62354      	assign CoutBwd_Addr = u_78_0;
           	<font color = "green">-1-</font>                             
62355      	assign u_df6b_117_0 = CoutBwd_Addr;
           <font color = "green">	==></font>
62356      	assign CoutBwd_Be = u_78_1;
           	<font color = "green">-2-</font>                           
62357      	assign u_df6b_117_1 = CoutBwd_Be;
           <font color = "green">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
62359      	assign u_df6b_117_10 = CoutBwd_Opc;
           	<font color = "green">-1-</font>                                   
62360      	assign CoutBwd_SeqUnOrdered = u_78_13;
           <font color = "green">	==></font>
62361      	assign u_df6b_117_13 = CoutBwd_SeqUnOrdered;
           	<font color = "green">-2-</font>                                            
62362      	assign CoutBwd_SeqUnique = u_78_14;
           	                                   
           <font color = "red">Warning: the following expressions can not be annotated
</font>           <font color = "red">-3- (APCeWr) ? ...;  
           </font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>0</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
62365      	assign u_df6b_117_17 = CoutBwd_User;
           	<font color = "red">-1-</font>                                    
62366      	assign CoutBwd_BurstType = u_78_2;
           <font color = "green">	==></font>
62367      	assign u_df6b_117_2 = CoutBwd_BurstType;
           <font color = "green">	==></font>
62368      	assign CoutBwd_Data = u_78_3;
           <font color = "red">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1'b1 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>1'b0 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>default</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
62385      	,	.Rx_2( u_df6b_117_2 )
           	<font color = "green">-1-</font> 	                     
62386      	,	.Rx_3( u_df6b_117_3 )
           <font color = "green">	==></font>
62387      	,	.Rx_5( u_df6b_117_5 )
           <font color = "green">	==></font>
62388      	,	.Rx_7( u_df6b_117_7 )
           <font color = "green">	==></font>
62389      	,	.Rx_8( u_df6b_117_8 )
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>2'b01 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>2'b10 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>2'b00 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
62394      	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
           	<font color = "red">-1-</font> 	                             
62395      	,	.Sys_Clk_En( Sys_Clk_En )
           <font color = "green">	==></font>
62396      	,	.Sys_Clk_EnS( Sys_Clk_EnS )
           <font color = "green">	==></font>
62397      	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
           <font color = "red">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1'b1 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>1'b0 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>default</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
62402      	,	.Tx_0( u_116_0 )
           	<font color = "green">-1-</font> 	                
62403      	,	.Tx_1( u_116_1 )
           <font color = "green">	==></font>
62404      	,	.Tx_10( u_116_10 )
           <font color = "green">	==></font>
62405      	,	.Tx_13( u_116_13 )
           <font color = "green">	==></font>
62406      	,	.Tx_14( u_116_14 )
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>2'b01 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>2'b10 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>2'b00 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
62410      	,	.Tx_5( u_116_5 )
           	<font color = "red">-1-</font> 	                
62411      	,	.Tx_7( u_116_7 )
           <font color = "green">	==></font>
62412      	,	.Tx_8( u_116_8 )
           <font color = "red">	==></font>
62413      	,	.Tx_9( u_116_9 )
           <font color = "green">	==></font>
62414      	,	.TxRdy( Tx_Req_Rdy )
           <font color = "green">	==></font>
62415      	,	.TxVld( Tx_Req_Vld )
           <font color = "red">	==></font>
62416      	);
           <font color = "green">	==></font>
62417      	rsnoc_z_H_R_U_P_N_f98cc18f_A9005001001 unf98cc18f(
           <font color = "green">	==></font>
62418      		.Rx_0( u_df6b_0 )
           <font color = "red">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>3'b110 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>3'b101 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>3'b100 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>3'b011 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>3'b010 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>3'b001 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>3'b000 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>default</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
62422      	,	.RxRdy( )
           	<font color = "green">-1-</font> 	         
62423      	,	.RxVld( Rx_Req_Vld )
           <font color = "green">	==></font>
62424      	,	.Sys_Clk( Sys_Clk )
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
62426      	,	.Sys_Clk_En( Sys_Clk_En )
           	<font color = "green">-1-</font> 	                         
62427      	,	.Sys_Clk_EnS( Sys_Clk_EnS )
           <font color = "green">	==></font>
62428      	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
           	<font color = "green">-2-</font> 	                                   
62429      	,	.Sys_Clk_RstN( Sys_Clk_RstN )
           <font color = "green">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
62431      	,	.Sys_Pwr_Idle( )
           	<font color = "green">-1-</font> 	                
62432      	,	.Sys_Pwr_WakeUp( )
           <font color = "green">	==></font>
62433      	,	.Tx_0( u_6389_0 )
           	<font color = "green">-2-</font> 	                 
62434      	,	.Tx_3( u_6389_3 )
           <font color = "green">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
62448      	rsnoc_z_H_R_U_P_N_f98cc18f_A9005001001 unf98cc18f_67(
           	<font color = "green">-1-</font>                                                     
62449      		.Rx_0( u_df6b_56_0 )
           <font color = "green">		==></font>
62450      	,	.Rx_3( u_df6b_56_3 )
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
62452      	,	.Rx_9( u_df6b_56_9 )
           	<font color = "green">-1-</font> 	                    
62453      	,	.RxRdy( )
           <font color = "green">	==></font>
62454      	,	.RxVld( CoutBwdVld )
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
62504      module rsnoc_z_H_R_U_P_N_c4b9b294_A1000321013020101001111 (
           <font color = "green">-1-</font>                                                           
62505      	Rx_0
           <font color = "green">	==></font>
62506      ,	Rx_11
           <font color = "green">==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
62532      ,	Tx_18
           <font color = "green">-1-</font> 	     
62533      ,	Tx_19
           <font color = "green">==></font>
62534      ,	Tx_20
           <font color = "green">==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
62536      ,	Tx_4
           <font color = "green">-1-</font> 	    
62537      ,	Tx_5
           <font color = "green">==></font>
62538      ,	Tx_7
           <font color = "green">==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
62540      ,	TxRdy
           <font color = "red">-1-</font> 	     
62541      ,	TxVld
           <font color = "green">==></font>
62542      );
           <font color = "red">==></font>
62543      	input         Rx_0            ;
           <font color = "green">	==></font>
62544      	input  [1:0]  Rx_11           ;
           <font color = "green">	==></font>
62545      	input         Rx_13           ;
           <font color = "red">	==></font>
62546      	input         Rx_15           ;
           <font color = "green">	==></font>
62547      	input         Rx_18           ;
           <font color = "green">	==></font>
62548      	input         Rx_19           ;
           <font color = "red">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>3'b110 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>3'b101 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>3'b100 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>3'b011 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>3'b010 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>3'b001 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>3'b000 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>default</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
62565      	output        Sys_Pwr_WakeUp  ;
           	<font color = "green">-1-</font>                               
62566      	output        Tx_0            ;
           <font color = "green">	==></font>
62567      	output [1:0]  Tx_11           ;
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
62580      	reg  dontStop ;
           	<font color = "green">-1-</font>               
62581      	assign RxRdy = TxRdy;
           <font color = "green">	==></font>
62582      	assign Sys_Pwr_Idle = 1'b1;
           	<font color = "green">-2-</font>                           
62583      	assign Sys_Pwr_WakeUp = 1'b0;
           <font color = "green">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
62585      	assign Tx_11 = Rx_11;
           	<font color = "green">-1-</font>                     
62586      	assign Tx_13 = Rx_13;
           <font color = "green">	==></font>
62587      	assign Tx_15 = Rx_15;
           	<font color = "green">-2-</font>                     
62588      	assign Tx_18 = Rx_18;
           <font color = "green">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
62590      	assign Tx_20 = Rx_20;
           	<font color = "green">-1-</font>                     
62591      	assign Tx_21 = Rx_21;
           <font color = "green">	==></font>
62592      	assign Tx_4 = Rx_4;
           	<font color = "green">-2-</font>                   
62593      	assign Tx_5 = Rx_5;
           <font color = "green">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
62595      	assign Tx_8 = Rx_8;
           	<font color = "green">-1-</font>                   
62596      	assign TxVld = RxVld;
           <font color = "green">	==></font>
62597      	// synopsys translate_off
           	                         <font color = "green">-2-</font>
62598      	// synthesis translate_off
           <font color = "green">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
62600      		if ( Sys_Clk == 1'b1 )
           		<font color = "green">-1-</font>  
62601      			if ( ~ ( ~ Sys_Clk_RstN ) & 1'b1 & ( 1'b0 ) !== 1'b0 ) begin
           <font color = "green">			==></font>
62602      				dontStop = 0;
           				<font color = "green">-2-</font>             
62603      				if ($value$plusargs("dontStopOnSimulError=%0b",dontStop)) ;
           <font color = "green">				==></font>
           				MISSING_ELSE
           <font color = "green">				==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
62618      ,	Cxt_PktCnt1
           <font color = "green">-1-</font> 	           
62619      ,	Cxt_WrInErr
           <font color = "green">==></font>
62620      ,	CxtOpen
           <font color = "green">-2-</font> 	       
62621      ,	ErrPld
           <font color = "green">==></font>
           MISSING_ELSE
           <font color = "green">==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
62624      ,	GenTx_Rsp_Last
           <font color = "green">-1-</font> 	              
62625      ,	GenTx_Rsp_Opc
           <font color = "green">==></font>
62626      ,	GenTx_Rsp_Rdy
           <font color = "green">-2-</font> 	             
62627      ,	GenTx_Rsp_SeqUnOrdered
           <font color = "green">==></font>
           MISSING_ELSE
           <font color = "green">==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
62630      ,	ResponsePipe_Rsp_LastFrag
           <font color = "green">-1-</font> 	                         
62631      ,	Rsp_ErrCode
           <font color = "green">==></font>
62632      ,	Rsp_GenLast
           <font color = "green">-2-</font> 	           
62633      ,	Rsp_GenNext
           <font color = "green">==></font>
           MISSING_ELSE
           <font color = "green">==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
62635      ,	Rsp_IsErr
           <font color = "green">-1-</font> 	         
62636      ,	Rsp_IsWr
           <font color = "green">==></font>
62637      ,	Rsp_LastFrag
           <font color = "green">-2-</font> 	            
62638      ,	Rsp_Opc
           <font color = "green">==></font>
           MISSING_ELSE
           <font color = "green">==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
62640      ,	Rsp_PktLast
           <font color = "green">-1-</font> 	           
62641      ,	Rsp_PktNext
           <font color = "green">==></font>
62642      ,	Rx_Data
           <font color = "green">-2-</font> 	       
62643      ,	Rx_Head
           <font color = "green">==></font>
           MISSING_ELSE
           <font color = "green">==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
62700      	reg  [3:0]  u_44bc                             ;
           	<font color = "green">-1-</font>                                                
62701      	wire        u_4c36                             ;
           <font color = "green">	==></font>
62702      	wire [1:0]  u_50fe                             ;
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
</div>
<div class="ui-layout-center-inner-north">
<div id="center-bread-crumb" class="breadCrumb module urg-margin-bottom">
  <ul name="inst_tag_28731">
    <li>
      <a href="#Line">Line</a>    </li>
    <li>
      <a href="#Cond">Cond</a>    </li>
    <li>
      <a href="#Toggle">Toggle</a>    </li>
    <li>
      <a href="#Branch">Branch</a>    </li>
  </ul>
  <ul name="tag_rsnoc_z_H_R_N_A_S2_U_S2g_6b350414">
    <li>
      <a href="#Line">Line</a>    </li>
    <li>
      <a href="#Cond">Cond</a>    </li>
    <li>
      <a href="#Toggle">Toggle</a>    </li>
    <li>
      <a href="#Branch">Branch</a>    </li>
  </ul>
</div>
</div>
</div>
<div class="ui-layout-south">
<table align=center><tr><td class="s0 cl">0%</td>
<td class="s1 cl">10%</td>
<td class="s2 cl">20%</td>
<td class="s3 cl">30%</td>
<td class="s4 cl">40%</td>
<td class="s5 cl">50%</td>
<td class="s6 cl">60%</td>
<td class="s7 cl">70%</td>
<td class="s8 cl">80%</td>
<td class="s9 cl">90%</td>
<td class="s10 cl">100%</td></tr></table></div>
</body>
</html>
