command	key	type	code	location	functionId	childNum	isCFGNode	operator	baseType	completeType	identifier
ANR	4243313	File	/home/p4ultr4n/workplace/ReVeal/raw_code/gen_muldiv_1.c								
ANR	4243314	Function	gen_muldiv	1:0:0:8375							
ANR	4243315	FunctionDef	"gen_muldiv (DisasContext * ctx , uint32_t opc , int rs , int rt)"		4243314	0					
ANR	4243316	CompoundStatement		5:0:99:8375	4243314	0					
ANR	4243317	IdentifierDeclStatement	"const char * opn = ""mul/div"" ;"	7:4:106:133	4243314	0	True				
ANR	4243318	IdentifierDecl	"* opn = ""mul/div"""		4243314	0					
ANR	4243319	IdentifierDeclType	const char *		4243314	0					
ANR	4243320	Identifier	opn		4243314	1					
ANR	4243321	AssignmentExpression	"* opn = ""mul/div"""		4243314	2		=			
ANR	4243322	Identifier	opn		4243314	0					
ANR	4243323	PrimaryExpression	"""mul/div"""		4243314	1					
ANR	4243324	IdentifierDeclStatement	"TCGv t0 , t1 ;"	9:4:140:151	4243314	1	True				
ANR	4243325	IdentifierDecl	t0		4243314	0					
ANR	4243326	IdentifierDeclType	TCGv		4243314	0					
ANR	4243327	Identifier	t0		4243314	1					
ANR	4243328	IdentifierDecl	t1		4243314	1					
ANR	4243329	IdentifierDeclType	TCGv		4243314	0					
ANR	4243330	Identifier	t1		4243314	1					
ANR	4243331	IdentifierDeclStatement	unsigned int acc ;	11:4:158:174	4243314	2	True				
ANR	4243332	IdentifierDecl	acc		4243314	0					
ANR	4243333	IdentifierDeclType	unsigned int		4243314	0					
ANR	4243334	Identifier	acc		4243314	1					
ANR	4243335	SwitchStatement	switch ( opc )		4243314	3					
ANR	4243336	Condition	opc	15:12:191:193	4243314	0	True				
ANR	4243337	Identifier	opc		4243314	0					
ANR	4243338	CompoundStatement		11:17:96:96	4243314	1					
ANR	4243339	Label	case OPC_DIV :	17:4:203:215	4243314	0	True				
ANR	4243340	Identifier	OPC_DIV		4243314	0					
ANR	4243341	Label	case OPC_DIVU :	19:4:222:235	4243314	1	True				
ANR	4243342	Identifier	OPC_DIVU		4243314	0					
ANR	4243343	Label	case OPC_DDIV :	23:4:270:283	4243314	2	True				
ANR	4243344	Identifier	OPC_DDIV		4243314	0					
ANR	4243345	Label	case OPC_DDIVU :	25:4:290:304	4243314	3	True				
ANR	4243346	Identifier	OPC_DDIVU		4243314	0					
ANR	4243347	ExpressionStatement	t0 = tcg_temp_local_new ( )	29:8:323:348	4243314	4	True				
ANR	4243348	AssignmentExpression	t0 = tcg_temp_local_new ( )		4243314	0		=			
ANR	4243349	Identifier	t0		4243314	0					
ANR	4243350	CallExpression	tcg_temp_local_new ( )		4243314	1					
ANR	4243351	Callee	tcg_temp_local_new		4243314	0					
ANR	4243352	Identifier	tcg_temp_local_new		4243314	0					
ANR	4243353	ArgumentList			4243314	1					
ANR	4243354	ExpressionStatement	t1 = tcg_temp_local_new ( )	31:8:359:384	4243314	5	True				
ANR	4243355	AssignmentExpression	t1 = tcg_temp_local_new ( )		4243314	0		=			
ANR	4243356	Identifier	t1		4243314	0					
ANR	4243357	CallExpression	tcg_temp_local_new ( )		4243314	1					
ANR	4243358	Callee	tcg_temp_local_new		4243314	0					
ANR	4243359	Identifier	tcg_temp_local_new		4243314	0					
ANR	4243360	ArgumentList			4243314	1					
ANR	4243361	BreakStatement	break ;	33:8:395:400	4243314	6	True				
ANR	4243362	Label	default :	35:4:407:414	4243314	7	True				
ANR	4243363	Identifier	default		4243314	0					
ANR	4243364	ExpressionStatement	t0 = tcg_temp_new ( )	37:8:425:444	4243314	8	True				
ANR	4243365	AssignmentExpression	t0 = tcg_temp_new ( )		4243314	0		=			
ANR	4243366	Identifier	t0		4243314	0					
ANR	4243367	CallExpression	tcg_temp_new ( )		4243314	1					
ANR	4243368	Callee	tcg_temp_new		4243314	0					
ANR	4243369	Identifier	tcg_temp_new		4243314	0					
ANR	4243370	ArgumentList			4243314	1					
ANR	4243371	ExpressionStatement	t1 = tcg_temp_new ( )	39:8:455:474	4243314	9	True				
ANR	4243372	AssignmentExpression	t1 = tcg_temp_new ( )		4243314	0		=			
ANR	4243373	Identifier	t1		4243314	0					
ANR	4243374	CallExpression	tcg_temp_new ( )		4243314	1					
ANR	4243375	Callee	tcg_temp_new		4243314	0					
ANR	4243376	Identifier	tcg_temp_new		4243314	0					
ANR	4243377	ArgumentList			4243314	1					
ANR	4243378	BreakStatement	break ;	41:8:485:490	4243314	10	True				
ANR	4243379	ExpressionStatement	"gen_load_gpr ( t0 , rs )"	47:4:506:526	4243314	4	True				
ANR	4243380	CallExpression	"gen_load_gpr ( t0 , rs )"		4243314	0					
ANR	4243381	Callee	gen_load_gpr		4243314	0					
ANR	4243382	Identifier	gen_load_gpr		4243314	0					
ANR	4243383	ArgumentList	t0		4243314	1					
ANR	4243384	Argument	t0		4243314	0					
ANR	4243385	Identifier	t0		4243314	0					
ANR	4243386	Argument	rs		4243314	1					
ANR	4243387	Identifier	rs		4243314	0					
ANR	4243388	ExpressionStatement	"gen_load_gpr ( t1 , rt )"	49:4:533:553	4243314	5	True				
ANR	4243389	CallExpression	"gen_load_gpr ( t1 , rt )"		4243314	0					
ANR	4243390	Callee	gen_load_gpr		4243314	0					
ANR	4243391	Identifier	gen_load_gpr		4243314	0					
ANR	4243392	ArgumentList	t1		4243314	1					
ANR	4243393	Argument	t1		4243314	0					
ANR	4243394	Identifier	t1		4243314	0					
ANR	4243395	Argument	rt		4243314	1					
ANR	4243396	Identifier	rt		4243314	0					
ANR	4243397	SwitchStatement	switch ( opc )		4243314	6					
ANR	4243398	Condition	opc	51:12:568:570	4243314	0	True				
ANR	4243399	Identifier	opc		4243314	0					
ANR	4243400	CompoundStatement		47:17:473:473	4243314	1					
ANR	4243401	Label	case OPC_DIV :	53:4:580:592	4243314	0	True				
ANR	4243402	Identifier	OPC_DIV		4243314	0					
ANR	4243403	CompoundStatement		55:12:557:581	4243314	1					
ANR	4243404	IdentifierDeclStatement	int l1 = gen_new_label ( ) ;	57:12:618:642	4243314	0	True				
ANR	4243405	IdentifierDecl	l1 = gen_new_label ( )		4243314	0					
ANR	4243406	IdentifierDeclType	int		4243314	0					
ANR	4243407	Identifier	l1		4243314	1					
ANR	4243408	AssignmentExpression	l1 = gen_new_label ( )		4243314	2		=			
ANR	4243409	Identifier	l1		4243314	0					
ANR	4243410	CallExpression	gen_new_label ( )		4243314	1					
ANR	4243411	Callee	gen_new_label		4243314	0					
ANR	4243412	Identifier	gen_new_label		4243314	0					
ANR	4243413	ArgumentList			4243314	1					
ANR	4243414	IdentifierDeclStatement	int l2 = gen_new_label ( ) ;	59:12:657:681	4243314	1	True				
ANR	4243415	IdentifierDecl	l2 = gen_new_label ( )		4243314	0					
ANR	4243416	IdentifierDeclType	int		4243314	0					
ANR	4243417	Identifier	l2		4243314	1					
ANR	4243418	AssignmentExpression	l2 = gen_new_label ( )		4243314	2		=			
ANR	4243419	Identifier	l2		4243314	0					
ANR	4243420	CallExpression	gen_new_label ( )		4243314	1					
ANR	4243421	Callee	gen_new_label		4243314	0					
ANR	4243422	Identifier	gen_new_label		4243314	0					
ANR	4243423	ArgumentList			4243314	1					
ANR	4243424	ExpressionStatement	"tcg_gen_ext32s_tl ( t0 , t0 )"	63:12:698:723	4243314	2	True				
ANR	4243425	CallExpression	"tcg_gen_ext32s_tl ( t0 , t0 )"		4243314	0					
ANR	4243426	Callee	tcg_gen_ext32s_tl		4243314	0					
ANR	4243427	Identifier	tcg_gen_ext32s_tl		4243314	0					
ANR	4243428	ArgumentList	t0		4243314	1					
ANR	4243429	Argument	t0		4243314	0					
ANR	4243430	Identifier	t0		4243314	0					
ANR	4243431	Argument	t0		4243314	1					
ANR	4243432	Identifier	t0		4243314	0					
ANR	4243433	ExpressionStatement	"tcg_gen_ext32s_tl ( t1 , t1 )"	65:12:738:763	4243314	3	True				
ANR	4243434	CallExpression	"tcg_gen_ext32s_tl ( t1 , t1 )"		4243314	0					
ANR	4243435	Callee	tcg_gen_ext32s_tl		4243314	0					
ANR	4243436	Identifier	tcg_gen_ext32s_tl		4243314	0					
ANR	4243437	ArgumentList	t1		4243314	1					
ANR	4243438	Argument	t1		4243314	0					
ANR	4243439	Identifier	t1		4243314	0					
ANR	4243440	Argument	t1		4243314	1					
ANR	4243441	Identifier	t1		4243314	0					
ANR	4243442	ExpressionStatement	"tcg_gen_brcondi_tl ( TCG_COND_EQ , t1 , 0 , l1 )"	67:12:778:820	4243314	4	True				
ANR	4243443	CallExpression	"tcg_gen_brcondi_tl ( TCG_COND_EQ , t1 , 0 , l1 )"		4243314	0					
ANR	4243444	Callee	tcg_gen_brcondi_tl		4243314	0					
ANR	4243445	Identifier	tcg_gen_brcondi_tl		4243314	0					
ANR	4243446	ArgumentList	TCG_COND_EQ		4243314	1					
ANR	4243447	Argument	TCG_COND_EQ		4243314	0					
ANR	4243448	Identifier	TCG_COND_EQ		4243314	0					
ANR	4243449	Argument	t1		4243314	1					
ANR	4243450	Identifier	t1		4243314	0					
ANR	4243451	Argument	0		4243314	2					
ANR	4243452	PrimaryExpression	0		4243314	0					
ANR	4243453	Argument	l1		4243314	3					
ANR	4243454	Identifier	l1		4243314	0					
ANR	4243455	ExpressionStatement	"tcg_gen_brcondi_tl ( TCG_COND_NE , t0 , INT_MIN , l2 )"	69:12:835:883	4243314	5	True				
ANR	4243456	CallExpression	"tcg_gen_brcondi_tl ( TCG_COND_NE , t0 , INT_MIN , l2 )"		4243314	0					
ANR	4243457	Callee	tcg_gen_brcondi_tl		4243314	0					
ANR	4243458	Identifier	tcg_gen_brcondi_tl		4243314	0					
ANR	4243459	ArgumentList	TCG_COND_NE		4243314	1					
ANR	4243460	Argument	TCG_COND_NE		4243314	0					
ANR	4243461	Identifier	TCG_COND_NE		4243314	0					
ANR	4243462	Argument	t0		4243314	1					
ANR	4243463	Identifier	t0		4243314	0					
ANR	4243464	Argument	INT_MIN		4243314	2					
ANR	4243465	Identifier	INT_MIN		4243314	0					
ANR	4243466	Argument	l2		4243314	3					
ANR	4243467	Identifier	l2		4243314	0					
ANR	4243468	ExpressionStatement	"tcg_gen_brcondi_tl ( TCG_COND_NE , t1 , - 1 , l2 )"	71:12:898:941	4243314	6	True				
ANR	4243469	CallExpression	"tcg_gen_brcondi_tl ( TCG_COND_NE , t1 , - 1 , l2 )"		4243314	0					
ANR	4243470	Callee	tcg_gen_brcondi_tl		4243314	0					
ANR	4243471	Identifier	tcg_gen_brcondi_tl		4243314	0					
ANR	4243472	ArgumentList	TCG_COND_NE		4243314	1					
ANR	4243473	Argument	TCG_COND_NE		4243314	0					
ANR	4243474	Identifier	TCG_COND_NE		4243314	0					
ANR	4243475	Argument	t1		4243314	1					
ANR	4243476	Identifier	t1		4243314	0					
ANR	4243477	Argument	- 1		4243314	2					
ANR	4243478	UnaryOperationExpression	- 1		4243314	0					
ANR	4243479	UnaryOperator	-		4243314	0					
ANR	4243480	PrimaryExpression	1		4243314	1					
ANR	4243481	Argument	l2		4243314	3					
ANR	4243482	Identifier	l2		4243314	0					
ANR	4243483	ExpressionStatement	"tcg_gen_mov_tl ( cpu_LO [ 0 ] , t0 )"	75:12:958:987	4243314	7	True				
ANR	4243484	CallExpression	"tcg_gen_mov_tl ( cpu_LO [ 0 ] , t0 )"		4243314	0					
ANR	4243485	Callee	tcg_gen_mov_tl		4243314	0					
ANR	4243486	Identifier	tcg_gen_mov_tl		4243314	0					
ANR	4243487	ArgumentList	cpu_LO [ 0 ]		4243314	1					
ANR	4243488	Argument	cpu_LO [ 0 ]		4243314	0					
ANR	4243489	ArrayIndexing	cpu_LO [ 0 ]		4243314	0					
ANR	4243490	Identifier	cpu_LO		4243314	0					
ANR	4243491	PrimaryExpression	0		4243314	1					
ANR	4243492	Argument	t0		4243314	1					
ANR	4243493	Identifier	t0		4243314	0					
ANR	4243494	ExpressionStatement	"tcg_gen_movi_tl ( cpu_HI [ 0 ] , 0 )"	77:12:1002:1031	4243314	8	True				
ANR	4243495	CallExpression	"tcg_gen_movi_tl ( cpu_HI [ 0 ] , 0 )"		4243314	0					
ANR	4243496	Callee	tcg_gen_movi_tl		4243314	0					
ANR	4243497	Identifier	tcg_gen_movi_tl		4243314	0					
ANR	4243498	ArgumentList	cpu_HI [ 0 ]		4243314	1					
ANR	4243499	Argument	cpu_HI [ 0 ]		4243314	0					
ANR	4243500	ArrayIndexing	cpu_HI [ 0 ]		4243314	0					
ANR	4243501	Identifier	cpu_HI		4243314	0					
ANR	4243502	PrimaryExpression	0		4243314	1					
ANR	4243503	Argument	0		4243314	1					
ANR	4243504	PrimaryExpression	0		4243314	0					
ANR	4243505	ExpressionStatement	tcg_gen_br ( l1 )	79:12:1046:1060	4243314	9	True				
ANR	4243506	CallExpression	tcg_gen_br ( l1 )		4243314	0					
ANR	4243507	Callee	tcg_gen_br		4243314	0					
ANR	4243508	Identifier	tcg_gen_br		4243314	0					
ANR	4243509	ArgumentList	l1		4243314	1					
ANR	4243510	Argument	l1		4243314	0					
ANR	4243511	Identifier	l1		4243314	0					
ANR	4243512	ExpressionStatement	gen_set_label ( l2 )	81:12:1075:1092	4243314	10	True				
ANR	4243513	CallExpression	gen_set_label ( l2 )		4243314	0					
ANR	4243514	Callee	gen_set_label		4243314	0					
ANR	4243515	Identifier	gen_set_label		4243314	0					
ANR	4243516	ArgumentList	l2		4243314	1					
ANR	4243517	Argument	l2		4243314	0					
ANR	4243518	Identifier	l2		4243314	0					
ANR	4243519	ExpressionStatement	"tcg_gen_div_tl ( cpu_LO [ 0 ] , t0 , t1 )"	83:12:1107:1140	4243314	11	True				
ANR	4243520	CallExpression	"tcg_gen_div_tl ( cpu_LO [ 0 ] , t0 , t1 )"		4243314	0					
ANR	4243521	Callee	tcg_gen_div_tl		4243314	0					
ANR	4243522	Identifier	tcg_gen_div_tl		4243314	0					
ANR	4243523	ArgumentList	cpu_LO [ 0 ]		4243314	1					
ANR	4243524	Argument	cpu_LO [ 0 ]		4243314	0					
ANR	4243525	ArrayIndexing	cpu_LO [ 0 ]		4243314	0					
ANR	4243526	Identifier	cpu_LO		4243314	0					
ANR	4243527	PrimaryExpression	0		4243314	1					
ANR	4243528	Argument	t0		4243314	1					
ANR	4243529	Identifier	t0		4243314	0					
ANR	4243530	Argument	t1		4243314	2					
ANR	4243531	Identifier	t1		4243314	0					
ANR	4243532	ExpressionStatement	"tcg_gen_rem_tl ( cpu_HI [ 0 ] , t0 , t1 )"	85:12:1155:1188	4243314	12	True				
ANR	4243533	CallExpression	"tcg_gen_rem_tl ( cpu_HI [ 0 ] , t0 , t1 )"		4243314	0					
ANR	4243534	Callee	tcg_gen_rem_tl		4243314	0					
ANR	4243535	Identifier	tcg_gen_rem_tl		4243314	0					
ANR	4243536	ArgumentList	cpu_HI [ 0 ]		4243314	1					
ANR	4243537	Argument	cpu_HI [ 0 ]		4243314	0					
ANR	4243538	ArrayIndexing	cpu_HI [ 0 ]		4243314	0					
ANR	4243539	Identifier	cpu_HI		4243314	0					
ANR	4243540	PrimaryExpression	0		4243314	1					
ANR	4243541	Argument	t0		4243314	1					
ANR	4243542	Identifier	t0		4243314	0					
ANR	4243543	Argument	t1		4243314	2					
ANR	4243544	Identifier	t1		4243314	0					
ANR	4243545	ExpressionStatement	"tcg_gen_ext32s_tl ( cpu_LO [ 0 ] , cpu_LO [ 0 ] )"	87:12:1203:1242	4243314	13	True				
ANR	4243546	CallExpression	"tcg_gen_ext32s_tl ( cpu_LO [ 0 ] , cpu_LO [ 0 ] )"		4243314	0					
ANR	4243547	Callee	tcg_gen_ext32s_tl		4243314	0					
ANR	4243548	Identifier	tcg_gen_ext32s_tl		4243314	0					
ANR	4243549	ArgumentList	cpu_LO [ 0 ]		4243314	1					
ANR	4243550	Argument	cpu_LO [ 0 ]		4243314	0					
ANR	4243551	ArrayIndexing	cpu_LO [ 0 ]		4243314	0					
ANR	4243552	Identifier	cpu_LO		4243314	0					
ANR	4243553	PrimaryExpression	0		4243314	1					
ANR	4243554	Argument	cpu_LO [ 0 ]		4243314	1					
ANR	4243555	ArrayIndexing	cpu_LO [ 0 ]		4243314	0					
ANR	4243556	Identifier	cpu_LO		4243314	0					
ANR	4243557	PrimaryExpression	0		4243314	1					
ANR	4243558	ExpressionStatement	"tcg_gen_ext32s_tl ( cpu_HI [ 0 ] , cpu_HI [ 0 ] )"	89:12:1257:1296	4243314	14	True				
ANR	4243559	CallExpression	"tcg_gen_ext32s_tl ( cpu_HI [ 0 ] , cpu_HI [ 0 ] )"		4243314	0					
ANR	4243560	Callee	tcg_gen_ext32s_tl		4243314	0					
ANR	4243561	Identifier	tcg_gen_ext32s_tl		4243314	0					
ANR	4243562	ArgumentList	cpu_HI [ 0 ]		4243314	1					
ANR	4243563	Argument	cpu_HI [ 0 ]		4243314	0					
ANR	4243564	ArrayIndexing	cpu_HI [ 0 ]		4243314	0					
ANR	4243565	Identifier	cpu_HI		4243314	0					
ANR	4243566	PrimaryExpression	0		4243314	1					
ANR	4243567	Argument	cpu_HI [ 0 ]		4243314	1					
ANR	4243568	ArrayIndexing	cpu_HI [ 0 ]		4243314	0					
ANR	4243569	Identifier	cpu_HI		4243314	0					
ANR	4243570	PrimaryExpression	0		4243314	1					
ANR	4243571	ExpressionStatement	gen_set_label ( l1 )	91:12:1311:1328	4243314	15	True				
ANR	4243572	CallExpression	gen_set_label ( l1 )		4243314	0					
ANR	4243573	Callee	gen_set_label		4243314	0					
ANR	4243574	Identifier	gen_set_label		4243314	0					
ANR	4243575	ArgumentList	l1		4243314	1					
ANR	4243576	Argument	l1		4243314	0					
ANR	4243577	Identifier	l1		4243314	0					
ANR	4243578	ExpressionStatement	"opn = ""div"""	95:8:1350:1361	4243314	2	True				
ANR	4243579	AssignmentExpression	"opn = ""div"""		4243314	0		=			
ANR	4243580	Identifier	opn		4243314	0					
ANR	4243581	PrimaryExpression	"""div"""		4243314	1					
ANR	4243582	BreakStatement	break ;	97:8:1372:1377	4243314	3	True				
ANR	4243583	Label	case OPC_DIVU :	99:4:1384:1397	4243314	4	True				
ANR	4243584	Identifier	OPC_DIVU		4243314	0					
ANR	4243585	CompoundStatement		99:12:1323:1347	4243314	5					
ANR	4243586	IdentifierDeclStatement	int l1 = gen_new_label ( ) ;	103:12:1423:1447	4243314	0	True				
ANR	4243587	IdentifierDecl	l1 = gen_new_label ( )		4243314	0					
ANR	4243588	IdentifierDeclType	int		4243314	0					
ANR	4243589	Identifier	l1		4243314	1					
ANR	4243590	AssignmentExpression	l1 = gen_new_label ( )		4243314	2		=			
ANR	4243591	Identifier	l1		4243314	0					
ANR	4243592	CallExpression	gen_new_label ( )		4243314	1					
ANR	4243593	Callee	gen_new_label		4243314	0					
ANR	4243594	Identifier	gen_new_label		4243314	0					
ANR	4243595	ArgumentList			4243314	1					
ANR	4243596	ExpressionStatement	"tcg_gen_ext32u_tl ( t0 , t0 )"	107:12:1464:1489	4243314	1	True				
ANR	4243597	CallExpression	"tcg_gen_ext32u_tl ( t0 , t0 )"		4243314	0					
ANR	4243598	Callee	tcg_gen_ext32u_tl		4243314	0					
ANR	4243599	Identifier	tcg_gen_ext32u_tl		4243314	0					
ANR	4243600	ArgumentList	t0		4243314	1					
ANR	4243601	Argument	t0		4243314	0					
ANR	4243602	Identifier	t0		4243314	0					
ANR	4243603	Argument	t0		4243314	1					
ANR	4243604	Identifier	t0		4243314	0					
ANR	4243605	ExpressionStatement	"tcg_gen_ext32u_tl ( t1 , t1 )"	109:12:1504:1529	4243314	2	True				
ANR	4243606	CallExpression	"tcg_gen_ext32u_tl ( t1 , t1 )"		4243314	0					
ANR	4243607	Callee	tcg_gen_ext32u_tl		4243314	0					
ANR	4243608	Identifier	tcg_gen_ext32u_tl		4243314	0					
ANR	4243609	ArgumentList	t1		4243314	1					
ANR	4243610	Argument	t1		4243314	0					
ANR	4243611	Identifier	t1		4243314	0					
ANR	4243612	Argument	t1		4243314	1					
ANR	4243613	Identifier	t1		4243314	0					
ANR	4243614	ExpressionStatement	"tcg_gen_brcondi_tl ( TCG_COND_EQ , t1 , 0 , l1 )"	111:12:1544:1586	4243314	3	True				
ANR	4243615	CallExpression	"tcg_gen_brcondi_tl ( TCG_COND_EQ , t1 , 0 , l1 )"		4243314	0					
ANR	4243616	Callee	tcg_gen_brcondi_tl		4243314	0					
ANR	4243617	Identifier	tcg_gen_brcondi_tl		4243314	0					
ANR	4243618	ArgumentList	TCG_COND_EQ		4243314	1					
ANR	4243619	Argument	TCG_COND_EQ		4243314	0					
ANR	4243620	Identifier	TCG_COND_EQ		4243314	0					
ANR	4243621	Argument	t1		4243314	1					
ANR	4243622	Identifier	t1		4243314	0					
ANR	4243623	Argument	0		4243314	2					
ANR	4243624	PrimaryExpression	0		4243314	0					
ANR	4243625	Argument	l1		4243314	3					
ANR	4243626	Identifier	l1		4243314	0					
ANR	4243627	ExpressionStatement	"tcg_gen_divu_tl ( cpu_LO [ 0 ] , t0 , t1 )"	113:12:1601:1635	4243314	4	True				
ANR	4243628	CallExpression	"tcg_gen_divu_tl ( cpu_LO [ 0 ] , t0 , t1 )"		4243314	0					
ANR	4243629	Callee	tcg_gen_divu_tl		4243314	0					
ANR	4243630	Identifier	tcg_gen_divu_tl		4243314	0					
ANR	4243631	ArgumentList	cpu_LO [ 0 ]		4243314	1					
ANR	4243632	Argument	cpu_LO [ 0 ]		4243314	0					
ANR	4243633	ArrayIndexing	cpu_LO [ 0 ]		4243314	0					
ANR	4243634	Identifier	cpu_LO		4243314	0					
ANR	4243635	PrimaryExpression	0		4243314	1					
ANR	4243636	Argument	t0		4243314	1					
ANR	4243637	Identifier	t0		4243314	0					
ANR	4243638	Argument	t1		4243314	2					
ANR	4243639	Identifier	t1		4243314	0					
ANR	4243640	ExpressionStatement	"tcg_gen_remu_tl ( cpu_HI [ 0 ] , t0 , t1 )"	115:12:1650:1684	4243314	5	True				
ANR	4243641	CallExpression	"tcg_gen_remu_tl ( cpu_HI [ 0 ] , t0 , t1 )"		4243314	0					
ANR	4243642	Callee	tcg_gen_remu_tl		4243314	0					
ANR	4243643	Identifier	tcg_gen_remu_tl		4243314	0					
ANR	4243644	ArgumentList	cpu_HI [ 0 ]		4243314	1					
ANR	4243645	Argument	cpu_HI [ 0 ]		4243314	0					
ANR	4243646	ArrayIndexing	cpu_HI [ 0 ]		4243314	0					
ANR	4243647	Identifier	cpu_HI		4243314	0					
ANR	4243648	PrimaryExpression	0		4243314	1					
ANR	4243649	Argument	t0		4243314	1					
ANR	4243650	Identifier	t0		4243314	0					
ANR	4243651	Argument	t1		4243314	2					
ANR	4243652	Identifier	t1		4243314	0					
ANR	4243653	ExpressionStatement	"tcg_gen_ext32s_tl ( cpu_LO [ 0 ] , cpu_LO [ 0 ] )"	117:12:1699:1738	4243314	6	True				
ANR	4243654	CallExpression	"tcg_gen_ext32s_tl ( cpu_LO [ 0 ] , cpu_LO [ 0 ] )"		4243314	0					
ANR	4243655	Callee	tcg_gen_ext32s_tl		4243314	0					
ANR	4243656	Identifier	tcg_gen_ext32s_tl		4243314	0					
ANR	4243657	ArgumentList	cpu_LO [ 0 ]		4243314	1					
ANR	4243658	Argument	cpu_LO [ 0 ]		4243314	0					
ANR	4243659	ArrayIndexing	cpu_LO [ 0 ]		4243314	0					
ANR	4243660	Identifier	cpu_LO		4243314	0					
ANR	4243661	PrimaryExpression	0		4243314	1					
ANR	4243662	Argument	cpu_LO [ 0 ]		4243314	1					
ANR	4243663	ArrayIndexing	cpu_LO [ 0 ]		4243314	0					
ANR	4243664	Identifier	cpu_LO		4243314	0					
ANR	4243665	PrimaryExpression	0		4243314	1					
ANR	4243666	ExpressionStatement	"tcg_gen_ext32s_tl ( cpu_HI [ 0 ] , cpu_HI [ 0 ] )"	119:12:1753:1792	4243314	7	True				
ANR	4243667	CallExpression	"tcg_gen_ext32s_tl ( cpu_HI [ 0 ] , cpu_HI [ 0 ] )"		4243314	0					
ANR	4243668	Callee	tcg_gen_ext32s_tl		4243314	0					
ANR	4243669	Identifier	tcg_gen_ext32s_tl		4243314	0					
ANR	4243670	ArgumentList	cpu_HI [ 0 ]		4243314	1					
ANR	4243671	Argument	cpu_HI [ 0 ]		4243314	0					
ANR	4243672	ArrayIndexing	cpu_HI [ 0 ]		4243314	0					
ANR	4243673	Identifier	cpu_HI		4243314	0					
ANR	4243674	PrimaryExpression	0		4243314	1					
ANR	4243675	Argument	cpu_HI [ 0 ]		4243314	1					
ANR	4243676	ArrayIndexing	cpu_HI [ 0 ]		4243314	0					
ANR	4243677	Identifier	cpu_HI		4243314	0					
ANR	4243678	PrimaryExpression	0		4243314	1					
ANR	4243679	ExpressionStatement	gen_set_label ( l1 )	121:12:1807:1824	4243314	8	True				
ANR	4243680	CallExpression	gen_set_label ( l1 )		4243314	0					
ANR	4243681	Callee	gen_set_label		4243314	0					
ANR	4243682	Identifier	gen_set_label		4243314	0					
ANR	4243683	ArgumentList	l1		4243314	1					
ANR	4243684	Argument	l1		4243314	0					
ANR	4243685	Identifier	l1		4243314	0					
ANR	4243686	ExpressionStatement	"opn = ""divu"""	125:8:1846:1858	4243314	6	True				
ANR	4243687	AssignmentExpression	"opn = ""divu"""		4243314	0		=			
ANR	4243688	Identifier	opn		4243314	0					
ANR	4243689	PrimaryExpression	"""divu"""		4243314	1					
ANR	4243690	BreakStatement	break ;	127:8:1869:1874	4243314	7	True				
ANR	4243691	Label	case OPC_MULT :	129:4:1881:1894	4243314	8	True				
ANR	4243692	Identifier	OPC_MULT		4243314	0					
ANR	4243693	CompoundStatement		131:12:1867:1899	4243314	9					
ANR	4243694	IdentifierDeclStatement	TCGv_i64 t2 = tcg_temp_new_i64 ( ) ;	133:12:1920:1952	4243314	0	True				
ANR	4243695	IdentifierDecl	t2 = tcg_temp_new_i64 ( )		4243314	0					
ANR	4243696	IdentifierDeclType	TCGv_i64		4243314	0					
ANR	4243697	Identifier	t2		4243314	1					
ANR	4243698	AssignmentExpression	t2 = tcg_temp_new_i64 ( )		4243314	2		=			
ANR	4243699	Identifier	t2		4243314	0					
ANR	4243700	CallExpression	tcg_temp_new_i64 ( )		4243314	1					
ANR	4243701	Callee	tcg_temp_new_i64		4243314	0					
ANR	4243702	Identifier	tcg_temp_new_i64		4243314	0					
ANR	4243703	ArgumentList			4243314	1					
ANR	4243704	IdentifierDeclStatement	TCGv_i64 t3 = tcg_temp_new_i64 ( ) ;	135:12:1967:1999	4243314	1	True				
ANR	4243705	IdentifierDecl	t3 = tcg_temp_new_i64 ( )		4243314	0					
ANR	4243706	IdentifierDeclType	TCGv_i64		4243314	0					
ANR	4243707	Identifier	t3		4243314	1					
ANR	4243708	AssignmentExpression	t3 = tcg_temp_new_i64 ( )		4243314	2		=			
ANR	4243709	Identifier	t3		4243314	0					
ANR	4243710	CallExpression	tcg_temp_new_i64 ( )		4243314	1					
ANR	4243711	Callee	tcg_temp_new_i64		4243314	0					
ANR	4243712	Identifier	tcg_temp_new_i64		4243314	0					
ANR	4243713	ArgumentList			4243314	1					
ANR	4243714	ExpressionStatement	acc = ( ( ctx -> opcode ) >> 11 ) & 0x03	137:12:2014:2048	4243314	2	True				
ANR	4243715	AssignmentExpression	acc = ( ( ctx -> opcode ) >> 11 ) & 0x03		4243314	0		=			
ANR	4243716	Identifier	acc		4243314	0					
ANR	4243717	BitAndExpression	( ( ctx -> opcode ) >> 11 ) & 0x03		4243314	1		&			
ANR	4243718	ShiftExpression	( ctx -> opcode ) >> 11		4243314	0		>>			
ANR	4243719	PtrMemberAccess	ctx -> opcode		4243314	0					
ANR	4243720	Identifier	ctx		4243314	0					
ANR	4243721	Identifier	opcode		4243314	1					
ANR	4243722	PrimaryExpression	11		4243314	1					
ANR	4243723	PrimaryExpression	0x03		4243314	1					
ANR	4243724	IfStatement	if ( acc != 0 )		4243314	3					
ANR	4243725	Condition	acc != 0	139:16:2067:2074	4243314	0	True				
ANR	4243726	EqualityExpression	acc != 0		4243314	0		!=			
ANR	4243727	Identifier	acc		4243314	0					
ANR	4243728	PrimaryExpression	0		4243314	1					
ANR	4243729	CompoundStatement		135:26:1977:1977	4243314	1					
ANR	4243730	ExpressionStatement	check_dsp ( ctx )	141:16:2096:2110	4243314	0	True				
ANR	4243731	CallExpression	check_dsp ( ctx )		4243314	0					
ANR	4243732	Callee	check_dsp		4243314	0					
ANR	4243733	Identifier	check_dsp		4243314	0					
ANR	4243734	ArgumentList	ctx		4243314	1					
ANR	4243735	Argument	ctx		4243314	0					
ANR	4243736	Identifier	ctx		4243314	0					
ANR	4243737	ExpressionStatement	"tcg_gen_ext_tl_i64 ( t2 , t0 )"	147:12:2142:2168	4243314	4	True				
ANR	4243738	CallExpression	"tcg_gen_ext_tl_i64 ( t2 , t0 )"		4243314	0					
ANR	4243739	Callee	tcg_gen_ext_tl_i64		4243314	0					
ANR	4243740	Identifier	tcg_gen_ext_tl_i64		4243314	0					
ANR	4243741	ArgumentList	t2		4243314	1					
ANR	4243742	Argument	t2		4243314	0					
ANR	4243743	Identifier	t2		4243314	0					
ANR	4243744	Argument	t0		4243314	1					
ANR	4243745	Identifier	t0		4243314	0					
ANR	4243746	ExpressionStatement	"tcg_gen_ext_tl_i64 ( t3 , t1 )"	149:12:2183:2209	4243314	5	True				
ANR	4243747	CallExpression	"tcg_gen_ext_tl_i64 ( t3 , t1 )"		4243314	0					
ANR	4243748	Callee	tcg_gen_ext_tl_i64		4243314	0					
ANR	4243749	Identifier	tcg_gen_ext_tl_i64		4243314	0					
ANR	4243750	ArgumentList	t3		4243314	1					
ANR	4243751	Argument	t3		4243314	0					
ANR	4243752	Identifier	t3		4243314	0					
ANR	4243753	Argument	t1		4243314	1					
ANR	4243754	Identifier	t1		4243314	0					
ANR	4243755	ExpressionStatement	"tcg_gen_mul_i64 ( t2 , t2 , t3 )"	151:12:2224:2251	4243314	6	True				
ANR	4243756	CallExpression	"tcg_gen_mul_i64 ( t2 , t2 , t3 )"		4243314	0					
ANR	4243757	Callee	tcg_gen_mul_i64		4243314	0					
ANR	4243758	Identifier	tcg_gen_mul_i64		4243314	0					
ANR	4243759	ArgumentList	t2		4243314	1					
ANR	4243760	Argument	t2		4243314	0					
ANR	4243761	Identifier	t2		4243314	0					
ANR	4243762	Argument	t2		4243314	1					
ANR	4243763	Identifier	t2		4243314	0					
ANR	4243764	Argument	t3		4243314	2					
ANR	4243765	Identifier	t3		4243314	0					
ANR	4243766	ExpressionStatement	tcg_temp_free_i64 ( t3 )	153:12:2266:2287	4243314	7	True				
ANR	4243767	CallExpression	tcg_temp_free_i64 ( t3 )		4243314	0					
ANR	4243768	Callee	tcg_temp_free_i64		4243314	0					
ANR	4243769	Identifier	tcg_temp_free_i64		4243314	0					
ANR	4243770	ArgumentList	t3		4243314	1					
ANR	4243771	Argument	t3		4243314	0					
ANR	4243772	Identifier	t3		4243314	0					
ANR	4243773	ExpressionStatement	"tcg_gen_trunc_i64_tl ( t0 , t2 )"	155:12:2302:2330	4243314	8	True				
ANR	4243774	CallExpression	"tcg_gen_trunc_i64_tl ( t0 , t2 )"		4243314	0					
ANR	4243775	Callee	tcg_gen_trunc_i64_tl		4243314	0					
ANR	4243776	Identifier	tcg_gen_trunc_i64_tl		4243314	0					
ANR	4243777	ArgumentList	t0		4243314	1					
ANR	4243778	Argument	t0		4243314	0					
ANR	4243779	Identifier	t0		4243314	0					
ANR	4243780	Argument	t2		4243314	1					
ANR	4243781	Identifier	t2		4243314	0					
ANR	4243782	ExpressionStatement	"tcg_gen_shri_i64 ( t2 , t2 , 32 )"	157:12:2345:2373	4243314	9	True				
ANR	4243783	CallExpression	"tcg_gen_shri_i64 ( t2 , t2 , 32 )"		4243314	0					
ANR	4243784	Callee	tcg_gen_shri_i64		4243314	0					
ANR	4243785	Identifier	tcg_gen_shri_i64		4243314	0					
ANR	4243786	ArgumentList	t2		4243314	1					
ANR	4243787	Argument	t2		4243314	0					
ANR	4243788	Identifier	t2		4243314	0					
ANR	4243789	Argument	t2		4243314	1					
ANR	4243790	Identifier	t2		4243314	0					
ANR	4243791	Argument	32		4243314	2					
ANR	4243792	PrimaryExpression	32		4243314	0					
ANR	4243793	ExpressionStatement	"tcg_gen_trunc_i64_tl ( t1 , t2 )"	159:12:2388:2416	4243314	10	True				
ANR	4243794	CallExpression	"tcg_gen_trunc_i64_tl ( t1 , t2 )"		4243314	0					
ANR	4243795	Callee	tcg_gen_trunc_i64_tl		4243314	0					
ANR	4243796	Identifier	tcg_gen_trunc_i64_tl		4243314	0					
ANR	4243797	ArgumentList	t1		4243314	1					
ANR	4243798	Argument	t1		4243314	0					
ANR	4243799	Identifier	t1		4243314	0					
ANR	4243800	Argument	t2		4243314	1					
ANR	4243801	Identifier	t2		4243314	0					
ANR	4243802	ExpressionStatement	tcg_temp_free_i64 ( t2 )	161:12:2431:2452	4243314	11	True				
ANR	4243803	CallExpression	tcg_temp_free_i64 ( t2 )		4243314	0					
ANR	4243804	Callee	tcg_temp_free_i64		4243314	0					
ANR	4243805	Identifier	tcg_temp_free_i64		4243314	0					
ANR	4243806	ArgumentList	t2		4243314	1					
ANR	4243807	Argument	t2		4243314	0					
ANR	4243808	Identifier	t2		4243314	0					
ANR	4243809	ExpressionStatement	"tcg_gen_ext32s_tl ( cpu_LO [ acc ] , t0 )"	163:12:2467:2501	4243314	12	True				
ANR	4243810	CallExpression	"tcg_gen_ext32s_tl ( cpu_LO [ acc ] , t0 )"		4243314	0					
ANR	4243811	Callee	tcg_gen_ext32s_tl		4243314	0					
ANR	4243812	Identifier	tcg_gen_ext32s_tl		4243314	0					
ANR	4243813	ArgumentList	cpu_LO [ acc ]		4243314	1					
ANR	4243814	Argument	cpu_LO [ acc ]		4243314	0					
ANR	4243815	ArrayIndexing	cpu_LO [ acc ]		4243314	0					
ANR	4243816	Identifier	cpu_LO		4243314	0					
ANR	4243817	Identifier	acc		4243314	1					
ANR	4243818	Argument	t0		4243314	1					
ANR	4243819	Identifier	t0		4243314	0					
ANR	4243820	ExpressionStatement	"tcg_gen_ext32s_tl ( cpu_HI [ acc ] , t1 )"	165:12:2516:2550	4243314	13	True				
ANR	4243821	CallExpression	"tcg_gen_ext32s_tl ( cpu_HI [ acc ] , t1 )"		4243314	0					
ANR	4243822	Callee	tcg_gen_ext32s_tl		4243314	0					
ANR	4243823	Identifier	tcg_gen_ext32s_tl		4243314	0					
ANR	4243824	ArgumentList	cpu_HI [ acc ]		4243314	1					
ANR	4243825	Argument	cpu_HI [ acc ]		4243314	0					
ANR	4243826	ArrayIndexing	cpu_HI [ acc ]		4243314	0					
ANR	4243827	Identifier	cpu_HI		4243314	0					
ANR	4243828	Identifier	acc		4243314	1					
ANR	4243829	Argument	t1		4243314	1					
ANR	4243830	Identifier	t1		4243314	0					
ANR	4243831	ExpressionStatement	"opn = ""mult"""	169:8:2572:2584	4243314	10	True				
ANR	4243832	AssignmentExpression	"opn = ""mult"""		4243314	0		=			
ANR	4243833	Identifier	opn		4243314	0					
ANR	4243834	PrimaryExpression	"""mult"""		4243314	1					
ANR	4243835	BreakStatement	break ;	171:8:2595:2600	4243314	11	True				
ANR	4243836	Label	case OPC_MULTU :	173:4:2607:2621	4243314	12	True				
ANR	4243837	Identifier	OPC_MULTU		4243314	0					
ANR	4243838	CompoundStatement		175:12:2594:2626	4243314	13					
ANR	4243839	IdentifierDeclStatement	TCGv_i64 t2 = tcg_temp_new_i64 ( ) ;	177:12:2647:2679	4243314	0	True				
ANR	4243840	IdentifierDecl	t2 = tcg_temp_new_i64 ( )		4243314	0					
ANR	4243841	IdentifierDeclType	TCGv_i64		4243314	0					
ANR	4243842	Identifier	t2		4243314	1					
ANR	4243843	AssignmentExpression	t2 = tcg_temp_new_i64 ( )		4243314	2		=			
ANR	4243844	Identifier	t2		4243314	0					
ANR	4243845	CallExpression	tcg_temp_new_i64 ( )		4243314	1					
ANR	4243846	Callee	tcg_temp_new_i64		4243314	0					
ANR	4243847	Identifier	tcg_temp_new_i64		4243314	0					
ANR	4243848	ArgumentList			4243314	1					
ANR	4243849	IdentifierDeclStatement	TCGv_i64 t3 = tcg_temp_new_i64 ( ) ;	179:12:2694:2726	4243314	1	True				
ANR	4243850	IdentifierDecl	t3 = tcg_temp_new_i64 ( )		4243314	0					
ANR	4243851	IdentifierDeclType	TCGv_i64		4243314	0					
ANR	4243852	Identifier	t3		4243314	1					
ANR	4243853	AssignmentExpression	t3 = tcg_temp_new_i64 ( )		4243314	2		=			
ANR	4243854	Identifier	t3		4243314	0					
ANR	4243855	CallExpression	tcg_temp_new_i64 ( )		4243314	1					
ANR	4243856	Callee	tcg_temp_new_i64		4243314	0					
ANR	4243857	Identifier	tcg_temp_new_i64		4243314	0					
ANR	4243858	ArgumentList			4243314	1					
ANR	4243859	ExpressionStatement	acc = ( ( ctx -> opcode ) >> 11 ) & 0x03	181:12:2741:2775	4243314	2	True				
ANR	4243860	AssignmentExpression	acc = ( ( ctx -> opcode ) >> 11 ) & 0x03		4243314	0		=			
ANR	4243861	Identifier	acc		4243314	0					
ANR	4243862	BitAndExpression	( ( ctx -> opcode ) >> 11 ) & 0x03		4243314	1		&			
ANR	4243863	ShiftExpression	( ctx -> opcode ) >> 11		4243314	0		>>			
ANR	4243864	PtrMemberAccess	ctx -> opcode		4243314	0					
ANR	4243865	Identifier	ctx		4243314	0					
ANR	4243866	Identifier	opcode		4243314	1					
ANR	4243867	PrimaryExpression	11		4243314	1					
ANR	4243868	PrimaryExpression	0x03		4243314	1					
ANR	4243869	IfStatement	if ( acc != 0 )		4243314	3					
ANR	4243870	Condition	acc != 0	183:16:2794:2801	4243314	0	True				
ANR	4243871	EqualityExpression	acc != 0		4243314	0		!=			
ANR	4243872	Identifier	acc		4243314	0					
ANR	4243873	PrimaryExpression	0		4243314	1					
ANR	4243874	CompoundStatement		179:26:2704:2704	4243314	1					
ANR	4243875	ExpressionStatement	check_dsp ( ctx )	185:16:2823:2837	4243314	0	True				
ANR	4243876	CallExpression	check_dsp ( ctx )		4243314	0					
ANR	4243877	Callee	check_dsp		4243314	0					
ANR	4243878	Identifier	check_dsp		4243314	0					
ANR	4243879	ArgumentList	ctx		4243314	1					
ANR	4243880	Argument	ctx		4243314	0					
ANR	4243881	Identifier	ctx		4243314	0					
ANR	4243882	ExpressionStatement	"tcg_gen_ext32u_tl ( t0 , t0 )"	191:12:2869:2894	4243314	4	True				
ANR	4243883	CallExpression	"tcg_gen_ext32u_tl ( t0 , t0 )"		4243314	0					
ANR	4243884	Callee	tcg_gen_ext32u_tl		4243314	0					
ANR	4243885	Identifier	tcg_gen_ext32u_tl		4243314	0					
ANR	4243886	ArgumentList	t0		4243314	1					
ANR	4243887	Argument	t0		4243314	0					
ANR	4243888	Identifier	t0		4243314	0					
ANR	4243889	Argument	t0		4243314	1					
ANR	4243890	Identifier	t0		4243314	0					
ANR	4243891	ExpressionStatement	"tcg_gen_ext32u_tl ( t1 , t1 )"	193:12:2909:2934	4243314	5	True				
ANR	4243892	CallExpression	"tcg_gen_ext32u_tl ( t1 , t1 )"		4243314	0					
ANR	4243893	Callee	tcg_gen_ext32u_tl		4243314	0					
ANR	4243894	Identifier	tcg_gen_ext32u_tl		4243314	0					
ANR	4243895	ArgumentList	t1		4243314	1					
ANR	4243896	Argument	t1		4243314	0					
ANR	4243897	Identifier	t1		4243314	0					
ANR	4243898	Argument	t1		4243314	1					
ANR	4243899	Identifier	t1		4243314	0					
ANR	4243900	ExpressionStatement	"tcg_gen_extu_tl_i64 ( t2 , t0 )"	195:12:2949:2976	4243314	6	True				
ANR	4243901	CallExpression	"tcg_gen_extu_tl_i64 ( t2 , t0 )"		4243314	0					
ANR	4243902	Callee	tcg_gen_extu_tl_i64		4243314	0					
ANR	4243903	Identifier	tcg_gen_extu_tl_i64		4243314	0					
ANR	4243904	ArgumentList	t2		4243314	1					
ANR	4243905	Argument	t2		4243314	0					
ANR	4243906	Identifier	t2		4243314	0					
ANR	4243907	Argument	t0		4243314	1					
ANR	4243908	Identifier	t0		4243314	0					
ANR	4243909	ExpressionStatement	"tcg_gen_extu_tl_i64 ( t3 , t1 )"	197:12:2991:3018	4243314	7	True				
ANR	4243910	CallExpression	"tcg_gen_extu_tl_i64 ( t3 , t1 )"		4243314	0					
ANR	4243911	Callee	tcg_gen_extu_tl_i64		4243314	0					
ANR	4243912	Identifier	tcg_gen_extu_tl_i64		4243314	0					
ANR	4243913	ArgumentList	t3		4243314	1					
ANR	4243914	Argument	t3		4243314	0					
ANR	4243915	Identifier	t3		4243314	0					
ANR	4243916	Argument	t1		4243314	1					
ANR	4243917	Identifier	t1		4243314	0					
ANR	4243918	ExpressionStatement	"tcg_gen_mul_i64 ( t2 , t2 , t3 )"	199:12:3033:3060	4243314	8	True				
ANR	4243919	CallExpression	"tcg_gen_mul_i64 ( t2 , t2 , t3 )"		4243314	0					
ANR	4243920	Callee	tcg_gen_mul_i64		4243314	0					
ANR	4243921	Identifier	tcg_gen_mul_i64		4243314	0					
ANR	4243922	ArgumentList	t2		4243314	1					
ANR	4243923	Argument	t2		4243314	0					
ANR	4243924	Identifier	t2		4243314	0					
ANR	4243925	Argument	t2		4243314	1					
ANR	4243926	Identifier	t2		4243314	0					
ANR	4243927	Argument	t3		4243314	2					
ANR	4243928	Identifier	t3		4243314	0					
ANR	4243929	ExpressionStatement	tcg_temp_free_i64 ( t3 )	201:12:3075:3096	4243314	9	True				
ANR	4243930	CallExpression	tcg_temp_free_i64 ( t3 )		4243314	0					
ANR	4243931	Callee	tcg_temp_free_i64		4243314	0					
ANR	4243932	Identifier	tcg_temp_free_i64		4243314	0					
ANR	4243933	ArgumentList	t3		4243314	1					
ANR	4243934	Argument	t3		4243314	0					
ANR	4243935	Identifier	t3		4243314	0					
ANR	4243936	ExpressionStatement	"tcg_gen_trunc_i64_tl ( t0 , t2 )"	203:12:3111:3139	4243314	10	True				
ANR	4243937	CallExpression	"tcg_gen_trunc_i64_tl ( t0 , t2 )"		4243314	0					
ANR	4243938	Callee	tcg_gen_trunc_i64_tl		4243314	0					
ANR	4243939	Identifier	tcg_gen_trunc_i64_tl		4243314	0					
ANR	4243940	ArgumentList	t0		4243314	1					
ANR	4243941	Argument	t0		4243314	0					
ANR	4243942	Identifier	t0		4243314	0					
ANR	4243943	Argument	t2		4243314	1					
ANR	4243944	Identifier	t2		4243314	0					
ANR	4243945	ExpressionStatement	"tcg_gen_shri_i64 ( t2 , t2 , 32 )"	205:12:3154:3182	4243314	11	True				
ANR	4243946	CallExpression	"tcg_gen_shri_i64 ( t2 , t2 , 32 )"		4243314	0					
ANR	4243947	Callee	tcg_gen_shri_i64		4243314	0					
ANR	4243948	Identifier	tcg_gen_shri_i64		4243314	0					
ANR	4243949	ArgumentList	t2		4243314	1					
ANR	4243950	Argument	t2		4243314	0					
ANR	4243951	Identifier	t2		4243314	0					
ANR	4243952	Argument	t2		4243314	1					
ANR	4243953	Identifier	t2		4243314	0					
ANR	4243954	Argument	32		4243314	2					
ANR	4243955	PrimaryExpression	32		4243314	0					
ANR	4243956	ExpressionStatement	"tcg_gen_trunc_i64_tl ( t1 , t2 )"	207:12:3197:3225	4243314	12	True				
ANR	4243957	CallExpression	"tcg_gen_trunc_i64_tl ( t1 , t2 )"		4243314	0					
ANR	4243958	Callee	tcg_gen_trunc_i64_tl		4243314	0					
ANR	4243959	Identifier	tcg_gen_trunc_i64_tl		4243314	0					
ANR	4243960	ArgumentList	t1		4243314	1					
ANR	4243961	Argument	t1		4243314	0					
ANR	4243962	Identifier	t1		4243314	0					
ANR	4243963	Argument	t2		4243314	1					
ANR	4243964	Identifier	t2		4243314	0					
ANR	4243965	ExpressionStatement	tcg_temp_free_i64 ( t2 )	209:12:3240:3261	4243314	13	True				
ANR	4243966	CallExpression	tcg_temp_free_i64 ( t2 )		4243314	0					
ANR	4243967	Callee	tcg_temp_free_i64		4243314	0					
ANR	4243968	Identifier	tcg_temp_free_i64		4243314	0					
ANR	4243969	ArgumentList	t2		4243314	1					
ANR	4243970	Argument	t2		4243314	0					
ANR	4243971	Identifier	t2		4243314	0					
ANR	4243972	ExpressionStatement	"tcg_gen_ext32s_tl ( cpu_LO [ acc ] , t0 )"	211:12:3276:3310	4243314	14	True				
ANR	4243973	CallExpression	"tcg_gen_ext32s_tl ( cpu_LO [ acc ] , t0 )"		4243314	0					
ANR	4243974	Callee	tcg_gen_ext32s_tl		4243314	0					
ANR	4243975	Identifier	tcg_gen_ext32s_tl		4243314	0					
ANR	4243976	ArgumentList	cpu_LO [ acc ]		4243314	1					
ANR	4243977	Argument	cpu_LO [ acc ]		4243314	0					
ANR	4243978	ArrayIndexing	cpu_LO [ acc ]		4243314	0					
ANR	4243979	Identifier	cpu_LO		4243314	0					
ANR	4243980	Identifier	acc		4243314	1					
ANR	4243981	Argument	t0		4243314	1					
ANR	4243982	Identifier	t0		4243314	0					
ANR	4243983	ExpressionStatement	"tcg_gen_ext32s_tl ( cpu_HI [ acc ] , t1 )"	213:12:3325:3359	4243314	15	True				
ANR	4243984	CallExpression	"tcg_gen_ext32s_tl ( cpu_HI [ acc ] , t1 )"		4243314	0					
ANR	4243985	Callee	tcg_gen_ext32s_tl		4243314	0					
ANR	4243986	Identifier	tcg_gen_ext32s_tl		4243314	0					
ANR	4243987	ArgumentList	cpu_HI [ acc ]		4243314	1					
ANR	4243988	Argument	cpu_HI [ acc ]		4243314	0					
ANR	4243989	ArrayIndexing	cpu_HI [ acc ]		4243314	0					
ANR	4243990	Identifier	cpu_HI		4243314	0					
ANR	4243991	Identifier	acc		4243314	1					
ANR	4243992	Argument	t1		4243314	1					
ANR	4243993	Identifier	t1		4243314	0					
ANR	4243994	ExpressionStatement	"opn = ""multu"""	217:8:3381:3394	4243314	14	True				
ANR	4243995	AssignmentExpression	"opn = ""multu"""		4243314	0		=			
ANR	4243996	Identifier	opn		4243314	0					
ANR	4243997	PrimaryExpression	"""multu"""		4243314	1					
ANR	4243998	BreakStatement	break ;	219:8:3405:3410	4243314	15	True				
ANR	4243999	Label	case OPC_DDIV :	223:4:3445:3458	4243314	16	True				
ANR	4244000	Identifier	OPC_DDIV		4243314	0					
ANR	4244001	CompoundStatement		225:12:3423:3447	4243314	17					
ANR	4244002	IdentifierDeclStatement	int l1 = gen_new_label ( ) ;	227:12:3484:3508	4243314	0	True				
ANR	4244003	IdentifierDecl	l1 = gen_new_label ( )		4243314	0					
ANR	4244004	IdentifierDeclType	int		4243314	0					
ANR	4244005	Identifier	l1		4243314	1					
ANR	4244006	AssignmentExpression	l1 = gen_new_label ( )		4243314	2		=			
ANR	4244007	Identifier	l1		4243314	0					
ANR	4244008	CallExpression	gen_new_label ( )		4243314	1					
ANR	4244009	Callee	gen_new_label		4243314	0					
ANR	4244010	Identifier	gen_new_label		4243314	0					
ANR	4244011	ArgumentList			4243314	1					
ANR	4244012	IdentifierDeclStatement	int l2 = gen_new_label ( ) ;	229:12:3523:3547	4243314	1	True				
ANR	4244013	IdentifierDecl	l2 = gen_new_label ( )		4243314	0					
ANR	4244014	IdentifierDeclType	int		4243314	0					
ANR	4244015	Identifier	l2		4243314	1					
ANR	4244016	AssignmentExpression	l2 = gen_new_label ( )		4243314	2		=			
ANR	4244017	Identifier	l2		4243314	0					
ANR	4244018	CallExpression	gen_new_label ( )		4243314	1					
ANR	4244019	Callee	gen_new_label		4243314	0					
ANR	4244020	Identifier	gen_new_label		4243314	0					
ANR	4244021	ArgumentList			4243314	1					
ANR	4244022	ExpressionStatement	"tcg_gen_brcondi_tl ( TCG_COND_EQ , t1 , 0 , l1 )"	233:12:3564:3606	4243314	2	True				
ANR	4244023	CallExpression	"tcg_gen_brcondi_tl ( TCG_COND_EQ , t1 , 0 , l1 )"		4243314	0					
ANR	4244024	Callee	tcg_gen_brcondi_tl		4243314	0					
ANR	4244025	Identifier	tcg_gen_brcondi_tl		4243314	0					
ANR	4244026	ArgumentList	TCG_COND_EQ		4243314	1					
ANR	4244027	Argument	TCG_COND_EQ		4243314	0					
ANR	4244028	Identifier	TCG_COND_EQ		4243314	0					
ANR	4244029	Argument	t1		4243314	1					
ANR	4244030	Identifier	t1		4243314	0					
ANR	4244031	Argument	0		4243314	2					
ANR	4244032	PrimaryExpression	0		4243314	0					
ANR	4244033	Argument	l1		4243314	3					
ANR	4244034	Identifier	l1		4243314	0					
ANR	4244035	Statement	tcg_gen_brcondi_tl	235:12:3621:3638	4243314	3	True				
ANR	4244036	Statement	(	235:30:3639:3639	4243314	4	True				
ANR	4244037	Statement	TCG_COND_NE	235:31:3640:3650	4243314	5	True				
ANR	4244038	Statement	","	235:42:3651:3651	4243314	6	True				
ANR	4244039	Statement	t0	235:44:3653:3654	4243314	7	True				
ANR	4244040	Statement	","	235:46:3655:3655	4243314	8	True				
ANR	4244041	Statement	-	235:48:3657:3657	4243314	9	True				
ANR	4244042	Statement	1L	235:49:3658:3659	4243314	10	True				
ANR	4244043	Statement	L	235:51:3660:3660	4243314	11	True				
ANR	4244044	Statement	<<	235:53:3662:3663	4243314	12	True				
ANR	4244045	Statement	63	235:56:3665:3666	4243314	13	True				
ANR	4244046	Statement	","	235:58:3667:3667	4243314	14	True				
ANR	4244047	Statement	l2	235:60:3669:3670	4243314	15	True				
ANR	4244048	Statement	)	235:62:3671:3671	4243314	16	True				
ANR	4244049	ExpressionStatement		235:63:3672:3672	4243314	17	True				
ANR	4244050	Statement	tcg_gen_brcondi_tl	237:12:3687:3704	4243314	18	True				
ANR	4244051	Statement	(	237:30:3705:3705	4243314	19	True				
ANR	4244052	Statement	TCG_COND_NE	237:31:3706:3716	4243314	20	True				
ANR	4244053	Statement	","	237:42:3717:3717	4243314	21	True				
ANR	4244054	Statement	t1	237:44:3719:3720	4243314	22	True				
ANR	4244055	Statement	","	237:46:3721:3721	4243314	23	True				
ANR	4244056	Statement	-	237:48:3723:3723	4243314	24	True				
ANR	4244057	Statement	1L	237:49:3724:3725	4243314	25	True				
ANR	4244058	Statement	L	237:51:3726:3726	4243314	26	True				
ANR	4244059	Statement	","	237:52:3727:3727	4243314	27	True				
ANR	4244060	Statement	l2	237:54:3729:3730	4243314	28	True				
ANR	4244061	Statement	)	237:56:3731:3731	4243314	29	True				
ANR	4244062	ExpressionStatement		237:57:3732:3732	4243314	30	True				
ANR	4244063	ExpressionStatement	"tcg_gen_mov_tl ( cpu_LO [ 0 ] , t0 )"	239:12:3747:3776	4243314	31	True				
ANR	4244064	CallExpression	"tcg_gen_mov_tl ( cpu_LO [ 0 ] , t0 )"		4243314	0					
ANR	4244065	Callee	tcg_gen_mov_tl		4243314	0					
ANR	4244066	Identifier	tcg_gen_mov_tl		4243314	0					
ANR	4244067	ArgumentList	cpu_LO [ 0 ]		4243314	1					
ANR	4244068	Argument	cpu_LO [ 0 ]		4243314	0					
ANR	4244069	ArrayIndexing	cpu_LO [ 0 ]		4243314	0					
ANR	4244070	Identifier	cpu_LO		4243314	0					
ANR	4244071	PrimaryExpression	0		4243314	1					
ANR	4244072	Argument	t0		4243314	1					
ANR	4244073	Identifier	t0		4243314	0					
ANR	4244074	ExpressionStatement	"tcg_gen_movi_tl ( cpu_HI [ 0 ] , 0 )"	241:12:3791:3820	4243314	32	True				
ANR	4244075	CallExpression	"tcg_gen_movi_tl ( cpu_HI [ 0 ] , 0 )"		4243314	0					
ANR	4244076	Callee	tcg_gen_movi_tl		4243314	0					
ANR	4244077	Identifier	tcg_gen_movi_tl		4243314	0					
ANR	4244078	ArgumentList	cpu_HI [ 0 ]		4243314	1					
ANR	4244079	Argument	cpu_HI [ 0 ]		4243314	0					
ANR	4244080	ArrayIndexing	cpu_HI [ 0 ]		4243314	0					
ANR	4244081	Identifier	cpu_HI		4243314	0					
ANR	4244082	PrimaryExpression	0		4243314	1					
ANR	4244083	Argument	0		4243314	1					
ANR	4244084	PrimaryExpression	0		4243314	0					
ANR	4244085	ExpressionStatement	tcg_gen_br ( l1 )	243:12:3835:3849	4243314	33	True				
ANR	4244086	CallExpression	tcg_gen_br ( l1 )		4243314	0					
ANR	4244087	Callee	tcg_gen_br		4243314	0					
ANR	4244088	Identifier	tcg_gen_br		4243314	0					
ANR	4244089	ArgumentList	l1		4243314	1					
ANR	4244090	Argument	l1		4243314	0					
ANR	4244091	Identifier	l1		4243314	0					
ANR	4244092	ExpressionStatement	gen_set_label ( l2 )	245:12:3864:3881	4243314	34	True				
ANR	4244093	CallExpression	gen_set_label ( l2 )		4243314	0					
ANR	4244094	Callee	gen_set_label		4243314	0					
ANR	4244095	Identifier	gen_set_label		4243314	0					
ANR	4244096	ArgumentList	l2		4243314	1					
ANR	4244097	Argument	l2		4243314	0					
ANR	4244098	Identifier	l2		4243314	0					
ANR	4244099	ExpressionStatement	"tcg_gen_div_i64 ( cpu_LO [ 0 ] , t0 , t1 )"	247:12:3896:3930	4243314	35	True				
ANR	4244100	CallExpression	"tcg_gen_div_i64 ( cpu_LO [ 0 ] , t0 , t1 )"		4243314	0					
ANR	4244101	Callee	tcg_gen_div_i64		4243314	0					
ANR	4244102	Identifier	tcg_gen_div_i64		4243314	0					
ANR	4244103	ArgumentList	cpu_LO [ 0 ]		4243314	1					
ANR	4244104	Argument	cpu_LO [ 0 ]		4243314	0					
ANR	4244105	ArrayIndexing	cpu_LO [ 0 ]		4243314	0					
ANR	4244106	Identifier	cpu_LO		4243314	0					
ANR	4244107	PrimaryExpression	0		4243314	1					
ANR	4244108	Argument	t0		4243314	1					
ANR	4244109	Identifier	t0		4243314	0					
ANR	4244110	Argument	t1		4243314	2					
ANR	4244111	Identifier	t1		4243314	0					
ANR	4244112	ExpressionStatement	"tcg_gen_rem_i64 ( cpu_HI [ 0 ] , t0 , t1 )"	249:12:3945:3979	4243314	36	True				
ANR	4244113	CallExpression	"tcg_gen_rem_i64 ( cpu_HI [ 0 ] , t0 , t1 )"		4243314	0					
ANR	4244114	Callee	tcg_gen_rem_i64		4243314	0					
ANR	4244115	Identifier	tcg_gen_rem_i64		4243314	0					
ANR	4244116	ArgumentList	cpu_HI [ 0 ]		4243314	1					
ANR	4244117	Argument	cpu_HI [ 0 ]		4243314	0					
ANR	4244118	ArrayIndexing	cpu_HI [ 0 ]		4243314	0					
ANR	4244119	Identifier	cpu_HI		4243314	0					
ANR	4244120	PrimaryExpression	0		4243314	1					
ANR	4244121	Argument	t0		4243314	1					
ANR	4244122	Identifier	t0		4243314	0					
ANR	4244123	Argument	t1		4243314	2					
ANR	4244124	Identifier	t1		4243314	0					
ANR	4244125	ExpressionStatement	gen_set_label ( l1 )	251:12:3994:4011	4243314	37	True				
ANR	4244126	CallExpression	gen_set_label ( l1 )		4243314	0					
ANR	4244127	Callee	gen_set_label		4243314	0					
ANR	4244128	Identifier	gen_set_label		4243314	0					
ANR	4244129	ArgumentList	l1		4243314	1					
ANR	4244130	Argument	l1		4243314	0					
ANR	4244131	Identifier	l1		4243314	0					
ANR	4244132	ExpressionStatement	"opn = ""ddiv"""	255:8:4033:4045	4243314	18	True				
ANR	4244133	AssignmentExpression	"opn = ""ddiv"""		4243314	0		=			
ANR	4244134	Identifier	opn		4243314	0					
ANR	4244135	PrimaryExpression	"""ddiv"""		4243314	1					
ANR	4244136	BreakStatement	break ;	257:8:4056:4061	4243314	19	True				
ANR	4244137	Label	case OPC_DDIVU :	259:4:4068:4082	4243314	20	True				
ANR	4244138	Identifier	OPC_DDIVU		4243314	0					
ANR	4244139	CompoundStatement		259:12:4008:4032	4243314	21					
ANR	4244140	IdentifierDeclStatement	int l1 = gen_new_label ( ) ;	263:12:4108:4132	4243314	0	True				
ANR	4244141	IdentifierDecl	l1 = gen_new_label ( )		4243314	0					
ANR	4244142	IdentifierDeclType	int		4243314	0					
ANR	4244143	Identifier	l1		4243314	1					
ANR	4244144	AssignmentExpression	l1 = gen_new_label ( )		4243314	2		=			
ANR	4244145	Identifier	l1		4243314	0					
ANR	4244146	CallExpression	gen_new_label ( )		4243314	1					
ANR	4244147	Callee	gen_new_label		4243314	0					
ANR	4244148	Identifier	gen_new_label		4243314	0					
ANR	4244149	ArgumentList			4243314	1					
ANR	4244150	ExpressionStatement	"tcg_gen_brcondi_tl ( TCG_COND_EQ , t1 , 0 , l1 )"	267:12:4149:4191	4243314	1	True				
ANR	4244151	CallExpression	"tcg_gen_brcondi_tl ( TCG_COND_EQ , t1 , 0 , l1 )"		4243314	0					
ANR	4244152	Callee	tcg_gen_brcondi_tl		4243314	0					
ANR	4244153	Identifier	tcg_gen_brcondi_tl		4243314	0					
ANR	4244154	ArgumentList	TCG_COND_EQ		4243314	1					
ANR	4244155	Argument	TCG_COND_EQ		4243314	0					
ANR	4244156	Identifier	TCG_COND_EQ		4243314	0					
ANR	4244157	Argument	t1		4243314	1					
ANR	4244158	Identifier	t1		4243314	0					
ANR	4244159	Argument	0		4243314	2					
ANR	4244160	PrimaryExpression	0		4243314	0					
ANR	4244161	Argument	l1		4243314	3					
ANR	4244162	Identifier	l1		4243314	0					
ANR	4244163	ExpressionStatement	"tcg_gen_divu_i64 ( cpu_LO [ 0 ] , t0 , t1 )"	269:12:4206:4241	4243314	2	True				
ANR	4244164	CallExpression	"tcg_gen_divu_i64 ( cpu_LO [ 0 ] , t0 , t1 )"		4243314	0					
ANR	4244165	Callee	tcg_gen_divu_i64		4243314	0					
ANR	4244166	Identifier	tcg_gen_divu_i64		4243314	0					
ANR	4244167	ArgumentList	cpu_LO [ 0 ]		4243314	1					
ANR	4244168	Argument	cpu_LO [ 0 ]		4243314	0					
ANR	4244169	ArrayIndexing	cpu_LO [ 0 ]		4243314	0					
ANR	4244170	Identifier	cpu_LO		4243314	0					
ANR	4244171	PrimaryExpression	0		4243314	1					
ANR	4244172	Argument	t0		4243314	1					
ANR	4244173	Identifier	t0		4243314	0					
ANR	4244174	Argument	t1		4243314	2					
ANR	4244175	Identifier	t1		4243314	0					
ANR	4244176	ExpressionStatement	"tcg_gen_remu_i64 ( cpu_HI [ 0 ] , t0 , t1 )"	271:12:4256:4291	4243314	3	True				
ANR	4244177	CallExpression	"tcg_gen_remu_i64 ( cpu_HI [ 0 ] , t0 , t1 )"		4243314	0					
ANR	4244178	Callee	tcg_gen_remu_i64		4243314	0					
ANR	4244179	Identifier	tcg_gen_remu_i64		4243314	0					
ANR	4244180	ArgumentList	cpu_HI [ 0 ]		4243314	1					
ANR	4244181	Argument	cpu_HI [ 0 ]		4243314	0					
ANR	4244182	ArrayIndexing	cpu_HI [ 0 ]		4243314	0					
ANR	4244183	Identifier	cpu_HI		4243314	0					
ANR	4244184	PrimaryExpression	0		4243314	1					
ANR	4244185	Argument	t0		4243314	1					
ANR	4244186	Identifier	t0		4243314	0					
ANR	4244187	Argument	t1		4243314	2					
ANR	4244188	Identifier	t1		4243314	0					
ANR	4244189	ExpressionStatement	gen_set_label ( l1 )	273:12:4306:4323	4243314	4	True				
ANR	4244190	CallExpression	gen_set_label ( l1 )		4243314	0					
ANR	4244191	Callee	gen_set_label		4243314	0					
ANR	4244192	Identifier	gen_set_label		4243314	0					
ANR	4244193	ArgumentList	l1		4243314	1					
ANR	4244194	Argument	l1		4243314	0					
ANR	4244195	Identifier	l1		4243314	0					
ANR	4244196	ExpressionStatement	"opn = ""ddivu"""	277:8:4345:4358	4243314	22	True				
ANR	4244197	AssignmentExpression	"opn = ""ddivu"""		4243314	0		=			
ANR	4244198	Identifier	opn		4243314	0					
ANR	4244199	PrimaryExpression	"""ddivu"""		4243314	1					
ANR	4244200	BreakStatement	break ;	279:8:4369:4374	4243314	23	True				
ANR	4244201	Label	case OPC_DMULT :	281:4:4381:4395	4243314	24	True				
ANR	4244202	Identifier	OPC_DMULT		4243314	0					
ANR	4244203	ExpressionStatement	"gen_helper_dmult ( cpu_env , t0 , t1 )"	283:8:4406:4439	4243314	25	True				
ANR	4244204	CallExpression	"gen_helper_dmult ( cpu_env , t0 , t1 )"		4243314	0					
ANR	4244205	Callee	gen_helper_dmult		4243314	0					
ANR	4244206	Identifier	gen_helper_dmult		4243314	0					
ANR	4244207	ArgumentList	cpu_env		4243314	1					
ANR	4244208	Argument	cpu_env		4243314	0					
ANR	4244209	Identifier	cpu_env		4243314	0					
ANR	4244210	Argument	t0		4243314	1					
ANR	4244211	Identifier	t0		4243314	0					
ANR	4244212	Argument	t1		4243314	2					
ANR	4244213	Identifier	t1		4243314	0					
ANR	4244214	ExpressionStatement	"opn = ""dmult"""	285:8:4450:4463	4243314	26	True				
ANR	4244215	AssignmentExpression	"opn = ""dmult"""		4243314	0		=			
ANR	4244216	Identifier	opn		4243314	0					
ANR	4244217	PrimaryExpression	"""dmult"""		4243314	1					
ANR	4244218	BreakStatement	break ;	287:8:4474:4479	4243314	27	True				
ANR	4244219	Label	case OPC_DMULTU :	289:4:4486:4501	4243314	28	True				
ANR	4244220	Identifier	OPC_DMULTU		4243314	0					
ANR	4244221	ExpressionStatement	"gen_helper_dmultu ( cpu_env , t0 , t1 )"	291:8:4512:4546	4243314	29	True				
ANR	4244222	CallExpression	"gen_helper_dmultu ( cpu_env , t0 , t1 )"		4243314	0					
ANR	4244223	Callee	gen_helper_dmultu		4243314	0					
ANR	4244224	Identifier	gen_helper_dmultu		4243314	0					
ANR	4244225	ArgumentList	cpu_env		4243314	1					
ANR	4244226	Argument	cpu_env		4243314	0					
ANR	4244227	Identifier	cpu_env		4243314	0					
ANR	4244228	Argument	t0		4243314	1					
ANR	4244229	Identifier	t0		4243314	0					
ANR	4244230	Argument	t1		4243314	2					
ANR	4244231	Identifier	t1		4243314	0					
ANR	4244232	ExpressionStatement	"opn = ""dmultu"""	293:8:4557:4571	4243314	30	True				
ANR	4244233	AssignmentExpression	"opn = ""dmultu"""		4243314	0		=			
ANR	4244234	Identifier	opn		4243314	0					
ANR	4244235	PrimaryExpression	"""dmultu"""		4243314	1					
ANR	4244236	BreakStatement	break ;	295:8:4582:4587	4243314	31	True				
ANR	4244237	Label	case OPC_MADD :	299:4:4602:4615	4243314	32	True				
ANR	4244238	Identifier	OPC_MADD		4243314	0					
ANR	4244239	CompoundStatement		301:12:4588:4620	4243314	33					
ANR	4244240	IdentifierDeclStatement	TCGv_i64 t2 = tcg_temp_new_i64 ( ) ;	303:12:4641:4673	4243314	0	True				
ANR	4244241	IdentifierDecl	t2 = tcg_temp_new_i64 ( )		4243314	0					
ANR	4244242	IdentifierDeclType	TCGv_i64		4243314	0					
ANR	4244243	Identifier	t2		4243314	1					
ANR	4244244	AssignmentExpression	t2 = tcg_temp_new_i64 ( )		4243314	2		=			
ANR	4244245	Identifier	t2		4243314	0					
ANR	4244246	CallExpression	tcg_temp_new_i64 ( )		4243314	1					
ANR	4244247	Callee	tcg_temp_new_i64		4243314	0					
ANR	4244248	Identifier	tcg_temp_new_i64		4243314	0					
ANR	4244249	ArgumentList			4243314	1					
ANR	4244250	IdentifierDeclStatement	TCGv_i64 t3 = tcg_temp_new_i64 ( ) ;	305:12:4688:4720	4243314	1	True				
ANR	4244251	IdentifierDecl	t3 = tcg_temp_new_i64 ( )		4243314	0					
ANR	4244252	IdentifierDeclType	TCGv_i64		4243314	0					
ANR	4244253	Identifier	t3		4243314	1					
ANR	4244254	AssignmentExpression	t3 = tcg_temp_new_i64 ( )		4243314	2		=			
ANR	4244255	Identifier	t3		4243314	0					
ANR	4244256	CallExpression	tcg_temp_new_i64 ( )		4243314	1					
ANR	4244257	Callee	tcg_temp_new_i64		4243314	0					
ANR	4244258	Identifier	tcg_temp_new_i64		4243314	0					
ANR	4244259	ArgumentList			4243314	1					
ANR	4244260	ExpressionStatement	acc = ( ( ctx -> opcode ) >> 11 ) & 0x03	307:12:4735:4769	4243314	2	True				
ANR	4244261	AssignmentExpression	acc = ( ( ctx -> opcode ) >> 11 ) & 0x03		4243314	0		=			
ANR	4244262	Identifier	acc		4243314	0					
ANR	4244263	BitAndExpression	( ( ctx -> opcode ) >> 11 ) & 0x03		4243314	1		&			
ANR	4244264	ShiftExpression	( ctx -> opcode ) >> 11		4243314	0		>>			
ANR	4244265	PtrMemberAccess	ctx -> opcode		4243314	0					
ANR	4244266	Identifier	ctx		4243314	0					
ANR	4244267	Identifier	opcode		4243314	1					
ANR	4244268	PrimaryExpression	11		4243314	1					
ANR	4244269	PrimaryExpression	0x03		4243314	1					
ANR	4244270	IfStatement	if ( acc != 0 )		4243314	3					
ANR	4244271	Condition	acc != 0	309:16:4788:4795	4243314	0	True				
ANR	4244272	EqualityExpression	acc != 0		4243314	0		!=			
ANR	4244273	Identifier	acc		4243314	0					
ANR	4244274	PrimaryExpression	0		4243314	1					
ANR	4244275	CompoundStatement		305:26:4698:4698	4243314	1					
ANR	4244276	ExpressionStatement	check_dsp ( ctx )	311:16:4817:4831	4243314	0	True				
ANR	4244277	CallExpression	check_dsp ( ctx )		4243314	0					
ANR	4244278	Callee	check_dsp		4243314	0					
ANR	4244279	Identifier	check_dsp		4243314	0					
ANR	4244280	ArgumentList	ctx		4243314	1					
ANR	4244281	Argument	ctx		4243314	0					
ANR	4244282	Identifier	ctx		4243314	0					
ANR	4244283	ExpressionStatement	"tcg_gen_ext_tl_i64 ( t2 , t0 )"	317:12:4863:4889	4243314	4	True				
ANR	4244284	CallExpression	"tcg_gen_ext_tl_i64 ( t2 , t0 )"		4243314	0					
ANR	4244285	Callee	tcg_gen_ext_tl_i64		4243314	0					
ANR	4244286	Identifier	tcg_gen_ext_tl_i64		4243314	0					
ANR	4244287	ArgumentList	t2		4243314	1					
ANR	4244288	Argument	t2		4243314	0					
ANR	4244289	Identifier	t2		4243314	0					
ANR	4244290	Argument	t0		4243314	1					
ANR	4244291	Identifier	t0		4243314	0					
ANR	4244292	ExpressionStatement	"tcg_gen_ext_tl_i64 ( t3 , t1 )"	319:12:4904:4930	4243314	5	True				
ANR	4244293	CallExpression	"tcg_gen_ext_tl_i64 ( t3 , t1 )"		4243314	0					
ANR	4244294	Callee	tcg_gen_ext_tl_i64		4243314	0					
ANR	4244295	Identifier	tcg_gen_ext_tl_i64		4243314	0					
ANR	4244296	ArgumentList	t3		4243314	1					
ANR	4244297	Argument	t3		4243314	0					
ANR	4244298	Identifier	t3		4243314	0					
ANR	4244299	Argument	t1		4243314	1					
ANR	4244300	Identifier	t1		4243314	0					
ANR	4244301	ExpressionStatement	"tcg_gen_mul_i64 ( t2 , t2 , t3 )"	321:12:4945:4972	4243314	6	True				
ANR	4244302	CallExpression	"tcg_gen_mul_i64 ( t2 , t2 , t3 )"		4243314	0					
ANR	4244303	Callee	tcg_gen_mul_i64		4243314	0					
ANR	4244304	Identifier	tcg_gen_mul_i64		4243314	0					
ANR	4244305	ArgumentList	t2		4243314	1					
ANR	4244306	Argument	t2		4243314	0					
ANR	4244307	Identifier	t2		4243314	0					
ANR	4244308	Argument	t2		4243314	1					
ANR	4244309	Identifier	t2		4243314	0					
ANR	4244310	Argument	t3		4243314	2					
ANR	4244311	Identifier	t3		4243314	0					
ANR	4244312	ExpressionStatement	"tcg_gen_concat_tl_i64 ( t3 , cpu_LO [ acc ] , cpu_HI [ acc ] )"	323:12:4987:5038	4243314	7	True				
ANR	4244313	CallExpression	"tcg_gen_concat_tl_i64 ( t3 , cpu_LO [ acc ] , cpu_HI [ acc ] )"		4243314	0					
ANR	4244314	Callee	tcg_gen_concat_tl_i64		4243314	0					
ANR	4244315	Identifier	tcg_gen_concat_tl_i64		4243314	0					
ANR	4244316	ArgumentList	t3		4243314	1					
ANR	4244317	Argument	t3		4243314	0					
ANR	4244318	Identifier	t3		4243314	0					
ANR	4244319	Argument	cpu_LO [ acc ]		4243314	1					
ANR	4244320	ArrayIndexing	cpu_LO [ acc ]		4243314	0					
ANR	4244321	Identifier	cpu_LO		4243314	0					
ANR	4244322	Identifier	acc		4243314	1					
ANR	4244323	Argument	cpu_HI [ acc ]		4243314	2					
ANR	4244324	ArrayIndexing	cpu_HI [ acc ]		4243314	0					
ANR	4244325	Identifier	cpu_HI		4243314	0					
ANR	4244326	Identifier	acc		4243314	1					
ANR	4244327	ExpressionStatement	"tcg_gen_add_i64 ( t2 , t2 , t3 )"	325:12:5053:5080	4243314	8	True				
ANR	4244328	CallExpression	"tcg_gen_add_i64 ( t2 , t2 , t3 )"		4243314	0					
ANR	4244329	Callee	tcg_gen_add_i64		4243314	0					
ANR	4244330	Identifier	tcg_gen_add_i64		4243314	0					
ANR	4244331	ArgumentList	t2		4243314	1					
ANR	4244332	Argument	t2		4243314	0					
ANR	4244333	Identifier	t2		4243314	0					
ANR	4244334	Argument	t2		4243314	1					
ANR	4244335	Identifier	t2		4243314	0					
ANR	4244336	Argument	t3		4243314	2					
ANR	4244337	Identifier	t3		4243314	0					
ANR	4244338	ExpressionStatement	tcg_temp_free_i64 ( t3 )	327:12:5095:5116	4243314	9	True				
ANR	4244339	CallExpression	tcg_temp_free_i64 ( t3 )		4243314	0					
ANR	4244340	Callee	tcg_temp_free_i64		4243314	0					
ANR	4244341	Identifier	tcg_temp_free_i64		4243314	0					
ANR	4244342	ArgumentList	t3		4243314	1					
ANR	4244343	Argument	t3		4243314	0					
ANR	4244344	Identifier	t3		4243314	0					
ANR	4244345	ExpressionStatement	"tcg_gen_trunc_i64_tl ( t0 , t2 )"	329:12:5131:5159	4243314	10	True				
ANR	4244346	CallExpression	"tcg_gen_trunc_i64_tl ( t0 , t2 )"		4243314	0					
ANR	4244347	Callee	tcg_gen_trunc_i64_tl		4243314	0					
ANR	4244348	Identifier	tcg_gen_trunc_i64_tl		4243314	0					
ANR	4244349	ArgumentList	t0		4243314	1					
ANR	4244350	Argument	t0		4243314	0					
ANR	4244351	Identifier	t0		4243314	0					
ANR	4244352	Argument	t2		4243314	1					
ANR	4244353	Identifier	t2		4243314	0					
ANR	4244354	ExpressionStatement	"tcg_gen_shri_i64 ( t2 , t2 , 32 )"	331:12:5174:5202	4243314	11	True				
ANR	4244355	CallExpression	"tcg_gen_shri_i64 ( t2 , t2 , 32 )"		4243314	0					
ANR	4244356	Callee	tcg_gen_shri_i64		4243314	0					
ANR	4244357	Identifier	tcg_gen_shri_i64		4243314	0					
ANR	4244358	ArgumentList	t2		4243314	1					
ANR	4244359	Argument	t2		4243314	0					
ANR	4244360	Identifier	t2		4243314	0					
ANR	4244361	Argument	t2		4243314	1					
ANR	4244362	Identifier	t2		4243314	0					
ANR	4244363	Argument	32		4243314	2					
ANR	4244364	PrimaryExpression	32		4243314	0					
ANR	4244365	ExpressionStatement	"tcg_gen_trunc_i64_tl ( t1 , t2 )"	333:12:5217:5245	4243314	12	True				
ANR	4244366	CallExpression	"tcg_gen_trunc_i64_tl ( t1 , t2 )"		4243314	0					
ANR	4244367	Callee	tcg_gen_trunc_i64_tl		4243314	0					
ANR	4244368	Identifier	tcg_gen_trunc_i64_tl		4243314	0					
ANR	4244369	ArgumentList	t1		4243314	1					
ANR	4244370	Argument	t1		4243314	0					
ANR	4244371	Identifier	t1		4243314	0					
ANR	4244372	Argument	t2		4243314	1					
ANR	4244373	Identifier	t2		4243314	0					
ANR	4244374	ExpressionStatement	tcg_temp_free_i64 ( t2 )	335:12:5260:5281	4243314	13	True				
ANR	4244375	CallExpression	tcg_temp_free_i64 ( t2 )		4243314	0					
ANR	4244376	Callee	tcg_temp_free_i64		4243314	0					
ANR	4244377	Identifier	tcg_temp_free_i64		4243314	0					
ANR	4244378	ArgumentList	t2		4243314	1					
ANR	4244379	Argument	t2		4243314	0					
ANR	4244380	Identifier	t2		4243314	0					
ANR	4244381	ExpressionStatement	"tcg_gen_ext32s_tl ( cpu_LO [ acc ] , t0 )"	337:12:5296:5330	4243314	14	True				
ANR	4244382	CallExpression	"tcg_gen_ext32s_tl ( cpu_LO [ acc ] , t0 )"		4243314	0					
ANR	4244383	Callee	tcg_gen_ext32s_tl		4243314	0					
ANR	4244384	Identifier	tcg_gen_ext32s_tl		4243314	0					
ANR	4244385	ArgumentList	cpu_LO [ acc ]		4243314	1					
ANR	4244386	Argument	cpu_LO [ acc ]		4243314	0					
ANR	4244387	ArrayIndexing	cpu_LO [ acc ]		4243314	0					
ANR	4244388	Identifier	cpu_LO		4243314	0					
ANR	4244389	Identifier	acc		4243314	1					
ANR	4244390	Argument	t0		4243314	1					
ANR	4244391	Identifier	t0		4243314	0					
ANR	4244392	ExpressionStatement	"tcg_gen_ext32s_tl ( cpu_HI [ acc ] , t1 )"	339:12:5345:5379	4243314	15	True				
ANR	4244393	CallExpression	"tcg_gen_ext32s_tl ( cpu_HI [ acc ] , t1 )"		4243314	0					
ANR	4244394	Callee	tcg_gen_ext32s_tl		4243314	0					
ANR	4244395	Identifier	tcg_gen_ext32s_tl		4243314	0					
ANR	4244396	ArgumentList	cpu_HI [ acc ]		4243314	1					
ANR	4244397	Argument	cpu_HI [ acc ]		4243314	0					
ANR	4244398	ArrayIndexing	cpu_HI [ acc ]		4243314	0					
ANR	4244399	Identifier	cpu_HI		4243314	0					
ANR	4244400	Identifier	acc		4243314	1					
ANR	4244401	Argument	t1		4243314	1					
ANR	4244402	Identifier	t1		4243314	0					
ANR	4244403	ExpressionStatement	"opn = ""madd"""	343:8:5401:5413	4243314	34	True				
ANR	4244404	AssignmentExpression	"opn = ""madd"""		4243314	0		=			
ANR	4244405	Identifier	opn		4243314	0					
ANR	4244406	PrimaryExpression	"""madd"""		4243314	1					
ANR	4244407	BreakStatement	break ;	345:8:5424:5429	4243314	35	True				
ANR	4244408	Label	case OPC_MADDU :	347:4:5436:5450	4243314	36	True				
ANR	4244409	Identifier	OPC_MADDU		4243314	0					
ANR	4244410	CompoundStatement		349:12:5423:5455	4243314	37					
ANR	4244411	IdentifierDeclStatement	TCGv_i64 t2 = tcg_temp_new_i64 ( ) ;	351:12:5476:5508	4243314	0	True				
ANR	4244412	IdentifierDecl	t2 = tcg_temp_new_i64 ( )		4243314	0					
ANR	4244413	IdentifierDeclType	TCGv_i64		4243314	0					
ANR	4244414	Identifier	t2		4243314	1					
ANR	4244415	AssignmentExpression	t2 = tcg_temp_new_i64 ( )		4243314	2		=			
ANR	4244416	Identifier	t2		4243314	0					
ANR	4244417	CallExpression	tcg_temp_new_i64 ( )		4243314	1					
ANR	4244418	Callee	tcg_temp_new_i64		4243314	0					
ANR	4244419	Identifier	tcg_temp_new_i64		4243314	0					
ANR	4244420	ArgumentList			4243314	1					
ANR	4244421	IdentifierDeclStatement	TCGv_i64 t3 = tcg_temp_new_i64 ( ) ;	353:12:5523:5555	4243314	1	True				
ANR	4244422	IdentifierDecl	t3 = tcg_temp_new_i64 ( )		4243314	0					
ANR	4244423	IdentifierDeclType	TCGv_i64		4243314	0					
ANR	4244424	Identifier	t3		4243314	1					
ANR	4244425	AssignmentExpression	t3 = tcg_temp_new_i64 ( )		4243314	2		=			
ANR	4244426	Identifier	t3		4243314	0					
ANR	4244427	CallExpression	tcg_temp_new_i64 ( )		4243314	1					
ANR	4244428	Callee	tcg_temp_new_i64		4243314	0					
ANR	4244429	Identifier	tcg_temp_new_i64		4243314	0					
ANR	4244430	ArgumentList			4243314	1					
ANR	4244431	ExpressionStatement	acc = ( ( ctx -> opcode ) >> 11 ) & 0x03	355:12:5570:5604	4243314	2	True				
ANR	4244432	AssignmentExpression	acc = ( ( ctx -> opcode ) >> 11 ) & 0x03		4243314	0		=			
ANR	4244433	Identifier	acc		4243314	0					
ANR	4244434	BitAndExpression	( ( ctx -> opcode ) >> 11 ) & 0x03		4243314	1		&			
ANR	4244435	ShiftExpression	( ctx -> opcode ) >> 11		4243314	0		>>			
ANR	4244436	PtrMemberAccess	ctx -> opcode		4243314	0					
ANR	4244437	Identifier	ctx		4243314	0					
ANR	4244438	Identifier	opcode		4243314	1					
ANR	4244439	PrimaryExpression	11		4243314	1					
ANR	4244440	PrimaryExpression	0x03		4243314	1					
ANR	4244441	IfStatement	if ( acc != 0 )		4243314	3					
ANR	4244442	Condition	acc != 0	357:16:5623:5630	4243314	0	True				
ANR	4244443	EqualityExpression	acc != 0		4243314	0		!=			
ANR	4244444	Identifier	acc		4243314	0					
ANR	4244445	PrimaryExpression	0		4243314	1					
ANR	4244446	CompoundStatement		353:26:5533:5533	4243314	1					
ANR	4244447	ExpressionStatement	check_dsp ( ctx )	359:16:5652:5666	4243314	0	True				
ANR	4244448	CallExpression	check_dsp ( ctx )		4243314	0					
ANR	4244449	Callee	check_dsp		4243314	0					
ANR	4244450	Identifier	check_dsp		4243314	0					
ANR	4244451	ArgumentList	ctx		4243314	1					
ANR	4244452	Argument	ctx		4243314	0					
ANR	4244453	Identifier	ctx		4243314	0					
ANR	4244454	ExpressionStatement	"tcg_gen_ext32u_tl ( t0 , t0 )"	365:12:5698:5723	4243314	4	True				
ANR	4244455	CallExpression	"tcg_gen_ext32u_tl ( t0 , t0 )"		4243314	0					
ANR	4244456	Callee	tcg_gen_ext32u_tl		4243314	0					
ANR	4244457	Identifier	tcg_gen_ext32u_tl		4243314	0					
ANR	4244458	ArgumentList	t0		4243314	1					
ANR	4244459	Argument	t0		4243314	0					
ANR	4244460	Identifier	t0		4243314	0					
ANR	4244461	Argument	t0		4243314	1					
ANR	4244462	Identifier	t0		4243314	0					
ANR	4244463	ExpressionStatement	"tcg_gen_ext32u_tl ( t1 , t1 )"	367:12:5738:5763	4243314	5	True				
ANR	4244464	CallExpression	"tcg_gen_ext32u_tl ( t1 , t1 )"		4243314	0					
ANR	4244465	Callee	tcg_gen_ext32u_tl		4243314	0					
ANR	4244466	Identifier	tcg_gen_ext32u_tl		4243314	0					
ANR	4244467	ArgumentList	t1		4243314	1					
ANR	4244468	Argument	t1		4243314	0					
ANR	4244469	Identifier	t1		4243314	0					
ANR	4244470	Argument	t1		4243314	1					
ANR	4244471	Identifier	t1		4243314	0					
ANR	4244472	ExpressionStatement	"tcg_gen_extu_tl_i64 ( t2 , t0 )"	369:12:5778:5805	4243314	6	True				
ANR	4244473	CallExpression	"tcg_gen_extu_tl_i64 ( t2 , t0 )"		4243314	0					
ANR	4244474	Callee	tcg_gen_extu_tl_i64		4243314	0					
ANR	4244475	Identifier	tcg_gen_extu_tl_i64		4243314	0					
ANR	4244476	ArgumentList	t2		4243314	1					
ANR	4244477	Argument	t2		4243314	0					
ANR	4244478	Identifier	t2		4243314	0					
ANR	4244479	Argument	t0		4243314	1					
ANR	4244480	Identifier	t0		4243314	0					
ANR	4244481	ExpressionStatement	"tcg_gen_extu_tl_i64 ( t3 , t1 )"	371:12:5820:5847	4243314	7	True				
ANR	4244482	CallExpression	"tcg_gen_extu_tl_i64 ( t3 , t1 )"		4243314	0					
ANR	4244483	Callee	tcg_gen_extu_tl_i64		4243314	0					
ANR	4244484	Identifier	tcg_gen_extu_tl_i64		4243314	0					
ANR	4244485	ArgumentList	t3		4243314	1					
ANR	4244486	Argument	t3		4243314	0					
ANR	4244487	Identifier	t3		4243314	0					
ANR	4244488	Argument	t1		4243314	1					
ANR	4244489	Identifier	t1		4243314	0					
ANR	4244490	ExpressionStatement	"tcg_gen_mul_i64 ( t2 , t2 , t3 )"	373:12:5862:5889	4243314	8	True				
ANR	4244491	CallExpression	"tcg_gen_mul_i64 ( t2 , t2 , t3 )"		4243314	0					
ANR	4244492	Callee	tcg_gen_mul_i64		4243314	0					
ANR	4244493	Identifier	tcg_gen_mul_i64		4243314	0					
ANR	4244494	ArgumentList	t2		4243314	1					
ANR	4244495	Argument	t2		4243314	0					
ANR	4244496	Identifier	t2		4243314	0					
ANR	4244497	Argument	t2		4243314	1					
ANR	4244498	Identifier	t2		4243314	0					
ANR	4244499	Argument	t3		4243314	2					
ANR	4244500	Identifier	t3		4243314	0					
ANR	4244501	ExpressionStatement	"tcg_gen_concat_tl_i64 ( t3 , cpu_LO [ acc ] , cpu_HI [ acc ] )"	375:12:5904:5955	4243314	9	True				
ANR	4244502	CallExpression	"tcg_gen_concat_tl_i64 ( t3 , cpu_LO [ acc ] , cpu_HI [ acc ] )"		4243314	0					
ANR	4244503	Callee	tcg_gen_concat_tl_i64		4243314	0					
ANR	4244504	Identifier	tcg_gen_concat_tl_i64		4243314	0					
ANR	4244505	ArgumentList	t3		4243314	1					
ANR	4244506	Argument	t3		4243314	0					
ANR	4244507	Identifier	t3		4243314	0					
ANR	4244508	Argument	cpu_LO [ acc ]		4243314	1					
ANR	4244509	ArrayIndexing	cpu_LO [ acc ]		4243314	0					
ANR	4244510	Identifier	cpu_LO		4243314	0					
ANR	4244511	Identifier	acc		4243314	1					
ANR	4244512	Argument	cpu_HI [ acc ]		4243314	2					
ANR	4244513	ArrayIndexing	cpu_HI [ acc ]		4243314	0					
ANR	4244514	Identifier	cpu_HI		4243314	0					
ANR	4244515	Identifier	acc		4243314	1					
ANR	4244516	ExpressionStatement	"tcg_gen_add_i64 ( t2 , t2 , t3 )"	377:12:5970:5997	4243314	10	True				
ANR	4244517	CallExpression	"tcg_gen_add_i64 ( t2 , t2 , t3 )"		4243314	0					
ANR	4244518	Callee	tcg_gen_add_i64		4243314	0					
ANR	4244519	Identifier	tcg_gen_add_i64		4243314	0					
ANR	4244520	ArgumentList	t2		4243314	1					
ANR	4244521	Argument	t2		4243314	0					
ANR	4244522	Identifier	t2		4243314	0					
ANR	4244523	Argument	t2		4243314	1					
ANR	4244524	Identifier	t2		4243314	0					
ANR	4244525	Argument	t3		4243314	2					
ANR	4244526	Identifier	t3		4243314	0					
ANR	4244527	ExpressionStatement	tcg_temp_free_i64 ( t3 )	379:12:6012:6033	4243314	11	True				
ANR	4244528	CallExpression	tcg_temp_free_i64 ( t3 )		4243314	0					
ANR	4244529	Callee	tcg_temp_free_i64		4243314	0					
ANR	4244530	Identifier	tcg_temp_free_i64		4243314	0					
ANR	4244531	ArgumentList	t3		4243314	1					
ANR	4244532	Argument	t3		4243314	0					
ANR	4244533	Identifier	t3		4243314	0					
ANR	4244534	ExpressionStatement	"tcg_gen_trunc_i64_tl ( t0 , t2 )"	381:12:6048:6076	4243314	12	True				
ANR	4244535	CallExpression	"tcg_gen_trunc_i64_tl ( t0 , t2 )"		4243314	0					
ANR	4244536	Callee	tcg_gen_trunc_i64_tl		4243314	0					
ANR	4244537	Identifier	tcg_gen_trunc_i64_tl		4243314	0					
ANR	4244538	ArgumentList	t0		4243314	1					
ANR	4244539	Argument	t0		4243314	0					
ANR	4244540	Identifier	t0		4243314	0					
ANR	4244541	Argument	t2		4243314	1					
ANR	4244542	Identifier	t2		4243314	0					
ANR	4244543	ExpressionStatement	"tcg_gen_shri_i64 ( t2 , t2 , 32 )"	383:12:6091:6119	4243314	13	True				
ANR	4244544	CallExpression	"tcg_gen_shri_i64 ( t2 , t2 , 32 )"		4243314	0					
ANR	4244545	Callee	tcg_gen_shri_i64		4243314	0					
ANR	4244546	Identifier	tcg_gen_shri_i64		4243314	0					
ANR	4244547	ArgumentList	t2		4243314	1					
ANR	4244548	Argument	t2		4243314	0					
ANR	4244549	Identifier	t2		4243314	0					
ANR	4244550	Argument	t2		4243314	1					
ANR	4244551	Identifier	t2		4243314	0					
ANR	4244552	Argument	32		4243314	2					
ANR	4244553	PrimaryExpression	32		4243314	0					
ANR	4244554	ExpressionStatement	"tcg_gen_trunc_i64_tl ( t1 , t2 )"	385:12:6134:6162	4243314	14	True				
ANR	4244555	CallExpression	"tcg_gen_trunc_i64_tl ( t1 , t2 )"		4243314	0					
ANR	4244556	Callee	tcg_gen_trunc_i64_tl		4243314	0					
ANR	4244557	Identifier	tcg_gen_trunc_i64_tl		4243314	0					
ANR	4244558	ArgumentList	t1		4243314	1					
ANR	4244559	Argument	t1		4243314	0					
ANR	4244560	Identifier	t1		4243314	0					
ANR	4244561	Argument	t2		4243314	1					
ANR	4244562	Identifier	t2		4243314	0					
ANR	4244563	ExpressionStatement	tcg_temp_free_i64 ( t2 )	387:12:6177:6198	4243314	15	True				
ANR	4244564	CallExpression	tcg_temp_free_i64 ( t2 )		4243314	0					
ANR	4244565	Callee	tcg_temp_free_i64		4243314	0					
ANR	4244566	Identifier	tcg_temp_free_i64		4243314	0					
ANR	4244567	ArgumentList	t2		4243314	1					
ANR	4244568	Argument	t2		4243314	0					
ANR	4244569	Identifier	t2		4243314	0					
ANR	4244570	ExpressionStatement	"tcg_gen_ext32s_tl ( cpu_LO [ acc ] , t0 )"	389:12:6213:6247	4243314	16	True				
ANR	4244571	CallExpression	"tcg_gen_ext32s_tl ( cpu_LO [ acc ] , t0 )"		4243314	0					
ANR	4244572	Callee	tcg_gen_ext32s_tl		4243314	0					
ANR	4244573	Identifier	tcg_gen_ext32s_tl		4243314	0					
ANR	4244574	ArgumentList	cpu_LO [ acc ]		4243314	1					
ANR	4244575	Argument	cpu_LO [ acc ]		4243314	0					
ANR	4244576	ArrayIndexing	cpu_LO [ acc ]		4243314	0					
ANR	4244577	Identifier	cpu_LO		4243314	0					
ANR	4244578	Identifier	acc		4243314	1					
ANR	4244579	Argument	t0		4243314	1					
ANR	4244580	Identifier	t0		4243314	0					
ANR	4244581	ExpressionStatement	"tcg_gen_ext32s_tl ( cpu_HI [ acc ] , t1 )"	391:12:6262:6296	4243314	17	True				
ANR	4244582	CallExpression	"tcg_gen_ext32s_tl ( cpu_HI [ acc ] , t1 )"		4243314	0					
ANR	4244583	Callee	tcg_gen_ext32s_tl		4243314	0					
ANR	4244584	Identifier	tcg_gen_ext32s_tl		4243314	0					
ANR	4244585	ArgumentList	cpu_HI [ acc ]		4243314	1					
ANR	4244586	Argument	cpu_HI [ acc ]		4243314	0					
ANR	4244587	ArrayIndexing	cpu_HI [ acc ]		4243314	0					
ANR	4244588	Identifier	cpu_HI		4243314	0					
ANR	4244589	Identifier	acc		4243314	1					
ANR	4244590	Argument	t1		4243314	1					
ANR	4244591	Identifier	t1		4243314	0					
ANR	4244592	ExpressionStatement	"opn = ""maddu"""	395:8:6318:6331	4243314	38	True				
ANR	4244593	AssignmentExpression	"opn = ""maddu"""		4243314	0		=			
ANR	4244594	Identifier	opn		4243314	0					
ANR	4244595	PrimaryExpression	"""maddu"""		4243314	1					
ANR	4244596	BreakStatement	break ;	397:8:6342:6347	4243314	39	True				
ANR	4244597	Label	case OPC_MSUB :	399:4:6354:6367	4243314	40	True				
ANR	4244598	Identifier	OPC_MSUB		4243314	0					
ANR	4244599	CompoundStatement		401:12:6340:6372	4243314	41					
ANR	4244600	IdentifierDeclStatement	TCGv_i64 t2 = tcg_temp_new_i64 ( ) ;	403:12:6393:6425	4243314	0	True				
ANR	4244601	IdentifierDecl	t2 = tcg_temp_new_i64 ( )		4243314	0					
ANR	4244602	IdentifierDeclType	TCGv_i64		4243314	0					
ANR	4244603	Identifier	t2		4243314	1					
ANR	4244604	AssignmentExpression	t2 = tcg_temp_new_i64 ( )		4243314	2		=			
ANR	4244605	Identifier	t2		4243314	0					
ANR	4244606	CallExpression	tcg_temp_new_i64 ( )		4243314	1					
ANR	4244607	Callee	tcg_temp_new_i64		4243314	0					
ANR	4244608	Identifier	tcg_temp_new_i64		4243314	0					
ANR	4244609	ArgumentList			4243314	1					
ANR	4244610	IdentifierDeclStatement	TCGv_i64 t3 = tcg_temp_new_i64 ( ) ;	405:12:6440:6472	4243314	1	True				
ANR	4244611	IdentifierDecl	t3 = tcg_temp_new_i64 ( )		4243314	0					
ANR	4244612	IdentifierDeclType	TCGv_i64		4243314	0					
ANR	4244613	Identifier	t3		4243314	1					
ANR	4244614	AssignmentExpression	t3 = tcg_temp_new_i64 ( )		4243314	2		=			
ANR	4244615	Identifier	t3		4243314	0					
ANR	4244616	CallExpression	tcg_temp_new_i64 ( )		4243314	1					
ANR	4244617	Callee	tcg_temp_new_i64		4243314	0					
ANR	4244618	Identifier	tcg_temp_new_i64		4243314	0					
ANR	4244619	ArgumentList			4243314	1					
ANR	4244620	ExpressionStatement	acc = ( ( ctx -> opcode ) >> 11 ) & 0x03	407:12:6487:6521	4243314	2	True				
ANR	4244621	AssignmentExpression	acc = ( ( ctx -> opcode ) >> 11 ) & 0x03		4243314	0		=			
ANR	4244622	Identifier	acc		4243314	0					
ANR	4244623	BitAndExpression	( ( ctx -> opcode ) >> 11 ) & 0x03		4243314	1		&			
ANR	4244624	ShiftExpression	( ctx -> opcode ) >> 11		4243314	0		>>			
ANR	4244625	PtrMemberAccess	ctx -> opcode		4243314	0					
ANR	4244626	Identifier	ctx		4243314	0					
ANR	4244627	Identifier	opcode		4243314	1					
ANR	4244628	PrimaryExpression	11		4243314	1					
ANR	4244629	PrimaryExpression	0x03		4243314	1					
ANR	4244630	IfStatement	if ( acc != 0 )		4243314	3					
ANR	4244631	Condition	acc != 0	409:16:6540:6547	4243314	0	True				
ANR	4244632	EqualityExpression	acc != 0		4243314	0		!=			
ANR	4244633	Identifier	acc		4243314	0					
ANR	4244634	PrimaryExpression	0		4243314	1					
ANR	4244635	CompoundStatement		405:26:6450:6450	4243314	1					
ANR	4244636	ExpressionStatement	check_dsp ( ctx )	411:16:6569:6583	4243314	0	True				
ANR	4244637	CallExpression	check_dsp ( ctx )		4243314	0					
ANR	4244638	Callee	check_dsp		4243314	0					
ANR	4244639	Identifier	check_dsp		4243314	0					
ANR	4244640	ArgumentList	ctx		4243314	1					
ANR	4244641	Argument	ctx		4243314	0					
ANR	4244642	Identifier	ctx		4243314	0					
ANR	4244643	ExpressionStatement	"tcg_gen_ext_tl_i64 ( t2 , t0 )"	417:12:6615:6641	4243314	4	True				
ANR	4244644	CallExpression	"tcg_gen_ext_tl_i64 ( t2 , t0 )"		4243314	0					
ANR	4244645	Callee	tcg_gen_ext_tl_i64		4243314	0					
ANR	4244646	Identifier	tcg_gen_ext_tl_i64		4243314	0					
ANR	4244647	ArgumentList	t2		4243314	1					
ANR	4244648	Argument	t2		4243314	0					
ANR	4244649	Identifier	t2		4243314	0					
ANR	4244650	Argument	t0		4243314	1					
ANR	4244651	Identifier	t0		4243314	0					
ANR	4244652	ExpressionStatement	"tcg_gen_ext_tl_i64 ( t3 , t1 )"	419:12:6656:6682	4243314	5	True				
ANR	4244653	CallExpression	"tcg_gen_ext_tl_i64 ( t3 , t1 )"		4243314	0					
ANR	4244654	Callee	tcg_gen_ext_tl_i64		4243314	0					
ANR	4244655	Identifier	tcg_gen_ext_tl_i64		4243314	0					
ANR	4244656	ArgumentList	t3		4243314	1					
ANR	4244657	Argument	t3		4243314	0					
ANR	4244658	Identifier	t3		4243314	0					
ANR	4244659	Argument	t1		4243314	1					
ANR	4244660	Identifier	t1		4243314	0					
ANR	4244661	ExpressionStatement	"tcg_gen_mul_i64 ( t2 , t2 , t3 )"	421:12:6697:6724	4243314	6	True				
ANR	4244662	CallExpression	"tcg_gen_mul_i64 ( t2 , t2 , t3 )"		4243314	0					
ANR	4244663	Callee	tcg_gen_mul_i64		4243314	0					
ANR	4244664	Identifier	tcg_gen_mul_i64		4243314	0					
ANR	4244665	ArgumentList	t2		4243314	1					
ANR	4244666	Argument	t2		4243314	0					
ANR	4244667	Identifier	t2		4243314	0					
ANR	4244668	Argument	t2		4243314	1					
ANR	4244669	Identifier	t2		4243314	0					
ANR	4244670	Argument	t3		4243314	2					
ANR	4244671	Identifier	t3		4243314	0					
ANR	4244672	ExpressionStatement	"tcg_gen_concat_tl_i64 ( t3 , cpu_LO [ acc ] , cpu_HI [ acc ] )"	423:12:6739:6790	4243314	7	True				
ANR	4244673	CallExpression	"tcg_gen_concat_tl_i64 ( t3 , cpu_LO [ acc ] , cpu_HI [ acc ] )"		4243314	0					
ANR	4244674	Callee	tcg_gen_concat_tl_i64		4243314	0					
ANR	4244675	Identifier	tcg_gen_concat_tl_i64		4243314	0					
ANR	4244676	ArgumentList	t3		4243314	1					
ANR	4244677	Argument	t3		4243314	0					
ANR	4244678	Identifier	t3		4243314	0					
ANR	4244679	Argument	cpu_LO [ acc ]		4243314	1					
ANR	4244680	ArrayIndexing	cpu_LO [ acc ]		4243314	0					
ANR	4244681	Identifier	cpu_LO		4243314	0					
ANR	4244682	Identifier	acc		4243314	1					
ANR	4244683	Argument	cpu_HI [ acc ]		4243314	2					
ANR	4244684	ArrayIndexing	cpu_HI [ acc ]		4243314	0					
ANR	4244685	Identifier	cpu_HI		4243314	0					
ANR	4244686	Identifier	acc		4243314	1					
ANR	4244687	ExpressionStatement	"tcg_gen_sub_i64 ( t2 , t3 , t2 )"	425:12:6805:6832	4243314	8	True				
ANR	4244688	CallExpression	"tcg_gen_sub_i64 ( t2 , t3 , t2 )"		4243314	0					
ANR	4244689	Callee	tcg_gen_sub_i64		4243314	0					
ANR	4244690	Identifier	tcg_gen_sub_i64		4243314	0					
ANR	4244691	ArgumentList	t2		4243314	1					
ANR	4244692	Argument	t2		4243314	0					
ANR	4244693	Identifier	t2		4243314	0					
ANR	4244694	Argument	t3		4243314	1					
ANR	4244695	Identifier	t3		4243314	0					
ANR	4244696	Argument	t2		4243314	2					
ANR	4244697	Identifier	t2		4243314	0					
ANR	4244698	ExpressionStatement	tcg_temp_free_i64 ( t3 )	427:12:6847:6868	4243314	9	True				
ANR	4244699	CallExpression	tcg_temp_free_i64 ( t3 )		4243314	0					
ANR	4244700	Callee	tcg_temp_free_i64		4243314	0					
ANR	4244701	Identifier	tcg_temp_free_i64		4243314	0					
ANR	4244702	ArgumentList	t3		4243314	1					
ANR	4244703	Argument	t3		4243314	0					
ANR	4244704	Identifier	t3		4243314	0					
ANR	4244705	ExpressionStatement	"tcg_gen_trunc_i64_tl ( t0 , t2 )"	429:12:6883:6911	4243314	10	True				
ANR	4244706	CallExpression	"tcg_gen_trunc_i64_tl ( t0 , t2 )"		4243314	0					
ANR	4244707	Callee	tcg_gen_trunc_i64_tl		4243314	0					
ANR	4244708	Identifier	tcg_gen_trunc_i64_tl		4243314	0					
ANR	4244709	ArgumentList	t0		4243314	1					
ANR	4244710	Argument	t0		4243314	0					
ANR	4244711	Identifier	t0		4243314	0					
ANR	4244712	Argument	t2		4243314	1					
ANR	4244713	Identifier	t2		4243314	0					
ANR	4244714	ExpressionStatement	"tcg_gen_shri_i64 ( t2 , t2 , 32 )"	431:12:6926:6954	4243314	11	True				
ANR	4244715	CallExpression	"tcg_gen_shri_i64 ( t2 , t2 , 32 )"		4243314	0					
ANR	4244716	Callee	tcg_gen_shri_i64		4243314	0					
ANR	4244717	Identifier	tcg_gen_shri_i64		4243314	0					
ANR	4244718	ArgumentList	t2		4243314	1					
ANR	4244719	Argument	t2		4243314	0					
ANR	4244720	Identifier	t2		4243314	0					
ANR	4244721	Argument	t2		4243314	1					
ANR	4244722	Identifier	t2		4243314	0					
ANR	4244723	Argument	32		4243314	2					
ANR	4244724	PrimaryExpression	32		4243314	0					
ANR	4244725	ExpressionStatement	"tcg_gen_trunc_i64_tl ( t1 , t2 )"	433:12:6969:6997	4243314	12	True				
ANR	4244726	CallExpression	"tcg_gen_trunc_i64_tl ( t1 , t2 )"		4243314	0					
ANR	4244727	Callee	tcg_gen_trunc_i64_tl		4243314	0					
ANR	4244728	Identifier	tcg_gen_trunc_i64_tl		4243314	0					
ANR	4244729	ArgumentList	t1		4243314	1					
ANR	4244730	Argument	t1		4243314	0					
ANR	4244731	Identifier	t1		4243314	0					
ANR	4244732	Argument	t2		4243314	1					
ANR	4244733	Identifier	t2		4243314	0					
ANR	4244734	ExpressionStatement	tcg_temp_free_i64 ( t2 )	435:12:7012:7033	4243314	13	True				
ANR	4244735	CallExpression	tcg_temp_free_i64 ( t2 )		4243314	0					
ANR	4244736	Callee	tcg_temp_free_i64		4243314	0					
ANR	4244737	Identifier	tcg_temp_free_i64		4243314	0					
ANR	4244738	ArgumentList	t2		4243314	1					
ANR	4244739	Argument	t2		4243314	0					
ANR	4244740	Identifier	t2		4243314	0					
ANR	4244741	ExpressionStatement	"tcg_gen_ext32s_tl ( cpu_LO [ acc ] , t0 )"	437:12:7048:7082	4243314	14	True				
ANR	4244742	CallExpression	"tcg_gen_ext32s_tl ( cpu_LO [ acc ] , t0 )"		4243314	0					
ANR	4244743	Callee	tcg_gen_ext32s_tl		4243314	0					
ANR	4244744	Identifier	tcg_gen_ext32s_tl		4243314	0					
ANR	4244745	ArgumentList	cpu_LO [ acc ]		4243314	1					
ANR	4244746	Argument	cpu_LO [ acc ]		4243314	0					
ANR	4244747	ArrayIndexing	cpu_LO [ acc ]		4243314	0					
ANR	4244748	Identifier	cpu_LO		4243314	0					
ANR	4244749	Identifier	acc		4243314	1					
ANR	4244750	Argument	t0		4243314	1					
ANR	4244751	Identifier	t0		4243314	0					
ANR	4244752	ExpressionStatement	"tcg_gen_ext32s_tl ( cpu_HI [ acc ] , t1 )"	439:12:7097:7131	4243314	15	True				
ANR	4244753	CallExpression	"tcg_gen_ext32s_tl ( cpu_HI [ acc ] , t1 )"		4243314	0					
ANR	4244754	Callee	tcg_gen_ext32s_tl		4243314	0					
ANR	4244755	Identifier	tcg_gen_ext32s_tl		4243314	0					
ANR	4244756	ArgumentList	cpu_HI [ acc ]		4243314	1					
ANR	4244757	Argument	cpu_HI [ acc ]		4243314	0					
ANR	4244758	ArrayIndexing	cpu_HI [ acc ]		4243314	0					
ANR	4244759	Identifier	cpu_HI		4243314	0					
ANR	4244760	Identifier	acc		4243314	1					
ANR	4244761	Argument	t1		4243314	1					
ANR	4244762	Identifier	t1		4243314	0					
ANR	4244763	ExpressionStatement	"opn = ""msub"""	443:8:7153:7165	4243314	42	True				
ANR	4244764	AssignmentExpression	"opn = ""msub"""		4243314	0		=			
ANR	4244765	Identifier	opn		4243314	0					
ANR	4244766	PrimaryExpression	"""msub"""		4243314	1					
ANR	4244767	BreakStatement	break ;	445:8:7176:7181	4243314	43	True				
ANR	4244768	Label	case OPC_MSUBU :	447:4:7188:7202	4243314	44	True				
ANR	4244769	Identifier	OPC_MSUBU		4243314	0					
ANR	4244770	CompoundStatement		449:12:7175:7207	4243314	45					
ANR	4244771	IdentifierDeclStatement	TCGv_i64 t2 = tcg_temp_new_i64 ( ) ;	451:12:7228:7260	4243314	0	True				
ANR	4244772	IdentifierDecl	t2 = tcg_temp_new_i64 ( )		4243314	0					
ANR	4244773	IdentifierDeclType	TCGv_i64		4243314	0					
ANR	4244774	Identifier	t2		4243314	1					
ANR	4244775	AssignmentExpression	t2 = tcg_temp_new_i64 ( )		4243314	2		=			
ANR	4244776	Identifier	t2		4243314	0					
ANR	4244777	CallExpression	tcg_temp_new_i64 ( )		4243314	1					
ANR	4244778	Callee	tcg_temp_new_i64		4243314	0					
ANR	4244779	Identifier	tcg_temp_new_i64		4243314	0					
ANR	4244780	ArgumentList			4243314	1					
ANR	4244781	IdentifierDeclStatement	TCGv_i64 t3 = tcg_temp_new_i64 ( ) ;	453:12:7275:7307	4243314	1	True				
ANR	4244782	IdentifierDecl	t3 = tcg_temp_new_i64 ( )		4243314	0					
ANR	4244783	IdentifierDeclType	TCGv_i64		4243314	0					
ANR	4244784	Identifier	t3		4243314	1					
ANR	4244785	AssignmentExpression	t3 = tcg_temp_new_i64 ( )		4243314	2		=			
ANR	4244786	Identifier	t3		4243314	0					
ANR	4244787	CallExpression	tcg_temp_new_i64 ( )		4243314	1					
ANR	4244788	Callee	tcg_temp_new_i64		4243314	0					
ANR	4244789	Identifier	tcg_temp_new_i64		4243314	0					
ANR	4244790	ArgumentList			4243314	1					
ANR	4244791	ExpressionStatement	acc = ( ( ctx -> opcode ) >> 11 ) & 0x03	455:12:7322:7356	4243314	2	True				
ANR	4244792	AssignmentExpression	acc = ( ( ctx -> opcode ) >> 11 ) & 0x03		4243314	0		=			
ANR	4244793	Identifier	acc		4243314	0					
ANR	4244794	BitAndExpression	( ( ctx -> opcode ) >> 11 ) & 0x03		4243314	1		&			
ANR	4244795	ShiftExpression	( ctx -> opcode ) >> 11		4243314	0		>>			
ANR	4244796	PtrMemberAccess	ctx -> opcode		4243314	0					
ANR	4244797	Identifier	ctx		4243314	0					
ANR	4244798	Identifier	opcode		4243314	1					
ANR	4244799	PrimaryExpression	11		4243314	1					
ANR	4244800	PrimaryExpression	0x03		4243314	1					
ANR	4244801	IfStatement	if ( acc != 0 )		4243314	3					
ANR	4244802	Condition	acc != 0	457:16:7375:7382	4243314	0	True				
ANR	4244803	EqualityExpression	acc != 0		4243314	0		!=			
ANR	4244804	Identifier	acc		4243314	0					
ANR	4244805	PrimaryExpression	0		4243314	1					
ANR	4244806	CompoundStatement		453:26:7285:7285	4243314	1					
ANR	4244807	ExpressionStatement	check_dsp ( ctx )	459:16:7404:7418	4243314	0	True				
ANR	4244808	CallExpression	check_dsp ( ctx )		4243314	0					
ANR	4244809	Callee	check_dsp		4243314	0					
ANR	4244810	Identifier	check_dsp		4243314	0					
ANR	4244811	ArgumentList	ctx		4243314	1					
ANR	4244812	Argument	ctx		4243314	0					
ANR	4244813	Identifier	ctx		4243314	0					
ANR	4244814	ExpressionStatement	"tcg_gen_ext32u_tl ( t0 , t0 )"	465:12:7450:7475	4243314	4	True				
ANR	4244815	CallExpression	"tcg_gen_ext32u_tl ( t0 , t0 )"		4243314	0					
ANR	4244816	Callee	tcg_gen_ext32u_tl		4243314	0					
ANR	4244817	Identifier	tcg_gen_ext32u_tl		4243314	0					
ANR	4244818	ArgumentList	t0		4243314	1					
ANR	4244819	Argument	t0		4243314	0					
ANR	4244820	Identifier	t0		4243314	0					
ANR	4244821	Argument	t0		4243314	1					
ANR	4244822	Identifier	t0		4243314	0					
ANR	4244823	ExpressionStatement	"tcg_gen_ext32u_tl ( t1 , t1 )"	467:12:7490:7515	4243314	5	True				
ANR	4244824	CallExpression	"tcg_gen_ext32u_tl ( t1 , t1 )"		4243314	0					
ANR	4244825	Callee	tcg_gen_ext32u_tl		4243314	0					
ANR	4244826	Identifier	tcg_gen_ext32u_tl		4243314	0					
ANR	4244827	ArgumentList	t1		4243314	1					
ANR	4244828	Argument	t1		4243314	0					
ANR	4244829	Identifier	t1		4243314	0					
ANR	4244830	Argument	t1		4243314	1					
ANR	4244831	Identifier	t1		4243314	0					
ANR	4244832	ExpressionStatement	"tcg_gen_extu_tl_i64 ( t2 , t0 )"	469:12:7530:7557	4243314	6	True				
ANR	4244833	CallExpression	"tcg_gen_extu_tl_i64 ( t2 , t0 )"		4243314	0					
ANR	4244834	Callee	tcg_gen_extu_tl_i64		4243314	0					
ANR	4244835	Identifier	tcg_gen_extu_tl_i64		4243314	0					
ANR	4244836	ArgumentList	t2		4243314	1					
ANR	4244837	Argument	t2		4243314	0					
ANR	4244838	Identifier	t2		4243314	0					
ANR	4244839	Argument	t0		4243314	1					
ANR	4244840	Identifier	t0		4243314	0					
ANR	4244841	ExpressionStatement	"tcg_gen_extu_tl_i64 ( t3 , t1 )"	471:12:7572:7599	4243314	7	True				
ANR	4244842	CallExpression	"tcg_gen_extu_tl_i64 ( t3 , t1 )"		4243314	0					
ANR	4244843	Callee	tcg_gen_extu_tl_i64		4243314	0					
ANR	4244844	Identifier	tcg_gen_extu_tl_i64		4243314	0					
ANR	4244845	ArgumentList	t3		4243314	1					
ANR	4244846	Argument	t3		4243314	0					
ANR	4244847	Identifier	t3		4243314	0					
ANR	4244848	Argument	t1		4243314	1					
ANR	4244849	Identifier	t1		4243314	0					
ANR	4244850	ExpressionStatement	"tcg_gen_mul_i64 ( t2 , t2 , t3 )"	473:12:7614:7641	4243314	8	True				
ANR	4244851	CallExpression	"tcg_gen_mul_i64 ( t2 , t2 , t3 )"		4243314	0					
ANR	4244852	Callee	tcg_gen_mul_i64		4243314	0					
ANR	4244853	Identifier	tcg_gen_mul_i64		4243314	0					
ANR	4244854	ArgumentList	t2		4243314	1					
ANR	4244855	Argument	t2		4243314	0					
ANR	4244856	Identifier	t2		4243314	0					
ANR	4244857	Argument	t2		4243314	1					
ANR	4244858	Identifier	t2		4243314	0					
ANR	4244859	Argument	t3		4243314	2					
ANR	4244860	Identifier	t3		4243314	0					
ANR	4244861	ExpressionStatement	"tcg_gen_concat_tl_i64 ( t3 , cpu_LO [ acc ] , cpu_HI [ acc ] )"	475:12:7656:7707	4243314	9	True				
ANR	4244862	CallExpression	"tcg_gen_concat_tl_i64 ( t3 , cpu_LO [ acc ] , cpu_HI [ acc ] )"		4243314	0					
ANR	4244863	Callee	tcg_gen_concat_tl_i64		4243314	0					
ANR	4244864	Identifier	tcg_gen_concat_tl_i64		4243314	0					
ANR	4244865	ArgumentList	t3		4243314	1					
ANR	4244866	Argument	t3		4243314	0					
ANR	4244867	Identifier	t3		4243314	0					
ANR	4244868	Argument	cpu_LO [ acc ]		4243314	1					
ANR	4244869	ArrayIndexing	cpu_LO [ acc ]		4243314	0					
ANR	4244870	Identifier	cpu_LO		4243314	0					
ANR	4244871	Identifier	acc		4243314	1					
ANR	4244872	Argument	cpu_HI [ acc ]		4243314	2					
ANR	4244873	ArrayIndexing	cpu_HI [ acc ]		4243314	0					
ANR	4244874	Identifier	cpu_HI		4243314	0					
ANR	4244875	Identifier	acc		4243314	1					
ANR	4244876	ExpressionStatement	"tcg_gen_sub_i64 ( t2 , t3 , t2 )"	477:12:7722:7749	4243314	10	True				
ANR	4244877	CallExpression	"tcg_gen_sub_i64 ( t2 , t3 , t2 )"		4243314	0					
ANR	4244878	Callee	tcg_gen_sub_i64		4243314	0					
ANR	4244879	Identifier	tcg_gen_sub_i64		4243314	0					
ANR	4244880	ArgumentList	t2		4243314	1					
ANR	4244881	Argument	t2		4243314	0					
ANR	4244882	Identifier	t2		4243314	0					
ANR	4244883	Argument	t3		4243314	1					
ANR	4244884	Identifier	t3		4243314	0					
ANR	4244885	Argument	t2		4243314	2					
ANR	4244886	Identifier	t2		4243314	0					
ANR	4244887	ExpressionStatement	tcg_temp_free_i64 ( t3 )	479:12:7764:7785	4243314	11	True				
ANR	4244888	CallExpression	tcg_temp_free_i64 ( t3 )		4243314	0					
ANR	4244889	Callee	tcg_temp_free_i64		4243314	0					
ANR	4244890	Identifier	tcg_temp_free_i64		4243314	0					
ANR	4244891	ArgumentList	t3		4243314	1					
ANR	4244892	Argument	t3		4243314	0					
ANR	4244893	Identifier	t3		4243314	0					
ANR	4244894	ExpressionStatement	"tcg_gen_trunc_i64_tl ( t0 , t2 )"	481:12:7800:7828	4243314	12	True				
ANR	4244895	CallExpression	"tcg_gen_trunc_i64_tl ( t0 , t2 )"		4243314	0					
ANR	4244896	Callee	tcg_gen_trunc_i64_tl		4243314	0					
ANR	4244897	Identifier	tcg_gen_trunc_i64_tl		4243314	0					
ANR	4244898	ArgumentList	t0		4243314	1					
ANR	4244899	Argument	t0		4243314	0					
ANR	4244900	Identifier	t0		4243314	0					
ANR	4244901	Argument	t2		4243314	1					
ANR	4244902	Identifier	t2		4243314	0					
ANR	4244903	ExpressionStatement	"tcg_gen_shri_i64 ( t2 , t2 , 32 )"	483:12:7843:7871	4243314	13	True				
ANR	4244904	CallExpression	"tcg_gen_shri_i64 ( t2 , t2 , 32 )"		4243314	0					
ANR	4244905	Callee	tcg_gen_shri_i64		4243314	0					
ANR	4244906	Identifier	tcg_gen_shri_i64		4243314	0					
ANR	4244907	ArgumentList	t2		4243314	1					
ANR	4244908	Argument	t2		4243314	0					
ANR	4244909	Identifier	t2		4243314	0					
ANR	4244910	Argument	t2		4243314	1					
ANR	4244911	Identifier	t2		4243314	0					
ANR	4244912	Argument	32		4243314	2					
ANR	4244913	PrimaryExpression	32		4243314	0					
ANR	4244914	ExpressionStatement	"tcg_gen_trunc_i64_tl ( t1 , t2 )"	485:12:7886:7914	4243314	14	True				
ANR	4244915	CallExpression	"tcg_gen_trunc_i64_tl ( t1 , t2 )"		4243314	0					
ANR	4244916	Callee	tcg_gen_trunc_i64_tl		4243314	0					
ANR	4244917	Identifier	tcg_gen_trunc_i64_tl		4243314	0					
ANR	4244918	ArgumentList	t1		4243314	1					
ANR	4244919	Argument	t1		4243314	0					
ANR	4244920	Identifier	t1		4243314	0					
ANR	4244921	Argument	t2		4243314	1					
ANR	4244922	Identifier	t2		4243314	0					
ANR	4244923	ExpressionStatement	tcg_temp_free_i64 ( t2 )	487:12:7929:7950	4243314	15	True				
ANR	4244924	CallExpression	tcg_temp_free_i64 ( t2 )		4243314	0					
ANR	4244925	Callee	tcg_temp_free_i64		4243314	0					
ANR	4244926	Identifier	tcg_temp_free_i64		4243314	0					
ANR	4244927	ArgumentList	t2		4243314	1					
ANR	4244928	Argument	t2		4243314	0					
ANR	4244929	Identifier	t2		4243314	0					
ANR	4244930	ExpressionStatement	"tcg_gen_ext32s_tl ( cpu_LO [ acc ] , t0 )"	489:12:7965:7999	4243314	16	True				
ANR	4244931	CallExpression	"tcg_gen_ext32s_tl ( cpu_LO [ acc ] , t0 )"		4243314	0					
ANR	4244932	Callee	tcg_gen_ext32s_tl		4243314	0					
ANR	4244933	Identifier	tcg_gen_ext32s_tl		4243314	0					
ANR	4244934	ArgumentList	cpu_LO [ acc ]		4243314	1					
ANR	4244935	Argument	cpu_LO [ acc ]		4243314	0					
ANR	4244936	ArrayIndexing	cpu_LO [ acc ]		4243314	0					
ANR	4244937	Identifier	cpu_LO		4243314	0					
ANR	4244938	Identifier	acc		4243314	1					
ANR	4244939	Argument	t0		4243314	1					
ANR	4244940	Identifier	t0		4243314	0					
ANR	4244941	ExpressionStatement	"tcg_gen_ext32s_tl ( cpu_HI [ acc ] , t1 )"	491:12:8014:8048	4243314	17	True				
ANR	4244942	CallExpression	"tcg_gen_ext32s_tl ( cpu_HI [ acc ] , t1 )"		4243314	0					
ANR	4244943	Callee	tcg_gen_ext32s_tl		4243314	0					
ANR	4244944	Identifier	tcg_gen_ext32s_tl		4243314	0					
ANR	4244945	ArgumentList	cpu_HI [ acc ]		4243314	1					
ANR	4244946	Argument	cpu_HI [ acc ]		4243314	0					
ANR	4244947	ArrayIndexing	cpu_HI [ acc ]		4243314	0					
ANR	4244948	Identifier	cpu_HI		4243314	0					
ANR	4244949	Identifier	acc		4243314	1					
ANR	4244950	Argument	t1		4243314	1					
ANR	4244951	Identifier	t1		4243314	0					
ANR	4244952	ExpressionStatement	"opn = ""msubu"""	495:8:8070:8083	4243314	46	True				
ANR	4244953	AssignmentExpression	"opn = ""msubu"""		4243314	0		=			
ANR	4244954	Identifier	opn		4243314	0					
ANR	4244955	PrimaryExpression	"""msubu"""		4243314	1					
ANR	4244956	BreakStatement	break ;	497:8:8094:8099	4243314	47	True				
ANR	4244957	Label	default :	499:4:8106:8113	4243314	48	True				
ANR	4244958	Identifier	default		4243314	0					
ANR	4244959	ExpressionStatement	MIPS_INVAL ( opn )	501:8:8124:8139	4243314	49	True				
ANR	4244960	CallExpression	MIPS_INVAL ( opn )		4243314	0					
ANR	4244961	Callee	MIPS_INVAL		4243314	0					
ANR	4244962	Identifier	MIPS_INVAL		4243314	0					
ANR	4244963	ArgumentList	opn		4243314	1					
ANR	4244964	Argument	opn		4243314	0					
ANR	4244965	Identifier	opn		4243314	0					
ANR	4244966	ExpressionStatement	"generate_exception ( ctx , EXCP_RI )"	503:8:8150:8182	4243314	50	True				
ANR	4244967	CallExpression	"generate_exception ( ctx , EXCP_RI )"		4243314	0					
ANR	4244968	Callee	generate_exception		4243314	0					
ANR	4244969	Identifier	generate_exception		4243314	0					
ANR	4244970	ArgumentList	ctx		4243314	1					
ANR	4244971	Argument	ctx		4243314	0					
ANR	4244972	Identifier	ctx		4243314	0					
ANR	4244973	Argument	EXCP_RI		4243314	1					
ANR	4244974	Identifier	EXCP_RI		4243314	0					
ANR	4244975	GotoStatement	goto out ;	505:8:8193:8201	4243314	51	True				
ANR	4244976	Identifier	out		4243314	0					
ANR	4244977	ExpressionStatement	( void ) opn	509:4:8215:8224	4243314	7	True				
ANR	4244978	CastExpression	( void ) opn		4243314	0					
ANR	4244979	CastTarget	void		4243314	0					
ANR	4244980	Identifier	opn		4243314	1					
ANR	4244981	ExpressionStatement	"MIPS_DEBUG ( ""%s %s %s"" , opn , regnames [ rs ] , regnames [ rt ] )"	511:4:8262:8317	4243314	8	True				
ANR	4244982	CallExpression	"MIPS_DEBUG ( ""%s %s %s"" , opn , regnames [ rs ] , regnames [ rt ] )"		4243314	0					
ANR	4244983	Callee	MIPS_DEBUG		4243314	0					
ANR	4244984	Identifier	MIPS_DEBUG		4243314	0					
ANR	4244985	ArgumentList	"""%s %s %s"""		4243314	1					
ANR	4244986	Argument	"""%s %s %s"""		4243314	0					
ANR	4244987	PrimaryExpression	"""%s %s %s"""		4243314	0					
ANR	4244988	Argument	opn		4243314	1					
ANR	4244989	Identifier	opn		4243314	0					
ANR	4244990	Argument	regnames [ rs ]		4243314	2					
ANR	4244991	ArrayIndexing	regnames [ rs ]		4243314	0					
ANR	4244992	Identifier	regnames		4243314	0					
ANR	4244993	Identifier	rs		4243314	1					
ANR	4244994	Argument	regnames [ rt ]		4243314	3					
ANR	4244995	ArrayIndexing	regnames [ rt ]		4243314	0					
ANR	4244996	Identifier	regnames		4243314	0					
ANR	4244997	Identifier	rt		4243314	1					
ANR	4244998	Label	out :	513:1:8321:8324	4243314	9	True				
ANR	4244999	Identifier	out		4243314	0					
ANR	4245000	ExpressionStatement	tcg_temp_free ( t0 )	515:4:8331:8348	4243314	10	True				
ANR	4245001	CallExpression	tcg_temp_free ( t0 )		4243314	0					
ANR	4245002	Callee	tcg_temp_free		4243314	0					
ANR	4245003	Identifier	tcg_temp_free		4243314	0					
ANR	4245004	ArgumentList	t0		4243314	1					
ANR	4245005	Argument	t0		4243314	0					
ANR	4245006	Identifier	t0		4243314	0					
ANR	4245007	ExpressionStatement	tcg_temp_free ( t1 )	517:4:8355:8372	4243314	11	True				
ANR	4245008	CallExpression	tcg_temp_free ( t1 )		4243314	0					
ANR	4245009	Callee	tcg_temp_free		4243314	0					
ANR	4245010	Identifier	tcg_temp_free		4243314	0					
ANR	4245011	ArgumentList	t1		4243314	1					
ANR	4245012	Argument	t1		4243314	0					
ANR	4245013	Identifier	t1		4243314	0					
ANR	4245014	ReturnType	static void		4243314	1					
ANR	4245015	Identifier	gen_muldiv		4243314	2					
ANR	4245016	ParameterList	"DisasContext * ctx , uint32_t opc , int rs , int rt"		4243314	3					
ANR	4245017	Parameter	DisasContext * ctx	1:24:24:40	4243314	0	True				
ANR	4245018	ParameterType	DisasContext *		4243314	0					
ANR	4245019	Identifier	ctx		4243314	1					
ANR	4245020	Parameter	uint32_t opc	1:43:43:54	4243314	1	True				
ANR	4245021	ParameterType	uint32_t		4243314	0					
ANR	4245022	Identifier	opc		4243314	1					
ANR	4245023	Parameter	int rs	3:24:82:87	4243314	2	True				
ANR	4245024	ParameterType	int		4243314	0					
ANR	4245025	Identifier	rs		4243314	1					
ANR	4245026	Parameter	int rt	3:32:90:95	4243314	3	True				
ANR	4245027	ParameterType	int		4243314	0					
ANR	4245028	Identifier	rt		4243314	1					
ANR	4245029	CFGEntryNode	ENTRY		4243314		True				
ANR	4245030	CFGExitNode	EXIT		4243314		True				
ANR	4245031	Symbol	acc		4243314						
ANR	4245032	Symbol	rs		4243314						
ANR	4245033	Symbol	rt		4243314						
ANR	4245034	Symbol	ctx -> opcode		4243314						
ANR	4245035	Symbol	l1		4243314						
ANR	4245036	Symbol	l2		4243314						
ANR	4245037	Symbol	INT_MIN		4243314						
ANR	4245038	Symbol	tcg_temp_local_new		4243314						
ANR	4245039	Symbol	cpu_env		4243314						
ANR	4245040	Symbol	* acc		4243314						
ANR	4245041	Symbol	* regnames		4243314						
ANR	4245042	Symbol	opc		4243314						
ANR	4245043	Symbol	TCG_COND_NE		4243314						
ANR	4245044	Symbol	* rs		4243314						
ANR	4245045	Symbol	ctx		4243314						
ANR	4245046	Symbol	* cpu_HI		4243314						
ANR	4245047	Symbol	cpu_HI		4243314						
ANR	4245048	Symbol	tcg_temp_new_i64		4243314						
ANR	4245049	Symbol	tcg_temp_new		4243314						
ANR	4245050	Symbol	cpu_LO		4243314						
ANR	4245051	Symbol	TCG_COND_EQ		4243314						
ANR	4245052	Symbol	* rt		4243314						
ANR	4245053	Symbol	opn		4243314						
ANR	4245054	Symbol	* ctx		4243314						
ANR	4245055	Symbol	regnames		4243314						
ANR	4245056	Symbol	gen_new_label		4243314						
ANR	4245057	Symbol	EXCP_RI		4243314						
ANR	4245058	Symbol	* cpu_LO		4243314						
ANR	4245059	Symbol	t0		4243314						
ANR	4245060	Symbol	t1		4243314						
ANR	4245061	Symbol	t2		4243314						
ANR	4245062	Symbol	t3		4243314						
