<?xml version="1.0"?>
<EmbeddedProjectSample xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance" xmlns:xsd="http://www.w3.org/2001/XMLSchema">
	<Name>USB Communications Device</Name>
	<Description>A basic virtual COM port (VCP) example using the ST's USB device library.</Description>
	<MCUFilterRegex>STM32F4.*</MCUFilterRegex>
	<ConfigurableProperties>
	<PropertyGroups>
	<PropertyGroup>
	  <Properties>
		<PropertyEntry xsi:type="Integral">
		  <Name>PLL VCO Division Factor</Name>
		  <UniqueID>com.sysprogs.examples.stm32.PLLM</UniqueID>
		  <Description>Division factor for PLL VCO input clock</Description>
		  <DefaultValue>8</DefaultValue>
		  <MinValue>0</MinValue>
		  <MaxValue>63</MaxValue>
		</PropertyEntry>
		<PropertyEntry xsi:type="Integral">
		  <Name>PLL VCO Multiplication Factor</Name>
		  <UniqueID>com.sysprogs.examples.stm32.PLLN</UniqueID>
		  <Description>Multiplication factor for PLL VCO output clock</Description>
		  <DefaultValue>336</DefaultValue>
		  <MinValue>192</MinValue>
		  <MaxValue>432</MaxValue>
		</PropertyEntry>
		<PropertyEntry xsi:type="Enumerated">
		  <Name>PLL Division factor for main system clock</Name>
		  <UniqueID>com.sysprogs.examples.stm32.PLLP</UniqueID>
		  <Description>Division factor for main system clock (SYSCLK)</Description>
		  <SuggestionList>
			<Suggestion><InternalValue>RCC_PLLP_DIV2</InternalValue><UserFriendlyName>2</UserFriendlyName></Suggestion>
			<Suggestion><InternalValue>RCC_PLLP_DIV4</InternalValue><UserFriendlyName>4</UserFriendlyName></Suggestion>
			<Suggestion><InternalValue>RCC_PLLP_DIV6</InternalValue><UserFriendlyName>6</UserFriendlyName></Suggestion>
			<Suggestion><InternalValue>RCC_PLLP_DIV8</InternalValue><UserFriendlyName>8</UserFriendlyName></Suggestion>
		  </SuggestionList>
		  <DefaultEntryIndex>0</DefaultEntryIndex>
		  <AllowFreeEntry>false</AllowFreeEntry>
		</PropertyEntry>
		<PropertyEntry xsi:type="Integral">
		  <Name>PLL Division Factor for USB clock</Name>
		  <UniqueID>com.sysprogs.examples.stm32.PLLQ</UniqueID>
		  <Description>Division factor for OTG FS, SDIO and RNG clocks</Description>
		  <DefaultValue>7</DefaultValue>
		  <MinValue>4</MinValue>
		  <MaxValue>15</MaxValue>
		</PropertyEntry>
	  </Properties>
	  <CollapsedByDefault>false</CollapsedByDefault>
	</PropertyGroup>
	</PropertyGroups>
	</ConfigurableProperties>
	<RequiredFrameworks>
		<string>com.sysprogs.arm.stm32.hal</string>
		<string>com.sysprogs.arm.stm32.ll</string>
		<string>com.sysprogs.arm.stm32.usbdev</string>
	</RequiredFrameworks>
	<DoNotUpgradeCToCpp>true</DoNotUpgradeCToCpp>
</EmbeddedProjectSample>