

================================================================
== Vivado HLS Report for 'conv2d'
================================================================
* Date:           Wed Dec  4 21:22:01 2024

* Version:        2018.1 (Build 2188600 on Wed Apr 04 19:04:02 MDT 2018)
* Project:        conv2d
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      8.70|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |  322|  322|  322|  322|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------+-----+-----+----------+-----------+-----------+------+----------+
        |                  |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name    | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------+-----+-----+----------+-----------+-----------+------+----------+
        |- Row             |  321|  321|       107|          -|          -|     3|    no    |
        | + Col            |  105|  105|        35|          -|          -|     3|    no    |
        |  ++ Product      |   33|   33|        11|          -|          -|     3|    no    |
        |   +++ Product.1  |    9|    9|         3|          -|          -|     3|    no    |
        +------------------+-----+-----+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 7
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!exitcond3)
3 --> 
	4  / (!exitcond2)
	2  / (exitcond2)
4 --> 
	5  / (!exitcond1)
	3  / (exitcond1)
5 --> 
	6  / (!exitcond)
	4  / (exitcond)
6 --> 
	7  / true
7 --> 
	5  / true

* FSM state operations: 

 <State 1> : 1.77ns
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([25 x i8]* %a) nounwind, !map !7"
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([9 x i8]* %b) nounwind, !map !13"
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([9 x i16]* %res) nounwind, !map !19"
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([7 x i8]* @conv2d_str) nounwind"
ST_1 : Operation 12 [1/1] (1.76ns)   --->   "br label %1" [conv2d.cpp:11]

 <State 2> : 1.77ns
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%i = phi i2 [ 0, %0 ], [ %i_1, %11 ]"
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%i_cast = zext i2 %i to i3" [conv2d.cpp:11]
ST_2 : Operation 15 [1/1] (0.95ns)   --->   "%exitcond3 = icmp eq i2 %i, -1" [conv2d.cpp:11]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind"
ST_2 : Operation 17 [1/1] (1.56ns)   --->   "%i_1 = add i2 %i, 1" [conv2d.cpp:11]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "br i1 %exitcond3, label %12, label %2" [conv2d.cpp:11]
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([4 x i8]* @p_str) nounwind" [conv2d.cpp:11]
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%tmp_1 = call i32 (...)* @_ssdm_op_SpecRegionBegin([4 x i8]* @p_str) nounwind" [conv2d.cpp:11]
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%tmp_cast = zext i2 %i to i5" [conv2d.cpp:11]
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%tmp_2 = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %i, i2 0)" [conv2d.cpp:11]
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%p_shl_cast = zext i4 %tmp_2 to i5" [conv2d.cpp:15]
ST_2 : Operation 24 [1/1] (1.73ns)   --->   "%tmp_5 = sub i5 %p_shl_cast, %tmp_cast" [conv2d.cpp:15]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 25 [1/1] (1.76ns)   --->   "br label %3" [conv2d.cpp:13]
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "ret void" [conv2d.cpp:23]

 <State 3> : 4.10ns
ST_3 : Operation 27 [1/1] (0.00ns)   --->   "%j = phi i2 [ 0, %2 ], [ %j_1, %10 ]"
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "%j_cast = zext i2 %j to i3" [conv2d.cpp:13]
ST_3 : Operation 29 [1/1] (0.95ns)   --->   "%exitcond2 = icmp eq i2 %j, -1" [conv2d.cpp:13]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "%empty_2 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind"
ST_3 : Operation 31 [1/1] (1.56ns)   --->   "%j_1 = add i2 %j, 1" [conv2d.cpp:13]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "br i1 %exitcond2, label %11, label %4" [conv2d.cpp:13]
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([4 x i8]* @p_str1) nounwind" [conv2d.cpp:13]
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%tmp_6 = call i32 (...)* @_ssdm_op_SpecRegionBegin([4 x i8]* @p_str1) nounwind" [conv2d.cpp:13]
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%tmp_2_cast = zext i2 %j to i5" [conv2d.cpp:15]
ST_3 : Operation 36 [1/1] (1.78ns)   --->   "%tmp_9 = add i5 %tmp_5, %tmp_2_cast" [conv2d.cpp:15]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%tmp_16_cast = sext i5 %tmp_9 to i64" [conv2d.cpp:15]
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%res_addr = getelementptr [9 x i16]* %res, i64 0, i64 %tmp_16_cast" [conv2d.cpp:15]
ST_3 : Operation 39 [1/1] (2.32ns)   --->   "store i16 0, i16* %res_addr, align 2" [conv2d.cpp:15]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 9> <RAM>
ST_3 : Operation 40 [1/1] (1.76ns)   --->   "br label %5" [conv2d.cpp:16]
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "%empty_7 = call i32 (...)* @_ssdm_op_SpecRegionEnd([4 x i8]* @p_str, i32 %tmp_1) nounwind" [conv2d.cpp:22]
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "br label %1" [conv2d.cpp:11]

 <State 4> : 3.34ns
ST_4 : Operation 43 [1/1] (0.00ns)   --->   "%ki = phi i2 [ 0, %4 ], [ %ki_1, %9 ]"
ST_4 : Operation 44 [1/1] (0.00ns)   --->   "%ki_cast = zext i2 %ki to i3" [conv2d.cpp:16]
ST_4 : Operation 45 [1/1] (0.95ns)   --->   "%exitcond1 = icmp eq i2 %ki, -1" [conv2d.cpp:16]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 46 [1/1] (0.00ns)   --->   "%empty_3 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind"
ST_4 : Operation 47 [1/1] (1.56ns)   --->   "%ki_1 = add i2 %ki, 1" [conv2d.cpp:16]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 48 [1/1] (0.00ns)   --->   "br i1 %exitcond1, label %10, label %6" [conv2d.cpp:16]
ST_4 : Operation 49 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([8 x i8]* @p_str2) nounwind" [conv2d.cpp:16]
ST_4 : Operation 50 [1/1] (0.00ns)   --->   "%tmp_11 = call i32 (...)* @_ssdm_op_SpecRegionBegin([8 x i8]* @p_str2) nounwind" [conv2d.cpp:16]
ST_4 : Operation 51 [1/1] (1.56ns)   --->   "%tmp_4 = add i3 %ki_cast, %i_cast" [conv2d.cpp:18]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 52 [1/1] (0.00ns)   --->   "%tmp_5_cast = zext i3 %tmp_4 to i6" [conv2d.cpp:18]
ST_4 : Operation 53 [1/1] (0.00ns)   --->   "%tmp_12 = call i5 @_ssdm_op_BitConcatenate.i5.i3.i2(i3 %tmp_4, i2 0)" [conv2d.cpp:18]
ST_4 : Operation 54 [1/1] (0.00ns)   --->   "%p_shl2_cast = zext i5 %tmp_12 to i6" [conv2d.cpp:18]
ST_4 : Operation 55 [1/1] (1.78ns)   --->   "%tmp_13 = add i6 %tmp_5_cast, %p_shl2_cast" [conv2d.cpp:18]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 56 [1/1] (0.00ns)   --->   "%tmp_6_cast = zext i2 %ki to i5" [conv2d.cpp:16]
ST_4 : Operation 57 [1/1] (0.00ns)   --->   "%tmp_14 = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %ki, i2 0)" [conv2d.cpp:16]
ST_4 : Operation 58 [1/1] (0.00ns)   --->   "%p_shl1_cast = zext i4 %tmp_14 to i5" [conv2d.cpp:18]
ST_4 : Operation 59 [1/1] (1.73ns)   --->   "%tmp_15 = sub i5 %p_shl1_cast, %tmp_6_cast" [conv2d.cpp:18]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 60 [1/1] (1.76ns)   --->   "br label %7" [conv2d.cpp:17]
ST_4 : Operation 61 [1/1] (0.00ns)   --->   "%empty_6 = call i32 (...)* @_ssdm_op_SpecRegionEnd([4 x i8]* @p_str1, i32 %tmp_6) nounwind" [conv2d.cpp:21]
ST_4 : Operation 62 [1/1] (0.00ns)   --->   "br label %3" [conv2d.cpp:13]

 <State 5> : 5.71ns
ST_5 : Operation 63 [1/1] (0.00ns)   --->   "%kj = phi i2 [ 0, %6 ], [ %kj_1, %8 ]"
ST_5 : Operation 64 [1/1] (0.00ns)   --->   "%kj_cast = zext i2 %kj to i3" [conv2d.cpp:17]
ST_5 : Operation 65 [1/1] (0.95ns)   --->   "%exitcond = icmp eq i2 %kj, -1" [conv2d.cpp:17]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 66 [1/1] (0.00ns)   --->   "%empty_4 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind"
ST_5 : Operation 67 [1/1] (1.56ns)   --->   "%kj_1 = add i2 %kj, 1" [conv2d.cpp:17]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 68 [1/1] (0.00ns)   --->   "br i1 %exitcond, label %9, label %8" [conv2d.cpp:17]
ST_5 : Operation 69 [1/1] (1.56ns)   --->   "%tmp_8 = add i3 %kj_cast, %j_cast" [conv2d.cpp:18]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 70 [1/1] (0.00ns)   --->   "%tmp_9_cast = zext i3 %tmp_8 to i6" [conv2d.cpp:18]
ST_5 : Operation 71 [1/1] (1.82ns)   --->   "%tmp_16 = add i6 %tmp_13, %tmp_9_cast" [conv2d.cpp:18]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 72 [1/1] (0.00ns)   --->   "%tmp_21_cast = zext i6 %tmp_16 to i64" [conv2d.cpp:18]
ST_5 : Operation 73 [1/1] (0.00ns)   --->   "%a_addr = getelementptr [25 x i8]* %a, i64 0, i64 %tmp_21_cast" [conv2d.cpp:18]
ST_5 : Operation 74 [2/2] (2.32ns)   --->   "%a_load = load i8* %a_addr, align 1" [conv2d.cpp:18]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 9> <RAM>
ST_5 : Operation 75 [1/1] (0.00ns)   --->   "%tmp_1_cast = zext i2 %kj to i5" [conv2d.cpp:18]
ST_5 : Operation 76 [1/1] (1.78ns)   --->   "%tmp_17 = add i5 %tmp_15, %tmp_1_cast" [conv2d.cpp:18]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 77 [1/1] (0.00ns)   --->   "%tmp_22_cast = sext i5 %tmp_17 to i64" [conv2d.cpp:18]
ST_5 : Operation 78 [1/1] (0.00ns)   --->   "%b_addr = getelementptr [9 x i8]* %b, i64 0, i64 %tmp_22_cast" [conv2d.cpp:18]
ST_5 : Operation 79 [2/2] (2.32ns)   --->   "%b_load = load i8* %b_addr, align 1" [conv2d.cpp:18]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 9> <RAM>
ST_5 : Operation 80 [1/1] (0.00ns)   --->   "%empty_5 = call i32 (...)* @_ssdm_op_SpecRegionEnd([8 x i8]* @p_str2, i32 %tmp_11) nounwind" [conv2d.cpp:20]
ST_5 : Operation 81 [1/1] (0.00ns)   --->   "br label %5" [conv2d.cpp:16]

 <State 6> : 2.32ns
ST_6 : Operation 82 [1/2] (2.32ns)   --->   "%a_load = load i8* %a_addr, align 1" [conv2d.cpp:18]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 9> <RAM>
ST_6 : Operation 83 [1/2] (2.32ns)   --->   "%b_load = load i8* %b_addr, align 1" [conv2d.cpp:18]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 9> <RAM>
ST_6 : Operation 84 [2/2] (2.32ns)   --->   "%res_load = load i16* %res_addr, align 2" [conv2d.cpp:18]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 9> <RAM>

 <State 7> : 8.70ns
ST_7 : Operation 85 [1/1] (0.00ns)   --->   "%tmp_s = sext i8 %a_load to i16" [conv2d.cpp:18]
ST_7 : Operation 86 [1/1] (0.00ns)   --->   "%tmp_3 = sext i8 %b_load to i16" [conv2d.cpp:18]
ST_7 : Operation 87 [1/1] (3.36ns)   --->   "%tmp_7 = mul i16 %tmp_3, %tmp_s" [conv2d.cpp:18]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 88 [1/2] (2.32ns)   --->   "%res_load = load i16* %res_addr, align 2" [conv2d.cpp:18]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 9> <RAM>
ST_7 : Operation 89 [1/1] (3.02ns)   --->   "%tmp_10 = add i16 %tmp_7, %res_load" [conv2d.cpp:18]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 90 [1/1] (2.32ns)   --->   "store i16 %tmp_10, i16* %res_addr, align 2" [conv2d.cpp:18]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 9> <RAM>
ST_7 : Operation 91 [1/1] (0.00ns)   --->   "br label %7" [conv2d.cpp:17]


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ a]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ b]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ res]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
StgValue_8  (specbitsmap      ) [ 00000000]
StgValue_9  (specbitsmap      ) [ 00000000]
StgValue_10 (specbitsmap      ) [ 00000000]
StgValue_11 (spectopmodule    ) [ 00000000]
StgValue_12 (br               ) [ 01111111]
i           (phi              ) [ 00100000]
i_cast      (zext             ) [ 00011111]
exitcond3   (icmp             ) [ 00111111]
empty       (speclooptripcount) [ 00000000]
i_1         (add              ) [ 01111111]
StgValue_18 (br               ) [ 00000000]
StgValue_19 (specloopname     ) [ 00000000]
tmp_1       (specregionbegin  ) [ 00011111]
tmp_cast    (zext             ) [ 00000000]
tmp_2       (bitconcatenate   ) [ 00000000]
p_shl_cast  (zext             ) [ 00000000]
tmp_5       (sub              ) [ 00011111]
StgValue_25 (br               ) [ 00111111]
StgValue_26 (ret              ) [ 00000000]
j           (phi              ) [ 00010000]
j_cast      (zext             ) [ 00001111]
exitcond2   (icmp             ) [ 00111111]
empty_2     (speclooptripcount) [ 00000000]
j_1         (add              ) [ 00111111]
StgValue_32 (br               ) [ 00000000]
StgValue_33 (specloopname     ) [ 00000000]
tmp_6       (specregionbegin  ) [ 00001111]
tmp_2_cast  (zext             ) [ 00000000]
tmp_9       (add              ) [ 00000000]
tmp_16_cast (sext             ) [ 00000000]
res_addr    (getelementptr    ) [ 00001111]
StgValue_39 (store            ) [ 00000000]
StgValue_40 (br               ) [ 00111111]
empty_7     (specregionend    ) [ 00000000]
StgValue_42 (br               ) [ 01111111]
ki          (phi              ) [ 00001000]
ki_cast     (zext             ) [ 00000000]
exitcond1   (icmp             ) [ 00111111]
empty_3     (speclooptripcount) [ 00000000]
ki_1        (add              ) [ 00111111]
StgValue_48 (br               ) [ 00000000]
StgValue_49 (specloopname     ) [ 00000000]
tmp_11      (specregionbegin  ) [ 00000111]
tmp_4       (add              ) [ 00000000]
tmp_5_cast  (zext             ) [ 00000000]
tmp_12      (bitconcatenate   ) [ 00000000]
p_shl2_cast (zext             ) [ 00000000]
tmp_13      (add              ) [ 00000111]
tmp_6_cast  (zext             ) [ 00000000]
tmp_14      (bitconcatenate   ) [ 00000000]
p_shl1_cast (zext             ) [ 00000000]
tmp_15      (sub              ) [ 00000111]
StgValue_60 (br               ) [ 00111111]
empty_6     (specregionend    ) [ 00000000]
StgValue_62 (br               ) [ 00111111]
kj          (phi              ) [ 00000100]
kj_cast     (zext             ) [ 00000000]
exitcond    (icmp             ) [ 00111111]
empty_4     (speclooptripcount) [ 00000000]
kj_1        (add              ) [ 00111111]
StgValue_68 (br               ) [ 00000000]
tmp_8       (add              ) [ 00000000]
tmp_9_cast  (zext             ) [ 00000000]
tmp_16      (add              ) [ 00000000]
tmp_21_cast (zext             ) [ 00000000]
a_addr      (getelementptr    ) [ 00000010]
tmp_1_cast  (zext             ) [ 00000000]
tmp_17      (add              ) [ 00000000]
tmp_22_cast (sext             ) [ 00000000]
b_addr      (getelementptr    ) [ 00000010]
empty_5     (specregionend    ) [ 00000000]
StgValue_81 (br               ) [ 00111111]
a_load      (load             ) [ 00000001]
b_load      (load             ) [ 00000001]
tmp_s       (sext             ) [ 00000000]
tmp_3       (sext             ) [ 00000000]
tmp_7       (mul              ) [ 00000000]
res_load    (load             ) [ 00000000]
tmp_10      (add              ) [ 00000000]
StgValue_90 (store            ) [ 00000000]
StgValue_91 (br               ) [ 00111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="a">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="a"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="b">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="b"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="res">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv2d_str"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i4.i2.i2"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i5.i3.i2"/></StgValue>
</bind>
</comp>

<comp id="42" class="1004" name="res_addr_gep_fu_42">
<pin_list>
<pin id="43" dir="0" index="0" bw="16" slack="0"/>
<pin id="44" dir="0" index="1" bw="1" slack="0"/>
<pin id="45" dir="0" index="2" bw="5" slack="0"/>
<pin id="46" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="res_addr/3 "/>
</bind>
</comp>

<comp id="49" class="1004" name="grp_access_fu_49">
<pin_list>
<pin id="50" dir="0" index="0" bw="4" slack="0"/>
<pin id="51" dir="0" index="1" bw="16" slack="0"/>
<pin id="52" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="StgValue_39/3 res_load/6 StgValue_90/7 "/>
</bind>
</comp>

<comp id="55" class="1004" name="a_addr_gep_fu_55">
<pin_list>
<pin id="56" dir="0" index="0" bw="8" slack="0"/>
<pin id="57" dir="0" index="1" bw="1" slack="0"/>
<pin id="58" dir="0" index="2" bw="6" slack="0"/>
<pin id="59" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="a_addr/5 "/>
</bind>
</comp>

<comp id="62" class="1004" name="grp_access_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="5" slack="0"/>
<pin id="64" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="65" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="a_load/5 "/>
</bind>
</comp>

<comp id="67" class="1004" name="b_addr_gep_fu_67">
<pin_list>
<pin id="68" dir="0" index="0" bw="8" slack="0"/>
<pin id="69" dir="0" index="1" bw="1" slack="0"/>
<pin id="70" dir="0" index="2" bw="5" slack="0"/>
<pin id="71" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="b_addr/5 "/>
</bind>
</comp>

<comp id="74" class="1004" name="grp_access_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="4" slack="0"/>
<pin id="76" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="77" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="b_load/5 "/>
</bind>
</comp>

<comp id="79" class="1005" name="i_reg_79">
<pin_list>
<pin id="80" dir="0" index="0" bw="2" slack="1"/>
<pin id="81" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="83" class="1004" name="i_phi_fu_83">
<pin_list>
<pin id="84" dir="0" index="0" bw="1" slack="1"/>
<pin id="85" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="86" dir="0" index="2" bw="2" slack="0"/>
<pin id="87" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="88" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="90" class="1005" name="j_reg_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="2" slack="1"/>
<pin id="92" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="j (phireg) "/>
</bind>
</comp>

<comp id="94" class="1004" name="j_phi_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="1" slack="1"/>
<pin id="96" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="97" dir="0" index="2" bw="2" slack="0"/>
<pin id="98" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="99" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j/3 "/>
</bind>
</comp>

<comp id="101" class="1005" name="ki_reg_101">
<pin_list>
<pin id="102" dir="0" index="0" bw="2" slack="1"/>
<pin id="103" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="ki (phireg) "/>
</bind>
</comp>

<comp id="105" class="1004" name="ki_phi_fu_105">
<pin_list>
<pin id="106" dir="0" index="0" bw="1" slack="1"/>
<pin id="107" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="108" dir="0" index="2" bw="2" slack="0"/>
<pin id="109" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="110" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="ki/4 "/>
</bind>
</comp>

<comp id="112" class="1005" name="kj_reg_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="2" slack="1"/>
<pin id="114" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="kj (phireg) "/>
</bind>
</comp>

<comp id="116" class="1004" name="kj_phi_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="1" slack="1"/>
<pin id="118" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="119" dir="0" index="2" bw="2" slack="0"/>
<pin id="120" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="121" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="kj/5 "/>
</bind>
</comp>

<comp id="123" class="1004" name="i_cast_fu_123">
<pin_list>
<pin id="124" dir="0" index="0" bw="2" slack="0"/>
<pin id="125" dir="1" index="1" bw="3" slack="2"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="i_cast/2 "/>
</bind>
</comp>

<comp id="127" class="1004" name="exitcond3_fu_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="2" slack="0"/>
<pin id="129" dir="0" index="1" bw="1" slack="0"/>
<pin id="130" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond3/2 "/>
</bind>
</comp>

<comp id="133" class="1004" name="i_1_fu_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="2" slack="0"/>
<pin id="135" dir="0" index="1" bw="1" slack="0"/>
<pin id="136" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_1/2 "/>
</bind>
</comp>

<comp id="139" class="1004" name="tmp_cast_fu_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="2" slack="0"/>
<pin id="141" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_cast/2 "/>
</bind>
</comp>

<comp id="143" class="1004" name="tmp_2_fu_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="4" slack="0"/>
<pin id="145" dir="0" index="1" bw="2" slack="0"/>
<pin id="146" dir="0" index="2" bw="1" slack="0"/>
<pin id="147" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_2/2 "/>
</bind>
</comp>

<comp id="151" class="1004" name="p_shl_cast_fu_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="4" slack="0"/>
<pin id="153" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl_cast/2 "/>
</bind>
</comp>

<comp id="155" class="1004" name="tmp_5_fu_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="4" slack="0"/>
<pin id="157" dir="0" index="1" bw="2" slack="0"/>
<pin id="158" dir="1" index="2" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_5/2 "/>
</bind>
</comp>

<comp id="161" class="1004" name="j_cast_fu_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="2" slack="0"/>
<pin id="163" dir="1" index="1" bw="3" slack="2"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="j_cast/3 "/>
</bind>
</comp>

<comp id="165" class="1004" name="exitcond2_fu_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="2" slack="0"/>
<pin id="167" dir="0" index="1" bw="1" slack="0"/>
<pin id="168" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond2/3 "/>
</bind>
</comp>

<comp id="171" class="1004" name="j_1_fu_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="2" slack="0"/>
<pin id="173" dir="0" index="1" bw="1" slack="0"/>
<pin id="174" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_1/3 "/>
</bind>
</comp>

<comp id="177" class="1004" name="tmp_2_cast_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="2" slack="0"/>
<pin id="179" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_2_cast/3 "/>
</bind>
</comp>

<comp id="181" class="1004" name="tmp_9_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="5" slack="1"/>
<pin id="183" dir="0" index="1" bw="2" slack="0"/>
<pin id="184" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_9/3 "/>
</bind>
</comp>

<comp id="186" class="1004" name="tmp_16_cast_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="5" slack="0"/>
<pin id="188" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_16_cast/3 "/>
</bind>
</comp>

<comp id="191" class="1004" name="ki_cast_fu_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="2" slack="0"/>
<pin id="193" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="ki_cast/4 "/>
</bind>
</comp>

<comp id="195" class="1004" name="exitcond1_fu_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="2" slack="0"/>
<pin id="197" dir="0" index="1" bw="1" slack="0"/>
<pin id="198" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond1/4 "/>
</bind>
</comp>

<comp id="201" class="1004" name="ki_1_fu_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="2" slack="0"/>
<pin id="203" dir="0" index="1" bw="1" slack="0"/>
<pin id="204" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ki_1/4 "/>
</bind>
</comp>

<comp id="207" class="1004" name="tmp_4_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="2" slack="0"/>
<pin id="209" dir="0" index="1" bw="2" slack="2"/>
<pin id="210" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_4/4 "/>
</bind>
</comp>

<comp id="212" class="1004" name="tmp_5_cast_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="3" slack="0"/>
<pin id="214" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_5_cast/4 "/>
</bind>
</comp>

<comp id="216" class="1004" name="tmp_12_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="5" slack="0"/>
<pin id="218" dir="0" index="1" bw="3" slack="0"/>
<pin id="219" dir="0" index="2" bw="1" slack="0"/>
<pin id="220" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_12/4 "/>
</bind>
</comp>

<comp id="224" class="1004" name="p_shl2_cast_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="5" slack="0"/>
<pin id="226" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl2_cast/4 "/>
</bind>
</comp>

<comp id="228" class="1004" name="tmp_13_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="3" slack="0"/>
<pin id="230" dir="0" index="1" bw="5" slack="0"/>
<pin id="231" dir="1" index="2" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_13/4 "/>
</bind>
</comp>

<comp id="234" class="1004" name="tmp_6_cast_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="2" slack="0"/>
<pin id="236" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_6_cast/4 "/>
</bind>
</comp>

<comp id="238" class="1004" name="tmp_14_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="4" slack="0"/>
<pin id="240" dir="0" index="1" bw="2" slack="0"/>
<pin id="241" dir="0" index="2" bw="1" slack="0"/>
<pin id="242" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_14/4 "/>
</bind>
</comp>

<comp id="246" class="1004" name="p_shl1_cast_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="4" slack="0"/>
<pin id="248" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl1_cast/4 "/>
</bind>
</comp>

<comp id="250" class="1004" name="tmp_15_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="4" slack="0"/>
<pin id="252" dir="0" index="1" bw="2" slack="0"/>
<pin id="253" dir="1" index="2" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_15/4 "/>
</bind>
</comp>

<comp id="256" class="1004" name="kj_cast_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="2" slack="0"/>
<pin id="258" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="kj_cast/5 "/>
</bind>
</comp>

<comp id="260" class="1004" name="exitcond_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="2" slack="0"/>
<pin id="262" dir="0" index="1" bw="1" slack="0"/>
<pin id="263" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond/5 "/>
</bind>
</comp>

<comp id="266" class="1004" name="kj_1_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="2" slack="0"/>
<pin id="268" dir="0" index="1" bw="1" slack="0"/>
<pin id="269" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="kj_1/5 "/>
</bind>
</comp>

<comp id="272" class="1004" name="tmp_8_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="2" slack="0"/>
<pin id="274" dir="0" index="1" bw="2" slack="2"/>
<pin id="275" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_8/5 "/>
</bind>
</comp>

<comp id="277" class="1004" name="tmp_9_cast_fu_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="3" slack="0"/>
<pin id="279" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_9_cast/5 "/>
</bind>
</comp>

<comp id="281" class="1004" name="tmp_16_fu_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="6" slack="1"/>
<pin id="283" dir="0" index="1" bw="3" slack="0"/>
<pin id="284" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_16/5 "/>
</bind>
</comp>

<comp id="286" class="1004" name="tmp_21_cast_fu_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="6" slack="0"/>
<pin id="288" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_21_cast/5 "/>
</bind>
</comp>

<comp id="291" class="1004" name="tmp_1_cast_fu_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="2" slack="0"/>
<pin id="293" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_1_cast/5 "/>
</bind>
</comp>

<comp id="295" class="1004" name="tmp_17_fu_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="5" slack="1"/>
<pin id="297" dir="0" index="1" bw="2" slack="0"/>
<pin id="298" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_17/5 "/>
</bind>
</comp>

<comp id="300" class="1004" name="tmp_22_cast_fu_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="5" slack="0"/>
<pin id="302" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_22_cast/5 "/>
</bind>
</comp>

<comp id="305" class="1004" name="tmp_s_fu_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="8" slack="1"/>
<pin id="307" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_s/7 "/>
</bind>
</comp>

<comp id="308" class="1004" name="tmp_3_fu_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="8" slack="1"/>
<pin id="310" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_3/7 "/>
</bind>
</comp>

<comp id="311" class="1007" name="grp_fu_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="8" slack="0"/>
<pin id="313" dir="0" index="1" bw="8" slack="0"/>
<pin id="314" dir="0" index="2" bw="16" slack="0"/>
<pin id="315" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="tmp_7/7 tmp_10/7 "/>
</bind>
</comp>

<comp id="320" class="1005" name="i_cast_reg_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="3" slack="2"/>
<pin id="322" dir="1" index="1" bw="3" slack="2"/>
</pin_list>
<bind>
<opset="i_cast "/>
</bind>
</comp>

<comp id="328" class="1005" name="i_1_reg_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="2" slack="0"/>
<pin id="330" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="i_1 "/>
</bind>
</comp>

<comp id="333" class="1005" name="tmp_5_reg_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="5" slack="1"/>
<pin id="335" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="tmp_5 "/>
</bind>
</comp>

<comp id="338" class="1005" name="j_cast_reg_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="3" slack="2"/>
<pin id="340" dir="1" index="1" bw="3" slack="2"/>
</pin_list>
<bind>
<opset="j_cast "/>
</bind>
</comp>

<comp id="346" class="1005" name="j_1_reg_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="2" slack="0"/>
<pin id="348" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="j_1 "/>
</bind>
</comp>

<comp id="351" class="1005" name="res_addr_reg_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="4" slack="3"/>
<pin id="353" dir="1" index="1" bw="4" slack="3"/>
</pin_list>
<bind>
<opset="res_addr "/>
</bind>
</comp>

<comp id="359" class="1005" name="ki_1_reg_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="2" slack="0"/>
<pin id="361" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="ki_1 "/>
</bind>
</comp>

<comp id="364" class="1005" name="tmp_13_reg_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="6" slack="1"/>
<pin id="366" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="tmp_13 "/>
</bind>
</comp>

<comp id="369" class="1005" name="tmp_15_reg_369">
<pin_list>
<pin id="370" dir="0" index="0" bw="5" slack="1"/>
<pin id="371" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="tmp_15 "/>
</bind>
</comp>

<comp id="377" class="1005" name="kj_1_reg_377">
<pin_list>
<pin id="378" dir="0" index="0" bw="2" slack="0"/>
<pin id="379" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="kj_1 "/>
</bind>
</comp>

<comp id="382" class="1005" name="a_addr_reg_382">
<pin_list>
<pin id="383" dir="0" index="0" bw="5" slack="1"/>
<pin id="384" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="a_addr "/>
</bind>
</comp>

<comp id="387" class="1005" name="b_addr_reg_387">
<pin_list>
<pin id="388" dir="0" index="0" bw="4" slack="1"/>
<pin id="389" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="b_addr "/>
</bind>
</comp>

<comp id="392" class="1005" name="a_load_reg_392">
<pin_list>
<pin id="393" dir="0" index="0" bw="8" slack="1"/>
<pin id="394" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="a_load "/>
</bind>
</comp>

<comp id="397" class="1005" name="b_load_reg_397">
<pin_list>
<pin id="398" dir="0" index="0" bw="8" slack="1"/>
<pin id="399" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="b_load "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="47"><net_src comp="4" pin="0"/><net_sink comp="42" pin=0"/></net>

<net id="48"><net_src comp="32" pin="0"/><net_sink comp="42" pin=1"/></net>

<net id="53"><net_src comp="34" pin="0"/><net_sink comp="49" pin=1"/></net>

<net id="54"><net_src comp="42" pin="3"/><net_sink comp="49" pin=0"/></net>

<net id="60"><net_src comp="0" pin="0"/><net_sink comp="55" pin=0"/></net>

<net id="61"><net_src comp="32" pin="0"/><net_sink comp="55" pin=1"/></net>

<net id="66"><net_src comp="55" pin="3"/><net_sink comp="62" pin=0"/></net>

<net id="72"><net_src comp="2" pin="0"/><net_sink comp="67" pin=0"/></net>

<net id="73"><net_src comp="32" pin="0"/><net_sink comp="67" pin=1"/></net>

<net id="78"><net_src comp="67" pin="3"/><net_sink comp="74" pin=0"/></net>

<net id="82"><net_src comp="12" pin="0"/><net_sink comp="79" pin=0"/></net>

<net id="89"><net_src comp="79" pin="1"/><net_sink comp="83" pin=0"/></net>

<net id="93"><net_src comp="12" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="100"><net_src comp="90" pin="1"/><net_sink comp="94" pin=0"/></net>

<net id="104"><net_src comp="12" pin="0"/><net_sink comp="101" pin=0"/></net>

<net id="111"><net_src comp="101" pin="1"/><net_sink comp="105" pin=0"/></net>

<net id="115"><net_src comp="12" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="122"><net_src comp="112" pin="1"/><net_sink comp="116" pin=0"/></net>

<net id="126"><net_src comp="83" pin="4"/><net_sink comp="123" pin=0"/></net>

<net id="131"><net_src comp="83" pin="4"/><net_sink comp="127" pin=0"/></net>

<net id="132"><net_src comp="14" pin="0"/><net_sink comp="127" pin=1"/></net>

<net id="137"><net_src comp="83" pin="4"/><net_sink comp="133" pin=0"/></net>

<net id="138"><net_src comp="20" pin="0"/><net_sink comp="133" pin=1"/></net>

<net id="142"><net_src comp="83" pin="4"/><net_sink comp="139" pin=0"/></net>

<net id="148"><net_src comp="28" pin="0"/><net_sink comp="143" pin=0"/></net>

<net id="149"><net_src comp="83" pin="4"/><net_sink comp="143" pin=1"/></net>

<net id="150"><net_src comp="12" pin="0"/><net_sink comp="143" pin=2"/></net>

<net id="154"><net_src comp="143" pin="3"/><net_sink comp="151" pin=0"/></net>

<net id="159"><net_src comp="151" pin="1"/><net_sink comp="155" pin=0"/></net>

<net id="160"><net_src comp="139" pin="1"/><net_sink comp="155" pin=1"/></net>

<net id="164"><net_src comp="94" pin="4"/><net_sink comp="161" pin=0"/></net>

<net id="169"><net_src comp="94" pin="4"/><net_sink comp="165" pin=0"/></net>

<net id="170"><net_src comp="14" pin="0"/><net_sink comp="165" pin=1"/></net>

<net id="175"><net_src comp="94" pin="4"/><net_sink comp="171" pin=0"/></net>

<net id="176"><net_src comp="20" pin="0"/><net_sink comp="171" pin=1"/></net>

<net id="180"><net_src comp="94" pin="4"/><net_sink comp="177" pin=0"/></net>

<net id="185"><net_src comp="177" pin="1"/><net_sink comp="181" pin=1"/></net>

<net id="189"><net_src comp="181" pin="2"/><net_sink comp="186" pin=0"/></net>

<net id="190"><net_src comp="186" pin="1"/><net_sink comp="42" pin=2"/></net>

<net id="194"><net_src comp="105" pin="4"/><net_sink comp="191" pin=0"/></net>

<net id="199"><net_src comp="105" pin="4"/><net_sink comp="195" pin=0"/></net>

<net id="200"><net_src comp="14" pin="0"/><net_sink comp="195" pin=1"/></net>

<net id="205"><net_src comp="105" pin="4"/><net_sink comp="201" pin=0"/></net>

<net id="206"><net_src comp="20" pin="0"/><net_sink comp="201" pin=1"/></net>

<net id="211"><net_src comp="191" pin="1"/><net_sink comp="207" pin=0"/></net>

<net id="215"><net_src comp="207" pin="2"/><net_sink comp="212" pin=0"/></net>

<net id="221"><net_src comp="40" pin="0"/><net_sink comp="216" pin=0"/></net>

<net id="222"><net_src comp="207" pin="2"/><net_sink comp="216" pin=1"/></net>

<net id="223"><net_src comp="12" pin="0"/><net_sink comp="216" pin=2"/></net>

<net id="227"><net_src comp="216" pin="3"/><net_sink comp="224" pin=0"/></net>

<net id="232"><net_src comp="212" pin="1"/><net_sink comp="228" pin=0"/></net>

<net id="233"><net_src comp="224" pin="1"/><net_sink comp="228" pin=1"/></net>

<net id="237"><net_src comp="105" pin="4"/><net_sink comp="234" pin=0"/></net>

<net id="243"><net_src comp="28" pin="0"/><net_sink comp="238" pin=0"/></net>

<net id="244"><net_src comp="105" pin="4"/><net_sink comp="238" pin=1"/></net>

<net id="245"><net_src comp="12" pin="0"/><net_sink comp="238" pin=2"/></net>

<net id="249"><net_src comp="238" pin="3"/><net_sink comp="246" pin=0"/></net>

<net id="254"><net_src comp="246" pin="1"/><net_sink comp="250" pin=0"/></net>

<net id="255"><net_src comp="234" pin="1"/><net_sink comp="250" pin=1"/></net>

<net id="259"><net_src comp="116" pin="4"/><net_sink comp="256" pin=0"/></net>

<net id="264"><net_src comp="116" pin="4"/><net_sink comp="260" pin=0"/></net>

<net id="265"><net_src comp="14" pin="0"/><net_sink comp="260" pin=1"/></net>

<net id="270"><net_src comp="116" pin="4"/><net_sink comp="266" pin=0"/></net>

<net id="271"><net_src comp="20" pin="0"/><net_sink comp="266" pin=1"/></net>

<net id="276"><net_src comp="256" pin="1"/><net_sink comp="272" pin=0"/></net>

<net id="280"><net_src comp="272" pin="2"/><net_sink comp="277" pin=0"/></net>

<net id="285"><net_src comp="277" pin="1"/><net_sink comp="281" pin=1"/></net>

<net id="289"><net_src comp="281" pin="2"/><net_sink comp="286" pin=0"/></net>

<net id="290"><net_src comp="286" pin="1"/><net_sink comp="55" pin=2"/></net>

<net id="294"><net_src comp="116" pin="4"/><net_sink comp="291" pin=0"/></net>

<net id="299"><net_src comp="291" pin="1"/><net_sink comp="295" pin=1"/></net>

<net id="303"><net_src comp="295" pin="2"/><net_sink comp="300" pin=0"/></net>

<net id="304"><net_src comp="300" pin="1"/><net_sink comp="67" pin=2"/></net>

<net id="316"><net_src comp="308" pin="1"/><net_sink comp="311" pin=0"/></net>

<net id="317"><net_src comp="305" pin="1"/><net_sink comp="311" pin=1"/></net>

<net id="318"><net_src comp="49" pin="2"/><net_sink comp="311" pin=2"/></net>

<net id="319"><net_src comp="311" pin="3"/><net_sink comp="49" pin=1"/></net>

<net id="323"><net_src comp="123" pin="1"/><net_sink comp="320" pin=0"/></net>

<net id="324"><net_src comp="320" pin="1"/><net_sink comp="207" pin=1"/></net>

<net id="331"><net_src comp="133" pin="2"/><net_sink comp="328" pin=0"/></net>

<net id="332"><net_src comp="328" pin="1"/><net_sink comp="83" pin=2"/></net>

<net id="336"><net_src comp="155" pin="2"/><net_sink comp="333" pin=0"/></net>

<net id="337"><net_src comp="333" pin="1"/><net_sink comp="181" pin=0"/></net>

<net id="341"><net_src comp="161" pin="1"/><net_sink comp="338" pin=0"/></net>

<net id="342"><net_src comp="338" pin="1"/><net_sink comp="272" pin=1"/></net>

<net id="349"><net_src comp="171" pin="2"/><net_sink comp="346" pin=0"/></net>

<net id="350"><net_src comp="346" pin="1"/><net_sink comp="94" pin=2"/></net>

<net id="354"><net_src comp="42" pin="3"/><net_sink comp="351" pin=0"/></net>

<net id="355"><net_src comp="351" pin="1"/><net_sink comp="49" pin=0"/></net>

<net id="362"><net_src comp="201" pin="2"/><net_sink comp="359" pin=0"/></net>

<net id="363"><net_src comp="359" pin="1"/><net_sink comp="105" pin=2"/></net>

<net id="367"><net_src comp="228" pin="2"/><net_sink comp="364" pin=0"/></net>

<net id="368"><net_src comp="364" pin="1"/><net_sink comp="281" pin=0"/></net>

<net id="372"><net_src comp="250" pin="2"/><net_sink comp="369" pin=0"/></net>

<net id="373"><net_src comp="369" pin="1"/><net_sink comp="295" pin=0"/></net>

<net id="380"><net_src comp="266" pin="2"/><net_sink comp="377" pin=0"/></net>

<net id="381"><net_src comp="377" pin="1"/><net_sink comp="116" pin=2"/></net>

<net id="385"><net_src comp="55" pin="3"/><net_sink comp="382" pin=0"/></net>

<net id="386"><net_src comp="382" pin="1"/><net_sink comp="62" pin=0"/></net>

<net id="390"><net_src comp="67" pin="3"/><net_sink comp="387" pin=0"/></net>

<net id="391"><net_src comp="387" pin="1"/><net_sink comp="74" pin=0"/></net>

<net id="395"><net_src comp="62" pin="2"/><net_sink comp="392" pin=0"/></net>

<net id="396"><net_src comp="392" pin="1"/><net_sink comp="305" pin=0"/></net>

<net id="400"><net_src comp="74" pin="2"/><net_sink comp="397" pin=0"/></net>

<net id="401"><net_src comp="397" pin="1"/><net_sink comp="308" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: res | {3 7 }
 - Input state : 
	Port: conv2d : a | {5 6 }
	Port: conv2d : b | {5 6 }
	Port: conv2d : res | {6 7 }
  - Chain level:
	State 1
	State 2
		i_cast : 1
		exitcond3 : 1
		i_1 : 1
		StgValue_18 : 2
		tmp_cast : 1
		tmp_2 : 1
		p_shl_cast : 2
		tmp_5 : 3
	State 3
		j_cast : 1
		exitcond2 : 1
		j_1 : 1
		StgValue_32 : 2
		tmp_2_cast : 1
		tmp_9 : 2
		tmp_16_cast : 3
		res_addr : 4
		StgValue_39 : 5
	State 4
		ki_cast : 1
		exitcond1 : 1
		ki_1 : 1
		StgValue_48 : 2
		tmp_4 : 2
		tmp_5_cast : 3
		tmp_12 : 3
		p_shl2_cast : 4
		tmp_13 : 5
		tmp_6_cast : 1
		tmp_14 : 1
		p_shl1_cast : 2
		tmp_15 : 3
	State 5
		kj_cast : 1
		exitcond : 1
		kj_1 : 1
		StgValue_68 : 2
		tmp_8 : 2
		tmp_9_cast : 3
		tmp_16 : 4
		tmp_21_cast : 5
		a_addr : 6
		a_load : 7
		tmp_1_cast : 1
		tmp_17 : 2
		tmp_22_cast : 3
		b_addr : 4
		b_load : 5
	State 6
	State 7
		tmp_7 : 1
		tmp_10 : 2
		StgValue_90 : 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------|---------|---------|---------|
| Operation|   Functional Unit  |  DSP48E |    FF   |   LUT   |
|----------|--------------------|---------|---------|---------|
|          |     i_1_fu_133     |    0    |    0    |    10   |
|          |     j_1_fu_171     |    0    |    0    |    10   |
|          |    tmp_9_fu_181    |    0    |    0    |    15   |
|          |     ki_1_fu_201    |    0    |    0    |    10   |
|    add   |    tmp_4_fu_207    |    0    |    0    |    10   |
|          |    tmp_13_fu_228   |    0    |    0    |    15   |
|          |     kj_1_fu_266    |    0    |    0    |    10   |
|          |    tmp_8_fu_272    |    0    |    0    |    10   |
|          |    tmp_16_fu_281   |    0    |    0    |    15   |
|          |    tmp_17_fu_295   |    0    |    0    |    15   |
|----------|--------------------|---------|---------|---------|
|          |  exitcond3_fu_127  |    0    |    0    |    8    |
|   icmp   |  exitcond2_fu_165  |    0    |    0    |    8    |
|          |  exitcond1_fu_195  |    0    |    0    |    8    |
|          |   exitcond_fu_260  |    0    |    0    |    8    |
|----------|--------------------|---------|---------|---------|
|    sub   |    tmp_5_fu_155    |    0    |    0    |    13   |
|          |    tmp_15_fu_250   |    0    |    0    |    13   |
|----------|--------------------|---------|---------|---------|
|  muladd  |     grp_fu_311     |    1    |    0    |    0    |
|----------|--------------------|---------|---------|---------|
|          |    i_cast_fu_123   |    0    |    0    |    0    |
|          |   tmp_cast_fu_139  |    0    |    0    |    0    |
|          |  p_shl_cast_fu_151 |    0    |    0    |    0    |
|          |    j_cast_fu_161   |    0    |    0    |    0    |
|          |  tmp_2_cast_fu_177 |    0    |    0    |    0    |
|          |   ki_cast_fu_191   |    0    |    0    |    0    |
|   zext   |  tmp_5_cast_fu_212 |    0    |    0    |    0    |
|          | p_shl2_cast_fu_224 |    0    |    0    |    0    |
|          |  tmp_6_cast_fu_234 |    0    |    0    |    0    |
|          | p_shl1_cast_fu_246 |    0    |    0    |    0    |
|          |   kj_cast_fu_256   |    0    |    0    |    0    |
|          |  tmp_9_cast_fu_277 |    0    |    0    |    0    |
|          | tmp_21_cast_fu_286 |    0    |    0    |    0    |
|          |  tmp_1_cast_fu_291 |    0    |    0    |    0    |
|----------|--------------------|---------|---------|---------|
|          |    tmp_2_fu_143    |    0    |    0    |    0    |
|bitconcatenate|    tmp_12_fu_216   |    0    |    0    |    0    |
|          |    tmp_14_fu_238   |    0    |    0    |    0    |
|----------|--------------------|---------|---------|---------|
|          | tmp_16_cast_fu_186 |    0    |    0    |    0    |
|   sext   | tmp_22_cast_fu_300 |    0    |    0    |    0    |
|          |    tmp_s_fu_305    |    0    |    0    |    0    |
|          |    tmp_3_fu_308    |    0    |    0    |    0    |
|----------|--------------------|---------|---------|---------|
|   Total  |                    |    1    |    0    |   178   |
|----------|--------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+----------------+--------+
|                |   FF   |
+----------------+--------+
| a_addr_reg_382 |    5   |
| a_load_reg_392 |    8   |
| b_addr_reg_387 |    4   |
| b_load_reg_397 |    8   |
|   i_1_reg_328  |    2   |
| i_cast_reg_320 |    3   |
|    i_reg_79    |    2   |
|   j_1_reg_346  |    2   |
| j_cast_reg_338 |    3   |
|    j_reg_90    |    2   |
|  ki_1_reg_359  |    2   |
|   ki_reg_101   |    2   |
|  kj_1_reg_377  |    2   |
|   kj_reg_112   |    2   |
|res_addr_reg_351|    4   |
| tmp_13_reg_364 |    6   |
| tmp_15_reg_369 |    5   |
|  tmp_5_reg_333 |    5   |
+----------------+--------+
|      Total     |   67   |
+----------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_49 |  p0  |   2  |   4  |    8   ||    9    |
| grp_access_fu_49 |  p1  |   2  |  16  |   32   ||    9    |
| grp_access_fu_62 |  p0  |   2  |   5  |   10   ||    9    |
| grp_access_fu_74 |  p0  |   2  |   4  |    8   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   58   ||  7.076  ||    36   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    1   |    -   |    0   |   178  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    7   |    -   |   36   |
|  Register |    -   |    -   |   67   |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    1   |    7   |   67   |   214  |
+-----------+--------+--------+--------+--------+
