// Seed: 1214689100
`timescale 1ps / 1 ps
module module_0 (
    output logic id_0,
    input logic id_1,
    input logic id_2,
    input id_3
);
  logic id_4, id_5, id_6;
endmodule
