--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 3
-n 3 -fastpaths -xml dragonv5_main.twx dragonv5_main.ncd -o dragonv5_main.twr
dragonv5_main.pcf

Design file:              dragonv5_main.ncd
Physical constraint file: dragonv5_main.pcf
Device,package,speed:     xc6slx100,fgg676,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_OSC = PERIOD TIMEGRP "OSC" 8 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   5.340ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_OSC = PERIOD TIMEGRP "OSC" 8 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 2.660ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 2.670ns (Tdcmpw_CLKIN_100_150)
  Physical resource: dcm_gmii/dcm_sp_inst/CLKIN
  Logical resource: dcm_gmii/dcm_sp_inst/CLKIN
  Location pin: DCM_X0Y10.CLKIN
  Clock network: dcm_gmii/dcm_sp_inst_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 2.660ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 2.670ns (Tdcmpw_CLKIN_100_150)
  Physical resource: dcm_gmii/dcm_sp_inst/CLKIN
  Logical resource: dcm_gmii/dcm_sp_inst/CLKIN
  Location pin: DCM_X0Y10.CLKIN
  Clock network: dcm_gmii/dcm_sp_inst_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 4.430ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.570ns (280.112MHz) (Tdcmper_CLKIN)
  Physical resource: dcm_gmii/dcm_sp_inst/CLKIN
  Logical resource: dcm_gmii/dcm_sp_inst/CLKIN
  Location pin: DCM_X0Y10.CLKIN
  Clock network: dcm_gmii/dcm_sp_inst_ML_NEW_DIVCLK
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_AD9222_DCO = PERIOD TIMEGRP "AD9222_DCO" 5 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   0.925ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_AD9222_DCO = PERIOD TIMEGRP "AD9222_DCO" 5 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 4.075ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 0.925ns (1081.081MHz) (Tbufper_I)
  Physical resource: BUFIO2_ADC_TL/I
  Logical resource: BUFIO2_ADC_TL/I
  Location pin: BUFIO2_X2Y28.I
  Clock network: adc_dco_ibufout
--------------------------------------------------------------------------------
Slack: 4.075ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 0.925ns (1081.081MHz) (Tbufper_I)
  Physical resource: BUFIO2_ADC_TR/I
  Logical resource: BUFIO2_ADC_TR/I
  Location pin: BUFIO2_X4Y28.I
  Clock network: adc_dco_ibufout
--------------------------------------------------------------------------------
Slack: 4.075ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 0.925ns (1081.081MHz) (Tbufper_I)
  Physical resource: BUFIO2_ADC_INV_TL/I
  Logical resource: BUFIO2_ADC_INV_TL/I
  Location pin: BUFIO2_X2Y29.I
  Clock network: adc_dco_ibufout
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_BP_EXTCLK = PERIOD TIMEGRP "BP_EXTCLK" 100 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is  32.000ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_BP_EXTCLK = PERIOD TIMEGRP "BP_EXTCLK" 100 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 22.330ns (period - min period limit)
  Period: 25.000ns
  Min period limit: 2.670ns (374.532MHz) (Tdcmper_CLKFX)
  Physical resource: dcm_extclk/dcm_sp_inst/CLKFX
  Logical resource: dcm_extclk/dcm_sp_inst/CLKFX
  Location pin: DCM_X0Y1.CLKFX
  Clock network: dcm_extclk/clkfx
--------------------------------------------------------------------------------
Slack: 68.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 100.000ns
  Low pulse: 50.000ns
  Low pulse limit: 16.000ns (Tdcmpw_CLKIN_10_25)
  Physical resource: dcm_extclk/dcm_sp_inst/CLKIN
  Logical resource: dcm_extclk/dcm_sp_inst/CLKIN
  Location pin: DCM_X0Y1.CLKIN
  Clock network: dcm_extclk/dcm_sp_inst_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 68.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 100.000ns
  High pulse: 50.000ns
  High pulse limit: 16.000ns (Tdcmpw_CLKIN_10_25)
  Physical resource: dcm_extclk/dcm_sp_inst/CLKIN
  Logical resource: dcm_extclk/dcm_sp_inst/CLKIN
  Location pin: DCM_X0Y1.CLKIN
  Clock network: dcm_extclk/dcm_sp_inst_ML_NEW_DIVCLK
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_dcm_gmii_clk0 = PERIOD TIMEGRP "dcm_gmii_clk0" TS_OSC 
HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 2236 paths analyzed, 1097 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   5.257ns.
--------------------------------------------------------------------------------

Paths for end point SiTCP/SiTCP/GMII/GMII_TXCNT/irGmii1000M (SLICE_X73Y51.DX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.007ns (requirement - (data path - clock path skew + uncertainty))
  Source:               RX_SELECT (FF)
  Destination:          SiTCP/SiTCP/GMII/GMII_TXCNT/irGmii1000M (FF)
  Requirement:          0.500ns
  Data Path Delay:      0.672ns (Levels of Logic = 0)
  Clock Path Skew:      0.680ns (-0.251 - -0.931)
  Source Clock:         clk_133m rising at 7.500ns
  Destination Clock:    int_ETH_TX_CLK rising at 8.000ns
  Clock Uncertainty:    0.501ns

  Clock Uncertainty:          0.501ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.417ns
    Phase Error (PE):           0.257ns

  Maximum Data Path at Fast Process Corner: RX_SELECT to SiTCP/SiTCP/GMII/GMII_TXCNT/irGmii1000M
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X72Y49.DMUX    Tshcko                0.252   Maccum_RX_COUNT_lut<0>
                                                       RX_SELECT
    SLICE_X73Y51.DX      net (fanout=19)       0.350   RX_SELECT
    SLICE_X73Y51.CLK     Tdick                 0.070   SiTCP/SiTCP/GMII/GMII_TXCNT/irGmii1000M
                                                       SiTCP/SiTCP/GMII/GMII_TXCNT/irGmii1000M
    -------------------------------------------------  ---------------------------
    Total                                      0.672ns (0.322ns logic, 0.350ns route)
                                                       (47.9% logic, 52.1% route)

--------------------------------------------------------------------------------

Paths for end point SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal_4 (SLICE_X42Y25.C3), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     2.743ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SiTCP/SiTCP/GMII/GMII_TXBUF/muxRdData_1 (FF)
  Destination:          SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal_4 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.099ns (Levels of Logic = 2)
  Clock Path Skew:      -0.023ns (0.738 - 0.761)
  Source Clock:         int_ETH_TX_CLK rising at 0.000ns
  Destination Clock:    int_ETH_TX_CLK rising at 8.000ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: SiTCP/SiTCP/GMII/GMII_TXBUF/muxRdData_1 to SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y44.AQ      Tcko                  0.391   SiTCP/SiTCP/GMII/GMII_TXBUF/muxRdData<5>
                                                       SiTCP/SiTCP/GMII/GMII_TXBUF/muxRdData_1
    SLICE_X47Y24.D4      net (fanout=4)        3.123   SiTCP/SiTCP/GMII/GMII_TXBUF/muxRdData<1>
    SLICE_X47Y24.D       Tilo                  0.259   SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal<31>
                                                       SiTCP/SiTCP/GMII/GMII_TXBUF/Mxor_fcsFb<6>_xo<0>1
    SLICE_X42Y25.C3      net (fanout=13)       0.985   SiTCP/SiTCP/GMII/GMII_TXBUF/fcsAnd00b<6>
    SLICE_X42Y25.CLK     Tas                   0.341   SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal<4>
                                                       SiTCP/SiTCP/GMII/GMII_TXBUF/Mmux_n0476271
                                                       SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal_4
    -------------------------------------------------  ---------------------------
    Total                                      5.099ns (0.991ns logic, 4.108ns route)
                                                       (19.4% logic, 80.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.625ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal_30 (FF)
  Destination:          SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal_4 (FF)
  Requirement:          8.000ns
  Data Path Delay:      2.273ns (Levels of Logic = 2)
  Clock Path Skew:      0.033ns (0.738 - 0.705)
  Source Clock:         int_ETH_TX_CLK rising at 0.000ns
  Destination Clock:    int_ETH_TX_CLK rising at 8.000ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal_30 to SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y24.BQ      Tcko                  0.391   SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal<31>
                                                       SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal_30
    SLICE_X47Y24.D6      net (fanout=4)        0.297   SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal<30>
    SLICE_X47Y24.D       Tilo                  0.259   SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal<31>
                                                       SiTCP/SiTCP/GMII/GMII_TXBUF/Mxor_fcsFb<6>_xo<0>1
    SLICE_X42Y25.C3      net (fanout=13)       0.985   SiTCP/SiTCP/GMII/GMII_TXBUF/fcsAnd00b<6>
    SLICE_X42Y25.CLK     Tas                   0.341   SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal<4>
                                                       SiTCP/SiTCP/GMII/GMII_TXBUF/Mmux_n0476271
                                                       SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal_4
    -------------------------------------------------  ---------------------------
    Total                                      2.273ns (0.991ns logic, 1.282ns route)
                                                       (43.6% logic, 56.4% route)

--------------------------------------------------------------------------------

Paths for end point SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal_4 (SLICE_X42Y25.C2), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     2.881ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SiTCP/SiTCP/GMII/GMII_TXBUF/muxRdData_3 (FF)
  Destination:          SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal_4 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.959ns (Levels of Logic = 2)
  Clock Path Skew:      -0.025ns (0.738 - 0.763)
  Source Clock:         int_ETH_TX_CLK rising at 0.000ns
  Destination Clock:    int_ETH_TX_CLK rising at 8.000ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: SiTCP/SiTCP/GMII/GMII_TXBUF/muxRdData_3 to SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y45.DQ      Tcko                  0.447   SiTCP/SiTCP/GMII/GMII_TXBUF/muxRdData<3>
                                                       SiTCP/SiTCP/GMII/GMII_TXBUF/muxRdData_3
    SLICE_X45Y25.C1      net (fanout=7)        2.923   SiTCP/SiTCP/GMII/GMII_TXBUF/muxRdData<3>
    SLICE_X45Y25.C       Tilo                  0.259   SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal<11>
                                                       SiTCP/SiTCP/GMII/GMII_TXBUF/Mxor_fcsFb<4>_xo<0>1
    SLICE_X42Y25.C2      net (fanout=9)        0.989   SiTCP/SiTCP/GMII/GMII_TXBUF/fcsAnd04b<4>
    SLICE_X42Y25.CLK     Tas                   0.341   SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal<4>
                                                       SiTCP/SiTCP/GMII/GMII_TXBUF/Mmux_n0476271
                                                       SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal_4
    -------------------------------------------------  ---------------------------
    Total                                      4.959ns (1.047ns logic, 3.912ns route)
                                                       (21.1% logic, 78.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.421ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal_28 (FF)
  Destination:          SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal_4 (FF)
  Requirement:          8.000ns
  Data Path Delay:      2.475ns (Levels of Logic = 2)
  Clock Path Skew:      0.031ns (0.738 - 0.707)
  Source Clock:         int_ETH_TX_CLK rising at 0.000ns
  Destination Clock:    int_ETH_TX_CLK rising at 8.000ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal_28 to SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y25.DQ      Tcko                  0.391   SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal<28>
                                                       SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal_28
    SLICE_X45Y25.C3      net (fanout=7)        0.495   SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal<28>
    SLICE_X45Y25.C       Tilo                  0.259   SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal<11>
                                                       SiTCP/SiTCP/GMII/GMII_TXBUF/Mxor_fcsFb<4>_xo<0>1
    SLICE_X42Y25.C2      net (fanout=9)        0.989   SiTCP/SiTCP/GMII/GMII_TXBUF/fcsAnd04b<4>
    SLICE_X42Y25.CLK     Tas                   0.341   SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal<4>
                                                       SiTCP/SiTCP/GMII/GMII_TXBUF/Mmux_n0476271
                                                       SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal_4
    -------------------------------------------------  ---------------------------
    Total                                      2.475ns (0.991ns logic, 1.484ns route)
                                                       (40.0% logic, 60.0% route)

--------------------------------------------------------------------------------

Hold Paths: TS_dcm_gmii_clk0 = PERIOD TIMEGRP "dcm_gmii_clk0" TS_OSC HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point SiTCP/SiTCP/GMII/GMII_TXBUF/muxFcsSel_3 (SLICE_X46Y35.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.398ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SiTCP/SiTCP/GMII/GMII_TXBUF/muxFcsSel_2 (FF)
  Destination:          SiTCP/SiTCP/GMII/GMII_TXBUF/muxFcsSel_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.398ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         int_ETH_TX_CLK rising at 8.000ns
  Destination Clock:    int_ETH_TX_CLK rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SiTCP/SiTCP/GMII/GMII_TXBUF/muxFcsSel_2 to SiTCP/SiTCP/GMII/GMII_TXBUF/muxFcsSel_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y35.CQ      Tcko                  0.200   SiTCP/SiTCP/GMII/GMII_TXBUF/muxFcsSel<3>
                                                       SiTCP/SiTCP/GMII/GMII_TXBUF/muxFcsSel_2
    SLICE_X46Y35.DX      net (fanout=11)       0.150   SiTCP/SiTCP/GMII/GMII_TXBUF/muxFcsSel<2>
    SLICE_X46Y35.CLK     Tckdi       (-Th)    -0.048   SiTCP/SiTCP/GMII/GMII_TXBUF/muxFcsSel<3>
                                                       SiTCP/SiTCP/GMII/GMII_TXBUF/muxFcsSel_3
    -------------------------------------------------  ---------------------------
    Total                                      0.398ns (0.248ns logic, 0.150ns route)
                                                       (62.3% logic, 37.7% route)

--------------------------------------------------------------------------------

Paths for end point SiTCP/SiTCP/GMII/GMII_TXCNT/macPauseExe_1 (SLICE_X73Y27.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.399ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SiTCP/SiTCP/GMII/GMII_TXCNT/macPauseExe_0 (FF)
  Destination:          SiTCP/SiTCP/GMII/GMII_TXCNT/macPauseExe_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.399ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         int_ETH_TX_CLK rising at 8.000ns
  Destination Clock:    int_ETH_TX_CLK rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SiTCP/SiTCP/GMII/GMII_TXCNT/macPauseExe_0 to SiTCP/SiTCP/GMII/GMII_TXCNT/macPauseExe_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X73Y27.AQ      Tcko                  0.198   SiTCP/SiTCP/GMII/GMII_TXCNT/macPauseLd<1>
                                                       SiTCP/SiTCP/GMII/GMII_TXCNT/macPauseExe_0
    SLICE_X73Y27.BX      net (fanout=2)        0.142   SiTCP/SiTCP/GMII/GMII_TXCNT/macPauseExe<0>
    SLICE_X73Y27.CLK     Tckdi       (-Th)    -0.059   SiTCP/SiTCP/GMII/GMII_TXCNT/macPauseLd<1>
                                                       SiTCP/SiTCP/GMII/GMII_TXCNT/macPauseExe_1
    -------------------------------------------------  ---------------------------
    Total                                      0.399ns (0.257ns logic, 0.142ns route)
                                                       (64.4% logic, 35.6% route)

--------------------------------------------------------------------------------

Paths for end point SiTCP/SiTCP/GMII/GMII_TXBUF/prmblData_0 (SLICE_X29Y46.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.408ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SiTCP/SiTCP/GMII/GMII_TXBUF/pramblDec (FF)
  Destination:          SiTCP/SiTCP/GMII/GMII_TXBUF/prmblData_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.408ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         int_ETH_TX_CLK rising at 8.000ns
  Destination Clock:    int_ETH_TX_CLK rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SiTCP/SiTCP/GMII/GMII_TXBUF/pramblDec to SiTCP/SiTCP/GMII/GMII_TXBUF/prmblData_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y46.AQ      Tcko                  0.198   SiTCP/SiTCP/GMII/GMII_TXBUF/sfdDec
                                                       SiTCP/SiTCP/GMII/GMII_TXBUF/pramblDec
    SLICE_X29Y46.BX      net (fanout=3)        0.151   SiTCP/SiTCP/GMII/GMII_TXBUF/pramblDec
    SLICE_X29Y46.CLK     Tckdi       (-Th)    -0.059   SiTCP/SiTCP/GMII/GMII_TXBUF/sfdDec
                                                       SiTCP/SiTCP/GMII/GMII_TXBUF/prmblData_0
    -------------------------------------------------  ---------------------------
    Total                                      0.408ns (0.257ns logic, 0.151ns route)
                                                       (63.0% logic, 37.0% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_dcm_gmii_clk0 = PERIOD TIMEGRP "dcm_gmii_clk0" TS_OSC HIGH 50%;
--------------------------------------------------------------------------------
Slack: 4.876ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB)
  Physical resource: SiTCP/SiTCP/GMII/GMII_TXBUF/BANK0/Mram_RAM/CLKB
  Logical resource: SiTCP/SiTCP/GMII/GMII_TXBUF/BANK0/Mram_RAM/CLKB
  Location pin: RAMB16_X1Y24.CLKB
  Clock network: int_ETH_TX_CLK
--------------------------------------------------------------------------------
Slack: 4.876ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB)
  Physical resource: SiTCP/SiTCP/GMII/GMII_TXBUF/BANK1/Mram_RAM/CLKB
  Logical resource: SiTCP/SiTCP/GMII/GMII_TXBUF/BANK1/Mram_RAM/CLKB
  Location pin: RAMB16_X1Y22.CLKB
  Clock network: int_ETH_TX_CLK
--------------------------------------------------------------------------------
Slack: 4.876ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM/CLKA
  Logical resource: SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM/CLKA
  Location pin: RAMB16_X5Y32.CLKA
  Clock network: int_ETH_TX_CLK
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_dcm_v5_clkout1 = PERIOD TIMEGRP "dcm_v5_clkout1" TS_OSC / 
0.533333333 HIGH         50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 126140 paths analyzed, 16901 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  14.950ns.
--------------------------------------------------------------------------------

Paths for end point DRS_READ_GEN[7].drs_read_i/cascade_tag (SLICE_X24Y132.A2), 424 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.025ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rbcp_reg/regX91Data_7 (FF)
  Destination:          DRS_READ_GEN[7].drs_read_i/cascade_tag (FF)
  Requirement:          7.500ns
  Data Path Delay:      7.016ns (Levels of Logic = 6)
  Clock Path Skew:      -0.210ns (1.600 - 1.810)
  Source Clock:         clk_133m rising at 7.500ns
  Destination Clock:    clk rising at 15.000ns
  Clock Uncertainty:    0.249ns

  Clock Uncertainty:          0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.247ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: rbcp_reg/regX91Data_7 to DRS_READ_GEN[7].drs_read_i/cascade_tag
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y139.DQ     Tcko                  0.391   rbcp_reg/regX91Data<7>
                                                       rbcp_reg/regX91Data_7
    SLICE_X40Y136.D4     net (fanout=21)       1.254   rbcp_reg/regX91Data<7>
    SLICE_X40Y136.DMUX   Tilo                  0.261   DRS_READ_GEN[7].drs_read_i/Msub_GND_77_o_GND_77_o_sub_13_OUT_cy<0>7
                                                       DRS_READ_GEN[7].drs_read_i/Msub_GND_77_o_GND_77_o_sub_13_OUT7
    SLICE_X40Y137.A5     net (fanout=2)        0.419   DRS_READ_GEN[7].drs_read_i/Msub_GND_77_o_GND_77_o_sub_13_OUT7
    SLICE_X40Y137.COUT   Topcya                0.379   DRS_READ_GEN[5].drs_read_i/drs_sampfirst_ir
                                                       DRS_READ_GEN[7].drs_read_i/Msub_GND_77_o_GND_77_o_sub_13_OUT_lut<0>8
                                                       DRS_READ_GEN[7].drs_read_i/Msub_GND_77_o_GND_77_o_sub_13_OUT_cy<0>_10
    SLICE_X40Y138.CIN    net (fanout=1)        0.003   DRS_READ_GEN[7].drs_read_i/Msub_GND_77_o_GND_77_o_sub_13_OUT_cy<0>11
    SLICE_X40Y138.AMUX   Tcina                 0.202   DRS_READ_GEN[4].drs_read_i/drs_sampfirst_ir
                                                       DRS_READ_GEN[7].drs_read_i/Msub_GND_77_o_GND_77_o_sub_13_OUT_xor<0>_11
    SLICE_X37Y135.A4     net (fanout=3)        0.740   DRS_READ_GEN[7].drs_read_i/GND_77_o_GND_77_o_sub_13_OUT<12>
    SLICE_X37Y135.A      Tilo                  0.259   DRS_READ_GEN[7].drs_read_i/dfifo_din<11>
                                                       DRS_READ_GEN[7].drs_read_i/drs_state[3]_dummy_rsrload_Select_132_o11
    SLICE_X25Y132.D5     net (fanout=8)        1.520   DRS_READ_GEN[7].drs_read_i/drs_state[3]_dummy_rsrload_Select_132_o1
    SLICE_X25Y132.D      Tilo                  0.259   DRS_READ_GEN[7].drs_read_i/rDRS_SRCLK
                                                       DRS_READ_GEN[7].drs_read_i/drs_stoppos_flagB_drs_samp_c[12]_AND_145_o6
    SLICE_X24Y132.A2     net (fanout=3)        1.040   DRS_READ_GEN[7].drs_read_i/drs_stoppos_flagB_drs_samp_c[12]_AND_145_o
    SLICE_X24Y132.CLK    Tas                   0.289   DRS_READ_GEN[7].drs_read_i/dummy_srclk
                                                       DRS_READ_GEN[7].drs_read_i/drs_state[3]_cascade_tag_Select_130_o<0>1
                                                       DRS_READ_GEN[7].drs_read_i/cascade_tag
    -------------------------------------------------  ---------------------------
    Total                                      7.016ns (2.040ns logic, 4.976ns route)
                                                       (29.1% logic, 70.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.069ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rbcp_reg/regX91Data_7 (FF)
  Destination:          DRS_READ_GEN[7].drs_read_i/cascade_tag (FF)
  Requirement:          7.500ns
  Data Path Delay:      6.972ns (Levels of Logic = 6)
  Clock Path Skew:      -0.210ns (1.600 - 1.810)
  Source Clock:         clk_133m rising at 7.500ns
  Destination Clock:    clk rising at 15.000ns
  Clock Uncertainty:    0.249ns

  Clock Uncertainty:          0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.247ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: rbcp_reg/regX91Data_7 to DRS_READ_GEN[7].drs_read_i/cascade_tag
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y139.DQ     Tcko                  0.391   rbcp_reg/regX91Data<7>
                                                       rbcp_reg/regX91Data_7
    SLICE_X40Y136.D4     net (fanout=21)       1.254   rbcp_reg/regX91Data<7>
    SLICE_X40Y136.DMUX   Tilo                  0.261   DRS_READ_GEN[7].drs_read_i/Msub_GND_77_o_GND_77_o_sub_13_OUT_cy<0>7
                                                       DRS_READ_GEN[7].drs_read_i/Msub_GND_77_o_GND_77_o_sub_13_OUT7
    SLICE_X40Y137.AX     net (fanout=2)        0.555   DRS_READ_GEN[7].drs_read_i/Msub_GND_77_o_GND_77_o_sub_13_OUT7
    SLICE_X40Y137.COUT   Taxcy                 0.199   DRS_READ_GEN[5].drs_read_i/drs_sampfirst_ir
                                                       DRS_READ_GEN[7].drs_read_i/Msub_GND_77_o_GND_77_o_sub_13_OUT_cy<0>_10
    SLICE_X40Y138.CIN    net (fanout=1)        0.003   DRS_READ_GEN[7].drs_read_i/Msub_GND_77_o_GND_77_o_sub_13_OUT_cy<0>11
    SLICE_X40Y138.AMUX   Tcina                 0.202   DRS_READ_GEN[4].drs_read_i/drs_sampfirst_ir
                                                       DRS_READ_GEN[7].drs_read_i/Msub_GND_77_o_GND_77_o_sub_13_OUT_xor<0>_11
    SLICE_X37Y135.A4     net (fanout=3)        0.740   DRS_READ_GEN[7].drs_read_i/GND_77_o_GND_77_o_sub_13_OUT<12>
    SLICE_X37Y135.A      Tilo                  0.259   DRS_READ_GEN[7].drs_read_i/dfifo_din<11>
                                                       DRS_READ_GEN[7].drs_read_i/drs_state[3]_dummy_rsrload_Select_132_o11
    SLICE_X25Y132.D5     net (fanout=8)        1.520   DRS_READ_GEN[7].drs_read_i/drs_state[3]_dummy_rsrload_Select_132_o1
    SLICE_X25Y132.D      Tilo                  0.259   DRS_READ_GEN[7].drs_read_i/rDRS_SRCLK
                                                       DRS_READ_GEN[7].drs_read_i/drs_stoppos_flagB_drs_samp_c[12]_AND_145_o6
    SLICE_X24Y132.A2     net (fanout=3)        1.040   DRS_READ_GEN[7].drs_read_i/drs_stoppos_flagB_drs_samp_c[12]_AND_145_o
    SLICE_X24Y132.CLK    Tas                   0.289   DRS_READ_GEN[7].drs_read_i/dummy_srclk
                                                       DRS_READ_GEN[7].drs_read_i/drs_state[3]_cascade_tag_Select_130_o<0>1
                                                       DRS_READ_GEN[7].drs_read_i/cascade_tag
    -------------------------------------------------  ---------------------------
    Total                                      6.972ns (1.860ns logic, 5.112ns route)
                                                       (26.7% logic, 73.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.119ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rbcp_reg/regX91Data_7 (FF)
  Destination:          DRS_READ_GEN[7].drs_read_i/cascade_tag (FF)
  Requirement:          7.500ns
  Data Path Delay:      6.922ns (Levels of Logic = 5)
  Clock Path Skew:      -0.210ns (1.600 - 1.810)
  Source Clock:         clk_133m rising at 7.500ns
  Destination Clock:    clk rising at 15.000ns
  Clock Uncertainty:    0.249ns

  Clock Uncertainty:          0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.247ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: rbcp_reg/regX91Data_7 to DRS_READ_GEN[7].drs_read_i/cascade_tag
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y139.DQ     Tcko                  0.391   rbcp_reg/regX91Data<7>
                                                       rbcp_reg/regX91Data_7
    SLICE_X40Y136.D4     net (fanout=21)       1.254   rbcp_reg/regX91Data<7>
    SLICE_X40Y136.DMUX   Tilo                  0.261   DRS_READ_GEN[7].drs_read_i/Msub_GND_77_o_GND_77_o_sub_13_OUT_cy<0>7
                                                       DRS_READ_GEN[7].drs_read_i/Msub_GND_77_o_GND_77_o_sub_13_OUT7
    SLICE_X40Y137.A5     net (fanout=2)        0.419   DRS_READ_GEN[7].drs_read_i/Msub_GND_77_o_GND_77_o_sub_13_OUT7
    SLICE_X40Y137.DMUX   Topad                 0.566   DRS_READ_GEN[5].drs_read_i/drs_sampfirst_ir
                                                       DRS_READ_GEN[7].drs_read_i/Msub_GND_77_o_GND_77_o_sub_13_OUT_lut<0>8
                                                       DRS_READ_GEN[7].drs_read_i/Msub_GND_77_o_GND_77_o_sub_13_OUT_cy<0>_10
    SLICE_X37Y135.A5     net (fanout=3)        0.664   DRS_READ_GEN[7].drs_read_i/GND_77_o_GND_77_o_sub_13_OUT<11>
    SLICE_X37Y135.A      Tilo                  0.259   DRS_READ_GEN[7].drs_read_i/dfifo_din<11>
                                                       DRS_READ_GEN[7].drs_read_i/drs_state[3]_dummy_rsrload_Select_132_o11
    SLICE_X25Y132.D5     net (fanout=8)        1.520   DRS_READ_GEN[7].drs_read_i/drs_state[3]_dummy_rsrload_Select_132_o1
    SLICE_X25Y132.D      Tilo                  0.259   DRS_READ_GEN[7].drs_read_i/rDRS_SRCLK
                                                       DRS_READ_GEN[7].drs_read_i/drs_stoppos_flagB_drs_samp_c[12]_AND_145_o6
    SLICE_X24Y132.A2     net (fanout=3)        1.040   DRS_READ_GEN[7].drs_read_i/drs_stoppos_flagB_drs_samp_c[12]_AND_145_o
    SLICE_X24Y132.CLK    Tas                   0.289   DRS_READ_GEN[7].drs_read_i/dummy_srclk
                                                       DRS_READ_GEN[7].drs_read_i/drs_state[3]_cascade_tag_Select_130_o<0>1
                                                       DRS_READ_GEN[7].drs_read_i/cascade_tag
    -------------------------------------------------  ---------------------------
    Total                                      6.922ns (2.025ns logic, 4.897ns route)
                                                       (29.3% logic, 70.7% route)

--------------------------------------------------------------------------------

Paths for end point DRS_READ_GEN[3].drs_read_i/dummy_rsrload (SLICE_X43Y155.D3), 208 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.219ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rbcp_reg/regX90Data_4 (FF)
  Destination:          DRS_READ_GEN[3].drs_read_i/dummy_rsrload (FF)
  Requirement:          7.500ns
  Data Path Delay:      6.794ns (Levels of Logic = 4)
  Clock Path Skew:      -0.238ns (1.630 - 1.868)
  Source Clock:         clk_133m rising at 7.500ns
  Destination Clock:    clk rising at 15.000ns
  Clock Uncertainty:    0.249ns

  Clock Uncertainty:          0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.247ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: rbcp_reg/regX90Data_4 to DRS_READ_GEN[3].drs_read_i/dummy_rsrload
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y129.AQ     Tcko                  0.408   rbcp_reg/regX90Data<7>
                                                       rbcp_reg/regX90Data_4
    SLICE_X46Y145.A4     net (fanout=18)       2.723   rbcp_reg/regX90Data<4>
    SLICE_X46Y145.AMUX   Topaa                 0.377   DRS_READ_GEN[3].drs_read_i/GND_77_o_GND_77_o_sub_13_OUT<12>
                                                       DRS_READ_GEN[7].drs_read_i/Msub_GND_77_o_GND_77_o_sub_13_OUT_lut<0>125
                                                       DRS_READ_GEN[3].drs_read_i/Msub_GND_77_o_GND_77_o_sub_13_OUT_xor<0>_11
    SLICE_X46Y146.A4     net (fanout=3)        0.436   DRS_READ_GEN[3].drs_read_i/GND_77_o_GND_77_o_sub_13_OUT<12>
    SLICE_X46Y146.A      Tilo                  0.205   DRS_READ_GEN[3].drs_read_i/dfifo_din<11>
                                                       DRS_READ_GEN[3].drs_read_i/drs_state[3]_dummy_rsrload_Select_132_o11
    SLICE_X43Y155.A5     net (fanout=8)        1.748   DRS_READ_GEN[3].drs_read_i/drs_state[3]_dummy_rsrload_Select_132_o1
    SLICE_X43Y155.A      Tilo                  0.259   DRS_READ_GEN[3].drs_read_i/dummy_rsrload
                                                       DRS_READ_GEN[3].drs_read_i/drs_state[3]_dummy_rsrload_Select_132_o3_SW2
    SLICE_X43Y155.D3     net (fanout=1)        0.316   N1036
    SLICE_X43Y155.CLK    Tas                   0.322   DRS_READ_GEN[3].drs_read_i/dummy_rsrload
                                                       DRS_READ_GEN[3].drs_read_i/drs_state[3]_dummy_rsrload_Select_132_o
                                                       DRS_READ_GEN[3].drs_read_i/dummy_rsrload
    -------------------------------------------------  ---------------------------
    Total                                      6.794ns (1.571ns logic, 5.223ns route)
                                                       (23.1% logic, 76.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.676ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rbcp_reg/regX91Data_7 (FF)
  Destination:          DRS_READ_GEN[3].drs_read_i/dummy_rsrload (FF)
  Requirement:          7.500ns
  Data Path Delay:      6.395ns (Levels of Logic = 5)
  Clock Path Skew:      -0.180ns (1.630 - 1.810)
  Source Clock:         clk_133m rising at 7.500ns
  Destination Clock:    clk rising at 15.000ns
  Clock Uncertainty:    0.249ns

  Clock Uncertainty:          0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.247ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: rbcp_reg/regX91Data_7 to DRS_READ_GEN[3].drs_read_i/dummy_rsrload
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y139.DQ     Tcko                  0.391   rbcp_reg/regX91Data<7>
                                                       rbcp_reg/regX91Data_7
    SLICE_X46Y143.D4     net (fanout=21)       1.009   rbcp_reg/regX91Data<7>
    SLICE_X46Y143.DMUX   Tilo                  0.251   DRS_READ_GEN[3].drs_read_i/Msub_GND_77_o_GND_77_o_sub_13_OUT_cy<0>7
                                                       DRS_READ_GEN[3].drs_read_i/Msub_GND_77_o_GND_77_o_sub_13_OUT7
    SLICE_X46Y144.A5     net (fanout=2)        0.835   DRS_READ_GEN[3].drs_read_i/Msub_GND_77_o_GND_77_o_sub_13_OUT7
    SLICE_X46Y144.CMUX   Topac                 0.533   DRS_READ_GEN[3].drs_read_i/Msub_GND_77_o_GND_77_o_sub_13_OUT_cy<0>11
                                                       DRS_READ_GEN[3].drs_read_i/Msub_GND_77_o_GND_77_o_sub_13_OUT_lut<0>8
                                                       DRS_READ_GEN[3].drs_read_i/Msub_GND_77_o_GND_77_o_sub_13_OUT_cy<0>_10
    SLICE_X46Y146.A5     net (fanout=3)        0.526   DRS_READ_GEN[3].drs_read_i/GND_77_o_GND_77_o_sub_13_OUT<10>
    SLICE_X46Y146.A      Tilo                  0.205   DRS_READ_GEN[3].drs_read_i/dfifo_din<11>
                                                       DRS_READ_GEN[3].drs_read_i/drs_state[3]_dummy_rsrload_Select_132_o11
    SLICE_X43Y155.A5     net (fanout=8)        1.748   DRS_READ_GEN[3].drs_read_i/drs_state[3]_dummy_rsrload_Select_132_o1
    SLICE_X43Y155.A      Tilo                  0.259   DRS_READ_GEN[3].drs_read_i/dummy_rsrload
                                                       DRS_READ_GEN[3].drs_read_i/drs_state[3]_dummy_rsrload_Select_132_o3_SW2
    SLICE_X43Y155.D3     net (fanout=1)        0.316   N1036
    SLICE_X43Y155.CLK    Tas                   0.322   DRS_READ_GEN[3].drs_read_i/dummy_rsrload
                                                       DRS_READ_GEN[3].drs_read_i/drs_state[3]_dummy_rsrload_Select_132_o
                                                       DRS_READ_GEN[3].drs_read_i/dummy_rsrload
    -------------------------------------------------  ---------------------------
    Total                                      6.395ns (1.961ns logic, 4.434ns route)
                                                       (30.7% logic, 69.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.724ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rbcp_reg/regX91Data_7 (FF)
  Destination:          DRS_READ_GEN[3].drs_read_i/dummy_rsrload (FF)
  Requirement:          7.500ns
  Data Path Delay:      6.347ns (Levels of Logic = 6)
  Clock Path Skew:      -0.180ns (1.630 - 1.810)
  Source Clock:         clk_133m rising at 7.500ns
  Destination Clock:    clk rising at 15.000ns
  Clock Uncertainty:    0.249ns

  Clock Uncertainty:          0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.247ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: rbcp_reg/regX91Data_7 to DRS_READ_GEN[3].drs_read_i/dummy_rsrload
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y139.DQ     Tcko                  0.391   rbcp_reg/regX91Data<7>
                                                       rbcp_reg/regX91Data_7
    SLICE_X46Y143.D4     net (fanout=21)       1.009   rbcp_reg/regX91Data<7>
    SLICE_X46Y143.DMUX   Tilo                  0.251   DRS_READ_GEN[3].drs_read_i/Msub_GND_77_o_GND_77_o_sub_13_OUT_cy<0>7
                                                       DRS_READ_GEN[3].drs_read_i/Msub_GND_77_o_GND_77_o_sub_13_OUT7
    SLICE_X46Y144.A5     net (fanout=2)        0.835   DRS_READ_GEN[3].drs_read_i/Msub_GND_77_o_GND_77_o_sub_13_OUT7
    SLICE_X46Y144.COUT   Topcya                0.395   DRS_READ_GEN[3].drs_read_i/Msub_GND_77_o_GND_77_o_sub_13_OUT_cy<0>11
                                                       DRS_READ_GEN[3].drs_read_i/Msub_GND_77_o_GND_77_o_sub_13_OUT_lut<0>8
                                                       DRS_READ_GEN[3].drs_read_i/Msub_GND_77_o_GND_77_o_sub_13_OUT_cy<0>_10
    SLICE_X46Y145.CIN    net (fanout=1)        0.003   DRS_READ_GEN[3].drs_read_i/Msub_GND_77_o_GND_77_o_sub_13_OUT_cy<0>11
    SLICE_X46Y145.AMUX   Tcina                 0.177   DRS_READ_GEN[3].drs_read_i/GND_77_o_GND_77_o_sub_13_OUT<12>
                                                       DRS_READ_GEN[3].drs_read_i/Msub_GND_77_o_GND_77_o_sub_13_OUT_xor<0>_11
    SLICE_X46Y146.A4     net (fanout=3)        0.436   DRS_READ_GEN[3].drs_read_i/GND_77_o_GND_77_o_sub_13_OUT<12>
    SLICE_X46Y146.A      Tilo                  0.205   DRS_READ_GEN[3].drs_read_i/dfifo_din<11>
                                                       DRS_READ_GEN[3].drs_read_i/drs_state[3]_dummy_rsrload_Select_132_o11
    SLICE_X43Y155.A5     net (fanout=8)        1.748   DRS_READ_GEN[3].drs_read_i/drs_state[3]_dummy_rsrload_Select_132_o1
    SLICE_X43Y155.A      Tilo                  0.259   DRS_READ_GEN[3].drs_read_i/dummy_rsrload
                                                       DRS_READ_GEN[3].drs_read_i/drs_state[3]_dummy_rsrload_Select_132_o3_SW2
    SLICE_X43Y155.D3     net (fanout=1)        0.316   N1036
    SLICE_X43Y155.CLK    Tas                   0.322   DRS_READ_GEN[3].drs_read_i/dummy_rsrload
                                                       DRS_READ_GEN[3].drs_read_i/drs_state[3]_dummy_rsrload_Select_132_o
                                                       DRS_READ_GEN[3].drs_read_i/dummy_rsrload
    -------------------------------------------------  ---------------------------
    Total                                      6.347ns (2.000ns logic, 4.347ns route)
                                                       (31.5% logic, 68.5% route)

--------------------------------------------------------------------------------

Paths for end point DRS_READ_GEN[4].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i (SLICE_X64Y139.CIN), 141 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.237ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rbcp_reg/regX90Data_0 (FF)
  Destination:          DRS_READ_GEN[4].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i (FF)
  Requirement:          7.500ns
  Data Path Delay:      6.691ns (Levels of Logic = 5)
  Clock Path Skew:      -0.323ns (1.541 - 1.864)
  Source Clock:         clk_133m rising at 7.500ns
  Destination Clock:    clk rising at 15.000ns
  Clock Uncertainty:    0.249ns

  Clock Uncertainty:          0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.247ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: rbcp_reg/regX90Data_0 to DRS_READ_GEN[4].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y139.AQ     Tcko                  0.408   rbcp_reg/regX90Data<3>
                                                       rbcp_reg/regX90Data_0
    SLICE_X48Y132.B5     net (fanout=20)       1.732   rbcp_reg/regX90Data<0>
    SLICE_X48Y132.BMUX   Tilo                  0.261   DRS_READ_GEN[0].drs_read_i/dfifo_pflthresh<4>
                                                       DRS_READ_GEN[7].drs_read_i/Msub_dfifo_pflthresh1_cy<10>1_SW0
    SLICE_X49Y129.A6     net (fanout=1)        0.496   N298
    SLICE_X49Y129.A      Tilo                  0.259   DRS_READ_GEN[0].drs_read_i/dfifo_pflthresh<12>
                                                       DRS_READ_GEN[7].drs_read_i/Msub_dfifo_pflthresh1_cy<10>1
    SLICE_X49Y129.B5     net (fanout=1)        0.358   DRS_READ_GEN[0].drs_read_i/Msub_dfifo_pflthresh1_cy<10>
    SLICE_X49Y129.BMUX   Tilo                  0.313   DRS_READ_GEN[0].drs_read_i/dfifo_pflthresh<12>
                                                       DRS_READ_GEN[7].drs_read_i/Msub_dfifo_pflthresh1_xor<11>11
    SLICE_X64Y138.B3     net (fanout=8)        2.223   DRS_READ_GEN[0].drs_read_i/dfifo_pflthresh<11>
    SLICE_X64Y138.COUT   Topcyb                0.375   DRS_READ_GEN[4].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/PROG_FULL_THRESH[12]_diff_pntr[12]_LessThan_7_o_l1
                                                       DRS_READ_GEN[4].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/Mcompar_PROG_FULL_THRESH[12]_diff_pntr[12]_LessThan_7_o_lut<5>
                                                       DRS_READ_GEN[4].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i_rstpot_cy
    SLICE_X64Y139.CIN    net (fanout=1)        0.003   DRS_READ_GEN[4].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/PROG_FULL_THRESH[12]_diff_pntr[12]_LessThan_7_o_l1
    SLICE_X64Y139.CLK    Tcinck                0.263   dfifo_progfull<4>
                                                       DRS_READ_GEN[4].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i_rstpot_cy1
                                                       DRS_READ_GEN[4].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i
    -------------------------------------------------  ---------------------------
    Total                                      6.691ns (1.879ns logic, 4.812ns route)
                                                       (28.1% logic, 71.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.271ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rbcp_reg/regX90Data_0 (FF)
  Destination:          DRS_READ_GEN[4].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i (FF)
  Requirement:          7.500ns
  Data Path Delay:      6.657ns (Levels of Logic = 5)
  Clock Path Skew:      -0.323ns (1.541 - 1.864)
  Source Clock:         clk_133m rising at 7.500ns
  Destination Clock:    clk rising at 15.000ns
  Clock Uncertainty:    0.249ns

  Clock Uncertainty:          0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.247ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: rbcp_reg/regX90Data_0 to DRS_READ_GEN[4].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y139.AQ     Tcko                  0.408   rbcp_reg/regX90Data<3>
                                                       rbcp_reg/regX90Data_0
    SLICE_X48Y132.B5     net (fanout=20)       1.732   rbcp_reg/regX90Data<0>
    SLICE_X48Y132.BMUX   Tilo                  0.261   DRS_READ_GEN[0].drs_read_i/dfifo_pflthresh<4>
                                                       DRS_READ_GEN[7].drs_read_i/Msub_dfifo_pflthresh1_cy<10>1_SW0
    SLICE_X49Y129.A6     net (fanout=1)        0.496   N298
    SLICE_X49Y129.A      Tilo                  0.259   DRS_READ_GEN[0].drs_read_i/dfifo_pflthresh<12>
                                                       DRS_READ_GEN[7].drs_read_i/Msub_dfifo_pflthresh1_cy<10>1
    SLICE_X49Y129.B5     net (fanout=1)        0.358   DRS_READ_GEN[0].drs_read_i/Msub_dfifo_pflthresh1_cy<10>
    SLICE_X49Y129.BMUX   Tilo                  0.313   DRS_READ_GEN[0].drs_read_i/dfifo_pflthresh<12>
                                                       DRS_READ_GEN[7].drs_read_i/Msub_dfifo_pflthresh1_xor<11>11
    SLICE_X64Y138.B3     net (fanout=8)        2.223   DRS_READ_GEN[0].drs_read_i/dfifo_pflthresh<11>
    SLICE_X64Y138.COUT   Topcyb                0.341   DRS_READ_GEN[4].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/PROG_FULL_THRESH[12]_diff_pntr[12]_LessThan_7_o_l1
                                                       DRS_READ_GEN[4].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/Mcompar_PROG_FULL_THRESH[12]_diff_pntr[12]_LessThan_7_o_lutdi5
                                                       DRS_READ_GEN[4].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i_rstpot_cy
    SLICE_X64Y139.CIN    net (fanout=1)        0.003   DRS_READ_GEN[4].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/PROG_FULL_THRESH[12]_diff_pntr[12]_LessThan_7_o_l1
    SLICE_X64Y139.CLK    Tcinck                0.263   dfifo_progfull<4>
                                                       DRS_READ_GEN[4].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i_rstpot_cy1
                                                       DRS_READ_GEN[4].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i
    -------------------------------------------------  ---------------------------
    Total                                      6.657ns (1.845ns logic, 4.812ns route)
                                                       (27.7% logic, 72.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.278ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rbcp_reg/regX90Data_1 (FF)
  Destination:          DRS_READ_GEN[4].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i (FF)
  Requirement:          7.500ns
  Data Path Delay:      6.650ns (Levels of Logic = 5)
  Clock Path Skew:      -0.323ns (1.541 - 1.864)
  Source Clock:         clk_133m rising at 7.500ns
  Destination Clock:    clk rising at 15.000ns
  Clock Uncertainty:    0.249ns

  Clock Uncertainty:          0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.247ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: rbcp_reg/regX90Data_1 to DRS_READ_GEN[4].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y139.BQ     Tcko                  0.408   rbcp_reg/regX90Data<3>
                                                       rbcp_reg/regX90Data_1
    SLICE_X48Y132.B4     net (fanout=20)       1.691   rbcp_reg/regX90Data<1>
    SLICE_X48Y132.BMUX   Tilo                  0.261   DRS_READ_GEN[0].drs_read_i/dfifo_pflthresh<4>
                                                       DRS_READ_GEN[7].drs_read_i/Msub_dfifo_pflthresh1_cy<10>1_SW0
    SLICE_X49Y129.A6     net (fanout=1)        0.496   N298
    SLICE_X49Y129.A      Tilo                  0.259   DRS_READ_GEN[0].drs_read_i/dfifo_pflthresh<12>
                                                       DRS_READ_GEN[7].drs_read_i/Msub_dfifo_pflthresh1_cy<10>1
    SLICE_X49Y129.B5     net (fanout=1)        0.358   DRS_READ_GEN[0].drs_read_i/Msub_dfifo_pflthresh1_cy<10>
    SLICE_X49Y129.BMUX   Tilo                  0.313   DRS_READ_GEN[0].drs_read_i/dfifo_pflthresh<12>
                                                       DRS_READ_GEN[7].drs_read_i/Msub_dfifo_pflthresh1_xor<11>11
    SLICE_X64Y138.B3     net (fanout=8)        2.223   DRS_READ_GEN[0].drs_read_i/dfifo_pflthresh<11>
    SLICE_X64Y138.COUT   Topcyb                0.375   DRS_READ_GEN[4].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/PROG_FULL_THRESH[12]_diff_pntr[12]_LessThan_7_o_l1
                                                       DRS_READ_GEN[4].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/Mcompar_PROG_FULL_THRESH[12]_diff_pntr[12]_LessThan_7_o_lut<5>
                                                       DRS_READ_GEN[4].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i_rstpot_cy
    SLICE_X64Y139.CIN    net (fanout=1)        0.003   DRS_READ_GEN[4].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/PROG_FULL_THRESH[12]_diff_pntr[12]_LessThan_7_o_l1
    SLICE_X64Y139.CLK    Tcinck                0.263   dfifo_progfull<4>
                                                       DRS_READ_GEN[4].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i_rstpot_cy1
                                                       DRS_READ_GEN[4].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i
    -------------------------------------------------  ---------------------------
    Total                                      6.650ns (1.879ns logic, 4.771ns route)
                                                       (28.3% logic, 71.7% route)

--------------------------------------------------------------------------------

Hold Paths: TS_dcm_v5_clkout1 = PERIOD TIMEGRP "dcm_v5_clkout1" TS_OSC / 0.533333333 HIGH
        50%;
--------------------------------------------------------------------------------

Paths for end point scb/scb_sr_15 (SLICE_X47Y76.C6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.006ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rbcp_reg/regXB4Data_7 (FF)
  Destination:          scb/scb_sr_15 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.442ns (Levels of Logic = 1)
  Clock Path Skew:      0.187ns (0.939 - 0.752)
  Source Clock:         clk_133m rising at 15.000ns
  Destination Clock:    clk rising at 15.000ns
  Clock Uncertainty:    0.249ns

  Clock Uncertainty:          0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.247ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: rbcp_reg/regXB4Data_7 to scb/scb_sr_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y76.DQ      Tcko                  0.200   rbcp_reg/regXB4Data<7>
                                                       rbcp_reg/regXB4Data_7
    SLICE_X47Y76.C6      net (fanout=2)        0.027   rbcp_reg/regXB4Data<7>
    SLICE_X47Y76.CLK     Tah         (-Th)    -0.215   scb/scb_sr<16>
                                                       scb/_n1641<15>1
                                                       scb/scb_sr_15
    -------------------------------------------------  ---------------------------
    Total                                      0.442ns (0.415ns logic, 0.027ns route)
                                                       (93.9% logic, 6.1% route)

--------------------------------------------------------------------------------

Paths for end point DRS_READ_GEN[0].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_9 (SLICE_X71Y98.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.012ns (requirement - (clock path skew + uncertainty - data path))
  Source:               DRS_READ_GEN[0].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_9 (FF)
  Destination:          DRS_READ_GEN[0].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_9 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.456ns (Levels of Logic = 0)
  Clock Path Skew:      0.195ns (0.912 - 0.717)
  Source Clock:         clk_133m rising at 15.000ns
  Destination Clock:    clk rising at 15.000ns
  Clock Uncertainty:    0.249ns

  Clock Uncertainty:          0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.247ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: DRS_READ_GEN[0].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_9 to DRS_READ_GEN[0].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X69Y98.BQ      Tcko                  0.198   DRS_READ_GEN[0].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/D<12>
                                                       DRS_READ_GEN[0].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_9
    SLICE_X71Y98.AX      net (fanout=1)        0.199   DRS_READ_GEN[0].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/D<9>
    SLICE_X71Y98.CLK     Tckdi       (-Th)    -0.059   DRS_READ_GEN[0].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/D<12>
                                                       DRS_READ_GEN[0].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_9
    -------------------------------------------------  ---------------------------
    Total                                      0.456ns (0.257ns logic, 0.199ns route)
                                                       (56.4% logic, 43.6% route)

--------------------------------------------------------------------------------

Paths for end point drs_clock_counter_24 (SLICE_X81Y74.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.012ns (requirement - (clock path skew + uncertainty - data path))
  Source:               drs_clock_counter_tmp_24 (FF)
  Destination:          drs_clock_counter_24 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.454ns (Levels of Logic = 0)
  Clock Path Skew:      0.193ns (0.942 - 0.749)
  Source Clock:         clk_133m rising at 15.000ns
  Destination Clock:    clk rising at 15.000ns
  Clock Uncertainty:    0.249ns

  Clock Uncertainty:          0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.247ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: drs_clock_counter_tmp_24 to drs_clock_counter_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X80Y73.AQ      Tcko                  0.200   drs_clock_counter_tmp<27>
                                                       drs_clock_counter_tmp_24
    SLICE_X81Y74.AX      net (fanout=2)        0.195   drs_clock_counter_tmp<24>
    SLICE_X81Y74.CLK     Tckdi       (-Th)    -0.059   drs_clock_counter<27>
                                                       drs_clock_counter_24
    -------------------------------------------------  ---------------------------
    Total                                      0.454ns (0.259ns logic, 0.195ns route)
                                                       (57.0% logic, 43.0% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_dcm_v5_clkout1 = PERIOD TIMEGRP "dcm_v5_clkout1" TS_OSC / 0.533333333 HIGH
        50%;
--------------------------------------------------------------------------------
Slack: 11.876ns (period - min period limit)
  Period: 15.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: counter_read/counter_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKA
  Logical resource: counter_read/counter_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKA
  Location pin: RAMB16_X5Y46.CLKA
  Clock network: clk
--------------------------------------------------------------------------------
Slack: 11.876ns (period - min period limit)
  Period: 15.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: DRS_READ_GEN[7].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKA
  Logical resource: DRS_READ_GEN[7].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKA
  Location pin: RAMB16_X2Y58.CLKA
  Clock network: clk
--------------------------------------------------------------------------------
Slack: 11.876ns (period - min period limit)
  Period: 15.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: DRS_READ_GEN[7].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKA
  Logical resource: DRS_READ_GEN[7].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKA
  Location pin: RAMB16_X2Y56.CLKA
  Clock network: clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_dcm_v5_clkout0 = PERIOD TIMEGRP "dcm_v5_clkout0" TS_OSC / 
1.06666667 HIGH         50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 140322 paths analyzed, 27733 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   7.490ns.
--------------------------------------------------------------------------------

Paths for end point spi_if_drs/totalLen_3 (SLICE_X65Y35.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.010ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rst_sync (FF)
  Destination:          spi_if_drs/totalLen_3 (FF)
  Requirement:          7.500ns
  Data Path Delay:      6.918ns (Levels of Logic = 0)
  Clock Path Skew:      -0.323ns (1.544 - 1.867)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk_133m rising at 7.500ns
  Clock Uncertainty:    0.249ns

  Clock Uncertainty:          0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.247ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: rst_sync to spi_if_drs/totalLen_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y92.AQ      Tcko                  0.408   rst_sync
                                                       rst_sync
    SLICE_X65Y35.SR      net (fanout=921)      6.197   rst_sync
    SLICE_X65Y35.CLK     Trck                  0.313   spi_if_drs/totalLen_3
                                                       spi_if_drs/totalLen_3
    -------------------------------------------------  ---------------------------
    Total                                      6.918ns (0.721ns logic, 6.197ns route)
                                                       (10.4% logic, 89.6% route)

--------------------------------------------------------------------------------

Paths for end point spi_if_drs/totalLen_2 (SLICE_X65Y35.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.034ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rst_sync (FF)
  Destination:          spi_if_drs/totalLen_2 (FF)
  Requirement:          7.500ns
  Data Path Delay:      6.894ns (Levels of Logic = 0)
  Clock Path Skew:      -0.323ns (1.544 - 1.867)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk_133m rising at 7.500ns
  Clock Uncertainty:    0.249ns

  Clock Uncertainty:          0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.247ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: rst_sync to spi_if_drs/totalLen_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y92.AQ      Tcko                  0.408   rst_sync
                                                       rst_sync
    SLICE_X65Y35.SR      net (fanout=921)      6.197   rst_sync
    SLICE_X65Y35.CLK     Trck                  0.289   spi_if_drs/totalLen_3
                                                       spi_if_drs/totalLen_2
    -------------------------------------------------  ---------------------------
    Total                                      6.894ns (0.697ns logic, 6.197ns route)
                                                       (10.1% logic, 89.9% route)

--------------------------------------------------------------------------------

Paths for end point spi_if_drs/totalLen_1 (SLICE_X65Y35.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.054ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rst_sync (FF)
  Destination:          spi_if_drs/totalLen_1 (FF)
  Requirement:          7.500ns
  Data Path Delay:      6.874ns (Levels of Logic = 0)
  Clock Path Skew:      -0.323ns (1.544 - 1.867)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk_133m rising at 7.500ns
  Clock Uncertainty:    0.249ns

  Clock Uncertainty:          0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.247ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: rst_sync to spi_if_drs/totalLen_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y92.AQ      Tcko                  0.408   rst_sync
                                                       rst_sync
    SLICE_X65Y35.SR      net (fanout=921)      6.197   rst_sync
    SLICE_X65Y35.CLK     Trck                  0.269   spi_if_drs/totalLen_3
                                                       spi_if_drs/totalLen_1
    -------------------------------------------------  ---------------------------
    Total                                      6.874ns (0.677ns logic, 6.197ns route)
                                                       (9.8% logic, 90.2% route)

--------------------------------------------------------------------------------

Hold Paths: TS_dcm_v5_clkout0 = PERIOD TIMEGRP "dcm_v5_clkout0" TS_OSC / 1.06666667 HIGH
        50%;
--------------------------------------------------------------------------------

Paths for end point counter_read/counter_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_6 (SLICE_X85Y98.CX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.012ns (requirement - (clock path skew + uncertainty - data path))
  Source:               counter_read/counter_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_6 (FF)
  Destination:          counter_read/counter_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_6 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.451ns (Levels of Logic = 0)
  Clock Path Skew:      0.190ns (0.969 - 0.779)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk_133m rising at 0.000ns
  Clock Uncertainty:    0.249ns

  Clock Uncertainty:          0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.247ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: counter_read/counter_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_6 to counter_read/counter_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X84Y97.DQ      Tcko                  0.200   counter_read/counter_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/D<6>
                                                       counter_read/counter_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_6
    SLICE_X85Y98.CX      net (fanout=1)        0.192   counter_read/counter_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/D<6>
    SLICE_X85Y98.CLK     Tckdi       (-Th)    -0.059   counter_read/counter_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/D<7>
                                                       counter_read/counter_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_6
    -------------------------------------------------  ---------------------------
    Total                                      0.451ns (0.259ns logic, 0.192ns route)
                                                       (57.4% logic, 42.6% route)

--------------------------------------------------------------------------------

Paths for end point DRS_READ_GEN[3].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_3 (SLICE_X44Y121.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.017ns (requirement - (clock path skew + uncertainty - data path))
  Source:               DRS_READ_GEN[3].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_3 (FF)
  Destination:          DRS_READ_GEN[3].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.451ns (Levels of Logic = 0)
  Clock Path Skew:      0.185ns (0.934 - 0.749)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk_133m rising at 0.000ns
  Clock Uncertainty:    0.249ns

  Clock Uncertainty:          0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.247ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: DRS_READ_GEN[3].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_3 to DRS_READ_GEN[3].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y122.BQ     Tcko                  0.198   DRS_READ_GEN[3].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/D<6>
                                                       DRS_READ_GEN[3].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_3
    SLICE_X44Y121.DX     net (fanout=1)        0.212   DRS_READ_GEN[3].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/D<3>
    SLICE_X44Y121.CLK    Tckdi       (-Th)    -0.041   DRS_READ_GEN[3].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/D<3>
                                                       DRS_READ_GEN[3].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_3
    -------------------------------------------------  ---------------------------
    Total                                      0.451ns (0.239ns logic, 0.212ns route)
                                                       (53.0% logic, 47.0% route)

--------------------------------------------------------------------------------

Paths for end point DRS_READ_GEN[3].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_0 (SLICE_X44Y121.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.021ns (requirement - (clock path skew + uncertainty - data path))
  Source:               DRS_READ_GEN[3].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_0 (FF)
  Destination:          DRS_READ_GEN[3].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.455ns (Levels of Logic = 0)
  Clock Path Skew:      0.185ns (0.934 - 0.749)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk_133m rising at 0.000ns
  Clock Uncertainty:    0.249ns

  Clock Uncertainty:          0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.247ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: DRS_READ_GEN[3].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_0 to DRS_READ_GEN[3].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y122.AQ     Tcko                  0.198   DRS_READ_GEN[3].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/D<6>
                                                       DRS_READ_GEN[3].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_0
    SLICE_X44Y121.AX     net (fanout=1)        0.216   DRS_READ_GEN[3].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/D<0>
    SLICE_X44Y121.CLK    Tckdi       (-Th)    -0.041   DRS_READ_GEN[3].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/D<3>
                                                       DRS_READ_GEN[3].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_0
    -------------------------------------------------  ---------------------------
    Total                                      0.455ns (0.239ns logic, 0.216ns route)
                                                       (52.5% logic, 47.5% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_dcm_v5_clkout0 = PERIOD TIMEGRP "dcm_v5_clkout0" TS_OSC / 1.06666667 HIGH
        50%;
--------------------------------------------------------------------------------
Slack: 4.376ns (period - min period limit)
  Period: 7.500ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB)
  Physical resource: SiTCP/SiTCP/GMII/GMII_RXBUF/RX_BUF/Mram_RAM1/CLKB
  Logical resource: SiTCP/SiTCP/GMII/GMII_RXBUF/RX_BUF/Mram_RAM1/CLKB
  Location pin: RAMB16_X1Y10.CLKB
  Clock network: clk_133m
--------------------------------------------------------------------------------
Slack: 4.376ns (period - min period limit)
  Period: 7.500ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB)
  Physical resource: SiTCP/SiTCP/GMII/GMII_RXBUF/RX_BUF/Mram_RAM2/CLKB
  Logical resource: SiTCP/SiTCP/GMII/GMII_RXBUF/RX_BUF/Mram_RAM2/CLKB
  Location pin: RAMB16_X1Y12.CLKB
  Clock network: clk_133m
--------------------------------------------------------------------------------
Slack: 4.376ns (period - min period limit)
  Period: 7.500ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: SiTCP/SiTCP/GMII/GMII_TXBUF/BANK0/Mram_RAM/CLKA
  Logical resource: SiTCP/SiTCP/GMII/GMII_TXBUF/BANK0/Mram_RAM/CLKA
  Location pin: RAMB16_X1Y24.CLKA
  Clock network: clk_133m
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_dcm_v5_clkout2 = PERIOD TIMEGRP "dcm_v5_clkout2" TS_OSC / 
0.266666667 PHASE         7.5 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 2 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  23.766ns.
--------------------------------------------------------------------------------

Paths for end point int_clk_33m_90 (SLICE_X31Y137.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     1.559ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rst_sync (FF)
  Destination:          int_clk_33m_90 (FF)
  Requirement:          7.500ns
  Data Path Delay:      5.414ns (Levels of Logic = 0)
  Clock Path Skew:      -0.262ns (1.605 - 1.867)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk_33m_90 rising at 7.500ns
  Clock Uncertainty:    0.265ns

  Clock Uncertainty:          0.265ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.280ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: rst_sync to int_clk_33m_90
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y92.AQ      Tcko                  0.408   rst_sync
                                                       rst_sync
    SLICE_X31Y137.SR     net (fanout=921)      4.739   rst_sync
    SLICE_X31Y137.CLK    Trck                  0.267   int_clk_33m_90
                                                       int_clk_33m_90
    -------------------------------------------------  ---------------------------
    Total                                      5.414ns (0.675ns logic, 4.739ns route)
                                                       (12.5% logic, 87.5% route)

--------------------------------------------------------------------------------

Paths for end point int_clk_33m_90 (SLICE_X31Y137.A6), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     29.017ns (requirement - (data path - clock path skew + uncertainty))
  Source:               int_clk_33m_90 (FF)
  Destination:          int_clk_33m_90 (FF)
  Requirement:          30.000ns
  Data Path Delay:      0.838ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_33m_90 rising at 7.500ns
  Destination Clock:    clk_33m_90 rising at 37.500ns
  Clock Uncertainty:    0.145ns

  Clock Uncertainty:          0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.280ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: int_clk_33m_90 to int_clk_33m_90
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y137.AQ     Tcko                  0.391   int_clk_33m_90
                                                       int_clk_33m_90
    SLICE_X31Y137.A6     net (fanout=2)        0.125   int_clk_33m_90
    SLICE_X31Y137.CLK    Tas                   0.322   int_clk_33m_90
                                                       int_clk_33m_90_INV_81_o1_INV_0
                                                       int_clk_33m_90
    -------------------------------------------------  ---------------------------
    Total                                      0.838ns (0.713ns logic, 0.125ns route)
                                                       (85.1% logic, 14.9% route)

--------------------------------------------------------------------------------

Hold Paths: TS_dcm_v5_clkout2 = PERIOD TIMEGRP "dcm_v5_clkout2" TS_OSC / 0.266666667 PHASE
        7.5 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point int_clk_33m_90 (SLICE_X31Y137.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.436ns (requirement - (clock path skew + uncertainty - data path))
  Source:               int_clk_33m_90 (FF)
  Destination:          int_clk_33m_90 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.436ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_33m_90 rising at 37.500ns
  Destination Clock:    clk_33m_90 rising at 37.500ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: int_clk_33m_90 to int_clk_33m_90
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y137.AQ     Tcko                  0.198   int_clk_33m_90
                                                       int_clk_33m_90
    SLICE_X31Y137.A6     net (fanout=2)        0.023   int_clk_33m_90
    SLICE_X31Y137.CLK    Tah         (-Th)    -0.215   int_clk_33m_90
                                                       int_clk_33m_90_INV_81_o1_INV_0
                                                       int_clk_33m_90
    -------------------------------------------------  ---------------------------
    Total                                      0.436ns (0.413ns logic, 0.023ns route)
                                                       (94.7% logic, 5.3% route)

--------------------------------------------------------------------------------

Paths for end point int_clk_33m_90 (SLICE_X31Y137.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      10.328ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rst_sync (FF)
  Destination:          int_clk_33m_90 (FF)
  Requirement:          7.500ns
  Data Path Delay:      3.256ns (Levels of Logic = 0)
  Clock Path Skew:      0.163ns (0.969 - 0.806)
  Source Clock:         clk rising at 15.000ns
  Destination Clock:    clk_33m_90 rising at 7.500ns
  Clock Uncertainty:    0.265ns

  Clock Uncertainty:          0.265ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.280ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: rst_sync to int_clk_33m_90
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y92.AQ      Tcko                  0.200   rst_sync
                                                       rst_sync
    SLICE_X31Y137.SR     net (fanout=921)      2.910   rst_sync
    SLICE_X31Y137.CLK    Tremck      (-Th)    -0.146   int_clk_33m_90
                                                       int_clk_33m_90
    -------------------------------------------------  ---------------------------
    Total                                      3.256ns (0.346ns logic, 2.910ns route)
                                                       (10.6% logic, 89.4% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_dcm_v5_clkout2 = PERIOD TIMEGRP "dcm_v5_clkout2" TS_OSC / 0.266666667 PHASE
        7.5 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 28.270ns (period - min period limit)
  Period: 30.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: dcm_v5/clkout3_buf/I0
  Logical resource: dcm_v5/clkout3_buf/I0
  Location pin: BUFGMUX_X2Y1.I0
  Clock network: dcm_v5/clkout2
--------------------------------------------------------------------------------
Slack: 28.361ns (period - min period limit)
  Period: 30.000ns
  Min period limit: 1.639ns (610.128MHz) (Tockper)
  Physical resource: adc_clk/CLK0
  Logical resource: ODDR2_AD9222_CLK/CK0
  Location pin: OLOGIC_X8Y175.CLK0
  Clock network: clk_33m_90
--------------------------------------------------------------------------------
Slack: 28.597ns (period - min period limit)
  Period: 30.000ns
  Min period limit: 1.403ns (712.758MHz) (Tockper)
  Physical resource: adc_clk/CLK1
  Logical resource: ODDR2_AD9222_CLK/CK1
  Location pin: OLOGIC_X8Y175.CLK1
  Clock network: clk_33m_90
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_adc_divclk = PERIOD TIMEGRP "adc_divclk" TS_AD9222_DCO 
HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 1808 paths analyzed, 1646 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.839ns.
--------------------------------------------------------------------------------

Paths for end point adc_ddrout0_ir_0 (SLICE_X47Y189.AX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.161ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ADC_IF_GEN_TR[0].IDDR2_AD9222 (FF)
  Destination:          adc_ddrout0_ir_0 (FF)
  Requirement:          5.000ns
  Data Path Delay:      5.277ns (Levels of Logic = 0)
  Clock Path Skew:      0.473ns (2.100 - 1.627)
  Source Clock:         adc_ioclk rising at 0.000ns
  Destination Clock:    adc_dco rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ADC_IF_GEN_TR[0].IDDR2_AD9222 to adc_ddrout0_ir_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X18Y175.Q4    Tickq                 1.220   adc_ddrout1<0>
                                                       ADC_IF_GEN_TR[0].IDDR2_AD9222
    SLICE_X47Y189.AX     net (fanout=1)        3.994   adc_ddrout0<0>
    SLICE_X47Y189.CLK    Tdick                 0.063   adc_ddrout0_ir<3>
                                                       adc_ddrout0_ir_0
    -------------------------------------------------  ---------------------------
    Total                                      5.277ns (1.283ns logic, 3.994ns route)
                                                       (24.3% logic, 75.7% route)

--------------------------------------------------------------------------------

Paths for end point adc_ddrout0_ir_3 (SLICE_X47Y189.DX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.258ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ADC_IF_GEN_TR[3].IDDR2_AD9222 (FF)
  Destination:          adc_ddrout0_ir_3 (FF)
  Requirement:          5.000ns
  Data Path Delay:      5.180ns (Levels of Logic = 0)
  Clock Path Skew:      0.473ns (2.100 - 1.627)
  Source Clock:         adc_ioclk rising at 0.000ns
  Destination Clock:    adc_dco rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ADC_IF_GEN_TR[3].IDDR2_AD9222 to adc_ddrout0_ir_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X17Y173.Q4    Tickq                 1.220   adc_ddrout1<3>
                                                       ADC_IF_GEN_TR[3].IDDR2_AD9222
    SLICE_X47Y189.DX     net (fanout=1)        3.897   adc_ddrout0<3>
    SLICE_X47Y189.CLK    Tdick                 0.063   adc_ddrout0_ir<3>
                                                       adc_ddrout0_ir_3
    -------------------------------------------------  ---------------------------
    Total                                      5.180ns (1.283ns logic, 3.897ns route)
                                                       (24.8% logic, 75.2% route)

--------------------------------------------------------------------------------

Paths for end point adc_datreg_ir_72 (SLICE_X21Y176.AX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.276ns (requirement - (data path - clock path skew + uncertainty))
  Source:               adc_datreg_72 (FF)
  Destination:          adc_datreg_ir_72 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.658ns (Levels of Logic = 0)
  Clock Path Skew:      -0.031ns (0.734 - 0.765)
  Source Clock:         adc_dco rising at 0.000ns
  Destination Clock:    adc_dco rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: adc_datreg_72 to adc_datreg_ir_72
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y175.CMUX   Tshcko                0.488   adc_datreg_36
                                                       adc_datreg_72
    SLICE_X21Y176.AX     net (fanout=2)        4.107   adc_datreg_72
    SLICE_X21Y176.CLK    Tdick                 0.063   adc_ddrout1_ir<6>
                                                       adc_datreg_ir_72
    -------------------------------------------------  ---------------------------
    Total                                      4.658ns (0.551ns logic, 4.107ns route)
                                                       (11.8% logic, 88.2% route)

--------------------------------------------------------------------------------

Hold Paths: TS_adc_divclk = PERIOD TIMEGRP "adc_divclk" TS_AD9222_DCO HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point adc_ddrout1_ir_2 (SLICE_X67Y187.CX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.116ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ADC_IF_GEN_TR[2].IDDR2_AD9222 (FF)
  Destination:          adc_ddrout1_ir_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.462ns (Levels of Logic = 0)
  Clock Path Skew:      1.311ns (2.322 - 1.011)
  Source Clock:         adc_ioclk rising at 5.000ns
  Destination Clock:    adc_dco rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: ADC_IF_GEN_TR[2].IDDR2_AD9222 to adc_ddrout1_ir_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X16Y175.Q3    Tickq                 0.685   adc_ddrout1<2>
                                                       ADC_IF_GEN_TR[2].IDDR2_AD9222
    SLICE_X67Y187.CX     net (fanout=1)        0.729   adc_ddrout1<2>
    SLICE_X67Y187.CLK    Tckdi       (-Th)    -0.048   adc_ddrout1_ir<3>
                                                       adc_ddrout1_ir_2
    -------------------------------------------------  ---------------------------
    Total                                      1.462ns (0.733ns logic, 0.729ns route)
                                                       (50.1% logic, 49.9% route)

--------------------------------------------------------------------------------

Paths for end point adc_ddrout0_ir_1 (SLICE_X47Y189.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.127ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ADC_IF_GEN_TR[1].IDDR2_AD9222 (FF)
  Destination:          adc_ddrout0_ir_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.927ns (Levels of Logic = 0)
  Clock Path Skew:      0.765ns (1.283 - 0.518)
  Source Clock:         adc_ioclk rising at 5.000ns
  Destination Clock:    adc_dco rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: ADC_IF_GEN_TR[1].IDDR2_AD9222 to adc_ddrout0_ir_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X14Y175.Q4    Tickq                 0.591   adc_ddrout1<1>
                                                       ADC_IF_GEN_TR[1].IDDR2_AD9222
    SLICE_X47Y189.BX     net (fanout=1)        0.277   adc_ddrout0<1>
    SLICE_X47Y189.CLK    Tckdi       (-Th)    -0.059   adc_ddrout0_ir<3>
                                                       adc_ddrout0_ir_1
    -------------------------------------------------  ---------------------------
    Total                                      0.927ns (0.650ns logic, 0.277ns route)
                                                       (70.1% logic, 29.9% route)

--------------------------------------------------------------------------------

Paths for end point adc_ddrout1_ir_5 (SLICE_X21Y176.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.150ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ADC_IF_GEN_TL[5].IDDR2_AD9222 (FF)
  Destination:          adc_ddrout1_ir_5 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.741ns (Levels of Logic = 0)
  Clock Path Skew:      1.556ns (2.963 - 1.407)
  Source Clock:         adc_ioclk2 rising at 5.000ns
  Destination Clock:    adc_dco rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: ADC_IF_GEN_TL[5].IDDR2_AD9222 to adc_ddrout1_ir_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X10Y173.Q3    Tickq                 0.685   adc_ddrout1<5>
                                                       ADC_IF_GEN_TL[5].IDDR2_AD9222
    SLICE_X21Y176.BX     net (fanout=1)        1.008   adc_ddrout1<5>
    SLICE_X21Y176.CLK    Tckdi       (-Th)    -0.048   adc_ddrout1_ir<6>
                                                       adc_ddrout1_ir_5
    -------------------------------------------------  ---------------------------
    Total                                      1.741ns (0.733ns logic, 1.008ns route)
                                                       (42.1% logic, 57.9% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_adc_divclk = PERIOD TIMEGRP "adc_divclk" TS_AD9222_DCO HIGH 50%;
--------------------------------------------------------------------------------
Slack: 3.270ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: adc_dco_bufg/I0
  Logical resource: adc_dco_bufg/I0
  Location pin: BUFGMUX_X2Y4.I0
  Clock network: adc_divclk
--------------------------------------------------------------------------------
Slack: 3.962ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: adc_buf_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/_n0014<29>/CLK
  Logical resource: adc_buf_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM5_RAMA/CLK
  Location pin: SLICE_X16Y163.CLK
  Clock network: adc_dco
--------------------------------------------------------------------------------
Slack: 3.962ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: adc_buf_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/_n0014<29>/CLK
  Logical resource: adc_buf_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM5_RAMA_D1/CLK
  Location pin: SLICE_X16Y163.CLK
  Clock network: adc_dco
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_adc_ioclk = PERIOD TIMEGRP "adc_ioclk" TS_AD9222_DCO HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   0.818ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_adc_ioclk = PERIOD TIMEGRP "adc_ioclk" TS_AD9222_DCO HIGH 50%;
--------------------------------------------------------------------------------
Slack: 4.182ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 0.818ns (1222.494MHz) (Tickper)
  Physical resource: adc_ddrout1<0>/CLK0
  Logical resource: ADC_IF_GEN_TR[0].IDDR2_AD9222/CLK0
  Location pin: ILOGIC_X18Y175.CLK0
  Clock network: adc_ioclk
--------------------------------------------------------------------------------
Slack: 4.182ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 0.818ns (1222.494MHz) (Tickper)
  Physical resource: adc_ddrout1<1>/CLK0
  Logical resource: ADC_IF_GEN_TR[1].IDDR2_AD9222/CLK0
  Location pin: ILOGIC_X14Y175.CLK0
  Clock network: adc_ioclk
--------------------------------------------------------------------------------
Slack: 4.182ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 0.818ns (1222.494MHz) (Tickper)
  Physical resource: adc_ddrout1<2>/CLK0
  Logical resource: ADC_IF_GEN_TR[2].IDDR2_AD9222/CLK0
  Location pin: ILOGIC_X16Y175.CLK0
  Clock network: adc_ioclk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_adc_ioclk_inv = PERIOD TIMEGRP "adc_ioclk_inv" 
TS_AD9222_DCO PHASE 2.5 ns         HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   0.814ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_adc_ioclk_inv = PERIOD TIMEGRP "adc_ioclk_inv" TS_AD9222_DCO PHASE 2.5 ns
        HIGH 50%;
--------------------------------------------------------------------------------
Slack: 4.186ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 0.814ns (1228.501MHz) (Tickper)
  Physical resource: adc_ddrout1<0>/CLK1
  Logical resource: ADC_IF_GEN_TR[0].IDDR2_AD9222/CLK1
  Location pin: ILOGIC_X18Y175.CLK1
  Clock network: adc_ioclk_inv
--------------------------------------------------------------------------------
Slack: 4.186ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 0.814ns (1228.501MHz) (Tickper)
  Physical resource: adc_ddrout1<1>/CLK1
  Logical resource: ADC_IF_GEN_TR[1].IDDR2_AD9222/CLK1
  Location pin: ILOGIC_X14Y175.CLK1
  Clock network: adc_ioclk_inv
--------------------------------------------------------------------------------
Slack: 4.186ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 0.814ns (1228.501MHz) (Tickper)
  Physical resource: adc_ddrout1<2>/CLK1
  Logical resource: ADC_IF_GEN_TR[2].IDDR2_AD9222/CLK1
  Location pin: ILOGIC_X16Y175.CLK1
  Clock network: adc_ioclk_inv
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_adc_ioclk2 = PERIOD TIMEGRP "adc_ioclk2" TS_AD9222_DCO 
HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   0.818ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_adc_ioclk2 = PERIOD TIMEGRP "adc_ioclk2" TS_AD9222_DCO HIGH 50%;
--------------------------------------------------------------------------------
Slack: 4.182ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 0.818ns (1222.494MHz) (Tickper)
  Physical resource: adc_ddrout1<4>/CLK0
  Logical resource: ADC_IF_GEN_TL[4].IDDR2_AD9222/CLK0
  Location pin: ILOGIC_X11Y175.CLK0
  Clock network: adc_ioclk2
--------------------------------------------------------------------------------
Slack: 4.182ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 0.818ns (1222.494MHz) (Tickper)
  Physical resource: adc_ddrout1<5>/CLK0
  Logical resource: ADC_IF_GEN_TL[5].IDDR2_AD9222/CLK0
  Location pin: ILOGIC_X10Y173.CLK0
  Clock network: adc_ioclk2
--------------------------------------------------------------------------------
Slack: 4.182ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 0.818ns (1222.494MHz) (Tickper)
  Physical resource: adc_ddrout1<6>/CLK0
  Logical resource: ADC_IF_GEN_TL[6].IDDR2_AD9222/CLK0
  Location pin: ILOGIC_X9Y173.CLK0
  Clock network: adc_ioclk2
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_adc_ioclk_inv2 = PERIOD TIMEGRP "adc_ioclk_inv2" 
TS_AD9222_DCO PHASE 2.5 ns         HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   0.814ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_adc_ioclk_inv2 = PERIOD TIMEGRP "adc_ioclk_inv2" TS_AD9222_DCO PHASE 2.5 ns
        HIGH 50%;
--------------------------------------------------------------------------------
Slack: 4.186ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 0.814ns (1228.501MHz) (Tickper)
  Physical resource: adc_ddrout1<4>/CLK1
  Logical resource: ADC_IF_GEN_TL[4].IDDR2_AD9222/CLK1
  Location pin: ILOGIC_X11Y175.CLK1
  Clock network: adc_ioclk_inv2
--------------------------------------------------------------------------------
Slack: 4.186ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 0.814ns (1228.501MHz) (Tickper)
  Physical resource: adc_ddrout1<5>/CLK1
  Logical resource: ADC_IF_GEN_TL[5].IDDR2_AD9222/CLK1
  Location pin: ILOGIC_X10Y173.CLK1
  Clock network: adc_ioclk_inv2
--------------------------------------------------------------------------------
Slack: 4.186ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 0.814ns (1228.501MHz) (Tickper)
  Physical resource: adc_ddrout1<6>/CLK1
  Logical resource: ADC_IF_GEN_TL[6].IDDR2_AD9222/CLK1
  Location pin: ILOGIC_X9Y173.CLK1
  Clock network: adc_ioclk_inv2
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_dcm_extclk_clk180 = PERIOD TIMEGRP "dcm_extclk_clk180" 
TS_BP_EXTCLK PHASE         50 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 41266 paths analyzed, 692 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   7.199ns.
--------------------------------------------------------------------------------

Paths for end point scb/scb_tpext_width_c_13 (SLICE_X54Y107.CE), 33 paths
--------------------------------------------------------------------------------
Slack (setup path):     92.801ns (requirement - (data path - clock path skew + uncertainty))
  Source:               scb/scb_tpext_width_reg_0 (FF)
  Destination:          scb/scb_tpext_width_c_13 (FF)
  Requirement:          100.000ns
  Data Path Delay:      6.979ns (Levels of Logic = 3)
  Clock Path Skew:      -0.035ns (0.766 - 0.801)
  Source Clock:         clk_ext10m rising at 50.000ns
  Destination Clock:    clk_ext10m rising at 150.000ns
  Clock Uncertainty:    0.185ns

  Clock Uncertainty:          0.185ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: scb/scb_tpext_width_reg_0 to scb/scb_tpext_width_c_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y94.AQ      Tcko                  0.391   scb/scb_tpext_width_reg<3>
                                                       scb/scb_tpext_width_reg_0
    SLICE_X54Y102.A4     net (fanout=1)        1.232   scb/scb_tpext_width_reg<0>
    SLICE_X54Y102.COUT   Topcya                0.395   scb/Mcompar_scb_tpext_width_c[15]_scb_tpext_width_reg[15]_equal_134_o_cy<3>
                                                       scb/Mcompar_scb_tpext_width_c[15]_scb_tpext_width_reg[15]_equal_134_o_lut<0>
                                                       scb/Mcompar_scb_tpext_width_c[15]_scb_tpext_width_reg[15]_equal_134_o_cy<3>
    SLICE_X54Y103.CIN    net (fanout=1)        0.003   scb/Mcompar_scb_tpext_width_c[15]_scb_tpext_width_reg[15]_equal_134_o_cy<3>
    SLICE_X54Y103.BMUX   Tcinb                 0.222   scb/scb_tpext_width_c<0>
                                                       scb/Mcount_scb_tpext_width_c_cy<0>
    SLICE_X47Y91.B1      net (fanout=3)        2.175   scb/scb_tpext_width_c[15]_scb_tpext_width_reg[15]_equal_134_o
    SLICE_X47Y91.BMUX    Tilo                  0.313   scb/scb_tpext_trig
                                                       scb/_n1696_inv1
    SLICE_X54Y107.CE     net (fanout=5)        1.913   scb/_n1696_inv
    SLICE_X54Y107.CLK    Tceck                 0.335   scb/scb_tpext_width_c<15>
                                                       scb/scb_tpext_width_c_13
    -------------------------------------------------  ---------------------------
    Total                                      6.979ns (1.656ns logic, 5.323ns route)
                                                       (23.7% logic, 76.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     92.984ns (requirement - (data path - clock path skew + uncertainty))
  Source:               scb/scb_tpext_width_reg_5 (FF)
  Destination:          scb/scb_tpext_width_c_13 (FF)
  Requirement:          100.000ns
  Data Path Delay:      6.796ns (Levels of Logic = 3)
  Clock Path Skew:      -0.035ns (0.766 - 0.801)
  Source Clock:         clk_ext10m rising at 50.000ns
  Destination Clock:    clk_ext10m rising at 150.000ns
  Clock Uncertainty:    0.185ns

  Clock Uncertainty:          0.185ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: scb/scb_tpext_width_reg_5 to scb/scb_tpext_width_c_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y94.BQ      Tcko                  0.408   scb/scb_tpext_width_reg<7>
                                                       scb/scb_tpext_width_reg_5
    SLICE_X54Y102.B5     net (fanout=1)        1.052   scb/scb_tpext_width_reg<5>
    SLICE_X54Y102.COUT   Topcyb                0.375   scb/Mcompar_scb_tpext_width_c[15]_scb_tpext_width_reg[15]_equal_134_o_cy<3>
                                                       scb/Mcompar_scb_tpext_width_c[15]_scb_tpext_width_reg[15]_equal_134_o_lut<1>
                                                       scb/Mcompar_scb_tpext_width_c[15]_scb_tpext_width_reg[15]_equal_134_o_cy<3>
    SLICE_X54Y103.CIN    net (fanout=1)        0.003   scb/Mcompar_scb_tpext_width_c[15]_scb_tpext_width_reg[15]_equal_134_o_cy<3>
    SLICE_X54Y103.BMUX   Tcinb                 0.222   scb/scb_tpext_width_c<0>
                                                       scb/Mcount_scb_tpext_width_c_cy<0>
    SLICE_X47Y91.B1      net (fanout=3)        2.175   scb/scb_tpext_width_c[15]_scb_tpext_width_reg[15]_equal_134_o
    SLICE_X47Y91.BMUX    Tilo                  0.313   scb/scb_tpext_trig
                                                       scb/_n1696_inv1
    SLICE_X54Y107.CE     net (fanout=5)        1.913   scb/_n1696_inv
    SLICE_X54Y107.CLK    Tceck                 0.335   scb/scb_tpext_width_c<15>
                                                       scb/scb_tpext_width_c_13
    -------------------------------------------------  ---------------------------
    Total                                      6.796ns (1.653ns logic, 5.143ns route)
                                                       (24.3% logic, 75.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     93.039ns (requirement - (data path - clock path skew + uncertainty))
  Source:               scb/scb_tpext_width_reg_6 (FF)
  Destination:          scb/scb_tpext_width_c_13 (FF)
  Requirement:          100.000ns
  Data Path Delay:      6.741ns (Levels of Logic = 3)
  Clock Path Skew:      -0.035ns (0.766 - 0.801)
  Source Clock:         clk_ext10m rising at 50.000ns
  Destination Clock:    clk_ext10m rising at 150.000ns
  Clock Uncertainty:    0.185ns

  Clock Uncertainty:          0.185ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: scb/scb_tpext_width_reg_6 to scb/scb_tpext_width_c_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y94.CQ      Tcko                  0.408   scb/scb_tpext_width_reg<7>
                                                       scb/scb_tpext_width_reg_6
    SLICE_X54Y102.C3     net (fanout=1)        1.077   scb/scb_tpext_width_reg<6>
    SLICE_X54Y102.COUT   Topcyc                0.295   scb/Mcompar_scb_tpext_width_c[15]_scb_tpext_width_reg[15]_equal_134_o_cy<3>
                                                       scb/Mcompar_scb_tpext_width_c[15]_scb_tpext_width_reg[15]_equal_134_o_lut<2>
                                                       scb/Mcompar_scb_tpext_width_c[15]_scb_tpext_width_reg[15]_equal_134_o_cy<3>
    SLICE_X54Y103.CIN    net (fanout=1)        0.003   scb/Mcompar_scb_tpext_width_c[15]_scb_tpext_width_reg[15]_equal_134_o_cy<3>
    SLICE_X54Y103.BMUX   Tcinb                 0.222   scb/scb_tpext_width_c<0>
                                                       scb/Mcount_scb_tpext_width_c_cy<0>
    SLICE_X47Y91.B1      net (fanout=3)        2.175   scb/scb_tpext_width_c[15]_scb_tpext_width_reg[15]_equal_134_o
    SLICE_X47Y91.BMUX    Tilo                  0.313   scb/scb_tpext_trig
                                                       scb/_n1696_inv1
    SLICE_X54Y107.CE     net (fanout=5)        1.913   scb/_n1696_inv
    SLICE_X54Y107.CLK    Tceck                 0.335   scb/scb_tpext_width_c<15>
                                                       scb/scb_tpext_width_c_13
    -------------------------------------------------  ---------------------------
    Total                                      6.741ns (1.573ns logic, 5.168ns route)
                                                       (23.3% logic, 76.7% route)

--------------------------------------------------------------------------------

Paths for end point scb/scb_tpext_width_c_15 (SLICE_X54Y107.CE), 33 paths
--------------------------------------------------------------------------------
Slack (setup path):     92.822ns (requirement - (data path - clock path skew + uncertainty))
  Source:               scb/scb_tpext_width_reg_0 (FF)
  Destination:          scb/scb_tpext_width_c_15 (FF)
  Requirement:          100.000ns
  Data Path Delay:      6.958ns (Levels of Logic = 3)
  Clock Path Skew:      -0.035ns (0.766 - 0.801)
  Source Clock:         clk_ext10m rising at 50.000ns
  Destination Clock:    clk_ext10m rising at 150.000ns
  Clock Uncertainty:    0.185ns

  Clock Uncertainty:          0.185ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: scb/scb_tpext_width_reg_0 to scb/scb_tpext_width_c_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y94.AQ      Tcko                  0.391   scb/scb_tpext_width_reg<3>
                                                       scb/scb_tpext_width_reg_0
    SLICE_X54Y102.A4     net (fanout=1)        1.232   scb/scb_tpext_width_reg<0>
    SLICE_X54Y102.COUT   Topcya                0.395   scb/Mcompar_scb_tpext_width_c[15]_scb_tpext_width_reg[15]_equal_134_o_cy<3>
                                                       scb/Mcompar_scb_tpext_width_c[15]_scb_tpext_width_reg[15]_equal_134_o_lut<0>
                                                       scb/Mcompar_scb_tpext_width_c[15]_scb_tpext_width_reg[15]_equal_134_o_cy<3>
    SLICE_X54Y103.CIN    net (fanout=1)        0.003   scb/Mcompar_scb_tpext_width_c[15]_scb_tpext_width_reg[15]_equal_134_o_cy<3>
    SLICE_X54Y103.BMUX   Tcinb                 0.222   scb/scb_tpext_width_c<0>
                                                       scb/Mcount_scb_tpext_width_c_cy<0>
    SLICE_X47Y91.B1      net (fanout=3)        2.175   scb/scb_tpext_width_c[15]_scb_tpext_width_reg[15]_equal_134_o
    SLICE_X47Y91.BMUX    Tilo                  0.313   scb/scb_tpext_trig
                                                       scb/_n1696_inv1
    SLICE_X54Y107.CE     net (fanout=5)        1.913   scb/_n1696_inv
    SLICE_X54Y107.CLK    Tceck                 0.314   scb/scb_tpext_width_c<15>
                                                       scb/scb_tpext_width_c_15
    -------------------------------------------------  ---------------------------
    Total                                      6.958ns (1.635ns logic, 5.323ns route)
                                                       (23.5% logic, 76.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     93.005ns (requirement - (data path - clock path skew + uncertainty))
  Source:               scb/scb_tpext_width_reg_5 (FF)
  Destination:          scb/scb_tpext_width_c_15 (FF)
  Requirement:          100.000ns
  Data Path Delay:      6.775ns (Levels of Logic = 3)
  Clock Path Skew:      -0.035ns (0.766 - 0.801)
  Source Clock:         clk_ext10m rising at 50.000ns
  Destination Clock:    clk_ext10m rising at 150.000ns
  Clock Uncertainty:    0.185ns

  Clock Uncertainty:          0.185ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: scb/scb_tpext_width_reg_5 to scb/scb_tpext_width_c_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y94.BQ      Tcko                  0.408   scb/scb_tpext_width_reg<7>
                                                       scb/scb_tpext_width_reg_5
    SLICE_X54Y102.B5     net (fanout=1)        1.052   scb/scb_tpext_width_reg<5>
    SLICE_X54Y102.COUT   Topcyb                0.375   scb/Mcompar_scb_tpext_width_c[15]_scb_tpext_width_reg[15]_equal_134_o_cy<3>
                                                       scb/Mcompar_scb_tpext_width_c[15]_scb_tpext_width_reg[15]_equal_134_o_lut<1>
                                                       scb/Mcompar_scb_tpext_width_c[15]_scb_tpext_width_reg[15]_equal_134_o_cy<3>
    SLICE_X54Y103.CIN    net (fanout=1)        0.003   scb/Mcompar_scb_tpext_width_c[15]_scb_tpext_width_reg[15]_equal_134_o_cy<3>
    SLICE_X54Y103.BMUX   Tcinb                 0.222   scb/scb_tpext_width_c<0>
                                                       scb/Mcount_scb_tpext_width_c_cy<0>
    SLICE_X47Y91.B1      net (fanout=3)        2.175   scb/scb_tpext_width_c[15]_scb_tpext_width_reg[15]_equal_134_o
    SLICE_X47Y91.BMUX    Tilo                  0.313   scb/scb_tpext_trig
                                                       scb/_n1696_inv1
    SLICE_X54Y107.CE     net (fanout=5)        1.913   scb/_n1696_inv
    SLICE_X54Y107.CLK    Tceck                 0.314   scb/scb_tpext_width_c<15>
                                                       scb/scb_tpext_width_c_15
    -------------------------------------------------  ---------------------------
    Total                                      6.775ns (1.632ns logic, 5.143ns route)
                                                       (24.1% logic, 75.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     93.060ns (requirement - (data path - clock path skew + uncertainty))
  Source:               scb/scb_tpext_width_reg_6 (FF)
  Destination:          scb/scb_tpext_width_c_15 (FF)
  Requirement:          100.000ns
  Data Path Delay:      6.720ns (Levels of Logic = 3)
  Clock Path Skew:      -0.035ns (0.766 - 0.801)
  Source Clock:         clk_ext10m rising at 50.000ns
  Destination Clock:    clk_ext10m rising at 150.000ns
  Clock Uncertainty:    0.185ns

  Clock Uncertainty:          0.185ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: scb/scb_tpext_width_reg_6 to scb/scb_tpext_width_c_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y94.CQ      Tcko                  0.408   scb/scb_tpext_width_reg<7>
                                                       scb/scb_tpext_width_reg_6
    SLICE_X54Y102.C3     net (fanout=1)        1.077   scb/scb_tpext_width_reg<6>
    SLICE_X54Y102.COUT   Topcyc                0.295   scb/Mcompar_scb_tpext_width_c[15]_scb_tpext_width_reg[15]_equal_134_o_cy<3>
                                                       scb/Mcompar_scb_tpext_width_c[15]_scb_tpext_width_reg[15]_equal_134_o_lut<2>
                                                       scb/Mcompar_scb_tpext_width_c[15]_scb_tpext_width_reg[15]_equal_134_o_cy<3>
    SLICE_X54Y103.CIN    net (fanout=1)        0.003   scb/Mcompar_scb_tpext_width_c[15]_scb_tpext_width_reg[15]_equal_134_o_cy<3>
    SLICE_X54Y103.BMUX   Tcinb                 0.222   scb/scb_tpext_width_c<0>
                                                       scb/Mcount_scb_tpext_width_c_cy<0>
    SLICE_X47Y91.B1      net (fanout=3)        2.175   scb/scb_tpext_width_c[15]_scb_tpext_width_reg[15]_equal_134_o
    SLICE_X47Y91.BMUX    Tilo                  0.313   scb/scb_tpext_trig
                                                       scb/_n1696_inv1
    SLICE_X54Y107.CE     net (fanout=5)        1.913   scb/_n1696_inv
    SLICE_X54Y107.CLK    Tceck                 0.314   scb/scb_tpext_width_c<15>
                                                       scb/scb_tpext_width_c_15
    -------------------------------------------------  ---------------------------
    Total                                      6.720ns (1.552ns logic, 5.168ns route)
                                                       (23.1% logic, 76.9% route)

--------------------------------------------------------------------------------

Paths for end point scb/scb_tpext_width_c_14 (SLICE_X54Y107.CE), 33 paths
--------------------------------------------------------------------------------
Slack (setup path):     92.840ns (requirement - (data path - clock path skew + uncertainty))
  Source:               scb/scb_tpext_width_reg_0 (FF)
  Destination:          scb/scb_tpext_width_c_14 (FF)
  Requirement:          100.000ns
  Data Path Delay:      6.940ns (Levels of Logic = 3)
  Clock Path Skew:      -0.035ns (0.766 - 0.801)
  Source Clock:         clk_ext10m rising at 50.000ns
  Destination Clock:    clk_ext10m rising at 150.000ns
  Clock Uncertainty:    0.185ns

  Clock Uncertainty:          0.185ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: scb/scb_tpext_width_reg_0 to scb/scb_tpext_width_c_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y94.AQ      Tcko                  0.391   scb/scb_tpext_width_reg<3>
                                                       scb/scb_tpext_width_reg_0
    SLICE_X54Y102.A4     net (fanout=1)        1.232   scb/scb_tpext_width_reg<0>
    SLICE_X54Y102.COUT   Topcya                0.395   scb/Mcompar_scb_tpext_width_c[15]_scb_tpext_width_reg[15]_equal_134_o_cy<3>
                                                       scb/Mcompar_scb_tpext_width_c[15]_scb_tpext_width_reg[15]_equal_134_o_lut<0>
                                                       scb/Mcompar_scb_tpext_width_c[15]_scb_tpext_width_reg[15]_equal_134_o_cy<3>
    SLICE_X54Y103.CIN    net (fanout=1)        0.003   scb/Mcompar_scb_tpext_width_c[15]_scb_tpext_width_reg[15]_equal_134_o_cy<3>
    SLICE_X54Y103.BMUX   Tcinb                 0.222   scb/scb_tpext_width_c<0>
                                                       scb/Mcount_scb_tpext_width_c_cy<0>
    SLICE_X47Y91.B1      net (fanout=3)        2.175   scb/scb_tpext_width_c[15]_scb_tpext_width_reg[15]_equal_134_o
    SLICE_X47Y91.BMUX    Tilo                  0.313   scb/scb_tpext_trig
                                                       scb/_n1696_inv1
    SLICE_X54Y107.CE     net (fanout=5)        1.913   scb/_n1696_inv
    SLICE_X54Y107.CLK    Tceck                 0.296   scb/scb_tpext_width_c<15>
                                                       scb/scb_tpext_width_c_14
    -------------------------------------------------  ---------------------------
    Total                                      6.940ns (1.617ns logic, 5.323ns route)
                                                       (23.3% logic, 76.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     93.023ns (requirement - (data path - clock path skew + uncertainty))
  Source:               scb/scb_tpext_width_reg_5 (FF)
  Destination:          scb/scb_tpext_width_c_14 (FF)
  Requirement:          100.000ns
  Data Path Delay:      6.757ns (Levels of Logic = 3)
  Clock Path Skew:      -0.035ns (0.766 - 0.801)
  Source Clock:         clk_ext10m rising at 50.000ns
  Destination Clock:    clk_ext10m rising at 150.000ns
  Clock Uncertainty:    0.185ns

  Clock Uncertainty:          0.185ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: scb/scb_tpext_width_reg_5 to scb/scb_tpext_width_c_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y94.BQ      Tcko                  0.408   scb/scb_tpext_width_reg<7>
                                                       scb/scb_tpext_width_reg_5
    SLICE_X54Y102.B5     net (fanout=1)        1.052   scb/scb_tpext_width_reg<5>
    SLICE_X54Y102.COUT   Topcyb                0.375   scb/Mcompar_scb_tpext_width_c[15]_scb_tpext_width_reg[15]_equal_134_o_cy<3>
                                                       scb/Mcompar_scb_tpext_width_c[15]_scb_tpext_width_reg[15]_equal_134_o_lut<1>
                                                       scb/Mcompar_scb_tpext_width_c[15]_scb_tpext_width_reg[15]_equal_134_o_cy<3>
    SLICE_X54Y103.CIN    net (fanout=1)        0.003   scb/Mcompar_scb_tpext_width_c[15]_scb_tpext_width_reg[15]_equal_134_o_cy<3>
    SLICE_X54Y103.BMUX   Tcinb                 0.222   scb/scb_tpext_width_c<0>
                                                       scb/Mcount_scb_tpext_width_c_cy<0>
    SLICE_X47Y91.B1      net (fanout=3)        2.175   scb/scb_tpext_width_c[15]_scb_tpext_width_reg[15]_equal_134_o
    SLICE_X47Y91.BMUX    Tilo                  0.313   scb/scb_tpext_trig
                                                       scb/_n1696_inv1
    SLICE_X54Y107.CE     net (fanout=5)        1.913   scb/_n1696_inv
    SLICE_X54Y107.CLK    Tceck                 0.296   scb/scb_tpext_width_c<15>
                                                       scb/scb_tpext_width_c_14
    -------------------------------------------------  ---------------------------
    Total                                      6.757ns (1.614ns logic, 5.143ns route)
                                                       (23.9% logic, 76.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     93.078ns (requirement - (data path - clock path skew + uncertainty))
  Source:               scb/scb_tpext_width_reg_6 (FF)
  Destination:          scb/scb_tpext_width_c_14 (FF)
  Requirement:          100.000ns
  Data Path Delay:      6.702ns (Levels of Logic = 3)
  Clock Path Skew:      -0.035ns (0.766 - 0.801)
  Source Clock:         clk_ext10m rising at 50.000ns
  Destination Clock:    clk_ext10m rising at 150.000ns
  Clock Uncertainty:    0.185ns

  Clock Uncertainty:          0.185ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: scb/scb_tpext_width_reg_6 to scb/scb_tpext_width_c_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y94.CQ      Tcko                  0.408   scb/scb_tpext_width_reg<7>
                                                       scb/scb_tpext_width_reg_6
    SLICE_X54Y102.C3     net (fanout=1)        1.077   scb/scb_tpext_width_reg<6>
    SLICE_X54Y102.COUT   Topcyc                0.295   scb/Mcompar_scb_tpext_width_c[15]_scb_tpext_width_reg[15]_equal_134_o_cy<3>
                                                       scb/Mcompar_scb_tpext_width_c[15]_scb_tpext_width_reg[15]_equal_134_o_lut<2>
                                                       scb/Mcompar_scb_tpext_width_c[15]_scb_tpext_width_reg[15]_equal_134_o_cy<3>
    SLICE_X54Y103.CIN    net (fanout=1)        0.003   scb/Mcompar_scb_tpext_width_c[15]_scb_tpext_width_reg[15]_equal_134_o_cy<3>
    SLICE_X54Y103.BMUX   Tcinb                 0.222   scb/scb_tpext_width_c<0>
                                                       scb/Mcount_scb_tpext_width_c_cy<0>
    SLICE_X47Y91.B1      net (fanout=3)        2.175   scb/scb_tpext_width_c[15]_scb_tpext_width_reg[15]_equal_134_o
    SLICE_X47Y91.BMUX    Tilo                  0.313   scb/scb_tpext_trig
                                                       scb/_n1696_inv1
    SLICE_X54Y107.CE     net (fanout=5)        1.913   scb/_n1696_inv
    SLICE_X54Y107.CLK    Tceck                 0.296   scb/scb_tpext_width_c<15>
                                                       scb/scb_tpext_width_c_14
    -------------------------------------------------  ---------------------------
    Total                                      6.702ns (1.534ns logic, 5.168ns route)
                                                       (22.9% logic, 77.1% route)

--------------------------------------------------------------------------------

Hold Paths: TS_dcm_extclk_clk180 = PERIOD TIMEGRP "dcm_extclk_clk180" TS_BP_EXTCLK PHASE
        50 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point drs_refclkTenM (SLICE_X41Y110.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.436ns (requirement - (clock path skew + uncertainty - data path))
  Source:               drs_refclkTenM (FF)
  Destination:          drs_refclkTenM (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.436ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_ext10m rising at 150.000ns
  Destination Clock:    clk_ext10m rising at 150.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: drs_refclkTenM to drs_refclkTenM
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y110.DQ     Tcko                  0.198   drs_refclkTenM
                                                       drs_refclkTenM
    SLICE_X41Y110.D6     net (fanout=2)        0.023   drs_refclkTenM
    SLICE_X41Y110.CLK    Tah         (-Th)    -0.215   drs_refclkTenM
                                                       drs_refclkTenM_rstpot
                                                       drs_refclkTenM
    -------------------------------------------------  ---------------------------
    Total                                      0.436ns (0.413ns logic, 0.023ns route)
                                                       (94.7% logic, 5.3% route)

--------------------------------------------------------------------------------

Paths for end point scb/scb_tpext_freq_c_29 (SLICE_X64Y103.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.463ns (requirement - (clock path skew + uncertainty - data path))
  Source:               scb/scb_tpext_freq_c_29 (FF)
  Destination:          scb/scb_tpext_freq_c_29 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.463ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_ext10m rising at 150.000ns
  Destination Clock:    clk_ext10m rising at 150.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: scb/scb_tpext_freq_c_29 to scb/scb_tpext_freq_c_29
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X64Y103.AQ     Tcko                  0.200   scb/scb_tpext_freq_c<29>
                                                       scb/scb_tpext_freq_c_29
    SLICE_X64Y103.A6     net (fanout=2)        0.025   scb/scb_tpext_freq_c<29>
    SLICE_X64Y103.CLK    Tah         (-Th)    -0.238   scb/scb_tpext_freq_c<29>
                                                       scb/Mcount_scb_tpext_freq_c_lut<29>
                                                       scb/Mcount_scb_tpext_freq_c_xor<29>
                                                       scb/scb_tpext_freq_c_29
    -------------------------------------------------  ---------------------------
    Total                                      0.463ns (0.438ns logic, 0.025ns route)
                                                       (94.6% logic, 5.4% route)

--------------------------------------------------------------------------------

Paths for end point scb/scb_tpext_trig (SLICE_X47Y91.B5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.488ns (requirement - (clock path skew + uncertainty - data path))
  Source:               scb/scb_tpext_trig (FF)
  Destination:          scb/scb_tpext_trig (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.488ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_ext10m rising at 150.000ns
  Destination Clock:    clk_ext10m rising at 150.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: scb/scb_tpext_trig to scb/scb_tpext_trig
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y91.BQ      Tcko                  0.198   scb/scb_tpext_trig
                                                       scb/scb_tpext_trig
    SLICE_X47Y91.B5      net (fanout=2)        0.075   scb/scb_tpext_trig
    SLICE_X47Y91.CLK     Tah         (-Th)    -0.215   scb/scb_tpext_trig
                                                       scb/scb_tpext_trig_rstpot
                                                       scb/scb_tpext_trig
    -------------------------------------------------  ---------------------------
    Total                                      0.488ns (0.413ns logic, 0.075ns route)
                                                       (84.6% logic, 15.4% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_dcm_extclk_clk180 = PERIOD TIMEGRP "dcm_extclk_clk180" TS_BP_EXTCLK PHASE
        50 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 98.270ns (period - min period limit)
  Period: 100.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: dcm_extclk/clkout1_buf/I0
  Logical resource: dcm_extclk/clkout1_buf/I0
  Location pin: BUFGMUX_X2Y9.I0
  Clock network: dcm_extclk/clk180
--------------------------------------------------------------------------------
Slack: 99.570ns (period - min period limit)
  Period: 100.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: scb/scb_tpext_freq_c<0>/CLK
  Logical resource: scb/scb_tpext_freq_c_0/CK
  Location pin: SLICE_X64Y95.CLK
  Clock network: clk_ext10m
--------------------------------------------------------------------------------
Slack: 99.570ns (period - (min high pulse limit / (high pulse / period)))
  Period: 100.000ns
  High pulse: 50.000ns
  High pulse limit: 0.215ns (Trpw)
  Physical resource: scb/scb_tpext_freq_c<0>/SR
  Logical resource: scb/scb_tpext_freq_c_0/SR
  Location pin: SLICE_X64Y95.SR
  Clock network: scb/rst_refclk_and
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_dcm_extclk_clkfx = PERIOD TIMEGRP "dcm_extclk_clkfx" 
TS_BP_EXTCLK / 4 HIGH         50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.730ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_dcm_extclk_clkfx = PERIOD TIMEGRP "dcm_extclk_clkfx" TS_BP_EXTCLK / 4 HIGH
        50%;
--------------------------------------------------------------------------------
Slack: 23.270ns (period - min period limit)
  Period: 25.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: dcm_extclk/clkout2_buf/I0
  Logical resource: dcm_extclk/clkout2_buf/I0
  Location pin: BUFGMUX_X3Y14.I0
  Clock network: dcm_extclk/clkfx
--------------------------------------------------------------------------------
Slack: 23.361ns (period - min period limit)
  Period: 25.000ns
  Min period limit: 1.639ns (610.128MHz) (Tockper)
  Physical resource: drs_tag_h/CLK0
  Logical resource: ODDR2_DRS_TAG_H/CK0
  Location pin: OLOGIC_X4Y173.CLK0
  Clock network: clk_ext40m
--------------------------------------------------------------------------------
Slack: 23.361ns (period - min period limit)
  Period: 25.000ns
  Min period limit: 1.639ns (610.128MHz) (Tockper)
  Physical resource: drs_tag_l/CLK0
  Logical resource: ODDR2_DRS_TAG_L/CK0
  Location pin: OLOGIC_X2Y175.CLK0
  Clock network: clk_ext40m
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_trig_offset_reg_14_LDC = MAXDELAY TO TIMEGRP 
"TO_trig_offset_reg_14_LDC"         TS_dcm_v5_clkout0 DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   4.702ns.
--------------------------------------------------------------------------------

Paths for end point trig_offset_reg_14_LDC (SLICE_X70Y98.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    2.797ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rst_read_sync (FF)
  Destination:          trig_offset_reg_14_LDC (LATCH)
  Requirement:          7.499ns
  Data Path Delay:      4.702ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_read_TRIGGER_FREQ_OFFSET[14]_AND_821_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: rst_read_sync to trig_offset_reg_14_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y108.AQ     Tcko                  0.391   rst_read_sync
                                                       rst_read_sync
    SLICE_X73Y98.B1      net (fanout=601)      3.273   rst_read_sync
    SLICE_X73Y98.BMUX    Tilo                  0.313   trig_offset_reg_14_C_14
                                                       rst_read_TRIGGER_FREQ_OFFSET[14]_AND_822_o1
    SLICE_X70Y98.SR      net (fanout=2)        0.496   rst_read_TRIGGER_FREQ_OFFSET[14]_AND_822_o
    SLICE_X70Y98.CLK     Trck                  0.229   trig_offset_reg_14_LDC
                                                       trig_offset_reg_14_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.702ns (0.933ns logic, 3.769ns route)
                                                       (19.8% logic, 80.2% route)

--------------------------------------------------------------------------------
Slack (setup paths):    4.923ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rbcp_reg/regXCDData_6 (FF)
  Destination:          trig_offset_reg_14_LDC (LATCH)
  Requirement:          7.499ns
  Data Path Delay:      2.576ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_133m rising at 0.000ns
  Destination Clock:    rst_read_TRIGGER_FREQ_OFFSET[14]_AND_821_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: rbcp_reg/regXCDData_6 to trig_offset_reg_14_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X61Y93.CQ      Tcko                  0.391   rbcp_reg/regXCDData<7>
                                                       rbcp_reg/regXCDData_6
    SLICE_X73Y98.B5      net (fanout=4)        1.147   rbcp_reg/regXCDData<6>
    SLICE_X73Y98.BMUX    Tilo                  0.313   trig_offset_reg_14_C_14
                                                       rst_read_TRIGGER_FREQ_OFFSET[14]_AND_822_o1
    SLICE_X70Y98.SR      net (fanout=2)        0.496   rst_read_TRIGGER_FREQ_OFFSET[14]_AND_822_o
    SLICE_X70Y98.CLK     Trck                  0.229   trig_offset_reg_14_LDC
                                                       trig_offset_reg_14_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.576ns (0.933ns logic, 1.643ns route)
                                                       (36.2% logic, 63.8% route)

--------------------------------------------------------------------------------

Paths for end point trig_offset_reg_14_LDC (SLICE_X70Y98.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  3.265ns (requirement - data path)
  Source:               rst_read_sync (FF)
  Destination:          trig_offset_reg_14_LDC (LATCH)
  Requirement:          7.499ns
  Data Path Delay:      4.234ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: rst_read_sync to trig_offset_reg_14_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y108.AQ     Tcko                  0.391   rst_read_sync
                                                       rst_read_sync
    SLICE_X73Y98.B1      net (fanout=601)      3.273   rst_read_sync
    SLICE_X73Y98.B       Tilo                  0.259   trig_offset_reg_14_C_14
                                                       rst_read_TRIGGER_FREQ_OFFSET[14]_AND_821_o1
    SLICE_X70Y98.CLK     net (fanout=2)        0.311   rst_read_TRIGGER_FREQ_OFFSET[14]_AND_821_o
    -------------------------------------------------  ---------------------------
    Total                                      4.234ns (0.650ns logic, 3.584ns route)
                                                       (15.4% logic, 84.6% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  5.391ns (requirement - data path)
  Source:               rbcp_reg/regXCDData_6 (FF)
  Destination:          trig_offset_reg_14_LDC (LATCH)
  Requirement:          7.499ns
  Data Path Delay:      2.108ns (Levels of Logic = 1)
  Source Clock:         clk_133m rising at 0.000ns

  Maximum Data Path at Slow Process Corner: rbcp_reg/regXCDData_6 to trig_offset_reg_14_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X61Y93.CQ      Tcko                  0.391   rbcp_reg/regXCDData<7>
                                                       rbcp_reg/regXCDData_6
    SLICE_X73Y98.B5      net (fanout=4)        1.147   rbcp_reg/regXCDData<6>
    SLICE_X73Y98.B       Tilo                  0.259   trig_offset_reg_14_C_14
                                                       rst_read_TRIGGER_FREQ_OFFSET[14]_AND_821_o1
    SLICE_X70Y98.CLK     net (fanout=2)        0.311   rst_read_TRIGGER_FREQ_OFFSET[14]_AND_821_o
    -------------------------------------------------  ---------------------------
    Total                                      2.108ns (0.650ns logic, 1.458ns route)
                                                       (30.8% logic, 69.2% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_trig_offset_reg_14_LDC = MAXDELAY TO TIMEGRP "TO_trig_offset_reg_14_LDC"         TS_dcm_v5_clkout0 DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point trig_offset_reg_14_LDC (SLICE_X70Y98.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.445ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rbcp_reg/regXCDData_6 (FF)
  Destination:          trig_offset_reg_14_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.445ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_133m rising at 0.000ns
  Destination Clock:    rst_read_TRIGGER_FREQ_OFFSET[14]_AND_821_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rbcp_reg/regXCDData_6 to trig_offset_reg_14_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X61Y93.CQ      Tcko                  0.198   rbcp_reg/regXCDData<7>
                                                       rbcp_reg/regXCDData_6
    SLICE_X73Y98.B5      net (fanout=4)        0.676   rbcp_reg/regXCDData<6>
    SLICE_X73Y98.BMUX    Tilo                  0.203   trig_offset_reg_14_C_14
                                                       rst_read_TRIGGER_FREQ_OFFSET[14]_AND_822_o1
    SLICE_X70Y98.SR      net (fanout=2)        0.274   rst_read_TRIGGER_FREQ_OFFSET[14]_AND_822_o
    SLICE_X70Y98.CLK     Tremck      (-Th)    -0.094   trig_offset_reg_14_LDC
                                                       trig_offset_reg_14_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.445ns (0.495ns logic, 0.950ns route)
                                                       (34.3% logic, 65.7% route)
--------------------------------------------------------------------------------
Slack (hold path):      2.859ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rst_read_sync (FF)
  Destination:          trig_offset_reg_14_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      2.859ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_read_TRIGGER_FREQ_OFFSET[14]_AND_821_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rst_read_sync to trig_offset_reg_14_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y108.AQ     Tcko                  0.198   rst_read_sync
                                                       rst_read_sync
    SLICE_X73Y98.B1      net (fanout=601)      2.090   rst_read_sync
    SLICE_X73Y98.BMUX    Tilo                  0.203   trig_offset_reg_14_C_14
                                                       rst_read_TRIGGER_FREQ_OFFSET[14]_AND_822_o1
    SLICE_X70Y98.SR      net (fanout=2)        0.274   rst_read_TRIGGER_FREQ_OFFSET[14]_AND_822_o
    SLICE_X70Y98.CLK     Tremck      (-Th)    -0.094   trig_offset_reg_14_LDC
                                                       trig_offset_reg_14_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.859ns (0.495ns logic, 2.364ns route)
                                                       (17.3% logic, 82.7% route)
--------------------------------------------------------------------------------

Paths for end point trig_offset_reg_14_LDC (SLICE_X70Y98.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.154ns (data path)
  Source:               rbcp_reg/regXCDData_6 (FF)
  Destination:          trig_offset_reg_14_LDC (LATCH)
  Data Path Delay:      1.154ns (Levels of Logic = 1)
  Source Clock:         clk_133m rising at 0.000ns

  Minimum Data Path at Fast Process Corner: rbcp_reg/regXCDData_6 to trig_offset_reg_14_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X61Y93.CQ      Tcko                  0.198   rbcp_reg/regXCDData<7>
                                                       rbcp_reg/regXCDData_6
    SLICE_X73Y98.B5      net (fanout=4)        0.676   rbcp_reg/regXCDData<6>
    SLICE_X73Y98.B       Tilo                  0.156   trig_offset_reg_14_C_14
                                                       rst_read_TRIGGER_FREQ_OFFSET[14]_AND_821_o1
    SLICE_X70Y98.CLK     net (fanout=2)        0.124   rst_read_TRIGGER_FREQ_OFFSET[14]_AND_821_o
    -------------------------------------------------  ---------------------------
    Total                                      1.154ns (0.354ns logic, 0.800ns route)
                                                       (30.7% logic, 69.3% route)
--------------------------------------------------------------------------------

Paths for end point trig_offset_reg_14_LDC (SLICE_X70Y98.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.568ns (data path)
  Source:               rst_read_sync (FF)
  Destination:          trig_offset_reg_14_LDC (LATCH)
  Data Path Delay:      2.568ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: rst_read_sync to trig_offset_reg_14_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y108.AQ     Tcko                  0.198   rst_read_sync
                                                       rst_read_sync
    SLICE_X73Y98.B1      net (fanout=601)      2.090   rst_read_sync
    SLICE_X73Y98.B       Tilo                  0.156   trig_offset_reg_14_C_14
                                                       rst_read_TRIGGER_FREQ_OFFSET[14]_AND_821_o1
    SLICE_X70Y98.CLK     net (fanout=2)        0.124   rst_read_TRIGGER_FREQ_OFFSET[14]_AND_821_o
    -------------------------------------------------  ---------------------------
    Total                                      2.568ns (0.354ns logic, 2.214ns route)
                                                       (13.8% logic, 86.2% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_trig_offset_reg_11_LDC = MAXDELAY TO TIMEGRP 
"TO_trig_offset_reg_11_LDC"         TS_dcm_v5_clkout0 DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   5.609ns.
--------------------------------------------------------------------------------

Paths for end point trig_offset_reg_11_LDC (SLICE_X78Y93.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    1.890ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rst_read_sync (FF)
  Destination:          trig_offset_reg_11_LDC (LATCH)
  Requirement:          7.499ns
  Data Path Delay:      5.609ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_read_TRIGGER_FREQ_OFFSET[11]_AND_827_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: rst_read_sync to trig_offset_reg_11_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y108.AQ     Tcko                  0.391   rst_read_sync
                                                       rst_read_sync
    SLICE_X77Y94.C5      net (fanout=601)      4.024   rst_read_sync
    SLICE_X77Y94.CMUX    Tilo                  0.313   trig_offset_reg_11_C_11
                                                       rst_read_TRIGGER_FREQ_OFFSET[11]_AND_828_o1
    SLICE_X78Y93.SR      net (fanout=2)        0.652   rst_read_TRIGGER_FREQ_OFFSET[11]_AND_828_o
    SLICE_X78Y93.CLK     Trck                  0.229   trig_offset_reg_11_LDC
                                                       trig_offset_reg_11_LDC
    -------------------------------------------------  ---------------------------
    Total                                      5.609ns (0.933ns logic, 4.676ns route)
                                                       (16.6% logic, 83.4% route)

--------------------------------------------------------------------------------
Slack (setup paths):    4.239ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rbcp_reg/regXCDData_3 (FF)
  Destination:          trig_offset_reg_11_LDC (LATCH)
  Requirement:          7.499ns
  Data Path Delay:      3.260ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_133m rising at 0.000ns
  Destination Clock:    rst_read_TRIGGER_FREQ_OFFSET[11]_AND_827_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: rbcp_reg/regXCDData_3 to trig_offset_reg_11_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X65Y93.DQ      Tcko                  0.391   rbcp_reg/regXCDData<3>
                                                       rbcp_reg/regXCDData_3
    SLICE_X77Y94.C4      net (fanout=4)        1.675   rbcp_reg/regXCDData<3>
    SLICE_X77Y94.CMUX    Tilo                  0.313   trig_offset_reg_11_C_11
                                                       rst_read_TRIGGER_FREQ_OFFSET[11]_AND_828_o1
    SLICE_X78Y93.SR      net (fanout=2)        0.652   rst_read_TRIGGER_FREQ_OFFSET[11]_AND_828_o
    SLICE_X78Y93.CLK     Trck                  0.229   trig_offset_reg_11_LDC
                                                       trig_offset_reg_11_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.260ns (0.933ns logic, 2.327ns route)
                                                       (28.6% logic, 71.4% route)

--------------------------------------------------------------------------------

Paths for end point trig_offset_reg_11_LDC (SLICE_X78Y93.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  2.308ns (requirement - data path)
  Source:               rst_read_sync (FF)
  Destination:          trig_offset_reg_11_LDC (LATCH)
  Requirement:          7.499ns
  Data Path Delay:      5.191ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: rst_read_sync to trig_offset_reg_11_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y108.AQ     Tcko                  0.391   rst_read_sync
                                                       rst_read_sync
    SLICE_X77Y94.C5      net (fanout=601)      4.024   rst_read_sync
    SLICE_X77Y94.C       Tilo                  0.259   trig_offset_reg_11_C_11
                                                       rst_read_TRIGGER_FREQ_OFFSET[11]_AND_827_o1
    SLICE_X78Y93.CLK     net (fanout=2)        0.517   rst_read_TRIGGER_FREQ_OFFSET[11]_AND_827_o
    -------------------------------------------------  ---------------------------
    Total                                      5.191ns (0.650ns logic, 4.541ns route)
                                                       (12.5% logic, 87.5% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  4.657ns (requirement - data path)
  Source:               rbcp_reg/regXCDData_3 (FF)
  Destination:          trig_offset_reg_11_LDC (LATCH)
  Requirement:          7.499ns
  Data Path Delay:      2.842ns (Levels of Logic = 1)
  Source Clock:         clk_133m rising at 0.000ns

  Maximum Data Path at Slow Process Corner: rbcp_reg/regXCDData_3 to trig_offset_reg_11_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X65Y93.DQ      Tcko                  0.391   rbcp_reg/regXCDData<3>
                                                       rbcp_reg/regXCDData_3
    SLICE_X77Y94.C4      net (fanout=4)        1.675   rbcp_reg/regXCDData<3>
    SLICE_X77Y94.C       Tilo                  0.259   trig_offset_reg_11_C_11
                                                       rst_read_TRIGGER_FREQ_OFFSET[11]_AND_827_o1
    SLICE_X78Y93.CLK     net (fanout=2)        0.517   rst_read_TRIGGER_FREQ_OFFSET[11]_AND_827_o
    -------------------------------------------------  ---------------------------
    Total                                      2.842ns (0.650ns logic, 2.192ns route)
                                                       (22.9% logic, 77.1% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_trig_offset_reg_11_LDC = MAXDELAY TO TIMEGRP "TO_trig_offset_reg_11_LDC"         TS_dcm_v5_clkout0 DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point trig_offset_reg_11_LDC (SLICE_X78Y93.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.869ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rbcp_reg/regXCDData_3 (FF)
  Destination:          trig_offset_reg_11_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.869ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_133m rising at 0.000ns
  Destination Clock:    rst_read_TRIGGER_FREQ_OFFSET[11]_AND_827_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rbcp_reg/regXCDData_3 to trig_offset_reg_11_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X65Y93.DQ      Tcko                  0.198   rbcp_reg/regXCDData<3>
                                                       rbcp_reg/regXCDData_3
    SLICE_X77Y94.C4      net (fanout=4)        1.008   rbcp_reg/regXCDData<3>
    SLICE_X77Y94.CMUX    Tilo                  0.203   trig_offset_reg_11_C_11
                                                       rst_read_TRIGGER_FREQ_OFFSET[11]_AND_828_o1
    SLICE_X78Y93.SR      net (fanout=2)        0.366   rst_read_TRIGGER_FREQ_OFFSET[11]_AND_828_o
    SLICE_X78Y93.CLK     Tremck      (-Th)    -0.094   trig_offset_reg_11_LDC
                                                       trig_offset_reg_11_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.869ns (0.495ns logic, 1.374ns route)
                                                       (26.5% logic, 73.5% route)
--------------------------------------------------------------------------------
Slack (hold path):      3.416ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rst_read_sync (FF)
  Destination:          trig_offset_reg_11_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      3.416ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_read_TRIGGER_FREQ_OFFSET[11]_AND_827_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rst_read_sync to trig_offset_reg_11_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y108.AQ     Tcko                  0.198   rst_read_sync
                                                       rst_read_sync
    SLICE_X77Y94.C5      net (fanout=601)      2.555   rst_read_sync
    SLICE_X77Y94.CMUX    Tilo                  0.203   trig_offset_reg_11_C_11
                                                       rst_read_TRIGGER_FREQ_OFFSET[11]_AND_828_o1
    SLICE_X78Y93.SR      net (fanout=2)        0.366   rst_read_TRIGGER_FREQ_OFFSET[11]_AND_828_o
    SLICE_X78Y93.CLK     Tremck      (-Th)    -0.094   trig_offset_reg_11_LDC
                                                       trig_offset_reg_11_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.416ns (0.495ns logic, 2.921ns route)
                                                       (14.5% logic, 85.5% route)
--------------------------------------------------------------------------------

Paths for end point trig_offset_reg_11_LDC (SLICE_X78Y93.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.658ns (data path)
  Source:               rbcp_reg/regXCDData_3 (FF)
  Destination:          trig_offset_reg_11_LDC (LATCH)
  Data Path Delay:      1.658ns (Levels of Logic = 1)
  Source Clock:         clk_133m rising at 0.000ns

  Minimum Data Path at Fast Process Corner: rbcp_reg/regXCDData_3 to trig_offset_reg_11_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X65Y93.DQ      Tcko                  0.198   rbcp_reg/regXCDData<3>
                                                       rbcp_reg/regXCDData_3
    SLICE_X77Y94.C4      net (fanout=4)        1.008   rbcp_reg/regXCDData<3>
    SLICE_X77Y94.C       Tilo                  0.156   trig_offset_reg_11_C_11
                                                       rst_read_TRIGGER_FREQ_OFFSET[11]_AND_827_o1
    SLICE_X78Y93.CLK     net (fanout=2)        0.296   rst_read_TRIGGER_FREQ_OFFSET[11]_AND_827_o
    -------------------------------------------------  ---------------------------
    Total                                      1.658ns (0.354ns logic, 1.304ns route)
                                                       (21.4% logic, 78.6% route)
--------------------------------------------------------------------------------

Paths for end point trig_offset_reg_11_LDC (SLICE_X78Y93.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   3.205ns (data path)
  Source:               rst_read_sync (FF)
  Destination:          trig_offset_reg_11_LDC (LATCH)
  Data Path Delay:      3.205ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: rst_read_sync to trig_offset_reg_11_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y108.AQ     Tcko                  0.198   rst_read_sync
                                                       rst_read_sync
    SLICE_X77Y94.C5      net (fanout=601)      2.555   rst_read_sync
    SLICE_X77Y94.C       Tilo                  0.156   trig_offset_reg_11_C_11
                                                       rst_read_TRIGGER_FREQ_OFFSET[11]_AND_827_o1
    SLICE_X78Y93.CLK     net (fanout=2)        0.296   rst_read_TRIGGER_FREQ_OFFSET[11]_AND_827_o
    -------------------------------------------------  ---------------------------
    Total                                      3.205ns (0.354ns logic, 2.851ns route)
                                                       (11.0% logic, 89.0% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_trig_offset_reg_13_LDC = MAXDELAY TO TIMEGRP 
"TO_trig_offset_reg_13_LDC"         TS_dcm_v5_clkout0 DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   3.972ns.
--------------------------------------------------------------------------------

Paths for end point trig_offset_reg_13_LDC (SLICE_X62Y100.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    3.527ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rst_read_sync (FF)
  Destination:          trig_offset_reg_13_LDC (LATCH)
  Requirement:          7.499ns
  Data Path Delay:      3.972ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_read_TRIGGER_FREQ_OFFSET[13]_AND_823_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: rst_read_sync to trig_offset_reg_13_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y108.AQ     Tcko                  0.391   rst_read_sync
                                                       rst_read_sync
    SLICE_X63Y99.C4      net (fanout=601)      2.397   rst_read_sync
    SLICE_X63Y99.CMUX    Tilo                  0.313   trig_offset_reg_13_C_13
                                                       rst_read_TRIGGER_FREQ_OFFSET[13]_AND_824_o1
    SLICE_X62Y100.SR     net (fanout=2)        0.656   rst_read_TRIGGER_FREQ_OFFSET[13]_AND_824_o
    SLICE_X62Y100.CLK    Trck                  0.215   trig_offset_reg_13_LDC
                                                       trig_offset_reg_13_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.972ns (0.919ns logic, 3.053ns route)
                                                       (23.1% logic, 76.9% route)

--------------------------------------------------------------------------------
Slack (setup paths):    5.061ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rbcp_reg/regXCDData_5 (FF)
  Destination:          trig_offset_reg_13_LDC (LATCH)
  Requirement:          7.499ns
  Data Path Delay:      2.438ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_133m rising at 0.000ns
  Destination Clock:    rst_read_TRIGGER_FREQ_OFFSET[13]_AND_823_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: rbcp_reg/regXCDData_5 to trig_offset_reg_13_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X61Y93.BQ      Tcko                  0.391   rbcp_reg/regXCDData<7>
                                                       rbcp_reg/regXCDData_5
    SLICE_X63Y99.C5      net (fanout=4)        0.863   rbcp_reg/regXCDData<5>
    SLICE_X63Y99.CMUX    Tilo                  0.313   trig_offset_reg_13_C_13
                                                       rst_read_TRIGGER_FREQ_OFFSET[13]_AND_824_o1
    SLICE_X62Y100.SR     net (fanout=2)        0.656   rst_read_TRIGGER_FREQ_OFFSET[13]_AND_824_o
    SLICE_X62Y100.CLK    Trck                  0.215   trig_offset_reg_13_LDC
                                                       trig_offset_reg_13_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.438ns (0.919ns logic, 1.519ns route)
                                                       (37.7% logic, 62.3% route)

--------------------------------------------------------------------------------

Paths for end point trig_offset_reg_13_LDC (SLICE_X62Y100.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  4.166ns (requirement - data path)
  Source:               rst_read_sync (FF)
  Destination:          trig_offset_reg_13_LDC (LATCH)
  Requirement:          7.499ns
  Data Path Delay:      3.333ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: rst_read_sync to trig_offset_reg_13_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y108.AQ     Tcko                  0.391   rst_read_sync
                                                       rst_read_sync
    SLICE_X63Y99.C4      net (fanout=601)      2.397   rst_read_sync
    SLICE_X63Y99.C       Tilo                  0.259   trig_offset_reg_13_C_13
                                                       rst_read_TRIGGER_FREQ_OFFSET[13]_AND_823_o1
    SLICE_X62Y100.CLK    net (fanout=2)        0.286   rst_read_TRIGGER_FREQ_OFFSET[13]_AND_823_o
    -------------------------------------------------  ---------------------------
    Total                                      3.333ns (0.650ns logic, 2.683ns route)
                                                       (19.5% logic, 80.5% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  5.700ns (requirement - data path)
  Source:               rbcp_reg/regXCDData_5 (FF)
  Destination:          trig_offset_reg_13_LDC (LATCH)
  Requirement:          7.499ns
  Data Path Delay:      1.799ns (Levels of Logic = 1)
  Source Clock:         clk_133m rising at 0.000ns

  Maximum Data Path at Slow Process Corner: rbcp_reg/regXCDData_5 to trig_offset_reg_13_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X61Y93.BQ      Tcko                  0.391   rbcp_reg/regXCDData<7>
                                                       rbcp_reg/regXCDData_5
    SLICE_X63Y99.C5      net (fanout=4)        0.863   rbcp_reg/regXCDData<5>
    SLICE_X63Y99.C       Tilo                  0.259   trig_offset_reg_13_C_13
                                                       rst_read_TRIGGER_FREQ_OFFSET[13]_AND_823_o1
    SLICE_X62Y100.CLK    net (fanout=2)        0.286   rst_read_TRIGGER_FREQ_OFFSET[13]_AND_823_o
    -------------------------------------------------  ---------------------------
    Total                                      1.799ns (0.650ns logic, 1.149ns route)
                                                       (36.1% logic, 63.9% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_trig_offset_reg_13_LDC = MAXDELAY TO TIMEGRP "TO_trig_offset_reg_13_LDC"         TS_dcm_v5_clkout0 DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point trig_offset_reg_13_LDC (SLICE_X62Y100.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.311ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rbcp_reg/regXCDData_5 (FF)
  Destination:          trig_offset_reg_13_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.311ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_133m rising at 0.000ns
  Destination Clock:    rst_read_TRIGGER_FREQ_OFFSET[13]_AND_823_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rbcp_reg/regXCDData_5 to trig_offset_reg_13_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X61Y93.BQ      Tcko                  0.198   rbcp_reg/regXCDData<7>
                                                       rbcp_reg/regXCDData_5
    SLICE_X63Y99.C5      net (fanout=4)        0.497   rbcp_reg/regXCDData<5>
    SLICE_X63Y99.CMUX    Tilo                  0.203   trig_offset_reg_13_C_13
                                                       rst_read_TRIGGER_FREQ_OFFSET[13]_AND_824_o1
    SLICE_X62Y100.SR     net (fanout=2)        0.328   rst_read_TRIGGER_FREQ_OFFSET[13]_AND_824_o
    SLICE_X62Y100.CLK    Tremck      (-Th)    -0.085   trig_offset_reg_13_LDC
                                                       trig_offset_reg_13_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.311ns (0.486ns logic, 0.825ns route)
                                                       (37.1% logic, 62.9% route)
--------------------------------------------------------------------------------
Slack (hold path):      2.263ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rst_read_sync (FF)
  Destination:          trig_offset_reg_13_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      2.263ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_read_TRIGGER_FREQ_OFFSET[13]_AND_823_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rst_read_sync to trig_offset_reg_13_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y108.AQ     Tcko                  0.198   rst_read_sync
                                                       rst_read_sync
    SLICE_X63Y99.C4      net (fanout=601)      1.449   rst_read_sync
    SLICE_X63Y99.CMUX    Tilo                  0.203   trig_offset_reg_13_C_13
                                                       rst_read_TRIGGER_FREQ_OFFSET[13]_AND_824_o1
    SLICE_X62Y100.SR     net (fanout=2)        0.328   rst_read_TRIGGER_FREQ_OFFSET[13]_AND_824_o
    SLICE_X62Y100.CLK    Tremck      (-Th)    -0.085   trig_offset_reg_13_LDC
                                                       trig_offset_reg_13_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.263ns (0.486ns logic, 1.777ns route)
                                                       (21.5% logic, 78.5% route)
--------------------------------------------------------------------------------

Paths for end point trig_offset_reg_13_LDC (SLICE_X62Y100.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   0.965ns (data path)
  Source:               rbcp_reg/regXCDData_5 (FF)
  Destination:          trig_offset_reg_13_LDC (LATCH)
  Data Path Delay:      0.965ns (Levels of Logic = 1)
  Source Clock:         clk_133m rising at 0.000ns

  Minimum Data Path at Fast Process Corner: rbcp_reg/regXCDData_5 to trig_offset_reg_13_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X61Y93.BQ      Tcko                  0.198   rbcp_reg/regXCDData<7>
                                                       rbcp_reg/regXCDData_5
    SLICE_X63Y99.C5      net (fanout=4)        0.497   rbcp_reg/regXCDData<5>
    SLICE_X63Y99.C       Tilo                  0.156   trig_offset_reg_13_C_13
                                                       rst_read_TRIGGER_FREQ_OFFSET[13]_AND_823_o1
    SLICE_X62Y100.CLK    net (fanout=2)        0.114   rst_read_TRIGGER_FREQ_OFFSET[13]_AND_823_o
    -------------------------------------------------  ---------------------------
    Total                                      0.965ns (0.354ns logic, 0.611ns route)
                                                       (36.7% logic, 63.3% route)
--------------------------------------------------------------------------------

Paths for end point trig_offset_reg_13_LDC (SLICE_X62Y100.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.917ns (data path)
  Source:               rst_read_sync (FF)
  Destination:          trig_offset_reg_13_LDC (LATCH)
  Data Path Delay:      1.917ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: rst_read_sync to trig_offset_reg_13_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y108.AQ     Tcko                  0.198   rst_read_sync
                                                       rst_read_sync
    SLICE_X63Y99.C4      net (fanout=601)      1.449   rst_read_sync
    SLICE_X63Y99.C       Tilo                  0.156   trig_offset_reg_13_C_13
                                                       rst_read_TRIGGER_FREQ_OFFSET[13]_AND_823_o1
    SLICE_X62Y100.CLK    net (fanout=2)        0.114   rst_read_TRIGGER_FREQ_OFFSET[13]_AND_823_o
    -------------------------------------------------  ---------------------------
    Total                                      1.917ns (0.354ns logic, 1.563ns route)
                                                       (18.5% logic, 81.5% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_trig_offset_reg_12_LDC = MAXDELAY TO TIMEGRP 
"TO_trig_offset_reg_12_LDC"         TS_dcm_v5_clkout0 DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   3.798ns.
--------------------------------------------------------------------------------

Paths for end point trig_offset_reg_12_LDC (SLICE_X60Y100.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    3.701ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rst_read_sync (FF)
  Destination:          trig_offset_reg_12_LDC (LATCH)
  Requirement:          7.499ns
  Data Path Delay:      3.798ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_read_TRIGGER_FREQ_OFFSET[12]_AND_825_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: rst_read_sync to trig_offset_reg_12_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y108.AQ     Tcko                  0.391   rst_read_sync
                                                       rst_read_sync
    SLICE_X61Y100.C5     net (fanout=601)      2.045   rst_read_sync
    SLICE_X61Y100.CMUX   Tilo                  0.313   trig_offset_reg_12_C_12
                                                       rst_read_TRIGGER_FREQ_OFFSET[12]_AND_826_o1
    SLICE_X60Y100.SR     net (fanout=2)        0.819   rst_read_TRIGGER_FREQ_OFFSET[12]_AND_826_o
    SLICE_X60Y100.CLK    Trck                  0.230   trig_offset_reg_12_LDC
                                                       trig_offset_reg_12_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.798ns (0.934ns logic, 2.864ns route)
                                                       (24.6% logic, 75.4% route)

--------------------------------------------------------------------------------
Slack (setup paths):    4.831ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rbcp_reg/regXCDData_4 (FF)
  Destination:          trig_offset_reg_12_LDC (LATCH)
  Requirement:          7.499ns
  Data Path Delay:      2.668ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_133m rising at 0.000ns
  Destination Clock:    rst_read_TRIGGER_FREQ_OFFSET[12]_AND_825_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: rbcp_reg/regXCDData_4 to trig_offset_reg_12_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X61Y93.AQ      Tcko                  0.391   rbcp_reg/regXCDData<7>
                                                       rbcp_reg/regXCDData_4
    SLICE_X61Y100.C3     net (fanout=4)        0.915   rbcp_reg/regXCDData<4>
    SLICE_X61Y100.CMUX   Tilo                  0.313   trig_offset_reg_12_C_12
                                                       rst_read_TRIGGER_FREQ_OFFSET[12]_AND_826_o1
    SLICE_X60Y100.SR     net (fanout=2)        0.819   rst_read_TRIGGER_FREQ_OFFSET[12]_AND_826_o
    SLICE_X60Y100.CLK    Trck                  0.230   trig_offset_reg_12_LDC
                                                       trig_offset_reg_12_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.668ns (0.934ns logic, 1.734ns route)
                                                       (35.0% logic, 65.0% route)

--------------------------------------------------------------------------------

Paths for end point trig_offset_reg_12_LDC (SLICE_X60Y100.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  4.497ns (requirement - data path)
  Source:               rst_read_sync (FF)
  Destination:          trig_offset_reg_12_LDC (LATCH)
  Requirement:          7.499ns
  Data Path Delay:      3.002ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: rst_read_sync to trig_offset_reg_12_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y108.AQ     Tcko                  0.391   rst_read_sync
                                                       rst_read_sync
    SLICE_X61Y100.C5     net (fanout=601)      2.045   rst_read_sync
    SLICE_X61Y100.C      Tilo                  0.259   trig_offset_reg_12_C_12
                                                       rst_read_TRIGGER_FREQ_OFFSET[12]_AND_825_o1
    SLICE_X60Y100.CLK    net (fanout=2)        0.307   rst_read_TRIGGER_FREQ_OFFSET[12]_AND_825_o
    -------------------------------------------------  ---------------------------
    Total                                      3.002ns (0.650ns logic, 2.352ns route)
                                                       (21.7% logic, 78.3% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  5.627ns (requirement - data path)
  Source:               rbcp_reg/regXCDData_4 (FF)
  Destination:          trig_offset_reg_12_LDC (LATCH)
  Requirement:          7.499ns
  Data Path Delay:      1.872ns (Levels of Logic = 1)
  Source Clock:         clk_133m rising at 0.000ns

  Maximum Data Path at Slow Process Corner: rbcp_reg/regXCDData_4 to trig_offset_reg_12_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X61Y93.AQ      Tcko                  0.391   rbcp_reg/regXCDData<7>
                                                       rbcp_reg/regXCDData_4
    SLICE_X61Y100.C3     net (fanout=4)        0.915   rbcp_reg/regXCDData<4>
    SLICE_X61Y100.C      Tilo                  0.259   trig_offset_reg_12_C_12
                                                       rst_read_TRIGGER_FREQ_OFFSET[12]_AND_825_o1
    SLICE_X60Y100.CLK    net (fanout=2)        0.307   rst_read_TRIGGER_FREQ_OFFSET[12]_AND_825_o
    -------------------------------------------------  ---------------------------
    Total                                      1.872ns (0.650ns logic, 1.222ns route)
                                                       (34.7% logic, 65.3% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_trig_offset_reg_12_LDC = MAXDELAY TO TIMEGRP "TO_trig_offset_reg_12_LDC"         TS_dcm_v5_clkout0 DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point trig_offset_reg_12_LDC (SLICE_X60Y100.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.468ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rbcp_reg/regXCDData_4 (FF)
  Destination:          trig_offset_reg_12_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.468ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_133m rising at 0.000ns
  Destination Clock:    rst_read_TRIGGER_FREQ_OFFSET[12]_AND_825_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rbcp_reg/regXCDData_4 to trig_offset_reg_12_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X61Y93.AQ      Tcko                  0.198   rbcp_reg/regXCDData<7>
                                                       rbcp_reg/regXCDData_4
    SLICE_X61Y100.C3     net (fanout=4)        0.533   rbcp_reg/regXCDData<4>
    SLICE_X61Y100.CMUX   Tilo                  0.203   trig_offset_reg_12_C_12
                                                       rst_read_TRIGGER_FREQ_OFFSET[12]_AND_826_o1
    SLICE_X60Y100.SR     net (fanout=2)        0.427   rst_read_TRIGGER_FREQ_OFFSET[12]_AND_826_o
    SLICE_X60Y100.CLK    Tremck      (-Th)    -0.107   trig_offset_reg_12_LDC
                                                       trig_offset_reg_12_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.468ns (0.508ns logic, 0.960ns route)
                                                       (34.6% logic, 65.4% route)
--------------------------------------------------------------------------------
Slack (hold path):      2.199ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rst_read_sync (FF)
  Destination:          trig_offset_reg_12_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      2.199ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_read_TRIGGER_FREQ_OFFSET[12]_AND_825_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rst_read_sync to trig_offset_reg_12_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y108.AQ     Tcko                  0.198   rst_read_sync
                                                       rst_read_sync
    SLICE_X61Y100.C5     net (fanout=601)      1.264   rst_read_sync
    SLICE_X61Y100.CMUX   Tilo                  0.203   trig_offset_reg_12_C_12
                                                       rst_read_TRIGGER_FREQ_OFFSET[12]_AND_826_o1
    SLICE_X60Y100.SR     net (fanout=2)        0.427   rst_read_TRIGGER_FREQ_OFFSET[12]_AND_826_o
    SLICE_X60Y100.CLK    Tremck      (-Th)    -0.107   trig_offset_reg_12_LDC
                                                       trig_offset_reg_12_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.199ns (0.508ns logic, 1.691ns route)
                                                       (23.1% logic, 76.9% route)
--------------------------------------------------------------------------------

Paths for end point trig_offset_reg_12_LDC (SLICE_X60Y100.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.049ns (data path)
  Source:               rbcp_reg/regXCDData_4 (FF)
  Destination:          trig_offset_reg_12_LDC (LATCH)
  Data Path Delay:      1.049ns (Levels of Logic = 1)
  Source Clock:         clk_133m rising at 0.000ns

  Minimum Data Path at Fast Process Corner: rbcp_reg/regXCDData_4 to trig_offset_reg_12_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X61Y93.AQ      Tcko                  0.198   rbcp_reg/regXCDData<7>
                                                       rbcp_reg/regXCDData_4
    SLICE_X61Y100.C3     net (fanout=4)        0.533   rbcp_reg/regXCDData<4>
    SLICE_X61Y100.C      Tilo                  0.156   trig_offset_reg_12_C_12
                                                       rst_read_TRIGGER_FREQ_OFFSET[12]_AND_825_o1
    SLICE_X60Y100.CLK    net (fanout=2)        0.162   rst_read_TRIGGER_FREQ_OFFSET[12]_AND_825_o
    -------------------------------------------------  ---------------------------
    Total                                      1.049ns (0.354ns logic, 0.695ns route)
                                                       (33.7% logic, 66.3% route)
--------------------------------------------------------------------------------

Paths for end point trig_offset_reg_12_LDC (SLICE_X60Y100.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.780ns (data path)
  Source:               rst_read_sync (FF)
  Destination:          trig_offset_reg_12_LDC (LATCH)
  Data Path Delay:      1.780ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: rst_read_sync to trig_offset_reg_12_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y108.AQ     Tcko                  0.198   rst_read_sync
                                                       rst_read_sync
    SLICE_X61Y100.C5     net (fanout=601)      1.264   rst_read_sync
    SLICE_X61Y100.C      Tilo                  0.156   trig_offset_reg_12_C_12
                                                       rst_read_TRIGGER_FREQ_OFFSET[12]_AND_825_o1
    SLICE_X60Y100.CLK    net (fanout=2)        0.162   rst_read_TRIGGER_FREQ_OFFSET[12]_AND_825_o
    -------------------------------------------------  ---------------------------
    Total                                      1.780ns (0.354ns logic, 1.426ns route)
                                                       (19.9% logic, 80.1% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_trig_offset_reg_8_LDC = MAXDELAY TO TIMEGRP 
"TO_trig_offset_reg_8_LDC"         TS_dcm_v5_clkout0 DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   5.375ns.
--------------------------------------------------------------------------------

Paths for end point trig_offset_reg_8_LDC (SLICE_X77Y96.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    2.124ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rst_read_sync (FF)
  Destination:          trig_offset_reg_8_LDC (LATCH)
  Requirement:          7.499ns
  Data Path Delay:      5.375ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_read_TRIGGER_FREQ_OFFSET[8]_AND_833_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: rst_read_sync to trig_offset_reg_8_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y108.AQ     Tcko                  0.391   rst_read_sync
                                                       rst_read_sync
    SLICE_X77Y95.B5      net (fanout=601)      3.890   rst_read_sync
    SLICE_X77Y95.BMUX    Tilo                  0.313   trig_offset_reg_8_C_8
                                                       rst_read_TRIGGER_FREQ_OFFSET[8]_AND_834_o1
    SLICE_X77Y96.SR      net (fanout=2)        0.501   rst_read_TRIGGER_FREQ_OFFSET[8]_AND_834_o
    SLICE_X77Y96.CLK     Trck                  0.280   trig_offset_reg_8_LDC
                                                       trig_offset_reg_8_LDC
    -------------------------------------------------  ---------------------------
    Total                                      5.375ns (0.984ns logic, 4.391ns route)
                                                       (18.3% logic, 81.7% route)

--------------------------------------------------------------------------------
Slack (setup paths):    4.504ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rbcp_reg/regXCDData_0 (FF)
  Destination:          trig_offset_reg_8_LDC (LATCH)
  Requirement:          7.499ns
  Data Path Delay:      2.995ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_133m rising at 0.000ns
  Destination Clock:    rst_read_TRIGGER_FREQ_OFFSET[8]_AND_833_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: rbcp_reg/regXCDData_0 to trig_offset_reg_8_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X65Y93.AQ      Tcko                  0.391   rbcp_reg/regXCDData<3>
                                                       rbcp_reg/regXCDData_0
    SLICE_X77Y95.B1      net (fanout=4)        1.510   rbcp_reg/regXCDData<0>
    SLICE_X77Y95.BMUX    Tilo                  0.313   trig_offset_reg_8_C_8
                                                       rst_read_TRIGGER_FREQ_OFFSET[8]_AND_834_o1
    SLICE_X77Y96.SR      net (fanout=2)        0.501   rst_read_TRIGGER_FREQ_OFFSET[8]_AND_834_o
    SLICE_X77Y96.CLK     Trck                  0.280   trig_offset_reg_8_LDC
                                                       trig_offset_reg_8_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.995ns (0.984ns logic, 2.011ns route)
                                                       (32.9% logic, 67.1% route)

--------------------------------------------------------------------------------

Paths for end point trig_offset_reg_8_LDC (SLICE_X77Y96.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  2.419ns (requirement - data path)
  Source:               rst_read_sync (FF)
  Destination:          trig_offset_reg_8_LDC (LATCH)
  Requirement:          7.499ns
  Data Path Delay:      5.080ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: rst_read_sync to trig_offset_reg_8_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y108.AQ     Tcko                  0.391   rst_read_sync
                                                       rst_read_sync
    SLICE_X77Y95.B5      net (fanout=601)      3.890   rst_read_sync
    SLICE_X77Y95.B       Tilo                  0.259   trig_offset_reg_8_C_8
                                                       rst_read_TRIGGER_FREQ_OFFSET[8]_AND_833_o1
    SLICE_X77Y96.CLK     net (fanout=2)        0.540   rst_read_TRIGGER_FREQ_OFFSET[8]_AND_833_o
    -------------------------------------------------  ---------------------------
    Total                                      5.080ns (0.650ns logic, 4.430ns route)
                                                       (12.8% logic, 87.2% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  4.799ns (requirement - data path)
  Source:               rbcp_reg/regXCDData_0 (FF)
  Destination:          trig_offset_reg_8_LDC (LATCH)
  Requirement:          7.499ns
  Data Path Delay:      2.700ns (Levels of Logic = 1)
  Source Clock:         clk_133m rising at 0.000ns

  Maximum Data Path at Slow Process Corner: rbcp_reg/regXCDData_0 to trig_offset_reg_8_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X65Y93.AQ      Tcko                  0.391   rbcp_reg/regXCDData<3>
                                                       rbcp_reg/regXCDData_0
    SLICE_X77Y95.B1      net (fanout=4)        1.510   rbcp_reg/regXCDData<0>
    SLICE_X77Y95.B       Tilo                  0.259   trig_offset_reg_8_C_8
                                                       rst_read_TRIGGER_FREQ_OFFSET[8]_AND_833_o1
    SLICE_X77Y96.CLK     net (fanout=2)        0.540   rst_read_TRIGGER_FREQ_OFFSET[8]_AND_833_o
    -------------------------------------------------  ---------------------------
    Total                                      2.700ns (0.650ns logic, 2.050ns route)
                                                       (24.1% logic, 75.9% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_trig_offset_reg_8_LDC = MAXDELAY TO TIMEGRP "TO_trig_offset_reg_8_LDC"         TS_dcm_v5_clkout0 DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point trig_offset_reg_8_LDC (SLICE_X77Y96.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.844ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rbcp_reg/regXCDData_0 (FF)
  Destination:          trig_offset_reg_8_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.844ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_133m rising at 0.000ns
  Destination Clock:    rst_read_TRIGGER_FREQ_OFFSET[8]_AND_833_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rbcp_reg/regXCDData_0 to trig_offset_reg_8_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X65Y93.AQ      Tcko                  0.198   rbcp_reg/regXCDData<3>
                                                       rbcp_reg/regXCDData_0
    SLICE_X77Y95.B1      net (fanout=4)        0.994   rbcp_reg/regXCDData<0>
    SLICE_X77Y95.BMUX    Tilo                  0.203   trig_offset_reg_8_C_8
                                                       rst_read_TRIGGER_FREQ_OFFSET[8]_AND_834_o1
    SLICE_X77Y96.SR      net (fanout=2)        0.294   rst_read_TRIGGER_FREQ_OFFSET[8]_AND_834_o
    SLICE_X77Y96.CLK     Tremck      (-Th)    -0.155   trig_offset_reg_8_LDC
                                                       trig_offset_reg_8_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.844ns (0.556ns logic, 1.288ns route)
                                                       (30.2% logic, 69.8% route)
--------------------------------------------------------------------------------
Slack (hold path):      3.324ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rst_read_sync (FF)
  Destination:          trig_offset_reg_8_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      3.324ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_read_TRIGGER_FREQ_OFFSET[8]_AND_833_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rst_read_sync to trig_offset_reg_8_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y108.AQ     Tcko                  0.198   rst_read_sync
                                                       rst_read_sync
    SLICE_X77Y95.B5      net (fanout=601)      2.474   rst_read_sync
    SLICE_X77Y95.BMUX    Tilo                  0.203   trig_offset_reg_8_C_8
                                                       rst_read_TRIGGER_FREQ_OFFSET[8]_AND_834_o1
    SLICE_X77Y96.SR      net (fanout=2)        0.294   rst_read_TRIGGER_FREQ_OFFSET[8]_AND_834_o
    SLICE_X77Y96.CLK     Tremck      (-Th)    -0.155   trig_offset_reg_8_LDC
                                                       trig_offset_reg_8_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.324ns (0.556ns logic, 2.768ns route)
                                                       (16.7% logic, 83.3% route)
--------------------------------------------------------------------------------

Paths for end point trig_offset_reg_8_LDC (SLICE_X77Y96.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.625ns (data path)
  Source:               rbcp_reg/regXCDData_0 (FF)
  Destination:          trig_offset_reg_8_LDC (LATCH)
  Data Path Delay:      1.625ns (Levels of Logic = 1)
  Source Clock:         clk_133m rising at 0.000ns

  Minimum Data Path at Fast Process Corner: rbcp_reg/regXCDData_0 to trig_offset_reg_8_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X65Y93.AQ      Tcko                  0.198   rbcp_reg/regXCDData<3>
                                                       rbcp_reg/regXCDData_0
    SLICE_X77Y95.B1      net (fanout=4)        0.994   rbcp_reg/regXCDData<0>
    SLICE_X77Y95.B       Tilo                  0.156   trig_offset_reg_8_C_8
                                                       rst_read_TRIGGER_FREQ_OFFSET[8]_AND_833_o1
    SLICE_X77Y96.CLK     net (fanout=2)        0.277   rst_read_TRIGGER_FREQ_OFFSET[8]_AND_833_o
    -------------------------------------------------  ---------------------------
    Total                                      1.625ns (0.354ns logic, 1.271ns route)
                                                       (21.8% logic, 78.2% route)
--------------------------------------------------------------------------------

Paths for end point trig_offset_reg_8_LDC (SLICE_X77Y96.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   3.105ns (data path)
  Source:               rst_read_sync (FF)
  Destination:          trig_offset_reg_8_LDC (LATCH)
  Data Path Delay:      3.105ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: rst_read_sync to trig_offset_reg_8_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y108.AQ     Tcko                  0.198   rst_read_sync
                                                       rst_read_sync
    SLICE_X77Y95.B5      net (fanout=601)      2.474   rst_read_sync
    SLICE_X77Y95.B       Tilo                  0.156   trig_offset_reg_8_C_8
                                                       rst_read_TRIGGER_FREQ_OFFSET[8]_AND_833_o1
    SLICE_X77Y96.CLK     net (fanout=2)        0.277   rst_read_TRIGGER_FREQ_OFFSET[8]_AND_833_o
    -------------------------------------------------  ---------------------------
    Total                                      3.105ns (0.354ns logic, 2.751ns route)
                                                       (11.4% logic, 88.6% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_trig_offset_reg_10_LDC = MAXDELAY TO TIMEGRP 
"TO_trig_offset_reg_10_LDC"         TS_dcm_v5_clkout0 DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   5.890ns.
--------------------------------------------------------------------------------

Paths for end point trig_offset_reg_10_LDC (SLICE_X79Y95.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    1.609ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rst_read_sync (FF)
  Destination:          trig_offset_reg_10_LDC (LATCH)
  Requirement:          7.499ns
  Data Path Delay:      5.890ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_read_TRIGGER_FREQ_OFFSET[10]_AND_829_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: rst_read_sync to trig_offset_reg_10_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y108.AQ     Tcko                  0.391   rst_read_sync
                                                       rst_read_sync
    SLICE_X80Y95.C5      net (fanout=601)      4.341   rst_read_sync
    SLICE_X80Y95.CMUX    Tilo                  0.251   trig_offset_reg_10_C_10
                                                       rst_read_TRIGGER_FREQ_OFFSET[10]_AND_830_o1
    SLICE_X79Y95.SR      net (fanout=2)        0.627   rst_read_TRIGGER_FREQ_OFFSET[10]_AND_830_o
    SLICE_X79Y95.CLK     Trck                  0.280   trig_offset_reg_10_LDC
                                                       trig_offset_reg_10_LDC
    -------------------------------------------------  ---------------------------
    Total                                      5.890ns (0.922ns logic, 4.968ns route)
                                                       (15.7% logic, 84.3% route)

--------------------------------------------------------------------------------
Slack (setup paths):    4.094ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rbcp_reg/regXCDData_2 (FF)
  Destination:          trig_offset_reg_10_LDC (LATCH)
  Requirement:          7.499ns
  Data Path Delay:      3.405ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_133m rising at 0.000ns
  Destination Clock:    rst_read_TRIGGER_FREQ_OFFSET[10]_AND_829_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: rbcp_reg/regXCDData_2 to trig_offset_reg_10_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X65Y93.CQ      Tcko                  0.391   rbcp_reg/regXCDData<3>
                                                       rbcp_reg/regXCDData_2
    SLICE_X80Y95.C4      net (fanout=4)        1.856   rbcp_reg/regXCDData<2>
    SLICE_X80Y95.CMUX    Tilo                  0.251   trig_offset_reg_10_C_10
                                                       rst_read_TRIGGER_FREQ_OFFSET[10]_AND_830_o1
    SLICE_X79Y95.SR      net (fanout=2)        0.627   rst_read_TRIGGER_FREQ_OFFSET[10]_AND_830_o
    SLICE_X79Y95.CLK     Trck                  0.280   trig_offset_reg_10_LDC
                                                       trig_offset_reg_10_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.405ns (0.922ns logic, 2.483ns route)
                                                       (27.1% logic, 72.9% route)

--------------------------------------------------------------------------------

Paths for end point trig_offset_reg_10_LDC (SLICE_X79Y95.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  1.902ns (requirement - data path)
  Source:               rst_read_sync (FF)
  Destination:          trig_offset_reg_10_LDC (LATCH)
  Requirement:          7.499ns
  Data Path Delay:      5.597ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: rst_read_sync to trig_offset_reg_10_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y108.AQ     Tcko                  0.391   rst_read_sync
                                                       rst_read_sync
    SLICE_X80Y95.C5      net (fanout=601)      4.341   rst_read_sync
    SLICE_X80Y95.C       Tilo                  0.205   trig_offset_reg_10_C_10
                                                       rst_read_TRIGGER_FREQ_OFFSET[10]_AND_829_o1
    SLICE_X79Y95.CLK     net (fanout=2)        0.660   rst_read_TRIGGER_FREQ_OFFSET[10]_AND_829_o
    -------------------------------------------------  ---------------------------
    Total                                      5.597ns (0.596ns logic, 5.001ns route)
                                                       (10.6% logic, 89.4% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  4.387ns (requirement - data path)
  Source:               rbcp_reg/regXCDData_2 (FF)
  Destination:          trig_offset_reg_10_LDC (LATCH)
  Requirement:          7.499ns
  Data Path Delay:      3.112ns (Levels of Logic = 1)
  Source Clock:         clk_133m rising at 0.000ns

  Maximum Data Path at Slow Process Corner: rbcp_reg/regXCDData_2 to trig_offset_reg_10_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X65Y93.CQ      Tcko                  0.391   rbcp_reg/regXCDData<3>
                                                       rbcp_reg/regXCDData_2
    SLICE_X80Y95.C4      net (fanout=4)        1.856   rbcp_reg/regXCDData<2>
    SLICE_X80Y95.C       Tilo                  0.205   trig_offset_reg_10_C_10
                                                       rst_read_TRIGGER_FREQ_OFFSET[10]_AND_829_o1
    SLICE_X79Y95.CLK     net (fanout=2)        0.660   rst_read_TRIGGER_FREQ_OFFSET[10]_AND_829_o
    -------------------------------------------------  ---------------------------
    Total                                      3.112ns (0.596ns logic, 2.516ns route)
                                                       (19.2% logic, 80.8% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_trig_offset_reg_10_LDC = MAXDELAY TO TIMEGRP "TO_trig_offset_reg_10_LDC"         TS_dcm_v5_clkout0 DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point trig_offset_reg_10_LDC (SLICE_X79Y95.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.986ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rbcp_reg/regXCDData_2 (FF)
  Destination:          trig_offset_reg_10_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.986ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_133m rising at 0.000ns
  Destination Clock:    rst_read_TRIGGER_FREQ_OFFSET[10]_AND_829_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rbcp_reg/regXCDData_2 to trig_offset_reg_10_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X65Y93.CQ      Tcko                  0.198   rbcp_reg/regXCDData<3>
                                                       rbcp_reg/regXCDData_2
    SLICE_X80Y95.C4      net (fanout=4)        1.103   rbcp_reg/regXCDData<2>
    SLICE_X80Y95.CMUX    Tilo                  0.183   trig_offset_reg_10_C_10
                                                       rst_read_TRIGGER_FREQ_OFFSET[10]_AND_830_o1
    SLICE_X79Y95.SR      net (fanout=2)        0.347   rst_read_TRIGGER_FREQ_OFFSET[10]_AND_830_o
    SLICE_X79Y95.CLK     Tremck      (-Th)    -0.155   trig_offset_reg_10_LDC
                                                       trig_offset_reg_10_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.986ns (0.536ns logic, 1.450ns route)
                                                       (27.0% logic, 73.0% route)
--------------------------------------------------------------------------------
Slack (hold path):      3.626ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rst_read_sync (FF)
  Destination:          trig_offset_reg_10_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      3.626ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_read_TRIGGER_FREQ_OFFSET[10]_AND_829_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rst_read_sync to trig_offset_reg_10_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y108.AQ     Tcko                  0.198   rst_read_sync
                                                       rst_read_sync
    SLICE_X80Y95.C5      net (fanout=601)      2.743   rst_read_sync
    SLICE_X80Y95.CMUX    Tilo                  0.183   trig_offset_reg_10_C_10
                                                       rst_read_TRIGGER_FREQ_OFFSET[10]_AND_830_o1
    SLICE_X79Y95.SR      net (fanout=2)        0.347   rst_read_TRIGGER_FREQ_OFFSET[10]_AND_830_o
    SLICE_X79Y95.CLK     Tremck      (-Th)    -0.155   trig_offset_reg_10_LDC
                                                       trig_offset_reg_10_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.626ns (0.536ns logic, 3.090ns route)
                                                       (14.8% logic, 85.2% route)
--------------------------------------------------------------------------------

Paths for end point trig_offset_reg_10_LDC (SLICE_X79Y95.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.841ns (data path)
  Source:               rbcp_reg/regXCDData_2 (FF)
  Destination:          trig_offset_reg_10_LDC (LATCH)
  Data Path Delay:      1.841ns (Levels of Logic = 1)
  Source Clock:         clk_133m rising at 0.000ns

  Minimum Data Path at Fast Process Corner: rbcp_reg/regXCDData_2 to trig_offset_reg_10_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X65Y93.CQ      Tcko                  0.198   rbcp_reg/regXCDData<3>
                                                       rbcp_reg/regXCDData_2
    SLICE_X80Y95.C4      net (fanout=4)        1.103   rbcp_reg/regXCDData<2>
    SLICE_X80Y95.C       Tilo                  0.142   trig_offset_reg_10_C_10
                                                       rst_read_TRIGGER_FREQ_OFFSET[10]_AND_829_o1
    SLICE_X79Y95.CLK     net (fanout=2)        0.398   rst_read_TRIGGER_FREQ_OFFSET[10]_AND_829_o
    -------------------------------------------------  ---------------------------
    Total                                      1.841ns (0.340ns logic, 1.501ns route)
                                                       (18.5% logic, 81.5% route)
--------------------------------------------------------------------------------

Paths for end point trig_offset_reg_10_LDC (SLICE_X79Y95.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   3.481ns (data path)
  Source:               rst_read_sync (FF)
  Destination:          trig_offset_reg_10_LDC (LATCH)
  Data Path Delay:      3.481ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: rst_read_sync to trig_offset_reg_10_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y108.AQ     Tcko                  0.198   rst_read_sync
                                                       rst_read_sync
    SLICE_X80Y95.C5      net (fanout=601)      2.743   rst_read_sync
    SLICE_X80Y95.C       Tilo                  0.142   trig_offset_reg_10_C_10
                                                       rst_read_TRIGGER_FREQ_OFFSET[10]_AND_829_o1
    SLICE_X79Y95.CLK     net (fanout=2)        0.398   rst_read_TRIGGER_FREQ_OFFSET[10]_AND_829_o
    -------------------------------------------------  ---------------------------
    Total                                      3.481ns (0.340ns logic, 3.141ns route)
                                                       (9.8% logic, 90.2% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_trig_offset_reg_9_LDC = MAXDELAY TO TIMEGRP 
"TO_trig_offset_reg_9_LDC"         TS_dcm_v5_clkout0 DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   5.273ns.
--------------------------------------------------------------------------------

Paths for end point trig_offset_reg_9_LDC (SLICE_X74Y96.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    2.226ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rst_read_sync (FF)
  Destination:          trig_offset_reg_9_LDC (LATCH)
  Requirement:          7.499ns
  Data Path Delay:      5.273ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_read_TRIGGER_FREQ_OFFSET[9]_AND_831_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: rst_read_sync to trig_offset_reg_9_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y108.AQ     Tcko                  0.391   rst_read_sync
                                                       rst_read_sync
    SLICE_X74Y95.C2      net (fanout=601)      3.885   rst_read_sync
    SLICE_X74Y95.CMUX    Tilo                  0.261   trig_offset_reg_9_C_9
                                                       rst_read_TRIGGER_FREQ_OFFSET[9]_AND_832_o1
    SLICE_X74Y96.SR      net (fanout=2)        0.521   rst_read_TRIGGER_FREQ_OFFSET[9]_AND_832_o
    SLICE_X74Y96.CLK     Trck                  0.215   trig_offset_reg_9_LDC
                                                       trig_offset_reg_9_LDC
    -------------------------------------------------  ---------------------------
    Total                                      5.273ns (0.867ns logic, 4.406ns route)
                                                       (16.4% logic, 83.6% route)

--------------------------------------------------------------------------------
Slack (setup paths):    4.478ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rbcp_reg/regXCDData_1 (FF)
  Destination:          trig_offset_reg_9_LDC (LATCH)
  Requirement:          7.499ns
  Data Path Delay:      3.021ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_133m rising at 0.000ns
  Destination Clock:    rst_read_TRIGGER_FREQ_OFFSET[9]_AND_831_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: rbcp_reg/regXCDData_1 to trig_offset_reg_9_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X65Y93.BQ      Tcko                  0.391   rbcp_reg/regXCDData<3>
                                                       rbcp_reg/regXCDData_1
    SLICE_X74Y95.C4      net (fanout=4)        1.633   rbcp_reg/regXCDData<1>
    SLICE_X74Y95.CMUX    Tilo                  0.261   trig_offset_reg_9_C_9
                                                       rst_read_TRIGGER_FREQ_OFFSET[9]_AND_832_o1
    SLICE_X74Y96.SR      net (fanout=2)        0.521   rst_read_TRIGGER_FREQ_OFFSET[9]_AND_832_o
    SLICE_X74Y96.CLK     Trck                  0.215   trig_offset_reg_9_LDC
                                                       trig_offset_reg_9_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.021ns (0.867ns logic, 2.154ns route)
                                                       (28.7% logic, 71.3% route)

--------------------------------------------------------------------------------

Paths for end point trig_offset_reg_9_LDC (SLICE_X74Y96.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  2.703ns (requirement - data path)
  Source:               rst_read_sync (FF)
  Destination:          trig_offset_reg_9_LDC (LATCH)
  Requirement:          7.499ns
  Data Path Delay:      4.796ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: rst_read_sync to trig_offset_reg_9_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y108.AQ     Tcko                  0.391   rst_read_sync
                                                       rst_read_sync
    SLICE_X74Y95.C2      net (fanout=601)      3.885   rst_read_sync
    SLICE_X74Y95.C       Tilo                  0.204   trig_offset_reg_9_C_9
                                                       rst_read_TRIGGER_FREQ_OFFSET[9]_AND_831_o1
    SLICE_X74Y96.CLK     net (fanout=2)        0.316   rst_read_TRIGGER_FREQ_OFFSET[9]_AND_831_o
    -------------------------------------------------  ---------------------------
    Total                                      4.796ns (0.595ns logic, 4.201ns route)
                                                       (12.4% logic, 87.6% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  4.955ns (requirement - data path)
  Source:               rbcp_reg/regXCDData_1 (FF)
  Destination:          trig_offset_reg_9_LDC (LATCH)
  Requirement:          7.499ns
  Data Path Delay:      2.544ns (Levels of Logic = 1)
  Source Clock:         clk_133m rising at 0.000ns

  Maximum Data Path at Slow Process Corner: rbcp_reg/regXCDData_1 to trig_offset_reg_9_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X65Y93.BQ      Tcko                  0.391   rbcp_reg/regXCDData<3>
                                                       rbcp_reg/regXCDData_1
    SLICE_X74Y95.C4      net (fanout=4)        1.633   rbcp_reg/regXCDData<1>
    SLICE_X74Y95.C       Tilo                  0.204   trig_offset_reg_9_C_9
                                                       rst_read_TRIGGER_FREQ_OFFSET[9]_AND_831_o1
    SLICE_X74Y96.CLK     net (fanout=2)        0.316   rst_read_TRIGGER_FREQ_OFFSET[9]_AND_831_o
    -------------------------------------------------  ---------------------------
    Total                                      2.544ns (0.595ns logic, 1.949ns route)
                                                       (23.4% logic, 76.6% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_trig_offset_reg_9_LDC = MAXDELAY TO TIMEGRP "TO_trig_offset_reg_9_LDC"         TS_dcm_v5_clkout0 DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point trig_offset_reg_9_LDC (SLICE_X74Y96.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.806ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rbcp_reg/regXCDData_1 (FF)
  Destination:          trig_offset_reg_9_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.806ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_133m rising at 0.000ns
  Destination Clock:    rst_read_TRIGGER_FREQ_OFFSET[9]_AND_831_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rbcp_reg/regXCDData_1 to trig_offset_reg_9_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X65Y93.BQ      Tcko                  0.198   rbcp_reg/regXCDData<3>
                                                       rbcp_reg/regXCDData_1
    SLICE_X74Y95.C4      net (fanout=4)        1.038   rbcp_reg/regXCDData<1>
    SLICE_X74Y95.CMUX    Tilo                  0.191   trig_offset_reg_9_C_9
                                                       rst_read_TRIGGER_FREQ_OFFSET[9]_AND_832_o1
    SLICE_X74Y96.SR      net (fanout=2)        0.294   rst_read_TRIGGER_FREQ_OFFSET[9]_AND_832_o
    SLICE_X74Y96.CLK     Tremck      (-Th)    -0.085   trig_offset_reg_9_LDC
                                                       trig_offset_reg_9_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.806ns (0.474ns logic, 1.332ns route)
                                                       (26.2% logic, 73.8% route)
--------------------------------------------------------------------------------
Slack (hold path):      3.277ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rst_read_sync (FF)
  Destination:          trig_offset_reg_9_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      3.277ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_read_TRIGGER_FREQ_OFFSET[9]_AND_831_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rst_read_sync to trig_offset_reg_9_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y108.AQ     Tcko                  0.198   rst_read_sync
                                                       rst_read_sync
    SLICE_X74Y95.C2      net (fanout=601)      2.509   rst_read_sync
    SLICE_X74Y95.CMUX    Tilo                  0.191   trig_offset_reg_9_C_9
                                                       rst_read_TRIGGER_FREQ_OFFSET[9]_AND_832_o1
    SLICE_X74Y96.SR      net (fanout=2)        0.294   rst_read_TRIGGER_FREQ_OFFSET[9]_AND_832_o
    SLICE_X74Y96.CLK     Tremck      (-Th)    -0.085   trig_offset_reg_9_LDC
                                                       trig_offset_reg_9_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.277ns (0.474ns logic, 2.803ns route)
                                                       (14.5% logic, 85.5% route)
--------------------------------------------------------------------------------

Paths for end point trig_offset_reg_9_LDC (SLICE_X74Y96.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.536ns (data path)
  Source:               rbcp_reg/regXCDData_1 (FF)
  Destination:          trig_offset_reg_9_LDC (LATCH)
  Data Path Delay:      1.536ns (Levels of Logic = 1)
  Source Clock:         clk_133m rising at 0.000ns

  Minimum Data Path at Fast Process Corner: rbcp_reg/regXCDData_1 to trig_offset_reg_9_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X65Y93.BQ      Tcko                  0.198   rbcp_reg/regXCDData<3>
                                                       rbcp_reg/regXCDData_1
    SLICE_X74Y95.C4      net (fanout=4)        1.038   rbcp_reg/regXCDData<1>
    SLICE_X74Y95.C       Tilo                  0.156   trig_offset_reg_9_C_9
                                                       rst_read_TRIGGER_FREQ_OFFSET[9]_AND_831_o1
    SLICE_X74Y96.CLK     net (fanout=2)        0.144   rst_read_TRIGGER_FREQ_OFFSET[9]_AND_831_o
    -------------------------------------------------  ---------------------------
    Total                                      1.536ns (0.354ns logic, 1.182ns route)
                                                       (23.0% logic, 77.0% route)
--------------------------------------------------------------------------------

Paths for end point trig_offset_reg_9_LDC (SLICE_X74Y96.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   3.007ns (data path)
  Source:               rst_read_sync (FF)
  Destination:          trig_offset_reg_9_LDC (LATCH)
  Data Path Delay:      3.007ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: rst_read_sync to trig_offset_reg_9_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y108.AQ     Tcko                  0.198   rst_read_sync
                                                       rst_read_sync
    SLICE_X74Y95.C2      net (fanout=601)      2.509   rst_read_sync
    SLICE_X74Y95.C       Tilo                  0.156   trig_offset_reg_9_C_9
                                                       rst_read_TRIGGER_FREQ_OFFSET[9]_AND_831_o1
    SLICE_X74Y96.CLK     net (fanout=2)        0.144   rst_read_TRIGGER_FREQ_OFFSET[9]_AND_831_o
    -------------------------------------------------  ---------------------------
    Total                                      3.007ns (0.354ns logic, 2.653ns route)
                                                       (11.8% logic, 88.2% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_trig_offset_reg_5_LDC = MAXDELAY TO TIMEGRP 
"TO_trig_offset_reg_5_LDC"         TS_dcm_v5_clkout0 DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   3.896ns.
--------------------------------------------------------------------------------

Paths for end point trig_offset_reg_5_LDC (SLICE_X60Y98.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    3.603ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rst_read_sync (FF)
  Destination:          trig_offset_reg_5_LDC (LATCH)
  Requirement:          7.499ns
  Data Path Delay:      3.896ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_read_TRIGGER_FREQ_OFFSET[5]_AND_839_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: rst_read_sync to trig_offset_reg_5_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y108.AQ     Tcko                  0.391   rst_read_sync
                                                       rst_read_sync
    SLICE_X62Y98.B5      net (fanout=601)      2.493   rst_read_sync
    SLICE_X62Y98.BMUX    Tilo                  0.261   trig_offset_reg_5_C_5
                                                       rst_read_TRIGGER_FREQ_OFFSET[5]_AND_840_o1
    SLICE_X60Y98.SR      net (fanout=2)        0.521   rst_read_TRIGGER_FREQ_OFFSET[5]_AND_840_o
    SLICE_X60Y98.CLK     Trck                  0.230   trig_offset_reg_5_LDC
                                                       trig_offset_reg_5_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.896ns (0.882ns logic, 3.014ns route)
                                                       (22.6% logic, 77.4% route)

--------------------------------------------------------------------------------
Slack (setup paths):    5.128ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rbcp_reg/regXCEData_5 (FF)
  Destination:          trig_offset_reg_5_LDC (LATCH)
  Requirement:          7.499ns
  Data Path Delay:      2.371ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_133m rising at 0.000ns
  Destination Clock:    rst_read_TRIGGER_FREQ_OFFSET[5]_AND_839_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: rbcp_reg/regXCEData_5 to trig_offset_reg_5_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X67Y97.BQ      Tcko                  0.391   rbcp_reg/regXCEData<7>
                                                       rbcp_reg/regXCEData_5
    SLICE_X62Y98.B2      net (fanout=4)        0.968   rbcp_reg/regXCEData<5>
    SLICE_X62Y98.BMUX    Tilo                  0.261   trig_offset_reg_5_C_5
                                                       rst_read_TRIGGER_FREQ_OFFSET[5]_AND_840_o1
    SLICE_X60Y98.SR      net (fanout=2)        0.521   rst_read_TRIGGER_FREQ_OFFSET[5]_AND_840_o
    SLICE_X60Y98.CLK     Trck                  0.230   trig_offset_reg_5_LDC
                                                       trig_offset_reg_5_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.371ns (0.882ns logic, 1.489ns route)
                                                       (37.2% logic, 62.8% route)

--------------------------------------------------------------------------------

Paths for end point trig_offset_reg_5_LDC (SLICE_X60Y98.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  4.101ns (requirement - data path)
  Source:               rst_read_sync (FF)
  Destination:          trig_offset_reg_5_LDC (LATCH)
  Requirement:          7.499ns
  Data Path Delay:      3.398ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: rst_read_sync to trig_offset_reg_5_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y108.AQ     Tcko                  0.391   rst_read_sync
                                                       rst_read_sync
    SLICE_X62Y98.B5      net (fanout=601)      2.493   rst_read_sync
    SLICE_X62Y98.B       Tilo                  0.203   trig_offset_reg_5_C_5
                                                       rst_read_TRIGGER_FREQ_OFFSET[5]_AND_839_o1
    SLICE_X60Y98.CLK     net (fanout=2)        0.311   rst_read_TRIGGER_FREQ_OFFSET[5]_AND_839_o
    -------------------------------------------------  ---------------------------
    Total                                      3.398ns (0.594ns logic, 2.804ns route)
                                                       (17.5% logic, 82.5% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  5.626ns (requirement - data path)
  Source:               rbcp_reg/regXCEData_5 (FF)
  Destination:          trig_offset_reg_5_LDC (LATCH)
  Requirement:          7.499ns
  Data Path Delay:      1.873ns (Levels of Logic = 1)
  Source Clock:         clk_133m rising at 0.000ns

  Maximum Data Path at Slow Process Corner: rbcp_reg/regXCEData_5 to trig_offset_reg_5_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X67Y97.BQ      Tcko                  0.391   rbcp_reg/regXCEData<7>
                                                       rbcp_reg/regXCEData_5
    SLICE_X62Y98.B2      net (fanout=4)        0.968   rbcp_reg/regXCEData<5>
    SLICE_X62Y98.B       Tilo                  0.203   trig_offset_reg_5_C_5
                                                       rst_read_TRIGGER_FREQ_OFFSET[5]_AND_839_o1
    SLICE_X60Y98.CLK     net (fanout=2)        0.311   rst_read_TRIGGER_FREQ_OFFSET[5]_AND_839_o
    -------------------------------------------------  ---------------------------
    Total                                      1.873ns (0.594ns logic, 1.279ns route)
                                                       (31.7% logic, 68.3% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_trig_offset_reg_5_LDC = MAXDELAY TO TIMEGRP "TO_trig_offset_reg_5_LDC"         TS_dcm_v5_clkout0 DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point trig_offset_reg_5_LDC (SLICE_X60Y98.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.311ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rbcp_reg/regXCEData_5 (FF)
  Destination:          trig_offset_reg_5_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.311ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_133m rising at 0.000ns
  Destination Clock:    rst_read_TRIGGER_FREQ_OFFSET[5]_AND_839_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rbcp_reg/regXCEData_5 to trig_offset_reg_5_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X67Y97.BQ      Tcko                  0.198   rbcp_reg/regXCEData<7>
                                                       rbcp_reg/regXCEData_5
    SLICE_X62Y98.B2      net (fanout=4)        0.536   rbcp_reg/regXCEData<5>
    SLICE_X62Y98.BMUX    Tilo                  0.191   trig_offset_reg_5_C_5
                                                       rst_read_TRIGGER_FREQ_OFFSET[5]_AND_840_o1
    SLICE_X60Y98.SR      net (fanout=2)        0.279   rst_read_TRIGGER_FREQ_OFFSET[5]_AND_840_o
    SLICE_X60Y98.CLK     Tremck      (-Th)    -0.107   trig_offset_reg_5_LDC
                                                       trig_offset_reg_5_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.311ns (0.496ns logic, 0.815ns route)
                                                       (37.8% logic, 62.2% route)
--------------------------------------------------------------------------------
Slack (hold path):      2.299ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rst_read_sync (FF)
  Destination:          trig_offset_reg_5_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      2.299ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_read_TRIGGER_FREQ_OFFSET[5]_AND_839_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rst_read_sync to trig_offset_reg_5_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y108.AQ     Tcko                  0.198   rst_read_sync
                                                       rst_read_sync
    SLICE_X62Y98.B5      net (fanout=601)      1.524   rst_read_sync
    SLICE_X62Y98.BMUX    Tilo                  0.191   trig_offset_reg_5_C_5
                                                       rst_read_TRIGGER_FREQ_OFFSET[5]_AND_840_o1
    SLICE_X60Y98.SR      net (fanout=2)        0.279   rst_read_TRIGGER_FREQ_OFFSET[5]_AND_840_o
    SLICE_X60Y98.CLK     Tremck      (-Th)    -0.107   trig_offset_reg_5_LDC
                                                       trig_offset_reg_5_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.299ns (0.496ns logic, 1.803ns route)
                                                       (21.6% logic, 78.4% route)
--------------------------------------------------------------------------------

Paths for end point trig_offset_reg_5_LDC (SLICE_X60Y98.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.014ns (data path)
  Source:               rbcp_reg/regXCEData_5 (FF)
  Destination:          trig_offset_reg_5_LDC (LATCH)
  Data Path Delay:      1.014ns (Levels of Logic = 1)
  Source Clock:         clk_133m rising at 0.000ns

  Minimum Data Path at Fast Process Corner: rbcp_reg/regXCEData_5 to trig_offset_reg_5_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X67Y97.BQ      Tcko                  0.198   rbcp_reg/regXCEData<7>
                                                       rbcp_reg/regXCEData_5
    SLICE_X62Y98.B2      net (fanout=4)        0.536   rbcp_reg/regXCEData<5>
    SLICE_X62Y98.B       Tilo                  0.156   trig_offset_reg_5_C_5
                                                       rst_read_TRIGGER_FREQ_OFFSET[5]_AND_839_o1
    SLICE_X60Y98.CLK     net (fanout=2)        0.124   rst_read_TRIGGER_FREQ_OFFSET[5]_AND_839_o
    -------------------------------------------------  ---------------------------
    Total                                      1.014ns (0.354ns logic, 0.660ns route)
                                                       (34.9% logic, 65.1% route)
--------------------------------------------------------------------------------

Paths for end point trig_offset_reg_5_LDC (SLICE_X60Y98.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.002ns (data path)
  Source:               rst_read_sync (FF)
  Destination:          trig_offset_reg_5_LDC (LATCH)
  Data Path Delay:      2.002ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: rst_read_sync to trig_offset_reg_5_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y108.AQ     Tcko                  0.198   rst_read_sync
                                                       rst_read_sync
    SLICE_X62Y98.B5      net (fanout=601)      1.524   rst_read_sync
    SLICE_X62Y98.B       Tilo                  0.156   trig_offset_reg_5_C_5
                                                       rst_read_TRIGGER_FREQ_OFFSET[5]_AND_839_o1
    SLICE_X60Y98.CLK     net (fanout=2)        0.124   rst_read_TRIGGER_FREQ_OFFSET[5]_AND_839_o
    -------------------------------------------------  ---------------------------
    Total                                      2.002ns (0.354ns logic, 1.648ns route)
                                                       (17.7% logic, 82.3% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_trig_offset_reg_7_LDC = MAXDELAY TO TIMEGRP 
"TO_trig_offset_reg_7_LDC"         TS_dcm_v5_clkout0 DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   4.873ns.
--------------------------------------------------------------------------------

Paths for end point trig_offset_reg_7_LDC (SLICE_X79Y100.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    2.626ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rst_read_sync (FF)
  Destination:          trig_offset_reg_7_LDC (LATCH)
  Requirement:          7.499ns
  Data Path Delay:      4.873ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_read_TRIGGER_FREQ_OFFSET[7]_AND_835_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: rst_read_sync to trig_offset_reg_7_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y108.AQ     Tcko                  0.391   rst_read_sync
                                                       rst_read_sync
    SLICE_X80Y100.D5     net (fanout=601)      3.612   rst_read_sync
    SLICE_X80Y100.DMUX   Tilo                  0.251   trig_offset_reg_7_C_7
                                                       rst_read_TRIGGER_FREQ_OFFSET[7]_AND_836_o1
    SLICE_X79Y100.SR     net (fanout=2)        0.339   rst_read_TRIGGER_FREQ_OFFSET[7]_AND_836_o
    SLICE_X79Y100.CLK    Trck                  0.280   trig_offset_reg_7_LDC
                                                       trig_offset_reg_7_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.873ns (0.922ns logic, 3.951ns route)
                                                       (18.9% logic, 81.1% route)

--------------------------------------------------------------------------------
Slack (setup paths):    4.592ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rbcp_reg/regXCEData_7 (FF)
  Destination:          trig_offset_reg_7_LDC (LATCH)
  Requirement:          7.499ns
  Data Path Delay:      2.907ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_133m rising at 0.000ns
  Destination Clock:    rst_read_TRIGGER_FREQ_OFFSET[7]_AND_835_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: rbcp_reg/regXCEData_7 to trig_offset_reg_7_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X67Y97.DQ      Tcko                  0.391   rbcp_reg/regXCEData<7>
                                                       rbcp_reg/regXCEData_7
    SLICE_X80Y100.D3     net (fanout=4)        1.646   rbcp_reg/regXCEData<7>
    SLICE_X80Y100.DMUX   Tilo                  0.251   trig_offset_reg_7_C_7
                                                       rst_read_TRIGGER_FREQ_OFFSET[7]_AND_836_o1
    SLICE_X79Y100.SR     net (fanout=2)        0.339   rst_read_TRIGGER_FREQ_OFFSET[7]_AND_836_o
    SLICE_X79Y100.CLK    Trck                  0.280   trig_offset_reg_7_LDC
                                                       trig_offset_reg_7_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.907ns (0.922ns logic, 1.985ns route)
                                                       (31.7% logic, 68.3% route)

--------------------------------------------------------------------------------

Paths for end point trig_offset_reg_7_LDC (SLICE_X79Y100.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  2.798ns (requirement - data path)
  Source:               rst_read_sync (FF)
  Destination:          trig_offset_reg_7_LDC (LATCH)
  Requirement:          7.499ns
  Data Path Delay:      4.701ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: rst_read_sync to trig_offset_reg_7_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y108.AQ     Tcko                  0.391   rst_read_sync
                                                       rst_read_sync
    SLICE_X80Y100.D5     net (fanout=601)      3.612   rst_read_sync
    SLICE_X80Y100.D      Tilo                  0.205   trig_offset_reg_7_C_7
                                                       rst_read_TRIGGER_FREQ_OFFSET[7]_AND_835_o1
    SLICE_X79Y100.CLK    net (fanout=2)        0.493   rst_read_TRIGGER_FREQ_OFFSET[7]_AND_835_o
    -------------------------------------------------  ---------------------------
    Total                                      4.701ns (0.596ns logic, 4.105ns route)
                                                       (12.7% logic, 87.3% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  4.764ns (requirement - data path)
  Source:               rbcp_reg/regXCEData_7 (FF)
  Destination:          trig_offset_reg_7_LDC (LATCH)
  Requirement:          7.499ns
  Data Path Delay:      2.735ns (Levels of Logic = 1)
  Source Clock:         clk_133m rising at 0.000ns

  Maximum Data Path at Slow Process Corner: rbcp_reg/regXCEData_7 to trig_offset_reg_7_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X67Y97.DQ      Tcko                  0.391   rbcp_reg/regXCEData<7>
                                                       rbcp_reg/regXCEData_7
    SLICE_X80Y100.D3     net (fanout=4)        1.646   rbcp_reg/regXCEData<7>
    SLICE_X80Y100.D      Tilo                  0.205   trig_offset_reg_7_C_7
                                                       rst_read_TRIGGER_FREQ_OFFSET[7]_AND_835_o1
    SLICE_X79Y100.CLK    net (fanout=2)        0.493   rst_read_TRIGGER_FREQ_OFFSET[7]_AND_835_o
    -------------------------------------------------  ---------------------------
    Total                                      2.735ns (0.596ns logic, 2.139ns route)
                                                       (21.8% logic, 78.2% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_trig_offset_reg_7_LDC = MAXDELAY TO TIMEGRP "TO_trig_offset_reg_7_LDC"         TS_dcm_v5_clkout0 DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point trig_offset_reg_7_LDC (SLICE_X79Y100.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.651ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rbcp_reg/regXCEData_7 (FF)
  Destination:          trig_offset_reg_7_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.651ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_133m rising at 0.000ns
  Destination Clock:    rst_read_TRIGGER_FREQ_OFFSET[7]_AND_835_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rbcp_reg/regXCEData_7 to trig_offset_reg_7_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X67Y97.DQ      Tcko                  0.198   rbcp_reg/regXCEData<7>
                                                       rbcp_reg/regXCEData_7
    SLICE_X80Y100.D3     net (fanout=4)        0.981   rbcp_reg/regXCEData<7>
    SLICE_X80Y100.DMUX   Tilo                  0.183   trig_offset_reg_7_C_7
                                                       rst_read_TRIGGER_FREQ_OFFSET[7]_AND_836_o1
    SLICE_X79Y100.SR     net (fanout=2)        0.134   rst_read_TRIGGER_FREQ_OFFSET[7]_AND_836_o
    SLICE_X79Y100.CLK    Tremck      (-Th)    -0.155   trig_offset_reg_7_LDC
                                                       trig_offset_reg_7_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.651ns (0.536ns logic, 1.115ns route)
                                                       (32.5% logic, 67.5% route)
--------------------------------------------------------------------------------
Slack (hold path):      2.938ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rst_read_sync (FF)
  Destination:          trig_offset_reg_7_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      2.938ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_read_TRIGGER_FREQ_OFFSET[7]_AND_835_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rst_read_sync to trig_offset_reg_7_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y108.AQ     Tcko                  0.198   rst_read_sync
                                                       rst_read_sync
    SLICE_X80Y100.D5     net (fanout=601)      2.268   rst_read_sync
    SLICE_X80Y100.DMUX   Tilo                  0.183   trig_offset_reg_7_C_7
                                                       rst_read_TRIGGER_FREQ_OFFSET[7]_AND_836_o1
    SLICE_X79Y100.SR     net (fanout=2)        0.134   rst_read_TRIGGER_FREQ_OFFSET[7]_AND_836_o
    SLICE_X79Y100.CLK    Tremck      (-Th)    -0.155   trig_offset_reg_7_LDC
                                                       trig_offset_reg_7_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.938ns (0.536ns logic, 2.402ns route)
                                                       (18.2% logic, 81.8% route)
--------------------------------------------------------------------------------

Paths for end point trig_offset_reg_7_LDC (SLICE_X79Y100.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.590ns (data path)
  Source:               rbcp_reg/regXCEData_7 (FF)
  Destination:          trig_offset_reg_7_LDC (LATCH)
  Data Path Delay:      1.590ns (Levels of Logic = 1)
  Source Clock:         clk_133m rising at 0.000ns

  Minimum Data Path at Fast Process Corner: rbcp_reg/regXCEData_7 to trig_offset_reg_7_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X67Y97.DQ      Tcko                  0.198   rbcp_reg/regXCEData<7>
                                                       rbcp_reg/regXCEData_7
    SLICE_X80Y100.D3     net (fanout=4)        0.981   rbcp_reg/regXCEData<7>
    SLICE_X80Y100.D      Tilo                  0.142   trig_offset_reg_7_C_7
                                                       rst_read_TRIGGER_FREQ_OFFSET[7]_AND_835_o1
    SLICE_X79Y100.CLK    net (fanout=2)        0.269   rst_read_TRIGGER_FREQ_OFFSET[7]_AND_835_o
    -------------------------------------------------  ---------------------------
    Total                                      1.590ns (0.340ns logic, 1.250ns route)
                                                       (21.4% logic, 78.6% route)
--------------------------------------------------------------------------------

Paths for end point trig_offset_reg_7_LDC (SLICE_X79Y100.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.877ns (data path)
  Source:               rst_read_sync (FF)
  Destination:          trig_offset_reg_7_LDC (LATCH)
  Data Path Delay:      2.877ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: rst_read_sync to trig_offset_reg_7_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y108.AQ     Tcko                  0.198   rst_read_sync
                                                       rst_read_sync
    SLICE_X80Y100.D5     net (fanout=601)      2.268   rst_read_sync
    SLICE_X80Y100.D      Tilo                  0.142   trig_offset_reg_7_C_7
                                                       rst_read_TRIGGER_FREQ_OFFSET[7]_AND_835_o1
    SLICE_X79Y100.CLK    net (fanout=2)        0.269   rst_read_TRIGGER_FREQ_OFFSET[7]_AND_835_o
    -------------------------------------------------  ---------------------------
    Total                                      2.877ns (0.340ns logic, 2.537ns route)
                                                       (11.8% logic, 88.2% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_trig_offset_reg_6_LDC = MAXDELAY TO TIMEGRP 
"TO_trig_offset_reg_6_LDC"         TS_dcm_v5_clkout0 DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   5.044ns.
--------------------------------------------------------------------------------

Paths for end point trig_offset_reg_6_LDC (SLICE_X79Y99.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    2.455ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rst_read_sync (FF)
  Destination:          trig_offset_reg_6_LDC (LATCH)
  Requirement:          7.499ns
  Data Path Delay:      5.044ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_read_TRIGGER_FREQ_OFFSET[6]_AND_837_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: rst_read_sync to trig_offset_reg_6_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y108.AQ     Tcko                  0.391   rst_read_sync
                                                       rst_read_sync
    SLICE_X76Y99.A2      net (fanout=601)      3.601   rst_read_sync
    SLICE_X76Y99.AMUX    Tilo                  0.251   trig_offset_reg_6_C_6
                                                       rst_read_TRIGGER_FREQ_OFFSET[6]_AND_838_o1
    SLICE_X79Y99.SR      net (fanout=2)        0.521   rst_read_TRIGGER_FREQ_OFFSET[6]_AND_838_o
    SLICE_X79Y99.CLK     Trck                  0.280   trig_offset_reg_6_LDC
                                                       trig_offset_reg_6_LDC
    -------------------------------------------------  ---------------------------
    Total                                      5.044ns (0.922ns logic, 4.122ns route)
                                                       (18.3% logic, 81.7% route)

--------------------------------------------------------------------------------
Slack (setup paths):    4.771ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rbcp_reg/regXCEData_6 (FF)
  Destination:          trig_offset_reg_6_LDC (LATCH)
  Requirement:          7.499ns
  Data Path Delay:      2.728ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_133m rising at 0.000ns
  Destination Clock:    rst_read_TRIGGER_FREQ_OFFSET[6]_AND_837_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: rbcp_reg/regXCEData_6 to trig_offset_reg_6_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X67Y97.CQ      Tcko                  0.391   rbcp_reg/regXCEData<7>
                                                       rbcp_reg/regXCEData_6
    SLICE_X76Y99.A1      net (fanout=4)        1.285   rbcp_reg/regXCEData<6>
    SLICE_X76Y99.AMUX    Tilo                  0.251   trig_offset_reg_6_C_6
                                                       rst_read_TRIGGER_FREQ_OFFSET[6]_AND_838_o1
    SLICE_X79Y99.SR      net (fanout=2)        0.521   rst_read_TRIGGER_FREQ_OFFSET[6]_AND_838_o
    SLICE_X79Y99.CLK     Trck                  0.280   trig_offset_reg_6_LDC
                                                       trig_offset_reg_6_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.728ns (0.922ns logic, 1.806ns route)
                                                       (33.8% logic, 66.2% route)

--------------------------------------------------------------------------------

Paths for end point trig_offset_reg_6_LDC (SLICE_X79Y99.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  2.991ns (requirement - data path)
  Source:               rst_read_sync (FF)
  Destination:          trig_offset_reg_6_LDC (LATCH)
  Requirement:          7.499ns
  Data Path Delay:      4.508ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: rst_read_sync to trig_offset_reg_6_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y108.AQ     Tcko                  0.391   rst_read_sync
                                                       rst_read_sync
    SLICE_X76Y99.A2      net (fanout=601)      3.601   rst_read_sync
    SLICE_X76Y99.A       Tilo                  0.205   trig_offset_reg_6_C_6
                                                       rst_read_TRIGGER_FREQ_OFFSET[6]_AND_837_o1
    SLICE_X79Y99.CLK     net (fanout=2)        0.311   rst_read_TRIGGER_FREQ_OFFSET[6]_AND_837_o
    -------------------------------------------------  ---------------------------
    Total                                      4.508ns (0.596ns logic, 3.912ns route)
                                                       (13.2% logic, 86.8% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  5.307ns (requirement - data path)
  Source:               rbcp_reg/regXCEData_6 (FF)
  Destination:          trig_offset_reg_6_LDC (LATCH)
  Requirement:          7.499ns
  Data Path Delay:      2.192ns (Levels of Logic = 1)
  Source Clock:         clk_133m rising at 0.000ns

  Maximum Data Path at Slow Process Corner: rbcp_reg/regXCEData_6 to trig_offset_reg_6_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X67Y97.CQ      Tcko                  0.391   rbcp_reg/regXCEData<7>
                                                       rbcp_reg/regXCEData_6
    SLICE_X76Y99.A1      net (fanout=4)        1.285   rbcp_reg/regXCEData<6>
    SLICE_X76Y99.A       Tilo                  0.205   trig_offset_reg_6_C_6
                                                       rst_read_TRIGGER_FREQ_OFFSET[6]_AND_837_o1
    SLICE_X79Y99.CLK     net (fanout=2)        0.311   rst_read_TRIGGER_FREQ_OFFSET[6]_AND_837_o
    -------------------------------------------------  ---------------------------
    Total                                      2.192ns (0.596ns logic, 1.596ns route)
                                                       (27.2% logic, 72.8% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_trig_offset_reg_6_LDC = MAXDELAY TO TIMEGRP "TO_trig_offset_reg_6_LDC"         TS_dcm_v5_clkout0 DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point trig_offset_reg_6_LDC (SLICE_X79Y99.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.641ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rbcp_reg/regXCEData_6 (FF)
  Destination:          trig_offset_reg_6_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.641ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_133m rising at 0.000ns
  Destination Clock:    rst_read_TRIGGER_FREQ_OFFSET[6]_AND_837_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rbcp_reg/regXCEData_6 to trig_offset_reg_6_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X67Y97.CQ      Tcko                  0.198   rbcp_reg/regXCEData<7>
                                                       rbcp_reg/regXCEData_6
    SLICE_X76Y99.A1      net (fanout=4)        0.826   rbcp_reg/regXCEData<6>
    SLICE_X76Y99.AMUX    Tilo                  0.183   trig_offset_reg_6_C_6
                                                       rst_read_TRIGGER_FREQ_OFFSET[6]_AND_838_o1
    SLICE_X79Y99.SR      net (fanout=2)        0.279   rst_read_TRIGGER_FREQ_OFFSET[6]_AND_838_o
    SLICE_X79Y99.CLK     Tremck      (-Th)    -0.155   trig_offset_reg_6_LDC
                                                       trig_offset_reg_6_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.641ns (0.536ns logic, 1.105ns route)
                                                       (32.7% logic, 67.3% route)
--------------------------------------------------------------------------------
Slack (hold path):      3.129ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rst_read_sync (FF)
  Destination:          trig_offset_reg_6_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      3.129ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_read_TRIGGER_FREQ_OFFSET[6]_AND_837_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rst_read_sync to trig_offset_reg_6_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y108.AQ     Tcko                  0.198   rst_read_sync
                                                       rst_read_sync
    SLICE_X76Y99.A2      net (fanout=601)      2.314   rst_read_sync
    SLICE_X76Y99.AMUX    Tilo                  0.183   trig_offset_reg_6_C_6
                                                       rst_read_TRIGGER_FREQ_OFFSET[6]_AND_838_o1
    SLICE_X79Y99.SR      net (fanout=2)        0.279   rst_read_TRIGGER_FREQ_OFFSET[6]_AND_838_o
    SLICE_X79Y99.CLK     Tremck      (-Th)    -0.155   trig_offset_reg_6_LDC
                                                       trig_offset_reg_6_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.129ns (0.536ns logic, 2.593ns route)
                                                       (17.1% logic, 82.9% route)
--------------------------------------------------------------------------------

Paths for end point trig_offset_reg_6_LDC (SLICE_X79Y99.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.290ns (data path)
  Source:               rbcp_reg/regXCEData_6 (FF)
  Destination:          trig_offset_reg_6_LDC (LATCH)
  Data Path Delay:      1.290ns (Levels of Logic = 1)
  Source Clock:         clk_133m rising at 0.000ns

  Minimum Data Path at Fast Process Corner: rbcp_reg/regXCEData_6 to trig_offset_reg_6_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X67Y97.CQ      Tcko                  0.198   rbcp_reg/regXCEData<7>
                                                       rbcp_reg/regXCEData_6
    SLICE_X76Y99.A1      net (fanout=4)        0.826   rbcp_reg/regXCEData<6>
    SLICE_X76Y99.A       Tilo                  0.142   trig_offset_reg_6_C_6
                                                       rst_read_TRIGGER_FREQ_OFFSET[6]_AND_837_o1
    SLICE_X79Y99.CLK     net (fanout=2)        0.124   rst_read_TRIGGER_FREQ_OFFSET[6]_AND_837_o
    -------------------------------------------------  ---------------------------
    Total                                      1.290ns (0.340ns logic, 0.950ns route)
                                                       (26.4% logic, 73.6% route)
--------------------------------------------------------------------------------

Paths for end point trig_offset_reg_6_LDC (SLICE_X79Y99.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.778ns (data path)
  Source:               rst_read_sync (FF)
  Destination:          trig_offset_reg_6_LDC (LATCH)
  Data Path Delay:      2.778ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: rst_read_sync to trig_offset_reg_6_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y108.AQ     Tcko                  0.198   rst_read_sync
                                                       rst_read_sync
    SLICE_X76Y99.A2      net (fanout=601)      2.314   rst_read_sync
    SLICE_X76Y99.A       Tilo                  0.142   trig_offset_reg_6_C_6
                                                       rst_read_TRIGGER_FREQ_OFFSET[6]_AND_837_o1
    SLICE_X79Y99.CLK     net (fanout=2)        0.124   rst_read_TRIGGER_FREQ_OFFSET[6]_AND_837_o
    -------------------------------------------------  ---------------------------
    Total                                      2.778ns (0.340ns logic, 2.438ns route)
                                                       (12.2% logic, 87.8% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_trig_offset_reg_4_LDC = MAXDELAY TO TIMEGRP 
"TO_trig_offset_reg_4_LDC"         TS_dcm_v5_clkout0 DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   5.485ns.
--------------------------------------------------------------------------------

Paths for end point trig_offset_reg_4_LDC (SLICE_X79Y97.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    2.014ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rst_read_sync (FF)
  Destination:          trig_offset_reg_4_LDC (LATCH)
  Requirement:          7.499ns
  Data Path Delay:      5.485ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_read_TRIGGER_FREQ_OFFSET[4]_AND_841_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: rst_read_sync to trig_offset_reg_4_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y108.AQ     Tcko                  0.391   rst_read_sync
                                                       rst_read_sync
    SLICE_X80Y97.A4      net (fanout=601)      3.995   rst_read_sync
    SLICE_X80Y97.AMUX    Tilo                  0.251   trig_offset_reg_4_C_4
                                                       rst_read_TRIGGER_FREQ_OFFSET[4]_AND_842_o1
    SLICE_X79Y97.SR      net (fanout=2)        0.568   rst_read_TRIGGER_FREQ_OFFSET[4]_AND_842_o
    SLICE_X79Y97.CLK     Trck                  0.280   trig_offset_reg_4_LDC
                                                       trig_offset_reg_4_LDC
    -------------------------------------------------  ---------------------------
    Total                                      5.485ns (0.922ns logic, 4.563ns route)
                                                       (16.8% logic, 83.2% route)

--------------------------------------------------------------------------------
Slack (setup paths):    4.553ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rbcp_reg/regXCEData_4 (FF)
  Destination:          trig_offset_reg_4_LDC (LATCH)
  Requirement:          7.499ns
  Data Path Delay:      2.946ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_133m rising at 0.000ns
  Destination Clock:    rst_read_TRIGGER_FREQ_OFFSET[4]_AND_841_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: rbcp_reg/regXCEData_4 to trig_offset_reg_4_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X67Y97.AQ      Tcko                  0.391   rbcp_reg/regXCEData<7>
                                                       rbcp_reg/regXCEData_4
    SLICE_X80Y97.A2      net (fanout=4)        1.456   rbcp_reg/regXCEData<4>
    SLICE_X80Y97.AMUX    Tilo                  0.251   trig_offset_reg_4_C_4
                                                       rst_read_TRIGGER_FREQ_OFFSET[4]_AND_842_o1
    SLICE_X79Y97.SR      net (fanout=2)        0.568   rst_read_TRIGGER_FREQ_OFFSET[4]_AND_842_o
    SLICE_X79Y97.CLK     Trck                  0.280   trig_offset_reg_4_LDC
                                                       trig_offset_reg_4_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.946ns (0.922ns logic, 2.024ns route)
                                                       (31.3% logic, 68.7% route)

--------------------------------------------------------------------------------

Paths for end point trig_offset_reg_4_LDC (SLICE_X79Y97.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  2.415ns (requirement - data path)
  Source:               rst_read_sync (FF)
  Destination:          trig_offset_reg_4_LDC (LATCH)
  Requirement:          7.499ns
  Data Path Delay:      5.084ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: rst_read_sync to trig_offset_reg_4_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y108.AQ     Tcko                  0.391   rst_read_sync
                                                       rst_read_sync
    SLICE_X80Y97.A4      net (fanout=601)      3.995   rst_read_sync
    SLICE_X80Y97.A       Tilo                  0.205   trig_offset_reg_4_C_4
                                                       rst_read_TRIGGER_FREQ_OFFSET[4]_AND_841_o1
    SLICE_X79Y97.CLK     net (fanout=2)        0.493   rst_read_TRIGGER_FREQ_OFFSET[4]_AND_841_o
    -------------------------------------------------  ---------------------------
    Total                                      5.084ns (0.596ns logic, 4.488ns route)
                                                       (11.7% logic, 88.3% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  4.954ns (requirement - data path)
  Source:               rbcp_reg/regXCEData_4 (FF)
  Destination:          trig_offset_reg_4_LDC (LATCH)
  Requirement:          7.499ns
  Data Path Delay:      2.545ns (Levels of Logic = 1)
  Source Clock:         clk_133m rising at 0.000ns

  Maximum Data Path at Slow Process Corner: rbcp_reg/regXCEData_4 to trig_offset_reg_4_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X67Y97.AQ      Tcko                  0.391   rbcp_reg/regXCEData<7>
                                                       rbcp_reg/regXCEData_4
    SLICE_X80Y97.A2      net (fanout=4)        1.456   rbcp_reg/regXCEData<4>
    SLICE_X80Y97.A       Tilo                  0.205   trig_offset_reg_4_C_4
                                                       rst_read_TRIGGER_FREQ_OFFSET[4]_AND_841_o1
    SLICE_X79Y97.CLK     net (fanout=2)        0.493   rst_read_TRIGGER_FREQ_OFFSET[4]_AND_841_o
    -------------------------------------------------  ---------------------------
    Total                                      2.545ns (0.596ns logic, 1.949ns route)
                                                       (23.4% logic, 76.6% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_trig_offset_reg_4_LDC = MAXDELAY TO TIMEGRP "TO_trig_offset_reg_4_LDC"         TS_dcm_v5_clkout0 DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point trig_offset_reg_4_LDC (SLICE_X79Y97.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.719ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rbcp_reg/regXCEData_4 (FF)
  Destination:          trig_offset_reg_4_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.719ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_133m rising at 0.000ns
  Destination Clock:    rst_read_TRIGGER_FREQ_OFFSET[4]_AND_841_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rbcp_reg/regXCEData_4 to trig_offset_reg_4_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X67Y97.AQ      Tcko                  0.198   rbcp_reg/regXCEData<7>
                                                       rbcp_reg/regXCEData_4
    SLICE_X80Y97.A2      net (fanout=4)        0.914   rbcp_reg/regXCEData<4>
    SLICE_X80Y97.AMUX    Tilo                  0.183   trig_offset_reg_4_C_4
                                                       rst_read_TRIGGER_FREQ_OFFSET[4]_AND_842_o1
    SLICE_X79Y97.SR      net (fanout=2)        0.269   rst_read_TRIGGER_FREQ_OFFSET[4]_AND_842_o
    SLICE_X79Y97.CLK     Tremck      (-Th)    -0.155   trig_offset_reg_4_LDC
                                                       trig_offset_reg_4_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.719ns (0.536ns logic, 1.183ns route)
                                                       (31.2% logic, 68.8% route)
--------------------------------------------------------------------------------
Slack (hold path):      3.317ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rst_read_sync (FF)
  Destination:          trig_offset_reg_4_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      3.317ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_read_TRIGGER_FREQ_OFFSET[4]_AND_841_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rst_read_sync to trig_offset_reg_4_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y108.AQ     Tcko                  0.198   rst_read_sync
                                                       rst_read_sync
    SLICE_X80Y97.A4      net (fanout=601)      2.512   rst_read_sync
    SLICE_X80Y97.AMUX    Tilo                  0.183   trig_offset_reg_4_C_4
                                                       rst_read_TRIGGER_FREQ_OFFSET[4]_AND_842_o1
    SLICE_X79Y97.SR      net (fanout=2)        0.269   rst_read_TRIGGER_FREQ_OFFSET[4]_AND_842_o
    SLICE_X79Y97.CLK     Tremck      (-Th)    -0.155   trig_offset_reg_4_LDC
                                                       trig_offset_reg_4_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.317ns (0.536ns logic, 2.781ns route)
                                                       (16.2% logic, 83.8% route)
--------------------------------------------------------------------------------

Paths for end point trig_offset_reg_4_LDC (SLICE_X79Y97.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.523ns (data path)
  Source:               rbcp_reg/regXCEData_4 (FF)
  Destination:          trig_offset_reg_4_LDC (LATCH)
  Data Path Delay:      1.523ns (Levels of Logic = 1)
  Source Clock:         clk_133m rising at 0.000ns

  Minimum Data Path at Fast Process Corner: rbcp_reg/regXCEData_4 to trig_offset_reg_4_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X67Y97.AQ      Tcko                  0.198   rbcp_reg/regXCEData<7>
                                                       rbcp_reg/regXCEData_4
    SLICE_X80Y97.A2      net (fanout=4)        0.914   rbcp_reg/regXCEData<4>
    SLICE_X80Y97.A       Tilo                  0.142   trig_offset_reg_4_C_4
                                                       rst_read_TRIGGER_FREQ_OFFSET[4]_AND_841_o1
    SLICE_X79Y97.CLK     net (fanout=2)        0.269   rst_read_TRIGGER_FREQ_OFFSET[4]_AND_841_o
    -------------------------------------------------  ---------------------------
    Total                                      1.523ns (0.340ns logic, 1.183ns route)
                                                       (22.3% logic, 77.7% route)
--------------------------------------------------------------------------------

Paths for end point trig_offset_reg_4_LDC (SLICE_X79Y97.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   3.121ns (data path)
  Source:               rst_read_sync (FF)
  Destination:          trig_offset_reg_4_LDC (LATCH)
  Data Path Delay:      3.121ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: rst_read_sync to trig_offset_reg_4_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y108.AQ     Tcko                  0.198   rst_read_sync
                                                       rst_read_sync
    SLICE_X80Y97.A4      net (fanout=601)      2.512   rst_read_sync
    SLICE_X80Y97.A       Tilo                  0.142   trig_offset_reg_4_C_4
                                                       rst_read_TRIGGER_FREQ_OFFSET[4]_AND_841_o1
    SLICE_X79Y97.CLK     net (fanout=2)        0.269   rst_read_TRIGGER_FREQ_OFFSET[4]_AND_841_o
    -------------------------------------------------  ---------------------------
    Total                                      3.121ns (0.340ns logic, 2.781ns route)
                                                       (10.9% logic, 89.1% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_trig_offset_reg_3_LDC = MAXDELAY TO TIMEGRP 
"TO_trig_offset_reg_3_LDC"         TS_dcm_v5_clkout0 DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   5.962ns.
--------------------------------------------------------------------------------

Paths for end point trig_offset_reg_3_LDC (SLICE_X83Y94.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    1.537ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rst_read_sync (FF)
  Destination:          trig_offset_reg_3_LDC (LATCH)
  Requirement:          7.499ns
  Data Path Delay:      5.962ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_read_TRIGGER_FREQ_OFFSET[3]_AND_843_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: rst_read_sync to trig_offset_reg_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y108.AQ     Tcko                  0.391   rst_read_sync
                                                       rst_read_sync
    SLICE_X85Y94.B3      net (fanout=601)      4.482   rst_read_sync
    SLICE_X85Y94.BMUX    Tilo                  0.313   trig_offset_reg_3_C_3
                                                       rst_read_TRIGGER_FREQ_OFFSET[3]_AND_844_o1
    SLICE_X83Y94.SR      net (fanout=2)        0.496   rst_read_TRIGGER_FREQ_OFFSET[3]_AND_844_o
    SLICE_X83Y94.CLK     Trck                  0.280   trig_offset_reg_3_LDC
                                                       trig_offset_reg_3_LDC
    -------------------------------------------------  ---------------------------
    Total                                      5.962ns (0.984ns logic, 4.978ns route)
                                                       (16.5% logic, 83.5% route)

--------------------------------------------------------------------------------
Slack (setup paths):    3.755ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rbcp_reg/regXCEData_3 (FF)
  Destination:          trig_offset_reg_3_LDC (LATCH)
  Requirement:          7.499ns
  Data Path Delay:      3.744ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_133m rising at 0.000ns
  Destination Clock:    rst_read_TRIGGER_FREQ_OFFSET[3]_AND_843_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: rbcp_reg/regXCEData_3 to trig_offset_reg_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X65Y97.DQ      Tcko                  0.391   rbcp_reg/regXCEData<3>
                                                       rbcp_reg/regXCEData_3
    SLICE_X85Y94.B4      net (fanout=4)        2.264   rbcp_reg/regXCEData<3>
    SLICE_X85Y94.BMUX    Tilo                  0.313   trig_offset_reg_3_C_3
                                                       rst_read_TRIGGER_FREQ_OFFSET[3]_AND_844_o1
    SLICE_X83Y94.SR      net (fanout=2)        0.496   rst_read_TRIGGER_FREQ_OFFSET[3]_AND_844_o
    SLICE_X83Y94.CLK     Trck                  0.280   trig_offset_reg_3_LDC
                                                       trig_offset_reg_3_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.744ns (0.984ns logic, 2.760ns route)
                                                       (26.3% logic, 73.7% route)

--------------------------------------------------------------------------------

Paths for end point trig_offset_reg_3_LDC (SLICE_X83Y94.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  2.056ns (requirement - data path)
  Source:               rst_read_sync (FF)
  Destination:          trig_offset_reg_3_LDC (LATCH)
  Requirement:          7.499ns
  Data Path Delay:      5.443ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: rst_read_sync to trig_offset_reg_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y108.AQ     Tcko                  0.391   rst_read_sync
                                                       rst_read_sync
    SLICE_X85Y94.B3      net (fanout=601)      4.482   rst_read_sync
    SLICE_X85Y94.B       Tilo                  0.259   trig_offset_reg_3_C_3
                                                       rst_read_TRIGGER_FREQ_OFFSET[3]_AND_843_o1
    SLICE_X83Y94.CLK     net (fanout=2)        0.311   rst_read_TRIGGER_FREQ_OFFSET[3]_AND_843_o
    -------------------------------------------------  ---------------------------
    Total                                      5.443ns (0.650ns logic, 4.793ns route)
                                                       (11.9% logic, 88.1% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  4.274ns (requirement - data path)
  Source:               rbcp_reg/regXCEData_3 (FF)
  Destination:          trig_offset_reg_3_LDC (LATCH)
  Requirement:          7.499ns
  Data Path Delay:      3.225ns (Levels of Logic = 1)
  Source Clock:         clk_133m rising at 0.000ns

  Maximum Data Path at Slow Process Corner: rbcp_reg/regXCEData_3 to trig_offset_reg_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X65Y97.DQ      Tcko                  0.391   rbcp_reg/regXCEData<3>
                                                       rbcp_reg/regXCEData_3
    SLICE_X85Y94.B4      net (fanout=4)        2.264   rbcp_reg/regXCEData<3>
    SLICE_X85Y94.B       Tilo                  0.259   trig_offset_reg_3_C_3
                                                       rst_read_TRIGGER_FREQ_OFFSET[3]_AND_843_o1
    SLICE_X83Y94.CLK     net (fanout=2)        0.311   rst_read_TRIGGER_FREQ_OFFSET[3]_AND_843_o
    -------------------------------------------------  ---------------------------
    Total                                      3.225ns (0.650ns logic, 2.575ns route)
                                                       (20.2% logic, 79.8% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_trig_offset_reg_3_LDC = MAXDELAY TO TIMEGRP "TO_trig_offset_reg_3_LDC"         TS_dcm_v5_clkout0 DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point trig_offset_reg_3_LDC (SLICE_X83Y94.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      2.165ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rbcp_reg/regXCEData_3 (FF)
  Destination:          trig_offset_reg_3_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      2.165ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_133m rising at 0.000ns
  Destination Clock:    rst_read_TRIGGER_FREQ_OFFSET[3]_AND_843_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rbcp_reg/regXCEData_3 to trig_offset_reg_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X65Y97.DQ      Tcko                  0.198   rbcp_reg/regXCEData<3>
                                                       rbcp_reg/regXCEData_3
    SLICE_X85Y94.B4      net (fanout=4)        1.335   rbcp_reg/regXCEData<3>
    SLICE_X85Y94.BMUX    Tilo                  0.203   trig_offset_reg_3_C_3
                                                       rst_read_TRIGGER_FREQ_OFFSET[3]_AND_844_o1
    SLICE_X83Y94.SR      net (fanout=2)        0.274   rst_read_TRIGGER_FREQ_OFFSET[3]_AND_844_o
    SLICE_X83Y94.CLK     Tremck      (-Th)    -0.155   trig_offset_reg_3_LDC
                                                       trig_offset_reg_3_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.165ns (0.556ns logic, 1.609ns route)
                                                       (25.7% logic, 74.3% route)
--------------------------------------------------------------------------------
Slack (hold path):      3.683ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rst_read_sync (FF)
  Destination:          trig_offset_reg_3_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      3.683ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_read_TRIGGER_FREQ_OFFSET[3]_AND_843_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rst_read_sync to trig_offset_reg_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y108.AQ     Tcko                  0.198   rst_read_sync
                                                       rst_read_sync
    SLICE_X85Y94.B3      net (fanout=601)      2.853   rst_read_sync
    SLICE_X85Y94.BMUX    Tilo                  0.203   trig_offset_reg_3_C_3
                                                       rst_read_TRIGGER_FREQ_OFFSET[3]_AND_844_o1
    SLICE_X83Y94.SR      net (fanout=2)        0.274   rst_read_TRIGGER_FREQ_OFFSET[3]_AND_844_o
    SLICE_X83Y94.CLK     Tremck      (-Th)    -0.155   trig_offset_reg_3_LDC
                                                       trig_offset_reg_3_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.683ns (0.556ns logic, 3.127ns route)
                                                       (15.1% logic, 84.9% route)
--------------------------------------------------------------------------------

Paths for end point trig_offset_reg_3_LDC (SLICE_X83Y94.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.813ns (data path)
  Source:               rbcp_reg/regXCEData_3 (FF)
  Destination:          trig_offset_reg_3_LDC (LATCH)
  Data Path Delay:      1.813ns (Levels of Logic = 1)
  Source Clock:         clk_133m rising at 0.000ns

  Minimum Data Path at Fast Process Corner: rbcp_reg/regXCEData_3 to trig_offset_reg_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X65Y97.DQ      Tcko                  0.198   rbcp_reg/regXCEData<3>
                                                       rbcp_reg/regXCEData_3
    SLICE_X85Y94.B4      net (fanout=4)        1.335   rbcp_reg/regXCEData<3>
    SLICE_X85Y94.B       Tilo                  0.156   trig_offset_reg_3_C_3
                                                       rst_read_TRIGGER_FREQ_OFFSET[3]_AND_843_o1
    SLICE_X83Y94.CLK     net (fanout=2)        0.124   rst_read_TRIGGER_FREQ_OFFSET[3]_AND_843_o
    -------------------------------------------------  ---------------------------
    Total                                      1.813ns (0.354ns logic, 1.459ns route)
                                                       (19.5% logic, 80.5% route)
--------------------------------------------------------------------------------

Paths for end point trig_offset_reg_3_LDC (SLICE_X83Y94.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   3.331ns (data path)
  Source:               rst_read_sync (FF)
  Destination:          trig_offset_reg_3_LDC (LATCH)
  Data Path Delay:      3.331ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: rst_read_sync to trig_offset_reg_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y108.AQ     Tcko                  0.198   rst_read_sync
                                                       rst_read_sync
    SLICE_X85Y94.B3      net (fanout=601)      2.853   rst_read_sync
    SLICE_X85Y94.B       Tilo                  0.156   trig_offset_reg_3_C_3
                                                       rst_read_TRIGGER_FREQ_OFFSET[3]_AND_843_o1
    SLICE_X83Y94.CLK     net (fanout=2)        0.124   rst_read_TRIGGER_FREQ_OFFSET[3]_AND_843_o
    -------------------------------------------------  ---------------------------
    Total                                      3.331ns (0.354ns logic, 2.977ns route)
                                                       (10.6% logic, 89.4% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_trig_offset_reg_2_LDC = MAXDELAY TO TIMEGRP 
"TO_trig_offset_reg_2_LDC"         TS_dcm_v5_clkout0 DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   4.332ns.
--------------------------------------------------------------------------------

Paths for end point trig_offset_reg_2_LDC (SLICE_X62Y97.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    3.167ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rst_read_sync (FF)
  Destination:          trig_offset_reg_2_LDC (LATCH)
  Requirement:          7.499ns
  Data Path Delay:      4.332ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_read_TRIGGER_FREQ_OFFSET[2]_AND_845_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: rst_read_sync to trig_offset_reg_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y108.AQ     Tcko                  0.391   rst_read_sync
                                                       rst_read_sync
    SLICE_X60Y97.B2      net (fanout=601)      2.954   rst_read_sync
    SLICE_X60Y97.BMUX    Tilo                  0.251   trig_offset_reg_2_C_2
                                                       rst_read_TRIGGER_FREQ_OFFSET[2]_AND_846_o1
    SLICE_X62Y97.SR      net (fanout=2)        0.521   rst_read_TRIGGER_FREQ_OFFSET[2]_AND_846_o
    SLICE_X62Y97.CLK     Trck                  0.215   trig_offset_reg_2_LDC
                                                       trig_offset_reg_2_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.332ns (0.857ns logic, 3.475ns route)
                                                       (19.8% logic, 80.2% route)

--------------------------------------------------------------------------------
Slack (setup paths):    5.551ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rbcp_reg/regXCEData_2 (FF)
  Destination:          trig_offset_reg_2_LDC (LATCH)
  Requirement:          7.499ns
  Data Path Delay:      1.948ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_133m rising at 0.000ns
  Destination Clock:    rst_read_TRIGGER_FREQ_OFFSET[2]_AND_845_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: rbcp_reg/regXCEData_2 to trig_offset_reg_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X65Y97.CQ      Tcko                  0.391   rbcp_reg/regXCEData<3>
                                                       rbcp_reg/regXCEData_2
    SLICE_X60Y97.B3      net (fanout=4)        0.570   rbcp_reg/regXCEData<2>
    SLICE_X60Y97.BMUX    Tilo                  0.251   trig_offset_reg_2_C_2
                                                       rst_read_TRIGGER_FREQ_OFFSET[2]_AND_846_o1
    SLICE_X62Y97.SR      net (fanout=2)        0.521   rst_read_TRIGGER_FREQ_OFFSET[2]_AND_846_o
    SLICE_X62Y97.CLK     Trck                  0.215   trig_offset_reg_2_LDC
                                                       trig_offset_reg_2_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.948ns (0.857ns logic, 1.091ns route)
                                                       (44.0% logic, 56.0% route)

--------------------------------------------------------------------------------

Paths for end point trig_offset_reg_2_LDC (SLICE_X62Y97.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  3.456ns (requirement - data path)
  Source:               rst_read_sync (FF)
  Destination:          trig_offset_reg_2_LDC (LATCH)
  Requirement:          7.499ns
  Data Path Delay:      4.043ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: rst_read_sync to trig_offset_reg_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y108.AQ     Tcko                  0.391   rst_read_sync
                                                       rst_read_sync
    SLICE_X60Y97.B2      net (fanout=601)      2.954   rst_read_sync
    SLICE_X60Y97.B       Tilo                  0.205   trig_offset_reg_2_C_2
                                                       rst_read_TRIGGER_FREQ_OFFSET[2]_AND_845_o1
    SLICE_X62Y97.CLK     net (fanout=2)        0.493   rst_read_TRIGGER_FREQ_OFFSET[2]_AND_845_o
    -------------------------------------------------  ---------------------------
    Total                                      4.043ns (0.596ns logic, 3.447ns route)
                                                       (14.7% logic, 85.3% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  5.840ns (requirement - data path)
  Source:               rbcp_reg/regXCEData_2 (FF)
  Destination:          trig_offset_reg_2_LDC (LATCH)
  Requirement:          7.499ns
  Data Path Delay:      1.659ns (Levels of Logic = 1)
  Source Clock:         clk_133m rising at 0.000ns

  Maximum Data Path at Slow Process Corner: rbcp_reg/regXCEData_2 to trig_offset_reg_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X65Y97.CQ      Tcko                  0.391   rbcp_reg/regXCEData<3>
                                                       rbcp_reg/regXCEData_2
    SLICE_X60Y97.B3      net (fanout=4)        0.570   rbcp_reg/regXCEData<2>
    SLICE_X60Y97.B       Tilo                  0.205   trig_offset_reg_2_C_2
                                                       rst_read_TRIGGER_FREQ_OFFSET[2]_AND_845_o1
    SLICE_X62Y97.CLK     net (fanout=2)        0.493   rst_read_TRIGGER_FREQ_OFFSET[2]_AND_845_o
    -------------------------------------------------  ---------------------------
    Total                                      1.659ns (0.596ns logic, 1.063ns route)
                                                       (35.9% logic, 64.1% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_trig_offset_reg_2_LDC = MAXDELAY TO TIMEGRP "TO_trig_offset_reg_2_LDC"         TS_dcm_v5_clkout0 DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point trig_offset_reg_2_LDC (SLICE_X62Y97.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.064ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rbcp_reg/regXCEData_2 (FF)
  Destination:          trig_offset_reg_2_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.064ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_133m rising at 0.000ns
  Destination Clock:    rst_read_TRIGGER_FREQ_OFFSET[2]_AND_845_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rbcp_reg/regXCEData_2 to trig_offset_reg_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X65Y97.CQ      Tcko                  0.198   rbcp_reg/regXCEData<3>
                                                       rbcp_reg/regXCEData_2
    SLICE_X60Y97.B3      net (fanout=4)        0.319   rbcp_reg/regXCEData<2>
    SLICE_X60Y97.BMUX    Tilo                  0.183   trig_offset_reg_2_C_2
                                                       rst_read_TRIGGER_FREQ_OFFSET[2]_AND_846_o1
    SLICE_X62Y97.SR      net (fanout=2)        0.279   rst_read_TRIGGER_FREQ_OFFSET[2]_AND_846_o
    SLICE_X62Y97.CLK     Tremck      (-Th)    -0.085   trig_offset_reg_2_LDC
                                                       trig_offset_reg_2_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.064ns (0.466ns logic, 0.598ns route)
                                                       (43.8% logic, 56.2% route)
--------------------------------------------------------------------------------
Slack (hold path):      2.562ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rst_read_sync (FF)
  Destination:          trig_offset_reg_2_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      2.562ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_read_TRIGGER_FREQ_OFFSET[2]_AND_845_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rst_read_sync to trig_offset_reg_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y108.AQ     Tcko                  0.198   rst_read_sync
                                                       rst_read_sync
    SLICE_X60Y97.B2      net (fanout=601)      1.817   rst_read_sync
    SLICE_X60Y97.BMUX    Tilo                  0.183   trig_offset_reg_2_C_2
                                                       rst_read_TRIGGER_FREQ_OFFSET[2]_AND_846_o1
    SLICE_X62Y97.SR      net (fanout=2)        0.279   rst_read_TRIGGER_FREQ_OFFSET[2]_AND_846_o
    SLICE_X62Y97.CLK     Tremck      (-Th)    -0.085   trig_offset_reg_2_LDC
                                                       trig_offset_reg_2_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.562ns (0.466ns logic, 2.096ns route)
                                                       (18.2% logic, 81.8% route)
--------------------------------------------------------------------------------

Paths for end point trig_offset_reg_2_LDC (SLICE_X62Y97.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   0.928ns (data path)
  Source:               rbcp_reg/regXCEData_2 (FF)
  Destination:          trig_offset_reg_2_LDC (LATCH)
  Data Path Delay:      0.928ns (Levels of Logic = 1)
  Source Clock:         clk_133m rising at 0.000ns

  Minimum Data Path at Fast Process Corner: rbcp_reg/regXCEData_2 to trig_offset_reg_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X65Y97.CQ      Tcko                  0.198   rbcp_reg/regXCEData<3>
                                                       rbcp_reg/regXCEData_2
    SLICE_X60Y97.B3      net (fanout=4)        0.319   rbcp_reg/regXCEData<2>
    SLICE_X60Y97.B       Tilo                  0.142   trig_offset_reg_2_C_2
                                                       rst_read_TRIGGER_FREQ_OFFSET[2]_AND_845_o1
    SLICE_X62Y97.CLK     net (fanout=2)        0.269   rst_read_TRIGGER_FREQ_OFFSET[2]_AND_845_o
    -------------------------------------------------  ---------------------------
    Total                                      0.928ns (0.340ns logic, 0.588ns route)
                                                       (36.6% logic, 63.4% route)
--------------------------------------------------------------------------------

Paths for end point trig_offset_reg_2_LDC (SLICE_X62Y97.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.426ns (data path)
  Source:               rst_read_sync (FF)
  Destination:          trig_offset_reg_2_LDC (LATCH)
  Data Path Delay:      2.426ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: rst_read_sync to trig_offset_reg_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y108.AQ     Tcko                  0.198   rst_read_sync
                                                       rst_read_sync
    SLICE_X60Y97.B2      net (fanout=601)      1.817   rst_read_sync
    SLICE_X60Y97.B       Tilo                  0.142   trig_offset_reg_2_C_2
                                                       rst_read_TRIGGER_FREQ_OFFSET[2]_AND_845_o1
    SLICE_X62Y97.CLK     net (fanout=2)        0.269   rst_read_TRIGGER_FREQ_OFFSET[2]_AND_845_o
    -------------------------------------------------  ---------------------------
    Total                                      2.426ns (0.340ns logic, 2.086ns route)
                                                       (14.0% logic, 86.0% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_trig_offset_reg_1_LDC = MAXDELAY TO TIMEGRP 
"TO_trig_offset_reg_1_LDC"         TS_dcm_v5_clkout0 DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   6.017ns.
--------------------------------------------------------------------------------

Paths for end point trig_offset_reg_1_LDC (SLICE_X83Y93.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    1.482ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rst_read_sync (FF)
  Destination:          trig_offset_reg_1_LDC (LATCH)
  Requirement:          7.499ns
  Data Path Delay:      6.017ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_read_TRIGGER_FREQ_OFFSET[1]_AND_847_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: rst_read_sync to trig_offset_reg_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y108.AQ     Tcko                  0.391   rst_read_sync
                                                       rst_read_sync
    SLICE_X82Y93.B3      net (fanout=601)      4.755   rst_read_sync
    SLICE_X82Y93.BMUX    Tilo                  0.261   trig_offset_reg_1_C_1
                                                       rst_read_TRIGGER_FREQ_OFFSET[1]_AND_848_o1
    SLICE_X83Y93.SR      net (fanout=2)        0.330   rst_read_TRIGGER_FREQ_OFFSET[1]_AND_848_o
    SLICE_X83Y93.CLK     Trck                  0.280   trig_offset_reg_1_LDC
                                                       trig_offset_reg_1_LDC
    -------------------------------------------------  ---------------------------
    Total                                      6.017ns (0.932ns logic, 5.085ns route)
                                                       (15.5% logic, 84.5% route)

--------------------------------------------------------------------------------
Slack (setup paths):    4.512ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rbcp_reg/regXCEData_1 (FF)
  Destination:          trig_offset_reg_1_LDC (LATCH)
  Requirement:          7.499ns
  Data Path Delay:      2.987ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_133m rising at 0.000ns
  Destination Clock:    rst_read_TRIGGER_FREQ_OFFSET[1]_AND_847_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: rbcp_reg/regXCEData_1 to trig_offset_reg_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X65Y97.BQ      Tcko                  0.391   rbcp_reg/regXCEData<3>
                                                       rbcp_reg/regXCEData_1
    SLICE_X82Y93.B5      net (fanout=4)        1.725   rbcp_reg/regXCEData<1>
    SLICE_X82Y93.BMUX    Tilo                  0.261   trig_offset_reg_1_C_1
                                                       rst_read_TRIGGER_FREQ_OFFSET[1]_AND_848_o1
    SLICE_X83Y93.SR      net (fanout=2)        0.330   rst_read_TRIGGER_FREQ_OFFSET[1]_AND_848_o
    SLICE_X83Y93.CLK     Trck                  0.280   trig_offset_reg_1_LDC
                                                       trig_offset_reg_1_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.987ns (0.932ns logic, 2.055ns route)
                                                       (31.2% logic, 68.8% route)

--------------------------------------------------------------------------------

Paths for end point trig_offset_reg_1_LDC (SLICE_X83Y93.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  1.676ns (requirement - data path)
  Source:               rst_read_sync (FF)
  Destination:          trig_offset_reg_1_LDC (LATCH)
  Requirement:          7.499ns
  Data Path Delay:      5.823ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: rst_read_sync to trig_offset_reg_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y108.AQ     Tcko                  0.391   rst_read_sync
                                                       rst_read_sync
    SLICE_X82Y93.B3      net (fanout=601)      4.755   rst_read_sync
    SLICE_X82Y93.B       Tilo                  0.203   trig_offset_reg_1_C_1
                                                       rst_read_TRIGGER_FREQ_OFFSET[1]_AND_847_o1
    SLICE_X83Y93.CLK     net (fanout=2)        0.474   rst_read_TRIGGER_FREQ_OFFSET[1]_AND_847_o
    -------------------------------------------------  ---------------------------
    Total                                      5.823ns (0.594ns logic, 5.229ns route)
                                                       (10.2% logic, 89.8% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  4.706ns (requirement - data path)
  Source:               rbcp_reg/regXCEData_1 (FF)
  Destination:          trig_offset_reg_1_LDC (LATCH)
  Requirement:          7.499ns
  Data Path Delay:      2.793ns (Levels of Logic = 1)
  Source Clock:         clk_133m rising at 0.000ns

  Maximum Data Path at Slow Process Corner: rbcp_reg/regXCEData_1 to trig_offset_reg_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X65Y97.BQ      Tcko                  0.391   rbcp_reg/regXCEData<3>
                                                       rbcp_reg/regXCEData_1
    SLICE_X82Y93.B5      net (fanout=4)        1.725   rbcp_reg/regXCEData<1>
    SLICE_X82Y93.B       Tilo                  0.203   trig_offset_reg_1_C_1
                                                       rst_read_TRIGGER_FREQ_OFFSET[1]_AND_847_o1
    SLICE_X83Y93.CLK     net (fanout=2)        0.474   rst_read_TRIGGER_FREQ_OFFSET[1]_AND_847_o
    -------------------------------------------------  ---------------------------
    Total                                      2.793ns (0.594ns logic, 2.199ns route)
                                                       (21.3% logic, 78.7% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_trig_offset_reg_1_LDC = MAXDELAY TO TIMEGRP "TO_trig_offset_reg_1_LDC"         TS_dcm_v5_clkout0 DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point trig_offset_reg_1_LDC (SLICE_X83Y93.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.740ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rbcp_reg/regXCEData_1 (FF)
  Destination:          trig_offset_reg_1_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.740ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_133m rising at 0.000ns
  Destination Clock:    rst_read_TRIGGER_FREQ_OFFSET[1]_AND_847_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rbcp_reg/regXCEData_1 to trig_offset_reg_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X65Y97.BQ      Tcko                  0.198   rbcp_reg/regXCEData<3>
                                                       rbcp_reg/regXCEData_1
    SLICE_X82Y93.B5      net (fanout=4)        1.029   rbcp_reg/regXCEData<1>
    SLICE_X82Y93.BMUX    Tilo                  0.191   trig_offset_reg_1_C_1
                                                       rst_read_TRIGGER_FREQ_OFFSET[1]_AND_848_o1
    SLICE_X83Y93.SR      net (fanout=2)        0.167   rst_read_TRIGGER_FREQ_OFFSET[1]_AND_848_o
    SLICE_X83Y93.CLK     Tremck      (-Th)    -0.155   trig_offset_reg_1_LDC
                                                       trig_offset_reg_1_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.740ns (0.544ns logic, 1.196ns route)
                                                       (31.3% logic, 68.7% route)
--------------------------------------------------------------------------------
Slack (hold path):      3.710ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rst_read_sync (FF)
  Destination:          trig_offset_reg_1_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      3.710ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_read_TRIGGER_FREQ_OFFSET[1]_AND_847_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rst_read_sync to trig_offset_reg_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y108.AQ     Tcko                  0.198   rst_read_sync
                                                       rst_read_sync
    SLICE_X82Y93.B3      net (fanout=601)      2.999   rst_read_sync
    SLICE_X82Y93.BMUX    Tilo                  0.191   trig_offset_reg_1_C_1
                                                       rst_read_TRIGGER_FREQ_OFFSET[1]_AND_848_o1
    SLICE_X83Y93.SR      net (fanout=2)        0.167   rst_read_TRIGGER_FREQ_OFFSET[1]_AND_848_o
    SLICE_X83Y93.CLK     Tremck      (-Th)    -0.155   trig_offset_reg_1_LDC
                                                       trig_offset_reg_1_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.710ns (0.544ns logic, 3.166ns route)
                                                       (14.7% logic, 85.3% route)
--------------------------------------------------------------------------------

Paths for end point trig_offset_reg_1_LDC (SLICE_X83Y93.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.674ns (data path)
  Source:               rbcp_reg/regXCEData_1 (FF)
  Destination:          trig_offset_reg_1_LDC (LATCH)
  Data Path Delay:      1.674ns (Levels of Logic = 1)
  Source Clock:         clk_133m rising at 0.000ns

  Minimum Data Path at Fast Process Corner: rbcp_reg/regXCEData_1 to trig_offset_reg_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X65Y97.BQ      Tcko                  0.198   rbcp_reg/regXCEData<3>
                                                       rbcp_reg/regXCEData_1
    SLICE_X82Y93.B5      net (fanout=4)        1.029   rbcp_reg/regXCEData<1>
    SLICE_X82Y93.B       Tilo                  0.156   trig_offset_reg_1_C_1
                                                       rst_read_TRIGGER_FREQ_OFFSET[1]_AND_847_o1
    SLICE_X83Y93.CLK     net (fanout=2)        0.291   rst_read_TRIGGER_FREQ_OFFSET[1]_AND_847_o
    -------------------------------------------------  ---------------------------
    Total                                      1.674ns (0.354ns logic, 1.320ns route)
                                                       (21.1% logic, 78.9% route)
--------------------------------------------------------------------------------

Paths for end point trig_offset_reg_1_LDC (SLICE_X83Y93.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   3.644ns (data path)
  Source:               rst_read_sync (FF)
  Destination:          trig_offset_reg_1_LDC (LATCH)
  Data Path Delay:      3.644ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: rst_read_sync to trig_offset_reg_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y108.AQ     Tcko                  0.198   rst_read_sync
                                                       rst_read_sync
    SLICE_X82Y93.B3      net (fanout=601)      2.999   rst_read_sync
    SLICE_X82Y93.B       Tilo                  0.156   trig_offset_reg_1_C_1
                                                       rst_read_TRIGGER_FREQ_OFFSET[1]_AND_847_o1
    SLICE_X83Y93.CLK     net (fanout=2)        0.291   rst_read_TRIGGER_FREQ_OFFSET[1]_AND_847_o
    -------------------------------------------------  ---------------------------
    Total                                      3.644ns (0.354ns logic, 3.290ns route)
                                                       (9.7% logic, 90.3% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_drs_sampfreq_reg_7_LDC = MAXDELAY TO TIMEGRP 
"TO_drs_sampfreq_reg_7_LDC"         TS_dcm_v5_clkout1 DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   6.174ns.
--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_reg_7_LDC (SLICE_X18Y122.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    8.826ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rst_sync (FF)
  Destination:          drs_sampfreq_reg_7_LDC (LATCH)
  Requirement:          15.000ns
  Data Path Delay:      6.174ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_DRS_SAMP_FREQ[7]_AND_787_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: rst_sync to drs_sampfreq_reg_7_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y92.AQ      Tcko                  0.408   rst_sync
                                                       rst_sync
    SLICE_X19Y122.A3     net (fanout=921)      4.746   rst_sync
    SLICE_X19Y122.AMUX   Tilo                  0.313   rst_DRS_SAMP_FREQ[7]_AND_787_o
                                                       rst_DRS_SAMP_FREQ[7]_AND_788_o1
    SLICE_X18Y122.SR     net (fanout=2)        0.477   rst_DRS_SAMP_FREQ[7]_AND_788_o
    SLICE_X18Y122.CLK    Trck                  0.230   drs_sampfreq_reg_7_LDC
                                                       drs_sampfreq_reg_7_LDC
    -------------------------------------------------  ---------------------------
    Total                                      6.174ns (0.951ns logic, 5.223ns route)
                                                       (15.4% logic, 84.6% route)

--------------------------------------------------------------------------------
Slack (setup paths):    11.787ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rbcp_reg/regX94Data_7 (FF)
  Destination:          drs_sampfreq_reg_7_LDC (LATCH)
  Requirement:          15.000ns
  Data Path Delay:      3.213ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_133m rising at 0.000ns
  Destination Clock:    rst_DRS_SAMP_FREQ[7]_AND_787_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: rbcp_reg/regX94Data_7 to drs_sampfreq_reg_7_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y111.DQ     Tcko                  0.408   rbcp_reg/regX94Data<7>
                                                       rbcp_reg/regX94Data_7
    SLICE_X19Y122.A4     net (fanout=5)        1.785   rbcp_reg/regX94Data<7>
    SLICE_X19Y122.AMUX   Tilo                  0.313   rst_DRS_SAMP_FREQ[7]_AND_787_o
                                                       rst_DRS_SAMP_FREQ[7]_AND_788_o1
    SLICE_X18Y122.SR     net (fanout=2)        0.477   rst_DRS_SAMP_FREQ[7]_AND_788_o
    SLICE_X18Y122.CLK    Trck                  0.230   drs_sampfreq_reg_7_LDC
                                                       drs_sampfreq_reg_7_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.213ns (0.951ns logic, 2.262ns route)
                                                       (29.6% logic, 70.4% route)

--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_reg_7_LDC (SLICE_X18Y122.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  8.906ns (requirement - data path)
  Source:               rst_sync (FF)
  Destination:          drs_sampfreq_reg_7_LDC (LATCH)
  Requirement:          15.000ns
  Data Path Delay:      6.094ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: rst_sync to drs_sampfreq_reg_7_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y92.AQ      Tcko                  0.408   rst_sync
                                                       rst_sync
    SLICE_X19Y122.A3     net (fanout=921)      4.746   rst_sync
    SLICE_X19Y122.A      Tilo                  0.259   rst_DRS_SAMP_FREQ[7]_AND_787_o
                                                       rst_DRS_SAMP_FREQ[7]_AND_787_o1
    SLICE_X18Y122.CLK    net (fanout=2)        0.681   rst_DRS_SAMP_FREQ[7]_AND_787_o
    -------------------------------------------------  ---------------------------
    Total                                      6.094ns (0.667ns logic, 5.427ns route)
                                                       (10.9% logic, 89.1% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  11.867ns (requirement - data path)
  Source:               rbcp_reg/regX94Data_7 (FF)
  Destination:          drs_sampfreq_reg_7_LDC (LATCH)
  Requirement:          15.000ns
  Data Path Delay:      3.133ns (Levels of Logic = 1)
  Source Clock:         clk_133m rising at 0.000ns

  Maximum Data Path at Slow Process Corner: rbcp_reg/regX94Data_7 to drs_sampfreq_reg_7_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y111.DQ     Tcko                  0.408   rbcp_reg/regX94Data<7>
                                                       rbcp_reg/regX94Data_7
    SLICE_X19Y122.A4     net (fanout=5)        1.785   rbcp_reg/regX94Data<7>
    SLICE_X19Y122.A      Tilo                  0.259   rst_DRS_SAMP_FREQ[7]_AND_787_o
                                                       rst_DRS_SAMP_FREQ[7]_AND_787_o1
    SLICE_X18Y122.CLK    net (fanout=2)        0.681   rst_DRS_SAMP_FREQ[7]_AND_787_o
    -------------------------------------------------  ---------------------------
    Total                                      3.133ns (0.667ns logic, 2.466ns route)
                                                       (21.3% logic, 78.7% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_drs_sampfreq_reg_7_LDC = MAXDELAY TO TIMEGRP "TO_drs_sampfreq_reg_7_LDC"         TS_dcm_v5_clkout1 DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_reg_7_LDC (SLICE_X18Y122.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.840ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rbcp_reg/regX94Data_7 (FF)
  Destination:          drs_sampfreq_reg_7_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.840ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_133m rising at 0.000ns
  Destination Clock:    rst_DRS_SAMP_FREQ[7]_AND_787_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rbcp_reg/regX94Data_7 to drs_sampfreq_reg_7_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y111.DQ     Tcko                  0.200   rbcp_reg/regX94Data<7>
                                                       rbcp_reg/regX94Data_7
    SLICE_X19Y122.A4     net (fanout=5)        1.034   rbcp_reg/regX94Data<7>
    SLICE_X19Y122.AMUX   Tilo                  0.203   rst_DRS_SAMP_FREQ[7]_AND_787_o
                                                       rst_DRS_SAMP_FREQ[7]_AND_788_o1
    SLICE_X18Y122.SR     net (fanout=2)        0.296   rst_DRS_SAMP_FREQ[7]_AND_788_o
    SLICE_X18Y122.CLK    Tremck      (-Th)    -0.107   drs_sampfreq_reg_7_LDC
                                                       drs_sampfreq_reg_7_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.840ns (0.510ns logic, 1.330ns route)
                                                       (27.7% logic, 72.3% route)
--------------------------------------------------------------------------------
Slack (hold path):      3.787ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rst_sync (FF)
  Destination:          drs_sampfreq_reg_7_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      3.787ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_DRS_SAMP_FREQ[7]_AND_787_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rst_sync to drs_sampfreq_reg_7_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y92.AQ      Tcko                  0.200   rst_sync
                                                       rst_sync
    SLICE_X19Y122.A3     net (fanout=921)      2.981   rst_sync
    SLICE_X19Y122.AMUX   Tilo                  0.203   rst_DRS_SAMP_FREQ[7]_AND_787_o
                                                       rst_DRS_SAMP_FREQ[7]_AND_788_o1
    SLICE_X18Y122.SR     net (fanout=2)        0.296   rst_DRS_SAMP_FREQ[7]_AND_788_o
    SLICE_X18Y122.CLK    Tremck      (-Th)    -0.107   drs_sampfreq_reg_7_LDC
                                                       drs_sampfreq_reg_7_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.787ns (0.510ns logic, 3.277ns route)
                                                       (13.5% logic, 86.5% route)
--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_reg_7_LDC (SLICE_X18Y122.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.744ns (data path)
  Source:               rbcp_reg/regX94Data_7 (FF)
  Destination:          drs_sampfreq_reg_7_LDC (LATCH)
  Data Path Delay:      1.744ns (Levels of Logic = 1)
  Source Clock:         clk_133m rising at 0.000ns

  Minimum Data Path at Fast Process Corner: rbcp_reg/regX94Data_7 to drs_sampfreq_reg_7_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y111.DQ     Tcko                  0.200   rbcp_reg/regX94Data<7>
                                                       rbcp_reg/regX94Data_7
    SLICE_X19Y122.A4     net (fanout=5)        1.034   rbcp_reg/regX94Data<7>
    SLICE_X19Y122.A      Tilo                  0.156   rst_DRS_SAMP_FREQ[7]_AND_787_o
                                                       rst_DRS_SAMP_FREQ[7]_AND_787_o1
    SLICE_X18Y122.CLK    net (fanout=2)        0.354   rst_DRS_SAMP_FREQ[7]_AND_787_o
    -------------------------------------------------  ---------------------------
    Total                                      1.744ns (0.356ns logic, 1.388ns route)
                                                       (20.4% logic, 79.6% route)
--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_reg_7_LDC (SLICE_X18Y122.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   3.691ns (data path)
  Source:               rst_sync (FF)
  Destination:          drs_sampfreq_reg_7_LDC (LATCH)
  Data Path Delay:      3.691ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: rst_sync to drs_sampfreq_reg_7_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y92.AQ      Tcko                  0.200   rst_sync
                                                       rst_sync
    SLICE_X19Y122.A3     net (fanout=921)      2.981   rst_sync
    SLICE_X19Y122.A      Tilo                  0.156   rst_DRS_SAMP_FREQ[7]_AND_787_o
                                                       rst_DRS_SAMP_FREQ[7]_AND_787_o1
    SLICE_X18Y122.CLK    net (fanout=2)        0.354   rst_DRS_SAMP_FREQ[7]_AND_787_o
    -------------------------------------------------  ---------------------------
    Total                                      3.691ns (0.356ns logic, 3.335ns route)
                                                       (9.6% logic, 90.4% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_drs_sampfreq_reg_6_LDC = MAXDELAY TO TIMEGRP 
"TO_drs_sampfreq_reg_6_LDC"         TS_dcm_v5_clkout1 DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   5.251ns.
--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_reg_6_LDC (SLICE_X20Y114.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    9.749ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rst_sync (FF)
  Destination:          drs_sampfreq_reg_6_LDC (LATCH)
  Requirement:          15.000ns
  Data Path Delay:      5.251ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_DRS_SAMP_FREQ[6]_AND_789_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: rst_sync to drs_sampfreq_reg_6_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y92.AQ      Tcko                  0.408   rst_sync
                                                       rst_sync
    SLICE_X20Y114.A3     net (fanout=921)      3.780   rst_sync
    SLICE_X20Y114.AMUX   Tilo                  0.261   drs_sampfreq_reg_6_LDC
                                                       rst_DRS_SAMP_FREQ[6]_AND_790_o1
    SLICE_X20Y114.SR     net (fanout=2)        0.587   rst_DRS_SAMP_FREQ[6]_AND_790_o
    SLICE_X20Y114.CLK    Trck                  0.215   drs_sampfreq_reg_6_LDC
                                                       drs_sampfreq_reg_6_LDC
    -------------------------------------------------  ---------------------------
    Total                                      5.251ns (0.884ns logic, 4.367ns route)
                                                       (16.8% logic, 83.2% route)

--------------------------------------------------------------------------------
Slack (setup paths):    12.393ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rbcp_reg/regX94Data_6 (FF)
  Destination:          drs_sampfreq_reg_6_LDC (LATCH)
  Requirement:          15.000ns
  Data Path Delay:      2.607ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_133m rising at 0.000ns
  Destination Clock:    rst_DRS_SAMP_FREQ[6]_AND_789_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: rbcp_reg/regX94Data_6 to drs_sampfreq_reg_6_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y111.CQ     Tcko                  0.408   rbcp_reg/regX94Data<7>
                                                       rbcp_reg/regX94Data_6
    SLICE_X20Y114.A2     net (fanout=5)        1.136   rbcp_reg/regX94Data<6>
    SLICE_X20Y114.AMUX   Tilo                  0.261   drs_sampfreq_reg_6_LDC
                                                       rst_DRS_SAMP_FREQ[6]_AND_790_o1
    SLICE_X20Y114.SR     net (fanout=2)        0.587   rst_DRS_SAMP_FREQ[6]_AND_790_o
    SLICE_X20Y114.CLK    Trck                  0.215   drs_sampfreq_reg_6_LDC
                                                       drs_sampfreq_reg_6_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.607ns (0.884ns logic, 1.723ns route)
                                                       (33.9% logic, 66.1% route)

--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_reg_6_LDC (SLICE_X20Y114.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  10.132ns (requirement - data path)
  Source:               rst_sync (FF)
  Destination:          drs_sampfreq_reg_6_LDC (LATCH)
  Requirement:          15.000ns
  Data Path Delay:      4.868ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: rst_sync to drs_sampfreq_reg_6_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y92.AQ      Tcko                  0.408   rst_sync
                                                       rst_sync
    SLICE_X20Y114.A3     net (fanout=921)      3.780   rst_sync
    SLICE_X20Y114.A      Tilo                  0.203   drs_sampfreq_reg_6_LDC
                                                       rst_DRS_SAMP_FREQ[6]_AND_789_o1
    SLICE_X20Y114.CLK    net (fanout=2)        0.477   rst_DRS_SAMP_FREQ[6]_AND_789_o
    -------------------------------------------------  ---------------------------
    Total                                      4.868ns (0.611ns logic, 4.257ns route)
                                                       (12.6% logic, 87.4% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  12.776ns (requirement - data path)
  Source:               rbcp_reg/regX94Data_6 (FF)
  Destination:          drs_sampfreq_reg_6_LDC (LATCH)
  Requirement:          15.000ns
  Data Path Delay:      2.224ns (Levels of Logic = 1)
  Source Clock:         clk_133m rising at 0.000ns

  Maximum Data Path at Slow Process Corner: rbcp_reg/regX94Data_6 to drs_sampfreq_reg_6_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y111.CQ     Tcko                  0.408   rbcp_reg/regX94Data<7>
                                                       rbcp_reg/regX94Data_6
    SLICE_X20Y114.A2     net (fanout=5)        1.136   rbcp_reg/regX94Data<6>
    SLICE_X20Y114.A      Tilo                  0.203   drs_sampfreq_reg_6_LDC
                                                       rst_DRS_SAMP_FREQ[6]_AND_789_o1
    SLICE_X20Y114.CLK    net (fanout=2)        0.477   rst_DRS_SAMP_FREQ[6]_AND_789_o
    -------------------------------------------------  ---------------------------
    Total                                      2.224ns (0.611ns logic, 1.613ns route)
                                                       (27.5% logic, 72.5% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_drs_sampfreq_reg_6_LDC = MAXDELAY TO TIMEGRP "TO_drs_sampfreq_reg_6_LDC"         TS_dcm_v5_clkout1 DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_reg_6_LDC (SLICE_X20Y114.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.374ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rbcp_reg/regX94Data_6 (FF)
  Destination:          drs_sampfreq_reg_6_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.374ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_133m rising at 0.000ns
  Destination Clock:    rst_DRS_SAMP_FREQ[6]_AND_789_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rbcp_reg/regX94Data_6 to drs_sampfreq_reg_6_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y111.CQ     Tcko                  0.200   rbcp_reg/regX94Data<7>
                                                       rbcp_reg/regX94Data_6
    SLICE_X20Y114.A2     net (fanout=5)        0.684   rbcp_reg/regX94Data<6>
    SLICE_X20Y114.AMUX   Tilo                  0.191   drs_sampfreq_reg_6_LDC
                                                       rst_DRS_SAMP_FREQ[6]_AND_790_o1
    SLICE_X20Y114.SR     net (fanout=2)        0.214   rst_DRS_SAMP_FREQ[6]_AND_790_o
    SLICE_X20Y114.CLK    Tremck      (-Th)    -0.085   drs_sampfreq_reg_6_LDC
                                                       drs_sampfreq_reg_6_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.374ns (0.476ns logic, 0.898ns route)
                                                       (34.6% logic, 65.4% route)
--------------------------------------------------------------------------------
Slack (hold path):      3.059ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rst_sync (FF)
  Destination:          drs_sampfreq_reg_6_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      3.059ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_DRS_SAMP_FREQ[6]_AND_789_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rst_sync to drs_sampfreq_reg_6_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y92.AQ      Tcko                  0.200   rst_sync
                                                       rst_sync
    SLICE_X20Y114.A3     net (fanout=921)      2.369   rst_sync
    SLICE_X20Y114.AMUX   Tilo                  0.191   drs_sampfreq_reg_6_LDC
                                                       rst_DRS_SAMP_FREQ[6]_AND_790_o1
    SLICE_X20Y114.SR     net (fanout=2)        0.214   rst_DRS_SAMP_FREQ[6]_AND_790_o
    SLICE_X20Y114.CLK    Tremck      (-Th)    -0.085   drs_sampfreq_reg_6_LDC
                                                       drs_sampfreq_reg_6_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.059ns (0.476ns logic, 2.583ns route)
                                                       (15.6% logic, 84.4% route)
--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_reg_6_LDC (SLICE_X20Y114.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.334ns (data path)
  Source:               rbcp_reg/regX94Data_6 (FF)
  Destination:          drs_sampfreq_reg_6_LDC (LATCH)
  Data Path Delay:      1.334ns (Levels of Logic = 1)
  Source Clock:         clk_133m rising at 0.000ns

  Minimum Data Path at Fast Process Corner: rbcp_reg/regX94Data_6 to drs_sampfreq_reg_6_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y111.CQ     Tcko                  0.200   rbcp_reg/regX94Data<7>
                                                       rbcp_reg/regX94Data_6
    SLICE_X20Y114.A2     net (fanout=5)        0.684   rbcp_reg/regX94Data<6>
    SLICE_X20Y114.A      Tilo                  0.156   drs_sampfreq_reg_6_LDC
                                                       rst_DRS_SAMP_FREQ[6]_AND_789_o1
    SLICE_X20Y114.CLK    net (fanout=2)        0.294   rst_DRS_SAMP_FREQ[6]_AND_789_o
    -------------------------------------------------  ---------------------------
    Total                                      1.334ns (0.356ns logic, 0.978ns route)
                                                       (26.7% logic, 73.3% route)
--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_reg_6_LDC (SLICE_X20Y114.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   3.019ns (data path)
  Source:               rst_sync (FF)
  Destination:          drs_sampfreq_reg_6_LDC (LATCH)
  Data Path Delay:      3.019ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: rst_sync to drs_sampfreq_reg_6_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y92.AQ      Tcko                  0.200   rst_sync
                                                       rst_sync
    SLICE_X20Y114.A3     net (fanout=921)      2.369   rst_sync
    SLICE_X20Y114.A      Tilo                  0.156   drs_sampfreq_reg_6_LDC
                                                       rst_DRS_SAMP_FREQ[6]_AND_789_o1
    SLICE_X20Y114.CLK    net (fanout=2)        0.294   rst_DRS_SAMP_FREQ[6]_AND_789_o
    -------------------------------------------------  ---------------------------
    Total                                      3.019ns (0.356ns logic, 2.663ns route)
                                                       (11.8% logic, 88.2% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_drs_sampfreq_reg_3_LDC = MAXDELAY TO TIMEGRP 
"TO_drs_sampfreq_reg_3_LDC"         TS_dcm_v5_clkout1 DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   5.821ns.
--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_reg_3_LDC (SLICE_X18Y121.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    9.179ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rst_sync (FF)
  Destination:          drs_sampfreq_reg_3_LDC (LATCH)
  Requirement:          15.000ns
  Data Path Delay:      5.821ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_DRS_SAMP_FREQ[3]_AND_795_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: rst_sync to drs_sampfreq_reg_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y92.AQ      Tcko                  0.408   rst_sync
                                                       rst_sync
    SLICE_X20Y121.C5     net (fanout=921)      4.401   rst_sync
    SLICE_X20Y121.CMUX   Tilo                  0.261   drs_sampfreq_reg_3_C_3
                                                       rst_DRS_SAMP_FREQ[3]_AND_796_o1
    SLICE_X18Y121.SR     net (fanout=2)        0.521   rst_DRS_SAMP_FREQ[3]_AND_796_o
    SLICE_X18Y121.CLK    Trck                  0.230   drs_sampfreq_reg_3_LDC
                                                       drs_sampfreq_reg_3_LDC
    -------------------------------------------------  ---------------------------
    Total                                      5.821ns (0.899ns logic, 4.922ns route)
                                                       (15.4% logic, 84.6% route)

--------------------------------------------------------------------------------
Slack (setup paths):    11.874ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rbcp_reg/regX94Data_3 (FF)
  Destination:          drs_sampfreq_reg_3_LDC (LATCH)
  Requirement:          15.000ns
  Data Path Delay:      3.126ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_133m rising at 0.000ns
  Destination Clock:    rst_DRS_SAMP_FREQ[3]_AND_795_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: rbcp_reg/regX94Data_3 to drs_sampfreq_reg_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y111.DQ     Tcko                  0.391   rbcp_reg/regX94Data<3>
                                                       rbcp_reg/regX94Data_3
    SLICE_X20Y121.C2     net (fanout=5)        1.723   rbcp_reg/regX94Data<3>
    SLICE_X20Y121.CMUX   Tilo                  0.261   drs_sampfreq_reg_3_C_3
                                                       rst_DRS_SAMP_FREQ[3]_AND_796_o1
    SLICE_X18Y121.SR     net (fanout=2)        0.521   rst_DRS_SAMP_FREQ[3]_AND_796_o
    SLICE_X18Y121.CLK    Trck                  0.230   drs_sampfreq_reg_3_LDC
                                                       drs_sampfreq_reg_3_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.126ns (0.882ns logic, 2.244ns route)
                                                       (28.2% logic, 71.8% route)

--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_reg_3_LDC (SLICE_X18Y121.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  9.494ns (requirement - data path)
  Source:               rst_sync (FF)
  Destination:          drs_sampfreq_reg_3_LDC (LATCH)
  Requirement:          15.000ns
  Data Path Delay:      5.506ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: rst_sync to drs_sampfreq_reg_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y92.AQ      Tcko                  0.408   rst_sync
                                                       rst_sync
    SLICE_X20Y121.C5     net (fanout=921)      4.401   rst_sync
    SLICE_X20Y121.C      Tilo                  0.204   drs_sampfreq_reg_3_C_3
                                                       rst_DRS_SAMP_FREQ[3]_AND_795_o1
    SLICE_X18Y121.CLK    net (fanout=2)        0.493   rst_DRS_SAMP_FREQ[3]_AND_795_o
    -------------------------------------------------  ---------------------------
    Total                                      5.506ns (0.612ns logic, 4.894ns route)
                                                       (11.1% logic, 88.9% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  12.189ns (requirement - data path)
  Source:               rbcp_reg/regX94Data_3 (FF)
  Destination:          drs_sampfreq_reg_3_LDC (LATCH)
  Requirement:          15.000ns
  Data Path Delay:      2.811ns (Levels of Logic = 1)
  Source Clock:         clk_133m rising at 0.000ns

  Maximum Data Path at Slow Process Corner: rbcp_reg/regX94Data_3 to drs_sampfreq_reg_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y111.DQ     Tcko                  0.391   rbcp_reg/regX94Data<3>
                                                       rbcp_reg/regX94Data_3
    SLICE_X20Y121.C2     net (fanout=5)        1.723   rbcp_reg/regX94Data<3>
    SLICE_X20Y121.C      Tilo                  0.204   drs_sampfreq_reg_3_C_3
                                                       rst_DRS_SAMP_FREQ[3]_AND_795_o1
    SLICE_X18Y121.CLK    net (fanout=2)        0.493   rst_DRS_SAMP_FREQ[3]_AND_795_o
    -------------------------------------------------  ---------------------------
    Total                                      2.811ns (0.595ns logic, 2.216ns route)
                                                       (21.2% logic, 78.8% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_drs_sampfreq_reg_3_LDC = MAXDELAY TO TIMEGRP "TO_drs_sampfreq_reg_3_LDC"         TS_dcm_v5_clkout1 DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_reg_3_LDC (SLICE_X18Y121.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.827ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rbcp_reg/regX94Data_3 (FF)
  Destination:          drs_sampfreq_reg_3_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.827ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_133m rising at 0.000ns
  Destination Clock:    rst_DRS_SAMP_FREQ[3]_AND_795_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rbcp_reg/regX94Data_3 to drs_sampfreq_reg_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y111.DQ     Tcko                  0.198   rbcp_reg/regX94Data<3>
                                                       rbcp_reg/regX94Data_3
    SLICE_X20Y121.C2     net (fanout=5)        1.052   rbcp_reg/regX94Data<3>
    SLICE_X20Y121.CMUX   Tilo                  0.191   drs_sampfreq_reg_3_C_3
                                                       rst_DRS_SAMP_FREQ[3]_AND_796_o1
    SLICE_X18Y121.SR     net (fanout=2)        0.279   rst_DRS_SAMP_FREQ[3]_AND_796_o
    SLICE_X18Y121.CLK    Tremck      (-Th)    -0.107   drs_sampfreq_reg_3_LDC
                                                       drs_sampfreq_reg_3_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.827ns (0.496ns logic, 1.331ns route)
                                                       (27.1% logic, 72.9% route)
--------------------------------------------------------------------------------
Slack (hold path):      3.524ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rst_sync (FF)
  Destination:          drs_sampfreq_reg_3_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      3.524ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_DRS_SAMP_FREQ[3]_AND_795_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rst_sync to drs_sampfreq_reg_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y92.AQ      Tcko                  0.200   rst_sync
                                                       rst_sync
    SLICE_X20Y121.C5     net (fanout=921)      2.747   rst_sync
    SLICE_X20Y121.CMUX   Tilo                  0.191   drs_sampfreq_reg_3_C_3
                                                       rst_DRS_SAMP_FREQ[3]_AND_796_o1
    SLICE_X18Y121.SR     net (fanout=2)        0.279   rst_DRS_SAMP_FREQ[3]_AND_796_o
    SLICE_X18Y121.CLK    Tremck      (-Th)    -0.107   drs_sampfreq_reg_3_LDC
                                                       drs_sampfreq_reg_3_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.524ns (0.498ns logic, 3.026ns route)
                                                       (14.1% logic, 85.9% route)
--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_reg_3_LDC (SLICE_X18Y121.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.675ns (data path)
  Source:               rbcp_reg/regX94Data_3 (FF)
  Destination:          drs_sampfreq_reg_3_LDC (LATCH)
  Data Path Delay:      1.675ns (Levels of Logic = 1)
  Source Clock:         clk_133m rising at 0.000ns

  Minimum Data Path at Fast Process Corner: rbcp_reg/regX94Data_3 to drs_sampfreq_reg_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y111.DQ     Tcko                  0.198   rbcp_reg/regX94Data<3>
                                                       rbcp_reg/regX94Data_3
    SLICE_X20Y121.C2     net (fanout=5)        1.052   rbcp_reg/regX94Data<3>
    SLICE_X20Y121.C      Tilo                  0.156   drs_sampfreq_reg_3_C_3
                                                       rst_DRS_SAMP_FREQ[3]_AND_795_o1
    SLICE_X18Y121.CLK    net (fanout=2)        0.269   rst_DRS_SAMP_FREQ[3]_AND_795_o
    -------------------------------------------------  ---------------------------
    Total                                      1.675ns (0.354ns logic, 1.321ns route)
                                                       (21.1% logic, 78.9% route)
--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_reg_3_LDC (SLICE_X18Y121.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   3.372ns (data path)
  Source:               rst_sync (FF)
  Destination:          drs_sampfreq_reg_3_LDC (LATCH)
  Data Path Delay:      3.372ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: rst_sync to drs_sampfreq_reg_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y92.AQ      Tcko                  0.200   rst_sync
                                                       rst_sync
    SLICE_X20Y121.C5     net (fanout=921)      2.747   rst_sync
    SLICE_X20Y121.C      Tilo                  0.156   drs_sampfreq_reg_3_C_3
                                                       rst_DRS_SAMP_FREQ[3]_AND_795_o1
    SLICE_X18Y121.CLK    net (fanout=2)        0.269   rst_DRS_SAMP_FREQ[3]_AND_795_o
    -------------------------------------------------  ---------------------------
    Total                                      3.372ns (0.356ns logic, 3.016ns route)
                                                       (10.6% logic, 89.4% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_drs_sampfreq_reg_5_LDC = MAXDELAY TO TIMEGRP 
"TO_drs_sampfreq_reg_5_LDC"         TS_dcm_v5_clkout1 DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   5.125ns.
--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_reg_5_LDC (SLICE_X19Y114.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    9.875ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rst_sync (FF)
  Destination:          drs_sampfreq_reg_5_LDC (LATCH)
  Requirement:          15.000ns
  Data Path Delay:      5.125ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_DRS_SAMP_FREQ[5]_AND_791_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: rst_sync to drs_sampfreq_reg_5_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y92.AQ      Tcko                  0.408   rst_sync
                                                       rst_sync
    SLICE_X18Y114.B3     net (fanout=921)      3.856   rst_sync
    SLICE_X18Y114.BMUX   Tilo                  0.251   drs_sampfreq_reg_5_C_5
                                                       rst_DRS_SAMP_FREQ[5]_AND_792_o1
    SLICE_X19Y114.SR     net (fanout=2)        0.330   rst_DRS_SAMP_FREQ[5]_AND_792_o
    SLICE_X19Y114.CLK    Trck                  0.280   drs_sampfreq_reg_5_LDC
                                                       drs_sampfreq_reg_5_LDC
    -------------------------------------------------  ---------------------------
    Total                                      5.125ns (0.939ns logic, 4.186ns route)
                                                       (18.3% logic, 81.7% route)

--------------------------------------------------------------------------------
Slack (setup paths):    12.163ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rbcp_reg/regX94Data_5 (FF)
  Destination:          drs_sampfreq_reg_5_LDC (LATCH)
  Requirement:          15.000ns
  Data Path Delay:      2.837ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_133m rising at 0.000ns
  Destination Clock:    rst_DRS_SAMP_FREQ[5]_AND_791_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: rbcp_reg/regX94Data_5 to drs_sampfreq_reg_5_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y111.BQ     Tcko                  0.408   rbcp_reg/regX94Data<7>
                                                       rbcp_reg/regX94Data_5
    SLICE_X18Y114.B5     net (fanout=5)        1.568   rbcp_reg/regX94Data<5>
    SLICE_X18Y114.BMUX   Tilo                  0.251   drs_sampfreq_reg_5_C_5
                                                       rst_DRS_SAMP_FREQ[5]_AND_792_o1
    SLICE_X19Y114.SR     net (fanout=2)        0.330   rst_DRS_SAMP_FREQ[5]_AND_792_o
    SLICE_X19Y114.CLK    Trck                  0.280   drs_sampfreq_reg_5_LDC
                                                       drs_sampfreq_reg_5_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.837ns (0.939ns logic, 1.898ns route)
                                                       (33.1% logic, 66.9% route)

--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_reg_5_LDC (SLICE_X19Y114.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  10.057ns (requirement - data path)
  Source:               rst_sync (FF)
  Destination:          drs_sampfreq_reg_5_LDC (LATCH)
  Requirement:          15.000ns
  Data Path Delay:      4.943ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: rst_sync to drs_sampfreq_reg_5_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y92.AQ      Tcko                  0.408   rst_sync
                                                       rst_sync
    SLICE_X18Y114.B3     net (fanout=921)      3.856   rst_sync
    SLICE_X18Y114.B      Tilo                  0.205   drs_sampfreq_reg_5_C_5
                                                       rst_DRS_SAMP_FREQ[5]_AND_791_o1
    SLICE_X19Y114.CLK    net (fanout=2)        0.474   rst_DRS_SAMP_FREQ[5]_AND_791_o
    -------------------------------------------------  ---------------------------
    Total                                      4.943ns (0.613ns logic, 4.330ns route)
                                                       (12.4% logic, 87.6% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  12.345ns (requirement - data path)
  Source:               rbcp_reg/regX94Data_5 (FF)
  Destination:          drs_sampfreq_reg_5_LDC (LATCH)
  Requirement:          15.000ns
  Data Path Delay:      2.655ns (Levels of Logic = 1)
  Source Clock:         clk_133m rising at 0.000ns

  Maximum Data Path at Slow Process Corner: rbcp_reg/regX94Data_5 to drs_sampfreq_reg_5_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y111.BQ     Tcko                  0.408   rbcp_reg/regX94Data<7>
                                                       rbcp_reg/regX94Data_5
    SLICE_X18Y114.B5     net (fanout=5)        1.568   rbcp_reg/regX94Data<5>
    SLICE_X18Y114.B      Tilo                  0.205   drs_sampfreq_reg_5_C_5
                                                       rst_DRS_SAMP_FREQ[5]_AND_791_o1
    SLICE_X19Y114.CLK    net (fanout=2)        0.474   rst_DRS_SAMP_FREQ[5]_AND_791_o
    -------------------------------------------------  ---------------------------
    Total                                      2.655ns (0.613ns logic, 2.042ns route)
                                                       (23.1% logic, 76.9% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_drs_sampfreq_reg_5_LDC = MAXDELAY TO TIMEGRP "TO_drs_sampfreq_reg_5_LDC"         TS_dcm_v5_clkout1 DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_reg_5_LDC (SLICE_X19Y114.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.598ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rbcp_reg/regX94Data_5 (FF)
  Destination:          drs_sampfreq_reg_5_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.598ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_133m rising at 0.000ns
  Destination Clock:    rst_DRS_SAMP_FREQ[5]_AND_791_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rbcp_reg/regX94Data_5 to drs_sampfreq_reg_5_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y111.BQ     Tcko                  0.200   rbcp_reg/regX94Data<7>
                                                       rbcp_reg/regX94Data_5
    SLICE_X18Y114.B5     net (fanout=5)        0.893   rbcp_reg/regX94Data<5>
    SLICE_X18Y114.BMUX   Tilo                  0.183   drs_sampfreq_reg_5_C_5
                                                       rst_DRS_SAMP_FREQ[5]_AND_792_o1
    SLICE_X19Y114.SR     net (fanout=2)        0.167   rst_DRS_SAMP_FREQ[5]_AND_792_o
    SLICE_X19Y114.CLK    Tremck      (-Th)    -0.155   drs_sampfreq_reg_5_LDC
                                                       drs_sampfreq_reg_5_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.598ns (0.538ns logic, 1.060ns route)
                                                       (33.7% logic, 66.3% route)
--------------------------------------------------------------------------------
Slack (hold path):      3.129ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rst_sync (FF)
  Destination:          drs_sampfreq_reg_5_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      3.129ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_DRS_SAMP_FREQ[5]_AND_791_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rst_sync to drs_sampfreq_reg_5_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y92.AQ      Tcko                  0.200   rst_sync
                                                       rst_sync
    SLICE_X18Y114.B3     net (fanout=921)      2.424   rst_sync
    SLICE_X18Y114.BMUX   Tilo                  0.183   drs_sampfreq_reg_5_C_5
                                                       rst_DRS_SAMP_FREQ[5]_AND_792_o1
    SLICE_X19Y114.SR     net (fanout=2)        0.167   rst_DRS_SAMP_FREQ[5]_AND_792_o
    SLICE_X19Y114.CLK    Tremck      (-Th)    -0.155   drs_sampfreq_reg_5_LDC
                                                       drs_sampfreq_reg_5_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.129ns (0.538ns logic, 2.591ns route)
                                                       (17.2% logic, 82.8% route)
--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_reg_5_LDC (SLICE_X19Y114.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.526ns (data path)
  Source:               rbcp_reg/regX94Data_5 (FF)
  Destination:          drs_sampfreq_reg_5_LDC (LATCH)
  Data Path Delay:      1.526ns (Levels of Logic = 1)
  Source Clock:         clk_133m rising at 0.000ns

  Minimum Data Path at Fast Process Corner: rbcp_reg/regX94Data_5 to drs_sampfreq_reg_5_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y111.BQ     Tcko                  0.200   rbcp_reg/regX94Data<7>
                                                       rbcp_reg/regX94Data_5
    SLICE_X18Y114.B5     net (fanout=5)        0.893   rbcp_reg/regX94Data<5>
    SLICE_X18Y114.B      Tilo                  0.142   drs_sampfreq_reg_5_C_5
                                                       rst_DRS_SAMP_FREQ[5]_AND_791_o1
    SLICE_X19Y114.CLK    net (fanout=2)        0.291   rst_DRS_SAMP_FREQ[5]_AND_791_o
    -------------------------------------------------  ---------------------------
    Total                                      1.526ns (0.342ns logic, 1.184ns route)
                                                       (22.4% logic, 77.6% route)
--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_reg_5_LDC (SLICE_X19Y114.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   3.057ns (data path)
  Source:               rst_sync (FF)
  Destination:          drs_sampfreq_reg_5_LDC (LATCH)
  Data Path Delay:      3.057ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: rst_sync to drs_sampfreq_reg_5_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y92.AQ      Tcko                  0.200   rst_sync
                                                       rst_sync
    SLICE_X18Y114.B3     net (fanout=921)      2.424   rst_sync
    SLICE_X18Y114.B      Tilo                  0.142   drs_sampfreq_reg_5_C_5
                                                       rst_DRS_SAMP_FREQ[5]_AND_791_o1
    SLICE_X19Y114.CLK    net (fanout=2)        0.291   rst_DRS_SAMP_FREQ[5]_AND_791_o
    -------------------------------------------------  ---------------------------
    Total                                      3.057ns (0.342ns logic, 2.715ns route)
                                                       (11.2% logic, 88.8% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_drs_sampfreq_reg_4_LDC = MAXDELAY TO TIMEGRP 
"TO_drs_sampfreq_reg_4_LDC"         TS_dcm_v5_clkout1 DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   5.288ns.
--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_reg_4_LDC (SLICE_X20Y113.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    9.712ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rst_sync (FF)
  Destination:          drs_sampfreq_reg_4_LDC (LATCH)
  Requirement:          15.000ns
  Data Path Delay:      5.288ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_DRS_SAMP_FREQ[4]_AND_793_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: rst_sync to drs_sampfreq_reg_4_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y92.AQ      Tcko                  0.408   rst_sync
                                                       rst_sync
    SLICE_X20Y113.A2     net (fanout=921)      3.902   rst_sync
    SLICE_X20Y113.AMUX   Tilo                  0.261   drs_sampfreq_reg_4_LDC
                                                       rst_DRS_SAMP_FREQ[4]_AND_794_o1
    SLICE_X20Y113.SR     net (fanout=2)        0.502   rst_DRS_SAMP_FREQ[4]_AND_794_o
    SLICE_X20Y113.CLK    Trck                  0.215   drs_sampfreq_reg_4_LDC
                                                       drs_sampfreq_reg_4_LDC
    -------------------------------------------------  ---------------------------
    Total                                      5.288ns (0.884ns logic, 4.404ns route)
                                                       (16.7% logic, 83.3% route)

--------------------------------------------------------------------------------
Slack (setup paths):    12.421ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rbcp_reg/regX94Data_4 (FF)
  Destination:          drs_sampfreq_reg_4_LDC (LATCH)
  Requirement:          15.000ns
  Data Path Delay:      2.579ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_133m rising at 0.000ns
  Destination Clock:    rst_DRS_SAMP_FREQ[4]_AND_793_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: rbcp_reg/regX94Data_4 to drs_sampfreq_reg_4_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y111.AQ     Tcko                  0.408   rbcp_reg/regX94Data<7>
                                                       rbcp_reg/regX94Data_4
    SLICE_X20Y113.A4     net (fanout=5)        1.193   rbcp_reg/regX94Data<4>
    SLICE_X20Y113.AMUX   Tilo                  0.261   drs_sampfreq_reg_4_LDC
                                                       rst_DRS_SAMP_FREQ[4]_AND_794_o1
    SLICE_X20Y113.SR     net (fanout=2)        0.502   rst_DRS_SAMP_FREQ[4]_AND_794_o
    SLICE_X20Y113.CLK    Trck                  0.215   drs_sampfreq_reg_4_LDC
                                                       drs_sampfreq_reg_4_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.579ns (0.884ns logic, 1.695ns route)
                                                       (34.3% logic, 65.7% route)

--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_reg_4_LDC (SLICE_X20Y113.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  9.806ns (requirement - data path)
  Source:               rst_sync (FF)
  Destination:          drs_sampfreq_reg_4_LDC (LATCH)
  Requirement:          15.000ns
  Data Path Delay:      5.194ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: rst_sync to drs_sampfreq_reg_4_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y92.AQ      Tcko                  0.408   rst_sync
                                                       rst_sync
    SLICE_X20Y113.A2     net (fanout=921)      3.902   rst_sync
    SLICE_X20Y113.A      Tilo                  0.203   drs_sampfreq_reg_4_LDC
                                                       rst_DRS_SAMP_FREQ[4]_AND_793_o1
    SLICE_X20Y113.CLK    net (fanout=2)        0.681   rst_DRS_SAMP_FREQ[4]_AND_793_o
    -------------------------------------------------  ---------------------------
    Total                                      5.194ns (0.611ns logic, 4.583ns route)
                                                       (11.8% logic, 88.2% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  12.515ns (requirement - data path)
  Source:               rbcp_reg/regX94Data_4 (FF)
  Destination:          drs_sampfreq_reg_4_LDC (LATCH)
  Requirement:          15.000ns
  Data Path Delay:      2.485ns (Levels of Logic = 1)
  Source Clock:         clk_133m rising at 0.000ns

  Maximum Data Path at Slow Process Corner: rbcp_reg/regX94Data_4 to drs_sampfreq_reg_4_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y111.AQ     Tcko                  0.408   rbcp_reg/regX94Data<7>
                                                       rbcp_reg/regX94Data_4
    SLICE_X20Y113.A4     net (fanout=5)        1.193   rbcp_reg/regX94Data<4>
    SLICE_X20Y113.A      Tilo                  0.203   drs_sampfreq_reg_4_LDC
                                                       rst_DRS_SAMP_FREQ[4]_AND_793_o1
    SLICE_X20Y113.CLK    net (fanout=2)        0.681   rst_DRS_SAMP_FREQ[4]_AND_793_o
    -------------------------------------------------  ---------------------------
    Total                                      2.485ns (0.611ns logic, 1.874ns route)
                                                       (24.6% logic, 75.4% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_drs_sampfreq_reg_4_LDC = MAXDELAY TO TIMEGRP "TO_drs_sampfreq_reg_4_LDC"         TS_dcm_v5_clkout1 DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_reg_4_LDC (SLICE_X20Y113.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.449ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rbcp_reg/regX94Data_4 (FF)
  Destination:          drs_sampfreq_reg_4_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.449ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_133m rising at 0.000ns
  Destination Clock:    rst_DRS_SAMP_FREQ[4]_AND_793_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rbcp_reg/regX94Data_4 to drs_sampfreq_reg_4_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y111.AQ     Tcko                  0.200   rbcp_reg/regX94Data<7>
                                                       rbcp_reg/regX94Data_4
    SLICE_X20Y113.A4     net (fanout=5)        0.672   rbcp_reg/regX94Data<4>
    SLICE_X20Y113.AMUX   Tilo                  0.191   drs_sampfreq_reg_4_LDC
                                                       rst_DRS_SAMP_FREQ[4]_AND_794_o1
    SLICE_X20Y113.SR     net (fanout=2)        0.301   rst_DRS_SAMP_FREQ[4]_AND_794_o
    SLICE_X20Y113.CLK    Tremck      (-Th)    -0.085   drs_sampfreq_reg_4_LDC
                                                       drs_sampfreq_reg_4_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.449ns (0.476ns logic, 0.973ns route)
                                                       (32.9% logic, 67.1% route)
--------------------------------------------------------------------------------
Slack (hold path):      3.262ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rst_sync (FF)
  Destination:          drs_sampfreq_reg_4_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      3.262ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_DRS_SAMP_FREQ[4]_AND_793_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rst_sync to drs_sampfreq_reg_4_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y92.AQ      Tcko                  0.200   rst_sync
                                                       rst_sync
    SLICE_X20Y113.A2     net (fanout=921)      2.485   rst_sync
    SLICE_X20Y113.AMUX   Tilo                  0.191   drs_sampfreq_reg_4_LDC
                                                       rst_DRS_SAMP_FREQ[4]_AND_794_o1
    SLICE_X20Y113.SR     net (fanout=2)        0.301   rst_DRS_SAMP_FREQ[4]_AND_794_o
    SLICE_X20Y113.CLK    Tremck      (-Th)    -0.085   drs_sampfreq_reg_4_LDC
                                                       drs_sampfreq_reg_4_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.262ns (0.476ns logic, 2.786ns route)
                                                       (14.6% logic, 85.4% route)
--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_reg_4_LDC (SLICE_X20Y113.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.382ns (data path)
  Source:               rbcp_reg/regX94Data_4 (FF)
  Destination:          drs_sampfreq_reg_4_LDC (LATCH)
  Data Path Delay:      1.382ns (Levels of Logic = 1)
  Source Clock:         clk_133m rising at 0.000ns

  Minimum Data Path at Fast Process Corner: rbcp_reg/regX94Data_4 to drs_sampfreq_reg_4_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y111.AQ     Tcko                  0.200   rbcp_reg/regX94Data<7>
                                                       rbcp_reg/regX94Data_4
    SLICE_X20Y113.A4     net (fanout=5)        0.672   rbcp_reg/regX94Data<4>
    SLICE_X20Y113.A      Tilo                  0.156   drs_sampfreq_reg_4_LDC
                                                       rst_DRS_SAMP_FREQ[4]_AND_793_o1
    SLICE_X20Y113.CLK    net (fanout=2)        0.354   rst_DRS_SAMP_FREQ[4]_AND_793_o
    -------------------------------------------------  ---------------------------
    Total                                      1.382ns (0.356ns logic, 1.026ns route)
                                                       (25.8% logic, 74.2% route)
--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_reg_4_LDC (SLICE_X20Y113.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   3.195ns (data path)
  Source:               rst_sync (FF)
  Destination:          drs_sampfreq_reg_4_LDC (LATCH)
  Data Path Delay:      3.195ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: rst_sync to drs_sampfreq_reg_4_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y92.AQ      Tcko                  0.200   rst_sync
                                                       rst_sync
    SLICE_X20Y113.A2     net (fanout=921)      2.485   rst_sync
    SLICE_X20Y113.A      Tilo                  0.156   drs_sampfreq_reg_4_LDC
                                                       rst_DRS_SAMP_FREQ[4]_AND_793_o1
    SLICE_X20Y113.CLK    net (fanout=2)        0.354   rst_DRS_SAMP_FREQ[4]_AND_793_o
    -------------------------------------------------  ---------------------------
    Total                                      3.195ns (0.356ns logic, 2.839ns route)
                                                       (11.1% logic, 88.9% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_drs_sampfreq_reg_0_LDC = MAXDELAY TO TIMEGRP 
"TO_drs_sampfreq_reg_0_LDC"         TS_dcm_v5_clkout1 DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   5.533ns.
--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_reg_0_LDC (SLICE_X16Y119.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    9.467ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rst_sync (FF)
  Destination:          drs_sampfreq_reg_0_LDC (LATCH)
  Requirement:          15.000ns
  Data Path Delay:      5.533ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_DRS_SAMP_FREQ[0]_AND_801_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: rst_sync to drs_sampfreq_reg_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y92.AQ      Tcko                  0.408   rst_sync
                                                       rst_sync
    SLICE_X17Y119.B4     net (fanout=921)      4.295   rst_sync
    SLICE_X17Y119.BMUX   Tilo                  0.313   drs_sampfreq_reg_0_C_0
                                                       rst_DRS_SAMP_FREQ[0]_AND_802_o1
    SLICE_X16Y119.SR     net (fanout=2)        0.302   rst_DRS_SAMP_FREQ[0]_AND_802_o
    SLICE_X16Y119.CLK    Trck                  0.215   drs_sampfreq_reg_0_LDC
                                                       drs_sampfreq_reg_0_LDC
    -------------------------------------------------  ---------------------------
    Total                                      5.533ns (0.936ns logic, 4.597ns route)
                                                       (16.9% logic, 83.1% route)

--------------------------------------------------------------------------------
Slack (setup paths):    12.222ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rbcp_reg/regX94Data_0 (FF)
  Destination:          drs_sampfreq_reg_0_LDC (LATCH)
  Requirement:          15.000ns
  Data Path Delay:      2.778ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_133m rising at 0.000ns
  Destination Clock:    rst_DRS_SAMP_FREQ[0]_AND_801_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: rbcp_reg/regX94Data_0 to drs_sampfreq_reg_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y111.AQ     Tcko                  0.391   rbcp_reg/regX94Data<3>
                                                       rbcp_reg/regX94Data_0
    SLICE_X17Y119.B5     net (fanout=5)        1.557   rbcp_reg/regX94Data<0>
    SLICE_X17Y119.BMUX   Tilo                  0.313   drs_sampfreq_reg_0_C_0
                                                       rst_DRS_SAMP_FREQ[0]_AND_802_o1
    SLICE_X16Y119.SR     net (fanout=2)        0.302   rst_DRS_SAMP_FREQ[0]_AND_802_o
    SLICE_X16Y119.CLK    Trck                  0.215   drs_sampfreq_reg_0_LDC
                                                       drs_sampfreq_reg_0_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.778ns (0.919ns logic, 1.859ns route)
                                                       (33.1% logic, 66.9% route)

--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_reg_0_LDC (SLICE_X16Y119.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  9.728ns (requirement - data path)
  Source:               rst_sync (FF)
  Destination:          drs_sampfreq_reg_0_LDC (LATCH)
  Requirement:          15.000ns
  Data Path Delay:      5.272ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: rst_sync to drs_sampfreq_reg_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y92.AQ      Tcko                  0.408   rst_sync
                                                       rst_sync
    SLICE_X17Y119.B4     net (fanout=921)      4.295   rst_sync
    SLICE_X17Y119.B      Tilo                  0.259   drs_sampfreq_reg_0_C_0
                                                       rst_DRS_SAMP_FREQ[0]_AND_801_o1
    SLICE_X16Y119.CLK    net (fanout=2)        0.310   rst_DRS_SAMP_FREQ[0]_AND_801_o
    -------------------------------------------------  ---------------------------
    Total                                      5.272ns (0.667ns logic, 4.605ns route)
                                                       (12.7% logic, 87.3% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  12.483ns (requirement - data path)
  Source:               rbcp_reg/regX94Data_0 (FF)
  Destination:          drs_sampfreq_reg_0_LDC (LATCH)
  Requirement:          15.000ns
  Data Path Delay:      2.517ns (Levels of Logic = 1)
  Source Clock:         clk_133m rising at 0.000ns

  Maximum Data Path at Slow Process Corner: rbcp_reg/regX94Data_0 to drs_sampfreq_reg_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y111.AQ     Tcko                  0.391   rbcp_reg/regX94Data<3>
                                                       rbcp_reg/regX94Data_0
    SLICE_X17Y119.B5     net (fanout=5)        1.557   rbcp_reg/regX94Data<0>
    SLICE_X17Y119.B      Tilo                  0.259   drs_sampfreq_reg_0_C_0
                                                       rst_DRS_SAMP_FREQ[0]_AND_801_o1
    SLICE_X16Y119.CLK    net (fanout=2)        0.310   rst_DRS_SAMP_FREQ[0]_AND_801_o
    -------------------------------------------------  ---------------------------
    Total                                      2.517ns (0.650ns logic, 1.867ns route)
                                                       (25.8% logic, 74.2% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_drs_sampfreq_reg_0_LDC = MAXDELAY TO TIMEGRP "TO_drs_sampfreq_reg_0_LDC"         TS_dcm_v5_clkout1 DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_reg_0_LDC (SLICE_X16Y119.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.563ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rbcp_reg/regX94Data_0 (FF)
  Destination:          drs_sampfreq_reg_0_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.563ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_133m rising at 0.000ns
  Destination Clock:    rst_DRS_SAMP_FREQ[0]_AND_801_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rbcp_reg/regX94Data_0 to drs_sampfreq_reg_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y111.AQ     Tcko                  0.198   rbcp_reg/regX94Data<3>
                                                       rbcp_reg/regX94Data_0
    SLICE_X17Y119.B5     net (fanout=5)        0.918   rbcp_reg/regX94Data<0>
    SLICE_X17Y119.BMUX   Tilo                  0.203   drs_sampfreq_reg_0_C_0
                                                       rst_DRS_SAMP_FREQ[0]_AND_802_o1
    SLICE_X16Y119.SR     net (fanout=2)        0.159   rst_DRS_SAMP_FREQ[0]_AND_802_o
    SLICE_X16Y119.CLK    Tremck      (-Th)    -0.085   drs_sampfreq_reg_0_LDC
                                                       drs_sampfreq_reg_0_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.563ns (0.486ns logic, 1.077ns route)
                                                       (31.1% logic, 68.9% route)
--------------------------------------------------------------------------------
Slack (hold path):      3.282ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rst_sync (FF)
  Destination:          drs_sampfreq_reg_0_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      3.282ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_DRS_SAMP_FREQ[0]_AND_801_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rst_sync to drs_sampfreq_reg_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y92.AQ      Tcko                  0.200   rst_sync
                                                       rst_sync
    SLICE_X17Y119.B4     net (fanout=921)      2.635   rst_sync
    SLICE_X17Y119.BMUX   Tilo                  0.203   drs_sampfreq_reg_0_C_0
                                                       rst_DRS_SAMP_FREQ[0]_AND_802_o1
    SLICE_X16Y119.SR     net (fanout=2)        0.159   rst_DRS_SAMP_FREQ[0]_AND_802_o
    SLICE_X16Y119.CLK    Tremck      (-Th)    -0.085   drs_sampfreq_reg_0_LDC
                                                       drs_sampfreq_reg_0_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.282ns (0.488ns logic, 2.794ns route)
                                                       (14.9% logic, 85.1% route)
--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_reg_0_LDC (SLICE_X16Y119.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.437ns (data path)
  Source:               rbcp_reg/regX94Data_0 (FF)
  Destination:          drs_sampfreq_reg_0_LDC (LATCH)
  Data Path Delay:      1.437ns (Levels of Logic = 1)
  Source Clock:         clk_133m rising at 0.000ns

  Minimum Data Path at Fast Process Corner: rbcp_reg/regX94Data_0 to drs_sampfreq_reg_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y111.AQ     Tcko                  0.198   rbcp_reg/regX94Data<3>
                                                       rbcp_reg/regX94Data_0
    SLICE_X17Y119.B5     net (fanout=5)        0.918   rbcp_reg/regX94Data<0>
    SLICE_X17Y119.B      Tilo                  0.156   drs_sampfreq_reg_0_C_0
                                                       rst_DRS_SAMP_FREQ[0]_AND_801_o1
    SLICE_X16Y119.CLK    net (fanout=2)        0.165   rst_DRS_SAMP_FREQ[0]_AND_801_o
    -------------------------------------------------  ---------------------------
    Total                                      1.437ns (0.354ns logic, 1.083ns route)
                                                       (24.6% logic, 75.4% route)
--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_reg_0_LDC (SLICE_X16Y119.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   3.156ns (data path)
  Source:               rst_sync (FF)
  Destination:          drs_sampfreq_reg_0_LDC (LATCH)
  Data Path Delay:      3.156ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: rst_sync to drs_sampfreq_reg_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y92.AQ      Tcko                  0.200   rst_sync
                                                       rst_sync
    SLICE_X17Y119.B4     net (fanout=921)      2.635   rst_sync
    SLICE_X17Y119.B      Tilo                  0.156   drs_sampfreq_reg_0_C_0
                                                       rst_DRS_SAMP_FREQ[0]_AND_801_o1
    SLICE_X16Y119.CLK    net (fanout=2)        0.165   rst_DRS_SAMP_FREQ[0]_AND_801_o
    -------------------------------------------------  ---------------------------
    Total                                      3.156ns (0.356ns logic, 2.800ns route)
                                                       (11.3% logic, 88.7% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_drs_sampfreq_reg_2_LDC = MAXDELAY TO TIMEGRP 
"TO_drs_sampfreq_reg_2_LDC"         TS_dcm_v5_clkout1 DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   5.834ns.
--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_reg_2_LDC (SLICE_X23Y118.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    9.166ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rst_sync (FF)
  Destination:          drs_sampfreq_reg_2_LDC (LATCH)
  Requirement:          15.000ns
  Data Path Delay:      5.834ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_DRS_SAMP_FREQ[2]_AND_797_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: rst_sync to drs_sampfreq_reg_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y92.AQ      Tcko                  0.408   rst_sync
                                                       rst_sync
    SLICE_X22Y117.B3     net (fanout=921)      4.399   rst_sync
    SLICE_X22Y117.BMUX   Tilo                  0.251   drs_sampfreq_reg_2_C_2
                                                       rst_DRS_SAMP_FREQ[2]_AND_798_o1
    SLICE_X23Y118.SR     net (fanout=2)        0.496   rst_DRS_SAMP_FREQ[2]_AND_798_o
    SLICE_X23Y118.CLK    Trck                  0.280   drs_sampfreq_reg_2_LDC
                                                       drs_sampfreq_reg_2_LDC
    -------------------------------------------------  ---------------------------
    Total                                      5.834ns (0.939ns logic, 4.895ns route)
                                                       (16.1% logic, 83.9% route)

--------------------------------------------------------------------------------
Slack (setup paths):    12.614ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rbcp_reg/regX94Data_2 (FF)
  Destination:          drs_sampfreq_reg_2_LDC (LATCH)
  Requirement:          15.000ns
  Data Path Delay:      2.386ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_133m rising at 0.000ns
  Destination Clock:    rst_DRS_SAMP_FREQ[2]_AND_797_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: rbcp_reg/regX94Data_2 to drs_sampfreq_reg_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y111.CQ     Tcko                  0.391   rbcp_reg/regX94Data<3>
                                                       rbcp_reg/regX94Data_2
    SLICE_X22Y117.B4     net (fanout=5)        0.968   rbcp_reg/regX94Data<2>
    SLICE_X22Y117.BMUX   Tilo                  0.251   drs_sampfreq_reg_2_C_2
                                                       rst_DRS_SAMP_FREQ[2]_AND_798_o1
    SLICE_X23Y118.SR     net (fanout=2)        0.496   rst_DRS_SAMP_FREQ[2]_AND_798_o
    SLICE_X23Y118.CLK    Trck                  0.280   drs_sampfreq_reg_2_LDC
                                                       drs_sampfreq_reg_2_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.386ns (0.922ns logic, 1.464ns route)
                                                       (38.6% logic, 61.4% route)

--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_reg_2_LDC (SLICE_X23Y118.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  9.467ns (requirement - data path)
  Source:               rst_sync (FF)
  Destination:          drs_sampfreq_reg_2_LDC (LATCH)
  Requirement:          15.000ns
  Data Path Delay:      5.533ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: rst_sync to drs_sampfreq_reg_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y92.AQ      Tcko                  0.408   rst_sync
                                                       rst_sync
    SLICE_X22Y117.B3     net (fanout=921)      4.399   rst_sync
    SLICE_X22Y117.B      Tilo                  0.205   drs_sampfreq_reg_2_C_2
                                                       rst_DRS_SAMP_FREQ[2]_AND_797_o1
    SLICE_X23Y118.CLK    net (fanout=2)        0.521   rst_DRS_SAMP_FREQ[2]_AND_797_o
    -------------------------------------------------  ---------------------------
    Total                                      5.533ns (0.613ns logic, 4.920ns route)
                                                       (11.1% logic, 88.9% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  12.915ns (requirement - data path)
  Source:               rbcp_reg/regX94Data_2 (FF)
  Destination:          drs_sampfreq_reg_2_LDC (LATCH)
  Requirement:          15.000ns
  Data Path Delay:      2.085ns (Levels of Logic = 1)
  Source Clock:         clk_133m rising at 0.000ns

  Maximum Data Path at Slow Process Corner: rbcp_reg/regX94Data_2 to drs_sampfreq_reg_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y111.CQ     Tcko                  0.391   rbcp_reg/regX94Data<3>
                                                       rbcp_reg/regX94Data_2
    SLICE_X22Y117.B4     net (fanout=5)        0.968   rbcp_reg/regX94Data<2>
    SLICE_X22Y117.B      Tilo                  0.205   drs_sampfreq_reg_2_C_2
                                                       rst_DRS_SAMP_FREQ[2]_AND_797_o1
    SLICE_X23Y118.CLK    net (fanout=2)        0.521   rst_DRS_SAMP_FREQ[2]_AND_797_o
    -------------------------------------------------  ---------------------------
    Total                                      2.085ns (0.596ns logic, 1.489ns route)
                                                       (28.6% logic, 71.4% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_drs_sampfreq_reg_2_LDC = MAXDELAY TO TIMEGRP "TO_drs_sampfreq_reg_2_LDC"         TS_dcm_v5_clkout1 DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_reg_2_LDC (SLICE_X23Y118.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.344ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rbcp_reg/regX94Data_2 (FF)
  Destination:          drs_sampfreq_reg_2_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.344ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_133m rising at 0.000ns
  Destination Clock:    rst_DRS_SAMP_FREQ[2]_AND_797_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rbcp_reg/regX94Data_2 to drs_sampfreq_reg_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y111.CQ     Tcko                  0.198   rbcp_reg/regX94Data<3>
                                                       rbcp_reg/regX94Data_2
    SLICE_X22Y117.B4     net (fanout=5)        0.539   rbcp_reg/regX94Data<2>
    SLICE_X22Y117.BMUX   Tilo                  0.183   drs_sampfreq_reg_2_C_2
                                                       rst_DRS_SAMP_FREQ[2]_AND_798_o1
    SLICE_X23Y118.SR     net (fanout=2)        0.269   rst_DRS_SAMP_FREQ[2]_AND_798_o
    SLICE_X23Y118.CLK    Tremck      (-Th)    -0.155   drs_sampfreq_reg_2_LDC
                                                       drs_sampfreq_reg_2_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.344ns (0.536ns logic, 0.808ns route)
                                                       (39.9% logic, 60.1% route)
--------------------------------------------------------------------------------
Slack (hold path):      3.570ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rst_sync (FF)
  Destination:          drs_sampfreq_reg_2_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      3.570ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_DRS_SAMP_FREQ[2]_AND_797_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rst_sync to drs_sampfreq_reg_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y92.AQ      Tcko                  0.200   rst_sync
                                                       rst_sync
    SLICE_X22Y117.B3     net (fanout=921)      2.763   rst_sync
    SLICE_X22Y117.BMUX   Tilo                  0.183   drs_sampfreq_reg_2_C_2
                                                       rst_DRS_SAMP_FREQ[2]_AND_798_o1
    SLICE_X23Y118.SR     net (fanout=2)        0.269   rst_DRS_SAMP_FREQ[2]_AND_798_o
    SLICE_X23Y118.CLK    Tremck      (-Th)    -0.155   drs_sampfreq_reg_2_LDC
                                                       drs_sampfreq_reg_2_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.570ns (0.538ns logic, 3.032ns route)
                                                       (15.1% logic, 84.9% route)
--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_reg_2_LDC (SLICE_X23Y118.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.137ns (data path)
  Source:               rbcp_reg/regX94Data_2 (FF)
  Destination:          drs_sampfreq_reg_2_LDC (LATCH)
  Data Path Delay:      1.137ns (Levels of Logic = 1)
  Source Clock:         clk_133m rising at 0.000ns

  Minimum Data Path at Fast Process Corner: rbcp_reg/regX94Data_2 to drs_sampfreq_reg_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y111.CQ     Tcko                  0.198   rbcp_reg/regX94Data<3>
                                                       rbcp_reg/regX94Data_2
    SLICE_X22Y117.B4     net (fanout=5)        0.539   rbcp_reg/regX94Data<2>
    SLICE_X22Y117.B      Tilo                  0.142   drs_sampfreq_reg_2_C_2
                                                       rst_DRS_SAMP_FREQ[2]_AND_797_o1
    SLICE_X23Y118.CLK    net (fanout=2)        0.258   rst_DRS_SAMP_FREQ[2]_AND_797_o
    -------------------------------------------------  ---------------------------
    Total                                      1.137ns (0.340ns logic, 0.797ns route)
                                                       (29.9% logic, 70.1% route)
--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_reg_2_LDC (SLICE_X23Y118.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   3.363ns (data path)
  Source:               rst_sync (FF)
  Destination:          drs_sampfreq_reg_2_LDC (LATCH)
  Data Path Delay:      3.363ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: rst_sync to drs_sampfreq_reg_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y92.AQ      Tcko                  0.200   rst_sync
                                                       rst_sync
    SLICE_X22Y117.B3     net (fanout=921)      2.763   rst_sync
    SLICE_X22Y117.B      Tilo                  0.142   drs_sampfreq_reg_2_C_2
                                                       rst_DRS_SAMP_FREQ[2]_AND_797_o1
    SLICE_X23Y118.CLK    net (fanout=2)        0.258   rst_DRS_SAMP_FREQ[2]_AND_797_o
    -------------------------------------------------  ---------------------------
    Total                                      3.363ns (0.342ns logic, 3.021ns route)
                                                       (10.2% logic, 89.8% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_drs_sampfreq_reg_1_LDC = MAXDELAY TO TIMEGRP 
"TO_drs_sampfreq_reg_1_LDC"         TS_dcm_v5_clkout1 DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   5.507ns.
--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_reg_1_LDC (SLICE_X23Y116.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    9.493ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rst_sync (FF)
  Destination:          drs_sampfreq_reg_1_LDC (LATCH)
  Requirement:          15.000ns
  Data Path Delay:      5.507ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_DRS_SAMP_FREQ[1]_AND_799_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: rst_sync to drs_sampfreq_reg_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y92.AQ      Tcko                  0.408   rst_sync
                                                       rst_sync
    SLICE_X22Y116.B3     net (fanout=921)      4.238   rst_sync
    SLICE_X22Y116.BMUX   Tilo                  0.251   drs_sampfreq_reg_1_C_1
                                                       rst_DRS_SAMP_FREQ[1]_AND_800_o1
    SLICE_X23Y116.SR     net (fanout=2)        0.330   rst_DRS_SAMP_FREQ[1]_AND_800_o
    SLICE_X23Y116.CLK    Trck                  0.280   drs_sampfreq_reg_1_LDC
                                                       drs_sampfreq_reg_1_LDC
    -------------------------------------------------  ---------------------------
    Total                                      5.507ns (0.939ns logic, 4.568ns route)
                                                       (17.1% logic, 82.9% route)

--------------------------------------------------------------------------------
Slack (setup paths):    12.395ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rbcp_reg/regX94Data_1 (FF)
  Destination:          drs_sampfreq_reg_1_LDC (LATCH)
  Requirement:          15.000ns
  Data Path Delay:      2.605ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_133m rising at 0.000ns
  Destination Clock:    rst_DRS_SAMP_FREQ[1]_AND_799_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: rbcp_reg/regX94Data_1 to drs_sampfreq_reg_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y111.BQ     Tcko                  0.391   rbcp_reg/regX94Data<3>
                                                       rbcp_reg/regX94Data_1
    SLICE_X22Y116.B1     net (fanout=5)        1.353   rbcp_reg/regX94Data<1>
    SLICE_X22Y116.BMUX   Tilo                  0.251   drs_sampfreq_reg_1_C_1
                                                       rst_DRS_SAMP_FREQ[1]_AND_800_o1
    SLICE_X23Y116.SR     net (fanout=2)        0.330   rst_DRS_SAMP_FREQ[1]_AND_800_o
    SLICE_X23Y116.CLK    Trck                  0.280   drs_sampfreq_reg_1_LDC
                                                       drs_sampfreq_reg_1_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.605ns (0.922ns logic, 1.683ns route)
                                                       (35.4% logic, 64.6% route)

--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_reg_1_LDC (SLICE_X23Y116.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  9.675ns (requirement - data path)
  Source:               rst_sync (FF)
  Destination:          drs_sampfreq_reg_1_LDC (LATCH)
  Requirement:          15.000ns
  Data Path Delay:      5.325ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: rst_sync to drs_sampfreq_reg_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y92.AQ      Tcko                  0.408   rst_sync
                                                       rst_sync
    SLICE_X22Y116.B3     net (fanout=921)      4.238   rst_sync
    SLICE_X22Y116.B      Tilo                  0.205   drs_sampfreq_reg_1_C_1
                                                       rst_DRS_SAMP_FREQ[1]_AND_799_o1
    SLICE_X23Y116.CLK    net (fanout=2)        0.474   rst_DRS_SAMP_FREQ[1]_AND_799_o
    -------------------------------------------------  ---------------------------
    Total                                      5.325ns (0.613ns logic, 4.712ns route)
                                                       (11.5% logic, 88.5% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  12.577ns (requirement - data path)
  Source:               rbcp_reg/regX94Data_1 (FF)
  Destination:          drs_sampfreq_reg_1_LDC (LATCH)
  Requirement:          15.000ns
  Data Path Delay:      2.423ns (Levels of Logic = 1)
  Source Clock:         clk_133m rising at 0.000ns

  Maximum Data Path at Slow Process Corner: rbcp_reg/regX94Data_1 to drs_sampfreq_reg_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y111.BQ     Tcko                  0.391   rbcp_reg/regX94Data<3>
                                                       rbcp_reg/regX94Data_1
    SLICE_X22Y116.B1     net (fanout=5)        1.353   rbcp_reg/regX94Data<1>
    SLICE_X22Y116.B      Tilo                  0.205   drs_sampfreq_reg_1_C_1
                                                       rst_DRS_SAMP_FREQ[1]_AND_799_o1
    SLICE_X23Y116.CLK    net (fanout=2)        0.474   rst_DRS_SAMP_FREQ[1]_AND_799_o
    -------------------------------------------------  ---------------------------
    Total                                      2.423ns (0.596ns logic, 1.827ns route)
                                                       (24.6% logic, 75.4% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_drs_sampfreq_reg_1_LDC = MAXDELAY TO TIMEGRP "TO_drs_sampfreq_reg_1_LDC"         TS_dcm_v5_clkout1 DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_reg_1_LDC (SLICE_X23Y116.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.506ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rbcp_reg/regX94Data_1 (FF)
  Destination:          drs_sampfreq_reg_1_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.506ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_133m rising at 0.000ns
  Destination Clock:    rst_DRS_SAMP_FREQ[1]_AND_799_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rbcp_reg/regX94Data_1 to drs_sampfreq_reg_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y111.BQ     Tcko                  0.198   rbcp_reg/regX94Data<3>
                                                       rbcp_reg/regX94Data_1
    SLICE_X22Y116.B1     net (fanout=5)        0.803   rbcp_reg/regX94Data<1>
    SLICE_X22Y116.BMUX   Tilo                  0.183   drs_sampfreq_reg_1_C_1
                                                       rst_DRS_SAMP_FREQ[1]_AND_800_o1
    SLICE_X23Y116.SR     net (fanout=2)        0.167   rst_DRS_SAMP_FREQ[1]_AND_800_o
    SLICE_X23Y116.CLK    Tremck      (-Th)    -0.155   drs_sampfreq_reg_1_LDC
                                                       drs_sampfreq_reg_1_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.506ns (0.536ns logic, 0.970ns route)
                                                       (35.6% logic, 64.4% route)
--------------------------------------------------------------------------------
Slack (hold path):      3.371ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rst_sync (FF)
  Destination:          drs_sampfreq_reg_1_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      3.371ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_DRS_SAMP_FREQ[1]_AND_799_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rst_sync to drs_sampfreq_reg_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y92.AQ      Tcko                  0.200   rst_sync
                                                       rst_sync
    SLICE_X22Y116.B3     net (fanout=921)      2.666   rst_sync
    SLICE_X22Y116.BMUX   Tilo                  0.183   drs_sampfreq_reg_1_C_1
                                                       rst_DRS_SAMP_FREQ[1]_AND_800_o1
    SLICE_X23Y116.SR     net (fanout=2)        0.167   rst_DRS_SAMP_FREQ[1]_AND_800_o
    SLICE_X23Y116.CLK    Tremck      (-Th)    -0.155   drs_sampfreq_reg_1_LDC
                                                       drs_sampfreq_reg_1_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.371ns (0.538ns logic, 2.833ns route)
                                                       (16.0% logic, 84.0% route)
--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_reg_1_LDC (SLICE_X23Y116.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.434ns (data path)
  Source:               rbcp_reg/regX94Data_1 (FF)
  Destination:          drs_sampfreq_reg_1_LDC (LATCH)
  Data Path Delay:      1.434ns (Levels of Logic = 1)
  Source Clock:         clk_133m rising at 0.000ns

  Minimum Data Path at Fast Process Corner: rbcp_reg/regX94Data_1 to drs_sampfreq_reg_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y111.BQ     Tcko                  0.198   rbcp_reg/regX94Data<3>
                                                       rbcp_reg/regX94Data_1
    SLICE_X22Y116.B1     net (fanout=5)        0.803   rbcp_reg/regX94Data<1>
    SLICE_X22Y116.B      Tilo                  0.142   drs_sampfreq_reg_1_C_1
                                                       rst_DRS_SAMP_FREQ[1]_AND_799_o1
    SLICE_X23Y116.CLK    net (fanout=2)        0.291   rst_DRS_SAMP_FREQ[1]_AND_799_o
    -------------------------------------------------  ---------------------------
    Total                                      1.434ns (0.340ns logic, 1.094ns route)
                                                       (23.7% logic, 76.3% route)
--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_reg_1_LDC (SLICE_X23Y116.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   3.299ns (data path)
  Source:               rst_sync (FF)
  Destination:          drs_sampfreq_reg_1_LDC (LATCH)
  Data Path Delay:      3.299ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: rst_sync to drs_sampfreq_reg_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y92.AQ      Tcko                  0.200   rst_sync
                                                       rst_sync
    SLICE_X22Y116.B3     net (fanout=921)      2.666   rst_sync
    SLICE_X22Y116.B      Tilo                  0.142   drs_sampfreq_reg_1_C_1
                                                       rst_DRS_SAMP_FREQ[1]_AND_799_o1
    SLICE_X23Y116.CLK    net (fanout=2)        0.291   rst_DRS_SAMP_FREQ[1]_AND_799_o
    -------------------------------------------------  ---------------------------
    Total                                      3.299ns (0.342ns logic, 2.957ns route)
                                                       (10.4% logic, 89.6% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_drs_sampfreq_TenMreg_7_LDC = MAXDELAY TO TIMEGRP       
  "TO_drs_sampfreq_TenMreg_7_LDC" TS_dcm_extclk_clk180 DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   3.000ns.
--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_TenMreg_7_LDC (SLICE_X18Y117.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  97.000ns (requirement - data path)
  Source:               rbcp_reg/regX94Data_7 (FF)
  Destination:          drs_sampfreq_TenMreg_7_LDC (LATCH)
  Requirement:          100.000ns
  Data Path Delay:      3.000ns (Levels of Logic = 1)
  Source Clock:         clk_133m rising at 0.000ns

  Maximum Data Path at Slow Process Corner: rbcp_reg/regX94Data_7 to drs_sampfreq_TenMreg_7_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y111.DQ     Tcko                  0.408   rbcp_reg/regX94Data<7>
                                                       rbcp_reg/regX94Data_7
    SLICE_X18Y117.A1     net (fanout=5)        1.567   rbcp_reg/regX94Data<7>
    SLICE_X18Y117.A      Tilo                  0.205   drs_sampfreq_TenMreg_7_LDC
                                                       rst_refclk_DRS_SAMP_FREQ[7]_AND_803_o1
    SLICE_X18Y117.CLK    net (fanout=2)        0.820   rst_refclk_DRS_SAMP_FREQ[7]_AND_803_o
    -------------------------------------------------  ---------------------------
    Total                                      3.000ns (0.613ns logic, 2.387ns route)
                                                       (20.4% logic, 79.6% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  97.352ns (requirement - data path)
  Source:               rst_refclk (FF)
  Destination:          drs_sampfreq_TenMreg_7_LDC (LATCH)
  Requirement:          100.000ns
  Data Path Delay:      2.648ns (Levels of Logic = 1)
  Source Clock:         pps rising

  Maximum Data Path at Slow Process Corner: rst_refclk to drs_sampfreq_TenMreg_7_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y112.AQ     Tcko                  0.391   rst_refclk
                                                       rst_refclk
    SLICE_X18Y117.A2     net (fanout=12)       1.232   rst_refclk
    SLICE_X18Y117.A      Tilo                  0.205   drs_sampfreq_TenMreg_7_LDC
                                                       rst_refclk_DRS_SAMP_FREQ[7]_AND_803_o1
    SLICE_X18Y117.CLK    net (fanout=2)        0.820   rst_refclk_DRS_SAMP_FREQ[7]_AND_803_o
    -------------------------------------------------  ---------------------------
    Total                                      2.648ns (0.596ns logic, 2.052ns route)
                                                       (22.5% logic, 77.5% route)

--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_TenMreg_7_LDC (SLICE_X18Y117.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    97.042ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rbcp_reg/regX94Data_7 (FF)
  Destination:          drs_sampfreq_TenMreg_7_LDC (LATCH)
  Requirement:          100.000ns
  Data Path Delay:      2.958ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_133m rising at 0.000ns
  Destination Clock:    rst_refclk_DRS_SAMP_FREQ[7]_AND_803_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: rbcp_reg/regX94Data_7 to drs_sampfreq_TenMreg_7_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y111.DQ     Tcko                  0.408   rbcp_reg/regX94Data<7>
                                                       rbcp_reg/regX94Data_7
    SLICE_X18Y117.A1     net (fanout=5)        1.567   rbcp_reg/regX94Data<7>
    SLICE_X18Y117.AMUX   Tilo                  0.251   drs_sampfreq_TenMreg_7_LDC
                                                       rst_refclk_DRS_SAMP_FREQ[7]_AND_804_o1
    SLICE_X18Y117.SR     net (fanout=2)        0.502   rst_refclk_DRS_SAMP_FREQ[7]_AND_804_o
    SLICE_X18Y117.CLK    Trck                  0.230   drs_sampfreq_TenMreg_7_LDC
                                                       drs_sampfreq_TenMreg_7_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.958ns (0.889ns logic, 2.069ns route)
                                                       (30.1% logic, 69.9% route)

--------------------------------------------------------------------------------
Slack (setup paths):    97.394ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rst_refclk (FF)
  Destination:          drs_sampfreq_TenMreg_7_LDC (LATCH)
  Requirement:          100.000ns
  Data Path Delay:      2.606ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         pps rising
  Destination Clock:    rst_refclk_DRS_SAMP_FREQ[7]_AND_803_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: rst_refclk to drs_sampfreq_TenMreg_7_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y112.AQ     Tcko                  0.391   rst_refclk
                                                       rst_refclk
    SLICE_X18Y117.A2     net (fanout=12)       1.232   rst_refclk
    SLICE_X18Y117.AMUX   Tilo                  0.251   drs_sampfreq_TenMreg_7_LDC
                                                       rst_refclk_DRS_SAMP_FREQ[7]_AND_804_o1
    SLICE_X18Y117.SR     net (fanout=2)        0.502   rst_refclk_DRS_SAMP_FREQ[7]_AND_804_o
    SLICE_X18Y117.CLK    Trck                  0.230   drs_sampfreq_TenMreg_7_LDC
                                                       drs_sampfreq_TenMreg_7_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.606ns (0.872ns logic, 1.734ns route)
                                                       (33.5% logic, 66.5% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_drs_sampfreq_TenMreg_7_LDC = MAXDELAY TO TIMEGRP         "TO_drs_sampfreq_TenMreg_7_LDC" TS_dcm_extclk_clk180 DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_TenMreg_7_LDC (SLICE_X18Y117.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.556ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rst_refclk (FF)
  Destination:          drs_sampfreq_TenMreg_7_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.556ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         pps rising
  Destination Clock:    rst_refclk_DRS_SAMP_FREQ[7]_AND_803_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rst_refclk to drs_sampfreq_TenMreg_7_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y112.AQ     Tcko                  0.198   rst_refclk
                                                       rst_refclk
    SLICE_X18Y117.A2     net (fanout=12)       0.767   rst_refclk
    SLICE_X18Y117.AMUX   Tilo                  0.183   drs_sampfreq_TenMreg_7_LDC
                                                       rst_refclk_DRS_SAMP_FREQ[7]_AND_804_o1
    SLICE_X18Y117.SR     net (fanout=2)        0.301   rst_refclk_DRS_SAMP_FREQ[7]_AND_804_o
    SLICE_X18Y117.CLK    Tremck      (-Th)    -0.107   drs_sampfreq_TenMreg_7_LDC
                                                       drs_sampfreq_TenMreg_7_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.556ns (0.488ns logic, 1.068ns route)
                                                       (31.4% logic, 68.6% route)
--------------------------------------------------------------------------------
Slack (hold path):      1.739ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rbcp_reg/regX94Data_7 (FF)
  Destination:          drs_sampfreq_TenMreg_7_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.739ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_133m rising at 0.000ns
  Destination Clock:    rst_refclk_DRS_SAMP_FREQ[7]_AND_803_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rbcp_reg/regX94Data_7 to drs_sampfreq_TenMreg_7_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y111.DQ     Tcko                  0.200   rbcp_reg/regX94Data<7>
                                                       rbcp_reg/regX94Data_7
    SLICE_X18Y117.A1     net (fanout=5)        0.948   rbcp_reg/regX94Data<7>
    SLICE_X18Y117.AMUX   Tilo                  0.183   drs_sampfreq_TenMreg_7_LDC
                                                       rst_refclk_DRS_SAMP_FREQ[7]_AND_804_o1
    SLICE_X18Y117.SR     net (fanout=2)        0.301   rst_refclk_DRS_SAMP_FREQ[7]_AND_804_o
    SLICE_X18Y117.CLK    Tremck      (-Th)    -0.107   drs_sampfreq_TenMreg_7_LDC
                                                       drs_sampfreq_TenMreg_7_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.739ns (0.490ns logic, 1.249ns route)
                                                       (28.2% logic, 71.8% route)
--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_TenMreg_7_LDC (SLICE_X18Y117.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.533ns (data path)
  Source:               rst_refclk (FF)
  Destination:          drs_sampfreq_TenMreg_7_LDC (LATCH)
  Data Path Delay:      1.533ns (Levels of Logic = 1)
  Source Clock:         pps rising

  Minimum Data Path at Fast Process Corner: rst_refclk to drs_sampfreq_TenMreg_7_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y112.AQ     Tcko                  0.198   rst_refclk
                                                       rst_refclk
    SLICE_X18Y117.A2     net (fanout=12)       0.767   rst_refclk
    SLICE_X18Y117.A      Tilo                  0.142   drs_sampfreq_TenMreg_7_LDC
                                                       rst_refclk_DRS_SAMP_FREQ[7]_AND_803_o1
    SLICE_X18Y117.CLK    net (fanout=2)        0.426   rst_refclk_DRS_SAMP_FREQ[7]_AND_803_o
    -------------------------------------------------  ---------------------------
    Total                                      1.533ns (0.340ns logic, 1.193ns route)
                                                       (22.2% logic, 77.8% route)
--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_TenMreg_7_LDC (SLICE_X18Y117.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.716ns (data path)
  Source:               rbcp_reg/regX94Data_7 (FF)
  Destination:          drs_sampfreq_TenMreg_7_LDC (LATCH)
  Data Path Delay:      1.716ns (Levels of Logic = 1)
  Source Clock:         clk_133m rising at 0.000ns

  Minimum Data Path at Fast Process Corner: rbcp_reg/regX94Data_7 to drs_sampfreq_TenMreg_7_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y111.DQ     Tcko                  0.200   rbcp_reg/regX94Data<7>
                                                       rbcp_reg/regX94Data_7
    SLICE_X18Y117.A1     net (fanout=5)        0.948   rbcp_reg/regX94Data<7>
    SLICE_X18Y117.A      Tilo                  0.142   drs_sampfreq_TenMreg_7_LDC
                                                       rst_refclk_DRS_SAMP_FREQ[7]_AND_803_o1
    SLICE_X18Y117.CLK    net (fanout=2)        0.426   rst_refclk_DRS_SAMP_FREQ[7]_AND_803_o
    -------------------------------------------------  ---------------------------
    Total                                      1.716ns (0.342ns logic, 1.374ns route)
                                                       (19.9% logic, 80.1% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_drs_sampfreq_TenMreg_4_LDC = MAXDELAY TO TIMEGRP       
  "TO_drs_sampfreq_TenMreg_4_LDC" TS_dcm_extclk_clk180 DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   2.245ns.
--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_TenMreg_4_LDC (SLICE_X20Y112.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    97.755ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rbcp_reg/regX94Data_4 (FF)
  Destination:          drs_sampfreq_TenMreg_4_LDC (LATCH)
  Requirement:          100.000ns
  Data Path Delay:      2.245ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_133m rising at 0.000ns
  Destination Clock:    rst_refclk_DRS_SAMP_FREQ[4]_AND_809_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: rbcp_reg/regX94Data_4 to drs_sampfreq_TenMreg_4_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y111.AQ     Tcko                  0.408   rbcp_reg/regX94Data<7>
                                                       rbcp_reg/regX94Data_4
    SLICE_X23Y112.B3     net (fanout=5)        0.761   rbcp_reg/regX94Data<4>
    SLICE_X23Y112.BMUX   Tilo                  0.313   rst_refclk
                                                       rst_refclk_DRS_SAMP_FREQ[4]_AND_810_o1
    SLICE_X20Y112.SR     net (fanout=2)        0.548   rst_refclk_DRS_SAMP_FREQ[4]_AND_810_o
    SLICE_X20Y112.CLK    Trck                  0.215   drs_sampfreq_TenMreg_4_LDC
                                                       drs_sampfreq_TenMreg_4_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.245ns (0.936ns logic, 1.309ns route)
                                                       (41.7% logic, 58.3% route)

--------------------------------------------------------------------------------
Slack (setup paths):    98.095ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rst_refclk (FF)
  Destination:          drs_sampfreq_TenMreg_4_LDC (LATCH)
  Requirement:          100.000ns
  Data Path Delay:      1.905ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         pps rising
  Destination Clock:    rst_refclk_DRS_SAMP_FREQ[4]_AND_809_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: rst_refclk to drs_sampfreq_TenMreg_4_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y112.AQ     Tcko                  0.391   rst_refclk
                                                       rst_refclk
    SLICE_X23Y112.B1     net (fanout=12)       0.438   rst_refclk
    SLICE_X23Y112.BMUX   Tilo                  0.313   rst_refclk
                                                       rst_refclk_DRS_SAMP_FREQ[4]_AND_810_o1
    SLICE_X20Y112.SR     net (fanout=2)        0.548   rst_refclk_DRS_SAMP_FREQ[4]_AND_810_o
    SLICE_X20Y112.CLK    Trck                  0.215   drs_sampfreq_TenMreg_4_LDC
                                                       drs_sampfreq_TenMreg_4_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.905ns (0.919ns logic, 0.986ns route)
                                                       (48.2% logic, 51.8% route)

--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_TenMreg_4_LDC (SLICE_X20Y112.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  98.038ns (requirement - data path)
  Source:               rbcp_reg/regX94Data_4 (FF)
  Destination:          drs_sampfreq_TenMreg_4_LDC (LATCH)
  Requirement:          100.000ns
  Data Path Delay:      1.962ns (Levels of Logic = 1)
  Source Clock:         clk_133m rising at 0.000ns

  Maximum Data Path at Slow Process Corner: rbcp_reg/regX94Data_4 to drs_sampfreq_TenMreg_4_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y111.AQ     Tcko                  0.408   rbcp_reg/regX94Data<7>
                                                       rbcp_reg/regX94Data_4
    SLICE_X23Y112.B3     net (fanout=5)        0.761   rbcp_reg/regX94Data<4>
    SLICE_X23Y112.B      Tilo                  0.259   rst_refclk
                                                       rst_refclk_DRS_SAMP_FREQ[4]_AND_809_o1
    SLICE_X20Y112.CLK    net (fanout=2)        0.534   rst_refclk_DRS_SAMP_FREQ[4]_AND_809_o
    -------------------------------------------------  ---------------------------
    Total                                      1.962ns (0.667ns logic, 1.295ns route)
                                                       (34.0% logic, 66.0% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  98.378ns (requirement - data path)
  Source:               rst_refclk (FF)
  Destination:          drs_sampfreq_TenMreg_4_LDC (LATCH)
  Requirement:          100.000ns
  Data Path Delay:      1.622ns (Levels of Logic = 1)
  Source Clock:         pps rising

  Maximum Data Path at Slow Process Corner: rst_refclk to drs_sampfreq_TenMreg_4_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y112.AQ     Tcko                  0.391   rst_refclk
                                                       rst_refclk
    SLICE_X23Y112.B1     net (fanout=12)       0.438   rst_refclk
    SLICE_X23Y112.B      Tilo                  0.259   rst_refclk
                                                       rst_refclk_DRS_SAMP_FREQ[4]_AND_809_o1
    SLICE_X20Y112.CLK    net (fanout=2)        0.534   rst_refclk_DRS_SAMP_FREQ[4]_AND_809_o
    -------------------------------------------------  ---------------------------
    Total                                      1.622ns (0.650ns logic, 0.972ns route)
                                                       (40.1% logic, 59.9% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_drs_sampfreq_TenMreg_4_LDC = MAXDELAY TO TIMEGRP         "TO_drs_sampfreq_TenMreg_4_LDC" TS_dcm_extclk_clk180 DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_TenMreg_4_LDC (SLICE_X20Y112.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.080ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rst_refclk (FF)
  Destination:          drs_sampfreq_TenMreg_4_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.080ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         pps rising
  Destination Clock:    rst_refclk_DRS_SAMP_FREQ[4]_AND_809_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rst_refclk to drs_sampfreq_TenMreg_4_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y112.AQ     Tcko                  0.198   rst_refclk
                                                       rst_refclk
    SLICE_X23Y112.B1     net (fanout=12)       0.274   rst_refclk
    SLICE_X23Y112.BMUX   Tilo                  0.203   rst_refclk
                                                       rst_refclk_DRS_SAMP_FREQ[4]_AND_810_o1
    SLICE_X20Y112.SR     net (fanout=2)        0.320   rst_refclk_DRS_SAMP_FREQ[4]_AND_810_o
    SLICE_X20Y112.CLK    Tremck      (-Th)    -0.085   drs_sampfreq_TenMreg_4_LDC
                                                       drs_sampfreq_TenMreg_4_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.080ns (0.486ns logic, 0.594ns route)
                                                       (45.0% logic, 55.0% route)
--------------------------------------------------------------------------------
Slack (hold path):      1.243ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rbcp_reg/regX94Data_4 (FF)
  Destination:          drs_sampfreq_TenMreg_4_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.243ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_133m rising at 0.000ns
  Destination Clock:    rst_refclk_DRS_SAMP_FREQ[4]_AND_809_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rbcp_reg/regX94Data_4 to drs_sampfreq_TenMreg_4_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y111.AQ     Tcko                  0.200   rbcp_reg/regX94Data<7>
                                                       rbcp_reg/regX94Data_4
    SLICE_X23Y112.B3     net (fanout=5)        0.435   rbcp_reg/regX94Data<4>
    SLICE_X23Y112.BMUX   Tilo                  0.203   rst_refclk
                                                       rst_refclk_DRS_SAMP_FREQ[4]_AND_810_o1
    SLICE_X20Y112.SR     net (fanout=2)        0.320   rst_refclk_DRS_SAMP_FREQ[4]_AND_810_o
    SLICE_X20Y112.CLK    Tremck      (-Th)    -0.085   drs_sampfreq_TenMreg_4_LDC
                                                       drs_sampfreq_TenMreg_4_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.243ns (0.488ns logic, 0.755ns route)
                                                       (39.3% logic, 60.7% route)
--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_TenMreg_4_LDC (SLICE_X20Y112.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   0.896ns (data path)
  Source:               rst_refclk (FF)
  Destination:          drs_sampfreq_TenMreg_4_LDC (LATCH)
  Data Path Delay:      0.896ns (Levels of Logic = 1)
  Source Clock:         pps rising

  Minimum Data Path at Fast Process Corner: rst_refclk to drs_sampfreq_TenMreg_4_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y112.AQ     Tcko                  0.198   rst_refclk
                                                       rst_refclk
    SLICE_X23Y112.B1     net (fanout=12)       0.274   rst_refclk
    SLICE_X23Y112.B      Tilo                  0.156   rst_refclk
                                                       rst_refclk_DRS_SAMP_FREQ[4]_AND_809_o1
    SLICE_X20Y112.CLK    net (fanout=2)        0.268   rst_refclk_DRS_SAMP_FREQ[4]_AND_809_o
    -------------------------------------------------  ---------------------------
    Total                                      0.896ns (0.354ns logic, 0.542ns route)
                                                       (39.5% logic, 60.5% route)
--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_TenMreg_4_LDC (SLICE_X20Y112.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.059ns (data path)
  Source:               rbcp_reg/regX94Data_4 (FF)
  Destination:          drs_sampfreq_TenMreg_4_LDC (LATCH)
  Data Path Delay:      1.059ns (Levels of Logic = 1)
  Source Clock:         clk_133m rising at 0.000ns

  Minimum Data Path at Fast Process Corner: rbcp_reg/regX94Data_4 to drs_sampfreq_TenMreg_4_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y111.AQ     Tcko                  0.200   rbcp_reg/regX94Data<7>
                                                       rbcp_reg/regX94Data_4
    SLICE_X23Y112.B3     net (fanout=5)        0.435   rbcp_reg/regX94Data<4>
    SLICE_X23Y112.B      Tilo                  0.156   rst_refclk
                                                       rst_refclk_DRS_SAMP_FREQ[4]_AND_809_o1
    SLICE_X20Y112.CLK    net (fanout=2)        0.268   rst_refclk_DRS_SAMP_FREQ[4]_AND_809_o
    -------------------------------------------------  ---------------------------
    Total                                      1.059ns (0.356ns logic, 0.703ns route)
                                                       (33.6% logic, 66.4% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_drs_sampfreq_TenMreg_6_LDC = MAXDELAY TO TIMEGRP       
  "TO_drs_sampfreq_TenMreg_6_LDC" TS_dcm_extclk_clk180 DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   2.855ns.
--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_TenMreg_6_LDC (SLICE_X17Y114.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    97.145ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rbcp_reg/regX94Data_6 (FF)
  Destination:          drs_sampfreq_TenMreg_6_LDC (LATCH)
  Requirement:          100.000ns
  Data Path Delay:      2.855ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_133m rising at 0.000ns
  Destination Clock:    rst_refclk_DRS_SAMP_FREQ[6]_AND_805_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: rbcp_reg/regX94Data_6 to drs_sampfreq_TenMreg_6_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y111.CQ     Tcko                  0.408   rbcp_reg/regX94Data<7>
                                                       rbcp_reg/regX94Data_6
    SLICE_X17Y114.A3     net (fanout=5)        1.377   rbcp_reg/regX94Data<6>
    SLICE_X17Y114.AMUX   Tilo                  0.313   drs_sampfreq_TenMreg_6_LDC
                                                       rst_refclk_DRS_SAMP_FREQ[6]_AND_806_o1
    SLICE_X17Y114.SR     net (fanout=2)        0.477   rst_refclk_DRS_SAMP_FREQ[6]_AND_806_o
    SLICE_X17Y114.CLK    Trck                  0.280   drs_sampfreq_TenMreg_6_LDC
                                                       drs_sampfreq_TenMreg_6_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.855ns (1.001ns logic, 1.854ns route)
                                                       (35.1% logic, 64.9% route)

--------------------------------------------------------------------------------
Slack (setup paths):    97.604ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rst_refclk (FF)
  Destination:          drs_sampfreq_TenMreg_6_LDC (LATCH)
  Requirement:          100.000ns
  Data Path Delay:      2.396ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         pps rising
  Destination Clock:    rst_refclk_DRS_SAMP_FREQ[6]_AND_805_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: rst_refclk to drs_sampfreq_TenMreg_6_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y112.AQ     Tcko                  0.391   rst_refclk
                                                       rst_refclk
    SLICE_X17Y114.A4     net (fanout=12)       0.935   rst_refclk
    SLICE_X17Y114.AMUX   Tilo                  0.313   drs_sampfreq_TenMreg_6_LDC
                                                       rst_refclk_DRS_SAMP_FREQ[6]_AND_806_o1
    SLICE_X17Y114.SR     net (fanout=2)        0.477   rst_refclk_DRS_SAMP_FREQ[6]_AND_806_o
    SLICE_X17Y114.CLK    Trck                  0.280   drs_sampfreq_TenMreg_6_LDC
                                                       drs_sampfreq_TenMreg_6_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.396ns (0.984ns logic, 1.412ns route)
                                                       (41.1% logic, 58.9% route)

--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_TenMreg_6_LDC (SLICE_X17Y114.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  97.394ns (requirement - data path)
  Source:               rbcp_reg/regX94Data_6 (FF)
  Destination:          drs_sampfreq_TenMreg_6_LDC (LATCH)
  Requirement:          100.000ns
  Data Path Delay:      2.606ns (Levels of Logic = 1)
  Source Clock:         clk_133m rising at 0.000ns

  Maximum Data Path at Slow Process Corner: rbcp_reg/regX94Data_6 to drs_sampfreq_TenMreg_6_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y111.CQ     Tcko                  0.408   rbcp_reg/regX94Data<7>
                                                       rbcp_reg/regX94Data_6
    SLICE_X17Y114.A3     net (fanout=5)        1.377   rbcp_reg/regX94Data<6>
    SLICE_X17Y114.A      Tilo                  0.259   drs_sampfreq_TenMreg_6_LDC
                                                       rst_refclk_DRS_SAMP_FREQ[6]_AND_805_o1
    SLICE_X17Y114.CLK    net (fanout=2)        0.562   rst_refclk_DRS_SAMP_FREQ[6]_AND_805_o
    -------------------------------------------------  ---------------------------
    Total                                      2.606ns (0.667ns logic, 1.939ns route)
                                                       (25.6% logic, 74.4% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  97.853ns (requirement - data path)
  Source:               rst_refclk (FF)
  Destination:          drs_sampfreq_TenMreg_6_LDC (LATCH)
  Requirement:          100.000ns
  Data Path Delay:      2.147ns (Levels of Logic = 1)
  Source Clock:         pps rising

  Maximum Data Path at Slow Process Corner: rst_refclk to drs_sampfreq_TenMreg_6_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y112.AQ     Tcko                  0.391   rst_refclk
                                                       rst_refclk
    SLICE_X17Y114.A4     net (fanout=12)       0.935   rst_refclk
    SLICE_X17Y114.A      Tilo                  0.259   drs_sampfreq_TenMreg_6_LDC
                                                       rst_refclk_DRS_SAMP_FREQ[6]_AND_805_o1
    SLICE_X17Y114.CLK    net (fanout=2)        0.562   rst_refclk_DRS_SAMP_FREQ[6]_AND_805_o
    -------------------------------------------------  ---------------------------
    Total                                      2.147ns (0.650ns logic, 1.497ns route)
                                                       (30.3% logic, 69.7% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_drs_sampfreq_TenMreg_6_LDC = MAXDELAY TO TIMEGRP         "TO_drs_sampfreq_TenMreg_6_LDC" TS_dcm_extclk_clk180 DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_TenMreg_6_LDC (SLICE_X17Y114.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.377ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rst_refclk (FF)
  Destination:          drs_sampfreq_TenMreg_6_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.377ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         pps rising
  Destination Clock:    rst_refclk_DRS_SAMP_FREQ[6]_AND_805_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rst_refclk to drs_sampfreq_TenMreg_6_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y112.AQ     Tcko                  0.198   rst_refclk
                                                       rst_refclk
    SLICE_X17Y114.A4     net (fanout=12)       0.525   rst_refclk
    SLICE_X17Y114.AMUX   Tilo                  0.203   drs_sampfreq_TenMreg_6_LDC
                                                       rst_refclk_DRS_SAMP_FREQ[6]_AND_806_o1
    SLICE_X17Y114.SR     net (fanout=2)        0.296   rst_refclk_DRS_SAMP_FREQ[6]_AND_806_o
    SLICE_X17Y114.CLK    Tremck      (-Th)    -0.155   drs_sampfreq_TenMreg_6_LDC
                                                       drs_sampfreq_TenMreg_6_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.377ns (0.556ns logic, 0.821ns route)
                                                       (40.4% logic, 59.6% route)
--------------------------------------------------------------------------------
Slack (hold path):      1.673ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rbcp_reg/regX94Data_6 (FF)
  Destination:          drs_sampfreq_TenMreg_6_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.673ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_133m rising at 0.000ns
  Destination Clock:    rst_refclk_DRS_SAMP_FREQ[6]_AND_805_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rbcp_reg/regX94Data_6 to drs_sampfreq_TenMreg_6_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y111.CQ     Tcko                  0.200   rbcp_reg/regX94Data<7>
                                                       rbcp_reg/regX94Data_6
    SLICE_X17Y114.A3     net (fanout=5)        0.819   rbcp_reg/regX94Data<6>
    SLICE_X17Y114.AMUX   Tilo                  0.203   drs_sampfreq_TenMreg_6_LDC
                                                       rst_refclk_DRS_SAMP_FREQ[6]_AND_806_o1
    SLICE_X17Y114.SR     net (fanout=2)        0.296   rst_refclk_DRS_SAMP_FREQ[6]_AND_806_o
    SLICE_X17Y114.CLK    Tremck      (-Th)    -0.155   drs_sampfreq_TenMreg_6_LDC
                                                       drs_sampfreq_TenMreg_6_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.673ns (0.558ns logic, 1.115ns route)
                                                       (33.4% logic, 66.6% route)
--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_TenMreg_6_LDC (SLICE_X17Y114.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.086ns (data path)
  Source:               rst_refclk (FF)
  Destination:          drs_sampfreq_TenMreg_6_LDC (LATCH)
  Data Path Delay:      1.086ns (Levels of Logic = 1)
  Source Clock:         pps rising

  Minimum Data Path at Fast Process Corner: rst_refclk to drs_sampfreq_TenMreg_6_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y112.AQ     Tcko                  0.198   rst_refclk
                                                       rst_refclk
    SLICE_X17Y114.A4     net (fanout=12)       0.525   rst_refclk
    SLICE_X17Y114.A      Tilo                  0.156   drs_sampfreq_TenMreg_6_LDC
                                                       rst_refclk_DRS_SAMP_FREQ[6]_AND_805_o1
    SLICE_X17Y114.CLK    net (fanout=2)        0.207   rst_refclk_DRS_SAMP_FREQ[6]_AND_805_o
    -------------------------------------------------  ---------------------------
    Total                                      1.086ns (0.354ns logic, 0.732ns route)
                                                       (32.6% logic, 67.4% route)
--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_TenMreg_6_LDC (SLICE_X17Y114.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.382ns (data path)
  Source:               rbcp_reg/regX94Data_6 (FF)
  Destination:          drs_sampfreq_TenMreg_6_LDC (LATCH)
  Data Path Delay:      1.382ns (Levels of Logic = 1)
  Source Clock:         clk_133m rising at 0.000ns

  Minimum Data Path at Fast Process Corner: rbcp_reg/regX94Data_6 to drs_sampfreq_TenMreg_6_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y111.CQ     Tcko                  0.200   rbcp_reg/regX94Data<7>
                                                       rbcp_reg/regX94Data_6
    SLICE_X17Y114.A3     net (fanout=5)        0.819   rbcp_reg/regX94Data<6>
    SLICE_X17Y114.A      Tilo                  0.156   drs_sampfreq_TenMreg_6_LDC
                                                       rst_refclk_DRS_SAMP_FREQ[6]_AND_805_o1
    SLICE_X17Y114.CLK    net (fanout=2)        0.207   rst_refclk_DRS_SAMP_FREQ[6]_AND_805_o
    -------------------------------------------------  ---------------------------
    Total                                      1.382ns (0.356ns logic, 1.026ns route)
                                                       (25.8% logic, 74.2% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_drs_sampfreq_TenMreg_5_LDC = MAXDELAY TO TIMEGRP       
  "TO_drs_sampfreq_TenMreg_5_LDC" TS_dcm_extclk_clk180 DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   2.846ns.
--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_TenMreg_5_LDC (SLICE_X19Y113.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    97.154ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rbcp_reg/regX94Data_5 (FF)
  Destination:          drs_sampfreq_TenMreg_5_LDC (LATCH)
  Requirement:          100.000ns
  Data Path Delay:      2.846ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_133m rising at 0.000ns
  Destination Clock:    rst_refclk_DRS_SAMP_FREQ[5]_AND_807_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: rbcp_reg/regX94Data_5 to drs_sampfreq_TenMreg_5_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y111.BQ     Tcko                  0.408   rbcp_reg/regX94Data<7>
                                                       rbcp_reg/regX94Data_5
    SLICE_X23Y112.D5     net (fanout=5)        0.922   rbcp_reg/regX94Data<5>
    SLICE_X23Y112.DMUX   Tilo                  0.313   rst_refclk
                                                       rst_refclk_DRS_SAMP_FREQ[5]_AND_808_o1
    SLICE_X19Y113.SR     net (fanout=2)        0.923   rst_refclk_DRS_SAMP_FREQ[5]_AND_808_o
    SLICE_X19Y113.CLK    Trck                  0.280   drs_sampfreq_TenMreg_5_LDC
                                                       drs_sampfreq_TenMreg_5_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.846ns (1.001ns logic, 1.845ns route)
                                                       (35.2% logic, 64.8% route)

--------------------------------------------------------------------------------
Slack (setup paths):    97.221ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rst_refclk (FF)
  Destination:          drs_sampfreq_TenMreg_5_LDC (LATCH)
  Requirement:          100.000ns
  Data Path Delay:      2.779ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         pps rising
  Destination Clock:    rst_refclk_DRS_SAMP_FREQ[5]_AND_807_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: rst_refclk to drs_sampfreq_TenMreg_5_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y112.AQ     Tcko                  0.391   rst_refclk
                                                       rst_refclk
    SLICE_X23Y112.D4     net (fanout=12)       0.872   rst_refclk
    SLICE_X23Y112.DMUX   Tilo                  0.313   rst_refclk
                                                       rst_refclk_DRS_SAMP_FREQ[5]_AND_808_o1
    SLICE_X19Y113.SR     net (fanout=2)        0.923   rst_refclk_DRS_SAMP_FREQ[5]_AND_808_o
    SLICE_X19Y113.CLK    Trck                  0.280   drs_sampfreq_TenMreg_5_LDC
                                                       drs_sampfreq_TenMreg_5_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.779ns (0.984ns logic, 1.795ns route)
                                                       (35.4% logic, 64.6% route)

--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_TenMreg_5_LDC (SLICE_X19Y113.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  97.535ns (requirement - data path)
  Source:               rbcp_reg/regX94Data_5 (FF)
  Destination:          drs_sampfreq_TenMreg_5_LDC (LATCH)
  Requirement:          100.000ns
  Data Path Delay:      2.465ns (Levels of Logic = 1)
  Source Clock:         clk_133m rising at 0.000ns

  Maximum Data Path at Slow Process Corner: rbcp_reg/regX94Data_5 to drs_sampfreq_TenMreg_5_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y111.BQ     Tcko                  0.408   rbcp_reg/regX94Data<7>
                                                       rbcp_reg/regX94Data_5
    SLICE_X23Y112.D5     net (fanout=5)        0.922   rbcp_reg/regX94Data<5>
    SLICE_X23Y112.D      Tilo                  0.259   rst_refclk
                                                       rst_refclk_DRS_SAMP_FREQ[5]_AND_807_o1
    SLICE_X19Y113.CLK    net (fanout=2)        0.876   rst_refclk_DRS_SAMP_FREQ[5]_AND_807_o
    -------------------------------------------------  ---------------------------
    Total                                      2.465ns (0.667ns logic, 1.798ns route)
                                                       (27.1% logic, 72.9% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  97.602ns (requirement - data path)
  Source:               rst_refclk (FF)
  Destination:          drs_sampfreq_TenMreg_5_LDC (LATCH)
  Requirement:          100.000ns
  Data Path Delay:      2.398ns (Levels of Logic = 1)
  Source Clock:         pps rising

  Maximum Data Path at Slow Process Corner: rst_refclk to drs_sampfreq_TenMreg_5_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y112.AQ     Tcko                  0.391   rst_refclk
                                                       rst_refclk
    SLICE_X23Y112.D4     net (fanout=12)       0.872   rst_refclk
    SLICE_X23Y112.D      Tilo                  0.259   rst_refclk
                                                       rst_refclk_DRS_SAMP_FREQ[5]_AND_807_o1
    SLICE_X19Y113.CLK    net (fanout=2)        0.876   rst_refclk_DRS_SAMP_FREQ[5]_AND_807_o
    -------------------------------------------------  ---------------------------
    Total                                      2.398ns (0.650ns logic, 1.748ns route)
                                                       (27.1% logic, 72.9% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_drs_sampfreq_TenMreg_5_LDC = MAXDELAY TO TIMEGRP         "TO_drs_sampfreq_TenMreg_5_LDC" TS_dcm_extclk_clk180 DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_TenMreg_5_LDC (SLICE_X19Y113.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.574ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rbcp_reg/regX94Data_5 (FF)
  Destination:          drs_sampfreq_TenMreg_5_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.574ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_133m rising at 0.000ns
  Destination Clock:    rst_refclk_DRS_SAMP_FREQ[5]_AND_807_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rbcp_reg/regX94Data_5 to drs_sampfreq_TenMreg_5_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y111.BQ     Tcko                  0.200   rbcp_reg/regX94Data<7>
                                                       rbcp_reg/regX94Data_5
    SLICE_X23Y112.D5     net (fanout=5)        0.470   rbcp_reg/regX94Data<5>
    SLICE_X23Y112.DMUX   Tilo                  0.203   rst_refclk
                                                       rst_refclk_DRS_SAMP_FREQ[5]_AND_808_o1
    SLICE_X19Y113.SR     net (fanout=2)        0.546   rst_refclk_DRS_SAMP_FREQ[5]_AND_808_o
    SLICE_X19Y113.CLK    Tremck      (-Th)    -0.155   drs_sampfreq_TenMreg_5_LDC
                                                       drs_sampfreq_TenMreg_5_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.574ns (0.558ns logic, 1.016ns route)
                                                       (35.5% logic, 64.5% route)
--------------------------------------------------------------------------------
Slack (hold path):      1.591ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rst_refclk (FF)
  Destination:          drs_sampfreq_TenMreg_5_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.591ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         pps rising
  Destination Clock:    rst_refclk_DRS_SAMP_FREQ[5]_AND_807_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rst_refclk to drs_sampfreq_TenMreg_5_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y112.AQ     Tcko                  0.198   rst_refclk
                                                       rst_refclk
    SLICE_X23Y112.D4     net (fanout=12)       0.489   rst_refclk
    SLICE_X23Y112.DMUX   Tilo                  0.203   rst_refclk
                                                       rst_refclk_DRS_SAMP_FREQ[5]_AND_808_o1
    SLICE_X19Y113.SR     net (fanout=2)        0.546   rst_refclk_DRS_SAMP_FREQ[5]_AND_808_o
    SLICE_X19Y113.CLK    Tremck      (-Th)    -0.155   drs_sampfreq_TenMreg_5_LDC
                                                       drs_sampfreq_TenMreg_5_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.591ns (0.556ns logic, 1.035ns route)
                                                       (34.9% logic, 65.1% route)
--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_TenMreg_5_LDC (SLICE_X19Y113.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.293ns (data path)
  Source:               rbcp_reg/regX94Data_5 (FF)
  Destination:          drs_sampfreq_TenMreg_5_LDC (LATCH)
  Data Path Delay:      1.293ns (Levels of Logic = 1)
  Source Clock:         clk_133m rising at 0.000ns

  Minimum Data Path at Fast Process Corner: rbcp_reg/regX94Data_5 to drs_sampfreq_TenMreg_5_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y111.BQ     Tcko                  0.200   rbcp_reg/regX94Data<7>
                                                       rbcp_reg/regX94Data_5
    SLICE_X23Y112.D5     net (fanout=5)        0.470   rbcp_reg/regX94Data<5>
    SLICE_X23Y112.D      Tilo                  0.156   rst_refclk
                                                       rst_refclk_DRS_SAMP_FREQ[5]_AND_807_o1
    SLICE_X19Y113.CLK    net (fanout=2)        0.467   rst_refclk_DRS_SAMP_FREQ[5]_AND_807_o
    -------------------------------------------------  ---------------------------
    Total                                      1.293ns (0.356ns logic, 0.937ns route)
                                                       (27.5% logic, 72.5% route)
--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_TenMreg_5_LDC (SLICE_X19Y113.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.310ns (data path)
  Source:               rst_refclk (FF)
  Destination:          drs_sampfreq_TenMreg_5_LDC (LATCH)
  Data Path Delay:      1.310ns (Levels of Logic = 1)
  Source Clock:         pps rising

  Minimum Data Path at Fast Process Corner: rst_refclk to drs_sampfreq_TenMreg_5_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y112.AQ     Tcko                  0.198   rst_refclk
                                                       rst_refclk
    SLICE_X23Y112.D4     net (fanout=12)       0.489   rst_refclk
    SLICE_X23Y112.D      Tilo                  0.156   rst_refclk
                                                       rst_refclk_DRS_SAMP_FREQ[5]_AND_807_o1
    SLICE_X19Y113.CLK    net (fanout=2)        0.467   rst_refclk_DRS_SAMP_FREQ[5]_AND_807_o
    -------------------------------------------------  ---------------------------
    Total                                      1.310ns (0.354ns logic, 0.956ns route)
                                                       (27.0% logic, 73.0% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_drs_sampfreq_TenMreg_3_LDC = MAXDELAY TO TIMEGRP       
  "TO_drs_sampfreq_TenMreg_3_LDC" TS_dcm_extclk_clk180 DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   3.010ns.
--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_TenMreg_3_LDC (SLICE_X21Y119.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    96.990ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rst_refclk (FF)
  Destination:          drs_sampfreq_TenMreg_3_LDC (LATCH)
  Requirement:          100.000ns
  Data Path Delay:      3.010ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         pps rising
  Destination Clock:    rst_refclk_DRS_SAMP_FREQ[3]_AND_811_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: rst_refclk to drs_sampfreq_TenMreg_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y112.AQ     Tcko                  0.391   rst_refclk
                                                       rst_refclk
    SLICE_X21Y119.A4     net (fanout=12)       1.549   rst_refclk
    SLICE_X21Y119.AMUX   Tilo                  0.313   drs_sampfreq_TenMreg_3_LDC
                                                       rst_refclk_DRS_SAMP_FREQ[3]_AND_812_o1
    SLICE_X21Y119.SR     net (fanout=2)        0.477   rst_refclk_DRS_SAMP_FREQ[3]_AND_812_o
    SLICE_X21Y119.CLK    Trck                  0.280   drs_sampfreq_TenMreg_3_LDC
                                                       drs_sampfreq_TenMreg_3_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.010ns (0.984ns logic, 2.026ns route)
                                                       (32.7% logic, 67.3% route)

--------------------------------------------------------------------------------
Slack (setup paths):    97.157ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rbcp_reg/regX94Data_3 (FF)
  Destination:          drs_sampfreq_TenMreg_3_LDC (LATCH)
  Requirement:          100.000ns
  Data Path Delay:      2.843ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_133m rising at 0.000ns
  Destination Clock:    rst_refclk_DRS_SAMP_FREQ[3]_AND_811_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: rbcp_reg/regX94Data_3 to drs_sampfreq_TenMreg_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y111.DQ     Tcko                  0.391   rbcp_reg/regX94Data<3>
                                                       rbcp_reg/regX94Data_3
    SLICE_X21Y119.A3     net (fanout=5)        1.382   rbcp_reg/regX94Data<3>
    SLICE_X21Y119.AMUX   Tilo                  0.313   drs_sampfreq_TenMreg_3_LDC
                                                       rst_refclk_DRS_SAMP_FREQ[3]_AND_812_o1
    SLICE_X21Y119.SR     net (fanout=2)        0.477   rst_refclk_DRS_SAMP_FREQ[3]_AND_812_o
    SLICE_X21Y119.CLK    Trck                  0.280   drs_sampfreq_TenMreg_3_LDC
                                                       drs_sampfreq_TenMreg_3_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.843ns (0.984ns logic, 1.859ns route)
                                                       (34.6% logic, 65.4% route)

--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_TenMreg_3_LDC (SLICE_X21Y119.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  97.053ns (requirement - data path)
  Source:               rst_refclk (FF)
  Destination:          drs_sampfreq_TenMreg_3_LDC (LATCH)
  Requirement:          100.000ns
  Data Path Delay:      2.947ns (Levels of Logic = 1)
  Source Clock:         pps rising

  Maximum Data Path at Slow Process Corner: rst_refclk to drs_sampfreq_TenMreg_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y112.AQ     Tcko                  0.391   rst_refclk
                                                       rst_refclk
    SLICE_X21Y119.A4     net (fanout=12)       1.549   rst_refclk
    SLICE_X21Y119.A      Tilo                  0.259   drs_sampfreq_TenMreg_3_LDC
                                                       rst_refclk_DRS_SAMP_FREQ[3]_AND_811_o1
    SLICE_X21Y119.CLK    net (fanout=2)        0.748   rst_refclk_DRS_SAMP_FREQ[3]_AND_811_o
    -------------------------------------------------  ---------------------------
    Total                                      2.947ns (0.650ns logic, 2.297ns route)
                                                       (22.1% logic, 77.9% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  97.220ns (requirement - data path)
  Source:               rbcp_reg/regX94Data_3 (FF)
  Destination:          drs_sampfreq_TenMreg_3_LDC (LATCH)
  Requirement:          100.000ns
  Data Path Delay:      2.780ns (Levels of Logic = 1)
  Source Clock:         clk_133m rising at 0.000ns

  Maximum Data Path at Slow Process Corner: rbcp_reg/regX94Data_3 to drs_sampfreq_TenMreg_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y111.DQ     Tcko                  0.391   rbcp_reg/regX94Data<3>
                                                       rbcp_reg/regX94Data_3
    SLICE_X21Y119.A3     net (fanout=5)        1.382   rbcp_reg/regX94Data<3>
    SLICE_X21Y119.A      Tilo                  0.259   drs_sampfreq_TenMreg_3_LDC
                                                       rst_refclk_DRS_SAMP_FREQ[3]_AND_811_o1
    SLICE_X21Y119.CLK    net (fanout=2)        0.748   rst_refclk_DRS_SAMP_FREQ[3]_AND_811_o
    -------------------------------------------------  ---------------------------
    Total                                      2.780ns (0.650ns logic, 2.130ns route)
                                                       (23.4% logic, 76.6% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_drs_sampfreq_TenMreg_3_LDC = MAXDELAY TO TIMEGRP         "TO_drs_sampfreq_TenMreg_3_LDC" TS_dcm_extclk_clk180 DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_TenMreg_3_LDC (SLICE_X21Y119.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.681ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rbcp_reg/regX94Data_3 (FF)
  Destination:          drs_sampfreq_TenMreg_3_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.681ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_133m rising at 0.000ns
  Destination Clock:    rst_refclk_DRS_SAMP_FREQ[3]_AND_811_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rbcp_reg/regX94Data_3 to drs_sampfreq_TenMreg_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y111.DQ     Tcko                  0.198   rbcp_reg/regX94Data<3>
                                                       rbcp_reg/regX94Data_3
    SLICE_X21Y119.A3     net (fanout=5)        0.829   rbcp_reg/regX94Data<3>
    SLICE_X21Y119.AMUX   Tilo                  0.203   drs_sampfreq_TenMreg_3_LDC
                                                       rst_refclk_DRS_SAMP_FREQ[3]_AND_812_o1
    SLICE_X21Y119.SR     net (fanout=2)        0.296   rst_refclk_DRS_SAMP_FREQ[3]_AND_812_o
    SLICE_X21Y119.CLK    Tremck      (-Th)    -0.155   drs_sampfreq_TenMreg_3_LDC
                                                       drs_sampfreq_TenMreg_3_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.681ns (0.556ns logic, 1.125ns route)
                                                       (33.1% logic, 66.9% route)
--------------------------------------------------------------------------------
Slack (hold path):      1.749ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rst_refclk (FF)
  Destination:          drs_sampfreq_TenMreg_3_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.749ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         pps rising
  Destination Clock:    rst_refclk_DRS_SAMP_FREQ[3]_AND_811_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rst_refclk to drs_sampfreq_TenMreg_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y112.AQ     Tcko                  0.198   rst_refclk
                                                       rst_refclk
    SLICE_X21Y119.A4     net (fanout=12)       0.897   rst_refclk
    SLICE_X21Y119.AMUX   Tilo                  0.203   drs_sampfreq_TenMreg_3_LDC
                                                       rst_refclk_DRS_SAMP_FREQ[3]_AND_812_o1
    SLICE_X21Y119.SR     net (fanout=2)        0.296   rst_refclk_DRS_SAMP_FREQ[3]_AND_812_o
    SLICE_X21Y119.CLK    Tremck      (-Th)    -0.155   drs_sampfreq_TenMreg_3_LDC
                                                       drs_sampfreq_TenMreg_3_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.749ns (0.556ns logic, 1.193ns route)
                                                       (31.8% logic, 68.2% route)
--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_TenMreg_3_LDC (SLICE_X21Y119.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.604ns (data path)
  Source:               rbcp_reg/regX94Data_3 (FF)
  Destination:          drs_sampfreq_TenMreg_3_LDC (LATCH)
  Data Path Delay:      1.604ns (Levels of Logic = 1)
  Source Clock:         clk_133m rising at 0.000ns

  Minimum Data Path at Fast Process Corner: rbcp_reg/regX94Data_3 to drs_sampfreq_TenMreg_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y111.DQ     Tcko                  0.198   rbcp_reg/regX94Data<3>
                                                       rbcp_reg/regX94Data_3
    SLICE_X21Y119.A3     net (fanout=5)        0.829   rbcp_reg/regX94Data<3>
    SLICE_X21Y119.A      Tilo                  0.156   drs_sampfreq_TenMreg_3_LDC
                                                       rst_refclk_DRS_SAMP_FREQ[3]_AND_811_o1
    SLICE_X21Y119.CLK    net (fanout=2)        0.421   rst_refclk_DRS_SAMP_FREQ[3]_AND_811_o
    -------------------------------------------------  ---------------------------
    Total                                      1.604ns (0.354ns logic, 1.250ns route)
                                                       (22.1% logic, 77.9% route)
--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_TenMreg_3_LDC (SLICE_X21Y119.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.672ns (data path)
  Source:               rst_refclk (FF)
  Destination:          drs_sampfreq_TenMreg_3_LDC (LATCH)
  Data Path Delay:      1.672ns (Levels of Logic = 1)
  Source Clock:         pps rising

  Minimum Data Path at Fast Process Corner: rst_refclk to drs_sampfreq_TenMreg_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y112.AQ     Tcko                  0.198   rst_refclk
                                                       rst_refclk
    SLICE_X21Y119.A4     net (fanout=12)       0.897   rst_refclk
    SLICE_X21Y119.A      Tilo                  0.156   drs_sampfreq_TenMreg_3_LDC
                                                       rst_refclk_DRS_SAMP_FREQ[3]_AND_811_o1
    SLICE_X21Y119.CLK    net (fanout=2)        0.421   rst_refclk_DRS_SAMP_FREQ[3]_AND_811_o
    -------------------------------------------------  ---------------------------
    Total                                      1.672ns (0.354ns logic, 1.318ns route)
                                                       (21.2% logic, 78.8% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_drs_sampfreq_TenMreg_2_LDC = MAXDELAY TO TIMEGRP       
  "TO_drs_sampfreq_TenMreg_2_LDC" TS_dcm_extclk_clk180 DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   2.658ns.
--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_TenMreg_2_LDC (SLICE_X22Y115.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    97.342ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rst_refclk (FF)
  Destination:          drs_sampfreq_TenMreg_2_LDC (LATCH)
  Requirement:          100.000ns
  Data Path Delay:      2.658ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         pps rising
  Destination Clock:    rst_refclk_DRS_SAMP_FREQ[2]_AND_813_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: rst_refclk to drs_sampfreq_TenMreg_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y112.AQ     Tcko                  0.391   rst_refclk
                                                       rst_refclk
    SLICE_X23Y112.C2     net (fanout=12)       1.064   rst_refclk
    SLICE_X23Y112.CMUX   Tilo                  0.313   rst_refclk
                                                       rst_refclk_DRS_SAMP_FREQ[2]_AND_814_o1
    SLICE_X22Y115.SR     net (fanout=2)        0.660   rst_refclk_DRS_SAMP_FREQ[2]_AND_814_o
    SLICE_X22Y115.CLK    Trck                  0.230   drs_sampfreq_TenMreg_2_LDC
                                                       drs_sampfreq_TenMreg_2_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.658ns (0.934ns logic, 1.724ns route)
                                                       (35.1% logic, 64.9% route)

--------------------------------------------------------------------------------
Slack (setup paths):    97.666ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rbcp_reg/regX94Data_2 (FF)
  Destination:          drs_sampfreq_TenMreg_2_LDC (LATCH)
  Requirement:          100.000ns
  Data Path Delay:      2.334ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_133m rising at 0.000ns
  Destination Clock:    rst_refclk_DRS_SAMP_FREQ[2]_AND_813_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: rbcp_reg/regX94Data_2 to drs_sampfreq_TenMreg_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y111.CQ     Tcko                  0.391   rbcp_reg/regX94Data<3>
                                                       rbcp_reg/regX94Data_2
    SLICE_X23Y112.C4     net (fanout=5)        0.740   rbcp_reg/regX94Data<2>
    SLICE_X23Y112.CMUX   Tilo                  0.313   rst_refclk
                                                       rst_refclk_DRS_SAMP_FREQ[2]_AND_814_o1
    SLICE_X22Y115.SR     net (fanout=2)        0.660   rst_refclk_DRS_SAMP_FREQ[2]_AND_814_o
    SLICE_X22Y115.CLK    Trck                  0.230   drs_sampfreq_TenMreg_2_LDC
                                                       drs_sampfreq_TenMreg_2_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.334ns (0.934ns logic, 1.400ns route)
                                                       (40.0% logic, 60.0% route)

--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_TenMreg_2_LDC (SLICE_X22Y115.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  97.808ns (requirement - data path)
  Source:               rst_refclk (FF)
  Destination:          drs_sampfreq_TenMreg_2_LDC (LATCH)
  Requirement:          100.000ns
  Data Path Delay:      2.192ns (Levels of Logic = 1)
  Source Clock:         pps rising

  Maximum Data Path at Slow Process Corner: rst_refclk to drs_sampfreq_TenMreg_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y112.AQ     Tcko                  0.391   rst_refclk
                                                       rst_refclk
    SLICE_X23Y112.C2     net (fanout=12)       1.064   rst_refclk
    SLICE_X23Y112.C      Tilo                  0.259   rst_refclk
                                                       rst_refclk_DRS_SAMP_FREQ[2]_AND_813_o1
    SLICE_X22Y115.CLK    net (fanout=2)        0.478   rst_refclk_DRS_SAMP_FREQ[2]_AND_813_o
    -------------------------------------------------  ---------------------------
    Total                                      2.192ns (0.650ns logic, 1.542ns route)
                                                       (29.7% logic, 70.3% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  98.132ns (requirement - data path)
  Source:               rbcp_reg/regX94Data_2 (FF)
  Destination:          drs_sampfreq_TenMreg_2_LDC (LATCH)
  Requirement:          100.000ns
  Data Path Delay:      1.868ns (Levels of Logic = 1)
  Source Clock:         clk_133m rising at 0.000ns

  Maximum Data Path at Slow Process Corner: rbcp_reg/regX94Data_2 to drs_sampfreq_TenMreg_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y111.CQ     Tcko                  0.391   rbcp_reg/regX94Data<3>
                                                       rbcp_reg/regX94Data_2
    SLICE_X23Y112.C4     net (fanout=5)        0.740   rbcp_reg/regX94Data<2>
    SLICE_X23Y112.C      Tilo                  0.259   rst_refclk
                                                       rst_refclk_DRS_SAMP_FREQ[2]_AND_813_o1
    SLICE_X22Y115.CLK    net (fanout=2)        0.478   rst_refclk_DRS_SAMP_FREQ[2]_AND_813_o
    -------------------------------------------------  ---------------------------
    Total                                      1.868ns (0.650ns logic, 1.218ns route)
                                                       (34.8% logic, 65.2% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_drs_sampfreq_TenMreg_2_LDC = MAXDELAY TO TIMEGRP         "TO_drs_sampfreq_TenMreg_2_LDC" TS_dcm_extclk_clk180 DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_TenMreg_2_LDC (SLICE_X22Y115.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.244ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rbcp_reg/regX94Data_2 (FF)
  Destination:          drs_sampfreq_TenMreg_2_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.244ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_133m rising at 0.000ns
  Destination Clock:    rst_refclk_DRS_SAMP_FREQ[2]_AND_813_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rbcp_reg/regX94Data_2 to drs_sampfreq_TenMreg_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y111.CQ     Tcko                  0.198   rbcp_reg/regX94Data<3>
                                                       rbcp_reg/regX94Data_2
    SLICE_X23Y112.C4     net (fanout=5)        0.359   rbcp_reg/regX94Data<2>
    SLICE_X23Y112.CMUX   Tilo                  0.203   rst_refclk
                                                       rst_refclk_DRS_SAMP_FREQ[2]_AND_814_o1
    SLICE_X22Y115.SR     net (fanout=2)        0.377   rst_refclk_DRS_SAMP_FREQ[2]_AND_814_o
    SLICE_X22Y115.CLK    Tremck      (-Th)    -0.107   drs_sampfreq_TenMreg_2_LDC
                                                       drs_sampfreq_TenMreg_2_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.244ns (0.508ns logic, 0.736ns route)
                                                       (40.8% logic, 59.2% route)
--------------------------------------------------------------------------------
Slack (hold path):      1.524ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rst_refclk (FF)
  Destination:          drs_sampfreq_TenMreg_2_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.524ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         pps rising
  Destination Clock:    rst_refclk_DRS_SAMP_FREQ[2]_AND_813_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rst_refclk to drs_sampfreq_TenMreg_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y112.AQ     Tcko                  0.198   rst_refclk
                                                       rst_refclk
    SLICE_X23Y112.C2     net (fanout=12)       0.639   rst_refclk
    SLICE_X23Y112.CMUX   Tilo                  0.203   rst_refclk
                                                       rst_refclk_DRS_SAMP_FREQ[2]_AND_814_o1
    SLICE_X22Y115.SR     net (fanout=2)        0.377   rst_refclk_DRS_SAMP_FREQ[2]_AND_814_o
    SLICE_X22Y115.CLK    Tremck      (-Th)    -0.107   drs_sampfreq_TenMreg_2_LDC
                                                       drs_sampfreq_TenMreg_2_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.524ns (0.508ns logic, 1.016ns route)
                                                       (33.3% logic, 66.7% route)
--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_TenMreg_2_LDC (SLICE_X22Y115.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   0.943ns (data path)
  Source:               rbcp_reg/regX94Data_2 (FF)
  Destination:          drs_sampfreq_TenMreg_2_LDC (LATCH)
  Data Path Delay:      0.943ns (Levels of Logic = 1)
  Source Clock:         clk_133m rising at 0.000ns

  Minimum Data Path at Fast Process Corner: rbcp_reg/regX94Data_2 to drs_sampfreq_TenMreg_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y111.CQ     Tcko                  0.198   rbcp_reg/regX94Data<3>
                                                       rbcp_reg/regX94Data_2
    SLICE_X23Y112.C4     net (fanout=5)        0.359   rbcp_reg/regX94Data<2>
    SLICE_X23Y112.C      Tilo                  0.156   rst_refclk
                                                       rst_refclk_DRS_SAMP_FREQ[2]_AND_813_o1
    SLICE_X22Y115.CLK    net (fanout=2)        0.230   rst_refclk_DRS_SAMP_FREQ[2]_AND_813_o
    -------------------------------------------------  ---------------------------
    Total                                      0.943ns (0.354ns logic, 0.589ns route)
                                                       (37.5% logic, 62.5% route)
--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_TenMreg_2_LDC (SLICE_X22Y115.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.223ns (data path)
  Source:               rst_refclk (FF)
  Destination:          drs_sampfreq_TenMreg_2_LDC (LATCH)
  Data Path Delay:      1.223ns (Levels of Logic = 1)
  Source Clock:         pps rising

  Minimum Data Path at Fast Process Corner: rst_refclk to drs_sampfreq_TenMreg_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y112.AQ     Tcko                  0.198   rst_refclk
                                                       rst_refclk
    SLICE_X23Y112.C2     net (fanout=12)       0.639   rst_refclk
    SLICE_X23Y112.C      Tilo                  0.156   rst_refclk
                                                       rst_refclk_DRS_SAMP_FREQ[2]_AND_813_o1
    SLICE_X22Y115.CLK    net (fanout=2)        0.230   rst_refclk_DRS_SAMP_FREQ[2]_AND_813_o
    -------------------------------------------------  ---------------------------
    Total                                      1.223ns (0.354ns logic, 0.869ns route)
                                                       (28.9% logic, 71.1% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_drs_sampfreq_TenMreg_1_LDC = MAXDELAY TO TIMEGRP       
  "TO_drs_sampfreq_TenMreg_1_LDC" TS_dcm_extclk_clk180 DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   2.572ns.
--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_TenMreg_1_LDC (SLICE_X24Y113.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    97.428ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rbcp_reg/regX94Data_1 (FF)
  Destination:          drs_sampfreq_TenMreg_1_LDC (LATCH)
  Requirement:          100.000ns
  Data Path Delay:      2.572ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_133m rising at 0.000ns
  Destination Clock:    rst_refclk_DRS_SAMP_FREQ[1]_AND_815_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: rbcp_reg/regX94Data_1 to drs_sampfreq_TenMreg_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y111.BQ     Tcko                  0.391   rbcp_reg/regX94Data<3>
                                                       rbcp_reg/regX94Data_1
    SLICE_X23Y112.A3     net (fanout=5)        1.000   rbcp_reg/regX94Data<1>
    SLICE_X23Y112.AMUX   Tilo                  0.313   rst_refclk
                                                       rst_refclk_DRS_SAMP_FREQ[1]_AND_816_o1
    SLICE_X24Y113.SR     net (fanout=2)        0.653   rst_refclk_DRS_SAMP_FREQ[1]_AND_816_o
    SLICE_X24Y113.CLK    Trck                  0.215   drs_sampfreq_TenMreg_1_LDC
                                                       drs_sampfreq_TenMreg_1_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.572ns (0.919ns logic, 1.653ns route)
                                                       (35.7% logic, 64.3% route)

--------------------------------------------------------------------------------
Slack (setup paths):    97.604ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rst_refclk (FF)
  Destination:          drs_sampfreq_TenMreg_1_LDC (LATCH)
  Requirement:          100.000ns
  Data Path Delay:      2.396ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         pps rising
  Destination Clock:    rst_refclk_DRS_SAMP_FREQ[1]_AND_815_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: rst_refclk to drs_sampfreq_TenMreg_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y112.AQ     Tcko                  0.391   rst_refclk
                                                       rst_refclk
    SLICE_X23Y112.A5     net (fanout=12)       0.824   rst_refclk
    SLICE_X23Y112.AMUX   Tilo                  0.313   rst_refclk
                                                       rst_refclk_DRS_SAMP_FREQ[1]_AND_816_o1
    SLICE_X24Y113.SR     net (fanout=2)        0.653   rst_refclk_DRS_SAMP_FREQ[1]_AND_816_o
    SLICE_X24Y113.CLK    Trck                  0.215   drs_sampfreq_TenMreg_1_LDC
                                                       drs_sampfreq_TenMreg_1_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.396ns (0.919ns logic, 1.477ns route)
                                                       (38.4% logic, 61.6% route)

--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_TenMreg_1_LDC (SLICE_X24Y113.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  97.644ns (requirement - data path)
  Source:               rbcp_reg/regX94Data_1 (FF)
  Destination:          drs_sampfreq_TenMreg_1_LDC (LATCH)
  Requirement:          100.000ns
  Data Path Delay:      2.356ns (Levels of Logic = 1)
  Source Clock:         clk_133m rising at 0.000ns

  Maximum Data Path at Slow Process Corner: rbcp_reg/regX94Data_1 to drs_sampfreq_TenMreg_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y111.BQ     Tcko                  0.391   rbcp_reg/regX94Data<3>
                                                       rbcp_reg/regX94Data_1
    SLICE_X23Y112.A3     net (fanout=5)        1.000   rbcp_reg/regX94Data<1>
    SLICE_X23Y112.A      Tilo                  0.259   rst_refclk
                                                       rst_refclk_DRS_SAMP_FREQ[1]_AND_815_o1
    SLICE_X24Y113.CLK    net (fanout=2)        0.706   rst_refclk_DRS_SAMP_FREQ[1]_AND_815_o
    -------------------------------------------------  ---------------------------
    Total                                      2.356ns (0.650ns logic, 1.706ns route)
                                                       (27.6% logic, 72.4% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  97.820ns (requirement - data path)
  Source:               rst_refclk (FF)
  Destination:          drs_sampfreq_TenMreg_1_LDC (LATCH)
  Requirement:          100.000ns
  Data Path Delay:      2.180ns (Levels of Logic = 1)
  Source Clock:         pps rising

  Maximum Data Path at Slow Process Corner: rst_refclk to drs_sampfreq_TenMreg_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y112.AQ     Tcko                  0.391   rst_refclk
                                                       rst_refclk
    SLICE_X23Y112.A5     net (fanout=12)       0.824   rst_refclk
    SLICE_X23Y112.A      Tilo                  0.259   rst_refclk
                                                       rst_refclk_DRS_SAMP_FREQ[1]_AND_815_o1
    SLICE_X24Y113.CLK    net (fanout=2)        0.706   rst_refclk_DRS_SAMP_FREQ[1]_AND_815_o
    -------------------------------------------------  ---------------------------
    Total                                      2.180ns (0.650ns logic, 1.530ns route)
                                                       (29.8% logic, 70.2% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_drs_sampfreq_TenMreg_1_LDC = MAXDELAY TO TIMEGRP         "TO_drs_sampfreq_TenMreg_1_LDC" TS_dcm_extclk_clk180 DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_TenMreg_1_LDC (SLICE_X24Y113.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.309ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rst_refclk (FF)
  Destination:          drs_sampfreq_TenMreg_1_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.309ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         pps rising
  Destination Clock:    rst_refclk_DRS_SAMP_FREQ[1]_AND_815_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rst_refclk to drs_sampfreq_TenMreg_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y112.AQ     Tcko                  0.198   rst_refclk
                                                       rst_refclk
    SLICE_X23Y112.A5     net (fanout=12)       0.456   rst_refclk
    SLICE_X23Y112.AMUX   Tilo                  0.203   rst_refclk
                                                       rst_refclk_DRS_SAMP_FREQ[1]_AND_816_o1
    SLICE_X24Y113.SR     net (fanout=2)        0.367   rst_refclk_DRS_SAMP_FREQ[1]_AND_816_o
    SLICE_X24Y113.CLK    Tremck      (-Th)    -0.085   drs_sampfreq_TenMreg_1_LDC
                                                       drs_sampfreq_TenMreg_1_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.309ns (0.486ns logic, 0.823ns route)
                                                       (37.1% logic, 62.9% route)
--------------------------------------------------------------------------------
Slack (hold path):      1.435ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rbcp_reg/regX94Data_1 (FF)
  Destination:          drs_sampfreq_TenMreg_1_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.435ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_133m rising at 0.000ns
  Destination Clock:    rst_refclk_DRS_SAMP_FREQ[1]_AND_815_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rbcp_reg/regX94Data_1 to drs_sampfreq_TenMreg_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y111.BQ     Tcko                  0.198   rbcp_reg/regX94Data<3>
                                                       rbcp_reg/regX94Data_1
    SLICE_X23Y112.A3     net (fanout=5)        0.582   rbcp_reg/regX94Data<1>
    SLICE_X23Y112.AMUX   Tilo                  0.203   rst_refclk
                                                       rst_refclk_DRS_SAMP_FREQ[1]_AND_816_o1
    SLICE_X24Y113.SR     net (fanout=2)        0.367   rst_refclk_DRS_SAMP_FREQ[1]_AND_816_o
    SLICE_X24Y113.CLK    Tremck      (-Th)    -0.085   drs_sampfreq_TenMreg_1_LDC
                                                       drs_sampfreq_TenMreg_1_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.435ns (0.486ns logic, 0.949ns route)
                                                       (33.9% logic, 66.1% route)
--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_TenMreg_1_LDC (SLICE_X24Y113.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.174ns (data path)
  Source:               rst_refclk (FF)
  Destination:          drs_sampfreq_TenMreg_1_LDC (LATCH)
  Data Path Delay:      1.174ns (Levels of Logic = 1)
  Source Clock:         pps rising

  Minimum Data Path at Fast Process Corner: rst_refclk to drs_sampfreq_TenMreg_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y112.AQ     Tcko                  0.198   rst_refclk
                                                       rst_refclk
    SLICE_X23Y112.A5     net (fanout=12)       0.456   rst_refclk
    SLICE_X23Y112.A      Tilo                  0.156   rst_refclk
                                                       rst_refclk_DRS_SAMP_FREQ[1]_AND_815_o1
    SLICE_X24Y113.CLK    net (fanout=2)        0.364   rst_refclk_DRS_SAMP_FREQ[1]_AND_815_o
    -------------------------------------------------  ---------------------------
    Total                                      1.174ns (0.354ns logic, 0.820ns route)
                                                       (30.2% logic, 69.8% route)
--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_TenMreg_1_LDC (SLICE_X24Y113.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.300ns (data path)
  Source:               rbcp_reg/regX94Data_1 (FF)
  Destination:          drs_sampfreq_TenMreg_1_LDC (LATCH)
  Data Path Delay:      1.300ns (Levels of Logic = 1)
  Source Clock:         clk_133m rising at 0.000ns

  Minimum Data Path at Fast Process Corner: rbcp_reg/regX94Data_1 to drs_sampfreq_TenMreg_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y111.BQ     Tcko                  0.198   rbcp_reg/regX94Data<3>
                                                       rbcp_reg/regX94Data_1
    SLICE_X23Y112.A3     net (fanout=5)        0.582   rbcp_reg/regX94Data<1>
    SLICE_X23Y112.A      Tilo                  0.156   rst_refclk
                                                       rst_refclk_DRS_SAMP_FREQ[1]_AND_815_o1
    SLICE_X24Y113.CLK    net (fanout=2)        0.364   rst_refclk_DRS_SAMP_FREQ[1]_AND_815_o
    -------------------------------------------------  ---------------------------
    Total                                      1.300ns (0.354ns logic, 0.946ns route)
                                                       (27.2% logic, 72.8% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_drs_sampfreq_TenMreg_0_LDC = MAXDELAY TO TIMEGRP       
  "TO_drs_sampfreq_TenMreg_0_LDC" TS_dcm_extclk_clk180 DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   3.154ns.
--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_TenMreg_0_LDC (SLICE_X19Y119.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  96.846ns (requirement - data path)
  Source:               rst_refclk (FF)
  Destination:          drs_sampfreq_TenMreg_0_LDC (LATCH)
  Requirement:          100.000ns
  Data Path Delay:      3.154ns (Levels of Logic = 1)
  Source Clock:         pps rising

  Maximum Data Path at Slow Process Corner: rst_refclk to drs_sampfreq_TenMreg_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y112.AQ     Tcko                  0.391   rst_refclk
                                                       rst_refclk
    SLICE_X19Y119.A4     net (fanout=12)       1.587   rst_refclk
    SLICE_X19Y119.A      Tilo                  0.259   drs_sampfreq_TenMreg_0_LDC
                                                       rst_refclk_DRS_SAMP_FREQ[0]_AND_817_o1
    SLICE_X19Y119.CLK    net (fanout=2)        0.917   rst_refclk_DRS_SAMP_FREQ[0]_AND_817_o
    -------------------------------------------------  ---------------------------
    Total                                      3.154ns (0.650ns logic, 2.504ns route)
                                                       (20.6% logic, 79.4% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  97.001ns (requirement - data path)
  Source:               rbcp_reg/regX94Data_0 (FF)
  Destination:          drs_sampfreq_TenMreg_0_LDC (LATCH)
  Requirement:          100.000ns
  Data Path Delay:      2.999ns (Levels of Logic = 1)
  Source Clock:         clk_133m rising at 0.000ns

  Maximum Data Path at Slow Process Corner: rbcp_reg/regX94Data_0 to drs_sampfreq_TenMreg_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y111.AQ     Tcko                  0.391   rbcp_reg/regX94Data<3>
                                                       rbcp_reg/regX94Data_0
    SLICE_X19Y119.A3     net (fanout=5)        1.432   rbcp_reg/regX94Data<0>
    SLICE_X19Y119.A      Tilo                  0.259   drs_sampfreq_TenMreg_0_LDC
                                                       rst_refclk_DRS_SAMP_FREQ[0]_AND_817_o1
    SLICE_X19Y119.CLK    net (fanout=2)        0.917   rst_refclk_DRS_SAMP_FREQ[0]_AND_817_o
    -------------------------------------------------  ---------------------------
    Total                                      2.999ns (0.650ns logic, 2.349ns route)
                                                       (21.7% logic, 78.3% route)

--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_TenMreg_0_LDC (SLICE_X19Y119.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    96.947ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rst_refclk (FF)
  Destination:          drs_sampfreq_TenMreg_0_LDC (LATCH)
  Requirement:          100.000ns
  Data Path Delay:      3.053ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         pps rising
  Destination Clock:    rst_refclk_DRS_SAMP_FREQ[0]_AND_817_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: rst_refclk to drs_sampfreq_TenMreg_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y112.AQ     Tcko                  0.391   rst_refclk
                                                       rst_refclk
    SLICE_X19Y119.A4     net (fanout=12)       1.587   rst_refclk
    SLICE_X19Y119.AMUX   Tilo                  0.313   drs_sampfreq_TenMreg_0_LDC
                                                       rst_refclk_DRS_SAMP_FREQ[0]_AND_818_o1
    SLICE_X19Y119.SR     net (fanout=2)        0.482   rst_refclk_DRS_SAMP_FREQ[0]_AND_818_o
    SLICE_X19Y119.CLK    Trck                  0.280   drs_sampfreq_TenMreg_0_LDC
                                                       drs_sampfreq_TenMreg_0_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.053ns (0.984ns logic, 2.069ns route)
                                                       (32.2% logic, 67.8% route)

--------------------------------------------------------------------------------
Slack (setup paths):    97.102ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rbcp_reg/regX94Data_0 (FF)
  Destination:          drs_sampfreq_TenMreg_0_LDC (LATCH)
  Requirement:          100.000ns
  Data Path Delay:      2.898ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_133m rising at 0.000ns
  Destination Clock:    rst_refclk_DRS_SAMP_FREQ[0]_AND_817_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: rbcp_reg/regX94Data_0 to drs_sampfreq_TenMreg_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y111.AQ     Tcko                  0.391   rbcp_reg/regX94Data<3>
                                                       rbcp_reg/regX94Data_0
    SLICE_X19Y119.A3     net (fanout=5)        1.432   rbcp_reg/regX94Data<0>
    SLICE_X19Y119.AMUX   Tilo                  0.313   drs_sampfreq_TenMreg_0_LDC
                                                       rst_refclk_DRS_SAMP_FREQ[0]_AND_818_o1
    SLICE_X19Y119.SR     net (fanout=2)        0.482   rst_refclk_DRS_SAMP_FREQ[0]_AND_818_o
    SLICE_X19Y119.CLK    Trck                  0.280   drs_sampfreq_TenMreg_0_LDC
                                                       drs_sampfreq_TenMreg_0_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.898ns (0.984ns logic, 1.914ns route)
                                                       (34.0% logic, 66.0% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_drs_sampfreq_TenMreg_0_LDC = MAXDELAY TO TIMEGRP         "TO_drs_sampfreq_TenMreg_0_LDC" TS_dcm_extclk_clk180 DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_TenMreg_0_LDC (SLICE_X19Y119.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.732ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rbcp_reg/regX94Data_0 (FF)
  Destination:          drs_sampfreq_TenMreg_0_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.732ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_133m rising at 0.000ns
  Destination Clock:    rst_refclk_DRS_SAMP_FREQ[0]_AND_817_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rbcp_reg/regX94Data_0 to drs_sampfreq_TenMreg_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y111.AQ     Tcko                  0.198   rbcp_reg/regX94Data<3>
                                                       rbcp_reg/regX94Data_0
    SLICE_X19Y119.A3     net (fanout=5)        0.875   rbcp_reg/regX94Data<0>
    SLICE_X19Y119.AMUX   Tilo                  0.203   drs_sampfreq_TenMreg_0_LDC
                                                       rst_refclk_DRS_SAMP_FREQ[0]_AND_818_o1
    SLICE_X19Y119.SR     net (fanout=2)        0.301   rst_refclk_DRS_SAMP_FREQ[0]_AND_818_o
    SLICE_X19Y119.CLK    Tremck      (-Th)    -0.155   drs_sampfreq_TenMreg_0_LDC
                                                       drs_sampfreq_TenMreg_0_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.732ns (0.556ns logic, 1.176ns route)
                                                       (32.1% logic, 67.9% route)
--------------------------------------------------------------------------------
Slack (hold path):      1.798ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rst_refclk (FF)
  Destination:          drs_sampfreq_TenMreg_0_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.798ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         pps rising
  Destination Clock:    rst_refclk_DRS_SAMP_FREQ[0]_AND_817_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rst_refclk to drs_sampfreq_TenMreg_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y112.AQ     Tcko                  0.198   rst_refclk
                                                       rst_refclk
    SLICE_X19Y119.A4     net (fanout=12)       0.941   rst_refclk
    SLICE_X19Y119.AMUX   Tilo                  0.203   drs_sampfreq_TenMreg_0_LDC
                                                       rst_refclk_DRS_SAMP_FREQ[0]_AND_818_o1
    SLICE_X19Y119.SR     net (fanout=2)        0.301   rst_refclk_DRS_SAMP_FREQ[0]_AND_818_o
    SLICE_X19Y119.CLK    Tremck      (-Th)    -0.155   drs_sampfreq_TenMreg_0_LDC
                                                       drs_sampfreq_TenMreg_0_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.798ns (0.556ns logic, 1.242ns route)
                                                       (30.9% logic, 69.1% route)
--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_TenMreg_0_LDC (SLICE_X19Y119.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.728ns (data path)
  Source:               rbcp_reg/regX94Data_0 (FF)
  Destination:          drs_sampfreq_TenMreg_0_LDC (LATCH)
  Data Path Delay:      1.728ns (Levels of Logic = 1)
  Source Clock:         clk_133m rising at 0.000ns

  Minimum Data Path at Fast Process Corner: rbcp_reg/regX94Data_0 to drs_sampfreq_TenMreg_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y111.AQ     Tcko                  0.198   rbcp_reg/regX94Data<3>
                                                       rbcp_reg/regX94Data_0
    SLICE_X19Y119.A3     net (fanout=5)        0.875   rbcp_reg/regX94Data<0>
    SLICE_X19Y119.A      Tilo                  0.156   drs_sampfreq_TenMreg_0_LDC
                                                       rst_refclk_DRS_SAMP_FREQ[0]_AND_817_o1
    SLICE_X19Y119.CLK    net (fanout=2)        0.499   rst_refclk_DRS_SAMP_FREQ[0]_AND_817_o
    -------------------------------------------------  ---------------------------
    Total                                      1.728ns (0.354ns logic, 1.374ns route)
                                                       (20.5% logic, 79.5% route)
--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_TenMreg_0_LDC (SLICE_X19Y119.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.794ns (data path)
  Source:               rst_refclk (FF)
  Destination:          drs_sampfreq_TenMreg_0_LDC (LATCH)
  Data Path Delay:      1.794ns (Levels of Logic = 1)
  Source Clock:         pps rising

  Minimum Data Path at Fast Process Corner: rst_refclk to drs_sampfreq_TenMreg_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y112.AQ     Tcko                  0.198   rst_refclk
                                                       rst_refclk
    SLICE_X19Y119.A4     net (fanout=12)       0.941   rst_refclk
    SLICE_X19Y119.A      Tilo                  0.156   drs_sampfreq_TenMreg_0_LDC
                                                       rst_refclk_DRS_SAMP_FREQ[0]_AND_817_o1
    SLICE_X19Y119.CLK    net (fanout=2)        0.499   rst_refclk_DRS_SAMP_FREQ[0]_AND_817_o
    -------------------------------------------------  ---------------------------
    Total                                      1.794ns (0.354ns logic, 1.440ns route)
                                                       (19.7% logic, 80.3% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_trig_offset_reg_0_LDC = MAXDELAY TO TIMEGRP 
"TO_trig_offset_reg_0_LDC"         TS_dcm_v5_clkout0 DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   5.831ns.
--------------------------------------------------------------------------------

Paths for end point trig_offset_reg_0_LDC (SLICE_X78Y94.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    1.668ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rst_read_sync (FF)
  Destination:          trig_offset_reg_0_LDC (LATCH)
  Requirement:          7.499ns
  Data Path Delay:      5.831ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_read_TRIGGER_FREQ_OFFSET[0]_AND_849_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: rst_read_sync to trig_offset_reg_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y108.AQ     Tcko                  0.391   rst_read_sync
                                                       rst_read_sync
    SLICE_X79Y94.C5      net (fanout=601)      4.079   rst_read_sync
    SLICE_X79Y94.CMUX    Tilo                  0.313   trig_offset_reg_0_C_0
                                                       rst_read_TRIGGER_FREQ_OFFSET[0]_AND_850_o1
    SLICE_X78Y94.SR      net (fanout=2)        0.819   rst_read_TRIGGER_FREQ_OFFSET[0]_AND_850_o
    SLICE_X78Y94.CLK     Trck                  0.229   trig_offset_reg_0_LDC
                                                       trig_offset_reg_0_LDC
    -------------------------------------------------  ---------------------------
    Total                                      5.831ns (0.933ns logic, 4.898ns route)
                                                       (16.0% logic, 84.0% route)

--------------------------------------------------------------------------------
Slack (setup paths):    3.694ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rbcp_reg/regXCEData_0 (FF)
  Destination:          trig_offset_reg_0_LDC (LATCH)
  Requirement:          7.499ns
  Data Path Delay:      3.805ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_133m rising at 0.000ns
  Destination Clock:    rst_read_TRIGGER_FREQ_OFFSET[0]_AND_849_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: rbcp_reg/regXCEData_0 to trig_offset_reg_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X65Y97.AQ      Tcko                  0.391   rbcp_reg/regXCEData<3>
                                                       rbcp_reg/regXCEData_0
    SLICE_X79Y94.C4      net (fanout=4)        2.053   rbcp_reg/regXCEData<0>
    SLICE_X79Y94.CMUX    Tilo                  0.313   trig_offset_reg_0_C_0
                                                       rst_read_TRIGGER_FREQ_OFFSET[0]_AND_850_o1
    SLICE_X78Y94.SR      net (fanout=2)        0.819   rst_read_TRIGGER_FREQ_OFFSET[0]_AND_850_o
    SLICE_X78Y94.CLK     Trck                  0.229   trig_offset_reg_0_LDC
                                                       trig_offset_reg_0_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.805ns (0.933ns logic, 2.872ns route)
                                                       (24.5% logic, 75.5% route)

--------------------------------------------------------------------------------

Paths for end point trig_offset_reg_0_LDC (SLICE_X78Y94.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  2.463ns (requirement - data path)
  Source:               rst_read_sync (FF)
  Destination:          trig_offset_reg_0_LDC (LATCH)
  Requirement:          7.499ns
  Data Path Delay:      5.036ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: rst_read_sync to trig_offset_reg_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y108.AQ     Tcko                  0.391   rst_read_sync
                                                       rst_read_sync
    SLICE_X79Y94.C5      net (fanout=601)      4.079   rst_read_sync
    SLICE_X79Y94.C       Tilo                  0.259   trig_offset_reg_0_C_0
                                                       rst_read_TRIGGER_FREQ_OFFSET[0]_AND_849_o1
    SLICE_X78Y94.CLK     net (fanout=2)        0.307   rst_read_TRIGGER_FREQ_OFFSET[0]_AND_849_o
    -------------------------------------------------  ---------------------------
    Total                                      5.036ns (0.650ns logic, 4.386ns route)
                                                       (12.9% logic, 87.1% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  4.489ns (requirement - data path)
  Source:               rbcp_reg/regXCEData_0 (FF)
  Destination:          trig_offset_reg_0_LDC (LATCH)
  Requirement:          7.499ns
  Data Path Delay:      3.010ns (Levels of Logic = 1)
  Source Clock:         clk_133m rising at 0.000ns

  Maximum Data Path at Slow Process Corner: rbcp_reg/regXCEData_0 to trig_offset_reg_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X65Y97.AQ      Tcko                  0.391   rbcp_reg/regXCEData<3>
                                                       rbcp_reg/regXCEData_0
    SLICE_X79Y94.C4      net (fanout=4)        2.053   rbcp_reg/regXCEData<0>
    SLICE_X79Y94.C       Tilo                  0.259   trig_offset_reg_0_C_0
                                                       rst_read_TRIGGER_FREQ_OFFSET[0]_AND_849_o1
    SLICE_X78Y94.CLK     net (fanout=2)        0.307   rst_read_TRIGGER_FREQ_OFFSET[0]_AND_849_o
    -------------------------------------------------  ---------------------------
    Total                                      3.010ns (0.650ns logic, 2.360ns route)
                                                       (21.6% logic, 78.4% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_trig_offset_reg_0_LDC = MAXDELAY TO TIMEGRP "TO_trig_offset_reg_0_LDC"         TS_dcm_v5_clkout0 DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point trig_offset_reg_0_LDC (SLICE_X78Y94.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      2.156ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rbcp_reg/regXCEData_0 (FF)
  Destination:          trig_offset_reg_0_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      2.156ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_133m rising at 0.000ns
  Destination Clock:    rst_read_TRIGGER_FREQ_OFFSET[0]_AND_849_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rbcp_reg/regXCEData_0 to trig_offset_reg_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X65Y97.AQ      Tcko                  0.198   rbcp_reg/regXCEData<3>
                                                       rbcp_reg/regXCEData_0
    SLICE_X79Y94.C4      net (fanout=4)        1.234   rbcp_reg/regXCEData<0>
    SLICE_X79Y94.CMUX    Tilo                  0.203   trig_offset_reg_0_C_0
                                                       rst_read_TRIGGER_FREQ_OFFSET[0]_AND_850_o1
    SLICE_X78Y94.SR      net (fanout=2)        0.427   rst_read_TRIGGER_FREQ_OFFSET[0]_AND_850_o
    SLICE_X78Y94.CLK     Tremck      (-Th)    -0.094   trig_offset_reg_0_LDC
                                                       trig_offset_reg_0_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.156ns (0.495ns logic, 1.661ns route)
                                                       (23.0% logic, 77.0% route)
--------------------------------------------------------------------------------
Slack (hold path):      3.520ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rst_read_sync (FF)
  Destination:          trig_offset_reg_0_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      3.520ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_read_TRIGGER_FREQ_OFFSET[0]_AND_849_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rst_read_sync to trig_offset_reg_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y108.AQ     Tcko                  0.198   rst_read_sync
                                                       rst_read_sync
    SLICE_X79Y94.C5      net (fanout=601)      2.598   rst_read_sync
    SLICE_X79Y94.CMUX    Tilo                  0.203   trig_offset_reg_0_C_0
                                                       rst_read_TRIGGER_FREQ_OFFSET[0]_AND_850_o1
    SLICE_X78Y94.SR      net (fanout=2)        0.427   rst_read_TRIGGER_FREQ_OFFSET[0]_AND_850_o
    SLICE_X78Y94.CLK     Tremck      (-Th)    -0.094   trig_offset_reg_0_LDC
                                                       trig_offset_reg_0_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.520ns (0.495ns logic, 3.025ns route)
                                                       (14.1% logic, 85.9% route)
--------------------------------------------------------------------------------

Paths for end point trig_offset_reg_0_LDC (SLICE_X78Y94.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.750ns (data path)
  Source:               rbcp_reg/regXCEData_0 (FF)
  Destination:          trig_offset_reg_0_LDC (LATCH)
  Data Path Delay:      1.750ns (Levels of Logic = 1)
  Source Clock:         clk_133m rising at 0.000ns

  Minimum Data Path at Fast Process Corner: rbcp_reg/regXCEData_0 to trig_offset_reg_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X65Y97.AQ      Tcko                  0.198   rbcp_reg/regXCEData<3>
                                                       rbcp_reg/regXCEData_0
    SLICE_X79Y94.C4      net (fanout=4)        1.234   rbcp_reg/regXCEData<0>
    SLICE_X79Y94.C       Tilo                  0.156   trig_offset_reg_0_C_0
                                                       rst_read_TRIGGER_FREQ_OFFSET[0]_AND_849_o1
    SLICE_X78Y94.CLK     net (fanout=2)        0.162   rst_read_TRIGGER_FREQ_OFFSET[0]_AND_849_o
    -------------------------------------------------  ---------------------------
    Total                                      1.750ns (0.354ns logic, 1.396ns route)
                                                       (20.2% logic, 79.8% route)
--------------------------------------------------------------------------------

Paths for end point trig_offset_reg_0_LDC (SLICE_X78Y94.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   3.114ns (data path)
  Source:               rst_read_sync (FF)
  Destination:          trig_offset_reg_0_LDC (LATCH)
  Data Path Delay:      3.114ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: rst_read_sync to trig_offset_reg_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y108.AQ     Tcko                  0.198   rst_read_sync
                                                       rst_read_sync
    SLICE_X79Y94.C5      net (fanout=601)      2.598   rst_read_sync
    SLICE_X79Y94.C       Tilo                  0.156   trig_offset_reg_0_C_0
                                                       rst_read_TRIGGER_FREQ_OFFSET[0]_AND_849_o1
    SLICE_X78Y94.CLK     net (fanout=2)        0.162   rst_read_TRIGGER_FREQ_OFFSET[0]_AND_849_o
    -------------------------------------------------  ---------------------------
    Total                                      3.114ns (0.354ns logic, 2.760ns route)
                                                       (11.4% logic, 88.6% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_drs_cfifo_progfull_ir_LDC = MAXDELAY TO TIMEGRP        
 "TO_drs_cfifo_progfull_ir_LDC" TS_dcm_v5_clkout1 DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   3.771ns.
--------------------------------------------------------------------------------

Paths for end point drs_cfifo_progfull_ir_LDC (SLICE_X68Y112.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    11.229ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rst_read_sync (FF)
  Destination:          drs_cfifo_progfull_ir_LDC (LATCH)
  Requirement:          15.000ns
  Data Path Delay:      3.771ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_read_drs_cfifo_progfull_AND_855_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: rst_read_sync to drs_cfifo_progfull_ir_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y108.AQ     Tcko                  0.391   rst_read_sync
                                                       rst_read_sync
    SLICE_X69Y112.A5     net (fanout=601)      2.368   rst_read_sync
    SLICE_X69Y112.AMUX   Tilo                  0.313   drs_cfifo_progfull_ir_C
                                                       rst_read_drs_cfifo_progfull_AND_856_o1
    SLICE_X68Y112.SR     net (fanout=2)        0.469   rst_read_drs_cfifo_progfull_AND_856_o
    SLICE_X68Y112.CLK    Trck                  0.230   drs_cfifo_progfull_ir_LDC
                                                       drs_cfifo_progfull_ir_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.771ns (0.934ns logic, 2.837ns route)
                                                       (24.8% logic, 75.2% route)

--------------------------------------------------------------------------------
Slack (setup paths):    11.296ns (requirement - (data path - clock path skew + uncertainty))
  Source:               counter_read/counter_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i (FF)
  Destination:          drs_cfifo_progfull_ir_LDC (LATCH)
  Requirement:          15.000ns
  Data Path Delay:      3.704ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_read_drs_cfifo_progfull_AND_855_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: counter_read/counter_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i to drs_cfifo_progfull_ir_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X84Y96.CQ      Tcko                  0.408   cfifo_progfull
                                                       counter_read/counter_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i
    SLICE_X69Y112.A4     net (fanout=4)        2.284   cfifo_progfull
    SLICE_X69Y112.AMUX   Tilo                  0.313   drs_cfifo_progfull_ir_C
                                                       rst_read_drs_cfifo_progfull_AND_856_o1
    SLICE_X68Y112.SR     net (fanout=2)        0.469   rst_read_drs_cfifo_progfull_AND_856_o
    SLICE_X68Y112.CLK    Trck                  0.230   drs_cfifo_progfull_ir_LDC
                                                       drs_cfifo_progfull_ir_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.704ns (0.951ns logic, 2.753ns route)
                                                       (25.7% logic, 74.3% route)

--------------------------------------------------------------------------------

Paths for end point drs_cfifo_progfull_ir_LDC (SLICE_X68Y112.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  11.301ns (requirement - data path)
  Source:               rst_read_sync (FF)
  Destination:          drs_cfifo_progfull_ir_LDC (LATCH)
  Requirement:          15.000ns
  Data Path Delay:      3.699ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: rst_read_sync to drs_cfifo_progfull_ir_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y108.AQ     Tcko                  0.391   rst_read_sync
                                                       rst_read_sync
    SLICE_X69Y112.A5     net (fanout=601)      2.368   rst_read_sync
    SLICE_X69Y112.A      Tilo                  0.259   drs_cfifo_progfull_ir_C
                                                       rst_read_drs_cfifo_progfull_AND_855_o1
    SLICE_X68Y112.CLK    net (fanout=2)        0.681   rst_read_drs_cfifo_progfull_AND_855_o
    -------------------------------------------------  ---------------------------
    Total                                      3.699ns (0.650ns logic, 3.049ns route)
                                                       (17.6% logic, 82.4% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  11.368ns (requirement - data path)
  Source:               counter_read/counter_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i (FF)
  Destination:          drs_cfifo_progfull_ir_LDC (LATCH)
  Requirement:          15.000ns
  Data Path Delay:      3.632ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: counter_read/counter_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i to drs_cfifo_progfull_ir_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X84Y96.CQ      Tcko                  0.408   cfifo_progfull
                                                       counter_read/counter_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i
    SLICE_X69Y112.A4     net (fanout=4)        2.284   cfifo_progfull
    SLICE_X69Y112.A      Tilo                  0.259   drs_cfifo_progfull_ir_C
                                                       rst_read_drs_cfifo_progfull_AND_855_o1
    SLICE_X68Y112.CLK    net (fanout=2)        0.681   rst_read_drs_cfifo_progfull_AND_855_o
    -------------------------------------------------  ---------------------------
    Total                                      3.632ns (0.667ns logic, 2.965ns route)
                                                       (18.4% logic, 81.6% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_drs_cfifo_progfull_ir_LDC = MAXDELAY TO TIMEGRP         "TO_drs_cfifo_progfull_ir_LDC" TS_dcm_v5_clkout1 DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point drs_cfifo_progfull_ir_LDC (SLICE_X68Y112.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      2.185ns (requirement - (clock path skew + uncertainty - data path))
  Source:               counter_read/counter_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i (FF)
  Destination:          drs_cfifo_progfull_ir_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      2.185ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_read_drs_cfifo_progfull_AND_855_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: counter_read/counter_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i to drs_cfifo_progfull_ir_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X84Y96.CQ      Tcko                  0.200   cfifo_progfull
                                                       counter_read/counter_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i
    SLICE_X69Y112.A4     net (fanout=4)        1.387   cfifo_progfull
    SLICE_X69Y112.AMUX   Tilo                  0.203   drs_cfifo_progfull_ir_C
                                                       rst_read_drs_cfifo_progfull_AND_856_o1
    SLICE_X68Y112.SR     net (fanout=2)        0.288   rst_read_drs_cfifo_progfull_AND_856_o
    SLICE_X68Y112.CLK    Tremck      (-Th)    -0.107   drs_cfifo_progfull_ir_LDC
                                                       drs_cfifo_progfull_ir_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.185ns (0.510ns logic, 1.675ns route)
                                                       (23.3% logic, 76.7% route)
--------------------------------------------------------------------------------
Slack (hold path):      2.235ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rst_read_sync (FF)
  Destination:          drs_cfifo_progfull_ir_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      2.235ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_read_drs_cfifo_progfull_AND_855_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rst_read_sync to drs_cfifo_progfull_ir_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y108.AQ     Tcko                  0.198   rst_read_sync
                                                       rst_read_sync
    SLICE_X69Y112.A5     net (fanout=601)      1.439   rst_read_sync
    SLICE_X69Y112.AMUX   Tilo                  0.203   drs_cfifo_progfull_ir_C
                                                       rst_read_drs_cfifo_progfull_AND_856_o1
    SLICE_X68Y112.SR     net (fanout=2)        0.288   rst_read_drs_cfifo_progfull_AND_856_o
    SLICE_X68Y112.CLK    Tremck      (-Th)    -0.107   drs_cfifo_progfull_ir_LDC
                                                       drs_cfifo_progfull_ir_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.235ns (0.508ns logic, 1.727ns route)
                                                       (22.7% logic, 77.3% route)
--------------------------------------------------------------------------------

Paths for end point drs_cfifo_progfull_ir_LDC (SLICE_X68Y112.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.097ns (data path)
  Source:               counter_read/counter_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i (FF)
  Destination:          drs_cfifo_progfull_ir_LDC (LATCH)
  Data Path Delay:      2.097ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: counter_read/counter_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i to drs_cfifo_progfull_ir_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X84Y96.CQ      Tcko                  0.200   cfifo_progfull
                                                       counter_read/counter_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i
    SLICE_X69Y112.A4     net (fanout=4)        1.387   cfifo_progfull
    SLICE_X69Y112.A      Tilo                  0.156   drs_cfifo_progfull_ir_C
                                                       rst_read_drs_cfifo_progfull_AND_855_o1
    SLICE_X68Y112.CLK    net (fanout=2)        0.354   rst_read_drs_cfifo_progfull_AND_855_o
    -------------------------------------------------  ---------------------------
    Total                                      2.097ns (0.356ns logic, 1.741ns route)
                                                       (17.0% logic, 83.0% route)
--------------------------------------------------------------------------------

Paths for end point drs_cfifo_progfull_ir_LDC (SLICE_X68Y112.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.147ns (data path)
  Source:               rst_read_sync (FF)
  Destination:          drs_cfifo_progfull_ir_LDC (LATCH)
  Data Path Delay:      2.147ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: rst_read_sync to drs_cfifo_progfull_ir_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y108.AQ     Tcko                  0.198   rst_read_sync
                                                       rst_read_sync
    SLICE_X69Y112.A5     net (fanout=601)      1.439   rst_read_sync
    SLICE_X69Y112.A      Tilo                  0.156   drs_cfifo_progfull_ir_C
                                                       rst_read_drs_cfifo_progfull_AND_855_o1
    SLICE_X68Y112.CLK    net (fanout=2)        0.354   rst_read_drs_cfifo_progfull_AND_855_o
    -------------------------------------------------  ---------------------------
    Total                                      2.147ns (0.354ns logic, 1.793ns route)
                                                       (16.5% logic, 83.5% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_drs_dfifo_progfull_ir_0_LDC = MAXDELAY TO TIMEGRP      
   "TO_drs_dfifo_progfull_ir_0_LDC" TS_dcm_v5_clkout1 DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   3.865ns.
--------------------------------------------------------------------------------

Paths for end point drs_dfifo_progfull_ir_0_LDC (SLICE_X56Y125.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    11.135ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rst_read_sync (FF)
  Destination:          drs_dfifo_progfull_ir_0_LDC (LATCH)
  Requirement:          15.000ns
  Data Path Delay:      3.865ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_read_drs_dfifo_progfull[0]_AND_871_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: rst_read_sync to drs_dfifo_progfull_ir_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y108.AQ     Tcko                  0.391   rst_read_sync
                                                       rst_read_sync
    SLICE_X57Y125.B5     net (fanout=601)      2.629   rst_read_sync
    SLICE_X57Y125.BMUX   Tilo                  0.313   drs_dfifo_progfull_ir_0_C_0
                                                       rst_read_drs_dfifo_progfull[0]_AND_872_o1
    SLICE_X56Y125.SR     net (fanout=2)        0.302   rst_read_drs_dfifo_progfull[0]_AND_872_o
    SLICE_X56Y125.CLK    Trck                  0.230   drs_dfifo_progfull_ir_0_LDC
                                                       drs_dfifo_progfull_ir_0_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.865ns (0.934ns logic, 2.931ns route)
                                                       (24.2% logic, 75.8% route)

--------------------------------------------------------------------------------
Slack (setup paths):    12.840ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DRS_READ_GEN[0].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i (FF)
  Destination:          drs_dfifo_progfull_ir_0_LDC (LATCH)
  Requirement:          15.000ns
  Data Path Delay:      2.160ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_read_drs_dfifo_progfull[0]_AND_871_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: DRS_READ_GEN[0].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i to drs_dfifo_progfull_ir_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X58Y120.AQ     Tcko                  0.447   dfifo_progfull<0>
                                                       DRS_READ_GEN[0].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i
    SLICE_X57Y125.B1     net (fanout=4)        0.868   dfifo_progfull<0>
    SLICE_X57Y125.BMUX   Tilo                  0.313   drs_dfifo_progfull_ir_0_C_0
                                                       rst_read_drs_dfifo_progfull[0]_AND_872_o1
    SLICE_X56Y125.SR     net (fanout=2)        0.302   rst_read_drs_dfifo_progfull[0]_AND_872_o
    SLICE_X56Y125.CLK    Trck                  0.230   drs_dfifo_progfull_ir_0_LDC
                                                       drs_dfifo_progfull_ir_0_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.160ns (0.990ns logic, 1.170ns route)
                                                       (45.8% logic, 54.2% route)

--------------------------------------------------------------------------------

Paths for end point drs_dfifo_progfull_ir_0_LDC (SLICE_X56Y125.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  11.414ns (requirement - data path)
  Source:               rst_read_sync (FF)
  Destination:          drs_dfifo_progfull_ir_0_LDC (LATCH)
  Requirement:          15.000ns
  Data Path Delay:      3.586ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: rst_read_sync to drs_dfifo_progfull_ir_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y108.AQ     Tcko                  0.391   rst_read_sync
                                                       rst_read_sync
    SLICE_X57Y125.B5     net (fanout=601)      2.629   rst_read_sync
    SLICE_X57Y125.B      Tilo                  0.259   drs_dfifo_progfull_ir_0_C_0
                                                       rst_read_drs_dfifo_progfull[0]_AND_871_o1
    SLICE_X56Y125.CLK    net (fanout=2)        0.307   rst_read_drs_dfifo_progfull[0]_AND_871_o
    -------------------------------------------------  ---------------------------
    Total                                      3.586ns (0.650ns logic, 2.936ns route)
                                                       (18.1% logic, 81.9% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  13.119ns (requirement - data path)
  Source:               DRS_READ_GEN[0].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i (FF)
  Destination:          drs_dfifo_progfull_ir_0_LDC (LATCH)
  Requirement:          15.000ns
  Data Path Delay:      1.881ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: DRS_READ_GEN[0].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i to drs_dfifo_progfull_ir_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X58Y120.AQ     Tcko                  0.447   dfifo_progfull<0>
                                                       DRS_READ_GEN[0].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i
    SLICE_X57Y125.B1     net (fanout=4)        0.868   dfifo_progfull<0>
    SLICE_X57Y125.B      Tilo                  0.259   drs_dfifo_progfull_ir_0_C_0
                                                       rst_read_drs_dfifo_progfull[0]_AND_871_o1
    SLICE_X56Y125.CLK    net (fanout=2)        0.307   rst_read_drs_dfifo_progfull[0]_AND_871_o
    -------------------------------------------------  ---------------------------
    Total                                      1.881ns (0.706ns logic, 1.175ns route)
                                                       (37.5% logic, 62.5% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_drs_dfifo_progfull_ir_0_LDC = MAXDELAY TO TIMEGRP         "TO_drs_dfifo_progfull_ir_0_LDC" TS_dcm_v5_clkout1 DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point drs_dfifo_progfull_ir_0_LDC (SLICE_X56Y125.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.236ns (requirement - (clock path skew + uncertainty - data path))
  Source:               DRS_READ_GEN[0].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i (FF)
  Destination:          drs_dfifo_progfull_ir_0_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.236ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_read_drs_dfifo_progfull[0]_AND_871_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: DRS_READ_GEN[0].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i to drs_dfifo_progfull_ir_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X58Y120.AQ     Tcko                  0.234   dfifo_progfull<0>
                                                       DRS_READ_GEN[0].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i
    SLICE_X57Y125.B1     net (fanout=4)        0.533   dfifo_progfull<0>
    SLICE_X57Y125.BMUX   Tilo                  0.203   drs_dfifo_progfull_ir_0_C_0
                                                       rst_read_drs_dfifo_progfull[0]_AND_872_o1
    SLICE_X56Y125.SR     net (fanout=2)        0.159   rst_read_drs_dfifo_progfull[0]_AND_872_o
    SLICE_X56Y125.CLK    Tremck      (-Th)    -0.107   drs_dfifo_progfull_ir_0_LDC
                                                       drs_dfifo_progfull_ir_0_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.236ns (0.544ns logic, 0.692ns route)
                                                       (44.0% logic, 56.0% route)
--------------------------------------------------------------------------------
Slack (hold path):      2.297ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rst_read_sync (FF)
  Destination:          drs_dfifo_progfull_ir_0_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      2.297ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_read_drs_dfifo_progfull[0]_AND_871_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rst_read_sync to drs_dfifo_progfull_ir_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y108.AQ     Tcko                  0.198   rst_read_sync
                                                       rst_read_sync
    SLICE_X57Y125.B5     net (fanout=601)      1.630   rst_read_sync
    SLICE_X57Y125.BMUX   Tilo                  0.203   drs_dfifo_progfull_ir_0_C_0
                                                       rst_read_drs_dfifo_progfull[0]_AND_872_o1
    SLICE_X56Y125.SR     net (fanout=2)        0.159   rst_read_drs_dfifo_progfull[0]_AND_872_o
    SLICE_X56Y125.CLK    Tremck      (-Th)    -0.107   drs_dfifo_progfull_ir_0_LDC
                                                       drs_dfifo_progfull_ir_0_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.297ns (0.508ns logic, 1.789ns route)
                                                       (22.1% logic, 77.9% route)
--------------------------------------------------------------------------------

Paths for end point drs_dfifo_progfull_ir_0_LDC (SLICE_X56Y125.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.085ns (data path)
  Source:               DRS_READ_GEN[0].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i (FF)
  Destination:          drs_dfifo_progfull_ir_0_LDC (LATCH)
  Data Path Delay:      1.085ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: DRS_READ_GEN[0].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i to drs_dfifo_progfull_ir_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X58Y120.AQ     Tcko                  0.234   dfifo_progfull<0>
                                                       DRS_READ_GEN[0].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i
    SLICE_X57Y125.B1     net (fanout=4)        0.533   dfifo_progfull<0>
    SLICE_X57Y125.B      Tilo                  0.156   drs_dfifo_progfull_ir_0_C_0
                                                       rst_read_drs_dfifo_progfull[0]_AND_871_o1
    SLICE_X56Y125.CLK    net (fanout=2)        0.162   rst_read_drs_dfifo_progfull[0]_AND_871_o
    -------------------------------------------------  ---------------------------
    Total                                      1.085ns (0.390ns logic, 0.695ns route)
                                                       (35.9% logic, 64.1% route)
--------------------------------------------------------------------------------

Paths for end point drs_dfifo_progfull_ir_0_LDC (SLICE_X56Y125.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.146ns (data path)
  Source:               rst_read_sync (FF)
  Destination:          drs_dfifo_progfull_ir_0_LDC (LATCH)
  Data Path Delay:      2.146ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: rst_read_sync to drs_dfifo_progfull_ir_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y108.AQ     Tcko                  0.198   rst_read_sync
                                                       rst_read_sync
    SLICE_X57Y125.B5     net (fanout=601)      1.630   rst_read_sync
    SLICE_X57Y125.B      Tilo                  0.156   drs_dfifo_progfull_ir_0_C_0
                                                       rst_read_drs_dfifo_progfull[0]_AND_871_o1
    SLICE_X56Y125.CLK    net (fanout=2)        0.162   rst_read_drs_dfifo_progfull[0]_AND_871_o
    -------------------------------------------------  ---------------------------
    Total                                      2.146ns (0.354ns logic, 1.792ns route)
                                                       (16.5% logic, 83.5% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_drs_dfifo_progfull_ir_3_LDC = MAXDELAY TO TIMEGRP      
   "TO_drs_dfifo_progfull_ir_3_LDC" TS_dcm_v5_clkout1 DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   5.270ns.
--------------------------------------------------------------------------------

Paths for end point drs_dfifo_progfull_ir_3_LDC (SLICE_X35Y129.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    9.730ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rst_read_sync (FF)
  Destination:          drs_dfifo_progfull_ir_3_LDC (LATCH)
  Requirement:          15.000ns
  Data Path Delay:      5.270ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_read_drs_dfifo_progfull[3]_AND_865_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: rst_read_sync to drs_dfifo_progfull_ir_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y108.AQ     Tcko                  0.391   rst_read_sync
                                                       rst_read_sync
    SLICE_X34Y129.B2     net (fanout=601)      4.018   rst_read_sync
    SLICE_X34Y129.BMUX   Tilo                  0.251   drs_dfifo_progfull_ir_3_C_3
                                                       rst_read_drs_dfifo_progfull[3]_AND_866_o1
    SLICE_X35Y129.SR     net (fanout=2)        0.330   rst_read_drs_dfifo_progfull[3]_AND_866_o
    SLICE_X35Y129.CLK    Trck                  0.280   drs_dfifo_progfull_ir_3_LDC
                                                       drs_dfifo_progfull_ir_3_LDC
    -------------------------------------------------  ---------------------------
    Total                                      5.270ns (0.922ns logic, 4.348ns route)
                                                       (17.5% logic, 82.5% route)

--------------------------------------------------------------------------------
Slack (setup paths):    12.705ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DRS_READ_GEN[3].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i (FF)
  Destination:          drs_dfifo_progfull_ir_3_LDC (LATCH)
  Requirement:          15.000ns
  Data Path Delay:      2.295ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_read_drs_dfifo_progfull[3]_AND_865_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: DRS_READ_GEN[3].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i to drs_dfifo_progfull_ir_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y131.AQ     Tcko                  0.408   dfifo_progfull<3>
                                                       DRS_READ_GEN[3].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i
    SLICE_X34Y129.B5     net (fanout=4)        1.026   dfifo_progfull<3>
    SLICE_X34Y129.BMUX   Tilo                  0.251   drs_dfifo_progfull_ir_3_C_3
                                                       rst_read_drs_dfifo_progfull[3]_AND_866_o1
    SLICE_X35Y129.SR     net (fanout=2)        0.330   rst_read_drs_dfifo_progfull[3]_AND_866_o
    SLICE_X35Y129.CLK    Trck                  0.280   drs_dfifo_progfull_ir_3_LDC
                                                       drs_dfifo_progfull_ir_3_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.295ns (0.939ns logic, 1.356ns route)
                                                       (40.9% logic, 59.1% route)

--------------------------------------------------------------------------------

Paths for end point drs_dfifo_progfull_ir_3_LDC (SLICE_X35Y129.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  9.912ns (requirement - data path)
  Source:               rst_read_sync (FF)
  Destination:          drs_dfifo_progfull_ir_3_LDC (LATCH)
  Requirement:          15.000ns
  Data Path Delay:      5.088ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: rst_read_sync to drs_dfifo_progfull_ir_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y108.AQ     Tcko                  0.391   rst_read_sync
                                                       rst_read_sync
    SLICE_X34Y129.B2     net (fanout=601)      4.018   rst_read_sync
    SLICE_X34Y129.B      Tilo                  0.205   drs_dfifo_progfull_ir_3_C_3
                                                       rst_read_drs_dfifo_progfull[3]_AND_865_o1
    SLICE_X35Y129.CLK    net (fanout=2)        0.474   rst_read_drs_dfifo_progfull[3]_AND_865_o
    -------------------------------------------------  ---------------------------
    Total                                      5.088ns (0.596ns logic, 4.492ns route)
                                                       (11.7% logic, 88.3% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  12.887ns (requirement - data path)
  Source:               DRS_READ_GEN[3].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i (FF)
  Destination:          drs_dfifo_progfull_ir_3_LDC (LATCH)
  Requirement:          15.000ns
  Data Path Delay:      2.113ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: DRS_READ_GEN[3].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i to drs_dfifo_progfull_ir_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y131.AQ     Tcko                  0.408   dfifo_progfull<3>
                                                       DRS_READ_GEN[3].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i
    SLICE_X34Y129.B5     net (fanout=4)        1.026   dfifo_progfull<3>
    SLICE_X34Y129.B      Tilo                  0.205   drs_dfifo_progfull_ir_3_C_3
                                                       rst_read_drs_dfifo_progfull[3]_AND_865_o1
    SLICE_X35Y129.CLK    net (fanout=2)        0.474   rst_read_drs_dfifo_progfull[3]_AND_865_o
    -------------------------------------------------  ---------------------------
    Total                                      2.113ns (0.613ns logic, 1.500ns route)
                                                       (29.0% logic, 71.0% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_drs_dfifo_progfull_ir_3_LDC = MAXDELAY TO TIMEGRP         "TO_drs_dfifo_progfull_ir_3_LDC" TS_dcm_v5_clkout1 DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point drs_dfifo_progfull_ir_3_LDC (SLICE_X35Y129.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.305ns (requirement - (clock path skew + uncertainty - data path))
  Source:               DRS_READ_GEN[3].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i (FF)
  Destination:          drs_dfifo_progfull_ir_3_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.305ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_read_drs_dfifo_progfull[3]_AND_865_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: DRS_READ_GEN[3].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i to drs_dfifo_progfull_ir_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y131.AQ     Tcko                  0.200   dfifo_progfull<3>
                                                       DRS_READ_GEN[3].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i
    SLICE_X34Y129.B5     net (fanout=4)        0.600   dfifo_progfull<3>
    SLICE_X34Y129.BMUX   Tilo                  0.183   drs_dfifo_progfull_ir_3_C_3
                                                       rst_read_drs_dfifo_progfull[3]_AND_866_o1
    SLICE_X35Y129.SR     net (fanout=2)        0.167   rst_read_drs_dfifo_progfull[3]_AND_866_o
    SLICE_X35Y129.CLK    Tremck      (-Th)    -0.155   drs_dfifo_progfull_ir_3_LDC
                                                       drs_dfifo_progfull_ir_3_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.305ns (0.538ns logic, 0.767ns route)
                                                       (41.2% logic, 58.8% route)
--------------------------------------------------------------------------------
Slack (hold path):      3.372ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rst_read_sync (FF)
  Destination:          drs_dfifo_progfull_ir_3_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      3.372ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_read_drs_dfifo_progfull[3]_AND_865_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rst_read_sync to drs_dfifo_progfull_ir_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y108.AQ     Tcko                  0.198   rst_read_sync
                                                       rst_read_sync
    SLICE_X34Y129.B2     net (fanout=601)      2.669   rst_read_sync
    SLICE_X34Y129.BMUX   Tilo                  0.183   drs_dfifo_progfull_ir_3_C_3
                                                       rst_read_drs_dfifo_progfull[3]_AND_866_o1
    SLICE_X35Y129.SR     net (fanout=2)        0.167   rst_read_drs_dfifo_progfull[3]_AND_866_o
    SLICE_X35Y129.CLK    Tremck      (-Th)    -0.155   drs_dfifo_progfull_ir_3_LDC
                                                       drs_dfifo_progfull_ir_3_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.372ns (0.536ns logic, 2.836ns route)
                                                       (15.9% logic, 84.1% route)
--------------------------------------------------------------------------------

Paths for end point drs_dfifo_progfull_ir_3_LDC (SLICE_X35Y129.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.233ns (data path)
  Source:               DRS_READ_GEN[3].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i (FF)
  Destination:          drs_dfifo_progfull_ir_3_LDC (LATCH)
  Data Path Delay:      1.233ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: DRS_READ_GEN[3].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i to drs_dfifo_progfull_ir_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y131.AQ     Tcko                  0.200   dfifo_progfull<3>
                                                       DRS_READ_GEN[3].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i
    SLICE_X34Y129.B5     net (fanout=4)        0.600   dfifo_progfull<3>
    SLICE_X34Y129.B      Tilo                  0.142   drs_dfifo_progfull_ir_3_C_3
                                                       rst_read_drs_dfifo_progfull[3]_AND_865_o1
    SLICE_X35Y129.CLK    net (fanout=2)        0.291   rst_read_drs_dfifo_progfull[3]_AND_865_o
    -------------------------------------------------  ---------------------------
    Total                                      1.233ns (0.342ns logic, 0.891ns route)
                                                       (27.7% logic, 72.3% route)
--------------------------------------------------------------------------------

Paths for end point drs_dfifo_progfull_ir_3_LDC (SLICE_X35Y129.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   3.300ns (data path)
  Source:               rst_read_sync (FF)
  Destination:          drs_dfifo_progfull_ir_3_LDC (LATCH)
  Data Path Delay:      3.300ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: rst_read_sync to drs_dfifo_progfull_ir_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y108.AQ     Tcko                  0.198   rst_read_sync
                                                       rst_read_sync
    SLICE_X34Y129.B2     net (fanout=601)      2.669   rst_read_sync
    SLICE_X34Y129.B      Tilo                  0.142   drs_dfifo_progfull_ir_3_C_3
                                                       rst_read_drs_dfifo_progfull[3]_AND_865_o1
    SLICE_X35Y129.CLK    net (fanout=2)        0.291   rst_read_drs_dfifo_progfull[3]_AND_865_o
    -------------------------------------------------  ---------------------------
    Total                                      3.300ns (0.340ns logic, 2.960ns route)
                                                       (10.3% logic, 89.7% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_drs_dfifo_progfull_ir_1_LDC = MAXDELAY TO TIMEGRP      
   "TO_drs_dfifo_progfull_ir_1_LDC" TS_dcm_v5_clkout1 DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   4.057ns.
--------------------------------------------------------------------------------

Paths for end point drs_dfifo_progfull_ir_1_LDC (SLICE_X58Y124.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    10.943ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rst_read_sync (FF)
  Destination:          drs_dfifo_progfull_ir_1_LDC (LATCH)
  Requirement:          15.000ns
  Data Path Delay:      4.057ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_read_drs_dfifo_progfull[1]_AND_869_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: rst_read_sync to drs_dfifo_progfull_ir_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y108.AQ     Tcko                  0.391   rst_read_sync
                                                       rst_read_sync
    SLICE_X59Y124.B5     net (fanout=601)      2.836   rst_read_sync
    SLICE_X59Y124.BMUX   Tilo                  0.313   drs_dfifo_progfull_ir_1_C_1
                                                       rst_read_drs_dfifo_progfull[1]_AND_870_o1
    SLICE_X58Y124.SR     net (fanout=2)        0.302   rst_read_drs_dfifo_progfull[1]_AND_870_o
    SLICE_X58Y124.CLK    Trck                  0.215   drs_dfifo_progfull_ir_1_LDC
                                                       drs_dfifo_progfull_ir_1_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.057ns (0.919ns logic, 3.138ns route)
                                                       (22.7% logic, 77.3% route)

--------------------------------------------------------------------------------
Slack (setup paths):    12.552ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DRS_READ_GEN[1].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i (FF)
  Destination:          drs_dfifo_progfull_ir_1_LDC (LATCH)
  Requirement:          15.000ns
  Data Path Delay:      2.448ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_read_drs_dfifo_progfull[1]_AND_869_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: DRS_READ_GEN[1].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i to drs_dfifo_progfull_ir_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X58Y116.AQ     Tcko                  0.447   dfifo_progfull<1>
                                                       DRS_READ_GEN[1].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i
    SLICE_X59Y124.B1     net (fanout=4)        1.171   dfifo_progfull<1>
    SLICE_X59Y124.BMUX   Tilo                  0.313   drs_dfifo_progfull_ir_1_C_1
                                                       rst_read_drs_dfifo_progfull[1]_AND_870_o1
    SLICE_X58Y124.SR     net (fanout=2)        0.302   rst_read_drs_dfifo_progfull[1]_AND_870_o
    SLICE_X58Y124.CLK    Trck                  0.215   drs_dfifo_progfull_ir_1_LDC
                                                       drs_dfifo_progfull_ir_1_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.448ns (0.975ns logic, 1.473ns route)
                                                       (39.8% logic, 60.2% route)

--------------------------------------------------------------------------------

Paths for end point drs_dfifo_progfull_ir_1_LDC (SLICE_X58Y124.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  11.207ns (requirement - data path)
  Source:               rst_read_sync (FF)
  Destination:          drs_dfifo_progfull_ir_1_LDC (LATCH)
  Requirement:          15.000ns
  Data Path Delay:      3.793ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: rst_read_sync to drs_dfifo_progfull_ir_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y108.AQ     Tcko                  0.391   rst_read_sync
                                                       rst_read_sync
    SLICE_X59Y124.B5     net (fanout=601)      2.836   rst_read_sync
    SLICE_X59Y124.B      Tilo                  0.259   drs_dfifo_progfull_ir_1_C_1
                                                       rst_read_drs_dfifo_progfull[1]_AND_869_o1
    SLICE_X58Y124.CLK    net (fanout=2)        0.307   rst_read_drs_dfifo_progfull[1]_AND_869_o
    -------------------------------------------------  ---------------------------
    Total                                      3.793ns (0.650ns logic, 3.143ns route)
                                                       (17.1% logic, 82.9% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  12.816ns (requirement - data path)
  Source:               DRS_READ_GEN[1].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i (FF)
  Destination:          drs_dfifo_progfull_ir_1_LDC (LATCH)
  Requirement:          15.000ns
  Data Path Delay:      2.184ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: DRS_READ_GEN[1].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i to drs_dfifo_progfull_ir_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X58Y116.AQ     Tcko                  0.447   dfifo_progfull<1>
                                                       DRS_READ_GEN[1].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i
    SLICE_X59Y124.B1     net (fanout=4)        1.171   dfifo_progfull<1>
    SLICE_X59Y124.B      Tilo                  0.259   drs_dfifo_progfull_ir_1_C_1
                                                       rst_read_drs_dfifo_progfull[1]_AND_869_o1
    SLICE_X58Y124.CLK    net (fanout=2)        0.307   rst_read_drs_dfifo_progfull[1]_AND_869_o
    -------------------------------------------------  ---------------------------
    Total                                      2.184ns (0.706ns logic, 1.478ns route)
                                                       (32.3% logic, 67.7% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_drs_dfifo_progfull_ir_1_LDC = MAXDELAY TO TIMEGRP         "TO_drs_dfifo_progfull_ir_1_LDC" TS_dcm_v5_clkout1 DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point drs_dfifo_progfull_ir_1_LDC (SLICE_X58Y124.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.389ns (requirement - (clock path skew + uncertainty - data path))
  Source:               DRS_READ_GEN[1].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i (FF)
  Destination:          drs_dfifo_progfull_ir_1_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.389ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_read_drs_dfifo_progfull[1]_AND_869_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: DRS_READ_GEN[1].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i to drs_dfifo_progfull_ir_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X58Y116.AQ     Tcko                  0.234   dfifo_progfull<1>
                                                       DRS_READ_GEN[1].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i
    SLICE_X59Y124.B1     net (fanout=4)        0.708   dfifo_progfull<1>
    SLICE_X59Y124.BMUX   Tilo                  0.203   drs_dfifo_progfull_ir_1_C_1
                                                       rst_read_drs_dfifo_progfull[1]_AND_870_o1
    SLICE_X58Y124.SR     net (fanout=2)        0.159   rst_read_drs_dfifo_progfull[1]_AND_870_o
    SLICE_X58Y124.CLK    Tremck      (-Th)    -0.085   drs_dfifo_progfull_ir_1_LDC
                                                       drs_dfifo_progfull_ir_1_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.389ns (0.522ns logic, 0.867ns route)
                                                       (37.6% logic, 62.4% route)
--------------------------------------------------------------------------------
Slack (hold path):      2.406ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rst_read_sync (FF)
  Destination:          drs_dfifo_progfull_ir_1_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      2.406ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_read_drs_dfifo_progfull[1]_AND_869_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rst_read_sync to drs_dfifo_progfull_ir_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y108.AQ     Tcko                  0.198   rst_read_sync
                                                       rst_read_sync
    SLICE_X59Y124.B5     net (fanout=601)      1.761   rst_read_sync
    SLICE_X59Y124.BMUX   Tilo                  0.203   drs_dfifo_progfull_ir_1_C_1
                                                       rst_read_drs_dfifo_progfull[1]_AND_870_o1
    SLICE_X58Y124.SR     net (fanout=2)        0.159   rst_read_drs_dfifo_progfull[1]_AND_870_o
    SLICE_X58Y124.CLK    Tremck      (-Th)    -0.085   drs_dfifo_progfull_ir_1_LDC
                                                       drs_dfifo_progfull_ir_1_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.406ns (0.486ns logic, 1.920ns route)
                                                       (20.2% logic, 79.8% route)
--------------------------------------------------------------------------------

Paths for end point drs_dfifo_progfull_ir_1_LDC (SLICE_X58Y124.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.260ns (data path)
  Source:               DRS_READ_GEN[1].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i (FF)
  Destination:          drs_dfifo_progfull_ir_1_LDC (LATCH)
  Data Path Delay:      1.260ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: DRS_READ_GEN[1].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i to drs_dfifo_progfull_ir_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X58Y116.AQ     Tcko                  0.234   dfifo_progfull<1>
                                                       DRS_READ_GEN[1].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i
    SLICE_X59Y124.B1     net (fanout=4)        0.708   dfifo_progfull<1>
    SLICE_X59Y124.B      Tilo                  0.156   drs_dfifo_progfull_ir_1_C_1
                                                       rst_read_drs_dfifo_progfull[1]_AND_869_o1
    SLICE_X58Y124.CLK    net (fanout=2)        0.162   rst_read_drs_dfifo_progfull[1]_AND_869_o
    -------------------------------------------------  ---------------------------
    Total                                      1.260ns (0.390ns logic, 0.870ns route)
                                                       (31.0% logic, 69.0% route)
--------------------------------------------------------------------------------

Paths for end point drs_dfifo_progfull_ir_1_LDC (SLICE_X58Y124.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.277ns (data path)
  Source:               rst_read_sync (FF)
  Destination:          drs_dfifo_progfull_ir_1_LDC (LATCH)
  Data Path Delay:      2.277ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: rst_read_sync to drs_dfifo_progfull_ir_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y108.AQ     Tcko                  0.198   rst_read_sync
                                                       rst_read_sync
    SLICE_X59Y124.B5     net (fanout=601)      1.761   rst_read_sync
    SLICE_X59Y124.B      Tilo                  0.156   drs_dfifo_progfull_ir_1_C_1
                                                       rst_read_drs_dfifo_progfull[1]_AND_869_o1
    SLICE_X58Y124.CLK    net (fanout=2)        0.162   rst_read_drs_dfifo_progfull[1]_AND_869_o
    -------------------------------------------------  ---------------------------
    Total                                      2.277ns (0.354ns logic, 1.923ns route)
                                                       (15.5% logic, 84.5% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_drs_dfifo_progfull_ir_2_LDC = MAXDELAY TO TIMEGRP      
   "TO_drs_dfifo_progfull_ir_2_LDC" TS_dcm_v5_clkout1 DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   3.278ns.
--------------------------------------------------------------------------------

Paths for end point drs_dfifo_progfull_ir_2_LDC (SLICE_X55Y124.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    11.722ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rst_read_sync (FF)
  Destination:          drs_dfifo_progfull_ir_2_LDC (LATCH)
  Requirement:          15.000ns
  Data Path Delay:      3.278ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_read_drs_dfifo_progfull[2]_AND_867_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: rst_read_sync to drs_dfifo_progfull_ir_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y108.AQ     Tcko                  0.391   rst_read_sync
                                                       rst_read_sync
    SLICE_X54Y124.D4     net (fanout=601)      2.026   rst_read_sync
    SLICE_X54Y124.DMUX   Tilo                  0.251   drs_dfifo_progfull_ir_2_C_2
                                                       rst_read_drs_dfifo_progfull[2]_AND_868_o1
    SLICE_X55Y124.SR     net (fanout=2)        0.330   rst_read_drs_dfifo_progfull[2]_AND_868_o
    SLICE_X55Y124.CLK    Trck                  0.280   drs_dfifo_progfull_ir_2_LDC
                                                       drs_dfifo_progfull_ir_2_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.278ns (0.922ns logic, 2.356ns route)
                                                       (28.1% logic, 71.9% route)

--------------------------------------------------------------------------------
Slack (setup paths):    13.042ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DRS_READ_GEN[2].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i (FF)
  Destination:          drs_dfifo_progfull_ir_2_LDC (LATCH)
  Requirement:          15.000ns
  Data Path Delay:      1.958ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_read_drs_dfifo_progfull[2]_AND_867_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: DRS_READ_GEN[2].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i to drs_dfifo_progfull_ir_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y129.AQ     Tcko                  0.408   dfifo_progfull<2>
                                                       DRS_READ_GEN[2].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i
    SLICE_X54Y124.D3     net (fanout=4)        0.689   dfifo_progfull<2>
    SLICE_X54Y124.DMUX   Tilo                  0.251   drs_dfifo_progfull_ir_2_C_2
                                                       rst_read_drs_dfifo_progfull[2]_AND_868_o1
    SLICE_X55Y124.SR     net (fanout=2)        0.330   rst_read_drs_dfifo_progfull[2]_AND_868_o
    SLICE_X55Y124.CLK    Trck                  0.280   drs_dfifo_progfull_ir_2_LDC
                                                       drs_dfifo_progfull_ir_2_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.958ns (0.939ns logic, 1.019ns route)
                                                       (48.0% logic, 52.0% route)

--------------------------------------------------------------------------------

Paths for end point drs_dfifo_progfull_ir_2_LDC (SLICE_X55Y124.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  11.904ns (requirement - data path)
  Source:               rst_read_sync (FF)
  Destination:          drs_dfifo_progfull_ir_2_LDC (LATCH)
  Requirement:          15.000ns
  Data Path Delay:      3.096ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: rst_read_sync to drs_dfifo_progfull_ir_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y108.AQ     Tcko                  0.391   rst_read_sync
                                                       rst_read_sync
    SLICE_X54Y124.D4     net (fanout=601)      2.026   rst_read_sync
    SLICE_X54Y124.D      Tilo                  0.205   drs_dfifo_progfull_ir_2_C_2
                                                       rst_read_drs_dfifo_progfull[2]_AND_867_o1
    SLICE_X55Y124.CLK    net (fanout=2)        0.474   rst_read_drs_dfifo_progfull[2]_AND_867_o
    -------------------------------------------------  ---------------------------
    Total                                      3.096ns (0.596ns logic, 2.500ns route)
                                                       (19.3% logic, 80.7% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  13.224ns (requirement - data path)
  Source:               DRS_READ_GEN[2].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i (FF)
  Destination:          drs_dfifo_progfull_ir_2_LDC (LATCH)
  Requirement:          15.000ns
  Data Path Delay:      1.776ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: DRS_READ_GEN[2].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i to drs_dfifo_progfull_ir_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y129.AQ     Tcko                  0.408   dfifo_progfull<2>
                                                       DRS_READ_GEN[2].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i
    SLICE_X54Y124.D3     net (fanout=4)        0.689   dfifo_progfull<2>
    SLICE_X54Y124.D      Tilo                  0.205   drs_dfifo_progfull_ir_2_C_2
                                                       rst_read_drs_dfifo_progfull[2]_AND_867_o1
    SLICE_X55Y124.CLK    net (fanout=2)        0.474   rst_read_drs_dfifo_progfull[2]_AND_867_o
    -------------------------------------------------  ---------------------------
    Total                                      1.776ns (0.613ns logic, 1.163ns route)
                                                       (34.5% logic, 65.5% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_drs_dfifo_progfull_ir_2_LDC = MAXDELAY TO TIMEGRP         "TO_drs_dfifo_progfull_ir_2_LDC" TS_dcm_v5_clkout1 DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point drs_dfifo_progfull_ir_2_LDC (SLICE_X55Y124.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.088ns (requirement - (clock path skew + uncertainty - data path))
  Source:               DRS_READ_GEN[2].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i (FF)
  Destination:          drs_dfifo_progfull_ir_2_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.088ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_read_drs_dfifo_progfull[2]_AND_867_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: DRS_READ_GEN[2].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i to drs_dfifo_progfull_ir_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y129.AQ     Tcko                  0.200   dfifo_progfull<2>
                                                       DRS_READ_GEN[2].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i
    SLICE_X54Y124.D3     net (fanout=4)        0.383   dfifo_progfull<2>
    SLICE_X54Y124.DMUX   Tilo                  0.183   drs_dfifo_progfull_ir_2_C_2
                                                       rst_read_drs_dfifo_progfull[2]_AND_868_o1
    SLICE_X55Y124.SR     net (fanout=2)        0.167   rst_read_drs_dfifo_progfull[2]_AND_868_o
    SLICE_X55Y124.CLK    Tremck      (-Th)    -0.155   drs_dfifo_progfull_ir_2_LDC
                                                       drs_dfifo_progfull_ir_2_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.088ns (0.538ns logic, 0.550ns route)
                                                       (49.4% logic, 50.6% route)
--------------------------------------------------------------------------------
Slack (hold path):      1.941ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rst_read_sync (FF)
  Destination:          drs_dfifo_progfull_ir_2_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.941ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_read_drs_dfifo_progfull[2]_AND_867_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rst_read_sync to drs_dfifo_progfull_ir_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y108.AQ     Tcko                  0.198   rst_read_sync
                                                       rst_read_sync
    SLICE_X54Y124.D4     net (fanout=601)      1.238   rst_read_sync
    SLICE_X54Y124.DMUX   Tilo                  0.183   drs_dfifo_progfull_ir_2_C_2
                                                       rst_read_drs_dfifo_progfull[2]_AND_868_o1
    SLICE_X55Y124.SR     net (fanout=2)        0.167   rst_read_drs_dfifo_progfull[2]_AND_868_o
    SLICE_X55Y124.CLK    Tremck      (-Th)    -0.155   drs_dfifo_progfull_ir_2_LDC
                                                       drs_dfifo_progfull_ir_2_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.941ns (0.536ns logic, 1.405ns route)
                                                       (27.6% logic, 72.4% route)
--------------------------------------------------------------------------------

Paths for end point drs_dfifo_progfull_ir_2_LDC (SLICE_X55Y124.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.016ns (data path)
  Source:               DRS_READ_GEN[2].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i (FF)
  Destination:          drs_dfifo_progfull_ir_2_LDC (LATCH)
  Data Path Delay:      1.016ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: DRS_READ_GEN[2].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i to drs_dfifo_progfull_ir_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y129.AQ     Tcko                  0.200   dfifo_progfull<2>
                                                       DRS_READ_GEN[2].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i
    SLICE_X54Y124.D3     net (fanout=4)        0.383   dfifo_progfull<2>
    SLICE_X54Y124.D      Tilo                  0.142   drs_dfifo_progfull_ir_2_C_2
                                                       rst_read_drs_dfifo_progfull[2]_AND_867_o1
    SLICE_X55Y124.CLK    net (fanout=2)        0.291   rst_read_drs_dfifo_progfull[2]_AND_867_o
    -------------------------------------------------  ---------------------------
    Total                                      1.016ns (0.342ns logic, 0.674ns route)
                                                       (33.7% logic, 66.3% route)
--------------------------------------------------------------------------------

Paths for end point drs_dfifo_progfull_ir_2_LDC (SLICE_X55Y124.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.869ns (data path)
  Source:               rst_read_sync (FF)
  Destination:          drs_dfifo_progfull_ir_2_LDC (LATCH)
  Data Path Delay:      1.869ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: rst_read_sync to drs_dfifo_progfull_ir_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y108.AQ     Tcko                  0.198   rst_read_sync
                                                       rst_read_sync
    SLICE_X54Y124.D4     net (fanout=601)      1.238   rst_read_sync
    SLICE_X54Y124.D      Tilo                  0.142   drs_dfifo_progfull_ir_2_C_2
                                                       rst_read_drs_dfifo_progfull[2]_AND_867_o1
    SLICE_X55Y124.CLK    net (fanout=2)        0.291   rst_read_drs_dfifo_progfull[2]_AND_867_o
    -------------------------------------------------  ---------------------------
    Total                                      1.869ns (0.340ns logic, 1.529ns route)
                                                       (18.2% logic, 81.8% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_drs_dfifo_progfull_ir_6_LDC = MAXDELAY TO TIMEGRP      
   "TO_drs_dfifo_progfull_ir_6_LDC" TS_dcm_v5_clkout1 DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   3.974ns.
--------------------------------------------------------------------------------

Paths for end point drs_dfifo_progfull_ir_6_LDC (SLICE_X57Y123.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    11.026ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rst_read_sync (FF)
  Destination:          drs_dfifo_progfull_ir_6_LDC (LATCH)
  Requirement:          15.000ns
  Data Path Delay:      3.974ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_read_drs_dfifo_progfull[6]_AND_859_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: rst_read_sync to drs_dfifo_progfull_ir_6_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y108.AQ     Tcko                  0.391   rst_read_sync
                                                       rst_read_sync
    SLICE_X56Y123.A2     net (fanout=601)      2.550   rst_read_sync
    SLICE_X56Y123.AMUX   Tilo                  0.251   drs_dfifo_progfull_ir_6_P_6
                                                       rst_read_drs_dfifo_progfull[6]_AND_860_o1
    SLICE_X57Y123.SR     net (fanout=2)        0.502   rst_read_drs_dfifo_progfull[6]_AND_860_o
    SLICE_X57Y123.CLK    Trck                  0.280   drs_dfifo_progfull_ir_6_LDC
                                                       drs_dfifo_progfull_ir_6_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.974ns (0.922ns logic, 3.052ns route)
                                                       (23.2% logic, 76.8% route)

--------------------------------------------------------------------------------
Slack (setup paths):    12.033ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DRS_READ_GEN[6].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i (FF)
  Destination:          drs_dfifo_progfull_ir_6_LDC (LATCH)
  Requirement:          15.000ns
  Data Path Delay:      2.967ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_read_drs_dfifo_progfull[6]_AND_859_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: DRS_READ_GEN[6].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i to drs_dfifo_progfull_ir_6_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y132.AQ     Tcko                  0.408   dfifo_progfull<6>
                                                       DRS_READ_GEN[6].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i
    SLICE_X56Y123.A3     net (fanout=4)        1.526   dfifo_progfull<6>
    SLICE_X56Y123.AMUX   Tilo                  0.251   drs_dfifo_progfull_ir_6_P_6
                                                       rst_read_drs_dfifo_progfull[6]_AND_860_o1
    SLICE_X57Y123.SR     net (fanout=2)        0.502   rst_read_drs_dfifo_progfull[6]_AND_860_o
    SLICE_X57Y123.CLK    Trck                  0.280   drs_dfifo_progfull_ir_6_LDC
                                                       drs_dfifo_progfull_ir_6_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.967ns (0.939ns logic, 2.028ns route)
                                                       (31.6% logic, 68.4% route)

--------------------------------------------------------------------------------

Paths for end point drs_dfifo_progfull_ir_6_LDC (SLICE_X57Y123.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  11.034ns (requirement - data path)
  Source:               rst_read_sync (FF)
  Destination:          drs_dfifo_progfull_ir_6_LDC (LATCH)
  Requirement:          15.000ns
  Data Path Delay:      3.966ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: rst_read_sync to drs_dfifo_progfull_ir_6_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y108.AQ     Tcko                  0.391   rst_read_sync
                                                       rst_read_sync
    SLICE_X56Y123.A2     net (fanout=601)      2.550   rst_read_sync
    SLICE_X56Y123.A      Tilo                  0.205   drs_dfifo_progfull_ir_6_P_6
                                                       rst_read_drs_dfifo_progfull[6]_AND_859_o1
    SLICE_X57Y123.CLK    net (fanout=2)        0.820   rst_read_drs_dfifo_progfull[6]_AND_859_o
    -------------------------------------------------  ---------------------------
    Total                                      3.966ns (0.596ns logic, 3.370ns route)
                                                       (15.0% logic, 85.0% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  12.041ns (requirement - data path)
  Source:               DRS_READ_GEN[6].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i (FF)
  Destination:          drs_dfifo_progfull_ir_6_LDC (LATCH)
  Requirement:          15.000ns
  Data Path Delay:      2.959ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: DRS_READ_GEN[6].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i to drs_dfifo_progfull_ir_6_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y132.AQ     Tcko                  0.408   dfifo_progfull<6>
                                                       DRS_READ_GEN[6].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i
    SLICE_X56Y123.A3     net (fanout=4)        1.526   dfifo_progfull<6>
    SLICE_X56Y123.A      Tilo                  0.205   drs_dfifo_progfull_ir_6_P_6
                                                       rst_read_drs_dfifo_progfull[6]_AND_859_o1
    SLICE_X57Y123.CLK    net (fanout=2)        0.820   rst_read_drs_dfifo_progfull[6]_AND_859_o
    -------------------------------------------------  ---------------------------
    Total                                      2.959ns (0.613ns logic, 2.346ns route)
                                                       (20.7% logic, 79.3% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_drs_dfifo_progfull_ir_6_LDC = MAXDELAY TO TIMEGRP         "TO_drs_dfifo_progfull_ir_6_LDC" TS_dcm_v5_clkout1 DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point drs_dfifo_progfull_ir_6_LDC (SLICE_X57Y123.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.793ns (requirement - (clock path skew + uncertainty - data path))
  Source:               DRS_READ_GEN[6].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i (FF)
  Destination:          drs_dfifo_progfull_ir_6_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.793ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_read_drs_dfifo_progfull[6]_AND_859_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: DRS_READ_GEN[6].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i to drs_dfifo_progfull_ir_6_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y132.AQ     Tcko                  0.200   dfifo_progfull<6>
                                                       DRS_READ_GEN[6].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i
    SLICE_X56Y123.A3     net (fanout=4)        0.954   dfifo_progfull<6>
    SLICE_X56Y123.AMUX   Tilo                  0.183   drs_dfifo_progfull_ir_6_P_6
                                                       rst_read_drs_dfifo_progfull[6]_AND_860_o1
    SLICE_X57Y123.SR     net (fanout=2)        0.301   rst_read_drs_dfifo_progfull[6]_AND_860_o
    SLICE_X57Y123.CLK    Tremck      (-Th)    -0.155   drs_dfifo_progfull_ir_6_LDC
                                                       drs_dfifo_progfull_ir_6_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.793ns (0.538ns logic, 1.255ns route)
                                                       (30.0% logic, 70.0% route)
--------------------------------------------------------------------------------
Slack (hold path):      2.483ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rst_read_sync (FF)
  Destination:          drs_dfifo_progfull_ir_6_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      2.483ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_read_drs_dfifo_progfull[6]_AND_859_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rst_read_sync to drs_dfifo_progfull_ir_6_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y108.AQ     Tcko                  0.198   rst_read_sync
                                                       rst_read_sync
    SLICE_X56Y123.A2     net (fanout=601)      1.646   rst_read_sync
    SLICE_X56Y123.AMUX   Tilo                  0.183   drs_dfifo_progfull_ir_6_P_6
                                                       rst_read_drs_dfifo_progfull[6]_AND_860_o1
    SLICE_X57Y123.SR     net (fanout=2)        0.301   rst_read_drs_dfifo_progfull[6]_AND_860_o
    SLICE_X57Y123.CLK    Tremck      (-Th)    -0.155   drs_dfifo_progfull_ir_6_LDC
                                                       drs_dfifo_progfull_ir_6_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.483ns (0.536ns logic, 1.947ns route)
                                                       (21.6% logic, 78.4% route)
--------------------------------------------------------------------------------

Paths for end point drs_dfifo_progfull_ir_6_LDC (SLICE_X57Y123.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.722ns (data path)
  Source:               DRS_READ_GEN[6].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i (FF)
  Destination:          drs_dfifo_progfull_ir_6_LDC (LATCH)
  Data Path Delay:      1.722ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: DRS_READ_GEN[6].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i to drs_dfifo_progfull_ir_6_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y132.AQ     Tcko                  0.200   dfifo_progfull<6>
                                                       DRS_READ_GEN[6].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i
    SLICE_X56Y123.A3     net (fanout=4)        0.954   dfifo_progfull<6>
    SLICE_X56Y123.A      Tilo                  0.142   drs_dfifo_progfull_ir_6_P_6
                                                       rst_read_drs_dfifo_progfull[6]_AND_859_o1
    SLICE_X57Y123.CLK    net (fanout=2)        0.426   rst_read_drs_dfifo_progfull[6]_AND_859_o
    -------------------------------------------------  ---------------------------
    Total                                      1.722ns (0.342ns logic, 1.380ns route)
                                                       (19.9% logic, 80.1% route)
--------------------------------------------------------------------------------

Paths for end point drs_dfifo_progfull_ir_6_LDC (SLICE_X57Y123.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.412ns (data path)
  Source:               rst_read_sync (FF)
  Destination:          drs_dfifo_progfull_ir_6_LDC (LATCH)
  Data Path Delay:      2.412ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: rst_read_sync to drs_dfifo_progfull_ir_6_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y108.AQ     Tcko                  0.198   rst_read_sync
                                                       rst_read_sync
    SLICE_X56Y123.A2     net (fanout=601)      1.646   rst_read_sync
    SLICE_X56Y123.A      Tilo                  0.142   drs_dfifo_progfull_ir_6_P_6
                                                       rst_read_drs_dfifo_progfull[6]_AND_859_o1
    SLICE_X57Y123.CLK    net (fanout=2)        0.426   rst_read_drs_dfifo_progfull[6]_AND_859_o
    -------------------------------------------------  ---------------------------
    Total                                      2.412ns (0.340ns logic, 2.072ns route)
                                                       (14.1% logic, 85.9% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_drs_dfifo_progfull_ir_4_LDC = MAXDELAY TO TIMEGRP      
   "TO_drs_dfifo_progfull_ir_4_LDC" TS_dcm_v5_clkout1 DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   4.307ns.
--------------------------------------------------------------------------------

Paths for end point drs_dfifo_progfull_ir_4_LDC (SLICE_X60Y131.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    10.693ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rst_read_sync (FF)
  Destination:          drs_dfifo_progfull_ir_4_LDC (LATCH)
  Requirement:          15.000ns
  Data Path Delay:      4.307ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_read_drs_dfifo_progfull[4]_AND_863_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: rst_read_sync to drs_dfifo_progfull_ir_4_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y108.AQ     Tcko                  0.391   rst_read_sync
                                                       rst_read_sync
    SLICE_X57Y131.B5     net (fanout=601)      2.837   rst_read_sync
    SLICE_X57Y131.BMUX   Tilo                  0.313   drs_dfifo_progfull_ir_4_C_4
                                                       rst_read_drs_dfifo_progfull[4]_AND_864_o1
    SLICE_X60Y131.SR     net (fanout=2)        0.536   rst_read_drs_dfifo_progfull[4]_AND_864_o
    SLICE_X60Y131.CLK    Trck                  0.230   drs_dfifo_progfull_ir_4_LDC
                                                       drs_dfifo_progfull_ir_4_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.307ns (0.934ns logic, 3.373ns route)
                                                       (21.7% logic, 78.3% route)

--------------------------------------------------------------------------------
Slack (setup paths):    12.108ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DRS_READ_GEN[4].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i (FF)
  Destination:          drs_dfifo_progfull_ir_4_LDC (LATCH)
  Requirement:          15.000ns
  Data Path Delay:      2.892ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_read_drs_dfifo_progfull[4]_AND_863_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: DRS_READ_GEN[4].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i to drs_dfifo_progfull_ir_4_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X64Y139.AQ     Tcko                  0.408   dfifo_progfull<4>
                                                       DRS_READ_GEN[4].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i
    SLICE_X57Y131.B1     net (fanout=4)        1.405   dfifo_progfull<4>
    SLICE_X57Y131.BMUX   Tilo                  0.313   drs_dfifo_progfull_ir_4_C_4
                                                       rst_read_drs_dfifo_progfull[4]_AND_864_o1
    SLICE_X60Y131.SR     net (fanout=2)        0.536   rst_read_drs_dfifo_progfull[4]_AND_864_o
    SLICE_X60Y131.CLK    Trck                  0.230   drs_dfifo_progfull_ir_4_LDC
                                                       drs_dfifo_progfull_ir_4_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.892ns (0.951ns logic, 1.941ns route)
                                                       (32.9% logic, 67.1% route)

--------------------------------------------------------------------------------

Paths for end point drs_dfifo_progfull_ir_4_LDC (SLICE_X60Y131.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  10.980ns (requirement - data path)
  Source:               rst_read_sync (FF)
  Destination:          drs_dfifo_progfull_ir_4_LDC (LATCH)
  Requirement:          15.000ns
  Data Path Delay:      4.020ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: rst_read_sync to drs_dfifo_progfull_ir_4_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y108.AQ     Tcko                  0.391   rst_read_sync
                                                       rst_read_sync
    SLICE_X57Y131.B5     net (fanout=601)      2.837   rst_read_sync
    SLICE_X57Y131.B      Tilo                  0.259   drs_dfifo_progfull_ir_4_C_4
                                                       rst_read_drs_dfifo_progfull[4]_AND_863_o1
    SLICE_X60Y131.CLK    net (fanout=2)        0.533   rst_read_drs_dfifo_progfull[4]_AND_863_o
    -------------------------------------------------  ---------------------------
    Total                                      4.020ns (0.650ns logic, 3.370ns route)
                                                       (16.2% logic, 83.8% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  12.395ns (requirement - data path)
  Source:               DRS_READ_GEN[4].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i (FF)
  Destination:          drs_dfifo_progfull_ir_4_LDC (LATCH)
  Requirement:          15.000ns
  Data Path Delay:      2.605ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: DRS_READ_GEN[4].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i to drs_dfifo_progfull_ir_4_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X64Y139.AQ     Tcko                  0.408   dfifo_progfull<4>
                                                       DRS_READ_GEN[4].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i
    SLICE_X57Y131.B1     net (fanout=4)        1.405   dfifo_progfull<4>
    SLICE_X57Y131.B      Tilo                  0.259   drs_dfifo_progfull_ir_4_C_4
                                                       rst_read_drs_dfifo_progfull[4]_AND_863_o1
    SLICE_X60Y131.CLK    net (fanout=2)        0.533   rst_read_drs_dfifo_progfull[4]_AND_863_o
    -------------------------------------------------  ---------------------------
    Total                                      2.605ns (0.667ns logic, 1.938ns route)
                                                       (25.6% logic, 74.4% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_drs_dfifo_progfull_ir_4_LDC = MAXDELAY TO TIMEGRP         "TO_drs_dfifo_progfull_ir_4_LDC" TS_dcm_v5_clkout1 DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point drs_dfifo_progfull_ir_4_LDC (SLICE_X60Y131.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.666ns (requirement - (clock path skew + uncertainty - data path))
  Source:               DRS_READ_GEN[4].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i (FF)
  Destination:          drs_dfifo_progfull_ir_4_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.666ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_read_drs_dfifo_progfull[4]_AND_863_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: DRS_READ_GEN[4].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i to drs_dfifo_progfull_ir_4_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X64Y139.AQ     Tcko                  0.200   dfifo_progfull<4>
                                                       DRS_READ_GEN[4].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i
    SLICE_X57Y131.B1     net (fanout=4)        0.848   dfifo_progfull<4>
    SLICE_X57Y131.BMUX   Tilo                  0.203   drs_dfifo_progfull_ir_4_C_4
                                                       rst_read_drs_dfifo_progfull[4]_AND_864_o1
    SLICE_X60Y131.SR     net (fanout=2)        0.308   rst_read_drs_dfifo_progfull[4]_AND_864_o
    SLICE_X60Y131.CLK    Tremck      (-Th)    -0.107   drs_dfifo_progfull_ir_4_LDC
                                                       drs_dfifo_progfull_ir_4_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.666ns (0.510ns logic, 1.156ns route)
                                                       (30.6% logic, 69.4% route)
--------------------------------------------------------------------------------
Slack (hold path):      2.585ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rst_read_sync (FF)
  Destination:          drs_dfifo_progfull_ir_4_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      2.585ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_read_drs_dfifo_progfull[4]_AND_863_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rst_read_sync to drs_dfifo_progfull_ir_4_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y108.AQ     Tcko                  0.198   rst_read_sync
                                                       rst_read_sync
    SLICE_X57Y131.B5     net (fanout=601)      1.769   rst_read_sync
    SLICE_X57Y131.BMUX   Tilo                  0.203   drs_dfifo_progfull_ir_4_C_4
                                                       rst_read_drs_dfifo_progfull[4]_AND_864_o1
    SLICE_X60Y131.SR     net (fanout=2)        0.308   rst_read_drs_dfifo_progfull[4]_AND_864_o
    SLICE_X60Y131.CLK    Tremck      (-Th)    -0.107   drs_dfifo_progfull_ir_4_LDC
                                                       drs_dfifo_progfull_ir_4_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.585ns (0.508ns logic, 2.077ns route)
                                                       (19.7% logic, 80.3% route)
--------------------------------------------------------------------------------

Paths for end point drs_dfifo_progfull_ir_4_LDC (SLICE_X60Y131.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.507ns (data path)
  Source:               DRS_READ_GEN[4].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i (FF)
  Destination:          drs_dfifo_progfull_ir_4_LDC (LATCH)
  Data Path Delay:      1.507ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: DRS_READ_GEN[4].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i to drs_dfifo_progfull_ir_4_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X64Y139.AQ     Tcko                  0.200   dfifo_progfull<4>
                                                       DRS_READ_GEN[4].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i
    SLICE_X57Y131.B1     net (fanout=4)        0.848   dfifo_progfull<4>
    SLICE_X57Y131.B      Tilo                  0.156   drs_dfifo_progfull_ir_4_C_4
                                                       rst_read_drs_dfifo_progfull[4]_AND_863_o1
    SLICE_X60Y131.CLK    net (fanout=2)        0.303   rst_read_drs_dfifo_progfull[4]_AND_863_o
    -------------------------------------------------  ---------------------------
    Total                                      1.507ns (0.356ns logic, 1.151ns route)
                                                       (23.6% logic, 76.4% route)
--------------------------------------------------------------------------------

Paths for end point drs_dfifo_progfull_ir_4_LDC (SLICE_X60Y131.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.426ns (data path)
  Source:               rst_read_sync (FF)
  Destination:          drs_dfifo_progfull_ir_4_LDC (LATCH)
  Data Path Delay:      2.426ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: rst_read_sync to drs_dfifo_progfull_ir_4_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y108.AQ     Tcko                  0.198   rst_read_sync
                                                       rst_read_sync
    SLICE_X57Y131.B5     net (fanout=601)      1.769   rst_read_sync
    SLICE_X57Y131.B      Tilo                  0.156   drs_dfifo_progfull_ir_4_C_4
                                                       rst_read_drs_dfifo_progfull[4]_AND_863_o1
    SLICE_X60Y131.CLK    net (fanout=2)        0.303   rst_read_drs_dfifo_progfull[4]_AND_863_o
    -------------------------------------------------  ---------------------------
    Total                                      2.426ns (0.354ns logic, 2.072ns route)
                                                       (14.6% logic, 85.4% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_drs_dfifo_progfull_ir_5_LDC = MAXDELAY TO TIMEGRP      
   "TO_drs_dfifo_progfull_ir_5_LDC" TS_dcm_v5_clkout1 DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   4.473ns.
--------------------------------------------------------------------------------

Paths for end point drs_dfifo_progfull_ir_5_LDC (SLICE_X58Y131.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    10.527ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rst_read_sync (FF)
  Destination:          drs_dfifo_progfull_ir_5_LDC (LATCH)
  Requirement:          15.000ns
  Data Path Delay:      4.473ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_read_drs_dfifo_progfull[5]_AND_861_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: rst_read_sync to drs_dfifo_progfull_ir_5_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y108.AQ     Tcko                  0.391   rst_read_sync
                                                       rst_read_sync
    SLICE_X59Y131.B1     net (fanout=601)      3.252   rst_read_sync
    SLICE_X59Y131.BMUX   Tilo                  0.313   drs_dfifo_progfull_ir_5_C_5
                                                       rst_read_drs_dfifo_progfull[5]_AND_862_o1
    SLICE_X58Y131.SR     net (fanout=2)        0.302   rst_read_drs_dfifo_progfull[5]_AND_862_o
    SLICE_X58Y131.CLK    Trck                  0.215   drs_dfifo_progfull_ir_5_LDC
                                                       drs_dfifo_progfull_ir_5_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.473ns (0.919ns logic, 3.554ns route)
                                                       (20.5% logic, 79.5% route)

--------------------------------------------------------------------------------
Slack (setup paths):    12.791ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DRS_READ_GEN[5].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i (FF)
  Destination:          drs_dfifo_progfull_ir_5_LDC (LATCH)
  Requirement:          15.000ns
  Data Path Delay:      2.209ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_read_drs_dfifo_progfull[5]_AND_861_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: DRS_READ_GEN[5].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i to drs_dfifo_progfull_ir_5_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y132.AQ     Tcko                  0.408   dfifo_progfull<5>
                                                       DRS_READ_GEN[5].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i
    SLICE_X59Y131.B2     net (fanout=4)        0.971   dfifo_progfull<5>
    SLICE_X59Y131.BMUX   Tilo                  0.313   drs_dfifo_progfull_ir_5_C_5
                                                       rst_read_drs_dfifo_progfull[5]_AND_862_o1
    SLICE_X58Y131.SR     net (fanout=2)        0.302   rst_read_drs_dfifo_progfull[5]_AND_862_o
    SLICE_X58Y131.CLK    Trck                  0.215   drs_dfifo_progfull_ir_5_LDC
                                                       drs_dfifo_progfull_ir_5_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.209ns (0.936ns logic, 1.273ns route)
                                                       (42.4% logic, 57.6% route)

--------------------------------------------------------------------------------

Paths for end point drs_dfifo_progfull_ir_5_LDC (SLICE_X58Y131.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  10.791ns (requirement - data path)
  Source:               rst_read_sync (FF)
  Destination:          drs_dfifo_progfull_ir_5_LDC (LATCH)
  Requirement:          15.000ns
  Data Path Delay:      4.209ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: rst_read_sync to drs_dfifo_progfull_ir_5_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y108.AQ     Tcko                  0.391   rst_read_sync
                                                       rst_read_sync
    SLICE_X59Y131.B1     net (fanout=601)      3.252   rst_read_sync
    SLICE_X59Y131.B      Tilo                  0.259   drs_dfifo_progfull_ir_5_C_5
                                                       rst_read_drs_dfifo_progfull[5]_AND_861_o1
    SLICE_X58Y131.CLK    net (fanout=2)        0.307   rst_read_drs_dfifo_progfull[5]_AND_861_o
    -------------------------------------------------  ---------------------------
    Total                                      4.209ns (0.650ns logic, 3.559ns route)
                                                       (15.4% logic, 84.6% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  13.055ns (requirement - data path)
  Source:               DRS_READ_GEN[5].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i (FF)
  Destination:          drs_dfifo_progfull_ir_5_LDC (LATCH)
  Requirement:          15.000ns
  Data Path Delay:      1.945ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: DRS_READ_GEN[5].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i to drs_dfifo_progfull_ir_5_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y132.AQ     Tcko                  0.408   dfifo_progfull<5>
                                                       DRS_READ_GEN[5].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i
    SLICE_X59Y131.B2     net (fanout=4)        0.971   dfifo_progfull<5>
    SLICE_X59Y131.B      Tilo                  0.259   drs_dfifo_progfull_ir_5_C_5
                                                       rst_read_drs_dfifo_progfull[5]_AND_861_o1
    SLICE_X58Y131.CLK    net (fanout=2)        0.307   rst_read_drs_dfifo_progfull[5]_AND_861_o
    -------------------------------------------------  ---------------------------
    Total                                      1.945ns (0.667ns logic, 1.278ns route)
                                                       (34.3% logic, 65.7% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_drs_dfifo_progfull_ir_5_LDC = MAXDELAY TO TIMEGRP         "TO_drs_dfifo_progfull_ir_5_LDC" TS_dcm_v5_clkout1 DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point drs_dfifo_progfull_ir_5_LDC (SLICE_X58Y131.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.221ns (requirement - (clock path skew + uncertainty - data path))
  Source:               DRS_READ_GEN[5].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i (FF)
  Destination:          drs_dfifo_progfull_ir_5_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.221ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_read_drs_dfifo_progfull[5]_AND_861_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: DRS_READ_GEN[5].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i to drs_dfifo_progfull_ir_5_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y132.AQ     Tcko                  0.200   dfifo_progfull<5>
                                                       DRS_READ_GEN[5].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i
    SLICE_X59Y131.B2     net (fanout=4)        0.574   dfifo_progfull<5>
    SLICE_X59Y131.BMUX   Tilo                  0.203   drs_dfifo_progfull_ir_5_C_5
                                                       rst_read_drs_dfifo_progfull[5]_AND_862_o1
    SLICE_X58Y131.SR     net (fanout=2)        0.159   rst_read_drs_dfifo_progfull[5]_AND_862_o
    SLICE_X58Y131.CLK    Tremck      (-Th)    -0.085   drs_dfifo_progfull_ir_5_LDC
                                                       drs_dfifo_progfull_ir_5_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.221ns (0.488ns logic, 0.733ns route)
                                                       (40.0% logic, 60.0% route)
--------------------------------------------------------------------------------
Slack (hold path):      2.711ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rst_read_sync (FF)
  Destination:          drs_dfifo_progfull_ir_5_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      2.711ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_read_drs_dfifo_progfull[5]_AND_861_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rst_read_sync to drs_dfifo_progfull_ir_5_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y108.AQ     Tcko                  0.198   rst_read_sync
                                                       rst_read_sync
    SLICE_X59Y131.B1     net (fanout=601)      2.066   rst_read_sync
    SLICE_X59Y131.BMUX   Tilo                  0.203   drs_dfifo_progfull_ir_5_C_5
                                                       rst_read_drs_dfifo_progfull[5]_AND_862_o1
    SLICE_X58Y131.SR     net (fanout=2)        0.159   rst_read_drs_dfifo_progfull[5]_AND_862_o
    SLICE_X58Y131.CLK    Tremck      (-Th)    -0.085   drs_dfifo_progfull_ir_5_LDC
                                                       drs_dfifo_progfull_ir_5_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.711ns (0.486ns logic, 2.225ns route)
                                                       (17.9% logic, 82.1% route)
--------------------------------------------------------------------------------

Paths for end point drs_dfifo_progfull_ir_5_LDC (SLICE_X58Y131.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.092ns (data path)
  Source:               DRS_READ_GEN[5].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i (FF)
  Destination:          drs_dfifo_progfull_ir_5_LDC (LATCH)
  Data Path Delay:      1.092ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: DRS_READ_GEN[5].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i to drs_dfifo_progfull_ir_5_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y132.AQ     Tcko                  0.200   dfifo_progfull<5>
                                                       DRS_READ_GEN[5].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i
    SLICE_X59Y131.B2     net (fanout=4)        0.574   dfifo_progfull<5>
    SLICE_X59Y131.B      Tilo                  0.156   drs_dfifo_progfull_ir_5_C_5
                                                       rst_read_drs_dfifo_progfull[5]_AND_861_o1
    SLICE_X58Y131.CLK    net (fanout=2)        0.162   rst_read_drs_dfifo_progfull[5]_AND_861_o
    -------------------------------------------------  ---------------------------
    Total                                      1.092ns (0.356ns logic, 0.736ns route)
                                                       (32.6% logic, 67.4% route)
--------------------------------------------------------------------------------

Paths for end point drs_dfifo_progfull_ir_5_LDC (SLICE_X58Y131.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.582ns (data path)
  Source:               rst_read_sync (FF)
  Destination:          drs_dfifo_progfull_ir_5_LDC (LATCH)
  Data Path Delay:      2.582ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: rst_read_sync to drs_dfifo_progfull_ir_5_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y108.AQ     Tcko                  0.198   rst_read_sync
                                                       rst_read_sync
    SLICE_X59Y131.B1     net (fanout=601)      2.066   rst_read_sync
    SLICE_X59Y131.B      Tilo                  0.156   drs_dfifo_progfull_ir_5_C_5
                                                       rst_read_drs_dfifo_progfull[5]_AND_861_o1
    SLICE_X58Y131.CLK    net (fanout=2)        0.162   rst_read_drs_dfifo_progfull[5]_AND_861_o
    -------------------------------------------------  ---------------------------
    Total                                      2.582ns (0.354ns logic, 2.228ns route)
                                                       (13.7% logic, 86.3% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_drs_dfifo_progfull_ir_7_LDC = MAXDELAY TO TIMEGRP      
   "TO_drs_dfifo_progfull_ir_7_LDC" TS_dcm_v5_clkout1 DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   3.872ns.
--------------------------------------------------------------------------------

Paths for end point drs_dfifo_progfull_ir_7_LDC (SLICE_X57Y127.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    11.128ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rst_read_sync (FF)
  Destination:          drs_dfifo_progfull_ir_7_LDC (LATCH)
  Requirement:          15.000ns
  Data Path Delay:      3.872ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_read_drs_dfifo_progfull[7]_AND_857_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: rst_read_sync to drs_dfifo_progfull_ir_7_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y108.AQ     Tcko                  0.391   rst_read_sync
                                                       rst_read_sync
    SLICE_X56Y127.B5     net (fanout=601)      2.620   rst_read_sync
    SLICE_X56Y127.BMUX   Tilo                  0.251   drs_dfifo_progfull_ir_7_C_7
                                                       rst_read_drs_dfifo_progfull[7]_AND_858_o1
    SLICE_X57Y127.SR     net (fanout=2)        0.330   rst_read_drs_dfifo_progfull[7]_AND_858_o
    SLICE_X57Y127.CLK    Trck                  0.280   drs_dfifo_progfull_ir_7_LDC
                                                       drs_dfifo_progfull_ir_7_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.872ns (0.922ns logic, 2.950ns route)
                                                       (23.8% logic, 76.2% route)

--------------------------------------------------------------------------------
Slack (setup paths):    12.640ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DRS_READ_GEN[7].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i (FF)
  Destination:          drs_dfifo_progfull_ir_7_LDC (LATCH)
  Requirement:          15.000ns
  Data Path Delay:      2.360ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_read_drs_dfifo_progfull[7]_AND_857_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: DRS_READ_GEN[7].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i to drs_dfifo_progfull_ir_7_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y130.AQ     Tcko                  0.447   dfifo_progfull<7>
                                                       DRS_READ_GEN[7].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i
    SLICE_X56Y127.B2     net (fanout=4)        1.052   dfifo_progfull<7>
    SLICE_X56Y127.BMUX   Tilo                  0.251   drs_dfifo_progfull_ir_7_C_7
                                                       rst_read_drs_dfifo_progfull[7]_AND_858_o1
    SLICE_X57Y127.SR     net (fanout=2)        0.330   rst_read_drs_dfifo_progfull[7]_AND_858_o
    SLICE_X57Y127.CLK    Trck                  0.280   drs_dfifo_progfull_ir_7_LDC
                                                       drs_dfifo_progfull_ir_7_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.360ns (0.978ns logic, 1.382ns route)
                                                       (41.4% logic, 58.6% route)

--------------------------------------------------------------------------------

Paths for end point drs_dfifo_progfull_ir_7_LDC (SLICE_X57Y127.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  11.310ns (requirement - data path)
  Source:               rst_read_sync (FF)
  Destination:          drs_dfifo_progfull_ir_7_LDC (LATCH)
  Requirement:          15.000ns
  Data Path Delay:      3.690ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: rst_read_sync to drs_dfifo_progfull_ir_7_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y108.AQ     Tcko                  0.391   rst_read_sync
                                                       rst_read_sync
    SLICE_X56Y127.B5     net (fanout=601)      2.620   rst_read_sync
    SLICE_X56Y127.B      Tilo                  0.205   drs_dfifo_progfull_ir_7_C_7
                                                       rst_read_drs_dfifo_progfull[7]_AND_857_o1
    SLICE_X57Y127.CLK    net (fanout=2)        0.474   rst_read_drs_dfifo_progfull[7]_AND_857_o
    -------------------------------------------------  ---------------------------
    Total                                      3.690ns (0.596ns logic, 3.094ns route)
                                                       (16.2% logic, 83.8% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  12.822ns (requirement - data path)
  Source:               DRS_READ_GEN[7].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i (FF)
  Destination:          drs_dfifo_progfull_ir_7_LDC (LATCH)
  Requirement:          15.000ns
  Data Path Delay:      2.178ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: DRS_READ_GEN[7].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i to drs_dfifo_progfull_ir_7_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y130.AQ     Tcko                  0.447   dfifo_progfull<7>
                                                       DRS_READ_GEN[7].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i
    SLICE_X56Y127.B2     net (fanout=4)        1.052   dfifo_progfull<7>
    SLICE_X56Y127.B      Tilo                  0.205   drs_dfifo_progfull_ir_7_C_7
                                                       rst_read_drs_dfifo_progfull[7]_AND_857_o1
    SLICE_X57Y127.CLK    net (fanout=2)        0.474   rst_read_drs_dfifo_progfull[7]_AND_857_o
    -------------------------------------------------  ---------------------------
    Total                                      2.178ns (0.652ns logic, 1.526ns route)
                                                       (29.9% logic, 70.1% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_drs_dfifo_progfull_ir_7_LDC = MAXDELAY TO TIMEGRP         "TO_drs_dfifo_progfull_ir_7_LDC" TS_dcm_v5_clkout1 DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point drs_dfifo_progfull_ir_7_LDC (SLICE_X57Y127.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.407ns (requirement - (clock path skew + uncertainty - data path))
  Source:               DRS_READ_GEN[7].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i (FF)
  Destination:          drs_dfifo_progfull_ir_7_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.407ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_read_drs_dfifo_progfull[7]_AND_857_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: DRS_READ_GEN[7].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i to drs_dfifo_progfull_ir_7_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y130.AQ     Tcko                  0.234   dfifo_progfull<7>
                                                       DRS_READ_GEN[7].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i
    SLICE_X56Y127.B2     net (fanout=4)        0.668   dfifo_progfull<7>
    SLICE_X56Y127.BMUX   Tilo                  0.183   drs_dfifo_progfull_ir_7_C_7
                                                       rst_read_drs_dfifo_progfull[7]_AND_858_o1
    SLICE_X57Y127.SR     net (fanout=2)        0.167   rst_read_drs_dfifo_progfull[7]_AND_858_o
    SLICE_X57Y127.CLK    Tremck      (-Th)    -0.155   drs_dfifo_progfull_ir_7_LDC
                                                       drs_dfifo_progfull_ir_7_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.407ns (0.572ns logic, 0.835ns route)
                                                       (40.7% logic, 59.3% route)
--------------------------------------------------------------------------------
Slack (hold path):      2.327ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rst_read_sync (FF)
  Destination:          drs_dfifo_progfull_ir_7_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      2.327ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_read_drs_dfifo_progfull[7]_AND_857_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rst_read_sync to drs_dfifo_progfull_ir_7_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y108.AQ     Tcko                  0.198   rst_read_sync
                                                       rst_read_sync
    SLICE_X56Y127.B5     net (fanout=601)      1.624   rst_read_sync
    SLICE_X56Y127.BMUX   Tilo                  0.183   drs_dfifo_progfull_ir_7_C_7
                                                       rst_read_drs_dfifo_progfull[7]_AND_858_o1
    SLICE_X57Y127.SR     net (fanout=2)        0.167   rst_read_drs_dfifo_progfull[7]_AND_858_o
    SLICE_X57Y127.CLK    Tremck      (-Th)    -0.155   drs_dfifo_progfull_ir_7_LDC
                                                       drs_dfifo_progfull_ir_7_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.327ns (0.536ns logic, 1.791ns route)
                                                       (23.0% logic, 77.0% route)
--------------------------------------------------------------------------------

Paths for end point drs_dfifo_progfull_ir_7_LDC (SLICE_X57Y127.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.335ns (data path)
  Source:               DRS_READ_GEN[7].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i (FF)
  Destination:          drs_dfifo_progfull_ir_7_LDC (LATCH)
  Data Path Delay:      1.335ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: DRS_READ_GEN[7].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i to drs_dfifo_progfull_ir_7_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y130.AQ     Tcko                  0.234   dfifo_progfull<7>
                                                       DRS_READ_GEN[7].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i
    SLICE_X56Y127.B2     net (fanout=4)        0.668   dfifo_progfull<7>
    SLICE_X56Y127.B      Tilo                  0.142   drs_dfifo_progfull_ir_7_C_7
                                                       rst_read_drs_dfifo_progfull[7]_AND_857_o1
    SLICE_X57Y127.CLK    net (fanout=2)        0.291   rst_read_drs_dfifo_progfull[7]_AND_857_o
    -------------------------------------------------  ---------------------------
    Total                                      1.335ns (0.376ns logic, 0.959ns route)
                                                       (28.2% logic, 71.8% route)
--------------------------------------------------------------------------------

Paths for end point drs_dfifo_progfull_ir_7_LDC (SLICE_X57Y127.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.255ns (data path)
  Source:               rst_read_sync (FF)
  Destination:          drs_dfifo_progfull_ir_7_LDC (LATCH)
  Data Path Delay:      2.255ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: rst_read_sync to drs_dfifo_progfull_ir_7_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y108.AQ     Tcko                  0.198   rst_read_sync
                                                       rst_read_sync
    SLICE_X56Y127.B5     net (fanout=601)      1.624   rst_read_sync
    SLICE_X56Y127.B      Tilo                  0.142   drs_dfifo_progfull_ir_7_C_7
                                                       rst_read_drs_dfifo_progfull[7]_AND_857_o1
    SLICE_X57Y127.CLK    net (fanout=2)        0.291   rst_read_drs_dfifo_progfull[7]_AND_857_o
    -------------------------------------------------  ---------------------------
    Total                                      2.255ns (0.340ns logic, 1.915ns route)
                                                       (15.1% logic, 84.9% route)
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_OSC
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_OSC                         |      8.000ns|      5.340ns|      7.989ns|            0|            0|            0|       268828|
| TS_dcm_gmii_clk0              |      8.000ns|      5.257ns|          N/A|            0|            0|         2236|            0|
| TS_dcm_v5_clkout1             |     15.000ns|     14.950ns|      6.174ns|            0|            0|       126140|           68|
|  TS_TO_drs_sampfreq_reg_7_LDC |     15.000ns|      6.174ns|          N/A|            0|            0|            4|            0|
|  TS_TO_drs_sampfreq_reg_6_LDC |     15.000ns|      5.251ns|          N/A|            0|            0|            4|            0|
|  TS_TO_drs_sampfreq_reg_3_LDC |     15.000ns|      5.821ns|          N/A|            0|            0|            4|            0|
|  TS_TO_drs_sampfreq_reg_5_LDC |     15.000ns|      5.125ns|          N/A|            0|            0|            4|            0|
|  TS_TO_drs_sampfreq_reg_4_LDC |     15.000ns|      5.288ns|          N/A|            0|            0|            4|            0|
|  TS_TO_drs_sampfreq_reg_0_LDC |     15.000ns|      5.533ns|          N/A|            0|            0|            4|            0|
|  TS_TO_drs_sampfreq_reg_2_LDC |     15.000ns|      5.834ns|          N/A|            0|            0|            4|            0|
|  TS_TO_drs_sampfreq_reg_1_LDC |     15.000ns|      5.507ns|          N/A|            0|            0|            4|            0|
|  TS_TO_drs_cfifo_progfull_ir_L|     15.000ns|      3.771ns|          N/A|            0|            0|            4|            0|
|  DC                           |             |             |             |             |             |             |             |
|  TS_TO_drs_dfifo_progfull_ir_0|     15.000ns|      3.865ns|          N/A|            0|            0|            4|            0|
|  _LDC                         |             |             |             |             |             |             |             |
|  TS_TO_drs_dfifo_progfull_ir_3|     15.000ns|      5.270ns|          N/A|            0|            0|            4|            0|
|  _LDC                         |             |             |             |             |             |             |             |
|  TS_TO_drs_dfifo_progfull_ir_1|     15.000ns|      4.057ns|          N/A|            0|            0|            4|            0|
|  _LDC                         |             |             |             |             |             |             |             |
|  TS_TO_drs_dfifo_progfull_ir_2|     15.000ns|      3.278ns|          N/A|            0|            0|            4|            0|
|  _LDC                         |             |             |             |             |             |             |             |
|  TS_TO_drs_dfifo_progfull_ir_6|     15.000ns|      3.974ns|          N/A|            0|            0|            4|            0|
|  _LDC                         |             |             |             |             |             |             |             |
|  TS_TO_drs_dfifo_progfull_ir_4|     15.000ns|      4.307ns|          N/A|            0|            0|            4|            0|
|  _LDC                         |             |             |             |             |             |             |             |
|  TS_TO_drs_dfifo_progfull_ir_5|     15.000ns|      4.473ns|          N/A|            0|            0|            4|            0|
|  _LDC                         |             |             |             |             |             |             |             |
|  TS_TO_drs_dfifo_progfull_ir_7|     15.000ns|      3.872ns|          N/A|            0|            0|            4|            0|
|  _LDC                         |             |             |             |             |             |             |             |
| TS_dcm_v5_clkout0             |      7.500ns|      7.490ns|      6.017ns|            0|            0|       140322|           60|
|  TS_TO_trig_offset_reg_14_LDC |      7.500ns|      4.702ns|          N/A|            0|            0|            4|            0|
|  TS_TO_trig_offset_reg_11_LDC |      7.500ns|      5.609ns|          N/A|            0|            0|            4|            0|
|  TS_TO_trig_offset_reg_13_LDC |      7.500ns|      3.972ns|          N/A|            0|            0|            4|            0|
|  TS_TO_trig_offset_reg_12_LDC |      7.500ns|      3.798ns|          N/A|            0|            0|            4|            0|
|  TS_TO_trig_offset_reg_8_LDC  |      7.500ns|      5.375ns|          N/A|            0|            0|            4|            0|
|  TS_TO_trig_offset_reg_10_LDC |      7.500ns|      5.890ns|          N/A|            0|            0|            4|            0|
|  TS_TO_trig_offset_reg_9_LDC  |      7.500ns|      5.273ns|          N/A|            0|            0|            4|            0|
|  TS_TO_trig_offset_reg_5_LDC  |      7.500ns|      3.896ns|          N/A|            0|            0|            4|            0|
|  TS_TO_trig_offset_reg_7_LDC  |      7.500ns|      4.873ns|          N/A|            0|            0|            4|            0|
|  TS_TO_trig_offset_reg_6_LDC  |      7.500ns|      5.044ns|          N/A|            0|            0|            4|            0|
|  TS_TO_trig_offset_reg_4_LDC  |      7.500ns|      5.485ns|          N/A|            0|            0|            4|            0|
|  TS_TO_trig_offset_reg_3_LDC  |      7.500ns|      5.962ns|          N/A|            0|            0|            4|            0|
|  TS_TO_trig_offset_reg_2_LDC  |      7.500ns|      4.332ns|          N/A|            0|            0|            4|            0|
|  TS_TO_trig_offset_reg_1_LDC  |      7.500ns|      6.017ns|          N/A|            0|            0|            4|            0|
|  TS_TO_trig_offset_reg_0_LDC  |      7.500ns|      5.831ns|          N/A|            0|            0|            4|            0|
| TS_dcm_v5_clkout2             |     30.000ns|     23.766ns|          N/A|            0|            0|            2|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

Derived Constraints for TS_AD9222_DCO
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_AD9222_DCO                  |      5.000ns|      0.925ns|      4.839ns|            0|            0|            0|         1808|
| TS_adc_divclk                 |      5.000ns|      4.839ns|          N/A|            0|            0|         1808|            0|
| TS_adc_ioclk                  |      5.000ns|      0.818ns|          N/A|            0|            0|            0|            0|
| TS_adc_ioclk_inv              |      5.000ns|      0.814ns|          N/A|            0|            0|            0|            0|
| TS_adc_ioclk2                 |      5.000ns|      0.818ns|          N/A|            0|            0|            0|            0|
| TS_adc_ioclk_inv2             |      5.000ns|      0.814ns|          N/A|            0|            0|            0|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

Derived Constraints for TS_BP_EXTCLK
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_BP_EXTCLK                   |    100.000ns|     32.000ns|      7.199ns|            0|            0|            0|        41298|
| TS_dcm_extclk_clk180          |    100.000ns|      7.199ns|      3.154ns|            0|            0|        41266|           32|
|  TS_TO_drs_sampfreq_TenMreg_7_|    100.000ns|      3.000ns|          N/A|            0|            0|            4|            0|
|  LDC                          |             |             |             |             |             |             |             |
|  TS_TO_drs_sampfreq_TenMreg_4_|    100.000ns|      2.245ns|          N/A|            0|            0|            4|            0|
|  LDC                          |             |             |             |             |             |             |             |
|  TS_TO_drs_sampfreq_TenMreg_6_|    100.000ns|      2.855ns|          N/A|            0|            0|            4|            0|
|  LDC                          |             |             |             |             |             |             |             |
|  TS_TO_drs_sampfreq_TenMreg_5_|    100.000ns|      2.846ns|          N/A|            0|            0|            4|            0|
|  LDC                          |             |             |             |             |             |             |             |
|  TS_TO_drs_sampfreq_TenMreg_3_|    100.000ns|      3.010ns|          N/A|            0|            0|            4|            0|
|  LDC                          |             |             |             |             |             |             |             |
|  TS_TO_drs_sampfreq_TenMreg_2_|    100.000ns|      2.658ns|          N/A|            0|            0|            4|            0|
|  LDC                          |             |             |             |             |             |             |             |
|  TS_TO_drs_sampfreq_TenMreg_1_|    100.000ns|      2.572ns|          N/A|            0|            0|            4|            0|
|  LDC                          |             |             |             |             |             |             |             |
|  TS_TO_drs_sampfreq_TenMreg_0_|    100.000ns|      3.154ns|          N/A|            0|            0|            4|            0|
|  LDC                          |             |             |             |             |             |             |             |
| TS_dcm_extclk_clkfx           |     25.000ns|      1.730ns|          N/A|            0|            0|            0|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock AD9222_DCO_N
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
AD9222_DCO_N   |    4.839|         |         |         |
AD9222_DCO_P   |    4.839|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock AD9222_DCO_P
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
AD9222_DCO_N   |    4.839|         |         |         |
AD9222_DCO_P   |    4.839|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock BP_EXTCLK_N
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
BP_EXTCLK_N    |    7.199|         |         |         |
BP_EXTCLK_P    |    7.199|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock BP_EXTCLK_P
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
BP_EXTCLK_N    |    7.199|         |         |         |
BP_EXTCLK_P    |    7.199|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock ETH_TX_CLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
ETH_TX_CLK     |    5.257|         |         |         |
OSC            |    5.257|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock OSC
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
ETH_TX_CLK     |    5.257|         |         |         |
OSC            |   12.377|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 311934 paths, 0 nets, and 52183 connections

Design statistics:
   Minimum period:  32.000ns{1}   (Maximum frequency:  31.250MHz)
   Maximum path delay from/to any node:   6.174ns


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed FRI 17 NOV 12:42:9 2017 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 649 MB



