

================================================================
== Vitis HLS Report for 'sha256Digest_256_Pipeline_LOOP_SHA256_UPDATE_64_ROUNDS'
================================================================
* Date:           Wed Jun  7 23:11:30 2023

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        chls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  11.00 ns|  4.826 ns|     2.97 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       67|       67|  0.737 us|  0.737 us|   67|   67|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |            Loop Name           |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- LOOP_SHA256_UPDATE_64_ROUNDS  |       65|       65|         2|          1|          1|    64|       yes|
        +--------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.20>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%t = alloca i32 1"   --->   Operation 5 'alloca' 't' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%c_1 = alloca i32 1"   --->   Operation 6 'alloca' 'c_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%d_1 = alloca i32 1"   --->   Operation 7 'alloca' 'd_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%g_1 = alloca i32 1"   --->   Operation 8 'alloca' 'g_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%h_1 = alloca i32 1"   --->   Operation 9 'alloca' 'h_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%Kt = alloca i32 1"   --->   Operation 10 'alloca' 'Kt' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%b_1 = alloca i32 1"   --->   Operation 11 'alloca' 'b_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%d_2 = alloca i32 1"   --->   Operation 12 'alloca' 'd_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%f_1 = alloca i32 1"   --->   Operation 13 'alloca' 'f_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%h_2 = alloca i32 1"   --->   Operation 14 'alloca' 'h_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %w_strm, i64 666, i64 9, i64 18446744073709551615"   --->   Operation 15 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %w_strm, void @empty_5, i32 0, i32 0, void @empty_25, i32 0, i32 0, void @empty_25, void @empty_25, void @empty_25, i32 0, i32 0, i32 0, i32 0, void @empty_25, void @empty_25, i32 4294967295, i32 0"   --->   Operation 16 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%a_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %a" [/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:610]   --->   Operation 17 'read' 'a_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%b_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %b" [/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:610]   --->   Operation 18 'read' 'b_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%c_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %c" [/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:610]   --->   Operation 19 'read' 'c_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%d_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %d" [/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:610]   --->   Operation 20 'read' 'd_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%e_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %e" [/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:610]   --->   Operation 21 'read' 'e_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%f_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %f" [/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:610]   --->   Operation 22 'read' 'f_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%g_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %g" [/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:610]   --->   Operation 23 'read' 'g_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%h_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %h" [/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:610]   --->   Operation 24 'read' 'h_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.42ns)   --->   "%store_ln610 = store i32 %g_read, i32 %h_2" [/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:610]   --->   Operation 25 'store' 'store_ln610' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 26 [1/1] (0.42ns)   --->   "%store_ln610 = store i32 %e_read, i32 %f_1" [/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:610]   --->   Operation 26 'store' 'store_ln610' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 27 [1/1] (0.42ns)   --->   "%store_ln610 = store i32 %c_read, i32 %d_2" [/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:610]   --->   Operation 27 'store' 'store_ln610' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 28 [1/1] (0.42ns)   --->   "%store_ln610 = store i32 %a_read, i32 %b_1" [/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:610]   --->   Operation 28 'store' 'store_ln610' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 29 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 1116352408, i32 %Kt"   --->   Operation 29 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 30 [1/1] (0.42ns)   --->   "%store_ln610 = store i32 %h_read, i32 %h_1" [/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:610]   --->   Operation 30 'store' 'store_ln610' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 31 [1/1] (0.42ns)   --->   "%store_ln610 = store i32 %f_read, i32 %g_1" [/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:610]   --->   Operation 31 'store' 'store_ln610' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 32 [1/1] (0.42ns)   --->   "%store_ln610 = store i32 %d_read, i32 %d_1" [/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:610]   --->   Operation 32 'store' 'store_ln610' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 33 [1/1] (0.42ns)   --->   "%store_ln610 = store i32 %b_read, i32 %c_1" [/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:610]   --->   Operation 33 'store' 'store_ln610' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 34 [1/1] (0.42ns)   --->   "%store_ln0 = store i7 0, i7 %t"   --->   Operation 34 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc"   --->   Operation 35 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%t_1 = load i7 %t" [/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:600->/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:684]   --->   Operation 36 'load' 't_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.77ns)   --->   "%icmp_ln682 = icmp_eq  i7 %t_1, i7 64" [/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:682]   --->   Operation 37 'icmp' 'icmp_ln682' <Predicate = true> <Delay = 0.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 38 [1/1] (0.77ns)   --->   "%t_2 = add i7 %t_1, i7 1" [/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:600->/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:684]   --->   Operation 38 'add' 't_2' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%br_ln682 = br i1 %icmp_ln682, void %for.inc.split, void %xcl_latency.LOOP_SHA256_UPDATE_64_ROUNDS.1_end.exitStub" [/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:682]   --->   Operation 39 'br' 'br_ln682' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%trunc_ln600 = trunc i7 %t_1" [/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:600->/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:684]   --->   Operation 40 'trunc' 'trunc_ln600' <Predicate = (!icmp_ln682)> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.42ns)   --->   "%store_ln682 = store i7 %t_2, i7 %t" [/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:682]   --->   Operation 41 'store' 'store_ln682' <Predicate = (!icmp_ln682)> <Delay = 0.42>

State 2 <SV = 1> <Delay = 4.82>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%a_3 = load i32 %b_1" [/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:581->/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:684]   --->   Operation 42 'load' 'a_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%c_3 = load i32 %d_2" [/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:591->/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:684]   --->   Operation 43 'load' 'c_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%e_3 = load i32 %f_1" [/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:580->/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:684]   --->   Operation 44 'load' 'e_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%g_3 = load i32 %h_2" [/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:580->/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:684]   --->   Operation 45 'load' 'g_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%c_1_load_1 = load i32 %c_1" [/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:682]   --->   Operation 46 'load' 'c_1_load_1' <Predicate = (!icmp_ln682)> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%d_1_load = load i32 %d_1" [/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:587->/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:684]   --->   Operation 47 'load' 'd_1_load' <Predicate = (!icmp_ln682)> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%g_1_load_1 = load i32 %g_1" [/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:682]   --->   Operation 48 'load' 'g_1_load_1' <Predicate = (!icmp_ln682)> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%h_1_load = load i32 %h_1" [/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:580->/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:684]   --->   Operation 49 'load' 'h_1_load' <Predicate = (!icmp_ln682)> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%Kt_load = load i32 %Kt" [/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:580->/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:684]   --->   Operation 50 'load' 'Kt_load' <Predicate = (!icmp_ln682)> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%specpipeline_ln683 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_25" [/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:683]   --->   Operation 51 'specpipeline' 'specpipeline_ln683' <Predicate = (!icmp_ln682)> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%speclooptripcount_ln668 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64" [/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:668]   --->   Operation 52 'speclooptripcount' 'speclooptripcount_ln668' <Predicate = (!icmp_ln682)> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%specloopname_ln682 = specloopname void @_ssdm_op_SpecLoopName, void @empty_14" [/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:682]   --->   Operation 53 'specloopname' 'specloopname_ln682' <Predicate = (!icmp_ln682)> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (1.63ns)   --->   "%Wt = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %w_strm" [/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:577->/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:684]   --->   Operation 54 'read' 'Wt' <Predicate = (!icmp_ln682)> <Delay = 1.63> <CoreInst = "FIFO_LUTRAM">   --->   Core 80 'FIFO_LUTRAM' <Latency = 0> <II = 1> <Delay = 1.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_2 : Operation 55 [1/1] (0.00ns) (grouped into LUT with out node xor_ln580_3)   --->   "%lshr_ln = partselect i26 @_ssdm_op_PartSelect.i26.i32.i32.i32, i32 %e_3, i32 6, i32 31" [/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:580->/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:684]   --->   Operation 55 'partselect' 'lshr_ln' <Predicate = (!icmp_ln682)> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.00ns) (grouped into LUT with out node xor_ln580_3)   --->   "%trunc_ln580 = trunc i32 %e_3" [/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:580->/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:684]   --->   Operation 56 'trunc' 'trunc_ln580' <Predicate = (!icmp_ln682)> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (0.00ns) (grouped into LUT with out node xor_ln580_3)   --->   "%lshr_ln580_1 = partselect i21 @_ssdm_op_PartSelect.i21.i32.i32.i32, i32 %e_3, i32 11, i32 31" [/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:580->/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:684]   --->   Operation 57 'partselect' 'lshr_ln580_1' <Predicate = (!icmp_ln682)> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (0.00ns) (grouped into LUT with out node xor_ln580_3)   --->   "%trunc_ln580_1 = trunc i32 %e_3" [/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:580->/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:684]   --->   Operation 58 'trunc' 'trunc_ln580_1' <Predicate = (!icmp_ln682)> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (0.00ns) (grouped into LUT with out node xor_ln580_3)   --->   "%lshr_ln580_2 = partselect i7 @_ssdm_op_PartSelect.i7.i32.i32.i32, i32 %e_3, i32 25, i32 31" [/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:580->/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:684]   --->   Operation 59 'partselect' 'lshr_ln580_2' <Predicate = (!icmp_ln682)> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (0.00ns) (grouped into LUT with out node xor_ln580_3)   --->   "%trunc_ln580_2 = trunc i32 %e_3" [/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:580->/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:684]   --->   Operation 60 'trunc' 'trunc_ln580_2' <Predicate = (!icmp_ln682)> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (0.00ns) (grouped into LUT with out node add_ln580)   --->   "%xor_ln580 = xor i32 %e_3, i32 4294967295" [/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:580->/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:684]   --->   Operation 61 'xor' 'xor_ln580' <Predicate = (!icmp_ln682)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 62 [1/1] (0.00ns) (grouped into LUT with out node xor_ln580_3)   --->   "%or_ln = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i6.i26, i6 %trunc_ln580, i26 %lshr_ln" [/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:580->/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:684]   --->   Operation 62 'bitconcatenate' 'or_ln' <Predicate = (!icmp_ln682)> <Delay = 0.00>
ST_2 : Operation 63 [1/1] (0.00ns) (grouped into LUT with out node xor_ln580_3)   --->   "%or_ln580_1 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i11.i21, i11 %trunc_ln580_1, i21 %lshr_ln580_1" [/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:580->/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:684]   --->   Operation 63 'bitconcatenate' 'or_ln580_1' <Predicate = (!icmp_ln682)> <Delay = 0.00>
ST_2 : Operation 64 [1/1] (0.00ns) (grouped into LUT with out node add_ln580)   --->   "%and_ln580 = and i32 %e_3, i32 %g_1_load_1" [/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:580->/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:684]   --->   Operation 64 'and' 'and_ln580' <Predicate = (!icmp_ln682)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 65 [1/1] (0.00ns) (grouped into LUT with out node add_ln580)   --->   "%and_ln580_1 = and i32 %g_3, i32 %xor_ln580" [/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:580->/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:684]   --->   Operation 65 'and' 'and_ln580_1' <Predicate = (!icmp_ln682)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 66 [1/1] (0.00ns) (grouped into LUT with out node xor_ln580_3)   --->   "%or_ln580_2 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i25.i7, i25 %trunc_ln580_2, i7 %lshr_ln580_2" [/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:580->/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:684]   --->   Operation 66 'bitconcatenate' 'or_ln580_2' <Predicate = (!icmp_ln682)> <Delay = 0.00>
ST_2 : Operation 67 [1/1] (0.00ns) (grouped into LUT with out node add_ln580)   --->   "%xor_ln580_1 = xor i32 %and_ln580, i32 %and_ln580_1" [/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:580->/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:684]   --->   Operation 67 'xor' 'xor_ln580_1' <Predicate = (!icmp_ln682)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 68 [1/1] (0.00ns) (grouped into LUT with out node xor_ln580_3)   --->   "%xor_ln580_2 = xor i32 %or_ln, i32 %or_ln580_1" [/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:580->/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:684]   --->   Operation 68 'xor' 'xor_ln580_2' <Predicate = (!icmp_ln682)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 69 [1/1] (0.35ns) (out node of the LUT)   --->   "%xor_ln580_3 = xor i32 %xor_ln580_2, i32 %or_ln580_2" [/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:580->/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:684]   --->   Operation 69 'xor' 'xor_ln580_3' <Predicate = (!icmp_ln682)> <Delay = 0.35> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 70 [1/1] (1.01ns)   --->   "%add_ln580_1 = add i32 %Kt_load, i32 %h_1_load" [/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:580->/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:684]   --->   Operation 70 'add' 'add_ln580_1' <Predicate = (!icmp_ln682)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 71 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln580_2 = add i32 %add_ln580_1, i32 %xor_ln580_3" [/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:580->/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:684]   --->   Operation 71 'add' 'add_ln580_2' <Predicate = (!icmp_ln682)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 72 [1/1] (1.01ns) (out node of the LUT)   --->   "%add_ln580 = add i32 %xor_ln580_1, i32 %Wt" [/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:580->/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:684]   --->   Operation 72 'add' 'add_ln580' <Predicate = (!icmp_ln682)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 73 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%T1 = add i32 %add_ln580, i32 %add_ln580_2" [/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:580->/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:684]   --->   Operation 73 'add' 'T1' <Predicate = (!icmp_ln682)> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 74 [1/1] (0.00ns) (grouped into LUT with out node xor_ln591_3)   --->   "%lshr_ln1 = partselect i30 @_ssdm_op_PartSelect.i30.i32.i32.i32, i32 %a_3, i32 2, i32 31" [/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:581->/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:684]   --->   Operation 74 'partselect' 'lshr_ln1' <Predicate = (!icmp_ln682)> <Delay = 0.00>
ST_2 : Operation 75 [1/1] (0.00ns) (grouped into LUT with out node xor_ln591_3)   --->   "%trunc_ln581 = trunc i32 %a_3" [/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:581->/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:684]   --->   Operation 75 'trunc' 'trunc_ln581' <Predicate = (!icmp_ln682)> <Delay = 0.00>
ST_2 : Operation 76 [1/1] (0.00ns) (grouped into LUT with out node xor_ln591_3)   --->   "%lshr_ln581_1 = partselect i19 @_ssdm_op_PartSelect.i19.i32.i32.i32, i32 %a_3, i32 13, i32 31" [/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:581->/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:684]   --->   Operation 76 'partselect' 'lshr_ln581_1' <Predicate = (!icmp_ln682)> <Delay = 0.00>
ST_2 : Operation 77 [1/1] (0.00ns) (grouped into LUT with out node xor_ln591_3)   --->   "%trunc_ln581_1 = trunc i32 %a_3" [/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:581->/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:684]   --->   Operation 77 'trunc' 'trunc_ln581_1' <Predicate = (!icmp_ln682)> <Delay = 0.00>
ST_2 : Operation 78 [1/1] (0.00ns) (grouped into LUT with out node xor_ln591_3)   --->   "%lshr_ln581_2 = partselect i10 @_ssdm_op_PartSelect.i10.i32.i32.i32, i32 %a_3, i32 22, i32 31" [/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:581->/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:684]   --->   Operation 78 'partselect' 'lshr_ln581_2' <Predicate = (!icmp_ln682)> <Delay = 0.00>
ST_2 : Operation 79 [1/1] (0.00ns) (grouped into LUT with out node xor_ln591_3)   --->   "%trunc_ln581_2 = trunc i32 %a_3" [/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:581->/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:684]   --->   Operation 79 'trunc' 'trunc_ln581_2' <Predicate = (!icmp_ln682)> <Delay = 0.00>
ST_2 : Operation 80 [1/1] (1.01ns)   --->   "%e_2 = add i32 %T1, i32 %d_1_load" [/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:587->/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:684]   --->   Operation 80 'add' 'e_2' <Predicate = (!icmp_ln682)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 81 [1/1] (0.00ns) (grouped into LUT with out node xor_ln591_1)   --->   "%xor_ln591 = xor i32 %c_1_load_1, i32 %c_3" [/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:591->/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:684]   --->   Operation 81 'xor' 'xor_ln591' <Predicate = (!icmp_ln682)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 82 [1/1] (0.00ns) (grouped into LUT with out node xor_ln591_1)   --->   "%and_ln591 = and i32 %a_3, i32 %xor_ln591" [/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:591->/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:684]   --->   Operation 82 'and' 'and_ln591' <Predicate = (!icmp_ln682)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 83 [1/1] (0.00ns) (grouped into LUT with out node xor_ln591_1)   --->   "%and_ln591_1 = and i32 %c_1_load_1, i32 %c_3" [/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:591->/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:684]   --->   Operation 83 'and' 'and_ln591_1' <Predicate = (!icmp_ln682)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 84 [1/1] (0.00ns) (grouped into LUT with out node xor_ln591_3)   --->   "%or_ln1 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i2.i30, i2 %trunc_ln581, i30 %lshr_ln1" [/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:591->/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:684]   --->   Operation 84 'bitconcatenate' 'or_ln1' <Predicate = (!icmp_ln682)> <Delay = 0.00>
ST_2 : Operation 85 [1/1] (0.00ns) (grouped into LUT with out node xor_ln591_3)   --->   "%or_ln591_1 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i13.i19, i13 %trunc_ln581_1, i19 %lshr_ln581_1" [/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:591->/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:684]   --->   Operation 85 'bitconcatenate' 'or_ln591_1' <Predicate = (!icmp_ln682)> <Delay = 0.00>
ST_2 : Operation 86 [1/1] (0.35ns) (out node of the LUT)   --->   "%xor_ln591_1 = xor i32 %and_ln591, i32 %and_ln591_1" [/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:591->/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:684]   --->   Operation 86 'xor' 'xor_ln591_1' <Predicate = (!icmp_ln682)> <Delay = 0.35> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 87 [1/1] (0.00ns) (grouped into LUT with out node xor_ln591_3)   --->   "%or_ln591_2 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i22.i10, i22 %trunc_ln581_2, i10 %lshr_ln581_2" [/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:591->/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:684]   --->   Operation 87 'bitconcatenate' 'or_ln591_2' <Predicate = (!icmp_ln682)> <Delay = 0.00>
ST_2 : Operation 88 [1/1] (0.00ns) (grouped into LUT with out node xor_ln591_3)   --->   "%xor_ln591_2 = xor i32 %or_ln1, i32 %or_ln591_1" [/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:591->/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:684]   --->   Operation 88 'xor' 'xor_ln591_2' <Predicate = (!icmp_ln682)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 89 [1/1] (0.35ns) (out node of the LUT)   --->   "%xor_ln591_3 = xor i32 %xor_ln591_2, i32 %or_ln591_2" [/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:591->/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:684]   --->   Operation 89 'xor' 'xor_ln591_3' <Predicate = (!icmp_ln682)> <Delay = 0.35> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 90 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln591 = add i32 %T1, i32 %xor_ln591_1" [/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:591->/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:684]   --->   Operation 90 'add' 'add_ln591' <Predicate = (!icmp_ln682)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 91 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%a_2 = add i32 %add_ln591, i32 %xor_ln591_3" [/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:591->/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:684]   --->   Operation 91 'add' 'a_2' <Predicate = (!icmp_ln682)> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 92 [1/1] (0.78ns)   --->   "%add_ln600_1 = add i6 %trunc_ln600, i6 1" [/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:600->/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:684]   --->   Operation 92 'add' 'add_ln600_1' <Predicate = (!icmp_ln682)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 93 [1/1] (0.85ns)   --->   "%Kt_1 = mux i32 @_ssdm_op_Mux.ap_auto.64i32.i6, i32 1116352408, i32 1899447441, i32 3049323471, i32 3921009573, i32 961987163, i32 1508970993, i32 2453635748, i32 2870763221, i32 3624381080, i32 310598401, i32 607225278, i32 1426881987, i32 1925078388, i32 2162078206, i32 2614888103, i32 3248222580, i32 3835390401, i32 4022224774, i32 264347078, i32 604807628, i32 770255983, i32 1249150122, i32 1555081692, i32 1996064986, i32 2554220882, i32 2821834349, i32 2952996808, i32 3210313671, i32 3336571891, i32 3584528711, i32 113926993, i32 338241895, i32 666307205, i32 773529912, i32 1294757372, i32 1396182291, i32 1695183700, i32 1986661051, i32 2177026350, i32 2456956037, i32 2730485921, i32 2820302411, i32 3259730800, i32 3345764771, i32 3516065817, i32 3600352804, i32 4094571909, i32 275423344, i32 430227734, i32 506948616, i32 659060556, i32 883997877, i32 958139571, i32 1322822218, i32 1537002063, i32 1747873779, i32 1955562222, i32 2024104815, i32 2227730452, i32 2361852424, i32 2428436474, i32 2756734187, i32 3204031479, i32 3329325298, i6 %add_ln600_1" [/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:600->/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:684]   --->   Operation 93 'mux' 'Kt_1' <Predicate = (!icmp_ln682)> <Delay = 0.85> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 94 [1/1] (0.42ns)   --->   "%store_ln682 = store i32 %g_1_load_1, i32 %h_2" [/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:682]   --->   Operation 94 'store' 'store_ln682' <Predicate = (!icmp_ln682)> <Delay = 0.42>
ST_2 : Operation 95 [1/1] (0.42ns)   --->   "%store_ln682 = store i32 %e_2, i32 %f_1" [/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:682]   --->   Operation 95 'store' 'store_ln682' <Predicate = (!icmp_ln682)> <Delay = 0.42>
ST_2 : Operation 96 [1/1] (0.42ns)   --->   "%store_ln682 = store i32 %c_1_load_1, i32 %d_2" [/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:682]   --->   Operation 96 'store' 'store_ln682' <Predicate = (!icmp_ln682)> <Delay = 0.42>
ST_2 : Operation 97 [1/1] (0.42ns)   --->   "%store_ln682 = store i32 %a_2, i32 %b_1" [/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:682]   --->   Operation 97 'store' 'store_ln682' <Predicate = (!icmp_ln682)> <Delay = 0.42>
ST_2 : Operation 98 [1/1] (0.42ns)   --->   "%store_ln682 = store i32 %Kt_1, i32 %Kt" [/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:682]   --->   Operation 98 'store' 'store_ln682' <Predicate = (!icmp_ln682)> <Delay = 0.42>
ST_2 : Operation 99 [1/1] (0.42ns)   --->   "%store_ln682 = store i32 %g_3, i32 %h_1" [/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:682]   --->   Operation 99 'store' 'store_ln682' <Predicate = (!icmp_ln682)> <Delay = 0.42>
ST_2 : Operation 100 [1/1] (0.42ns)   --->   "%store_ln682 = store i32 %e_3, i32 %g_1" [/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:682]   --->   Operation 100 'store' 'store_ln682' <Predicate = (!icmp_ln682)> <Delay = 0.42>
ST_2 : Operation 101 [1/1] (0.42ns)   --->   "%store_ln682 = store i32 %c_3, i32 %d_1" [/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:682]   --->   Operation 101 'store' 'store_ln682' <Predicate = (!icmp_ln682)> <Delay = 0.42>
ST_2 : Operation 102 [1/1] (0.42ns)   --->   "%store_ln682 = store i32 %a_3, i32 %c_1" [/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:682]   --->   Operation 102 'store' 'store_ln682' <Predicate = (!icmp_ln682)> <Delay = 0.42>
ST_2 : Operation 103 [1/1] (0.00ns)   --->   "%br_ln682 = br void %for.inc" [/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:682]   --->   Operation 103 'br' 'br_ln682' <Predicate = (!icmp_ln682)> <Delay = 0.00>
ST_2 : Operation 104 [1/1] (0.00ns)   --->   "%c_1_load = load i32 %c_1"   --->   Operation 104 'load' 'c_1_load' <Predicate = (icmp_ln682)> <Delay = 0.00>
ST_2 : Operation 105 [1/1] (0.00ns)   --->   "%d_1_load_1 = load i32 %d_1"   --->   Operation 105 'load' 'd_1_load_1' <Predicate = (icmp_ln682)> <Delay = 0.00>
ST_2 : Operation 106 [1/1] (0.00ns)   --->   "%g_1_load = load i32 %g_1"   --->   Operation 106 'load' 'g_1_load' <Predicate = (icmp_ln682)> <Delay = 0.00>
ST_2 : Operation 107 [1/1] (0.00ns)   --->   "%h_1_load_1 = load i32 %h_1"   --->   Operation 107 'load' 'h_1_load_1' <Predicate = (icmp_ln682)> <Delay = 0.00>
ST_2 : Operation 108 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %h_1_out, i32 %h_1_load_1"   --->   Operation 108 'write' 'write_ln0' <Predicate = (icmp_ln682)> <Delay = 0.00>
ST_2 : Operation 109 [1/1] (0.00ns)   --->   "%write_ln580 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %g_3_out, i32 %g_3" [/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:580->/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:684]   --->   Operation 109 'write' 'write_ln580' <Predicate = (icmp_ln682)> <Delay = 0.00>
ST_2 : Operation 110 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %f_3_out, i32 %g_1_load"   --->   Operation 110 'write' 'write_ln0' <Predicate = (icmp_ln682)> <Delay = 0.00>
ST_2 : Operation 111 [1/1] (0.00ns)   --->   "%write_ln580 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %e_3_out, i32 %e_3" [/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:580->/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:684]   --->   Operation 111 'write' 'write_ln580' <Predicate = (icmp_ln682)> <Delay = 0.00>
ST_2 : Operation 112 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %d_1_out, i32 %d_1_load_1"   --->   Operation 112 'write' 'write_ln0' <Predicate = (icmp_ln682)> <Delay = 0.00>
ST_2 : Operation 113 [1/1] (0.00ns)   --->   "%write_ln591 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %c_3_out, i32 %c_3" [/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:591->/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:684]   --->   Operation 113 'write' 'write_ln591' <Predicate = (icmp_ln682)> <Delay = 0.00>
ST_2 : Operation 114 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %b_3_out, i32 %c_1_load"   --->   Operation 114 'write' 'write_ln0' <Predicate = (icmp_ln682)> <Delay = 0.00>
ST_2 : Operation 115 [1/1] (0.00ns)   --->   "%write_ln581 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %a_3_out, i32 %a_3" [/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:581->/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:684]   --->   Operation 115 'write' 'write_ln581' <Predicate = (icmp_ln682)> <Delay = 0.00>
ST_2 : Operation 116 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 116 'ret' 'ret_ln0' <Predicate = (icmp_ln682)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 11.000ns, clock uncertainty: 2.970ns.

 <State 1>: 1.200ns
The critical path consists of the following:
	'alloca' operation ('t') [18]  (0.000 ns)
	'load' operation ('t', /home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:600->/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:684) on local variable 't' [50]  (0.000 ns)
	'add' operation ('t', /home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:600->/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:684) [56]  (0.773 ns)
	'store' operation ('store_ln682', /home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:682) of variable 't', /home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:600->/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:684 on local variable 't' [117]  (0.427 ns)

 <State 2>: 4.826ns
The critical path consists of the following:
	fifo read operation ('Wt', /home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:577->/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:684) on port 'w_strm' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:577->/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:684) [67]  (1.636 ns)
	'add' operation ('add_ln580', /home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:580->/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:684) [85]  (1.016 ns)
	'add' operation ('T1', /home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:580->/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:684) [86]  (0.731 ns)
	'add' operation ('e', /home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:587->/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:684) [93]  (1.016 ns)
	'store' operation ('store_ln682', /home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:682) of variable 'e', /home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:587->/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:684 on local variable 'f' [109]  (0.427 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
