0.7
2020.1
May 27 2020
19:59:15
/home/wiktoria/Documents/labs/cdd/lab4/lab4.sim/sim_1/behav/xsim/glbl.v,1590624368,verilog,,,,glbl,,,,,,,,
/home/wiktoria/Documents/labs/cdd/lab4/lab4.srcs/sim_1/new/carry_select_adder_TB.v,1714411165,verilog,,,,carry_select_adder_TB,,,,,,,,
/home/wiktoria/Documents/labs/cdd/lab4/lab4.srcs/sim_1/new/carry_select_module_TB.v,1714412313,verilog,,,,carry_select_module_TB,,,,,,,,
/home/wiktoria/Documents/labs/cdd/lab4/lab4.srcs/sim_1/new/subtract_module_TB.v,1713897678,verilog,,,,subtract_module_TB,,,,,,,,
/home/wiktoria/Documents/labs/cdd/lab4/lab4.srcs/sim_1/new/top_module_csa_mp_TB.v,1714413659,verilog,,,,top_module_csa_mp_TB,,,,,,,,
/home/wiktoria/Documents/labs/cdd/lab4/lab4.srcs/sources_1/imports/cdd/lab1/lab1.srcs/sources_1/new/full_adder.v,1708941932,verilog,,/home/wiktoria/Documents/labs/cdd/lab4/lab4.srcs/sources_1/imports/lab3/mp_adder.v,,full_adder,,,,,,,,
/home/wiktoria/Documents/labs/cdd/lab4/lab4.srcs/sources_1/imports/cdd/lab3/lab3.srcs/sources_1/imports/lab2/uart_top.v,1714470991,verilog,,/home/wiktoria/Documents/labs/cdd/lab4/lab4.srcs/sources_1/imports/cdd/lab3/lab3.srcs/sources_1/imports/lab2/uart_tx.v,,uart_top,,,,,,,,
/home/wiktoria/Documents/labs/cdd/lab4/lab4.srcs/sources_1/imports/cdd/lab3/lab3.srcs/sources_1/imports/lab2/uart_tx.v,1710068850,verilog,,/home/wiktoria/Documents/labs/cdd/lab4/lab4.srcs/sim_1/new/top_module_csa_mp_TB.v,,uart_tx,,,,,,,,
/home/wiktoria/Documents/labs/cdd/lab4/lab4.srcs/sources_1/imports/cdd/lab3/lab3.srcs/sources_1/new/uart_rx.v,1711348602,verilog,,/home/wiktoria/Documents/labs/cdd/lab4/lab4.srcs/sources_1/imports/cdd/lab3/lab3.srcs/sources_1/imports/lab2/uart_top.v,,uart_rx,,,,,,,,
/home/wiktoria/Documents/labs/cdd/lab4/lab4.srcs/sources_1/imports/lab3/mp_adder.v,1714464881,verilog,,/home/wiktoria/Documents/labs/cdd/lab4/lab4.srcs/sources_1/imports/new/ripple_carry_adder_Nb.v,,mp_adder,,,,,,,,
/home/wiktoria/Documents/labs/cdd/lab4/lab4.srcs/sources_1/imports/new/ripple_carry_adder_Nb.v,1708945472,verilog,,/home/wiktoria/Documents/labs/cdd/lab4/lab4.srcs/sources_1/imports/cdd/lab3/lab3.srcs/sources_1/new/uart_rx.v,,ripple_carry_adder_Nb,,,,,,,,
/home/wiktoria/Documents/labs/cdd/lab4/lab4.srcs/sources_1/new/carry_select_adder_block.v,1714412909,verilog,,/home/wiktoria/Documents/labs/cdd/lab4/lab4.srcs/sources_1/new/carry_select_adder_module.v,,carry_select_adder_block,,,,,,,,
/home/wiktoria/Documents/labs/cdd/lab4/lab4.srcs/sources_1/new/carry_select_adder_module.v,1714413048,verilog,,/home/wiktoria/Documents/labs/cdd/lab4/lab4.srcs/sources_1/imports/cdd/lab1/lab1.srcs/sources_1/new/full_adder.v,,carry_select_adder_module,,,,,,,,
/home/wiktoria/Documents/labs/cdd/lab4/lab4.srcs/sources_1/new/subtract_module.v,1714417501,verilog,,/home/wiktoria/Documents/labs/cdd/lab4/lab4.srcs/sim_1/new/subtract_module_TB.v,,subtract_module,,,,,,,,
