<stg><name>svm_Pipeline_VITIS_LOOP_21_228</name>


<trans_list>

<trans id="102" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="87" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="88" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="89" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="90" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="91" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="92" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="93" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="94" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="95" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="96" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="97" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="98" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="99" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="15" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %phi_mul55 = alloca i32 1

]]></Node>
<StgValue><ssdm name="phi_mul55"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:1 %norma = alloca i32 1

]]></Node>
<StgValue><ssdm name="norma"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="5" op_0_bw="32">
<![CDATA[
newFuncRoot:2 %j = alloca i32 1

]]></Node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
newFuncRoot:3 %zext_ln17_27_read = read i11 @_ssdm_op_Read.ap_auto.i11, i11 %zext_ln17_27

]]></Node>
<StgValue><ssdm name="zext_ln17_27_read"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="15" op_0_bw="11">
<![CDATA[
newFuncRoot:4 %zext_ln17_27_cast = zext i11 %zext_ln17_27_read

]]></Node>
<StgValue><ssdm name="zext_ln17_27_cast"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:5 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %test_vector, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="5" op_1_bw="5">
<![CDATA[
newFuncRoot:6 %store_ln0 = store i5 0, i5 %j

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:7 %store_ln0 = store i32 0, i32 %norma

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="15" op_1_bw="15">
<![CDATA[
newFuncRoot:8 %store_ln0 = store i15 0, i15 %phi_mul55

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:9 %br_ln0 = br void %for.inc.28

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
for.inc.28:0 %j_9 = load i5 %j

]]></Node>
<StgValue><ssdm name="j_9"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.inc.28:1 %icmp_ln21 = icmp_eq  i5 %j_9, i5 18

]]></Node>
<StgValue><ssdm name="icmp_ln21"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc.28:2 %empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 18, i64 18, i64 18

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.inc.28:3 %add_ln21 = add i5 %j_9, i5 1

]]></Node>
<StgValue><ssdm name="add_ln21"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc.28:4 %br_ln21 = br i1 %icmp_ln21, void %for.inc.28.split, void %for.inc15.28.exitStub

]]></Node>
<StgValue><ssdm name="br_ln21"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="22" bw="15" op_0_bw="15" op_1_bw="0">
<![CDATA[
for.inc.28.split:0 %phi_mul55_load = load i15 %phi_mul55

]]></Node>
<StgValue><ssdm name="phi_mul55_load"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="64" op_0_bw="5">
<![CDATA[
for.inc.28.split:2 %zext_ln21 = zext i5 %j_9

]]></Node>
<StgValue><ssdm name="zext_ln21"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
for.inc.28.split:3 %add_ln24 = add i15 %phi_mul55_load, i15 1248

]]></Node>
<StgValue><ssdm name="add_ln24"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
for.inc.28.split:4 %add_ln24_9 = add i15 %phi_mul55_load, i15 %zext_ln17_27_cast

]]></Node>
<StgValue><ssdm name="add_ln24_9"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="64" op_0_bw="15">
<![CDATA[
for.inc.28.split:5 %zext_ln24 = zext i15 %add_ln24_9

]]></Node>
<StgValue><ssdm name="zext_ln24"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="15" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.28.split:6 %sup_vectors_addr = getelementptr i32 %sup_vectors, i64 0, i64 %zext_ln24

]]></Node>
<StgValue><ssdm name="sup_vectors_addr"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.28.split:9 %test_vector_addr = getelementptr i32 %test_vector, i64 0, i64 %zext_ln21

]]></Node>
<StgValue><ssdm name="test_vector_addr"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="32" op_0_bw="5">
<![CDATA[
for.inc.28.split:10 %test_vector_load = load i5 %test_vector_addr

]]></Node>
<StgValue><ssdm name="test_vector_load"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="32" op_0_bw="15">
<![CDATA[
for.inc.28.split:12 %sup_vectors_load = load i15 %sup_vectors_addr

]]></Node>
<StgValue><ssdm name="sup_vectors_load"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="0" op_0_bw="5" op_1_bw="5" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc.28.split:16 %store_ln21 = store i5 %add_ln21, i5 %j

]]></Node>
<StgValue><ssdm name="store_ln21"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="0" op_0_bw="15" op_1_bw="15" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc.28.split:18 %store_ln21 = store i15 %add_ln24, i15 %phi_mul55

]]></Node>
<StgValue><ssdm name="store_ln21"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="44" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="32" op_0_bw="5">
<![CDATA[
for.inc.28.split:10 %test_vector_load = load i5 %test_vector_addr

]]></Node>
<StgValue><ssdm name="test_vector_load"/></StgValue>
</operation>

<operation id="45" st_id="2" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="32" op_0_bw="15">
<![CDATA[
for.inc.28.split:12 %sup_vectors_load = load i15 %sup_vectors_addr

]]></Node>
<StgValue><ssdm name="sup_vectors_load"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="46" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="32" op_0_bw="32">
<![CDATA[
for.inc.28.split:11 %bitcast_ln24 = bitcast i32 %test_vector_load

]]></Node>
<StgValue><ssdm name="bitcast_ln24"/></StgValue>
</operation>

<operation id="47" st_id="3" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.28.split:13 %diff = fsub i32 %bitcast_ln24, i32 %sup_vectors_load

]]></Node>
<StgValue><ssdm name="diff"/></StgValue>
</operation>
</state>

<state id="4" st_id="5">

<operation id="48" st_id="4" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.28.split:13 %diff = fsub i32 %bitcast_ln24, i32 %sup_vectors_load

]]></Node>
<StgValue><ssdm name="diff"/></StgValue>
</operation>
</state>

<state id="5" st_id="6">

<operation id="49" st_id="5" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.28.split:13 %diff = fsub i32 %bitcast_ln24, i32 %sup_vectors_load

]]></Node>
<StgValue><ssdm name="diff"/></StgValue>
</operation>
</state>

<state id="6" st_id="7">

<operation id="50" st_id="6" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.28.split:13 %diff = fsub i32 %bitcast_ln24, i32 %sup_vectors_load

]]></Node>
<StgValue><ssdm name="diff"/></StgValue>
</operation>
</state>

<state id="7" st_id="8">

<operation id="51" st_id="7" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.28.split:13 %diff = fsub i32 %bitcast_ln24, i32 %sup_vectors_load

]]></Node>
<StgValue><ssdm name="diff"/></StgValue>
</operation>
</state>

<state id="8" st_id="9">

<operation id="52" st_id="8" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.28.split:14 %diff_10 = fmul i32 %diff, i32 %diff

]]></Node>
<StgValue><ssdm name="diff_10"/></StgValue>
</operation>
</state>

<state id="9" st_id="10">

<operation id="53" st_id="9" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.28.split:14 %diff_10 = fmul i32 %diff, i32 %diff

]]></Node>
<StgValue><ssdm name="diff_10"/></StgValue>
</operation>
</state>

<state id="10" st_id="11">

<operation id="54" st_id="10" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.28.split:14 %diff_10 = fmul i32 %diff, i32 %diff

]]></Node>
<StgValue><ssdm name="diff_10"/></StgValue>
</operation>
</state>

<state id="11" st_id="12">

<operation id="55" st_id="11" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.28.split:14 %diff_10 = fmul i32 %diff, i32 %diff

]]></Node>
<StgValue><ssdm name="diff_10"/></StgValue>
</operation>
</state>

<state id="12" st_id="13">

<operation id="56" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
for.inc.28.split:1 %norma_load_10 = load i32 %norma

]]></Node>
<StgValue><ssdm name="norma_load_10"/></StgValue>
</operation>

<operation id="57" st_id="12" stage="4" lat="4">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.28.split:15 %norma_10 = fadd i32 %norma_load_10, i32 %diff_10

]]></Node>
<StgValue><ssdm name="norma_10"/></StgValue>
</operation>

<operation id="65" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
for.inc15.28.exitStub:0 %norma_load = load i32 %norma

]]></Node>
<StgValue><ssdm name="norma_load"/></StgValue>
</operation>

<operation id="66" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc15.28.exitStub:1 %write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %norma_56_out, i32 %norma_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="67" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="0">
<![CDATA[
for.inc15.28.exitStub:2 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="13" st_id="14">

<operation id="58" st_id="13" stage="3" lat="4">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.28.split:15 %norma_10 = fadd i32 %norma_load_10, i32 %diff_10

]]></Node>
<StgValue><ssdm name="norma_10"/></StgValue>
</operation>
</state>

<state id="14" st_id="15">

<operation id="59" st_id="14" stage="2" lat="4">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.28.split:15 %norma_10 = fadd i32 %norma_load_10, i32 %diff_10

]]></Node>
<StgValue><ssdm name="norma_10"/></StgValue>
</operation>
</state>

<state id="15" st_id="16">

<operation id="60" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc.28.split:7 %specpipeline_ln23 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_0

]]></Node>
<StgValue><ssdm name="specpipeline_ln23"/></StgValue>
</operation>

<operation id="61" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc.28.split:8 %specloopname_ln16 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2

]]></Node>
<StgValue><ssdm name="specloopname_ln16"/></StgValue>
</operation>

<operation id="62" st_id="15" stage="1" lat="4">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.28.split:15 %norma_10 = fadd i32 %norma_load_10, i32 %diff_10

]]></Node>
<StgValue><ssdm name="norma_10"/></StgValue>
</operation>

<operation id="63" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc.28.split:17 %store_ln21 = store i32 %norma_10, i32 %norma

]]></Node>
<StgValue><ssdm name="store_ln21"/></StgValue>
</operation>

<operation id="64" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="0" op_0_bw="0">
<![CDATA[
for.inc.28.split:19 %br_ln21 = br void %for.inc.28

]]></Node>
<StgValue><ssdm name="br_ln21"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="103" name="zext_ln17_27" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="zext_ln17_27"/></StgValue>
</port>
<port id="104" name="test_vector" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="test_vector"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="105" name="norma_56_out" dir="1" iftype="0">
<core>NULL</core><StgValue><ssdm name="norma_56_out"/></StgValue>
</port>
<port id="106" name="sup_vectors" dir="0" iftype="1">
<core>ROM</core><StgValue><ssdm name="sup_vectors"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="108" from="StgValue_107" to="phi_mul55" fromId="107" toId="18">
</dataflow>
<dataflow id="109" from="StgValue_107" to="norma" fromId="107" toId="19">
</dataflow>
<dataflow id="110" from="StgValue_107" to="j" fromId="107" toId="20">
</dataflow>
<dataflow id="112" from="_ssdm_op_Read.ap_auto.i11" to="zext_ln17_27_read" fromId="111" toId="21">
</dataflow>
<dataflow id="113" from="zext_ln17_27" to="zext_ln17_27_read" fromId="103" toId="21">
</dataflow>
<dataflow id="114" from="zext_ln17_27_read" to="zext_ln17_27_cast" fromId="21" toId="22">
</dataflow>
<dataflow id="116" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="115" toId="23">
</dataflow>
<dataflow id="117" from="test_vector" to="specinterface_ln0" fromId="104" toId="23">
</dataflow>
<dataflow id="119" from="empty" to="specinterface_ln0" fromId="118" toId="23">
</dataflow>
<dataflow id="121" from="StgValue_120" to="specinterface_ln0" fromId="120" toId="23">
</dataflow>
<dataflow id="122" from="StgValue_120" to="specinterface_ln0" fromId="120" toId="23">
</dataflow>
<dataflow id="124" from="empty_0" to="specinterface_ln0" fromId="123" toId="23">
</dataflow>
<dataflow id="126" from="StgValue_125" to="specinterface_ln0" fromId="125" toId="23">
</dataflow>
<dataflow id="127" from="StgValue_120" to="specinterface_ln0" fromId="120" toId="23">
</dataflow>
<dataflow id="128" from="empty_0" to="specinterface_ln0" fromId="123" toId="23">
</dataflow>
<dataflow id="129" from="empty_0" to="specinterface_ln0" fromId="123" toId="23">
</dataflow>
<dataflow id="130" from="empty_0" to="specinterface_ln0" fromId="123" toId="23">
</dataflow>
<dataflow id="131" from="StgValue_120" to="specinterface_ln0" fromId="120" toId="23">
</dataflow>
<dataflow id="132" from="StgValue_120" to="specinterface_ln0" fromId="120" toId="23">
</dataflow>
<dataflow id="133" from="StgValue_120" to="specinterface_ln0" fromId="120" toId="23">
</dataflow>
<dataflow id="134" from="StgValue_120" to="specinterface_ln0" fromId="120" toId="23">
</dataflow>
<dataflow id="135" from="empty_0" to="specinterface_ln0" fromId="123" toId="23">
</dataflow>
<dataflow id="136" from="empty_0" to="specinterface_ln0" fromId="123" toId="23">
</dataflow>
<dataflow id="137" from="StgValue_125" to="specinterface_ln0" fromId="125" toId="23">
</dataflow>
<dataflow id="138" from="StgValue_120" to="specinterface_ln0" fromId="120" toId="23">
</dataflow>
<dataflow id="140" from="StgValue_139" to="store_ln0" fromId="139" toId="24">
</dataflow>
<dataflow id="141" from="j" to="store_ln0" fromId="20" toId="24">
</dataflow>
<dataflow id="143" from="StgValue_142" to="store_ln0" fromId="142" toId="25">
</dataflow>
<dataflow id="144" from="norma" to="store_ln0" fromId="19" toId="25">
</dataflow>
<dataflow id="146" from="StgValue_145" to="store_ln0" fromId="145" toId="26">
</dataflow>
<dataflow id="147" from="phi_mul55" to="store_ln0" fromId="18" toId="26">
</dataflow>
<dataflow id="148" from="j" to="j_9" fromId="20" toId="28">
</dataflow>
<dataflow id="149" from="j_9" to="icmp_ln21" fromId="28" toId="29">
</dataflow>
<dataflow id="151" from="StgValue_150" to="icmp_ln21" fromId="150" toId="29">
</dataflow>
<dataflow id="153" from="_ssdm_op_SpecLoopTripCount" to="empty" fromId="152" toId="30">
</dataflow>
<dataflow id="155" from="StgValue_154" to="empty" fromId="154" toId="30">
</dataflow>
<dataflow id="156" from="StgValue_154" to="empty" fromId="154" toId="30">
</dataflow>
<dataflow id="157" from="StgValue_154" to="empty" fromId="154" toId="30">
</dataflow>
<dataflow id="158" from="j_9" to="add_ln21" fromId="28" toId="31">
</dataflow>
<dataflow id="160" from="StgValue_159" to="add_ln21" fromId="159" toId="31">
</dataflow>
<dataflow id="161" from="icmp_ln21" to="br_ln21" fromId="29" toId="32">
</dataflow>
<dataflow id="162" from="phi_mul55" to="phi_mul55_load" fromId="18" toId="33">
</dataflow>
<dataflow id="163" from="j_9" to="zext_ln21" fromId="28" toId="34">
</dataflow>
<dataflow id="164" from="phi_mul55_load" to="add_ln24" fromId="33" toId="35">
</dataflow>
<dataflow id="166" from="StgValue_165" to="add_ln24" fromId="165" toId="35">
</dataflow>
<dataflow id="167" from="phi_mul55_load" to="add_ln24_9" fromId="33" toId="36">
</dataflow>
<dataflow id="168" from="zext_ln17_27_cast" to="add_ln24_9" fromId="22" toId="36">
</dataflow>
<dataflow id="169" from="add_ln24_9" to="zext_ln24" fromId="36" toId="37">
</dataflow>
<dataflow id="170" from="sup_vectors" to="sup_vectors_addr" fromId="106" toId="38">
</dataflow>
<dataflow id="172" from="StgValue_171" to="sup_vectors_addr" fromId="171" toId="38">
</dataflow>
<dataflow id="173" from="zext_ln24" to="sup_vectors_addr" fromId="37" toId="38">
</dataflow>
<dataflow id="174" from="test_vector" to="test_vector_addr" fromId="104" toId="39">
</dataflow>
<dataflow id="175" from="StgValue_171" to="test_vector_addr" fromId="171" toId="39">
</dataflow>
<dataflow id="176" from="zext_ln21" to="test_vector_addr" fromId="34" toId="39">
</dataflow>
<dataflow id="177" from="test_vector_addr" to="test_vector_load" fromId="39" toId="40">
</dataflow>
<dataflow id="178" from="sup_vectors_addr" to="sup_vectors_load" fromId="38" toId="41">
</dataflow>
<dataflow id="179" from="add_ln21" to="store_ln21" fromId="31" toId="42">
</dataflow>
<dataflow id="180" from="j" to="store_ln21" fromId="20" toId="42">
</dataflow>
<dataflow id="181" from="add_ln24" to="store_ln21" fromId="35" toId="43">
</dataflow>
<dataflow id="182" from="phi_mul55" to="store_ln21" fromId="18" toId="43">
</dataflow>
<dataflow id="183" from="test_vector_addr" to="test_vector_load" fromId="39" toId="44">
</dataflow>
<dataflow id="184" from="sup_vectors_addr" to="sup_vectors_load" fromId="38" toId="45">
</dataflow>
<dataflow id="185" from="test_vector_load" to="bitcast_ln24" fromId="44" toId="46">
</dataflow>
<dataflow id="186" from="bitcast_ln24" to="diff" fromId="46" toId="47">
</dataflow>
<dataflow id="187" from="sup_vectors_load" to="diff" fromId="45" toId="47">
</dataflow>
<dataflow id="188" from="bitcast_ln24" to="diff" fromId="46" toId="48">
</dataflow>
<dataflow id="189" from="sup_vectors_load" to="diff" fromId="45" toId="48">
</dataflow>
<dataflow id="190" from="bitcast_ln24" to="diff" fromId="46" toId="49">
</dataflow>
<dataflow id="191" from="sup_vectors_load" to="diff" fromId="45" toId="49">
</dataflow>
<dataflow id="192" from="bitcast_ln24" to="diff" fromId="46" toId="50">
</dataflow>
<dataflow id="193" from="sup_vectors_load" to="diff" fromId="45" toId="50">
</dataflow>
<dataflow id="194" from="bitcast_ln24" to="diff" fromId="46" toId="51">
</dataflow>
<dataflow id="195" from="sup_vectors_load" to="diff" fromId="45" toId="51">
</dataflow>
<dataflow id="196" from="diff" to="diff_10" fromId="51" toId="52">
</dataflow>
<dataflow id="197" from="diff" to="diff_10" fromId="51" toId="52">
</dataflow>
<dataflow id="198" from="diff" to="diff_10" fromId="51" toId="53">
</dataflow>
<dataflow id="199" from="diff" to="diff_10" fromId="51" toId="53">
</dataflow>
<dataflow id="200" from="diff" to="diff_10" fromId="51" toId="54">
</dataflow>
<dataflow id="201" from="diff" to="diff_10" fromId="51" toId="54">
</dataflow>
<dataflow id="202" from="diff" to="diff_10" fromId="51" toId="55">
</dataflow>
<dataflow id="203" from="diff" to="diff_10" fromId="51" toId="55">
</dataflow>
<dataflow id="204" from="norma" to="norma_load_10" fromId="19" toId="56">
</dataflow>
<dataflow id="205" from="norma_load_10" to="norma_10" fromId="56" toId="57">
</dataflow>
<dataflow id="206" from="diff_10" to="norma_10" fromId="55" toId="57">
</dataflow>
<dataflow id="207" from="norma_load_10" to="norma_10" fromId="56" toId="58">
</dataflow>
<dataflow id="208" from="diff_10" to="norma_10" fromId="55" toId="58">
</dataflow>
<dataflow id="209" from="norma_load_10" to="norma_10" fromId="56" toId="59">
</dataflow>
<dataflow id="210" from="diff_10" to="norma_10" fromId="55" toId="59">
</dataflow>
<dataflow id="212" from="_ssdm_op_SpecPipeline" to="specpipeline_ln23" fromId="211" toId="60">
</dataflow>
<dataflow id="213" from="StgValue_107" to="specpipeline_ln23" fromId="107" toId="60">
</dataflow>
<dataflow id="214" from="StgValue_120" to="specpipeline_ln23" fromId="120" toId="60">
</dataflow>
<dataflow id="215" from="StgValue_120" to="specpipeline_ln23" fromId="120" toId="60">
</dataflow>
<dataflow id="216" from="StgValue_120" to="specpipeline_ln23" fromId="120" toId="60">
</dataflow>
<dataflow id="217" from="empty_0" to="specpipeline_ln23" fromId="123" toId="60">
</dataflow>
<dataflow id="219" from="_ssdm_op_SpecLoopName" to="specloopname_ln16" fromId="218" toId="61">
</dataflow>
<dataflow id="221" from="empty_2" to="specloopname_ln16" fromId="220" toId="61">
</dataflow>
<dataflow id="222" from="norma_load_10" to="norma_10" fromId="56" toId="62">
</dataflow>
<dataflow id="223" from="diff_10" to="norma_10" fromId="55" toId="62">
</dataflow>
<dataflow id="224" from="norma_10" to="store_ln21" fromId="62" toId="63">
</dataflow>
<dataflow id="225" from="norma" to="store_ln21" fromId="19" toId="63">
</dataflow>
<dataflow id="226" from="norma" to="norma_load" fromId="19" toId="65">
</dataflow>
<dataflow id="228" from="_ssdm_op_Write.ap_auto.floatP0A" to="write_ln0" fromId="227" toId="66">
</dataflow>
<dataflow id="229" from="norma_56_out" to="write_ln0" fromId="105" toId="66">
</dataflow>
<dataflow id="230" from="norma_load" to="write_ln0" fromId="65" toId="66">
</dataflow>
<dataflow id="231" from="icmp_ln21" to="StgValue_2" fromId="29" toId="2">
</dataflow>
<dataflow id="232" from="icmp_ln21" to="StgValue_3" fromId="29" toId="3">
</dataflow>
<dataflow id="233" from="icmp_ln21" to="StgValue_4" fromId="29" toId="4">
</dataflow>
<dataflow id="234" from="icmp_ln21" to="StgValue_13" fromId="29" toId="13">
</dataflow>
</dataflows>


</stg>
