# VerilogLogicDesign
Verilog Gate-level modeling
