// Initial wiring: [0, 8, 4, 9, 14, 2, 7, 11, 3, 12, 5, 6, 15, 1, 10, 13]
// Resulting wiring: [0, 8, 4, 9, 14, 2, 7, 11, 3, 12, 5, 6, 15, 1, 10, 13]
OPENQASM 2.0;
include "qelib1.inc";
qreg q[16];
cx q[5], q[4];
cx q[4], q[3];
cx q[5], q[2];
cx q[6], q[1];
cx q[7], q[6];
cx q[8], q[7];
cx q[9], q[6];
cx q[6], q[5];
cx q[9], q[6];
cx q[10], q[5];
cx q[5], q[2];
cx q[10], q[5];
cx q[12], q[11];
cx q[11], q[10];
cx q[10], q[5];
cx q[11], q[4];
cx q[12], q[11];
cx q[13], q[10];
cx q[10], q[5];
cx q[14], q[9];
cx q[9], q[6];
cx q[6], q[5];
cx q[9], q[6];
cx q[14], q[9];
cx q[15], q[14];
cx q[11], q[12];
cx q[12], q[11];
cx q[10], q[11];
