<head>
  <style>
    .log { font-family: "Courier New", Consolas, monospace; font-size: 80%; }
    .test-failed { background-color: #ffaaaa; }
    .test-passed { background-color: #aaffaa; }
  </style>
</head>
<body>
<h3><a href="https://github.com/zachjs/sv2v" target="_blank">zachjs-sv2v</a></h3>
<pre class="test-passed">
description: minimal &amp; operator simulation test (without result verification)
rc: 0 (means success: 1)
tags: 11.4.8
incdirs: /tmpfs/src/github/sv-tests/tests/generated/operators_sim
top_module: 
type: simulation parsing
mode: parsing
files: <a href="../../../../tests/generated/operators_sim/11.4.8--simple_bit_and_operator_sim.sv.html" target="file-frame">tests/generated/operators_sim/11.4.8--simple_bit_and_operator_sim.sv</a>
defines: 
time_elapsed: 0.011s
ram usage: 9764 KB
</pre>
<pre class="log">

zachjs-sv2v -I/tmpfs/src/github/sv-tests/tests/generated/operators_sim <a href="../../../../tests/generated/operators_sim/11.4.8--simple_bit_and_operator_sim.sv.html" target="file-frame">tests/generated/operators_sim/11.4.8--simple_bit_and_operator_sim.sv</a>
module top (
	a,
	b,
	c
);
	input [3:0] a;
	input [3:0] b;
	output [3:0] c;
	assign c = a &amp; b;
endmodule

</pre>
</body>