// Seed: 3589091667
module module_0 (
    id_1,
    id_2
);
  output wire id_2;
  output wire id_1;
  wire id_3;
  assign id_3 = id_3;
endmodule
module module_1 ();
  assign id_1 = 1'b0;
  module_0(
      id_1, id_1
  );
endmodule
module module_2 (
    input tri1 id_0,
    input wand id_1,
    input wire id_2
);
  always_latch @(id_2 <= id_1) begin
    id_4 <= 1'd0;
    id_4 <= 1;
    $display(id_4);
    id_4 <= 1;
  end
  assign id_5 = 1;
  assign id_5 = id_2;
  wire id_6;
  module_0(
      id_6, id_6
  );
endmodule
