#-----------------------------------------------------------
# Vivado v2024.2 (64-bit)
# SW Build 5239630 on Fri Nov 08 22:35:27 MST 2024
# IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
# SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
# Start of session at: Mon Jan 27 23:51:46 2025
# Process ID         : 15204
# Current directory  : C:/Users/Dustin.Mock/code/ece383/Lab1
# Command line       : vivado.exe -gui_launcher_event rodinguilauncherevent18660 C:\Users\Dustin.Mock\code\ece383\Lab1\ece383_lab1.xpr
# Log file           : C:/Users/Dustin.Mock/code/ece383/Lab1/vivado.log
# Journal file       : C:/Users/Dustin.Mock/code/ece383/Lab1\vivado.jou
# Running On         : C26-5CG2151GFM
# Platform           : Windows Server 2016 or Windows 10
# Operating System   : 22631
# Processor Detail   : 11th Gen Intel(R) Core(TM) i7-1165G7 @ 2.80GHz
# CPU Frequency      : 2804 MHz
# CPU Physical cores : 4
# CPU Logical cores  : 8
# Host memory        : 16374 MB
# Swap memory        : 23622 MB
# Total Virtual      : 39997 MB
# Available Virtual  : 14134 MB
#-----------------------------------------------------------
start_gui
open_project C:/Users/Dustin.Mock/code/ece383/Lab1/ece383_lab1.xpr
update_compile_order -fileset sources_1
launch_simulation
launch_simulation
launch_simulation
source VGA_tb.tcl
close_sim
launch_simulation
launch_simulation
source VGA_tb.tcl
close_sim
launch_simulation
source VGA_tb.tcl
import_files -norecurse {C:/Users/Dustin.Mock/Downloads/Lab01_cadet_code/dvid.vhdl C:/Users/Dustin.Mock/Downloads/Lab01_cadet_code/video.vhdl C:/Users/Dustin.Mock/Downloads/Lab01_cadet_code/lab1.vhdl C:/Users/Dustin.Mock/Downloads/Lab01_cadet_code/tdms.vhdl C:/Users/Dustin.Mock/Downloads/Lab01_cadet_code/scopeface.vhd}
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files C:/Users/Dustin.Mock/code/ece383/Lab1/ece383_lab1.srcs/sources_1/imports/Lab01_cadet_code/scopeface.vhd] -no_script -reset -force -quiet
remove_files  C:/Users/Dustin.Mock/code/ece383/Lab1/ece383_lab1.srcs/sources_1/imports/Lab01_cadet_code/scopeface.vhd
file delete -force C:/Users/Dustin.Mock/code/ece383/Lab1/ece383_lab1.srcs/sources_1/imports/Lab01_cadet_code/scopeface.vhd
add_files -fileset constrs_1 -norecurse C:/Users/Dustin.Mock/Downloads/Lab01_cadet_code/Lab1.xdc
import_files -fileset constrs_1 C:/Users/Dustin.Mock/Downloads/Lab01_cadet_code/Lab1.xdc
create_ip -name clk_wiz -vendor xilinx.com -library ip -version 6.0 -module_name clk_wiz_0
set_property -dict [list \
  CONFIG.CLKOUT1_JITTER {175.402} \
  CONFIG.CLKOUT1_REQUESTED_OUT_FREQ {25} \
  CONFIG.CLKOUT2_JITTER {125.247} \
  CONFIG.CLKOUT2_PHASE_ERROR {98.575} \
  CONFIG.CLKOUT2_REQUESTED_OUT_FREQ {125} \
  CONFIG.CLKOUT2_USED {true} \
  CONFIG.CLKOUT3_JITTER {125.247} \
  CONFIG.CLKOUT3_PHASE_ERROR {98.575} \
  CONFIG.CLKOUT3_REQUESTED_OUT_FREQ {125} \
  CONFIG.CLKOUT3_REQUESTED_PHASE {180} \
  CONFIG.CLKOUT3_USED {true} \
  CONFIG.CLK_IN1_BOARD_INTERFACE {sys_clock} \
  CONFIG.MMCM_CLKOUT0_DIVIDE_F {40.000} \
  CONFIG.MMCM_CLKOUT1_DIVIDE {8} \
  CONFIG.MMCM_CLKOUT2_DIVIDE {8} \
  CONFIG.MMCM_CLKOUT2_PHASE {180.000} \
  CONFIG.NUM_OUT_CLKS {3} \
  CONFIG.RESET_BOARD_INTERFACE {reset} \
  CONFIG.RESET_PORT {resetn} \
  CONFIG.RESET_TYPE {ACTIVE_LOW} \
  CONFIG.USE_LOCKED {false} \
] [get_ips clk_wiz_0]
generate_target {instantiation_template} [get_files c:/Users/Dustin.Mock/code/ece383/Lab1/ece383_lab1.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci]
update_compile_order -fileset sources_1
generate_target all [get_files  c:/Users/Dustin.Mock/code/ece383/Lab1/ece383_lab1.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci]
catch { config_ip_cache -export [get_ips -all clk_wiz_0] }
export_ip_user_files -of_objects [get_files c:/Users/Dustin.Mock/code/ece383/Lab1/ece383_lab1.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] c:/Users/Dustin.Mock/code/ece383/Lab1/ece383_lab1.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci]
launch_runs clk_wiz_0_synth_1 -jobs 4
wait_on_run clk_wiz_0_synth_1
wait_on_run clk_wiz_0_synth_1
close_sim
launch_simulation
source VGA_tb.tcl
move_files -fileset sim_1 [get_files  C:/Users/Dustin.Mock/code/ece383/Lab1/ece383_lab1.srcs/sources_1/new/VGA_tb.vhd]
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
close_sim
launch_simulation
source VGA_tb.tcl
close_sim
launch_simulation
source VGA_tb.tcl
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files C:/Users/Dustin.Mock/code/ece383/Lab1/ece383_lab1.srcs/sources_1/new/top_nexys_lab1.vhd] -no_script -reset -force -quiet
remove_files  C:/Users/Dustin.Mock/code/ece383/Lab1/ece383_lab1.srcs/sources_1/new/top_nexys_lab1.vhd
file delete -force C:/Users/Dustin.Mock/code/ece383/Lab1/ece383_lab1.srcs/sources_1/new/top_nexys_lab1.vhd
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
reset_run synth_1
close_sim
open_hw_manager
connect_hw_server -allow_non_jtag
open_hw_target
current_hw_device [get_hw_devices xc7a200t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a200t_0] 0]
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
close_hw_manager
close [ open C:/Users/Dustin.Mock/code/ece383/Lab1/ece383_lab1.srcs/sources_1/new/debounce_fsm.vhd w ]
add_files C:/Users/Dustin.Mock/code/ece383/Lab1/ece383_lab1.srcs/sources_1/new/debounce_fsm.vhd
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
open_hw_manager
connect_hw_server -allow_non_jtag
open_hw_target
set_property PROGRAM.FILE {C:/Users/Dustin.Mock/code/ece383/Lab1/ece383_lab1.runs/impl_1/lab1.bit} [get_hw_devices xc7a200t_0]
current_hw_device [get_hw_devices xc7a200t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a200t_0] 0]
set_property PROBES.FILE {} [get_hw_devices xc7a200t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a200t_0]
set_property PROGRAM.FILE {C:/Users/Dustin.Mock/code/ece383/Lab1/ece383_lab1.runs/impl_1/lab1.bit} [get_hw_devices xc7a200t_0]
program_hw_devices [get_hw_devices xc7a200t_0]
refresh_hw_device [lindex [get_hw_devices xc7a200t_0] 0]
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
set_property PROBES.FILE {} [get_hw_devices xc7a200t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a200t_0]
set_property PROGRAM.FILE {C:/Users/Dustin.Mock/code/ece383/Lab1/ece383_lab1.runs/impl_1/lab1.bit} [get_hw_devices xc7a200t_0]
program_hw_devices [get_hw_devices xc7a200t_0]
refresh_hw_device [lindex [get_hw_devices xc7a200t_0] 0]
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
set_property PROBES.FILE {} [get_hw_devices xc7a200t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a200t_0]
set_property PROGRAM.FILE {C:/Users/Dustin.Mock/code/ece383/Lab1/ece383_lab1.runs/impl_1/lab1.bit} [get_hw_devices xc7a200t_0]
program_hw_devices [get_hw_devices xc7a200t_0]
refresh_hw_device [lindex [get_hw_devices xc7a200t_0] 0]
create_project ece383_hw7 C:/Users/Dustin.Mock/code/ece383/ece383_hw7 -part xc7a200tsbg484-1
set_property board_part digilentinc.com:nexys_video:part0:1.2 [current_project]
set_property simulator_language VHDL [current_project]
add_files -norecurse {C:/Users/Dustin.Mock/Downloads/Homework_7/button_debounce.vhdl C:/Users/Dustin.Mock/Downloads/Homework_7/lec10_tb.vhdl C:/Users/Dustin.Mock/Downloads/Homework_7/hw07_tb.vhdl C:/Users/Dustin.Mock/Downloads/Homework_7/lec10.vhdl}
import_files -force -norecurse
import_files -fileset constrs_1 -force -norecurse C:/Users/Dustin.Mock/Downloads/Nexys-Video-Master.xdc
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
current_project ece383_lab1
set_property PROBES.FILE {} [get_hw_devices xc7a200t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a200t_0]
set_property PROGRAM.FILE {C:/Users/Dustin.Mock/code/ece383/Lab1/ece383_lab1.runs/impl_1/lab1.bit} [get_hw_devices xc7a200t_0]
program_hw_devices [get_hw_devices xc7a200t_0]
refresh_hw_device [lindex [get_hw_devices xc7a200t_0] 0]
set_property PROBES.FILE {} [get_hw_devices xc7a200t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a200t_0]
set_property PROGRAM.FILE {C:/Users/Dustin.Mock/code/ece383/Lab1/ece383_lab1.runs/impl_1/lab1.bit} [get_hw_devices xc7a200t_0]
program_hw_devices [get_hw_devices xc7a200t_0]
refresh_hw_device [lindex [get_hw_devices xc7a200t_0] 0]
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
current_project ece383_hw7
close_project
open_project C:/Users/Dustin.Mock/code/ece383/ece383_hw7/ece383_hw7.xpr
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
launch_simulation
source hw07_tb.tcl
close_sim
launch_simulation
launch_simulation
launch_simulation
launch_simulation
launch_simulation
launch_simulation
source hw07_tb.tcl
close_sim
close_project
