
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//mkfs.cramfs_gcc_-O3:     file format elf64-littleaarch64


Disassembly of section .init:

0000000000401598 <.init>:
  401598:	stp	x29, x30, [sp, #-16]!
  40159c:	mov	x29, sp
  4015a0:	bl	4027b4 <ferror@plt+0xdf4>
  4015a4:	ldp	x29, x30, [sp], #16
  4015a8:	ret

Disassembly of section .plt:

00000000004015b0 <memcpy@plt-0x20>:
  4015b0:	stp	x16, x30, [sp, #-16]!
  4015b4:	adrp	x16, 417000 <ferror@plt+0x15640>
  4015b8:	ldr	x17, [x16, #4088]
  4015bc:	add	x16, x16, #0xff8
  4015c0:	br	x17
  4015c4:	nop
  4015c8:	nop
  4015cc:	nop

00000000004015d0 <memcpy@plt>:
  4015d0:	adrp	x16, 418000 <ferror@plt+0x16640>
  4015d4:	ldr	x17, [x16]
  4015d8:	add	x16, x16, #0x0
  4015dc:	br	x17

00000000004015e0 <memmove@plt>:
  4015e0:	adrp	x16, 418000 <ferror@plt+0x16640>
  4015e4:	ldr	x17, [x16, #8]
  4015e8:	add	x16, x16, #0x8
  4015ec:	br	x17

00000000004015f0 <_exit@plt>:
  4015f0:	adrp	x16, 418000 <ferror@plt+0x16640>
  4015f4:	ldr	x17, [x16, #16]
  4015f8:	add	x16, x16, #0x10
  4015fc:	br	x17

0000000000401600 <strtoul@plt>:
  401600:	adrp	x16, 418000 <ferror@plt+0x16640>
  401604:	ldr	x17, [x16, #24]
  401608:	add	x16, x16, #0x18
  40160c:	br	x17

0000000000401610 <strlen@plt>:
  401610:	adrp	x16, 418000 <ferror@plt+0x16640>
  401614:	ldr	x17, [x16, #32]
  401618:	add	x16, x16, #0x20
  40161c:	br	x17

0000000000401620 <fputs@plt>:
  401620:	adrp	x16, 418000 <ferror@plt+0x16640>
  401624:	ldr	x17, [x16, #40]
  401628:	add	x16, x16, #0x28
  40162c:	br	x17

0000000000401630 <exit@plt>:
  401630:	adrp	x16, 418000 <ferror@plt+0x16640>
  401634:	ldr	x17, [x16, #48]
  401638:	add	x16, x16, #0x30
  40163c:	br	x17

0000000000401640 <dup@plt>:
  401640:	adrp	x16, 418000 <ferror@plt+0x16640>
  401644:	ldr	x17, [x16, #56]
  401648:	add	x16, x16, #0x38
  40164c:	br	x17

0000000000401650 <compress@plt>:
  401650:	adrp	x16, 418000 <ferror@plt+0x16640>
  401654:	ldr	x17, [x16, #64]
  401658:	add	x16, x16, #0x40
  40165c:	br	x17

0000000000401660 <strtod@plt>:
  401660:	adrp	x16, 418000 <ferror@plt+0x16640>
  401664:	ldr	x17, [x16, #72]
  401668:	add	x16, x16, #0x48
  40166c:	br	x17

0000000000401670 <readlink@plt>:
  401670:	adrp	x16, 418000 <ferror@plt+0x16640>
  401674:	ldr	x17, [x16, #80]
  401678:	add	x16, x16, #0x50
  40167c:	br	x17

0000000000401680 <__cxa_atexit@plt>:
  401680:	adrp	x16, 418000 <ferror@plt+0x16640>
  401684:	ldr	x17, [x16, #88]
  401688:	add	x16, x16, #0x58
  40168c:	br	x17

0000000000401690 <fputc@plt>:
  401690:	adrp	x16, 418000 <ferror@plt+0x16640>
  401694:	ldr	x17, [x16, #96]
  401698:	add	x16, x16, #0x60
  40169c:	br	x17

00000000004016a0 <crc32@plt>:
  4016a0:	adrp	x16, 418000 <ferror@plt+0x16640>
  4016a4:	ldr	x17, [x16, #104]
  4016a8:	add	x16, x16, #0x68
  4016ac:	br	x17

00000000004016b0 <snprintf@plt>:
  4016b0:	adrp	x16, 418000 <ferror@plt+0x16640>
  4016b4:	ldr	x17, [x16, #112]
  4016b8:	add	x16, x16, #0x70
  4016bc:	br	x17

00000000004016c0 <localeconv@plt>:
  4016c0:	adrp	x16, 418000 <ferror@plt+0x16640>
  4016c4:	ldr	x17, [x16, #120]
  4016c8:	add	x16, x16, #0x78
  4016cc:	br	x17

00000000004016d0 <fileno@plt>:
  4016d0:	adrp	x16, 418000 <ferror@plt+0x16640>
  4016d4:	ldr	x17, [x16, #128]
  4016d8:	add	x16, x16, #0x80
  4016dc:	br	x17

00000000004016e0 <fsync@plt>:
  4016e0:	adrp	x16, 418000 <ferror@plt+0x16640>
  4016e4:	ldr	x17, [x16, #136]
  4016e8:	add	x16, x16, #0x88
  4016ec:	br	x17

00000000004016f0 <malloc@plt>:
  4016f0:	adrp	x16, 418000 <ferror@plt+0x16640>
  4016f4:	ldr	x17, [x16, #144]
  4016f8:	add	x16, x16, #0x90
  4016fc:	br	x17

0000000000401700 <open@plt>:
  401700:	adrp	x16, 418000 <ferror@plt+0x16640>
  401704:	ldr	x17, [x16, #152]
  401708:	add	x16, x16, #0x98
  40170c:	br	x17

0000000000401710 <__strtol_internal@plt>:
  401710:	adrp	x16, 418000 <ferror@plt+0x16640>
  401714:	ldr	x17, [x16, #160]
  401718:	add	x16, x16, #0xa0
  40171c:	br	x17

0000000000401720 <strncmp@plt>:
  401720:	adrp	x16, 418000 <ferror@plt+0x16640>
  401724:	ldr	x17, [x16, #168]
  401728:	add	x16, x16, #0xa8
  40172c:	br	x17

0000000000401730 <bindtextdomain@plt>:
  401730:	adrp	x16, 418000 <ferror@plt+0x16640>
  401734:	ldr	x17, [x16, #176]
  401738:	add	x16, x16, #0xb0
  40173c:	br	x17

0000000000401740 <__libc_start_main@plt>:
  401740:	adrp	x16, 418000 <ferror@plt+0x16640>
  401744:	ldr	x17, [x16, #184]
  401748:	add	x16, x16, #0xb8
  40174c:	br	x17

0000000000401750 <fgetc@plt>:
  401750:	adrp	x16, 418000 <ferror@plt+0x16640>
  401754:	ldr	x17, [x16, #192]
  401758:	add	x16, x16, #0xc0
  40175c:	br	x17

0000000000401760 <memset@plt>:
  401760:	adrp	x16, 418000 <ferror@plt+0x16640>
  401764:	ldr	x17, [x16, #200]
  401768:	add	x16, x16, #0xc8
  40176c:	br	x17

0000000000401770 <getopt@plt>:
  401770:	adrp	x16, 418000 <ferror@plt+0x16640>
  401774:	ldr	x17, [x16, #208]
  401778:	add	x16, x16, #0xd0
  40177c:	br	x17

0000000000401780 <__strtoul_internal@plt>:
  401780:	adrp	x16, 418000 <ferror@plt+0x16640>
  401784:	ldr	x17, [x16, #216]
  401788:	add	x16, x16, #0xd8
  40178c:	br	x17

0000000000401790 <calloc@plt>:
  401790:	adrp	x16, 418000 <ferror@plt+0x16640>
  401794:	ldr	x17, [x16, #224]
  401798:	add	x16, x16, #0xe0
  40179c:	br	x17

00000000004017a0 <realloc@plt>:
  4017a0:	adrp	x16, 418000 <ferror@plt+0x16640>
  4017a4:	ldr	x17, [x16, #232]
  4017a8:	add	x16, x16, #0xe8
  4017ac:	br	x17

00000000004017b0 <getpagesize@plt>:
  4017b0:	adrp	x16, 418000 <ferror@plt+0x16640>
  4017b4:	ldr	x17, [x16, #240]
  4017b8:	add	x16, x16, #0xf0
  4017bc:	br	x17

00000000004017c0 <strdup@plt>:
  4017c0:	adrp	x16, 418000 <ferror@plt+0x16640>
  4017c4:	ldr	x17, [x16, #248]
  4017c8:	add	x16, x16, #0xf8
  4017cc:	br	x17

00000000004017d0 <close@plt>:
  4017d0:	adrp	x16, 418000 <ferror@plt+0x16640>
  4017d4:	ldr	x17, [x16, #256]
  4017d8:	add	x16, x16, #0x100
  4017dc:	br	x17

00000000004017e0 <__gmon_start__@plt>:
  4017e0:	adrp	x16, 418000 <ferror@plt+0x16640>
  4017e4:	ldr	x17, [x16, #264]
  4017e8:	add	x16, x16, #0x108
  4017ec:	br	x17

00000000004017f0 <write@plt>:
  4017f0:	adrp	x16, 418000 <ferror@plt+0x16640>
  4017f4:	ldr	x17, [x16, #272]
  4017f8:	add	x16, x16, #0x110
  4017fc:	br	x17

0000000000401800 <abort@plt>:
  401800:	adrp	x16, 418000 <ferror@plt+0x16640>
  401804:	ldr	x17, [x16, #280]
  401808:	add	x16, x16, #0x118
  40180c:	br	x17

0000000000401810 <puts@plt>:
  401810:	adrp	x16, 418000 <ferror@plt+0x16640>
  401814:	ldr	x17, [x16, #288]
  401818:	add	x16, x16, #0x120
  40181c:	br	x17

0000000000401820 <memcmp@plt>:
  401820:	adrp	x16, 418000 <ferror@plt+0x16640>
  401824:	ldr	x17, [x16, #296]
  401828:	add	x16, x16, #0x128
  40182c:	br	x17

0000000000401830 <textdomain@plt>:
  401830:	adrp	x16, 418000 <ferror@plt+0x16640>
  401834:	ldr	x17, [x16, #304]
  401838:	add	x16, x16, #0x130
  40183c:	br	x17

0000000000401840 <strcmp@plt>:
  401840:	adrp	x16, 418000 <ferror@plt+0x16640>
  401844:	ldr	x17, [x16, #312]
  401848:	add	x16, x16, #0x138
  40184c:	br	x17

0000000000401850 <warn@plt>:
  401850:	adrp	x16, 418000 <ferror@plt+0x16640>
  401854:	ldr	x17, [x16, #320]
  401858:	add	x16, x16, #0x140
  40185c:	br	x17

0000000000401860 <__ctype_b_loc@plt>:
  401860:	adrp	x16, 418000 <ferror@plt+0x16640>
  401864:	ldr	x17, [x16, #328]
  401868:	add	x16, x16, #0x148
  40186c:	br	x17

0000000000401870 <mmap@plt>:
  401870:	adrp	x16, 418000 <ferror@plt+0x16640>
  401874:	ldr	x17, [x16, #336]
  401878:	add	x16, x16, #0x150
  40187c:	br	x17

0000000000401880 <strtol@plt>:
  401880:	adrp	x16, 418000 <ferror@plt+0x16640>
  401884:	ldr	x17, [x16, #344]
  401888:	add	x16, x16, #0x158
  40188c:	br	x17

0000000000401890 <free@plt>:
  401890:	adrp	x16, 418000 <ferror@plt+0x16640>
  401894:	ldr	x17, [x16, #352]
  401898:	add	x16, x16, #0x160
  40189c:	br	x17

00000000004018a0 <scandir@plt>:
  4018a0:	adrp	x16, 418000 <ferror@plt+0x16640>
  4018a4:	ldr	x17, [x16, #360]
  4018a8:	add	x16, x16, #0x168
  4018ac:	br	x17

00000000004018b0 <vasprintf@plt>:
  4018b0:	adrp	x16, 418000 <ferror@plt+0x16640>
  4018b4:	ldr	x17, [x16, #368]
  4018b8:	add	x16, x16, #0x170
  4018bc:	br	x17

00000000004018c0 <strndup@plt>:
  4018c0:	adrp	x16, 418000 <ferror@plt+0x16640>
  4018c4:	ldr	x17, [x16, #376]
  4018c8:	add	x16, x16, #0x178
  4018cc:	br	x17

00000000004018d0 <strspn@plt>:
  4018d0:	adrp	x16, 418000 <ferror@plt+0x16640>
  4018d4:	ldr	x17, [x16, #384]
  4018d8:	add	x16, x16, #0x180
  4018dc:	br	x17

00000000004018e0 <strchr@plt>:
  4018e0:	adrp	x16, 418000 <ferror@plt+0x16640>
  4018e4:	ldr	x17, [x16, #392]
  4018e8:	add	x16, x16, #0x188
  4018ec:	br	x17

00000000004018f0 <munmap@plt>:
  4018f0:	adrp	x16, 418000 <ferror@plt+0x16640>
  4018f4:	ldr	x17, [x16, #400]
  4018f8:	add	x16, x16, #0x190
  4018fc:	br	x17

0000000000401900 <fflush@plt>:
  401900:	adrp	x16, 418000 <ferror@plt+0x16640>
  401904:	ldr	x17, [x16, #408]
  401908:	add	x16, x16, #0x198
  40190c:	br	x17

0000000000401910 <__lxstat@plt>:
  401910:	adrp	x16, 418000 <ferror@plt+0x16640>
  401914:	ldr	x17, [x16, #416]
  401918:	add	x16, x16, #0x1a0
  40191c:	br	x17

0000000000401920 <warnx@plt>:
  401920:	adrp	x16, 418000 <ferror@plt+0x16640>
  401924:	ldr	x17, [x16, #424]
  401928:	add	x16, x16, #0x1a8
  40192c:	br	x17

0000000000401930 <dcgettext@plt>:
  401930:	adrp	x16, 418000 <ferror@plt+0x16640>
  401934:	ldr	x17, [x16, #432]
  401938:	add	x16, x16, #0x1b0
  40193c:	br	x17

0000000000401940 <errx@plt>:
  401940:	adrp	x16, 418000 <ferror@plt+0x16640>
  401944:	ldr	x17, [x16, #440]
  401948:	add	x16, x16, #0x1b8
  40194c:	br	x17

0000000000401950 <strcspn@plt>:
  401950:	adrp	x16, 418000 <ferror@plt+0x16640>
  401954:	ldr	x17, [x16, #448]
  401958:	add	x16, x16, #0x1c0
  40195c:	br	x17

0000000000401960 <printf@plt>:
  401960:	adrp	x16, 418000 <ferror@plt+0x16640>
  401964:	ldr	x17, [x16, #456]
  401968:	add	x16, x16, #0x1c8
  40196c:	br	x17

0000000000401970 <__errno_location@plt>:
  401970:	adrp	x16, 418000 <ferror@plt+0x16640>
  401974:	ldr	x17, [x16, #464]
  401978:	add	x16, x16, #0x1d0
  40197c:	br	x17

0000000000401980 <__xstat@plt>:
  401980:	adrp	x16, 418000 <ferror@plt+0x16640>
  401984:	ldr	x17, [x16, #472]
  401988:	add	x16, x16, #0x1d8
  40198c:	br	x17

0000000000401990 <fprintf@plt>:
  401990:	adrp	x16, 418000 <ferror@plt+0x16640>
  401994:	ldr	x17, [x16, #480]
  401998:	add	x16, x16, #0x1e0
  40199c:	br	x17

00000000004019a0 <err@plt>:
  4019a0:	adrp	x16, 418000 <ferror@plt+0x16640>
  4019a4:	ldr	x17, [x16, #488]
  4019a8:	add	x16, x16, #0x1e8
  4019ac:	br	x17

00000000004019b0 <setlocale@plt>:
  4019b0:	adrp	x16, 418000 <ferror@plt+0x16640>
  4019b4:	ldr	x17, [x16, #496]
  4019b8:	add	x16, x16, #0x1f0
  4019bc:	br	x17

00000000004019c0 <ferror@plt>:
  4019c0:	adrp	x16, 418000 <ferror@plt+0x16640>
  4019c4:	ldr	x17, [x16, #504]
  4019c8:	add	x16, x16, #0x1f8
  4019cc:	br	x17

Disassembly of section .text:

00000000004019d0 <.text>:
  4019d0:	stp	x29, x30, [sp, #-304]!
  4019d4:	mov	x3, #0x4c                  	// #76
  4019d8:	adrp	x2, 418000 <ferror@plt+0x16640>
  4019dc:	mov	x29, sp
  4019e0:	stp	x19, x20, [sp, #16]
  4019e4:	add	x19, x2, #0x250
  4019e8:	mov	w2, #0x0                   	// #0
  4019ec:	mov	w20, w0
  4019f0:	mov	x0, #0x0                   	// #0
  4019f4:	stp	x21, x22, [sp, #32]
  4019f8:	mov	x21, x1
  4019fc:	mov	x1, #0x0                   	// #0
  401a00:	stp	x23, x24, [sp, #48]
  401a04:	adrp	x22, 406000 <ferror@plt+0x4640>
  401a08:	add	x22, x22, #0x968
  401a0c:	stp	x25, x26, [sp, #64]
  401a10:	stp	x27, x28, [sp, #80]
  401a14:	str	x3, [sp, #168]
  401a18:	bl	4016a0 <crc32@plt>
  401a1c:	adrp	x1, 406000 <ferror@plt+0x4640>
  401a20:	add	x1, x1, #0x470
  401a24:	str	wzr, [x19, #28]
  401a28:	str	xzr, [x19, #32]
  401a2c:	str	x0, [sp, #128]
  401a30:	mov	w0, #0x6                   	// #6
  401a34:	bl	4019b0 <setlocale@plt>
  401a38:	adrp	x1, 406000 <ferror@plt+0x4640>
  401a3c:	add	x1, x1, #0x950
  401a40:	mov	x0, x22
  401a44:	bl	401730 <bindtextdomain@plt>
  401a48:	mov	x0, x22
  401a4c:	bl	401830 <textdomain@plt>
  401a50:	adrp	x0, 403000 <ferror@plt+0x1640>
  401a54:	add	x0, x0, #0x30
  401a58:	bl	406428 <ferror@plt+0x4a68>
  401a5c:	cmp	w20, #0x1
  401a60:	b.le	401a90 <ferror@plt+0xd0>
  401a64:	ldr	x22, [x21, #8]
  401a68:	adrp	x1, 406000 <ferror@plt+0x4640>
  401a6c:	add	x1, x1, #0x978
  401a70:	mov	x0, x22
  401a74:	bl	401840 <strcmp@plt>
  401a78:	cbz	w0, 401b4c <ferror@plt+0x18c>
  401a7c:	adrp	x1, 406000 <ferror@plt+0x4640>
  401a80:	mov	x0, x22
  401a84:	add	x1, x1, #0x980
  401a88:	bl	401840 <strcmp@plt>
  401a8c:	cbz	w0, 401b14 <ferror@plt+0x154>
  401a90:	adrp	x22, 406000 <ferror@plt+0x4640>
  401a94:	adrp	x24, 406000 <ferror@plt+0x4640>
  401a98:	adrp	x23, 406000 <ferror@plt+0x4640>
  401a9c:	add	x22, x22, #0xa60
  401aa0:	add	x24, x24, #0x9d8
  401aa4:	add	x23, x23, #0x9b8
  401aa8:	mov	w0, #0x10                  	// #16
  401aac:	bl	404538 <ferror@plt+0x2b78>
  401ab0:	mov	x2, x22
  401ab4:	mov	x1, x21
  401ab8:	mov	w0, w20
  401abc:	bl	401770 <getopt@plt>
  401ac0:	cmn	w0, #0x1
  401ac4:	b.eq	401cc0 <ferror@plt+0x300>  // b.none
  401ac8:	cmp	w0, #0x69
  401acc:	b.eq	401c34 <ferror@plt+0x274>  // b.none
  401ad0:	b.gt	401bc8 <ferror@plt+0x208>
  401ad4:	cmp	w0, #0x56
  401ad8:	b.eq	401b14 <ferror@plt+0x154>  // b.none
  401adc:	b.le	401b50 <ferror@plt+0x190>
  401ae0:	cmp	w0, #0x65
  401ae4:	b.ne	401b44 <ferror@plt+0x184>  // b.any
  401ae8:	adrp	x3, 418000 <ferror@plt+0x16640>
  401aec:	mov	w2, #0x5                   	// #5
  401af0:	mov	x1, x24
  401af4:	mov	x0, #0x0                   	// #0
  401af8:	ldr	x25, [x3, #552]
  401afc:	bl	401930 <dcgettext@plt>
  401b00:	mov	x1, x0
  401b04:	mov	x0, x25
  401b08:	bl	404d68 <ferror@plt+0x33a8>
  401b0c:	str	w0, [x19, #52]
  401b10:	b	401ab0 <ferror@plt+0xf0>
  401b14:	mov	w2, #0x5                   	// #5
  401b18:	adrp	x1, 406000 <ferror@plt+0x4640>
  401b1c:	mov	x0, #0x0                   	// #0
  401b20:	add	x1, x1, #0x990
  401b24:	bl	401930 <dcgettext@plt>
  401b28:	adrp	x1, 418000 <ferror@plt+0x16640>
  401b2c:	adrp	x2, 406000 <ferror@plt+0x4640>
  401b30:	add	x2, x2, #0x9a0
  401b34:	ldr	x1, [x1, #576]
  401b38:	bl	401960 <printf@plt>
  401b3c:	mov	w0, #0x0                   	// #0
  401b40:	bl	401630 <exit@plt>
  401b44:	cmp	w0, #0x68
  401b48:	b.ne	401b64 <ferror@plt+0x1a4>  // b.any
  401b4c:	bl	402888 <ferror@plt+0xec8>
  401b50:	cmp	w0, #0x45
  401b54:	b.ne	401b98 <ferror@plt+0x1d8>  // b.any
  401b58:	mov	w0, #0x1                   	// #1
  401b5c:	str	w0, [x19, #48]
  401b60:	b	401ab0 <ferror@plt+0xf0>
  401b64:	cmp	w0, #0x62
  401b68:	b.ne	402590 <ferror@plt+0xbd0>  // b.any
  401b6c:	adrp	x3, 418000 <ferror@plt+0x16640>
  401b70:	mov	w2, #0x5                   	// #5
  401b74:	mov	x1, x23
  401b78:	mov	x0, #0x0                   	// #0
  401b7c:	ldr	x25, [x3, #552]
  401b80:	bl	401930 <dcgettext@plt>
  401b84:	mov	x1, x0
  401b88:	mov	x0, x25
  401b8c:	bl	404d68 <ferror@plt+0x33a8>
  401b90:	str	w0, [x19, #24]
  401b94:	b	401ab0 <ferror@plt+0xf0>
  401b98:	cmp	w0, #0x4e
  401b9c:	b.ne	402590 <ferror@plt+0xbd0>  // b.any
  401ba0:	adrp	x0, 418000 <ferror@plt+0x16640>
  401ba4:	adrp	x1, 406000 <ferror@plt+0x4640>
  401ba8:	add	x1, x1, #0x638
  401bac:	ldr	x25, [x0, #552]
  401bb0:	mov	x0, x25
  401bb4:	bl	401840 <strcmp@plt>
  401bb8:	cbnz	w0, 401c70 <ferror@plt+0x2b0>
  401bbc:	mov	w0, #0x1                   	// #1
  401bc0:	str	w0, [x19, #28]
  401bc4:	b	401ab0 <ferror@plt+0xf0>
  401bc8:	cmp	w0, #0x73
  401bcc:	b.eq	401ab0 <ferror@plt+0xf0>  // b.none
  401bd0:	b.le	401be8 <ferror@plt+0x228>
  401bd4:	cmp	w0, #0x76
  401bd8:	b.ne	401c00 <ferror@plt+0x240>  // b.any
  401bdc:	mov	w0, #0x1                   	// #1
  401be0:	str	w0, [x19, #44]
  401be4:	b	401ab0 <ferror@plt+0xf0>
  401be8:	cmp	w0, #0x6e
  401bec:	b.ne	401c14 <ferror@plt+0x254>  // b.any
  401bf0:	adrp	x0, 418000 <ferror@plt+0x16640>
  401bf4:	ldr	x0, [x0, #552]
  401bf8:	str	x0, [x19, #72]
  401bfc:	b	401ab0 <ferror@plt+0xf0>
  401c00:	cmp	w0, #0x7a
  401c04:	b.ne	402590 <ferror@plt+0xbd0>  // b.any
  401c08:	mov	w0, #0x1                   	// #1
  401c0c:	str	w0, [x19, #40]
  401c10:	b	401ab0 <ferror@plt+0xf0>
  401c14:	cmp	w0, #0x70
  401c18:	b.ne	402590 <ferror@plt+0xbd0>  // b.any
  401c1c:	ldr	x0, [sp, #168]
  401c20:	mov	w1, #0x200                 	// #512
  401c24:	str	w1, [x19, #80]
  401c28:	add	x0, x0, #0x200
  401c2c:	str	x0, [sp, #168]
  401c30:	b	401ab0 <ferror@plt+0xf0>
  401c34:	adrp	x1, 418000 <ferror@plt+0x16640>
  401c38:	add	x2, sp, #0xb0
  401c3c:	mov	w0, #0x0                   	// #0
  401c40:	ldr	x25, [x1, #552]
  401c44:	str	x25, [x19, #56]
  401c48:	mov	x1, x25
  401c4c:	bl	401910 <__lxstat@plt>
  401c50:	tbnz	w0, #31, 402694 <ferror@plt+0xcd4>
  401c54:	ldr	x0, [sp, #224]
  401c58:	str	w0, [x19, #64]
  401c5c:	ldr	x1, [sp, #168]
  401c60:	add	w0, w0, #0x3
  401c64:	add	x0, x1, w0, sxtw
  401c68:	str	x0, [sp, #168]
  401c6c:	b	401ab0 <ferror@plt+0xf0>
  401c70:	adrp	x1, 406000 <ferror@plt+0x4640>
  401c74:	mov	x0, x25
  401c78:	add	x1, x1, #0x630
  401c7c:	bl	401840 <strcmp@plt>
  401c80:	cbnz	w0, 401c8c <ferror@plt+0x2cc>
  401c84:	str	wzr, [x19, #28]
  401c88:	b	401ab0 <ferror@plt+0xf0>
  401c8c:	adrp	x1, 406000 <ferror@plt+0x4640>
  401c90:	mov	x0, x25
  401c94:	add	x1, x1, #0x628
  401c98:	bl	401840 <strcmp@plt>
  401c9c:	cbz	w0, 401ab0 <ferror@plt+0xf0>
  401ca0:	mov	w2, #0x5                   	// #5
  401ca4:	adrp	x1, 406000 <ferror@plt+0x4640>
  401ca8:	mov	x0, #0x0                   	// #0
  401cac:	add	x1, x1, #0x9f8
  401cb0:	bl	401930 <dcgettext@plt>
  401cb4:	mov	x1, x0
  401cb8:	mov	w0, #0x10                  	// #16
  401cbc:	bl	401940 <errx@plt>
  401cc0:	adrp	x0, 418000 <ferror@plt+0x16640>
  401cc4:	ldr	w0, [x0, #560]
  401cc8:	sub	w20, w20, w0
  401ccc:	cmp	w20, #0x2
  401cd0:	b.ne	402734 <ferror@plt+0xd74>  // b.any
  401cd4:	sbfiz	x0, x0, #3, #32
  401cd8:	ldr	w1, [x19, #24]
  401cdc:	add	x2, x21, x0
  401ce0:	ldr	x20, [x21, x0]
  401ce4:	ldr	x21, [x2, #8]
  401ce8:	cbnz	w1, 401cf4 <ferror@plt+0x334>
  401cec:	bl	4017b0 <getpagesize@plt>
  401cf0:	str	w0, [x19, #24]
  401cf4:	add	x2, sp, #0xb0
  401cf8:	mov	x1, x20
  401cfc:	mov	w0, #0x0                   	// #0
  401d00:	bl	401980 <__xstat@plt>
  401d04:	tbnz	w0, #31, 402710 <ferror@plt+0xd50>
  401d08:	mov	x0, x21
  401d0c:	mov	w2, #0x1b6                 	// #438
  401d10:	mov	w1, #0x241                 	// #577
  401d14:	bl	401700 <open@plt>
  401d18:	str	w0, [sp, #148]
  401d1c:	tbnz	w0, #31, 4026ec <ferror@plt+0xd2c>
  401d20:	mov	x1, #0x60                  	// #96
  401d24:	mov	x0, #0x1                   	// #1
  401d28:	bl	401790 <calloc@plt>
  401d2c:	str	x0, [sp, #136]
  401d30:	cbnz	x0, 401d48 <ferror@plt+0x388>
  401d34:	adrp	x1, 406000 <ferror@plt+0x4640>
  401d38:	mov	x2, #0x60                  	// #96
  401d3c:	add	x1, x1, #0x848
  401d40:	mov	w0, #0x8                   	// #8
  401d44:	bl	4019a0 <err@plt>
  401d48:	mov	x1, x20
  401d4c:	ldr	w4, [sp, #192]
  401d50:	ldr	x20, [sp, #136]
  401d54:	add	x3, sp, #0xa8
  401d58:	ldr	d0, [sp, #200]
  401d5c:	add	x2, x20, #0x50
  401d60:	str	w4, [x20, #8]
  401d64:	str	d0, [x20, #16]
  401d68:	bl	402b00 <ferror@plt+0x1140>
  401d6c:	mov	w3, w0
  401d70:	str	w3, [x20, #12]
  401d74:	mov	x1, x20
  401d78:	mov	x0, x20
  401d7c:	add	x2, sp, #0xa8
  401d80:	bl	403760 <ferror@plt+0x1da0>
  401d84:	mov	w20, #0x4000000             	// #67108864
  401d88:	ldr	w1, [x19, #24]
  401d8c:	mov	w2, #0xfffb                	// #65531
  401d90:	ldr	x0, [sp, #168]
  401d94:	sub	w3, w1, #0x1
  401d98:	movk	w2, #0x10ff, lsl #16
  401d9c:	udiv	w20, w20, w1
  401da0:	sub	x0, x0, #0x1
  401da4:	orr	x0, x0, x3
  401da8:	add	x0, x0, #0x1
  401dac:	str	x0, [sp, #168]
  401db0:	add	w21, w20, w2
  401db4:	cmp	x0, x21
  401db8:	b.gt	402138 <ferror@plt+0x778>
  401dbc:	cmp	x0, #0x0
  401dc0:	csinc	x21, x0, xzr, ne  // ne = any
  401dc4:	mov	x1, x21
  401dc8:	mov	x5, #0x0                   	// #0
  401dcc:	mov	w4, #0xffffffff            	// #-1
  401dd0:	mov	w3, #0x22                  	// #34
  401dd4:	mov	w2, #0x3                   	// #3
  401dd8:	mov	x0, #0x0                   	// #0
  401ddc:	bl	401870 <mmap@plt>
  401de0:	mov	x21, x0
  401de4:	cmn	w0, #0x1
  401de8:	b.eq	4026b8 <ferror@plt+0xcf8>  // b.none
  401dec:	ldrsw	x22, [x19, #80]
  401df0:	mov	w1, #0x0                   	// #0
  401df4:	mov	x2, x22
  401df8:	bl	401760 <memset@plt>
  401dfc:	ldr	x20, [x19, #56]
  401e00:	add	x22, x22, #0x4c
  401e04:	cbz	x20, 402568 <ferror@plt+0xba8>
  401e08:	ldr	w0, [x19, #44]
  401e0c:	cbnz	w0, 402570 <ferror@plt+0xbb0>
  401e10:	ldr	x24, [x19, #56]
  401e14:	mov	w1, #0x0                   	// #0
  401e18:	mov	x0, x24
  401e1c:	bl	401700 <open@plt>
  401e20:	mov	w23, w0
  401e24:	tbnz	w0, #31, 402634 <ferror@plt+0xc74>
  401e28:	ldrsw	x27, [x19, #64]
  401e2c:	mov	w4, w0
  401e30:	mov	x5, #0x0                   	// #0
  401e34:	mov	w3, #0x2                   	// #2
  401e38:	mov	x1, x27
  401e3c:	mov	w2, #0x1                   	// #1
  401e40:	add	x20, x21, w22, uxtw
  401e44:	mov	x0, #0x0                   	// #0
  401e48:	bl	401870 <mmap@plt>
  401e4c:	mov	x1, x0
  401e50:	mov	x25, x0
  401e54:	mov	x2, x27
  401e58:	mov	x0, x20
  401e5c:	bl	4015d0 <memcpy@plt>
  401e60:	mov	x1, x27
  401e64:	mov	x0, x25
  401e68:	bl	4018f0 <munmap@plt>
  401e6c:	mov	w0, w23
  401e70:	bl	4017d0 <close@plt>
  401e74:	tbnz	w0, #31, 402610 <ferror@plt+0xc50>
  401e78:	ldrsw	x0, [x19, #64]
  401e7c:	mov	w1, #0x0                   	// #0
  401e80:	b	401e90 <ferror@plt+0x4d0>
  401e84:	strb	wzr, [x20, x0]
  401e88:	add	x0, x0, #0x1
  401e8c:	mov	w1, #0x1                   	// #1
  401e90:	tst	x0, #0x3
  401e94:	b.ne	401e84 <ferror@plt+0x4c4>  // b.any
  401e98:	cbz	w1, 401ea0 <ferror@plt+0x4e0>
  401e9c:	str	w0, [x19, #64]
  401ea0:	add	w2, w0, w22
  401ea4:	ldr	x1, [sp, #136]
  401ea8:	mov	w28, w2
  401eac:	mov	x0, #0x200                 	// #512
  401eb0:	ldr	x26, [x1, #80]
  401eb4:	bl	4016f0 <malloc@plt>
  401eb8:	mov	x22, x0
  401ebc:	cbz	x0, 4026d8 <ferror@plt+0xd18>
  401ec0:	adrp	x0, 406000 <ferror@plt+0x4640>
  401ec4:	add	x0, x0, #0xb48
  401ec8:	adrp	x27, 406000 <ferror@plt+0x4640>
  401ecc:	add	x1, x27, #0xb40
  401ed0:	str	x1, [sp, #120]
  401ed4:	str	wzr, [sp, #144]
  401ed8:	str	x0, [sp, #152]
  401edc:	mov	w0, #0x40                  	// #64
  401ee0:	str	w0, [sp, #108]
  401ee4:	cbz	x26, 4021b0 <ferror@plt+0x7f0>
  401ee8:	ldr	w20, [sp, #144]
  401eec:	adrp	x23, 418000 <ferror@plt+0x16640>
  401ef0:	add	x23, x23, #0x210
  401ef4:	nop
  401ef8:	ldr	x24, [x26]
  401efc:	add	x27, x21, w28, uxtw
  401f00:	add	w25, w28, #0xc
  401f04:	mov	x0, x24
  401f08:	bl	401610 <strlen@plt>
  401f0c:	ldp	w2, w9, [x26, #8]
  401f10:	str	w28, [x26, #76]
  401f14:	ldr	w10, [x26, #16]
  401f18:	add	w6, w28, #0xc
  401f1c:	strh	w2, [x21, w28, uxtw]
  401f20:	mov	x28, x0
  401f24:	mov	x2, x0
  401f28:	ldr	w0, [x26, #20]
  401f2c:	strb	w0, [x27, #7]
  401f30:	add	x5, x21, x6
  401f34:	strh	w10, [x27, #2]
  401f38:	mov	x0, x5
  401f3c:	ldp	w7, w6, [x27, #4]
  401f40:	mov	x1, x24
  401f44:	and	w6, w6, #0x3f
  401f48:	bfxil	w7, w9, #0, #24
  401f4c:	stp	w7, w6, [x27, #4]
  401f50:	ldr	x6, [x23]
  401f54:	add	x6, x6, #0x1
  401f58:	str	x6, [x23]
  401f5c:	bl	4015d0 <memcpy@plt>
  401f60:	mov	x5, x0
  401f64:	tst	x28, #0x3
  401f68:	b.eq	401f80 <ferror@plt+0x5c0>  // b.none
  401f6c:	nop
  401f70:	strb	wzr, [x5, x28]
  401f74:	add	x28, x28, #0x1
  401f78:	tst	x28, #0x3
  401f7c:	b.ne	401f70 <ferror@plt+0x5b0>  // b.any
  401f80:	ldrb	w0, [x27, #8]
  401f84:	lsr	x6, x28, #2
  401f88:	ldr	w1, [x19, #44]
  401f8c:	add	w28, w25, w28
  401f90:	bfxil	w0, w6, #0, #6
  401f94:	strb	w0, [x27, #8]
  401f98:	cbnz	w1, 402164 <ferror@plt+0x7a4>
  401f9c:	ldr	x0, [x26, #80]
  401fa0:	cbz	x0, 401fb8 <ferror@plt+0x5f8>
  401fa4:	ldr	w0, [sp, #108]
  401fa8:	cmp	w0, w20
  401fac:	b.le	402174 <ferror@plt+0x7b4>
  401fb0:	str	x26, [x22, w20, sxtw #3]
  401fb4:	add	w20, w20, #0x1
  401fb8:	ldr	w0, [x19, #28]
  401fbc:	mov	x2, x27
  401fc0:	mov	x1, x27
  401fc4:	bl	403888 <ferror@plt+0x1ec8>
  401fc8:	ldr	x26, [x26, #88]
  401fcc:	cbnz	x26, 401ef8 <ferror@plt+0x538>
  401fd0:	ldr	w4, [sp, #144]
  401fd4:	sbfiz	x0, x20, #3, #32
  401fd8:	sub	x9, x0, #0x8
  401fdc:	add	x2, x22, x9
  401fe0:	add	x1, x22, w4, sxtw #3
  401fe4:	sxtw	x3, w4
  401fe8:	sbfiz	x25, x4, #3, #32
  401fec:	cmp	x1, x2
  401ff0:	b.cs	402084 <ferror@plt+0x6c4>  // b.hs, b.nlast
  401ff4:	mvn	x4, x1
  401ff8:	mov	x8, #0xfffffffffffffff8    	// #-8
  401ffc:	add	x4, x2, x4
  402000:	add	x3, x3, #0x1
  402004:	mov	x10, #0x4f                  	// #79
  402008:	lsr	x6, x4, #4
  40200c:	add	x7, x3, x6
  402010:	mov	x3, x1
  402014:	madd	x8, x6, x8, x9
  402018:	cmp	x8, x7, lsl #3
  40201c:	ccmp	x25, x0, #0x0, lt  // lt = tstop
  402020:	ccmp	x4, x10, #0x0, ge  // ge = tcont
  402024:	b.ls	4020f0 <ferror@plt+0x730>  // b.plast
  402028:	add	x6, x6, #0x1
  40202c:	sub	x0, x0, #0x10
  402030:	add	x0, x22, x0
  402034:	lsr	x4, x6, #1
  402038:	sub	x4, x0, x4, lsl #4
  40203c:	nop
  402040:	ldr	q1, [x0]
  402044:	ldr	q0, [x3]
  402048:	ext	v1.16b, v1.16b, v1.16b, #8
  40204c:	ext	v0.16b, v0.16b, v0.16b, #8
  402050:	str	q1, [x3], #16
  402054:	str	q0, [x0], #-16
  402058:	cmp	x0, x4
  40205c:	b.ne	402040 <ferror@plt+0x680>  // b.any
  402060:	and	x3, x6, #0xfffffffffffffffe
  402064:	mov	x0, #0xfffffffffffffff8    	// #-8
  402068:	cmp	x3, x6
  40206c:	mul	x0, x3, x0
  402070:	b.eq	402084 <ferror@plt+0x6c4>  // b.none
  402074:	ldr	x6, [x2, x0]
  402078:	ldr	x4, [x1, x3, lsl #3]
  40207c:	str	x6, [x1, x3, lsl #3]
  402080:	str	x4, [x2, x0]
  402084:	cbz	w20, 4021b8 <ferror@plt+0x7f8>
  402088:	sub	w0, w20, #0x1
  40208c:	mov	w26, w28
  402090:	mov	w1, w0
  402094:	ldr	w0, [x19, #28]
  402098:	str	w1, [sp, #144]
  40209c:	ldr	x20, [x22, w1, sxtw #3]
  4020a0:	ldr	w23, [x20, #76]
  4020a4:	add	x23, x21, x23
  4020a8:	mov	x2, x23
  4020ac:	mov	x1, x23
  4020b0:	bl	403800 <ferror@plt+0x1e40>
  4020b4:	mov	w0, #0xfffffff             	// #268435455
  4020b8:	cmp	w28, w0
  4020bc:	b.hi	402644 <ferror@plt+0xc84>  // b.pmore
  4020c0:	ldr	w4, [x23, #8]
  4020c4:	lsr	x3, x26, #2
  4020c8:	ldr	w0, [x19, #28]
  4020cc:	mov	x2, x23
  4020d0:	mov	x1, x23
  4020d4:	bfi	w4, w3, #6, #26
  4020d8:	str	w4, [x23, #8]
  4020dc:	bl	403888 <ferror@plt+0x1ec8>
  4020e0:	ldr	w0, [x19, #44]
  4020e4:	cbnz	w0, 402124 <ferror@plt+0x764>
  4020e8:	ldr	x26, [x20, #80]
  4020ec:	b	401ee4 <ferror@plt+0x524>
  4020f0:	ldr	x3, [x2]
  4020f4:	ldr	x0, [x1]
  4020f8:	str	x3, [x1], #8
  4020fc:	str	x0, [x2], #-8
  402100:	cmp	x2, x1
  402104:	b.ls	402084 <ferror@plt+0x6c4>  // b.plast
  402108:	ldr	x3, [x2]
  40210c:	ldr	x0, [x1]
  402110:	str	x3, [x1], #8
  402114:	str	x0, [x2], #-8
  402118:	cmp	x2, x1
  40211c:	b.hi	4020f0 <ferror@plt+0x730>  // b.pmore
  402120:	b	402084 <ferror@plt+0x6c4>
  402124:	ldr	x1, [x20]
  402128:	ldr	x0, [sp, #152]
  40212c:	bl	401960 <printf@plt>
  402130:	ldr	x26, [x20, #80]
  402134:	b	401ee4 <ferror@plt+0x524>
  402138:	mov	w2, #0x5                   	// #5
  40213c:	adrp	x1, 406000 <ferror@plt+0x4640>
  402140:	mov	x0, #0x0                   	// #0
  402144:	add	x1, x1, #0xa88
  402148:	bl	401930 <dcgettext@plt>
  40214c:	ldr	x1, [sp, #168]
  402150:	lsr	w2, w21, #20
  402154:	asr	x1, x1, #20
  402158:	bl	401920 <warnx@plt>
  40215c:	str	x21, [sp, #168]
  402160:	b	401dc4 <ferror@plt+0x404>
  402164:	ldr	x1, [x26]
  402168:	ldr	x0, [sp, #120]
  40216c:	bl	401960 <printf@plt>
  402170:	b	401f9c <ferror@plt+0x5dc>
  402174:	lsl	w0, w0, #1
  402178:	mov	w1, w0
  40217c:	mov	x0, x22
  402180:	str	w1, [sp, #108]
  402184:	sbfiz	x1, x1, #3, #32
  402188:	str	x1, [sp, #112]
  40218c:	bl	4017a0 <realloc@plt>
  402190:	mov	x22, x0
  402194:	ldr	x1, [sp, #112]
  402198:	cbnz	x0, 401fb0 <ferror@plt+0x5f0>
  40219c:	mov	x2, x1
  4021a0:	mov	w0, #0x8                   	// #8
  4021a4:	adrp	x1, 406000 <ferror@plt+0x4640>
  4021a8:	add	x1, x1, #0x848
  4021ac:	bl	4019a0 <err@plt>
  4021b0:	ldr	w20, [sp, #144]
  4021b4:	b	401fd0 <ferror@plt+0x610>
  4021b8:	mov	x0, x22
  4021bc:	bl	401890 <free@plt>
  4021c0:	ldr	w0, [x19, #44]
  4021c4:	cbnz	w0, 40252c <ferror@plt+0xb6c>
  4021c8:	ldr	x0, [sp, #136]
  4021cc:	mov	w2, w28
  4021d0:	mov	x1, x21
  4021d4:	bl	403138 <ferror@plt+0x1778>
  4021d8:	mov	w0, w0
  4021dc:	ldr	w1, [x19, #24]
  4021e0:	sub	x0, x0, #0x1
  4021e4:	ldr	w2, [x19, #44]
  4021e8:	sub	w22, w1, #0x1
  4021ec:	orr	x22, x22, x0
  4021f0:	add	x22, x22, #0x1
  4021f4:	cbnz	w2, 40250c <ferror@plt+0xb4c>
  4021f8:	ldr	w23, [x19, #80]
  4021fc:	adrp	x3, 406000 <ferror@plt+0x4640>
  402200:	ldr	w1, [x19, #40]
  402204:	add	x3, x3, #0xb90
  402208:	ldr	w0, [x19, #64]
  40220c:	mov	w2, #0x3d45                	// #15685
  402210:	cmp	w1, #0x0
  402214:	mov	w4, #0x3                   	// #3
  402218:	movk	w2, #0x28cd, lsl #16
  40221c:	mov	w1, #0x103                 	// #259
  402220:	csel	w1, w1, w4, ne  // ne = any
  402224:	cmp	w0, #0x0
  402228:	str	w2, [x21, w23, sxtw]
  40222c:	orr	w2, w1, #0x400
  402230:	csel	w1, w2, w1, gt
  402234:	add	x20, x21, w23, sxtw
  402238:	ldp	x2, x3, [x3]
  40223c:	add	w0, w0, w23
  402240:	stp	w22, w1, [x20, #4]
  402244:	add	w23, w0, #0x4c
  402248:	stp	x2, x3, [x20, #16]
  40224c:	mov	x0, #0x0                   	// #0
  402250:	mov	w2, #0x0                   	// #0
  402254:	mov	x1, #0x0                   	// #0
  402258:	add	x25, x20, #0x30
  40225c:	bl	4016a0 <crc32@plt>
  402260:	fmov	d0, x0
  402264:	ldr	s3, [x19, #52]
  402268:	adrp	x0, 418000 <ferror@plt+0x16640>
  40226c:	ldr	s2, [x19, #32]
  402270:	ldr	s1, [x0, #528]
  402274:	mov	v0.s[1], v3.s[0]
  402278:	stp	xzr, xzr, [x20, #48]
  40227c:	ldr	x24, [x19, #72]
  402280:	mov	v0.s[2], v2.s[0]
  402284:	mov	v0.s[3], v1.s[0]
  402288:	str	q0, [x20, #32]
  40228c:	cbz	x24, 40254c <ferror@plt+0xb8c>
  402290:	mov	x0, x24
  402294:	bl	401610 <strlen@plt>
  402298:	add	x2, x0, #0x1
  40229c:	mov	x3, #0x10                  	// #16
  4022a0:	cmp	x2, #0x10
  4022a4:	mov	x1, x24
  4022a8:	mov	x0, x25
  4022ac:	csel	x2, x2, x3, ls  // ls = plast
  4022b0:	bl	4015d0 <memcpy@plt>
  4022b4:	ldr	x2, [sp, #136]
  4022b8:	lsr	w23, w23, #2
  4022bc:	mov	x1, x20
  4022c0:	ldr	w0, [x2, #20]
  4022c4:	ldp	w5, w4, [x2, #8]
  4022c8:	ldr	w3, [x2, #16]
  4022cc:	strb	w0, [x20, #71]
  4022d0:	strh	w5, [x20, #64]
  4022d4:	ldp	w2, w0, [x20, #68]
  4022d8:	strh	w3, [x20, #66]
  4022dc:	bfxil	w2, w4, #0, #24
  4022e0:	bfi	w0, w23, #6, #26
  4022e4:	stp	w2, w0, [x20, #68]
  4022e8:	ldr	w0, [x19, #28]
  4022ec:	bl	4037e0 <ferror@plt+0x1e20>
  4022f0:	ldr	w0, [x19, #28]
  4022f4:	add	x2, x20, #0x40
  4022f8:	mov	x1, x2
  4022fc:	bl	403888 <ferror@plt+0x1ec8>
  402300:	ldr	w0, [x19, #44]
  402304:	cbnz	w0, 4024ec <ferror@plt+0xb2c>
  402308:	ldr	w0, [sp, #128]
  40230c:	ldr	w1, [x19, #80]
  402310:	sub	w2, w22, w1
  402314:	add	x1, x21, w1, sxtw
  402318:	bl	4016a0 <crc32@plt>
  40231c:	mov	w1, w0
  402320:	mov	x20, x0
  402324:	ldr	w0, [x19, #28]
  402328:	ldrsw	x23, [x19, #80]
  40232c:	add	x23, x21, x23
  402330:	bl	4037d0 <ferror@plt+0x1e10>
  402334:	ldr	w1, [x19, #44]
  402338:	str	w0, [x23, #32]
  40233c:	cbnz	w1, 4024cc <ferror@plt+0xb0c>
  402340:	ldr	x0, [sp, #168]
  402344:	cmp	x0, x22
  402348:	b.lt	40266c <ferror@plt+0xcac>  // b.tstop
  40234c:	ldr	w0, [sp, #148]
  402350:	mov	x1, x21
  402354:	mov	x2, x22
  402358:	bl	4017f0 <write@plt>
  40235c:	mov	x20, x0
  402360:	cmp	x22, x0
  402364:	b.ne	4025e8 <ferror@plt+0xc28>  // b.any
  402368:	ldr	w21, [sp, #148]
  40236c:	mov	w0, w21
  402370:	bl	4016e0 <fsync@plt>
  402374:	mov	w20, w0
  402378:	mov	w0, w21
  40237c:	bl	4017d0 <close@plt>
  402380:	orr	w20, w20, w0
  402384:	cbnz	w20, 4025c8 <ferror@plt+0xc08>
  402388:	adrp	x0, 418000 <ferror@plt+0x16640>
  40238c:	ldr	w0, [x0, #592]
  402390:	cbnz	w0, 4024ac <ferror@plt+0xaec>
  402394:	ldr	w0, [x19, #4]
  402398:	cbnz	w0, 402490 <ferror@plt+0xad0>
  40239c:	ldr	w0, [x19, #16]
  4023a0:	cbnz	w0, 402470 <ferror@plt+0xab0>
  4023a4:	ldr	w0, [x19, #8]
  4023a8:	cbnz	w0, 402450 <ferror@plt+0xa90>
  4023ac:	ldr	w0, [x19, #12]
  4023b0:	cbnz	w0, 402430 <ferror@plt+0xa70>
  4023b4:	ldr	w0, [x19, #20]
  4023b8:	cbnz	w0, 402410 <ferror@plt+0xa50>
  4023bc:	ldr	w0, [x19, #48]
  4023c0:	cbz	w0, 4023f0 <ferror@plt+0xa30>
  4023c4:	adrp	x0, 418000 <ferror@plt+0x16640>
  4023c8:	ldp	w1, w4, [x19, #4]
  4023cc:	ldr	w2, [x0, #592]
  4023d0:	ldp	w0, w3, [x19, #16]
  4023d4:	orr	w2, w2, w1
  4023d8:	ldr	w1, [x19, #12]
  4023dc:	orr	w0, w0, w4
  4023e0:	orr	w0, w0, w2
  4023e4:	orr	w1, w1, w3
  4023e8:	orr	w0, w0, w1
  4023ec:	cbnz	w0, 402664 <ferror@plt+0xca4>
  4023f0:	mov	w0, #0x0                   	// #0
  4023f4:	ldp	x19, x20, [sp, #16]
  4023f8:	ldp	x21, x22, [sp, #32]
  4023fc:	ldp	x23, x24, [sp, #48]
  402400:	ldp	x25, x26, [sp, #64]
  402404:	ldp	x27, x28, [sp, #80]
  402408:	ldp	x29, x30, [sp], #304
  40240c:	ret
  402410:	mov	w2, #0x5                   	// #5
  402414:	adrp	x1, 406000 <ferror@plt+0x4640>
  402418:	mov	x0, #0x0                   	// #0
  40241c:	add	x1, x1, #0xd88
  402420:	bl	401930 <dcgettext@plt>
  402424:	mov	w1, #0x1a                  	// #26
  402428:	bl	401920 <warnx@plt>
  40242c:	b	4023bc <ferror@plt+0x9fc>
  402430:	mov	w2, #0x5                   	// #5
  402434:	adrp	x1, 406000 <ferror@plt+0x4640>
  402438:	mov	x0, #0x0                   	// #0
  40243c:	add	x1, x1, #0xd40
  402440:	bl	401930 <dcgettext@plt>
  402444:	mov	w1, #0x8                   	// #8
  402448:	bl	401920 <warnx@plt>
  40244c:	b	4023b4 <ferror@plt+0x9f4>
  402450:	mov	w2, #0x5                   	// #5
  402454:	adrp	x1, 406000 <ferror@plt+0x4640>
  402458:	mov	x0, #0x0                   	// #0
  40245c:	add	x1, x1, #0xcf8
  402460:	bl	401930 <dcgettext@plt>
  402464:	mov	w1, #0x10                  	// #16
  402468:	bl	401920 <warnx@plt>
  40246c:	b	4023ac <ferror@plt+0x9ec>
  402470:	mov	w2, #0x5                   	// #5
  402474:	adrp	x1, 406000 <ferror@plt+0x4640>
  402478:	mov	x0, #0x0                   	// #0
  40247c:	add	x1, x1, #0xcc0
  402480:	bl	401930 <dcgettext@plt>
  402484:	mov	x1, #0x10                  	// #16
  402488:	bl	401920 <warnx@plt>
  40248c:	b	4023a4 <ferror@plt+0x9e4>
  402490:	adrp	x1, 406000 <ferror@plt+0x4640>
  402494:	add	x1, x1, #0xc90
  402498:	mov	w2, #0x5                   	// #5
  40249c:	mov	x0, #0x0                   	// #0
  4024a0:	bl	401930 <dcgettext@plt>
  4024a4:	bl	401920 <warnx@plt>
  4024a8:	b	40239c <ferror@plt+0x9dc>
  4024ac:	mov	w2, #0x5                   	// #5
  4024b0:	adrp	x1, 406000 <ferror@plt+0x4640>
  4024b4:	mov	x0, #0x0                   	// #0
  4024b8:	add	x1, x1, #0xc60
  4024bc:	bl	401930 <dcgettext@plt>
  4024c0:	mov	w1, #0xff                  	// #255
  4024c4:	bl	401920 <warnx@plt>
  4024c8:	b	402394 <ferror@plt+0x9d4>
  4024cc:	mov	w2, #0x5                   	// #5
  4024d0:	adrp	x1, 406000 <ferror@plt+0x4640>
  4024d4:	mov	x0, #0x0                   	// #0
  4024d8:	add	x1, x1, #0xbd0
  4024dc:	bl	401930 <dcgettext@plt>
  4024e0:	mov	w1, w20
  4024e4:	bl	401960 <printf@plt>
  4024e8:	b	402340 <ferror@plt+0x980>
  4024ec:	mov	w2, #0x5                   	// #5
  4024f0:	adrp	x1, 406000 <ferror@plt+0x4640>
  4024f4:	mov	x0, #0x0                   	// #0
  4024f8:	add	x1, x1, #0xbb8
  4024fc:	bl	401930 <dcgettext@plt>
  402500:	mov	x1, #0x4c                  	// #76
  402504:	bl	401960 <printf@plt>
  402508:	b	402308 <ferror@plt+0x948>
  40250c:	mov	w2, #0x5                   	// #5
  402510:	adrp	x1, 406000 <ferror@plt+0x4640>
  402514:	mov	x0, #0x0                   	// #0
  402518:	add	x1, x1, #0xb70
  40251c:	bl	401930 <dcgettext@plt>
  402520:	asr	x1, x22, #10
  402524:	bl	401960 <printf@plt>
  402528:	b	4021f8 <ferror@plt+0x838>
  40252c:	mov	w2, #0x5                   	// #5
  402530:	adrp	x1, 406000 <ferror@plt+0x4640>
  402534:	mov	x0, #0x0                   	// #0
  402538:	add	x1, x1, #0xb50
  40253c:	bl	401930 <dcgettext@plt>
  402540:	mov	w1, w28
  402544:	bl	401960 <printf@plt>
  402548:	b	4021c8 <ferror@plt+0x808>
  40254c:	adrp	x0, 406000 <ferror@plt+0x4640>
  402550:	add	x0, x0, #0xba8
  402554:	ldr	x1, [x0]
  402558:	str	x1, [x20, #48]
  40255c:	ldur	w0, [x0, #7]
  402560:	stur	w0, [x25, #7]
  402564:	b	4022b4 <ferror@plt+0x8f4>
  402568:	mov	x2, x22
  40256c:	b	401ea4 <ferror@plt+0x4e4>
  402570:	mov	w2, #0x5                   	// #5
  402574:	adrp	x1, 406000 <ferror@plt+0x4640>
  402578:	mov	x0, #0x0                   	// #0
  40257c:	add	x1, x1, #0xb18
  402580:	bl	401930 <dcgettext@plt>
  402584:	mov	x1, x20
  402588:	bl	401960 <printf@plt>
  40258c:	b	401e10 <ferror@plt+0x450>
  402590:	adrp	x0, 418000 <ferror@plt+0x16640>
  402594:	adrp	x1, 406000 <ferror@plt+0x4640>
  402598:	add	x1, x1, #0xa38
  40259c:	mov	w2, #0x5                   	// #5
  4025a0:	ldr	x19, [x0, #544]
  4025a4:	mov	x0, #0x0                   	// #0
  4025a8:	bl	401930 <dcgettext@plt>
  4025ac:	mov	x1, x0
  4025b0:	adrp	x2, 418000 <ferror@plt+0x16640>
  4025b4:	mov	x0, x19
  4025b8:	ldr	x2, [x2, #576]
  4025bc:	bl	401990 <fprintf@plt>
  4025c0:	mov	w0, #0x10                  	// #16
  4025c4:	bl	401630 <exit@plt>
  4025c8:	mov	w2, #0x5                   	// #5
  4025cc:	adrp	x1, 406000 <ferror@plt+0x4640>
  4025d0:	mov	x0, #0x0                   	// #0
  4025d4:	add	x1, x1, #0xc50
  4025d8:	bl	401930 <dcgettext@plt>
  4025dc:	mov	x1, x0
  4025e0:	mov	w0, #0x8                   	// #8
  4025e4:	bl	4019a0 <err@plt>
  4025e8:	mov	w2, #0x5                   	// #5
  4025ec:	adrp	x1, 406000 <ferror@plt+0x4640>
  4025f0:	mov	x0, #0x0                   	// #0
  4025f4:	add	x1, x1, #0xc28
  4025f8:	bl	401930 <dcgettext@plt>
  4025fc:	mov	x1, x0
  402600:	mov	x3, x22
  402604:	mov	x2, x20
  402608:	mov	w0, #0x8                   	// #8
  40260c:	bl	401940 <errx@plt>
  402610:	adrp	x1, 406000 <ferror@plt+0x4640>
  402614:	add	x1, x1, #0xb28
  402618:	mov	w2, #0x5                   	// #5
  40261c:	mov	x0, #0x0                   	// #0
  402620:	bl	401930 <dcgettext@plt>
  402624:	mov	x2, x24
  402628:	mov	x1, x0
  40262c:	mov	w0, #0x8                   	// #8
  402630:	bl	4019a0 <err@plt>
  402634:	adrp	x1, 406000 <ferror@plt+0x4640>
  402638:	mov	w2, #0x5                   	// #5
  40263c:	add	x1, x1, #0x8d0
  402640:	b	40261c <ferror@plt+0xc5c>
  402644:	mov	w2, #0x5                   	// #5
  402648:	adrp	x1, 406000 <ferror@plt+0x4640>
  40264c:	mov	x0, #0x0                   	// #0
  402650:	add	x1, x1, #0x828
  402654:	bl	401930 <dcgettext@plt>
  402658:	mov	x1, x0
  40265c:	mov	w0, #0x8                   	// #8
  402660:	bl	401940 <errx@plt>
  402664:	mov	w0, #0x8                   	// #8
  402668:	bl	401630 <exit@plt>
  40266c:	mov	w2, #0x5                   	// #5
  402670:	adrp	x1, 406000 <ferror@plt+0x4640>
  402674:	mov	x0, #0x0                   	// #0
  402678:	add	x1, x1, #0xbe0
  40267c:	bl	401930 <dcgettext@plt>
  402680:	mov	x1, x0
  402684:	ldr	x2, [sp, #168]
  402688:	mov	x3, x22
  40268c:	mov	w0, #0x8                   	// #8
  402690:	bl	401940 <errx@plt>
  402694:	mov	w2, #0x5                   	// #5
  402698:	adrp	x1, 406000 <ferror@plt+0x4640>
  40269c:	mov	x0, #0x0                   	// #0
  4026a0:	add	x1, x1, #0x888
  4026a4:	bl	401930 <dcgettext@plt>
  4026a8:	mov	x1, x0
  4026ac:	mov	x2, x25
  4026b0:	mov	w0, #0x10                  	// #16
  4026b4:	bl	4019a0 <err@plt>
  4026b8:	mov	w2, #0x5                   	// #5
  4026bc:	adrp	x1, 406000 <ferror@plt+0x4640>
  4026c0:	mov	x0, #0x0                   	// #0
  4026c4:	add	x1, x1, #0xb08
  4026c8:	bl	401930 <dcgettext@plt>
  4026cc:	mov	x1, x0
  4026d0:	mov	w0, #0x8                   	// #8
  4026d4:	bl	4019a0 <err@plt>
  4026d8:	adrp	x1, 406000 <ferror@plt+0x4640>
  4026dc:	mov	x2, #0x200                 	// #512
  4026e0:	add	x1, x1, #0x848
  4026e4:	mov	w0, #0x8                   	// #8
  4026e8:	bl	4019a0 <err@plt>
  4026ec:	mov	w2, #0x5                   	// #5
  4026f0:	adrp	x1, 406000 <ferror@plt+0x4640>
  4026f4:	mov	x0, #0x0                   	// #0
  4026f8:	add	x1, x1, #0x8d0
  4026fc:	bl	401930 <dcgettext@plt>
  402700:	mov	x1, x0
  402704:	mov	x2, x21
  402708:	mov	w0, #0x10                  	// #16
  40270c:	bl	4019a0 <err@plt>
  402710:	mov	w2, #0x5                   	// #5
  402714:	adrp	x1, 406000 <ferror@plt+0x4640>
  402718:	mov	x0, #0x0                   	// #0
  40271c:	add	x1, x1, #0x888
  402720:	bl	401930 <dcgettext@plt>
  402724:	mov	x1, x0
  402728:	mov	x2, x20
  40272c:	mov	w0, #0x10                  	// #16
  402730:	bl	4019a0 <err@plt>
  402734:	adrp	x1, 406000 <ferror@plt+0x4640>
  402738:	add	x1, x1, #0xa78
  40273c:	mov	w2, #0x5                   	// #5
  402740:	mov	x0, #0x0                   	// #0
  402744:	bl	401930 <dcgettext@plt>
  402748:	bl	401920 <warnx@plt>
  40274c:	adrp	x0, 418000 <ferror@plt+0x16640>
  402750:	adrp	x1, 406000 <ferror@plt+0x4640>
  402754:	mov	w2, #0x5                   	// #5
  402758:	add	x1, x1, #0xa38
  40275c:	ldr	x19, [x0, #544]
  402760:	b	4025a4 <ferror@plt+0xbe4>
  402764:	mov	x29, #0x0                   	// #0
  402768:	mov	x30, #0x0                   	// #0
  40276c:	mov	x5, x0
  402770:	ldr	x1, [sp]
  402774:	add	x2, sp, #0x8
  402778:	mov	x6, sp
  40277c:	movz	x0, #0x0, lsl #48
  402780:	movk	x0, #0x0, lsl #32
  402784:	movk	x0, #0x40, lsl #16
  402788:	movk	x0, #0x19d0
  40278c:	movz	x3, #0x0, lsl #48
  402790:	movk	x3, #0x0, lsl #32
  402794:	movk	x3, #0x40, lsl #16
  402798:	movk	x3, #0x63a0
  40279c:	movz	x4, #0x0, lsl #48
  4027a0:	movk	x4, #0x0, lsl #32
  4027a4:	movk	x4, #0x40, lsl #16
  4027a8:	movk	x4, #0x6420
  4027ac:	bl	401740 <__libc_start_main@plt>
  4027b0:	bl	401800 <abort@plt>
  4027b4:	adrp	x0, 417000 <ferror@plt+0x15640>
  4027b8:	ldr	x0, [x0, #4064]
  4027bc:	cbz	x0, 4027c4 <ferror@plt+0xe04>
  4027c0:	b	4017e0 <__gmon_start__@plt>
  4027c4:	ret
  4027c8:	adrp	x0, 418000 <ferror@plt+0x16640>
  4027cc:	add	x0, x0, #0x220
  4027d0:	adrp	x1, 418000 <ferror@plt+0x16640>
  4027d4:	add	x1, x1, #0x220
  4027d8:	cmp	x1, x0
  4027dc:	b.eq	4027f4 <ferror@plt+0xe34>  // b.none
  4027e0:	adrp	x1, 406000 <ferror@plt+0x4640>
  4027e4:	ldr	x1, [x1, #1112]
  4027e8:	cbz	x1, 4027f4 <ferror@plt+0xe34>
  4027ec:	mov	x16, x1
  4027f0:	br	x16
  4027f4:	ret
  4027f8:	adrp	x0, 418000 <ferror@plt+0x16640>
  4027fc:	add	x0, x0, #0x220
  402800:	adrp	x1, 418000 <ferror@plt+0x16640>
  402804:	add	x1, x1, #0x220
  402808:	sub	x1, x1, x0
  40280c:	lsr	x2, x1, #63
  402810:	add	x1, x2, x1, asr #3
  402814:	cmp	xzr, x1, asr #1
  402818:	asr	x1, x1, #1
  40281c:	b.eq	402834 <ferror@plt+0xe74>  // b.none
  402820:	adrp	x2, 406000 <ferror@plt+0x4640>
  402824:	ldr	x2, [x2, #1120]
  402828:	cbz	x2, 402834 <ferror@plt+0xe74>
  40282c:	mov	x16, x2
  402830:	br	x16
  402834:	ret
  402838:	stp	x29, x30, [sp, #-32]!
  40283c:	mov	x29, sp
  402840:	str	x19, [sp, #16]
  402844:	adrp	x19, 418000 <ferror@plt+0x16640>
  402848:	ldrb	w0, [x19, #584]
  40284c:	cbnz	w0, 40285c <ferror@plt+0xe9c>
  402850:	bl	4027c8 <ferror@plt+0xe08>
  402854:	mov	w0, #0x1                   	// #1
  402858:	strb	w0, [x19, #584]
  40285c:	ldr	x19, [sp, #16]
  402860:	ldp	x29, x30, [sp], #32
  402864:	ret
  402868:	b	4027f8 <ferror@plt+0xe38>
  40286c:	nop
  402870:	ldr	x0, [x0]
  402874:	ldr	x1, [x1]
  402878:	add	x0, x0, #0x13
  40287c:	add	x1, x1, #0x13
  402880:	b	401840 <strcmp@plt>
  402884:	nop
  402888:	stp	x29, x30, [sp, #-32]!
  40288c:	mov	w2, #0x5                   	// #5
  402890:	adrp	x1, 406000 <ferror@plt+0x4640>
  402894:	mov	x29, sp
  402898:	str	x19, [sp, #16]
  40289c:	adrp	x19, 418000 <ferror@plt+0x16640>
  4028a0:	add	x1, x1, #0x468
  4028a4:	mov	x0, #0x0                   	// #0
  4028a8:	bl	401930 <dcgettext@plt>
  4028ac:	ldr	x1, [x19, #568]
  4028b0:	bl	401620 <fputs@plt>
  4028b4:	mov	w2, #0x5                   	// #5
  4028b8:	adrp	x1, 406000 <ferror@plt+0x4640>
  4028bc:	mov	x0, #0x0                   	// #0
  4028c0:	add	x1, x1, #0x478
  4028c4:	bl	401930 <dcgettext@plt>
  4028c8:	adrp	x1, 418000 <ferror@plt+0x16640>
  4028cc:	ldr	x1, [x1, #576]
  4028d0:	bl	401960 <printf@plt>
  4028d4:	ldr	x1, [x19, #568]
  4028d8:	mov	w0, #0xa                   	// #10
  4028dc:	bl	401690 <fputc@plt>
  4028e0:	adrp	x1, 406000 <ferror@plt+0x4640>
  4028e4:	add	x1, x1, #0x4d8
  4028e8:	mov	w2, #0x5                   	// #5
  4028ec:	mov	x0, #0x0                   	// #0
  4028f0:	bl	401930 <dcgettext@plt>
  4028f4:	bl	401810 <puts@plt>
  4028f8:	mov	w2, #0x5                   	// #5
  4028fc:	adrp	x1, 406000 <ferror@plt+0x4640>
  402900:	mov	x0, #0x0                   	// #0
  402904:	add	x1, x1, #0x500
  402908:	bl	401930 <dcgettext@plt>
  40290c:	ldr	x1, [x19, #568]
  402910:	bl	401620 <fputs@plt>
  402914:	adrp	x1, 406000 <ferror@plt+0x4640>
  402918:	add	x1, x1, #0x510
  40291c:	mov	w2, #0x5                   	// #5
  402920:	mov	x0, #0x0                   	// #0
  402924:	bl	401930 <dcgettext@plt>
  402928:	bl	401810 <puts@plt>
  40292c:	adrp	x1, 406000 <ferror@plt+0x4640>
  402930:	add	x1, x1, #0x530
  402934:	mov	w2, #0x5                   	// #5
  402938:	mov	x0, #0x0                   	// #0
  40293c:	bl	401930 <dcgettext@plt>
  402940:	bl	401810 <puts@plt>
  402944:	adrp	x1, 406000 <ferror@plt+0x4640>
  402948:	add	x1, x1, #0x570
  40294c:	mov	w2, #0x5                   	// #5
  402950:	mov	x0, #0x0                   	// #0
  402954:	bl	401930 <dcgettext@plt>
  402958:	bl	401810 <puts@plt>
  40295c:	adrp	x1, 406000 <ferror@plt+0x4640>
  402960:	add	x1, x1, #0x5b0
  402964:	mov	w2, #0x5                   	// #5
  402968:	mov	x0, #0x0                   	// #0
  40296c:	bl	401930 <dcgettext@plt>
  402970:	bl	401810 <puts@plt>
  402974:	mov	w2, #0x5                   	// #5
  402978:	adrp	x1, 406000 <ferror@plt+0x4640>
  40297c:	mov	x0, #0x0                   	// #0
  402980:	add	x1, x1, #0x5e8
  402984:	bl	401930 <dcgettext@plt>
  402988:	adrp	x4, 406000 <ferror@plt+0x4640>
  40298c:	add	x4, x4, #0x628
  402990:	mov	x3, x4
  402994:	adrp	x2, 406000 <ferror@plt+0x4640>
  402998:	adrp	x1, 406000 <ferror@plt+0x4640>
  40299c:	add	x2, x2, #0x630
  4029a0:	add	x1, x1, #0x638
  4029a4:	bl	401960 <printf@plt>
  4029a8:	adrp	x1, 406000 <ferror@plt+0x4640>
  4029ac:	add	x1, x1, #0x640
  4029b0:	mov	w2, #0x5                   	// #5
  4029b4:	mov	x0, #0x0                   	// #0
  4029b8:	bl	401930 <dcgettext@plt>
  4029bc:	bl	401810 <puts@plt>
  4029c0:	adrp	x1, 406000 <ferror@plt+0x4640>
  4029c4:	add	x1, x1, #0x678
  4029c8:	mov	w2, #0x5                   	// #5
  4029cc:	mov	x0, #0x0                   	// #0
  4029d0:	bl	401930 <dcgettext@plt>
  4029d4:	bl	401810 <puts@plt>
  4029d8:	mov	w2, #0x5                   	// #5
  4029dc:	adrp	x1, 406000 <ferror@plt+0x4640>
  4029e0:	mov	x0, #0x0                   	// #0
  4029e4:	add	x1, x1, #0x6a8
  4029e8:	bl	401930 <dcgettext@plt>
  4029ec:	mov	w1, #0x200                 	// #512
  4029f0:	bl	401960 <printf@plt>
  4029f4:	adrp	x1, 406000 <ferror@plt+0x4640>
  4029f8:	add	x1, x1, #0x6d8
  4029fc:	mov	w2, #0x5                   	// #5
  402a00:	mov	x0, #0x0                   	// #0
  402a04:	bl	401930 <dcgettext@plt>
  402a08:	bl	401810 <puts@plt>
  402a0c:	adrp	x1, 406000 <ferror@plt+0x4640>
  402a10:	add	x1, x1, #0x718
  402a14:	mov	w2, #0x5                   	// #5
  402a18:	mov	x0, #0x0                   	// #0
  402a1c:	bl	401930 <dcgettext@plt>
  402a20:	bl	401810 <puts@plt>
  402a24:	adrp	x1, 406000 <ferror@plt+0x4640>
  402a28:	add	x1, x1, #0x740
  402a2c:	mov	w2, #0x5                   	// #5
  402a30:	mov	x0, #0x0                   	// #0
  402a34:	bl	401930 <dcgettext@plt>
  402a38:	bl	401810 <puts@plt>
  402a3c:	adrp	x1, 406000 <ferror@plt+0x4640>
  402a40:	add	x1, x1, #0x778
  402a44:	mov	w2, #0x5                   	// #5
  402a48:	mov	x0, #0x0                   	// #0
  402a4c:	bl	401930 <dcgettext@plt>
  402a50:	bl	401810 <puts@plt>
  402a54:	ldr	x1, [x19, #568]
  402a58:	mov	w0, #0xa                   	// #10
  402a5c:	bl	401690 <fputc@plt>
  402a60:	mov	w2, #0x5                   	// #5
  402a64:	adrp	x1, 406000 <ferror@plt+0x4640>
  402a68:	mov	x0, #0x0                   	// #0
  402a6c:	add	x1, x1, #0x798
  402a70:	bl	401930 <dcgettext@plt>
  402a74:	mov	x19, x0
  402a78:	mov	w2, #0x5                   	// #5
  402a7c:	adrp	x1, 406000 <ferror@plt+0x4640>
  402a80:	mov	x0, #0x0                   	// #0
  402a84:	add	x1, x1, #0x7b0
  402a88:	bl	401930 <dcgettext@plt>
  402a8c:	mov	x4, x0
  402a90:	adrp	x3, 406000 <ferror@plt+0x4640>
  402a94:	add	x3, x3, #0x7c0
  402a98:	mov	x2, x19
  402a9c:	adrp	x1, 406000 <ferror@plt+0x4640>
  402aa0:	adrp	x0, 406000 <ferror@plt+0x4640>
  402aa4:	add	x1, x1, #0x7d0
  402aa8:	add	x0, x0, #0x7e0
  402aac:	bl	401960 <printf@plt>
  402ab0:	mov	w2, #0x5                   	// #5
  402ab4:	adrp	x1, 406000 <ferror@plt+0x4640>
  402ab8:	mov	x0, #0x0                   	// #0
  402abc:	add	x1, x1, #0x7f8
  402ac0:	bl	401930 <dcgettext@plt>
  402ac4:	adrp	x1, 406000 <ferror@plt+0x4640>
  402ac8:	add	x1, x1, #0x818
  402acc:	bl	401960 <printf@plt>
  402ad0:	mov	w0, #0x0                   	// #0
  402ad4:	bl	401630 <exit@plt>
  402ad8:	stp	x29, x30, [sp, #-16]!
  402adc:	mov	w2, #0x5                   	// #5
  402ae0:	adrp	x1, 406000 <ferror@plt+0x4640>
  402ae4:	mov	x29, sp
  402ae8:	add	x1, x1, #0x828
  402aec:	mov	x0, #0x0                   	// #0
  402af0:	bl	401930 <dcgettext@plt>
  402af4:	mov	x1, x0
  402af8:	mov	w0, #0x8                   	// #8
  402afc:	bl	401940 <errx@plt>
  402b00:	stp	x29, x30, [sp, #-272]!
  402b04:	mov	x29, sp
  402b08:	stp	x19, x20, [sp, #16]
  402b0c:	mov	x20, x1
  402b10:	stp	x21, x22, [sp, #32]
  402b14:	stp	x23, x24, [sp, #48]
  402b18:	stp	x25, x26, [sp, #64]
  402b1c:	mov	x25, x3
  402b20:	stp	x27, x28, [sp, #80]
  402b24:	mov	x27, x2
  402b28:	str	x0, [sp, #104]
  402b2c:	mov	x0, x1
  402b30:	bl	401610 <strlen@plt>
  402b34:	add	x21, x0, #0x101
  402b38:	mov	x19, x0
  402b3c:	mov	x0, x21
  402b40:	bl	4016f0 <malloc@plt>
  402b44:	cbz	x0, 402eb8 <ferror@plt+0x14f8>
  402b48:	mov	x22, x0
  402b4c:	mov	x2, x19
  402b50:	mov	x1, x20
  402b54:	bl	4015d0 <memcpy@plt>
  402b58:	mov	w4, #0x2f                  	// #47
  402b5c:	add	x24, x22, x19
  402b60:	strb	w4, [x22, x19]
  402b64:	add	x1, sp, #0x88
  402b68:	mov	x0, x20
  402b6c:	adrp	x3, 402000 <ferror@plt+0x640>
  402b70:	mov	x2, #0x0                   	// #0
  402b74:	add	x3, x3, #0x870
  402b78:	add	x24, x24, #0x1
  402b7c:	bl	4018a0 <scandir@plt>
  402b80:	cmp	w0, #0x0
  402b84:	b.lt	402e94 <ferror@plt+0x14d4>  // b.tstop
  402b88:	mov	w28, #0x0                   	// #0
  402b8c:	ldr	x1, [sp, #136]
  402b90:	b.eq	402c60 <ferror@plt+0x12a0>  // b.none
  402b94:	sub	w21, w0, #0x1
  402b98:	adrp	x26, 418000 <ferror@plt+0x16640>
  402b9c:	add	x21, x21, #0x1
  402ba0:	add	x26, x26, #0x250
  402ba4:	adrp	x0, 406000 <ferror@plt+0x4640>
  402ba8:	mov	x23, #0x0                   	// #0
  402bac:	lsl	x21, x21, #3
  402bb0:	add	x0, x0, #0x888
  402bb4:	mov	w28, #0x0                   	// #0
  402bb8:	str	x0, [sp, #96]
  402bbc:	ldr	x20, [x1, x23]
  402bc0:	ldrsb	w0, [x20, #19]
  402bc4:	cmp	w0, #0x2e
  402bc8:	b.eq	402c40 <ferror@plt+0x1280>  // b.none
  402bcc:	add	x20, x20, #0x13
  402bd0:	mov	x0, x20
  402bd4:	bl	401610 <strlen@plt>
  402bd8:	mov	x19, x0
  402bdc:	add	x2, x0, #0x1
  402be0:	cmp	x0, #0xff
  402be4:	b.ls	402bf8 <ferror@plt+0x1238>  // b.plast
  402be8:	mov	w0, #0x1                   	// #1
  402bec:	mov	x2, #0x100                 	// #256
  402bf0:	mov	x19, #0xff                  	// #255
  402bf4:	str	w0, [x26]
  402bf8:	mov	x1, x20
  402bfc:	mov	x0, x24
  402c00:	bl	4015d0 <memcpy@plt>
  402c04:	add	x2, sp, #0x90
  402c08:	mov	x1, x22
  402c0c:	mov	w0, #0x0                   	// #0
  402c10:	bl	401910 <__lxstat@plt>
  402c14:	tbnz	w0, #31, 402d78 <ferror@plt+0x13b8>
  402c18:	mov	x1, #0x60                  	// #96
  402c1c:	mov	x0, #0x1                   	// #1
  402c20:	bl	401790 <calloc@plt>
  402c24:	mov	x4, x0
  402c28:	cbnz	x0, 402c98 <ferror@plt+0x12d8>
  402c2c:	adrp	x1, 406000 <ferror@plt+0x4640>
  402c30:	mov	x2, #0x60                  	// #96
  402c34:	add	x1, x1, #0x848
  402c38:	mov	w0, #0x8                   	// #8
  402c3c:	bl	4019a0 <err@plt>
  402c40:	ldrsb	w0, [x20, #20]
  402c44:	cbz	w0, 402c54 <ferror@plt+0x1294>
  402c48:	ldrsh	w0, [x20, #20]
  402c4c:	cmp	w0, #0x2e
  402c50:	b.ne	402bcc <ferror@plt+0x120c>  // b.any
  402c54:	add	x23, x23, #0x8
  402c58:	cmp	x21, x23
  402c5c:	b.ne	402bbc <ferror@plt+0x11fc>  // b.any
  402c60:	mov	x0, x22
  402c64:	str	x1, [sp, #96]
  402c68:	bl	401890 <free@plt>
  402c6c:	ldr	x1, [sp, #96]
  402c70:	mov	x0, x1
  402c74:	bl	401890 <free@plt>
  402c78:	mov	w0, w28
  402c7c:	ldp	x19, x20, [sp, #16]
  402c80:	ldp	x21, x22, [sp, #32]
  402c84:	ldp	x23, x24, [sp, #48]
  402c88:	ldp	x25, x26, [sp, #64]
  402c8c:	ldp	x27, x28, [sp, #80]
  402c90:	ldp	x29, x30, [sp], #272
  402c94:	ret
  402c98:	mov	x0, x20
  402c9c:	mov	x1, x19
  402ca0:	str	x4, [sp, #112]
  402ca4:	bl	4018c0 <strndup@plt>
  402ca8:	ldr	x4, [sp, #112]
  402cac:	cbz	x0, 402ecc <ferror@plt+0x150c>
  402cb0:	ldr	w2, [sp, #168]
  402cb4:	mov	w3, #0xffff                	// #65535
  402cb8:	ldr	w1, [sp, #160]
  402cbc:	ldr	x20, [sp, #192]
  402cc0:	str	x0, [x4]
  402cc4:	stp	w1, w20, [x4, #8]
  402cc8:	cmp	w2, w3
  402ccc:	str	w2, [x4, #16]
  402cd0:	mov	w3, w20
  402cd4:	b.ls	402ce0 <ferror@plt+0x1320>  // b.plast
  402cd8:	mov	w0, #0x1                   	// #1
  402cdc:	str	w0, [x26, #8]
  402ce0:	ldr	w0, [sp, #172]
  402ce4:	str	w0, [x4, #20]
  402ce8:	cmp	w0, #0xff
  402cec:	b.ls	402cf8 <ferror@plt+0x1338>  // b.plast
  402cf0:	mov	w0, #0x1                   	// #1
  402cf4:	str	w0, [x26, #12]
  402cf8:	add	w19, w19, #0x3
  402cfc:	and	w1, w1, #0xf000
  402d00:	ldr	x2, [x25]
  402d04:	and	w19, w19, #0xfffffffc
  402d08:	add	w19, w19, #0xc
  402d0c:	cmp	w1, #0x4, lsl #12
  402d10:	add	x2, x2, w19, uxtw
  402d14:	str	x2, [x25]
  402d18:	b.eq	402db4 <ferror@plt+0x13f4>  // b.none
  402d1c:	cmp	w1, #0x8, lsl #12
  402d20:	b.eq	402e20 <ferror@plt+0x1460>  // b.none
  402d24:	cmp	w1, #0xa, lsl #12
  402d28:	b.eq	402e64 <ferror@plt+0x14a4>  // b.none
  402d2c:	cmp	w1, #0x1, lsl #12
  402d30:	mov	w0, #0xc000                	// #49152
  402d34:	ccmp	w1, w0, #0x4, ne  // ne = any
  402d38:	b.eq	402dac <ferror@plt+0x13ec>  // b.none
  402d3c:	ldr	x0, [sp, #176]
  402d40:	str	w0, [x4, #12]
  402d44:	tst	w0, #0xff000000
  402d48:	b.eq	402d58 <ferror@plt+0x1398>  // b.none
  402d4c:	mov	w0, #0x1                   	// #1
  402d50:	str	w0, [x26, #20]
  402d54:	nop
  402d58:	str	x4, [x27]
  402d5c:	add	x23, x23, #0x8
  402d60:	add	w28, w28, w19
  402d64:	add	x27, x4, #0x58
  402d68:	cmp	x21, x23
  402d6c:	ldr	x1, [sp, #136]
  402d70:	b.ne	402bbc <ferror@plt+0x11fc>  // b.any
  402d74:	b	402c60 <ferror@plt+0x12a0>
  402d78:	ldr	x1, [sp, #96]
  402d7c:	mov	w2, #0x5                   	// #5
  402d80:	mov	x0, #0x0                   	// #0
  402d84:	add	x23, x23, #0x8
  402d88:	bl	401930 <dcgettext@plt>
  402d8c:	mov	x1, x24
  402d90:	bl	401850 <warn@plt>
  402d94:	mov	w0, #0x1                   	// #1
  402d98:	str	w0, [x26, #4]
  402d9c:	cmp	x21, x23
  402da0:	ldr	x1, [sp, #136]
  402da4:	b.ne	402bbc <ferror@plt+0x11fc>  // b.any
  402da8:	b	402c60 <ferror@plt+0x12a0>
  402dac:	str	wzr, [x4, #12]
  402db0:	b	402d58 <ferror@plt+0x1398>
  402db4:	ldr	x0, [sp, #104]
  402db8:	mov	x3, x25
  402dbc:	add	x2, x4, #0x50
  402dc0:	mov	x1, x22
  402dc4:	str	x4, [sp, #112]
  402dc8:	bl	402b00 <ferror@plt+0x1140>
  402dcc:	mov	w3, w0
  402dd0:	ldr	x4, [sp, #112]
  402dd4:	mov	w0, #0xd000                	// #53248
  402dd8:	ldr	w1, [sp, #160]
  402ddc:	str	w3, [x4, #12]
  402de0:	and	w1, w1, w0
  402de4:	cmp	w1, #0x8, lsl #12
  402de8:	b.ne	402d58 <ferror@plt+0x1398>  // b.any
  402dec:	sub	w20, w3, #0x1
  402df0:	cbz	w3, 402d58 <ferror@plt+0x1398>
  402df4:	ldr	w0, [x26, #24]
  402df8:	add	w3, w3, #0x3
  402dfc:	ldr	x2, [x25]
  402e00:	udiv	w20, w20, w0
  402e04:	add	w0, w20, #0x1
  402e08:	lsl	w1, w0, #4
  402e0c:	sub	w0, w1, w0
  402e10:	add	w0, w3, w0, lsl #1
  402e14:	add	x0, x2, x0
  402e18:	str	x0, [x25]
  402e1c:	b	402d58 <ferror@plt+0x1398>
  402e20:	mov	x0, x22
  402e24:	str	x4, [sp, #112]
  402e28:	str	w3, [sp, #124]
  402e2c:	bl	4017c0 <strdup@plt>
  402e30:	cbz	x0, 402ecc <ferror@plt+0x150c>
  402e34:	ldr	x4, [sp, #112]
  402e38:	ldr	w3, [sp, #124]
  402e3c:	str	x0, [x4, #48]
  402e40:	mov	w0, #0xffffff              	// #16777215
  402e44:	cmp	w20, w0
  402e48:	b.ls	402e8c <ferror@plt+0x14cc>  // b.plast
  402e4c:	mov	w1, #0x1                   	// #1
  402e50:	mov	w3, w0
  402e54:	mov	w20, #0xfffffe              	// #16777214
  402e58:	str	w0, [x4, #12]
  402e5c:	str	w1, [x26, #16]
  402e60:	b	402df4 <ferror@plt+0x1434>
  402e64:	mov	x0, x22
  402e68:	str	x4, [sp, #112]
  402e6c:	str	w3, [sp, #124]
  402e70:	bl	4017c0 <strdup@plt>
  402e74:	cbz	x0, 402ecc <ferror@plt+0x150c>
  402e78:	ldr	x4, [sp, #112]
  402e7c:	sub	w20, w20, #0x1
  402e80:	ldr	w3, [sp, #124]
  402e84:	str	x0, [x4, #48]
  402e88:	b	402df0 <ferror@plt+0x1430>
  402e8c:	sub	w20, w20, #0x1
  402e90:	b	402df0 <ferror@plt+0x1430>
  402e94:	mov	w2, #0x5                   	// #5
  402e98:	adrp	x1, 406000 <ferror@plt+0x4640>
  402e9c:	mov	x0, #0x0                   	// #0
  402ea0:	add	x1, x1, #0x868
  402ea4:	bl	401930 <dcgettext@plt>
  402ea8:	mov	x1, x0
  402eac:	mov	x2, x20
  402eb0:	mov	w0, #0x8                   	// #8
  402eb4:	bl	4019a0 <err@plt>
  402eb8:	adrp	x1, 406000 <ferror@plt+0x4640>
  402ebc:	mov	x2, x21
  402ec0:	add	x1, x1, #0x848
  402ec4:	mov	w0, #0x8                   	// #8
  402ec8:	bl	4019a0 <err@plt>
  402ecc:	adrp	x1, 406000 <ferror@plt+0x4640>
  402ed0:	mov	w0, #0x8                   	// #8
  402ed4:	add	x1, x1, #0x8a0
  402ed8:	bl	4019a0 <err@plt>
  402edc:	nop
  402ee0:	stp	x29, x30, [sp, #-48]!
  402ee4:	mov	x29, sp
  402ee8:	stp	x19, x20, [sp, #16]
  402eec:	mov	w19, w1
  402ef0:	cbz	w19, 402ff8 <ferror@plt+0x1638>
  402ef4:	stp	x21, x22, [sp, #32]
  402ef8:	and	w2, w2, #0xf000
  402efc:	mov	x22, x0
  402f00:	cmp	w2, #0xa, lsl #12
  402f04:	b.eq	402f5c <ferror@plt+0x159c>  // b.none
  402f08:	mov	w1, #0x0                   	// #0
  402f0c:	bl	401700 <open@plt>
  402f10:	mov	w21, w0
  402f14:	tbnz	w0, #31, 402fac <ferror@plt+0x15ec>
  402f18:	mov	w4, w0
  402f1c:	mov	w1, w19
  402f20:	mov	x5, #0x0                   	// #0
  402f24:	mov	w3, #0x2                   	// #2
  402f28:	mov	w2, #0x1                   	// #1
  402f2c:	mov	x0, #0x0                   	// #0
  402f30:	bl	401870 <mmap@plt>
  402f34:	mov	x20, x0
  402f38:	mov	w0, w21
  402f3c:	bl	4017d0 <close@plt>
  402f40:	cmn	x20, #0x1
  402f44:	b.eq	40300c <ferror@plt+0x164c>  // b.none
  402f48:	mov	x0, x20
  402f4c:	ldp	x19, x20, [sp, #16]
  402f50:	ldp	x21, x22, [sp, #32]
  402f54:	ldp	x29, x30, [sp], #48
  402f58:	ret
  402f5c:	mov	x0, x19
  402f60:	bl	4016f0 <malloc@plt>
  402f64:	mov	x2, x19
  402f68:	mov	x20, x0
  402f6c:	cbz	x0, 40301c <ferror@plt+0x165c>
  402f70:	mov	x1, x0
  402f74:	mov	x0, x22
  402f78:	bl	401670 <readlink@plt>
  402f7c:	tbz	x0, #63, 402f48 <ferror@plt+0x1588>
  402f80:	mov	w2, #0x5                   	// #5
  402f84:	adrp	x1, 406000 <ferror@plt+0x4640>
  402f88:	mov	x0, #0x0                   	// #0
  402f8c:	add	x1, x1, #0x8b8
  402f90:	bl	401930 <dcgettext@plt>
  402f94:	mov	x1, x22
  402f98:	bl	401850 <warn@plt>
  402f9c:	adrp	x0, 418000 <ferror@plt+0x16640>
  402fa0:	mov	w1, #0x1                   	// #1
  402fa4:	str	w1, [x0, #596]
  402fa8:	b	402fd8 <ferror@plt+0x1618>
  402fac:	mov	w2, #0x5                   	// #5
  402fb0:	adrp	x1, 406000 <ferror@plt+0x4640>
  402fb4:	mov	x0, #0x0                   	// #0
  402fb8:	add	x1, x1, #0x8d0
  402fbc:	bl	401930 <dcgettext@plt>
  402fc0:	mov	x20, #0x0                   	// #0
  402fc4:	mov	x1, x22
  402fc8:	bl	401850 <warn@plt>
  402fcc:	adrp	x0, 418000 <ferror@plt+0x16640>
  402fd0:	mov	w1, #0x1                   	// #1
  402fd4:	str	w1, [x0, #596]
  402fd8:	mov	x0, x20
  402fdc:	mov	x20, #0x0                   	// #0
  402fe0:	bl	401890 <free@plt>
  402fe4:	mov	x0, x20
  402fe8:	ldp	x19, x20, [sp, #16]
  402fec:	ldp	x21, x22, [sp, #32]
  402ff0:	ldp	x29, x30, [sp], #48
  402ff4:	ret
  402ff8:	mov	x20, #0x0                   	// #0
  402ffc:	mov	x0, x20
  403000:	ldp	x19, x20, [sp, #16]
  403004:	ldp	x29, x30, [sp], #48
  403008:	ret
  40300c:	adrp	x1, 406000 <ferror@plt+0x4640>
  403010:	mov	w0, #0x8                   	// #8
  403014:	add	x1, x1, #0x8e0
  403018:	bl	4019a0 <err@plt>
  40301c:	adrp	x1, 406000 <ferror@plt+0x4640>
  403020:	mov	w0, #0x8                   	// #8
  403024:	add	x1, x1, #0x848
  403028:	bl	4019a0 <err@plt>
  40302c:	nop
  403030:	stp	x29, x30, [sp, #-32]!
  403034:	adrp	x0, 418000 <ferror@plt+0x16640>
  403038:	mov	x29, sp
  40303c:	stp	x19, x20, [sp, #16]
  403040:	ldr	x20, [x0, #568]
  403044:	bl	401970 <__errno_location@plt>
  403048:	mov	x19, x0
  40304c:	mov	x0, x20
  403050:	str	wzr, [x19]
  403054:	bl	4019c0 <ferror@plt>
  403058:	cbz	w0, 4030f8 <ferror@plt+0x1738>
  40305c:	ldr	w0, [x19]
  403060:	cmp	w0, #0x9
  403064:	b.ne	4030a8 <ferror@plt+0x16e8>  // b.any
  403068:	adrp	x0, 418000 <ferror@plt+0x16640>
  40306c:	ldr	x20, [x0, #544]
  403070:	str	wzr, [x19]
  403074:	mov	x0, x20
  403078:	bl	4019c0 <ferror@plt>
  40307c:	cbnz	w0, 403090 <ferror@plt+0x16d0>
  403080:	mov	x0, x20
  403084:	bl	401900 <fflush@plt>
  403088:	cbz	w0, 4030d8 <ferror@plt+0x1718>
  40308c:	nop
  403090:	ldr	w0, [x19]
  403094:	cmp	w0, #0x9
  403098:	b.ne	4030d0 <ferror@plt+0x1710>  // b.any
  40309c:	ldp	x19, x20, [sp, #16]
  4030a0:	ldp	x29, x30, [sp], #32
  4030a4:	ret
  4030a8:	cmp	w0, #0x20
  4030ac:	b.eq	403068 <ferror@plt+0x16a8>  // b.none
  4030b0:	adrp	x1, 406000 <ferror@plt+0x4640>
  4030b4:	mov	w2, #0x5                   	// #5
  4030b8:	add	x1, x1, #0x8e8
  4030bc:	cbz	w0, 403124 <ferror@plt+0x1764>
  4030c0:	mov	x0, #0x0                   	// #0
  4030c4:	bl	401930 <dcgettext@plt>
  4030c8:	bl	401850 <warn@plt>
  4030cc:	nop
  4030d0:	mov	w0, #0x8                   	// #8
  4030d4:	bl	4015f0 <_exit@plt>
  4030d8:	mov	x0, x20
  4030dc:	bl	4016d0 <fileno@plt>
  4030e0:	tbnz	w0, #31, 403090 <ferror@plt+0x16d0>
  4030e4:	bl	401640 <dup@plt>
  4030e8:	tbnz	w0, #31, 403090 <ferror@plt+0x16d0>
  4030ec:	bl	4017d0 <close@plt>
  4030f0:	cbz	w0, 40309c <ferror@plt+0x16dc>
  4030f4:	b	403090 <ferror@plt+0x16d0>
  4030f8:	mov	x0, x20
  4030fc:	bl	401900 <fflush@plt>
  403100:	cbnz	w0, 40305c <ferror@plt+0x169c>
  403104:	mov	x0, x20
  403108:	bl	4016d0 <fileno@plt>
  40310c:	tbnz	w0, #31, 40305c <ferror@plt+0x169c>
  403110:	bl	401640 <dup@plt>
  403114:	tbnz	w0, #31, 40305c <ferror@plt+0x169c>
  403118:	bl	4017d0 <close@plt>
  40311c:	cbz	w0, 403068 <ferror@plt+0x16a8>
  403120:	b	40305c <ferror@plt+0x169c>
  403124:	mov	x0, #0x0                   	// #0
  403128:	bl	401930 <dcgettext@plt>
  40312c:	bl	401920 <warnx@plt>
  403130:	b	4030d0 <ferror@plt+0x1710>
  403134:	nop
  403138:	stp	x29, x30, [sp, #-160]!
  40313c:	mov	x29, sp
  403140:	stp	x19, x20, [sp, #16]
  403144:	mov	w19, w2
  403148:	cbz	x0, 4031e0 <ferror@plt+0x1820>
  40314c:	adrp	x6, 418000 <ferror@plt+0x16640>
  403150:	stp	x21, x22, [sp, #32]
  403154:	mov	x21, x1
  403158:	stp	x27, x28, [sp, #80]
  40315c:	mov	x27, x0
  403160:	add	x28, x6, #0x250
  403164:	mov	x22, #0xfffffff             	// #268435455
  403168:	stp	x23, x24, [sp, #48]
  40316c:	ldr	x0, [x27, #48]
  403170:	cbz	x0, 4033a4 <ferror@plt+0x19e4>
  403174:	ldr	x1, [x27, #64]
  403178:	cbz	x1, 4031f0 <ferror@plt+0x1830>
  40317c:	ldr	w0, [x28, #28]
  403180:	ldr	w20, [x27, #76]
  403184:	ldr	w23, [x1, #72]
  403188:	add	x20, x21, x20
  40318c:	mov	x2, x20
  403190:	mov	x1, x20
  403194:	bl	403800 <ferror@plt+0x1e40>
  403198:	cmp	x23, x22
  40319c:	b.hi	40344c <ferror@plt+0x1a8c>  // b.pmore
  4031a0:	ldr	w3, [x20, #8]
  4031a4:	lsr	x23, x23, #2
  4031a8:	ldr	w0, [x28, #28]
  4031ac:	mov	x2, x20
  4031b0:	mov	x1, x20
  4031b4:	bfi	w3, w23, #6, #26
  4031b8:	str	w3, [x20, #8]
  4031bc:	bl	403888 <ferror@plt+0x1ec8>
  4031c0:	ldr	x0, [x27, #64]
  4031c4:	ldr	w0, [x0, #72]
  4031c8:	str	w0, [x27, #72]
  4031cc:	ldr	x27, [x27, #88]
  4031d0:	cbnz	x27, 40316c <ferror@plt+0x17ac>
  4031d4:	ldp	x21, x22, [sp, #32]
  4031d8:	ldp	x23, x24, [sp, #48]
  4031dc:	ldp	x27, x28, [sp, #80]
  4031e0:	mov	w0, w19
  4031e4:	ldp	x19, x20, [sp, #16]
  4031e8:	ldp	x29, x30, [sp], #160
  4031ec:	ret
  4031f0:	ldr	w0, [x27, #12]
  4031f4:	cbz	w0, 4031cc <ferror@plt+0x180c>
  4031f8:	ldr	w0, [x28, #28]
  4031fc:	mov	w24, w19
  403200:	ldr	w20, [x27, #76]
  403204:	stp	x25, x26, [sp, #64]
  403208:	add	x20, x21, x20
  40320c:	mov	x2, x20
  403210:	mov	x1, x20
  403214:	str	x24, [sp, #128]
  403218:	bl	403800 <ferror@plt+0x1e40>
  40321c:	cmp	x24, x22
  403220:	b.hi	403450 <ferror@plt+0x1a90>  // b.pmore
  403224:	ldr	w5, [x20, #8]
  403228:	lsr	x3, x24, #2
  40322c:	ldr	w0, [x28, #28]
  403230:	mov	x2, x20
  403234:	mov	x1, x20
  403238:	bfi	w5, w3, #6, #26
  40323c:	str	w5, [x20, #8]
  403240:	bl	403888 <ferror@plt+0x1ec8>
  403244:	str	w19, [x27, #72]
  403248:	ldr	x3, [x27]
  40324c:	str	x3, [sp, #136]
  403250:	ldr	x0, [x27, #48]
  403254:	ldp	w1, w25, [x27, #8]
  403258:	str	w1, [sp, #108]
  40325c:	mov	w2, w1
  403260:	mov	w1, w25
  403264:	bl	402ee0 <ferror@plt+0x1520>
  403268:	str	x0, [sp, #112]
  40326c:	mov	x23, x0
  403270:	cbz	x0, 4033ec <ferror@plt+0x1a2c>
  403274:	ldr	w3, [x28, #24]
  403278:	sub	w0, w25, #0x1
  40327c:	ldr	x1, [x28, #32]
  403280:	mov	w26, w25
  403284:	cmp	w26, w3
  403288:	mov	w2, w25
  40328c:	udiv	w0, w0, w3
  403290:	str	x2, [sp, #120]
  403294:	csel	w2, w26, w3, ls  // ls = plast
  403298:	add	w0, w0, #0x1
  40329c:	add	x20, x24, w0, uxtw #2
  4032a0:	add	x0, x1, w0, uxtw
  4032a4:	str	x0, [x28, #32]
  4032a8:	lsl	w1, w3, #1
  4032ac:	ldr	w0, [x28, #40]
  4032b0:	csel	w24, w26, w3, ls  // ls = plast
  4032b4:	str	x1, [sp, #152]
  4032b8:	sub	w26, w26, w2
  4032bc:	cbz	w0, 403350 <ferror@plt+0x1990>
  4032c0:	cbz	w2, 403310 <ferror@plt+0x1950>
  4032c4:	ldrb	w0, [x23]
  4032c8:	cbnz	w0, 403350 <ferror@plt+0x1990>
  4032cc:	cmp	w2, #0x1
  4032d0:	b.eq	403310 <ferror@plt+0x1950>  // b.none
  4032d4:	ldrb	w0, [x23, #1]
  4032d8:	cbnz	w0, 403350 <ferror@plt+0x1990>
  4032dc:	cmp	w2, #0x2
  4032e0:	b.eq	403310 <ferror@plt+0x1950>  // b.none
  4032e4:	ldrb	w0, [x23, #2]
  4032e8:	cbnz	w0, 403350 <ferror@plt+0x1990>
  4032ec:	cmp	w2, #0x3
  4032f0:	b.eq	403310 <ferror@plt+0x1950>  // b.none
  4032f4:	ldrb	w0, [x23, #3]
  4032f8:	cbnz	w0, 403350 <ferror@plt+0x1990>
  4032fc:	sub	w2, w2, #0x4
  403300:	add	x1, x23, #0x4
  403304:	mov	x0, x23
  403308:	bl	401820 <memcmp@plt>
  40330c:	cbnz	w0, 403350 <ferror@plt+0x1990>
  403310:	add	x23, x23, x24
  403314:	ldr	w0, [x28, #28]
  403318:	mov	w1, w20
  40331c:	bl	4037d0 <ferror@plt+0x1e10>
  403320:	str	w0, [x21, w19, uxtw]
  403324:	add	w19, w19, #0x4
  403328:	cbz	w26, 4033c0 <ferror@plt+0x1a00>
  40332c:	ldr	w3, [x28, #24]
  403330:	ldr	w0, [x28, #40]
  403334:	cmp	w26, w3
  403338:	lsl	w1, w3, #1
  40333c:	str	x1, [sp, #152]
  403340:	csel	w2, w26, w3, ls  // ls = plast
  403344:	csel	w24, w26, w3, ls  // ls = plast
  403348:	sub	w26, w26, w2
  40334c:	cbnz	w0, 4032c0 <ferror@plt+0x1900>
  403350:	mov	x2, x23
  403354:	add	x1, sp, #0x98
  403358:	add	x0, x21, x20
  40335c:	mov	x3, x24
  403360:	bl	401650 <compress@plt>
  403364:	add	x23, x23, x24
  403368:	ldr	w0, [x28, #24]
  40336c:	ldr	x1, [sp, #152]
  403370:	lsl	w0, w0, #1
  403374:	cmp	x1, x0
  403378:	add	x20, x20, x1
  40337c:	b.ls	403314 <ferror@plt+0x1954>  // b.plast
  403380:	mov	w2, #0x5                   	// #5
  403384:	adrp	x1, 406000 <ferror@plt+0x4640>
  403388:	mov	x0, #0x0                   	// #0
  40338c:	add	x1, x1, #0x8f8
  403390:	bl	401930 <dcgettext@plt>
  403394:	ldr	x1, [sp, #152]
  403398:	bl	401960 <printf@plt>
  40339c:	mov	w0, #0x8                   	// #8
  4033a0:	bl	401630 <exit@plt>
  4033a4:	ldr	x0, [x27, #80]
  4033a8:	cbz	x0, 4031cc <ferror@plt+0x180c>
  4033ac:	mov	w2, w19
  4033b0:	mov	x1, x21
  4033b4:	bl	403138 <ferror@plt+0x1778>
  4033b8:	mov	w19, w0
  4033bc:	b	4031cc <ferror@plt+0x180c>
  4033c0:	ldr	w0, [sp, #108]
  4033c4:	and	w26, w0, #0xf000
  4033c8:	cmp	w26, #0xa, lsl #12
  4033cc:	ldr	x0, [sp, #112]
  4033d0:	b.eq	403444 <ferror@plt+0x1a84>  // b.none
  4033d4:	ldr	x1, [sp, #120]
  4033d8:	bl	4018f0 <munmap@plt>
  4033dc:	ldr	w0, [x28, #44]
  4033e0:	add	x19, x20, #0x3
  4033e4:	and	x19, x19, #0xfffffffffffffffc
  4033e8:	cbnz	w0, 4033f4 <ferror@plt+0x1a34>
  4033ec:	ldp	x25, x26, [sp, #64]
  4033f0:	b	4031cc <ferror@plt+0x180c>
  4033f4:	ldp	x1, x0, [sp, #120]
  4033f8:	mov	w2, #0x5                   	// #5
  4033fc:	add	x20, x0, x1
  403400:	adrp	x1, 406000 <ferror@plt+0x4640>
  403404:	sub	x20, x19, x20
  403408:	add	x1, x1, #0x930
  40340c:	mov	x0, #0x0                   	// #0
  403410:	bl	401930 <dcgettext@plt>
  403414:	add	x3, x20, x20, lsl #1
  403418:	ucvtf	d0, w25
  40341c:	ldr	x2, [sp, #136]
  403420:	add	x3, x20, x3, lsl #3
  403424:	fmov	d1, x3
  403428:	mov	x1, x20
  40342c:	shl	d1, d1, #2
  403430:	scvtf	d1, d1
  403434:	fdiv	d0, d1, d0
  403438:	bl	401960 <printf@plt>
  40343c:	ldp	x25, x26, [sp, #64]
  403440:	b	4031cc <ferror@plt+0x180c>
  403444:	bl	401890 <free@plt>
  403448:	b	4033dc <ferror@plt+0x1a1c>
  40344c:	stp	x25, x26, [sp, #64]
  403450:	bl	402ad8 <ferror@plt+0x1118>
  403454:	nop
  403458:	cmp	x0, x1
  40345c:	b.eq	4035f8 <ferror@plt+0x1c38>  // b.none
  403460:	stp	x29, x30, [sp, #-176]!
  403464:	mov	x29, sp
  403468:	stp	x19, x20, [sp, #16]
  40346c:	mov	x19, x0
  403470:	cbz	x0, 4035e8 <ferror@plt+0x1c28>
  403474:	mov	x20, x1
  403478:	ldr	w1, [x0, #12]
  40347c:	stp	x21, x22, [sp, #32]
  403480:	mov	x21, x2
  403484:	ldr	w0, [x20, #12]
  403488:	cmp	w1, w0
  40348c:	b.ne	4034b0 <ferror@plt+0x1af0>  // b.any
  403490:	ldr	x0, [x19, #48]
  403494:	cbz	x0, 4034b0 <ferror@plt+0x1af0>
  403498:	ldrb	w2, [x19, #40]
  40349c:	cbz	w2, 403588 <ferror@plt+0x1bc8>
  4034a0:	ldrb	w0, [x20, #40]
  4034a4:	cbz	w0, 403500 <ferror@plt+0x1b40>
  4034a8:	tbz	w2, #0, 4034b0 <ferror@plt+0x1af0>
  4034ac:	tbnz	w0, #0, 403600 <ferror@plt+0x1c40>
  4034b0:	ldr	x0, [x19, #80]
  4034b4:	mov	x2, x21
  4034b8:	mov	x1, x20
  4034bc:	bl	403458 <ferror@plt+0x1a98>
  4034c0:	cbz	w0, 4034d8 <ferror@plt+0x1b18>
  4034c4:	ldp	x21, x22, [sp, #32]
  4034c8:	mov	w0, #0x1                   	// #1
  4034cc:	ldp	x19, x20, [sp, #16]
  4034d0:	ldp	x29, x30, [sp], #176
  4034d4:	ret
  4034d8:	ldr	x0, [x19, #88]
  4034dc:	mov	x2, x21
  4034e0:	mov	x1, x20
  4034e4:	bl	403458 <ferror@plt+0x1a98>
  4034e8:	cmp	w0, #0x0
  4034ec:	cset	w0, ne  // ne = any
  4034f0:	ldp	x19, x20, [sp, #16]
  4034f4:	ldp	x21, x22, [sp, #32]
  4034f8:	ldp	x29, x30, [sp], #176
  4034fc:	ret
  403500:	ldp	w2, w1, [x20, #8]
  403504:	ldr	x0, [x20, #48]
  403508:	bl	402ee0 <ferror@plt+0x1520>
  40350c:	mov	x22, x0
  403510:	cbz	x0, 40360c <ferror@plt+0x1c4c>
  403514:	add	x0, sp, #0x58
  403518:	stp	x23, x24, [sp, #48]
  40351c:	bl	403910 <ferror@plt+0x1f50>
  403520:	ldr	w2, [x20, #12]
  403524:	add	x0, sp, #0x58
  403528:	mov	x1, x22
  40352c:	add	x23, x20, #0x18
  403530:	bl	404318 <ferror@plt+0x2958>
  403534:	mov	x0, x23
  403538:	add	x1, sp, #0x58
  40353c:	bl	404438 <ferror@plt+0x2a78>
  403540:	ldr	w0, [x20, #8]
  403544:	and	w0, w0, #0xf000
  403548:	cmp	w0, #0xa, lsl #12
  40354c:	b.eq	4036f4 <ferror@plt+0x1d34>  // b.none
  403550:	ldr	w1, [x20, #12]
  403554:	mov	x0, x22
  403558:	bl	4018f0 <munmap@plt>
  40355c:	ldrb	w0, [x20, #40]
  403560:	orr	w0, w0, #0x1
  403564:	strb	w0, [x20, #40]
  403568:	ldrb	w0, [x19, #40]
  40356c:	tbz	w0, #0, 403580 <ferror@plt+0x1bc0>
  403570:	ldr	x1, [x19, #24]
  403574:	ldr	x0, [x20, #24]
  403578:	cmp	x1, x0
  40357c:	b.eq	403630 <ferror@plt+0x1c70>  // b.none
  403580:	ldp	x23, x24, [sp, #48]
  403584:	b	4034b0 <ferror@plt+0x1af0>
  403588:	ldr	w2, [x19, #8]
  40358c:	bl	402ee0 <ferror@plt+0x1520>
  403590:	mov	x22, x0
  403594:	cbz	x0, 403620 <ferror@plt+0x1c60>
  403598:	add	x0, sp, #0x58
  40359c:	bl	403910 <ferror@plt+0x1f50>
  4035a0:	ldr	w2, [x19, #12]
  4035a4:	add	x0, sp, #0x58
  4035a8:	mov	x1, x22
  4035ac:	bl	404318 <ferror@plt+0x2958>
  4035b0:	add	x0, x19, #0x18
  4035b4:	add	x1, sp, #0x58
  4035b8:	bl	404438 <ferror@plt+0x2a78>
  4035bc:	ldr	w0, [x19, #8]
  4035c0:	and	w0, w0, #0xf000
  4035c4:	cmp	w0, #0xa, lsl #12
  4035c8:	b.eq	4036e8 <ferror@plt+0x1d28>  // b.none
  4035cc:	ldr	w1, [x19, #12]
  4035d0:	mov	x0, x22
  4035d4:	bl	4018f0 <munmap@plt>
  4035d8:	ldrb	w2, [x19, #40]
  4035dc:	orr	w2, w2, #0x1
  4035e0:	strb	w2, [x19, #40]
  4035e4:	b	4034a0 <ferror@plt+0x1ae0>
  4035e8:	mov	w0, #0x0                   	// #0
  4035ec:	ldp	x19, x20, [sp, #16]
  4035f0:	ldp	x29, x30, [sp], #176
  4035f4:	ret
  4035f8:	mov	w0, #0x1                   	// #1
  4035fc:	ret
  403600:	stp	x23, x24, [sp, #48]
  403604:	add	x23, x20, #0x18
  403608:	b	403570 <ferror@plt+0x1bb0>
  40360c:	ldrb	w0, [x20, #40]
  403610:	orr	w0, w0, #0x2
  403614:	strb	w0, [x20, #40]
  403618:	ldrb	w2, [x19, #40]
  40361c:	b	4034a8 <ferror@plt+0x1ae8>
  403620:	ldrb	w2, [x19, #40]
  403624:	orr	w2, w2, #0x2
  403628:	strb	w2, [x19, #40]
  40362c:	b	4034a0 <ferror@plt+0x1ae0>
  403630:	ldr	x0, [x23, #8]
  403634:	ldr	x1, [x19, #32]
  403638:	cmp	x1, x0
  40363c:	b.ne	403580 <ferror@plt+0x1bc0>  // b.any
  403640:	ldp	w2, w1, [x19, #8]
  403644:	ldr	x0, [x19, #48]
  403648:	str	x25, [sp, #64]
  40364c:	bl	402ee0 <ferror@plt+0x1520>
  403650:	mov	x23, x0
  403654:	cbz	x0, 403700 <ferror@plt+0x1d40>
  403658:	ldp	w2, w1, [x20, #8]
  40365c:	ldr	x0, [x20, #48]
  403660:	bl	402ee0 <ferror@plt+0x1520>
  403664:	mov	x22, x0
  403668:	cbz	x0, 403724 <ferror@plt+0x1d64>
  40366c:	ldr	w25, [x19, #12]
  403670:	mov	x1, x0
  403674:	mov	x0, x23
  403678:	mov	x2, x25
  40367c:	bl	401820 <memcmp@plt>
  403680:	ldr	w1, [x19, #8]
  403684:	mov	w24, w0
  403688:	and	w1, w1, #0xf000
  40368c:	cmp	w1, #0xa, lsl #12
  403690:	b.eq	403718 <ferror@plt+0x1d58>  // b.none
  403694:	mov	x1, x25
  403698:	mov	x0, x23
  40369c:	bl	4018f0 <munmap@plt>
  4036a0:	ldr	w0, [x20, #8]
  4036a4:	and	w0, w0, #0xf000
  4036a8:	cmp	w0, #0xa, lsl #12
  4036ac:	b.eq	40370c <ferror@plt+0x1d4c>  // b.none
  4036b0:	ldr	w1, [x20, #12]
  4036b4:	mov	x0, x22
  4036b8:	bl	4018f0 <munmap@plt>
  4036bc:	cbnz	w24, 403700 <ferror@plt+0x1d40>
  4036c0:	ldr	x1, [x21]
  4036c4:	mov	w0, #0x1                   	// #1
  4036c8:	ldr	w2, [x20, #12]
  4036cc:	ldp	x23, x24, [sp, #48]
  4036d0:	sub	x1, x1, x2
  4036d4:	ldr	x25, [sp, #64]
  4036d8:	str	x19, [x20, #64]
  4036dc:	str	x1, [x21]
  4036e0:	ldp	x21, x22, [sp, #32]
  4036e4:	b	4034cc <ferror@plt+0x1b0c>
  4036e8:	mov	x0, x22
  4036ec:	bl	401890 <free@plt>
  4036f0:	b	4035d8 <ferror@plt+0x1c18>
  4036f4:	mov	x0, x22
  4036f8:	bl	401890 <free@plt>
  4036fc:	b	40355c <ferror@plt+0x1b9c>
  403700:	ldp	x23, x24, [sp, #48]
  403704:	ldr	x25, [sp, #64]
  403708:	b	4034b0 <ferror@plt+0x1af0>
  40370c:	mov	x0, x22
  403710:	bl	401890 <free@plt>
  403714:	b	4036bc <ferror@plt+0x1cfc>
  403718:	mov	x0, x23
  40371c:	bl	401890 <free@plt>
  403720:	b	4036a0 <ferror@plt+0x1ce0>
  403724:	ldr	w0, [x19, #8]
  403728:	and	w0, w0, #0xf000
  40372c:	cmp	w0, #0xa, lsl #12
  403730:	b.eq	40374c <ferror@plt+0x1d8c>  // b.none
  403734:	ldr	w1, [x19, #12]
  403738:	mov	x0, x23
  40373c:	bl	4018f0 <munmap@plt>
  403740:	ldp	x23, x24, [sp, #48]
  403744:	ldr	x25, [sp, #64]
  403748:	b	4034b0 <ferror@plt+0x1af0>
  40374c:	mov	x0, x23
  403750:	bl	401890 <free@plt>
  403754:	ldp	x23, x24, [sp, #48]
  403758:	ldr	x25, [sp, #64]
  40375c:	b	4034b0 <ferror@plt+0x1af0>
  403760:	cbz	x1, 4037c8 <ferror@plt+0x1e08>
  403764:	stp	x29, x30, [sp, #-48]!
  403768:	mov	x29, sp
  40376c:	stp	x19, x20, [sp, #16]
  403770:	mov	x19, x1
  403774:	mov	x20, x2
  403778:	str	x21, [sp, #32]
  40377c:	mov	x21, x0
  403780:	ldr	w0, [x19, #12]
  403784:	cbz	w0, 4037a0 <ferror@plt+0x1de0>
  403788:	ldr	x3, [x19, #48]
  40378c:	mov	x1, x19
  403790:	mov	x2, x20
  403794:	mov	x0, x21
  403798:	cbz	x3, 4037a0 <ferror@plt+0x1de0>
  40379c:	bl	403458 <ferror@plt+0x1a98>
  4037a0:	ldr	x1, [x19, #80]
  4037a4:	mov	x2, x20
  4037a8:	mov	x0, x21
  4037ac:	bl	403760 <ferror@plt+0x1da0>
  4037b0:	ldr	x19, [x19, #88]
  4037b4:	cbnz	x19, 403780 <ferror@plt+0x1dc0>
  4037b8:	ldp	x19, x20, [sp, #16]
  4037bc:	ldr	x21, [sp, #32]
  4037c0:	ldp	x29, x30, [sp], #48
  4037c4:	ret
  4037c8:	ret
  4037cc:	nop
  4037d0:	cmp	w0, #0x0
  4037d4:	rev	w0, w1
  4037d8:	csel	w0, w0, w1, ne  // ne = any
  4037dc:	ret
  4037e0:	cbz	w0, 4037fc <ferror@plt+0x1e3c>
  4037e4:	ldr	q1, [x1]
  4037e8:	ldr	q0, [x1, #32]
  4037ec:	rev32	v1.16b, v1.16b
  4037f0:	rev32	v0.16b, v0.16b
  4037f4:	str	q1, [x1]
  4037f8:	str	q0, [x1, #32]
  4037fc:	ret
  403800:	cbz	w0, 403878 <ferror@plt+0x1eb8>
  403804:	mov	x3, x1
  403808:	ldrb	w4, [x1, #11]
  40380c:	ldrb	w5, [x1, #8]
  403810:	sub	sp, sp, #0x10
  403814:	ldrb	w1, [x1, #10]
  403818:	ldr	d1, [x3]
  40381c:	ldrb	w0, [x3, #9]
  403820:	adrp	x3, 406000 <ferror@plt+0x4640>
  403824:	lsl	w6, w5, #6
  403828:	lsl	w7, w1, #6
  40382c:	mov	v0.8b, v1.8b
  403830:	ldr	d2, [x3, #3584]
  403834:	lsl	w3, w4, #6
  403838:	orr	w4, w7, w4, lsr #2
  40383c:	orr	w5, w3, w5, lsr #2
  403840:	lsl	w3, w0, #6
  403844:	orr	w1, w3, w1, lsr #2
  403848:	orr	w0, w6, w0, lsr #2
  40384c:	mov	v0.d[1], v1.d[0]
  403850:	strb	w5, [sp, #8]
  403854:	strb	w4, [sp, #9]
  403858:	strb	w1, [sp, #10]
  40385c:	strb	w0, [sp, #11]
  403860:	tbl	v0.8b, {v0.16b}, v2.8b
  403864:	ldr	w0, [sp, #8]
  403868:	str	w0, [x2, #8]
  40386c:	str	d0, [x2]
  403870:	add	sp, sp, #0x10
  403874:	ret
  403878:	mov	x0, x2
  40387c:	mov	x2, #0xc                   	// #12
  403880:	b	4015e0 <memmove@plt>
  403884:	nop
  403888:	cbz	w0, 403900 <ferror@plt+0x1f40>
  40388c:	mov	x3, x1
  403890:	ldrb	w4, [x1, #11]
  403894:	ldrb	w5, [x1, #8]
  403898:	sub	sp, sp, #0x10
  40389c:	ldrb	w1, [x1, #10]
  4038a0:	ldr	d1, [x3]
  4038a4:	ldrb	w0, [x3, #9]
  4038a8:	adrp	x3, 406000 <ferror@plt+0x4640>
  4038ac:	lsr	w6, w5, #6
  4038b0:	lsr	w7, w1, #6
  4038b4:	mov	v0.8b, v1.8b
  4038b8:	ldr	d2, [x3, #3584]
  4038bc:	lsr	w3, w4, #6
  4038c0:	orr	w4, w7, w4, lsl #2
  4038c4:	orr	w5, w3, w5, lsl #2
  4038c8:	lsr	w3, w0, #6
  4038cc:	orr	w1, w3, w1, lsl #2
  4038d0:	orr	w0, w6, w0, lsl #2
  4038d4:	mov	v0.d[1], v1.d[0]
  4038d8:	strb	w5, [sp, #8]
  4038dc:	strb	w4, [sp, #9]
  4038e0:	strb	w1, [sp, #10]
  4038e4:	strb	w0, [sp, #11]
  4038e8:	tbl	v0.8b, {v0.16b}, v2.8b
  4038ec:	ldr	w0, [sp, #8]
  4038f0:	str	w0, [x2, #8]
  4038f4:	str	d0, [x2]
  4038f8:	add	sp, sp, #0x10
  4038fc:	ret
  403900:	mov	x0, x2
  403904:	mov	x2, #0xc                   	// #12
  403908:	b	4015e0 <memmove@plt>
  40390c:	nop
  403910:	adrp	x1, 406000 <ferror@plt+0x4640>
  403914:	str	xzr, [x0, #16]
  403918:	ldr	q0, [x1, #3600]
  40391c:	str	q0, [x0]
  403920:	ret
  403924:	nop
  403928:	stp	x29, x30, [sp, #-96]!
  40392c:	mov	w17, #0xb756                	// #46934
  403930:	movk	w17, #0xe8c7, lsl #16
  403934:	mov	x29, sp
  403938:	ldp	w12, w13, [x0, #8]
  40393c:	stp	x21, x22, [sp, #32]
  403940:	mov	w3, #0x70db                	// #28891
  403944:	ldp	w14, w11, [x0]
  403948:	eor	w6, w12, w13
  40394c:	stp	x27, x28, [sp, #80]
  403950:	movk	w3, #0x2420, lsl #16
  403954:	and	w6, w6, w11
  403958:	ldp	w27, w21, [x1]
  40395c:	eor	w6, w6, w13
  403960:	stp	x23, x24, [sp, #48]
  403964:	mov	w23, #0xa478                	// #42104
  403968:	add	w6, w6, w14
  40396c:	movk	w23, #0xd76a, lsl #16
  403970:	add	w23, w27, w23
  403974:	add	w23, w23, w6
  403978:	eor	w5, w11, w12
  40397c:	add	w17, w21, w17
  403980:	mov	w2, #0xceee                	// #52974
  403984:	ror	w23, w23, #25
  403988:	add	w23, w11, w23
  40398c:	movk	w2, #0xc1bd, lsl #16
  403990:	and	w5, w5, w23
  403994:	eor	w4, w11, w23
  403998:	eor	w5, w5, w12
  40399c:	stp	x25, x26, [sp, #64]
  4039a0:	add	w5, w5, w13
  4039a4:	add	w17, w17, w5
  4039a8:	mov	w9, #0xfaf                 	// #4015
  4039ac:	ldp	w16, w22, [x1, #8]
  4039b0:	ror	w17, w17, #20
  4039b4:	add	w17, w23, w17
  4039b8:	movk	w9, #0xf57c, lsl #16
  4039bc:	and	w4, w4, w17
  4039c0:	add	w3, w16, w3
  4039c4:	eor	w4, w4, w11
  4039c8:	eor	w10, w23, w17
  4039cc:	add	w4, w4, w12
  4039d0:	add	w2, w22, w2
  4039d4:	add	w4, w3, w4
  4039d8:	mov	w8, #0xc62a                	// #50730
  4039dc:	ldp	w18, w24, [x1, #16]
  4039e0:	ror	w4, w4, #15
  4039e4:	add	w4, w17, w4
  4039e8:	movk	w8, #0x4787, lsl #16
  4039ec:	and	w10, w10, w4
  4039f0:	eor	w25, w17, w4
  4039f4:	eor	w10, w10, w23
  4039f8:	add	w9, w18, w9
  4039fc:	add	w10, w10, w11
  403a00:	add	w8, w24, w8
  403a04:	add	w10, w2, w10
  403a08:	stp	x19, x20, [sp, #16]
  403a0c:	mov	w7, #0x4613                	// #17939
  403a10:	ror	w10, w10, #10
  403a14:	add	w10, w4, w10
  403a18:	movk	w7, #0xa830, lsl #16
  403a1c:	and	w25, w25, w10
  403a20:	mov	w6, #0x9501                	// #38145
  403a24:	eor	w25, w25, w17
  403a28:	movk	w6, #0xfd46, lsl #16
  403a2c:	add	w25, w25, w23
  403a30:	eor	w23, w4, w10
  403a34:	add	w9, w9, w25
  403a38:	mov	w3, #0x98d8                	// #39128
  403a3c:	ldp	w19, w26, [x1, #24]
  403a40:	ror	w9, w9, #25
  403a44:	add	w9, w10, w9
  403a48:	movk	w3, #0x6980, lsl #16
  403a4c:	and	w23, w23, w9
  403a50:	add	w7, w19, w7
  403a54:	eor	w23, w23, w4
  403a58:	add	w6, w26, w6
  403a5c:	add	w17, w23, w17
  403a60:	eor	w23, w10, w9
  403a64:	add	w8, w8, w17
  403a68:	mov	w5, #0xf7af                	// #63407
  403a6c:	ldp	w20, w15, [x1, #32]
  403a70:	ror	w8, w8, #20
  403a74:	add	w8, w9, w8
  403a78:	movk	w5, #0x8b44, lsl #16
  403a7c:	and	w23, w23, w8
  403a80:	add	w3, w20, w3
  403a84:	eor	w23, w23, w10
  403a88:	add	w5, w15, w5
  403a8c:	add	w4, w23, w4
  403a90:	eor	w23, w9, w8
  403a94:	add	w7, w7, w4
  403a98:	mov	w25, #0xffff5bb1            	// #-42063
  403a9c:	ldp	w2, w17, [x1, #40]
  403aa0:	ror	w7, w7, #15
  403aa4:	add	w7, w8, w7
  403aa8:	mov	w4, #0xd7be                	// #55230
  403aac:	and	w23, w23, w7
  403ab0:	add	w25, w2, w25
  403ab4:	eor	w23, w23, w9
  403ab8:	movk	w4, #0x895c, lsl #16
  403abc:	add	w23, w23, w10
  403ac0:	eor	w10, w8, w7
  403ac4:	add	w6, w6, w23
  403ac8:	add	w4, w17, w4
  403acc:	ldr	w23, [x1, #48]
  403ad0:	mov	w28, #0x438e                	// #17294
  403ad4:	ldr	w30, [x1, #52]
  403ad8:	ror	w6, w6, #10
  403adc:	add	w6, w7, w6
  403ae0:	movk	w28, #0xa679, lsl #16
  403ae4:	and	w10, w10, w6
  403ae8:	eor	w10, w10, w8
  403aec:	add	w9, w10, w9
  403af0:	eor	w10, w7, w6
  403af4:	add	w9, w3, w9
  403af8:	mov	w3, #0x1122                	// #4386
  403afc:	movk	w3, #0x6b90, lsl #16
  403b00:	add	w3, w23, w3
  403b04:	ror	w9, w9, #25
  403b08:	add	w9, w6, w9
  403b0c:	and	w10, w10, w9
  403b10:	eor	w10, w10, w7
  403b14:	add	w10, w10, w8
  403b18:	eor	w8, w6, w9
  403b1c:	add	w5, w5, w10
  403b20:	mov	w10, #0x7193                	// #29075
  403b24:	movk	w10, #0xfd98, lsl #16
  403b28:	add	w10, w30, w10
  403b2c:	ror	w5, w5, #20
  403b30:	add	w5, w9, w5
  403b34:	and	w8, w8, w5
  403b38:	eor	w8, w8, w6
  403b3c:	add	w7, w8, w7
  403b40:	eor	w8, w9, w5
  403b44:	add	w7, w25, w7
  403b48:	ldp	w25, w1, [x1, #56]
  403b4c:	ror	w7, w7, #15
  403b50:	add	w7, w5, w7
  403b54:	and	w8, w8, w7
  403b58:	add	w28, w25, w28
  403b5c:	eor	w8, w8, w9
  403b60:	add	w8, w8, w6
  403b64:	eor	w6, w5, w7
  403b68:	add	w4, w4, w8
  403b6c:	mov	w8, #0x821                 	// #2081
  403b70:	movk	w8, #0x49b4, lsl #16
  403b74:	add	w8, w1, w8
  403b78:	ror	w4, w4, #10
  403b7c:	add	w4, w7, w4
  403b80:	and	w6, w6, w4
  403b84:	eor	w6, w6, w5
  403b88:	add	w9, w6, w9
  403b8c:	eor	w6, w7, w4
  403b90:	add	w3, w3, w9
  403b94:	ror	w3, w3, #25
  403b98:	add	w3, w4, w3
  403b9c:	and	w6, w6, w3
  403ba0:	eor	w9, w4, w3
  403ba4:	eor	w6, w6, w7
  403ba8:	add	w5, w6, w5
  403bac:	mov	w6, #0xb340                	// #45888
  403bb0:	add	w10, w10, w5
  403bb4:	movk	w6, #0xc040, lsl #16
  403bb8:	add	w6, w19, w6
  403bbc:	ror	w10, w10, #20
  403bc0:	add	w10, w3, w10
  403bc4:	and	w9, w9, w10
  403bc8:	eor	w5, w3, w10
  403bcc:	eor	w9, w9, w4
  403bd0:	add	w7, w9, w7
  403bd4:	add	w7, w28, w7
  403bd8:	mov	w28, #0x2562                	// #9570
  403bdc:	movk	w28, #0xf61e, lsl #16
  403be0:	add	w28, w21, w28
  403be4:	ror	w9, w7, #15
  403be8:	add	w9, w10, w9
  403bec:	and	w5, w5, w9
  403bf0:	eor	w5, w5, w3
  403bf4:	add	w4, w5, w4
  403bf8:	mov	w5, #0x5a51                	// #23121
  403bfc:	add	w8, w8, w4
  403c00:	movk	w5, #0x265e, lsl #16
  403c04:	add	w5, w17, w5
  403c08:	mov	w4, #0xc7aa                	// #51114
  403c0c:	movk	w4, #0xe9b6, lsl #16
  403c10:	ror	w8, w8, #10
  403c14:	add	w8, w9, w8
  403c18:	add	w4, w27, w4
  403c1c:	eor	w7, w9, w8
  403c20:	and	w7, w7, w10
  403c24:	eor	w7, w7, w9
  403c28:	add	w3, w7, w3
  403c2c:	add	w3, w28, w3
  403c30:	ror	w7, w3, #27
  403c34:	add	w7, w8, w7
  403c38:	eor	w3, w8, w7
  403c3c:	and	w3, w3, w9
  403c40:	eor	w3, w3, w8
  403c44:	add	w10, w3, w10
  403c48:	add	w6, w6, w10
  403c4c:	mov	w10, #0x1453                	// #5203
  403c50:	movk	w10, #0x244, lsl #16
  403c54:	add	w10, w2, w10
  403c58:	ror	w6, w6, #23
  403c5c:	add	w6, w7, w6
  403c60:	eor	w3, w7, w6
  403c64:	and	w3, w3, w8
  403c68:	eor	w3, w3, w7
  403c6c:	add	w9, w3, w9
  403c70:	mov	w3, #0x105d                	// #4189
  403c74:	add	w5, w5, w9
  403c78:	movk	w3, #0xd62f, lsl #16
  403c7c:	add	w3, w24, w3
  403c80:	ror	w5, w5, #18
  403c84:	add	w5, w6, w5
  403c88:	eor	w9, w6, w5
  403c8c:	and	w9, w9, w7
  403c90:	eor	w9, w9, w6
  403c94:	add	w8, w9, w8
  403c98:	mov	w9, #0xe681                	// #59009
  403c9c:	add	w4, w4, w8
  403ca0:	movk	w9, #0xd8a1, lsl #16
  403ca4:	add	w9, w1, w9
  403ca8:	ror	w4, w4, #12
  403cac:	add	w4, w5, w4
  403cb0:	eor	w8, w5, w4
  403cb4:	and	w8, w8, w6
  403cb8:	eor	w8, w8, w5
  403cbc:	add	w7, w8, w7
  403cc0:	mov	w8, #0xfbc8                	// #64456
  403cc4:	add	w3, w3, w7
  403cc8:	movk	w8, #0xe7d3, lsl #16
  403ccc:	add	w8, w18, w8
  403cd0:	ror	w3, w3, #27
  403cd4:	add	w3, w4, w3
  403cd8:	eor	w7, w4, w3
  403cdc:	and	w7, w7, w5
  403ce0:	eor	w7, w7, w4
  403ce4:	add	w6, w7, w6
  403ce8:	mov	w7, #0xcde6                	// #52710
  403cec:	add	w10, w10, w6
  403cf0:	movk	w7, #0x21e1, lsl #16
  403cf4:	add	w7, w15, w7
  403cf8:	ror	w10, w10, #23
  403cfc:	add	w10, w3, w10
  403d00:	eor	w6, w3, w10
  403d04:	and	w6, w6, w4
  403d08:	eor	w6, w6, w3
  403d0c:	add	w5, w6, w5
  403d10:	mov	w6, #0x7d6                 	// #2006
  403d14:	add	w9, w9, w5
  403d18:	movk	w6, #0xc337, lsl #16
  403d1c:	add	w6, w25, w6
  403d20:	ror	w9, w9, #18
  403d24:	add	w9, w10, w9
  403d28:	eor	w5, w10, w9
  403d2c:	and	w5, w5, w3
  403d30:	eor	w5, w5, w10
  403d34:	add	w4, w5, w4
  403d38:	mov	w5, #0xd87                 	// #3463
  403d3c:	add	w8, w8, w4
  403d40:	movk	w5, #0xf4d5, lsl #16
  403d44:	add	w5, w22, w5
  403d48:	ror	w8, w8, #12
  403d4c:	add	w8, w9, w8
  403d50:	eor	w4, w9, w8
  403d54:	and	w4, w4, w10
  403d58:	eor	w4, w4, w9
  403d5c:	add	w3, w4, w3
  403d60:	mov	w4, #0x14ed                	// #5357
  403d64:	add	w7, w7, w3
  403d68:	movk	w4, #0x455a, lsl #16
  403d6c:	add	w4, w20, w4
  403d70:	ror	w7, w7, #27
  403d74:	add	w7, w8, w7
  403d78:	eor	w3, w8, w7
  403d7c:	and	w3, w3, w9
  403d80:	eor	w3, w3, w8
  403d84:	add	w10, w3, w10
  403d88:	add	w6, w6, w10
  403d8c:	mov	w10, #0xa3f8                	// #41976
  403d90:	movk	w10, #0xfcef, lsl #16
  403d94:	add	w10, w16, w10
  403d98:	ror	w6, w6, #23
  403d9c:	add	w6, w7, w6
  403da0:	eor	w3, w7, w6
  403da4:	and	w3, w3, w8
  403da8:	eor	w3, w3, w7
  403dac:	add	w9, w3, w9
  403db0:	mov	w3, #0xe905                	// #59653
  403db4:	add	w5, w5, w9
  403db8:	movk	w3, #0xa9e3, lsl #16
  403dbc:	add	w3, w30, w3
  403dc0:	ror	w5, w5, #18
  403dc4:	add	w5, w6, w5
  403dc8:	eor	w9, w6, w5
  403dcc:	and	w9, w9, w7
  403dd0:	eor	w9, w9, w6
  403dd4:	add	w8, w9, w8
  403dd8:	mov	w9, #0x2d9                 	// #729
  403ddc:	add	w4, w4, w8
  403de0:	movk	w9, #0x676f, lsl #16
  403de4:	add	w9, w26, w9
  403de8:	ror	w4, w4, #12
  403dec:	add	w4, w5, w4
  403df0:	eor	w8, w5, w4
  403df4:	and	w8, w8, w6
  403df8:	eor	w8, w8, w5
  403dfc:	add	w7, w8, w7
  403e00:	add	w3, w3, w7
  403e04:	mov	w7, #0x4c8a                	// #19594
  403e08:	movk	w7, #0x8d2a, lsl #16
  403e0c:	add	w7, w23, w7
  403e10:	ror	w3, w3, #27
  403e14:	add	w3, w4, w3
  403e18:	eor	w8, w4, w3
  403e1c:	and	w8, w8, w5
  403e20:	eor	w8, w8, w4
  403e24:	add	w6, w8, w6
  403e28:	add	w6, w10, w6
  403e2c:	ror	w8, w6, #23
  403e30:	add	w8, w3, w8
  403e34:	eor	w6, w3, w8
  403e38:	and	w6, w6, w4
  403e3c:	eor	w6, w6, w3
  403e40:	add	w5, w6, w5
  403e44:	sub	w6, w24, #0x5c, lsl #12
  403e48:	add	w9, w9, w5
  403e4c:	sub	w6, w6, #0x6be
  403e50:	ror	w9, w9, #18
  403e54:	add	w9, w8, w9
  403e58:	eor	w10, w8, w9
  403e5c:	and	w5, w10, w3
  403e60:	eor	w5, w5, w8
  403e64:	add	w4, w5, w4
  403e68:	mov	w5, #0xf681                	// #63105
  403e6c:	add	w7, w7, w4
  403e70:	movk	w5, #0x8771, lsl #16
  403e74:	add	w5, w20, w5
  403e78:	mov	w4, #0x6122                	// #24866
  403e7c:	movk	w4, #0x6d9d, lsl #16
  403e80:	ror	w7, w7, #12
  403e84:	add	w7, w9, w7
  403e88:	add	w4, w17, w4
  403e8c:	eor	w10, w10, w7
  403e90:	eor	w28, w9, w7
  403e94:	add	w3, w10, w3
  403e98:	mov	w10, #0xea44                	// #59972
  403e9c:	add	w6, w6, w3
  403ea0:	movk	w10, #0xa4be, lsl #16
  403ea4:	add	w10, w21, w10
  403ea8:	ror	w6, w6, #28
  403eac:	add	w6, w7, w6
  403eb0:	eor	w3, w28, w6
  403eb4:	add	w3, w3, w8
  403eb8:	eor	w8, w7, w6
  403ebc:	add	w5, w5, w3
  403ec0:	mov	w3, #0x380c                	// #14348
  403ec4:	movk	w3, #0xfde5, lsl #16
  403ec8:	add	w3, w25, w3
  403ecc:	ror	w5, w5, #21
  403ed0:	add	w5, w6, w5
  403ed4:	eor	w8, w8, w5
  403ed8:	add	w9, w8, w9
  403edc:	eor	w8, w6, w5
  403ee0:	add	w4, w4, w9
  403ee4:	mov	w9, #0xcfa9                	// #53161
  403ee8:	movk	w9, #0x4bde, lsl #16
  403eec:	add	w9, w18, w9
  403ef0:	ror	w4, w4, #16
  403ef4:	add	w4, w5, w4
  403ef8:	eor	w8, w8, w4
  403efc:	add	w8, w8, w7
  403f00:	eor	w7, w5, w4
  403f04:	add	w3, w3, w8
  403f08:	mov	w8, #0x4b60                	// #19296
  403f0c:	movk	w8, #0xf6bb, lsl #16
  403f10:	add	w8, w26, w8
  403f14:	ror	w3, w3, #9
  403f18:	add	w3, w4, w3
  403f1c:	eor	w7, w7, w3
  403f20:	add	w7, w7, w6
  403f24:	eor	w6, w4, w3
  403f28:	add	w10, w10, w7
  403f2c:	mov	w7, #0xbc70                	// #48240
  403f30:	movk	w7, #0xbebf, lsl #16
  403f34:	add	w7, w2, w7
  403f38:	sub	w2, w2, #0x100, lsl #12
  403f3c:	ror	w10, w10, #28
  403f40:	add	w10, w3, w10
  403f44:	sub	w2, w2, #0xb83
  403f48:	eor	w6, w6, w10
  403f4c:	add	w6, w6, w5
  403f50:	eor	w5, w3, w10
  403f54:	add	w9, w9, w6
  403f58:	mov	w6, #0x7ec6                	// #32454
  403f5c:	movk	w6, #0x289b, lsl #16
  403f60:	add	w6, w30, w6
  403f64:	ror	w9, w9, #21
  403f68:	add	w9, w10, w9
  403f6c:	eor	w5, w5, w9
  403f70:	add	w5, w5, w4
  403f74:	eor	w4, w10, w9
  403f78:	add	w8, w8, w5
  403f7c:	mov	w5, #0x27fa                	// #10234
  403f80:	movk	w5, #0xeaa1, lsl #16
  403f84:	add	w5, w27, w5
  403f88:	ror	w8, w8, #16
  403f8c:	add	w8, w9, w8
  403f90:	eor	w4, w4, w8
  403f94:	add	w4, w4, w3
  403f98:	eor	w3, w9, w8
  403f9c:	add	w7, w7, w4
  403fa0:	mov	w4, #0x3085                	// #12421
  403fa4:	movk	w4, #0xd4ef, lsl #16
  403fa8:	add	w4, w22, w4
  403fac:	ror	w7, w7, #9
  403fb0:	add	w7, w8, w7
  403fb4:	eor	w3, w3, w7
  403fb8:	add	w10, w3, w10
  403fbc:	eor	w3, w8, w7
  403fc0:	add	w6, w6, w10
  403fc4:	mov	w10, #0x99e5                	// #39397
  403fc8:	movk	w10, #0xe6db, lsl #16
  403fcc:	add	w10, w23, w10
  403fd0:	ror	w6, w6, #28
  403fd4:	add	w6, w7, w6
  403fd8:	eor	w3, w3, w6
  403fdc:	add	w3, w3, w9
  403fe0:	eor	w9, w7, w6
  403fe4:	add	w5, w5, w3
  403fe8:	mov	w3, #0x1d05                	// #7429
  403fec:	movk	w3, #0x488, lsl #16
  403ff0:	add	w3, w19, w3
  403ff4:	ror	w5, w5, #21
  403ff8:	add	w5, w6, w5
  403ffc:	eor	w9, w9, w5
  404000:	add	w9, w9, w8
  404004:	eor	w8, w6, w5
  404008:	add	w4, w4, w9
  40400c:	mov	w9, #0xd039                	// #53305
  404010:	movk	w9, #0xd9d4, lsl #16
  404014:	add	w9, w15, w9
  404018:	ror	w4, w4, #16
  40401c:	add	w4, w5, w4
  404020:	eor	w8, w8, w4
  404024:	add	w8, w8, w7
  404028:	eor	w7, w5, w4
  40402c:	add	w3, w3, w8
  404030:	ror	w3, w3, #9
  404034:	add	w3, w4, w3
  404038:	eor	w7, w7, w3
  40403c:	add	w6, w7, w6
  404040:	eor	w7, w4, w3
  404044:	add	w6, w9, w6
  404048:	mov	w9, #0x7cf8                	// #31992
  40404c:	movk	w9, #0x1fa2, lsl #16
  404050:	add	w9, w1, w9
  404054:	ror	w6, w6, #28
  404058:	add	w6, w3, w6
  40405c:	eor	w7, w7, w6
  404060:	eor	w8, w3, w6
  404064:	add	w5, w7, w5
  404068:	mov	w7, #0x5665                	// #22117
  40406c:	add	w5, w10, w5
  404070:	movk	w7, #0xc4ac, lsl #16
  404074:	add	w7, w16, w7
  404078:	ror	w5, w5, #21
  40407c:	add	w5, w6, w5
  404080:	eor	w8, w8, w5
  404084:	add	w4, w8, w4
  404088:	eor	w8, w6, w5
  40408c:	add	w4, w9, w4
  404090:	mov	w9, #0x2244                	// #8772
  404094:	movk	w9, #0xf429, lsl #16
  404098:	add	w27, w27, w9
  40409c:	mov	w9, #0xff97                	// #65431
  4040a0:	ror	w4, w4, #16
  4040a4:	add	w4, w5, w4
  4040a8:	movk	w9, #0x432a, lsl #16
  4040ac:	eor	w8, w8, w4
  4040b0:	add	w26, w26, w9
  4040b4:	add	w3, w8, w3
  4040b8:	mov	w9, #0x23a7                	// #9127
  4040bc:	add	w7, w7, w3
  4040c0:	mov	w3, #0xa039                	// #41017
  4040c4:	movk	w3, #0xfc93, lsl #16
  4040c8:	add	w24, w24, w3
  4040cc:	mov	w3, #0x59c3                	// #22979
  4040d0:	ror	w7, w7, #9
  4040d4:	add	w7, w4, w7
  4040d8:	movk	w3, #0x655b, lsl #16
  4040dc:	add	w23, w23, w3
  4040e0:	orn	w3, w7, w5
  4040e4:	eor	w3, w3, w4
  4040e8:	movk	w9, #0xab94, lsl #16
  4040ec:	add	w6, w3, w6
  4040f0:	mov	w3, #0x5dd1                	// #24017
  4040f4:	add	w27, w27, w6
  4040f8:	movk	w3, #0x8584, lsl #16
  4040fc:	add	w21, w21, w3
  404100:	mov	w3, #0x7e4f                	// #32335
  404104:	movk	w3, #0x6fa8, lsl #16
  404108:	ror	w27, w27, #26
  40410c:	add	w27, w7, w27
  404110:	add	w20, w20, w3
  404114:	orn	w6, w27, w4
  404118:	mov	w3, #0xe6e0                	// #59104
  40411c:	movk	w3, #0xfe2c, lsl #16
  404120:	add	w3, w1, w3
  404124:	eor	w1, w6, w7
  404128:	add	w25, w25, w9
  40412c:	add	w5, w1, w5
  404130:	mov	w8, #0xcc92                	// #52370
  404134:	add	w26, w26, w5
  404138:	movk	w8, #0x8f0c, lsl #16
  40413c:	add	w22, w22, w8
  404140:	mov	w6, #0x4314                	// #17172
  404144:	movk	w6, #0xa301, lsl #16
  404148:	ror	w26, w26, #22
  40414c:	add	w26, w27, w26
  404150:	add	w19, w19, w6
  404154:	orn	w5, w26, w7
  404158:	mov	w1, #0x11a1                	// #4513
  40415c:	eor	w5, w5, w27
  404160:	movk	w1, #0x4e08, lsl #16
  404164:	add	w4, w5, w4
  404168:	add	w30, w30, w1
  40416c:	add	w25, w25, w4
  404170:	mov	w4, #0xd391                	// #54161
  404174:	movk	w4, #0xeb86, lsl #16
  404178:	add	w15, w15, w4
  40417c:	mov	w1, #0x7e82                	// #32386
  404180:	ror	w25, w25, #17
  404184:	add	w25, w26, w25
  404188:	movk	w1, #0xf753, lsl #16
  40418c:	orn	w4, w25, w27
  404190:	add	w1, w18, w1
  404194:	eor	w4, w4, w26
  404198:	mov	w6, #0xf235                	// #62005
  40419c:	add	w7, w4, w7
  4041a0:	movk	w6, #0xbd3a, lsl #16
  4041a4:	add	w24, w24, w7
  4041a8:	add	w17, w17, w6
  4041ac:	mov	w5, #0xd2bb                	// #53947
  4041b0:	movk	w5, #0x2ad7, lsl #16
  4041b4:	ror	w24, w24, #11
  4041b8:	add	w24, w25, w24
  4041bc:	add	w16, w16, w5
  4041c0:	orn	w4, w24, w26
  4041c4:	eor	w4, w4, w25
  4041c8:	add	w27, w4, w27
  4041cc:	add	w23, w23, w27
  4041d0:	ldp	x27, x28, [sp, #80]
  4041d4:	ror	w23, w23, #26
  4041d8:	add	w23, w24, w23
  4041dc:	orn	w4, w23, w25
  4041e0:	eor	w4, w4, w24
  4041e4:	add	w26, w4, w26
  4041e8:	add	w22, w22, w26
  4041ec:	ror	w22, w22, #22
  4041f0:	add	w22, w23, w22
  4041f4:	orn	w4, w22, w24
  4041f8:	eor	w4, w4, w23
  4041fc:	add	w25, w4, w25
  404200:	add	w2, w2, w25
  404204:	ldp	x25, x26, [sp, #64]
  404208:	ror	w2, w2, #17
  40420c:	add	w2, w22, w2
  404210:	orn	w4, w2, w23
  404214:	eor	w4, w4, w22
  404218:	add	w24, w4, w24
  40421c:	add	w21, w21, w24
  404220:	ror	w21, w21, #11
  404224:	add	w21, w2, w21
  404228:	orn	w4, w21, w22
  40422c:	eor	w4, w4, w2
  404230:	add	w23, w4, w23
  404234:	add	w20, w20, w23
  404238:	ldp	x23, x24, [sp, #48]
  40423c:	ror	w20, w20, #26
  404240:	add	w20, w21, w20
  404244:	orn	w4, w20, w2
  404248:	eor	w4, w4, w21
  40424c:	add	w22, w4, w22
  404250:	add	w3, w3, w22
  404254:	ror	w3, w3, #22
  404258:	add	w3, w20, w3
  40425c:	orn	w4, w3, w21
  404260:	eor	w4, w4, w20
  404264:	add	w2, w4, w2
  404268:	add	w19, w19, w2
  40426c:	ror	w19, w19, #17
  404270:	add	w19, w3, w19
  404274:	orn	w2, w19, w20
  404278:	eor	w2, w2, w3
  40427c:	add	w21, w2, w21
  404280:	add	w30, w30, w21
  404284:	ldp	x21, x22, [sp, #32]
  404288:	ror	w30, w30, #11
  40428c:	add	w30, w19, w30
  404290:	orn	w2, w30, w3
  404294:	eor	w2, w2, w19
  404298:	add	w20, w2, w20
  40429c:	add	w1, w1, w20
  4042a0:	ror	w1, w1, #26
  4042a4:	add	w1, w30, w1
  4042a8:	orn	w2, w1, w19
  4042ac:	add	w14, w14, w1
  4042b0:	eor	w2, w2, w30
  4042b4:	add	w3, w2, w3
  4042b8:	add	w17, w17, w3
  4042bc:	ror	w17, w17, #22
  4042c0:	add	w17, w1, w17
  4042c4:	orn	w2, w17, w30
  4042c8:	add	w13, w13, w17
  4042cc:	eor	w2, w2, w1
  4042d0:	add	w19, w2, w19
  4042d4:	add	w16, w16, w19
  4042d8:	ldp	x19, x20, [sp, #16]
  4042dc:	ror	w16, w16, #17
  4042e0:	add	w16, w17, w16
  4042e4:	orn	w1, w16, w1
  4042e8:	add	w11, w11, w16
  4042ec:	eor	w1, w1, w17
  4042f0:	add	w12, w12, w16
  4042f4:	add	w1, w1, w30
  4042f8:	stp	w12, w13, [x0, #8]
  4042fc:	add	w15, w15, w1
  404300:	ldp	x29, x30, [sp], #96
  404304:	ror	w15, w15, #11
  404308:	add	w11, w15, w11
  40430c:	stp	w14, w11, [x0]
  404310:	ret
  404314:	nop
  404318:	stp	x29, x30, [sp, #-64]!
  40431c:	mov	x29, sp
  404320:	stp	x21, x22, [sp, #32]
  404324:	mov	x21, x0
  404328:	stp	x19, x20, [sp, #16]
  40432c:	add	x20, x0, #0x18
  404330:	ldr	w0, [x0, #16]
  404334:	stp	x23, x24, [sp, #48]
  404338:	mov	w23, w2
  40433c:	ldr	w3, [x21, #20]
  404340:	lsl	w2, w2, #3
  404344:	lsr	w4, w23, #29
  404348:	adds	w2, w2, w0
  40434c:	str	w2, [x21, #16]
  404350:	adc	w2, w3, w4
  404354:	str	w2, [x21, #20]
  404358:	mov	x19, x1
  40435c:	ubfx	x22, x0, #3, #6
  404360:	cbz	w22, 4043a0 <ferror@plt+0x29e0>
  404364:	mov	w0, w22
  404368:	mov	w2, #0x40                  	// #64
  40436c:	sub	w2, w2, w22
  404370:	add	x0, x20, x0
  404374:	cmp	w23, w2
  404378:	b.cc	404414 <ferror@plt+0x2a54>  // b.lo, b.ul, b.last
  40437c:	mov	w24, w2
  404380:	sub	w23, w23, #0x40
  404384:	mov	x2, x24
  404388:	add	x19, x19, x24
  40438c:	add	w23, w22, w23
  404390:	bl	4015d0 <memcpy@plt>
  404394:	mov	x1, x20
  404398:	mov	x0, x21
  40439c:	bl	403928 <ferror@plt+0x1f68>
  4043a0:	cmp	w23, #0x3f
  4043a4:	b.ls	40442c <ferror@plt+0x2a6c>  // b.plast
  4043a8:	sub	w22, w23, #0x40
  4043ac:	and	x22, x22, #0xffffffc0
  4043b0:	add	x22, x22, #0x40
  4043b4:	add	x22, x19, x22
  4043b8:	ldp	x0, x1, [x19]
  4043bc:	stp	x0, x1, [x20]
  4043c0:	add	x19, x19, #0x40
  4043c4:	ldp	x2, x3, [x19, #-48]
  4043c8:	stp	x2, x3, [x20, #16]
  4043cc:	mov	x1, x20
  4043d0:	ldp	x4, x5, [x19, #-32]
  4043d4:	stp	x4, x5, [x20, #32]
  4043d8:	mov	x0, x21
  4043dc:	ldp	x4, x5, [x19, #-16]
  4043e0:	stp	x4, x5, [x20, #48]
  4043e4:	bl	403928 <ferror@plt+0x1f68>
  4043e8:	cmp	x19, x22
  4043ec:	b.ne	4043b8 <ferror@plt+0x29f8>  // b.any
  4043f0:	and	w23, w23, #0x3f
  4043f4:	mov	w2, w23
  4043f8:	mov	x1, x22
  4043fc:	mov	x0, x20
  404400:	ldp	x19, x20, [sp, #16]
  404404:	ldp	x21, x22, [sp, #32]
  404408:	ldp	x23, x24, [sp, #48]
  40440c:	ldp	x29, x30, [sp], #64
  404410:	b	4015d0 <memcpy@plt>
  404414:	mov	w2, w23
  404418:	ldp	x19, x20, [sp, #16]
  40441c:	ldp	x21, x22, [sp, #32]
  404420:	ldp	x23, x24, [sp, #48]
  404424:	ldp	x29, x30, [sp], #64
  404428:	b	4015d0 <memcpy@plt>
  40442c:	mov	x22, x19
  404430:	b	4043f4 <ferror@plt+0x2a34>
  404434:	nop
  404438:	stp	x29, x30, [sp, #-48]!
  40443c:	mov	w4, #0xffffff80            	// #-128
  404440:	mov	w2, #0x3f                  	// #63
  404444:	mov	x29, sp
  404448:	stp	x19, x20, [sp, #16]
  40444c:	add	x20, x1, #0x18
  404450:	mov	x19, x1
  404454:	ldr	w1, [x1, #16]
  404458:	str	x21, [sp, #32]
  40445c:	mov	x21, x0
  404460:	ubfx	x3, x1, #3, #6
  404464:	add	x1, x20, x3
  404468:	sub	w2, w2, w3
  40446c:	cmp	w2, #0x7
  404470:	add	x0, x1, #0x1
  404474:	strb	w4, [x20, w3, uxtw]
  404478:	b.hi	4044e4 <ferror@plt+0x2b24>  // b.pmore
  40447c:	mov	w1, #0x0                   	// #0
  404480:	bl	401760 <memset@plt>
  404484:	mov	x1, x20
  404488:	mov	x0, x19
  40448c:	bl	403928 <ferror@plt+0x1f68>
  404490:	stp	xzr, xzr, [x19, #24]
  404494:	stp	xzr, xzr, [x20, #16]
  404498:	stp	xzr, xzr, [x20, #32]
  40449c:	str	xzr, [x20, #48]
  4044a0:	ldr	d0, [x19, #16]
  4044a4:	mov	x1, x20
  4044a8:	mov	x0, x19
  4044ac:	str	d0, [x19, #80]
  4044b0:	bl	403928 <ferror@plt+0x1f68>
  4044b4:	ldp	x0, x1, [x19]
  4044b8:	stp	x0, x1, [x21]
  4044bc:	stp	xzr, xzr, [x19]
  4044c0:	stp	xzr, xzr, [x19, #16]
  4044c4:	stp	xzr, xzr, [x19, #32]
  4044c8:	stp	xzr, xzr, [x19, #48]
  4044cc:	stp	xzr, xzr, [x19, #64]
  4044d0:	str	xzr, [x19, #80]
  4044d4:	ldp	x19, x20, [sp, #16]
  4044d8:	ldr	x21, [sp, #32]
  4044dc:	ldp	x29, x30, [sp], #48
  4044e0:	ret
  4044e4:	mov	w2, #0x37                  	// #55
  4044e8:	mov	w1, #0x0                   	// #0
  4044ec:	sub	w2, w2, w3
  4044f0:	bl	401760 <memset@plt>
  4044f4:	b	4044a0 <ferror@plt+0x2ae0>
  4044f8:	stp	x29, x30, [sp, #-32]!
  4044fc:	mov	x29, sp
  404500:	stp	x19, x20, [sp, #16]
  404504:	mov	x19, x1
  404508:	mov	x20, x0
  40450c:	bl	401970 <__errno_location@plt>
  404510:	mov	x4, x0
  404514:	adrp	x0, 418000 <ferror@plt+0x16640>
  404518:	mov	w5, #0x22                  	// #34
  40451c:	adrp	x1, 406000 <ferror@plt+0x4640>
  404520:	mov	x3, x20
  404524:	ldr	w0, [x0, #536]
  404528:	mov	x2, x19
  40452c:	str	w5, [x4]
  404530:	add	x1, x1, #0xe20
  404534:	bl	4019a0 <err@plt>
  404538:	adrp	x1, 418000 <ferror@plt+0x16640>
  40453c:	str	w0, [x1, #536]
  404540:	ret
  404544:	nop
  404548:	stp	x29, x30, [sp, #-128]!
  40454c:	mov	x29, sp
  404550:	stp	x19, x20, [sp, #16]
  404554:	mov	x20, x0
  404558:	stp	x21, x22, [sp, #32]
  40455c:	mov	x22, x1
  404560:	stp	x23, x24, [sp, #48]
  404564:	mov	x23, x2
  404568:	str	xzr, [x1]
  40456c:	bl	401970 <__errno_location@plt>
  404570:	mov	x21, x0
  404574:	cbz	x20, 404810 <ferror@plt+0x2e50>
  404578:	ldrsb	w19, [x20]
  40457c:	cbz	w19, 404810 <ferror@plt+0x2e50>
  404580:	bl	401860 <__ctype_b_loc@plt>
  404584:	mov	x24, x0
  404588:	ldr	x0, [x0]
  40458c:	ubfiz	x1, x19, #1, #8
  404590:	ldrh	w1, [x0, x1]
  404594:	tbz	w1, #13, 4045b0 <ferror@plt+0x2bf0>
  404598:	mov	x1, x20
  40459c:	nop
  4045a0:	ldrsb	w19, [x1, #1]!
  4045a4:	ubfiz	x2, x19, #1, #8
  4045a8:	ldrh	w2, [x0, x2]
  4045ac:	tbnz	w2, #13, 4045a0 <ferror@plt+0x2be0>
  4045b0:	cmp	w19, #0x2d
  4045b4:	b.eq	404810 <ferror@plt+0x2e50>  // b.none
  4045b8:	stp	x25, x26, [sp, #64]
  4045bc:	mov	x0, x20
  4045c0:	mov	w3, #0x0                   	// #0
  4045c4:	stp	x27, x28, [sp, #80]
  4045c8:	add	x27, sp, #0x78
  4045cc:	mov	x1, x27
  4045d0:	str	wzr, [x21]
  4045d4:	mov	w2, #0x0                   	// #0
  4045d8:	str	xzr, [sp, #120]
  4045dc:	bl	401780 <__strtoul_internal@plt>
  4045e0:	mov	x25, x0
  4045e4:	ldr	x28, [sp, #120]
  4045e8:	ldr	w0, [x21]
  4045ec:	cmp	x28, x20
  4045f0:	b.eq	404800 <ferror@plt+0x2e40>  // b.none
  4045f4:	cbnz	w0, 404830 <ferror@plt+0x2e70>
  4045f8:	cbz	x28, 4048a4 <ferror@plt+0x2ee4>
  4045fc:	ldrsb	w0, [x28]
  404600:	mov	w20, #0x0                   	// #0
  404604:	mov	x26, #0x0                   	// #0
  404608:	cbz	w0, 4048a4 <ferror@plt+0x2ee4>
  40460c:	nop
  404610:	ldrsb	w0, [x28, #1]
  404614:	cmp	w0, #0x69
  404618:	b.eq	4046c4 <ferror@plt+0x2d04>  // b.none
  40461c:	and	w1, w0, #0xffffffdf
  404620:	cmp	w1, #0x42
  404624:	b.ne	404894 <ferror@plt+0x2ed4>  // b.any
  404628:	ldrsb	w0, [x28, #2]
  40462c:	cbz	w0, 4048dc <ferror@plt+0x2f1c>
  404630:	bl	4016c0 <localeconv@plt>
  404634:	cbz	x0, 404808 <ferror@plt+0x2e48>
  404638:	ldr	x1, [x0]
  40463c:	cbz	x1, 404808 <ferror@plt+0x2e48>
  404640:	mov	x0, x1
  404644:	str	x1, [sp, #104]
  404648:	bl	401610 <strlen@plt>
  40464c:	mov	x19, x0
  404650:	cbnz	x26, 404808 <ferror@plt+0x2e48>
  404654:	ldrsb	w0, [x28]
  404658:	cbz	w0, 404808 <ferror@plt+0x2e48>
  40465c:	ldr	x1, [sp, #104]
  404660:	mov	x2, x19
  404664:	mov	x0, x1
  404668:	mov	x1, x28
  40466c:	bl	401720 <strncmp@plt>
  404670:	cbnz	w0, 404808 <ferror@plt+0x2e48>
  404674:	ldrsb	w4, [x28, x19]
  404678:	add	x1, x28, x19
  40467c:	cmp	w4, #0x30
  404680:	b.ne	4048b8 <ferror@plt+0x2ef8>  // b.any
  404684:	add	w0, w20, #0x1
  404688:	mov	x19, x1
  40468c:	nop
  404690:	sub	w3, w19, w1
  404694:	ldrsb	w4, [x19, #1]!
  404698:	add	w20, w3, w0
  40469c:	cmp	w4, #0x30
  4046a0:	b.eq	404690 <ferror@plt+0x2cd0>  // b.none
  4046a4:	ldr	x0, [x24]
  4046a8:	ldrh	w0, [x0, w4, sxtw #1]
  4046ac:	tbnz	w0, #11, 404844 <ferror@plt+0x2e84>
  4046b0:	mov	x28, x19
  4046b4:	str	x19, [sp, #120]
  4046b8:	ldrsb	w0, [x28, #1]
  4046bc:	cmp	w0, #0x69
  4046c0:	b.ne	40461c <ferror@plt+0x2c5c>  // b.any
  4046c4:	ldrsb	w0, [x28, #2]
  4046c8:	and	w0, w0, #0xffffffdf
  4046cc:	cmp	w0, #0x42
  4046d0:	b.ne	404630 <ferror@plt+0x2c70>  // b.any
  4046d4:	ldrsb	w0, [x28, #3]
  4046d8:	cbnz	w0, 404630 <ferror@plt+0x2c70>
  4046dc:	mov	x19, #0x400                 	// #1024
  4046e0:	ldrsb	w27, [x28]
  4046e4:	adrp	x24, 406000 <ferror@plt+0x4640>
  4046e8:	add	x24, x24, #0xe30
  4046ec:	mov	x0, x24
  4046f0:	mov	w1, w27
  4046f4:	bl	4018e0 <strchr@plt>
  4046f8:	cbz	x0, 4048e4 <ferror@plt+0x2f24>
  4046fc:	sub	x1, x0, x24
  404700:	add	w1, w1, #0x1
  404704:	cbz	w1, 404900 <ferror@plt+0x2f40>
  404708:	umulh	x0, x25, x19
  40470c:	cbnz	x0, 4048d0 <ferror@plt+0x2f10>
  404710:	sub	w0, w1, #0x2
  404714:	b	404724 <ferror@plt+0x2d64>
  404718:	umulh	x2, x25, x19
  40471c:	sub	w0, w0, #0x1
  404720:	cbnz	x2, 4048d0 <ferror@plt+0x2f10>
  404724:	mul	x25, x25, x19
  404728:	cmn	w0, #0x1
  40472c:	b.ne	404718 <ferror@plt+0x2d58>  // b.any
  404730:	mov	w0, #0x0                   	// #0
  404734:	cbz	x23, 40473c <ferror@plt+0x2d7c>
  404738:	str	w1, [x23]
  40473c:	cmp	x26, #0x0
  404740:	ccmp	w1, #0x0, #0x4, ne  // ne = any
  404744:	b.eq	4047ec <ferror@plt+0x2e2c>  // b.none
  404748:	sub	w1, w1, #0x2
  40474c:	mov	x5, #0x1                   	// #1
  404750:	b	404760 <ferror@plt+0x2da0>
  404754:	umulh	x2, x5, x19
  404758:	sub	w1, w1, #0x1
  40475c:	cbnz	x2, 40476c <ferror@plt+0x2dac>
  404760:	mul	x5, x5, x19
  404764:	cmn	w1, #0x1
  404768:	b.ne	404754 <ferror@plt+0x2d94>  // b.any
  40476c:	cmp	x26, #0xa
  404770:	mov	x1, #0xa                   	// #10
  404774:	b.ls	404788 <ferror@plt+0x2dc8>  // b.plast
  404778:	add	x1, x1, x1, lsl #2
  40477c:	cmp	x26, x1, lsl #1
  404780:	lsl	x1, x1, #1
  404784:	b.hi	404778 <ferror@plt+0x2db8>  // b.pmore
  404788:	cbz	w20, 4047a4 <ferror@plt+0x2de4>
  40478c:	mov	w2, #0x0                   	// #0
  404790:	add	x1, x1, x1, lsl #2
  404794:	add	w2, w2, #0x1
  404798:	cmp	w20, w2
  40479c:	lsl	x1, x1, #1
  4047a0:	b.ne	404790 <ferror@plt+0x2dd0>  // b.any
  4047a4:	mov	x8, #0xcccccccccccccccc    	// #-3689348814741910324
  4047a8:	mov	x4, #0x1                   	// #1
  4047ac:	movk	x8, #0xcccd
  4047b0:	umulh	x6, x26, x8
  4047b4:	add	x7, x4, x4, lsl #2
  4047b8:	mov	x3, x4
  4047bc:	cmp	x26, #0x9
  4047c0:	lsl	x4, x7, #1
  4047c4:	lsr	x2, x6, #3
  4047c8:	add	x2, x2, x2, lsl #2
  4047cc:	sub	x2, x26, x2, lsl #1
  4047d0:	lsr	x26, x6, #3
  4047d4:	cbz	x2, 4047e8 <ferror@plt+0x2e28>
  4047d8:	udiv	x3, x1, x3
  4047dc:	udiv	x2, x3, x2
  4047e0:	udiv	x2, x5, x2
  4047e4:	add	x25, x25, x2
  4047e8:	b.hi	4047b0 <ferror@plt+0x2df0>  // b.pmore
  4047ec:	str	x25, [x22]
  4047f0:	tbnz	w0, #31, 4048c0 <ferror@plt+0x2f00>
  4047f4:	ldp	x25, x26, [sp, #64]
  4047f8:	ldp	x27, x28, [sp, #80]
  4047fc:	b	40481c <ferror@plt+0x2e5c>
  404800:	cbnz	w0, 40483c <ferror@plt+0x2e7c>
  404804:	nop
  404808:	ldp	x25, x26, [sp, #64]
  40480c:	ldp	x27, x28, [sp, #80]
  404810:	mov	w1, #0x16                  	// #22
  404814:	mov	w0, #0xffffffea            	// #-22
  404818:	str	w1, [x21]
  40481c:	ldp	x19, x20, [sp, #16]
  404820:	ldp	x21, x22, [sp, #32]
  404824:	ldp	x23, x24, [sp, #48]
  404828:	ldp	x29, x30, [sp], #128
  40482c:	ret
  404830:	sub	x1, x25, #0x1
  404834:	cmn	x1, #0x3
  404838:	b.ls	4045f8 <ferror@plt+0x2c38>  // b.plast
  40483c:	neg	w0, w0
  404840:	b	4047f0 <ferror@plt+0x2e30>
  404844:	str	wzr, [x21]
  404848:	mov	x1, x27
  40484c:	mov	x0, x19
  404850:	mov	w3, #0x0                   	// #0
  404854:	mov	w2, #0x0                   	// #0
  404858:	str	xzr, [sp, #120]
  40485c:	bl	401780 <__strtoul_internal@plt>
  404860:	mov	x26, x0
  404864:	ldr	x28, [sp, #120]
  404868:	ldr	w0, [x21]
  40486c:	cmp	x28, x19
  404870:	b.eq	404800 <ferror@plt+0x2e40>  // b.none
  404874:	cbz	w0, 40489c <ferror@plt+0x2edc>
  404878:	sub	x1, x26, #0x1
  40487c:	cmn	x1, #0x3
  404880:	b.hi	40483c <ferror@plt+0x2e7c>  // b.pmore
  404884:	cbz	x28, 404808 <ferror@plt+0x2e48>
  404888:	ldrsb	w0, [x28]
  40488c:	cbnz	w0, 404610 <ferror@plt+0x2c50>
  404890:	b	404808 <ferror@plt+0x2e48>
  404894:	cbnz	w0, 404630 <ferror@plt+0x2c70>
  404898:	b	4046dc <ferror@plt+0x2d1c>
  40489c:	cbnz	x26, 404884 <ferror@plt+0x2ec4>
  4048a0:	b	404610 <ferror@plt+0x2c50>
  4048a4:	mov	w0, #0x0                   	// #0
  4048a8:	ldp	x27, x28, [sp, #80]
  4048ac:	str	x25, [x22]
  4048b0:	ldp	x25, x26, [sp, #64]
  4048b4:	b	40481c <ferror@plt+0x2e5c>
  4048b8:	mov	x19, x1
  4048bc:	b	4046a4 <ferror@plt+0x2ce4>
  4048c0:	neg	w1, w0
  4048c4:	ldp	x25, x26, [sp, #64]
  4048c8:	ldp	x27, x28, [sp, #80]
  4048cc:	b	404818 <ferror@plt+0x2e58>
  4048d0:	mov	w0, #0xffffffde            	// #-34
  4048d4:	cbnz	x23, 404738 <ferror@plt+0x2d78>
  4048d8:	b	40473c <ferror@plt+0x2d7c>
  4048dc:	mov	x19, #0x3e8                 	// #1000
  4048e0:	b	4046e0 <ferror@plt+0x2d20>
  4048e4:	adrp	x1, 406000 <ferror@plt+0x4640>
  4048e8:	add	x24, x1, #0xe40
  4048ec:	mov	x0, x24
  4048f0:	mov	w1, w27
  4048f4:	bl	4018e0 <strchr@plt>
  4048f8:	cbnz	x0, 4046fc <ferror@plt+0x2d3c>
  4048fc:	b	404808 <ferror@plt+0x2e48>
  404900:	mov	w0, #0x0                   	// #0
  404904:	cbnz	x23, 404738 <ferror@plt+0x2d78>
  404908:	ldp	x27, x28, [sp, #80]
  40490c:	str	x25, [x22]
  404910:	ldp	x25, x26, [sp, #64]
  404914:	b	40481c <ferror@plt+0x2e5c>
  404918:	mov	x2, #0x0                   	// #0
  40491c:	b	404548 <ferror@plt+0x2b88>
  404920:	stp	x29, x30, [sp, #-48]!
  404924:	mov	x29, sp
  404928:	stp	x21, x22, [sp, #32]
  40492c:	mov	x22, x1
  404930:	cbz	x0, 404990 <ferror@plt+0x2fd0>
  404934:	mov	x21, x0
  404938:	stp	x19, x20, [sp, #16]
  40493c:	mov	x20, x0
  404940:	b	40495c <ferror@plt+0x2f9c>
  404944:	bl	401860 <__ctype_b_loc@plt>
  404948:	ubfiz	x19, x19, #1, #8
  40494c:	ldr	x2, [x0]
  404950:	ldrh	w2, [x2, x19]
  404954:	tbz	w2, #11, 404964 <ferror@plt+0x2fa4>
  404958:	add	x20, x20, #0x1
  40495c:	ldrsb	w19, [x20]
  404960:	cbnz	w19, 404944 <ferror@plt+0x2f84>
  404964:	cbz	x22, 40496c <ferror@plt+0x2fac>
  404968:	str	x20, [x22]
  40496c:	cmp	x20, x21
  404970:	b.ls	4049a8 <ferror@plt+0x2fe8>  // b.plast
  404974:	ldrsb	w1, [x20]
  404978:	mov	w0, #0x1                   	// #1
  40497c:	ldp	x19, x20, [sp, #16]
  404980:	cbnz	w1, 404998 <ferror@plt+0x2fd8>
  404984:	ldp	x21, x22, [sp, #32]
  404988:	ldp	x29, x30, [sp], #48
  40498c:	ret
  404990:	cbz	x1, 404998 <ferror@plt+0x2fd8>
  404994:	str	xzr, [x1]
  404998:	mov	w0, #0x0                   	// #0
  40499c:	ldp	x21, x22, [sp, #32]
  4049a0:	ldp	x29, x30, [sp], #48
  4049a4:	ret
  4049a8:	mov	w0, #0x0                   	// #0
  4049ac:	ldp	x19, x20, [sp, #16]
  4049b0:	b	40499c <ferror@plt+0x2fdc>
  4049b4:	nop
  4049b8:	stp	x29, x30, [sp, #-48]!
  4049bc:	mov	x29, sp
  4049c0:	stp	x21, x22, [sp, #32]
  4049c4:	mov	x22, x1
  4049c8:	cbz	x0, 404a28 <ferror@plt+0x3068>
  4049cc:	mov	x21, x0
  4049d0:	stp	x19, x20, [sp, #16]
  4049d4:	mov	x20, x0
  4049d8:	b	4049f4 <ferror@plt+0x3034>
  4049dc:	bl	401860 <__ctype_b_loc@plt>
  4049e0:	ubfiz	x19, x19, #1, #8
  4049e4:	ldr	x2, [x0]
  4049e8:	ldrh	w2, [x2, x19]
  4049ec:	tbz	w2, #12, 4049fc <ferror@plt+0x303c>
  4049f0:	add	x20, x20, #0x1
  4049f4:	ldrsb	w19, [x20]
  4049f8:	cbnz	w19, 4049dc <ferror@plt+0x301c>
  4049fc:	cbz	x22, 404a04 <ferror@plt+0x3044>
  404a00:	str	x20, [x22]
  404a04:	cmp	x20, x21
  404a08:	b.ls	404a40 <ferror@plt+0x3080>  // b.plast
  404a0c:	ldrsb	w1, [x20]
  404a10:	mov	w0, #0x1                   	// #1
  404a14:	ldp	x19, x20, [sp, #16]
  404a18:	cbnz	w1, 404a30 <ferror@plt+0x3070>
  404a1c:	ldp	x21, x22, [sp, #32]
  404a20:	ldp	x29, x30, [sp], #48
  404a24:	ret
  404a28:	cbz	x1, 404a30 <ferror@plt+0x3070>
  404a2c:	str	xzr, [x1]
  404a30:	mov	w0, #0x0                   	// #0
  404a34:	ldp	x21, x22, [sp, #32]
  404a38:	ldp	x29, x30, [sp], #48
  404a3c:	ret
  404a40:	mov	w0, #0x0                   	// #0
  404a44:	ldp	x19, x20, [sp, #16]
  404a48:	b	404a34 <ferror@plt+0x3074>
  404a4c:	nop
  404a50:	stp	x29, x30, [sp, #-128]!
  404a54:	mov	x29, sp
  404a58:	stp	x19, x20, [sp, #16]
  404a5c:	mov	x19, x0
  404a60:	mov	x20, x1
  404a64:	mov	w0, #0xffffffd0            	// #-48
  404a68:	add	x1, sp, #0x50
  404a6c:	stp	x21, x22, [sp, #32]
  404a70:	add	x21, sp, #0x80
  404a74:	stp	x21, x21, [sp, #48]
  404a78:	str	x1, [sp, #64]
  404a7c:	stp	w0, wzr, [sp, #72]
  404a80:	stp	x2, x3, [sp, #80]
  404a84:	stp	x4, x5, [sp, #96]
  404a88:	stp	x6, x7, [sp, #112]
  404a8c:	b	404ad4 <ferror@plt+0x3114>
  404a90:	ldr	x1, [x0]
  404a94:	add	x2, x0, #0xf
  404a98:	and	x2, x2, #0xfffffffffffffff8
  404a9c:	str	x2, [sp, #48]
  404aa0:	cbz	x1, 404b20 <ferror@plt+0x3160>
  404aa4:	add	x0, x2, #0xf
  404aa8:	and	x0, x0, #0xfffffffffffffff8
  404aac:	str	x0, [sp, #48]
  404ab0:	ldr	x22, [x2]
  404ab4:	cbz	x22, 404b20 <ferror@plt+0x3160>
  404ab8:	mov	x0, x19
  404abc:	bl	401840 <strcmp@plt>
  404ac0:	cbz	w0, 404b44 <ferror@plt+0x3184>
  404ac4:	mov	x1, x22
  404ac8:	mov	x0, x19
  404acc:	bl	401840 <strcmp@plt>
  404ad0:	cbz	w0, 404b48 <ferror@plt+0x3188>
  404ad4:	ldr	w3, [sp, #72]
  404ad8:	ldr	x0, [sp, #48]
  404adc:	tbz	w3, #31, 404a90 <ferror@plt+0x30d0>
  404ae0:	add	w2, w3, #0x8
  404ae4:	str	w2, [sp, #72]
  404ae8:	cmp	w2, #0x0
  404aec:	b.gt	404a90 <ferror@plt+0x30d0>
  404af0:	ldr	x1, [x21, w3, sxtw]
  404af4:	cbz	x1, 404b20 <ferror@plt+0x3160>
  404af8:	cbz	w2, 404b58 <ferror@plt+0x3198>
  404afc:	add	w3, w3, #0x10
  404b00:	str	w3, [sp, #72]
  404b04:	cmp	w3, #0x0
  404b08:	b.le	404b3c <ferror@plt+0x317c>
  404b0c:	add	x3, x0, #0xf
  404b10:	mov	x2, x0
  404b14:	and	x0, x3, #0xfffffffffffffff8
  404b18:	str	x0, [sp, #48]
  404b1c:	b	404ab0 <ferror@plt+0x30f0>
  404b20:	adrp	x0, 418000 <ferror@plt+0x16640>
  404b24:	adrp	x1, 406000 <ferror@plt+0x4640>
  404b28:	mov	x3, x19
  404b2c:	mov	x2, x20
  404b30:	ldr	w0, [x0, #536]
  404b34:	add	x1, x1, #0xe20
  404b38:	bl	401940 <errx@plt>
  404b3c:	add	x2, x21, w2, sxtw
  404b40:	b	404ab0 <ferror@plt+0x30f0>
  404b44:	mov	w0, #0x1                   	// #1
  404b48:	ldp	x19, x20, [sp, #16]
  404b4c:	ldp	x21, x22, [sp, #32]
  404b50:	ldp	x29, x30, [sp], #128
  404b54:	ret
  404b58:	mov	x2, x0
  404b5c:	b	404aa4 <ferror@plt+0x30e4>
  404b60:	cbz	x1, 404b8c <ferror@plt+0x31cc>
  404b64:	add	x3, x0, x1
  404b68:	sxtb	w2, w2
  404b6c:	b	404b80 <ferror@plt+0x31c0>
  404b70:	b.eq	404b90 <ferror@plt+0x31d0>  // b.none
  404b74:	add	x0, x0, #0x1
  404b78:	cmp	x3, x0
  404b7c:	b.eq	404b8c <ferror@plt+0x31cc>  // b.none
  404b80:	ldrsb	w1, [x0]
  404b84:	cmp	w2, w1
  404b88:	cbnz	w1, 404b70 <ferror@plt+0x31b0>
  404b8c:	mov	x0, #0x0                   	// #0
  404b90:	ret
  404b94:	nop
  404b98:	stp	x29, x30, [sp, #-64]!
  404b9c:	mov	x29, sp
  404ba0:	stp	x19, x20, [sp, #16]
  404ba4:	mov	x19, x0
  404ba8:	stp	x21, x22, [sp, #32]
  404bac:	mov	x21, x1
  404bb0:	adrp	x22, 418000 <ferror@plt+0x16640>
  404bb4:	str	xzr, [sp, #56]
  404bb8:	bl	401970 <__errno_location@plt>
  404bbc:	str	wzr, [x0]
  404bc0:	cbz	x19, 404bd4 <ferror@plt+0x3214>
  404bc4:	mov	x20, x0
  404bc8:	ldrsb	w0, [x19]
  404bcc:	adrp	x22, 418000 <ferror@plt+0x16640>
  404bd0:	cbnz	w0, 404bec <ferror@plt+0x322c>
  404bd4:	ldr	w0, [x22, #536]
  404bd8:	adrp	x1, 406000 <ferror@plt+0x4640>
  404bdc:	mov	x3, x19
  404be0:	mov	x2, x21
  404be4:	add	x1, x1, #0xe20
  404be8:	bl	401940 <errx@plt>
  404bec:	add	x1, sp, #0x38
  404bf0:	mov	x0, x19
  404bf4:	mov	w3, #0x0                   	// #0
  404bf8:	mov	w2, #0xa                   	// #10
  404bfc:	bl	401780 <__strtoul_internal@plt>
  404c00:	ldr	w1, [x20]
  404c04:	cbnz	w1, 404c48 <ferror@plt+0x3288>
  404c08:	ldr	x1, [sp, #56]
  404c0c:	cmp	x19, x1
  404c10:	b.eq	404bd4 <ferror@plt+0x3214>  // b.none
  404c14:	cbz	x1, 404c20 <ferror@plt+0x3260>
  404c18:	ldrsb	w1, [x1]
  404c1c:	cbnz	w1, 404bd4 <ferror@plt+0x3214>
  404c20:	mov	x1, #0xffffffff            	// #4294967295
  404c24:	cmp	x0, x1
  404c28:	b.hi	404c68 <ferror@plt+0x32a8>  // b.pmore
  404c2c:	mov	x1, #0xffff                	// #65535
  404c30:	cmp	x0, x1
  404c34:	b.hi	404c74 <ferror@plt+0x32b4>  // b.pmore
  404c38:	ldp	x19, x20, [sp, #16]
  404c3c:	ldp	x21, x22, [sp, #32]
  404c40:	ldp	x29, x30, [sp], #64
  404c44:	ret
  404c48:	ldr	w0, [x22, #536]
  404c4c:	cmp	w1, #0x22
  404c50:	b.ne	404bd4 <ferror@plt+0x3214>  // b.any
  404c54:	adrp	x1, 406000 <ferror@plt+0x4640>
  404c58:	mov	x3, x19
  404c5c:	mov	x2, x21
  404c60:	add	x1, x1, #0xe20
  404c64:	bl	4019a0 <err@plt>
  404c68:	mov	x1, x21
  404c6c:	mov	x0, x19
  404c70:	bl	4044f8 <ferror@plt+0x2b38>
  404c74:	mov	x1, x21
  404c78:	mov	x0, x19
  404c7c:	bl	4044f8 <ferror@plt+0x2b38>
  404c80:	stp	x29, x30, [sp, #-64]!
  404c84:	mov	x29, sp
  404c88:	stp	x19, x20, [sp, #16]
  404c8c:	mov	x19, x0
  404c90:	stp	x21, x22, [sp, #32]
  404c94:	mov	x21, x1
  404c98:	adrp	x22, 418000 <ferror@plt+0x16640>
  404c9c:	str	xzr, [sp, #56]
  404ca0:	bl	401970 <__errno_location@plt>
  404ca4:	str	wzr, [x0]
  404ca8:	cbz	x19, 404cbc <ferror@plt+0x32fc>
  404cac:	mov	x20, x0
  404cb0:	ldrsb	w0, [x19]
  404cb4:	adrp	x22, 418000 <ferror@plt+0x16640>
  404cb8:	cbnz	w0, 404cd4 <ferror@plt+0x3314>
  404cbc:	ldr	w0, [x22, #536]
  404cc0:	adrp	x1, 406000 <ferror@plt+0x4640>
  404cc4:	mov	x3, x19
  404cc8:	mov	x2, x21
  404ccc:	add	x1, x1, #0xe20
  404cd0:	bl	401940 <errx@plt>
  404cd4:	add	x1, sp, #0x38
  404cd8:	mov	x0, x19
  404cdc:	mov	w3, #0x0                   	// #0
  404ce0:	mov	w2, #0x10                  	// #16
  404ce4:	bl	401780 <__strtoul_internal@plt>
  404ce8:	ldr	w1, [x20]
  404cec:	cbnz	w1, 404d30 <ferror@plt+0x3370>
  404cf0:	ldr	x1, [sp, #56]
  404cf4:	cmp	x19, x1
  404cf8:	b.eq	404cbc <ferror@plt+0x32fc>  // b.none
  404cfc:	cbz	x1, 404d08 <ferror@plt+0x3348>
  404d00:	ldrsb	w1, [x1]
  404d04:	cbnz	w1, 404cbc <ferror@plt+0x32fc>
  404d08:	mov	x1, #0xffffffff            	// #4294967295
  404d0c:	cmp	x0, x1
  404d10:	b.hi	404d50 <ferror@plt+0x3390>  // b.pmore
  404d14:	mov	x1, #0xffff                	// #65535
  404d18:	cmp	x0, x1
  404d1c:	b.hi	404d5c <ferror@plt+0x339c>  // b.pmore
  404d20:	ldp	x19, x20, [sp, #16]
  404d24:	ldp	x21, x22, [sp, #32]
  404d28:	ldp	x29, x30, [sp], #64
  404d2c:	ret
  404d30:	ldr	w0, [x22, #536]
  404d34:	cmp	w1, #0x22
  404d38:	b.ne	404cbc <ferror@plt+0x32fc>  // b.any
  404d3c:	adrp	x1, 406000 <ferror@plt+0x4640>
  404d40:	mov	x3, x19
  404d44:	mov	x2, x21
  404d48:	add	x1, x1, #0xe20
  404d4c:	bl	4019a0 <err@plt>
  404d50:	mov	x1, x21
  404d54:	mov	x0, x19
  404d58:	bl	4044f8 <ferror@plt+0x2b38>
  404d5c:	mov	x1, x21
  404d60:	mov	x0, x19
  404d64:	bl	4044f8 <ferror@plt+0x2b38>
  404d68:	stp	x29, x30, [sp, #-64]!
  404d6c:	mov	x29, sp
  404d70:	stp	x19, x20, [sp, #16]
  404d74:	mov	x19, x0
  404d78:	stp	x21, x22, [sp, #32]
  404d7c:	mov	x21, x1
  404d80:	adrp	x22, 418000 <ferror@plt+0x16640>
  404d84:	str	xzr, [sp, #56]
  404d88:	bl	401970 <__errno_location@plt>
  404d8c:	str	wzr, [x0]
  404d90:	cbz	x19, 404da4 <ferror@plt+0x33e4>
  404d94:	mov	x20, x0
  404d98:	ldrsb	w0, [x19]
  404d9c:	adrp	x22, 418000 <ferror@plt+0x16640>
  404da0:	cbnz	w0, 404dbc <ferror@plt+0x33fc>
  404da4:	ldr	w0, [x22, #536]
  404da8:	adrp	x1, 406000 <ferror@plt+0x4640>
  404dac:	mov	x3, x19
  404db0:	mov	x2, x21
  404db4:	add	x1, x1, #0xe20
  404db8:	bl	401940 <errx@plt>
  404dbc:	add	x1, sp, #0x38
  404dc0:	mov	x0, x19
  404dc4:	mov	w3, #0x0                   	// #0
  404dc8:	mov	w2, #0xa                   	// #10
  404dcc:	bl	401780 <__strtoul_internal@plt>
  404dd0:	ldr	w1, [x20]
  404dd4:	cbnz	w1, 404e0c <ferror@plt+0x344c>
  404dd8:	ldr	x1, [sp, #56]
  404ddc:	cmp	x19, x1
  404de0:	b.eq	404da4 <ferror@plt+0x33e4>  // b.none
  404de4:	cbz	x1, 404df0 <ferror@plt+0x3430>
  404de8:	ldrsb	w1, [x1]
  404dec:	cbnz	w1, 404da4 <ferror@plt+0x33e4>
  404df0:	mov	x1, #0xffffffff            	// #4294967295
  404df4:	cmp	x0, x1
  404df8:	b.hi	404e2c <ferror@plt+0x346c>  // b.pmore
  404dfc:	ldp	x19, x20, [sp, #16]
  404e00:	ldp	x21, x22, [sp, #32]
  404e04:	ldp	x29, x30, [sp], #64
  404e08:	ret
  404e0c:	ldr	w0, [x22, #536]
  404e10:	cmp	w1, #0x22
  404e14:	b.ne	404da4 <ferror@plt+0x33e4>  // b.any
  404e18:	adrp	x1, 406000 <ferror@plt+0x4640>
  404e1c:	mov	x3, x19
  404e20:	mov	x2, x21
  404e24:	add	x1, x1, #0xe20
  404e28:	bl	4019a0 <err@plt>
  404e2c:	mov	x1, x21
  404e30:	mov	x0, x19
  404e34:	bl	4044f8 <ferror@plt+0x2b38>
  404e38:	stp	x29, x30, [sp, #-64]!
  404e3c:	mov	x29, sp
  404e40:	stp	x19, x20, [sp, #16]
  404e44:	mov	x19, x0
  404e48:	stp	x21, x22, [sp, #32]
  404e4c:	mov	x21, x1
  404e50:	adrp	x22, 418000 <ferror@plt+0x16640>
  404e54:	str	xzr, [sp, #56]
  404e58:	bl	401970 <__errno_location@plt>
  404e5c:	str	wzr, [x0]
  404e60:	cbz	x19, 404e74 <ferror@plt+0x34b4>
  404e64:	mov	x20, x0
  404e68:	ldrsb	w0, [x19]
  404e6c:	adrp	x22, 418000 <ferror@plt+0x16640>
  404e70:	cbnz	w0, 404e8c <ferror@plt+0x34cc>
  404e74:	ldr	w0, [x22, #536]
  404e78:	adrp	x1, 406000 <ferror@plt+0x4640>
  404e7c:	mov	x3, x19
  404e80:	mov	x2, x21
  404e84:	add	x1, x1, #0xe20
  404e88:	bl	401940 <errx@plt>
  404e8c:	add	x1, sp, #0x38
  404e90:	mov	x0, x19
  404e94:	mov	w3, #0x0                   	// #0
  404e98:	mov	w2, #0x10                  	// #16
  404e9c:	bl	401780 <__strtoul_internal@plt>
  404ea0:	ldr	w1, [x20]
  404ea4:	cbnz	w1, 404edc <ferror@plt+0x351c>
  404ea8:	ldr	x1, [sp, #56]
  404eac:	cmp	x19, x1
  404eb0:	b.eq	404e74 <ferror@plt+0x34b4>  // b.none
  404eb4:	cbz	x1, 404ec0 <ferror@plt+0x3500>
  404eb8:	ldrsb	w1, [x1]
  404ebc:	cbnz	w1, 404e74 <ferror@plt+0x34b4>
  404ec0:	mov	x1, #0xffffffff            	// #4294967295
  404ec4:	cmp	x0, x1
  404ec8:	b.hi	404efc <ferror@plt+0x353c>  // b.pmore
  404ecc:	ldp	x19, x20, [sp, #16]
  404ed0:	ldp	x21, x22, [sp, #32]
  404ed4:	ldp	x29, x30, [sp], #64
  404ed8:	ret
  404edc:	ldr	w0, [x22, #536]
  404ee0:	cmp	w1, #0x22
  404ee4:	b.ne	404e74 <ferror@plt+0x34b4>  // b.any
  404ee8:	adrp	x1, 406000 <ferror@plt+0x4640>
  404eec:	mov	x3, x19
  404ef0:	mov	x2, x21
  404ef4:	add	x1, x1, #0xe20
  404ef8:	bl	4019a0 <err@plt>
  404efc:	mov	x1, x21
  404f00:	mov	x0, x19
  404f04:	bl	4044f8 <ferror@plt+0x2b38>
  404f08:	stp	x29, x30, [sp, #-64]!
  404f0c:	mov	x29, sp
  404f10:	stp	x19, x20, [sp, #16]
  404f14:	mov	x19, x0
  404f18:	stp	x21, x22, [sp, #32]
  404f1c:	mov	x21, x1
  404f20:	adrp	x22, 418000 <ferror@plt+0x16640>
  404f24:	str	xzr, [sp, #56]
  404f28:	bl	401970 <__errno_location@plt>
  404f2c:	str	wzr, [x0]
  404f30:	cbz	x19, 404f44 <ferror@plt+0x3584>
  404f34:	mov	x20, x0
  404f38:	ldrsb	w0, [x19]
  404f3c:	adrp	x22, 418000 <ferror@plt+0x16640>
  404f40:	cbnz	w0, 404f5c <ferror@plt+0x359c>
  404f44:	ldr	w0, [x22, #536]
  404f48:	adrp	x1, 406000 <ferror@plt+0x4640>
  404f4c:	mov	x3, x19
  404f50:	mov	x2, x21
  404f54:	add	x1, x1, #0xe20
  404f58:	bl	401940 <errx@plt>
  404f5c:	add	x1, sp, #0x38
  404f60:	mov	x0, x19
  404f64:	mov	w3, #0x0                   	// #0
  404f68:	mov	w2, #0xa                   	// #10
  404f6c:	bl	401710 <__strtol_internal@plt>
  404f70:	ldr	w1, [x20]
  404f74:	cbnz	w1, 404fa0 <ferror@plt+0x35e0>
  404f78:	ldr	x1, [sp, #56]
  404f7c:	cmp	x1, x19
  404f80:	b.eq	404f44 <ferror@plt+0x3584>  // b.none
  404f84:	cbz	x1, 404f90 <ferror@plt+0x35d0>
  404f88:	ldrsb	w1, [x1]
  404f8c:	cbnz	w1, 404f44 <ferror@plt+0x3584>
  404f90:	ldp	x19, x20, [sp, #16]
  404f94:	ldp	x21, x22, [sp, #32]
  404f98:	ldp	x29, x30, [sp], #64
  404f9c:	ret
  404fa0:	ldr	w0, [x22, #536]
  404fa4:	cmp	w1, #0x22
  404fa8:	b.ne	404f44 <ferror@plt+0x3584>  // b.any
  404fac:	adrp	x1, 406000 <ferror@plt+0x4640>
  404fb0:	mov	x3, x19
  404fb4:	mov	x2, x21
  404fb8:	add	x1, x1, #0xe20
  404fbc:	bl	4019a0 <err@plt>
  404fc0:	stp	x29, x30, [sp, #-32]!
  404fc4:	mov	x29, sp
  404fc8:	stp	x19, x20, [sp, #16]
  404fcc:	mov	x19, x1
  404fd0:	mov	x20, x0
  404fd4:	bl	404f08 <ferror@plt+0x3548>
  404fd8:	mov	x2, #0x80000000            	// #2147483648
  404fdc:	add	x2, x0, x2
  404fe0:	mov	x1, #0xffffffff            	// #4294967295
  404fe4:	cmp	x2, x1
  404fe8:	b.hi	404ff8 <ferror@plt+0x3638>  // b.pmore
  404fec:	ldp	x19, x20, [sp, #16]
  404ff0:	ldp	x29, x30, [sp], #32
  404ff4:	ret
  404ff8:	bl	401970 <__errno_location@plt>
  404ffc:	mov	x4, x0
  405000:	adrp	x0, 418000 <ferror@plt+0x16640>
  405004:	mov	w5, #0x22                  	// #34
  405008:	adrp	x1, 406000 <ferror@plt+0x4640>
  40500c:	mov	x3, x20
  405010:	ldr	w0, [x0, #536]
  405014:	mov	x2, x19
  405018:	str	w5, [x4]
  40501c:	add	x1, x1, #0xe20
  405020:	bl	4019a0 <err@plt>
  405024:	nop
  405028:	stp	x29, x30, [sp, #-32]!
  40502c:	mov	x29, sp
  405030:	stp	x19, x20, [sp, #16]
  405034:	mov	x19, x1
  405038:	mov	x20, x0
  40503c:	bl	404fc0 <ferror@plt+0x3600>
  405040:	add	w2, w0, #0x8, lsl #12
  405044:	mov	w1, #0xffff                	// #65535
  405048:	cmp	w2, w1
  40504c:	b.hi	40505c <ferror@plt+0x369c>  // b.pmore
  405050:	ldp	x19, x20, [sp, #16]
  405054:	ldp	x29, x30, [sp], #32
  405058:	ret
  40505c:	bl	401970 <__errno_location@plt>
  405060:	mov	x4, x0
  405064:	adrp	x0, 418000 <ferror@plt+0x16640>
  405068:	mov	w5, #0x22                  	// #34
  40506c:	adrp	x1, 406000 <ferror@plt+0x4640>
  405070:	mov	x3, x20
  405074:	ldr	w0, [x0, #536]
  405078:	mov	x2, x19
  40507c:	str	w5, [x4]
  405080:	add	x1, x1, #0xe20
  405084:	bl	4019a0 <err@plt>
  405088:	stp	x29, x30, [sp, #-64]!
  40508c:	mov	x29, sp
  405090:	stp	x19, x20, [sp, #16]
  405094:	mov	x19, x0
  405098:	stp	x21, x22, [sp, #32]
  40509c:	mov	x21, x1
  4050a0:	adrp	x22, 418000 <ferror@plt+0x16640>
  4050a4:	str	xzr, [sp, #56]
  4050a8:	bl	401970 <__errno_location@plt>
  4050ac:	str	wzr, [x0]
  4050b0:	cbz	x19, 4050c4 <ferror@plt+0x3704>
  4050b4:	mov	x20, x0
  4050b8:	ldrsb	w0, [x19]
  4050bc:	adrp	x22, 418000 <ferror@plt+0x16640>
  4050c0:	cbnz	w0, 4050dc <ferror@plt+0x371c>
  4050c4:	ldr	w0, [x22, #536]
  4050c8:	adrp	x1, 406000 <ferror@plt+0x4640>
  4050cc:	mov	x3, x19
  4050d0:	mov	x2, x21
  4050d4:	add	x1, x1, #0xe20
  4050d8:	bl	401940 <errx@plt>
  4050dc:	add	x1, sp, #0x38
  4050e0:	mov	x0, x19
  4050e4:	mov	w3, #0x0                   	// #0
  4050e8:	mov	w2, #0xa                   	// #10
  4050ec:	bl	401780 <__strtoul_internal@plt>
  4050f0:	ldr	w1, [x20]
  4050f4:	cbnz	w1, 405120 <ferror@plt+0x3760>
  4050f8:	ldr	x1, [sp, #56]
  4050fc:	cmp	x19, x1
  405100:	b.eq	4050c4 <ferror@plt+0x3704>  // b.none
  405104:	cbz	x1, 405110 <ferror@plt+0x3750>
  405108:	ldrsb	w1, [x1]
  40510c:	cbnz	w1, 4050c4 <ferror@plt+0x3704>
  405110:	ldp	x19, x20, [sp, #16]
  405114:	ldp	x21, x22, [sp, #32]
  405118:	ldp	x29, x30, [sp], #64
  40511c:	ret
  405120:	ldr	w0, [x22, #536]
  405124:	cmp	w1, #0x22
  405128:	b.ne	4050c4 <ferror@plt+0x3704>  // b.any
  40512c:	adrp	x1, 406000 <ferror@plt+0x4640>
  405130:	mov	x3, x19
  405134:	mov	x2, x21
  405138:	add	x1, x1, #0xe20
  40513c:	bl	4019a0 <err@plt>
  405140:	stp	x29, x30, [sp, #-64]!
  405144:	mov	x29, sp
  405148:	stp	x19, x20, [sp, #16]
  40514c:	mov	x19, x0
  405150:	stp	x21, x22, [sp, #32]
  405154:	mov	x21, x1
  405158:	adrp	x22, 418000 <ferror@plt+0x16640>
  40515c:	str	xzr, [sp, #56]
  405160:	bl	401970 <__errno_location@plt>
  405164:	str	wzr, [x0]
  405168:	cbz	x19, 40517c <ferror@plt+0x37bc>
  40516c:	mov	x20, x0
  405170:	ldrsb	w0, [x19]
  405174:	adrp	x22, 418000 <ferror@plt+0x16640>
  405178:	cbnz	w0, 405194 <ferror@plt+0x37d4>
  40517c:	ldr	w0, [x22, #536]
  405180:	adrp	x1, 406000 <ferror@plt+0x4640>
  405184:	mov	x3, x19
  405188:	mov	x2, x21
  40518c:	add	x1, x1, #0xe20
  405190:	bl	401940 <errx@plt>
  405194:	add	x1, sp, #0x38
  405198:	mov	x0, x19
  40519c:	mov	w3, #0x0                   	// #0
  4051a0:	mov	w2, #0x10                  	// #16
  4051a4:	bl	401780 <__strtoul_internal@plt>
  4051a8:	ldr	w1, [x20]
  4051ac:	cbnz	w1, 4051d8 <ferror@plt+0x3818>
  4051b0:	ldr	x1, [sp, #56]
  4051b4:	cmp	x19, x1
  4051b8:	b.eq	40517c <ferror@plt+0x37bc>  // b.none
  4051bc:	cbz	x1, 4051c8 <ferror@plt+0x3808>
  4051c0:	ldrsb	w1, [x1]
  4051c4:	cbnz	w1, 40517c <ferror@plt+0x37bc>
  4051c8:	ldp	x19, x20, [sp, #16]
  4051cc:	ldp	x21, x22, [sp, #32]
  4051d0:	ldp	x29, x30, [sp], #64
  4051d4:	ret
  4051d8:	ldr	w0, [x22, #536]
  4051dc:	cmp	w1, #0x22
  4051e0:	b.ne	40517c <ferror@plt+0x37bc>  // b.any
  4051e4:	adrp	x1, 406000 <ferror@plt+0x4640>
  4051e8:	mov	x3, x19
  4051ec:	mov	x2, x21
  4051f0:	add	x1, x1, #0xe20
  4051f4:	bl	4019a0 <err@plt>
  4051f8:	stp	x29, x30, [sp, #-64]!
  4051fc:	mov	x29, sp
  405200:	stp	x19, x20, [sp, #16]
  405204:	mov	x19, x0
  405208:	stp	x21, x22, [sp, #32]
  40520c:	mov	x21, x1
  405210:	adrp	x22, 418000 <ferror@plt+0x16640>
  405214:	str	xzr, [sp, #56]
  405218:	bl	401970 <__errno_location@plt>
  40521c:	str	wzr, [x0]
  405220:	cbz	x19, 405234 <ferror@plt+0x3874>
  405224:	mov	x20, x0
  405228:	ldrsb	w0, [x19]
  40522c:	adrp	x22, 418000 <ferror@plt+0x16640>
  405230:	cbnz	w0, 40524c <ferror@plt+0x388c>
  405234:	ldr	w0, [x22, #536]
  405238:	adrp	x1, 406000 <ferror@plt+0x4640>
  40523c:	mov	x3, x19
  405240:	mov	x2, x21
  405244:	add	x1, x1, #0xe20
  405248:	bl	401940 <errx@plt>
  40524c:	mov	x0, x19
  405250:	add	x1, sp, #0x38
  405254:	bl	401660 <strtod@plt>
  405258:	ldr	w0, [x20]
  40525c:	cbnz	w0, 405288 <ferror@plt+0x38c8>
  405260:	ldr	x0, [sp, #56]
  405264:	cmp	x0, x19
  405268:	b.eq	405234 <ferror@plt+0x3874>  // b.none
  40526c:	cbz	x0, 405278 <ferror@plt+0x38b8>
  405270:	ldrsb	w0, [x0]
  405274:	cbnz	w0, 405234 <ferror@plt+0x3874>
  405278:	ldp	x19, x20, [sp, #16]
  40527c:	ldp	x21, x22, [sp, #32]
  405280:	ldp	x29, x30, [sp], #64
  405284:	ret
  405288:	cmp	w0, #0x22
  40528c:	ldr	w0, [x22, #536]
  405290:	b.ne	405234 <ferror@plt+0x3874>  // b.any
  405294:	adrp	x1, 406000 <ferror@plt+0x4640>
  405298:	mov	x3, x19
  40529c:	mov	x2, x21
  4052a0:	add	x1, x1, #0xe20
  4052a4:	bl	4019a0 <err@plt>
  4052a8:	stp	x29, x30, [sp, #-64]!
  4052ac:	mov	x29, sp
  4052b0:	stp	x19, x20, [sp, #16]
  4052b4:	mov	x19, x0
  4052b8:	stp	x21, x22, [sp, #32]
  4052bc:	mov	x21, x1
  4052c0:	adrp	x22, 418000 <ferror@plt+0x16640>
  4052c4:	str	xzr, [sp, #56]
  4052c8:	bl	401970 <__errno_location@plt>
  4052cc:	str	wzr, [x0]
  4052d0:	cbz	x19, 4052e4 <ferror@plt+0x3924>
  4052d4:	mov	x20, x0
  4052d8:	ldrsb	w0, [x19]
  4052dc:	adrp	x22, 418000 <ferror@plt+0x16640>
  4052e0:	cbnz	w0, 4052fc <ferror@plt+0x393c>
  4052e4:	ldr	w0, [x22, #536]
  4052e8:	adrp	x1, 406000 <ferror@plt+0x4640>
  4052ec:	mov	x3, x19
  4052f0:	mov	x2, x21
  4052f4:	add	x1, x1, #0xe20
  4052f8:	bl	401940 <errx@plt>
  4052fc:	add	x1, sp, #0x38
  405300:	mov	x0, x19
  405304:	mov	w2, #0xa                   	// #10
  405308:	bl	401880 <strtol@plt>
  40530c:	ldr	w1, [x20]
  405310:	cbnz	w1, 40533c <ferror@plt+0x397c>
  405314:	ldr	x1, [sp, #56]
  405318:	cmp	x1, x19
  40531c:	b.eq	4052e4 <ferror@plt+0x3924>  // b.none
  405320:	cbz	x1, 40532c <ferror@plt+0x396c>
  405324:	ldrsb	w1, [x1]
  405328:	cbnz	w1, 4052e4 <ferror@plt+0x3924>
  40532c:	ldp	x19, x20, [sp, #16]
  405330:	ldp	x21, x22, [sp, #32]
  405334:	ldp	x29, x30, [sp], #64
  405338:	ret
  40533c:	ldr	w0, [x22, #536]
  405340:	cmp	w1, #0x22
  405344:	b.ne	4052e4 <ferror@plt+0x3924>  // b.any
  405348:	adrp	x1, 406000 <ferror@plt+0x4640>
  40534c:	mov	x3, x19
  405350:	mov	x2, x21
  405354:	add	x1, x1, #0xe20
  405358:	bl	4019a0 <err@plt>
  40535c:	nop
  405360:	stp	x29, x30, [sp, #-64]!
  405364:	mov	x29, sp
  405368:	stp	x19, x20, [sp, #16]
  40536c:	mov	x19, x0
  405370:	stp	x21, x22, [sp, #32]
  405374:	mov	x21, x1
  405378:	adrp	x22, 418000 <ferror@plt+0x16640>
  40537c:	str	xzr, [sp, #56]
  405380:	bl	401970 <__errno_location@plt>
  405384:	str	wzr, [x0]
  405388:	cbz	x19, 40539c <ferror@plt+0x39dc>
  40538c:	mov	x20, x0
  405390:	ldrsb	w0, [x19]
  405394:	adrp	x22, 418000 <ferror@plt+0x16640>
  405398:	cbnz	w0, 4053b4 <ferror@plt+0x39f4>
  40539c:	ldr	w0, [x22, #536]
  4053a0:	adrp	x1, 406000 <ferror@plt+0x4640>
  4053a4:	mov	x3, x19
  4053a8:	mov	x2, x21
  4053ac:	add	x1, x1, #0xe20
  4053b0:	bl	401940 <errx@plt>
  4053b4:	add	x1, sp, #0x38
  4053b8:	mov	x0, x19
  4053bc:	mov	w2, #0xa                   	// #10
  4053c0:	bl	401600 <strtoul@plt>
  4053c4:	ldr	w1, [x20]
  4053c8:	cbnz	w1, 4053f4 <ferror@plt+0x3a34>
  4053cc:	ldr	x1, [sp, #56]
  4053d0:	cmp	x1, x19
  4053d4:	b.eq	40539c <ferror@plt+0x39dc>  // b.none
  4053d8:	cbz	x1, 4053e4 <ferror@plt+0x3a24>
  4053dc:	ldrsb	w1, [x1]
  4053e0:	cbnz	w1, 40539c <ferror@plt+0x39dc>
  4053e4:	ldp	x19, x20, [sp, #16]
  4053e8:	ldp	x21, x22, [sp, #32]
  4053ec:	ldp	x29, x30, [sp], #64
  4053f0:	ret
  4053f4:	ldr	w0, [x22, #536]
  4053f8:	cmp	w1, #0x22
  4053fc:	b.ne	40539c <ferror@plt+0x39dc>  // b.any
  405400:	adrp	x1, 406000 <ferror@plt+0x4640>
  405404:	mov	x3, x19
  405408:	mov	x2, x21
  40540c:	add	x1, x1, #0xe20
  405410:	bl	4019a0 <err@plt>
  405414:	nop
  405418:	stp	x29, x30, [sp, #-48]!
  40541c:	mov	x29, sp
  405420:	stp	x19, x20, [sp, #16]
  405424:	mov	x19, x1
  405428:	mov	x20, x0
  40542c:	add	x1, sp, #0x28
  405430:	bl	404918 <ferror@plt+0x2f58>
  405434:	cbz	w0, 40546c <ferror@plt+0x3aac>
  405438:	bl	401970 <__errno_location@plt>
  40543c:	ldr	w1, [x0]
  405440:	adrp	x2, 418000 <ferror@plt+0x16640>
  405444:	mov	x3, x20
  405448:	ldr	w0, [x2, #536]
  40544c:	mov	x2, x19
  405450:	cbz	w1, 405460 <ferror@plt+0x3aa0>
  405454:	adrp	x1, 406000 <ferror@plt+0x4640>
  405458:	add	x1, x1, #0xe20
  40545c:	bl	4019a0 <err@plt>
  405460:	adrp	x1, 406000 <ferror@plt+0x4640>
  405464:	add	x1, x1, #0xe20
  405468:	bl	401940 <errx@plt>
  40546c:	ldp	x19, x20, [sp, #16]
  405470:	ldr	x0, [sp, #40]
  405474:	ldp	x29, x30, [sp], #48
  405478:	ret
  40547c:	nop
  405480:	stp	x29, x30, [sp, #-32]!
  405484:	mov	x29, sp
  405488:	str	x19, [sp, #16]
  40548c:	mov	x19, x1
  405490:	mov	x1, x2
  405494:	bl	4051f8 <ferror@plt+0x3838>
  405498:	fcvtzs	d2, d0
  40549c:	mov	x0, #0x848000000000        	// #145685290680320
  4054a0:	movk	x0, #0x412e, lsl #48
  4054a4:	fmov	d1, x0
  4054a8:	scvtf	d3, d2
  4054ac:	fsub	d0, d0, d3
  4054b0:	fmul	d0, d0, d1
  4054b4:	fcvtzs	d0, d0
  4054b8:	stp	d2, d0, [x19]
  4054bc:	ldr	x19, [sp, #16]
  4054c0:	ldp	x29, x30, [sp], #32
  4054c4:	ret
  4054c8:	mov	w2, w0
  4054cc:	mov	x0, x1
  4054d0:	and	w1, w2, #0xf000
  4054d4:	add	x14, x0, #0x1
  4054d8:	cmp	w1, #0x4, lsl #12
  4054dc:	add	x13, x0, #0x2
  4054e0:	add	x12, x0, #0x3
  4054e4:	add	x11, x0, #0x4
  4054e8:	add	x10, x0, #0x5
  4054ec:	add	x9, x0, #0x6
  4054f0:	add	x8, x0, #0x7
  4054f4:	add	x7, x0, #0x8
  4054f8:	add	x6, x0, #0x9
  4054fc:	b.eq	405668 <ferror@plt+0x3ca8>  // b.none
  405500:	cmp	w1, #0xa, lsl #12
  405504:	b.eq	40555c <ferror@plt+0x3b9c>  // b.none
  405508:	cmp	w1, #0x2, lsl #12
  40550c:	b.eq	405688 <ferror@plt+0x3cc8>  // b.none
  405510:	cmp	w1, #0x6, lsl #12
  405514:	b.eq	405678 <ferror@plt+0x3cb8>  // b.none
  405518:	cmp	w1, #0xc, lsl #12
  40551c:	b.eq	405698 <ferror@plt+0x3cd8>  // b.none
  405520:	cmp	w1, #0x1, lsl #12
  405524:	b.eq	4056a8 <ferror@plt+0x3ce8>  // b.none
  405528:	cmp	w1, #0x8, lsl #12
  40552c:	b.eq	4056b8 <ferror@plt+0x3cf8>  // b.none
  405530:	mov	x4, x6
  405534:	mov	x6, x7
  405538:	mov	x7, x8
  40553c:	mov	x8, x9
  405540:	mov	x9, x10
  405544:	mov	x10, x11
  405548:	mov	x11, x12
  40554c:	mov	x12, x13
  405550:	mov	x13, x14
  405554:	mov	x14, x0
  405558:	b	405568 <ferror@plt+0x3ba8>
  40555c:	mov	x4, x0
  405560:	mov	w1, #0x6c                  	// #108
  405564:	strb	w1, [x4], #10
  405568:	tst	x2, #0x100
  40556c:	mov	w5, #0x2d                  	// #45
  405570:	mov	w3, #0x72                  	// #114
  405574:	csel	w3, w3, w5, ne  // ne = any
  405578:	tst	x2, #0x80
  40557c:	strb	w3, [x14]
  405580:	mov	w3, #0x77                  	// #119
  405584:	csel	w3, w3, w5, ne  // ne = any
  405588:	strb	w3, [x13]
  40558c:	and	w1, w2, #0x40
  405590:	tbz	w2, #11, 405630 <ferror@plt+0x3c70>
  405594:	cmp	w1, #0x0
  405598:	mov	w3, #0x53                  	// #83
  40559c:	mov	w1, #0x73                  	// #115
  4055a0:	csel	w1, w1, w3, ne  // ne = any
  4055a4:	tst	x2, #0x20
  4055a8:	strb	w1, [x12]
  4055ac:	mov	w5, #0x2d                  	// #45
  4055b0:	mov	w3, #0x72                  	// #114
  4055b4:	csel	w3, w3, w5, ne  // ne = any
  4055b8:	tst	x2, #0x10
  4055bc:	strb	w3, [x11]
  4055c0:	mov	w3, #0x77                  	// #119
  4055c4:	csel	w3, w3, w5, ne  // ne = any
  4055c8:	strb	w3, [x10]
  4055cc:	and	w1, w2, #0x8
  4055d0:	tbz	w2, #10, 405658 <ferror@plt+0x3c98>
  4055d4:	cmp	w1, #0x0
  4055d8:	mov	w3, #0x53                  	// #83
  4055dc:	mov	w1, #0x73                  	// #115
  4055e0:	csel	w1, w1, w3, ne  // ne = any
  4055e4:	tst	x2, #0x4
  4055e8:	strb	w1, [x9]
  4055ec:	mov	w5, #0x2d                  	// #45
  4055f0:	mov	w3, #0x72                  	// #114
  4055f4:	csel	w3, w3, w5, ne  // ne = any
  4055f8:	tst	x2, #0x2
  4055fc:	strb	w3, [x8]
  405600:	mov	w3, #0x77                  	// #119
  405604:	csel	w3, w3, w5, ne  // ne = any
  405608:	strb	w3, [x7]
  40560c:	and	w1, w2, #0x1
  405610:	tbz	w2, #9, 405640 <ferror@plt+0x3c80>
  405614:	cmp	w1, #0x0
  405618:	mov	w2, #0x54                  	// #84
  40561c:	mov	w1, #0x74                  	// #116
  405620:	csel	w1, w1, w2, ne  // ne = any
  405624:	strb	w1, [x6]
  405628:	strb	wzr, [x4]
  40562c:	ret
  405630:	cmp	w1, #0x0
  405634:	mov	w1, #0x78                  	// #120
  405638:	csel	w1, w1, w5, ne  // ne = any
  40563c:	b	4055a4 <ferror@plt+0x3be4>
  405640:	cmp	w1, #0x0
  405644:	mov	w1, #0x78                  	// #120
  405648:	csel	w1, w1, w5, ne  // ne = any
  40564c:	strb	w1, [x6]
  405650:	strb	wzr, [x4]
  405654:	ret
  405658:	cmp	w1, #0x0
  40565c:	mov	w1, #0x78                  	// #120
  405660:	csel	w1, w1, w5, ne  // ne = any
  405664:	b	4055e4 <ferror@plt+0x3c24>
  405668:	mov	x4, x0
  40566c:	mov	w1, #0x64                  	// #100
  405670:	strb	w1, [x4], #10
  405674:	b	405568 <ferror@plt+0x3ba8>
  405678:	mov	x4, x0
  40567c:	mov	w1, #0x62                  	// #98
  405680:	strb	w1, [x4], #10
  405684:	b	405568 <ferror@plt+0x3ba8>
  405688:	mov	x4, x0
  40568c:	mov	w1, #0x63                  	// #99
  405690:	strb	w1, [x4], #10
  405694:	b	405568 <ferror@plt+0x3ba8>
  405698:	mov	x4, x0
  40569c:	mov	w1, #0x73                  	// #115
  4056a0:	strb	w1, [x4], #10
  4056a4:	b	405568 <ferror@plt+0x3ba8>
  4056a8:	mov	x4, x0
  4056ac:	mov	w1, #0x70                  	// #112
  4056b0:	strb	w1, [x4], #10
  4056b4:	b	405568 <ferror@plt+0x3ba8>
  4056b8:	mov	x4, x0
  4056bc:	mov	w1, #0x2d                  	// #45
  4056c0:	strb	w1, [x4], #10
  4056c4:	b	405568 <ferror@plt+0x3ba8>
  4056c8:	stp	x29, x30, [sp, #-96]!
  4056cc:	mov	x29, sp
  4056d0:	stp	x19, x20, [sp, #16]
  4056d4:	add	x20, sp, #0x38
  4056d8:	mov	x4, x20
  4056dc:	stp	x21, x22, [sp, #32]
  4056e0:	tbz	w0, #1, 4056f0 <ferror@plt+0x3d30>
  4056e4:	add	x4, x20, #0x1
  4056e8:	mov	w2, #0x20                  	// #32
  4056ec:	strb	w2, [sp, #56]
  4056f0:	cmp	x1, #0x3ff
  4056f4:	b.ls	40583c <ferror@plt+0x3e7c>  // b.plast
  4056f8:	mov	x2, #0xfffff               	// #1048575
  4056fc:	cmp	x1, x2
  405700:	b.ls	4058b8 <ferror@plt+0x3ef8>  // b.plast
  405704:	mov	x2, #0x3fffffff            	// #1073741823
  405708:	cmp	x1, x2
  40570c:	b.ls	4058c4 <ferror@plt+0x3f04>  // b.plast
  405710:	mov	x2, #0xffffffffff          	// #1099511627775
  405714:	cmp	x1, x2
  405718:	b.ls	4058d0 <ferror@plt+0x3f10>  // b.plast
  40571c:	mov	x2, #0x3ffffffffffff       	// #1125899906842623
  405720:	cmp	x1, x2
  405724:	b.ls	4058dc <ferror@plt+0x3f1c>  // b.plast
  405728:	mov	x2, #0xfffffffffffffff     	// #1152921504606846975
  40572c:	cmp	x1, x2
  405730:	b.ls	4058e8 <ferror@plt+0x3f28>  // b.plast
  405734:	mov	w3, #0x3c                  	// #60
  405738:	mov	w6, #0x46                  	// #70
  40573c:	mov	w7, #0xcccd                	// #52429
  405740:	adrp	x8, 406000 <ferror@plt+0x4640>
  405744:	movk	w7, #0xcccc, lsl #16
  405748:	add	x8, x8, #0xe50
  40574c:	mov	x2, #0xffffffffffffffff    	// #-1
  405750:	lsr	x22, x1, x3
  405754:	umull	x7, w3, w7
  405758:	lsl	x2, x2, x3
  40575c:	bic	x2, x1, x2
  405760:	and	w5, w0, #0x1
  405764:	mov	w3, w22
  405768:	lsr	x7, x7, #35
  40576c:	ldrsb	w1, [x8, w7, sxtw]
  405770:	strb	w1, [x4]
  405774:	cmp	w1, #0x42
  405778:	add	x1, x4, #0x1
  40577c:	csel	w5, w5, wzr, ne  // ne = any
  405780:	cbz	w5, 405790 <ferror@plt+0x3dd0>
  405784:	add	x1, x4, #0x3
  405788:	mov	w5, #0x4269                	// #17001
  40578c:	sturh	w5, [x4, #1]
  405790:	strb	wzr, [x1]
  405794:	cbz	x2, 405848 <ferror@plt+0x3e88>
  405798:	sub	w6, w6, #0x14
  40579c:	lsr	x2, x2, x6
  4057a0:	tbz	w0, #2, 40587c <ferror@plt+0x3ebc>
  4057a4:	add	x2, x2, #0x5
  4057a8:	mov	x0, #0xcccccccccccccccc    	// #-3689348814741910324
  4057ac:	movk	x0, #0xcccd
  4057b0:	mov	x4, #0x9999999999999999    	// #-7378697629483820647
  4057b4:	movk	x4, #0x1999, lsl #48
  4057b8:	umulh	x19, x2, x0
  4057bc:	lsr	x19, x19, #3
  4057c0:	mul	x1, x19, x0
  4057c4:	umulh	x0, x19, x0
  4057c8:	ror	x1, x1, #1
  4057cc:	lsr	x0, x0, #3
  4057d0:	cmp	x1, x4
  4057d4:	csel	x19, x19, x0, hi  // hi = pmore
  4057d8:	cbz	x19, 405848 <ferror@plt+0x3e88>
  4057dc:	bl	4016c0 <localeconv@plt>
  4057e0:	cbz	x0, 4058ac <ferror@plt+0x3eec>
  4057e4:	ldr	x4, [x0]
  4057e8:	cbz	x4, 4058ac <ferror@plt+0x3eec>
  4057ec:	ldrsb	w1, [x4]
  4057f0:	adrp	x0, 406000 <ferror@plt+0x4640>
  4057f4:	add	x0, x0, #0xc88
  4057f8:	cmp	w1, #0x0
  4057fc:	csel	x4, x0, x4, eq  // eq = none
  405800:	mov	x6, x20
  405804:	mov	x5, x19
  405808:	mov	w3, w22
  40580c:	adrp	x2, 406000 <ferror@plt+0x4640>
  405810:	add	x2, x2, #0xe58
  405814:	add	x21, sp, #0x40
  405818:	mov	x1, #0x20                  	// #32
  40581c:	mov	x0, x21
  405820:	bl	4016b0 <snprintf@plt>
  405824:	mov	x0, x21
  405828:	bl	4017c0 <strdup@plt>
  40582c:	ldp	x19, x20, [sp, #16]
  405830:	ldp	x21, x22, [sp, #32]
  405834:	ldp	x29, x30, [sp], #96
  405838:	ret
  40583c:	mov	w3, w1
  405840:	mov	w0, #0x42                  	// #66
  405844:	strh	w0, [x4]
  405848:	mov	x4, x20
  40584c:	adrp	x2, 406000 <ferror@plt+0x4640>
  405850:	add	x2, x2, #0xe68
  405854:	add	x21, sp, #0x40
  405858:	mov	x1, #0x20                  	// #32
  40585c:	mov	x0, x21
  405860:	bl	4016b0 <snprintf@plt>
  405864:	mov	x0, x21
  405868:	bl	4017c0 <strdup@plt>
  40586c:	ldp	x19, x20, [sp, #16]
  405870:	ldp	x21, x22, [sp, #32]
  405874:	ldp	x29, x30, [sp], #96
  405878:	ret
  40587c:	add	x2, x2, #0x32
  405880:	mov	x5, #0xf5c3                	// #62915
  405884:	movk	x5, #0x5c28, lsl #16
  405888:	lsr	x19, x2, #2
  40588c:	movk	x5, #0xc28f, lsl #32
  405890:	movk	x5, #0x28f5, lsl #48
  405894:	umulh	x19, x19, x5
  405898:	lsr	x19, x19, #2
  40589c:	cmp	x19, #0xa
  4058a0:	b.ne	4057d8 <ferror@plt+0x3e18>  // b.any
  4058a4:	add	w3, w22, #0x1
  4058a8:	b	405848 <ferror@plt+0x3e88>
  4058ac:	adrp	x4, 406000 <ferror@plt+0x4640>
  4058b0:	add	x4, x4, #0xc88
  4058b4:	b	405800 <ferror@plt+0x3e40>
  4058b8:	mov	w6, #0x14                  	// #20
  4058bc:	sub	w3, w6, #0xa
  4058c0:	b	40573c <ferror@plt+0x3d7c>
  4058c4:	mov	w6, #0x1e                  	// #30
  4058c8:	sub	w3, w6, #0xa
  4058cc:	b	40573c <ferror@plt+0x3d7c>
  4058d0:	mov	w6, #0x28                  	// #40
  4058d4:	sub	w3, w6, #0xa
  4058d8:	b	40573c <ferror@plt+0x3d7c>
  4058dc:	mov	w6, #0x32                  	// #50
  4058e0:	sub	w3, w6, #0xa
  4058e4:	b	40573c <ferror@plt+0x3d7c>
  4058e8:	mov	w6, #0x3c                  	// #60
  4058ec:	sub	w3, w6, #0xa
  4058f0:	b	40573c <ferror@plt+0x3d7c>
  4058f4:	nop
  4058f8:	cbz	x0, 4059f4 <ferror@plt+0x4034>
  4058fc:	stp	x29, x30, [sp, #-64]!
  405900:	mov	x29, sp
  405904:	stp	x19, x20, [sp, #16]
  405908:	mov	x20, x0
  40590c:	ldrsb	w4, [x0]
  405910:	cbz	w4, 4059e4 <ferror@plt+0x4024>
  405914:	cmp	x1, #0x0
  405918:	stp	x21, x22, [sp, #32]
  40591c:	ccmp	x2, #0x0, #0x4, ne  // ne = any
  405920:	stp	x23, x24, [sp, #48]
  405924:	mov	x21, x2
  405928:	mov	x23, x1
  40592c:	mov	x22, x3
  405930:	ccmp	x3, #0x0, #0x4, ne  // ne = any
  405934:	b.eq	4059dc <ferror@plt+0x401c>  // b.none
  405938:	mov	x19, #0x0                   	// #0
  40593c:	nop
  405940:	cmp	w4, #0x2c
  405944:	ldrsb	w4, [x20, #1]
  405948:	b.eq	405974 <ferror@plt+0x3fb4>  // b.none
  40594c:	cbz	w4, 40597c <ferror@plt+0x3fbc>
  405950:	add	x20, x20, #0x1
  405954:	cmp	x21, x19
  405958:	b.hi	405940 <ferror@plt+0x3f80>  // b.pmore
  40595c:	mov	w0, #0xfffffffe            	// #-2
  405960:	ldp	x19, x20, [sp, #16]
  405964:	ldp	x21, x22, [sp, #32]
  405968:	ldp	x23, x24, [sp, #48]
  40596c:	ldp	x29, x30, [sp], #64
  405970:	ret
  405974:	mov	x24, x20
  405978:	cbnz	w4, 405980 <ferror@plt+0x3fc0>
  40597c:	add	x24, x20, #0x1
  405980:	cmp	x0, x24
  405984:	b.cs	4059dc <ferror@plt+0x401c>  // b.hs, b.nlast
  405988:	sub	x1, x24, x0
  40598c:	blr	x22
  405990:	cmn	w0, #0x1
  405994:	b.eq	4059dc <ferror@plt+0x401c>  // b.none
  405998:	str	w0, [x23, x19, lsl #2]
  40599c:	add	x19, x19, #0x1
  4059a0:	ldrsb	w0, [x24]
  4059a4:	cbz	w0, 4059c4 <ferror@plt+0x4004>
  4059a8:	mov	x0, x20
  4059ac:	ldrsb	w4, [x0, #1]!
  4059b0:	cbz	w4, 4059c4 <ferror@plt+0x4004>
  4059b4:	cmp	x21, x19
  4059b8:	b.ls	40595c <ferror@plt+0x3f9c>  // b.plast
  4059bc:	mov	x20, x0
  4059c0:	b	405940 <ferror@plt+0x3f80>
  4059c4:	mov	w0, w19
  4059c8:	ldp	x19, x20, [sp, #16]
  4059cc:	ldp	x21, x22, [sp, #32]
  4059d0:	ldp	x23, x24, [sp, #48]
  4059d4:	ldp	x29, x30, [sp], #64
  4059d8:	ret
  4059dc:	ldp	x21, x22, [sp, #32]
  4059e0:	ldp	x23, x24, [sp, #48]
  4059e4:	mov	w0, #0xffffffff            	// #-1
  4059e8:	ldp	x19, x20, [sp, #16]
  4059ec:	ldp	x29, x30, [sp], #64
  4059f0:	ret
  4059f4:	mov	w0, #0xffffffff            	// #-1
  4059f8:	ret
  4059fc:	nop
  405a00:	cbz	x0, 405a7c <ferror@plt+0x40bc>
  405a04:	stp	x29, x30, [sp, #-32]!
  405a08:	mov	x29, sp
  405a0c:	str	x19, [sp, #16]
  405a10:	mov	x19, x3
  405a14:	mov	x3, x4
  405a18:	cmp	x19, #0x0
  405a1c:	ldrsb	w4, [x0]
  405a20:	ccmp	w4, #0x0, #0x4, ne  // ne = any
  405a24:	b.eq	405a74 <ferror@plt+0x40b4>  // b.none
  405a28:	ldr	x5, [x19]
  405a2c:	cmp	x5, x2
  405a30:	b.hi	405a74 <ferror@plt+0x40b4>  // b.pmore
  405a34:	cmp	w4, #0x2b
  405a38:	b.eq	405a64 <ferror@plt+0x40a4>  // b.none
  405a3c:	str	xzr, [x19]
  405a40:	bl	4058f8 <ferror@plt+0x3f38>
  405a44:	cmp	w0, #0x0
  405a48:	b.le	405a58 <ferror@plt+0x4098>
  405a4c:	ldr	x1, [x19]
  405a50:	add	x1, x1, w0, sxtw
  405a54:	str	x1, [x19]
  405a58:	ldr	x19, [sp, #16]
  405a5c:	ldp	x29, x30, [sp], #32
  405a60:	ret
  405a64:	add	x0, x0, #0x1
  405a68:	add	x1, x1, x5, lsl #2
  405a6c:	sub	x2, x2, x5
  405a70:	b	405a40 <ferror@plt+0x4080>
  405a74:	mov	w0, #0xffffffff            	// #-1
  405a78:	b	405a58 <ferror@plt+0x4098>
  405a7c:	mov	w0, #0xffffffff            	// #-1
  405a80:	ret
  405a84:	nop
  405a88:	cmp	x2, #0x0
  405a8c:	ccmp	x1, #0x0, #0x4, ne  // ne = any
  405a90:	ccmp	x0, #0x0, #0x4, ne  // ne = any
  405a94:	b.eq	405b70 <ferror@plt+0x41b0>  // b.none
  405a98:	stp	x29, x30, [sp, #-64]!
  405a9c:	mov	x29, sp
  405aa0:	stp	x19, x20, [sp, #16]
  405aa4:	mov	x20, x2
  405aa8:	mov	x19, x0
  405aac:	stp	x21, x22, [sp, #32]
  405ab0:	mov	w21, #0x1                   	// #1
  405ab4:	str	x23, [sp, #48]
  405ab8:	mov	x23, x1
  405abc:	ldrsb	w3, [x0]
  405ac0:	cbz	w3, 405b58 <ferror@plt+0x4198>
  405ac4:	nop
  405ac8:	cmp	w3, #0x2c
  405acc:	ldrsb	w3, [x19, #1]
  405ad0:	b.eq	405ae8 <ferror@plt+0x4128>  // b.none
  405ad4:	cbz	w3, 405b34 <ferror@plt+0x4174>
  405ad8:	add	x19, x19, #0x1
  405adc:	cmp	w3, #0x2c
  405ae0:	ldrsb	w3, [x19, #1]
  405ae4:	b.ne	405ad4 <ferror@plt+0x4114>  // b.any
  405ae8:	mov	x22, x19
  405aec:	cbz	w3, 405b34 <ferror@plt+0x4174>
  405af0:	cmp	x0, x22
  405af4:	b.cs	405b40 <ferror@plt+0x4180>  // b.hs, b.nlast
  405af8:	sub	x1, x22, x0
  405afc:	blr	x20
  405b00:	tbnz	w0, #31, 405b44 <ferror@plt+0x4184>
  405b04:	asr	w2, w0, #3
  405b08:	and	w0, w0, #0x7
  405b0c:	lsl	w0, w21, w0
  405b10:	ldrb	w1, [x23, w2, sxtw]
  405b14:	orr	w0, w0, w1
  405b18:	strb	w0, [x23, w2, sxtw]
  405b1c:	ldrsb	w0, [x22]
  405b20:	cbz	w0, 405b58 <ferror@plt+0x4198>
  405b24:	ldrsb	w3, [x19, #1]!
  405b28:	cbz	w3, 405b58 <ferror@plt+0x4198>
  405b2c:	mov	x0, x19
  405b30:	b	405ac8 <ferror@plt+0x4108>
  405b34:	add	x22, x19, #0x1
  405b38:	cmp	x0, x22
  405b3c:	b.cc	405af8 <ferror@plt+0x4138>  // b.lo, b.ul, b.last
  405b40:	mov	w0, #0xffffffff            	// #-1
  405b44:	ldp	x19, x20, [sp, #16]
  405b48:	ldp	x21, x22, [sp, #32]
  405b4c:	ldr	x23, [sp, #48]
  405b50:	ldp	x29, x30, [sp], #64
  405b54:	ret
  405b58:	mov	w0, #0x0                   	// #0
  405b5c:	ldp	x19, x20, [sp, #16]
  405b60:	ldp	x21, x22, [sp, #32]
  405b64:	ldr	x23, [sp, #48]
  405b68:	ldp	x29, x30, [sp], #64
  405b6c:	ret
  405b70:	mov	w0, #0xffffffea            	// #-22
  405b74:	ret
  405b78:	cmp	x2, #0x0
  405b7c:	ccmp	x1, #0x0, #0x4, ne  // ne = any
  405b80:	ccmp	x0, #0x0, #0x4, ne  // ne = any
  405b84:	b.eq	405c44 <ferror@plt+0x4284>  // b.none
  405b88:	stp	x29, x30, [sp, #-48]!
  405b8c:	mov	x29, sp
  405b90:	stp	x19, x20, [sp, #16]
  405b94:	mov	x19, x0
  405b98:	stp	x21, x22, [sp, #32]
  405b9c:	mov	x21, x2
  405ba0:	mov	x22, x1
  405ba4:	ldrsb	w3, [x0]
  405ba8:	cbz	w3, 405c30 <ferror@plt+0x4270>
  405bac:	nop
  405bb0:	cmp	w3, #0x2c
  405bb4:	ldrsb	w3, [x19, #1]
  405bb8:	b.eq	405bd0 <ferror@plt+0x4210>  // b.none
  405bbc:	cbz	w3, 405c10 <ferror@plt+0x4250>
  405bc0:	add	x19, x19, #0x1
  405bc4:	cmp	w3, #0x2c
  405bc8:	ldrsb	w3, [x19, #1]
  405bcc:	b.ne	405bbc <ferror@plt+0x41fc>  // b.any
  405bd0:	mov	x20, x19
  405bd4:	cbz	w3, 405c10 <ferror@plt+0x4250>
  405bd8:	cmp	x0, x20
  405bdc:	b.cs	405c1c <ferror@plt+0x425c>  // b.hs, b.nlast
  405be0:	sub	x1, x20, x0
  405be4:	blr	x21
  405be8:	tbnz	x0, #63, 405c20 <ferror@plt+0x4260>
  405bec:	ldr	x2, [x22]
  405bf0:	orr	x0, x2, x0
  405bf4:	str	x0, [x22]
  405bf8:	ldrsb	w0, [x20]
  405bfc:	cbz	w0, 405c30 <ferror@plt+0x4270>
  405c00:	ldrsb	w3, [x19, #1]!
  405c04:	cbz	w3, 405c30 <ferror@plt+0x4270>
  405c08:	mov	x0, x19
  405c0c:	b	405bb0 <ferror@plt+0x41f0>
  405c10:	add	x20, x19, #0x1
  405c14:	cmp	x0, x20
  405c18:	b.cc	405be0 <ferror@plt+0x4220>  // b.lo, b.ul, b.last
  405c1c:	mov	w0, #0xffffffff            	// #-1
  405c20:	ldp	x19, x20, [sp, #16]
  405c24:	ldp	x21, x22, [sp, #32]
  405c28:	ldp	x29, x30, [sp], #48
  405c2c:	ret
  405c30:	mov	w0, #0x0                   	// #0
  405c34:	ldp	x19, x20, [sp, #16]
  405c38:	ldp	x21, x22, [sp, #32]
  405c3c:	ldp	x29, x30, [sp], #48
  405c40:	ret
  405c44:	mov	w0, #0xffffffea            	// #-22
  405c48:	ret
  405c4c:	nop
  405c50:	stp	x29, x30, [sp, #-80]!
  405c54:	mov	x29, sp
  405c58:	str	xzr, [sp, #72]
  405c5c:	cbz	x0, 405cf0 <ferror@plt+0x4330>
  405c60:	stp	x19, x20, [sp, #16]
  405c64:	mov	x19, x0
  405c68:	mov	x20, x2
  405c6c:	stp	x21, x22, [sp, #32]
  405c70:	mov	w21, w3
  405c74:	stp	x23, x24, [sp, #48]
  405c78:	mov	x23, x1
  405c7c:	str	w3, [x1]
  405c80:	str	w3, [x2]
  405c84:	bl	401970 <__errno_location@plt>
  405c88:	str	wzr, [x0]
  405c8c:	mov	x22, x0
  405c90:	ldrsb	w0, [x19]
  405c94:	cmp	w0, #0x3a
  405c98:	b.eq	405cfc <ferror@plt+0x433c>  // b.none
  405c9c:	add	x24, sp, #0x48
  405ca0:	mov	x0, x19
  405ca4:	mov	x1, x24
  405ca8:	mov	w2, #0xa                   	// #10
  405cac:	bl	401880 <strtol@plt>
  405cb0:	str	w0, [x23]
  405cb4:	str	w0, [x20]
  405cb8:	ldr	w0, [x22]
  405cbc:	cbnz	w0, 405d34 <ferror@plt+0x4374>
  405cc0:	ldr	x2, [sp, #72]
  405cc4:	cmp	x2, #0x0
  405cc8:	ccmp	x2, x19, #0x4, ne  // ne = any
  405ccc:	b.eq	405d34 <ferror@plt+0x4374>  // b.none
  405cd0:	ldrsb	w3, [x2]
  405cd4:	cmp	w3, #0x3a
  405cd8:	b.eq	405d48 <ferror@plt+0x4388>  // b.none
  405cdc:	cmp	w3, #0x2d
  405ce0:	b.eq	405d64 <ferror@plt+0x43a4>  // b.none
  405ce4:	ldp	x19, x20, [sp, #16]
  405ce8:	ldp	x21, x22, [sp, #32]
  405cec:	ldp	x23, x24, [sp, #48]
  405cf0:	mov	w0, #0x0                   	// #0
  405cf4:	ldp	x29, x30, [sp], #80
  405cf8:	ret
  405cfc:	add	x19, x19, #0x1
  405d00:	add	x1, sp, #0x48
  405d04:	mov	x0, x19
  405d08:	mov	w2, #0xa                   	// #10
  405d0c:	bl	401880 <strtol@plt>
  405d10:	str	w0, [x20]
  405d14:	ldr	w0, [x22]
  405d18:	cbnz	w0, 405d34 <ferror@plt+0x4374>
  405d1c:	ldr	x0, [sp, #72]
  405d20:	cbz	x0, 405d34 <ferror@plt+0x4374>
  405d24:	ldrsb	w1, [x0]
  405d28:	cmp	w1, #0x0
  405d2c:	ccmp	x0, x19, #0x4, eq  // eq = none
  405d30:	b.ne	405ce4 <ferror@plt+0x4324>  // b.any
  405d34:	mov	w0, #0xffffffff            	// #-1
  405d38:	ldp	x19, x20, [sp, #16]
  405d3c:	ldp	x21, x22, [sp, #32]
  405d40:	ldp	x23, x24, [sp, #48]
  405d44:	b	405cf4 <ferror@plt+0x4334>
  405d48:	ldrsb	w1, [x2, #1]
  405d4c:	cbnz	w1, 405d64 <ferror@plt+0x43a4>
  405d50:	ldp	x23, x24, [sp, #48]
  405d54:	str	w21, [x20]
  405d58:	ldp	x19, x20, [sp, #16]
  405d5c:	ldp	x21, x22, [sp, #32]
  405d60:	b	405cf4 <ferror@plt+0x4334>
  405d64:	str	wzr, [x22]
  405d68:	add	x19, x2, #0x1
  405d6c:	mov	x1, x24
  405d70:	mov	x0, x19
  405d74:	mov	w2, #0xa                   	// #10
  405d78:	str	xzr, [sp, #72]
  405d7c:	bl	401880 <strtol@plt>
  405d80:	str	w0, [x20]
  405d84:	ldr	w0, [x22]
  405d88:	cbz	w0, 405d1c <ferror@plt+0x435c>
  405d8c:	b	405d34 <ferror@plt+0x4374>
  405d90:	cmp	x1, #0x0
  405d94:	ccmp	x0, #0x0, #0x4, ne  // ne = any
  405d98:	b.eq	405f24 <ferror@plt+0x4564>  // b.none
  405d9c:	stp	x29, x30, [sp, #-48]!
  405da0:	mov	x29, sp
  405da4:	stp	x19, x20, [sp, #16]
  405da8:	mov	x19, x0
  405dac:	mov	x20, x1
  405db0:	stp	x21, x22, [sp, #32]
  405db4:	ldrsb	w0, [x19]
  405db8:	cmp	w0, #0x2f
  405dbc:	b.eq	405dc8 <ferror@plt+0x4408>  // b.none
  405dc0:	b	405e8c <ferror@plt+0x44cc>
  405dc4:	add	x19, x19, #0x1
  405dc8:	ldrsb	w0, [x19, #1]
  405dcc:	cmp	w0, #0x2f
  405dd0:	b.eq	405dc4 <ferror@plt+0x4404>  // b.none
  405dd4:	ldrsb	w0, [x19, #1]
  405dd8:	mov	x21, #0x1                   	// #1
  405ddc:	cmp	w0, #0x2f
  405de0:	ccmp	w0, #0x0, #0x4, ne  // ne = any
  405de4:	b.eq	405dfc <ferror@plt+0x443c>  // b.none
  405de8:	add	x21, x21, #0x1
  405dec:	ldrsb	w0, [x19, x21]
  405df0:	cmp	w0, #0x2f
  405df4:	ccmp	w0, #0x0, #0x4, ne  // ne = any
  405df8:	b.ne	405de8 <ferror@plt+0x4428>  // b.any
  405dfc:	ldrsb	w0, [x20]
  405e00:	cmp	w0, #0x2f
  405e04:	b.eq	405e10 <ferror@plt+0x4450>  // b.none
  405e08:	b	405ea8 <ferror@plt+0x44e8>
  405e0c:	add	x20, x20, #0x1
  405e10:	ldrsb	w0, [x20, #1]
  405e14:	cmp	w0, #0x2f
  405e18:	b.eq	405e0c <ferror@plt+0x444c>  // b.none
  405e1c:	ldrsb	w0, [x20, #1]
  405e20:	cmp	w0, #0x2f
  405e24:	ccmp	w0, #0x0, #0x4, ne  // ne = any
  405e28:	b.eq	405f18 <ferror@plt+0x4558>  // b.none
  405e2c:	mov	x22, #0x1                   	// #1
  405e30:	add	x22, x22, #0x1
  405e34:	ldrsb	w0, [x20, x22]
  405e38:	cmp	w0, #0x2f
  405e3c:	ccmp	w0, #0x0, #0x4, ne  // ne = any
  405e40:	b.ne	405e30 <ferror@plt+0x4470>  // b.any
  405e44:	add	x0, x22, x21
  405e48:	cbz	x0, 405ec0 <ferror@plt+0x4500>
  405e4c:	cmp	x0, #0x1
  405e50:	b.eq	405ed4 <ferror@plt+0x4514>  // b.none
  405e54:	cmp	x20, #0x0
  405e58:	ccmp	x21, x22, #0x0, ne  // ne = any
  405e5c:	ccmp	x19, #0x0, #0x4, eq  // eq = none
  405e60:	b.eq	405f04 <ferror@plt+0x4544>  // b.none
  405e64:	mov	x2, x21
  405e68:	mov	x1, x20
  405e6c:	mov	x0, x19
  405e70:	bl	401720 <strncmp@plt>
  405e74:	cbnz	w0, 405f04 <ferror@plt+0x4544>
  405e78:	add	x19, x19, x21
  405e7c:	add	x20, x20, x22
  405e80:	ldrsb	w0, [x19]
  405e84:	cmp	w0, #0x2f
  405e88:	b.eq	405dc8 <ferror@plt+0x4408>  // b.none
  405e8c:	cbnz	w0, 405dd4 <ferror@plt+0x4414>
  405e90:	ldrsb	w0, [x20]
  405e94:	mov	x21, #0x0                   	// #0
  405e98:	mov	x19, #0x0                   	// #0
  405e9c:	cmp	w0, #0x2f
  405ea0:	b.eq	405e10 <ferror@plt+0x4450>  // b.none
  405ea4:	nop
  405ea8:	cbnz	w0, 405e1c <ferror@plt+0x445c>
  405eac:	mov	x0, x21
  405eb0:	mov	x22, #0x0                   	// #0
  405eb4:	mov	x20, #0x0                   	// #0
  405eb8:	cbnz	x0, 405e4c <ferror@plt+0x448c>
  405ebc:	nop
  405ec0:	mov	w0, #0x1                   	// #1
  405ec4:	ldp	x19, x20, [sp, #16]
  405ec8:	ldp	x21, x22, [sp, #32]
  405ecc:	ldp	x29, x30, [sp], #48
  405ed0:	ret
  405ed4:	cbz	x19, 405ee4 <ferror@plt+0x4524>
  405ed8:	ldrsb	w1, [x19]
  405edc:	cmp	w1, #0x2f
  405ee0:	b.eq	405ec4 <ferror@plt+0x4504>  // b.none
  405ee4:	cbz	x20, 405f04 <ferror@plt+0x4544>
  405ee8:	ldrsb	w0, [x20]
  405eec:	cmp	w0, #0x2f
  405ef0:	b.eq	405ec0 <ferror@plt+0x4500>  // b.none
  405ef4:	cmp	x20, #0x0
  405ef8:	ccmp	x21, x22, #0x0, ne  // ne = any
  405efc:	ccmp	x19, #0x0, #0x4, eq  // eq = none
  405f00:	b.ne	405e64 <ferror@plt+0x44a4>  // b.any
  405f04:	mov	w0, #0x0                   	// #0
  405f08:	ldp	x19, x20, [sp, #16]
  405f0c:	ldp	x21, x22, [sp, #32]
  405f10:	ldp	x29, x30, [sp], #48
  405f14:	ret
  405f18:	add	x0, x21, #0x1
  405f1c:	mov	x22, #0x1                   	// #1
  405f20:	b	405e48 <ferror@plt+0x4488>
  405f24:	mov	w0, #0x0                   	// #0
  405f28:	ret
  405f2c:	nop
  405f30:	stp	x29, x30, [sp, #-64]!
  405f34:	mov	x29, sp
  405f38:	stp	x19, x20, [sp, #16]
  405f3c:	mov	x19, x1
  405f40:	orr	x1, x0, x1
  405f44:	cbz	x1, 405fc4 <ferror@plt+0x4604>
  405f48:	stp	x21, x22, [sp, #32]
  405f4c:	mov	x20, x0
  405f50:	mov	x21, x2
  405f54:	cbz	x0, 405fd8 <ferror@plt+0x4618>
  405f58:	cbz	x19, 405ff0 <ferror@plt+0x4630>
  405f5c:	stp	x23, x24, [sp, #48]
  405f60:	bl	401610 <strlen@plt>
  405f64:	mov	x23, x0
  405f68:	mvn	x0, x0
  405f6c:	mov	x22, #0x0                   	// #0
  405f70:	cmp	x21, x0
  405f74:	b.hi	405fac <ferror@plt+0x45ec>  // b.pmore
  405f78:	add	x24, x21, x23
  405f7c:	add	x0, x24, #0x1
  405f80:	bl	4016f0 <malloc@plt>
  405f84:	mov	x22, x0
  405f88:	cbz	x0, 405fac <ferror@plt+0x45ec>
  405f8c:	mov	x1, x20
  405f90:	mov	x2, x23
  405f94:	bl	4015d0 <memcpy@plt>
  405f98:	mov	x2, x21
  405f9c:	mov	x1, x19
  405fa0:	add	x0, x22, x23
  405fa4:	bl	4015d0 <memcpy@plt>
  405fa8:	strb	wzr, [x22, x24]
  405fac:	mov	x0, x22
  405fb0:	ldp	x19, x20, [sp, #16]
  405fb4:	ldp	x21, x22, [sp, #32]
  405fb8:	ldp	x23, x24, [sp, #48]
  405fbc:	ldp	x29, x30, [sp], #64
  405fc0:	ret
  405fc4:	ldp	x19, x20, [sp, #16]
  405fc8:	adrp	x0, 406000 <ferror@plt+0x4640>
  405fcc:	ldp	x29, x30, [sp], #64
  405fd0:	add	x0, x0, #0x470
  405fd4:	b	4017c0 <strdup@plt>
  405fd8:	mov	x0, x19
  405fdc:	mov	x1, x2
  405fe0:	ldp	x19, x20, [sp, #16]
  405fe4:	ldp	x21, x22, [sp, #32]
  405fe8:	ldp	x29, x30, [sp], #64
  405fec:	b	4018c0 <strndup@plt>
  405ff0:	ldp	x19, x20, [sp, #16]
  405ff4:	ldp	x21, x22, [sp, #32]
  405ff8:	ldp	x29, x30, [sp], #64
  405ffc:	b	4017c0 <strdup@plt>
  406000:	stp	x29, x30, [sp, #-32]!
  406004:	mov	x2, #0x0                   	// #0
  406008:	mov	x29, sp
  40600c:	stp	x19, x20, [sp, #16]
  406010:	mov	x20, x0
  406014:	mov	x19, x1
  406018:	cbz	x1, 406028 <ferror@plt+0x4668>
  40601c:	mov	x0, x1
  406020:	bl	401610 <strlen@plt>
  406024:	mov	x2, x0
  406028:	mov	x1, x19
  40602c:	mov	x0, x20
  406030:	ldp	x19, x20, [sp, #16]
  406034:	ldp	x29, x30, [sp], #32
  406038:	b	405f30 <ferror@plt+0x4570>
  40603c:	nop
  406040:	stp	x29, x30, [sp, #-288]!
  406044:	mov	w9, #0xffffffd0            	// #-48
  406048:	mov	w8, #0xffffff80            	// #-128
  40604c:	mov	x29, sp
  406050:	add	x10, sp, #0xf0
  406054:	add	x11, sp, #0x120
  406058:	stp	x11, x11, [sp, #80]
  40605c:	str	x10, [sp, #96]
  406060:	stp	w9, w8, [sp, #104]
  406064:	ldp	x10, x11, [sp, #80]
  406068:	str	x19, [sp, #16]
  40606c:	ldp	x8, x9, [sp, #96]
  406070:	mov	x19, x0
  406074:	add	x0, sp, #0x48
  406078:	stp	x10, x11, [sp, #32]
  40607c:	stp	x8, x9, [sp, #48]
  406080:	str	q0, [sp, #112]
  406084:	str	q1, [sp, #128]
  406088:	str	q2, [sp, #144]
  40608c:	str	q3, [sp, #160]
  406090:	str	q4, [sp, #176]
  406094:	str	q5, [sp, #192]
  406098:	str	q6, [sp, #208]
  40609c:	str	q7, [sp, #224]
  4060a0:	stp	x2, x3, [sp, #240]
  4060a4:	add	x2, sp, #0x20
  4060a8:	stp	x4, x5, [sp, #256]
  4060ac:	stp	x6, x7, [sp, #272]
  4060b0:	bl	4018b0 <vasprintf@plt>
  4060b4:	tbnz	w0, #31, 4060e4 <ferror@plt+0x4724>
  4060b8:	ldr	x1, [sp, #72]
  4060bc:	sxtw	x2, w0
  4060c0:	mov	x0, x19
  4060c4:	bl	405f30 <ferror@plt+0x4570>
  4060c8:	mov	x19, x0
  4060cc:	ldr	x0, [sp, #72]
  4060d0:	bl	401890 <free@plt>
  4060d4:	mov	x0, x19
  4060d8:	ldr	x19, [sp, #16]
  4060dc:	ldp	x29, x30, [sp], #288
  4060e0:	ret
  4060e4:	mov	x19, #0x0                   	// #0
  4060e8:	mov	x0, x19
  4060ec:	ldr	x19, [sp, #16]
  4060f0:	ldp	x29, x30, [sp], #288
  4060f4:	ret
  4060f8:	stp	x29, x30, [sp, #-96]!
  4060fc:	mov	x29, sp
  406100:	stp	x19, x20, [sp, #16]
  406104:	ldr	x19, [x0]
  406108:	stp	x21, x22, [sp, #32]
  40610c:	stp	x23, x24, [sp, #48]
  406110:	mov	x23, x0
  406114:	ldrsb	w0, [x19]
  406118:	cbz	w0, 406270 <ferror@plt+0x48b0>
  40611c:	mov	x24, x1
  406120:	mov	x22, x2
  406124:	mov	x1, x2
  406128:	mov	x0, x19
  40612c:	stp	x25, x26, [sp, #64]
  406130:	mov	w25, w3
  406134:	bl	4018d0 <strspn@plt>
  406138:	ldrsb	w20, [x19, x0]
  40613c:	add	x21, x19, x0
  406140:	cbz	w20, 40622c <ferror@plt+0x486c>
  406144:	cbz	w25, 4061f8 <ferror@plt+0x4838>
  406148:	adrp	x0, 406000 <ferror@plt+0x4640>
  40614c:	mov	w1, w20
  406150:	add	x0, x0, #0xe70
  406154:	bl	4018e0 <strchr@plt>
  406158:	cbz	x0, 40628c <ferror@plt+0x48cc>
  40615c:	ldrsb	w1, [x21, #1]
  406160:	add	x25, x21, #0x1
  406164:	strb	w20, [sp, #88]
  406168:	add	x26, sp, #0x58
  40616c:	strb	wzr, [sp, #89]
  406170:	mov	w19, #0x0                   	// #0
  406174:	cbz	w1, 406344 <ferror@plt+0x4984>
  406178:	cmp	w1, #0x5c
  40617c:	b.eq	406250 <ferror@plt+0x4890>  // b.none
  406180:	mov	x0, x26
  406184:	bl	4018e0 <strchr@plt>
  406188:	cbnz	x0, 406330 <ferror@plt+0x4970>
  40618c:	add	w19, w19, #0x1
  406190:	sxtw	x0, w19
  406194:	ldrsb	w1, [x25, w19, sxtw]
  406198:	cbnz	w1, 406178 <ferror@plt+0x47b8>
  40619c:	add	x1, x0, #0x1
  4061a0:	add	x1, x21, x1
  4061a4:	str	x0, [x24]
  4061a8:	ldrsb	w1, [x1]
  4061ac:	cmp	w1, #0x0
  4061b0:	ccmp	w20, w1, #0x0, ne  // ne = any
  4061b4:	b.ne	40622c <ferror@plt+0x486c>  // b.any
  4061b8:	add	x0, x0, #0x2
  4061bc:	add	x19, x21, x0
  4061c0:	ldrsb	w1, [x21, x0]
  4061c4:	cbz	w1, 4061d4 <ferror@plt+0x4814>
  4061c8:	mov	x0, x22
  4061cc:	bl	4018e0 <strchr@plt>
  4061d0:	cbz	x0, 40622c <ferror@plt+0x486c>
  4061d4:	mov	x21, x25
  4061d8:	ldp	x25, x26, [sp, #64]
  4061dc:	str	x19, [x23]
  4061e0:	mov	x0, x21
  4061e4:	ldp	x19, x20, [sp, #16]
  4061e8:	ldp	x21, x22, [sp, #32]
  4061ec:	ldp	x23, x24, [sp, #48]
  4061f0:	ldp	x29, x30, [sp], #96
  4061f4:	ret
  4061f8:	mov	x1, x22
  4061fc:	mov	x0, x21
  406200:	bl	401950 <strcspn@plt>
  406204:	ldp	x25, x26, [sp, #64]
  406208:	str	x0, [x24]
  40620c:	add	x0, x21, x0
  406210:	str	x0, [x23]
  406214:	mov	x0, x21
  406218:	ldp	x19, x20, [sp, #16]
  40621c:	ldp	x21, x22, [sp, #32]
  406220:	ldp	x23, x24, [sp, #48]
  406224:	ldp	x29, x30, [sp], #96
  406228:	ret
  40622c:	ldp	x25, x26, [sp, #64]
  406230:	str	x21, [x23]
  406234:	mov	x21, #0x0                   	// #0
  406238:	mov	x0, x21
  40623c:	ldp	x19, x20, [sp, #16]
  406240:	ldp	x21, x22, [sp, #32]
  406244:	ldp	x23, x24, [sp, #48]
  406248:	ldp	x29, x30, [sp], #96
  40624c:	ret
  406250:	add	w0, w19, #0x1
  406254:	ldrsb	w0, [x25, w0, sxtw]
  406258:	cbz	w0, 406330 <ferror@plt+0x4970>
  40625c:	add	w19, w19, #0x2
  406260:	sxtw	x0, w19
  406264:	ldrsb	w1, [x25, w19, sxtw]
  406268:	cbnz	w1, 406178 <ferror@plt+0x47b8>
  40626c:	b	40619c <ferror@plt+0x47dc>
  406270:	mov	x21, #0x0                   	// #0
  406274:	mov	x0, x21
  406278:	ldp	x19, x20, [sp, #16]
  40627c:	ldp	x21, x22, [sp, #32]
  406280:	ldp	x23, x24, [sp, #48]
  406284:	ldp	x29, x30, [sp], #96
  406288:	ret
  40628c:	sub	x25, x21, #0x1
  406290:	mov	w0, #0x0                   	// #0
  406294:	add	w19, w0, #0x1
  406298:	cmp	w20, #0x5c
  40629c:	sxtw	x19, w19
  4062a0:	sub	w26, w19, #0x1
  4062a4:	b.eq	4062d8 <ferror@plt+0x4918>  // b.none
  4062a8:	mov	w1, w20
  4062ac:	mov	x0, x22
  4062b0:	bl	4018e0 <strchr@plt>
  4062b4:	add	x1, x19, #0x1
  4062b8:	cbnz	x0, 406338 <ferror@plt+0x4978>
  4062bc:	ldrsb	w20, [x25, x1]
  4062c0:	add	x26, x21, x19
  4062c4:	cbz	w20, 4062f8 <ferror@plt+0x4938>
  4062c8:	mov	x19, x1
  4062cc:	cmp	w20, #0x5c
  4062d0:	sub	w26, w19, #0x1
  4062d4:	b.ne	4062a8 <ferror@plt+0x48e8>  // b.any
  4062d8:	ldrsb	w1, [x21, w19, sxtw]
  4062dc:	cbz	w1, 406338 <ferror@plt+0x4978>
  4062e0:	add	w0, w19, #0x1
  4062e4:	sxtw	x19, w0
  4062e8:	ldrsb	w20, [x21, w0, sxtw]
  4062ec:	add	x26, x21, x19
  4062f0:	cbnz	w20, 406294 <ferror@plt+0x48d4>
  4062f4:	nop
  4062f8:	str	x19, [x24]
  4062fc:	ldrsb	w1, [x26]
  406300:	cbz	w1, 406310 <ferror@plt+0x4950>
  406304:	mov	x0, x22
  406308:	bl	4018e0 <strchr@plt>
  40630c:	cbz	x0, 40622c <ferror@plt+0x486c>
  406310:	str	x26, [x23]
  406314:	mov	x0, x21
  406318:	ldp	x19, x20, [sp, #16]
  40631c:	ldp	x21, x22, [sp, #32]
  406320:	ldp	x23, x24, [sp, #48]
  406324:	ldp	x25, x26, [sp, #64]
  406328:	ldp	x29, x30, [sp], #96
  40632c:	ret
  406330:	sxtw	x0, w19
  406334:	b	40619c <ferror@plt+0x47dc>
  406338:	sxtw	x19, w26
  40633c:	add	x26, x21, x19
  406340:	b	4062f8 <ferror@plt+0x4938>
  406344:	mov	x1, x25
  406348:	mov	x0, #0x0                   	// #0
  40634c:	b	4061a4 <ferror@plt+0x47e4>
  406350:	stp	x29, x30, [sp, #-32]!
  406354:	mov	x29, sp
  406358:	str	x19, [sp, #16]
  40635c:	mov	x19, x0
  406360:	b	40636c <ferror@plt+0x49ac>
  406364:	cmp	w0, #0xa
  406368:	b.eq	40638c <ferror@plt+0x49cc>  // b.none
  40636c:	mov	x0, x19
  406370:	bl	401750 <fgetc@plt>
  406374:	cmn	w0, #0x1
  406378:	b.ne	406364 <ferror@plt+0x49a4>  // b.any
  40637c:	mov	w0, #0x1                   	// #1
  406380:	ldr	x19, [sp, #16]
  406384:	ldp	x29, x30, [sp], #32
  406388:	ret
  40638c:	mov	w0, #0x0                   	// #0
  406390:	ldr	x19, [sp, #16]
  406394:	ldp	x29, x30, [sp], #32
  406398:	ret
  40639c:	nop
  4063a0:	stp	x29, x30, [sp, #-64]!
  4063a4:	mov	x29, sp
  4063a8:	stp	x19, x20, [sp, #16]
  4063ac:	adrp	x20, 417000 <ferror@plt+0x15640>
  4063b0:	add	x20, x20, #0xde0
  4063b4:	stp	x21, x22, [sp, #32]
  4063b8:	adrp	x21, 417000 <ferror@plt+0x15640>
  4063bc:	add	x21, x21, #0xdd8
  4063c0:	sub	x20, x20, x21
  4063c4:	mov	w22, w0
  4063c8:	stp	x23, x24, [sp, #48]
  4063cc:	mov	x23, x1
  4063d0:	mov	x24, x2
  4063d4:	bl	401598 <memcpy@plt-0x38>
  4063d8:	cmp	xzr, x20, asr #3
  4063dc:	b.eq	406408 <ferror@plt+0x4a48>  // b.none
  4063e0:	asr	x20, x20, #3
  4063e4:	mov	x19, #0x0                   	// #0
  4063e8:	ldr	x3, [x21, x19, lsl #3]
  4063ec:	mov	x2, x24
  4063f0:	add	x19, x19, #0x1
  4063f4:	mov	x1, x23
  4063f8:	mov	w0, w22
  4063fc:	blr	x3
  406400:	cmp	x20, x19
  406404:	b.ne	4063e8 <ferror@plt+0x4a28>  // b.any
  406408:	ldp	x19, x20, [sp, #16]
  40640c:	ldp	x21, x22, [sp, #32]
  406410:	ldp	x23, x24, [sp, #48]
  406414:	ldp	x29, x30, [sp], #64
  406418:	ret
  40641c:	nop
  406420:	ret
  406424:	nop
  406428:	adrp	x2, 418000 <ferror@plt+0x16640>
  40642c:	mov	x1, #0x0                   	// #0
  406430:	ldr	x2, [x2, #520]
  406434:	b	401680 <__cxa_atexit@plt>

Disassembly of section .fini:

0000000000406438 <.fini>:
  406438:	stp	x29, x30, [sp, #-16]!
  40643c:	mov	x29, sp
  406440:	ldp	x29, x30, [sp], #16
  406444:	ret
