
*** Running vivado
    with args -log noip_top.vds -m64 -mode batch -messageDb vivado.pb -notrace -source noip_top.tcl


****** Vivado v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source noip_top.tcl -notrace
Command: synth_design -top noip_top -part xc7z020clg484-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 5656 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 274.352 ; gain = 67.395
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'noip_top' [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.srcs/sources_1/new/noip_top.v:3]
INFO: [Synth 8-638] synthesizing module 'clk_wiz_0' [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.runs/synth_1/.Xil/Vivado-14796-Georges-T460p/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-256] done synthesizing module 'clk_wiz_0' (1#1) [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.runs/synth_1/.Xil/Vivado-14796-Georges-T460p/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-638] synthesizing module 'clk_divs' [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.srcs/sources_1/new/clkdivs.v:3]
INFO: [Synth 8-256] done synthesizing module 'clk_divs' (2#1) [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.srcs/sources_1/new/clkdivs.v:3]
INFO: [Synth 8-638] synthesizing module 'debounce' [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.srcs/sources_1/new/debounce.v:1]
INFO: [Synth 8-256] done synthesizing module 'debounce' (3#1) [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.srcs/sources_1/new/debounce.v:1]
INFO: [Synth 8-638] synthesizing module 'disparity' [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.srcs/sources_1/new/disparity.v:5]
	Parameter WIDTH bound to: 383 - type: integer 
	Parameter HEIGHT bound to: 287 - type: integer 
	Parameter SEARCH_RANGE bound to: 19 - type: integer 
	Parameter HALF_BLOCK bound to: 3 - type: integer 
	Parameter BLOCK_SIZE bound to: 7 - type: integer 
	Parameter BLOCK_SIZE0 bound to: 6 - type: integer 
	Parameter IDLE bound to: 3'b000 
	Parameter READ bound to: 3'b001 
	Parameter SEPARATE bound to: 3'b010 
	Parameter SAD bound to: 3'b011 
	Parameter FINALIZE bound to: 3'b100 
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.srcs/sources_1/new/disparity.v:132]
INFO: [Synth 8-256] done synthesizing module 'disparity' (4#1) [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.srcs/sources_1/new/disparity.v:5]
INFO: [Synth 8-638] synthesizing module 'vga_controller_640_60' [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.srcs/sources_1/new/vga.vhd:88]
INFO: [Synth 8-256] done synthesizing module 'vga_controller_640_60' (5#1) [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.srcs/sources_1/new/vga.vhd:88]
INFO: [Synth 8-638] synthesizing module 'imgbuf' [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.srcs/sources_1/new/camctl.v:6]
	Parameter ready bound to: 2'b00 
	Parameter read bound to: 2'b01 
	Parameter done bound to: 2'b10 
	Parameter init bound to: 2'b11 
INFO: [Synth 8-638] synthesizing module 'blk_mem_640_480' [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.runs/synth_1/.Xil/Vivado-14796-Georges-T460p/realtime/blk_mem_640_480_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_640_480' (6#1) [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.runs/synth_1/.Xil/Vivado-14796-Georges-T460p/realtime/blk_mem_640_480_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'imgbuf' (7#1) [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.srcs/sources_1/new/camctl.v:6]
INFO: [Synth 8-638] synthesizing module 'blk_mem_resultant' [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.runs/synth_1/.Xil/Vivado-14796-Georges-T460p/realtime/blk_mem_resultant_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_resultant' (8#1) [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.runs/synth_1/.Xil/Vivado-14796-Georges-T460p/realtime/blk_mem_resultant_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'noip_top' (9#1) [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.srcs/sources_1/new/noip_top.v:3]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 336.379 ; gain = 129.422
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 336.379 ; gain = 129.422
---------------------------------------------------------------------------------
WARNING: [Project 1-560] Could not resolve non-primitive black box cell 'blk_mem_640_480' instantiated as 'camctl/left'. 2 instances of this cell are unresolved black boxes. [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.srcs/sources_1/new/camctl.v:68]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'blk_mem_resultant' instantiated as 'resultant' [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.srcs/sources_1/new/noip_top.v:139]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'clk_wiz_0' instantiated as 'clkgen' [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.srcs/sources_1/new/noip_top.v:25]
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.runs/synth_1/.Xil/Vivado-14796-Georges-T460p/dcp/clk_wiz_0_in_context.xdc] for cell 'clkgen'
Finished Parsing XDC File [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.runs/synth_1/.Xil/Vivado-14796-Georges-T460p/dcp/clk_wiz_0_in_context.xdc] for cell 'clkgen'
Parsing XDC File [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.runs/synth_1/.Xil/Vivado-14796-Georges-T460p/dcp_2/blk_mem_resultant_in_context.xdc] for cell 'resultant'
Finished Parsing XDC File [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.runs/synth_1/.Xil/Vivado-14796-Georges-T460p/dcp_2/blk_mem_resultant_in_context.xdc] for cell 'resultant'
Parsing XDC File [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.runs/synth_1/.Xil/Vivado-14796-Georges-T460p/dcp_3/blk_mem_640_480_in_context.xdc] for cell 'camctl/left'
Finished Parsing XDC File [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.runs/synth_1/.Xil/Vivado-14796-Georges-T460p/dcp_3/blk_mem_640_480_in_context.xdc] for cell 'camctl/left'
Parsing XDC File [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.runs/synth_1/.Xil/Vivado-14796-Georges-T460p/dcp_3/blk_mem_640_480_in_context.xdc] for cell 'camctl/right'
Finished Parsing XDC File [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.runs/synth_1/.Xil/Vivado-14796-Georges-T460p/dcp_3/blk_mem_640_480_in_context.xdc] for cell 'camctl/right'
Parsing XDC File [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.srcs/constrs_1/new/top.xdc]
Finished Parsing XDC File [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.srcs/constrs_1/new/top.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.srcs/constrs_1/new/top.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/noip_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/noip_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.012 . Memory (MB): peak = 659.059 ; gain = 0.000
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'resultant' at clock pin 'clka' is different from the actual clock period '10.000', this can result in different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'camctl/left' at clock pin 'clkb' is different from the actual clock period '10.000', this can result in different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'camctl/right' at clock pin 'clkb' is different from the actual clock period '10.000', this can result in different synthesis results.
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 659.059 ; gain = 452.102
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 659.059 ; gain = 452.102
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for sysclk. (constraint file  C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.runs/synth_1/.Xil/Vivado-14796-Georges-T460p/dcp/clk_wiz_0_in_context.xdc, line 6).
Applied set_property CLOCK_BUFFER_TYPE = NONE for sysclk. (constraint file  C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.runs/synth_1/.Xil/Vivado-14796-Georges-T460p/dcp/clk_wiz_0_in_context.xdc, line 7).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 659.059 ; gain = 452.102
---------------------------------------------------------------------------------
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.srcs/sources_1/new/disparity.v:193]
INFO: [Synth 8-5546] ROM "template_reg[0][0]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "template_reg[0][1]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "template_reg[0][2]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "template_reg[0][3]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "template_reg[0][4]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "template_reg[0][5]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "template_reg[0][6]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "temp_reg[0]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "temp_reg[1]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "temp_reg[2]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "temp_reg[3]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "temp_reg[4]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "temp_reg[5]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "temp_reg[6]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "SAD_vector_reg[0]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "SAD_vector_reg[1]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "SAD_vector_reg[2]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "SAD_vector_reg[3]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "SAD_vector_reg[4]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "SAD_vector_reg[5]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "SAD_vector_reg[6]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "SAD_vector_reg[7]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "SAD_vector_reg[8]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "SAD_vector_reg[9]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "SAD_vector_reg[10]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "SAD_vector_reg[11]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "SAD_vector_reg[12]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "SAD_vector_reg[13]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "SAD_vector_reg[14]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "SAD_vector_reg[15]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "SAD_vector_reg[16]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "SAD_vector_reg[17]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "SAD_vector_reg[18]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "SAD_vector_reg[19]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "cdcnt" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "scnt" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "maxd" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "maxd" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "trigger" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fifo_oe" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
WARNING: [Synth 8-327] inferring latch for variable 'maxd_reg' [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.srcs/sources_1/new/disparity.v:311]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 659.059 ; gain = 452.102
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   3 Input     32 Bit       Adders := 1     
	   2 Input     21 Bit       Adders := 1     
	   3 Input     17 Bit       Adders := 2     
	   2 Input     17 Bit       Adders := 1     
	   2 Input     16 Bit       Adders := 1     
	   2 Input     15 Bit       Adders := 2     
	   2 Input     11 Bit       Adders := 6     
	   2 Input     10 Bit       Adders := 12    
	   3 Input     10 Bit       Adders := 5     
	   3 Input      8 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               21 Bit    Registers := 1     
	               17 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	               15 Bit    Registers := 27    
	               11 Bit    Registers := 2     
	               10 Bit    Registers := 11    
	                8 Bit    Registers := 150   
	                6 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input     21 Bit        Muxes := 1     
	   4 Input     16 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 4     
	   6 Input     10 Bit        Muxes := 7     
	   2 Input     10 Bit        Muxes := 24    
	   4 Input     10 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 6     
	   6 Input      6 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 2     
	   3 Input      3 Bit        Muxes := 2     
	   3 Input      2 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 5     
	   6 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 138   
	   2 Input      1 Bit        Muxes := 218   
	   3 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 12    
	   5 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module noip_top 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
Module clk_divs 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     21 Bit       Adders := 1     
+---Registers : 
	               21 Bit    Registers := 1     
+---Muxes : 
	   2 Input     21 Bit        Muxes := 1     
Module debounce 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   3 Input      2 Bit        Muxes := 1     
Module disparity 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   3 Input     32 Bit       Adders := 1     
	   3 Input     17 Bit       Adders := 2     
	   2 Input     15 Bit       Adders := 2     
	   2 Input     11 Bit       Adders := 4     
	   2 Input     10 Bit       Adders := 11    
	   3 Input     10 Bit       Adders := 5     
	   3 Input      8 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               17 Bit    Registers := 2     
	               15 Bit    Registers := 27    
	               10 Bit    Registers := 9     
	                8 Bit    Registers := 150   
	                6 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     15 Bit        Muxes := 4     
	   6 Input     10 Bit        Muxes := 7     
	   2 Input     10 Bit        Muxes := 23    
	   2 Input      8 Bit        Muxes := 4     
	   6 Input      6 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 2     
	   3 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 5     
	   6 Input      2 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 138   
	   2 Input      1 Bit        Muxes := 204   
	   3 Input      1 Bit        Muxes := 1     
Module vga_controller_640_60 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 2     
+---Registers : 
	               11 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module imgbuf 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 1     
	   2 Input     16 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	               10 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   4 Input     16 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   4 Input     10 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 8     
	   4 Input      1 Bit        Muxes := 12    
	   5 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
Start Parallel Synthesis Optimization  : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 659.059 ; gain = 452.102
---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-4471] merging register 'rcnt_reg[9:0]' into 'rcnt_reg[9:0]' [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.srcs/sources_1/new/disparity.v:153]
INFO: [Synth 8-4471] merging register 'row_count_reg[9:0]' into 'row_count_reg[9:0]' [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.srcs/sources_1/new/disparity.v:135]
INFO: [Synth 8-4471] merging register 'col_count_reg[9:0]' into 'col_count_reg[9:0]' [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.srcs/sources_1/new/disparity.v:136]
INFO: [Synth 8-5546] ROM "temp_reg[0]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "temp_reg[1]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "temp_reg[2]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "temp_reg[3]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "temp_reg[4]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "temp_reg[5]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "temp_reg[6]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "template_reg[0][0]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "template_reg[0][1]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "template_reg[0][2]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "template_reg[0][3]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "template_reg[0][4]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "template_reg[0][5]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "template_reg[0][6]" won't be mapped to RAM because it is too sparse
DSP Report: Generating DSP laddr1, operation Mode is: (D+A2)*(B:0x180).
DSP Report: register rcnt_reg is absorbed into DSP laddr1.
DSP Report: operator laddr1 is absorbed into DSP laddr1.
DSP Report: operator laddr2 is absorbed into DSP laddr1.
DSP Report: Generating DSP result_addr_reg, operation Mode is: C'+A2*(B:0x180).
DSP Report: register row_count_reg is absorbed into DSP result_addr_reg.
DSP Report: register col_count_reg is absorbed into DSP result_addr_reg.
DSP Report: register result_addr_reg is absorbed into DSP result_addr_reg.
DSP Report: operator result_addr0 is absorbed into DSP result_addr_reg.
DSP Report: operator result_addr1 is absorbed into DSP result_addr_reg.
INFO: [Synth 8-4471] merging register 'camctl/pixel_reg[9:0]' into 'camctl/pixel_reg[9:0]' [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.srcs/sources_1/new/camctl.v:134]
DSP Report: Generating DSP camctl/lwrite1, operation Mode is: A*(B:0x180).
DSP Report: operator camctl/lwrite1 is absorbed into DSP camctl/lwrite1.
DSP Report: Generating DSP camctl/lwrite0, operation Mode is: PCIN+(A:0x0):B2+(C:0xffffffffff80).
DSP Report: register camctl/pixel_reg is absorbed into DSP camctl/lwrite0.
DSP Report: operator camctl/lwrite0 is absorbed into DSP camctl/lwrite0.
DSP Report: Generating DSP addrb0, operation Mode is: C'+A2*(B:0x180).
DSP Report: register vga/vcounter_reg is absorbed into DSP addrb0.
DSP Report: register vga/hcounter_reg is absorbed into DSP addrb0.
DSP Report: operator addrb0 is absorbed into DSP addrb0.
DSP Report: operator addrb1 is absorbed into DSP addrb0.
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:00:19 ; elapsed = 00:00:22 . Memory (MB): peak = 659.059 ; gain = 452.102
---------------------------------------------------------------------------------
Finished Parallel Reinference  : Time (s): cpu = 00:00:19 ; elapsed = 00:00:22 . Memory (MB): peak = 659.059 ; gain = 452.102

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping  Report (see note below)
+------------+------------------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping                        | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+------------------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|disparity   | (D+A2)*(B:0x180)                   | 10     | 9      | -      | 10     | 20     | 1    | 0    | -    | 0    | 0     | 0    | 0    | 
|disparity   | C'+A2*(B:0x180)                    | 10     | 9      | 10     | -      | 19     | 1    | 0    | 1    | -    | -     | 0    | 1    | 
|imgbuf      | A*(B:0x180)                        | 17     | 9      | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|noip_top    | PCIN+(A:0x0):B2+(C:0xffffffffff80) | 30     | 10     | 8      | -      | -1     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|noip_top    | C'+A2*(B:0x180)                    | 11     | 9      | 11     | -      | 19     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
+------------+------------------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3886] merging instance 'disp/index_reg[6]' (FDE) to 'disp/index_reg[7]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (disp/\index_reg[7] )
WARNING: [Synth 8-3332] Sequential element (index_reg[7]) is unused and will be removed from module disparity.
WARNING: [Synth 8-3332] Sequential element (index_reg[6]) is unused and will be removed from module disparity.
INFO: [Synth 8-3886] merging instance 'disp/rdcnt_reg[3]' (FDE) to 'disp/rdcnt_reg[9]'
INFO: [Synth 8-3886] merging instance 'disp/rdcnt_reg[9]' (FDE) to 'disp/rdcnt_reg[8]'
INFO: [Synth 8-3886] merging instance 'disp/rdcnt_reg[8]' (FDE) to 'disp/rdcnt_reg[7]'
INFO: [Synth 8-3886] merging instance 'disp/rdcnt_reg[6]' (FDE) to 'disp/rdcnt_reg[7]'
INFO: [Synth 8-3886] merging instance 'disp/rdcnt_reg[7]' (FDE) to 'disp/rdcnt_reg[5]'
INFO: [Synth 8-3886] merging instance 'disp/rdcnt_reg[4]' (FDE) to 'disp/rdcnt_reg[5]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (disp/\rdcnt_reg[5] )
INFO: [Synth 8-3886] merging instance 'disp/cdcnt_reg[9]' (FDE) to 'disp/cdcnt_reg[8]'
INFO: [Synth 8-3886] merging instance 'disp/cdcnt_reg[7]' (FDE) to 'disp/cdcnt_reg[8]'
INFO: [Synth 8-3886] merging instance 'disp/cdcnt_reg[8]' (FDE) to 'disp/cdcnt_reg[6]'
INFO: [Synth 8-3886] merging instance 'disp/cdcnt_reg[3]' (FDE) to 'disp/cdcnt_reg[6]'
INFO: [Synth 8-3886] merging instance 'disp/cdcnt_reg[5]' (FDE) to 'disp/cdcnt_reg[6]'
INFO: [Synth 8-3886] merging instance 'disp/cdcnt_reg[4]' (FDE) to 'disp/cdcnt_reg[6]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (disp/\cdcnt_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (disp/\col_count_reg[9] )
INFO: [Synth 8-3886] merging instance 'disp/ccnt_reg[9]' (FDE) to 'disp/ccnt_reg[8]'
INFO: [Synth 8-3886] merging instance 'disp/ccnt_reg[5]' (FDE) to 'disp/ccnt_reg[8]'
INFO: [Synth 8-3886] merging instance 'disp/ccnt_reg[8]' (FDE) to 'disp/ccnt_reg[7]'
INFO: [Synth 8-3886] merging instance 'disp/ccnt_reg[4]' (FDE) to 'disp/ccnt_reg[7]'
INFO: [Synth 8-3886] merging instance 'disp/ccnt_reg[7]' (FDE) to 'disp/ccnt_reg[6]'
INFO: [Synth 8-3886] merging instance 'disp/ccnt_reg[3]' (FDE) to 'disp/ccnt_reg[6]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (disp/\ccnt_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (disp/\maxd_reg[5] )
WARNING: [Synth 8-3332] Sequential element (maxd_reg[5]) is unused and will be removed from module disparity.
WARNING: [Synth 8-3332] Sequential element (cdcnt_reg[9]) is unused and will be removed from module disparity.
WARNING: [Synth 8-3332] Sequential element (cdcnt_reg[8]) is unused and will be removed from module disparity.
WARNING: [Synth 8-3332] Sequential element (cdcnt_reg[7]) is unused and will be removed from module disparity.
WARNING: [Synth 8-3332] Sequential element (cdcnt_reg[6]) is unused and will be removed from module disparity.
WARNING: [Synth 8-3332] Sequential element (cdcnt_reg[5]) is unused and will be removed from module disparity.
WARNING: [Synth 8-3332] Sequential element (cdcnt_reg[4]) is unused and will be removed from module disparity.
WARNING: [Synth 8-3332] Sequential element (cdcnt_reg[3]) is unused and will be removed from module disparity.
WARNING: [Synth 8-3332] Sequential element (ccnt_reg[9]) is unused and will be removed from module disparity.
WARNING: [Synth 8-3332] Sequential element (ccnt_reg[8]) is unused and will be removed from module disparity.
WARNING: [Synth 8-3332] Sequential element (ccnt_reg[7]) is unused and will be removed from module disparity.
WARNING: [Synth 8-3332] Sequential element (ccnt_reg[6]) is unused and will be removed from module disparity.
WARNING: [Synth 8-3332] Sequential element (ccnt_reg[5]) is unused and will be removed from module disparity.
WARNING: [Synth 8-3332] Sequential element (ccnt_reg[4]) is unused and will be removed from module disparity.
WARNING: [Synth 8-3332] Sequential element (ccnt_reg[3]) is unused and will be removed from module disparity.
WARNING: [Synth 8-3332] Sequential element (col_count_reg[9]) is unused and will be removed from module disparity.
WARNING: [Synth 8-3332] Sequential element (rdcnt_reg[9]) is unused and will be removed from module disparity.
WARNING: [Synth 8-3332] Sequential element (rdcnt_reg[8]) is unused and will be removed from module disparity.
WARNING: [Synth 8-3332] Sequential element (rdcnt_reg[7]) is unused and will be removed from module disparity.
WARNING: [Synth 8-3332] Sequential element (rdcnt_reg[6]) is unused and will be removed from module disparity.
WARNING: [Synth 8-3332] Sequential element (rdcnt_reg[5]) is unused and will be removed from module disparity.
WARNING: [Synth 8-3332] Sequential element (rdcnt_reg[4]) is unused and will be removed from module disparity.
WARNING: [Synth 8-3332] Sequential element (rdcnt_reg[3]) is unused and will be removed from module disparity.
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:00:45 ; elapsed = 00:00:48 . Memory (MB): peak = 659.059 ; gain = 452.102
---------------------------------------------------------------------------------
Finished Parallel Area Optimization  : Time (s): cpu = 00:00:45 ; elapsed = 00:00:48 . Memory (MB): peak = 659.059 ; gain = 452.102

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'clkgen/clk_100MHz' to pin 'clkgen/bbstub_clk_100MHz/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'clkgen/clk_24MHz' to pin 'clkgen/bbstub_clk_24MHz/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'clkgen/clk_25MHz' to pin 'clkgen/bbstub_clk_25MHz/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'clkgen/clk_5MHz' to pin 'clkgen/bbstub_clk_5MHz/O'
INFO: [Synth 8-5820] Moved 4 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:59 ; elapsed = 00:01:02 . Memory (MB): peak = 718.055 ; gain = 511.098
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:14 ; elapsed = 00:01:18 . Memory (MB): peak = 892.363 ; gain = 685.406
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:16 ; elapsed = 00:01:19 . Memory (MB): peak = 892.363 ; gain = 685.406
---------------------------------------------------------------------------------
Finished Parallel Technology Mapping Optimization  : Time (s): cpu = 00:01:16 ; elapsed = 00:01:19 . Memory (MB): peak = 892.363 ; gain = 685.406

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
Finished Parallel Synthesis Optimization  : Time (s): cpu = 00:01:16 ; elapsed = 00:01:19 . Memory (MB): peak = 892.363 ; gain = 685.406
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:17 ; elapsed = 00:01:20 . Memory (MB): peak = 892.363 ; gain = 685.406
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:17 ; elapsed = 00:01:20 . Memory (MB): peak = 892.363 ; gain = 685.406
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:17 ; elapsed = 00:01:20 . Memory (MB): peak = 892.363 ; gain = 685.406
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:17 ; elapsed = 00:01:20 . Memory (MB): peak = 892.363 ; gain = 685.406
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:17 ; elapsed = 00:01:21 . Memory (MB): peak = 892.363 ; gain = 685.406
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:17 ; elapsed = 00:01:21 . Memory (MB): peak = 892.363 ; gain = 685.406
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+------------------+----------+
|      |BlackBox name     |Instances |
+------+------------------+----------+
|1     |clk_wiz_0         |         1|
|2     |blk_mem_resultant |         1|
|3     |blk_mem_640_480   |         2|
+------+------------------+----------+

Report Cell Usage: 
+------+-------------------+------+
|      |Cell               |Count |
+------+-------------------+------+
|1     |blk_mem_640_480    |     1|
|2     |blk_mem_640_480__1 |     1|
|3     |blk_mem_resultant  |     1|
|4     |clk_wiz_0          |     1|
|5     |CARRY4             |    63|
|6     |DSP48E1            |     1|
|7     |DSP48E1_1          |     1|
|8     |DSP48E1_2          |     1|
|9     |DSP48E1_3          |     1|
|10    |DSP48E1_4          |     1|
|11    |LUT1               |    89|
|12    |LUT2               |   154|
|13    |LUT3               |   213|
|14    |LUT4               |   186|
|15    |LUT5               |   219|
|16    |LUT6               |   905|
|17    |MUXF7              |    64|
|18    |MUXF8              |    11|
|19    |FDRE               |  1794|
|20    |LDC                |     2|
|21    |LDP                |     3|
|22    |IBUF               |    19|
|23    |OBUF               |    22|
+------+-------------------+------+

Report Instance Areas: 
+------+---------+----------------------+------+
|      |Instance |Module                |Cells |
+------+---------+----------------------+------+
|1     |top      |                      |  3777|
|2     |  camctl |imgbuf                |   164|
|3     |  clks   |clk_divs              |    75|
|4     |  deb    |debounce              |     6|
|5     |  disp   |disparity             |  3383|
|6     |  vga    |vga_controller_640_60 |    81|
+------+---------+----------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:17 ; elapsed = 00:01:21 . Memory (MB): peak = 892.363 ; gain = 685.406
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 26 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:04 ; elapsed = 00:01:11 . Memory (MB): peak = 892.363 ; gain = 362.727
Synthesis Optimization Complete : Time (s): cpu = 00:01:17 ; elapsed = 00:01:21 . Memory (MB): peak = 892.363 ; gain = 685.406
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 92 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'noip_top' is not ideal for floorplanning, since the cellview 'disparity' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 5 instances were transformed.
  LDC => LDCE: 2 instances
  LDP => LDPE: 3 instances

INFO: [Common 17-83] Releasing license: Synthesis
120 Infos, 33 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:19 ; elapsed = 00:01:21 . Memory (MB): peak = 892.363 ; gain = 685.406
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.046 . Memory (MB): peak = 892.363 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Thu Dec 01 20:40:06 2016...

*** Running vivado
    with args -log noip_top.vds -m64 -mode batch -messageDb vivado.pb -notrace -source noip_top.tcl


****** Vivado v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source noip_top.tcl -notrace
Command: synth_design -top noip_top -part xc7z020clg484-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 7476 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 274.406 ; gain = 67.664
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'noip_top' [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.srcs/sources_1/new/noip_top.v:3]
INFO: [Synth 8-638] synthesizing module 'clk_wiz_0' [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.runs/synth_1/.Xil/Vivado-7628-Georges-T460p/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-256] done synthesizing module 'clk_wiz_0' (1#1) [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.runs/synth_1/.Xil/Vivado-7628-Georges-T460p/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-638] synthesizing module 'clk_divs' [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.srcs/sources_1/new/clkdivs.v:3]
INFO: [Synth 8-256] done synthesizing module 'clk_divs' (2#1) [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.srcs/sources_1/new/clkdivs.v:3]
INFO: [Synth 8-638] synthesizing module 'debounce' [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.srcs/sources_1/new/debounce.v:1]
INFO: [Synth 8-256] done synthesizing module 'debounce' (3#1) [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.srcs/sources_1/new/debounce.v:1]
INFO: [Synth 8-638] synthesizing module 'disparity' [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.srcs/sources_1/new/disparity.v:5]
	Parameter WIDTH bound to: 383 - type: integer 
	Parameter HEIGHT bound to: 287 - type: integer 
	Parameter SEARCH_RANGE bound to: 19 - type: integer 
	Parameter HALF_BLOCK bound to: 3 - type: integer 
	Parameter BLOCK_SIZE bound to: 7 - type: integer 
	Parameter BLOCK_SIZE0 bound to: 6 - type: integer 
	Parameter IDLE bound to: 3'b000 
	Parameter READ bound to: 3'b001 
	Parameter SEPARATE bound to: 3'b010 
	Parameter SAD bound to: 3'b011 
	Parameter FINALIZE bound to: 3'b100 
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.srcs/sources_1/new/disparity.v:105]
INFO: [Synth 8-256] done synthesizing module 'disparity' (4#1) [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.srcs/sources_1/new/disparity.v:5]
INFO: [Synth 8-638] synthesizing module 'vga_controller_640_60' [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.srcs/sources_1/new/vga.vhd:88]
INFO: [Synth 8-256] done synthesizing module 'vga_controller_640_60' (5#1) [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.srcs/sources_1/new/vga.vhd:88]
INFO: [Synth 8-638] synthesizing module 'imgbuf' [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.srcs/sources_1/new/camctl.v:6]
	Parameter ready bound to: 2'b00 
	Parameter read bound to: 2'b01 
	Parameter done bound to: 2'b10 
	Parameter init bound to: 2'b11 
INFO: [Synth 8-638] synthesizing module 'blk_mem_640_480' [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.runs/synth_1/.Xil/Vivado-7628-Georges-T460p/realtime/blk_mem_640_480_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_640_480' (6#1) [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.runs/synth_1/.Xil/Vivado-7628-Georges-T460p/realtime/blk_mem_640_480_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'imgbuf' (7#1) [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.srcs/sources_1/new/camctl.v:6]
INFO: [Synth 8-638] synthesizing module 'blk_mem_resultant' [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.runs/synth_1/.Xil/Vivado-7628-Georges-T460p/realtime/blk_mem_resultant_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_resultant' (8#1) [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.runs/synth_1/.Xil/Vivado-7628-Georges-T460p/realtime/blk_mem_resultant_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'noip_top' (9#1) [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.srcs/sources_1/new/noip_top.v:3]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 336.445 ; gain = 129.703
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 336.445 ; gain = 129.703
---------------------------------------------------------------------------------
WARNING: [Project 1-560] Could not resolve non-primitive black box cell 'blk_mem_640_480' instantiated as 'camctl/left'. 2 instances of this cell are unresolved black boxes. [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.srcs/sources_1/new/camctl.v:68]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'blk_mem_resultant' instantiated as 'resultant' [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.srcs/sources_1/new/noip_top.v:139]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'clk_wiz_0' instantiated as 'clkgen' [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.srcs/sources_1/new/noip_top.v:25]
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.runs/synth_1/.Xil/Vivado-7628-Georges-T460p/dcp/clk_wiz_0_in_context.xdc] for cell 'clkgen'
Finished Parsing XDC File [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.runs/synth_1/.Xil/Vivado-7628-Georges-T460p/dcp/clk_wiz_0_in_context.xdc] for cell 'clkgen'
Parsing XDC File [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.runs/synth_1/.Xil/Vivado-7628-Georges-T460p/dcp_2/blk_mem_resultant_in_context.xdc] for cell 'resultant'
Finished Parsing XDC File [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.runs/synth_1/.Xil/Vivado-7628-Georges-T460p/dcp_2/blk_mem_resultant_in_context.xdc] for cell 'resultant'
Parsing XDC File [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.runs/synth_1/.Xil/Vivado-7628-Georges-T460p/dcp_3/blk_mem_640_480_in_context.xdc] for cell 'camctl/left'
Finished Parsing XDC File [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.runs/synth_1/.Xil/Vivado-7628-Georges-T460p/dcp_3/blk_mem_640_480_in_context.xdc] for cell 'camctl/left'
Parsing XDC File [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.runs/synth_1/.Xil/Vivado-7628-Georges-T460p/dcp_3/blk_mem_640_480_in_context.xdc] for cell 'camctl/right'
Finished Parsing XDC File [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.runs/synth_1/.Xil/Vivado-7628-Georges-T460p/dcp_3/blk_mem_640_480_in_context.xdc] for cell 'camctl/right'
Parsing XDC File [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.srcs/constrs_1/new/top.xdc]
Finished Parsing XDC File [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.srcs/constrs_1/new/top.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.srcs/constrs_1/new/top.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/noip_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/noip_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.012 . Memory (MB): peak = 658.246 ; gain = 0.000
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'resultant' at clock pin 'clka' is different from the actual clock period '10.000', this can result in different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'camctl/left' at clock pin 'clkb' is different from the actual clock period '10.000', this can result in different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'camctl/right' at clock pin 'clkb' is different from the actual clock period '10.000', this can result in different synthesis results.
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 658.246 ; gain = 451.504
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 658.246 ; gain = 451.504
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for sysclk. (constraint file  C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.runs/synth_1/.Xil/Vivado-7628-Georges-T460p/dcp/clk_wiz_0_in_context.xdc, line 6).
Applied set_property CLOCK_BUFFER_TYPE = NONE for sysclk. (constraint file  C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.runs/synth_1/.Xil/Vivado-7628-Georges-T460p/dcp/clk_wiz_0_in_context.xdc, line 7).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 658.246 ; gain = 451.504
---------------------------------------------------------------------------------
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.srcs/sources_1/new/disparity.v:166]
INFO: [Synth 8-5546] ROM "template_reg[0][0]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "template_reg[0][1]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "template_reg[0][2]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "template_reg[0][3]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "template_reg[0][4]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "template_reg[0][5]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "template_reg[0][6]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "temp_reg[0]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "temp_reg[1]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "temp_reg[2]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "temp_reg[3]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "temp_reg[4]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "temp_reg[5]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "temp_reg[6]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "SAD_vector_reg[0]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "SAD_vector_reg[1]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "SAD_vector_reg[2]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "SAD_vector_reg[3]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "SAD_vector_reg[4]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "SAD_vector_reg[5]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "SAD_vector_reg[6]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "SAD_vector_reg[7]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "SAD_vector_reg[8]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "SAD_vector_reg[9]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "SAD_vector_reg[10]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "SAD_vector_reg[11]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "SAD_vector_reg[12]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "SAD_vector_reg[13]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "SAD_vector_reg[14]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "SAD_vector_reg[15]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "SAD_vector_reg[16]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "SAD_vector_reg[17]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "SAD_vector_reg[18]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "SAD_vector_reg[19]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "cdcnt" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "scnt" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "maxd" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "maxd" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "trigger" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fifo_oe" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
WARNING: [Synth 8-327] inferring latch for variable 'maxd_reg' [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.srcs/sources_1/new/disparity.v:283]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:19 ; elapsed = 00:00:22 . Memory (MB): peak = 658.246 ; gain = 451.504
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   3 Input     32 Bit       Adders := 1     
	   2 Input     21 Bit       Adders := 1     
	   3 Input     17 Bit       Adders := 2     
	   2 Input     17 Bit       Adders := 1     
	   2 Input     16 Bit       Adders := 1     
	   2 Input     15 Bit       Adders := 2     
	   2 Input     11 Bit       Adders := 6     
	   2 Input     10 Bit       Adders := 12    
	   3 Input     10 Bit       Adders := 5     
	   3 Input      8 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               21 Bit    Registers := 1     
	               17 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	               15 Bit    Registers := 27    
	               11 Bit    Registers := 2     
	               10 Bit    Registers := 11    
	                8 Bit    Registers := 150   
	                6 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input     21 Bit        Muxes := 1     
	   4 Input     16 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 4     
	   6 Input     10 Bit        Muxes := 7     
	   2 Input     10 Bit        Muxes := 24    
	   4 Input     10 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 6     
	   6 Input      6 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 2     
	   3 Input      3 Bit        Muxes := 2     
	   3 Input      2 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 5     
	   6 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 138   
	   2 Input      1 Bit        Muxes := 218   
	   3 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 12    
	   5 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module noip_top 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
Module clk_divs 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     21 Bit       Adders := 1     
+---Registers : 
	               21 Bit    Registers := 1     
+---Muxes : 
	   2 Input     21 Bit        Muxes := 1     
Module debounce 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   3 Input      2 Bit        Muxes := 1     
Module disparity 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   3 Input     32 Bit       Adders := 1     
	   3 Input     17 Bit       Adders := 2     
	   2 Input     15 Bit       Adders := 2     
	   2 Input     11 Bit       Adders := 4     
	   2 Input     10 Bit       Adders := 11    
	   3 Input     10 Bit       Adders := 5     
	   3 Input      8 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               17 Bit    Registers := 2     
	               15 Bit    Registers := 27    
	               10 Bit    Registers := 9     
	                8 Bit    Registers := 150   
	                6 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     15 Bit        Muxes := 4     
	   6 Input     10 Bit        Muxes := 7     
	   2 Input     10 Bit        Muxes := 23    
	   2 Input      8 Bit        Muxes := 4     
	   6 Input      6 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 2     
	   3 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 5     
	   6 Input      2 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 138   
	   2 Input      1 Bit        Muxes := 204   
	   3 Input      1 Bit        Muxes := 1     
Module vga_controller_640_60 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 2     
+---Registers : 
	               11 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module imgbuf 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 1     
	   2 Input     16 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	               10 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   4 Input     16 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   4 Input     10 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 8     
	   4 Input      1 Bit        Muxes := 12    
	   5 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
Start Parallel Synthesis Optimization  : Time (s): cpu = 00:00:19 ; elapsed = 00:00:22 . Memory (MB): peak = 658.246 ; gain = 451.504
---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-4471] merging register 'rcnt_reg[9:0]' into 'rcnt_reg[9:0]' [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.srcs/sources_1/new/disparity.v:126]
INFO: [Synth 8-4471] merging register 'row_count_reg[9:0]' into 'row_count_reg[9:0]' [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.srcs/sources_1/new/disparity.v:108]
INFO: [Synth 8-4471] merging register 'col_count_reg[9:0]' into 'col_count_reg[9:0]' [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.srcs/sources_1/new/disparity.v:109]
INFO: [Synth 8-5546] ROM "temp_reg[0]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "temp_reg[1]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "temp_reg[2]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "temp_reg[3]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "temp_reg[4]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "temp_reg[5]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "temp_reg[6]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "template_reg[0][0]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "template_reg[0][1]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "template_reg[0][2]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "template_reg[0][3]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "template_reg[0][4]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "template_reg[0][5]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "template_reg[0][6]" won't be mapped to RAM because it is too sparse
DSP Report: Generating DSP laddr1, operation Mode is: (D+A2)*(B:0x180).
DSP Report: register rcnt_reg is absorbed into DSP laddr1.
DSP Report: operator laddr1 is absorbed into DSP laddr1.
DSP Report: operator laddr2 is absorbed into DSP laddr1.
DSP Report: Generating DSP result_addr_reg, operation Mode is: C'+A2*(B:0x180).
DSP Report: register row_count_reg is absorbed into DSP result_addr_reg.
DSP Report: register col_count_reg is absorbed into DSP result_addr_reg.
DSP Report: register result_addr_reg is absorbed into DSP result_addr_reg.
DSP Report: operator result_addr0 is absorbed into DSP result_addr_reg.
DSP Report: operator result_addr1 is absorbed into DSP result_addr_reg.
INFO: [Synth 8-4471] merging register 'camctl/pixel_reg[9:0]' into 'camctl/pixel_reg[9:0]' [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.srcs/sources_1/new/camctl.v:134]
DSP Report: Generating DSP camctl/lwrite1, operation Mode is: A*(B:0x180).
DSP Report: operator camctl/lwrite1 is absorbed into DSP camctl/lwrite1.
DSP Report: Generating DSP camctl/lwrite0, operation Mode is: PCIN+(A:0x0):B2+(C:0xffffffffff80).
DSP Report: register camctl/pixel_reg is absorbed into DSP camctl/lwrite0.
DSP Report: operator camctl/lwrite0 is absorbed into DSP camctl/lwrite0.
DSP Report: Generating DSP addrb0, operation Mode is: C'+A2*(B:0x180).
DSP Report: register vga/vcounter_reg is absorbed into DSP addrb0.
DSP Report: register vga/hcounter_reg is absorbed into DSP addrb0.
DSP Report: operator addrb0 is absorbed into DSP addrb0.
DSP Report: operator addrb1 is absorbed into DSP addrb0.
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:00:20 ; elapsed = 00:00:23 . Memory (MB): peak = 658.246 ; gain = 451.504
---------------------------------------------------------------------------------
Finished Parallel Reinference  : Time (s): cpu = 00:00:20 ; elapsed = 00:00:23 . Memory (MB): peak = 658.246 ; gain = 451.504

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping  Report (see note below)
+------------+------------------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping                        | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+------------------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|disparity   | (D+A2)*(B:0x180)                   | 10     | 9      | -      | 10     | 20     | 1    | 0    | -    | 0    | 0     | 0    | 0    | 
|disparity   | C'+A2*(B:0x180)                    | 10     | 9      | 10     | -      | 19     | 1    | 0    | 1    | -    | -     | 0    | 1    | 
|imgbuf      | A*(B:0x180)                        | 17     | 9      | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|noip_top    | PCIN+(A:0x0):B2+(C:0xffffffffff80) | 30     | 10     | 8      | -      | -1     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|noip_top    | C'+A2*(B:0x180)                    | 11     | 9      | 11     | -      | 19     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
+------------+------------------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3886] merging instance 'disp/index_reg[6]' (FDE) to 'disp/index_reg[7]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (disp/\index_reg[7] )
WARNING: [Synth 8-3332] Sequential element (index_reg[7]) is unused and will be removed from module disparity.
WARNING: [Synth 8-3332] Sequential element (index_reg[6]) is unused and will be removed from module disparity.
INFO: [Synth 8-3886] merging instance 'disp/rdcnt_reg[3]' (FDE) to 'disp/rdcnt_reg[9]'
INFO: [Synth 8-3886] merging instance 'disp/rdcnt_reg[9]' (FDE) to 'disp/rdcnt_reg[8]'
INFO: [Synth 8-3886] merging instance 'disp/rdcnt_reg[8]' (FDE) to 'disp/rdcnt_reg[7]'
INFO: [Synth 8-3886] merging instance 'disp/rdcnt_reg[6]' (FDE) to 'disp/rdcnt_reg[7]'
INFO: [Synth 8-3886] merging instance 'disp/rdcnt_reg[7]' (FDE) to 'disp/rdcnt_reg[5]'
INFO: [Synth 8-3886] merging instance 'disp/rdcnt_reg[4]' (FDE) to 'disp/rdcnt_reg[5]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (disp/\rdcnt_reg[5] )
INFO: [Synth 8-3886] merging instance 'disp/cdcnt_reg[9]' (FDE) to 'disp/cdcnt_reg[8]'
INFO: [Synth 8-3886] merging instance 'disp/cdcnt_reg[7]' (FDE) to 'disp/cdcnt_reg[8]'
INFO: [Synth 8-3886] merging instance 'disp/cdcnt_reg[8]' (FDE) to 'disp/cdcnt_reg[6]'
INFO: [Synth 8-3886] merging instance 'disp/cdcnt_reg[3]' (FDE) to 'disp/cdcnt_reg[6]'
INFO: [Synth 8-3886] merging instance 'disp/cdcnt_reg[5]' (FDE) to 'disp/cdcnt_reg[6]'
INFO: [Synth 8-3886] merging instance 'disp/cdcnt_reg[4]' (FDE) to 'disp/cdcnt_reg[6]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (disp/\cdcnt_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (disp/\col_count_reg[9] )
INFO: [Synth 8-3886] merging instance 'disp/ccnt_reg[9]' (FDE) to 'disp/ccnt_reg[8]'
INFO: [Synth 8-3886] merging instance 'disp/ccnt_reg[5]' (FDE) to 'disp/ccnt_reg[8]'
INFO: [Synth 8-3886] merging instance 'disp/ccnt_reg[8]' (FDE) to 'disp/ccnt_reg[7]'
INFO: [Synth 8-3886] merging instance 'disp/ccnt_reg[4]' (FDE) to 'disp/ccnt_reg[7]'
INFO: [Synth 8-3886] merging instance 'disp/ccnt_reg[7]' (FDE) to 'disp/ccnt_reg[6]'
INFO: [Synth 8-3886] merging instance 'disp/ccnt_reg[3]' (FDE) to 'disp/ccnt_reg[6]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (disp/\ccnt_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (disp/\maxd_reg[5] )
WARNING: [Synth 8-3332] Sequential element (maxd_reg[5]) is unused and will be removed from module disparity.
WARNING: [Synth 8-3332] Sequential element (cdcnt_reg[9]) is unused and will be removed from module disparity.
WARNING: [Synth 8-3332] Sequential element (cdcnt_reg[8]) is unused and will be removed from module disparity.
WARNING: [Synth 8-3332] Sequential element (cdcnt_reg[7]) is unused and will be removed from module disparity.
WARNING: [Synth 8-3332] Sequential element (cdcnt_reg[6]) is unused and will be removed from module disparity.
WARNING: [Synth 8-3332] Sequential element (cdcnt_reg[5]) is unused and will be removed from module disparity.
WARNING: [Synth 8-3332] Sequential element (cdcnt_reg[4]) is unused and will be removed from module disparity.
WARNING: [Synth 8-3332] Sequential element (cdcnt_reg[3]) is unused and will be removed from module disparity.
WARNING: [Synth 8-3332] Sequential element (ccnt_reg[9]) is unused and will be removed from module disparity.
WARNING: [Synth 8-3332] Sequential element (ccnt_reg[8]) is unused and will be removed from module disparity.
WARNING: [Synth 8-3332] Sequential element (ccnt_reg[7]) is unused and will be removed from module disparity.
WARNING: [Synth 8-3332] Sequential element (ccnt_reg[6]) is unused and will be removed from module disparity.
WARNING: [Synth 8-3332] Sequential element (ccnt_reg[5]) is unused and will be removed from module disparity.
WARNING: [Synth 8-3332] Sequential element (ccnt_reg[4]) is unused and will be removed from module disparity.
WARNING: [Synth 8-3332] Sequential element (ccnt_reg[3]) is unused and will be removed from module disparity.
WARNING: [Synth 8-3332] Sequential element (col_count_reg[9]) is unused and will be removed from module disparity.
WARNING: [Synth 8-3332] Sequential element (rdcnt_reg[9]) is unused and will be removed from module disparity.
WARNING: [Synth 8-3332] Sequential element (rdcnt_reg[8]) is unused and will be removed from module disparity.
WARNING: [Synth 8-3332] Sequential element (rdcnt_reg[7]) is unused and will be removed from module disparity.
WARNING: [Synth 8-3332] Sequential element (rdcnt_reg[6]) is unused and will be removed from module disparity.
WARNING: [Synth 8-3332] Sequential element (rdcnt_reg[5]) is unused and will be removed from module disparity.
WARNING: [Synth 8-3332] Sequential element (rdcnt_reg[4]) is unused and will be removed from module disparity.
WARNING: [Synth 8-3332] Sequential element (rdcnt_reg[3]) is unused and will be removed from module disparity.
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:00:46 ; elapsed = 00:00:49 . Memory (MB): peak = 658.246 ; gain = 451.504
---------------------------------------------------------------------------------
Finished Parallel Area Optimization  : Time (s): cpu = 00:00:46 ; elapsed = 00:00:49 . Memory (MB): peak = 658.246 ; gain = 451.504

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'clkgen/clk_100MHz' to pin 'clkgen/bbstub_clk_100MHz/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'clkgen/clk_24MHz' to pin 'clkgen/bbstub_clk_24MHz/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'clkgen/clk_25MHz' to pin 'clkgen/bbstub_clk_25MHz/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'clkgen/clk_5MHz' to pin 'clkgen/bbstub_clk_5MHz/O'
INFO: [Synth 8-5820] Moved 4 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:59 ; elapsed = 00:01:02 . Memory (MB): peak = 718.008 ; gain = 511.266
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:13 ; elapsed = 00:01:17 . Memory (MB): peak = 892.199 ; gain = 685.457
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:15 ; elapsed = 00:01:19 . Memory (MB): peak = 892.199 ; gain = 685.457
---------------------------------------------------------------------------------
Finished Parallel Technology Mapping Optimization  : Time (s): cpu = 00:01:15 ; elapsed = 00:01:19 . Memory (MB): peak = 892.199 ; gain = 685.457

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
Finished Parallel Synthesis Optimization  : Time (s): cpu = 00:01:15 ; elapsed = 00:01:19 . Memory (MB): peak = 892.199 ; gain = 685.457
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:16 ; elapsed = 00:01:20 . Memory (MB): peak = 892.199 ; gain = 685.457
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:16 ; elapsed = 00:01:20 . Memory (MB): peak = 892.199 ; gain = 685.457
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:16 ; elapsed = 00:01:20 . Memory (MB): peak = 892.199 ; gain = 685.457
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:16 ; elapsed = 00:01:20 . Memory (MB): peak = 892.199 ; gain = 685.457
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:16 ; elapsed = 00:01:20 . Memory (MB): peak = 892.199 ; gain = 685.457
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:16 ; elapsed = 00:01:20 . Memory (MB): peak = 892.199 ; gain = 685.457
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+------------------+----------+
|      |BlackBox name     |Instances |
+------+------------------+----------+
|1     |clk_wiz_0         |         1|
|2     |blk_mem_resultant |         1|
|3     |blk_mem_640_480   |         2|
+------+------------------+----------+

Report Cell Usage: 
+------+-------------------+------+
|      |Cell               |Count |
+------+-------------------+------+
|1     |blk_mem_640_480    |     1|
|2     |blk_mem_640_480__1 |     1|
|3     |blk_mem_resultant  |     1|
|4     |clk_wiz_0          |     1|
|5     |CARRY4             |    63|
|6     |DSP48E1            |     1|
|7     |DSP48E1_1          |     1|
|8     |DSP48E1_2          |     1|
|9     |DSP48E1_3          |     1|
|10    |DSP48E1_4          |     1|
|11    |LUT1               |    89|
|12    |LUT2               |   154|
|13    |LUT3               |   213|
|14    |LUT4               |   186|
|15    |LUT5               |   219|
|16    |LUT6               |   905|
|17    |MUXF7              |    64|
|18    |MUXF8              |    11|
|19    |FDRE               |  1794|
|20    |LDC                |     2|
|21    |LDP                |     3|
|22    |IBUF               |    19|
|23    |OBUF               |    22|
+------+-------------------+------+

Report Instance Areas: 
+------+---------+----------------------+------+
|      |Instance |Module                |Cells |
+------+---------+----------------------+------+
|1     |top      |                      |  3777|
|2     |  camctl |imgbuf                |   164|
|3     |  clks   |clk_divs              |    75|
|4     |  deb    |debounce              |     6|
|5     |  disp   |disparity             |  3383|
|6     |  vga    |vga_controller_640_60 |    81|
+------+---------+----------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:16 ; elapsed = 00:01:20 . Memory (MB): peak = 892.199 ; gain = 685.457
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 26 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:03 ; elapsed = 00:01:10 . Memory (MB): peak = 892.199 ; gain = 363.656
Synthesis Optimization Complete : Time (s): cpu = 00:01:16 ; elapsed = 00:01:20 . Memory (MB): peak = 892.199 ; gain = 685.457
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 92 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'noip_top' is not ideal for floorplanning, since the cellview 'disparity' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 5 instances were transformed.
  LDC => LDCE: 2 instances
  LDP => LDPE: 3 instances

INFO: [Common 17-83] Releasing license: Synthesis
120 Infos, 33 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:18 ; elapsed = 00:01:20 . Memory (MB): peak = 892.199 ; gain = 685.457
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.045 . Memory (MB): peak = 892.199 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Thu Dec 01 20:54:27 2016...

*** Running vivado
    with args -log noip_top.vds -m64 -mode batch -messageDb vivado.pb -notrace -source noip_top.tcl


****** Vivado v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source noip_top.tcl -notrace
Command: synth_design -top noip_top -part xc7z020clg484-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 10864 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 275.117 ; gain = 68.426
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'noip_top' [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.srcs/sources_1/new/noip_top.v:3]
INFO: [Synth 8-638] synthesizing module 'clk_wiz_0' [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.runs/synth_1/.Xil/Vivado-17752-Georges-T460p/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-256] done synthesizing module 'clk_wiz_0' (1#1) [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.runs/synth_1/.Xil/Vivado-17752-Georges-T460p/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-638] synthesizing module 'clk_divs' [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.srcs/sources_1/new/clkdivs.v:3]
INFO: [Synth 8-256] done synthesizing module 'clk_divs' (2#1) [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.srcs/sources_1/new/clkdivs.v:3]
INFO: [Synth 8-638] synthesizing module 'debounce' [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.srcs/sources_1/new/debounce.v:1]
INFO: [Synth 8-256] done synthesizing module 'debounce' (3#1) [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.srcs/sources_1/new/debounce.v:1]
INFO: [Synth 8-638] synthesizing module 'disparity' [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.srcs/sources_1/new/disparity.v:5]
	Parameter WIDTH bound to: 383 - type: integer 
	Parameter HEIGHT bound to: 287 - type: integer 
	Parameter SEARCH_RANGE bound to: 19 - type: integer 
	Parameter HALF_BLOCK bound to: 3 - type: integer 
	Parameter BLOCK_SIZE bound to: 7 - type: integer 
	Parameter BLOCK_SIZE0 bound to: 6 - type: integer 
	Parameter IDLE bound to: 3'b000 
	Parameter READ bound to: 3'b001 
	Parameter SEPARATE bound to: 3'b010 
	Parameter SAD bound to: 3'b011 
	Parameter FINALIZE bound to: 3'b100 
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.srcs/sources_1/new/disparity.v:104]
INFO: [Synth 8-256] done synthesizing module 'disparity' (4#1) [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.srcs/sources_1/new/disparity.v:5]
INFO: [Synth 8-638] synthesizing module 'vga_controller_640_60' [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.srcs/sources_1/new/vga.vhd:88]
INFO: [Synth 8-256] done synthesizing module 'vga_controller_640_60' (5#1) [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.srcs/sources_1/new/vga.vhd:88]
INFO: [Synth 8-638] synthesizing module 'imgbuf' [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.srcs/sources_1/new/camctl.v:6]
	Parameter ready bound to: 2'b00 
	Parameter read bound to: 2'b01 
	Parameter done bound to: 2'b10 
	Parameter init bound to: 2'b11 
INFO: [Synth 8-638] synthesizing module 'blk_mem_640_480' [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.runs/synth_1/.Xil/Vivado-17752-Georges-T460p/realtime/blk_mem_640_480_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_640_480' (6#1) [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.runs/synth_1/.Xil/Vivado-17752-Georges-T460p/realtime/blk_mem_640_480_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'imgbuf' (7#1) [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.srcs/sources_1/new/camctl.v:6]
INFO: [Synth 8-638] synthesizing module 'blk_mem_resultant' [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.runs/synth_1/.Xil/Vivado-17752-Georges-T460p/realtime/blk_mem_resultant_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_resultant' (8#1) [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.runs/synth_1/.Xil/Vivado-17752-Georges-T460p/realtime/blk_mem_resultant_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'noip_top' (9#1) [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.srcs/sources_1/new/noip_top.v:3]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 336.211 ; gain = 129.520
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 336.211 ; gain = 129.520
---------------------------------------------------------------------------------
WARNING: [Project 1-560] Could not resolve non-primitive black box cell 'blk_mem_640_480' instantiated as 'camctl/left'. 2 instances of this cell are unresolved black boxes. [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.srcs/sources_1/new/camctl.v:68]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'blk_mem_resultant' instantiated as 'resultant' [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.srcs/sources_1/new/noip_top.v:135]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'clk_wiz_0' instantiated as 'clkgen' [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.srcs/sources_1/new/noip_top.v:25]
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.runs/synth_1/.Xil/Vivado-17752-Georges-T460p/dcp/clk_wiz_0_in_context.xdc] for cell 'clkgen'
Finished Parsing XDC File [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.runs/synth_1/.Xil/Vivado-17752-Georges-T460p/dcp/clk_wiz_0_in_context.xdc] for cell 'clkgen'
Parsing XDC File [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.runs/synth_1/.Xil/Vivado-17752-Georges-T460p/dcp_2/blk_mem_resultant_in_context.xdc] for cell 'resultant'
Finished Parsing XDC File [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.runs/synth_1/.Xil/Vivado-17752-Georges-T460p/dcp_2/blk_mem_resultant_in_context.xdc] for cell 'resultant'
Parsing XDC File [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.runs/synth_1/.Xil/Vivado-17752-Georges-T460p/dcp_3/blk_mem_640_480_in_context.xdc] for cell 'camctl/left'
Finished Parsing XDC File [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.runs/synth_1/.Xil/Vivado-17752-Georges-T460p/dcp_3/blk_mem_640_480_in_context.xdc] for cell 'camctl/left'
Parsing XDC File [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.runs/synth_1/.Xil/Vivado-17752-Georges-T460p/dcp_3/blk_mem_640_480_in_context.xdc] for cell 'camctl/right'
Finished Parsing XDC File [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.runs/synth_1/.Xil/Vivado-17752-Georges-T460p/dcp_3/blk_mem_640_480_in_context.xdc] for cell 'camctl/right'
Parsing XDC File [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.srcs/constrs_1/new/top.xdc]
Finished Parsing XDC File [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.srcs/constrs_1/new/top.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.srcs/constrs_1/new/top.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/noip_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/noip_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 659.246 ; gain = 0.000
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'resultant' at clock pin 'clka' is different from the actual clock period '10.000', this can result in different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'camctl/left' at clock pin 'clkb' is different from the actual clock period '10.000', this can result in different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'camctl/right' at clock pin 'clkb' is different from the actual clock period '10.000', this can result in different synthesis results.
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 659.246 ; gain = 452.555
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 659.246 ; gain = 452.555
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for sysclk. (constraint file  C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.runs/synth_1/.Xil/Vivado-17752-Georges-T460p/dcp/clk_wiz_0_in_context.xdc, line 6).
Applied set_property CLOCK_BUFFER_TYPE = NONE for sysclk. (constraint file  C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.runs/synth_1/.Xil/Vivado-17752-Georges-T460p/dcp/clk_wiz_0_in_context.xdc, line 7).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 659.246 ; gain = 452.555
---------------------------------------------------------------------------------
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.srcs/sources_1/new/disparity.v:165]
INFO: [Synth 8-5546] ROM "template_reg[0][0]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "template_reg[0][1]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "template_reg[0][2]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "template_reg[0][3]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "template_reg[0][4]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "template_reg[0][5]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "template_reg[0][6]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "temp_reg[0]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "temp_reg[1]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "temp_reg[2]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "temp_reg[3]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "temp_reg[4]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "temp_reg[5]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "temp_reg[6]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "SAD_vector_reg[0]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "SAD_vector_reg[1]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "SAD_vector_reg[2]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "SAD_vector_reg[3]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "SAD_vector_reg[4]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "SAD_vector_reg[5]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "SAD_vector_reg[6]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "SAD_vector_reg[7]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "SAD_vector_reg[8]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "SAD_vector_reg[9]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "SAD_vector_reg[10]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "SAD_vector_reg[11]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "SAD_vector_reg[12]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "SAD_vector_reg[13]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "SAD_vector_reg[14]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "SAD_vector_reg[15]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "SAD_vector_reg[16]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "SAD_vector_reg[17]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "SAD_vector_reg[18]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "SAD_vector_reg[19]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "cdcnt" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "scnt" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "maxd" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "maxd" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "trigger" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fifo_oe" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
WARNING: [Synth 8-327] inferring latch for variable 'maxd_reg' [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.srcs/sources_1/new/disparity.v:277]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 659.246 ; gain = 452.555
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   3 Input     32 Bit       Adders := 1     
	   2 Input     21 Bit       Adders := 1     
	   3 Input     17 Bit       Adders := 2     
	   2 Input     17 Bit       Adders := 1     
	   2 Input     16 Bit       Adders := 1     
	   2 Input     15 Bit       Adders := 2     
	   2 Input     11 Bit       Adders := 6     
	   2 Input     10 Bit       Adders := 12    
	   3 Input     10 Bit       Adders := 5     
	   3 Input      8 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               21 Bit    Registers := 1     
	               17 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	               15 Bit    Registers := 27    
	               11 Bit    Registers := 2     
	               10 Bit    Registers := 11    
	                8 Bit    Registers := 150   
	                6 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input     21 Bit        Muxes := 1     
	   4 Input     16 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 4     
	   6 Input     10 Bit        Muxes := 7     
	   2 Input     10 Bit        Muxes := 24    
	   4 Input     10 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 5     
	   6 Input      6 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 2     
	   3 Input      3 Bit        Muxes := 2     
	   3 Input      2 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 5     
	   6 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 138   
	   2 Input      1 Bit        Muxes := 218   
	   3 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 12    
	   5 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module noip_top 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
Module clk_divs 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     21 Bit       Adders := 1     
+---Registers : 
	               21 Bit    Registers := 1     
+---Muxes : 
	   2 Input     21 Bit        Muxes := 1     
Module debounce 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   3 Input      2 Bit        Muxes := 1     
Module disparity 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   3 Input     32 Bit       Adders := 1     
	   3 Input     17 Bit       Adders := 2     
	   2 Input     15 Bit       Adders := 2     
	   2 Input     11 Bit       Adders := 4     
	   2 Input     10 Bit       Adders := 11    
	   3 Input     10 Bit       Adders := 5     
	   3 Input      8 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               17 Bit    Registers := 2     
	               15 Bit    Registers := 27    
	               10 Bit    Registers := 9     
	                8 Bit    Registers := 150   
	                6 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     15 Bit        Muxes := 4     
	   6 Input     10 Bit        Muxes := 7     
	   2 Input     10 Bit        Muxes := 23    
	   2 Input      8 Bit        Muxes := 3     
	   6 Input      6 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 2     
	   3 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 5     
	   6 Input      2 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 138   
	   2 Input      1 Bit        Muxes := 204   
	   3 Input      1 Bit        Muxes := 1     
Module vga_controller_640_60 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 2     
+---Registers : 
	               11 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module imgbuf 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 1     
	   2 Input     16 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	               10 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   4 Input     16 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   4 Input     10 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 8     
	   4 Input      1 Bit        Muxes := 12    
	   5 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
Start Parallel Synthesis Optimization  : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 659.246 ; gain = 452.555
---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-4471] merging register 'rcnt_reg[9:0]' into 'rcnt_reg[9:0]' [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.srcs/sources_1/new/disparity.v:125]
INFO: [Synth 8-4471] merging register 'row_count_reg[9:0]' into 'row_count_reg[9:0]' [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.srcs/sources_1/new/disparity.v:107]
INFO: [Synth 8-4471] merging register 'col_count_reg[9:0]' into 'col_count_reg[9:0]' [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.srcs/sources_1/new/disparity.v:108]
INFO: [Synth 8-5546] ROM "temp_reg[0]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "temp_reg[1]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "temp_reg[2]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "temp_reg[3]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "temp_reg[4]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "temp_reg[5]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "temp_reg[6]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "template_reg[0][0]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "template_reg[0][1]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "template_reg[0][2]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "template_reg[0][3]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "template_reg[0][4]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "template_reg[0][5]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "template_reg[0][6]" won't be mapped to RAM because it is too sparse
DSP Report: Generating DSP laddr1, operation Mode is: (D+A2)*(B:0x180).
DSP Report: register rcnt_reg is absorbed into DSP laddr1.
DSP Report: operator laddr1 is absorbed into DSP laddr1.
DSP Report: operator laddr2 is absorbed into DSP laddr1.
DSP Report: Generating DSP result_addr_reg, operation Mode is: C'+A2*(B:0x180).
DSP Report: register row_count_reg is absorbed into DSP result_addr_reg.
DSP Report: register col_count_reg is absorbed into DSP result_addr_reg.
DSP Report: register result_addr_reg is absorbed into DSP result_addr_reg.
DSP Report: operator result_addr0 is absorbed into DSP result_addr_reg.
DSP Report: operator result_addr1 is absorbed into DSP result_addr_reg.
INFO: [Synth 8-4471] merging register 'camctl/pixel_reg[9:0]' into 'camctl/pixel_reg[9:0]' [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.srcs/sources_1/new/camctl.v:134]
DSP Report: Generating DSP camctl/lwrite1, operation Mode is: A*(B:0x180).
DSP Report: operator camctl/lwrite1 is absorbed into DSP camctl/lwrite1.
DSP Report: Generating DSP camctl/lwrite0, operation Mode is: PCIN+(A:0x0):B2+(C:0xffffffffff80).
DSP Report: register camctl/pixel_reg is absorbed into DSP camctl/lwrite0.
DSP Report: operator camctl/lwrite0 is absorbed into DSP camctl/lwrite0.
DSP Report: Generating DSP addrb0, operation Mode is: C'+A2*(B:0x180).
DSP Report: register vga/vcounter_reg is absorbed into DSP addrb0.
DSP Report: register vga/hcounter_reg is absorbed into DSP addrb0.
DSP Report: operator addrb0 is absorbed into DSP addrb0.
DSP Report: operator addrb1 is absorbed into DSP addrb0.
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:00:19 ; elapsed = 00:00:22 . Memory (MB): peak = 659.246 ; gain = 452.555
---------------------------------------------------------------------------------
Finished Parallel Reinference  : Time (s): cpu = 00:00:19 ; elapsed = 00:00:22 . Memory (MB): peak = 659.246 ; gain = 452.555

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping  Report (see note below)
+------------+------------------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping                        | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+------------------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|disparity   | (D+A2)*(B:0x180)                   | 10     | 9      | -      | 10     | 20     | 1    | 0    | -    | 0    | 0     | 0    | 0    | 
|disparity   | C'+A2*(B:0x180)                    | 10     | 9      | 10     | -      | 19     | 1    | 0    | 1    | -    | -     | 0    | 1    | 
|imgbuf      | A*(B:0x180)                        | 17     | 9      | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|noip_top    | PCIN+(A:0x0):B2+(C:0xffffffffff80) | 30     | 10     | 8      | -      | -1     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|noip_top    | C'+A2*(B:0x180)                    | 11     | 9      | 11     | -      | 19     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
+------------+------------------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3886] merging instance 'disp/index_reg[6]' (FDE) to 'disp/index_reg[7]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (disp/\index_reg[7] )
INFO: [Synth 8-3886] merging instance 'disp/result_data_reg[6]' (FDE) to 'disp/result_data_reg[7]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (disp/\result_data_reg[7] )
WARNING: [Synth 8-3332] Sequential element (index_reg[7]) is unused and will be removed from module disparity.
WARNING: [Synth 8-3332] Sequential element (index_reg[6]) is unused and will be removed from module disparity.
WARNING: [Synth 8-3332] Sequential element (result_data_reg[7]) is unused and will be removed from module disparity.
WARNING: [Synth 8-3332] Sequential element (result_data_reg[6]) is unused and will be removed from module disparity.
INFO: [Synth 8-3886] merging instance 'disp/cdcnt_reg[4]' (FDE) to 'disp/cdcnt_reg[9]'
INFO: [Synth 8-3886] merging instance 'disp/cdcnt_reg[3]' (FDE) to 'disp/cdcnt_reg[9]'
INFO: [Synth 8-3886] merging instance 'disp/cdcnt_reg[5]' (FDE) to 'disp/cdcnt_reg[9]'
INFO: [Synth 8-3886] merging instance 'disp/cdcnt_reg[6]' (FDE) to 'disp/cdcnt_reg[9]'
INFO: [Synth 8-3886] merging instance 'disp/cdcnt_reg[9]' (FDE) to 'disp/cdcnt_reg[8]'
INFO: [Synth 8-3886] merging instance 'disp/cdcnt_reg[7]' (FDE) to 'disp/cdcnt_reg[8]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (disp/\cdcnt_reg[8] )
INFO: [Synth 8-3886] merging instance 'disp/rdcnt_reg[9]' (FDE) to 'disp/rdcnt_reg[8]'
INFO: [Synth 8-3886] merging instance 'disp/rdcnt_reg[8]' (FDE) to 'disp/rdcnt_reg[7]'
INFO: [Synth 8-3886] merging instance 'disp/rdcnt_reg[3]' (FDE) to 'disp/rdcnt_reg[7]'
INFO: [Synth 8-3886] merging instance 'disp/rdcnt_reg[6]' (FDE) to 'disp/rdcnt_reg[7]'
INFO: [Synth 8-3886] merging instance 'disp/rdcnt_reg[7]' (FDE) to 'disp/rdcnt_reg[5]'
INFO: [Synth 8-3886] merging instance 'disp/rdcnt_reg[4]' (FDE) to 'disp/rdcnt_reg[5]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (disp/\rdcnt_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (disp/\col_count_reg[9] )
INFO: [Synth 8-3886] merging instance 'disp/ccnt_reg[9]' (FDE) to 'disp/ccnt_reg[8]'
INFO: [Synth 8-3886] merging instance 'disp/ccnt_reg[5]' (FDE) to 'disp/ccnt_reg[8]'
INFO: [Synth 8-3886] merging instance 'disp/ccnt_reg[8]' (FDE) to 'disp/ccnt_reg[7]'
INFO: [Synth 8-3886] merging instance 'disp/ccnt_reg[4]' (FDE) to 'disp/ccnt_reg[7]'
INFO: [Synth 8-3886] merging instance 'disp/ccnt_reg[7]' (FDE) to 'disp/ccnt_reg[6]'
INFO: [Synth 8-3886] merging instance 'disp/ccnt_reg[3]' (FDE) to 'disp/ccnt_reg[6]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (disp/\ccnt_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (disp/\maxd_reg[5] )
WARNING: [Synth 8-3332] Sequential element (maxd_reg[5]) is unused and will be removed from module disparity.
WARNING: [Synth 8-3332] Sequential element (cdcnt_reg[9]) is unused and will be removed from module disparity.
WARNING: [Synth 8-3332] Sequential element (cdcnt_reg[8]) is unused and will be removed from module disparity.
WARNING: [Synth 8-3332] Sequential element (cdcnt_reg[7]) is unused and will be removed from module disparity.
WARNING: [Synth 8-3332] Sequential element (cdcnt_reg[6]) is unused and will be removed from module disparity.
WARNING: [Synth 8-3332] Sequential element (cdcnt_reg[5]) is unused and will be removed from module disparity.
WARNING: [Synth 8-3332] Sequential element (cdcnt_reg[4]) is unused and will be removed from module disparity.
WARNING: [Synth 8-3332] Sequential element (cdcnt_reg[3]) is unused and will be removed from module disparity.
WARNING: [Synth 8-3332] Sequential element (ccnt_reg[9]) is unused and will be removed from module disparity.
WARNING: [Synth 8-3332] Sequential element (ccnt_reg[8]) is unused and will be removed from module disparity.
WARNING: [Synth 8-3332] Sequential element (ccnt_reg[7]) is unused and will be removed from module disparity.
WARNING: [Synth 8-3332] Sequential element (ccnt_reg[6]) is unused and will be removed from module disparity.
WARNING: [Synth 8-3332] Sequential element (ccnt_reg[5]) is unused and will be removed from module disparity.
WARNING: [Synth 8-3332] Sequential element (ccnt_reg[4]) is unused and will be removed from module disparity.
WARNING: [Synth 8-3332] Sequential element (ccnt_reg[3]) is unused and will be removed from module disparity.
WARNING: [Synth 8-3332] Sequential element (col_count_reg[9]) is unused and will be removed from module disparity.
WARNING: [Synth 8-3332] Sequential element (rdcnt_reg[9]) is unused and will be removed from module disparity.
WARNING: [Synth 8-3332] Sequential element (rdcnt_reg[8]) is unused and will be removed from module disparity.
WARNING: [Synth 8-3332] Sequential element (rdcnt_reg[7]) is unused and will be removed from module disparity.
WARNING: [Synth 8-3332] Sequential element (rdcnt_reg[6]) is unused and will be removed from module disparity.
WARNING: [Synth 8-3332] Sequential element (rdcnt_reg[5]) is unused and will be removed from module disparity.
WARNING: [Synth 8-3332] Sequential element (rdcnt_reg[4]) is unused and will be removed from module disparity.
WARNING: [Synth 8-3332] Sequential element (rdcnt_reg[3]) is unused and will be removed from module disparity.
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:00:45 ; elapsed = 00:00:48 . Memory (MB): peak = 659.246 ; gain = 452.555
---------------------------------------------------------------------------------
Finished Parallel Area Optimization  : Time (s): cpu = 00:00:45 ; elapsed = 00:00:48 . Memory (MB): peak = 659.246 ; gain = 452.555

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'clkgen/clk_100MHz' to pin 'clkgen/bbstub_clk_100MHz/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'clkgen/clk_24MHz' to pin 'clkgen/bbstub_clk_24MHz/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'clkgen/clk_25MHz' to pin 'clkgen/bbstub_clk_25MHz/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'clkgen/clk_5MHz' to pin 'clkgen/bbstub_clk_5MHz/O'
INFO: [Synth 8-5820] Moved 4 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:59 ; elapsed = 00:01:02 . Memory (MB): peak = 715.176 ; gain = 508.484
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:13 ; elapsed = 00:01:16 . Memory (MB): peak = 887.172 ; gain = 680.480
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:14 ; elapsed = 00:01:18 . Memory (MB): peak = 887.172 ; gain = 680.480
---------------------------------------------------------------------------------
Finished Parallel Technology Mapping Optimization  : Time (s): cpu = 00:01:14 ; elapsed = 00:01:18 . Memory (MB): peak = 887.172 ; gain = 680.480

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
Finished Parallel Synthesis Optimization  : Time (s): cpu = 00:01:14 ; elapsed = 00:01:18 . Memory (MB): peak = 887.172 ; gain = 680.480
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:15 ; elapsed = 00:01:19 . Memory (MB): peak = 887.172 ; gain = 680.480
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:15 ; elapsed = 00:01:19 . Memory (MB): peak = 887.172 ; gain = 680.480
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:16 ; elapsed = 00:01:19 . Memory (MB): peak = 887.172 ; gain = 680.480
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:16 ; elapsed = 00:01:19 . Memory (MB): peak = 887.172 ; gain = 680.480
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:16 ; elapsed = 00:01:19 . Memory (MB): peak = 887.172 ; gain = 680.480
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:16 ; elapsed = 00:01:19 . Memory (MB): peak = 887.172 ; gain = 680.480
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+------------------+----------+
|      |BlackBox name     |Instances |
+------+------------------+----------+
|1     |clk_wiz_0         |         1|
|2     |blk_mem_resultant |         1|
|3     |blk_mem_640_480   |         2|
+------+------------------+----------+

Report Cell Usage: 
+------+-------------------+------+
|      |Cell               |Count |
+------+-------------------+------+
|1     |blk_mem_640_480    |     1|
|2     |blk_mem_640_480__1 |     1|
|3     |blk_mem_resultant  |     1|
|4     |clk_wiz_0          |     1|
|5     |CARRY4             |    62|
|6     |DSP48E1            |     1|
|7     |DSP48E1_1          |     1|
|8     |DSP48E1_2          |     1|
|9     |DSP48E1_3          |     1|
|10    |DSP48E1_4          |     1|
|11    |LUT1               |    88|
|12    |LUT2               |   155|
|13    |LUT3               |   201|
|14    |LUT4               |   186|
|15    |LUT5               |   207|
|16    |LUT6               |   856|
|17    |MUXF7              |    57|
|18    |MUXF8              |    14|
|19    |FDRE               |  1791|
|20    |LDC                |     2|
|21    |LDP                |     3|
|22    |IBUF               |    11|
|23    |OBUF               |    22|
+------+-------------------+------+

Report Instance Areas: 
+------+---------+----------------------+------+
|      |Instance |Module                |Cells |
+------+---------+----------------------+------+
|1     |top      |                      |  3688|
|2     |  camctl |imgbuf                |   164|
|3     |  clks   |clk_divs              |    75|
|4     |  deb    |debounce              |     6|
|5     |  disp   |disparity             |  3306|
|6     |  vga    |vga_controller_640_60 |    77|
+------+---------+----------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:16 ; elapsed = 00:01:19 . Memory (MB): peak = 887.172 ; gain = 680.480
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 28 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:03 ; elapsed = 00:01:10 . Memory (MB): peak = 887.172 ; gain = 357.445
Synthesis Optimization Complete : Time (s): cpu = 00:01:16 ; elapsed = 00:01:19 . Memory (MB): peak = 887.172 ; gain = 680.480
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 83 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'noip_top' is not ideal for floorplanning, since the cellview 'disparity' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 5 instances were transformed.
  LDC => LDCE: 2 instances
  LDP => LDPE: 3 instances

INFO: [Common 17-83] Releasing license: Synthesis
122 Infos, 35 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:18 ; elapsed = 00:01:20 . Memory (MB): peak = 887.172 ; gain = 680.480
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.034 . Memory (MB): peak = 887.172 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Thu Dec 01 21:05:26 2016...

*** Running vivado
    with args -log noip_top.vds -m64 -mode batch -messageDb vivado.pb -notrace -source noip_top.tcl


****** Vivado v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source noip_top.tcl -notrace
Command: synth_design -top noip_top -part xc7z020clg484-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 14652 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 274.090 ; gain = 67.680
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'noip_top' [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.srcs/sources_1/new/noip_top.v:3]
INFO: [Synth 8-638] synthesizing module 'clk_wiz_0' [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.runs/synth_1/.Xil/Vivado-10232-Georges-T460p/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-256] done synthesizing module 'clk_wiz_0' (1#1) [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.runs/synth_1/.Xil/Vivado-10232-Georges-T460p/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-638] synthesizing module 'clk_divs' [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.srcs/sources_1/new/clkdivs.v:3]
INFO: [Synth 8-256] done synthesizing module 'clk_divs' (2#1) [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.srcs/sources_1/new/clkdivs.v:3]
INFO: [Synth 8-638] synthesizing module 'disparity' [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.srcs/sources_1/new/disparity.v:5]
	Parameter WIDTH bound to: 383 - type: integer 
	Parameter HEIGHT bound to: 287 - type: integer 
	Parameter SEARCH_RANGE bound to: 19 - type: integer 
	Parameter HALF_BLOCK bound to: 3 - type: integer 
	Parameter BLOCK_SIZE bound to: 7 - type: integer 
	Parameter BLOCK_SIZE0 bound to: 6 - type: integer 
	Parameter IDLE bound to: 3'b000 
	Parameter READ bound to: 3'b001 
	Parameter SEPARATE bound to: 3'b010 
	Parameter SAD bound to: 3'b011 
	Parameter FINALIZE bound to: 3'b100 
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.srcs/sources_1/new/disparity.v:104]
INFO: [Synth 8-256] done synthesizing module 'disparity' (3#1) [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.srcs/sources_1/new/disparity.v:5]
INFO: [Synth 8-638] synthesizing module 'vga_controller_640_60' [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.srcs/sources_1/new/vga.vhd:88]
INFO: [Synth 8-256] done synthesizing module 'vga_controller_640_60' (4#1) [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.srcs/sources_1/new/vga.vhd:88]
INFO: [Synth 8-638] synthesizing module 'imgbuf' [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.srcs/sources_1/new/camctl.v:6]
	Parameter ready bound to: 2'b00 
	Parameter read bound to: 2'b01 
	Parameter done bound to: 2'b10 
	Parameter init bound to: 2'b11 
INFO: [Synth 8-638] synthesizing module 'blk_mem_640_480' [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.runs/synth_1/.Xil/Vivado-10232-Georges-T460p/realtime/blk_mem_640_480_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_640_480' (5#1) [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.runs/synth_1/.Xil/Vivado-10232-Georges-T460p/realtime/blk_mem_640_480_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'imgbuf' (6#1) [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.srcs/sources_1/new/camctl.v:6]
INFO: [Synth 8-638] synthesizing module 'blk_mem_resultant' [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.runs/synth_1/.Xil/Vivado-10232-Georges-T460p/realtime/blk_mem_resultant_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_resultant' (7#1) [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.runs/synth_1/.Xil/Vivado-10232-Georges-T460p/realtime/blk_mem_resultant_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'noip_top' (8#1) [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.srcs/sources_1/new/noip_top.v:3]
WARNING: [Synth 8-3331] design noip_top has unconnected port trigger
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 335.094 ; gain = 128.684
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 335.094 ; gain = 128.684
---------------------------------------------------------------------------------
WARNING: [Project 1-560] Could not resolve non-primitive black box cell 'blk_mem_640_480' instantiated as 'camctl/left'. 2 instances of this cell are unresolved black boxes. [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.srcs/sources_1/new/camctl.v:68]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'blk_mem_resultant' instantiated as 'resultant' [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.srcs/sources_1/new/noip_top.v:144]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'clk_wiz_0' instantiated as 'clkgen' [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.srcs/sources_1/new/noip_top.v:24]
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.runs/synth_1/.Xil/Vivado-10232-Georges-T460p/dcp/clk_wiz_0_in_context.xdc] for cell 'clkgen'
Finished Parsing XDC File [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.runs/synth_1/.Xil/Vivado-10232-Georges-T460p/dcp/clk_wiz_0_in_context.xdc] for cell 'clkgen'
Parsing XDC File [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.runs/synth_1/.Xil/Vivado-10232-Georges-T460p/dcp_2/blk_mem_resultant_in_context.xdc] for cell 'resultant'
Finished Parsing XDC File [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.runs/synth_1/.Xil/Vivado-10232-Georges-T460p/dcp_2/blk_mem_resultant_in_context.xdc] for cell 'resultant'
Parsing XDC File [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.runs/synth_1/.Xil/Vivado-10232-Georges-T460p/dcp_3/blk_mem_640_480_in_context.xdc] for cell 'camctl/left'
Finished Parsing XDC File [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.runs/synth_1/.Xil/Vivado-10232-Georges-T460p/dcp_3/blk_mem_640_480_in_context.xdc] for cell 'camctl/left'
Parsing XDC File [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.runs/synth_1/.Xil/Vivado-10232-Georges-T460p/dcp_3/blk_mem_640_480_in_context.xdc] for cell 'camctl/right'
Finished Parsing XDC File [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.runs/synth_1/.Xil/Vivado-10232-Georges-T460p/dcp_3/blk_mem_640_480_in_context.xdc] for cell 'camctl/right'
Parsing XDC File [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.srcs/constrs_1/new/top.xdc]
Finished Parsing XDC File [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.srcs/constrs_1/new/top.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.srcs/constrs_1/new/top.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/noip_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/noip_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 658.059 ; gain = 0.000
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'resultant' at clock pin 'clka' is different from the actual clock period '10.000', this can result in different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'camctl/left' at clock pin 'clkb' is different from the actual clock period '10.000', this can result in different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'camctl/right' at clock pin 'clkb' is different from the actual clock period '10.000', this can result in different synthesis results.
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 658.059 ; gain = 451.648
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 658.059 ; gain = 451.648
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for sysclk. (constraint file  C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.runs/synth_1/.Xil/Vivado-10232-Georges-T460p/dcp/clk_wiz_0_in_context.xdc, line 6).
Applied set_property CLOCK_BUFFER_TYPE = NONE for sysclk. (constraint file  C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.runs/synth_1/.Xil/Vivado-10232-Georges-T460p/dcp/clk_wiz_0_in_context.xdc, line 7).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 658.059 ; gain = 451.648
---------------------------------------------------------------------------------
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.srcs/sources_1/new/disparity.v:165]
INFO: [Synth 8-5546] ROM "template_reg[0][0]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "template_reg[0][1]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "template_reg[0][2]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "template_reg[0][3]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "template_reg[0][4]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "template_reg[0][5]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "template_reg[0][6]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "temp_reg[0]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "temp_reg[1]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "temp_reg[2]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "temp_reg[3]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "temp_reg[4]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "temp_reg[5]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "temp_reg[6]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "SAD_vector_reg[0]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "SAD_vector_reg[1]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "SAD_vector_reg[2]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "SAD_vector_reg[3]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "SAD_vector_reg[4]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "SAD_vector_reg[5]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "SAD_vector_reg[6]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "SAD_vector_reg[7]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "SAD_vector_reg[8]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "SAD_vector_reg[9]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "SAD_vector_reg[10]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "SAD_vector_reg[11]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "SAD_vector_reg[12]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "SAD_vector_reg[13]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "SAD_vector_reg[14]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "SAD_vector_reg[15]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "SAD_vector_reg[16]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "SAD_vector_reg[17]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "SAD_vector_reg[18]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "SAD_vector_reg[19]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "cdcnt" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "scnt" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "maxd" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "maxd" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "trigger" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fifo_oe" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
WARNING: [Synth 8-327] inferring latch for variable 'maxd_reg' [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.srcs/sources_1/new/disparity.v:277]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 658.059 ; gain = 451.648
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   3 Input     32 Bit       Adders := 1     
	   2 Input     21 Bit       Adders := 1     
	   3 Input     17 Bit       Adders := 2     
	   2 Input     17 Bit       Adders := 1     
	   2 Input     16 Bit       Adders := 1     
	   2 Input     15 Bit       Adders := 2     
	   2 Input     11 Bit       Adders := 6     
	   2 Input     10 Bit       Adders := 12    
	   3 Input     10 Bit       Adders := 5     
	   3 Input      8 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               21 Bit    Registers := 1     
	               17 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	               15 Bit    Registers := 27    
	               11 Bit    Registers := 2     
	               10 Bit    Registers := 11    
	                8 Bit    Registers := 150   
	                6 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 13    
+---Muxes : 
	   2 Input     21 Bit        Muxes := 1     
	   4 Input     16 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 4     
	   6 Input     10 Bit        Muxes := 7     
	   2 Input     10 Bit        Muxes := 24    
	   4 Input     10 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 5     
	   6 Input      6 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 2     
	   3 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 5     
	   6 Input      2 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 138   
	   2 Input      1 Bit        Muxes := 218   
	   3 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 12    
	   5 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module noip_top 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
Module clk_divs 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     21 Bit       Adders := 1     
+---Registers : 
	               21 Bit    Registers := 1     
+---Muxes : 
	   2 Input     21 Bit        Muxes := 1     
Module disparity 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   3 Input     32 Bit       Adders := 1     
	   3 Input     17 Bit       Adders := 2     
	   2 Input     15 Bit       Adders := 2     
	   2 Input     11 Bit       Adders := 4     
	   2 Input     10 Bit       Adders := 11    
	   3 Input     10 Bit       Adders := 5     
	   3 Input      8 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               17 Bit    Registers := 2     
	               15 Bit    Registers := 27    
	               10 Bit    Registers := 9     
	                8 Bit    Registers := 150   
	                6 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     15 Bit        Muxes := 4     
	   6 Input     10 Bit        Muxes := 7     
	   2 Input     10 Bit        Muxes := 23    
	   2 Input      8 Bit        Muxes := 3     
	   6 Input      6 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 2     
	   3 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 5     
	   6 Input      2 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 138   
	   2 Input      1 Bit        Muxes := 204   
	   3 Input      1 Bit        Muxes := 1     
Module vga_controller_640_60 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 2     
+---Registers : 
	               11 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module imgbuf 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 1     
	   2 Input     16 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	               10 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   4 Input     16 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   4 Input     10 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 8     
	   4 Input      1 Bit        Muxes := 12    
	   5 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
Start Parallel Synthesis Optimization  : Time (s): cpu = 00:00:17 ; elapsed = 00:00:20 . Memory (MB): peak = 658.059 ; gain = 451.648
---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-4471] merging register 'rcnt_reg[9:0]' into 'rcnt_reg[9:0]' [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.srcs/sources_1/new/disparity.v:125]
INFO: [Synth 8-4471] merging register 'row_count_reg[9:0]' into 'row_count_reg[9:0]' [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.srcs/sources_1/new/disparity.v:107]
INFO: [Synth 8-4471] merging register 'col_count_reg[9:0]' into 'col_count_reg[9:0]' [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.srcs/sources_1/new/disparity.v:108]
INFO: [Synth 8-5546] ROM "temp_reg[0]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "temp_reg[1]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "temp_reg[2]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "temp_reg[3]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "temp_reg[4]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "temp_reg[5]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "temp_reg[6]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "template_reg[0][0]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "template_reg[0][1]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "template_reg[0][2]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "template_reg[0][3]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "template_reg[0][4]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "template_reg[0][5]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "template_reg[0][6]" won't be mapped to RAM because it is too sparse
DSP Report: Generating DSP laddr1, operation Mode is: (D+A2)*(B:0x180).
DSP Report: register rcnt_reg is absorbed into DSP laddr1.
DSP Report: operator laddr1 is absorbed into DSP laddr1.
DSP Report: operator laddr2 is absorbed into DSP laddr1.
DSP Report: Generating DSP result_addr_reg, operation Mode is: C'+A2*(B:0x180).
DSP Report: register row_count_reg is absorbed into DSP result_addr_reg.
DSP Report: register col_count_reg is absorbed into DSP result_addr_reg.
DSP Report: register result_addr_reg is absorbed into DSP result_addr_reg.
DSP Report: operator result_addr0 is absorbed into DSP result_addr_reg.
DSP Report: operator result_addr1 is absorbed into DSP result_addr_reg.
INFO: [Synth 8-4471] merging register 'camctl/pixel_reg[9:0]' into 'camctl/pixel_reg[9:0]' [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.srcs/sources_1/new/camctl.v:134]
DSP Report: Generating DSP camctl/lwrite1, operation Mode is: A*(B:0x180).
DSP Report: operator camctl/lwrite1 is absorbed into DSP camctl/lwrite1.
DSP Report: Generating DSP camctl/lwrite0, operation Mode is: PCIN+(A:0x0):B2+(C:0xffffffffff80).
DSP Report: register camctl/pixel_reg is absorbed into DSP camctl/lwrite0.
DSP Report: operator camctl/lwrite0 is absorbed into DSP camctl/lwrite0.
DSP Report: Generating DSP addrb0, operation Mode is: C'+A2*(B:0x180).
DSP Report: register vga/vcounter_reg is absorbed into DSP addrb0.
DSP Report: register vga/hcounter_reg is absorbed into DSP addrb0.
DSP Report: operator addrb0 is absorbed into DSP addrb0.
DSP Report: operator addrb1 is absorbed into DSP addrb0.
WARNING: [Synth 8-3331] design noip_top has unconnected port trigger
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:00:18 ; elapsed = 00:00:21 . Memory (MB): peak = 658.059 ; gain = 451.648
---------------------------------------------------------------------------------
Finished Parallel Reinference  : Time (s): cpu = 00:00:18 ; elapsed = 00:00:21 . Memory (MB): peak = 658.059 ; gain = 451.648

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping  Report (see note below)
+------------+------------------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping                        | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+------------------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|disparity   | (D+A2)*(B:0x180)                   | 10     | 9      | -      | 10     | 20     | 1    | 0    | -    | 0    | 0     | 0    | 0    | 
|disparity   | C'+A2*(B:0x180)                    | 10     | 9      | 10     | -      | 19     | 1    | 0    | 1    | -    | -     | 0    | 1    | 
|imgbuf      | A*(B:0x180)                        | 17     | 9      | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|noip_top    | PCIN+(A:0x0):B2+(C:0xffffffffff80) | 30     | 10     | 8      | -      | -1     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|noip_top    | C'+A2*(B:0x180)                    | 11     | 9      | 11     | -      | 19     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
+------------+------------------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3886] merging instance 'disp/index_reg[6]' (FDE) to 'disp/index_reg[7]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (disp/\index_reg[7] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (trig_en_reg)
INFO: [Synth 8-3886] merging instance 'disp/result_data_reg[6]' (FDE) to 'disp/result_data_reg[7]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (disp/\result_data_reg[7] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (trig_db_reg)
WARNING: [Synth 8-3332] Sequential element (index_reg[7]) is unused and will be removed from module disparity.
WARNING: [Synth 8-3332] Sequential element (index_reg[6]) is unused and will be removed from module disparity.
WARNING: [Synth 8-3332] Sequential element (result_data_reg[7]) is unused and will be removed from module disparity.
WARNING: [Synth 8-3332] Sequential element (result_data_reg[6]) is unused and will be removed from module disparity.
WARNING: [Synth 8-3332] Sequential element (camctl/buffer_ready_reg) is unused and will be removed from module noip_top.
WARNING: [Synth 8-3332] Sequential element (trig_en_reg) is unused and will be removed from module noip_top.
WARNING: [Synth 8-3332] Sequential element (trig_db_reg) is unused and will be removed from module noip_top.
INFO: [Synth 8-3886] merging instance 'disp/rdcnt_reg[6]' (FDE) to 'disp/rdcnt_reg[9]'
INFO: [Synth 8-3886] merging instance 'disp/rdcnt_reg[7]' (FDE) to 'disp/rdcnt_reg[9]'
INFO: [Synth 8-3886] merging instance 'disp/rdcnt_reg[4]' (FDE) to 'disp/rdcnt_reg[9]'
INFO: [Synth 8-3886] merging instance 'disp/rdcnt_reg[5]' (FDE) to 'disp/rdcnt_reg[9]'
INFO: [Synth 8-3886] merging instance 'disp/rdcnt_reg[9]' (FDE) to 'disp/rdcnt_reg[8]'
INFO: [Synth 8-3886] merging instance 'disp/rdcnt_reg[8]' (FDE) to 'disp/rdcnt_reg[3]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (disp/\rdcnt_reg[3] )
INFO: [Synth 8-3886] merging instance 'disp/cdcnt_reg[3]' (FDE) to 'disp/cdcnt_reg[9]'
INFO: [Synth 8-3886] merging instance 'disp/cdcnt_reg[5]' (FDE) to 'disp/cdcnt_reg[9]'
INFO: [Synth 8-3886] merging instance 'disp/cdcnt_reg[4]' (FDE) to 'disp/cdcnt_reg[9]'
INFO: [Synth 8-3886] merging instance 'disp/cdcnt_reg[6]' (FDE) to 'disp/cdcnt_reg[9]'
INFO: [Synth 8-3886] merging instance 'disp/cdcnt_reg[9]' (FDE) to 'disp/cdcnt_reg[8]'
INFO: [Synth 8-3886] merging instance 'disp/cdcnt_reg[7]' (FDE) to 'disp/cdcnt_reg[8]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (disp/\cdcnt_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (disp/\col_count_reg[9] )
INFO: [Synth 8-3886] merging instance 'disp/ccnt_reg[9]' (FDE) to 'disp/ccnt_reg[8]'
INFO: [Synth 8-3886] merging instance 'disp/ccnt_reg[5]' (FDE) to 'disp/ccnt_reg[8]'
INFO: [Synth 8-3886] merging instance 'disp/ccnt_reg[8]' (FDE) to 'disp/ccnt_reg[7]'
INFO: [Synth 8-3886] merging instance 'disp/ccnt_reg[4]' (FDE) to 'disp/ccnt_reg[7]'
INFO: [Synth 8-3886] merging instance 'disp/ccnt_reg[7]' (FDE) to 'disp/ccnt_reg[6]'
INFO: [Synth 8-3886] merging instance 'disp/ccnt_reg[3]' (FDE) to 'disp/ccnt_reg[6]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (disp/\ccnt_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (disp/\maxd_reg[5] )
WARNING: [Synth 8-3332] Sequential element (maxd_reg[5]) is unused and will be removed from module disparity.
WARNING: [Synth 8-3332] Sequential element (cdcnt_reg[9]) is unused and will be removed from module disparity.
WARNING: [Synth 8-3332] Sequential element (cdcnt_reg[8]) is unused and will be removed from module disparity.
WARNING: [Synth 8-3332] Sequential element (cdcnt_reg[7]) is unused and will be removed from module disparity.
WARNING: [Synth 8-3332] Sequential element (cdcnt_reg[6]) is unused and will be removed from module disparity.
WARNING: [Synth 8-3332] Sequential element (cdcnt_reg[5]) is unused and will be removed from module disparity.
WARNING: [Synth 8-3332] Sequential element (cdcnt_reg[4]) is unused and will be removed from module disparity.
WARNING: [Synth 8-3332] Sequential element (cdcnt_reg[3]) is unused and will be removed from module disparity.
WARNING: [Synth 8-3332] Sequential element (ccnt_reg[9]) is unused and will be removed from module disparity.
WARNING: [Synth 8-3332] Sequential element (ccnt_reg[8]) is unused and will be removed from module disparity.
WARNING: [Synth 8-3332] Sequential element (ccnt_reg[7]) is unused and will be removed from module disparity.
WARNING: [Synth 8-3332] Sequential element (ccnt_reg[6]) is unused and will be removed from module disparity.
WARNING: [Synth 8-3332] Sequential element (ccnt_reg[5]) is unused and will be removed from module disparity.
WARNING: [Synth 8-3332] Sequential element (ccnt_reg[4]) is unused and will be removed from module disparity.
WARNING: [Synth 8-3332] Sequential element (ccnt_reg[3]) is unused and will be removed from module disparity.
WARNING: [Synth 8-3332] Sequential element (col_count_reg[9]) is unused and will be removed from module disparity.
WARNING: [Synth 8-3332] Sequential element (rdcnt_reg[9]) is unused and will be removed from module disparity.
WARNING: [Synth 8-3332] Sequential element (rdcnt_reg[8]) is unused and will be removed from module disparity.
WARNING: [Synth 8-3332] Sequential element (rdcnt_reg[7]) is unused and will be removed from module disparity.
WARNING: [Synth 8-3332] Sequential element (rdcnt_reg[6]) is unused and will be removed from module disparity.
WARNING: [Synth 8-3332] Sequential element (rdcnt_reg[5]) is unused and will be removed from module disparity.
WARNING: [Synth 8-3332] Sequential element (rdcnt_reg[4]) is unused and will be removed from module disparity.
WARNING: [Synth 8-3332] Sequential element (rdcnt_reg[3]) is unused and will be removed from module disparity.
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:00:43 ; elapsed = 00:00:46 . Memory (MB): peak = 658.059 ; gain = 451.648
---------------------------------------------------------------------------------
Finished Parallel Area Optimization  : Time (s): cpu = 00:00:43 ; elapsed = 00:00:46 . Memory (MB): peak = 658.059 ; gain = 451.648

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'clkgen/clk_100MHz' to pin 'clkgen/bbstub_clk_100MHz/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'clkgen/clk_24MHz' to pin 'clkgen/bbstub_clk_24MHz/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'clkgen/clk_25MHz' to pin 'clkgen/bbstub_clk_25MHz/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'clkgen/clk_5MHz' to pin 'clkgen/bbstub_clk_5MHz/O'
INFO: [Synth 8-5820] Moved 4 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:56 ; elapsed = 00:00:59 . Memory (MB): peak = 713.883 ; gain = 507.473
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:10 ; elapsed = 00:01:13 . Memory (MB): peak = 884.441 ; gain = 678.031
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
WARNING: [Synth 8-3332] Sequential element (disp/maxd_reg[4]) is unused and will be removed from module noip_top.
WARNING: [Synth 8-3332] Sequential element (disp/maxd_reg[3]) is unused and will be removed from module noip_top.
WARNING: [Synth 8-3332] Sequential element (disp/maxd_reg[2]) is unused and will be removed from module noip_top.
WARNING: [Synth 8-3332] Sequential element (disp/maxd_reg[1]) is unused and will be removed from module noip_top.
WARNING: [Synth 8-3332] Sequential element (disp/maxd_reg[0]) is unused and will be removed from module noip_top.
WARNING: [Synth 8-3332] Sequential element (disp/current_state_reg[2]) is unused and will be removed from module noip_top.
WARNING: [Synth 8-3332] Sequential element (disp/current_state_reg[1]) is unused and will be removed from module noip_top.
WARNING: [Synth 8-3332] Sequential element (disp/pipe_reg[1]) is unused and will be removed from module noip_top.
WARNING: [Synth 8-3332] Sequential element (disp/pipe_reg[0]) is unused and will be removed from module noip_top.
WARNING: [Synth 8-3332] Sequential element (disp/dcnt_reg[9]) is unused and will be removed from module noip_top.
WARNING: [Synth 8-3332] Sequential element (disp/dcnt_reg[8]) is unused and will be removed from module noip_top.
WARNING: [Synth 8-3332] Sequential element (disp/dcnt_reg[7]) is unused and will be removed from module noip_top.
WARNING: [Synth 8-3332] Sequential element (disp/dcnt_reg[6]) is unused and will be removed from module noip_top.
WARNING: [Synth 8-3332] Sequential element (disp/dcnt_reg[5]) is unused and will be removed from module noip_top.
WARNING: [Synth 8-3332] Sequential element (disp/dcnt_reg[4]) is unused and will be removed from module noip_top.
WARNING: [Synth 8-3332] Sequential element (disp/dcnt_reg[3]) is unused and will be removed from module noip_top.
WARNING: [Synth 8-3332] Sequential element (disp/dcnt_reg[2]) is unused and will be removed from module noip_top.
WARNING: [Synth 8-3332] Sequential element (disp/dcnt_reg[1]) is unused and will be removed from module noip_top.
WARNING: [Synth 8-3332] Sequential element (disp/dcnt_reg[0]) is unused and will be removed from module noip_top.
WARNING: [Synth 8-3332] Sequential element (disp/col_count_reg[8]) is unused and will be removed from module noip_top.
WARNING: [Synth 8-3332] Sequential element (disp/col_count_reg[7]) is unused and will be removed from module noip_top.
WARNING: [Synth 8-3332] Sequential element (disp/col_count_reg[6]) is unused and will be removed from module noip_top.
WARNING: [Synth 8-3332] Sequential element (disp/col_count_reg[5]) is unused and will be removed from module noip_top.
WARNING: [Synth 8-3332] Sequential element (disp/col_count_reg[4]) is unused and will be removed from module noip_top.
WARNING: [Synth 8-3332] Sequential element (disp/col_count_reg[3]) is unused and will be removed from module noip_top.
WARNING: [Synth 8-3332] Sequential element (disp/col_count_reg[2]) is unused and will be removed from module noip_top.
WARNING: [Synth 8-3332] Sequential element (disp/col_count_reg[1]) is unused and will be removed from module noip_top.
WARNING: [Synth 8-3332] Sequential element (disp/col_count_reg[0]) is unused and will be removed from module noip_top.
WARNING: [Synth 8-3332] Sequential element (disp/row_count_reg[9]) is unused and will be removed from module noip_top.
WARNING: [Synth 8-3332] Sequential element (disp/row_count_reg[8]) is unused and will be removed from module noip_top.
WARNING: [Synth 8-3332] Sequential element (disp/row_count_reg[7]) is unused and will be removed from module noip_top.
WARNING: [Synth 8-3332] Sequential element (disp/row_count_reg[6]) is unused and will be removed from module noip_top.
WARNING: [Synth 8-3332] Sequential element (disp/row_count_reg[5]) is unused and will be removed from module noip_top.
WARNING: [Synth 8-3332] Sequential element (disp/row_count_reg[4]) is unused and will be removed from module noip_top.
WARNING: [Synth 8-3332] Sequential element (disp/row_count_reg[3]) is unused and will be removed from module noip_top.
WARNING: [Synth 8-3332] Sequential element (disp/row_count_reg[2]) is unused and will be removed from module noip_top.
WARNING: [Synth 8-3332] Sequential element (disp/row_count_reg[1]) is unused and will be removed from module noip_top.
WARNING: [Synth 8-3332] Sequential element (disp/row_count_reg[0]) is unused and will be removed from module noip_top.
WARNING: [Synth 8-3332] Sequential element (disp/done_reg) is unused and will be removed from module noip_top.
WARNING: [Synth 8-3332] Sequential element (disp/scnt_reg[5]) is unused and will be removed from module noip_top.
WARNING: [Synth 8-3332] Sequential element (disp/scnt_reg[4]) is unused and will be removed from module noip_top.
WARNING: [Synth 8-3332] Sequential element (disp/scnt_reg[3]) is unused and will be removed from module noip_top.
WARNING: [Synth 8-3332] Sequential element (disp/scnt_reg[2]) is unused and will be removed from module noip_top.
WARNING: [Synth 8-3332] Sequential element (disp/scnt_reg[1]) is unused and will be removed from module noip_top.
WARNING: [Synth 8-3332] Sequential element (disp/scnt_reg[0]) is unused and will be removed from module noip_top.
WARNING: [Synth 8-3332] Sequential element (disp/blockIndex_reg[5]) is unused and will be removed from module noip_top.
WARNING: [Synth 8-3332] Sequential element (disp/blockIndex_reg[4]) is unused and will be removed from module noip_top.
WARNING: [Synth 8-3332] Sequential element (disp/blockIndex_reg[3]) is unused and will be removed from module noip_top.
WARNING: [Synth 8-3332] Sequential element (disp/blockIndex_reg[2]) is unused and will be removed from module noip_top.
WARNING: [Synth 8-3332] Sequential element (disp/blockIndex_reg[1]) is unused and will be removed from module noip_top.
WARNING: [Synth 8-3332] Sequential element (disp/blockIndex_reg[0]) is unused and will be removed from module noip_top.
WARNING: [Synth 8-3332] Sequential element (disp/SAD_vector_reg[1][14]) is unused and will be removed from module noip_top.
WARNING: [Synth 8-3332] Sequential element (disp/SAD_vector_reg[1][13]) is unused and will be removed from module noip_top.
WARNING: [Synth 8-3332] Sequential element (disp/SAD_vector_reg[1][12]) is unused and will be removed from module noip_top.
WARNING: [Synth 8-3332] Sequential element (disp/SAD_vector_reg[1][11]) is unused and will be removed from module noip_top.
WARNING: [Synth 8-3332] Sequential element (disp/SAD_vector_reg[1][10]) is unused and will be removed from module noip_top.
WARNING: [Synth 8-3332] Sequential element (disp/SAD_vector_reg[1][9]) is unused and will be removed from module noip_top.
WARNING: [Synth 8-3332] Sequential element (disp/SAD_vector_reg[1][8]) is unused and will be removed from module noip_top.
WARNING: [Synth 8-3332] Sequential element (disp/SAD_vector_reg[1][7]) is unused and will be removed from module noip_top.
WARNING: [Synth 8-3332] Sequential element (disp/SAD_vector_reg[1][6]) is unused and will be removed from module noip_top.
WARNING: [Synth 8-3332] Sequential element (disp/SAD_vector_reg[1][5]) is unused and will be removed from module noip_top.
WARNING: [Synth 8-3332] Sequential element (disp/SAD_vector_reg[1][4]) is unused and will be removed from module noip_top.
WARNING: [Synth 8-3332] Sequential element (disp/SAD_vector_reg[1][3]) is unused and will be removed from module noip_top.
WARNING: [Synth 8-3332] Sequential element (disp/SAD_vector_reg[1][2]) is unused and will be removed from module noip_top.
WARNING: [Synth 8-3332] Sequential element (disp/SAD_vector_reg[1][1]) is unused and will be removed from module noip_top.
WARNING: [Synth 8-3332] Sequential element (disp/SAD_vector_reg[1][0]) is unused and will be removed from module noip_top.
WARNING: [Synth 8-3332] Sequential element (disp/SAD_vector_reg[2][14]) is unused and will be removed from module noip_top.
WARNING: [Synth 8-3332] Sequential element (disp/SAD_vector_reg[2][13]) is unused and will be removed from module noip_top.
WARNING: [Synth 8-3332] Sequential element (disp/SAD_vector_reg[2][12]) is unused and will be removed from module noip_top.
WARNING: [Synth 8-3332] Sequential element (disp/SAD_vector_reg[2][11]) is unused and will be removed from module noip_top.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:10 ; elapsed = 00:01:14 . Memory (MB): peak = 884.441 ; gain = 678.031
---------------------------------------------------------------------------------
Finished Parallel Technology Mapping Optimization  : Time (s): cpu = 00:01:10 ; elapsed = 00:01:14 . Memory (MB): peak = 884.441 ; gain = 678.031

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
Finished Parallel Synthesis Optimization  : Time (s): cpu = 00:01:10 ; elapsed = 00:01:14 . Memory (MB): peak = 884.441 ; gain = 678.031
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:11 ; elapsed = 00:01:14 . Memory (MB): peak = 884.441 ; gain = 678.031
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:11 ; elapsed = 00:01:14 . Memory (MB): peak = 884.441 ; gain = 678.031
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:11 ; elapsed = 00:01:14 . Memory (MB): peak = 884.441 ; gain = 678.031
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:11 ; elapsed = 00:01:14 . Memory (MB): peak = 884.441 ; gain = 678.031
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:11 ; elapsed = 00:01:14 . Memory (MB): peak = 884.441 ; gain = 678.031
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:11 ; elapsed = 00:01:14 . Memory (MB): peak = 884.441 ; gain = 678.031
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+------------------+----------+
|      |BlackBox name     |Instances |
+------+------------------+----------+
|1     |clk_wiz_0         |         1|
|2     |blk_mem_resultant |         1|
|3     |blk_mem_640_480   |         2|
+------+------------------+----------+

Report Cell Usage: 
+------+-------------------+------+
|      |Cell               |Count |
+------+-------------------+------+
|1     |blk_mem_640_480    |     1|
|2     |blk_mem_640_480__1 |     1|
|3     |blk_mem_resultant  |     1|
|4     |clk_wiz_0          |     1|
|5     |CARRY4             |    24|
|6     |DSP48E1            |     1|
|7     |DSP48E1_1          |     1|
|8     |DSP48E1_2          |     1|
|9     |DSP48E1_3          |     1|
|10    |DSP48E1_4          |     1|
|11    |LUT1               |    54|
|12    |LUT2               |    44|
|13    |LUT3               |    21|
|14    |LUT4               |    20|
|15    |LUT5               |    25|
|16    |LUT6               |    29|
|17    |FDRE               |    99|
|18    |IBUF               |    10|
|19    |OBUF               |    22|
+------+-------------------+------+

Report Instance Areas: 
+------+---------+----------------------+------+
|      |Instance |Module                |Cells |
+------+---------+----------------------+------+
|1     |top      |                      |   381|
|2     |  camctl |imgbuf                |   149|
|3     |  disp   |disparity             |    92|
|4     |  vga    |vga_controller_640_60 |    77|
+------+---------+----------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:11 ; elapsed = 00:01:14 . Memory (MB): peak = 884.441 ; gain = 678.031
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1703 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:59 ; elapsed = 00:01:05 . Memory (MB): peak = 884.441 ; gain = 355.066
Synthesis Optimization Complete : Time (s): cpu = 00:01:11 ; elapsed = 00:01:15 . Memory (MB): peak = 884.441 ; gain = 678.031
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 39 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
123 Infos, 109 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:12 ; elapsed = 00:01:14 . Memory (MB): peak = 884.441 ; gain = 678.031
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.020 . Memory (MB): peak = 884.441 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Thu Dec 01 21:19:03 2016...

*** Running vivado
    with args -log noip_top.vds -m64 -mode batch -messageDb vivado.pb -notrace -source noip_top.tcl


****** Vivado v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source noip_top.tcl -notrace
Command: synth_design -top noip_top -part xc7z020clg484-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 1988 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 273.828 ; gain = 67.301
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'noip_top' [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.srcs/sources_1/new/noip_top.v:3]
INFO: [Synth 8-638] synthesizing module 'clk_wiz_0' [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.runs/synth_1/.Xil/Vivado-14344-Georges-T460p/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-256] done synthesizing module 'clk_wiz_0' (1#1) [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.runs/synth_1/.Xil/Vivado-14344-Georges-T460p/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-638] synthesizing module 'clk_divs' [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.srcs/sources_1/new/clkdivs.v:3]
INFO: [Synth 8-256] done synthesizing module 'clk_divs' (2#1) [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.srcs/sources_1/new/clkdivs.v:3]
INFO: [Synth 8-638] synthesizing module 'disparity' [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.srcs/sources_1/new/disparity.v:5]
	Parameter WIDTH bound to: 383 - type: integer 
	Parameter HEIGHT bound to: 287 - type: integer 
	Parameter SEARCH_RANGE bound to: 19 - type: integer 
	Parameter HALF_BLOCK bound to: 3 - type: integer 
	Parameter BLOCK_SIZE bound to: 7 - type: integer 
	Parameter BLOCK_SIZE0 bound to: 6 - type: integer 
	Parameter IDLE bound to: 3'b000 
	Parameter READ bound to: 3'b001 
	Parameter SEPARATE bound to: 3'b010 
	Parameter SAD bound to: 3'b011 
	Parameter FINALIZE bound to: 3'b100 
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.srcs/sources_1/new/disparity.v:104]
INFO: [Synth 8-256] done synthesizing module 'disparity' (3#1) [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.srcs/sources_1/new/disparity.v:5]
INFO: [Synth 8-638] synthesizing module 'vga_controller_640_60' [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.srcs/sources_1/new/vga.vhd:88]
INFO: [Synth 8-256] done synthesizing module 'vga_controller_640_60' (4#1) [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.srcs/sources_1/new/vga.vhd:88]
INFO: [Synth 8-638] synthesizing module 'imgbuf' [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.srcs/sources_1/new/camctl.v:6]
	Parameter ready bound to: 2'b00 
	Parameter read bound to: 2'b01 
	Parameter done bound to: 2'b10 
	Parameter init bound to: 2'b11 
INFO: [Synth 8-638] synthesizing module 'blk_mem_640_480' [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.runs/synth_1/.Xil/Vivado-14344-Georges-T460p/realtime/blk_mem_640_480_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_640_480' (5#1) [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.runs/synth_1/.Xil/Vivado-14344-Georges-T460p/realtime/blk_mem_640_480_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'imgbuf' (6#1) [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.srcs/sources_1/new/camctl.v:6]
INFO: [Synth 8-638] synthesizing module 'blk_mem_resultant' [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.runs/synth_1/.Xil/Vivado-14344-Georges-T460p/realtime/blk_mem_resultant_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_resultant' (7#1) [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.runs/synth_1/.Xil/Vivado-14344-Georges-T460p/realtime/blk_mem_resultant_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'noip_top' (8#1) [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.srcs/sources_1/new/noip_top.v:3]
WARNING: [Synth 8-3331] design noip_top has unconnected port trigger
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 335.754 ; gain = 129.227
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 335.754 ; gain = 129.227
---------------------------------------------------------------------------------
WARNING: [Project 1-560] Could not resolve non-primitive black box cell 'blk_mem_640_480' instantiated as 'camctl/left'. 2 instances of this cell are unresolved black boxes. [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.srcs/sources_1/new/camctl.v:68]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'blk_mem_resultant' instantiated as 'resultant' [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.srcs/sources_1/new/noip_top.v:142]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'clk_wiz_0' instantiated as 'clkgen' [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.srcs/sources_1/new/noip_top.v:24]
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.runs/synth_1/.Xil/Vivado-14344-Georges-T460p/dcp/clk_wiz_0_in_context.xdc] for cell 'clkgen'
Finished Parsing XDC File [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.runs/synth_1/.Xil/Vivado-14344-Georges-T460p/dcp/clk_wiz_0_in_context.xdc] for cell 'clkgen'
Parsing XDC File [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.runs/synth_1/.Xil/Vivado-14344-Georges-T460p/dcp_2/blk_mem_resultant_in_context.xdc] for cell 'resultant'
Finished Parsing XDC File [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.runs/synth_1/.Xil/Vivado-14344-Georges-T460p/dcp_2/blk_mem_resultant_in_context.xdc] for cell 'resultant'
Parsing XDC File [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.runs/synth_1/.Xil/Vivado-14344-Georges-T460p/dcp_3/blk_mem_640_480_in_context.xdc] for cell 'camctl/left'
Finished Parsing XDC File [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.runs/synth_1/.Xil/Vivado-14344-Georges-T460p/dcp_3/blk_mem_640_480_in_context.xdc] for cell 'camctl/left'
Parsing XDC File [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.runs/synth_1/.Xil/Vivado-14344-Georges-T460p/dcp_3/blk_mem_640_480_in_context.xdc] for cell 'camctl/right'
Finished Parsing XDC File [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.runs/synth_1/.Xil/Vivado-14344-Georges-T460p/dcp_3/blk_mem_640_480_in_context.xdc] for cell 'camctl/right'
Parsing XDC File [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.srcs/constrs_1/new/top.xdc]
Finished Parsing XDC File [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.srcs/constrs_1/new/top.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.srcs/constrs_1/new/top.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/noip_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/noip_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.013 . Memory (MB): peak = 658.555 ; gain = 0.000
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'resultant' at clock pin 'clka' is different from the actual clock period '10.000', this can result in different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'camctl/left' at clock pin 'clkb' is different from the actual clock period '10.000', this can result in different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'camctl/right' at clock pin 'clkb' is different from the actual clock period '10.000', this can result in different synthesis results.
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 658.555 ; gain = 452.027
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 658.555 ; gain = 452.027
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for sysclk. (constraint file  C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.runs/synth_1/.Xil/Vivado-14344-Georges-T460p/dcp/clk_wiz_0_in_context.xdc, line 6).
Applied set_property CLOCK_BUFFER_TYPE = NONE for sysclk. (constraint file  C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.runs/synth_1/.Xil/Vivado-14344-Georges-T460p/dcp/clk_wiz_0_in_context.xdc, line 7).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 658.555 ; gain = 452.027
---------------------------------------------------------------------------------
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.srcs/sources_1/new/disparity.v:165]
INFO: [Synth 8-5546] ROM "template_reg[0][0]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "template_reg[0][1]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "template_reg[0][2]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "template_reg[0][3]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "template_reg[0][4]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "template_reg[0][5]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "template_reg[0][6]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "temp_reg[0]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "temp_reg[1]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "temp_reg[2]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "temp_reg[3]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "temp_reg[4]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "temp_reg[5]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "temp_reg[6]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "SAD_vector_reg[0]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "SAD_vector_reg[1]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "SAD_vector_reg[2]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "SAD_vector_reg[3]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "SAD_vector_reg[4]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "SAD_vector_reg[5]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "SAD_vector_reg[6]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "SAD_vector_reg[7]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "SAD_vector_reg[8]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "SAD_vector_reg[9]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "SAD_vector_reg[10]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "SAD_vector_reg[11]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "SAD_vector_reg[12]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "SAD_vector_reg[13]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "SAD_vector_reg[14]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "SAD_vector_reg[15]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "SAD_vector_reg[16]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "SAD_vector_reg[17]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "SAD_vector_reg[18]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "SAD_vector_reg[19]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "cdcnt" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "scnt" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "maxd" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "maxd" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "trigger" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fifo_oe" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
WARNING: [Synth 8-327] inferring latch for variable 'maxd_reg' [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.srcs/sources_1/new/disparity.v:277]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 658.555 ; gain = 452.027
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   3 Input     32 Bit       Adders := 1     
	   2 Input     21 Bit       Adders := 1     
	   3 Input     17 Bit       Adders := 2     
	   2 Input     17 Bit       Adders := 1     
	   2 Input     16 Bit       Adders := 1     
	   2 Input     15 Bit       Adders := 2     
	   2 Input     11 Bit       Adders := 6     
	   2 Input     10 Bit       Adders := 12    
	   3 Input     10 Bit       Adders := 5     
	   3 Input      8 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               21 Bit    Registers := 1     
	               17 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	               15 Bit    Registers := 27    
	               11 Bit    Registers := 2     
	               10 Bit    Registers := 11    
	                8 Bit    Registers := 150   
	                6 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input     21 Bit        Muxes := 1     
	   4 Input     16 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 4     
	   6 Input     10 Bit        Muxes := 7     
	   2 Input     10 Bit        Muxes := 24    
	   4 Input     10 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 5     
	   6 Input      6 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 2     
	   3 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 5     
	   6 Input      2 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 138   
	   2 Input      1 Bit        Muxes := 218   
	   3 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 12    
	   5 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module noip_top 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
Module clk_divs 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     21 Bit       Adders := 1     
+---Registers : 
	               21 Bit    Registers := 1     
+---Muxes : 
	   2 Input     21 Bit        Muxes := 1     
Module disparity 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   3 Input     32 Bit       Adders := 1     
	   3 Input     17 Bit       Adders := 2     
	   2 Input     15 Bit       Adders := 2     
	   2 Input     11 Bit       Adders := 4     
	   2 Input     10 Bit       Adders := 11    
	   3 Input     10 Bit       Adders := 5     
	   3 Input      8 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               17 Bit    Registers := 2     
	               15 Bit    Registers := 27    
	               10 Bit    Registers := 9     
	                8 Bit    Registers := 150   
	                6 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     15 Bit        Muxes := 4     
	   6 Input     10 Bit        Muxes := 7     
	   2 Input     10 Bit        Muxes := 23    
	   2 Input      8 Bit        Muxes := 3     
	   6 Input      6 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 2     
	   3 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 5     
	   6 Input      2 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 138   
	   2 Input      1 Bit        Muxes := 204   
	   3 Input      1 Bit        Muxes := 1     
Module vga_controller_640_60 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 2     
+---Registers : 
	               11 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module imgbuf 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 1     
	   2 Input     16 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	               10 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   4 Input     16 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   4 Input     10 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 8     
	   4 Input      1 Bit        Muxes := 12    
	   5 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
Start Parallel Synthesis Optimization  : Time (s): cpu = 00:00:19 ; elapsed = 00:00:22 . Memory (MB): peak = 658.555 ; gain = 452.027
---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-4471] merging register 'rcnt_reg[9:0]' into 'rcnt_reg[9:0]' [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.srcs/sources_1/new/disparity.v:125]
INFO: [Synth 8-4471] merging register 'row_count_reg[9:0]' into 'row_count_reg[9:0]' [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.srcs/sources_1/new/disparity.v:107]
INFO: [Synth 8-4471] merging register 'col_count_reg[9:0]' into 'col_count_reg[9:0]' [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.srcs/sources_1/new/disparity.v:108]
INFO: [Synth 8-5546] ROM "temp_reg[0]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "temp_reg[1]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "temp_reg[2]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "temp_reg[3]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "temp_reg[4]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "temp_reg[5]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "temp_reg[6]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "template_reg[0][0]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "template_reg[0][1]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "template_reg[0][2]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "template_reg[0][3]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "template_reg[0][4]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "template_reg[0][5]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "template_reg[0][6]" won't be mapped to RAM because it is too sparse
DSP Report: Generating DSP laddr1, operation Mode is: (D+A2)*(B:0x180).
DSP Report: register rcnt_reg is absorbed into DSP laddr1.
DSP Report: operator laddr1 is absorbed into DSP laddr1.
DSP Report: operator laddr2 is absorbed into DSP laddr1.
DSP Report: Generating DSP result_addr_reg, operation Mode is: C'+A2*(B:0x180).
DSP Report: register row_count_reg is absorbed into DSP result_addr_reg.
DSP Report: register col_count_reg is absorbed into DSP result_addr_reg.
DSP Report: register result_addr_reg is absorbed into DSP result_addr_reg.
DSP Report: operator result_addr0 is absorbed into DSP result_addr_reg.
DSP Report: operator result_addr1 is absorbed into DSP result_addr_reg.
INFO: [Synth 8-4471] merging register 'camctl/pixel_reg[9:0]' into 'camctl/pixel_reg[9:0]' [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.srcs/sources_1/new/camctl.v:134]
DSP Report: Generating DSP camctl/lwrite1, operation Mode is: A*(B:0x180).
DSP Report: operator camctl/lwrite1 is absorbed into DSP camctl/lwrite1.
DSP Report: Generating DSP camctl/lwrite0, operation Mode is: PCIN+(A:0x0):B2+(C:0xffffffffff80).
DSP Report: register camctl/pixel_reg is absorbed into DSP camctl/lwrite0.
DSP Report: operator camctl/lwrite0 is absorbed into DSP camctl/lwrite0.
DSP Report: Generating DSP addrb0, operation Mode is: C'+A2*(B:0x180).
DSP Report: register vga/vcounter_reg is absorbed into DSP addrb0.
DSP Report: register vga/hcounter_reg is absorbed into DSP addrb0.
DSP Report: operator addrb0 is absorbed into DSP addrb0.
DSP Report: operator addrb1 is absorbed into DSP addrb0.
WARNING: [Synth 8-3331] design noip_top has unconnected port trigger
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:00:20 ; elapsed = 00:00:23 . Memory (MB): peak = 658.555 ; gain = 452.027
---------------------------------------------------------------------------------
Finished Parallel Reinference  : Time (s): cpu = 00:00:20 ; elapsed = 00:00:23 . Memory (MB): peak = 658.555 ; gain = 452.027

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping  Report (see note below)
+------------+------------------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping                        | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+------------------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|disparity   | (D+A2)*(B:0x180)                   | 10     | 9      | -      | 10     | 20     | 1    | 0    | -    | 0    | 0     | 0    | 0    | 
|disparity   | C'+A2*(B:0x180)                    | 10     | 9      | 10     | -      | 19     | 1    | 0    | 1    | -    | -     | 0    | 1    | 
|imgbuf      | A*(B:0x180)                        | 17     | 9      | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|noip_top    | PCIN+(A:0x0):B2+(C:0xffffffffff80) | 30     | 10     | 8      | -      | -1     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|noip_top    | C'+A2*(B:0x180)                    | 11     | 9      | 11     | -      | 19     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
+------------+------------------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3886] merging instance 'disp/index_reg[6]' (FDE) to 'disp/index_reg[7]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (disp/\index_reg[7] )
INFO: [Synth 8-3886] merging instance 'disp/result_data_reg[6]' (FDE) to 'disp/result_data_reg[7]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (disp/\result_data_reg[7] )
WARNING: [Synth 8-3332] Sequential element (index_reg[7]) is unused and will be removed from module disparity.
WARNING: [Synth 8-3332] Sequential element (index_reg[6]) is unused and will be removed from module disparity.
WARNING: [Synth 8-3332] Sequential element (result_data_reg[7]) is unused and will be removed from module disparity.
WARNING: [Synth 8-3332] Sequential element (result_data_reg[6]) is unused and will be removed from module disparity.
INFO: [Synth 8-3886] merging instance 'disp/cdcnt_reg[4]' (FDE) to 'disp/cdcnt_reg[9]'
INFO: [Synth 8-3886] merging instance 'disp/cdcnt_reg[3]' (FDE) to 'disp/cdcnt_reg[9]'
INFO: [Synth 8-3886] merging instance 'disp/cdcnt_reg[5]' (FDE) to 'disp/cdcnt_reg[9]'
INFO: [Synth 8-3886] merging instance 'disp/cdcnt_reg[6]' (FDE) to 'disp/cdcnt_reg[9]'
INFO: [Synth 8-3886] merging instance 'disp/cdcnt_reg[9]' (FDE) to 'disp/cdcnt_reg[8]'
INFO: [Synth 8-3886] merging instance 'disp/cdcnt_reg[7]' (FDE) to 'disp/cdcnt_reg[8]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (disp/\cdcnt_reg[8] )
INFO: [Synth 8-3886] merging instance 'disp/rdcnt_reg[9]' (FDE) to 'disp/rdcnt_reg[8]'
INFO: [Synth 8-3886] merging instance 'disp/rdcnt_reg[8]' (FDE) to 'disp/rdcnt_reg[7]'
INFO: [Synth 8-3886] merging instance 'disp/rdcnt_reg[3]' (FDE) to 'disp/rdcnt_reg[7]'
INFO: [Synth 8-3886] merging instance 'disp/rdcnt_reg[6]' (FDE) to 'disp/rdcnt_reg[7]'
INFO: [Synth 8-3886] merging instance 'disp/rdcnt_reg[7]' (FDE) to 'disp/rdcnt_reg[5]'
INFO: [Synth 8-3886] merging instance 'disp/rdcnt_reg[4]' (FDE) to 'disp/rdcnt_reg[5]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (disp/\rdcnt_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (disp/\col_count_reg[9] )
INFO: [Synth 8-3886] merging instance 'disp/ccnt_reg[9]' (FDE) to 'disp/ccnt_reg[8]'
INFO: [Synth 8-3886] merging instance 'disp/ccnt_reg[5]' (FDE) to 'disp/ccnt_reg[8]'
INFO: [Synth 8-3886] merging instance 'disp/ccnt_reg[8]' (FDE) to 'disp/ccnt_reg[7]'
INFO: [Synth 8-3886] merging instance 'disp/ccnt_reg[4]' (FDE) to 'disp/ccnt_reg[7]'
INFO: [Synth 8-3886] merging instance 'disp/ccnt_reg[7]' (FDE) to 'disp/ccnt_reg[6]'
INFO: [Synth 8-3886] merging instance 'disp/ccnt_reg[3]' (FDE) to 'disp/ccnt_reg[6]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (disp/\ccnt_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (disp/\maxd_reg[5] )
WARNING: [Synth 8-3332] Sequential element (maxd_reg[5]) is unused and will be removed from module disparity.
WARNING: [Synth 8-3332] Sequential element (cdcnt_reg[9]) is unused and will be removed from module disparity.
WARNING: [Synth 8-3332] Sequential element (cdcnt_reg[8]) is unused and will be removed from module disparity.
WARNING: [Synth 8-3332] Sequential element (cdcnt_reg[7]) is unused and will be removed from module disparity.
WARNING: [Synth 8-3332] Sequential element (cdcnt_reg[6]) is unused and will be removed from module disparity.
WARNING: [Synth 8-3332] Sequential element (cdcnt_reg[5]) is unused and will be removed from module disparity.
WARNING: [Synth 8-3332] Sequential element (cdcnt_reg[4]) is unused and will be removed from module disparity.
WARNING: [Synth 8-3332] Sequential element (cdcnt_reg[3]) is unused and will be removed from module disparity.
WARNING: [Synth 8-3332] Sequential element (ccnt_reg[9]) is unused and will be removed from module disparity.
WARNING: [Synth 8-3332] Sequential element (ccnt_reg[8]) is unused and will be removed from module disparity.
WARNING: [Synth 8-3332] Sequential element (ccnt_reg[7]) is unused and will be removed from module disparity.
WARNING: [Synth 8-3332] Sequential element (ccnt_reg[6]) is unused and will be removed from module disparity.
WARNING: [Synth 8-3332] Sequential element (ccnt_reg[5]) is unused and will be removed from module disparity.
WARNING: [Synth 8-3332] Sequential element (ccnt_reg[4]) is unused and will be removed from module disparity.
WARNING: [Synth 8-3332] Sequential element (ccnt_reg[3]) is unused and will be removed from module disparity.
WARNING: [Synth 8-3332] Sequential element (col_count_reg[9]) is unused and will be removed from module disparity.
WARNING: [Synth 8-3332] Sequential element (rdcnt_reg[9]) is unused and will be removed from module disparity.
WARNING: [Synth 8-3332] Sequential element (rdcnt_reg[8]) is unused and will be removed from module disparity.
WARNING: [Synth 8-3332] Sequential element (rdcnt_reg[7]) is unused and will be removed from module disparity.
WARNING: [Synth 8-3332] Sequential element (rdcnt_reg[6]) is unused and will be removed from module disparity.
WARNING: [Synth 8-3332] Sequential element (rdcnt_reg[5]) is unused and will be removed from module disparity.
WARNING: [Synth 8-3332] Sequential element (rdcnt_reg[4]) is unused and will be removed from module disparity.
WARNING: [Synth 8-3332] Sequential element (rdcnt_reg[3]) is unused and will be removed from module disparity.
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:00:50 ; elapsed = 00:00:53 . Memory (MB): peak = 658.555 ; gain = 452.027
---------------------------------------------------------------------------------
Finished Parallel Area Optimization  : Time (s): cpu = 00:00:50 ; elapsed = 00:00:53 . Memory (MB): peak = 658.555 ; gain = 452.027

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'clkgen/clk_100MHz' to pin 'clkgen/bbstub_clk_100MHz/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'clkgen/clk_24MHz' to pin 'clkgen/bbstub_clk_24MHz/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'clkgen/clk_25MHz' to pin 'clkgen/bbstub_clk_25MHz/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'clkgen/clk_5MHz' to pin 'clkgen/bbstub_clk_5MHz/O'
INFO: [Synth 8-5820] Moved 4 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:03 ; elapsed = 00:01:07 . Memory (MB): peak = 714.500 ; gain = 507.973
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:17 ; elapsed = 00:01:20 . Memory (MB): peak = 886.688 ; gain = 680.160
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:19 ; elapsed = 00:01:22 . Memory (MB): peak = 886.688 ; gain = 680.160
---------------------------------------------------------------------------------
Finished Parallel Technology Mapping Optimization  : Time (s): cpu = 00:01:19 ; elapsed = 00:01:22 . Memory (MB): peak = 886.688 ; gain = 680.160

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
Finished Parallel Synthesis Optimization  : Time (s): cpu = 00:01:19 ; elapsed = 00:01:22 . Memory (MB): peak = 886.688 ; gain = 680.160
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:19 ; elapsed = 00:01:23 . Memory (MB): peak = 886.688 ; gain = 680.160
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:19 ; elapsed = 00:01:23 . Memory (MB): peak = 886.688 ; gain = 680.160
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:20 ; elapsed = 00:01:23 . Memory (MB): peak = 886.688 ; gain = 680.160
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:20 ; elapsed = 00:01:23 . Memory (MB): peak = 886.688 ; gain = 680.160
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:20 ; elapsed = 00:01:24 . Memory (MB): peak = 886.688 ; gain = 680.160
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:20 ; elapsed = 00:01:24 . Memory (MB): peak = 886.688 ; gain = 680.160
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+------------------+----------+
|      |BlackBox name     |Instances |
+------+------------------+----------+
|1     |clk_wiz_0         |         1|
|2     |blk_mem_resultant |         1|
|3     |blk_mem_640_480   |         2|
+------+------------------+----------+

Report Cell Usage: 
+------+-------------------+------+
|      |Cell               |Count |
+------+-------------------+------+
|1     |blk_mem_640_480    |     1|
|2     |blk_mem_640_480__1 |     1|
|3     |blk_mem_resultant  |     1|
|4     |clk_wiz_0          |     1|
|5     |CARRY4             |    57|
|6     |DSP48E1            |     1|
|7     |DSP48E1_1          |     1|
|8     |DSP48E1_2          |     1|
|9     |DSP48E1_3          |     1|
|10    |DSP48E1_4          |     1|
|11    |LUT1               |    67|
|12    |LUT2               |   155|
|13    |LUT3               |   199|
|14    |LUT4               |   162|
|15    |LUT5               |   205|
|16    |LUT6               |   853|
|17    |MUXF7              |    57|
|18    |MUXF8              |    14|
|19    |FDRE               |  1768|
|20    |LDC                |     2|
|21    |LDP                |     3|
|22    |IBUF               |    10|
|23    |OBUF               |    22|
+------+-------------------+------+

Report Instance Areas: 
+------+---------+----------------------+------+
|      |Instance |Module                |Cells |
+------+---------+----------------------+------+
|1     |top      |                      |  3607|
|2     |  camctl |imgbuf                |   164|
|3     |  disp   |disparity             |  3306|
|4     |  vga    |vga_controller_640_60 |    77|
+------+---------+----------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:20 ; elapsed = 00:01:24 . Memory (MB): peak = 886.688 ; gain = 680.160
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 29 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:06 ; elapsed = 00:01:14 . Memory (MB): peak = 886.688 ; gain = 357.359
Synthesis Optimization Complete : Time (s): cpu = 00:01:20 ; elapsed = 00:01:24 . Memory (MB): peak = 886.688 ; gain = 680.160
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 77 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'noip_top' is not ideal for floorplanning, since the cellview 'disparity' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 5 instances were transformed.
  LDC => LDCE: 2 instances
  LDP => LDPE: 3 instances

INFO: [Common 17-83] Releasing license: Synthesis
120 Infos, 37 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:22 ; elapsed = 00:01:24 . Memory (MB): peak = 886.688 ; gain = 680.160
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.085 . Memory (MB): peak = 886.688 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Thu Dec 01 21:26:41 2016...

*** Running vivado
    with args -log noip_top.vds -m64 -mode batch -messageDb vivado.pb -notrace -source noip_top.tcl


****** Vivado v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source noip_top.tcl -notrace
Command: synth_design -top noip_top -part xc7z020clg484-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 5776 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 274.328 ; gain = 67.203
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'noip_top' [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.srcs/sources_1/new/noip_top.v:3]
INFO: [Synth 8-638] synthesizing module 'clk_wiz_0' [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.runs/synth_1/.Xil/Vivado-996-Georges-T460p/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-256] done synthesizing module 'clk_wiz_0' (1#1) [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.runs/synth_1/.Xil/Vivado-996-Georges-T460p/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-638] synthesizing module 'clk_divs' [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.srcs/sources_1/new/clkdivs.v:3]
INFO: [Synth 8-256] done synthesizing module 'clk_divs' (2#1) [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.srcs/sources_1/new/clkdivs.v:3]
INFO: [Synth 8-638] synthesizing module 'disparity' [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.srcs/sources_1/new/disparity.v:5]
	Parameter WIDTH bound to: 383 - type: integer 
	Parameter HEIGHT bound to: 287 - type: integer 
	Parameter SEARCH_RANGE bound to: 19 - type: integer 
	Parameter HALF_BLOCK bound to: 3 - type: integer 
	Parameter BLOCK_SIZE bound to: 7 - type: integer 
	Parameter BLOCK_SIZE0 bound to: 6 - type: integer 
	Parameter IDLE bound to: 3'b000 
	Parameter READ bound to: 3'b001 
	Parameter SEPARATE bound to: 3'b010 
	Parameter SAD bound to: 3'b011 
	Parameter FINALIZE bound to: 3'b100 
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.srcs/sources_1/new/disparity.v:104]
INFO: [Synth 8-256] done synthesizing module 'disparity' (3#1) [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.srcs/sources_1/new/disparity.v:5]
INFO: [Synth 8-638] synthesizing module 'vga_controller_640_60' [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.srcs/sources_1/new/vga.vhd:88]
INFO: [Synth 8-256] done synthesizing module 'vga_controller_640_60' (4#1) [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.srcs/sources_1/new/vga.vhd:88]
INFO: [Synth 8-638] synthesizing module 'imgbuf' [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.srcs/sources_1/new/camctl.v:6]
	Parameter ready bound to: 2'b00 
	Parameter read bound to: 2'b01 
	Parameter done bound to: 2'b10 
	Parameter init bound to: 2'b11 
INFO: [Synth 8-638] synthesizing module 'blk_mem_640_480' [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.runs/synth_1/.Xil/Vivado-996-Georges-T460p/realtime/blk_mem_640_480_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_640_480' (5#1) [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.runs/synth_1/.Xil/Vivado-996-Georges-T460p/realtime/blk_mem_640_480_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'imgbuf' (6#1) [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.srcs/sources_1/new/camctl.v:6]
INFO: [Synth 8-638] synthesizing module 'blk_mem_resultant' [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.runs/synth_1/.Xil/Vivado-996-Georges-T460p/realtime/blk_mem_resultant_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_resultant' (7#1) [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.runs/synth_1/.Xil/Vivado-996-Georges-T460p/realtime/blk_mem_resultant_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'noip_top' (8#1) [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.srcs/sources_1/new/noip_top.v:3]
WARNING: [Synth 8-3331] design noip_top has unconnected port trigger
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 335.418 ; gain = 128.293
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 335.418 ; gain = 128.293
---------------------------------------------------------------------------------
WARNING: [Project 1-560] Could not resolve non-primitive black box cell 'blk_mem_640_480' instantiated as 'camctl/left'. 2 instances of this cell are unresolved black boxes. [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.srcs/sources_1/new/camctl.v:68]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'blk_mem_resultant' instantiated as 'resultant' [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.srcs/sources_1/new/noip_top.v:145]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'clk_wiz_0' instantiated as 'clkgen' [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.srcs/sources_1/new/noip_top.v:24]
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.runs/synth_1/.Xil/Vivado-996-Georges-T460p/dcp/clk_wiz_0_in_context.xdc] for cell 'clkgen'
Finished Parsing XDC File [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.runs/synth_1/.Xil/Vivado-996-Georges-T460p/dcp/clk_wiz_0_in_context.xdc] for cell 'clkgen'
Parsing XDC File [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.runs/synth_1/.Xil/Vivado-996-Georges-T460p/dcp_2/blk_mem_resultant_in_context.xdc] for cell 'resultant'
Finished Parsing XDC File [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.runs/synth_1/.Xil/Vivado-996-Georges-T460p/dcp_2/blk_mem_resultant_in_context.xdc] for cell 'resultant'
Parsing XDC File [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.runs/synth_1/.Xil/Vivado-996-Georges-T460p/dcp_3/blk_mem_640_480_in_context.xdc] for cell 'camctl/left'
Finished Parsing XDC File [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.runs/synth_1/.Xil/Vivado-996-Georges-T460p/dcp_3/blk_mem_640_480_in_context.xdc] for cell 'camctl/left'
Parsing XDC File [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.runs/synth_1/.Xil/Vivado-996-Georges-T460p/dcp_3/blk_mem_640_480_in_context.xdc] for cell 'camctl/right'
Finished Parsing XDC File [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.runs/synth_1/.Xil/Vivado-996-Georges-T460p/dcp_3/blk_mem_640_480_in_context.xdc] for cell 'camctl/right'
Parsing XDC File [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.srcs/constrs_1/new/top.xdc]
Finished Parsing XDC File [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.srcs/constrs_1/new/top.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.srcs/constrs_1/new/top.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/noip_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/noip_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 658.145 ; gain = 0.000
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'resultant' at clock pin 'clka' is different from the actual clock period '10.000', this can result in different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'camctl/left' at clock pin 'clkb' is different from the actual clock period '10.000', this can result in different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'camctl/right' at clock pin 'clkb' is different from the actual clock period '10.000', this can result in different synthesis results.
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 658.145 ; gain = 451.020
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 658.145 ; gain = 451.020
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for sysclk. (constraint file  C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.runs/synth_1/.Xil/Vivado-996-Georges-T460p/dcp/clk_wiz_0_in_context.xdc, line 6).
Applied set_property CLOCK_BUFFER_TYPE = NONE for sysclk. (constraint file  C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.runs/synth_1/.Xil/Vivado-996-Georges-T460p/dcp/clk_wiz_0_in_context.xdc, line 7).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 658.145 ; gain = 451.020
---------------------------------------------------------------------------------
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.srcs/sources_1/new/disparity.v:165]
INFO: [Synth 8-5546] ROM "template_reg[0][0]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "template_reg[0][1]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "template_reg[0][2]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "template_reg[0][3]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "template_reg[0][4]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "template_reg[0][5]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "template_reg[0][6]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "temp_reg[0]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "temp_reg[1]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "temp_reg[2]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "temp_reg[3]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "temp_reg[4]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "temp_reg[5]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "temp_reg[6]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "SAD_vector_reg[0]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "SAD_vector_reg[1]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "SAD_vector_reg[2]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "SAD_vector_reg[3]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "SAD_vector_reg[4]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "SAD_vector_reg[5]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "SAD_vector_reg[6]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "SAD_vector_reg[7]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "SAD_vector_reg[8]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "SAD_vector_reg[9]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "SAD_vector_reg[10]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "SAD_vector_reg[11]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "SAD_vector_reg[12]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "SAD_vector_reg[13]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "SAD_vector_reg[14]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "SAD_vector_reg[15]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "SAD_vector_reg[16]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "SAD_vector_reg[17]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "SAD_vector_reg[18]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "SAD_vector_reg[19]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "cdcnt" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "scnt" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "maxd" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "maxd" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "trigger" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fifo_oe" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
WARNING: [Synth 8-327] inferring latch for variable 'maxd_reg' [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.srcs/sources_1/new/disparity.v:277]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:17 ; elapsed = 00:00:20 . Memory (MB): peak = 658.145 ; gain = 451.020
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   3 Input     32 Bit       Adders := 1     
	   2 Input     21 Bit       Adders := 1     
	   3 Input     17 Bit       Adders := 2     
	   2 Input     17 Bit       Adders := 1     
	   2 Input     16 Bit       Adders := 1     
	   2 Input     15 Bit       Adders := 2     
	   2 Input     11 Bit       Adders := 6     
	   2 Input     10 Bit       Adders := 12    
	   3 Input     10 Bit       Adders := 5     
	   3 Input      8 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               21 Bit    Registers := 1     
	               17 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	               15 Bit    Registers := 27    
	               11 Bit    Registers := 2     
	               10 Bit    Registers := 11    
	                8 Bit    Registers := 150   
	                6 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input     21 Bit        Muxes := 1     
	   4 Input     16 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 4     
	   6 Input     10 Bit        Muxes := 7     
	   2 Input     10 Bit        Muxes := 24    
	   4 Input     10 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 5     
	   6 Input      6 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 2     
	   3 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 5     
	   6 Input      2 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 138   
	   2 Input      1 Bit        Muxes := 218   
	   3 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 12    
	   5 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module noip_top 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
Module clk_divs 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     21 Bit       Adders := 1     
+---Registers : 
	               21 Bit    Registers := 1     
+---Muxes : 
	   2 Input     21 Bit        Muxes := 1     
Module disparity 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   3 Input     32 Bit       Adders := 1     
	   3 Input     17 Bit       Adders := 2     
	   2 Input     15 Bit       Adders := 2     
	   2 Input     11 Bit       Adders := 4     
	   2 Input     10 Bit       Adders := 11    
	   3 Input     10 Bit       Adders := 5     
	   3 Input      8 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               17 Bit    Registers := 2     
	               15 Bit    Registers := 27    
	               10 Bit    Registers := 9     
	                8 Bit    Registers := 150   
	                6 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     15 Bit        Muxes := 4     
	   6 Input     10 Bit        Muxes := 7     
	   2 Input     10 Bit        Muxes := 23    
	   2 Input      8 Bit        Muxes := 3     
	   6 Input      6 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 2     
	   3 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 5     
	   6 Input      2 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 138   
	   2 Input      1 Bit        Muxes := 204   
	   3 Input      1 Bit        Muxes := 1     
Module vga_controller_640_60 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 2     
+---Registers : 
	               11 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module imgbuf 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 1     
	   2 Input     16 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	               10 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   4 Input     16 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   4 Input     10 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 8     
	   4 Input      1 Bit        Muxes := 12    
	   5 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
Start Parallel Synthesis Optimization  : Time (s): cpu = 00:00:17 ; elapsed = 00:00:20 . Memory (MB): peak = 658.145 ; gain = 451.020
---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-4471] merging register 'rcnt_reg[9:0]' into 'rcnt_reg[9:0]' [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.srcs/sources_1/new/disparity.v:125]
INFO: [Synth 8-4471] merging register 'row_count_reg[9:0]' into 'row_count_reg[9:0]' [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.srcs/sources_1/new/disparity.v:107]
INFO: [Synth 8-4471] merging register 'col_count_reg[9:0]' into 'col_count_reg[9:0]' [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.srcs/sources_1/new/disparity.v:108]
INFO: [Synth 8-5546] ROM "temp_reg[0]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "temp_reg[1]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "temp_reg[2]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "temp_reg[3]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "temp_reg[4]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "temp_reg[5]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "temp_reg[6]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "template_reg[0][0]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "template_reg[0][1]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "template_reg[0][2]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "template_reg[0][3]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "template_reg[0][4]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "template_reg[0][5]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "template_reg[0][6]" won't be mapped to RAM because it is too sparse
DSP Report: Generating DSP laddr1, operation Mode is: (D+A2)*(B:0x180).
DSP Report: register rcnt_reg is absorbed into DSP laddr1.
DSP Report: operator laddr1 is absorbed into DSP laddr1.
DSP Report: operator laddr2 is absorbed into DSP laddr1.
DSP Report: Generating DSP result_addr_reg, operation Mode is: C'+A2*(B:0x180).
DSP Report: register row_count_reg is absorbed into DSP result_addr_reg.
DSP Report: register col_count_reg is absorbed into DSP result_addr_reg.
DSP Report: register result_addr_reg is absorbed into DSP result_addr_reg.
DSP Report: operator result_addr0 is absorbed into DSP result_addr_reg.
DSP Report: operator result_addr1 is absorbed into DSP result_addr_reg.
INFO: [Synth 8-4471] merging register 'camctl/pixel_reg[9:0]' into 'camctl/pixel_reg[9:0]' [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.srcs/sources_1/new/camctl.v:134]
DSP Report: Generating DSP camctl/lwrite1, operation Mode is: A*(B:0x180).
DSP Report: operator camctl/lwrite1 is absorbed into DSP camctl/lwrite1.
DSP Report: Generating DSP camctl/lwrite0, operation Mode is: PCIN+(A:0x0):B2+(C:0xffffffffff80).
DSP Report: register camctl/pixel_reg is absorbed into DSP camctl/lwrite0.
DSP Report: operator camctl/lwrite0 is absorbed into DSP camctl/lwrite0.
DSP Report: Generating DSP addrb0, operation Mode is: C'+A2*(B:0x180).
DSP Report: register vga/vcounter_reg is absorbed into DSP addrb0.
DSP Report: register vga/hcounter_reg is absorbed into DSP addrb0.
DSP Report: operator addrb0 is absorbed into DSP addrb0.
DSP Report: operator addrb1 is absorbed into DSP addrb0.
WARNING: [Synth 8-3331] design noip_top has unconnected port trigger
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:00:18 ; elapsed = 00:00:21 . Memory (MB): peak = 658.145 ; gain = 451.020
---------------------------------------------------------------------------------
Finished Parallel Reinference  : Time (s): cpu = 00:00:18 ; elapsed = 00:00:21 . Memory (MB): peak = 658.145 ; gain = 451.020

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping  Report (see note below)
+------------+------------------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping                        | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+------------------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|disparity   | (D+A2)*(B:0x180)                   | 10     | 9      | -      | 10     | 20     | 1    | 0    | -    | 0    | 0     | 0    | 0    | 
|disparity   | C'+A2*(B:0x180)                    | 10     | 9      | 10     | -      | 19     | 1    | 0    | 1    | -    | -     | 0    | 1    | 
|imgbuf      | A*(B:0x180)                        | 17     | 9      | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|noip_top    | PCIN+(A:0x0):B2+(C:0xffffffffff80) | 30     | 10     | 8      | -      | -1     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|noip_top    | C'+A2*(B:0x180)                    | 11     | 9      | 11     | -      | 19     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
+------------+------------------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3886] merging instance 'disp/index_reg[6]' (FDE) to 'disp/index_reg[7]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (disp/\index_reg[7] )
INFO: [Synth 8-3886] merging instance 'disp/result_data_reg[6]' (FDE) to 'disp/result_data_reg[7]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (disp/\result_data_reg[7] )
WARNING: [Synth 8-3332] Sequential element (index_reg[7]) is unused and will be removed from module disparity.
WARNING: [Synth 8-3332] Sequential element (index_reg[6]) is unused and will be removed from module disparity.
WARNING: [Synth 8-3332] Sequential element (result_data_reg[7]) is unused and will be removed from module disparity.
WARNING: [Synth 8-3332] Sequential element (result_data_reg[6]) is unused and will be removed from module disparity.
INFO: [Synth 8-3886] merging instance 'disp/cdcnt_reg[4]' (FDE) to 'disp/cdcnt_reg[9]'
INFO: [Synth 8-3886] merging instance 'disp/cdcnt_reg[3]' (FDE) to 'disp/cdcnt_reg[9]'
INFO: [Synth 8-3886] merging instance 'disp/cdcnt_reg[5]' (FDE) to 'disp/cdcnt_reg[9]'
INFO: [Synth 8-3886] merging instance 'disp/cdcnt_reg[6]' (FDE) to 'disp/cdcnt_reg[9]'
INFO: [Synth 8-3886] merging instance 'disp/cdcnt_reg[9]' (FDE) to 'disp/cdcnt_reg[8]'
INFO: [Synth 8-3886] merging instance 'disp/cdcnt_reg[7]' (FDE) to 'disp/cdcnt_reg[8]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (disp/\cdcnt_reg[8] )
INFO: [Synth 8-3886] merging instance 'disp/rdcnt_reg[9]' (FDE) to 'disp/rdcnt_reg[8]'
INFO: [Synth 8-3886] merging instance 'disp/rdcnt_reg[8]' (FDE) to 'disp/rdcnt_reg[7]'
INFO: [Synth 8-3886] merging instance 'disp/rdcnt_reg[3]' (FDE) to 'disp/rdcnt_reg[7]'
INFO: [Synth 8-3886] merging instance 'disp/rdcnt_reg[6]' (FDE) to 'disp/rdcnt_reg[7]'
INFO: [Synth 8-3886] merging instance 'disp/rdcnt_reg[7]' (FDE) to 'disp/rdcnt_reg[5]'
INFO: [Synth 8-3886] merging instance 'disp/rdcnt_reg[4]' (FDE) to 'disp/rdcnt_reg[5]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (disp/\rdcnt_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (disp/\col_count_reg[9] )
INFO: [Synth 8-3886] merging instance 'disp/ccnt_reg[9]' (FDE) to 'disp/ccnt_reg[8]'
INFO: [Synth 8-3886] merging instance 'disp/ccnt_reg[5]' (FDE) to 'disp/ccnt_reg[8]'
INFO: [Synth 8-3886] merging instance 'disp/ccnt_reg[8]' (FDE) to 'disp/ccnt_reg[7]'
INFO: [Synth 8-3886] merging instance 'disp/ccnt_reg[4]' (FDE) to 'disp/ccnt_reg[7]'
INFO: [Synth 8-3886] merging instance 'disp/ccnt_reg[7]' (FDE) to 'disp/ccnt_reg[6]'
INFO: [Synth 8-3886] merging instance 'disp/ccnt_reg[3]' (FDE) to 'disp/ccnt_reg[6]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (disp/\ccnt_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (disp/\maxd_reg[5] )
WARNING: [Synth 8-3332] Sequential element (maxd_reg[5]) is unused and will be removed from module disparity.
WARNING: [Synth 8-3332] Sequential element (cdcnt_reg[9]) is unused and will be removed from module disparity.
WARNING: [Synth 8-3332] Sequential element (cdcnt_reg[8]) is unused and will be removed from module disparity.
WARNING: [Synth 8-3332] Sequential element (cdcnt_reg[7]) is unused and will be removed from module disparity.
WARNING: [Synth 8-3332] Sequential element (cdcnt_reg[6]) is unused and will be removed from module disparity.
WARNING: [Synth 8-3332] Sequential element (cdcnt_reg[5]) is unused and will be removed from module disparity.
WARNING: [Synth 8-3332] Sequential element (cdcnt_reg[4]) is unused and will be removed from module disparity.
WARNING: [Synth 8-3332] Sequential element (cdcnt_reg[3]) is unused and will be removed from module disparity.
WARNING: [Synth 8-3332] Sequential element (ccnt_reg[9]) is unused and will be removed from module disparity.
WARNING: [Synth 8-3332] Sequential element (ccnt_reg[8]) is unused and will be removed from module disparity.
WARNING: [Synth 8-3332] Sequential element (ccnt_reg[7]) is unused and will be removed from module disparity.
WARNING: [Synth 8-3332] Sequential element (ccnt_reg[6]) is unused and will be removed from module disparity.
WARNING: [Synth 8-3332] Sequential element (ccnt_reg[5]) is unused and will be removed from module disparity.
WARNING: [Synth 8-3332] Sequential element (ccnt_reg[4]) is unused and will be removed from module disparity.
WARNING: [Synth 8-3332] Sequential element (ccnt_reg[3]) is unused and will be removed from module disparity.
WARNING: [Synth 8-3332] Sequential element (col_count_reg[9]) is unused and will be removed from module disparity.
WARNING: [Synth 8-3332] Sequential element (rdcnt_reg[9]) is unused and will be removed from module disparity.
WARNING: [Synth 8-3332] Sequential element (rdcnt_reg[8]) is unused and will be removed from module disparity.
WARNING: [Synth 8-3332] Sequential element (rdcnt_reg[7]) is unused and will be removed from module disparity.
WARNING: [Synth 8-3332] Sequential element (rdcnt_reg[6]) is unused and will be removed from module disparity.
WARNING: [Synth 8-3332] Sequential element (rdcnt_reg[5]) is unused and will be removed from module disparity.
WARNING: [Synth 8-3332] Sequential element (rdcnt_reg[4]) is unused and will be removed from module disparity.
WARNING: [Synth 8-3332] Sequential element (rdcnt_reg[3]) is unused and will be removed from module disparity.
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:00:43 ; elapsed = 00:00:45 . Memory (MB): peak = 658.145 ; gain = 451.020
---------------------------------------------------------------------------------
Finished Parallel Area Optimization  : Time (s): cpu = 00:00:43 ; elapsed = 00:00:45 . Memory (MB): peak = 658.145 ; gain = 451.020

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'clkgen/clk_100MHz' to pin 'clkgen/bbstub_clk_100MHz/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'clkgen/clk_24MHz' to pin 'clkgen/bbstub_clk_24MHz/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'clkgen/clk_25MHz' to pin 'clkgen/bbstub_clk_25MHz/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'clkgen/clk_5MHz' to pin 'clkgen/bbstub_clk_5MHz/O'
INFO: [Synth 8-5820] Moved 4 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:55 ; elapsed = 00:00:58 . Memory (MB): peak = 715.406 ; gain = 508.281
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:08 ; elapsed = 00:01:11 . Memory (MB): peak = 886.605 ; gain = 679.480
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
WARNING: [Synth 8-3332] Sequential element (disp/maxd_reg[4]) is unused and will be removed from module noip_top.
WARNING: [Synth 8-3332] Sequential element (disp/maxd_reg[3]) is unused and will be removed from module noip_top.
WARNING: [Synth 8-3332] Sequential element (disp/maxd_reg[2]) is unused and will be removed from module noip_top.
WARNING: [Synth 8-3332] Sequential element (disp/maxd_reg[1]) is unused and will be removed from module noip_top.
WARNING: [Synth 8-3332] Sequential element (disp/maxd_reg[0]) is unused and will be removed from module noip_top.
WARNING: [Synth 8-3332] Sequential element (disp/current_state_reg[2]) is unused and will be removed from module noip_top.
WARNING: [Synth 8-3332] Sequential element (disp/current_state_reg[1]) is unused and will be removed from module noip_top.
WARNING: [Synth 8-3332] Sequential element (disp/current_state_reg[0]) is unused and will be removed from module noip_top.
WARNING: [Synth 8-3332] Sequential element (disp/cdcnt_reg[2]) is unused and will be removed from module noip_top.
WARNING: [Synth 8-3332] Sequential element (disp/cdcnt_reg[1]) is unused and will be removed from module noip_top.
WARNING: [Synth 8-3332] Sequential element (disp/cdcnt_reg[0]) is unused and will be removed from module noip_top.
WARNING: [Synth 8-3332] Sequential element (disp/pipe_reg[1]) is unused and will be removed from module noip_top.
WARNING: [Synth 8-3332] Sequential element (disp/pipe_reg[0]) is unused and will be removed from module noip_top.
WARNING: [Synth 8-3332] Sequential element (disp/dcnt_reg[6]) is unused and will be removed from module noip_top.
WARNING: [Synth 8-3332] Sequential element (disp/dcnt_reg[3]) is unused and will be removed from module noip_top.
WARNING: [Synth 8-3332] Sequential element (disp/dcnt_reg[1]) is unused and will be removed from module noip_top.
WARNING: [Synth 8-3332] Sequential element (disp/dcnt_reg[9]) is unused and will be removed from module noip_top.
WARNING: [Synth 8-3332] Sequential element (disp/dcnt_reg[8]) is unused and will be removed from module noip_top.
WARNING: [Synth 8-3332] Sequential element (disp/dcnt_reg[7]) is unused and will be removed from module noip_top.
WARNING: [Synth 8-3332] Sequential element (disp/dcnt_reg[5]) is unused and will be removed from module noip_top.
WARNING: [Synth 8-3332] Sequential element (disp/dcnt_reg[4]) is unused and will be removed from module noip_top.
WARNING: [Synth 8-3332] Sequential element (disp/dcnt_reg[2]) is unused and will be removed from module noip_top.
WARNING: [Synth 8-3332] Sequential element (disp/row_count_reg[1]) is unused and will be removed from module noip_top.
WARNING: [Synth 8-3332] Sequential element (disp/row_count_reg[9]) is unused and will be removed from module noip_top.
WARNING: [Synth 8-3332] Sequential element (disp/row_count_reg[8]) is unused and will be removed from module noip_top.
WARNING: [Synth 8-3332] Sequential element (disp/row_count_reg[7]) is unused and will be removed from module noip_top.
WARNING: [Synth 8-3332] Sequential element (disp/row_count_reg[6]) is unused and will be removed from module noip_top.
WARNING: [Synth 8-3332] Sequential element (disp/row_count_reg[5]) is unused and will be removed from module noip_top.
WARNING: [Synth 8-3332] Sequential element (disp/row_count_reg[4]) is unused and will be removed from module noip_top.
WARNING: [Synth 8-3332] Sequential element (disp/row_count_reg[3]) is unused and will be removed from module noip_top.
WARNING: [Synth 8-3332] Sequential element (disp/row_count_reg[2]) is unused and will be removed from module noip_top.
WARNING: [Synth 8-3332] Sequential element (disp/row_count_reg[0]) is unused and will be removed from module noip_top.
WARNING: [Synth 8-3332] Sequential element (disp/done_reg) is unused and will be removed from module noip_top.
WARNING: [Synth 8-3332] Sequential element (disp/rdcnt_reg[2]) is unused and will be removed from module noip_top.
WARNING: [Synth 8-3332] Sequential element (disp/rdcnt_reg[1]) is unused and will be removed from module noip_top.
WARNING: [Synth 8-3332] Sequential element (disp/rdcnt_reg[0]) is unused and will be removed from module noip_top.
WARNING: [Synth 8-3332] Sequential element (disp/scnt_reg[1]) is unused and will be removed from module noip_top.
WARNING: [Synth 8-3332] Sequential element (disp/scnt_reg[5]) is unused and will be removed from module noip_top.
WARNING: [Synth 8-3332] Sequential element (disp/scnt_reg[4]) is unused and will be removed from module noip_top.
WARNING: [Synth 8-3332] Sequential element (disp/scnt_reg[3]) is unused and will be removed from module noip_top.
WARNING: [Synth 8-3332] Sequential element (disp/scnt_reg[2]) is unused and will be removed from module noip_top.
WARNING: [Synth 8-3332] Sequential element (disp/blockIndex_reg[5]) is unused and will be removed from module noip_top.
WARNING: [Synth 8-3332] Sequential element (disp/blockIndex_reg[4]) is unused and will be removed from module noip_top.
WARNING: [Synth 8-3332] Sequential element (disp/blockIndex_reg[3]) is unused and will be removed from module noip_top.
WARNING: [Synth 8-3332] Sequential element (disp/blockIndex_reg[2]) is unused and will be removed from module noip_top.
WARNING: [Synth 8-3332] Sequential element (disp/blockIndex_reg[1]) is unused and will be removed from module noip_top.
WARNING: [Synth 8-3332] Sequential element (disp/blockIndex_reg[0]) is unused and will be removed from module noip_top.
WARNING: [Synth 8-3332] Sequential element (disp/SAD_vector_reg[1][14]) is unused and will be removed from module noip_top.
WARNING: [Synth 8-3332] Sequential element (disp/SAD_vector_reg[1][13]) is unused and will be removed from module noip_top.
WARNING: [Synth 8-3332] Sequential element (disp/SAD_vector_reg[1][12]) is unused and will be removed from module noip_top.
WARNING: [Synth 8-3332] Sequential element (disp/SAD_vector_reg[1][11]) is unused and will be removed from module noip_top.
WARNING: [Synth 8-3332] Sequential element (disp/SAD_vector_reg[1][10]) is unused and will be removed from module noip_top.
WARNING: [Synth 8-3332] Sequential element (disp/SAD_vector_reg[1][9]) is unused and will be removed from module noip_top.
WARNING: [Synth 8-3332] Sequential element (disp/SAD_vector_reg[1][8]) is unused and will be removed from module noip_top.
WARNING: [Synth 8-3332] Sequential element (disp/SAD_vector_reg[1][7]) is unused and will be removed from module noip_top.
WARNING: [Synth 8-3332] Sequential element (disp/SAD_vector_reg[1][6]) is unused and will be removed from module noip_top.
WARNING: [Synth 8-3332] Sequential element (disp/SAD_vector_reg[1][5]) is unused and will be removed from module noip_top.
WARNING: [Synth 8-3332] Sequential element (disp/SAD_vector_reg[1][4]) is unused and will be removed from module noip_top.
WARNING: [Synth 8-3332] Sequential element (disp/SAD_vector_reg[1][3]) is unused and will be removed from module noip_top.
WARNING: [Synth 8-3332] Sequential element (disp/SAD_vector_reg[1][2]) is unused and will be removed from module noip_top.
WARNING: [Synth 8-3332] Sequential element (disp/SAD_vector_reg[1][1]) is unused and will be removed from module noip_top.
WARNING: [Synth 8-3332] Sequential element (disp/SAD_vector_reg[1][0]) is unused and will be removed from module noip_top.
WARNING: [Synth 8-3332] Sequential element (disp/SAD_vector_reg[2][14]) is unused and will be removed from module noip_top.
WARNING: [Synth 8-3332] Sequential element (disp/SAD_vector_reg[2][13]) is unused and will be removed from module noip_top.
WARNING: [Synth 8-3332] Sequential element (disp/SAD_vector_reg[2][12]) is unused and will be removed from module noip_top.
WARNING: [Synth 8-3332] Sequential element (disp/SAD_vector_reg[2][11]) is unused and will be removed from module noip_top.
WARNING: [Synth 8-3332] Sequential element (disp/SAD_vector_reg[2][10]) is unused and will be removed from module noip_top.
WARNING: [Synth 8-3332] Sequential element (disp/SAD_vector_reg[2][9]) is unused and will be removed from module noip_top.
WARNING: [Synth 8-3332] Sequential element (disp/SAD_vector_reg[2][8]) is unused and will be removed from module noip_top.
WARNING: [Synth 8-3332] Sequential element (disp/SAD_vector_reg[2][7]) is unused and will be removed from module noip_top.
WARNING: [Synth 8-3332] Sequential element (disp/SAD_vector_reg[2][6]) is unused and will be removed from module noip_top.
WARNING: [Synth 8-3332] Sequential element (disp/SAD_vector_reg[2][5]) is unused and will be removed from module noip_top.
WARNING: [Synth 8-3332] Sequential element (disp/SAD_vector_reg[2][4]) is unused and will be removed from module noip_top.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\disp/scnt_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\disp/index_reg[0] )
INFO: [Synth 8-3886] merging instance 'disp/result_data_reg[0]' (FDE) to 'disp/index_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\camctl/trigger_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\disp/index_reg[0] )
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:09 ; elapsed = 00:01:12 . Memory (MB): peak = 886.605 ; gain = 679.480
---------------------------------------------------------------------------------
Finished Parallel Technology Mapping Optimization  : Time (s): cpu = 00:01:09 ; elapsed = 00:01:12 . Memory (MB): peak = 886.605 ; gain = 679.480

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
Finished Parallel Synthesis Optimization  : Time (s): cpu = 00:01:09 ; elapsed = 00:01:12 . Memory (MB): peak = 886.605 ; gain = 679.480
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:09 ; elapsed = 00:01:12 . Memory (MB): peak = 886.605 ; gain = 679.480
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:09 ; elapsed = 00:01:12 . Memory (MB): peak = 886.605 ; gain = 679.480
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:09 ; elapsed = 00:01:13 . Memory (MB): peak = 886.605 ; gain = 679.480
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:09 ; elapsed = 00:01:13 . Memory (MB): peak = 886.605 ; gain = 679.480
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:09 ; elapsed = 00:01:13 . Memory (MB): peak = 886.605 ; gain = 679.480
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:09 ; elapsed = 00:01:13 . Memory (MB): peak = 886.605 ; gain = 679.480
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+------------------+----------+
|      |BlackBox name     |Instances |
+------+------------------+----------+
|1     |clk_wiz_0         |         1|
|2     |blk_mem_resultant |         1|
|3     |blk_mem_640_480   |         2|
+------+------------------+----------+

Report Cell Usage: 
+------+-------------------+------+
|      |Cell               |Count |
+------+-------------------+------+
|1     |blk_mem_640_480    |     1|
|2     |blk_mem_640_480__1 |     1|
|3     |blk_mem_resultant  |     1|
|4     |clk_wiz_0          |     1|
|5     |CARRY4             |    24|
|6     |DSP48E1            |     1|
|7     |DSP48E1_1          |     1|
|8     |DSP48E1_2          |     1|
|9     |DSP48E1_3          |     1|
|10    |DSP48E1_4          |     1|
|11    |LUT1               |    56|
|12    |LUT2               |    34|
|13    |LUT3               |    25|
|14    |LUT4               |    22|
|15    |LUT5               |    48|
|16    |LUT6               |    32|
|17    |FDRE               |   100|
|18    |IBUF               |    10|
|19    |OBUF               |    22|
+------+-------------------+------+

Report Instance Areas: 
+------+---------+----------------------+------+
|      |Instance |Module                |Cells |
+------+---------+----------------------+------+
|1     |top      |                      |   406|
|2     |  camctl |imgbuf                |   116|
|3     |  disp   |disparity             |   155|
|4     |  vga    |vga_controller_640_60 |    77|
+------+---------+----------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:09 ; elapsed = 00:01:13 . Memory (MB): peak = 886.605 ; gain = 679.480
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1704 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:58 ; elapsed = 00:01:04 . Memory (MB): peak = 886.605 ; gain = 356.754
Synthesis Optimization Complete : Time (s): cpu = 00:01:10 ; elapsed = 00:01:13 . Memory (MB): peak = 886.605 ; gain = 679.480
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 39 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
126 Infos, 109 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:10 ; elapsed = 00:01:13 . Memory (MB): peak = 886.605 ; gain = 679.480
report_utilization: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.044 . Memory (MB): peak = 886.605 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Thu Dec 01 21:37:41 2016...

*** Running vivado
    with args -log noip_top.vds -m64 -mode batch -messageDb vivado.pb -notrace -source noip_top.tcl


****** Vivado v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source noip_top.tcl -notrace
Command: synth_design -top noip_top -part xc7z020clg484-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 12380 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 274.594 ; gain = 68.145
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'noip_top' [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.srcs/sources_1/new/noip_top.v:3]
INFO: [Synth 8-638] synthesizing module 'clk_wiz_0' [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.runs/synth_1/.Xil/Vivado-13376-Georges-T460p/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-256] done synthesizing module 'clk_wiz_0' (1#1) [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.runs/synth_1/.Xil/Vivado-13376-Georges-T460p/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-638] synthesizing module 'clk_divs' [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.srcs/sources_1/new/clkdivs.v:3]
INFO: [Synth 8-256] done synthesizing module 'clk_divs' (2#1) [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.srcs/sources_1/new/clkdivs.v:3]
INFO: [Synth 8-638] synthesizing module 'debounce' [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.srcs/sources_1/new/debounce.v:1]
INFO: [Synth 8-256] done synthesizing module 'debounce' (3#1) [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.srcs/sources_1/new/debounce.v:1]
INFO: [Synth 8-638] synthesizing module 'disparity' [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.srcs/sources_1/new/disparity.v:5]
	Parameter WIDTH bound to: 383 - type: integer 
	Parameter HEIGHT bound to: 287 - type: integer 
	Parameter SEARCH_RANGE bound to: 19 - type: integer 
	Parameter HALF_BLOCK bound to: 3 - type: integer 
	Parameter BLOCK_SIZE bound to: 7 - type: integer 
	Parameter BLOCK_SIZE0 bound to: 6 - type: integer 
	Parameter IDLE bound to: 3'b000 
	Parameter READ bound to: 3'b001 
	Parameter SEPARATE bound to: 3'b010 
	Parameter SAD bound to: 3'b011 
	Parameter FINALIZE bound to: 3'b100 
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.srcs/sources_1/new/disparity.v:104]
INFO: [Synth 8-256] done synthesizing module 'disparity' (4#1) [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.srcs/sources_1/new/disparity.v:5]
INFO: [Synth 8-638] synthesizing module 'vga_controller_640_60' [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.srcs/sources_1/new/vga.vhd:88]
INFO: [Synth 8-256] done synthesizing module 'vga_controller_640_60' (5#1) [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.srcs/sources_1/new/vga.vhd:88]
INFO: [Synth 8-638] synthesizing module 'imgbuf' [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.srcs/sources_1/new/camctl.v:6]
	Parameter ready bound to: 2'b00 
	Parameter read bound to: 2'b01 
	Parameter done bound to: 2'b10 
	Parameter init bound to: 2'b11 
INFO: [Synth 8-638] synthesizing module 'blk_mem_640_480' [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.runs/synth_1/.Xil/Vivado-13376-Georges-T460p/realtime/blk_mem_640_480_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_640_480' (6#1) [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.runs/synth_1/.Xil/Vivado-13376-Georges-T460p/realtime/blk_mem_640_480_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'imgbuf' (7#1) [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.srcs/sources_1/new/camctl.v:6]
INFO: [Synth 8-638] synthesizing module 'blk_mem_resultant' [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.runs/synth_1/.Xil/Vivado-13376-Georges-T460p/realtime/blk_mem_resultant_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_resultant' (8#1) [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.runs/synth_1/.Xil/Vivado-13376-Georges-T460p/realtime/blk_mem_resultant_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'noip_top' (9#1) [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.srcs/sources_1/new/noip_top.v:3]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 335.691 ; gain = 129.242
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 335.691 ; gain = 129.242
---------------------------------------------------------------------------------
WARNING: [Project 1-560] Could not resolve non-primitive black box cell 'blk_mem_640_480' instantiated as 'camctl/left'. 2 instances of this cell are unresolved black boxes. [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.srcs/sources_1/new/camctl.v:68]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'blk_mem_resultant' instantiated as 'resultant' [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.srcs/sources_1/new/noip_top.v:134]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'clk_wiz_0' instantiated as 'clkgen' [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.srcs/sources_1/new/noip_top.v:24]
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.runs/synth_1/.Xil/Vivado-13376-Georges-T460p/dcp/clk_wiz_0_in_context.xdc] for cell 'clkgen'
Finished Parsing XDC File [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.runs/synth_1/.Xil/Vivado-13376-Georges-T460p/dcp/clk_wiz_0_in_context.xdc] for cell 'clkgen'
Parsing XDC File [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.runs/synth_1/.Xil/Vivado-13376-Georges-T460p/dcp_2/blk_mem_resultant_in_context.xdc] for cell 'resultant'
Finished Parsing XDC File [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.runs/synth_1/.Xil/Vivado-13376-Georges-T460p/dcp_2/blk_mem_resultant_in_context.xdc] for cell 'resultant'
Parsing XDC File [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.runs/synth_1/.Xil/Vivado-13376-Georges-T460p/dcp_3/blk_mem_640_480_in_context.xdc] for cell 'camctl/left'
Finished Parsing XDC File [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.runs/synth_1/.Xil/Vivado-13376-Georges-T460p/dcp_3/blk_mem_640_480_in_context.xdc] for cell 'camctl/left'
Parsing XDC File [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.runs/synth_1/.Xil/Vivado-13376-Georges-T460p/dcp_3/blk_mem_640_480_in_context.xdc] for cell 'camctl/right'
Finished Parsing XDC File [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.runs/synth_1/.Xil/Vivado-13376-Georges-T460p/dcp_3/blk_mem_640_480_in_context.xdc] for cell 'camctl/right'
Parsing XDC File [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.srcs/constrs_1/new/top.xdc]
Finished Parsing XDC File [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.srcs/constrs_1/new/top.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.srcs/constrs_1/new/top.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/noip_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/noip_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.013 . Memory (MB): peak = 658.477 ; gain = 0.000
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'resultant' at clock pin 'clka' is different from the actual clock period '10.000', this can result in different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'camctl/left' at clock pin 'clkb' is different from the actual clock period '10.000', this can result in different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'camctl/right' at clock pin 'clkb' is different from the actual clock period '10.000', this can result in different synthesis results.
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 658.477 ; gain = 452.027
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 658.477 ; gain = 452.027
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for sysclk. (constraint file  C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.runs/synth_1/.Xil/Vivado-13376-Georges-T460p/dcp/clk_wiz_0_in_context.xdc, line 6).
Applied set_property CLOCK_BUFFER_TYPE = NONE for sysclk. (constraint file  C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.runs/synth_1/.Xil/Vivado-13376-Georges-T460p/dcp/clk_wiz_0_in_context.xdc, line 7).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 658.477 ; gain = 452.027
---------------------------------------------------------------------------------
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.srcs/sources_1/new/disparity.v:165]
INFO: [Synth 8-5546] ROM "template_reg[0][0]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "template_reg[0][1]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "template_reg[0][2]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "template_reg[0][3]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "template_reg[0][4]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "template_reg[0][5]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "template_reg[0][6]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "temp_reg[0]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "temp_reg[1]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "temp_reg[2]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "temp_reg[3]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "temp_reg[4]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "temp_reg[5]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "temp_reg[6]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "SAD_vector_reg[0]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "SAD_vector_reg[1]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "SAD_vector_reg[2]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "SAD_vector_reg[3]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "SAD_vector_reg[4]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "SAD_vector_reg[5]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "SAD_vector_reg[6]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "SAD_vector_reg[7]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "SAD_vector_reg[8]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "SAD_vector_reg[9]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "SAD_vector_reg[10]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "SAD_vector_reg[11]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "SAD_vector_reg[12]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "SAD_vector_reg[13]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "SAD_vector_reg[14]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "SAD_vector_reg[15]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "SAD_vector_reg[16]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "SAD_vector_reg[17]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "SAD_vector_reg[18]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "SAD_vector_reg[19]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "cdcnt" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "scnt" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "maxd" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "maxd" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "trigger" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fifo_oe" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
WARNING: [Synth 8-327] inferring latch for variable 'maxd_reg' [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.srcs/sources_1/new/disparity.v:277]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 658.477 ; gain = 452.027
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   3 Input     32 Bit       Adders := 1     
	   2 Input     21 Bit       Adders := 1     
	   3 Input     17 Bit       Adders := 2     
	   2 Input     17 Bit       Adders := 1     
	   2 Input     16 Bit       Adders := 1     
	   2 Input     15 Bit       Adders := 2     
	   2 Input     11 Bit       Adders := 6     
	   2 Input     10 Bit       Adders := 12    
	   3 Input     10 Bit       Adders := 5     
	   3 Input      8 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               21 Bit    Registers := 1     
	               17 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	               15 Bit    Registers := 27    
	               11 Bit    Registers := 2     
	               10 Bit    Registers := 11    
	                8 Bit    Registers := 150   
	                6 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input     21 Bit        Muxes := 1     
	   4 Input     16 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 4     
	   6 Input     10 Bit        Muxes := 7     
	   2 Input     10 Bit        Muxes := 24    
	   4 Input     10 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 5     
	   6 Input      6 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 2     
	   3 Input      3 Bit        Muxes := 2     
	   3 Input      2 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 5     
	   6 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 138   
	   2 Input      1 Bit        Muxes := 218   
	   3 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 12    
	   5 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module noip_top 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
Module clk_divs 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     21 Bit       Adders := 1     
+---Registers : 
	               21 Bit    Registers := 1     
+---Muxes : 
	   2 Input     21 Bit        Muxes := 1     
Module debounce 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   3 Input      2 Bit        Muxes := 1     
Module disparity 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   3 Input     32 Bit       Adders := 1     
	   3 Input     17 Bit       Adders := 2     
	   2 Input     15 Bit       Adders := 2     
	   2 Input     11 Bit       Adders := 4     
	   2 Input     10 Bit       Adders := 11    
	   3 Input     10 Bit       Adders := 5     
	   3 Input      8 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               17 Bit    Registers := 2     
	               15 Bit    Registers := 27    
	               10 Bit    Registers := 9     
	                8 Bit    Registers := 150   
	                6 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     15 Bit        Muxes := 4     
	   6 Input     10 Bit        Muxes := 7     
	   2 Input     10 Bit        Muxes := 23    
	   2 Input      8 Bit        Muxes := 3     
	   6 Input      6 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 2     
	   3 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 5     
	   6 Input      2 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 138   
	   2 Input      1 Bit        Muxes := 204   
	   3 Input      1 Bit        Muxes := 1     
Module vga_controller_640_60 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 2     
+---Registers : 
	               11 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module imgbuf 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 1     
	   2 Input     16 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	               10 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   4 Input     16 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   4 Input     10 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 8     
	   4 Input      1 Bit        Muxes := 12    
	   5 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
Start Parallel Synthesis Optimization  : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 658.477 ; gain = 452.027
---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-4471] merging register 'rcnt_reg[9:0]' into 'rcnt_reg[9:0]' [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.srcs/sources_1/new/disparity.v:125]
INFO: [Synth 8-4471] merging register 'row_count_reg[9:0]' into 'row_count_reg[9:0]' [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.srcs/sources_1/new/disparity.v:107]
INFO: [Synth 8-4471] merging register 'col_count_reg[9:0]' into 'col_count_reg[9:0]' [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.srcs/sources_1/new/disparity.v:108]
INFO: [Synth 8-5546] ROM "temp_reg[0]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "temp_reg[1]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "temp_reg[2]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "temp_reg[3]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "temp_reg[4]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "temp_reg[5]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "temp_reg[6]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "template_reg[0][0]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "template_reg[0][1]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "template_reg[0][2]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "template_reg[0][3]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "template_reg[0][4]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "template_reg[0][5]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "template_reg[0][6]" won't be mapped to RAM because it is too sparse
DSP Report: Generating DSP laddr1, operation Mode is: (D+A2)*(B:0x180).
DSP Report: register rcnt_reg is absorbed into DSP laddr1.
DSP Report: operator laddr1 is absorbed into DSP laddr1.
DSP Report: operator laddr2 is absorbed into DSP laddr1.
DSP Report: Generating DSP result_addr_reg, operation Mode is: C'+A2*(B:0x180).
DSP Report: register row_count_reg is absorbed into DSP result_addr_reg.
DSP Report: register col_count_reg is absorbed into DSP result_addr_reg.
DSP Report: register result_addr_reg is absorbed into DSP result_addr_reg.
DSP Report: operator result_addr0 is absorbed into DSP result_addr_reg.
DSP Report: operator result_addr1 is absorbed into DSP result_addr_reg.
INFO: [Synth 8-4471] merging register 'camctl/pixel_reg[9:0]' into 'camctl/pixel_reg[9:0]' [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.srcs/sources_1/new/camctl.v:134]
DSP Report: Generating DSP camctl/lwrite1, operation Mode is: A*(B:0x180).
DSP Report: operator camctl/lwrite1 is absorbed into DSP camctl/lwrite1.
DSP Report: Generating DSP camctl/lwrite0, operation Mode is: PCIN+(A:0x0):B2+(C:0xffffffffff80).
DSP Report: register camctl/pixel_reg is absorbed into DSP camctl/lwrite0.
DSP Report: operator camctl/lwrite0 is absorbed into DSP camctl/lwrite0.
DSP Report: Generating DSP addrb0, operation Mode is: C'+A2*(B:0x180).
DSP Report: register vga/vcounter_reg is absorbed into DSP addrb0.
DSP Report: register vga/hcounter_reg is absorbed into DSP addrb0.
DSP Report: operator addrb0 is absorbed into DSP addrb0.
DSP Report: operator addrb1 is absorbed into DSP addrb0.
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:00:19 ; elapsed = 00:00:22 . Memory (MB): peak = 658.477 ; gain = 452.027
---------------------------------------------------------------------------------
Finished Parallel Reinference  : Time (s): cpu = 00:00:19 ; elapsed = 00:00:22 . Memory (MB): peak = 658.477 ; gain = 452.027

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping  Report (see note below)
+------------+------------------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping                        | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+------------------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|disparity   | (D+A2)*(B:0x180)                   | 10     | 9      | -      | 10     | 20     | 1    | 0    | -    | 0    | 0     | 0    | 0    | 
|disparity   | C'+A2*(B:0x180)                    | 10     | 9      | 10     | -      | 19     | 1    | 0    | 1    | -    | -     | 0    | 1    | 
|imgbuf      | A*(B:0x180)                        | 17     | 9      | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|noip_top    | PCIN+(A:0x0):B2+(C:0xffffffffff80) | 30     | 10     | 8      | -      | -1     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|noip_top    | C'+A2*(B:0x180)                    | 11     | 9      | 11     | -      | 19     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
+------------+------------------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3886] merging instance 'disp/index_reg[6]' (FDE) to 'disp/index_reg[7]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (disp/\index_reg[7] )
INFO: [Synth 8-3886] merging instance 'disp/result_data_reg[6]' (FDE) to 'disp/result_data_reg[7]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (disp/\result_data_reg[7] )
WARNING: [Synth 8-3332] Sequential element (index_reg[7]) is unused and will be removed from module disparity.
WARNING: [Synth 8-3332] Sequential element (index_reg[6]) is unused and will be removed from module disparity.
WARNING: [Synth 8-3332] Sequential element (result_data_reg[7]) is unused and will be removed from module disparity.
WARNING: [Synth 8-3332] Sequential element (result_data_reg[6]) is unused and will be removed from module disparity.
INFO: [Synth 8-3886] merging instance 'disp/cdcnt_reg[4]' (FDE) to 'disp/cdcnt_reg[9]'
INFO: [Synth 8-3886] merging instance 'disp/cdcnt_reg[3]' (FDE) to 'disp/cdcnt_reg[9]'
INFO: [Synth 8-3886] merging instance 'disp/cdcnt_reg[5]' (FDE) to 'disp/cdcnt_reg[9]'
INFO: [Synth 8-3886] merging instance 'disp/cdcnt_reg[6]' (FDE) to 'disp/cdcnt_reg[9]'
INFO: [Synth 8-3886] merging instance 'disp/cdcnt_reg[9]' (FDE) to 'disp/cdcnt_reg[8]'
INFO: [Synth 8-3886] merging instance 'disp/cdcnt_reg[7]' (FDE) to 'disp/cdcnt_reg[8]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (disp/\cdcnt_reg[8] )
INFO: [Synth 8-3886] merging instance 'disp/rdcnt_reg[9]' (FDE) to 'disp/rdcnt_reg[8]'
INFO: [Synth 8-3886] merging instance 'disp/rdcnt_reg[8]' (FDE) to 'disp/rdcnt_reg[7]'
INFO: [Synth 8-3886] merging instance 'disp/rdcnt_reg[3]' (FDE) to 'disp/rdcnt_reg[7]'
INFO: [Synth 8-3886] merging instance 'disp/rdcnt_reg[6]' (FDE) to 'disp/rdcnt_reg[7]'
INFO: [Synth 8-3886] merging instance 'disp/rdcnt_reg[7]' (FDE) to 'disp/rdcnt_reg[5]'
INFO: [Synth 8-3886] merging instance 'disp/rdcnt_reg[4]' (FDE) to 'disp/rdcnt_reg[5]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (disp/\rdcnt_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (disp/\col_count_reg[9] )
INFO: [Synth 8-3886] merging instance 'disp/ccnt_reg[9]' (FDE) to 'disp/ccnt_reg[8]'
INFO: [Synth 8-3886] merging instance 'disp/ccnt_reg[5]' (FDE) to 'disp/ccnt_reg[8]'
INFO: [Synth 8-3886] merging instance 'disp/ccnt_reg[8]' (FDE) to 'disp/ccnt_reg[7]'
INFO: [Synth 8-3886] merging instance 'disp/ccnt_reg[4]' (FDE) to 'disp/ccnt_reg[7]'
INFO: [Synth 8-3886] merging instance 'disp/ccnt_reg[7]' (FDE) to 'disp/ccnt_reg[6]'
INFO: [Synth 8-3886] merging instance 'disp/ccnt_reg[3]' (FDE) to 'disp/ccnt_reg[6]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (disp/\ccnt_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (disp/\maxd_reg[5] )
WARNING: [Synth 8-3332] Sequential element (maxd_reg[5]) is unused and will be removed from module disparity.
WARNING: [Synth 8-3332] Sequential element (cdcnt_reg[9]) is unused and will be removed from module disparity.
WARNING: [Synth 8-3332] Sequential element (cdcnt_reg[8]) is unused and will be removed from module disparity.
WARNING: [Synth 8-3332] Sequential element (cdcnt_reg[7]) is unused and will be removed from module disparity.
WARNING: [Synth 8-3332] Sequential element (cdcnt_reg[6]) is unused and will be removed from module disparity.
WARNING: [Synth 8-3332] Sequential element (cdcnt_reg[5]) is unused and will be removed from module disparity.
WARNING: [Synth 8-3332] Sequential element (cdcnt_reg[4]) is unused and will be removed from module disparity.
WARNING: [Synth 8-3332] Sequential element (cdcnt_reg[3]) is unused and will be removed from module disparity.
WARNING: [Synth 8-3332] Sequential element (ccnt_reg[9]) is unused and will be removed from module disparity.
WARNING: [Synth 8-3332] Sequential element (ccnt_reg[8]) is unused and will be removed from module disparity.
WARNING: [Synth 8-3332] Sequential element (ccnt_reg[7]) is unused and will be removed from module disparity.
WARNING: [Synth 8-3332] Sequential element (ccnt_reg[6]) is unused and will be removed from module disparity.
WARNING: [Synth 8-3332] Sequential element (ccnt_reg[5]) is unused and will be removed from module disparity.
WARNING: [Synth 8-3332] Sequential element (ccnt_reg[4]) is unused and will be removed from module disparity.
WARNING: [Synth 8-3332] Sequential element (ccnt_reg[3]) is unused and will be removed from module disparity.
WARNING: [Synth 8-3332] Sequential element (col_count_reg[9]) is unused and will be removed from module disparity.
WARNING: [Synth 8-3332] Sequential element (rdcnt_reg[9]) is unused and will be removed from module disparity.
WARNING: [Synth 8-3332] Sequential element (rdcnt_reg[8]) is unused and will be removed from module disparity.
WARNING: [Synth 8-3332] Sequential element (rdcnt_reg[7]) is unused and will be removed from module disparity.
WARNING: [Synth 8-3332] Sequential element (rdcnt_reg[6]) is unused and will be removed from module disparity.
WARNING: [Synth 8-3332] Sequential element (rdcnt_reg[5]) is unused and will be removed from module disparity.
WARNING: [Synth 8-3332] Sequential element (rdcnt_reg[4]) is unused and will be removed from module disparity.
WARNING: [Synth 8-3332] Sequential element (rdcnt_reg[3]) is unused and will be removed from module disparity.
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:00:46 ; elapsed = 00:00:49 . Memory (MB): peak = 658.477 ; gain = 452.027
---------------------------------------------------------------------------------
Finished Parallel Area Optimization  : Time (s): cpu = 00:00:46 ; elapsed = 00:00:49 . Memory (MB): peak = 658.477 ; gain = 452.027

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'clkgen/clk_100MHz' to pin 'clkgen/bbstub_clk_100MHz/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'clkgen/clk_24MHz' to pin 'clkgen/bbstub_clk_24MHz/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'clkgen/clk_25MHz' to pin 'clkgen/bbstub_clk_25MHz/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'clkgen/clk_5MHz' to pin 'clkgen/bbstub_clk_5MHz/O'
INFO: [Synth 8-5820] Moved 4 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:00 ; elapsed = 00:01:03 . Memory (MB): peak = 714.328 ; gain = 507.879
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:14 ; elapsed = 00:01:17 . Memory (MB): peak = 887.281 ; gain = 680.832
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:16 ; elapsed = 00:01:19 . Memory (MB): peak = 887.281 ; gain = 680.832
---------------------------------------------------------------------------------
Finished Parallel Technology Mapping Optimization  : Time (s): cpu = 00:01:16 ; elapsed = 00:01:19 . Memory (MB): peak = 887.281 ; gain = 680.832

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
Finished Parallel Synthesis Optimization  : Time (s): cpu = 00:01:16 ; elapsed = 00:01:19 . Memory (MB): peak = 887.281 ; gain = 680.832
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:16 ; elapsed = 00:01:20 . Memory (MB): peak = 887.281 ; gain = 680.832
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:16 ; elapsed = 00:01:20 . Memory (MB): peak = 887.281 ; gain = 680.832
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:17 ; elapsed = 00:01:20 . Memory (MB): peak = 887.281 ; gain = 680.832
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:17 ; elapsed = 00:01:20 . Memory (MB): peak = 887.281 ; gain = 680.832
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:17 ; elapsed = 00:01:20 . Memory (MB): peak = 887.281 ; gain = 680.832
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:17 ; elapsed = 00:01:20 . Memory (MB): peak = 887.281 ; gain = 680.832
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+------------------+----------+
|      |BlackBox name     |Instances |
+------+------------------+----------+
|1     |clk_wiz_0         |         1|
|2     |blk_mem_resultant |         1|
|3     |blk_mem_640_480   |         2|
+------+------------------+----------+

Report Cell Usage: 
+------+-------------------+------+
|      |Cell               |Count |
+------+-------------------+------+
|1     |blk_mem_640_480    |     1|
|2     |blk_mem_640_480__1 |     1|
|3     |blk_mem_resultant  |     1|
|4     |clk_wiz_0          |     1|
|5     |CARRY4             |    62|
|6     |DSP48E1            |     1|
|7     |DSP48E1_1          |     1|
|8     |DSP48E1_2          |     1|
|9     |DSP48E1_3          |     1|
|10    |DSP48E1_4          |     1|
|11    |LUT1               |    88|
|12    |LUT2               |   155|
|13    |LUT3               |   201|
|14    |LUT4               |   186|
|15    |LUT5               |   207|
|16    |LUT6               |   856|
|17    |MUXF7              |    57|
|18    |MUXF8              |    14|
|19    |FDRE               |  1791|
|20    |LDC                |     2|
|21    |LDP                |     3|
|22    |IBUF               |    11|
|23    |OBUF               |    22|
+------+-------------------+------+

Report Instance Areas: 
+------+---------+----------------------+------+
|      |Instance |Module                |Cells |
+------+---------+----------------------+------+
|1     |top      |                      |  3688|
|2     |  camctl |imgbuf                |   164|
|3     |  clks   |clk_divs              |    75|
|4     |  deb    |debounce              |     6|
|5     |  disp   |disparity             |  3306|
|6     |  vga    |vga_controller_640_60 |    77|
+------+---------+----------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:17 ; elapsed = 00:01:20 . Memory (MB): peak = 887.281 ; gain = 680.832
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 28 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:04 ; elapsed = 00:01:11 . Memory (MB): peak = 887.281 ; gain = 358.047
Synthesis Optimization Complete : Time (s): cpu = 00:01:17 ; elapsed = 00:01:21 . Memory (MB): peak = 887.281 ; gain = 680.832
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 83 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'noip_top' is not ideal for floorplanning, since the cellview 'disparity' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 5 instances were transformed.
  LDC => LDCE: 2 instances
  LDP => LDPE: 3 instances

INFO: [Common 17-83] Releasing license: Synthesis
122 Infos, 35 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:19 ; elapsed = 00:01:21 . Memory (MB): peak = 887.281 ; gain = 680.832
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.085 . Memory (MB): peak = 887.281 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Thu Dec 01 21:49:58 2016...

*** Running vivado
    with args -log noip_top.vds -m64 -mode batch -messageDb vivado.pb -notrace -source noip_top.tcl


****** Vivado v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source noip_top.tcl -notrace
Command: synth_design -top noip_top -part xc7z020clg484-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 12588 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 274.375 ; gain = 67.055
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'noip_top' [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.srcs/sources_1/new/noip_top.v:3]
INFO: [Synth 8-638] synthesizing module 'clk_wiz_0' [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.runs/synth_1/.Xil/Vivado-5668-Georges-T460p/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-256] done synthesizing module 'clk_wiz_0' (1#1) [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.runs/synth_1/.Xil/Vivado-5668-Georges-T460p/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-638] synthesizing module 'clk_divs' [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.srcs/sources_1/new/clkdivs.v:3]
INFO: [Synth 8-256] done synthesizing module 'clk_divs' (2#1) [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.srcs/sources_1/new/clkdivs.v:3]
INFO: [Synth 8-638] synthesizing module 'debounce' [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.srcs/sources_1/new/debounce.v:1]
INFO: [Synth 8-256] done synthesizing module 'debounce' (3#1) [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.srcs/sources_1/new/debounce.v:1]
INFO: [Synth 8-638] synthesizing module 'disparity' [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.srcs/sources_1/new/disparity.v:5]
	Parameter WIDTH bound to: 383 - type: integer 
	Parameter HEIGHT bound to: 287 - type: integer 
	Parameter SEARCH_RANGE bound to: 19 - type: integer 
	Parameter HALF_BLOCK bound to: 3 - type: integer 
	Parameter BLOCK_SIZE bound to: 7 - type: integer 
	Parameter BLOCK_SIZE0 bound to: 6 - type: integer 
	Parameter IDLE bound to: 3'b000 
	Parameter READ bound to: 3'b001 
	Parameter SEPARATE bound to: 3'b010 
	Parameter SAD bound to: 3'b011 
	Parameter FINALIZE bound to: 3'b100 
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.srcs/sources_1/new/disparity.v:104]
INFO: [Synth 8-256] done synthesizing module 'disparity' (4#1) [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.srcs/sources_1/new/disparity.v:5]
INFO: [Synth 8-638] synthesizing module 'vga_controller_640_60' [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.srcs/sources_1/new/vga.vhd:88]
INFO: [Synth 8-256] done synthesizing module 'vga_controller_640_60' (5#1) [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.srcs/sources_1/new/vga.vhd:88]
INFO: [Synth 8-638] synthesizing module 'imgbuf' [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.srcs/sources_1/new/camctl.v:6]
	Parameter ready bound to: 2'b00 
	Parameter read bound to: 2'b01 
	Parameter done bound to: 2'b10 
	Parameter init bound to: 2'b11 
INFO: [Synth 8-638] synthesizing module 'blk_mem_640_480' [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.runs/synth_1/.Xil/Vivado-5668-Georges-T460p/realtime/blk_mem_640_480_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_640_480' (6#1) [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.runs/synth_1/.Xil/Vivado-5668-Georges-T460p/realtime/blk_mem_640_480_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'imgbuf' (7#1) [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.srcs/sources_1/new/camctl.v:6]
INFO: [Synth 8-638] synthesizing module 'blk_mem_resultant' [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.runs/synth_1/.Xil/Vivado-5668-Georges-T460p/realtime/blk_mem_resultant_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_resultant' (8#1) [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.runs/synth_1/.Xil/Vivado-5668-Georges-T460p/realtime/blk_mem_resultant_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'noip_top' (9#1) [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.srcs/sources_1/new/noip_top.v:3]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 335.438 ; gain = 128.117
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 335.438 ; gain = 128.117
---------------------------------------------------------------------------------
WARNING: [Project 1-560] Could not resolve non-primitive black box cell 'blk_mem_640_480' instantiated as 'camctl/left'. 2 instances of this cell are unresolved black boxes. [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.srcs/sources_1/new/camctl.v:68]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'blk_mem_resultant' instantiated as 'resultant' [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.srcs/sources_1/new/noip_top.v:134]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'clk_wiz_0' instantiated as 'clkgen' [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.srcs/sources_1/new/noip_top.v:24]
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.runs/synth_1/.Xil/Vivado-5668-Georges-T460p/dcp/clk_wiz_0_in_context.xdc] for cell 'clkgen'
Finished Parsing XDC File [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.runs/synth_1/.Xil/Vivado-5668-Georges-T460p/dcp/clk_wiz_0_in_context.xdc] for cell 'clkgen'
Parsing XDC File [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.runs/synth_1/.Xil/Vivado-5668-Georges-T460p/dcp_2/blk_mem_resultant_in_context.xdc] for cell 'resultant'
Finished Parsing XDC File [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.runs/synth_1/.Xil/Vivado-5668-Georges-T460p/dcp_2/blk_mem_resultant_in_context.xdc] for cell 'resultant'
Parsing XDC File [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.runs/synth_1/.Xil/Vivado-5668-Georges-T460p/dcp_3/blk_mem_640_480_in_context.xdc] for cell 'camctl/left'
Finished Parsing XDC File [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.runs/synth_1/.Xil/Vivado-5668-Georges-T460p/dcp_3/blk_mem_640_480_in_context.xdc] for cell 'camctl/left'
Parsing XDC File [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.runs/synth_1/.Xil/Vivado-5668-Georges-T460p/dcp_3/blk_mem_640_480_in_context.xdc] for cell 'camctl/right'
Finished Parsing XDC File [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.runs/synth_1/.Xil/Vivado-5668-Georges-T460p/dcp_3/blk_mem_640_480_in_context.xdc] for cell 'camctl/right'
Parsing XDC File [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.srcs/constrs_1/new/top.xdc]
Finished Parsing XDC File [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.srcs/constrs_1/new/top.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.srcs/constrs_1/new/top.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/noip_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/noip_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.016 . Memory (MB): peak = 658.227 ; gain = 0.000
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'resultant' at clock pin 'clka' is different from the actual clock period '10.000', this can result in different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'camctl/left' at clock pin 'clkb' is different from the actual clock period '10.000', this can result in different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'camctl/right' at clock pin 'clkb' is different from the actual clock period '10.000', this can result in different synthesis results.
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:19 ; elapsed = 00:00:23 . Memory (MB): peak = 658.227 ; gain = 450.906
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:19 ; elapsed = 00:00:23 . Memory (MB): peak = 658.227 ; gain = 450.906
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for sysclk. (constraint file  C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.runs/synth_1/.Xil/Vivado-5668-Georges-T460p/dcp/clk_wiz_0_in_context.xdc, line 6).
Applied set_property CLOCK_BUFFER_TYPE = NONE for sysclk. (constraint file  C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.runs/synth_1/.Xil/Vivado-5668-Georges-T460p/dcp/clk_wiz_0_in_context.xdc, line 7).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:19 ; elapsed = 00:00:23 . Memory (MB): peak = 658.227 ; gain = 450.906
---------------------------------------------------------------------------------
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.srcs/sources_1/new/disparity.v:165]
INFO: [Synth 8-5546] ROM "template_reg[0][0]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "template_reg[0][1]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "template_reg[0][2]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "template_reg[0][3]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "template_reg[0][4]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "template_reg[0][5]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "template_reg[0][6]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "temp_reg[0]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "temp_reg[1]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "temp_reg[2]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "temp_reg[3]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "temp_reg[4]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "temp_reg[5]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "temp_reg[6]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "SAD_vector_reg[0]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "SAD_vector_reg[1]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "SAD_vector_reg[2]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "SAD_vector_reg[3]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "SAD_vector_reg[4]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "SAD_vector_reg[5]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "SAD_vector_reg[6]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "SAD_vector_reg[7]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "SAD_vector_reg[8]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "SAD_vector_reg[9]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "SAD_vector_reg[10]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "SAD_vector_reg[11]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "SAD_vector_reg[12]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "SAD_vector_reg[13]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "SAD_vector_reg[14]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "SAD_vector_reg[15]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "SAD_vector_reg[16]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "SAD_vector_reg[17]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "SAD_vector_reg[18]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "SAD_vector_reg[19]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "cdcnt" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "scnt" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "maxd" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "maxd" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "trigger" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fifo_oe" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
WARNING: [Synth 8-327] inferring latch for variable 'maxd_reg' [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.srcs/sources_1/new/disparity.v:277]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:20 ; elapsed = 00:00:25 . Memory (MB): peak = 658.227 ; gain = 450.906
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   3 Input     32 Bit       Adders := 1     
	   2 Input     21 Bit       Adders := 1     
	   3 Input     17 Bit       Adders := 2     
	   2 Input     17 Bit       Adders := 1     
	   2 Input     16 Bit       Adders := 1     
	   2 Input     15 Bit       Adders := 2     
	   2 Input     11 Bit       Adders := 2     
	   2 Input     10 Bit       Adders := 5     
	   2 Input      9 Bit       Adders := 11    
	   3 Input      9 Bit       Adders := 5     
	   3 Input      8 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               21 Bit    Registers := 1     
	               17 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	               15 Bit    Registers := 27    
	               11 Bit    Registers := 2     
	               10 Bit    Registers := 2     
	                9 Bit    Registers := 8     
	                8 Bit    Registers := 150   
	                6 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input     21 Bit        Muxes := 1     
	   4 Input     16 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 6     
	   4 Input     10 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 1     
	   6 Input      9 Bit        Muxes := 7     
	   2 Input      9 Bit        Muxes := 23    
	   2 Input      8 Bit        Muxes := 5     
	   6 Input      6 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 2     
	   3 Input      3 Bit        Muxes := 2     
	   3 Input      2 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 5     
	   6 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 138   
	   2 Input      1 Bit        Muxes := 218   
	   3 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 12    
	   5 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module noip_top 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
Module clk_divs 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     21 Bit       Adders := 1     
+---Registers : 
	               21 Bit    Registers := 1     
+---Muxes : 
	   2 Input     21 Bit        Muxes := 1     
Module debounce 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   3 Input      2 Bit        Muxes := 1     
Module disparity 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   3 Input     32 Bit       Adders := 1     
	   3 Input     17 Bit       Adders := 2     
	   2 Input     15 Bit       Adders := 2     
	   2 Input     10 Bit       Adders := 4     
	   2 Input      9 Bit       Adders := 11    
	   3 Input      9 Bit       Adders := 5     
	   3 Input      8 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               17 Bit    Registers := 2     
	               15 Bit    Registers := 27    
	                9 Bit    Registers := 8     
	                8 Bit    Registers := 150   
	                6 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     15 Bit        Muxes := 6     
	   6 Input      9 Bit        Muxes := 7     
	   2 Input      9 Bit        Muxes := 23    
	   2 Input      8 Bit        Muxes := 3     
	   6 Input      6 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 2     
	   3 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 5     
	   6 Input      2 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 138   
	   2 Input      1 Bit        Muxes := 204   
	   3 Input      1 Bit        Muxes := 1     
Module vga_controller_640_60 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 2     
+---Registers : 
	               11 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module imgbuf 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 1     
	   2 Input     16 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	               10 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   4 Input     16 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   4 Input     10 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 8     
	   4 Input      1 Bit        Muxes := 12    
	   5 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
Start Parallel Synthesis Optimization  : Time (s): cpu = 00:00:21 ; elapsed = 00:00:25 . Memory (MB): peak = 658.227 ; gain = 450.906
---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-4471] merging register 'rcnt_reg[8:0]' into 'rcnt_reg[8:0]' [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.srcs/sources_1/new/disparity.v:125]
INFO: [Synth 8-4471] merging register 'row_count_reg[8:0]' into 'row_count_reg[8:0]' [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.srcs/sources_1/new/disparity.v:107]
INFO: [Synth 8-4471] merging register 'col_count_reg[8:0]' into 'col_count_reg[8:0]' [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.srcs/sources_1/new/disparity.v:108]
INFO: [Synth 8-5546] ROM "temp_reg[0]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "temp_reg[1]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "temp_reg[2]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "temp_reg[3]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "temp_reg[4]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "temp_reg[5]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "temp_reg[6]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "template_reg[0][0]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "template_reg[0][1]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "template_reg[0][2]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "template_reg[0][3]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "template_reg[0][4]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "template_reg[0][5]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "template_reg[0][6]" won't be mapped to RAM because it is too sparse
DSP Report: Generating DSP laddr1, operation Mode is: (D+A2)*(B:0x180).
DSP Report: register rcnt_reg is absorbed into DSP laddr1.
DSP Report: operator laddr1 is absorbed into DSP laddr1.
DSP Report: operator laddr2 is absorbed into DSP laddr1.
INFO: [Synth 8-4471] merging register 'camctl/pixel_reg[9:0]' into 'camctl/pixel_reg[9:0]' [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.srcs/sources_1/new/camctl.v:134]
DSP Report: Generating DSP camctl/lwrite1, operation Mode is: A*(B:0x180).
DSP Report: operator camctl/lwrite1 is absorbed into DSP camctl/lwrite1.
DSP Report: Generating DSP camctl/lwrite0, operation Mode is: PCIN+(A:0x0):B2+(C:0xffffffffff80).
DSP Report: register camctl/pixel_reg is absorbed into DSP camctl/lwrite0.
DSP Report: operator camctl/lwrite0 is absorbed into DSP camctl/lwrite0.
DSP Report: Generating DSP addrb0, operation Mode is: C'+A2*(B:0x180).
DSP Report: register vga/vcounter_reg is absorbed into DSP addrb0.
DSP Report: register vga/hcounter_reg is absorbed into DSP addrb0.
DSP Report: operator addrb0 is absorbed into DSP addrb0.
DSP Report: operator addrb1 is absorbed into DSP addrb0.
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:00:22 ; elapsed = 00:00:27 . Memory (MB): peak = 658.227 ; gain = 450.906
---------------------------------------------------------------------------------
Finished Parallel Reinference  : Time (s): cpu = 00:00:22 ; elapsed = 00:00:27 . Memory (MB): peak = 658.227 ; gain = 450.906

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping  Report (see note below)
+------------+------------------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping                        | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+------------------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|disparity   | (D+A2)*(B:0x180)                   | 9      | 9      | -      | 9      | 19     | 1    | 0    | -    | 0    | 0     | 0    | 0    | 
|imgbuf      | A*(B:0x180)                        | 17     | 9      | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|noip_top    | PCIN+(A:0x0):B2+(C:0xffffffffff80) | 30     | 10     | 8      | -      | -1     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|noip_top    | C'+A2*(B:0x180)                    | 11     | 9      | 11     | -      | 19     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
+------------+------------------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3886] merging instance 'disp/index_reg[6]' (FDE) to 'disp/index_reg[7]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (disp/\index_reg[7] )
INFO: [Synth 8-3886] merging instance 'disp/result_data_reg[6]' (FDE) to 'disp/result_data_reg[7]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (disp/\result_data_reg[7] )
WARNING: [Synth 8-3332] Sequential element (index_reg[7]) is unused and will be removed from module disparity.
WARNING: [Synth 8-3332] Sequential element (index_reg[6]) is unused and will be removed from module disparity.
WARNING: [Synth 8-3332] Sequential element (result_data_reg[7]) is unused and will be removed from module disparity.
WARNING: [Synth 8-3332] Sequential element (result_data_reg[6]) is unused and will be removed from module disparity.
INFO: [Synth 8-3886] merging instance 'disp/rdcnt_reg[5]' (FDE) to 'disp/rdcnt_reg[8]'
INFO: [Synth 8-3886] merging instance 'disp/rdcnt_reg[6]' (FDE) to 'disp/rdcnt_reg[8]'
INFO: [Synth 8-3886] merging instance 'disp/rdcnt_reg[8]' (FDE) to 'disp/rdcnt_reg[7]'
INFO: [Synth 8-3886] merging instance 'disp/rdcnt_reg[7]' (FDE) to 'disp/rdcnt_reg[4]'
INFO: [Synth 8-3886] merging instance 'disp/rdcnt_reg[3]' (FDE) to 'disp/rdcnt_reg[4]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (disp/\rdcnt_reg[4] )
INFO: [Synth 8-3886] merging instance 'disp/cdcnt_reg[3]' (FDE) to 'disp/cdcnt_reg[8]'
INFO: [Synth 8-3886] merging instance 'disp/cdcnt_reg[4]' (FDE) to 'disp/cdcnt_reg[8]'
INFO: [Synth 8-3886] merging instance 'disp/cdcnt_reg[5]' (FDE) to 'disp/cdcnt_reg[8]'
INFO: [Synth 8-3886] merging instance 'disp/cdcnt_reg[6]' (FDE) to 'disp/cdcnt_reg[8]'
INFO: [Synth 8-3886] merging instance 'disp/cdcnt_reg[8]' (FDE) to 'disp/cdcnt_reg[7]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (disp/\cdcnt_reg[7] )
INFO: [Synth 8-3886] merging instance 'disp/ccnt_reg[8]' (FDE) to 'disp/ccnt_reg[7]'
INFO: [Synth 8-3886] merging instance 'disp/ccnt_reg[6]' (FDE) to 'disp/ccnt_reg[7]'
INFO: [Synth 8-3886] merging instance 'disp/ccnt_reg[7]' (FDE) to 'disp/ccnt_reg[5]'
INFO: [Synth 8-3886] merging instance 'disp/ccnt_reg[4]' (FDE) to 'disp/ccnt_reg[5]'
INFO: [Synth 8-3886] merging instance 'disp/ccnt_reg[5]' (FDE) to 'disp/ccnt_reg[3]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (disp/\ccnt_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (disp/\maxd_reg[5] )
WARNING: [Synth 8-3332] Sequential element (maxd_reg[5]) is unused and will be removed from module disparity.
WARNING: [Synth 8-3332] Sequential element (cdcnt_reg[8]) is unused and will be removed from module disparity.
WARNING: [Synth 8-3332] Sequential element (cdcnt_reg[7]) is unused and will be removed from module disparity.
WARNING: [Synth 8-3332] Sequential element (cdcnt_reg[6]) is unused and will be removed from module disparity.
WARNING: [Synth 8-3332] Sequential element (cdcnt_reg[5]) is unused and will be removed from module disparity.
WARNING: [Synth 8-3332] Sequential element (cdcnt_reg[4]) is unused and will be removed from module disparity.
WARNING: [Synth 8-3332] Sequential element (cdcnt_reg[3]) is unused and will be removed from module disparity.
WARNING: [Synth 8-3332] Sequential element (ccnt_reg[8]) is unused and will be removed from module disparity.
WARNING: [Synth 8-3332] Sequential element (ccnt_reg[7]) is unused and will be removed from module disparity.
WARNING: [Synth 8-3332] Sequential element (ccnt_reg[6]) is unused and will be removed from module disparity.
WARNING: [Synth 8-3332] Sequential element (ccnt_reg[5]) is unused and will be removed from module disparity.
WARNING: [Synth 8-3332] Sequential element (ccnt_reg[4]) is unused and will be removed from module disparity.
WARNING: [Synth 8-3332] Sequential element (ccnt_reg[3]) is unused and will be removed from module disparity.
WARNING: [Synth 8-3332] Sequential element (rdcnt_reg[8]) is unused and will be removed from module disparity.
WARNING: [Synth 8-3332] Sequential element (rdcnt_reg[7]) is unused and will be removed from module disparity.
WARNING: [Synth 8-3332] Sequential element (rdcnt_reg[6]) is unused and will be removed from module disparity.
WARNING: [Synth 8-3332] Sequential element (rdcnt_reg[5]) is unused and will be removed from module disparity.
WARNING: [Synth 8-3332] Sequential element (rdcnt_reg[4]) is unused and will be removed from module disparity.
WARNING: [Synth 8-3332] Sequential element (rdcnt_reg[3]) is unused and will be removed from module disparity.
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:00:56 ; elapsed = 00:01:01 . Memory (MB): peak = 658.227 ; gain = 450.906
---------------------------------------------------------------------------------
Finished Parallel Area Optimization  : Time (s): cpu = 00:00:56 ; elapsed = 00:01:01 . Memory (MB): peak = 658.227 ; gain = 450.906

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'clkgen/clk_100MHz' to pin 'clkgen/bbstub_clk_100MHz/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'clkgen/clk_24MHz' to pin 'clkgen/bbstub_clk_24MHz/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'clkgen/clk_25MHz' to pin 'clkgen/bbstub_clk_25MHz/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'clkgen/clk_5MHz' to pin 'clkgen/bbstub_clk_5MHz/O'
INFO: [Synth 8-5820] Moved 4 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:10 ; elapsed = 00:01:16 . Memory (MB): peak = 711.992 ; gain = 504.672
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:23 ; elapsed = 00:01:29 . Memory (MB): peak = 879.660 ; gain = 672.340
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:25 ; elapsed = 00:01:31 . Memory (MB): peak = 879.660 ; gain = 672.340
---------------------------------------------------------------------------------
Finished Parallel Technology Mapping Optimization  : Time (s): cpu = 00:01:25 ; elapsed = 00:01:31 . Memory (MB): peak = 879.660 ; gain = 672.340

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
Finished Parallel Synthesis Optimization  : Time (s): cpu = 00:01:25 ; elapsed = 00:01:31 . Memory (MB): peak = 879.660 ; gain = 672.340
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:26 ; elapsed = 00:01:32 . Memory (MB): peak = 879.660 ; gain = 672.340
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:26 ; elapsed = 00:01:32 . Memory (MB): peak = 879.660 ; gain = 672.340
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:26 ; elapsed = 00:01:32 . Memory (MB): peak = 879.660 ; gain = 672.340
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:26 ; elapsed = 00:01:32 . Memory (MB): peak = 879.660 ; gain = 672.340
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:27 ; elapsed = 00:01:33 . Memory (MB): peak = 879.660 ; gain = 672.340
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:27 ; elapsed = 00:01:33 . Memory (MB): peak = 879.660 ; gain = 672.340
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+------------------+----------+
|      |BlackBox name     |Instances |
+------+------------------+----------+
|1     |clk_wiz_0         |         1|
|2     |blk_mem_resultant |         1|
|3     |blk_mem_640_480   |         2|
+------+------------------+----------+

Report Cell Usage: 
+------+-------------------+------+
|      |Cell               |Count |
+------+-------------------+------+
|1     |blk_mem_640_480    |     1|
|2     |blk_mem_640_480__1 |     1|
|3     |blk_mem_resultant  |     1|
|4     |clk_wiz_0          |     1|
|5     |CARRY4             |    68|
|6     |DSP48E1            |     1|
|7     |DSP48E1_1          |     1|
|8     |DSP48E1_2          |     1|
|9     |DSP48E1_3          |     1|
|10    |LUT1               |   102|
|11    |LUT2               |   203|
|12    |LUT3               |   218|
|13    |LUT4               |   179|
|14    |LUT5               |   206|
|15    |LUT6               |   812|
|16    |MUXF7              |    78|
|17    |MUXF8              |    23|
|18    |FDRE               |  1810|
|19    |LDC                |     2|
|20    |LDP                |     3|
|21    |IBUF               |    11|
|22    |OBUF               |    22|
+------+-------------------+------+

Report Instance Areas: 
+------+---------+----------------------+------+
|      |Instance |Module                |Cells |
+------+---------+----------------------+------+
|1     |top      |                      |  3769|
|2     |  camctl |imgbuf                |   164|
|3     |  clks   |clk_divs              |    75|
|4     |  deb    |debounce              |     6|
|5     |  disp   |disparity             |  3388|
|6     |  vga    |vga_controller_640_60 |    77|
+------+---------+----------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:27 ; elapsed = 00:01:33 . Memory (MB): peak = 879.660 ; gain = 672.340
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 24 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:12 ; elapsed = 00:01:20 . Memory (MB): peak = 879.660 ; gain = 349.551
Synthesis Optimization Complete : Time (s): cpu = 00:01:27 ; elapsed = 00:01:33 . Memory (MB): peak = 879.660 ; gain = 672.340
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 88 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'noip_top' is not ideal for floorplanning, since the cellview 'disparity' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 5 instances were transformed.
  LDC => LDCE: 2 instances
  LDP => LDPE: 3 instances

INFO: [Common 17-83] Releasing license: Synthesis
118 Infos, 31 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:28 ; elapsed = 00:01:33 . Memory (MB): peak = 879.660 ; gain = 672.340
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.053 . Memory (MB): peak = 879.660 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Fri Dec 02 15:58:04 2016...

*** Running vivado
    with args -log noip_top.vds -m64 -mode batch -messageDb vivado.pb -notrace -source noip_top.tcl


****** Vivado v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source noip_top.tcl -notrace
Command: synth_design -top noip_top -part xc7z020clg484-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 15608 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 274.652 ; gain = 67.301
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'noip_top' [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.srcs/sources_1/new/noip_top.v:3]
INFO: [Synth 8-638] synthesizing module 'clk_wiz_0' [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.runs/synth_1/.Xil/Vivado-7220-Georges-T460p/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-256] done synthesizing module 'clk_wiz_0' (1#1) [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.runs/synth_1/.Xil/Vivado-7220-Georges-T460p/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-638] synthesizing module 'clk_divs' [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.srcs/sources_1/new/clkdivs.v:3]
INFO: [Synth 8-256] done synthesizing module 'clk_divs' (2#1) [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.srcs/sources_1/new/clkdivs.v:3]
INFO: [Synth 8-638] synthesizing module 'debounce' [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.srcs/sources_1/new/debounce.v:1]
INFO: [Synth 8-256] done synthesizing module 'debounce' (3#1) [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.srcs/sources_1/new/debounce.v:1]
INFO: [Synth 8-638] synthesizing module 'disparity' [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.srcs/sources_1/new/disparity.v:5]
	Parameter WIDTH bound to: 383 - type: integer 
	Parameter HEIGHT bound to: 287 - type: integer 
	Parameter SEARCH_RANGE bound to: 19 - type: integer 
	Parameter HALF_BLOCK bound to: 3 - type: integer 
	Parameter BLOCK_SIZE bound to: 7 - type: integer 
	Parameter BLOCK_SIZE0 bound to: 6 - type: integer 
	Parameter IDLE bound to: 3'b000 
	Parameter READ bound to: 3'b001 
	Parameter SEPARATE bound to: 3'b010 
	Parameter SAD bound to: 3'b011 
	Parameter FINALIZE bound to: 3'b100 
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.srcs/sources_1/new/disparity.v:105]
INFO: [Synth 8-256] done synthesizing module 'disparity' (4#1) [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.srcs/sources_1/new/disparity.v:5]
INFO: [Synth 8-638] synthesizing module 'vga_controller_640_60' [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.srcs/sources_1/new/vga.vhd:88]
INFO: [Synth 8-256] done synthesizing module 'vga_controller_640_60' (5#1) [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.srcs/sources_1/new/vga.vhd:88]
INFO: [Synth 8-638] synthesizing module 'imgbuf' [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.srcs/sources_1/new/camctl.v:6]
	Parameter ready bound to: 2'b00 
	Parameter read bound to: 2'b01 
	Parameter done bound to: 2'b10 
	Parameter init bound to: 2'b11 
INFO: [Synth 8-638] synthesizing module 'blk_mem_640_480' [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.runs/synth_1/.Xil/Vivado-7220-Georges-T460p/realtime/blk_mem_640_480_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_640_480' (6#1) [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.runs/synth_1/.Xil/Vivado-7220-Georges-T460p/realtime/blk_mem_640_480_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'imgbuf' (7#1) [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.srcs/sources_1/new/camctl.v:6]
INFO: [Synth 8-638] synthesizing module 'blk_mem_resultant' [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.runs/synth_1/.Xil/Vivado-7220-Georges-T460p/realtime/blk_mem_resultant_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_resultant' (8#1) [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.runs/synth_1/.Xil/Vivado-7220-Georges-T460p/realtime/blk_mem_resultant_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'noip_top' (9#1) [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.srcs/sources_1/new/noip_top.v:3]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 335.742 ; gain = 128.391
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:11 . Memory (MB): peak = 335.742 ; gain = 128.391
---------------------------------------------------------------------------------
WARNING: [Project 1-560] Could not resolve non-primitive black box cell 'blk_mem_640_480' instantiated as 'camctl/left'. 2 instances of this cell are unresolved black boxes. [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.srcs/sources_1/new/camctl.v:68]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'blk_mem_resultant' instantiated as 'resultant' [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.srcs/sources_1/new/noip_top.v:134]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'clk_wiz_0' instantiated as 'clkgen' [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.srcs/sources_1/new/noip_top.v:24]
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.runs/synth_1/.Xil/Vivado-7220-Georges-T460p/dcp/clk_wiz_0_in_context.xdc] for cell 'clkgen'
Finished Parsing XDC File [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.runs/synth_1/.Xil/Vivado-7220-Georges-T460p/dcp/clk_wiz_0_in_context.xdc] for cell 'clkgen'
Parsing XDC File [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.runs/synth_1/.Xil/Vivado-7220-Georges-T460p/dcp_2/blk_mem_resultant_in_context.xdc] for cell 'resultant'
Finished Parsing XDC File [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.runs/synth_1/.Xil/Vivado-7220-Georges-T460p/dcp_2/blk_mem_resultant_in_context.xdc] for cell 'resultant'
Parsing XDC File [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.runs/synth_1/.Xil/Vivado-7220-Georges-T460p/dcp_3/blk_mem_640_480_in_context.xdc] for cell 'camctl/left'
Finished Parsing XDC File [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.runs/synth_1/.Xil/Vivado-7220-Georges-T460p/dcp_3/blk_mem_640_480_in_context.xdc] for cell 'camctl/left'
Parsing XDC File [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.runs/synth_1/.Xil/Vivado-7220-Georges-T460p/dcp_3/blk_mem_640_480_in_context.xdc] for cell 'camctl/right'
Finished Parsing XDC File [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.runs/synth_1/.Xil/Vivado-7220-Georges-T460p/dcp_3/blk_mem_640_480_in_context.xdc] for cell 'camctl/right'
Parsing XDC File [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.srcs/constrs_1/new/top.xdc]
Finished Parsing XDC File [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.srcs/constrs_1/new/top.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.srcs/constrs_1/new/top.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/noip_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/noip_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.023 . Memory (MB): peak = 657.504 ; gain = 0.000
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'resultant' at clock pin 'clka' is different from the actual clock period '10.000', this can result in different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'camctl/left' at clock pin 'clkb' is different from the actual clock period '10.000', this can result in different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'camctl/right' at clock pin 'clkb' is different from the actual clock period '10.000', this can result in different synthesis results.
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:19 ; elapsed = 00:00:24 . Memory (MB): peak = 657.504 ; gain = 450.152
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:19 ; elapsed = 00:00:24 . Memory (MB): peak = 657.504 ; gain = 450.152
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for sysclk. (constraint file  C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.runs/synth_1/.Xil/Vivado-7220-Georges-T460p/dcp/clk_wiz_0_in_context.xdc, line 6).
Applied set_property CLOCK_BUFFER_TYPE = NONE for sysclk. (constraint file  C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.runs/synth_1/.Xil/Vivado-7220-Georges-T460p/dcp/clk_wiz_0_in_context.xdc, line 7).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:19 ; elapsed = 00:00:24 . Memory (MB): peak = 657.504 ; gain = 450.152
---------------------------------------------------------------------------------
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.srcs/sources_1/new/disparity.v:166]
INFO: [Synth 8-5546] ROM "template_reg[0][0]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "template_reg[0][1]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "template_reg[0][2]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "template_reg[0][3]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "template_reg[0][4]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "template_reg[0][5]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "template_reg[0][6]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "temp_reg[0]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "temp_reg[1]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "temp_reg[2]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "temp_reg[3]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "temp_reg[4]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "temp_reg[5]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "temp_reg[6]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "SAD_vector_reg[0]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "SAD_vector_reg[1]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "SAD_vector_reg[2]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "SAD_vector_reg[3]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "SAD_vector_reg[4]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "SAD_vector_reg[5]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "SAD_vector_reg[6]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "SAD_vector_reg[7]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "SAD_vector_reg[8]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "SAD_vector_reg[9]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "SAD_vector_reg[10]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "SAD_vector_reg[11]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "SAD_vector_reg[12]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "SAD_vector_reg[13]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "SAD_vector_reg[14]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "SAD_vector_reg[15]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "SAD_vector_reg[16]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "SAD_vector_reg[17]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "SAD_vector_reg[18]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "SAD_vector_reg[19]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "cdcnt" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "scnt" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "maxd" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "maxd" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "trigger" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fifo_oe" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
WARNING: [Synth 8-327] inferring latch for variable 'maxd_reg' [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.srcs/sources_1/new/disparity.v:278]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:21 ; elapsed = 00:00:26 . Memory (MB): peak = 657.504 ; gain = 450.152
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   3 Input     32 Bit       Adders := 1     
	   2 Input     21 Bit       Adders := 1     
	   3 Input     17 Bit       Adders := 2     
	   2 Input     17 Bit       Adders := 1     
	   2 Input     16 Bit       Adders := 1     
	   2 Input     15 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 3     
	   2 Input     10 Bit       Adders := 5     
	   2 Input      9 Bit       Adders := 8     
	   3 Input      9 Bit       Adders := 5     
	   3 Input      8 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 3     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               21 Bit    Registers := 1     
	               17 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	               15 Bit    Registers := 20    
	               11 Bit    Registers := 9     
	               10 Bit    Registers := 2     
	                9 Bit    Registers := 5     
	                8 Bit    Registers := 150   
	                6 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 3     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input     21 Bit        Muxes := 1     
	   4 Input     16 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 3     
	   2 Input     11 Bit        Muxes := 3     
	   4 Input     10 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 1     
	   6 Input      9 Bit        Muxes := 4     
	   2 Input      9 Bit        Muxes := 12    
	   2 Input      8 Bit        Muxes := 5     
	   6 Input      6 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 2     
	   3 Input      3 Bit        Muxes := 2     
	   6 Input      3 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 11    
	   3 Input      2 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 5     
	   6 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 138   
	   2 Input      1 Bit        Muxes := 225   
	   3 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 12    
	   5 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module noip_top 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
Module clk_divs 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     21 Bit       Adders := 1     
+---Registers : 
	               21 Bit    Registers := 1     
+---Muxes : 
	   2 Input     21 Bit        Muxes := 1     
Module debounce 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   3 Input      2 Bit        Muxes := 1     
Module disparity 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   3 Input     32 Bit       Adders := 1     
	   3 Input     17 Bit       Adders := 2     
	   2 Input     15 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 4     
	   2 Input      9 Bit       Adders := 8     
	   3 Input      9 Bit       Adders := 5     
	   3 Input      8 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 3     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               17 Bit    Registers := 2     
	               15 Bit    Registers := 20    
	               11 Bit    Registers := 7     
	                9 Bit    Registers := 5     
	                8 Bit    Registers := 150   
	                6 Bit    Registers := 2     
	                3 Bit    Registers := 3     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     15 Bit        Muxes := 3     
	   2 Input     11 Bit        Muxes := 3     
	   6 Input      9 Bit        Muxes := 4     
	   2 Input      9 Bit        Muxes := 12    
	   2 Input      8 Bit        Muxes := 3     
	   6 Input      6 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 2     
	   3 Input      3 Bit        Muxes := 2     
	   6 Input      3 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 11    
	   2 Input      2 Bit        Muxes := 5     
	   6 Input      2 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 138   
	   2 Input      1 Bit        Muxes := 211   
	   3 Input      1 Bit        Muxes := 1     
Module vga_controller_640_60 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 2     
+---Registers : 
	               11 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module imgbuf 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 1     
	   2 Input     16 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	               10 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   4 Input     16 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   4 Input     10 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 8     
	   4 Input      1 Bit        Muxes := 12    
	   5 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
Start Parallel Synthesis Optimization  : Time (s): cpu = 00:00:21 ; elapsed = 00:00:26 . Memory (MB): peak = 657.504 ; gain = 450.152
---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-4471] merging register 'rcnt_reg[8:0]' into 'rcnt_reg[8:0]' [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.srcs/sources_1/new/disparity.v:126]
INFO: [Synth 8-4471] merging register 'row_count_reg[8:0]' into 'row_count_reg[8:0]' [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.srcs/sources_1/new/disparity.v:108]
INFO: [Synth 8-4471] merging register 'col_count_reg[8:0]' into 'col_count_reg[8:0]' [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.srcs/sources_1/new/disparity.v:109]
INFO: [Synth 8-5546] ROM "template_reg[0][0]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "template_reg[0][1]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "template_reg[0][2]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "template_reg[0][3]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "template_reg[0][4]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "template_reg[0][5]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "template_reg[0][6]" won't be mapped to RAM because it is too sparse
DSP Report: Generating DSP laddr1, operation Mode is: (D+A2)*(B:0x180).
DSP Report: register rcnt_reg is absorbed into DSP laddr1.
DSP Report: operator laddr1 is absorbed into DSP laddr1.
DSP Report: operator laddr2 is absorbed into DSP laddr1.
INFO: [Synth 8-4471] merging register 'camctl/pixel_reg[9:0]' into 'camctl/pixel_reg[9:0]' [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.srcs/sources_1/new/camctl.v:134]
DSP Report: Generating DSP camctl/lwrite1, operation Mode is: A*(B:0x180).
DSP Report: operator camctl/lwrite1 is absorbed into DSP camctl/lwrite1.
DSP Report: Generating DSP camctl/lwrite0, operation Mode is: PCIN+(A:0x0):B2+(C:0xffffffffff80).
DSP Report: register camctl/pixel_reg is absorbed into DSP camctl/lwrite0.
DSP Report: operator camctl/lwrite0 is absorbed into DSP camctl/lwrite0.
DSP Report: Generating DSP addrb0, operation Mode is: C'+A2*(B:0x180).
DSP Report: register vga/vcounter_reg is absorbed into DSP addrb0.
DSP Report: register vga/hcounter_reg is absorbed into DSP addrb0.
DSP Report: operator addrb0 is absorbed into DSP addrb0.
DSP Report: operator addrb1 is absorbed into DSP addrb0.
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:00:22 ; elapsed = 00:00:27 . Memory (MB): peak = 657.504 ; gain = 450.152
---------------------------------------------------------------------------------
Finished Parallel Reinference  : Time (s): cpu = 00:00:22 ; elapsed = 00:00:27 . Memory (MB): peak = 657.504 ; gain = 450.152

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping  Report (see note below)
+------------+------------------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping                        | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+------------------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|disparity   | (D+A2)*(B:0x180)                   | 9      | 9      | -      | 9      | 19     | 1    | 0    | -    | 0    | 0     | 0    | 0    | 
|imgbuf      | A*(B:0x180)                        | 17     | 9      | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|noip_top    | PCIN+(A:0x0):B2+(C:0xffffffffff80) | 30     | 10     | 8      | -      | -1     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|noip_top    | C'+A2*(B:0x180)                    | 11     | 9      | 11     | -      | 19     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
+------------+------------------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3886] merging instance 'disp/index_reg[6]' (FDE) to 'disp/index_reg[7]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (disp/\index_reg[7] )
INFO: [Synth 8-3886] merging instance 'disp/result_data_reg[6]' (FDE) to 'disp/result_data_reg[7]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (disp/\result_data_reg[7] )
WARNING: [Synth 8-3332] Sequential element (index_reg[7]) is unused and will be removed from module disparity.
WARNING: [Synth 8-3332] Sequential element (index_reg[6]) is unused and will be removed from module disparity.
WARNING: [Synth 8-3332] Sequential element (result_data_reg[7]) is unused and will be removed from module disparity.
WARNING: [Synth 8-3332] Sequential element (result_data_reg[6]) is unused and will be removed from module disparity.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (disp/\maxd_reg[5] )
WARNING: [Synth 8-3332] Sequential element (maxd_reg[5]) is unused and will be removed from module disparity.
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:00:34 ; elapsed = 00:00:40 . Memory (MB): peak = 657.504 ; gain = 450.152
---------------------------------------------------------------------------------
Finished Parallel Area Optimization  : Time (s): cpu = 00:00:34 ; elapsed = 00:00:40 . Memory (MB): peak = 657.504 ; gain = 450.152

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'clkgen/clk_100MHz' to pin 'clkgen/bbstub_clk_100MHz/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'clkgen/clk_24MHz' to pin 'clkgen/bbstub_clk_24MHz/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'clkgen/clk_25MHz' to pin 'clkgen/bbstub_clk_25MHz/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'clkgen/clk_5MHz' to pin 'clkgen/bbstub_clk_5MHz/O'
INFO: [Synth 8-5820] Moved 4 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:49 ; elapsed = 00:00:55 . Memory (MB): peak = 707.395 ; gain = 500.043
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:03 ; elapsed = 00:01:09 . Memory (MB): peak = 857.715 ; gain = 650.363
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:05 ; elapsed = 00:01:11 . Memory (MB): peak = 857.715 ; gain = 650.363
---------------------------------------------------------------------------------
Finished Parallel Technology Mapping Optimization  : Time (s): cpu = 00:01:05 ; elapsed = 00:01:11 . Memory (MB): peak = 857.715 ; gain = 650.363

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
Finished Parallel Synthesis Optimization  : Time (s): cpu = 00:01:05 ; elapsed = 00:01:11 . Memory (MB): peak = 857.715 ; gain = 650.363
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:06 ; elapsed = 00:01:12 . Memory (MB): peak = 857.715 ; gain = 650.363
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:06 ; elapsed = 00:01:12 . Memory (MB): peak = 857.715 ; gain = 650.363
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:06 ; elapsed = 00:01:12 . Memory (MB): peak = 857.715 ; gain = 650.363
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:06 ; elapsed = 00:01:12 . Memory (MB): peak = 857.715 ; gain = 650.363
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:06 ; elapsed = 00:01:12 . Memory (MB): peak = 857.715 ; gain = 650.363
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:06 ; elapsed = 00:01:12 . Memory (MB): peak = 857.715 ; gain = 650.363
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+------------------+----------+
|      |BlackBox name     |Instances |
+------+------------------+----------+
|1     |clk_wiz_0         |         1|
|2     |blk_mem_resultant |         1|
|3     |blk_mem_640_480   |         2|
+------+------------------+----------+

Report Cell Usage: 
+------+-------------------+------+
|      |Cell               |Count |
+------+-------------------+------+
|1     |blk_mem_640_480    |     1|
|2     |blk_mem_640_480__1 |     1|
|3     |blk_mem_resultant  |     1|
|4     |clk_wiz_0          |     1|
|5     |CARRY4             |    67|
|6     |DSP48E1            |     1|
|7     |DSP48E1_1          |     1|
|8     |DSP48E1_2          |     1|
|9     |DSP48E1_3          |     1|
|10    |LUT1               |   102|
|11    |LUT2               |   154|
|12    |LUT3               |   203|
|13    |LUT4               |   165|
|14    |LUT5               |   179|
|15    |LUT6               |   792|
|16    |MUXF7              |    92|
|17    |MUXF8              |    30|
|18    |FDRE               |  1781|
|19    |LDC                |     2|
|20    |LDP                |     3|
|21    |IBUF               |    11|
|22    |OBUF               |    22|
+------+-------------------+------+

Report Instance Areas: 
+------+---------+----------------------+------+
|      |Instance |Module                |Cells |
+------+---------+----------------------+------+
|1     |top      |                      |  3635|
|2     |  camctl |imgbuf                |   164|
|3     |  clks   |clk_divs              |    75|
|4     |  deb    |debounce              |     6|
|5     |  disp   |disparity             |  3254|
|6     |  vga    |vga_controller_640_60 |    77|
+------+---------+----------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:06 ; elapsed = 00:01:12 . Memory (MB): peak = 857.715 ; gain = 650.363
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 6 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:50 ; elapsed = 00:00:59 . Memory (MB): peak = 857.715 ; gain = 328.602
Synthesis Optimization Complete : Time (s): cpu = 00:01:06 ; elapsed = 00:01:13 . Memory (MB): peak = 857.715 ; gain = 650.363
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 87 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'noip_top' is not ideal for floorplanning, since the cellview 'disparity' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 5 instances were transformed.
  LDC => LDCE: 2 instances
  LDP => LDPE: 3 instances

INFO: [Common 17-83] Releasing license: Synthesis
93 Infos, 13 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:08 ; elapsed = 00:01:12 . Memory (MB): peak = 857.715 ; gain = 650.363
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.078 . Memory (MB): peak = 857.715 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Sun Dec 04 13:02:51 2016...

*** Running vivado
    with args -log noip_top.vds -m64 -mode batch -messageDb vivado.pb -notrace -source noip_top.tcl


****** Vivado v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source noip_top.tcl -notrace
Command: synth_design -top noip_top -part xc7z020clg484-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 16208 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 275.035 ; gain = 67.648
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'noip_top' [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.srcs/sources_1/new/noip_top.v:3]
INFO: [Synth 8-638] synthesizing module 'clk_wiz_0' [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.runs/synth_1/.Xil/Vivado-19292-Georges-T460p/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-256] done synthesizing module 'clk_wiz_0' (1#1) [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.runs/synth_1/.Xil/Vivado-19292-Georges-T460p/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-638] synthesizing module 'clk_divs' [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.srcs/sources_1/new/clkdivs.v:3]
INFO: [Synth 8-256] done synthesizing module 'clk_divs' (2#1) [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.srcs/sources_1/new/clkdivs.v:3]
INFO: [Synth 8-638] synthesizing module 'debounce' [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.srcs/sources_1/new/debounce.v:1]
INFO: [Synth 8-256] done synthesizing module 'debounce' (3#1) [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.srcs/sources_1/new/debounce.v:1]
INFO: [Synth 8-638] synthesizing module 'disparity' [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.srcs/sources_1/new/disparity.v:5]
	Parameter WIDTH bound to: 383 - type: integer 
	Parameter HEIGHT bound to: 287 - type: integer 
	Parameter SEARCH_RANGE bound to: 19 - type: integer 
	Parameter HALF_BLOCK bound to: 3 - type: integer 
	Parameter BLOCK_SIZE bound to: 7 - type: integer 
	Parameter BLOCK_SIZE0 bound to: 6 - type: integer 
	Parameter IDLE bound to: 3'b000 
	Parameter READ bound to: 3'b001 
	Parameter SEPARATE bound to: 3'b010 
	Parameter SAD bound to: 3'b011 
	Parameter FINALIZE bound to: 3'b100 
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.srcs/sources_1/new/disparity.v:104]
INFO: [Synth 8-256] done synthesizing module 'disparity' (4#1) [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.srcs/sources_1/new/disparity.v:5]
INFO: [Synth 8-638] synthesizing module 'vga_controller_640_60' [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.srcs/sources_1/new/vga.vhd:88]
INFO: [Synth 8-256] done synthesizing module 'vga_controller_640_60' (5#1) [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.srcs/sources_1/new/vga.vhd:88]
INFO: [Synth 8-638] synthesizing module 'imgbuf' [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.srcs/sources_1/new/camctl.v:6]
	Parameter ready bound to: 2'b00 
	Parameter read bound to: 2'b01 
	Parameter done bound to: 2'b10 
	Parameter init bound to: 2'b11 
INFO: [Synth 8-638] synthesizing module 'blk_mem_640_480' [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.runs/synth_1/.Xil/Vivado-19292-Georges-T460p/realtime/blk_mem_640_480_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_640_480' (6#1) [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.runs/synth_1/.Xil/Vivado-19292-Georges-T460p/realtime/blk_mem_640_480_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'imgbuf' (7#1) [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.srcs/sources_1/new/camctl.v:6]
INFO: [Synth 8-638] synthesizing module 'blk_mem_resultant' [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.runs/synth_1/.Xil/Vivado-19292-Georges-T460p/realtime/blk_mem_resultant_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_resultant' (8#1) [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.runs/synth_1/.Xil/Vivado-19292-Georges-T460p/realtime/blk_mem_resultant_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'noip_top' (9#1) [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.srcs/sources_1/new/noip_top.v:3]
WARNING: [Synth 8-3917] design noip_top has port LEDs[3] driven by constant 0
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 336.168 ; gain = 128.781
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 336.168 ; gain = 128.781
---------------------------------------------------------------------------------
WARNING: [Project 1-560] Could not resolve non-primitive black box cell 'blk_mem_640_480' instantiated as 'camctl/left'. 2 instances of this cell are unresolved black boxes. [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.srcs/sources_1/new/camctl.v:68]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'blk_mem_resultant' instantiated as 'resultant' [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.srcs/sources_1/new/noip_top.v:133]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'clk_wiz_0' instantiated as 'clkgen' [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.srcs/sources_1/new/noip_top.v:24]
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.runs/synth_1/.Xil/Vivado-19292-Georges-T460p/dcp/clk_wiz_0_in_context.xdc] for cell 'clkgen'
Finished Parsing XDC File [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.runs/synth_1/.Xil/Vivado-19292-Georges-T460p/dcp/clk_wiz_0_in_context.xdc] for cell 'clkgen'
Parsing XDC File [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.runs/synth_1/.Xil/Vivado-19292-Georges-T460p/dcp_2/blk_mem_resultant_in_context.xdc] for cell 'resultant'
Finished Parsing XDC File [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.runs/synth_1/.Xil/Vivado-19292-Georges-T460p/dcp_2/blk_mem_resultant_in_context.xdc] for cell 'resultant'
Parsing XDC File [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.runs/synth_1/.Xil/Vivado-19292-Georges-T460p/dcp_3/blk_mem_640_480_in_context.xdc] for cell 'camctl/left'
Finished Parsing XDC File [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.runs/synth_1/.Xil/Vivado-19292-Georges-T460p/dcp_3/blk_mem_640_480_in_context.xdc] for cell 'camctl/left'
Parsing XDC File [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.runs/synth_1/.Xil/Vivado-19292-Georges-T460p/dcp_3/blk_mem_640_480_in_context.xdc] for cell 'camctl/right'
Finished Parsing XDC File [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.runs/synth_1/.Xil/Vivado-19292-Georges-T460p/dcp_3/blk_mem_640_480_in_context.xdc] for cell 'camctl/right'
Parsing XDC File [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.srcs/constrs_1/new/top.xdc]
Finished Parsing XDC File [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.srcs/constrs_1/new/top.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.srcs/constrs_1/new/top.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/noip_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/noip_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.015 . Memory (MB): peak = 657.770 ; gain = 0.000
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'resultant' at clock pin 'clka' is different from the actual clock period '10.000', this can result in different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'camctl/left' at clock pin 'clkb' is different from the actual clock period '10.000', this can result in different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'camctl/right' at clock pin 'clkb' is different from the actual clock period '10.000', this can result in different synthesis results.
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 657.770 ; gain = 450.383
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 657.770 ; gain = 450.383
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for sysclk. (constraint file  C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.runs/synth_1/.Xil/Vivado-19292-Georges-T460p/dcp/clk_wiz_0_in_context.xdc, line 6).
Applied set_property CLOCK_BUFFER_TYPE = NONE for sysclk. (constraint file  C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.runs/synth_1/.Xil/Vivado-19292-Georges-T460p/dcp/clk_wiz_0_in_context.xdc, line 7).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 657.770 ; gain = 450.383
---------------------------------------------------------------------------------
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.srcs/sources_1/new/disparity.v:165]
INFO: [Synth 8-5546] ROM "template_reg[0][0]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "template_reg[0][1]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "template_reg[0][2]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "template_reg[0][3]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "template_reg[0][4]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "template_reg[0][5]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "template_reg[0][6]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "temp_reg[0]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "temp_reg[1]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "temp_reg[2]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "temp_reg[3]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "temp_reg[4]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "temp_reg[5]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "temp_reg[6]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "SAD_vector_reg[0]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "SAD_vector_reg[1]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "SAD_vector_reg[2]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "SAD_vector_reg[3]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "SAD_vector_reg[4]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "SAD_vector_reg[5]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "SAD_vector_reg[6]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "SAD_vector_reg[7]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "SAD_vector_reg[8]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "SAD_vector_reg[9]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "SAD_vector_reg[10]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "SAD_vector_reg[11]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "SAD_vector_reg[12]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "SAD_vector_reg[13]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "SAD_vector_reg[14]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "SAD_vector_reg[15]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "SAD_vector_reg[16]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "SAD_vector_reg[17]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "SAD_vector_reg[18]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "SAD_vector_reg[19]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "cdcnt" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "scnt" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "maxd" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "maxd" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "trigger" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fifo_oe" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
WARNING: [Synth 8-327] inferring latch for variable 'maxd_reg' [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.srcs/sources_1/new/disparity.v:277]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 657.770 ; gain = 450.383
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   3 Input     32 Bit       Adders := 1     
	   2 Input     21 Bit       Adders := 1     
	   3 Input     17 Bit       Adders := 2     
	   2 Input     17 Bit       Adders := 1     
	   2 Input     16 Bit       Adders := 1     
	   2 Input     15 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 3     
	   2 Input     10 Bit       Adders := 5     
	   2 Input      9 Bit       Adders := 8     
	   3 Input      9 Bit       Adders := 5     
	   3 Input      8 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 3     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               21 Bit    Registers := 1     
	               17 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	               15 Bit    Registers := 20    
	               11 Bit    Registers := 9     
	               10 Bit    Registers := 2     
	                9 Bit    Registers := 5     
	                8 Bit    Registers := 150   
	                6 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 3     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input     21 Bit        Muxes := 1     
	   4 Input     16 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 3     
	   2 Input     11 Bit        Muxes := 3     
	   4 Input     10 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 1     
	   6 Input      9 Bit        Muxes := 4     
	   2 Input      9 Bit        Muxes := 12    
	   2 Input      8 Bit        Muxes := 5     
	   6 Input      6 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 2     
	   3 Input      3 Bit        Muxes := 2     
	   6 Input      3 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 11    
	   3 Input      2 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 5     
	   6 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 138   
	   2 Input      1 Bit        Muxes := 225   
	   3 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 12    
	   5 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module noip_top 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
Module clk_divs 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     21 Bit       Adders := 1     
+---Registers : 
	               21 Bit    Registers := 1     
+---Muxes : 
	   2 Input     21 Bit        Muxes := 1     
Module debounce 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   3 Input      2 Bit        Muxes := 1     
Module disparity 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   3 Input     32 Bit       Adders := 1     
	   3 Input     17 Bit       Adders := 2     
	   2 Input     15 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 4     
	   2 Input      9 Bit       Adders := 8     
	   3 Input      9 Bit       Adders := 5     
	   3 Input      8 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 3     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               17 Bit    Registers := 2     
	               15 Bit    Registers := 20    
	               11 Bit    Registers := 7     
	                9 Bit    Registers := 5     
	                8 Bit    Registers := 150   
	                6 Bit    Registers := 2     
	                3 Bit    Registers := 3     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     15 Bit        Muxes := 3     
	   2 Input     11 Bit        Muxes := 3     
	   6 Input      9 Bit        Muxes := 4     
	   2 Input      9 Bit        Muxes := 12    
	   2 Input      8 Bit        Muxes := 3     
	   6 Input      6 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 2     
	   3 Input      3 Bit        Muxes := 2     
	   6 Input      3 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 11    
	   2 Input      2 Bit        Muxes := 5     
	   6 Input      2 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 138   
	   2 Input      1 Bit        Muxes := 211   
	   3 Input      1 Bit        Muxes := 1     
Module vga_controller_640_60 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 2     
+---Registers : 
	               11 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module imgbuf 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 1     
	   2 Input     16 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	               10 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   4 Input     16 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   4 Input     10 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 8     
	   4 Input      1 Bit        Muxes := 12    
	   5 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
Start Parallel Synthesis Optimization  : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 657.770 ; gain = 450.383
---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-4471] merging register 'rcnt_reg[8:0]' into 'rcnt_reg[8:0]' [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.srcs/sources_1/new/disparity.v:125]
INFO: [Synth 8-4471] merging register 'row_count_reg[8:0]' into 'row_count_reg[8:0]' [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.srcs/sources_1/new/disparity.v:107]
INFO: [Synth 8-4471] merging register 'col_count_reg[8:0]' into 'col_count_reg[8:0]' [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.srcs/sources_1/new/disparity.v:108]
INFO: [Synth 8-5546] ROM "template_reg[0][0]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "template_reg[0][1]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "template_reg[0][2]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "template_reg[0][3]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "template_reg[0][4]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "template_reg[0][5]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "template_reg[0][6]" won't be mapped to RAM because it is too sparse
DSP Report: Generating DSP laddr1, operation Mode is: (D+A2)*(B:0x180).
DSP Report: register rcnt_reg is absorbed into DSP laddr1.
DSP Report: operator laddr1 is absorbed into DSP laddr1.
DSP Report: operator laddr2 is absorbed into DSP laddr1.
INFO: [Synth 8-4471] merging register 'camctl/pixel_reg[9:0]' into 'camctl/pixel_reg[9:0]' [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.srcs/sources_1/new/camctl.v:134]
DSP Report: Generating DSP camctl/lwrite1, operation Mode is: A*(B:0x180).
DSP Report: operator camctl/lwrite1 is absorbed into DSP camctl/lwrite1.
DSP Report: Generating DSP camctl/lwrite0, operation Mode is: PCIN+(A:0x0):B2+(C:0xffffffffff80).
DSP Report: register camctl/pixel_reg is absorbed into DSP camctl/lwrite0.
DSP Report: operator camctl/lwrite0 is absorbed into DSP camctl/lwrite0.
DSP Report: Generating DSP addrb0, operation Mode is: C'+A2*(B:0x180).
DSP Report: register vga/vcounter_reg is absorbed into DSP addrb0.
DSP Report: register vga/hcounter_reg is absorbed into DSP addrb0.
DSP Report: operator addrb0 is absorbed into DSP addrb0.
DSP Report: operator addrb1 is absorbed into DSP addrb0.
WARNING: [Synth 8-3917] design noip_top has port LEDs[3] driven by constant 0
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 657.770 ; gain = 450.383
---------------------------------------------------------------------------------
Finished Parallel Reinference  : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 657.770 ; gain = 450.383

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping  Report (see note below)
+------------+------------------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping                        | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+------------------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|disparity   | (D+A2)*(B:0x180)                   | 9      | 9      | -      | 9      | 19     | 1    | 0    | -    | 0    | 0     | 0    | 0    | 
|imgbuf      | A*(B:0x180)                        | 17     | 9      | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|noip_top    | PCIN+(A:0x0):B2+(C:0xffffffffff80) | 30     | 10     | 8      | -      | -1     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|noip_top    | C'+A2*(B:0x180)                    | 11     | 9      | 11     | -      | 19     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
+------------+------------------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3886] merging instance 'disp/index_reg[6]' (FDE) to 'disp/index_reg[7]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (disp/\index_reg[7] )
INFO: [Synth 8-3886] merging instance 'disp/result_data_reg[6]' (FDE) to 'disp/result_data_reg[7]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (disp/\result_data_reg[7] )
WARNING: [Synth 8-3332] Sequential element (index_reg[7]) is unused and will be removed from module disparity.
WARNING: [Synth 8-3332] Sequential element (index_reg[6]) is unused and will be removed from module disparity.
WARNING: [Synth 8-3332] Sequential element (result_data_reg[7]) is unused and will be removed from module disparity.
WARNING: [Synth 8-3332] Sequential element (result_data_reg[6]) is unused and will be removed from module disparity.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (disp/\maxd_reg[5] )
WARNING: [Synth 8-3332] Sequential element (maxd_reg[5]) is unused and will be removed from module disparity.
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:00:26 ; elapsed = 00:00:29 . Memory (MB): peak = 657.770 ; gain = 450.383
---------------------------------------------------------------------------------
Finished Parallel Area Optimization  : Time (s): cpu = 00:00:26 ; elapsed = 00:00:29 . Memory (MB): peak = 657.770 ; gain = 450.383

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'clkgen/clk_100MHz' to pin 'clkgen/bbstub_clk_100MHz/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'clkgen/clk_24MHz' to pin 'clkgen/bbstub_clk_24MHz/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'clkgen/clk_25MHz' to pin 'clkgen/bbstub_clk_25MHz/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'clkgen/clk_5MHz' to pin 'clkgen/bbstub_clk_5MHz/O'
INFO: [Synth 8-5820] Moved 4 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:40 ; elapsed = 00:00:43 . Memory (MB): peak = 708.527 ; gain = 501.141
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:50 ; elapsed = 00:00:53 . Memory (MB): peak = 858.098 ; gain = 650.711
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:52 ; elapsed = 00:00:55 . Memory (MB): peak = 858.098 ; gain = 650.711
---------------------------------------------------------------------------------
Finished Parallel Technology Mapping Optimization  : Time (s): cpu = 00:00:52 ; elapsed = 00:00:55 . Memory (MB): peak = 858.098 ; gain = 650.711

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
Finished Parallel Synthesis Optimization  : Time (s): cpu = 00:00:52 ; elapsed = 00:00:55 . Memory (MB): peak = 858.098 ; gain = 650.711
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:53 ; elapsed = 00:00:56 . Memory (MB): peak = 858.098 ; gain = 650.711
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:53 ; elapsed = 00:00:56 . Memory (MB): peak = 858.098 ; gain = 650.711
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:53 ; elapsed = 00:00:56 . Memory (MB): peak = 858.098 ; gain = 650.711
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:53 ; elapsed = 00:00:56 . Memory (MB): peak = 858.098 ; gain = 650.711
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:53 ; elapsed = 00:00:56 . Memory (MB): peak = 858.098 ; gain = 650.711
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:53 ; elapsed = 00:00:56 . Memory (MB): peak = 858.098 ; gain = 650.711
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+------------------+----------+
|      |BlackBox name     |Instances |
+------+------------------+----------+
|1     |clk_wiz_0         |         1|
|2     |blk_mem_resultant |         1|
|3     |blk_mem_640_480   |         2|
+------+------------------+----------+

Report Cell Usage: 
+------+-------------------+------+
|      |Cell               |Count |
+------+-------------------+------+
|1     |blk_mem_640_480    |     1|
|2     |blk_mem_640_480__1 |     1|
|3     |blk_mem_resultant  |     1|
|4     |clk_wiz_0          |     1|
|5     |CARRY4             |    67|
|6     |DSP48E1            |     1|
|7     |DSP48E1_1          |     1|
|8     |DSP48E1_2          |     1|
|9     |DSP48E1_3          |     1|
|10    |LUT1               |   103|
|11    |LUT2               |   155|
|12    |LUT3               |   205|
|13    |LUT4               |   165|
|14    |LUT5               |   180|
|15    |LUT6               |   787|
|16    |MUXF7              |    92|
|17    |MUXF8              |    30|
|18    |FDRE               |  1781|
|19    |LDC                |     2|
|20    |LDP                |     3|
|21    |IBUF               |    11|
|22    |OBUF               |    22|
+------+-------------------+------+

Report Instance Areas: 
+------+---------+----------------------+------+
|      |Instance |Module                |Cells |
+------+---------+----------------------+------+
|1     |top      |                      |  3635|
|2     |  camctl |imgbuf                |   164|
|3     |  clks   |clk_divs              |    75|
|4     |  deb    |debounce              |     7|
|5     |  disp   |disparity             |  3253|
|6     |  vga    |vga_controller_640_60 |    77|
+------+---------+----------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:53 ; elapsed = 00:00:56 . Memory (MB): peak = 858.098 ; gain = 650.711
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 7 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:42 ; elapsed = 00:00:48 . Memory (MB): peak = 858.098 ; gain = 329.109
Synthesis Optimization Complete : Time (s): cpu = 00:00:53 ; elapsed = 00:00:56 . Memory (MB): peak = 858.098 ; gain = 650.711
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 87 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'noip_top' is not ideal for floorplanning, since the cellview 'disparity' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 5 instances were transformed.
  LDC => LDCE: 2 instances
  LDP => LDPE: 3 instances

INFO: [Common 17-83] Releasing license: Synthesis
93 Infos, 15 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:54 ; elapsed = 00:00:56 . Memory (MB): peak = 858.098 ; gain = 650.711
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.038 . Memory (MB): peak = 858.098 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Sun Dec 04 14:07:39 2016...

*** Running vivado
    with args -log noip_top.vds -m64 -mode batch -messageDb vivado.pb -notrace -source noip_top.tcl


****** Vivado v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source noip_top.tcl -notrace
Command: synth_design -top noip_top -part xc7z020clg484-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 3016 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 274.746 ; gain = 67.863
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'noip_top' [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.srcs/sources_1/new/noip_top.v:3]
INFO: [Synth 8-638] synthesizing module 'clk_wiz_0' [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.runs/synth_1/.Xil/Vivado-18736-Georges-T460p/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-256] done synthesizing module 'clk_wiz_0' (1#1) [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.runs/synth_1/.Xil/Vivado-18736-Georges-T460p/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-638] synthesizing module 'clk_divs' [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.srcs/sources_1/new/clkdivs.v:3]
INFO: [Synth 8-256] done synthesizing module 'clk_divs' (2#1) [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.srcs/sources_1/new/clkdivs.v:3]
INFO: [Synth 8-638] synthesizing module 'debounce' [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.srcs/sources_1/new/debounce.v:1]
INFO: [Synth 8-256] done synthesizing module 'debounce' (3#1) [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.srcs/sources_1/new/debounce.v:1]
INFO: [Synth 8-638] synthesizing module 'disparity' [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.srcs/sources_1/new/disparity.v:5]
	Parameter WIDTH bound to: 383 - type: integer 
	Parameter HEIGHT bound to: 287 - type: integer 
	Parameter SEARCH_RANGE bound to: 19 - type: integer 
	Parameter HALF_BLOCK bound to: 3 - type: integer 
	Parameter BLOCK_SIZE bound to: 7 - type: integer 
	Parameter BLOCK_SIZE0 bound to: 6 - type: integer 
	Parameter IDLE bound to: 3'b000 
	Parameter READ bound to: 3'b001 
	Parameter SEPARATE bound to: 3'b010 
	Parameter SAD bound to: 3'b011 
	Parameter FINALIZE bound to: 3'b100 
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.srcs/sources_1/new/disparity.v:104]
INFO: [Synth 8-256] done synthesizing module 'disparity' (4#1) [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.srcs/sources_1/new/disparity.v:5]
INFO: [Synth 8-638] synthesizing module 'vga_controller_640_60' [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.srcs/sources_1/new/vga.vhd:88]
INFO: [Synth 8-256] done synthesizing module 'vga_controller_640_60' (5#1) [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.srcs/sources_1/new/vga.vhd:88]
INFO: [Synth 8-638] synthesizing module 'imgbuf' [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.srcs/sources_1/new/camctl.v:6]
	Parameter ready bound to: 2'b00 
	Parameter read bound to: 2'b01 
	Parameter done bound to: 2'b10 
	Parameter init bound to: 2'b11 
INFO: [Synth 8-638] synthesizing module 'blk_mem_640_480' [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.runs/synth_1/.Xil/Vivado-18736-Georges-T460p/realtime/blk_mem_640_480_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_640_480' (6#1) [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.runs/synth_1/.Xil/Vivado-18736-Georges-T460p/realtime/blk_mem_640_480_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'imgbuf' (7#1) [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.srcs/sources_1/new/camctl.v:6]
INFO: [Synth 8-638] synthesizing module 'blk_mem_resultant' [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.runs/synth_1/.Xil/Vivado-18736-Georges-T460p/realtime/blk_mem_resultant_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_resultant' (8#1) [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.runs/synth_1/.Xil/Vivado-18736-Georges-T460p/realtime/blk_mem_resultant_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'noip_top' (9#1) [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.srcs/sources_1/new/noip_top.v:3]
WARNING: [Synth 8-3917] design noip_top has port LEDs[3] driven by constant 0
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 334.879 ; gain = 127.996
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 334.879 ; gain = 127.996
---------------------------------------------------------------------------------
WARNING: [Project 1-560] Could not resolve non-primitive black box cell 'blk_mem_640_480' instantiated as 'camctl/left'. 2 instances of this cell are unresolved black boxes. [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.srcs/sources_1/new/camctl.v:68]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'blk_mem_resultant' instantiated as 'resultant' [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.srcs/sources_1/new/noip_top.v:133]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'clk_wiz_0' instantiated as 'clkgen' [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.srcs/sources_1/new/noip_top.v:24]
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.runs/synth_1/.Xil/Vivado-18736-Georges-T460p/dcp/clk_wiz_0_in_context.xdc] for cell 'clkgen'
Finished Parsing XDC File [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.runs/synth_1/.Xil/Vivado-18736-Georges-T460p/dcp/clk_wiz_0_in_context.xdc] for cell 'clkgen'
Parsing XDC File [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.runs/synth_1/.Xil/Vivado-18736-Georges-T460p/dcp_2/blk_mem_resultant_in_context.xdc] for cell 'resultant'
Finished Parsing XDC File [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.runs/synth_1/.Xil/Vivado-18736-Georges-T460p/dcp_2/blk_mem_resultant_in_context.xdc] for cell 'resultant'
Parsing XDC File [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.runs/synth_1/.Xil/Vivado-18736-Georges-T460p/dcp_3/blk_mem_640_480_in_context.xdc] for cell 'camctl/left'
Finished Parsing XDC File [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.runs/synth_1/.Xil/Vivado-18736-Georges-T460p/dcp_3/blk_mem_640_480_in_context.xdc] for cell 'camctl/left'
Parsing XDC File [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.runs/synth_1/.Xil/Vivado-18736-Georges-T460p/dcp_3/blk_mem_640_480_in_context.xdc] for cell 'camctl/right'
Finished Parsing XDC File [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.runs/synth_1/.Xil/Vivado-18736-Georges-T460p/dcp_3/blk_mem_640_480_in_context.xdc] for cell 'camctl/right'
Parsing XDC File [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.srcs/constrs_1/new/top.xdc]
Finished Parsing XDC File [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.srcs/constrs_1/new/top.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.srcs/constrs_1/new/top.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/noip_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/noip_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 657.465 ; gain = 0.000
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'resultant' at clock pin 'clka' is different from the actual clock period '10.000', this can result in different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'camctl/left' at clock pin 'clkb' is different from the actual clock period '10.000', this can result in different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'camctl/right' at clock pin 'clkb' is different from the actual clock period '10.000', this can result in different synthesis results.
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 657.465 ; gain = 450.582
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 657.465 ; gain = 450.582
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for sysclk. (constraint file  C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.runs/synth_1/.Xil/Vivado-18736-Georges-T460p/dcp/clk_wiz_0_in_context.xdc, line 6).
Applied set_property CLOCK_BUFFER_TYPE = NONE for sysclk. (constraint file  C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.runs/synth_1/.Xil/Vivado-18736-Georges-T460p/dcp/clk_wiz_0_in_context.xdc, line 7).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 657.465 ; gain = 450.582
---------------------------------------------------------------------------------
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.srcs/sources_1/new/disparity.v:165]
INFO: [Synth 8-5546] ROM "template_reg[0][0]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "template_reg[0][1]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "template_reg[0][2]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "template_reg[0][3]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "template_reg[0][4]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "template_reg[0][5]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "template_reg[0][6]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "temp_reg[0]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "temp_reg[1]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "temp_reg[2]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "temp_reg[3]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "temp_reg[4]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "temp_reg[5]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "temp_reg[6]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "SAD_vector_reg[0]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "SAD_vector_reg[1]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "SAD_vector_reg[2]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "SAD_vector_reg[3]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "SAD_vector_reg[4]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "SAD_vector_reg[5]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "SAD_vector_reg[6]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "SAD_vector_reg[7]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "SAD_vector_reg[8]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "SAD_vector_reg[9]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "SAD_vector_reg[10]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "SAD_vector_reg[11]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "SAD_vector_reg[12]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "SAD_vector_reg[13]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "SAD_vector_reg[14]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "SAD_vector_reg[15]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "SAD_vector_reg[16]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "SAD_vector_reg[17]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "SAD_vector_reg[18]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "SAD_vector_reg[19]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "cdcnt" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "scnt" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "maxd" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "maxd" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "trigger" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fifo_oe" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
WARNING: [Synth 8-327] inferring latch for variable 'maxd_reg' [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.srcs/sources_1/new/disparity.v:277]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 657.465 ; gain = 450.582
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   3 Input     32 Bit       Adders := 1     
	   2 Input     18 Bit       Adders := 1     
	   3 Input     17 Bit       Adders := 2     
	   2 Input     17 Bit       Adders := 1     
	   2 Input     16 Bit       Adders := 1     
	   2 Input     15 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 3     
	   2 Input     10 Bit       Adders := 5     
	   2 Input      9 Bit       Adders := 8     
	   3 Input      9 Bit       Adders := 5     
	   3 Input      8 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 3     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
	               17 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	               15 Bit    Registers := 20    
	               11 Bit    Registers := 9     
	               10 Bit    Registers := 2     
	                9 Bit    Registers := 5     
	                8 Bit    Registers := 150   
	                6 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 3     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
	   4 Input     16 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 3     
	   2 Input     11 Bit        Muxes := 3     
	   4 Input     10 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 1     
	   6 Input      9 Bit        Muxes := 4     
	   2 Input      9 Bit        Muxes := 12    
	   2 Input      8 Bit        Muxes := 5     
	   6 Input      6 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 2     
	   3 Input      3 Bit        Muxes := 2     
	   6 Input      3 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 11    
	   3 Input      2 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 5     
	   6 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 138   
	   2 Input      1 Bit        Muxes := 225   
	   3 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 12    
	   5 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module noip_top 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
Module clk_divs 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module debounce 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   3 Input      2 Bit        Muxes := 1     
Module disparity 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   3 Input     32 Bit       Adders := 1     
	   3 Input     17 Bit       Adders := 2     
	   2 Input     15 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 4     
	   2 Input      9 Bit       Adders := 8     
	   3 Input      9 Bit       Adders := 5     
	   3 Input      8 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 3     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               17 Bit    Registers := 2     
	               15 Bit    Registers := 20    
	               11 Bit    Registers := 7     
	                9 Bit    Registers := 5     
	                8 Bit    Registers := 150   
	                6 Bit    Registers := 2     
	                3 Bit    Registers := 3     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     15 Bit        Muxes := 3     
	   2 Input     11 Bit        Muxes := 3     
	   6 Input      9 Bit        Muxes := 4     
	   2 Input      9 Bit        Muxes := 12    
	   2 Input      8 Bit        Muxes := 3     
	   6 Input      6 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 2     
	   3 Input      3 Bit        Muxes := 2     
	   6 Input      3 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 11    
	   2 Input      2 Bit        Muxes := 5     
	   6 Input      2 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 138   
	   2 Input      1 Bit        Muxes := 211   
	   3 Input      1 Bit        Muxes := 1     
Module vga_controller_640_60 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 2     
+---Registers : 
	               11 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module imgbuf 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 1     
	   2 Input     16 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	               10 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   4 Input     16 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   4 Input     10 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 8     
	   4 Input      1 Bit        Muxes := 12    
	   5 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
Start Parallel Synthesis Optimization  : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 657.465 ; gain = 450.582
---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-4471] merging register 'rcnt_reg[8:0]' into 'rcnt_reg[8:0]' [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.srcs/sources_1/new/disparity.v:125]
INFO: [Synth 8-4471] merging register 'row_count_reg[8:0]' into 'row_count_reg[8:0]' [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.srcs/sources_1/new/disparity.v:107]
INFO: [Synth 8-4471] merging register 'col_count_reg[8:0]' into 'col_count_reg[8:0]' [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.srcs/sources_1/new/disparity.v:108]
INFO: [Synth 8-5546] ROM "template_reg[0][0]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "template_reg[0][1]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "template_reg[0][2]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "template_reg[0][3]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "template_reg[0][4]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "template_reg[0][5]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "template_reg[0][6]" won't be mapped to RAM because it is too sparse
DSP Report: Generating DSP laddr1, operation Mode is: (D+A2)*(B:0x180).
DSP Report: register rcnt_reg is absorbed into DSP laddr1.
DSP Report: operator laddr1 is absorbed into DSP laddr1.
DSP Report: operator laddr2 is absorbed into DSP laddr1.
INFO: [Synth 8-4471] merging register 'camctl/pixel_reg[9:0]' into 'camctl/pixel_reg[9:0]' [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.srcs/sources_1/new/camctl.v:134]
DSP Report: Generating DSP camctl/lwrite1, operation Mode is: A*(B:0x180).
DSP Report: operator camctl/lwrite1 is absorbed into DSP camctl/lwrite1.
DSP Report: Generating DSP camctl/lwrite0, operation Mode is: PCIN+(A:0x0):B2+(C:0xffffffffff80).
DSP Report: register camctl/pixel_reg is absorbed into DSP camctl/lwrite0.
DSP Report: operator camctl/lwrite0 is absorbed into DSP camctl/lwrite0.
DSP Report: Generating DSP addrb0, operation Mode is: C'+A2*(B:0x180).
DSP Report: register vga/vcounter_reg is absorbed into DSP addrb0.
DSP Report: register vga/hcounter_reg is absorbed into DSP addrb0.
DSP Report: operator addrb0 is absorbed into DSP addrb0.
DSP Report: operator addrb1 is absorbed into DSP addrb0.
WARNING: [Synth 8-3917] design noip_top has port LEDs[3] driven by constant 0
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 657.465 ; gain = 450.582
---------------------------------------------------------------------------------
Finished Parallel Reinference  : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 657.465 ; gain = 450.582

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping  Report (see note below)
+------------+------------------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping                        | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+------------------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|disparity   | (D+A2)*(B:0x180)                   | 9      | 9      | -      | 9      | 19     | 1    | 0    | -    | 0    | 0     | 0    | 0    | 
|imgbuf      | A*(B:0x180)                        | 17     | 9      | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|noip_top    | PCIN+(A:0x0):B2+(C:0xffffffffff80) | 30     | 10     | 8      | -      | -1     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|noip_top    | C'+A2*(B:0x180)                    | 11     | 9      | 11     | -      | 19     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
+------------+------------------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3886] merging instance 'disp/index_reg[6]' (FDE) to 'disp/index_reg[7]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (disp/\index_reg[7] )
INFO: [Synth 8-3886] merging instance 'disp/result_data_reg[6]' (FDE) to 'disp/result_data_reg[7]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (disp/\result_data_reg[7] )
WARNING: [Synth 8-3332] Sequential element (index_reg[7]) is unused and will be removed from module disparity.
WARNING: [Synth 8-3332] Sequential element (index_reg[6]) is unused and will be removed from module disparity.
WARNING: [Synth 8-3332] Sequential element (result_data_reg[7]) is unused and will be removed from module disparity.
WARNING: [Synth 8-3332] Sequential element (result_data_reg[6]) is unused and will be removed from module disparity.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (disp/\maxd_reg[5] )
WARNING: [Synth 8-3332] Sequential element (maxd_reg[5]) is unused and will be removed from module disparity.
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 657.465 ; gain = 450.582
---------------------------------------------------------------------------------
Finished Parallel Area Optimization  : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 657.465 ; gain = 450.582

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'clkgen/clk_100MHz' to pin 'clkgen/bbstub_clk_100MHz/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'clkgen/clk_24MHz' to pin 'clkgen/bbstub_clk_24MHz/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'clkgen/clk_25MHz' to pin 'clkgen/bbstub_clk_25MHz/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'clkgen/clk_5MHz' to pin 'clkgen/bbstub_clk_5MHz/O'
INFO: [Synth 8-5820] Moved 4 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:38 ; elapsed = 00:00:41 . Memory (MB): peak = 708.047 ; gain = 501.164
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:50 ; elapsed = 00:00:52 . Memory (MB): peak = 857.570 ; gain = 650.688
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:52 ; elapsed = 00:00:54 . Memory (MB): peak = 857.570 ; gain = 650.688
---------------------------------------------------------------------------------
Finished Parallel Technology Mapping Optimization  : Time (s): cpu = 00:00:52 ; elapsed = 00:00:54 . Memory (MB): peak = 857.570 ; gain = 650.688

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
Finished Parallel Synthesis Optimization  : Time (s): cpu = 00:00:52 ; elapsed = 00:00:54 . Memory (MB): peak = 857.570 ; gain = 650.688
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:52 ; elapsed = 00:00:55 . Memory (MB): peak = 857.570 ; gain = 650.688
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:52 ; elapsed = 00:00:55 . Memory (MB): peak = 857.570 ; gain = 650.688
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:53 ; elapsed = 00:00:55 . Memory (MB): peak = 857.570 ; gain = 650.688
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:53 ; elapsed = 00:00:55 . Memory (MB): peak = 857.570 ; gain = 650.688
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:53 ; elapsed = 00:00:55 . Memory (MB): peak = 857.570 ; gain = 650.688
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:53 ; elapsed = 00:00:55 . Memory (MB): peak = 857.570 ; gain = 650.688
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+------------------+----------+
|      |BlackBox name     |Instances |
+------+------------------+----------+
|1     |clk_wiz_0         |         1|
|2     |blk_mem_resultant |         1|
|3     |blk_mem_640_480   |         2|
+------+------------------+----------+

Report Cell Usage: 
+------+-------------------+------+
|      |Cell               |Count |
+------+-------------------+------+
|1     |blk_mem_640_480    |     1|
|2     |blk_mem_640_480__1 |     1|
|3     |blk_mem_resultant  |     1|
|4     |clk_wiz_0          |     1|
|5     |CARRY4             |    67|
|6     |DSP48E1            |     1|
|7     |DSP48E1_1          |     1|
|8     |DSP48E1_2          |     1|
|9     |DSP48E1_3          |     1|
|10    |LUT1               |   100|
|11    |LUT2               |   172|
|12    |LUT3               |   205|
|13    |LUT4               |   143|
|14    |LUT5               |   179|
|15    |LUT6               |   788|
|16    |MUXF7              |    92|
|17    |MUXF8              |    30|
|18    |FDRE               |  1778|
|19    |LDC                |     2|
|20    |LDP                |     3|
|21    |IBUF               |    11|
|22    |OBUF               |    22|
+------+-------------------+------+

Report Instance Areas: 
+------+---------+----------------------+------+
|      |Instance |Module                |Cells |
+------+---------+----------------------+------+
|1     |top      |                      |  3624|
|2     |  camctl |imgbuf                |   164|
|3     |  clks   |clk_divs              |    64|
|4     |  deb    |debounce              |     7|
|5     |  disp   |disparity             |  3253|
|6     |  vga    |vga_controller_640_60 |    77|
+------+---------+----------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:53 ; elapsed = 00:00:55 . Memory (MB): peak = 857.570 ; gain = 650.688
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 7 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:42 ; elapsed = 00:00:47 . Memory (MB): peak = 857.570 ; gain = 328.102
Synthesis Optimization Complete : Time (s): cpu = 00:00:53 ; elapsed = 00:00:56 . Memory (MB): peak = 857.570 ; gain = 650.688
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 87 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'noip_top' is not ideal for floorplanning, since the cellview 'disparity' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 5 instances were transformed.
  LDC => LDCE: 2 instances
  LDP => LDPE: 3 instances

INFO: [Common 17-83] Releasing license: Synthesis
93 Infos, 15 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:54 ; elapsed = 00:00:56 . Memory (MB): peak = 857.570 ; gain = 650.688
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.044 . Memory (MB): peak = 857.570 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Sun Dec 04 14:17:02 2016...

*** Running vivado
    with args -log noip_top.vds -m64 -mode batch -messageDb vivado.pb -notrace -source noip_top.tcl


****** Vivado v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source noip_top.tcl -notrace
Command: synth_design -top noip_top -part xc7z020clg484-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 4336 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 273.805 ; gain = 66.492
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'noip_top' [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.srcs/sources_1/new/noip_top.v:3]
INFO: [Synth 8-638] synthesizing module 'clk_wiz_0' [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.runs/synth_1/.Xil/Vivado-18164-Georges-T460p/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-256] done synthesizing module 'clk_wiz_0' (1#1) [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.runs/synth_1/.Xil/Vivado-18164-Georges-T460p/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-638] synthesizing module 'clk_divs' [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.srcs/sources_1/new/clkdivs.v:3]
INFO: [Synth 8-256] done synthesizing module 'clk_divs' (2#1) [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.srcs/sources_1/new/clkdivs.v:3]
INFO: [Synth 8-638] synthesizing module 'debounce' [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.srcs/sources_1/new/debounce.v:1]
INFO: [Synth 8-256] done synthesizing module 'debounce' (3#1) [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.srcs/sources_1/new/debounce.v:1]
INFO: [Synth 8-638] synthesizing module 'disparity' [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.srcs/sources_1/new/disparity.v:5]
	Parameter WIDTH bound to: 383 - type: integer 
	Parameter HEIGHT bound to: 287 - type: integer 
	Parameter SEARCH_RANGE bound to: 19 - type: integer 
	Parameter HALF_BLOCK bound to: 3 - type: integer 
	Parameter BLOCK_SIZE bound to: 7 - type: integer 
	Parameter BLOCK_SIZE0 bound to: 6 - type: integer 
	Parameter IDLE bound to: 3'b000 
	Parameter READ bound to: 3'b001 
	Parameter SEPARATE bound to: 3'b010 
	Parameter SAD bound to: 3'b011 
	Parameter FINALIZE bound to: 3'b100 
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.srcs/sources_1/new/disparity.v:104]
INFO: [Synth 8-256] done synthesizing module 'disparity' (4#1) [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.srcs/sources_1/new/disparity.v:5]
INFO: [Synth 8-638] synthesizing module 'vga_controller_640_60' [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.srcs/sources_1/new/vga.vhd:88]
INFO: [Synth 8-256] done synthesizing module 'vga_controller_640_60' (5#1) [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.srcs/sources_1/new/vga.vhd:88]
INFO: [Synth 8-638] synthesizing module 'imgbuf' [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.srcs/sources_1/new/camctl.v:6]
	Parameter ready bound to: 2'b00 
	Parameter read bound to: 2'b01 
	Parameter done bound to: 2'b10 
	Parameter init bound to: 2'b11 
INFO: [Synth 8-638] synthesizing module 'blk_mem_640_480' [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.runs/synth_1/.Xil/Vivado-18164-Georges-T460p/realtime/blk_mem_640_480_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_640_480' (6#1) [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.runs/synth_1/.Xil/Vivado-18164-Georges-T460p/realtime/blk_mem_640_480_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'imgbuf' (7#1) [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.srcs/sources_1/new/camctl.v:6]
INFO: [Synth 8-638] synthesizing module 'blk_mem_resultant' [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.runs/synth_1/.Xil/Vivado-18164-Georges-T460p/realtime/blk_mem_resultant_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_resultant' (8#1) [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.runs/synth_1/.Xil/Vivado-18164-Georges-T460p/realtime/blk_mem_resultant_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'noip_top' (9#1) [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.srcs/sources_1/new/noip_top.v:3]
WARNING: [Synth 8-3917] design noip_top has port LEDs[3] driven by constant 0
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 335.730 ; gain = 128.418
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 335.730 ; gain = 128.418
---------------------------------------------------------------------------------
WARNING: [Project 1-560] Could not resolve non-primitive black box cell 'blk_mem_640_480' instantiated as 'camctl/left'. 2 instances of this cell are unresolved black boxes. [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.srcs/sources_1/new/camctl.v:50]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'blk_mem_resultant' instantiated as 'resultant' [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.srcs/sources_1/new/noip_top.v:128]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'clk_wiz_0' instantiated as 'clkgen' [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.srcs/sources_1/new/noip_top.v:24]
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.runs/synth_1/.Xil/Vivado-18164-Georges-T460p/dcp/clk_wiz_0_in_context.xdc] for cell 'clkgen'
Finished Parsing XDC File [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.runs/synth_1/.Xil/Vivado-18164-Georges-T460p/dcp/clk_wiz_0_in_context.xdc] for cell 'clkgen'
Parsing XDC File [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.runs/synth_1/.Xil/Vivado-18164-Georges-T460p/dcp_2/blk_mem_resultant_in_context.xdc] for cell 'resultant'
Finished Parsing XDC File [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.runs/synth_1/.Xil/Vivado-18164-Georges-T460p/dcp_2/blk_mem_resultant_in_context.xdc] for cell 'resultant'
Parsing XDC File [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.runs/synth_1/.Xil/Vivado-18164-Georges-T460p/dcp_3/blk_mem_640_480_in_context.xdc] for cell 'camctl/left'
Finished Parsing XDC File [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.runs/synth_1/.Xil/Vivado-18164-Georges-T460p/dcp_3/blk_mem_640_480_in_context.xdc] for cell 'camctl/left'
Parsing XDC File [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.runs/synth_1/.Xil/Vivado-18164-Georges-T460p/dcp_3/blk_mem_640_480_in_context.xdc] for cell 'camctl/right'
Finished Parsing XDC File [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.runs/synth_1/.Xil/Vivado-18164-Georges-T460p/dcp_3/blk_mem_640_480_in_context.xdc] for cell 'camctl/right'
Parsing XDC File [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.srcs/constrs_1/new/top.xdc]
Finished Parsing XDC File [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.srcs/constrs_1/new/top.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.srcs/constrs_1/new/top.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/noip_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/noip_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 657.566 ; gain = 0.000
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'resultant' at clock pin 'clka' is different from the actual clock period '10.000', this can result in different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'camctl/left' at clock pin 'clkb' is different from the actual clock period '10.000', this can result in different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'camctl/right' at clock pin 'clkb' is different from the actual clock period '10.000', this can result in different synthesis results.
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 657.566 ; gain = 450.254
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 657.566 ; gain = 450.254
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for sysclk. (constraint file  C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.runs/synth_1/.Xil/Vivado-18164-Georges-T460p/dcp/clk_wiz_0_in_context.xdc, line 6).
Applied set_property CLOCK_BUFFER_TYPE = NONE for sysclk. (constraint file  C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.runs/synth_1/.Xil/Vivado-18164-Georges-T460p/dcp/clk_wiz_0_in_context.xdc, line 7).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 657.566 ; gain = 450.254
---------------------------------------------------------------------------------
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.srcs/sources_1/new/disparity.v:165]
INFO: [Synth 8-5546] ROM "template_reg[0][0]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "template_reg[0][1]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "template_reg[0][2]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "template_reg[0][3]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "template_reg[0][4]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "template_reg[0][5]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "template_reg[0][6]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "temp_reg[0]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "temp_reg[1]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "temp_reg[2]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "temp_reg[3]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "temp_reg[4]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "temp_reg[5]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "temp_reg[6]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "SAD_vector_reg[0]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "SAD_vector_reg[1]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "SAD_vector_reg[2]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "SAD_vector_reg[3]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "SAD_vector_reg[4]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "SAD_vector_reg[5]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "SAD_vector_reg[6]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "SAD_vector_reg[7]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "SAD_vector_reg[8]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "SAD_vector_reg[9]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "SAD_vector_reg[10]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "SAD_vector_reg[11]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "SAD_vector_reg[12]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "SAD_vector_reg[13]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "SAD_vector_reg[14]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "SAD_vector_reg[15]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "SAD_vector_reg[16]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "SAD_vector_reg[17]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "SAD_vector_reg[18]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "SAD_vector_reg[19]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "cdcnt" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "scnt" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "maxd" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "maxd" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "trigger" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fifo_oe" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
WARNING: [Synth 8-327] inferring latch for variable 'maxd_reg' [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.srcs/sources_1/new/disparity.v:277]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 657.566 ; gain = 450.254
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   3 Input     32 Bit       Adders := 1     
	   2 Input     19 Bit       Adders := 1     
	   2 Input     18 Bit       Adders := 1     
	   3 Input     17 Bit       Adders := 2     
	   2 Input     17 Bit       Adders := 1     
	   2 Input     16 Bit       Adders := 1     
	   2 Input     15 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 3     
	   2 Input     10 Bit       Adders := 5     
	   2 Input      9 Bit       Adders := 8     
	   3 Input      9 Bit       Adders := 5     
	   3 Input      8 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 3     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
	               17 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	               15 Bit    Registers := 20    
	               11 Bit    Registers := 9     
	               10 Bit    Registers := 2     
	                9 Bit    Registers := 5     
	                8 Bit    Registers := 150   
	                6 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 3     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
	   4 Input     16 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 3     
	   2 Input     11 Bit        Muxes := 3     
	   4 Input     10 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 1     
	   6 Input      9 Bit        Muxes := 4     
	   2 Input      9 Bit        Muxes := 12    
	   2 Input      8 Bit        Muxes := 5     
	   6 Input      6 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 2     
	   3 Input      3 Bit        Muxes := 2     
	   6 Input      3 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 11    
	   3 Input      2 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 5     
	   6 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 138   
	   2 Input      1 Bit        Muxes := 225   
	   3 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 12    
	   5 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module noip_top 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     19 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
Module clk_divs 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module debounce 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   3 Input      2 Bit        Muxes := 1     
Module disparity 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   3 Input     32 Bit       Adders := 1     
	   3 Input     17 Bit       Adders := 2     
	   2 Input     15 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 4     
	   2 Input      9 Bit       Adders := 8     
	   3 Input      9 Bit       Adders := 5     
	   3 Input      8 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 3     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               17 Bit    Registers := 2     
	               15 Bit    Registers := 20    
	               11 Bit    Registers := 7     
	                9 Bit    Registers := 5     
	                8 Bit    Registers := 150   
	                6 Bit    Registers := 2     
	                3 Bit    Registers := 3     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     15 Bit        Muxes := 3     
	   2 Input     11 Bit        Muxes := 3     
	   6 Input      9 Bit        Muxes := 4     
	   2 Input      9 Bit        Muxes := 12    
	   2 Input      8 Bit        Muxes := 3     
	   6 Input      6 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 2     
	   3 Input      3 Bit        Muxes := 2     
	   6 Input      3 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 11    
	   2 Input      2 Bit        Muxes := 5     
	   6 Input      2 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 138   
	   2 Input      1 Bit        Muxes := 211   
	   3 Input      1 Bit        Muxes := 1     
Module vga_controller_640_60 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 2     
+---Registers : 
	               11 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module imgbuf 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 1     
	   2 Input     16 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	               10 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   4 Input     16 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   4 Input     10 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 8     
	   4 Input      1 Bit        Muxes := 12    
	   5 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
Start Parallel Synthesis Optimization  : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 657.566 ; gain = 450.254
---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-4471] merging register 'rcnt_reg[8:0]' into 'rcnt_reg[8:0]' [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.srcs/sources_1/new/disparity.v:125]
INFO: [Synth 8-4471] merging register 'row_count_reg[8:0]' into 'row_count_reg[8:0]' [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.srcs/sources_1/new/disparity.v:107]
INFO: [Synth 8-4471] merging register 'col_count_reg[8:0]' into 'col_count_reg[8:0]' [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.srcs/sources_1/new/disparity.v:108]
INFO: [Synth 8-5546] ROM "template_reg[0][0]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "template_reg[0][1]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "template_reg[0][2]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "template_reg[0][3]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "template_reg[0][4]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "template_reg[0][5]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "template_reg[0][6]" won't be mapped to RAM because it is too sparse
DSP Report: Generating DSP laddr1, operation Mode is: (D+A2)*(B:0x180).
DSP Report: register rcnt_reg is absorbed into DSP laddr1.
DSP Report: operator laddr1 is absorbed into DSP laddr1.
DSP Report: operator laddr2 is absorbed into DSP laddr1.
INFO: [Synth 8-4471] merging register 'camctl/pixel_reg[9:0]' into 'camctl/pixel_reg[9:0]' [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.srcs/sources_1/new/camctl.v:116]
DSP Report: Generating DSP camctl/lwrite1, operation Mode is: A*(B:0x180).
DSP Report: operator camctl/lwrite1 is absorbed into DSP camctl/lwrite1.
DSP Report: Generating DSP camctl/lwrite0, operation Mode is: PCIN+(A:0x0):B2+(C:0xffffffffff80).
DSP Report: register camctl/pixel_reg is absorbed into DSP camctl/lwrite0.
DSP Report: operator camctl/lwrite0 is absorbed into DSP camctl/lwrite0.
DSP Report: Generating DSP addrb1, operation Mode is: A*(B:0x180).
DSP Report: operator addrb1 is absorbed into DSP addrb1.
DSP Report: Generating DSP addrb0, operation Mode is: PCIN+(A:0x0):B2+(C:0xffffffffff48).
DSP Report: register vga/hcounter_reg is absorbed into DSP addrb0.
DSP Report: operator addrb0 is absorbed into DSP addrb0.
WARNING: [Synth 8-3917] design noip_top has port rgb[1] driven by constant 0
WARNING: [Synth 8-3917] design noip_top has port rgb[0] driven by constant 0
WARNING: [Synth 8-3917] design noip_top has port LEDs[3] driven by constant 0
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 657.566 ; gain = 450.254
---------------------------------------------------------------------------------
Finished Parallel Reinference  : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 657.566 ; gain = 450.254

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping  Report (see note below)
+------------+------------------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping                        | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+------------------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|disparity   | (D+A2)*(B:0x180)                   | 9      | 9      | -      | 9      | 19     | 1    | 0    | -    | 0    | 0     | 0    | 0    | 
|imgbuf      | A*(B:0x180)                        | 17     | 9      | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|noip_top    | PCIN+(A:0x0):B2+(C:0xffffffffff80) | 30     | 10     | 8      | -      | -1     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|noip_top    | A*(B:0x180)                        | 19     | 9      | -      | -      | 28     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|noip_top    | PCIN+(A:0x0):B2+(C:0xffffffffff48) | 30     | 11     | 9      | -      | -1     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
+------------+------------------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3886] merging instance 'disp/index_reg[6]' (FDE) to 'disp/index_reg[7]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (disp/\index_reg[7] )
INFO: [Synth 8-3886] merging instance 'disp/result_data_reg[6]' (FDE) to 'disp/result_data_reg[7]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (disp/\result_data_reg[7] )
WARNING: [Synth 8-3332] Sequential element (index_reg[7]) is unused and will be removed from module disparity.
WARNING: [Synth 8-3332] Sequential element (index_reg[6]) is unused and will be removed from module disparity.
WARNING: [Synth 8-3332] Sequential element (result_data_reg[7]) is unused and will be removed from module disparity.
WARNING: [Synth 8-3332] Sequential element (result_data_reg[6]) is unused and will be removed from module disparity.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (disp/\maxd_reg[5] )
WARNING: [Synth 8-3332] Sequential element (maxd_reg[5]) is unused and will be removed from module disparity.
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:00:28 ; elapsed = 00:00:30 . Memory (MB): peak = 657.566 ; gain = 450.254
---------------------------------------------------------------------------------
Finished Parallel Area Optimization  : Time (s): cpu = 00:00:28 ; elapsed = 00:00:30 . Memory (MB): peak = 657.566 ; gain = 450.254

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------

*** Running vivado
    with args -log noip_top.vds -m64 -mode batch -messageDb vivado.pb -notrace -source noip_top.tcl


****** Vivado v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source noip_top.tcl -notrace
Command: synth_design -top noip_top -part xc7z020clg484-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 8220 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 274.254 ; gain = 66.941
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'noip_top' [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.srcs/sources_1/new/noip_top.v:3]
INFO: [Synth 8-638] synthesizing module 'clk_wiz_0' [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.runs/synth_1/.Xil/Vivado-13376-Georges-T460p/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-256] done synthesizing module 'clk_wiz_0' (1#1) [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.runs/synth_1/.Xil/Vivado-13376-Georges-T460p/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-638] synthesizing module 'clk_divs' [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.srcs/sources_1/new/clkdivs.v:3]
INFO: [Synth 8-256] done synthesizing module 'clk_divs' (2#1) [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.srcs/sources_1/new/clkdivs.v:3]
INFO: [Synth 8-638] synthesizing module 'debounce' [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.srcs/sources_1/new/debounce.v:1]
INFO: [Synth 8-256] done synthesizing module 'debounce' (3#1) [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.srcs/sources_1/new/debounce.v:1]
INFO: [Synth 8-638] synthesizing module 'disparity' [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.srcs/sources_1/new/disparity.v:5]
	Parameter WIDTH bound to: 383 - type: integer 
	Parameter HEIGHT bound to: 287 - type: integer 
	Parameter SEARCH_RANGE bound to: 19 - type: integer 
	Parameter HALF_BLOCK bound to: 3 - type: integer 
	Parameter BLOCK_SIZE bound to: 7 - type: integer 
	Parameter BLOCK_SIZE0 bound to: 6 - type: integer 
	Parameter IDLE bound to: 3'b000 
	Parameter READ bound to: 3'b001 
	Parameter SEPARATE bound to: 3'b010 
	Parameter SAD bound to: 3'b011 
	Parameter FINALIZE bound to: 3'b100 
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.srcs/sources_1/new/disparity.v:104]
INFO: [Synth 8-256] done synthesizing module 'disparity' (4#1) [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.srcs/sources_1/new/disparity.v:5]
INFO: [Synth 8-638] synthesizing module 'vga_controller_640_60' [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.srcs/sources_1/new/vga.vhd:88]
INFO: [Synth 8-256] done synthesizing module 'vga_controller_640_60' (5#1) [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.srcs/sources_1/new/vga.vhd:88]
INFO: [Synth 8-638] synthesizing module 'imgbuf' [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.srcs/sources_1/new/camctl.v:6]
	Parameter ready bound to: 2'b00 
	Parameter read bound to: 2'b01 
	Parameter done bound to: 2'b10 
	Parameter init bound to: 2'b11 
INFO: [Synth 8-638] synthesizing module 'blk_mem_640_480' [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.runs/synth_1/.Xil/Vivado-13376-Georges-T460p/realtime/blk_mem_640_480_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_640_480' (6#1) [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.runs/synth_1/.Xil/Vivado-13376-Georges-T460p/realtime/blk_mem_640_480_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'imgbuf' (7#1) [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.srcs/sources_1/new/camctl.v:6]
INFO: [Synth 8-638] synthesizing module 'blk_mem_resultant' [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.runs/synth_1/.Xil/Vivado-13376-Georges-T460p/realtime/blk_mem_resultant_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_resultant' (8#1) [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.runs/synth_1/.Xil/Vivado-13376-Georges-T460p/realtime/blk_mem_resultant_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'noip_top' (9#1) [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.srcs/sources_1/new/noip_top.v:3]
WARNING: [Synth 8-3917] design noip_top has port LEDs[3] driven by constant 0
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 335.367 ; gain = 128.055
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 335.367 ; gain = 128.055
---------------------------------------------------------------------------------
WARNING: [Project 1-560] Could not resolve non-primitive black box cell 'blk_mem_640_480' instantiated as 'camctl/left'. 2 instances of this cell are unresolved black boxes. [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.srcs/sources_1/new/camctl.v:50]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'blk_mem_resultant' instantiated as 'resultant' [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.srcs/sources_1/new/noip_top.v:128]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'clk_wiz_0' instantiated as 'clkgen' [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.srcs/sources_1/new/noip_top.v:24]
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.runs/synth_1/.Xil/Vivado-13376-Georges-T460p/dcp/clk_wiz_0_in_context.xdc] for cell 'clkgen'
Finished Parsing XDC File [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.runs/synth_1/.Xil/Vivado-13376-Georges-T460p/dcp/clk_wiz_0_in_context.xdc] for cell 'clkgen'
Parsing XDC File [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.runs/synth_1/.Xil/Vivado-13376-Georges-T460p/dcp_2/blk_mem_resultant_in_context.xdc] for cell 'resultant'
Finished Parsing XDC File [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.runs/synth_1/.Xil/Vivado-13376-Georges-T460p/dcp_2/blk_mem_resultant_in_context.xdc] for cell 'resultant'
Parsing XDC File [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.runs/synth_1/.Xil/Vivado-13376-Georges-T460p/dcp_3/blk_mem_640_480_in_context.xdc] for cell 'camctl/left'
Finished Parsing XDC File [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.runs/synth_1/.Xil/Vivado-13376-Georges-T460p/dcp_3/blk_mem_640_480_in_context.xdc] for cell 'camctl/left'
Parsing XDC File [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.runs/synth_1/.Xil/Vivado-13376-Georges-T460p/dcp_3/blk_mem_640_480_in_context.xdc] for cell 'camctl/right'
Finished Parsing XDC File [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.runs/synth_1/.Xil/Vivado-13376-Georges-T460p/dcp_3/blk_mem_640_480_in_context.xdc] for cell 'camctl/right'
Parsing XDC File [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.srcs/constrs_1/new/top.xdc]
Finished Parsing XDC File [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.srcs/constrs_1/new/top.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.srcs/constrs_1/new/top.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/noip_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/noip_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 658.125 ; gain = 0.000
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'resultant' at clock pin 'clka' is different from the actual clock period '10.000', this can result in different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'camctl/left' at clock pin 'clkb' is different from the actual clock period '10.000', this can result in different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'camctl/right' at clock pin 'clkb' is different from the actual clock period '10.000', this can result in different synthesis results.
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 658.125 ; gain = 450.813
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 658.125 ; gain = 450.813
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for sysclk. (constraint file  C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.runs/synth_1/.Xil/Vivado-13376-Georges-T460p/dcp/clk_wiz_0_in_context.xdc, line 6).
Applied set_property CLOCK_BUFFER_TYPE = NONE for sysclk. (constraint file  C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.runs/synth_1/.Xil/Vivado-13376-Georges-T460p/dcp/clk_wiz_0_in_context.xdc, line 7).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 658.125 ; gain = 450.813
---------------------------------------------------------------------------------
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.srcs/sources_1/new/disparity.v:165]
INFO: [Synth 8-5546] ROM "template_reg[0][0]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "template_reg[0][1]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "template_reg[0][2]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "template_reg[0][3]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "template_reg[0][4]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "template_reg[0][5]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "template_reg[0][6]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "temp_reg[0]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "temp_reg[1]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "temp_reg[2]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "temp_reg[3]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "temp_reg[4]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "temp_reg[5]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "temp_reg[6]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "SAD_vector_reg[0]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "SAD_vector_reg[1]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "SAD_vector_reg[2]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "SAD_vector_reg[3]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "SAD_vector_reg[4]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "SAD_vector_reg[5]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "SAD_vector_reg[6]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "SAD_vector_reg[7]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "SAD_vector_reg[8]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "SAD_vector_reg[9]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "SAD_vector_reg[10]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "SAD_vector_reg[11]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "SAD_vector_reg[12]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "SAD_vector_reg[13]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "SAD_vector_reg[14]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "SAD_vector_reg[15]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "SAD_vector_reg[16]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "SAD_vector_reg[17]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "SAD_vector_reg[18]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "SAD_vector_reg[19]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "cdcnt" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "scnt" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "maxd" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "maxd" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "trigger" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fifo_oe" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
WARNING: [Synth 8-327] inferring latch for variable 'maxd_reg' [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.srcs/sources_1/new/disparity.v:277]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 658.125 ; gain = 450.813
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   3 Input     32 Bit       Adders := 1     
	   2 Input     19 Bit       Adders := 1     
	   2 Input     18 Bit       Adders := 1     
	   3 Input     17 Bit       Adders := 2     
	   2 Input     17 Bit       Adders := 1     
	   2 Input     16 Bit       Adders := 1     
	   2 Input     15 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 3     
	   2 Input     10 Bit       Adders := 5     
	   2 Input      9 Bit       Adders := 8     
	   3 Input      9 Bit       Adders := 5     
	   3 Input      8 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 3     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
	               17 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	               15 Bit    Registers := 20    
	               11 Bit    Registers := 9     
	               10 Bit    Registers := 2     
	                9 Bit    Registers := 5     
	                8 Bit    Registers := 150   
	                6 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 3     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
	   4 Input     16 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 3     
	   2 Input     11 Bit        Muxes := 3     
	   4 Input     10 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 1     
	   6 Input      9 Bit        Muxes := 4     
	   2 Input      9 Bit        Muxes := 12    
	   2 Input      8 Bit        Muxes := 5     
	   6 Input      6 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 2     
	   3 Input      3 Bit        Muxes := 2     
	   6 Input      3 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 11    
	   3 Input      2 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 5     
	   6 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 138   
	   2 Input      1 Bit        Muxes := 225   
	   3 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 12    
	   5 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module noip_top 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     19 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
Module clk_divs 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module debounce 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   3 Input      2 Bit        Muxes := 1     
Module disparity 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   3 Input     32 Bit       Adders := 1     
	   3 Input     17 Bit       Adders := 2     
	   2 Input     15 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 4     
	   2 Input      9 Bit       Adders := 8     
	   3 Input      9 Bit       Adders := 5     
	   3 Input      8 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 3     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               17 Bit    Registers := 2     
	               15 Bit    Registers := 20    
	               11 Bit    Registers := 7     
	                9 Bit    Registers := 5     
	                8 Bit    Registers := 150   
	                6 Bit    Registers := 2     
	                3 Bit    Registers := 3     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     15 Bit        Muxes := 3     
	   2 Input     11 Bit        Muxes := 3     
	   6 Input      9 Bit        Muxes := 4     
	   2 Input      9 Bit        Muxes := 12    
	   2 Input      8 Bit        Muxes := 3     
	   6 Input      6 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 2     
	   3 Input      3 Bit        Muxes := 2     
	   6 Input      3 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 11    
	   2 Input      2 Bit        Muxes := 5     
	   6 Input      2 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 138   
	   2 Input      1 Bit        Muxes := 211   
	   3 Input      1 Bit        Muxes := 1     
Module vga_controller_640_60 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 2     
+---Registers : 
	               11 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module imgbuf 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 1     
	   2 Input     16 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	               10 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   4 Input     16 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   4 Input     10 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 8     
	   4 Input      1 Bit        Muxes := 12    
	   5 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
Start Parallel Synthesis Optimization  : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 658.125 ; gain = 450.813
---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-4471] merging register 'rcnt_reg[8:0]' into 'rcnt_reg[8:0]' [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.srcs/sources_1/new/disparity.v:125]
INFO: [Synth 8-4471] merging register 'row_count_reg[8:0]' into 'row_count_reg[8:0]' [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.srcs/sources_1/new/disparity.v:107]
INFO: [Synth 8-4471] merging register 'col_count_reg[8:0]' into 'col_count_reg[8:0]' [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.srcs/sources_1/new/disparity.v:108]
INFO: [Synth 8-5546] ROM "template_reg[0][0]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "template_reg[0][1]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "template_reg[0][2]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "template_reg[0][3]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "template_reg[0][4]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "template_reg[0][5]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "template_reg[0][6]" won't be mapped to RAM because it is too sparse
DSP Report: Generating DSP laddr1, operation Mode is: (D+A2)*(B:0x180).
DSP Report: register rcnt_reg is absorbed into DSP laddr1.
DSP Report: operator laddr1 is absorbed into DSP laddr1.
DSP Report: operator laddr2 is absorbed into DSP laddr1.
INFO: [Synth 8-4471] merging register 'camctl/pixel_reg[9:0]' into 'camctl/pixel_reg[9:0]' [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.srcs/sources_1/new/camctl.v:116]
DSP Report: Generating DSP camctl/lwrite1, operation Mode is: A*(B:0x180).
DSP Report: operator camctl/lwrite1 is absorbed into DSP camctl/lwrite1.
DSP Report: Generating DSP camctl/lwrite0, operation Mode is: PCIN+(A:0x0):B2+(C:0xffffffffff80).
DSP Report: register camctl/pixel_reg is absorbed into DSP camctl/lwrite0.
DSP Report: operator camctl/lwrite0 is absorbed into DSP camctl/lwrite0.
DSP Report: Generating DSP addrb1, operation Mode is: A*(B:0x180).
DSP Report: operator addrb1 is absorbed into DSP addrb1.
DSP Report: Generating DSP addrb0, operation Mode is: PCIN+(A:0x0):B2+(C:0xffffffffff48).
DSP Report: register vga/hcounter_reg is absorbed into DSP addrb0.
DSP Report: operator addrb0 is absorbed into DSP addrb0.
WARNING: [Synth 8-3917] design noip_top has port rgb[1] driven by constant 0
WARNING: [Synth 8-3917] design noip_top has port rgb[0] driven by constant 0
WARNING: [Synth 8-3917] design noip_top has port LEDs[3] driven by constant 0
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 658.125 ; gain = 450.813
---------------------------------------------------------------------------------
Finished Parallel Reinference  : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 658.125 ; gain = 450.813

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping  Report (see note below)
+------------+------------------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping                        | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+------------------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|disparity   | (D+A2)*(B:0x180)                   | 9      | 9      | -      | 9      | 19     | 1    | 0    | -    | 0    | 0     | 0    | 0    | 
|imgbuf      | A*(B:0x180)                        | 17     | 9      | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|noip_top    | PCIN+(A:0x0):B2+(C:0xffffffffff80) | 30     | 10     | 8      | -      | -1     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|noip_top    | A*(B:0x180)                        | 19     | 9      | -      | -      | 28     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|noip_top    | PCIN+(A:0x0):B2+(C:0xffffffffff48) | 30     | 11     | 9      | -      | -1     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
+------------+------------------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3886] merging instance 'disp/index_reg[6]' (FDE) to 'disp/index_reg[7]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (disp/\index_reg[7] )
INFO: [Synth 8-3886] merging instance 'disp/result_data_reg[6]' (FDE) to 'disp/result_data_reg[7]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (disp/\result_data_reg[7] )
WARNING: [Synth 8-3332] Sequential element (index_reg[7]) is unused and will be removed from module disparity.
WARNING: [Synth 8-3332] Sequential element (index_reg[6]) is unused and will be removed from module disparity.
WARNING: [Synth 8-3332] Sequential element (result_data_reg[7]) is unused and will be removed from module disparity.
WARNING: [Synth 8-3332] Sequential element (result_data_reg[6]) is unused and will be removed from module disparity.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (disp/\maxd_reg[5] )
WARNING: [Synth 8-3332] Sequential element (maxd_reg[5]) is unused and will be removed from module disparity.
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:00:28 ; elapsed = 00:00:30 . Memory (MB): peak = 658.125 ; gain = 450.813
---------------------------------------------------------------------------------
Finished Parallel Area Optimization  : Time (s): cpu = 00:00:28 ; elapsed = 00:00:30 . Memory (MB): peak = 658.125 ; gain = 450.813

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'clkgen/clk_100MHz' to pin 'clkgen/bbstub_clk_100MHz/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'clkgen/clk_24MHz' to pin 'clkgen/bbstub_clk_24MHz/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'clkgen/clk_25MHz' to pin 'clkgen/bbstub_clk_25MHz/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'clkgen/clk_5MHz' to pin 'clkgen/bbstub_clk_5MHz/O'
INFO: [Synth 8-5820] Moved 4 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:41 ; elapsed = 00:00:43 . Memory (MB): peak = 703.914 ; gain = 496.602
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:52 ; elapsed = 00:00:54 . Memory (MB): peak = 852.246 ; gain = 644.934
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:53 ; elapsed = 00:00:56 . Memory (MB): peak = 852.246 ; gain = 644.934
---------------------------------------------------------------------------------
Finished Parallel Technology Mapping Optimization  : Time (s): cpu = 00:00:53 ; elapsed = 00:00:56 . Memory (MB): peak = 852.246 ; gain = 644.934

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
Finished Parallel Synthesis Optimization  : Time (s): cpu = 00:00:53 ; elapsed = 00:00:56 . Memory (MB): peak = 852.246 ; gain = 644.934
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:54 ; elapsed = 00:00:57 . Memory (MB): peak = 852.246 ; gain = 644.934
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:54 ; elapsed = 00:00:57 . Memory (MB): peak = 852.246 ; gain = 644.934
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:54 ; elapsed = 00:00:57 . Memory (MB): peak = 852.246 ; gain = 644.934
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:54 ; elapsed = 00:00:57 . Memory (MB): peak = 852.246 ; gain = 644.934
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:54 ; elapsed = 00:00:57 . Memory (MB): peak = 852.246 ; gain = 644.934
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:54 ; elapsed = 00:00:57 . Memory (MB): peak = 852.246 ; gain = 644.934
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+------------------+----------+
|      |BlackBox name     |Instances |
+------+------------------+----------+
|1     |clk_wiz_0         |         1|
|2     |blk_mem_resultant |         1|
|3     |blk_mem_640_480   |         2|
+------+------------------+----------+

Report Cell Usage: 
+------+-------------------+------+
|      |Cell               |Count |
+------+-------------------+------+
|1     |blk_mem_640_480    |     1|
|2     |blk_mem_640_480__1 |     1|
|3     |blk_mem_resultant  |     1|
|4     |clk_wiz_0          |     1|
|5     |CARRY4             |    67|
|6     |DSP48E1            |     1|
|7     |DSP48E1_1          |     2|
|8     |DSP48E1_2          |     2|
|9     |LUT1               |   101|
|10    |LUT2               |   165|
|11    |LUT3               |   211|
|12    |LUT4               |   144|
|13    |LUT5               |   180|
|14    |LUT6               |   788|
|15    |MUXF7              |    92|
|16    |MUXF8              |    30|
|17    |FDRE               |  1778|
|18    |LDC                |     2|
|19    |LDP                |     3|
|20    |IBUF               |    11|
|21    |OBUF               |    22|
+------+-------------------+------+

Report Instance Areas: 
+------+---------+----------------------+------+
|      |Instance |Module                |Cells |
+------+---------+----------------------+------+
|1     |top      |                      |  3627|
|2     |  camctl |imgbuf                |   164|
|3     |  clks   |clk_divs              |    64|
|4     |  deb    |debounce              |     7|
|5     |  disp   |disparity             |  3253|
|6     |  vga    |vga_controller_640_60 |    79|
+------+---------+----------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:54 ; elapsed = 00:00:57 . Memory (MB): peak = 852.246 ; gain = 644.934
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 9 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:43 ; elapsed = 00:00:48 . Memory (MB): peak = 852.246 ; gain = 322.176
Synthesis Optimization Complete : Time (s): cpu = 00:00:55 ; elapsed = 00:00:57 . Memory (MB): peak = 852.246 ; gain = 644.934
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 88 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'noip_top' is not ideal for floorplanning, since the cellview 'disparity' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 5 instances were transformed.
  LDC => LDCE: 2 instances
  LDP => LDPE: 3 instances

INFO: [Common 17-83] Releasing license: Synthesis
93 Infos, 17 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:56 ; elapsed = 00:00:57 . Memory (MB): peak = 852.246 ; gain = 644.934
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.036 . Memory (MB): peak = 852.246 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Sun Dec 04 14:33:44 2016...

*** Running vivado
    with args -log noip_top.vds -m64 -mode batch -messageDb vivado.pb -notrace -source noip_top.tcl


****** Vivado v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source noip_top.tcl -notrace
Command: synth_design -top noip_top -part xc7z020clg484-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 712 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 274.047 ; gain = 66.730
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'noip_top' [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.srcs/sources_1/new/noip_top.v:3]
INFO: [Synth 8-638] synthesizing module 'clk_wiz_0' [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.runs/synth_1/.Xil/Vivado-9356-Georges-T460p/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-256] done synthesizing module 'clk_wiz_0' (1#1) [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.runs/synth_1/.Xil/Vivado-9356-Georges-T460p/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-638] synthesizing module 'clk_divs' [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.srcs/sources_1/new/clkdivs.v:3]
INFO: [Synth 8-256] done synthesizing module 'clk_divs' (2#1) [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.srcs/sources_1/new/clkdivs.v:3]
INFO: [Synth 8-638] synthesizing module 'debounce' [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.srcs/sources_1/new/debounce.v:1]
INFO: [Synth 8-256] done synthesizing module 'debounce' (3#1) [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.srcs/sources_1/new/debounce.v:1]
INFO: [Synth 8-638] synthesizing module 'disparity' [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.srcs/sources_1/new/disparity.v:5]
	Parameter WIDTH bound to: 383 - type: integer 
	Parameter HEIGHT bound to: 287 - type: integer 
	Parameter SEARCH_RANGE bound to: 19 - type: integer 
	Parameter HALF_BLOCK bound to: 3 - type: integer 
	Parameter BLOCK_SIZE bound to: 7 - type: integer 
	Parameter BLOCK_SIZE0 bound to: 6 - type: integer 
	Parameter IDLE bound to: 3'b000 
	Parameter READ bound to: 3'b001 
	Parameter SEPARATE bound to: 3'b010 
	Parameter SAD bound to: 3'b011 
	Parameter FINALIZE bound to: 3'b100 
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.srcs/sources_1/new/disparity.v:104]
INFO: [Synth 8-256] done synthesizing module 'disparity' (4#1) [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.srcs/sources_1/new/disparity.v:5]
INFO: [Synth 8-638] synthesizing module 'vga_controller_640_60' [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.srcs/sources_1/new/vga.vhd:88]
INFO: [Synth 8-256] done synthesizing module 'vga_controller_640_60' (5#1) [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.srcs/sources_1/new/vga.vhd:88]
INFO: [Synth 8-638] synthesizing module 'imgbuf' [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.srcs/sources_1/new/camctl.v:6]
	Parameter ready bound to: 2'b00 
	Parameter read bound to: 2'b01 
	Parameter done bound to: 2'b10 
	Parameter init bound to: 2'b11 
INFO: [Synth 8-638] synthesizing module 'blk_mem_640_480' [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.runs/synth_1/.Xil/Vivado-9356-Georges-T460p/realtime/blk_mem_640_480_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_640_480' (6#1) [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.runs/synth_1/.Xil/Vivado-9356-Georges-T460p/realtime/blk_mem_640_480_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'imgbuf' (7#1) [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.srcs/sources_1/new/camctl.v:6]
INFO: [Synth 8-638] synthesizing module 'blk_mem_resultant' [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.runs/synth_1/.Xil/Vivado-9356-Georges-T460p/realtime/blk_mem_resultant_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_resultant' (8#1) [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.runs/synth_1/.Xil/Vivado-9356-Georges-T460p/realtime/blk_mem_resultant_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'noip_top' (9#1) [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.srcs/sources_1/new/noip_top.v:3]
WARNING: [Synth 8-3917] design noip_top has port LEDs[3] driven by constant 0
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 335.078 ; gain = 127.762
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 335.078 ; gain = 127.762
---------------------------------------------------------------------------------
WARNING: [Project 1-560] Could not resolve non-primitive black box cell 'blk_mem_640_480' instantiated as 'camctl/left'. 2 instances of this cell are unresolved black boxes. [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.srcs/sources_1/new/camctl.v:50]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'blk_mem_resultant' instantiated as 'resultant' [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.srcs/sources_1/new/noip_top.v:128]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'clk_wiz_0' instantiated as 'clkgen' [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.srcs/sources_1/new/noip_top.v:24]
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.runs/synth_1/.Xil/Vivado-9356-Georges-T460p/dcp/clk_wiz_0_in_context.xdc] for cell 'clkgen'
Finished Parsing XDC File [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.runs/synth_1/.Xil/Vivado-9356-Georges-T460p/dcp/clk_wiz_0_in_context.xdc] for cell 'clkgen'
Parsing XDC File [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.runs/synth_1/.Xil/Vivado-9356-Georges-T460p/dcp_2/blk_mem_resultant_in_context.xdc] for cell 'resultant'
Finished Parsing XDC File [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.runs/synth_1/.Xil/Vivado-9356-Georges-T460p/dcp_2/blk_mem_resultant_in_context.xdc] for cell 'resultant'
Parsing XDC File [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.runs/synth_1/.Xil/Vivado-9356-Georges-T460p/dcp_3/blk_mem_640_480_in_context.xdc] for cell 'camctl/left'
Finished Parsing XDC File [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.runs/synth_1/.Xil/Vivado-9356-Georges-T460p/dcp_3/blk_mem_640_480_in_context.xdc] for cell 'camctl/left'
Parsing XDC File [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.runs/synth_1/.Xil/Vivado-9356-Georges-T460p/dcp_3/blk_mem_640_480_in_context.xdc] for cell 'camctl/right'
Finished Parsing XDC File [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.runs/synth_1/.Xil/Vivado-9356-Georges-T460p/dcp_3/blk_mem_640_480_in_context.xdc] for cell 'camctl/right'
Parsing XDC File [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.srcs/constrs_1/new/top.xdc]
Finished Parsing XDC File [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.srcs/constrs_1/new/top.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.srcs/constrs_1/new/top.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/noip_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/noip_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 657.883 ; gain = 0.000
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'resultant' at clock pin 'clka' is different from the actual clock period '10.000', this can result in different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'camctl/left' at clock pin 'clkb' is different from the actual clock period '10.000', this can result in different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'camctl/right' at clock pin 'clkb' is different from the actual clock period '10.000', this can result in different synthesis results.
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 657.883 ; gain = 450.566
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 657.883 ; gain = 450.566
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for sysclk. (constraint file  C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.runs/synth_1/.Xil/Vivado-9356-Georges-T460p/dcp/clk_wiz_0_in_context.xdc, line 6).
Applied set_property CLOCK_BUFFER_TYPE = NONE for sysclk. (constraint file  C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.runs/synth_1/.Xil/Vivado-9356-Georges-T460p/dcp/clk_wiz_0_in_context.xdc, line 7).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 657.883 ; gain = 450.566
---------------------------------------------------------------------------------
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.srcs/sources_1/new/disparity.v:165]
INFO: [Synth 8-5546] ROM "template_reg[0][0]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "template_reg[0][1]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "template_reg[0][2]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "template_reg[0][3]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "template_reg[0][4]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "template_reg[0][5]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "template_reg[0][6]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "temp_reg[0]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "temp_reg[1]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "temp_reg[2]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "temp_reg[3]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "temp_reg[4]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "temp_reg[5]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "temp_reg[6]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "SAD_vector_reg[0]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "SAD_vector_reg[1]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "SAD_vector_reg[2]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "SAD_vector_reg[3]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "SAD_vector_reg[4]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "SAD_vector_reg[5]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "SAD_vector_reg[6]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "SAD_vector_reg[7]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "SAD_vector_reg[8]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "SAD_vector_reg[9]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "SAD_vector_reg[10]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "SAD_vector_reg[11]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "SAD_vector_reg[12]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "SAD_vector_reg[13]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "SAD_vector_reg[14]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "SAD_vector_reg[15]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "SAD_vector_reg[16]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "SAD_vector_reg[17]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "SAD_vector_reg[18]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "SAD_vector_reg[19]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "cdcnt" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "scnt" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "maxd" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "maxd" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "trigger" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fifo_oe" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
WARNING: [Synth 8-327] inferring latch for variable 'maxd_reg' [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.srcs/sources_1/new/disparity.v:277]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 657.883 ; gain = 450.566
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   3 Input     32 Bit       Adders := 1     
	   2 Input     19 Bit       Adders := 1     
	   2 Input     18 Bit       Adders := 1     
	   3 Input     17 Bit       Adders := 2     
	   2 Input     17 Bit       Adders := 1     
	   2 Input     16 Bit       Adders := 1     
	   2 Input     15 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 3     
	   2 Input     10 Bit       Adders := 5     
	   2 Input      9 Bit       Adders := 8     
	   3 Input      9 Bit       Adders := 5     
	   3 Input      8 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 3     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
	               17 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	               15 Bit    Registers := 20    
	               11 Bit    Registers := 9     
	               10 Bit    Registers := 2     
	                9 Bit    Registers := 5     
	                8 Bit    Registers := 150   
	                6 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 3     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
	   4 Input     16 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 3     
	   2 Input     11 Bit        Muxes := 3     
	   4 Input     10 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 1     
	   6 Input      9 Bit        Muxes := 4     
	   2 Input      9 Bit        Muxes := 12    
	   2 Input      8 Bit        Muxes := 5     
	   6 Input      6 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 2     
	   3 Input      3 Bit        Muxes := 2     
	   6 Input      3 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 11    
	   3 Input      2 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 5     
	   6 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 138   
	   2 Input      1 Bit        Muxes := 225   
	   3 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 12    
	   5 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module noip_top 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     19 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
Module clk_divs 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module debounce 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   3 Input      2 Bit        Muxes := 1     
Module disparity 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   3 Input     32 Bit       Adders := 1     
	   3 Input     17 Bit       Adders := 2     
	   2 Input     15 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 4     
	   2 Input      9 Bit       Adders := 8     
	   3 Input      9 Bit       Adders := 5     
	   3 Input      8 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 3     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               17 Bit    Registers := 2     
	               15 Bit    Registers := 20    
	               11 Bit    Registers := 7     
	                9 Bit    Registers := 5     
	                8 Bit    Registers := 150   
	                6 Bit    Registers := 2     
	                3 Bit    Registers := 3     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     15 Bit        Muxes := 3     
	   2 Input     11 Bit        Muxes := 3     
	   6 Input      9 Bit        Muxes := 4     
	   2 Input      9 Bit        Muxes := 12    
	   2 Input      8 Bit        Muxes := 3     
	   6 Input      6 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 2     
	   3 Input      3 Bit        Muxes := 2     
	   6 Input      3 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 11    
	   2 Input      2 Bit        Muxes := 5     
	   6 Input      2 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 138   
	   2 Input      1 Bit        Muxes := 211   
	   3 Input      1 Bit        Muxes := 1     
Module vga_controller_640_60 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 2     
+---Registers : 
	               11 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module imgbuf 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 1     
	   2 Input     16 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	               10 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   4 Input     16 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   4 Input     10 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 8     
	   4 Input      1 Bit        Muxes := 12    
	   5 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
Start Parallel Synthesis Optimization  : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 657.883 ; gain = 450.566
---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-4471] merging register 'rcnt_reg[8:0]' into 'rcnt_reg[8:0]' [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.srcs/sources_1/new/disparity.v:125]
INFO: [Synth 8-4471] merging register 'row_count_reg[8:0]' into 'row_count_reg[8:0]' [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.srcs/sources_1/new/disparity.v:107]
INFO: [Synth 8-4471] merging register 'col_count_reg[8:0]' into 'col_count_reg[8:0]' [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.srcs/sources_1/new/disparity.v:108]
INFO: [Synth 8-5546] ROM "template_reg[0][0]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "template_reg[0][1]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "template_reg[0][2]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "template_reg[0][3]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "template_reg[0][4]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "template_reg[0][5]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "template_reg[0][6]" won't be mapped to RAM because it is too sparse
DSP Report: Generating DSP laddr1, operation Mode is: (D+A2)*(B:0x180).
DSP Report: register rcnt_reg is absorbed into DSP laddr1.
DSP Report: operator laddr1 is absorbed into DSP laddr1.
DSP Report: operator laddr2 is absorbed into DSP laddr1.
INFO: [Synth 8-4471] merging register 'camctl/pixel_reg[9:0]' into 'camctl/pixel_reg[9:0]' [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.srcs/sources_1/new/camctl.v:116]
DSP Report: Generating DSP camctl/lwrite1, operation Mode is: A*(B:0x180).
DSP Report: operator camctl/lwrite1 is absorbed into DSP camctl/lwrite1.
DSP Report: Generating DSP camctl/lwrite0, operation Mode is: PCIN+(A:0x0):B2+(C:0xffffffffff80).
DSP Report: register camctl/pixel_reg is absorbed into DSP camctl/lwrite0.
DSP Report: operator camctl/lwrite0 is absorbed into DSP camctl/lwrite0.
DSP Report: Generating DSP addrb1, operation Mode is: A*(B:0x180).
DSP Report: operator addrb1 is absorbed into DSP addrb1.
DSP Report: Generating DSP addrb0, operation Mode is: PCIN+(A:0x0):B2+(C:0xffffffffff48).
DSP Report: register vga/hcounter_reg is absorbed into DSP addrb0.
DSP Report: operator addrb0 is absorbed into DSP addrb0.
WARNING: [Synth 8-3917] design noip_top has port LEDs[3] driven by constant 0
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 657.883 ; gain = 450.566
---------------------------------------------------------------------------------
Finished Parallel Reinference  : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 657.883 ; gain = 450.566

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping  Report (see note below)
+------------+------------------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping                        | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+------------------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|disparity   | (D+A2)*(B:0x180)                   | 9      | 9      | -      | 9      | 19     | 1    | 0    | -    | 0    | 0     | 0    | 0    | 
|imgbuf      | A*(B:0x180)                        | 17     | 9      | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|noip_top    | PCIN+(A:0x0):B2+(C:0xffffffffff80) | 30     | 10     | 8      | -      | -1     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|noip_top    | A*(B:0x180)                        | 19     | 9      | -      | -      | 28     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|noip_top    | PCIN+(A:0x0):B2+(C:0xffffffffff48) | 30     | 11     | 9      | -      | -1     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
+------------+------------------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3886] merging instance 'disp/index_reg[6]' (FDE) to 'disp/index_reg[7]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (disp/\index_reg[7] )
INFO: [Synth 8-3886] merging instance 'disp/result_data_reg[6]' (FDE) to 'disp/result_data_reg[7]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (disp/\result_data_reg[7] )
WARNING: [Synth 8-3332] Sequential element (index_reg[7]) is unused and will be removed from module disparity.
WARNING: [Synth 8-3332] Sequential element (index_reg[6]) is unused and will be removed from module disparity.
WARNING: [Synth 8-3332] Sequential element (result_data_reg[7]) is unused and will be removed from module disparity.
WARNING: [Synth 8-3332] Sequential element (result_data_reg[6]) is unused and will be removed from module disparity.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (disp/\maxd_reg[5] )
WARNING: [Synth 8-3332] Sequential element (maxd_reg[5]) is unused and will be removed from module disparity.
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:00:28 ; elapsed = 00:00:30 . Memory (MB): peak = 657.883 ; gain = 450.566
---------------------------------------------------------------------------------
Finished Parallel Area Optimization  : Time (s): cpu = 00:00:28 ; elapsed = 00:00:30 . Memory (MB): peak = 657.883 ; gain = 450.566

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'clkgen/clk_100MHz' to pin 'clkgen/bbstub_clk_100MHz/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'clkgen/clk_24MHz' to pin 'clkgen/bbstub_clk_24MHz/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'clkgen/clk_25MHz' to pin 'clkgen/bbstub_clk_25MHz/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'clkgen/clk_5MHz' to pin 'clkgen/bbstub_clk_5MHz/O'
INFO: [Synth 8-5820] Moved 4 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:42 ; elapsed = 00:00:44 . Memory (MB): peak = 704.699 ; gain = 497.383
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:53 ; elapsed = 00:00:56 . Memory (MB): peak = 852.273 ; gain = 644.957
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:55 ; elapsed = 00:00:58 . Memory (MB): peak = 852.273 ; gain = 644.957
---------------------------------------------------------------------------------
Finished Parallel Technology Mapping Optimization  : Time (s): cpu = 00:00:55 ; elapsed = 00:00:58 . Memory (MB): peak = 852.273 ; gain = 644.957

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
Finished Parallel Synthesis Optimization  : Time (s): cpu = 00:00:55 ; elapsed = 00:00:58 . Memory (MB): peak = 852.273 ; gain = 644.957
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:56 ; elapsed = 00:00:59 . Memory (MB): peak = 852.273 ; gain = 644.957
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:56 ; elapsed = 00:00:59 . Memory (MB): peak = 852.273 ; gain = 644.957
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:56 ; elapsed = 00:00:59 . Memory (MB): peak = 852.273 ; gain = 644.957
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:56 ; elapsed = 00:00:59 . Memory (MB): peak = 852.273 ; gain = 644.957
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:56 ; elapsed = 00:00:59 . Memory (MB): peak = 852.273 ; gain = 644.957
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:56 ; elapsed = 00:00:59 . Memory (MB): peak = 852.273 ; gain = 644.957
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+------------------+----------+
|      |BlackBox name     |Instances |
+------+------------------+----------+
|1     |clk_wiz_0         |         1|
|2     |blk_mem_resultant |         1|
|3     |blk_mem_640_480   |         2|
+------+------------------+----------+

Report Cell Usage: 
+------+-------------------+------+
|      |Cell               |Count |
+------+-------------------+------+
|1     |blk_mem_640_480    |     1|
|2     |blk_mem_640_480__1 |     1|
|3     |blk_mem_resultant  |     1|
|4     |clk_wiz_0          |     1|
|5     |CARRY4             |    67|
|6     |DSP48E1            |     1|
|7     |DSP48E1_1          |     2|
|8     |DSP48E1_2          |     2|
|9     |LUT1               |   101|
|10    |LUT2               |   164|
|11    |LUT3               |   205|
|12    |LUT4               |   143|
|13    |LUT5               |   180|
|14    |LUT6               |   798|
|15    |MUXF7              |    92|
|16    |MUXF8              |    30|
|17    |FDRE               |  1778|
|18    |LDC                |     2|
|19    |LDP                |     3|
|20    |IBUF               |    11|
|21    |OBUF               |    22|
+------+-------------------+------+

Report Instance Areas: 
+------+---------+----------------------+------+
|      |Instance |Module                |Cells |
+------+---------+----------------------+------+
|1     |top      |                      |  3629|
|2     |  camctl |imgbuf                |   164|
|3     |  clks   |clk_divs              |    64|
|4     |  deb    |debounce              |     7|
|5     |  disp   |disparity             |  3253|
|6     |  vga    |vga_controller_640_60 |    81|
+------+---------+----------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:56 ; elapsed = 00:00:59 . Memory (MB): peak = 852.273 ; gain = 644.957
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 7 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:45 ; elapsed = 00:00:50 . Memory (MB): peak = 852.273 ; gain = 322.152
Synthesis Optimization Complete : Time (s): cpu = 00:00:57 ; elapsed = 00:00:59 . Memory (MB): peak = 852.273 ; gain = 644.957
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 88 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'noip_top' is not ideal for floorplanning, since the cellview 'disparity' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 5 instances were transformed.
  LDC => LDCE: 2 instances
  LDP => LDPE: 3 instances

INFO: [Common 17-83] Releasing license: Synthesis
93 Infos, 15 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:58 ; elapsed = 00:00:59 . Memory (MB): peak = 852.273 ; gain = 644.957
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.034 . Memory (MB): peak = 852.273 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Sun Dec 04 14:43:37 2016...

*** Running vivado
    with args -log noip_top.vds -m64 -mode batch -messageDb vivado.pb -notrace -source noip_top.tcl


****** Vivado v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source noip_top.tcl -notrace
Command: synth_design -top noip_top -part xc7z020clg484-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 19360 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 274.441 ; gain = 67.633
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'noip_top' [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.srcs/sources_1/new/noip_top.v:3]
INFO: [Synth 8-638] synthesizing module 'clk_wiz_0' [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.runs/synth_1/.Xil/Vivado-18200-Georges-T460p/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-256] done synthesizing module 'clk_wiz_0' (1#1) [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.runs/synth_1/.Xil/Vivado-18200-Georges-T460p/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-638] synthesizing module 'clk_divs' [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.srcs/sources_1/new/clkdivs.v:3]
INFO: [Synth 8-256] done synthesizing module 'clk_divs' (2#1) [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.srcs/sources_1/new/clkdivs.v:3]
INFO: [Synth 8-638] synthesizing module 'disparity' [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.srcs/sources_1/new/disparity.v:5]
	Parameter WIDTH bound to: 383 - type: integer 
	Parameter HEIGHT bound to: 287 - type: integer 
	Parameter SEARCH_RANGE bound to: 19 - type: integer 
	Parameter HALF_BLOCK bound to: 3 - type: integer 
	Parameter BLOCK_SIZE bound to: 7 - type: integer 
	Parameter BLOCK_SIZE0 bound to: 6 - type: integer 
	Parameter IDLE bound to: 3'b000 
	Parameter READ bound to: 3'b001 
	Parameter SEPARATE bound to: 3'b010 
	Parameter SAD bound to: 3'b011 
	Parameter FINALIZE bound to: 3'b100 
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.srcs/sources_1/new/disparity.v:104]
INFO: [Synth 8-256] done synthesizing module 'disparity' (3#1) [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.srcs/sources_1/new/disparity.v:5]
INFO: [Synth 8-638] synthesizing module 'vga_controller_640_60' [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.srcs/sources_1/new/vga.vhd:88]
INFO: [Synth 8-256] done synthesizing module 'vga_controller_640_60' (4#1) [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.srcs/sources_1/new/vga.vhd:88]
INFO: [Synth 8-638] synthesizing module 'imgbuf' [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.srcs/sources_1/new/camctl.v:6]
	Parameter ready bound to: 2'b00 
	Parameter read bound to: 2'b01 
	Parameter done bound to: 2'b10 
	Parameter init bound to: 2'b11 
INFO: [Synth 8-638] synthesizing module 'blk_mem_640_480' [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.runs/synth_1/.Xil/Vivado-18200-Georges-T460p/realtime/blk_mem_640_480_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_640_480' (5#1) [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.runs/synth_1/.Xil/Vivado-18200-Georges-T460p/realtime/blk_mem_640_480_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'imgbuf' (6#1) [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.srcs/sources_1/new/camctl.v:6]
INFO: [Synth 8-638] synthesizing module 'blk_mem_resultant' [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.runs/synth_1/.Xil/Vivado-18200-Georges-T460p/realtime/blk_mem_resultant_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_resultant' (7#1) [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.runs/synth_1/.Xil/Vivado-18200-Georges-T460p/realtime/blk_mem_resultant_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'noip_top' (8#1) [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.srcs/sources_1/new/noip_top.v:3]
WARNING: [Synth 8-3331] design noip_top has unconnected port trigger
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 335.535 ; gain = 128.727
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 335.535 ; gain = 128.727
---------------------------------------------------------------------------------
WARNING: [Project 1-560] Could not resolve non-primitive black box cell 'blk_mem_640_480' instantiated as 'camctl/left'. 2 instances of this cell are unresolved black boxes. [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.srcs/sources_1/new/camctl.v:50]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'blk_mem_resultant' instantiated as 'resultant' [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.srcs/sources_1/new/noip_top.v:129]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'clk_wiz_0' instantiated as 'clkgen' [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.srcs/sources_1/new/noip_top.v:24]
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.runs/synth_1/.Xil/Vivado-18200-Georges-T460p/dcp/clk_wiz_0_in_context.xdc] for cell 'clkgen'
Finished Parsing XDC File [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.runs/synth_1/.Xil/Vivado-18200-Georges-T460p/dcp/clk_wiz_0_in_context.xdc] for cell 'clkgen'
Parsing XDC File [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.runs/synth_1/.Xil/Vivado-18200-Georges-T460p/dcp_2/blk_mem_resultant_in_context.xdc] for cell 'resultant'
Finished Parsing XDC File [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.runs/synth_1/.Xil/Vivado-18200-Georges-T460p/dcp_2/blk_mem_resultant_in_context.xdc] for cell 'resultant'
Parsing XDC File [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.runs/synth_1/.Xil/Vivado-18200-Georges-T460p/dcp_3/blk_mem_640_480_in_context.xdc] for cell 'camctl/left'
Finished Parsing XDC File [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.runs/synth_1/.Xil/Vivado-18200-Georges-T460p/dcp_3/blk_mem_640_480_in_context.xdc] for cell 'camctl/left'
Parsing XDC File [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.runs/synth_1/.Xil/Vivado-18200-Georges-T460p/dcp_3/blk_mem_640_480_in_context.xdc] for cell 'camctl/right'
Finished Parsing XDC File [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.runs/synth_1/.Xil/Vivado-18200-Georges-T460p/dcp_3/blk_mem_640_480_in_context.xdc] for cell 'camctl/right'
Parsing XDC File [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.srcs/constrs_1/new/top.xdc]
Finished Parsing XDC File [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.srcs/constrs_1/new/top.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.srcs/constrs_1/new/top.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/noip_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/noip_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 658.121 ; gain = 0.000
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'resultant' at clock pin 'clka' is different from the actual clock period '10.000', this can result in different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'camctl/left' at clock pin 'clkb' is different from the actual clock period '10.000', this can result in different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'camctl/right' at clock pin 'clkb' is different from the actual clock period '10.000', this can result in different synthesis results.
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 658.121 ; gain = 451.313
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 658.121 ; gain = 451.313
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for sysclk. (constraint file  C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.runs/synth_1/.Xil/Vivado-18200-Georges-T460p/dcp/clk_wiz_0_in_context.xdc, line 6).
Applied set_property CLOCK_BUFFER_TYPE = NONE for sysclk. (constraint file  C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.runs/synth_1/.Xil/Vivado-18200-Georges-T460p/dcp/clk_wiz_0_in_context.xdc, line 7).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 658.121 ; gain = 451.313
---------------------------------------------------------------------------------
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.srcs/sources_1/new/disparity.v:165]
INFO: [Synth 8-5546] ROM "template_reg[0][0]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "template_reg[0][1]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "template_reg[0][2]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "template_reg[0][3]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "template_reg[0][4]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "template_reg[0][5]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "template_reg[0][6]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "temp_reg[0]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "temp_reg[1]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "temp_reg[2]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "temp_reg[3]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "temp_reg[4]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "temp_reg[5]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "temp_reg[6]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "SAD_vector_reg[0]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "SAD_vector_reg[1]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "SAD_vector_reg[2]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "SAD_vector_reg[3]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "SAD_vector_reg[4]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "SAD_vector_reg[5]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "SAD_vector_reg[6]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "SAD_vector_reg[7]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "SAD_vector_reg[8]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "SAD_vector_reg[9]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "SAD_vector_reg[10]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "SAD_vector_reg[11]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "SAD_vector_reg[12]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "SAD_vector_reg[13]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "SAD_vector_reg[14]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "SAD_vector_reg[15]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "SAD_vector_reg[16]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "SAD_vector_reg[17]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "SAD_vector_reg[18]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "SAD_vector_reg[19]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "cdcnt" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "scnt" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "maxd" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "maxd" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "trigger" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fifo_oe" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
WARNING: [Synth 8-327] inferring latch for variable 'maxd_reg' [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.srcs/sources_1/new/disparity.v:277]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:16 ; elapsed = 00:00:19 . Memory (MB): peak = 658.121 ; gain = 451.313
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   3 Input     32 Bit       Adders := 1     
	   2 Input     19 Bit       Adders := 1     
	   2 Input     18 Bit       Adders := 1     
	   3 Input     17 Bit       Adders := 2     
	   2 Input     17 Bit       Adders := 1     
	   2 Input     16 Bit       Adders := 1     
	   2 Input     15 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 3     
	   2 Input     10 Bit       Adders := 5     
	   2 Input      9 Bit       Adders := 8     
	   3 Input      9 Bit       Adders := 5     
	   3 Input      8 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 3     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
	               17 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	               15 Bit    Registers := 20    
	               11 Bit    Registers := 9     
	               10 Bit    Registers := 2     
	                9 Bit    Registers := 5     
	                8 Bit    Registers := 150   
	                6 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 3     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 11    
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
	   4 Input     16 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 3     
	   2 Input     11 Bit        Muxes := 3     
	   4 Input     10 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 1     
	   6 Input      9 Bit        Muxes := 4     
	   2 Input      9 Bit        Muxes := 12    
	   2 Input      8 Bit        Muxes := 5     
	   6 Input      6 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 2     
	   3 Input      3 Bit        Muxes := 2     
	   6 Input      3 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 11    
	   2 Input      2 Bit        Muxes := 5     
	   6 Input      2 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 138   
	   2 Input      1 Bit        Muxes := 225   
	   3 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 12    
	   5 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module noip_top 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     19 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
Module clk_divs 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module disparity 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   3 Input     32 Bit       Adders := 1     
	   3 Input     17 Bit       Adders := 2     
	   2 Input     15 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 4     
	   2 Input      9 Bit       Adders := 8     
	   3 Input      9 Bit       Adders := 5     
	   3 Input      8 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 3     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               17 Bit    Registers := 2     
	               15 Bit    Registers := 20    
	               11 Bit    Registers := 7     
	                9 Bit    Registers := 5     
	                8 Bit    Registers := 150   
	                6 Bit    Registers := 2     
	                3 Bit    Registers := 3     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     15 Bit        Muxes := 3     
	   2 Input     11 Bit        Muxes := 3     
	   6 Input      9 Bit        Muxes := 4     
	   2 Input      9 Bit        Muxes := 12    
	   2 Input      8 Bit        Muxes := 3     
	   6 Input      6 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 2     
	   3 Input      3 Bit        Muxes := 2     
	   6 Input      3 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 11    
	   2 Input      2 Bit        Muxes := 5     
	   6 Input      2 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 138   
	   2 Input      1 Bit        Muxes := 211   
	   3 Input      1 Bit        Muxes := 1     
Module vga_controller_640_60 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 2     
+---Registers : 
	               11 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module imgbuf 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 1     
	   2 Input     16 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	               10 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   4 Input     16 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   4 Input     10 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 8     
	   4 Input      1 Bit        Muxes := 12    
	   5 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
Start Parallel Synthesis Optimization  : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 658.121 ; gain = 451.313
---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-4471] merging register 'rcnt_reg[8:0]' into 'rcnt_reg[8:0]' [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.srcs/sources_1/new/disparity.v:125]
INFO: [Synth 8-4471] merging register 'row_count_reg[8:0]' into 'row_count_reg[8:0]' [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.srcs/sources_1/new/disparity.v:107]
INFO: [Synth 8-4471] merging register 'col_count_reg[8:0]' into 'col_count_reg[8:0]' [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.srcs/sources_1/new/disparity.v:108]
INFO: [Synth 8-5546] ROM "template_reg[0][0]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "template_reg[0][1]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "template_reg[0][2]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "template_reg[0][3]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "template_reg[0][4]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "template_reg[0][5]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "template_reg[0][6]" won't be mapped to RAM because it is too sparse
DSP Report: Generating DSP laddr1, operation Mode is: (D+A2)*(B:0x180).
DSP Report: register rcnt_reg is absorbed into DSP laddr1.
DSP Report: operator laddr1 is absorbed into DSP laddr1.
DSP Report: operator laddr2 is absorbed into DSP laddr1.
INFO: [Synth 8-4471] merging register 'camctl/pixel_reg[9:0]' into 'camctl/pixel_reg[9:0]' [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.srcs/sources_1/new/camctl.v:116]
DSP Report: Generating DSP camctl/lwrite1, operation Mode is: A*(B:0x180).
DSP Report: operator camctl/lwrite1 is absorbed into DSP camctl/lwrite1.
DSP Report: Generating DSP camctl/lwrite0, operation Mode is: PCIN+(A:0x0):B2+(C:0xffffffffff80).
DSP Report: register camctl/pixel_reg is absorbed into DSP camctl/lwrite0.
DSP Report: operator camctl/lwrite0 is absorbed into DSP camctl/lwrite0.
DSP Report: Generating DSP addrb1, operation Mode is: A*(B:0x180).
DSP Report: operator addrb1 is absorbed into DSP addrb1.
DSP Report: Generating DSP addrb0, operation Mode is: PCIN+(A:0x0):B2+(C:0xffffffffff48).
DSP Report: register vga/hcounter_reg is absorbed into DSP addrb0.
DSP Report: operator addrb0 is absorbed into DSP addrb0.
WARNING: [Synth 8-3331] design noip_top has unconnected port trigger
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:00:17 ; elapsed = 00:00:20 . Memory (MB): peak = 658.121 ; gain = 451.313
---------------------------------------------------------------------------------
Finished Parallel Reinference  : Time (s): cpu = 00:00:17 ; elapsed = 00:00:20 . Memory (MB): peak = 658.121 ; gain = 451.313

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping  Report (see note below)
+------------+------------------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping                        | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+------------------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|disparity   | (D+A2)*(B:0x180)                   | 9      | 9      | -      | 9      | 19     | 1    | 0    | -    | 0    | 0     | 0    | 0    | 
|imgbuf      | A*(B:0x180)                        | 17     | 9      | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|noip_top    | PCIN+(A:0x0):B2+(C:0xffffffffff80) | 30     | 10     | 8      | -      | -1     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|noip_top    | A*(B:0x180)                        | 19     | 9      | -      | -      | 28     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|noip_top    | PCIN+(A:0x0):B2+(C:0xffffffffff48) | 30     | 11     | 9      | -      | -1     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
+------------+------------------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3886] merging instance 'disp/index_reg[6]' (FDE) to 'disp/index_reg[7]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (disp/\index_reg[7] )
INFO: [Synth 8-3886] merging instance 'disp/result_data_reg[6]' (FDE) to 'disp/result_data_reg[7]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (disp/\result_data_reg[7] )
WARNING: [Synth 8-3332] Sequential element (index_reg[7]) is unused and will be removed from module disparity.
WARNING: [Synth 8-3332] Sequential element (index_reg[6]) is unused and will be removed from module disparity.
WARNING: [Synth 8-3332] Sequential element (result_data_reg[7]) is unused and will be removed from module disparity.
WARNING: [Synth 8-3332] Sequential element (result_data_reg[6]) is unused and will be removed from module disparity.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (disp/\maxd_reg[5] )
WARNING: [Synth 8-3332] Sequential element (maxd_reg[5]) is unused and will be removed from module disparity.
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:00:27 ; elapsed = 00:00:30 . Memory (MB): peak = 658.121 ; gain = 451.313
---------------------------------------------------------------------------------
Finished Parallel Area Optimization  : Time (s): cpu = 00:00:27 ; elapsed = 00:00:30 . Memory (MB): peak = 658.121 ; gain = 451.313

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'clkgen/clk_100MHz' to pin 'clkgen/bbstub_clk_100MHz/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'clkgen/clk_24MHz' to pin 'clkgen/bbstub_clk_24MHz/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'clkgen/clk_25MHz' to pin 'clkgen/bbstub_clk_25MHz/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'clkgen/clk_5MHz' to pin 'clkgen/bbstub_clk_5MHz/O'
INFO: [Synth 8-5820] Moved 4 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:40 ; elapsed = 00:00:43 . Memory (MB): peak = 704.012 ; gain = 497.203
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:51 ; elapsed = 00:00:54 . Memory (MB): peak = 852.371 ; gain = 645.563
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:53 ; elapsed = 00:00:56 . Memory (MB): peak = 852.371 ; gain = 645.563
---------------------------------------------------------------------------------
Finished Parallel Technology Mapping Optimization  : Time (s): cpu = 00:00:53 ; elapsed = 00:00:56 . Memory (MB): peak = 852.371 ; gain = 645.563

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
Finished Parallel Synthesis Optimization  : Time (s): cpu = 00:00:53 ; elapsed = 00:00:56 . Memory (MB): peak = 852.371 ; gain = 645.563
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:53 ; elapsed = 00:00:56 . Memory (MB): peak = 852.371 ; gain = 645.563
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:53 ; elapsed = 00:00:56 . Memory (MB): peak = 852.371 ; gain = 645.563
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:54 ; elapsed = 00:00:57 . Memory (MB): peak = 852.371 ; gain = 645.563
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:54 ; elapsed = 00:00:57 . Memory (MB): peak = 852.371 ; gain = 645.563
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:54 ; elapsed = 00:00:57 . Memory (MB): peak = 852.371 ; gain = 645.563
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:54 ; elapsed = 00:00:57 . Memory (MB): peak = 852.371 ; gain = 645.563
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+------------------+----------+
|      |BlackBox name     |Instances |
+------+------------------+----------+
|1     |clk_wiz_0         |         1|
|2     |blk_mem_resultant |         1|
|3     |blk_mem_640_480   |         2|
+------+------------------+----------+

Report Cell Usage: 
+------+-------------------+------+
|      |Cell               |Count |
+------+-------------------+------+
|1     |blk_mem_640_480    |     1|
|2     |blk_mem_640_480__1 |     1|
|3     |blk_mem_resultant  |     1|
|4     |clk_wiz_0          |     1|
|5     |CARRY4             |    62|
|6     |DSP48E1            |     1|
|7     |DSP48E1_1          |     2|
|8     |DSP48E1_2          |     2|
|9     |LUT1               |    83|
|10    |LUT2               |   149|
|11    |LUT3               |   200|
|12    |LUT4               |   144|
|13    |LUT5               |   179|
|14    |LUT6               |   793|
|15    |MUXF7              |    92|
|16    |MUXF8              |    30|
|17    |FDRE               |  1757|
|18    |LDC                |     2|
|19    |LDP                |     3|
|20    |IBUF               |    10|
|21    |OBUF               |    22|
+------+-------------------+------+

Report Instance Areas: 
+------+---------+----------------------+------+
|      |Instance |Module                |Cells |
+------+---------+----------------------+------+
|1     |top      |                      |  3559|
|2     |  camctl |imgbuf                |   164|
|3     |  disp   |disparity             |  3255|
|4     |  vga    |vga_controller_640_60 |    81|
+------+---------+----------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:54 ; elapsed = 00:00:57 . Memory (MB): peak = 852.371 ; gain = 645.563
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 7 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:42 ; elapsed = 00:00:48 . Memory (MB): peak = 852.371 ; gain = 322.977
Synthesis Optimization Complete : Time (s): cpu = 00:00:54 ; elapsed = 00:00:57 . Memory (MB): peak = 852.371 ; gain = 645.563
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 82 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'noip_top' is not ideal for floorplanning, since the cellview 'disparity' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 5 instances were transformed.
  LDC => LDCE: 2 instances
  LDP => LDPE: 3 instances

INFO: [Common 17-83] Releasing license: Synthesis
91 Infos, 15 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:55 ; elapsed = 00:00:57 . Memory (MB): peak = 852.371 ; gain = 645.563
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.032 . Memory (MB): peak = 852.371 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Sun Dec 04 14:51:48 2016...

*** Running vivado
    with args -log noip_top.vds -m64 -mode batch -messageDb vivado.pb -notrace -source noip_top.tcl


****** Vivado v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source noip_top.tcl -notrace
Command: synth_design -top noip_top -part xc7z020clg484-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 10056 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 274.539 ; gain = 67.219
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'noip_top' [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.srcs/sources_1/new/noip_top.v:3]
INFO: [Synth 8-638] synthesizing module 'clk_wiz_0' [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.runs/synth_1/.Xil/Vivado-16200-Georges-T460p/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-256] done synthesizing module 'clk_wiz_0' (1#1) [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.runs/synth_1/.Xil/Vivado-16200-Georges-T460p/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-638] synthesizing module 'clk_divs' [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.srcs/sources_1/new/clkdivs.v:3]
INFO: [Synth 8-256] done synthesizing module 'clk_divs' (2#1) [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.srcs/sources_1/new/clkdivs.v:3]
INFO: [Synth 8-638] synthesizing module 'disparity' [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.srcs/sources_1/new/disparity.v:5]
	Parameter WIDTH bound to: 383 - type: integer 
	Parameter HEIGHT bound to: 287 - type: integer 
	Parameter SEARCH_RANGE bound to: 19 - type: integer 
	Parameter HALF_BLOCK bound to: 3 - type: integer 
	Parameter BLOCK_SIZE bound to: 7 - type: integer 
	Parameter BLOCK_SIZE0 bound to: 6 - type: integer 
	Parameter IDLE bound to: 3'b000 
	Parameter READ bound to: 3'b001 
	Parameter SEPARATE bound to: 3'b010 
	Parameter SAD bound to: 3'b011 
	Parameter FINALIZE bound to: 3'b100 
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.srcs/sources_1/new/disparity.v:104]
INFO: [Synth 8-256] done synthesizing module 'disparity' (3#1) [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.srcs/sources_1/new/disparity.v:5]
INFO: [Synth 8-638] synthesizing module 'vga_controller_640_60' [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.srcs/sources_1/new/vga.vhd:88]
INFO: [Synth 8-256] done synthesizing module 'vga_controller_640_60' (4#1) [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.srcs/sources_1/new/vga.vhd:88]
INFO: [Synth 8-638] synthesizing module 'imgbuf' [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.srcs/sources_1/new/camctl.v:6]
	Parameter ready bound to: 2'b00 
	Parameter read bound to: 2'b01 
	Parameter done bound to: 2'b10 
	Parameter init bound to: 2'b11 
INFO: [Synth 8-638] synthesizing module 'blk_mem_640_480' [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.runs/synth_1/.Xil/Vivado-16200-Georges-T460p/realtime/blk_mem_640_480_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_640_480' (5#1) [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.runs/synth_1/.Xil/Vivado-16200-Georges-T460p/realtime/blk_mem_640_480_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'imgbuf' (6#1) [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.srcs/sources_1/new/camctl.v:6]
INFO: [Synth 8-638] synthesizing module 'blk_mem_resultant' [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.runs/synth_1/.Xil/Vivado-16200-Georges-T460p/realtime/blk_mem_resultant_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_resultant' (7#1) [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.runs/synth_1/.Xil/Vivado-16200-Georges-T460p/realtime/blk_mem_resultant_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'noip_top' (8#1) [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.srcs/sources_1/new/noip_top.v:3]
WARNING: [Synth 8-3331] design noip_top has unconnected port trigger
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 335.645 ; gain = 128.324
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 335.645 ; gain = 128.324
---------------------------------------------------------------------------------
WARNING: [Project 1-560] Could not resolve non-primitive black box cell 'blk_mem_640_480' instantiated as 'camctl/left'. 2 instances of this cell are unresolved black boxes. [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.srcs/sources_1/new/camctl.v:50]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'blk_mem_resultant' instantiated as 'resultant' [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.srcs/sources_1/new/noip_top.v:129]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'clk_wiz_0' instantiated as 'clkgen' [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.srcs/sources_1/new/noip_top.v:24]
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.runs/synth_1/.Xil/Vivado-16200-Georges-T460p/dcp/clk_wiz_0_in_context.xdc] for cell 'clkgen'
Finished Parsing XDC File [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.runs/synth_1/.Xil/Vivado-16200-Georges-T460p/dcp/clk_wiz_0_in_context.xdc] for cell 'clkgen'
Parsing XDC File [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.runs/synth_1/.Xil/Vivado-16200-Georges-T460p/dcp_2/blk_mem_resultant_in_context.xdc] for cell 'resultant'
Finished Parsing XDC File [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.runs/synth_1/.Xil/Vivado-16200-Georges-T460p/dcp_2/blk_mem_resultant_in_context.xdc] for cell 'resultant'
Parsing XDC File [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.runs/synth_1/.Xil/Vivado-16200-Georges-T460p/dcp_3/blk_mem_640_480_in_context.xdc] for cell 'camctl/left'
Finished Parsing XDC File [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.runs/synth_1/.Xil/Vivado-16200-Georges-T460p/dcp_3/blk_mem_640_480_in_context.xdc] for cell 'camctl/left'
Parsing XDC File [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.runs/synth_1/.Xil/Vivado-16200-Georges-T460p/dcp_3/blk_mem_640_480_in_context.xdc] for cell 'camctl/right'
Finished Parsing XDC File [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.runs/synth_1/.Xil/Vivado-16200-Georges-T460p/dcp_3/blk_mem_640_480_in_context.xdc] for cell 'camctl/right'
Parsing XDC File [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.srcs/constrs_1/new/top.xdc]
Finished Parsing XDC File [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.srcs/constrs_1/new/top.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.srcs/constrs_1/new/top.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/noip_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/noip_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 658.219 ; gain = 0.000
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'resultant' at clock pin 'clka' is different from the actual clock period '10.000', this can result in different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'camctl/left' at clock pin 'clkb' is different from the actual clock period '10.000', this can result in different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'camctl/right' at clock pin 'clkb' is different from the actual clock period '10.000', this can result in different synthesis results.
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 658.219 ; gain = 450.898
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 658.219 ; gain = 450.898
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for sysclk. (constraint file  C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.runs/synth_1/.Xil/Vivado-16200-Georges-T460p/dcp/clk_wiz_0_in_context.xdc, line 6).
Applied set_property CLOCK_BUFFER_TYPE = NONE for sysclk. (constraint file  C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.runs/synth_1/.Xil/Vivado-16200-Georges-T460p/dcp/clk_wiz_0_in_context.xdc, line 7).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 658.219 ; gain = 450.898
---------------------------------------------------------------------------------
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.srcs/sources_1/new/disparity.v:165]
INFO: [Synth 8-5546] ROM "template_reg[0][0]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "template_reg[0][1]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "template_reg[0][2]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "template_reg[0][3]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "template_reg[0][4]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "template_reg[0][5]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "template_reg[0][6]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "temp_reg[0]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "temp_reg[1]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "temp_reg[2]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "temp_reg[3]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "temp_reg[4]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "temp_reg[5]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "temp_reg[6]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "SAD_vector_reg[0]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "SAD_vector_reg[1]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "SAD_vector_reg[2]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "SAD_vector_reg[3]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "SAD_vector_reg[4]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "SAD_vector_reg[5]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "SAD_vector_reg[6]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "SAD_vector_reg[7]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "SAD_vector_reg[8]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "SAD_vector_reg[9]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "SAD_vector_reg[10]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "SAD_vector_reg[11]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "SAD_vector_reg[12]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "SAD_vector_reg[13]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "SAD_vector_reg[14]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "SAD_vector_reg[15]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "SAD_vector_reg[16]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "SAD_vector_reg[17]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "SAD_vector_reg[18]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "SAD_vector_reg[19]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "cdcnt" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "scnt" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "maxd" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "maxd" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "trigger" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fifo_oe" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
WARNING: [Synth 8-327] inferring latch for variable 'maxd_reg' [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.srcs/sources_1/new/disparity.v:280]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 658.219 ; gain = 450.898
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   3 Input     32 Bit       Adders := 1     
	   2 Input     19 Bit       Adders := 1     
	   2 Input     18 Bit       Adders := 1     
	   3 Input     17 Bit       Adders := 2     
	   2 Input     17 Bit       Adders := 1     
	   2 Input     16 Bit       Adders := 1     
	   2 Input     15 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 3     
	   2 Input     10 Bit       Adders := 5     
	   2 Input      9 Bit       Adders := 8     
	   3 Input      9 Bit       Adders := 5     
	   3 Input      8 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 3     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
	               17 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	               15 Bit    Registers := 20    
	               11 Bit    Registers := 9     
	               10 Bit    Registers := 2     
	                9 Bit    Registers := 5     
	                8 Bit    Registers := 150   
	                6 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 3     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 11    
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
	   4 Input     16 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 3     
	   2 Input     11 Bit        Muxes := 3     
	   4 Input     10 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 1     
	   6 Input      9 Bit        Muxes := 4     
	   2 Input      9 Bit        Muxes := 12    
	   2 Input      8 Bit        Muxes := 5     
	   6 Input      6 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 2     
	   3 Input      3 Bit        Muxes := 2     
	   6 Input      3 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 11    
	   2 Input      2 Bit        Muxes := 5     
	   6 Input      2 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 138   
	   2 Input      1 Bit        Muxes := 225   
	   3 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 12    
	   5 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module noip_top 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     19 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
Module clk_divs 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module disparity 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   3 Input     32 Bit       Adders := 1     
	   3 Input     17 Bit       Adders := 2     
	   2 Input     15 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 4     
	   2 Input      9 Bit       Adders := 8     
	   3 Input      9 Bit       Adders := 5     
	   3 Input      8 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 3     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               17 Bit    Registers := 2     
	               15 Bit    Registers := 20    
	               11 Bit    Registers := 7     
	                9 Bit    Registers := 5     
	                8 Bit    Registers := 150   
	                6 Bit    Registers := 2     
	                3 Bit    Registers := 3     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     15 Bit        Muxes := 3     
	   2 Input     11 Bit        Muxes := 3     
	   6 Input      9 Bit        Muxes := 4     
	   2 Input      9 Bit        Muxes := 12    
	   2 Input      8 Bit        Muxes := 3     
	   6 Input      6 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 2     
	   3 Input      3 Bit        Muxes := 2     
	   6 Input      3 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 11    
	   2 Input      2 Bit        Muxes := 5     
	   6 Input      2 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 138   
	   2 Input      1 Bit        Muxes := 211   
	   3 Input      1 Bit        Muxes := 1     
Module vga_controller_640_60 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 2     
+---Registers : 
	               11 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module imgbuf 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 1     
	   2 Input     16 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	               10 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   4 Input     16 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   4 Input     10 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 8     
	   4 Input      1 Bit        Muxes := 12    
	   5 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
Start Parallel Synthesis Optimization  : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 658.219 ; gain = 450.898
---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-4471] merging register 'rcnt_reg[8:0]' into 'rcnt_reg[8:0]' [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.srcs/sources_1/new/disparity.v:125]
INFO: [Synth 8-4471] merging register 'row_count_reg[8:0]' into 'row_count_reg[8:0]' [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.srcs/sources_1/new/disparity.v:107]
INFO: [Synth 8-4471] merging register 'col_count_reg[8:0]' into 'col_count_reg[8:0]' [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.srcs/sources_1/new/disparity.v:108]
INFO: [Synth 8-5546] ROM "template_reg[0][0]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "template_reg[0][1]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "template_reg[0][2]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "template_reg[0][3]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "template_reg[0][4]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "template_reg[0][5]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "template_reg[0][6]" won't be mapped to RAM because it is too sparse
DSP Report: Generating DSP laddr1, operation Mode is: (D+A2)*(B:0x180).
DSP Report: register rcnt_reg is absorbed into DSP laddr1.
DSP Report: operator laddr1 is absorbed into DSP laddr1.
DSP Report: operator laddr2 is absorbed into DSP laddr1.
INFO: [Synth 8-4471] merging register 'camctl/pixel_reg[9:0]' into 'camctl/pixel_reg[9:0]' [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.srcs/sources_1/new/camctl.v:116]
DSP Report: Generating DSP camctl/lwrite1, operation Mode is: A*(B:0x180).
DSP Report: operator camctl/lwrite1 is absorbed into DSP camctl/lwrite1.
DSP Report: Generating DSP camctl/lwrite0, operation Mode is: PCIN+(A:0x0):B2+(C:0xffffffffff80).
DSP Report: register camctl/pixel_reg is absorbed into DSP camctl/lwrite0.
DSP Report: operator camctl/lwrite0 is absorbed into DSP camctl/lwrite0.
DSP Report: Generating DSP addrb1, operation Mode is: A*(B:0x180).
DSP Report: operator addrb1 is absorbed into DSP addrb1.
DSP Report: Generating DSP addrb0, operation Mode is: PCIN+(A:0x0):B2+(C:0xffffffffff48).
DSP Report: register vga/hcounter_reg is absorbed into DSP addrb0.
DSP Report: operator addrb0 is absorbed into DSP addrb0.
WARNING: [Synth 8-3331] design noip_top has unconnected port trigger
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 658.219 ; gain = 450.898
---------------------------------------------------------------------------------
Finished Parallel Reinference  : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 658.219 ; gain = 450.898

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping  Report (see note below)
+------------+------------------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping                        | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+------------------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|disparity   | (D+A2)*(B:0x180)                   | 9      | 9      | -      | 9      | 19     | 1    | 0    | -    | 0    | 0     | 0    | 0    | 
|imgbuf      | A*(B:0x180)                        | 17     | 9      | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|noip_top    | PCIN+(A:0x0):B2+(C:0xffffffffff80) | 30     | 10     | 8      | -      | -1     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|noip_top    | A*(B:0x180)                        | 19     | 9      | -      | -      | 28     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|noip_top    | PCIN+(A:0x0):B2+(C:0xffffffffff48) | 30     | 11     | 9      | -      | -1     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
+------------+------------------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3886] merging instance 'disp/index_reg[6]' (FDE) to 'disp/index_reg[7]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (disp/\index_reg[7] )
INFO: [Synth 8-3886] merging instance 'disp/result_data_reg[6]' (FDE) to 'disp/result_data_reg[7]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (disp/\result_data_reg[7] )
WARNING: [Synth 8-3332] Sequential element (index_reg[7]) is unused and will be removed from module disparity.
WARNING: [Synth 8-3332] Sequential element (index_reg[6]) is unused and will be removed from module disparity.
WARNING: [Synth 8-3332] Sequential element (result_data_reg[7]) is unused and will be removed from module disparity.
WARNING: [Synth 8-3332] Sequential element (result_data_reg[6]) is unused and will be removed from module disparity.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (disp/\maxd_reg[5] )
WARNING: [Synth 8-3332] Sequential element (maxd_reg[5]) is unused and will be removed from module disparity.
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:00:29 ; elapsed = 00:00:31 . Memory (MB): peak = 658.219 ; gain = 450.898
---------------------------------------------------------------------------------
Finished Parallel Area Optimization  : Time (s): cpu = 00:00:29 ; elapsed = 00:00:31 . Memory (MB): peak = 658.219 ; gain = 450.898

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'clkgen/clk_100MHz' to pin 'clkgen/bbstub_clk_100MHz/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'clkgen/clk_24MHz' to pin 'clkgen/bbstub_clk_24MHz/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'clkgen/clk_25MHz' to pin 'clkgen/bbstub_clk_25MHz/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'clkgen/clk_5MHz' to pin 'clkgen/bbstub_clk_5MHz/O'
INFO: [Synth 8-5820] Moved 4 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:41 ; elapsed = 00:00:44 . Memory (MB): peak = 704.965 ; gain = 497.645
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:52 ; elapsed = 00:00:55 . Memory (MB): peak = 853.359 ; gain = 646.039
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:54 ; elapsed = 00:00:57 . Memory (MB): peak = 853.359 ; gain = 646.039
---------------------------------------------------------------------------------
Finished Parallel Technology Mapping Optimization  : Time (s): cpu = 00:00:54 ; elapsed = 00:00:57 . Memory (MB): peak = 853.359 ; gain = 646.039

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
Finished Parallel Synthesis Optimization  : Time (s): cpu = 00:00:54 ; elapsed = 00:00:57 . Memory (MB): peak = 853.359 ; gain = 646.039
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:55 ; elapsed = 00:00:58 . Memory (MB): peak = 853.359 ; gain = 646.039
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:55 ; elapsed = 00:00:58 . Memory (MB): peak = 853.359 ; gain = 646.039
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:55 ; elapsed = 00:00:58 . Memory (MB): peak = 853.359 ; gain = 646.039
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:55 ; elapsed = 00:00:58 . Memory (MB): peak = 853.359 ; gain = 646.039
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:55 ; elapsed = 00:00:58 . Memory (MB): peak = 853.359 ; gain = 646.039
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:55 ; elapsed = 00:00:58 . Memory (MB): peak = 853.359 ; gain = 646.039
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+------------------+----------+
|      |BlackBox name     |Instances |
+------+------------------+----------+
|1     |clk_wiz_0         |         1|
|2     |blk_mem_resultant |         1|
|3     |blk_mem_640_480   |         2|
+------+------------------+----------+

Report Cell Usage: 
+------+-------------------+------+
|      |Cell               |Count |
+------+-------------------+------+
|1     |blk_mem_640_480    |     1|
|2     |blk_mem_640_480__1 |     1|
|3     |blk_mem_resultant  |     1|
|4     |clk_wiz_0          |     1|
|5     |CARRY4             |    62|
|6     |DSP48E1            |     1|
|7     |DSP48E1_1          |     2|
|8     |DSP48E1_2          |     2|
|9     |LUT1               |    81|
|10    |LUT2               |   149|
|11    |LUT3               |   196|
|12    |LUT4               |   141|
|13    |LUT5               |   181|
|14    |LUT6               |   801|
|15    |MUXF7              |    92|
|16    |MUXF8              |    30|
|17    |FDRE               |  1757|
|18    |LDC                |     2|
|19    |LDP                |     3|
|20    |IBUF               |    10|
|21    |OBUF               |    22|
+------+-------------------+------+

Report Instance Areas: 
+------+---------+----------------------+------+
|      |Instance |Module                |Cells |
+------+---------+----------------------+------+
|1     |top      |                      |  3560|
|2     |  camctl |imgbuf                |   164|
|3     |  disp   |disparity             |  3256|
|4     |  vga    |vga_controller_640_60 |    81|
+------+---------+----------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:55 ; elapsed = 00:00:58 . Memory (MB): peak = 853.359 ; gain = 646.039
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 7 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:43 ; elapsed = 00:00:49 . Memory (MB): peak = 853.359 ; gain = 323.465
Synthesis Optimization Complete : Time (s): cpu = 00:00:56 ; elapsed = 00:00:58 . Memory (MB): peak = 853.359 ; gain = 646.039
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 82 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'noip_top' is not ideal for floorplanning, since the cellview 'disparity' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 5 instances were transformed.
  LDC => LDCE: 2 instances
  LDP => LDPE: 3 instances

INFO: [Common 17-83] Releasing license: Synthesis
91 Infos, 15 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:57 ; elapsed = 00:00:58 . Memory (MB): peak = 853.359 ; gain = 646.039
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.043 . Memory (MB): peak = 853.359 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Sun Dec 04 15:01:00 2016...

*** Running vivado
    with args -log noip_top.vds -m64 -mode batch -messageDb vivado.pb -notrace -source noip_top.tcl


****** Vivado v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source noip_top.tcl -notrace
Command: synth_design -top noip_top -part xc7z020clg484-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 16860 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 274.535 ; gain = 67.969
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'noip_top' [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.srcs/sources_1/new/noip_top.v:3]
INFO: [Synth 8-638] synthesizing module 'clk_wiz_0' [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.runs/synth_1/.Xil/Vivado-13204-Georges-T460p/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-256] done synthesizing module 'clk_wiz_0' (1#1) [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.runs/synth_1/.Xil/Vivado-13204-Georges-T460p/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-638] synthesizing module 'clk_divs' [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.srcs/sources_1/new/clkdivs.v:3]
INFO: [Synth 8-256] done synthesizing module 'clk_divs' (2#1) [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.srcs/sources_1/new/clkdivs.v:3]
INFO: [Synth 8-638] synthesizing module 'disparity' [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.srcs/sources_1/new/disparity.v:5]
	Parameter WIDTH bound to: 383 - type: integer 
	Parameter HEIGHT bound to: 287 - type: integer 
	Parameter SEARCH_RANGE bound to: 19 - type: integer 
	Parameter HALF_BLOCK bound to: 3 - type: integer 
	Parameter BLOCK_SIZE bound to: 7 - type: integer 
	Parameter BLOCK_SIZE0 bound to: 6 - type: integer 
	Parameter IDLE bound to: 3'b000 
	Parameter READ bound to: 3'b001 
	Parameter SEPARATE bound to: 3'b010 
	Parameter SAD bound to: 3'b011 
	Parameter FINALIZE bound to: 3'b100 
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.srcs/sources_1/new/disparity.v:104]
INFO: [Synth 8-256] done synthesizing module 'disparity' (3#1) [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.srcs/sources_1/new/disparity.v:5]
INFO: [Synth 8-638] synthesizing module 'vga_controller_640_60' [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.srcs/sources_1/new/vga.vhd:88]
INFO: [Synth 8-256] done synthesizing module 'vga_controller_640_60' (4#1) [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.srcs/sources_1/new/vga.vhd:88]
INFO: [Synth 8-638] synthesizing module 'imgbuf' [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.srcs/sources_1/new/camctl.v:6]
	Parameter ready bound to: 2'b00 
	Parameter read bound to: 2'b01 
	Parameter done bound to: 2'b10 
	Parameter init bound to: 2'b11 
INFO: [Synth 8-638] synthesizing module 'blk_mem_640_480' [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.runs/synth_1/.Xil/Vivado-13204-Georges-T460p/realtime/blk_mem_640_480_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_640_480' (5#1) [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.runs/synth_1/.Xil/Vivado-13204-Georges-T460p/realtime/blk_mem_640_480_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'imgbuf' (6#1) [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.srcs/sources_1/new/camctl.v:6]
INFO: [Synth 8-638] synthesizing module 'blk_mem_resultant' [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.runs/synth_1/.Xil/Vivado-13204-Georges-T460p/realtime/blk_mem_resultant_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_resultant' (7#1) [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.runs/synth_1/.Xil/Vivado-13204-Georges-T460p/realtime/blk_mem_resultant_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'noip_top' (8#1) [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.srcs/sources_1/new/noip_top.v:3]
WARNING: [Synth 8-3331] design noip_top has unconnected port trigger
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 335.605 ; gain = 129.039
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 335.605 ; gain = 129.039
---------------------------------------------------------------------------------
WARNING: [Project 1-560] Could not resolve non-primitive black box cell 'blk_mem_640_480' instantiated as 'camctl/left'. 2 instances of this cell are unresolved black boxes. [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.srcs/sources_1/new/camctl.v:50]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'blk_mem_resultant' instantiated as 'resultant' [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.srcs/sources_1/new/noip_top.v:129]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'clk_wiz_0' instantiated as 'clkgen' [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.srcs/sources_1/new/noip_top.v:24]
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.runs/synth_1/.Xil/Vivado-13204-Georges-T460p/dcp/clk_wiz_0_in_context.xdc] for cell 'clkgen'
Finished Parsing XDC File [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.runs/synth_1/.Xil/Vivado-13204-Georges-T460p/dcp/clk_wiz_0_in_context.xdc] for cell 'clkgen'
Parsing XDC File [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.runs/synth_1/.Xil/Vivado-13204-Georges-T460p/dcp_2/blk_mem_resultant_in_context.xdc] for cell 'resultant'
Finished Parsing XDC File [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.runs/synth_1/.Xil/Vivado-13204-Georges-T460p/dcp_2/blk_mem_resultant_in_context.xdc] for cell 'resultant'
Parsing XDC File [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.runs/synth_1/.Xil/Vivado-13204-Georges-T460p/dcp_3/blk_mem_640_480_in_context.xdc] for cell 'camctl/left'
Finished Parsing XDC File [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.runs/synth_1/.Xil/Vivado-13204-Georges-T460p/dcp_3/blk_mem_640_480_in_context.xdc] for cell 'camctl/left'
Parsing XDC File [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.runs/synth_1/.Xil/Vivado-13204-Georges-T460p/dcp_3/blk_mem_640_480_in_context.xdc] for cell 'camctl/right'
Finished Parsing XDC File [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.runs/synth_1/.Xil/Vivado-13204-Georges-T460p/dcp_3/blk_mem_640_480_in_context.xdc] for cell 'camctl/right'
Parsing XDC File [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.srcs/constrs_1/new/top.xdc]
Finished Parsing XDC File [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.srcs/constrs_1/new/top.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.srcs/constrs_1/new/top.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/noip_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/noip_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 657.457 ; gain = 0.000
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'resultant' at clock pin 'clka' is different from the actual clock period '10.000', this can result in different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'camctl/left' at clock pin 'clkb' is different from the actual clock period '10.000', this can result in different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'camctl/right' at clock pin 'clkb' is different from the actual clock period '10.000', this can result in different synthesis results.
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 657.457 ; gain = 450.891
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 657.457 ; gain = 450.891
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for sysclk. (constraint file  C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.runs/synth_1/.Xil/Vivado-13204-Georges-T460p/dcp/clk_wiz_0_in_context.xdc, line 6).
Applied set_property CLOCK_BUFFER_TYPE = NONE for sysclk. (constraint file  C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.runs/synth_1/.Xil/Vivado-13204-Georges-T460p/dcp/clk_wiz_0_in_context.xdc, line 7).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 657.457 ; gain = 450.891
---------------------------------------------------------------------------------
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.srcs/sources_1/new/disparity.v:165]
INFO: [Synth 8-5546] ROM "template_reg[0][0]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "template_reg[0][1]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "template_reg[0][2]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "template_reg[0][3]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "template_reg[0][4]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "template_reg[0][5]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "template_reg[0][6]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "temp_reg[0]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "temp_reg[1]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "temp_reg[2]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "temp_reg[3]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "temp_reg[4]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "temp_reg[5]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "temp_reg[6]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "SAD_vector_reg[0]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "SAD_vector_reg[1]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "SAD_vector_reg[2]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "SAD_vector_reg[3]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "SAD_vector_reg[4]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "SAD_vector_reg[5]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "SAD_vector_reg[6]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "SAD_vector_reg[7]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "SAD_vector_reg[8]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "SAD_vector_reg[9]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "SAD_vector_reg[10]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "SAD_vector_reg[11]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "SAD_vector_reg[12]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "SAD_vector_reg[13]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "SAD_vector_reg[14]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "SAD_vector_reg[15]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "SAD_vector_reg[16]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "SAD_vector_reg[17]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "SAD_vector_reg[18]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "SAD_vector_reg[19]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "cdcnt" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "scnt" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "maxd" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "maxd" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "trigger" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fifo_oe" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
WARNING: [Synth 8-327] inferring latch for variable 'maxd_reg' [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.srcs/sources_1/new/disparity.v:277]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 657.457 ; gain = 450.891
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   3 Input     32 Bit       Adders := 1     
	   2 Input     19 Bit       Adders := 1     
	   2 Input     18 Bit       Adders := 1     
	   3 Input     17 Bit       Adders := 2     
	   2 Input     17 Bit       Adders := 1     
	   2 Input     16 Bit       Adders := 1     
	   2 Input     15 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 3     
	   2 Input     10 Bit       Adders := 5     
	   2 Input      9 Bit       Adders := 8     
	   3 Input      9 Bit       Adders := 5     
	   3 Input      8 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 3     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
	               17 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	               15 Bit    Registers := 20    
	               11 Bit    Registers := 9     
	               10 Bit    Registers := 2     
	                9 Bit    Registers := 5     
	                8 Bit    Registers := 150   
	                6 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 3     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 11    
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
	   4 Input     16 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 3     
	   2 Input     11 Bit        Muxes := 3     
	   4 Input     10 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 1     
	   6 Input      9 Bit        Muxes := 4     
	   2 Input      9 Bit        Muxes := 12    
	   2 Input      8 Bit        Muxes := 5     
	   6 Input      6 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 2     
	   3 Input      3 Bit        Muxes := 2     
	   6 Input      3 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 11    
	   6 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 4     
	   3 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 138   
	   2 Input      1 Bit        Muxes := 225   
	   3 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 13    
	   5 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module noip_top 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     19 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
Module clk_divs 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module disparity 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   3 Input     32 Bit       Adders := 1     
	   3 Input     17 Bit       Adders := 2     
	   2 Input     15 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 4     
	   2 Input      9 Bit       Adders := 8     
	   3 Input      9 Bit       Adders := 5     
	   3 Input      8 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 3     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               17 Bit    Registers := 2     
	               15 Bit    Registers := 20    
	               11 Bit    Registers := 7     
	                9 Bit    Registers := 5     
	                8 Bit    Registers := 150   
	                6 Bit    Registers := 2     
	                3 Bit    Registers := 3     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     15 Bit        Muxes := 3     
	   2 Input     11 Bit        Muxes := 3     
	   6 Input      9 Bit        Muxes := 4     
	   2 Input      9 Bit        Muxes := 12    
	   2 Input      8 Bit        Muxes := 3     
	   6 Input      6 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 2     
	   3 Input      3 Bit        Muxes := 2     
	   6 Input      3 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 11    
	   6 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 4     
	   3 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 138   
	   2 Input      1 Bit        Muxes := 211   
	   3 Input      1 Bit        Muxes := 1     
Module vga_controller_640_60 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 2     
+---Registers : 
	               11 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module imgbuf 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 1     
	   2 Input     16 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	               10 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   4 Input     16 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   4 Input     10 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 8     
	   4 Input      1 Bit        Muxes := 13    
	   5 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
Start Parallel Synthesis Optimization  : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 657.457 ; gain = 450.891
---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-4471] merging register 'rcnt_reg[8:0]' into 'rcnt_reg[8:0]' [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.srcs/sources_1/new/disparity.v:125]
INFO: [Synth 8-4471] merging register 'row_count_reg[8:0]' into 'row_count_reg[8:0]' [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.srcs/sources_1/new/disparity.v:107]
INFO: [Synth 8-4471] merging register 'col_count_reg[8:0]' into 'col_count_reg[8:0]' [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.srcs/sources_1/new/disparity.v:108]
INFO: [Synth 8-5546] ROM "template_reg[0][0]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "template_reg[0][1]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "template_reg[0][2]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "template_reg[0][3]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "template_reg[0][4]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "template_reg[0][5]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "template_reg[0][6]" won't be mapped to RAM because it is too sparse
DSP Report: Generating DSP laddr1, operation Mode is: (D+A2)*(B:0x180).
DSP Report: register rcnt_reg is absorbed into DSP laddr1.
DSP Report: operator laddr1 is absorbed into DSP laddr1.
DSP Report: operator laddr2 is absorbed into DSP laddr1.
INFO: [Synth 8-4471] merging register 'camctl/pixel_reg[9:0]' into 'camctl/pixel_reg[9:0]' [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.srcs/sources_1/new/camctl.v:117]
DSP Report: Generating DSP camctl/lwrite1, operation Mode is: A*(B:0x180).
DSP Report: operator camctl/lwrite1 is absorbed into DSP camctl/lwrite1.
DSP Report: Generating DSP camctl/lwrite0, operation Mode is: PCIN+(A:0x0):B2+(C:0xffffffffff80).
DSP Report: register camctl/pixel_reg is absorbed into DSP camctl/lwrite0.
DSP Report: operator camctl/lwrite0 is absorbed into DSP camctl/lwrite0.
DSP Report: Generating DSP addrb1, operation Mode is: A*(B:0x180).
DSP Report: operator addrb1 is absorbed into DSP addrb1.
DSP Report: Generating DSP addrb0, operation Mode is: PCIN+(A:0x0):B2+(C:0xffffffffff48).
DSP Report: register vga/hcounter_reg is absorbed into DSP addrb0.
DSP Report: operator addrb0 is absorbed into DSP addrb0.
WARNING: [Synth 8-3331] design noip_top has unconnected port trigger
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 657.457 ; gain = 450.891
---------------------------------------------------------------------------------
Finished Parallel Reinference  : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 657.457 ; gain = 450.891

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping  Report (see note below)
+------------+------------------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping                        | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+------------------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|disparity   | (D+A2)*(B:0x180)                   | 9      | 9      | -      | 9      | 19     | 1    | 0    | -    | 0    | 0     | 0    | 0    | 
|imgbuf      | A*(B:0x180)                        | 17     | 9      | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|noip_top    | PCIN+(A:0x0):B2+(C:0xffffffffff80) | 30     | 10     | 8      | -      | -1     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|noip_top    | A*(B:0x180)                        | 19     | 9      | -      | -      | 28     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|noip_top    | PCIN+(A:0x0):B2+(C:0xffffffffff48) | 30     | 11     | 9      | -      | -1     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
+------------+------------------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3886] merging instance 'disp/index_reg[6]' (FDE) to 'disp/index_reg[7]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (disp/\index_reg[7] )
INFO: [Synth 8-3886] merging instance 'disp/result_data_reg[6]' (FDE) to 'disp/result_data_reg[7]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (disp/\result_data_reg[7] )
WARNING: [Synth 8-3332] Sequential element (index_reg[7]) is unused and will be removed from module disparity.
WARNING: [Synth 8-3332] Sequential element (index_reg[6]) is unused and will be removed from module disparity.
WARNING: [Synth 8-3332] Sequential element (result_data_reg[7]) is unused and will be removed from module disparity.
WARNING: [Synth 8-3332] Sequential element (result_data_reg[6]) is unused and will be removed from module disparity.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (disp/\maxd_reg[5] )
WARNING: [Synth 8-3332] Sequential element (maxd_reg[5]) is unused and will be removed from module disparity.
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:00:28 ; elapsed = 00:00:30 . Memory (MB): peak = 657.457 ; gain = 450.891
---------------------------------------------------------------------------------
Finished Parallel Area Optimization  : Time (s): cpu = 00:00:28 ; elapsed = 00:00:30 . Memory (MB): peak = 657.457 ; gain = 450.891

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'clkgen/clk_100MHz' to pin 'clkgen/bbstub_clk_100MHz/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'clkgen/clk_24MHz' to pin 'clkgen/bbstub_clk_24MHz/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'clkgen/clk_25MHz' to pin 'clkgen/bbstub_clk_25MHz/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'clkgen/clk_5MHz' to pin 'clkgen/bbstub_clk_5MHz/O'
INFO: [Synth 8-5820] Moved 4 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:41 ; elapsed = 00:00:44 . Memory (MB): peak = 703.699 ; gain = 497.133
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:53 ; elapsed = 00:00:56 . Memory (MB): peak = 851.293 ; gain = 644.727
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:55 ; elapsed = 00:00:58 . Memory (MB): peak = 851.293 ; gain = 644.727
---------------------------------------------------------------------------------
Finished Parallel Technology Mapping Optimization  : Time (s): cpu = 00:00:55 ; elapsed = 00:00:58 . Memory (MB): peak = 851.293 ; gain = 644.727

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
Finished Parallel Synthesis Optimization  : Time (s): cpu = 00:00:55 ; elapsed = 00:00:58 . Memory (MB): peak = 851.293 ; gain = 644.727
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:56 ; elapsed = 00:00:59 . Memory (MB): peak = 851.293 ; gain = 644.727
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:56 ; elapsed = 00:00:59 . Memory (MB): peak = 851.293 ; gain = 644.727
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:56 ; elapsed = 00:00:59 . Memory (MB): peak = 851.293 ; gain = 644.727
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:56 ; elapsed = 00:00:59 . Memory (MB): peak = 851.293 ; gain = 644.727
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:56 ; elapsed = 00:00:59 . Memory (MB): peak = 851.293 ; gain = 644.727
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:56 ; elapsed = 00:00:59 . Memory (MB): peak = 851.293 ; gain = 644.727
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+------------------+----------+
|      |BlackBox name     |Instances |
+------+------------------+----------+
|1     |clk_wiz_0         |         1|
|2     |blk_mem_resultant |         1|
|3     |blk_mem_640_480   |         2|
+------+------------------+----------+

Report Cell Usage: 
+------+-------------------+------+
|      |Cell               |Count |
+------+-------------------+------+
|1     |blk_mem_640_480    |     1|
|2     |blk_mem_640_480__1 |     1|
|3     |blk_mem_resultant  |     1|
|4     |clk_wiz_0          |     1|
|5     |CARRY4             |    62|
|6     |DSP48E1            |     1|
|7     |DSP48E1_1          |     2|
|8     |DSP48E1_2          |     2|
|9     |LUT1               |    82|
|10    |LUT2               |   149|
|11    |LUT3               |   199|
|12    |LUT4               |   141|
|13    |LUT5               |   172|
|14    |LUT6               |   804|
|15    |MUXF7              |    92|
|16    |MUXF8              |    30|
|17    |FDRE               |  1758|
|18    |LDC                |     2|
|19    |LDP                |     3|
|20    |IBUF               |    10|
|21    |OBUF               |    22|
+------+-------------------+------+

Report Instance Areas: 
+------+---------+----------------------+------+
|      |Instance |Module                |Cells |
+------+---------+----------------------+------+
|1     |top      |                      |  3559|
|2     |  camctl |imgbuf                |   164|
|3     |  disp   |disparity             |  3255|
|4     |  vga    |vga_controller_640_60 |    81|
+------+---------+----------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:56 ; elapsed = 00:00:59 . Memory (MB): peak = 851.293 ; gain = 644.727
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 7 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:44 ; elapsed = 00:00:50 . Memory (MB): peak = 851.293 ; gain = 322.875
Synthesis Optimization Complete : Time (s): cpu = 00:00:57 ; elapsed = 00:00:59 . Memory (MB): peak = 851.293 ; gain = 644.727
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 82 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'noip_top' is not ideal for floorplanning, since the cellview 'disparity' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 5 instances were transformed.
  LDC => LDCE: 2 instances
  LDP => LDPE: 3 instances

INFO: [Common 17-83] Releasing license: Synthesis
91 Infos, 15 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:58 ; elapsed = 00:00:59 . Memory (MB): peak = 851.293 ; gain = 644.727
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.033 . Memory (MB): peak = 851.293 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Sun Dec 04 15:15:37 2016...

*** Running vivado
    with args -log noip_top.vds -m64 -mode batch -messageDb vivado.pb -notrace -source noip_top.tcl


****** Vivado v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source noip_top.tcl -notrace
Command: synth_design -top noip_top -part xc7z020clg484-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 19232 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 273.680 ; gain = 66.359
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'noip_top' [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.srcs/sources_1/new/noip_top.v:3]
INFO: [Synth 8-638] synthesizing module 'clk_wiz_0' [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.runs/synth_1/.Xil/Vivado-9284-Georges-T460p/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-256] done synthesizing module 'clk_wiz_0' (1#1) [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.runs/synth_1/.Xil/Vivado-9284-Georges-T460p/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-638] synthesizing module 'clk_divs' [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.srcs/sources_1/new/clkdivs.v:3]
INFO: [Synth 8-256] done synthesizing module 'clk_divs' (2#1) [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.srcs/sources_1/new/clkdivs.v:3]
INFO: [Synth 8-638] synthesizing module 'parallel_disparity' [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.srcs/sources_1/new/parallel_disparity.v:5]
	Parameter WIDTH bound to: 383 - type: integer 
	Parameter HEIGHT bound to: 287 - type: integer 
	Parameter SEARCH_RANGE bound to: 19 - type: integer 
	Parameter HALF_BLOCK bound to: 3 - type: integer 
	Parameter BLOCK_SIZE bound to: 7 - type: integer 
	Parameter BLOCK_SIZE0 bound to: 6 - type: integer 
	Parameter IDLE bound to: 3'b000 
	Parameter READ bound to: 3'b001 
	Parameter SEPARATE bound to: 3'b010 
	Parameter SAD bound to: 3'b011 
	Parameter FINALIZE bound to: 3'b100 
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.srcs/sources_1/new/parallel_disparity.v:150]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.srcs/sources_1/new/parallel_disparity.v:160]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.srcs/sources_1/new/parallel_disparity.v:172]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.srcs/sources_1/new/parallel_disparity.v:182]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.srcs/sources_1/new/parallel_disparity.v:265]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.srcs/sources_1/new/parallel_disparity.v:128]
INFO: [Synth 8-256] done synthesizing module 'parallel_disparity' (3#1) [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.srcs/sources_1/new/parallel_disparity.v:5]
INFO: [Synth 8-638] synthesizing module 'vga_controller_640_60' [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.srcs/sources_1/new/vga.vhd:88]
INFO: [Synth 8-256] done synthesizing module 'vga_controller_640_60' (4#1) [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.srcs/sources_1/new/vga.vhd:88]
INFO: [Synth 8-638] synthesizing module 'imgbuf' [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.srcs/sources_1/new/camctl.v:6]
	Parameter ready bound to: 2'b00 
	Parameter read bound to: 2'b01 
	Parameter done bound to: 2'b10 
	Parameter init bound to: 2'b11 
INFO: [Synth 8-638] synthesizing module 'blk_mem_640_480' [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.runs/synth_1/.Xil/Vivado-9284-Georges-T460p/realtime/blk_mem_640_480_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_640_480' (5#1) [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.runs/synth_1/.Xil/Vivado-9284-Georges-T460p/realtime/blk_mem_640_480_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'imgbuf' (6#1) [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.srcs/sources_1/new/camctl.v:6]
INFO: [Synth 8-638] synthesizing module 'blk_mem_resultant' [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.runs/synth_1/.Xil/Vivado-9284-Georges-T460p/realtime/blk_mem_resultant_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_resultant' (7#1) [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.runs/synth_1/.Xil/Vivado-9284-Georges-T460p/realtime/blk_mem_resultant_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'noip_top' (8#1) [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.srcs/sources_1/new/noip_top.v:3]
WARNING: [Synth 8-3331] design noip_top has unconnected port trigger
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 314.789 ; gain = 107.469
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 314.789 ; gain = 107.469
---------------------------------------------------------------------------------
WARNING: [Project 1-560] Could not resolve non-primitive black box cell 'blk_mem_640_480' instantiated as 'camctl/left'. 2 instances of this cell are unresolved black boxes. [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.srcs/sources_1/new/camctl.v:50]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'blk_mem_resultant' instantiated as 'resultant' [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.srcs/sources_1/new/noip_top.v:129]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'clk_wiz_0' instantiated as 'clkgen' [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.srcs/sources_1/new/noip_top.v:24]
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.runs/synth_1/.Xil/Vivado-9284-Georges-T460p/dcp/clk_wiz_0_in_context.xdc] for cell 'clkgen'
Finished Parsing XDC File [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.runs/synth_1/.Xil/Vivado-9284-Georges-T460p/dcp/clk_wiz_0_in_context.xdc] for cell 'clkgen'
Parsing XDC File [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.runs/synth_1/.Xil/Vivado-9284-Georges-T460p/dcp_2/blk_mem_resultant_in_context.xdc] for cell 'resultant'
Finished Parsing XDC File [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.runs/synth_1/.Xil/Vivado-9284-Georges-T460p/dcp_2/blk_mem_resultant_in_context.xdc] for cell 'resultant'
Parsing XDC File [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.runs/synth_1/.Xil/Vivado-9284-Georges-T460p/dcp_3/blk_mem_640_480_in_context.xdc] for cell 'camctl/left'
Finished Parsing XDC File [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.runs/synth_1/.Xil/Vivado-9284-Georges-T460p/dcp_3/blk_mem_640_480_in_context.xdc] for cell 'camctl/left'
Parsing XDC File [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.runs/synth_1/.Xil/Vivado-9284-Georges-T460p/dcp_3/blk_mem_640_480_in_context.xdc] for cell 'camctl/right'
Finished Parsing XDC File [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.runs/synth_1/.Xil/Vivado-9284-Georges-T460p/dcp_3/blk_mem_640_480_in_context.xdc] for cell 'camctl/right'
Parsing XDC File [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.srcs/constrs_1/new/top.xdc]
Finished Parsing XDC File [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.srcs/constrs_1/new/top.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.srcs/constrs_1/new/top.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/noip_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/noip_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 641.398 ; gain = 0.000
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'resultant' at clock pin 'clka' is different from the actual clock period '10.000', this can result in different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'camctl/left' at clock pin 'clkb' is different from the actual clock period '10.000', this can result in different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'camctl/right' at clock pin 'clkb' is different from the actual clock period '10.000', this can result in different synthesis results.
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:16 ; elapsed = 00:00:20 . Memory (MB): peak = 641.398 ; gain = 434.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:16 ; elapsed = 00:00:20 . Memory (MB): peak = 641.398 ; gain = 434.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for sysclk. (constraint file  C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.runs/synth_1/.Xil/Vivado-9284-Georges-T460p/dcp/clk_wiz_0_in_context.xdc, line 6).
Applied set_property CLOCK_BUFFER_TYPE = NONE for sysclk. (constraint file  C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.runs/synth_1/.Xil/Vivado-9284-Georges-T460p/dcp/clk_wiz_0_in_context.xdc, line 7).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:16 ; elapsed = 00:00:20 . Memory (MB): peak = 641.398 ; gain = 434.078
---------------------------------------------------------------------------------
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.srcs/sources_1/new/parallel_disparity.v:234]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.srcs/sources_1/new/parallel_disparity.v:239]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.srcs/sources_1/new/parallel_disparity.v:244]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.srcs/sources_1/new/parallel_disparity.v:249]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.srcs/sources_1/new/parallel_disparity.v:229]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.srcs/sources_1/new/parallel_disparity.v:224]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.srcs/sources_1/new/parallel_disparity.v:219]
INFO: [Synth 8-5546] ROM "template0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "template1" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "template2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "template3" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "template4" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "template5" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "template6" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "SAD_vector_reg[0]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "SAD_vector_reg[1]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "SAD_vector_reg[2]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "SAD_vector_reg[3]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "SAD_vector_reg[4]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "SAD_vector_reg[5]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "SAD_vector_reg[6]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "SAD_vector_reg[7]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "SAD_vector_reg[8]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "SAD_vector_reg[9]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "SAD_vector_reg[10]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "SAD_vector_reg[11]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "SAD_vector_reg[12]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "SAD_vector_reg[13]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "SAD_vector_reg[14]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "SAD_vector_reg[15]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "SAD_vector_reg[16]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "SAD_vector_reg[17]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "SAD_vector_reg[18]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "SAD_vector_reg[19]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "rcnt" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cdcnt" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cdcnt" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "scnt" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "maxd" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "maxd" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "trigger" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fifo_oe" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
WARNING: [Synth 8-327] inferring latch for variable 'maxd_reg' [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.srcs/sources_1/new/parallel_disparity.v:363]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:17 ; elapsed = 00:00:21 . Memory (MB): peak = 641.398 ; gain = 434.078
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   3 Input     32 Bit       Adders := 1     
	   2 Input     19 Bit       Adders := 1     
	   2 Input     18 Bit       Adders := 1     
	   3 Input     17 Bit       Adders := 2     
	   2 Input     17 Bit       Adders := 1     
	   2 Input     16 Bit       Adders := 1     
	   7 Input     15 Bit       Adders := 1     
	   7 Input     11 Bit       Adders := 7     
	   2 Input     11 Bit       Adders := 2     
	   2 Input     10 Bit       Adders := 5     
	   2 Input      9 Bit       Adders := 8     
	   3 Input      9 Bit       Adders := 5     
	   3 Input      8 Bit       Adders := 7     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
	               17 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	               15 Bit    Registers := 20    
	               11 Bit    Registers := 9     
	               10 Bit    Registers := 2     
	                9 Bit    Registers := 5     
	                8 Bit    Registers := 3     
	                6 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 3     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 11    
+---RAMs : 
	               56 Bit         RAMs := 21    
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
	   4 Input     16 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 2     
	   2 Input     11 Bit        Muxes := 7     
	   4 Input     10 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 1     
	   6 Input      9 Bit        Muxes := 4     
	   2 Input      9 Bit        Muxes := 8     
	   2 Input      8 Bit        Muxes := 17    
	   6 Input      6 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 2     
	   3 Input      3 Bit        Muxes := 2     
	   6 Input      3 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 6     
	   6 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 4     
	   3 Input      2 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 18    
	   2 Input      1 Bit        Muxes := 38    
	   3 Input      1 Bit        Muxes := 2     
	  13 Input      1 Bit        Muxes := 7     
	   8 Input      1 Bit        Muxes := 21    
	  15 Input      1 Bit        Muxes := 7     
	   4 Input      1 Bit        Muxes := 13    
	   5 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module noip_top 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     19 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
Module clk_divs 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module parallel_disparity 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   3 Input     32 Bit       Adders := 1     
	   3 Input     17 Bit       Adders := 2     
	   7 Input     15 Bit       Adders := 1     
	   7 Input     11 Bit       Adders := 7     
	   2 Input     10 Bit       Adders := 4     
	   2 Input      9 Bit       Adders := 8     
	   3 Input      9 Bit       Adders := 5     
	   3 Input      8 Bit       Adders := 7     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               17 Bit    Registers := 2     
	               15 Bit    Registers := 20    
	               11 Bit    Registers := 7     
	                9 Bit    Registers := 5     
	                8 Bit    Registers := 3     
	                6 Bit    Registers := 2     
	                3 Bit    Registers := 3     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---RAMs : 
	               56 Bit         RAMs := 21    
+---Muxes : 
	   2 Input     15 Bit        Muxes := 2     
	   2 Input     11 Bit        Muxes := 7     
	   6 Input      9 Bit        Muxes := 4     
	   2 Input      9 Bit        Muxes := 8     
	   2 Input      8 Bit        Muxes := 15    
	   6 Input      6 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 2     
	   3 Input      3 Bit        Muxes := 2     
	   6 Input      3 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 6     
	   6 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 4     
	   3 Input      2 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 18    
	   2 Input      1 Bit        Muxes := 24    
	   3 Input      1 Bit        Muxes := 2     
	  13 Input      1 Bit        Muxes := 7     
	   8 Input      1 Bit        Muxes := 21    
	  15 Input      1 Bit        Muxes := 7     
Module vga_controller_640_60 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 2     
+---Registers : 
	               11 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module imgbuf 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 1     
	   2 Input     16 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	               10 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   4 Input     16 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   4 Input     10 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 8     
	   4 Input      1 Bit        Muxes := 13    
	   5 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
Start Parallel Synthesis Optimization  : Time (s): cpu = 00:00:17 ; elapsed = 00:00:21 . Memory (MB): peak = 641.398 ; gain = 434.078
---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-4471] merging register 'rcnt_reg[8:0]' into 'rcnt_reg[8:0]' [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.srcs/sources_1/new/parallel_disparity.v:149]
INFO: [Synth 8-4471] merging register 'row_count_reg[8:0]' into 'row_count_reg[8:0]' [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.srcs/sources_1/new/parallel_disparity.v:131]
INFO: [Synth 8-4471] merging register 'col_count_reg[8:0]' into 'col_count_reg[8:0]' [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.srcs/sources_1/new/parallel_disparity.v:132]
DSP Report: Generating DSP laddr1, operation Mode is: (D+A2)*(B:0x180).
DSP Report: register rcnt_reg is absorbed into DSP laddr1.
DSP Report: operator laddr1 is absorbed into DSP laddr1.
DSP Report: operator laddr2 is absorbed into DSP laddr1.
INFO: [Synth 8-4471] merging register 'camctl/pixel_reg[9:0]' into 'camctl/pixel_reg[9:0]' [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.srcs/sources_1/new/camctl.v:117]
DSP Report: Generating DSP camctl/lwrite1, operation Mode is: A*(B:0x180).
DSP Report: operator camctl/lwrite1 is absorbed into DSP camctl/lwrite1.
DSP Report: Generating DSP camctl/lwrite0, operation Mode is: PCIN+(A:0x0):B2+(C:0xffffffffff80).
DSP Report: register camctl/pixel_reg is absorbed into DSP camctl/lwrite0.
DSP Report: operator camctl/lwrite0 is absorbed into DSP camctl/lwrite0.
DSP Report: Generating DSP addrb1, operation Mode is: A*(B:0x180).
DSP Report: operator addrb1 is absorbed into DSP addrb1.
DSP Report: Generating DSP addrb0, operation Mode is: PCIN+(A:0x0):B2+(C:0xffffffffff48).
DSP Report: register vga/hcounter_reg is absorbed into DSP addrb0.
DSP Report: operator addrb0 is absorbed into DSP addrb0.
WARNING: [Synth 8-3331] design noip_top has unconnected port trigger
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:00:18 ; elapsed = 00:00:22 . Memory (MB): peak = 641.398 ; gain = 434.078
---------------------------------------------------------------------------------
Finished Parallel Reinference  : Time (s): cpu = 00:00:18 ; elapsed = 00:00:22 . Memory (MB): peak = 641.398 ; gain = 434.078

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Distributed RAM: Preliminary Mapping  Report (see note below)
+-------------------+----------------+-----------+----------------------+----------------+
|Module Name        | RTL Object     | Inference | Size (Depth x Width) | Primitives     | 
+-------------------+----------------+-----------+----------------------+----------------+
|parallel_disparity | block6_reg     | Implied   | 8 x 8                | RAM16X1S x 8   | 
|parallel_disparity | block1_reg     | Implied   | 8 x 8                | RAM16X1S x 8   | 
|parallel_disparity | template1_reg  | Implied   | 8 x 8                | RAM16X1S x 8   | 
|parallel_disparity | SAD_diffs1_reg | Implied   | 8 x 8                | RAM32M x 14    | 
|parallel_disparity | block2_reg     | Implied   | 8 x 8                | RAM16X1S x 8   | 
|parallel_disparity | template2_reg  | Implied   | 8 x 8                | RAM16X1S x 8   | 
|parallel_disparity | SAD_diffs2_reg | Implied   | 8 x 8                | RAM32M x 14    | 
|parallel_disparity | block3_reg     | Implied   | 8 x 8                | RAM16X1S x 8   | 
|parallel_disparity | template3_reg  | Implied   | 8 x 8                | RAM16X1S x 8   | 
|parallel_disparity | SAD_diffs3_reg | Implied   | 8 x 8                | RAM32M x 14    | 
|parallel_disparity | block4_reg     | Implied   | 8 x 8                | RAM16X1S x 8   | 
|parallel_disparity | template4_reg  | Implied   | 8 x 8                | RAM16X1S x 8   | 
|parallel_disparity | SAD_diffs4_reg | Implied   | 8 x 8                | RAM32M x 14    | 
|parallel_disparity | block5_reg     | Implied   | 8 x 8                | RAM16X1S x 8   | 
|parallel_disparity | template5_reg  | Implied   | 8 x 8                | RAM16X1S x 8   | 
|parallel_disparity | SAD_diffs5_reg | Implied   | 8 x 8                | RAM32M x 14    | 
|parallel_disparity | template6_reg  | Implied   | 8 x 8                | RAM16X1S x 8   | 
|parallel_disparity | SAD_diffs6_reg | Implied   | 8 x 8                | RAM32M x 14    | 
|parallel_disparity | block0_reg     | Implied   | 8 x 8                | RAM16X1S x 8   | 
|parallel_disparity | template0_reg  | Implied   | 8 x 8                | RAM16X1S x 8   | 
|parallel_disparity | SAD_diffs0_reg | Implied   | 8 x 8                | RAM32M x 14    | 
+-------------------+----------------+-----------+----------------------+----------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.

DSP: Preliminary Mapping  Report (see note below)
+-------------------+------------------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name        | DSP Mapping                        | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+-------------------+------------------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|parallel_disparity | (D+A2)*(B:0x180)                   | 9      | 9      | -      | 9      | 19     | 1    | 0    | -    | 0    | 0     | 0    | 0    | 
|imgbuf             | A*(B:0x180)                        | 17     | 9      | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|noip_top           | PCIN+(A:0x0):B2+(C:0xffffffffff80) | 30     | 10     | 8      | -      | -1     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|noip_top           | A*(B:0x180)                        | 19     | 9      | -      | -      | 28     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|noip_top           | PCIN+(A:0x0):B2+(C:0xffffffffff48) | 30     | 11     | 9      | -      | -1     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
+-------------------+------------------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3886] merging instance 'disp/index_reg[6]' (FDE) to 'disp/index_reg[7]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (disp/\index_reg[7] )
INFO: [Synth 8-3886] merging instance 'disp/result_data_reg[6]' (FDE) to 'disp/result_data_reg[7]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (disp/\result_data_reg[7] )
WARNING: [Synth 8-3332] Sequential element (index_reg[7]) is unused and will be removed from module parallel_disparity.
WARNING: [Synth 8-3332] Sequential element (index_reg[6]) is unused and will be removed from module parallel_disparity.
WARNING: [Synth 8-3332] Sequential element (result_data_reg[7]) is unused and will be removed from module parallel_disparity.
WARNING: [Synth 8-3332] Sequential element (result_data_reg[6]) is unused and will be removed from module parallel_disparity.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (disp/\maxd_reg[5] )
WARNING: [Synth 8-3332] Sequential element (maxd_reg[5]) is unused and will be removed from module parallel_disparity.
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:00:37 ; elapsed = 00:00:42 . Memory (MB): peak = 641.398 ; gain = 434.078
---------------------------------------------------------------------------------
Finished Parallel Area Optimization  : Time (s): cpu = 00:00:37 ; elapsed = 00:00:42 . Memory (MB): peak = 641.398 ; gain = 434.078

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'clkgen/clk_100MHz' to pin 'clkgen/bbstub_clk_100MHz/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'clkgen/clk_24MHz' to pin 'clkgen/bbstub_clk_24MHz/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'clkgen/clk_25MHz' to pin 'clkgen/bbstub_clk_25MHz/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'clkgen/clk_5MHz' to pin 'clkgen/bbstub_clk_5MHz/O'
INFO: [Synth 8-5820] Moved 4 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:50 ; elapsed = 00:00:55 . Memory (MB): peak = 696.133 ; gain = 488.813
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:02 ; elapsed = 00:01:07 . Memory (MB): peak = 827.266 ; gain = 619.945
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:04 ; elapsed = 00:01:09 . Memory (MB): peak = 828.469 ; gain = 621.148
---------------------------------------------------------------------------------
Finished Parallel Technology Mapping Optimization  : Time (s): cpu = 00:01:04 ; elapsed = 00:01:09 . Memory (MB): peak = 828.469 ; gain = 621.148

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
Finished Parallel Synthesis Optimization  : Time (s): cpu = 00:01:04 ; elapsed = 00:01:09 . Memory (MB): peak = 828.469 ; gain = 621.148
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:04 ; elapsed = 00:01:09 . Memory (MB): peak = 828.469 ; gain = 621.148
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:04 ; elapsed = 00:01:09 . Memory (MB): peak = 828.469 ; gain = 621.148
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:05 ; elapsed = 00:01:10 . Memory (MB): peak = 828.469 ; gain = 621.148
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:05 ; elapsed = 00:01:10 . Memory (MB): peak = 828.469 ; gain = 621.148
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:05 ; elapsed = 00:01:10 . Memory (MB): peak = 828.469 ; gain = 621.148
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:05 ; elapsed = 00:01:10 . Memory (MB): peak = 828.469 ; gain = 621.148
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+------------------+----------+
|      |BlackBox name     |Instances |
+------+------------------+----------+
|1     |clk_wiz_0         |         1|
|2     |blk_mem_resultant |         1|
|3     |blk_mem_640_480   |         2|
+------+------------------+----------+

Report Cell Usage: 
+------+-------------------+------+
|      |Cell               |Count |
+------+-------------------+------+
|1     |blk_mem_640_480    |     1|
|2     |blk_mem_640_480__1 |     1|
|3     |blk_mem_resultant  |     1|
|4     |clk_wiz_0          |     1|
|5     |CARRY4             |   148|
|6     |DSP48E1            |     1|
|7     |DSP48E1_1          |     2|
|8     |DSP48E1_2          |     2|
|9     |LUT1               |    70|
|10    |LUT2               |   194|
|11    |LUT3               |   385|
|12    |LUT4               |   390|
|13    |LUT5               |   198|
|14    |LUT6               |   368|
|15    |MUXF7              |    37|
|16    |MUXF8              |     6|
|17    |RAM16X1S           |   112|
|18    |RAM32M             |    98|
|19    |FDRE               |   557|
|20    |LDC                |     2|
|21    |LDP                |     3|
|22    |IBUF               |    10|
|23    |OBUF               |    22|
+------+-------------------+------+

Report Instance Areas: 
+------+---------+----------------------+------+
|      |Instance |Module                |Cells |
+------+---------+----------------------+------+
|1     |top      |                      |  2633|
|2     |  camctl |imgbuf                |   180|
|3     |  disp   |parallel_disparity    |  2279|
|4     |  vga    |vga_controller_640_60 |    81|
+------+---------+----------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:05 ; elapsed = 00:01:10 . Memory (MB): peak = 828.469 ; gain = 621.148
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 7 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:52 ; elapsed = 00:00:58 . Memory (MB): peak = 828.469 ; gain = 294.539
Synthesis Optimization Complete : Time (s): cpu = 00:01:05 ; elapsed = 00:01:10 . Memory (MB): peak = 828.469 ; gain = 621.148
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 378 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
WARNING: [Netlist 29-101] Netlist 'noip_top' is not ideal for floorplanning, since the cellview 'parallel_disparity' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 215 instances were transformed.
  LDC => LDCE: 2 instances
  LDP => LDPE: 3 instances
  RAM16X1S => RAM32X1S (RAMS32): 112 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 98 instances

INFO: [Common 17-83] Releasing license: Synthesis
90 Infos, 15 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:05 ; elapsed = 00:01:10 . Memory (MB): peak = 828.469 ; gain = 621.148
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.054 . Memory (MB): peak = 828.469 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Sun Dec 04 23:31:50 2016...

*** Running vivado
    with args -log noip_top.vds -m64 -mode batch -messageDb vivado.pb -notrace -source noip_top.tcl


****** Vivado v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source noip_top.tcl -notrace
Command: synth_design -top noip_top -part xc7z020clg484-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 19200 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 274.082 ; gain = 66.762
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'noip_top' [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.srcs/sources_1/new/noip_top.v:3]
INFO: [Synth 8-638] synthesizing module 'clk_wiz_0' [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.runs/synth_1/.Xil/Vivado-17756-Georges-T460p/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-256] done synthesizing module 'clk_wiz_0' (1#1) [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.runs/synth_1/.Xil/Vivado-17756-Georges-T460p/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-638] synthesizing module 'clk_divs' [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.srcs/sources_1/new/clkdivs.v:3]
INFO: [Synth 8-256] done synthesizing module 'clk_divs' (2#1) [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.srcs/sources_1/new/clkdivs.v:3]
INFO: [Synth 8-638] synthesizing module 'parallel_disparity' [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.srcs/sources_1/new/parallel_disparity.v:5]
	Parameter WIDTH bound to: 383 - type: integer 
	Parameter HEIGHT bound to: 287 - type: integer 
	Parameter SEARCH_RANGE bound to: 19 - type: integer 
	Parameter HALF_BLOCK bound to: 3 - type: integer 
	Parameter BLOCK_SIZE bound to: 7 - type: integer 
	Parameter BLOCK_SIZE0 bound to: 6 - type: integer 
	Parameter IDLE bound to: 3'b000 
	Parameter READ bound to: 3'b001 
	Parameter SEPARATE bound to: 3'b010 
	Parameter SAD bound to: 3'b011 
	Parameter FINALIZE bound to: 3'b100 
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.srcs/sources_1/new/parallel_disparity.v:150]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.srcs/sources_1/new/parallel_disparity.v:160]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.srcs/sources_1/new/parallel_disparity.v:172]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.srcs/sources_1/new/parallel_disparity.v:182]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.srcs/sources_1/new/parallel_disparity.v:265]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.srcs/sources_1/new/parallel_disparity.v:275]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.srcs/sources_1/new/parallel_disparity.v:128]
INFO: [Synth 8-256] done synthesizing module 'parallel_disparity' (3#1) [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.srcs/sources_1/new/parallel_disparity.v:5]
INFO: [Synth 8-638] synthesizing module 'vga_controller_640_60' [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.srcs/sources_1/new/vga.vhd:88]
INFO: [Synth 8-256] done synthesizing module 'vga_controller_640_60' (4#1) [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.srcs/sources_1/new/vga.vhd:88]
INFO: [Synth 8-638] synthesizing module 'imgbuf' [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.srcs/sources_1/new/camctl.v:6]
	Parameter ready bound to: 2'b00 
	Parameter read bound to: 2'b01 
	Parameter done bound to: 2'b10 
	Parameter init bound to: 2'b11 
INFO: [Synth 8-638] synthesizing module 'blk_mem_640_480' [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.runs/synth_1/.Xil/Vivado-17756-Georges-T460p/realtime/blk_mem_640_480_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_640_480' (5#1) [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.runs/synth_1/.Xil/Vivado-17756-Georges-T460p/realtime/blk_mem_640_480_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'imgbuf' (6#1) [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.srcs/sources_1/new/camctl.v:6]
INFO: [Synth 8-638] synthesizing module 'blk_mem_resultant' [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.runs/synth_1/.Xil/Vivado-17756-Georges-T460p/realtime/blk_mem_resultant_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_resultant' (7#1) [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.runs/synth_1/.Xil/Vivado-17756-Georges-T460p/realtime/blk_mem_resultant_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'noip_top' (8#1) [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.srcs/sources_1/new/noip_top.v:3]
WARNING: [Synth 8-3331] design noip_top has unconnected port trigger
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 315.047 ; gain = 107.727
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 315.047 ; gain = 107.727
---------------------------------------------------------------------------------
WARNING: [Project 1-560] Could not resolve non-primitive black box cell 'blk_mem_640_480' instantiated as 'camctl/left'. 2 instances of this cell are unresolved black boxes. [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.srcs/sources_1/new/camctl.v:50]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'blk_mem_resultant' instantiated as 'resultant' [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.srcs/sources_1/new/noip_top.v:129]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'clk_wiz_0' instantiated as 'clkgen' [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.srcs/sources_1/new/noip_top.v:24]
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.runs/synth_1/.Xil/Vivado-17756-Georges-T460p/dcp/clk_wiz_0_in_context.xdc] for cell 'clkgen'
Finished Parsing XDC File [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.runs/synth_1/.Xil/Vivado-17756-Georges-T460p/dcp/clk_wiz_0_in_context.xdc] for cell 'clkgen'
Parsing XDC File [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.runs/synth_1/.Xil/Vivado-17756-Georges-T460p/dcp_2/blk_mem_resultant_in_context.xdc] for cell 'resultant'
Finished Parsing XDC File [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.runs/synth_1/.Xil/Vivado-17756-Georges-T460p/dcp_2/blk_mem_resultant_in_context.xdc] for cell 'resultant'
Parsing XDC File [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.runs/synth_1/.Xil/Vivado-17756-Georges-T460p/dcp_3/blk_mem_640_480_in_context.xdc] for cell 'camctl/left'
Finished Parsing XDC File [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.runs/synth_1/.Xil/Vivado-17756-Georges-T460p/dcp_3/blk_mem_640_480_in_context.xdc] for cell 'camctl/left'
Parsing XDC File [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.runs/synth_1/.Xil/Vivado-17756-Georges-T460p/dcp_3/blk_mem_640_480_in_context.xdc] for cell 'camctl/right'
Finished Parsing XDC File [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.runs/synth_1/.Xil/Vivado-17756-Georges-T460p/dcp_3/blk_mem_640_480_in_context.xdc] for cell 'camctl/right'
Parsing XDC File [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.srcs/constrs_1/new/top.xdc]
Finished Parsing XDC File [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.srcs/constrs_1/new/top.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.srcs/constrs_1/new/top.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/noip_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/noip_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.018 . Memory (MB): peak = 640.938 ; gain = 0.000
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'resultant' at clock pin 'clka' is different from the actual clock period '10.000', this can result in different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'camctl/left' at clock pin 'clkb' is different from the actual clock period '10.000', this can result in different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'camctl/right' at clock pin 'clkb' is different from the actual clock period '10.000', this can result in different synthesis results.
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 640.938 ; gain = 433.617
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 640.938 ; gain = 433.617
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for sysclk. (constraint file  C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.runs/synth_1/.Xil/Vivado-17756-Georges-T460p/dcp/clk_wiz_0_in_context.xdc, line 6).
Applied set_property CLOCK_BUFFER_TYPE = NONE for sysclk. (constraint file  C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.runs/synth_1/.Xil/Vivado-17756-Georges-T460p/dcp/clk_wiz_0_in_context.xdc, line 7).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 640.938 ; gain = 433.617
---------------------------------------------------------------------------------
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.srcs/sources_1/new/parallel_disparity.v:234]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.srcs/sources_1/new/parallel_disparity.v:239]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.srcs/sources_1/new/parallel_disparity.v:244]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.srcs/sources_1/new/parallel_disparity.v:249]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.srcs/sources_1/new/parallel_disparity.v:229]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.srcs/sources_1/new/parallel_disparity.v:224]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.srcs/sources_1/new/parallel_disparity.v:219]
INFO: [Synth 8-5546] ROM "template0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "template1" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "template2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "template3" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "template4" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "template5" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "template6" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "SAD_vector_reg[0]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "SAD_vector_reg[1]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "SAD_vector_reg[2]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "SAD_vector_reg[3]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "SAD_vector_reg[4]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "SAD_vector_reg[5]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "SAD_vector_reg[6]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "SAD_vector_reg[7]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "SAD_vector_reg[8]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "SAD_vector_reg[9]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "SAD_vector_reg[10]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "SAD_vector_reg[11]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "SAD_vector_reg[12]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "SAD_vector_reg[13]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "SAD_vector_reg[14]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "SAD_vector_reg[15]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "SAD_vector_reg[16]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "SAD_vector_reg[17]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "SAD_vector_reg[18]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "SAD_vector_reg[19]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "cdcnt" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cdcnt" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "scnt" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "maxd" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "maxd" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "trigger" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fifo_oe" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
WARNING: [Synth 8-327] inferring latch for variable 'maxd_reg' [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.srcs/sources_1/new/parallel_disparity.v:368]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:15 ; elapsed = 00:00:18 . Memory (MB): peak = 640.938 ; gain = 433.617
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   3 Input     32 Bit       Adders := 1     
	   2 Input     19 Bit       Adders := 1     
	   2 Input     18 Bit       Adders := 1     
	   3 Input     17 Bit       Adders := 2     
	   2 Input     17 Bit       Adders := 1     
	   2 Input     16 Bit       Adders := 1     
	   7 Input     15 Bit       Adders := 1     
	   7 Input     11 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 2     
	   2 Input     10 Bit       Adders := 5     
	   2 Input      9 Bit       Adders := 8     
	   3 Input      9 Bit       Adders := 5     
	   3 Input      8 Bit       Adders := 7     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 3     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
	               17 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	               15 Bit    Registers := 20    
	               11 Bit    Registers := 9     
	               10 Bit    Registers := 2     
	                9 Bit    Registers := 5     
	                8 Bit    Registers := 3     
	                6 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 4     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 11    
+---RAMs : 
	               56 Bit         RAMs := 21    
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
	   4 Input     16 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 2     
	   2 Input     11 Bit        Muxes := 7     
	   4 Input     10 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 1     
	   6 Input      9 Bit        Muxes := 4     
	   2 Input      9 Bit        Muxes := 8     
	   2 Input      8 Bit        Muxes := 17    
	   6 Input      6 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 2     
	   3 Input      3 Bit        Muxes := 3     
	   6 Input      3 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 10    
	   6 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 4     
	   3 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 21    
	   2 Input      1 Bit        Muxes := 51    
	  13 Input      1 Bit        Muxes := 7     
	   3 Input      1 Bit        Muxes := 2     
	   8 Input      1 Bit        Muxes := 19    
	  14 Input      1 Bit        Muxes := 7     
	   4 Input      1 Bit        Muxes := 13    
	   5 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module noip_top 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     19 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
Module clk_divs 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module parallel_disparity 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   3 Input     32 Bit       Adders := 1     
	   3 Input     17 Bit       Adders := 2     
	   7 Input     15 Bit       Adders := 1     
	   7 Input     11 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 4     
	   2 Input      9 Bit       Adders := 8     
	   3 Input      9 Bit       Adders := 5     
	   3 Input      8 Bit       Adders := 7     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 3     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               17 Bit    Registers := 2     
	               15 Bit    Registers := 20    
	               11 Bit    Registers := 7     
	                9 Bit    Registers := 5     
	                8 Bit    Registers := 3     
	                6 Bit    Registers := 2     
	                3 Bit    Registers := 4     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---RAMs : 
	               56 Bit         RAMs := 21    
+---Muxes : 
	   2 Input     15 Bit        Muxes := 2     
	   2 Input     11 Bit        Muxes := 7     
	   6 Input      9 Bit        Muxes := 4     
	   2 Input      9 Bit        Muxes := 8     
	   2 Input      8 Bit        Muxes := 15    
	   6 Input      6 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 2     
	   3 Input      3 Bit        Muxes := 3     
	   6 Input      3 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 10    
	   6 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 4     
	   3 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 21    
	   2 Input      1 Bit        Muxes := 37    
	  13 Input      1 Bit        Muxes := 7     
	   3 Input      1 Bit        Muxes := 2     
	   8 Input      1 Bit        Muxes := 19    
	  14 Input      1 Bit        Muxes := 7     
Module vga_controller_640_60 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 2     
+---Registers : 
	               11 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module imgbuf 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 1     
	   2 Input     16 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	               10 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   4 Input     16 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   4 Input     10 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 8     
	   4 Input      1 Bit        Muxes := 13    
	   5 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
Start Parallel Synthesis Optimization  : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 640.938 ; gain = 433.617
---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-4471] merging register 'rcnt_reg[8:0]' into 'rcnt_reg[8:0]' [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.srcs/sources_1/new/parallel_disparity.v:149]
INFO: [Synth 8-4471] merging register 'row_count_reg[8:0]' into 'row_count_reg[8:0]' [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.srcs/sources_1/new/parallel_disparity.v:131]
INFO: [Synth 8-4471] merging register 'col_count_reg[8:0]' into 'col_count_reg[8:0]' [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.srcs/sources_1/new/parallel_disparity.v:132]
DSP Report: Generating DSP laddr1, operation Mode is: (D+A2)*(B:0x180).
DSP Report: register rcnt_reg is absorbed into DSP laddr1.
DSP Report: operator laddr1 is absorbed into DSP laddr1.
DSP Report: operator laddr2 is absorbed into DSP laddr1.
INFO: [Synth 8-4471] merging register 'camctl/pixel_reg[9:0]' into 'camctl/pixel_reg[9:0]' [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.srcs/sources_1/new/camctl.v:117]
DSP Report: Generating DSP camctl/lwrite1, operation Mode is: A*(B:0x180).
DSP Report: operator camctl/lwrite1 is absorbed into DSP camctl/lwrite1.
DSP Report: Generating DSP camctl/lwrite0, operation Mode is: PCIN+(A:0x0):B2+(C:0xffffffffff80).
DSP Report: register camctl/pixel_reg is absorbed into DSP camctl/lwrite0.
DSP Report: operator camctl/lwrite0 is absorbed into DSP camctl/lwrite0.
DSP Report: Generating DSP addrb1, operation Mode is: A*(B:0x180).
DSP Report: operator addrb1 is absorbed into DSP addrb1.
DSP Report: Generating DSP addrb0, operation Mode is: PCIN+(A:0x0):B2+(C:0xffffffffff48).
DSP Report: register vga/hcounter_reg is absorbed into DSP addrb0.
DSP Report: operator addrb0 is absorbed into DSP addrb0.
WARNING: [Synth 8-3331] design noip_top has unconnected port trigger
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:00:16 ; elapsed = 00:00:19 . Memory (MB): peak = 640.938 ; gain = 433.617
---------------------------------------------------------------------------------
Finished Parallel Reinference  : Time (s): cpu = 00:00:16 ; elapsed = 00:00:19 . Memory (MB): peak = 640.938 ; gain = 433.617

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Distributed RAM: Preliminary Mapping  Report (see note below)
+-------------------+----------------+-----------+----------------------+----------------+
|Module Name        | RTL Object     | Inference | Size (Depth x Width) | Primitives     | 
+-------------------+----------------+-----------+----------------------+----------------+
|parallel_disparity | template6_reg  | Implied   | 8 x 8                | RAM16X1S x 8   | 
|parallel_disparity | SAD_diffs6_reg | Implied   | 8 x 8                | RAM32M x 2     | 
|parallel_disparity | block6_reg     | Implied   | 8 x 8                | RAM16X1S x 8   | 
|parallel_disparity | block1_reg     | Implied   | 8 x 8                | RAM16X1S x 8   | 
|parallel_disparity | template1_reg  | Implied   | 8 x 8                | RAM16X1S x 8   | 
|parallel_disparity | SAD_diffs1_reg | Implied   | 8 x 8                | RAM32M x 2     | 
|parallel_disparity | block2_reg     | Implied   | 8 x 8                | RAM16X1S x 8   | 
|parallel_disparity | template2_reg  | Implied   | 8 x 8                | RAM16X1S x 8   | 
|parallel_disparity | SAD_diffs2_reg | Implied   | 8 x 8                | RAM32M x 2     | 
|parallel_disparity | block3_reg     | Implied   | 8 x 8                | RAM16X1S x 8   | 
|parallel_disparity | template3_reg  | Implied   | 8 x 8                | RAM16X1S x 8   | 
|parallel_disparity | SAD_diffs3_reg | Implied   | 8 x 8                | RAM32M x 2     | 
|parallel_disparity | block4_reg     | Implied   | 8 x 8                | RAM16X1S x 8   | 
|parallel_disparity | template4_reg  | Implied   | 8 x 8                | RAM16X1S x 8   | 
|parallel_disparity | SAD_diffs4_reg | Implied   | 8 x 8                | RAM32M x 2     | 
|parallel_disparity | block5_reg     | Implied   | 8 x 8                | RAM16X1S x 8   | 
|parallel_disparity | template5_reg  | Implied   | 8 x 8                | RAM16X1S x 8   | 
|parallel_disparity | SAD_diffs5_reg | Implied   | 8 x 8                | RAM32M x 2     | 
|parallel_disparity | block0_reg     | Implied   | 8 x 8                | RAM16X1S x 8   | 
|parallel_disparity | template0_reg  | Implied   | 8 x 8                | RAM16X1S x 8   | 
|parallel_disparity | SAD_diffs0_reg | Implied   | 8 x 8                | RAM32M x 2     | 
+-------------------+----------------+-----------+----------------------+----------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.

DSP: Preliminary Mapping  Report (see note below)
+-------------------+------------------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name        | DSP Mapping                        | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+-------------------+------------------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|parallel_disparity | (D+A2)*(B:0x180)                   | 9      | 9      | -      | 9      | 19     | 1    | 0    | -    | 0    | 0     | 0    | 0    | 
|imgbuf             | A*(B:0x180)                        | 17     | 9      | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|noip_top           | PCIN+(A:0x0):B2+(C:0xffffffffff80) | 30     | 10     | 8      | -      | -1     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|noip_top           | A*(B:0x180)                        | 19     | 9      | -      | -      | 28     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|noip_top           | PCIN+(A:0x0):B2+(C:0xffffffffff48) | 30     | 11     | 9      | -      | -1     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
+-------------------+------------------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3886] merging instance 'disp/index_reg[6]' (FDE) to 'disp/index_reg[7]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (disp/\index_reg[7] )
INFO: [Synth 8-3886] merging instance 'disp/result_data_reg[6]' (FDE) to 'disp/result_data_reg[7]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (disp/\result_data_reg[7] )
WARNING: [Synth 8-3332] Sequential element (index_reg[7]) is unused and will be removed from module parallel_disparity.
WARNING: [Synth 8-3332] Sequential element (index_reg[6]) is unused and will be removed from module parallel_disparity.
WARNING: [Synth 8-3332] Sequential element (result_data_reg[7]) is unused and will be removed from module parallel_disparity.
WARNING: [Synth 8-3332] Sequential element (result_data_reg[6]) is unused and will be removed from module parallel_disparity.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (disp/\maxd_reg[5] )
WARNING: [Synth 8-3332] Sequential element (maxd_reg[5]) is unused and will be removed from module parallel_disparity.
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:00:26 ; elapsed = 00:00:29 . Memory (MB): peak = 640.938 ; gain = 433.617
---------------------------------------------------------------------------------
Finished Parallel Area Optimization  : Time (s): cpu = 00:00:26 ; elapsed = 00:00:29 . Memory (MB): peak = 640.938 ; gain = 433.617

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'clkgen/clk_100MHz' to pin 'clkgen/bbstub_clk_100MHz/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'clkgen/clk_24MHz' to pin 'clkgen/bbstub_clk_24MHz/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'clkgen/clk_25MHz' to pin 'clkgen/bbstub_clk_25MHz/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'clkgen/clk_5MHz' to pin 'clkgen/bbstub_clk_5MHz/O'
INFO: [Synth 8-5820] Moved 4 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:39 ; elapsed = 00:00:42 . Memory (MB): peak = 684.113 ; gain = 476.793
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:47 ; elapsed = 00:00:50 . Memory (MB): peak = 786.805 ; gain = 579.484
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:48 ; elapsed = 00:00:51 . Memory (MB): peak = 788.176 ; gain = 580.855
---------------------------------------------------------------------------------
Finished Parallel Technology Mapping Optimization  : Time (s): cpu = 00:00:48 ; elapsed = 00:00:51 . Memory (MB): peak = 788.176 ; gain = 580.855

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
Finished Parallel Synthesis Optimization  : Time (s): cpu = 00:00:48 ; elapsed = 00:00:51 . Memory (MB): peak = 788.176 ; gain = 580.855
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:49 ; elapsed = 00:00:51 . Memory (MB): peak = 788.176 ; gain = 580.855
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:49 ; elapsed = 00:00:51 . Memory (MB): peak = 788.176 ; gain = 580.855
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:49 ; elapsed = 00:00:52 . Memory (MB): peak = 788.176 ; gain = 580.855
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:49 ; elapsed = 00:00:52 . Memory (MB): peak = 788.176 ; gain = 580.855
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:49 ; elapsed = 00:00:52 . Memory (MB): peak = 788.176 ; gain = 580.855
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:49 ; elapsed = 00:00:52 . Memory (MB): peak = 788.176 ; gain = 580.855
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+------------------+----------+
|      |BlackBox name     |Instances |
+------+------------------+----------+
|1     |clk_wiz_0         |         1|
|2     |blk_mem_resultant |         1|
|3     |blk_mem_640_480   |         2|
+------+------------------+----------+

Report Cell Usage: 
+------+-------------------+------+
|      |Cell               |Count |
+------+-------------------+------+
|1     |blk_mem_640_480    |     1|
|2     |blk_mem_640_480__1 |     1|
|3     |blk_mem_resultant  |     1|
|4     |clk_wiz_0          |     1|
|5     |CARRY4             |    94|
|6     |DSP48E1            |     1|
|7     |DSP48E1_1          |     2|
|8     |DSP48E1_2          |     2|
|9     |LUT1               |    70|
|10    |LUT2               |   178|
|11    |LUT3               |   217|
|12    |LUT4               |   241|
|13    |LUT5               |   184|
|14    |LUT6               |   388|
|15    |MUXF7              |    36|
|16    |MUXF8              |     6|
|17    |RAM16X1S           |   112|
|18    |RAM32M             |    14|
|19    |FDRE               |   558|
|20    |LDC                |     2|
|21    |LDP                |     3|
|22    |IBUF               |    10|
|23    |OBUF               |    22|
+------+-------------------+------+

Report Instance Areas: 
+------+---------+----------------------+------+
|      |Instance |Module                |Cells |
+------+---------+----------------------+------+
|1     |top      |                      |  2168|
|2     |  camctl |imgbuf                |   180|
|3     |  disp   |parallel_disparity    |  1832|
|4     |  vga    |vga_controller_640_60 |    81|
+------+---------+----------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:49 ; elapsed = 00:00:52 . Memory (MB): peak = 788.176 ; gain = 580.855
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 7 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:37 ; elapsed = 00:00:43 . Memory (MB): peak = 788.176 ; gain = 254.965
Synthesis Optimization Complete : Time (s): cpu = 00:00:49 ; elapsed = 00:00:52 . Memory (MB): peak = 788.176 ; gain = 580.855
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 240 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'noip_top' is not ideal for floorplanning, since the cellview 'parallel_disparity' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 131 instances were transformed.
  LDC => LDCE: 2 instances
  LDP => LDPE: 3 instances
  RAM16X1S => RAM32X1S (RAMS32): 112 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 14 instances

INFO: [Common 17-83] Releasing license: Synthesis
90 Infos, 15 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:50 ; elapsed = 00:00:52 . Memory (MB): peak = 788.176 ; gain = 580.855
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.061 . Memory (MB): peak = 788.176 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Sun Dec 04 23:47:36 2016...

*** Running vivado
    with args -log noip_top.vds -m64 -mode batch -messageDb vivado.pb -notrace -source noip_top.tcl


****** Vivado v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source noip_top.tcl -notrace
Command: synth_design -top noip_top -part xc7z020clg484-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 3352 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 274.422 ; gain = 67.102
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'noip_top' [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.srcs/sources_1/new/noip_top.v:3]
INFO: [Synth 8-638] synthesizing module 'clk_wiz_0' [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.runs/synth_1/.Xil/Vivado-18972-Georges-T460p/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-256] done synthesizing module 'clk_wiz_0' (1#1) [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.runs/synth_1/.Xil/Vivado-18972-Georges-T460p/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-638] synthesizing module 'clk_divs' [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.srcs/sources_1/new/clkdivs.v:3]
INFO: [Synth 8-256] done synthesizing module 'clk_divs' (2#1) [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.srcs/sources_1/new/clkdivs.v:3]
INFO: [Synth 8-638] synthesizing module 'parallel_disparity' [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.srcs/sources_1/new/parallel_disparity.v:5]
	Parameter WIDTH bound to: 383 - type: integer 
	Parameter HEIGHT bound to: 287 - type: integer 
	Parameter SEARCH_RANGE bound to: 19 - type: integer 
	Parameter HALF_BLOCK bound to: 3 - type: integer 
	Parameter BLOCK_SIZE bound to: 7 - type: integer 
	Parameter BLOCK_SIZE0 bound to: 6 - type: integer 
	Parameter IDLE bound to: 3'b000 
	Parameter READ bound to: 3'b001 
	Parameter SEPARATE bound to: 3'b010 
	Parameter SAD bound to: 3'b011 
	Parameter FINALIZE bound to: 3'b100 
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.srcs/sources_1/new/parallel_disparity.v:153]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.srcs/sources_1/new/parallel_disparity.v:163]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.srcs/sources_1/new/parallel_disparity.v:175]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.srcs/sources_1/new/parallel_disparity.v:185]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.srcs/sources_1/new/parallel_disparity.v:268]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.srcs/sources_1/new/parallel_disparity.v:278]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.srcs/sources_1/new/parallel_disparity.v:128]
INFO: [Synth 8-256] done synthesizing module 'parallel_disparity' (3#1) [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.srcs/sources_1/new/parallel_disparity.v:5]
INFO: [Synth 8-638] synthesizing module 'vga_controller_640_60' [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.srcs/sources_1/new/vga.vhd:88]
INFO: [Synth 8-256] done synthesizing module 'vga_controller_640_60' (4#1) [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.srcs/sources_1/new/vga.vhd:88]
INFO: [Synth 8-638] synthesizing module 'imgbuf' [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.srcs/sources_1/new/camctl.v:6]
	Parameter ready bound to: 2'b00 
	Parameter read bound to: 2'b01 
	Parameter done bound to: 2'b10 
	Parameter init bound to: 2'b11 
INFO: [Synth 8-638] synthesizing module 'blk_mem_640_480' [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.runs/synth_1/.Xil/Vivado-18972-Georges-T460p/realtime/blk_mem_640_480_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_640_480' (5#1) [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.runs/synth_1/.Xil/Vivado-18972-Georges-T460p/realtime/blk_mem_640_480_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'imgbuf' (6#1) [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.srcs/sources_1/new/camctl.v:6]
INFO: [Synth 8-638] synthesizing module 'blk_mem_resultant' [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.runs/synth_1/.Xil/Vivado-18972-Georges-T460p/realtime/blk_mem_resultant_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_resultant' (7#1) [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.runs/synth_1/.Xil/Vivado-18972-Georges-T460p/realtime/blk_mem_resultant_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'noip_top' (8#1) [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.srcs/sources_1/new/noip_top.v:3]
WARNING: [Synth 8-3331] design noip_top has unconnected port trigger
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 314.531 ; gain = 107.211
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 314.531 ; gain = 107.211
---------------------------------------------------------------------------------
WARNING: [Project 1-560] Could not resolve non-primitive black box cell 'blk_mem_640_480' instantiated as 'camctl/left'. 2 instances of this cell are unresolved black boxes. [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.srcs/sources_1/new/camctl.v:50]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'blk_mem_resultant' instantiated as 'resultant' [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.srcs/sources_1/new/noip_top.v:131]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'clk_wiz_0' instantiated as 'clkgen' [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.srcs/sources_1/new/noip_top.v:25]
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.runs/synth_1/.Xil/Vivado-18972-Georges-T460p/dcp/clk_wiz_0_in_context.xdc] for cell 'clkgen'
Finished Parsing XDC File [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.runs/synth_1/.Xil/Vivado-18972-Georges-T460p/dcp/clk_wiz_0_in_context.xdc] for cell 'clkgen'
Parsing XDC File [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.runs/synth_1/.Xil/Vivado-18972-Georges-T460p/dcp_2/blk_mem_resultant_in_context.xdc] for cell 'resultant'
Finished Parsing XDC File [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.runs/synth_1/.Xil/Vivado-18972-Georges-T460p/dcp_2/blk_mem_resultant_in_context.xdc] for cell 'resultant'
Parsing XDC File [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.runs/synth_1/.Xil/Vivado-18972-Georges-T460p/dcp_3/blk_mem_640_480_in_context.xdc] for cell 'camctl/left'
Finished Parsing XDC File [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.runs/synth_1/.Xil/Vivado-18972-Georges-T460p/dcp_3/blk_mem_640_480_in_context.xdc] for cell 'camctl/left'
Parsing XDC File [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.runs/synth_1/.Xil/Vivado-18972-Georges-T460p/dcp_3/blk_mem_640_480_in_context.xdc] for cell 'camctl/right'
Finished Parsing XDC File [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.runs/synth_1/.Xil/Vivado-18972-Georges-T460p/dcp_3/blk_mem_640_480_in_context.xdc] for cell 'camctl/right'
Parsing XDC File [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.srcs/constrs_1/new/top.xdc]
CRITICAL WARNING: [Common 17-161] Invalid option value '#sw[0]' specified for 'objects'. [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.srcs/constrs_1/new/top.xdc:86]
Finished Parsing XDC File [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.srcs/constrs_1/new/top.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.srcs/constrs_1/new/top.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/noip_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/noip_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 641.402 ; gain = 0.000
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'resultant' at clock pin 'clka' is different from the actual clock period '10.000', this can result in different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'camctl/left' at clock pin 'clkb' is different from the actual clock period '10.000', this can result in different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'camctl/right' at clock pin 'clkb' is different from the actual clock period '10.000', this can result in different synthesis results.
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 641.402 ; gain = 434.082
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 641.402 ; gain = 434.082
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for sysclk. (constraint file  C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.runs/synth_1/.Xil/Vivado-18972-Georges-T460p/dcp/clk_wiz_0_in_context.xdc, line 6).
Applied set_property CLOCK_BUFFER_TYPE = NONE for sysclk. (constraint file  C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.runs/synth_1/.Xil/Vivado-18972-Georges-T460p/dcp/clk_wiz_0_in_context.xdc, line 7).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 641.402 ; gain = 434.082
---------------------------------------------------------------------------------
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.srcs/sources_1/new/parallel_disparity.v:237]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.srcs/sources_1/new/parallel_disparity.v:242]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.srcs/sources_1/new/parallel_disparity.v:247]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.srcs/sources_1/new/parallel_disparity.v:252]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.srcs/sources_1/new/parallel_disparity.v:232]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.srcs/sources_1/new/parallel_disparity.v:227]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.srcs/sources_1/new/parallel_disparity.v:222]
INFO: [Synth 8-5546] ROM "template0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "template1" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "template2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "template3" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "template4" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "template5" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "template6" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "SAD_vector_reg[0]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "SAD_vector_reg[1]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "SAD_vector_reg[2]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "SAD_vector_reg[3]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "SAD_vector_reg[4]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "SAD_vector_reg[5]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "SAD_vector_reg[6]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "SAD_vector_reg[7]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "SAD_vector_reg[8]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "SAD_vector_reg[9]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "SAD_vector_reg[10]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "SAD_vector_reg[11]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "SAD_vector_reg[12]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "SAD_vector_reg[13]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "SAD_vector_reg[14]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "SAD_vector_reg[15]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "SAD_vector_reg[16]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "SAD_vector_reg[17]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "SAD_vector_reg[18]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "SAD_vector_reg[19]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "cdcnt" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cdcnt" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "scnt" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "maxd" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "maxd" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "trigger" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fifo_oe" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
WARNING: [Synth 8-327] inferring latch for variable 'maxd_reg' [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.srcs/sources_1/new/parallel_disparity.v:373]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 641.402 ; gain = 434.082
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   3 Input     32 Bit       Adders := 1     
	   2 Input     19 Bit       Adders := 1     
	   2 Input     18 Bit       Adders := 1     
	   3 Input     17 Bit       Adders := 2     
	   2 Input     17 Bit       Adders := 1     
	   2 Input     16 Bit       Adders := 1     
	   7 Input     15 Bit       Adders := 1     
	   7 Input     11 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 2     
	   2 Input     10 Bit       Adders := 5     
	   2 Input      9 Bit       Adders := 8     
	   3 Input      9 Bit       Adders := 5     
	   3 Input      8 Bit       Adders := 7     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 3     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
	               17 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	               15 Bit    Registers := 20    
	               11 Bit    Registers := 9     
	               10 Bit    Registers := 2     
	                9 Bit    Registers := 5     
	                8 Bit    Registers := 3     
	                6 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 4     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 11    
+---RAMs : 
	               56 Bit         RAMs := 21    
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
	   4 Input     16 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 2     
	   2 Input     11 Bit        Muxes := 7     
	   4 Input     10 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 1     
	   6 Input      9 Bit        Muxes := 4     
	   2 Input      9 Bit        Muxes := 8     
	   2 Input      8 Bit        Muxes := 18    
	   6 Input      6 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 2     
	   3 Input      3 Bit        Muxes := 3     
	   6 Input      3 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 10    
	   6 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 4     
	   3 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 21    
	   2 Input      1 Bit        Muxes := 52    
	  13 Input      1 Bit        Muxes := 7     
	   3 Input      1 Bit        Muxes := 2     
	   8 Input      1 Bit        Muxes := 19    
	  14 Input      1 Bit        Muxes := 7     
	   4 Input      1 Bit        Muxes := 13    
	   5 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module noip_top 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     19 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
Module clk_divs 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module parallel_disparity 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   3 Input     32 Bit       Adders := 1     
	   3 Input     17 Bit       Adders := 2     
	   7 Input     15 Bit       Adders := 1     
	   7 Input     11 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 4     
	   2 Input      9 Bit       Adders := 8     
	   3 Input      9 Bit       Adders := 5     
	   3 Input      8 Bit       Adders := 7     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 3     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               17 Bit    Registers := 2     
	               15 Bit    Registers := 20    
	               11 Bit    Registers := 7     
	                9 Bit    Registers := 5     
	                8 Bit    Registers := 3     
	                6 Bit    Registers := 2     
	                3 Bit    Registers := 4     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---RAMs : 
	               56 Bit         RAMs := 21    
+---Muxes : 
	   2 Input     15 Bit        Muxes := 2     
	   2 Input     11 Bit        Muxes := 7     
	   6 Input      9 Bit        Muxes := 4     
	   2 Input      9 Bit        Muxes := 8     
	   2 Input      8 Bit        Muxes := 16    
	   6 Input      6 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 2     
	   3 Input      3 Bit        Muxes := 3     
	   6 Input      3 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 10    
	   6 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 4     
	   3 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 21    
	   2 Input      1 Bit        Muxes := 38    
	  13 Input      1 Bit        Muxes := 7     
	   3 Input      1 Bit        Muxes := 2     
	   8 Input      1 Bit        Muxes := 19    
	  14 Input      1 Bit        Muxes := 7     
Module vga_controller_640_60 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 2     
+---Registers : 
	               11 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module imgbuf 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 1     
	   2 Input     16 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	               10 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   4 Input     16 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   4 Input     10 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 8     
	   4 Input      1 Bit        Muxes := 13    
	   5 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
Start Parallel Synthesis Optimization  : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 641.402 ; gain = 434.082
---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-4471] merging register 'rcnt_reg[8:0]' into 'rcnt_reg[8:0]' [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.srcs/sources_1/new/parallel_disparity.v:152]
INFO: [Synth 8-4471] merging register 'row_count_reg[8:0]' into 'row_count_reg[8:0]' [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.srcs/sources_1/new/parallel_disparity.v:132]
INFO: [Synth 8-4471] merging register 'col_count_reg[8:0]' into 'col_count_reg[8:0]' [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.srcs/sources_1/new/parallel_disparity.v:135]
DSP Report: Generating DSP laddr1, operation Mode is: (D+A2)*(B:0x180).
DSP Report: register rcnt_reg is absorbed into DSP laddr1.
DSP Report: operator laddr1 is absorbed into DSP laddr1.
DSP Report: operator laddr2 is absorbed into DSP laddr1.
INFO: [Synth 8-4471] merging register 'camctl/pixel_reg[9:0]' into 'camctl/pixel_reg[9:0]' [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.srcs/sources_1/new/camctl.v:117]
DSP Report: Generating DSP camctl/lwrite1, operation Mode is: A*(B:0x180).
DSP Report: operator camctl/lwrite1 is absorbed into DSP camctl/lwrite1.
DSP Report: Generating DSP camctl/lwrite0, operation Mode is: PCIN+(A:0x0):B2+(C:0xffffffffff80).
DSP Report: register camctl/pixel_reg is absorbed into DSP camctl/lwrite0.
DSP Report: operator camctl/lwrite0 is absorbed into DSP camctl/lwrite0.
DSP Report: Generating DSP addrb1, operation Mode is: A*(B:0x180).
DSP Report: operator addrb1 is absorbed into DSP addrb1.
DSP Report: Generating DSP addrb0, operation Mode is: PCIN+(A:0x0):B2+(C:0xffffffffff48).
DSP Report: register vga/hcounter_reg is absorbed into DSP addrb0.
DSP Report: operator addrb0 is absorbed into DSP addrb0.
WARNING: [Synth 8-3331] design noip_top has unconnected port trigger
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:00:16 ; elapsed = 00:00:19 . Memory (MB): peak = 641.402 ; gain = 434.082
---------------------------------------------------------------------------------
Finished Parallel Reinference  : Time (s): cpu = 00:00:16 ; elapsed = 00:00:19 . Memory (MB): peak = 641.402 ; gain = 434.082

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Distributed RAM: Preliminary Mapping  Report (see note below)
+-------------------+----------------+-----------+----------------------+----------------+
|Module Name        | RTL Object     | Inference | Size (Depth x Width) | Primitives     | 
+-------------------+----------------+-----------+----------------------+----------------+
|parallel_disparity | template6_reg  | Implied   | 8 x 8                | RAM16X1S x 8   | 
|parallel_disparity | SAD_diffs6_reg | Implied   | 8 x 8                | RAM32M x 2     | 
|parallel_disparity | block6_reg     | Implied   | 8 x 8                | RAM16X1S x 8   | 
|parallel_disparity | block1_reg     | Implied   | 8 x 8                | RAM16X1S x 8   | 
|parallel_disparity | template1_reg  | Implied   | 8 x 8                | RAM16X1S x 8   | 
|parallel_disparity | SAD_diffs1_reg | Implied   | 8 x 8                | RAM32M x 2     | 
|parallel_disparity | block2_reg     | Implied   | 8 x 8                | RAM16X1S x 8   | 
|parallel_disparity | template2_reg  | Implied   | 8 x 8                | RAM16X1S x 8   | 
|parallel_disparity | SAD_diffs2_reg | Implied   | 8 x 8                | RAM32M x 2     | 
|parallel_disparity | block3_reg     | Implied   | 8 x 8                | RAM16X1S x 8   | 
|parallel_disparity | template3_reg  | Implied   | 8 x 8                | RAM16X1S x 8   | 
|parallel_disparity | SAD_diffs3_reg | Implied   | 8 x 8                | RAM32M x 2     | 
|parallel_disparity | block4_reg     | Implied   | 8 x 8                | RAM16X1S x 8   | 
|parallel_disparity | template4_reg  | Implied   | 8 x 8                | RAM16X1S x 8   | 
|parallel_disparity | SAD_diffs4_reg | Implied   | 8 x 8                | RAM32M x 2     | 
|parallel_disparity | block5_reg     | Implied   | 8 x 8                | RAM16X1S x 8   | 
|parallel_disparity | template5_reg  | Implied   | 8 x 8                | RAM16X1S x 8   | 
|parallel_disparity | SAD_diffs5_reg | Implied   | 8 x 8                | RAM32M x 2     | 
|parallel_disparity | block0_reg     | Implied   | 8 x 8                | RAM16X1S x 8   | 
|parallel_disparity | template0_reg  | Implied   | 8 x 8                | RAM16X1S x 8   | 
|parallel_disparity | SAD_diffs0_reg | Implied   | 8 x 8                | RAM32M x 2     | 
+-------------------+----------------+-----------+----------------------+----------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.

DSP: Preliminary Mapping  Report (see note below)
+-------------------+------------------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name        | DSP Mapping                        | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+-------------------+------------------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|parallel_disparity | (D+A2)*(B:0x180)                   | 9      | 9      | -      | 9      | 19     | 1    | 0    | -    | 0    | 0     | 0    | 0    | 
|imgbuf             | A*(B:0x180)                        | 17     | 9      | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|noip_top           | PCIN+(A:0x0):B2+(C:0xffffffffff80) | 30     | 10     | 8      | -      | -1     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|noip_top           | A*(B:0x180)                        | 19     | 9      | -      | -      | 28     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|noip_top           | PCIN+(A:0x0):B2+(C:0xffffffffff48) | 30     | 11     | 9      | -      | -1     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
+-------------------+------------------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3886] merging instance 'disp/index_reg[6]' (FDE) to 'disp/index_reg[7]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (disp/\index_reg[7] )
INFO: [Synth 8-3886] merging instance 'disp/result_data_reg[6]' (FDE) to 'disp/result_data_reg[7]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (disp/\result_data_reg[7] )
WARNING: [Synth 8-3332] Sequential element (index_reg[7]) is unused and will be removed from module parallel_disparity.
WARNING: [Synth 8-3332] Sequential element (index_reg[6]) is unused and will be removed from module parallel_disparity.
WARNING: [Synth 8-3332] Sequential element (result_data_reg[7]) is unused and will be removed from module parallel_disparity.
WARNING: [Synth 8-3332] Sequential element (result_data_reg[6]) is unused and will be removed from module parallel_disparity.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (disp/\maxd_reg[5] )
WARNING: [Synth 8-3332] Sequential element (maxd_reg[5]) is unused and will be removed from module parallel_disparity.
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 641.402 ; gain = 434.082
---------------------------------------------------------------------------------
Finished Parallel Area Optimization  : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 641.402 ; gain = 434.082

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'clkgen/clk_100MHz' to pin 'clkgen/bbstub_clk_100MHz/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'clkgen/clk_24MHz' to pin 'clkgen/bbstub_clk_24MHz/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'clkgen/clk_25MHz' to pin 'clkgen/bbstub_clk_25MHz/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'clkgen/clk_5MHz' to pin 'clkgen/bbstub_clk_5MHz/O'
INFO: [Synth 8-5820] Moved 4 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:39 ; elapsed = 00:00:42 . Memory (MB): peak = 684.727 ; gain = 477.406
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:46 ; elapsed = 00:00:49 . Memory (MB): peak = 783.039 ; gain = 575.719
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:48 ; elapsed = 00:00:50 . Memory (MB): peak = 786.773 ; gain = 579.453
---------------------------------------------------------------------------------
Finished Parallel Technology Mapping Optimization  : Time (s): cpu = 00:00:48 ; elapsed = 00:00:50 . Memory (MB): peak = 786.773 ; gain = 579.453

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
Finished Parallel Synthesis Optimization  : Time (s): cpu = 00:00:48 ; elapsed = 00:00:50 . Memory (MB): peak = 786.773 ; gain = 579.453
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:48 ; elapsed = 00:00:51 . Memory (MB): peak = 786.773 ; gain = 579.453
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:48 ; elapsed = 00:00:51 . Memory (MB): peak = 786.773 ; gain = 579.453
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:48 ; elapsed = 00:00:51 . Memory (MB): peak = 786.773 ; gain = 579.453
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:49 ; elapsed = 00:00:51 . Memory (MB): peak = 786.773 ; gain = 579.453
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:49 ; elapsed = 00:00:51 . Memory (MB): peak = 786.773 ; gain = 579.453
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:49 ; elapsed = 00:00:51 . Memory (MB): peak = 786.773 ; gain = 579.453
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+------------------+----------+
|      |BlackBox name     |Instances |
+------+------------------+----------+
|1     |clk_wiz_0         |         1|
|2     |blk_mem_resultant |         1|
|3     |blk_mem_640_480   |         2|
+------+------------------+----------+

Report Cell Usage: 
+------+-------------------+------+
|      |Cell               |Count |
+------+-------------------+------+
|1     |blk_mem_640_480    |     1|
|2     |blk_mem_640_480__1 |     1|
|3     |blk_mem_resultant  |     1|
|4     |clk_wiz_0          |     1|
|5     |CARRY4             |    94|
|6     |DSP48E1            |     1|
|7     |DSP48E1_1          |     2|
|8     |DSP48E1_2          |     2|
|9     |LUT1               |    71|
|10    |LUT2               |   181|
|11    |LUT3               |   219|
|12    |LUT4               |   244|
|13    |LUT5               |   205|
|14    |LUT6               |   370|
|15    |MUXF7              |    35|
|16    |MUXF8              |     6|
|17    |RAM16X1S           |   112|
|18    |RAM32M             |    14|
|19    |FDRE               |   558|
|20    |LDC                |     2|
|21    |LDP                |     3|
|22    |IBUF               |    11|
|23    |OBUF               |    22|
+------+-------------------+------+

Report Instance Areas: 
+------+---------+----------------------+------+
|      |Instance |Module                |Cells |
+------+---------+----------------------+------+
|1     |top      |                      |  2180|
|2     |  camctl |imgbuf                |   180|
|3     |  disp   |parallel_disparity    |  1843|
|4     |  vga    |vga_controller_640_60 |    81|
+------+---------+----------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:49 ; elapsed = 00:00:51 . Memory (MB): peak = 786.773 ; gain = 579.453
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 7 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:37 ; elapsed = 00:00:42 . Memory (MB): peak = 786.773 ; gain = 252.582
Synthesis Optimization Complete : Time (s): cpu = 00:00:49 ; elapsed = 00:00:51 . Memory (MB): peak = 786.773 ; gain = 579.453
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 241 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'noip_top' is not ideal for floorplanning, since the cellview 'parallel_disparity' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 131 instances were transformed.
  LDC => LDCE: 2 instances
  LDP => LDPE: 3 instances
  RAM16X1S => RAM32X1S (RAMS32): 112 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 14 instances

INFO: [Common 17-83] Releasing license: Synthesis
90 Infos, 15 Warnings, 1 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:50 ; elapsed = 00:00:51 . Memory (MB): peak = 786.773 ; gain = 579.453
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.071 . Memory (MB): peak = 786.773 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Mon Dec 05 00:36:04 2016...

*** Running vivado
    with args -log noip_top.vds -m64 -mode batch -messageDb vivado.pb -notrace -source noip_top.tcl


****** Vivado v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source noip_top.tcl -notrace
Command: synth_design -top noip_top -part xc7z020clg484-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 10140 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 273.875 ; gain = 67.285
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'noip_top' [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.srcs/sources_1/new/noip_top.v:3]
INFO: [Synth 8-638] synthesizing module 'clk_wiz_0' [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.runs/synth_1/.Xil/Vivado-7888-Georges-T460p/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-256] done synthesizing module 'clk_wiz_0' (1#1) [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.runs/synth_1/.Xil/Vivado-7888-Georges-T460p/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-638] synthesizing module 'clk_divs' [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.srcs/sources_1/new/clkdivs.v:3]
INFO: [Synth 8-256] done synthesizing module 'clk_divs' (2#1) [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.srcs/sources_1/new/clkdivs.v:3]
INFO: [Synth 8-638] synthesizing module 'parallel_disparity' [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.srcs/sources_1/new/parallel_disparity.v:5]
	Parameter WIDTH bound to: 383 - type: integer 
	Parameter HEIGHT bound to: 287 - type: integer 
	Parameter SEARCH_RANGE bound to: 19 - type: integer 
	Parameter HALF_BLOCK bound to: 3 - type: integer 
	Parameter BLOCK_SIZE bound to: 7 - type: integer 
	Parameter BLOCK_SIZE0 bound to: 6 - type: integer 
	Parameter IDLE bound to: 3'b000 
	Parameter READ bound to: 3'b001 
	Parameter SEPARATE bound to: 3'b010 
	Parameter SAD bound to: 3'b011 
	Parameter FINALIZE bound to: 3'b100 
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.srcs/sources_1/new/parallel_disparity.v:153]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.srcs/sources_1/new/parallel_disparity.v:163]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.srcs/sources_1/new/parallel_disparity.v:175]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.srcs/sources_1/new/parallel_disparity.v:185]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.srcs/sources_1/new/parallel_disparity.v:268]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.srcs/sources_1/new/parallel_disparity.v:278]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.srcs/sources_1/new/parallel_disparity.v:128]
INFO: [Synth 8-256] done synthesizing module 'parallel_disparity' (3#1) [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.srcs/sources_1/new/parallel_disparity.v:5]
INFO: [Synth 8-638] synthesizing module 'vga_controller_640_60' [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.srcs/sources_1/new/vga.vhd:88]
INFO: [Synth 8-256] done synthesizing module 'vga_controller_640_60' (4#1) [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.srcs/sources_1/new/vga.vhd:88]
INFO: [Synth 8-638] synthesizing module 'imgbuf' [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.srcs/sources_1/new/camctl.v:6]
	Parameter ready bound to: 2'b00 
	Parameter read bound to: 2'b01 
	Parameter done bound to: 2'b10 
	Parameter init bound to: 2'b11 
INFO: [Synth 8-638] synthesizing module 'blk_mem_640_480' [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.runs/synth_1/.Xil/Vivado-7888-Georges-T460p/realtime/blk_mem_640_480_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_640_480' (5#1) [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.runs/synth_1/.Xil/Vivado-7888-Georges-T460p/realtime/blk_mem_640_480_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'imgbuf' (6#1) [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.srcs/sources_1/new/camctl.v:6]
INFO: [Synth 8-638] synthesizing module 'blk_mem_resultant' [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.runs/synth_1/.Xil/Vivado-7888-Georges-T460p/realtime/blk_mem_resultant_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_resultant' (7#1) [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.runs/synth_1/.Xil/Vivado-7888-Georges-T460p/realtime/blk_mem_resultant_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'noip_top' (8#1) [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.srcs/sources_1/new/noip_top.v:3]
WARNING: [Synth 8-3331] design noip_top has unconnected port trigger
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 314.848 ; gain = 108.258
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 314.848 ; gain = 108.258
---------------------------------------------------------------------------------
WARNING: [Project 1-560] Could not resolve non-primitive black box cell 'blk_mem_640_480' instantiated as 'camctl/left'. 2 instances of this cell are unresolved black boxes. [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.srcs/sources_1/new/camctl.v:50]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'blk_mem_resultant' instantiated as 'resultant' [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.srcs/sources_1/new/noip_top.v:131]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'clk_wiz_0' instantiated as 'clkgen' [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.srcs/sources_1/new/noip_top.v:25]
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.runs/synth_1/.Xil/Vivado-7888-Georges-T460p/dcp/clk_wiz_0_in_context.xdc] for cell 'clkgen'
Finished Parsing XDC File [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.runs/synth_1/.Xil/Vivado-7888-Georges-T460p/dcp/clk_wiz_0_in_context.xdc] for cell 'clkgen'
Parsing XDC File [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.runs/synth_1/.Xil/Vivado-7888-Georges-T460p/dcp_2/blk_mem_resultant_in_context.xdc] for cell 'resultant'
Finished Parsing XDC File [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.runs/synth_1/.Xil/Vivado-7888-Georges-T460p/dcp_2/blk_mem_resultant_in_context.xdc] for cell 'resultant'
Parsing XDC File [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.runs/synth_1/.Xil/Vivado-7888-Georges-T460p/dcp_3/blk_mem_640_480_in_context.xdc] for cell 'camctl/left'
Finished Parsing XDC File [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.runs/synth_1/.Xil/Vivado-7888-Georges-T460p/dcp_3/blk_mem_640_480_in_context.xdc] for cell 'camctl/left'
Parsing XDC File [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.runs/synth_1/.Xil/Vivado-7888-Georges-T460p/dcp_3/blk_mem_640_480_in_context.xdc] for cell 'camctl/right'
Finished Parsing XDC File [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.runs/synth_1/.Xil/Vivado-7888-Georges-T460p/dcp_3/blk_mem_640_480_in_context.xdc] for cell 'camctl/right'
Parsing XDC File [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.srcs/constrs_1/new/top.xdc]
Finished Parsing XDC File [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.srcs/constrs_1/new/top.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.srcs/constrs_1/new/top.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/noip_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/noip_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 640.781 ; gain = 0.000
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'resultant' at clock pin 'clka' is different from the actual clock period '10.000', this can result in different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'camctl/left' at clock pin 'clkb' is different from the actual clock period '10.000', this can result in different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'camctl/right' at clock pin 'clkb' is different from the actual clock period '10.000', this can result in different synthesis results.
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 640.781 ; gain = 434.191
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 640.781 ; gain = 434.191
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for sysclk. (constraint file  C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.runs/synth_1/.Xil/Vivado-7888-Georges-T460p/dcp/clk_wiz_0_in_context.xdc, line 6).
Applied set_property CLOCK_BUFFER_TYPE = NONE for sysclk. (constraint file  C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.runs/synth_1/.Xil/Vivado-7888-Georges-T460p/dcp/clk_wiz_0_in_context.xdc, line 7).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 640.781 ; gain = 434.191
---------------------------------------------------------------------------------
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.srcs/sources_1/new/parallel_disparity.v:237]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.srcs/sources_1/new/parallel_disparity.v:242]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.srcs/sources_1/new/parallel_disparity.v:247]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.srcs/sources_1/new/parallel_disparity.v:252]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.srcs/sources_1/new/parallel_disparity.v:232]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.srcs/sources_1/new/parallel_disparity.v:227]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.srcs/sources_1/new/parallel_disparity.v:222]
INFO: [Synth 8-5546] ROM "template0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "template1" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "template2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "template3" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "template4" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "template5" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "template6" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "SAD_vector_reg[0]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "SAD_vector_reg[1]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "SAD_vector_reg[2]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "SAD_vector_reg[3]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "SAD_vector_reg[4]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "SAD_vector_reg[5]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "SAD_vector_reg[6]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "SAD_vector_reg[7]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "SAD_vector_reg[8]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "SAD_vector_reg[9]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "SAD_vector_reg[10]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "SAD_vector_reg[11]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "SAD_vector_reg[12]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "SAD_vector_reg[13]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "SAD_vector_reg[14]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "SAD_vector_reg[15]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "SAD_vector_reg[16]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "SAD_vector_reg[17]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "SAD_vector_reg[18]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "SAD_vector_reg[19]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "cdcnt" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cdcnt" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "scnt" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "maxd" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "maxd" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "trigger" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fifo_oe" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
WARNING: [Synth 8-327] inferring latch for variable 'maxd_reg' [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.srcs/sources_1/new/parallel_disparity.v:373]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 640.781 ; gain = 434.191
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   3 Input     32 Bit       Adders := 1     
	   2 Input     19 Bit       Adders := 1     
	   2 Input     18 Bit       Adders := 1     
	   3 Input     17 Bit       Adders := 2     
	   2 Input     17 Bit       Adders := 1     
	   2 Input     16 Bit       Adders := 1     
	   7 Input     15 Bit       Adders := 1     
	   7 Input     11 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 2     
	   2 Input     10 Bit       Adders := 5     
	   2 Input      9 Bit       Adders := 8     
	   3 Input      9 Bit       Adders := 5     
	   3 Input      8 Bit       Adders := 7     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 3     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
	               17 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	               15 Bit    Registers := 20    
	               11 Bit    Registers := 9     
	               10 Bit    Registers := 2     
	                9 Bit    Registers := 5     
	                8 Bit    Registers := 3     
	                6 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 4     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 11    
+---RAMs : 
	               56 Bit         RAMs := 21    
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
	   4 Input     16 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 2     
	   2 Input     11 Bit        Muxes := 7     
	   4 Input     10 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 1     
	   6 Input      9 Bit        Muxes := 4     
	   2 Input      9 Bit        Muxes := 8     
	   2 Input      8 Bit        Muxes := 18    
	   6 Input      6 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 2     
	   3 Input      3 Bit        Muxes := 3     
	   6 Input      3 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 10    
	   6 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 4     
	   3 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 21    
	   2 Input      1 Bit        Muxes := 52    
	  13 Input      1 Bit        Muxes := 7     
	   3 Input      1 Bit        Muxes := 2     
	   8 Input      1 Bit        Muxes := 19    
	  14 Input      1 Bit        Muxes := 7     
	   4 Input      1 Bit        Muxes := 13    
	   5 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module noip_top 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     19 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
Module clk_divs 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module parallel_disparity 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   3 Input     32 Bit       Adders := 1     
	   3 Input     17 Bit       Adders := 2     
	   7 Input     15 Bit       Adders := 1     
	   7 Input     11 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 4     
	   2 Input      9 Bit       Adders := 8     
	   3 Input      9 Bit       Adders := 5     
	   3 Input      8 Bit       Adders := 7     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 3     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               17 Bit    Registers := 2     
	               15 Bit    Registers := 20    
	               11 Bit    Registers := 7     
	                9 Bit    Registers := 5     
	                8 Bit    Registers := 3     
	                6 Bit    Registers := 2     
	                3 Bit    Registers := 4     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---RAMs : 
	               56 Bit         RAMs := 21    
+---Muxes : 
	   2 Input     15 Bit        Muxes := 2     
	   2 Input     11 Bit        Muxes := 7     
	   6 Input      9 Bit        Muxes := 4     
	   2 Input      9 Bit        Muxes := 8     
	   2 Input      8 Bit        Muxes := 16    
	   6 Input      6 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 2     
	   3 Input      3 Bit        Muxes := 3     
	   6 Input      3 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 10    
	   6 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 4     
	   3 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 21    
	   2 Input      1 Bit        Muxes := 38    
	  13 Input      1 Bit        Muxes := 7     
	   3 Input      1 Bit        Muxes := 2     
	   8 Input      1 Bit        Muxes := 19    
	  14 Input      1 Bit        Muxes := 7     
Module vga_controller_640_60 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 2     
+---Registers : 
	               11 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module imgbuf 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 1     
	   2 Input     16 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	               10 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   4 Input     16 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   4 Input     10 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 8     
	   4 Input      1 Bit        Muxes := 13    
	   5 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
Start Parallel Synthesis Optimization  : Time (s): cpu = 00:00:15 ; elapsed = 00:00:18 . Memory (MB): peak = 640.781 ; gain = 434.191
---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-4471] merging register 'rcnt_reg[8:0]' into 'rcnt_reg[8:0]' [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.srcs/sources_1/new/parallel_disparity.v:152]
INFO: [Synth 8-4471] merging register 'row_count_reg[8:0]' into 'row_count_reg[8:0]' [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.srcs/sources_1/new/parallel_disparity.v:132]
INFO: [Synth 8-4471] merging register 'col_count_reg[8:0]' into 'col_count_reg[8:0]' [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.srcs/sources_1/new/parallel_disparity.v:135]
DSP Report: Generating DSP laddr1, operation Mode is: (D+A2)*(B:0x180).
DSP Report: register rcnt_reg is absorbed into DSP laddr1.
DSP Report: operator laddr1 is absorbed into DSP laddr1.
DSP Report: operator laddr2 is absorbed into DSP laddr1.
INFO: [Synth 8-4471] merging register 'camctl/pixel_reg[9:0]' into 'camctl/pixel_reg[9:0]' [C:/Users/georges/Documents/GitHub/MQP/ZedFinalCams/ZedFinalCams.srcs/sources_1/new/camctl.v:117]
DSP Report: Generating DSP camctl/lwrite1, operation Mode is: A*(B:0x180).
DSP Report: operator camctl/lwrite1 is absorbed into DSP camctl/lwrite1.
DSP Report: Generating DSP camctl/lwrite0, operation Mode is: PCIN+(A:0x0):B2+(C:0xffffffffff80).
DSP Report: register camctl/pixel_reg is absorbed into DSP camctl/lwrite0.
DSP Report: operator camctl/lwrite0 is absorbed into DSP camctl/lwrite0.
DSP Report: Generating DSP addrb1, operation Mode is: A*(B:0x180).
DSP Report: operator addrb1 is absorbed into DSP addrb1.
DSP Report: Generating DSP addrb0, operation Mode is: PCIN+(A:0x0):B2+(C:0xffffffffff48).
DSP Report: register vga/hcounter_reg is absorbed into DSP addrb0.
DSP Report: operator addrb0 is absorbed into DSP addrb0.
WARNING: [Synth 8-3331] design noip_top has unconnected port trigger
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 640.781 ; gain = 434.191
---------------------------------------------------------------------------------
Finished Parallel Reinference  : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 640.781 ; gain = 434.191

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Distributed RAM: Preliminary Mapping  Report (see note below)
+-------------------+----------------+-----------+----------------------+----------------+
|Module Name        | RTL Object     | Inference | Size (Depth x Width) | Primitives     | 
+-------------------+----------------+-----------+----------------------+----------------+
|parallel_disparity | template6_reg  | Implied   | 8 x 8                | RAM16X1S x 8   | 
|parallel_disparity | SAD_diffs6_reg | Implied   | 8 x 8                | RAM32M x 2     | 
|parallel_disparity | block6_reg     | Implied   | 8 x 8                | RAM16X1S x 8   | 
|parallel_disparity | block1_reg     | Implied   | 8 x 8                | RAM16X1S x 8   | 
|parallel_disparity | template1_reg  | Implied   | 8 x 8                | RAM16X1S x 8   | 
|parallel_disparity | SAD_diffs1_reg | Implied   | 8 x 8                | RAM32M x 2     | 
|parallel_disparity | block2_reg     | Implied   | 8 x 8                | RAM16X1S x 8   | 
|parallel_disparity | template2_reg  | Implied   | 8 x 8                | RAM16X1S x 8   | 
|parallel_disparity | SAD_diffs2_reg | Implied   | 8 x 8                | RAM32M x 2     | 
|parallel_disparity | block3_reg     | Implied   | 8 x 8                | RAM16X1S x 8   | 
|parallel_disparity | template3_reg  | Implied   | 8 x 8                | RAM16X1S x 8   | 
|parallel_disparity | SAD_diffs3_reg | Implied   | 8 x 8                | RAM32M x 2     | 
|parallel_disparity | block4_reg     | Implied   | 8 x 8                | RAM16X1S x 8   | 
|parallel_disparity | template4_reg  | Implied   | 8 x 8                | RAM16X1S x 8   | 
|parallel_disparity | SAD_diffs4_reg | Implied   | 8 x 8                | RAM32M x 2     | 
|parallel_disparity | block5_reg     | Implied   | 8 x 8                | RAM16X1S x 8   | 
|parallel_disparity | template5_reg  | Implied   | 8 x 8                | RAM16X1S x 8   | 
|parallel_disparity | SAD_diffs5_reg | Implied   | 8 x 8                | RAM32M x 2     | 
|parallel_disparity | block0_reg     | Implied   | 8 x 8                | RAM16X1S x 8   | 
|parallel_disparity | template0_reg  | Implied   | 8 x 8                | RAM16X1S x 8   | 
|parallel_disparity | SAD_diffs0_reg | Implied   | 8 x 8                | RAM32M x 2     | 
+-------------------+----------------+-----------+----------------------+----------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.

DSP: Preliminary Mapping  Report (see note below)
+-------------------+------------------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name        | DSP Mapping                        | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+-------------------+------------------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|parallel_disparity | (D+A2)*(B:0x180)                   | 9      | 9      | -      | 9      | 19     | 1    | 0    | -    | 0    | 0     | 0    | 0    | 
|imgbuf             | A*(B:0x180)                        | 17     | 9      | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|noip_top           | PCIN+(A:0x0):B2+(C:0xffffffffff80) | 30     | 10     | 8      | -      | -1     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|noip_top           | A*(B:0x180)                        | 19     | 9      | -      | -      | 28     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|noip_top           | PCIN+(A:0x0):B2+(C:0xffffffffff48) | 30     | 11     | 9      | -      | -1     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
+-------------------+------------------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3886] merging instance 'disp/index_reg[6]' (FDE) to 'disp/index_reg[7]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (disp/\index_reg[7] )
INFO: [Synth 8-3886] merging instance 'disp/result_data_reg[6]' (FDE) to 'disp/result_data_reg[7]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (disp/\result_data_reg[7] )
WARNING: [Synth 8-3332] Sequential element (index_reg[7]) is unused and will be removed from module parallel_disparity.
WARNING: [Synth 8-3332] Sequential element (index_reg[6]) is unused and will be removed from module parallel_disparity.
WARNING: [Synth 8-3332] Sequential element (result_data_reg[7]) is unused and will be removed from module parallel_disparity.
WARNING: [Synth 8-3332] Sequential element (result_data_reg[6]) is unused and will be removed from module parallel_disparity.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (disp/\maxd_reg[5] )
WARNING: [Synth 8-3332] Sequential element (maxd_reg[5]) is unused and will be removed from module parallel_disparity.
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:00:25 ; elapsed = 00:00:28 . Memory (MB): peak = 640.781 ; gain = 434.191
---------------------------------------------------------------------------------
Finished Parallel Area Optimization  : Time (s): cpu = 00:00:25 ; elapsed = 00:00:28 . Memory (MB): peak = 640.781 ; gain = 434.191

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'clkgen/clk_100MHz' to pin 'clkgen/bbstub_clk_100MHz/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'clkgen/clk_24MHz' to pin 'clkgen/bbstub_clk_24MHz/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'clkgen/clk_25MHz' to pin 'clkgen/bbstub_clk_25MHz/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'clkgen/clk_5MHz' to pin 'clkgen/bbstub_clk_5MHz/O'
INFO: [Synth 8-5820] Moved 4 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:38 ; elapsed = 00:00:41 . Memory (MB): peak = 683.984 ; gain = 477.395
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:46 ; elapsed = 00:00:48 . Memory (MB): peak = 782.453 ; gain = 575.863
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:47 ; elapsed = 00:00:50 . Memory (MB): peak = 787.023 ; gain = 580.434
---------------------------------------------------------------------------------
Finished Parallel Technology Mapping Optimization  : Time (s): cpu = 00:00:47 ; elapsed = 00:00:50 . Memory (MB): peak = 787.023 ; gain = 580.434

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
Finished Parallel Synthesis Optimization  : Time (s): cpu = 00:00:47 ; elapsed = 00:00:50 . Memory (MB): peak = 787.023 ; gain = 580.434
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:47 ; elapsed = 00:00:50 . Memory (MB): peak = 787.023 ; gain = 580.434
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:47 ; elapsed = 00:00:50 . Memory (MB): peak = 787.023 ; gain = 580.434
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:48 ; elapsed = 00:00:51 . Memory (MB): peak = 787.023 ; gain = 580.434
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:48 ; elapsed = 00:00:51 . Memory (MB): peak = 787.023 ; gain = 580.434
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:48 ; elapsed = 00:00:51 . Memory (MB): peak = 787.023 ; gain = 580.434
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:48 ; elapsed = 00:00:51 . Memory (MB): peak = 787.023 ; gain = 580.434
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+------------------+----------+
|      |BlackBox name     |Instances |
+------+------------------+----------+
|1     |clk_wiz_0         |         1|
|2     |blk_mem_resultant |         1|
|3     |blk_mem_640_480   |         2|
+------+------------------+----------+

Report Cell Usage: 
+------+-------------------+------+
|      |Cell               |Count |
+------+-------------------+------+
|1     |blk_mem_640_480    |     1|
|2     |blk_mem_640_480__1 |     1|
|3     |blk_mem_resultant  |     1|
|4     |clk_wiz_0          |     1|
|5     |CARRY4             |    94|
|6     |DSP48E1            |     1|
|7     |DSP48E1_1          |     2|
|8     |DSP48E1_2          |     2|
|9     |LUT1               |    71|
|10    |LUT2               |   181|
|11    |LUT3               |   219|
|12    |LUT4               |   244|
|13    |LUT5               |   205|
|14    |LUT6               |   370|
|15    |MUXF7              |    35|
|16    |MUXF8              |     6|
|17    |RAM16X1S           |   112|
|18    |RAM32M             |    14|
|19    |FDRE               |   558|
|20    |LDC                |     2|
|21    |LDP                |     3|
|22    |IBUF               |    11|
|23    |OBUF               |    22|
+------+-------------------+------+

Report Instance Areas: 
+------+---------+----------------------+------+
|      |Instance |Module                |Cells |
+------+---------+----------------------+------+
|1     |top      |                      |  2180|
|2     |  camctl |imgbuf                |   180|
|3     |  disp   |parallel_disparity    |  1843|
|4     |  vga    |vga_controller_640_60 |    81|
+------+---------+----------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:48 ; elapsed = 00:00:51 . Memory (MB): peak = 787.023 ; gain = 580.434
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 7 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:37 ; elapsed = 00:00:42 . Memory (MB): peak = 787.023 ; gain = 254.500
Synthesis Optimization Complete : Time (s): cpu = 00:00:48 ; elapsed = 00:00:51 . Memory (MB): peak = 787.023 ; gain = 580.434
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 241 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'noip_top' is not ideal for floorplanning, since the cellview 'parallel_disparity' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 131 instances were transformed.
  LDC => LDCE: 2 instances
  LDP => LDPE: 3 instances
  RAM16X1S => RAM32X1S (RAMS32): 112 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 14 instances

INFO: [Common 17-83] Releasing license: Synthesis
90 Infos, 15 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:49 ; elapsed = 00:00:51 . Memory (MB): peak = 787.023 ; gain = 580.434
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.062 . Memory (MB): peak = 787.023 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Mon Dec 05 00:40:06 2016...
