#Timing report of worst 9 path(s)
# Unit scale: 1e-09 seconds
# Output precision: 3

#Path 1
Startpoint: in2.inpad[0] (.input at (11,0) clocked by clock0)
Endpoint  : in2_reg.D[0] (dffsre at (13,1) clocked by clock0)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clock0 (rise edge)                                         0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             1.000     1.000
in2.inpad[0] (.input at (11,0))                                  0.000     1.000
| (intra 'io' routing)                                           0.078     1.078
| (OPIN:4228 side:TOP (11,0))                                    0.000     1.078
| (CHANX:719090 L4 length:3 (11,0)->(14,0))                      0.120     1.198
| (CHANY:1164930 L1 length:0 (13,1)->(13,1))                     0.108     1.306
| (IPIN:34817 side:RIGHT (13,1))                                 0.164     1.470
| (intra 'clb' routing)                                          0.203     1.673
in2_reg.D[0] (dffsre at (13,1))                                  0.000     1.673
data arrival time                                                          1.673

clock clock0 (rise edge)                                         0.000     0.000
clock source latency                                             0.000     0.000
clock0.inpad[0] (.input at (6,0))                                0.000     0.000
| (intra 'io' routing)                                           0.078     0.078
| (inter-block routing:global net)                               0.000     0.078
| (intra 'clb' routing)                                          2.000     2.078
in2_reg.C[0] (dffsre at (13,1))                                  0.000     2.078
clock uncertainty                                                0.000     2.078
cell hold time                                                   0.029     2.107
data required time                                                         2.107
--------------------------------------------------------------------------------
data required time                                                        -2.107
data arrival time                                                          1.673
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -0.434


#Path 2
Startpoint: in4.inpad[0] (.input at (12,0) clocked by clock0)
Endpoint  : in4_reg.D[0] (dffsre at (13,1) clocked by clock0)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clock0 (rise edge)                                         0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             1.000     1.000
in4.inpad[0] (.input at (12,0))                                  0.000     1.000
| (intra 'io' routing)                                           0.078     1.078
| (OPIN:4622 side:TOP (12,0))                                    0.000     1.078
| (CHANX:719166 L4 length:3 (12,0)->(15,0))                      0.120     1.198
| (CHANY:1160078 L1 length:0 (12,1)->(12,1))                     0.108     1.306
| (CHANX:724954 L4 length:3 (13,1)->(16,1))                      0.120     1.426
| (IPIN:34785 side:TOP (13,1))                                   0.164     1.590
| (intra 'clb' routing)                                          0.203     1.793
in4_reg.D[0] (dffsre at (13,1))                                  0.000     1.793
data arrival time                                                          1.793

clock clock0 (rise edge)                                         0.000     0.000
clock source latency                                             0.000     0.000
clock0.inpad[0] (.input at (6,0))                                0.000     0.000
| (intra 'io' routing)                                           0.078     0.078
| (inter-block routing:global net)                               0.000     0.078
| (intra 'clb' routing)                                          2.000     2.078
in4_reg.C[0] (dffsre at (13,1))                                  0.000     2.078
clock uncertainty                                                0.000     2.078
cell hold time                                                   0.029     2.107
data required time                                                         2.107
--------------------------------------------------------------------------------
data required time                                                        -2.107
data arrival time                                                          1.793
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -0.314


#Path 3
Startpoint: in5.inpad[0] (.input at (13,0) clocked by clock0)
Endpoint  : in5_reg.D[0] (dffsre at (13,1) clocked by clock0)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clock0 (rise edge)                                         0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             1.000     1.000
in5.inpad[0] (.input at (13,0))                                  0.000     1.000
| (intra 'io' routing)                                           0.078     1.078
| (OPIN:5002 side:TOP (13,0))                                    0.000     1.078
| (CHANX:719196 L1 length:0 (13,0)->(13,0))                      0.108     1.186
| (CHANY:1165084 L4 length:1 (13,1)->(13,2))                     0.120     1.306
| (IPIN:34812 side:RIGHT (13,1))                                 0.164     1.470
| (intra 'clb' routing)                                          0.343     1.813
in5_reg.D[0] (dffsre at (13,1))                                  0.000     1.813
data arrival time                                                          1.813

clock clock0 (rise edge)                                         0.000     0.000
clock source latency                                             0.000     0.000
clock0.inpad[0] (.input at (6,0))                                0.000     0.000
| (intra 'io' routing)                                           0.078     0.078
| (inter-block routing:global net)                               0.000     0.078
| (intra 'clb' routing)                                          2.000     2.078
in5_reg.C[0] (dffsre at (13,1))                                  0.000     2.078
clock uncertainty                                                0.000     2.078
cell hold time                                                   0.029     2.107
data required time                                                         2.107
--------------------------------------------------------------------------------
data required time                                                        -2.107
data arrival time                                                          1.813
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -0.294


#Path 4
Startpoint: in3.inpad[0] (.input at (12,0) clocked by clock0)
Endpoint  : in3_reg.D[0] (dffsre at (13,1) clocked by clock0)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clock0 (rise edge)                                         0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             1.000     1.000
in3.inpad[0] (.input at (12,0))                                  0.000     1.000
| (intra 'io' routing)                                           0.078     1.078
| (OPIN:4604 side:TOP (12,0))                                    0.000     1.078
| (CHANX:719184 L4 length:3 (12,0)->(15,0))                      0.120     1.198
| (CHANY:1164994 L4 length:2 (13,1)->(13,3))                     0.120     1.318
| (IPIN:34807 side:RIGHT (13,1))                                 0.164     1.482
| (intra 'clb' routing)                                          0.343     1.825
in3_reg.D[0] (dffsre at (13,1))                                  0.000     1.825
data arrival time                                                          1.825

clock clock0 (rise edge)                                         0.000     0.000
clock source latency                                             0.000     0.000
clock0.inpad[0] (.input at (6,0))                                0.000     0.000
| (intra 'io' routing)                                           0.078     0.078
| (inter-block routing:global net)                               0.000     0.078
| (intra 'clb' routing)                                          2.000     2.078
in3_reg.C[0] (dffsre at (13,1))                                  0.000     2.078
clock uncertainty                                                0.000     2.078
cell hold time                                                   0.029     2.107
data required time                                                         2.107
--------------------------------------------------------------------------------
data required time                                                        -2.107
data arrival time                                                          1.825
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -0.282


#Path 5
Startpoint: in6.inpad[0] (.input at (13,0) clocked by clock0)
Endpoint  : in6_reg.D[0] (dffsre at (13,1) clocked by clock0)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clock0 (rise edge)                                         0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             1.000     1.000
in6.inpad[0] (.input at (13,0))                                  0.000     1.000
| (intra 'io' routing)                                           0.078     1.078
| (OPIN:5026 side:TOP (13,0))                                    0.000     1.078
| (CHANX:719221 L1 length:0 (13,0)->(13,0))                      0.108     1.186
| (CHANY:1160074 L1 length:0 (12,1)->(12,1))                     0.108     1.294
| (CHANX:724958 L4 length:3 (13,1)->(16,1))                      0.120     1.414
| (IPIN:34793 side:TOP (13,1))                                   0.164     1.578
| (intra 'clb' routing)                                          0.253     1.831
in6_reg.D[0] (dffsre at (13,1))                                 -0.000     1.831
data arrival time                                                          1.831

clock clock0 (rise edge)                                         0.000     0.000
clock source latency                                             0.000     0.000
clock0.inpad[0] (.input at (6,0))                                0.000     0.000
| (intra 'io' routing)                                           0.078     0.078
| (inter-block routing:global net)                               0.000     0.078
| (intra 'clb' routing)                                          2.000     2.078
in6_reg.C[0] (dffsre at (13,1))                                  0.000     2.078
clock uncertainty                                                0.000     2.078
cell hold time                                                   0.029     2.107
data required time                                                         2.107
--------------------------------------------------------------------------------
data required time                                                        -2.107
data arrival time                                                          1.831
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -0.276


#Path 6
Startpoint: in1.inpad[0] (.input at (11,0) clocked by clock0)
Endpoint  : in1_reg.D[0] (dffsre at (13,1) clocked by clock0)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clock0 (rise edge)                                         0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             1.000     1.000
in1.inpad[0] (.input at (11,0))                                  0.000     1.000
| (intra 'io' routing)                                           0.078     1.078
| (OPIN:4208 side:TOP (11,0))                                    0.000     1.078
| (CHANX:719094 L4 length:3 (11,0)->(14,0))                      0.120     1.198
| (CHANY:1164942 L1 length:0 (13,1)->(13,1))                     0.108     1.306
| (CHANX:724737 L4 length:3 (13,1)->(10,1))                      0.120     1.426
| (IPIN:34797 side:TOP (13,1))                                   0.164     1.590
| (intra 'clb' routing)                                          0.343     1.933
in1_reg.D[0] (dffsre at (13,1))                                 -0.000     1.933
data arrival time                                                          1.933

clock clock0 (rise edge)                                         0.000     0.000
clock source latency                                             0.000     0.000
clock0.inpad[0] (.input at (6,0))                                0.000     0.000
| (intra 'io' routing)                                           0.078     0.078
| (inter-block routing:global net)                               0.000     0.078
| (intra 'clb' routing)                                          2.000     2.078
in1_reg.C[0] (dffsre at (13,1))                                  0.000     2.078
clock uncertainty                                                0.000     2.078
cell hold time                                                   0.029     2.107
data required time                                                         2.107
--------------------------------------------------------------------------------
data required time                                                        -2.107
data arrival time                                                          1.933
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -0.174


#Path 7
Startpoint: out1.Q[0] (dffsre at (13,1) clocked by clock0)
Endpoint  : and_output.D[0] (dffsre at (13,1) clocked by clock0)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clock0 (rise edge)                                         0.000     0.000
clock source latency                                             0.000     0.000
clock0.inpad[0] (.input at (6,0))                                0.000     0.000
| (intra 'io' routing)                                           0.078     0.078
| (inter-block routing:global net)                               0.000     0.078
| (intra 'clb' routing)                                          2.000     2.078
out1.C[0] (dffsre at (13,1))                                     0.000     2.078
| (primitive 'dffsre' Tcq_min)                                   0.409     2.487
out1.Q[0] (dffsre at (13,1)) [clock-to-output]                   0.000     2.487
| (intra 'clb' routing)                                          0.460     2.947
and_output.D[0] (dffsre at (13,1))                               0.000     2.947
data arrival time                                                          2.947

clock clock0 (rise edge)                                         0.000     0.000
clock source latency                                             0.000     0.000
clock0.inpad[0] (.input at (6,0))                                0.000     0.000
| (intra 'io' routing)                                           0.078     0.078
| (inter-block routing:global net)                               0.000     0.078
| (intra 'clb' routing)                                          2.000     2.078
and_output.C[0] (dffsre at (13,1))                               0.000     2.078
clock uncertainty                                                0.000     2.078
cell hold time                                                   0.029     2.107
data required time                                                         2.107
--------------------------------------------------------------------------------
data required time                                                        -2.107
data arrival time                                                          2.947
--------------------------------------------------------------------------------
slack (MET)                                                                0.840


#Path 8
Startpoint: in1_reg.Q[0] (dffsre at (13,1) clocked by clock0)
Endpoint  : out1.D[0] (dffsre at (13,1) clocked by clock0)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clock0 (rise edge)                                         0.000     0.000
clock source latency                                             0.000     0.000
clock0.inpad[0] (.input at (6,0))                                0.000     0.000
| (intra 'io' routing)                                           0.078     0.078
| (inter-block routing:global net)                               0.000     0.078
| (intra 'clb' routing)                                          2.000     2.078
in1_reg.C[0] (dffsre at (13,1))                                  0.000     2.078
| (primitive 'dffsre' Tcq_min)                                   0.409     2.487
in1_reg.Q[0] (dffsre at (13,1)) [clock-to-output]                0.000     2.487
| (intra 'clb' routing)                                          0.311     2.798
and1_o.in[4] (.names at (13,1))                                  0.000     2.798
| (primitive '.names' combinational delay)                       0.190     2.988
and1_o.out[0] (.names at (13,1))                                 0.000     2.988
| (intra 'clb' routing)                                          0.000     2.988
out1.D[0] (dffsre at (13,1))                                     0.000     2.988
data arrival time                                                          2.988

clock clock0 (rise edge)                                         0.000     0.000
clock source latency                                             0.000     0.000
clock0.inpad[0] (.input at (6,0))                                0.000     0.000
| (intra 'io' routing)                                           0.078     0.078
| (inter-block routing:global net)                               0.000     0.078
| (intra 'clb' routing)                                          2.000     2.078
out1.C[0] (dffsre at (13,1))                                     0.000     2.078
clock uncertainty                                                0.000     2.078
cell hold time                                                   0.029     2.107
data required time                                                         2.107
--------------------------------------------------------------------------------
data required time                                                        -2.107
data arrival time                                                          2.988
--------------------------------------------------------------------------------
slack (MET)                                                                0.881


#Path 9
Startpoint: and_output.Q[0] (dffsre at (13,1) clocked by clock0)
Endpoint  : out:and_output.outpad[0] (.output at (15,0) clocked by clock0)
Path Type : hold

Point                                                               Incr      Path
----------------------------------------------------------------------------------
clock clock0 (rise edge)                                           0.000     0.000
clock source latency                                               0.000     0.000
clock0.inpad[0] (.input at (6,0))                                  0.000     0.000
| (intra 'io' routing)                                             0.078     0.078
| (inter-block routing:global net)                                 0.000     0.078
| (intra 'clb' routing)                                            2.000     2.078
and_output.C[0] (dffsre at (13,1))                                 0.000     2.078
| (primitive 'dffsre' Tcq_min)                                     0.409     2.487
and_output.Q[0] (dffsre at (13,1)) [clock-to-output]               0.000     2.487
| (intra 'clb' routing)                                            0.142     2.629
| (OPIN:34773 side:RIGHT (13,1))                                   0.000     2.629
| (CHANY:1165033 L4 length:0 (13,1)->(13,1))                       0.120     2.749
| (CHANX:719318 L4 length:3 (14,0)->(17,0))                        0.120     2.869
| (IPIN:5872 side:TOP (15,0))                                      0.164     3.033
| (intra 'io' routing)                                             0.108     3.141
out:and_output.outpad[0] (.output at (15,0))                       0.000     3.141
data arrival time                                                            3.141

clock clock0 (rise edge)                                           0.000     0.000
clock source latency                                               0.000     0.000
clock uncertainty                                                  0.000     0.000
output external delay                                             -1.000    -1.000
data required time                                                          -1.000
----------------------------------------------------------------------------------
data required time                                                           1.000
data arrival time                                                            3.141
----------------------------------------------------------------------------------
slack (MET)                                                                  4.141


#End of timing report
