<!-- HTML header for doxygen 1.8.12-->
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.12"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>Module Communication Protocol Wrapper - MCPW: examples/atmel_samg55/src/ASF/sam/utils/cmsis/samg/samg55/include/component/pdmic.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
  <div id="top"><!-- do not remove this div, it is closed by doxygen! -->
    <!-- Platform title -->
    <div class="page-title-bar container-fluid">
      <div id="projectalign" class="row">
        <div id="projectname" class="col-sm-12">Module Communication Protocol Wrapper - MCPW
        </div>
        <div id="projectbrief" class="col-sm-12">Host side implementation of MCP</div>
      </div>
    </div>
    <div class="topbar">
      <div class="container">
        <div id="titlearea">
          <div class="xethru-logo">
            <img src="xethru-logo_220x55HD.png" alt="Novelda XeThru web site" id="logo-image" />
          </div>
        </div>
        <!-- end header part -->
        <!-- Generated by Doxygen 1.8.12 -->
        <!--BEGIN MAIN-NAV AND SEARCHENGINE-->
        <div id="main-nav"></div>
        <!--END MAIN-NAV AND SEARCHENGINE-->
      </div>
    </div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.12 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_d28a4824dc47e487b107a5db32ef43c4.xhtml">examples</a></li><li class="navelem"><a class="el" href="dir_0e96b936377161858012b6f31c3bd790.xhtml">atmel_samg55</a></li><li class="navelem"><a class="el" href="dir_0ae219bfaa679f3dbaaacda5fb614d9c.xhtml">src</a></li><li class="navelem"><a class="el" href="dir_67951177d7f5e66661a526635115739c.xhtml">ASF</a></li><li class="navelem"><a class="el" href="dir_48be2503ae6ae6de0698f11fb632640c.xhtml">sam</a></li><li class="navelem"><a class="el" href="dir_7f529e4fc6ea7f44596b5de9bf0437d9.xhtml">utils</a></li><li class="navelem"><a class="el" href="dir_ac7f1bd40a4e1acdd23b3d2004ea04d6.xhtml">cmsis</a></li><li class="navelem"><a class="el" href="dir_e52153a309e79ea7ef542584943148af.xhtml">samg</a></li><li class="navelem"><a class="el" href="dir_295dc956b22fd3b5130153261f8e1cfd.xhtml">samg55</a></li><li class="navelem"><a class="el" href="dir_0cbb778e238e84dc6f6e8469495480cc.xhtml">include</a></li><li class="navelem"><a class="el" href="dir_6b2c1e3aae921ca15ccf6ff784661eea.xhtml">component</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">pdmic.h</div>  </div>
</div><!--header-->
<div class="contents">
<a href="pdmic_8h.xhtml">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;</div><div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;<span class="comment"> * Support and FAQ: visit &lt;a href=&quot;http://www.atmel.com/design-support/&quot;&gt;Atmel Support&lt;/a&gt;</span></div><div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;</div><div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;<span class="preprocessor">#ifndef _SAMG55_PDMIC_COMPONENT_</span></div><div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;<span class="preprocessor">#define _SAMG55_PDMIC_COMPONENT_</span></div><div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;</div><div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;<span class="comment">/* ============================================================================= */</span></div><div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;<span class="comment">/* ============================================================================= */</span></div><div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;</div><div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;<span class="preprocessor">#if !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__))</span></div><div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;</div><div class="line"><a name="l00056"></a><span class="lineno"><a class="line" href="struct_pdmic.xhtml">   56</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div><div class="line"><a name="l00057"></a><span class="lineno"><a class="line" href="struct_pdmic.xhtml#aa745e4230fbd6fe679a3115fbaea9913">   57</a></span>&#160;  <a class="code" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_pdmic.xhtml#aa745e4230fbd6fe679a3115fbaea9913">PDMIC_CR</a>;      </div><div class="line"><a name="l00058"></a><span class="lineno"><a class="line" href="struct_pdmic.xhtml#ab07306631e5dcbe180d0015116fe3d94">   58</a></span>&#160;  <a class="code" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_pdmic.xhtml#ab07306631e5dcbe180d0015116fe3d94">PDMIC_MR</a>;      </div><div class="line"><a name="l00059"></a><span class="lineno"><a class="line" href="struct_pdmic.xhtml#a674684b41107cf6ed4088fd9eafb1634">   59</a></span>&#160;  <a class="code" href="core__cm4_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t Reserved1[3];</div><div class="line"><a name="l00060"></a><span class="lineno"><a class="line" href="struct_pdmic.xhtml#ac3aaa54cdf828f2798c32a0c6c4e01aa">   60</a></span>&#160;  <a class="code" href="core__cm4_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code" href="struct_pdmic.xhtml#ac3aaa54cdf828f2798c32a0c6c4e01aa">PDMIC_CDR</a>;     </div><div class="line"><a name="l00061"></a><span class="lineno"><a class="line" href="struct_pdmic.xhtml#a2498cb0d7c9cfb0c790043cfdab2c80c">   61</a></span>&#160;  <a class="code" href="core__cm4_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t <a class="code" href="struct_pdmic.xhtml#a2498cb0d7c9cfb0c790043cfdab2c80c">PDMIC_IER</a>;     </div><div class="line"><a name="l00062"></a><span class="lineno"><a class="line" href="struct_pdmic.xhtml#ae895e7fc4bf7d834069096ef0997fc19">   62</a></span>&#160;  <a class="code" href="core__cm4_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t <a class="code" href="struct_pdmic.xhtml#ae895e7fc4bf7d834069096ef0997fc19">PDMIC_IDR</a>;     </div><div class="line"><a name="l00063"></a><span class="lineno"><a class="line" href="struct_pdmic.xhtml#a4261d2d6089a0f21bb109c2d1baa81d8">   63</a></span>&#160;  <a class="code" href="core__cm4_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code" href="struct_pdmic.xhtml#a4261d2d6089a0f21bb109c2d1baa81d8">PDMIC_IMR</a>;     </div><div class="line"><a name="l00064"></a><span class="lineno"><a class="line" href="struct_pdmic.xhtml#a7287061a4121e66d28681ea1edc8d083">   64</a></span>&#160;  <a class="code" href="core__cm4_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code" href="struct_pdmic.xhtml#a7287061a4121e66d28681ea1edc8d083">PDMIC_ISR</a>;     </div><div class="line"><a name="l00065"></a><span class="lineno"><a class="line" href="struct_pdmic.xhtml#a6f67a03857a6120696a818ec1ff3b938">   65</a></span>&#160;  <a class="code" href="core__cm4_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t Reserved2[12];</div><div class="line"><a name="l00066"></a><span class="lineno"><a class="line" href="struct_pdmic.xhtml#a138c5cd28463e60029ef2141dd81211f">   66</a></span>&#160;  <a class="code" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_pdmic.xhtml#a138c5cd28463e60029ef2141dd81211f">PDMIC_DSPR0</a>;   </div><div class="line"><a name="l00067"></a><span class="lineno"><a class="line" href="struct_pdmic.xhtml#af69757061654d76e060475ac624cabd8">   67</a></span>&#160;  <a class="code" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_pdmic.xhtml#af69757061654d76e060475ac624cabd8">PDMIC_DSPR1</a>;   </div><div class="line"><a name="l00068"></a><span class="lineno"><a class="line" href="struct_pdmic.xhtml#a7ca36e3d5e12aa9de3fbe257581195b1">   68</a></span>&#160;  <a class="code" href="core__cm4_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t Reserved3[33];</div><div class="line"><a name="l00069"></a><span class="lineno"><a class="line" href="struct_pdmic.xhtml#a19342ff2324046b99a9c3204fbc99557">   69</a></span>&#160;  <a class="code" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_pdmic.xhtml#a19342ff2324046b99a9c3204fbc99557">PDMIC_WPMR</a>;    </div><div class="line"><a name="l00070"></a><span class="lineno"><a class="line" href="struct_pdmic.xhtml#a374125cfedfa9d771548101c42ba3ae0">   70</a></span>&#160;  <a class="code" href="core__cm4_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code" href="struct_pdmic.xhtml#a374125cfedfa9d771548101c42ba3ae0">PDMIC_WPSR</a>;    </div><div class="line"><a name="l00071"></a><span class="lineno"><a class="line" href="struct_pdmic.xhtml#a558c30d5c788055d58e682e8315ed80e">   71</a></span>&#160;  <a class="code" href="core__cm4_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t Reserved4[5];</div><div class="line"><a name="l00072"></a><span class="lineno"><a class="line" href="struct_pdmic.xhtml#a7623eafafd7365dd89fe216503174503">   72</a></span>&#160;  <a class="code" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_pdmic.xhtml#a7623eafafd7365dd89fe216503174503">PDMIC_RPR</a>;     </div><div class="line"><a name="l00073"></a><span class="lineno"><a class="line" href="struct_pdmic.xhtml#a470ac93fff16c8cb84eb60b478689fba">   73</a></span>&#160;  <a class="code" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_pdmic.xhtml#a470ac93fff16c8cb84eb60b478689fba">PDMIC_RCR</a>;     </div><div class="line"><a name="l00074"></a><span class="lineno"><a class="line" href="struct_pdmic.xhtml#ab24b15017fdb82d69a07b28a76058fe4">   74</a></span>&#160;  <a class="code" href="core__cm4_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t Reserved5[2];</div><div class="line"><a name="l00075"></a><span class="lineno"><a class="line" href="struct_pdmic.xhtml#aeb9a2a9eff464632dabd635a5bdf592e">   75</a></span>&#160;  <a class="code" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_pdmic.xhtml#aeb9a2a9eff464632dabd635a5bdf592e">PDMIC_RNPR</a>;    </div><div class="line"><a name="l00076"></a><span class="lineno"><a class="line" href="struct_pdmic.xhtml#a3ffd0d6236b61396ccd9d79a30944a65">   76</a></span>&#160;  <a class="code" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_pdmic.xhtml#a3ffd0d6236b61396ccd9d79a30944a65">PDMIC_RNCR</a>;    </div><div class="line"><a name="l00077"></a><span class="lineno"><a class="line" href="struct_pdmic.xhtml#ad6c78342bdb063cc8dbb9c49fc5f4dd1">   77</a></span>&#160;  <a class="code" href="core__cm4_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t Reserved6[2];</div><div class="line"><a name="l00078"></a><span class="lineno"><a class="line" href="struct_pdmic.xhtml#aa8ea71d8d9bf8527e1dab04d5f02f594">   78</a></span>&#160;  <a class="code" href="core__cm4_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t <a class="code" href="struct_pdmic.xhtml#aa8ea71d8d9bf8527e1dab04d5f02f594">PDMIC_PTCR</a>;    </div><div class="line"><a name="l00079"></a><span class="lineno"><a class="line" href="struct_pdmic.xhtml#a3e952309a5cd8c2bca10de5eef17676a">   79</a></span>&#160;  <a class="code" href="core__cm4_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code" href="struct_pdmic.xhtml#a3e952309a5cd8c2bca10de5eef17676a">PDMIC_PTSR</a>;    </div><div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;} <a class="code" href="struct_pdmic.xhtml">Pdmic</a>;</div><div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;<span class="comment">/* -------- PDMIC_CR : (PDMIC Offset: 0x00) Control Register -------- */</span></div><div class="line"><a name="l00083"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___p_d_m_i_c.xhtml#gacf27a5871d79d339d64fcfe43bf1a9a7">   83</a></span>&#160;<span class="preprocessor">#define PDMIC_CR_SWRST (0x1u &lt;&lt; 0) </span></div><div class="line"><a name="l00084"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___p_d_m_i_c.xhtml#gae9a670241b538acbee7720f22459ced9">   84</a></span>&#160;<span class="preprocessor">#define PDMIC_CR_ENPDM (0x1u &lt;&lt; 4) </span></div><div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;<span class="preprocessor"></span><span class="comment">/* -------- PDMIC_MR : (PDMIC Offset: 0x04) Mode Register -------- */</span><span class="preprocessor"></span></div><div class="line"><a name="l00086"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___p_d_m_i_c.xhtml#ga58c96533d38f5e63bbee67eb3b0cbaab">   86</a></span>&#160;<span class="preprocessor">#define PDMIC_MR_PRESCAL_Pos 8</span></div><div class="line"><a name="l00087"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___p_d_m_i_c.xhtml#gad42e24ad3b034b2bfff6019e20be050c">   87</a></span>&#160;<span class="preprocessor">#define PDMIC_MR_PRESCAL_Msk (0x7fu &lt;&lt; PDMIC_MR_PRESCAL_Pos) </span></div><div class="line"><a name="l00088"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___p_d_m_i_c.xhtml#gaac845d852786b6b35162d0f297f32c80">   88</a></span>&#160;<span class="preprocessor">#define PDMIC_MR_PRESCAL(value) ((PDMIC_MR_PRESCAL_Msk &amp; ((value) &lt;&lt; PDMIC_MR_PRESCAL_Pos)))</span></div><div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;<span class="comment">/* -------- PDMIC_CDR : (PDMIC Offset: 0x14) Converted Data Register -------- */</span></div><div class="line"><a name="l00090"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___p_d_m_i_c.xhtml#gaf3b0eda51ae4a197ba5343d8d8ff18b5">   90</a></span>&#160;<span class="preprocessor">#define PDMIC_CDR_DATA_Pos 0</span></div><div class="line"><a name="l00091"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___p_d_m_i_c.xhtml#gaa610ad889ec650a424bdc1560ee9c99e">   91</a></span>&#160;<span class="preprocessor">#define PDMIC_CDR_DATA_Msk (0xffffffffu &lt;&lt; PDMIC_CDR_DATA_Pos) </span></div><div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;<span class="preprocessor"></span><span class="comment">/* -------- PDMIC_IER : (PDMIC Offset: 0x18) Interrupt Enable Register -------- */</span><span class="preprocessor"></span></div><div class="line"><a name="l00093"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___p_d_m_i_c.xhtml#ga5457084f34b494904732a9e0f291d53d">   93</a></span>&#160;<span class="preprocessor">#define PDMIC_IER_DRDY (0x1u &lt;&lt; 24) </span></div><div class="line"><a name="l00094"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___p_d_m_i_c.xhtml#gad8d9829c67c5c5b0cfa2fdca3b3f7668">   94</a></span>&#160;<span class="preprocessor">#define PDMIC_IER_OVRE (0x1u &lt;&lt; 25) </span></div><div class="line"><a name="l00095"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___p_d_m_i_c.xhtml#ga881afbcfc5818c534e881f0186b9b157">   95</a></span>&#160;<span class="preprocessor">#define PDMIC_IER_ENDRX (0x1u &lt;&lt; 27) </span></div><div class="line"><a name="l00096"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___p_d_m_i_c.xhtml#ga17f9c1a3ab8ebfabe68b0aaa491e9541">   96</a></span>&#160;<span class="preprocessor">#define PDMIC_IER_RXBUFF (0x1u &lt;&lt; 28) </span></div><div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;<span class="preprocessor"></span><span class="comment">/* -------- PDMIC_IDR : (PDMIC Offset: 0x1C) Interrupt Disable Register -------- */</span><span class="preprocessor"></span></div><div class="line"><a name="l00098"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___p_d_m_i_c.xhtml#gadfdbc1982d2000f656371a407d8812b5">   98</a></span>&#160;<span class="preprocessor">#define PDMIC_IDR_DRDY (0x1u &lt;&lt; 24) </span></div><div class="line"><a name="l00099"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___p_d_m_i_c.xhtml#gae47114d5ccf885ed26c6198dc718f391">   99</a></span>&#160;<span class="preprocessor">#define PDMIC_IDR_OVRE (0x1u &lt;&lt; 25) </span></div><div class="line"><a name="l00100"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___p_d_m_i_c.xhtml#gabfa24234d72224ac4a2f94859f032c4e">  100</a></span>&#160;<span class="preprocessor">#define PDMIC_IDR_ENDRX (0x1u &lt;&lt; 27) </span></div><div class="line"><a name="l00101"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___p_d_m_i_c.xhtml#ga2bf144ffd2e8a13042462abe50189a18">  101</a></span>&#160;<span class="preprocessor">#define PDMIC_IDR_RXBUFF (0x1u &lt;&lt; 28) </span></div><div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;<span class="preprocessor"></span><span class="comment">/* -------- PDMIC_IMR : (PDMIC Offset: 0x20) Interrupt Mask Register -------- */</span><span class="preprocessor"></span></div><div class="line"><a name="l00103"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___p_d_m_i_c.xhtml#gaa52db4b31467f42b266443a9d3011f08">  103</a></span>&#160;<span class="preprocessor">#define PDMIC_IMR_DRDY (0x1u &lt;&lt; 24) </span></div><div class="line"><a name="l00104"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___p_d_m_i_c.xhtml#ga7fc414156894d5b536a988a589e1afab">  104</a></span>&#160;<span class="preprocessor">#define PDMIC_IMR_OVRE (0x1u &lt;&lt; 25) </span></div><div class="line"><a name="l00105"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___p_d_m_i_c.xhtml#gae27844d7a75a9a35222ee09ac3ff49e2">  105</a></span>&#160;<span class="preprocessor">#define PDMIC_IMR_ENDRX (0x1u &lt;&lt; 27) </span></div><div class="line"><a name="l00106"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___p_d_m_i_c.xhtml#ga40c7c2de4b9098676e1af2e44b425898">  106</a></span>&#160;<span class="preprocessor">#define PDMIC_IMR_RXBUFF (0x1u &lt;&lt; 28) </span></div><div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;<span class="preprocessor"></span><span class="comment">/* -------- PDMIC_ISR : (PDMIC Offset: 0x24) Interrupt Status Register -------- */</span><span class="preprocessor"></span></div><div class="line"><a name="l00108"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___p_d_m_i_c.xhtml#ga007126e921a33485fd300894e5397095">  108</a></span>&#160;<span class="preprocessor">#define PDMIC_ISR_FIFOCNT_Pos 16</span></div><div class="line"><a name="l00109"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___p_d_m_i_c.xhtml#ga3928494d561a5dd95ed154ce5ba6c6bd">  109</a></span>&#160;<span class="preprocessor">#define PDMIC_ISR_FIFOCNT_Msk (0xffu &lt;&lt; PDMIC_ISR_FIFOCNT_Pos) </span></div><div class="line"><a name="l00110"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___p_d_m_i_c.xhtml#gaac055c9e023a5f0f185b4caa378bfaa8">  110</a></span>&#160;<span class="preprocessor">#define PDMIC_ISR_DRDY (0x1u &lt;&lt; 24) </span></div><div class="line"><a name="l00111"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___p_d_m_i_c.xhtml#ga7938d912d73180cf9af70582c6a48bc0">  111</a></span>&#160;<span class="preprocessor">#define PDMIC_ISR_OVRE (0x1u &lt;&lt; 25) </span></div><div class="line"><a name="l00112"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___p_d_m_i_c.xhtml#gaa5da38a12a69599c239ddd0fa5e27198">  112</a></span>&#160;<span class="preprocessor">#define PDMIC_ISR_ENDRX (0x1u &lt;&lt; 27) </span></div><div class="line"><a name="l00113"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___p_d_m_i_c.xhtml#ga3e43862d1190dabaf23c71cc241c507a">  113</a></span>&#160;<span class="preprocessor">#define PDMIC_ISR_RXBUFF (0x1u &lt;&lt; 28) </span></div><div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;<span class="preprocessor"></span><span class="comment">/* -------- PDMIC_DSPR0 : (PDMIC Offset: 0x58) DSP Configuration Register 0 -------- */</span><span class="preprocessor"></span></div><div class="line"><a name="l00115"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___p_d_m_i_c.xhtml#gae0dd995d9b8243629970eb1435e63121">  115</a></span>&#160;<span class="preprocessor">#define PDMIC_DSPR0_HPFBYP (0x1u &lt;&lt; 1) </span></div><div class="line"><a name="l00116"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___p_d_m_i_c.xhtml#ga6bff95b0a08a68136f5766d2fcfddf1a">  116</a></span>&#160;<span class="preprocessor">#define PDMIC_DSPR0_SINBYP (0x1u &lt;&lt; 2) </span></div><div class="line"><a name="l00117"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___p_d_m_i_c.xhtml#ga3bcd34b35bbc48bc725d3715bf510b1a">  117</a></span>&#160;<span class="preprocessor">#define PDMIC_DSPR0_SIZE (0x1u &lt;&lt; 3) </span></div><div class="line"><a name="l00118"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___p_d_m_i_c.xhtml#gad8d58fb858a0099a741941f8c9f35023">  118</a></span>&#160;<span class="preprocessor">#define PDMIC_DSPR0_OSR_Pos 4</span></div><div class="line"><a name="l00119"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___p_d_m_i_c.xhtml#gac62487800bfd7bb810f7c16b721dc536">  119</a></span>&#160;<span class="preprocessor">#define PDMIC_DSPR0_OSR_Msk (0x7u &lt;&lt; PDMIC_DSPR0_OSR_Pos) </span></div><div class="line"><a name="l00120"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___p_d_m_i_c.xhtml#ga77bac262e762ca7b73ba86f464c2672d">  120</a></span>&#160;<span class="preprocessor">#define   PDMIC_DSPR0_OSR_128 (0x0u &lt;&lt; 4) </span></div><div class="line"><a name="l00121"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___p_d_m_i_c.xhtml#ga9e6815edb93e7eacd792543a10361c6b">  121</a></span>&#160;<span class="preprocessor">#define   PDMIC_DSPR0_OSR_64 (0x1u &lt;&lt; 4) </span></div><div class="line"><a name="l00122"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___p_d_m_i_c.xhtml#ga2930d72ba92ae8d7f3ba832fa79cb735">  122</a></span>&#160;<span class="preprocessor">#define PDMIC_DSPR0_SCALE_Pos 8</span></div><div class="line"><a name="l00123"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___p_d_m_i_c.xhtml#ga9b19af1bd4296f86cf2375591922cdbb">  123</a></span>&#160;<span class="preprocessor">#define PDMIC_DSPR0_SCALE_Msk (0xfu &lt;&lt; PDMIC_DSPR0_SCALE_Pos) </span></div><div class="line"><a name="l00124"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___p_d_m_i_c.xhtml#ga54153861770f873636b1cd6e11f0b95b">  124</a></span>&#160;<span class="preprocessor">#define PDMIC_DSPR0_SCALE(value) ((PDMIC_DSPR0_SCALE_Msk &amp; ((value) &lt;&lt; PDMIC_DSPR0_SCALE_Pos)))</span></div><div class="line"><a name="l00125"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___p_d_m_i_c.xhtml#ga5615b55a769038801e3d62449ec2dd10">  125</a></span>&#160;<span class="preprocessor">#define PDMIC_DSPR0_SHIFT_Pos 12</span></div><div class="line"><a name="l00126"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___p_d_m_i_c.xhtml#ga1c465427a9de0bccf61bd591bcb630bc">  126</a></span>&#160;<span class="preprocessor">#define PDMIC_DSPR0_SHIFT_Msk (0xfu &lt;&lt; PDMIC_DSPR0_SHIFT_Pos) </span></div><div class="line"><a name="l00127"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___p_d_m_i_c.xhtml#ga55213e4edcec4a5d3657b11b284b1b7e">  127</a></span>&#160;<span class="preprocessor">#define PDMIC_DSPR0_SHIFT(value) ((PDMIC_DSPR0_SHIFT_Msk &amp; ((value) &lt;&lt; PDMIC_DSPR0_SHIFT_Pos)))</span></div><div class="line"><a name="l00128"></a><span class="lineno">  128</span>&#160;<span class="comment">/* -------- PDMIC_DSPR1 : (PDMIC Offset: 0x5C) DSP Configuration Register 1 -------- */</span></div><div class="line"><a name="l00129"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___p_d_m_i_c.xhtml#ga4c315bacfbc620ae1335986b46052b63">  129</a></span>&#160;<span class="preprocessor">#define PDMIC_DSPR1_DGAIN_Pos 0</span></div><div class="line"><a name="l00130"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___p_d_m_i_c.xhtml#ga1b792d25f2dc970e472abb6255b9b490">  130</a></span>&#160;<span class="preprocessor">#define PDMIC_DSPR1_DGAIN_Msk (0x7fffu &lt;&lt; PDMIC_DSPR1_DGAIN_Pos) </span></div><div class="line"><a name="l00131"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___p_d_m_i_c.xhtml#ga5bde142053b566574d0e17065f2ad833">  131</a></span>&#160;<span class="preprocessor">#define PDMIC_DSPR1_DGAIN(value) ((PDMIC_DSPR1_DGAIN_Msk &amp; ((value) &lt;&lt; PDMIC_DSPR1_DGAIN_Pos)))</span></div><div class="line"><a name="l00132"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___p_d_m_i_c.xhtml#gad7f6a3a9f646fc9903fa5824ff2be883">  132</a></span>&#160;<span class="preprocessor">#define PDMIC_DSPR1_OFFSET_Pos 16</span></div><div class="line"><a name="l00133"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___p_d_m_i_c.xhtml#ga3ace3ac87f99e81a98158e976d97a874">  133</a></span>&#160;<span class="preprocessor">#define PDMIC_DSPR1_OFFSET_Msk (0xffffu &lt;&lt; PDMIC_DSPR1_OFFSET_Pos) </span></div><div class="line"><a name="l00134"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___p_d_m_i_c.xhtml#ga04da9503adfe1d8a908b42fa52d94bb7">  134</a></span>&#160;<span class="preprocessor">#define PDMIC_DSPR1_OFFSET(value) ((PDMIC_DSPR1_OFFSET_Msk &amp; ((value) &lt;&lt; PDMIC_DSPR1_OFFSET_Pos)))</span></div><div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160;<span class="comment">/* -------- PDMIC_WPMR : (PDMIC Offset: 0xE4) Write Protection Mode Register -------- */</span></div><div class="line"><a name="l00136"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___p_d_m_i_c.xhtml#gaeda165647f347b472401af36abefe74e">  136</a></span>&#160;<span class="preprocessor">#define PDMIC_WPMR_WPEN (0x1u &lt;&lt; 0) </span></div><div class="line"><a name="l00137"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___p_d_m_i_c.xhtml#gab284f4144d8cc57cb7bc0523173ff009">  137</a></span>&#160;<span class="preprocessor">#define PDMIC_WPMR_WPKEY_Pos 8</span></div><div class="line"><a name="l00138"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___p_d_m_i_c.xhtml#ga9c107c75faba0c3b8270eb864a911cbc">  138</a></span>&#160;<span class="preprocessor">#define PDMIC_WPMR_WPKEY_Msk (0xffffffu &lt;&lt; PDMIC_WPMR_WPKEY_Pos) </span></div><div class="line"><a name="l00139"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___p_d_m_i_c.xhtml#ga6ca3e20f52dde507ffa82130474fe83b">  139</a></span>&#160;<span class="preprocessor">#define   PDMIC_WPMR_WPKEY_PASSWD (0x414443u &lt;&lt; 8) </span></div><div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160;<span class="preprocessor"></span><span class="comment">/* -------- PDMIC_WPSR : (PDMIC Offset: 0xE8) Write Protection Status Register -------- */</span><span class="preprocessor"></span></div><div class="line"><a name="l00141"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___p_d_m_i_c.xhtml#gac01153f6ebe8904e00871cd6021833b1">  141</a></span>&#160;<span class="preprocessor">#define PDMIC_WPSR_WPVS (0x1u &lt;&lt; 0) </span></div><div class="line"><a name="l00142"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___p_d_m_i_c.xhtml#ga57c7440cffedc86e8dce2d7d2a18c80f">  142</a></span>&#160;<span class="preprocessor">#define PDMIC_WPSR_WPVSRC_Pos 8</span></div><div class="line"><a name="l00143"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___p_d_m_i_c.xhtml#gac6162562b23f4708ebf1a8e9f32a8ed2">  143</a></span>&#160;<span class="preprocessor">#define PDMIC_WPSR_WPVSRC_Msk (0xffffu &lt;&lt; PDMIC_WPSR_WPVSRC_Pos) </span></div><div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160;<span class="preprocessor"></span><span class="comment">/* -------- PDMIC_RPR : (PDMIC Offset: 0x100) Receive Pointer Register -------- */</span><span class="preprocessor"></span></div><div class="line"><a name="l00145"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___p_d_m_i_c.xhtml#gae506c1429bb7c38eaacda13e5c0e7b60">  145</a></span>&#160;<span class="preprocessor">#define PDMIC_RPR_RXPTR_Pos 0</span></div><div class="line"><a name="l00146"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___p_d_m_i_c.xhtml#ga61a1a73ea2335ee8e8b835eeaf4c5146">  146</a></span>&#160;<span class="preprocessor">#define PDMIC_RPR_RXPTR_Msk (0xffffffffu &lt;&lt; PDMIC_RPR_RXPTR_Pos) </span></div><div class="line"><a name="l00147"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___p_d_m_i_c.xhtml#ga7555c2b260a4e845d154adfd3408e635">  147</a></span>&#160;<span class="preprocessor">#define PDMIC_RPR_RXPTR(value) ((PDMIC_RPR_RXPTR_Msk &amp; ((value) &lt;&lt; PDMIC_RPR_RXPTR_Pos)))</span></div><div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160;<span class="comment">/* -------- PDMIC_RCR : (PDMIC Offset: 0x104) Receive Counter Register -------- */</span></div><div class="line"><a name="l00149"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___p_d_m_i_c.xhtml#gab8f090b3fc89e0ace4eece23f1a65f3a">  149</a></span>&#160;<span class="preprocessor">#define PDMIC_RCR_RXCTR_Pos 0</span></div><div class="line"><a name="l00150"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___p_d_m_i_c.xhtml#ga9e487ed4cfb2141f07d7752a16ca2690">  150</a></span>&#160;<span class="preprocessor">#define PDMIC_RCR_RXCTR_Msk (0xffffu &lt;&lt; PDMIC_RCR_RXCTR_Pos) </span></div><div class="line"><a name="l00151"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___p_d_m_i_c.xhtml#ga6516c5a8f2229ee17dcf98163c19b94c">  151</a></span>&#160;<span class="preprocessor">#define PDMIC_RCR_RXCTR(value) ((PDMIC_RCR_RXCTR_Msk &amp; ((value) &lt;&lt; PDMIC_RCR_RXCTR_Pos)))</span></div><div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160;<span class="comment">/* -------- PDMIC_RNPR : (PDMIC Offset: 0x110) Receive Next Pointer Register -------- */</span></div><div class="line"><a name="l00153"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___p_d_m_i_c.xhtml#ga466c977eaa1ac030b0fc25264be8eb31">  153</a></span>&#160;<span class="preprocessor">#define PDMIC_RNPR_RXNPTR_Pos 0</span></div><div class="line"><a name="l00154"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___p_d_m_i_c.xhtml#ga6ff9b4029e68ddf49a86e3bd0f2127e5">  154</a></span>&#160;<span class="preprocessor">#define PDMIC_RNPR_RXNPTR_Msk (0xffffffffu &lt;&lt; PDMIC_RNPR_RXNPTR_Pos) </span></div><div class="line"><a name="l00155"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___p_d_m_i_c.xhtml#ga8bf009e5f9d17c24ada866c5a557eb5d">  155</a></span>&#160;<span class="preprocessor">#define PDMIC_RNPR_RXNPTR(value) ((PDMIC_RNPR_RXNPTR_Msk &amp; ((value) &lt;&lt; PDMIC_RNPR_RXNPTR_Pos)))</span></div><div class="line"><a name="l00156"></a><span class="lineno">  156</span>&#160;<span class="comment">/* -------- PDMIC_RNCR : (PDMIC Offset: 0x114) Receive Next Counter Register -------- */</span></div><div class="line"><a name="l00157"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___p_d_m_i_c.xhtml#gad5830aa14fa0929e4ec2732c7829e0cd">  157</a></span>&#160;<span class="preprocessor">#define PDMIC_RNCR_RXNCTR_Pos 0</span></div><div class="line"><a name="l00158"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___p_d_m_i_c.xhtml#gae008e7424005f63468c0b96c2a0ab2e3">  158</a></span>&#160;<span class="preprocessor">#define PDMIC_RNCR_RXNCTR_Msk (0xffffu &lt;&lt; PDMIC_RNCR_RXNCTR_Pos) </span></div><div class="line"><a name="l00159"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___p_d_m_i_c.xhtml#ga38c5b062cca2b53371afcb7c58136306">  159</a></span>&#160;<span class="preprocessor">#define PDMIC_RNCR_RXNCTR(value) ((PDMIC_RNCR_RXNCTR_Msk &amp; ((value) &lt;&lt; PDMIC_RNCR_RXNCTR_Pos)))</span></div><div class="line"><a name="l00160"></a><span class="lineno">  160</span>&#160;<span class="comment">/* -------- PDMIC_PTCR : (PDMIC Offset: 0x120) Transfer Control Register -------- */</span></div><div class="line"><a name="l00161"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___p_d_m_i_c.xhtml#gaaa08958a78750033a7a0aee8b6fb4843">  161</a></span>&#160;<span class="preprocessor">#define PDMIC_PTCR_RXTEN (0x1u &lt;&lt; 0) </span></div><div class="line"><a name="l00162"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___p_d_m_i_c.xhtml#gad2f4dfc8da3ed219b712f47959c62755">  162</a></span>&#160;<span class="preprocessor">#define PDMIC_PTCR_RXTDIS (0x1u &lt;&lt; 1) </span></div><div class="line"><a name="l00163"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___p_d_m_i_c.xhtml#gad7236e6dcd6da70bf27c26768a0cd8d1">  163</a></span>&#160;<span class="preprocessor">#define PDMIC_PTCR_TXTEN (0x1u &lt;&lt; 8) </span></div><div class="line"><a name="l00164"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___p_d_m_i_c.xhtml#ga1e9779b8fbf6502a51e493d052aa86a4">  164</a></span>&#160;<span class="preprocessor">#define PDMIC_PTCR_TXTDIS (0x1u &lt;&lt; 9) </span></div><div class="line"><a name="l00165"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___p_d_m_i_c.xhtml#ga2b5084ea63e551f41ceed2aa78d98ba0">  165</a></span>&#160;<span class="preprocessor">#define PDMIC_PTCR_RXCBEN (0x1u &lt;&lt; 16) </span></div><div class="line"><a name="l00166"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___p_d_m_i_c.xhtml#ga7d2a061f7de64a4fd37abad7d8086da7">  166</a></span>&#160;<span class="preprocessor">#define PDMIC_PTCR_RXCBDIS (0x1u &lt;&lt; 17) </span></div><div class="line"><a name="l00167"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___p_d_m_i_c.xhtml#ga488e31295556fe8c6785378a5e903a94">  167</a></span>&#160;<span class="preprocessor">#define PDMIC_PTCR_TXCBEN (0x1u &lt;&lt; 18) </span></div><div class="line"><a name="l00168"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___p_d_m_i_c.xhtml#ga77413e341988729dfc191fcc15c48f92">  168</a></span>&#160;<span class="preprocessor">#define PDMIC_PTCR_TXCBDIS (0x1u &lt;&lt; 19) </span></div><div class="line"><a name="l00169"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___p_d_m_i_c.xhtml#ga90d1ccc30f7dbbe7c16a90ebec3d72d8">  169</a></span>&#160;<span class="preprocessor">#define PDMIC_PTCR_ERRCLR (0x1u &lt;&lt; 24) </span></div><div class="line"><a name="l00170"></a><span class="lineno">  170</span>&#160;<span class="preprocessor"></span><span class="comment">/* -------- PDMIC_PTSR : (PDMIC Offset: 0x124) Transfer Status Register -------- */</span><span class="preprocessor"></span></div><div class="line"><a name="l00171"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___p_d_m_i_c.xhtml#ga2ba58225a415ecd8e0a7720ca23956d9">  171</a></span>&#160;<span class="preprocessor">#define PDMIC_PTSR_RXTEN (0x1u &lt;&lt; 0) </span></div><div class="line"><a name="l00172"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___p_d_m_i_c.xhtml#ga9c11e38e7a5c3e028972c25427501777">  172</a></span>&#160;<span class="preprocessor">#define PDMIC_PTSR_TXTEN (0x1u &lt;&lt; 8) </span></div><div class="line"><a name="l00173"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___p_d_m_i_c.xhtml#ga1f99af7896b58de3fbed5c69a62bb580">  173</a></span>&#160;<span class="preprocessor">#define PDMIC_PTSR_RXCBEN (0x1u &lt;&lt; 16) </span></div><div class="line"><a name="l00174"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___p_d_m_i_c.xhtml#gaacddff1366e190028cb0d7c73d7ca0d7">  174</a></span>&#160;<span class="preprocessor">#define PDMIC_PTSR_TXCBEN (0x1u &lt;&lt; 18) </span></div><div class="line"><a name="l00175"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___p_d_m_i_c.xhtml#ga183c278219a2020d1ded0cd48ed9cc4c">  175</a></span>&#160;<span class="preprocessor">#define PDMIC_PTSR_ERR (0x1u &lt;&lt; 24) </span></div><div class="line"><a name="l00178"></a><span class="lineno">  178</span>&#160;<span class="preprocessor"></span></div><div class="line"><a name="l00179"></a><span class="lineno">  179</span>&#160;</div><div class="line"><a name="l00180"></a><span class="lineno">  180</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* _SAMG55_PDMIC_COMPONENT_ */</span><span class="preprocessor"></span></div><div class="ttc" id="struct_pdmic_xhtml_af69757061654d76e060475ac624cabd8"><div class="ttname"><a href="struct_pdmic.xhtml#af69757061654d76e060475ac624cabd8">Pdmic::PDMIC_DSPR1</a></div><div class="ttdeci">__IO uint32_t PDMIC_DSPR1</div><div class="ttdoc">(Pdmic Offset: 0x5C) DSP Configuration Register 1 </div><div class="ttdef"><b>Definition:</b> pdmic.h:67</div></div>
<div class="ttc" id="struct_pdmic_xhtml_a4261d2d6089a0f21bb109c2d1baa81d8"><div class="ttname"><a href="struct_pdmic.xhtml#a4261d2d6089a0f21bb109c2d1baa81d8">Pdmic::PDMIC_IMR</a></div><div class="ttdeci">__I uint32_t PDMIC_IMR</div><div class="ttdoc">(Pdmic Offset: 0x20) Interrupt Mask Register </div><div class="ttdef"><b>Definition:</b> pdmic.h:63</div></div>
<div class="ttc" id="core__cm4_8h_xhtml_a7e25d9380f9ef903923964322e71f2f6"><div class="ttname"><a href="core__cm4_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a></div><div class="ttdeci">#define __O</div><div class="ttdef"><b>Definition:</b> core_cm4.h:248</div></div>
<div class="ttc" id="struct_pdmic_xhtml_a7623eafafd7365dd89fe216503174503"><div class="ttname"><a href="struct_pdmic.xhtml#a7623eafafd7365dd89fe216503174503">Pdmic::PDMIC_RPR</a></div><div class="ttdeci">__IO uint32_t PDMIC_RPR</div><div class="ttdoc">(Pdmic Offset: 0x100) Receive Pointer Register </div><div class="ttdef"><b>Definition:</b> pdmic.h:72</div></div>
<div class="ttc" id="struct_pdmic_xhtml_aa745e4230fbd6fe679a3115fbaea9913"><div class="ttname"><a href="struct_pdmic.xhtml#aa745e4230fbd6fe679a3115fbaea9913">Pdmic::PDMIC_CR</a></div><div class="ttdeci">__IO uint32_t PDMIC_CR</div><div class="ttdoc">(Pdmic Offset: 0x00) Control Register </div><div class="ttdef"><b>Definition:</b> pdmic.h:57</div></div>
<div class="ttc" id="struct_pdmic_xhtml_a3e952309a5cd8c2bca10de5eef17676a"><div class="ttname"><a href="struct_pdmic.xhtml#a3e952309a5cd8c2bca10de5eef17676a">Pdmic::PDMIC_PTSR</a></div><div class="ttdeci">__I uint32_t PDMIC_PTSR</div><div class="ttdoc">(Pdmic Offset: 0x124) Transfer Status Register </div><div class="ttdef"><b>Definition:</b> pdmic.h:79</div></div>
<div class="ttc" id="struct_pdmic_xhtml_a2498cb0d7c9cfb0c790043cfdab2c80c"><div class="ttname"><a href="struct_pdmic.xhtml#a2498cb0d7c9cfb0c790043cfdab2c80c">Pdmic::PDMIC_IER</a></div><div class="ttdeci">__O uint32_t PDMIC_IER</div><div class="ttdoc">(Pdmic Offset: 0x18) Interrupt Enable Register </div><div class="ttdef"><b>Definition:</b> pdmic.h:61</div></div>
<div class="ttc" id="struct_pdmic_xhtml_ae895e7fc4bf7d834069096ef0997fc19"><div class="ttname"><a href="struct_pdmic.xhtml#ae895e7fc4bf7d834069096ef0997fc19">Pdmic::PDMIC_IDR</a></div><div class="ttdeci">__O uint32_t PDMIC_IDR</div><div class="ttdoc">(Pdmic Offset: 0x1C) Interrupt Disable Register </div><div class="ttdef"><b>Definition:</b> pdmic.h:62</div></div>
<div class="ttc" id="struct_pdmic_xhtml_a138c5cd28463e60029ef2141dd81211f"><div class="ttname"><a href="struct_pdmic.xhtml#a138c5cd28463e60029ef2141dd81211f">Pdmic::PDMIC_DSPR0</a></div><div class="ttdeci">__IO uint32_t PDMIC_DSPR0</div><div class="ttdoc">(Pdmic Offset: 0x58) DSP Configuration Register 0 </div><div class="ttdef"><b>Definition:</b> pdmic.h:66</div></div>
<div class="ttc" id="struct_pdmic_xhtml_aa8ea71d8d9bf8527e1dab04d5f02f594"><div class="ttname"><a href="struct_pdmic.xhtml#aa8ea71d8d9bf8527e1dab04d5f02f594">Pdmic::PDMIC_PTCR</a></div><div class="ttdeci">__O uint32_t PDMIC_PTCR</div><div class="ttdoc">(Pdmic Offset: 0x120) Transfer Control Register </div><div class="ttdef"><b>Definition:</b> pdmic.h:78</div></div>
<div class="ttc" id="struct_pdmic_xhtml"><div class="ttname"><a href="struct_pdmic.xhtml">Pdmic</a></div><div class="ttdoc">Pdmic hardware registers. </div><div class="ttdef"><b>Definition:</b> pdmic.h:56</div></div>
<div class="ttc" id="struct_pdmic_xhtml_a19342ff2324046b99a9c3204fbc99557"><div class="ttname"><a href="struct_pdmic.xhtml#a19342ff2324046b99a9c3204fbc99557">Pdmic::PDMIC_WPMR</a></div><div class="ttdeci">__IO uint32_t PDMIC_WPMR</div><div class="ttdoc">(Pdmic Offset: 0xE4) Write Protection Mode Register </div><div class="ttdef"><b>Definition:</b> pdmic.h:69</div></div>
<div class="ttc" id="core__cm4_8h_xhtml_aec43007d9998a0a0e01faede4133d6be"><div class="ttname"><a href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a></div><div class="ttdeci">#define __IO</div><div class="ttdef"><b>Definition:</b> core_cm4.h:249</div></div>
<div class="ttc" id="struct_pdmic_xhtml_a470ac93fff16c8cb84eb60b478689fba"><div class="ttname"><a href="struct_pdmic.xhtml#a470ac93fff16c8cb84eb60b478689fba">Pdmic::PDMIC_RCR</a></div><div class="ttdeci">__IO uint32_t PDMIC_RCR</div><div class="ttdoc">(Pdmic Offset: 0x104) Receive Counter Register </div><div class="ttdef"><b>Definition:</b> pdmic.h:73</div></div>
<div class="ttc" id="struct_pdmic_xhtml_ac3aaa54cdf828f2798c32a0c6c4e01aa"><div class="ttname"><a href="struct_pdmic.xhtml#ac3aaa54cdf828f2798c32a0c6c4e01aa">Pdmic::PDMIC_CDR</a></div><div class="ttdeci">__I uint32_t PDMIC_CDR</div><div class="ttdoc">(Pdmic Offset: 0x14) Converted Data Register </div><div class="ttdef"><b>Definition:</b> pdmic.h:60</div></div>
<div class="ttc" id="struct_pdmic_xhtml_a374125cfedfa9d771548101c42ba3ae0"><div class="ttname"><a href="struct_pdmic.xhtml#a374125cfedfa9d771548101c42ba3ae0">Pdmic::PDMIC_WPSR</a></div><div class="ttdeci">__I uint32_t PDMIC_WPSR</div><div class="ttdoc">(Pdmic Offset: 0xE8) Write Protection Status Register </div><div class="ttdef"><b>Definition:</b> pdmic.h:70</div></div>
<div class="ttc" id="struct_pdmic_xhtml_aeb9a2a9eff464632dabd635a5bdf592e"><div class="ttname"><a href="struct_pdmic.xhtml#aeb9a2a9eff464632dabd635a5bdf592e">Pdmic::PDMIC_RNPR</a></div><div class="ttdeci">__IO uint32_t PDMIC_RNPR</div><div class="ttdoc">(Pdmic Offset: 0x110) Receive Next Pointer Register </div><div class="ttdef"><b>Definition:</b> pdmic.h:75</div></div>
<div class="ttc" id="core__cm4_8h_xhtml_af63697ed9952cc71e1225efe205f6cd3"><div class="ttname"><a href="core__cm4_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a></div><div class="ttdeci">#define __I</div><div class="ttdef"><b>Definition:</b> core_cm4.h:246</div></div>
<div class="ttc" id="struct_pdmic_xhtml_ab07306631e5dcbe180d0015116fe3d94"><div class="ttname"><a href="struct_pdmic.xhtml#ab07306631e5dcbe180d0015116fe3d94">Pdmic::PDMIC_MR</a></div><div class="ttdeci">__IO uint32_t PDMIC_MR</div><div class="ttdoc">(Pdmic Offset: 0x04) Mode Register </div><div class="ttdef"><b>Definition:</b> pdmic.h:58</div></div>
<div class="ttc" id="struct_pdmic_xhtml_a7287061a4121e66d28681ea1edc8d083"><div class="ttname"><a href="struct_pdmic.xhtml#a7287061a4121e66d28681ea1edc8d083">Pdmic::PDMIC_ISR</a></div><div class="ttdeci">__I uint32_t PDMIC_ISR</div><div class="ttdoc">(Pdmic Offset: 0x24) Interrupt Status Register </div><div class="ttdef"><b>Definition:</b> pdmic.h:64</div></div>
<div class="ttc" id="struct_pdmic_xhtml_a3ffd0d6236b61396ccd9d79a30944a65"><div class="ttname"><a href="struct_pdmic.xhtml#a3ffd0d6236b61396ccd9d79a30944a65">Pdmic::PDMIC_RNCR</a></div><div class="ttdeci">__IO uint32_t PDMIC_RNCR</div><div class="ttdoc">(Pdmic Offset: 0x114) Receive Next Counter Register </div><div class="ttdef"><b>Definition:</b> pdmic.h:76</div></div>
</div><!-- fragment --></div><!-- contents -->
<!-- HTML footer for doxygen 1.8.12-->
<!-- start footer part -->
<hr class="footer"/>
 <address class="footer">
 Copyright &copy; 2016 Novelda AS - <a href="http://www.xethru.com">www.xehtru.com</a><br />
 <small>
  Generated by &#160;<a href="http://www.doxygen.org/index.html">
  <img class="footer" src="doxygen.png" alt="doxygen"/>
  </a> 1.8.12
 </small>
 </address>
</body>
</html>
