#-----------------------------------------------------------
# Vivado v2023.1 (64-bit)
# SW Build 3865809 on Sun May  7 15:05:29 MDT 2023
# IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
# SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
# Start of session at: Wed Sep 27 09:33:38 2023
# Process ID: 13300
# Current directory: C:/Users/tuankiet/Desktop/project_2
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent21388 C:\Users\tuankiet\Desktop\project_2\project_2.xpr
# Log file: C:/Users/tuankiet/Desktop/project_2/vivado.log
# Journal file: C:/Users/tuankiet/Desktop/project_2\vivado.jou
# Running On: tuankiet, OS: Windows, CPU Frequency: 2112 MHz, CPU Physical cores: 12, Host memory: 8259 MB
#-----------------------------------------------------------
start_gui
open_project C:/Users/tuankiet/Desktop/project_2/project_2.xpr
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:gzu_3eg:part0:1.0 available at C:/Users/tuankiet/App/Xilinx/Vivado/2023.1/data/boards/board_files/genesys-zu-3eg/B.0/board.xml as part xczu3eg-sfvc784-1-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:gzu_3eg:part0:1.1 available at C:/Users/tuankiet/App/Xilinx/Vivado/2023.1/data/boards/board_files/genesys-zu-3eg/D.0/board.xml as part xczu3eg-sfvc784-1-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:gzu_5ev:part0:1.1 available at C:/Users/tuankiet/App/Xilinx/Vivado/2023.1/data/boards/board_files/genesys-zu-5ev/C.0/board.xml as part xczu5ev-sfvc784-1-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.6 available at C:/Users/tuankiet/App/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.6/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.7 available at C:/Users/tuankiet/App/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.7/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.4 available at C:/Users/tuankiet/App/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu116/1.4/board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.5 available at C:/Users/tuankiet/App/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu116/1.5/board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu1500:part0:1.2 available at C:/Users/tuankiet/App/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu1500/1.2/board.xml as part xcku115-flvb2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc707:part0:1.4 available at C:/Users/tuankiet/App/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc707/1.4/board.xml as part xc7vx485tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc709:part0:1.8 available at C:/Users/tuankiet/App/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc709/1.8/board.xml as part xc7vx690tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:2.2 available at C:/Users/tuankiet/App/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/2.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.0 available at C:/Users/tuankiet/App/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.1 available at C:/Users/tuankiet/App/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.2 available at C:/Users/tuankiet/App/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.0 available at C:/Users/tuankiet/App/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.1 available at C:/Users/tuankiet/App/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.6 available at C:/Users/tuankiet/App/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.6/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.7 available at C:/Users/tuankiet/App/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.7/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu110:part0:1.4 available at C:/Users/tuankiet/App/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu110/1.4/board.xml as part xcvu190-flgc2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.0 available at C:/Users/tuankiet/App/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.0/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.3 available at C:/Users/tuankiet/App/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.3/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.4 available at C:/Users/tuankiet/App/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.4/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu128:part0:1.0 available at C:/Users/tuankiet/App/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu128/production/1.0/board.xml as part xcvu37p-fsvh2892-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129:part0:1.0 available at C:/Users/tuankiet/App/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu129/production/1.0/board.xml as part xcvu29p-fsga2577-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu1525:part0:1.3 available at C:/Users/tuankiet/App/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu1525/1.3/board.xml as part xcvu9p-fsgd2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at C:/Users/tuankiet/App/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.1 available at C:/Users/tuankiet/App/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.1/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.0 available at C:/Users/tuankiet/App/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.1 available at C:/Users/tuankiet/App/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.1/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_mpsoc:part0:1.0 available at C:/Users/tuankiet/App/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_mpsoc/1.0/board.xml as part xczu19eg-ffvd1760-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_rfsoc:part0:1.0 available at C:/Users/tuankiet/App/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_rfsoc/1.0/board.xml as part xczu21dr-ffvd1156-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158:part0:1.0 available at C:/Users/tuankiet/App/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/production/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at C:/Users/tuankiet/App/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.1 available at C:/Users/tuankiet/App/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.2 available at C:/Users/tuankiet/App/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/2.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.0 available at C:/Users/tuankiet/App/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.1 available at C:/Users/tuankiet/App/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.2 available at C:/Users/tuankiet/App/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.0 available at C:/Users/tuankiet/App/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.1 available at C:/Users/tuankiet/App/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.0 available at C:/Users/tuankiet/App/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.1 available at C:/Users/tuankiet/App/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.1/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at C:/Users/tuankiet/App/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.3 available at C:/Users/tuankiet/App/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.3/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.0 available at C:/Users/tuankiet/App/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.1 available at C:/Users/tuankiet/App/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.1/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.0 available at C:/Users/tuankiet/App/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/production/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.1 available at C:/Users/tuankiet/App/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/production/1.1/board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.0 available at C:/Users/tuankiet/App/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.1 available at C:/Users/tuankiet/App/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.1/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.3 available at C:/Users/tuankiet/App/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.3/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.4 available at C:/Users/tuankiet/App/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.4/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu104:part0:1.1 available at C:/Users/tuankiet/App/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu104/1.1/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu106:part0:2.4 available at C:/Users/tuankiet/App/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu106/2.4/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu106:part0:2.5 available at C:/Users/tuankiet/App/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu106/2.5/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu106:part0:2.6 available at C:/Users/tuankiet/App/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu106/2.6/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.2 available at C:/Users/tuankiet/App/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.2/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.3 available at C:/Users/tuankiet/App/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.3/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.4 available at C:/Users/tuankiet/App/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.4/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1275:part0:1.0 available at C:/Users/tuankiet/App/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1275/1.0/board.xml as part xczu29dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1285:part0:1.0 available at C:/Users/tuankiet/App/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1285/1.0/board.xml as part xczu39dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208:part0:2.0 available at C:/Users/tuankiet/App/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/production/2.0/board.xml as part xczu48dr-fsvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at C:/Users/tuankiet/App/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216:part0:2.0 available at C:/Users/tuankiet/App/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/production/2.0/board.xml as part xczu49dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at C:/Users/tuankiet/App/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at C:/Users/tuankiet/App/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at C:/Users/tuankiet/App/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Users/tuankiet/App/Xilinx/Vivado/2023.1/data/ip'.
open_project: Time (s): cpu = 00:00:18 ; elapsed = 00:00:26 . Memory (MB): peak = 1556.438 ; gain = 372.238
update_compile_order -fileset sources_1
open_bd_design {C:/Users/tuankiet/Desktop/project_2/project_2.srcs/sources_1/bd/processor/processor.bd}
Reading block design file <C:/Users/tuankiet/Desktop/project_2/project_2.srcs/sources_1/bd/processor/processor.bd>...
Adding component instance block -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Successfully read diagram <processor> from block design file <C:/Users/tuankiet/Desktop/project_2/project_2.srcs/sources_1/bd/processor/processor.bd>
open_bd_design: Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 1670.332 ; gain = 92.777
CRITICAL WARNING: [PSU-1]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 has negative value -0.009 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 has negative value -0.033 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-1]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 has negative value -0.009 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 has negative value -0.033 . PS DDR interfaces might fail when entering negative DQS skew values. 
WARNING: [IP_Flow 19-474] Invalid Parameter 'Component_Name'
CRITICAL WARNING: [PSU-1]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 has negative value -0.009 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 has negative value -0.033 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 has negative value -0.009 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-3]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 has negative value -0.033 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-1]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 has negative value -0.009 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 has negative value -0.033 . PS DDR interfaces might fail when entering negative DQS skew values. 
WARNING: [IP_Flow 19-474] Invalid Parameter 'Component_Name'
CRITICAL WARNING: [PSU-1]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 has negative value -0.009 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 has negative value -0.033 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-1]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 has negative value -0.009 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 has negative value -0.033 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-1]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 has negative value -0.009 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 has negative value -0.033 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-1]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 has negative value -0.009 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 has negative value -0.033 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 has negative value -0.009 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-3]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 has negative value -0.033 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 has negative value -0.009 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-3]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 has negative value -0.033 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 has negative value -0.009 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-3]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 has negative value -0.033 . PS DDR interfaces might fail when entering negative DQS skew values. 
WARNING: [IP_Flow 19-3258] Validation failed for parameter 'PCW_FPGA1_PERIPHERAL_FREQMHZ' with value ''. Invalid long/float value '' specified for parameter 'PCW FPGA1 PERIPHERAL FREQMHZ(PCW_FPGA1_PERIPHERAL_FREQMHZ)' for BD Cell 'processing_system7_0'.

CRITICAL WARNING: [PSU-1]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 has negative value -0.009 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 has negative value -0.033 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 has negative value -0.009 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-3]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 has negative value -0.033 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-1]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 has negative value -0.009 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 has negative value -0.033 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 has negative value -0.009 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-3]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 has negative value -0.033 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 has negative value -0.009 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-3]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 has negative value -0.033 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-1]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 has negative value -0.009 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 has negative value -0.033 . PS DDR interfaces might fail when entering negative DQS skew values. 
WARNING: [IP_Flow 19-474] Invalid Parameter 'Component_Name'
CRITICAL WARNING: [PSU-1]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 has negative value -0.009 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 has negative value -0.033 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-1]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 has negative value -0.009 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 has negative value -0.033 . PS DDR interfaces might fail when entering negative DQS skew values. 
startgroup
set_property -dict [list \
  CONFIG.PCW_EN_CLK1_PORT {1} \
  CONFIG.PCW_QSPI_GRP_SINGLE_SS_ENABLE {1} \
] [get_bd_cells processing_system7_0]
CRITICAL WARNING: [PSU-1]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 has negative value -0.009 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 has negative value -0.033 . PS DDR interfaces might fail when entering negative DQS skew values. 
endgroup
CRITICAL WARNING: [PSU-1]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 has negative value -0.009 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 has negative value -0.033 . PS DDR interfaces might fail when entering negative DQS skew values. 
WARNING: [IP_Flow 19-474] Invalid Parameter 'Component_Name'
CRITICAL WARNING: [PSU-1]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 has negative value -0.009 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 has negative value -0.033 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-1]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 has negative value -0.009 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 has negative value -0.033 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 has negative value -0.009 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-3]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 has negative value -0.033 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-1]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 has negative value -0.009 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 has negative value -0.033 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-1]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 has negative value -0.009 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 has negative value -0.033 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 has negative value -0.009 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-3]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 has negative value -0.033 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-1]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 has negative value -0.009 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 has negative value -0.033 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-1]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 has negative value -0.009 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 has negative value -0.033 . PS DDR interfaces might fail when entering negative DQS skew values. 
WARNING: [IP_Flow 19-474] Invalid Parameter 'Component_Name'
CRITICAL WARNING: [PSU-1]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 has negative value -0.009 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 has negative value -0.033 . PS DDR interfaces might fail when entering negative DQS skew values. 
WARNING: [IP_Flow 19-474] Invalid Parameter 'Component_Name'
CRITICAL WARNING: [PSU-1]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 has negative value -0.009 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 has negative value -0.033 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-1]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 has negative value -0.009 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 has negative value -0.033 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-1]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 has negative value -0.009 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 has negative value -0.033 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 has negative value -0.009 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-3]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 has negative value -0.033 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 has negative value -0.009 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-3]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 has negative value -0.033 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-1]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 has negative value -0.009 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 has negative value -0.033 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-1]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 has negative value -0.009 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 has negative value -0.033 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-1]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 has negative value -0.009 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 has negative value -0.033 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-1]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 has negative value -0.009 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 has negative value -0.033 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 has negative value -0.009 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-3]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 has negative value -0.033 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 has negative value -0.009 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-3]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 has negative value -0.033 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-1]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 has negative value -0.009 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 has negative value -0.033 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-1]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 has negative value -0.009 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 has negative value -0.033 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-1]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 has negative value -0.009 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 has negative value -0.033 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-1]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 has negative value -0.009 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 has negative value -0.033 . PS DDR interfaces might fail when entering negative DQS skew values. 
startgroup
set_property -dict [list \
  CONFIG.PCW_EN_CLK1_PORT {1} \
  CONFIG.PCW_FCLK1_PERIPHERAL_CLKSRC {IO PLL} \
  CONFIG.PCW_FPGA1_PERIPHERAL_FREQMHZ {1.15200} \
  CONFIG.PCW_QSPI_GRP_SINGLE_SS_ENABLE {1} \
] [get_bd_cells processing_system7_0]
CRITICAL WARNING: [PSU-1]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 has negative value -0.009 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 has negative value -0.033 . PS DDR interfaces might fail when entering negative DQS skew values. 
endgroup
startgroup
make_bd_pins_external  [get_bd_pins processing_system7_0/FCLK_CLK1]
endgroup
CRITICAL WARNING: [PSU-1]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 has negative value -0.009 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 has negative value -0.033 . PS DDR interfaces might fail when entering negative DQS skew values. 
WARNING: [IP_Flow 19-474] Invalid Parameter 'Component_Name'
CRITICAL WARNING: [PSU-1]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 has negative value -0.009 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 has negative value -0.033 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-1]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 has negative value -0.009 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 has negative value -0.033 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-1]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 has negative value -0.009 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 has negative value -0.033 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-1]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 has negative value -0.009 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 has negative value -0.033 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-1]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 has negative value -0.009 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 has negative value -0.033 . PS DDR interfaces might fail when entering negative DQS skew values. 
startgroup
set_property -dict [list \
  CONFIG.PCW_FPGA1_PERIPHERAL_FREQMHZ {1.15100} \
  CONFIG.PCW_QSPI_GRP_SINGLE_SS_ENABLE {1} \
] [get_bd_cells processing_system7_0]
CRITICAL WARNING: [PSU-1]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 has negative value -0.009 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 has negative value -0.033 . PS DDR interfaces might fail when entering negative DQS skew values. 
endgroup
CRITICAL WARNING: [PSU-1]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 has negative value -0.009 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 has negative value -0.033 . PS DDR interfaces might fail when entering negative DQS skew values. 
WARNING: [IP_Flow 19-474] Invalid Parameter 'Component_Name'
CRITICAL WARNING: [PSU-1]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 has negative value -0.009 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 has negative value -0.033 . PS DDR interfaces might fail when entering negative DQS skew values. 
WARNING: [IP_Flow 19-474] Invalid Parameter 'Component_Name'
CRITICAL WARNING: [PSU-1]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 has negative value -0.009 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 has negative value -0.033 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-1]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 has negative value -0.009 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 has negative value -0.033 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-1]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 has negative value -0.009 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 has negative value -0.033 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-1]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 has negative value -0.009 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 has negative value -0.033 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-1]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 has negative value -0.009 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 has negative value -0.033 . PS DDR interfaces might fail when entering negative DQS skew values. 
startgroup
set_property -dict [list \
  CONFIG.PCW_FCLK1_PERIPHERAL_CLKSRC {IO PLL} \
  CONFIG.PCW_FPGA1_PERIPHERAL_FREQMHZ {1.15200} \
] [get_bd_cells processing_system7_0]
CRITICAL WARNING: [PSU-1]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 has negative value -0.009 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 has negative value -0.033 . PS DDR interfaces might fail when entering negative DQS skew values. 
endgroup
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:div_gen:5.1 div_gen_0
endgroup
delete_bd_objs [get_bd_cells div_gen_0]
CRITICAL WARNING: [PSU-1]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 has negative value -0.009 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 has negative value -0.033 . PS DDR interfaces might fail when entering negative DQS skew values. 
WARNING: [IP_Flow 19-474] Invalid Parameter 'Component_Name'
file mkdir C:/Users/tuankiet/Desktop/project_2/project_2.srcs/sources_1/new
close [ open C:/Users/tuankiet/Desktop/project_2/project_2.srcs/sources_1/new/clocl_divider.v w ]
add_files C:/Users/tuankiet/Desktop/project_2/project_2.srcs/sources_1/new/clocl_divider.v
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files C:/Users/tuankiet/Desktop/project_2/project_2.srcs/sources_1/new/clocl_divider.v] -no_script -reset -force -quiet
remove_files  C:/Users/tuankiet/Desktop/project_2/project_2.srcs/sources_1/new/clocl_divider.v
file delete -force C:/Users/tuankiet/Desktop/project_2/project_2.srcs/sources_1/new/clocl_divider.v
close [ open C:/Users/tuankiet/Desktop/project_2/project_2.srcs/sources_1/new/clock_divider.v w ]
add_files C:/Users/tuankiet/Desktop/project_2/project_2.srcs/sources_1/new/clock_divider.v
update_compile_order -fileset sources_1
INFO: [Device 21-403] Loading part xc7z020clg400-1
open_bd_design {C:/Users/tuankiet/Desktop/project_2/project_2.srcs/sources_1/bd/processor/processor.bd}
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:clk_wiz:6.0 clk_wiz_0
endgroup
delete_bd_objs [get_bd_cells clk_wiz_0]
ipx::package_project -root_dir C:/Users/tuankiet/Desktop/project_2/../ip_repo -vendor xilinx.com -library user -taxonomy /UserIP -import_files
WARNING: [BD 41-2670] Found an incomplete address path from address space '/processing_system7_0/Data' to master interface '/processing_system7_0/M_AXI_GP0'. Please either complete or remove this path to resolve.
WARNING: [BD 5-699] No address segments matched 'get_bd_addr_segs -of_objects /processing_system7_0/Data'
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter PCW_M_AXI_GP0_FREQMHZ(10) on '/processing_system7_0' with propagated value(100). Command ignored
Wrote  : <C:\Users\tuankiet\Desktop\project_2\project_2.srcs\sources_1\bd\processor\processor.bd> 
Wrote  : <C:/Users/tuankiet/Desktop/project_2/project_2.srcs/sources_1/bd/processor/ui/bd_d0527372.ui> 
Verilog Output written to : c:/Users/tuankiet/Desktop/project_2/project_2.gen/sources_1/bd/processor/synth/processor.v
Verilog Output written to : c:/Users/tuankiet/Desktop/project_2/project_2.gen/sources_1/bd/processor/sim/processor.v
Verilog Output written to : c:/Users/tuankiet/Desktop/project_2/project_2.gen/sources_1/bd/processor/hdl/processor_wrapper.v
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI_GP0'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
Exporting to file c:/Users/tuankiet/Desktop/project_2/project_2.gen/sources_1/bd/processor/hw_handoff/processor.hwh
Generated Hardware Definition File c:/Users/tuankiet/Desktop/project_2/project_2.gen/sources_1/bd/processor/synth/processor.hwdef
WARNING: [IP_Flow 19-4963] processor_processing_system7_0_0 has board value specified. The packaged IP will be restricted to usage with board 'digilentinc.com:arty-z7-20:part0:1.1'
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'C:/Users/tuankiet/Desktop/project_2/project_2.srcs/sources_1/imports/new/ram.v'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'C:/Users/tuankiet/Desktop/project_2/project_2.srcs/sources_1/new/clock_divider.v'.
INFO: [IP_Flow 19-5107] Inferred bus interface 'FIXED_IO_ps_clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
WARNING: [IP_Flow 19-5661] Bus Interface 'FIXED_IO_ps_clk' does not have any bus interfaces associated with it.
WARNING: [IP_Flow 19-11770] Clock interface 'FIXED_IO_ps_clk' has no FREQ_HZ parameter.
INFO: [IP_Flow 19-2181] Payment Required is not set for this core.
INFO: [IP_Flow 19-2187] The Product Guide file is missing.
ipx::package_project: Time (s): cpu = 00:00:13 ; elapsed = 00:00:19 . Memory (MB): peak = 2743.723 ; gain = 69.242
ipx::unload_core c:/Users/tuankiet/Desktop/ip_repo/component.xml
set_property top clock_divider [current_fileset]
update_compile_order -fileset sources_1
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7z020clg400-1
Top: clock_divider
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 3115.219 ; gain = 366.066
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'clock_divider' [C:/Users/tuankiet/Desktop/project_2/project_2.srcs/sources_1/new/clock_divider.v:1]
INFO: [Synth 8-6155] done synthesizing module 'clock_divider' (0#1) [C:/Users/tuankiet/Desktop/project_2/project_2.srcs/sources_1/new/clock_divider.v:1]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 3217.250 ; gain = 468.098
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 3223.996 ; gain = 474.844
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 3223.996 ; gain = 474.844
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 3223.996 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/tuankiet/Desktop/project_2/project_2.srcs/constrs_1/imports/Source MIPS pipelined Processor/Arty-Z7-20-Master.xdc]
Finished Parsing XDC File [C:/Users/tuankiet/Desktop/project_2/project_2.srcs/constrs_1/imports/Source MIPS pipelined Processor/Arty-Z7-20-Master.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 3300.320 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:06 ; elapsed = 00:00:11 . Memory (MB): peak = 3321.965 ; gain = 572.812
4 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:11 . Memory (MB): peak = 3321.965 ; gain = 572.812
close_design
ipx::package_project -root_dir C:/Users/tuankiet/Desktop/project_2/../ip_repo -vendor xilinx.com -library user -taxonomy /UserIP -import_files
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'C:/Users/tuankiet/Desktop/project_2/project_2.srcs/sources_1/bd/processor/processor.bd'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'C:/Users/tuankiet/Desktop/project_2/project_2.gen/sources_1/bd/processor/hdl/processor_wrapper.v'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'C:/Users/tuankiet/Desktop/project_2/project_2.srcs/sources_1/imports/new/ram.v'.
INFO: [IP_Flow 19-5107] Inferred bus interface 'SYS_clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'divided_clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-818] Not transferring value dependency attribute "(spirit:decode(id('MODELPARAM_VALUE.divisor')) / 2)" into user parameter "m".
WARNING: [IP_Flow 19-5661] Bus Interface 'SYS_clk' does not have any bus interfaces associated with it.
WARNING: [IP_Flow 19-11770] Clock interface 'SYS_clk' has no FREQ_HZ parameter.
WARNING: [IP_Flow 19-5661] Bus Interface 'divided_clk' does not have any bus interfaces associated with it.
WARNING: [IP_Flow 19-4751] Bus Interface 'divided_clk': FREQ_HZ bus parameter is missing for output clock interface.
INFO: [IP_Flow 19-2181] Payment Required is not set for this core.
INFO: [IP_Flow 19-2187] The Product Guide file is missing.
ipx::unload_core c:/Users/tuankiet/Desktop/ip_repo/component.xml
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7z020clg400-1
Top: clock_divider
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 3321.965 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'clock_divider' [C:/Users/tuankiet/Desktop/project_2/project_2.srcs/sources_1/new/clock_divider.v:1]
INFO: [Synth 8-6155] done synthesizing module 'clock_divider' (0#1) [C:/Users/tuankiet/Desktop/project_2/project_2.srcs/sources_1/new/clock_divider.v:1]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 3321.965 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 3321.965 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 3321.965 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 3321.965 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/tuankiet/Desktop/project_2/project_2.srcs/constrs_1/imports/Source MIPS pipelined Processor/Arty-Z7-20-Master.xdc]
Finished Parsing XDC File [C:/Users/tuankiet/Desktop/project_2/project_2.srcs/constrs_1/imports/Source MIPS pipelined Processor/Arty-Z7-20-Master.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3339.527 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 3360.992 ; gain = 39.027
4 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 3360.992 ; gain = 39.027
close_design
ipx::package_project -root_dir C:/Users/tuankiet/Desktop/project_2/../ip_repo -vendor xilinx.com -library user -taxonomy /UserIP -import_files
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'C:/Users/tuankiet/Desktop/project_2/project_2.srcs/sources_1/bd/processor/processor.bd'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'C:/Users/tuankiet/Desktop/project_2/project_2.gen/sources_1/bd/processor/hdl/processor_wrapper.v'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'C:/Users/tuankiet/Desktop/project_2/project_2.srcs/sources_1/imports/new/ram.v'.
INFO: [IP_Flow 19-5107] Inferred bus interface 'SYS_clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'divided_clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
WARNING: [IP_Flow 19-5661] Bus Interface 'SYS_clk' does not have any bus interfaces associated with it.
WARNING: [IP_Flow 19-11770] Clock interface 'SYS_clk' has no FREQ_HZ parameter.
WARNING: [IP_Flow 19-5661] Bus Interface 'divided_clk' does not have any bus interfaces associated with it.
WARNING: [IP_Flow 19-4751] Bus Interface 'divided_clk': FREQ_HZ bus parameter is missing for output clock interface.
INFO: [IP_Flow 19-2181] Payment Required is not set for this core.
INFO: [IP_Flow 19-2187] The Product Guide file is missing.
set_property ipi_drc {ignore_freq_hz false} [ipx::current_core]
set_property sdx_kernel true [ipx::current_core]
set_property sdx_kernel_type rtl [ipx::current_core]
set_property vitis_drc {ctrl_protocol ap_ctrl_hs} [ipx::current_core]
set_property sdx_kernel false [ipx::current_core]
set_property sdx_kernel_type {} [ipx::current_core]
set_property vitis_drc {} [ipx::current_core]
set_property sdx_kernel true [ipx::current_core]
set_property sdx_kernel_type rtl [ipx::current_core]
set_property vitis_drc {ctrl_protocol ap_ctrl_hs} [ipx::current_core]
set_property sdx_kernel false [ipx::current_core]
set_property sdx_kernel_type {} [ipx::current_core]
set_property vitis_drc {} [ipx::current_core]
set_property sdx_kernel true [ipx::current_core]
set_property sdx_kernel_type rtl [ipx::current_core]
set_property vitis_drc {ctrl_protocol ap_ctrl_hs} [ipx::current_core]
set_property sdx_kernel false [ipx::current_core]
set_property sdx_kernel_type {} [ipx::current_core]
set_property vitis_drc {} [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
ipx::unload_core c:/Users/tuankiet/Desktop/ip_repo/component.xml
open_bd_design {C:/Users/tuankiet/Desktop/project_2/project_2.srcs/sources_1/bd/processor/processor.bd}
ipx::open_ipxact_file c:/Users/tuankiet/Desktop/ip_repo/component.xml
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'C:/Users/tuankiet/Desktop/project_2/project_2.srcs/sources_1/bd/processor/processor.bd'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'C:/Users/tuankiet/Desktop/project_2/project_2.gen/sources_1/bd/processor/hdl/processor_wrapper.v'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'C:/Users/tuankiet/Desktop/project_2/project_2.srcs/sources_1/imports/new/ram.v'.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'c:/Users/tuankiet/Desktop/ip_repo/src/Arty-Z7-20-Master.xdc' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'c:/Users/tuankiet/Desktop/ip_repo/src/clock_divider.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'c:/Users/tuankiet/Desktop/ip_repo/src/clock_divider.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
ipx::merge_project_changes hdl_parameters [ipx::current_core]
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'C:/Users/tuankiet/Desktop/project_2/project_2.srcs/sources_1/bd/processor/processor.bd'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'C:/Users/tuankiet/Desktop/project_2/project_2.gen/sources_1/bd/processor/hdl/processor_wrapper.v'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'C:/Users/tuankiet/Desktop/project_2/project_2.srcs/sources_1/imports/new/ram.v'.
ipx::unload_core c:/Users/tuankiet/Desktop/ip_repo/component.xml
ipx::open_ipxact_file c:/Users/tuankiet/Desktop/ip_repo/component.xml
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'C:/Users/tuankiet/Desktop/project_2/project_2.srcs/sources_1/bd/processor/processor.bd'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'C:/Users/tuankiet/Desktop/project_2/project_2.gen/sources_1/bd/processor/hdl/processor_wrapper.v'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'C:/Users/tuankiet/Desktop/project_2/project_2.srcs/sources_1/imports/new/ram.v'.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'c:/Users/tuankiet/Desktop/ip_repo/src/Arty-Z7-20-Master.xdc' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'c:/Users/tuankiet/Desktop/ip_repo/src/clock_divider.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'c:/Users/tuankiet/Desktop/ip_repo/src/clock_divider.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
ipx::unload_core c:/Users/tuankiet/Desktop/ip_repo/component.xml
set_property  ip_repo_paths  C:/Users/tuankiet/Desktop/ip_repo [current_project]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/tuankiet/Desktop/ip_repo'.
open_bd_design {C:/Users/tuankiet/Desktop/project_2/project_2.srcs/sources_1/bd/processor/processor.bd}
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:clock_divider:1.0 clock_divider_0
endgroup
set_property location {2.5 720 75} [get_bd_cells clock_divider_0]
delete_bd_objs [get_bd_nets processing_system7_0_FCLK_CLK1] [get_bd_ports FCLK_CLK1_0]
connect_bd_net [get_bd_pins processing_system7_0/FCLK_CLK1] [get_bd_pins clock_divider_0/SYS_clk]
startgroup
make_bd_pins_external  [get_bd_pins clock_divider_0/divided_clk]
endgroup
set_property name UART_baud_rate [get_bd_ports divided_clk_0]
save_bd_design
Wrote  : <C:\Users\tuankiet\Desktop\project_2\project_2.srcs\sources_1\bd\processor\processor.bd> 
Wrote  : <C:/Users/tuankiet/Desktop/project_2/project_2.srcs/sources_1/bd/processor/ui/bd_d0527372.ui> 
update_ip_catalog -rebuild -scan_changes
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/tuankiet/Desktop/ip_repo'.
report_ip_status -name ip_status
upgrade_ip -vlnv xilinx.com:user:clock_divider:1.0 [get_ips  processor_clock_divider_0_0] -log ip_upgrade.log
Upgrading 'C:/Users/tuankiet/Desktop/project_2/project_2.srcs/sources_1/bd/processor/processor.bd'
INFO: [IP_Flow 19-3420] Updated processor_clock_divider_0_0 to use current project options
Wrote  : <C:\Users\tuankiet\Desktop\project_2\project_2.srcs\sources_1\bd\processor\processor.bd> 
Wrote  : <C:/Users/tuankiet/Desktop/project_2/project_2.srcs/sources_1/bd/processor/ui/bd_d0527372.ui> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'C:/Users/tuankiet/Desktop/project_2/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips processor_clock_divider_0_0] -no_script -sync -force -quiet
generate_target all [get_files  C:/Users/tuankiet/Desktop/project_2/project_2.srcs/sources_1/bd/processor/processor.bd]
WARNING: [BD 41-2670] Found an incomplete address path from address space '/processing_system7_0/Data' to master interface '/processing_system7_0/M_AXI_GP0'. Please either complete or remove this path to resolve.
WARNING: [BD 5-699] No address segments matched 'get_bd_addr_segs -of_objects /processing_system7_0/Data'
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter PCW_M_AXI_GP0_FREQMHZ(10) on '/processing_system7_0' with propagated value(100). Command ignored
Wrote  : <C:\Users\tuankiet\Desktop\project_2\project_2.srcs\sources_1\bd\processor\processor.bd> 
Verilog Output written to : c:/Users/tuankiet/Desktop/project_2/project_2.gen/sources_1/bd/processor/synth/processor.v
Verilog Output written to : c:/Users/tuankiet/Desktop/project_2/project_2.gen/sources_1/bd/processor/sim/processor.v
Verilog Output written to : c:/Users/tuankiet/Desktop/project_2/project_2.gen/sources_1/bd/processor/hdl/processor_wrapper.v
CRITICAL WARNING: [IP_Flow 19-663] Failed to copy file 'c:/Users/tuankiet/Desktop/ip_repo/src/Arty-Z7-20-Master.xdc', it does not exist.
CRITICAL WARNING: [IP_Flow 19-157] Failed to copy file from 'c:/Users/tuankiet/Desktop/ip_repo/src/Arty-Z7-20-Master.xdc' to 'c:/Users/tuankiet/Desktop/project_2/project_2.gen/sources_1/bd/processor/ip/processor_clock_divider_0_0/src/Arty-Z7-20-Master.xdc'.
ERROR: [IP_Flow 19-167] Failed to deliver one or more file(s).
ERROR: [IP_Flow 19-3505] IP Generation error: Failed to generate IP 'clock_divider_0'. Failed to generate 'Synthesis' outputs: 
ERROR: [IP_Flow 19-98] Generation of the IP CORE failed.
Failed to generate IP 'clock_divider_0'. Failed to generate 'Synthesis' outputs: 
ERROR: [BD 41-1030] Generation failed for the IP Integrator block clock_divider_0 
Exporting to file c:/Users/tuankiet/Desktop/project_2/project_2.gen/sources_1/bd/processor/hw_handoff/processor.hwh
Generated Hardware Definition File c:/Users/tuankiet/Desktop/project_2/project_2.gen/sources_1/bd/processor/synth/processor.hwdef
ERROR: [Common 17-39] 'generate_target' failed due to earlier errors.
close [ open C:/Users/tuankiet/Desktop/project_2/project_2.srcs/sources_1/new/top.v w ]
add_files C:/Users/tuankiet/Desktop/project_2/project_2.srcs/sources_1/new/top.v
update_compile_order -fileset sources_1
set_property top top [current_fileset]
update_compile_order -fileset sources_1
delete_bd_objs [get_bd_nets processing_system7_0_FCLK_CLK1] [get_bd_nets clock_divider_0_divided_clk] [get_bd_cells clock_divider_0]
delete_bd_objs [get_bd_ports UART_baud_rate]
startgroup
make_bd_pins_external  [get_bd_pins processing_system7_0/FCLK_CLK1]
endgroup
open_bd_design {C:/Users/tuankiet/Desktop/project_2/project_2.srcs/sources_1/bd/processor/processor.bd}
save_bd_design
WARNING: [IP_Flow 19-11784] File 'c:/Users/tuankiet/Desktop/project_2/project_2.gen/sources_1/bd/processor/ipshared/0304/src/clock_divider.v' is not registered in generated file cache.
Wrote  : <C:\Users\tuankiet\Desktop\project_2\project_2.srcs\sources_1\bd\processor\processor.bd> 
Wrote  : <C:/Users/tuankiet/Desktop/project_2/project_2.srcs/sources_1/bd/processor/ui/bd_d0527372.ui> 
save_bd_design: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 3839.406 ; gain = 0.000
generate_target all [get_files  C:/Users/tuankiet/Desktop/project_2/project_2.srcs/sources_1/bd/processor/processor.bd]
WARNING: [BD 41-2670] Found an incomplete address path from address space '/processing_system7_0/Data' to master interface '/processing_system7_0/M_AXI_GP0'. Please either complete or remove this path to resolve.
WARNING: [BD 5-699] No address segments matched 'get_bd_addr_segs -of_objects /processing_system7_0/Data'
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter PCW_M_AXI_GP0_FREQMHZ(10) on '/processing_system7_0' with propagated value(100). Command ignored
Wrote  : <C:\Users\tuankiet\Desktop\project_2\project_2.srcs\sources_1\bd\processor\processor.bd> 
Verilog Output written to : c:/Users/tuankiet/Desktop/project_2/project_2.gen/sources_1/bd/processor/synth/processor.v
Verilog Output written to : c:/Users/tuankiet/Desktop/project_2/project_2.gen/sources_1/bd/processor/sim/processor.v
Verilog Output written to : c:/Users/tuankiet/Desktop/project_2/project_2.gen/sources_1/bd/processor/hdl/processor_wrapper.v
Exporting to file c:/Users/tuankiet/Desktop/project_2/project_2.gen/sources_1/bd/processor/hw_handoff/processor.hwh
Generated Hardware Definition File c:/Users/tuankiet/Desktop/project_2/project_2.gen/sources_1/bd/processor/synth/processor.hwdef
export_ip_user_files -of_objects [get_files C:/Users/tuankiet/Desktop/project_2/project_2.srcs/sources_1/bd/processor/processor.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files C:/Users/tuankiet/Desktop/project_2/project_2.srcs/sources_1/bd/processor/processor.bd] -directory C:/Users/tuankiet/Desktop/project_2/project_2.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/tuankiet/Desktop/project_2/project_2.ip_user_files -ipstatic_source_dir C:/Users/tuankiet/Desktop/project_2/project_2.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/tuankiet/Desktop/project_2/project_2.cache/compile_simlib/modelsim} {questa=C:/Users/tuankiet/Desktop/project_2/project_2.cache/compile_simlib/questa} {riviera=C:/Users/tuankiet/Desktop/project_2/project_2.cache/compile_simlib/riviera} {activehdl=C:/Users/tuankiet/Desktop/project_2/project_2.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
update_compile_order -fileset sources_1
open_bd_design {C:/Users/tuankiet/Desktop/project_2/project_2.srcs/sources_1/bd/processor/processor.bd}
set_property name EMIO_UART [get_bd_intf_ports UART_0_0]
save_bd_design
Wrote  : <C:\Users\tuankiet\Desktop\project_2\project_2.srcs\sources_1\bd\processor\processor.bd> 
Wrote  : <C:/Users/tuankiet/Desktop/project_2/project_2.srcs/sources_1/bd/processor/ui/bd_d0527372.ui> 
generate_target all [get_files  C:/Users/tuankiet/Desktop/project_2/project_2.srcs/sources_1/bd/processor/processor.bd]
WARNING: [BD 41-2670] Found an incomplete address path from address space '/processing_system7_0/Data' to master interface '/processing_system7_0/M_AXI_GP0'. Please either complete or remove this path to resolve.
WARNING: [BD 5-699] No address segments matched 'get_bd_addr_segs -of_objects /processing_system7_0/Data'
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter PCW_M_AXI_GP0_FREQMHZ(10) on '/processing_system7_0' with propagated value(100). Command ignored
Wrote  : <C:\Users\tuankiet\Desktop\project_2\project_2.srcs\sources_1\bd\processor\processor.bd> 
Verilog Output written to : c:/Users/tuankiet/Desktop/project_2/project_2.gen/sources_1/bd/processor/synth/processor.v
Verilog Output written to : c:/Users/tuankiet/Desktop/project_2/project_2.gen/sources_1/bd/processor/sim/processor.v
Verilog Output written to : c:/Users/tuankiet/Desktop/project_2/project_2.gen/sources_1/bd/processor/hdl/processor_wrapper.v
Exporting to file c:/Users/tuankiet/Desktop/project_2/project_2.gen/sources_1/bd/processor/hw_handoff/processor.hwh
Generated Hardware Definition File c:/Users/tuankiet/Desktop/project_2/project_2.gen/sources_1/bd/processor/synth/processor.hwdef
export_ip_user_files -of_objects [get_files C:/Users/tuankiet/Desktop/project_2/project_2.srcs/sources_1/bd/processor/processor.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files C:/Users/tuankiet/Desktop/project_2/project_2.srcs/sources_1/bd/processor/processor.bd] -directory C:/Users/tuankiet/Desktop/project_2/project_2.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/tuankiet/Desktop/project_2/project_2.ip_user_files -ipstatic_source_dir C:/Users/tuankiet/Desktop/project_2/project_2.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/tuankiet/Desktop/project_2/project_2.cache/compile_simlib/modelsim} {questa=C:/Users/tuankiet/Desktop/project_2/project_2.cache/compile_simlib/questa} {riviera=C:/Users/tuankiet/Desktop/project_2/project_2.cache/compile_simlib/riviera} {activehdl=C:/Users/tuankiet/Desktop/project_2/project_2.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7z020clg400-1
Top: top
INFO: [Synth 8-11241] undeclared symbol 'DDR_cke', assumed default net type 'wire' [C:/Users/tuankiet/Desktop/project_2/project_2.srcs/sources_1/new/top.v:61]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 3839.406 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top' [C:/Users/tuankiet/Desktop/project_2/project_2.srcs/sources_1/new/top.v:23]
INFO: [Synth 8-6157] synthesizing module 'processor_wrapper' [C:/Users/tuankiet/Desktop/project_2/project_2.gen/sources_1/bd/processor/hdl/processor_wrapper.v:13]
INFO: [Synth 8-6157] synthesizing module 'processor' [c:/Users/tuankiet/Desktop/project_2/project_2.gen/sources_1/bd/processor/synth/processor.v:13]
INFO: [Synth 8-6157] synthesizing module 'processor_processing_system7_0_0' [c:/Users/tuankiet/Desktop/project_2/project_2.gen/sources_1/bd/processor/ip/processor_processing_system7_0_0/synth/processor_processing_system7_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'processing_system7_v5_5_processing_system7' [c:/Users/tuankiet/Desktop/project_2/project_2.gen/sources_1/bd/processor/ip/processor_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:152]
INFO: [Synth 8-6157] synthesizing module 'BUFG' [C:/Users/tuankiet/App/Xilinx/Vivado/2023.1/scripts/rt/data/unisim_comp.v:1519]
INFO: [Synth 8-6155] done synthesizing module 'BUFG' (0#1) [C:/Users/tuankiet/App/Xilinx/Vivado/2023.1/scripts/rt/data/unisim_comp.v:1519]
INFO: [Synth 8-6157] synthesizing module 'BIBUF' [C:/Users/tuankiet/App/Xilinx/Vivado/2023.1/scripts/rt/data/unisim_comp.v:1166]
INFO: [Synth 8-6155] done synthesizing module 'BIBUF' (0#1) [C:/Users/tuankiet/App/Xilinx/Vivado/2023.1/scripts/rt/data/unisim_comp.v:1166]
INFO: [Synth 8-6157] synthesizing module 'PS7' [C:/Users/tuankiet/App/Xilinx/Vivado/2023.1/scripts/rt/data/unisim_comp.v:109921]
INFO: [Synth 8-6155] done synthesizing module 'PS7' (0#1) [C:/Users/tuankiet/App/Xilinx/Vivado/2023.1/scripts/rt/data/unisim_comp.v:109921]
INFO: [Synth 8-6155] done synthesizing module 'processing_system7_v5_5_processing_system7' (0#1) [c:/Users/tuankiet/Desktop/project_2/project_2.gen/sources_1/bd/processor/ip/processor_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:152]
WARNING: [Synth 8-7071] port 'M_AXI_GP0_ARESETN' of module 'processing_system7_v5_5_processing_system7' is unconnected for instance 'inst' [c:/Users/tuankiet/Desktop/project_2/project_2.gen/sources_1/bd/processor/ip/processor_processing_system7_0_0/synth/processor_processing_system7_0_0.v:345]
WARNING: [Synth 8-7071] port 'M_AXI_GP1_ARESETN' of module 'processing_system7_v5_5_processing_system7' is unconnected for instance 'inst' [c:/Users/tuankiet/Desktop/project_2/project_2.gen/sources_1/bd/processor/ip/processor_processing_system7_0_0/synth/processor_processing_system7_0_0.v:345]
WARNING: [Synth 8-7071] port 'S_AXI_GP0_ARESETN' of module 'processing_system7_v5_5_processing_system7' is unconnected for instance 'inst' [c:/Users/tuankiet/Desktop/project_2/project_2.gen/sources_1/bd/processor/ip/processor_processing_system7_0_0/synth/processor_processing_system7_0_0.v:345]
WARNING: [Synth 8-7071] port 'S_AXI_GP1_ARESETN' of module 'processing_system7_v5_5_processing_system7' is unconnected for instance 'inst' [c:/Users/tuankiet/Desktop/project_2/project_2.gen/sources_1/bd/processor/ip/processor_processing_system7_0_0/synth/processor_processing_system7_0_0.v:345]
WARNING: [Synth 8-7071] port 'S_AXI_ACP_ARESETN' of module 'processing_system7_v5_5_processing_system7' is unconnected for instance 'inst' [c:/Users/tuankiet/Desktop/project_2/project_2.gen/sources_1/bd/processor/ip/processor_processing_system7_0_0/synth/processor_processing_system7_0_0.v:345]
WARNING: [Synth 8-7071] port 'S_AXI_HP0_ARESETN' of module 'processing_system7_v5_5_processing_system7' is unconnected for instance 'inst' [c:/Users/tuankiet/Desktop/project_2/project_2.gen/sources_1/bd/processor/ip/processor_processing_system7_0_0/synth/processor_processing_system7_0_0.v:345]
WARNING: [Synth 8-7071] port 'S_AXI_HP1_ARESETN' of module 'processing_system7_v5_5_processing_system7' is unconnected for instance 'inst' [c:/Users/tuankiet/Desktop/project_2/project_2.gen/sources_1/bd/processor/ip/processor_processing_system7_0_0/synth/processor_processing_system7_0_0.v:345]
WARNING: [Synth 8-7071] port 'S_AXI_HP2_ARESETN' of module 'processing_system7_v5_5_processing_system7' is unconnected for instance 'inst' [c:/Users/tuankiet/Desktop/project_2/project_2.gen/sources_1/bd/processor/ip/processor_processing_system7_0_0/synth/processor_processing_system7_0_0.v:345]
WARNING: [Synth 8-7071] port 'S_AXI_HP3_ARESETN' of module 'processing_system7_v5_5_processing_system7' is unconnected for instance 'inst' [c:/Users/tuankiet/Desktop/project_2/project_2.gen/sources_1/bd/processor/ip/processor_processing_system7_0_0/synth/processor_processing_system7_0_0.v:345]
WARNING: [Synth 8-7071] port 'DMA0_RSTN' of module 'processing_system7_v5_5_processing_system7' is unconnected for instance 'inst' [c:/Users/tuankiet/Desktop/project_2/project_2.gen/sources_1/bd/processor/ip/processor_processing_system7_0_0/synth/processor_processing_system7_0_0.v:345]
WARNING: [Synth 8-7071] port 'DMA1_RSTN' of module 'processing_system7_v5_5_processing_system7' is unconnected for instance 'inst' [c:/Users/tuankiet/Desktop/project_2/project_2.gen/sources_1/bd/processor/ip/processor_processing_system7_0_0/synth/processor_processing_system7_0_0.v:345]
WARNING: [Synth 8-7071] port 'DMA2_RSTN' of module 'processing_system7_v5_5_processing_system7' is unconnected for instance 'inst' [c:/Users/tuankiet/Desktop/project_2/project_2.gen/sources_1/bd/processor/ip/processor_processing_system7_0_0/synth/processor_processing_system7_0_0.v:345]
WARNING: [Synth 8-7071] port 'DMA3_RSTN' of module 'processing_system7_v5_5_processing_system7' is unconnected for instance 'inst' [c:/Users/tuankiet/Desktop/project_2/project_2.gen/sources_1/bd/processor/ip/processor_processing_system7_0_0/synth/processor_processing_system7_0_0.v:345]
WARNING: [Synth 8-7023] instance 'inst' of module 'processing_system7_v5_5_processing_system7' has 685 connections declared, but only 672 given [c:/Users/tuankiet/Desktop/project_2/project_2.gen/sources_1/bd/processor/ip/processor_processing_system7_0_0/synth/processor_processing_system7_0_0.v:345]
INFO: [Synth 8-6155] done synthesizing module 'processor_processing_system7_0_0' (0#1) [c:/Users/tuankiet/Desktop/project_2/project_2.gen/sources_1/bd/processor/ip/processor_processing_system7_0_0/synth/processor_processing_system7_0_0.v:53]
WARNING: [Synth 8-7071] port 'USB0_PORT_INDCTL' of module 'processor_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [c:/Users/tuankiet/Desktop/project_2/project_2.gen/sources_1/bd/processor/synth/processor.v:109]
WARNING: [Synth 8-7071] port 'USB0_VBUS_PWRSELECT' of module 'processor_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [c:/Users/tuankiet/Desktop/project_2/project_2.gen/sources_1/bd/processor/synth/processor.v:109]
WARNING: [Synth 8-7071] port 'M_AXI_GP0_ARVALID' of module 'processor_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [c:/Users/tuankiet/Desktop/project_2/project_2.gen/sources_1/bd/processor/synth/processor.v:109]
WARNING: [Synth 8-7071] port 'M_AXI_GP0_AWVALID' of module 'processor_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [c:/Users/tuankiet/Desktop/project_2/project_2.gen/sources_1/bd/processor/synth/processor.v:109]
WARNING: [Synth 8-7071] port 'M_AXI_GP0_BREADY' of module 'processor_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [c:/Users/tuankiet/Desktop/project_2/project_2.gen/sources_1/bd/processor/synth/processor.v:109]
WARNING: [Synth 8-7071] port 'M_AXI_GP0_RREADY' of module 'processor_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [c:/Users/tuankiet/Desktop/project_2/project_2.gen/sources_1/bd/processor/synth/processor.v:109]
WARNING: [Synth 8-7071] port 'M_AXI_GP0_WLAST' of module 'processor_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [c:/Users/tuankiet/Desktop/project_2/project_2.gen/sources_1/bd/processor/synth/processor.v:109]
WARNING: [Synth 8-7071] port 'M_AXI_GP0_WVALID' of module 'processor_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [c:/Users/tuankiet/Desktop/project_2/project_2.gen/sources_1/bd/processor/synth/processor.v:109]
WARNING: [Synth 8-7071] port 'M_AXI_GP0_ARID' of module 'processor_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [c:/Users/tuankiet/Desktop/project_2/project_2.gen/sources_1/bd/processor/synth/processor.v:109]
WARNING: [Synth 8-7071] port 'M_AXI_GP0_AWID' of module 'processor_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [c:/Users/tuankiet/Desktop/project_2/project_2.gen/sources_1/bd/processor/synth/processor.v:109]
WARNING: [Synth 8-7071] port 'M_AXI_GP0_WID' of module 'processor_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [c:/Users/tuankiet/Desktop/project_2/project_2.gen/sources_1/bd/processor/synth/processor.v:109]
WARNING: [Synth 8-7071] port 'M_AXI_GP0_ARBURST' of module 'processor_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [c:/Users/tuankiet/Desktop/project_2/project_2.gen/sources_1/bd/processor/synth/processor.v:109]
WARNING: [Synth 8-7071] port 'M_AXI_GP0_ARLOCK' of module 'processor_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [c:/Users/tuankiet/Desktop/project_2/project_2.gen/sources_1/bd/processor/synth/processor.v:109]
WARNING: [Synth 8-7071] port 'M_AXI_GP0_ARSIZE' of module 'processor_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [c:/Users/tuankiet/Desktop/project_2/project_2.gen/sources_1/bd/processor/synth/processor.v:109]
WARNING: [Synth 8-7071] port 'M_AXI_GP0_AWBURST' of module 'processor_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [c:/Users/tuankiet/Desktop/project_2/project_2.gen/sources_1/bd/processor/synth/processor.v:109]
WARNING: [Synth 8-7071] port 'M_AXI_GP0_AWLOCK' of module 'processor_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [c:/Users/tuankiet/Desktop/project_2/project_2.gen/sources_1/bd/processor/synth/processor.v:109]
WARNING: [Synth 8-7071] port 'M_AXI_GP0_AWSIZE' of module 'processor_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [c:/Users/tuankiet/Desktop/project_2/project_2.gen/sources_1/bd/processor/synth/processor.v:109]
WARNING: [Synth 8-7071] port 'M_AXI_GP0_ARPROT' of module 'processor_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [c:/Users/tuankiet/Desktop/project_2/project_2.gen/sources_1/bd/processor/synth/processor.v:109]
WARNING: [Synth 8-7071] port 'M_AXI_GP0_AWPROT' of module 'processor_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [c:/Users/tuankiet/Desktop/project_2/project_2.gen/sources_1/bd/processor/synth/processor.v:109]
WARNING: [Synth 8-7071] port 'M_AXI_GP0_ARADDR' of module 'processor_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [c:/Users/tuankiet/Desktop/project_2/project_2.gen/sources_1/bd/processor/synth/processor.v:109]
WARNING: [Synth 8-7071] port 'M_AXI_GP0_AWADDR' of module 'processor_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [c:/Users/tuankiet/Desktop/project_2/project_2.gen/sources_1/bd/processor/synth/processor.v:109]
WARNING: [Synth 8-7071] port 'M_AXI_GP0_WDATA' of module 'processor_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [c:/Users/tuankiet/Desktop/project_2/project_2.gen/sources_1/bd/processor/synth/processor.v:109]
WARNING: [Synth 8-7071] port 'M_AXI_GP0_ARCACHE' of module 'processor_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [c:/Users/tuankiet/Desktop/project_2/project_2.gen/sources_1/bd/processor/synth/processor.v:109]
WARNING: [Synth 8-7071] port 'M_AXI_GP0_ARLEN' of module 'processor_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [c:/Users/tuankiet/Desktop/project_2/project_2.gen/sources_1/bd/processor/synth/processor.v:109]
WARNING: [Synth 8-7071] port 'M_AXI_GP0_ARQOS' of module 'processor_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [c:/Users/tuankiet/Desktop/project_2/project_2.gen/sources_1/bd/processor/synth/processor.v:109]
WARNING: [Synth 8-7071] port 'M_AXI_GP0_AWCACHE' of module 'processor_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [c:/Users/tuankiet/Desktop/project_2/project_2.gen/sources_1/bd/processor/synth/processor.v:109]
WARNING: [Synth 8-7071] port 'M_AXI_GP0_AWLEN' of module 'processor_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [c:/Users/tuankiet/Desktop/project_2/project_2.gen/sources_1/bd/processor/synth/processor.v:109]
WARNING: [Synth 8-7071] port 'M_AXI_GP0_AWQOS' of module 'processor_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [c:/Users/tuankiet/Desktop/project_2/project_2.gen/sources_1/bd/processor/synth/processor.v:109]
WARNING: [Synth 8-7071] port 'M_AXI_GP0_WSTRB' of module 'processor_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [c:/Users/tuankiet/Desktop/project_2/project_2.gen/sources_1/bd/processor/synth/processor.v:109]
WARNING: [Synth 8-7071] port 'FCLK_RESET0_N' of module 'processor_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [c:/Users/tuankiet/Desktop/project_2/project_2.gen/sources_1/bd/processor/synth/processor.v:109]
WARNING: [Synth 8-7023] instance 'processing_system7_0' of module 'processor_processing_system7_0_0' has 72 connections declared, but only 42 given [c:/Users/tuankiet/Desktop/project_2/project_2.gen/sources_1/bd/processor/synth/processor.v:109]
INFO: [Synth 8-6155] done synthesizing module 'processor' (0#1) [c:/Users/tuankiet/Desktop/project_2/project_2.gen/sources_1/bd/processor/synth/processor.v:13]
INFO: [Synth 8-6155] done synthesizing module 'processor_wrapper' (0#1) [C:/Users/tuankiet/Desktop/project_2/project_2.gen/sources_1/bd/processor/hdl/processor_wrapper.v:13]
INFO: [Synth 8-6155] done synthesizing module 'top' (0#1) [C:/Users/tuankiet/Desktop/project_2/project_2.srcs/sources_1/new/top.v:23]
WARNING: [Synth 8-3848] Net EMIO_UART_ctsn in module/entity top does not have driver. [C:/Users/tuankiet/Desktop/project_2/project_2.srcs/sources_1/new/top.v:46]
WARNING: [Synth 8-3848] Net EMIO_UART_dcdn in module/entity top does not have driver. [C:/Users/tuankiet/Desktop/project_2/project_2.srcs/sources_1/new/top.v:47]
WARNING: [Synth 8-3848] Net EMIO_UART_dsrn in module/entity top does not have driver. [C:/Users/tuankiet/Desktop/project_2/project_2.srcs/sources_1/new/top.v:48]
WARNING: [Synth 8-3848] Net EMIO_UART_ri in module/entity top does not have driver. [C:/Users/tuankiet/Desktop/project_2/project_2.srcs/sources_1/new/top.v:50]
WARNING: [Synth 8-7129] Port ENET0_GMII_COL in module processing_system7_v5_5_processing_system7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ENET0_GMII_CRS in module processing_system7_v5_5_processing_system7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ENET0_GMII_RX_DV in module processing_system7_v5_5_processing_system7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ENET0_GMII_RX_ER in module processing_system7_v5_5_processing_system7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ENET0_GMII_RXD[7] in module processing_system7_v5_5_processing_system7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ENET0_GMII_RXD[6] in module processing_system7_v5_5_processing_system7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ENET0_GMII_RXD[5] in module processing_system7_v5_5_processing_system7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ENET0_GMII_RXD[4] in module processing_system7_v5_5_processing_system7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ENET0_GMII_RXD[3] in module processing_system7_v5_5_processing_system7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ENET0_GMII_RXD[2] in module processing_system7_v5_5_processing_system7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ENET0_GMII_RXD[1] in module processing_system7_v5_5_processing_system7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ENET0_GMII_RXD[0] in module processing_system7_v5_5_processing_system7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ENET1_GMII_COL in module processing_system7_v5_5_processing_system7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ENET1_GMII_CRS in module processing_system7_v5_5_processing_system7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ENET1_GMII_RX_DV in module processing_system7_v5_5_processing_system7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ENET1_GMII_RX_ER in module processing_system7_v5_5_processing_system7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ENET1_GMII_RXD[7] in module processing_system7_v5_5_processing_system7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ENET1_GMII_RXD[6] in module processing_system7_v5_5_processing_system7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ENET1_GMII_RXD[5] in module processing_system7_v5_5_processing_system7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ENET1_GMII_RXD[4] in module processing_system7_v5_5_processing_system7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ENET1_GMII_RXD[3] in module processing_system7_v5_5_processing_system7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ENET1_GMII_RXD[2] in module processing_system7_v5_5_processing_system7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ENET1_GMII_RXD[1] in module processing_system7_v5_5_processing_system7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ENET1_GMII_RXD[0] in module processing_system7_v5_5_processing_system7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_GP0_ARSIZE[2] in module processing_system7_v5_5_processing_system7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_GP0_AWSIZE[2] in module processing_system7_v5_5_processing_system7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_GP1_ARSIZE[2] in module processing_system7_v5_5_processing_system7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_GP1_AWSIZE[2] in module processing_system7_v5_5_processing_system7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ACP_ARSIZE[2] in module processing_system7_v5_5_processing_system7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ACP_AWSIZE[2] in module processing_system7_v5_5_processing_system7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_HP0_ARSIZE[2] in module processing_system7_v5_5_processing_system7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_HP0_AWSIZE[2] in module processing_system7_v5_5_processing_system7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_HP1_ARSIZE[2] in module processing_system7_v5_5_processing_system7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_HP1_AWSIZE[2] in module processing_system7_v5_5_processing_system7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_HP2_ARSIZE[2] in module processing_system7_v5_5_processing_system7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_HP2_AWSIZE[2] in module processing_system7_v5_5_processing_system7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_HP3_ARSIZE[2] in module processing_system7_v5_5_processing_system7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_HP3_AWSIZE[2] in module processing_system7_v5_5_processing_system7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port FCLK_CLKTRIG3_N in module processing_system7_v5_5_processing_system7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port FCLK_CLKTRIG2_N in module processing_system7_v5_5_processing_system7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port FCLK_CLKTRIG1_N in module processing_system7_v5_5_processing_system7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port FCLK_CLKTRIG0_N in module processing_system7_v5_5_processing_system7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port FTMD_TRACEIN_DATA[31] in module processing_system7_v5_5_processing_system7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port FTMD_TRACEIN_DATA[30] in module processing_system7_v5_5_processing_system7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port FTMD_TRACEIN_DATA[29] in module processing_system7_v5_5_processing_system7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port FTMD_TRACEIN_DATA[28] in module processing_system7_v5_5_processing_system7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port FTMD_TRACEIN_DATA[27] in module processing_system7_v5_5_processing_system7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port FTMD_TRACEIN_DATA[26] in module processing_system7_v5_5_processing_system7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port FTMD_TRACEIN_DATA[25] in module processing_system7_v5_5_processing_system7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port FTMD_TRACEIN_DATA[24] in module processing_system7_v5_5_processing_system7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port FTMD_TRACEIN_DATA[23] in module processing_system7_v5_5_processing_system7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port FTMD_TRACEIN_DATA[22] in module processing_system7_v5_5_processing_system7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port FTMD_TRACEIN_DATA[21] in module processing_system7_v5_5_processing_system7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port FTMD_TRACEIN_DATA[20] in module processing_system7_v5_5_processing_system7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port FTMD_TRACEIN_DATA[19] in module processing_system7_v5_5_processing_system7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port FTMD_TRACEIN_DATA[18] in module processing_system7_v5_5_processing_system7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port FTMD_TRACEIN_DATA[17] in module processing_system7_v5_5_processing_system7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port FTMD_TRACEIN_DATA[16] in module processing_system7_v5_5_processing_system7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port FTMD_TRACEIN_DATA[15] in module processing_system7_v5_5_processing_system7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port FTMD_TRACEIN_DATA[14] in module processing_system7_v5_5_processing_system7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port FTMD_TRACEIN_DATA[13] in module processing_system7_v5_5_processing_system7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port FTMD_TRACEIN_DATA[12] in module processing_system7_v5_5_processing_system7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port FTMD_TRACEIN_DATA[11] in module processing_system7_v5_5_processing_system7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port FTMD_TRACEIN_DATA[10] in module processing_system7_v5_5_processing_system7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port FTMD_TRACEIN_DATA[9] in module processing_system7_v5_5_processing_system7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port FTMD_TRACEIN_DATA[8] in module processing_system7_v5_5_processing_system7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port FTMD_TRACEIN_DATA[7] in module processing_system7_v5_5_processing_system7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port FTMD_TRACEIN_DATA[6] in module processing_system7_v5_5_processing_system7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port FTMD_TRACEIN_DATA[5] in module processing_system7_v5_5_processing_system7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port FTMD_TRACEIN_DATA[4] in module processing_system7_v5_5_processing_system7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port FTMD_TRACEIN_DATA[3] in module processing_system7_v5_5_processing_system7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port FTMD_TRACEIN_DATA[2] in module processing_system7_v5_5_processing_system7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port FTMD_TRACEIN_DATA[1] in module processing_system7_v5_5_processing_system7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port FTMD_TRACEIN_DATA[0] in module processing_system7_v5_5_processing_system7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port FTMD_TRACEIN_VALID in module processing_system7_v5_5_processing_system7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port FTMD_TRACEIN_ATID[3] in module processing_system7_v5_5_processing_system7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port FTMD_TRACEIN_ATID[2] in module processing_system7_v5_5_processing_system7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port FTMD_TRACEIN_ATID[1] in module processing_system7_v5_5_processing_system7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port FTMD_TRACEIN_ATID[0] in module processing_system7_v5_5_processing_system7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DR_cke in module top is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 3839.406 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 3839.406 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 3839.406 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.024 . Memory (MB): peak = 3839.406 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/tuankiet/Desktop/project_2/project_2.gen/sources_1/bd/processor/ip/processor_processing_system7_0_0/processor_processing_system7_0_0.xdc] for cell 'zynq7000/processor_i/processing_system7_0/inst'
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'iostandard', because the property does not exist for objects of type 'pin'. [c:/Users/tuankiet/Desktop/project_2/project_2.gen/sources_1/bd/processor/ip/processor_processing_system7_0_0/processor_processing_system7_0_0.xdc:629]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'PACKAGE_PIN', because the property does not exist for objects of type 'pin'. [c:/Users/tuankiet/Desktop/project_2/project_2.gen/sources_1/bd/processor/ip/processor_processing_system7_0_0/processor_processing_system7_0_0.xdc:630]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'slew', because the property does not exist for objects of type 'pin'. [c:/Users/tuankiet/Desktop/project_2/project_2.gen/sources_1/bd/processor/ip/processor_processing_system7_0_0/processor_processing_system7_0_0.xdc:631]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'PIO_DIRECTION', because the property does not exist for objects of type 'pin'. [c:/Users/tuankiet/Desktop/project_2/project_2.gen/sources_1/bd/processor/ip/processor_processing_system7_0_0/processor_processing_system7_0_0.xdc:632]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
Finished Parsing XDC File [c:/Users/tuankiet/Desktop/project_2/project_2.gen/sources_1/bd/processor/ip/processor_processing_system7_0_0/processor_processing_system7_0_0.xdc] for cell 'zynq7000/processor_i/processing_system7_0/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/Users/tuankiet/Desktop/project_2/project_2.gen/sources_1/bd/processor/ip/processor_processing_system7_0_0/processor_processing_system7_0_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/Users/tuankiet/Desktop/project_2/project_2.srcs/constrs_1/imports/Source MIPS pipelined Processor/Arty-Z7-20-Master.xdc]
Finished Parsing XDC File [C:/Users/tuankiet/Desktop/project_2/project_2.srcs/constrs_1/imports/Source MIPS pipelined Processor/Arty-Z7-20-Master.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3839.406 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:04 ; elapsed = 00:00:16 . Memory (MB): peak = 3839.406 ; gain = 0.000
20 Infos, 129 Warnings, 4 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:04 ; elapsed = 00:00:17 . Memory (MB): peak = 3839.406 ; gain = 0.000
update_compile_order -fileset sources_1
ipx::open_ipxact_file c:/Users/tuankiet/Desktop/ip_repo/component.xml
set_property  ip_repo_paths  {} [current_project]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\tuankiet\Desktop\project_2\project_2.srcs\sources_1\new\top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\tuankiet\Desktop\project_2\project_2.gen\sources_1\bd\processor\hdl\processor_wrapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\tuankiet\Desktop\project_2\project_2.srcs\sources_1\new\clock_divider.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\tuankiet\Desktop\project_2\project_2.srcs\sources_1\new\top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\tuankiet\Desktop\project_2\project_2.gen\sources_1\bd\processor\hdl\processor_wrapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\tuankiet\Desktop\project_2\project_2.srcs\sources_1\new\clock_divider.v:]
ERROR: [Common 17-180] Spawn failed: No error
refresh_design
INFO: [Synth 8-11241] undeclared symbol 'DDR_cke', assumed default net type 'wire' [C:/Users/tuankiet/Desktop/project_2/project_2.srcs/sources_1/new/top.v:63]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 3839.406 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top' [C:/Users/tuankiet/Desktop/project_2/project_2.srcs/sources_1/new/top.v:23]
INFO: [Synth 8-6157] synthesizing module 'processor_wrapper' [C:/Users/tuankiet/Desktop/project_2/project_2.gen/sources_1/bd/processor/hdl/processor_wrapper.v:13]
INFO: [Synth 8-6157] synthesizing module 'processor' [c:/Users/tuankiet/Desktop/project_2/project_2.gen/sources_1/bd/processor/synth/processor.v:13]
INFO: [Synth 8-6157] synthesizing module 'processor_processing_system7_0_0' [c:/Users/tuankiet/Desktop/project_2/project_2.gen/sources_1/bd/processor/ip/processor_processing_system7_0_0/synth/processor_processing_system7_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'processing_system7_v5_5_processing_system7' [c:/Users/tuankiet/Desktop/project_2/project_2.gen/sources_1/bd/processor/ip/processor_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:152]
INFO: [Synth 8-6157] synthesizing module 'BUFG' [C:/Users/tuankiet/App/Xilinx/Vivado/2023.1/scripts/rt/data/unisim_comp.v:1519]
INFO: [Synth 8-6155] done synthesizing module 'BUFG' (0#1) [C:/Users/tuankiet/App/Xilinx/Vivado/2023.1/scripts/rt/data/unisim_comp.v:1519]
INFO: [Synth 8-6157] synthesizing module 'BIBUF' [C:/Users/tuankiet/App/Xilinx/Vivado/2023.1/scripts/rt/data/unisim_comp.v:1166]
INFO: [Synth 8-6155] done synthesizing module 'BIBUF' (0#1) [C:/Users/tuankiet/App/Xilinx/Vivado/2023.1/scripts/rt/data/unisim_comp.v:1166]
INFO: [Synth 8-6157] synthesizing module 'PS7' [C:/Users/tuankiet/App/Xilinx/Vivado/2023.1/scripts/rt/data/unisim_comp.v:109921]
INFO: [Synth 8-6155] done synthesizing module 'PS7' (0#1) [C:/Users/tuankiet/App/Xilinx/Vivado/2023.1/scripts/rt/data/unisim_comp.v:109921]
INFO: [Synth 8-6155] done synthesizing module 'processing_system7_v5_5_processing_system7' (0#1) [c:/Users/tuankiet/Desktop/project_2/project_2.gen/sources_1/bd/processor/ip/processor_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:152]
WARNING: [Synth 8-7071] port 'M_AXI_GP0_ARESETN' of module 'processing_system7_v5_5_processing_system7' is unconnected for instance 'inst' [c:/Users/tuankiet/Desktop/project_2/project_2.gen/sources_1/bd/processor/ip/processor_processing_system7_0_0/synth/processor_processing_system7_0_0.v:345]
WARNING: [Synth 8-7071] port 'M_AXI_GP1_ARESETN' of module 'processing_system7_v5_5_processing_system7' is unconnected for instance 'inst' [c:/Users/tuankiet/Desktop/project_2/project_2.gen/sources_1/bd/processor/ip/processor_processing_system7_0_0/synth/processor_processing_system7_0_0.v:345]
WARNING: [Synth 8-7071] port 'S_AXI_GP0_ARESETN' of module 'processing_system7_v5_5_processing_system7' is unconnected for instance 'inst' [c:/Users/tuankiet/Desktop/project_2/project_2.gen/sources_1/bd/processor/ip/processor_processing_system7_0_0/synth/processor_processing_system7_0_0.v:345]
WARNING: [Synth 8-7071] port 'S_AXI_GP1_ARESETN' of module 'processing_system7_v5_5_processing_system7' is unconnected for instance 'inst' [c:/Users/tuankiet/Desktop/project_2/project_2.gen/sources_1/bd/processor/ip/processor_processing_system7_0_0/synth/processor_processing_system7_0_0.v:345]
WARNING: [Synth 8-7071] port 'S_AXI_ACP_ARESETN' of module 'processing_system7_v5_5_processing_system7' is unconnected for instance 'inst' [c:/Users/tuankiet/Desktop/project_2/project_2.gen/sources_1/bd/processor/ip/processor_processing_system7_0_0/synth/processor_processing_system7_0_0.v:345]
WARNING: [Synth 8-7071] port 'S_AXI_HP0_ARESETN' of module 'processing_system7_v5_5_processing_system7' is unconnected for instance 'inst' [c:/Users/tuankiet/Desktop/project_2/project_2.gen/sources_1/bd/processor/ip/processor_processing_system7_0_0/synth/processor_processing_system7_0_0.v:345]
WARNING: [Synth 8-7071] port 'S_AXI_HP1_ARESETN' of module 'processing_system7_v5_5_processing_system7' is unconnected for instance 'inst' [c:/Users/tuankiet/Desktop/project_2/project_2.gen/sources_1/bd/processor/ip/processor_processing_system7_0_0/synth/processor_processing_system7_0_0.v:345]
WARNING: [Synth 8-7071] port 'S_AXI_HP2_ARESETN' of module 'processing_system7_v5_5_processing_system7' is unconnected for instance 'inst' [c:/Users/tuankiet/Desktop/project_2/project_2.gen/sources_1/bd/processor/ip/processor_processing_system7_0_0/synth/processor_processing_system7_0_0.v:345]
WARNING: [Synth 8-7071] port 'S_AXI_HP3_ARESETN' of module 'processing_system7_v5_5_processing_system7' is unconnected for instance 'inst' [c:/Users/tuankiet/Desktop/project_2/project_2.gen/sources_1/bd/processor/ip/processor_processing_system7_0_0/synth/processor_processing_system7_0_0.v:345]
WARNING: [Synth 8-7071] port 'DMA0_RSTN' of module 'processing_system7_v5_5_processing_system7' is unconnected for instance 'inst' [c:/Users/tuankiet/Desktop/project_2/project_2.gen/sources_1/bd/processor/ip/processor_processing_system7_0_0/synth/processor_processing_system7_0_0.v:345]
WARNING: [Synth 8-7071] port 'DMA1_RSTN' of module 'processing_system7_v5_5_processing_system7' is unconnected for instance 'inst' [c:/Users/tuankiet/Desktop/project_2/project_2.gen/sources_1/bd/processor/ip/processor_processing_system7_0_0/synth/processor_processing_system7_0_0.v:345]
WARNING: [Synth 8-7071] port 'DMA2_RSTN' of module 'processing_system7_v5_5_processing_system7' is unconnected for instance 'inst' [c:/Users/tuankiet/Desktop/project_2/project_2.gen/sources_1/bd/processor/ip/processor_processing_system7_0_0/synth/processor_processing_system7_0_0.v:345]
WARNING: [Synth 8-7071] port 'DMA3_RSTN' of module 'processing_system7_v5_5_processing_system7' is unconnected for instance 'inst' [c:/Users/tuankiet/Desktop/project_2/project_2.gen/sources_1/bd/processor/ip/processor_processing_system7_0_0/synth/processor_processing_system7_0_0.v:345]
WARNING: [Synth 8-7023] instance 'inst' of module 'processing_system7_v5_5_processing_system7' has 685 connections declared, but only 672 given [c:/Users/tuankiet/Desktop/project_2/project_2.gen/sources_1/bd/processor/ip/processor_processing_system7_0_0/synth/processor_processing_system7_0_0.v:345]
INFO: [Synth 8-6155] done synthesizing module 'processor_processing_system7_0_0' (0#1) [c:/Users/tuankiet/Desktop/project_2/project_2.gen/sources_1/bd/processor/ip/processor_processing_system7_0_0/synth/processor_processing_system7_0_0.v:53]
WARNING: [Synth 8-7071] port 'USB0_PORT_INDCTL' of module 'processor_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [c:/Users/tuankiet/Desktop/project_2/project_2.gen/sources_1/bd/processor/synth/processor.v:109]
WARNING: [Synth 8-7071] port 'USB0_VBUS_PWRSELECT' of module 'processor_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [c:/Users/tuankiet/Desktop/project_2/project_2.gen/sources_1/bd/processor/synth/processor.v:109]
WARNING: [Synth 8-7071] port 'M_AXI_GP0_ARVALID' of module 'processor_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [c:/Users/tuankiet/Desktop/project_2/project_2.gen/sources_1/bd/processor/synth/processor.v:109]
WARNING: [Synth 8-7071] port 'M_AXI_GP0_AWVALID' of module 'processor_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [c:/Users/tuankiet/Desktop/project_2/project_2.gen/sources_1/bd/processor/synth/processor.v:109]
WARNING: [Synth 8-7071] port 'M_AXI_GP0_BREADY' of module 'processor_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [c:/Users/tuankiet/Desktop/project_2/project_2.gen/sources_1/bd/processor/synth/processor.v:109]
WARNING: [Synth 8-7071] port 'M_AXI_GP0_RREADY' of module 'processor_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [c:/Users/tuankiet/Desktop/project_2/project_2.gen/sources_1/bd/processor/synth/processor.v:109]
WARNING: [Synth 8-7071] port 'M_AXI_GP0_WLAST' of module 'processor_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [c:/Users/tuankiet/Desktop/project_2/project_2.gen/sources_1/bd/processor/synth/processor.v:109]
WARNING: [Synth 8-7071] port 'M_AXI_GP0_WVALID' of module 'processor_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [c:/Users/tuankiet/Desktop/project_2/project_2.gen/sources_1/bd/processor/synth/processor.v:109]
WARNING: [Synth 8-7071] port 'M_AXI_GP0_ARID' of module 'processor_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [c:/Users/tuankiet/Desktop/project_2/project_2.gen/sources_1/bd/processor/synth/processor.v:109]
WARNING: [Synth 8-7071] port 'M_AXI_GP0_AWID' of module 'processor_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [c:/Users/tuankiet/Desktop/project_2/project_2.gen/sources_1/bd/processor/synth/processor.v:109]
WARNING: [Synth 8-7071] port 'M_AXI_GP0_WID' of module 'processor_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [c:/Users/tuankiet/Desktop/project_2/project_2.gen/sources_1/bd/processor/synth/processor.v:109]
WARNING: [Synth 8-7071] port 'M_AXI_GP0_ARBURST' of module 'processor_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [c:/Users/tuankiet/Desktop/project_2/project_2.gen/sources_1/bd/processor/synth/processor.v:109]
WARNING: [Synth 8-7071] port 'M_AXI_GP0_ARLOCK' of module 'processor_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [c:/Users/tuankiet/Desktop/project_2/project_2.gen/sources_1/bd/processor/synth/processor.v:109]
WARNING: [Synth 8-7071] port 'M_AXI_GP0_ARSIZE' of module 'processor_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [c:/Users/tuankiet/Desktop/project_2/project_2.gen/sources_1/bd/processor/synth/processor.v:109]
WARNING: [Synth 8-7071] port 'M_AXI_GP0_AWBURST' of module 'processor_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [c:/Users/tuankiet/Desktop/project_2/project_2.gen/sources_1/bd/processor/synth/processor.v:109]
WARNING: [Synth 8-7071] port 'M_AXI_GP0_AWLOCK' of module 'processor_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [c:/Users/tuankiet/Desktop/project_2/project_2.gen/sources_1/bd/processor/synth/processor.v:109]
WARNING: [Synth 8-7071] port 'M_AXI_GP0_AWSIZE' of module 'processor_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [c:/Users/tuankiet/Desktop/project_2/project_2.gen/sources_1/bd/processor/synth/processor.v:109]
WARNING: [Synth 8-7071] port 'M_AXI_GP0_ARPROT' of module 'processor_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [c:/Users/tuankiet/Desktop/project_2/project_2.gen/sources_1/bd/processor/synth/processor.v:109]
WARNING: [Synth 8-7071] port 'M_AXI_GP0_AWPROT' of module 'processor_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [c:/Users/tuankiet/Desktop/project_2/project_2.gen/sources_1/bd/processor/synth/processor.v:109]
WARNING: [Synth 8-7071] port 'M_AXI_GP0_ARADDR' of module 'processor_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [c:/Users/tuankiet/Desktop/project_2/project_2.gen/sources_1/bd/processor/synth/processor.v:109]
WARNING: [Synth 8-7071] port 'M_AXI_GP0_AWADDR' of module 'processor_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [c:/Users/tuankiet/Desktop/project_2/project_2.gen/sources_1/bd/processor/synth/processor.v:109]
WARNING: [Synth 8-7071] port 'M_AXI_GP0_WDATA' of module 'processor_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [c:/Users/tuankiet/Desktop/project_2/project_2.gen/sources_1/bd/processor/synth/processor.v:109]
WARNING: [Synth 8-7071] port 'M_AXI_GP0_ARCACHE' of module 'processor_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [c:/Users/tuankiet/Desktop/project_2/project_2.gen/sources_1/bd/processor/synth/processor.v:109]
WARNING: [Synth 8-7071] port 'M_AXI_GP0_ARLEN' of module 'processor_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [c:/Users/tuankiet/Desktop/project_2/project_2.gen/sources_1/bd/processor/synth/processor.v:109]
WARNING: [Synth 8-7071] port 'M_AXI_GP0_ARQOS' of module 'processor_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [c:/Users/tuankiet/Desktop/project_2/project_2.gen/sources_1/bd/processor/synth/processor.v:109]
WARNING: [Synth 8-7071] port 'M_AXI_GP0_AWCACHE' of module 'processor_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [c:/Users/tuankiet/Desktop/project_2/project_2.gen/sources_1/bd/processor/synth/processor.v:109]
WARNING: [Synth 8-7071] port 'M_AXI_GP0_AWLEN' of module 'processor_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [c:/Users/tuankiet/Desktop/project_2/project_2.gen/sources_1/bd/processor/synth/processor.v:109]
WARNING: [Synth 8-7071] port 'M_AXI_GP0_AWQOS' of module 'processor_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [c:/Users/tuankiet/Desktop/project_2/project_2.gen/sources_1/bd/processor/synth/processor.v:109]
WARNING: [Synth 8-7071] port 'M_AXI_GP0_WSTRB' of module 'processor_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [c:/Users/tuankiet/Desktop/project_2/project_2.gen/sources_1/bd/processor/synth/processor.v:109]
WARNING: [Synth 8-7071] port 'FCLK_RESET0_N' of module 'processor_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [c:/Users/tuankiet/Desktop/project_2/project_2.gen/sources_1/bd/processor/synth/processor.v:109]
WARNING: [Synth 8-7023] instance 'processing_system7_0' of module 'processor_processing_system7_0_0' has 72 connections declared, but only 42 given [c:/Users/tuankiet/Desktop/project_2/project_2.gen/sources_1/bd/processor/synth/processor.v:109]
INFO: [Synth 8-6155] done synthesizing module 'processor' (0#1) [c:/Users/tuankiet/Desktop/project_2/project_2.gen/sources_1/bd/processor/synth/processor.v:13]
INFO: [Synth 8-6155] done synthesizing module 'processor_wrapper' (0#1) [C:/Users/tuankiet/Desktop/project_2/project_2.gen/sources_1/bd/processor/hdl/processor_wrapper.v:13]
INFO: [Synth 8-6157] synthesizing module 'clock_divider' [C:/Users/tuankiet/Desktop/project_2/project_2.srcs/sources_1/new/clock_divider.v:1]
INFO: [Synth 8-6155] done synthesizing module 'clock_divider' (0#1) [C:/Users/tuankiet/Desktop/project_2/project_2.srcs/sources_1/new/clock_divider.v:1]
INFO: [Synth 8-6155] done synthesizing module 'top' (0#1) [C:/Users/tuankiet/Desktop/project_2/project_2.srcs/sources_1/new/top.v:23]
WARNING: [Synth 8-3848] Net EMIO_UART_ctsn in module/entity top does not have driver. [C:/Users/tuankiet/Desktop/project_2/project_2.srcs/sources_1/new/top.v:46]
WARNING: [Synth 8-3848] Net EMIO_UART_dcdn in module/entity top does not have driver. [C:/Users/tuankiet/Desktop/project_2/project_2.srcs/sources_1/new/top.v:47]
WARNING: [Synth 8-3848] Net EMIO_UART_dsrn in module/entity top does not have driver. [C:/Users/tuankiet/Desktop/project_2/project_2.srcs/sources_1/new/top.v:48]
WARNING: [Synth 8-3848] Net EMIO_UART_ri in module/entity top does not have driver. [C:/Users/tuankiet/Desktop/project_2/project_2.srcs/sources_1/new/top.v:50]
WARNING: [Synth 8-7129] Port ENET0_GMII_COL in module processing_system7_v5_5_processing_system7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ENET0_GMII_CRS in module processing_system7_v5_5_processing_system7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ENET0_GMII_RX_DV in module processing_system7_v5_5_processing_system7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ENET0_GMII_RX_ER in module processing_system7_v5_5_processing_system7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ENET0_GMII_RXD[7] in module processing_system7_v5_5_processing_system7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ENET0_GMII_RXD[6] in module processing_system7_v5_5_processing_system7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ENET0_GMII_RXD[5] in module processing_system7_v5_5_processing_system7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ENET0_GMII_RXD[4] in module processing_system7_v5_5_processing_system7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ENET0_GMII_RXD[3] in module processing_system7_v5_5_processing_system7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ENET0_GMII_RXD[2] in module processing_system7_v5_5_processing_system7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ENET0_GMII_RXD[1] in module processing_system7_v5_5_processing_system7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ENET0_GMII_RXD[0] in module processing_system7_v5_5_processing_system7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ENET1_GMII_COL in module processing_system7_v5_5_processing_system7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ENET1_GMII_CRS in module processing_system7_v5_5_processing_system7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ENET1_GMII_RX_DV in module processing_system7_v5_5_processing_system7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ENET1_GMII_RX_ER in module processing_system7_v5_5_processing_system7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ENET1_GMII_RXD[7] in module processing_system7_v5_5_processing_system7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ENET1_GMII_RXD[6] in module processing_system7_v5_5_processing_system7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ENET1_GMII_RXD[5] in module processing_system7_v5_5_processing_system7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ENET1_GMII_RXD[4] in module processing_system7_v5_5_processing_system7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ENET1_GMII_RXD[3] in module processing_system7_v5_5_processing_system7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ENET1_GMII_RXD[2] in module processing_system7_v5_5_processing_system7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ENET1_GMII_RXD[1] in module processing_system7_v5_5_processing_system7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ENET1_GMII_RXD[0] in module processing_system7_v5_5_processing_system7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_GP0_ARSIZE[2] in module processing_system7_v5_5_processing_system7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_GP0_AWSIZE[2] in module processing_system7_v5_5_processing_system7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_GP1_ARSIZE[2] in module processing_system7_v5_5_processing_system7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_GP1_AWSIZE[2] in module processing_system7_v5_5_processing_system7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ACP_ARSIZE[2] in module processing_system7_v5_5_processing_system7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ACP_AWSIZE[2] in module processing_system7_v5_5_processing_system7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_HP0_ARSIZE[2] in module processing_system7_v5_5_processing_system7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_HP0_AWSIZE[2] in module processing_system7_v5_5_processing_system7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_HP1_ARSIZE[2] in module processing_system7_v5_5_processing_system7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_HP1_AWSIZE[2] in module processing_system7_v5_5_processing_system7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_HP2_ARSIZE[2] in module processing_system7_v5_5_processing_system7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_HP2_AWSIZE[2] in module processing_system7_v5_5_processing_system7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_HP3_ARSIZE[2] in module processing_system7_v5_5_processing_system7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_HP3_AWSIZE[2] in module processing_system7_v5_5_processing_system7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port FCLK_CLKTRIG3_N in module processing_system7_v5_5_processing_system7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port FCLK_CLKTRIG2_N in module processing_system7_v5_5_processing_system7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port FCLK_CLKTRIG1_N in module processing_system7_v5_5_processing_system7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port FCLK_CLKTRIG0_N in module processing_system7_v5_5_processing_system7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port FTMD_TRACEIN_DATA[31] in module processing_system7_v5_5_processing_system7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port FTMD_TRACEIN_DATA[30] in module processing_system7_v5_5_processing_system7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port FTMD_TRACEIN_DATA[29] in module processing_system7_v5_5_processing_system7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port FTMD_TRACEIN_DATA[28] in module processing_system7_v5_5_processing_system7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port FTMD_TRACEIN_DATA[27] in module processing_system7_v5_5_processing_system7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port FTMD_TRACEIN_DATA[26] in module processing_system7_v5_5_processing_system7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port FTMD_TRACEIN_DATA[25] in module processing_system7_v5_5_processing_system7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port FTMD_TRACEIN_DATA[24] in module processing_system7_v5_5_processing_system7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port FTMD_TRACEIN_DATA[23] in module processing_system7_v5_5_processing_system7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port FTMD_TRACEIN_DATA[22] in module processing_system7_v5_5_processing_system7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port FTMD_TRACEIN_DATA[21] in module processing_system7_v5_5_processing_system7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port FTMD_TRACEIN_DATA[20] in module processing_system7_v5_5_processing_system7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port FTMD_TRACEIN_DATA[19] in module processing_system7_v5_5_processing_system7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port FTMD_TRACEIN_DATA[18] in module processing_system7_v5_5_processing_system7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port FTMD_TRACEIN_DATA[17] in module processing_system7_v5_5_processing_system7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port FTMD_TRACEIN_DATA[16] in module processing_system7_v5_5_processing_system7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port FTMD_TRACEIN_DATA[15] in module processing_system7_v5_5_processing_system7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port FTMD_TRACEIN_DATA[14] in module processing_system7_v5_5_processing_system7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port FTMD_TRACEIN_DATA[13] in module processing_system7_v5_5_processing_system7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port FTMD_TRACEIN_DATA[12] in module processing_system7_v5_5_processing_system7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port FTMD_TRACEIN_DATA[11] in module processing_system7_v5_5_processing_system7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port FTMD_TRACEIN_DATA[10] in module processing_system7_v5_5_processing_system7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port FTMD_TRACEIN_DATA[9] in module processing_system7_v5_5_processing_system7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port FTMD_TRACEIN_DATA[8] in module processing_system7_v5_5_processing_system7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port FTMD_TRACEIN_DATA[7] in module processing_system7_v5_5_processing_system7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port FTMD_TRACEIN_DATA[6] in module processing_system7_v5_5_processing_system7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port FTMD_TRACEIN_DATA[5] in module processing_system7_v5_5_processing_system7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port FTMD_TRACEIN_DATA[4] in module processing_system7_v5_5_processing_system7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port FTMD_TRACEIN_DATA[3] in module processing_system7_v5_5_processing_system7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port FTMD_TRACEIN_DATA[2] in module processing_system7_v5_5_processing_system7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port FTMD_TRACEIN_DATA[1] in module processing_system7_v5_5_processing_system7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port FTMD_TRACEIN_DATA[0] in module processing_system7_v5_5_processing_system7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port FTMD_TRACEIN_VALID in module processing_system7_v5_5_processing_system7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port FTMD_TRACEIN_ATID[3] in module processing_system7_v5_5_processing_system7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port FTMD_TRACEIN_ATID[2] in module processing_system7_v5_5_processing_system7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port FTMD_TRACEIN_ATID[1] in module processing_system7_v5_5_processing_system7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port FTMD_TRACEIN_ATID[0] in module processing_system7_v5_5_processing_system7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DR_cke in module top is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 3880.672 ; gain = 41.266
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 3898.586 ; gain = 59.180
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 3898.586 ; gain = 59.180
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.023 . Memory (MB): peak = 3928.199 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/tuankiet/Desktop/project_2/project_2.gen/sources_1/bd/processor/ip/processor_processing_system7_0_0/processor_processing_system7_0_0.xdc] for cell 'zynq7000/processor_i/processing_system7_0/inst'
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'iostandard', because the property does not exist for objects of type 'pin'. [c:/Users/tuankiet/Desktop/project_2/project_2.gen/sources_1/bd/processor/ip/processor_processing_system7_0_0/processor_processing_system7_0_0.xdc:629]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'PACKAGE_PIN', because the property does not exist for objects of type 'pin'. [c:/Users/tuankiet/Desktop/project_2/project_2.gen/sources_1/bd/processor/ip/processor_processing_system7_0_0/processor_processing_system7_0_0.xdc:630]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'slew', because the property does not exist for objects of type 'pin'. [c:/Users/tuankiet/Desktop/project_2/project_2.gen/sources_1/bd/processor/ip/processor_processing_system7_0_0/processor_processing_system7_0_0.xdc:631]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'PIO_DIRECTION', because the property does not exist for objects of type 'pin'. [c:/Users/tuankiet/Desktop/project_2/project_2.gen/sources_1/bd/processor/ip/processor_processing_system7_0_0/processor_processing_system7_0_0.xdc:632]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
Finished Parsing XDC File [c:/Users/tuankiet/Desktop/project_2/project_2.gen/sources_1/bd/processor/ip/processor_processing_system7_0_0/processor_processing_system7_0_0.xdc] for cell 'zynq7000/processor_i/processing_system7_0/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/Users/tuankiet/Desktop/project_2/project_2.gen/sources_1/bd/processor/ip/processor_processing_system7_0_0/processor_processing_system7_0_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/Users/tuankiet/Desktop/project_2/project_2.srcs/constrs_1/imports/Source MIPS pipelined Processor/Arty-Z7-20-Master.xdc]
Finished Parsing XDC File [C:/Users/tuankiet/Desktop/project_2/project_2.srcs/constrs_1/imports/Source MIPS pipelined Processor/Arty-Z7-20-Master.xdc]
Completed Processing XDC Constraints

refresh_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:15 . Memory (MB): peak = 3928.199 ; gain = 88.793
exit
INFO: [Common 17-206] Exiting Vivado at Wed Sep 27 11:51:18 2023...
