clockCycle 0.75ns
stopAtCycle 100000ns
strControllerClockFreq 1.333GHz
numTxnGenReqQEntries 32
numTxnGenResQEntries 32
numCtrlReqQEntries 32
numCtrlResQEntries 32
numTxnQEntries 32
numCmdQEntries 16
numChannels 1
numRanksPerChannel 2
numBankGroupsPerRank 4
numBanksPerBankGroup 4
numRowsPerBank 32768
numColsPerBank 2048
numBytesPerTransaction 32
relCommandWidth 1
txnSchedulePolicy FRFCFS  #FCFS, FRFCFS
readWriteRatio 0.667
boolUseReadA 0
boolUseWriteA 0
boolUseRefresh 1
boolAllocateCmdResACT 0
boolAllocateCmdResREAD 1
boolAllocateCmdResREADA 1
boolAllocateCmdResWRITE 1
boolAllocateCmdResWRITEA 1
boolAllocateCmdResPRE 0
boolPrintCmdTrace 0
strCmdTraceFile -
verbose 0
debug_level 0
debug_location 1		#0:none, 1:stdout, 2:stderr, 3:file
debug_file debuglog
debug_flag dvcctrl,txncvt	#devicectrl,txncvt,addrhash,cmdsch
strAddressMapStr _r_l_R_B_b_h_ # __r:15_l:11__bb__R__BB__h:5__
bankPolicy 0
randomSeed 0
nRC 60
nRRD 4
nRRD_L 7
nRRD_S 4
nRCD 18
nCCD 4
nCCD_L 6
nCCD_L_WR 6
nCCD_S 4
nAL 17
nCL 18
nCWL 14
nWR 20
nWTR 4
nWTR_L 10
nWTR_S 4
nRTW 6
nEWTR 6
nERTW 6
nEWTW 6
nERTR 6
nRAS 42
nRTP 10
nRP 18
nRFC 467
nREFI 10400
nFAW 26
nBL 4
