// Generated register defines for axi_llc_status

// Copyright information found in source file:
// Copyright 2025 Politecnico di Torino.Copyright and related rights are licensed under the Solderpad Hardware

// Licensing information found in source file:
// licensed under the Solderpad Hardware

#ifndef _AXI_LLC_STATUS_REG_DEFS_
#define _AXI_LLC_STATUS_REG_DEFS_

#ifdef __cplusplus
extern "C" {
#endif
// Register width
#define AXI_LLC_STATUS_PARAM_REG_WIDTH 32

// Status register of cache line 0
#define AXI_LLC_STATUS_STATUS_0_REG_OFFSET 0x0
#define AXI_LLC_STATUS_STATUS_0_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_0_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_0_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_0_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_0_CL_STATUS_OFFSET })

// Tag Address stored in cache line 0
#define AXI_LLC_STATUS_TAG_0_REG_OFFSET 0x4
#define AXI_LLC_STATUS_TAG_0_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_0_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_0_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_0_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_0_CL_TAG_OFFSET })

// Status register of cache line 1
#define AXI_LLC_STATUS_STATUS_1_REG_OFFSET 0x8
#define AXI_LLC_STATUS_STATUS_1_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1
#define AXI_LLC_STATUS_TAG_1_REG_OFFSET 0xc
#define AXI_LLC_STATUS_TAG_1_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1_CL_TAG_OFFSET })

// Status register of cache line 2
#define AXI_LLC_STATUS_STATUS_2_REG_OFFSET 0x10
#define AXI_LLC_STATUS_STATUS_2_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_2_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_2_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_2_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_2_CL_STATUS_OFFSET })

// Tag Address stored in cache line 2
#define AXI_LLC_STATUS_TAG_2_REG_OFFSET 0x14
#define AXI_LLC_STATUS_TAG_2_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_2_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_2_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_2_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_2_CL_TAG_OFFSET })

// Status register of cache line 3
#define AXI_LLC_STATUS_STATUS_3_REG_OFFSET 0x18
#define AXI_LLC_STATUS_STATUS_3_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_3_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_3_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_3_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_3_CL_STATUS_OFFSET })

// Tag Address stored in cache line 3
#define AXI_LLC_STATUS_TAG_3_REG_OFFSET 0x1c
#define AXI_LLC_STATUS_TAG_3_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_3_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_3_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_3_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_3_CL_TAG_OFFSET })

// Status register of cache line 4
#define AXI_LLC_STATUS_STATUS_4_REG_OFFSET 0x20
#define AXI_LLC_STATUS_STATUS_4_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_4_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_4_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_4_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_4_CL_STATUS_OFFSET })

// Tag Address stored in cache line 4
#define AXI_LLC_STATUS_TAG_4_REG_OFFSET 0x24
#define AXI_LLC_STATUS_TAG_4_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_4_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_4_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_4_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_4_CL_TAG_OFFSET })

// Status register of cache line 5
#define AXI_LLC_STATUS_STATUS_5_REG_OFFSET 0x28
#define AXI_LLC_STATUS_STATUS_5_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_5_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_5_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_5_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_5_CL_STATUS_OFFSET })

// Tag Address stored in cache line 5
#define AXI_LLC_STATUS_TAG_5_REG_OFFSET 0x2c
#define AXI_LLC_STATUS_TAG_5_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_5_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_5_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_5_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_5_CL_TAG_OFFSET })

// Status register of cache line 6
#define AXI_LLC_STATUS_STATUS_6_REG_OFFSET 0x30
#define AXI_LLC_STATUS_STATUS_6_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_6_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_6_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_6_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_6_CL_STATUS_OFFSET })

// Tag Address stored in cache line 6
#define AXI_LLC_STATUS_TAG_6_REG_OFFSET 0x34
#define AXI_LLC_STATUS_TAG_6_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_6_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_6_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_6_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_6_CL_TAG_OFFSET })

// Status register of cache line 7
#define AXI_LLC_STATUS_STATUS_7_REG_OFFSET 0x38
#define AXI_LLC_STATUS_STATUS_7_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_7_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_7_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_7_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_7_CL_STATUS_OFFSET })

// Tag Address stored in cache line 7
#define AXI_LLC_STATUS_TAG_7_REG_OFFSET 0x3c
#define AXI_LLC_STATUS_TAG_7_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_7_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_7_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_7_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_7_CL_TAG_OFFSET })

// Status register of cache line 8
#define AXI_LLC_STATUS_STATUS_8_REG_OFFSET 0x40
#define AXI_LLC_STATUS_STATUS_8_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_8_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_8_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_8_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_8_CL_STATUS_OFFSET })

// Tag Address stored in cache line 8
#define AXI_LLC_STATUS_TAG_8_REG_OFFSET 0x44
#define AXI_LLC_STATUS_TAG_8_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_8_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_8_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_8_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_8_CL_TAG_OFFSET })

// Status register of cache line 9
#define AXI_LLC_STATUS_STATUS_9_REG_OFFSET 0x48
#define AXI_LLC_STATUS_STATUS_9_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_9_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_9_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_9_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_9_CL_STATUS_OFFSET })

// Tag Address stored in cache line 9
#define AXI_LLC_STATUS_TAG_9_REG_OFFSET 0x4c
#define AXI_LLC_STATUS_TAG_9_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_9_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_9_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_9_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_9_CL_TAG_OFFSET })

// Status register of cache line 10
#define AXI_LLC_STATUS_STATUS_10_REG_OFFSET 0x50
#define AXI_LLC_STATUS_STATUS_10_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_10_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_10_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_10_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_10_CL_STATUS_OFFSET })

// Tag Address stored in cache line 10
#define AXI_LLC_STATUS_TAG_10_REG_OFFSET 0x54
#define AXI_LLC_STATUS_TAG_10_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_10_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_10_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_10_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_10_CL_TAG_OFFSET })

// Status register of cache line 11
#define AXI_LLC_STATUS_STATUS_11_REG_OFFSET 0x58
#define AXI_LLC_STATUS_STATUS_11_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_11_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_11_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_11_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_11_CL_STATUS_OFFSET })

// Tag Address stored in cache line 11
#define AXI_LLC_STATUS_TAG_11_REG_OFFSET 0x5c
#define AXI_LLC_STATUS_TAG_11_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_11_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_11_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_11_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_11_CL_TAG_OFFSET })

// Status register of cache line 12
#define AXI_LLC_STATUS_STATUS_12_REG_OFFSET 0x60
#define AXI_LLC_STATUS_STATUS_12_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_12_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_12_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_12_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_12_CL_STATUS_OFFSET })

// Tag Address stored in cache line 12
#define AXI_LLC_STATUS_TAG_12_REG_OFFSET 0x64
#define AXI_LLC_STATUS_TAG_12_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_12_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_12_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_12_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_12_CL_TAG_OFFSET })

// Status register of cache line 13
#define AXI_LLC_STATUS_STATUS_13_REG_OFFSET 0x68
#define AXI_LLC_STATUS_STATUS_13_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_13_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_13_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_13_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_13_CL_STATUS_OFFSET })

// Tag Address stored in cache line 13
#define AXI_LLC_STATUS_TAG_13_REG_OFFSET 0x6c
#define AXI_LLC_STATUS_TAG_13_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_13_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_13_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_13_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_13_CL_TAG_OFFSET })

// Status register of cache line 14
#define AXI_LLC_STATUS_STATUS_14_REG_OFFSET 0x70
#define AXI_LLC_STATUS_STATUS_14_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_14_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_14_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_14_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_14_CL_STATUS_OFFSET })

// Tag Address stored in cache line 14
#define AXI_LLC_STATUS_TAG_14_REG_OFFSET 0x74
#define AXI_LLC_STATUS_TAG_14_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_14_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_14_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_14_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_14_CL_TAG_OFFSET })

// Status register of cache line 15
#define AXI_LLC_STATUS_STATUS_15_REG_OFFSET 0x78
#define AXI_LLC_STATUS_STATUS_15_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_15_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_15_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_15_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_15_CL_STATUS_OFFSET })

// Tag Address stored in cache line 15
#define AXI_LLC_STATUS_TAG_15_REG_OFFSET 0x7c
#define AXI_LLC_STATUS_TAG_15_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_15_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_15_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_15_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_15_CL_TAG_OFFSET })

// Status register of cache line 16
#define AXI_LLC_STATUS_STATUS_16_REG_OFFSET 0x80
#define AXI_LLC_STATUS_STATUS_16_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_16_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_16_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_16_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_16_CL_STATUS_OFFSET })

// Tag Address stored in cache line 16
#define AXI_LLC_STATUS_TAG_16_REG_OFFSET 0x84
#define AXI_LLC_STATUS_TAG_16_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_16_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_16_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_16_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_16_CL_TAG_OFFSET })

// Status register of cache line 17
#define AXI_LLC_STATUS_STATUS_17_REG_OFFSET 0x88
#define AXI_LLC_STATUS_STATUS_17_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_17_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_17_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_17_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_17_CL_STATUS_OFFSET })

// Tag Address stored in cache line 17
#define AXI_LLC_STATUS_TAG_17_REG_OFFSET 0x8c
#define AXI_LLC_STATUS_TAG_17_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_17_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_17_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_17_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_17_CL_TAG_OFFSET })

// Status register of cache line 18
#define AXI_LLC_STATUS_STATUS_18_REG_OFFSET 0x90
#define AXI_LLC_STATUS_STATUS_18_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_18_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_18_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_18_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_18_CL_STATUS_OFFSET })

// Tag Address stored in cache line 18
#define AXI_LLC_STATUS_TAG_18_REG_OFFSET 0x94
#define AXI_LLC_STATUS_TAG_18_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_18_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_18_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_18_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_18_CL_TAG_OFFSET })

// Status register of cache line 19
#define AXI_LLC_STATUS_STATUS_19_REG_OFFSET 0x98
#define AXI_LLC_STATUS_STATUS_19_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_19_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_19_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_19_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_19_CL_STATUS_OFFSET })

// Tag Address stored in cache line 19
#define AXI_LLC_STATUS_TAG_19_REG_OFFSET 0x9c
#define AXI_LLC_STATUS_TAG_19_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_19_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_19_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_19_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_19_CL_TAG_OFFSET })

// Status register of cache line 20
#define AXI_LLC_STATUS_STATUS_20_REG_OFFSET 0xa0
#define AXI_LLC_STATUS_STATUS_20_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_20_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_20_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_20_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_20_CL_STATUS_OFFSET })

// Tag Address stored in cache line 20
#define AXI_LLC_STATUS_TAG_20_REG_OFFSET 0xa4
#define AXI_LLC_STATUS_TAG_20_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_20_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_20_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_20_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_20_CL_TAG_OFFSET })

// Status register of cache line 21
#define AXI_LLC_STATUS_STATUS_21_REG_OFFSET 0xa8
#define AXI_LLC_STATUS_STATUS_21_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_21_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_21_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_21_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_21_CL_STATUS_OFFSET })

// Tag Address stored in cache line 21
#define AXI_LLC_STATUS_TAG_21_REG_OFFSET 0xac
#define AXI_LLC_STATUS_TAG_21_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_21_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_21_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_21_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_21_CL_TAG_OFFSET })

// Status register of cache line 22
#define AXI_LLC_STATUS_STATUS_22_REG_OFFSET 0xb0
#define AXI_LLC_STATUS_STATUS_22_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_22_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_22_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_22_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_22_CL_STATUS_OFFSET })

// Tag Address stored in cache line 22
#define AXI_LLC_STATUS_TAG_22_REG_OFFSET 0xb4
#define AXI_LLC_STATUS_TAG_22_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_22_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_22_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_22_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_22_CL_TAG_OFFSET })

// Status register of cache line 23
#define AXI_LLC_STATUS_STATUS_23_REG_OFFSET 0xb8
#define AXI_LLC_STATUS_STATUS_23_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_23_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_23_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_23_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_23_CL_STATUS_OFFSET })

// Tag Address stored in cache line 23
#define AXI_LLC_STATUS_TAG_23_REG_OFFSET 0xbc
#define AXI_LLC_STATUS_TAG_23_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_23_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_23_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_23_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_23_CL_TAG_OFFSET })

// Status register of cache line 24
#define AXI_LLC_STATUS_STATUS_24_REG_OFFSET 0xc0
#define AXI_LLC_STATUS_STATUS_24_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_24_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_24_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_24_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_24_CL_STATUS_OFFSET })

// Tag Address stored in cache line 24
#define AXI_LLC_STATUS_TAG_24_REG_OFFSET 0xc4
#define AXI_LLC_STATUS_TAG_24_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_24_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_24_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_24_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_24_CL_TAG_OFFSET })

// Status register of cache line 25
#define AXI_LLC_STATUS_STATUS_25_REG_OFFSET 0xc8
#define AXI_LLC_STATUS_STATUS_25_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_25_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_25_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_25_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_25_CL_STATUS_OFFSET })

// Tag Address stored in cache line 25
#define AXI_LLC_STATUS_TAG_25_REG_OFFSET 0xcc
#define AXI_LLC_STATUS_TAG_25_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_25_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_25_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_25_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_25_CL_TAG_OFFSET })

// Status register of cache line 26
#define AXI_LLC_STATUS_STATUS_26_REG_OFFSET 0xd0
#define AXI_LLC_STATUS_STATUS_26_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_26_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_26_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_26_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_26_CL_STATUS_OFFSET })

// Tag Address stored in cache line 26
#define AXI_LLC_STATUS_TAG_26_REG_OFFSET 0xd4
#define AXI_LLC_STATUS_TAG_26_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_26_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_26_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_26_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_26_CL_TAG_OFFSET })

// Status register of cache line 27
#define AXI_LLC_STATUS_STATUS_27_REG_OFFSET 0xd8
#define AXI_LLC_STATUS_STATUS_27_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_27_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_27_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_27_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_27_CL_STATUS_OFFSET })

// Tag Address stored in cache line 27
#define AXI_LLC_STATUS_TAG_27_REG_OFFSET 0xdc
#define AXI_LLC_STATUS_TAG_27_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_27_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_27_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_27_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_27_CL_TAG_OFFSET })

// Status register of cache line 28
#define AXI_LLC_STATUS_STATUS_28_REG_OFFSET 0xe0
#define AXI_LLC_STATUS_STATUS_28_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_28_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_28_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_28_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_28_CL_STATUS_OFFSET })

// Tag Address stored in cache line 28
#define AXI_LLC_STATUS_TAG_28_REG_OFFSET 0xe4
#define AXI_LLC_STATUS_TAG_28_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_28_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_28_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_28_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_28_CL_TAG_OFFSET })

// Status register of cache line 29
#define AXI_LLC_STATUS_STATUS_29_REG_OFFSET 0xe8
#define AXI_LLC_STATUS_STATUS_29_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_29_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_29_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_29_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_29_CL_STATUS_OFFSET })

// Tag Address stored in cache line 29
#define AXI_LLC_STATUS_TAG_29_REG_OFFSET 0xec
#define AXI_LLC_STATUS_TAG_29_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_29_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_29_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_29_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_29_CL_TAG_OFFSET })

// Status register of cache line 30
#define AXI_LLC_STATUS_STATUS_30_REG_OFFSET 0xf0
#define AXI_LLC_STATUS_STATUS_30_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_30_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_30_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_30_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_30_CL_STATUS_OFFSET })

// Tag Address stored in cache line 30
#define AXI_LLC_STATUS_TAG_30_REG_OFFSET 0xf4
#define AXI_LLC_STATUS_TAG_30_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_30_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_30_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_30_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_30_CL_TAG_OFFSET })

// Status register of cache line 31
#define AXI_LLC_STATUS_STATUS_31_REG_OFFSET 0xf8
#define AXI_LLC_STATUS_STATUS_31_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_31_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_31_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_31_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_31_CL_STATUS_OFFSET })

// Tag Address stored in cache line 31
#define AXI_LLC_STATUS_TAG_31_REG_OFFSET 0xfc
#define AXI_LLC_STATUS_TAG_31_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_31_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_31_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_31_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_31_CL_TAG_OFFSET })

// Status register of cache line 32
#define AXI_LLC_STATUS_STATUS_32_REG_OFFSET 0x100
#define AXI_LLC_STATUS_STATUS_32_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_32_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_32_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_32_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_32_CL_STATUS_OFFSET })

// Tag Address stored in cache line 32
#define AXI_LLC_STATUS_TAG_32_REG_OFFSET 0x104
#define AXI_LLC_STATUS_TAG_32_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_32_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_32_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_32_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_32_CL_TAG_OFFSET })

// Status register of cache line 33
#define AXI_LLC_STATUS_STATUS_33_REG_OFFSET 0x108
#define AXI_LLC_STATUS_STATUS_33_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_33_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_33_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_33_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_33_CL_STATUS_OFFSET })

// Tag Address stored in cache line 33
#define AXI_LLC_STATUS_TAG_33_REG_OFFSET 0x10c
#define AXI_LLC_STATUS_TAG_33_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_33_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_33_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_33_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_33_CL_TAG_OFFSET })

// Status register of cache line 34
#define AXI_LLC_STATUS_STATUS_34_REG_OFFSET 0x110
#define AXI_LLC_STATUS_STATUS_34_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_34_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_34_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_34_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_34_CL_STATUS_OFFSET })

// Tag Address stored in cache line 34
#define AXI_LLC_STATUS_TAG_34_REG_OFFSET 0x114
#define AXI_LLC_STATUS_TAG_34_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_34_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_34_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_34_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_34_CL_TAG_OFFSET })

// Status register of cache line 35
#define AXI_LLC_STATUS_STATUS_35_REG_OFFSET 0x118
#define AXI_LLC_STATUS_STATUS_35_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_35_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_35_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_35_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_35_CL_STATUS_OFFSET })

// Tag Address stored in cache line 35
#define AXI_LLC_STATUS_TAG_35_REG_OFFSET 0x11c
#define AXI_LLC_STATUS_TAG_35_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_35_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_35_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_35_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_35_CL_TAG_OFFSET })

// Status register of cache line 36
#define AXI_LLC_STATUS_STATUS_36_REG_OFFSET 0x120
#define AXI_LLC_STATUS_STATUS_36_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_36_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_36_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_36_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_36_CL_STATUS_OFFSET })

// Tag Address stored in cache line 36
#define AXI_LLC_STATUS_TAG_36_REG_OFFSET 0x124
#define AXI_LLC_STATUS_TAG_36_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_36_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_36_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_36_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_36_CL_TAG_OFFSET })

// Status register of cache line 37
#define AXI_LLC_STATUS_STATUS_37_REG_OFFSET 0x128
#define AXI_LLC_STATUS_STATUS_37_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_37_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_37_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_37_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_37_CL_STATUS_OFFSET })

// Tag Address stored in cache line 37
#define AXI_LLC_STATUS_TAG_37_REG_OFFSET 0x12c
#define AXI_LLC_STATUS_TAG_37_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_37_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_37_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_37_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_37_CL_TAG_OFFSET })

// Status register of cache line 38
#define AXI_LLC_STATUS_STATUS_38_REG_OFFSET 0x130
#define AXI_LLC_STATUS_STATUS_38_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_38_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_38_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_38_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_38_CL_STATUS_OFFSET })

// Tag Address stored in cache line 38
#define AXI_LLC_STATUS_TAG_38_REG_OFFSET 0x134
#define AXI_LLC_STATUS_TAG_38_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_38_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_38_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_38_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_38_CL_TAG_OFFSET })

// Status register of cache line 39
#define AXI_LLC_STATUS_STATUS_39_REG_OFFSET 0x138
#define AXI_LLC_STATUS_STATUS_39_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_39_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_39_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_39_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_39_CL_STATUS_OFFSET })

// Tag Address stored in cache line 39
#define AXI_LLC_STATUS_TAG_39_REG_OFFSET 0x13c
#define AXI_LLC_STATUS_TAG_39_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_39_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_39_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_39_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_39_CL_TAG_OFFSET })

// Status register of cache line 40
#define AXI_LLC_STATUS_STATUS_40_REG_OFFSET 0x140
#define AXI_LLC_STATUS_STATUS_40_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_40_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_40_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_40_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_40_CL_STATUS_OFFSET })

// Tag Address stored in cache line 40
#define AXI_LLC_STATUS_TAG_40_REG_OFFSET 0x144
#define AXI_LLC_STATUS_TAG_40_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_40_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_40_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_40_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_40_CL_TAG_OFFSET })

// Status register of cache line 41
#define AXI_LLC_STATUS_STATUS_41_REG_OFFSET 0x148
#define AXI_LLC_STATUS_STATUS_41_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_41_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_41_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_41_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_41_CL_STATUS_OFFSET })

// Tag Address stored in cache line 41
#define AXI_LLC_STATUS_TAG_41_REG_OFFSET 0x14c
#define AXI_LLC_STATUS_TAG_41_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_41_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_41_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_41_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_41_CL_TAG_OFFSET })

// Status register of cache line 42
#define AXI_LLC_STATUS_STATUS_42_REG_OFFSET 0x150
#define AXI_LLC_STATUS_STATUS_42_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_42_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_42_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_42_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_42_CL_STATUS_OFFSET })

// Tag Address stored in cache line 42
#define AXI_LLC_STATUS_TAG_42_REG_OFFSET 0x154
#define AXI_LLC_STATUS_TAG_42_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_42_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_42_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_42_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_42_CL_TAG_OFFSET })

// Status register of cache line 43
#define AXI_LLC_STATUS_STATUS_43_REG_OFFSET 0x158
#define AXI_LLC_STATUS_STATUS_43_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_43_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_43_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_43_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_43_CL_STATUS_OFFSET })

// Tag Address stored in cache line 43
#define AXI_LLC_STATUS_TAG_43_REG_OFFSET 0x15c
#define AXI_LLC_STATUS_TAG_43_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_43_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_43_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_43_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_43_CL_TAG_OFFSET })

// Status register of cache line 44
#define AXI_LLC_STATUS_STATUS_44_REG_OFFSET 0x160
#define AXI_LLC_STATUS_STATUS_44_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_44_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_44_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_44_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_44_CL_STATUS_OFFSET })

// Tag Address stored in cache line 44
#define AXI_LLC_STATUS_TAG_44_REG_OFFSET 0x164
#define AXI_LLC_STATUS_TAG_44_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_44_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_44_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_44_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_44_CL_TAG_OFFSET })

// Status register of cache line 45
#define AXI_LLC_STATUS_STATUS_45_REG_OFFSET 0x168
#define AXI_LLC_STATUS_STATUS_45_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_45_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_45_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_45_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_45_CL_STATUS_OFFSET })

// Tag Address stored in cache line 45
#define AXI_LLC_STATUS_TAG_45_REG_OFFSET 0x16c
#define AXI_LLC_STATUS_TAG_45_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_45_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_45_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_45_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_45_CL_TAG_OFFSET })

// Status register of cache line 46
#define AXI_LLC_STATUS_STATUS_46_REG_OFFSET 0x170
#define AXI_LLC_STATUS_STATUS_46_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_46_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_46_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_46_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_46_CL_STATUS_OFFSET })

// Tag Address stored in cache line 46
#define AXI_LLC_STATUS_TAG_46_REG_OFFSET 0x174
#define AXI_LLC_STATUS_TAG_46_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_46_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_46_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_46_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_46_CL_TAG_OFFSET })

// Status register of cache line 47
#define AXI_LLC_STATUS_STATUS_47_REG_OFFSET 0x178
#define AXI_LLC_STATUS_STATUS_47_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_47_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_47_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_47_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_47_CL_STATUS_OFFSET })

// Tag Address stored in cache line 47
#define AXI_LLC_STATUS_TAG_47_REG_OFFSET 0x17c
#define AXI_LLC_STATUS_TAG_47_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_47_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_47_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_47_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_47_CL_TAG_OFFSET })

// Status register of cache line 48
#define AXI_LLC_STATUS_STATUS_48_REG_OFFSET 0x180
#define AXI_LLC_STATUS_STATUS_48_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_48_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_48_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_48_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_48_CL_STATUS_OFFSET })

// Tag Address stored in cache line 48
#define AXI_LLC_STATUS_TAG_48_REG_OFFSET 0x184
#define AXI_LLC_STATUS_TAG_48_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_48_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_48_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_48_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_48_CL_TAG_OFFSET })

// Status register of cache line 49
#define AXI_LLC_STATUS_STATUS_49_REG_OFFSET 0x188
#define AXI_LLC_STATUS_STATUS_49_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_49_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_49_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_49_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_49_CL_STATUS_OFFSET })

// Tag Address stored in cache line 49
#define AXI_LLC_STATUS_TAG_49_REG_OFFSET 0x18c
#define AXI_LLC_STATUS_TAG_49_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_49_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_49_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_49_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_49_CL_TAG_OFFSET })

// Status register of cache line 50
#define AXI_LLC_STATUS_STATUS_50_REG_OFFSET 0x190
#define AXI_LLC_STATUS_STATUS_50_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_50_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_50_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_50_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_50_CL_STATUS_OFFSET })

// Tag Address stored in cache line 50
#define AXI_LLC_STATUS_TAG_50_REG_OFFSET 0x194
#define AXI_LLC_STATUS_TAG_50_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_50_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_50_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_50_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_50_CL_TAG_OFFSET })

// Status register of cache line 51
#define AXI_LLC_STATUS_STATUS_51_REG_OFFSET 0x198
#define AXI_LLC_STATUS_STATUS_51_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_51_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_51_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_51_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_51_CL_STATUS_OFFSET })

// Tag Address stored in cache line 51
#define AXI_LLC_STATUS_TAG_51_REG_OFFSET 0x19c
#define AXI_LLC_STATUS_TAG_51_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_51_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_51_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_51_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_51_CL_TAG_OFFSET })

// Status register of cache line 52
#define AXI_LLC_STATUS_STATUS_52_REG_OFFSET 0x1a0
#define AXI_LLC_STATUS_STATUS_52_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_52_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_52_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_52_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_52_CL_STATUS_OFFSET })

// Tag Address stored in cache line 52
#define AXI_LLC_STATUS_TAG_52_REG_OFFSET 0x1a4
#define AXI_LLC_STATUS_TAG_52_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_52_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_52_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_52_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_52_CL_TAG_OFFSET })

// Status register of cache line 53
#define AXI_LLC_STATUS_STATUS_53_REG_OFFSET 0x1a8
#define AXI_LLC_STATUS_STATUS_53_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_53_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_53_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_53_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_53_CL_STATUS_OFFSET })

// Tag Address stored in cache line 53
#define AXI_LLC_STATUS_TAG_53_REG_OFFSET 0x1ac
#define AXI_LLC_STATUS_TAG_53_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_53_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_53_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_53_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_53_CL_TAG_OFFSET })

// Status register of cache line 54
#define AXI_LLC_STATUS_STATUS_54_REG_OFFSET 0x1b0
#define AXI_LLC_STATUS_STATUS_54_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_54_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_54_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_54_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_54_CL_STATUS_OFFSET })

// Tag Address stored in cache line 54
#define AXI_LLC_STATUS_TAG_54_REG_OFFSET 0x1b4
#define AXI_LLC_STATUS_TAG_54_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_54_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_54_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_54_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_54_CL_TAG_OFFSET })

// Status register of cache line 55
#define AXI_LLC_STATUS_STATUS_55_REG_OFFSET 0x1b8
#define AXI_LLC_STATUS_STATUS_55_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_55_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_55_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_55_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_55_CL_STATUS_OFFSET })

// Tag Address stored in cache line 55
#define AXI_LLC_STATUS_TAG_55_REG_OFFSET 0x1bc
#define AXI_LLC_STATUS_TAG_55_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_55_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_55_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_55_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_55_CL_TAG_OFFSET })

// Status register of cache line 56
#define AXI_LLC_STATUS_STATUS_56_REG_OFFSET 0x1c0
#define AXI_LLC_STATUS_STATUS_56_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_56_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_56_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_56_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_56_CL_STATUS_OFFSET })

// Tag Address stored in cache line 56
#define AXI_LLC_STATUS_TAG_56_REG_OFFSET 0x1c4
#define AXI_LLC_STATUS_TAG_56_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_56_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_56_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_56_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_56_CL_TAG_OFFSET })

// Status register of cache line 57
#define AXI_LLC_STATUS_STATUS_57_REG_OFFSET 0x1c8
#define AXI_LLC_STATUS_STATUS_57_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_57_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_57_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_57_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_57_CL_STATUS_OFFSET })

// Tag Address stored in cache line 57
#define AXI_LLC_STATUS_TAG_57_REG_OFFSET 0x1cc
#define AXI_LLC_STATUS_TAG_57_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_57_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_57_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_57_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_57_CL_TAG_OFFSET })

// Status register of cache line 58
#define AXI_LLC_STATUS_STATUS_58_REG_OFFSET 0x1d0
#define AXI_LLC_STATUS_STATUS_58_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_58_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_58_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_58_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_58_CL_STATUS_OFFSET })

// Tag Address stored in cache line 58
#define AXI_LLC_STATUS_TAG_58_REG_OFFSET 0x1d4
#define AXI_LLC_STATUS_TAG_58_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_58_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_58_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_58_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_58_CL_TAG_OFFSET })

// Status register of cache line 59
#define AXI_LLC_STATUS_STATUS_59_REG_OFFSET 0x1d8
#define AXI_LLC_STATUS_STATUS_59_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_59_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_59_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_59_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_59_CL_STATUS_OFFSET })

// Tag Address stored in cache line 59
#define AXI_LLC_STATUS_TAG_59_REG_OFFSET 0x1dc
#define AXI_LLC_STATUS_TAG_59_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_59_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_59_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_59_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_59_CL_TAG_OFFSET })

// Status register of cache line 60
#define AXI_LLC_STATUS_STATUS_60_REG_OFFSET 0x1e0
#define AXI_LLC_STATUS_STATUS_60_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_60_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_60_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_60_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_60_CL_STATUS_OFFSET })

// Tag Address stored in cache line 60
#define AXI_LLC_STATUS_TAG_60_REG_OFFSET 0x1e4
#define AXI_LLC_STATUS_TAG_60_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_60_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_60_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_60_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_60_CL_TAG_OFFSET })

// Status register of cache line 61
#define AXI_LLC_STATUS_STATUS_61_REG_OFFSET 0x1e8
#define AXI_LLC_STATUS_STATUS_61_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_61_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_61_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_61_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_61_CL_STATUS_OFFSET })

// Tag Address stored in cache line 61
#define AXI_LLC_STATUS_TAG_61_REG_OFFSET 0x1ec
#define AXI_LLC_STATUS_TAG_61_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_61_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_61_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_61_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_61_CL_TAG_OFFSET })

// Status register of cache line 62
#define AXI_LLC_STATUS_STATUS_62_REG_OFFSET 0x1f0
#define AXI_LLC_STATUS_STATUS_62_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_62_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_62_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_62_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_62_CL_STATUS_OFFSET })

// Tag Address stored in cache line 62
#define AXI_LLC_STATUS_TAG_62_REG_OFFSET 0x1f4
#define AXI_LLC_STATUS_TAG_62_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_62_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_62_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_62_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_62_CL_TAG_OFFSET })

// Status register of cache line 63
#define AXI_LLC_STATUS_STATUS_63_REG_OFFSET 0x1f8
#define AXI_LLC_STATUS_STATUS_63_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_63_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_63_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_63_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_63_CL_STATUS_OFFSET })

// Tag Address stored in cache line 63
#define AXI_LLC_STATUS_TAG_63_REG_OFFSET 0x1fc
#define AXI_LLC_STATUS_TAG_63_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_63_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_63_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_63_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_63_CL_TAG_OFFSET })

// Status register of cache line 64
#define AXI_LLC_STATUS_STATUS_64_REG_OFFSET 0x200
#define AXI_LLC_STATUS_STATUS_64_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_64_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_64_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_64_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_64_CL_STATUS_OFFSET })

// Tag Address stored in cache line 64
#define AXI_LLC_STATUS_TAG_64_REG_OFFSET 0x204
#define AXI_LLC_STATUS_TAG_64_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_64_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_64_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_64_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_64_CL_TAG_OFFSET })

// Status register of cache line 65
#define AXI_LLC_STATUS_STATUS_65_REG_OFFSET 0x208
#define AXI_LLC_STATUS_STATUS_65_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_65_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_65_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_65_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_65_CL_STATUS_OFFSET })

// Tag Address stored in cache line 65
#define AXI_LLC_STATUS_TAG_65_REG_OFFSET 0x20c
#define AXI_LLC_STATUS_TAG_65_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_65_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_65_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_65_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_65_CL_TAG_OFFSET })

// Status register of cache line 66
#define AXI_LLC_STATUS_STATUS_66_REG_OFFSET 0x210
#define AXI_LLC_STATUS_STATUS_66_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_66_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_66_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_66_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_66_CL_STATUS_OFFSET })

// Tag Address stored in cache line 66
#define AXI_LLC_STATUS_TAG_66_REG_OFFSET 0x214
#define AXI_LLC_STATUS_TAG_66_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_66_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_66_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_66_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_66_CL_TAG_OFFSET })

// Status register of cache line 67
#define AXI_LLC_STATUS_STATUS_67_REG_OFFSET 0x218
#define AXI_LLC_STATUS_STATUS_67_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_67_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_67_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_67_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_67_CL_STATUS_OFFSET })

// Tag Address stored in cache line 67
#define AXI_LLC_STATUS_TAG_67_REG_OFFSET 0x21c
#define AXI_LLC_STATUS_TAG_67_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_67_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_67_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_67_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_67_CL_TAG_OFFSET })

// Status register of cache line 68
#define AXI_LLC_STATUS_STATUS_68_REG_OFFSET 0x220
#define AXI_LLC_STATUS_STATUS_68_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_68_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_68_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_68_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_68_CL_STATUS_OFFSET })

// Tag Address stored in cache line 68
#define AXI_LLC_STATUS_TAG_68_REG_OFFSET 0x224
#define AXI_LLC_STATUS_TAG_68_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_68_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_68_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_68_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_68_CL_TAG_OFFSET })

// Status register of cache line 69
#define AXI_LLC_STATUS_STATUS_69_REG_OFFSET 0x228
#define AXI_LLC_STATUS_STATUS_69_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_69_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_69_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_69_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_69_CL_STATUS_OFFSET })

// Tag Address stored in cache line 69
#define AXI_LLC_STATUS_TAG_69_REG_OFFSET 0x22c
#define AXI_LLC_STATUS_TAG_69_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_69_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_69_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_69_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_69_CL_TAG_OFFSET })

// Status register of cache line 70
#define AXI_LLC_STATUS_STATUS_70_REG_OFFSET 0x230
#define AXI_LLC_STATUS_STATUS_70_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_70_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_70_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_70_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_70_CL_STATUS_OFFSET })

// Tag Address stored in cache line 70
#define AXI_LLC_STATUS_TAG_70_REG_OFFSET 0x234
#define AXI_LLC_STATUS_TAG_70_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_70_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_70_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_70_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_70_CL_TAG_OFFSET })

// Status register of cache line 71
#define AXI_LLC_STATUS_STATUS_71_REG_OFFSET 0x238
#define AXI_LLC_STATUS_STATUS_71_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_71_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_71_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_71_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_71_CL_STATUS_OFFSET })

// Tag Address stored in cache line 71
#define AXI_LLC_STATUS_TAG_71_REG_OFFSET 0x23c
#define AXI_LLC_STATUS_TAG_71_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_71_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_71_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_71_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_71_CL_TAG_OFFSET })

// Status register of cache line 72
#define AXI_LLC_STATUS_STATUS_72_REG_OFFSET 0x240
#define AXI_LLC_STATUS_STATUS_72_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_72_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_72_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_72_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_72_CL_STATUS_OFFSET })

// Tag Address stored in cache line 72
#define AXI_LLC_STATUS_TAG_72_REG_OFFSET 0x244
#define AXI_LLC_STATUS_TAG_72_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_72_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_72_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_72_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_72_CL_TAG_OFFSET })

// Status register of cache line 73
#define AXI_LLC_STATUS_STATUS_73_REG_OFFSET 0x248
#define AXI_LLC_STATUS_STATUS_73_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_73_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_73_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_73_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_73_CL_STATUS_OFFSET })

// Tag Address stored in cache line 73
#define AXI_LLC_STATUS_TAG_73_REG_OFFSET 0x24c
#define AXI_LLC_STATUS_TAG_73_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_73_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_73_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_73_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_73_CL_TAG_OFFSET })

// Status register of cache line 74
#define AXI_LLC_STATUS_STATUS_74_REG_OFFSET 0x250
#define AXI_LLC_STATUS_STATUS_74_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_74_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_74_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_74_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_74_CL_STATUS_OFFSET })

// Tag Address stored in cache line 74
#define AXI_LLC_STATUS_TAG_74_REG_OFFSET 0x254
#define AXI_LLC_STATUS_TAG_74_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_74_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_74_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_74_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_74_CL_TAG_OFFSET })

// Status register of cache line 75
#define AXI_LLC_STATUS_STATUS_75_REG_OFFSET 0x258
#define AXI_LLC_STATUS_STATUS_75_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_75_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_75_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_75_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_75_CL_STATUS_OFFSET })

// Tag Address stored in cache line 75
#define AXI_LLC_STATUS_TAG_75_REG_OFFSET 0x25c
#define AXI_LLC_STATUS_TAG_75_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_75_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_75_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_75_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_75_CL_TAG_OFFSET })

// Status register of cache line 76
#define AXI_LLC_STATUS_STATUS_76_REG_OFFSET 0x260
#define AXI_LLC_STATUS_STATUS_76_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_76_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_76_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_76_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_76_CL_STATUS_OFFSET })

// Tag Address stored in cache line 76
#define AXI_LLC_STATUS_TAG_76_REG_OFFSET 0x264
#define AXI_LLC_STATUS_TAG_76_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_76_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_76_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_76_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_76_CL_TAG_OFFSET })

// Status register of cache line 77
#define AXI_LLC_STATUS_STATUS_77_REG_OFFSET 0x268
#define AXI_LLC_STATUS_STATUS_77_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_77_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_77_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_77_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_77_CL_STATUS_OFFSET })

// Tag Address stored in cache line 77
#define AXI_LLC_STATUS_TAG_77_REG_OFFSET 0x26c
#define AXI_LLC_STATUS_TAG_77_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_77_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_77_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_77_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_77_CL_TAG_OFFSET })

// Status register of cache line 78
#define AXI_LLC_STATUS_STATUS_78_REG_OFFSET 0x270
#define AXI_LLC_STATUS_STATUS_78_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_78_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_78_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_78_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_78_CL_STATUS_OFFSET })

// Tag Address stored in cache line 78
#define AXI_LLC_STATUS_TAG_78_REG_OFFSET 0x274
#define AXI_LLC_STATUS_TAG_78_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_78_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_78_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_78_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_78_CL_TAG_OFFSET })

// Status register of cache line 79
#define AXI_LLC_STATUS_STATUS_79_REG_OFFSET 0x278
#define AXI_LLC_STATUS_STATUS_79_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_79_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_79_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_79_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_79_CL_STATUS_OFFSET })

// Tag Address stored in cache line 79
#define AXI_LLC_STATUS_TAG_79_REG_OFFSET 0x27c
#define AXI_LLC_STATUS_TAG_79_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_79_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_79_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_79_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_79_CL_TAG_OFFSET })

// Status register of cache line 80
#define AXI_LLC_STATUS_STATUS_80_REG_OFFSET 0x280
#define AXI_LLC_STATUS_STATUS_80_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_80_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_80_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_80_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_80_CL_STATUS_OFFSET })

// Tag Address stored in cache line 80
#define AXI_LLC_STATUS_TAG_80_REG_OFFSET 0x284
#define AXI_LLC_STATUS_TAG_80_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_80_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_80_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_80_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_80_CL_TAG_OFFSET })

// Status register of cache line 81
#define AXI_LLC_STATUS_STATUS_81_REG_OFFSET 0x288
#define AXI_LLC_STATUS_STATUS_81_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_81_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_81_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_81_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_81_CL_STATUS_OFFSET })

// Tag Address stored in cache line 81
#define AXI_LLC_STATUS_TAG_81_REG_OFFSET 0x28c
#define AXI_LLC_STATUS_TAG_81_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_81_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_81_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_81_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_81_CL_TAG_OFFSET })

// Status register of cache line 82
#define AXI_LLC_STATUS_STATUS_82_REG_OFFSET 0x290
#define AXI_LLC_STATUS_STATUS_82_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_82_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_82_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_82_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_82_CL_STATUS_OFFSET })

// Tag Address stored in cache line 82
#define AXI_LLC_STATUS_TAG_82_REG_OFFSET 0x294
#define AXI_LLC_STATUS_TAG_82_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_82_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_82_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_82_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_82_CL_TAG_OFFSET })

// Status register of cache line 83
#define AXI_LLC_STATUS_STATUS_83_REG_OFFSET 0x298
#define AXI_LLC_STATUS_STATUS_83_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_83_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_83_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_83_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_83_CL_STATUS_OFFSET })

// Tag Address stored in cache line 83
#define AXI_LLC_STATUS_TAG_83_REG_OFFSET 0x29c
#define AXI_LLC_STATUS_TAG_83_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_83_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_83_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_83_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_83_CL_TAG_OFFSET })

// Status register of cache line 84
#define AXI_LLC_STATUS_STATUS_84_REG_OFFSET 0x2a0
#define AXI_LLC_STATUS_STATUS_84_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_84_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_84_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_84_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_84_CL_STATUS_OFFSET })

// Tag Address stored in cache line 84
#define AXI_LLC_STATUS_TAG_84_REG_OFFSET 0x2a4
#define AXI_LLC_STATUS_TAG_84_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_84_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_84_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_84_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_84_CL_TAG_OFFSET })

// Status register of cache line 85
#define AXI_LLC_STATUS_STATUS_85_REG_OFFSET 0x2a8
#define AXI_LLC_STATUS_STATUS_85_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_85_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_85_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_85_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_85_CL_STATUS_OFFSET })

// Tag Address stored in cache line 85
#define AXI_LLC_STATUS_TAG_85_REG_OFFSET 0x2ac
#define AXI_LLC_STATUS_TAG_85_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_85_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_85_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_85_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_85_CL_TAG_OFFSET })

// Status register of cache line 86
#define AXI_LLC_STATUS_STATUS_86_REG_OFFSET 0x2b0
#define AXI_LLC_STATUS_STATUS_86_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_86_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_86_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_86_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_86_CL_STATUS_OFFSET })

// Tag Address stored in cache line 86
#define AXI_LLC_STATUS_TAG_86_REG_OFFSET 0x2b4
#define AXI_LLC_STATUS_TAG_86_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_86_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_86_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_86_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_86_CL_TAG_OFFSET })

// Status register of cache line 87
#define AXI_LLC_STATUS_STATUS_87_REG_OFFSET 0x2b8
#define AXI_LLC_STATUS_STATUS_87_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_87_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_87_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_87_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_87_CL_STATUS_OFFSET })

// Tag Address stored in cache line 87
#define AXI_LLC_STATUS_TAG_87_REG_OFFSET 0x2bc
#define AXI_LLC_STATUS_TAG_87_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_87_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_87_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_87_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_87_CL_TAG_OFFSET })

// Status register of cache line 88
#define AXI_LLC_STATUS_STATUS_88_REG_OFFSET 0x2c0
#define AXI_LLC_STATUS_STATUS_88_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_88_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_88_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_88_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_88_CL_STATUS_OFFSET })

// Tag Address stored in cache line 88
#define AXI_LLC_STATUS_TAG_88_REG_OFFSET 0x2c4
#define AXI_LLC_STATUS_TAG_88_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_88_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_88_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_88_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_88_CL_TAG_OFFSET })

// Status register of cache line 89
#define AXI_LLC_STATUS_STATUS_89_REG_OFFSET 0x2c8
#define AXI_LLC_STATUS_STATUS_89_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_89_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_89_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_89_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_89_CL_STATUS_OFFSET })

// Tag Address stored in cache line 89
#define AXI_LLC_STATUS_TAG_89_REG_OFFSET 0x2cc
#define AXI_LLC_STATUS_TAG_89_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_89_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_89_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_89_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_89_CL_TAG_OFFSET })

// Status register of cache line 90
#define AXI_LLC_STATUS_STATUS_90_REG_OFFSET 0x2d0
#define AXI_LLC_STATUS_STATUS_90_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_90_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_90_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_90_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_90_CL_STATUS_OFFSET })

// Tag Address stored in cache line 90
#define AXI_LLC_STATUS_TAG_90_REG_OFFSET 0x2d4
#define AXI_LLC_STATUS_TAG_90_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_90_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_90_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_90_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_90_CL_TAG_OFFSET })

// Status register of cache line 91
#define AXI_LLC_STATUS_STATUS_91_REG_OFFSET 0x2d8
#define AXI_LLC_STATUS_STATUS_91_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_91_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_91_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_91_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_91_CL_STATUS_OFFSET })

// Tag Address stored in cache line 91
#define AXI_LLC_STATUS_TAG_91_REG_OFFSET 0x2dc
#define AXI_LLC_STATUS_TAG_91_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_91_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_91_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_91_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_91_CL_TAG_OFFSET })

// Status register of cache line 92
#define AXI_LLC_STATUS_STATUS_92_REG_OFFSET 0x2e0
#define AXI_LLC_STATUS_STATUS_92_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_92_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_92_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_92_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_92_CL_STATUS_OFFSET })

// Tag Address stored in cache line 92
#define AXI_LLC_STATUS_TAG_92_REG_OFFSET 0x2e4
#define AXI_LLC_STATUS_TAG_92_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_92_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_92_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_92_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_92_CL_TAG_OFFSET })

// Status register of cache line 93
#define AXI_LLC_STATUS_STATUS_93_REG_OFFSET 0x2e8
#define AXI_LLC_STATUS_STATUS_93_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_93_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_93_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_93_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_93_CL_STATUS_OFFSET })

// Tag Address stored in cache line 93
#define AXI_LLC_STATUS_TAG_93_REG_OFFSET 0x2ec
#define AXI_LLC_STATUS_TAG_93_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_93_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_93_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_93_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_93_CL_TAG_OFFSET })

// Status register of cache line 94
#define AXI_LLC_STATUS_STATUS_94_REG_OFFSET 0x2f0
#define AXI_LLC_STATUS_STATUS_94_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_94_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_94_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_94_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_94_CL_STATUS_OFFSET })

// Tag Address stored in cache line 94
#define AXI_LLC_STATUS_TAG_94_REG_OFFSET 0x2f4
#define AXI_LLC_STATUS_TAG_94_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_94_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_94_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_94_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_94_CL_TAG_OFFSET })

// Status register of cache line 95
#define AXI_LLC_STATUS_STATUS_95_REG_OFFSET 0x2f8
#define AXI_LLC_STATUS_STATUS_95_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_95_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_95_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_95_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_95_CL_STATUS_OFFSET })

// Tag Address stored in cache line 95
#define AXI_LLC_STATUS_TAG_95_REG_OFFSET 0x2fc
#define AXI_LLC_STATUS_TAG_95_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_95_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_95_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_95_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_95_CL_TAG_OFFSET })

// Status register of cache line 96
#define AXI_LLC_STATUS_STATUS_96_REG_OFFSET 0x300
#define AXI_LLC_STATUS_STATUS_96_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_96_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_96_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_96_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_96_CL_STATUS_OFFSET })

// Tag Address stored in cache line 96
#define AXI_LLC_STATUS_TAG_96_REG_OFFSET 0x304
#define AXI_LLC_STATUS_TAG_96_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_96_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_96_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_96_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_96_CL_TAG_OFFSET })

// Status register of cache line 97
#define AXI_LLC_STATUS_STATUS_97_REG_OFFSET 0x308
#define AXI_LLC_STATUS_STATUS_97_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_97_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_97_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_97_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_97_CL_STATUS_OFFSET })

// Tag Address stored in cache line 97
#define AXI_LLC_STATUS_TAG_97_REG_OFFSET 0x30c
#define AXI_LLC_STATUS_TAG_97_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_97_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_97_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_97_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_97_CL_TAG_OFFSET })

// Status register of cache line 98
#define AXI_LLC_STATUS_STATUS_98_REG_OFFSET 0x310
#define AXI_LLC_STATUS_STATUS_98_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_98_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_98_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_98_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_98_CL_STATUS_OFFSET })

// Tag Address stored in cache line 98
#define AXI_LLC_STATUS_TAG_98_REG_OFFSET 0x314
#define AXI_LLC_STATUS_TAG_98_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_98_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_98_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_98_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_98_CL_TAG_OFFSET })

// Status register of cache line 99
#define AXI_LLC_STATUS_STATUS_99_REG_OFFSET 0x318
#define AXI_LLC_STATUS_STATUS_99_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_99_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_99_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_99_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_99_CL_STATUS_OFFSET })

// Tag Address stored in cache line 99
#define AXI_LLC_STATUS_TAG_99_REG_OFFSET 0x31c
#define AXI_LLC_STATUS_TAG_99_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_99_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_99_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_99_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_99_CL_TAG_OFFSET })

// Status register of cache line 100
#define AXI_LLC_STATUS_STATUS_100_REG_OFFSET 0x320
#define AXI_LLC_STATUS_STATUS_100_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_100_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_100_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_100_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_100_CL_STATUS_OFFSET })

// Tag Address stored in cache line 100
#define AXI_LLC_STATUS_TAG_100_REG_OFFSET 0x324
#define AXI_LLC_STATUS_TAG_100_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_100_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_100_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_100_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_100_CL_TAG_OFFSET })

// Status register of cache line 101
#define AXI_LLC_STATUS_STATUS_101_REG_OFFSET 0x328
#define AXI_LLC_STATUS_STATUS_101_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_101_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_101_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_101_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_101_CL_STATUS_OFFSET })

// Tag Address stored in cache line 101
#define AXI_LLC_STATUS_TAG_101_REG_OFFSET 0x32c
#define AXI_LLC_STATUS_TAG_101_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_101_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_101_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_101_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_101_CL_TAG_OFFSET })

// Status register of cache line 102
#define AXI_LLC_STATUS_STATUS_102_REG_OFFSET 0x330
#define AXI_LLC_STATUS_STATUS_102_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_102_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_102_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_102_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_102_CL_STATUS_OFFSET })

// Tag Address stored in cache line 102
#define AXI_LLC_STATUS_TAG_102_REG_OFFSET 0x334
#define AXI_LLC_STATUS_TAG_102_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_102_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_102_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_102_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_102_CL_TAG_OFFSET })

// Status register of cache line 103
#define AXI_LLC_STATUS_STATUS_103_REG_OFFSET 0x338
#define AXI_LLC_STATUS_STATUS_103_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_103_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_103_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_103_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_103_CL_STATUS_OFFSET })

// Tag Address stored in cache line 103
#define AXI_LLC_STATUS_TAG_103_REG_OFFSET 0x33c
#define AXI_LLC_STATUS_TAG_103_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_103_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_103_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_103_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_103_CL_TAG_OFFSET })

// Status register of cache line 104
#define AXI_LLC_STATUS_STATUS_104_REG_OFFSET 0x340
#define AXI_LLC_STATUS_STATUS_104_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_104_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_104_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_104_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_104_CL_STATUS_OFFSET })

// Tag Address stored in cache line 104
#define AXI_LLC_STATUS_TAG_104_REG_OFFSET 0x344
#define AXI_LLC_STATUS_TAG_104_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_104_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_104_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_104_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_104_CL_TAG_OFFSET })

// Status register of cache line 105
#define AXI_LLC_STATUS_STATUS_105_REG_OFFSET 0x348
#define AXI_LLC_STATUS_STATUS_105_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_105_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_105_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_105_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_105_CL_STATUS_OFFSET })

// Tag Address stored in cache line 105
#define AXI_LLC_STATUS_TAG_105_REG_OFFSET 0x34c
#define AXI_LLC_STATUS_TAG_105_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_105_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_105_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_105_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_105_CL_TAG_OFFSET })

// Status register of cache line 106
#define AXI_LLC_STATUS_STATUS_106_REG_OFFSET 0x350
#define AXI_LLC_STATUS_STATUS_106_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_106_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_106_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_106_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_106_CL_STATUS_OFFSET })

// Tag Address stored in cache line 106
#define AXI_LLC_STATUS_TAG_106_REG_OFFSET 0x354
#define AXI_LLC_STATUS_TAG_106_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_106_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_106_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_106_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_106_CL_TAG_OFFSET })

// Status register of cache line 107
#define AXI_LLC_STATUS_STATUS_107_REG_OFFSET 0x358
#define AXI_LLC_STATUS_STATUS_107_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_107_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_107_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_107_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_107_CL_STATUS_OFFSET })

// Tag Address stored in cache line 107
#define AXI_LLC_STATUS_TAG_107_REG_OFFSET 0x35c
#define AXI_LLC_STATUS_TAG_107_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_107_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_107_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_107_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_107_CL_TAG_OFFSET })

// Status register of cache line 108
#define AXI_LLC_STATUS_STATUS_108_REG_OFFSET 0x360
#define AXI_LLC_STATUS_STATUS_108_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_108_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_108_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_108_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_108_CL_STATUS_OFFSET })

// Tag Address stored in cache line 108
#define AXI_LLC_STATUS_TAG_108_REG_OFFSET 0x364
#define AXI_LLC_STATUS_TAG_108_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_108_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_108_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_108_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_108_CL_TAG_OFFSET })

// Status register of cache line 109
#define AXI_LLC_STATUS_STATUS_109_REG_OFFSET 0x368
#define AXI_LLC_STATUS_STATUS_109_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_109_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_109_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_109_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_109_CL_STATUS_OFFSET })

// Tag Address stored in cache line 109
#define AXI_LLC_STATUS_TAG_109_REG_OFFSET 0x36c
#define AXI_LLC_STATUS_TAG_109_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_109_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_109_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_109_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_109_CL_TAG_OFFSET })

// Status register of cache line 110
#define AXI_LLC_STATUS_STATUS_110_REG_OFFSET 0x370
#define AXI_LLC_STATUS_STATUS_110_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_110_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_110_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_110_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_110_CL_STATUS_OFFSET })

// Tag Address stored in cache line 110
#define AXI_LLC_STATUS_TAG_110_REG_OFFSET 0x374
#define AXI_LLC_STATUS_TAG_110_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_110_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_110_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_110_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_110_CL_TAG_OFFSET })

// Status register of cache line 111
#define AXI_LLC_STATUS_STATUS_111_REG_OFFSET 0x378
#define AXI_LLC_STATUS_STATUS_111_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_111_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_111_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_111_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_111_CL_STATUS_OFFSET })

// Tag Address stored in cache line 111
#define AXI_LLC_STATUS_TAG_111_REG_OFFSET 0x37c
#define AXI_LLC_STATUS_TAG_111_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_111_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_111_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_111_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_111_CL_TAG_OFFSET })

// Status register of cache line 112
#define AXI_LLC_STATUS_STATUS_112_REG_OFFSET 0x380
#define AXI_LLC_STATUS_STATUS_112_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_112_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_112_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_112_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_112_CL_STATUS_OFFSET })

// Tag Address stored in cache line 112
#define AXI_LLC_STATUS_TAG_112_REG_OFFSET 0x384
#define AXI_LLC_STATUS_TAG_112_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_112_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_112_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_112_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_112_CL_TAG_OFFSET })

// Status register of cache line 113
#define AXI_LLC_STATUS_STATUS_113_REG_OFFSET 0x388
#define AXI_LLC_STATUS_STATUS_113_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_113_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_113_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_113_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_113_CL_STATUS_OFFSET })

// Tag Address stored in cache line 113
#define AXI_LLC_STATUS_TAG_113_REG_OFFSET 0x38c
#define AXI_LLC_STATUS_TAG_113_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_113_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_113_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_113_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_113_CL_TAG_OFFSET })

// Status register of cache line 114
#define AXI_LLC_STATUS_STATUS_114_REG_OFFSET 0x390
#define AXI_LLC_STATUS_STATUS_114_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_114_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_114_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_114_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_114_CL_STATUS_OFFSET })

// Tag Address stored in cache line 114
#define AXI_LLC_STATUS_TAG_114_REG_OFFSET 0x394
#define AXI_LLC_STATUS_TAG_114_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_114_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_114_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_114_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_114_CL_TAG_OFFSET })

// Status register of cache line 115
#define AXI_LLC_STATUS_STATUS_115_REG_OFFSET 0x398
#define AXI_LLC_STATUS_STATUS_115_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_115_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_115_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_115_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_115_CL_STATUS_OFFSET })

// Tag Address stored in cache line 115
#define AXI_LLC_STATUS_TAG_115_REG_OFFSET 0x39c
#define AXI_LLC_STATUS_TAG_115_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_115_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_115_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_115_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_115_CL_TAG_OFFSET })

// Status register of cache line 116
#define AXI_LLC_STATUS_STATUS_116_REG_OFFSET 0x3a0
#define AXI_LLC_STATUS_STATUS_116_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_116_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_116_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_116_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_116_CL_STATUS_OFFSET })

// Tag Address stored in cache line 116
#define AXI_LLC_STATUS_TAG_116_REG_OFFSET 0x3a4
#define AXI_LLC_STATUS_TAG_116_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_116_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_116_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_116_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_116_CL_TAG_OFFSET })

// Status register of cache line 117
#define AXI_LLC_STATUS_STATUS_117_REG_OFFSET 0x3a8
#define AXI_LLC_STATUS_STATUS_117_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_117_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_117_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_117_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_117_CL_STATUS_OFFSET })

// Tag Address stored in cache line 117
#define AXI_LLC_STATUS_TAG_117_REG_OFFSET 0x3ac
#define AXI_LLC_STATUS_TAG_117_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_117_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_117_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_117_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_117_CL_TAG_OFFSET })

// Status register of cache line 118
#define AXI_LLC_STATUS_STATUS_118_REG_OFFSET 0x3b0
#define AXI_LLC_STATUS_STATUS_118_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_118_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_118_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_118_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_118_CL_STATUS_OFFSET })

// Tag Address stored in cache line 118
#define AXI_LLC_STATUS_TAG_118_REG_OFFSET 0x3b4
#define AXI_LLC_STATUS_TAG_118_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_118_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_118_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_118_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_118_CL_TAG_OFFSET })

// Status register of cache line 119
#define AXI_LLC_STATUS_STATUS_119_REG_OFFSET 0x3b8
#define AXI_LLC_STATUS_STATUS_119_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_119_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_119_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_119_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_119_CL_STATUS_OFFSET })

// Tag Address stored in cache line 119
#define AXI_LLC_STATUS_TAG_119_REG_OFFSET 0x3bc
#define AXI_LLC_STATUS_TAG_119_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_119_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_119_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_119_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_119_CL_TAG_OFFSET })

// Status register of cache line 120
#define AXI_LLC_STATUS_STATUS_120_REG_OFFSET 0x3c0
#define AXI_LLC_STATUS_STATUS_120_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_120_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_120_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_120_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_120_CL_STATUS_OFFSET })

// Tag Address stored in cache line 120
#define AXI_LLC_STATUS_TAG_120_REG_OFFSET 0x3c4
#define AXI_LLC_STATUS_TAG_120_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_120_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_120_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_120_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_120_CL_TAG_OFFSET })

// Status register of cache line 121
#define AXI_LLC_STATUS_STATUS_121_REG_OFFSET 0x3c8
#define AXI_LLC_STATUS_STATUS_121_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_121_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_121_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_121_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_121_CL_STATUS_OFFSET })

// Tag Address stored in cache line 121
#define AXI_LLC_STATUS_TAG_121_REG_OFFSET 0x3cc
#define AXI_LLC_STATUS_TAG_121_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_121_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_121_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_121_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_121_CL_TAG_OFFSET })

// Status register of cache line 122
#define AXI_LLC_STATUS_STATUS_122_REG_OFFSET 0x3d0
#define AXI_LLC_STATUS_STATUS_122_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_122_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_122_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_122_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_122_CL_STATUS_OFFSET })

// Tag Address stored in cache line 122
#define AXI_LLC_STATUS_TAG_122_REG_OFFSET 0x3d4
#define AXI_LLC_STATUS_TAG_122_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_122_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_122_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_122_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_122_CL_TAG_OFFSET })

// Status register of cache line 123
#define AXI_LLC_STATUS_STATUS_123_REG_OFFSET 0x3d8
#define AXI_LLC_STATUS_STATUS_123_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_123_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_123_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_123_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_123_CL_STATUS_OFFSET })

// Tag Address stored in cache line 123
#define AXI_LLC_STATUS_TAG_123_REG_OFFSET 0x3dc
#define AXI_LLC_STATUS_TAG_123_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_123_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_123_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_123_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_123_CL_TAG_OFFSET })

// Status register of cache line 124
#define AXI_LLC_STATUS_STATUS_124_REG_OFFSET 0x3e0
#define AXI_LLC_STATUS_STATUS_124_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_124_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_124_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_124_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_124_CL_STATUS_OFFSET })

// Tag Address stored in cache line 124
#define AXI_LLC_STATUS_TAG_124_REG_OFFSET 0x3e4
#define AXI_LLC_STATUS_TAG_124_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_124_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_124_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_124_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_124_CL_TAG_OFFSET })

// Status register of cache line 125
#define AXI_LLC_STATUS_STATUS_125_REG_OFFSET 0x3e8
#define AXI_LLC_STATUS_STATUS_125_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_125_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_125_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_125_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_125_CL_STATUS_OFFSET })

// Tag Address stored in cache line 125
#define AXI_LLC_STATUS_TAG_125_REG_OFFSET 0x3ec
#define AXI_LLC_STATUS_TAG_125_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_125_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_125_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_125_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_125_CL_TAG_OFFSET })

// Status register of cache line 126
#define AXI_LLC_STATUS_STATUS_126_REG_OFFSET 0x3f0
#define AXI_LLC_STATUS_STATUS_126_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_126_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_126_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_126_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_126_CL_STATUS_OFFSET })

// Tag Address stored in cache line 126
#define AXI_LLC_STATUS_TAG_126_REG_OFFSET 0x3f4
#define AXI_LLC_STATUS_TAG_126_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_126_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_126_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_126_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_126_CL_TAG_OFFSET })

// Status register of cache line 127
#define AXI_LLC_STATUS_STATUS_127_REG_OFFSET 0x3f8
#define AXI_LLC_STATUS_STATUS_127_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_127_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_127_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_127_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_127_CL_STATUS_OFFSET })

// Tag Address stored in cache line 127
#define AXI_LLC_STATUS_TAG_127_REG_OFFSET 0x3fc
#define AXI_LLC_STATUS_TAG_127_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_127_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_127_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_127_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_127_CL_TAG_OFFSET })

// Status register of cache line 128
#define AXI_LLC_STATUS_STATUS_128_REG_OFFSET 0x400
#define AXI_LLC_STATUS_STATUS_128_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_128_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_128_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_128_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_128_CL_STATUS_OFFSET })

// Tag Address stored in cache line 128
#define AXI_LLC_STATUS_TAG_128_REG_OFFSET 0x404
#define AXI_LLC_STATUS_TAG_128_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_128_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_128_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_128_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_128_CL_TAG_OFFSET })

// Status register of cache line 129
#define AXI_LLC_STATUS_STATUS_129_REG_OFFSET 0x408
#define AXI_LLC_STATUS_STATUS_129_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_129_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_129_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_129_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_129_CL_STATUS_OFFSET })

// Tag Address stored in cache line 129
#define AXI_LLC_STATUS_TAG_129_REG_OFFSET 0x40c
#define AXI_LLC_STATUS_TAG_129_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_129_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_129_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_129_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_129_CL_TAG_OFFSET })

// Status register of cache line 130
#define AXI_LLC_STATUS_STATUS_130_REG_OFFSET 0x410
#define AXI_LLC_STATUS_STATUS_130_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_130_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_130_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_130_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_130_CL_STATUS_OFFSET })

// Tag Address stored in cache line 130
#define AXI_LLC_STATUS_TAG_130_REG_OFFSET 0x414
#define AXI_LLC_STATUS_TAG_130_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_130_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_130_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_130_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_130_CL_TAG_OFFSET })

// Status register of cache line 131
#define AXI_LLC_STATUS_STATUS_131_REG_OFFSET 0x418
#define AXI_LLC_STATUS_STATUS_131_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_131_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_131_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_131_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_131_CL_STATUS_OFFSET })

// Tag Address stored in cache line 131
#define AXI_LLC_STATUS_TAG_131_REG_OFFSET 0x41c
#define AXI_LLC_STATUS_TAG_131_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_131_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_131_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_131_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_131_CL_TAG_OFFSET })

// Status register of cache line 132
#define AXI_LLC_STATUS_STATUS_132_REG_OFFSET 0x420
#define AXI_LLC_STATUS_STATUS_132_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_132_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_132_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_132_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_132_CL_STATUS_OFFSET })

// Tag Address stored in cache line 132
#define AXI_LLC_STATUS_TAG_132_REG_OFFSET 0x424
#define AXI_LLC_STATUS_TAG_132_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_132_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_132_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_132_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_132_CL_TAG_OFFSET })

// Status register of cache line 133
#define AXI_LLC_STATUS_STATUS_133_REG_OFFSET 0x428
#define AXI_LLC_STATUS_STATUS_133_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_133_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_133_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_133_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_133_CL_STATUS_OFFSET })

// Tag Address stored in cache line 133
#define AXI_LLC_STATUS_TAG_133_REG_OFFSET 0x42c
#define AXI_LLC_STATUS_TAG_133_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_133_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_133_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_133_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_133_CL_TAG_OFFSET })

// Status register of cache line 134
#define AXI_LLC_STATUS_STATUS_134_REG_OFFSET 0x430
#define AXI_LLC_STATUS_STATUS_134_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_134_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_134_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_134_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_134_CL_STATUS_OFFSET })

// Tag Address stored in cache line 134
#define AXI_LLC_STATUS_TAG_134_REG_OFFSET 0x434
#define AXI_LLC_STATUS_TAG_134_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_134_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_134_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_134_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_134_CL_TAG_OFFSET })

// Status register of cache line 135
#define AXI_LLC_STATUS_STATUS_135_REG_OFFSET 0x438
#define AXI_LLC_STATUS_STATUS_135_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_135_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_135_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_135_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_135_CL_STATUS_OFFSET })

// Tag Address stored in cache line 135
#define AXI_LLC_STATUS_TAG_135_REG_OFFSET 0x43c
#define AXI_LLC_STATUS_TAG_135_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_135_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_135_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_135_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_135_CL_TAG_OFFSET })

// Status register of cache line 136
#define AXI_LLC_STATUS_STATUS_136_REG_OFFSET 0x440
#define AXI_LLC_STATUS_STATUS_136_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_136_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_136_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_136_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_136_CL_STATUS_OFFSET })

// Tag Address stored in cache line 136
#define AXI_LLC_STATUS_TAG_136_REG_OFFSET 0x444
#define AXI_LLC_STATUS_TAG_136_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_136_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_136_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_136_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_136_CL_TAG_OFFSET })

// Status register of cache line 137
#define AXI_LLC_STATUS_STATUS_137_REG_OFFSET 0x448
#define AXI_LLC_STATUS_STATUS_137_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_137_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_137_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_137_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_137_CL_STATUS_OFFSET })

// Tag Address stored in cache line 137
#define AXI_LLC_STATUS_TAG_137_REG_OFFSET 0x44c
#define AXI_LLC_STATUS_TAG_137_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_137_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_137_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_137_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_137_CL_TAG_OFFSET })

// Status register of cache line 138
#define AXI_LLC_STATUS_STATUS_138_REG_OFFSET 0x450
#define AXI_LLC_STATUS_STATUS_138_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_138_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_138_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_138_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_138_CL_STATUS_OFFSET })

// Tag Address stored in cache line 138
#define AXI_LLC_STATUS_TAG_138_REG_OFFSET 0x454
#define AXI_LLC_STATUS_TAG_138_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_138_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_138_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_138_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_138_CL_TAG_OFFSET })

// Status register of cache line 139
#define AXI_LLC_STATUS_STATUS_139_REG_OFFSET 0x458
#define AXI_LLC_STATUS_STATUS_139_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_139_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_139_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_139_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_139_CL_STATUS_OFFSET })

// Tag Address stored in cache line 139
#define AXI_LLC_STATUS_TAG_139_REG_OFFSET 0x45c
#define AXI_LLC_STATUS_TAG_139_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_139_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_139_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_139_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_139_CL_TAG_OFFSET })

// Status register of cache line 140
#define AXI_LLC_STATUS_STATUS_140_REG_OFFSET 0x460
#define AXI_LLC_STATUS_STATUS_140_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_140_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_140_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_140_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_140_CL_STATUS_OFFSET })

// Tag Address stored in cache line 140
#define AXI_LLC_STATUS_TAG_140_REG_OFFSET 0x464
#define AXI_LLC_STATUS_TAG_140_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_140_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_140_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_140_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_140_CL_TAG_OFFSET })

// Status register of cache line 141
#define AXI_LLC_STATUS_STATUS_141_REG_OFFSET 0x468
#define AXI_LLC_STATUS_STATUS_141_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_141_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_141_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_141_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_141_CL_STATUS_OFFSET })

// Tag Address stored in cache line 141
#define AXI_LLC_STATUS_TAG_141_REG_OFFSET 0x46c
#define AXI_LLC_STATUS_TAG_141_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_141_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_141_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_141_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_141_CL_TAG_OFFSET })

// Status register of cache line 142
#define AXI_LLC_STATUS_STATUS_142_REG_OFFSET 0x470
#define AXI_LLC_STATUS_STATUS_142_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_142_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_142_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_142_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_142_CL_STATUS_OFFSET })

// Tag Address stored in cache line 142
#define AXI_LLC_STATUS_TAG_142_REG_OFFSET 0x474
#define AXI_LLC_STATUS_TAG_142_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_142_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_142_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_142_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_142_CL_TAG_OFFSET })

// Status register of cache line 143
#define AXI_LLC_STATUS_STATUS_143_REG_OFFSET 0x478
#define AXI_LLC_STATUS_STATUS_143_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_143_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_143_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_143_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_143_CL_STATUS_OFFSET })

// Tag Address stored in cache line 143
#define AXI_LLC_STATUS_TAG_143_REG_OFFSET 0x47c
#define AXI_LLC_STATUS_TAG_143_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_143_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_143_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_143_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_143_CL_TAG_OFFSET })

// Status register of cache line 144
#define AXI_LLC_STATUS_STATUS_144_REG_OFFSET 0x480
#define AXI_LLC_STATUS_STATUS_144_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_144_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_144_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_144_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_144_CL_STATUS_OFFSET })

// Tag Address stored in cache line 144
#define AXI_LLC_STATUS_TAG_144_REG_OFFSET 0x484
#define AXI_LLC_STATUS_TAG_144_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_144_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_144_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_144_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_144_CL_TAG_OFFSET })

// Status register of cache line 145
#define AXI_LLC_STATUS_STATUS_145_REG_OFFSET 0x488
#define AXI_LLC_STATUS_STATUS_145_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_145_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_145_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_145_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_145_CL_STATUS_OFFSET })

// Tag Address stored in cache line 145
#define AXI_LLC_STATUS_TAG_145_REG_OFFSET 0x48c
#define AXI_LLC_STATUS_TAG_145_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_145_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_145_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_145_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_145_CL_TAG_OFFSET })

// Status register of cache line 146
#define AXI_LLC_STATUS_STATUS_146_REG_OFFSET 0x490
#define AXI_LLC_STATUS_STATUS_146_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_146_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_146_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_146_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_146_CL_STATUS_OFFSET })

// Tag Address stored in cache line 146
#define AXI_LLC_STATUS_TAG_146_REG_OFFSET 0x494
#define AXI_LLC_STATUS_TAG_146_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_146_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_146_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_146_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_146_CL_TAG_OFFSET })

// Status register of cache line 147
#define AXI_LLC_STATUS_STATUS_147_REG_OFFSET 0x498
#define AXI_LLC_STATUS_STATUS_147_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_147_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_147_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_147_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_147_CL_STATUS_OFFSET })

// Tag Address stored in cache line 147
#define AXI_LLC_STATUS_TAG_147_REG_OFFSET 0x49c
#define AXI_LLC_STATUS_TAG_147_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_147_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_147_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_147_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_147_CL_TAG_OFFSET })

// Status register of cache line 148
#define AXI_LLC_STATUS_STATUS_148_REG_OFFSET 0x4a0
#define AXI_LLC_STATUS_STATUS_148_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_148_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_148_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_148_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_148_CL_STATUS_OFFSET })

// Tag Address stored in cache line 148
#define AXI_LLC_STATUS_TAG_148_REG_OFFSET 0x4a4
#define AXI_LLC_STATUS_TAG_148_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_148_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_148_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_148_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_148_CL_TAG_OFFSET })

// Status register of cache line 149
#define AXI_LLC_STATUS_STATUS_149_REG_OFFSET 0x4a8
#define AXI_LLC_STATUS_STATUS_149_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_149_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_149_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_149_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_149_CL_STATUS_OFFSET })

// Tag Address stored in cache line 149
#define AXI_LLC_STATUS_TAG_149_REG_OFFSET 0x4ac
#define AXI_LLC_STATUS_TAG_149_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_149_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_149_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_149_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_149_CL_TAG_OFFSET })

// Status register of cache line 150
#define AXI_LLC_STATUS_STATUS_150_REG_OFFSET 0x4b0
#define AXI_LLC_STATUS_STATUS_150_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_150_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_150_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_150_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_150_CL_STATUS_OFFSET })

// Tag Address stored in cache line 150
#define AXI_LLC_STATUS_TAG_150_REG_OFFSET 0x4b4
#define AXI_LLC_STATUS_TAG_150_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_150_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_150_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_150_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_150_CL_TAG_OFFSET })

// Status register of cache line 151
#define AXI_LLC_STATUS_STATUS_151_REG_OFFSET 0x4b8
#define AXI_LLC_STATUS_STATUS_151_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_151_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_151_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_151_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_151_CL_STATUS_OFFSET })

// Tag Address stored in cache line 151
#define AXI_LLC_STATUS_TAG_151_REG_OFFSET 0x4bc
#define AXI_LLC_STATUS_TAG_151_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_151_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_151_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_151_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_151_CL_TAG_OFFSET })

// Status register of cache line 152
#define AXI_LLC_STATUS_STATUS_152_REG_OFFSET 0x4c0
#define AXI_LLC_STATUS_STATUS_152_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_152_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_152_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_152_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_152_CL_STATUS_OFFSET })

// Tag Address stored in cache line 152
#define AXI_LLC_STATUS_TAG_152_REG_OFFSET 0x4c4
#define AXI_LLC_STATUS_TAG_152_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_152_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_152_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_152_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_152_CL_TAG_OFFSET })

// Status register of cache line 153
#define AXI_LLC_STATUS_STATUS_153_REG_OFFSET 0x4c8
#define AXI_LLC_STATUS_STATUS_153_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_153_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_153_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_153_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_153_CL_STATUS_OFFSET })

// Tag Address stored in cache line 153
#define AXI_LLC_STATUS_TAG_153_REG_OFFSET 0x4cc
#define AXI_LLC_STATUS_TAG_153_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_153_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_153_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_153_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_153_CL_TAG_OFFSET })

// Status register of cache line 154
#define AXI_LLC_STATUS_STATUS_154_REG_OFFSET 0x4d0
#define AXI_LLC_STATUS_STATUS_154_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_154_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_154_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_154_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_154_CL_STATUS_OFFSET })

// Tag Address stored in cache line 154
#define AXI_LLC_STATUS_TAG_154_REG_OFFSET 0x4d4
#define AXI_LLC_STATUS_TAG_154_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_154_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_154_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_154_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_154_CL_TAG_OFFSET })

// Status register of cache line 155
#define AXI_LLC_STATUS_STATUS_155_REG_OFFSET 0x4d8
#define AXI_LLC_STATUS_STATUS_155_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_155_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_155_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_155_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_155_CL_STATUS_OFFSET })

// Tag Address stored in cache line 155
#define AXI_LLC_STATUS_TAG_155_REG_OFFSET 0x4dc
#define AXI_LLC_STATUS_TAG_155_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_155_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_155_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_155_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_155_CL_TAG_OFFSET })

// Status register of cache line 156
#define AXI_LLC_STATUS_STATUS_156_REG_OFFSET 0x4e0
#define AXI_LLC_STATUS_STATUS_156_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_156_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_156_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_156_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_156_CL_STATUS_OFFSET })

// Tag Address stored in cache line 156
#define AXI_LLC_STATUS_TAG_156_REG_OFFSET 0x4e4
#define AXI_LLC_STATUS_TAG_156_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_156_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_156_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_156_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_156_CL_TAG_OFFSET })

// Status register of cache line 157
#define AXI_LLC_STATUS_STATUS_157_REG_OFFSET 0x4e8
#define AXI_LLC_STATUS_STATUS_157_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_157_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_157_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_157_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_157_CL_STATUS_OFFSET })

// Tag Address stored in cache line 157
#define AXI_LLC_STATUS_TAG_157_REG_OFFSET 0x4ec
#define AXI_LLC_STATUS_TAG_157_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_157_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_157_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_157_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_157_CL_TAG_OFFSET })

// Status register of cache line 158
#define AXI_LLC_STATUS_STATUS_158_REG_OFFSET 0x4f0
#define AXI_LLC_STATUS_STATUS_158_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_158_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_158_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_158_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_158_CL_STATUS_OFFSET })

// Tag Address stored in cache line 158
#define AXI_LLC_STATUS_TAG_158_REG_OFFSET 0x4f4
#define AXI_LLC_STATUS_TAG_158_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_158_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_158_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_158_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_158_CL_TAG_OFFSET })

// Status register of cache line 159
#define AXI_LLC_STATUS_STATUS_159_REG_OFFSET 0x4f8
#define AXI_LLC_STATUS_STATUS_159_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_159_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_159_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_159_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_159_CL_STATUS_OFFSET })

// Tag Address stored in cache line 159
#define AXI_LLC_STATUS_TAG_159_REG_OFFSET 0x4fc
#define AXI_LLC_STATUS_TAG_159_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_159_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_159_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_159_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_159_CL_TAG_OFFSET })

// Status register of cache line 160
#define AXI_LLC_STATUS_STATUS_160_REG_OFFSET 0x500
#define AXI_LLC_STATUS_STATUS_160_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_160_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_160_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_160_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_160_CL_STATUS_OFFSET })

// Tag Address stored in cache line 160
#define AXI_LLC_STATUS_TAG_160_REG_OFFSET 0x504
#define AXI_LLC_STATUS_TAG_160_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_160_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_160_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_160_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_160_CL_TAG_OFFSET })

// Status register of cache line 161
#define AXI_LLC_STATUS_STATUS_161_REG_OFFSET 0x508
#define AXI_LLC_STATUS_STATUS_161_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_161_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_161_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_161_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_161_CL_STATUS_OFFSET })

// Tag Address stored in cache line 161
#define AXI_LLC_STATUS_TAG_161_REG_OFFSET 0x50c
#define AXI_LLC_STATUS_TAG_161_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_161_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_161_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_161_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_161_CL_TAG_OFFSET })

// Status register of cache line 162
#define AXI_LLC_STATUS_STATUS_162_REG_OFFSET 0x510
#define AXI_LLC_STATUS_STATUS_162_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_162_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_162_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_162_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_162_CL_STATUS_OFFSET })

// Tag Address stored in cache line 162
#define AXI_LLC_STATUS_TAG_162_REG_OFFSET 0x514
#define AXI_LLC_STATUS_TAG_162_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_162_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_162_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_162_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_162_CL_TAG_OFFSET })

// Status register of cache line 163
#define AXI_LLC_STATUS_STATUS_163_REG_OFFSET 0x518
#define AXI_LLC_STATUS_STATUS_163_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_163_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_163_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_163_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_163_CL_STATUS_OFFSET })

// Tag Address stored in cache line 163
#define AXI_LLC_STATUS_TAG_163_REG_OFFSET 0x51c
#define AXI_LLC_STATUS_TAG_163_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_163_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_163_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_163_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_163_CL_TAG_OFFSET })

// Status register of cache line 164
#define AXI_LLC_STATUS_STATUS_164_REG_OFFSET 0x520
#define AXI_LLC_STATUS_STATUS_164_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_164_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_164_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_164_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_164_CL_STATUS_OFFSET })

// Tag Address stored in cache line 164
#define AXI_LLC_STATUS_TAG_164_REG_OFFSET 0x524
#define AXI_LLC_STATUS_TAG_164_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_164_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_164_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_164_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_164_CL_TAG_OFFSET })

// Status register of cache line 165
#define AXI_LLC_STATUS_STATUS_165_REG_OFFSET 0x528
#define AXI_LLC_STATUS_STATUS_165_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_165_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_165_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_165_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_165_CL_STATUS_OFFSET })

// Tag Address stored in cache line 165
#define AXI_LLC_STATUS_TAG_165_REG_OFFSET 0x52c
#define AXI_LLC_STATUS_TAG_165_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_165_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_165_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_165_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_165_CL_TAG_OFFSET })

// Status register of cache line 166
#define AXI_LLC_STATUS_STATUS_166_REG_OFFSET 0x530
#define AXI_LLC_STATUS_STATUS_166_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_166_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_166_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_166_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_166_CL_STATUS_OFFSET })

// Tag Address stored in cache line 166
#define AXI_LLC_STATUS_TAG_166_REG_OFFSET 0x534
#define AXI_LLC_STATUS_TAG_166_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_166_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_166_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_166_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_166_CL_TAG_OFFSET })

// Status register of cache line 167
#define AXI_LLC_STATUS_STATUS_167_REG_OFFSET 0x538
#define AXI_LLC_STATUS_STATUS_167_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_167_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_167_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_167_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_167_CL_STATUS_OFFSET })

// Tag Address stored in cache line 167
#define AXI_LLC_STATUS_TAG_167_REG_OFFSET 0x53c
#define AXI_LLC_STATUS_TAG_167_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_167_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_167_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_167_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_167_CL_TAG_OFFSET })

// Status register of cache line 168
#define AXI_LLC_STATUS_STATUS_168_REG_OFFSET 0x540
#define AXI_LLC_STATUS_STATUS_168_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_168_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_168_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_168_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_168_CL_STATUS_OFFSET })

// Tag Address stored in cache line 168
#define AXI_LLC_STATUS_TAG_168_REG_OFFSET 0x544
#define AXI_LLC_STATUS_TAG_168_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_168_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_168_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_168_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_168_CL_TAG_OFFSET })

// Status register of cache line 169
#define AXI_LLC_STATUS_STATUS_169_REG_OFFSET 0x548
#define AXI_LLC_STATUS_STATUS_169_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_169_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_169_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_169_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_169_CL_STATUS_OFFSET })

// Tag Address stored in cache line 169
#define AXI_LLC_STATUS_TAG_169_REG_OFFSET 0x54c
#define AXI_LLC_STATUS_TAG_169_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_169_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_169_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_169_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_169_CL_TAG_OFFSET })

// Status register of cache line 170
#define AXI_LLC_STATUS_STATUS_170_REG_OFFSET 0x550
#define AXI_LLC_STATUS_STATUS_170_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_170_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_170_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_170_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_170_CL_STATUS_OFFSET })

// Tag Address stored in cache line 170
#define AXI_LLC_STATUS_TAG_170_REG_OFFSET 0x554
#define AXI_LLC_STATUS_TAG_170_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_170_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_170_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_170_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_170_CL_TAG_OFFSET })

// Status register of cache line 171
#define AXI_LLC_STATUS_STATUS_171_REG_OFFSET 0x558
#define AXI_LLC_STATUS_STATUS_171_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_171_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_171_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_171_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_171_CL_STATUS_OFFSET })

// Tag Address stored in cache line 171
#define AXI_LLC_STATUS_TAG_171_REG_OFFSET 0x55c
#define AXI_LLC_STATUS_TAG_171_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_171_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_171_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_171_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_171_CL_TAG_OFFSET })

// Status register of cache line 172
#define AXI_LLC_STATUS_STATUS_172_REG_OFFSET 0x560
#define AXI_LLC_STATUS_STATUS_172_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_172_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_172_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_172_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_172_CL_STATUS_OFFSET })

// Tag Address stored in cache line 172
#define AXI_LLC_STATUS_TAG_172_REG_OFFSET 0x564
#define AXI_LLC_STATUS_TAG_172_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_172_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_172_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_172_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_172_CL_TAG_OFFSET })

// Status register of cache line 173
#define AXI_LLC_STATUS_STATUS_173_REG_OFFSET 0x568
#define AXI_LLC_STATUS_STATUS_173_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_173_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_173_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_173_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_173_CL_STATUS_OFFSET })

// Tag Address stored in cache line 173
#define AXI_LLC_STATUS_TAG_173_REG_OFFSET 0x56c
#define AXI_LLC_STATUS_TAG_173_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_173_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_173_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_173_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_173_CL_TAG_OFFSET })

// Status register of cache line 174
#define AXI_LLC_STATUS_STATUS_174_REG_OFFSET 0x570
#define AXI_LLC_STATUS_STATUS_174_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_174_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_174_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_174_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_174_CL_STATUS_OFFSET })

// Tag Address stored in cache line 174
#define AXI_LLC_STATUS_TAG_174_REG_OFFSET 0x574
#define AXI_LLC_STATUS_TAG_174_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_174_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_174_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_174_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_174_CL_TAG_OFFSET })

// Status register of cache line 175
#define AXI_LLC_STATUS_STATUS_175_REG_OFFSET 0x578
#define AXI_LLC_STATUS_STATUS_175_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_175_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_175_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_175_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_175_CL_STATUS_OFFSET })

// Tag Address stored in cache line 175
#define AXI_LLC_STATUS_TAG_175_REG_OFFSET 0x57c
#define AXI_LLC_STATUS_TAG_175_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_175_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_175_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_175_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_175_CL_TAG_OFFSET })

// Status register of cache line 176
#define AXI_LLC_STATUS_STATUS_176_REG_OFFSET 0x580
#define AXI_LLC_STATUS_STATUS_176_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_176_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_176_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_176_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_176_CL_STATUS_OFFSET })

// Tag Address stored in cache line 176
#define AXI_LLC_STATUS_TAG_176_REG_OFFSET 0x584
#define AXI_LLC_STATUS_TAG_176_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_176_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_176_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_176_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_176_CL_TAG_OFFSET })

// Status register of cache line 177
#define AXI_LLC_STATUS_STATUS_177_REG_OFFSET 0x588
#define AXI_LLC_STATUS_STATUS_177_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_177_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_177_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_177_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_177_CL_STATUS_OFFSET })

// Tag Address stored in cache line 177
#define AXI_LLC_STATUS_TAG_177_REG_OFFSET 0x58c
#define AXI_LLC_STATUS_TAG_177_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_177_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_177_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_177_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_177_CL_TAG_OFFSET })

// Status register of cache line 178
#define AXI_LLC_STATUS_STATUS_178_REG_OFFSET 0x590
#define AXI_LLC_STATUS_STATUS_178_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_178_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_178_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_178_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_178_CL_STATUS_OFFSET })

// Tag Address stored in cache line 178
#define AXI_LLC_STATUS_TAG_178_REG_OFFSET 0x594
#define AXI_LLC_STATUS_TAG_178_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_178_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_178_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_178_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_178_CL_TAG_OFFSET })

// Status register of cache line 179
#define AXI_LLC_STATUS_STATUS_179_REG_OFFSET 0x598
#define AXI_LLC_STATUS_STATUS_179_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_179_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_179_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_179_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_179_CL_STATUS_OFFSET })

// Tag Address stored in cache line 179
#define AXI_LLC_STATUS_TAG_179_REG_OFFSET 0x59c
#define AXI_LLC_STATUS_TAG_179_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_179_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_179_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_179_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_179_CL_TAG_OFFSET })

// Status register of cache line 180
#define AXI_LLC_STATUS_STATUS_180_REG_OFFSET 0x5a0
#define AXI_LLC_STATUS_STATUS_180_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_180_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_180_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_180_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_180_CL_STATUS_OFFSET })

// Tag Address stored in cache line 180
#define AXI_LLC_STATUS_TAG_180_REG_OFFSET 0x5a4
#define AXI_LLC_STATUS_TAG_180_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_180_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_180_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_180_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_180_CL_TAG_OFFSET })

// Status register of cache line 181
#define AXI_LLC_STATUS_STATUS_181_REG_OFFSET 0x5a8
#define AXI_LLC_STATUS_STATUS_181_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_181_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_181_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_181_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_181_CL_STATUS_OFFSET })

// Tag Address stored in cache line 181
#define AXI_LLC_STATUS_TAG_181_REG_OFFSET 0x5ac
#define AXI_LLC_STATUS_TAG_181_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_181_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_181_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_181_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_181_CL_TAG_OFFSET })

// Status register of cache line 182
#define AXI_LLC_STATUS_STATUS_182_REG_OFFSET 0x5b0
#define AXI_LLC_STATUS_STATUS_182_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_182_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_182_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_182_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_182_CL_STATUS_OFFSET })

// Tag Address stored in cache line 182
#define AXI_LLC_STATUS_TAG_182_REG_OFFSET 0x5b4
#define AXI_LLC_STATUS_TAG_182_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_182_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_182_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_182_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_182_CL_TAG_OFFSET })

// Status register of cache line 183
#define AXI_LLC_STATUS_STATUS_183_REG_OFFSET 0x5b8
#define AXI_LLC_STATUS_STATUS_183_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_183_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_183_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_183_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_183_CL_STATUS_OFFSET })

// Tag Address stored in cache line 183
#define AXI_LLC_STATUS_TAG_183_REG_OFFSET 0x5bc
#define AXI_LLC_STATUS_TAG_183_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_183_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_183_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_183_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_183_CL_TAG_OFFSET })

// Status register of cache line 184
#define AXI_LLC_STATUS_STATUS_184_REG_OFFSET 0x5c0
#define AXI_LLC_STATUS_STATUS_184_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_184_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_184_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_184_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_184_CL_STATUS_OFFSET })

// Tag Address stored in cache line 184
#define AXI_LLC_STATUS_TAG_184_REG_OFFSET 0x5c4
#define AXI_LLC_STATUS_TAG_184_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_184_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_184_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_184_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_184_CL_TAG_OFFSET })

// Status register of cache line 185
#define AXI_LLC_STATUS_STATUS_185_REG_OFFSET 0x5c8
#define AXI_LLC_STATUS_STATUS_185_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_185_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_185_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_185_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_185_CL_STATUS_OFFSET })

// Tag Address stored in cache line 185
#define AXI_LLC_STATUS_TAG_185_REG_OFFSET 0x5cc
#define AXI_LLC_STATUS_TAG_185_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_185_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_185_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_185_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_185_CL_TAG_OFFSET })

// Status register of cache line 186
#define AXI_LLC_STATUS_STATUS_186_REG_OFFSET 0x5d0
#define AXI_LLC_STATUS_STATUS_186_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_186_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_186_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_186_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_186_CL_STATUS_OFFSET })

// Tag Address stored in cache line 186
#define AXI_LLC_STATUS_TAG_186_REG_OFFSET 0x5d4
#define AXI_LLC_STATUS_TAG_186_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_186_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_186_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_186_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_186_CL_TAG_OFFSET })

// Status register of cache line 187
#define AXI_LLC_STATUS_STATUS_187_REG_OFFSET 0x5d8
#define AXI_LLC_STATUS_STATUS_187_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_187_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_187_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_187_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_187_CL_STATUS_OFFSET })

// Tag Address stored in cache line 187
#define AXI_LLC_STATUS_TAG_187_REG_OFFSET 0x5dc
#define AXI_LLC_STATUS_TAG_187_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_187_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_187_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_187_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_187_CL_TAG_OFFSET })

// Status register of cache line 188
#define AXI_LLC_STATUS_STATUS_188_REG_OFFSET 0x5e0
#define AXI_LLC_STATUS_STATUS_188_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_188_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_188_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_188_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_188_CL_STATUS_OFFSET })

// Tag Address stored in cache line 188
#define AXI_LLC_STATUS_TAG_188_REG_OFFSET 0x5e4
#define AXI_LLC_STATUS_TAG_188_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_188_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_188_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_188_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_188_CL_TAG_OFFSET })

// Status register of cache line 189
#define AXI_LLC_STATUS_STATUS_189_REG_OFFSET 0x5e8
#define AXI_LLC_STATUS_STATUS_189_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_189_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_189_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_189_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_189_CL_STATUS_OFFSET })

// Tag Address stored in cache line 189
#define AXI_LLC_STATUS_TAG_189_REG_OFFSET 0x5ec
#define AXI_LLC_STATUS_TAG_189_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_189_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_189_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_189_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_189_CL_TAG_OFFSET })

// Status register of cache line 190
#define AXI_LLC_STATUS_STATUS_190_REG_OFFSET 0x5f0
#define AXI_LLC_STATUS_STATUS_190_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_190_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_190_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_190_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_190_CL_STATUS_OFFSET })

// Tag Address stored in cache line 190
#define AXI_LLC_STATUS_TAG_190_REG_OFFSET 0x5f4
#define AXI_LLC_STATUS_TAG_190_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_190_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_190_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_190_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_190_CL_TAG_OFFSET })

// Status register of cache line 191
#define AXI_LLC_STATUS_STATUS_191_REG_OFFSET 0x5f8
#define AXI_LLC_STATUS_STATUS_191_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_191_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_191_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_191_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_191_CL_STATUS_OFFSET })

// Tag Address stored in cache line 191
#define AXI_LLC_STATUS_TAG_191_REG_OFFSET 0x5fc
#define AXI_LLC_STATUS_TAG_191_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_191_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_191_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_191_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_191_CL_TAG_OFFSET })

// Status register of cache line 192
#define AXI_LLC_STATUS_STATUS_192_REG_OFFSET 0x600
#define AXI_LLC_STATUS_STATUS_192_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_192_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_192_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_192_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_192_CL_STATUS_OFFSET })

// Tag Address stored in cache line 192
#define AXI_LLC_STATUS_TAG_192_REG_OFFSET 0x604
#define AXI_LLC_STATUS_TAG_192_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_192_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_192_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_192_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_192_CL_TAG_OFFSET })

// Status register of cache line 193
#define AXI_LLC_STATUS_STATUS_193_REG_OFFSET 0x608
#define AXI_LLC_STATUS_STATUS_193_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_193_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_193_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_193_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_193_CL_STATUS_OFFSET })

// Tag Address stored in cache line 193
#define AXI_LLC_STATUS_TAG_193_REG_OFFSET 0x60c
#define AXI_LLC_STATUS_TAG_193_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_193_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_193_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_193_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_193_CL_TAG_OFFSET })

// Status register of cache line 194
#define AXI_LLC_STATUS_STATUS_194_REG_OFFSET 0x610
#define AXI_LLC_STATUS_STATUS_194_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_194_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_194_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_194_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_194_CL_STATUS_OFFSET })

// Tag Address stored in cache line 194
#define AXI_LLC_STATUS_TAG_194_REG_OFFSET 0x614
#define AXI_LLC_STATUS_TAG_194_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_194_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_194_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_194_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_194_CL_TAG_OFFSET })

// Status register of cache line 195
#define AXI_LLC_STATUS_STATUS_195_REG_OFFSET 0x618
#define AXI_LLC_STATUS_STATUS_195_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_195_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_195_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_195_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_195_CL_STATUS_OFFSET })

// Tag Address stored in cache line 195
#define AXI_LLC_STATUS_TAG_195_REG_OFFSET 0x61c
#define AXI_LLC_STATUS_TAG_195_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_195_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_195_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_195_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_195_CL_TAG_OFFSET })

// Status register of cache line 196
#define AXI_LLC_STATUS_STATUS_196_REG_OFFSET 0x620
#define AXI_LLC_STATUS_STATUS_196_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_196_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_196_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_196_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_196_CL_STATUS_OFFSET })

// Tag Address stored in cache line 196
#define AXI_LLC_STATUS_TAG_196_REG_OFFSET 0x624
#define AXI_LLC_STATUS_TAG_196_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_196_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_196_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_196_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_196_CL_TAG_OFFSET })

// Status register of cache line 197
#define AXI_LLC_STATUS_STATUS_197_REG_OFFSET 0x628
#define AXI_LLC_STATUS_STATUS_197_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_197_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_197_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_197_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_197_CL_STATUS_OFFSET })

// Tag Address stored in cache line 197
#define AXI_LLC_STATUS_TAG_197_REG_OFFSET 0x62c
#define AXI_LLC_STATUS_TAG_197_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_197_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_197_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_197_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_197_CL_TAG_OFFSET })

// Status register of cache line 198
#define AXI_LLC_STATUS_STATUS_198_REG_OFFSET 0x630
#define AXI_LLC_STATUS_STATUS_198_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_198_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_198_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_198_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_198_CL_STATUS_OFFSET })

// Tag Address stored in cache line 198
#define AXI_LLC_STATUS_TAG_198_REG_OFFSET 0x634
#define AXI_LLC_STATUS_TAG_198_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_198_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_198_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_198_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_198_CL_TAG_OFFSET })

// Status register of cache line 199
#define AXI_LLC_STATUS_STATUS_199_REG_OFFSET 0x638
#define AXI_LLC_STATUS_STATUS_199_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_199_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_199_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_199_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_199_CL_STATUS_OFFSET })

// Tag Address stored in cache line 199
#define AXI_LLC_STATUS_TAG_199_REG_OFFSET 0x63c
#define AXI_LLC_STATUS_TAG_199_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_199_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_199_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_199_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_199_CL_TAG_OFFSET })

// Status register of cache line 200
#define AXI_LLC_STATUS_STATUS_200_REG_OFFSET 0x640
#define AXI_LLC_STATUS_STATUS_200_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_200_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_200_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_200_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_200_CL_STATUS_OFFSET })

// Tag Address stored in cache line 200
#define AXI_LLC_STATUS_TAG_200_REG_OFFSET 0x644
#define AXI_LLC_STATUS_TAG_200_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_200_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_200_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_200_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_200_CL_TAG_OFFSET })

// Status register of cache line 201
#define AXI_LLC_STATUS_STATUS_201_REG_OFFSET 0x648
#define AXI_LLC_STATUS_STATUS_201_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_201_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_201_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_201_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_201_CL_STATUS_OFFSET })

// Tag Address stored in cache line 201
#define AXI_LLC_STATUS_TAG_201_REG_OFFSET 0x64c
#define AXI_LLC_STATUS_TAG_201_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_201_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_201_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_201_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_201_CL_TAG_OFFSET })

// Status register of cache line 202
#define AXI_LLC_STATUS_STATUS_202_REG_OFFSET 0x650
#define AXI_LLC_STATUS_STATUS_202_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_202_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_202_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_202_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_202_CL_STATUS_OFFSET })

// Tag Address stored in cache line 202
#define AXI_LLC_STATUS_TAG_202_REG_OFFSET 0x654
#define AXI_LLC_STATUS_TAG_202_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_202_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_202_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_202_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_202_CL_TAG_OFFSET })

// Status register of cache line 203
#define AXI_LLC_STATUS_STATUS_203_REG_OFFSET 0x658
#define AXI_LLC_STATUS_STATUS_203_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_203_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_203_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_203_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_203_CL_STATUS_OFFSET })

// Tag Address stored in cache line 203
#define AXI_LLC_STATUS_TAG_203_REG_OFFSET 0x65c
#define AXI_LLC_STATUS_TAG_203_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_203_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_203_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_203_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_203_CL_TAG_OFFSET })

// Status register of cache line 204
#define AXI_LLC_STATUS_STATUS_204_REG_OFFSET 0x660
#define AXI_LLC_STATUS_STATUS_204_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_204_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_204_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_204_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_204_CL_STATUS_OFFSET })

// Tag Address stored in cache line 204
#define AXI_LLC_STATUS_TAG_204_REG_OFFSET 0x664
#define AXI_LLC_STATUS_TAG_204_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_204_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_204_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_204_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_204_CL_TAG_OFFSET })

// Status register of cache line 205
#define AXI_LLC_STATUS_STATUS_205_REG_OFFSET 0x668
#define AXI_LLC_STATUS_STATUS_205_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_205_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_205_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_205_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_205_CL_STATUS_OFFSET })

// Tag Address stored in cache line 205
#define AXI_LLC_STATUS_TAG_205_REG_OFFSET 0x66c
#define AXI_LLC_STATUS_TAG_205_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_205_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_205_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_205_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_205_CL_TAG_OFFSET })

// Status register of cache line 206
#define AXI_LLC_STATUS_STATUS_206_REG_OFFSET 0x670
#define AXI_LLC_STATUS_STATUS_206_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_206_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_206_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_206_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_206_CL_STATUS_OFFSET })

// Tag Address stored in cache line 206
#define AXI_LLC_STATUS_TAG_206_REG_OFFSET 0x674
#define AXI_LLC_STATUS_TAG_206_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_206_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_206_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_206_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_206_CL_TAG_OFFSET })

// Status register of cache line 207
#define AXI_LLC_STATUS_STATUS_207_REG_OFFSET 0x678
#define AXI_LLC_STATUS_STATUS_207_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_207_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_207_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_207_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_207_CL_STATUS_OFFSET })

// Tag Address stored in cache line 207
#define AXI_LLC_STATUS_TAG_207_REG_OFFSET 0x67c
#define AXI_LLC_STATUS_TAG_207_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_207_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_207_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_207_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_207_CL_TAG_OFFSET })

// Status register of cache line 208
#define AXI_LLC_STATUS_STATUS_208_REG_OFFSET 0x680
#define AXI_LLC_STATUS_STATUS_208_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_208_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_208_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_208_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_208_CL_STATUS_OFFSET })

// Tag Address stored in cache line 208
#define AXI_LLC_STATUS_TAG_208_REG_OFFSET 0x684
#define AXI_LLC_STATUS_TAG_208_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_208_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_208_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_208_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_208_CL_TAG_OFFSET })

// Status register of cache line 209
#define AXI_LLC_STATUS_STATUS_209_REG_OFFSET 0x688
#define AXI_LLC_STATUS_STATUS_209_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_209_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_209_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_209_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_209_CL_STATUS_OFFSET })

// Tag Address stored in cache line 209
#define AXI_LLC_STATUS_TAG_209_REG_OFFSET 0x68c
#define AXI_LLC_STATUS_TAG_209_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_209_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_209_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_209_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_209_CL_TAG_OFFSET })

// Status register of cache line 210
#define AXI_LLC_STATUS_STATUS_210_REG_OFFSET 0x690
#define AXI_LLC_STATUS_STATUS_210_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_210_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_210_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_210_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_210_CL_STATUS_OFFSET })

// Tag Address stored in cache line 210
#define AXI_LLC_STATUS_TAG_210_REG_OFFSET 0x694
#define AXI_LLC_STATUS_TAG_210_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_210_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_210_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_210_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_210_CL_TAG_OFFSET })

// Status register of cache line 211
#define AXI_LLC_STATUS_STATUS_211_REG_OFFSET 0x698
#define AXI_LLC_STATUS_STATUS_211_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_211_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_211_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_211_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_211_CL_STATUS_OFFSET })

// Tag Address stored in cache line 211
#define AXI_LLC_STATUS_TAG_211_REG_OFFSET 0x69c
#define AXI_LLC_STATUS_TAG_211_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_211_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_211_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_211_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_211_CL_TAG_OFFSET })

// Status register of cache line 212
#define AXI_LLC_STATUS_STATUS_212_REG_OFFSET 0x6a0
#define AXI_LLC_STATUS_STATUS_212_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_212_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_212_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_212_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_212_CL_STATUS_OFFSET })

// Tag Address stored in cache line 212
#define AXI_LLC_STATUS_TAG_212_REG_OFFSET 0x6a4
#define AXI_LLC_STATUS_TAG_212_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_212_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_212_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_212_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_212_CL_TAG_OFFSET })

// Status register of cache line 213
#define AXI_LLC_STATUS_STATUS_213_REG_OFFSET 0x6a8
#define AXI_LLC_STATUS_STATUS_213_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_213_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_213_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_213_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_213_CL_STATUS_OFFSET })

// Tag Address stored in cache line 213
#define AXI_LLC_STATUS_TAG_213_REG_OFFSET 0x6ac
#define AXI_LLC_STATUS_TAG_213_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_213_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_213_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_213_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_213_CL_TAG_OFFSET })

// Status register of cache line 214
#define AXI_LLC_STATUS_STATUS_214_REG_OFFSET 0x6b0
#define AXI_LLC_STATUS_STATUS_214_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_214_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_214_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_214_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_214_CL_STATUS_OFFSET })

// Tag Address stored in cache line 214
#define AXI_LLC_STATUS_TAG_214_REG_OFFSET 0x6b4
#define AXI_LLC_STATUS_TAG_214_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_214_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_214_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_214_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_214_CL_TAG_OFFSET })

// Status register of cache line 215
#define AXI_LLC_STATUS_STATUS_215_REG_OFFSET 0x6b8
#define AXI_LLC_STATUS_STATUS_215_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_215_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_215_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_215_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_215_CL_STATUS_OFFSET })

// Tag Address stored in cache line 215
#define AXI_LLC_STATUS_TAG_215_REG_OFFSET 0x6bc
#define AXI_LLC_STATUS_TAG_215_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_215_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_215_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_215_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_215_CL_TAG_OFFSET })

// Status register of cache line 216
#define AXI_LLC_STATUS_STATUS_216_REG_OFFSET 0x6c0
#define AXI_LLC_STATUS_STATUS_216_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_216_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_216_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_216_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_216_CL_STATUS_OFFSET })

// Tag Address stored in cache line 216
#define AXI_LLC_STATUS_TAG_216_REG_OFFSET 0x6c4
#define AXI_LLC_STATUS_TAG_216_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_216_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_216_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_216_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_216_CL_TAG_OFFSET })

// Status register of cache line 217
#define AXI_LLC_STATUS_STATUS_217_REG_OFFSET 0x6c8
#define AXI_LLC_STATUS_STATUS_217_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_217_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_217_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_217_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_217_CL_STATUS_OFFSET })

// Tag Address stored in cache line 217
#define AXI_LLC_STATUS_TAG_217_REG_OFFSET 0x6cc
#define AXI_LLC_STATUS_TAG_217_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_217_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_217_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_217_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_217_CL_TAG_OFFSET })

// Status register of cache line 218
#define AXI_LLC_STATUS_STATUS_218_REG_OFFSET 0x6d0
#define AXI_LLC_STATUS_STATUS_218_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_218_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_218_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_218_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_218_CL_STATUS_OFFSET })

// Tag Address stored in cache line 218
#define AXI_LLC_STATUS_TAG_218_REG_OFFSET 0x6d4
#define AXI_LLC_STATUS_TAG_218_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_218_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_218_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_218_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_218_CL_TAG_OFFSET })

// Status register of cache line 219
#define AXI_LLC_STATUS_STATUS_219_REG_OFFSET 0x6d8
#define AXI_LLC_STATUS_STATUS_219_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_219_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_219_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_219_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_219_CL_STATUS_OFFSET })

// Tag Address stored in cache line 219
#define AXI_LLC_STATUS_TAG_219_REG_OFFSET 0x6dc
#define AXI_LLC_STATUS_TAG_219_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_219_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_219_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_219_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_219_CL_TAG_OFFSET })

// Status register of cache line 220
#define AXI_LLC_STATUS_STATUS_220_REG_OFFSET 0x6e0
#define AXI_LLC_STATUS_STATUS_220_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_220_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_220_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_220_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_220_CL_STATUS_OFFSET })

// Tag Address stored in cache line 220
#define AXI_LLC_STATUS_TAG_220_REG_OFFSET 0x6e4
#define AXI_LLC_STATUS_TAG_220_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_220_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_220_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_220_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_220_CL_TAG_OFFSET })

// Status register of cache line 221
#define AXI_LLC_STATUS_STATUS_221_REG_OFFSET 0x6e8
#define AXI_LLC_STATUS_STATUS_221_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_221_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_221_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_221_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_221_CL_STATUS_OFFSET })

// Tag Address stored in cache line 221
#define AXI_LLC_STATUS_TAG_221_REG_OFFSET 0x6ec
#define AXI_LLC_STATUS_TAG_221_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_221_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_221_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_221_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_221_CL_TAG_OFFSET })

// Status register of cache line 222
#define AXI_LLC_STATUS_STATUS_222_REG_OFFSET 0x6f0
#define AXI_LLC_STATUS_STATUS_222_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_222_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_222_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_222_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_222_CL_STATUS_OFFSET })

// Tag Address stored in cache line 222
#define AXI_LLC_STATUS_TAG_222_REG_OFFSET 0x6f4
#define AXI_LLC_STATUS_TAG_222_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_222_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_222_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_222_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_222_CL_TAG_OFFSET })

// Status register of cache line 223
#define AXI_LLC_STATUS_STATUS_223_REG_OFFSET 0x6f8
#define AXI_LLC_STATUS_STATUS_223_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_223_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_223_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_223_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_223_CL_STATUS_OFFSET })

// Tag Address stored in cache line 223
#define AXI_LLC_STATUS_TAG_223_REG_OFFSET 0x6fc
#define AXI_LLC_STATUS_TAG_223_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_223_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_223_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_223_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_223_CL_TAG_OFFSET })

// Status register of cache line 224
#define AXI_LLC_STATUS_STATUS_224_REG_OFFSET 0x700
#define AXI_LLC_STATUS_STATUS_224_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_224_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_224_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_224_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_224_CL_STATUS_OFFSET })

// Tag Address stored in cache line 224
#define AXI_LLC_STATUS_TAG_224_REG_OFFSET 0x704
#define AXI_LLC_STATUS_TAG_224_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_224_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_224_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_224_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_224_CL_TAG_OFFSET })

// Status register of cache line 225
#define AXI_LLC_STATUS_STATUS_225_REG_OFFSET 0x708
#define AXI_LLC_STATUS_STATUS_225_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_225_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_225_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_225_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_225_CL_STATUS_OFFSET })

// Tag Address stored in cache line 225
#define AXI_LLC_STATUS_TAG_225_REG_OFFSET 0x70c
#define AXI_LLC_STATUS_TAG_225_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_225_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_225_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_225_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_225_CL_TAG_OFFSET })

// Status register of cache line 226
#define AXI_LLC_STATUS_STATUS_226_REG_OFFSET 0x710
#define AXI_LLC_STATUS_STATUS_226_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_226_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_226_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_226_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_226_CL_STATUS_OFFSET })

// Tag Address stored in cache line 226
#define AXI_LLC_STATUS_TAG_226_REG_OFFSET 0x714
#define AXI_LLC_STATUS_TAG_226_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_226_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_226_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_226_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_226_CL_TAG_OFFSET })

// Status register of cache line 227
#define AXI_LLC_STATUS_STATUS_227_REG_OFFSET 0x718
#define AXI_LLC_STATUS_STATUS_227_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_227_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_227_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_227_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_227_CL_STATUS_OFFSET })

// Tag Address stored in cache line 227
#define AXI_LLC_STATUS_TAG_227_REG_OFFSET 0x71c
#define AXI_LLC_STATUS_TAG_227_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_227_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_227_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_227_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_227_CL_TAG_OFFSET })

// Status register of cache line 228
#define AXI_LLC_STATUS_STATUS_228_REG_OFFSET 0x720
#define AXI_LLC_STATUS_STATUS_228_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_228_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_228_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_228_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_228_CL_STATUS_OFFSET })

// Tag Address stored in cache line 228
#define AXI_LLC_STATUS_TAG_228_REG_OFFSET 0x724
#define AXI_LLC_STATUS_TAG_228_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_228_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_228_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_228_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_228_CL_TAG_OFFSET })

// Status register of cache line 229
#define AXI_LLC_STATUS_STATUS_229_REG_OFFSET 0x728
#define AXI_LLC_STATUS_STATUS_229_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_229_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_229_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_229_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_229_CL_STATUS_OFFSET })

// Tag Address stored in cache line 229
#define AXI_LLC_STATUS_TAG_229_REG_OFFSET 0x72c
#define AXI_LLC_STATUS_TAG_229_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_229_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_229_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_229_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_229_CL_TAG_OFFSET })

// Status register of cache line 230
#define AXI_LLC_STATUS_STATUS_230_REG_OFFSET 0x730
#define AXI_LLC_STATUS_STATUS_230_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_230_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_230_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_230_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_230_CL_STATUS_OFFSET })

// Tag Address stored in cache line 230
#define AXI_LLC_STATUS_TAG_230_REG_OFFSET 0x734
#define AXI_LLC_STATUS_TAG_230_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_230_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_230_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_230_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_230_CL_TAG_OFFSET })

// Status register of cache line 231
#define AXI_LLC_STATUS_STATUS_231_REG_OFFSET 0x738
#define AXI_LLC_STATUS_STATUS_231_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_231_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_231_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_231_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_231_CL_STATUS_OFFSET })

// Tag Address stored in cache line 231
#define AXI_LLC_STATUS_TAG_231_REG_OFFSET 0x73c
#define AXI_LLC_STATUS_TAG_231_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_231_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_231_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_231_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_231_CL_TAG_OFFSET })

// Status register of cache line 232
#define AXI_LLC_STATUS_STATUS_232_REG_OFFSET 0x740
#define AXI_LLC_STATUS_STATUS_232_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_232_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_232_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_232_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_232_CL_STATUS_OFFSET })

// Tag Address stored in cache line 232
#define AXI_LLC_STATUS_TAG_232_REG_OFFSET 0x744
#define AXI_LLC_STATUS_TAG_232_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_232_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_232_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_232_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_232_CL_TAG_OFFSET })

// Status register of cache line 233
#define AXI_LLC_STATUS_STATUS_233_REG_OFFSET 0x748
#define AXI_LLC_STATUS_STATUS_233_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_233_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_233_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_233_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_233_CL_STATUS_OFFSET })

// Tag Address stored in cache line 233
#define AXI_LLC_STATUS_TAG_233_REG_OFFSET 0x74c
#define AXI_LLC_STATUS_TAG_233_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_233_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_233_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_233_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_233_CL_TAG_OFFSET })

// Status register of cache line 234
#define AXI_LLC_STATUS_STATUS_234_REG_OFFSET 0x750
#define AXI_LLC_STATUS_STATUS_234_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_234_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_234_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_234_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_234_CL_STATUS_OFFSET })

// Tag Address stored in cache line 234
#define AXI_LLC_STATUS_TAG_234_REG_OFFSET 0x754
#define AXI_LLC_STATUS_TAG_234_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_234_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_234_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_234_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_234_CL_TAG_OFFSET })

// Status register of cache line 235
#define AXI_LLC_STATUS_STATUS_235_REG_OFFSET 0x758
#define AXI_LLC_STATUS_STATUS_235_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_235_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_235_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_235_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_235_CL_STATUS_OFFSET })

// Tag Address stored in cache line 235
#define AXI_LLC_STATUS_TAG_235_REG_OFFSET 0x75c
#define AXI_LLC_STATUS_TAG_235_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_235_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_235_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_235_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_235_CL_TAG_OFFSET })

// Status register of cache line 236
#define AXI_LLC_STATUS_STATUS_236_REG_OFFSET 0x760
#define AXI_LLC_STATUS_STATUS_236_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_236_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_236_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_236_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_236_CL_STATUS_OFFSET })

// Tag Address stored in cache line 236
#define AXI_LLC_STATUS_TAG_236_REG_OFFSET 0x764
#define AXI_LLC_STATUS_TAG_236_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_236_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_236_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_236_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_236_CL_TAG_OFFSET })

// Status register of cache line 237
#define AXI_LLC_STATUS_STATUS_237_REG_OFFSET 0x768
#define AXI_LLC_STATUS_STATUS_237_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_237_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_237_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_237_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_237_CL_STATUS_OFFSET })

// Tag Address stored in cache line 237
#define AXI_LLC_STATUS_TAG_237_REG_OFFSET 0x76c
#define AXI_LLC_STATUS_TAG_237_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_237_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_237_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_237_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_237_CL_TAG_OFFSET })

// Status register of cache line 238
#define AXI_LLC_STATUS_STATUS_238_REG_OFFSET 0x770
#define AXI_LLC_STATUS_STATUS_238_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_238_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_238_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_238_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_238_CL_STATUS_OFFSET })

// Tag Address stored in cache line 238
#define AXI_LLC_STATUS_TAG_238_REG_OFFSET 0x774
#define AXI_LLC_STATUS_TAG_238_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_238_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_238_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_238_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_238_CL_TAG_OFFSET })

// Status register of cache line 239
#define AXI_LLC_STATUS_STATUS_239_REG_OFFSET 0x778
#define AXI_LLC_STATUS_STATUS_239_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_239_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_239_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_239_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_239_CL_STATUS_OFFSET })

// Tag Address stored in cache line 239
#define AXI_LLC_STATUS_TAG_239_REG_OFFSET 0x77c
#define AXI_LLC_STATUS_TAG_239_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_239_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_239_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_239_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_239_CL_TAG_OFFSET })

// Status register of cache line 240
#define AXI_LLC_STATUS_STATUS_240_REG_OFFSET 0x780
#define AXI_LLC_STATUS_STATUS_240_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_240_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_240_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_240_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_240_CL_STATUS_OFFSET })

// Tag Address stored in cache line 240
#define AXI_LLC_STATUS_TAG_240_REG_OFFSET 0x784
#define AXI_LLC_STATUS_TAG_240_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_240_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_240_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_240_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_240_CL_TAG_OFFSET })

// Status register of cache line 241
#define AXI_LLC_STATUS_STATUS_241_REG_OFFSET 0x788
#define AXI_LLC_STATUS_STATUS_241_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_241_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_241_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_241_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_241_CL_STATUS_OFFSET })

// Tag Address stored in cache line 241
#define AXI_LLC_STATUS_TAG_241_REG_OFFSET 0x78c
#define AXI_LLC_STATUS_TAG_241_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_241_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_241_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_241_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_241_CL_TAG_OFFSET })

// Status register of cache line 242
#define AXI_LLC_STATUS_STATUS_242_REG_OFFSET 0x790
#define AXI_LLC_STATUS_STATUS_242_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_242_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_242_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_242_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_242_CL_STATUS_OFFSET })

// Tag Address stored in cache line 242
#define AXI_LLC_STATUS_TAG_242_REG_OFFSET 0x794
#define AXI_LLC_STATUS_TAG_242_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_242_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_242_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_242_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_242_CL_TAG_OFFSET })

// Status register of cache line 243
#define AXI_LLC_STATUS_STATUS_243_REG_OFFSET 0x798
#define AXI_LLC_STATUS_STATUS_243_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_243_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_243_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_243_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_243_CL_STATUS_OFFSET })

// Tag Address stored in cache line 243
#define AXI_LLC_STATUS_TAG_243_REG_OFFSET 0x79c
#define AXI_LLC_STATUS_TAG_243_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_243_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_243_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_243_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_243_CL_TAG_OFFSET })

// Status register of cache line 244
#define AXI_LLC_STATUS_STATUS_244_REG_OFFSET 0x7a0
#define AXI_LLC_STATUS_STATUS_244_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_244_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_244_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_244_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_244_CL_STATUS_OFFSET })

// Tag Address stored in cache line 244
#define AXI_LLC_STATUS_TAG_244_REG_OFFSET 0x7a4
#define AXI_LLC_STATUS_TAG_244_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_244_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_244_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_244_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_244_CL_TAG_OFFSET })

// Status register of cache line 245
#define AXI_LLC_STATUS_STATUS_245_REG_OFFSET 0x7a8
#define AXI_LLC_STATUS_STATUS_245_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_245_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_245_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_245_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_245_CL_STATUS_OFFSET })

// Tag Address stored in cache line 245
#define AXI_LLC_STATUS_TAG_245_REG_OFFSET 0x7ac
#define AXI_LLC_STATUS_TAG_245_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_245_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_245_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_245_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_245_CL_TAG_OFFSET })

// Status register of cache line 246
#define AXI_LLC_STATUS_STATUS_246_REG_OFFSET 0x7b0
#define AXI_LLC_STATUS_STATUS_246_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_246_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_246_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_246_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_246_CL_STATUS_OFFSET })

// Tag Address stored in cache line 246
#define AXI_LLC_STATUS_TAG_246_REG_OFFSET 0x7b4
#define AXI_LLC_STATUS_TAG_246_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_246_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_246_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_246_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_246_CL_TAG_OFFSET })

// Status register of cache line 247
#define AXI_LLC_STATUS_STATUS_247_REG_OFFSET 0x7b8
#define AXI_LLC_STATUS_STATUS_247_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_247_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_247_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_247_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_247_CL_STATUS_OFFSET })

// Tag Address stored in cache line 247
#define AXI_LLC_STATUS_TAG_247_REG_OFFSET 0x7bc
#define AXI_LLC_STATUS_TAG_247_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_247_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_247_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_247_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_247_CL_TAG_OFFSET })

// Status register of cache line 248
#define AXI_LLC_STATUS_STATUS_248_REG_OFFSET 0x7c0
#define AXI_LLC_STATUS_STATUS_248_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_248_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_248_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_248_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_248_CL_STATUS_OFFSET })

// Tag Address stored in cache line 248
#define AXI_LLC_STATUS_TAG_248_REG_OFFSET 0x7c4
#define AXI_LLC_STATUS_TAG_248_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_248_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_248_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_248_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_248_CL_TAG_OFFSET })

// Status register of cache line 249
#define AXI_LLC_STATUS_STATUS_249_REG_OFFSET 0x7c8
#define AXI_LLC_STATUS_STATUS_249_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_249_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_249_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_249_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_249_CL_STATUS_OFFSET })

// Tag Address stored in cache line 249
#define AXI_LLC_STATUS_TAG_249_REG_OFFSET 0x7cc
#define AXI_LLC_STATUS_TAG_249_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_249_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_249_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_249_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_249_CL_TAG_OFFSET })

// Status register of cache line 250
#define AXI_LLC_STATUS_STATUS_250_REG_OFFSET 0x7d0
#define AXI_LLC_STATUS_STATUS_250_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_250_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_250_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_250_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_250_CL_STATUS_OFFSET })

// Tag Address stored in cache line 250
#define AXI_LLC_STATUS_TAG_250_REG_OFFSET 0x7d4
#define AXI_LLC_STATUS_TAG_250_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_250_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_250_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_250_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_250_CL_TAG_OFFSET })

// Status register of cache line 251
#define AXI_LLC_STATUS_STATUS_251_REG_OFFSET 0x7d8
#define AXI_LLC_STATUS_STATUS_251_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_251_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_251_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_251_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_251_CL_STATUS_OFFSET })

// Tag Address stored in cache line 251
#define AXI_LLC_STATUS_TAG_251_REG_OFFSET 0x7dc
#define AXI_LLC_STATUS_TAG_251_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_251_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_251_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_251_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_251_CL_TAG_OFFSET })

// Status register of cache line 252
#define AXI_LLC_STATUS_STATUS_252_REG_OFFSET 0x7e0
#define AXI_LLC_STATUS_STATUS_252_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_252_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_252_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_252_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_252_CL_STATUS_OFFSET })

// Tag Address stored in cache line 252
#define AXI_LLC_STATUS_TAG_252_REG_OFFSET 0x7e4
#define AXI_LLC_STATUS_TAG_252_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_252_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_252_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_252_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_252_CL_TAG_OFFSET })

// Status register of cache line 253
#define AXI_LLC_STATUS_STATUS_253_REG_OFFSET 0x7e8
#define AXI_LLC_STATUS_STATUS_253_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_253_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_253_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_253_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_253_CL_STATUS_OFFSET })

// Tag Address stored in cache line 253
#define AXI_LLC_STATUS_TAG_253_REG_OFFSET 0x7ec
#define AXI_LLC_STATUS_TAG_253_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_253_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_253_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_253_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_253_CL_TAG_OFFSET })

// Status register of cache line 254
#define AXI_LLC_STATUS_STATUS_254_REG_OFFSET 0x7f0
#define AXI_LLC_STATUS_STATUS_254_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_254_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_254_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_254_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_254_CL_STATUS_OFFSET })

// Tag Address stored in cache line 254
#define AXI_LLC_STATUS_TAG_254_REG_OFFSET 0x7f4
#define AXI_LLC_STATUS_TAG_254_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_254_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_254_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_254_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_254_CL_TAG_OFFSET })

// Status register of cache line 255
#define AXI_LLC_STATUS_STATUS_255_REG_OFFSET 0x7f8
#define AXI_LLC_STATUS_STATUS_255_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_255_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_255_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_255_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_255_CL_STATUS_OFFSET })

// Tag Address stored in cache line 255
#define AXI_LLC_STATUS_TAG_255_REG_OFFSET 0x7fc
#define AXI_LLC_STATUS_TAG_255_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_255_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_255_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_255_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_255_CL_TAG_OFFSET })

// Status register of cache line 256
#define AXI_LLC_STATUS_STATUS_256_REG_OFFSET 0x800
#define AXI_LLC_STATUS_STATUS_256_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_256_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_256_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_256_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_256_CL_STATUS_OFFSET })

// Tag Address stored in cache line 256
#define AXI_LLC_STATUS_TAG_256_REG_OFFSET 0x804
#define AXI_LLC_STATUS_TAG_256_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_256_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_256_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_256_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_256_CL_TAG_OFFSET })

// Status register of cache line 257
#define AXI_LLC_STATUS_STATUS_257_REG_OFFSET 0x808
#define AXI_LLC_STATUS_STATUS_257_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_257_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_257_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_257_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_257_CL_STATUS_OFFSET })

// Tag Address stored in cache line 257
#define AXI_LLC_STATUS_TAG_257_REG_OFFSET 0x80c
#define AXI_LLC_STATUS_TAG_257_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_257_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_257_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_257_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_257_CL_TAG_OFFSET })

// Status register of cache line 258
#define AXI_LLC_STATUS_STATUS_258_REG_OFFSET 0x810
#define AXI_LLC_STATUS_STATUS_258_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_258_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_258_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_258_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_258_CL_STATUS_OFFSET })

// Tag Address stored in cache line 258
#define AXI_LLC_STATUS_TAG_258_REG_OFFSET 0x814
#define AXI_LLC_STATUS_TAG_258_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_258_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_258_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_258_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_258_CL_TAG_OFFSET })

// Status register of cache line 259
#define AXI_LLC_STATUS_STATUS_259_REG_OFFSET 0x818
#define AXI_LLC_STATUS_STATUS_259_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_259_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_259_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_259_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_259_CL_STATUS_OFFSET })

// Tag Address stored in cache line 259
#define AXI_LLC_STATUS_TAG_259_REG_OFFSET 0x81c
#define AXI_LLC_STATUS_TAG_259_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_259_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_259_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_259_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_259_CL_TAG_OFFSET })

// Status register of cache line 260
#define AXI_LLC_STATUS_STATUS_260_REG_OFFSET 0x820
#define AXI_LLC_STATUS_STATUS_260_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_260_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_260_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_260_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_260_CL_STATUS_OFFSET })

// Tag Address stored in cache line 260
#define AXI_LLC_STATUS_TAG_260_REG_OFFSET 0x824
#define AXI_LLC_STATUS_TAG_260_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_260_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_260_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_260_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_260_CL_TAG_OFFSET })

// Status register of cache line 261
#define AXI_LLC_STATUS_STATUS_261_REG_OFFSET 0x828
#define AXI_LLC_STATUS_STATUS_261_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_261_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_261_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_261_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_261_CL_STATUS_OFFSET })

// Tag Address stored in cache line 261
#define AXI_LLC_STATUS_TAG_261_REG_OFFSET 0x82c
#define AXI_LLC_STATUS_TAG_261_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_261_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_261_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_261_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_261_CL_TAG_OFFSET })

// Status register of cache line 262
#define AXI_LLC_STATUS_STATUS_262_REG_OFFSET 0x830
#define AXI_LLC_STATUS_STATUS_262_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_262_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_262_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_262_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_262_CL_STATUS_OFFSET })

// Tag Address stored in cache line 262
#define AXI_LLC_STATUS_TAG_262_REG_OFFSET 0x834
#define AXI_LLC_STATUS_TAG_262_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_262_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_262_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_262_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_262_CL_TAG_OFFSET })

// Status register of cache line 263
#define AXI_LLC_STATUS_STATUS_263_REG_OFFSET 0x838
#define AXI_LLC_STATUS_STATUS_263_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_263_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_263_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_263_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_263_CL_STATUS_OFFSET })

// Tag Address stored in cache line 263
#define AXI_LLC_STATUS_TAG_263_REG_OFFSET 0x83c
#define AXI_LLC_STATUS_TAG_263_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_263_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_263_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_263_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_263_CL_TAG_OFFSET })

// Status register of cache line 264
#define AXI_LLC_STATUS_STATUS_264_REG_OFFSET 0x840
#define AXI_LLC_STATUS_STATUS_264_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_264_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_264_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_264_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_264_CL_STATUS_OFFSET })

// Tag Address stored in cache line 264
#define AXI_LLC_STATUS_TAG_264_REG_OFFSET 0x844
#define AXI_LLC_STATUS_TAG_264_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_264_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_264_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_264_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_264_CL_TAG_OFFSET })

// Status register of cache line 265
#define AXI_LLC_STATUS_STATUS_265_REG_OFFSET 0x848
#define AXI_LLC_STATUS_STATUS_265_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_265_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_265_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_265_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_265_CL_STATUS_OFFSET })

// Tag Address stored in cache line 265
#define AXI_LLC_STATUS_TAG_265_REG_OFFSET 0x84c
#define AXI_LLC_STATUS_TAG_265_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_265_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_265_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_265_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_265_CL_TAG_OFFSET })

// Status register of cache line 266
#define AXI_LLC_STATUS_STATUS_266_REG_OFFSET 0x850
#define AXI_LLC_STATUS_STATUS_266_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_266_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_266_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_266_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_266_CL_STATUS_OFFSET })

// Tag Address stored in cache line 266
#define AXI_LLC_STATUS_TAG_266_REG_OFFSET 0x854
#define AXI_LLC_STATUS_TAG_266_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_266_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_266_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_266_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_266_CL_TAG_OFFSET })

// Status register of cache line 267
#define AXI_LLC_STATUS_STATUS_267_REG_OFFSET 0x858
#define AXI_LLC_STATUS_STATUS_267_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_267_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_267_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_267_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_267_CL_STATUS_OFFSET })

// Tag Address stored in cache line 267
#define AXI_LLC_STATUS_TAG_267_REG_OFFSET 0x85c
#define AXI_LLC_STATUS_TAG_267_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_267_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_267_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_267_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_267_CL_TAG_OFFSET })

// Status register of cache line 268
#define AXI_LLC_STATUS_STATUS_268_REG_OFFSET 0x860
#define AXI_LLC_STATUS_STATUS_268_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_268_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_268_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_268_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_268_CL_STATUS_OFFSET })

// Tag Address stored in cache line 268
#define AXI_LLC_STATUS_TAG_268_REG_OFFSET 0x864
#define AXI_LLC_STATUS_TAG_268_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_268_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_268_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_268_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_268_CL_TAG_OFFSET })

// Status register of cache line 269
#define AXI_LLC_STATUS_STATUS_269_REG_OFFSET 0x868
#define AXI_LLC_STATUS_STATUS_269_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_269_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_269_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_269_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_269_CL_STATUS_OFFSET })

// Tag Address stored in cache line 269
#define AXI_LLC_STATUS_TAG_269_REG_OFFSET 0x86c
#define AXI_LLC_STATUS_TAG_269_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_269_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_269_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_269_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_269_CL_TAG_OFFSET })

// Status register of cache line 270
#define AXI_LLC_STATUS_STATUS_270_REG_OFFSET 0x870
#define AXI_LLC_STATUS_STATUS_270_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_270_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_270_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_270_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_270_CL_STATUS_OFFSET })

// Tag Address stored in cache line 270
#define AXI_LLC_STATUS_TAG_270_REG_OFFSET 0x874
#define AXI_LLC_STATUS_TAG_270_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_270_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_270_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_270_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_270_CL_TAG_OFFSET })

// Status register of cache line 271
#define AXI_LLC_STATUS_STATUS_271_REG_OFFSET 0x878
#define AXI_LLC_STATUS_STATUS_271_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_271_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_271_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_271_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_271_CL_STATUS_OFFSET })

// Tag Address stored in cache line 271
#define AXI_LLC_STATUS_TAG_271_REG_OFFSET 0x87c
#define AXI_LLC_STATUS_TAG_271_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_271_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_271_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_271_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_271_CL_TAG_OFFSET })

// Status register of cache line 272
#define AXI_LLC_STATUS_STATUS_272_REG_OFFSET 0x880
#define AXI_LLC_STATUS_STATUS_272_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_272_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_272_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_272_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_272_CL_STATUS_OFFSET })

// Tag Address stored in cache line 272
#define AXI_LLC_STATUS_TAG_272_REG_OFFSET 0x884
#define AXI_LLC_STATUS_TAG_272_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_272_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_272_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_272_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_272_CL_TAG_OFFSET })

// Status register of cache line 273
#define AXI_LLC_STATUS_STATUS_273_REG_OFFSET 0x888
#define AXI_LLC_STATUS_STATUS_273_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_273_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_273_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_273_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_273_CL_STATUS_OFFSET })

// Tag Address stored in cache line 273
#define AXI_LLC_STATUS_TAG_273_REG_OFFSET 0x88c
#define AXI_LLC_STATUS_TAG_273_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_273_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_273_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_273_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_273_CL_TAG_OFFSET })

// Status register of cache line 274
#define AXI_LLC_STATUS_STATUS_274_REG_OFFSET 0x890
#define AXI_LLC_STATUS_STATUS_274_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_274_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_274_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_274_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_274_CL_STATUS_OFFSET })

// Tag Address stored in cache line 274
#define AXI_LLC_STATUS_TAG_274_REG_OFFSET 0x894
#define AXI_LLC_STATUS_TAG_274_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_274_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_274_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_274_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_274_CL_TAG_OFFSET })

// Status register of cache line 275
#define AXI_LLC_STATUS_STATUS_275_REG_OFFSET 0x898
#define AXI_LLC_STATUS_STATUS_275_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_275_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_275_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_275_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_275_CL_STATUS_OFFSET })

// Tag Address stored in cache line 275
#define AXI_LLC_STATUS_TAG_275_REG_OFFSET 0x89c
#define AXI_LLC_STATUS_TAG_275_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_275_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_275_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_275_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_275_CL_TAG_OFFSET })

// Status register of cache line 276
#define AXI_LLC_STATUS_STATUS_276_REG_OFFSET 0x8a0
#define AXI_LLC_STATUS_STATUS_276_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_276_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_276_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_276_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_276_CL_STATUS_OFFSET })

// Tag Address stored in cache line 276
#define AXI_LLC_STATUS_TAG_276_REG_OFFSET 0x8a4
#define AXI_LLC_STATUS_TAG_276_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_276_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_276_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_276_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_276_CL_TAG_OFFSET })

// Status register of cache line 277
#define AXI_LLC_STATUS_STATUS_277_REG_OFFSET 0x8a8
#define AXI_LLC_STATUS_STATUS_277_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_277_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_277_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_277_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_277_CL_STATUS_OFFSET })

// Tag Address stored in cache line 277
#define AXI_LLC_STATUS_TAG_277_REG_OFFSET 0x8ac
#define AXI_LLC_STATUS_TAG_277_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_277_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_277_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_277_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_277_CL_TAG_OFFSET })

// Status register of cache line 278
#define AXI_LLC_STATUS_STATUS_278_REG_OFFSET 0x8b0
#define AXI_LLC_STATUS_STATUS_278_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_278_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_278_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_278_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_278_CL_STATUS_OFFSET })

// Tag Address stored in cache line 278
#define AXI_LLC_STATUS_TAG_278_REG_OFFSET 0x8b4
#define AXI_LLC_STATUS_TAG_278_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_278_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_278_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_278_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_278_CL_TAG_OFFSET })

// Status register of cache line 279
#define AXI_LLC_STATUS_STATUS_279_REG_OFFSET 0x8b8
#define AXI_LLC_STATUS_STATUS_279_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_279_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_279_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_279_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_279_CL_STATUS_OFFSET })

// Tag Address stored in cache line 279
#define AXI_LLC_STATUS_TAG_279_REG_OFFSET 0x8bc
#define AXI_LLC_STATUS_TAG_279_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_279_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_279_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_279_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_279_CL_TAG_OFFSET })

// Status register of cache line 280
#define AXI_LLC_STATUS_STATUS_280_REG_OFFSET 0x8c0
#define AXI_LLC_STATUS_STATUS_280_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_280_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_280_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_280_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_280_CL_STATUS_OFFSET })

// Tag Address stored in cache line 280
#define AXI_LLC_STATUS_TAG_280_REG_OFFSET 0x8c4
#define AXI_LLC_STATUS_TAG_280_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_280_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_280_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_280_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_280_CL_TAG_OFFSET })

// Status register of cache line 281
#define AXI_LLC_STATUS_STATUS_281_REG_OFFSET 0x8c8
#define AXI_LLC_STATUS_STATUS_281_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_281_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_281_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_281_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_281_CL_STATUS_OFFSET })

// Tag Address stored in cache line 281
#define AXI_LLC_STATUS_TAG_281_REG_OFFSET 0x8cc
#define AXI_LLC_STATUS_TAG_281_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_281_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_281_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_281_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_281_CL_TAG_OFFSET })

// Status register of cache line 282
#define AXI_LLC_STATUS_STATUS_282_REG_OFFSET 0x8d0
#define AXI_LLC_STATUS_STATUS_282_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_282_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_282_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_282_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_282_CL_STATUS_OFFSET })

// Tag Address stored in cache line 282
#define AXI_LLC_STATUS_TAG_282_REG_OFFSET 0x8d4
#define AXI_LLC_STATUS_TAG_282_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_282_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_282_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_282_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_282_CL_TAG_OFFSET })

// Status register of cache line 283
#define AXI_LLC_STATUS_STATUS_283_REG_OFFSET 0x8d8
#define AXI_LLC_STATUS_STATUS_283_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_283_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_283_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_283_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_283_CL_STATUS_OFFSET })

// Tag Address stored in cache line 283
#define AXI_LLC_STATUS_TAG_283_REG_OFFSET 0x8dc
#define AXI_LLC_STATUS_TAG_283_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_283_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_283_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_283_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_283_CL_TAG_OFFSET })

// Status register of cache line 284
#define AXI_LLC_STATUS_STATUS_284_REG_OFFSET 0x8e0
#define AXI_LLC_STATUS_STATUS_284_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_284_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_284_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_284_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_284_CL_STATUS_OFFSET })

// Tag Address stored in cache line 284
#define AXI_LLC_STATUS_TAG_284_REG_OFFSET 0x8e4
#define AXI_LLC_STATUS_TAG_284_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_284_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_284_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_284_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_284_CL_TAG_OFFSET })

// Status register of cache line 285
#define AXI_LLC_STATUS_STATUS_285_REG_OFFSET 0x8e8
#define AXI_LLC_STATUS_STATUS_285_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_285_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_285_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_285_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_285_CL_STATUS_OFFSET })

// Tag Address stored in cache line 285
#define AXI_LLC_STATUS_TAG_285_REG_OFFSET 0x8ec
#define AXI_LLC_STATUS_TAG_285_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_285_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_285_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_285_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_285_CL_TAG_OFFSET })

// Status register of cache line 286
#define AXI_LLC_STATUS_STATUS_286_REG_OFFSET 0x8f0
#define AXI_LLC_STATUS_STATUS_286_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_286_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_286_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_286_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_286_CL_STATUS_OFFSET })

// Tag Address stored in cache line 286
#define AXI_LLC_STATUS_TAG_286_REG_OFFSET 0x8f4
#define AXI_LLC_STATUS_TAG_286_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_286_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_286_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_286_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_286_CL_TAG_OFFSET })

// Status register of cache line 287
#define AXI_LLC_STATUS_STATUS_287_REG_OFFSET 0x8f8
#define AXI_LLC_STATUS_STATUS_287_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_287_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_287_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_287_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_287_CL_STATUS_OFFSET })

// Tag Address stored in cache line 287
#define AXI_LLC_STATUS_TAG_287_REG_OFFSET 0x8fc
#define AXI_LLC_STATUS_TAG_287_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_287_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_287_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_287_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_287_CL_TAG_OFFSET })

// Status register of cache line 288
#define AXI_LLC_STATUS_STATUS_288_REG_OFFSET 0x900
#define AXI_LLC_STATUS_STATUS_288_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_288_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_288_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_288_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_288_CL_STATUS_OFFSET })

// Tag Address stored in cache line 288
#define AXI_LLC_STATUS_TAG_288_REG_OFFSET 0x904
#define AXI_LLC_STATUS_TAG_288_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_288_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_288_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_288_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_288_CL_TAG_OFFSET })

// Status register of cache line 289
#define AXI_LLC_STATUS_STATUS_289_REG_OFFSET 0x908
#define AXI_LLC_STATUS_STATUS_289_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_289_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_289_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_289_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_289_CL_STATUS_OFFSET })

// Tag Address stored in cache line 289
#define AXI_LLC_STATUS_TAG_289_REG_OFFSET 0x90c
#define AXI_LLC_STATUS_TAG_289_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_289_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_289_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_289_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_289_CL_TAG_OFFSET })

// Status register of cache line 290
#define AXI_LLC_STATUS_STATUS_290_REG_OFFSET 0x910
#define AXI_LLC_STATUS_STATUS_290_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_290_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_290_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_290_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_290_CL_STATUS_OFFSET })

// Tag Address stored in cache line 290
#define AXI_LLC_STATUS_TAG_290_REG_OFFSET 0x914
#define AXI_LLC_STATUS_TAG_290_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_290_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_290_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_290_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_290_CL_TAG_OFFSET })

// Status register of cache line 291
#define AXI_LLC_STATUS_STATUS_291_REG_OFFSET 0x918
#define AXI_LLC_STATUS_STATUS_291_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_291_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_291_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_291_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_291_CL_STATUS_OFFSET })

// Tag Address stored in cache line 291
#define AXI_LLC_STATUS_TAG_291_REG_OFFSET 0x91c
#define AXI_LLC_STATUS_TAG_291_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_291_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_291_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_291_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_291_CL_TAG_OFFSET })

// Status register of cache line 292
#define AXI_LLC_STATUS_STATUS_292_REG_OFFSET 0x920
#define AXI_LLC_STATUS_STATUS_292_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_292_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_292_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_292_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_292_CL_STATUS_OFFSET })

// Tag Address stored in cache line 292
#define AXI_LLC_STATUS_TAG_292_REG_OFFSET 0x924
#define AXI_LLC_STATUS_TAG_292_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_292_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_292_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_292_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_292_CL_TAG_OFFSET })

// Status register of cache line 293
#define AXI_LLC_STATUS_STATUS_293_REG_OFFSET 0x928
#define AXI_LLC_STATUS_STATUS_293_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_293_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_293_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_293_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_293_CL_STATUS_OFFSET })

// Tag Address stored in cache line 293
#define AXI_LLC_STATUS_TAG_293_REG_OFFSET 0x92c
#define AXI_LLC_STATUS_TAG_293_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_293_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_293_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_293_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_293_CL_TAG_OFFSET })

// Status register of cache line 294
#define AXI_LLC_STATUS_STATUS_294_REG_OFFSET 0x930
#define AXI_LLC_STATUS_STATUS_294_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_294_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_294_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_294_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_294_CL_STATUS_OFFSET })

// Tag Address stored in cache line 294
#define AXI_LLC_STATUS_TAG_294_REG_OFFSET 0x934
#define AXI_LLC_STATUS_TAG_294_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_294_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_294_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_294_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_294_CL_TAG_OFFSET })

// Status register of cache line 295
#define AXI_LLC_STATUS_STATUS_295_REG_OFFSET 0x938
#define AXI_LLC_STATUS_STATUS_295_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_295_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_295_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_295_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_295_CL_STATUS_OFFSET })

// Tag Address stored in cache line 295
#define AXI_LLC_STATUS_TAG_295_REG_OFFSET 0x93c
#define AXI_LLC_STATUS_TAG_295_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_295_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_295_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_295_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_295_CL_TAG_OFFSET })

// Status register of cache line 296
#define AXI_LLC_STATUS_STATUS_296_REG_OFFSET 0x940
#define AXI_LLC_STATUS_STATUS_296_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_296_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_296_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_296_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_296_CL_STATUS_OFFSET })

// Tag Address stored in cache line 296
#define AXI_LLC_STATUS_TAG_296_REG_OFFSET 0x944
#define AXI_LLC_STATUS_TAG_296_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_296_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_296_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_296_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_296_CL_TAG_OFFSET })

// Status register of cache line 297
#define AXI_LLC_STATUS_STATUS_297_REG_OFFSET 0x948
#define AXI_LLC_STATUS_STATUS_297_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_297_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_297_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_297_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_297_CL_STATUS_OFFSET })

// Tag Address stored in cache line 297
#define AXI_LLC_STATUS_TAG_297_REG_OFFSET 0x94c
#define AXI_LLC_STATUS_TAG_297_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_297_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_297_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_297_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_297_CL_TAG_OFFSET })

// Status register of cache line 298
#define AXI_LLC_STATUS_STATUS_298_REG_OFFSET 0x950
#define AXI_LLC_STATUS_STATUS_298_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_298_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_298_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_298_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_298_CL_STATUS_OFFSET })

// Tag Address stored in cache line 298
#define AXI_LLC_STATUS_TAG_298_REG_OFFSET 0x954
#define AXI_LLC_STATUS_TAG_298_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_298_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_298_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_298_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_298_CL_TAG_OFFSET })

// Status register of cache line 299
#define AXI_LLC_STATUS_STATUS_299_REG_OFFSET 0x958
#define AXI_LLC_STATUS_STATUS_299_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_299_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_299_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_299_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_299_CL_STATUS_OFFSET })

// Tag Address stored in cache line 299
#define AXI_LLC_STATUS_TAG_299_REG_OFFSET 0x95c
#define AXI_LLC_STATUS_TAG_299_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_299_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_299_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_299_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_299_CL_TAG_OFFSET })

// Status register of cache line 300
#define AXI_LLC_STATUS_STATUS_300_REG_OFFSET 0x960
#define AXI_LLC_STATUS_STATUS_300_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_300_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_300_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_300_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_300_CL_STATUS_OFFSET })

// Tag Address stored in cache line 300
#define AXI_LLC_STATUS_TAG_300_REG_OFFSET 0x964
#define AXI_LLC_STATUS_TAG_300_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_300_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_300_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_300_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_300_CL_TAG_OFFSET })

// Status register of cache line 301
#define AXI_LLC_STATUS_STATUS_301_REG_OFFSET 0x968
#define AXI_LLC_STATUS_STATUS_301_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_301_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_301_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_301_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_301_CL_STATUS_OFFSET })

// Tag Address stored in cache line 301
#define AXI_LLC_STATUS_TAG_301_REG_OFFSET 0x96c
#define AXI_LLC_STATUS_TAG_301_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_301_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_301_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_301_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_301_CL_TAG_OFFSET })

// Status register of cache line 302
#define AXI_LLC_STATUS_STATUS_302_REG_OFFSET 0x970
#define AXI_LLC_STATUS_STATUS_302_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_302_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_302_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_302_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_302_CL_STATUS_OFFSET })

// Tag Address stored in cache line 302
#define AXI_LLC_STATUS_TAG_302_REG_OFFSET 0x974
#define AXI_LLC_STATUS_TAG_302_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_302_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_302_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_302_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_302_CL_TAG_OFFSET })

// Status register of cache line 303
#define AXI_LLC_STATUS_STATUS_303_REG_OFFSET 0x978
#define AXI_LLC_STATUS_STATUS_303_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_303_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_303_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_303_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_303_CL_STATUS_OFFSET })

// Tag Address stored in cache line 303
#define AXI_LLC_STATUS_TAG_303_REG_OFFSET 0x97c
#define AXI_LLC_STATUS_TAG_303_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_303_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_303_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_303_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_303_CL_TAG_OFFSET })

// Status register of cache line 304
#define AXI_LLC_STATUS_STATUS_304_REG_OFFSET 0x980
#define AXI_LLC_STATUS_STATUS_304_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_304_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_304_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_304_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_304_CL_STATUS_OFFSET })

// Tag Address stored in cache line 304
#define AXI_LLC_STATUS_TAG_304_REG_OFFSET 0x984
#define AXI_LLC_STATUS_TAG_304_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_304_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_304_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_304_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_304_CL_TAG_OFFSET })

// Status register of cache line 305
#define AXI_LLC_STATUS_STATUS_305_REG_OFFSET 0x988
#define AXI_LLC_STATUS_STATUS_305_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_305_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_305_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_305_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_305_CL_STATUS_OFFSET })

// Tag Address stored in cache line 305
#define AXI_LLC_STATUS_TAG_305_REG_OFFSET 0x98c
#define AXI_LLC_STATUS_TAG_305_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_305_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_305_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_305_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_305_CL_TAG_OFFSET })

// Status register of cache line 306
#define AXI_LLC_STATUS_STATUS_306_REG_OFFSET 0x990
#define AXI_LLC_STATUS_STATUS_306_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_306_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_306_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_306_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_306_CL_STATUS_OFFSET })

// Tag Address stored in cache line 306
#define AXI_LLC_STATUS_TAG_306_REG_OFFSET 0x994
#define AXI_LLC_STATUS_TAG_306_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_306_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_306_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_306_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_306_CL_TAG_OFFSET })

// Status register of cache line 307
#define AXI_LLC_STATUS_STATUS_307_REG_OFFSET 0x998
#define AXI_LLC_STATUS_STATUS_307_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_307_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_307_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_307_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_307_CL_STATUS_OFFSET })

// Tag Address stored in cache line 307
#define AXI_LLC_STATUS_TAG_307_REG_OFFSET 0x99c
#define AXI_LLC_STATUS_TAG_307_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_307_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_307_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_307_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_307_CL_TAG_OFFSET })

// Status register of cache line 308
#define AXI_LLC_STATUS_STATUS_308_REG_OFFSET 0x9a0
#define AXI_LLC_STATUS_STATUS_308_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_308_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_308_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_308_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_308_CL_STATUS_OFFSET })

// Tag Address stored in cache line 308
#define AXI_LLC_STATUS_TAG_308_REG_OFFSET 0x9a4
#define AXI_LLC_STATUS_TAG_308_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_308_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_308_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_308_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_308_CL_TAG_OFFSET })

// Status register of cache line 309
#define AXI_LLC_STATUS_STATUS_309_REG_OFFSET 0x9a8
#define AXI_LLC_STATUS_STATUS_309_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_309_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_309_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_309_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_309_CL_STATUS_OFFSET })

// Tag Address stored in cache line 309
#define AXI_LLC_STATUS_TAG_309_REG_OFFSET 0x9ac
#define AXI_LLC_STATUS_TAG_309_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_309_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_309_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_309_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_309_CL_TAG_OFFSET })

// Status register of cache line 310
#define AXI_LLC_STATUS_STATUS_310_REG_OFFSET 0x9b0
#define AXI_LLC_STATUS_STATUS_310_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_310_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_310_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_310_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_310_CL_STATUS_OFFSET })

// Tag Address stored in cache line 310
#define AXI_LLC_STATUS_TAG_310_REG_OFFSET 0x9b4
#define AXI_LLC_STATUS_TAG_310_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_310_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_310_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_310_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_310_CL_TAG_OFFSET })

// Status register of cache line 311
#define AXI_LLC_STATUS_STATUS_311_REG_OFFSET 0x9b8
#define AXI_LLC_STATUS_STATUS_311_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_311_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_311_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_311_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_311_CL_STATUS_OFFSET })

// Tag Address stored in cache line 311
#define AXI_LLC_STATUS_TAG_311_REG_OFFSET 0x9bc
#define AXI_LLC_STATUS_TAG_311_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_311_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_311_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_311_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_311_CL_TAG_OFFSET })

// Status register of cache line 312
#define AXI_LLC_STATUS_STATUS_312_REG_OFFSET 0x9c0
#define AXI_LLC_STATUS_STATUS_312_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_312_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_312_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_312_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_312_CL_STATUS_OFFSET })

// Tag Address stored in cache line 312
#define AXI_LLC_STATUS_TAG_312_REG_OFFSET 0x9c4
#define AXI_LLC_STATUS_TAG_312_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_312_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_312_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_312_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_312_CL_TAG_OFFSET })

// Status register of cache line 313
#define AXI_LLC_STATUS_STATUS_313_REG_OFFSET 0x9c8
#define AXI_LLC_STATUS_STATUS_313_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_313_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_313_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_313_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_313_CL_STATUS_OFFSET })

// Tag Address stored in cache line 313
#define AXI_LLC_STATUS_TAG_313_REG_OFFSET 0x9cc
#define AXI_LLC_STATUS_TAG_313_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_313_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_313_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_313_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_313_CL_TAG_OFFSET })

// Status register of cache line 314
#define AXI_LLC_STATUS_STATUS_314_REG_OFFSET 0x9d0
#define AXI_LLC_STATUS_STATUS_314_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_314_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_314_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_314_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_314_CL_STATUS_OFFSET })

// Tag Address stored in cache line 314
#define AXI_LLC_STATUS_TAG_314_REG_OFFSET 0x9d4
#define AXI_LLC_STATUS_TAG_314_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_314_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_314_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_314_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_314_CL_TAG_OFFSET })

// Status register of cache line 315
#define AXI_LLC_STATUS_STATUS_315_REG_OFFSET 0x9d8
#define AXI_LLC_STATUS_STATUS_315_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_315_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_315_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_315_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_315_CL_STATUS_OFFSET })

// Tag Address stored in cache line 315
#define AXI_LLC_STATUS_TAG_315_REG_OFFSET 0x9dc
#define AXI_LLC_STATUS_TAG_315_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_315_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_315_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_315_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_315_CL_TAG_OFFSET })

// Status register of cache line 316
#define AXI_LLC_STATUS_STATUS_316_REG_OFFSET 0x9e0
#define AXI_LLC_STATUS_STATUS_316_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_316_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_316_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_316_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_316_CL_STATUS_OFFSET })

// Tag Address stored in cache line 316
#define AXI_LLC_STATUS_TAG_316_REG_OFFSET 0x9e4
#define AXI_LLC_STATUS_TAG_316_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_316_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_316_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_316_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_316_CL_TAG_OFFSET })

// Status register of cache line 317
#define AXI_LLC_STATUS_STATUS_317_REG_OFFSET 0x9e8
#define AXI_LLC_STATUS_STATUS_317_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_317_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_317_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_317_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_317_CL_STATUS_OFFSET })

// Tag Address stored in cache line 317
#define AXI_LLC_STATUS_TAG_317_REG_OFFSET 0x9ec
#define AXI_LLC_STATUS_TAG_317_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_317_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_317_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_317_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_317_CL_TAG_OFFSET })

// Status register of cache line 318
#define AXI_LLC_STATUS_STATUS_318_REG_OFFSET 0x9f0
#define AXI_LLC_STATUS_STATUS_318_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_318_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_318_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_318_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_318_CL_STATUS_OFFSET })

// Tag Address stored in cache line 318
#define AXI_LLC_STATUS_TAG_318_REG_OFFSET 0x9f4
#define AXI_LLC_STATUS_TAG_318_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_318_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_318_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_318_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_318_CL_TAG_OFFSET })

// Status register of cache line 319
#define AXI_LLC_STATUS_STATUS_319_REG_OFFSET 0x9f8
#define AXI_LLC_STATUS_STATUS_319_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_319_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_319_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_319_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_319_CL_STATUS_OFFSET })

// Tag Address stored in cache line 319
#define AXI_LLC_STATUS_TAG_319_REG_OFFSET 0x9fc
#define AXI_LLC_STATUS_TAG_319_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_319_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_319_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_319_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_319_CL_TAG_OFFSET })

// Status register of cache line 320
#define AXI_LLC_STATUS_STATUS_320_REG_OFFSET 0xa00
#define AXI_LLC_STATUS_STATUS_320_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_320_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_320_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_320_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_320_CL_STATUS_OFFSET })

// Tag Address stored in cache line 320
#define AXI_LLC_STATUS_TAG_320_REG_OFFSET 0xa04
#define AXI_LLC_STATUS_TAG_320_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_320_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_320_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_320_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_320_CL_TAG_OFFSET })

// Status register of cache line 321
#define AXI_LLC_STATUS_STATUS_321_REG_OFFSET 0xa08
#define AXI_LLC_STATUS_STATUS_321_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_321_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_321_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_321_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_321_CL_STATUS_OFFSET })

// Tag Address stored in cache line 321
#define AXI_LLC_STATUS_TAG_321_REG_OFFSET 0xa0c
#define AXI_LLC_STATUS_TAG_321_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_321_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_321_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_321_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_321_CL_TAG_OFFSET })

// Status register of cache line 322
#define AXI_LLC_STATUS_STATUS_322_REG_OFFSET 0xa10
#define AXI_LLC_STATUS_STATUS_322_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_322_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_322_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_322_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_322_CL_STATUS_OFFSET })

// Tag Address stored in cache line 322
#define AXI_LLC_STATUS_TAG_322_REG_OFFSET 0xa14
#define AXI_LLC_STATUS_TAG_322_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_322_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_322_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_322_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_322_CL_TAG_OFFSET })

// Status register of cache line 323
#define AXI_LLC_STATUS_STATUS_323_REG_OFFSET 0xa18
#define AXI_LLC_STATUS_STATUS_323_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_323_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_323_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_323_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_323_CL_STATUS_OFFSET })

// Tag Address stored in cache line 323
#define AXI_LLC_STATUS_TAG_323_REG_OFFSET 0xa1c
#define AXI_LLC_STATUS_TAG_323_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_323_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_323_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_323_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_323_CL_TAG_OFFSET })

// Status register of cache line 324
#define AXI_LLC_STATUS_STATUS_324_REG_OFFSET 0xa20
#define AXI_LLC_STATUS_STATUS_324_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_324_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_324_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_324_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_324_CL_STATUS_OFFSET })

// Tag Address stored in cache line 324
#define AXI_LLC_STATUS_TAG_324_REG_OFFSET 0xa24
#define AXI_LLC_STATUS_TAG_324_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_324_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_324_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_324_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_324_CL_TAG_OFFSET })

// Status register of cache line 325
#define AXI_LLC_STATUS_STATUS_325_REG_OFFSET 0xa28
#define AXI_LLC_STATUS_STATUS_325_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_325_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_325_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_325_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_325_CL_STATUS_OFFSET })

// Tag Address stored in cache line 325
#define AXI_LLC_STATUS_TAG_325_REG_OFFSET 0xa2c
#define AXI_LLC_STATUS_TAG_325_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_325_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_325_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_325_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_325_CL_TAG_OFFSET })

// Status register of cache line 326
#define AXI_LLC_STATUS_STATUS_326_REG_OFFSET 0xa30
#define AXI_LLC_STATUS_STATUS_326_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_326_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_326_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_326_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_326_CL_STATUS_OFFSET })

// Tag Address stored in cache line 326
#define AXI_LLC_STATUS_TAG_326_REG_OFFSET 0xa34
#define AXI_LLC_STATUS_TAG_326_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_326_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_326_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_326_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_326_CL_TAG_OFFSET })

// Status register of cache line 327
#define AXI_LLC_STATUS_STATUS_327_REG_OFFSET 0xa38
#define AXI_LLC_STATUS_STATUS_327_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_327_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_327_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_327_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_327_CL_STATUS_OFFSET })

// Tag Address stored in cache line 327
#define AXI_LLC_STATUS_TAG_327_REG_OFFSET 0xa3c
#define AXI_LLC_STATUS_TAG_327_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_327_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_327_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_327_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_327_CL_TAG_OFFSET })

// Status register of cache line 328
#define AXI_LLC_STATUS_STATUS_328_REG_OFFSET 0xa40
#define AXI_LLC_STATUS_STATUS_328_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_328_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_328_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_328_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_328_CL_STATUS_OFFSET })

// Tag Address stored in cache line 328
#define AXI_LLC_STATUS_TAG_328_REG_OFFSET 0xa44
#define AXI_LLC_STATUS_TAG_328_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_328_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_328_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_328_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_328_CL_TAG_OFFSET })

// Status register of cache line 329
#define AXI_LLC_STATUS_STATUS_329_REG_OFFSET 0xa48
#define AXI_LLC_STATUS_STATUS_329_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_329_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_329_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_329_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_329_CL_STATUS_OFFSET })

// Tag Address stored in cache line 329
#define AXI_LLC_STATUS_TAG_329_REG_OFFSET 0xa4c
#define AXI_LLC_STATUS_TAG_329_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_329_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_329_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_329_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_329_CL_TAG_OFFSET })

// Status register of cache line 330
#define AXI_LLC_STATUS_STATUS_330_REG_OFFSET 0xa50
#define AXI_LLC_STATUS_STATUS_330_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_330_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_330_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_330_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_330_CL_STATUS_OFFSET })

// Tag Address stored in cache line 330
#define AXI_LLC_STATUS_TAG_330_REG_OFFSET 0xa54
#define AXI_LLC_STATUS_TAG_330_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_330_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_330_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_330_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_330_CL_TAG_OFFSET })

// Status register of cache line 331
#define AXI_LLC_STATUS_STATUS_331_REG_OFFSET 0xa58
#define AXI_LLC_STATUS_STATUS_331_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_331_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_331_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_331_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_331_CL_STATUS_OFFSET })

// Tag Address stored in cache line 331
#define AXI_LLC_STATUS_TAG_331_REG_OFFSET 0xa5c
#define AXI_LLC_STATUS_TAG_331_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_331_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_331_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_331_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_331_CL_TAG_OFFSET })

// Status register of cache line 332
#define AXI_LLC_STATUS_STATUS_332_REG_OFFSET 0xa60
#define AXI_LLC_STATUS_STATUS_332_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_332_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_332_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_332_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_332_CL_STATUS_OFFSET })

// Tag Address stored in cache line 332
#define AXI_LLC_STATUS_TAG_332_REG_OFFSET 0xa64
#define AXI_LLC_STATUS_TAG_332_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_332_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_332_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_332_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_332_CL_TAG_OFFSET })

// Status register of cache line 333
#define AXI_LLC_STATUS_STATUS_333_REG_OFFSET 0xa68
#define AXI_LLC_STATUS_STATUS_333_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_333_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_333_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_333_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_333_CL_STATUS_OFFSET })

// Tag Address stored in cache line 333
#define AXI_LLC_STATUS_TAG_333_REG_OFFSET 0xa6c
#define AXI_LLC_STATUS_TAG_333_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_333_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_333_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_333_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_333_CL_TAG_OFFSET })

// Status register of cache line 334
#define AXI_LLC_STATUS_STATUS_334_REG_OFFSET 0xa70
#define AXI_LLC_STATUS_STATUS_334_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_334_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_334_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_334_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_334_CL_STATUS_OFFSET })

// Tag Address stored in cache line 334
#define AXI_LLC_STATUS_TAG_334_REG_OFFSET 0xa74
#define AXI_LLC_STATUS_TAG_334_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_334_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_334_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_334_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_334_CL_TAG_OFFSET })

// Status register of cache line 335
#define AXI_LLC_STATUS_STATUS_335_REG_OFFSET 0xa78
#define AXI_LLC_STATUS_STATUS_335_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_335_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_335_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_335_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_335_CL_STATUS_OFFSET })

// Tag Address stored in cache line 335
#define AXI_LLC_STATUS_TAG_335_REG_OFFSET 0xa7c
#define AXI_LLC_STATUS_TAG_335_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_335_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_335_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_335_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_335_CL_TAG_OFFSET })

// Status register of cache line 336
#define AXI_LLC_STATUS_STATUS_336_REG_OFFSET 0xa80
#define AXI_LLC_STATUS_STATUS_336_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_336_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_336_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_336_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_336_CL_STATUS_OFFSET })

// Tag Address stored in cache line 336
#define AXI_LLC_STATUS_TAG_336_REG_OFFSET 0xa84
#define AXI_LLC_STATUS_TAG_336_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_336_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_336_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_336_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_336_CL_TAG_OFFSET })

// Status register of cache line 337
#define AXI_LLC_STATUS_STATUS_337_REG_OFFSET 0xa88
#define AXI_LLC_STATUS_STATUS_337_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_337_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_337_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_337_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_337_CL_STATUS_OFFSET })

// Tag Address stored in cache line 337
#define AXI_LLC_STATUS_TAG_337_REG_OFFSET 0xa8c
#define AXI_LLC_STATUS_TAG_337_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_337_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_337_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_337_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_337_CL_TAG_OFFSET })

// Status register of cache line 338
#define AXI_LLC_STATUS_STATUS_338_REG_OFFSET 0xa90
#define AXI_LLC_STATUS_STATUS_338_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_338_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_338_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_338_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_338_CL_STATUS_OFFSET })

// Tag Address stored in cache line 338
#define AXI_LLC_STATUS_TAG_338_REG_OFFSET 0xa94
#define AXI_LLC_STATUS_TAG_338_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_338_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_338_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_338_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_338_CL_TAG_OFFSET })

// Status register of cache line 339
#define AXI_LLC_STATUS_STATUS_339_REG_OFFSET 0xa98
#define AXI_LLC_STATUS_STATUS_339_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_339_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_339_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_339_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_339_CL_STATUS_OFFSET })

// Tag Address stored in cache line 339
#define AXI_LLC_STATUS_TAG_339_REG_OFFSET 0xa9c
#define AXI_LLC_STATUS_TAG_339_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_339_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_339_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_339_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_339_CL_TAG_OFFSET })

// Status register of cache line 340
#define AXI_LLC_STATUS_STATUS_340_REG_OFFSET 0xaa0
#define AXI_LLC_STATUS_STATUS_340_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_340_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_340_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_340_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_340_CL_STATUS_OFFSET })

// Tag Address stored in cache line 340
#define AXI_LLC_STATUS_TAG_340_REG_OFFSET 0xaa4
#define AXI_LLC_STATUS_TAG_340_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_340_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_340_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_340_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_340_CL_TAG_OFFSET })

// Status register of cache line 341
#define AXI_LLC_STATUS_STATUS_341_REG_OFFSET 0xaa8
#define AXI_LLC_STATUS_STATUS_341_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_341_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_341_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_341_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_341_CL_STATUS_OFFSET })

// Tag Address stored in cache line 341
#define AXI_LLC_STATUS_TAG_341_REG_OFFSET 0xaac
#define AXI_LLC_STATUS_TAG_341_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_341_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_341_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_341_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_341_CL_TAG_OFFSET })

// Status register of cache line 342
#define AXI_LLC_STATUS_STATUS_342_REG_OFFSET 0xab0
#define AXI_LLC_STATUS_STATUS_342_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_342_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_342_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_342_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_342_CL_STATUS_OFFSET })

// Tag Address stored in cache line 342
#define AXI_LLC_STATUS_TAG_342_REG_OFFSET 0xab4
#define AXI_LLC_STATUS_TAG_342_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_342_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_342_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_342_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_342_CL_TAG_OFFSET })

// Status register of cache line 343
#define AXI_LLC_STATUS_STATUS_343_REG_OFFSET 0xab8
#define AXI_LLC_STATUS_STATUS_343_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_343_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_343_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_343_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_343_CL_STATUS_OFFSET })

// Tag Address stored in cache line 343
#define AXI_LLC_STATUS_TAG_343_REG_OFFSET 0xabc
#define AXI_LLC_STATUS_TAG_343_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_343_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_343_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_343_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_343_CL_TAG_OFFSET })

// Status register of cache line 344
#define AXI_LLC_STATUS_STATUS_344_REG_OFFSET 0xac0
#define AXI_LLC_STATUS_STATUS_344_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_344_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_344_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_344_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_344_CL_STATUS_OFFSET })

// Tag Address stored in cache line 344
#define AXI_LLC_STATUS_TAG_344_REG_OFFSET 0xac4
#define AXI_LLC_STATUS_TAG_344_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_344_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_344_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_344_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_344_CL_TAG_OFFSET })

// Status register of cache line 345
#define AXI_LLC_STATUS_STATUS_345_REG_OFFSET 0xac8
#define AXI_LLC_STATUS_STATUS_345_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_345_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_345_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_345_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_345_CL_STATUS_OFFSET })

// Tag Address stored in cache line 345
#define AXI_LLC_STATUS_TAG_345_REG_OFFSET 0xacc
#define AXI_LLC_STATUS_TAG_345_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_345_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_345_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_345_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_345_CL_TAG_OFFSET })

// Status register of cache line 346
#define AXI_LLC_STATUS_STATUS_346_REG_OFFSET 0xad0
#define AXI_LLC_STATUS_STATUS_346_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_346_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_346_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_346_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_346_CL_STATUS_OFFSET })

// Tag Address stored in cache line 346
#define AXI_LLC_STATUS_TAG_346_REG_OFFSET 0xad4
#define AXI_LLC_STATUS_TAG_346_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_346_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_346_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_346_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_346_CL_TAG_OFFSET })

// Status register of cache line 347
#define AXI_LLC_STATUS_STATUS_347_REG_OFFSET 0xad8
#define AXI_LLC_STATUS_STATUS_347_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_347_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_347_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_347_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_347_CL_STATUS_OFFSET })

// Tag Address stored in cache line 347
#define AXI_LLC_STATUS_TAG_347_REG_OFFSET 0xadc
#define AXI_LLC_STATUS_TAG_347_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_347_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_347_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_347_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_347_CL_TAG_OFFSET })

// Status register of cache line 348
#define AXI_LLC_STATUS_STATUS_348_REG_OFFSET 0xae0
#define AXI_LLC_STATUS_STATUS_348_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_348_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_348_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_348_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_348_CL_STATUS_OFFSET })

// Tag Address stored in cache line 348
#define AXI_LLC_STATUS_TAG_348_REG_OFFSET 0xae4
#define AXI_LLC_STATUS_TAG_348_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_348_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_348_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_348_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_348_CL_TAG_OFFSET })

// Status register of cache line 349
#define AXI_LLC_STATUS_STATUS_349_REG_OFFSET 0xae8
#define AXI_LLC_STATUS_STATUS_349_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_349_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_349_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_349_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_349_CL_STATUS_OFFSET })

// Tag Address stored in cache line 349
#define AXI_LLC_STATUS_TAG_349_REG_OFFSET 0xaec
#define AXI_LLC_STATUS_TAG_349_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_349_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_349_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_349_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_349_CL_TAG_OFFSET })

// Status register of cache line 350
#define AXI_LLC_STATUS_STATUS_350_REG_OFFSET 0xaf0
#define AXI_LLC_STATUS_STATUS_350_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_350_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_350_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_350_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_350_CL_STATUS_OFFSET })

// Tag Address stored in cache line 350
#define AXI_LLC_STATUS_TAG_350_REG_OFFSET 0xaf4
#define AXI_LLC_STATUS_TAG_350_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_350_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_350_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_350_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_350_CL_TAG_OFFSET })

// Status register of cache line 351
#define AXI_LLC_STATUS_STATUS_351_REG_OFFSET 0xaf8
#define AXI_LLC_STATUS_STATUS_351_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_351_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_351_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_351_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_351_CL_STATUS_OFFSET })

// Tag Address stored in cache line 351
#define AXI_LLC_STATUS_TAG_351_REG_OFFSET 0xafc
#define AXI_LLC_STATUS_TAG_351_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_351_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_351_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_351_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_351_CL_TAG_OFFSET })

// Status register of cache line 352
#define AXI_LLC_STATUS_STATUS_352_REG_OFFSET 0xb00
#define AXI_LLC_STATUS_STATUS_352_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_352_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_352_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_352_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_352_CL_STATUS_OFFSET })

// Tag Address stored in cache line 352
#define AXI_LLC_STATUS_TAG_352_REG_OFFSET 0xb04
#define AXI_LLC_STATUS_TAG_352_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_352_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_352_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_352_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_352_CL_TAG_OFFSET })

// Status register of cache line 353
#define AXI_LLC_STATUS_STATUS_353_REG_OFFSET 0xb08
#define AXI_LLC_STATUS_STATUS_353_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_353_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_353_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_353_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_353_CL_STATUS_OFFSET })

// Tag Address stored in cache line 353
#define AXI_LLC_STATUS_TAG_353_REG_OFFSET 0xb0c
#define AXI_LLC_STATUS_TAG_353_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_353_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_353_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_353_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_353_CL_TAG_OFFSET })

// Status register of cache line 354
#define AXI_LLC_STATUS_STATUS_354_REG_OFFSET 0xb10
#define AXI_LLC_STATUS_STATUS_354_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_354_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_354_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_354_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_354_CL_STATUS_OFFSET })

// Tag Address stored in cache line 354
#define AXI_LLC_STATUS_TAG_354_REG_OFFSET 0xb14
#define AXI_LLC_STATUS_TAG_354_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_354_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_354_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_354_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_354_CL_TAG_OFFSET })

// Status register of cache line 355
#define AXI_LLC_STATUS_STATUS_355_REG_OFFSET 0xb18
#define AXI_LLC_STATUS_STATUS_355_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_355_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_355_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_355_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_355_CL_STATUS_OFFSET })

// Tag Address stored in cache line 355
#define AXI_LLC_STATUS_TAG_355_REG_OFFSET 0xb1c
#define AXI_LLC_STATUS_TAG_355_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_355_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_355_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_355_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_355_CL_TAG_OFFSET })

// Status register of cache line 356
#define AXI_LLC_STATUS_STATUS_356_REG_OFFSET 0xb20
#define AXI_LLC_STATUS_STATUS_356_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_356_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_356_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_356_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_356_CL_STATUS_OFFSET })

// Tag Address stored in cache line 356
#define AXI_LLC_STATUS_TAG_356_REG_OFFSET 0xb24
#define AXI_LLC_STATUS_TAG_356_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_356_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_356_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_356_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_356_CL_TAG_OFFSET })

// Status register of cache line 357
#define AXI_LLC_STATUS_STATUS_357_REG_OFFSET 0xb28
#define AXI_LLC_STATUS_STATUS_357_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_357_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_357_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_357_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_357_CL_STATUS_OFFSET })

// Tag Address stored in cache line 357
#define AXI_LLC_STATUS_TAG_357_REG_OFFSET 0xb2c
#define AXI_LLC_STATUS_TAG_357_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_357_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_357_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_357_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_357_CL_TAG_OFFSET })

// Status register of cache line 358
#define AXI_LLC_STATUS_STATUS_358_REG_OFFSET 0xb30
#define AXI_LLC_STATUS_STATUS_358_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_358_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_358_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_358_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_358_CL_STATUS_OFFSET })

// Tag Address stored in cache line 358
#define AXI_LLC_STATUS_TAG_358_REG_OFFSET 0xb34
#define AXI_LLC_STATUS_TAG_358_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_358_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_358_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_358_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_358_CL_TAG_OFFSET })

// Status register of cache line 359
#define AXI_LLC_STATUS_STATUS_359_REG_OFFSET 0xb38
#define AXI_LLC_STATUS_STATUS_359_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_359_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_359_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_359_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_359_CL_STATUS_OFFSET })

// Tag Address stored in cache line 359
#define AXI_LLC_STATUS_TAG_359_REG_OFFSET 0xb3c
#define AXI_LLC_STATUS_TAG_359_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_359_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_359_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_359_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_359_CL_TAG_OFFSET })

// Status register of cache line 360
#define AXI_LLC_STATUS_STATUS_360_REG_OFFSET 0xb40
#define AXI_LLC_STATUS_STATUS_360_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_360_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_360_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_360_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_360_CL_STATUS_OFFSET })

// Tag Address stored in cache line 360
#define AXI_LLC_STATUS_TAG_360_REG_OFFSET 0xb44
#define AXI_LLC_STATUS_TAG_360_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_360_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_360_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_360_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_360_CL_TAG_OFFSET })

// Status register of cache line 361
#define AXI_LLC_STATUS_STATUS_361_REG_OFFSET 0xb48
#define AXI_LLC_STATUS_STATUS_361_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_361_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_361_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_361_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_361_CL_STATUS_OFFSET })

// Tag Address stored in cache line 361
#define AXI_LLC_STATUS_TAG_361_REG_OFFSET 0xb4c
#define AXI_LLC_STATUS_TAG_361_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_361_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_361_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_361_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_361_CL_TAG_OFFSET })

// Status register of cache line 362
#define AXI_LLC_STATUS_STATUS_362_REG_OFFSET 0xb50
#define AXI_LLC_STATUS_STATUS_362_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_362_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_362_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_362_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_362_CL_STATUS_OFFSET })

// Tag Address stored in cache line 362
#define AXI_LLC_STATUS_TAG_362_REG_OFFSET 0xb54
#define AXI_LLC_STATUS_TAG_362_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_362_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_362_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_362_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_362_CL_TAG_OFFSET })

// Status register of cache line 363
#define AXI_LLC_STATUS_STATUS_363_REG_OFFSET 0xb58
#define AXI_LLC_STATUS_STATUS_363_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_363_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_363_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_363_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_363_CL_STATUS_OFFSET })

// Tag Address stored in cache line 363
#define AXI_LLC_STATUS_TAG_363_REG_OFFSET 0xb5c
#define AXI_LLC_STATUS_TAG_363_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_363_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_363_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_363_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_363_CL_TAG_OFFSET })

// Status register of cache line 364
#define AXI_LLC_STATUS_STATUS_364_REG_OFFSET 0xb60
#define AXI_LLC_STATUS_STATUS_364_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_364_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_364_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_364_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_364_CL_STATUS_OFFSET })

// Tag Address stored in cache line 364
#define AXI_LLC_STATUS_TAG_364_REG_OFFSET 0xb64
#define AXI_LLC_STATUS_TAG_364_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_364_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_364_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_364_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_364_CL_TAG_OFFSET })

// Status register of cache line 365
#define AXI_LLC_STATUS_STATUS_365_REG_OFFSET 0xb68
#define AXI_LLC_STATUS_STATUS_365_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_365_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_365_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_365_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_365_CL_STATUS_OFFSET })

// Tag Address stored in cache line 365
#define AXI_LLC_STATUS_TAG_365_REG_OFFSET 0xb6c
#define AXI_LLC_STATUS_TAG_365_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_365_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_365_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_365_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_365_CL_TAG_OFFSET })

// Status register of cache line 366
#define AXI_LLC_STATUS_STATUS_366_REG_OFFSET 0xb70
#define AXI_LLC_STATUS_STATUS_366_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_366_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_366_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_366_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_366_CL_STATUS_OFFSET })

// Tag Address stored in cache line 366
#define AXI_LLC_STATUS_TAG_366_REG_OFFSET 0xb74
#define AXI_LLC_STATUS_TAG_366_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_366_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_366_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_366_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_366_CL_TAG_OFFSET })

// Status register of cache line 367
#define AXI_LLC_STATUS_STATUS_367_REG_OFFSET 0xb78
#define AXI_LLC_STATUS_STATUS_367_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_367_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_367_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_367_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_367_CL_STATUS_OFFSET })

// Tag Address stored in cache line 367
#define AXI_LLC_STATUS_TAG_367_REG_OFFSET 0xb7c
#define AXI_LLC_STATUS_TAG_367_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_367_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_367_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_367_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_367_CL_TAG_OFFSET })

// Status register of cache line 368
#define AXI_LLC_STATUS_STATUS_368_REG_OFFSET 0xb80
#define AXI_LLC_STATUS_STATUS_368_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_368_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_368_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_368_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_368_CL_STATUS_OFFSET })

// Tag Address stored in cache line 368
#define AXI_LLC_STATUS_TAG_368_REG_OFFSET 0xb84
#define AXI_LLC_STATUS_TAG_368_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_368_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_368_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_368_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_368_CL_TAG_OFFSET })

// Status register of cache line 369
#define AXI_LLC_STATUS_STATUS_369_REG_OFFSET 0xb88
#define AXI_LLC_STATUS_STATUS_369_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_369_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_369_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_369_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_369_CL_STATUS_OFFSET })

// Tag Address stored in cache line 369
#define AXI_LLC_STATUS_TAG_369_REG_OFFSET 0xb8c
#define AXI_LLC_STATUS_TAG_369_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_369_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_369_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_369_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_369_CL_TAG_OFFSET })

// Status register of cache line 370
#define AXI_LLC_STATUS_STATUS_370_REG_OFFSET 0xb90
#define AXI_LLC_STATUS_STATUS_370_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_370_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_370_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_370_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_370_CL_STATUS_OFFSET })

// Tag Address stored in cache line 370
#define AXI_LLC_STATUS_TAG_370_REG_OFFSET 0xb94
#define AXI_LLC_STATUS_TAG_370_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_370_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_370_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_370_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_370_CL_TAG_OFFSET })

// Status register of cache line 371
#define AXI_LLC_STATUS_STATUS_371_REG_OFFSET 0xb98
#define AXI_LLC_STATUS_STATUS_371_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_371_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_371_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_371_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_371_CL_STATUS_OFFSET })

// Tag Address stored in cache line 371
#define AXI_LLC_STATUS_TAG_371_REG_OFFSET 0xb9c
#define AXI_LLC_STATUS_TAG_371_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_371_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_371_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_371_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_371_CL_TAG_OFFSET })

// Status register of cache line 372
#define AXI_LLC_STATUS_STATUS_372_REG_OFFSET 0xba0
#define AXI_LLC_STATUS_STATUS_372_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_372_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_372_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_372_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_372_CL_STATUS_OFFSET })

// Tag Address stored in cache line 372
#define AXI_LLC_STATUS_TAG_372_REG_OFFSET 0xba4
#define AXI_LLC_STATUS_TAG_372_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_372_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_372_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_372_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_372_CL_TAG_OFFSET })

// Status register of cache line 373
#define AXI_LLC_STATUS_STATUS_373_REG_OFFSET 0xba8
#define AXI_LLC_STATUS_STATUS_373_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_373_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_373_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_373_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_373_CL_STATUS_OFFSET })

// Tag Address stored in cache line 373
#define AXI_LLC_STATUS_TAG_373_REG_OFFSET 0xbac
#define AXI_LLC_STATUS_TAG_373_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_373_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_373_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_373_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_373_CL_TAG_OFFSET })

// Status register of cache line 374
#define AXI_LLC_STATUS_STATUS_374_REG_OFFSET 0xbb0
#define AXI_LLC_STATUS_STATUS_374_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_374_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_374_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_374_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_374_CL_STATUS_OFFSET })

// Tag Address stored in cache line 374
#define AXI_LLC_STATUS_TAG_374_REG_OFFSET 0xbb4
#define AXI_LLC_STATUS_TAG_374_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_374_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_374_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_374_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_374_CL_TAG_OFFSET })

// Status register of cache line 375
#define AXI_LLC_STATUS_STATUS_375_REG_OFFSET 0xbb8
#define AXI_LLC_STATUS_STATUS_375_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_375_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_375_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_375_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_375_CL_STATUS_OFFSET })

// Tag Address stored in cache line 375
#define AXI_LLC_STATUS_TAG_375_REG_OFFSET 0xbbc
#define AXI_LLC_STATUS_TAG_375_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_375_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_375_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_375_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_375_CL_TAG_OFFSET })

// Status register of cache line 376
#define AXI_LLC_STATUS_STATUS_376_REG_OFFSET 0xbc0
#define AXI_LLC_STATUS_STATUS_376_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_376_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_376_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_376_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_376_CL_STATUS_OFFSET })

// Tag Address stored in cache line 376
#define AXI_LLC_STATUS_TAG_376_REG_OFFSET 0xbc4
#define AXI_LLC_STATUS_TAG_376_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_376_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_376_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_376_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_376_CL_TAG_OFFSET })

// Status register of cache line 377
#define AXI_LLC_STATUS_STATUS_377_REG_OFFSET 0xbc8
#define AXI_LLC_STATUS_STATUS_377_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_377_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_377_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_377_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_377_CL_STATUS_OFFSET })

// Tag Address stored in cache line 377
#define AXI_LLC_STATUS_TAG_377_REG_OFFSET 0xbcc
#define AXI_LLC_STATUS_TAG_377_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_377_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_377_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_377_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_377_CL_TAG_OFFSET })

// Status register of cache line 378
#define AXI_LLC_STATUS_STATUS_378_REG_OFFSET 0xbd0
#define AXI_LLC_STATUS_STATUS_378_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_378_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_378_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_378_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_378_CL_STATUS_OFFSET })

// Tag Address stored in cache line 378
#define AXI_LLC_STATUS_TAG_378_REG_OFFSET 0xbd4
#define AXI_LLC_STATUS_TAG_378_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_378_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_378_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_378_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_378_CL_TAG_OFFSET })

// Status register of cache line 379
#define AXI_LLC_STATUS_STATUS_379_REG_OFFSET 0xbd8
#define AXI_LLC_STATUS_STATUS_379_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_379_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_379_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_379_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_379_CL_STATUS_OFFSET })

// Tag Address stored in cache line 379
#define AXI_LLC_STATUS_TAG_379_REG_OFFSET 0xbdc
#define AXI_LLC_STATUS_TAG_379_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_379_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_379_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_379_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_379_CL_TAG_OFFSET })

// Status register of cache line 380
#define AXI_LLC_STATUS_STATUS_380_REG_OFFSET 0xbe0
#define AXI_LLC_STATUS_STATUS_380_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_380_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_380_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_380_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_380_CL_STATUS_OFFSET })

// Tag Address stored in cache line 380
#define AXI_LLC_STATUS_TAG_380_REG_OFFSET 0xbe4
#define AXI_LLC_STATUS_TAG_380_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_380_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_380_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_380_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_380_CL_TAG_OFFSET })

// Status register of cache line 381
#define AXI_LLC_STATUS_STATUS_381_REG_OFFSET 0xbe8
#define AXI_LLC_STATUS_STATUS_381_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_381_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_381_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_381_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_381_CL_STATUS_OFFSET })

// Tag Address stored in cache line 381
#define AXI_LLC_STATUS_TAG_381_REG_OFFSET 0xbec
#define AXI_LLC_STATUS_TAG_381_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_381_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_381_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_381_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_381_CL_TAG_OFFSET })

// Status register of cache line 382
#define AXI_LLC_STATUS_STATUS_382_REG_OFFSET 0xbf0
#define AXI_LLC_STATUS_STATUS_382_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_382_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_382_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_382_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_382_CL_STATUS_OFFSET })

// Tag Address stored in cache line 382
#define AXI_LLC_STATUS_TAG_382_REG_OFFSET 0xbf4
#define AXI_LLC_STATUS_TAG_382_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_382_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_382_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_382_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_382_CL_TAG_OFFSET })

// Status register of cache line 383
#define AXI_LLC_STATUS_STATUS_383_REG_OFFSET 0xbf8
#define AXI_LLC_STATUS_STATUS_383_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_383_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_383_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_383_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_383_CL_STATUS_OFFSET })

// Tag Address stored in cache line 383
#define AXI_LLC_STATUS_TAG_383_REG_OFFSET 0xbfc
#define AXI_LLC_STATUS_TAG_383_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_383_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_383_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_383_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_383_CL_TAG_OFFSET })

// Status register of cache line 384
#define AXI_LLC_STATUS_STATUS_384_REG_OFFSET 0xc00
#define AXI_LLC_STATUS_STATUS_384_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_384_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_384_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_384_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_384_CL_STATUS_OFFSET })

// Tag Address stored in cache line 384
#define AXI_LLC_STATUS_TAG_384_REG_OFFSET 0xc04
#define AXI_LLC_STATUS_TAG_384_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_384_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_384_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_384_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_384_CL_TAG_OFFSET })

// Status register of cache line 385
#define AXI_LLC_STATUS_STATUS_385_REG_OFFSET 0xc08
#define AXI_LLC_STATUS_STATUS_385_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_385_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_385_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_385_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_385_CL_STATUS_OFFSET })

// Tag Address stored in cache line 385
#define AXI_LLC_STATUS_TAG_385_REG_OFFSET 0xc0c
#define AXI_LLC_STATUS_TAG_385_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_385_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_385_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_385_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_385_CL_TAG_OFFSET })

// Status register of cache line 386
#define AXI_LLC_STATUS_STATUS_386_REG_OFFSET 0xc10
#define AXI_LLC_STATUS_STATUS_386_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_386_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_386_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_386_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_386_CL_STATUS_OFFSET })

// Tag Address stored in cache line 386
#define AXI_LLC_STATUS_TAG_386_REG_OFFSET 0xc14
#define AXI_LLC_STATUS_TAG_386_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_386_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_386_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_386_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_386_CL_TAG_OFFSET })

// Status register of cache line 387
#define AXI_LLC_STATUS_STATUS_387_REG_OFFSET 0xc18
#define AXI_LLC_STATUS_STATUS_387_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_387_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_387_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_387_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_387_CL_STATUS_OFFSET })

// Tag Address stored in cache line 387
#define AXI_LLC_STATUS_TAG_387_REG_OFFSET 0xc1c
#define AXI_LLC_STATUS_TAG_387_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_387_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_387_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_387_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_387_CL_TAG_OFFSET })

// Status register of cache line 388
#define AXI_LLC_STATUS_STATUS_388_REG_OFFSET 0xc20
#define AXI_LLC_STATUS_STATUS_388_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_388_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_388_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_388_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_388_CL_STATUS_OFFSET })

// Tag Address stored in cache line 388
#define AXI_LLC_STATUS_TAG_388_REG_OFFSET 0xc24
#define AXI_LLC_STATUS_TAG_388_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_388_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_388_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_388_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_388_CL_TAG_OFFSET })

// Status register of cache line 389
#define AXI_LLC_STATUS_STATUS_389_REG_OFFSET 0xc28
#define AXI_LLC_STATUS_STATUS_389_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_389_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_389_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_389_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_389_CL_STATUS_OFFSET })

// Tag Address stored in cache line 389
#define AXI_LLC_STATUS_TAG_389_REG_OFFSET 0xc2c
#define AXI_LLC_STATUS_TAG_389_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_389_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_389_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_389_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_389_CL_TAG_OFFSET })

// Status register of cache line 390
#define AXI_LLC_STATUS_STATUS_390_REG_OFFSET 0xc30
#define AXI_LLC_STATUS_STATUS_390_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_390_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_390_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_390_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_390_CL_STATUS_OFFSET })

// Tag Address stored in cache line 390
#define AXI_LLC_STATUS_TAG_390_REG_OFFSET 0xc34
#define AXI_LLC_STATUS_TAG_390_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_390_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_390_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_390_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_390_CL_TAG_OFFSET })

// Status register of cache line 391
#define AXI_LLC_STATUS_STATUS_391_REG_OFFSET 0xc38
#define AXI_LLC_STATUS_STATUS_391_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_391_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_391_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_391_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_391_CL_STATUS_OFFSET })

// Tag Address stored in cache line 391
#define AXI_LLC_STATUS_TAG_391_REG_OFFSET 0xc3c
#define AXI_LLC_STATUS_TAG_391_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_391_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_391_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_391_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_391_CL_TAG_OFFSET })

// Status register of cache line 392
#define AXI_LLC_STATUS_STATUS_392_REG_OFFSET 0xc40
#define AXI_LLC_STATUS_STATUS_392_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_392_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_392_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_392_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_392_CL_STATUS_OFFSET })

// Tag Address stored in cache line 392
#define AXI_LLC_STATUS_TAG_392_REG_OFFSET 0xc44
#define AXI_LLC_STATUS_TAG_392_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_392_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_392_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_392_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_392_CL_TAG_OFFSET })

// Status register of cache line 393
#define AXI_LLC_STATUS_STATUS_393_REG_OFFSET 0xc48
#define AXI_LLC_STATUS_STATUS_393_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_393_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_393_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_393_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_393_CL_STATUS_OFFSET })

// Tag Address stored in cache line 393
#define AXI_LLC_STATUS_TAG_393_REG_OFFSET 0xc4c
#define AXI_LLC_STATUS_TAG_393_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_393_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_393_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_393_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_393_CL_TAG_OFFSET })

// Status register of cache line 394
#define AXI_LLC_STATUS_STATUS_394_REG_OFFSET 0xc50
#define AXI_LLC_STATUS_STATUS_394_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_394_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_394_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_394_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_394_CL_STATUS_OFFSET })

// Tag Address stored in cache line 394
#define AXI_LLC_STATUS_TAG_394_REG_OFFSET 0xc54
#define AXI_LLC_STATUS_TAG_394_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_394_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_394_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_394_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_394_CL_TAG_OFFSET })

// Status register of cache line 395
#define AXI_LLC_STATUS_STATUS_395_REG_OFFSET 0xc58
#define AXI_LLC_STATUS_STATUS_395_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_395_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_395_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_395_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_395_CL_STATUS_OFFSET })

// Tag Address stored in cache line 395
#define AXI_LLC_STATUS_TAG_395_REG_OFFSET 0xc5c
#define AXI_LLC_STATUS_TAG_395_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_395_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_395_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_395_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_395_CL_TAG_OFFSET })

// Status register of cache line 396
#define AXI_LLC_STATUS_STATUS_396_REG_OFFSET 0xc60
#define AXI_LLC_STATUS_STATUS_396_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_396_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_396_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_396_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_396_CL_STATUS_OFFSET })

// Tag Address stored in cache line 396
#define AXI_LLC_STATUS_TAG_396_REG_OFFSET 0xc64
#define AXI_LLC_STATUS_TAG_396_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_396_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_396_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_396_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_396_CL_TAG_OFFSET })

// Status register of cache line 397
#define AXI_LLC_STATUS_STATUS_397_REG_OFFSET 0xc68
#define AXI_LLC_STATUS_STATUS_397_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_397_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_397_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_397_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_397_CL_STATUS_OFFSET })

// Tag Address stored in cache line 397
#define AXI_LLC_STATUS_TAG_397_REG_OFFSET 0xc6c
#define AXI_LLC_STATUS_TAG_397_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_397_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_397_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_397_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_397_CL_TAG_OFFSET })

// Status register of cache line 398
#define AXI_LLC_STATUS_STATUS_398_REG_OFFSET 0xc70
#define AXI_LLC_STATUS_STATUS_398_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_398_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_398_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_398_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_398_CL_STATUS_OFFSET })

// Tag Address stored in cache line 398
#define AXI_LLC_STATUS_TAG_398_REG_OFFSET 0xc74
#define AXI_LLC_STATUS_TAG_398_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_398_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_398_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_398_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_398_CL_TAG_OFFSET })

// Status register of cache line 399
#define AXI_LLC_STATUS_STATUS_399_REG_OFFSET 0xc78
#define AXI_LLC_STATUS_STATUS_399_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_399_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_399_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_399_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_399_CL_STATUS_OFFSET })

// Tag Address stored in cache line 399
#define AXI_LLC_STATUS_TAG_399_REG_OFFSET 0xc7c
#define AXI_LLC_STATUS_TAG_399_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_399_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_399_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_399_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_399_CL_TAG_OFFSET })

// Status register of cache line 400
#define AXI_LLC_STATUS_STATUS_400_REG_OFFSET 0xc80
#define AXI_LLC_STATUS_STATUS_400_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_400_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_400_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_400_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_400_CL_STATUS_OFFSET })

// Tag Address stored in cache line 400
#define AXI_LLC_STATUS_TAG_400_REG_OFFSET 0xc84
#define AXI_LLC_STATUS_TAG_400_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_400_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_400_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_400_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_400_CL_TAG_OFFSET })

// Status register of cache line 401
#define AXI_LLC_STATUS_STATUS_401_REG_OFFSET 0xc88
#define AXI_LLC_STATUS_STATUS_401_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_401_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_401_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_401_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_401_CL_STATUS_OFFSET })

// Tag Address stored in cache line 401
#define AXI_LLC_STATUS_TAG_401_REG_OFFSET 0xc8c
#define AXI_LLC_STATUS_TAG_401_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_401_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_401_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_401_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_401_CL_TAG_OFFSET })

// Status register of cache line 402
#define AXI_LLC_STATUS_STATUS_402_REG_OFFSET 0xc90
#define AXI_LLC_STATUS_STATUS_402_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_402_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_402_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_402_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_402_CL_STATUS_OFFSET })

// Tag Address stored in cache line 402
#define AXI_LLC_STATUS_TAG_402_REG_OFFSET 0xc94
#define AXI_LLC_STATUS_TAG_402_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_402_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_402_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_402_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_402_CL_TAG_OFFSET })

// Status register of cache line 403
#define AXI_LLC_STATUS_STATUS_403_REG_OFFSET 0xc98
#define AXI_LLC_STATUS_STATUS_403_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_403_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_403_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_403_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_403_CL_STATUS_OFFSET })

// Tag Address stored in cache line 403
#define AXI_LLC_STATUS_TAG_403_REG_OFFSET 0xc9c
#define AXI_LLC_STATUS_TAG_403_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_403_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_403_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_403_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_403_CL_TAG_OFFSET })

// Status register of cache line 404
#define AXI_LLC_STATUS_STATUS_404_REG_OFFSET 0xca0
#define AXI_LLC_STATUS_STATUS_404_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_404_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_404_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_404_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_404_CL_STATUS_OFFSET })

// Tag Address stored in cache line 404
#define AXI_LLC_STATUS_TAG_404_REG_OFFSET 0xca4
#define AXI_LLC_STATUS_TAG_404_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_404_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_404_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_404_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_404_CL_TAG_OFFSET })

// Status register of cache line 405
#define AXI_LLC_STATUS_STATUS_405_REG_OFFSET 0xca8
#define AXI_LLC_STATUS_STATUS_405_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_405_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_405_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_405_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_405_CL_STATUS_OFFSET })

// Tag Address stored in cache line 405
#define AXI_LLC_STATUS_TAG_405_REG_OFFSET 0xcac
#define AXI_LLC_STATUS_TAG_405_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_405_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_405_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_405_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_405_CL_TAG_OFFSET })

// Status register of cache line 406
#define AXI_LLC_STATUS_STATUS_406_REG_OFFSET 0xcb0
#define AXI_LLC_STATUS_STATUS_406_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_406_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_406_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_406_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_406_CL_STATUS_OFFSET })

// Tag Address stored in cache line 406
#define AXI_LLC_STATUS_TAG_406_REG_OFFSET 0xcb4
#define AXI_LLC_STATUS_TAG_406_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_406_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_406_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_406_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_406_CL_TAG_OFFSET })

// Status register of cache line 407
#define AXI_LLC_STATUS_STATUS_407_REG_OFFSET 0xcb8
#define AXI_LLC_STATUS_STATUS_407_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_407_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_407_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_407_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_407_CL_STATUS_OFFSET })

// Tag Address stored in cache line 407
#define AXI_LLC_STATUS_TAG_407_REG_OFFSET 0xcbc
#define AXI_LLC_STATUS_TAG_407_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_407_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_407_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_407_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_407_CL_TAG_OFFSET })

// Status register of cache line 408
#define AXI_LLC_STATUS_STATUS_408_REG_OFFSET 0xcc0
#define AXI_LLC_STATUS_STATUS_408_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_408_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_408_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_408_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_408_CL_STATUS_OFFSET })

// Tag Address stored in cache line 408
#define AXI_LLC_STATUS_TAG_408_REG_OFFSET 0xcc4
#define AXI_LLC_STATUS_TAG_408_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_408_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_408_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_408_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_408_CL_TAG_OFFSET })

// Status register of cache line 409
#define AXI_LLC_STATUS_STATUS_409_REG_OFFSET 0xcc8
#define AXI_LLC_STATUS_STATUS_409_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_409_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_409_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_409_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_409_CL_STATUS_OFFSET })

// Tag Address stored in cache line 409
#define AXI_LLC_STATUS_TAG_409_REG_OFFSET 0xccc
#define AXI_LLC_STATUS_TAG_409_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_409_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_409_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_409_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_409_CL_TAG_OFFSET })

// Status register of cache line 410
#define AXI_LLC_STATUS_STATUS_410_REG_OFFSET 0xcd0
#define AXI_LLC_STATUS_STATUS_410_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_410_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_410_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_410_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_410_CL_STATUS_OFFSET })

// Tag Address stored in cache line 410
#define AXI_LLC_STATUS_TAG_410_REG_OFFSET 0xcd4
#define AXI_LLC_STATUS_TAG_410_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_410_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_410_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_410_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_410_CL_TAG_OFFSET })

// Status register of cache line 411
#define AXI_LLC_STATUS_STATUS_411_REG_OFFSET 0xcd8
#define AXI_LLC_STATUS_STATUS_411_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_411_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_411_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_411_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_411_CL_STATUS_OFFSET })

// Tag Address stored in cache line 411
#define AXI_LLC_STATUS_TAG_411_REG_OFFSET 0xcdc
#define AXI_LLC_STATUS_TAG_411_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_411_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_411_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_411_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_411_CL_TAG_OFFSET })

// Status register of cache line 412
#define AXI_LLC_STATUS_STATUS_412_REG_OFFSET 0xce0
#define AXI_LLC_STATUS_STATUS_412_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_412_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_412_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_412_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_412_CL_STATUS_OFFSET })

// Tag Address stored in cache line 412
#define AXI_LLC_STATUS_TAG_412_REG_OFFSET 0xce4
#define AXI_LLC_STATUS_TAG_412_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_412_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_412_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_412_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_412_CL_TAG_OFFSET })

// Status register of cache line 413
#define AXI_LLC_STATUS_STATUS_413_REG_OFFSET 0xce8
#define AXI_LLC_STATUS_STATUS_413_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_413_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_413_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_413_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_413_CL_STATUS_OFFSET })

// Tag Address stored in cache line 413
#define AXI_LLC_STATUS_TAG_413_REG_OFFSET 0xcec
#define AXI_LLC_STATUS_TAG_413_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_413_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_413_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_413_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_413_CL_TAG_OFFSET })

// Status register of cache line 414
#define AXI_LLC_STATUS_STATUS_414_REG_OFFSET 0xcf0
#define AXI_LLC_STATUS_STATUS_414_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_414_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_414_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_414_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_414_CL_STATUS_OFFSET })

// Tag Address stored in cache line 414
#define AXI_LLC_STATUS_TAG_414_REG_OFFSET 0xcf4
#define AXI_LLC_STATUS_TAG_414_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_414_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_414_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_414_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_414_CL_TAG_OFFSET })

// Status register of cache line 415
#define AXI_LLC_STATUS_STATUS_415_REG_OFFSET 0xcf8
#define AXI_LLC_STATUS_STATUS_415_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_415_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_415_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_415_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_415_CL_STATUS_OFFSET })

// Tag Address stored in cache line 415
#define AXI_LLC_STATUS_TAG_415_REG_OFFSET 0xcfc
#define AXI_LLC_STATUS_TAG_415_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_415_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_415_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_415_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_415_CL_TAG_OFFSET })

// Status register of cache line 416
#define AXI_LLC_STATUS_STATUS_416_REG_OFFSET 0xd00
#define AXI_LLC_STATUS_STATUS_416_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_416_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_416_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_416_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_416_CL_STATUS_OFFSET })

// Tag Address stored in cache line 416
#define AXI_LLC_STATUS_TAG_416_REG_OFFSET 0xd04
#define AXI_LLC_STATUS_TAG_416_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_416_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_416_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_416_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_416_CL_TAG_OFFSET })

// Status register of cache line 417
#define AXI_LLC_STATUS_STATUS_417_REG_OFFSET 0xd08
#define AXI_LLC_STATUS_STATUS_417_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_417_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_417_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_417_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_417_CL_STATUS_OFFSET })

// Tag Address stored in cache line 417
#define AXI_LLC_STATUS_TAG_417_REG_OFFSET 0xd0c
#define AXI_LLC_STATUS_TAG_417_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_417_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_417_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_417_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_417_CL_TAG_OFFSET })

// Status register of cache line 418
#define AXI_LLC_STATUS_STATUS_418_REG_OFFSET 0xd10
#define AXI_LLC_STATUS_STATUS_418_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_418_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_418_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_418_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_418_CL_STATUS_OFFSET })

// Tag Address stored in cache line 418
#define AXI_LLC_STATUS_TAG_418_REG_OFFSET 0xd14
#define AXI_LLC_STATUS_TAG_418_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_418_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_418_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_418_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_418_CL_TAG_OFFSET })

// Status register of cache line 419
#define AXI_LLC_STATUS_STATUS_419_REG_OFFSET 0xd18
#define AXI_LLC_STATUS_STATUS_419_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_419_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_419_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_419_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_419_CL_STATUS_OFFSET })

// Tag Address stored in cache line 419
#define AXI_LLC_STATUS_TAG_419_REG_OFFSET 0xd1c
#define AXI_LLC_STATUS_TAG_419_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_419_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_419_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_419_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_419_CL_TAG_OFFSET })

// Status register of cache line 420
#define AXI_LLC_STATUS_STATUS_420_REG_OFFSET 0xd20
#define AXI_LLC_STATUS_STATUS_420_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_420_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_420_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_420_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_420_CL_STATUS_OFFSET })

// Tag Address stored in cache line 420
#define AXI_LLC_STATUS_TAG_420_REG_OFFSET 0xd24
#define AXI_LLC_STATUS_TAG_420_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_420_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_420_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_420_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_420_CL_TAG_OFFSET })

// Status register of cache line 421
#define AXI_LLC_STATUS_STATUS_421_REG_OFFSET 0xd28
#define AXI_LLC_STATUS_STATUS_421_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_421_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_421_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_421_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_421_CL_STATUS_OFFSET })

// Tag Address stored in cache line 421
#define AXI_LLC_STATUS_TAG_421_REG_OFFSET 0xd2c
#define AXI_LLC_STATUS_TAG_421_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_421_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_421_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_421_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_421_CL_TAG_OFFSET })

// Status register of cache line 422
#define AXI_LLC_STATUS_STATUS_422_REG_OFFSET 0xd30
#define AXI_LLC_STATUS_STATUS_422_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_422_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_422_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_422_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_422_CL_STATUS_OFFSET })

// Tag Address stored in cache line 422
#define AXI_LLC_STATUS_TAG_422_REG_OFFSET 0xd34
#define AXI_LLC_STATUS_TAG_422_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_422_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_422_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_422_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_422_CL_TAG_OFFSET })

// Status register of cache line 423
#define AXI_LLC_STATUS_STATUS_423_REG_OFFSET 0xd38
#define AXI_LLC_STATUS_STATUS_423_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_423_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_423_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_423_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_423_CL_STATUS_OFFSET })

// Tag Address stored in cache line 423
#define AXI_LLC_STATUS_TAG_423_REG_OFFSET 0xd3c
#define AXI_LLC_STATUS_TAG_423_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_423_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_423_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_423_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_423_CL_TAG_OFFSET })

// Status register of cache line 424
#define AXI_LLC_STATUS_STATUS_424_REG_OFFSET 0xd40
#define AXI_LLC_STATUS_STATUS_424_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_424_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_424_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_424_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_424_CL_STATUS_OFFSET })

// Tag Address stored in cache line 424
#define AXI_LLC_STATUS_TAG_424_REG_OFFSET 0xd44
#define AXI_LLC_STATUS_TAG_424_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_424_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_424_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_424_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_424_CL_TAG_OFFSET })

// Status register of cache line 425
#define AXI_LLC_STATUS_STATUS_425_REG_OFFSET 0xd48
#define AXI_LLC_STATUS_STATUS_425_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_425_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_425_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_425_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_425_CL_STATUS_OFFSET })

// Tag Address stored in cache line 425
#define AXI_LLC_STATUS_TAG_425_REG_OFFSET 0xd4c
#define AXI_LLC_STATUS_TAG_425_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_425_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_425_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_425_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_425_CL_TAG_OFFSET })

// Status register of cache line 426
#define AXI_LLC_STATUS_STATUS_426_REG_OFFSET 0xd50
#define AXI_LLC_STATUS_STATUS_426_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_426_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_426_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_426_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_426_CL_STATUS_OFFSET })

// Tag Address stored in cache line 426
#define AXI_LLC_STATUS_TAG_426_REG_OFFSET 0xd54
#define AXI_LLC_STATUS_TAG_426_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_426_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_426_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_426_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_426_CL_TAG_OFFSET })

// Status register of cache line 427
#define AXI_LLC_STATUS_STATUS_427_REG_OFFSET 0xd58
#define AXI_LLC_STATUS_STATUS_427_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_427_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_427_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_427_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_427_CL_STATUS_OFFSET })

// Tag Address stored in cache line 427
#define AXI_LLC_STATUS_TAG_427_REG_OFFSET 0xd5c
#define AXI_LLC_STATUS_TAG_427_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_427_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_427_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_427_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_427_CL_TAG_OFFSET })

// Status register of cache line 428
#define AXI_LLC_STATUS_STATUS_428_REG_OFFSET 0xd60
#define AXI_LLC_STATUS_STATUS_428_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_428_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_428_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_428_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_428_CL_STATUS_OFFSET })

// Tag Address stored in cache line 428
#define AXI_LLC_STATUS_TAG_428_REG_OFFSET 0xd64
#define AXI_LLC_STATUS_TAG_428_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_428_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_428_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_428_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_428_CL_TAG_OFFSET })

// Status register of cache line 429
#define AXI_LLC_STATUS_STATUS_429_REG_OFFSET 0xd68
#define AXI_LLC_STATUS_STATUS_429_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_429_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_429_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_429_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_429_CL_STATUS_OFFSET })

// Tag Address stored in cache line 429
#define AXI_LLC_STATUS_TAG_429_REG_OFFSET 0xd6c
#define AXI_LLC_STATUS_TAG_429_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_429_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_429_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_429_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_429_CL_TAG_OFFSET })

// Status register of cache line 430
#define AXI_LLC_STATUS_STATUS_430_REG_OFFSET 0xd70
#define AXI_LLC_STATUS_STATUS_430_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_430_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_430_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_430_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_430_CL_STATUS_OFFSET })

// Tag Address stored in cache line 430
#define AXI_LLC_STATUS_TAG_430_REG_OFFSET 0xd74
#define AXI_LLC_STATUS_TAG_430_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_430_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_430_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_430_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_430_CL_TAG_OFFSET })

// Status register of cache line 431
#define AXI_LLC_STATUS_STATUS_431_REG_OFFSET 0xd78
#define AXI_LLC_STATUS_STATUS_431_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_431_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_431_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_431_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_431_CL_STATUS_OFFSET })

// Tag Address stored in cache line 431
#define AXI_LLC_STATUS_TAG_431_REG_OFFSET 0xd7c
#define AXI_LLC_STATUS_TAG_431_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_431_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_431_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_431_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_431_CL_TAG_OFFSET })

// Status register of cache line 432
#define AXI_LLC_STATUS_STATUS_432_REG_OFFSET 0xd80
#define AXI_LLC_STATUS_STATUS_432_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_432_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_432_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_432_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_432_CL_STATUS_OFFSET })

// Tag Address stored in cache line 432
#define AXI_LLC_STATUS_TAG_432_REG_OFFSET 0xd84
#define AXI_LLC_STATUS_TAG_432_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_432_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_432_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_432_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_432_CL_TAG_OFFSET })

// Status register of cache line 433
#define AXI_LLC_STATUS_STATUS_433_REG_OFFSET 0xd88
#define AXI_LLC_STATUS_STATUS_433_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_433_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_433_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_433_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_433_CL_STATUS_OFFSET })

// Tag Address stored in cache line 433
#define AXI_LLC_STATUS_TAG_433_REG_OFFSET 0xd8c
#define AXI_LLC_STATUS_TAG_433_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_433_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_433_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_433_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_433_CL_TAG_OFFSET })

// Status register of cache line 434
#define AXI_LLC_STATUS_STATUS_434_REG_OFFSET 0xd90
#define AXI_LLC_STATUS_STATUS_434_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_434_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_434_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_434_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_434_CL_STATUS_OFFSET })

// Tag Address stored in cache line 434
#define AXI_LLC_STATUS_TAG_434_REG_OFFSET 0xd94
#define AXI_LLC_STATUS_TAG_434_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_434_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_434_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_434_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_434_CL_TAG_OFFSET })

// Status register of cache line 435
#define AXI_LLC_STATUS_STATUS_435_REG_OFFSET 0xd98
#define AXI_LLC_STATUS_STATUS_435_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_435_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_435_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_435_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_435_CL_STATUS_OFFSET })

// Tag Address stored in cache line 435
#define AXI_LLC_STATUS_TAG_435_REG_OFFSET 0xd9c
#define AXI_LLC_STATUS_TAG_435_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_435_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_435_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_435_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_435_CL_TAG_OFFSET })

// Status register of cache line 436
#define AXI_LLC_STATUS_STATUS_436_REG_OFFSET 0xda0
#define AXI_LLC_STATUS_STATUS_436_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_436_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_436_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_436_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_436_CL_STATUS_OFFSET })

// Tag Address stored in cache line 436
#define AXI_LLC_STATUS_TAG_436_REG_OFFSET 0xda4
#define AXI_LLC_STATUS_TAG_436_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_436_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_436_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_436_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_436_CL_TAG_OFFSET })

// Status register of cache line 437
#define AXI_LLC_STATUS_STATUS_437_REG_OFFSET 0xda8
#define AXI_LLC_STATUS_STATUS_437_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_437_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_437_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_437_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_437_CL_STATUS_OFFSET })

// Tag Address stored in cache line 437
#define AXI_LLC_STATUS_TAG_437_REG_OFFSET 0xdac
#define AXI_LLC_STATUS_TAG_437_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_437_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_437_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_437_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_437_CL_TAG_OFFSET })

// Status register of cache line 438
#define AXI_LLC_STATUS_STATUS_438_REG_OFFSET 0xdb0
#define AXI_LLC_STATUS_STATUS_438_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_438_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_438_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_438_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_438_CL_STATUS_OFFSET })

// Tag Address stored in cache line 438
#define AXI_LLC_STATUS_TAG_438_REG_OFFSET 0xdb4
#define AXI_LLC_STATUS_TAG_438_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_438_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_438_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_438_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_438_CL_TAG_OFFSET })

// Status register of cache line 439
#define AXI_LLC_STATUS_STATUS_439_REG_OFFSET 0xdb8
#define AXI_LLC_STATUS_STATUS_439_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_439_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_439_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_439_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_439_CL_STATUS_OFFSET })

// Tag Address stored in cache line 439
#define AXI_LLC_STATUS_TAG_439_REG_OFFSET 0xdbc
#define AXI_LLC_STATUS_TAG_439_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_439_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_439_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_439_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_439_CL_TAG_OFFSET })

// Status register of cache line 440
#define AXI_LLC_STATUS_STATUS_440_REG_OFFSET 0xdc0
#define AXI_LLC_STATUS_STATUS_440_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_440_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_440_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_440_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_440_CL_STATUS_OFFSET })

// Tag Address stored in cache line 440
#define AXI_LLC_STATUS_TAG_440_REG_OFFSET 0xdc4
#define AXI_LLC_STATUS_TAG_440_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_440_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_440_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_440_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_440_CL_TAG_OFFSET })

// Status register of cache line 441
#define AXI_LLC_STATUS_STATUS_441_REG_OFFSET 0xdc8
#define AXI_LLC_STATUS_STATUS_441_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_441_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_441_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_441_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_441_CL_STATUS_OFFSET })

// Tag Address stored in cache line 441
#define AXI_LLC_STATUS_TAG_441_REG_OFFSET 0xdcc
#define AXI_LLC_STATUS_TAG_441_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_441_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_441_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_441_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_441_CL_TAG_OFFSET })

// Status register of cache line 442
#define AXI_LLC_STATUS_STATUS_442_REG_OFFSET 0xdd0
#define AXI_LLC_STATUS_STATUS_442_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_442_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_442_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_442_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_442_CL_STATUS_OFFSET })

// Tag Address stored in cache line 442
#define AXI_LLC_STATUS_TAG_442_REG_OFFSET 0xdd4
#define AXI_LLC_STATUS_TAG_442_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_442_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_442_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_442_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_442_CL_TAG_OFFSET })

// Status register of cache line 443
#define AXI_LLC_STATUS_STATUS_443_REG_OFFSET 0xdd8
#define AXI_LLC_STATUS_STATUS_443_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_443_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_443_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_443_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_443_CL_STATUS_OFFSET })

// Tag Address stored in cache line 443
#define AXI_LLC_STATUS_TAG_443_REG_OFFSET 0xddc
#define AXI_LLC_STATUS_TAG_443_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_443_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_443_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_443_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_443_CL_TAG_OFFSET })

// Status register of cache line 444
#define AXI_LLC_STATUS_STATUS_444_REG_OFFSET 0xde0
#define AXI_LLC_STATUS_STATUS_444_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_444_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_444_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_444_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_444_CL_STATUS_OFFSET })

// Tag Address stored in cache line 444
#define AXI_LLC_STATUS_TAG_444_REG_OFFSET 0xde4
#define AXI_LLC_STATUS_TAG_444_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_444_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_444_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_444_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_444_CL_TAG_OFFSET })

// Status register of cache line 445
#define AXI_LLC_STATUS_STATUS_445_REG_OFFSET 0xde8
#define AXI_LLC_STATUS_STATUS_445_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_445_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_445_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_445_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_445_CL_STATUS_OFFSET })

// Tag Address stored in cache line 445
#define AXI_LLC_STATUS_TAG_445_REG_OFFSET 0xdec
#define AXI_LLC_STATUS_TAG_445_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_445_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_445_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_445_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_445_CL_TAG_OFFSET })

// Status register of cache line 446
#define AXI_LLC_STATUS_STATUS_446_REG_OFFSET 0xdf0
#define AXI_LLC_STATUS_STATUS_446_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_446_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_446_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_446_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_446_CL_STATUS_OFFSET })

// Tag Address stored in cache line 446
#define AXI_LLC_STATUS_TAG_446_REG_OFFSET 0xdf4
#define AXI_LLC_STATUS_TAG_446_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_446_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_446_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_446_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_446_CL_TAG_OFFSET })

// Status register of cache line 447
#define AXI_LLC_STATUS_STATUS_447_REG_OFFSET 0xdf8
#define AXI_LLC_STATUS_STATUS_447_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_447_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_447_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_447_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_447_CL_STATUS_OFFSET })

// Tag Address stored in cache line 447
#define AXI_LLC_STATUS_TAG_447_REG_OFFSET 0xdfc
#define AXI_LLC_STATUS_TAG_447_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_447_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_447_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_447_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_447_CL_TAG_OFFSET })

// Status register of cache line 448
#define AXI_LLC_STATUS_STATUS_448_REG_OFFSET 0xe00
#define AXI_LLC_STATUS_STATUS_448_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_448_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_448_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_448_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_448_CL_STATUS_OFFSET })

// Tag Address stored in cache line 448
#define AXI_LLC_STATUS_TAG_448_REG_OFFSET 0xe04
#define AXI_LLC_STATUS_TAG_448_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_448_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_448_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_448_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_448_CL_TAG_OFFSET })

// Status register of cache line 449
#define AXI_LLC_STATUS_STATUS_449_REG_OFFSET 0xe08
#define AXI_LLC_STATUS_STATUS_449_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_449_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_449_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_449_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_449_CL_STATUS_OFFSET })

// Tag Address stored in cache line 449
#define AXI_LLC_STATUS_TAG_449_REG_OFFSET 0xe0c
#define AXI_LLC_STATUS_TAG_449_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_449_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_449_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_449_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_449_CL_TAG_OFFSET })

// Status register of cache line 450
#define AXI_LLC_STATUS_STATUS_450_REG_OFFSET 0xe10
#define AXI_LLC_STATUS_STATUS_450_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_450_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_450_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_450_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_450_CL_STATUS_OFFSET })

// Tag Address stored in cache line 450
#define AXI_LLC_STATUS_TAG_450_REG_OFFSET 0xe14
#define AXI_LLC_STATUS_TAG_450_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_450_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_450_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_450_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_450_CL_TAG_OFFSET })

// Status register of cache line 451
#define AXI_LLC_STATUS_STATUS_451_REG_OFFSET 0xe18
#define AXI_LLC_STATUS_STATUS_451_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_451_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_451_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_451_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_451_CL_STATUS_OFFSET })

// Tag Address stored in cache line 451
#define AXI_LLC_STATUS_TAG_451_REG_OFFSET 0xe1c
#define AXI_LLC_STATUS_TAG_451_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_451_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_451_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_451_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_451_CL_TAG_OFFSET })

// Status register of cache line 452
#define AXI_LLC_STATUS_STATUS_452_REG_OFFSET 0xe20
#define AXI_LLC_STATUS_STATUS_452_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_452_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_452_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_452_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_452_CL_STATUS_OFFSET })

// Tag Address stored in cache line 452
#define AXI_LLC_STATUS_TAG_452_REG_OFFSET 0xe24
#define AXI_LLC_STATUS_TAG_452_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_452_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_452_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_452_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_452_CL_TAG_OFFSET })

// Status register of cache line 453
#define AXI_LLC_STATUS_STATUS_453_REG_OFFSET 0xe28
#define AXI_LLC_STATUS_STATUS_453_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_453_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_453_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_453_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_453_CL_STATUS_OFFSET })

// Tag Address stored in cache line 453
#define AXI_LLC_STATUS_TAG_453_REG_OFFSET 0xe2c
#define AXI_LLC_STATUS_TAG_453_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_453_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_453_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_453_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_453_CL_TAG_OFFSET })

// Status register of cache line 454
#define AXI_LLC_STATUS_STATUS_454_REG_OFFSET 0xe30
#define AXI_LLC_STATUS_STATUS_454_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_454_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_454_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_454_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_454_CL_STATUS_OFFSET })

// Tag Address stored in cache line 454
#define AXI_LLC_STATUS_TAG_454_REG_OFFSET 0xe34
#define AXI_LLC_STATUS_TAG_454_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_454_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_454_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_454_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_454_CL_TAG_OFFSET })

// Status register of cache line 455
#define AXI_LLC_STATUS_STATUS_455_REG_OFFSET 0xe38
#define AXI_LLC_STATUS_STATUS_455_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_455_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_455_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_455_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_455_CL_STATUS_OFFSET })

// Tag Address stored in cache line 455
#define AXI_LLC_STATUS_TAG_455_REG_OFFSET 0xe3c
#define AXI_LLC_STATUS_TAG_455_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_455_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_455_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_455_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_455_CL_TAG_OFFSET })

// Status register of cache line 456
#define AXI_LLC_STATUS_STATUS_456_REG_OFFSET 0xe40
#define AXI_LLC_STATUS_STATUS_456_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_456_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_456_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_456_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_456_CL_STATUS_OFFSET })

// Tag Address stored in cache line 456
#define AXI_LLC_STATUS_TAG_456_REG_OFFSET 0xe44
#define AXI_LLC_STATUS_TAG_456_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_456_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_456_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_456_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_456_CL_TAG_OFFSET })

// Status register of cache line 457
#define AXI_LLC_STATUS_STATUS_457_REG_OFFSET 0xe48
#define AXI_LLC_STATUS_STATUS_457_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_457_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_457_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_457_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_457_CL_STATUS_OFFSET })

// Tag Address stored in cache line 457
#define AXI_LLC_STATUS_TAG_457_REG_OFFSET 0xe4c
#define AXI_LLC_STATUS_TAG_457_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_457_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_457_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_457_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_457_CL_TAG_OFFSET })

// Status register of cache line 458
#define AXI_LLC_STATUS_STATUS_458_REG_OFFSET 0xe50
#define AXI_LLC_STATUS_STATUS_458_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_458_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_458_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_458_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_458_CL_STATUS_OFFSET })

// Tag Address stored in cache line 458
#define AXI_LLC_STATUS_TAG_458_REG_OFFSET 0xe54
#define AXI_LLC_STATUS_TAG_458_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_458_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_458_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_458_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_458_CL_TAG_OFFSET })

// Status register of cache line 459
#define AXI_LLC_STATUS_STATUS_459_REG_OFFSET 0xe58
#define AXI_LLC_STATUS_STATUS_459_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_459_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_459_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_459_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_459_CL_STATUS_OFFSET })

// Tag Address stored in cache line 459
#define AXI_LLC_STATUS_TAG_459_REG_OFFSET 0xe5c
#define AXI_LLC_STATUS_TAG_459_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_459_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_459_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_459_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_459_CL_TAG_OFFSET })

// Status register of cache line 460
#define AXI_LLC_STATUS_STATUS_460_REG_OFFSET 0xe60
#define AXI_LLC_STATUS_STATUS_460_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_460_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_460_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_460_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_460_CL_STATUS_OFFSET })

// Tag Address stored in cache line 460
#define AXI_LLC_STATUS_TAG_460_REG_OFFSET 0xe64
#define AXI_LLC_STATUS_TAG_460_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_460_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_460_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_460_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_460_CL_TAG_OFFSET })

// Status register of cache line 461
#define AXI_LLC_STATUS_STATUS_461_REG_OFFSET 0xe68
#define AXI_LLC_STATUS_STATUS_461_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_461_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_461_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_461_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_461_CL_STATUS_OFFSET })

// Tag Address stored in cache line 461
#define AXI_LLC_STATUS_TAG_461_REG_OFFSET 0xe6c
#define AXI_LLC_STATUS_TAG_461_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_461_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_461_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_461_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_461_CL_TAG_OFFSET })

// Status register of cache line 462
#define AXI_LLC_STATUS_STATUS_462_REG_OFFSET 0xe70
#define AXI_LLC_STATUS_STATUS_462_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_462_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_462_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_462_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_462_CL_STATUS_OFFSET })

// Tag Address stored in cache line 462
#define AXI_LLC_STATUS_TAG_462_REG_OFFSET 0xe74
#define AXI_LLC_STATUS_TAG_462_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_462_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_462_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_462_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_462_CL_TAG_OFFSET })

// Status register of cache line 463
#define AXI_LLC_STATUS_STATUS_463_REG_OFFSET 0xe78
#define AXI_LLC_STATUS_STATUS_463_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_463_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_463_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_463_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_463_CL_STATUS_OFFSET })

// Tag Address stored in cache line 463
#define AXI_LLC_STATUS_TAG_463_REG_OFFSET 0xe7c
#define AXI_LLC_STATUS_TAG_463_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_463_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_463_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_463_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_463_CL_TAG_OFFSET })

// Status register of cache line 464
#define AXI_LLC_STATUS_STATUS_464_REG_OFFSET 0xe80
#define AXI_LLC_STATUS_STATUS_464_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_464_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_464_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_464_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_464_CL_STATUS_OFFSET })

// Tag Address stored in cache line 464
#define AXI_LLC_STATUS_TAG_464_REG_OFFSET 0xe84
#define AXI_LLC_STATUS_TAG_464_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_464_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_464_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_464_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_464_CL_TAG_OFFSET })

// Status register of cache line 465
#define AXI_LLC_STATUS_STATUS_465_REG_OFFSET 0xe88
#define AXI_LLC_STATUS_STATUS_465_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_465_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_465_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_465_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_465_CL_STATUS_OFFSET })

// Tag Address stored in cache line 465
#define AXI_LLC_STATUS_TAG_465_REG_OFFSET 0xe8c
#define AXI_LLC_STATUS_TAG_465_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_465_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_465_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_465_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_465_CL_TAG_OFFSET })

// Status register of cache line 466
#define AXI_LLC_STATUS_STATUS_466_REG_OFFSET 0xe90
#define AXI_LLC_STATUS_STATUS_466_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_466_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_466_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_466_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_466_CL_STATUS_OFFSET })

// Tag Address stored in cache line 466
#define AXI_LLC_STATUS_TAG_466_REG_OFFSET 0xe94
#define AXI_LLC_STATUS_TAG_466_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_466_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_466_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_466_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_466_CL_TAG_OFFSET })

// Status register of cache line 467
#define AXI_LLC_STATUS_STATUS_467_REG_OFFSET 0xe98
#define AXI_LLC_STATUS_STATUS_467_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_467_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_467_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_467_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_467_CL_STATUS_OFFSET })

// Tag Address stored in cache line 467
#define AXI_LLC_STATUS_TAG_467_REG_OFFSET 0xe9c
#define AXI_LLC_STATUS_TAG_467_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_467_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_467_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_467_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_467_CL_TAG_OFFSET })

// Status register of cache line 468
#define AXI_LLC_STATUS_STATUS_468_REG_OFFSET 0xea0
#define AXI_LLC_STATUS_STATUS_468_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_468_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_468_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_468_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_468_CL_STATUS_OFFSET })

// Tag Address stored in cache line 468
#define AXI_LLC_STATUS_TAG_468_REG_OFFSET 0xea4
#define AXI_LLC_STATUS_TAG_468_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_468_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_468_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_468_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_468_CL_TAG_OFFSET })

// Status register of cache line 469
#define AXI_LLC_STATUS_STATUS_469_REG_OFFSET 0xea8
#define AXI_LLC_STATUS_STATUS_469_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_469_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_469_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_469_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_469_CL_STATUS_OFFSET })

// Tag Address stored in cache line 469
#define AXI_LLC_STATUS_TAG_469_REG_OFFSET 0xeac
#define AXI_LLC_STATUS_TAG_469_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_469_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_469_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_469_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_469_CL_TAG_OFFSET })

// Status register of cache line 470
#define AXI_LLC_STATUS_STATUS_470_REG_OFFSET 0xeb0
#define AXI_LLC_STATUS_STATUS_470_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_470_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_470_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_470_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_470_CL_STATUS_OFFSET })

// Tag Address stored in cache line 470
#define AXI_LLC_STATUS_TAG_470_REG_OFFSET 0xeb4
#define AXI_LLC_STATUS_TAG_470_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_470_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_470_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_470_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_470_CL_TAG_OFFSET })

// Status register of cache line 471
#define AXI_LLC_STATUS_STATUS_471_REG_OFFSET 0xeb8
#define AXI_LLC_STATUS_STATUS_471_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_471_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_471_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_471_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_471_CL_STATUS_OFFSET })

// Tag Address stored in cache line 471
#define AXI_LLC_STATUS_TAG_471_REG_OFFSET 0xebc
#define AXI_LLC_STATUS_TAG_471_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_471_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_471_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_471_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_471_CL_TAG_OFFSET })

// Status register of cache line 472
#define AXI_LLC_STATUS_STATUS_472_REG_OFFSET 0xec0
#define AXI_LLC_STATUS_STATUS_472_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_472_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_472_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_472_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_472_CL_STATUS_OFFSET })

// Tag Address stored in cache line 472
#define AXI_LLC_STATUS_TAG_472_REG_OFFSET 0xec4
#define AXI_LLC_STATUS_TAG_472_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_472_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_472_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_472_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_472_CL_TAG_OFFSET })

// Status register of cache line 473
#define AXI_LLC_STATUS_STATUS_473_REG_OFFSET 0xec8
#define AXI_LLC_STATUS_STATUS_473_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_473_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_473_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_473_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_473_CL_STATUS_OFFSET })

// Tag Address stored in cache line 473
#define AXI_LLC_STATUS_TAG_473_REG_OFFSET 0xecc
#define AXI_LLC_STATUS_TAG_473_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_473_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_473_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_473_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_473_CL_TAG_OFFSET })

// Status register of cache line 474
#define AXI_LLC_STATUS_STATUS_474_REG_OFFSET 0xed0
#define AXI_LLC_STATUS_STATUS_474_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_474_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_474_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_474_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_474_CL_STATUS_OFFSET })

// Tag Address stored in cache line 474
#define AXI_LLC_STATUS_TAG_474_REG_OFFSET 0xed4
#define AXI_LLC_STATUS_TAG_474_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_474_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_474_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_474_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_474_CL_TAG_OFFSET })

// Status register of cache line 475
#define AXI_LLC_STATUS_STATUS_475_REG_OFFSET 0xed8
#define AXI_LLC_STATUS_STATUS_475_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_475_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_475_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_475_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_475_CL_STATUS_OFFSET })

// Tag Address stored in cache line 475
#define AXI_LLC_STATUS_TAG_475_REG_OFFSET 0xedc
#define AXI_LLC_STATUS_TAG_475_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_475_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_475_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_475_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_475_CL_TAG_OFFSET })

// Status register of cache line 476
#define AXI_LLC_STATUS_STATUS_476_REG_OFFSET 0xee0
#define AXI_LLC_STATUS_STATUS_476_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_476_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_476_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_476_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_476_CL_STATUS_OFFSET })

// Tag Address stored in cache line 476
#define AXI_LLC_STATUS_TAG_476_REG_OFFSET 0xee4
#define AXI_LLC_STATUS_TAG_476_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_476_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_476_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_476_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_476_CL_TAG_OFFSET })

// Status register of cache line 477
#define AXI_LLC_STATUS_STATUS_477_REG_OFFSET 0xee8
#define AXI_LLC_STATUS_STATUS_477_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_477_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_477_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_477_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_477_CL_STATUS_OFFSET })

// Tag Address stored in cache line 477
#define AXI_LLC_STATUS_TAG_477_REG_OFFSET 0xeec
#define AXI_LLC_STATUS_TAG_477_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_477_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_477_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_477_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_477_CL_TAG_OFFSET })

// Status register of cache line 478
#define AXI_LLC_STATUS_STATUS_478_REG_OFFSET 0xef0
#define AXI_LLC_STATUS_STATUS_478_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_478_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_478_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_478_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_478_CL_STATUS_OFFSET })

// Tag Address stored in cache line 478
#define AXI_LLC_STATUS_TAG_478_REG_OFFSET 0xef4
#define AXI_LLC_STATUS_TAG_478_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_478_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_478_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_478_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_478_CL_TAG_OFFSET })

// Status register of cache line 479
#define AXI_LLC_STATUS_STATUS_479_REG_OFFSET 0xef8
#define AXI_LLC_STATUS_STATUS_479_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_479_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_479_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_479_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_479_CL_STATUS_OFFSET })

// Tag Address stored in cache line 479
#define AXI_LLC_STATUS_TAG_479_REG_OFFSET 0xefc
#define AXI_LLC_STATUS_TAG_479_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_479_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_479_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_479_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_479_CL_TAG_OFFSET })

// Status register of cache line 480
#define AXI_LLC_STATUS_STATUS_480_REG_OFFSET 0xf00
#define AXI_LLC_STATUS_STATUS_480_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_480_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_480_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_480_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_480_CL_STATUS_OFFSET })

// Tag Address stored in cache line 480
#define AXI_LLC_STATUS_TAG_480_REG_OFFSET 0xf04
#define AXI_LLC_STATUS_TAG_480_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_480_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_480_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_480_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_480_CL_TAG_OFFSET })

// Status register of cache line 481
#define AXI_LLC_STATUS_STATUS_481_REG_OFFSET 0xf08
#define AXI_LLC_STATUS_STATUS_481_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_481_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_481_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_481_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_481_CL_STATUS_OFFSET })

// Tag Address stored in cache line 481
#define AXI_LLC_STATUS_TAG_481_REG_OFFSET 0xf0c
#define AXI_LLC_STATUS_TAG_481_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_481_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_481_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_481_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_481_CL_TAG_OFFSET })

// Status register of cache line 482
#define AXI_LLC_STATUS_STATUS_482_REG_OFFSET 0xf10
#define AXI_LLC_STATUS_STATUS_482_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_482_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_482_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_482_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_482_CL_STATUS_OFFSET })

// Tag Address stored in cache line 482
#define AXI_LLC_STATUS_TAG_482_REG_OFFSET 0xf14
#define AXI_LLC_STATUS_TAG_482_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_482_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_482_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_482_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_482_CL_TAG_OFFSET })

// Status register of cache line 483
#define AXI_LLC_STATUS_STATUS_483_REG_OFFSET 0xf18
#define AXI_LLC_STATUS_STATUS_483_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_483_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_483_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_483_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_483_CL_STATUS_OFFSET })

// Tag Address stored in cache line 483
#define AXI_LLC_STATUS_TAG_483_REG_OFFSET 0xf1c
#define AXI_LLC_STATUS_TAG_483_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_483_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_483_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_483_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_483_CL_TAG_OFFSET })

// Status register of cache line 484
#define AXI_LLC_STATUS_STATUS_484_REG_OFFSET 0xf20
#define AXI_LLC_STATUS_STATUS_484_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_484_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_484_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_484_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_484_CL_STATUS_OFFSET })

// Tag Address stored in cache line 484
#define AXI_LLC_STATUS_TAG_484_REG_OFFSET 0xf24
#define AXI_LLC_STATUS_TAG_484_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_484_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_484_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_484_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_484_CL_TAG_OFFSET })

// Status register of cache line 485
#define AXI_LLC_STATUS_STATUS_485_REG_OFFSET 0xf28
#define AXI_LLC_STATUS_STATUS_485_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_485_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_485_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_485_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_485_CL_STATUS_OFFSET })

// Tag Address stored in cache line 485
#define AXI_LLC_STATUS_TAG_485_REG_OFFSET 0xf2c
#define AXI_LLC_STATUS_TAG_485_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_485_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_485_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_485_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_485_CL_TAG_OFFSET })

// Status register of cache line 486
#define AXI_LLC_STATUS_STATUS_486_REG_OFFSET 0xf30
#define AXI_LLC_STATUS_STATUS_486_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_486_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_486_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_486_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_486_CL_STATUS_OFFSET })

// Tag Address stored in cache line 486
#define AXI_LLC_STATUS_TAG_486_REG_OFFSET 0xf34
#define AXI_LLC_STATUS_TAG_486_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_486_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_486_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_486_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_486_CL_TAG_OFFSET })

// Status register of cache line 487
#define AXI_LLC_STATUS_STATUS_487_REG_OFFSET 0xf38
#define AXI_LLC_STATUS_STATUS_487_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_487_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_487_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_487_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_487_CL_STATUS_OFFSET })

// Tag Address stored in cache line 487
#define AXI_LLC_STATUS_TAG_487_REG_OFFSET 0xf3c
#define AXI_LLC_STATUS_TAG_487_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_487_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_487_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_487_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_487_CL_TAG_OFFSET })

// Status register of cache line 488
#define AXI_LLC_STATUS_STATUS_488_REG_OFFSET 0xf40
#define AXI_LLC_STATUS_STATUS_488_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_488_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_488_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_488_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_488_CL_STATUS_OFFSET })

// Tag Address stored in cache line 488
#define AXI_LLC_STATUS_TAG_488_REG_OFFSET 0xf44
#define AXI_LLC_STATUS_TAG_488_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_488_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_488_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_488_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_488_CL_TAG_OFFSET })

// Status register of cache line 489
#define AXI_LLC_STATUS_STATUS_489_REG_OFFSET 0xf48
#define AXI_LLC_STATUS_STATUS_489_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_489_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_489_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_489_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_489_CL_STATUS_OFFSET })

// Tag Address stored in cache line 489
#define AXI_LLC_STATUS_TAG_489_REG_OFFSET 0xf4c
#define AXI_LLC_STATUS_TAG_489_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_489_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_489_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_489_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_489_CL_TAG_OFFSET })

// Status register of cache line 490
#define AXI_LLC_STATUS_STATUS_490_REG_OFFSET 0xf50
#define AXI_LLC_STATUS_STATUS_490_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_490_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_490_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_490_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_490_CL_STATUS_OFFSET })

// Tag Address stored in cache line 490
#define AXI_LLC_STATUS_TAG_490_REG_OFFSET 0xf54
#define AXI_LLC_STATUS_TAG_490_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_490_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_490_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_490_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_490_CL_TAG_OFFSET })

// Status register of cache line 491
#define AXI_LLC_STATUS_STATUS_491_REG_OFFSET 0xf58
#define AXI_LLC_STATUS_STATUS_491_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_491_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_491_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_491_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_491_CL_STATUS_OFFSET })

// Tag Address stored in cache line 491
#define AXI_LLC_STATUS_TAG_491_REG_OFFSET 0xf5c
#define AXI_LLC_STATUS_TAG_491_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_491_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_491_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_491_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_491_CL_TAG_OFFSET })

// Status register of cache line 492
#define AXI_LLC_STATUS_STATUS_492_REG_OFFSET 0xf60
#define AXI_LLC_STATUS_STATUS_492_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_492_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_492_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_492_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_492_CL_STATUS_OFFSET })

// Tag Address stored in cache line 492
#define AXI_LLC_STATUS_TAG_492_REG_OFFSET 0xf64
#define AXI_LLC_STATUS_TAG_492_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_492_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_492_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_492_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_492_CL_TAG_OFFSET })

// Status register of cache line 493
#define AXI_LLC_STATUS_STATUS_493_REG_OFFSET 0xf68
#define AXI_LLC_STATUS_STATUS_493_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_493_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_493_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_493_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_493_CL_STATUS_OFFSET })

// Tag Address stored in cache line 493
#define AXI_LLC_STATUS_TAG_493_REG_OFFSET 0xf6c
#define AXI_LLC_STATUS_TAG_493_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_493_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_493_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_493_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_493_CL_TAG_OFFSET })

// Status register of cache line 494
#define AXI_LLC_STATUS_STATUS_494_REG_OFFSET 0xf70
#define AXI_LLC_STATUS_STATUS_494_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_494_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_494_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_494_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_494_CL_STATUS_OFFSET })

// Tag Address stored in cache line 494
#define AXI_LLC_STATUS_TAG_494_REG_OFFSET 0xf74
#define AXI_LLC_STATUS_TAG_494_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_494_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_494_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_494_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_494_CL_TAG_OFFSET })

// Status register of cache line 495
#define AXI_LLC_STATUS_STATUS_495_REG_OFFSET 0xf78
#define AXI_LLC_STATUS_STATUS_495_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_495_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_495_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_495_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_495_CL_STATUS_OFFSET })

// Tag Address stored in cache line 495
#define AXI_LLC_STATUS_TAG_495_REG_OFFSET 0xf7c
#define AXI_LLC_STATUS_TAG_495_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_495_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_495_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_495_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_495_CL_TAG_OFFSET })

// Status register of cache line 496
#define AXI_LLC_STATUS_STATUS_496_REG_OFFSET 0xf80
#define AXI_LLC_STATUS_STATUS_496_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_496_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_496_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_496_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_496_CL_STATUS_OFFSET })

// Tag Address stored in cache line 496
#define AXI_LLC_STATUS_TAG_496_REG_OFFSET 0xf84
#define AXI_LLC_STATUS_TAG_496_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_496_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_496_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_496_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_496_CL_TAG_OFFSET })

// Status register of cache line 497
#define AXI_LLC_STATUS_STATUS_497_REG_OFFSET 0xf88
#define AXI_LLC_STATUS_STATUS_497_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_497_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_497_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_497_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_497_CL_STATUS_OFFSET })

// Tag Address stored in cache line 497
#define AXI_LLC_STATUS_TAG_497_REG_OFFSET 0xf8c
#define AXI_LLC_STATUS_TAG_497_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_497_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_497_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_497_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_497_CL_TAG_OFFSET })

// Status register of cache line 498
#define AXI_LLC_STATUS_STATUS_498_REG_OFFSET 0xf90
#define AXI_LLC_STATUS_STATUS_498_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_498_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_498_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_498_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_498_CL_STATUS_OFFSET })

// Tag Address stored in cache line 498
#define AXI_LLC_STATUS_TAG_498_REG_OFFSET 0xf94
#define AXI_LLC_STATUS_TAG_498_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_498_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_498_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_498_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_498_CL_TAG_OFFSET })

// Status register of cache line 499
#define AXI_LLC_STATUS_STATUS_499_REG_OFFSET 0xf98
#define AXI_LLC_STATUS_STATUS_499_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_499_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_499_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_499_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_499_CL_STATUS_OFFSET })

// Tag Address stored in cache line 499
#define AXI_LLC_STATUS_TAG_499_REG_OFFSET 0xf9c
#define AXI_LLC_STATUS_TAG_499_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_499_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_499_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_499_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_499_CL_TAG_OFFSET })

// Status register of cache line 500
#define AXI_LLC_STATUS_STATUS_500_REG_OFFSET 0xfa0
#define AXI_LLC_STATUS_STATUS_500_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_500_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_500_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_500_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_500_CL_STATUS_OFFSET })

// Tag Address stored in cache line 500
#define AXI_LLC_STATUS_TAG_500_REG_OFFSET 0xfa4
#define AXI_LLC_STATUS_TAG_500_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_500_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_500_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_500_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_500_CL_TAG_OFFSET })

// Status register of cache line 501
#define AXI_LLC_STATUS_STATUS_501_REG_OFFSET 0xfa8
#define AXI_LLC_STATUS_STATUS_501_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_501_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_501_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_501_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_501_CL_STATUS_OFFSET })

// Tag Address stored in cache line 501
#define AXI_LLC_STATUS_TAG_501_REG_OFFSET 0xfac
#define AXI_LLC_STATUS_TAG_501_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_501_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_501_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_501_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_501_CL_TAG_OFFSET })

// Status register of cache line 502
#define AXI_LLC_STATUS_STATUS_502_REG_OFFSET 0xfb0
#define AXI_LLC_STATUS_STATUS_502_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_502_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_502_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_502_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_502_CL_STATUS_OFFSET })

// Tag Address stored in cache line 502
#define AXI_LLC_STATUS_TAG_502_REG_OFFSET 0xfb4
#define AXI_LLC_STATUS_TAG_502_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_502_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_502_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_502_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_502_CL_TAG_OFFSET })

// Status register of cache line 503
#define AXI_LLC_STATUS_STATUS_503_REG_OFFSET 0xfb8
#define AXI_LLC_STATUS_STATUS_503_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_503_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_503_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_503_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_503_CL_STATUS_OFFSET })

// Tag Address stored in cache line 503
#define AXI_LLC_STATUS_TAG_503_REG_OFFSET 0xfbc
#define AXI_LLC_STATUS_TAG_503_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_503_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_503_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_503_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_503_CL_TAG_OFFSET })

// Status register of cache line 504
#define AXI_LLC_STATUS_STATUS_504_REG_OFFSET 0xfc0
#define AXI_LLC_STATUS_STATUS_504_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_504_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_504_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_504_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_504_CL_STATUS_OFFSET })

// Tag Address stored in cache line 504
#define AXI_LLC_STATUS_TAG_504_REG_OFFSET 0xfc4
#define AXI_LLC_STATUS_TAG_504_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_504_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_504_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_504_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_504_CL_TAG_OFFSET })

// Status register of cache line 505
#define AXI_LLC_STATUS_STATUS_505_REG_OFFSET 0xfc8
#define AXI_LLC_STATUS_STATUS_505_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_505_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_505_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_505_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_505_CL_STATUS_OFFSET })

// Tag Address stored in cache line 505
#define AXI_LLC_STATUS_TAG_505_REG_OFFSET 0xfcc
#define AXI_LLC_STATUS_TAG_505_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_505_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_505_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_505_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_505_CL_TAG_OFFSET })

// Status register of cache line 506
#define AXI_LLC_STATUS_STATUS_506_REG_OFFSET 0xfd0
#define AXI_LLC_STATUS_STATUS_506_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_506_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_506_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_506_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_506_CL_STATUS_OFFSET })

// Tag Address stored in cache line 506
#define AXI_LLC_STATUS_TAG_506_REG_OFFSET 0xfd4
#define AXI_LLC_STATUS_TAG_506_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_506_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_506_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_506_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_506_CL_TAG_OFFSET })

// Status register of cache line 507
#define AXI_LLC_STATUS_STATUS_507_REG_OFFSET 0xfd8
#define AXI_LLC_STATUS_STATUS_507_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_507_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_507_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_507_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_507_CL_STATUS_OFFSET })

// Tag Address stored in cache line 507
#define AXI_LLC_STATUS_TAG_507_REG_OFFSET 0xfdc
#define AXI_LLC_STATUS_TAG_507_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_507_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_507_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_507_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_507_CL_TAG_OFFSET })

// Status register of cache line 508
#define AXI_LLC_STATUS_STATUS_508_REG_OFFSET 0xfe0
#define AXI_LLC_STATUS_STATUS_508_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_508_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_508_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_508_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_508_CL_STATUS_OFFSET })

// Tag Address stored in cache line 508
#define AXI_LLC_STATUS_TAG_508_REG_OFFSET 0xfe4
#define AXI_LLC_STATUS_TAG_508_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_508_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_508_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_508_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_508_CL_TAG_OFFSET })

// Status register of cache line 509
#define AXI_LLC_STATUS_STATUS_509_REG_OFFSET 0xfe8
#define AXI_LLC_STATUS_STATUS_509_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_509_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_509_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_509_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_509_CL_STATUS_OFFSET })

// Tag Address stored in cache line 509
#define AXI_LLC_STATUS_TAG_509_REG_OFFSET 0xfec
#define AXI_LLC_STATUS_TAG_509_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_509_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_509_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_509_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_509_CL_TAG_OFFSET })

// Status register of cache line 510
#define AXI_LLC_STATUS_STATUS_510_REG_OFFSET 0xff0
#define AXI_LLC_STATUS_STATUS_510_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_510_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_510_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_510_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_510_CL_STATUS_OFFSET })

// Tag Address stored in cache line 510
#define AXI_LLC_STATUS_TAG_510_REG_OFFSET 0xff4
#define AXI_LLC_STATUS_TAG_510_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_510_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_510_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_510_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_510_CL_TAG_OFFSET })

// Status register of cache line 511
#define AXI_LLC_STATUS_STATUS_511_REG_OFFSET 0xff8
#define AXI_LLC_STATUS_STATUS_511_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_511_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_511_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_511_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_511_CL_STATUS_OFFSET })

// Tag Address stored in cache line 511
#define AXI_LLC_STATUS_TAG_511_REG_OFFSET 0xffc
#define AXI_LLC_STATUS_TAG_511_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_511_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_511_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_511_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_511_CL_TAG_OFFSET })

// Status register of cache line 512
#define AXI_LLC_STATUS_STATUS_512_REG_OFFSET 0x1000
#define AXI_LLC_STATUS_STATUS_512_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_512_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_512_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_512_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_512_CL_STATUS_OFFSET })

// Tag Address stored in cache line 512
#define AXI_LLC_STATUS_TAG_512_REG_OFFSET 0x1004
#define AXI_LLC_STATUS_TAG_512_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_512_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_512_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_512_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_512_CL_TAG_OFFSET })

// Status register of cache line 513
#define AXI_LLC_STATUS_STATUS_513_REG_OFFSET 0x1008
#define AXI_LLC_STATUS_STATUS_513_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_513_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_513_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_513_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_513_CL_STATUS_OFFSET })

// Tag Address stored in cache line 513
#define AXI_LLC_STATUS_TAG_513_REG_OFFSET 0x100c
#define AXI_LLC_STATUS_TAG_513_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_513_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_513_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_513_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_513_CL_TAG_OFFSET })

// Status register of cache line 514
#define AXI_LLC_STATUS_STATUS_514_REG_OFFSET 0x1010
#define AXI_LLC_STATUS_STATUS_514_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_514_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_514_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_514_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_514_CL_STATUS_OFFSET })

// Tag Address stored in cache line 514
#define AXI_LLC_STATUS_TAG_514_REG_OFFSET 0x1014
#define AXI_LLC_STATUS_TAG_514_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_514_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_514_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_514_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_514_CL_TAG_OFFSET })

// Status register of cache line 515
#define AXI_LLC_STATUS_STATUS_515_REG_OFFSET 0x1018
#define AXI_LLC_STATUS_STATUS_515_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_515_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_515_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_515_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_515_CL_STATUS_OFFSET })

// Tag Address stored in cache line 515
#define AXI_LLC_STATUS_TAG_515_REG_OFFSET 0x101c
#define AXI_LLC_STATUS_TAG_515_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_515_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_515_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_515_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_515_CL_TAG_OFFSET })

// Status register of cache line 516
#define AXI_LLC_STATUS_STATUS_516_REG_OFFSET 0x1020
#define AXI_LLC_STATUS_STATUS_516_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_516_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_516_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_516_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_516_CL_STATUS_OFFSET })

// Tag Address stored in cache line 516
#define AXI_LLC_STATUS_TAG_516_REG_OFFSET 0x1024
#define AXI_LLC_STATUS_TAG_516_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_516_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_516_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_516_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_516_CL_TAG_OFFSET })

// Status register of cache line 517
#define AXI_LLC_STATUS_STATUS_517_REG_OFFSET 0x1028
#define AXI_LLC_STATUS_STATUS_517_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_517_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_517_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_517_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_517_CL_STATUS_OFFSET })

// Tag Address stored in cache line 517
#define AXI_LLC_STATUS_TAG_517_REG_OFFSET 0x102c
#define AXI_LLC_STATUS_TAG_517_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_517_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_517_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_517_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_517_CL_TAG_OFFSET })

// Status register of cache line 518
#define AXI_LLC_STATUS_STATUS_518_REG_OFFSET 0x1030
#define AXI_LLC_STATUS_STATUS_518_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_518_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_518_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_518_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_518_CL_STATUS_OFFSET })

// Tag Address stored in cache line 518
#define AXI_LLC_STATUS_TAG_518_REG_OFFSET 0x1034
#define AXI_LLC_STATUS_TAG_518_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_518_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_518_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_518_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_518_CL_TAG_OFFSET })

// Status register of cache line 519
#define AXI_LLC_STATUS_STATUS_519_REG_OFFSET 0x1038
#define AXI_LLC_STATUS_STATUS_519_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_519_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_519_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_519_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_519_CL_STATUS_OFFSET })

// Tag Address stored in cache line 519
#define AXI_LLC_STATUS_TAG_519_REG_OFFSET 0x103c
#define AXI_LLC_STATUS_TAG_519_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_519_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_519_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_519_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_519_CL_TAG_OFFSET })

// Status register of cache line 520
#define AXI_LLC_STATUS_STATUS_520_REG_OFFSET 0x1040
#define AXI_LLC_STATUS_STATUS_520_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_520_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_520_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_520_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_520_CL_STATUS_OFFSET })

// Tag Address stored in cache line 520
#define AXI_LLC_STATUS_TAG_520_REG_OFFSET 0x1044
#define AXI_LLC_STATUS_TAG_520_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_520_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_520_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_520_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_520_CL_TAG_OFFSET })

// Status register of cache line 521
#define AXI_LLC_STATUS_STATUS_521_REG_OFFSET 0x1048
#define AXI_LLC_STATUS_STATUS_521_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_521_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_521_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_521_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_521_CL_STATUS_OFFSET })

// Tag Address stored in cache line 521
#define AXI_LLC_STATUS_TAG_521_REG_OFFSET 0x104c
#define AXI_LLC_STATUS_TAG_521_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_521_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_521_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_521_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_521_CL_TAG_OFFSET })

// Status register of cache line 522
#define AXI_LLC_STATUS_STATUS_522_REG_OFFSET 0x1050
#define AXI_LLC_STATUS_STATUS_522_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_522_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_522_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_522_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_522_CL_STATUS_OFFSET })

// Tag Address stored in cache line 522
#define AXI_LLC_STATUS_TAG_522_REG_OFFSET 0x1054
#define AXI_LLC_STATUS_TAG_522_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_522_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_522_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_522_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_522_CL_TAG_OFFSET })

// Status register of cache line 523
#define AXI_LLC_STATUS_STATUS_523_REG_OFFSET 0x1058
#define AXI_LLC_STATUS_STATUS_523_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_523_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_523_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_523_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_523_CL_STATUS_OFFSET })

// Tag Address stored in cache line 523
#define AXI_LLC_STATUS_TAG_523_REG_OFFSET 0x105c
#define AXI_LLC_STATUS_TAG_523_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_523_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_523_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_523_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_523_CL_TAG_OFFSET })

// Status register of cache line 524
#define AXI_LLC_STATUS_STATUS_524_REG_OFFSET 0x1060
#define AXI_LLC_STATUS_STATUS_524_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_524_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_524_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_524_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_524_CL_STATUS_OFFSET })

// Tag Address stored in cache line 524
#define AXI_LLC_STATUS_TAG_524_REG_OFFSET 0x1064
#define AXI_LLC_STATUS_TAG_524_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_524_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_524_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_524_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_524_CL_TAG_OFFSET })

// Status register of cache line 525
#define AXI_LLC_STATUS_STATUS_525_REG_OFFSET 0x1068
#define AXI_LLC_STATUS_STATUS_525_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_525_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_525_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_525_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_525_CL_STATUS_OFFSET })

// Tag Address stored in cache line 525
#define AXI_LLC_STATUS_TAG_525_REG_OFFSET 0x106c
#define AXI_LLC_STATUS_TAG_525_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_525_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_525_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_525_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_525_CL_TAG_OFFSET })

// Status register of cache line 526
#define AXI_LLC_STATUS_STATUS_526_REG_OFFSET 0x1070
#define AXI_LLC_STATUS_STATUS_526_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_526_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_526_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_526_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_526_CL_STATUS_OFFSET })

// Tag Address stored in cache line 526
#define AXI_LLC_STATUS_TAG_526_REG_OFFSET 0x1074
#define AXI_LLC_STATUS_TAG_526_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_526_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_526_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_526_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_526_CL_TAG_OFFSET })

// Status register of cache line 527
#define AXI_LLC_STATUS_STATUS_527_REG_OFFSET 0x1078
#define AXI_LLC_STATUS_STATUS_527_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_527_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_527_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_527_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_527_CL_STATUS_OFFSET })

// Tag Address stored in cache line 527
#define AXI_LLC_STATUS_TAG_527_REG_OFFSET 0x107c
#define AXI_LLC_STATUS_TAG_527_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_527_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_527_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_527_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_527_CL_TAG_OFFSET })

// Status register of cache line 528
#define AXI_LLC_STATUS_STATUS_528_REG_OFFSET 0x1080
#define AXI_LLC_STATUS_STATUS_528_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_528_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_528_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_528_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_528_CL_STATUS_OFFSET })

// Tag Address stored in cache line 528
#define AXI_LLC_STATUS_TAG_528_REG_OFFSET 0x1084
#define AXI_LLC_STATUS_TAG_528_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_528_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_528_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_528_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_528_CL_TAG_OFFSET })

// Status register of cache line 529
#define AXI_LLC_STATUS_STATUS_529_REG_OFFSET 0x1088
#define AXI_LLC_STATUS_STATUS_529_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_529_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_529_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_529_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_529_CL_STATUS_OFFSET })

// Tag Address stored in cache line 529
#define AXI_LLC_STATUS_TAG_529_REG_OFFSET 0x108c
#define AXI_LLC_STATUS_TAG_529_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_529_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_529_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_529_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_529_CL_TAG_OFFSET })

// Status register of cache line 530
#define AXI_LLC_STATUS_STATUS_530_REG_OFFSET 0x1090
#define AXI_LLC_STATUS_STATUS_530_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_530_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_530_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_530_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_530_CL_STATUS_OFFSET })

// Tag Address stored in cache line 530
#define AXI_LLC_STATUS_TAG_530_REG_OFFSET 0x1094
#define AXI_LLC_STATUS_TAG_530_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_530_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_530_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_530_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_530_CL_TAG_OFFSET })

// Status register of cache line 531
#define AXI_LLC_STATUS_STATUS_531_REG_OFFSET 0x1098
#define AXI_LLC_STATUS_STATUS_531_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_531_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_531_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_531_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_531_CL_STATUS_OFFSET })

// Tag Address stored in cache line 531
#define AXI_LLC_STATUS_TAG_531_REG_OFFSET 0x109c
#define AXI_LLC_STATUS_TAG_531_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_531_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_531_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_531_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_531_CL_TAG_OFFSET })

// Status register of cache line 532
#define AXI_LLC_STATUS_STATUS_532_REG_OFFSET 0x10a0
#define AXI_LLC_STATUS_STATUS_532_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_532_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_532_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_532_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_532_CL_STATUS_OFFSET })

// Tag Address stored in cache line 532
#define AXI_LLC_STATUS_TAG_532_REG_OFFSET 0x10a4
#define AXI_LLC_STATUS_TAG_532_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_532_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_532_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_532_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_532_CL_TAG_OFFSET })

// Status register of cache line 533
#define AXI_LLC_STATUS_STATUS_533_REG_OFFSET 0x10a8
#define AXI_LLC_STATUS_STATUS_533_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_533_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_533_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_533_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_533_CL_STATUS_OFFSET })

// Tag Address stored in cache line 533
#define AXI_LLC_STATUS_TAG_533_REG_OFFSET 0x10ac
#define AXI_LLC_STATUS_TAG_533_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_533_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_533_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_533_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_533_CL_TAG_OFFSET })

// Status register of cache line 534
#define AXI_LLC_STATUS_STATUS_534_REG_OFFSET 0x10b0
#define AXI_LLC_STATUS_STATUS_534_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_534_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_534_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_534_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_534_CL_STATUS_OFFSET })

// Tag Address stored in cache line 534
#define AXI_LLC_STATUS_TAG_534_REG_OFFSET 0x10b4
#define AXI_LLC_STATUS_TAG_534_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_534_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_534_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_534_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_534_CL_TAG_OFFSET })

// Status register of cache line 535
#define AXI_LLC_STATUS_STATUS_535_REG_OFFSET 0x10b8
#define AXI_LLC_STATUS_STATUS_535_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_535_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_535_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_535_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_535_CL_STATUS_OFFSET })

// Tag Address stored in cache line 535
#define AXI_LLC_STATUS_TAG_535_REG_OFFSET 0x10bc
#define AXI_LLC_STATUS_TAG_535_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_535_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_535_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_535_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_535_CL_TAG_OFFSET })

// Status register of cache line 536
#define AXI_LLC_STATUS_STATUS_536_REG_OFFSET 0x10c0
#define AXI_LLC_STATUS_STATUS_536_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_536_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_536_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_536_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_536_CL_STATUS_OFFSET })

// Tag Address stored in cache line 536
#define AXI_LLC_STATUS_TAG_536_REG_OFFSET 0x10c4
#define AXI_LLC_STATUS_TAG_536_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_536_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_536_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_536_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_536_CL_TAG_OFFSET })

// Status register of cache line 537
#define AXI_LLC_STATUS_STATUS_537_REG_OFFSET 0x10c8
#define AXI_LLC_STATUS_STATUS_537_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_537_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_537_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_537_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_537_CL_STATUS_OFFSET })

// Tag Address stored in cache line 537
#define AXI_LLC_STATUS_TAG_537_REG_OFFSET 0x10cc
#define AXI_LLC_STATUS_TAG_537_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_537_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_537_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_537_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_537_CL_TAG_OFFSET })

// Status register of cache line 538
#define AXI_LLC_STATUS_STATUS_538_REG_OFFSET 0x10d0
#define AXI_LLC_STATUS_STATUS_538_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_538_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_538_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_538_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_538_CL_STATUS_OFFSET })

// Tag Address stored in cache line 538
#define AXI_LLC_STATUS_TAG_538_REG_OFFSET 0x10d4
#define AXI_LLC_STATUS_TAG_538_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_538_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_538_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_538_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_538_CL_TAG_OFFSET })

// Status register of cache line 539
#define AXI_LLC_STATUS_STATUS_539_REG_OFFSET 0x10d8
#define AXI_LLC_STATUS_STATUS_539_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_539_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_539_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_539_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_539_CL_STATUS_OFFSET })

// Tag Address stored in cache line 539
#define AXI_LLC_STATUS_TAG_539_REG_OFFSET 0x10dc
#define AXI_LLC_STATUS_TAG_539_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_539_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_539_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_539_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_539_CL_TAG_OFFSET })

// Status register of cache line 540
#define AXI_LLC_STATUS_STATUS_540_REG_OFFSET 0x10e0
#define AXI_LLC_STATUS_STATUS_540_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_540_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_540_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_540_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_540_CL_STATUS_OFFSET })

// Tag Address stored in cache line 540
#define AXI_LLC_STATUS_TAG_540_REG_OFFSET 0x10e4
#define AXI_LLC_STATUS_TAG_540_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_540_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_540_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_540_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_540_CL_TAG_OFFSET })

// Status register of cache line 541
#define AXI_LLC_STATUS_STATUS_541_REG_OFFSET 0x10e8
#define AXI_LLC_STATUS_STATUS_541_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_541_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_541_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_541_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_541_CL_STATUS_OFFSET })

// Tag Address stored in cache line 541
#define AXI_LLC_STATUS_TAG_541_REG_OFFSET 0x10ec
#define AXI_LLC_STATUS_TAG_541_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_541_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_541_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_541_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_541_CL_TAG_OFFSET })

// Status register of cache line 542
#define AXI_LLC_STATUS_STATUS_542_REG_OFFSET 0x10f0
#define AXI_LLC_STATUS_STATUS_542_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_542_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_542_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_542_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_542_CL_STATUS_OFFSET })

// Tag Address stored in cache line 542
#define AXI_LLC_STATUS_TAG_542_REG_OFFSET 0x10f4
#define AXI_LLC_STATUS_TAG_542_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_542_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_542_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_542_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_542_CL_TAG_OFFSET })

// Status register of cache line 543
#define AXI_LLC_STATUS_STATUS_543_REG_OFFSET 0x10f8
#define AXI_LLC_STATUS_STATUS_543_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_543_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_543_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_543_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_543_CL_STATUS_OFFSET })

// Tag Address stored in cache line 543
#define AXI_LLC_STATUS_TAG_543_REG_OFFSET 0x10fc
#define AXI_LLC_STATUS_TAG_543_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_543_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_543_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_543_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_543_CL_TAG_OFFSET })

// Status register of cache line 544
#define AXI_LLC_STATUS_STATUS_544_REG_OFFSET 0x1100
#define AXI_LLC_STATUS_STATUS_544_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_544_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_544_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_544_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_544_CL_STATUS_OFFSET })

// Tag Address stored in cache line 544
#define AXI_LLC_STATUS_TAG_544_REG_OFFSET 0x1104
#define AXI_LLC_STATUS_TAG_544_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_544_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_544_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_544_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_544_CL_TAG_OFFSET })

// Status register of cache line 545
#define AXI_LLC_STATUS_STATUS_545_REG_OFFSET 0x1108
#define AXI_LLC_STATUS_STATUS_545_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_545_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_545_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_545_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_545_CL_STATUS_OFFSET })

// Tag Address stored in cache line 545
#define AXI_LLC_STATUS_TAG_545_REG_OFFSET 0x110c
#define AXI_LLC_STATUS_TAG_545_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_545_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_545_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_545_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_545_CL_TAG_OFFSET })

// Status register of cache line 546
#define AXI_LLC_STATUS_STATUS_546_REG_OFFSET 0x1110
#define AXI_LLC_STATUS_STATUS_546_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_546_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_546_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_546_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_546_CL_STATUS_OFFSET })

// Tag Address stored in cache line 546
#define AXI_LLC_STATUS_TAG_546_REG_OFFSET 0x1114
#define AXI_LLC_STATUS_TAG_546_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_546_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_546_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_546_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_546_CL_TAG_OFFSET })

// Status register of cache line 547
#define AXI_LLC_STATUS_STATUS_547_REG_OFFSET 0x1118
#define AXI_LLC_STATUS_STATUS_547_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_547_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_547_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_547_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_547_CL_STATUS_OFFSET })

// Tag Address stored in cache line 547
#define AXI_LLC_STATUS_TAG_547_REG_OFFSET 0x111c
#define AXI_LLC_STATUS_TAG_547_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_547_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_547_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_547_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_547_CL_TAG_OFFSET })

// Status register of cache line 548
#define AXI_LLC_STATUS_STATUS_548_REG_OFFSET 0x1120
#define AXI_LLC_STATUS_STATUS_548_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_548_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_548_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_548_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_548_CL_STATUS_OFFSET })

// Tag Address stored in cache line 548
#define AXI_LLC_STATUS_TAG_548_REG_OFFSET 0x1124
#define AXI_LLC_STATUS_TAG_548_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_548_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_548_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_548_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_548_CL_TAG_OFFSET })

// Status register of cache line 549
#define AXI_LLC_STATUS_STATUS_549_REG_OFFSET 0x1128
#define AXI_LLC_STATUS_STATUS_549_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_549_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_549_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_549_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_549_CL_STATUS_OFFSET })

// Tag Address stored in cache line 549
#define AXI_LLC_STATUS_TAG_549_REG_OFFSET 0x112c
#define AXI_LLC_STATUS_TAG_549_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_549_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_549_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_549_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_549_CL_TAG_OFFSET })

// Status register of cache line 550
#define AXI_LLC_STATUS_STATUS_550_REG_OFFSET 0x1130
#define AXI_LLC_STATUS_STATUS_550_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_550_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_550_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_550_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_550_CL_STATUS_OFFSET })

// Tag Address stored in cache line 550
#define AXI_LLC_STATUS_TAG_550_REG_OFFSET 0x1134
#define AXI_LLC_STATUS_TAG_550_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_550_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_550_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_550_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_550_CL_TAG_OFFSET })

// Status register of cache line 551
#define AXI_LLC_STATUS_STATUS_551_REG_OFFSET 0x1138
#define AXI_LLC_STATUS_STATUS_551_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_551_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_551_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_551_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_551_CL_STATUS_OFFSET })

// Tag Address stored in cache line 551
#define AXI_LLC_STATUS_TAG_551_REG_OFFSET 0x113c
#define AXI_LLC_STATUS_TAG_551_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_551_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_551_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_551_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_551_CL_TAG_OFFSET })

// Status register of cache line 552
#define AXI_LLC_STATUS_STATUS_552_REG_OFFSET 0x1140
#define AXI_LLC_STATUS_STATUS_552_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_552_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_552_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_552_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_552_CL_STATUS_OFFSET })

// Tag Address stored in cache line 552
#define AXI_LLC_STATUS_TAG_552_REG_OFFSET 0x1144
#define AXI_LLC_STATUS_TAG_552_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_552_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_552_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_552_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_552_CL_TAG_OFFSET })

// Status register of cache line 553
#define AXI_LLC_STATUS_STATUS_553_REG_OFFSET 0x1148
#define AXI_LLC_STATUS_STATUS_553_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_553_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_553_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_553_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_553_CL_STATUS_OFFSET })

// Tag Address stored in cache line 553
#define AXI_LLC_STATUS_TAG_553_REG_OFFSET 0x114c
#define AXI_LLC_STATUS_TAG_553_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_553_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_553_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_553_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_553_CL_TAG_OFFSET })

// Status register of cache line 554
#define AXI_LLC_STATUS_STATUS_554_REG_OFFSET 0x1150
#define AXI_LLC_STATUS_STATUS_554_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_554_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_554_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_554_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_554_CL_STATUS_OFFSET })

// Tag Address stored in cache line 554
#define AXI_LLC_STATUS_TAG_554_REG_OFFSET 0x1154
#define AXI_LLC_STATUS_TAG_554_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_554_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_554_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_554_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_554_CL_TAG_OFFSET })

// Status register of cache line 555
#define AXI_LLC_STATUS_STATUS_555_REG_OFFSET 0x1158
#define AXI_LLC_STATUS_STATUS_555_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_555_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_555_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_555_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_555_CL_STATUS_OFFSET })

// Tag Address stored in cache line 555
#define AXI_LLC_STATUS_TAG_555_REG_OFFSET 0x115c
#define AXI_LLC_STATUS_TAG_555_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_555_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_555_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_555_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_555_CL_TAG_OFFSET })

// Status register of cache line 556
#define AXI_LLC_STATUS_STATUS_556_REG_OFFSET 0x1160
#define AXI_LLC_STATUS_STATUS_556_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_556_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_556_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_556_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_556_CL_STATUS_OFFSET })

// Tag Address stored in cache line 556
#define AXI_LLC_STATUS_TAG_556_REG_OFFSET 0x1164
#define AXI_LLC_STATUS_TAG_556_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_556_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_556_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_556_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_556_CL_TAG_OFFSET })

// Status register of cache line 557
#define AXI_LLC_STATUS_STATUS_557_REG_OFFSET 0x1168
#define AXI_LLC_STATUS_STATUS_557_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_557_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_557_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_557_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_557_CL_STATUS_OFFSET })

// Tag Address stored in cache line 557
#define AXI_LLC_STATUS_TAG_557_REG_OFFSET 0x116c
#define AXI_LLC_STATUS_TAG_557_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_557_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_557_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_557_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_557_CL_TAG_OFFSET })

// Status register of cache line 558
#define AXI_LLC_STATUS_STATUS_558_REG_OFFSET 0x1170
#define AXI_LLC_STATUS_STATUS_558_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_558_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_558_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_558_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_558_CL_STATUS_OFFSET })

// Tag Address stored in cache line 558
#define AXI_LLC_STATUS_TAG_558_REG_OFFSET 0x1174
#define AXI_LLC_STATUS_TAG_558_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_558_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_558_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_558_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_558_CL_TAG_OFFSET })

// Status register of cache line 559
#define AXI_LLC_STATUS_STATUS_559_REG_OFFSET 0x1178
#define AXI_LLC_STATUS_STATUS_559_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_559_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_559_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_559_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_559_CL_STATUS_OFFSET })

// Tag Address stored in cache line 559
#define AXI_LLC_STATUS_TAG_559_REG_OFFSET 0x117c
#define AXI_LLC_STATUS_TAG_559_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_559_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_559_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_559_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_559_CL_TAG_OFFSET })

// Status register of cache line 560
#define AXI_LLC_STATUS_STATUS_560_REG_OFFSET 0x1180
#define AXI_LLC_STATUS_STATUS_560_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_560_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_560_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_560_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_560_CL_STATUS_OFFSET })

// Tag Address stored in cache line 560
#define AXI_LLC_STATUS_TAG_560_REG_OFFSET 0x1184
#define AXI_LLC_STATUS_TAG_560_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_560_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_560_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_560_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_560_CL_TAG_OFFSET })

// Status register of cache line 561
#define AXI_LLC_STATUS_STATUS_561_REG_OFFSET 0x1188
#define AXI_LLC_STATUS_STATUS_561_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_561_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_561_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_561_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_561_CL_STATUS_OFFSET })

// Tag Address stored in cache line 561
#define AXI_LLC_STATUS_TAG_561_REG_OFFSET 0x118c
#define AXI_LLC_STATUS_TAG_561_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_561_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_561_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_561_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_561_CL_TAG_OFFSET })

// Status register of cache line 562
#define AXI_LLC_STATUS_STATUS_562_REG_OFFSET 0x1190
#define AXI_LLC_STATUS_STATUS_562_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_562_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_562_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_562_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_562_CL_STATUS_OFFSET })

// Tag Address stored in cache line 562
#define AXI_LLC_STATUS_TAG_562_REG_OFFSET 0x1194
#define AXI_LLC_STATUS_TAG_562_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_562_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_562_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_562_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_562_CL_TAG_OFFSET })

// Status register of cache line 563
#define AXI_LLC_STATUS_STATUS_563_REG_OFFSET 0x1198
#define AXI_LLC_STATUS_STATUS_563_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_563_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_563_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_563_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_563_CL_STATUS_OFFSET })

// Tag Address stored in cache line 563
#define AXI_LLC_STATUS_TAG_563_REG_OFFSET 0x119c
#define AXI_LLC_STATUS_TAG_563_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_563_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_563_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_563_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_563_CL_TAG_OFFSET })

// Status register of cache line 564
#define AXI_LLC_STATUS_STATUS_564_REG_OFFSET 0x11a0
#define AXI_LLC_STATUS_STATUS_564_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_564_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_564_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_564_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_564_CL_STATUS_OFFSET })

// Tag Address stored in cache line 564
#define AXI_LLC_STATUS_TAG_564_REG_OFFSET 0x11a4
#define AXI_LLC_STATUS_TAG_564_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_564_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_564_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_564_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_564_CL_TAG_OFFSET })

// Status register of cache line 565
#define AXI_LLC_STATUS_STATUS_565_REG_OFFSET 0x11a8
#define AXI_LLC_STATUS_STATUS_565_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_565_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_565_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_565_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_565_CL_STATUS_OFFSET })

// Tag Address stored in cache line 565
#define AXI_LLC_STATUS_TAG_565_REG_OFFSET 0x11ac
#define AXI_LLC_STATUS_TAG_565_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_565_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_565_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_565_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_565_CL_TAG_OFFSET })

// Status register of cache line 566
#define AXI_LLC_STATUS_STATUS_566_REG_OFFSET 0x11b0
#define AXI_LLC_STATUS_STATUS_566_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_566_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_566_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_566_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_566_CL_STATUS_OFFSET })

// Tag Address stored in cache line 566
#define AXI_LLC_STATUS_TAG_566_REG_OFFSET 0x11b4
#define AXI_LLC_STATUS_TAG_566_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_566_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_566_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_566_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_566_CL_TAG_OFFSET })

// Status register of cache line 567
#define AXI_LLC_STATUS_STATUS_567_REG_OFFSET 0x11b8
#define AXI_LLC_STATUS_STATUS_567_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_567_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_567_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_567_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_567_CL_STATUS_OFFSET })

// Tag Address stored in cache line 567
#define AXI_LLC_STATUS_TAG_567_REG_OFFSET 0x11bc
#define AXI_LLC_STATUS_TAG_567_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_567_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_567_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_567_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_567_CL_TAG_OFFSET })

// Status register of cache line 568
#define AXI_LLC_STATUS_STATUS_568_REG_OFFSET 0x11c0
#define AXI_LLC_STATUS_STATUS_568_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_568_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_568_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_568_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_568_CL_STATUS_OFFSET })

// Tag Address stored in cache line 568
#define AXI_LLC_STATUS_TAG_568_REG_OFFSET 0x11c4
#define AXI_LLC_STATUS_TAG_568_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_568_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_568_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_568_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_568_CL_TAG_OFFSET })

// Status register of cache line 569
#define AXI_LLC_STATUS_STATUS_569_REG_OFFSET 0x11c8
#define AXI_LLC_STATUS_STATUS_569_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_569_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_569_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_569_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_569_CL_STATUS_OFFSET })

// Tag Address stored in cache line 569
#define AXI_LLC_STATUS_TAG_569_REG_OFFSET 0x11cc
#define AXI_LLC_STATUS_TAG_569_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_569_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_569_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_569_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_569_CL_TAG_OFFSET })

// Status register of cache line 570
#define AXI_LLC_STATUS_STATUS_570_REG_OFFSET 0x11d0
#define AXI_LLC_STATUS_STATUS_570_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_570_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_570_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_570_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_570_CL_STATUS_OFFSET })

// Tag Address stored in cache line 570
#define AXI_LLC_STATUS_TAG_570_REG_OFFSET 0x11d4
#define AXI_LLC_STATUS_TAG_570_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_570_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_570_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_570_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_570_CL_TAG_OFFSET })

// Status register of cache line 571
#define AXI_LLC_STATUS_STATUS_571_REG_OFFSET 0x11d8
#define AXI_LLC_STATUS_STATUS_571_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_571_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_571_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_571_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_571_CL_STATUS_OFFSET })

// Tag Address stored in cache line 571
#define AXI_LLC_STATUS_TAG_571_REG_OFFSET 0x11dc
#define AXI_LLC_STATUS_TAG_571_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_571_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_571_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_571_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_571_CL_TAG_OFFSET })

// Status register of cache line 572
#define AXI_LLC_STATUS_STATUS_572_REG_OFFSET 0x11e0
#define AXI_LLC_STATUS_STATUS_572_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_572_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_572_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_572_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_572_CL_STATUS_OFFSET })

// Tag Address stored in cache line 572
#define AXI_LLC_STATUS_TAG_572_REG_OFFSET 0x11e4
#define AXI_LLC_STATUS_TAG_572_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_572_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_572_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_572_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_572_CL_TAG_OFFSET })

// Status register of cache line 573
#define AXI_LLC_STATUS_STATUS_573_REG_OFFSET 0x11e8
#define AXI_LLC_STATUS_STATUS_573_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_573_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_573_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_573_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_573_CL_STATUS_OFFSET })

// Tag Address stored in cache line 573
#define AXI_LLC_STATUS_TAG_573_REG_OFFSET 0x11ec
#define AXI_LLC_STATUS_TAG_573_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_573_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_573_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_573_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_573_CL_TAG_OFFSET })

// Status register of cache line 574
#define AXI_LLC_STATUS_STATUS_574_REG_OFFSET 0x11f0
#define AXI_LLC_STATUS_STATUS_574_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_574_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_574_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_574_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_574_CL_STATUS_OFFSET })

// Tag Address stored in cache line 574
#define AXI_LLC_STATUS_TAG_574_REG_OFFSET 0x11f4
#define AXI_LLC_STATUS_TAG_574_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_574_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_574_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_574_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_574_CL_TAG_OFFSET })

// Status register of cache line 575
#define AXI_LLC_STATUS_STATUS_575_REG_OFFSET 0x11f8
#define AXI_LLC_STATUS_STATUS_575_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_575_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_575_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_575_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_575_CL_STATUS_OFFSET })

// Tag Address stored in cache line 575
#define AXI_LLC_STATUS_TAG_575_REG_OFFSET 0x11fc
#define AXI_LLC_STATUS_TAG_575_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_575_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_575_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_575_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_575_CL_TAG_OFFSET })

// Status register of cache line 576
#define AXI_LLC_STATUS_STATUS_576_REG_OFFSET 0x1200
#define AXI_LLC_STATUS_STATUS_576_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_576_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_576_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_576_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_576_CL_STATUS_OFFSET })

// Tag Address stored in cache line 576
#define AXI_LLC_STATUS_TAG_576_REG_OFFSET 0x1204
#define AXI_LLC_STATUS_TAG_576_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_576_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_576_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_576_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_576_CL_TAG_OFFSET })

// Status register of cache line 577
#define AXI_LLC_STATUS_STATUS_577_REG_OFFSET 0x1208
#define AXI_LLC_STATUS_STATUS_577_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_577_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_577_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_577_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_577_CL_STATUS_OFFSET })

// Tag Address stored in cache line 577
#define AXI_LLC_STATUS_TAG_577_REG_OFFSET 0x120c
#define AXI_LLC_STATUS_TAG_577_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_577_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_577_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_577_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_577_CL_TAG_OFFSET })

// Status register of cache line 578
#define AXI_LLC_STATUS_STATUS_578_REG_OFFSET 0x1210
#define AXI_LLC_STATUS_STATUS_578_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_578_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_578_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_578_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_578_CL_STATUS_OFFSET })

// Tag Address stored in cache line 578
#define AXI_LLC_STATUS_TAG_578_REG_OFFSET 0x1214
#define AXI_LLC_STATUS_TAG_578_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_578_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_578_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_578_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_578_CL_TAG_OFFSET })

// Status register of cache line 579
#define AXI_LLC_STATUS_STATUS_579_REG_OFFSET 0x1218
#define AXI_LLC_STATUS_STATUS_579_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_579_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_579_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_579_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_579_CL_STATUS_OFFSET })

// Tag Address stored in cache line 579
#define AXI_LLC_STATUS_TAG_579_REG_OFFSET 0x121c
#define AXI_LLC_STATUS_TAG_579_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_579_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_579_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_579_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_579_CL_TAG_OFFSET })

// Status register of cache line 580
#define AXI_LLC_STATUS_STATUS_580_REG_OFFSET 0x1220
#define AXI_LLC_STATUS_STATUS_580_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_580_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_580_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_580_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_580_CL_STATUS_OFFSET })

// Tag Address stored in cache line 580
#define AXI_LLC_STATUS_TAG_580_REG_OFFSET 0x1224
#define AXI_LLC_STATUS_TAG_580_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_580_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_580_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_580_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_580_CL_TAG_OFFSET })

// Status register of cache line 581
#define AXI_LLC_STATUS_STATUS_581_REG_OFFSET 0x1228
#define AXI_LLC_STATUS_STATUS_581_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_581_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_581_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_581_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_581_CL_STATUS_OFFSET })

// Tag Address stored in cache line 581
#define AXI_LLC_STATUS_TAG_581_REG_OFFSET 0x122c
#define AXI_LLC_STATUS_TAG_581_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_581_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_581_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_581_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_581_CL_TAG_OFFSET })

// Status register of cache line 582
#define AXI_LLC_STATUS_STATUS_582_REG_OFFSET 0x1230
#define AXI_LLC_STATUS_STATUS_582_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_582_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_582_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_582_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_582_CL_STATUS_OFFSET })

// Tag Address stored in cache line 582
#define AXI_LLC_STATUS_TAG_582_REG_OFFSET 0x1234
#define AXI_LLC_STATUS_TAG_582_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_582_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_582_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_582_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_582_CL_TAG_OFFSET })

// Status register of cache line 583
#define AXI_LLC_STATUS_STATUS_583_REG_OFFSET 0x1238
#define AXI_LLC_STATUS_STATUS_583_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_583_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_583_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_583_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_583_CL_STATUS_OFFSET })

// Tag Address stored in cache line 583
#define AXI_LLC_STATUS_TAG_583_REG_OFFSET 0x123c
#define AXI_LLC_STATUS_TAG_583_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_583_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_583_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_583_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_583_CL_TAG_OFFSET })

// Status register of cache line 584
#define AXI_LLC_STATUS_STATUS_584_REG_OFFSET 0x1240
#define AXI_LLC_STATUS_STATUS_584_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_584_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_584_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_584_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_584_CL_STATUS_OFFSET })

// Tag Address stored in cache line 584
#define AXI_LLC_STATUS_TAG_584_REG_OFFSET 0x1244
#define AXI_LLC_STATUS_TAG_584_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_584_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_584_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_584_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_584_CL_TAG_OFFSET })

// Status register of cache line 585
#define AXI_LLC_STATUS_STATUS_585_REG_OFFSET 0x1248
#define AXI_LLC_STATUS_STATUS_585_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_585_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_585_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_585_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_585_CL_STATUS_OFFSET })

// Tag Address stored in cache line 585
#define AXI_LLC_STATUS_TAG_585_REG_OFFSET 0x124c
#define AXI_LLC_STATUS_TAG_585_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_585_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_585_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_585_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_585_CL_TAG_OFFSET })

// Status register of cache line 586
#define AXI_LLC_STATUS_STATUS_586_REG_OFFSET 0x1250
#define AXI_LLC_STATUS_STATUS_586_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_586_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_586_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_586_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_586_CL_STATUS_OFFSET })

// Tag Address stored in cache line 586
#define AXI_LLC_STATUS_TAG_586_REG_OFFSET 0x1254
#define AXI_LLC_STATUS_TAG_586_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_586_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_586_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_586_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_586_CL_TAG_OFFSET })

// Status register of cache line 587
#define AXI_LLC_STATUS_STATUS_587_REG_OFFSET 0x1258
#define AXI_LLC_STATUS_STATUS_587_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_587_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_587_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_587_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_587_CL_STATUS_OFFSET })

// Tag Address stored in cache line 587
#define AXI_LLC_STATUS_TAG_587_REG_OFFSET 0x125c
#define AXI_LLC_STATUS_TAG_587_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_587_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_587_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_587_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_587_CL_TAG_OFFSET })

// Status register of cache line 588
#define AXI_LLC_STATUS_STATUS_588_REG_OFFSET 0x1260
#define AXI_LLC_STATUS_STATUS_588_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_588_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_588_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_588_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_588_CL_STATUS_OFFSET })

// Tag Address stored in cache line 588
#define AXI_LLC_STATUS_TAG_588_REG_OFFSET 0x1264
#define AXI_LLC_STATUS_TAG_588_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_588_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_588_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_588_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_588_CL_TAG_OFFSET })

// Status register of cache line 589
#define AXI_LLC_STATUS_STATUS_589_REG_OFFSET 0x1268
#define AXI_LLC_STATUS_STATUS_589_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_589_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_589_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_589_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_589_CL_STATUS_OFFSET })

// Tag Address stored in cache line 589
#define AXI_LLC_STATUS_TAG_589_REG_OFFSET 0x126c
#define AXI_LLC_STATUS_TAG_589_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_589_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_589_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_589_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_589_CL_TAG_OFFSET })

// Status register of cache line 590
#define AXI_LLC_STATUS_STATUS_590_REG_OFFSET 0x1270
#define AXI_LLC_STATUS_STATUS_590_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_590_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_590_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_590_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_590_CL_STATUS_OFFSET })

// Tag Address stored in cache line 590
#define AXI_LLC_STATUS_TAG_590_REG_OFFSET 0x1274
#define AXI_LLC_STATUS_TAG_590_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_590_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_590_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_590_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_590_CL_TAG_OFFSET })

// Status register of cache line 591
#define AXI_LLC_STATUS_STATUS_591_REG_OFFSET 0x1278
#define AXI_LLC_STATUS_STATUS_591_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_591_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_591_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_591_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_591_CL_STATUS_OFFSET })

// Tag Address stored in cache line 591
#define AXI_LLC_STATUS_TAG_591_REG_OFFSET 0x127c
#define AXI_LLC_STATUS_TAG_591_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_591_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_591_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_591_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_591_CL_TAG_OFFSET })

// Status register of cache line 592
#define AXI_LLC_STATUS_STATUS_592_REG_OFFSET 0x1280
#define AXI_LLC_STATUS_STATUS_592_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_592_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_592_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_592_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_592_CL_STATUS_OFFSET })

// Tag Address stored in cache line 592
#define AXI_LLC_STATUS_TAG_592_REG_OFFSET 0x1284
#define AXI_LLC_STATUS_TAG_592_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_592_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_592_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_592_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_592_CL_TAG_OFFSET })

// Status register of cache line 593
#define AXI_LLC_STATUS_STATUS_593_REG_OFFSET 0x1288
#define AXI_LLC_STATUS_STATUS_593_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_593_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_593_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_593_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_593_CL_STATUS_OFFSET })

// Tag Address stored in cache line 593
#define AXI_LLC_STATUS_TAG_593_REG_OFFSET 0x128c
#define AXI_LLC_STATUS_TAG_593_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_593_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_593_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_593_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_593_CL_TAG_OFFSET })

// Status register of cache line 594
#define AXI_LLC_STATUS_STATUS_594_REG_OFFSET 0x1290
#define AXI_LLC_STATUS_STATUS_594_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_594_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_594_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_594_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_594_CL_STATUS_OFFSET })

// Tag Address stored in cache line 594
#define AXI_LLC_STATUS_TAG_594_REG_OFFSET 0x1294
#define AXI_LLC_STATUS_TAG_594_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_594_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_594_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_594_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_594_CL_TAG_OFFSET })

// Status register of cache line 595
#define AXI_LLC_STATUS_STATUS_595_REG_OFFSET 0x1298
#define AXI_LLC_STATUS_STATUS_595_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_595_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_595_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_595_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_595_CL_STATUS_OFFSET })

// Tag Address stored in cache line 595
#define AXI_LLC_STATUS_TAG_595_REG_OFFSET 0x129c
#define AXI_LLC_STATUS_TAG_595_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_595_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_595_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_595_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_595_CL_TAG_OFFSET })

// Status register of cache line 596
#define AXI_LLC_STATUS_STATUS_596_REG_OFFSET 0x12a0
#define AXI_LLC_STATUS_STATUS_596_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_596_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_596_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_596_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_596_CL_STATUS_OFFSET })

// Tag Address stored in cache line 596
#define AXI_LLC_STATUS_TAG_596_REG_OFFSET 0x12a4
#define AXI_LLC_STATUS_TAG_596_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_596_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_596_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_596_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_596_CL_TAG_OFFSET })

// Status register of cache line 597
#define AXI_LLC_STATUS_STATUS_597_REG_OFFSET 0x12a8
#define AXI_LLC_STATUS_STATUS_597_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_597_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_597_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_597_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_597_CL_STATUS_OFFSET })

// Tag Address stored in cache line 597
#define AXI_LLC_STATUS_TAG_597_REG_OFFSET 0x12ac
#define AXI_LLC_STATUS_TAG_597_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_597_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_597_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_597_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_597_CL_TAG_OFFSET })

// Status register of cache line 598
#define AXI_LLC_STATUS_STATUS_598_REG_OFFSET 0x12b0
#define AXI_LLC_STATUS_STATUS_598_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_598_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_598_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_598_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_598_CL_STATUS_OFFSET })

// Tag Address stored in cache line 598
#define AXI_LLC_STATUS_TAG_598_REG_OFFSET 0x12b4
#define AXI_LLC_STATUS_TAG_598_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_598_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_598_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_598_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_598_CL_TAG_OFFSET })

// Status register of cache line 599
#define AXI_LLC_STATUS_STATUS_599_REG_OFFSET 0x12b8
#define AXI_LLC_STATUS_STATUS_599_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_599_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_599_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_599_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_599_CL_STATUS_OFFSET })

// Tag Address stored in cache line 599
#define AXI_LLC_STATUS_TAG_599_REG_OFFSET 0x12bc
#define AXI_LLC_STATUS_TAG_599_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_599_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_599_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_599_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_599_CL_TAG_OFFSET })

// Status register of cache line 600
#define AXI_LLC_STATUS_STATUS_600_REG_OFFSET 0x12c0
#define AXI_LLC_STATUS_STATUS_600_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_600_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_600_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_600_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_600_CL_STATUS_OFFSET })

// Tag Address stored in cache line 600
#define AXI_LLC_STATUS_TAG_600_REG_OFFSET 0x12c4
#define AXI_LLC_STATUS_TAG_600_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_600_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_600_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_600_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_600_CL_TAG_OFFSET })

// Status register of cache line 601
#define AXI_LLC_STATUS_STATUS_601_REG_OFFSET 0x12c8
#define AXI_LLC_STATUS_STATUS_601_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_601_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_601_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_601_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_601_CL_STATUS_OFFSET })

// Tag Address stored in cache line 601
#define AXI_LLC_STATUS_TAG_601_REG_OFFSET 0x12cc
#define AXI_LLC_STATUS_TAG_601_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_601_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_601_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_601_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_601_CL_TAG_OFFSET })

// Status register of cache line 602
#define AXI_LLC_STATUS_STATUS_602_REG_OFFSET 0x12d0
#define AXI_LLC_STATUS_STATUS_602_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_602_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_602_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_602_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_602_CL_STATUS_OFFSET })

// Tag Address stored in cache line 602
#define AXI_LLC_STATUS_TAG_602_REG_OFFSET 0x12d4
#define AXI_LLC_STATUS_TAG_602_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_602_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_602_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_602_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_602_CL_TAG_OFFSET })

// Status register of cache line 603
#define AXI_LLC_STATUS_STATUS_603_REG_OFFSET 0x12d8
#define AXI_LLC_STATUS_STATUS_603_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_603_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_603_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_603_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_603_CL_STATUS_OFFSET })

// Tag Address stored in cache line 603
#define AXI_LLC_STATUS_TAG_603_REG_OFFSET 0x12dc
#define AXI_LLC_STATUS_TAG_603_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_603_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_603_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_603_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_603_CL_TAG_OFFSET })

// Status register of cache line 604
#define AXI_LLC_STATUS_STATUS_604_REG_OFFSET 0x12e0
#define AXI_LLC_STATUS_STATUS_604_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_604_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_604_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_604_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_604_CL_STATUS_OFFSET })

// Tag Address stored in cache line 604
#define AXI_LLC_STATUS_TAG_604_REG_OFFSET 0x12e4
#define AXI_LLC_STATUS_TAG_604_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_604_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_604_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_604_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_604_CL_TAG_OFFSET })

// Status register of cache line 605
#define AXI_LLC_STATUS_STATUS_605_REG_OFFSET 0x12e8
#define AXI_LLC_STATUS_STATUS_605_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_605_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_605_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_605_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_605_CL_STATUS_OFFSET })

// Tag Address stored in cache line 605
#define AXI_LLC_STATUS_TAG_605_REG_OFFSET 0x12ec
#define AXI_LLC_STATUS_TAG_605_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_605_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_605_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_605_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_605_CL_TAG_OFFSET })

// Status register of cache line 606
#define AXI_LLC_STATUS_STATUS_606_REG_OFFSET 0x12f0
#define AXI_LLC_STATUS_STATUS_606_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_606_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_606_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_606_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_606_CL_STATUS_OFFSET })

// Tag Address stored in cache line 606
#define AXI_LLC_STATUS_TAG_606_REG_OFFSET 0x12f4
#define AXI_LLC_STATUS_TAG_606_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_606_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_606_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_606_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_606_CL_TAG_OFFSET })

// Status register of cache line 607
#define AXI_LLC_STATUS_STATUS_607_REG_OFFSET 0x12f8
#define AXI_LLC_STATUS_STATUS_607_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_607_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_607_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_607_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_607_CL_STATUS_OFFSET })

// Tag Address stored in cache line 607
#define AXI_LLC_STATUS_TAG_607_REG_OFFSET 0x12fc
#define AXI_LLC_STATUS_TAG_607_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_607_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_607_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_607_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_607_CL_TAG_OFFSET })

// Status register of cache line 608
#define AXI_LLC_STATUS_STATUS_608_REG_OFFSET 0x1300
#define AXI_LLC_STATUS_STATUS_608_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_608_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_608_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_608_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_608_CL_STATUS_OFFSET })

// Tag Address stored in cache line 608
#define AXI_LLC_STATUS_TAG_608_REG_OFFSET 0x1304
#define AXI_LLC_STATUS_TAG_608_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_608_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_608_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_608_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_608_CL_TAG_OFFSET })

// Status register of cache line 609
#define AXI_LLC_STATUS_STATUS_609_REG_OFFSET 0x1308
#define AXI_LLC_STATUS_STATUS_609_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_609_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_609_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_609_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_609_CL_STATUS_OFFSET })

// Tag Address stored in cache line 609
#define AXI_LLC_STATUS_TAG_609_REG_OFFSET 0x130c
#define AXI_LLC_STATUS_TAG_609_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_609_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_609_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_609_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_609_CL_TAG_OFFSET })

// Status register of cache line 610
#define AXI_LLC_STATUS_STATUS_610_REG_OFFSET 0x1310
#define AXI_LLC_STATUS_STATUS_610_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_610_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_610_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_610_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_610_CL_STATUS_OFFSET })

// Tag Address stored in cache line 610
#define AXI_LLC_STATUS_TAG_610_REG_OFFSET 0x1314
#define AXI_LLC_STATUS_TAG_610_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_610_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_610_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_610_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_610_CL_TAG_OFFSET })

// Status register of cache line 611
#define AXI_LLC_STATUS_STATUS_611_REG_OFFSET 0x1318
#define AXI_LLC_STATUS_STATUS_611_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_611_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_611_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_611_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_611_CL_STATUS_OFFSET })

// Tag Address stored in cache line 611
#define AXI_LLC_STATUS_TAG_611_REG_OFFSET 0x131c
#define AXI_LLC_STATUS_TAG_611_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_611_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_611_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_611_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_611_CL_TAG_OFFSET })

// Status register of cache line 612
#define AXI_LLC_STATUS_STATUS_612_REG_OFFSET 0x1320
#define AXI_LLC_STATUS_STATUS_612_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_612_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_612_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_612_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_612_CL_STATUS_OFFSET })

// Tag Address stored in cache line 612
#define AXI_LLC_STATUS_TAG_612_REG_OFFSET 0x1324
#define AXI_LLC_STATUS_TAG_612_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_612_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_612_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_612_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_612_CL_TAG_OFFSET })

// Status register of cache line 613
#define AXI_LLC_STATUS_STATUS_613_REG_OFFSET 0x1328
#define AXI_LLC_STATUS_STATUS_613_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_613_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_613_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_613_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_613_CL_STATUS_OFFSET })

// Tag Address stored in cache line 613
#define AXI_LLC_STATUS_TAG_613_REG_OFFSET 0x132c
#define AXI_LLC_STATUS_TAG_613_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_613_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_613_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_613_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_613_CL_TAG_OFFSET })

// Status register of cache line 614
#define AXI_LLC_STATUS_STATUS_614_REG_OFFSET 0x1330
#define AXI_LLC_STATUS_STATUS_614_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_614_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_614_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_614_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_614_CL_STATUS_OFFSET })

// Tag Address stored in cache line 614
#define AXI_LLC_STATUS_TAG_614_REG_OFFSET 0x1334
#define AXI_LLC_STATUS_TAG_614_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_614_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_614_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_614_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_614_CL_TAG_OFFSET })

// Status register of cache line 615
#define AXI_LLC_STATUS_STATUS_615_REG_OFFSET 0x1338
#define AXI_LLC_STATUS_STATUS_615_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_615_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_615_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_615_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_615_CL_STATUS_OFFSET })

// Tag Address stored in cache line 615
#define AXI_LLC_STATUS_TAG_615_REG_OFFSET 0x133c
#define AXI_LLC_STATUS_TAG_615_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_615_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_615_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_615_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_615_CL_TAG_OFFSET })

// Status register of cache line 616
#define AXI_LLC_STATUS_STATUS_616_REG_OFFSET 0x1340
#define AXI_LLC_STATUS_STATUS_616_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_616_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_616_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_616_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_616_CL_STATUS_OFFSET })

// Tag Address stored in cache line 616
#define AXI_LLC_STATUS_TAG_616_REG_OFFSET 0x1344
#define AXI_LLC_STATUS_TAG_616_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_616_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_616_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_616_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_616_CL_TAG_OFFSET })

// Status register of cache line 617
#define AXI_LLC_STATUS_STATUS_617_REG_OFFSET 0x1348
#define AXI_LLC_STATUS_STATUS_617_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_617_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_617_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_617_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_617_CL_STATUS_OFFSET })

// Tag Address stored in cache line 617
#define AXI_LLC_STATUS_TAG_617_REG_OFFSET 0x134c
#define AXI_LLC_STATUS_TAG_617_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_617_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_617_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_617_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_617_CL_TAG_OFFSET })

// Status register of cache line 618
#define AXI_LLC_STATUS_STATUS_618_REG_OFFSET 0x1350
#define AXI_LLC_STATUS_STATUS_618_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_618_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_618_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_618_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_618_CL_STATUS_OFFSET })

// Tag Address stored in cache line 618
#define AXI_LLC_STATUS_TAG_618_REG_OFFSET 0x1354
#define AXI_LLC_STATUS_TAG_618_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_618_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_618_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_618_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_618_CL_TAG_OFFSET })

// Status register of cache line 619
#define AXI_LLC_STATUS_STATUS_619_REG_OFFSET 0x1358
#define AXI_LLC_STATUS_STATUS_619_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_619_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_619_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_619_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_619_CL_STATUS_OFFSET })

// Tag Address stored in cache line 619
#define AXI_LLC_STATUS_TAG_619_REG_OFFSET 0x135c
#define AXI_LLC_STATUS_TAG_619_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_619_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_619_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_619_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_619_CL_TAG_OFFSET })

// Status register of cache line 620
#define AXI_LLC_STATUS_STATUS_620_REG_OFFSET 0x1360
#define AXI_LLC_STATUS_STATUS_620_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_620_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_620_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_620_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_620_CL_STATUS_OFFSET })

// Tag Address stored in cache line 620
#define AXI_LLC_STATUS_TAG_620_REG_OFFSET 0x1364
#define AXI_LLC_STATUS_TAG_620_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_620_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_620_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_620_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_620_CL_TAG_OFFSET })

// Status register of cache line 621
#define AXI_LLC_STATUS_STATUS_621_REG_OFFSET 0x1368
#define AXI_LLC_STATUS_STATUS_621_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_621_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_621_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_621_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_621_CL_STATUS_OFFSET })

// Tag Address stored in cache line 621
#define AXI_LLC_STATUS_TAG_621_REG_OFFSET 0x136c
#define AXI_LLC_STATUS_TAG_621_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_621_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_621_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_621_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_621_CL_TAG_OFFSET })

// Status register of cache line 622
#define AXI_LLC_STATUS_STATUS_622_REG_OFFSET 0x1370
#define AXI_LLC_STATUS_STATUS_622_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_622_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_622_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_622_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_622_CL_STATUS_OFFSET })

// Tag Address stored in cache line 622
#define AXI_LLC_STATUS_TAG_622_REG_OFFSET 0x1374
#define AXI_LLC_STATUS_TAG_622_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_622_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_622_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_622_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_622_CL_TAG_OFFSET })

// Status register of cache line 623
#define AXI_LLC_STATUS_STATUS_623_REG_OFFSET 0x1378
#define AXI_LLC_STATUS_STATUS_623_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_623_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_623_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_623_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_623_CL_STATUS_OFFSET })

// Tag Address stored in cache line 623
#define AXI_LLC_STATUS_TAG_623_REG_OFFSET 0x137c
#define AXI_LLC_STATUS_TAG_623_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_623_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_623_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_623_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_623_CL_TAG_OFFSET })

// Status register of cache line 624
#define AXI_LLC_STATUS_STATUS_624_REG_OFFSET 0x1380
#define AXI_LLC_STATUS_STATUS_624_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_624_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_624_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_624_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_624_CL_STATUS_OFFSET })

// Tag Address stored in cache line 624
#define AXI_LLC_STATUS_TAG_624_REG_OFFSET 0x1384
#define AXI_LLC_STATUS_TAG_624_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_624_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_624_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_624_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_624_CL_TAG_OFFSET })

// Status register of cache line 625
#define AXI_LLC_STATUS_STATUS_625_REG_OFFSET 0x1388
#define AXI_LLC_STATUS_STATUS_625_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_625_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_625_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_625_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_625_CL_STATUS_OFFSET })

// Tag Address stored in cache line 625
#define AXI_LLC_STATUS_TAG_625_REG_OFFSET 0x138c
#define AXI_LLC_STATUS_TAG_625_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_625_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_625_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_625_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_625_CL_TAG_OFFSET })

// Status register of cache line 626
#define AXI_LLC_STATUS_STATUS_626_REG_OFFSET 0x1390
#define AXI_LLC_STATUS_STATUS_626_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_626_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_626_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_626_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_626_CL_STATUS_OFFSET })

// Tag Address stored in cache line 626
#define AXI_LLC_STATUS_TAG_626_REG_OFFSET 0x1394
#define AXI_LLC_STATUS_TAG_626_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_626_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_626_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_626_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_626_CL_TAG_OFFSET })

// Status register of cache line 627
#define AXI_LLC_STATUS_STATUS_627_REG_OFFSET 0x1398
#define AXI_LLC_STATUS_STATUS_627_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_627_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_627_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_627_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_627_CL_STATUS_OFFSET })

// Tag Address stored in cache line 627
#define AXI_LLC_STATUS_TAG_627_REG_OFFSET 0x139c
#define AXI_LLC_STATUS_TAG_627_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_627_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_627_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_627_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_627_CL_TAG_OFFSET })

// Status register of cache line 628
#define AXI_LLC_STATUS_STATUS_628_REG_OFFSET 0x13a0
#define AXI_LLC_STATUS_STATUS_628_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_628_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_628_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_628_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_628_CL_STATUS_OFFSET })

// Tag Address stored in cache line 628
#define AXI_LLC_STATUS_TAG_628_REG_OFFSET 0x13a4
#define AXI_LLC_STATUS_TAG_628_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_628_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_628_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_628_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_628_CL_TAG_OFFSET })

// Status register of cache line 629
#define AXI_LLC_STATUS_STATUS_629_REG_OFFSET 0x13a8
#define AXI_LLC_STATUS_STATUS_629_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_629_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_629_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_629_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_629_CL_STATUS_OFFSET })

// Tag Address stored in cache line 629
#define AXI_LLC_STATUS_TAG_629_REG_OFFSET 0x13ac
#define AXI_LLC_STATUS_TAG_629_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_629_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_629_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_629_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_629_CL_TAG_OFFSET })

// Status register of cache line 630
#define AXI_LLC_STATUS_STATUS_630_REG_OFFSET 0x13b0
#define AXI_LLC_STATUS_STATUS_630_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_630_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_630_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_630_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_630_CL_STATUS_OFFSET })

// Tag Address stored in cache line 630
#define AXI_LLC_STATUS_TAG_630_REG_OFFSET 0x13b4
#define AXI_LLC_STATUS_TAG_630_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_630_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_630_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_630_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_630_CL_TAG_OFFSET })

// Status register of cache line 631
#define AXI_LLC_STATUS_STATUS_631_REG_OFFSET 0x13b8
#define AXI_LLC_STATUS_STATUS_631_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_631_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_631_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_631_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_631_CL_STATUS_OFFSET })

// Tag Address stored in cache line 631
#define AXI_LLC_STATUS_TAG_631_REG_OFFSET 0x13bc
#define AXI_LLC_STATUS_TAG_631_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_631_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_631_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_631_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_631_CL_TAG_OFFSET })

// Status register of cache line 632
#define AXI_LLC_STATUS_STATUS_632_REG_OFFSET 0x13c0
#define AXI_LLC_STATUS_STATUS_632_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_632_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_632_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_632_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_632_CL_STATUS_OFFSET })

// Tag Address stored in cache line 632
#define AXI_LLC_STATUS_TAG_632_REG_OFFSET 0x13c4
#define AXI_LLC_STATUS_TAG_632_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_632_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_632_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_632_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_632_CL_TAG_OFFSET })

// Status register of cache line 633
#define AXI_LLC_STATUS_STATUS_633_REG_OFFSET 0x13c8
#define AXI_LLC_STATUS_STATUS_633_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_633_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_633_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_633_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_633_CL_STATUS_OFFSET })

// Tag Address stored in cache line 633
#define AXI_LLC_STATUS_TAG_633_REG_OFFSET 0x13cc
#define AXI_LLC_STATUS_TAG_633_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_633_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_633_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_633_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_633_CL_TAG_OFFSET })

// Status register of cache line 634
#define AXI_LLC_STATUS_STATUS_634_REG_OFFSET 0x13d0
#define AXI_LLC_STATUS_STATUS_634_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_634_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_634_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_634_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_634_CL_STATUS_OFFSET })

// Tag Address stored in cache line 634
#define AXI_LLC_STATUS_TAG_634_REG_OFFSET 0x13d4
#define AXI_LLC_STATUS_TAG_634_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_634_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_634_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_634_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_634_CL_TAG_OFFSET })

// Status register of cache line 635
#define AXI_LLC_STATUS_STATUS_635_REG_OFFSET 0x13d8
#define AXI_LLC_STATUS_STATUS_635_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_635_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_635_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_635_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_635_CL_STATUS_OFFSET })

// Tag Address stored in cache line 635
#define AXI_LLC_STATUS_TAG_635_REG_OFFSET 0x13dc
#define AXI_LLC_STATUS_TAG_635_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_635_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_635_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_635_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_635_CL_TAG_OFFSET })

// Status register of cache line 636
#define AXI_LLC_STATUS_STATUS_636_REG_OFFSET 0x13e0
#define AXI_LLC_STATUS_STATUS_636_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_636_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_636_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_636_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_636_CL_STATUS_OFFSET })

// Tag Address stored in cache line 636
#define AXI_LLC_STATUS_TAG_636_REG_OFFSET 0x13e4
#define AXI_LLC_STATUS_TAG_636_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_636_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_636_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_636_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_636_CL_TAG_OFFSET })

// Status register of cache line 637
#define AXI_LLC_STATUS_STATUS_637_REG_OFFSET 0x13e8
#define AXI_LLC_STATUS_STATUS_637_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_637_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_637_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_637_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_637_CL_STATUS_OFFSET })

// Tag Address stored in cache line 637
#define AXI_LLC_STATUS_TAG_637_REG_OFFSET 0x13ec
#define AXI_LLC_STATUS_TAG_637_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_637_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_637_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_637_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_637_CL_TAG_OFFSET })

// Status register of cache line 638
#define AXI_LLC_STATUS_STATUS_638_REG_OFFSET 0x13f0
#define AXI_LLC_STATUS_STATUS_638_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_638_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_638_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_638_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_638_CL_STATUS_OFFSET })

// Tag Address stored in cache line 638
#define AXI_LLC_STATUS_TAG_638_REG_OFFSET 0x13f4
#define AXI_LLC_STATUS_TAG_638_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_638_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_638_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_638_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_638_CL_TAG_OFFSET })

// Status register of cache line 639
#define AXI_LLC_STATUS_STATUS_639_REG_OFFSET 0x13f8
#define AXI_LLC_STATUS_STATUS_639_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_639_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_639_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_639_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_639_CL_STATUS_OFFSET })

// Tag Address stored in cache line 639
#define AXI_LLC_STATUS_TAG_639_REG_OFFSET 0x13fc
#define AXI_LLC_STATUS_TAG_639_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_639_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_639_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_639_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_639_CL_TAG_OFFSET })

// Status register of cache line 640
#define AXI_LLC_STATUS_STATUS_640_REG_OFFSET 0x1400
#define AXI_LLC_STATUS_STATUS_640_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_640_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_640_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_640_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_640_CL_STATUS_OFFSET })

// Tag Address stored in cache line 640
#define AXI_LLC_STATUS_TAG_640_REG_OFFSET 0x1404
#define AXI_LLC_STATUS_TAG_640_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_640_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_640_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_640_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_640_CL_TAG_OFFSET })

// Status register of cache line 641
#define AXI_LLC_STATUS_STATUS_641_REG_OFFSET 0x1408
#define AXI_LLC_STATUS_STATUS_641_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_641_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_641_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_641_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_641_CL_STATUS_OFFSET })

// Tag Address stored in cache line 641
#define AXI_LLC_STATUS_TAG_641_REG_OFFSET 0x140c
#define AXI_LLC_STATUS_TAG_641_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_641_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_641_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_641_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_641_CL_TAG_OFFSET })

// Status register of cache line 642
#define AXI_LLC_STATUS_STATUS_642_REG_OFFSET 0x1410
#define AXI_LLC_STATUS_STATUS_642_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_642_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_642_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_642_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_642_CL_STATUS_OFFSET })

// Tag Address stored in cache line 642
#define AXI_LLC_STATUS_TAG_642_REG_OFFSET 0x1414
#define AXI_LLC_STATUS_TAG_642_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_642_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_642_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_642_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_642_CL_TAG_OFFSET })

// Status register of cache line 643
#define AXI_LLC_STATUS_STATUS_643_REG_OFFSET 0x1418
#define AXI_LLC_STATUS_STATUS_643_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_643_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_643_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_643_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_643_CL_STATUS_OFFSET })

// Tag Address stored in cache line 643
#define AXI_LLC_STATUS_TAG_643_REG_OFFSET 0x141c
#define AXI_LLC_STATUS_TAG_643_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_643_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_643_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_643_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_643_CL_TAG_OFFSET })

// Status register of cache line 644
#define AXI_LLC_STATUS_STATUS_644_REG_OFFSET 0x1420
#define AXI_LLC_STATUS_STATUS_644_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_644_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_644_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_644_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_644_CL_STATUS_OFFSET })

// Tag Address stored in cache line 644
#define AXI_LLC_STATUS_TAG_644_REG_OFFSET 0x1424
#define AXI_LLC_STATUS_TAG_644_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_644_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_644_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_644_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_644_CL_TAG_OFFSET })

// Status register of cache line 645
#define AXI_LLC_STATUS_STATUS_645_REG_OFFSET 0x1428
#define AXI_LLC_STATUS_STATUS_645_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_645_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_645_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_645_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_645_CL_STATUS_OFFSET })

// Tag Address stored in cache line 645
#define AXI_LLC_STATUS_TAG_645_REG_OFFSET 0x142c
#define AXI_LLC_STATUS_TAG_645_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_645_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_645_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_645_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_645_CL_TAG_OFFSET })

// Status register of cache line 646
#define AXI_LLC_STATUS_STATUS_646_REG_OFFSET 0x1430
#define AXI_LLC_STATUS_STATUS_646_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_646_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_646_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_646_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_646_CL_STATUS_OFFSET })

// Tag Address stored in cache line 646
#define AXI_LLC_STATUS_TAG_646_REG_OFFSET 0x1434
#define AXI_LLC_STATUS_TAG_646_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_646_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_646_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_646_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_646_CL_TAG_OFFSET })

// Status register of cache line 647
#define AXI_LLC_STATUS_STATUS_647_REG_OFFSET 0x1438
#define AXI_LLC_STATUS_STATUS_647_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_647_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_647_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_647_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_647_CL_STATUS_OFFSET })

// Tag Address stored in cache line 647
#define AXI_LLC_STATUS_TAG_647_REG_OFFSET 0x143c
#define AXI_LLC_STATUS_TAG_647_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_647_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_647_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_647_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_647_CL_TAG_OFFSET })

// Status register of cache line 648
#define AXI_LLC_STATUS_STATUS_648_REG_OFFSET 0x1440
#define AXI_LLC_STATUS_STATUS_648_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_648_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_648_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_648_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_648_CL_STATUS_OFFSET })

// Tag Address stored in cache line 648
#define AXI_LLC_STATUS_TAG_648_REG_OFFSET 0x1444
#define AXI_LLC_STATUS_TAG_648_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_648_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_648_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_648_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_648_CL_TAG_OFFSET })

// Status register of cache line 649
#define AXI_LLC_STATUS_STATUS_649_REG_OFFSET 0x1448
#define AXI_LLC_STATUS_STATUS_649_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_649_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_649_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_649_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_649_CL_STATUS_OFFSET })

// Tag Address stored in cache line 649
#define AXI_LLC_STATUS_TAG_649_REG_OFFSET 0x144c
#define AXI_LLC_STATUS_TAG_649_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_649_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_649_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_649_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_649_CL_TAG_OFFSET })

// Status register of cache line 650
#define AXI_LLC_STATUS_STATUS_650_REG_OFFSET 0x1450
#define AXI_LLC_STATUS_STATUS_650_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_650_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_650_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_650_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_650_CL_STATUS_OFFSET })

// Tag Address stored in cache line 650
#define AXI_LLC_STATUS_TAG_650_REG_OFFSET 0x1454
#define AXI_LLC_STATUS_TAG_650_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_650_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_650_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_650_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_650_CL_TAG_OFFSET })

// Status register of cache line 651
#define AXI_LLC_STATUS_STATUS_651_REG_OFFSET 0x1458
#define AXI_LLC_STATUS_STATUS_651_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_651_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_651_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_651_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_651_CL_STATUS_OFFSET })

// Tag Address stored in cache line 651
#define AXI_LLC_STATUS_TAG_651_REG_OFFSET 0x145c
#define AXI_LLC_STATUS_TAG_651_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_651_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_651_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_651_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_651_CL_TAG_OFFSET })

// Status register of cache line 652
#define AXI_LLC_STATUS_STATUS_652_REG_OFFSET 0x1460
#define AXI_LLC_STATUS_STATUS_652_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_652_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_652_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_652_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_652_CL_STATUS_OFFSET })

// Tag Address stored in cache line 652
#define AXI_LLC_STATUS_TAG_652_REG_OFFSET 0x1464
#define AXI_LLC_STATUS_TAG_652_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_652_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_652_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_652_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_652_CL_TAG_OFFSET })

// Status register of cache line 653
#define AXI_LLC_STATUS_STATUS_653_REG_OFFSET 0x1468
#define AXI_LLC_STATUS_STATUS_653_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_653_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_653_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_653_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_653_CL_STATUS_OFFSET })

// Tag Address stored in cache line 653
#define AXI_LLC_STATUS_TAG_653_REG_OFFSET 0x146c
#define AXI_LLC_STATUS_TAG_653_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_653_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_653_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_653_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_653_CL_TAG_OFFSET })

// Status register of cache line 654
#define AXI_LLC_STATUS_STATUS_654_REG_OFFSET 0x1470
#define AXI_LLC_STATUS_STATUS_654_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_654_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_654_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_654_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_654_CL_STATUS_OFFSET })

// Tag Address stored in cache line 654
#define AXI_LLC_STATUS_TAG_654_REG_OFFSET 0x1474
#define AXI_LLC_STATUS_TAG_654_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_654_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_654_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_654_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_654_CL_TAG_OFFSET })

// Status register of cache line 655
#define AXI_LLC_STATUS_STATUS_655_REG_OFFSET 0x1478
#define AXI_LLC_STATUS_STATUS_655_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_655_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_655_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_655_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_655_CL_STATUS_OFFSET })

// Tag Address stored in cache line 655
#define AXI_LLC_STATUS_TAG_655_REG_OFFSET 0x147c
#define AXI_LLC_STATUS_TAG_655_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_655_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_655_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_655_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_655_CL_TAG_OFFSET })

// Status register of cache line 656
#define AXI_LLC_STATUS_STATUS_656_REG_OFFSET 0x1480
#define AXI_LLC_STATUS_STATUS_656_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_656_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_656_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_656_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_656_CL_STATUS_OFFSET })

// Tag Address stored in cache line 656
#define AXI_LLC_STATUS_TAG_656_REG_OFFSET 0x1484
#define AXI_LLC_STATUS_TAG_656_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_656_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_656_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_656_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_656_CL_TAG_OFFSET })

// Status register of cache line 657
#define AXI_LLC_STATUS_STATUS_657_REG_OFFSET 0x1488
#define AXI_LLC_STATUS_STATUS_657_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_657_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_657_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_657_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_657_CL_STATUS_OFFSET })

// Tag Address stored in cache line 657
#define AXI_LLC_STATUS_TAG_657_REG_OFFSET 0x148c
#define AXI_LLC_STATUS_TAG_657_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_657_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_657_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_657_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_657_CL_TAG_OFFSET })

// Status register of cache line 658
#define AXI_LLC_STATUS_STATUS_658_REG_OFFSET 0x1490
#define AXI_LLC_STATUS_STATUS_658_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_658_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_658_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_658_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_658_CL_STATUS_OFFSET })

// Tag Address stored in cache line 658
#define AXI_LLC_STATUS_TAG_658_REG_OFFSET 0x1494
#define AXI_LLC_STATUS_TAG_658_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_658_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_658_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_658_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_658_CL_TAG_OFFSET })

// Status register of cache line 659
#define AXI_LLC_STATUS_STATUS_659_REG_OFFSET 0x1498
#define AXI_LLC_STATUS_STATUS_659_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_659_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_659_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_659_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_659_CL_STATUS_OFFSET })

// Tag Address stored in cache line 659
#define AXI_LLC_STATUS_TAG_659_REG_OFFSET 0x149c
#define AXI_LLC_STATUS_TAG_659_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_659_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_659_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_659_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_659_CL_TAG_OFFSET })

// Status register of cache line 660
#define AXI_LLC_STATUS_STATUS_660_REG_OFFSET 0x14a0
#define AXI_LLC_STATUS_STATUS_660_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_660_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_660_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_660_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_660_CL_STATUS_OFFSET })

// Tag Address stored in cache line 660
#define AXI_LLC_STATUS_TAG_660_REG_OFFSET 0x14a4
#define AXI_LLC_STATUS_TAG_660_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_660_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_660_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_660_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_660_CL_TAG_OFFSET })

// Status register of cache line 661
#define AXI_LLC_STATUS_STATUS_661_REG_OFFSET 0x14a8
#define AXI_LLC_STATUS_STATUS_661_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_661_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_661_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_661_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_661_CL_STATUS_OFFSET })

// Tag Address stored in cache line 661
#define AXI_LLC_STATUS_TAG_661_REG_OFFSET 0x14ac
#define AXI_LLC_STATUS_TAG_661_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_661_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_661_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_661_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_661_CL_TAG_OFFSET })

// Status register of cache line 662
#define AXI_LLC_STATUS_STATUS_662_REG_OFFSET 0x14b0
#define AXI_LLC_STATUS_STATUS_662_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_662_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_662_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_662_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_662_CL_STATUS_OFFSET })

// Tag Address stored in cache line 662
#define AXI_LLC_STATUS_TAG_662_REG_OFFSET 0x14b4
#define AXI_LLC_STATUS_TAG_662_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_662_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_662_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_662_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_662_CL_TAG_OFFSET })

// Status register of cache line 663
#define AXI_LLC_STATUS_STATUS_663_REG_OFFSET 0x14b8
#define AXI_LLC_STATUS_STATUS_663_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_663_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_663_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_663_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_663_CL_STATUS_OFFSET })

// Tag Address stored in cache line 663
#define AXI_LLC_STATUS_TAG_663_REG_OFFSET 0x14bc
#define AXI_LLC_STATUS_TAG_663_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_663_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_663_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_663_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_663_CL_TAG_OFFSET })

// Status register of cache line 664
#define AXI_LLC_STATUS_STATUS_664_REG_OFFSET 0x14c0
#define AXI_LLC_STATUS_STATUS_664_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_664_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_664_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_664_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_664_CL_STATUS_OFFSET })

// Tag Address stored in cache line 664
#define AXI_LLC_STATUS_TAG_664_REG_OFFSET 0x14c4
#define AXI_LLC_STATUS_TAG_664_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_664_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_664_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_664_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_664_CL_TAG_OFFSET })

// Status register of cache line 665
#define AXI_LLC_STATUS_STATUS_665_REG_OFFSET 0x14c8
#define AXI_LLC_STATUS_STATUS_665_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_665_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_665_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_665_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_665_CL_STATUS_OFFSET })

// Tag Address stored in cache line 665
#define AXI_LLC_STATUS_TAG_665_REG_OFFSET 0x14cc
#define AXI_LLC_STATUS_TAG_665_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_665_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_665_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_665_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_665_CL_TAG_OFFSET })

// Status register of cache line 666
#define AXI_LLC_STATUS_STATUS_666_REG_OFFSET 0x14d0
#define AXI_LLC_STATUS_STATUS_666_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_666_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_666_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_666_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_666_CL_STATUS_OFFSET })

// Tag Address stored in cache line 666
#define AXI_LLC_STATUS_TAG_666_REG_OFFSET 0x14d4
#define AXI_LLC_STATUS_TAG_666_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_666_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_666_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_666_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_666_CL_TAG_OFFSET })

// Status register of cache line 667
#define AXI_LLC_STATUS_STATUS_667_REG_OFFSET 0x14d8
#define AXI_LLC_STATUS_STATUS_667_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_667_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_667_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_667_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_667_CL_STATUS_OFFSET })

// Tag Address stored in cache line 667
#define AXI_LLC_STATUS_TAG_667_REG_OFFSET 0x14dc
#define AXI_LLC_STATUS_TAG_667_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_667_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_667_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_667_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_667_CL_TAG_OFFSET })

// Status register of cache line 668
#define AXI_LLC_STATUS_STATUS_668_REG_OFFSET 0x14e0
#define AXI_LLC_STATUS_STATUS_668_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_668_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_668_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_668_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_668_CL_STATUS_OFFSET })

// Tag Address stored in cache line 668
#define AXI_LLC_STATUS_TAG_668_REG_OFFSET 0x14e4
#define AXI_LLC_STATUS_TAG_668_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_668_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_668_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_668_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_668_CL_TAG_OFFSET })

// Status register of cache line 669
#define AXI_LLC_STATUS_STATUS_669_REG_OFFSET 0x14e8
#define AXI_LLC_STATUS_STATUS_669_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_669_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_669_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_669_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_669_CL_STATUS_OFFSET })

// Tag Address stored in cache line 669
#define AXI_LLC_STATUS_TAG_669_REG_OFFSET 0x14ec
#define AXI_LLC_STATUS_TAG_669_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_669_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_669_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_669_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_669_CL_TAG_OFFSET })

// Status register of cache line 670
#define AXI_LLC_STATUS_STATUS_670_REG_OFFSET 0x14f0
#define AXI_LLC_STATUS_STATUS_670_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_670_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_670_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_670_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_670_CL_STATUS_OFFSET })

// Tag Address stored in cache line 670
#define AXI_LLC_STATUS_TAG_670_REG_OFFSET 0x14f4
#define AXI_LLC_STATUS_TAG_670_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_670_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_670_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_670_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_670_CL_TAG_OFFSET })

// Status register of cache line 671
#define AXI_LLC_STATUS_STATUS_671_REG_OFFSET 0x14f8
#define AXI_LLC_STATUS_STATUS_671_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_671_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_671_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_671_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_671_CL_STATUS_OFFSET })

// Tag Address stored in cache line 671
#define AXI_LLC_STATUS_TAG_671_REG_OFFSET 0x14fc
#define AXI_LLC_STATUS_TAG_671_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_671_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_671_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_671_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_671_CL_TAG_OFFSET })

// Status register of cache line 672
#define AXI_LLC_STATUS_STATUS_672_REG_OFFSET 0x1500
#define AXI_LLC_STATUS_STATUS_672_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_672_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_672_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_672_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_672_CL_STATUS_OFFSET })

// Tag Address stored in cache line 672
#define AXI_LLC_STATUS_TAG_672_REG_OFFSET 0x1504
#define AXI_LLC_STATUS_TAG_672_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_672_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_672_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_672_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_672_CL_TAG_OFFSET })

// Status register of cache line 673
#define AXI_LLC_STATUS_STATUS_673_REG_OFFSET 0x1508
#define AXI_LLC_STATUS_STATUS_673_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_673_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_673_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_673_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_673_CL_STATUS_OFFSET })

// Tag Address stored in cache line 673
#define AXI_LLC_STATUS_TAG_673_REG_OFFSET 0x150c
#define AXI_LLC_STATUS_TAG_673_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_673_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_673_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_673_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_673_CL_TAG_OFFSET })

// Status register of cache line 674
#define AXI_LLC_STATUS_STATUS_674_REG_OFFSET 0x1510
#define AXI_LLC_STATUS_STATUS_674_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_674_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_674_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_674_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_674_CL_STATUS_OFFSET })

// Tag Address stored in cache line 674
#define AXI_LLC_STATUS_TAG_674_REG_OFFSET 0x1514
#define AXI_LLC_STATUS_TAG_674_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_674_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_674_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_674_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_674_CL_TAG_OFFSET })

// Status register of cache line 675
#define AXI_LLC_STATUS_STATUS_675_REG_OFFSET 0x1518
#define AXI_LLC_STATUS_STATUS_675_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_675_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_675_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_675_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_675_CL_STATUS_OFFSET })

// Tag Address stored in cache line 675
#define AXI_LLC_STATUS_TAG_675_REG_OFFSET 0x151c
#define AXI_LLC_STATUS_TAG_675_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_675_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_675_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_675_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_675_CL_TAG_OFFSET })

// Status register of cache line 676
#define AXI_LLC_STATUS_STATUS_676_REG_OFFSET 0x1520
#define AXI_LLC_STATUS_STATUS_676_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_676_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_676_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_676_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_676_CL_STATUS_OFFSET })

// Tag Address stored in cache line 676
#define AXI_LLC_STATUS_TAG_676_REG_OFFSET 0x1524
#define AXI_LLC_STATUS_TAG_676_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_676_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_676_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_676_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_676_CL_TAG_OFFSET })

// Status register of cache line 677
#define AXI_LLC_STATUS_STATUS_677_REG_OFFSET 0x1528
#define AXI_LLC_STATUS_STATUS_677_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_677_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_677_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_677_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_677_CL_STATUS_OFFSET })

// Tag Address stored in cache line 677
#define AXI_LLC_STATUS_TAG_677_REG_OFFSET 0x152c
#define AXI_LLC_STATUS_TAG_677_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_677_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_677_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_677_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_677_CL_TAG_OFFSET })

// Status register of cache line 678
#define AXI_LLC_STATUS_STATUS_678_REG_OFFSET 0x1530
#define AXI_LLC_STATUS_STATUS_678_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_678_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_678_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_678_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_678_CL_STATUS_OFFSET })

// Tag Address stored in cache line 678
#define AXI_LLC_STATUS_TAG_678_REG_OFFSET 0x1534
#define AXI_LLC_STATUS_TAG_678_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_678_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_678_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_678_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_678_CL_TAG_OFFSET })

// Status register of cache line 679
#define AXI_LLC_STATUS_STATUS_679_REG_OFFSET 0x1538
#define AXI_LLC_STATUS_STATUS_679_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_679_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_679_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_679_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_679_CL_STATUS_OFFSET })

// Tag Address stored in cache line 679
#define AXI_LLC_STATUS_TAG_679_REG_OFFSET 0x153c
#define AXI_LLC_STATUS_TAG_679_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_679_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_679_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_679_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_679_CL_TAG_OFFSET })

// Status register of cache line 680
#define AXI_LLC_STATUS_STATUS_680_REG_OFFSET 0x1540
#define AXI_LLC_STATUS_STATUS_680_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_680_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_680_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_680_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_680_CL_STATUS_OFFSET })

// Tag Address stored in cache line 680
#define AXI_LLC_STATUS_TAG_680_REG_OFFSET 0x1544
#define AXI_LLC_STATUS_TAG_680_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_680_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_680_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_680_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_680_CL_TAG_OFFSET })

// Status register of cache line 681
#define AXI_LLC_STATUS_STATUS_681_REG_OFFSET 0x1548
#define AXI_LLC_STATUS_STATUS_681_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_681_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_681_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_681_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_681_CL_STATUS_OFFSET })

// Tag Address stored in cache line 681
#define AXI_LLC_STATUS_TAG_681_REG_OFFSET 0x154c
#define AXI_LLC_STATUS_TAG_681_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_681_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_681_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_681_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_681_CL_TAG_OFFSET })

// Status register of cache line 682
#define AXI_LLC_STATUS_STATUS_682_REG_OFFSET 0x1550
#define AXI_LLC_STATUS_STATUS_682_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_682_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_682_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_682_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_682_CL_STATUS_OFFSET })

// Tag Address stored in cache line 682
#define AXI_LLC_STATUS_TAG_682_REG_OFFSET 0x1554
#define AXI_LLC_STATUS_TAG_682_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_682_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_682_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_682_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_682_CL_TAG_OFFSET })

// Status register of cache line 683
#define AXI_LLC_STATUS_STATUS_683_REG_OFFSET 0x1558
#define AXI_LLC_STATUS_STATUS_683_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_683_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_683_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_683_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_683_CL_STATUS_OFFSET })

// Tag Address stored in cache line 683
#define AXI_LLC_STATUS_TAG_683_REG_OFFSET 0x155c
#define AXI_LLC_STATUS_TAG_683_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_683_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_683_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_683_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_683_CL_TAG_OFFSET })

// Status register of cache line 684
#define AXI_LLC_STATUS_STATUS_684_REG_OFFSET 0x1560
#define AXI_LLC_STATUS_STATUS_684_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_684_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_684_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_684_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_684_CL_STATUS_OFFSET })

// Tag Address stored in cache line 684
#define AXI_LLC_STATUS_TAG_684_REG_OFFSET 0x1564
#define AXI_LLC_STATUS_TAG_684_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_684_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_684_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_684_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_684_CL_TAG_OFFSET })

// Status register of cache line 685
#define AXI_LLC_STATUS_STATUS_685_REG_OFFSET 0x1568
#define AXI_LLC_STATUS_STATUS_685_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_685_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_685_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_685_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_685_CL_STATUS_OFFSET })

// Tag Address stored in cache line 685
#define AXI_LLC_STATUS_TAG_685_REG_OFFSET 0x156c
#define AXI_LLC_STATUS_TAG_685_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_685_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_685_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_685_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_685_CL_TAG_OFFSET })

// Status register of cache line 686
#define AXI_LLC_STATUS_STATUS_686_REG_OFFSET 0x1570
#define AXI_LLC_STATUS_STATUS_686_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_686_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_686_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_686_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_686_CL_STATUS_OFFSET })

// Tag Address stored in cache line 686
#define AXI_LLC_STATUS_TAG_686_REG_OFFSET 0x1574
#define AXI_LLC_STATUS_TAG_686_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_686_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_686_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_686_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_686_CL_TAG_OFFSET })

// Status register of cache line 687
#define AXI_LLC_STATUS_STATUS_687_REG_OFFSET 0x1578
#define AXI_LLC_STATUS_STATUS_687_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_687_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_687_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_687_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_687_CL_STATUS_OFFSET })

// Tag Address stored in cache line 687
#define AXI_LLC_STATUS_TAG_687_REG_OFFSET 0x157c
#define AXI_LLC_STATUS_TAG_687_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_687_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_687_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_687_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_687_CL_TAG_OFFSET })

// Status register of cache line 688
#define AXI_LLC_STATUS_STATUS_688_REG_OFFSET 0x1580
#define AXI_LLC_STATUS_STATUS_688_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_688_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_688_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_688_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_688_CL_STATUS_OFFSET })

// Tag Address stored in cache line 688
#define AXI_LLC_STATUS_TAG_688_REG_OFFSET 0x1584
#define AXI_LLC_STATUS_TAG_688_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_688_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_688_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_688_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_688_CL_TAG_OFFSET })

// Status register of cache line 689
#define AXI_LLC_STATUS_STATUS_689_REG_OFFSET 0x1588
#define AXI_LLC_STATUS_STATUS_689_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_689_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_689_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_689_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_689_CL_STATUS_OFFSET })

// Tag Address stored in cache line 689
#define AXI_LLC_STATUS_TAG_689_REG_OFFSET 0x158c
#define AXI_LLC_STATUS_TAG_689_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_689_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_689_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_689_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_689_CL_TAG_OFFSET })

// Status register of cache line 690
#define AXI_LLC_STATUS_STATUS_690_REG_OFFSET 0x1590
#define AXI_LLC_STATUS_STATUS_690_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_690_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_690_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_690_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_690_CL_STATUS_OFFSET })

// Tag Address stored in cache line 690
#define AXI_LLC_STATUS_TAG_690_REG_OFFSET 0x1594
#define AXI_LLC_STATUS_TAG_690_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_690_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_690_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_690_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_690_CL_TAG_OFFSET })

// Status register of cache line 691
#define AXI_LLC_STATUS_STATUS_691_REG_OFFSET 0x1598
#define AXI_LLC_STATUS_STATUS_691_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_691_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_691_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_691_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_691_CL_STATUS_OFFSET })

// Tag Address stored in cache line 691
#define AXI_LLC_STATUS_TAG_691_REG_OFFSET 0x159c
#define AXI_LLC_STATUS_TAG_691_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_691_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_691_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_691_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_691_CL_TAG_OFFSET })

// Status register of cache line 692
#define AXI_LLC_STATUS_STATUS_692_REG_OFFSET 0x15a0
#define AXI_LLC_STATUS_STATUS_692_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_692_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_692_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_692_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_692_CL_STATUS_OFFSET })

// Tag Address stored in cache line 692
#define AXI_LLC_STATUS_TAG_692_REG_OFFSET 0x15a4
#define AXI_LLC_STATUS_TAG_692_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_692_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_692_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_692_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_692_CL_TAG_OFFSET })

// Status register of cache line 693
#define AXI_LLC_STATUS_STATUS_693_REG_OFFSET 0x15a8
#define AXI_LLC_STATUS_STATUS_693_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_693_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_693_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_693_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_693_CL_STATUS_OFFSET })

// Tag Address stored in cache line 693
#define AXI_LLC_STATUS_TAG_693_REG_OFFSET 0x15ac
#define AXI_LLC_STATUS_TAG_693_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_693_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_693_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_693_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_693_CL_TAG_OFFSET })

// Status register of cache line 694
#define AXI_LLC_STATUS_STATUS_694_REG_OFFSET 0x15b0
#define AXI_LLC_STATUS_STATUS_694_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_694_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_694_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_694_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_694_CL_STATUS_OFFSET })

// Tag Address stored in cache line 694
#define AXI_LLC_STATUS_TAG_694_REG_OFFSET 0x15b4
#define AXI_LLC_STATUS_TAG_694_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_694_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_694_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_694_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_694_CL_TAG_OFFSET })

// Status register of cache line 695
#define AXI_LLC_STATUS_STATUS_695_REG_OFFSET 0x15b8
#define AXI_LLC_STATUS_STATUS_695_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_695_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_695_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_695_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_695_CL_STATUS_OFFSET })

// Tag Address stored in cache line 695
#define AXI_LLC_STATUS_TAG_695_REG_OFFSET 0x15bc
#define AXI_LLC_STATUS_TAG_695_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_695_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_695_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_695_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_695_CL_TAG_OFFSET })

// Status register of cache line 696
#define AXI_LLC_STATUS_STATUS_696_REG_OFFSET 0x15c0
#define AXI_LLC_STATUS_STATUS_696_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_696_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_696_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_696_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_696_CL_STATUS_OFFSET })

// Tag Address stored in cache line 696
#define AXI_LLC_STATUS_TAG_696_REG_OFFSET 0x15c4
#define AXI_LLC_STATUS_TAG_696_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_696_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_696_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_696_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_696_CL_TAG_OFFSET })

// Status register of cache line 697
#define AXI_LLC_STATUS_STATUS_697_REG_OFFSET 0x15c8
#define AXI_LLC_STATUS_STATUS_697_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_697_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_697_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_697_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_697_CL_STATUS_OFFSET })

// Tag Address stored in cache line 697
#define AXI_LLC_STATUS_TAG_697_REG_OFFSET 0x15cc
#define AXI_LLC_STATUS_TAG_697_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_697_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_697_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_697_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_697_CL_TAG_OFFSET })

// Status register of cache line 698
#define AXI_LLC_STATUS_STATUS_698_REG_OFFSET 0x15d0
#define AXI_LLC_STATUS_STATUS_698_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_698_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_698_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_698_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_698_CL_STATUS_OFFSET })

// Tag Address stored in cache line 698
#define AXI_LLC_STATUS_TAG_698_REG_OFFSET 0x15d4
#define AXI_LLC_STATUS_TAG_698_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_698_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_698_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_698_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_698_CL_TAG_OFFSET })

// Status register of cache line 699
#define AXI_LLC_STATUS_STATUS_699_REG_OFFSET 0x15d8
#define AXI_LLC_STATUS_STATUS_699_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_699_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_699_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_699_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_699_CL_STATUS_OFFSET })

// Tag Address stored in cache line 699
#define AXI_LLC_STATUS_TAG_699_REG_OFFSET 0x15dc
#define AXI_LLC_STATUS_TAG_699_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_699_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_699_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_699_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_699_CL_TAG_OFFSET })

// Status register of cache line 700
#define AXI_LLC_STATUS_STATUS_700_REG_OFFSET 0x15e0
#define AXI_LLC_STATUS_STATUS_700_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_700_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_700_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_700_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_700_CL_STATUS_OFFSET })

// Tag Address stored in cache line 700
#define AXI_LLC_STATUS_TAG_700_REG_OFFSET 0x15e4
#define AXI_LLC_STATUS_TAG_700_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_700_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_700_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_700_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_700_CL_TAG_OFFSET })

// Status register of cache line 701
#define AXI_LLC_STATUS_STATUS_701_REG_OFFSET 0x15e8
#define AXI_LLC_STATUS_STATUS_701_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_701_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_701_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_701_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_701_CL_STATUS_OFFSET })

// Tag Address stored in cache line 701
#define AXI_LLC_STATUS_TAG_701_REG_OFFSET 0x15ec
#define AXI_LLC_STATUS_TAG_701_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_701_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_701_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_701_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_701_CL_TAG_OFFSET })

// Status register of cache line 702
#define AXI_LLC_STATUS_STATUS_702_REG_OFFSET 0x15f0
#define AXI_LLC_STATUS_STATUS_702_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_702_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_702_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_702_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_702_CL_STATUS_OFFSET })

// Tag Address stored in cache line 702
#define AXI_LLC_STATUS_TAG_702_REG_OFFSET 0x15f4
#define AXI_LLC_STATUS_TAG_702_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_702_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_702_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_702_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_702_CL_TAG_OFFSET })

// Status register of cache line 703
#define AXI_LLC_STATUS_STATUS_703_REG_OFFSET 0x15f8
#define AXI_LLC_STATUS_STATUS_703_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_703_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_703_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_703_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_703_CL_STATUS_OFFSET })

// Tag Address stored in cache line 703
#define AXI_LLC_STATUS_TAG_703_REG_OFFSET 0x15fc
#define AXI_LLC_STATUS_TAG_703_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_703_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_703_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_703_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_703_CL_TAG_OFFSET })

// Status register of cache line 704
#define AXI_LLC_STATUS_STATUS_704_REG_OFFSET 0x1600
#define AXI_LLC_STATUS_STATUS_704_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_704_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_704_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_704_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_704_CL_STATUS_OFFSET })

// Tag Address stored in cache line 704
#define AXI_LLC_STATUS_TAG_704_REG_OFFSET 0x1604
#define AXI_LLC_STATUS_TAG_704_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_704_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_704_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_704_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_704_CL_TAG_OFFSET })

// Status register of cache line 705
#define AXI_LLC_STATUS_STATUS_705_REG_OFFSET 0x1608
#define AXI_LLC_STATUS_STATUS_705_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_705_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_705_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_705_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_705_CL_STATUS_OFFSET })

// Tag Address stored in cache line 705
#define AXI_LLC_STATUS_TAG_705_REG_OFFSET 0x160c
#define AXI_LLC_STATUS_TAG_705_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_705_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_705_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_705_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_705_CL_TAG_OFFSET })

// Status register of cache line 706
#define AXI_LLC_STATUS_STATUS_706_REG_OFFSET 0x1610
#define AXI_LLC_STATUS_STATUS_706_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_706_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_706_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_706_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_706_CL_STATUS_OFFSET })

// Tag Address stored in cache line 706
#define AXI_LLC_STATUS_TAG_706_REG_OFFSET 0x1614
#define AXI_LLC_STATUS_TAG_706_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_706_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_706_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_706_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_706_CL_TAG_OFFSET })

// Status register of cache line 707
#define AXI_LLC_STATUS_STATUS_707_REG_OFFSET 0x1618
#define AXI_LLC_STATUS_STATUS_707_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_707_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_707_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_707_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_707_CL_STATUS_OFFSET })

// Tag Address stored in cache line 707
#define AXI_LLC_STATUS_TAG_707_REG_OFFSET 0x161c
#define AXI_LLC_STATUS_TAG_707_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_707_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_707_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_707_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_707_CL_TAG_OFFSET })

// Status register of cache line 708
#define AXI_LLC_STATUS_STATUS_708_REG_OFFSET 0x1620
#define AXI_LLC_STATUS_STATUS_708_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_708_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_708_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_708_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_708_CL_STATUS_OFFSET })

// Tag Address stored in cache line 708
#define AXI_LLC_STATUS_TAG_708_REG_OFFSET 0x1624
#define AXI_LLC_STATUS_TAG_708_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_708_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_708_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_708_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_708_CL_TAG_OFFSET })

// Status register of cache line 709
#define AXI_LLC_STATUS_STATUS_709_REG_OFFSET 0x1628
#define AXI_LLC_STATUS_STATUS_709_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_709_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_709_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_709_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_709_CL_STATUS_OFFSET })

// Tag Address stored in cache line 709
#define AXI_LLC_STATUS_TAG_709_REG_OFFSET 0x162c
#define AXI_LLC_STATUS_TAG_709_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_709_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_709_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_709_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_709_CL_TAG_OFFSET })

// Status register of cache line 710
#define AXI_LLC_STATUS_STATUS_710_REG_OFFSET 0x1630
#define AXI_LLC_STATUS_STATUS_710_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_710_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_710_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_710_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_710_CL_STATUS_OFFSET })

// Tag Address stored in cache line 710
#define AXI_LLC_STATUS_TAG_710_REG_OFFSET 0x1634
#define AXI_LLC_STATUS_TAG_710_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_710_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_710_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_710_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_710_CL_TAG_OFFSET })

// Status register of cache line 711
#define AXI_LLC_STATUS_STATUS_711_REG_OFFSET 0x1638
#define AXI_LLC_STATUS_STATUS_711_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_711_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_711_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_711_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_711_CL_STATUS_OFFSET })

// Tag Address stored in cache line 711
#define AXI_LLC_STATUS_TAG_711_REG_OFFSET 0x163c
#define AXI_LLC_STATUS_TAG_711_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_711_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_711_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_711_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_711_CL_TAG_OFFSET })

// Status register of cache line 712
#define AXI_LLC_STATUS_STATUS_712_REG_OFFSET 0x1640
#define AXI_LLC_STATUS_STATUS_712_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_712_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_712_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_712_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_712_CL_STATUS_OFFSET })

// Tag Address stored in cache line 712
#define AXI_LLC_STATUS_TAG_712_REG_OFFSET 0x1644
#define AXI_LLC_STATUS_TAG_712_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_712_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_712_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_712_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_712_CL_TAG_OFFSET })

// Status register of cache line 713
#define AXI_LLC_STATUS_STATUS_713_REG_OFFSET 0x1648
#define AXI_LLC_STATUS_STATUS_713_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_713_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_713_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_713_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_713_CL_STATUS_OFFSET })

// Tag Address stored in cache line 713
#define AXI_LLC_STATUS_TAG_713_REG_OFFSET 0x164c
#define AXI_LLC_STATUS_TAG_713_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_713_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_713_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_713_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_713_CL_TAG_OFFSET })

// Status register of cache line 714
#define AXI_LLC_STATUS_STATUS_714_REG_OFFSET 0x1650
#define AXI_LLC_STATUS_STATUS_714_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_714_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_714_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_714_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_714_CL_STATUS_OFFSET })

// Tag Address stored in cache line 714
#define AXI_LLC_STATUS_TAG_714_REG_OFFSET 0x1654
#define AXI_LLC_STATUS_TAG_714_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_714_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_714_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_714_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_714_CL_TAG_OFFSET })

// Status register of cache line 715
#define AXI_LLC_STATUS_STATUS_715_REG_OFFSET 0x1658
#define AXI_LLC_STATUS_STATUS_715_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_715_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_715_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_715_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_715_CL_STATUS_OFFSET })

// Tag Address stored in cache line 715
#define AXI_LLC_STATUS_TAG_715_REG_OFFSET 0x165c
#define AXI_LLC_STATUS_TAG_715_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_715_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_715_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_715_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_715_CL_TAG_OFFSET })

// Status register of cache line 716
#define AXI_LLC_STATUS_STATUS_716_REG_OFFSET 0x1660
#define AXI_LLC_STATUS_STATUS_716_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_716_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_716_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_716_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_716_CL_STATUS_OFFSET })

// Tag Address stored in cache line 716
#define AXI_LLC_STATUS_TAG_716_REG_OFFSET 0x1664
#define AXI_LLC_STATUS_TAG_716_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_716_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_716_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_716_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_716_CL_TAG_OFFSET })

// Status register of cache line 717
#define AXI_LLC_STATUS_STATUS_717_REG_OFFSET 0x1668
#define AXI_LLC_STATUS_STATUS_717_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_717_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_717_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_717_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_717_CL_STATUS_OFFSET })

// Tag Address stored in cache line 717
#define AXI_LLC_STATUS_TAG_717_REG_OFFSET 0x166c
#define AXI_LLC_STATUS_TAG_717_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_717_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_717_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_717_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_717_CL_TAG_OFFSET })

// Status register of cache line 718
#define AXI_LLC_STATUS_STATUS_718_REG_OFFSET 0x1670
#define AXI_LLC_STATUS_STATUS_718_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_718_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_718_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_718_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_718_CL_STATUS_OFFSET })

// Tag Address stored in cache line 718
#define AXI_LLC_STATUS_TAG_718_REG_OFFSET 0x1674
#define AXI_LLC_STATUS_TAG_718_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_718_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_718_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_718_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_718_CL_TAG_OFFSET })

// Status register of cache line 719
#define AXI_LLC_STATUS_STATUS_719_REG_OFFSET 0x1678
#define AXI_LLC_STATUS_STATUS_719_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_719_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_719_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_719_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_719_CL_STATUS_OFFSET })

// Tag Address stored in cache line 719
#define AXI_LLC_STATUS_TAG_719_REG_OFFSET 0x167c
#define AXI_LLC_STATUS_TAG_719_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_719_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_719_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_719_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_719_CL_TAG_OFFSET })

// Status register of cache line 720
#define AXI_LLC_STATUS_STATUS_720_REG_OFFSET 0x1680
#define AXI_LLC_STATUS_STATUS_720_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_720_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_720_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_720_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_720_CL_STATUS_OFFSET })

// Tag Address stored in cache line 720
#define AXI_LLC_STATUS_TAG_720_REG_OFFSET 0x1684
#define AXI_LLC_STATUS_TAG_720_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_720_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_720_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_720_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_720_CL_TAG_OFFSET })

// Status register of cache line 721
#define AXI_LLC_STATUS_STATUS_721_REG_OFFSET 0x1688
#define AXI_LLC_STATUS_STATUS_721_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_721_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_721_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_721_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_721_CL_STATUS_OFFSET })

// Tag Address stored in cache line 721
#define AXI_LLC_STATUS_TAG_721_REG_OFFSET 0x168c
#define AXI_LLC_STATUS_TAG_721_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_721_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_721_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_721_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_721_CL_TAG_OFFSET })

// Status register of cache line 722
#define AXI_LLC_STATUS_STATUS_722_REG_OFFSET 0x1690
#define AXI_LLC_STATUS_STATUS_722_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_722_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_722_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_722_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_722_CL_STATUS_OFFSET })

// Tag Address stored in cache line 722
#define AXI_LLC_STATUS_TAG_722_REG_OFFSET 0x1694
#define AXI_LLC_STATUS_TAG_722_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_722_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_722_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_722_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_722_CL_TAG_OFFSET })

// Status register of cache line 723
#define AXI_LLC_STATUS_STATUS_723_REG_OFFSET 0x1698
#define AXI_LLC_STATUS_STATUS_723_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_723_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_723_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_723_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_723_CL_STATUS_OFFSET })

// Tag Address stored in cache line 723
#define AXI_LLC_STATUS_TAG_723_REG_OFFSET 0x169c
#define AXI_LLC_STATUS_TAG_723_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_723_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_723_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_723_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_723_CL_TAG_OFFSET })

// Status register of cache line 724
#define AXI_LLC_STATUS_STATUS_724_REG_OFFSET 0x16a0
#define AXI_LLC_STATUS_STATUS_724_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_724_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_724_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_724_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_724_CL_STATUS_OFFSET })

// Tag Address stored in cache line 724
#define AXI_LLC_STATUS_TAG_724_REG_OFFSET 0x16a4
#define AXI_LLC_STATUS_TAG_724_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_724_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_724_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_724_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_724_CL_TAG_OFFSET })

// Status register of cache line 725
#define AXI_LLC_STATUS_STATUS_725_REG_OFFSET 0x16a8
#define AXI_LLC_STATUS_STATUS_725_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_725_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_725_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_725_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_725_CL_STATUS_OFFSET })

// Tag Address stored in cache line 725
#define AXI_LLC_STATUS_TAG_725_REG_OFFSET 0x16ac
#define AXI_LLC_STATUS_TAG_725_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_725_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_725_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_725_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_725_CL_TAG_OFFSET })

// Status register of cache line 726
#define AXI_LLC_STATUS_STATUS_726_REG_OFFSET 0x16b0
#define AXI_LLC_STATUS_STATUS_726_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_726_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_726_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_726_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_726_CL_STATUS_OFFSET })

// Tag Address stored in cache line 726
#define AXI_LLC_STATUS_TAG_726_REG_OFFSET 0x16b4
#define AXI_LLC_STATUS_TAG_726_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_726_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_726_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_726_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_726_CL_TAG_OFFSET })

// Status register of cache line 727
#define AXI_LLC_STATUS_STATUS_727_REG_OFFSET 0x16b8
#define AXI_LLC_STATUS_STATUS_727_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_727_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_727_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_727_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_727_CL_STATUS_OFFSET })

// Tag Address stored in cache line 727
#define AXI_LLC_STATUS_TAG_727_REG_OFFSET 0x16bc
#define AXI_LLC_STATUS_TAG_727_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_727_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_727_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_727_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_727_CL_TAG_OFFSET })

// Status register of cache line 728
#define AXI_LLC_STATUS_STATUS_728_REG_OFFSET 0x16c0
#define AXI_LLC_STATUS_STATUS_728_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_728_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_728_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_728_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_728_CL_STATUS_OFFSET })

// Tag Address stored in cache line 728
#define AXI_LLC_STATUS_TAG_728_REG_OFFSET 0x16c4
#define AXI_LLC_STATUS_TAG_728_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_728_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_728_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_728_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_728_CL_TAG_OFFSET })

// Status register of cache line 729
#define AXI_LLC_STATUS_STATUS_729_REG_OFFSET 0x16c8
#define AXI_LLC_STATUS_STATUS_729_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_729_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_729_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_729_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_729_CL_STATUS_OFFSET })

// Tag Address stored in cache line 729
#define AXI_LLC_STATUS_TAG_729_REG_OFFSET 0x16cc
#define AXI_LLC_STATUS_TAG_729_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_729_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_729_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_729_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_729_CL_TAG_OFFSET })

// Status register of cache line 730
#define AXI_LLC_STATUS_STATUS_730_REG_OFFSET 0x16d0
#define AXI_LLC_STATUS_STATUS_730_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_730_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_730_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_730_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_730_CL_STATUS_OFFSET })

// Tag Address stored in cache line 730
#define AXI_LLC_STATUS_TAG_730_REG_OFFSET 0x16d4
#define AXI_LLC_STATUS_TAG_730_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_730_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_730_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_730_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_730_CL_TAG_OFFSET })

// Status register of cache line 731
#define AXI_LLC_STATUS_STATUS_731_REG_OFFSET 0x16d8
#define AXI_LLC_STATUS_STATUS_731_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_731_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_731_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_731_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_731_CL_STATUS_OFFSET })

// Tag Address stored in cache line 731
#define AXI_LLC_STATUS_TAG_731_REG_OFFSET 0x16dc
#define AXI_LLC_STATUS_TAG_731_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_731_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_731_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_731_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_731_CL_TAG_OFFSET })

// Status register of cache line 732
#define AXI_LLC_STATUS_STATUS_732_REG_OFFSET 0x16e0
#define AXI_LLC_STATUS_STATUS_732_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_732_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_732_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_732_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_732_CL_STATUS_OFFSET })

// Tag Address stored in cache line 732
#define AXI_LLC_STATUS_TAG_732_REG_OFFSET 0x16e4
#define AXI_LLC_STATUS_TAG_732_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_732_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_732_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_732_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_732_CL_TAG_OFFSET })

// Status register of cache line 733
#define AXI_LLC_STATUS_STATUS_733_REG_OFFSET 0x16e8
#define AXI_LLC_STATUS_STATUS_733_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_733_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_733_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_733_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_733_CL_STATUS_OFFSET })

// Tag Address stored in cache line 733
#define AXI_LLC_STATUS_TAG_733_REG_OFFSET 0x16ec
#define AXI_LLC_STATUS_TAG_733_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_733_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_733_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_733_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_733_CL_TAG_OFFSET })

// Status register of cache line 734
#define AXI_LLC_STATUS_STATUS_734_REG_OFFSET 0x16f0
#define AXI_LLC_STATUS_STATUS_734_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_734_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_734_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_734_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_734_CL_STATUS_OFFSET })

// Tag Address stored in cache line 734
#define AXI_LLC_STATUS_TAG_734_REG_OFFSET 0x16f4
#define AXI_LLC_STATUS_TAG_734_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_734_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_734_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_734_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_734_CL_TAG_OFFSET })

// Status register of cache line 735
#define AXI_LLC_STATUS_STATUS_735_REG_OFFSET 0x16f8
#define AXI_LLC_STATUS_STATUS_735_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_735_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_735_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_735_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_735_CL_STATUS_OFFSET })

// Tag Address stored in cache line 735
#define AXI_LLC_STATUS_TAG_735_REG_OFFSET 0x16fc
#define AXI_LLC_STATUS_TAG_735_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_735_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_735_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_735_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_735_CL_TAG_OFFSET })

// Status register of cache line 736
#define AXI_LLC_STATUS_STATUS_736_REG_OFFSET 0x1700
#define AXI_LLC_STATUS_STATUS_736_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_736_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_736_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_736_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_736_CL_STATUS_OFFSET })

// Tag Address stored in cache line 736
#define AXI_LLC_STATUS_TAG_736_REG_OFFSET 0x1704
#define AXI_LLC_STATUS_TAG_736_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_736_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_736_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_736_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_736_CL_TAG_OFFSET })

// Status register of cache line 737
#define AXI_LLC_STATUS_STATUS_737_REG_OFFSET 0x1708
#define AXI_LLC_STATUS_STATUS_737_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_737_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_737_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_737_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_737_CL_STATUS_OFFSET })

// Tag Address stored in cache line 737
#define AXI_LLC_STATUS_TAG_737_REG_OFFSET 0x170c
#define AXI_LLC_STATUS_TAG_737_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_737_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_737_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_737_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_737_CL_TAG_OFFSET })

// Status register of cache line 738
#define AXI_LLC_STATUS_STATUS_738_REG_OFFSET 0x1710
#define AXI_LLC_STATUS_STATUS_738_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_738_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_738_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_738_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_738_CL_STATUS_OFFSET })

// Tag Address stored in cache line 738
#define AXI_LLC_STATUS_TAG_738_REG_OFFSET 0x1714
#define AXI_LLC_STATUS_TAG_738_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_738_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_738_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_738_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_738_CL_TAG_OFFSET })

// Status register of cache line 739
#define AXI_LLC_STATUS_STATUS_739_REG_OFFSET 0x1718
#define AXI_LLC_STATUS_STATUS_739_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_739_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_739_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_739_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_739_CL_STATUS_OFFSET })

// Tag Address stored in cache line 739
#define AXI_LLC_STATUS_TAG_739_REG_OFFSET 0x171c
#define AXI_LLC_STATUS_TAG_739_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_739_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_739_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_739_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_739_CL_TAG_OFFSET })

// Status register of cache line 740
#define AXI_LLC_STATUS_STATUS_740_REG_OFFSET 0x1720
#define AXI_LLC_STATUS_STATUS_740_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_740_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_740_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_740_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_740_CL_STATUS_OFFSET })

// Tag Address stored in cache line 740
#define AXI_LLC_STATUS_TAG_740_REG_OFFSET 0x1724
#define AXI_LLC_STATUS_TAG_740_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_740_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_740_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_740_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_740_CL_TAG_OFFSET })

// Status register of cache line 741
#define AXI_LLC_STATUS_STATUS_741_REG_OFFSET 0x1728
#define AXI_LLC_STATUS_STATUS_741_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_741_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_741_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_741_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_741_CL_STATUS_OFFSET })

// Tag Address stored in cache line 741
#define AXI_LLC_STATUS_TAG_741_REG_OFFSET 0x172c
#define AXI_LLC_STATUS_TAG_741_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_741_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_741_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_741_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_741_CL_TAG_OFFSET })

// Status register of cache line 742
#define AXI_LLC_STATUS_STATUS_742_REG_OFFSET 0x1730
#define AXI_LLC_STATUS_STATUS_742_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_742_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_742_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_742_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_742_CL_STATUS_OFFSET })

// Tag Address stored in cache line 742
#define AXI_LLC_STATUS_TAG_742_REG_OFFSET 0x1734
#define AXI_LLC_STATUS_TAG_742_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_742_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_742_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_742_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_742_CL_TAG_OFFSET })

// Status register of cache line 743
#define AXI_LLC_STATUS_STATUS_743_REG_OFFSET 0x1738
#define AXI_LLC_STATUS_STATUS_743_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_743_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_743_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_743_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_743_CL_STATUS_OFFSET })

// Tag Address stored in cache line 743
#define AXI_LLC_STATUS_TAG_743_REG_OFFSET 0x173c
#define AXI_LLC_STATUS_TAG_743_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_743_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_743_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_743_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_743_CL_TAG_OFFSET })

// Status register of cache line 744
#define AXI_LLC_STATUS_STATUS_744_REG_OFFSET 0x1740
#define AXI_LLC_STATUS_STATUS_744_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_744_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_744_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_744_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_744_CL_STATUS_OFFSET })

// Tag Address stored in cache line 744
#define AXI_LLC_STATUS_TAG_744_REG_OFFSET 0x1744
#define AXI_LLC_STATUS_TAG_744_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_744_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_744_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_744_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_744_CL_TAG_OFFSET })

// Status register of cache line 745
#define AXI_LLC_STATUS_STATUS_745_REG_OFFSET 0x1748
#define AXI_LLC_STATUS_STATUS_745_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_745_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_745_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_745_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_745_CL_STATUS_OFFSET })

// Tag Address stored in cache line 745
#define AXI_LLC_STATUS_TAG_745_REG_OFFSET 0x174c
#define AXI_LLC_STATUS_TAG_745_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_745_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_745_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_745_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_745_CL_TAG_OFFSET })

// Status register of cache line 746
#define AXI_LLC_STATUS_STATUS_746_REG_OFFSET 0x1750
#define AXI_LLC_STATUS_STATUS_746_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_746_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_746_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_746_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_746_CL_STATUS_OFFSET })

// Tag Address stored in cache line 746
#define AXI_LLC_STATUS_TAG_746_REG_OFFSET 0x1754
#define AXI_LLC_STATUS_TAG_746_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_746_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_746_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_746_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_746_CL_TAG_OFFSET })

// Status register of cache line 747
#define AXI_LLC_STATUS_STATUS_747_REG_OFFSET 0x1758
#define AXI_LLC_STATUS_STATUS_747_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_747_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_747_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_747_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_747_CL_STATUS_OFFSET })

// Tag Address stored in cache line 747
#define AXI_LLC_STATUS_TAG_747_REG_OFFSET 0x175c
#define AXI_LLC_STATUS_TAG_747_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_747_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_747_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_747_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_747_CL_TAG_OFFSET })

// Status register of cache line 748
#define AXI_LLC_STATUS_STATUS_748_REG_OFFSET 0x1760
#define AXI_LLC_STATUS_STATUS_748_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_748_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_748_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_748_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_748_CL_STATUS_OFFSET })

// Tag Address stored in cache line 748
#define AXI_LLC_STATUS_TAG_748_REG_OFFSET 0x1764
#define AXI_LLC_STATUS_TAG_748_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_748_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_748_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_748_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_748_CL_TAG_OFFSET })

// Status register of cache line 749
#define AXI_LLC_STATUS_STATUS_749_REG_OFFSET 0x1768
#define AXI_LLC_STATUS_STATUS_749_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_749_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_749_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_749_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_749_CL_STATUS_OFFSET })

// Tag Address stored in cache line 749
#define AXI_LLC_STATUS_TAG_749_REG_OFFSET 0x176c
#define AXI_LLC_STATUS_TAG_749_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_749_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_749_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_749_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_749_CL_TAG_OFFSET })

// Status register of cache line 750
#define AXI_LLC_STATUS_STATUS_750_REG_OFFSET 0x1770
#define AXI_LLC_STATUS_STATUS_750_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_750_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_750_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_750_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_750_CL_STATUS_OFFSET })

// Tag Address stored in cache line 750
#define AXI_LLC_STATUS_TAG_750_REG_OFFSET 0x1774
#define AXI_LLC_STATUS_TAG_750_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_750_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_750_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_750_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_750_CL_TAG_OFFSET })

// Status register of cache line 751
#define AXI_LLC_STATUS_STATUS_751_REG_OFFSET 0x1778
#define AXI_LLC_STATUS_STATUS_751_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_751_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_751_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_751_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_751_CL_STATUS_OFFSET })

// Tag Address stored in cache line 751
#define AXI_LLC_STATUS_TAG_751_REG_OFFSET 0x177c
#define AXI_LLC_STATUS_TAG_751_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_751_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_751_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_751_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_751_CL_TAG_OFFSET })

// Status register of cache line 752
#define AXI_LLC_STATUS_STATUS_752_REG_OFFSET 0x1780
#define AXI_LLC_STATUS_STATUS_752_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_752_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_752_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_752_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_752_CL_STATUS_OFFSET })

// Tag Address stored in cache line 752
#define AXI_LLC_STATUS_TAG_752_REG_OFFSET 0x1784
#define AXI_LLC_STATUS_TAG_752_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_752_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_752_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_752_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_752_CL_TAG_OFFSET })

// Status register of cache line 753
#define AXI_LLC_STATUS_STATUS_753_REG_OFFSET 0x1788
#define AXI_LLC_STATUS_STATUS_753_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_753_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_753_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_753_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_753_CL_STATUS_OFFSET })

// Tag Address stored in cache line 753
#define AXI_LLC_STATUS_TAG_753_REG_OFFSET 0x178c
#define AXI_LLC_STATUS_TAG_753_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_753_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_753_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_753_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_753_CL_TAG_OFFSET })

// Status register of cache line 754
#define AXI_LLC_STATUS_STATUS_754_REG_OFFSET 0x1790
#define AXI_LLC_STATUS_STATUS_754_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_754_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_754_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_754_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_754_CL_STATUS_OFFSET })

// Tag Address stored in cache line 754
#define AXI_LLC_STATUS_TAG_754_REG_OFFSET 0x1794
#define AXI_LLC_STATUS_TAG_754_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_754_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_754_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_754_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_754_CL_TAG_OFFSET })

// Status register of cache line 755
#define AXI_LLC_STATUS_STATUS_755_REG_OFFSET 0x1798
#define AXI_LLC_STATUS_STATUS_755_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_755_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_755_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_755_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_755_CL_STATUS_OFFSET })

// Tag Address stored in cache line 755
#define AXI_LLC_STATUS_TAG_755_REG_OFFSET 0x179c
#define AXI_LLC_STATUS_TAG_755_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_755_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_755_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_755_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_755_CL_TAG_OFFSET })

// Status register of cache line 756
#define AXI_LLC_STATUS_STATUS_756_REG_OFFSET 0x17a0
#define AXI_LLC_STATUS_STATUS_756_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_756_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_756_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_756_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_756_CL_STATUS_OFFSET })

// Tag Address stored in cache line 756
#define AXI_LLC_STATUS_TAG_756_REG_OFFSET 0x17a4
#define AXI_LLC_STATUS_TAG_756_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_756_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_756_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_756_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_756_CL_TAG_OFFSET })

// Status register of cache line 757
#define AXI_LLC_STATUS_STATUS_757_REG_OFFSET 0x17a8
#define AXI_LLC_STATUS_STATUS_757_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_757_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_757_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_757_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_757_CL_STATUS_OFFSET })

// Tag Address stored in cache line 757
#define AXI_LLC_STATUS_TAG_757_REG_OFFSET 0x17ac
#define AXI_LLC_STATUS_TAG_757_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_757_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_757_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_757_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_757_CL_TAG_OFFSET })

// Status register of cache line 758
#define AXI_LLC_STATUS_STATUS_758_REG_OFFSET 0x17b0
#define AXI_LLC_STATUS_STATUS_758_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_758_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_758_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_758_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_758_CL_STATUS_OFFSET })

// Tag Address stored in cache line 758
#define AXI_LLC_STATUS_TAG_758_REG_OFFSET 0x17b4
#define AXI_LLC_STATUS_TAG_758_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_758_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_758_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_758_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_758_CL_TAG_OFFSET })

// Status register of cache line 759
#define AXI_LLC_STATUS_STATUS_759_REG_OFFSET 0x17b8
#define AXI_LLC_STATUS_STATUS_759_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_759_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_759_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_759_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_759_CL_STATUS_OFFSET })

// Tag Address stored in cache line 759
#define AXI_LLC_STATUS_TAG_759_REG_OFFSET 0x17bc
#define AXI_LLC_STATUS_TAG_759_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_759_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_759_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_759_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_759_CL_TAG_OFFSET })

// Status register of cache line 760
#define AXI_LLC_STATUS_STATUS_760_REG_OFFSET 0x17c0
#define AXI_LLC_STATUS_STATUS_760_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_760_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_760_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_760_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_760_CL_STATUS_OFFSET })

// Tag Address stored in cache line 760
#define AXI_LLC_STATUS_TAG_760_REG_OFFSET 0x17c4
#define AXI_LLC_STATUS_TAG_760_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_760_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_760_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_760_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_760_CL_TAG_OFFSET })

// Status register of cache line 761
#define AXI_LLC_STATUS_STATUS_761_REG_OFFSET 0x17c8
#define AXI_LLC_STATUS_STATUS_761_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_761_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_761_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_761_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_761_CL_STATUS_OFFSET })

// Tag Address stored in cache line 761
#define AXI_LLC_STATUS_TAG_761_REG_OFFSET 0x17cc
#define AXI_LLC_STATUS_TAG_761_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_761_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_761_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_761_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_761_CL_TAG_OFFSET })

// Status register of cache line 762
#define AXI_LLC_STATUS_STATUS_762_REG_OFFSET 0x17d0
#define AXI_LLC_STATUS_STATUS_762_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_762_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_762_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_762_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_762_CL_STATUS_OFFSET })

// Tag Address stored in cache line 762
#define AXI_LLC_STATUS_TAG_762_REG_OFFSET 0x17d4
#define AXI_LLC_STATUS_TAG_762_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_762_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_762_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_762_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_762_CL_TAG_OFFSET })

// Status register of cache line 763
#define AXI_LLC_STATUS_STATUS_763_REG_OFFSET 0x17d8
#define AXI_LLC_STATUS_STATUS_763_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_763_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_763_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_763_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_763_CL_STATUS_OFFSET })

// Tag Address stored in cache line 763
#define AXI_LLC_STATUS_TAG_763_REG_OFFSET 0x17dc
#define AXI_LLC_STATUS_TAG_763_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_763_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_763_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_763_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_763_CL_TAG_OFFSET })

// Status register of cache line 764
#define AXI_LLC_STATUS_STATUS_764_REG_OFFSET 0x17e0
#define AXI_LLC_STATUS_STATUS_764_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_764_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_764_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_764_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_764_CL_STATUS_OFFSET })

// Tag Address stored in cache line 764
#define AXI_LLC_STATUS_TAG_764_REG_OFFSET 0x17e4
#define AXI_LLC_STATUS_TAG_764_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_764_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_764_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_764_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_764_CL_TAG_OFFSET })

// Status register of cache line 765
#define AXI_LLC_STATUS_STATUS_765_REG_OFFSET 0x17e8
#define AXI_LLC_STATUS_STATUS_765_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_765_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_765_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_765_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_765_CL_STATUS_OFFSET })

// Tag Address stored in cache line 765
#define AXI_LLC_STATUS_TAG_765_REG_OFFSET 0x17ec
#define AXI_LLC_STATUS_TAG_765_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_765_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_765_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_765_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_765_CL_TAG_OFFSET })

// Status register of cache line 766
#define AXI_LLC_STATUS_STATUS_766_REG_OFFSET 0x17f0
#define AXI_LLC_STATUS_STATUS_766_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_766_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_766_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_766_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_766_CL_STATUS_OFFSET })

// Tag Address stored in cache line 766
#define AXI_LLC_STATUS_TAG_766_REG_OFFSET 0x17f4
#define AXI_LLC_STATUS_TAG_766_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_766_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_766_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_766_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_766_CL_TAG_OFFSET })

// Status register of cache line 767
#define AXI_LLC_STATUS_STATUS_767_REG_OFFSET 0x17f8
#define AXI_LLC_STATUS_STATUS_767_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_767_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_767_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_767_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_767_CL_STATUS_OFFSET })

// Tag Address stored in cache line 767
#define AXI_LLC_STATUS_TAG_767_REG_OFFSET 0x17fc
#define AXI_LLC_STATUS_TAG_767_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_767_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_767_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_767_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_767_CL_TAG_OFFSET })

// Status register of cache line 768
#define AXI_LLC_STATUS_STATUS_768_REG_OFFSET 0x1800
#define AXI_LLC_STATUS_STATUS_768_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_768_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_768_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_768_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_768_CL_STATUS_OFFSET })

// Tag Address stored in cache line 768
#define AXI_LLC_STATUS_TAG_768_REG_OFFSET 0x1804
#define AXI_LLC_STATUS_TAG_768_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_768_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_768_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_768_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_768_CL_TAG_OFFSET })

// Status register of cache line 769
#define AXI_LLC_STATUS_STATUS_769_REG_OFFSET 0x1808
#define AXI_LLC_STATUS_STATUS_769_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_769_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_769_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_769_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_769_CL_STATUS_OFFSET })

// Tag Address stored in cache line 769
#define AXI_LLC_STATUS_TAG_769_REG_OFFSET 0x180c
#define AXI_LLC_STATUS_TAG_769_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_769_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_769_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_769_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_769_CL_TAG_OFFSET })

// Status register of cache line 770
#define AXI_LLC_STATUS_STATUS_770_REG_OFFSET 0x1810
#define AXI_LLC_STATUS_STATUS_770_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_770_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_770_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_770_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_770_CL_STATUS_OFFSET })

// Tag Address stored in cache line 770
#define AXI_LLC_STATUS_TAG_770_REG_OFFSET 0x1814
#define AXI_LLC_STATUS_TAG_770_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_770_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_770_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_770_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_770_CL_TAG_OFFSET })

// Status register of cache line 771
#define AXI_LLC_STATUS_STATUS_771_REG_OFFSET 0x1818
#define AXI_LLC_STATUS_STATUS_771_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_771_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_771_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_771_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_771_CL_STATUS_OFFSET })

// Tag Address stored in cache line 771
#define AXI_LLC_STATUS_TAG_771_REG_OFFSET 0x181c
#define AXI_LLC_STATUS_TAG_771_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_771_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_771_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_771_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_771_CL_TAG_OFFSET })

// Status register of cache line 772
#define AXI_LLC_STATUS_STATUS_772_REG_OFFSET 0x1820
#define AXI_LLC_STATUS_STATUS_772_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_772_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_772_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_772_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_772_CL_STATUS_OFFSET })

// Tag Address stored in cache line 772
#define AXI_LLC_STATUS_TAG_772_REG_OFFSET 0x1824
#define AXI_LLC_STATUS_TAG_772_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_772_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_772_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_772_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_772_CL_TAG_OFFSET })

// Status register of cache line 773
#define AXI_LLC_STATUS_STATUS_773_REG_OFFSET 0x1828
#define AXI_LLC_STATUS_STATUS_773_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_773_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_773_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_773_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_773_CL_STATUS_OFFSET })

// Tag Address stored in cache line 773
#define AXI_LLC_STATUS_TAG_773_REG_OFFSET 0x182c
#define AXI_LLC_STATUS_TAG_773_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_773_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_773_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_773_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_773_CL_TAG_OFFSET })

// Status register of cache line 774
#define AXI_LLC_STATUS_STATUS_774_REG_OFFSET 0x1830
#define AXI_LLC_STATUS_STATUS_774_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_774_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_774_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_774_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_774_CL_STATUS_OFFSET })

// Tag Address stored in cache line 774
#define AXI_LLC_STATUS_TAG_774_REG_OFFSET 0x1834
#define AXI_LLC_STATUS_TAG_774_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_774_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_774_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_774_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_774_CL_TAG_OFFSET })

// Status register of cache line 775
#define AXI_LLC_STATUS_STATUS_775_REG_OFFSET 0x1838
#define AXI_LLC_STATUS_STATUS_775_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_775_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_775_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_775_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_775_CL_STATUS_OFFSET })

// Tag Address stored in cache line 775
#define AXI_LLC_STATUS_TAG_775_REG_OFFSET 0x183c
#define AXI_LLC_STATUS_TAG_775_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_775_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_775_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_775_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_775_CL_TAG_OFFSET })

// Status register of cache line 776
#define AXI_LLC_STATUS_STATUS_776_REG_OFFSET 0x1840
#define AXI_LLC_STATUS_STATUS_776_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_776_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_776_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_776_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_776_CL_STATUS_OFFSET })

// Tag Address stored in cache line 776
#define AXI_LLC_STATUS_TAG_776_REG_OFFSET 0x1844
#define AXI_LLC_STATUS_TAG_776_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_776_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_776_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_776_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_776_CL_TAG_OFFSET })

// Status register of cache line 777
#define AXI_LLC_STATUS_STATUS_777_REG_OFFSET 0x1848
#define AXI_LLC_STATUS_STATUS_777_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_777_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_777_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_777_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_777_CL_STATUS_OFFSET })

// Tag Address stored in cache line 777
#define AXI_LLC_STATUS_TAG_777_REG_OFFSET 0x184c
#define AXI_LLC_STATUS_TAG_777_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_777_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_777_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_777_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_777_CL_TAG_OFFSET })

// Status register of cache line 778
#define AXI_LLC_STATUS_STATUS_778_REG_OFFSET 0x1850
#define AXI_LLC_STATUS_STATUS_778_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_778_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_778_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_778_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_778_CL_STATUS_OFFSET })

// Tag Address stored in cache line 778
#define AXI_LLC_STATUS_TAG_778_REG_OFFSET 0x1854
#define AXI_LLC_STATUS_TAG_778_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_778_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_778_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_778_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_778_CL_TAG_OFFSET })

// Status register of cache line 779
#define AXI_LLC_STATUS_STATUS_779_REG_OFFSET 0x1858
#define AXI_LLC_STATUS_STATUS_779_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_779_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_779_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_779_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_779_CL_STATUS_OFFSET })

// Tag Address stored in cache line 779
#define AXI_LLC_STATUS_TAG_779_REG_OFFSET 0x185c
#define AXI_LLC_STATUS_TAG_779_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_779_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_779_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_779_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_779_CL_TAG_OFFSET })

// Status register of cache line 780
#define AXI_LLC_STATUS_STATUS_780_REG_OFFSET 0x1860
#define AXI_LLC_STATUS_STATUS_780_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_780_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_780_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_780_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_780_CL_STATUS_OFFSET })

// Tag Address stored in cache line 780
#define AXI_LLC_STATUS_TAG_780_REG_OFFSET 0x1864
#define AXI_LLC_STATUS_TAG_780_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_780_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_780_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_780_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_780_CL_TAG_OFFSET })

// Status register of cache line 781
#define AXI_LLC_STATUS_STATUS_781_REG_OFFSET 0x1868
#define AXI_LLC_STATUS_STATUS_781_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_781_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_781_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_781_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_781_CL_STATUS_OFFSET })

// Tag Address stored in cache line 781
#define AXI_LLC_STATUS_TAG_781_REG_OFFSET 0x186c
#define AXI_LLC_STATUS_TAG_781_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_781_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_781_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_781_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_781_CL_TAG_OFFSET })

// Status register of cache line 782
#define AXI_LLC_STATUS_STATUS_782_REG_OFFSET 0x1870
#define AXI_LLC_STATUS_STATUS_782_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_782_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_782_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_782_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_782_CL_STATUS_OFFSET })

// Tag Address stored in cache line 782
#define AXI_LLC_STATUS_TAG_782_REG_OFFSET 0x1874
#define AXI_LLC_STATUS_TAG_782_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_782_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_782_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_782_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_782_CL_TAG_OFFSET })

// Status register of cache line 783
#define AXI_LLC_STATUS_STATUS_783_REG_OFFSET 0x1878
#define AXI_LLC_STATUS_STATUS_783_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_783_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_783_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_783_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_783_CL_STATUS_OFFSET })

// Tag Address stored in cache line 783
#define AXI_LLC_STATUS_TAG_783_REG_OFFSET 0x187c
#define AXI_LLC_STATUS_TAG_783_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_783_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_783_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_783_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_783_CL_TAG_OFFSET })

// Status register of cache line 784
#define AXI_LLC_STATUS_STATUS_784_REG_OFFSET 0x1880
#define AXI_LLC_STATUS_STATUS_784_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_784_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_784_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_784_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_784_CL_STATUS_OFFSET })

// Tag Address stored in cache line 784
#define AXI_LLC_STATUS_TAG_784_REG_OFFSET 0x1884
#define AXI_LLC_STATUS_TAG_784_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_784_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_784_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_784_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_784_CL_TAG_OFFSET })

// Status register of cache line 785
#define AXI_LLC_STATUS_STATUS_785_REG_OFFSET 0x1888
#define AXI_LLC_STATUS_STATUS_785_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_785_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_785_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_785_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_785_CL_STATUS_OFFSET })

// Tag Address stored in cache line 785
#define AXI_LLC_STATUS_TAG_785_REG_OFFSET 0x188c
#define AXI_LLC_STATUS_TAG_785_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_785_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_785_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_785_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_785_CL_TAG_OFFSET })

// Status register of cache line 786
#define AXI_LLC_STATUS_STATUS_786_REG_OFFSET 0x1890
#define AXI_LLC_STATUS_STATUS_786_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_786_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_786_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_786_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_786_CL_STATUS_OFFSET })

// Tag Address stored in cache line 786
#define AXI_LLC_STATUS_TAG_786_REG_OFFSET 0x1894
#define AXI_LLC_STATUS_TAG_786_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_786_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_786_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_786_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_786_CL_TAG_OFFSET })

// Status register of cache line 787
#define AXI_LLC_STATUS_STATUS_787_REG_OFFSET 0x1898
#define AXI_LLC_STATUS_STATUS_787_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_787_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_787_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_787_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_787_CL_STATUS_OFFSET })

// Tag Address stored in cache line 787
#define AXI_LLC_STATUS_TAG_787_REG_OFFSET 0x189c
#define AXI_LLC_STATUS_TAG_787_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_787_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_787_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_787_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_787_CL_TAG_OFFSET })

// Status register of cache line 788
#define AXI_LLC_STATUS_STATUS_788_REG_OFFSET 0x18a0
#define AXI_LLC_STATUS_STATUS_788_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_788_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_788_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_788_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_788_CL_STATUS_OFFSET })

// Tag Address stored in cache line 788
#define AXI_LLC_STATUS_TAG_788_REG_OFFSET 0x18a4
#define AXI_LLC_STATUS_TAG_788_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_788_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_788_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_788_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_788_CL_TAG_OFFSET })

// Status register of cache line 789
#define AXI_LLC_STATUS_STATUS_789_REG_OFFSET 0x18a8
#define AXI_LLC_STATUS_STATUS_789_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_789_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_789_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_789_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_789_CL_STATUS_OFFSET })

// Tag Address stored in cache line 789
#define AXI_LLC_STATUS_TAG_789_REG_OFFSET 0x18ac
#define AXI_LLC_STATUS_TAG_789_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_789_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_789_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_789_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_789_CL_TAG_OFFSET })

// Status register of cache line 790
#define AXI_LLC_STATUS_STATUS_790_REG_OFFSET 0x18b0
#define AXI_LLC_STATUS_STATUS_790_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_790_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_790_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_790_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_790_CL_STATUS_OFFSET })

// Tag Address stored in cache line 790
#define AXI_LLC_STATUS_TAG_790_REG_OFFSET 0x18b4
#define AXI_LLC_STATUS_TAG_790_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_790_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_790_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_790_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_790_CL_TAG_OFFSET })

// Status register of cache line 791
#define AXI_LLC_STATUS_STATUS_791_REG_OFFSET 0x18b8
#define AXI_LLC_STATUS_STATUS_791_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_791_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_791_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_791_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_791_CL_STATUS_OFFSET })

// Tag Address stored in cache line 791
#define AXI_LLC_STATUS_TAG_791_REG_OFFSET 0x18bc
#define AXI_LLC_STATUS_TAG_791_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_791_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_791_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_791_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_791_CL_TAG_OFFSET })

// Status register of cache line 792
#define AXI_LLC_STATUS_STATUS_792_REG_OFFSET 0x18c0
#define AXI_LLC_STATUS_STATUS_792_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_792_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_792_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_792_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_792_CL_STATUS_OFFSET })

// Tag Address stored in cache line 792
#define AXI_LLC_STATUS_TAG_792_REG_OFFSET 0x18c4
#define AXI_LLC_STATUS_TAG_792_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_792_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_792_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_792_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_792_CL_TAG_OFFSET })

// Status register of cache line 793
#define AXI_LLC_STATUS_STATUS_793_REG_OFFSET 0x18c8
#define AXI_LLC_STATUS_STATUS_793_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_793_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_793_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_793_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_793_CL_STATUS_OFFSET })

// Tag Address stored in cache line 793
#define AXI_LLC_STATUS_TAG_793_REG_OFFSET 0x18cc
#define AXI_LLC_STATUS_TAG_793_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_793_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_793_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_793_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_793_CL_TAG_OFFSET })

// Status register of cache line 794
#define AXI_LLC_STATUS_STATUS_794_REG_OFFSET 0x18d0
#define AXI_LLC_STATUS_STATUS_794_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_794_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_794_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_794_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_794_CL_STATUS_OFFSET })

// Tag Address stored in cache line 794
#define AXI_LLC_STATUS_TAG_794_REG_OFFSET 0x18d4
#define AXI_LLC_STATUS_TAG_794_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_794_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_794_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_794_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_794_CL_TAG_OFFSET })

// Status register of cache line 795
#define AXI_LLC_STATUS_STATUS_795_REG_OFFSET 0x18d8
#define AXI_LLC_STATUS_STATUS_795_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_795_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_795_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_795_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_795_CL_STATUS_OFFSET })

// Tag Address stored in cache line 795
#define AXI_LLC_STATUS_TAG_795_REG_OFFSET 0x18dc
#define AXI_LLC_STATUS_TAG_795_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_795_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_795_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_795_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_795_CL_TAG_OFFSET })

// Status register of cache line 796
#define AXI_LLC_STATUS_STATUS_796_REG_OFFSET 0x18e0
#define AXI_LLC_STATUS_STATUS_796_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_796_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_796_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_796_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_796_CL_STATUS_OFFSET })

// Tag Address stored in cache line 796
#define AXI_LLC_STATUS_TAG_796_REG_OFFSET 0x18e4
#define AXI_LLC_STATUS_TAG_796_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_796_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_796_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_796_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_796_CL_TAG_OFFSET })

// Status register of cache line 797
#define AXI_LLC_STATUS_STATUS_797_REG_OFFSET 0x18e8
#define AXI_LLC_STATUS_STATUS_797_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_797_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_797_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_797_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_797_CL_STATUS_OFFSET })

// Tag Address stored in cache line 797
#define AXI_LLC_STATUS_TAG_797_REG_OFFSET 0x18ec
#define AXI_LLC_STATUS_TAG_797_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_797_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_797_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_797_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_797_CL_TAG_OFFSET })

// Status register of cache line 798
#define AXI_LLC_STATUS_STATUS_798_REG_OFFSET 0x18f0
#define AXI_LLC_STATUS_STATUS_798_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_798_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_798_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_798_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_798_CL_STATUS_OFFSET })

// Tag Address stored in cache line 798
#define AXI_LLC_STATUS_TAG_798_REG_OFFSET 0x18f4
#define AXI_LLC_STATUS_TAG_798_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_798_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_798_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_798_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_798_CL_TAG_OFFSET })

// Status register of cache line 799
#define AXI_LLC_STATUS_STATUS_799_REG_OFFSET 0x18f8
#define AXI_LLC_STATUS_STATUS_799_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_799_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_799_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_799_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_799_CL_STATUS_OFFSET })

// Tag Address stored in cache line 799
#define AXI_LLC_STATUS_TAG_799_REG_OFFSET 0x18fc
#define AXI_LLC_STATUS_TAG_799_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_799_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_799_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_799_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_799_CL_TAG_OFFSET })

// Status register of cache line 800
#define AXI_LLC_STATUS_STATUS_800_REG_OFFSET 0x1900
#define AXI_LLC_STATUS_STATUS_800_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_800_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_800_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_800_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_800_CL_STATUS_OFFSET })

// Tag Address stored in cache line 800
#define AXI_LLC_STATUS_TAG_800_REG_OFFSET 0x1904
#define AXI_LLC_STATUS_TAG_800_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_800_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_800_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_800_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_800_CL_TAG_OFFSET })

// Status register of cache line 801
#define AXI_LLC_STATUS_STATUS_801_REG_OFFSET 0x1908
#define AXI_LLC_STATUS_STATUS_801_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_801_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_801_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_801_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_801_CL_STATUS_OFFSET })

// Tag Address stored in cache line 801
#define AXI_LLC_STATUS_TAG_801_REG_OFFSET 0x190c
#define AXI_LLC_STATUS_TAG_801_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_801_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_801_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_801_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_801_CL_TAG_OFFSET })

// Status register of cache line 802
#define AXI_LLC_STATUS_STATUS_802_REG_OFFSET 0x1910
#define AXI_LLC_STATUS_STATUS_802_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_802_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_802_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_802_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_802_CL_STATUS_OFFSET })

// Tag Address stored in cache line 802
#define AXI_LLC_STATUS_TAG_802_REG_OFFSET 0x1914
#define AXI_LLC_STATUS_TAG_802_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_802_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_802_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_802_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_802_CL_TAG_OFFSET })

// Status register of cache line 803
#define AXI_LLC_STATUS_STATUS_803_REG_OFFSET 0x1918
#define AXI_LLC_STATUS_STATUS_803_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_803_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_803_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_803_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_803_CL_STATUS_OFFSET })

// Tag Address stored in cache line 803
#define AXI_LLC_STATUS_TAG_803_REG_OFFSET 0x191c
#define AXI_LLC_STATUS_TAG_803_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_803_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_803_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_803_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_803_CL_TAG_OFFSET })

// Status register of cache line 804
#define AXI_LLC_STATUS_STATUS_804_REG_OFFSET 0x1920
#define AXI_LLC_STATUS_STATUS_804_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_804_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_804_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_804_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_804_CL_STATUS_OFFSET })

// Tag Address stored in cache line 804
#define AXI_LLC_STATUS_TAG_804_REG_OFFSET 0x1924
#define AXI_LLC_STATUS_TAG_804_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_804_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_804_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_804_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_804_CL_TAG_OFFSET })

// Status register of cache line 805
#define AXI_LLC_STATUS_STATUS_805_REG_OFFSET 0x1928
#define AXI_LLC_STATUS_STATUS_805_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_805_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_805_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_805_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_805_CL_STATUS_OFFSET })

// Tag Address stored in cache line 805
#define AXI_LLC_STATUS_TAG_805_REG_OFFSET 0x192c
#define AXI_LLC_STATUS_TAG_805_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_805_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_805_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_805_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_805_CL_TAG_OFFSET })

// Status register of cache line 806
#define AXI_LLC_STATUS_STATUS_806_REG_OFFSET 0x1930
#define AXI_LLC_STATUS_STATUS_806_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_806_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_806_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_806_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_806_CL_STATUS_OFFSET })

// Tag Address stored in cache line 806
#define AXI_LLC_STATUS_TAG_806_REG_OFFSET 0x1934
#define AXI_LLC_STATUS_TAG_806_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_806_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_806_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_806_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_806_CL_TAG_OFFSET })

// Status register of cache line 807
#define AXI_LLC_STATUS_STATUS_807_REG_OFFSET 0x1938
#define AXI_LLC_STATUS_STATUS_807_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_807_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_807_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_807_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_807_CL_STATUS_OFFSET })

// Tag Address stored in cache line 807
#define AXI_LLC_STATUS_TAG_807_REG_OFFSET 0x193c
#define AXI_LLC_STATUS_TAG_807_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_807_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_807_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_807_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_807_CL_TAG_OFFSET })

// Status register of cache line 808
#define AXI_LLC_STATUS_STATUS_808_REG_OFFSET 0x1940
#define AXI_LLC_STATUS_STATUS_808_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_808_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_808_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_808_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_808_CL_STATUS_OFFSET })

// Tag Address stored in cache line 808
#define AXI_LLC_STATUS_TAG_808_REG_OFFSET 0x1944
#define AXI_LLC_STATUS_TAG_808_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_808_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_808_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_808_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_808_CL_TAG_OFFSET })

// Status register of cache line 809
#define AXI_LLC_STATUS_STATUS_809_REG_OFFSET 0x1948
#define AXI_LLC_STATUS_STATUS_809_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_809_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_809_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_809_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_809_CL_STATUS_OFFSET })

// Tag Address stored in cache line 809
#define AXI_LLC_STATUS_TAG_809_REG_OFFSET 0x194c
#define AXI_LLC_STATUS_TAG_809_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_809_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_809_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_809_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_809_CL_TAG_OFFSET })

// Status register of cache line 810
#define AXI_LLC_STATUS_STATUS_810_REG_OFFSET 0x1950
#define AXI_LLC_STATUS_STATUS_810_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_810_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_810_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_810_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_810_CL_STATUS_OFFSET })

// Tag Address stored in cache line 810
#define AXI_LLC_STATUS_TAG_810_REG_OFFSET 0x1954
#define AXI_LLC_STATUS_TAG_810_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_810_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_810_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_810_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_810_CL_TAG_OFFSET })

// Status register of cache line 811
#define AXI_LLC_STATUS_STATUS_811_REG_OFFSET 0x1958
#define AXI_LLC_STATUS_STATUS_811_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_811_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_811_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_811_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_811_CL_STATUS_OFFSET })

// Tag Address stored in cache line 811
#define AXI_LLC_STATUS_TAG_811_REG_OFFSET 0x195c
#define AXI_LLC_STATUS_TAG_811_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_811_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_811_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_811_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_811_CL_TAG_OFFSET })

// Status register of cache line 812
#define AXI_LLC_STATUS_STATUS_812_REG_OFFSET 0x1960
#define AXI_LLC_STATUS_STATUS_812_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_812_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_812_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_812_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_812_CL_STATUS_OFFSET })

// Tag Address stored in cache line 812
#define AXI_LLC_STATUS_TAG_812_REG_OFFSET 0x1964
#define AXI_LLC_STATUS_TAG_812_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_812_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_812_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_812_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_812_CL_TAG_OFFSET })

// Status register of cache line 813
#define AXI_LLC_STATUS_STATUS_813_REG_OFFSET 0x1968
#define AXI_LLC_STATUS_STATUS_813_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_813_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_813_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_813_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_813_CL_STATUS_OFFSET })

// Tag Address stored in cache line 813
#define AXI_LLC_STATUS_TAG_813_REG_OFFSET 0x196c
#define AXI_LLC_STATUS_TAG_813_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_813_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_813_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_813_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_813_CL_TAG_OFFSET })

// Status register of cache line 814
#define AXI_LLC_STATUS_STATUS_814_REG_OFFSET 0x1970
#define AXI_LLC_STATUS_STATUS_814_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_814_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_814_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_814_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_814_CL_STATUS_OFFSET })

// Tag Address stored in cache line 814
#define AXI_LLC_STATUS_TAG_814_REG_OFFSET 0x1974
#define AXI_LLC_STATUS_TAG_814_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_814_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_814_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_814_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_814_CL_TAG_OFFSET })

// Status register of cache line 815
#define AXI_LLC_STATUS_STATUS_815_REG_OFFSET 0x1978
#define AXI_LLC_STATUS_STATUS_815_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_815_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_815_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_815_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_815_CL_STATUS_OFFSET })

// Tag Address stored in cache line 815
#define AXI_LLC_STATUS_TAG_815_REG_OFFSET 0x197c
#define AXI_LLC_STATUS_TAG_815_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_815_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_815_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_815_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_815_CL_TAG_OFFSET })

// Status register of cache line 816
#define AXI_LLC_STATUS_STATUS_816_REG_OFFSET 0x1980
#define AXI_LLC_STATUS_STATUS_816_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_816_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_816_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_816_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_816_CL_STATUS_OFFSET })

// Tag Address stored in cache line 816
#define AXI_LLC_STATUS_TAG_816_REG_OFFSET 0x1984
#define AXI_LLC_STATUS_TAG_816_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_816_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_816_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_816_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_816_CL_TAG_OFFSET })

// Status register of cache line 817
#define AXI_LLC_STATUS_STATUS_817_REG_OFFSET 0x1988
#define AXI_LLC_STATUS_STATUS_817_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_817_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_817_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_817_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_817_CL_STATUS_OFFSET })

// Tag Address stored in cache line 817
#define AXI_LLC_STATUS_TAG_817_REG_OFFSET 0x198c
#define AXI_LLC_STATUS_TAG_817_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_817_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_817_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_817_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_817_CL_TAG_OFFSET })

// Status register of cache line 818
#define AXI_LLC_STATUS_STATUS_818_REG_OFFSET 0x1990
#define AXI_LLC_STATUS_STATUS_818_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_818_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_818_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_818_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_818_CL_STATUS_OFFSET })

// Tag Address stored in cache line 818
#define AXI_LLC_STATUS_TAG_818_REG_OFFSET 0x1994
#define AXI_LLC_STATUS_TAG_818_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_818_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_818_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_818_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_818_CL_TAG_OFFSET })

// Status register of cache line 819
#define AXI_LLC_STATUS_STATUS_819_REG_OFFSET 0x1998
#define AXI_LLC_STATUS_STATUS_819_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_819_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_819_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_819_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_819_CL_STATUS_OFFSET })

// Tag Address stored in cache line 819
#define AXI_LLC_STATUS_TAG_819_REG_OFFSET 0x199c
#define AXI_LLC_STATUS_TAG_819_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_819_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_819_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_819_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_819_CL_TAG_OFFSET })

// Status register of cache line 820
#define AXI_LLC_STATUS_STATUS_820_REG_OFFSET 0x19a0
#define AXI_LLC_STATUS_STATUS_820_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_820_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_820_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_820_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_820_CL_STATUS_OFFSET })

// Tag Address stored in cache line 820
#define AXI_LLC_STATUS_TAG_820_REG_OFFSET 0x19a4
#define AXI_LLC_STATUS_TAG_820_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_820_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_820_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_820_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_820_CL_TAG_OFFSET })

// Status register of cache line 821
#define AXI_LLC_STATUS_STATUS_821_REG_OFFSET 0x19a8
#define AXI_LLC_STATUS_STATUS_821_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_821_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_821_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_821_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_821_CL_STATUS_OFFSET })

// Tag Address stored in cache line 821
#define AXI_LLC_STATUS_TAG_821_REG_OFFSET 0x19ac
#define AXI_LLC_STATUS_TAG_821_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_821_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_821_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_821_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_821_CL_TAG_OFFSET })

// Status register of cache line 822
#define AXI_LLC_STATUS_STATUS_822_REG_OFFSET 0x19b0
#define AXI_LLC_STATUS_STATUS_822_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_822_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_822_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_822_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_822_CL_STATUS_OFFSET })

// Tag Address stored in cache line 822
#define AXI_LLC_STATUS_TAG_822_REG_OFFSET 0x19b4
#define AXI_LLC_STATUS_TAG_822_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_822_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_822_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_822_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_822_CL_TAG_OFFSET })

// Status register of cache line 823
#define AXI_LLC_STATUS_STATUS_823_REG_OFFSET 0x19b8
#define AXI_LLC_STATUS_STATUS_823_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_823_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_823_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_823_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_823_CL_STATUS_OFFSET })

// Tag Address stored in cache line 823
#define AXI_LLC_STATUS_TAG_823_REG_OFFSET 0x19bc
#define AXI_LLC_STATUS_TAG_823_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_823_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_823_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_823_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_823_CL_TAG_OFFSET })

// Status register of cache line 824
#define AXI_LLC_STATUS_STATUS_824_REG_OFFSET 0x19c0
#define AXI_LLC_STATUS_STATUS_824_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_824_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_824_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_824_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_824_CL_STATUS_OFFSET })

// Tag Address stored in cache line 824
#define AXI_LLC_STATUS_TAG_824_REG_OFFSET 0x19c4
#define AXI_LLC_STATUS_TAG_824_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_824_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_824_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_824_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_824_CL_TAG_OFFSET })

// Status register of cache line 825
#define AXI_LLC_STATUS_STATUS_825_REG_OFFSET 0x19c8
#define AXI_LLC_STATUS_STATUS_825_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_825_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_825_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_825_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_825_CL_STATUS_OFFSET })

// Tag Address stored in cache line 825
#define AXI_LLC_STATUS_TAG_825_REG_OFFSET 0x19cc
#define AXI_LLC_STATUS_TAG_825_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_825_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_825_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_825_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_825_CL_TAG_OFFSET })

// Status register of cache line 826
#define AXI_LLC_STATUS_STATUS_826_REG_OFFSET 0x19d0
#define AXI_LLC_STATUS_STATUS_826_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_826_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_826_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_826_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_826_CL_STATUS_OFFSET })

// Tag Address stored in cache line 826
#define AXI_LLC_STATUS_TAG_826_REG_OFFSET 0x19d4
#define AXI_LLC_STATUS_TAG_826_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_826_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_826_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_826_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_826_CL_TAG_OFFSET })

// Status register of cache line 827
#define AXI_LLC_STATUS_STATUS_827_REG_OFFSET 0x19d8
#define AXI_LLC_STATUS_STATUS_827_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_827_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_827_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_827_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_827_CL_STATUS_OFFSET })

// Tag Address stored in cache line 827
#define AXI_LLC_STATUS_TAG_827_REG_OFFSET 0x19dc
#define AXI_LLC_STATUS_TAG_827_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_827_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_827_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_827_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_827_CL_TAG_OFFSET })

// Status register of cache line 828
#define AXI_LLC_STATUS_STATUS_828_REG_OFFSET 0x19e0
#define AXI_LLC_STATUS_STATUS_828_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_828_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_828_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_828_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_828_CL_STATUS_OFFSET })

// Tag Address stored in cache line 828
#define AXI_LLC_STATUS_TAG_828_REG_OFFSET 0x19e4
#define AXI_LLC_STATUS_TAG_828_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_828_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_828_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_828_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_828_CL_TAG_OFFSET })

// Status register of cache line 829
#define AXI_LLC_STATUS_STATUS_829_REG_OFFSET 0x19e8
#define AXI_LLC_STATUS_STATUS_829_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_829_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_829_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_829_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_829_CL_STATUS_OFFSET })

// Tag Address stored in cache line 829
#define AXI_LLC_STATUS_TAG_829_REG_OFFSET 0x19ec
#define AXI_LLC_STATUS_TAG_829_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_829_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_829_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_829_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_829_CL_TAG_OFFSET })

// Status register of cache line 830
#define AXI_LLC_STATUS_STATUS_830_REG_OFFSET 0x19f0
#define AXI_LLC_STATUS_STATUS_830_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_830_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_830_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_830_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_830_CL_STATUS_OFFSET })

// Tag Address stored in cache line 830
#define AXI_LLC_STATUS_TAG_830_REG_OFFSET 0x19f4
#define AXI_LLC_STATUS_TAG_830_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_830_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_830_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_830_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_830_CL_TAG_OFFSET })

// Status register of cache line 831
#define AXI_LLC_STATUS_STATUS_831_REG_OFFSET 0x19f8
#define AXI_LLC_STATUS_STATUS_831_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_831_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_831_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_831_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_831_CL_STATUS_OFFSET })

// Tag Address stored in cache line 831
#define AXI_LLC_STATUS_TAG_831_REG_OFFSET 0x19fc
#define AXI_LLC_STATUS_TAG_831_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_831_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_831_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_831_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_831_CL_TAG_OFFSET })

// Status register of cache line 832
#define AXI_LLC_STATUS_STATUS_832_REG_OFFSET 0x1a00
#define AXI_LLC_STATUS_STATUS_832_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_832_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_832_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_832_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_832_CL_STATUS_OFFSET })

// Tag Address stored in cache line 832
#define AXI_LLC_STATUS_TAG_832_REG_OFFSET 0x1a04
#define AXI_LLC_STATUS_TAG_832_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_832_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_832_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_832_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_832_CL_TAG_OFFSET })

// Status register of cache line 833
#define AXI_LLC_STATUS_STATUS_833_REG_OFFSET 0x1a08
#define AXI_LLC_STATUS_STATUS_833_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_833_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_833_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_833_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_833_CL_STATUS_OFFSET })

// Tag Address stored in cache line 833
#define AXI_LLC_STATUS_TAG_833_REG_OFFSET 0x1a0c
#define AXI_LLC_STATUS_TAG_833_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_833_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_833_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_833_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_833_CL_TAG_OFFSET })

// Status register of cache line 834
#define AXI_LLC_STATUS_STATUS_834_REG_OFFSET 0x1a10
#define AXI_LLC_STATUS_STATUS_834_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_834_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_834_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_834_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_834_CL_STATUS_OFFSET })

// Tag Address stored in cache line 834
#define AXI_LLC_STATUS_TAG_834_REG_OFFSET 0x1a14
#define AXI_LLC_STATUS_TAG_834_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_834_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_834_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_834_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_834_CL_TAG_OFFSET })

// Status register of cache line 835
#define AXI_LLC_STATUS_STATUS_835_REG_OFFSET 0x1a18
#define AXI_LLC_STATUS_STATUS_835_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_835_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_835_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_835_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_835_CL_STATUS_OFFSET })

// Tag Address stored in cache line 835
#define AXI_LLC_STATUS_TAG_835_REG_OFFSET 0x1a1c
#define AXI_LLC_STATUS_TAG_835_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_835_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_835_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_835_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_835_CL_TAG_OFFSET })

// Status register of cache line 836
#define AXI_LLC_STATUS_STATUS_836_REG_OFFSET 0x1a20
#define AXI_LLC_STATUS_STATUS_836_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_836_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_836_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_836_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_836_CL_STATUS_OFFSET })

// Tag Address stored in cache line 836
#define AXI_LLC_STATUS_TAG_836_REG_OFFSET 0x1a24
#define AXI_LLC_STATUS_TAG_836_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_836_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_836_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_836_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_836_CL_TAG_OFFSET })

// Status register of cache line 837
#define AXI_LLC_STATUS_STATUS_837_REG_OFFSET 0x1a28
#define AXI_LLC_STATUS_STATUS_837_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_837_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_837_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_837_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_837_CL_STATUS_OFFSET })

// Tag Address stored in cache line 837
#define AXI_LLC_STATUS_TAG_837_REG_OFFSET 0x1a2c
#define AXI_LLC_STATUS_TAG_837_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_837_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_837_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_837_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_837_CL_TAG_OFFSET })

// Status register of cache line 838
#define AXI_LLC_STATUS_STATUS_838_REG_OFFSET 0x1a30
#define AXI_LLC_STATUS_STATUS_838_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_838_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_838_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_838_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_838_CL_STATUS_OFFSET })

// Tag Address stored in cache line 838
#define AXI_LLC_STATUS_TAG_838_REG_OFFSET 0x1a34
#define AXI_LLC_STATUS_TAG_838_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_838_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_838_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_838_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_838_CL_TAG_OFFSET })

// Status register of cache line 839
#define AXI_LLC_STATUS_STATUS_839_REG_OFFSET 0x1a38
#define AXI_LLC_STATUS_STATUS_839_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_839_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_839_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_839_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_839_CL_STATUS_OFFSET })

// Tag Address stored in cache line 839
#define AXI_LLC_STATUS_TAG_839_REG_OFFSET 0x1a3c
#define AXI_LLC_STATUS_TAG_839_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_839_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_839_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_839_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_839_CL_TAG_OFFSET })

// Status register of cache line 840
#define AXI_LLC_STATUS_STATUS_840_REG_OFFSET 0x1a40
#define AXI_LLC_STATUS_STATUS_840_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_840_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_840_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_840_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_840_CL_STATUS_OFFSET })

// Tag Address stored in cache line 840
#define AXI_LLC_STATUS_TAG_840_REG_OFFSET 0x1a44
#define AXI_LLC_STATUS_TAG_840_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_840_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_840_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_840_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_840_CL_TAG_OFFSET })

// Status register of cache line 841
#define AXI_LLC_STATUS_STATUS_841_REG_OFFSET 0x1a48
#define AXI_LLC_STATUS_STATUS_841_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_841_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_841_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_841_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_841_CL_STATUS_OFFSET })

// Tag Address stored in cache line 841
#define AXI_LLC_STATUS_TAG_841_REG_OFFSET 0x1a4c
#define AXI_LLC_STATUS_TAG_841_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_841_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_841_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_841_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_841_CL_TAG_OFFSET })

// Status register of cache line 842
#define AXI_LLC_STATUS_STATUS_842_REG_OFFSET 0x1a50
#define AXI_LLC_STATUS_STATUS_842_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_842_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_842_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_842_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_842_CL_STATUS_OFFSET })

// Tag Address stored in cache line 842
#define AXI_LLC_STATUS_TAG_842_REG_OFFSET 0x1a54
#define AXI_LLC_STATUS_TAG_842_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_842_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_842_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_842_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_842_CL_TAG_OFFSET })

// Status register of cache line 843
#define AXI_LLC_STATUS_STATUS_843_REG_OFFSET 0x1a58
#define AXI_LLC_STATUS_STATUS_843_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_843_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_843_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_843_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_843_CL_STATUS_OFFSET })

// Tag Address stored in cache line 843
#define AXI_LLC_STATUS_TAG_843_REG_OFFSET 0x1a5c
#define AXI_LLC_STATUS_TAG_843_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_843_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_843_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_843_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_843_CL_TAG_OFFSET })

// Status register of cache line 844
#define AXI_LLC_STATUS_STATUS_844_REG_OFFSET 0x1a60
#define AXI_LLC_STATUS_STATUS_844_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_844_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_844_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_844_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_844_CL_STATUS_OFFSET })

// Tag Address stored in cache line 844
#define AXI_LLC_STATUS_TAG_844_REG_OFFSET 0x1a64
#define AXI_LLC_STATUS_TAG_844_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_844_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_844_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_844_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_844_CL_TAG_OFFSET })

// Status register of cache line 845
#define AXI_LLC_STATUS_STATUS_845_REG_OFFSET 0x1a68
#define AXI_LLC_STATUS_STATUS_845_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_845_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_845_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_845_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_845_CL_STATUS_OFFSET })

// Tag Address stored in cache line 845
#define AXI_LLC_STATUS_TAG_845_REG_OFFSET 0x1a6c
#define AXI_LLC_STATUS_TAG_845_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_845_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_845_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_845_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_845_CL_TAG_OFFSET })

// Status register of cache line 846
#define AXI_LLC_STATUS_STATUS_846_REG_OFFSET 0x1a70
#define AXI_LLC_STATUS_STATUS_846_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_846_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_846_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_846_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_846_CL_STATUS_OFFSET })

// Tag Address stored in cache line 846
#define AXI_LLC_STATUS_TAG_846_REG_OFFSET 0x1a74
#define AXI_LLC_STATUS_TAG_846_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_846_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_846_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_846_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_846_CL_TAG_OFFSET })

// Status register of cache line 847
#define AXI_LLC_STATUS_STATUS_847_REG_OFFSET 0x1a78
#define AXI_LLC_STATUS_STATUS_847_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_847_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_847_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_847_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_847_CL_STATUS_OFFSET })

// Tag Address stored in cache line 847
#define AXI_LLC_STATUS_TAG_847_REG_OFFSET 0x1a7c
#define AXI_LLC_STATUS_TAG_847_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_847_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_847_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_847_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_847_CL_TAG_OFFSET })

// Status register of cache line 848
#define AXI_LLC_STATUS_STATUS_848_REG_OFFSET 0x1a80
#define AXI_LLC_STATUS_STATUS_848_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_848_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_848_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_848_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_848_CL_STATUS_OFFSET })

// Tag Address stored in cache line 848
#define AXI_LLC_STATUS_TAG_848_REG_OFFSET 0x1a84
#define AXI_LLC_STATUS_TAG_848_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_848_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_848_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_848_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_848_CL_TAG_OFFSET })

// Status register of cache line 849
#define AXI_LLC_STATUS_STATUS_849_REG_OFFSET 0x1a88
#define AXI_LLC_STATUS_STATUS_849_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_849_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_849_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_849_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_849_CL_STATUS_OFFSET })

// Tag Address stored in cache line 849
#define AXI_LLC_STATUS_TAG_849_REG_OFFSET 0x1a8c
#define AXI_LLC_STATUS_TAG_849_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_849_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_849_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_849_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_849_CL_TAG_OFFSET })

// Status register of cache line 850
#define AXI_LLC_STATUS_STATUS_850_REG_OFFSET 0x1a90
#define AXI_LLC_STATUS_STATUS_850_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_850_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_850_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_850_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_850_CL_STATUS_OFFSET })

// Tag Address stored in cache line 850
#define AXI_LLC_STATUS_TAG_850_REG_OFFSET 0x1a94
#define AXI_LLC_STATUS_TAG_850_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_850_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_850_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_850_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_850_CL_TAG_OFFSET })

// Status register of cache line 851
#define AXI_LLC_STATUS_STATUS_851_REG_OFFSET 0x1a98
#define AXI_LLC_STATUS_STATUS_851_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_851_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_851_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_851_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_851_CL_STATUS_OFFSET })

// Tag Address stored in cache line 851
#define AXI_LLC_STATUS_TAG_851_REG_OFFSET 0x1a9c
#define AXI_LLC_STATUS_TAG_851_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_851_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_851_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_851_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_851_CL_TAG_OFFSET })

// Status register of cache line 852
#define AXI_LLC_STATUS_STATUS_852_REG_OFFSET 0x1aa0
#define AXI_LLC_STATUS_STATUS_852_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_852_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_852_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_852_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_852_CL_STATUS_OFFSET })

// Tag Address stored in cache line 852
#define AXI_LLC_STATUS_TAG_852_REG_OFFSET 0x1aa4
#define AXI_LLC_STATUS_TAG_852_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_852_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_852_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_852_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_852_CL_TAG_OFFSET })

// Status register of cache line 853
#define AXI_LLC_STATUS_STATUS_853_REG_OFFSET 0x1aa8
#define AXI_LLC_STATUS_STATUS_853_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_853_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_853_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_853_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_853_CL_STATUS_OFFSET })

// Tag Address stored in cache line 853
#define AXI_LLC_STATUS_TAG_853_REG_OFFSET 0x1aac
#define AXI_LLC_STATUS_TAG_853_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_853_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_853_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_853_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_853_CL_TAG_OFFSET })

// Status register of cache line 854
#define AXI_LLC_STATUS_STATUS_854_REG_OFFSET 0x1ab0
#define AXI_LLC_STATUS_STATUS_854_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_854_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_854_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_854_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_854_CL_STATUS_OFFSET })

// Tag Address stored in cache line 854
#define AXI_LLC_STATUS_TAG_854_REG_OFFSET 0x1ab4
#define AXI_LLC_STATUS_TAG_854_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_854_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_854_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_854_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_854_CL_TAG_OFFSET })

// Status register of cache line 855
#define AXI_LLC_STATUS_STATUS_855_REG_OFFSET 0x1ab8
#define AXI_LLC_STATUS_STATUS_855_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_855_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_855_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_855_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_855_CL_STATUS_OFFSET })

// Tag Address stored in cache line 855
#define AXI_LLC_STATUS_TAG_855_REG_OFFSET 0x1abc
#define AXI_LLC_STATUS_TAG_855_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_855_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_855_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_855_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_855_CL_TAG_OFFSET })

// Status register of cache line 856
#define AXI_LLC_STATUS_STATUS_856_REG_OFFSET 0x1ac0
#define AXI_LLC_STATUS_STATUS_856_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_856_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_856_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_856_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_856_CL_STATUS_OFFSET })

// Tag Address stored in cache line 856
#define AXI_LLC_STATUS_TAG_856_REG_OFFSET 0x1ac4
#define AXI_LLC_STATUS_TAG_856_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_856_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_856_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_856_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_856_CL_TAG_OFFSET })

// Status register of cache line 857
#define AXI_LLC_STATUS_STATUS_857_REG_OFFSET 0x1ac8
#define AXI_LLC_STATUS_STATUS_857_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_857_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_857_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_857_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_857_CL_STATUS_OFFSET })

// Tag Address stored in cache line 857
#define AXI_LLC_STATUS_TAG_857_REG_OFFSET 0x1acc
#define AXI_LLC_STATUS_TAG_857_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_857_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_857_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_857_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_857_CL_TAG_OFFSET })

// Status register of cache line 858
#define AXI_LLC_STATUS_STATUS_858_REG_OFFSET 0x1ad0
#define AXI_LLC_STATUS_STATUS_858_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_858_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_858_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_858_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_858_CL_STATUS_OFFSET })

// Tag Address stored in cache line 858
#define AXI_LLC_STATUS_TAG_858_REG_OFFSET 0x1ad4
#define AXI_LLC_STATUS_TAG_858_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_858_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_858_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_858_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_858_CL_TAG_OFFSET })

// Status register of cache line 859
#define AXI_LLC_STATUS_STATUS_859_REG_OFFSET 0x1ad8
#define AXI_LLC_STATUS_STATUS_859_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_859_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_859_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_859_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_859_CL_STATUS_OFFSET })

// Tag Address stored in cache line 859
#define AXI_LLC_STATUS_TAG_859_REG_OFFSET 0x1adc
#define AXI_LLC_STATUS_TAG_859_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_859_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_859_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_859_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_859_CL_TAG_OFFSET })

// Status register of cache line 860
#define AXI_LLC_STATUS_STATUS_860_REG_OFFSET 0x1ae0
#define AXI_LLC_STATUS_STATUS_860_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_860_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_860_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_860_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_860_CL_STATUS_OFFSET })

// Tag Address stored in cache line 860
#define AXI_LLC_STATUS_TAG_860_REG_OFFSET 0x1ae4
#define AXI_LLC_STATUS_TAG_860_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_860_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_860_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_860_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_860_CL_TAG_OFFSET })

// Status register of cache line 861
#define AXI_LLC_STATUS_STATUS_861_REG_OFFSET 0x1ae8
#define AXI_LLC_STATUS_STATUS_861_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_861_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_861_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_861_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_861_CL_STATUS_OFFSET })

// Tag Address stored in cache line 861
#define AXI_LLC_STATUS_TAG_861_REG_OFFSET 0x1aec
#define AXI_LLC_STATUS_TAG_861_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_861_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_861_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_861_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_861_CL_TAG_OFFSET })

// Status register of cache line 862
#define AXI_LLC_STATUS_STATUS_862_REG_OFFSET 0x1af0
#define AXI_LLC_STATUS_STATUS_862_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_862_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_862_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_862_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_862_CL_STATUS_OFFSET })

// Tag Address stored in cache line 862
#define AXI_LLC_STATUS_TAG_862_REG_OFFSET 0x1af4
#define AXI_LLC_STATUS_TAG_862_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_862_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_862_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_862_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_862_CL_TAG_OFFSET })

// Status register of cache line 863
#define AXI_LLC_STATUS_STATUS_863_REG_OFFSET 0x1af8
#define AXI_LLC_STATUS_STATUS_863_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_863_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_863_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_863_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_863_CL_STATUS_OFFSET })

// Tag Address stored in cache line 863
#define AXI_LLC_STATUS_TAG_863_REG_OFFSET 0x1afc
#define AXI_LLC_STATUS_TAG_863_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_863_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_863_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_863_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_863_CL_TAG_OFFSET })

// Status register of cache line 864
#define AXI_LLC_STATUS_STATUS_864_REG_OFFSET 0x1b00
#define AXI_LLC_STATUS_STATUS_864_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_864_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_864_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_864_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_864_CL_STATUS_OFFSET })

// Tag Address stored in cache line 864
#define AXI_LLC_STATUS_TAG_864_REG_OFFSET 0x1b04
#define AXI_LLC_STATUS_TAG_864_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_864_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_864_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_864_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_864_CL_TAG_OFFSET })

// Status register of cache line 865
#define AXI_LLC_STATUS_STATUS_865_REG_OFFSET 0x1b08
#define AXI_LLC_STATUS_STATUS_865_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_865_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_865_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_865_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_865_CL_STATUS_OFFSET })

// Tag Address stored in cache line 865
#define AXI_LLC_STATUS_TAG_865_REG_OFFSET 0x1b0c
#define AXI_LLC_STATUS_TAG_865_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_865_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_865_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_865_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_865_CL_TAG_OFFSET })

// Status register of cache line 866
#define AXI_LLC_STATUS_STATUS_866_REG_OFFSET 0x1b10
#define AXI_LLC_STATUS_STATUS_866_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_866_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_866_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_866_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_866_CL_STATUS_OFFSET })

// Tag Address stored in cache line 866
#define AXI_LLC_STATUS_TAG_866_REG_OFFSET 0x1b14
#define AXI_LLC_STATUS_TAG_866_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_866_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_866_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_866_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_866_CL_TAG_OFFSET })

// Status register of cache line 867
#define AXI_LLC_STATUS_STATUS_867_REG_OFFSET 0x1b18
#define AXI_LLC_STATUS_STATUS_867_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_867_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_867_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_867_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_867_CL_STATUS_OFFSET })

// Tag Address stored in cache line 867
#define AXI_LLC_STATUS_TAG_867_REG_OFFSET 0x1b1c
#define AXI_LLC_STATUS_TAG_867_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_867_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_867_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_867_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_867_CL_TAG_OFFSET })

// Status register of cache line 868
#define AXI_LLC_STATUS_STATUS_868_REG_OFFSET 0x1b20
#define AXI_LLC_STATUS_STATUS_868_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_868_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_868_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_868_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_868_CL_STATUS_OFFSET })

// Tag Address stored in cache line 868
#define AXI_LLC_STATUS_TAG_868_REG_OFFSET 0x1b24
#define AXI_LLC_STATUS_TAG_868_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_868_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_868_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_868_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_868_CL_TAG_OFFSET })

// Status register of cache line 869
#define AXI_LLC_STATUS_STATUS_869_REG_OFFSET 0x1b28
#define AXI_LLC_STATUS_STATUS_869_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_869_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_869_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_869_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_869_CL_STATUS_OFFSET })

// Tag Address stored in cache line 869
#define AXI_LLC_STATUS_TAG_869_REG_OFFSET 0x1b2c
#define AXI_LLC_STATUS_TAG_869_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_869_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_869_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_869_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_869_CL_TAG_OFFSET })

// Status register of cache line 870
#define AXI_LLC_STATUS_STATUS_870_REG_OFFSET 0x1b30
#define AXI_LLC_STATUS_STATUS_870_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_870_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_870_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_870_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_870_CL_STATUS_OFFSET })

// Tag Address stored in cache line 870
#define AXI_LLC_STATUS_TAG_870_REG_OFFSET 0x1b34
#define AXI_LLC_STATUS_TAG_870_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_870_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_870_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_870_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_870_CL_TAG_OFFSET })

// Status register of cache line 871
#define AXI_LLC_STATUS_STATUS_871_REG_OFFSET 0x1b38
#define AXI_LLC_STATUS_STATUS_871_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_871_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_871_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_871_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_871_CL_STATUS_OFFSET })

// Tag Address stored in cache line 871
#define AXI_LLC_STATUS_TAG_871_REG_OFFSET 0x1b3c
#define AXI_LLC_STATUS_TAG_871_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_871_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_871_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_871_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_871_CL_TAG_OFFSET })

// Status register of cache line 872
#define AXI_LLC_STATUS_STATUS_872_REG_OFFSET 0x1b40
#define AXI_LLC_STATUS_STATUS_872_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_872_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_872_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_872_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_872_CL_STATUS_OFFSET })

// Tag Address stored in cache line 872
#define AXI_LLC_STATUS_TAG_872_REG_OFFSET 0x1b44
#define AXI_LLC_STATUS_TAG_872_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_872_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_872_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_872_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_872_CL_TAG_OFFSET })

// Status register of cache line 873
#define AXI_LLC_STATUS_STATUS_873_REG_OFFSET 0x1b48
#define AXI_LLC_STATUS_STATUS_873_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_873_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_873_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_873_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_873_CL_STATUS_OFFSET })

// Tag Address stored in cache line 873
#define AXI_LLC_STATUS_TAG_873_REG_OFFSET 0x1b4c
#define AXI_LLC_STATUS_TAG_873_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_873_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_873_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_873_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_873_CL_TAG_OFFSET })

// Status register of cache line 874
#define AXI_LLC_STATUS_STATUS_874_REG_OFFSET 0x1b50
#define AXI_LLC_STATUS_STATUS_874_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_874_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_874_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_874_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_874_CL_STATUS_OFFSET })

// Tag Address stored in cache line 874
#define AXI_LLC_STATUS_TAG_874_REG_OFFSET 0x1b54
#define AXI_LLC_STATUS_TAG_874_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_874_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_874_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_874_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_874_CL_TAG_OFFSET })

// Status register of cache line 875
#define AXI_LLC_STATUS_STATUS_875_REG_OFFSET 0x1b58
#define AXI_LLC_STATUS_STATUS_875_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_875_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_875_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_875_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_875_CL_STATUS_OFFSET })

// Tag Address stored in cache line 875
#define AXI_LLC_STATUS_TAG_875_REG_OFFSET 0x1b5c
#define AXI_LLC_STATUS_TAG_875_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_875_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_875_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_875_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_875_CL_TAG_OFFSET })

// Status register of cache line 876
#define AXI_LLC_STATUS_STATUS_876_REG_OFFSET 0x1b60
#define AXI_LLC_STATUS_STATUS_876_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_876_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_876_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_876_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_876_CL_STATUS_OFFSET })

// Tag Address stored in cache line 876
#define AXI_LLC_STATUS_TAG_876_REG_OFFSET 0x1b64
#define AXI_LLC_STATUS_TAG_876_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_876_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_876_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_876_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_876_CL_TAG_OFFSET })

// Status register of cache line 877
#define AXI_LLC_STATUS_STATUS_877_REG_OFFSET 0x1b68
#define AXI_LLC_STATUS_STATUS_877_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_877_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_877_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_877_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_877_CL_STATUS_OFFSET })

// Tag Address stored in cache line 877
#define AXI_LLC_STATUS_TAG_877_REG_OFFSET 0x1b6c
#define AXI_LLC_STATUS_TAG_877_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_877_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_877_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_877_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_877_CL_TAG_OFFSET })

// Status register of cache line 878
#define AXI_LLC_STATUS_STATUS_878_REG_OFFSET 0x1b70
#define AXI_LLC_STATUS_STATUS_878_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_878_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_878_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_878_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_878_CL_STATUS_OFFSET })

// Tag Address stored in cache line 878
#define AXI_LLC_STATUS_TAG_878_REG_OFFSET 0x1b74
#define AXI_LLC_STATUS_TAG_878_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_878_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_878_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_878_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_878_CL_TAG_OFFSET })

// Status register of cache line 879
#define AXI_LLC_STATUS_STATUS_879_REG_OFFSET 0x1b78
#define AXI_LLC_STATUS_STATUS_879_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_879_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_879_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_879_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_879_CL_STATUS_OFFSET })

// Tag Address stored in cache line 879
#define AXI_LLC_STATUS_TAG_879_REG_OFFSET 0x1b7c
#define AXI_LLC_STATUS_TAG_879_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_879_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_879_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_879_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_879_CL_TAG_OFFSET })

// Status register of cache line 880
#define AXI_LLC_STATUS_STATUS_880_REG_OFFSET 0x1b80
#define AXI_LLC_STATUS_STATUS_880_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_880_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_880_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_880_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_880_CL_STATUS_OFFSET })

// Tag Address stored in cache line 880
#define AXI_LLC_STATUS_TAG_880_REG_OFFSET 0x1b84
#define AXI_LLC_STATUS_TAG_880_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_880_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_880_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_880_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_880_CL_TAG_OFFSET })

// Status register of cache line 881
#define AXI_LLC_STATUS_STATUS_881_REG_OFFSET 0x1b88
#define AXI_LLC_STATUS_STATUS_881_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_881_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_881_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_881_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_881_CL_STATUS_OFFSET })

// Tag Address stored in cache line 881
#define AXI_LLC_STATUS_TAG_881_REG_OFFSET 0x1b8c
#define AXI_LLC_STATUS_TAG_881_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_881_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_881_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_881_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_881_CL_TAG_OFFSET })

// Status register of cache line 882
#define AXI_LLC_STATUS_STATUS_882_REG_OFFSET 0x1b90
#define AXI_LLC_STATUS_STATUS_882_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_882_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_882_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_882_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_882_CL_STATUS_OFFSET })

// Tag Address stored in cache line 882
#define AXI_LLC_STATUS_TAG_882_REG_OFFSET 0x1b94
#define AXI_LLC_STATUS_TAG_882_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_882_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_882_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_882_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_882_CL_TAG_OFFSET })

// Status register of cache line 883
#define AXI_LLC_STATUS_STATUS_883_REG_OFFSET 0x1b98
#define AXI_LLC_STATUS_STATUS_883_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_883_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_883_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_883_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_883_CL_STATUS_OFFSET })

// Tag Address stored in cache line 883
#define AXI_LLC_STATUS_TAG_883_REG_OFFSET 0x1b9c
#define AXI_LLC_STATUS_TAG_883_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_883_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_883_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_883_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_883_CL_TAG_OFFSET })

// Status register of cache line 884
#define AXI_LLC_STATUS_STATUS_884_REG_OFFSET 0x1ba0
#define AXI_LLC_STATUS_STATUS_884_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_884_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_884_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_884_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_884_CL_STATUS_OFFSET })

// Tag Address stored in cache line 884
#define AXI_LLC_STATUS_TAG_884_REG_OFFSET 0x1ba4
#define AXI_LLC_STATUS_TAG_884_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_884_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_884_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_884_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_884_CL_TAG_OFFSET })

// Status register of cache line 885
#define AXI_LLC_STATUS_STATUS_885_REG_OFFSET 0x1ba8
#define AXI_LLC_STATUS_STATUS_885_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_885_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_885_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_885_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_885_CL_STATUS_OFFSET })

// Tag Address stored in cache line 885
#define AXI_LLC_STATUS_TAG_885_REG_OFFSET 0x1bac
#define AXI_LLC_STATUS_TAG_885_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_885_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_885_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_885_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_885_CL_TAG_OFFSET })

// Status register of cache line 886
#define AXI_LLC_STATUS_STATUS_886_REG_OFFSET 0x1bb0
#define AXI_LLC_STATUS_STATUS_886_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_886_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_886_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_886_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_886_CL_STATUS_OFFSET })

// Tag Address stored in cache line 886
#define AXI_LLC_STATUS_TAG_886_REG_OFFSET 0x1bb4
#define AXI_LLC_STATUS_TAG_886_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_886_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_886_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_886_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_886_CL_TAG_OFFSET })

// Status register of cache line 887
#define AXI_LLC_STATUS_STATUS_887_REG_OFFSET 0x1bb8
#define AXI_LLC_STATUS_STATUS_887_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_887_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_887_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_887_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_887_CL_STATUS_OFFSET })

// Tag Address stored in cache line 887
#define AXI_LLC_STATUS_TAG_887_REG_OFFSET 0x1bbc
#define AXI_LLC_STATUS_TAG_887_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_887_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_887_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_887_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_887_CL_TAG_OFFSET })

// Status register of cache line 888
#define AXI_LLC_STATUS_STATUS_888_REG_OFFSET 0x1bc0
#define AXI_LLC_STATUS_STATUS_888_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_888_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_888_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_888_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_888_CL_STATUS_OFFSET })

// Tag Address stored in cache line 888
#define AXI_LLC_STATUS_TAG_888_REG_OFFSET 0x1bc4
#define AXI_LLC_STATUS_TAG_888_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_888_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_888_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_888_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_888_CL_TAG_OFFSET })

// Status register of cache line 889
#define AXI_LLC_STATUS_STATUS_889_REG_OFFSET 0x1bc8
#define AXI_LLC_STATUS_STATUS_889_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_889_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_889_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_889_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_889_CL_STATUS_OFFSET })

// Tag Address stored in cache line 889
#define AXI_LLC_STATUS_TAG_889_REG_OFFSET 0x1bcc
#define AXI_LLC_STATUS_TAG_889_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_889_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_889_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_889_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_889_CL_TAG_OFFSET })

// Status register of cache line 890
#define AXI_LLC_STATUS_STATUS_890_REG_OFFSET 0x1bd0
#define AXI_LLC_STATUS_STATUS_890_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_890_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_890_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_890_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_890_CL_STATUS_OFFSET })

// Tag Address stored in cache line 890
#define AXI_LLC_STATUS_TAG_890_REG_OFFSET 0x1bd4
#define AXI_LLC_STATUS_TAG_890_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_890_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_890_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_890_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_890_CL_TAG_OFFSET })

// Status register of cache line 891
#define AXI_LLC_STATUS_STATUS_891_REG_OFFSET 0x1bd8
#define AXI_LLC_STATUS_STATUS_891_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_891_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_891_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_891_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_891_CL_STATUS_OFFSET })

// Tag Address stored in cache line 891
#define AXI_LLC_STATUS_TAG_891_REG_OFFSET 0x1bdc
#define AXI_LLC_STATUS_TAG_891_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_891_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_891_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_891_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_891_CL_TAG_OFFSET })

// Status register of cache line 892
#define AXI_LLC_STATUS_STATUS_892_REG_OFFSET 0x1be0
#define AXI_LLC_STATUS_STATUS_892_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_892_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_892_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_892_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_892_CL_STATUS_OFFSET })

// Tag Address stored in cache line 892
#define AXI_LLC_STATUS_TAG_892_REG_OFFSET 0x1be4
#define AXI_LLC_STATUS_TAG_892_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_892_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_892_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_892_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_892_CL_TAG_OFFSET })

// Status register of cache line 893
#define AXI_LLC_STATUS_STATUS_893_REG_OFFSET 0x1be8
#define AXI_LLC_STATUS_STATUS_893_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_893_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_893_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_893_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_893_CL_STATUS_OFFSET })

// Tag Address stored in cache line 893
#define AXI_LLC_STATUS_TAG_893_REG_OFFSET 0x1bec
#define AXI_LLC_STATUS_TAG_893_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_893_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_893_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_893_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_893_CL_TAG_OFFSET })

// Status register of cache line 894
#define AXI_LLC_STATUS_STATUS_894_REG_OFFSET 0x1bf0
#define AXI_LLC_STATUS_STATUS_894_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_894_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_894_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_894_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_894_CL_STATUS_OFFSET })

// Tag Address stored in cache line 894
#define AXI_LLC_STATUS_TAG_894_REG_OFFSET 0x1bf4
#define AXI_LLC_STATUS_TAG_894_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_894_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_894_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_894_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_894_CL_TAG_OFFSET })

// Status register of cache line 895
#define AXI_LLC_STATUS_STATUS_895_REG_OFFSET 0x1bf8
#define AXI_LLC_STATUS_STATUS_895_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_895_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_895_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_895_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_895_CL_STATUS_OFFSET })

// Tag Address stored in cache line 895
#define AXI_LLC_STATUS_TAG_895_REG_OFFSET 0x1bfc
#define AXI_LLC_STATUS_TAG_895_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_895_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_895_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_895_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_895_CL_TAG_OFFSET })

// Status register of cache line 896
#define AXI_LLC_STATUS_STATUS_896_REG_OFFSET 0x1c00
#define AXI_LLC_STATUS_STATUS_896_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_896_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_896_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_896_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_896_CL_STATUS_OFFSET })

// Tag Address stored in cache line 896
#define AXI_LLC_STATUS_TAG_896_REG_OFFSET 0x1c04
#define AXI_LLC_STATUS_TAG_896_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_896_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_896_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_896_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_896_CL_TAG_OFFSET })

// Status register of cache line 897
#define AXI_LLC_STATUS_STATUS_897_REG_OFFSET 0x1c08
#define AXI_LLC_STATUS_STATUS_897_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_897_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_897_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_897_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_897_CL_STATUS_OFFSET })

// Tag Address stored in cache line 897
#define AXI_LLC_STATUS_TAG_897_REG_OFFSET 0x1c0c
#define AXI_LLC_STATUS_TAG_897_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_897_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_897_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_897_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_897_CL_TAG_OFFSET })

// Status register of cache line 898
#define AXI_LLC_STATUS_STATUS_898_REG_OFFSET 0x1c10
#define AXI_LLC_STATUS_STATUS_898_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_898_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_898_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_898_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_898_CL_STATUS_OFFSET })

// Tag Address stored in cache line 898
#define AXI_LLC_STATUS_TAG_898_REG_OFFSET 0x1c14
#define AXI_LLC_STATUS_TAG_898_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_898_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_898_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_898_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_898_CL_TAG_OFFSET })

// Status register of cache line 899
#define AXI_LLC_STATUS_STATUS_899_REG_OFFSET 0x1c18
#define AXI_LLC_STATUS_STATUS_899_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_899_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_899_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_899_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_899_CL_STATUS_OFFSET })

// Tag Address stored in cache line 899
#define AXI_LLC_STATUS_TAG_899_REG_OFFSET 0x1c1c
#define AXI_LLC_STATUS_TAG_899_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_899_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_899_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_899_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_899_CL_TAG_OFFSET })

// Status register of cache line 900
#define AXI_LLC_STATUS_STATUS_900_REG_OFFSET 0x1c20
#define AXI_LLC_STATUS_STATUS_900_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_900_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_900_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_900_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_900_CL_STATUS_OFFSET })

// Tag Address stored in cache line 900
#define AXI_LLC_STATUS_TAG_900_REG_OFFSET 0x1c24
#define AXI_LLC_STATUS_TAG_900_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_900_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_900_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_900_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_900_CL_TAG_OFFSET })

// Status register of cache line 901
#define AXI_LLC_STATUS_STATUS_901_REG_OFFSET 0x1c28
#define AXI_LLC_STATUS_STATUS_901_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_901_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_901_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_901_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_901_CL_STATUS_OFFSET })

// Tag Address stored in cache line 901
#define AXI_LLC_STATUS_TAG_901_REG_OFFSET 0x1c2c
#define AXI_LLC_STATUS_TAG_901_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_901_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_901_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_901_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_901_CL_TAG_OFFSET })

// Status register of cache line 902
#define AXI_LLC_STATUS_STATUS_902_REG_OFFSET 0x1c30
#define AXI_LLC_STATUS_STATUS_902_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_902_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_902_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_902_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_902_CL_STATUS_OFFSET })

// Tag Address stored in cache line 902
#define AXI_LLC_STATUS_TAG_902_REG_OFFSET 0x1c34
#define AXI_LLC_STATUS_TAG_902_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_902_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_902_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_902_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_902_CL_TAG_OFFSET })

// Status register of cache line 903
#define AXI_LLC_STATUS_STATUS_903_REG_OFFSET 0x1c38
#define AXI_LLC_STATUS_STATUS_903_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_903_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_903_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_903_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_903_CL_STATUS_OFFSET })

// Tag Address stored in cache line 903
#define AXI_LLC_STATUS_TAG_903_REG_OFFSET 0x1c3c
#define AXI_LLC_STATUS_TAG_903_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_903_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_903_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_903_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_903_CL_TAG_OFFSET })

// Status register of cache line 904
#define AXI_LLC_STATUS_STATUS_904_REG_OFFSET 0x1c40
#define AXI_LLC_STATUS_STATUS_904_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_904_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_904_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_904_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_904_CL_STATUS_OFFSET })

// Tag Address stored in cache line 904
#define AXI_LLC_STATUS_TAG_904_REG_OFFSET 0x1c44
#define AXI_LLC_STATUS_TAG_904_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_904_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_904_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_904_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_904_CL_TAG_OFFSET })

// Status register of cache line 905
#define AXI_LLC_STATUS_STATUS_905_REG_OFFSET 0x1c48
#define AXI_LLC_STATUS_STATUS_905_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_905_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_905_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_905_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_905_CL_STATUS_OFFSET })

// Tag Address stored in cache line 905
#define AXI_LLC_STATUS_TAG_905_REG_OFFSET 0x1c4c
#define AXI_LLC_STATUS_TAG_905_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_905_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_905_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_905_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_905_CL_TAG_OFFSET })

// Status register of cache line 906
#define AXI_LLC_STATUS_STATUS_906_REG_OFFSET 0x1c50
#define AXI_LLC_STATUS_STATUS_906_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_906_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_906_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_906_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_906_CL_STATUS_OFFSET })

// Tag Address stored in cache line 906
#define AXI_LLC_STATUS_TAG_906_REG_OFFSET 0x1c54
#define AXI_LLC_STATUS_TAG_906_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_906_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_906_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_906_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_906_CL_TAG_OFFSET })

// Status register of cache line 907
#define AXI_LLC_STATUS_STATUS_907_REG_OFFSET 0x1c58
#define AXI_LLC_STATUS_STATUS_907_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_907_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_907_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_907_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_907_CL_STATUS_OFFSET })

// Tag Address stored in cache line 907
#define AXI_LLC_STATUS_TAG_907_REG_OFFSET 0x1c5c
#define AXI_LLC_STATUS_TAG_907_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_907_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_907_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_907_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_907_CL_TAG_OFFSET })

// Status register of cache line 908
#define AXI_LLC_STATUS_STATUS_908_REG_OFFSET 0x1c60
#define AXI_LLC_STATUS_STATUS_908_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_908_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_908_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_908_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_908_CL_STATUS_OFFSET })

// Tag Address stored in cache line 908
#define AXI_LLC_STATUS_TAG_908_REG_OFFSET 0x1c64
#define AXI_LLC_STATUS_TAG_908_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_908_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_908_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_908_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_908_CL_TAG_OFFSET })

// Status register of cache line 909
#define AXI_LLC_STATUS_STATUS_909_REG_OFFSET 0x1c68
#define AXI_LLC_STATUS_STATUS_909_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_909_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_909_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_909_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_909_CL_STATUS_OFFSET })

// Tag Address stored in cache line 909
#define AXI_LLC_STATUS_TAG_909_REG_OFFSET 0x1c6c
#define AXI_LLC_STATUS_TAG_909_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_909_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_909_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_909_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_909_CL_TAG_OFFSET })

// Status register of cache line 910
#define AXI_LLC_STATUS_STATUS_910_REG_OFFSET 0x1c70
#define AXI_LLC_STATUS_STATUS_910_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_910_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_910_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_910_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_910_CL_STATUS_OFFSET })

// Tag Address stored in cache line 910
#define AXI_LLC_STATUS_TAG_910_REG_OFFSET 0x1c74
#define AXI_LLC_STATUS_TAG_910_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_910_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_910_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_910_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_910_CL_TAG_OFFSET })

// Status register of cache line 911
#define AXI_LLC_STATUS_STATUS_911_REG_OFFSET 0x1c78
#define AXI_LLC_STATUS_STATUS_911_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_911_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_911_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_911_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_911_CL_STATUS_OFFSET })

// Tag Address stored in cache line 911
#define AXI_LLC_STATUS_TAG_911_REG_OFFSET 0x1c7c
#define AXI_LLC_STATUS_TAG_911_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_911_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_911_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_911_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_911_CL_TAG_OFFSET })

// Status register of cache line 912
#define AXI_LLC_STATUS_STATUS_912_REG_OFFSET 0x1c80
#define AXI_LLC_STATUS_STATUS_912_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_912_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_912_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_912_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_912_CL_STATUS_OFFSET })

// Tag Address stored in cache line 912
#define AXI_LLC_STATUS_TAG_912_REG_OFFSET 0x1c84
#define AXI_LLC_STATUS_TAG_912_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_912_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_912_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_912_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_912_CL_TAG_OFFSET })

// Status register of cache line 913
#define AXI_LLC_STATUS_STATUS_913_REG_OFFSET 0x1c88
#define AXI_LLC_STATUS_STATUS_913_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_913_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_913_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_913_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_913_CL_STATUS_OFFSET })

// Tag Address stored in cache line 913
#define AXI_LLC_STATUS_TAG_913_REG_OFFSET 0x1c8c
#define AXI_LLC_STATUS_TAG_913_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_913_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_913_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_913_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_913_CL_TAG_OFFSET })

// Status register of cache line 914
#define AXI_LLC_STATUS_STATUS_914_REG_OFFSET 0x1c90
#define AXI_LLC_STATUS_STATUS_914_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_914_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_914_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_914_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_914_CL_STATUS_OFFSET })

// Tag Address stored in cache line 914
#define AXI_LLC_STATUS_TAG_914_REG_OFFSET 0x1c94
#define AXI_LLC_STATUS_TAG_914_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_914_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_914_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_914_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_914_CL_TAG_OFFSET })

// Status register of cache line 915
#define AXI_LLC_STATUS_STATUS_915_REG_OFFSET 0x1c98
#define AXI_LLC_STATUS_STATUS_915_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_915_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_915_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_915_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_915_CL_STATUS_OFFSET })

// Tag Address stored in cache line 915
#define AXI_LLC_STATUS_TAG_915_REG_OFFSET 0x1c9c
#define AXI_LLC_STATUS_TAG_915_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_915_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_915_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_915_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_915_CL_TAG_OFFSET })

// Status register of cache line 916
#define AXI_LLC_STATUS_STATUS_916_REG_OFFSET 0x1ca0
#define AXI_LLC_STATUS_STATUS_916_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_916_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_916_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_916_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_916_CL_STATUS_OFFSET })

// Tag Address stored in cache line 916
#define AXI_LLC_STATUS_TAG_916_REG_OFFSET 0x1ca4
#define AXI_LLC_STATUS_TAG_916_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_916_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_916_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_916_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_916_CL_TAG_OFFSET })

// Status register of cache line 917
#define AXI_LLC_STATUS_STATUS_917_REG_OFFSET 0x1ca8
#define AXI_LLC_STATUS_STATUS_917_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_917_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_917_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_917_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_917_CL_STATUS_OFFSET })

// Tag Address stored in cache line 917
#define AXI_LLC_STATUS_TAG_917_REG_OFFSET 0x1cac
#define AXI_LLC_STATUS_TAG_917_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_917_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_917_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_917_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_917_CL_TAG_OFFSET })

// Status register of cache line 918
#define AXI_LLC_STATUS_STATUS_918_REG_OFFSET 0x1cb0
#define AXI_LLC_STATUS_STATUS_918_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_918_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_918_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_918_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_918_CL_STATUS_OFFSET })

// Tag Address stored in cache line 918
#define AXI_LLC_STATUS_TAG_918_REG_OFFSET 0x1cb4
#define AXI_LLC_STATUS_TAG_918_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_918_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_918_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_918_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_918_CL_TAG_OFFSET })

// Status register of cache line 919
#define AXI_LLC_STATUS_STATUS_919_REG_OFFSET 0x1cb8
#define AXI_LLC_STATUS_STATUS_919_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_919_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_919_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_919_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_919_CL_STATUS_OFFSET })

// Tag Address stored in cache line 919
#define AXI_LLC_STATUS_TAG_919_REG_OFFSET 0x1cbc
#define AXI_LLC_STATUS_TAG_919_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_919_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_919_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_919_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_919_CL_TAG_OFFSET })

// Status register of cache line 920
#define AXI_LLC_STATUS_STATUS_920_REG_OFFSET 0x1cc0
#define AXI_LLC_STATUS_STATUS_920_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_920_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_920_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_920_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_920_CL_STATUS_OFFSET })

// Tag Address stored in cache line 920
#define AXI_LLC_STATUS_TAG_920_REG_OFFSET 0x1cc4
#define AXI_LLC_STATUS_TAG_920_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_920_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_920_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_920_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_920_CL_TAG_OFFSET })

// Status register of cache line 921
#define AXI_LLC_STATUS_STATUS_921_REG_OFFSET 0x1cc8
#define AXI_LLC_STATUS_STATUS_921_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_921_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_921_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_921_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_921_CL_STATUS_OFFSET })

// Tag Address stored in cache line 921
#define AXI_LLC_STATUS_TAG_921_REG_OFFSET 0x1ccc
#define AXI_LLC_STATUS_TAG_921_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_921_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_921_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_921_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_921_CL_TAG_OFFSET })

// Status register of cache line 922
#define AXI_LLC_STATUS_STATUS_922_REG_OFFSET 0x1cd0
#define AXI_LLC_STATUS_STATUS_922_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_922_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_922_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_922_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_922_CL_STATUS_OFFSET })

// Tag Address stored in cache line 922
#define AXI_LLC_STATUS_TAG_922_REG_OFFSET 0x1cd4
#define AXI_LLC_STATUS_TAG_922_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_922_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_922_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_922_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_922_CL_TAG_OFFSET })

// Status register of cache line 923
#define AXI_LLC_STATUS_STATUS_923_REG_OFFSET 0x1cd8
#define AXI_LLC_STATUS_STATUS_923_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_923_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_923_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_923_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_923_CL_STATUS_OFFSET })

// Tag Address stored in cache line 923
#define AXI_LLC_STATUS_TAG_923_REG_OFFSET 0x1cdc
#define AXI_LLC_STATUS_TAG_923_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_923_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_923_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_923_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_923_CL_TAG_OFFSET })

// Status register of cache line 924
#define AXI_LLC_STATUS_STATUS_924_REG_OFFSET 0x1ce0
#define AXI_LLC_STATUS_STATUS_924_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_924_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_924_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_924_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_924_CL_STATUS_OFFSET })

// Tag Address stored in cache line 924
#define AXI_LLC_STATUS_TAG_924_REG_OFFSET 0x1ce4
#define AXI_LLC_STATUS_TAG_924_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_924_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_924_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_924_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_924_CL_TAG_OFFSET })

// Status register of cache line 925
#define AXI_LLC_STATUS_STATUS_925_REG_OFFSET 0x1ce8
#define AXI_LLC_STATUS_STATUS_925_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_925_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_925_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_925_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_925_CL_STATUS_OFFSET })

// Tag Address stored in cache line 925
#define AXI_LLC_STATUS_TAG_925_REG_OFFSET 0x1cec
#define AXI_LLC_STATUS_TAG_925_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_925_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_925_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_925_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_925_CL_TAG_OFFSET })

// Status register of cache line 926
#define AXI_LLC_STATUS_STATUS_926_REG_OFFSET 0x1cf0
#define AXI_LLC_STATUS_STATUS_926_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_926_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_926_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_926_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_926_CL_STATUS_OFFSET })

// Tag Address stored in cache line 926
#define AXI_LLC_STATUS_TAG_926_REG_OFFSET 0x1cf4
#define AXI_LLC_STATUS_TAG_926_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_926_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_926_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_926_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_926_CL_TAG_OFFSET })

// Status register of cache line 927
#define AXI_LLC_STATUS_STATUS_927_REG_OFFSET 0x1cf8
#define AXI_LLC_STATUS_STATUS_927_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_927_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_927_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_927_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_927_CL_STATUS_OFFSET })

// Tag Address stored in cache line 927
#define AXI_LLC_STATUS_TAG_927_REG_OFFSET 0x1cfc
#define AXI_LLC_STATUS_TAG_927_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_927_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_927_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_927_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_927_CL_TAG_OFFSET })

// Status register of cache line 928
#define AXI_LLC_STATUS_STATUS_928_REG_OFFSET 0x1d00
#define AXI_LLC_STATUS_STATUS_928_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_928_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_928_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_928_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_928_CL_STATUS_OFFSET })

// Tag Address stored in cache line 928
#define AXI_LLC_STATUS_TAG_928_REG_OFFSET 0x1d04
#define AXI_LLC_STATUS_TAG_928_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_928_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_928_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_928_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_928_CL_TAG_OFFSET })

// Status register of cache line 929
#define AXI_LLC_STATUS_STATUS_929_REG_OFFSET 0x1d08
#define AXI_LLC_STATUS_STATUS_929_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_929_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_929_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_929_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_929_CL_STATUS_OFFSET })

// Tag Address stored in cache line 929
#define AXI_LLC_STATUS_TAG_929_REG_OFFSET 0x1d0c
#define AXI_LLC_STATUS_TAG_929_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_929_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_929_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_929_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_929_CL_TAG_OFFSET })

// Status register of cache line 930
#define AXI_LLC_STATUS_STATUS_930_REG_OFFSET 0x1d10
#define AXI_LLC_STATUS_STATUS_930_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_930_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_930_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_930_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_930_CL_STATUS_OFFSET })

// Tag Address stored in cache line 930
#define AXI_LLC_STATUS_TAG_930_REG_OFFSET 0x1d14
#define AXI_LLC_STATUS_TAG_930_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_930_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_930_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_930_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_930_CL_TAG_OFFSET })

// Status register of cache line 931
#define AXI_LLC_STATUS_STATUS_931_REG_OFFSET 0x1d18
#define AXI_LLC_STATUS_STATUS_931_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_931_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_931_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_931_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_931_CL_STATUS_OFFSET })

// Tag Address stored in cache line 931
#define AXI_LLC_STATUS_TAG_931_REG_OFFSET 0x1d1c
#define AXI_LLC_STATUS_TAG_931_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_931_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_931_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_931_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_931_CL_TAG_OFFSET })

// Status register of cache line 932
#define AXI_LLC_STATUS_STATUS_932_REG_OFFSET 0x1d20
#define AXI_LLC_STATUS_STATUS_932_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_932_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_932_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_932_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_932_CL_STATUS_OFFSET })

// Tag Address stored in cache line 932
#define AXI_LLC_STATUS_TAG_932_REG_OFFSET 0x1d24
#define AXI_LLC_STATUS_TAG_932_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_932_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_932_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_932_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_932_CL_TAG_OFFSET })

// Status register of cache line 933
#define AXI_LLC_STATUS_STATUS_933_REG_OFFSET 0x1d28
#define AXI_LLC_STATUS_STATUS_933_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_933_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_933_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_933_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_933_CL_STATUS_OFFSET })

// Tag Address stored in cache line 933
#define AXI_LLC_STATUS_TAG_933_REG_OFFSET 0x1d2c
#define AXI_LLC_STATUS_TAG_933_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_933_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_933_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_933_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_933_CL_TAG_OFFSET })

// Status register of cache line 934
#define AXI_LLC_STATUS_STATUS_934_REG_OFFSET 0x1d30
#define AXI_LLC_STATUS_STATUS_934_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_934_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_934_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_934_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_934_CL_STATUS_OFFSET })

// Tag Address stored in cache line 934
#define AXI_LLC_STATUS_TAG_934_REG_OFFSET 0x1d34
#define AXI_LLC_STATUS_TAG_934_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_934_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_934_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_934_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_934_CL_TAG_OFFSET })

// Status register of cache line 935
#define AXI_LLC_STATUS_STATUS_935_REG_OFFSET 0x1d38
#define AXI_LLC_STATUS_STATUS_935_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_935_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_935_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_935_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_935_CL_STATUS_OFFSET })

// Tag Address stored in cache line 935
#define AXI_LLC_STATUS_TAG_935_REG_OFFSET 0x1d3c
#define AXI_LLC_STATUS_TAG_935_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_935_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_935_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_935_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_935_CL_TAG_OFFSET })

// Status register of cache line 936
#define AXI_LLC_STATUS_STATUS_936_REG_OFFSET 0x1d40
#define AXI_LLC_STATUS_STATUS_936_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_936_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_936_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_936_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_936_CL_STATUS_OFFSET })

// Tag Address stored in cache line 936
#define AXI_LLC_STATUS_TAG_936_REG_OFFSET 0x1d44
#define AXI_LLC_STATUS_TAG_936_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_936_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_936_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_936_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_936_CL_TAG_OFFSET })

// Status register of cache line 937
#define AXI_LLC_STATUS_STATUS_937_REG_OFFSET 0x1d48
#define AXI_LLC_STATUS_STATUS_937_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_937_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_937_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_937_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_937_CL_STATUS_OFFSET })

// Tag Address stored in cache line 937
#define AXI_LLC_STATUS_TAG_937_REG_OFFSET 0x1d4c
#define AXI_LLC_STATUS_TAG_937_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_937_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_937_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_937_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_937_CL_TAG_OFFSET })

// Status register of cache line 938
#define AXI_LLC_STATUS_STATUS_938_REG_OFFSET 0x1d50
#define AXI_LLC_STATUS_STATUS_938_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_938_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_938_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_938_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_938_CL_STATUS_OFFSET })

// Tag Address stored in cache line 938
#define AXI_LLC_STATUS_TAG_938_REG_OFFSET 0x1d54
#define AXI_LLC_STATUS_TAG_938_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_938_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_938_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_938_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_938_CL_TAG_OFFSET })

// Status register of cache line 939
#define AXI_LLC_STATUS_STATUS_939_REG_OFFSET 0x1d58
#define AXI_LLC_STATUS_STATUS_939_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_939_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_939_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_939_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_939_CL_STATUS_OFFSET })

// Tag Address stored in cache line 939
#define AXI_LLC_STATUS_TAG_939_REG_OFFSET 0x1d5c
#define AXI_LLC_STATUS_TAG_939_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_939_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_939_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_939_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_939_CL_TAG_OFFSET })

// Status register of cache line 940
#define AXI_LLC_STATUS_STATUS_940_REG_OFFSET 0x1d60
#define AXI_LLC_STATUS_STATUS_940_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_940_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_940_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_940_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_940_CL_STATUS_OFFSET })

// Tag Address stored in cache line 940
#define AXI_LLC_STATUS_TAG_940_REG_OFFSET 0x1d64
#define AXI_LLC_STATUS_TAG_940_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_940_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_940_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_940_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_940_CL_TAG_OFFSET })

// Status register of cache line 941
#define AXI_LLC_STATUS_STATUS_941_REG_OFFSET 0x1d68
#define AXI_LLC_STATUS_STATUS_941_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_941_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_941_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_941_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_941_CL_STATUS_OFFSET })

// Tag Address stored in cache line 941
#define AXI_LLC_STATUS_TAG_941_REG_OFFSET 0x1d6c
#define AXI_LLC_STATUS_TAG_941_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_941_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_941_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_941_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_941_CL_TAG_OFFSET })

// Status register of cache line 942
#define AXI_LLC_STATUS_STATUS_942_REG_OFFSET 0x1d70
#define AXI_LLC_STATUS_STATUS_942_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_942_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_942_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_942_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_942_CL_STATUS_OFFSET })

// Tag Address stored in cache line 942
#define AXI_LLC_STATUS_TAG_942_REG_OFFSET 0x1d74
#define AXI_LLC_STATUS_TAG_942_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_942_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_942_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_942_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_942_CL_TAG_OFFSET })

// Status register of cache line 943
#define AXI_LLC_STATUS_STATUS_943_REG_OFFSET 0x1d78
#define AXI_LLC_STATUS_STATUS_943_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_943_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_943_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_943_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_943_CL_STATUS_OFFSET })

// Tag Address stored in cache line 943
#define AXI_LLC_STATUS_TAG_943_REG_OFFSET 0x1d7c
#define AXI_LLC_STATUS_TAG_943_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_943_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_943_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_943_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_943_CL_TAG_OFFSET })

// Status register of cache line 944
#define AXI_LLC_STATUS_STATUS_944_REG_OFFSET 0x1d80
#define AXI_LLC_STATUS_STATUS_944_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_944_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_944_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_944_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_944_CL_STATUS_OFFSET })

// Tag Address stored in cache line 944
#define AXI_LLC_STATUS_TAG_944_REG_OFFSET 0x1d84
#define AXI_LLC_STATUS_TAG_944_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_944_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_944_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_944_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_944_CL_TAG_OFFSET })

// Status register of cache line 945
#define AXI_LLC_STATUS_STATUS_945_REG_OFFSET 0x1d88
#define AXI_LLC_STATUS_STATUS_945_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_945_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_945_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_945_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_945_CL_STATUS_OFFSET })

// Tag Address stored in cache line 945
#define AXI_LLC_STATUS_TAG_945_REG_OFFSET 0x1d8c
#define AXI_LLC_STATUS_TAG_945_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_945_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_945_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_945_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_945_CL_TAG_OFFSET })

// Status register of cache line 946
#define AXI_LLC_STATUS_STATUS_946_REG_OFFSET 0x1d90
#define AXI_LLC_STATUS_STATUS_946_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_946_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_946_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_946_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_946_CL_STATUS_OFFSET })

// Tag Address stored in cache line 946
#define AXI_LLC_STATUS_TAG_946_REG_OFFSET 0x1d94
#define AXI_LLC_STATUS_TAG_946_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_946_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_946_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_946_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_946_CL_TAG_OFFSET })

// Status register of cache line 947
#define AXI_LLC_STATUS_STATUS_947_REG_OFFSET 0x1d98
#define AXI_LLC_STATUS_STATUS_947_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_947_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_947_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_947_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_947_CL_STATUS_OFFSET })

// Tag Address stored in cache line 947
#define AXI_LLC_STATUS_TAG_947_REG_OFFSET 0x1d9c
#define AXI_LLC_STATUS_TAG_947_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_947_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_947_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_947_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_947_CL_TAG_OFFSET })

// Status register of cache line 948
#define AXI_LLC_STATUS_STATUS_948_REG_OFFSET 0x1da0
#define AXI_LLC_STATUS_STATUS_948_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_948_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_948_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_948_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_948_CL_STATUS_OFFSET })

// Tag Address stored in cache line 948
#define AXI_LLC_STATUS_TAG_948_REG_OFFSET 0x1da4
#define AXI_LLC_STATUS_TAG_948_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_948_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_948_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_948_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_948_CL_TAG_OFFSET })

// Status register of cache line 949
#define AXI_LLC_STATUS_STATUS_949_REG_OFFSET 0x1da8
#define AXI_LLC_STATUS_STATUS_949_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_949_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_949_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_949_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_949_CL_STATUS_OFFSET })

// Tag Address stored in cache line 949
#define AXI_LLC_STATUS_TAG_949_REG_OFFSET 0x1dac
#define AXI_LLC_STATUS_TAG_949_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_949_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_949_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_949_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_949_CL_TAG_OFFSET })

// Status register of cache line 950
#define AXI_LLC_STATUS_STATUS_950_REG_OFFSET 0x1db0
#define AXI_LLC_STATUS_STATUS_950_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_950_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_950_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_950_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_950_CL_STATUS_OFFSET })

// Tag Address stored in cache line 950
#define AXI_LLC_STATUS_TAG_950_REG_OFFSET 0x1db4
#define AXI_LLC_STATUS_TAG_950_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_950_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_950_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_950_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_950_CL_TAG_OFFSET })

// Status register of cache line 951
#define AXI_LLC_STATUS_STATUS_951_REG_OFFSET 0x1db8
#define AXI_LLC_STATUS_STATUS_951_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_951_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_951_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_951_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_951_CL_STATUS_OFFSET })

// Tag Address stored in cache line 951
#define AXI_LLC_STATUS_TAG_951_REG_OFFSET 0x1dbc
#define AXI_LLC_STATUS_TAG_951_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_951_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_951_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_951_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_951_CL_TAG_OFFSET })

// Status register of cache line 952
#define AXI_LLC_STATUS_STATUS_952_REG_OFFSET 0x1dc0
#define AXI_LLC_STATUS_STATUS_952_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_952_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_952_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_952_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_952_CL_STATUS_OFFSET })

// Tag Address stored in cache line 952
#define AXI_LLC_STATUS_TAG_952_REG_OFFSET 0x1dc4
#define AXI_LLC_STATUS_TAG_952_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_952_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_952_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_952_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_952_CL_TAG_OFFSET })

// Status register of cache line 953
#define AXI_LLC_STATUS_STATUS_953_REG_OFFSET 0x1dc8
#define AXI_LLC_STATUS_STATUS_953_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_953_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_953_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_953_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_953_CL_STATUS_OFFSET })

// Tag Address stored in cache line 953
#define AXI_LLC_STATUS_TAG_953_REG_OFFSET 0x1dcc
#define AXI_LLC_STATUS_TAG_953_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_953_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_953_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_953_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_953_CL_TAG_OFFSET })

// Status register of cache line 954
#define AXI_LLC_STATUS_STATUS_954_REG_OFFSET 0x1dd0
#define AXI_LLC_STATUS_STATUS_954_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_954_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_954_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_954_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_954_CL_STATUS_OFFSET })

// Tag Address stored in cache line 954
#define AXI_LLC_STATUS_TAG_954_REG_OFFSET 0x1dd4
#define AXI_LLC_STATUS_TAG_954_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_954_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_954_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_954_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_954_CL_TAG_OFFSET })

// Status register of cache line 955
#define AXI_LLC_STATUS_STATUS_955_REG_OFFSET 0x1dd8
#define AXI_LLC_STATUS_STATUS_955_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_955_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_955_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_955_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_955_CL_STATUS_OFFSET })

// Tag Address stored in cache line 955
#define AXI_LLC_STATUS_TAG_955_REG_OFFSET 0x1ddc
#define AXI_LLC_STATUS_TAG_955_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_955_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_955_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_955_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_955_CL_TAG_OFFSET })

// Status register of cache line 956
#define AXI_LLC_STATUS_STATUS_956_REG_OFFSET 0x1de0
#define AXI_LLC_STATUS_STATUS_956_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_956_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_956_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_956_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_956_CL_STATUS_OFFSET })

// Tag Address stored in cache line 956
#define AXI_LLC_STATUS_TAG_956_REG_OFFSET 0x1de4
#define AXI_LLC_STATUS_TAG_956_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_956_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_956_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_956_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_956_CL_TAG_OFFSET })

// Status register of cache line 957
#define AXI_LLC_STATUS_STATUS_957_REG_OFFSET 0x1de8
#define AXI_LLC_STATUS_STATUS_957_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_957_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_957_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_957_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_957_CL_STATUS_OFFSET })

// Tag Address stored in cache line 957
#define AXI_LLC_STATUS_TAG_957_REG_OFFSET 0x1dec
#define AXI_LLC_STATUS_TAG_957_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_957_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_957_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_957_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_957_CL_TAG_OFFSET })

// Status register of cache line 958
#define AXI_LLC_STATUS_STATUS_958_REG_OFFSET 0x1df0
#define AXI_LLC_STATUS_STATUS_958_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_958_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_958_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_958_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_958_CL_STATUS_OFFSET })

// Tag Address stored in cache line 958
#define AXI_LLC_STATUS_TAG_958_REG_OFFSET 0x1df4
#define AXI_LLC_STATUS_TAG_958_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_958_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_958_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_958_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_958_CL_TAG_OFFSET })

// Status register of cache line 959
#define AXI_LLC_STATUS_STATUS_959_REG_OFFSET 0x1df8
#define AXI_LLC_STATUS_STATUS_959_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_959_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_959_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_959_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_959_CL_STATUS_OFFSET })

// Tag Address stored in cache line 959
#define AXI_LLC_STATUS_TAG_959_REG_OFFSET 0x1dfc
#define AXI_LLC_STATUS_TAG_959_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_959_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_959_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_959_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_959_CL_TAG_OFFSET })

// Status register of cache line 960
#define AXI_LLC_STATUS_STATUS_960_REG_OFFSET 0x1e00
#define AXI_LLC_STATUS_STATUS_960_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_960_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_960_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_960_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_960_CL_STATUS_OFFSET })

// Tag Address stored in cache line 960
#define AXI_LLC_STATUS_TAG_960_REG_OFFSET 0x1e04
#define AXI_LLC_STATUS_TAG_960_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_960_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_960_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_960_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_960_CL_TAG_OFFSET })

// Status register of cache line 961
#define AXI_LLC_STATUS_STATUS_961_REG_OFFSET 0x1e08
#define AXI_LLC_STATUS_STATUS_961_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_961_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_961_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_961_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_961_CL_STATUS_OFFSET })

// Tag Address stored in cache line 961
#define AXI_LLC_STATUS_TAG_961_REG_OFFSET 0x1e0c
#define AXI_LLC_STATUS_TAG_961_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_961_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_961_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_961_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_961_CL_TAG_OFFSET })

// Status register of cache line 962
#define AXI_LLC_STATUS_STATUS_962_REG_OFFSET 0x1e10
#define AXI_LLC_STATUS_STATUS_962_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_962_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_962_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_962_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_962_CL_STATUS_OFFSET })

// Tag Address stored in cache line 962
#define AXI_LLC_STATUS_TAG_962_REG_OFFSET 0x1e14
#define AXI_LLC_STATUS_TAG_962_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_962_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_962_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_962_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_962_CL_TAG_OFFSET })

// Status register of cache line 963
#define AXI_LLC_STATUS_STATUS_963_REG_OFFSET 0x1e18
#define AXI_LLC_STATUS_STATUS_963_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_963_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_963_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_963_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_963_CL_STATUS_OFFSET })

// Tag Address stored in cache line 963
#define AXI_LLC_STATUS_TAG_963_REG_OFFSET 0x1e1c
#define AXI_LLC_STATUS_TAG_963_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_963_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_963_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_963_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_963_CL_TAG_OFFSET })

// Status register of cache line 964
#define AXI_LLC_STATUS_STATUS_964_REG_OFFSET 0x1e20
#define AXI_LLC_STATUS_STATUS_964_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_964_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_964_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_964_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_964_CL_STATUS_OFFSET })

// Tag Address stored in cache line 964
#define AXI_LLC_STATUS_TAG_964_REG_OFFSET 0x1e24
#define AXI_LLC_STATUS_TAG_964_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_964_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_964_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_964_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_964_CL_TAG_OFFSET })

// Status register of cache line 965
#define AXI_LLC_STATUS_STATUS_965_REG_OFFSET 0x1e28
#define AXI_LLC_STATUS_STATUS_965_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_965_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_965_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_965_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_965_CL_STATUS_OFFSET })

// Tag Address stored in cache line 965
#define AXI_LLC_STATUS_TAG_965_REG_OFFSET 0x1e2c
#define AXI_LLC_STATUS_TAG_965_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_965_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_965_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_965_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_965_CL_TAG_OFFSET })

// Status register of cache line 966
#define AXI_LLC_STATUS_STATUS_966_REG_OFFSET 0x1e30
#define AXI_LLC_STATUS_STATUS_966_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_966_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_966_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_966_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_966_CL_STATUS_OFFSET })

// Tag Address stored in cache line 966
#define AXI_LLC_STATUS_TAG_966_REG_OFFSET 0x1e34
#define AXI_LLC_STATUS_TAG_966_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_966_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_966_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_966_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_966_CL_TAG_OFFSET })

// Status register of cache line 967
#define AXI_LLC_STATUS_STATUS_967_REG_OFFSET 0x1e38
#define AXI_LLC_STATUS_STATUS_967_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_967_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_967_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_967_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_967_CL_STATUS_OFFSET })

// Tag Address stored in cache line 967
#define AXI_LLC_STATUS_TAG_967_REG_OFFSET 0x1e3c
#define AXI_LLC_STATUS_TAG_967_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_967_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_967_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_967_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_967_CL_TAG_OFFSET })

// Status register of cache line 968
#define AXI_LLC_STATUS_STATUS_968_REG_OFFSET 0x1e40
#define AXI_LLC_STATUS_STATUS_968_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_968_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_968_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_968_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_968_CL_STATUS_OFFSET })

// Tag Address stored in cache line 968
#define AXI_LLC_STATUS_TAG_968_REG_OFFSET 0x1e44
#define AXI_LLC_STATUS_TAG_968_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_968_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_968_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_968_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_968_CL_TAG_OFFSET })

// Status register of cache line 969
#define AXI_LLC_STATUS_STATUS_969_REG_OFFSET 0x1e48
#define AXI_LLC_STATUS_STATUS_969_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_969_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_969_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_969_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_969_CL_STATUS_OFFSET })

// Tag Address stored in cache line 969
#define AXI_LLC_STATUS_TAG_969_REG_OFFSET 0x1e4c
#define AXI_LLC_STATUS_TAG_969_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_969_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_969_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_969_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_969_CL_TAG_OFFSET })

// Status register of cache line 970
#define AXI_LLC_STATUS_STATUS_970_REG_OFFSET 0x1e50
#define AXI_LLC_STATUS_STATUS_970_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_970_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_970_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_970_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_970_CL_STATUS_OFFSET })

// Tag Address stored in cache line 970
#define AXI_LLC_STATUS_TAG_970_REG_OFFSET 0x1e54
#define AXI_LLC_STATUS_TAG_970_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_970_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_970_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_970_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_970_CL_TAG_OFFSET })

// Status register of cache line 971
#define AXI_LLC_STATUS_STATUS_971_REG_OFFSET 0x1e58
#define AXI_LLC_STATUS_STATUS_971_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_971_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_971_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_971_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_971_CL_STATUS_OFFSET })

// Tag Address stored in cache line 971
#define AXI_LLC_STATUS_TAG_971_REG_OFFSET 0x1e5c
#define AXI_LLC_STATUS_TAG_971_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_971_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_971_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_971_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_971_CL_TAG_OFFSET })

// Status register of cache line 972
#define AXI_LLC_STATUS_STATUS_972_REG_OFFSET 0x1e60
#define AXI_LLC_STATUS_STATUS_972_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_972_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_972_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_972_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_972_CL_STATUS_OFFSET })

// Tag Address stored in cache line 972
#define AXI_LLC_STATUS_TAG_972_REG_OFFSET 0x1e64
#define AXI_LLC_STATUS_TAG_972_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_972_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_972_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_972_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_972_CL_TAG_OFFSET })

// Status register of cache line 973
#define AXI_LLC_STATUS_STATUS_973_REG_OFFSET 0x1e68
#define AXI_LLC_STATUS_STATUS_973_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_973_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_973_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_973_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_973_CL_STATUS_OFFSET })

// Tag Address stored in cache line 973
#define AXI_LLC_STATUS_TAG_973_REG_OFFSET 0x1e6c
#define AXI_LLC_STATUS_TAG_973_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_973_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_973_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_973_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_973_CL_TAG_OFFSET })

// Status register of cache line 974
#define AXI_LLC_STATUS_STATUS_974_REG_OFFSET 0x1e70
#define AXI_LLC_STATUS_STATUS_974_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_974_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_974_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_974_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_974_CL_STATUS_OFFSET })

// Tag Address stored in cache line 974
#define AXI_LLC_STATUS_TAG_974_REG_OFFSET 0x1e74
#define AXI_LLC_STATUS_TAG_974_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_974_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_974_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_974_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_974_CL_TAG_OFFSET })

// Status register of cache line 975
#define AXI_LLC_STATUS_STATUS_975_REG_OFFSET 0x1e78
#define AXI_LLC_STATUS_STATUS_975_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_975_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_975_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_975_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_975_CL_STATUS_OFFSET })

// Tag Address stored in cache line 975
#define AXI_LLC_STATUS_TAG_975_REG_OFFSET 0x1e7c
#define AXI_LLC_STATUS_TAG_975_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_975_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_975_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_975_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_975_CL_TAG_OFFSET })

// Status register of cache line 976
#define AXI_LLC_STATUS_STATUS_976_REG_OFFSET 0x1e80
#define AXI_LLC_STATUS_STATUS_976_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_976_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_976_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_976_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_976_CL_STATUS_OFFSET })

// Tag Address stored in cache line 976
#define AXI_LLC_STATUS_TAG_976_REG_OFFSET 0x1e84
#define AXI_LLC_STATUS_TAG_976_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_976_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_976_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_976_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_976_CL_TAG_OFFSET })

// Status register of cache line 977
#define AXI_LLC_STATUS_STATUS_977_REG_OFFSET 0x1e88
#define AXI_LLC_STATUS_STATUS_977_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_977_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_977_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_977_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_977_CL_STATUS_OFFSET })

// Tag Address stored in cache line 977
#define AXI_LLC_STATUS_TAG_977_REG_OFFSET 0x1e8c
#define AXI_LLC_STATUS_TAG_977_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_977_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_977_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_977_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_977_CL_TAG_OFFSET })

// Status register of cache line 978
#define AXI_LLC_STATUS_STATUS_978_REG_OFFSET 0x1e90
#define AXI_LLC_STATUS_STATUS_978_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_978_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_978_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_978_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_978_CL_STATUS_OFFSET })

// Tag Address stored in cache line 978
#define AXI_LLC_STATUS_TAG_978_REG_OFFSET 0x1e94
#define AXI_LLC_STATUS_TAG_978_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_978_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_978_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_978_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_978_CL_TAG_OFFSET })

// Status register of cache line 979
#define AXI_LLC_STATUS_STATUS_979_REG_OFFSET 0x1e98
#define AXI_LLC_STATUS_STATUS_979_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_979_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_979_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_979_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_979_CL_STATUS_OFFSET })

// Tag Address stored in cache line 979
#define AXI_LLC_STATUS_TAG_979_REG_OFFSET 0x1e9c
#define AXI_LLC_STATUS_TAG_979_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_979_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_979_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_979_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_979_CL_TAG_OFFSET })

// Status register of cache line 980
#define AXI_LLC_STATUS_STATUS_980_REG_OFFSET 0x1ea0
#define AXI_LLC_STATUS_STATUS_980_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_980_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_980_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_980_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_980_CL_STATUS_OFFSET })

// Tag Address stored in cache line 980
#define AXI_LLC_STATUS_TAG_980_REG_OFFSET 0x1ea4
#define AXI_LLC_STATUS_TAG_980_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_980_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_980_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_980_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_980_CL_TAG_OFFSET })

// Status register of cache line 981
#define AXI_LLC_STATUS_STATUS_981_REG_OFFSET 0x1ea8
#define AXI_LLC_STATUS_STATUS_981_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_981_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_981_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_981_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_981_CL_STATUS_OFFSET })

// Tag Address stored in cache line 981
#define AXI_LLC_STATUS_TAG_981_REG_OFFSET 0x1eac
#define AXI_LLC_STATUS_TAG_981_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_981_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_981_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_981_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_981_CL_TAG_OFFSET })

// Status register of cache line 982
#define AXI_LLC_STATUS_STATUS_982_REG_OFFSET 0x1eb0
#define AXI_LLC_STATUS_STATUS_982_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_982_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_982_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_982_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_982_CL_STATUS_OFFSET })

// Tag Address stored in cache line 982
#define AXI_LLC_STATUS_TAG_982_REG_OFFSET 0x1eb4
#define AXI_LLC_STATUS_TAG_982_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_982_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_982_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_982_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_982_CL_TAG_OFFSET })

// Status register of cache line 983
#define AXI_LLC_STATUS_STATUS_983_REG_OFFSET 0x1eb8
#define AXI_LLC_STATUS_STATUS_983_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_983_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_983_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_983_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_983_CL_STATUS_OFFSET })

// Tag Address stored in cache line 983
#define AXI_LLC_STATUS_TAG_983_REG_OFFSET 0x1ebc
#define AXI_LLC_STATUS_TAG_983_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_983_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_983_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_983_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_983_CL_TAG_OFFSET })

// Status register of cache line 984
#define AXI_LLC_STATUS_STATUS_984_REG_OFFSET 0x1ec0
#define AXI_LLC_STATUS_STATUS_984_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_984_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_984_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_984_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_984_CL_STATUS_OFFSET })

// Tag Address stored in cache line 984
#define AXI_LLC_STATUS_TAG_984_REG_OFFSET 0x1ec4
#define AXI_LLC_STATUS_TAG_984_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_984_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_984_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_984_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_984_CL_TAG_OFFSET })

// Status register of cache line 985
#define AXI_LLC_STATUS_STATUS_985_REG_OFFSET 0x1ec8
#define AXI_LLC_STATUS_STATUS_985_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_985_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_985_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_985_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_985_CL_STATUS_OFFSET })

// Tag Address stored in cache line 985
#define AXI_LLC_STATUS_TAG_985_REG_OFFSET 0x1ecc
#define AXI_LLC_STATUS_TAG_985_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_985_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_985_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_985_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_985_CL_TAG_OFFSET })

// Status register of cache line 986
#define AXI_LLC_STATUS_STATUS_986_REG_OFFSET 0x1ed0
#define AXI_LLC_STATUS_STATUS_986_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_986_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_986_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_986_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_986_CL_STATUS_OFFSET })

// Tag Address stored in cache line 986
#define AXI_LLC_STATUS_TAG_986_REG_OFFSET 0x1ed4
#define AXI_LLC_STATUS_TAG_986_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_986_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_986_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_986_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_986_CL_TAG_OFFSET })

// Status register of cache line 987
#define AXI_LLC_STATUS_STATUS_987_REG_OFFSET 0x1ed8
#define AXI_LLC_STATUS_STATUS_987_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_987_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_987_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_987_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_987_CL_STATUS_OFFSET })

// Tag Address stored in cache line 987
#define AXI_LLC_STATUS_TAG_987_REG_OFFSET 0x1edc
#define AXI_LLC_STATUS_TAG_987_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_987_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_987_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_987_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_987_CL_TAG_OFFSET })

// Status register of cache line 988
#define AXI_LLC_STATUS_STATUS_988_REG_OFFSET 0x1ee0
#define AXI_LLC_STATUS_STATUS_988_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_988_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_988_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_988_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_988_CL_STATUS_OFFSET })

// Tag Address stored in cache line 988
#define AXI_LLC_STATUS_TAG_988_REG_OFFSET 0x1ee4
#define AXI_LLC_STATUS_TAG_988_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_988_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_988_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_988_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_988_CL_TAG_OFFSET })

// Status register of cache line 989
#define AXI_LLC_STATUS_STATUS_989_REG_OFFSET 0x1ee8
#define AXI_LLC_STATUS_STATUS_989_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_989_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_989_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_989_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_989_CL_STATUS_OFFSET })

// Tag Address stored in cache line 989
#define AXI_LLC_STATUS_TAG_989_REG_OFFSET 0x1eec
#define AXI_LLC_STATUS_TAG_989_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_989_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_989_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_989_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_989_CL_TAG_OFFSET })

// Status register of cache line 990
#define AXI_LLC_STATUS_STATUS_990_REG_OFFSET 0x1ef0
#define AXI_LLC_STATUS_STATUS_990_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_990_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_990_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_990_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_990_CL_STATUS_OFFSET })

// Tag Address stored in cache line 990
#define AXI_LLC_STATUS_TAG_990_REG_OFFSET 0x1ef4
#define AXI_LLC_STATUS_TAG_990_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_990_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_990_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_990_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_990_CL_TAG_OFFSET })

// Status register of cache line 991
#define AXI_LLC_STATUS_STATUS_991_REG_OFFSET 0x1ef8
#define AXI_LLC_STATUS_STATUS_991_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_991_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_991_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_991_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_991_CL_STATUS_OFFSET })

// Tag Address stored in cache line 991
#define AXI_LLC_STATUS_TAG_991_REG_OFFSET 0x1efc
#define AXI_LLC_STATUS_TAG_991_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_991_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_991_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_991_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_991_CL_TAG_OFFSET })

// Status register of cache line 992
#define AXI_LLC_STATUS_STATUS_992_REG_OFFSET 0x1f00
#define AXI_LLC_STATUS_STATUS_992_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_992_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_992_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_992_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_992_CL_STATUS_OFFSET })

// Tag Address stored in cache line 992
#define AXI_LLC_STATUS_TAG_992_REG_OFFSET 0x1f04
#define AXI_LLC_STATUS_TAG_992_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_992_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_992_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_992_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_992_CL_TAG_OFFSET })

// Status register of cache line 993
#define AXI_LLC_STATUS_STATUS_993_REG_OFFSET 0x1f08
#define AXI_LLC_STATUS_STATUS_993_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_993_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_993_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_993_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_993_CL_STATUS_OFFSET })

// Tag Address stored in cache line 993
#define AXI_LLC_STATUS_TAG_993_REG_OFFSET 0x1f0c
#define AXI_LLC_STATUS_TAG_993_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_993_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_993_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_993_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_993_CL_TAG_OFFSET })

// Status register of cache line 994
#define AXI_LLC_STATUS_STATUS_994_REG_OFFSET 0x1f10
#define AXI_LLC_STATUS_STATUS_994_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_994_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_994_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_994_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_994_CL_STATUS_OFFSET })

// Tag Address stored in cache line 994
#define AXI_LLC_STATUS_TAG_994_REG_OFFSET 0x1f14
#define AXI_LLC_STATUS_TAG_994_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_994_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_994_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_994_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_994_CL_TAG_OFFSET })

// Status register of cache line 995
#define AXI_LLC_STATUS_STATUS_995_REG_OFFSET 0x1f18
#define AXI_LLC_STATUS_STATUS_995_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_995_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_995_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_995_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_995_CL_STATUS_OFFSET })

// Tag Address stored in cache line 995
#define AXI_LLC_STATUS_TAG_995_REG_OFFSET 0x1f1c
#define AXI_LLC_STATUS_TAG_995_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_995_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_995_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_995_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_995_CL_TAG_OFFSET })

// Status register of cache line 996
#define AXI_LLC_STATUS_STATUS_996_REG_OFFSET 0x1f20
#define AXI_LLC_STATUS_STATUS_996_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_996_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_996_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_996_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_996_CL_STATUS_OFFSET })

// Tag Address stored in cache line 996
#define AXI_LLC_STATUS_TAG_996_REG_OFFSET 0x1f24
#define AXI_LLC_STATUS_TAG_996_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_996_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_996_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_996_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_996_CL_TAG_OFFSET })

// Status register of cache line 997
#define AXI_LLC_STATUS_STATUS_997_REG_OFFSET 0x1f28
#define AXI_LLC_STATUS_STATUS_997_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_997_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_997_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_997_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_997_CL_STATUS_OFFSET })

// Tag Address stored in cache line 997
#define AXI_LLC_STATUS_TAG_997_REG_OFFSET 0x1f2c
#define AXI_LLC_STATUS_TAG_997_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_997_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_997_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_997_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_997_CL_TAG_OFFSET })

// Status register of cache line 998
#define AXI_LLC_STATUS_STATUS_998_REG_OFFSET 0x1f30
#define AXI_LLC_STATUS_STATUS_998_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_998_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_998_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_998_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_998_CL_STATUS_OFFSET })

// Tag Address stored in cache line 998
#define AXI_LLC_STATUS_TAG_998_REG_OFFSET 0x1f34
#define AXI_LLC_STATUS_TAG_998_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_998_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_998_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_998_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_998_CL_TAG_OFFSET })

// Status register of cache line 999
#define AXI_LLC_STATUS_STATUS_999_REG_OFFSET 0x1f38
#define AXI_LLC_STATUS_STATUS_999_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_999_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_999_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_999_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_999_CL_STATUS_OFFSET })

// Tag Address stored in cache line 999
#define AXI_LLC_STATUS_TAG_999_REG_OFFSET 0x1f3c
#define AXI_LLC_STATUS_TAG_999_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_999_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_999_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_999_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_999_CL_TAG_OFFSET })

// Status register of cache line 1000
#define AXI_LLC_STATUS_STATUS_1000_REG_OFFSET 0x1f40
#define AXI_LLC_STATUS_STATUS_1000_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1000_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1000_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1000_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1000_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1000
#define AXI_LLC_STATUS_TAG_1000_REG_OFFSET 0x1f44
#define AXI_LLC_STATUS_TAG_1000_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1000_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1000_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1000_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1000_CL_TAG_OFFSET })

// Status register of cache line 1001
#define AXI_LLC_STATUS_STATUS_1001_REG_OFFSET 0x1f48
#define AXI_LLC_STATUS_STATUS_1001_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1001_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1001_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1001_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1001_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1001
#define AXI_LLC_STATUS_TAG_1001_REG_OFFSET 0x1f4c
#define AXI_LLC_STATUS_TAG_1001_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1001_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1001_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1001_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1001_CL_TAG_OFFSET })

// Status register of cache line 1002
#define AXI_LLC_STATUS_STATUS_1002_REG_OFFSET 0x1f50
#define AXI_LLC_STATUS_STATUS_1002_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1002_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1002_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1002_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1002_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1002
#define AXI_LLC_STATUS_TAG_1002_REG_OFFSET 0x1f54
#define AXI_LLC_STATUS_TAG_1002_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1002_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1002_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1002_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1002_CL_TAG_OFFSET })

// Status register of cache line 1003
#define AXI_LLC_STATUS_STATUS_1003_REG_OFFSET 0x1f58
#define AXI_LLC_STATUS_STATUS_1003_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1003_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1003_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1003_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1003_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1003
#define AXI_LLC_STATUS_TAG_1003_REG_OFFSET 0x1f5c
#define AXI_LLC_STATUS_TAG_1003_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1003_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1003_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1003_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1003_CL_TAG_OFFSET })

// Status register of cache line 1004
#define AXI_LLC_STATUS_STATUS_1004_REG_OFFSET 0x1f60
#define AXI_LLC_STATUS_STATUS_1004_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1004_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1004_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1004_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1004_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1004
#define AXI_LLC_STATUS_TAG_1004_REG_OFFSET 0x1f64
#define AXI_LLC_STATUS_TAG_1004_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1004_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1004_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1004_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1004_CL_TAG_OFFSET })

// Status register of cache line 1005
#define AXI_LLC_STATUS_STATUS_1005_REG_OFFSET 0x1f68
#define AXI_LLC_STATUS_STATUS_1005_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1005_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1005_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1005_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1005_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1005
#define AXI_LLC_STATUS_TAG_1005_REG_OFFSET 0x1f6c
#define AXI_LLC_STATUS_TAG_1005_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1005_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1005_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1005_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1005_CL_TAG_OFFSET })

// Status register of cache line 1006
#define AXI_LLC_STATUS_STATUS_1006_REG_OFFSET 0x1f70
#define AXI_LLC_STATUS_STATUS_1006_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1006_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1006_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1006_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1006_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1006
#define AXI_LLC_STATUS_TAG_1006_REG_OFFSET 0x1f74
#define AXI_LLC_STATUS_TAG_1006_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1006_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1006_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1006_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1006_CL_TAG_OFFSET })

// Status register of cache line 1007
#define AXI_LLC_STATUS_STATUS_1007_REG_OFFSET 0x1f78
#define AXI_LLC_STATUS_STATUS_1007_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1007_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1007_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1007_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1007_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1007
#define AXI_LLC_STATUS_TAG_1007_REG_OFFSET 0x1f7c
#define AXI_LLC_STATUS_TAG_1007_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1007_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1007_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1007_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1007_CL_TAG_OFFSET })

// Status register of cache line 1008
#define AXI_LLC_STATUS_STATUS_1008_REG_OFFSET 0x1f80
#define AXI_LLC_STATUS_STATUS_1008_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1008_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1008_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1008_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1008_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1008
#define AXI_LLC_STATUS_TAG_1008_REG_OFFSET 0x1f84
#define AXI_LLC_STATUS_TAG_1008_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1008_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1008_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1008_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1008_CL_TAG_OFFSET })

// Status register of cache line 1009
#define AXI_LLC_STATUS_STATUS_1009_REG_OFFSET 0x1f88
#define AXI_LLC_STATUS_STATUS_1009_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1009_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1009_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1009_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1009_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1009
#define AXI_LLC_STATUS_TAG_1009_REG_OFFSET 0x1f8c
#define AXI_LLC_STATUS_TAG_1009_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1009_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1009_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1009_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1009_CL_TAG_OFFSET })

// Status register of cache line 1010
#define AXI_LLC_STATUS_STATUS_1010_REG_OFFSET 0x1f90
#define AXI_LLC_STATUS_STATUS_1010_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1010_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1010_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1010_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1010_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1010
#define AXI_LLC_STATUS_TAG_1010_REG_OFFSET 0x1f94
#define AXI_LLC_STATUS_TAG_1010_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1010_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1010_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1010_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1010_CL_TAG_OFFSET })

// Status register of cache line 1011
#define AXI_LLC_STATUS_STATUS_1011_REG_OFFSET 0x1f98
#define AXI_LLC_STATUS_STATUS_1011_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1011_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1011_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1011_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1011_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1011
#define AXI_LLC_STATUS_TAG_1011_REG_OFFSET 0x1f9c
#define AXI_LLC_STATUS_TAG_1011_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1011_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1011_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1011_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1011_CL_TAG_OFFSET })

// Status register of cache line 1012
#define AXI_LLC_STATUS_STATUS_1012_REG_OFFSET 0x1fa0
#define AXI_LLC_STATUS_STATUS_1012_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1012_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1012_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1012_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1012_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1012
#define AXI_LLC_STATUS_TAG_1012_REG_OFFSET 0x1fa4
#define AXI_LLC_STATUS_TAG_1012_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1012_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1012_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1012_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1012_CL_TAG_OFFSET })

// Status register of cache line 1013
#define AXI_LLC_STATUS_STATUS_1013_REG_OFFSET 0x1fa8
#define AXI_LLC_STATUS_STATUS_1013_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1013_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1013_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1013_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1013_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1013
#define AXI_LLC_STATUS_TAG_1013_REG_OFFSET 0x1fac
#define AXI_LLC_STATUS_TAG_1013_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1013_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1013_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1013_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1013_CL_TAG_OFFSET })

// Status register of cache line 1014
#define AXI_LLC_STATUS_STATUS_1014_REG_OFFSET 0x1fb0
#define AXI_LLC_STATUS_STATUS_1014_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1014_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1014_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1014_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1014_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1014
#define AXI_LLC_STATUS_TAG_1014_REG_OFFSET 0x1fb4
#define AXI_LLC_STATUS_TAG_1014_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1014_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1014_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1014_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1014_CL_TAG_OFFSET })

// Status register of cache line 1015
#define AXI_LLC_STATUS_STATUS_1015_REG_OFFSET 0x1fb8
#define AXI_LLC_STATUS_STATUS_1015_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1015_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1015_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1015_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1015_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1015
#define AXI_LLC_STATUS_TAG_1015_REG_OFFSET 0x1fbc
#define AXI_LLC_STATUS_TAG_1015_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1015_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1015_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1015_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1015_CL_TAG_OFFSET })

// Status register of cache line 1016
#define AXI_LLC_STATUS_STATUS_1016_REG_OFFSET 0x1fc0
#define AXI_LLC_STATUS_STATUS_1016_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1016_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1016_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1016_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1016_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1016
#define AXI_LLC_STATUS_TAG_1016_REG_OFFSET 0x1fc4
#define AXI_LLC_STATUS_TAG_1016_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1016_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1016_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1016_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1016_CL_TAG_OFFSET })

// Status register of cache line 1017
#define AXI_LLC_STATUS_STATUS_1017_REG_OFFSET 0x1fc8
#define AXI_LLC_STATUS_STATUS_1017_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1017_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1017_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1017_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1017_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1017
#define AXI_LLC_STATUS_TAG_1017_REG_OFFSET 0x1fcc
#define AXI_LLC_STATUS_TAG_1017_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1017_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1017_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1017_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1017_CL_TAG_OFFSET })

// Status register of cache line 1018
#define AXI_LLC_STATUS_STATUS_1018_REG_OFFSET 0x1fd0
#define AXI_LLC_STATUS_STATUS_1018_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1018_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1018_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1018_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1018_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1018
#define AXI_LLC_STATUS_TAG_1018_REG_OFFSET 0x1fd4
#define AXI_LLC_STATUS_TAG_1018_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1018_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1018_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1018_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1018_CL_TAG_OFFSET })

// Status register of cache line 1019
#define AXI_LLC_STATUS_STATUS_1019_REG_OFFSET 0x1fd8
#define AXI_LLC_STATUS_STATUS_1019_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1019_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1019_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1019_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1019_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1019
#define AXI_LLC_STATUS_TAG_1019_REG_OFFSET 0x1fdc
#define AXI_LLC_STATUS_TAG_1019_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1019_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1019_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1019_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1019_CL_TAG_OFFSET })

// Status register of cache line 1020
#define AXI_LLC_STATUS_STATUS_1020_REG_OFFSET 0x1fe0
#define AXI_LLC_STATUS_STATUS_1020_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1020_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1020_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1020_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1020_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1020
#define AXI_LLC_STATUS_TAG_1020_REG_OFFSET 0x1fe4
#define AXI_LLC_STATUS_TAG_1020_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1020_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1020_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1020_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1020_CL_TAG_OFFSET })

// Status register of cache line 1021
#define AXI_LLC_STATUS_STATUS_1021_REG_OFFSET 0x1fe8
#define AXI_LLC_STATUS_STATUS_1021_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1021_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1021_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1021_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1021_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1021
#define AXI_LLC_STATUS_TAG_1021_REG_OFFSET 0x1fec
#define AXI_LLC_STATUS_TAG_1021_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1021_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1021_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1021_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1021_CL_TAG_OFFSET })

// Status register of cache line 1022
#define AXI_LLC_STATUS_STATUS_1022_REG_OFFSET 0x1ff0
#define AXI_LLC_STATUS_STATUS_1022_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1022_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1022_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1022_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1022_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1022
#define AXI_LLC_STATUS_TAG_1022_REG_OFFSET 0x1ff4
#define AXI_LLC_STATUS_TAG_1022_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1022_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1022_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1022_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1022_CL_TAG_OFFSET })

// Status register of cache line 1023
#define AXI_LLC_STATUS_STATUS_1023_REG_OFFSET 0x1ff8
#define AXI_LLC_STATUS_STATUS_1023_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1023_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1023_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1023_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1023_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1023
#define AXI_LLC_STATUS_TAG_1023_REG_OFFSET 0x1ffc
#define AXI_LLC_STATUS_TAG_1023_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1023_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1023_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1023_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1023_CL_TAG_OFFSET })

// Status register of cache line 1024
#define AXI_LLC_STATUS_STATUS_1024_REG_OFFSET 0x2000
#define AXI_LLC_STATUS_STATUS_1024_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1024_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1024_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1024_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1024_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1024
#define AXI_LLC_STATUS_TAG_1024_REG_OFFSET 0x2004
#define AXI_LLC_STATUS_TAG_1024_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1024_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1024_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1024_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1024_CL_TAG_OFFSET })

// Status register of cache line 1025
#define AXI_LLC_STATUS_STATUS_1025_REG_OFFSET 0x2008
#define AXI_LLC_STATUS_STATUS_1025_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1025_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1025_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1025_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1025_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1025
#define AXI_LLC_STATUS_TAG_1025_REG_OFFSET 0x200c
#define AXI_LLC_STATUS_TAG_1025_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1025_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1025_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1025_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1025_CL_TAG_OFFSET })

// Status register of cache line 1026
#define AXI_LLC_STATUS_STATUS_1026_REG_OFFSET 0x2010
#define AXI_LLC_STATUS_STATUS_1026_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1026_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1026_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1026_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1026_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1026
#define AXI_LLC_STATUS_TAG_1026_REG_OFFSET 0x2014
#define AXI_LLC_STATUS_TAG_1026_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1026_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1026_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1026_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1026_CL_TAG_OFFSET })

// Status register of cache line 1027
#define AXI_LLC_STATUS_STATUS_1027_REG_OFFSET 0x2018
#define AXI_LLC_STATUS_STATUS_1027_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1027_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1027_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1027_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1027_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1027
#define AXI_LLC_STATUS_TAG_1027_REG_OFFSET 0x201c
#define AXI_LLC_STATUS_TAG_1027_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1027_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1027_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1027_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1027_CL_TAG_OFFSET })

// Status register of cache line 1028
#define AXI_LLC_STATUS_STATUS_1028_REG_OFFSET 0x2020
#define AXI_LLC_STATUS_STATUS_1028_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1028_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1028_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1028_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1028_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1028
#define AXI_LLC_STATUS_TAG_1028_REG_OFFSET 0x2024
#define AXI_LLC_STATUS_TAG_1028_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1028_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1028_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1028_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1028_CL_TAG_OFFSET })

// Status register of cache line 1029
#define AXI_LLC_STATUS_STATUS_1029_REG_OFFSET 0x2028
#define AXI_LLC_STATUS_STATUS_1029_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1029_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1029_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1029_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1029_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1029
#define AXI_LLC_STATUS_TAG_1029_REG_OFFSET 0x202c
#define AXI_LLC_STATUS_TAG_1029_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1029_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1029_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1029_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1029_CL_TAG_OFFSET })

// Status register of cache line 1030
#define AXI_LLC_STATUS_STATUS_1030_REG_OFFSET 0x2030
#define AXI_LLC_STATUS_STATUS_1030_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1030_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1030_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1030_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1030_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1030
#define AXI_LLC_STATUS_TAG_1030_REG_OFFSET 0x2034
#define AXI_LLC_STATUS_TAG_1030_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1030_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1030_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1030_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1030_CL_TAG_OFFSET })

// Status register of cache line 1031
#define AXI_LLC_STATUS_STATUS_1031_REG_OFFSET 0x2038
#define AXI_LLC_STATUS_STATUS_1031_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1031_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1031_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1031_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1031_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1031
#define AXI_LLC_STATUS_TAG_1031_REG_OFFSET 0x203c
#define AXI_LLC_STATUS_TAG_1031_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1031_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1031_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1031_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1031_CL_TAG_OFFSET })

// Status register of cache line 1032
#define AXI_LLC_STATUS_STATUS_1032_REG_OFFSET 0x2040
#define AXI_LLC_STATUS_STATUS_1032_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1032_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1032_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1032_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1032_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1032
#define AXI_LLC_STATUS_TAG_1032_REG_OFFSET 0x2044
#define AXI_LLC_STATUS_TAG_1032_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1032_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1032_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1032_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1032_CL_TAG_OFFSET })

// Status register of cache line 1033
#define AXI_LLC_STATUS_STATUS_1033_REG_OFFSET 0x2048
#define AXI_LLC_STATUS_STATUS_1033_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1033_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1033_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1033_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1033_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1033
#define AXI_LLC_STATUS_TAG_1033_REG_OFFSET 0x204c
#define AXI_LLC_STATUS_TAG_1033_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1033_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1033_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1033_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1033_CL_TAG_OFFSET })

// Status register of cache line 1034
#define AXI_LLC_STATUS_STATUS_1034_REG_OFFSET 0x2050
#define AXI_LLC_STATUS_STATUS_1034_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1034_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1034_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1034_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1034_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1034
#define AXI_LLC_STATUS_TAG_1034_REG_OFFSET 0x2054
#define AXI_LLC_STATUS_TAG_1034_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1034_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1034_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1034_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1034_CL_TAG_OFFSET })

// Status register of cache line 1035
#define AXI_LLC_STATUS_STATUS_1035_REG_OFFSET 0x2058
#define AXI_LLC_STATUS_STATUS_1035_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1035_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1035_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1035_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1035_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1035
#define AXI_LLC_STATUS_TAG_1035_REG_OFFSET 0x205c
#define AXI_LLC_STATUS_TAG_1035_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1035_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1035_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1035_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1035_CL_TAG_OFFSET })

// Status register of cache line 1036
#define AXI_LLC_STATUS_STATUS_1036_REG_OFFSET 0x2060
#define AXI_LLC_STATUS_STATUS_1036_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1036_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1036_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1036_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1036_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1036
#define AXI_LLC_STATUS_TAG_1036_REG_OFFSET 0x2064
#define AXI_LLC_STATUS_TAG_1036_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1036_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1036_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1036_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1036_CL_TAG_OFFSET })

// Status register of cache line 1037
#define AXI_LLC_STATUS_STATUS_1037_REG_OFFSET 0x2068
#define AXI_LLC_STATUS_STATUS_1037_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1037_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1037_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1037_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1037_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1037
#define AXI_LLC_STATUS_TAG_1037_REG_OFFSET 0x206c
#define AXI_LLC_STATUS_TAG_1037_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1037_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1037_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1037_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1037_CL_TAG_OFFSET })

// Status register of cache line 1038
#define AXI_LLC_STATUS_STATUS_1038_REG_OFFSET 0x2070
#define AXI_LLC_STATUS_STATUS_1038_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1038_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1038_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1038_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1038_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1038
#define AXI_LLC_STATUS_TAG_1038_REG_OFFSET 0x2074
#define AXI_LLC_STATUS_TAG_1038_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1038_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1038_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1038_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1038_CL_TAG_OFFSET })

// Status register of cache line 1039
#define AXI_LLC_STATUS_STATUS_1039_REG_OFFSET 0x2078
#define AXI_LLC_STATUS_STATUS_1039_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1039_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1039_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1039_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1039_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1039
#define AXI_LLC_STATUS_TAG_1039_REG_OFFSET 0x207c
#define AXI_LLC_STATUS_TAG_1039_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1039_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1039_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1039_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1039_CL_TAG_OFFSET })

// Status register of cache line 1040
#define AXI_LLC_STATUS_STATUS_1040_REG_OFFSET 0x2080
#define AXI_LLC_STATUS_STATUS_1040_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1040_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1040_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1040_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1040_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1040
#define AXI_LLC_STATUS_TAG_1040_REG_OFFSET 0x2084
#define AXI_LLC_STATUS_TAG_1040_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1040_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1040_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1040_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1040_CL_TAG_OFFSET })

// Status register of cache line 1041
#define AXI_LLC_STATUS_STATUS_1041_REG_OFFSET 0x2088
#define AXI_LLC_STATUS_STATUS_1041_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1041_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1041_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1041_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1041_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1041
#define AXI_LLC_STATUS_TAG_1041_REG_OFFSET 0x208c
#define AXI_LLC_STATUS_TAG_1041_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1041_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1041_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1041_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1041_CL_TAG_OFFSET })

// Status register of cache line 1042
#define AXI_LLC_STATUS_STATUS_1042_REG_OFFSET 0x2090
#define AXI_LLC_STATUS_STATUS_1042_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1042_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1042_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1042_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1042_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1042
#define AXI_LLC_STATUS_TAG_1042_REG_OFFSET 0x2094
#define AXI_LLC_STATUS_TAG_1042_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1042_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1042_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1042_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1042_CL_TAG_OFFSET })

// Status register of cache line 1043
#define AXI_LLC_STATUS_STATUS_1043_REG_OFFSET 0x2098
#define AXI_LLC_STATUS_STATUS_1043_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1043_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1043_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1043_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1043_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1043
#define AXI_LLC_STATUS_TAG_1043_REG_OFFSET 0x209c
#define AXI_LLC_STATUS_TAG_1043_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1043_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1043_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1043_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1043_CL_TAG_OFFSET })

// Status register of cache line 1044
#define AXI_LLC_STATUS_STATUS_1044_REG_OFFSET 0x20a0
#define AXI_LLC_STATUS_STATUS_1044_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1044_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1044_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1044_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1044_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1044
#define AXI_LLC_STATUS_TAG_1044_REG_OFFSET 0x20a4
#define AXI_LLC_STATUS_TAG_1044_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1044_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1044_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1044_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1044_CL_TAG_OFFSET })

// Status register of cache line 1045
#define AXI_LLC_STATUS_STATUS_1045_REG_OFFSET 0x20a8
#define AXI_LLC_STATUS_STATUS_1045_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1045_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1045_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1045_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1045_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1045
#define AXI_LLC_STATUS_TAG_1045_REG_OFFSET 0x20ac
#define AXI_LLC_STATUS_TAG_1045_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1045_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1045_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1045_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1045_CL_TAG_OFFSET })

// Status register of cache line 1046
#define AXI_LLC_STATUS_STATUS_1046_REG_OFFSET 0x20b0
#define AXI_LLC_STATUS_STATUS_1046_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1046_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1046_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1046_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1046_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1046
#define AXI_LLC_STATUS_TAG_1046_REG_OFFSET 0x20b4
#define AXI_LLC_STATUS_TAG_1046_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1046_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1046_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1046_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1046_CL_TAG_OFFSET })

// Status register of cache line 1047
#define AXI_LLC_STATUS_STATUS_1047_REG_OFFSET 0x20b8
#define AXI_LLC_STATUS_STATUS_1047_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1047_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1047_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1047_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1047_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1047
#define AXI_LLC_STATUS_TAG_1047_REG_OFFSET 0x20bc
#define AXI_LLC_STATUS_TAG_1047_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1047_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1047_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1047_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1047_CL_TAG_OFFSET })

// Status register of cache line 1048
#define AXI_LLC_STATUS_STATUS_1048_REG_OFFSET 0x20c0
#define AXI_LLC_STATUS_STATUS_1048_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1048_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1048_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1048_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1048_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1048
#define AXI_LLC_STATUS_TAG_1048_REG_OFFSET 0x20c4
#define AXI_LLC_STATUS_TAG_1048_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1048_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1048_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1048_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1048_CL_TAG_OFFSET })

// Status register of cache line 1049
#define AXI_LLC_STATUS_STATUS_1049_REG_OFFSET 0x20c8
#define AXI_LLC_STATUS_STATUS_1049_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1049_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1049_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1049_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1049_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1049
#define AXI_LLC_STATUS_TAG_1049_REG_OFFSET 0x20cc
#define AXI_LLC_STATUS_TAG_1049_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1049_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1049_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1049_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1049_CL_TAG_OFFSET })

// Status register of cache line 1050
#define AXI_LLC_STATUS_STATUS_1050_REG_OFFSET 0x20d0
#define AXI_LLC_STATUS_STATUS_1050_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1050_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1050_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1050_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1050_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1050
#define AXI_LLC_STATUS_TAG_1050_REG_OFFSET 0x20d4
#define AXI_LLC_STATUS_TAG_1050_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1050_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1050_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1050_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1050_CL_TAG_OFFSET })

// Status register of cache line 1051
#define AXI_LLC_STATUS_STATUS_1051_REG_OFFSET 0x20d8
#define AXI_LLC_STATUS_STATUS_1051_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1051_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1051_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1051_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1051_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1051
#define AXI_LLC_STATUS_TAG_1051_REG_OFFSET 0x20dc
#define AXI_LLC_STATUS_TAG_1051_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1051_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1051_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1051_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1051_CL_TAG_OFFSET })

// Status register of cache line 1052
#define AXI_LLC_STATUS_STATUS_1052_REG_OFFSET 0x20e0
#define AXI_LLC_STATUS_STATUS_1052_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1052_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1052_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1052_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1052_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1052
#define AXI_LLC_STATUS_TAG_1052_REG_OFFSET 0x20e4
#define AXI_LLC_STATUS_TAG_1052_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1052_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1052_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1052_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1052_CL_TAG_OFFSET })

// Status register of cache line 1053
#define AXI_LLC_STATUS_STATUS_1053_REG_OFFSET 0x20e8
#define AXI_LLC_STATUS_STATUS_1053_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1053_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1053_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1053_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1053_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1053
#define AXI_LLC_STATUS_TAG_1053_REG_OFFSET 0x20ec
#define AXI_LLC_STATUS_TAG_1053_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1053_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1053_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1053_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1053_CL_TAG_OFFSET })

// Status register of cache line 1054
#define AXI_LLC_STATUS_STATUS_1054_REG_OFFSET 0x20f0
#define AXI_LLC_STATUS_STATUS_1054_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1054_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1054_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1054_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1054_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1054
#define AXI_LLC_STATUS_TAG_1054_REG_OFFSET 0x20f4
#define AXI_LLC_STATUS_TAG_1054_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1054_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1054_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1054_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1054_CL_TAG_OFFSET })

// Status register of cache line 1055
#define AXI_LLC_STATUS_STATUS_1055_REG_OFFSET 0x20f8
#define AXI_LLC_STATUS_STATUS_1055_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1055_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1055_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1055_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1055_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1055
#define AXI_LLC_STATUS_TAG_1055_REG_OFFSET 0x20fc
#define AXI_LLC_STATUS_TAG_1055_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1055_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1055_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1055_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1055_CL_TAG_OFFSET })

// Status register of cache line 1056
#define AXI_LLC_STATUS_STATUS_1056_REG_OFFSET 0x2100
#define AXI_LLC_STATUS_STATUS_1056_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1056_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1056_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1056_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1056_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1056
#define AXI_LLC_STATUS_TAG_1056_REG_OFFSET 0x2104
#define AXI_LLC_STATUS_TAG_1056_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1056_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1056_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1056_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1056_CL_TAG_OFFSET })

// Status register of cache line 1057
#define AXI_LLC_STATUS_STATUS_1057_REG_OFFSET 0x2108
#define AXI_LLC_STATUS_STATUS_1057_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1057_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1057_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1057_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1057_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1057
#define AXI_LLC_STATUS_TAG_1057_REG_OFFSET 0x210c
#define AXI_LLC_STATUS_TAG_1057_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1057_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1057_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1057_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1057_CL_TAG_OFFSET })

// Status register of cache line 1058
#define AXI_LLC_STATUS_STATUS_1058_REG_OFFSET 0x2110
#define AXI_LLC_STATUS_STATUS_1058_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1058_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1058_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1058_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1058_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1058
#define AXI_LLC_STATUS_TAG_1058_REG_OFFSET 0x2114
#define AXI_LLC_STATUS_TAG_1058_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1058_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1058_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1058_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1058_CL_TAG_OFFSET })

// Status register of cache line 1059
#define AXI_LLC_STATUS_STATUS_1059_REG_OFFSET 0x2118
#define AXI_LLC_STATUS_STATUS_1059_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1059_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1059_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1059_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1059_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1059
#define AXI_LLC_STATUS_TAG_1059_REG_OFFSET 0x211c
#define AXI_LLC_STATUS_TAG_1059_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1059_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1059_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1059_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1059_CL_TAG_OFFSET })

// Status register of cache line 1060
#define AXI_LLC_STATUS_STATUS_1060_REG_OFFSET 0x2120
#define AXI_LLC_STATUS_STATUS_1060_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1060_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1060_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1060_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1060_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1060
#define AXI_LLC_STATUS_TAG_1060_REG_OFFSET 0x2124
#define AXI_LLC_STATUS_TAG_1060_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1060_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1060_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1060_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1060_CL_TAG_OFFSET })

// Status register of cache line 1061
#define AXI_LLC_STATUS_STATUS_1061_REG_OFFSET 0x2128
#define AXI_LLC_STATUS_STATUS_1061_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1061_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1061_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1061_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1061_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1061
#define AXI_LLC_STATUS_TAG_1061_REG_OFFSET 0x212c
#define AXI_LLC_STATUS_TAG_1061_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1061_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1061_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1061_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1061_CL_TAG_OFFSET })

// Status register of cache line 1062
#define AXI_LLC_STATUS_STATUS_1062_REG_OFFSET 0x2130
#define AXI_LLC_STATUS_STATUS_1062_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1062_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1062_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1062_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1062_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1062
#define AXI_LLC_STATUS_TAG_1062_REG_OFFSET 0x2134
#define AXI_LLC_STATUS_TAG_1062_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1062_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1062_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1062_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1062_CL_TAG_OFFSET })

// Status register of cache line 1063
#define AXI_LLC_STATUS_STATUS_1063_REG_OFFSET 0x2138
#define AXI_LLC_STATUS_STATUS_1063_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1063_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1063_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1063_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1063_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1063
#define AXI_LLC_STATUS_TAG_1063_REG_OFFSET 0x213c
#define AXI_LLC_STATUS_TAG_1063_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1063_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1063_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1063_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1063_CL_TAG_OFFSET })

// Status register of cache line 1064
#define AXI_LLC_STATUS_STATUS_1064_REG_OFFSET 0x2140
#define AXI_LLC_STATUS_STATUS_1064_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1064_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1064_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1064_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1064_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1064
#define AXI_LLC_STATUS_TAG_1064_REG_OFFSET 0x2144
#define AXI_LLC_STATUS_TAG_1064_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1064_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1064_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1064_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1064_CL_TAG_OFFSET })

// Status register of cache line 1065
#define AXI_LLC_STATUS_STATUS_1065_REG_OFFSET 0x2148
#define AXI_LLC_STATUS_STATUS_1065_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1065_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1065_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1065_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1065_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1065
#define AXI_LLC_STATUS_TAG_1065_REG_OFFSET 0x214c
#define AXI_LLC_STATUS_TAG_1065_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1065_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1065_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1065_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1065_CL_TAG_OFFSET })

// Status register of cache line 1066
#define AXI_LLC_STATUS_STATUS_1066_REG_OFFSET 0x2150
#define AXI_LLC_STATUS_STATUS_1066_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1066_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1066_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1066_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1066_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1066
#define AXI_LLC_STATUS_TAG_1066_REG_OFFSET 0x2154
#define AXI_LLC_STATUS_TAG_1066_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1066_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1066_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1066_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1066_CL_TAG_OFFSET })

// Status register of cache line 1067
#define AXI_LLC_STATUS_STATUS_1067_REG_OFFSET 0x2158
#define AXI_LLC_STATUS_STATUS_1067_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1067_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1067_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1067_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1067_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1067
#define AXI_LLC_STATUS_TAG_1067_REG_OFFSET 0x215c
#define AXI_LLC_STATUS_TAG_1067_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1067_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1067_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1067_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1067_CL_TAG_OFFSET })

// Status register of cache line 1068
#define AXI_LLC_STATUS_STATUS_1068_REG_OFFSET 0x2160
#define AXI_LLC_STATUS_STATUS_1068_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1068_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1068_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1068_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1068_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1068
#define AXI_LLC_STATUS_TAG_1068_REG_OFFSET 0x2164
#define AXI_LLC_STATUS_TAG_1068_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1068_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1068_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1068_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1068_CL_TAG_OFFSET })

// Status register of cache line 1069
#define AXI_LLC_STATUS_STATUS_1069_REG_OFFSET 0x2168
#define AXI_LLC_STATUS_STATUS_1069_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1069_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1069_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1069_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1069_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1069
#define AXI_LLC_STATUS_TAG_1069_REG_OFFSET 0x216c
#define AXI_LLC_STATUS_TAG_1069_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1069_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1069_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1069_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1069_CL_TAG_OFFSET })

// Status register of cache line 1070
#define AXI_LLC_STATUS_STATUS_1070_REG_OFFSET 0x2170
#define AXI_LLC_STATUS_STATUS_1070_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1070_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1070_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1070_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1070_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1070
#define AXI_LLC_STATUS_TAG_1070_REG_OFFSET 0x2174
#define AXI_LLC_STATUS_TAG_1070_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1070_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1070_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1070_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1070_CL_TAG_OFFSET })

// Status register of cache line 1071
#define AXI_LLC_STATUS_STATUS_1071_REG_OFFSET 0x2178
#define AXI_LLC_STATUS_STATUS_1071_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1071_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1071_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1071_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1071_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1071
#define AXI_LLC_STATUS_TAG_1071_REG_OFFSET 0x217c
#define AXI_LLC_STATUS_TAG_1071_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1071_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1071_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1071_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1071_CL_TAG_OFFSET })

// Status register of cache line 1072
#define AXI_LLC_STATUS_STATUS_1072_REG_OFFSET 0x2180
#define AXI_LLC_STATUS_STATUS_1072_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1072_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1072_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1072_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1072_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1072
#define AXI_LLC_STATUS_TAG_1072_REG_OFFSET 0x2184
#define AXI_LLC_STATUS_TAG_1072_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1072_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1072_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1072_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1072_CL_TAG_OFFSET })

// Status register of cache line 1073
#define AXI_LLC_STATUS_STATUS_1073_REG_OFFSET 0x2188
#define AXI_LLC_STATUS_STATUS_1073_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1073_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1073_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1073_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1073_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1073
#define AXI_LLC_STATUS_TAG_1073_REG_OFFSET 0x218c
#define AXI_LLC_STATUS_TAG_1073_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1073_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1073_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1073_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1073_CL_TAG_OFFSET })

// Status register of cache line 1074
#define AXI_LLC_STATUS_STATUS_1074_REG_OFFSET 0x2190
#define AXI_LLC_STATUS_STATUS_1074_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1074_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1074_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1074_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1074_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1074
#define AXI_LLC_STATUS_TAG_1074_REG_OFFSET 0x2194
#define AXI_LLC_STATUS_TAG_1074_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1074_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1074_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1074_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1074_CL_TAG_OFFSET })

// Status register of cache line 1075
#define AXI_LLC_STATUS_STATUS_1075_REG_OFFSET 0x2198
#define AXI_LLC_STATUS_STATUS_1075_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1075_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1075_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1075_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1075_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1075
#define AXI_LLC_STATUS_TAG_1075_REG_OFFSET 0x219c
#define AXI_LLC_STATUS_TAG_1075_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1075_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1075_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1075_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1075_CL_TAG_OFFSET })

// Status register of cache line 1076
#define AXI_LLC_STATUS_STATUS_1076_REG_OFFSET 0x21a0
#define AXI_LLC_STATUS_STATUS_1076_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1076_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1076_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1076_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1076_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1076
#define AXI_LLC_STATUS_TAG_1076_REG_OFFSET 0x21a4
#define AXI_LLC_STATUS_TAG_1076_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1076_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1076_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1076_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1076_CL_TAG_OFFSET })

// Status register of cache line 1077
#define AXI_LLC_STATUS_STATUS_1077_REG_OFFSET 0x21a8
#define AXI_LLC_STATUS_STATUS_1077_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1077_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1077_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1077_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1077_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1077
#define AXI_LLC_STATUS_TAG_1077_REG_OFFSET 0x21ac
#define AXI_LLC_STATUS_TAG_1077_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1077_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1077_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1077_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1077_CL_TAG_OFFSET })

// Status register of cache line 1078
#define AXI_LLC_STATUS_STATUS_1078_REG_OFFSET 0x21b0
#define AXI_LLC_STATUS_STATUS_1078_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1078_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1078_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1078_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1078_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1078
#define AXI_LLC_STATUS_TAG_1078_REG_OFFSET 0x21b4
#define AXI_LLC_STATUS_TAG_1078_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1078_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1078_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1078_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1078_CL_TAG_OFFSET })

// Status register of cache line 1079
#define AXI_LLC_STATUS_STATUS_1079_REG_OFFSET 0x21b8
#define AXI_LLC_STATUS_STATUS_1079_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1079_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1079_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1079_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1079_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1079
#define AXI_LLC_STATUS_TAG_1079_REG_OFFSET 0x21bc
#define AXI_LLC_STATUS_TAG_1079_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1079_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1079_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1079_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1079_CL_TAG_OFFSET })

// Status register of cache line 1080
#define AXI_LLC_STATUS_STATUS_1080_REG_OFFSET 0x21c0
#define AXI_LLC_STATUS_STATUS_1080_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1080_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1080_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1080_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1080_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1080
#define AXI_LLC_STATUS_TAG_1080_REG_OFFSET 0x21c4
#define AXI_LLC_STATUS_TAG_1080_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1080_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1080_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1080_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1080_CL_TAG_OFFSET })

// Status register of cache line 1081
#define AXI_LLC_STATUS_STATUS_1081_REG_OFFSET 0x21c8
#define AXI_LLC_STATUS_STATUS_1081_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1081_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1081_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1081_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1081_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1081
#define AXI_LLC_STATUS_TAG_1081_REG_OFFSET 0x21cc
#define AXI_LLC_STATUS_TAG_1081_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1081_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1081_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1081_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1081_CL_TAG_OFFSET })

// Status register of cache line 1082
#define AXI_LLC_STATUS_STATUS_1082_REG_OFFSET 0x21d0
#define AXI_LLC_STATUS_STATUS_1082_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1082_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1082_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1082_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1082_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1082
#define AXI_LLC_STATUS_TAG_1082_REG_OFFSET 0x21d4
#define AXI_LLC_STATUS_TAG_1082_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1082_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1082_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1082_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1082_CL_TAG_OFFSET })

// Status register of cache line 1083
#define AXI_LLC_STATUS_STATUS_1083_REG_OFFSET 0x21d8
#define AXI_LLC_STATUS_STATUS_1083_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1083_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1083_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1083_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1083_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1083
#define AXI_LLC_STATUS_TAG_1083_REG_OFFSET 0x21dc
#define AXI_LLC_STATUS_TAG_1083_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1083_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1083_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1083_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1083_CL_TAG_OFFSET })

// Status register of cache line 1084
#define AXI_LLC_STATUS_STATUS_1084_REG_OFFSET 0x21e0
#define AXI_LLC_STATUS_STATUS_1084_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1084_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1084_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1084_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1084_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1084
#define AXI_LLC_STATUS_TAG_1084_REG_OFFSET 0x21e4
#define AXI_LLC_STATUS_TAG_1084_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1084_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1084_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1084_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1084_CL_TAG_OFFSET })

// Status register of cache line 1085
#define AXI_LLC_STATUS_STATUS_1085_REG_OFFSET 0x21e8
#define AXI_LLC_STATUS_STATUS_1085_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1085_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1085_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1085_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1085_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1085
#define AXI_LLC_STATUS_TAG_1085_REG_OFFSET 0x21ec
#define AXI_LLC_STATUS_TAG_1085_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1085_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1085_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1085_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1085_CL_TAG_OFFSET })

// Status register of cache line 1086
#define AXI_LLC_STATUS_STATUS_1086_REG_OFFSET 0x21f0
#define AXI_LLC_STATUS_STATUS_1086_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1086_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1086_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1086_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1086_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1086
#define AXI_LLC_STATUS_TAG_1086_REG_OFFSET 0x21f4
#define AXI_LLC_STATUS_TAG_1086_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1086_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1086_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1086_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1086_CL_TAG_OFFSET })

// Status register of cache line 1087
#define AXI_LLC_STATUS_STATUS_1087_REG_OFFSET 0x21f8
#define AXI_LLC_STATUS_STATUS_1087_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1087_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1087_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1087_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1087_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1087
#define AXI_LLC_STATUS_TAG_1087_REG_OFFSET 0x21fc
#define AXI_LLC_STATUS_TAG_1087_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1087_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1087_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1087_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1087_CL_TAG_OFFSET })

// Status register of cache line 1088
#define AXI_LLC_STATUS_STATUS_1088_REG_OFFSET 0x2200
#define AXI_LLC_STATUS_STATUS_1088_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1088_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1088_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1088_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1088_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1088
#define AXI_LLC_STATUS_TAG_1088_REG_OFFSET 0x2204
#define AXI_LLC_STATUS_TAG_1088_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1088_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1088_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1088_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1088_CL_TAG_OFFSET })

// Status register of cache line 1089
#define AXI_LLC_STATUS_STATUS_1089_REG_OFFSET 0x2208
#define AXI_LLC_STATUS_STATUS_1089_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1089_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1089_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1089_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1089_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1089
#define AXI_LLC_STATUS_TAG_1089_REG_OFFSET 0x220c
#define AXI_LLC_STATUS_TAG_1089_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1089_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1089_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1089_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1089_CL_TAG_OFFSET })

// Status register of cache line 1090
#define AXI_LLC_STATUS_STATUS_1090_REG_OFFSET 0x2210
#define AXI_LLC_STATUS_STATUS_1090_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1090_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1090_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1090_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1090_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1090
#define AXI_LLC_STATUS_TAG_1090_REG_OFFSET 0x2214
#define AXI_LLC_STATUS_TAG_1090_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1090_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1090_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1090_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1090_CL_TAG_OFFSET })

// Status register of cache line 1091
#define AXI_LLC_STATUS_STATUS_1091_REG_OFFSET 0x2218
#define AXI_LLC_STATUS_STATUS_1091_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1091_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1091_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1091_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1091_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1091
#define AXI_LLC_STATUS_TAG_1091_REG_OFFSET 0x221c
#define AXI_LLC_STATUS_TAG_1091_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1091_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1091_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1091_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1091_CL_TAG_OFFSET })

// Status register of cache line 1092
#define AXI_LLC_STATUS_STATUS_1092_REG_OFFSET 0x2220
#define AXI_LLC_STATUS_STATUS_1092_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1092_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1092_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1092_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1092_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1092
#define AXI_LLC_STATUS_TAG_1092_REG_OFFSET 0x2224
#define AXI_LLC_STATUS_TAG_1092_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1092_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1092_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1092_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1092_CL_TAG_OFFSET })

// Status register of cache line 1093
#define AXI_LLC_STATUS_STATUS_1093_REG_OFFSET 0x2228
#define AXI_LLC_STATUS_STATUS_1093_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1093_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1093_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1093_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1093_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1093
#define AXI_LLC_STATUS_TAG_1093_REG_OFFSET 0x222c
#define AXI_LLC_STATUS_TAG_1093_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1093_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1093_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1093_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1093_CL_TAG_OFFSET })

// Status register of cache line 1094
#define AXI_LLC_STATUS_STATUS_1094_REG_OFFSET 0x2230
#define AXI_LLC_STATUS_STATUS_1094_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1094_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1094_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1094_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1094_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1094
#define AXI_LLC_STATUS_TAG_1094_REG_OFFSET 0x2234
#define AXI_LLC_STATUS_TAG_1094_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1094_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1094_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1094_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1094_CL_TAG_OFFSET })

// Status register of cache line 1095
#define AXI_LLC_STATUS_STATUS_1095_REG_OFFSET 0x2238
#define AXI_LLC_STATUS_STATUS_1095_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1095_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1095_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1095_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1095_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1095
#define AXI_LLC_STATUS_TAG_1095_REG_OFFSET 0x223c
#define AXI_LLC_STATUS_TAG_1095_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1095_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1095_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1095_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1095_CL_TAG_OFFSET })

// Status register of cache line 1096
#define AXI_LLC_STATUS_STATUS_1096_REG_OFFSET 0x2240
#define AXI_LLC_STATUS_STATUS_1096_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1096_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1096_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1096_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1096_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1096
#define AXI_LLC_STATUS_TAG_1096_REG_OFFSET 0x2244
#define AXI_LLC_STATUS_TAG_1096_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1096_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1096_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1096_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1096_CL_TAG_OFFSET })

// Status register of cache line 1097
#define AXI_LLC_STATUS_STATUS_1097_REG_OFFSET 0x2248
#define AXI_LLC_STATUS_STATUS_1097_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1097_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1097_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1097_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1097_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1097
#define AXI_LLC_STATUS_TAG_1097_REG_OFFSET 0x224c
#define AXI_LLC_STATUS_TAG_1097_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1097_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1097_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1097_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1097_CL_TAG_OFFSET })

// Status register of cache line 1098
#define AXI_LLC_STATUS_STATUS_1098_REG_OFFSET 0x2250
#define AXI_LLC_STATUS_STATUS_1098_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1098_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1098_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1098_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1098_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1098
#define AXI_LLC_STATUS_TAG_1098_REG_OFFSET 0x2254
#define AXI_LLC_STATUS_TAG_1098_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1098_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1098_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1098_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1098_CL_TAG_OFFSET })

// Status register of cache line 1099
#define AXI_LLC_STATUS_STATUS_1099_REG_OFFSET 0x2258
#define AXI_LLC_STATUS_STATUS_1099_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1099_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1099_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1099_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1099_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1099
#define AXI_LLC_STATUS_TAG_1099_REG_OFFSET 0x225c
#define AXI_LLC_STATUS_TAG_1099_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1099_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1099_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1099_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1099_CL_TAG_OFFSET })

// Status register of cache line 1100
#define AXI_LLC_STATUS_STATUS_1100_REG_OFFSET 0x2260
#define AXI_LLC_STATUS_STATUS_1100_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1100_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1100_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1100_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1100_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1100
#define AXI_LLC_STATUS_TAG_1100_REG_OFFSET 0x2264
#define AXI_LLC_STATUS_TAG_1100_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1100_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1100_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1100_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1100_CL_TAG_OFFSET })

// Status register of cache line 1101
#define AXI_LLC_STATUS_STATUS_1101_REG_OFFSET 0x2268
#define AXI_LLC_STATUS_STATUS_1101_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1101_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1101_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1101_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1101_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1101
#define AXI_LLC_STATUS_TAG_1101_REG_OFFSET 0x226c
#define AXI_LLC_STATUS_TAG_1101_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1101_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1101_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1101_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1101_CL_TAG_OFFSET })

// Status register of cache line 1102
#define AXI_LLC_STATUS_STATUS_1102_REG_OFFSET 0x2270
#define AXI_LLC_STATUS_STATUS_1102_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1102_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1102_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1102_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1102_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1102
#define AXI_LLC_STATUS_TAG_1102_REG_OFFSET 0x2274
#define AXI_LLC_STATUS_TAG_1102_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1102_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1102_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1102_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1102_CL_TAG_OFFSET })

// Status register of cache line 1103
#define AXI_LLC_STATUS_STATUS_1103_REG_OFFSET 0x2278
#define AXI_LLC_STATUS_STATUS_1103_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1103_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1103_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1103_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1103_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1103
#define AXI_LLC_STATUS_TAG_1103_REG_OFFSET 0x227c
#define AXI_LLC_STATUS_TAG_1103_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1103_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1103_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1103_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1103_CL_TAG_OFFSET })

// Status register of cache line 1104
#define AXI_LLC_STATUS_STATUS_1104_REG_OFFSET 0x2280
#define AXI_LLC_STATUS_STATUS_1104_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1104_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1104_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1104_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1104_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1104
#define AXI_LLC_STATUS_TAG_1104_REG_OFFSET 0x2284
#define AXI_LLC_STATUS_TAG_1104_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1104_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1104_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1104_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1104_CL_TAG_OFFSET })

// Status register of cache line 1105
#define AXI_LLC_STATUS_STATUS_1105_REG_OFFSET 0x2288
#define AXI_LLC_STATUS_STATUS_1105_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1105_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1105_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1105_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1105_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1105
#define AXI_LLC_STATUS_TAG_1105_REG_OFFSET 0x228c
#define AXI_LLC_STATUS_TAG_1105_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1105_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1105_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1105_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1105_CL_TAG_OFFSET })

// Status register of cache line 1106
#define AXI_LLC_STATUS_STATUS_1106_REG_OFFSET 0x2290
#define AXI_LLC_STATUS_STATUS_1106_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1106_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1106_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1106_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1106_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1106
#define AXI_LLC_STATUS_TAG_1106_REG_OFFSET 0x2294
#define AXI_LLC_STATUS_TAG_1106_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1106_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1106_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1106_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1106_CL_TAG_OFFSET })

// Status register of cache line 1107
#define AXI_LLC_STATUS_STATUS_1107_REG_OFFSET 0x2298
#define AXI_LLC_STATUS_STATUS_1107_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1107_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1107_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1107_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1107_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1107
#define AXI_LLC_STATUS_TAG_1107_REG_OFFSET 0x229c
#define AXI_LLC_STATUS_TAG_1107_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1107_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1107_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1107_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1107_CL_TAG_OFFSET })

// Status register of cache line 1108
#define AXI_LLC_STATUS_STATUS_1108_REG_OFFSET 0x22a0
#define AXI_LLC_STATUS_STATUS_1108_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1108_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1108_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1108_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1108_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1108
#define AXI_LLC_STATUS_TAG_1108_REG_OFFSET 0x22a4
#define AXI_LLC_STATUS_TAG_1108_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1108_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1108_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1108_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1108_CL_TAG_OFFSET })

// Status register of cache line 1109
#define AXI_LLC_STATUS_STATUS_1109_REG_OFFSET 0x22a8
#define AXI_LLC_STATUS_STATUS_1109_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1109_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1109_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1109_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1109_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1109
#define AXI_LLC_STATUS_TAG_1109_REG_OFFSET 0x22ac
#define AXI_LLC_STATUS_TAG_1109_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1109_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1109_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1109_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1109_CL_TAG_OFFSET })

// Status register of cache line 1110
#define AXI_LLC_STATUS_STATUS_1110_REG_OFFSET 0x22b0
#define AXI_LLC_STATUS_STATUS_1110_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1110_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1110_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1110_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1110_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1110
#define AXI_LLC_STATUS_TAG_1110_REG_OFFSET 0x22b4
#define AXI_LLC_STATUS_TAG_1110_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1110_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1110_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1110_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1110_CL_TAG_OFFSET })

// Status register of cache line 1111
#define AXI_LLC_STATUS_STATUS_1111_REG_OFFSET 0x22b8
#define AXI_LLC_STATUS_STATUS_1111_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1111_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1111_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1111_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1111_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1111
#define AXI_LLC_STATUS_TAG_1111_REG_OFFSET 0x22bc
#define AXI_LLC_STATUS_TAG_1111_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1111_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1111_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1111_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1111_CL_TAG_OFFSET })

// Status register of cache line 1112
#define AXI_LLC_STATUS_STATUS_1112_REG_OFFSET 0x22c0
#define AXI_LLC_STATUS_STATUS_1112_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1112_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1112_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1112_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1112_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1112
#define AXI_LLC_STATUS_TAG_1112_REG_OFFSET 0x22c4
#define AXI_LLC_STATUS_TAG_1112_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1112_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1112_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1112_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1112_CL_TAG_OFFSET })

// Status register of cache line 1113
#define AXI_LLC_STATUS_STATUS_1113_REG_OFFSET 0x22c8
#define AXI_LLC_STATUS_STATUS_1113_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1113_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1113_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1113_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1113_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1113
#define AXI_LLC_STATUS_TAG_1113_REG_OFFSET 0x22cc
#define AXI_LLC_STATUS_TAG_1113_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1113_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1113_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1113_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1113_CL_TAG_OFFSET })

// Status register of cache line 1114
#define AXI_LLC_STATUS_STATUS_1114_REG_OFFSET 0x22d0
#define AXI_LLC_STATUS_STATUS_1114_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1114_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1114_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1114_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1114_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1114
#define AXI_LLC_STATUS_TAG_1114_REG_OFFSET 0x22d4
#define AXI_LLC_STATUS_TAG_1114_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1114_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1114_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1114_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1114_CL_TAG_OFFSET })

// Status register of cache line 1115
#define AXI_LLC_STATUS_STATUS_1115_REG_OFFSET 0x22d8
#define AXI_LLC_STATUS_STATUS_1115_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1115_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1115_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1115_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1115_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1115
#define AXI_LLC_STATUS_TAG_1115_REG_OFFSET 0x22dc
#define AXI_LLC_STATUS_TAG_1115_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1115_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1115_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1115_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1115_CL_TAG_OFFSET })

// Status register of cache line 1116
#define AXI_LLC_STATUS_STATUS_1116_REG_OFFSET 0x22e0
#define AXI_LLC_STATUS_STATUS_1116_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1116_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1116_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1116_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1116_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1116
#define AXI_LLC_STATUS_TAG_1116_REG_OFFSET 0x22e4
#define AXI_LLC_STATUS_TAG_1116_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1116_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1116_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1116_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1116_CL_TAG_OFFSET })

// Status register of cache line 1117
#define AXI_LLC_STATUS_STATUS_1117_REG_OFFSET 0x22e8
#define AXI_LLC_STATUS_STATUS_1117_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1117_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1117_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1117_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1117_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1117
#define AXI_LLC_STATUS_TAG_1117_REG_OFFSET 0x22ec
#define AXI_LLC_STATUS_TAG_1117_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1117_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1117_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1117_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1117_CL_TAG_OFFSET })

// Status register of cache line 1118
#define AXI_LLC_STATUS_STATUS_1118_REG_OFFSET 0x22f0
#define AXI_LLC_STATUS_STATUS_1118_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1118_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1118_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1118_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1118_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1118
#define AXI_LLC_STATUS_TAG_1118_REG_OFFSET 0x22f4
#define AXI_LLC_STATUS_TAG_1118_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1118_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1118_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1118_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1118_CL_TAG_OFFSET })

// Status register of cache line 1119
#define AXI_LLC_STATUS_STATUS_1119_REG_OFFSET 0x22f8
#define AXI_LLC_STATUS_STATUS_1119_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1119_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1119_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1119_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1119_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1119
#define AXI_LLC_STATUS_TAG_1119_REG_OFFSET 0x22fc
#define AXI_LLC_STATUS_TAG_1119_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1119_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1119_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1119_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1119_CL_TAG_OFFSET })

// Status register of cache line 1120
#define AXI_LLC_STATUS_STATUS_1120_REG_OFFSET 0x2300
#define AXI_LLC_STATUS_STATUS_1120_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1120_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1120_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1120_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1120_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1120
#define AXI_LLC_STATUS_TAG_1120_REG_OFFSET 0x2304
#define AXI_LLC_STATUS_TAG_1120_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1120_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1120_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1120_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1120_CL_TAG_OFFSET })

// Status register of cache line 1121
#define AXI_LLC_STATUS_STATUS_1121_REG_OFFSET 0x2308
#define AXI_LLC_STATUS_STATUS_1121_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1121_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1121_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1121_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1121_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1121
#define AXI_LLC_STATUS_TAG_1121_REG_OFFSET 0x230c
#define AXI_LLC_STATUS_TAG_1121_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1121_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1121_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1121_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1121_CL_TAG_OFFSET })

// Status register of cache line 1122
#define AXI_LLC_STATUS_STATUS_1122_REG_OFFSET 0x2310
#define AXI_LLC_STATUS_STATUS_1122_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1122_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1122_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1122_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1122_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1122
#define AXI_LLC_STATUS_TAG_1122_REG_OFFSET 0x2314
#define AXI_LLC_STATUS_TAG_1122_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1122_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1122_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1122_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1122_CL_TAG_OFFSET })

// Status register of cache line 1123
#define AXI_LLC_STATUS_STATUS_1123_REG_OFFSET 0x2318
#define AXI_LLC_STATUS_STATUS_1123_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1123_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1123_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1123_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1123_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1123
#define AXI_LLC_STATUS_TAG_1123_REG_OFFSET 0x231c
#define AXI_LLC_STATUS_TAG_1123_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1123_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1123_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1123_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1123_CL_TAG_OFFSET })

// Status register of cache line 1124
#define AXI_LLC_STATUS_STATUS_1124_REG_OFFSET 0x2320
#define AXI_LLC_STATUS_STATUS_1124_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1124_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1124_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1124_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1124_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1124
#define AXI_LLC_STATUS_TAG_1124_REG_OFFSET 0x2324
#define AXI_LLC_STATUS_TAG_1124_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1124_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1124_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1124_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1124_CL_TAG_OFFSET })

// Status register of cache line 1125
#define AXI_LLC_STATUS_STATUS_1125_REG_OFFSET 0x2328
#define AXI_LLC_STATUS_STATUS_1125_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1125_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1125_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1125_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1125_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1125
#define AXI_LLC_STATUS_TAG_1125_REG_OFFSET 0x232c
#define AXI_LLC_STATUS_TAG_1125_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1125_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1125_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1125_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1125_CL_TAG_OFFSET })

// Status register of cache line 1126
#define AXI_LLC_STATUS_STATUS_1126_REG_OFFSET 0x2330
#define AXI_LLC_STATUS_STATUS_1126_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1126_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1126_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1126_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1126_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1126
#define AXI_LLC_STATUS_TAG_1126_REG_OFFSET 0x2334
#define AXI_LLC_STATUS_TAG_1126_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1126_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1126_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1126_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1126_CL_TAG_OFFSET })

// Status register of cache line 1127
#define AXI_LLC_STATUS_STATUS_1127_REG_OFFSET 0x2338
#define AXI_LLC_STATUS_STATUS_1127_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1127_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1127_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1127_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1127_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1127
#define AXI_LLC_STATUS_TAG_1127_REG_OFFSET 0x233c
#define AXI_LLC_STATUS_TAG_1127_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1127_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1127_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1127_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1127_CL_TAG_OFFSET })

// Status register of cache line 1128
#define AXI_LLC_STATUS_STATUS_1128_REG_OFFSET 0x2340
#define AXI_LLC_STATUS_STATUS_1128_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1128_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1128_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1128_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1128_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1128
#define AXI_LLC_STATUS_TAG_1128_REG_OFFSET 0x2344
#define AXI_LLC_STATUS_TAG_1128_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1128_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1128_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1128_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1128_CL_TAG_OFFSET })

// Status register of cache line 1129
#define AXI_LLC_STATUS_STATUS_1129_REG_OFFSET 0x2348
#define AXI_LLC_STATUS_STATUS_1129_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1129_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1129_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1129_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1129_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1129
#define AXI_LLC_STATUS_TAG_1129_REG_OFFSET 0x234c
#define AXI_LLC_STATUS_TAG_1129_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1129_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1129_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1129_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1129_CL_TAG_OFFSET })

// Status register of cache line 1130
#define AXI_LLC_STATUS_STATUS_1130_REG_OFFSET 0x2350
#define AXI_LLC_STATUS_STATUS_1130_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1130_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1130_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1130_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1130_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1130
#define AXI_LLC_STATUS_TAG_1130_REG_OFFSET 0x2354
#define AXI_LLC_STATUS_TAG_1130_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1130_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1130_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1130_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1130_CL_TAG_OFFSET })

// Status register of cache line 1131
#define AXI_LLC_STATUS_STATUS_1131_REG_OFFSET 0x2358
#define AXI_LLC_STATUS_STATUS_1131_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1131_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1131_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1131_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1131_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1131
#define AXI_LLC_STATUS_TAG_1131_REG_OFFSET 0x235c
#define AXI_LLC_STATUS_TAG_1131_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1131_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1131_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1131_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1131_CL_TAG_OFFSET })

// Status register of cache line 1132
#define AXI_LLC_STATUS_STATUS_1132_REG_OFFSET 0x2360
#define AXI_LLC_STATUS_STATUS_1132_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1132_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1132_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1132_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1132_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1132
#define AXI_LLC_STATUS_TAG_1132_REG_OFFSET 0x2364
#define AXI_LLC_STATUS_TAG_1132_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1132_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1132_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1132_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1132_CL_TAG_OFFSET })

// Status register of cache line 1133
#define AXI_LLC_STATUS_STATUS_1133_REG_OFFSET 0x2368
#define AXI_LLC_STATUS_STATUS_1133_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1133_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1133_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1133_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1133_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1133
#define AXI_LLC_STATUS_TAG_1133_REG_OFFSET 0x236c
#define AXI_LLC_STATUS_TAG_1133_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1133_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1133_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1133_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1133_CL_TAG_OFFSET })

// Status register of cache line 1134
#define AXI_LLC_STATUS_STATUS_1134_REG_OFFSET 0x2370
#define AXI_LLC_STATUS_STATUS_1134_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1134_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1134_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1134_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1134_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1134
#define AXI_LLC_STATUS_TAG_1134_REG_OFFSET 0x2374
#define AXI_LLC_STATUS_TAG_1134_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1134_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1134_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1134_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1134_CL_TAG_OFFSET })

// Status register of cache line 1135
#define AXI_LLC_STATUS_STATUS_1135_REG_OFFSET 0x2378
#define AXI_LLC_STATUS_STATUS_1135_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1135_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1135_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1135_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1135_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1135
#define AXI_LLC_STATUS_TAG_1135_REG_OFFSET 0x237c
#define AXI_LLC_STATUS_TAG_1135_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1135_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1135_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1135_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1135_CL_TAG_OFFSET })

// Status register of cache line 1136
#define AXI_LLC_STATUS_STATUS_1136_REG_OFFSET 0x2380
#define AXI_LLC_STATUS_STATUS_1136_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1136_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1136_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1136_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1136_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1136
#define AXI_LLC_STATUS_TAG_1136_REG_OFFSET 0x2384
#define AXI_LLC_STATUS_TAG_1136_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1136_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1136_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1136_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1136_CL_TAG_OFFSET })

// Status register of cache line 1137
#define AXI_LLC_STATUS_STATUS_1137_REG_OFFSET 0x2388
#define AXI_LLC_STATUS_STATUS_1137_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1137_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1137_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1137_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1137_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1137
#define AXI_LLC_STATUS_TAG_1137_REG_OFFSET 0x238c
#define AXI_LLC_STATUS_TAG_1137_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1137_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1137_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1137_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1137_CL_TAG_OFFSET })

// Status register of cache line 1138
#define AXI_LLC_STATUS_STATUS_1138_REG_OFFSET 0x2390
#define AXI_LLC_STATUS_STATUS_1138_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1138_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1138_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1138_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1138_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1138
#define AXI_LLC_STATUS_TAG_1138_REG_OFFSET 0x2394
#define AXI_LLC_STATUS_TAG_1138_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1138_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1138_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1138_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1138_CL_TAG_OFFSET })

// Status register of cache line 1139
#define AXI_LLC_STATUS_STATUS_1139_REG_OFFSET 0x2398
#define AXI_LLC_STATUS_STATUS_1139_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1139_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1139_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1139_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1139_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1139
#define AXI_LLC_STATUS_TAG_1139_REG_OFFSET 0x239c
#define AXI_LLC_STATUS_TAG_1139_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1139_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1139_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1139_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1139_CL_TAG_OFFSET })

// Status register of cache line 1140
#define AXI_LLC_STATUS_STATUS_1140_REG_OFFSET 0x23a0
#define AXI_LLC_STATUS_STATUS_1140_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1140_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1140_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1140_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1140_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1140
#define AXI_LLC_STATUS_TAG_1140_REG_OFFSET 0x23a4
#define AXI_LLC_STATUS_TAG_1140_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1140_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1140_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1140_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1140_CL_TAG_OFFSET })

// Status register of cache line 1141
#define AXI_LLC_STATUS_STATUS_1141_REG_OFFSET 0x23a8
#define AXI_LLC_STATUS_STATUS_1141_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1141_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1141_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1141_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1141_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1141
#define AXI_LLC_STATUS_TAG_1141_REG_OFFSET 0x23ac
#define AXI_LLC_STATUS_TAG_1141_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1141_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1141_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1141_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1141_CL_TAG_OFFSET })

// Status register of cache line 1142
#define AXI_LLC_STATUS_STATUS_1142_REG_OFFSET 0x23b0
#define AXI_LLC_STATUS_STATUS_1142_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1142_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1142_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1142_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1142_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1142
#define AXI_LLC_STATUS_TAG_1142_REG_OFFSET 0x23b4
#define AXI_LLC_STATUS_TAG_1142_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1142_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1142_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1142_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1142_CL_TAG_OFFSET })

// Status register of cache line 1143
#define AXI_LLC_STATUS_STATUS_1143_REG_OFFSET 0x23b8
#define AXI_LLC_STATUS_STATUS_1143_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1143_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1143_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1143_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1143_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1143
#define AXI_LLC_STATUS_TAG_1143_REG_OFFSET 0x23bc
#define AXI_LLC_STATUS_TAG_1143_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1143_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1143_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1143_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1143_CL_TAG_OFFSET })

// Status register of cache line 1144
#define AXI_LLC_STATUS_STATUS_1144_REG_OFFSET 0x23c0
#define AXI_LLC_STATUS_STATUS_1144_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1144_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1144_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1144_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1144_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1144
#define AXI_LLC_STATUS_TAG_1144_REG_OFFSET 0x23c4
#define AXI_LLC_STATUS_TAG_1144_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1144_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1144_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1144_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1144_CL_TAG_OFFSET })

// Status register of cache line 1145
#define AXI_LLC_STATUS_STATUS_1145_REG_OFFSET 0x23c8
#define AXI_LLC_STATUS_STATUS_1145_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1145_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1145_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1145_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1145_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1145
#define AXI_LLC_STATUS_TAG_1145_REG_OFFSET 0x23cc
#define AXI_LLC_STATUS_TAG_1145_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1145_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1145_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1145_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1145_CL_TAG_OFFSET })

// Status register of cache line 1146
#define AXI_LLC_STATUS_STATUS_1146_REG_OFFSET 0x23d0
#define AXI_LLC_STATUS_STATUS_1146_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1146_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1146_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1146_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1146_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1146
#define AXI_LLC_STATUS_TAG_1146_REG_OFFSET 0x23d4
#define AXI_LLC_STATUS_TAG_1146_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1146_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1146_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1146_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1146_CL_TAG_OFFSET })

// Status register of cache line 1147
#define AXI_LLC_STATUS_STATUS_1147_REG_OFFSET 0x23d8
#define AXI_LLC_STATUS_STATUS_1147_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1147_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1147_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1147_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1147_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1147
#define AXI_LLC_STATUS_TAG_1147_REG_OFFSET 0x23dc
#define AXI_LLC_STATUS_TAG_1147_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1147_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1147_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1147_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1147_CL_TAG_OFFSET })

// Status register of cache line 1148
#define AXI_LLC_STATUS_STATUS_1148_REG_OFFSET 0x23e0
#define AXI_LLC_STATUS_STATUS_1148_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1148_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1148_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1148_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1148_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1148
#define AXI_LLC_STATUS_TAG_1148_REG_OFFSET 0x23e4
#define AXI_LLC_STATUS_TAG_1148_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1148_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1148_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1148_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1148_CL_TAG_OFFSET })

// Status register of cache line 1149
#define AXI_LLC_STATUS_STATUS_1149_REG_OFFSET 0x23e8
#define AXI_LLC_STATUS_STATUS_1149_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1149_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1149_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1149_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1149_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1149
#define AXI_LLC_STATUS_TAG_1149_REG_OFFSET 0x23ec
#define AXI_LLC_STATUS_TAG_1149_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1149_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1149_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1149_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1149_CL_TAG_OFFSET })

// Status register of cache line 1150
#define AXI_LLC_STATUS_STATUS_1150_REG_OFFSET 0x23f0
#define AXI_LLC_STATUS_STATUS_1150_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1150_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1150_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1150_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1150_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1150
#define AXI_LLC_STATUS_TAG_1150_REG_OFFSET 0x23f4
#define AXI_LLC_STATUS_TAG_1150_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1150_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1150_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1150_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1150_CL_TAG_OFFSET })

// Status register of cache line 1151
#define AXI_LLC_STATUS_STATUS_1151_REG_OFFSET 0x23f8
#define AXI_LLC_STATUS_STATUS_1151_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1151_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1151_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1151_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1151_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1151
#define AXI_LLC_STATUS_TAG_1151_REG_OFFSET 0x23fc
#define AXI_LLC_STATUS_TAG_1151_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1151_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1151_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1151_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1151_CL_TAG_OFFSET })

// Status register of cache line 1152
#define AXI_LLC_STATUS_STATUS_1152_REG_OFFSET 0x2400
#define AXI_LLC_STATUS_STATUS_1152_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1152_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1152_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1152_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1152_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1152
#define AXI_LLC_STATUS_TAG_1152_REG_OFFSET 0x2404
#define AXI_LLC_STATUS_TAG_1152_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1152_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1152_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1152_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1152_CL_TAG_OFFSET })

// Status register of cache line 1153
#define AXI_LLC_STATUS_STATUS_1153_REG_OFFSET 0x2408
#define AXI_LLC_STATUS_STATUS_1153_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1153_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1153_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1153_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1153_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1153
#define AXI_LLC_STATUS_TAG_1153_REG_OFFSET 0x240c
#define AXI_LLC_STATUS_TAG_1153_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1153_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1153_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1153_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1153_CL_TAG_OFFSET })

// Status register of cache line 1154
#define AXI_LLC_STATUS_STATUS_1154_REG_OFFSET 0x2410
#define AXI_LLC_STATUS_STATUS_1154_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1154_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1154_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1154_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1154_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1154
#define AXI_LLC_STATUS_TAG_1154_REG_OFFSET 0x2414
#define AXI_LLC_STATUS_TAG_1154_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1154_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1154_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1154_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1154_CL_TAG_OFFSET })

// Status register of cache line 1155
#define AXI_LLC_STATUS_STATUS_1155_REG_OFFSET 0x2418
#define AXI_LLC_STATUS_STATUS_1155_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1155_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1155_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1155_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1155_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1155
#define AXI_LLC_STATUS_TAG_1155_REG_OFFSET 0x241c
#define AXI_LLC_STATUS_TAG_1155_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1155_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1155_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1155_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1155_CL_TAG_OFFSET })

// Status register of cache line 1156
#define AXI_LLC_STATUS_STATUS_1156_REG_OFFSET 0x2420
#define AXI_LLC_STATUS_STATUS_1156_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1156_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1156_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1156_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1156_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1156
#define AXI_LLC_STATUS_TAG_1156_REG_OFFSET 0x2424
#define AXI_LLC_STATUS_TAG_1156_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1156_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1156_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1156_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1156_CL_TAG_OFFSET })

// Status register of cache line 1157
#define AXI_LLC_STATUS_STATUS_1157_REG_OFFSET 0x2428
#define AXI_LLC_STATUS_STATUS_1157_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1157_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1157_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1157_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1157_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1157
#define AXI_LLC_STATUS_TAG_1157_REG_OFFSET 0x242c
#define AXI_LLC_STATUS_TAG_1157_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1157_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1157_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1157_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1157_CL_TAG_OFFSET })

// Status register of cache line 1158
#define AXI_LLC_STATUS_STATUS_1158_REG_OFFSET 0x2430
#define AXI_LLC_STATUS_STATUS_1158_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1158_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1158_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1158_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1158_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1158
#define AXI_LLC_STATUS_TAG_1158_REG_OFFSET 0x2434
#define AXI_LLC_STATUS_TAG_1158_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1158_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1158_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1158_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1158_CL_TAG_OFFSET })

// Status register of cache line 1159
#define AXI_LLC_STATUS_STATUS_1159_REG_OFFSET 0x2438
#define AXI_LLC_STATUS_STATUS_1159_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1159_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1159_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1159_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1159_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1159
#define AXI_LLC_STATUS_TAG_1159_REG_OFFSET 0x243c
#define AXI_LLC_STATUS_TAG_1159_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1159_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1159_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1159_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1159_CL_TAG_OFFSET })

// Status register of cache line 1160
#define AXI_LLC_STATUS_STATUS_1160_REG_OFFSET 0x2440
#define AXI_LLC_STATUS_STATUS_1160_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1160_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1160_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1160_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1160_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1160
#define AXI_LLC_STATUS_TAG_1160_REG_OFFSET 0x2444
#define AXI_LLC_STATUS_TAG_1160_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1160_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1160_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1160_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1160_CL_TAG_OFFSET })

// Status register of cache line 1161
#define AXI_LLC_STATUS_STATUS_1161_REG_OFFSET 0x2448
#define AXI_LLC_STATUS_STATUS_1161_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1161_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1161_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1161_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1161_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1161
#define AXI_LLC_STATUS_TAG_1161_REG_OFFSET 0x244c
#define AXI_LLC_STATUS_TAG_1161_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1161_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1161_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1161_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1161_CL_TAG_OFFSET })

// Status register of cache line 1162
#define AXI_LLC_STATUS_STATUS_1162_REG_OFFSET 0x2450
#define AXI_LLC_STATUS_STATUS_1162_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1162_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1162_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1162_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1162_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1162
#define AXI_LLC_STATUS_TAG_1162_REG_OFFSET 0x2454
#define AXI_LLC_STATUS_TAG_1162_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1162_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1162_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1162_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1162_CL_TAG_OFFSET })

// Status register of cache line 1163
#define AXI_LLC_STATUS_STATUS_1163_REG_OFFSET 0x2458
#define AXI_LLC_STATUS_STATUS_1163_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1163_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1163_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1163_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1163_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1163
#define AXI_LLC_STATUS_TAG_1163_REG_OFFSET 0x245c
#define AXI_LLC_STATUS_TAG_1163_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1163_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1163_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1163_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1163_CL_TAG_OFFSET })

// Status register of cache line 1164
#define AXI_LLC_STATUS_STATUS_1164_REG_OFFSET 0x2460
#define AXI_LLC_STATUS_STATUS_1164_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1164_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1164_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1164_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1164_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1164
#define AXI_LLC_STATUS_TAG_1164_REG_OFFSET 0x2464
#define AXI_LLC_STATUS_TAG_1164_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1164_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1164_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1164_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1164_CL_TAG_OFFSET })

// Status register of cache line 1165
#define AXI_LLC_STATUS_STATUS_1165_REG_OFFSET 0x2468
#define AXI_LLC_STATUS_STATUS_1165_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1165_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1165_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1165_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1165_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1165
#define AXI_LLC_STATUS_TAG_1165_REG_OFFSET 0x246c
#define AXI_LLC_STATUS_TAG_1165_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1165_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1165_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1165_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1165_CL_TAG_OFFSET })

// Status register of cache line 1166
#define AXI_LLC_STATUS_STATUS_1166_REG_OFFSET 0x2470
#define AXI_LLC_STATUS_STATUS_1166_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1166_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1166_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1166_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1166_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1166
#define AXI_LLC_STATUS_TAG_1166_REG_OFFSET 0x2474
#define AXI_LLC_STATUS_TAG_1166_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1166_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1166_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1166_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1166_CL_TAG_OFFSET })

// Status register of cache line 1167
#define AXI_LLC_STATUS_STATUS_1167_REG_OFFSET 0x2478
#define AXI_LLC_STATUS_STATUS_1167_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1167_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1167_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1167_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1167_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1167
#define AXI_LLC_STATUS_TAG_1167_REG_OFFSET 0x247c
#define AXI_LLC_STATUS_TAG_1167_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1167_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1167_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1167_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1167_CL_TAG_OFFSET })

// Status register of cache line 1168
#define AXI_LLC_STATUS_STATUS_1168_REG_OFFSET 0x2480
#define AXI_LLC_STATUS_STATUS_1168_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1168_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1168_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1168_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1168_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1168
#define AXI_LLC_STATUS_TAG_1168_REG_OFFSET 0x2484
#define AXI_LLC_STATUS_TAG_1168_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1168_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1168_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1168_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1168_CL_TAG_OFFSET })

// Status register of cache line 1169
#define AXI_LLC_STATUS_STATUS_1169_REG_OFFSET 0x2488
#define AXI_LLC_STATUS_STATUS_1169_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1169_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1169_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1169_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1169_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1169
#define AXI_LLC_STATUS_TAG_1169_REG_OFFSET 0x248c
#define AXI_LLC_STATUS_TAG_1169_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1169_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1169_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1169_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1169_CL_TAG_OFFSET })

// Status register of cache line 1170
#define AXI_LLC_STATUS_STATUS_1170_REG_OFFSET 0x2490
#define AXI_LLC_STATUS_STATUS_1170_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1170_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1170_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1170_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1170_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1170
#define AXI_LLC_STATUS_TAG_1170_REG_OFFSET 0x2494
#define AXI_LLC_STATUS_TAG_1170_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1170_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1170_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1170_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1170_CL_TAG_OFFSET })

// Status register of cache line 1171
#define AXI_LLC_STATUS_STATUS_1171_REG_OFFSET 0x2498
#define AXI_LLC_STATUS_STATUS_1171_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1171_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1171_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1171_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1171_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1171
#define AXI_LLC_STATUS_TAG_1171_REG_OFFSET 0x249c
#define AXI_LLC_STATUS_TAG_1171_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1171_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1171_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1171_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1171_CL_TAG_OFFSET })

// Status register of cache line 1172
#define AXI_LLC_STATUS_STATUS_1172_REG_OFFSET 0x24a0
#define AXI_LLC_STATUS_STATUS_1172_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1172_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1172_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1172_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1172_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1172
#define AXI_LLC_STATUS_TAG_1172_REG_OFFSET 0x24a4
#define AXI_LLC_STATUS_TAG_1172_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1172_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1172_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1172_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1172_CL_TAG_OFFSET })

// Status register of cache line 1173
#define AXI_LLC_STATUS_STATUS_1173_REG_OFFSET 0x24a8
#define AXI_LLC_STATUS_STATUS_1173_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1173_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1173_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1173_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1173_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1173
#define AXI_LLC_STATUS_TAG_1173_REG_OFFSET 0x24ac
#define AXI_LLC_STATUS_TAG_1173_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1173_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1173_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1173_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1173_CL_TAG_OFFSET })

// Status register of cache line 1174
#define AXI_LLC_STATUS_STATUS_1174_REG_OFFSET 0x24b0
#define AXI_LLC_STATUS_STATUS_1174_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1174_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1174_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1174_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1174_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1174
#define AXI_LLC_STATUS_TAG_1174_REG_OFFSET 0x24b4
#define AXI_LLC_STATUS_TAG_1174_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1174_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1174_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1174_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1174_CL_TAG_OFFSET })

// Status register of cache line 1175
#define AXI_LLC_STATUS_STATUS_1175_REG_OFFSET 0x24b8
#define AXI_LLC_STATUS_STATUS_1175_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1175_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1175_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1175_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1175_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1175
#define AXI_LLC_STATUS_TAG_1175_REG_OFFSET 0x24bc
#define AXI_LLC_STATUS_TAG_1175_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1175_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1175_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1175_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1175_CL_TAG_OFFSET })

// Status register of cache line 1176
#define AXI_LLC_STATUS_STATUS_1176_REG_OFFSET 0x24c0
#define AXI_LLC_STATUS_STATUS_1176_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1176_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1176_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1176_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1176_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1176
#define AXI_LLC_STATUS_TAG_1176_REG_OFFSET 0x24c4
#define AXI_LLC_STATUS_TAG_1176_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1176_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1176_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1176_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1176_CL_TAG_OFFSET })

// Status register of cache line 1177
#define AXI_LLC_STATUS_STATUS_1177_REG_OFFSET 0x24c8
#define AXI_LLC_STATUS_STATUS_1177_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1177_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1177_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1177_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1177_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1177
#define AXI_LLC_STATUS_TAG_1177_REG_OFFSET 0x24cc
#define AXI_LLC_STATUS_TAG_1177_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1177_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1177_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1177_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1177_CL_TAG_OFFSET })

// Status register of cache line 1178
#define AXI_LLC_STATUS_STATUS_1178_REG_OFFSET 0x24d0
#define AXI_LLC_STATUS_STATUS_1178_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1178_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1178_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1178_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1178_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1178
#define AXI_LLC_STATUS_TAG_1178_REG_OFFSET 0x24d4
#define AXI_LLC_STATUS_TAG_1178_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1178_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1178_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1178_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1178_CL_TAG_OFFSET })

// Status register of cache line 1179
#define AXI_LLC_STATUS_STATUS_1179_REG_OFFSET 0x24d8
#define AXI_LLC_STATUS_STATUS_1179_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1179_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1179_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1179_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1179_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1179
#define AXI_LLC_STATUS_TAG_1179_REG_OFFSET 0x24dc
#define AXI_LLC_STATUS_TAG_1179_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1179_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1179_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1179_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1179_CL_TAG_OFFSET })

// Status register of cache line 1180
#define AXI_LLC_STATUS_STATUS_1180_REG_OFFSET 0x24e0
#define AXI_LLC_STATUS_STATUS_1180_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1180_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1180_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1180_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1180_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1180
#define AXI_LLC_STATUS_TAG_1180_REG_OFFSET 0x24e4
#define AXI_LLC_STATUS_TAG_1180_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1180_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1180_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1180_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1180_CL_TAG_OFFSET })

// Status register of cache line 1181
#define AXI_LLC_STATUS_STATUS_1181_REG_OFFSET 0x24e8
#define AXI_LLC_STATUS_STATUS_1181_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1181_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1181_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1181_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1181_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1181
#define AXI_LLC_STATUS_TAG_1181_REG_OFFSET 0x24ec
#define AXI_LLC_STATUS_TAG_1181_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1181_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1181_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1181_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1181_CL_TAG_OFFSET })

// Status register of cache line 1182
#define AXI_LLC_STATUS_STATUS_1182_REG_OFFSET 0x24f0
#define AXI_LLC_STATUS_STATUS_1182_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1182_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1182_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1182_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1182_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1182
#define AXI_LLC_STATUS_TAG_1182_REG_OFFSET 0x24f4
#define AXI_LLC_STATUS_TAG_1182_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1182_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1182_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1182_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1182_CL_TAG_OFFSET })

// Status register of cache line 1183
#define AXI_LLC_STATUS_STATUS_1183_REG_OFFSET 0x24f8
#define AXI_LLC_STATUS_STATUS_1183_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1183_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1183_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1183_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1183_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1183
#define AXI_LLC_STATUS_TAG_1183_REG_OFFSET 0x24fc
#define AXI_LLC_STATUS_TAG_1183_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1183_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1183_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1183_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1183_CL_TAG_OFFSET })

// Status register of cache line 1184
#define AXI_LLC_STATUS_STATUS_1184_REG_OFFSET 0x2500
#define AXI_LLC_STATUS_STATUS_1184_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1184_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1184_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1184_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1184_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1184
#define AXI_LLC_STATUS_TAG_1184_REG_OFFSET 0x2504
#define AXI_LLC_STATUS_TAG_1184_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1184_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1184_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1184_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1184_CL_TAG_OFFSET })

// Status register of cache line 1185
#define AXI_LLC_STATUS_STATUS_1185_REG_OFFSET 0x2508
#define AXI_LLC_STATUS_STATUS_1185_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1185_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1185_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1185_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1185_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1185
#define AXI_LLC_STATUS_TAG_1185_REG_OFFSET 0x250c
#define AXI_LLC_STATUS_TAG_1185_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1185_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1185_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1185_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1185_CL_TAG_OFFSET })

// Status register of cache line 1186
#define AXI_LLC_STATUS_STATUS_1186_REG_OFFSET 0x2510
#define AXI_LLC_STATUS_STATUS_1186_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1186_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1186_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1186_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1186_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1186
#define AXI_LLC_STATUS_TAG_1186_REG_OFFSET 0x2514
#define AXI_LLC_STATUS_TAG_1186_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1186_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1186_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1186_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1186_CL_TAG_OFFSET })

// Status register of cache line 1187
#define AXI_LLC_STATUS_STATUS_1187_REG_OFFSET 0x2518
#define AXI_LLC_STATUS_STATUS_1187_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1187_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1187_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1187_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1187_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1187
#define AXI_LLC_STATUS_TAG_1187_REG_OFFSET 0x251c
#define AXI_LLC_STATUS_TAG_1187_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1187_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1187_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1187_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1187_CL_TAG_OFFSET })

// Status register of cache line 1188
#define AXI_LLC_STATUS_STATUS_1188_REG_OFFSET 0x2520
#define AXI_LLC_STATUS_STATUS_1188_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1188_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1188_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1188_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1188_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1188
#define AXI_LLC_STATUS_TAG_1188_REG_OFFSET 0x2524
#define AXI_LLC_STATUS_TAG_1188_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1188_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1188_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1188_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1188_CL_TAG_OFFSET })

// Status register of cache line 1189
#define AXI_LLC_STATUS_STATUS_1189_REG_OFFSET 0x2528
#define AXI_LLC_STATUS_STATUS_1189_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1189_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1189_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1189_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1189_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1189
#define AXI_LLC_STATUS_TAG_1189_REG_OFFSET 0x252c
#define AXI_LLC_STATUS_TAG_1189_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1189_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1189_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1189_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1189_CL_TAG_OFFSET })

// Status register of cache line 1190
#define AXI_LLC_STATUS_STATUS_1190_REG_OFFSET 0x2530
#define AXI_LLC_STATUS_STATUS_1190_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1190_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1190_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1190_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1190_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1190
#define AXI_LLC_STATUS_TAG_1190_REG_OFFSET 0x2534
#define AXI_LLC_STATUS_TAG_1190_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1190_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1190_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1190_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1190_CL_TAG_OFFSET })

// Status register of cache line 1191
#define AXI_LLC_STATUS_STATUS_1191_REG_OFFSET 0x2538
#define AXI_LLC_STATUS_STATUS_1191_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1191_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1191_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1191_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1191_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1191
#define AXI_LLC_STATUS_TAG_1191_REG_OFFSET 0x253c
#define AXI_LLC_STATUS_TAG_1191_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1191_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1191_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1191_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1191_CL_TAG_OFFSET })

// Status register of cache line 1192
#define AXI_LLC_STATUS_STATUS_1192_REG_OFFSET 0x2540
#define AXI_LLC_STATUS_STATUS_1192_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1192_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1192_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1192_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1192_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1192
#define AXI_LLC_STATUS_TAG_1192_REG_OFFSET 0x2544
#define AXI_LLC_STATUS_TAG_1192_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1192_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1192_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1192_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1192_CL_TAG_OFFSET })

// Status register of cache line 1193
#define AXI_LLC_STATUS_STATUS_1193_REG_OFFSET 0x2548
#define AXI_LLC_STATUS_STATUS_1193_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1193_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1193_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1193_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1193_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1193
#define AXI_LLC_STATUS_TAG_1193_REG_OFFSET 0x254c
#define AXI_LLC_STATUS_TAG_1193_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1193_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1193_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1193_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1193_CL_TAG_OFFSET })

// Status register of cache line 1194
#define AXI_LLC_STATUS_STATUS_1194_REG_OFFSET 0x2550
#define AXI_LLC_STATUS_STATUS_1194_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1194_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1194_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1194_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1194_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1194
#define AXI_LLC_STATUS_TAG_1194_REG_OFFSET 0x2554
#define AXI_LLC_STATUS_TAG_1194_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1194_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1194_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1194_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1194_CL_TAG_OFFSET })

// Status register of cache line 1195
#define AXI_LLC_STATUS_STATUS_1195_REG_OFFSET 0x2558
#define AXI_LLC_STATUS_STATUS_1195_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1195_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1195_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1195_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1195_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1195
#define AXI_LLC_STATUS_TAG_1195_REG_OFFSET 0x255c
#define AXI_LLC_STATUS_TAG_1195_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1195_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1195_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1195_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1195_CL_TAG_OFFSET })

// Status register of cache line 1196
#define AXI_LLC_STATUS_STATUS_1196_REG_OFFSET 0x2560
#define AXI_LLC_STATUS_STATUS_1196_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1196_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1196_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1196_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1196_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1196
#define AXI_LLC_STATUS_TAG_1196_REG_OFFSET 0x2564
#define AXI_LLC_STATUS_TAG_1196_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1196_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1196_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1196_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1196_CL_TAG_OFFSET })

// Status register of cache line 1197
#define AXI_LLC_STATUS_STATUS_1197_REG_OFFSET 0x2568
#define AXI_LLC_STATUS_STATUS_1197_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1197_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1197_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1197_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1197_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1197
#define AXI_LLC_STATUS_TAG_1197_REG_OFFSET 0x256c
#define AXI_LLC_STATUS_TAG_1197_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1197_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1197_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1197_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1197_CL_TAG_OFFSET })

// Status register of cache line 1198
#define AXI_LLC_STATUS_STATUS_1198_REG_OFFSET 0x2570
#define AXI_LLC_STATUS_STATUS_1198_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1198_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1198_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1198_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1198_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1198
#define AXI_LLC_STATUS_TAG_1198_REG_OFFSET 0x2574
#define AXI_LLC_STATUS_TAG_1198_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1198_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1198_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1198_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1198_CL_TAG_OFFSET })

// Status register of cache line 1199
#define AXI_LLC_STATUS_STATUS_1199_REG_OFFSET 0x2578
#define AXI_LLC_STATUS_STATUS_1199_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1199_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1199_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1199_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1199_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1199
#define AXI_LLC_STATUS_TAG_1199_REG_OFFSET 0x257c
#define AXI_LLC_STATUS_TAG_1199_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1199_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1199_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1199_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1199_CL_TAG_OFFSET })

// Status register of cache line 1200
#define AXI_LLC_STATUS_STATUS_1200_REG_OFFSET 0x2580
#define AXI_LLC_STATUS_STATUS_1200_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1200_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1200_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1200_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1200_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1200
#define AXI_LLC_STATUS_TAG_1200_REG_OFFSET 0x2584
#define AXI_LLC_STATUS_TAG_1200_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1200_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1200_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1200_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1200_CL_TAG_OFFSET })

// Status register of cache line 1201
#define AXI_LLC_STATUS_STATUS_1201_REG_OFFSET 0x2588
#define AXI_LLC_STATUS_STATUS_1201_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1201_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1201_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1201_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1201_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1201
#define AXI_LLC_STATUS_TAG_1201_REG_OFFSET 0x258c
#define AXI_LLC_STATUS_TAG_1201_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1201_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1201_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1201_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1201_CL_TAG_OFFSET })

// Status register of cache line 1202
#define AXI_LLC_STATUS_STATUS_1202_REG_OFFSET 0x2590
#define AXI_LLC_STATUS_STATUS_1202_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1202_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1202_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1202_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1202_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1202
#define AXI_LLC_STATUS_TAG_1202_REG_OFFSET 0x2594
#define AXI_LLC_STATUS_TAG_1202_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1202_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1202_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1202_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1202_CL_TAG_OFFSET })

// Status register of cache line 1203
#define AXI_LLC_STATUS_STATUS_1203_REG_OFFSET 0x2598
#define AXI_LLC_STATUS_STATUS_1203_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1203_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1203_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1203_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1203_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1203
#define AXI_LLC_STATUS_TAG_1203_REG_OFFSET 0x259c
#define AXI_LLC_STATUS_TAG_1203_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1203_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1203_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1203_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1203_CL_TAG_OFFSET })

// Status register of cache line 1204
#define AXI_LLC_STATUS_STATUS_1204_REG_OFFSET 0x25a0
#define AXI_LLC_STATUS_STATUS_1204_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1204_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1204_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1204_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1204_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1204
#define AXI_LLC_STATUS_TAG_1204_REG_OFFSET 0x25a4
#define AXI_LLC_STATUS_TAG_1204_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1204_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1204_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1204_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1204_CL_TAG_OFFSET })

// Status register of cache line 1205
#define AXI_LLC_STATUS_STATUS_1205_REG_OFFSET 0x25a8
#define AXI_LLC_STATUS_STATUS_1205_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1205_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1205_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1205_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1205_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1205
#define AXI_LLC_STATUS_TAG_1205_REG_OFFSET 0x25ac
#define AXI_LLC_STATUS_TAG_1205_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1205_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1205_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1205_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1205_CL_TAG_OFFSET })

// Status register of cache line 1206
#define AXI_LLC_STATUS_STATUS_1206_REG_OFFSET 0x25b0
#define AXI_LLC_STATUS_STATUS_1206_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1206_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1206_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1206_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1206_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1206
#define AXI_LLC_STATUS_TAG_1206_REG_OFFSET 0x25b4
#define AXI_LLC_STATUS_TAG_1206_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1206_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1206_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1206_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1206_CL_TAG_OFFSET })

// Status register of cache line 1207
#define AXI_LLC_STATUS_STATUS_1207_REG_OFFSET 0x25b8
#define AXI_LLC_STATUS_STATUS_1207_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1207_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1207_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1207_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1207_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1207
#define AXI_LLC_STATUS_TAG_1207_REG_OFFSET 0x25bc
#define AXI_LLC_STATUS_TAG_1207_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1207_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1207_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1207_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1207_CL_TAG_OFFSET })

// Status register of cache line 1208
#define AXI_LLC_STATUS_STATUS_1208_REG_OFFSET 0x25c0
#define AXI_LLC_STATUS_STATUS_1208_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1208_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1208_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1208_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1208_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1208
#define AXI_LLC_STATUS_TAG_1208_REG_OFFSET 0x25c4
#define AXI_LLC_STATUS_TAG_1208_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1208_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1208_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1208_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1208_CL_TAG_OFFSET })

// Status register of cache line 1209
#define AXI_LLC_STATUS_STATUS_1209_REG_OFFSET 0x25c8
#define AXI_LLC_STATUS_STATUS_1209_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1209_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1209_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1209_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1209_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1209
#define AXI_LLC_STATUS_TAG_1209_REG_OFFSET 0x25cc
#define AXI_LLC_STATUS_TAG_1209_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1209_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1209_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1209_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1209_CL_TAG_OFFSET })

// Status register of cache line 1210
#define AXI_LLC_STATUS_STATUS_1210_REG_OFFSET 0x25d0
#define AXI_LLC_STATUS_STATUS_1210_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1210_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1210_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1210_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1210_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1210
#define AXI_LLC_STATUS_TAG_1210_REG_OFFSET 0x25d4
#define AXI_LLC_STATUS_TAG_1210_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1210_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1210_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1210_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1210_CL_TAG_OFFSET })

// Status register of cache line 1211
#define AXI_LLC_STATUS_STATUS_1211_REG_OFFSET 0x25d8
#define AXI_LLC_STATUS_STATUS_1211_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1211_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1211_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1211_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1211_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1211
#define AXI_LLC_STATUS_TAG_1211_REG_OFFSET 0x25dc
#define AXI_LLC_STATUS_TAG_1211_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1211_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1211_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1211_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1211_CL_TAG_OFFSET })

// Status register of cache line 1212
#define AXI_LLC_STATUS_STATUS_1212_REG_OFFSET 0x25e0
#define AXI_LLC_STATUS_STATUS_1212_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1212_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1212_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1212_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1212_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1212
#define AXI_LLC_STATUS_TAG_1212_REG_OFFSET 0x25e4
#define AXI_LLC_STATUS_TAG_1212_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1212_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1212_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1212_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1212_CL_TAG_OFFSET })

// Status register of cache line 1213
#define AXI_LLC_STATUS_STATUS_1213_REG_OFFSET 0x25e8
#define AXI_LLC_STATUS_STATUS_1213_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1213_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1213_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1213_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1213_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1213
#define AXI_LLC_STATUS_TAG_1213_REG_OFFSET 0x25ec
#define AXI_LLC_STATUS_TAG_1213_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1213_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1213_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1213_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1213_CL_TAG_OFFSET })

// Status register of cache line 1214
#define AXI_LLC_STATUS_STATUS_1214_REG_OFFSET 0x25f0
#define AXI_LLC_STATUS_STATUS_1214_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1214_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1214_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1214_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1214_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1214
#define AXI_LLC_STATUS_TAG_1214_REG_OFFSET 0x25f4
#define AXI_LLC_STATUS_TAG_1214_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1214_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1214_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1214_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1214_CL_TAG_OFFSET })

// Status register of cache line 1215
#define AXI_LLC_STATUS_STATUS_1215_REG_OFFSET 0x25f8
#define AXI_LLC_STATUS_STATUS_1215_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1215_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1215_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1215_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1215_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1215
#define AXI_LLC_STATUS_TAG_1215_REG_OFFSET 0x25fc
#define AXI_LLC_STATUS_TAG_1215_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1215_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1215_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1215_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1215_CL_TAG_OFFSET })

// Status register of cache line 1216
#define AXI_LLC_STATUS_STATUS_1216_REG_OFFSET 0x2600
#define AXI_LLC_STATUS_STATUS_1216_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1216_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1216_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1216_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1216_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1216
#define AXI_LLC_STATUS_TAG_1216_REG_OFFSET 0x2604
#define AXI_LLC_STATUS_TAG_1216_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1216_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1216_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1216_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1216_CL_TAG_OFFSET })

// Status register of cache line 1217
#define AXI_LLC_STATUS_STATUS_1217_REG_OFFSET 0x2608
#define AXI_LLC_STATUS_STATUS_1217_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1217_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1217_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1217_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1217_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1217
#define AXI_LLC_STATUS_TAG_1217_REG_OFFSET 0x260c
#define AXI_LLC_STATUS_TAG_1217_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1217_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1217_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1217_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1217_CL_TAG_OFFSET })

// Status register of cache line 1218
#define AXI_LLC_STATUS_STATUS_1218_REG_OFFSET 0x2610
#define AXI_LLC_STATUS_STATUS_1218_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1218_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1218_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1218_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1218_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1218
#define AXI_LLC_STATUS_TAG_1218_REG_OFFSET 0x2614
#define AXI_LLC_STATUS_TAG_1218_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1218_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1218_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1218_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1218_CL_TAG_OFFSET })

// Status register of cache line 1219
#define AXI_LLC_STATUS_STATUS_1219_REG_OFFSET 0x2618
#define AXI_LLC_STATUS_STATUS_1219_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1219_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1219_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1219_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1219_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1219
#define AXI_LLC_STATUS_TAG_1219_REG_OFFSET 0x261c
#define AXI_LLC_STATUS_TAG_1219_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1219_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1219_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1219_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1219_CL_TAG_OFFSET })

// Status register of cache line 1220
#define AXI_LLC_STATUS_STATUS_1220_REG_OFFSET 0x2620
#define AXI_LLC_STATUS_STATUS_1220_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1220_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1220_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1220_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1220_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1220
#define AXI_LLC_STATUS_TAG_1220_REG_OFFSET 0x2624
#define AXI_LLC_STATUS_TAG_1220_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1220_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1220_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1220_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1220_CL_TAG_OFFSET })

// Status register of cache line 1221
#define AXI_LLC_STATUS_STATUS_1221_REG_OFFSET 0x2628
#define AXI_LLC_STATUS_STATUS_1221_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1221_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1221_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1221_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1221_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1221
#define AXI_LLC_STATUS_TAG_1221_REG_OFFSET 0x262c
#define AXI_LLC_STATUS_TAG_1221_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1221_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1221_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1221_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1221_CL_TAG_OFFSET })

// Status register of cache line 1222
#define AXI_LLC_STATUS_STATUS_1222_REG_OFFSET 0x2630
#define AXI_LLC_STATUS_STATUS_1222_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1222_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1222_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1222_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1222_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1222
#define AXI_LLC_STATUS_TAG_1222_REG_OFFSET 0x2634
#define AXI_LLC_STATUS_TAG_1222_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1222_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1222_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1222_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1222_CL_TAG_OFFSET })

// Status register of cache line 1223
#define AXI_LLC_STATUS_STATUS_1223_REG_OFFSET 0x2638
#define AXI_LLC_STATUS_STATUS_1223_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1223_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1223_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1223_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1223_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1223
#define AXI_LLC_STATUS_TAG_1223_REG_OFFSET 0x263c
#define AXI_LLC_STATUS_TAG_1223_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1223_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1223_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1223_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1223_CL_TAG_OFFSET })

// Status register of cache line 1224
#define AXI_LLC_STATUS_STATUS_1224_REG_OFFSET 0x2640
#define AXI_LLC_STATUS_STATUS_1224_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1224_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1224_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1224_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1224_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1224
#define AXI_LLC_STATUS_TAG_1224_REG_OFFSET 0x2644
#define AXI_LLC_STATUS_TAG_1224_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1224_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1224_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1224_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1224_CL_TAG_OFFSET })

// Status register of cache line 1225
#define AXI_LLC_STATUS_STATUS_1225_REG_OFFSET 0x2648
#define AXI_LLC_STATUS_STATUS_1225_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1225_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1225_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1225_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1225_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1225
#define AXI_LLC_STATUS_TAG_1225_REG_OFFSET 0x264c
#define AXI_LLC_STATUS_TAG_1225_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1225_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1225_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1225_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1225_CL_TAG_OFFSET })

// Status register of cache line 1226
#define AXI_LLC_STATUS_STATUS_1226_REG_OFFSET 0x2650
#define AXI_LLC_STATUS_STATUS_1226_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1226_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1226_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1226_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1226_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1226
#define AXI_LLC_STATUS_TAG_1226_REG_OFFSET 0x2654
#define AXI_LLC_STATUS_TAG_1226_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1226_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1226_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1226_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1226_CL_TAG_OFFSET })

// Status register of cache line 1227
#define AXI_LLC_STATUS_STATUS_1227_REG_OFFSET 0x2658
#define AXI_LLC_STATUS_STATUS_1227_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1227_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1227_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1227_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1227_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1227
#define AXI_LLC_STATUS_TAG_1227_REG_OFFSET 0x265c
#define AXI_LLC_STATUS_TAG_1227_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1227_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1227_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1227_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1227_CL_TAG_OFFSET })

// Status register of cache line 1228
#define AXI_LLC_STATUS_STATUS_1228_REG_OFFSET 0x2660
#define AXI_LLC_STATUS_STATUS_1228_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1228_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1228_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1228_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1228_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1228
#define AXI_LLC_STATUS_TAG_1228_REG_OFFSET 0x2664
#define AXI_LLC_STATUS_TAG_1228_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1228_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1228_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1228_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1228_CL_TAG_OFFSET })

// Status register of cache line 1229
#define AXI_LLC_STATUS_STATUS_1229_REG_OFFSET 0x2668
#define AXI_LLC_STATUS_STATUS_1229_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1229_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1229_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1229_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1229_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1229
#define AXI_LLC_STATUS_TAG_1229_REG_OFFSET 0x266c
#define AXI_LLC_STATUS_TAG_1229_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1229_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1229_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1229_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1229_CL_TAG_OFFSET })

// Status register of cache line 1230
#define AXI_LLC_STATUS_STATUS_1230_REG_OFFSET 0x2670
#define AXI_LLC_STATUS_STATUS_1230_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1230_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1230_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1230_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1230_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1230
#define AXI_LLC_STATUS_TAG_1230_REG_OFFSET 0x2674
#define AXI_LLC_STATUS_TAG_1230_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1230_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1230_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1230_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1230_CL_TAG_OFFSET })

// Status register of cache line 1231
#define AXI_LLC_STATUS_STATUS_1231_REG_OFFSET 0x2678
#define AXI_LLC_STATUS_STATUS_1231_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1231_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1231_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1231_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1231_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1231
#define AXI_LLC_STATUS_TAG_1231_REG_OFFSET 0x267c
#define AXI_LLC_STATUS_TAG_1231_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1231_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1231_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1231_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1231_CL_TAG_OFFSET })

// Status register of cache line 1232
#define AXI_LLC_STATUS_STATUS_1232_REG_OFFSET 0x2680
#define AXI_LLC_STATUS_STATUS_1232_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1232_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1232_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1232_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1232_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1232
#define AXI_LLC_STATUS_TAG_1232_REG_OFFSET 0x2684
#define AXI_LLC_STATUS_TAG_1232_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1232_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1232_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1232_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1232_CL_TAG_OFFSET })

// Status register of cache line 1233
#define AXI_LLC_STATUS_STATUS_1233_REG_OFFSET 0x2688
#define AXI_LLC_STATUS_STATUS_1233_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1233_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1233_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1233_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1233_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1233
#define AXI_LLC_STATUS_TAG_1233_REG_OFFSET 0x268c
#define AXI_LLC_STATUS_TAG_1233_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1233_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1233_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1233_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1233_CL_TAG_OFFSET })

// Status register of cache line 1234
#define AXI_LLC_STATUS_STATUS_1234_REG_OFFSET 0x2690
#define AXI_LLC_STATUS_STATUS_1234_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1234_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1234_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1234_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1234_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1234
#define AXI_LLC_STATUS_TAG_1234_REG_OFFSET 0x2694
#define AXI_LLC_STATUS_TAG_1234_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1234_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1234_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1234_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1234_CL_TAG_OFFSET })

// Status register of cache line 1235
#define AXI_LLC_STATUS_STATUS_1235_REG_OFFSET 0x2698
#define AXI_LLC_STATUS_STATUS_1235_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1235_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1235_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1235_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1235_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1235
#define AXI_LLC_STATUS_TAG_1235_REG_OFFSET 0x269c
#define AXI_LLC_STATUS_TAG_1235_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1235_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1235_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1235_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1235_CL_TAG_OFFSET })

// Status register of cache line 1236
#define AXI_LLC_STATUS_STATUS_1236_REG_OFFSET 0x26a0
#define AXI_LLC_STATUS_STATUS_1236_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1236_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1236_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1236_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1236_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1236
#define AXI_LLC_STATUS_TAG_1236_REG_OFFSET 0x26a4
#define AXI_LLC_STATUS_TAG_1236_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1236_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1236_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1236_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1236_CL_TAG_OFFSET })

// Status register of cache line 1237
#define AXI_LLC_STATUS_STATUS_1237_REG_OFFSET 0x26a8
#define AXI_LLC_STATUS_STATUS_1237_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1237_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1237_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1237_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1237_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1237
#define AXI_LLC_STATUS_TAG_1237_REG_OFFSET 0x26ac
#define AXI_LLC_STATUS_TAG_1237_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1237_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1237_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1237_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1237_CL_TAG_OFFSET })

// Status register of cache line 1238
#define AXI_LLC_STATUS_STATUS_1238_REG_OFFSET 0x26b0
#define AXI_LLC_STATUS_STATUS_1238_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1238_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1238_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1238_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1238_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1238
#define AXI_LLC_STATUS_TAG_1238_REG_OFFSET 0x26b4
#define AXI_LLC_STATUS_TAG_1238_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1238_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1238_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1238_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1238_CL_TAG_OFFSET })

// Status register of cache line 1239
#define AXI_LLC_STATUS_STATUS_1239_REG_OFFSET 0x26b8
#define AXI_LLC_STATUS_STATUS_1239_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1239_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1239_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1239_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1239_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1239
#define AXI_LLC_STATUS_TAG_1239_REG_OFFSET 0x26bc
#define AXI_LLC_STATUS_TAG_1239_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1239_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1239_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1239_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1239_CL_TAG_OFFSET })

// Status register of cache line 1240
#define AXI_LLC_STATUS_STATUS_1240_REG_OFFSET 0x26c0
#define AXI_LLC_STATUS_STATUS_1240_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1240_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1240_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1240_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1240_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1240
#define AXI_LLC_STATUS_TAG_1240_REG_OFFSET 0x26c4
#define AXI_LLC_STATUS_TAG_1240_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1240_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1240_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1240_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1240_CL_TAG_OFFSET })

// Status register of cache line 1241
#define AXI_LLC_STATUS_STATUS_1241_REG_OFFSET 0x26c8
#define AXI_LLC_STATUS_STATUS_1241_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1241_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1241_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1241_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1241_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1241
#define AXI_LLC_STATUS_TAG_1241_REG_OFFSET 0x26cc
#define AXI_LLC_STATUS_TAG_1241_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1241_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1241_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1241_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1241_CL_TAG_OFFSET })

// Status register of cache line 1242
#define AXI_LLC_STATUS_STATUS_1242_REG_OFFSET 0x26d0
#define AXI_LLC_STATUS_STATUS_1242_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1242_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1242_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1242_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1242_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1242
#define AXI_LLC_STATUS_TAG_1242_REG_OFFSET 0x26d4
#define AXI_LLC_STATUS_TAG_1242_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1242_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1242_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1242_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1242_CL_TAG_OFFSET })

// Status register of cache line 1243
#define AXI_LLC_STATUS_STATUS_1243_REG_OFFSET 0x26d8
#define AXI_LLC_STATUS_STATUS_1243_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1243_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1243_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1243_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1243_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1243
#define AXI_LLC_STATUS_TAG_1243_REG_OFFSET 0x26dc
#define AXI_LLC_STATUS_TAG_1243_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1243_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1243_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1243_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1243_CL_TAG_OFFSET })

// Status register of cache line 1244
#define AXI_LLC_STATUS_STATUS_1244_REG_OFFSET 0x26e0
#define AXI_LLC_STATUS_STATUS_1244_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1244_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1244_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1244_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1244_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1244
#define AXI_LLC_STATUS_TAG_1244_REG_OFFSET 0x26e4
#define AXI_LLC_STATUS_TAG_1244_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1244_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1244_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1244_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1244_CL_TAG_OFFSET })

// Status register of cache line 1245
#define AXI_LLC_STATUS_STATUS_1245_REG_OFFSET 0x26e8
#define AXI_LLC_STATUS_STATUS_1245_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1245_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1245_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1245_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1245_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1245
#define AXI_LLC_STATUS_TAG_1245_REG_OFFSET 0x26ec
#define AXI_LLC_STATUS_TAG_1245_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1245_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1245_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1245_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1245_CL_TAG_OFFSET })

// Status register of cache line 1246
#define AXI_LLC_STATUS_STATUS_1246_REG_OFFSET 0x26f0
#define AXI_LLC_STATUS_STATUS_1246_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1246_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1246_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1246_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1246_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1246
#define AXI_LLC_STATUS_TAG_1246_REG_OFFSET 0x26f4
#define AXI_LLC_STATUS_TAG_1246_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1246_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1246_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1246_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1246_CL_TAG_OFFSET })

// Status register of cache line 1247
#define AXI_LLC_STATUS_STATUS_1247_REG_OFFSET 0x26f8
#define AXI_LLC_STATUS_STATUS_1247_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1247_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1247_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1247_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1247_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1247
#define AXI_LLC_STATUS_TAG_1247_REG_OFFSET 0x26fc
#define AXI_LLC_STATUS_TAG_1247_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1247_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1247_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1247_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1247_CL_TAG_OFFSET })

// Status register of cache line 1248
#define AXI_LLC_STATUS_STATUS_1248_REG_OFFSET 0x2700
#define AXI_LLC_STATUS_STATUS_1248_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1248_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1248_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1248_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1248_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1248
#define AXI_LLC_STATUS_TAG_1248_REG_OFFSET 0x2704
#define AXI_LLC_STATUS_TAG_1248_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1248_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1248_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1248_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1248_CL_TAG_OFFSET })

// Status register of cache line 1249
#define AXI_LLC_STATUS_STATUS_1249_REG_OFFSET 0x2708
#define AXI_LLC_STATUS_STATUS_1249_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1249_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1249_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1249_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1249_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1249
#define AXI_LLC_STATUS_TAG_1249_REG_OFFSET 0x270c
#define AXI_LLC_STATUS_TAG_1249_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1249_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1249_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1249_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1249_CL_TAG_OFFSET })

// Status register of cache line 1250
#define AXI_LLC_STATUS_STATUS_1250_REG_OFFSET 0x2710
#define AXI_LLC_STATUS_STATUS_1250_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1250_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1250_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1250_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1250_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1250
#define AXI_LLC_STATUS_TAG_1250_REG_OFFSET 0x2714
#define AXI_LLC_STATUS_TAG_1250_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1250_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1250_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1250_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1250_CL_TAG_OFFSET })

// Status register of cache line 1251
#define AXI_LLC_STATUS_STATUS_1251_REG_OFFSET 0x2718
#define AXI_LLC_STATUS_STATUS_1251_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1251_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1251_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1251_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1251_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1251
#define AXI_LLC_STATUS_TAG_1251_REG_OFFSET 0x271c
#define AXI_LLC_STATUS_TAG_1251_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1251_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1251_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1251_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1251_CL_TAG_OFFSET })

// Status register of cache line 1252
#define AXI_LLC_STATUS_STATUS_1252_REG_OFFSET 0x2720
#define AXI_LLC_STATUS_STATUS_1252_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1252_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1252_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1252_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1252_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1252
#define AXI_LLC_STATUS_TAG_1252_REG_OFFSET 0x2724
#define AXI_LLC_STATUS_TAG_1252_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1252_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1252_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1252_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1252_CL_TAG_OFFSET })

// Status register of cache line 1253
#define AXI_LLC_STATUS_STATUS_1253_REG_OFFSET 0x2728
#define AXI_LLC_STATUS_STATUS_1253_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1253_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1253_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1253_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1253_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1253
#define AXI_LLC_STATUS_TAG_1253_REG_OFFSET 0x272c
#define AXI_LLC_STATUS_TAG_1253_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1253_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1253_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1253_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1253_CL_TAG_OFFSET })

// Status register of cache line 1254
#define AXI_LLC_STATUS_STATUS_1254_REG_OFFSET 0x2730
#define AXI_LLC_STATUS_STATUS_1254_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1254_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1254_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1254_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1254_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1254
#define AXI_LLC_STATUS_TAG_1254_REG_OFFSET 0x2734
#define AXI_LLC_STATUS_TAG_1254_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1254_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1254_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1254_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1254_CL_TAG_OFFSET })

// Status register of cache line 1255
#define AXI_LLC_STATUS_STATUS_1255_REG_OFFSET 0x2738
#define AXI_LLC_STATUS_STATUS_1255_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1255_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1255_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1255_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1255_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1255
#define AXI_LLC_STATUS_TAG_1255_REG_OFFSET 0x273c
#define AXI_LLC_STATUS_TAG_1255_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1255_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1255_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1255_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1255_CL_TAG_OFFSET })

// Status register of cache line 1256
#define AXI_LLC_STATUS_STATUS_1256_REG_OFFSET 0x2740
#define AXI_LLC_STATUS_STATUS_1256_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1256_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1256_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1256_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1256_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1256
#define AXI_LLC_STATUS_TAG_1256_REG_OFFSET 0x2744
#define AXI_LLC_STATUS_TAG_1256_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1256_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1256_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1256_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1256_CL_TAG_OFFSET })

// Status register of cache line 1257
#define AXI_LLC_STATUS_STATUS_1257_REG_OFFSET 0x2748
#define AXI_LLC_STATUS_STATUS_1257_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1257_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1257_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1257_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1257_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1257
#define AXI_LLC_STATUS_TAG_1257_REG_OFFSET 0x274c
#define AXI_LLC_STATUS_TAG_1257_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1257_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1257_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1257_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1257_CL_TAG_OFFSET })

// Status register of cache line 1258
#define AXI_LLC_STATUS_STATUS_1258_REG_OFFSET 0x2750
#define AXI_LLC_STATUS_STATUS_1258_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1258_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1258_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1258_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1258_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1258
#define AXI_LLC_STATUS_TAG_1258_REG_OFFSET 0x2754
#define AXI_LLC_STATUS_TAG_1258_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1258_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1258_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1258_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1258_CL_TAG_OFFSET })

// Status register of cache line 1259
#define AXI_LLC_STATUS_STATUS_1259_REG_OFFSET 0x2758
#define AXI_LLC_STATUS_STATUS_1259_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1259_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1259_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1259_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1259_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1259
#define AXI_LLC_STATUS_TAG_1259_REG_OFFSET 0x275c
#define AXI_LLC_STATUS_TAG_1259_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1259_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1259_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1259_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1259_CL_TAG_OFFSET })

// Status register of cache line 1260
#define AXI_LLC_STATUS_STATUS_1260_REG_OFFSET 0x2760
#define AXI_LLC_STATUS_STATUS_1260_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1260_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1260_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1260_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1260_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1260
#define AXI_LLC_STATUS_TAG_1260_REG_OFFSET 0x2764
#define AXI_LLC_STATUS_TAG_1260_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1260_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1260_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1260_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1260_CL_TAG_OFFSET })

// Status register of cache line 1261
#define AXI_LLC_STATUS_STATUS_1261_REG_OFFSET 0x2768
#define AXI_LLC_STATUS_STATUS_1261_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1261_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1261_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1261_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1261_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1261
#define AXI_LLC_STATUS_TAG_1261_REG_OFFSET 0x276c
#define AXI_LLC_STATUS_TAG_1261_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1261_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1261_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1261_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1261_CL_TAG_OFFSET })

// Status register of cache line 1262
#define AXI_LLC_STATUS_STATUS_1262_REG_OFFSET 0x2770
#define AXI_LLC_STATUS_STATUS_1262_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1262_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1262_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1262_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1262_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1262
#define AXI_LLC_STATUS_TAG_1262_REG_OFFSET 0x2774
#define AXI_LLC_STATUS_TAG_1262_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1262_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1262_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1262_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1262_CL_TAG_OFFSET })

// Status register of cache line 1263
#define AXI_LLC_STATUS_STATUS_1263_REG_OFFSET 0x2778
#define AXI_LLC_STATUS_STATUS_1263_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1263_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1263_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1263_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1263_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1263
#define AXI_LLC_STATUS_TAG_1263_REG_OFFSET 0x277c
#define AXI_LLC_STATUS_TAG_1263_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1263_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1263_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1263_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1263_CL_TAG_OFFSET })

// Status register of cache line 1264
#define AXI_LLC_STATUS_STATUS_1264_REG_OFFSET 0x2780
#define AXI_LLC_STATUS_STATUS_1264_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1264_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1264_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1264_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1264_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1264
#define AXI_LLC_STATUS_TAG_1264_REG_OFFSET 0x2784
#define AXI_LLC_STATUS_TAG_1264_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1264_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1264_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1264_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1264_CL_TAG_OFFSET })

// Status register of cache line 1265
#define AXI_LLC_STATUS_STATUS_1265_REG_OFFSET 0x2788
#define AXI_LLC_STATUS_STATUS_1265_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1265_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1265_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1265_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1265_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1265
#define AXI_LLC_STATUS_TAG_1265_REG_OFFSET 0x278c
#define AXI_LLC_STATUS_TAG_1265_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1265_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1265_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1265_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1265_CL_TAG_OFFSET })

// Status register of cache line 1266
#define AXI_LLC_STATUS_STATUS_1266_REG_OFFSET 0x2790
#define AXI_LLC_STATUS_STATUS_1266_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1266_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1266_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1266_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1266_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1266
#define AXI_LLC_STATUS_TAG_1266_REG_OFFSET 0x2794
#define AXI_LLC_STATUS_TAG_1266_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1266_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1266_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1266_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1266_CL_TAG_OFFSET })

// Status register of cache line 1267
#define AXI_LLC_STATUS_STATUS_1267_REG_OFFSET 0x2798
#define AXI_LLC_STATUS_STATUS_1267_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1267_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1267_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1267_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1267_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1267
#define AXI_LLC_STATUS_TAG_1267_REG_OFFSET 0x279c
#define AXI_LLC_STATUS_TAG_1267_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1267_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1267_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1267_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1267_CL_TAG_OFFSET })

// Status register of cache line 1268
#define AXI_LLC_STATUS_STATUS_1268_REG_OFFSET 0x27a0
#define AXI_LLC_STATUS_STATUS_1268_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1268_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1268_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1268_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1268_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1268
#define AXI_LLC_STATUS_TAG_1268_REG_OFFSET 0x27a4
#define AXI_LLC_STATUS_TAG_1268_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1268_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1268_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1268_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1268_CL_TAG_OFFSET })

// Status register of cache line 1269
#define AXI_LLC_STATUS_STATUS_1269_REG_OFFSET 0x27a8
#define AXI_LLC_STATUS_STATUS_1269_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1269_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1269_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1269_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1269_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1269
#define AXI_LLC_STATUS_TAG_1269_REG_OFFSET 0x27ac
#define AXI_LLC_STATUS_TAG_1269_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1269_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1269_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1269_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1269_CL_TAG_OFFSET })

// Status register of cache line 1270
#define AXI_LLC_STATUS_STATUS_1270_REG_OFFSET 0x27b0
#define AXI_LLC_STATUS_STATUS_1270_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1270_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1270_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1270_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1270_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1270
#define AXI_LLC_STATUS_TAG_1270_REG_OFFSET 0x27b4
#define AXI_LLC_STATUS_TAG_1270_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1270_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1270_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1270_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1270_CL_TAG_OFFSET })

// Status register of cache line 1271
#define AXI_LLC_STATUS_STATUS_1271_REG_OFFSET 0x27b8
#define AXI_LLC_STATUS_STATUS_1271_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1271_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1271_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1271_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1271_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1271
#define AXI_LLC_STATUS_TAG_1271_REG_OFFSET 0x27bc
#define AXI_LLC_STATUS_TAG_1271_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1271_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1271_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1271_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1271_CL_TAG_OFFSET })

// Status register of cache line 1272
#define AXI_LLC_STATUS_STATUS_1272_REG_OFFSET 0x27c0
#define AXI_LLC_STATUS_STATUS_1272_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1272_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1272_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1272_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1272_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1272
#define AXI_LLC_STATUS_TAG_1272_REG_OFFSET 0x27c4
#define AXI_LLC_STATUS_TAG_1272_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1272_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1272_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1272_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1272_CL_TAG_OFFSET })

// Status register of cache line 1273
#define AXI_LLC_STATUS_STATUS_1273_REG_OFFSET 0x27c8
#define AXI_LLC_STATUS_STATUS_1273_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1273_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1273_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1273_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1273_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1273
#define AXI_LLC_STATUS_TAG_1273_REG_OFFSET 0x27cc
#define AXI_LLC_STATUS_TAG_1273_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1273_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1273_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1273_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1273_CL_TAG_OFFSET })

// Status register of cache line 1274
#define AXI_LLC_STATUS_STATUS_1274_REG_OFFSET 0x27d0
#define AXI_LLC_STATUS_STATUS_1274_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1274_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1274_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1274_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1274_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1274
#define AXI_LLC_STATUS_TAG_1274_REG_OFFSET 0x27d4
#define AXI_LLC_STATUS_TAG_1274_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1274_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1274_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1274_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1274_CL_TAG_OFFSET })

// Status register of cache line 1275
#define AXI_LLC_STATUS_STATUS_1275_REG_OFFSET 0x27d8
#define AXI_LLC_STATUS_STATUS_1275_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1275_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1275_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1275_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1275_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1275
#define AXI_LLC_STATUS_TAG_1275_REG_OFFSET 0x27dc
#define AXI_LLC_STATUS_TAG_1275_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1275_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1275_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1275_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1275_CL_TAG_OFFSET })

// Status register of cache line 1276
#define AXI_LLC_STATUS_STATUS_1276_REG_OFFSET 0x27e0
#define AXI_LLC_STATUS_STATUS_1276_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1276_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1276_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1276_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1276_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1276
#define AXI_LLC_STATUS_TAG_1276_REG_OFFSET 0x27e4
#define AXI_LLC_STATUS_TAG_1276_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1276_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1276_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1276_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1276_CL_TAG_OFFSET })

// Status register of cache line 1277
#define AXI_LLC_STATUS_STATUS_1277_REG_OFFSET 0x27e8
#define AXI_LLC_STATUS_STATUS_1277_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1277_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1277_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1277_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1277_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1277
#define AXI_LLC_STATUS_TAG_1277_REG_OFFSET 0x27ec
#define AXI_LLC_STATUS_TAG_1277_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1277_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1277_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1277_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1277_CL_TAG_OFFSET })

// Status register of cache line 1278
#define AXI_LLC_STATUS_STATUS_1278_REG_OFFSET 0x27f0
#define AXI_LLC_STATUS_STATUS_1278_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1278_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1278_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1278_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1278_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1278
#define AXI_LLC_STATUS_TAG_1278_REG_OFFSET 0x27f4
#define AXI_LLC_STATUS_TAG_1278_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1278_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1278_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1278_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1278_CL_TAG_OFFSET })

// Status register of cache line 1279
#define AXI_LLC_STATUS_STATUS_1279_REG_OFFSET 0x27f8
#define AXI_LLC_STATUS_STATUS_1279_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1279_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1279_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1279_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1279_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1279
#define AXI_LLC_STATUS_TAG_1279_REG_OFFSET 0x27fc
#define AXI_LLC_STATUS_TAG_1279_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1279_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1279_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1279_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1279_CL_TAG_OFFSET })

// Status register of cache line 1280
#define AXI_LLC_STATUS_STATUS_1280_REG_OFFSET 0x2800
#define AXI_LLC_STATUS_STATUS_1280_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1280_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1280_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1280_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1280_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1280
#define AXI_LLC_STATUS_TAG_1280_REG_OFFSET 0x2804
#define AXI_LLC_STATUS_TAG_1280_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1280_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1280_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1280_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1280_CL_TAG_OFFSET })

// Status register of cache line 1281
#define AXI_LLC_STATUS_STATUS_1281_REG_OFFSET 0x2808
#define AXI_LLC_STATUS_STATUS_1281_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1281_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1281_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1281_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1281_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1281
#define AXI_LLC_STATUS_TAG_1281_REG_OFFSET 0x280c
#define AXI_LLC_STATUS_TAG_1281_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1281_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1281_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1281_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1281_CL_TAG_OFFSET })

// Status register of cache line 1282
#define AXI_LLC_STATUS_STATUS_1282_REG_OFFSET 0x2810
#define AXI_LLC_STATUS_STATUS_1282_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1282_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1282_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1282_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1282_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1282
#define AXI_LLC_STATUS_TAG_1282_REG_OFFSET 0x2814
#define AXI_LLC_STATUS_TAG_1282_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1282_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1282_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1282_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1282_CL_TAG_OFFSET })

// Status register of cache line 1283
#define AXI_LLC_STATUS_STATUS_1283_REG_OFFSET 0x2818
#define AXI_LLC_STATUS_STATUS_1283_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1283_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1283_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1283_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1283_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1283
#define AXI_LLC_STATUS_TAG_1283_REG_OFFSET 0x281c
#define AXI_LLC_STATUS_TAG_1283_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1283_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1283_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1283_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1283_CL_TAG_OFFSET })

// Status register of cache line 1284
#define AXI_LLC_STATUS_STATUS_1284_REG_OFFSET 0x2820
#define AXI_LLC_STATUS_STATUS_1284_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1284_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1284_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1284_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1284_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1284
#define AXI_LLC_STATUS_TAG_1284_REG_OFFSET 0x2824
#define AXI_LLC_STATUS_TAG_1284_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1284_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1284_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1284_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1284_CL_TAG_OFFSET })

// Status register of cache line 1285
#define AXI_LLC_STATUS_STATUS_1285_REG_OFFSET 0x2828
#define AXI_LLC_STATUS_STATUS_1285_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1285_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1285_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1285_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1285_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1285
#define AXI_LLC_STATUS_TAG_1285_REG_OFFSET 0x282c
#define AXI_LLC_STATUS_TAG_1285_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1285_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1285_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1285_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1285_CL_TAG_OFFSET })

// Status register of cache line 1286
#define AXI_LLC_STATUS_STATUS_1286_REG_OFFSET 0x2830
#define AXI_LLC_STATUS_STATUS_1286_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1286_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1286_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1286_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1286_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1286
#define AXI_LLC_STATUS_TAG_1286_REG_OFFSET 0x2834
#define AXI_LLC_STATUS_TAG_1286_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1286_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1286_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1286_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1286_CL_TAG_OFFSET })

// Status register of cache line 1287
#define AXI_LLC_STATUS_STATUS_1287_REG_OFFSET 0x2838
#define AXI_LLC_STATUS_STATUS_1287_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1287_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1287_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1287_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1287_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1287
#define AXI_LLC_STATUS_TAG_1287_REG_OFFSET 0x283c
#define AXI_LLC_STATUS_TAG_1287_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1287_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1287_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1287_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1287_CL_TAG_OFFSET })

// Status register of cache line 1288
#define AXI_LLC_STATUS_STATUS_1288_REG_OFFSET 0x2840
#define AXI_LLC_STATUS_STATUS_1288_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1288_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1288_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1288_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1288_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1288
#define AXI_LLC_STATUS_TAG_1288_REG_OFFSET 0x2844
#define AXI_LLC_STATUS_TAG_1288_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1288_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1288_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1288_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1288_CL_TAG_OFFSET })

// Status register of cache line 1289
#define AXI_LLC_STATUS_STATUS_1289_REG_OFFSET 0x2848
#define AXI_LLC_STATUS_STATUS_1289_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1289_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1289_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1289_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1289_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1289
#define AXI_LLC_STATUS_TAG_1289_REG_OFFSET 0x284c
#define AXI_LLC_STATUS_TAG_1289_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1289_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1289_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1289_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1289_CL_TAG_OFFSET })

// Status register of cache line 1290
#define AXI_LLC_STATUS_STATUS_1290_REG_OFFSET 0x2850
#define AXI_LLC_STATUS_STATUS_1290_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1290_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1290_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1290_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1290_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1290
#define AXI_LLC_STATUS_TAG_1290_REG_OFFSET 0x2854
#define AXI_LLC_STATUS_TAG_1290_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1290_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1290_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1290_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1290_CL_TAG_OFFSET })

// Status register of cache line 1291
#define AXI_LLC_STATUS_STATUS_1291_REG_OFFSET 0x2858
#define AXI_LLC_STATUS_STATUS_1291_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1291_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1291_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1291_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1291_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1291
#define AXI_LLC_STATUS_TAG_1291_REG_OFFSET 0x285c
#define AXI_LLC_STATUS_TAG_1291_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1291_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1291_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1291_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1291_CL_TAG_OFFSET })

// Status register of cache line 1292
#define AXI_LLC_STATUS_STATUS_1292_REG_OFFSET 0x2860
#define AXI_LLC_STATUS_STATUS_1292_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1292_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1292_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1292_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1292_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1292
#define AXI_LLC_STATUS_TAG_1292_REG_OFFSET 0x2864
#define AXI_LLC_STATUS_TAG_1292_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1292_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1292_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1292_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1292_CL_TAG_OFFSET })

// Status register of cache line 1293
#define AXI_LLC_STATUS_STATUS_1293_REG_OFFSET 0x2868
#define AXI_LLC_STATUS_STATUS_1293_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1293_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1293_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1293_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1293_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1293
#define AXI_LLC_STATUS_TAG_1293_REG_OFFSET 0x286c
#define AXI_LLC_STATUS_TAG_1293_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1293_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1293_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1293_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1293_CL_TAG_OFFSET })

// Status register of cache line 1294
#define AXI_LLC_STATUS_STATUS_1294_REG_OFFSET 0x2870
#define AXI_LLC_STATUS_STATUS_1294_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1294_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1294_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1294_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1294_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1294
#define AXI_LLC_STATUS_TAG_1294_REG_OFFSET 0x2874
#define AXI_LLC_STATUS_TAG_1294_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1294_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1294_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1294_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1294_CL_TAG_OFFSET })

// Status register of cache line 1295
#define AXI_LLC_STATUS_STATUS_1295_REG_OFFSET 0x2878
#define AXI_LLC_STATUS_STATUS_1295_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1295_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1295_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1295_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1295_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1295
#define AXI_LLC_STATUS_TAG_1295_REG_OFFSET 0x287c
#define AXI_LLC_STATUS_TAG_1295_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1295_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1295_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1295_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1295_CL_TAG_OFFSET })

// Status register of cache line 1296
#define AXI_LLC_STATUS_STATUS_1296_REG_OFFSET 0x2880
#define AXI_LLC_STATUS_STATUS_1296_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1296_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1296_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1296_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1296_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1296
#define AXI_LLC_STATUS_TAG_1296_REG_OFFSET 0x2884
#define AXI_LLC_STATUS_TAG_1296_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1296_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1296_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1296_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1296_CL_TAG_OFFSET })

// Status register of cache line 1297
#define AXI_LLC_STATUS_STATUS_1297_REG_OFFSET 0x2888
#define AXI_LLC_STATUS_STATUS_1297_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1297_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1297_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1297_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1297_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1297
#define AXI_LLC_STATUS_TAG_1297_REG_OFFSET 0x288c
#define AXI_LLC_STATUS_TAG_1297_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1297_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1297_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1297_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1297_CL_TAG_OFFSET })

// Status register of cache line 1298
#define AXI_LLC_STATUS_STATUS_1298_REG_OFFSET 0x2890
#define AXI_LLC_STATUS_STATUS_1298_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1298_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1298_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1298_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1298_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1298
#define AXI_LLC_STATUS_TAG_1298_REG_OFFSET 0x2894
#define AXI_LLC_STATUS_TAG_1298_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1298_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1298_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1298_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1298_CL_TAG_OFFSET })

// Status register of cache line 1299
#define AXI_LLC_STATUS_STATUS_1299_REG_OFFSET 0x2898
#define AXI_LLC_STATUS_STATUS_1299_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1299_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1299_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1299_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1299_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1299
#define AXI_LLC_STATUS_TAG_1299_REG_OFFSET 0x289c
#define AXI_LLC_STATUS_TAG_1299_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1299_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1299_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1299_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1299_CL_TAG_OFFSET })

// Status register of cache line 1300
#define AXI_LLC_STATUS_STATUS_1300_REG_OFFSET 0x28a0
#define AXI_LLC_STATUS_STATUS_1300_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1300_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1300_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1300_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1300_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1300
#define AXI_LLC_STATUS_TAG_1300_REG_OFFSET 0x28a4
#define AXI_LLC_STATUS_TAG_1300_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1300_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1300_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1300_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1300_CL_TAG_OFFSET })

// Status register of cache line 1301
#define AXI_LLC_STATUS_STATUS_1301_REG_OFFSET 0x28a8
#define AXI_LLC_STATUS_STATUS_1301_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1301_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1301_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1301_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1301_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1301
#define AXI_LLC_STATUS_TAG_1301_REG_OFFSET 0x28ac
#define AXI_LLC_STATUS_TAG_1301_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1301_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1301_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1301_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1301_CL_TAG_OFFSET })

// Status register of cache line 1302
#define AXI_LLC_STATUS_STATUS_1302_REG_OFFSET 0x28b0
#define AXI_LLC_STATUS_STATUS_1302_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1302_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1302_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1302_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1302_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1302
#define AXI_LLC_STATUS_TAG_1302_REG_OFFSET 0x28b4
#define AXI_LLC_STATUS_TAG_1302_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1302_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1302_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1302_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1302_CL_TAG_OFFSET })

// Status register of cache line 1303
#define AXI_LLC_STATUS_STATUS_1303_REG_OFFSET 0x28b8
#define AXI_LLC_STATUS_STATUS_1303_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1303_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1303_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1303_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1303_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1303
#define AXI_LLC_STATUS_TAG_1303_REG_OFFSET 0x28bc
#define AXI_LLC_STATUS_TAG_1303_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1303_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1303_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1303_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1303_CL_TAG_OFFSET })

// Status register of cache line 1304
#define AXI_LLC_STATUS_STATUS_1304_REG_OFFSET 0x28c0
#define AXI_LLC_STATUS_STATUS_1304_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1304_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1304_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1304_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1304_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1304
#define AXI_LLC_STATUS_TAG_1304_REG_OFFSET 0x28c4
#define AXI_LLC_STATUS_TAG_1304_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1304_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1304_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1304_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1304_CL_TAG_OFFSET })

// Status register of cache line 1305
#define AXI_LLC_STATUS_STATUS_1305_REG_OFFSET 0x28c8
#define AXI_LLC_STATUS_STATUS_1305_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1305_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1305_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1305_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1305_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1305
#define AXI_LLC_STATUS_TAG_1305_REG_OFFSET 0x28cc
#define AXI_LLC_STATUS_TAG_1305_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1305_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1305_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1305_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1305_CL_TAG_OFFSET })

// Status register of cache line 1306
#define AXI_LLC_STATUS_STATUS_1306_REG_OFFSET 0x28d0
#define AXI_LLC_STATUS_STATUS_1306_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1306_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1306_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1306_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1306_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1306
#define AXI_LLC_STATUS_TAG_1306_REG_OFFSET 0x28d4
#define AXI_LLC_STATUS_TAG_1306_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1306_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1306_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1306_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1306_CL_TAG_OFFSET })

// Status register of cache line 1307
#define AXI_LLC_STATUS_STATUS_1307_REG_OFFSET 0x28d8
#define AXI_LLC_STATUS_STATUS_1307_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1307_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1307_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1307_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1307_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1307
#define AXI_LLC_STATUS_TAG_1307_REG_OFFSET 0x28dc
#define AXI_LLC_STATUS_TAG_1307_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1307_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1307_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1307_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1307_CL_TAG_OFFSET })

// Status register of cache line 1308
#define AXI_LLC_STATUS_STATUS_1308_REG_OFFSET 0x28e0
#define AXI_LLC_STATUS_STATUS_1308_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1308_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1308_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1308_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1308_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1308
#define AXI_LLC_STATUS_TAG_1308_REG_OFFSET 0x28e4
#define AXI_LLC_STATUS_TAG_1308_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1308_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1308_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1308_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1308_CL_TAG_OFFSET })

// Status register of cache line 1309
#define AXI_LLC_STATUS_STATUS_1309_REG_OFFSET 0x28e8
#define AXI_LLC_STATUS_STATUS_1309_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1309_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1309_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1309_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1309_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1309
#define AXI_LLC_STATUS_TAG_1309_REG_OFFSET 0x28ec
#define AXI_LLC_STATUS_TAG_1309_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1309_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1309_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1309_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1309_CL_TAG_OFFSET })

// Status register of cache line 1310
#define AXI_LLC_STATUS_STATUS_1310_REG_OFFSET 0x28f0
#define AXI_LLC_STATUS_STATUS_1310_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1310_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1310_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1310_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1310_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1310
#define AXI_LLC_STATUS_TAG_1310_REG_OFFSET 0x28f4
#define AXI_LLC_STATUS_TAG_1310_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1310_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1310_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1310_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1310_CL_TAG_OFFSET })

// Status register of cache line 1311
#define AXI_LLC_STATUS_STATUS_1311_REG_OFFSET 0x28f8
#define AXI_LLC_STATUS_STATUS_1311_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1311_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1311_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1311_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1311_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1311
#define AXI_LLC_STATUS_TAG_1311_REG_OFFSET 0x28fc
#define AXI_LLC_STATUS_TAG_1311_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1311_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1311_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1311_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1311_CL_TAG_OFFSET })

// Status register of cache line 1312
#define AXI_LLC_STATUS_STATUS_1312_REG_OFFSET 0x2900
#define AXI_LLC_STATUS_STATUS_1312_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1312_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1312_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1312_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1312_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1312
#define AXI_LLC_STATUS_TAG_1312_REG_OFFSET 0x2904
#define AXI_LLC_STATUS_TAG_1312_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1312_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1312_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1312_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1312_CL_TAG_OFFSET })

// Status register of cache line 1313
#define AXI_LLC_STATUS_STATUS_1313_REG_OFFSET 0x2908
#define AXI_LLC_STATUS_STATUS_1313_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1313_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1313_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1313_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1313_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1313
#define AXI_LLC_STATUS_TAG_1313_REG_OFFSET 0x290c
#define AXI_LLC_STATUS_TAG_1313_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1313_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1313_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1313_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1313_CL_TAG_OFFSET })

// Status register of cache line 1314
#define AXI_LLC_STATUS_STATUS_1314_REG_OFFSET 0x2910
#define AXI_LLC_STATUS_STATUS_1314_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1314_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1314_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1314_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1314_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1314
#define AXI_LLC_STATUS_TAG_1314_REG_OFFSET 0x2914
#define AXI_LLC_STATUS_TAG_1314_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1314_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1314_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1314_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1314_CL_TAG_OFFSET })

// Status register of cache line 1315
#define AXI_LLC_STATUS_STATUS_1315_REG_OFFSET 0x2918
#define AXI_LLC_STATUS_STATUS_1315_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1315_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1315_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1315_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1315_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1315
#define AXI_LLC_STATUS_TAG_1315_REG_OFFSET 0x291c
#define AXI_LLC_STATUS_TAG_1315_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1315_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1315_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1315_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1315_CL_TAG_OFFSET })

// Status register of cache line 1316
#define AXI_LLC_STATUS_STATUS_1316_REG_OFFSET 0x2920
#define AXI_LLC_STATUS_STATUS_1316_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1316_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1316_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1316_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1316_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1316
#define AXI_LLC_STATUS_TAG_1316_REG_OFFSET 0x2924
#define AXI_LLC_STATUS_TAG_1316_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1316_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1316_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1316_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1316_CL_TAG_OFFSET })

// Status register of cache line 1317
#define AXI_LLC_STATUS_STATUS_1317_REG_OFFSET 0x2928
#define AXI_LLC_STATUS_STATUS_1317_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1317_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1317_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1317_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1317_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1317
#define AXI_LLC_STATUS_TAG_1317_REG_OFFSET 0x292c
#define AXI_LLC_STATUS_TAG_1317_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1317_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1317_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1317_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1317_CL_TAG_OFFSET })

// Status register of cache line 1318
#define AXI_LLC_STATUS_STATUS_1318_REG_OFFSET 0x2930
#define AXI_LLC_STATUS_STATUS_1318_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1318_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1318_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1318_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1318_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1318
#define AXI_LLC_STATUS_TAG_1318_REG_OFFSET 0x2934
#define AXI_LLC_STATUS_TAG_1318_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1318_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1318_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1318_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1318_CL_TAG_OFFSET })

// Status register of cache line 1319
#define AXI_LLC_STATUS_STATUS_1319_REG_OFFSET 0x2938
#define AXI_LLC_STATUS_STATUS_1319_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1319_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1319_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1319_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1319_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1319
#define AXI_LLC_STATUS_TAG_1319_REG_OFFSET 0x293c
#define AXI_LLC_STATUS_TAG_1319_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1319_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1319_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1319_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1319_CL_TAG_OFFSET })

// Status register of cache line 1320
#define AXI_LLC_STATUS_STATUS_1320_REG_OFFSET 0x2940
#define AXI_LLC_STATUS_STATUS_1320_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1320_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1320_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1320_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1320_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1320
#define AXI_LLC_STATUS_TAG_1320_REG_OFFSET 0x2944
#define AXI_LLC_STATUS_TAG_1320_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1320_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1320_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1320_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1320_CL_TAG_OFFSET })

// Status register of cache line 1321
#define AXI_LLC_STATUS_STATUS_1321_REG_OFFSET 0x2948
#define AXI_LLC_STATUS_STATUS_1321_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1321_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1321_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1321_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1321_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1321
#define AXI_LLC_STATUS_TAG_1321_REG_OFFSET 0x294c
#define AXI_LLC_STATUS_TAG_1321_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1321_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1321_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1321_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1321_CL_TAG_OFFSET })

// Status register of cache line 1322
#define AXI_LLC_STATUS_STATUS_1322_REG_OFFSET 0x2950
#define AXI_LLC_STATUS_STATUS_1322_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1322_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1322_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1322_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1322_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1322
#define AXI_LLC_STATUS_TAG_1322_REG_OFFSET 0x2954
#define AXI_LLC_STATUS_TAG_1322_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1322_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1322_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1322_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1322_CL_TAG_OFFSET })

// Status register of cache line 1323
#define AXI_LLC_STATUS_STATUS_1323_REG_OFFSET 0x2958
#define AXI_LLC_STATUS_STATUS_1323_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1323_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1323_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1323_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1323_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1323
#define AXI_LLC_STATUS_TAG_1323_REG_OFFSET 0x295c
#define AXI_LLC_STATUS_TAG_1323_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1323_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1323_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1323_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1323_CL_TAG_OFFSET })

// Status register of cache line 1324
#define AXI_LLC_STATUS_STATUS_1324_REG_OFFSET 0x2960
#define AXI_LLC_STATUS_STATUS_1324_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1324_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1324_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1324_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1324_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1324
#define AXI_LLC_STATUS_TAG_1324_REG_OFFSET 0x2964
#define AXI_LLC_STATUS_TAG_1324_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1324_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1324_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1324_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1324_CL_TAG_OFFSET })

// Status register of cache line 1325
#define AXI_LLC_STATUS_STATUS_1325_REG_OFFSET 0x2968
#define AXI_LLC_STATUS_STATUS_1325_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1325_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1325_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1325_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1325_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1325
#define AXI_LLC_STATUS_TAG_1325_REG_OFFSET 0x296c
#define AXI_LLC_STATUS_TAG_1325_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1325_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1325_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1325_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1325_CL_TAG_OFFSET })

// Status register of cache line 1326
#define AXI_LLC_STATUS_STATUS_1326_REG_OFFSET 0x2970
#define AXI_LLC_STATUS_STATUS_1326_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1326_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1326_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1326_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1326_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1326
#define AXI_LLC_STATUS_TAG_1326_REG_OFFSET 0x2974
#define AXI_LLC_STATUS_TAG_1326_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1326_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1326_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1326_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1326_CL_TAG_OFFSET })

// Status register of cache line 1327
#define AXI_LLC_STATUS_STATUS_1327_REG_OFFSET 0x2978
#define AXI_LLC_STATUS_STATUS_1327_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1327_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1327_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1327_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1327_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1327
#define AXI_LLC_STATUS_TAG_1327_REG_OFFSET 0x297c
#define AXI_LLC_STATUS_TAG_1327_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1327_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1327_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1327_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1327_CL_TAG_OFFSET })

// Status register of cache line 1328
#define AXI_LLC_STATUS_STATUS_1328_REG_OFFSET 0x2980
#define AXI_LLC_STATUS_STATUS_1328_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1328_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1328_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1328_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1328_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1328
#define AXI_LLC_STATUS_TAG_1328_REG_OFFSET 0x2984
#define AXI_LLC_STATUS_TAG_1328_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1328_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1328_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1328_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1328_CL_TAG_OFFSET })

// Status register of cache line 1329
#define AXI_LLC_STATUS_STATUS_1329_REG_OFFSET 0x2988
#define AXI_LLC_STATUS_STATUS_1329_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1329_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1329_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1329_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1329_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1329
#define AXI_LLC_STATUS_TAG_1329_REG_OFFSET 0x298c
#define AXI_LLC_STATUS_TAG_1329_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1329_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1329_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1329_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1329_CL_TAG_OFFSET })

// Status register of cache line 1330
#define AXI_LLC_STATUS_STATUS_1330_REG_OFFSET 0x2990
#define AXI_LLC_STATUS_STATUS_1330_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1330_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1330_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1330_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1330_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1330
#define AXI_LLC_STATUS_TAG_1330_REG_OFFSET 0x2994
#define AXI_LLC_STATUS_TAG_1330_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1330_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1330_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1330_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1330_CL_TAG_OFFSET })

// Status register of cache line 1331
#define AXI_LLC_STATUS_STATUS_1331_REG_OFFSET 0x2998
#define AXI_LLC_STATUS_STATUS_1331_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1331_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1331_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1331_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1331_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1331
#define AXI_LLC_STATUS_TAG_1331_REG_OFFSET 0x299c
#define AXI_LLC_STATUS_TAG_1331_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1331_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1331_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1331_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1331_CL_TAG_OFFSET })

// Status register of cache line 1332
#define AXI_LLC_STATUS_STATUS_1332_REG_OFFSET 0x29a0
#define AXI_LLC_STATUS_STATUS_1332_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1332_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1332_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1332_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1332_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1332
#define AXI_LLC_STATUS_TAG_1332_REG_OFFSET 0x29a4
#define AXI_LLC_STATUS_TAG_1332_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1332_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1332_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1332_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1332_CL_TAG_OFFSET })

// Status register of cache line 1333
#define AXI_LLC_STATUS_STATUS_1333_REG_OFFSET 0x29a8
#define AXI_LLC_STATUS_STATUS_1333_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1333_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1333_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1333_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1333_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1333
#define AXI_LLC_STATUS_TAG_1333_REG_OFFSET 0x29ac
#define AXI_LLC_STATUS_TAG_1333_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1333_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1333_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1333_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1333_CL_TAG_OFFSET })

// Status register of cache line 1334
#define AXI_LLC_STATUS_STATUS_1334_REG_OFFSET 0x29b0
#define AXI_LLC_STATUS_STATUS_1334_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1334_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1334_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1334_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1334_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1334
#define AXI_LLC_STATUS_TAG_1334_REG_OFFSET 0x29b4
#define AXI_LLC_STATUS_TAG_1334_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1334_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1334_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1334_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1334_CL_TAG_OFFSET })

// Status register of cache line 1335
#define AXI_LLC_STATUS_STATUS_1335_REG_OFFSET 0x29b8
#define AXI_LLC_STATUS_STATUS_1335_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1335_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1335_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1335_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1335_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1335
#define AXI_LLC_STATUS_TAG_1335_REG_OFFSET 0x29bc
#define AXI_LLC_STATUS_TAG_1335_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1335_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1335_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1335_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1335_CL_TAG_OFFSET })

// Status register of cache line 1336
#define AXI_LLC_STATUS_STATUS_1336_REG_OFFSET 0x29c0
#define AXI_LLC_STATUS_STATUS_1336_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1336_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1336_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1336_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1336_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1336
#define AXI_LLC_STATUS_TAG_1336_REG_OFFSET 0x29c4
#define AXI_LLC_STATUS_TAG_1336_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1336_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1336_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1336_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1336_CL_TAG_OFFSET })

// Status register of cache line 1337
#define AXI_LLC_STATUS_STATUS_1337_REG_OFFSET 0x29c8
#define AXI_LLC_STATUS_STATUS_1337_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1337_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1337_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1337_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1337_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1337
#define AXI_LLC_STATUS_TAG_1337_REG_OFFSET 0x29cc
#define AXI_LLC_STATUS_TAG_1337_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1337_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1337_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1337_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1337_CL_TAG_OFFSET })

// Status register of cache line 1338
#define AXI_LLC_STATUS_STATUS_1338_REG_OFFSET 0x29d0
#define AXI_LLC_STATUS_STATUS_1338_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1338_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1338_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1338_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1338_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1338
#define AXI_LLC_STATUS_TAG_1338_REG_OFFSET 0x29d4
#define AXI_LLC_STATUS_TAG_1338_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1338_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1338_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1338_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1338_CL_TAG_OFFSET })

// Status register of cache line 1339
#define AXI_LLC_STATUS_STATUS_1339_REG_OFFSET 0x29d8
#define AXI_LLC_STATUS_STATUS_1339_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1339_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1339_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1339_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1339_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1339
#define AXI_LLC_STATUS_TAG_1339_REG_OFFSET 0x29dc
#define AXI_LLC_STATUS_TAG_1339_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1339_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1339_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1339_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1339_CL_TAG_OFFSET })

// Status register of cache line 1340
#define AXI_LLC_STATUS_STATUS_1340_REG_OFFSET 0x29e0
#define AXI_LLC_STATUS_STATUS_1340_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1340_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1340_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1340_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1340_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1340
#define AXI_LLC_STATUS_TAG_1340_REG_OFFSET 0x29e4
#define AXI_LLC_STATUS_TAG_1340_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1340_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1340_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1340_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1340_CL_TAG_OFFSET })

// Status register of cache line 1341
#define AXI_LLC_STATUS_STATUS_1341_REG_OFFSET 0x29e8
#define AXI_LLC_STATUS_STATUS_1341_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1341_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1341_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1341_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1341_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1341
#define AXI_LLC_STATUS_TAG_1341_REG_OFFSET 0x29ec
#define AXI_LLC_STATUS_TAG_1341_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1341_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1341_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1341_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1341_CL_TAG_OFFSET })

// Status register of cache line 1342
#define AXI_LLC_STATUS_STATUS_1342_REG_OFFSET 0x29f0
#define AXI_LLC_STATUS_STATUS_1342_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1342_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1342_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1342_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1342_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1342
#define AXI_LLC_STATUS_TAG_1342_REG_OFFSET 0x29f4
#define AXI_LLC_STATUS_TAG_1342_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1342_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1342_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1342_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1342_CL_TAG_OFFSET })

// Status register of cache line 1343
#define AXI_LLC_STATUS_STATUS_1343_REG_OFFSET 0x29f8
#define AXI_LLC_STATUS_STATUS_1343_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1343_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1343_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1343_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1343_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1343
#define AXI_LLC_STATUS_TAG_1343_REG_OFFSET 0x29fc
#define AXI_LLC_STATUS_TAG_1343_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1343_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1343_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1343_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1343_CL_TAG_OFFSET })

// Status register of cache line 1344
#define AXI_LLC_STATUS_STATUS_1344_REG_OFFSET 0x2a00
#define AXI_LLC_STATUS_STATUS_1344_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1344_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1344_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1344_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1344_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1344
#define AXI_LLC_STATUS_TAG_1344_REG_OFFSET 0x2a04
#define AXI_LLC_STATUS_TAG_1344_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1344_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1344_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1344_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1344_CL_TAG_OFFSET })

// Status register of cache line 1345
#define AXI_LLC_STATUS_STATUS_1345_REG_OFFSET 0x2a08
#define AXI_LLC_STATUS_STATUS_1345_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1345_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1345_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1345_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1345_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1345
#define AXI_LLC_STATUS_TAG_1345_REG_OFFSET 0x2a0c
#define AXI_LLC_STATUS_TAG_1345_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1345_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1345_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1345_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1345_CL_TAG_OFFSET })

// Status register of cache line 1346
#define AXI_LLC_STATUS_STATUS_1346_REG_OFFSET 0x2a10
#define AXI_LLC_STATUS_STATUS_1346_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1346_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1346_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1346_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1346_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1346
#define AXI_LLC_STATUS_TAG_1346_REG_OFFSET 0x2a14
#define AXI_LLC_STATUS_TAG_1346_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1346_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1346_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1346_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1346_CL_TAG_OFFSET })

// Status register of cache line 1347
#define AXI_LLC_STATUS_STATUS_1347_REG_OFFSET 0x2a18
#define AXI_LLC_STATUS_STATUS_1347_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1347_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1347_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1347_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1347_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1347
#define AXI_LLC_STATUS_TAG_1347_REG_OFFSET 0x2a1c
#define AXI_LLC_STATUS_TAG_1347_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1347_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1347_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1347_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1347_CL_TAG_OFFSET })

// Status register of cache line 1348
#define AXI_LLC_STATUS_STATUS_1348_REG_OFFSET 0x2a20
#define AXI_LLC_STATUS_STATUS_1348_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1348_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1348_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1348_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1348_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1348
#define AXI_LLC_STATUS_TAG_1348_REG_OFFSET 0x2a24
#define AXI_LLC_STATUS_TAG_1348_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1348_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1348_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1348_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1348_CL_TAG_OFFSET })

// Status register of cache line 1349
#define AXI_LLC_STATUS_STATUS_1349_REG_OFFSET 0x2a28
#define AXI_LLC_STATUS_STATUS_1349_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1349_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1349_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1349_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1349_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1349
#define AXI_LLC_STATUS_TAG_1349_REG_OFFSET 0x2a2c
#define AXI_LLC_STATUS_TAG_1349_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1349_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1349_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1349_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1349_CL_TAG_OFFSET })

// Status register of cache line 1350
#define AXI_LLC_STATUS_STATUS_1350_REG_OFFSET 0x2a30
#define AXI_LLC_STATUS_STATUS_1350_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1350_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1350_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1350_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1350_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1350
#define AXI_LLC_STATUS_TAG_1350_REG_OFFSET 0x2a34
#define AXI_LLC_STATUS_TAG_1350_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1350_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1350_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1350_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1350_CL_TAG_OFFSET })

// Status register of cache line 1351
#define AXI_LLC_STATUS_STATUS_1351_REG_OFFSET 0x2a38
#define AXI_LLC_STATUS_STATUS_1351_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1351_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1351_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1351_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1351_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1351
#define AXI_LLC_STATUS_TAG_1351_REG_OFFSET 0x2a3c
#define AXI_LLC_STATUS_TAG_1351_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1351_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1351_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1351_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1351_CL_TAG_OFFSET })

// Status register of cache line 1352
#define AXI_LLC_STATUS_STATUS_1352_REG_OFFSET 0x2a40
#define AXI_LLC_STATUS_STATUS_1352_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1352_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1352_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1352_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1352_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1352
#define AXI_LLC_STATUS_TAG_1352_REG_OFFSET 0x2a44
#define AXI_LLC_STATUS_TAG_1352_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1352_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1352_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1352_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1352_CL_TAG_OFFSET })

// Status register of cache line 1353
#define AXI_LLC_STATUS_STATUS_1353_REG_OFFSET 0x2a48
#define AXI_LLC_STATUS_STATUS_1353_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1353_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1353_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1353_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1353_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1353
#define AXI_LLC_STATUS_TAG_1353_REG_OFFSET 0x2a4c
#define AXI_LLC_STATUS_TAG_1353_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1353_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1353_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1353_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1353_CL_TAG_OFFSET })

// Status register of cache line 1354
#define AXI_LLC_STATUS_STATUS_1354_REG_OFFSET 0x2a50
#define AXI_LLC_STATUS_STATUS_1354_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1354_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1354_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1354_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1354_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1354
#define AXI_LLC_STATUS_TAG_1354_REG_OFFSET 0x2a54
#define AXI_LLC_STATUS_TAG_1354_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1354_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1354_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1354_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1354_CL_TAG_OFFSET })

// Status register of cache line 1355
#define AXI_LLC_STATUS_STATUS_1355_REG_OFFSET 0x2a58
#define AXI_LLC_STATUS_STATUS_1355_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1355_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1355_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1355_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1355_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1355
#define AXI_LLC_STATUS_TAG_1355_REG_OFFSET 0x2a5c
#define AXI_LLC_STATUS_TAG_1355_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1355_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1355_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1355_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1355_CL_TAG_OFFSET })

// Status register of cache line 1356
#define AXI_LLC_STATUS_STATUS_1356_REG_OFFSET 0x2a60
#define AXI_LLC_STATUS_STATUS_1356_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1356_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1356_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1356_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1356_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1356
#define AXI_LLC_STATUS_TAG_1356_REG_OFFSET 0x2a64
#define AXI_LLC_STATUS_TAG_1356_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1356_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1356_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1356_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1356_CL_TAG_OFFSET })

// Status register of cache line 1357
#define AXI_LLC_STATUS_STATUS_1357_REG_OFFSET 0x2a68
#define AXI_LLC_STATUS_STATUS_1357_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1357_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1357_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1357_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1357_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1357
#define AXI_LLC_STATUS_TAG_1357_REG_OFFSET 0x2a6c
#define AXI_LLC_STATUS_TAG_1357_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1357_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1357_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1357_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1357_CL_TAG_OFFSET })

// Status register of cache line 1358
#define AXI_LLC_STATUS_STATUS_1358_REG_OFFSET 0x2a70
#define AXI_LLC_STATUS_STATUS_1358_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1358_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1358_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1358_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1358_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1358
#define AXI_LLC_STATUS_TAG_1358_REG_OFFSET 0x2a74
#define AXI_LLC_STATUS_TAG_1358_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1358_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1358_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1358_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1358_CL_TAG_OFFSET })

// Status register of cache line 1359
#define AXI_LLC_STATUS_STATUS_1359_REG_OFFSET 0x2a78
#define AXI_LLC_STATUS_STATUS_1359_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1359_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1359_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1359_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1359_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1359
#define AXI_LLC_STATUS_TAG_1359_REG_OFFSET 0x2a7c
#define AXI_LLC_STATUS_TAG_1359_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1359_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1359_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1359_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1359_CL_TAG_OFFSET })

// Status register of cache line 1360
#define AXI_LLC_STATUS_STATUS_1360_REG_OFFSET 0x2a80
#define AXI_LLC_STATUS_STATUS_1360_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1360_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1360_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1360_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1360_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1360
#define AXI_LLC_STATUS_TAG_1360_REG_OFFSET 0x2a84
#define AXI_LLC_STATUS_TAG_1360_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1360_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1360_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1360_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1360_CL_TAG_OFFSET })

// Status register of cache line 1361
#define AXI_LLC_STATUS_STATUS_1361_REG_OFFSET 0x2a88
#define AXI_LLC_STATUS_STATUS_1361_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1361_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1361_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1361_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1361_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1361
#define AXI_LLC_STATUS_TAG_1361_REG_OFFSET 0x2a8c
#define AXI_LLC_STATUS_TAG_1361_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1361_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1361_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1361_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1361_CL_TAG_OFFSET })

// Status register of cache line 1362
#define AXI_LLC_STATUS_STATUS_1362_REG_OFFSET 0x2a90
#define AXI_LLC_STATUS_STATUS_1362_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1362_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1362_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1362_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1362_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1362
#define AXI_LLC_STATUS_TAG_1362_REG_OFFSET 0x2a94
#define AXI_LLC_STATUS_TAG_1362_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1362_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1362_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1362_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1362_CL_TAG_OFFSET })

// Status register of cache line 1363
#define AXI_LLC_STATUS_STATUS_1363_REG_OFFSET 0x2a98
#define AXI_LLC_STATUS_STATUS_1363_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1363_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1363_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1363_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1363_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1363
#define AXI_LLC_STATUS_TAG_1363_REG_OFFSET 0x2a9c
#define AXI_LLC_STATUS_TAG_1363_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1363_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1363_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1363_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1363_CL_TAG_OFFSET })

// Status register of cache line 1364
#define AXI_LLC_STATUS_STATUS_1364_REG_OFFSET 0x2aa0
#define AXI_LLC_STATUS_STATUS_1364_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1364_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1364_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1364_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1364_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1364
#define AXI_LLC_STATUS_TAG_1364_REG_OFFSET 0x2aa4
#define AXI_LLC_STATUS_TAG_1364_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1364_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1364_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1364_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1364_CL_TAG_OFFSET })

// Status register of cache line 1365
#define AXI_LLC_STATUS_STATUS_1365_REG_OFFSET 0x2aa8
#define AXI_LLC_STATUS_STATUS_1365_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1365_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1365_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1365_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1365_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1365
#define AXI_LLC_STATUS_TAG_1365_REG_OFFSET 0x2aac
#define AXI_LLC_STATUS_TAG_1365_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1365_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1365_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1365_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1365_CL_TAG_OFFSET })

// Status register of cache line 1366
#define AXI_LLC_STATUS_STATUS_1366_REG_OFFSET 0x2ab0
#define AXI_LLC_STATUS_STATUS_1366_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1366_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1366_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1366_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1366_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1366
#define AXI_LLC_STATUS_TAG_1366_REG_OFFSET 0x2ab4
#define AXI_LLC_STATUS_TAG_1366_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1366_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1366_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1366_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1366_CL_TAG_OFFSET })

// Status register of cache line 1367
#define AXI_LLC_STATUS_STATUS_1367_REG_OFFSET 0x2ab8
#define AXI_LLC_STATUS_STATUS_1367_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1367_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1367_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1367_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1367_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1367
#define AXI_LLC_STATUS_TAG_1367_REG_OFFSET 0x2abc
#define AXI_LLC_STATUS_TAG_1367_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1367_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1367_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1367_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1367_CL_TAG_OFFSET })

// Status register of cache line 1368
#define AXI_LLC_STATUS_STATUS_1368_REG_OFFSET 0x2ac0
#define AXI_LLC_STATUS_STATUS_1368_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1368_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1368_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1368_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1368_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1368
#define AXI_LLC_STATUS_TAG_1368_REG_OFFSET 0x2ac4
#define AXI_LLC_STATUS_TAG_1368_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1368_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1368_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1368_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1368_CL_TAG_OFFSET })

// Status register of cache line 1369
#define AXI_LLC_STATUS_STATUS_1369_REG_OFFSET 0x2ac8
#define AXI_LLC_STATUS_STATUS_1369_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1369_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1369_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1369_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1369_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1369
#define AXI_LLC_STATUS_TAG_1369_REG_OFFSET 0x2acc
#define AXI_LLC_STATUS_TAG_1369_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1369_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1369_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1369_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1369_CL_TAG_OFFSET })

// Status register of cache line 1370
#define AXI_LLC_STATUS_STATUS_1370_REG_OFFSET 0x2ad0
#define AXI_LLC_STATUS_STATUS_1370_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1370_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1370_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1370_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1370_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1370
#define AXI_LLC_STATUS_TAG_1370_REG_OFFSET 0x2ad4
#define AXI_LLC_STATUS_TAG_1370_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1370_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1370_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1370_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1370_CL_TAG_OFFSET })

// Status register of cache line 1371
#define AXI_LLC_STATUS_STATUS_1371_REG_OFFSET 0x2ad8
#define AXI_LLC_STATUS_STATUS_1371_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1371_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1371_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1371_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1371_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1371
#define AXI_LLC_STATUS_TAG_1371_REG_OFFSET 0x2adc
#define AXI_LLC_STATUS_TAG_1371_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1371_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1371_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1371_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1371_CL_TAG_OFFSET })

// Status register of cache line 1372
#define AXI_LLC_STATUS_STATUS_1372_REG_OFFSET 0x2ae0
#define AXI_LLC_STATUS_STATUS_1372_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1372_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1372_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1372_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1372_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1372
#define AXI_LLC_STATUS_TAG_1372_REG_OFFSET 0x2ae4
#define AXI_LLC_STATUS_TAG_1372_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1372_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1372_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1372_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1372_CL_TAG_OFFSET })

// Status register of cache line 1373
#define AXI_LLC_STATUS_STATUS_1373_REG_OFFSET 0x2ae8
#define AXI_LLC_STATUS_STATUS_1373_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1373_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1373_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1373_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1373_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1373
#define AXI_LLC_STATUS_TAG_1373_REG_OFFSET 0x2aec
#define AXI_LLC_STATUS_TAG_1373_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1373_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1373_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1373_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1373_CL_TAG_OFFSET })

// Status register of cache line 1374
#define AXI_LLC_STATUS_STATUS_1374_REG_OFFSET 0x2af0
#define AXI_LLC_STATUS_STATUS_1374_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1374_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1374_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1374_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1374_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1374
#define AXI_LLC_STATUS_TAG_1374_REG_OFFSET 0x2af4
#define AXI_LLC_STATUS_TAG_1374_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1374_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1374_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1374_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1374_CL_TAG_OFFSET })

// Status register of cache line 1375
#define AXI_LLC_STATUS_STATUS_1375_REG_OFFSET 0x2af8
#define AXI_LLC_STATUS_STATUS_1375_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1375_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1375_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1375_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1375_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1375
#define AXI_LLC_STATUS_TAG_1375_REG_OFFSET 0x2afc
#define AXI_LLC_STATUS_TAG_1375_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1375_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1375_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1375_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1375_CL_TAG_OFFSET })

// Status register of cache line 1376
#define AXI_LLC_STATUS_STATUS_1376_REG_OFFSET 0x2b00
#define AXI_LLC_STATUS_STATUS_1376_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1376_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1376_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1376_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1376_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1376
#define AXI_LLC_STATUS_TAG_1376_REG_OFFSET 0x2b04
#define AXI_LLC_STATUS_TAG_1376_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1376_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1376_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1376_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1376_CL_TAG_OFFSET })

// Status register of cache line 1377
#define AXI_LLC_STATUS_STATUS_1377_REG_OFFSET 0x2b08
#define AXI_LLC_STATUS_STATUS_1377_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1377_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1377_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1377_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1377_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1377
#define AXI_LLC_STATUS_TAG_1377_REG_OFFSET 0x2b0c
#define AXI_LLC_STATUS_TAG_1377_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1377_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1377_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1377_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1377_CL_TAG_OFFSET })

// Status register of cache line 1378
#define AXI_LLC_STATUS_STATUS_1378_REG_OFFSET 0x2b10
#define AXI_LLC_STATUS_STATUS_1378_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1378_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1378_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1378_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1378_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1378
#define AXI_LLC_STATUS_TAG_1378_REG_OFFSET 0x2b14
#define AXI_LLC_STATUS_TAG_1378_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1378_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1378_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1378_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1378_CL_TAG_OFFSET })

// Status register of cache line 1379
#define AXI_LLC_STATUS_STATUS_1379_REG_OFFSET 0x2b18
#define AXI_LLC_STATUS_STATUS_1379_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1379_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1379_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1379_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1379_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1379
#define AXI_LLC_STATUS_TAG_1379_REG_OFFSET 0x2b1c
#define AXI_LLC_STATUS_TAG_1379_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1379_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1379_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1379_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1379_CL_TAG_OFFSET })

// Status register of cache line 1380
#define AXI_LLC_STATUS_STATUS_1380_REG_OFFSET 0x2b20
#define AXI_LLC_STATUS_STATUS_1380_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1380_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1380_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1380_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1380_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1380
#define AXI_LLC_STATUS_TAG_1380_REG_OFFSET 0x2b24
#define AXI_LLC_STATUS_TAG_1380_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1380_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1380_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1380_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1380_CL_TAG_OFFSET })

// Status register of cache line 1381
#define AXI_LLC_STATUS_STATUS_1381_REG_OFFSET 0x2b28
#define AXI_LLC_STATUS_STATUS_1381_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1381_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1381_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1381_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1381_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1381
#define AXI_LLC_STATUS_TAG_1381_REG_OFFSET 0x2b2c
#define AXI_LLC_STATUS_TAG_1381_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1381_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1381_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1381_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1381_CL_TAG_OFFSET })

// Status register of cache line 1382
#define AXI_LLC_STATUS_STATUS_1382_REG_OFFSET 0x2b30
#define AXI_LLC_STATUS_STATUS_1382_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1382_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1382_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1382_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1382_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1382
#define AXI_LLC_STATUS_TAG_1382_REG_OFFSET 0x2b34
#define AXI_LLC_STATUS_TAG_1382_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1382_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1382_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1382_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1382_CL_TAG_OFFSET })

// Status register of cache line 1383
#define AXI_LLC_STATUS_STATUS_1383_REG_OFFSET 0x2b38
#define AXI_LLC_STATUS_STATUS_1383_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1383_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1383_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1383_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1383_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1383
#define AXI_LLC_STATUS_TAG_1383_REG_OFFSET 0x2b3c
#define AXI_LLC_STATUS_TAG_1383_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1383_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1383_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1383_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1383_CL_TAG_OFFSET })

// Status register of cache line 1384
#define AXI_LLC_STATUS_STATUS_1384_REG_OFFSET 0x2b40
#define AXI_LLC_STATUS_STATUS_1384_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1384_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1384_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1384_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1384_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1384
#define AXI_LLC_STATUS_TAG_1384_REG_OFFSET 0x2b44
#define AXI_LLC_STATUS_TAG_1384_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1384_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1384_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1384_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1384_CL_TAG_OFFSET })

// Status register of cache line 1385
#define AXI_LLC_STATUS_STATUS_1385_REG_OFFSET 0x2b48
#define AXI_LLC_STATUS_STATUS_1385_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1385_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1385_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1385_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1385_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1385
#define AXI_LLC_STATUS_TAG_1385_REG_OFFSET 0x2b4c
#define AXI_LLC_STATUS_TAG_1385_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1385_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1385_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1385_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1385_CL_TAG_OFFSET })

// Status register of cache line 1386
#define AXI_LLC_STATUS_STATUS_1386_REG_OFFSET 0x2b50
#define AXI_LLC_STATUS_STATUS_1386_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1386_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1386_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1386_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1386_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1386
#define AXI_LLC_STATUS_TAG_1386_REG_OFFSET 0x2b54
#define AXI_LLC_STATUS_TAG_1386_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1386_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1386_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1386_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1386_CL_TAG_OFFSET })

// Status register of cache line 1387
#define AXI_LLC_STATUS_STATUS_1387_REG_OFFSET 0x2b58
#define AXI_LLC_STATUS_STATUS_1387_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1387_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1387_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1387_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1387_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1387
#define AXI_LLC_STATUS_TAG_1387_REG_OFFSET 0x2b5c
#define AXI_LLC_STATUS_TAG_1387_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1387_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1387_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1387_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1387_CL_TAG_OFFSET })

// Status register of cache line 1388
#define AXI_LLC_STATUS_STATUS_1388_REG_OFFSET 0x2b60
#define AXI_LLC_STATUS_STATUS_1388_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1388_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1388_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1388_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1388_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1388
#define AXI_LLC_STATUS_TAG_1388_REG_OFFSET 0x2b64
#define AXI_LLC_STATUS_TAG_1388_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1388_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1388_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1388_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1388_CL_TAG_OFFSET })

// Status register of cache line 1389
#define AXI_LLC_STATUS_STATUS_1389_REG_OFFSET 0x2b68
#define AXI_LLC_STATUS_STATUS_1389_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1389_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1389_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1389_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1389_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1389
#define AXI_LLC_STATUS_TAG_1389_REG_OFFSET 0x2b6c
#define AXI_LLC_STATUS_TAG_1389_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1389_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1389_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1389_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1389_CL_TAG_OFFSET })

// Status register of cache line 1390
#define AXI_LLC_STATUS_STATUS_1390_REG_OFFSET 0x2b70
#define AXI_LLC_STATUS_STATUS_1390_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1390_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1390_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1390_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1390_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1390
#define AXI_LLC_STATUS_TAG_1390_REG_OFFSET 0x2b74
#define AXI_LLC_STATUS_TAG_1390_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1390_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1390_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1390_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1390_CL_TAG_OFFSET })

// Status register of cache line 1391
#define AXI_LLC_STATUS_STATUS_1391_REG_OFFSET 0x2b78
#define AXI_LLC_STATUS_STATUS_1391_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1391_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1391_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1391_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1391_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1391
#define AXI_LLC_STATUS_TAG_1391_REG_OFFSET 0x2b7c
#define AXI_LLC_STATUS_TAG_1391_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1391_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1391_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1391_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1391_CL_TAG_OFFSET })

// Status register of cache line 1392
#define AXI_LLC_STATUS_STATUS_1392_REG_OFFSET 0x2b80
#define AXI_LLC_STATUS_STATUS_1392_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1392_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1392_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1392_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1392_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1392
#define AXI_LLC_STATUS_TAG_1392_REG_OFFSET 0x2b84
#define AXI_LLC_STATUS_TAG_1392_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1392_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1392_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1392_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1392_CL_TAG_OFFSET })

// Status register of cache line 1393
#define AXI_LLC_STATUS_STATUS_1393_REG_OFFSET 0x2b88
#define AXI_LLC_STATUS_STATUS_1393_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1393_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1393_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1393_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1393_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1393
#define AXI_LLC_STATUS_TAG_1393_REG_OFFSET 0x2b8c
#define AXI_LLC_STATUS_TAG_1393_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1393_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1393_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1393_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1393_CL_TAG_OFFSET })

// Status register of cache line 1394
#define AXI_LLC_STATUS_STATUS_1394_REG_OFFSET 0x2b90
#define AXI_LLC_STATUS_STATUS_1394_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1394_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1394_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1394_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1394_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1394
#define AXI_LLC_STATUS_TAG_1394_REG_OFFSET 0x2b94
#define AXI_LLC_STATUS_TAG_1394_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1394_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1394_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1394_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1394_CL_TAG_OFFSET })

// Status register of cache line 1395
#define AXI_LLC_STATUS_STATUS_1395_REG_OFFSET 0x2b98
#define AXI_LLC_STATUS_STATUS_1395_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1395_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1395_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1395_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1395_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1395
#define AXI_LLC_STATUS_TAG_1395_REG_OFFSET 0x2b9c
#define AXI_LLC_STATUS_TAG_1395_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1395_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1395_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1395_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1395_CL_TAG_OFFSET })

// Status register of cache line 1396
#define AXI_LLC_STATUS_STATUS_1396_REG_OFFSET 0x2ba0
#define AXI_LLC_STATUS_STATUS_1396_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1396_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1396_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1396_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1396_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1396
#define AXI_LLC_STATUS_TAG_1396_REG_OFFSET 0x2ba4
#define AXI_LLC_STATUS_TAG_1396_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1396_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1396_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1396_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1396_CL_TAG_OFFSET })

// Status register of cache line 1397
#define AXI_LLC_STATUS_STATUS_1397_REG_OFFSET 0x2ba8
#define AXI_LLC_STATUS_STATUS_1397_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1397_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1397_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1397_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1397_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1397
#define AXI_LLC_STATUS_TAG_1397_REG_OFFSET 0x2bac
#define AXI_LLC_STATUS_TAG_1397_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1397_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1397_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1397_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1397_CL_TAG_OFFSET })

// Status register of cache line 1398
#define AXI_LLC_STATUS_STATUS_1398_REG_OFFSET 0x2bb0
#define AXI_LLC_STATUS_STATUS_1398_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1398_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1398_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1398_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1398_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1398
#define AXI_LLC_STATUS_TAG_1398_REG_OFFSET 0x2bb4
#define AXI_LLC_STATUS_TAG_1398_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1398_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1398_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1398_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1398_CL_TAG_OFFSET })

// Status register of cache line 1399
#define AXI_LLC_STATUS_STATUS_1399_REG_OFFSET 0x2bb8
#define AXI_LLC_STATUS_STATUS_1399_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1399_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1399_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1399_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1399_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1399
#define AXI_LLC_STATUS_TAG_1399_REG_OFFSET 0x2bbc
#define AXI_LLC_STATUS_TAG_1399_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1399_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1399_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1399_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1399_CL_TAG_OFFSET })

// Status register of cache line 1400
#define AXI_LLC_STATUS_STATUS_1400_REG_OFFSET 0x2bc0
#define AXI_LLC_STATUS_STATUS_1400_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1400_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1400_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1400_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1400_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1400
#define AXI_LLC_STATUS_TAG_1400_REG_OFFSET 0x2bc4
#define AXI_LLC_STATUS_TAG_1400_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1400_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1400_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1400_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1400_CL_TAG_OFFSET })

// Status register of cache line 1401
#define AXI_LLC_STATUS_STATUS_1401_REG_OFFSET 0x2bc8
#define AXI_LLC_STATUS_STATUS_1401_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1401_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1401_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1401_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1401_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1401
#define AXI_LLC_STATUS_TAG_1401_REG_OFFSET 0x2bcc
#define AXI_LLC_STATUS_TAG_1401_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1401_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1401_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1401_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1401_CL_TAG_OFFSET })

// Status register of cache line 1402
#define AXI_LLC_STATUS_STATUS_1402_REG_OFFSET 0x2bd0
#define AXI_LLC_STATUS_STATUS_1402_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1402_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1402_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1402_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1402_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1402
#define AXI_LLC_STATUS_TAG_1402_REG_OFFSET 0x2bd4
#define AXI_LLC_STATUS_TAG_1402_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1402_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1402_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1402_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1402_CL_TAG_OFFSET })

// Status register of cache line 1403
#define AXI_LLC_STATUS_STATUS_1403_REG_OFFSET 0x2bd8
#define AXI_LLC_STATUS_STATUS_1403_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1403_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1403_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1403_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1403_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1403
#define AXI_LLC_STATUS_TAG_1403_REG_OFFSET 0x2bdc
#define AXI_LLC_STATUS_TAG_1403_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1403_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1403_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1403_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1403_CL_TAG_OFFSET })

// Status register of cache line 1404
#define AXI_LLC_STATUS_STATUS_1404_REG_OFFSET 0x2be0
#define AXI_LLC_STATUS_STATUS_1404_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1404_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1404_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1404_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1404_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1404
#define AXI_LLC_STATUS_TAG_1404_REG_OFFSET 0x2be4
#define AXI_LLC_STATUS_TAG_1404_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1404_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1404_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1404_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1404_CL_TAG_OFFSET })

// Status register of cache line 1405
#define AXI_LLC_STATUS_STATUS_1405_REG_OFFSET 0x2be8
#define AXI_LLC_STATUS_STATUS_1405_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1405_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1405_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1405_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1405_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1405
#define AXI_LLC_STATUS_TAG_1405_REG_OFFSET 0x2bec
#define AXI_LLC_STATUS_TAG_1405_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1405_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1405_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1405_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1405_CL_TAG_OFFSET })

// Status register of cache line 1406
#define AXI_LLC_STATUS_STATUS_1406_REG_OFFSET 0x2bf0
#define AXI_LLC_STATUS_STATUS_1406_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1406_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1406_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1406_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1406_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1406
#define AXI_LLC_STATUS_TAG_1406_REG_OFFSET 0x2bf4
#define AXI_LLC_STATUS_TAG_1406_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1406_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1406_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1406_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1406_CL_TAG_OFFSET })

// Status register of cache line 1407
#define AXI_LLC_STATUS_STATUS_1407_REG_OFFSET 0x2bf8
#define AXI_LLC_STATUS_STATUS_1407_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1407_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1407_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1407_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1407_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1407
#define AXI_LLC_STATUS_TAG_1407_REG_OFFSET 0x2bfc
#define AXI_LLC_STATUS_TAG_1407_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1407_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1407_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1407_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1407_CL_TAG_OFFSET })

// Status register of cache line 1408
#define AXI_LLC_STATUS_STATUS_1408_REG_OFFSET 0x2c00
#define AXI_LLC_STATUS_STATUS_1408_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1408_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1408_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1408_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1408_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1408
#define AXI_LLC_STATUS_TAG_1408_REG_OFFSET 0x2c04
#define AXI_LLC_STATUS_TAG_1408_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1408_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1408_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1408_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1408_CL_TAG_OFFSET })

// Status register of cache line 1409
#define AXI_LLC_STATUS_STATUS_1409_REG_OFFSET 0x2c08
#define AXI_LLC_STATUS_STATUS_1409_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1409_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1409_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1409_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1409_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1409
#define AXI_LLC_STATUS_TAG_1409_REG_OFFSET 0x2c0c
#define AXI_LLC_STATUS_TAG_1409_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1409_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1409_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1409_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1409_CL_TAG_OFFSET })

// Status register of cache line 1410
#define AXI_LLC_STATUS_STATUS_1410_REG_OFFSET 0x2c10
#define AXI_LLC_STATUS_STATUS_1410_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1410_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1410_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1410_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1410_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1410
#define AXI_LLC_STATUS_TAG_1410_REG_OFFSET 0x2c14
#define AXI_LLC_STATUS_TAG_1410_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1410_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1410_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1410_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1410_CL_TAG_OFFSET })

// Status register of cache line 1411
#define AXI_LLC_STATUS_STATUS_1411_REG_OFFSET 0x2c18
#define AXI_LLC_STATUS_STATUS_1411_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1411_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1411_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1411_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1411_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1411
#define AXI_LLC_STATUS_TAG_1411_REG_OFFSET 0x2c1c
#define AXI_LLC_STATUS_TAG_1411_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1411_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1411_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1411_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1411_CL_TAG_OFFSET })

// Status register of cache line 1412
#define AXI_LLC_STATUS_STATUS_1412_REG_OFFSET 0x2c20
#define AXI_LLC_STATUS_STATUS_1412_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1412_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1412_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1412_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1412_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1412
#define AXI_LLC_STATUS_TAG_1412_REG_OFFSET 0x2c24
#define AXI_LLC_STATUS_TAG_1412_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1412_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1412_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1412_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1412_CL_TAG_OFFSET })

// Status register of cache line 1413
#define AXI_LLC_STATUS_STATUS_1413_REG_OFFSET 0x2c28
#define AXI_LLC_STATUS_STATUS_1413_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1413_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1413_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1413_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1413_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1413
#define AXI_LLC_STATUS_TAG_1413_REG_OFFSET 0x2c2c
#define AXI_LLC_STATUS_TAG_1413_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1413_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1413_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1413_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1413_CL_TAG_OFFSET })

// Status register of cache line 1414
#define AXI_LLC_STATUS_STATUS_1414_REG_OFFSET 0x2c30
#define AXI_LLC_STATUS_STATUS_1414_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1414_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1414_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1414_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1414_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1414
#define AXI_LLC_STATUS_TAG_1414_REG_OFFSET 0x2c34
#define AXI_LLC_STATUS_TAG_1414_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1414_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1414_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1414_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1414_CL_TAG_OFFSET })

// Status register of cache line 1415
#define AXI_LLC_STATUS_STATUS_1415_REG_OFFSET 0x2c38
#define AXI_LLC_STATUS_STATUS_1415_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1415_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1415_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1415_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1415_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1415
#define AXI_LLC_STATUS_TAG_1415_REG_OFFSET 0x2c3c
#define AXI_LLC_STATUS_TAG_1415_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1415_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1415_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1415_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1415_CL_TAG_OFFSET })

// Status register of cache line 1416
#define AXI_LLC_STATUS_STATUS_1416_REG_OFFSET 0x2c40
#define AXI_LLC_STATUS_STATUS_1416_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1416_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1416_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1416_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1416_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1416
#define AXI_LLC_STATUS_TAG_1416_REG_OFFSET 0x2c44
#define AXI_LLC_STATUS_TAG_1416_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1416_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1416_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1416_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1416_CL_TAG_OFFSET })

// Status register of cache line 1417
#define AXI_LLC_STATUS_STATUS_1417_REG_OFFSET 0x2c48
#define AXI_LLC_STATUS_STATUS_1417_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1417_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1417_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1417_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1417_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1417
#define AXI_LLC_STATUS_TAG_1417_REG_OFFSET 0x2c4c
#define AXI_LLC_STATUS_TAG_1417_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1417_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1417_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1417_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1417_CL_TAG_OFFSET })

// Status register of cache line 1418
#define AXI_LLC_STATUS_STATUS_1418_REG_OFFSET 0x2c50
#define AXI_LLC_STATUS_STATUS_1418_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1418_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1418_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1418_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1418_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1418
#define AXI_LLC_STATUS_TAG_1418_REG_OFFSET 0x2c54
#define AXI_LLC_STATUS_TAG_1418_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1418_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1418_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1418_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1418_CL_TAG_OFFSET })

// Status register of cache line 1419
#define AXI_LLC_STATUS_STATUS_1419_REG_OFFSET 0x2c58
#define AXI_LLC_STATUS_STATUS_1419_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1419_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1419_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1419_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1419_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1419
#define AXI_LLC_STATUS_TAG_1419_REG_OFFSET 0x2c5c
#define AXI_LLC_STATUS_TAG_1419_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1419_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1419_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1419_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1419_CL_TAG_OFFSET })

// Status register of cache line 1420
#define AXI_LLC_STATUS_STATUS_1420_REG_OFFSET 0x2c60
#define AXI_LLC_STATUS_STATUS_1420_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1420_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1420_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1420_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1420_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1420
#define AXI_LLC_STATUS_TAG_1420_REG_OFFSET 0x2c64
#define AXI_LLC_STATUS_TAG_1420_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1420_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1420_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1420_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1420_CL_TAG_OFFSET })

// Status register of cache line 1421
#define AXI_LLC_STATUS_STATUS_1421_REG_OFFSET 0x2c68
#define AXI_LLC_STATUS_STATUS_1421_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1421_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1421_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1421_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1421_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1421
#define AXI_LLC_STATUS_TAG_1421_REG_OFFSET 0x2c6c
#define AXI_LLC_STATUS_TAG_1421_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1421_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1421_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1421_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1421_CL_TAG_OFFSET })

// Status register of cache line 1422
#define AXI_LLC_STATUS_STATUS_1422_REG_OFFSET 0x2c70
#define AXI_LLC_STATUS_STATUS_1422_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1422_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1422_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1422_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1422_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1422
#define AXI_LLC_STATUS_TAG_1422_REG_OFFSET 0x2c74
#define AXI_LLC_STATUS_TAG_1422_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1422_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1422_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1422_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1422_CL_TAG_OFFSET })

// Status register of cache line 1423
#define AXI_LLC_STATUS_STATUS_1423_REG_OFFSET 0x2c78
#define AXI_LLC_STATUS_STATUS_1423_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1423_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1423_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1423_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1423_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1423
#define AXI_LLC_STATUS_TAG_1423_REG_OFFSET 0x2c7c
#define AXI_LLC_STATUS_TAG_1423_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1423_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1423_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1423_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1423_CL_TAG_OFFSET })

// Status register of cache line 1424
#define AXI_LLC_STATUS_STATUS_1424_REG_OFFSET 0x2c80
#define AXI_LLC_STATUS_STATUS_1424_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1424_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1424_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1424_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1424_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1424
#define AXI_LLC_STATUS_TAG_1424_REG_OFFSET 0x2c84
#define AXI_LLC_STATUS_TAG_1424_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1424_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1424_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1424_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1424_CL_TAG_OFFSET })

// Status register of cache line 1425
#define AXI_LLC_STATUS_STATUS_1425_REG_OFFSET 0x2c88
#define AXI_LLC_STATUS_STATUS_1425_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1425_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1425_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1425_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1425_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1425
#define AXI_LLC_STATUS_TAG_1425_REG_OFFSET 0x2c8c
#define AXI_LLC_STATUS_TAG_1425_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1425_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1425_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1425_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1425_CL_TAG_OFFSET })

// Status register of cache line 1426
#define AXI_LLC_STATUS_STATUS_1426_REG_OFFSET 0x2c90
#define AXI_LLC_STATUS_STATUS_1426_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1426_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1426_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1426_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1426_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1426
#define AXI_LLC_STATUS_TAG_1426_REG_OFFSET 0x2c94
#define AXI_LLC_STATUS_TAG_1426_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1426_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1426_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1426_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1426_CL_TAG_OFFSET })

// Status register of cache line 1427
#define AXI_LLC_STATUS_STATUS_1427_REG_OFFSET 0x2c98
#define AXI_LLC_STATUS_STATUS_1427_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1427_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1427_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1427_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1427_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1427
#define AXI_LLC_STATUS_TAG_1427_REG_OFFSET 0x2c9c
#define AXI_LLC_STATUS_TAG_1427_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1427_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1427_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1427_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1427_CL_TAG_OFFSET })

// Status register of cache line 1428
#define AXI_LLC_STATUS_STATUS_1428_REG_OFFSET 0x2ca0
#define AXI_LLC_STATUS_STATUS_1428_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1428_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1428_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1428_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1428_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1428
#define AXI_LLC_STATUS_TAG_1428_REG_OFFSET 0x2ca4
#define AXI_LLC_STATUS_TAG_1428_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1428_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1428_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1428_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1428_CL_TAG_OFFSET })

// Status register of cache line 1429
#define AXI_LLC_STATUS_STATUS_1429_REG_OFFSET 0x2ca8
#define AXI_LLC_STATUS_STATUS_1429_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1429_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1429_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1429_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1429_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1429
#define AXI_LLC_STATUS_TAG_1429_REG_OFFSET 0x2cac
#define AXI_LLC_STATUS_TAG_1429_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1429_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1429_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1429_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1429_CL_TAG_OFFSET })

// Status register of cache line 1430
#define AXI_LLC_STATUS_STATUS_1430_REG_OFFSET 0x2cb0
#define AXI_LLC_STATUS_STATUS_1430_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1430_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1430_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1430_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1430_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1430
#define AXI_LLC_STATUS_TAG_1430_REG_OFFSET 0x2cb4
#define AXI_LLC_STATUS_TAG_1430_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1430_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1430_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1430_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1430_CL_TAG_OFFSET })

// Status register of cache line 1431
#define AXI_LLC_STATUS_STATUS_1431_REG_OFFSET 0x2cb8
#define AXI_LLC_STATUS_STATUS_1431_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1431_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1431_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1431_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1431_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1431
#define AXI_LLC_STATUS_TAG_1431_REG_OFFSET 0x2cbc
#define AXI_LLC_STATUS_TAG_1431_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1431_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1431_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1431_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1431_CL_TAG_OFFSET })

// Status register of cache line 1432
#define AXI_LLC_STATUS_STATUS_1432_REG_OFFSET 0x2cc0
#define AXI_LLC_STATUS_STATUS_1432_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1432_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1432_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1432_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1432_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1432
#define AXI_LLC_STATUS_TAG_1432_REG_OFFSET 0x2cc4
#define AXI_LLC_STATUS_TAG_1432_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1432_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1432_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1432_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1432_CL_TAG_OFFSET })

// Status register of cache line 1433
#define AXI_LLC_STATUS_STATUS_1433_REG_OFFSET 0x2cc8
#define AXI_LLC_STATUS_STATUS_1433_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1433_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1433_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1433_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1433_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1433
#define AXI_LLC_STATUS_TAG_1433_REG_OFFSET 0x2ccc
#define AXI_LLC_STATUS_TAG_1433_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1433_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1433_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1433_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1433_CL_TAG_OFFSET })

// Status register of cache line 1434
#define AXI_LLC_STATUS_STATUS_1434_REG_OFFSET 0x2cd0
#define AXI_LLC_STATUS_STATUS_1434_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1434_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1434_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1434_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1434_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1434
#define AXI_LLC_STATUS_TAG_1434_REG_OFFSET 0x2cd4
#define AXI_LLC_STATUS_TAG_1434_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1434_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1434_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1434_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1434_CL_TAG_OFFSET })

// Status register of cache line 1435
#define AXI_LLC_STATUS_STATUS_1435_REG_OFFSET 0x2cd8
#define AXI_LLC_STATUS_STATUS_1435_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1435_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1435_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1435_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1435_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1435
#define AXI_LLC_STATUS_TAG_1435_REG_OFFSET 0x2cdc
#define AXI_LLC_STATUS_TAG_1435_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1435_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1435_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1435_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1435_CL_TAG_OFFSET })

// Status register of cache line 1436
#define AXI_LLC_STATUS_STATUS_1436_REG_OFFSET 0x2ce0
#define AXI_LLC_STATUS_STATUS_1436_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1436_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1436_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1436_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1436_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1436
#define AXI_LLC_STATUS_TAG_1436_REG_OFFSET 0x2ce4
#define AXI_LLC_STATUS_TAG_1436_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1436_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1436_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1436_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1436_CL_TAG_OFFSET })

// Status register of cache line 1437
#define AXI_LLC_STATUS_STATUS_1437_REG_OFFSET 0x2ce8
#define AXI_LLC_STATUS_STATUS_1437_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1437_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1437_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1437_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1437_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1437
#define AXI_LLC_STATUS_TAG_1437_REG_OFFSET 0x2cec
#define AXI_LLC_STATUS_TAG_1437_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1437_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1437_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1437_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1437_CL_TAG_OFFSET })

// Status register of cache line 1438
#define AXI_LLC_STATUS_STATUS_1438_REG_OFFSET 0x2cf0
#define AXI_LLC_STATUS_STATUS_1438_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1438_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1438_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1438_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1438_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1438
#define AXI_LLC_STATUS_TAG_1438_REG_OFFSET 0x2cf4
#define AXI_LLC_STATUS_TAG_1438_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1438_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1438_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1438_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1438_CL_TAG_OFFSET })

// Status register of cache line 1439
#define AXI_LLC_STATUS_STATUS_1439_REG_OFFSET 0x2cf8
#define AXI_LLC_STATUS_STATUS_1439_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1439_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1439_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1439_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1439_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1439
#define AXI_LLC_STATUS_TAG_1439_REG_OFFSET 0x2cfc
#define AXI_LLC_STATUS_TAG_1439_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1439_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1439_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1439_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1439_CL_TAG_OFFSET })

// Status register of cache line 1440
#define AXI_LLC_STATUS_STATUS_1440_REG_OFFSET 0x2d00
#define AXI_LLC_STATUS_STATUS_1440_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1440_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1440_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1440_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1440_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1440
#define AXI_LLC_STATUS_TAG_1440_REG_OFFSET 0x2d04
#define AXI_LLC_STATUS_TAG_1440_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1440_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1440_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1440_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1440_CL_TAG_OFFSET })

// Status register of cache line 1441
#define AXI_LLC_STATUS_STATUS_1441_REG_OFFSET 0x2d08
#define AXI_LLC_STATUS_STATUS_1441_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1441_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1441_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1441_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1441_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1441
#define AXI_LLC_STATUS_TAG_1441_REG_OFFSET 0x2d0c
#define AXI_LLC_STATUS_TAG_1441_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1441_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1441_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1441_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1441_CL_TAG_OFFSET })

// Status register of cache line 1442
#define AXI_LLC_STATUS_STATUS_1442_REG_OFFSET 0x2d10
#define AXI_LLC_STATUS_STATUS_1442_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1442_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1442_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1442_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1442_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1442
#define AXI_LLC_STATUS_TAG_1442_REG_OFFSET 0x2d14
#define AXI_LLC_STATUS_TAG_1442_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1442_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1442_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1442_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1442_CL_TAG_OFFSET })

// Status register of cache line 1443
#define AXI_LLC_STATUS_STATUS_1443_REG_OFFSET 0x2d18
#define AXI_LLC_STATUS_STATUS_1443_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1443_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1443_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1443_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1443_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1443
#define AXI_LLC_STATUS_TAG_1443_REG_OFFSET 0x2d1c
#define AXI_LLC_STATUS_TAG_1443_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1443_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1443_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1443_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1443_CL_TAG_OFFSET })

// Status register of cache line 1444
#define AXI_LLC_STATUS_STATUS_1444_REG_OFFSET 0x2d20
#define AXI_LLC_STATUS_STATUS_1444_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1444_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1444_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1444_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1444_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1444
#define AXI_LLC_STATUS_TAG_1444_REG_OFFSET 0x2d24
#define AXI_LLC_STATUS_TAG_1444_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1444_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1444_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1444_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1444_CL_TAG_OFFSET })

// Status register of cache line 1445
#define AXI_LLC_STATUS_STATUS_1445_REG_OFFSET 0x2d28
#define AXI_LLC_STATUS_STATUS_1445_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1445_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1445_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1445_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1445_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1445
#define AXI_LLC_STATUS_TAG_1445_REG_OFFSET 0x2d2c
#define AXI_LLC_STATUS_TAG_1445_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1445_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1445_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1445_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1445_CL_TAG_OFFSET })

// Status register of cache line 1446
#define AXI_LLC_STATUS_STATUS_1446_REG_OFFSET 0x2d30
#define AXI_LLC_STATUS_STATUS_1446_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1446_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1446_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1446_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1446_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1446
#define AXI_LLC_STATUS_TAG_1446_REG_OFFSET 0x2d34
#define AXI_LLC_STATUS_TAG_1446_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1446_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1446_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1446_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1446_CL_TAG_OFFSET })

// Status register of cache line 1447
#define AXI_LLC_STATUS_STATUS_1447_REG_OFFSET 0x2d38
#define AXI_LLC_STATUS_STATUS_1447_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1447_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1447_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1447_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1447_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1447
#define AXI_LLC_STATUS_TAG_1447_REG_OFFSET 0x2d3c
#define AXI_LLC_STATUS_TAG_1447_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1447_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1447_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1447_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1447_CL_TAG_OFFSET })

// Status register of cache line 1448
#define AXI_LLC_STATUS_STATUS_1448_REG_OFFSET 0x2d40
#define AXI_LLC_STATUS_STATUS_1448_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1448_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1448_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1448_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1448_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1448
#define AXI_LLC_STATUS_TAG_1448_REG_OFFSET 0x2d44
#define AXI_LLC_STATUS_TAG_1448_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1448_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1448_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1448_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1448_CL_TAG_OFFSET })

// Status register of cache line 1449
#define AXI_LLC_STATUS_STATUS_1449_REG_OFFSET 0x2d48
#define AXI_LLC_STATUS_STATUS_1449_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1449_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1449_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1449_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1449_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1449
#define AXI_LLC_STATUS_TAG_1449_REG_OFFSET 0x2d4c
#define AXI_LLC_STATUS_TAG_1449_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1449_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1449_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1449_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1449_CL_TAG_OFFSET })

// Status register of cache line 1450
#define AXI_LLC_STATUS_STATUS_1450_REG_OFFSET 0x2d50
#define AXI_LLC_STATUS_STATUS_1450_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1450_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1450_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1450_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1450_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1450
#define AXI_LLC_STATUS_TAG_1450_REG_OFFSET 0x2d54
#define AXI_LLC_STATUS_TAG_1450_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1450_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1450_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1450_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1450_CL_TAG_OFFSET })

// Status register of cache line 1451
#define AXI_LLC_STATUS_STATUS_1451_REG_OFFSET 0x2d58
#define AXI_LLC_STATUS_STATUS_1451_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1451_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1451_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1451_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1451_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1451
#define AXI_LLC_STATUS_TAG_1451_REG_OFFSET 0x2d5c
#define AXI_LLC_STATUS_TAG_1451_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1451_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1451_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1451_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1451_CL_TAG_OFFSET })

// Status register of cache line 1452
#define AXI_LLC_STATUS_STATUS_1452_REG_OFFSET 0x2d60
#define AXI_LLC_STATUS_STATUS_1452_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1452_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1452_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1452_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1452_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1452
#define AXI_LLC_STATUS_TAG_1452_REG_OFFSET 0x2d64
#define AXI_LLC_STATUS_TAG_1452_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1452_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1452_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1452_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1452_CL_TAG_OFFSET })

// Status register of cache line 1453
#define AXI_LLC_STATUS_STATUS_1453_REG_OFFSET 0x2d68
#define AXI_LLC_STATUS_STATUS_1453_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1453_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1453_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1453_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1453_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1453
#define AXI_LLC_STATUS_TAG_1453_REG_OFFSET 0x2d6c
#define AXI_LLC_STATUS_TAG_1453_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1453_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1453_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1453_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1453_CL_TAG_OFFSET })

// Status register of cache line 1454
#define AXI_LLC_STATUS_STATUS_1454_REG_OFFSET 0x2d70
#define AXI_LLC_STATUS_STATUS_1454_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1454_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1454_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1454_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1454_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1454
#define AXI_LLC_STATUS_TAG_1454_REG_OFFSET 0x2d74
#define AXI_LLC_STATUS_TAG_1454_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1454_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1454_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1454_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1454_CL_TAG_OFFSET })

// Status register of cache line 1455
#define AXI_LLC_STATUS_STATUS_1455_REG_OFFSET 0x2d78
#define AXI_LLC_STATUS_STATUS_1455_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1455_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1455_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1455_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1455_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1455
#define AXI_LLC_STATUS_TAG_1455_REG_OFFSET 0x2d7c
#define AXI_LLC_STATUS_TAG_1455_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1455_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1455_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1455_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1455_CL_TAG_OFFSET })

// Status register of cache line 1456
#define AXI_LLC_STATUS_STATUS_1456_REG_OFFSET 0x2d80
#define AXI_LLC_STATUS_STATUS_1456_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1456_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1456_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1456_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1456_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1456
#define AXI_LLC_STATUS_TAG_1456_REG_OFFSET 0x2d84
#define AXI_LLC_STATUS_TAG_1456_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1456_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1456_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1456_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1456_CL_TAG_OFFSET })

// Status register of cache line 1457
#define AXI_LLC_STATUS_STATUS_1457_REG_OFFSET 0x2d88
#define AXI_LLC_STATUS_STATUS_1457_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1457_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1457_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1457_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1457_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1457
#define AXI_LLC_STATUS_TAG_1457_REG_OFFSET 0x2d8c
#define AXI_LLC_STATUS_TAG_1457_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1457_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1457_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1457_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1457_CL_TAG_OFFSET })

// Status register of cache line 1458
#define AXI_LLC_STATUS_STATUS_1458_REG_OFFSET 0x2d90
#define AXI_LLC_STATUS_STATUS_1458_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1458_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1458_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1458_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1458_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1458
#define AXI_LLC_STATUS_TAG_1458_REG_OFFSET 0x2d94
#define AXI_LLC_STATUS_TAG_1458_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1458_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1458_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1458_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1458_CL_TAG_OFFSET })

// Status register of cache line 1459
#define AXI_LLC_STATUS_STATUS_1459_REG_OFFSET 0x2d98
#define AXI_LLC_STATUS_STATUS_1459_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1459_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1459_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1459_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1459_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1459
#define AXI_LLC_STATUS_TAG_1459_REG_OFFSET 0x2d9c
#define AXI_LLC_STATUS_TAG_1459_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1459_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1459_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1459_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1459_CL_TAG_OFFSET })

// Status register of cache line 1460
#define AXI_LLC_STATUS_STATUS_1460_REG_OFFSET 0x2da0
#define AXI_LLC_STATUS_STATUS_1460_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1460_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1460_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1460_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1460_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1460
#define AXI_LLC_STATUS_TAG_1460_REG_OFFSET 0x2da4
#define AXI_LLC_STATUS_TAG_1460_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1460_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1460_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1460_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1460_CL_TAG_OFFSET })

// Status register of cache line 1461
#define AXI_LLC_STATUS_STATUS_1461_REG_OFFSET 0x2da8
#define AXI_LLC_STATUS_STATUS_1461_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1461_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1461_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1461_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1461_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1461
#define AXI_LLC_STATUS_TAG_1461_REG_OFFSET 0x2dac
#define AXI_LLC_STATUS_TAG_1461_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1461_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1461_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1461_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1461_CL_TAG_OFFSET })

// Status register of cache line 1462
#define AXI_LLC_STATUS_STATUS_1462_REG_OFFSET 0x2db0
#define AXI_LLC_STATUS_STATUS_1462_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1462_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1462_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1462_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1462_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1462
#define AXI_LLC_STATUS_TAG_1462_REG_OFFSET 0x2db4
#define AXI_LLC_STATUS_TAG_1462_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1462_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1462_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1462_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1462_CL_TAG_OFFSET })

// Status register of cache line 1463
#define AXI_LLC_STATUS_STATUS_1463_REG_OFFSET 0x2db8
#define AXI_LLC_STATUS_STATUS_1463_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1463_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1463_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1463_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1463_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1463
#define AXI_LLC_STATUS_TAG_1463_REG_OFFSET 0x2dbc
#define AXI_LLC_STATUS_TAG_1463_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1463_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1463_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1463_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1463_CL_TAG_OFFSET })

// Status register of cache line 1464
#define AXI_LLC_STATUS_STATUS_1464_REG_OFFSET 0x2dc0
#define AXI_LLC_STATUS_STATUS_1464_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1464_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1464_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1464_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1464_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1464
#define AXI_LLC_STATUS_TAG_1464_REG_OFFSET 0x2dc4
#define AXI_LLC_STATUS_TAG_1464_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1464_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1464_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1464_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1464_CL_TAG_OFFSET })

// Status register of cache line 1465
#define AXI_LLC_STATUS_STATUS_1465_REG_OFFSET 0x2dc8
#define AXI_LLC_STATUS_STATUS_1465_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1465_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1465_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1465_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1465_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1465
#define AXI_LLC_STATUS_TAG_1465_REG_OFFSET 0x2dcc
#define AXI_LLC_STATUS_TAG_1465_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1465_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1465_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1465_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1465_CL_TAG_OFFSET })

// Status register of cache line 1466
#define AXI_LLC_STATUS_STATUS_1466_REG_OFFSET 0x2dd0
#define AXI_LLC_STATUS_STATUS_1466_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1466_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1466_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1466_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1466_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1466
#define AXI_LLC_STATUS_TAG_1466_REG_OFFSET 0x2dd4
#define AXI_LLC_STATUS_TAG_1466_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1466_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1466_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1466_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1466_CL_TAG_OFFSET })

// Status register of cache line 1467
#define AXI_LLC_STATUS_STATUS_1467_REG_OFFSET 0x2dd8
#define AXI_LLC_STATUS_STATUS_1467_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1467_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1467_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1467_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1467_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1467
#define AXI_LLC_STATUS_TAG_1467_REG_OFFSET 0x2ddc
#define AXI_LLC_STATUS_TAG_1467_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1467_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1467_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1467_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1467_CL_TAG_OFFSET })

// Status register of cache line 1468
#define AXI_LLC_STATUS_STATUS_1468_REG_OFFSET 0x2de0
#define AXI_LLC_STATUS_STATUS_1468_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1468_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1468_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1468_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1468_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1468
#define AXI_LLC_STATUS_TAG_1468_REG_OFFSET 0x2de4
#define AXI_LLC_STATUS_TAG_1468_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1468_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1468_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1468_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1468_CL_TAG_OFFSET })

// Status register of cache line 1469
#define AXI_LLC_STATUS_STATUS_1469_REG_OFFSET 0x2de8
#define AXI_LLC_STATUS_STATUS_1469_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1469_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1469_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1469_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1469_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1469
#define AXI_LLC_STATUS_TAG_1469_REG_OFFSET 0x2dec
#define AXI_LLC_STATUS_TAG_1469_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1469_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1469_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1469_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1469_CL_TAG_OFFSET })

// Status register of cache line 1470
#define AXI_LLC_STATUS_STATUS_1470_REG_OFFSET 0x2df0
#define AXI_LLC_STATUS_STATUS_1470_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1470_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1470_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1470_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1470_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1470
#define AXI_LLC_STATUS_TAG_1470_REG_OFFSET 0x2df4
#define AXI_LLC_STATUS_TAG_1470_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1470_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1470_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1470_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1470_CL_TAG_OFFSET })

// Status register of cache line 1471
#define AXI_LLC_STATUS_STATUS_1471_REG_OFFSET 0x2df8
#define AXI_LLC_STATUS_STATUS_1471_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1471_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1471_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1471_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1471_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1471
#define AXI_LLC_STATUS_TAG_1471_REG_OFFSET 0x2dfc
#define AXI_LLC_STATUS_TAG_1471_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1471_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1471_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1471_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1471_CL_TAG_OFFSET })

// Status register of cache line 1472
#define AXI_LLC_STATUS_STATUS_1472_REG_OFFSET 0x2e00
#define AXI_LLC_STATUS_STATUS_1472_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1472_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1472_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1472_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1472_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1472
#define AXI_LLC_STATUS_TAG_1472_REG_OFFSET 0x2e04
#define AXI_LLC_STATUS_TAG_1472_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1472_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1472_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1472_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1472_CL_TAG_OFFSET })

// Status register of cache line 1473
#define AXI_LLC_STATUS_STATUS_1473_REG_OFFSET 0x2e08
#define AXI_LLC_STATUS_STATUS_1473_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1473_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1473_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1473_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1473_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1473
#define AXI_LLC_STATUS_TAG_1473_REG_OFFSET 0x2e0c
#define AXI_LLC_STATUS_TAG_1473_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1473_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1473_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1473_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1473_CL_TAG_OFFSET })

// Status register of cache line 1474
#define AXI_LLC_STATUS_STATUS_1474_REG_OFFSET 0x2e10
#define AXI_LLC_STATUS_STATUS_1474_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1474_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1474_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1474_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1474_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1474
#define AXI_LLC_STATUS_TAG_1474_REG_OFFSET 0x2e14
#define AXI_LLC_STATUS_TAG_1474_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1474_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1474_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1474_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1474_CL_TAG_OFFSET })

// Status register of cache line 1475
#define AXI_LLC_STATUS_STATUS_1475_REG_OFFSET 0x2e18
#define AXI_LLC_STATUS_STATUS_1475_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1475_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1475_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1475_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1475_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1475
#define AXI_LLC_STATUS_TAG_1475_REG_OFFSET 0x2e1c
#define AXI_LLC_STATUS_TAG_1475_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1475_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1475_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1475_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1475_CL_TAG_OFFSET })

// Status register of cache line 1476
#define AXI_LLC_STATUS_STATUS_1476_REG_OFFSET 0x2e20
#define AXI_LLC_STATUS_STATUS_1476_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1476_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1476_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1476_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1476_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1476
#define AXI_LLC_STATUS_TAG_1476_REG_OFFSET 0x2e24
#define AXI_LLC_STATUS_TAG_1476_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1476_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1476_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1476_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1476_CL_TAG_OFFSET })

// Status register of cache line 1477
#define AXI_LLC_STATUS_STATUS_1477_REG_OFFSET 0x2e28
#define AXI_LLC_STATUS_STATUS_1477_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1477_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1477_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1477_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1477_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1477
#define AXI_LLC_STATUS_TAG_1477_REG_OFFSET 0x2e2c
#define AXI_LLC_STATUS_TAG_1477_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1477_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1477_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1477_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1477_CL_TAG_OFFSET })

// Status register of cache line 1478
#define AXI_LLC_STATUS_STATUS_1478_REG_OFFSET 0x2e30
#define AXI_LLC_STATUS_STATUS_1478_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1478_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1478_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1478_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1478_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1478
#define AXI_LLC_STATUS_TAG_1478_REG_OFFSET 0x2e34
#define AXI_LLC_STATUS_TAG_1478_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1478_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1478_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1478_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1478_CL_TAG_OFFSET })

// Status register of cache line 1479
#define AXI_LLC_STATUS_STATUS_1479_REG_OFFSET 0x2e38
#define AXI_LLC_STATUS_STATUS_1479_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1479_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1479_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1479_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1479_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1479
#define AXI_LLC_STATUS_TAG_1479_REG_OFFSET 0x2e3c
#define AXI_LLC_STATUS_TAG_1479_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1479_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1479_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1479_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1479_CL_TAG_OFFSET })

// Status register of cache line 1480
#define AXI_LLC_STATUS_STATUS_1480_REG_OFFSET 0x2e40
#define AXI_LLC_STATUS_STATUS_1480_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1480_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1480_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1480_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1480_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1480
#define AXI_LLC_STATUS_TAG_1480_REG_OFFSET 0x2e44
#define AXI_LLC_STATUS_TAG_1480_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1480_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1480_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1480_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1480_CL_TAG_OFFSET })

// Status register of cache line 1481
#define AXI_LLC_STATUS_STATUS_1481_REG_OFFSET 0x2e48
#define AXI_LLC_STATUS_STATUS_1481_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1481_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1481_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1481_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1481_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1481
#define AXI_LLC_STATUS_TAG_1481_REG_OFFSET 0x2e4c
#define AXI_LLC_STATUS_TAG_1481_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1481_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1481_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1481_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1481_CL_TAG_OFFSET })

// Status register of cache line 1482
#define AXI_LLC_STATUS_STATUS_1482_REG_OFFSET 0x2e50
#define AXI_LLC_STATUS_STATUS_1482_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1482_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1482_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1482_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1482_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1482
#define AXI_LLC_STATUS_TAG_1482_REG_OFFSET 0x2e54
#define AXI_LLC_STATUS_TAG_1482_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1482_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1482_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1482_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1482_CL_TAG_OFFSET })

// Status register of cache line 1483
#define AXI_LLC_STATUS_STATUS_1483_REG_OFFSET 0x2e58
#define AXI_LLC_STATUS_STATUS_1483_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1483_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1483_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1483_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1483_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1483
#define AXI_LLC_STATUS_TAG_1483_REG_OFFSET 0x2e5c
#define AXI_LLC_STATUS_TAG_1483_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1483_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1483_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1483_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1483_CL_TAG_OFFSET })

// Status register of cache line 1484
#define AXI_LLC_STATUS_STATUS_1484_REG_OFFSET 0x2e60
#define AXI_LLC_STATUS_STATUS_1484_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1484_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1484_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1484_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1484_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1484
#define AXI_LLC_STATUS_TAG_1484_REG_OFFSET 0x2e64
#define AXI_LLC_STATUS_TAG_1484_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1484_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1484_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1484_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1484_CL_TAG_OFFSET })

// Status register of cache line 1485
#define AXI_LLC_STATUS_STATUS_1485_REG_OFFSET 0x2e68
#define AXI_LLC_STATUS_STATUS_1485_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1485_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1485_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1485_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1485_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1485
#define AXI_LLC_STATUS_TAG_1485_REG_OFFSET 0x2e6c
#define AXI_LLC_STATUS_TAG_1485_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1485_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1485_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1485_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1485_CL_TAG_OFFSET })

// Status register of cache line 1486
#define AXI_LLC_STATUS_STATUS_1486_REG_OFFSET 0x2e70
#define AXI_LLC_STATUS_STATUS_1486_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1486_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1486_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1486_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1486_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1486
#define AXI_LLC_STATUS_TAG_1486_REG_OFFSET 0x2e74
#define AXI_LLC_STATUS_TAG_1486_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1486_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1486_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1486_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1486_CL_TAG_OFFSET })

// Status register of cache line 1487
#define AXI_LLC_STATUS_STATUS_1487_REG_OFFSET 0x2e78
#define AXI_LLC_STATUS_STATUS_1487_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1487_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1487_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1487_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1487_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1487
#define AXI_LLC_STATUS_TAG_1487_REG_OFFSET 0x2e7c
#define AXI_LLC_STATUS_TAG_1487_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1487_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1487_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1487_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1487_CL_TAG_OFFSET })

// Status register of cache line 1488
#define AXI_LLC_STATUS_STATUS_1488_REG_OFFSET 0x2e80
#define AXI_LLC_STATUS_STATUS_1488_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1488_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1488_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1488_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1488_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1488
#define AXI_LLC_STATUS_TAG_1488_REG_OFFSET 0x2e84
#define AXI_LLC_STATUS_TAG_1488_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1488_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1488_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1488_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1488_CL_TAG_OFFSET })

// Status register of cache line 1489
#define AXI_LLC_STATUS_STATUS_1489_REG_OFFSET 0x2e88
#define AXI_LLC_STATUS_STATUS_1489_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1489_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1489_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1489_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1489_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1489
#define AXI_LLC_STATUS_TAG_1489_REG_OFFSET 0x2e8c
#define AXI_LLC_STATUS_TAG_1489_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1489_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1489_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1489_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1489_CL_TAG_OFFSET })

// Status register of cache line 1490
#define AXI_LLC_STATUS_STATUS_1490_REG_OFFSET 0x2e90
#define AXI_LLC_STATUS_STATUS_1490_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1490_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1490_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1490_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1490_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1490
#define AXI_LLC_STATUS_TAG_1490_REG_OFFSET 0x2e94
#define AXI_LLC_STATUS_TAG_1490_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1490_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1490_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1490_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1490_CL_TAG_OFFSET })

// Status register of cache line 1491
#define AXI_LLC_STATUS_STATUS_1491_REG_OFFSET 0x2e98
#define AXI_LLC_STATUS_STATUS_1491_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1491_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1491_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1491_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1491_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1491
#define AXI_LLC_STATUS_TAG_1491_REG_OFFSET 0x2e9c
#define AXI_LLC_STATUS_TAG_1491_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1491_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1491_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1491_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1491_CL_TAG_OFFSET })

// Status register of cache line 1492
#define AXI_LLC_STATUS_STATUS_1492_REG_OFFSET 0x2ea0
#define AXI_LLC_STATUS_STATUS_1492_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1492_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1492_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1492_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1492_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1492
#define AXI_LLC_STATUS_TAG_1492_REG_OFFSET 0x2ea4
#define AXI_LLC_STATUS_TAG_1492_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1492_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1492_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1492_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1492_CL_TAG_OFFSET })

// Status register of cache line 1493
#define AXI_LLC_STATUS_STATUS_1493_REG_OFFSET 0x2ea8
#define AXI_LLC_STATUS_STATUS_1493_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1493_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1493_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1493_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1493_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1493
#define AXI_LLC_STATUS_TAG_1493_REG_OFFSET 0x2eac
#define AXI_LLC_STATUS_TAG_1493_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1493_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1493_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1493_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1493_CL_TAG_OFFSET })

// Status register of cache line 1494
#define AXI_LLC_STATUS_STATUS_1494_REG_OFFSET 0x2eb0
#define AXI_LLC_STATUS_STATUS_1494_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1494_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1494_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1494_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1494_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1494
#define AXI_LLC_STATUS_TAG_1494_REG_OFFSET 0x2eb4
#define AXI_LLC_STATUS_TAG_1494_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1494_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1494_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1494_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1494_CL_TAG_OFFSET })

// Status register of cache line 1495
#define AXI_LLC_STATUS_STATUS_1495_REG_OFFSET 0x2eb8
#define AXI_LLC_STATUS_STATUS_1495_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1495_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1495_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1495_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1495_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1495
#define AXI_LLC_STATUS_TAG_1495_REG_OFFSET 0x2ebc
#define AXI_LLC_STATUS_TAG_1495_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1495_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1495_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1495_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1495_CL_TAG_OFFSET })

// Status register of cache line 1496
#define AXI_LLC_STATUS_STATUS_1496_REG_OFFSET 0x2ec0
#define AXI_LLC_STATUS_STATUS_1496_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1496_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1496_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1496_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1496_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1496
#define AXI_LLC_STATUS_TAG_1496_REG_OFFSET 0x2ec4
#define AXI_LLC_STATUS_TAG_1496_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1496_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1496_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1496_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1496_CL_TAG_OFFSET })

// Status register of cache line 1497
#define AXI_LLC_STATUS_STATUS_1497_REG_OFFSET 0x2ec8
#define AXI_LLC_STATUS_STATUS_1497_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1497_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1497_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1497_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1497_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1497
#define AXI_LLC_STATUS_TAG_1497_REG_OFFSET 0x2ecc
#define AXI_LLC_STATUS_TAG_1497_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1497_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1497_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1497_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1497_CL_TAG_OFFSET })

// Status register of cache line 1498
#define AXI_LLC_STATUS_STATUS_1498_REG_OFFSET 0x2ed0
#define AXI_LLC_STATUS_STATUS_1498_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1498_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1498_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1498_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1498_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1498
#define AXI_LLC_STATUS_TAG_1498_REG_OFFSET 0x2ed4
#define AXI_LLC_STATUS_TAG_1498_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1498_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1498_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1498_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1498_CL_TAG_OFFSET })

// Status register of cache line 1499
#define AXI_LLC_STATUS_STATUS_1499_REG_OFFSET 0x2ed8
#define AXI_LLC_STATUS_STATUS_1499_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1499_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1499_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1499_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1499_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1499
#define AXI_LLC_STATUS_TAG_1499_REG_OFFSET 0x2edc
#define AXI_LLC_STATUS_TAG_1499_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1499_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1499_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1499_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1499_CL_TAG_OFFSET })

// Status register of cache line 1500
#define AXI_LLC_STATUS_STATUS_1500_REG_OFFSET 0x2ee0
#define AXI_LLC_STATUS_STATUS_1500_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1500_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1500_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1500_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1500_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1500
#define AXI_LLC_STATUS_TAG_1500_REG_OFFSET 0x2ee4
#define AXI_LLC_STATUS_TAG_1500_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1500_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1500_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1500_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1500_CL_TAG_OFFSET })

// Status register of cache line 1501
#define AXI_LLC_STATUS_STATUS_1501_REG_OFFSET 0x2ee8
#define AXI_LLC_STATUS_STATUS_1501_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1501_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1501_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1501_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1501_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1501
#define AXI_LLC_STATUS_TAG_1501_REG_OFFSET 0x2eec
#define AXI_LLC_STATUS_TAG_1501_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1501_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1501_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1501_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1501_CL_TAG_OFFSET })

// Status register of cache line 1502
#define AXI_LLC_STATUS_STATUS_1502_REG_OFFSET 0x2ef0
#define AXI_LLC_STATUS_STATUS_1502_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1502_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1502_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1502_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1502_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1502
#define AXI_LLC_STATUS_TAG_1502_REG_OFFSET 0x2ef4
#define AXI_LLC_STATUS_TAG_1502_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1502_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1502_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1502_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1502_CL_TAG_OFFSET })

// Status register of cache line 1503
#define AXI_LLC_STATUS_STATUS_1503_REG_OFFSET 0x2ef8
#define AXI_LLC_STATUS_STATUS_1503_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1503_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1503_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1503_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1503_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1503
#define AXI_LLC_STATUS_TAG_1503_REG_OFFSET 0x2efc
#define AXI_LLC_STATUS_TAG_1503_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1503_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1503_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1503_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1503_CL_TAG_OFFSET })

// Status register of cache line 1504
#define AXI_LLC_STATUS_STATUS_1504_REG_OFFSET 0x2f00
#define AXI_LLC_STATUS_STATUS_1504_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1504_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1504_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1504_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1504_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1504
#define AXI_LLC_STATUS_TAG_1504_REG_OFFSET 0x2f04
#define AXI_LLC_STATUS_TAG_1504_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1504_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1504_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1504_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1504_CL_TAG_OFFSET })

// Status register of cache line 1505
#define AXI_LLC_STATUS_STATUS_1505_REG_OFFSET 0x2f08
#define AXI_LLC_STATUS_STATUS_1505_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1505_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1505_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1505_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1505_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1505
#define AXI_LLC_STATUS_TAG_1505_REG_OFFSET 0x2f0c
#define AXI_LLC_STATUS_TAG_1505_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1505_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1505_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1505_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1505_CL_TAG_OFFSET })

// Status register of cache line 1506
#define AXI_LLC_STATUS_STATUS_1506_REG_OFFSET 0x2f10
#define AXI_LLC_STATUS_STATUS_1506_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1506_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1506_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1506_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1506_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1506
#define AXI_LLC_STATUS_TAG_1506_REG_OFFSET 0x2f14
#define AXI_LLC_STATUS_TAG_1506_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1506_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1506_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1506_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1506_CL_TAG_OFFSET })

// Status register of cache line 1507
#define AXI_LLC_STATUS_STATUS_1507_REG_OFFSET 0x2f18
#define AXI_LLC_STATUS_STATUS_1507_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1507_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1507_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1507_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1507_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1507
#define AXI_LLC_STATUS_TAG_1507_REG_OFFSET 0x2f1c
#define AXI_LLC_STATUS_TAG_1507_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1507_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1507_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1507_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1507_CL_TAG_OFFSET })

// Status register of cache line 1508
#define AXI_LLC_STATUS_STATUS_1508_REG_OFFSET 0x2f20
#define AXI_LLC_STATUS_STATUS_1508_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1508_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1508_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1508_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1508_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1508
#define AXI_LLC_STATUS_TAG_1508_REG_OFFSET 0x2f24
#define AXI_LLC_STATUS_TAG_1508_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1508_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1508_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1508_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1508_CL_TAG_OFFSET })

// Status register of cache line 1509
#define AXI_LLC_STATUS_STATUS_1509_REG_OFFSET 0x2f28
#define AXI_LLC_STATUS_STATUS_1509_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1509_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1509_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1509_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1509_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1509
#define AXI_LLC_STATUS_TAG_1509_REG_OFFSET 0x2f2c
#define AXI_LLC_STATUS_TAG_1509_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1509_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1509_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1509_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1509_CL_TAG_OFFSET })

// Status register of cache line 1510
#define AXI_LLC_STATUS_STATUS_1510_REG_OFFSET 0x2f30
#define AXI_LLC_STATUS_STATUS_1510_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1510_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1510_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1510_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1510_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1510
#define AXI_LLC_STATUS_TAG_1510_REG_OFFSET 0x2f34
#define AXI_LLC_STATUS_TAG_1510_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1510_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1510_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1510_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1510_CL_TAG_OFFSET })

// Status register of cache line 1511
#define AXI_LLC_STATUS_STATUS_1511_REG_OFFSET 0x2f38
#define AXI_LLC_STATUS_STATUS_1511_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1511_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1511_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1511_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1511_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1511
#define AXI_LLC_STATUS_TAG_1511_REG_OFFSET 0x2f3c
#define AXI_LLC_STATUS_TAG_1511_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1511_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1511_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1511_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1511_CL_TAG_OFFSET })

// Status register of cache line 1512
#define AXI_LLC_STATUS_STATUS_1512_REG_OFFSET 0x2f40
#define AXI_LLC_STATUS_STATUS_1512_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1512_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1512_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1512_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1512_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1512
#define AXI_LLC_STATUS_TAG_1512_REG_OFFSET 0x2f44
#define AXI_LLC_STATUS_TAG_1512_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1512_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1512_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1512_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1512_CL_TAG_OFFSET })

// Status register of cache line 1513
#define AXI_LLC_STATUS_STATUS_1513_REG_OFFSET 0x2f48
#define AXI_LLC_STATUS_STATUS_1513_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1513_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1513_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1513_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1513_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1513
#define AXI_LLC_STATUS_TAG_1513_REG_OFFSET 0x2f4c
#define AXI_LLC_STATUS_TAG_1513_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1513_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1513_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1513_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1513_CL_TAG_OFFSET })

// Status register of cache line 1514
#define AXI_LLC_STATUS_STATUS_1514_REG_OFFSET 0x2f50
#define AXI_LLC_STATUS_STATUS_1514_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1514_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1514_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1514_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1514_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1514
#define AXI_LLC_STATUS_TAG_1514_REG_OFFSET 0x2f54
#define AXI_LLC_STATUS_TAG_1514_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1514_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1514_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1514_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1514_CL_TAG_OFFSET })

// Status register of cache line 1515
#define AXI_LLC_STATUS_STATUS_1515_REG_OFFSET 0x2f58
#define AXI_LLC_STATUS_STATUS_1515_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1515_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1515_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1515_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1515_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1515
#define AXI_LLC_STATUS_TAG_1515_REG_OFFSET 0x2f5c
#define AXI_LLC_STATUS_TAG_1515_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1515_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1515_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1515_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1515_CL_TAG_OFFSET })

// Status register of cache line 1516
#define AXI_LLC_STATUS_STATUS_1516_REG_OFFSET 0x2f60
#define AXI_LLC_STATUS_STATUS_1516_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1516_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1516_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1516_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1516_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1516
#define AXI_LLC_STATUS_TAG_1516_REG_OFFSET 0x2f64
#define AXI_LLC_STATUS_TAG_1516_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1516_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1516_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1516_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1516_CL_TAG_OFFSET })

// Status register of cache line 1517
#define AXI_LLC_STATUS_STATUS_1517_REG_OFFSET 0x2f68
#define AXI_LLC_STATUS_STATUS_1517_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1517_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1517_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1517_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1517_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1517
#define AXI_LLC_STATUS_TAG_1517_REG_OFFSET 0x2f6c
#define AXI_LLC_STATUS_TAG_1517_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1517_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1517_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1517_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1517_CL_TAG_OFFSET })

// Status register of cache line 1518
#define AXI_LLC_STATUS_STATUS_1518_REG_OFFSET 0x2f70
#define AXI_LLC_STATUS_STATUS_1518_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1518_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1518_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1518_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1518_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1518
#define AXI_LLC_STATUS_TAG_1518_REG_OFFSET 0x2f74
#define AXI_LLC_STATUS_TAG_1518_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1518_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1518_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1518_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1518_CL_TAG_OFFSET })

// Status register of cache line 1519
#define AXI_LLC_STATUS_STATUS_1519_REG_OFFSET 0x2f78
#define AXI_LLC_STATUS_STATUS_1519_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1519_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1519_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1519_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1519_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1519
#define AXI_LLC_STATUS_TAG_1519_REG_OFFSET 0x2f7c
#define AXI_LLC_STATUS_TAG_1519_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1519_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1519_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1519_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1519_CL_TAG_OFFSET })

// Status register of cache line 1520
#define AXI_LLC_STATUS_STATUS_1520_REG_OFFSET 0x2f80
#define AXI_LLC_STATUS_STATUS_1520_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1520_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1520_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1520_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1520_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1520
#define AXI_LLC_STATUS_TAG_1520_REG_OFFSET 0x2f84
#define AXI_LLC_STATUS_TAG_1520_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1520_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1520_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1520_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1520_CL_TAG_OFFSET })

// Status register of cache line 1521
#define AXI_LLC_STATUS_STATUS_1521_REG_OFFSET 0x2f88
#define AXI_LLC_STATUS_STATUS_1521_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1521_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1521_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1521_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1521_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1521
#define AXI_LLC_STATUS_TAG_1521_REG_OFFSET 0x2f8c
#define AXI_LLC_STATUS_TAG_1521_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1521_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1521_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1521_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1521_CL_TAG_OFFSET })

// Status register of cache line 1522
#define AXI_LLC_STATUS_STATUS_1522_REG_OFFSET 0x2f90
#define AXI_LLC_STATUS_STATUS_1522_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1522_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1522_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1522_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1522_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1522
#define AXI_LLC_STATUS_TAG_1522_REG_OFFSET 0x2f94
#define AXI_LLC_STATUS_TAG_1522_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1522_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1522_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1522_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1522_CL_TAG_OFFSET })

// Status register of cache line 1523
#define AXI_LLC_STATUS_STATUS_1523_REG_OFFSET 0x2f98
#define AXI_LLC_STATUS_STATUS_1523_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1523_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1523_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1523_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1523_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1523
#define AXI_LLC_STATUS_TAG_1523_REG_OFFSET 0x2f9c
#define AXI_LLC_STATUS_TAG_1523_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1523_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1523_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1523_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1523_CL_TAG_OFFSET })

// Status register of cache line 1524
#define AXI_LLC_STATUS_STATUS_1524_REG_OFFSET 0x2fa0
#define AXI_LLC_STATUS_STATUS_1524_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1524_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1524_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1524_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1524_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1524
#define AXI_LLC_STATUS_TAG_1524_REG_OFFSET 0x2fa4
#define AXI_LLC_STATUS_TAG_1524_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1524_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1524_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1524_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1524_CL_TAG_OFFSET })

// Status register of cache line 1525
#define AXI_LLC_STATUS_STATUS_1525_REG_OFFSET 0x2fa8
#define AXI_LLC_STATUS_STATUS_1525_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1525_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1525_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1525_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1525_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1525
#define AXI_LLC_STATUS_TAG_1525_REG_OFFSET 0x2fac
#define AXI_LLC_STATUS_TAG_1525_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1525_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1525_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1525_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1525_CL_TAG_OFFSET })

// Status register of cache line 1526
#define AXI_LLC_STATUS_STATUS_1526_REG_OFFSET 0x2fb0
#define AXI_LLC_STATUS_STATUS_1526_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1526_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1526_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1526_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1526_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1526
#define AXI_LLC_STATUS_TAG_1526_REG_OFFSET 0x2fb4
#define AXI_LLC_STATUS_TAG_1526_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1526_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1526_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1526_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1526_CL_TAG_OFFSET })

// Status register of cache line 1527
#define AXI_LLC_STATUS_STATUS_1527_REG_OFFSET 0x2fb8
#define AXI_LLC_STATUS_STATUS_1527_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1527_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1527_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1527_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1527_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1527
#define AXI_LLC_STATUS_TAG_1527_REG_OFFSET 0x2fbc
#define AXI_LLC_STATUS_TAG_1527_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1527_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1527_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1527_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1527_CL_TAG_OFFSET })

// Status register of cache line 1528
#define AXI_LLC_STATUS_STATUS_1528_REG_OFFSET 0x2fc0
#define AXI_LLC_STATUS_STATUS_1528_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1528_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1528_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1528_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1528_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1528
#define AXI_LLC_STATUS_TAG_1528_REG_OFFSET 0x2fc4
#define AXI_LLC_STATUS_TAG_1528_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1528_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1528_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1528_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1528_CL_TAG_OFFSET })

// Status register of cache line 1529
#define AXI_LLC_STATUS_STATUS_1529_REG_OFFSET 0x2fc8
#define AXI_LLC_STATUS_STATUS_1529_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1529_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1529_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1529_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1529_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1529
#define AXI_LLC_STATUS_TAG_1529_REG_OFFSET 0x2fcc
#define AXI_LLC_STATUS_TAG_1529_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1529_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1529_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1529_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1529_CL_TAG_OFFSET })

// Status register of cache line 1530
#define AXI_LLC_STATUS_STATUS_1530_REG_OFFSET 0x2fd0
#define AXI_LLC_STATUS_STATUS_1530_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1530_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1530_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1530_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1530_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1530
#define AXI_LLC_STATUS_TAG_1530_REG_OFFSET 0x2fd4
#define AXI_LLC_STATUS_TAG_1530_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1530_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1530_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1530_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1530_CL_TAG_OFFSET })

// Status register of cache line 1531
#define AXI_LLC_STATUS_STATUS_1531_REG_OFFSET 0x2fd8
#define AXI_LLC_STATUS_STATUS_1531_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1531_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1531_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1531_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1531_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1531
#define AXI_LLC_STATUS_TAG_1531_REG_OFFSET 0x2fdc
#define AXI_LLC_STATUS_TAG_1531_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1531_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1531_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1531_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1531_CL_TAG_OFFSET })

// Status register of cache line 1532
#define AXI_LLC_STATUS_STATUS_1532_REG_OFFSET 0x2fe0
#define AXI_LLC_STATUS_STATUS_1532_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1532_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1532_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1532_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1532_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1532
#define AXI_LLC_STATUS_TAG_1532_REG_OFFSET 0x2fe4
#define AXI_LLC_STATUS_TAG_1532_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1532_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1532_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1532_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1532_CL_TAG_OFFSET })

// Status register of cache line 1533
#define AXI_LLC_STATUS_STATUS_1533_REG_OFFSET 0x2fe8
#define AXI_LLC_STATUS_STATUS_1533_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1533_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1533_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1533_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1533_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1533
#define AXI_LLC_STATUS_TAG_1533_REG_OFFSET 0x2fec
#define AXI_LLC_STATUS_TAG_1533_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1533_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1533_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1533_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1533_CL_TAG_OFFSET })

// Status register of cache line 1534
#define AXI_LLC_STATUS_STATUS_1534_REG_OFFSET 0x2ff0
#define AXI_LLC_STATUS_STATUS_1534_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1534_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1534_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1534_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1534_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1534
#define AXI_LLC_STATUS_TAG_1534_REG_OFFSET 0x2ff4
#define AXI_LLC_STATUS_TAG_1534_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1534_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1534_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1534_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1534_CL_TAG_OFFSET })

// Status register of cache line 1535
#define AXI_LLC_STATUS_STATUS_1535_REG_OFFSET 0x2ff8
#define AXI_LLC_STATUS_STATUS_1535_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1535_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1535_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1535_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1535_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1535
#define AXI_LLC_STATUS_TAG_1535_REG_OFFSET 0x2ffc
#define AXI_LLC_STATUS_TAG_1535_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1535_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1535_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1535_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1535_CL_TAG_OFFSET })

// Status register of cache line 1536
#define AXI_LLC_STATUS_STATUS_1536_REG_OFFSET 0x3000
#define AXI_LLC_STATUS_STATUS_1536_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1536_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1536_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1536_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1536_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1536
#define AXI_LLC_STATUS_TAG_1536_REG_OFFSET 0x3004
#define AXI_LLC_STATUS_TAG_1536_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1536_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1536_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1536_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1536_CL_TAG_OFFSET })

// Status register of cache line 1537
#define AXI_LLC_STATUS_STATUS_1537_REG_OFFSET 0x3008
#define AXI_LLC_STATUS_STATUS_1537_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1537_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1537_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1537_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1537_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1537
#define AXI_LLC_STATUS_TAG_1537_REG_OFFSET 0x300c
#define AXI_LLC_STATUS_TAG_1537_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1537_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1537_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1537_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1537_CL_TAG_OFFSET })

// Status register of cache line 1538
#define AXI_LLC_STATUS_STATUS_1538_REG_OFFSET 0x3010
#define AXI_LLC_STATUS_STATUS_1538_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1538_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1538_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1538_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1538_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1538
#define AXI_LLC_STATUS_TAG_1538_REG_OFFSET 0x3014
#define AXI_LLC_STATUS_TAG_1538_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1538_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1538_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1538_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1538_CL_TAG_OFFSET })

// Status register of cache line 1539
#define AXI_LLC_STATUS_STATUS_1539_REG_OFFSET 0x3018
#define AXI_LLC_STATUS_STATUS_1539_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1539_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1539_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1539_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1539_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1539
#define AXI_LLC_STATUS_TAG_1539_REG_OFFSET 0x301c
#define AXI_LLC_STATUS_TAG_1539_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1539_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1539_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1539_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1539_CL_TAG_OFFSET })

// Status register of cache line 1540
#define AXI_LLC_STATUS_STATUS_1540_REG_OFFSET 0x3020
#define AXI_LLC_STATUS_STATUS_1540_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1540_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1540_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1540_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1540_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1540
#define AXI_LLC_STATUS_TAG_1540_REG_OFFSET 0x3024
#define AXI_LLC_STATUS_TAG_1540_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1540_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1540_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1540_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1540_CL_TAG_OFFSET })

// Status register of cache line 1541
#define AXI_LLC_STATUS_STATUS_1541_REG_OFFSET 0x3028
#define AXI_LLC_STATUS_STATUS_1541_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1541_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1541_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1541_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1541_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1541
#define AXI_LLC_STATUS_TAG_1541_REG_OFFSET 0x302c
#define AXI_LLC_STATUS_TAG_1541_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1541_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1541_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1541_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1541_CL_TAG_OFFSET })

// Status register of cache line 1542
#define AXI_LLC_STATUS_STATUS_1542_REG_OFFSET 0x3030
#define AXI_LLC_STATUS_STATUS_1542_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1542_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1542_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1542_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1542_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1542
#define AXI_LLC_STATUS_TAG_1542_REG_OFFSET 0x3034
#define AXI_LLC_STATUS_TAG_1542_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1542_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1542_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1542_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1542_CL_TAG_OFFSET })

// Status register of cache line 1543
#define AXI_LLC_STATUS_STATUS_1543_REG_OFFSET 0x3038
#define AXI_LLC_STATUS_STATUS_1543_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1543_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1543_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1543_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1543_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1543
#define AXI_LLC_STATUS_TAG_1543_REG_OFFSET 0x303c
#define AXI_LLC_STATUS_TAG_1543_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1543_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1543_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1543_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1543_CL_TAG_OFFSET })

// Status register of cache line 1544
#define AXI_LLC_STATUS_STATUS_1544_REG_OFFSET 0x3040
#define AXI_LLC_STATUS_STATUS_1544_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1544_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1544_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1544_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1544_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1544
#define AXI_LLC_STATUS_TAG_1544_REG_OFFSET 0x3044
#define AXI_LLC_STATUS_TAG_1544_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1544_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1544_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1544_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1544_CL_TAG_OFFSET })

// Status register of cache line 1545
#define AXI_LLC_STATUS_STATUS_1545_REG_OFFSET 0x3048
#define AXI_LLC_STATUS_STATUS_1545_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1545_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1545_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1545_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1545_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1545
#define AXI_LLC_STATUS_TAG_1545_REG_OFFSET 0x304c
#define AXI_LLC_STATUS_TAG_1545_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1545_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1545_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1545_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1545_CL_TAG_OFFSET })

// Status register of cache line 1546
#define AXI_LLC_STATUS_STATUS_1546_REG_OFFSET 0x3050
#define AXI_LLC_STATUS_STATUS_1546_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1546_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1546_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1546_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1546_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1546
#define AXI_LLC_STATUS_TAG_1546_REG_OFFSET 0x3054
#define AXI_LLC_STATUS_TAG_1546_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1546_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1546_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1546_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1546_CL_TAG_OFFSET })

// Status register of cache line 1547
#define AXI_LLC_STATUS_STATUS_1547_REG_OFFSET 0x3058
#define AXI_LLC_STATUS_STATUS_1547_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1547_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1547_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1547_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1547_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1547
#define AXI_LLC_STATUS_TAG_1547_REG_OFFSET 0x305c
#define AXI_LLC_STATUS_TAG_1547_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1547_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1547_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1547_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1547_CL_TAG_OFFSET })

// Status register of cache line 1548
#define AXI_LLC_STATUS_STATUS_1548_REG_OFFSET 0x3060
#define AXI_LLC_STATUS_STATUS_1548_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1548_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1548_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1548_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1548_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1548
#define AXI_LLC_STATUS_TAG_1548_REG_OFFSET 0x3064
#define AXI_LLC_STATUS_TAG_1548_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1548_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1548_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1548_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1548_CL_TAG_OFFSET })

// Status register of cache line 1549
#define AXI_LLC_STATUS_STATUS_1549_REG_OFFSET 0x3068
#define AXI_LLC_STATUS_STATUS_1549_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1549_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1549_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1549_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1549_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1549
#define AXI_LLC_STATUS_TAG_1549_REG_OFFSET 0x306c
#define AXI_LLC_STATUS_TAG_1549_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1549_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1549_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1549_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1549_CL_TAG_OFFSET })

// Status register of cache line 1550
#define AXI_LLC_STATUS_STATUS_1550_REG_OFFSET 0x3070
#define AXI_LLC_STATUS_STATUS_1550_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1550_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1550_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1550_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1550_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1550
#define AXI_LLC_STATUS_TAG_1550_REG_OFFSET 0x3074
#define AXI_LLC_STATUS_TAG_1550_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1550_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1550_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1550_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1550_CL_TAG_OFFSET })

// Status register of cache line 1551
#define AXI_LLC_STATUS_STATUS_1551_REG_OFFSET 0x3078
#define AXI_LLC_STATUS_STATUS_1551_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1551_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1551_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1551_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1551_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1551
#define AXI_LLC_STATUS_TAG_1551_REG_OFFSET 0x307c
#define AXI_LLC_STATUS_TAG_1551_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1551_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1551_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1551_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1551_CL_TAG_OFFSET })

// Status register of cache line 1552
#define AXI_LLC_STATUS_STATUS_1552_REG_OFFSET 0x3080
#define AXI_LLC_STATUS_STATUS_1552_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1552_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1552_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1552_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1552_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1552
#define AXI_LLC_STATUS_TAG_1552_REG_OFFSET 0x3084
#define AXI_LLC_STATUS_TAG_1552_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1552_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1552_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1552_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1552_CL_TAG_OFFSET })

// Status register of cache line 1553
#define AXI_LLC_STATUS_STATUS_1553_REG_OFFSET 0x3088
#define AXI_LLC_STATUS_STATUS_1553_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1553_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1553_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1553_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1553_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1553
#define AXI_LLC_STATUS_TAG_1553_REG_OFFSET 0x308c
#define AXI_LLC_STATUS_TAG_1553_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1553_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1553_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1553_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1553_CL_TAG_OFFSET })

// Status register of cache line 1554
#define AXI_LLC_STATUS_STATUS_1554_REG_OFFSET 0x3090
#define AXI_LLC_STATUS_STATUS_1554_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1554_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1554_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1554_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1554_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1554
#define AXI_LLC_STATUS_TAG_1554_REG_OFFSET 0x3094
#define AXI_LLC_STATUS_TAG_1554_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1554_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1554_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1554_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1554_CL_TAG_OFFSET })

// Status register of cache line 1555
#define AXI_LLC_STATUS_STATUS_1555_REG_OFFSET 0x3098
#define AXI_LLC_STATUS_STATUS_1555_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1555_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1555_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1555_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1555_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1555
#define AXI_LLC_STATUS_TAG_1555_REG_OFFSET 0x309c
#define AXI_LLC_STATUS_TAG_1555_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1555_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1555_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1555_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1555_CL_TAG_OFFSET })

// Status register of cache line 1556
#define AXI_LLC_STATUS_STATUS_1556_REG_OFFSET 0x30a0
#define AXI_LLC_STATUS_STATUS_1556_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1556_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1556_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1556_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1556_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1556
#define AXI_LLC_STATUS_TAG_1556_REG_OFFSET 0x30a4
#define AXI_LLC_STATUS_TAG_1556_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1556_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1556_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1556_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1556_CL_TAG_OFFSET })

// Status register of cache line 1557
#define AXI_LLC_STATUS_STATUS_1557_REG_OFFSET 0x30a8
#define AXI_LLC_STATUS_STATUS_1557_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1557_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1557_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1557_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1557_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1557
#define AXI_LLC_STATUS_TAG_1557_REG_OFFSET 0x30ac
#define AXI_LLC_STATUS_TAG_1557_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1557_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1557_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1557_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1557_CL_TAG_OFFSET })

// Status register of cache line 1558
#define AXI_LLC_STATUS_STATUS_1558_REG_OFFSET 0x30b0
#define AXI_LLC_STATUS_STATUS_1558_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1558_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1558_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1558_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1558_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1558
#define AXI_LLC_STATUS_TAG_1558_REG_OFFSET 0x30b4
#define AXI_LLC_STATUS_TAG_1558_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1558_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1558_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1558_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1558_CL_TAG_OFFSET })

// Status register of cache line 1559
#define AXI_LLC_STATUS_STATUS_1559_REG_OFFSET 0x30b8
#define AXI_LLC_STATUS_STATUS_1559_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1559_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1559_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1559_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1559_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1559
#define AXI_LLC_STATUS_TAG_1559_REG_OFFSET 0x30bc
#define AXI_LLC_STATUS_TAG_1559_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1559_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1559_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1559_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1559_CL_TAG_OFFSET })

// Status register of cache line 1560
#define AXI_LLC_STATUS_STATUS_1560_REG_OFFSET 0x30c0
#define AXI_LLC_STATUS_STATUS_1560_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1560_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1560_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1560_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1560_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1560
#define AXI_LLC_STATUS_TAG_1560_REG_OFFSET 0x30c4
#define AXI_LLC_STATUS_TAG_1560_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1560_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1560_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1560_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1560_CL_TAG_OFFSET })

// Status register of cache line 1561
#define AXI_LLC_STATUS_STATUS_1561_REG_OFFSET 0x30c8
#define AXI_LLC_STATUS_STATUS_1561_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1561_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1561_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1561_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1561_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1561
#define AXI_LLC_STATUS_TAG_1561_REG_OFFSET 0x30cc
#define AXI_LLC_STATUS_TAG_1561_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1561_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1561_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1561_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1561_CL_TAG_OFFSET })

// Status register of cache line 1562
#define AXI_LLC_STATUS_STATUS_1562_REG_OFFSET 0x30d0
#define AXI_LLC_STATUS_STATUS_1562_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1562_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1562_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1562_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1562_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1562
#define AXI_LLC_STATUS_TAG_1562_REG_OFFSET 0x30d4
#define AXI_LLC_STATUS_TAG_1562_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1562_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1562_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1562_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1562_CL_TAG_OFFSET })

// Status register of cache line 1563
#define AXI_LLC_STATUS_STATUS_1563_REG_OFFSET 0x30d8
#define AXI_LLC_STATUS_STATUS_1563_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1563_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1563_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1563_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1563_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1563
#define AXI_LLC_STATUS_TAG_1563_REG_OFFSET 0x30dc
#define AXI_LLC_STATUS_TAG_1563_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1563_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1563_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1563_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1563_CL_TAG_OFFSET })

// Status register of cache line 1564
#define AXI_LLC_STATUS_STATUS_1564_REG_OFFSET 0x30e0
#define AXI_LLC_STATUS_STATUS_1564_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1564_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1564_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1564_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1564_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1564
#define AXI_LLC_STATUS_TAG_1564_REG_OFFSET 0x30e4
#define AXI_LLC_STATUS_TAG_1564_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1564_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1564_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1564_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1564_CL_TAG_OFFSET })

// Status register of cache line 1565
#define AXI_LLC_STATUS_STATUS_1565_REG_OFFSET 0x30e8
#define AXI_LLC_STATUS_STATUS_1565_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1565_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1565_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1565_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1565_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1565
#define AXI_LLC_STATUS_TAG_1565_REG_OFFSET 0x30ec
#define AXI_LLC_STATUS_TAG_1565_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1565_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1565_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1565_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1565_CL_TAG_OFFSET })

// Status register of cache line 1566
#define AXI_LLC_STATUS_STATUS_1566_REG_OFFSET 0x30f0
#define AXI_LLC_STATUS_STATUS_1566_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1566_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1566_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1566_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1566_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1566
#define AXI_LLC_STATUS_TAG_1566_REG_OFFSET 0x30f4
#define AXI_LLC_STATUS_TAG_1566_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1566_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1566_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1566_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1566_CL_TAG_OFFSET })

// Status register of cache line 1567
#define AXI_LLC_STATUS_STATUS_1567_REG_OFFSET 0x30f8
#define AXI_LLC_STATUS_STATUS_1567_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1567_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1567_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1567_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1567_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1567
#define AXI_LLC_STATUS_TAG_1567_REG_OFFSET 0x30fc
#define AXI_LLC_STATUS_TAG_1567_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1567_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1567_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1567_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1567_CL_TAG_OFFSET })

// Status register of cache line 1568
#define AXI_LLC_STATUS_STATUS_1568_REG_OFFSET 0x3100
#define AXI_LLC_STATUS_STATUS_1568_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1568_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1568_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1568_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1568_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1568
#define AXI_LLC_STATUS_TAG_1568_REG_OFFSET 0x3104
#define AXI_LLC_STATUS_TAG_1568_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1568_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1568_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1568_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1568_CL_TAG_OFFSET })

// Status register of cache line 1569
#define AXI_LLC_STATUS_STATUS_1569_REG_OFFSET 0x3108
#define AXI_LLC_STATUS_STATUS_1569_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1569_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1569_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1569_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1569_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1569
#define AXI_LLC_STATUS_TAG_1569_REG_OFFSET 0x310c
#define AXI_LLC_STATUS_TAG_1569_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1569_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1569_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1569_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1569_CL_TAG_OFFSET })

// Status register of cache line 1570
#define AXI_LLC_STATUS_STATUS_1570_REG_OFFSET 0x3110
#define AXI_LLC_STATUS_STATUS_1570_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1570_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1570_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1570_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1570_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1570
#define AXI_LLC_STATUS_TAG_1570_REG_OFFSET 0x3114
#define AXI_LLC_STATUS_TAG_1570_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1570_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1570_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1570_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1570_CL_TAG_OFFSET })

// Status register of cache line 1571
#define AXI_LLC_STATUS_STATUS_1571_REG_OFFSET 0x3118
#define AXI_LLC_STATUS_STATUS_1571_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1571_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1571_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1571_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1571_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1571
#define AXI_LLC_STATUS_TAG_1571_REG_OFFSET 0x311c
#define AXI_LLC_STATUS_TAG_1571_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1571_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1571_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1571_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1571_CL_TAG_OFFSET })

// Status register of cache line 1572
#define AXI_LLC_STATUS_STATUS_1572_REG_OFFSET 0x3120
#define AXI_LLC_STATUS_STATUS_1572_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1572_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1572_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1572_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1572_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1572
#define AXI_LLC_STATUS_TAG_1572_REG_OFFSET 0x3124
#define AXI_LLC_STATUS_TAG_1572_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1572_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1572_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1572_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1572_CL_TAG_OFFSET })

// Status register of cache line 1573
#define AXI_LLC_STATUS_STATUS_1573_REG_OFFSET 0x3128
#define AXI_LLC_STATUS_STATUS_1573_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1573_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1573_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1573_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1573_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1573
#define AXI_LLC_STATUS_TAG_1573_REG_OFFSET 0x312c
#define AXI_LLC_STATUS_TAG_1573_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1573_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1573_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1573_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1573_CL_TAG_OFFSET })

// Status register of cache line 1574
#define AXI_LLC_STATUS_STATUS_1574_REG_OFFSET 0x3130
#define AXI_LLC_STATUS_STATUS_1574_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1574_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1574_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1574_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1574_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1574
#define AXI_LLC_STATUS_TAG_1574_REG_OFFSET 0x3134
#define AXI_LLC_STATUS_TAG_1574_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1574_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1574_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1574_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1574_CL_TAG_OFFSET })

// Status register of cache line 1575
#define AXI_LLC_STATUS_STATUS_1575_REG_OFFSET 0x3138
#define AXI_LLC_STATUS_STATUS_1575_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1575_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1575_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1575_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1575_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1575
#define AXI_LLC_STATUS_TAG_1575_REG_OFFSET 0x313c
#define AXI_LLC_STATUS_TAG_1575_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1575_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1575_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1575_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1575_CL_TAG_OFFSET })

// Status register of cache line 1576
#define AXI_LLC_STATUS_STATUS_1576_REG_OFFSET 0x3140
#define AXI_LLC_STATUS_STATUS_1576_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1576_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1576_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1576_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1576_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1576
#define AXI_LLC_STATUS_TAG_1576_REG_OFFSET 0x3144
#define AXI_LLC_STATUS_TAG_1576_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1576_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1576_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1576_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1576_CL_TAG_OFFSET })

// Status register of cache line 1577
#define AXI_LLC_STATUS_STATUS_1577_REG_OFFSET 0x3148
#define AXI_LLC_STATUS_STATUS_1577_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1577_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1577_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1577_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1577_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1577
#define AXI_LLC_STATUS_TAG_1577_REG_OFFSET 0x314c
#define AXI_LLC_STATUS_TAG_1577_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1577_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1577_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1577_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1577_CL_TAG_OFFSET })

// Status register of cache line 1578
#define AXI_LLC_STATUS_STATUS_1578_REG_OFFSET 0x3150
#define AXI_LLC_STATUS_STATUS_1578_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1578_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1578_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1578_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1578_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1578
#define AXI_LLC_STATUS_TAG_1578_REG_OFFSET 0x3154
#define AXI_LLC_STATUS_TAG_1578_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1578_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1578_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1578_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1578_CL_TAG_OFFSET })

// Status register of cache line 1579
#define AXI_LLC_STATUS_STATUS_1579_REG_OFFSET 0x3158
#define AXI_LLC_STATUS_STATUS_1579_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1579_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1579_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1579_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1579_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1579
#define AXI_LLC_STATUS_TAG_1579_REG_OFFSET 0x315c
#define AXI_LLC_STATUS_TAG_1579_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1579_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1579_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1579_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1579_CL_TAG_OFFSET })

// Status register of cache line 1580
#define AXI_LLC_STATUS_STATUS_1580_REG_OFFSET 0x3160
#define AXI_LLC_STATUS_STATUS_1580_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1580_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1580_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1580_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1580_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1580
#define AXI_LLC_STATUS_TAG_1580_REG_OFFSET 0x3164
#define AXI_LLC_STATUS_TAG_1580_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1580_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1580_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1580_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1580_CL_TAG_OFFSET })

// Status register of cache line 1581
#define AXI_LLC_STATUS_STATUS_1581_REG_OFFSET 0x3168
#define AXI_LLC_STATUS_STATUS_1581_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1581_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1581_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1581_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1581_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1581
#define AXI_LLC_STATUS_TAG_1581_REG_OFFSET 0x316c
#define AXI_LLC_STATUS_TAG_1581_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1581_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1581_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1581_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1581_CL_TAG_OFFSET })

// Status register of cache line 1582
#define AXI_LLC_STATUS_STATUS_1582_REG_OFFSET 0x3170
#define AXI_LLC_STATUS_STATUS_1582_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1582_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1582_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1582_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1582_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1582
#define AXI_LLC_STATUS_TAG_1582_REG_OFFSET 0x3174
#define AXI_LLC_STATUS_TAG_1582_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1582_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1582_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1582_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1582_CL_TAG_OFFSET })

// Status register of cache line 1583
#define AXI_LLC_STATUS_STATUS_1583_REG_OFFSET 0x3178
#define AXI_LLC_STATUS_STATUS_1583_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1583_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1583_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1583_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1583_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1583
#define AXI_LLC_STATUS_TAG_1583_REG_OFFSET 0x317c
#define AXI_LLC_STATUS_TAG_1583_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1583_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1583_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1583_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1583_CL_TAG_OFFSET })

// Status register of cache line 1584
#define AXI_LLC_STATUS_STATUS_1584_REG_OFFSET 0x3180
#define AXI_LLC_STATUS_STATUS_1584_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1584_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1584_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1584_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1584_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1584
#define AXI_LLC_STATUS_TAG_1584_REG_OFFSET 0x3184
#define AXI_LLC_STATUS_TAG_1584_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1584_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1584_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1584_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1584_CL_TAG_OFFSET })

// Status register of cache line 1585
#define AXI_LLC_STATUS_STATUS_1585_REG_OFFSET 0x3188
#define AXI_LLC_STATUS_STATUS_1585_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1585_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1585_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1585_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1585_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1585
#define AXI_LLC_STATUS_TAG_1585_REG_OFFSET 0x318c
#define AXI_LLC_STATUS_TAG_1585_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1585_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1585_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1585_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1585_CL_TAG_OFFSET })

// Status register of cache line 1586
#define AXI_LLC_STATUS_STATUS_1586_REG_OFFSET 0x3190
#define AXI_LLC_STATUS_STATUS_1586_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1586_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1586_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1586_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1586_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1586
#define AXI_LLC_STATUS_TAG_1586_REG_OFFSET 0x3194
#define AXI_LLC_STATUS_TAG_1586_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1586_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1586_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1586_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1586_CL_TAG_OFFSET })

// Status register of cache line 1587
#define AXI_LLC_STATUS_STATUS_1587_REG_OFFSET 0x3198
#define AXI_LLC_STATUS_STATUS_1587_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1587_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1587_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1587_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1587_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1587
#define AXI_LLC_STATUS_TAG_1587_REG_OFFSET 0x319c
#define AXI_LLC_STATUS_TAG_1587_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1587_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1587_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1587_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1587_CL_TAG_OFFSET })

// Status register of cache line 1588
#define AXI_LLC_STATUS_STATUS_1588_REG_OFFSET 0x31a0
#define AXI_LLC_STATUS_STATUS_1588_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1588_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1588_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1588_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1588_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1588
#define AXI_LLC_STATUS_TAG_1588_REG_OFFSET 0x31a4
#define AXI_LLC_STATUS_TAG_1588_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1588_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1588_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1588_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1588_CL_TAG_OFFSET })

// Status register of cache line 1589
#define AXI_LLC_STATUS_STATUS_1589_REG_OFFSET 0x31a8
#define AXI_LLC_STATUS_STATUS_1589_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1589_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1589_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1589_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1589_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1589
#define AXI_LLC_STATUS_TAG_1589_REG_OFFSET 0x31ac
#define AXI_LLC_STATUS_TAG_1589_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1589_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1589_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1589_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1589_CL_TAG_OFFSET })

// Status register of cache line 1590
#define AXI_LLC_STATUS_STATUS_1590_REG_OFFSET 0x31b0
#define AXI_LLC_STATUS_STATUS_1590_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1590_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1590_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1590_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1590_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1590
#define AXI_LLC_STATUS_TAG_1590_REG_OFFSET 0x31b4
#define AXI_LLC_STATUS_TAG_1590_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1590_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1590_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1590_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1590_CL_TAG_OFFSET })

// Status register of cache line 1591
#define AXI_LLC_STATUS_STATUS_1591_REG_OFFSET 0x31b8
#define AXI_LLC_STATUS_STATUS_1591_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1591_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1591_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1591_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1591_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1591
#define AXI_LLC_STATUS_TAG_1591_REG_OFFSET 0x31bc
#define AXI_LLC_STATUS_TAG_1591_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1591_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1591_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1591_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1591_CL_TAG_OFFSET })

// Status register of cache line 1592
#define AXI_LLC_STATUS_STATUS_1592_REG_OFFSET 0x31c0
#define AXI_LLC_STATUS_STATUS_1592_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1592_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1592_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1592_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1592_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1592
#define AXI_LLC_STATUS_TAG_1592_REG_OFFSET 0x31c4
#define AXI_LLC_STATUS_TAG_1592_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1592_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1592_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1592_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1592_CL_TAG_OFFSET })

// Status register of cache line 1593
#define AXI_LLC_STATUS_STATUS_1593_REG_OFFSET 0x31c8
#define AXI_LLC_STATUS_STATUS_1593_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1593_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1593_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1593_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1593_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1593
#define AXI_LLC_STATUS_TAG_1593_REG_OFFSET 0x31cc
#define AXI_LLC_STATUS_TAG_1593_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1593_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1593_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1593_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1593_CL_TAG_OFFSET })

// Status register of cache line 1594
#define AXI_LLC_STATUS_STATUS_1594_REG_OFFSET 0x31d0
#define AXI_LLC_STATUS_STATUS_1594_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1594_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1594_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1594_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1594_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1594
#define AXI_LLC_STATUS_TAG_1594_REG_OFFSET 0x31d4
#define AXI_LLC_STATUS_TAG_1594_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1594_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1594_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1594_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1594_CL_TAG_OFFSET })

// Status register of cache line 1595
#define AXI_LLC_STATUS_STATUS_1595_REG_OFFSET 0x31d8
#define AXI_LLC_STATUS_STATUS_1595_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1595_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1595_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1595_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1595_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1595
#define AXI_LLC_STATUS_TAG_1595_REG_OFFSET 0x31dc
#define AXI_LLC_STATUS_TAG_1595_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1595_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1595_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1595_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1595_CL_TAG_OFFSET })

// Status register of cache line 1596
#define AXI_LLC_STATUS_STATUS_1596_REG_OFFSET 0x31e0
#define AXI_LLC_STATUS_STATUS_1596_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1596_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1596_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1596_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1596_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1596
#define AXI_LLC_STATUS_TAG_1596_REG_OFFSET 0x31e4
#define AXI_LLC_STATUS_TAG_1596_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1596_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1596_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1596_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1596_CL_TAG_OFFSET })

// Status register of cache line 1597
#define AXI_LLC_STATUS_STATUS_1597_REG_OFFSET 0x31e8
#define AXI_LLC_STATUS_STATUS_1597_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1597_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1597_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1597_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1597_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1597
#define AXI_LLC_STATUS_TAG_1597_REG_OFFSET 0x31ec
#define AXI_LLC_STATUS_TAG_1597_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1597_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1597_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1597_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1597_CL_TAG_OFFSET })

// Status register of cache line 1598
#define AXI_LLC_STATUS_STATUS_1598_REG_OFFSET 0x31f0
#define AXI_LLC_STATUS_STATUS_1598_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1598_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1598_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1598_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1598_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1598
#define AXI_LLC_STATUS_TAG_1598_REG_OFFSET 0x31f4
#define AXI_LLC_STATUS_TAG_1598_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1598_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1598_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1598_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1598_CL_TAG_OFFSET })

// Status register of cache line 1599
#define AXI_LLC_STATUS_STATUS_1599_REG_OFFSET 0x31f8
#define AXI_LLC_STATUS_STATUS_1599_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1599_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1599_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1599_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1599_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1599
#define AXI_LLC_STATUS_TAG_1599_REG_OFFSET 0x31fc
#define AXI_LLC_STATUS_TAG_1599_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1599_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1599_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1599_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1599_CL_TAG_OFFSET })

// Status register of cache line 1600
#define AXI_LLC_STATUS_STATUS_1600_REG_OFFSET 0x3200
#define AXI_LLC_STATUS_STATUS_1600_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1600_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1600_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1600_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1600_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1600
#define AXI_LLC_STATUS_TAG_1600_REG_OFFSET 0x3204
#define AXI_LLC_STATUS_TAG_1600_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1600_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1600_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1600_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1600_CL_TAG_OFFSET })

// Status register of cache line 1601
#define AXI_LLC_STATUS_STATUS_1601_REG_OFFSET 0x3208
#define AXI_LLC_STATUS_STATUS_1601_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1601_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1601_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1601_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1601_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1601
#define AXI_LLC_STATUS_TAG_1601_REG_OFFSET 0x320c
#define AXI_LLC_STATUS_TAG_1601_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1601_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1601_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1601_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1601_CL_TAG_OFFSET })

// Status register of cache line 1602
#define AXI_LLC_STATUS_STATUS_1602_REG_OFFSET 0x3210
#define AXI_LLC_STATUS_STATUS_1602_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1602_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1602_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1602_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1602_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1602
#define AXI_LLC_STATUS_TAG_1602_REG_OFFSET 0x3214
#define AXI_LLC_STATUS_TAG_1602_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1602_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1602_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1602_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1602_CL_TAG_OFFSET })

// Status register of cache line 1603
#define AXI_LLC_STATUS_STATUS_1603_REG_OFFSET 0x3218
#define AXI_LLC_STATUS_STATUS_1603_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1603_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1603_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1603_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1603_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1603
#define AXI_LLC_STATUS_TAG_1603_REG_OFFSET 0x321c
#define AXI_LLC_STATUS_TAG_1603_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1603_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1603_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1603_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1603_CL_TAG_OFFSET })

// Status register of cache line 1604
#define AXI_LLC_STATUS_STATUS_1604_REG_OFFSET 0x3220
#define AXI_LLC_STATUS_STATUS_1604_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1604_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1604_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1604_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1604_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1604
#define AXI_LLC_STATUS_TAG_1604_REG_OFFSET 0x3224
#define AXI_LLC_STATUS_TAG_1604_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1604_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1604_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1604_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1604_CL_TAG_OFFSET })

// Status register of cache line 1605
#define AXI_LLC_STATUS_STATUS_1605_REG_OFFSET 0x3228
#define AXI_LLC_STATUS_STATUS_1605_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1605_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1605_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1605_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1605_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1605
#define AXI_LLC_STATUS_TAG_1605_REG_OFFSET 0x322c
#define AXI_LLC_STATUS_TAG_1605_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1605_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1605_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1605_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1605_CL_TAG_OFFSET })

// Status register of cache line 1606
#define AXI_LLC_STATUS_STATUS_1606_REG_OFFSET 0x3230
#define AXI_LLC_STATUS_STATUS_1606_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1606_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1606_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1606_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1606_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1606
#define AXI_LLC_STATUS_TAG_1606_REG_OFFSET 0x3234
#define AXI_LLC_STATUS_TAG_1606_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1606_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1606_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1606_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1606_CL_TAG_OFFSET })

// Status register of cache line 1607
#define AXI_LLC_STATUS_STATUS_1607_REG_OFFSET 0x3238
#define AXI_LLC_STATUS_STATUS_1607_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1607_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1607_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1607_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1607_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1607
#define AXI_LLC_STATUS_TAG_1607_REG_OFFSET 0x323c
#define AXI_LLC_STATUS_TAG_1607_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1607_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1607_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1607_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1607_CL_TAG_OFFSET })

// Status register of cache line 1608
#define AXI_LLC_STATUS_STATUS_1608_REG_OFFSET 0x3240
#define AXI_LLC_STATUS_STATUS_1608_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1608_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1608_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1608_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1608_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1608
#define AXI_LLC_STATUS_TAG_1608_REG_OFFSET 0x3244
#define AXI_LLC_STATUS_TAG_1608_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1608_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1608_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1608_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1608_CL_TAG_OFFSET })

// Status register of cache line 1609
#define AXI_LLC_STATUS_STATUS_1609_REG_OFFSET 0x3248
#define AXI_LLC_STATUS_STATUS_1609_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1609_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1609_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1609_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1609_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1609
#define AXI_LLC_STATUS_TAG_1609_REG_OFFSET 0x324c
#define AXI_LLC_STATUS_TAG_1609_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1609_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1609_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1609_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1609_CL_TAG_OFFSET })

// Status register of cache line 1610
#define AXI_LLC_STATUS_STATUS_1610_REG_OFFSET 0x3250
#define AXI_LLC_STATUS_STATUS_1610_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1610_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1610_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1610_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1610_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1610
#define AXI_LLC_STATUS_TAG_1610_REG_OFFSET 0x3254
#define AXI_LLC_STATUS_TAG_1610_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1610_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1610_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1610_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1610_CL_TAG_OFFSET })

// Status register of cache line 1611
#define AXI_LLC_STATUS_STATUS_1611_REG_OFFSET 0x3258
#define AXI_LLC_STATUS_STATUS_1611_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1611_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1611_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1611_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1611_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1611
#define AXI_LLC_STATUS_TAG_1611_REG_OFFSET 0x325c
#define AXI_LLC_STATUS_TAG_1611_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1611_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1611_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1611_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1611_CL_TAG_OFFSET })

// Status register of cache line 1612
#define AXI_LLC_STATUS_STATUS_1612_REG_OFFSET 0x3260
#define AXI_LLC_STATUS_STATUS_1612_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1612_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1612_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1612_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1612_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1612
#define AXI_LLC_STATUS_TAG_1612_REG_OFFSET 0x3264
#define AXI_LLC_STATUS_TAG_1612_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1612_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1612_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1612_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1612_CL_TAG_OFFSET })

// Status register of cache line 1613
#define AXI_LLC_STATUS_STATUS_1613_REG_OFFSET 0x3268
#define AXI_LLC_STATUS_STATUS_1613_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1613_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1613_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1613_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1613_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1613
#define AXI_LLC_STATUS_TAG_1613_REG_OFFSET 0x326c
#define AXI_LLC_STATUS_TAG_1613_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1613_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1613_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1613_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1613_CL_TAG_OFFSET })

// Status register of cache line 1614
#define AXI_LLC_STATUS_STATUS_1614_REG_OFFSET 0x3270
#define AXI_LLC_STATUS_STATUS_1614_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1614_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1614_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1614_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1614_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1614
#define AXI_LLC_STATUS_TAG_1614_REG_OFFSET 0x3274
#define AXI_LLC_STATUS_TAG_1614_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1614_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1614_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1614_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1614_CL_TAG_OFFSET })

// Status register of cache line 1615
#define AXI_LLC_STATUS_STATUS_1615_REG_OFFSET 0x3278
#define AXI_LLC_STATUS_STATUS_1615_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1615_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1615_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1615_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1615_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1615
#define AXI_LLC_STATUS_TAG_1615_REG_OFFSET 0x327c
#define AXI_LLC_STATUS_TAG_1615_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1615_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1615_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1615_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1615_CL_TAG_OFFSET })

// Status register of cache line 1616
#define AXI_LLC_STATUS_STATUS_1616_REG_OFFSET 0x3280
#define AXI_LLC_STATUS_STATUS_1616_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1616_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1616_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1616_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1616_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1616
#define AXI_LLC_STATUS_TAG_1616_REG_OFFSET 0x3284
#define AXI_LLC_STATUS_TAG_1616_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1616_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1616_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1616_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1616_CL_TAG_OFFSET })

// Status register of cache line 1617
#define AXI_LLC_STATUS_STATUS_1617_REG_OFFSET 0x3288
#define AXI_LLC_STATUS_STATUS_1617_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1617_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1617_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1617_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1617_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1617
#define AXI_LLC_STATUS_TAG_1617_REG_OFFSET 0x328c
#define AXI_LLC_STATUS_TAG_1617_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1617_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1617_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1617_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1617_CL_TAG_OFFSET })

// Status register of cache line 1618
#define AXI_LLC_STATUS_STATUS_1618_REG_OFFSET 0x3290
#define AXI_LLC_STATUS_STATUS_1618_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1618_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1618_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1618_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1618_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1618
#define AXI_LLC_STATUS_TAG_1618_REG_OFFSET 0x3294
#define AXI_LLC_STATUS_TAG_1618_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1618_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1618_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1618_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1618_CL_TAG_OFFSET })

// Status register of cache line 1619
#define AXI_LLC_STATUS_STATUS_1619_REG_OFFSET 0x3298
#define AXI_LLC_STATUS_STATUS_1619_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1619_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1619_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1619_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1619_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1619
#define AXI_LLC_STATUS_TAG_1619_REG_OFFSET 0x329c
#define AXI_LLC_STATUS_TAG_1619_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1619_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1619_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1619_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1619_CL_TAG_OFFSET })

// Status register of cache line 1620
#define AXI_LLC_STATUS_STATUS_1620_REG_OFFSET 0x32a0
#define AXI_LLC_STATUS_STATUS_1620_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1620_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1620_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1620_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1620_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1620
#define AXI_LLC_STATUS_TAG_1620_REG_OFFSET 0x32a4
#define AXI_LLC_STATUS_TAG_1620_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1620_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1620_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1620_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1620_CL_TAG_OFFSET })

// Status register of cache line 1621
#define AXI_LLC_STATUS_STATUS_1621_REG_OFFSET 0x32a8
#define AXI_LLC_STATUS_STATUS_1621_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1621_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1621_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1621_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1621_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1621
#define AXI_LLC_STATUS_TAG_1621_REG_OFFSET 0x32ac
#define AXI_LLC_STATUS_TAG_1621_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1621_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1621_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1621_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1621_CL_TAG_OFFSET })

// Status register of cache line 1622
#define AXI_LLC_STATUS_STATUS_1622_REG_OFFSET 0x32b0
#define AXI_LLC_STATUS_STATUS_1622_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1622_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1622_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1622_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1622_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1622
#define AXI_LLC_STATUS_TAG_1622_REG_OFFSET 0x32b4
#define AXI_LLC_STATUS_TAG_1622_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1622_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1622_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1622_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1622_CL_TAG_OFFSET })

// Status register of cache line 1623
#define AXI_LLC_STATUS_STATUS_1623_REG_OFFSET 0x32b8
#define AXI_LLC_STATUS_STATUS_1623_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1623_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1623_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1623_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1623_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1623
#define AXI_LLC_STATUS_TAG_1623_REG_OFFSET 0x32bc
#define AXI_LLC_STATUS_TAG_1623_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1623_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1623_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1623_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1623_CL_TAG_OFFSET })

// Status register of cache line 1624
#define AXI_LLC_STATUS_STATUS_1624_REG_OFFSET 0x32c0
#define AXI_LLC_STATUS_STATUS_1624_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1624_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1624_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1624_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1624_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1624
#define AXI_LLC_STATUS_TAG_1624_REG_OFFSET 0x32c4
#define AXI_LLC_STATUS_TAG_1624_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1624_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1624_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1624_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1624_CL_TAG_OFFSET })

// Status register of cache line 1625
#define AXI_LLC_STATUS_STATUS_1625_REG_OFFSET 0x32c8
#define AXI_LLC_STATUS_STATUS_1625_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1625_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1625_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1625_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1625_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1625
#define AXI_LLC_STATUS_TAG_1625_REG_OFFSET 0x32cc
#define AXI_LLC_STATUS_TAG_1625_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1625_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1625_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1625_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1625_CL_TAG_OFFSET })

// Status register of cache line 1626
#define AXI_LLC_STATUS_STATUS_1626_REG_OFFSET 0x32d0
#define AXI_LLC_STATUS_STATUS_1626_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1626_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1626_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1626_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1626_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1626
#define AXI_LLC_STATUS_TAG_1626_REG_OFFSET 0x32d4
#define AXI_LLC_STATUS_TAG_1626_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1626_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1626_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1626_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1626_CL_TAG_OFFSET })

// Status register of cache line 1627
#define AXI_LLC_STATUS_STATUS_1627_REG_OFFSET 0x32d8
#define AXI_LLC_STATUS_STATUS_1627_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1627_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1627_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1627_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1627_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1627
#define AXI_LLC_STATUS_TAG_1627_REG_OFFSET 0x32dc
#define AXI_LLC_STATUS_TAG_1627_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1627_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1627_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1627_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1627_CL_TAG_OFFSET })

// Status register of cache line 1628
#define AXI_LLC_STATUS_STATUS_1628_REG_OFFSET 0x32e0
#define AXI_LLC_STATUS_STATUS_1628_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1628_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1628_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1628_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1628_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1628
#define AXI_LLC_STATUS_TAG_1628_REG_OFFSET 0x32e4
#define AXI_LLC_STATUS_TAG_1628_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1628_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1628_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1628_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1628_CL_TAG_OFFSET })

// Status register of cache line 1629
#define AXI_LLC_STATUS_STATUS_1629_REG_OFFSET 0x32e8
#define AXI_LLC_STATUS_STATUS_1629_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1629_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1629_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1629_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1629_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1629
#define AXI_LLC_STATUS_TAG_1629_REG_OFFSET 0x32ec
#define AXI_LLC_STATUS_TAG_1629_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1629_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1629_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1629_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1629_CL_TAG_OFFSET })

// Status register of cache line 1630
#define AXI_LLC_STATUS_STATUS_1630_REG_OFFSET 0x32f0
#define AXI_LLC_STATUS_STATUS_1630_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1630_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1630_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1630_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1630_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1630
#define AXI_LLC_STATUS_TAG_1630_REG_OFFSET 0x32f4
#define AXI_LLC_STATUS_TAG_1630_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1630_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1630_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1630_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1630_CL_TAG_OFFSET })

// Status register of cache line 1631
#define AXI_LLC_STATUS_STATUS_1631_REG_OFFSET 0x32f8
#define AXI_LLC_STATUS_STATUS_1631_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1631_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1631_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1631_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1631_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1631
#define AXI_LLC_STATUS_TAG_1631_REG_OFFSET 0x32fc
#define AXI_LLC_STATUS_TAG_1631_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1631_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1631_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1631_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1631_CL_TAG_OFFSET })

// Status register of cache line 1632
#define AXI_LLC_STATUS_STATUS_1632_REG_OFFSET 0x3300
#define AXI_LLC_STATUS_STATUS_1632_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1632_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1632_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1632_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1632_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1632
#define AXI_LLC_STATUS_TAG_1632_REG_OFFSET 0x3304
#define AXI_LLC_STATUS_TAG_1632_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1632_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1632_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1632_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1632_CL_TAG_OFFSET })

// Status register of cache line 1633
#define AXI_LLC_STATUS_STATUS_1633_REG_OFFSET 0x3308
#define AXI_LLC_STATUS_STATUS_1633_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1633_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1633_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1633_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1633_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1633
#define AXI_LLC_STATUS_TAG_1633_REG_OFFSET 0x330c
#define AXI_LLC_STATUS_TAG_1633_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1633_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1633_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1633_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1633_CL_TAG_OFFSET })

// Status register of cache line 1634
#define AXI_LLC_STATUS_STATUS_1634_REG_OFFSET 0x3310
#define AXI_LLC_STATUS_STATUS_1634_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1634_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1634_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1634_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1634_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1634
#define AXI_LLC_STATUS_TAG_1634_REG_OFFSET 0x3314
#define AXI_LLC_STATUS_TAG_1634_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1634_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1634_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1634_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1634_CL_TAG_OFFSET })

// Status register of cache line 1635
#define AXI_LLC_STATUS_STATUS_1635_REG_OFFSET 0x3318
#define AXI_LLC_STATUS_STATUS_1635_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1635_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1635_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1635_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1635_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1635
#define AXI_LLC_STATUS_TAG_1635_REG_OFFSET 0x331c
#define AXI_LLC_STATUS_TAG_1635_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1635_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1635_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1635_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1635_CL_TAG_OFFSET })

// Status register of cache line 1636
#define AXI_LLC_STATUS_STATUS_1636_REG_OFFSET 0x3320
#define AXI_LLC_STATUS_STATUS_1636_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1636_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1636_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1636_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1636_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1636
#define AXI_LLC_STATUS_TAG_1636_REG_OFFSET 0x3324
#define AXI_LLC_STATUS_TAG_1636_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1636_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1636_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1636_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1636_CL_TAG_OFFSET })

// Status register of cache line 1637
#define AXI_LLC_STATUS_STATUS_1637_REG_OFFSET 0x3328
#define AXI_LLC_STATUS_STATUS_1637_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1637_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1637_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1637_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1637_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1637
#define AXI_LLC_STATUS_TAG_1637_REG_OFFSET 0x332c
#define AXI_LLC_STATUS_TAG_1637_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1637_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1637_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1637_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1637_CL_TAG_OFFSET })

// Status register of cache line 1638
#define AXI_LLC_STATUS_STATUS_1638_REG_OFFSET 0x3330
#define AXI_LLC_STATUS_STATUS_1638_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1638_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1638_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1638_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1638_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1638
#define AXI_LLC_STATUS_TAG_1638_REG_OFFSET 0x3334
#define AXI_LLC_STATUS_TAG_1638_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1638_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1638_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1638_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1638_CL_TAG_OFFSET })

// Status register of cache line 1639
#define AXI_LLC_STATUS_STATUS_1639_REG_OFFSET 0x3338
#define AXI_LLC_STATUS_STATUS_1639_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1639_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1639_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1639_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1639_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1639
#define AXI_LLC_STATUS_TAG_1639_REG_OFFSET 0x333c
#define AXI_LLC_STATUS_TAG_1639_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1639_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1639_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1639_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1639_CL_TAG_OFFSET })

// Status register of cache line 1640
#define AXI_LLC_STATUS_STATUS_1640_REG_OFFSET 0x3340
#define AXI_LLC_STATUS_STATUS_1640_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1640_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1640_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1640_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1640_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1640
#define AXI_LLC_STATUS_TAG_1640_REG_OFFSET 0x3344
#define AXI_LLC_STATUS_TAG_1640_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1640_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1640_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1640_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1640_CL_TAG_OFFSET })

// Status register of cache line 1641
#define AXI_LLC_STATUS_STATUS_1641_REG_OFFSET 0x3348
#define AXI_LLC_STATUS_STATUS_1641_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1641_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1641_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1641_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1641_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1641
#define AXI_LLC_STATUS_TAG_1641_REG_OFFSET 0x334c
#define AXI_LLC_STATUS_TAG_1641_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1641_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1641_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1641_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1641_CL_TAG_OFFSET })

// Status register of cache line 1642
#define AXI_LLC_STATUS_STATUS_1642_REG_OFFSET 0x3350
#define AXI_LLC_STATUS_STATUS_1642_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1642_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1642_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1642_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1642_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1642
#define AXI_LLC_STATUS_TAG_1642_REG_OFFSET 0x3354
#define AXI_LLC_STATUS_TAG_1642_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1642_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1642_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1642_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1642_CL_TAG_OFFSET })

// Status register of cache line 1643
#define AXI_LLC_STATUS_STATUS_1643_REG_OFFSET 0x3358
#define AXI_LLC_STATUS_STATUS_1643_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1643_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1643_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1643_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1643_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1643
#define AXI_LLC_STATUS_TAG_1643_REG_OFFSET 0x335c
#define AXI_LLC_STATUS_TAG_1643_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1643_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1643_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1643_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1643_CL_TAG_OFFSET })

// Status register of cache line 1644
#define AXI_LLC_STATUS_STATUS_1644_REG_OFFSET 0x3360
#define AXI_LLC_STATUS_STATUS_1644_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1644_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1644_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1644_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1644_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1644
#define AXI_LLC_STATUS_TAG_1644_REG_OFFSET 0x3364
#define AXI_LLC_STATUS_TAG_1644_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1644_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1644_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1644_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1644_CL_TAG_OFFSET })

// Status register of cache line 1645
#define AXI_LLC_STATUS_STATUS_1645_REG_OFFSET 0x3368
#define AXI_LLC_STATUS_STATUS_1645_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1645_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1645_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1645_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1645_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1645
#define AXI_LLC_STATUS_TAG_1645_REG_OFFSET 0x336c
#define AXI_LLC_STATUS_TAG_1645_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1645_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1645_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1645_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1645_CL_TAG_OFFSET })

// Status register of cache line 1646
#define AXI_LLC_STATUS_STATUS_1646_REG_OFFSET 0x3370
#define AXI_LLC_STATUS_STATUS_1646_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1646_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1646_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1646_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1646_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1646
#define AXI_LLC_STATUS_TAG_1646_REG_OFFSET 0x3374
#define AXI_LLC_STATUS_TAG_1646_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1646_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1646_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1646_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1646_CL_TAG_OFFSET })

// Status register of cache line 1647
#define AXI_LLC_STATUS_STATUS_1647_REG_OFFSET 0x3378
#define AXI_LLC_STATUS_STATUS_1647_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1647_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1647_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1647_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1647_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1647
#define AXI_LLC_STATUS_TAG_1647_REG_OFFSET 0x337c
#define AXI_LLC_STATUS_TAG_1647_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1647_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1647_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1647_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1647_CL_TAG_OFFSET })

// Status register of cache line 1648
#define AXI_LLC_STATUS_STATUS_1648_REG_OFFSET 0x3380
#define AXI_LLC_STATUS_STATUS_1648_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1648_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1648_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1648_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1648_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1648
#define AXI_LLC_STATUS_TAG_1648_REG_OFFSET 0x3384
#define AXI_LLC_STATUS_TAG_1648_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1648_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1648_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1648_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1648_CL_TAG_OFFSET })

// Status register of cache line 1649
#define AXI_LLC_STATUS_STATUS_1649_REG_OFFSET 0x3388
#define AXI_LLC_STATUS_STATUS_1649_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1649_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1649_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1649_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1649_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1649
#define AXI_LLC_STATUS_TAG_1649_REG_OFFSET 0x338c
#define AXI_LLC_STATUS_TAG_1649_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1649_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1649_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1649_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1649_CL_TAG_OFFSET })

// Status register of cache line 1650
#define AXI_LLC_STATUS_STATUS_1650_REG_OFFSET 0x3390
#define AXI_LLC_STATUS_STATUS_1650_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1650_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1650_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1650_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1650_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1650
#define AXI_LLC_STATUS_TAG_1650_REG_OFFSET 0x3394
#define AXI_LLC_STATUS_TAG_1650_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1650_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1650_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1650_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1650_CL_TAG_OFFSET })

// Status register of cache line 1651
#define AXI_LLC_STATUS_STATUS_1651_REG_OFFSET 0x3398
#define AXI_LLC_STATUS_STATUS_1651_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1651_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1651_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1651_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1651_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1651
#define AXI_LLC_STATUS_TAG_1651_REG_OFFSET 0x339c
#define AXI_LLC_STATUS_TAG_1651_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1651_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1651_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1651_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1651_CL_TAG_OFFSET })

// Status register of cache line 1652
#define AXI_LLC_STATUS_STATUS_1652_REG_OFFSET 0x33a0
#define AXI_LLC_STATUS_STATUS_1652_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1652_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1652_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1652_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1652_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1652
#define AXI_LLC_STATUS_TAG_1652_REG_OFFSET 0x33a4
#define AXI_LLC_STATUS_TAG_1652_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1652_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1652_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1652_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1652_CL_TAG_OFFSET })

// Status register of cache line 1653
#define AXI_LLC_STATUS_STATUS_1653_REG_OFFSET 0x33a8
#define AXI_LLC_STATUS_STATUS_1653_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1653_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1653_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1653_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1653_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1653
#define AXI_LLC_STATUS_TAG_1653_REG_OFFSET 0x33ac
#define AXI_LLC_STATUS_TAG_1653_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1653_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1653_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1653_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1653_CL_TAG_OFFSET })

// Status register of cache line 1654
#define AXI_LLC_STATUS_STATUS_1654_REG_OFFSET 0x33b0
#define AXI_LLC_STATUS_STATUS_1654_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1654_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1654_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1654_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1654_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1654
#define AXI_LLC_STATUS_TAG_1654_REG_OFFSET 0x33b4
#define AXI_LLC_STATUS_TAG_1654_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1654_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1654_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1654_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1654_CL_TAG_OFFSET })

// Status register of cache line 1655
#define AXI_LLC_STATUS_STATUS_1655_REG_OFFSET 0x33b8
#define AXI_LLC_STATUS_STATUS_1655_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1655_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1655_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1655_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1655_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1655
#define AXI_LLC_STATUS_TAG_1655_REG_OFFSET 0x33bc
#define AXI_LLC_STATUS_TAG_1655_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1655_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1655_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1655_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1655_CL_TAG_OFFSET })

// Status register of cache line 1656
#define AXI_LLC_STATUS_STATUS_1656_REG_OFFSET 0x33c0
#define AXI_LLC_STATUS_STATUS_1656_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1656_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1656_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1656_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1656_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1656
#define AXI_LLC_STATUS_TAG_1656_REG_OFFSET 0x33c4
#define AXI_LLC_STATUS_TAG_1656_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1656_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1656_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1656_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1656_CL_TAG_OFFSET })

// Status register of cache line 1657
#define AXI_LLC_STATUS_STATUS_1657_REG_OFFSET 0x33c8
#define AXI_LLC_STATUS_STATUS_1657_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1657_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1657_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1657_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1657_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1657
#define AXI_LLC_STATUS_TAG_1657_REG_OFFSET 0x33cc
#define AXI_LLC_STATUS_TAG_1657_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1657_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1657_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1657_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1657_CL_TAG_OFFSET })

// Status register of cache line 1658
#define AXI_LLC_STATUS_STATUS_1658_REG_OFFSET 0x33d0
#define AXI_LLC_STATUS_STATUS_1658_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1658_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1658_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1658_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1658_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1658
#define AXI_LLC_STATUS_TAG_1658_REG_OFFSET 0x33d4
#define AXI_LLC_STATUS_TAG_1658_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1658_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1658_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1658_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1658_CL_TAG_OFFSET })

// Status register of cache line 1659
#define AXI_LLC_STATUS_STATUS_1659_REG_OFFSET 0x33d8
#define AXI_LLC_STATUS_STATUS_1659_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1659_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1659_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1659_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1659_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1659
#define AXI_LLC_STATUS_TAG_1659_REG_OFFSET 0x33dc
#define AXI_LLC_STATUS_TAG_1659_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1659_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1659_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1659_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1659_CL_TAG_OFFSET })

// Status register of cache line 1660
#define AXI_LLC_STATUS_STATUS_1660_REG_OFFSET 0x33e0
#define AXI_LLC_STATUS_STATUS_1660_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1660_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1660_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1660_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1660_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1660
#define AXI_LLC_STATUS_TAG_1660_REG_OFFSET 0x33e4
#define AXI_LLC_STATUS_TAG_1660_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1660_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1660_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1660_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1660_CL_TAG_OFFSET })

// Status register of cache line 1661
#define AXI_LLC_STATUS_STATUS_1661_REG_OFFSET 0x33e8
#define AXI_LLC_STATUS_STATUS_1661_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1661_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1661_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1661_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1661_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1661
#define AXI_LLC_STATUS_TAG_1661_REG_OFFSET 0x33ec
#define AXI_LLC_STATUS_TAG_1661_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1661_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1661_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1661_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1661_CL_TAG_OFFSET })

// Status register of cache line 1662
#define AXI_LLC_STATUS_STATUS_1662_REG_OFFSET 0x33f0
#define AXI_LLC_STATUS_STATUS_1662_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1662_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1662_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1662_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1662_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1662
#define AXI_LLC_STATUS_TAG_1662_REG_OFFSET 0x33f4
#define AXI_LLC_STATUS_TAG_1662_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1662_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1662_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1662_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1662_CL_TAG_OFFSET })

// Status register of cache line 1663
#define AXI_LLC_STATUS_STATUS_1663_REG_OFFSET 0x33f8
#define AXI_LLC_STATUS_STATUS_1663_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1663_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1663_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1663_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1663_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1663
#define AXI_LLC_STATUS_TAG_1663_REG_OFFSET 0x33fc
#define AXI_LLC_STATUS_TAG_1663_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1663_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1663_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1663_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1663_CL_TAG_OFFSET })

// Status register of cache line 1664
#define AXI_LLC_STATUS_STATUS_1664_REG_OFFSET 0x3400
#define AXI_LLC_STATUS_STATUS_1664_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1664_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1664_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1664_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1664_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1664
#define AXI_LLC_STATUS_TAG_1664_REG_OFFSET 0x3404
#define AXI_LLC_STATUS_TAG_1664_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1664_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1664_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1664_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1664_CL_TAG_OFFSET })

// Status register of cache line 1665
#define AXI_LLC_STATUS_STATUS_1665_REG_OFFSET 0x3408
#define AXI_LLC_STATUS_STATUS_1665_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1665_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1665_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1665_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1665_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1665
#define AXI_LLC_STATUS_TAG_1665_REG_OFFSET 0x340c
#define AXI_LLC_STATUS_TAG_1665_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1665_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1665_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1665_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1665_CL_TAG_OFFSET })

// Status register of cache line 1666
#define AXI_LLC_STATUS_STATUS_1666_REG_OFFSET 0x3410
#define AXI_LLC_STATUS_STATUS_1666_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1666_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1666_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1666_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1666_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1666
#define AXI_LLC_STATUS_TAG_1666_REG_OFFSET 0x3414
#define AXI_LLC_STATUS_TAG_1666_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1666_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1666_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1666_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1666_CL_TAG_OFFSET })

// Status register of cache line 1667
#define AXI_LLC_STATUS_STATUS_1667_REG_OFFSET 0x3418
#define AXI_LLC_STATUS_STATUS_1667_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1667_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1667_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1667_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1667_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1667
#define AXI_LLC_STATUS_TAG_1667_REG_OFFSET 0x341c
#define AXI_LLC_STATUS_TAG_1667_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1667_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1667_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1667_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1667_CL_TAG_OFFSET })

// Status register of cache line 1668
#define AXI_LLC_STATUS_STATUS_1668_REG_OFFSET 0x3420
#define AXI_LLC_STATUS_STATUS_1668_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1668_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1668_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1668_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1668_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1668
#define AXI_LLC_STATUS_TAG_1668_REG_OFFSET 0x3424
#define AXI_LLC_STATUS_TAG_1668_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1668_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1668_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1668_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1668_CL_TAG_OFFSET })

// Status register of cache line 1669
#define AXI_LLC_STATUS_STATUS_1669_REG_OFFSET 0x3428
#define AXI_LLC_STATUS_STATUS_1669_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1669_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1669_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1669_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1669_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1669
#define AXI_LLC_STATUS_TAG_1669_REG_OFFSET 0x342c
#define AXI_LLC_STATUS_TAG_1669_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1669_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1669_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1669_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1669_CL_TAG_OFFSET })

// Status register of cache line 1670
#define AXI_LLC_STATUS_STATUS_1670_REG_OFFSET 0x3430
#define AXI_LLC_STATUS_STATUS_1670_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1670_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1670_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1670_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1670_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1670
#define AXI_LLC_STATUS_TAG_1670_REG_OFFSET 0x3434
#define AXI_LLC_STATUS_TAG_1670_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1670_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1670_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1670_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1670_CL_TAG_OFFSET })

// Status register of cache line 1671
#define AXI_LLC_STATUS_STATUS_1671_REG_OFFSET 0x3438
#define AXI_LLC_STATUS_STATUS_1671_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1671_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1671_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1671_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1671_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1671
#define AXI_LLC_STATUS_TAG_1671_REG_OFFSET 0x343c
#define AXI_LLC_STATUS_TAG_1671_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1671_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1671_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1671_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1671_CL_TAG_OFFSET })

// Status register of cache line 1672
#define AXI_LLC_STATUS_STATUS_1672_REG_OFFSET 0x3440
#define AXI_LLC_STATUS_STATUS_1672_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1672_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1672_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1672_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1672_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1672
#define AXI_LLC_STATUS_TAG_1672_REG_OFFSET 0x3444
#define AXI_LLC_STATUS_TAG_1672_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1672_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1672_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1672_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1672_CL_TAG_OFFSET })

// Status register of cache line 1673
#define AXI_LLC_STATUS_STATUS_1673_REG_OFFSET 0x3448
#define AXI_LLC_STATUS_STATUS_1673_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1673_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1673_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1673_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1673_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1673
#define AXI_LLC_STATUS_TAG_1673_REG_OFFSET 0x344c
#define AXI_LLC_STATUS_TAG_1673_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1673_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1673_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1673_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1673_CL_TAG_OFFSET })

// Status register of cache line 1674
#define AXI_LLC_STATUS_STATUS_1674_REG_OFFSET 0x3450
#define AXI_LLC_STATUS_STATUS_1674_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1674_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1674_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1674_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1674_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1674
#define AXI_LLC_STATUS_TAG_1674_REG_OFFSET 0x3454
#define AXI_LLC_STATUS_TAG_1674_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1674_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1674_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1674_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1674_CL_TAG_OFFSET })

// Status register of cache line 1675
#define AXI_LLC_STATUS_STATUS_1675_REG_OFFSET 0x3458
#define AXI_LLC_STATUS_STATUS_1675_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1675_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1675_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1675_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1675_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1675
#define AXI_LLC_STATUS_TAG_1675_REG_OFFSET 0x345c
#define AXI_LLC_STATUS_TAG_1675_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1675_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1675_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1675_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1675_CL_TAG_OFFSET })

// Status register of cache line 1676
#define AXI_LLC_STATUS_STATUS_1676_REG_OFFSET 0x3460
#define AXI_LLC_STATUS_STATUS_1676_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1676_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1676_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1676_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1676_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1676
#define AXI_LLC_STATUS_TAG_1676_REG_OFFSET 0x3464
#define AXI_LLC_STATUS_TAG_1676_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1676_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1676_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1676_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1676_CL_TAG_OFFSET })

// Status register of cache line 1677
#define AXI_LLC_STATUS_STATUS_1677_REG_OFFSET 0x3468
#define AXI_LLC_STATUS_STATUS_1677_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1677_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1677_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1677_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1677_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1677
#define AXI_LLC_STATUS_TAG_1677_REG_OFFSET 0x346c
#define AXI_LLC_STATUS_TAG_1677_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1677_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1677_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1677_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1677_CL_TAG_OFFSET })

// Status register of cache line 1678
#define AXI_LLC_STATUS_STATUS_1678_REG_OFFSET 0x3470
#define AXI_LLC_STATUS_STATUS_1678_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1678_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1678_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1678_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1678_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1678
#define AXI_LLC_STATUS_TAG_1678_REG_OFFSET 0x3474
#define AXI_LLC_STATUS_TAG_1678_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1678_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1678_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1678_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1678_CL_TAG_OFFSET })

// Status register of cache line 1679
#define AXI_LLC_STATUS_STATUS_1679_REG_OFFSET 0x3478
#define AXI_LLC_STATUS_STATUS_1679_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1679_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1679_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1679_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1679_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1679
#define AXI_LLC_STATUS_TAG_1679_REG_OFFSET 0x347c
#define AXI_LLC_STATUS_TAG_1679_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1679_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1679_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1679_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1679_CL_TAG_OFFSET })

// Status register of cache line 1680
#define AXI_LLC_STATUS_STATUS_1680_REG_OFFSET 0x3480
#define AXI_LLC_STATUS_STATUS_1680_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1680_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1680_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1680_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1680_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1680
#define AXI_LLC_STATUS_TAG_1680_REG_OFFSET 0x3484
#define AXI_LLC_STATUS_TAG_1680_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1680_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1680_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1680_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1680_CL_TAG_OFFSET })

// Status register of cache line 1681
#define AXI_LLC_STATUS_STATUS_1681_REG_OFFSET 0x3488
#define AXI_LLC_STATUS_STATUS_1681_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1681_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1681_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1681_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1681_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1681
#define AXI_LLC_STATUS_TAG_1681_REG_OFFSET 0x348c
#define AXI_LLC_STATUS_TAG_1681_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1681_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1681_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1681_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1681_CL_TAG_OFFSET })

// Status register of cache line 1682
#define AXI_LLC_STATUS_STATUS_1682_REG_OFFSET 0x3490
#define AXI_LLC_STATUS_STATUS_1682_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1682_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1682_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1682_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1682_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1682
#define AXI_LLC_STATUS_TAG_1682_REG_OFFSET 0x3494
#define AXI_LLC_STATUS_TAG_1682_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1682_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1682_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1682_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1682_CL_TAG_OFFSET })

// Status register of cache line 1683
#define AXI_LLC_STATUS_STATUS_1683_REG_OFFSET 0x3498
#define AXI_LLC_STATUS_STATUS_1683_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1683_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1683_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1683_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1683_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1683
#define AXI_LLC_STATUS_TAG_1683_REG_OFFSET 0x349c
#define AXI_LLC_STATUS_TAG_1683_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1683_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1683_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1683_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1683_CL_TAG_OFFSET })

// Status register of cache line 1684
#define AXI_LLC_STATUS_STATUS_1684_REG_OFFSET 0x34a0
#define AXI_LLC_STATUS_STATUS_1684_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1684_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1684_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1684_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1684_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1684
#define AXI_LLC_STATUS_TAG_1684_REG_OFFSET 0x34a4
#define AXI_LLC_STATUS_TAG_1684_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1684_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1684_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1684_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1684_CL_TAG_OFFSET })

// Status register of cache line 1685
#define AXI_LLC_STATUS_STATUS_1685_REG_OFFSET 0x34a8
#define AXI_LLC_STATUS_STATUS_1685_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1685_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1685_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1685_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1685_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1685
#define AXI_LLC_STATUS_TAG_1685_REG_OFFSET 0x34ac
#define AXI_LLC_STATUS_TAG_1685_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1685_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1685_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1685_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1685_CL_TAG_OFFSET })

// Status register of cache line 1686
#define AXI_LLC_STATUS_STATUS_1686_REG_OFFSET 0x34b0
#define AXI_LLC_STATUS_STATUS_1686_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1686_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1686_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1686_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1686_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1686
#define AXI_LLC_STATUS_TAG_1686_REG_OFFSET 0x34b4
#define AXI_LLC_STATUS_TAG_1686_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1686_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1686_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1686_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1686_CL_TAG_OFFSET })

// Status register of cache line 1687
#define AXI_LLC_STATUS_STATUS_1687_REG_OFFSET 0x34b8
#define AXI_LLC_STATUS_STATUS_1687_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1687_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1687_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1687_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1687_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1687
#define AXI_LLC_STATUS_TAG_1687_REG_OFFSET 0x34bc
#define AXI_LLC_STATUS_TAG_1687_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1687_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1687_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1687_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1687_CL_TAG_OFFSET })

// Status register of cache line 1688
#define AXI_LLC_STATUS_STATUS_1688_REG_OFFSET 0x34c0
#define AXI_LLC_STATUS_STATUS_1688_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1688_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1688_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1688_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1688_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1688
#define AXI_LLC_STATUS_TAG_1688_REG_OFFSET 0x34c4
#define AXI_LLC_STATUS_TAG_1688_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1688_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1688_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1688_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1688_CL_TAG_OFFSET })

// Status register of cache line 1689
#define AXI_LLC_STATUS_STATUS_1689_REG_OFFSET 0x34c8
#define AXI_LLC_STATUS_STATUS_1689_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1689_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1689_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1689_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1689_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1689
#define AXI_LLC_STATUS_TAG_1689_REG_OFFSET 0x34cc
#define AXI_LLC_STATUS_TAG_1689_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1689_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1689_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1689_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1689_CL_TAG_OFFSET })

// Status register of cache line 1690
#define AXI_LLC_STATUS_STATUS_1690_REG_OFFSET 0x34d0
#define AXI_LLC_STATUS_STATUS_1690_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1690_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1690_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1690_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1690_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1690
#define AXI_LLC_STATUS_TAG_1690_REG_OFFSET 0x34d4
#define AXI_LLC_STATUS_TAG_1690_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1690_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1690_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1690_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1690_CL_TAG_OFFSET })

// Status register of cache line 1691
#define AXI_LLC_STATUS_STATUS_1691_REG_OFFSET 0x34d8
#define AXI_LLC_STATUS_STATUS_1691_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1691_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1691_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1691_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1691_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1691
#define AXI_LLC_STATUS_TAG_1691_REG_OFFSET 0x34dc
#define AXI_LLC_STATUS_TAG_1691_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1691_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1691_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1691_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1691_CL_TAG_OFFSET })

// Status register of cache line 1692
#define AXI_LLC_STATUS_STATUS_1692_REG_OFFSET 0x34e0
#define AXI_LLC_STATUS_STATUS_1692_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1692_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1692_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1692_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1692_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1692
#define AXI_LLC_STATUS_TAG_1692_REG_OFFSET 0x34e4
#define AXI_LLC_STATUS_TAG_1692_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1692_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1692_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1692_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1692_CL_TAG_OFFSET })

// Status register of cache line 1693
#define AXI_LLC_STATUS_STATUS_1693_REG_OFFSET 0x34e8
#define AXI_LLC_STATUS_STATUS_1693_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1693_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1693_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1693_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1693_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1693
#define AXI_LLC_STATUS_TAG_1693_REG_OFFSET 0x34ec
#define AXI_LLC_STATUS_TAG_1693_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1693_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1693_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1693_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1693_CL_TAG_OFFSET })

// Status register of cache line 1694
#define AXI_LLC_STATUS_STATUS_1694_REG_OFFSET 0x34f0
#define AXI_LLC_STATUS_STATUS_1694_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1694_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1694_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1694_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1694_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1694
#define AXI_LLC_STATUS_TAG_1694_REG_OFFSET 0x34f4
#define AXI_LLC_STATUS_TAG_1694_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1694_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1694_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1694_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1694_CL_TAG_OFFSET })

// Status register of cache line 1695
#define AXI_LLC_STATUS_STATUS_1695_REG_OFFSET 0x34f8
#define AXI_LLC_STATUS_STATUS_1695_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1695_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1695_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1695_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1695_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1695
#define AXI_LLC_STATUS_TAG_1695_REG_OFFSET 0x34fc
#define AXI_LLC_STATUS_TAG_1695_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1695_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1695_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1695_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1695_CL_TAG_OFFSET })

// Status register of cache line 1696
#define AXI_LLC_STATUS_STATUS_1696_REG_OFFSET 0x3500
#define AXI_LLC_STATUS_STATUS_1696_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1696_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1696_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1696_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1696_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1696
#define AXI_LLC_STATUS_TAG_1696_REG_OFFSET 0x3504
#define AXI_LLC_STATUS_TAG_1696_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1696_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1696_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1696_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1696_CL_TAG_OFFSET })

// Status register of cache line 1697
#define AXI_LLC_STATUS_STATUS_1697_REG_OFFSET 0x3508
#define AXI_LLC_STATUS_STATUS_1697_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1697_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1697_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1697_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1697_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1697
#define AXI_LLC_STATUS_TAG_1697_REG_OFFSET 0x350c
#define AXI_LLC_STATUS_TAG_1697_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1697_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1697_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1697_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1697_CL_TAG_OFFSET })

// Status register of cache line 1698
#define AXI_LLC_STATUS_STATUS_1698_REG_OFFSET 0x3510
#define AXI_LLC_STATUS_STATUS_1698_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1698_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1698_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1698_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1698_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1698
#define AXI_LLC_STATUS_TAG_1698_REG_OFFSET 0x3514
#define AXI_LLC_STATUS_TAG_1698_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1698_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1698_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1698_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1698_CL_TAG_OFFSET })

// Status register of cache line 1699
#define AXI_LLC_STATUS_STATUS_1699_REG_OFFSET 0x3518
#define AXI_LLC_STATUS_STATUS_1699_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1699_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1699_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1699_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1699_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1699
#define AXI_LLC_STATUS_TAG_1699_REG_OFFSET 0x351c
#define AXI_LLC_STATUS_TAG_1699_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1699_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1699_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1699_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1699_CL_TAG_OFFSET })

// Status register of cache line 1700
#define AXI_LLC_STATUS_STATUS_1700_REG_OFFSET 0x3520
#define AXI_LLC_STATUS_STATUS_1700_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1700_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1700_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1700_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1700_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1700
#define AXI_LLC_STATUS_TAG_1700_REG_OFFSET 0x3524
#define AXI_LLC_STATUS_TAG_1700_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1700_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1700_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1700_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1700_CL_TAG_OFFSET })

// Status register of cache line 1701
#define AXI_LLC_STATUS_STATUS_1701_REG_OFFSET 0x3528
#define AXI_LLC_STATUS_STATUS_1701_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1701_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1701_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1701_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1701_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1701
#define AXI_LLC_STATUS_TAG_1701_REG_OFFSET 0x352c
#define AXI_LLC_STATUS_TAG_1701_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1701_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1701_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1701_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1701_CL_TAG_OFFSET })

// Status register of cache line 1702
#define AXI_LLC_STATUS_STATUS_1702_REG_OFFSET 0x3530
#define AXI_LLC_STATUS_STATUS_1702_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1702_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1702_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1702_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1702_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1702
#define AXI_LLC_STATUS_TAG_1702_REG_OFFSET 0x3534
#define AXI_LLC_STATUS_TAG_1702_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1702_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1702_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1702_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1702_CL_TAG_OFFSET })

// Status register of cache line 1703
#define AXI_LLC_STATUS_STATUS_1703_REG_OFFSET 0x3538
#define AXI_LLC_STATUS_STATUS_1703_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1703_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1703_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1703_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1703_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1703
#define AXI_LLC_STATUS_TAG_1703_REG_OFFSET 0x353c
#define AXI_LLC_STATUS_TAG_1703_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1703_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1703_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1703_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1703_CL_TAG_OFFSET })

// Status register of cache line 1704
#define AXI_LLC_STATUS_STATUS_1704_REG_OFFSET 0x3540
#define AXI_LLC_STATUS_STATUS_1704_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1704_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1704_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1704_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1704_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1704
#define AXI_LLC_STATUS_TAG_1704_REG_OFFSET 0x3544
#define AXI_LLC_STATUS_TAG_1704_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1704_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1704_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1704_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1704_CL_TAG_OFFSET })

// Status register of cache line 1705
#define AXI_LLC_STATUS_STATUS_1705_REG_OFFSET 0x3548
#define AXI_LLC_STATUS_STATUS_1705_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1705_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1705_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1705_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1705_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1705
#define AXI_LLC_STATUS_TAG_1705_REG_OFFSET 0x354c
#define AXI_LLC_STATUS_TAG_1705_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1705_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1705_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1705_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1705_CL_TAG_OFFSET })

// Status register of cache line 1706
#define AXI_LLC_STATUS_STATUS_1706_REG_OFFSET 0x3550
#define AXI_LLC_STATUS_STATUS_1706_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1706_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1706_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1706_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1706_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1706
#define AXI_LLC_STATUS_TAG_1706_REG_OFFSET 0x3554
#define AXI_LLC_STATUS_TAG_1706_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1706_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1706_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1706_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1706_CL_TAG_OFFSET })

// Status register of cache line 1707
#define AXI_LLC_STATUS_STATUS_1707_REG_OFFSET 0x3558
#define AXI_LLC_STATUS_STATUS_1707_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1707_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1707_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1707_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1707_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1707
#define AXI_LLC_STATUS_TAG_1707_REG_OFFSET 0x355c
#define AXI_LLC_STATUS_TAG_1707_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1707_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1707_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1707_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1707_CL_TAG_OFFSET })

// Status register of cache line 1708
#define AXI_LLC_STATUS_STATUS_1708_REG_OFFSET 0x3560
#define AXI_LLC_STATUS_STATUS_1708_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1708_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1708_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1708_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1708_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1708
#define AXI_LLC_STATUS_TAG_1708_REG_OFFSET 0x3564
#define AXI_LLC_STATUS_TAG_1708_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1708_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1708_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1708_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1708_CL_TAG_OFFSET })

// Status register of cache line 1709
#define AXI_LLC_STATUS_STATUS_1709_REG_OFFSET 0x3568
#define AXI_LLC_STATUS_STATUS_1709_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1709_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1709_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1709_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1709_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1709
#define AXI_LLC_STATUS_TAG_1709_REG_OFFSET 0x356c
#define AXI_LLC_STATUS_TAG_1709_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1709_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1709_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1709_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1709_CL_TAG_OFFSET })

// Status register of cache line 1710
#define AXI_LLC_STATUS_STATUS_1710_REG_OFFSET 0x3570
#define AXI_LLC_STATUS_STATUS_1710_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1710_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1710_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1710_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1710_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1710
#define AXI_LLC_STATUS_TAG_1710_REG_OFFSET 0x3574
#define AXI_LLC_STATUS_TAG_1710_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1710_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1710_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1710_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1710_CL_TAG_OFFSET })

// Status register of cache line 1711
#define AXI_LLC_STATUS_STATUS_1711_REG_OFFSET 0x3578
#define AXI_LLC_STATUS_STATUS_1711_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1711_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1711_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1711_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1711_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1711
#define AXI_LLC_STATUS_TAG_1711_REG_OFFSET 0x357c
#define AXI_LLC_STATUS_TAG_1711_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1711_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1711_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1711_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1711_CL_TAG_OFFSET })

// Status register of cache line 1712
#define AXI_LLC_STATUS_STATUS_1712_REG_OFFSET 0x3580
#define AXI_LLC_STATUS_STATUS_1712_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1712_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1712_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1712_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1712_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1712
#define AXI_LLC_STATUS_TAG_1712_REG_OFFSET 0x3584
#define AXI_LLC_STATUS_TAG_1712_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1712_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1712_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1712_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1712_CL_TAG_OFFSET })

// Status register of cache line 1713
#define AXI_LLC_STATUS_STATUS_1713_REG_OFFSET 0x3588
#define AXI_LLC_STATUS_STATUS_1713_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1713_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1713_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1713_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1713_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1713
#define AXI_LLC_STATUS_TAG_1713_REG_OFFSET 0x358c
#define AXI_LLC_STATUS_TAG_1713_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1713_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1713_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1713_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1713_CL_TAG_OFFSET })

// Status register of cache line 1714
#define AXI_LLC_STATUS_STATUS_1714_REG_OFFSET 0x3590
#define AXI_LLC_STATUS_STATUS_1714_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1714_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1714_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1714_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1714_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1714
#define AXI_LLC_STATUS_TAG_1714_REG_OFFSET 0x3594
#define AXI_LLC_STATUS_TAG_1714_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1714_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1714_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1714_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1714_CL_TAG_OFFSET })

// Status register of cache line 1715
#define AXI_LLC_STATUS_STATUS_1715_REG_OFFSET 0x3598
#define AXI_LLC_STATUS_STATUS_1715_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1715_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1715_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1715_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1715_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1715
#define AXI_LLC_STATUS_TAG_1715_REG_OFFSET 0x359c
#define AXI_LLC_STATUS_TAG_1715_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1715_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1715_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1715_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1715_CL_TAG_OFFSET })

// Status register of cache line 1716
#define AXI_LLC_STATUS_STATUS_1716_REG_OFFSET 0x35a0
#define AXI_LLC_STATUS_STATUS_1716_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1716_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1716_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1716_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1716_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1716
#define AXI_LLC_STATUS_TAG_1716_REG_OFFSET 0x35a4
#define AXI_LLC_STATUS_TAG_1716_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1716_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1716_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1716_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1716_CL_TAG_OFFSET })

// Status register of cache line 1717
#define AXI_LLC_STATUS_STATUS_1717_REG_OFFSET 0x35a8
#define AXI_LLC_STATUS_STATUS_1717_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1717_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1717_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1717_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1717_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1717
#define AXI_LLC_STATUS_TAG_1717_REG_OFFSET 0x35ac
#define AXI_LLC_STATUS_TAG_1717_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1717_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1717_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1717_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1717_CL_TAG_OFFSET })

// Status register of cache line 1718
#define AXI_LLC_STATUS_STATUS_1718_REG_OFFSET 0x35b0
#define AXI_LLC_STATUS_STATUS_1718_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1718_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1718_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1718_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1718_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1718
#define AXI_LLC_STATUS_TAG_1718_REG_OFFSET 0x35b4
#define AXI_LLC_STATUS_TAG_1718_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1718_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1718_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1718_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1718_CL_TAG_OFFSET })

// Status register of cache line 1719
#define AXI_LLC_STATUS_STATUS_1719_REG_OFFSET 0x35b8
#define AXI_LLC_STATUS_STATUS_1719_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1719_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1719_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1719_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1719_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1719
#define AXI_LLC_STATUS_TAG_1719_REG_OFFSET 0x35bc
#define AXI_LLC_STATUS_TAG_1719_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1719_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1719_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1719_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1719_CL_TAG_OFFSET })

// Status register of cache line 1720
#define AXI_LLC_STATUS_STATUS_1720_REG_OFFSET 0x35c0
#define AXI_LLC_STATUS_STATUS_1720_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1720_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1720_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1720_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1720_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1720
#define AXI_LLC_STATUS_TAG_1720_REG_OFFSET 0x35c4
#define AXI_LLC_STATUS_TAG_1720_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1720_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1720_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1720_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1720_CL_TAG_OFFSET })

// Status register of cache line 1721
#define AXI_LLC_STATUS_STATUS_1721_REG_OFFSET 0x35c8
#define AXI_LLC_STATUS_STATUS_1721_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1721_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1721_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1721_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1721_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1721
#define AXI_LLC_STATUS_TAG_1721_REG_OFFSET 0x35cc
#define AXI_LLC_STATUS_TAG_1721_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1721_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1721_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1721_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1721_CL_TAG_OFFSET })

// Status register of cache line 1722
#define AXI_LLC_STATUS_STATUS_1722_REG_OFFSET 0x35d0
#define AXI_LLC_STATUS_STATUS_1722_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1722_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1722_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1722_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1722_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1722
#define AXI_LLC_STATUS_TAG_1722_REG_OFFSET 0x35d4
#define AXI_LLC_STATUS_TAG_1722_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1722_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1722_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1722_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1722_CL_TAG_OFFSET })

// Status register of cache line 1723
#define AXI_LLC_STATUS_STATUS_1723_REG_OFFSET 0x35d8
#define AXI_LLC_STATUS_STATUS_1723_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1723_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1723_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1723_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1723_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1723
#define AXI_LLC_STATUS_TAG_1723_REG_OFFSET 0x35dc
#define AXI_LLC_STATUS_TAG_1723_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1723_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1723_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1723_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1723_CL_TAG_OFFSET })

// Status register of cache line 1724
#define AXI_LLC_STATUS_STATUS_1724_REG_OFFSET 0x35e0
#define AXI_LLC_STATUS_STATUS_1724_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1724_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1724_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1724_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1724_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1724
#define AXI_LLC_STATUS_TAG_1724_REG_OFFSET 0x35e4
#define AXI_LLC_STATUS_TAG_1724_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1724_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1724_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1724_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1724_CL_TAG_OFFSET })

// Status register of cache line 1725
#define AXI_LLC_STATUS_STATUS_1725_REG_OFFSET 0x35e8
#define AXI_LLC_STATUS_STATUS_1725_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1725_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1725_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1725_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1725_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1725
#define AXI_LLC_STATUS_TAG_1725_REG_OFFSET 0x35ec
#define AXI_LLC_STATUS_TAG_1725_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1725_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1725_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1725_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1725_CL_TAG_OFFSET })

// Status register of cache line 1726
#define AXI_LLC_STATUS_STATUS_1726_REG_OFFSET 0x35f0
#define AXI_LLC_STATUS_STATUS_1726_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1726_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1726_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1726_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1726_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1726
#define AXI_LLC_STATUS_TAG_1726_REG_OFFSET 0x35f4
#define AXI_LLC_STATUS_TAG_1726_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1726_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1726_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1726_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1726_CL_TAG_OFFSET })

// Status register of cache line 1727
#define AXI_LLC_STATUS_STATUS_1727_REG_OFFSET 0x35f8
#define AXI_LLC_STATUS_STATUS_1727_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1727_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1727_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1727_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1727_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1727
#define AXI_LLC_STATUS_TAG_1727_REG_OFFSET 0x35fc
#define AXI_LLC_STATUS_TAG_1727_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1727_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1727_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1727_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1727_CL_TAG_OFFSET })

// Status register of cache line 1728
#define AXI_LLC_STATUS_STATUS_1728_REG_OFFSET 0x3600
#define AXI_LLC_STATUS_STATUS_1728_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1728_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1728_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1728_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1728_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1728
#define AXI_LLC_STATUS_TAG_1728_REG_OFFSET 0x3604
#define AXI_LLC_STATUS_TAG_1728_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1728_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1728_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1728_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1728_CL_TAG_OFFSET })

// Status register of cache line 1729
#define AXI_LLC_STATUS_STATUS_1729_REG_OFFSET 0x3608
#define AXI_LLC_STATUS_STATUS_1729_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1729_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1729_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1729_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1729_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1729
#define AXI_LLC_STATUS_TAG_1729_REG_OFFSET 0x360c
#define AXI_LLC_STATUS_TAG_1729_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1729_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1729_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1729_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1729_CL_TAG_OFFSET })

// Status register of cache line 1730
#define AXI_LLC_STATUS_STATUS_1730_REG_OFFSET 0x3610
#define AXI_LLC_STATUS_STATUS_1730_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1730_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1730_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1730_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1730_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1730
#define AXI_LLC_STATUS_TAG_1730_REG_OFFSET 0x3614
#define AXI_LLC_STATUS_TAG_1730_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1730_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1730_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1730_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1730_CL_TAG_OFFSET })

// Status register of cache line 1731
#define AXI_LLC_STATUS_STATUS_1731_REG_OFFSET 0x3618
#define AXI_LLC_STATUS_STATUS_1731_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1731_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1731_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1731_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1731_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1731
#define AXI_LLC_STATUS_TAG_1731_REG_OFFSET 0x361c
#define AXI_LLC_STATUS_TAG_1731_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1731_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1731_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1731_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1731_CL_TAG_OFFSET })

// Status register of cache line 1732
#define AXI_LLC_STATUS_STATUS_1732_REG_OFFSET 0x3620
#define AXI_LLC_STATUS_STATUS_1732_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1732_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1732_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1732_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1732_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1732
#define AXI_LLC_STATUS_TAG_1732_REG_OFFSET 0x3624
#define AXI_LLC_STATUS_TAG_1732_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1732_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1732_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1732_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1732_CL_TAG_OFFSET })

// Status register of cache line 1733
#define AXI_LLC_STATUS_STATUS_1733_REG_OFFSET 0x3628
#define AXI_LLC_STATUS_STATUS_1733_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1733_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1733_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1733_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1733_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1733
#define AXI_LLC_STATUS_TAG_1733_REG_OFFSET 0x362c
#define AXI_LLC_STATUS_TAG_1733_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1733_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1733_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1733_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1733_CL_TAG_OFFSET })

// Status register of cache line 1734
#define AXI_LLC_STATUS_STATUS_1734_REG_OFFSET 0x3630
#define AXI_LLC_STATUS_STATUS_1734_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1734_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1734_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1734_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1734_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1734
#define AXI_LLC_STATUS_TAG_1734_REG_OFFSET 0x3634
#define AXI_LLC_STATUS_TAG_1734_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1734_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1734_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1734_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1734_CL_TAG_OFFSET })

// Status register of cache line 1735
#define AXI_LLC_STATUS_STATUS_1735_REG_OFFSET 0x3638
#define AXI_LLC_STATUS_STATUS_1735_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1735_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1735_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1735_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1735_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1735
#define AXI_LLC_STATUS_TAG_1735_REG_OFFSET 0x363c
#define AXI_LLC_STATUS_TAG_1735_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1735_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1735_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1735_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1735_CL_TAG_OFFSET })

// Status register of cache line 1736
#define AXI_LLC_STATUS_STATUS_1736_REG_OFFSET 0x3640
#define AXI_LLC_STATUS_STATUS_1736_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1736_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1736_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1736_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1736_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1736
#define AXI_LLC_STATUS_TAG_1736_REG_OFFSET 0x3644
#define AXI_LLC_STATUS_TAG_1736_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1736_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1736_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1736_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1736_CL_TAG_OFFSET })

// Status register of cache line 1737
#define AXI_LLC_STATUS_STATUS_1737_REG_OFFSET 0x3648
#define AXI_LLC_STATUS_STATUS_1737_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1737_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1737_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1737_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1737_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1737
#define AXI_LLC_STATUS_TAG_1737_REG_OFFSET 0x364c
#define AXI_LLC_STATUS_TAG_1737_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1737_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1737_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1737_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1737_CL_TAG_OFFSET })

// Status register of cache line 1738
#define AXI_LLC_STATUS_STATUS_1738_REG_OFFSET 0x3650
#define AXI_LLC_STATUS_STATUS_1738_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1738_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1738_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1738_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1738_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1738
#define AXI_LLC_STATUS_TAG_1738_REG_OFFSET 0x3654
#define AXI_LLC_STATUS_TAG_1738_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1738_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1738_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1738_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1738_CL_TAG_OFFSET })

// Status register of cache line 1739
#define AXI_LLC_STATUS_STATUS_1739_REG_OFFSET 0x3658
#define AXI_LLC_STATUS_STATUS_1739_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1739_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1739_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1739_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1739_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1739
#define AXI_LLC_STATUS_TAG_1739_REG_OFFSET 0x365c
#define AXI_LLC_STATUS_TAG_1739_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1739_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1739_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1739_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1739_CL_TAG_OFFSET })

// Status register of cache line 1740
#define AXI_LLC_STATUS_STATUS_1740_REG_OFFSET 0x3660
#define AXI_LLC_STATUS_STATUS_1740_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1740_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1740_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1740_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1740_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1740
#define AXI_LLC_STATUS_TAG_1740_REG_OFFSET 0x3664
#define AXI_LLC_STATUS_TAG_1740_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1740_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1740_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1740_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1740_CL_TAG_OFFSET })

// Status register of cache line 1741
#define AXI_LLC_STATUS_STATUS_1741_REG_OFFSET 0x3668
#define AXI_LLC_STATUS_STATUS_1741_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1741_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1741_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1741_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1741_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1741
#define AXI_LLC_STATUS_TAG_1741_REG_OFFSET 0x366c
#define AXI_LLC_STATUS_TAG_1741_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1741_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1741_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1741_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1741_CL_TAG_OFFSET })

// Status register of cache line 1742
#define AXI_LLC_STATUS_STATUS_1742_REG_OFFSET 0x3670
#define AXI_LLC_STATUS_STATUS_1742_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1742_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1742_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1742_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1742_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1742
#define AXI_LLC_STATUS_TAG_1742_REG_OFFSET 0x3674
#define AXI_LLC_STATUS_TAG_1742_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1742_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1742_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1742_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1742_CL_TAG_OFFSET })

// Status register of cache line 1743
#define AXI_LLC_STATUS_STATUS_1743_REG_OFFSET 0x3678
#define AXI_LLC_STATUS_STATUS_1743_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1743_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1743_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1743_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1743_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1743
#define AXI_LLC_STATUS_TAG_1743_REG_OFFSET 0x367c
#define AXI_LLC_STATUS_TAG_1743_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1743_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1743_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1743_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1743_CL_TAG_OFFSET })

// Status register of cache line 1744
#define AXI_LLC_STATUS_STATUS_1744_REG_OFFSET 0x3680
#define AXI_LLC_STATUS_STATUS_1744_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1744_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1744_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1744_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1744_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1744
#define AXI_LLC_STATUS_TAG_1744_REG_OFFSET 0x3684
#define AXI_LLC_STATUS_TAG_1744_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1744_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1744_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1744_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1744_CL_TAG_OFFSET })

// Status register of cache line 1745
#define AXI_LLC_STATUS_STATUS_1745_REG_OFFSET 0x3688
#define AXI_LLC_STATUS_STATUS_1745_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1745_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1745_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1745_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1745_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1745
#define AXI_LLC_STATUS_TAG_1745_REG_OFFSET 0x368c
#define AXI_LLC_STATUS_TAG_1745_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1745_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1745_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1745_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1745_CL_TAG_OFFSET })

// Status register of cache line 1746
#define AXI_LLC_STATUS_STATUS_1746_REG_OFFSET 0x3690
#define AXI_LLC_STATUS_STATUS_1746_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1746_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1746_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1746_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1746_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1746
#define AXI_LLC_STATUS_TAG_1746_REG_OFFSET 0x3694
#define AXI_LLC_STATUS_TAG_1746_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1746_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1746_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1746_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1746_CL_TAG_OFFSET })

// Status register of cache line 1747
#define AXI_LLC_STATUS_STATUS_1747_REG_OFFSET 0x3698
#define AXI_LLC_STATUS_STATUS_1747_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1747_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1747_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1747_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1747_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1747
#define AXI_LLC_STATUS_TAG_1747_REG_OFFSET 0x369c
#define AXI_LLC_STATUS_TAG_1747_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1747_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1747_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1747_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1747_CL_TAG_OFFSET })

// Status register of cache line 1748
#define AXI_LLC_STATUS_STATUS_1748_REG_OFFSET 0x36a0
#define AXI_LLC_STATUS_STATUS_1748_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1748_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1748_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1748_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1748_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1748
#define AXI_LLC_STATUS_TAG_1748_REG_OFFSET 0x36a4
#define AXI_LLC_STATUS_TAG_1748_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1748_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1748_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1748_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1748_CL_TAG_OFFSET })

// Status register of cache line 1749
#define AXI_LLC_STATUS_STATUS_1749_REG_OFFSET 0x36a8
#define AXI_LLC_STATUS_STATUS_1749_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1749_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1749_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1749_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1749_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1749
#define AXI_LLC_STATUS_TAG_1749_REG_OFFSET 0x36ac
#define AXI_LLC_STATUS_TAG_1749_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1749_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1749_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1749_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1749_CL_TAG_OFFSET })

// Status register of cache line 1750
#define AXI_LLC_STATUS_STATUS_1750_REG_OFFSET 0x36b0
#define AXI_LLC_STATUS_STATUS_1750_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1750_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1750_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1750_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1750_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1750
#define AXI_LLC_STATUS_TAG_1750_REG_OFFSET 0x36b4
#define AXI_LLC_STATUS_TAG_1750_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1750_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1750_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1750_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1750_CL_TAG_OFFSET })

// Status register of cache line 1751
#define AXI_LLC_STATUS_STATUS_1751_REG_OFFSET 0x36b8
#define AXI_LLC_STATUS_STATUS_1751_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1751_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1751_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1751_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1751_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1751
#define AXI_LLC_STATUS_TAG_1751_REG_OFFSET 0x36bc
#define AXI_LLC_STATUS_TAG_1751_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1751_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1751_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1751_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1751_CL_TAG_OFFSET })

// Status register of cache line 1752
#define AXI_LLC_STATUS_STATUS_1752_REG_OFFSET 0x36c0
#define AXI_LLC_STATUS_STATUS_1752_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1752_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1752_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1752_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1752_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1752
#define AXI_LLC_STATUS_TAG_1752_REG_OFFSET 0x36c4
#define AXI_LLC_STATUS_TAG_1752_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1752_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1752_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1752_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1752_CL_TAG_OFFSET })

// Status register of cache line 1753
#define AXI_LLC_STATUS_STATUS_1753_REG_OFFSET 0x36c8
#define AXI_LLC_STATUS_STATUS_1753_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1753_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1753_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1753_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1753_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1753
#define AXI_LLC_STATUS_TAG_1753_REG_OFFSET 0x36cc
#define AXI_LLC_STATUS_TAG_1753_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1753_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1753_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1753_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1753_CL_TAG_OFFSET })

// Status register of cache line 1754
#define AXI_LLC_STATUS_STATUS_1754_REG_OFFSET 0x36d0
#define AXI_LLC_STATUS_STATUS_1754_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1754_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1754_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1754_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1754_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1754
#define AXI_LLC_STATUS_TAG_1754_REG_OFFSET 0x36d4
#define AXI_LLC_STATUS_TAG_1754_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1754_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1754_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1754_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1754_CL_TAG_OFFSET })

// Status register of cache line 1755
#define AXI_LLC_STATUS_STATUS_1755_REG_OFFSET 0x36d8
#define AXI_LLC_STATUS_STATUS_1755_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1755_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1755_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1755_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1755_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1755
#define AXI_LLC_STATUS_TAG_1755_REG_OFFSET 0x36dc
#define AXI_LLC_STATUS_TAG_1755_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1755_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1755_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1755_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1755_CL_TAG_OFFSET })

// Status register of cache line 1756
#define AXI_LLC_STATUS_STATUS_1756_REG_OFFSET 0x36e0
#define AXI_LLC_STATUS_STATUS_1756_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1756_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1756_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1756_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1756_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1756
#define AXI_LLC_STATUS_TAG_1756_REG_OFFSET 0x36e4
#define AXI_LLC_STATUS_TAG_1756_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1756_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1756_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1756_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1756_CL_TAG_OFFSET })

// Status register of cache line 1757
#define AXI_LLC_STATUS_STATUS_1757_REG_OFFSET 0x36e8
#define AXI_LLC_STATUS_STATUS_1757_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1757_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1757_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1757_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1757_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1757
#define AXI_LLC_STATUS_TAG_1757_REG_OFFSET 0x36ec
#define AXI_LLC_STATUS_TAG_1757_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1757_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1757_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1757_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1757_CL_TAG_OFFSET })

// Status register of cache line 1758
#define AXI_LLC_STATUS_STATUS_1758_REG_OFFSET 0x36f0
#define AXI_LLC_STATUS_STATUS_1758_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1758_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1758_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1758_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1758_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1758
#define AXI_LLC_STATUS_TAG_1758_REG_OFFSET 0x36f4
#define AXI_LLC_STATUS_TAG_1758_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1758_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1758_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1758_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1758_CL_TAG_OFFSET })

// Status register of cache line 1759
#define AXI_LLC_STATUS_STATUS_1759_REG_OFFSET 0x36f8
#define AXI_LLC_STATUS_STATUS_1759_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1759_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1759_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1759_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1759_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1759
#define AXI_LLC_STATUS_TAG_1759_REG_OFFSET 0x36fc
#define AXI_LLC_STATUS_TAG_1759_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1759_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1759_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1759_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1759_CL_TAG_OFFSET })

// Status register of cache line 1760
#define AXI_LLC_STATUS_STATUS_1760_REG_OFFSET 0x3700
#define AXI_LLC_STATUS_STATUS_1760_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1760_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1760_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1760_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1760_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1760
#define AXI_LLC_STATUS_TAG_1760_REG_OFFSET 0x3704
#define AXI_LLC_STATUS_TAG_1760_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1760_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1760_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1760_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1760_CL_TAG_OFFSET })

// Status register of cache line 1761
#define AXI_LLC_STATUS_STATUS_1761_REG_OFFSET 0x3708
#define AXI_LLC_STATUS_STATUS_1761_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1761_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1761_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1761_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1761_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1761
#define AXI_LLC_STATUS_TAG_1761_REG_OFFSET 0x370c
#define AXI_LLC_STATUS_TAG_1761_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1761_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1761_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1761_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1761_CL_TAG_OFFSET })

// Status register of cache line 1762
#define AXI_LLC_STATUS_STATUS_1762_REG_OFFSET 0x3710
#define AXI_LLC_STATUS_STATUS_1762_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1762_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1762_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1762_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1762_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1762
#define AXI_LLC_STATUS_TAG_1762_REG_OFFSET 0x3714
#define AXI_LLC_STATUS_TAG_1762_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1762_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1762_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1762_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1762_CL_TAG_OFFSET })

// Status register of cache line 1763
#define AXI_LLC_STATUS_STATUS_1763_REG_OFFSET 0x3718
#define AXI_LLC_STATUS_STATUS_1763_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1763_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1763_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1763_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1763_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1763
#define AXI_LLC_STATUS_TAG_1763_REG_OFFSET 0x371c
#define AXI_LLC_STATUS_TAG_1763_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1763_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1763_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1763_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1763_CL_TAG_OFFSET })

// Status register of cache line 1764
#define AXI_LLC_STATUS_STATUS_1764_REG_OFFSET 0x3720
#define AXI_LLC_STATUS_STATUS_1764_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1764_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1764_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1764_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1764_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1764
#define AXI_LLC_STATUS_TAG_1764_REG_OFFSET 0x3724
#define AXI_LLC_STATUS_TAG_1764_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1764_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1764_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1764_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1764_CL_TAG_OFFSET })

// Status register of cache line 1765
#define AXI_LLC_STATUS_STATUS_1765_REG_OFFSET 0x3728
#define AXI_LLC_STATUS_STATUS_1765_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1765_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1765_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1765_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1765_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1765
#define AXI_LLC_STATUS_TAG_1765_REG_OFFSET 0x372c
#define AXI_LLC_STATUS_TAG_1765_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1765_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1765_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1765_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1765_CL_TAG_OFFSET })

// Status register of cache line 1766
#define AXI_LLC_STATUS_STATUS_1766_REG_OFFSET 0x3730
#define AXI_LLC_STATUS_STATUS_1766_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1766_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1766_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1766_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1766_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1766
#define AXI_LLC_STATUS_TAG_1766_REG_OFFSET 0x3734
#define AXI_LLC_STATUS_TAG_1766_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1766_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1766_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1766_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1766_CL_TAG_OFFSET })

// Status register of cache line 1767
#define AXI_LLC_STATUS_STATUS_1767_REG_OFFSET 0x3738
#define AXI_LLC_STATUS_STATUS_1767_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1767_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1767_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1767_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1767_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1767
#define AXI_LLC_STATUS_TAG_1767_REG_OFFSET 0x373c
#define AXI_LLC_STATUS_TAG_1767_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1767_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1767_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1767_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1767_CL_TAG_OFFSET })

// Status register of cache line 1768
#define AXI_LLC_STATUS_STATUS_1768_REG_OFFSET 0x3740
#define AXI_LLC_STATUS_STATUS_1768_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1768_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1768_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1768_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1768_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1768
#define AXI_LLC_STATUS_TAG_1768_REG_OFFSET 0x3744
#define AXI_LLC_STATUS_TAG_1768_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1768_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1768_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1768_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1768_CL_TAG_OFFSET })

// Status register of cache line 1769
#define AXI_LLC_STATUS_STATUS_1769_REG_OFFSET 0x3748
#define AXI_LLC_STATUS_STATUS_1769_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1769_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1769_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1769_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1769_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1769
#define AXI_LLC_STATUS_TAG_1769_REG_OFFSET 0x374c
#define AXI_LLC_STATUS_TAG_1769_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1769_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1769_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1769_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1769_CL_TAG_OFFSET })

// Status register of cache line 1770
#define AXI_LLC_STATUS_STATUS_1770_REG_OFFSET 0x3750
#define AXI_LLC_STATUS_STATUS_1770_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1770_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1770_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1770_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1770_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1770
#define AXI_LLC_STATUS_TAG_1770_REG_OFFSET 0x3754
#define AXI_LLC_STATUS_TAG_1770_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1770_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1770_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1770_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1770_CL_TAG_OFFSET })

// Status register of cache line 1771
#define AXI_LLC_STATUS_STATUS_1771_REG_OFFSET 0x3758
#define AXI_LLC_STATUS_STATUS_1771_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1771_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1771_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1771_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1771_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1771
#define AXI_LLC_STATUS_TAG_1771_REG_OFFSET 0x375c
#define AXI_LLC_STATUS_TAG_1771_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1771_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1771_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1771_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1771_CL_TAG_OFFSET })

// Status register of cache line 1772
#define AXI_LLC_STATUS_STATUS_1772_REG_OFFSET 0x3760
#define AXI_LLC_STATUS_STATUS_1772_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1772_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1772_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1772_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1772_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1772
#define AXI_LLC_STATUS_TAG_1772_REG_OFFSET 0x3764
#define AXI_LLC_STATUS_TAG_1772_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1772_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1772_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1772_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1772_CL_TAG_OFFSET })

// Status register of cache line 1773
#define AXI_LLC_STATUS_STATUS_1773_REG_OFFSET 0x3768
#define AXI_LLC_STATUS_STATUS_1773_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1773_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1773_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1773_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1773_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1773
#define AXI_LLC_STATUS_TAG_1773_REG_OFFSET 0x376c
#define AXI_LLC_STATUS_TAG_1773_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1773_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1773_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1773_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1773_CL_TAG_OFFSET })

// Status register of cache line 1774
#define AXI_LLC_STATUS_STATUS_1774_REG_OFFSET 0x3770
#define AXI_LLC_STATUS_STATUS_1774_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1774_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1774_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1774_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1774_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1774
#define AXI_LLC_STATUS_TAG_1774_REG_OFFSET 0x3774
#define AXI_LLC_STATUS_TAG_1774_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1774_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1774_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1774_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1774_CL_TAG_OFFSET })

// Status register of cache line 1775
#define AXI_LLC_STATUS_STATUS_1775_REG_OFFSET 0x3778
#define AXI_LLC_STATUS_STATUS_1775_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1775_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1775_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1775_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1775_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1775
#define AXI_LLC_STATUS_TAG_1775_REG_OFFSET 0x377c
#define AXI_LLC_STATUS_TAG_1775_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1775_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1775_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1775_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1775_CL_TAG_OFFSET })

// Status register of cache line 1776
#define AXI_LLC_STATUS_STATUS_1776_REG_OFFSET 0x3780
#define AXI_LLC_STATUS_STATUS_1776_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1776_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1776_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1776_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1776_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1776
#define AXI_LLC_STATUS_TAG_1776_REG_OFFSET 0x3784
#define AXI_LLC_STATUS_TAG_1776_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1776_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1776_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1776_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1776_CL_TAG_OFFSET })

// Status register of cache line 1777
#define AXI_LLC_STATUS_STATUS_1777_REG_OFFSET 0x3788
#define AXI_LLC_STATUS_STATUS_1777_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1777_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1777_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1777_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1777_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1777
#define AXI_LLC_STATUS_TAG_1777_REG_OFFSET 0x378c
#define AXI_LLC_STATUS_TAG_1777_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1777_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1777_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1777_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1777_CL_TAG_OFFSET })

// Status register of cache line 1778
#define AXI_LLC_STATUS_STATUS_1778_REG_OFFSET 0x3790
#define AXI_LLC_STATUS_STATUS_1778_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1778_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1778_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1778_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1778_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1778
#define AXI_LLC_STATUS_TAG_1778_REG_OFFSET 0x3794
#define AXI_LLC_STATUS_TAG_1778_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1778_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1778_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1778_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1778_CL_TAG_OFFSET })

// Status register of cache line 1779
#define AXI_LLC_STATUS_STATUS_1779_REG_OFFSET 0x3798
#define AXI_LLC_STATUS_STATUS_1779_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1779_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1779_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1779_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1779_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1779
#define AXI_LLC_STATUS_TAG_1779_REG_OFFSET 0x379c
#define AXI_LLC_STATUS_TAG_1779_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1779_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1779_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1779_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1779_CL_TAG_OFFSET })

// Status register of cache line 1780
#define AXI_LLC_STATUS_STATUS_1780_REG_OFFSET 0x37a0
#define AXI_LLC_STATUS_STATUS_1780_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1780_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1780_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1780_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1780_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1780
#define AXI_LLC_STATUS_TAG_1780_REG_OFFSET 0x37a4
#define AXI_LLC_STATUS_TAG_1780_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1780_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1780_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1780_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1780_CL_TAG_OFFSET })

// Status register of cache line 1781
#define AXI_LLC_STATUS_STATUS_1781_REG_OFFSET 0x37a8
#define AXI_LLC_STATUS_STATUS_1781_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1781_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1781_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1781_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1781_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1781
#define AXI_LLC_STATUS_TAG_1781_REG_OFFSET 0x37ac
#define AXI_LLC_STATUS_TAG_1781_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1781_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1781_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1781_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1781_CL_TAG_OFFSET })

// Status register of cache line 1782
#define AXI_LLC_STATUS_STATUS_1782_REG_OFFSET 0x37b0
#define AXI_LLC_STATUS_STATUS_1782_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1782_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1782_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1782_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1782_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1782
#define AXI_LLC_STATUS_TAG_1782_REG_OFFSET 0x37b4
#define AXI_LLC_STATUS_TAG_1782_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1782_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1782_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1782_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1782_CL_TAG_OFFSET })

// Status register of cache line 1783
#define AXI_LLC_STATUS_STATUS_1783_REG_OFFSET 0x37b8
#define AXI_LLC_STATUS_STATUS_1783_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1783_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1783_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1783_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1783_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1783
#define AXI_LLC_STATUS_TAG_1783_REG_OFFSET 0x37bc
#define AXI_LLC_STATUS_TAG_1783_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1783_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1783_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1783_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1783_CL_TAG_OFFSET })

// Status register of cache line 1784
#define AXI_LLC_STATUS_STATUS_1784_REG_OFFSET 0x37c0
#define AXI_LLC_STATUS_STATUS_1784_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1784_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1784_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1784_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1784_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1784
#define AXI_LLC_STATUS_TAG_1784_REG_OFFSET 0x37c4
#define AXI_LLC_STATUS_TAG_1784_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1784_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1784_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1784_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1784_CL_TAG_OFFSET })

// Status register of cache line 1785
#define AXI_LLC_STATUS_STATUS_1785_REG_OFFSET 0x37c8
#define AXI_LLC_STATUS_STATUS_1785_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1785_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1785_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1785_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1785_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1785
#define AXI_LLC_STATUS_TAG_1785_REG_OFFSET 0x37cc
#define AXI_LLC_STATUS_TAG_1785_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1785_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1785_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1785_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1785_CL_TAG_OFFSET })

// Status register of cache line 1786
#define AXI_LLC_STATUS_STATUS_1786_REG_OFFSET 0x37d0
#define AXI_LLC_STATUS_STATUS_1786_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1786_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1786_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1786_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1786_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1786
#define AXI_LLC_STATUS_TAG_1786_REG_OFFSET 0x37d4
#define AXI_LLC_STATUS_TAG_1786_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1786_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1786_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1786_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1786_CL_TAG_OFFSET })

// Status register of cache line 1787
#define AXI_LLC_STATUS_STATUS_1787_REG_OFFSET 0x37d8
#define AXI_LLC_STATUS_STATUS_1787_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1787_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1787_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1787_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1787_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1787
#define AXI_LLC_STATUS_TAG_1787_REG_OFFSET 0x37dc
#define AXI_LLC_STATUS_TAG_1787_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1787_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1787_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1787_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1787_CL_TAG_OFFSET })

// Status register of cache line 1788
#define AXI_LLC_STATUS_STATUS_1788_REG_OFFSET 0x37e0
#define AXI_LLC_STATUS_STATUS_1788_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1788_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1788_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1788_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1788_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1788
#define AXI_LLC_STATUS_TAG_1788_REG_OFFSET 0x37e4
#define AXI_LLC_STATUS_TAG_1788_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1788_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1788_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1788_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1788_CL_TAG_OFFSET })

// Status register of cache line 1789
#define AXI_LLC_STATUS_STATUS_1789_REG_OFFSET 0x37e8
#define AXI_LLC_STATUS_STATUS_1789_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1789_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1789_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1789_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1789_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1789
#define AXI_LLC_STATUS_TAG_1789_REG_OFFSET 0x37ec
#define AXI_LLC_STATUS_TAG_1789_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1789_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1789_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1789_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1789_CL_TAG_OFFSET })

// Status register of cache line 1790
#define AXI_LLC_STATUS_STATUS_1790_REG_OFFSET 0x37f0
#define AXI_LLC_STATUS_STATUS_1790_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1790_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1790_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1790_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1790_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1790
#define AXI_LLC_STATUS_TAG_1790_REG_OFFSET 0x37f4
#define AXI_LLC_STATUS_TAG_1790_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1790_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1790_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1790_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1790_CL_TAG_OFFSET })

// Status register of cache line 1791
#define AXI_LLC_STATUS_STATUS_1791_REG_OFFSET 0x37f8
#define AXI_LLC_STATUS_STATUS_1791_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1791_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1791_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1791_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1791_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1791
#define AXI_LLC_STATUS_TAG_1791_REG_OFFSET 0x37fc
#define AXI_LLC_STATUS_TAG_1791_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1791_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1791_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1791_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1791_CL_TAG_OFFSET })

// Status register of cache line 1792
#define AXI_LLC_STATUS_STATUS_1792_REG_OFFSET 0x3800
#define AXI_LLC_STATUS_STATUS_1792_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1792_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1792_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1792_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1792_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1792
#define AXI_LLC_STATUS_TAG_1792_REG_OFFSET 0x3804
#define AXI_LLC_STATUS_TAG_1792_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1792_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1792_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1792_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1792_CL_TAG_OFFSET })

// Status register of cache line 1793
#define AXI_LLC_STATUS_STATUS_1793_REG_OFFSET 0x3808
#define AXI_LLC_STATUS_STATUS_1793_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1793_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1793_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1793_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1793_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1793
#define AXI_LLC_STATUS_TAG_1793_REG_OFFSET 0x380c
#define AXI_LLC_STATUS_TAG_1793_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1793_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1793_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1793_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1793_CL_TAG_OFFSET })

// Status register of cache line 1794
#define AXI_LLC_STATUS_STATUS_1794_REG_OFFSET 0x3810
#define AXI_LLC_STATUS_STATUS_1794_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1794_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1794_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1794_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1794_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1794
#define AXI_LLC_STATUS_TAG_1794_REG_OFFSET 0x3814
#define AXI_LLC_STATUS_TAG_1794_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1794_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1794_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1794_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1794_CL_TAG_OFFSET })

// Status register of cache line 1795
#define AXI_LLC_STATUS_STATUS_1795_REG_OFFSET 0x3818
#define AXI_LLC_STATUS_STATUS_1795_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1795_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1795_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1795_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1795_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1795
#define AXI_LLC_STATUS_TAG_1795_REG_OFFSET 0x381c
#define AXI_LLC_STATUS_TAG_1795_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1795_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1795_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1795_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1795_CL_TAG_OFFSET })

// Status register of cache line 1796
#define AXI_LLC_STATUS_STATUS_1796_REG_OFFSET 0x3820
#define AXI_LLC_STATUS_STATUS_1796_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1796_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1796_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1796_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1796_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1796
#define AXI_LLC_STATUS_TAG_1796_REG_OFFSET 0x3824
#define AXI_LLC_STATUS_TAG_1796_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1796_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1796_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1796_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1796_CL_TAG_OFFSET })

// Status register of cache line 1797
#define AXI_LLC_STATUS_STATUS_1797_REG_OFFSET 0x3828
#define AXI_LLC_STATUS_STATUS_1797_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1797_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1797_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1797_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1797_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1797
#define AXI_LLC_STATUS_TAG_1797_REG_OFFSET 0x382c
#define AXI_LLC_STATUS_TAG_1797_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1797_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1797_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1797_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1797_CL_TAG_OFFSET })

// Status register of cache line 1798
#define AXI_LLC_STATUS_STATUS_1798_REG_OFFSET 0x3830
#define AXI_LLC_STATUS_STATUS_1798_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1798_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1798_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1798_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1798_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1798
#define AXI_LLC_STATUS_TAG_1798_REG_OFFSET 0x3834
#define AXI_LLC_STATUS_TAG_1798_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1798_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1798_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1798_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1798_CL_TAG_OFFSET })

// Status register of cache line 1799
#define AXI_LLC_STATUS_STATUS_1799_REG_OFFSET 0x3838
#define AXI_LLC_STATUS_STATUS_1799_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1799_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1799_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1799_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1799_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1799
#define AXI_LLC_STATUS_TAG_1799_REG_OFFSET 0x383c
#define AXI_LLC_STATUS_TAG_1799_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1799_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1799_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1799_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1799_CL_TAG_OFFSET })

// Status register of cache line 1800
#define AXI_LLC_STATUS_STATUS_1800_REG_OFFSET 0x3840
#define AXI_LLC_STATUS_STATUS_1800_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1800_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1800_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1800_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1800_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1800
#define AXI_LLC_STATUS_TAG_1800_REG_OFFSET 0x3844
#define AXI_LLC_STATUS_TAG_1800_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1800_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1800_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1800_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1800_CL_TAG_OFFSET })

// Status register of cache line 1801
#define AXI_LLC_STATUS_STATUS_1801_REG_OFFSET 0x3848
#define AXI_LLC_STATUS_STATUS_1801_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1801_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1801_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1801_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1801_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1801
#define AXI_LLC_STATUS_TAG_1801_REG_OFFSET 0x384c
#define AXI_LLC_STATUS_TAG_1801_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1801_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1801_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1801_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1801_CL_TAG_OFFSET })

// Status register of cache line 1802
#define AXI_LLC_STATUS_STATUS_1802_REG_OFFSET 0x3850
#define AXI_LLC_STATUS_STATUS_1802_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1802_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1802_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1802_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1802_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1802
#define AXI_LLC_STATUS_TAG_1802_REG_OFFSET 0x3854
#define AXI_LLC_STATUS_TAG_1802_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1802_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1802_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1802_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1802_CL_TAG_OFFSET })

// Status register of cache line 1803
#define AXI_LLC_STATUS_STATUS_1803_REG_OFFSET 0x3858
#define AXI_LLC_STATUS_STATUS_1803_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1803_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1803_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1803_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1803_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1803
#define AXI_LLC_STATUS_TAG_1803_REG_OFFSET 0x385c
#define AXI_LLC_STATUS_TAG_1803_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1803_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1803_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1803_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1803_CL_TAG_OFFSET })

// Status register of cache line 1804
#define AXI_LLC_STATUS_STATUS_1804_REG_OFFSET 0x3860
#define AXI_LLC_STATUS_STATUS_1804_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1804_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1804_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1804_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1804_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1804
#define AXI_LLC_STATUS_TAG_1804_REG_OFFSET 0x3864
#define AXI_LLC_STATUS_TAG_1804_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1804_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1804_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1804_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1804_CL_TAG_OFFSET })

// Status register of cache line 1805
#define AXI_LLC_STATUS_STATUS_1805_REG_OFFSET 0x3868
#define AXI_LLC_STATUS_STATUS_1805_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1805_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1805_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1805_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1805_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1805
#define AXI_LLC_STATUS_TAG_1805_REG_OFFSET 0x386c
#define AXI_LLC_STATUS_TAG_1805_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1805_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1805_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1805_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1805_CL_TAG_OFFSET })

// Status register of cache line 1806
#define AXI_LLC_STATUS_STATUS_1806_REG_OFFSET 0x3870
#define AXI_LLC_STATUS_STATUS_1806_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1806_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1806_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1806_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1806_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1806
#define AXI_LLC_STATUS_TAG_1806_REG_OFFSET 0x3874
#define AXI_LLC_STATUS_TAG_1806_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1806_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1806_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1806_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1806_CL_TAG_OFFSET })

// Status register of cache line 1807
#define AXI_LLC_STATUS_STATUS_1807_REG_OFFSET 0x3878
#define AXI_LLC_STATUS_STATUS_1807_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1807_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1807_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1807_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1807_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1807
#define AXI_LLC_STATUS_TAG_1807_REG_OFFSET 0x387c
#define AXI_LLC_STATUS_TAG_1807_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1807_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1807_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1807_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1807_CL_TAG_OFFSET })

// Status register of cache line 1808
#define AXI_LLC_STATUS_STATUS_1808_REG_OFFSET 0x3880
#define AXI_LLC_STATUS_STATUS_1808_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1808_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1808_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1808_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1808_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1808
#define AXI_LLC_STATUS_TAG_1808_REG_OFFSET 0x3884
#define AXI_LLC_STATUS_TAG_1808_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1808_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1808_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1808_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1808_CL_TAG_OFFSET })

// Status register of cache line 1809
#define AXI_LLC_STATUS_STATUS_1809_REG_OFFSET 0x3888
#define AXI_LLC_STATUS_STATUS_1809_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1809_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1809_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1809_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1809_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1809
#define AXI_LLC_STATUS_TAG_1809_REG_OFFSET 0x388c
#define AXI_LLC_STATUS_TAG_1809_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1809_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1809_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1809_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1809_CL_TAG_OFFSET })

// Status register of cache line 1810
#define AXI_LLC_STATUS_STATUS_1810_REG_OFFSET 0x3890
#define AXI_LLC_STATUS_STATUS_1810_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1810_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1810_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1810_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1810_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1810
#define AXI_LLC_STATUS_TAG_1810_REG_OFFSET 0x3894
#define AXI_LLC_STATUS_TAG_1810_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1810_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1810_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1810_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1810_CL_TAG_OFFSET })

// Status register of cache line 1811
#define AXI_LLC_STATUS_STATUS_1811_REG_OFFSET 0x3898
#define AXI_LLC_STATUS_STATUS_1811_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1811_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1811_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1811_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1811_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1811
#define AXI_LLC_STATUS_TAG_1811_REG_OFFSET 0x389c
#define AXI_LLC_STATUS_TAG_1811_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1811_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1811_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1811_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1811_CL_TAG_OFFSET })

// Status register of cache line 1812
#define AXI_LLC_STATUS_STATUS_1812_REG_OFFSET 0x38a0
#define AXI_LLC_STATUS_STATUS_1812_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1812_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1812_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1812_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1812_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1812
#define AXI_LLC_STATUS_TAG_1812_REG_OFFSET 0x38a4
#define AXI_LLC_STATUS_TAG_1812_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1812_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1812_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1812_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1812_CL_TAG_OFFSET })

// Status register of cache line 1813
#define AXI_LLC_STATUS_STATUS_1813_REG_OFFSET 0x38a8
#define AXI_LLC_STATUS_STATUS_1813_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1813_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1813_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1813_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1813_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1813
#define AXI_LLC_STATUS_TAG_1813_REG_OFFSET 0x38ac
#define AXI_LLC_STATUS_TAG_1813_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1813_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1813_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1813_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1813_CL_TAG_OFFSET })

// Status register of cache line 1814
#define AXI_LLC_STATUS_STATUS_1814_REG_OFFSET 0x38b0
#define AXI_LLC_STATUS_STATUS_1814_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1814_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1814_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1814_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1814_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1814
#define AXI_LLC_STATUS_TAG_1814_REG_OFFSET 0x38b4
#define AXI_LLC_STATUS_TAG_1814_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1814_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1814_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1814_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1814_CL_TAG_OFFSET })

// Status register of cache line 1815
#define AXI_LLC_STATUS_STATUS_1815_REG_OFFSET 0x38b8
#define AXI_LLC_STATUS_STATUS_1815_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1815_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1815_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1815_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1815_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1815
#define AXI_LLC_STATUS_TAG_1815_REG_OFFSET 0x38bc
#define AXI_LLC_STATUS_TAG_1815_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1815_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1815_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1815_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1815_CL_TAG_OFFSET })

// Status register of cache line 1816
#define AXI_LLC_STATUS_STATUS_1816_REG_OFFSET 0x38c0
#define AXI_LLC_STATUS_STATUS_1816_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1816_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1816_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1816_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1816_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1816
#define AXI_LLC_STATUS_TAG_1816_REG_OFFSET 0x38c4
#define AXI_LLC_STATUS_TAG_1816_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1816_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1816_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1816_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1816_CL_TAG_OFFSET })

// Status register of cache line 1817
#define AXI_LLC_STATUS_STATUS_1817_REG_OFFSET 0x38c8
#define AXI_LLC_STATUS_STATUS_1817_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1817_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1817_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1817_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1817_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1817
#define AXI_LLC_STATUS_TAG_1817_REG_OFFSET 0x38cc
#define AXI_LLC_STATUS_TAG_1817_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1817_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1817_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1817_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1817_CL_TAG_OFFSET })

// Status register of cache line 1818
#define AXI_LLC_STATUS_STATUS_1818_REG_OFFSET 0x38d0
#define AXI_LLC_STATUS_STATUS_1818_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1818_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1818_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1818_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1818_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1818
#define AXI_LLC_STATUS_TAG_1818_REG_OFFSET 0x38d4
#define AXI_LLC_STATUS_TAG_1818_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1818_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1818_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1818_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1818_CL_TAG_OFFSET })

// Status register of cache line 1819
#define AXI_LLC_STATUS_STATUS_1819_REG_OFFSET 0x38d8
#define AXI_LLC_STATUS_STATUS_1819_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1819_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1819_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1819_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1819_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1819
#define AXI_LLC_STATUS_TAG_1819_REG_OFFSET 0x38dc
#define AXI_LLC_STATUS_TAG_1819_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1819_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1819_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1819_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1819_CL_TAG_OFFSET })

// Status register of cache line 1820
#define AXI_LLC_STATUS_STATUS_1820_REG_OFFSET 0x38e0
#define AXI_LLC_STATUS_STATUS_1820_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1820_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1820_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1820_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1820_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1820
#define AXI_LLC_STATUS_TAG_1820_REG_OFFSET 0x38e4
#define AXI_LLC_STATUS_TAG_1820_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1820_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1820_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1820_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1820_CL_TAG_OFFSET })

// Status register of cache line 1821
#define AXI_LLC_STATUS_STATUS_1821_REG_OFFSET 0x38e8
#define AXI_LLC_STATUS_STATUS_1821_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1821_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1821_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1821_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1821_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1821
#define AXI_LLC_STATUS_TAG_1821_REG_OFFSET 0x38ec
#define AXI_LLC_STATUS_TAG_1821_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1821_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1821_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1821_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1821_CL_TAG_OFFSET })

// Status register of cache line 1822
#define AXI_LLC_STATUS_STATUS_1822_REG_OFFSET 0x38f0
#define AXI_LLC_STATUS_STATUS_1822_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1822_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1822_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1822_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1822_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1822
#define AXI_LLC_STATUS_TAG_1822_REG_OFFSET 0x38f4
#define AXI_LLC_STATUS_TAG_1822_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1822_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1822_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1822_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1822_CL_TAG_OFFSET })

// Status register of cache line 1823
#define AXI_LLC_STATUS_STATUS_1823_REG_OFFSET 0x38f8
#define AXI_LLC_STATUS_STATUS_1823_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1823_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1823_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1823_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1823_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1823
#define AXI_LLC_STATUS_TAG_1823_REG_OFFSET 0x38fc
#define AXI_LLC_STATUS_TAG_1823_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1823_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1823_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1823_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1823_CL_TAG_OFFSET })

// Status register of cache line 1824
#define AXI_LLC_STATUS_STATUS_1824_REG_OFFSET 0x3900
#define AXI_LLC_STATUS_STATUS_1824_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1824_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1824_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1824_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1824_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1824
#define AXI_LLC_STATUS_TAG_1824_REG_OFFSET 0x3904
#define AXI_LLC_STATUS_TAG_1824_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1824_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1824_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1824_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1824_CL_TAG_OFFSET })

// Status register of cache line 1825
#define AXI_LLC_STATUS_STATUS_1825_REG_OFFSET 0x3908
#define AXI_LLC_STATUS_STATUS_1825_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1825_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1825_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1825_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1825_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1825
#define AXI_LLC_STATUS_TAG_1825_REG_OFFSET 0x390c
#define AXI_LLC_STATUS_TAG_1825_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1825_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1825_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1825_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1825_CL_TAG_OFFSET })

// Status register of cache line 1826
#define AXI_LLC_STATUS_STATUS_1826_REG_OFFSET 0x3910
#define AXI_LLC_STATUS_STATUS_1826_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1826_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1826_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1826_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1826_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1826
#define AXI_LLC_STATUS_TAG_1826_REG_OFFSET 0x3914
#define AXI_LLC_STATUS_TAG_1826_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1826_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1826_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1826_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1826_CL_TAG_OFFSET })

// Status register of cache line 1827
#define AXI_LLC_STATUS_STATUS_1827_REG_OFFSET 0x3918
#define AXI_LLC_STATUS_STATUS_1827_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1827_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1827_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1827_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1827_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1827
#define AXI_LLC_STATUS_TAG_1827_REG_OFFSET 0x391c
#define AXI_LLC_STATUS_TAG_1827_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1827_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1827_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1827_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1827_CL_TAG_OFFSET })

// Status register of cache line 1828
#define AXI_LLC_STATUS_STATUS_1828_REG_OFFSET 0x3920
#define AXI_LLC_STATUS_STATUS_1828_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1828_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1828_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1828_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1828_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1828
#define AXI_LLC_STATUS_TAG_1828_REG_OFFSET 0x3924
#define AXI_LLC_STATUS_TAG_1828_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1828_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1828_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1828_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1828_CL_TAG_OFFSET })

// Status register of cache line 1829
#define AXI_LLC_STATUS_STATUS_1829_REG_OFFSET 0x3928
#define AXI_LLC_STATUS_STATUS_1829_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1829_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1829_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1829_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1829_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1829
#define AXI_LLC_STATUS_TAG_1829_REG_OFFSET 0x392c
#define AXI_LLC_STATUS_TAG_1829_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1829_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1829_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1829_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1829_CL_TAG_OFFSET })

// Status register of cache line 1830
#define AXI_LLC_STATUS_STATUS_1830_REG_OFFSET 0x3930
#define AXI_LLC_STATUS_STATUS_1830_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1830_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1830_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1830_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1830_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1830
#define AXI_LLC_STATUS_TAG_1830_REG_OFFSET 0x3934
#define AXI_LLC_STATUS_TAG_1830_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1830_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1830_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1830_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1830_CL_TAG_OFFSET })

// Status register of cache line 1831
#define AXI_LLC_STATUS_STATUS_1831_REG_OFFSET 0x3938
#define AXI_LLC_STATUS_STATUS_1831_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1831_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1831_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1831_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1831_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1831
#define AXI_LLC_STATUS_TAG_1831_REG_OFFSET 0x393c
#define AXI_LLC_STATUS_TAG_1831_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1831_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1831_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1831_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1831_CL_TAG_OFFSET })

// Status register of cache line 1832
#define AXI_LLC_STATUS_STATUS_1832_REG_OFFSET 0x3940
#define AXI_LLC_STATUS_STATUS_1832_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1832_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1832_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1832_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1832_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1832
#define AXI_LLC_STATUS_TAG_1832_REG_OFFSET 0x3944
#define AXI_LLC_STATUS_TAG_1832_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1832_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1832_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1832_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1832_CL_TAG_OFFSET })

// Status register of cache line 1833
#define AXI_LLC_STATUS_STATUS_1833_REG_OFFSET 0x3948
#define AXI_LLC_STATUS_STATUS_1833_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1833_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1833_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1833_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1833_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1833
#define AXI_LLC_STATUS_TAG_1833_REG_OFFSET 0x394c
#define AXI_LLC_STATUS_TAG_1833_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1833_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1833_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1833_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1833_CL_TAG_OFFSET })

// Status register of cache line 1834
#define AXI_LLC_STATUS_STATUS_1834_REG_OFFSET 0x3950
#define AXI_LLC_STATUS_STATUS_1834_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1834_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1834_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1834_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1834_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1834
#define AXI_LLC_STATUS_TAG_1834_REG_OFFSET 0x3954
#define AXI_LLC_STATUS_TAG_1834_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1834_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1834_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1834_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1834_CL_TAG_OFFSET })

// Status register of cache line 1835
#define AXI_LLC_STATUS_STATUS_1835_REG_OFFSET 0x3958
#define AXI_LLC_STATUS_STATUS_1835_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1835_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1835_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1835_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1835_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1835
#define AXI_LLC_STATUS_TAG_1835_REG_OFFSET 0x395c
#define AXI_LLC_STATUS_TAG_1835_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1835_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1835_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1835_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1835_CL_TAG_OFFSET })

// Status register of cache line 1836
#define AXI_LLC_STATUS_STATUS_1836_REG_OFFSET 0x3960
#define AXI_LLC_STATUS_STATUS_1836_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1836_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1836_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1836_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1836_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1836
#define AXI_LLC_STATUS_TAG_1836_REG_OFFSET 0x3964
#define AXI_LLC_STATUS_TAG_1836_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1836_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1836_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1836_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1836_CL_TAG_OFFSET })

// Status register of cache line 1837
#define AXI_LLC_STATUS_STATUS_1837_REG_OFFSET 0x3968
#define AXI_LLC_STATUS_STATUS_1837_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1837_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1837_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1837_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1837_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1837
#define AXI_LLC_STATUS_TAG_1837_REG_OFFSET 0x396c
#define AXI_LLC_STATUS_TAG_1837_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1837_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1837_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1837_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1837_CL_TAG_OFFSET })

// Status register of cache line 1838
#define AXI_LLC_STATUS_STATUS_1838_REG_OFFSET 0x3970
#define AXI_LLC_STATUS_STATUS_1838_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1838_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1838_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1838_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1838_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1838
#define AXI_LLC_STATUS_TAG_1838_REG_OFFSET 0x3974
#define AXI_LLC_STATUS_TAG_1838_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1838_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1838_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1838_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1838_CL_TAG_OFFSET })

// Status register of cache line 1839
#define AXI_LLC_STATUS_STATUS_1839_REG_OFFSET 0x3978
#define AXI_LLC_STATUS_STATUS_1839_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1839_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1839_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1839_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1839_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1839
#define AXI_LLC_STATUS_TAG_1839_REG_OFFSET 0x397c
#define AXI_LLC_STATUS_TAG_1839_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1839_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1839_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1839_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1839_CL_TAG_OFFSET })

// Status register of cache line 1840
#define AXI_LLC_STATUS_STATUS_1840_REG_OFFSET 0x3980
#define AXI_LLC_STATUS_STATUS_1840_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1840_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1840_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1840_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1840_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1840
#define AXI_LLC_STATUS_TAG_1840_REG_OFFSET 0x3984
#define AXI_LLC_STATUS_TAG_1840_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1840_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1840_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1840_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1840_CL_TAG_OFFSET })

// Status register of cache line 1841
#define AXI_LLC_STATUS_STATUS_1841_REG_OFFSET 0x3988
#define AXI_LLC_STATUS_STATUS_1841_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1841_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1841_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1841_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1841_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1841
#define AXI_LLC_STATUS_TAG_1841_REG_OFFSET 0x398c
#define AXI_LLC_STATUS_TAG_1841_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1841_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1841_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1841_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1841_CL_TAG_OFFSET })

// Status register of cache line 1842
#define AXI_LLC_STATUS_STATUS_1842_REG_OFFSET 0x3990
#define AXI_LLC_STATUS_STATUS_1842_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1842_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1842_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1842_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1842_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1842
#define AXI_LLC_STATUS_TAG_1842_REG_OFFSET 0x3994
#define AXI_LLC_STATUS_TAG_1842_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1842_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1842_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1842_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1842_CL_TAG_OFFSET })

// Status register of cache line 1843
#define AXI_LLC_STATUS_STATUS_1843_REG_OFFSET 0x3998
#define AXI_LLC_STATUS_STATUS_1843_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1843_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1843_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1843_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1843_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1843
#define AXI_LLC_STATUS_TAG_1843_REG_OFFSET 0x399c
#define AXI_LLC_STATUS_TAG_1843_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1843_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1843_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1843_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1843_CL_TAG_OFFSET })

// Status register of cache line 1844
#define AXI_LLC_STATUS_STATUS_1844_REG_OFFSET 0x39a0
#define AXI_LLC_STATUS_STATUS_1844_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1844_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1844_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1844_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1844_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1844
#define AXI_LLC_STATUS_TAG_1844_REG_OFFSET 0x39a4
#define AXI_LLC_STATUS_TAG_1844_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1844_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1844_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1844_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1844_CL_TAG_OFFSET })

// Status register of cache line 1845
#define AXI_LLC_STATUS_STATUS_1845_REG_OFFSET 0x39a8
#define AXI_LLC_STATUS_STATUS_1845_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1845_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1845_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1845_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1845_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1845
#define AXI_LLC_STATUS_TAG_1845_REG_OFFSET 0x39ac
#define AXI_LLC_STATUS_TAG_1845_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1845_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1845_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1845_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1845_CL_TAG_OFFSET })

// Status register of cache line 1846
#define AXI_LLC_STATUS_STATUS_1846_REG_OFFSET 0x39b0
#define AXI_LLC_STATUS_STATUS_1846_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1846_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1846_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1846_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1846_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1846
#define AXI_LLC_STATUS_TAG_1846_REG_OFFSET 0x39b4
#define AXI_LLC_STATUS_TAG_1846_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1846_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1846_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1846_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1846_CL_TAG_OFFSET })

// Status register of cache line 1847
#define AXI_LLC_STATUS_STATUS_1847_REG_OFFSET 0x39b8
#define AXI_LLC_STATUS_STATUS_1847_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1847_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1847_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1847_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1847_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1847
#define AXI_LLC_STATUS_TAG_1847_REG_OFFSET 0x39bc
#define AXI_LLC_STATUS_TAG_1847_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1847_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1847_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1847_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1847_CL_TAG_OFFSET })

// Status register of cache line 1848
#define AXI_LLC_STATUS_STATUS_1848_REG_OFFSET 0x39c0
#define AXI_LLC_STATUS_STATUS_1848_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1848_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1848_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1848_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1848_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1848
#define AXI_LLC_STATUS_TAG_1848_REG_OFFSET 0x39c4
#define AXI_LLC_STATUS_TAG_1848_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1848_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1848_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1848_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1848_CL_TAG_OFFSET })

// Status register of cache line 1849
#define AXI_LLC_STATUS_STATUS_1849_REG_OFFSET 0x39c8
#define AXI_LLC_STATUS_STATUS_1849_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1849_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1849_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1849_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1849_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1849
#define AXI_LLC_STATUS_TAG_1849_REG_OFFSET 0x39cc
#define AXI_LLC_STATUS_TAG_1849_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1849_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1849_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1849_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1849_CL_TAG_OFFSET })

// Status register of cache line 1850
#define AXI_LLC_STATUS_STATUS_1850_REG_OFFSET 0x39d0
#define AXI_LLC_STATUS_STATUS_1850_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1850_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1850_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1850_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1850_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1850
#define AXI_LLC_STATUS_TAG_1850_REG_OFFSET 0x39d4
#define AXI_LLC_STATUS_TAG_1850_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1850_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1850_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1850_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1850_CL_TAG_OFFSET })

// Status register of cache line 1851
#define AXI_LLC_STATUS_STATUS_1851_REG_OFFSET 0x39d8
#define AXI_LLC_STATUS_STATUS_1851_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1851_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1851_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1851_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1851_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1851
#define AXI_LLC_STATUS_TAG_1851_REG_OFFSET 0x39dc
#define AXI_LLC_STATUS_TAG_1851_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1851_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1851_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1851_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1851_CL_TAG_OFFSET })

// Status register of cache line 1852
#define AXI_LLC_STATUS_STATUS_1852_REG_OFFSET 0x39e0
#define AXI_LLC_STATUS_STATUS_1852_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1852_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1852_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1852_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1852_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1852
#define AXI_LLC_STATUS_TAG_1852_REG_OFFSET 0x39e4
#define AXI_LLC_STATUS_TAG_1852_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1852_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1852_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1852_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1852_CL_TAG_OFFSET })

// Status register of cache line 1853
#define AXI_LLC_STATUS_STATUS_1853_REG_OFFSET 0x39e8
#define AXI_LLC_STATUS_STATUS_1853_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1853_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1853_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1853_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1853_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1853
#define AXI_LLC_STATUS_TAG_1853_REG_OFFSET 0x39ec
#define AXI_LLC_STATUS_TAG_1853_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1853_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1853_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1853_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1853_CL_TAG_OFFSET })

// Status register of cache line 1854
#define AXI_LLC_STATUS_STATUS_1854_REG_OFFSET 0x39f0
#define AXI_LLC_STATUS_STATUS_1854_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1854_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1854_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1854_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1854_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1854
#define AXI_LLC_STATUS_TAG_1854_REG_OFFSET 0x39f4
#define AXI_LLC_STATUS_TAG_1854_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1854_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1854_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1854_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1854_CL_TAG_OFFSET })

// Status register of cache line 1855
#define AXI_LLC_STATUS_STATUS_1855_REG_OFFSET 0x39f8
#define AXI_LLC_STATUS_STATUS_1855_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1855_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1855_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1855_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1855_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1855
#define AXI_LLC_STATUS_TAG_1855_REG_OFFSET 0x39fc
#define AXI_LLC_STATUS_TAG_1855_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1855_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1855_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1855_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1855_CL_TAG_OFFSET })

// Status register of cache line 1856
#define AXI_LLC_STATUS_STATUS_1856_REG_OFFSET 0x3a00
#define AXI_LLC_STATUS_STATUS_1856_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1856_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1856_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1856_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1856_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1856
#define AXI_LLC_STATUS_TAG_1856_REG_OFFSET 0x3a04
#define AXI_LLC_STATUS_TAG_1856_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1856_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1856_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1856_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1856_CL_TAG_OFFSET })

// Status register of cache line 1857
#define AXI_LLC_STATUS_STATUS_1857_REG_OFFSET 0x3a08
#define AXI_LLC_STATUS_STATUS_1857_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1857_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1857_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1857_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1857_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1857
#define AXI_LLC_STATUS_TAG_1857_REG_OFFSET 0x3a0c
#define AXI_LLC_STATUS_TAG_1857_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1857_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1857_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1857_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1857_CL_TAG_OFFSET })

// Status register of cache line 1858
#define AXI_LLC_STATUS_STATUS_1858_REG_OFFSET 0x3a10
#define AXI_LLC_STATUS_STATUS_1858_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1858_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1858_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1858_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1858_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1858
#define AXI_LLC_STATUS_TAG_1858_REG_OFFSET 0x3a14
#define AXI_LLC_STATUS_TAG_1858_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1858_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1858_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1858_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1858_CL_TAG_OFFSET })

// Status register of cache line 1859
#define AXI_LLC_STATUS_STATUS_1859_REG_OFFSET 0x3a18
#define AXI_LLC_STATUS_STATUS_1859_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1859_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1859_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1859_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1859_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1859
#define AXI_LLC_STATUS_TAG_1859_REG_OFFSET 0x3a1c
#define AXI_LLC_STATUS_TAG_1859_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1859_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1859_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1859_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1859_CL_TAG_OFFSET })

// Status register of cache line 1860
#define AXI_LLC_STATUS_STATUS_1860_REG_OFFSET 0x3a20
#define AXI_LLC_STATUS_STATUS_1860_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1860_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1860_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1860_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1860_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1860
#define AXI_LLC_STATUS_TAG_1860_REG_OFFSET 0x3a24
#define AXI_LLC_STATUS_TAG_1860_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1860_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1860_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1860_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1860_CL_TAG_OFFSET })

// Status register of cache line 1861
#define AXI_LLC_STATUS_STATUS_1861_REG_OFFSET 0x3a28
#define AXI_LLC_STATUS_STATUS_1861_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1861_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1861_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1861_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1861_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1861
#define AXI_LLC_STATUS_TAG_1861_REG_OFFSET 0x3a2c
#define AXI_LLC_STATUS_TAG_1861_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1861_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1861_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1861_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1861_CL_TAG_OFFSET })

// Status register of cache line 1862
#define AXI_LLC_STATUS_STATUS_1862_REG_OFFSET 0x3a30
#define AXI_LLC_STATUS_STATUS_1862_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1862_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1862_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1862_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1862_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1862
#define AXI_LLC_STATUS_TAG_1862_REG_OFFSET 0x3a34
#define AXI_LLC_STATUS_TAG_1862_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1862_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1862_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1862_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1862_CL_TAG_OFFSET })

// Status register of cache line 1863
#define AXI_LLC_STATUS_STATUS_1863_REG_OFFSET 0x3a38
#define AXI_LLC_STATUS_STATUS_1863_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1863_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1863_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1863_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1863_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1863
#define AXI_LLC_STATUS_TAG_1863_REG_OFFSET 0x3a3c
#define AXI_LLC_STATUS_TAG_1863_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1863_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1863_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1863_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1863_CL_TAG_OFFSET })

// Status register of cache line 1864
#define AXI_LLC_STATUS_STATUS_1864_REG_OFFSET 0x3a40
#define AXI_LLC_STATUS_STATUS_1864_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1864_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1864_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1864_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1864_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1864
#define AXI_LLC_STATUS_TAG_1864_REG_OFFSET 0x3a44
#define AXI_LLC_STATUS_TAG_1864_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1864_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1864_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1864_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1864_CL_TAG_OFFSET })

// Status register of cache line 1865
#define AXI_LLC_STATUS_STATUS_1865_REG_OFFSET 0x3a48
#define AXI_LLC_STATUS_STATUS_1865_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1865_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1865_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1865_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1865_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1865
#define AXI_LLC_STATUS_TAG_1865_REG_OFFSET 0x3a4c
#define AXI_LLC_STATUS_TAG_1865_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1865_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1865_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1865_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1865_CL_TAG_OFFSET })

// Status register of cache line 1866
#define AXI_LLC_STATUS_STATUS_1866_REG_OFFSET 0x3a50
#define AXI_LLC_STATUS_STATUS_1866_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1866_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1866_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1866_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1866_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1866
#define AXI_LLC_STATUS_TAG_1866_REG_OFFSET 0x3a54
#define AXI_LLC_STATUS_TAG_1866_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1866_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1866_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1866_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1866_CL_TAG_OFFSET })

// Status register of cache line 1867
#define AXI_LLC_STATUS_STATUS_1867_REG_OFFSET 0x3a58
#define AXI_LLC_STATUS_STATUS_1867_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1867_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1867_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1867_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1867_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1867
#define AXI_LLC_STATUS_TAG_1867_REG_OFFSET 0x3a5c
#define AXI_LLC_STATUS_TAG_1867_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1867_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1867_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1867_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1867_CL_TAG_OFFSET })

// Status register of cache line 1868
#define AXI_LLC_STATUS_STATUS_1868_REG_OFFSET 0x3a60
#define AXI_LLC_STATUS_STATUS_1868_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1868_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1868_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1868_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1868_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1868
#define AXI_LLC_STATUS_TAG_1868_REG_OFFSET 0x3a64
#define AXI_LLC_STATUS_TAG_1868_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1868_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1868_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1868_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1868_CL_TAG_OFFSET })

// Status register of cache line 1869
#define AXI_LLC_STATUS_STATUS_1869_REG_OFFSET 0x3a68
#define AXI_LLC_STATUS_STATUS_1869_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1869_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1869_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1869_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1869_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1869
#define AXI_LLC_STATUS_TAG_1869_REG_OFFSET 0x3a6c
#define AXI_LLC_STATUS_TAG_1869_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1869_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1869_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1869_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1869_CL_TAG_OFFSET })

// Status register of cache line 1870
#define AXI_LLC_STATUS_STATUS_1870_REG_OFFSET 0x3a70
#define AXI_LLC_STATUS_STATUS_1870_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1870_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1870_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1870_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1870_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1870
#define AXI_LLC_STATUS_TAG_1870_REG_OFFSET 0x3a74
#define AXI_LLC_STATUS_TAG_1870_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1870_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1870_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1870_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1870_CL_TAG_OFFSET })

// Status register of cache line 1871
#define AXI_LLC_STATUS_STATUS_1871_REG_OFFSET 0x3a78
#define AXI_LLC_STATUS_STATUS_1871_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1871_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1871_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1871_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1871_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1871
#define AXI_LLC_STATUS_TAG_1871_REG_OFFSET 0x3a7c
#define AXI_LLC_STATUS_TAG_1871_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1871_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1871_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1871_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1871_CL_TAG_OFFSET })

// Status register of cache line 1872
#define AXI_LLC_STATUS_STATUS_1872_REG_OFFSET 0x3a80
#define AXI_LLC_STATUS_STATUS_1872_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1872_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1872_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1872_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1872_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1872
#define AXI_LLC_STATUS_TAG_1872_REG_OFFSET 0x3a84
#define AXI_LLC_STATUS_TAG_1872_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1872_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1872_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1872_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1872_CL_TAG_OFFSET })

// Status register of cache line 1873
#define AXI_LLC_STATUS_STATUS_1873_REG_OFFSET 0x3a88
#define AXI_LLC_STATUS_STATUS_1873_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1873_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1873_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1873_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1873_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1873
#define AXI_LLC_STATUS_TAG_1873_REG_OFFSET 0x3a8c
#define AXI_LLC_STATUS_TAG_1873_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1873_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1873_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1873_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1873_CL_TAG_OFFSET })

// Status register of cache line 1874
#define AXI_LLC_STATUS_STATUS_1874_REG_OFFSET 0x3a90
#define AXI_LLC_STATUS_STATUS_1874_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1874_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1874_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1874_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1874_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1874
#define AXI_LLC_STATUS_TAG_1874_REG_OFFSET 0x3a94
#define AXI_LLC_STATUS_TAG_1874_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1874_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1874_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1874_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1874_CL_TAG_OFFSET })

// Status register of cache line 1875
#define AXI_LLC_STATUS_STATUS_1875_REG_OFFSET 0x3a98
#define AXI_LLC_STATUS_STATUS_1875_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1875_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1875_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1875_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1875_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1875
#define AXI_LLC_STATUS_TAG_1875_REG_OFFSET 0x3a9c
#define AXI_LLC_STATUS_TAG_1875_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1875_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1875_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1875_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1875_CL_TAG_OFFSET })

// Status register of cache line 1876
#define AXI_LLC_STATUS_STATUS_1876_REG_OFFSET 0x3aa0
#define AXI_LLC_STATUS_STATUS_1876_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1876_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1876_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1876_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1876_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1876
#define AXI_LLC_STATUS_TAG_1876_REG_OFFSET 0x3aa4
#define AXI_LLC_STATUS_TAG_1876_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1876_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1876_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1876_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1876_CL_TAG_OFFSET })

// Status register of cache line 1877
#define AXI_LLC_STATUS_STATUS_1877_REG_OFFSET 0x3aa8
#define AXI_LLC_STATUS_STATUS_1877_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1877_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1877_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1877_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1877_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1877
#define AXI_LLC_STATUS_TAG_1877_REG_OFFSET 0x3aac
#define AXI_LLC_STATUS_TAG_1877_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1877_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1877_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1877_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1877_CL_TAG_OFFSET })

// Status register of cache line 1878
#define AXI_LLC_STATUS_STATUS_1878_REG_OFFSET 0x3ab0
#define AXI_LLC_STATUS_STATUS_1878_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1878_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1878_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1878_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1878_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1878
#define AXI_LLC_STATUS_TAG_1878_REG_OFFSET 0x3ab4
#define AXI_LLC_STATUS_TAG_1878_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1878_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1878_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1878_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1878_CL_TAG_OFFSET })

// Status register of cache line 1879
#define AXI_LLC_STATUS_STATUS_1879_REG_OFFSET 0x3ab8
#define AXI_LLC_STATUS_STATUS_1879_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1879_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1879_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1879_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1879_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1879
#define AXI_LLC_STATUS_TAG_1879_REG_OFFSET 0x3abc
#define AXI_LLC_STATUS_TAG_1879_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1879_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1879_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1879_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1879_CL_TAG_OFFSET })

// Status register of cache line 1880
#define AXI_LLC_STATUS_STATUS_1880_REG_OFFSET 0x3ac0
#define AXI_LLC_STATUS_STATUS_1880_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1880_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1880_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1880_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1880_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1880
#define AXI_LLC_STATUS_TAG_1880_REG_OFFSET 0x3ac4
#define AXI_LLC_STATUS_TAG_1880_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1880_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1880_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1880_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1880_CL_TAG_OFFSET })

// Status register of cache line 1881
#define AXI_LLC_STATUS_STATUS_1881_REG_OFFSET 0x3ac8
#define AXI_LLC_STATUS_STATUS_1881_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1881_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1881_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1881_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1881_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1881
#define AXI_LLC_STATUS_TAG_1881_REG_OFFSET 0x3acc
#define AXI_LLC_STATUS_TAG_1881_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1881_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1881_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1881_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1881_CL_TAG_OFFSET })

// Status register of cache line 1882
#define AXI_LLC_STATUS_STATUS_1882_REG_OFFSET 0x3ad0
#define AXI_LLC_STATUS_STATUS_1882_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1882_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1882_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1882_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1882_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1882
#define AXI_LLC_STATUS_TAG_1882_REG_OFFSET 0x3ad4
#define AXI_LLC_STATUS_TAG_1882_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1882_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1882_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1882_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1882_CL_TAG_OFFSET })

// Status register of cache line 1883
#define AXI_LLC_STATUS_STATUS_1883_REG_OFFSET 0x3ad8
#define AXI_LLC_STATUS_STATUS_1883_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1883_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1883_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1883_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1883_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1883
#define AXI_LLC_STATUS_TAG_1883_REG_OFFSET 0x3adc
#define AXI_LLC_STATUS_TAG_1883_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1883_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1883_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1883_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1883_CL_TAG_OFFSET })

// Status register of cache line 1884
#define AXI_LLC_STATUS_STATUS_1884_REG_OFFSET 0x3ae0
#define AXI_LLC_STATUS_STATUS_1884_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1884_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1884_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1884_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1884_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1884
#define AXI_LLC_STATUS_TAG_1884_REG_OFFSET 0x3ae4
#define AXI_LLC_STATUS_TAG_1884_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1884_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1884_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1884_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1884_CL_TAG_OFFSET })

// Status register of cache line 1885
#define AXI_LLC_STATUS_STATUS_1885_REG_OFFSET 0x3ae8
#define AXI_LLC_STATUS_STATUS_1885_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1885_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1885_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1885_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1885_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1885
#define AXI_LLC_STATUS_TAG_1885_REG_OFFSET 0x3aec
#define AXI_LLC_STATUS_TAG_1885_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1885_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1885_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1885_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1885_CL_TAG_OFFSET })

// Status register of cache line 1886
#define AXI_LLC_STATUS_STATUS_1886_REG_OFFSET 0x3af0
#define AXI_LLC_STATUS_STATUS_1886_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1886_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1886_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1886_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1886_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1886
#define AXI_LLC_STATUS_TAG_1886_REG_OFFSET 0x3af4
#define AXI_LLC_STATUS_TAG_1886_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1886_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1886_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1886_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1886_CL_TAG_OFFSET })

// Status register of cache line 1887
#define AXI_LLC_STATUS_STATUS_1887_REG_OFFSET 0x3af8
#define AXI_LLC_STATUS_STATUS_1887_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1887_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1887_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1887_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1887_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1887
#define AXI_LLC_STATUS_TAG_1887_REG_OFFSET 0x3afc
#define AXI_LLC_STATUS_TAG_1887_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1887_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1887_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1887_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1887_CL_TAG_OFFSET })

// Status register of cache line 1888
#define AXI_LLC_STATUS_STATUS_1888_REG_OFFSET 0x3b00
#define AXI_LLC_STATUS_STATUS_1888_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1888_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1888_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1888_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1888_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1888
#define AXI_LLC_STATUS_TAG_1888_REG_OFFSET 0x3b04
#define AXI_LLC_STATUS_TAG_1888_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1888_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1888_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1888_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1888_CL_TAG_OFFSET })

// Status register of cache line 1889
#define AXI_LLC_STATUS_STATUS_1889_REG_OFFSET 0x3b08
#define AXI_LLC_STATUS_STATUS_1889_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1889_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1889_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1889_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1889_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1889
#define AXI_LLC_STATUS_TAG_1889_REG_OFFSET 0x3b0c
#define AXI_LLC_STATUS_TAG_1889_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1889_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1889_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1889_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1889_CL_TAG_OFFSET })

// Status register of cache line 1890
#define AXI_LLC_STATUS_STATUS_1890_REG_OFFSET 0x3b10
#define AXI_LLC_STATUS_STATUS_1890_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1890_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1890_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1890_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1890_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1890
#define AXI_LLC_STATUS_TAG_1890_REG_OFFSET 0x3b14
#define AXI_LLC_STATUS_TAG_1890_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1890_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1890_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1890_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1890_CL_TAG_OFFSET })

// Status register of cache line 1891
#define AXI_LLC_STATUS_STATUS_1891_REG_OFFSET 0x3b18
#define AXI_LLC_STATUS_STATUS_1891_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1891_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1891_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1891_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1891_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1891
#define AXI_LLC_STATUS_TAG_1891_REG_OFFSET 0x3b1c
#define AXI_LLC_STATUS_TAG_1891_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1891_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1891_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1891_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1891_CL_TAG_OFFSET })

// Status register of cache line 1892
#define AXI_LLC_STATUS_STATUS_1892_REG_OFFSET 0x3b20
#define AXI_LLC_STATUS_STATUS_1892_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1892_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1892_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1892_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1892_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1892
#define AXI_LLC_STATUS_TAG_1892_REG_OFFSET 0x3b24
#define AXI_LLC_STATUS_TAG_1892_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1892_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1892_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1892_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1892_CL_TAG_OFFSET })

// Status register of cache line 1893
#define AXI_LLC_STATUS_STATUS_1893_REG_OFFSET 0x3b28
#define AXI_LLC_STATUS_STATUS_1893_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1893_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1893_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1893_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1893_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1893
#define AXI_LLC_STATUS_TAG_1893_REG_OFFSET 0x3b2c
#define AXI_LLC_STATUS_TAG_1893_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1893_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1893_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1893_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1893_CL_TAG_OFFSET })

// Status register of cache line 1894
#define AXI_LLC_STATUS_STATUS_1894_REG_OFFSET 0x3b30
#define AXI_LLC_STATUS_STATUS_1894_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1894_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1894_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1894_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1894_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1894
#define AXI_LLC_STATUS_TAG_1894_REG_OFFSET 0x3b34
#define AXI_LLC_STATUS_TAG_1894_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1894_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1894_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1894_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1894_CL_TAG_OFFSET })

// Status register of cache line 1895
#define AXI_LLC_STATUS_STATUS_1895_REG_OFFSET 0x3b38
#define AXI_LLC_STATUS_STATUS_1895_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1895_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1895_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1895_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1895_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1895
#define AXI_LLC_STATUS_TAG_1895_REG_OFFSET 0x3b3c
#define AXI_LLC_STATUS_TAG_1895_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1895_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1895_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1895_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1895_CL_TAG_OFFSET })

// Status register of cache line 1896
#define AXI_LLC_STATUS_STATUS_1896_REG_OFFSET 0x3b40
#define AXI_LLC_STATUS_STATUS_1896_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1896_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1896_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1896_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1896_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1896
#define AXI_LLC_STATUS_TAG_1896_REG_OFFSET 0x3b44
#define AXI_LLC_STATUS_TAG_1896_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1896_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1896_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1896_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1896_CL_TAG_OFFSET })

// Status register of cache line 1897
#define AXI_LLC_STATUS_STATUS_1897_REG_OFFSET 0x3b48
#define AXI_LLC_STATUS_STATUS_1897_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1897_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1897_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1897_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1897_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1897
#define AXI_LLC_STATUS_TAG_1897_REG_OFFSET 0x3b4c
#define AXI_LLC_STATUS_TAG_1897_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1897_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1897_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1897_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1897_CL_TAG_OFFSET })

// Status register of cache line 1898
#define AXI_LLC_STATUS_STATUS_1898_REG_OFFSET 0x3b50
#define AXI_LLC_STATUS_STATUS_1898_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1898_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1898_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1898_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1898_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1898
#define AXI_LLC_STATUS_TAG_1898_REG_OFFSET 0x3b54
#define AXI_LLC_STATUS_TAG_1898_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1898_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1898_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1898_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1898_CL_TAG_OFFSET })

// Status register of cache line 1899
#define AXI_LLC_STATUS_STATUS_1899_REG_OFFSET 0x3b58
#define AXI_LLC_STATUS_STATUS_1899_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1899_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1899_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1899_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1899_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1899
#define AXI_LLC_STATUS_TAG_1899_REG_OFFSET 0x3b5c
#define AXI_LLC_STATUS_TAG_1899_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1899_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1899_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1899_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1899_CL_TAG_OFFSET })

// Status register of cache line 1900
#define AXI_LLC_STATUS_STATUS_1900_REG_OFFSET 0x3b60
#define AXI_LLC_STATUS_STATUS_1900_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1900_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1900_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1900_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1900_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1900
#define AXI_LLC_STATUS_TAG_1900_REG_OFFSET 0x3b64
#define AXI_LLC_STATUS_TAG_1900_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1900_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1900_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1900_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1900_CL_TAG_OFFSET })

// Status register of cache line 1901
#define AXI_LLC_STATUS_STATUS_1901_REG_OFFSET 0x3b68
#define AXI_LLC_STATUS_STATUS_1901_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1901_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1901_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1901_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1901_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1901
#define AXI_LLC_STATUS_TAG_1901_REG_OFFSET 0x3b6c
#define AXI_LLC_STATUS_TAG_1901_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1901_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1901_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1901_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1901_CL_TAG_OFFSET })

// Status register of cache line 1902
#define AXI_LLC_STATUS_STATUS_1902_REG_OFFSET 0x3b70
#define AXI_LLC_STATUS_STATUS_1902_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1902_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1902_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1902_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1902_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1902
#define AXI_LLC_STATUS_TAG_1902_REG_OFFSET 0x3b74
#define AXI_LLC_STATUS_TAG_1902_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1902_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1902_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1902_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1902_CL_TAG_OFFSET })

// Status register of cache line 1903
#define AXI_LLC_STATUS_STATUS_1903_REG_OFFSET 0x3b78
#define AXI_LLC_STATUS_STATUS_1903_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1903_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1903_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1903_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1903_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1903
#define AXI_LLC_STATUS_TAG_1903_REG_OFFSET 0x3b7c
#define AXI_LLC_STATUS_TAG_1903_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1903_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1903_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1903_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1903_CL_TAG_OFFSET })

// Status register of cache line 1904
#define AXI_LLC_STATUS_STATUS_1904_REG_OFFSET 0x3b80
#define AXI_LLC_STATUS_STATUS_1904_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1904_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1904_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1904_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1904_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1904
#define AXI_LLC_STATUS_TAG_1904_REG_OFFSET 0x3b84
#define AXI_LLC_STATUS_TAG_1904_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1904_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1904_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1904_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1904_CL_TAG_OFFSET })

// Status register of cache line 1905
#define AXI_LLC_STATUS_STATUS_1905_REG_OFFSET 0x3b88
#define AXI_LLC_STATUS_STATUS_1905_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1905_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1905_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1905_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1905_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1905
#define AXI_LLC_STATUS_TAG_1905_REG_OFFSET 0x3b8c
#define AXI_LLC_STATUS_TAG_1905_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1905_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1905_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1905_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1905_CL_TAG_OFFSET })

// Status register of cache line 1906
#define AXI_LLC_STATUS_STATUS_1906_REG_OFFSET 0x3b90
#define AXI_LLC_STATUS_STATUS_1906_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1906_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1906_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1906_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1906_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1906
#define AXI_LLC_STATUS_TAG_1906_REG_OFFSET 0x3b94
#define AXI_LLC_STATUS_TAG_1906_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1906_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1906_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1906_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1906_CL_TAG_OFFSET })

// Status register of cache line 1907
#define AXI_LLC_STATUS_STATUS_1907_REG_OFFSET 0x3b98
#define AXI_LLC_STATUS_STATUS_1907_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1907_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1907_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1907_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1907_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1907
#define AXI_LLC_STATUS_TAG_1907_REG_OFFSET 0x3b9c
#define AXI_LLC_STATUS_TAG_1907_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1907_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1907_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1907_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1907_CL_TAG_OFFSET })

// Status register of cache line 1908
#define AXI_LLC_STATUS_STATUS_1908_REG_OFFSET 0x3ba0
#define AXI_LLC_STATUS_STATUS_1908_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1908_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1908_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1908_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1908_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1908
#define AXI_LLC_STATUS_TAG_1908_REG_OFFSET 0x3ba4
#define AXI_LLC_STATUS_TAG_1908_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1908_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1908_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1908_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1908_CL_TAG_OFFSET })

// Status register of cache line 1909
#define AXI_LLC_STATUS_STATUS_1909_REG_OFFSET 0x3ba8
#define AXI_LLC_STATUS_STATUS_1909_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1909_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1909_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1909_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1909_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1909
#define AXI_LLC_STATUS_TAG_1909_REG_OFFSET 0x3bac
#define AXI_LLC_STATUS_TAG_1909_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1909_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1909_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1909_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1909_CL_TAG_OFFSET })

// Status register of cache line 1910
#define AXI_LLC_STATUS_STATUS_1910_REG_OFFSET 0x3bb0
#define AXI_LLC_STATUS_STATUS_1910_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1910_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1910_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1910_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1910_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1910
#define AXI_LLC_STATUS_TAG_1910_REG_OFFSET 0x3bb4
#define AXI_LLC_STATUS_TAG_1910_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1910_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1910_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1910_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1910_CL_TAG_OFFSET })

// Status register of cache line 1911
#define AXI_LLC_STATUS_STATUS_1911_REG_OFFSET 0x3bb8
#define AXI_LLC_STATUS_STATUS_1911_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1911_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1911_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1911_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1911_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1911
#define AXI_LLC_STATUS_TAG_1911_REG_OFFSET 0x3bbc
#define AXI_LLC_STATUS_TAG_1911_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1911_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1911_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1911_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1911_CL_TAG_OFFSET })

// Status register of cache line 1912
#define AXI_LLC_STATUS_STATUS_1912_REG_OFFSET 0x3bc0
#define AXI_LLC_STATUS_STATUS_1912_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1912_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1912_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1912_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1912_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1912
#define AXI_LLC_STATUS_TAG_1912_REG_OFFSET 0x3bc4
#define AXI_LLC_STATUS_TAG_1912_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1912_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1912_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1912_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1912_CL_TAG_OFFSET })

// Status register of cache line 1913
#define AXI_LLC_STATUS_STATUS_1913_REG_OFFSET 0x3bc8
#define AXI_LLC_STATUS_STATUS_1913_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1913_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1913_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1913_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1913_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1913
#define AXI_LLC_STATUS_TAG_1913_REG_OFFSET 0x3bcc
#define AXI_LLC_STATUS_TAG_1913_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1913_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1913_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1913_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1913_CL_TAG_OFFSET })

// Status register of cache line 1914
#define AXI_LLC_STATUS_STATUS_1914_REG_OFFSET 0x3bd0
#define AXI_LLC_STATUS_STATUS_1914_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1914_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1914_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1914_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1914_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1914
#define AXI_LLC_STATUS_TAG_1914_REG_OFFSET 0x3bd4
#define AXI_LLC_STATUS_TAG_1914_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1914_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1914_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1914_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1914_CL_TAG_OFFSET })

// Status register of cache line 1915
#define AXI_LLC_STATUS_STATUS_1915_REG_OFFSET 0x3bd8
#define AXI_LLC_STATUS_STATUS_1915_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1915_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1915_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1915_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1915_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1915
#define AXI_LLC_STATUS_TAG_1915_REG_OFFSET 0x3bdc
#define AXI_LLC_STATUS_TAG_1915_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1915_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1915_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1915_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1915_CL_TAG_OFFSET })

// Status register of cache line 1916
#define AXI_LLC_STATUS_STATUS_1916_REG_OFFSET 0x3be0
#define AXI_LLC_STATUS_STATUS_1916_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1916_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1916_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1916_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1916_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1916
#define AXI_LLC_STATUS_TAG_1916_REG_OFFSET 0x3be4
#define AXI_LLC_STATUS_TAG_1916_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1916_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1916_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1916_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1916_CL_TAG_OFFSET })

// Status register of cache line 1917
#define AXI_LLC_STATUS_STATUS_1917_REG_OFFSET 0x3be8
#define AXI_LLC_STATUS_STATUS_1917_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1917_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1917_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1917_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1917_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1917
#define AXI_LLC_STATUS_TAG_1917_REG_OFFSET 0x3bec
#define AXI_LLC_STATUS_TAG_1917_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1917_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1917_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1917_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1917_CL_TAG_OFFSET })

// Status register of cache line 1918
#define AXI_LLC_STATUS_STATUS_1918_REG_OFFSET 0x3bf0
#define AXI_LLC_STATUS_STATUS_1918_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1918_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1918_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1918_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1918_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1918
#define AXI_LLC_STATUS_TAG_1918_REG_OFFSET 0x3bf4
#define AXI_LLC_STATUS_TAG_1918_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1918_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1918_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1918_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1918_CL_TAG_OFFSET })

// Status register of cache line 1919
#define AXI_LLC_STATUS_STATUS_1919_REG_OFFSET 0x3bf8
#define AXI_LLC_STATUS_STATUS_1919_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1919_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1919_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1919_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1919_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1919
#define AXI_LLC_STATUS_TAG_1919_REG_OFFSET 0x3bfc
#define AXI_LLC_STATUS_TAG_1919_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1919_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1919_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1919_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1919_CL_TAG_OFFSET })

// Status register of cache line 1920
#define AXI_LLC_STATUS_STATUS_1920_REG_OFFSET 0x3c00
#define AXI_LLC_STATUS_STATUS_1920_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1920_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1920_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1920_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1920_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1920
#define AXI_LLC_STATUS_TAG_1920_REG_OFFSET 0x3c04
#define AXI_LLC_STATUS_TAG_1920_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1920_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1920_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1920_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1920_CL_TAG_OFFSET })

// Status register of cache line 1921
#define AXI_LLC_STATUS_STATUS_1921_REG_OFFSET 0x3c08
#define AXI_LLC_STATUS_STATUS_1921_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1921_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1921_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1921_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1921_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1921
#define AXI_LLC_STATUS_TAG_1921_REG_OFFSET 0x3c0c
#define AXI_LLC_STATUS_TAG_1921_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1921_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1921_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1921_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1921_CL_TAG_OFFSET })

// Status register of cache line 1922
#define AXI_LLC_STATUS_STATUS_1922_REG_OFFSET 0x3c10
#define AXI_LLC_STATUS_STATUS_1922_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1922_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1922_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1922_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1922_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1922
#define AXI_LLC_STATUS_TAG_1922_REG_OFFSET 0x3c14
#define AXI_LLC_STATUS_TAG_1922_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1922_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1922_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1922_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1922_CL_TAG_OFFSET })

// Status register of cache line 1923
#define AXI_LLC_STATUS_STATUS_1923_REG_OFFSET 0x3c18
#define AXI_LLC_STATUS_STATUS_1923_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1923_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1923_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1923_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1923_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1923
#define AXI_LLC_STATUS_TAG_1923_REG_OFFSET 0x3c1c
#define AXI_LLC_STATUS_TAG_1923_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1923_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1923_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1923_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1923_CL_TAG_OFFSET })

// Status register of cache line 1924
#define AXI_LLC_STATUS_STATUS_1924_REG_OFFSET 0x3c20
#define AXI_LLC_STATUS_STATUS_1924_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1924_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1924_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1924_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1924_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1924
#define AXI_LLC_STATUS_TAG_1924_REG_OFFSET 0x3c24
#define AXI_LLC_STATUS_TAG_1924_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1924_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1924_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1924_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1924_CL_TAG_OFFSET })

// Status register of cache line 1925
#define AXI_LLC_STATUS_STATUS_1925_REG_OFFSET 0x3c28
#define AXI_LLC_STATUS_STATUS_1925_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1925_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1925_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1925_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1925_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1925
#define AXI_LLC_STATUS_TAG_1925_REG_OFFSET 0x3c2c
#define AXI_LLC_STATUS_TAG_1925_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1925_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1925_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1925_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1925_CL_TAG_OFFSET })

// Status register of cache line 1926
#define AXI_LLC_STATUS_STATUS_1926_REG_OFFSET 0x3c30
#define AXI_LLC_STATUS_STATUS_1926_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1926_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1926_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1926_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1926_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1926
#define AXI_LLC_STATUS_TAG_1926_REG_OFFSET 0x3c34
#define AXI_LLC_STATUS_TAG_1926_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1926_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1926_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1926_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1926_CL_TAG_OFFSET })

// Status register of cache line 1927
#define AXI_LLC_STATUS_STATUS_1927_REG_OFFSET 0x3c38
#define AXI_LLC_STATUS_STATUS_1927_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1927_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1927_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1927_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1927_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1927
#define AXI_LLC_STATUS_TAG_1927_REG_OFFSET 0x3c3c
#define AXI_LLC_STATUS_TAG_1927_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1927_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1927_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1927_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1927_CL_TAG_OFFSET })

// Status register of cache line 1928
#define AXI_LLC_STATUS_STATUS_1928_REG_OFFSET 0x3c40
#define AXI_LLC_STATUS_STATUS_1928_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1928_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1928_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1928_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1928_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1928
#define AXI_LLC_STATUS_TAG_1928_REG_OFFSET 0x3c44
#define AXI_LLC_STATUS_TAG_1928_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1928_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1928_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1928_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1928_CL_TAG_OFFSET })

// Status register of cache line 1929
#define AXI_LLC_STATUS_STATUS_1929_REG_OFFSET 0x3c48
#define AXI_LLC_STATUS_STATUS_1929_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1929_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1929_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1929_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1929_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1929
#define AXI_LLC_STATUS_TAG_1929_REG_OFFSET 0x3c4c
#define AXI_LLC_STATUS_TAG_1929_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1929_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1929_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1929_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1929_CL_TAG_OFFSET })

// Status register of cache line 1930
#define AXI_LLC_STATUS_STATUS_1930_REG_OFFSET 0x3c50
#define AXI_LLC_STATUS_STATUS_1930_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1930_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1930_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1930_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1930_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1930
#define AXI_LLC_STATUS_TAG_1930_REG_OFFSET 0x3c54
#define AXI_LLC_STATUS_TAG_1930_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1930_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1930_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1930_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1930_CL_TAG_OFFSET })

// Status register of cache line 1931
#define AXI_LLC_STATUS_STATUS_1931_REG_OFFSET 0x3c58
#define AXI_LLC_STATUS_STATUS_1931_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1931_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1931_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1931_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1931_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1931
#define AXI_LLC_STATUS_TAG_1931_REG_OFFSET 0x3c5c
#define AXI_LLC_STATUS_TAG_1931_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1931_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1931_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1931_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1931_CL_TAG_OFFSET })

// Status register of cache line 1932
#define AXI_LLC_STATUS_STATUS_1932_REG_OFFSET 0x3c60
#define AXI_LLC_STATUS_STATUS_1932_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1932_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1932_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1932_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1932_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1932
#define AXI_LLC_STATUS_TAG_1932_REG_OFFSET 0x3c64
#define AXI_LLC_STATUS_TAG_1932_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1932_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1932_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1932_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1932_CL_TAG_OFFSET })

// Status register of cache line 1933
#define AXI_LLC_STATUS_STATUS_1933_REG_OFFSET 0x3c68
#define AXI_LLC_STATUS_STATUS_1933_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1933_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1933_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1933_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1933_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1933
#define AXI_LLC_STATUS_TAG_1933_REG_OFFSET 0x3c6c
#define AXI_LLC_STATUS_TAG_1933_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1933_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1933_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1933_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1933_CL_TAG_OFFSET })

// Status register of cache line 1934
#define AXI_LLC_STATUS_STATUS_1934_REG_OFFSET 0x3c70
#define AXI_LLC_STATUS_STATUS_1934_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1934_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1934_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1934_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1934_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1934
#define AXI_LLC_STATUS_TAG_1934_REG_OFFSET 0x3c74
#define AXI_LLC_STATUS_TAG_1934_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1934_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1934_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1934_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1934_CL_TAG_OFFSET })

// Status register of cache line 1935
#define AXI_LLC_STATUS_STATUS_1935_REG_OFFSET 0x3c78
#define AXI_LLC_STATUS_STATUS_1935_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1935_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1935_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1935_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1935_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1935
#define AXI_LLC_STATUS_TAG_1935_REG_OFFSET 0x3c7c
#define AXI_LLC_STATUS_TAG_1935_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1935_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1935_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1935_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1935_CL_TAG_OFFSET })

// Status register of cache line 1936
#define AXI_LLC_STATUS_STATUS_1936_REG_OFFSET 0x3c80
#define AXI_LLC_STATUS_STATUS_1936_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1936_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1936_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1936_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1936_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1936
#define AXI_LLC_STATUS_TAG_1936_REG_OFFSET 0x3c84
#define AXI_LLC_STATUS_TAG_1936_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1936_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1936_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1936_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1936_CL_TAG_OFFSET })

// Status register of cache line 1937
#define AXI_LLC_STATUS_STATUS_1937_REG_OFFSET 0x3c88
#define AXI_LLC_STATUS_STATUS_1937_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1937_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1937_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1937_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1937_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1937
#define AXI_LLC_STATUS_TAG_1937_REG_OFFSET 0x3c8c
#define AXI_LLC_STATUS_TAG_1937_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1937_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1937_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1937_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1937_CL_TAG_OFFSET })

// Status register of cache line 1938
#define AXI_LLC_STATUS_STATUS_1938_REG_OFFSET 0x3c90
#define AXI_LLC_STATUS_STATUS_1938_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1938_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1938_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1938_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1938_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1938
#define AXI_LLC_STATUS_TAG_1938_REG_OFFSET 0x3c94
#define AXI_LLC_STATUS_TAG_1938_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1938_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1938_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1938_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1938_CL_TAG_OFFSET })

// Status register of cache line 1939
#define AXI_LLC_STATUS_STATUS_1939_REG_OFFSET 0x3c98
#define AXI_LLC_STATUS_STATUS_1939_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1939_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1939_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1939_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1939_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1939
#define AXI_LLC_STATUS_TAG_1939_REG_OFFSET 0x3c9c
#define AXI_LLC_STATUS_TAG_1939_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1939_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1939_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1939_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1939_CL_TAG_OFFSET })

// Status register of cache line 1940
#define AXI_LLC_STATUS_STATUS_1940_REG_OFFSET 0x3ca0
#define AXI_LLC_STATUS_STATUS_1940_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1940_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1940_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1940_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1940_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1940
#define AXI_LLC_STATUS_TAG_1940_REG_OFFSET 0x3ca4
#define AXI_LLC_STATUS_TAG_1940_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1940_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1940_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1940_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1940_CL_TAG_OFFSET })

// Status register of cache line 1941
#define AXI_LLC_STATUS_STATUS_1941_REG_OFFSET 0x3ca8
#define AXI_LLC_STATUS_STATUS_1941_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1941_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1941_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1941_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1941_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1941
#define AXI_LLC_STATUS_TAG_1941_REG_OFFSET 0x3cac
#define AXI_LLC_STATUS_TAG_1941_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1941_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1941_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1941_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1941_CL_TAG_OFFSET })

// Status register of cache line 1942
#define AXI_LLC_STATUS_STATUS_1942_REG_OFFSET 0x3cb0
#define AXI_LLC_STATUS_STATUS_1942_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1942_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1942_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1942_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1942_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1942
#define AXI_LLC_STATUS_TAG_1942_REG_OFFSET 0x3cb4
#define AXI_LLC_STATUS_TAG_1942_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1942_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1942_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1942_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1942_CL_TAG_OFFSET })

// Status register of cache line 1943
#define AXI_LLC_STATUS_STATUS_1943_REG_OFFSET 0x3cb8
#define AXI_LLC_STATUS_STATUS_1943_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1943_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1943_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1943_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1943_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1943
#define AXI_LLC_STATUS_TAG_1943_REG_OFFSET 0x3cbc
#define AXI_LLC_STATUS_TAG_1943_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1943_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1943_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1943_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1943_CL_TAG_OFFSET })

// Status register of cache line 1944
#define AXI_LLC_STATUS_STATUS_1944_REG_OFFSET 0x3cc0
#define AXI_LLC_STATUS_STATUS_1944_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1944_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1944_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1944_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1944_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1944
#define AXI_LLC_STATUS_TAG_1944_REG_OFFSET 0x3cc4
#define AXI_LLC_STATUS_TAG_1944_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1944_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1944_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1944_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1944_CL_TAG_OFFSET })

// Status register of cache line 1945
#define AXI_LLC_STATUS_STATUS_1945_REG_OFFSET 0x3cc8
#define AXI_LLC_STATUS_STATUS_1945_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1945_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1945_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1945_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1945_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1945
#define AXI_LLC_STATUS_TAG_1945_REG_OFFSET 0x3ccc
#define AXI_LLC_STATUS_TAG_1945_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1945_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1945_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1945_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1945_CL_TAG_OFFSET })

// Status register of cache line 1946
#define AXI_LLC_STATUS_STATUS_1946_REG_OFFSET 0x3cd0
#define AXI_LLC_STATUS_STATUS_1946_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1946_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1946_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1946_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1946_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1946
#define AXI_LLC_STATUS_TAG_1946_REG_OFFSET 0x3cd4
#define AXI_LLC_STATUS_TAG_1946_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1946_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1946_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1946_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1946_CL_TAG_OFFSET })

// Status register of cache line 1947
#define AXI_LLC_STATUS_STATUS_1947_REG_OFFSET 0x3cd8
#define AXI_LLC_STATUS_STATUS_1947_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1947_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1947_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1947_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1947_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1947
#define AXI_LLC_STATUS_TAG_1947_REG_OFFSET 0x3cdc
#define AXI_LLC_STATUS_TAG_1947_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1947_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1947_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1947_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1947_CL_TAG_OFFSET })

// Status register of cache line 1948
#define AXI_LLC_STATUS_STATUS_1948_REG_OFFSET 0x3ce0
#define AXI_LLC_STATUS_STATUS_1948_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1948_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1948_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1948_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1948_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1948
#define AXI_LLC_STATUS_TAG_1948_REG_OFFSET 0x3ce4
#define AXI_LLC_STATUS_TAG_1948_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1948_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1948_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1948_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1948_CL_TAG_OFFSET })

// Status register of cache line 1949
#define AXI_LLC_STATUS_STATUS_1949_REG_OFFSET 0x3ce8
#define AXI_LLC_STATUS_STATUS_1949_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1949_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1949_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1949_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1949_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1949
#define AXI_LLC_STATUS_TAG_1949_REG_OFFSET 0x3cec
#define AXI_LLC_STATUS_TAG_1949_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1949_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1949_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1949_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1949_CL_TAG_OFFSET })

// Status register of cache line 1950
#define AXI_LLC_STATUS_STATUS_1950_REG_OFFSET 0x3cf0
#define AXI_LLC_STATUS_STATUS_1950_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1950_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1950_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1950_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1950_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1950
#define AXI_LLC_STATUS_TAG_1950_REG_OFFSET 0x3cf4
#define AXI_LLC_STATUS_TAG_1950_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1950_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1950_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1950_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1950_CL_TAG_OFFSET })

// Status register of cache line 1951
#define AXI_LLC_STATUS_STATUS_1951_REG_OFFSET 0x3cf8
#define AXI_LLC_STATUS_STATUS_1951_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1951_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1951_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1951_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1951_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1951
#define AXI_LLC_STATUS_TAG_1951_REG_OFFSET 0x3cfc
#define AXI_LLC_STATUS_TAG_1951_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1951_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1951_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1951_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1951_CL_TAG_OFFSET })

// Status register of cache line 1952
#define AXI_LLC_STATUS_STATUS_1952_REG_OFFSET 0x3d00
#define AXI_LLC_STATUS_STATUS_1952_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1952_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1952_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1952_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1952_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1952
#define AXI_LLC_STATUS_TAG_1952_REG_OFFSET 0x3d04
#define AXI_LLC_STATUS_TAG_1952_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1952_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1952_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1952_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1952_CL_TAG_OFFSET })

// Status register of cache line 1953
#define AXI_LLC_STATUS_STATUS_1953_REG_OFFSET 0x3d08
#define AXI_LLC_STATUS_STATUS_1953_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1953_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1953_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1953_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1953_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1953
#define AXI_LLC_STATUS_TAG_1953_REG_OFFSET 0x3d0c
#define AXI_LLC_STATUS_TAG_1953_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1953_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1953_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1953_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1953_CL_TAG_OFFSET })

// Status register of cache line 1954
#define AXI_LLC_STATUS_STATUS_1954_REG_OFFSET 0x3d10
#define AXI_LLC_STATUS_STATUS_1954_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1954_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1954_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1954_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1954_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1954
#define AXI_LLC_STATUS_TAG_1954_REG_OFFSET 0x3d14
#define AXI_LLC_STATUS_TAG_1954_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1954_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1954_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1954_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1954_CL_TAG_OFFSET })

// Status register of cache line 1955
#define AXI_LLC_STATUS_STATUS_1955_REG_OFFSET 0x3d18
#define AXI_LLC_STATUS_STATUS_1955_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1955_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1955_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1955_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1955_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1955
#define AXI_LLC_STATUS_TAG_1955_REG_OFFSET 0x3d1c
#define AXI_LLC_STATUS_TAG_1955_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1955_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1955_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1955_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1955_CL_TAG_OFFSET })

// Status register of cache line 1956
#define AXI_LLC_STATUS_STATUS_1956_REG_OFFSET 0x3d20
#define AXI_LLC_STATUS_STATUS_1956_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1956_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1956_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1956_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1956_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1956
#define AXI_LLC_STATUS_TAG_1956_REG_OFFSET 0x3d24
#define AXI_LLC_STATUS_TAG_1956_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1956_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1956_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1956_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1956_CL_TAG_OFFSET })

// Status register of cache line 1957
#define AXI_LLC_STATUS_STATUS_1957_REG_OFFSET 0x3d28
#define AXI_LLC_STATUS_STATUS_1957_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1957_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1957_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1957_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1957_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1957
#define AXI_LLC_STATUS_TAG_1957_REG_OFFSET 0x3d2c
#define AXI_LLC_STATUS_TAG_1957_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1957_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1957_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1957_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1957_CL_TAG_OFFSET })

// Status register of cache line 1958
#define AXI_LLC_STATUS_STATUS_1958_REG_OFFSET 0x3d30
#define AXI_LLC_STATUS_STATUS_1958_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1958_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1958_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1958_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1958_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1958
#define AXI_LLC_STATUS_TAG_1958_REG_OFFSET 0x3d34
#define AXI_LLC_STATUS_TAG_1958_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1958_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1958_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1958_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1958_CL_TAG_OFFSET })

// Status register of cache line 1959
#define AXI_LLC_STATUS_STATUS_1959_REG_OFFSET 0x3d38
#define AXI_LLC_STATUS_STATUS_1959_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1959_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1959_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1959_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1959_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1959
#define AXI_LLC_STATUS_TAG_1959_REG_OFFSET 0x3d3c
#define AXI_LLC_STATUS_TAG_1959_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1959_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1959_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1959_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1959_CL_TAG_OFFSET })

// Status register of cache line 1960
#define AXI_LLC_STATUS_STATUS_1960_REG_OFFSET 0x3d40
#define AXI_LLC_STATUS_STATUS_1960_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1960_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1960_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1960_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1960_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1960
#define AXI_LLC_STATUS_TAG_1960_REG_OFFSET 0x3d44
#define AXI_LLC_STATUS_TAG_1960_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1960_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1960_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1960_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1960_CL_TAG_OFFSET })

// Status register of cache line 1961
#define AXI_LLC_STATUS_STATUS_1961_REG_OFFSET 0x3d48
#define AXI_LLC_STATUS_STATUS_1961_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1961_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1961_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1961_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1961_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1961
#define AXI_LLC_STATUS_TAG_1961_REG_OFFSET 0x3d4c
#define AXI_LLC_STATUS_TAG_1961_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1961_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1961_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1961_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1961_CL_TAG_OFFSET })

// Status register of cache line 1962
#define AXI_LLC_STATUS_STATUS_1962_REG_OFFSET 0x3d50
#define AXI_LLC_STATUS_STATUS_1962_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1962_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1962_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1962_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1962_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1962
#define AXI_LLC_STATUS_TAG_1962_REG_OFFSET 0x3d54
#define AXI_LLC_STATUS_TAG_1962_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1962_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1962_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1962_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1962_CL_TAG_OFFSET })

// Status register of cache line 1963
#define AXI_LLC_STATUS_STATUS_1963_REG_OFFSET 0x3d58
#define AXI_LLC_STATUS_STATUS_1963_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1963_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1963_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1963_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1963_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1963
#define AXI_LLC_STATUS_TAG_1963_REG_OFFSET 0x3d5c
#define AXI_LLC_STATUS_TAG_1963_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1963_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1963_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1963_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1963_CL_TAG_OFFSET })

// Status register of cache line 1964
#define AXI_LLC_STATUS_STATUS_1964_REG_OFFSET 0x3d60
#define AXI_LLC_STATUS_STATUS_1964_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1964_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1964_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1964_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1964_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1964
#define AXI_LLC_STATUS_TAG_1964_REG_OFFSET 0x3d64
#define AXI_LLC_STATUS_TAG_1964_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1964_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1964_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1964_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1964_CL_TAG_OFFSET })

// Status register of cache line 1965
#define AXI_LLC_STATUS_STATUS_1965_REG_OFFSET 0x3d68
#define AXI_LLC_STATUS_STATUS_1965_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1965_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1965_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1965_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1965_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1965
#define AXI_LLC_STATUS_TAG_1965_REG_OFFSET 0x3d6c
#define AXI_LLC_STATUS_TAG_1965_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1965_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1965_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1965_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1965_CL_TAG_OFFSET })

// Status register of cache line 1966
#define AXI_LLC_STATUS_STATUS_1966_REG_OFFSET 0x3d70
#define AXI_LLC_STATUS_STATUS_1966_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1966_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1966_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1966_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1966_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1966
#define AXI_LLC_STATUS_TAG_1966_REG_OFFSET 0x3d74
#define AXI_LLC_STATUS_TAG_1966_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1966_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1966_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1966_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1966_CL_TAG_OFFSET })

// Status register of cache line 1967
#define AXI_LLC_STATUS_STATUS_1967_REG_OFFSET 0x3d78
#define AXI_LLC_STATUS_STATUS_1967_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1967_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1967_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1967_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1967_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1967
#define AXI_LLC_STATUS_TAG_1967_REG_OFFSET 0x3d7c
#define AXI_LLC_STATUS_TAG_1967_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1967_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1967_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1967_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1967_CL_TAG_OFFSET })

// Status register of cache line 1968
#define AXI_LLC_STATUS_STATUS_1968_REG_OFFSET 0x3d80
#define AXI_LLC_STATUS_STATUS_1968_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1968_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1968_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1968_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1968_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1968
#define AXI_LLC_STATUS_TAG_1968_REG_OFFSET 0x3d84
#define AXI_LLC_STATUS_TAG_1968_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1968_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1968_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1968_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1968_CL_TAG_OFFSET })

// Status register of cache line 1969
#define AXI_LLC_STATUS_STATUS_1969_REG_OFFSET 0x3d88
#define AXI_LLC_STATUS_STATUS_1969_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1969_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1969_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1969_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1969_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1969
#define AXI_LLC_STATUS_TAG_1969_REG_OFFSET 0x3d8c
#define AXI_LLC_STATUS_TAG_1969_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1969_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1969_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1969_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1969_CL_TAG_OFFSET })

// Status register of cache line 1970
#define AXI_LLC_STATUS_STATUS_1970_REG_OFFSET 0x3d90
#define AXI_LLC_STATUS_STATUS_1970_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1970_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1970_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1970_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1970_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1970
#define AXI_LLC_STATUS_TAG_1970_REG_OFFSET 0x3d94
#define AXI_LLC_STATUS_TAG_1970_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1970_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1970_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1970_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1970_CL_TAG_OFFSET })

// Status register of cache line 1971
#define AXI_LLC_STATUS_STATUS_1971_REG_OFFSET 0x3d98
#define AXI_LLC_STATUS_STATUS_1971_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1971_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1971_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1971_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1971_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1971
#define AXI_LLC_STATUS_TAG_1971_REG_OFFSET 0x3d9c
#define AXI_LLC_STATUS_TAG_1971_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1971_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1971_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1971_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1971_CL_TAG_OFFSET })

// Status register of cache line 1972
#define AXI_LLC_STATUS_STATUS_1972_REG_OFFSET 0x3da0
#define AXI_LLC_STATUS_STATUS_1972_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1972_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1972_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1972_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1972_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1972
#define AXI_LLC_STATUS_TAG_1972_REG_OFFSET 0x3da4
#define AXI_LLC_STATUS_TAG_1972_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1972_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1972_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1972_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1972_CL_TAG_OFFSET })

// Status register of cache line 1973
#define AXI_LLC_STATUS_STATUS_1973_REG_OFFSET 0x3da8
#define AXI_LLC_STATUS_STATUS_1973_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1973_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1973_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1973_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1973_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1973
#define AXI_LLC_STATUS_TAG_1973_REG_OFFSET 0x3dac
#define AXI_LLC_STATUS_TAG_1973_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1973_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1973_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1973_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1973_CL_TAG_OFFSET })

// Status register of cache line 1974
#define AXI_LLC_STATUS_STATUS_1974_REG_OFFSET 0x3db0
#define AXI_LLC_STATUS_STATUS_1974_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1974_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1974_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1974_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1974_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1974
#define AXI_LLC_STATUS_TAG_1974_REG_OFFSET 0x3db4
#define AXI_LLC_STATUS_TAG_1974_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1974_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1974_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1974_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1974_CL_TAG_OFFSET })

// Status register of cache line 1975
#define AXI_LLC_STATUS_STATUS_1975_REG_OFFSET 0x3db8
#define AXI_LLC_STATUS_STATUS_1975_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1975_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1975_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1975_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1975_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1975
#define AXI_LLC_STATUS_TAG_1975_REG_OFFSET 0x3dbc
#define AXI_LLC_STATUS_TAG_1975_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1975_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1975_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1975_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1975_CL_TAG_OFFSET })

// Status register of cache line 1976
#define AXI_LLC_STATUS_STATUS_1976_REG_OFFSET 0x3dc0
#define AXI_LLC_STATUS_STATUS_1976_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1976_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1976_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1976_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1976_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1976
#define AXI_LLC_STATUS_TAG_1976_REG_OFFSET 0x3dc4
#define AXI_LLC_STATUS_TAG_1976_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1976_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1976_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1976_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1976_CL_TAG_OFFSET })

// Status register of cache line 1977
#define AXI_LLC_STATUS_STATUS_1977_REG_OFFSET 0x3dc8
#define AXI_LLC_STATUS_STATUS_1977_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1977_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1977_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1977_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1977_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1977
#define AXI_LLC_STATUS_TAG_1977_REG_OFFSET 0x3dcc
#define AXI_LLC_STATUS_TAG_1977_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1977_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1977_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1977_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1977_CL_TAG_OFFSET })

// Status register of cache line 1978
#define AXI_LLC_STATUS_STATUS_1978_REG_OFFSET 0x3dd0
#define AXI_LLC_STATUS_STATUS_1978_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1978_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1978_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1978_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1978_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1978
#define AXI_LLC_STATUS_TAG_1978_REG_OFFSET 0x3dd4
#define AXI_LLC_STATUS_TAG_1978_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1978_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1978_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1978_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1978_CL_TAG_OFFSET })

// Status register of cache line 1979
#define AXI_LLC_STATUS_STATUS_1979_REG_OFFSET 0x3dd8
#define AXI_LLC_STATUS_STATUS_1979_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1979_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1979_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1979_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1979_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1979
#define AXI_LLC_STATUS_TAG_1979_REG_OFFSET 0x3ddc
#define AXI_LLC_STATUS_TAG_1979_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1979_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1979_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1979_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1979_CL_TAG_OFFSET })

// Status register of cache line 1980
#define AXI_LLC_STATUS_STATUS_1980_REG_OFFSET 0x3de0
#define AXI_LLC_STATUS_STATUS_1980_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1980_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1980_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1980_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1980_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1980
#define AXI_LLC_STATUS_TAG_1980_REG_OFFSET 0x3de4
#define AXI_LLC_STATUS_TAG_1980_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1980_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1980_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1980_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1980_CL_TAG_OFFSET })

// Status register of cache line 1981
#define AXI_LLC_STATUS_STATUS_1981_REG_OFFSET 0x3de8
#define AXI_LLC_STATUS_STATUS_1981_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1981_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1981_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1981_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1981_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1981
#define AXI_LLC_STATUS_TAG_1981_REG_OFFSET 0x3dec
#define AXI_LLC_STATUS_TAG_1981_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1981_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1981_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1981_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1981_CL_TAG_OFFSET })

// Status register of cache line 1982
#define AXI_LLC_STATUS_STATUS_1982_REG_OFFSET 0x3df0
#define AXI_LLC_STATUS_STATUS_1982_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1982_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1982_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1982_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1982_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1982
#define AXI_LLC_STATUS_TAG_1982_REG_OFFSET 0x3df4
#define AXI_LLC_STATUS_TAG_1982_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1982_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1982_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1982_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1982_CL_TAG_OFFSET })

// Status register of cache line 1983
#define AXI_LLC_STATUS_STATUS_1983_REG_OFFSET 0x3df8
#define AXI_LLC_STATUS_STATUS_1983_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1983_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1983_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1983_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1983_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1983
#define AXI_LLC_STATUS_TAG_1983_REG_OFFSET 0x3dfc
#define AXI_LLC_STATUS_TAG_1983_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1983_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1983_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1983_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1983_CL_TAG_OFFSET })

// Status register of cache line 1984
#define AXI_LLC_STATUS_STATUS_1984_REG_OFFSET 0x3e00
#define AXI_LLC_STATUS_STATUS_1984_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1984_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1984_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1984_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1984_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1984
#define AXI_LLC_STATUS_TAG_1984_REG_OFFSET 0x3e04
#define AXI_LLC_STATUS_TAG_1984_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1984_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1984_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1984_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1984_CL_TAG_OFFSET })

// Status register of cache line 1985
#define AXI_LLC_STATUS_STATUS_1985_REG_OFFSET 0x3e08
#define AXI_LLC_STATUS_STATUS_1985_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1985_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1985_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1985_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1985_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1985
#define AXI_LLC_STATUS_TAG_1985_REG_OFFSET 0x3e0c
#define AXI_LLC_STATUS_TAG_1985_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1985_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1985_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1985_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1985_CL_TAG_OFFSET })

// Status register of cache line 1986
#define AXI_LLC_STATUS_STATUS_1986_REG_OFFSET 0x3e10
#define AXI_LLC_STATUS_STATUS_1986_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1986_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1986_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1986_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1986_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1986
#define AXI_LLC_STATUS_TAG_1986_REG_OFFSET 0x3e14
#define AXI_LLC_STATUS_TAG_1986_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1986_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1986_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1986_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1986_CL_TAG_OFFSET })

// Status register of cache line 1987
#define AXI_LLC_STATUS_STATUS_1987_REG_OFFSET 0x3e18
#define AXI_LLC_STATUS_STATUS_1987_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1987_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1987_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1987_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1987_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1987
#define AXI_LLC_STATUS_TAG_1987_REG_OFFSET 0x3e1c
#define AXI_LLC_STATUS_TAG_1987_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1987_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1987_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1987_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1987_CL_TAG_OFFSET })

// Status register of cache line 1988
#define AXI_LLC_STATUS_STATUS_1988_REG_OFFSET 0x3e20
#define AXI_LLC_STATUS_STATUS_1988_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1988_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1988_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1988_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1988_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1988
#define AXI_LLC_STATUS_TAG_1988_REG_OFFSET 0x3e24
#define AXI_LLC_STATUS_TAG_1988_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1988_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1988_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1988_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1988_CL_TAG_OFFSET })

// Status register of cache line 1989
#define AXI_LLC_STATUS_STATUS_1989_REG_OFFSET 0x3e28
#define AXI_LLC_STATUS_STATUS_1989_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1989_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1989_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1989_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1989_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1989
#define AXI_LLC_STATUS_TAG_1989_REG_OFFSET 0x3e2c
#define AXI_LLC_STATUS_TAG_1989_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1989_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1989_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1989_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1989_CL_TAG_OFFSET })

// Status register of cache line 1990
#define AXI_LLC_STATUS_STATUS_1990_REG_OFFSET 0x3e30
#define AXI_LLC_STATUS_STATUS_1990_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1990_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1990_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1990_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1990_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1990
#define AXI_LLC_STATUS_TAG_1990_REG_OFFSET 0x3e34
#define AXI_LLC_STATUS_TAG_1990_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1990_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1990_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1990_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1990_CL_TAG_OFFSET })

// Status register of cache line 1991
#define AXI_LLC_STATUS_STATUS_1991_REG_OFFSET 0x3e38
#define AXI_LLC_STATUS_STATUS_1991_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1991_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1991_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1991_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1991_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1991
#define AXI_LLC_STATUS_TAG_1991_REG_OFFSET 0x3e3c
#define AXI_LLC_STATUS_TAG_1991_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1991_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1991_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1991_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1991_CL_TAG_OFFSET })

// Status register of cache line 1992
#define AXI_LLC_STATUS_STATUS_1992_REG_OFFSET 0x3e40
#define AXI_LLC_STATUS_STATUS_1992_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1992_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1992_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1992_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1992_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1992
#define AXI_LLC_STATUS_TAG_1992_REG_OFFSET 0x3e44
#define AXI_LLC_STATUS_TAG_1992_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1992_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1992_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1992_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1992_CL_TAG_OFFSET })

// Status register of cache line 1993
#define AXI_LLC_STATUS_STATUS_1993_REG_OFFSET 0x3e48
#define AXI_LLC_STATUS_STATUS_1993_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1993_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1993_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1993_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1993_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1993
#define AXI_LLC_STATUS_TAG_1993_REG_OFFSET 0x3e4c
#define AXI_LLC_STATUS_TAG_1993_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1993_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1993_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1993_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1993_CL_TAG_OFFSET })

// Status register of cache line 1994
#define AXI_LLC_STATUS_STATUS_1994_REG_OFFSET 0x3e50
#define AXI_LLC_STATUS_STATUS_1994_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1994_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1994_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1994_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1994_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1994
#define AXI_LLC_STATUS_TAG_1994_REG_OFFSET 0x3e54
#define AXI_LLC_STATUS_TAG_1994_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1994_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1994_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1994_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1994_CL_TAG_OFFSET })

// Status register of cache line 1995
#define AXI_LLC_STATUS_STATUS_1995_REG_OFFSET 0x3e58
#define AXI_LLC_STATUS_STATUS_1995_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1995_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1995_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1995_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1995_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1995
#define AXI_LLC_STATUS_TAG_1995_REG_OFFSET 0x3e5c
#define AXI_LLC_STATUS_TAG_1995_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1995_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1995_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1995_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1995_CL_TAG_OFFSET })

// Status register of cache line 1996
#define AXI_LLC_STATUS_STATUS_1996_REG_OFFSET 0x3e60
#define AXI_LLC_STATUS_STATUS_1996_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1996_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1996_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1996_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1996_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1996
#define AXI_LLC_STATUS_TAG_1996_REG_OFFSET 0x3e64
#define AXI_LLC_STATUS_TAG_1996_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1996_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1996_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1996_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1996_CL_TAG_OFFSET })

// Status register of cache line 1997
#define AXI_LLC_STATUS_STATUS_1997_REG_OFFSET 0x3e68
#define AXI_LLC_STATUS_STATUS_1997_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1997_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1997_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1997_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1997_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1997
#define AXI_LLC_STATUS_TAG_1997_REG_OFFSET 0x3e6c
#define AXI_LLC_STATUS_TAG_1997_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1997_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1997_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1997_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1997_CL_TAG_OFFSET })

// Status register of cache line 1998
#define AXI_LLC_STATUS_STATUS_1998_REG_OFFSET 0x3e70
#define AXI_LLC_STATUS_STATUS_1998_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1998_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1998_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1998_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1998_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1998
#define AXI_LLC_STATUS_TAG_1998_REG_OFFSET 0x3e74
#define AXI_LLC_STATUS_TAG_1998_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1998_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1998_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1998_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1998_CL_TAG_OFFSET })

// Status register of cache line 1999
#define AXI_LLC_STATUS_STATUS_1999_REG_OFFSET 0x3e78
#define AXI_LLC_STATUS_STATUS_1999_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_1999_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_1999_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_1999_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_1999_CL_STATUS_OFFSET })

// Tag Address stored in cache line 1999
#define AXI_LLC_STATUS_TAG_1999_REG_OFFSET 0x3e7c
#define AXI_LLC_STATUS_TAG_1999_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_1999_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_1999_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_1999_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_1999_CL_TAG_OFFSET })

// Status register of cache line 2000
#define AXI_LLC_STATUS_STATUS_2000_REG_OFFSET 0x3e80
#define AXI_LLC_STATUS_STATUS_2000_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_2000_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_2000_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_2000_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_2000_CL_STATUS_OFFSET })

// Tag Address stored in cache line 2000
#define AXI_LLC_STATUS_TAG_2000_REG_OFFSET 0x3e84
#define AXI_LLC_STATUS_TAG_2000_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_2000_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_2000_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_2000_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_2000_CL_TAG_OFFSET })

// Status register of cache line 2001
#define AXI_LLC_STATUS_STATUS_2001_REG_OFFSET 0x3e88
#define AXI_LLC_STATUS_STATUS_2001_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_2001_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_2001_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_2001_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_2001_CL_STATUS_OFFSET })

// Tag Address stored in cache line 2001
#define AXI_LLC_STATUS_TAG_2001_REG_OFFSET 0x3e8c
#define AXI_LLC_STATUS_TAG_2001_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_2001_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_2001_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_2001_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_2001_CL_TAG_OFFSET })

// Status register of cache line 2002
#define AXI_LLC_STATUS_STATUS_2002_REG_OFFSET 0x3e90
#define AXI_LLC_STATUS_STATUS_2002_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_2002_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_2002_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_2002_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_2002_CL_STATUS_OFFSET })

// Tag Address stored in cache line 2002
#define AXI_LLC_STATUS_TAG_2002_REG_OFFSET 0x3e94
#define AXI_LLC_STATUS_TAG_2002_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_2002_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_2002_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_2002_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_2002_CL_TAG_OFFSET })

// Status register of cache line 2003
#define AXI_LLC_STATUS_STATUS_2003_REG_OFFSET 0x3e98
#define AXI_LLC_STATUS_STATUS_2003_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_2003_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_2003_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_2003_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_2003_CL_STATUS_OFFSET })

// Tag Address stored in cache line 2003
#define AXI_LLC_STATUS_TAG_2003_REG_OFFSET 0x3e9c
#define AXI_LLC_STATUS_TAG_2003_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_2003_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_2003_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_2003_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_2003_CL_TAG_OFFSET })

// Status register of cache line 2004
#define AXI_LLC_STATUS_STATUS_2004_REG_OFFSET 0x3ea0
#define AXI_LLC_STATUS_STATUS_2004_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_2004_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_2004_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_2004_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_2004_CL_STATUS_OFFSET })

// Tag Address stored in cache line 2004
#define AXI_LLC_STATUS_TAG_2004_REG_OFFSET 0x3ea4
#define AXI_LLC_STATUS_TAG_2004_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_2004_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_2004_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_2004_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_2004_CL_TAG_OFFSET })

// Status register of cache line 2005
#define AXI_LLC_STATUS_STATUS_2005_REG_OFFSET 0x3ea8
#define AXI_LLC_STATUS_STATUS_2005_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_2005_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_2005_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_2005_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_2005_CL_STATUS_OFFSET })

// Tag Address stored in cache line 2005
#define AXI_LLC_STATUS_TAG_2005_REG_OFFSET 0x3eac
#define AXI_LLC_STATUS_TAG_2005_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_2005_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_2005_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_2005_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_2005_CL_TAG_OFFSET })

// Status register of cache line 2006
#define AXI_LLC_STATUS_STATUS_2006_REG_OFFSET 0x3eb0
#define AXI_LLC_STATUS_STATUS_2006_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_2006_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_2006_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_2006_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_2006_CL_STATUS_OFFSET })

// Tag Address stored in cache line 2006
#define AXI_LLC_STATUS_TAG_2006_REG_OFFSET 0x3eb4
#define AXI_LLC_STATUS_TAG_2006_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_2006_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_2006_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_2006_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_2006_CL_TAG_OFFSET })

// Status register of cache line 2007
#define AXI_LLC_STATUS_STATUS_2007_REG_OFFSET 0x3eb8
#define AXI_LLC_STATUS_STATUS_2007_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_2007_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_2007_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_2007_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_2007_CL_STATUS_OFFSET })

// Tag Address stored in cache line 2007
#define AXI_LLC_STATUS_TAG_2007_REG_OFFSET 0x3ebc
#define AXI_LLC_STATUS_TAG_2007_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_2007_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_2007_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_2007_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_2007_CL_TAG_OFFSET })

// Status register of cache line 2008
#define AXI_LLC_STATUS_STATUS_2008_REG_OFFSET 0x3ec0
#define AXI_LLC_STATUS_STATUS_2008_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_2008_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_2008_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_2008_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_2008_CL_STATUS_OFFSET })

// Tag Address stored in cache line 2008
#define AXI_LLC_STATUS_TAG_2008_REG_OFFSET 0x3ec4
#define AXI_LLC_STATUS_TAG_2008_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_2008_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_2008_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_2008_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_2008_CL_TAG_OFFSET })

// Status register of cache line 2009
#define AXI_LLC_STATUS_STATUS_2009_REG_OFFSET 0x3ec8
#define AXI_LLC_STATUS_STATUS_2009_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_2009_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_2009_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_2009_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_2009_CL_STATUS_OFFSET })

// Tag Address stored in cache line 2009
#define AXI_LLC_STATUS_TAG_2009_REG_OFFSET 0x3ecc
#define AXI_LLC_STATUS_TAG_2009_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_2009_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_2009_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_2009_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_2009_CL_TAG_OFFSET })

// Status register of cache line 2010
#define AXI_LLC_STATUS_STATUS_2010_REG_OFFSET 0x3ed0
#define AXI_LLC_STATUS_STATUS_2010_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_2010_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_2010_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_2010_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_2010_CL_STATUS_OFFSET })

// Tag Address stored in cache line 2010
#define AXI_LLC_STATUS_TAG_2010_REG_OFFSET 0x3ed4
#define AXI_LLC_STATUS_TAG_2010_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_2010_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_2010_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_2010_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_2010_CL_TAG_OFFSET })

// Status register of cache line 2011
#define AXI_LLC_STATUS_STATUS_2011_REG_OFFSET 0x3ed8
#define AXI_LLC_STATUS_STATUS_2011_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_2011_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_2011_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_2011_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_2011_CL_STATUS_OFFSET })

// Tag Address stored in cache line 2011
#define AXI_LLC_STATUS_TAG_2011_REG_OFFSET 0x3edc
#define AXI_LLC_STATUS_TAG_2011_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_2011_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_2011_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_2011_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_2011_CL_TAG_OFFSET })

// Status register of cache line 2012
#define AXI_LLC_STATUS_STATUS_2012_REG_OFFSET 0x3ee0
#define AXI_LLC_STATUS_STATUS_2012_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_2012_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_2012_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_2012_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_2012_CL_STATUS_OFFSET })

// Tag Address stored in cache line 2012
#define AXI_LLC_STATUS_TAG_2012_REG_OFFSET 0x3ee4
#define AXI_LLC_STATUS_TAG_2012_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_2012_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_2012_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_2012_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_2012_CL_TAG_OFFSET })

// Status register of cache line 2013
#define AXI_LLC_STATUS_STATUS_2013_REG_OFFSET 0x3ee8
#define AXI_LLC_STATUS_STATUS_2013_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_2013_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_2013_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_2013_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_2013_CL_STATUS_OFFSET })

// Tag Address stored in cache line 2013
#define AXI_LLC_STATUS_TAG_2013_REG_OFFSET 0x3eec
#define AXI_LLC_STATUS_TAG_2013_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_2013_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_2013_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_2013_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_2013_CL_TAG_OFFSET })

// Status register of cache line 2014
#define AXI_LLC_STATUS_STATUS_2014_REG_OFFSET 0x3ef0
#define AXI_LLC_STATUS_STATUS_2014_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_2014_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_2014_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_2014_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_2014_CL_STATUS_OFFSET })

// Tag Address stored in cache line 2014
#define AXI_LLC_STATUS_TAG_2014_REG_OFFSET 0x3ef4
#define AXI_LLC_STATUS_TAG_2014_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_2014_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_2014_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_2014_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_2014_CL_TAG_OFFSET })

// Status register of cache line 2015
#define AXI_LLC_STATUS_STATUS_2015_REG_OFFSET 0x3ef8
#define AXI_LLC_STATUS_STATUS_2015_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_2015_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_2015_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_2015_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_2015_CL_STATUS_OFFSET })

// Tag Address stored in cache line 2015
#define AXI_LLC_STATUS_TAG_2015_REG_OFFSET 0x3efc
#define AXI_LLC_STATUS_TAG_2015_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_2015_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_2015_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_2015_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_2015_CL_TAG_OFFSET })

// Status register of cache line 2016
#define AXI_LLC_STATUS_STATUS_2016_REG_OFFSET 0x3f00
#define AXI_LLC_STATUS_STATUS_2016_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_2016_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_2016_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_2016_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_2016_CL_STATUS_OFFSET })

// Tag Address stored in cache line 2016
#define AXI_LLC_STATUS_TAG_2016_REG_OFFSET 0x3f04
#define AXI_LLC_STATUS_TAG_2016_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_2016_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_2016_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_2016_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_2016_CL_TAG_OFFSET })

// Status register of cache line 2017
#define AXI_LLC_STATUS_STATUS_2017_REG_OFFSET 0x3f08
#define AXI_LLC_STATUS_STATUS_2017_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_2017_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_2017_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_2017_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_2017_CL_STATUS_OFFSET })

// Tag Address stored in cache line 2017
#define AXI_LLC_STATUS_TAG_2017_REG_OFFSET 0x3f0c
#define AXI_LLC_STATUS_TAG_2017_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_2017_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_2017_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_2017_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_2017_CL_TAG_OFFSET })

// Status register of cache line 2018
#define AXI_LLC_STATUS_STATUS_2018_REG_OFFSET 0x3f10
#define AXI_LLC_STATUS_STATUS_2018_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_2018_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_2018_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_2018_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_2018_CL_STATUS_OFFSET })

// Tag Address stored in cache line 2018
#define AXI_LLC_STATUS_TAG_2018_REG_OFFSET 0x3f14
#define AXI_LLC_STATUS_TAG_2018_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_2018_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_2018_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_2018_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_2018_CL_TAG_OFFSET })

// Status register of cache line 2019
#define AXI_LLC_STATUS_STATUS_2019_REG_OFFSET 0x3f18
#define AXI_LLC_STATUS_STATUS_2019_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_2019_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_2019_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_2019_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_2019_CL_STATUS_OFFSET })

// Tag Address stored in cache line 2019
#define AXI_LLC_STATUS_TAG_2019_REG_OFFSET 0x3f1c
#define AXI_LLC_STATUS_TAG_2019_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_2019_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_2019_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_2019_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_2019_CL_TAG_OFFSET })

// Status register of cache line 2020
#define AXI_LLC_STATUS_STATUS_2020_REG_OFFSET 0x3f20
#define AXI_LLC_STATUS_STATUS_2020_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_2020_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_2020_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_2020_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_2020_CL_STATUS_OFFSET })

// Tag Address stored in cache line 2020
#define AXI_LLC_STATUS_TAG_2020_REG_OFFSET 0x3f24
#define AXI_LLC_STATUS_TAG_2020_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_2020_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_2020_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_2020_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_2020_CL_TAG_OFFSET })

// Status register of cache line 2021
#define AXI_LLC_STATUS_STATUS_2021_REG_OFFSET 0x3f28
#define AXI_LLC_STATUS_STATUS_2021_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_2021_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_2021_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_2021_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_2021_CL_STATUS_OFFSET })

// Tag Address stored in cache line 2021
#define AXI_LLC_STATUS_TAG_2021_REG_OFFSET 0x3f2c
#define AXI_LLC_STATUS_TAG_2021_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_2021_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_2021_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_2021_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_2021_CL_TAG_OFFSET })

// Status register of cache line 2022
#define AXI_LLC_STATUS_STATUS_2022_REG_OFFSET 0x3f30
#define AXI_LLC_STATUS_STATUS_2022_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_2022_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_2022_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_2022_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_2022_CL_STATUS_OFFSET })

// Tag Address stored in cache line 2022
#define AXI_LLC_STATUS_TAG_2022_REG_OFFSET 0x3f34
#define AXI_LLC_STATUS_TAG_2022_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_2022_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_2022_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_2022_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_2022_CL_TAG_OFFSET })

// Status register of cache line 2023
#define AXI_LLC_STATUS_STATUS_2023_REG_OFFSET 0x3f38
#define AXI_LLC_STATUS_STATUS_2023_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_2023_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_2023_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_2023_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_2023_CL_STATUS_OFFSET })

// Tag Address stored in cache line 2023
#define AXI_LLC_STATUS_TAG_2023_REG_OFFSET 0x3f3c
#define AXI_LLC_STATUS_TAG_2023_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_2023_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_2023_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_2023_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_2023_CL_TAG_OFFSET })

// Status register of cache line 2024
#define AXI_LLC_STATUS_STATUS_2024_REG_OFFSET 0x3f40
#define AXI_LLC_STATUS_STATUS_2024_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_2024_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_2024_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_2024_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_2024_CL_STATUS_OFFSET })

// Tag Address stored in cache line 2024
#define AXI_LLC_STATUS_TAG_2024_REG_OFFSET 0x3f44
#define AXI_LLC_STATUS_TAG_2024_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_2024_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_2024_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_2024_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_2024_CL_TAG_OFFSET })

// Status register of cache line 2025
#define AXI_LLC_STATUS_STATUS_2025_REG_OFFSET 0x3f48
#define AXI_LLC_STATUS_STATUS_2025_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_2025_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_2025_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_2025_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_2025_CL_STATUS_OFFSET })

// Tag Address stored in cache line 2025
#define AXI_LLC_STATUS_TAG_2025_REG_OFFSET 0x3f4c
#define AXI_LLC_STATUS_TAG_2025_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_2025_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_2025_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_2025_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_2025_CL_TAG_OFFSET })

// Status register of cache line 2026
#define AXI_LLC_STATUS_STATUS_2026_REG_OFFSET 0x3f50
#define AXI_LLC_STATUS_STATUS_2026_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_2026_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_2026_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_2026_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_2026_CL_STATUS_OFFSET })

// Tag Address stored in cache line 2026
#define AXI_LLC_STATUS_TAG_2026_REG_OFFSET 0x3f54
#define AXI_LLC_STATUS_TAG_2026_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_2026_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_2026_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_2026_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_2026_CL_TAG_OFFSET })

// Status register of cache line 2027
#define AXI_LLC_STATUS_STATUS_2027_REG_OFFSET 0x3f58
#define AXI_LLC_STATUS_STATUS_2027_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_2027_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_2027_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_2027_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_2027_CL_STATUS_OFFSET })

// Tag Address stored in cache line 2027
#define AXI_LLC_STATUS_TAG_2027_REG_OFFSET 0x3f5c
#define AXI_LLC_STATUS_TAG_2027_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_2027_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_2027_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_2027_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_2027_CL_TAG_OFFSET })

// Status register of cache line 2028
#define AXI_LLC_STATUS_STATUS_2028_REG_OFFSET 0x3f60
#define AXI_LLC_STATUS_STATUS_2028_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_2028_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_2028_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_2028_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_2028_CL_STATUS_OFFSET })

// Tag Address stored in cache line 2028
#define AXI_LLC_STATUS_TAG_2028_REG_OFFSET 0x3f64
#define AXI_LLC_STATUS_TAG_2028_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_2028_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_2028_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_2028_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_2028_CL_TAG_OFFSET })

// Status register of cache line 2029
#define AXI_LLC_STATUS_STATUS_2029_REG_OFFSET 0x3f68
#define AXI_LLC_STATUS_STATUS_2029_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_2029_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_2029_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_2029_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_2029_CL_STATUS_OFFSET })

// Tag Address stored in cache line 2029
#define AXI_LLC_STATUS_TAG_2029_REG_OFFSET 0x3f6c
#define AXI_LLC_STATUS_TAG_2029_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_2029_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_2029_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_2029_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_2029_CL_TAG_OFFSET })

// Status register of cache line 2030
#define AXI_LLC_STATUS_STATUS_2030_REG_OFFSET 0x3f70
#define AXI_LLC_STATUS_STATUS_2030_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_2030_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_2030_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_2030_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_2030_CL_STATUS_OFFSET })

// Tag Address stored in cache line 2030
#define AXI_LLC_STATUS_TAG_2030_REG_OFFSET 0x3f74
#define AXI_LLC_STATUS_TAG_2030_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_2030_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_2030_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_2030_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_2030_CL_TAG_OFFSET })

// Status register of cache line 2031
#define AXI_LLC_STATUS_STATUS_2031_REG_OFFSET 0x3f78
#define AXI_LLC_STATUS_STATUS_2031_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_2031_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_2031_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_2031_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_2031_CL_STATUS_OFFSET })

// Tag Address stored in cache line 2031
#define AXI_LLC_STATUS_TAG_2031_REG_OFFSET 0x3f7c
#define AXI_LLC_STATUS_TAG_2031_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_2031_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_2031_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_2031_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_2031_CL_TAG_OFFSET })

// Status register of cache line 2032
#define AXI_LLC_STATUS_STATUS_2032_REG_OFFSET 0x3f80
#define AXI_LLC_STATUS_STATUS_2032_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_2032_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_2032_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_2032_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_2032_CL_STATUS_OFFSET })

// Tag Address stored in cache line 2032
#define AXI_LLC_STATUS_TAG_2032_REG_OFFSET 0x3f84
#define AXI_LLC_STATUS_TAG_2032_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_2032_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_2032_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_2032_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_2032_CL_TAG_OFFSET })

// Status register of cache line 2033
#define AXI_LLC_STATUS_STATUS_2033_REG_OFFSET 0x3f88
#define AXI_LLC_STATUS_STATUS_2033_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_2033_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_2033_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_2033_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_2033_CL_STATUS_OFFSET })

// Tag Address stored in cache line 2033
#define AXI_LLC_STATUS_TAG_2033_REG_OFFSET 0x3f8c
#define AXI_LLC_STATUS_TAG_2033_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_2033_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_2033_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_2033_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_2033_CL_TAG_OFFSET })

// Status register of cache line 2034
#define AXI_LLC_STATUS_STATUS_2034_REG_OFFSET 0x3f90
#define AXI_LLC_STATUS_STATUS_2034_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_2034_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_2034_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_2034_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_2034_CL_STATUS_OFFSET })

// Tag Address stored in cache line 2034
#define AXI_LLC_STATUS_TAG_2034_REG_OFFSET 0x3f94
#define AXI_LLC_STATUS_TAG_2034_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_2034_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_2034_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_2034_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_2034_CL_TAG_OFFSET })

// Status register of cache line 2035
#define AXI_LLC_STATUS_STATUS_2035_REG_OFFSET 0x3f98
#define AXI_LLC_STATUS_STATUS_2035_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_2035_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_2035_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_2035_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_2035_CL_STATUS_OFFSET })

// Tag Address stored in cache line 2035
#define AXI_LLC_STATUS_TAG_2035_REG_OFFSET 0x3f9c
#define AXI_LLC_STATUS_TAG_2035_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_2035_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_2035_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_2035_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_2035_CL_TAG_OFFSET })

// Status register of cache line 2036
#define AXI_LLC_STATUS_STATUS_2036_REG_OFFSET 0x3fa0
#define AXI_LLC_STATUS_STATUS_2036_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_2036_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_2036_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_2036_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_2036_CL_STATUS_OFFSET })

// Tag Address stored in cache line 2036
#define AXI_LLC_STATUS_TAG_2036_REG_OFFSET 0x3fa4
#define AXI_LLC_STATUS_TAG_2036_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_2036_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_2036_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_2036_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_2036_CL_TAG_OFFSET })

// Status register of cache line 2037
#define AXI_LLC_STATUS_STATUS_2037_REG_OFFSET 0x3fa8
#define AXI_LLC_STATUS_STATUS_2037_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_2037_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_2037_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_2037_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_2037_CL_STATUS_OFFSET })

// Tag Address stored in cache line 2037
#define AXI_LLC_STATUS_TAG_2037_REG_OFFSET 0x3fac
#define AXI_LLC_STATUS_TAG_2037_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_2037_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_2037_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_2037_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_2037_CL_TAG_OFFSET })

// Status register of cache line 2038
#define AXI_LLC_STATUS_STATUS_2038_REG_OFFSET 0x3fb0
#define AXI_LLC_STATUS_STATUS_2038_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_2038_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_2038_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_2038_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_2038_CL_STATUS_OFFSET })

// Tag Address stored in cache line 2038
#define AXI_LLC_STATUS_TAG_2038_REG_OFFSET 0x3fb4
#define AXI_LLC_STATUS_TAG_2038_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_2038_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_2038_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_2038_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_2038_CL_TAG_OFFSET })

// Status register of cache line 2039
#define AXI_LLC_STATUS_STATUS_2039_REG_OFFSET 0x3fb8
#define AXI_LLC_STATUS_STATUS_2039_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_2039_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_2039_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_2039_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_2039_CL_STATUS_OFFSET })

// Tag Address stored in cache line 2039
#define AXI_LLC_STATUS_TAG_2039_REG_OFFSET 0x3fbc
#define AXI_LLC_STATUS_TAG_2039_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_2039_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_2039_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_2039_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_2039_CL_TAG_OFFSET })

// Status register of cache line 2040
#define AXI_LLC_STATUS_STATUS_2040_REG_OFFSET 0x3fc0
#define AXI_LLC_STATUS_STATUS_2040_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_2040_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_2040_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_2040_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_2040_CL_STATUS_OFFSET })

// Tag Address stored in cache line 2040
#define AXI_LLC_STATUS_TAG_2040_REG_OFFSET 0x3fc4
#define AXI_LLC_STATUS_TAG_2040_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_2040_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_2040_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_2040_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_2040_CL_TAG_OFFSET })

// Status register of cache line 2041
#define AXI_LLC_STATUS_STATUS_2041_REG_OFFSET 0x3fc8
#define AXI_LLC_STATUS_STATUS_2041_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_2041_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_2041_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_2041_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_2041_CL_STATUS_OFFSET })

// Tag Address stored in cache line 2041
#define AXI_LLC_STATUS_TAG_2041_REG_OFFSET 0x3fcc
#define AXI_LLC_STATUS_TAG_2041_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_2041_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_2041_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_2041_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_2041_CL_TAG_OFFSET })

// Status register of cache line 2042
#define AXI_LLC_STATUS_STATUS_2042_REG_OFFSET 0x3fd0
#define AXI_LLC_STATUS_STATUS_2042_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_2042_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_2042_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_2042_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_2042_CL_STATUS_OFFSET })

// Tag Address stored in cache line 2042
#define AXI_LLC_STATUS_TAG_2042_REG_OFFSET 0x3fd4
#define AXI_LLC_STATUS_TAG_2042_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_2042_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_2042_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_2042_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_2042_CL_TAG_OFFSET })

// Status register of cache line 2043
#define AXI_LLC_STATUS_STATUS_2043_REG_OFFSET 0x3fd8
#define AXI_LLC_STATUS_STATUS_2043_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_2043_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_2043_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_2043_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_2043_CL_STATUS_OFFSET })

// Tag Address stored in cache line 2043
#define AXI_LLC_STATUS_TAG_2043_REG_OFFSET 0x3fdc
#define AXI_LLC_STATUS_TAG_2043_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_2043_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_2043_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_2043_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_2043_CL_TAG_OFFSET })

// Status register of cache line 2044
#define AXI_LLC_STATUS_STATUS_2044_REG_OFFSET 0x3fe0
#define AXI_LLC_STATUS_STATUS_2044_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_2044_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_2044_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_2044_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_2044_CL_STATUS_OFFSET })

// Tag Address stored in cache line 2044
#define AXI_LLC_STATUS_TAG_2044_REG_OFFSET 0x3fe4
#define AXI_LLC_STATUS_TAG_2044_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_2044_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_2044_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_2044_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_2044_CL_TAG_OFFSET })

// Status register of cache line 2045
#define AXI_LLC_STATUS_STATUS_2045_REG_OFFSET 0x3fe8
#define AXI_LLC_STATUS_STATUS_2045_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_2045_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_2045_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_2045_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_2045_CL_STATUS_OFFSET })

// Tag Address stored in cache line 2045
#define AXI_LLC_STATUS_TAG_2045_REG_OFFSET 0x3fec
#define AXI_LLC_STATUS_TAG_2045_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_2045_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_2045_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_2045_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_2045_CL_TAG_OFFSET })

// Status register of cache line 2046
#define AXI_LLC_STATUS_STATUS_2046_REG_OFFSET 0x3ff0
#define AXI_LLC_STATUS_STATUS_2046_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_2046_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_2046_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_2046_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_2046_CL_STATUS_OFFSET })

// Tag Address stored in cache line 2046
#define AXI_LLC_STATUS_TAG_2046_REG_OFFSET 0x3ff4
#define AXI_LLC_STATUS_TAG_2046_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_2046_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_2046_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_2046_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_2046_CL_TAG_OFFSET })

// Status register of cache line 2047
#define AXI_LLC_STATUS_STATUS_2047_REG_OFFSET 0x3ff8
#define AXI_LLC_STATUS_STATUS_2047_CL_STATUS_MASK 0xf
#define AXI_LLC_STATUS_STATUS_2047_CL_STATUS_OFFSET 5
#define AXI_LLC_STATUS_STATUS_2047_CL_STATUS_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_STATUS_2047_CL_STATUS_MASK, .index = AXI_LLC_STATUS_STATUS_2047_CL_STATUS_OFFSET })

// Tag Address stored in cache line 2047
#define AXI_LLC_STATUS_TAG_2047_REG_OFFSET 0x3ffc
#define AXI_LLC_STATUS_TAG_2047_CL_TAG_MASK 0x1f
#define AXI_LLC_STATUS_TAG_2047_CL_TAG_OFFSET 0
#define AXI_LLC_STATUS_TAG_2047_CL_TAG_FIELD \
  ((bitfield_field32_t) { .mask = AXI_LLC_STATUS_TAG_2047_CL_TAG_MASK, .index = AXI_LLC_STATUS_TAG_2047_CL_TAG_OFFSET })

#ifdef __cplusplus
}  // extern "C"
#endif
#endif  // _AXI_LLC_STATUS_REG_DEFS_
// End generated register defines for axi_llc_status