#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1110-g18392a46)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 9;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_00000197e2e597d0 .scope module, "tb_Pipelined" "tb_Pipelined" 2 6;
 .timescale -9 -9;
v00000197e4e05db0_0 .var "clk", 0 0;
v00000197e4e05e50_0 .var "rst", 0 0;
S_00000197e2e59960 .scope module, "CPU" "mips_pipelined" 2 59, 3 5 0, S_00000197e2e597d0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
L_00000197e4d57c30 .functor AND 1, v00000197e4dfd070_0, L_00000197e4df98d0, C4<1>, C4<1>;
v00000197e4e04410_0 .net "ADDR_out", 31 0, v00000197e4e01cb0_0;  1 drivers
v00000197e4e053b0_0 .net "ALUOp", 1 0, v00000197e4dfc170_0;  1 drivers
v00000197e4e04690_0 .net "ALUSrc", 0 0, v00000197e4dfc7b0_0;  1 drivers
v00000197e4e04eb0_0 .net "ALU_Out_Sel", 1 0, v00000197e4dfbbd0_0;  1 drivers
v00000197e4e05630_0 .net "Branch", 0 0, v00000197e4dfd070_0;  1 drivers
v00000197e4e031f0_0 .net "DivAns", 63 0, L_00000197e4e99690;  1 drivers
v00000197e4e04f50_0 .net "Divu", 0 0, v00000197e4dfc670_0;  1 drivers
v00000197e4e056d0_0 .net "EX_reg", 3 0, L_00000197e4e08470;  1 drivers
v00000197e4e05090_0 .net "EX_reg_1", 3 0, v00000197e4dff190_0;  1 drivers
v00000197e4e03290_0 .net "ExtendSel", 0 0, v00000197e4dfc990_0;  1 drivers
v00000197e4e05450_0 .net "HiOut", 31 0, L_00000197e4e7fd70;  1 drivers
v00000197e4e05130_0 .net "Jump", 0 0, v00000197e4dfd9d0_0;  1 drivers
v00000197e4e05770_0 .net "LoOut", 31 0, L_00000197e4e81490;  1 drivers
v00000197e4e035b0_0 .net "MEM_reg", 1 0, L_00000197e4e08290;  1 drivers
v00000197e4e05810_0 .net "MEM_reg_1", 1 0, v00000197e4dfe3d0_0;  1 drivers
v00000197e4e03650_0 .net "MEM_reg_2", 1 0, v00000197e4dff2d0_0;  1 drivers
v00000197e4e036f0_0 .net "MemRead", 0 0, v00000197e4dfdcf0_0;  1 drivers
v00000197e4e03a10_0 .net "MemWrite", 0 0, v00000197e4dfd250_0;  1 drivers
v00000197e4e08010_0 .net "MemtoReg", 0 0, v00000197e4dfbef0_0;  1 drivers
v00000197e4e077f0_0 .net "Operation", 2 0, v00000197e4dfd4d0_0;  1 drivers
v00000197e4e065d0_0 .net "PCSrc", 0 0, L_00000197e4d57c30;  1 drivers
v00000197e4e06cb0_0 .net "RegDst", 0 0, v00000197e4dfccb0_0;  1 drivers
v00000197e4e06710_0 .net "RegWrite", 0 0, v00000197e4dfcdf0_0;  1 drivers
v00000197e4e06670_0 .net "WB_reg", 1 0, L_00000197e4e09050;  1 drivers
v00000197e4e079d0_0 .net "WB_reg_1", 1 0, v00000197e4dffb90_0;  1 drivers
v00000197e4e060d0_0 .net "WB_reg_2", 1 0, v00000197e4dff370_0;  1 drivers
v00000197e4e071b0_0 .net "WB_reg_3", 1 0, v00000197e4e00b30_0;  1 drivers
v00000197e4e05a90_0 .net "Zero", 0 0, L_00000197e4df98d0;  1 drivers
v00000197e4e06fd0_0 .net *"_ivl_18", 29 0, L_00000197e4e08bf0;  1 drivers
L_00000197e4e131a8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000197e4e07b10_0 .net *"_ivl_20", 1 0, L_00000197e4e131a8;  1 drivers
v00000197e4e07e30_0 .net *"_ivl_23", 3 0, L_00000197e4e088d0;  1 drivers
v00000197e4e062b0_0 .net *"_ivl_24", 25 0, L_00000197e4e08830;  1 drivers
v00000197e4e07250_0 .net *"_ivl_26", 23 0, L_00000197e4e08790;  1 drivers
L_00000197e4e131f0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000197e4e07bb0_0 .net *"_ivl_28", 1 0, L_00000197e4e131f0;  1 drivers
v00000197e4e06d50_0 .net *"_ivl_30", 29 0, L_00000197e4e08fb0;  1 drivers
L_00000197e4e13238 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000197e4e07d90_0 .net *"_ivl_35", 1 0, L_00000197e4e13238;  1 drivers
v00000197e4e07570_0 .net "aluToADDR", 31 0, v00000197e4dff4b0_0;  1 drivers
v00000197e4e06350_0 .net "alu_ans", 31 0, L_00000197e4e80db0;  1 drivers
v00000197e4e06030_0 .net "alu_b", 31 0, L_00000197e4dfa690;  1 drivers
v00000197e4e07430_0 .net "alu_out", 31 0, L_00000197e4dfaeb0;  1 drivers
v00000197e4e07750_0 .net "b_offset", 31 0, L_00000197e4e08e70;  1 drivers
v00000197e4e07610_0 .net "b_tgt", 31 0, L_00000197e4dfa870;  1 drivers
v00000197e4e068f0_0 .net "branch_addr", 31 0, L_00000197e4e08510;  1 drivers
v00000197e4e07c50_0 .net "clk", 0 0, v00000197e4e05db0_0;  1 drivers
v00000197e4e07f70_0 .net "dmem_rdata", 31 0, v00000197e4dfedd0_0;  1 drivers
v00000197e4e07890_0 .net "dmem_rdata_out", 31 0, v00000197e4e017b0_0;  1 drivers
v00000197e4e06df0_0 .net "extend_immed", 31 0, L_00000197e4dfb950;  1 drivers
v00000197e4e063f0_0 .net "extend_immed_un", 31 0, L_00000197e4dfa230;  1 drivers
v00000197e4e072f0_0 .net "extend_out", 31 0, v00000197e4dff050_0;  1 drivers
v00000197e4e06e90_0 .net "funct", 5 0, L_00000197e4e08650;  1 drivers
v00000197e4e05d10_0 .net "funct_out", 5 0, v00000197e4dff5f0_0;  1 drivers
v00000197e4e06530_0 .net "immed", 15 0, L_00000197e4e08d30;  1 drivers
v00000197e4e07930_0 .net "immed_result", 31 0, L_00000197e4df91f0;  1 drivers
v00000197e4e067b0_0 .net "instr", 31 0, v00000197e4e03150_0;  1 drivers
v00000197e4e06f30_0 .net "instr_out", 31 0, v00000197e4dffe10_0;  1 drivers
v00000197e4e06990_0 .net "jump_addr", 31 0, L_00000197e4e083d0;  1 drivers
v00000197e4e076b0_0 .net "jumpoffset", 25 0, L_00000197e4e08a10;  1 drivers
v00000197e4e07cf0_0 .net "opcode", 5 0, L_00000197e4e081f0;  1 drivers
v00000197e4e05ef0_0 .net "pc", 31 0, v00000197e4e02ed0_0;  1 drivers
v00000197e4e06210_0 .net "pc_add", 31 0, v00000197e4dfea10_0;  1 drivers
v00000197e4e06490_0 .net "pc_incr", 31 0, L_00000197e4df9bf0;  1 drivers
v00000197e4e06850_0 .net "pc_next", 31 0, L_00000197e4dfa190;  1 drivers
v00000197e4e07070_0 .net "rd", 4 0, L_00000197e4e08f10;  1 drivers
v00000197e4e06a30_0 .net "rd1_out", 31 0, v00000197e4e00090_0;  1 drivers
v00000197e4e06170_0 .net "rd2ToWD", 31 0, v00000197e4e00950_0;  1 drivers
v00000197e4e07ed0_0 .net "rd2_out", 31 0, v00000197e4dffaf0_0;  1 drivers
v00000197e4e074d0_0 .net "rd_out", 4 0, v00000197e4dffcd0_0;  1 drivers
o00000197e4d82628 .functor BUFZ 1, C4<z>; HiZ drive
v00000197e4e06ad0_0 .net "reset", 0 0, o00000197e4d82628;  0 drivers
v00000197e4e080b0_0 .net "rfile_rd1", 31 0, v00000197e4e058b0_0;  1 drivers
v00000197e4e06c10_0 .net "rfile_rd2", 31 0, v00000197e4e03b50_0;  1 drivers
v00000197e4e05bd0_0 .net "rfile_wd", 31 0, L_00000197e4df9b50;  1 drivers
v00000197e4e07110_0 .net "rfile_wn", 4 0, L_00000197e4dfac30;  1 drivers
v00000197e4e08150_0 .net "rs", 4 0, L_00000197e4e08dd0;  1 drivers
v00000197e4e07390_0 .net "rst", 0 0, v00000197e4e05e50_0;  1 drivers
v00000197e4e05f90_0 .net "rt", 4 0, L_00000197e4e085b0;  1 drivers
v00000197e4e07a70_0 .net "rt_out", 4 0, v00000197e4dfe5b0_0;  1 drivers
v00000197e4e059f0_0 .net "shamt", 4 0, L_00000197e4e08330;  1 drivers
v00000197e4e05b30_0 .net "shamt_out", 4 0, v00000197e4dfe650_0;  1 drivers
v00000197e4e05c70_0 .net "wn_1", 4 0, v00000197e4e00450_0;  1 drivers
v00000197e4e06b70_0 .net "wn_2", 4 0, v00000197e4e01ad0_0;  1 drivers
L_00000197e4e081f0 .part v00000197e4dffe10_0, 26, 6;
L_00000197e4e08dd0 .part v00000197e4dffe10_0, 21, 5;
L_00000197e4e085b0 .part v00000197e4dffe10_0, 16, 5;
L_00000197e4e08f10 .part v00000197e4dffe10_0, 11, 5;
L_00000197e4e08330 .part v00000197e4dffe10_0, 6, 5;
L_00000197e4e08650 .part v00000197e4dffe10_0, 0, 6;
L_00000197e4e08d30 .part v00000197e4dffe10_0, 0, 16;
L_00000197e4e08a10 .part v00000197e4dffe10_0, 0, 26;
L_00000197e4e08bf0 .part L_00000197e4dfb950, 0, 30;
L_00000197e4e08e70 .concat [ 2 30 0 0], L_00000197e4e131a8, L_00000197e4e08bf0;
L_00000197e4e088d0 .part L_00000197e4df9bf0, 28, 4;
L_00000197e4e08790 .part L_00000197e4e08a10, 0, 24;
L_00000197e4e08830 .concat [ 2 24 0 0], L_00000197e4e131f0, L_00000197e4e08790;
L_00000197e4e08fb0 .concat [ 26 4 0 0], L_00000197e4e08830, L_00000197e4e088d0;
L_00000197e4e083d0 .concat [ 30 2 0 0], L_00000197e4e08fb0, L_00000197e4e13238;
L_00000197e4e09050 .concat [ 1 1 0 0], v00000197e4dfcdf0_0, v00000197e4dfbef0_0;
L_00000197e4e08290 .concat [ 1 1 0 0], v00000197e4dfdcf0_0, v00000197e4dfd250_0;
L_00000197e4e08470 .concat [ 2 1 1 0], v00000197e4dfc170_0, v00000197e4dfccb0_0, v00000197e4dfc7b0_0;
L_00000197e4dfa2d0 .part v00000197e4dff190_0, 2, 1;
L_00000197e4df9ab0 .part v00000197e4dff190_0, 3, 1;
L_00000197e4df9dd0 .part v00000197e4e00b30_0, 1, 1;
L_00000197e4dfaa50 .part v00000197e4dff2d0_0, 0, 1;
L_00000197e4dfb4f0 .part v00000197e4dff2d0_0, 1, 1;
L_00000197e4df9c90 .part v00000197e4dff190_0, 0, 2;
L_00000197e4dfb630 .part v00000197e4e00b30_0, 0, 1;
S_00000197e2e59af0 .scope module, "ALU" "alu" 3 93, 4 2 0, S_00000197e2e59960;
 .timescale -9 -9;
    .port_info 0 /INPUT 3 "ctl";
    .port_info 1 /INPUT 32 "a";
    .port_info 2 /INPUT 32 "b";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /INPUT 5 "shamt";
L_00000197e4e17060 .functor BUFT 1, C4<011>, C4<0>, C4<0>, C4<0>;
v00000197e4dfcb70_0 .net/2u *"_ivl_384", 2 0, L_00000197e4e17060;  1 drivers
v00000197e4dfdbb0_0 .net *"_ivl_386", 0 0, L_00000197e4e81df0;  1 drivers
v00000197e4dfde30_0 .net "a", 31 0, v00000197e4e00090_0;  alias, 1 drivers
v00000197e4dfce90_0 .net "b", 31 0, L_00000197e4dfa690;  alias, 1 drivers
v00000197e4dfded0_0 .net "binvert", 0 0, L_00000197e4df9470;  1 drivers
v00000197e4dfdc50_0 .net "c", 30 0, L_00000197e4e81b70;  1 drivers
v00000197e4dfcd50_0 .net "cout", 0 0, L_00000197e4e98eb0;  1 drivers
v00000197e4dfcad0_0 .net "ctl", 2 0, v00000197e4dfd4d0_0;  alias, 1 drivers
v00000197e4dfe0b0_0 .net "result", 31 0, L_00000197e4e80db0;  alias, 1 drivers
v00000197e4dfbd10_0 .net "sel", 1 0, L_00000197e4df9970;  1 drivers
v00000197e4dfc030_0 .net "set", 0 0, L_00000197e4e99540;  1 drivers
v00000197e4dfd430_0 .net "shamt", 4 0, v00000197e4dfe650_0;  alias, 1 drivers
v00000197e4dfd750_0 .net "sll_ans", 31 0, v00000197e4cafa30_0;  1 drivers
v00000197e4dfd610_0 .net "temp", 31 0, L_00000197e4e81170;  1 drivers
L_00000197e4df9970 .part v00000197e4dfd4d0_0, 0, 2;
L_00000197e4df9470 .part v00000197e4dfd4d0_0, 2, 1;
L_00000197e4dfb130 .part v00000197e4e00090_0, 0, 1;
L_00000197e4df9830 .part L_00000197e4dfa690, 0, 1;
L_00000197e4e74a10 .part v00000197e4e00090_0, 1, 1;
L_00000197e4e73bb0 .part L_00000197e4dfa690, 1, 1;
L_00000197e4e74e70 .part L_00000197e4e81b70, 0, 1;
L_00000197e4e74f10 .part v00000197e4e00090_0, 2, 1;
L_00000197e4e74fb0 .part L_00000197e4dfa690, 2, 1;
L_00000197e4e748d0 .part L_00000197e4e81b70, 1, 1;
L_00000197e4e73390 .part v00000197e4e00090_0, 3, 1;
L_00000197e4e741f0 .part L_00000197e4dfa690, 3, 1;
L_00000197e4e759b0 .part L_00000197e4e81b70, 2, 1;
L_00000197e4e74330 .part v00000197e4e00090_0, 4, 1;
L_00000197e4e73570 .part L_00000197e4dfa690, 4, 1;
L_00000197e4e74470 .part L_00000197e4e81b70, 3, 1;
L_00000197e4e743d0 .part v00000197e4e00090_0, 5, 1;
L_00000197e4e73e30 .part L_00000197e4dfa690, 5, 1;
L_00000197e4e739d0 .part L_00000197e4e81b70, 4, 1;
L_00000197e4e74150 .part v00000197e4e00090_0, 6, 1;
L_00000197e4e73a70 .part L_00000197e4dfa690, 6, 1;
L_00000197e4e74290 .part L_00000197e4e81b70, 5, 1;
L_00000197e4e76b30 .part v00000197e4e00090_0, 7, 1;
L_00000197e4e75c30 .part L_00000197e4dfa690, 7, 1;
L_00000197e4e78110 .part L_00000197e4e81b70, 6, 1;
L_00000197e4e75af0 .part v00000197e4e00090_0, 8, 1;
L_00000197e4e75cd0 .part L_00000197e4dfa690, 8, 1;
L_00000197e4e769f0 .part L_00000197e4e81b70, 7, 1;
L_00000197e4e75e10 .part v00000197e4e00090_0, 9, 1;
L_00000197e4e77170 .part L_00000197e4dfa690, 9, 1;
L_00000197e4e77850 .part L_00000197e4e81b70, 8, 1;
L_00000197e4e76e50 .part v00000197e4e00090_0, 10, 1;
L_00000197e4e77710 .part L_00000197e4dfa690, 10, 1;
L_00000197e4e77350 .part L_00000197e4e81b70, 9, 1;
L_00000197e4e77a30 .part v00000197e4e00090_0, 11, 1;
L_00000197e4e76270 .part L_00000197e4dfa690, 11, 1;
L_00000197e4e76130 .part L_00000197e4e81b70, 10, 1;
L_00000197e4e76450 .part v00000197e4e00090_0, 12, 1;
L_00000197e4e764f0 .part L_00000197e4dfa690, 12, 1;
L_00000197e4e78250 .part L_00000197e4e81b70, 11, 1;
L_00000197e4e79330 .part v00000197e4e00090_0, 13, 1;
L_00000197e4e782f0 .part L_00000197e4dfa690, 13, 1;
L_00000197e4e78390 .part L_00000197e4e81b70, 12, 1;
L_00000197e4e787f0 .part v00000197e4e00090_0, 14, 1;
L_00000197e4e78570 .part L_00000197e4dfa690, 14, 1;
L_00000197e4e79790 .part L_00000197e4e81b70, 13, 1;
L_00000197e4e79bf0 .part v00000197e4e00090_0, 15, 1;
L_00000197e4e78c50 .part L_00000197e4dfa690, 15, 1;
L_00000197e4e79650 .part L_00000197e4e81b70, 14, 1;
L_00000197e4e789d0 .part v00000197e4e00090_0, 16, 1;
L_00000197e4e7a0f0 .part L_00000197e4dfa690, 16, 1;
L_00000197e4e78b10 .part L_00000197e4e81b70, 15, 1;
L_00000197e4e79470 .part v00000197e4e00090_0, 17, 1;
L_00000197e4e78750 .part L_00000197e4dfa690, 17, 1;
L_00000197e4e78930 .part L_00000197e4e81b70, 16, 1;
L_00000197e4e7d110 .part v00000197e4e00090_0, 18, 1;
L_00000197e4e7aa50 .part L_00000197e4dfa690, 18, 1;
L_00000197e4e7b9f0 .part L_00000197e4e81b70, 17, 1;
L_00000197e4e7c030 .part v00000197e4e00090_0, 19, 1;
L_00000197e4e7ab90 .part L_00000197e4dfa690, 19, 1;
L_00000197e4e7cb70 .part L_00000197e4e81b70, 18, 1;
L_00000197e4e7b270 .part v00000197e4e00090_0, 20, 1;
L_00000197e4e7bf90 .part L_00000197e4dfa690, 20, 1;
L_00000197e4e7b6d0 .part L_00000197e4e81b70, 19, 1;
L_00000197e4e7ae10 .part v00000197e4e00090_0, 21, 1;
L_00000197e4e7cf30 .part L_00000197e4dfa690, 21, 1;
L_00000197e4e7b810 .part L_00000197e4e81b70, 20, 1;
L_00000197e4e7d1b0 .part v00000197e4e00090_0, 22, 1;
L_00000197e4e7af50 .part L_00000197e4dfa690, 22, 1;
L_00000197e4e7bef0 .part L_00000197e4e81b70, 21, 1;
L_00000197e4e7c3f0 .part v00000197e4e00090_0, 23, 1;
L_00000197e4e7c990 .part L_00000197e4dfa690, 23, 1;
L_00000197e4e7b310 .part L_00000197e4e81b70, 22, 1;
L_00000197e4e7f230 .part v00000197e4e00090_0, 24, 1;
L_00000197e4e7d9d0 .part L_00000197e4dfa690, 24, 1;
L_00000197e4e7f550 .part L_00000197e4e81b70, 23, 1;
L_00000197e4e7efb0 .part v00000197e4e00090_0, 25, 1;
L_00000197e4e7e330 .part L_00000197e4dfa690, 25, 1;
L_00000197e4e7e790 .part L_00000197e4e81b70, 24, 1;
L_00000197e4e7e6f0 .part v00000197e4e00090_0, 26, 1;
L_00000197e4e7dcf0 .part L_00000197e4dfa690, 26, 1;
L_00000197e4e7f4b0 .part L_00000197e4e81b70, 25, 1;
L_00000197e4e7ebf0 .part v00000197e4e00090_0, 27, 1;
L_00000197e4e7ded0 .part L_00000197e4dfa690, 27, 1;
L_00000197e4e7e5b0 .part L_00000197e4e81b70, 26, 1;
L_00000197e4e7e650 .part v00000197e4e00090_0, 28, 1;
L_00000197e4e7db10 .part L_00000197e4dfa690, 28, 1;
L_00000197e4e7d7f0 .part L_00000197e4e81b70, 27, 1;
L_00000197e4e7ed30 .part v00000197e4e00090_0, 29, 1;
L_00000197e4e7ee70 .part L_00000197e4dfa690, 29, 1;
L_00000197e4e7e0b0 .part L_00000197e4e81b70, 28, 1;
LS_00000197e4e81b70_0_0 .concat8 [ 1 1 1 1], L_00000197e4d56960, L_00000197e4d57300, L_00000197e4d1d2b0, L_00000197e4e839b0;
LS_00000197e4e81b70_0_4 .concat8 [ 1 1 1 1], L_00000197e4e84890, L_00000197e4e83b00, L_00000197e4e84820, L_00000197e4e83390;
LS_00000197e4e81b70_0_8 .concat8 [ 1 1 1 1], L_00000197e4e83400, L_00000197e4e84580, L_00000197e4e84f20, L_00000197e4e84f90;
LS_00000197e4e81b70_0_12 .concat8 [ 1 1 1 1], L_00000197e4e85d20, L_00000197e4e85a80, L_00000197e4e86260, L_00000197e4e85070;
LS_00000197e4e81b70_0_16 .concat8 [ 1 1 1 1], L_00000197e4e86ea0, L_00000197e4e86d50, L_00000197e4e9b6f0, L_00000197e4e9b760;
LS_00000197e4e81b70_0_20 .concat8 [ 1 1 1 1], L_00000197e4e9b300, L_00000197e4e9b140, L_00000197e4e9a730, L_00000197e4e9b060;
LS_00000197e4e81b70_0_24 .concat8 [ 1 1 1 1], L_00000197e4e9bd80, L_00000197e4e9bca0, L_00000197e4e98350, L_00000197e4e984a0;
LS_00000197e4e81b70_0_28 .concat8 [ 1 1 1 0], L_00000197e4e99a80, L_00000197e4e991c0, L_00000197e4e98ac0;
LS_00000197e4e81b70_1_0 .concat8 [ 4 4 4 4], LS_00000197e4e81b70_0_0, LS_00000197e4e81b70_0_4, LS_00000197e4e81b70_0_8, LS_00000197e4e81b70_0_12;
LS_00000197e4e81b70_1_4 .concat8 [ 4 4 4 3], LS_00000197e4e81b70_0_16, LS_00000197e4e81b70_0_20, LS_00000197e4e81b70_0_24, LS_00000197e4e81b70_0_28;
L_00000197e4e81b70 .concat8 [ 16 15 0 0], LS_00000197e4e81b70_1_0, LS_00000197e4e81b70_1_4;
L_00000197e4e81030 .part v00000197e4e00090_0, 30, 1;
L_00000197e4e81cb0 .part L_00000197e4dfa690, 30, 1;
L_00000197e4e810d0 .part L_00000197e4e81b70, 29, 1;
LS_00000197e4e81170_0_0 .concat8 [ 1 1 1 1], L_00000197e4dfb090, L_00000197e4e750f0, L_00000197e4e736b0, L_00000197e4e757d0;
LS_00000197e4e81170_0_4 .concat8 [ 1 1 1 1], L_00000197e4e75690, L_00000197e4e73890, L_00000197e4e74010, L_00000197e4e77df0;
LS_00000197e4e81170_0_8 .concat8 [ 1 1 1 1], L_00000197e4e770d0, L_00000197e4e77d50, L_00000197e4e76590, L_00000197e4e76090;
LS_00000197e4e81170_0_12 .concat8 [ 1 1 1 1], L_00000197e4e76630, L_00000197e4e78890, L_00000197e4e79b50, L_00000197e4e790b0;
LS_00000197e4e81170_0_16 .concat8 [ 1 1 1 1], L_00000197e4e7a730, L_00000197e4e7a690, L_00000197e4e79290, L_00000197e4e7ba90;
LS_00000197e4e81170_0_20 .concat8 [ 1 1 1 1], L_00000197e4e7ca30, L_00000197e4e7cdf0, L_00000197e4e7c670, L_00000197e4e7c210;
LS_00000197e4e81170_0_24 .concat8 [ 1 1 1 1], L_00000197e4e7dbb0, L_00000197e4e7d4d0, L_00000197e4e7dc50, L_00000197e4e7e970;
LS_00000197e4e81170_0_28 .concat8 [ 1 1 1 1], L_00000197e4e7d6b0, L_00000197e4e7f910, L_00000197e4e81210, L_00000197e4e7fb90;
LS_00000197e4e81170_1_0 .concat8 [ 4 4 4 4], LS_00000197e4e81170_0_0, LS_00000197e4e81170_0_4, LS_00000197e4e81170_0_8, LS_00000197e4e81170_0_12;
LS_00000197e4e81170_1_4 .concat8 [ 4 4 4 4], LS_00000197e4e81170_0_16, LS_00000197e4e81170_0_20, LS_00000197e4e81170_0_24, LS_00000197e4e81170_0_28;
L_00000197e4e81170 .concat8 [ 16 16 0 0], LS_00000197e4e81170_1_0, LS_00000197e4e81170_1_4;
L_00000197e4e81c10 .part v00000197e4e00090_0, 31, 1;
L_00000197e4e81990 .part L_00000197e4dfa690, 31, 1;
L_00000197e4e81e90 .part L_00000197e4e81b70, 30, 1;
L_00000197e4e81df0 .cmp/eq 3, v00000197e4dfd4d0_0, L_00000197e4e17060;
L_00000197e4e80db0 .functor MUXZ 32, L_00000197e4e81170, v00000197e4cafa30_0, L_00000197e4e81df0, C4<>;
S_00000197e2e46850 .scope module, "Shifter" "Shifter" 4 48, 5 2 0, S_00000197e2e59af0;
 .timescale -9 -9;
    .port_info 0 /INPUT 32 "dataA";
    .port_info 1 /INPUT 5 "dataB";
    .port_info 2 /OUTPUT 32 "dataOut";
v00000197e4cb18d0_0 .net "dataA", 31 0, L_00000197e4dfa690;  alias, 1 drivers
v00000197e4cb2550_0 .net "dataB", 4 0, v00000197e4dfe650_0;  alias, 1 drivers
v00000197e4cb2690_0 .net "dataOut", 31 0, v00000197e4cafa30_0;  alias, 1 drivers
v00000197e4cafa30_0 .var "temp", 31 0;
E_00000197e4d1a800 .event anyedge, v00000197e4cb2550_0, v00000197e4cb18d0_0;
S_00000197e2e469e0 .scope module, "alu_01" "ALU_1bit" 4 15, 6 2 0, S_00000197e2e59af0;
 .timescale -9 -9;
    .port_info 0 /OUTPUT 1 "dataOut";
    .port_info 1 /OUTPUT 1 "cout";
    .port_info 2 /INPUT 1 "dataA";
    .port_info 3 /INPUT 1 "dataB";
    .port_info 4 /INPUT 1 "cin";
    .port_info 5 /INPUT 2 "sel";
    .port_info 6 /INPUT 1 "binvert";
    .port_info 7 /INPUT 1 "less";
L_00000197e4d58100 .functor AND 1, L_00000197e4dfb130, L_00000197e4df9830, C4<1>, C4<1>;
L_00000197e4d581e0 .functor OR 1, L_00000197e4dfb130, L_00000197e4df9830, C4<0>, C4<0>;
L_00000197e4d58250 .functor XOR 1, L_00000197e4df9830, L_00000197e4df9470, C4<0>, C4<0>;
L_00000197e4d569d0 .functor BUFZ 1, L_00000197e4e99540, C4<0>, C4<0>, C4<0>;
v00000197e4c78100_0 .net "binvert", 0 0, L_00000197e4df9470;  alias, 1 drivers
v00000197e4c76620_0 .net "cin", 0 0, L_00000197e4df9470;  alias, 1 drivers
v00000197e4c77160_0 .net "cout", 0 0, L_00000197e4d56960;  1 drivers
v00000197e4c768a0_0 .net "dataA", 0 0, L_00000197e4dfb130;  1 drivers
v00000197e4c81cb0_0 .net "dataB", 0 0, L_00000197e4df9830;  1 drivers
v00000197e4c82390_0 .net "dataOut", 0 0, L_00000197e4dfb090;  1 drivers
v00000197e4c82890_0 .net "e1", 0 0, L_00000197e4d58100;  1 drivers
v00000197e4c831f0_0 .net "e2", 0 0, L_00000197e4d581e0;  1 drivers
v00000197e4c99190_0 .net "e3", 0 0, L_00000197e4d56880;  1 drivers
v00000197e4c99730_0 .net "e4", 0 0, L_00000197e4d569d0;  1 drivers
v00000197e4c9a310_0 .net "less", 0 0, L_00000197e4e99540;  alias, 1 drivers
v00000197e4c9a630_0 .net "sel", 1 0, L_00000197e4df9970;  alias, 1 drivers
v00000197e4ca4ea0_0 .net "temp", 0 0, L_00000197e4d58250;  1 drivers
S_00000197e2e46b70 .scope module, "FullAdder" "FA" 6 15, 7 2 0, S_00000197e2e469e0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /OUTPUT 1 "cout";
    .port_info 4 /OUTPUT 1 "sum";
L_00000197e4d56b90 .functor XOR 1, L_00000197e4dfb130, L_00000197e4d58250, C4<0>, C4<0>;
L_00000197e4d56880 .functor XOR 1, L_00000197e4d56b90, L_00000197e4df9470, C4<0>, C4<0>;
L_00000197e4d566c0 .functor AND 1, L_00000197e4dfb130, L_00000197e4d58250, C4<1>, C4<1>;
L_00000197e4d56730 .functor XOR 1, L_00000197e4dfb130, L_00000197e4d58250, C4<0>, C4<0>;
L_00000197e4d567a0 .functor AND 1, L_00000197e4df9470, L_00000197e4d56730, C4<1>, C4<1>;
L_00000197e4d56960 .functor OR 1, L_00000197e4d566c0, L_00000197e4d567a0, C4<0>, C4<0>;
v00000197e4cae950_0 .net *"_ivl_0", 0 0, L_00000197e4d56b90;  1 drivers
v00000197e4caf710_0 .net *"_ivl_4", 0 0, L_00000197e4d566c0;  1 drivers
v00000197e4cb0890_0 .net *"_ivl_6", 0 0, L_00000197e4d56730;  1 drivers
v00000197e4ce9c30_0 .net *"_ivl_8", 0 0, L_00000197e4d567a0;  1 drivers
v00000197e4cea090_0 .net "a", 0 0, L_00000197e4dfb130;  alias, 1 drivers
v00000197e4ce7ed0_0 .net "b", 0 0, L_00000197e4d58250;  alias, 1 drivers
v00000197e4ce7c50_0 .net "c", 0 0, L_00000197e4df9470;  alias, 1 drivers
v00000197e4ce7930_0 .net "cout", 0 0, L_00000197e4d56960;  alias, 1 drivers
v00000197e4ce88d0_0 .net "sum", 0 0, L_00000197e4d56880;  alias, 1 drivers
S_00000197e2e3e270 .scope module, "U_MUX_ALU_1bit" "MUX_ALU_1bit" 6 19, 8 2 0, S_00000197e2e469e0;
 .timescale -9 -9;
    .port_info 0 /OUTPUT 1 "dataOut";
    .port_info 1 /INPUT 1 "e1";
    .port_info 2 /INPUT 1 "e2";
    .port_info 3 /INPUT 1 "e3";
    .port_info 4 /INPUT 1 "e4";
    .port_info 5 /INPUT 2 "sel";
L_00000197e4e13aa8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000197e4ce8970_0 .net/2u *"_ivl_0", 1 0, L_00000197e4e13aa8;  1 drivers
v00000197e4ce9190_0 .net *"_ivl_10", 0 0, L_00000197e4dfab90;  1 drivers
L_00000197e4e13b80 .functor BUFT 1, C4<11>, C4<0>, C4<0>, C4<0>;
v00000197e4c7d720_0 .net/2u *"_ivl_12", 1 0, L_00000197e4e13b80;  1 drivers
v00000197e4c7e080_0 .net *"_ivl_14", 0 0, L_00000197e4dfa410;  1 drivers
L_00000197e4e13bc8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000197e4c7d4a0_0 .net/2u *"_ivl_16", 0 0, L_00000197e4e13bc8;  1 drivers
v00000197e4c7d5e0_0 .net *"_ivl_18", 0 0, L_00000197e4df9510;  1 drivers
v00000197e4c7dea0_0 .net *"_ivl_2", 0 0, L_00000197e4dfad70;  1 drivers
v00000197e4c7c5a0_0 .net *"_ivl_20", 0 0, L_00000197e4dfa550;  1 drivers
v00000197e4ceb300_0 .net *"_ivl_22", 0 0, L_00000197e4df95b0;  1 drivers
L_00000197e4e13af0 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v00000197e4cec200_0 .net/2u *"_ivl_4", 1 0, L_00000197e4e13af0;  1 drivers
v00000197e4cec7a0_0 .net *"_ivl_6", 0 0, L_00000197e4dfa370;  1 drivers
L_00000197e4e13b38 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v00000197e4cee820_0 .net/2u *"_ivl_8", 1 0, L_00000197e4e13b38;  1 drivers
v00000197e4cee280_0 .net "dataOut", 0 0, L_00000197e4dfb090;  alias, 1 drivers
v00000197e4ced6a0_0 .net "e1", 0 0, L_00000197e4d58100;  alias, 1 drivers
v00000197e4c5a1b0_0 .net "e2", 0 0, L_00000197e4d581e0;  alias, 1 drivers
v00000197e4c5a430_0 .net "e3", 0 0, L_00000197e4d56880;  alias, 1 drivers
v00000197e4c5a9d0_0 .net "e4", 0 0, L_00000197e4d569d0;  alias, 1 drivers
v00000197e4c5a7f0_0 .net "sel", 1 0, L_00000197e4df9970;  alias, 1 drivers
L_00000197e4dfad70 .cmp/eq 2, L_00000197e4df9970, L_00000197e4e13aa8;
L_00000197e4dfa370 .cmp/eq 2, L_00000197e4df9970, L_00000197e4e13af0;
L_00000197e4dfab90 .cmp/eq 2, L_00000197e4df9970, L_00000197e4e13b38;
L_00000197e4dfa410 .cmp/eq 2, L_00000197e4df9970, L_00000197e4e13b80;
L_00000197e4df9510 .functor MUXZ 1, L_00000197e4e13bc8, L_00000197e4d569d0, L_00000197e4dfa410, C4<>;
L_00000197e4dfa550 .functor MUXZ 1, L_00000197e4df9510, L_00000197e4d56880, L_00000197e4dfab90, C4<>;
L_00000197e4df95b0 .functor MUXZ 1, L_00000197e4dfa550, L_00000197e4d581e0, L_00000197e4dfa370, C4<>;
L_00000197e4dfb090 .functor MUXZ 1, L_00000197e4df95b0, L_00000197e4d58100, L_00000197e4dfad70, C4<>;
S_00000197e2e3e400 .scope module, "alu_02" "ALU_1bit" 4 16, 6 2 0, S_00000197e2e59af0;
 .timescale -9 -9;
    .port_info 0 /OUTPUT 1 "dataOut";
    .port_info 1 /OUTPUT 1 "cout";
    .port_info 2 /INPUT 1 "dataA";
    .port_info 3 /INPUT 1 "dataB";
    .port_info 4 /INPUT 1 "cin";
    .port_info 5 /INPUT 2 "sel";
    .port_info 6 /INPUT 1 "binvert";
    .port_info 7 /INPUT 1 "less";
L_00000197e4d571b0 .functor AND 1, L_00000197e4e74a10, L_00000197e4e73bb0, C4<1>, C4<1>;
L_00000197e4d56e30 .functor OR 1, L_00000197e4e74a10, L_00000197e4e73bb0, C4<0>, C4<0>;
L_00000197e4d56ea0 .functor XOR 1, L_00000197e4e73bb0, L_00000197e4df9470, C4<0>, C4<0>;
L_00000197e4e13d78 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_00000197e4d58410 .functor BUFZ 1, L_00000197e4e13d78, C4<0>, C4<0>, C4<0>;
v00000197e4db48f0_0 .net "binvert", 0 0, L_00000197e4df9470;  alias, 1 drivers
v00000197e4db47b0_0 .net "cin", 0 0, L_00000197e4e74e70;  1 drivers
v00000197e4db3d10_0 .net "cout", 0 0, L_00000197e4d57300;  1 drivers
v00000197e4db3e50_0 .net "dataA", 0 0, L_00000197e4e74a10;  1 drivers
v00000197e4db3310_0 .net "dataB", 0 0, L_00000197e4e73bb0;  1 drivers
v00000197e4db3c70_0 .net "dataOut", 0 0, L_00000197e4e750f0;  1 drivers
v00000197e4db2ff0_0 .net "e1", 0 0, L_00000197e4d571b0;  1 drivers
v00000197e4db3950_0 .net "e2", 0 0, L_00000197e4d56e30;  1 drivers
v00000197e4db31d0_0 .net "e3", 0 0, L_00000197e4d56f80;  1 drivers
v00000197e4db3b30_0 .net "e4", 0 0, L_00000197e4d58410;  1 drivers
v00000197e4db2a50_0 .net "less", 0 0, L_00000197e4e13d78;  1 drivers
v00000197e4db4a30_0 .net "sel", 1 0, L_00000197e4df9970;  alias, 1 drivers
v00000197e4db4530_0 .net "temp", 0 0, L_00000197e4d56ea0;  1 drivers
S_00000197e2e3e590 .scope module, "FullAdder" "FA" 6 15, 7 2 0, S_00000197e2e3e400;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /OUTPUT 1 "cout";
    .port_info 4 /OUTPUT 1 "sum";
L_00000197e4d56f10 .functor XOR 1, L_00000197e4e74a10, L_00000197e4d56ea0, C4<0>, C4<0>;
L_00000197e4d56f80 .functor XOR 1, L_00000197e4d56f10, L_00000197e4e74e70, C4<0>, C4<0>;
L_00000197e4d56ff0 .functor AND 1, L_00000197e4e74a10, L_00000197e4d56ea0, C4<1>, C4<1>;
L_00000197e4d57060 .functor XOR 1, L_00000197e4e74a10, L_00000197e4d56ea0, C4<0>, C4<0>;
L_00000197e4d57290 .functor AND 1, L_00000197e4e74e70, L_00000197e4d57060, C4<1>, C4<1>;
L_00000197e4d57300 .functor OR 1, L_00000197e4d56ff0, L_00000197e4d57290, C4<0>, C4<0>;
v00000197e4ca4f40_0 .net *"_ivl_0", 0 0, L_00000197e4d56f10;  1 drivers
v00000197e4ca5440_0 .net *"_ivl_4", 0 0, L_00000197e4d56ff0;  1 drivers
v00000197e4ca58a0_0 .net *"_ivl_6", 0 0, L_00000197e4d57060;  1 drivers
v00000197e4cc6ab0_0 .net *"_ivl_8", 0 0, L_00000197e4d57290;  1 drivers
v00000197e4cc6bf0_0 .net "a", 0 0, L_00000197e4e74a10;  alias, 1 drivers
v00000197e4cc7a50_0 .net "b", 0 0, L_00000197e4d56ea0;  alias, 1 drivers
v00000197e4cc7cd0_0 .net "c", 0 0, L_00000197e4e74e70;  alias, 1 drivers
v00000197e4c2bc90_0 .net "cout", 0 0, L_00000197e4d57300;  alias, 1 drivers
v00000197e4c2c730_0 .net "sum", 0 0, L_00000197e4d56f80;  alias, 1 drivers
S_00000197e2dd6160 .scope module, "U_MUX_ALU_1bit" "MUX_ALU_1bit" 6 19, 8 2 0, S_00000197e2e3e400;
 .timescale -9 -9;
    .port_info 0 /OUTPUT 1 "dataOut";
    .port_info 1 /INPUT 1 "e1";
    .port_info 2 /INPUT 1 "e2";
    .port_info 3 /INPUT 1 "e3";
    .port_info 4 /INPUT 1 "e4";
    .port_info 5 /INPUT 2 "sel";
L_00000197e4e13c10 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000197e4c37930_0 .net/2u *"_ivl_0", 1 0, L_00000197e4e13c10;  1 drivers
v00000197e4db4670_0 .net *"_ivl_10", 0 0, L_00000197e4df96f0;  1 drivers
L_00000197e4e13ce8 .functor BUFT 1, C4<11>, C4<0>, C4<0>, C4<0>;
v00000197e4db3090_0 .net/2u *"_ivl_12", 1 0, L_00000197e4e13ce8;  1 drivers
v00000197e4db45d0_0 .net *"_ivl_14", 0 0, L_00000197e4e75050;  1 drivers
L_00000197e4e13d30 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000197e4db4710_0 .net/2u *"_ivl_16", 0 0, L_00000197e4e13d30;  1 drivers
v00000197e4db4210_0 .net *"_ivl_18", 0 0, L_00000197e4e754b0;  1 drivers
v00000197e4db42b0_0 .net *"_ivl_2", 0 0, L_00000197e4dfb770;  1 drivers
v00000197e4db3130_0 .net *"_ivl_20", 0 0, L_00000197e4e73ed0;  1 drivers
v00000197e4db2b90_0 .net *"_ivl_22", 0 0, L_00000197e4e75910;  1 drivers
L_00000197e4e13c58 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v00000197e4db3a90_0 .net/2u *"_ivl_4", 1 0, L_00000197e4e13c58;  1 drivers
v00000197e4db2af0_0 .net *"_ivl_6", 0 0, L_00000197e4dfb810;  1 drivers
L_00000197e4e13ca0 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v00000197e4db2e10_0 .net/2u *"_ivl_8", 1 0, L_00000197e4e13ca0;  1 drivers
v00000197e4db3590_0 .net "dataOut", 0 0, L_00000197e4e750f0;  alias, 1 drivers
v00000197e4db4c10_0 .net "e1", 0 0, L_00000197e4d571b0;  alias, 1 drivers
v00000197e4db4170_0 .net "e2", 0 0, L_00000197e4d56e30;  alias, 1 drivers
v00000197e4db2d70_0 .net "e3", 0 0, L_00000197e4d56f80;  alias, 1 drivers
v00000197e4db3270_0 .net "e4", 0 0, L_00000197e4d58410;  alias, 1 drivers
v00000197e4db4350_0 .net "sel", 1 0, L_00000197e4df9970;  alias, 1 drivers
L_00000197e4dfb770 .cmp/eq 2, L_00000197e4df9970, L_00000197e4e13c10;
L_00000197e4dfb810 .cmp/eq 2, L_00000197e4df9970, L_00000197e4e13c58;
L_00000197e4df96f0 .cmp/eq 2, L_00000197e4df9970, L_00000197e4e13ca0;
L_00000197e4e75050 .cmp/eq 2, L_00000197e4df9970, L_00000197e4e13ce8;
L_00000197e4e754b0 .functor MUXZ 1, L_00000197e4e13d30, L_00000197e4d58410, L_00000197e4e75050, C4<>;
L_00000197e4e73ed0 .functor MUXZ 1, L_00000197e4e754b0, L_00000197e4d56f80, L_00000197e4df96f0, C4<>;
L_00000197e4e75910 .functor MUXZ 1, L_00000197e4e73ed0, L_00000197e4d56e30, L_00000197e4dfb810, C4<>;
L_00000197e4e750f0 .functor MUXZ 1, L_00000197e4e75910, L_00000197e4d571b0, L_00000197e4dfb770, C4<>;
S_00000197e2dd62f0 .scope module, "alu_03" "ALU_1bit" 4 17, 6 2 0, S_00000197e2e59af0;
 .timescale -9 -9;
    .port_info 0 /OUTPUT 1 "dataOut";
    .port_info 1 /OUTPUT 1 "cout";
    .port_info 2 /INPUT 1 "dataA";
    .port_info 3 /INPUT 1 "dataB";
    .port_info 4 /INPUT 1 "cin";
    .port_info 5 /INPUT 2 "sel";
    .port_info 6 /INPUT 1 "binvert";
    .port_info 7 /INPUT 1 "less";
L_00000197e4d58480 .functor AND 1, L_00000197e4e74f10, L_00000197e4e74fb0, C4<1>, C4<1>;
L_00000197e4d584f0 .functor OR 1, L_00000197e4e74f10, L_00000197e4e74fb0, C4<0>, C4<0>;
L_00000197e4d582c0 .functor XOR 1, L_00000197e4e74fb0, L_00000197e4df9470, C4<0>, C4<0>;
L_00000197e4e13f28 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_00000197e4d1d710 .functor BUFZ 1, L_00000197e4e13f28, C4<0>, C4<0>, C4<0>;
v00000197e4db3bd0_0 .net "binvert", 0 0, L_00000197e4df9470;  alias, 1 drivers
v00000197e4db2910_0 .net "cin", 0 0, L_00000197e4e748d0;  1 drivers
v00000197e4db2f50_0 .net "cout", 0 0, L_00000197e4d1d2b0;  1 drivers
v00000197e4db34f0_0 .net "dataA", 0 0, L_00000197e4e74f10;  1 drivers
v00000197e4db3f90_0 .net "dataB", 0 0, L_00000197e4e74fb0;  1 drivers
v00000197e4db4030_0 .net "dataOut", 0 0, L_00000197e4e736b0;  1 drivers
v00000197e4db40d0_0 .net "e1", 0 0, L_00000197e4d58480;  1 drivers
v00000197e4db6bf0_0 .net "e2", 0 0, L_00000197e4d584f0;  1 drivers
v00000197e4db7230_0 .net "e3", 0 0, L_00000197e4d583a0;  1 drivers
v00000197e4db6650_0 .net "e4", 0 0, L_00000197e4d1d710;  1 drivers
v00000197e4db6330_0 .net "less", 0 0, L_00000197e4e13f28;  1 drivers
v00000197e4db6510_0 .net "sel", 1 0, L_00000197e4df9970;  alias, 1 drivers
v00000197e4db72d0_0 .net "temp", 0 0, L_00000197e4d582c0;  1 drivers
S_00000197e2dd6480 .scope module, "FullAdder" "FA" 6 15, 7 2 0, S_00000197e2dd62f0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /OUTPUT 1 "cout";
    .port_info 4 /OUTPUT 1 "sum";
L_00000197e4d58560 .functor XOR 1, L_00000197e4e74f10, L_00000197e4d582c0, C4<0>, C4<0>;
L_00000197e4d583a0 .functor XOR 1, L_00000197e4d58560, L_00000197e4e748d0, C4<0>, C4<0>;
L_00000197e4d585d0 .functor AND 1, L_00000197e4e74f10, L_00000197e4d582c0, C4<1>, C4<1>;
L_00000197e4d58330 .functor XOR 1, L_00000197e4e74f10, L_00000197e4d582c0, C4<0>, C4<0>;
L_00000197e4d1d240 .functor AND 1, L_00000197e4e748d0, L_00000197e4d58330, C4<1>, C4<1>;
L_00000197e4d1d2b0 .functor OR 1, L_00000197e4d585d0, L_00000197e4d1d240, C4<0>, C4<0>;
v00000197e4db4f30_0 .net *"_ivl_0", 0 0, L_00000197e4d58560;  1 drivers
v00000197e4db2c30_0 .net *"_ivl_4", 0 0, L_00000197e4d585d0;  1 drivers
v00000197e4db43f0_0 .net *"_ivl_6", 0 0, L_00000197e4d58330;  1 drivers
v00000197e4db3810_0 .net *"_ivl_8", 0 0, L_00000197e4d1d240;  1 drivers
v00000197e4db29b0_0 .net "a", 0 0, L_00000197e4e74f10;  alias, 1 drivers
v00000197e4db39f0_0 .net "b", 0 0, L_00000197e4d582c0;  alias, 1 drivers
v00000197e4db4b70_0 .net "c", 0 0, L_00000197e4e748d0;  alias, 1 drivers
v00000197e4db4490_0 .net "cout", 0 0, L_00000197e4d1d2b0;  alias, 1 drivers
v00000197e4db4850_0 .net "sum", 0 0, L_00000197e4d583a0;  alias, 1 drivers
S_00000197e2dd3330 .scope module, "U_MUX_ALU_1bit" "MUX_ALU_1bit" 6 19, 8 2 0, S_00000197e2dd62f0;
 .timescale -9 -9;
    .port_info 0 /OUTPUT 1 "dataOut";
    .port_info 1 /INPUT 1 "e1";
    .port_info 2 /INPUT 1 "e2";
    .port_info 3 /INPUT 1 "e3";
    .port_info 4 /INPUT 1 "e4";
    .port_info 5 /INPUT 2 "sel";
L_00000197e4e13dc0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000197e4db4fd0_0 .net/2u *"_ivl_0", 1 0, L_00000197e4e13dc0;  1 drivers
v00000197e4db3630_0 .net *"_ivl_10", 0 0, L_00000197e4e73c50;  1 drivers
L_00000197e4e13e98 .functor BUFT 1, C4<11>, C4<0>, C4<0>, C4<0>;
v00000197e4db33b0_0 .net/2u *"_ivl_12", 1 0, L_00000197e4e13e98;  1 drivers
v00000197e4db36d0_0 .net *"_ivl_14", 0 0, L_00000197e4e74d30;  1 drivers
L_00000197e4e13ee0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000197e4db4e90_0 .net/2u *"_ivl_16", 0 0, L_00000197e4e13ee0;  1 drivers
v00000197e4db2cd0_0 .net *"_ivl_18", 0 0, L_00000197e4e74790;  1 drivers
v00000197e4db4990_0 .net *"_ivl_2", 0 0, L_00000197e4e73250;  1 drivers
v00000197e4db4ad0_0 .net *"_ivl_20", 0 0, L_00000197e4e74dd0;  1 drivers
v00000197e4db3db0_0 .net *"_ivl_22", 0 0, L_00000197e4e74830;  1 drivers
L_00000197e4e13e08 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v00000197e4db4cb0_0 .net/2u *"_ivl_4", 1 0, L_00000197e4e13e08;  1 drivers
v00000197e4db3450_0 .net *"_ivl_6", 0 0, L_00000197e4e73750;  1 drivers
L_00000197e4e13e50 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v00000197e4db4d50_0 .net/2u *"_ivl_8", 1 0, L_00000197e4e13e50;  1 drivers
v00000197e4db2eb0_0 .net "dataOut", 0 0, L_00000197e4e736b0;  alias, 1 drivers
v00000197e4db4df0_0 .net "e1", 0 0, L_00000197e4d58480;  alias, 1 drivers
v00000197e4db5070_0 .net "e2", 0 0, L_00000197e4d584f0;  alias, 1 drivers
v00000197e4db3ef0_0 .net "e3", 0 0, L_00000197e4d583a0;  alias, 1 drivers
v00000197e4db3770_0 .net "e4", 0 0, L_00000197e4d1d710;  alias, 1 drivers
v00000197e4db38b0_0 .net "sel", 1 0, L_00000197e4df9970;  alias, 1 drivers
L_00000197e4e73250 .cmp/eq 2, L_00000197e4df9970, L_00000197e4e13dc0;
L_00000197e4e73750 .cmp/eq 2, L_00000197e4df9970, L_00000197e4e13e08;
L_00000197e4e73c50 .cmp/eq 2, L_00000197e4df9970, L_00000197e4e13e50;
L_00000197e4e74d30 .cmp/eq 2, L_00000197e4df9970, L_00000197e4e13e98;
L_00000197e4e74790 .functor MUXZ 1, L_00000197e4e13ee0, L_00000197e4d1d710, L_00000197e4e74d30, C4<>;
L_00000197e4e74dd0 .functor MUXZ 1, L_00000197e4e74790, L_00000197e4d583a0, L_00000197e4e73c50, C4<>;
L_00000197e4e74830 .functor MUXZ 1, L_00000197e4e74dd0, L_00000197e4d584f0, L_00000197e4e73750, C4<>;
L_00000197e4e736b0 .functor MUXZ 1, L_00000197e4e74830, L_00000197e4d58480, L_00000197e4e73250, C4<>;
S_00000197e2dd34c0 .scope module, "alu_04" "ALU_1bit" 4 18, 6 2 0, S_00000197e2e59af0;
 .timescale -9 -9;
    .port_info 0 /OUTPUT 1 "dataOut";
    .port_info 1 /OUTPUT 1 "cout";
    .port_info 2 /INPUT 1 "dataA";
    .port_info 3 /INPUT 1 "dataB";
    .port_info 4 /INPUT 1 "cin";
    .port_info 5 /INPUT 2 "sel";
    .port_info 6 /INPUT 1 "binvert";
    .port_info 7 /INPUT 1 "less";
L_00000197e4d1dd30 .functor AND 1, L_00000197e4e73390, L_00000197e4e741f0, C4<1>, C4<1>;
L_00000197e4d1dda0 .functor OR 1, L_00000197e4e73390, L_00000197e4e741f0, C4<0>, C4<0>;
L_00000197e4b98a30 .functor XOR 1, L_00000197e4e741f0, L_00000197e4df9470, C4<0>, C4<0>;
L_00000197e4e140d8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_00000197e4e836a0 .functor BUFZ 1, L_00000197e4e140d8, C4<0>, C4<0>, C4<0>;
v00000197e4db6a10_0 .net "binvert", 0 0, L_00000197e4df9470;  alias, 1 drivers
v00000197e4db5ed0_0 .net "cin", 0 0, L_00000197e4e759b0;  1 drivers
v00000197e4db66f0_0 .net "cout", 0 0, L_00000197e4e839b0;  1 drivers
v00000197e4db74b0_0 .net "dataA", 0 0, L_00000197e4e73390;  1 drivers
v00000197e4db6f10_0 .net "dataB", 0 0, L_00000197e4e741f0;  1 drivers
v00000197e4db5b10_0 .net "dataOut", 0 0, L_00000197e4e757d0;  1 drivers
v00000197e4db65b0_0 .net "e1", 0 0, L_00000197e4d1dd30;  1 drivers
v00000197e4db6ab0_0 .net "e2", 0 0, L_00000197e4d1dda0;  1 drivers
v00000197e4db5390_0 .net "e3", 0 0, L_00000197e2e045c0;  1 drivers
v00000197e4db75f0_0 .net "e4", 0 0, L_00000197e4e836a0;  1 drivers
v00000197e4db5430_0 .net "less", 0 0, L_00000197e4e140d8;  1 drivers
v00000197e4db7730_0 .net "sel", 1 0, L_00000197e4df9970;  alias, 1 drivers
v00000197e4db77d0_0 .net "temp", 0 0, L_00000197e4b98a30;  1 drivers
S_00000197e2dd3650 .scope module, "FullAdder" "FA" 6 15, 7 2 0, S_00000197e2dd34c0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /OUTPUT 1 "cout";
    .port_info 4 /OUTPUT 1 "sum";
L_00000197e4b98f70 .functor XOR 1, L_00000197e4e73390, L_00000197e4b98a30, C4<0>, C4<0>;
L_00000197e2e045c0 .functor XOR 1, L_00000197e4b98f70, L_00000197e4e759b0, C4<0>, C4<0>;
L_00000197e4c48910 .functor AND 1, L_00000197e4e73390, L_00000197e4b98a30, C4<1>, C4<1>;
L_00000197e4e84ba0 .functor XOR 1, L_00000197e4e73390, L_00000197e4b98a30, C4<0>, C4<0>;
L_00000197e4e832b0 .functor AND 1, L_00000197e4e759b0, L_00000197e4e84ba0, C4<1>, C4<1>;
L_00000197e4e839b0 .functor OR 1, L_00000197e4c48910, L_00000197e4e832b0, C4<0>, C4<0>;
v00000197e4db5110_0 .net *"_ivl_0", 0 0, L_00000197e4b98f70;  1 drivers
v00000197e4db6fb0_0 .net *"_ivl_4", 0 0, L_00000197e4c48910;  1 drivers
v00000197e4db7690_0 .net *"_ivl_6", 0 0, L_00000197e4e84ba0;  1 drivers
v00000197e4db7870_0 .net *"_ivl_8", 0 0, L_00000197e4e832b0;  1 drivers
v00000197e4db5250_0 .net "a", 0 0, L_00000197e4e73390;  alias, 1 drivers
v00000197e4db6d30_0 .net "b", 0 0, L_00000197e4b98a30;  alias, 1 drivers
v00000197e4db5d90_0 .net "c", 0 0, L_00000197e4e759b0;  alias, 1 drivers
v00000197e4db6e70_0 .net "cout", 0 0, L_00000197e4e839b0;  alias, 1 drivers
v00000197e4db6790_0 .net "sum", 0 0, L_00000197e2e045c0;  alias, 1 drivers
S_00000197e2dc6ae0 .scope module, "U_MUX_ALU_1bit" "MUX_ALU_1bit" 6 19, 8 2 0, S_00000197e2dd34c0;
 .timescale -9 -9;
    .port_info 0 /OUTPUT 1 "dataOut";
    .port_info 1 /INPUT 1 "e1";
    .port_info 2 /INPUT 1 "e2";
    .port_info 3 /INPUT 1 "e3";
    .port_info 4 /INPUT 1 "e4";
    .port_info 5 /INPUT 2 "sel";
L_00000197e4e13f70 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000197e4db57f0_0 .net/2u *"_ivl_0", 1 0, L_00000197e4e13f70;  1 drivers
v00000197e4db5cf0_0 .net *"_ivl_10", 0 0, L_00000197e4e737f0;  1 drivers
L_00000197e4e14048 .functor BUFT 1, C4<11>, C4<0>, C4<0>, C4<0>;
v00000197e4db6dd0_0 .net/2u *"_ivl_12", 1 0, L_00000197e4e14048;  1 drivers
v00000197e4db7190_0 .net *"_ivl_14", 0 0, L_00000197e4e73cf0;  1 drivers
L_00000197e4e14090 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000197e4db52f0_0 .net/2u *"_ivl_16", 0 0, L_00000197e4e14090;  1 drivers
v00000197e4db68d0_0 .net *"_ivl_18", 0 0, L_00000197e4e73930;  1 drivers
v00000197e4db7410_0 .net *"_ivl_2", 0 0, L_00000197e4e75190;  1 drivers
v00000197e4db6970_0 .net *"_ivl_20", 0 0, L_00000197e4e732f0;  1 drivers
v00000197e4db6150_0 .net *"_ivl_22", 0 0, L_00000197e4e75230;  1 drivers
L_00000197e4e13fb8 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v00000197e4db6b50_0 .net/2u *"_ivl_4", 1 0, L_00000197e4e13fb8;  1 drivers
v00000197e4db7550_0 .net *"_ivl_6", 0 0, L_00000197e4e75550;  1 drivers
L_00000197e4e14000 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v00000197e4db51b0_0 .net/2u *"_ivl_8", 1 0, L_00000197e4e14000;  1 drivers
v00000197e4db5570_0 .net "dataOut", 0 0, L_00000197e4e757d0;  alias, 1 drivers
v00000197e4db70f0_0 .net "e1", 0 0, L_00000197e4d1dd30;  alias, 1 drivers
v00000197e4db7050_0 .net "e2", 0 0, L_00000197e4d1dda0;  alias, 1 drivers
v00000197e4db7370_0 .net "e3", 0 0, L_00000197e2e045c0;  alias, 1 drivers
v00000197e4db61f0_0 .net "e4", 0 0, L_00000197e4e836a0;  alias, 1 drivers
v00000197e4db5e30_0 .net "sel", 1 0, L_00000197e4df9970;  alias, 1 drivers
L_00000197e4e75190 .cmp/eq 2, L_00000197e4df9970, L_00000197e4e13f70;
L_00000197e4e75550 .cmp/eq 2, L_00000197e4df9970, L_00000197e4e13fb8;
L_00000197e4e737f0 .cmp/eq 2, L_00000197e4df9970, L_00000197e4e14000;
L_00000197e4e73cf0 .cmp/eq 2, L_00000197e4df9970, L_00000197e4e14048;
L_00000197e4e73930 .functor MUXZ 1, L_00000197e4e14090, L_00000197e4e836a0, L_00000197e4e73cf0, C4<>;
L_00000197e4e732f0 .functor MUXZ 1, L_00000197e4e73930, L_00000197e2e045c0, L_00000197e4e737f0, C4<>;
L_00000197e4e75230 .functor MUXZ 1, L_00000197e4e732f0, L_00000197e4d1dda0, L_00000197e4e75550, C4<>;
L_00000197e4e757d0 .functor MUXZ 1, L_00000197e4e75230, L_00000197e4d1dd30, L_00000197e4e75190, C4<>;
S_00000197e4db8430 .scope module, "alu_05" "ALU_1bit" 4 19, 6 2 0, S_00000197e2e59af0;
 .timescale -9 -9;
    .port_info 0 /OUTPUT 1 "dataOut";
    .port_info 1 /OUTPUT 1 "cout";
    .port_info 2 /INPUT 1 "dataA";
    .port_info 3 /INPUT 1 "dataB";
    .port_info 4 /INPUT 1 "cin";
    .port_info 5 /INPUT 2 "sel";
    .port_info 6 /INPUT 1 "binvert";
    .port_info 7 /INPUT 1 "less";
L_00000197e4e83470 .functor AND 1, L_00000197e4e74330, L_00000197e4e73570, C4<1>, C4<1>;
L_00000197e4e83a20 .functor OR 1, L_00000197e4e74330, L_00000197e4e73570, C4<0>, C4<0>;
L_00000197e4e84d60 .functor XOR 1, L_00000197e4e73570, L_00000197e4df9470, C4<0>, C4<0>;
L_00000197e4e14288 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_00000197e4e834e0 .functor BUFZ 1, L_00000197e4e14288, C4<0>, C4<0>, C4<0>;
v00000197e4db7f50_0 .net "binvert", 0 0, L_00000197e4df9470;  alias, 1 drivers
v00000197e4db7e10_0 .net "cin", 0 0, L_00000197e4e74470;  1 drivers
v00000197e4db7ff0_0 .net "cout", 0 0, L_00000197e4e84890;  1 drivers
v00000197e4db0250_0 .net "dataA", 0 0, L_00000197e4e74330;  1 drivers
v00000197e4db02f0_0 .net "dataB", 0 0, L_00000197e4e73570;  1 drivers
v00000197e4db1f10_0 .net "dataOut", 0 0, L_00000197e4e75690;  1 drivers
v00000197e4db1ab0_0 .net "e1", 0 0, L_00000197e4e83470;  1 drivers
v00000197e4db0110_0 .net "e2", 0 0, L_00000197e4e83a20;  1 drivers
v00000197e4db2230_0 .net "e3", 0 0, L_00000197e4e847b0;  1 drivers
v00000197e4db0d90_0 .net "e4", 0 0, L_00000197e4e834e0;  1 drivers
v00000197e4db06b0_0 .net "less", 0 0, L_00000197e4e14288;  1 drivers
v00000197e4db0930_0 .net "sel", 1 0, L_00000197e4df9970;  alias, 1 drivers
v00000197e4db1d30_0 .net "temp", 0 0, L_00000197e4e84d60;  1 drivers
S_00000197e4db8d90 .scope module, "FullAdder" "FA" 6 15, 7 2 0, S_00000197e4db8430;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /OUTPUT 1 "cout";
    .port_info 4 /OUTPUT 1 "sum";
L_00000197e4e83d30 .functor XOR 1, L_00000197e4e74330, L_00000197e4e84d60, C4<0>, C4<0>;
L_00000197e4e847b0 .functor XOR 1, L_00000197e4e83d30, L_00000197e4e74470, C4<0>, C4<0>;
L_00000197e4e84cf0 .functor AND 1, L_00000197e4e74330, L_00000197e4e84d60, C4<1>, C4<1>;
L_00000197e4e83a90 .functor XOR 1, L_00000197e4e74330, L_00000197e4e84d60, C4<0>, C4<0>;
L_00000197e4e84b30 .functor AND 1, L_00000197e4e74470, L_00000197e4e83a90, C4<1>, C4<1>;
L_00000197e4e84890 .functor OR 1, L_00000197e4e84cf0, L_00000197e4e84b30, C4<0>, C4<0>;
v00000197e4db54d0_0 .net *"_ivl_0", 0 0, L_00000197e4e83d30;  1 drivers
v00000197e4db6010_0 .net *"_ivl_4", 0 0, L_00000197e4e84cf0;  1 drivers
v00000197e4db5610_0 .net *"_ivl_6", 0 0, L_00000197e4e83a90;  1 drivers
v00000197e4db56b0_0 .net *"_ivl_8", 0 0, L_00000197e4e84b30;  1 drivers
v00000197e4db60b0_0 .net "a", 0 0, L_00000197e4e74330;  alias, 1 drivers
v00000197e4db5750_0 .net "b", 0 0, L_00000197e4e84d60;  alias, 1 drivers
v00000197e4db5f70_0 .net "c", 0 0, L_00000197e4e74470;  alias, 1 drivers
v00000197e4db5890_0 .net "cout", 0 0, L_00000197e4e84890;  alias, 1 drivers
v00000197e4db5930_0 .net "sum", 0 0, L_00000197e4e847b0;  alias, 1 drivers
S_00000197e4db8110 .scope module, "U_MUX_ALU_1bit" "MUX_ALU_1bit" 6 19, 8 2 0, S_00000197e4db8430;
 .timescale -9 -9;
    .port_info 0 /OUTPUT 1 "dataOut";
    .port_info 1 /INPUT 1 "e1";
    .port_info 2 /INPUT 1 "e2";
    .port_info 3 /INPUT 1 "e3";
    .port_info 4 /INPUT 1 "e4";
    .port_info 5 /INPUT 2 "sel";
L_00000197e4e14120 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000197e4db59d0_0 .net/2u *"_ivl_0", 1 0, L_00000197e4e14120;  1 drivers
v00000197e4db5a70_0 .net *"_ivl_10", 0 0, L_00000197e4e752d0;  1 drivers
L_00000197e4e141f8 .functor BUFT 1, C4<11>, C4<0>, C4<0>, C4<0>;
v00000197e4db5bb0_0 .net/2u *"_ivl_12", 1 0, L_00000197e4e141f8;  1 drivers
v00000197e4db5c50_0 .net *"_ivl_14", 0 0, L_00000197e4e746f0;  1 drivers
L_00000197e4e14240 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000197e4db6c90_0 .net/2u *"_ivl_16", 0 0, L_00000197e4e14240;  1 drivers
v00000197e4db6290_0 .net *"_ivl_18", 0 0, L_00000197e4e740b0;  1 drivers
v00000197e4db6470_0 .net *"_ivl_2", 0 0, L_00000197e4e755f0;  1 drivers
v00000197e4db63d0_0 .net *"_ivl_20", 0 0, L_00000197e4e73430;  1 drivers
v00000197e4db6830_0 .net *"_ivl_22", 0 0, L_00000197e4e734d0;  1 drivers
L_00000197e4e14168 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v00000197e4db79b0_0 .net/2u *"_ivl_4", 1 0, L_00000197e4e14168;  1 drivers
v00000197e4db7af0_0 .net *"_ivl_6", 0 0, L_00000197e4e74ab0;  1 drivers
L_00000197e4e141b0 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v00000197e4db7b90_0 .net/2u *"_ivl_8", 1 0, L_00000197e4e141b0;  1 drivers
v00000197e4db7a50_0 .net "dataOut", 0 0, L_00000197e4e75690;  alias, 1 drivers
v00000197e4db7910_0 .net "e1", 0 0, L_00000197e4e83470;  alias, 1 drivers
v00000197e4db7c30_0 .net "e2", 0 0, L_00000197e4e83a20;  alias, 1 drivers
v00000197e4db7cd0_0 .net "e3", 0 0, L_00000197e4e847b0;  alias, 1 drivers
v00000197e4db7eb0_0 .net "e4", 0 0, L_00000197e4e834e0;  alias, 1 drivers
v00000197e4db7d70_0 .net "sel", 1 0, L_00000197e4df9970;  alias, 1 drivers
L_00000197e4e755f0 .cmp/eq 2, L_00000197e4df9970, L_00000197e4e14120;
L_00000197e4e74ab0 .cmp/eq 2, L_00000197e4df9970, L_00000197e4e14168;
L_00000197e4e752d0 .cmp/eq 2, L_00000197e4df9970, L_00000197e4e141b0;
L_00000197e4e746f0 .cmp/eq 2, L_00000197e4df9970, L_00000197e4e141f8;
L_00000197e4e740b0 .functor MUXZ 1, L_00000197e4e14240, L_00000197e4e834e0, L_00000197e4e746f0, C4<>;
L_00000197e4e73430 .functor MUXZ 1, L_00000197e4e740b0, L_00000197e4e847b0, L_00000197e4e752d0, C4<>;
L_00000197e4e734d0 .functor MUXZ 1, L_00000197e4e73430, L_00000197e4e83a20, L_00000197e4e74ab0, C4<>;
L_00000197e4e75690 .functor MUXZ 1, L_00000197e4e734d0, L_00000197e4e83470, L_00000197e4e755f0, C4<>;
S_00000197e4db8f20 .scope module, "alu_06" "ALU_1bit" 4 20, 6 2 0, S_00000197e2e59af0;
 .timescale -9 -9;
    .port_info 0 /OUTPUT 1 "dataOut";
    .port_info 1 /OUTPUT 1 "cout";
    .port_info 2 /INPUT 1 "dataA";
    .port_info 3 /INPUT 1 "dataB";
    .port_info 4 /INPUT 1 "cin";
    .port_info 5 /INPUT 2 "sel";
    .port_info 6 /INPUT 1 "binvert";
    .port_info 7 /INPUT 1 "less";
L_00000197e4e84c10 .functor AND 1, L_00000197e4e743d0, L_00000197e4e73e30, C4<1>, C4<1>;
L_00000197e4e84660 .functor OR 1, L_00000197e4e743d0, L_00000197e4e73e30, C4<0>, C4<0>;
L_00000197e4e838d0 .functor XOR 1, L_00000197e4e73e30, L_00000197e4df9470, C4<0>, C4<0>;
L_00000197e4e14438 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_00000197e4e83550 .functor BUFZ 1, L_00000197e4e14438, C4<0>, C4<0>, C4<0>;
v00000197e4db27d0_0 .net "binvert", 0 0, L_00000197e4df9470;  alias, 1 drivers
v00000197e4db24b0_0 .net "cin", 0 0, L_00000197e4e739d0;  1 drivers
v00000197e4db2730_0 .net "cout", 0 0, L_00000197e4e83b00;  1 drivers
v00000197e4db1330_0 .net "dataA", 0 0, L_00000197e4e743d0;  1 drivers
v00000197e4db13d0_0 .net "dataB", 0 0, L_00000197e4e73e30;  1 drivers
v00000197e4db11f0_0 .net "dataOut", 0 0, L_00000197e4e73890;  1 drivers
v00000197e4db01b0_0 .net "e1", 0 0, L_00000197e4e84c10;  1 drivers
v00000197e4db1c90_0 .net "e2", 0 0, L_00000197e4e84660;  1 drivers
v00000197e4db1fb0_0 .net "e3", 0 0, L_00000197e4e83be0;  1 drivers
v00000197e4db15b0_0 .net "e4", 0 0, L_00000197e4e83550;  1 drivers
v00000197e4db04d0_0 .net "less", 0 0, L_00000197e4e14438;  1 drivers
v00000197e4db0570_0 .net "sel", 1 0, L_00000197e4df9970;  alias, 1 drivers
v00000197e4db0610_0 .net "temp", 0 0, L_00000197e4e838d0;  1 drivers
S_00000197e4db85c0 .scope module, "FullAdder" "FA" 6 15, 7 2 0, S_00000197e4db8f20;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /OUTPUT 1 "cout";
    .port_info 4 /OUTPUT 1 "sum";
L_00000197e4e83b70 .functor XOR 1, L_00000197e4e743d0, L_00000197e4e838d0, C4<0>, C4<0>;
L_00000197e4e83be0 .functor XOR 1, L_00000197e4e83b70, L_00000197e4e739d0, C4<0>, C4<0>;
L_00000197e4e84900 .functor AND 1, L_00000197e4e743d0, L_00000197e4e838d0, C4<1>, C4<1>;
L_00000197e4e83ef0 .functor XOR 1, L_00000197e4e743d0, L_00000197e4e838d0, C4<0>, C4<0>;
L_00000197e4e83320 .functor AND 1, L_00000197e4e739d0, L_00000197e4e83ef0, C4<1>, C4<1>;
L_00000197e4e83b00 .functor OR 1, L_00000197e4e84900, L_00000197e4e83320, C4<0>, C4<0>;
v00000197e4db1e70_0 .net *"_ivl_0", 0 0, L_00000197e4e83b70;  1 drivers
v00000197e4db1a10_0 .net *"_ivl_4", 0 0, L_00000197e4e84900;  1 drivers
v00000197e4db2370_0 .net *"_ivl_6", 0 0, L_00000197e4e83ef0;  1 drivers
v00000197e4db0390_0 .net *"_ivl_8", 0 0, L_00000197e4e83320;  1 drivers
v00000197e4db0c50_0 .net "a", 0 0, L_00000197e4e743d0;  alias, 1 drivers
v00000197e4db1470_0 .net "b", 0 0, L_00000197e4e838d0;  alias, 1 drivers
v00000197e4db2870_0 .net "c", 0 0, L_00000197e4e739d0;  alias, 1 drivers
v00000197e4db20f0_0 .net "cout", 0 0, L_00000197e4e83b00;  alias, 1 drivers
v00000197e4db0e30_0 .net "sum", 0 0, L_00000197e4e83be0;  alias, 1 drivers
S_00000197e4db8c00 .scope module, "U_MUX_ALU_1bit" "MUX_ALU_1bit" 6 19, 8 2 0, S_00000197e4db8f20;
 .timescale -9 -9;
    .port_info 0 /OUTPUT 1 "dataOut";
    .port_info 1 /INPUT 1 "e1";
    .port_info 2 /INPUT 1 "e2";
    .port_info 3 /INPUT 1 "e3";
    .port_info 4 /INPUT 1 "e4";
    .port_info 5 /INPUT 2 "sel";
L_00000197e4e142d0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000197e4db2550_0 .net/2u *"_ivl_0", 1 0, L_00000197e4e142d0;  1 drivers
v00000197e4db0bb0_0 .net *"_ivl_10", 0 0, L_00000197e4e74970;  1 drivers
L_00000197e4e143a8 .functor BUFT 1, C4<11>, C4<0>, C4<0>, C4<0>;
v00000197e4db2190_0 .net/2u *"_ivl_12", 1 0, L_00000197e4e143a8;  1 drivers
v00000197e4db22d0_0 .net *"_ivl_14", 0 0, L_00000197e4e745b0;  1 drivers
L_00000197e4e143f0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000197e4db1150_0 .net/2u *"_ivl_16", 0 0, L_00000197e4e143f0;  1 drivers
v00000197e4db0a70_0 .net *"_ivl_18", 0 0, L_00000197e4e74bf0;  1 drivers
v00000197e4db1510_0 .net *"_ivl_2", 0 0, L_00000197e4e74b50;  1 drivers
v00000197e4db07f0_0 .net *"_ivl_20", 0 0, L_00000197e4e73610;  1 drivers
v00000197e4db18d0_0 .net *"_ivl_22", 0 0, L_00000197e4e73d90;  1 drivers
L_00000197e4e14318 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v00000197e4db1290_0 .net/2u *"_ivl_4", 1 0, L_00000197e4e14318;  1 drivers
v00000197e4db0430_0 .net *"_ivl_6", 0 0, L_00000197e4e74510;  1 drivers
L_00000197e4e14360 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v00000197e4db2050_0 .net/2u *"_ivl_8", 1 0, L_00000197e4e14360;  1 drivers
v00000197e4db0ed0_0 .net "dataOut", 0 0, L_00000197e4e73890;  alias, 1 drivers
v00000197e4db09d0_0 .net "e1", 0 0, L_00000197e4e84c10;  alias, 1 drivers
v00000197e4db2690_0 .net "e2", 0 0, L_00000197e4e84660;  alias, 1 drivers
v00000197e4db25f0_0 .net "e3", 0 0, L_00000197e4e83be0;  alias, 1 drivers
v00000197e4db2410_0 .net "e4", 0 0, L_00000197e4e83550;  alias, 1 drivers
v00000197e4db10b0_0 .net "sel", 1 0, L_00000197e4df9970;  alias, 1 drivers
L_00000197e4e74b50 .cmp/eq 2, L_00000197e4df9970, L_00000197e4e142d0;
L_00000197e4e74510 .cmp/eq 2, L_00000197e4df9970, L_00000197e4e14318;
L_00000197e4e74970 .cmp/eq 2, L_00000197e4df9970, L_00000197e4e14360;
L_00000197e4e745b0 .cmp/eq 2, L_00000197e4df9970, L_00000197e4e143a8;
L_00000197e4e74bf0 .functor MUXZ 1, L_00000197e4e143f0, L_00000197e4e83550, L_00000197e4e745b0, C4<>;
L_00000197e4e73610 .functor MUXZ 1, L_00000197e4e74bf0, L_00000197e4e83be0, L_00000197e4e74970, C4<>;
L_00000197e4e73d90 .functor MUXZ 1, L_00000197e4e73610, L_00000197e4e84660, L_00000197e4e74510, C4<>;
L_00000197e4e73890 .functor MUXZ 1, L_00000197e4e73d90, L_00000197e4e84c10, L_00000197e4e74b50, C4<>;
S_00000197e4db8750 .scope module, "alu_07" "ALU_1bit" 4 21, 6 2 0, S_00000197e2e59af0;
 .timescale -9 -9;
    .port_info 0 /OUTPUT 1 "dataOut";
    .port_info 1 /OUTPUT 1 "cout";
    .port_info 2 /INPUT 1 "dataA";
    .port_info 3 /INPUT 1 "dataB";
    .port_info 4 /INPUT 1 "cin";
    .port_info 5 /INPUT 2 "sel";
    .port_info 6 /INPUT 1 "binvert";
    .port_info 7 /INPUT 1 "less";
L_00000197e4e83710 .functor AND 1, L_00000197e4e74150, L_00000197e4e73a70, C4<1>, C4<1>;
L_00000197e4e83e10 .functor OR 1, L_00000197e4e74150, L_00000197e4e73a70, C4<0>, C4<0>;
L_00000197e4e83cc0 .functor XOR 1, L_00000197e4e73a70, L_00000197e4df9470, C4<0>, C4<0>;
L_00000197e4e145e8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_00000197e4e84120 .functor BUFZ 1, L_00000197e4e145e8, C4<0>, C4<0>, C4<0>;
v00000197e4dbe020_0 .net "binvert", 0 0, L_00000197e4df9470;  alias, 1 drivers
v00000197e4dbe2a0_0 .net "cin", 0 0, L_00000197e4e74290;  1 drivers
v00000197e4dbeac0_0 .net "cout", 0 0, L_00000197e4e84820;  1 drivers
v00000197e4dbeb60_0 .net "dataA", 0 0, L_00000197e4e74150;  1 drivers
v00000197e4dbfba0_0 .net "dataB", 0 0, L_00000197e4e73a70;  1 drivers
v00000197e4dbede0_0 .net "dataOut", 0 0, L_00000197e4e74010;  1 drivers
v00000197e4dbe840_0 .net "e1", 0 0, L_00000197e4e83710;  1 drivers
v00000197e4dbec00_0 .net "e2", 0 0, L_00000197e4e83e10;  1 drivers
v00000197e4dbff60_0 .net "e3", 0 0, L_00000197e4e83c50;  1 drivers
v00000197e4dbe340_0 .net "e4", 0 0, L_00000197e4e84120;  1 drivers
v00000197e4dbfc40_0 .net "less", 0 0, L_00000197e4e145e8;  1 drivers
v00000197e4dbe8e0_0 .net "sel", 1 0, L_00000197e4df9970;  alias, 1 drivers
v00000197e4dbf240_0 .net "temp", 0 0, L_00000197e4e83cc0;  1 drivers
S_00000197e4db88e0 .scope module, "FullAdder" "FA" 6 15, 7 2 0, S_00000197e4db8750;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /OUTPUT 1 "cout";
    .port_info 4 /OUTPUT 1 "sum";
L_00000197e4e84c80 .functor XOR 1, L_00000197e4e74150, L_00000197e4e83cc0, C4<0>, C4<0>;
L_00000197e4e83c50 .functor XOR 1, L_00000197e4e84c80, L_00000197e4e74290, C4<0>, C4<0>;
L_00000197e4e84740 .functor AND 1, L_00000197e4e74150, L_00000197e4e83cc0, C4<1>, C4<1>;
L_00000197e4e83f60 .functor XOR 1, L_00000197e4e74150, L_00000197e4e83cc0, C4<0>, C4<0>;
L_00000197e4e83780 .functor AND 1, L_00000197e4e74290, L_00000197e4e83f60, C4<1>, C4<1>;
L_00000197e4e84820 .functor OR 1, L_00000197e4e84740, L_00000197e4e83780, C4<0>, C4<0>;
v00000197e4db0750_0 .net *"_ivl_0", 0 0, L_00000197e4e84c80;  1 drivers
v00000197e4db1dd0_0 .net *"_ivl_4", 0 0, L_00000197e4e84740;  1 drivers
v00000197e4db1650_0 .net *"_ivl_6", 0 0, L_00000197e4e83f60;  1 drivers
v00000197e4db16f0_0 .net *"_ivl_8", 0 0, L_00000197e4e83780;  1 drivers
v00000197e4db1790_0 .net "a", 0 0, L_00000197e4e74150;  alias, 1 drivers
v00000197e4db0890_0 .net "b", 0 0, L_00000197e4e83cc0;  alias, 1 drivers
v00000197e4db1830_0 .net "c", 0 0, L_00000197e4e74290;  alias, 1 drivers
v00000197e4db0b10_0 .net "cout", 0 0, L_00000197e4e84820;  alias, 1 drivers
v00000197e4db1970_0 .net "sum", 0 0, L_00000197e4e83c50;  alias, 1 drivers
S_00000197e4db82a0 .scope module, "U_MUX_ALU_1bit" "MUX_ALU_1bit" 6 19, 8 2 0, S_00000197e4db8750;
 .timescale -9 -9;
    .port_info 0 /OUTPUT 1 "dataOut";
    .port_info 1 /INPUT 1 "e1";
    .port_info 2 /INPUT 1 "e2";
    .port_info 3 /INPUT 1 "e3";
    .port_info 4 /INPUT 1 "e4";
    .port_info 5 /INPUT 2 "sel";
L_00000197e4e14480 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000197e4db0cf0_0 .net/2u *"_ivl_0", 1 0, L_00000197e4e14480;  1 drivers
v00000197e4db0f70_0 .net *"_ivl_10", 0 0, L_00000197e4e73b10;  1 drivers
L_00000197e4e14558 .functor BUFT 1, C4<11>, C4<0>, C4<0>, C4<0>;
v00000197e4db1010_0 .net/2u *"_ivl_12", 1 0, L_00000197e4e14558;  1 drivers
v00000197e4db1b50_0 .net *"_ivl_14", 0 0, L_00000197e4e74c90;  1 drivers
L_00000197e4e145a0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000197e4db1bf0_0 .net/2u *"_ivl_16", 0 0, L_00000197e4e145a0;  1 drivers
v00000197e4dbee80_0 .net *"_ivl_18", 0 0, L_00000197e4e75410;  1 drivers
v00000197e4dbf100_0 .net *"_ivl_2", 0 0, L_00000197e4e75370;  1 drivers
v00000197e4dbef20_0 .net *"_ivl_20", 0 0, L_00000197e4e75730;  1 drivers
v00000197e4dbefc0_0 .net *"_ivl_22", 0 0, L_00000197e4e75870;  1 drivers
L_00000197e4e144c8 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v00000197e4dbf880_0 .net/2u *"_ivl_4", 1 0, L_00000197e4e144c8;  1 drivers
v00000197e4dbe700_0 .net *"_ivl_6", 0 0, L_00000197e4e73f70;  1 drivers
L_00000197e4e14510 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v00000197e4dbe200_0 .net/2u *"_ivl_8", 1 0, L_00000197e4e14510;  1 drivers
v00000197e4dbf1a0_0 .net "dataOut", 0 0, L_00000197e4e74010;  alias, 1 drivers
v00000197e4dbda80_0 .net "e1", 0 0, L_00000197e4e83710;  alias, 1 drivers
v00000197e4dc0000_0 .net "e2", 0 0, L_00000197e4e83e10;  alias, 1 drivers
v00000197e4dbeca0_0 .net "e3", 0 0, L_00000197e4e83c50;  alias, 1 drivers
v00000197e4dbea20_0 .net "e4", 0 0, L_00000197e4e84120;  alias, 1 drivers
v00000197e4dc00a0_0 .net "sel", 1 0, L_00000197e4df9970;  alias, 1 drivers
L_00000197e4e75370 .cmp/eq 2, L_00000197e4df9970, L_00000197e4e14480;
L_00000197e4e73f70 .cmp/eq 2, L_00000197e4df9970, L_00000197e4e144c8;
L_00000197e4e73b10 .cmp/eq 2, L_00000197e4df9970, L_00000197e4e14510;
L_00000197e4e74c90 .cmp/eq 2, L_00000197e4df9970, L_00000197e4e14558;
L_00000197e4e75410 .functor MUXZ 1, L_00000197e4e145a0, L_00000197e4e84120, L_00000197e4e74c90, C4<>;
L_00000197e4e75730 .functor MUXZ 1, L_00000197e4e75410, L_00000197e4e83c50, L_00000197e4e73b10, C4<>;
L_00000197e4e75870 .functor MUXZ 1, L_00000197e4e75730, L_00000197e4e83e10, L_00000197e4e73f70, C4<>;
L_00000197e4e74010 .functor MUXZ 1, L_00000197e4e75870, L_00000197e4e83710, L_00000197e4e75370, C4<>;
S_00000197e4db8a70 .scope module, "alu_08" "ALU_1bit" 4 22, 6 2 0, S_00000197e2e59af0;
 .timescale -9 -9;
    .port_info 0 /OUTPUT 1 "dataOut";
    .port_info 1 /OUTPUT 1 "cout";
    .port_info 2 /INPUT 1 "dataA";
    .port_info 3 /INPUT 1 "dataB";
    .port_info 4 /INPUT 1 "cin";
    .port_info 5 /INPUT 2 "sel";
    .port_info 6 /INPUT 1 "binvert";
    .port_info 7 /INPUT 1 "less";
L_00000197e4e84dd0 .functor AND 1, L_00000197e4e76b30, L_00000197e4e75c30, C4<1>, C4<1>;
L_00000197e4e84970 .functor OR 1, L_00000197e4e76b30, L_00000197e4e75c30, C4<0>, C4<0>;
L_00000197e4e842e0 .functor XOR 1, L_00000197e4e75c30, L_00000197e4df9470, C4<0>, C4<0>;
L_00000197e4e14798 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_00000197e4e835c0 .functor BUFZ 1, L_00000197e4e14798, C4<0>, C4<0>, C4<0>;
v00000197e4dbfec0_0 .net "binvert", 0 0, L_00000197e4df9470;  alias, 1 drivers
v00000197e4dbdc60_0 .net "cin", 0 0, L_00000197e4e78110;  1 drivers
v00000197e4dbe520_0 .net "cout", 0 0, L_00000197e4e83390;  1 drivers
v00000197e4dbdda0_0 .net "dataA", 0 0, L_00000197e4e76b30;  1 drivers
v00000197e4dbde40_0 .net "dataB", 0 0, L_00000197e4e75c30;  1 drivers
v00000197e4dbe3e0_0 .net "dataOut", 0 0, L_00000197e4e77df0;  1 drivers
v00000197e4dbdf80_0 .net "e1", 0 0, L_00000197e4e84dd0;  1 drivers
v00000197e4dbe0c0_0 .net "e2", 0 0, L_00000197e4e84970;  1 drivers
v00000197e4dbe480_0 .net "e3", 0 0, L_00000197e4e83860;  1 drivers
v00000197e4dbe7a0_0 .net "e4", 0 0, L_00000197e4e835c0;  1 drivers
v00000197e4dbe980_0 .net "less", 0 0, L_00000197e4e14798;  1 drivers
v00000197e4dc12c0_0 .net "sel", 1 0, L_00000197e4df9970;  alias, 1 drivers
v00000197e4dc14a0_0 .net "temp", 0 0, L_00000197e4e842e0;  1 drivers
S_00000197e4dc3c30 .scope module, "FullAdder" "FA" 6 15, 7 2 0, S_00000197e4db8a70;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /OUTPUT 1 "cout";
    .port_info 4 /OUTPUT 1 "sum";
L_00000197e4e837f0 .functor XOR 1, L_00000197e4e76b30, L_00000197e4e842e0, C4<0>, C4<0>;
L_00000197e4e83860 .functor XOR 1, L_00000197e4e837f0, L_00000197e4e78110, C4<0>, C4<0>;
L_00000197e4e83240 .functor AND 1, L_00000197e4e76b30, L_00000197e4e842e0, C4<1>, C4<1>;
L_00000197e4e84190 .functor XOR 1, L_00000197e4e76b30, L_00000197e4e842e0, C4<0>, C4<0>;
L_00000197e4e844a0 .functor AND 1, L_00000197e4e78110, L_00000197e4e84190, C4<1>, C4<1>;
L_00000197e4e83390 .functor OR 1, L_00000197e4e83240, L_00000197e4e844a0, C4<0>, C4<0>;
v00000197e4dbed40_0 .net *"_ivl_0", 0 0, L_00000197e4e837f0;  1 drivers
v00000197e4dbdd00_0 .net *"_ivl_4", 0 0, L_00000197e4e83240;  1 drivers
v00000197e4dbf060_0 .net *"_ivl_6", 0 0, L_00000197e4e84190;  1 drivers
v00000197e4dbf2e0_0 .net *"_ivl_8", 0 0, L_00000197e4e844a0;  1 drivers
v00000197e4dbf560_0 .net "a", 0 0, L_00000197e4e76b30;  alias, 1 drivers
v00000197e4dbf7e0_0 .net "b", 0 0, L_00000197e4e842e0;  alias, 1 drivers
v00000197e4dbf380_0 .net "c", 0 0, L_00000197e4e78110;  alias, 1 drivers
v00000197e4dbe5c0_0 .net "cout", 0 0, L_00000197e4e83390;  alias, 1 drivers
v00000197e4dbf420_0 .net "sum", 0 0, L_00000197e4e83860;  alias, 1 drivers
S_00000197e4dc3dc0 .scope module, "U_MUX_ALU_1bit" "MUX_ALU_1bit" 6 19, 8 2 0, S_00000197e4db8a70;
 .timescale -9 -9;
    .port_info 0 /OUTPUT 1 "dataOut";
    .port_info 1 /INPUT 1 "e1";
    .port_info 2 /INPUT 1 "e2";
    .port_info 3 /INPUT 1 "e3";
    .port_info 4 /INPUT 1 "e4";
    .port_info 5 /INPUT 2 "sel";
L_00000197e4e14630 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000197e4dbd940_0 .net/2u *"_ivl_0", 1 0, L_00000197e4e14630;  1 drivers
v00000197e4dbf4c0_0 .net *"_ivl_10", 0 0, L_00000197e4e77670;  1 drivers
L_00000197e4e14708 .functor BUFT 1, C4<11>, C4<0>, C4<0>, C4<0>;
v00000197e4dbf600_0 .net/2u *"_ivl_12", 1 0, L_00000197e4e14708;  1 drivers
v00000197e4dbf6a0_0 .net *"_ivl_14", 0 0, L_00000197e4e76ef0;  1 drivers
L_00000197e4e14750 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000197e4dbf740_0 .net/2u *"_ivl_16", 0 0, L_00000197e4e14750;  1 drivers
v00000197e4dbfa60_0 .net *"_ivl_18", 0 0, L_00000197e4e768b0;  1 drivers
v00000197e4dbf920_0 .net *"_ivl_2", 0 0, L_00000197e4e74650;  1 drivers
v00000197e4dbf9c0_0 .net *"_ivl_20", 0 0, L_00000197e4e75b90;  1 drivers
v00000197e4dbfb00_0 .net *"_ivl_22", 0 0, L_00000197e4e75a50;  1 drivers
L_00000197e4e14678 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v00000197e4dbdb20_0 .net/2u *"_ivl_4", 1 0, L_00000197e4e14678;  1 drivers
v00000197e4dbfce0_0 .net *"_ivl_6", 0 0, L_00000197e4e77210;  1 drivers
L_00000197e4e146c0 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v00000197e4dbfd80_0 .net/2u *"_ivl_8", 1 0, L_00000197e4e146c0;  1 drivers
v00000197e4dbfe20_0 .net "dataOut", 0 0, L_00000197e4e77df0;  alias, 1 drivers
v00000197e4dbdbc0_0 .net "e1", 0 0, L_00000197e4e84dd0;  alias, 1 drivers
v00000197e4dbe660_0 .net "e2", 0 0, L_00000197e4e84970;  alias, 1 drivers
v00000197e4dbdee0_0 .net "e3", 0 0, L_00000197e4e83860;  alias, 1 drivers
v00000197e4dbe160_0 .net "e4", 0 0, L_00000197e4e835c0;  alias, 1 drivers
v00000197e4dbd9e0_0 .net "sel", 1 0, L_00000197e4df9970;  alias, 1 drivers
L_00000197e4e74650 .cmp/eq 2, L_00000197e4df9970, L_00000197e4e14630;
L_00000197e4e77210 .cmp/eq 2, L_00000197e4df9970, L_00000197e4e14678;
L_00000197e4e77670 .cmp/eq 2, L_00000197e4df9970, L_00000197e4e146c0;
L_00000197e4e76ef0 .cmp/eq 2, L_00000197e4df9970, L_00000197e4e14708;
L_00000197e4e768b0 .functor MUXZ 1, L_00000197e4e14750, L_00000197e4e835c0, L_00000197e4e76ef0, C4<>;
L_00000197e4e75b90 .functor MUXZ 1, L_00000197e4e768b0, L_00000197e4e83860, L_00000197e4e77670, C4<>;
L_00000197e4e75a50 .functor MUXZ 1, L_00000197e4e75b90, L_00000197e4e84970, L_00000197e4e77210, C4<>;
L_00000197e4e77df0 .functor MUXZ 1, L_00000197e4e75a50, L_00000197e4e84dd0, L_00000197e4e74650, C4<>;
S_00000197e4dc4590 .scope module, "alu_09" "ALU_1bit" 4 23, 6 2 0, S_00000197e2e59af0;
 .timescale -9 -9;
    .port_info 0 /OUTPUT 1 "dataOut";
    .port_info 1 /OUTPUT 1 "cout";
    .port_info 2 /INPUT 1 "dataA";
    .port_info 3 /INPUT 1 "dataB";
    .port_info 4 /INPUT 1 "cin";
    .port_info 5 /INPUT 2 "sel";
    .port_info 6 /INPUT 1 "binvert";
    .port_info 7 /INPUT 1 "less";
L_00000197e4e83fd0 .functor AND 1, L_00000197e4e75af0, L_00000197e4e75cd0, C4<1>, C4<1>;
L_00000197e4e84200 .functor OR 1, L_00000197e4e75af0, L_00000197e4e75cd0, C4<0>, C4<0>;
L_00000197e4e846d0 .functor XOR 1, L_00000197e4e75cd0, L_00000197e4df9470, C4<0>, C4<0>;
L_00000197e4e14948 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_00000197e4e840b0 .functor BUFZ 1, L_00000197e4e14948, C4<0>, C4<0>, C4<0>;
v00000197e4dc2620_0 .net "binvert", 0 0, L_00000197e4df9470;  alias, 1 drivers
v00000197e4dc23a0_0 .net "cin", 0 0, L_00000197e4e769f0;  1 drivers
v00000197e4dc1cc0_0 .net "cout", 0 0, L_00000197e4e83400;  1 drivers
v00000197e4dc24e0_0 .net "dataA", 0 0, L_00000197e4e75af0;  1 drivers
v00000197e4dc2800_0 .net "dataB", 0 0, L_00000197e4e75cd0;  1 drivers
v00000197e4dc0aa0_0 .net "dataOut", 0 0, L_00000197e4e770d0;  1 drivers
v00000197e4dc28a0_0 .net "e1", 0 0, L_00000197e4e83fd0;  1 drivers
v00000197e4dc2440_0 .net "e2", 0 0, L_00000197e4e84200;  1 drivers
v00000197e4dc08c0_0 .net "e3", 0 0, L_00000197e4e83e80;  1 drivers
v00000197e4dc0a00_0 .net "e4", 0 0, L_00000197e4e840b0;  1 drivers
v00000197e4dc0960_0 .net "less", 0 0, L_00000197e4e14948;  1 drivers
v00000197e4dc26c0_0 .net "sel", 1 0, L_00000197e4df9970;  alias, 1 drivers
v00000197e4dc1d60_0 .net "temp", 0 0, L_00000197e4e846d0;  1 drivers
S_00000197e4dc4400 .scope module, "FullAdder" "FA" 6 15, 7 2 0, S_00000197e4dc4590;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /OUTPUT 1 "cout";
    .port_info 4 /OUTPUT 1 "sum";
L_00000197e4e83da0 .functor XOR 1, L_00000197e4e75af0, L_00000197e4e846d0, C4<0>, C4<0>;
L_00000197e4e83e80 .functor XOR 1, L_00000197e4e83da0, L_00000197e4e769f0, C4<0>, C4<0>;
L_00000197e4e84040 .functor AND 1, L_00000197e4e75af0, L_00000197e4e846d0, C4<1>, C4<1>;
L_00000197e4e849e0 .functor XOR 1, L_00000197e4e75af0, L_00000197e4e846d0, C4<0>, C4<0>;
L_00000197e4e83940 .functor AND 1, L_00000197e4e769f0, L_00000197e4e849e0, C4<1>, C4<1>;
L_00000197e4e83400 .functor OR 1, L_00000197e4e84040, L_00000197e4e83940, C4<0>, C4<0>;
v00000197e4dc2580_0 .net *"_ivl_0", 0 0, L_00000197e4e83da0;  1 drivers
v00000197e4dc0be0_0 .net *"_ivl_4", 0 0, L_00000197e4e84040;  1 drivers
v00000197e4dc15e0_0 .net *"_ivl_6", 0 0, L_00000197e4e849e0;  1 drivers
v00000197e4dc1540_0 .net *"_ivl_8", 0 0, L_00000197e4e83940;  1 drivers
v00000197e4dc1680_0 .net "a", 0 0, L_00000197e4e75af0;  alias, 1 drivers
v00000197e4dc1360_0 .net "b", 0 0, L_00000197e4e846d0;  alias, 1 drivers
v00000197e4dc1720_0 .net "c", 0 0, L_00000197e4e769f0;  alias, 1 drivers
v00000197e4dc0820_0 .net "cout", 0 0, L_00000197e4e83400;  alias, 1 drivers
v00000197e4dc1180_0 .net "sum", 0 0, L_00000197e4e83e80;  alias, 1 drivers
S_00000197e4dc32d0 .scope module, "U_MUX_ALU_1bit" "MUX_ALU_1bit" 6 19, 8 2 0, S_00000197e4dc4590;
 .timescale -9 -9;
    .port_info 0 /OUTPUT 1 "dataOut";
    .port_info 1 /INPUT 1 "e1";
    .port_info 2 /INPUT 1 "e2";
    .port_info 3 /INPUT 1 "e3";
    .port_info 4 /INPUT 1 "e4";
    .port_info 5 /INPUT 2 "sel";
L_00000197e4e147e0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000197e4dc0dc0_0 .net/2u *"_ivl_0", 1 0, L_00000197e4e147e0;  1 drivers
v00000197e4dc19a0_0 .net *"_ivl_10", 0 0, L_00000197e4e77490;  1 drivers
L_00000197e4e148b8 .functor BUFT 1, C4<11>, C4<0>, C4<0>, C4<0>;
v00000197e4dc1220_0 .net/2u *"_ivl_12", 1 0, L_00000197e4e148b8;  1 drivers
v00000197e4dc1b80_0 .net *"_ivl_14", 0 0, L_00000197e4e766d0;  1 drivers
L_00000197e4e14900 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000197e4dc2260_0 .net/2u *"_ivl_16", 0 0, L_00000197e4e14900;  1 drivers
v00000197e4dc2120_0 .net *"_ivl_18", 0 0, L_00000197e4e76f90;  1 drivers
v00000197e4dc1040_0 .net *"_ivl_2", 0 0, L_00000197e4e781b0;  1 drivers
v00000197e4dc17c0_0 .net *"_ivl_20", 0 0, L_00000197e4e76770;  1 drivers
v00000197e4dc2300_0 .net *"_ivl_22", 0 0, L_00000197e4e77990;  1 drivers
L_00000197e4e14828 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v00000197e4dc1860_0 .net/2u *"_ivl_4", 1 0, L_00000197e4e14828;  1 drivers
v00000197e4dc1400_0 .net *"_ivl_6", 0 0, L_00000197e4e77030;  1 drivers
L_00000197e4e14870 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v00000197e4dc1900_0 .net/2u *"_ivl_8", 1 0, L_00000197e4e14870;  1 drivers
v00000197e4dc1a40_0 .net "dataOut", 0 0, L_00000197e4e770d0;  alias, 1 drivers
v00000197e4dc1ae0_0 .net "e1", 0 0, L_00000197e4e83fd0;  alias, 1 drivers
v00000197e4dc0e60_0 .net "e2", 0 0, L_00000197e4e84200;  alias, 1 drivers
v00000197e4dc1c20_0 .net "e3", 0 0, L_00000197e4e83e80;  alias, 1 drivers
v00000197e4dc0280_0 .net "e4", 0 0, L_00000197e4e840b0;  alias, 1 drivers
v00000197e4dc2080_0 .net "sel", 1 0, L_00000197e4df9970;  alias, 1 drivers
L_00000197e4e781b0 .cmp/eq 2, L_00000197e4df9970, L_00000197e4e147e0;
L_00000197e4e77030 .cmp/eq 2, L_00000197e4df9970, L_00000197e4e14828;
L_00000197e4e77490 .cmp/eq 2, L_00000197e4df9970, L_00000197e4e14870;
L_00000197e4e766d0 .cmp/eq 2, L_00000197e4df9970, L_00000197e4e148b8;
L_00000197e4e76f90 .functor MUXZ 1, L_00000197e4e14900, L_00000197e4e840b0, L_00000197e4e766d0, C4<>;
L_00000197e4e76770 .functor MUXZ 1, L_00000197e4e76f90, L_00000197e4e83e80, L_00000197e4e77490, C4<>;
L_00000197e4e77990 .functor MUXZ 1, L_00000197e4e76770, L_00000197e4e84200, L_00000197e4e77030, C4<>;
L_00000197e4e770d0 .functor MUXZ 1, L_00000197e4e77990, L_00000197e4e83fd0, L_00000197e4e781b0, C4<>;
S_00000197e4dc4ef0 .scope module, "alu_10" "ALU_1bit" 4 24, 6 2 0, S_00000197e2e59af0;
 .timescale -9 -9;
    .port_info 0 /OUTPUT 1 "dataOut";
    .port_info 1 /OUTPUT 1 "cout";
    .port_info 2 /INPUT 1 "dataA";
    .port_info 3 /INPUT 1 "dataB";
    .port_info 4 /INPUT 1 "cin";
    .port_info 5 /INPUT 2 "sel";
    .port_info 6 /INPUT 1 "binvert";
    .port_info 7 /INPUT 1 "less";
L_00000197e4e83630 .functor AND 1, L_00000197e4e75e10, L_00000197e4e77170, C4<1>, C4<1>;
L_00000197e4e84270 .functor OR 1, L_00000197e4e75e10, L_00000197e4e77170, C4<0>, C4<0>;
L_00000197e4e84a50 .functor XOR 1, L_00000197e4e77170, L_00000197e4df9470, C4<0>, C4<0>;
L_00000197e4e14af8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_00000197e4e845f0 .functor BUFZ 1, L_00000197e4e14af8, C4<0>, C4<0>, C4<0>;
v00000197e4dc2b20_0 .net "binvert", 0 0, L_00000197e4df9470;  alias, 1 drivers
v00000197e4dc2da0_0 .net "cin", 0 0, L_00000197e4e77850;  1 drivers
v00000197e4dc3020_0 .net "cout", 0 0, L_00000197e4e84580;  1 drivers
v00000197e4dc29e0_0 .net "dataA", 0 0, L_00000197e4e75e10;  1 drivers
v00000197e4dc2c60_0 .net "dataB", 0 0, L_00000197e4e77170;  1 drivers
v00000197e4dc2940_0 .net "dataOut", 0 0, L_00000197e4e77d50;  1 drivers
v00000197e4dc2d00_0 .net "e1", 0 0, L_00000197e4e83630;  1 drivers
v00000197e4dbca40_0 .net "e2", 0 0, L_00000197e4e84270;  1 drivers
v00000197e4dbcd60_0 .net "e3", 0 0, L_00000197e4e84ac0;  1 drivers
v00000197e4dbd580_0 .net "e4", 0 0, L_00000197e4e845f0;  1 drivers
v00000197e4dbd620_0 .net "less", 0 0, L_00000197e4e14af8;  1 drivers
v00000197e4dbb8c0_0 .net "sel", 1 0, L_00000197e4df9970;  alias, 1 drivers
v00000197e4dbb3c0_0 .net "temp", 0 0, L_00000197e4e84a50;  1 drivers
S_00000197e4dc4d60 .scope module, "FullAdder" "FA" 6 15, 7 2 0, S_00000197e4dc4ef0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /OUTPUT 1 "cout";
    .port_info 4 /OUTPUT 1 "sum";
L_00000197e4e84350 .functor XOR 1, L_00000197e4e75e10, L_00000197e4e84a50, C4<0>, C4<0>;
L_00000197e4e84ac0 .functor XOR 1, L_00000197e4e84350, L_00000197e4e77850, C4<0>, C4<0>;
L_00000197e4e843c0 .functor AND 1, L_00000197e4e75e10, L_00000197e4e84a50, C4<1>, C4<1>;
L_00000197e4e84430 .functor XOR 1, L_00000197e4e75e10, L_00000197e4e84a50, C4<0>, C4<0>;
L_00000197e4e84510 .functor AND 1, L_00000197e4e77850, L_00000197e4e84430, C4<1>, C4<1>;
L_00000197e4e84580 .functor OR 1, L_00000197e4e843c0, L_00000197e4e84510, C4<0>, C4<0>;
v00000197e4dc1e00_0 .net *"_ivl_0", 0 0, L_00000197e4e84350;  1 drivers
v00000197e4dc0c80_0 .net *"_ivl_4", 0 0, L_00000197e4e843c0;  1 drivers
v00000197e4dc2760_0 .net *"_ivl_6", 0 0, L_00000197e4e84430;  1 drivers
v00000197e4dc0140_0 .net *"_ivl_8", 0 0, L_00000197e4e84510;  1 drivers
v00000197e4dc1ea0_0 .net "a", 0 0, L_00000197e4e75e10;  alias, 1 drivers
v00000197e4dc21c0_0 .net "b", 0 0, L_00000197e4e84a50;  alias, 1 drivers
v00000197e4dc1f40_0 .net "c", 0 0, L_00000197e4e77850;  alias, 1 drivers
v00000197e4dc1fe0_0 .net "cout", 0 0, L_00000197e4e84580;  alias, 1 drivers
v00000197e4dc01e0_0 .net "sum", 0 0, L_00000197e4e84ac0;  alias, 1 drivers
S_00000197e4dc4a40 .scope module, "U_MUX_ALU_1bit" "MUX_ALU_1bit" 6 19, 8 2 0, S_00000197e4dc4ef0;
 .timescale -9 -9;
    .port_info 0 /OUTPUT 1 "dataOut";
    .port_info 1 /INPUT 1 "e1";
    .port_info 2 /INPUT 1 "e2";
    .port_info 3 /INPUT 1 "e3";
    .port_info 4 /INPUT 1 "e4";
    .port_info 5 /INPUT 2 "sel";
L_00000197e4e14990 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000197e4dc0320_0 .net/2u *"_ivl_0", 1 0, L_00000197e4e14990;  1 drivers
v00000197e4dc03c0_0 .net *"_ivl_10", 0 0, L_00000197e4e76a90;  1 drivers
L_00000197e4e14a68 .functor BUFT 1, C4<11>, C4<0>, C4<0>, C4<0>;
v00000197e4dc0460_0 .net/2u *"_ivl_12", 1 0, L_00000197e4e14a68;  1 drivers
v00000197e4dc0f00_0 .net *"_ivl_14", 0 0, L_00000197e4e76810;  1 drivers
L_00000197e4e14ab0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000197e4dc0500_0 .net/2u *"_ivl_16", 0 0, L_00000197e4e14ab0;  1 drivers
v00000197e4dc05a0_0 .net *"_ivl_18", 0 0, L_00000197e4e76950;  1 drivers
v00000197e4dc0780_0 .net *"_ivl_2", 0 0, L_00000197e4e77f30;  1 drivers
v00000197e4dc0640_0 .net *"_ivl_20", 0 0, L_00000197e4e76c70;  1 drivers
v00000197e4dc06e0_0 .net *"_ivl_22", 0 0, L_00000197e4e75d70;  1 drivers
L_00000197e4e149d8 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v00000197e4dc0b40_0 .net/2u *"_ivl_4", 1 0, L_00000197e4e149d8;  1 drivers
v00000197e4dc0d20_0 .net *"_ivl_6", 0 0, L_00000197e4e76bd0;  1 drivers
L_00000197e4e14a20 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v00000197e4dc0fa0_0 .net/2u *"_ivl_8", 1 0, L_00000197e4e14a20;  1 drivers
v00000197e4dc10e0_0 .net "dataOut", 0 0, L_00000197e4e77d50;  alias, 1 drivers
v00000197e4dc2f80_0 .net "e1", 0 0, L_00000197e4e83630;  alias, 1 drivers
v00000197e4dc2a80_0 .net "e2", 0 0, L_00000197e4e84270;  alias, 1 drivers
v00000197e4dc2ee0_0 .net "e3", 0 0, L_00000197e4e84ac0;  alias, 1 drivers
v00000197e4dc2bc0_0 .net "e4", 0 0, L_00000197e4e845f0;  alias, 1 drivers
v00000197e4dc2e40_0 .net "sel", 1 0, L_00000197e4df9970;  alias, 1 drivers
L_00000197e4e77f30 .cmp/eq 2, L_00000197e4df9970, L_00000197e4e14990;
L_00000197e4e76bd0 .cmp/eq 2, L_00000197e4df9970, L_00000197e4e149d8;
L_00000197e4e76a90 .cmp/eq 2, L_00000197e4df9970, L_00000197e4e14a20;
L_00000197e4e76810 .cmp/eq 2, L_00000197e4df9970, L_00000197e4e14a68;
L_00000197e4e76950 .functor MUXZ 1, L_00000197e4e14ab0, L_00000197e4e845f0, L_00000197e4e76810, C4<>;
L_00000197e4e76c70 .functor MUXZ 1, L_00000197e4e76950, L_00000197e4e84ac0, L_00000197e4e76a90, C4<>;
L_00000197e4e75d70 .functor MUXZ 1, L_00000197e4e76c70, L_00000197e4e84270, L_00000197e4e76bd0, C4<>;
L_00000197e4e77d50 .functor MUXZ 1, L_00000197e4e75d70, L_00000197e4e83630, L_00000197e4e77f30, C4<>;
S_00000197e4dc4720 .scope module, "alu_11" "ALU_1bit" 4 25, 6 2 0, S_00000197e2e59af0;
 .timescale -9 -9;
    .port_info 0 /OUTPUT 1 "dataOut";
    .port_info 1 /OUTPUT 1 "cout";
    .port_info 2 /INPUT 1 "dataA";
    .port_info 3 /INPUT 1 "dataB";
    .port_info 4 /INPUT 1 "cin";
    .port_info 5 /INPUT 2 "sel";
    .port_info 6 /INPUT 1 "binvert";
    .port_info 7 /INPUT 1 "less";
L_00000197e4e85f50 .functor AND 1, L_00000197e4e76e50, L_00000197e4e77710, C4<1>, C4<1>;
L_00000197e4e860a0 .functor OR 1, L_00000197e4e76e50, L_00000197e4e77710, C4<0>, C4<0>;
L_00000197e4e85700 .functor XOR 1, L_00000197e4e77710, L_00000197e4df9470, C4<0>, C4<0>;
L_00000197e4e14ca8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_00000197e4e85a10 .functor BUFZ 1, L_00000197e4e14ca8, C4<0>, C4<0>, C4<0>;
v00000197e4dbbd20_0 .net "binvert", 0 0, L_00000197e4df9470;  alias, 1 drivers
v00000197e4dbbdc0_0 .net "cin", 0 0, L_00000197e4e77350;  1 drivers
v00000197e4dbcf40_0 .net "cout", 0 0, L_00000197e4e84f20;  1 drivers
v00000197e4dbd800_0 .net "dataA", 0 0, L_00000197e4e76e50;  1 drivers
v00000197e4dbc180_0 .net "dataB", 0 0, L_00000197e4e77710;  1 drivers
v00000197e4dbd8a0_0 .net "dataOut", 0 0, L_00000197e4e76590;  1 drivers
v00000197e4dbbe60_0 .net "e1", 0 0, L_00000197e4e85f50;  1 drivers
v00000197e4dbd1c0_0 .net "e2", 0 0, L_00000197e4e860a0;  1 drivers
v00000197e4dbcfe0_0 .net "e3", 0 0, L_00000197e4e85ee0;  1 drivers
v00000197e4dbbf00_0 .net "e4", 0 0, L_00000197e4e85a10;  1 drivers
v00000197e4dbb320_0 .net "less", 0 0, L_00000197e4e14ca8;  1 drivers
v00000197e4dbb460_0 .net "sel", 1 0, L_00000197e4df9970;  alias, 1 drivers
v00000197e4dbc220_0 .net "temp", 0 0, L_00000197e4e85700;  1 drivers
S_00000197e4dc3140 .scope module, "FullAdder" "FA" 6 15, 7 2 0, S_00000197e4dc4720;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /OUTPUT 1 "cout";
    .port_info 4 /OUTPUT 1 "sum";
L_00000197e4e85bd0 .functor XOR 1, L_00000197e4e76e50, L_00000197e4e85700, C4<0>, C4<0>;
L_00000197e4e85ee0 .functor XOR 1, L_00000197e4e85bd0, L_00000197e4e77350, C4<0>, C4<0>;
L_00000197e4e85d90 .functor AND 1, L_00000197e4e76e50, L_00000197e4e85700, C4<1>, C4<1>;
L_00000197e4e861f0 .functor XOR 1, L_00000197e4e76e50, L_00000197e4e85700, C4<0>, C4<0>;
L_00000197e4e85460 .functor AND 1, L_00000197e4e77350, L_00000197e4e861f0, C4<1>, C4<1>;
L_00000197e4e84f20 .functor OR 1, L_00000197e4e85d90, L_00000197e4e85460, C4<0>, C4<0>;
v00000197e4dbd120_0 .net *"_ivl_0", 0 0, L_00000197e4e85bd0;  1 drivers
v00000197e4dbd440_0 .net *"_ivl_4", 0 0, L_00000197e4e85d90;  1 drivers
v00000197e4dbb5a0_0 .net *"_ivl_6", 0 0, L_00000197e4e861f0;  1 drivers
v00000197e4dbd6c0_0 .net *"_ivl_8", 0 0, L_00000197e4e85460;  1 drivers
v00000197e4dbd260_0 .net "a", 0 0, L_00000197e4e76e50;  alias, 1 drivers
v00000197e4dbb1e0_0 .net "b", 0 0, L_00000197e4e85700;  alias, 1 drivers
v00000197e4dbbbe0_0 .net "c", 0 0, L_00000197e4e77350;  alias, 1 drivers
v00000197e4dbc040_0 .net "cout", 0 0, L_00000197e4e84f20;  alias, 1 drivers
v00000197e4dbc5e0_0 .net "sum", 0 0, L_00000197e4e85ee0;  alias, 1 drivers
S_00000197e4dc3aa0 .scope module, "U_MUX_ALU_1bit" "MUX_ALU_1bit" 6 19, 8 2 0, S_00000197e4dc4720;
 .timescale -9 -9;
    .port_info 0 /OUTPUT 1 "dataOut";
    .port_info 1 /INPUT 1 "e1";
    .port_info 2 /INPUT 1 "e2";
    .port_info 3 /INPUT 1 "e3";
    .port_info 4 /INPUT 1 "e4";
    .port_info 5 /INPUT 2 "sel";
L_00000197e4e14b40 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000197e4dbb820_0 .net/2u *"_ivl_0", 1 0, L_00000197e4e14b40;  1 drivers
v00000197e4dbba00_0 .net *"_ivl_10", 0 0, L_00000197e4e75eb0;  1 drivers
L_00000197e4e14c18 .functor BUFT 1, C4<11>, C4<0>, C4<0>, C4<0>;
v00000197e4dbc2c0_0 .net/2u *"_ivl_12", 1 0, L_00000197e4e14c18;  1 drivers
v00000197e4dbd300_0 .net *"_ivl_14", 0 0, L_00000197e4e76d10;  1 drivers
L_00000197e4e14c60 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000197e4dbce00_0 .net/2u *"_ivl_16", 0 0, L_00000197e4e14c60;  1 drivers
v00000197e4dbbaa0_0 .net *"_ivl_18", 0 0, L_00000197e4e772b0;  1 drivers
v00000197e4dbc900_0 .net *"_ivl_2", 0 0, L_00000197e4e763b0;  1 drivers
v00000197e4dbb280_0 .net *"_ivl_20", 0 0, L_00000197e4e78070;  1 drivers
v00000197e4dbb140_0 .net *"_ivl_22", 0 0, L_00000197e4e76db0;  1 drivers
L_00000197e4e14b88 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v00000197e4dbd4e0_0 .net/2u *"_ivl_4", 1 0, L_00000197e4e14b88;  1 drivers
v00000197e4dbccc0_0 .net *"_ivl_6", 0 0, L_00000197e4e77530;  1 drivers
L_00000197e4e14bd0 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v00000197e4dbbb40_0 .net/2u *"_ivl_8", 1 0, L_00000197e4e14bd0;  1 drivers
v00000197e4dbb780_0 .net "dataOut", 0 0, L_00000197e4e76590;  alias, 1 drivers
v00000197e4dbcb80_0 .net "e1", 0 0, L_00000197e4e85f50;  alias, 1 drivers
v00000197e4dbd760_0 .net "e2", 0 0, L_00000197e4e860a0;  alias, 1 drivers
v00000197e4dbbc80_0 .net "e3", 0 0, L_00000197e4e85ee0;  alias, 1 drivers
v00000197e4dbb960_0 .net "e4", 0 0, L_00000197e4e85a10;  alias, 1 drivers
v00000197e4dbc0e0_0 .net "sel", 1 0, L_00000197e4df9970;  alias, 1 drivers
L_00000197e4e763b0 .cmp/eq 2, L_00000197e4df9970, L_00000197e4e14b40;
L_00000197e4e77530 .cmp/eq 2, L_00000197e4df9970, L_00000197e4e14b88;
L_00000197e4e75eb0 .cmp/eq 2, L_00000197e4df9970, L_00000197e4e14bd0;
L_00000197e4e76d10 .cmp/eq 2, L_00000197e4df9970, L_00000197e4e14c18;
L_00000197e4e772b0 .functor MUXZ 1, L_00000197e4e14c60, L_00000197e4e85a10, L_00000197e4e76d10, C4<>;
L_00000197e4e78070 .functor MUXZ 1, L_00000197e4e772b0, L_00000197e4e85ee0, L_00000197e4e75eb0, C4<>;
L_00000197e4e76db0 .functor MUXZ 1, L_00000197e4e78070, L_00000197e4e860a0, L_00000197e4e77530, C4<>;
L_00000197e4e76590 .functor MUXZ 1, L_00000197e4e76db0, L_00000197e4e85f50, L_00000197e4e763b0, C4<>;
S_00000197e4dc40e0 .scope module, "alu_12" "ALU_1bit" 4 26, 6 2 0, S_00000197e2e59af0;
 .timescale -9 -9;
    .port_info 0 /OUTPUT 1 "dataOut";
    .port_info 1 /OUTPUT 1 "cout";
    .port_info 2 /INPUT 1 "dataA";
    .port_info 3 /INPUT 1 "dataB";
    .port_info 4 /INPUT 1 "cin";
    .port_info 5 /INPUT 2 "sel";
    .port_info 6 /INPUT 1 "binvert";
    .port_info 7 /INPUT 1 "less";
L_00000197e4e858c0 .functor AND 1, L_00000197e4e77a30, L_00000197e4e76270, C4<1>, C4<1>;
L_00000197e4e86570 .functor OR 1, L_00000197e4e77a30, L_00000197e4e76270, C4<0>, C4<0>;
L_00000197e4e853f0 .functor XOR 1, L_00000197e4e76270, L_00000197e4df9470, C4<0>, C4<0>;
L_00000197e4e14e58 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_00000197e4e86650 .functor BUFZ 1, L_00000197e4e14e58, C4<0>, C4<0>, C4<0>;
v00000197e4dc71e0_0 .net "binvert", 0 0, L_00000197e4df9470;  alias, 1 drivers
v00000197e4dc6b00_0 .net "cin", 0 0, L_00000197e4e76130;  1 drivers
v00000197e4dc5d40_0 .net "cout", 0 0, L_00000197e4e84f90;  1 drivers
v00000197e4dc6f60_0 .net "dataA", 0 0, L_00000197e4e77a30;  1 drivers
v00000197e4dc5ca0_0 .net "dataB", 0 0, L_00000197e4e76270;  1 drivers
v00000197e4dc64c0_0 .net "dataOut", 0 0, L_00000197e4e76090;  1 drivers
v00000197e4dc5f20_0 .net "e1", 0 0, L_00000197e4e858c0;  1 drivers
v00000197e4dc5a20_0 .net "e2", 0 0, L_00000197e4e86570;  1 drivers
v00000197e4dc76e0_0 .net "e3", 0 0, L_00000197e4e85fc0;  1 drivers
v00000197e4dc52a0_0 .net "e4", 0 0, L_00000197e4e86650;  1 drivers
v00000197e4dc7820_0 .net "less", 0 0, L_00000197e4e14e58;  1 drivers
v00000197e4dc6560_0 .net "sel", 1 0, L_00000197e4df9970;  alias, 1 drivers
v00000197e4dc6240_0 .net "temp", 0 0, L_00000197e4e853f0;  1 drivers
S_00000197e4dc3f50 .scope module, "FullAdder" "FA" 6 15, 7 2 0, S_00000197e4dc40e0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /OUTPUT 1 "cout";
    .port_info 4 /OUTPUT 1 "sum";
L_00000197e4e85e00 .functor XOR 1, L_00000197e4e77a30, L_00000197e4e853f0, C4<0>, C4<0>;
L_00000197e4e85fc0 .functor XOR 1, L_00000197e4e85e00, L_00000197e4e76130, C4<0>, C4<0>;
L_00000197e4e85380 .functor AND 1, L_00000197e4e77a30, L_00000197e4e853f0, C4<1>, C4<1>;
L_00000197e4e86110 .functor XOR 1, L_00000197e4e77a30, L_00000197e4e853f0, C4<0>, C4<0>;
L_00000197e4e85230 .functor AND 1, L_00000197e4e76130, L_00000197e4e86110, C4<1>, C4<1>;
L_00000197e4e84f90 .functor OR 1, L_00000197e4e85380, L_00000197e4e85230, C4<0>, C4<0>;
v00000197e4dbb6e0_0 .net *"_ivl_0", 0 0, L_00000197e4e85e00;  1 drivers
v00000197e4dbd080_0 .net *"_ivl_4", 0 0, L_00000197e4e85380;  1 drivers
v00000197e4dbbfa0_0 .net *"_ivl_6", 0 0, L_00000197e4e86110;  1 drivers
v00000197e4dbd3a0_0 .net *"_ivl_8", 0 0, L_00000197e4e85230;  1 drivers
v00000197e4dbb500_0 .net "a", 0 0, L_00000197e4e77a30;  alias, 1 drivers
v00000197e4dbb640_0 .net "b", 0 0, L_00000197e4e853f0;  alias, 1 drivers
v00000197e4dbc360_0 .net "c", 0 0, L_00000197e4e76130;  alias, 1 drivers
v00000197e4dbc400_0 .net "cout", 0 0, L_00000197e4e84f90;  alias, 1 drivers
v00000197e4dbc4a0_0 .net "sum", 0 0, L_00000197e4e85fc0;  alias, 1 drivers
S_00000197e4dc4270 .scope module, "U_MUX_ALU_1bit" "MUX_ALU_1bit" 6 19, 8 2 0, S_00000197e4dc40e0;
 .timescale -9 -9;
    .port_info 0 /OUTPUT 1 "dataOut";
    .port_info 1 /INPUT 1 "e1";
    .port_info 2 /INPUT 1 "e2";
    .port_info 3 /INPUT 1 "e3";
    .port_info 4 /INPUT 1 "e4";
    .port_info 5 /INPUT 2 "sel";
L_00000197e4e14cf0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000197e4dbc9a0_0 .net/2u *"_ivl_0", 1 0, L_00000197e4e14cf0;  1 drivers
v00000197e4dbc680_0 .net *"_ivl_10", 0 0, L_00000197e4e77b70;  1 drivers
L_00000197e4e14dc8 .functor BUFT 1, C4<11>, C4<0>, C4<0>, C4<0>;
v00000197e4dbc540_0 .net/2u *"_ivl_12", 1 0, L_00000197e4e14dc8;  1 drivers
v00000197e4dbc720_0 .net *"_ivl_14", 0 0, L_00000197e4e777b0;  1 drivers
L_00000197e4e14e10 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000197e4dbc7c0_0 .net/2u *"_ivl_16", 0 0, L_00000197e4e14e10;  1 drivers
v00000197e4dbcea0_0 .net *"_ivl_18", 0 0, L_00000197e4e75f50;  1 drivers
v00000197e4dbcae0_0 .net *"_ivl_2", 0 0, L_00000197e4e773f0;  1 drivers
v00000197e4dbc860_0 .net *"_ivl_20", 0 0, L_00000197e4e778f0;  1 drivers
v00000197e4dbcc20_0 .net *"_ivl_22", 0 0, L_00000197e4e75ff0;  1 drivers
L_00000197e4e14d38 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v00000197e4dc5b60_0 .net/2u *"_ivl_4", 1 0, L_00000197e4e14d38;  1 drivers
v00000197e4dc6d80_0 .net *"_ivl_6", 0 0, L_00000197e4e775d0;  1 drivers
L_00000197e4e14d80 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v00000197e4dc7780_0 .net/2u *"_ivl_8", 1 0, L_00000197e4e14d80;  1 drivers
v00000197e4dc6a60_0 .net "dataOut", 0 0, L_00000197e4e76090;  alias, 1 drivers
v00000197e4dc6e20_0 .net "e1", 0 0, L_00000197e4e858c0;  alias, 1 drivers
v00000197e4dc5de0_0 .net "e2", 0 0, L_00000197e4e86570;  alias, 1 drivers
v00000197e4dc6ec0_0 .net "e3", 0 0, L_00000197e4e85fc0;  alias, 1 drivers
v00000197e4dc67e0_0 .net "e4", 0 0, L_00000197e4e86650;  alias, 1 drivers
v00000197e4dc53e0_0 .net "sel", 1 0, L_00000197e4df9970;  alias, 1 drivers
L_00000197e4e773f0 .cmp/eq 2, L_00000197e4df9970, L_00000197e4e14cf0;
L_00000197e4e775d0 .cmp/eq 2, L_00000197e4df9970, L_00000197e4e14d38;
L_00000197e4e77b70 .cmp/eq 2, L_00000197e4df9970, L_00000197e4e14d80;
L_00000197e4e777b0 .cmp/eq 2, L_00000197e4df9970, L_00000197e4e14dc8;
L_00000197e4e75f50 .functor MUXZ 1, L_00000197e4e14e10, L_00000197e4e86650, L_00000197e4e777b0, C4<>;
L_00000197e4e778f0 .functor MUXZ 1, L_00000197e4e75f50, L_00000197e4e85fc0, L_00000197e4e77b70, C4<>;
L_00000197e4e75ff0 .functor MUXZ 1, L_00000197e4e778f0, L_00000197e4e86570, L_00000197e4e775d0, C4<>;
L_00000197e4e76090 .functor MUXZ 1, L_00000197e4e75ff0, L_00000197e4e858c0, L_00000197e4e773f0, C4<>;
S_00000197e4dc48b0 .scope module, "alu_13" "ALU_1bit" 4 27, 6 2 0, S_00000197e2e59af0;
 .timescale -9 -9;
    .port_info 0 /OUTPUT 1 "dataOut";
    .port_info 1 /OUTPUT 1 "cout";
    .port_info 2 /INPUT 1 "dataA";
    .port_info 3 /INPUT 1 "dataB";
    .port_info 4 /INPUT 1 "cin";
    .port_info 5 /INPUT 2 "sel";
    .port_info 6 /INPUT 1 "binvert";
    .port_info 7 /INPUT 1 "less";
L_00000197e4e854d0 .functor AND 1, L_00000197e4e76450, L_00000197e4e764f0, C4<1>, C4<1>;
L_00000197e4e86340 .functor OR 1, L_00000197e4e76450, L_00000197e4e764f0, C4<0>, C4<0>;
L_00000197e4e866c0 .functor XOR 1, L_00000197e4e764f0, L_00000197e4df9470, C4<0>, C4<0>;
L_00000197e4e15008 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_00000197e4e865e0 .functor BUFZ 1, L_00000197e4e15008, C4<0>, C4<0>, C4<0>;
v00000197e4dc6c40_0 .net "binvert", 0 0, L_00000197e4df9470;  alias, 1 drivers
v00000197e4dc7280_0 .net "cin", 0 0, L_00000197e4e78250;  1 drivers
v00000197e4dc66a0_0 .net "cout", 0 0, L_00000197e4e85d20;  1 drivers
v00000197e4dc6740_0 .net "dataA", 0 0, L_00000197e4e76450;  1 drivers
v00000197e4dc7320_0 .net "dataB", 0 0, L_00000197e4e764f0;  1 drivers
v00000197e4dc6920_0 .net "dataOut", 0 0, L_00000197e4e76630;  1 drivers
v00000197e4dc6880_0 .net "e1", 0 0, L_00000197e4e854d0;  1 drivers
v00000197e4dc5520_0 .net "e2", 0 0, L_00000197e4e86340;  1 drivers
v00000197e4dc6ba0_0 .net "e3", 0 0, L_00000197e4e85e70;  1 drivers
v00000197e4dc6ce0_0 .net "e4", 0 0, L_00000197e4e865e0;  1 drivers
v00000197e4dc55c0_0 .net "less", 0 0, L_00000197e4e15008;  1 drivers
v00000197e4dc5660_0 .net "sel", 1 0, L_00000197e4df9970;  alias, 1 drivers
v00000197e4dc57a0_0 .net "temp", 0 0, L_00000197e4e866c0;  1 drivers
S_00000197e4dc4bd0 .scope module, "FullAdder" "FA" 6 15, 7 2 0, S_00000197e4dc48b0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /OUTPUT 1 "cout";
    .port_info 4 /OUTPUT 1 "sum";
L_00000197e4e85930 .functor XOR 1, L_00000197e4e76450, L_00000197e4e866c0, C4<0>, C4<0>;
L_00000197e4e85e70 .functor XOR 1, L_00000197e4e85930, L_00000197e4e78250, C4<0>, C4<0>;
L_00000197e4e850e0 .functor AND 1, L_00000197e4e76450, L_00000197e4e866c0, C4<1>, C4<1>;
L_00000197e4e863b0 .functor XOR 1, L_00000197e4e76450, L_00000197e4e866c0, C4<0>, C4<0>;
L_00000197e4e85540 .functor AND 1, L_00000197e4e78250, L_00000197e4e863b0, C4<1>, C4<1>;
L_00000197e4e85d20 .functor OR 1, L_00000197e4e850e0, L_00000197e4e85540, C4<0>, C4<0>;
v00000197e4dc6060_0 .net *"_ivl_0", 0 0, L_00000197e4e85930;  1 drivers
v00000197e4dc78c0_0 .net *"_ivl_4", 0 0, L_00000197e4e850e0;  1 drivers
v00000197e4dc6100_0 .net *"_ivl_6", 0 0, L_00000197e4e863b0;  1 drivers
v00000197e4dc5160_0 .net *"_ivl_8", 0 0, L_00000197e4e85540;  1 drivers
v00000197e4dc5ac0_0 .net "a", 0 0, L_00000197e4e76450;  alias, 1 drivers
v00000197e4dc7460_0 .net "b", 0 0, L_00000197e4e866c0;  alias, 1 drivers
v00000197e4dc7500_0 .net "c", 0 0, L_00000197e4e78250;  alias, 1 drivers
v00000197e4dc58e0_0 .net "cout", 0 0, L_00000197e4e85d20;  alias, 1 drivers
v00000197e4dc5e80_0 .net "sum", 0 0, L_00000197e4e85e70;  alias, 1 drivers
S_00000197e4dc3460 .scope module, "U_MUX_ALU_1bit" "MUX_ALU_1bit" 6 19, 8 2 0, S_00000197e4dc48b0;
 .timescale -9 -9;
    .port_info 0 /OUTPUT 1 "dataOut";
    .port_info 1 /INPUT 1 "e1";
    .port_info 2 /INPUT 1 "e2";
    .port_info 3 /INPUT 1 "e3";
    .port_info 4 /INPUT 1 "e4";
    .port_info 5 /INPUT 2 "sel";
L_00000197e4e14ea0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000197e4dc7140_0 .net/2u *"_ivl_0", 1 0, L_00000197e4e14ea0;  1 drivers
v00000197e4dc62e0_0 .net *"_ivl_10", 0 0, L_00000197e4e77cb0;  1 drivers
L_00000197e4e14f78 .functor BUFT 1, C4<11>, C4<0>, C4<0>, C4<0>;
v00000197e4dc70a0_0 .net/2u *"_ivl_12", 1 0, L_00000197e4e14f78;  1 drivers
v00000197e4dc5200_0 .net *"_ivl_14", 0 0, L_00000197e4e77e90;  1 drivers
L_00000197e4e14fc0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000197e4dc5c00_0 .net/2u *"_ivl_16", 0 0, L_00000197e4e14fc0;  1 drivers
v00000197e4dc6380_0 .net *"_ivl_18", 0 0, L_00000197e4e761d0;  1 drivers
v00000197e4dc75a0_0 .net *"_ivl_2", 0 0, L_00000197e4e77ad0;  1 drivers
v00000197e4dc7000_0 .net *"_ivl_20", 0 0, L_00000197e4e76310;  1 drivers
v00000197e4dc73c0_0 .net *"_ivl_22", 0 0, L_00000197e4e77fd0;  1 drivers
L_00000197e4e14ee8 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v00000197e4dc61a0_0 .net/2u *"_ivl_4", 1 0, L_00000197e4e14ee8;  1 drivers
v00000197e4dc5700_0 .net *"_ivl_6", 0 0, L_00000197e4e77c10;  1 drivers
L_00000197e4e14f30 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v00000197e4dc7640_0 .net/2u *"_ivl_8", 1 0, L_00000197e4e14f30;  1 drivers
v00000197e4dc6420_0 .net "dataOut", 0 0, L_00000197e4e76630;  alias, 1 drivers
v00000197e4dc5fc0_0 .net "e1", 0 0, L_00000197e4e854d0;  alias, 1 drivers
v00000197e4dc6600_0 .net "e2", 0 0, L_00000197e4e86340;  alias, 1 drivers
v00000197e4dc5340_0 .net "e3", 0 0, L_00000197e4e85e70;  alias, 1 drivers
v00000197e4dc5480_0 .net "e4", 0 0, L_00000197e4e865e0;  alias, 1 drivers
v00000197e4dc5980_0 .net "sel", 1 0, L_00000197e4df9970;  alias, 1 drivers
L_00000197e4e77ad0 .cmp/eq 2, L_00000197e4df9970, L_00000197e4e14ea0;
L_00000197e4e77c10 .cmp/eq 2, L_00000197e4df9970, L_00000197e4e14ee8;
L_00000197e4e77cb0 .cmp/eq 2, L_00000197e4df9970, L_00000197e4e14f30;
L_00000197e4e77e90 .cmp/eq 2, L_00000197e4df9970, L_00000197e4e14f78;
L_00000197e4e761d0 .functor MUXZ 1, L_00000197e4e14fc0, L_00000197e4e865e0, L_00000197e4e77e90, C4<>;
L_00000197e4e76310 .functor MUXZ 1, L_00000197e4e761d0, L_00000197e4e85e70, L_00000197e4e77cb0, C4<>;
L_00000197e4e77fd0 .functor MUXZ 1, L_00000197e4e76310, L_00000197e4e86340, L_00000197e4e77c10, C4<>;
L_00000197e4e76630 .functor MUXZ 1, L_00000197e4e77fd0, L_00000197e4e854d0, L_00000197e4e77ad0, C4<>;
S_00000197e4dc35f0 .scope module, "alu_14" "ALU_1bit" 4 28, 6 2 0, S_00000197e2e59af0;
 .timescale -9 -9;
    .port_info 0 /OUTPUT 1 "dataOut";
    .port_info 1 /OUTPUT 1 "cout";
    .port_info 2 /INPUT 1 "dataA";
    .port_info 3 /INPUT 1 "dataB";
    .port_info 4 /INPUT 1 "cin";
    .port_info 5 /INPUT 2 "sel";
    .port_info 6 /INPUT 1 "binvert";
    .port_info 7 /INPUT 1 "less";
L_00000197e4e85770 .functor AND 1, L_00000197e4e79330, L_00000197e4e782f0, C4<1>, C4<1>;
L_00000197e4e859a0 .functor OR 1, L_00000197e4e79330, L_00000197e4e782f0, C4<0>, C4<0>;
L_00000197e4e85af0 .functor XOR 1, L_00000197e4e782f0, L_00000197e4df9470, C4<0>, C4<0>;
L_00000197e4e151b8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_00000197e4e857e0 .functor BUFZ 1, L_00000197e4e151b8, C4<0>, C4<0>, C4<0>;
v00000197e4dc9d00_0 .net "binvert", 0 0, L_00000197e4df9470;  alias, 1 drivers
v00000197e4dc80e0_0 .net "cin", 0 0, L_00000197e4e78390;  1 drivers
v00000197e4dc9b20_0 .net "cout", 0 0, L_00000197e4e85a80;  1 drivers
v00000197e4dc9c60_0 .net "dataA", 0 0, L_00000197e4e79330;  1 drivers
v00000197e4dc8720_0 .net "dataB", 0 0, L_00000197e4e782f0;  1 drivers
v00000197e4dc8fe0_0 .net "dataOut", 0 0, L_00000197e4e78890;  1 drivers
v00000197e4dc9620_0 .net "e1", 0 0, L_00000197e4e85770;  1 drivers
v00000197e4dc87c0_0 .net "e2", 0 0, L_00000197e4e859a0;  1 drivers
v00000197e4dc96c0_0 .net "e3", 0 0, L_00000197e4e86730;  1 drivers
v00000197e4dc8c20_0 .net "e4", 0 0, L_00000197e4e857e0;  1 drivers
v00000197e4dc8e00_0 .net "less", 0 0, L_00000197e4e151b8;  1 drivers
v00000197e4dc7d20_0 .net "sel", 1 0, L_00000197e4df9970;  alias, 1 drivers
v00000197e4dca020_0 .net "temp", 0 0, L_00000197e4e85af0;  1 drivers
S_00000197e4dc3780 .scope module, "FullAdder" "FA" 6 15, 7 2 0, S_00000197e4dc35f0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /OUTPUT 1 "cout";
    .port_info 4 /OUTPUT 1 "sum";
L_00000197e4e85b60 .functor XOR 1, L_00000197e4e79330, L_00000197e4e85af0, C4<0>, C4<0>;
L_00000197e4e86730 .functor XOR 1, L_00000197e4e85b60, L_00000197e4e78390, C4<0>, C4<0>;
L_00000197e4e86030 .functor AND 1, L_00000197e4e79330, L_00000197e4e85af0, C4<1>, C4<1>;
L_00000197e4e85150 .functor XOR 1, L_00000197e4e79330, L_00000197e4e85af0, C4<0>, C4<0>;
L_00000197e4e84e40 .functor AND 1, L_00000197e4e78390, L_00000197e4e85150, C4<1>, C4<1>;
L_00000197e4e85a80 .functor OR 1, L_00000197e4e86030, L_00000197e4e84e40, C4<0>, C4<0>;
v00000197e4dc5840_0 .net *"_ivl_0", 0 0, L_00000197e4e85b60;  1 drivers
v00000197e4dc69c0_0 .net *"_ivl_4", 0 0, L_00000197e4e86030;  1 drivers
v00000197e4dc9260_0 .net *"_ivl_6", 0 0, L_00000197e4e85150;  1 drivers
v00000197e4dc9bc0_0 .net *"_ivl_8", 0 0, L_00000197e4e84e40;  1 drivers
v00000197e4dc9da0_0 .net "a", 0 0, L_00000197e4e79330;  alias, 1 drivers
v00000197e4dc7e60_0 .net "b", 0 0, L_00000197e4e85af0;  alias, 1 drivers
v00000197e4dc8ae0_0 .net "c", 0 0, L_00000197e4e78390;  alias, 1 drivers
v00000197e4dc8cc0_0 .net "cout", 0 0, L_00000197e4e85a80;  alias, 1 drivers
v00000197e4dca0c0_0 .net "sum", 0 0, L_00000197e4e86730;  alias, 1 drivers
S_00000197e4dc3910 .scope module, "U_MUX_ALU_1bit" "MUX_ALU_1bit" 6 19, 8 2 0, S_00000197e4dc35f0;
 .timescale -9 -9;
    .port_info 0 /OUTPUT 1 "dataOut";
    .port_info 1 /INPUT 1 "e1";
    .port_info 2 /INPUT 1 "e2";
    .port_info 3 /INPUT 1 "e3";
    .port_info 4 /INPUT 1 "e4";
    .port_info 5 /INPUT 2 "sel";
L_00000197e4e15050 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000197e4dc9e40_0 .net/2u *"_ivl_0", 1 0, L_00000197e4e15050;  1 drivers
v00000197e4dc9ee0_0 .net *"_ivl_10", 0 0, L_00000197e4e79830;  1 drivers
L_00000197e4e15128 .functor BUFT 1, C4<11>, C4<0>, C4<0>, C4<0>;
v00000197e4dc9940_0 .net/2u *"_ivl_12", 1 0, L_00000197e4e15128;  1 drivers
v00000197e4dc99e0_0 .net *"_ivl_14", 0 0, L_00000197e4e79e70;  1 drivers
L_00000197e4e15170 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000197e4dc9800_0 .net/2u *"_ivl_16", 0 0, L_00000197e4e15170;  1 drivers
v00000197e4dc89a0_0 .net *"_ivl_18", 0 0, L_00000197e4e796f0;  1 drivers
v00000197e4dc85e0_0 .net *"_ivl_2", 0 0, L_00000197e4e795b0;  1 drivers
v00000197e4dc8b80_0 .net *"_ivl_20", 0 0, L_00000197e4e7a910;  1 drivers
v00000197e4dc8ea0_0 .net *"_ivl_22", 0 0, L_00000197e4e7a9b0;  1 drivers
L_00000197e4e15098 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v00000197e4dc9120_0 .net/2u *"_ivl_4", 1 0, L_00000197e4e15098;  1 drivers
v00000197e4dc7a00_0 .net *"_ivl_6", 0 0, L_00000197e4e79a10;  1 drivers
L_00000197e4e150e0 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v00000197e4dc8f40_0 .net/2u *"_ivl_8", 1 0, L_00000197e4e150e0;  1 drivers
v00000197e4dc9a80_0 .net "dataOut", 0 0, L_00000197e4e78890;  alias, 1 drivers
v00000197e4dc9580_0 .net "e1", 0 0, L_00000197e4e85770;  alias, 1 drivers
v00000197e4dc94e0_0 .net "e2", 0 0, L_00000197e4e859a0;  alias, 1 drivers
v00000197e4dc98a0_0 .net "e3", 0 0, L_00000197e4e86730;  alias, 1 drivers
v00000197e4dc84a0_0 .net "e4", 0 0, L_00000197e4e857e0;  alias, 1 drivers
v00000197e4dc9f80_0 .net "sel", 1 0, L_00000197e4df9970;  alias, 1 drivers
L_00000197e4e795b0 .cmp/eq 2, L_00000197e4df9970, L_00000197e4e15050;
L_00000197e4e79a10 .cmp/eq 2, L_00000197e4df9970, L_00000197e4e15098;
L_00000197e4e79830 .cmp/eq 2, L_00000197e4df9970, L_00000197e4e150e0;
L_00000197e4e79e70 .cmp/eq 2, L_00000197e4df9970, L_00000197e4e15128;
L_00000197e4e796f0 .functor MUXZ 1, L_00000197e4e15170, L_00000197e4e857e0, L_00000197e4e79e70, C4<>;
L_00000197e4e7a910 .functor MUXZ 1, L_00000197e4e796f0, L_00000197e4e86730, L_00000197e4e79830, C4<>;
L_00000197e4e7a9b0 .functor MUXZ 1, L_00000197e4e7a910, L_00000197e4e859a0, L_00000197e4e79a10, C4<>;
L_00000197e4e78890 .functor MUXZ 1, L_00000197e4e7a9b0, L_00000197e4e85770, L_00000197e4e795b0, C4<>;
S_00000197e4dd5620 .scope module, "alu_15" "ALU_1bit" 4 29, 6 2 0, S_00000197e2e59af0;
 .timescale -9 -9;
    .port_info 0 /OUTPUT 1 "dataOut";
    .port_info 1 /OUTPUT 1 "cout";
    .port_info 2 /INPUT 1 "dataA";
    .port_info 3 /INPUT 1 "dataB";
    .port_info 4 /INPUT 1 "cin";
    .port_info 5 /INPUT 2 "sel";
    .port_info 6 /INPUT 1 "binvert";
    .port_info 7 /INPUT 1 "less";
L_00000197e4e85c40 .functor AND 1, L_00000197e4e787f0, L_00000197e4e78570, C4<1>, C4<1>;
L_00000197e4e86420 .functor OR 1, L_00000197e4e787f0, L_00000197e4e78570, C4<0>, C4<0>;
L_00000197e4e868f0 .functor XOR 1, L_00000197e4e78570, L_00000197e4df9470, C4<0>, C4<0>;
L_00000197e4e15368 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_00000197e4e862d0 .functor BUFZ 1, L_00000197e4e15368, C4<0>, C4<0>, C4<0>;
v00000197e4dcc1e0_0 .net "binvert", 0 0, L_00000197e4df9470;  alias, 1 drivers
v00000197e4dca340_0 .net "cin", 0 0, L_00000197e4e79790;  1 drivers
v00000197e4dcc140_0 .net "cout", 0 0, L_00000197e4e86260;  1 drivers
v00000197e4dcba60_0 .net "dataA", 0 0, L_00000197e4e787f0;  1 drivers
v00000197e4dcc460_0 .net "dataB", 0 0, L_00000197e4e78570;  1 drivers
v00000197e4dca5c0_0 .net "dataOut", 0 0, L_00000197e4e79b50;  1 drivers
v00000197e4dcaac0_0 .net "e1", 0 0, L_00000197e4e85c40;  1 drivers
v00000197e4dcc640_0 .net "e2", 0 0, L_00000197e4e86420;  1 drivers
v00000197e4dca2a0_0 .net "e3", 0 0, L_00000197e4e867a0;  1 drivers
v00000197e4dcc5a0_0 .net "e4", 0 0, L_00000197e4e862d0;  1 drivers
v00000197e4dcc280_0 .net "less", 0 0, L_00000197e4e15368;  1 drivers
v00000197e4dca660_0 .net "sel", 1 0, L_00000197e4df9970;  alias, 1 drivers
v00000197e4dcc320_0 .net "temp", 0 0, L_00000197e4e868f0;  1 drivers
S_00000197e4dd5ad0 .scope module, "FullAdder" "FA" 6 15, 7 2 0, S_00000197e4dd5620;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /OUTPUT 1 "cout";
    .port_info 4 /OUTPUT 1 "sum";
L_00000197e4e86180 .functor XOR 1, L_00000197e4e787f0, L_00000197e4e868f0, C4<0>, C4<0>;
L_00000197e4e867a0 .functor XOR 1, L_00000197e4e86180, L_00000197e4e79790, C4<0>, C4<0>;
L_00000197e4e86490 .functor AND 1, L_00000197e4e787f0, L_00000197e4e868f0, C4<1>, C4<1>;
L_00000197e4e85850 .functor XOR 1, L_00000197e4e787f0, L_00000197e4e868f0, C4<0>, C4<0>;
L_00000197e4e84eb0 .functor AND 1, L_00000197e4e79790, L_00000197e4e85850, C4<1>, C4<1>;
L_00000197e4e86260 .functor OR 1, L_00000197e4e86490, L_00000197e4e84eb0, C4<0>, C4<0>;
v00000197e4dc8680_0 .net *"_ivl_0", 0 0, L_00000197e4e86180;  1 drivers
v00000197e4dc8400_0 .net *"_ivl_4", 0 0, L_00000197e4e86490;  1 drivers
v00000197e4dc8860_0 .net *"_ivl_6", 0 0, L_00000197e4e85850;  1 drivers
v00000197e4dc7960_0 .net *"_ivl_8", 0 0, L_00000197e4e84eb0;  1 drivers
v00000197e4dc9300_0 .net "a", 0 0, L_00000197e4e787f0;  alias, 1 drivers
v00000197e4dc91c0_0 .net "b", 0 0, L_00000197e4e868f0;  alias, 1 drivers
v00000197e4dc8360_0 .net "c", 0 0, L_00000197e4e79790;  alias, 1 drivers
v00000197e4dc9080_0 .net "cout", 0 0, L_00000197e4e86260;  alias, 1 drivers
v00000197e4dc9760_0 .net "sum", 0 0, L_00000197e4e867a0;  alias, 1 drivers
S_00000197e4dd5f80 .scope module, "U_MUX_ALU_1bit" "MUX_ALU_1bit" 6 19, 8 2 0, S_00000197e4dd5620;
 .timescale -9 -9;
    .port_info 0 /OUTPUT 1 "dataOut";
    .port_info 1 /INPUT 1 "e1";
    .port_info 2 /INPUT 1 "e2";
    .port_info 3 /INPUT 1 "e3";
    .port_info 4 /INPUT 1 "e4";
    .port_info 5 /INPUT 2 "sel";
L_00000197e4e15200 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000197e4dc7aa0_0 .net/2u *"_ivl_0", 1 0, L_00000197e4e15200;  1 drivers
v00000197e4dc7b40_0 .net *"_ivl_10", 0 0, L_00000197e4e793d0;  1 drivers
L_00000197e4e152d8 .functor BUFT 1, C4<11>, C4<0>, C4<0>, C4<0>;
v00000197e4dc93a0_0 .net/2u *"_ivl_12", 1 0, L_00000197e4e152d8;  1 drivers
v00000197e4dc7be0_0 .net *"_ivl_14", 0 0, L_00000197e4e79970;  1 drivers
L_00000197e4e15320 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000197e4dc7c80_0 .net/2u *"_ivl_16", 0 0, L_00000197e4e15320;  1 drivers
v00000197e4dc8540_0 .net *"_ivl_18", 0 0, L_00000197e4e78430;  1 drivers
v00000197e4dc7dc0_0 .net *"_ivl_2", 0 0, L_00000197e4e798d0;  1 drivers
v00000197e4dc7f00_0 .net *"_ivl_20", 0 0, L_00000197e4e7a550;  1 drivers
v00000197e4dc9440_0 .net *"_ivl_22", 0 0, L_00000197e4e79ab0;  1 drivers
L_00000197e4e15248 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v00000197e4dc8900_0 .net/2u *"_ivl_4", 1 0, L_00000197e4e15248;  1 drivers
v00000197e4dc7fa0_0 .net *"_ivl_6", 0 0, L_00000197e4e7a370;  1 drivers
L_00000197e4e15290 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v00000197e4dc8180_0 .net/2u *"_ivl_8", 1 0, L_00000197e4e15290;  1 drivers
v00000197e4dc8a40_0 .net "dataOut", 0 0, L_00000197e4e79b50;  alias, 1 drivers
v00000197e4dc8040_0 .net "e1", 0 0, L_00000197e4e85c40;  alias, 1 drivers
v00000197e4dc8d60_0 .net "e2", 0 0, L_00000197e4e86420;  alias, 1 drivers
v00000197e4dc82c0_0 .net "e3", 0 0, L_00000197e4e867a0;  alias, 1 drivers
v00000197e4dc8220_0 .net "e4", 0 0, L_00000197e4e862d0;  alias, 1 drivers
v00000197e4dcc3c0_0 .net "sel", 1 0, L_00000197e4df9970;  alias, 1 drivers
L_00000197e4e798d0 .cmp/eq 2, L_00000197e4df9970, L_00000197e4e15200;
L_00000197e4e7a370 .cmp/eq 2, L_00000197e4df9970, L_00000197e4e15248;
L_00000197e4e793d0 .cmp/eq 2, L_00000197e4df9970, L_00000197e4e15290;
L_00000197e4e79970 .cmp/eq 2, L_00000197e4df9970, L_00000197e4e152d8;
L_00000197e4e78430 .functor MUXZ 1, L_00000197e4e15320, L_00000197e4e862d0, L_00000197e4e79970, C4<>;
L_00000197e4e7a550 .functor MUXZ 1, L_00000197e4e78430, L_00000197e4e867a0, L_00000197e4e793d0, C4<>;
L_00000197e4e79ab0 .functor MUXZ 1, L_00000197e4e7a550, L_00000197e4e86420, L_00000197e4e7a370, C4<>;
L_00000197e4e79b50 .functor MUXZ 1, L_00000197e4e79ab0, L_00000197e4e85c40, L_00000197e4e798d0, C4<>;
S_00000197e4dd6110 .scope module, "alu_16" "ALU_1bit" 4 30, 6 2 0, S_00000197e2e59af0;
 .timescale -9 -9;
    .port_info 0 /OUTPUT 1 "dataOut";
    .port_info 1 /OUTPUT 1 "cout";
    .port_info 2 /INPUT 1 "dataA";
    .port_info 3 /INPUT 1 "dataB";
    .port_info 4 /INPUT 1 "cin";
    .port_info 5 /INPUT 2 "sel";
    .port_info 6 /INPUT 1 "binvert";
    .port_info 7 /INPUT 1 "less";
L_00000197e4e85cb0 .functor AND 1, L_00000197e4e79bf0, L_00000197e4e78c50, C4<1>, C4<1>;
L_00000197e4e86500 .functor OR 1, L_00000197e4e79bf0, L_00000197e4e78c50, C4<0>, C4<0>;
L_00000197e4e86810 .functor XOR 1, L_00000197e4e78c50, L_00000197e4df9470, C4<0>, C4<0>;
L_00000197e4e15518 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_00000197e4e85690 .functor BUFZ 1, L_00000197e4e15518, C4<0>, C4<0>, C4<0>;
v00000197e4dcbec0_0 .net "binvert", 0 0, L_00000197e4df9470;  alias, 1 drivers
v00000197e4dcbf60_0 .net "cin", 0 0, L_00000197e4e79650;  1 drivers
v00000197e4dca840_0 .net "cout", 0 0, L_00000197e4e85070;  1 drivers
v00000197e4dca980_0 .net "dataA", 0 0, L_00000197e4e79bf0;  1 drivers
v00000197e4dcb100_0 .net "dataB", 0 0, L_00000197e4e78c50;  1 drivers
v00000197e4dcc000_0 .net "dataOut", 0 0, L_00000197e4e790b0;  1 drivers
v00000197e4dcb7e0_0 .net "e1", 0 0, L_00000197e4e85cb0;  1 drivers
v00000197e4dcad40_0 .net "e2", 0 0, L_00000197e4e86500;  1 drivers
v00000197e4dcb420_0 .net "e3", 0 0, L_00000197e4e855b0;  1 drivers
v00000197e4dca8e0_0 .net "e4", 0 0, L_00000197e4e85690;  1 drivers
v00000197e4dcb1a0_0 .net "less", 0 0, L_00000197e4e15518;  1 drivers
v00000197e4dcbb00_0 .net "sel", 1 0, L_00000197e4df9970;  alias, 1 drivers
v00000197e4dcaa20_0 .net "temp", 0 0, L_00000197e4e86810;  1 drivers
S_00000197e4dd62a0 .scope module, "FullAdder" "FA" 6 15, 7 2 0, S_00000197e4dd6110;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /OUTPUT 1 "cout";
    .port_info 4 /OUTPUT 1 "sum";
L_00000197e4e86880 .functor XOR 1, L_00000197e4e79bf0, L_00000197e4e86810, C4<0>, C4<0>;
L_00000197e4e855b0 .functor XOR 1, L_00000197e4e86880, L_00000197e4e79650, C4<0>, C4<0>;
L_00000197e4e86960 .functor AND 1, L_00000197e4e79bf0, L_00000197e4e86810, C4<1>, C4<1>;
L_00000197e4e869d0 .functor XOR 1, L_00000197e4e79bf0, L_00000197e4e86810, C4<0>, C4<0>;
L_00000197e4e85620 .functor AND 1, L_00000197e4e79650, L_00000197e4e869d0, C4<1>, C4<1>;
L_00000197e4e85070 .functor OR 1, L_00000197e4e86960, L_00000197e4e85620, C4<0>, C4<0>;
v00000197e4dca200_0 .net *"_ivl_0", 0 0, L_00000197e4e86880;  1 drivers
v00000197e4dca3e0_0 .net *"_ivl_4", 0 0, L_00000197e4e86960;  1 drivers
v00000197e4dcc6e0_0 .net *"_ivl_6", 0 0, L_00000197e4e869d0;  1 drivers
v00000197e4dcb600_0 .net *"_ivl_8", 0 0, L_00000197e4e85620;  1 drivers
v00000197e4dcc780_0 .net "a", 0 0, L_00000197e4e79bf0;  alias, 1 drivers
v00000197e4dcc820_0 .net "b", 0 0, L_00000197e4e86810;  alias, 1 drivers
v00000197e4dcb4c0_0 .net "c", 0 0, L_00000197e4e79650;  alias, 1 drivers
v00000197e4dcb240_0 .net "cout", 0 0, L_00000197e4e85070;  alias, 1 drivers
v00000197e4dcab60_0 .net "sum", 0 0, L_00000197e4e855b0;  alias, 1 drivers
S_00000197e4dd65c0 .scope module, "U_MUX_ALU_1bit" "MUX_ALU_1bit" 6 19, 8 2 0, S_00000197e4dd6110;
 .timescale -9 -9;
    .port_info 0 /OUTPUT 1 "dataOut";
    .port_info 1 /INPUT 1 "e1";
    .port_info 2 /INPUT 1 "e2";
    .port_info 3 /INPUT 1 "e3";
    .port_info 4 /INPUT 1 "e4";
    .port_info 5 /INPUT 2 "sel";
L_00000197e4e153b0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000197e4dcb2e0_0 .net/2u *"_ivl_0", 1 0, L_00000197e4e153b0;  1 drivers
v00000197e4dcb060_0 .net *"_ivl_10", 0 0, L_00000197e4e78d90;  1 drivers
L_00000197e4e15488 .functor BUFT 1, C4<11>, C4<0>, C4<0>, C4<0>;
v00000197e4dcc500_0 .net/2u *"_ivl_12", 1 0, L_00000197e4e15488;  1 drivers
v00000197e4dcac00_0 .net *"_ivl_14", 0 0, L_00000197e4e7a050;  1 drivers
L_00000197e4e154d0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000197e4dcc8c0_0 .net/2u *"_ivl_16", 0 0, L_00000197e4e154d0;  1 drivers
v00000197e4dca700_0 .net *"_ivl_18", 0 0, L_00000197e4e79510;  1 drivers
v00000197e4dcb920_0 .net *"_ivl_2", 0 0, L_00000197e4e7a2d0;  1 drivers
v00000197e4dcaca0_0 .net *"_ivl_20", 0 0, L_00000197e4e78e30;  1 drivers
v00000197e4dcbd80_0 .net *"_ivl_22", 0 0, L_00000197e4e79f10;  1 drivers
L_00000197e4e153f8 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v00000197e4dca160_0 .net/2u *"_ivl_4", 1 0, L_00000197e4e153f8;  1 drivers
v00000197e4dcb6a0_0 .net *"_ivl_6", 0 0, L_00000197e4e7a7d0;  1 drivers
L_00000197e4e15440 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v00000197e4dcb380_0 .net/2u *"_ivl_8", 1 0, L_00000197e4e15440;  1 drivers
v00000197e4dcc0a0_0 .net "dataOut", 0 0, L_00000197e4e790b0;  alias, 1 drivers
v00000197e4dca480_0 .net "e1", 0 0, L_00000197e4e85cb0;  alias, 1 drivers
v00000197e4dca520_0 .net "e2", 0 0, L_00000197e4e86500;  alias, 1 drivers
v00000197e4dcbe20_0 .net "e3", 0 0, L_00000197e4e855b0;  alias, 1 drivers
v00000197e4dcb740_0 .net "e4", 0 0, L_00000197e4e85690;  alias, 1 drivers
v00000197e4dca7a0_0 .net "sel", 1 0, L_00000197e4df9970;  alias, 1 drivers
L_00000197e4e7a2d0 .cmp/eq 2, L_00000197e4df9970, L_00000197e4e153b0;
L_00000197e4e7a7d0 .cmp/eq 2, L_00000197e4df9970, L_00000197e4e153f8;
L_00000197e4e78d90 .cmp/eq 2, L_00000197e4df9970, L_00000197e4e15440;
L_00000197e4e7a050 .cmp/eq 2, L_00000197e4df9970, L_00000197e4e15488;
L_00000197e4e79510 .functor MUXZ 1, L_00000197e4e154d0, L_00000197e4e85690, L_00000197e4e7a050, C4<>;
L_00000197e4e78e30 .functor MUXZ 1, L_00000197e4e79510, L_00000197e4e855b0, L_00000197e4e78d90, C4<>;
L_00000197e4e79f10 .functor MUXZ 1, L_00000197e4e78e30, L_00000197e4e86500, L_00000197e4e7a7d0, C4<>;
L_00000197e4e790b0 .functor MUXZ 1, L_00000197e4e79f10, L_00000197e4e85cb0, L_00000197e4e7a2d0, C4<>;
S_00000197e4dd6a70 .scope module, "alu_17" "ALU_1bit" 4 31, 6 2 0, S_00000197e2e59af0;
 .timescale -9 -9;
    .port_info 0 /OUTPUT 1 "dataOut";
    .port_info 1 /OUTPUT 1 "cout";
    .port_info 2 /INPUT 1 "dataA";
    .port_info 3 /INPUT 1 "dataB";
    .port_info 4 /INPUT 1 "cin";
    .port_info 5 /INPUT 2 "sel";
    .port_info 6 /INPUT 1 "binvert";
    .port_info 7 /INPUT 1 "less";
L_00000197e4e852a0 .functor AND 1, L_00000197e4e789d0, L_00000197e4e7a0f0, C4<1>, C4<1>;
L_00000197e4e85000 .functor OR 1, L_00000197e4e789d0, L_00000197e4e7a0f0, C4<0>, C4<0>;
L_00000197e4e851c0 .functor XOR 1, L_00000197e4e7a0f0, L_00000197e4df9470, C4<0>, C4<0>;
L_00000197e4e156c8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_00000197e4e86f10 .functor BUFZ 1, L_00000197e4e156c8, C4<0>, C4<0>, C4<0>;
v00000197e4dd8f90_0 .net "binvert", 0 0, L_00000197e4df9470;  alias, 1 drivers
v00000197e4dd89f0_0 .net "cin", 0 0, L_00000197e4e78b10;  1 drivers
v00000197e4dd8450_0 .net "cout", 0 0, L_00000197e4e86ea0;  1 drivers
v00000197e4dd74b0_0 .net "dataA", 0 0, L_00000197e4e789d0;  1 drivers
v00000197e4dd7eb0_0 .net "dataB", 0 0, L_00000197e4e7a0f0;  1 drivers
v00000197e4dd7910_0 .net "dataOut", 0 0, L_00000197e4e7a730;  1 drivers
v00000197e4dd9490_0 .net "e1", 0 0, L_00000197e4e852a0;  1 drivers
v00000197e4dd7f50_0 .net "e2", 0 0, L_00000197e4e85000;  1 drivers
v00000197e4dd7190_0 .net "e3", 0 0, L_00000197e4e86c70;  1 drivers
v00000197e4dd8e50_0 .net "e4", 0 0, L_00000197e4e86f10;  1 drivers
v00000197e4dd7ff0_0 .net "less", 0 0, L_00000197e4e156c8;  1 drivers
v00000197e4dd8db0_0 .net "sel", 1 0, L_00000197e4df9970;  alias, 1 drivers
v00000197e4dd9030_0 .net "temp", 0 0, L_00000197e4e851c0;  1 drivers
S_00000197e4dd5490 .scope module, "FullAdder" "FA" 6 15, 7 2 0, S_00000197e4dd6a70;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /OUTPUT 1 "cout";
    .port_info 4 /OUTPUT 1 "sum";
L_00000197e4e85310 .functor XOR 1, L_00000197e4e789d0, L_00000197e4e851c0, C4<0>, C4<0>;
L_00000197e4e86c70 .functor XOR 1, L_00000197e4e85310, L_00000197e4e78b10, C4<0>, C4<0>;
L_00000197e4e86b20 .functor AND 1, L_00000197e4e789d0, L_00000197e4e851c0, C4<1>, C4<1>;
L_00000197e4e86b90 .functor XOR 1, L_00000197e4e789d0, L_00000197e4e851c0, C4<0>, C4<0>;
L_00000197e4e87060 .functor AND 1, L_00000197e4e78b10, L_00000197e4e86b90, C4<1>, C4<1>;
L_00000197e4e86ea0 .functor OR 1, L_00000197e4e86b20, L_00000197e4e87060, C4<0>, C4<0>;
v00000197e4dcade0_0 .net *"_ivl_0", 0 0, L_00000197e4e85310;  1 drivers
v00000197e4dcae80_0 .net *"_ivl_4", 0 0, L_00000197e4e86b20;  1 drivers
v00000197e4dcaf20_0 .net *"_ivl_6", 0 0, L_00000197e4e86b90;  1 drivers
v00000197e4dcafc0_0 .net *"_ivl_8", 0 0, L_00000197e4e87060;  1 drivers
v00000197e4dcb560_0 .net "a", 0 0, L_00000197e4e789d0;  alias, 1 drivers
v00000197e4dcb880_0 .net "b", 0 0, L_00000197e4e851c0;  alias, 1 drivers
v00000197e4dcb9c0_0 .net "c", 0 0, L_00000197e4e78b10;  alias, 1 drivers
v00000197e4dcbba0_0 .net "cout", 0 0, L_00000197e4e86ea0;  alias, 1 drivers
v00000197e4dcbc40_0 .net "sum", 0 0, L_00000197e4e86c70;  alias, 1 drivers
S_00000197e4dd6430 .scope module, "U_MUX_ALU_1bit" "MUX_ALU_1bit" 6 19, 8 2 0, S_00000197e4dd6a70;
 .timescale -9 -9;
    .port_info 0 /OUTPUT 1 "dataOut";
    .port_info 1 /INPUT 1 "e1";
    .port_info 2 /INPUT 1 "e2";
    .port_info 3 /INPUT 1 "e3";
    .port_info 4 /INPUT 1 "e4";
    .port_info 5 /INPUT 2 "sel";
L_00000197e4e15560 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000197e4dcbce0_0 .net/2u *"_ivl_0", 1 0, L_00000197e4e15560;  1 drivers
v00000197e4dccd20_0 .net *"_ivl_10", 0 0, L_00000197e4e78cf0;  1 drivers
L_00000197e4e15638 .functor BUFT 1, C4<11>, C4<0>, C4<0>, C4<0>;
v00000197e4dccf00_0 .net/2u *"_ivl_12", 1 0, L_00000197e4e15638;  1 drivers
v00000197e4dccbe0_0 .net *"_ivl_14", 0 0, L_00000197e4e78a70;  1 drivers
L_00000197e4e15680 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000197e4dccaa0_0 .net/2u *"_ivl_16", 0 0, L_00000197e4e15680;  1 drivers
v00000197e4dccfa0_0 .net *"_ivl_18", 0 0, L_00000197e4e784d0;  1 drivers
v00000197e4dcd040_0 .net *"_ivl_2", 0 0, L_00000197e4e79c90;  1 drivers
v00000197e4dccc80_0 .net *"_ivl_20", 0 0, L_00000197e4e7a4b0;  1 drivers
v00000197e4dcc960_0 .net *"_ivl_22", 0 0, L_00000197e4e79d30;  1 drivers
L_00000197e4e155a8 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v00000197e4dccb40_0 .net/2u *"_ivl_4", 1 0, L_00000197e4e155a8;  1 drivers
v00000197e4dcca00_0 .net *"_ivl_6", 0 0, L_00000197e4e7a190;  1 drivers
L_00000197e4e155f0 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v00000197e4dccdc0_0 .net/2u *"_ivl_8", 1 0, L_00000197e4e155f0;  1 drivers
v00000197e4dcce60_0 .net "dataOut", 0 0, L_00000197e4e7a730;  alias, 1 drivers
v00000197e4dd98f0_0 .net "e1", 0 0, L_00000197e4e852a0;  alias, 1 drivers
v00000197e4dd9850_0 .net "e2", 0 0, L_00000197e4e85000;  alias, 1 drivers
v00000197e4dd8090_0 .net "e3", 0 0, L_00000197e4e86c70;  alias, 1 drivers
v00000197e4dd8130_0 .net "e4", 0 0, L_00000197e4e86f10;  alias, 1 drivers
v00000197e4dd8d10_0 .net "sel", 1 0, L_00000197e4df9970;  alias, 1 drivers
L_00000197e4e79c90 .cmp/eq 2, L_00000197e4df9970, L_00000197e4e15560;
L_00000197e4e7a190 .cmp/eq 2, L_00000197e4df9970, L_00000197e4e155a8;
L_00000197e4e78cf0 .cmp/eq 2, L_00000197e4df9970, L_00000197e4e155f0;
L_00000197e4e78a70 .cmp/eq 2, L_00000197e4df9970, L_00000197e4e15638;
L_00000197e4e784d0 .functor MUXZ 1, L_00000197e4e15680, L_00000197e4e86f10, L_00000197e4e78a70, C4<>;
L_00000197e4e7a4b0 .functor MUXZ 1, L_00000197e4e784d0, L_00000197e4e86c70, L_00000197e4e78cf0, C4<>;
L_00000197e4e79d30 .functor MUXZ 1, L_00000197e4e7a4b0, L_00000197e4e85000, L_00000197e4e7a190, C4<>;
L_00000197e4e7a730 .functor MUXZ 1, L_00000197e4e79d30, L_00000197e4e852a0, L_00000197e4e79c90, C4<>;
S_00000197e4dd57b0 .scope module, "alu_18" "ALU_1bit" 4 32, 6 2 0, S_00000197e2e59af0;
 .timescale -9 -9;
    .port_info 0 /OUTPUT 1 "dataOut";
    .port_info 1 /OUTPUT 1 "cout";
    .port_info 2 /INPUT 1 "dataA";
    .port_info 3 /INPUT 1 "dataB";
    .port_info 4 /INPUT 1 "cin";
    .port_info 5 /INPUT 2 "sel";
    .port_info 6 /INPUT 1 "binvert";
    .port_info 7 /INPUT 1 "less";
L_00000197e4e87140 .functor AND 1, L_00000197e4e79470, L_00000197e4e78750, C4<1>, C4<1>;
L_00000197e4e86ff0 .functor OR 1, L_00000197e4e79470, L_00000197e4e78750, C4<0>, C4<0>;
L_00000197e4e86f80 .functor XOR 1, L_00000197e4e78750, L_00000197e4df9470, C4<0>, C4<0>;
L_00000197e4e15878 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_00000197e4e86e30 .functor BUFZ 1, L_00000197e4e15878, C4<0>, C4<0>, C4<0>;
v00000197e4dd8a90_0 .net "binvert", 0 0, L_00000197e4df9470;  alias, 1 drivers
v00000197e4dd8bd0_0 .net "cin", 0 0, L_00000197e4e78930;  1 drivers
v00000197e4dd95d0_0 .net "cout", 0 0, L_00000197e4e86d50;  1 drivers
v00000197e4dd9670_0 .net "dataA", 0 0, L_00000197e4e79470;  1 drivers
v00000197e4dd79b0_0 .net "dataB", 0 0, L_00000197e4e78750;  1 drivers
v00000197e4dd8630_0 .net "dataOut", 0 0, L_00000197e4e7a690;  1 drivers
v00000197e4dd9710_0 .net "e1", 0 0, L_00000197e4e87140;  1 drivers
v00000197e4dd8590_0 .net "e2", 0 0, L_00000197e4e86ff0;  1 drivers
v00000197e4dd84f0_0 .net "e3", 0 0, L_00000197e4e86ce0;  1 drivers
v00000197e4dd7af0_0 .net "e4", 0 0, L_00000197e4e86e30;  1 drivers
v00000197e4dd97b0_0 .net "less", 0 0, L_00000197e4e15878;  1 drivers
v00000197e4dd86d0_0 .net "sel", 1 0, L_00000197e4df9970;  alias, 1 drivers
v00000197e4dd8770_0 .net "temp", 0 0, L_00000197e4e86f80;  1 drivers
S_00000197e4dd5c60 .scope module, "FullAdder" "FA" 6 15, 7 2 0, S_00000197e4dd57b0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /OUTPUT 1 "cout";
    .port_info 4 /OUTPUT 1 "sum";
L_00000197e4e86c00 .functor XOR 1, L_00000197e4e79470, L_00000197e4e86f80, C4<0>, C4<0>;
L_00000197e4e86ce0 .functor XOR 1, L_00000197e4e86c00, L_00000197e4e78930, C4<0>, C4<0>;
L_00000197e4e86a40 .functor AND 1, L_00000197e4e79470, L_00000197e4e86f80, C4<1>, C4<1>;
L_00000197e4e870d0 .functor XOR 1, L_00000197e4e79470, L_00000197e4e86f80, C4<0>, C4<0>;
L_00000197e4e86ab0 .functor AND 1, L_00000197e4e78930, L_00000197e4e870d0, C4<1>, C4<1>;
L_00000197e4e86d50 .functor OR 1, L_00000197e4e86a40, L_00000197e4e86ab0, C4<0>, C4<0>;
v00000197e4dd7730_0 .net *"_ivl_0", 0 0, L_00000197e4e86c00;  1 drivers
v00000197e4dd8c70_0 .net *"_ivl_4", 0 0, L_00000197e4e86a40;  1 drivers
v00000197e4dd7e10_0 .net *"_ivl_6", 0 0, L_00000197e4e870d0;  1 drivers
v00000197e4dd7c30_0 .net *"_ivl_8", 0 0, L_00000197e4e86ab0;  1 drivers
v00000197e4dd72d0_0 .net "a", 0 0, L_00000197e4e79470;  alias, 1 drivers
v00000197e4dd81d0_0 .net "b", 0 0, L_00000197e4e86f80;  alias, 1 drivers
v00000197e4dd90d0_0 .net "c", 0 0, L_00000197e4e78930;  alias, 1 drivers
v00000197e4dd7370_0 .net "cout", 0 0, L_00000197e4e86d50;  alias, 1 drivers
v00000197e4dd7410_0 .net "sum", 0 0, L_00000197e4e86ce0;  alias, 1 drivers
S_00000197e4dd6c00 .scope module, "U_MUX_ALU_1bit" "MUX_ALU_1bit" 6 19, 8 2 0, S_00000197e4dd57b0;
 .timescale -9 -9;
    .port_info 0 /OUTPUT 1 "dataOut";
    .port_info 1 /INPUT 1 "e1";
    .port_info 2 /INPUT 1 "e2";
    .port_info 3 /INPUT 1 "e3";
    .port_info 4 /INPUT 1 "e4";
    .port_info 5 /INPUT 2 "sel";
L_00000197e4e15710 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000197e4dd7550_0 .net/2u *"_ivl_0", 1 0, L_00000197e4e15710;  1 drivers
v00000197e4dd8ef0_0 .net *"_ivl_10", 0 0, L_00000197e4e79fb0;  1 drivers
L_00000197e4e157e8 .functor BUFT 1, C4<11>, C4<0>, C4<0>, C4<0>;
v00000197e4dd75f0_0 .net/2u *"_ivl_12", 1 0, L_00000197e4e157e8;  1 drivers
v00000197e4dd9170_0 .net *"_ivl_14", 0 0, L_00000197e4e7a230;  1 drivers
L_00000197e4e15830 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000197e4dd8270_0 .net/2u *"_ivl_16", 0 0, L_00000197e4e15830;  1 drivers
v00000197e4dd8810_0 .net *"_ivl_18", 0 0, L_00000197e4e79150;  1 drivers
v00000197e4dd7690_0 .net *"_ivl_2", 0 0, L_00000197e4e7a5f0;  1 drivers
v00000197e4dd9210_0 .net *"_ivl_20", 0 0, L_00000197e4e78610;  1 drivers
v00000197e4dd8310_0 .net *"_ivl_22", 0 0, L_00000197e4e786b0;  1 drivers
L_00000197e4e15758 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v00000197e4dd92b0_0 .net/2u *"_ivl_4", 1 0, L_00000197e4e15758;  1 drivers
v00000197e4dd93f0_0 .net *"_ivl_6", 0 0, L_00000197e4e79dd0;  1 drivers
L_00000197e4e157a0 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v00000197e4dd7d70_0 .net/2u *"_ivl_8", 1 0, L_00000197e4e157a0;  1 drivers
v00000197e4dd9350_0 .net "dataOut", 0 0, L_00000197e4e7a690;  alias, 1 drivers
v00000197e4dd7cd0_0 .net "e1", 0 0, L_00000197e4e87140;  alias, 1 drivers
v00000197e4dd9530_0 .net "e2", 0 0, L_00000197e4e86ff0;  alias, 1 drivers
v00000197e4dd77d0_0 .net "e3", 0 0, L_00000197e4e86ce0;  alias, 1 drivers
v00000197e4dd7870_0 .net "e4", 0 0, L_00000197e4e86e30;  alias, 1 drivers
v00000197e4dd83b0_0 .net "sel", 1 0, L_00000197e4df9970;  alias, 1 drivers
L_00000197e4e7a5f0 .cmp/eq 2, L_00000197e4df9970, L_00000197e4e15710;
L_00000197e4e79dd0 .cmp/eq 2, L_00000197e4df9970, L_00000197e4e15758;
L_00000197e4e79fb0 .cmp/eq 2, L_00000197e4df9970, L_00000197e4e157a0;
L_00000197e4e7a230 .cmp/eq 2, L_00000197e4df9970, L_00000197e4e157e8;
L_00000197e4e79150 .functor MUXZ 1, L_00000197e4e15830, L_00000197e4e86e30, L_00000197e4e7a230, C4<>;
L_00000197e4e78610 .functor MUXZ 1, L_00000197e4e79150, L_00000197e4e86ce0, L_00000197e4e79fb0, C4<>;
L_00000197e4e786b0 .functor MUXZ 1, L_00000197e4e78610, L_00000197e4e86ff0, L_00000197e4e79dd0, C4<>;
L_00000197e4e7a690 .functor MUXZ 1, L_00000197e4e786b0, L_00000197e4e87140, L_00000197e4e7a5f0, C4<>;
S_00000197e4dd68e0 .scope module, "alu_19" "ALU_1bit" 4 33, 6 2 0, S_00000197e2e59af0;
 .timescale -9 -9;
    .port_info 0 /OUTPUT 1 "dataOut";
    .port_info 1 /OUTPUT 1 "cout";
    .port_info 2 /INPUT 1 "dataA";
    .port_info 3 /INPUT 1 "dataB";
    .port_info 4 /INPUT 1 "cin";
    .port_info 5 /INPUT 2 "sel";
    .port_info 6 /INPUT 1 "binvert";
    .port_info 7 /INPUT 1 "less";
L_00000197e4e86dc0 .functor AND 1, L_00000197e4e7d110, L_00000197e4e7aa50, C4<1>, C4<1>;
L_00000197e4e9a810 .functor OR 1, L_00000197e4e7d110, L_00000197e4e7aa50, C4<0>, C4<0>;
L_00000197e4e9b1b0 .functor XOR 1, L_00000197e4e7aa50, L_00000197e4df9470, C4<0>, C4<0>;
L_00000197e4e15a28 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_00000197e4e9ac00 .functor BUFZ 1, L_00000197e4e15a28, C4<0>, C4<0>, C4<0>;
v00000197e4dda890_0 .net "binvert", 0 0, L_00000197e4df9470;  alias, 1 drivers
v00000197e4dda7f0_0 .net "cin", 0 0, L_00000197e4e7b9f0;  1 drivers
v00000197e4ddbc90_0 .net "cout", 0 0, L_00000197e4e9b6f0;  1 drivers
v00000197e4ddabb0_0 .net "dataA", 0 0, L_00000197e4e7d110;  1 drivers
v00000197e4dda930_0 .net "dataB", 0 0, L_00000197e4e7aa50;  1 drivers
v00000197e4dd9a30_0 .net "dataOut", 0 0, L_00000197e4e79290;  1 drivers
v00000197e4ddb830_0 .net "e1", 0 0, L_00000197e4e86dc0;  1 drivers
v00000197e4ddb330_0 .net "e2", 0 0, L_00000197e4e9a810;  1 drivers
v00000197e4dda1b0_0 .net "e3", 0 0, L_00000197e4e9b220;  1 drivers
v00000197e4dda430_0 .net "e4", 0 0, L_00000197e4e9ac00;  1 drivers
v00000197e4ddaed0_0 .net "less", 0 0, L_00000197e4e15a28;  1 drivers
v00000197e4ddb6f0_0 .net "sel", 1 0, L_00000197e4df9970;  alias, 1 drivers
v00000197e4ddb470_0 .net "temp", 0 0, L_00000197e4e9b1b0;  1 drivers
S_00000197e4dd5940 .scope module, "FullAdder" "FA" 6 15, 7 2 0, S_00000197e4dd68e0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /OUTPUT 1 "cout";
    .port_info 4 /OUTPUT 1 "sum";
L_00000197e4e9a500 .functor XOR 1, L_00000197e4e7d110, L_00000197e4e9b1b0, C4<0>, C4<0>;
L_00000197e4e9b220 .functor XOR 1, L_00000197e4e9a500, L_00000197e4e7b9f0, C4<0>, C4<0>;
L_00000197e4e9a960 .functor AND 1, L_00000197e4e7d110, L_00000197e4e9b1b0, C4<1>, C4<1>;
L_00000197e4e9ab20 .functor XOR 1, L_00000197e4e7d110, L_00000197e4e9b1b0, C4<0>, C4<0>;
L_00000197e4e9ab90 .functor AND 1, L_00000197e4e7b9f0, L_00000197e4e9ab20, C4<1>, C4<1>;
L_00000197e4e9b6f0 .functor OR 1, L_00000197e4e9a960, L_00000197e4e9ab90, C4<0>, C4<0>;
v00000197e4dd7230_0 .net *"_ivl_0", 0 0, L_00000197e4e9a500;  1 drivers
v00000197e4dd7a50_0 .net *"_ivl_4", 0 0, L_00000197e4e9a960;  1 drivers
v00000197e4dd7b90_0 .net *"_ivl_6", 0 0, L_00000197e4e9ab20;  1 drivers
v00000197e4dd88b0_0 .net *"_ivl_8", 0 0, L_00000197e4e9ab90;  1 drivers
v00000197e4dd8950_0 .net "a", 0 0, L_00000197e4e7d110;  alias, 1 drivers
v00000197e4dd8b30_0 .net "b", 0 0, L_00000197e4e9b1b0;  alias, 1 drivers
v00000197e4dda4d0_0 .net "c", 0 0, L_00000197e4e7b9f0;  alias, 1 drivers
v00000197e4ddaa70_0 .net "cout", 0 0, L_00000197e4e9b6f0;  alias, 1 drivers
v00000197e4ddb5b0_0 .net "sum", 0 0, L_00000197e4e9b220;  alias, 1 drivers
S_00000197e4dd6750 .scope module, "U_MUX_ALU_1bit" "MUX_ALU_1bit" 6 19, 8 2 0, S_00000197e4dd68e0;
 .timescale -9 -9;
    .port_info 0 /OUTPUT 1 "dataOut";
    .port_info 1 /INPUT 1 "e1";
    .port_info 2 /INPUT 1 "e2";
    .port_info 3 /INPUT 1 "e3";
    .port_info 4 /INPUT 1 "e4";
    .port_info 5 /INPUT 2 "sel";
L_00000197e4e158c0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000197e4dda250_0 .net/2u *"_ivl_0", 1 0, L_00000197e4e158c0;  1 drivers
v00000197e4dda2f0_0 .net *"_ivl_10", 0 0, L_00000197e4e7a870;  1 drivers
L_00000197e4e15998 .functor BUFT 1, C4<11>, C4<0>, C4<0>, C4<0>;
v00000197e4ddbd30_0 .net/2u *"_ivl_12", 1 0, L_00000197e4e15998;  1 drivers
v00000197e4dd9cb0_0 .net *"_ivl_14", 0 0, L_00000197e4e78ed0;  1 drivers
L_00000197e4e159e0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000197e4dda6b0_0 .net/2u *"_ivl_16", 0 0, L_00000197e4e159e0;  1 drivers
v00000197e4ddb790_0 .net *"_ivl_18", 0 0, L_00000197e4e78f70;  1 drivers
v00000197e4dda750_0 .net *"_ivl_2", 0 0, L_00000197e4e78bb0;  1 drivers
v00000197e4ddc050_0 .net *"_ivl_20", 0 0, L_00000197e4e79010;  1 drivers
v00000197e4ddb650_0 .net *"_ivl_22", 0 0, L_00000197e4e791f0;  1 drivers
L_00000197e4e15908 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v00000197e4ddb510_0 .net/2u *"_ivl_4", 1 0, L_00000197e4e15908;  1 drivers
v00000197e4ddab10_0 .net *"_ivl_6", 0 0, L_00000197e4e7a410;  1 drivers
L_00000197e4e15950 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v00000197e4ddae30_0 .net/2u *"_ivl_8", 1 0, L_00000197e4e15950;  1 drivers
v00000197e4dda9d0_0 .net "dataOut", 0 0, L_00000197e4e79290;  alias, 1 drivers
v00000197e4dd9990_0 .net "e1", 0 0, L_00000197e4e86dc0;  alias, 1 drivers
v00000197e4dda390_0 .net "e2", 0 0, L_00000197e4e9a810;  alias, 1 drivers
v00000197e4ddba10_0 .net "e3", 0 0, L_00000197e4e9b220;  alias, 1 drivers
v00000197e4ddac50_0 .net "e4", 0 0, L_00000197e4e9ac00;  alias, 1 drivers
v00000197e4dda610_0 .net "sel", 1 0, L_00000197e4df9970;  alias, 1 drivers
L_00000197e4e78bb0 .cmp/eq 2, L_00000197e4df9970, L_00000197e4e158c0;
L_00000197e4e7a410 .cmp/eq 2, L_00000197e4df9970, L_00000197e4e15908;
L_00000197e4e7a870 .cmp/eq 2, L_00000197e4df9970, L_00000197e4e15950;
L_00000197e4e78ed0 .cmp/eq 2, L_00000197e4df9970, L_00000197e4e15998;
L_00000197e4e78f70 .functor MUXZ 1, L_00000197e4e159e0, L_00000197e4e9ac00, L_00000197e4e78ed0, C4<>;
L_00000197e4e79010 .functor MUXZ 1, L_00000197e4e78f70, L_00000197e4e9b220, L_00000197e4e7a870, C4<>;
L_00000197e4e791f0 .functor MUXZ 1, L_00000197e4e79010, L_00000197e4e9a810, L_00000197e4e7a410, C4<>;
L_00000197e4e79290 .functor MUXZ 1, L_00000197e4e791f0, L_00000197e4e86dc0, L_00000197e4e78bb0, C4<>;
S_00000197e4dd6d90 .scope module, "alu_20" "ALU_1bit" 4 34, 6 2 0, S_00000197e2e59af0;
 .timescale -9 -9;
    .port_info 0 /OUTPUT 1 "dataOut";
    .port_info 1 /OUTPUT 1 "cout";
    .port_info 2 /INPUT 1 "dataA";
    .port_info 3 /INPUT 1 "dataB";
    .port_info 4 /INPUT 1 "cin";
    .port_info 5 /INPUT 2 "sel";
    .port_info 6 /INPUT 1 "binvert";
    .port_info 7 /INPUT 1 "less";
L_00000197e4e9a570 .functor AND 1, L_00000197e4e7c030, L_00000197e4e7ab90, C4<1>, C4<1>;
L_00000197e4e9b990 .functor OR 1, L_00000197e4e7c030, L_00000197e4e7ab90, C4<0>, C4<0>;
L_00000197e4e9a650 .functor XOR 1, L_00000197e4e7ab90, L_00000197e4df9470, C4<0>, C4<0>;
L_00000197e4e15bd8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_00000197e4e9b530 .functor BUFZ 1, L_00000197e4e15bd8, C4<0>, C4<0>, C4<0>;
v00000197e4dd9e90_0 .net "binvert", 0 0, L_00000197e4df9470;  alias, 1 drivers
v00000197e4dd9f30_0 .net "cin", 0 0, L_00000197e4e7cb70;  1 drivers
v00000197e4dd9fd0_0 .net "cout", 0 0, L_00000197e4e9b760;  1 drivers
v00000197e4ddca50_0 .net "dataA", 0 0, L_00000197e4e7c030;  1 drivers
v00000197e4dde710_0 .net "dataB", 0 0, L_00000197e4e7ab90;  1 drivers
v00000197e4ddc2d0_0 .net "dataOut", 0 0, L_00000197e4e7ba90;  1 drivers
v00000197e4dde850_0 .net "e1", 0 0, L_00000197e4e9a570;  1 drivers
v00000197e4ddd4f0_0 .net "e2", 0 0, L_00000197e4e9b990;  1 drivers
v00000197e4ddd270_0 .net "e3", 0 0, L_00000197e4e9a9d0;  1 drivers
v00000197e4dde8f0_0 .net "e4", 0 0, L_00000197e4e9b530;  1 drivers
v00000197e4ddc870_0 .net "less", 0 0, L_00000197e4e15bd8;  1 drivers
v00000197e4ddc4b0_0 .net "sel", 1 0, L_00000197e4df9970;  alias, 1 drivers
v00000197e4ddc7d0_0 .net "temp", 0 0, L_00000197e4e9a650;  1 drivers
S_00000197e4dd5170 .scope module, "FullAdder" "FA" 6 15, 7 2 0, S_00000197e4dd6d90;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /OUTPUT 1 "cout";
    .port_info 4 /OUTPUT 1 "sum";
L_00000197e4e9b290 .functor XOR 1, L_00000197e4e7c030, L_00000197e4e9a650, C4<0>, C4<0>;
L_00000197e4e9a9d0 .functor XOR 1, L_00000197e4e9b290, L_00000197e4e7cb70, C4<0>, C4<0>;
L_00000197e4e9b3e0 .functor AND 1, L_00000197e4e7c030, L_00000197e4e9a650, C4<1>, C4<1>;
L_00000197e4e9b920 .functor XOR 1, L_00000197e4e7c030, L_00000197e4e9a650, C4<0>, C4<0>;
L_00000197e4e9af80 .functor AND 1, L_00000197e4e7cb70, L_00000197e4e9b920, C4<1>, C4<1>;
L_00000197e4e9b760 .functor OR 1, L_00000197e4e9b3e0, L_00000197e4e9af80, C4<0>, C4<0>;
v00000197e4dd9c10_0 .net *"_ivl_0", 0 0, L_00000197e4e9b290;  1 drivers
v00000197e4ddb8d0_0 .net *"_ivl_4", 0 0, L_00000197e4e9b3e0;  1 drivers
v00000197e4ddbfb0_0 .net *"_ivl_6", 0 0, L_00000197e4e9b920;  1 drivers
v00000197e4dda570_0 .net *"_ivl_8", 0 0, L_00000197e4e9af80;  1 drivers
v00000197e4ddacf0_0 .net "a", 0 0, L_00000197e4e7c030;  alias, 1 drivers
v00000197e4ddbe70_0 .net "b", 0 0, L_00000197e4e9a650;  alias, 1 drivers
v00000197e4dda110_0 .net "c", 0 0, L_00000197e4e7cb70;  alias, 1 drivers
v00000197e4dd9d50_0 .net "cout", 0 0, L_00000197e4e9b760;  alias, 1 drivers
v00000197e4ddb970_0 .net "sum", 0 0, L_00000197e4e9a9d0;  alias, 1 drivers
S_00000197e4dd6f20 .scope module, "U_MUX_ALU_1bit" "MUX_ALU_1bit" 6 19, 8 2 0, S_00000197e4dd6d90;
 .timescale -9 -9;
    .port_info 0 /OUTPUT 1 "dataOut";
    .port_info 1 /INPUT 1 "e1";
    .port_info 2 /INPUT 1 "e2";
    .port_info 3 /INPUT 1 "e3";
    .port_info 4 /INPUT 1 "e4";
    .port_info 5 /INPUT 2 "sel";
L_00000197e4e15a70 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000197e4dd9df0_0 .net/2u *"_ivl_0", 1 0, L_00000197e4e15a70;  1 drivers
v00000197e4ddad90_0 .net *"_ivl_10", 0 0, L_00000197e4e7bdb0;  1 drivers
L_00000197e4e15b48 .functor BUFT 1, C4<11>, C4<0>, C4<0>, C4<0>;
v00000197e4dd9b70_0 .net/2u *"_ivl_12", 1 0, L_00000197e4e15b48;  1 drivers
v00000197e4ddb150_0 .net *"_ivl_14", 0 0, L_00000197e4e7c170;  1 drivers
L_00000197e4e15b90 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000197e4ddb290_0 .net/2u *"_ivl_16", 0 0, L_00000197e4e15b90;  1 drivers
v00000197e4ddbab0_0 .net *"_ivl_18", 0 0, L_00000197e4e7c2b0;  1 drivers
v00000197e4ddaf70_0 .net *"_ivl_2", 0 0, L_00000197e4e7aaf0;  1 drivers
v00000197e4ddbf10_0 .net *"_ivl_20", 0 0, L_00000197e4e7c490;  1 drivers
v00000197e4ddbb50_0 .net *"_ivl_22", 0 0, L_00000197e4e7bc70;  1 drivers
L_00000197e4e15ab8 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v00000197e4ddbbf0_0 .net/2u *"_ivl_4", 1 0, L_00000197e4e15ab8;  1 drivers
v00000197e4ddb010_0 .net *"_ivl_6", 0 0, L_00000197e4e7ce90;  1 drivers
L_00000197e4e15b00 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v00000197e4ddb0b0_0 .net/2u *"_ivl_8", 1 0, L_00000197e4e15b00;  1 drivers
v00000197e4ddbdd0_0 .net "dataOut", 0 0, L_00000197e4e7ba90;  alias, 1 drivers
v00000197e4ddb1f0_0 .net "e1", 0 0, L_00000197e4e9a570;  alias, 1 drivers
v00000197e4ddb3d0_0 .net "e2", 0 0, L_00000197e4e9b990;  alias, 1 drivers
v00000197e4ddc0f0_0 .net "e3", 0 0, L_00000197e4e9a9d0;  alias, 1 drivers
v00000197e4dd9ad0_0 .net "e4", 0 0, L_00000197e4e9b530;  alias, 1 drivers
v00000197e4dda070_0 .net "sel", 1 0, L_00000197e4df9970;  alias, 1 drivers
L_00000197e4e7aaf0 .cmp/eq 2, L_00000197e4df9970, L_00000197e4e15a70;
L_00000197e4e7ce90 .cmp/eq 2, L_00000197e4df9970, L_00000197e4e15ab8;
L_00000197e4e7bdb0 .cmp/eq 2, L_00000197e4df9970, L_00000197e4e15b00;
L_00000197e4e7c170 .cmp/eq 2, L_00000197e4df9970, L_00000197e4e15b48;
L_00000197e4e7c2b0 .functor MUXZ 1, L_00000197e4e15b90, L_00000197e4e9b530, L_00000197e4e7c170, C4<>;
L_00000197e4e7c490 .functor MUXZ 1, L_00000197e4e7c2b0, L_00000197e4e9a9d0, L_00000197e4e7bdb0, C4<>;
L_00000197e4e7bc70 .functor MUXZ 1, L_00000197e4e7c490, L_00000197e4e9b990, L_00000197e4e7ce90, C4<>;
L_00000197e4e7ba90 .functor MUXZ 1, L_00000197e4e7bc70, L_00000197e4e9a570, L_00000197e4e7aaf0, C4<>;
S_00000197e4dd5df0 .scope module, "alu_21" "ALU_1bit" 4 35, 6 2 0, S_00000197e2e59af0;
 .timescale -9 -9;
    .port_info 0 /OUTPUT 1 "dataOut";
    .port_info 1 /OUTPUT 1 "cout";
    .port_info 2 /INPUT 1 "dataA";
    .port_info 3 /INPUT 1 "dataB";
    .port_info 4 /INPUT 1 "cin";
    .port_info 5 /INPUT 2 "sel";
    .port_info 6 /INPUT 1 "binvert";
    .port_info 7 /INPUT 1 "less";
L_00000197e4e9b7d0 .functor AND 1, L_00000197e4e7b270, L_00000197e4e7bf90, C4<1>, C4<1>;
L_00000197e4e9af10 .functor OR 1, L_00000197e4e7b270, L_00000197e4e7bf90, C4<0>, C4<0>;
L_00000197e4e99e70 .functor XOR 1, L_00000197e4e7bf90, L_00000197e4df9470, C4<0>, C4<0>;
L_00000197e4e15d88 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_00000197e4e9a490 .functor BUFZ 1, L_00000197e4e15d88, C4<0>, C4<0>, C4<0>;
v00000197e4ddd590_0 .net "binvert", 0 0, L_00000197e4df9470;  alias, 1 drivers
v00000197e4dddd10_0 .net "cin", 0 0, L_00000197e4e7b6d0;  1 drivers
v00000197e4ddd630_0 .net "cout", 0 0, L_00000197e4e9b300;  1 drivers
v00000197e4ddd6d0_0 .net "dataA", 0 0, L_00000197e4e7b270;  1 drivers
v00000197e4ddd450_0 .net "dataB", 0 0, L_00000197e4e7bf90;  1 drivers
v00000197e4ddd810_0 .net "dataOut", 0 0, L_00000197e4e7ca30;  1 drivers
v00000197e4ddd8b0_0 .net "e1", 0 0, L_00000197e4e9b7d0;  1 drivers
v00000197e4ddda90_0 .net "e2", 0 0, L_00000197e4e9af10;  1 drivers
v00000197e4dddbd0_0 .net "e3", 0 0, L_00000197e4e9a5e0;  1 drivers
v00000197e4ddddb0_0 .net "e4", 0 0, L_00000197e4e9a490;  1 drivers
v00000197e4ddc410_0 .net "less", 0 0, L_00000197e4e15d88;  1 drivers
v00000197e4dde2b0_0 .net "sel", 1 0, L_00000197e4df9970;  alias, 1 drivers
v00000197e4ddde50_0 .net "temp", 0 0, L_00000197e4e99e70;  1 drivers
S_00000197e4dd5300 .scope module, "FullAdder" "FA" 6 15, 7 2 0, S_00000197e4dd5df0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /OUTPUT 1 "cout";
    .port_info 4 /OUTPUT 1 "sum";
L_00000197e4e9b840 .functor XOR 1, L_00000197e4e7b270, L_00000197e4e99e70, C4<0>, C4<0>;
L_00000197e4e9a5e0 .functor XOR 1, L_00000197e4e9b840, L_00000197e4e7b6d0, C4<0>, C4<0>;
L_00000197e4e9b0d0 .functor AND 1, L_00000197e4e7b270, L_00000197e4e99e70, C4<1>, C4<1>;
L_00000197e4e9ba00 .functor XOR 1, L_00000197e4e7b270, L_00000197e4e99e70, C4<0>, C4<0>;
L_00000197e4e9a8f0 .functor AND 1, L_00000197e4e7b6d0, L_00000197e4e9ba00, C4<1>, C4<1>;
L_00000197e4e9b300 .functor OR 1, L_00000197e4e9b0d0, L_00000197e4e9a8f0, C4<0>, C4<0>;
v00000197e4ddccd0_0 .net *"_ivl_0", 0 0, L_00000197e4e9b840;  1 drivers
v00000197e4ddcaf0_0 .net *"_ivl_4", 0 0, L_00000197e4e9b0d0;  1 drivers
v00000197e4ddcd70_0 .net *"_ivl_6", 0 0, L_00000197e4e9ba00;  1 drivers
v00000197e4dde530_0 .net *"_ivl_8", 0 0, L_00000197e4e9a8f0;  1 drivers
v00000197e4ddceb0_0 .net "a", 0 0, L_00000197e4e7b270;  alias, 1 drivers
v00000197e4ddc910_0 .net "b", 0 0, L_00000197e4e99e70;  alias, 1 drivers
v00000197e4dde490_0 .net "c", 0 0, L_00000197e4e7b6d0;  alias, 1 drivers
v00000197e4ddcf50_0 .net "cout", 0 0, L_00000197e4e9b300;  alias, 1 drivers
v00000197e4ddc190_0 .net "sum", 0 0, L_00000197e4e9a5e0;  alias, 1 drivers
S_00000197e4d6a1d0 .scope module, "U_MUX_ALU_1bit" "MUX_ALU_1bit" 6 19, 8 2 0, S_00000197e4dd5df0;
 .timescale -9 -9;
    .port_info 0 /OUTPUT 1 "dataOut";
    .port_info 1 /INPUT 1 "e1";
    .port_info 2 /INPUT 1 "e2";
    .port_info 3 /INPUT 1 "e3";
    .port_info 4 /INPUT 1 "e4";
    .port_info 5 /INPUT 2 "sel";
L_00000197e4e15c20 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000197e4ddd1d0_0 .net/2u *"_ivl_0", 1 0, L_00000197e4e15c20;  1 drivers
v00000197e4ddcb90_0 .net *"_ivl_10", 0 0, L_00000197e4e7b1d0;  1 drivers
L_00000197e4e15cf8 .functor BUFT 1, C4<11>, C4<0>, C4<0>, C4<0>;
v00000197e4ddd9f0_0 .net/2u *"_ivl_12", 1 0, L_00000197e4e15cf8;  1 drivers
v00000197e4ddce10_0 .net *"_ivl_14", 0 0, L_00000197e4e7c710;  1 drivers
L_00000197e4e15d40 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000197e4ddc9b0_0 .net/2u *"_ivl_16", 0 0, L_00000197e4e15d40;  1 drivers
v00000197e4ddcff0_0 .net *"_ivl_18", 0 0, L_00000197e4e7b950;  1 drivers
v00000197e4ddd090_0 .net *"_ivl_2", 0 0, L_00000197e4e7b630;  1 drivers
v00000197e4ddd130_0 .net *"_ivl_20", 0 0, L_00000197e4e7cc10;  1 drivers
v00000197e4dde5d0_0 .net *"_ivl_22", 0 0, L_00000197e4e7aff0;  1 drivers
L_00000197e4e15c68 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v00000197e4ddc370_0 .net/2u *"_ivl_4", 1 0, L_00000197e4e15c68;  1 drivers
v00000197e4ddcc30_0 .net *"_ivl_6", 0 0, L_00000197e4e7ad70;  1 drivers
L_00000197e4e15cb0 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v00000197e4dde3f0_0 .net/2u *"_ivl_8", 1 0, L_00000197e4e15cb0;  1 drivers
v00000197e4dddb30_0 .net "dataOut", 0 0, L_00000197e4e7ca30;  alias, 1 drivers
v00000197e4ddd310_0 .net "e1", 0 0, L_00000197e4e9b7d0;  alias, 1 drivers
v00000197e4ddd950_0 .net "e2", 0 0, L_00000197e4e9af10;  alias, 1 drivers
v00000197e4ddd3b0_0 .net "e3", 0 0, L_00000197e4e9a5e0;  alias, 1 drivers
v00000197e4ddd770_0 .net "e4", 0 0, L_00000197e4e9a490;  alias, 1 drivers
v00000197e4dddc70_0 .net "sel", 1 0, L_00000197e4df9970;  alias, 1 drivers
L_00000197e4e7b630 .cmp/eq 2, L_00000197e4df9970, L_00000197e4e15c20;
L_00000197e4e7ad70 .cmp/eq 2, L_00000197e4df9970, L_00000197e4e15c68;
L_00000197e4e7b1d0 .cmp/eq 2, L_00000197e4df9970, L_00000197e4e15cb0;
L_00000197e4e7c710 .cmp/eq 2, L_00000197e4df9970, L_00000197e4e15cf8;
L_00000197e4e7b950 .functor MUXZ 1, L_00000197e4e15d40, L_00000197e4e9a490, L_00000197e4e7c710, C4<>;
L_00000197e4e7cc10 .functor MUXZ 1, L_00000197e4e7b950, L_00000197e4e9a5e0, L_00000197e4e7b1d0, C4<>;
L_00000197e4e7aff0 .functor MUXZ 1, L_00000197e4e7cc10, L_00000197e4e9af10, L_00000197e4e7ad70, C4<>;
L_00000197e4e7ca30 .functor MUXZ 1, L_00000197e4e7aff0, L_00000197e4e9b7d0, L_00000197e4e7b630, C4<>;
S_00000197e4d6a680 .scope module, "alu_22" "ALU_1bit" 4 36, 6 2 0, S_00000197e2e59af0;
 .timescale -9 -9;
    .port_info 0 /OUTPUT 1 "dataOut";
    .port_info 1 /OUTPUT 1 "cout";
    .port_info 2 /INPUT 1 "dataA";
    .port_info 3 /INPUT 1 "dataB";
    .port_info 4 /INPUT 1 "cin";
    .port_info 5 /INPUT 2 "sel";
    .port_info 6 /INPUT 1 "binvert";
    .port_info 7 /INPUT 1 "less";
L_00000197e4e9aa40 .functor AND 1, L_00000197e4e7ae10, L_00000197e4e7cf30, C4<1>, C4<1>;
L_00000197e4e9ac70 .functor OR 1, L_00000197e4e7ae10, L_00000197e4e7cf30, C4<0>, C4<0>;
L_00000197e4e9ace0 .functor XOR 1, L_00000197e4e7cf30, L_00000197e4df9470, C4<0>, C4<0>;
L_00000197e4e15f38 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_00000197e4e9b370 .functor BUFZ 1, L_00000197e4e15f38, C4<0>, C4<0>, C4<0>;
v00000197e4ddf1c0_0 .net "binvert", 0 0, L_00000197e4df9470;  alias, 1 drivers
v00000197e4de1060_0 .net "cin", 0 0, L_00000197e4e7b810;  1 drivers
v00000197e4ddf6c0_0 .net "cout", 0 0, L_00000197e4e9b140;  1 drivers
v00000197e4de0980_0 .net "dataA", 0 0, L_00000197e4e7ae10;  1 drivers
v00000197e4ddfb20_0 .net "dataB", 0 0, L_00000197e4e7cf30;  1 drivers
v00000197e4de0de0_0 .net "dataOut", 0 0, L_00000197e4e7cdf0;  1 drivers
v00000197e4de0ca0_0 .net "e1", 0 0, L_00000197e4e9aa40;  1 drivers
v00000197e4de12e0_0 .net "e2", 0 0, L_00000197e4e9ac70;  1 drivers
v00000197e4ddfbc0_0 .net "e3", 0 0, L_00000197e4e9aff0;  1 drivers
v00000197e4de03e0_0 .net "e4", 0 0, L_00000197e4e9b370;  1 drivers
v00000197e4de05c0_0 .net "less", 0 0, L_00000197e4e15f38;  1 drivers
v00000197e4de0d40_0 .net "sel", 1 0, L_00000197e4df9970;  alias, 1 drivers
v00000197e4de0a20_0 .net "temp", 0 0, L_00000197e4e9ace0;  1 drivers
S_00000197e4d69550 .scope module, "FullAdder" "FA" 6 15, 7 2 0, S_00000197e4d6a680;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /OUTPUT 1 "cout";
    .port_info 4 /OUTPUT 1 "sum";
L_00000197e4e9b450 .functor XOR 1, L_00000197e4e7ae10, L_00000197e4e9ace0, C4<0>, C4<0>;
L_00000197e4e9aff0 .functor XOR 1, L_00000197e4e9b450, L_00000197e4e7b810, C4<0>, C4<0>;
L_00000197e4e9adc0 .functor AND 1, L_00000197e4e7ae10, L_00000197e4e9ace0, C4<1>, C4<1>;
L_00000197e4e9b5a0 .functor XOR 1, L_00000197e4e7ae10, L_00000197e4e9ace0, C4<0>, C4<0>;
L_00000197e4e9b610 .functor AND 1, L_00000197e4e7b810, L_00000197e4e9b5a0, C4<1>, C4<1>;
L_00000197e4e9b140 .functor OR 1, L_00000197e4e9adc0, L_00000197e4e9b610, C4<0>, C4<0>;
v00000197e4dddef0_0 .net *"_ivl_0", 0 0, L_00000197e4e9b450;  1 drivers
v00000197e4dddf90_0 .net *"_ivl_4", 0 0, L_00000197e4e9adc0;  1 drivers
v00000197e4dde030_0 .net *"_ivl_6", 0 0, L_00000197e4e9b5a0;  1 drivers
v00000197e4dde0d0_0 .net *"_ivl_8", 0 0, L_00000197e4e9b610;  1 drivers
v00000197e4dde170_0 .net "a", 0 0, L_00000197e4e7ae10;  alias, 1 drivers
v00000197e4dde670_0 .net "b", 0 0, L_00000197e4e9ace0;  alias, 1 drivers
v00000197e4dde210_0 .net "c", 0 0, L_00000197e4e7b810;  alias, 1 drivers
v00000197e4dde350_0 .net "cout", 0 0, L_00000197e4e9b140;  alias, 1 drivers
v00000197e4dde7b0_0 .net "sum", 0 0, L_00000197e4e9aff0;  alias, 1 drivers
S_00000197e4d6a360 .scope module, "U_MUX_ALU_1bit" "MUX_ALU_1bit" 6 19, 8 2 0, S_00000197e4d6a680;
 .timescale -9 -9;
    .port_info 0 /OUTPUT 1 "dataOut";
    .port_info 1 /INPUT 1 "e1";
    .port_info 2 /INPUT 1 "e2";
    .port_info 3 /INPUT 1 "e3";
    .port_info 4 /INPUT 1 "e4";
    .port_info 5 /INPUT 2 "sel";
L_00000197e4e15dd0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000197e4ddc230_0 .net/2u *"_ivl_0", 1 0, L_00000197e4e15dd0;  1 drivers
v00000197e4ddc550_0 .net *"_ivl_10", 0 0, L_00000197e4e7bb30;  1 drivers
L_00000197e4e15ea8 .functor BUFT 1, C4<11>, C4<0>, C4<0>, C4<0>;
v00000197e4ddc5f0_0 .net/2u *"_ivl_12", 1 0, L_00000197e4e15ea8;  1 drivers
v00000197e4ddc690_0 .net *"_ivl_14", 0 0, L_00000197e4e7c350;  1 drivers
L_00000197e4e15ef0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000197e4ddc730_0 .net/2u *"_ivl_16", 0 0, L_00000197e4e15ef0;  1 drivers
v00000197e4ddee90_0 .net *"_ivl_18", 0 0, L_00000197e4e7cd50;  1 drivers
v00000197e4ddef30_0 .net *"_ivl_2", 0 0, L_00000197e4e7ccb0;  1 drivers
v00000197e4ddeb70_0 .net *"_ivl_20", 0 0, L_00000197e4e7bbd0;  1 drivers
v00000197e4ddec10_0 .net *"_ivl_22", 0 0, L_00000197e4e7acd0;  1 drivers
L_00000197e4e15e18 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v00000197e4ddead0_0 .net/2u *"_ivl_4", 1 0, L_00000197e4e15e18;  1 drivers
v00000197e4ddedf0_0 .net *"_ivl_6", 0 0, L_00000197e4e7ac30;  1 drivers
L_00000197e4e15e60 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v00000197e4ddecb0_0 .net/2u *"_ivl_8", 1 0, L_00000197e4e15e60;  1 drivers
v00000197e4ddefd0_0 .net "dataOut", 0 0, L_00000197e4e7cdf0;  alias, 1 drivers
v00000197e4ddea30_0 .net "e1", 0 0, L_00000197e4e9aa40;  alias, 1 drivers
v00000197e4ddf070_0 .net "e2", 0 0, L_00000197e4e9ac70;  alias, 1 drivers
v00000197e4dde990_0 .net "e3", 0 0, L_00000197e4e9aff0;  alias, 1 drivers
v00000197e4dded50_0 .net "e4", 0 0, L_00000197e4e9b370;  alias, 1 drivers
v00000197e4de1560_0 .net "sel", 1 0, L_00000197e4df9970;  alias, 1 drivers
L_00000197e4e7ccb0 .cmp/eq 2, L_00000197e4df9970, L_00000197e4e15dd0;
L_00000197e4e7ac30 .cmp/eq 2, L_00000197e4df9970, L_00000197e4e15e18;
L_00000197e4e7bb30 .cmp/eq 2, L_00000197e4df9970, L_00000197e4e15e60;
L_00000197e4e7c350 .cmp/eq 2, L_00000197e4df9970, L_00000197e4e15ea8;
L_00000197e4e7cd50 .functor MUXZ 1, L_00000197e4e15ef0, L_00000197e4e9b370, L_00000197e4e7c350, C4<>;
L_00000197e4e7bbd0 .functor MUXZ 1, L_00000197e4e7cd50, L_00000197e4e9aff0, L_00000197e4e7bb30, C4<>;
L_00000197e4e7acd0 .functor MUXZ 1, L_00000197e4e7bbd0, L_00000197e4e9ac70, L_00000197e4e7ac30, C4<>;
L_00000197e4e7cdf0 .functor MUXZ 1, L_00000197e4e7acd0, L_00000197e4e9aa40, L_00000197e4e7ccb0, C4<>;
S_00000197e4d68bf0 .scope module, "alu_23" "ALU_1bit" 4 37, 6 2 0, S_00000197e2e59af0;
 .timescale -9 -9;
    .port_info 0 /OUTPUT 1 "dataOut";
    .port_info 1 /OUTPUT 1 "cout";
    .port_info 2 /INPUT 1 "dataA";
    .port_info 3 /INPUT 1 "dataB";
    .port_info 4 /INPUT 1 "cin";
    .port_info 5 /INPUT 2 "sel";
    .port_info 6 /INPUT 1 "binvert";
    .port_info 7 /INPUT 1 "less";
L_00000197e4e9aab0 .functor AND 1, L_00000197e4e7d1b0, L_00000197e4e7af50, C4<1>, C4<1>;
L_00000197e4e9a420 .functor OR 1, L_00000197e4e7d1b0, L_00000197e4e7af50, C4<0>, C4<0>;
L_00000197e4e99f50 .functor XOR 1, L_00000197e4e7af50, L_00000197e4df9470, C4<0>, C4<0>;
L_00000197e4e160e8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_00000197e4e9a340 .functor BUFZ 1, L_00000197e4e160e8, C4<0>, C4<0>, C4<0>;
v00000197e4de0200_0 .net "binvert", 0 0, L_00000197e4df9470;  alias, 1 drivers
v00000197e4ddfa80_0 .net "cin", 0 0, L_00000197e4e7bef0;  1 drivers
v00000197e4de0340_0 .net "cout", 0 0, L_00000197e4e9a730;  1 drivers
v00000197e4ddf4e0_0 .net "dataA", 0 0, L_00000197e4e7d1b0;  1 drivers
v00000197e4de1100_0 .net "dataB", 0 0, L_00000197e4e7af50;  1 drivers
v00000197e4ddff80_0 .net "dataOut", 0 0, L_00000197e4e7c670;  1 drivers
v00000197e4de0020_0 .net "e1", 0 0, L_00000197e4e9aab0;  1 drivers
v00000197e4de17e0_0 .net "e2", 0 0, L_00000197e4e9a420;  1 drivers
v00000197e4de1880_0 .net "e3", 0 0, L_00000197e4e9ae30;  1 drivers
v00000197e4ddf260_0 .net "e4", 0 0, L_00000197e4e9a340;  1 drivers
v00000197e4de0520_0 .net "less", 0 0, L_00000197e4e160e8;  1 drivers
v00000197e4de02a0_0 .net "sel", 1 0, L_00000197e4df9970;  alias, 1 drivers
v00000197e4de0480_0 .net "temp", 0 0, L_00000197e4e99f50;  1 drivers
S_00000197e4d68a60 .scope module, "FullAdder" "FA" 6 15, 7 2 0, S_00000197e4d68bf0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /OUTPUT 1 "cout";
    .port_info 4 /OUTPUT 1 "sum";
L_00000197e4e9a2d0 .functor XOR 1, L_00000197e4e7d1b0, L_00000197e4e99f50, C4<0>, C4<0>;
L_00000197e4e9ae30 .functor XOR 1, L_00000197e4e9a2d0, L_00000197e4e7bef0, C4<0>, C4<0>;
L_00000197e4e9b4c0 .functor AND 1, L_00000197e4e7d1b0, L_00000197e4e99f50, C4<1>, C4<1>;
L_00000197e4e9b680 .functor XOR 1, L_00000197e4e7d1b0, L_00000197e4e99f50, C4<0>, C4<0>;
L_00000197e4e9b8b0 .functor AND 1, L_00000197e4e7bef0, L_00000197e4e9b680, C4<1>, C4<1>;
L_00000197e4e9a730 .functor OR 1, L_00000197e4e9b4c0, L_00000197e4e9b8b0, C4<0>, C4<0>;
v00000197e4de1920_0 .net *"_ivl_0", 0 0, L_00000197e4e9a2d0;  1 drivers
v00000197e4de0ac0_0 .net *"_ivl_4", 0 0, L_00000197e4e9b4c0;  1 drivers
v00000197e4ddfe40_0 .net *"_ivl_6", 0 0, L_00000197e4e9b680;  1 drivers
v00000197e4de0840_0 .net *"_ivl_8", 0 0, L_00000197e4e9b8b0;  1 drivers
v00000197e4ddf440_0 .net "a", 0 0, L_00000197e4e7d1b0;  alias, 1 drivers
v00000197e4de0e80_0 .net "b", 0 0, L_00000197e4e99f50;  alias, 1 drivers
v00000197e4ddfee0_0 .net "c", 0 0, L_00000197e4e7bef0;  alias, 1 drivers
v00000197e4ddfc60_0 .net "cout", 0 0, L_00000197e4e9a730;  alias, 1 drivers
v00000197e4de1240_0 .net "sum", 0 0, L_00000197e4e9ae30;  alias, 1 drivers
S_00000197e4d68d80 .scope module, "U_MUX_ALU_1bit" "MUX_ALU_1bit" 6 19, 8 2 0, S_00000197e4d68bf0;
 .timescale -9 -9;
    .port_info 0 /OUTPUT 1 "dataOut";
    .port_info 1 /INPUT 1 "e1";
    .port_info 2 /INPUT 1 "e2";
    .port_info 3 /INPUT 1 "e3";
    .port_info 4 /INPUT 1 "e4";
    .port_info 5 /INPUT 2 "sel";
L_00000197e4e15f80 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000197e4ddf3a0_0 .net/2u *"_ivl_0", 1 0, L_00000197e4e15f80;  1 drivers
v00000197e4de0b60_0 .net *"_ivl_10", 0 0, L_00000197e4e7b450;  1 drivers
L_00000197e4e16058 .functor BUFT 1, C4<11>, C4<0>, C4<0>, C4<0>;
v00000197e4de14c0_0 .net/2u *"_ivl_12", 1 0, L_00000197e4e16058;  1 drivers
v00000197e4ddf620_0 .net *"_ivl_14", 0 0, L_00000197e4e7d070;  1 drivers
L_00000197e4e160a0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000197e4ddfd00_0 .net/2u *"_ivl_16", 0 0, L_00000197e4e160a0;  1 drivers
v00000197e4ddf300_0 .net *"_ivl_18", 0 0, L_00000197e4e7be50;  1 drivers
v00000197e4de1600_0 .net *"_ivl_2", 0 0, L_00000197e4e7aeb0;  1 drivers
v00000197e4de11a0_0 .net *"_ivl_20", 0 0, L_00000197e4e7c5d0;  1 drivers
v00000197e4de00c0_0 .net *"_ivl_22", 0 0, L_00000197e4e7c530;  1 drivers
L_00000197e4e15fc8 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v00000197e4de16a0_0 .net/2u *"_ivl_4", 1 0, L_00000197e4e15fc8;  1 drivers
v00000197e4de1380_0 .net *"_ivl_6", 0 0, L_00000197e4e7cfd0;  1 drivers
L_00000197e4e16010 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v00000197e4de1740_0 .net/2u *"_ivl_8", 1 0, L_00000197e4e16010;  1 drivers
v00000197e4ddfda0_0 .net "dataOut", 0 0, L_00000197e4e7c670;  alias, 1 drivers
v00000197e4de0160_0 .net "e1", 0 0, L_00000197e4e9aab0;  alias, 1 drivers
v00000197e4de0660_0 .net "e2", 0 0, L_00000197e4e9a420;  alias, 1 drivers
v00000197e4de0f20_0 .net "e3", 0 0, L_00000197e4e9ae30;  alias, 1 drivers
v00000197e4de0700_0 .net "e4", 0 0, L_00000197e4e9a340;  alias, 1 drivers
v00000197e4de07a0_0 .net "sel", 1 0, L_00000197e4df9970;  alias, 1 drivers
L_00000197e4e7aeb0 .cmp/eq 2, L_00000197e4df9970, L_00000197e4e15f80;
L_00000197e4e7cfd0 .cmp/eq 2, L_00000197e4df9970, L_00000197e4e15fc8;
L_00000197e4e7b450 .cmp/eq 2, L_00000197e4df9970, L_00000197e4e16010;
L_00000197e4e7d070 .cmp/eq 2, L_00000197e4df9970, L_00000197e4e16058;
L_00000197e4e7be50 .functor MUXZ 1, L_00000197e4e160a0, L_00000197e4e9a340, L_00000197e4e7d070, C4<>;
L_00000197e4e7c5d0 .functor MUXZ 1, L_00000197e4e7be50, L_00000197e4e9ae30, L_00000197e4e7b450, C4<>;
L_00000197e4e7c530 .functor MUXZ 1, L_00000197e4e7c5d0, L_00000197e4e9a420, L_00000197e4e7cfd0, C4<>;
L_00000197e4e7c670 .functor MUXZ 1, L_00000197e4e7c530, L_00000197e4e9aab0, L_00000197e4e7aeb0, C4<>;
S_00000197e4d690a0 .scope module, "alu_24" "ALU_1bit" 4 38, 6 2 0, S_00000197e2e59af0;
 .timescale -9 -9;
    .port_info 0 /OUTPUT 1 "dataOut";
    .port_info 1 /OUTPUT 1 "cout";
    .port_info 2 /INPUT 1 "dataA";
    .port_info 3 /INPUT 1 "dataB";
    .port_info 4 /INPUT 1 "cin";
    .port_info 5 /INPUT 2 "sel";
    .port_info 6 /INPUT 1 "binvert";
    .port_info 7 /INPUT 1 "less";
L_00000197e4e9a6c0 .functor AND 1, L_00000197e4e7c3f0, L_00000197e4e7c990, C4<1>, C4<1>;
L_00000197e4e9a7a0 .functor OR 1, L_00000197e4e7c3f0, L_00000197e4e7c990, C4<0>, C4<0>;
L_00000197e4e9a880 .functor XOR 1, L_00000197e4e7c990, L_00000197e4df9470, C4<0>, C4<0>;
L_00000197e4e16298 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_00000197e4e9a0a0 .functor BUFZ 1, L_00000197e4e16298, C4<0>, C4<0>, C4<0>;
v00000197e4de2fa0_0 .net "binvert", 0 0, L_00000197e4df9470;  alias, 1 drivers
v00000197e4de2e60_0 .net "cin", 0 0, L_00000197e4e7b310;  1 drivers
v00000197e4de3a40_0 .net "cout", 0 0, L_00000197e4e9b060;  1 drivers
v00000197e4de2f00_0 .net "dataA", 0 0, L_00000197e4e7c3f0;  1 drivers
v00000197e4de34a0_0 .net "dataB", 0 0, L_00000197e4e7c990;  1 drivers
v00000197e4de1b00_0 .net "dataOut", 0 0, L_00000197e4e7c210;  1 drivers
v00000197e4de35e0_0 .net "e1", 0 0, L_00000197e4e9a6c0;  1 drivers
v00000197e4de3040_0 .net "e2", 0 0, L_00000197e4e9a7a0;  1 drivers
v00000197e4de21e0_0 .net "e3", 0 0, L_00000197e4e99ee0;  1 drivers
v00000197e4de3ae0_0 .net "e4", 0 0, L_00000197e4e9a0a0;  1 drivers
v00000197e4de1a60_0 .net "less", 0 0, L_00000197e4e16298;  1 drivers
v00000197e4de3e00_0 .net "sel", 1 0, L_00000197e4df9970;  alias, 1 drivers
v00000197e4de23c0_0 .net "temp", 0 0, L_00000197e4e9a880;  1 drivers
S_00000197e4d69eb0 .scope module, "FullAdder" "FA" 6 15, 7 2 0, S_00000197e4d690a0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /OUTPUT 1 "cout";
    .port_info 4 /OUTPUT 1 "sum";
L_00000197e4e9ad50 .functor XOR 1, L_00000197e4e7c3f0, L_00000197e4e9a880, C4<0>, C4<0>;
L_00000197e4e99ee0 .functor XOR 1, L_00000197e4e9ad50, L_00000197e4e7b310, C4<0>, C4<0>;
L_00000197e4e9aea0 .functor AND 1, L_00000197e4e7c3f0, L_00000197e4e9a880, C4<1>, C4<1>;
L_00000197e4e99fc0 .functor XOR 1, L_00000197e4e7c3f0, L_00000197e4e9a880, C4<0>, C4<0>;
L_00000197e4e9a030 .functor AND 1, L_00000197e4e7b310, L_00000197e4e99fc0, C4<1>, C4<1>;
L_00000197e4e9b060 .functor OR 1, L_00000197e4e9aea0, L_00000197e4e9a030, C4<0>, C4<0>;
v00000197e4de08e0_0 .net *"_ivl_0", 0 0, L_00000197e4e9ad50;  1 drivers
v00000197e4de0c00_0 .net *"_ivl_4", 0 0, L_00000197e4e9aea0;  1 drivers
v00000197e4de0fc0_0 .net *"_ivl_6", 0 0, L_00000197e4e99fc0;  1 drivers
v00000197e4de1420_0 .net *"_ivl_8", 0 0, L_00000197e4e9a030;  1 drivers
v00000197e4ddf580_0 .net "a", 0 0, L_00000197e4e7c3f0;  alias, 1 drivers
v00000197e4ddf760_0 .net "b", 0 0, L_00000197e4e9a880;  alias, 1 drivers
v00000197e4ddf800_0 .net "c", 0 0, L_00000197e4e7b310;  alias, 1 drivers
v00000197e4ddf8a0_0 .net "cout", 0 0, L_00000197e4e9b060;  alias, 1 drivers
v00000197e4ddf940_0 .net "sum", 0 0, L_00000197e4e99ee0;  alias, 1 drivers
S_00000197e4d688d0 .scope module, "U_MUX_ALU_1bit" "MUX_ALU_1bit" 6 19, 8 2 0, S_00000197e4d690a0;
 .timescale -9 -9;
    .port_info 0 /OUTPUT 1 "dataOut";
    .port_info 1 /INPUT 1 "e1";
    .port_info 2 /INPUT 1 "e2";
    .port_info 3 /INPUT 1 "e3";
    .port_info 4 /INPUT 1 "e4";
    .port_info 5 /INPUT 2 "sel";
L_00000197e4e16130 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000197e4ddf9e0_0 .net/2u *"_ivl_0", 1 0, L_00000197e4e16130;  1 drivers
v00000197e4de3180_0 .net *"_ivl_10", 0 0, L_00000197e4e7b8b0;  1 drivers
L_00000197e4e16208 .functor BUFT 1, C4<11>, C4<0>, C4<0>, C4<0>;
v00000197e4de2d20_0 .net/2u *"_ivl_12", 1 0, L_00000197e4e16208;  1 drivers
v00000197e4de2c80_0 .net *"_ivl_14", 0 0, L_00000197e4e7b090;  1 drivers
L_00000197e4e16250 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000197e4de1e20_0 .net/2u *"_ivl_16", 0 0, L_00000197e4e16250;  1 drivers
v00000197e4de2820_0 .net *"_ivl_18", 0 0, L_00000197e4e7b3b0;  1 drivers
v00000197e4de3b80_0 .net *"_ivl_2", 0 0, L_00000197e4e7c7b0;  1 drivers
v00000197e4de1f60_0 .net *"_ivl_20", 0 0, L_00000197e4e7b130;  1 drivers
v00000197e4de2640_0 .net *"_ivl_22", 0 0, L_00000197e4e7c0d0;  1 drivers
L_00000197e4e16178 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v00000197e4de3900_0 .net/2u *"_ivl_4", 1 0, L_00000197e4e16178;  1 drivers
v00000197e4de3d60_0 .net *"_ivl_6", 0 0, L_00000197e4e7b770;  1 drivers
L_00000197e4e161c0 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v00000197e4de2be0_0 .net/2u *"_ivl_8", 1 0, L_00000197e4e161c0;  1 drivers
v00000197e4de4080_0 .net "dataOut", 0 0, L_00000197e4e7c210;  alias, 1 drivers
v00000197e4de2dc0_0 .net "e1", 0 0, L_00000197e4e9a6c0;  alias, 1 drivers
v00000197e4de19c0_0 .net "e2", 0 0, L_00000197e4e9a7a0;  alias, 1 drivers
v00000197e4de3860_0 .net "e3", 0 0, L_00000197e4e99ee0;  alias, 1 drivers
v00000197e4de3360_0 .net "e4", 0 0, L_00000197e4e9a0a0;  alias, 1 drivers
v00000197e4de3220_0 .net "sel", 1 0, L_00000197e4df9970;  alias, 1 drivers
L_00000197e4e7c7b0 .cmp/eq 2, L_00000197e4df9970, L_00000197e4e16130;
L_00000197e4e7b770 .cmp/eq 2, L_00000197e4df9970, L_00000197e4e16178;
L_00000197e4e7b8b0 .cmp/eq 2, L_00000197e4df9970, L_00000197e4e161c0;
L_00000197e4e7b090 .cmp/eq 2, L_00000197e4df9970, L_00000197e4e16208;
L_00000197e4e7b3b0 .functor MUXZ 1, L_00000197e4e16250, L_00000197e4e9a0a0, L_00000197e4e7b090, C4<>;
L_00000197e4e7b130 .functor MUXZ 1, L_00000197e4e7b3b0, L_00000197e4e99ee0, L_00000197e4e7b8b0, C4<>;
L_00000197e4e7c0d0 .functor MUXZ 1, L_00000197e4e7b130, L_00000197e4e9a7a0, L_00000197e4e7b770, C4<>;
L_00000197e4e7c210 .functor MUXZ 1, L_00000197e4e7c0d0, L_00000197e4e9a6c0, L_00000197e4e7c7b0, C4<>;
S_00000197e4d69870 .scope module, "alu_25" "ALU_1bit" 4 39, 6 2 0, S_00000197e2e59af0;
 .timescale -9 -9;
    .port_info 0 /OUTPUT 1 "dataOut";
    .port_info 1 /OUTPUT 1 "cout";
    .port_info 2 /INPUT 1 "dataA";
    .port_info 3 /INPUT 1 "dataB";
    .port_info 4 /INPUT 1 "cin";
    .port_info 5 /INPUT 2 "sel";
    .port_info 6 /INPUT 1 "binvert";
    .port_info 7 /INPUT 1 "less";
L_00000197e4e9a110 .functor AND 1, L_00000197e4e7f230, L_00000197e4e7d9d0, C4<1>, C4<1>;
L_00000197e4e9a180 .functor OR 1, L_00000197e4e7f230, L_00000197e4e7d9d0, C4<0>, C4<0>;
L_00000197e4e9a1f0 .functor XOR 1, L_00000197e4e7d9d0, L_00000197e4df9470, C4<0>, C4<0>;
L_00000197e4e16448 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_00000197e4e9c100 .functor BUFZ 1, L_00000197e4e16448, C4<0>, C4<0>, C4<0>;
v00000197e4de2aa0_0 .net "binvert", 0 0, L_00000197e4df9470;  alias, 1 drivers
v00000197e4de3f40_0 .net "cin", 0 0, L_00000197e4e7f550;  1 drivers
v00000197e4de2000_0 .net "cout", 0 0, L_00000197e4e9bd80;  1 drivers
v00000197e4de1ec0_0 .net "dataA", 0 0, L_00000197e4e7f230;  1 drivers
v00000197e4de3540_0 .net "dataB", 0 0, L_00000197e4e7d9d0;  1 drivers
v00000197e4de3fe0_0 .net "dataOut", 0 0, L_00000197e4e7dbb0;  1 drivers
v00000197e4de37c0_0 .net "e1", 0 0, L_00000197e4e9a110;  1 drivers
v00000197e4de49e0_0 .net "e2", 0 0, L_00000197e4e9a180;  1 drivers
v00000197e4de5980_0 .net "e3", 0 0, L_00000197e4e9a3b0;  1 drivers
v00000197e4de5700_0 .net "e4", 0 0, L_00000197e4e9c100;  1 drivers
v00000197e4de5de0_0 .net "less", 0 0, L_00000197e4e16448;  1 drivers
v00000197e4de5ca0_0 .net "sel", 1 0, L_00000197e4df9970;  alias, 1 drivers
v00000197e4de62e0_0 .net "temp", 0 0, L_00000197e4e9a1f0;  1 drivers
S_00000197e4d6a040 .scope module, "FullAdder" "FA" 6 15, 7 2 0, S_00000197e4d69870;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /OUTPUT 1 "cout";
    .port_info 4 /OUTPUT 1 "sum";
L_00000197e4e9a260 .functor XOR 1, L_00000197e4e7f230, L_00000197e4e9a1f0, C4<0>, C4<0>;
L_00000197e4e9a3b0 .functor XOR 1, L_00000197e4e9a260, L_00000197e4e7f550, C4<0>, C4<0>;
L_00000197e4e9bfb0 .functor AND 1, L_00000197e4e7f230, L_00000197e4e9a1f0, C4<1>, C4<1>;
L_00000197e4e9ba70 .functor XOR 1, L_00000197e4e7f230, L_00000197e4e9a1f0, C4<0>, C4<0>;
L_00000197e4e9bdf0 .functor AND 1, L_00000197e4e7f550, L_00000197e4e9ba70, C4<1>, C4<1>;
L_00000197e4e9bd80 .functor OR 1, L_00000197e4e9bfb0, L_00000197e4e9bdf0, C4<0>, C4<0>;
v00000197e4de3680_0 .net *"_ivl_0", 0 0, L_00000197e4e9a260;  1 drivers
v00000197e4de2960_0 .net *"_ivl_4", 0 0, L_00000197e4e9bfb0;  1 drivers
v00000197e4de20a0_0 .net *"_ivl_6", 0 0, L_00000197e4e9ba70;  1 drivers
v00000197e4de25a0_0 .net *"_ivl_8", 0 0, L_00000197e4e9bdf0;  1 drivers
v00000197e4de3720_0 .net "a", 0 0, L_00000197e4e7f230;  alias, 1 drivers
v00000197e4de2b40_0 .net "b", 0 0, L_00000197e4e9a1f0;  alias, 1 drivers
v00000197e4de30e0_0 .net "c", 0 0, L_00000197e4e7f550;  alias, 1 drivers
v00000197e4de4120_0 .net "cout", 0 0, L_00000197e4e9bd80;  alias, 1 drivers
v00000197e4de39a0_0 .net "sum", 0 0, L_00000197e4e9a3b0;  alias, 1 drivers
S_00000197e4d69b90 .scope module, "U_MUX_ALU_1bit" "MUX_ALU_1bit" 6 19, 8 2 0, S_00000197e4d69870;
 .timescale -9 -9;
    .port_info 0 /OUTPUT 1 "dataOut";
    .port_info 1 /INPUT 1 "e1";
    .port_info 2 /INPUT 1 "e2";
    .port_info 3 /INPUT 1 "e3";
    .port_info 4 /INPUT 1 "e4";
    .port_info 5 /INPUT 2 "sel";
L_00000197e4e162e0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000197e4de2320_0 .net/2u *"_ivl_0", 1 0, L_00000197e4e162e0;  1 drivers
v00000197e4de26e0_0 .net *"_ivl_10", 0 0, L_00000197e4e7c850;  1 drivers
L_00000197e4e163b8 .functor BUFT 1, C4<11>, C4<0>, C4<0>, C4<0>;
v00000197e4de2460_0 .net/2u *"_ivl_12", 1 0, L_00000197e4e163b8;  1 drivers
v00000197e4de2780_0 .net *"_ivl_14", 0 0, L_00000197e4e7bd10;  1 drivers
L_00000197e4e16400 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000197e4de3c20_0 .net/2u *"_ivl_16", 0 0, L_00000197e4e16400;  1 drivers
v00000197e4de2140_0 .net *"_ivl_18", 0 0, L_00000197e4e7c8f0;  1 drivers
v00000197e4de1ba0_0 .net *"_ivl_2", 0 0, L_00000197e4e7b4f0;  1 drivers
v00000197e4de1c40_0 .net *"_ivl_20", 0 0, L_00000197e4e7cad0;  1 drivers
v00000197e4de28c0_0 .net *"_ivl_22", 0 0, L_00000197e4e7f050;  1 drivers
L_00000197e4e16328 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v00000197e4de3cc0_0 .net/2u *"_ivl_4", 1 0, L_00000197e4e16328;  1 drivers
v00000197e4de2500_0 .net *"_ivl_6", 0 0, L_00000197e4e7b590;  1 drivers
L_00000197e4e16370 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v00000197e4de32c0_0 .net/2u *"_ivl_8", 1 0, L_00000197e4e16370;  1 drivers
v00000197e4de1ce0_0 .net "dataOut", 0 0, L_00000197e4e7dbb0;  alias, 1 drivers
v00000197e4de2a00_0 .net "e1", 0 0, L_00000197e4e9a110;  alias, 1 drivers
v00000197e4de3ea0_0 .net "e2", 0 0, L_00000197e4e9a180;  alias, 1 drivers
v00000197e4de3400_0 .net "e3", 0 0, L_00000197e4e9a3b0;  alias, 1 drivers
v00000197e4de1d80_0 .net "e4", 0 0, L_00000197e4e9c100;  alias, 1 drivers
v00000197e4de2280_0 .net "sel", 1 0, L_00000197e4df9970;  alias, 1 drivers
L_00000197e4e7b4f0 .cmp/eq 2, L_00000197e4df9970, L_00000197e4e162e0;
L_00000197e4e7b590 .cmp/eq 2, L_00000197e4df9970, L_00000197e4e16328;
L_00000197e4e7c850 .cmp/eq 2, L_00000197e4df9970, L_00000197e4e16370;
L_00000197e4e7bd10 .cmp/eq 2, L_00000197e4df9970, L_00000197e4e163b8;
L_00000197e4e7c8f0 .functor MUXZ 1, L_00000197e4e16400, L_00000197e4e9c100, L_00000197e4e7bd10, C4<>;
L_00000197e4e7cad0 .functor MUXZ 1, L_00000197e4e7c8f0, L_00000197e4e9a3b0, L_00000197e4e7c850, C4<>;
L_00000197e4e7f050 .functor MUXZ 1, L_00000197e4e7cad0, L_00000197e4e9a180, L_00000197e4e7b590, C4<>;
L_00000197e4e7dbb0 .functor MUXZ 1, L_00000197e4e7f050, L_00000197e4e9a110, L_00000197e4e7b4f0, C4<>;
S_00000197e4d6a4f0 .scope module, "alu_26" "ALU_1bit" 4 40, 6 2 0, S_00000197e2e59af0;
 .timescale -9 -9;
    .port_info 0 /OUTPUT 1 "dataOut";
    .port_info 1 /OUTPUT 1 "cout";
    .port_info 2 /INPUT 1 "dataA";
    .port_info 3 /INPUT 1 "dataB";
    .port_info 4 /INPUT 1 "cin";
    .port_info 5 /INPUT 2 "sel";
    .port_info 6 /INPUT 1 "binvert";
    .port_info 7 /INPUT 1 "less";
L_00000197e4e9c020 .functor AND 1, L_00000197e4e7efb0, L_00000197e4e7e330, C4<1>, C4<1>;
L_00000197e4e9be60 .functor OR 1, L_00000197e4e7efb0, L_00000197e4e7e330, C4<0>, C4<0>;
L_00000197e4e9c170 .functor XOR 1, L_00000197e4e7e330, L_00000197e4df9470, C4<0>, C4<0>;
L_00000197e4e165f8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_00000197e4e9bb50 .functor BUFZ 1, L_00000197e4e165f8, C4<0>, C4<0>, C4<0>;
v00000197e4de4e40_0 .net "binvert", 0 0, L_00000197e4df9470;  alias, 1 drivers
v00000197e4de5340_0 .net "cin", 0 0, L_00000197e4e7e790;  1 drivers
v00000197e4de4580_0 .net "cout", 0 0, L_00000197e4e9bca0;  1 drivers
v00000197e4de5f20_0 .net "dataA", 0 0, L_00000197e4e7efb0;  1 drivers
v00000197e4de4f80_0 .net "dataB", 0 0, L_00000197e4e7e330;  1 drivers
v00000197e4de5660_0 .net "dataOut", 0 0, L_00000197e4e7d4d0;  1 drivers
v00000197e4de5d40_0 .net "e1", 0 0, L_00000197e4e9c020;  1 drivers
v00000197e4de4760_0 .net "e2", 0 0, L_00000197e4e9be60;  1 drivers
v00000197e4de6880_0 .net "e3", 0 0, L_00000197e4e9bf40;  1 drivers
v00000197e4de5160_0 .net "e4", 0 0, L_00000197e4e9bb50;  1 drivers
v00000197e4de6560_0 .net "less", 0 0, L_00000197e4e165f8;  1 drivers
v00000197e4de6920_0 .net "sel", 1 0, L_00000197e4df9970;  alias, 1 drivers
v00000197e4de48a0_0 .net "temp", 0 0, L_00000197e4e9c170;  1 drivers
S_00000197e4d68f10 .scope module, "FullAdder" "FA" 6 15, 7 2 0, S_00000197e4d6a4f0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /OUTPUT 1 "cout";
    .port_info 4 /OUTPUT 1 "sum";
L_00000197e4e9bed0 .functor XOR 1, L_00000197e4e7efb0, L_00000197e4e9c170, C4<0>, C4<0>;
L_00000197e4e9bf40 .functor XOR 1, L_00000197e4e9bed0, L_00000197e4e7e790, C4<0>, C4<0>;
L_00000197e4e9c090 .functor AND 1, L_00000197e4e7efb0, L_00000197e4e9c170, C4<1>, C4<1>;
L_00000197e4e9bc30 .functor XOR 1, L_00000197e4e7efb0, L_00000197e4e9c170, C4<0>, C4<0>;
L_00000197e4e9bae0 .functor AND 1, L_00000197e4e7e790, L_00000197e4e9bc30, C4<1>, C4<1>;
L_00000197e4e9bca0 .functor OR 1, L_00000197e4e9c090, L_00000197e4e9bae0, C4<0>, C4<0>;
v00000197e4de5b60_0 .net *"_ivl_0", 0 0, L_00000197e4e9bed0;  1 drivers
v00000197e4de4440_0 .net *"_ivl_4", 0 0, L_00000197e4e9c090;  1 drivers
v00000197e4de5e80_0 .net *"_ivl_6", 0 0, L_00000197e4e9bc30;  1 drivers
v00000197e4de4300_0 .net *"_ivl_8", 0 0, L_00000197e4e9bae0;  1 drivers
v00000197e4de4bc0_0 .net "a", 0 0, L_00000197e4e7efb0;  alias, 1 drivers
v00000197e4de50c0_0 .net "b", 0 0, L_00000197e4e9c170;  alias, 1 drivers
v00000197e4de6600_0 .net "c", 0 0, L_00000197e4e7e790;  alias, 1 drivers
v00000197e4de66a0_0 .net "cout", 0 0, L_00000197e4e9bca0;  alias, 1 drivers
v00000197e4de4940_0 .net "sum", 0 0, L_00000197e4e9bf40;  alias, 1 drivers
S_00000197e4d69a00 .scope module, "U_MUX_ALU_1bit" "MUX_ALU_1bit" 6 19, 8 2 0, S_00000197e4d6a4f0;
 .timescale -9 -9;
    .port_info 0 /OUTPUT 1 "dataOut";
    .port_info 1 /INPUT 1 "e1";
    .port_info 2 /INPUT 1 "e2";
    .port_info 3 /INPUT 1 "e3";
    .port_info 4 /INPUT 1 "e4";
    .port_info 5 /INPUT 2 "sel";
L_00000197e4e16490 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000197e4de6420_0 .net/2u *"_ivl_0", 1 0, L_00000197e4e16490;  1 drivers
v00000197e4de44e0_0 .net *"_ivl_10", 0 0, L_00000197e4e7e830;  1 drivers
L_00000197e4e16568 .functor BUFT 1, C4<11>, C4<0>, C4<0>, C4<0>;
v00000197e4de4d00_0 .net/2u *"_ivl_12", 1 0, L_00000197e4e16568;  1 drivers
v00000197e4de43a0_0 .net *"_ivl_14", 0 0, L_00000197e4e7f370;  1 drivers
L_00000197e4e165b0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000197e4de46c0_0 .net/2u *"_ivl_16", 0 0, L_00000197e4e165b0;  1 drivers
v00000197e4de5ac0_0 .net *"_ivl_18", 0 0, L_00000197e4e7e470;  1 drivers
v00000197e4de5a20_0 .net *"_ivl_2", 0 0, L_00000197e4e7f0f0;  1 drivers
v00000197e4de4620_0 .net *"_ivl_20", 0 0, L_00000197e4e7eab0;  1 drivers
v00000197e4de5c00_0 .net *"_ivl_22", 0 0, L_00000197e4e7da70;  1 drivers
L_00000197e4e164d8 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v00000197e4de6380_0 .net/2u *"_ivl_4", 1 0, L_00000197e4e164d8;  1 drivers
v00000197e4de4260_0 .net *"_ivl_6", 0 0, L_00000197e4e7ea10;  1 drivers
L_00000197e4e16520 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v00000197e4de4c60_0 .net/2u *"_ivl_8", 1 0, L_00000197e4e16520;  1 drivers
v00000197e4de61a0_0 .net "dataOut", 0 0, L_00000197e4e7d4d0;  alias, 1 drivers
v00000197e4de6060_0 .net "e1", 0 0, L_00000197e4e9c020;  alias, 1 drivers
v00000197e4de64c0_0 .net "e2", 0 0, L_00000197e4e9be60;  alias, 1 drivers
v00000197e4de5200_0 .net "e3", 0 0, L_00000197e4e9bf40;  alias, 1 drivers
v00000197e4de57a0_0 .net "e4", 0 0, L_00000197e4e9bb50;  alias, 1 drivers
v00000197e4de53e0_0 .net "sel", 1 0, L_00000197e4df9970;  alias, 1 drivers
L_00000197e4e7f0f0 .cmp/eq 2, L_00000197e4df9970, L_00000197e4e16490;
L_00000197e4e7ea10 .cmp/eq 2, L_00000197e4df9970, L_00000197e4e164d8;
L_00000197e4e7e830 .cmp/eq 2, L_00000197e4df9970, L_00000197e4e16520;
L_00000197e4e7f370 .cmp/eq 2, L_00000197e4df9970, L_00000197e4e16568;
L_00000197e4e7e470 .functor MUXZ 1, L_00000197e4e165b0, L_00000197e4e9bb50, L_00000197e4e7f370, C4<>;
L_00000197e4e7eab0 .functor MUXZ 1, L_00000197e4e7e470, L_00000197e4e9bf40, L_00000197e4e7e830, C4<>;
L_00000197e4e7da70 .functor MUXZ 1, L_00000197e4e7eab0, L_00000197e4e9be60, L_00000197e4e7ea10, C4<>;
L_00000197e4e7d4d0 .functor MUXZ 1, L_00000197e4e7da70, L_00000197e4e9c020, L_00000197e4e7f0f0, C4<>;
S_00000197e4d69230 .scope module, "alu_27" "ALU_1bit" 4 41, 6 2 0, S_00000197e2e59af0;
 .timescale -9 -9;
    .port_info 0 /OUTPUT 1 "dataOut";
    .port_info 1 /OUTPUT 1 "cout";
    .port_info 2 /INPUT 1 "dataA";
    .port_info 3 /INPUT 1 "dataB";
    .port_info 4 /INPUT 1 "cin";
    .port_info 5 /INPUT 2 "sel";
    .port_info 6 /INPUT 1 "binvert";
    .port_info 7 /INPUT 1 "less";
L_00000197e4e9bbc0 .functor AND 1, L_00000197e4e7e6f0, L_00000197e4e7dcf0, C4<1>, C4<1>;
L_00000197e4e9bd10 .functor OR 1, L_00000197e4e7e6f0, L_00000197e4e7dcf0, C4<0>, C4<0>;
L_00000197e4e98e40 .functor XOR 1, L_00000197e4e7dcf0, L_00000197e4df9470, C4<0>, C4<0>;
L_00000197e4e167a8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_00000197e4e99af0 .functor BUFZ 1, L_00000197e4e167a8, C4<0>, C4<0>, C4<0>;
v00000197e4de73c0_0 .net "binvert", 0 0, L_00000197e4df9470;  alias, 1 drivers
v00000197e4de7be0_0 .net "cin", 0 0, L_00000197e4e7f4b0;  1 drivers
v00000197e4de8e00_0 .net "cout", 0 0, L_00000197e4e98350;  1 drivers
v00000197e4de8040_0 .net "dataA", 0 0, L_00000197e4e7e6f0;  1 drivers
v00000197e4de75a0_0 .net "dataB", 0 0, L_00000197e4e7dcf0;  1 drivers
v00000197e4de8680_0 .net "dataOut", 0 0, L_00000197e4e7dc50;  1 drivers
v00000197e4de8720_0 .net "e1", 0 0, L_00000197e4e9bbc0;  1 drivers
v00000197e4de7960_0 .net "e2", 0 0, L_00000197e4e9bd10;  1 drivers
v00000197e4de82c0_0 .net "e3", 0 0, L_00000197e4e993f0;  1 drivers
v00000197e4de8400_0 .net "e4", 0 0, L_00000197e4e99af0;  1 drivers
v00000197e4de71e0_0 .net "less", 0 0, L_00000197e4e167a8;  1 drivers
v00000197e4de8ea0_0 .net "sel", 1 0, L_00000197e4df9970;  alias, 1 drivers
v00000197e4de85e0_0 .net "temp", 0 0, L_00000197e4e98e40;  1 drivers
S_00000197e4d693c0 .scope module, "FullAdder" "FA" 6 15, 7 2 0, S_00000197e4d69230;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /OUTPUT 1 "cout";
    .port_info 4 /OUTPUT 1 "sum";
L_00000197e4e98ba0 .functor XOR 1, L_00000197e4e7e6f0, L_00000197e4e98e40, C4<0>, C4<0>;
L_00000197e4e993f0 .functor XOR 1, L_00000197e4e98ba0, L_00000197e4e7f4b0, C4<0>, C4<0>;
L_00000197e4e99d90 .functor AND 1, L_00000197e4e7e6f0, L_00000197e4e98e40, C4<1>, C4<1>;
L_00000197e4e983c0 .functor XOR 1, L_00000197e4e7e6f0, L_00000197e4e98e40, C4<0>, C4<0>;
L_00000197e4e992a0 .functor AND 1, L_00000197e4e7f4b0, L_00000197e4e983c0, C4<1>, C4<1>;
L_00000197e4e98350 .functor OR 1, L_00000197e4e99d90, L_00000197e4e992a0, C4<0>, C4<0>;
v00000197e4de5fc0_0 .net *"_ivl_0", 0 0, L_00000197e4e98ba0;  1 drivers
v00000197e4de4da0_0 .net *"_ivl_4", 0 0, L_00000197e4e99d90;  1 drivers
v00000197e4de4800_0 .net *"_ivl_6", 0 0, L_00000197e4e983c0;  1 drivers
v00000197e4de41c0_0 .net *"_ivl_8", 0 0, L_00000197e4e992a0;  1 drivers
v00000197e4de4a80_0 .net "a", 0 0, L_00000197e4e7e6f0;  alias, 1 drivers
v00000197e4de5480_0 .net "b", 0 0, L_00000197e4e98e40;  alias, 1 drivers
v00000197e4de4b20_0 .net "c", 0 0, L_00000197e4e7f4b0;  alias, 1 drivers
v00000197e4de6740_0 .net "cout", 0 0, L_00000197e4e98350;  alias, 1 drivers
v00000197e4de4ee0_0 .net "sum", 0 0, L_00000197e4e993f0;  alias, 1 drivers
S_00000197e4d69d20 .scope module, "U_MUX_ALU_1bit" "MUX_ALU_1bit" 6 19, 8 2 0, S_00000197e4d69230;
 .timescale -9 -9;
    .port_info 0 /OUTPUT 1 "dataOut";
    .port_info 1 /INPUT 1 "e1";
    .port_info 2 /INPUT 1 "e2";
    .port_info 3 /INPUT 1 "e3";
    .port_info 4 /INPUT 1 "e4";
    .port_info 5 /INPUT 2 "sel";
L_00000197e4e16640 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000197e4de5020_0 .net/2u *"_ivl_0", 1 0, L_00000197e4e16640;  1 drivers
v00000197e4de52a0_0 .net *"_ivl_10", 0 0, L_00000197e4e7e8d0;  1 drivers
L_00000197e4e16718 .functor BUFT 1, C4<11>, C4<0>, C4<0>, C4<0>;
v00000197e4de6100_0 .net/2u *"_ivl_12", 1 0, L_00000197e4e16718;  1 drivers
v00000197e4de5520_0 .net *"_ivl_14", 0 0, L_00000197e4e7df70;  1 drivers
L_00000197e4e16760 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000197e4de6240_0 .net/2u *"_ivl_16", 0 0, L_00000197e4e16760;  1 drivers
v00000197e4de5840_0 .net *"_ivl_18", 0 0, L_00000197e4e7f410;  1 drivers
v00000197e4de67e0_0 .net *"_ivl_2", 0 0, L_00000197e4e7d610;  1 drivers
v00000197e4de55c0_0 .net *"_ivl_20", 0 0, L_00000197e4e7eb50;  1 drivers
v00000197e4de58e0_0 .net *"_ivl_22", 0 0, L_00000197e4e7d430;  1 drivers
L_00000197e4e16688 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v00000197e4de7dc0_0 .net/2u *"_ivl_4", 1 0, L_00000197e4e16688;  1 drivers
v00000197e4de6b00_0 .net *"_ivl_6", 0 0, L_00000197e4e7f2d0;  1 drivers
L_00000197e4e166d0 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v00000197e4de6ba0_0 .net/2u *"_ivl_8", 1 0, L_00000197e4e166d0;  1 drivers
v00000197e4de87c0_0 .net "dataOut", 0 0, L_00000197e4e7dc50;  alias, 1 drivers
v00000197e4de8360_0 .net "e1", 0 0, L_00000197e4e9bbc0;  alias, 1 drivers
v00000197e4de69c0_0 .net "e2", 0 0, L_00000197e4e9bd10;  alias, 1 drivers
v00000197e4de8ae0_0 .net "e3", 0 0, L_00000197e4e993f0;  alias, 1 drivers
v00000197e4de6a60_0 .net "e4", 0 0, L_00000197e4e99af0;  alias, 1 drivers
v00000197e4de6c40_0 .net "sel", 1 0, L_00000197e4df9970;  alias, 1 drivers
L_00000197e4e7d610 .cmp/eq 2, L_00000197e4df9970, L_00000197e4e16640;
L_00000197e4e7f2d0 .cmp/eq 2, L_00000197e4df9970, L_00000197e4e16688;
L_00000197e4e7e8d0 .cmp/eq 2, L_00000197e4df9970, L_00000197e4e166d0;
L_00000197e4e7df70 .cmp/eq 2, L_00000197e4df9970, L_00000197e4e16718;
L_00000197e4e7f410 .functor MUXZ 1, L_00000197e4e16760, L_00000197e4e99af0, L_00000197e4e7df70, C4<>;
L_00000197e4e7eb50 .functor MUXZ 1, L_00000197e4e7f410, L_00000197e4e993f0, L_00000197e4e7e8d0, C4<>;
L_00000197e4e7d430 .functor MUXZ 1, L_00000197e4e7eb50, L_00000197e4e9bd10, L_00000197e4e7f2d0, C4<>;
L_00000197e4e7dc50 .functor MUXZ 1, L_00000197e4e7d430, L_00000197e4e9bbc0, L_00000197e4e7d610, C4<>;
S_00000197e4d696e0 .scope module, "alu_28" "ALU_1bit" 4 42, 6 2 0, S_00000197e2e59af0;
 .timescale -9 -9;
    .port_info 0 /OUTPUT 1 "dataOut";
    .port_info 1 /OUTPUT 1 "cout";
    .port_info 2 /INPUT 1 "dataA";
    .port_info 3 /INPUT 1 "dataB";
    .port_info 4 /INPUT 1 "cin";
    .port_info 5 /INPUT 2 "sel";
    .port_info 6 /INPUT 1 "binvert";
    .port_info 7 /INPUT 1 "less";
L_00000197e4e99070 .functor AND 1, L_00000197e4e7ebf0, L_00000197e4e7ded0, C4<1>, C4<1>;
L_00000197e4e98970 .functor OR 1, L_00000197e4e7ebf0, L_00000197e4e7ded0, C4<0>, C4<0>;
L_00000197e4e98820 .functor XOR 1, L_00000197e4e7ded0, L_00000197e4df9470, C4<0>, C4<0>;
L_00000197e4e16958 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_00000197e4e98d60 .functor BUFZ 1, L_00000197e4e16958, C4<0>, C4<0>, C4<0>;
v00000197e4de6e20_0 .net "binvert", 0 0, L_00000197e4df9470;  alias, 1 drivers
v00000197e4de7140_0 .net "cin", 0 0, L_00000197e4e7e5b0;  1 drivers
v00000197e4de8a40_0 .net "cout", 0 0, L_00000197e4e984a0;  1 drivers
v00000197e4de6ec0_0 .net "dataA", 0 0, L_00000197e4e7ebf0;  1 drivers
v00000197e4de78c0_0 .net "dataB", 0 0, L_00000197e4e7ded0;  1 drivers
v00000197e4de7f00_0 .net "dataOut", 0 0, L_00000197e4e7e970;  1 drivers
v00000197e4de6f60_0 .net "e1", 0 0, L_00000197e4e99070;  1 drivers
v00000197e4de7a00_0 .net "e2", 0 0, L_00000197e4e98970;  1 drivers
v00000197e4de7280_0 .net "e3", 0 0, L_00000197e4e989e0;  1 drivers
v00000197e4de7b40_0 .net "e4", 0 0, L_00000197e4e98d60;  1 drivers
v00000197e4de7fa0_0 .net "less", 0 0, L_00000197e4e16958;  1 drivers
v00000197e4de80e0_0 .net "sel", 1 0, L_00000197e4df9970;  alias, 1 drivers
v00000197e4de8180_0 .net "temp", 0 0, L_00000197e4e98820;  1 drivers
S_00000197e4df8920 .scope module, "FullAdder" "FA" 6 15, 7 2 0, S_00000197e4d696e0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /OUTPUT 1 "cout";
    .port_info 4 /OUTPUT 1 "sum";
L_00000197e4e98580 .functor XOR 1, L_00000197e4e7ebf0, L_00000197e4e98820, C4<0>, C4<0>;
L_00000197e4e989e0 .functor XOR 1, L_00000197e4e98580, L_00000197e4e7e5b0, C4<0>, C4<0>;
L_00000197e4e98430 .functor AND 1, L_00000197e4e7ebf0, L_00000197e4e98820, C4<1>, C4<1>;
L_00000197e4e98f20 .functor XOR 1, L_00000197e4e7ebf0, L_00000197e4e98820, C4<0>, C4<0>;
L_00000197e4e999a0 .functor AND 1, L_00000197e4e7e5b0, L_00000197e4e98f20, C4<1>, C4<1>;
L_00000197e4e984a0 .functor OR 1, L_00000197e4e98430, L_00000197e4e999a0, C4<0>, C4<0>;
v00000197e4de7000_0 .net *"_ivl_0", 0 0, L_00000197e4e98580;  1 drivers
v00000197e4de8f40_0 .net *"_ivl_4", 0 0, L_00000197e4e98430;  1 drivers
v00000197e4de7460_0 .net *"_ivl_6", 0 0, L_00000197e4e98f20;  1 drivers
v00000197e4de7e60_0 .net *"_ivl_8", 0 0, L_00000197e4e999a0;  1 drivers
v00000197e4de8b80_0 .net "a", 0 0, L_00000197e4e7ebf0;  alias, 1 drivers
v00000197e4de76e0_0 .net "b", 0 0, L_00000197e4e98820;  alias, 1 drivers
v00000197e4de7640_0 .net "c", 0 0, L_00000197e4e7e5b0;  alias, 1 drivers
v00000197e4de7c80_0 .net "cout", 0 0, L_00000197e4e984a0;  alias, 1 drivers
v00000197e4de7d20_0 .net "sum", 0 0, L_00000197e4e989e0;  alias, 1 drivers
S_00000197e4df7e30 .scope module, "U_MUX_ALU_1bit" "MUX_ALU_1bit" 6 19, 8 2 0, S_00000197e4d696e0;
 .timescale -9 -9;
    .port_info 0 /OUTPUT 1 "dataOut";
    .port_info 1 /INPUT 1 "e1";
    .port_info 2 /INPUT 1 "e2";
    .port_info 3 /INPUT 1 "e3";
    .port_info 4 /INPUT 1 "e4";
    .port_info 5 /INPUT 2 "sel";
L_00000197e4e167f0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000197e4de8900_0 .net/2u *"_ivl_0", 1 0, L_00000197e4e167f0;  1 drivers
v00000197e4de7500_0 .net *"_ivl_10", 0 0, L_00000197e4e7e510;  1 drivers
L_00000197e4e168c8 .functor BUFT 1, C4<11>, C4<0>, C4<0>, C4<0>;
v00000197e4de8fe0_0 .net/2u *"_ivl_12", 1 0, L_00000197e4e168c8;  1 drivers
v00000197e4de8c20_0 .net *"_ivl_14", 0 0, L_00000197e4e7d2f0;  1 drivers
L_00000197e4e16910 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000197e4de6ce0_0 .net/2u *"_ivl_16", 0 0, L_00000197e4e16910;  1 drivers
v00000197e4de8d60_0 .net *"_ivl_18", 0 0, L_00000197e4e7f690;  1 drivers
v00000197e4de8540_0 .net *"_ivl_2", 0 0, L_00000197e4e7edd0;  1 drivers
v00000197e4de7320_0 .net *"_ivl_20", 0 0, L_00000197e4e7d750;  1 drivers
v00000197e4de70a0_0 .net *"_ivl_22", 0 0, L_00000197e4e7d250;  1 drivers
L_00000197e4e16838 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v00000197e4de7780_0 .net/2u *"_ivl_4", 1 0, L_00000197e4e16838;  1 drivers
v00000197e4de9120_0 .net *"_ivl_6", 0 0, L_00000197e4e7e1f0;  1 drivers
L_00000197e4e16880 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v00000197e4de9080_0 .net/2u *"_ivl_8", 1 0, L_00000197e4e16880;  1 drivers
v00000197e4de7aa0_0 .net "dataOut", 0 0, L_00000197e4e7e970;  alias, 1 drivers
v00000197e4de8cc0_0 .net "e1", 0 0, L_00000197e4e99070;  alias, 1 drivers
v00000197e4de8860_0 .net "e2", 0 0, L_00000197e4e98970;  alias, 1 drivers
v00000197e4de89a0_0 .net "e3", 0 0, L_00000197e4e989e0;  alias, 1 drivers
v00000197e4de7820_0 .net "e4", 0 0, L_00000197e4e98d60;  alias, 1 drivers
v00000197e4de6d80_0 .net "sel", 1 0, L_00000197e4df9970;  alias, 1 drivers
L_00000197e4e7edd0 .cmp/eq 2, L_00000197e4df9970, L_00000197e4e167f0;
L_00000197e4e7e1f0 .cmp/eq 2, L_00000197e4df9970, L_00000197e4e16838;
L_00000197e4e7e510 .cmp/eq 2, L_00000197e4df9970, L_00000197e4e16880;
L_00000197e4e7d2f0 .cmp/eq 2, L_00000197e4df9970, L_00000197e4e168c8;
L_00000197e4e7f690 .functor MUXZ 1, L_00000197e4e16910, L_00000197e4e98d60, L_00000197e4e7d2f0, C4<>;
L_00000197e4e7d750 .functor MUXZ 1, L_00000197e4e7f690, L_00000197e4e989e0, L_00000197e4e7e510, C4<>;
L_00000197e4e7d250 .functor MUXZ 1, L_00000197e4e7d750, L_00000197e4e98970, L_00000197e4e7e1f0, C4<>;
L_00000197e4e7e970 .functor MUXZ 1, L_00000197e4e7d250, L_00000197e4e99070, L_00000197e4e7edd0, C4<>;
S_00000197e4df71b0 .scope module, "alu_29" "ALU_1bit" 4 43, 6 2 0, S_00000197e2e59af0;
 .timescale -9 -9;
    .port_info 0 /OUTPUT 1 "dataOut";
    .port_info 1 /OUTPUT 1 "cout";
    .port_info 2 /INPUT 1 "dataA";
    .port_info 3 /INPUT 1 "dataB";
    .port_info 4 /INPUT 1 "cin";
    .port_info 5 /INPUT 2 "sel";
    .port_info 6 /INPUT 1 "binvert";
    .port_info 7 /INPUT 1 "less";
L_00000197e4e99150 .functor AND 1, L_00000197e4e7e650, L_00000197e4e7db10, C4<1>, C4<1>;
L_00000197e4e98b30 .functor OR 1, L_00000197e4e7e650, L_00000197e4e7db10, C4<0>, C4<0>;
L_00000197e4e98510 .functor XOR 1, L_00000197e4e7db10, L_00000197e4df9470, C4<0>, C4<0>;
L_00000197e4e16b08 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_00000197e4e98270 .functor BUFZ 1, L_00000197e4e16b08, C4<0>, C4<0>, C4<0>;
v00000197e4de9300_0 .net "binvert", 0 0, L_00000197e4df9470;  alias, 1 drivers
v00000197e4deb060_0 .net "cin", 0 0, L_00000197e4e7d7f0;  1 drivers
v00000197e4de9760_0 .net "cout", 0 0, L_00000197e4e99a80;  1 drivers
v00000197e4deaa20_0 .net "dataA", 0 0, L_00000197e4e7e650;  1 drivers
v00000197e4de9b20_0 .net "dataB", 0 0, L_00000197e4e7db10;  1 drivers
v00000197e4deade0_0 .net "dataOut", 0 0, L_00000197e4e7d6b0;  1 drivers
v00000197e4deaca0_0 .net "e1", 0 0, L_00000197e4e99150;  1 drivers
v00000197e4deb2e0_0 .net "e2", 0 0, L_00000197e4e98b30;  1 drivers
v00000197e4de9bc0_0 .net "e3", 0 0, L_00000197e4e99cb0;  1 drivers
v00000197e4dea3e0_0 .net "e4", 0 0, L_00000197e4e98270;  1 drivers
v00000197e4dea5c0_0 .net "less", 0 0, L_00000197e4e16b08;  1 drivers
v00000197e4dead40_0 .net "sel", 1 0, L_00000197e4df9970;  alias, 1 drivers
v00000197e4deaac0_0 .net "temp", 0 0, L_00000197e4e98510;  1 drivers
S_00000197e4df8dd0 .scope module, "FullAdder" "FA" 6 15, 7 2 0, S_00000197e4df71b0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /OUTPUT 1 "cout";
    .port_info 4 /OUTPUT 1 "sum";
L_00000197e4e99bd0 .functor XOR 1, L_00000197e4e7e650, L_00000197e4e98510, C4<0>, C4<0>;
L_00000197e4e99cb0 .functor XOR 1, L_00000197e4e99bd0, L_00000197e4e7d7f0, C4<0>, C4<0>;
L_00000197e4e99e00 .functor AND 1, L_00000197e4e7e650, L_00000197e4e98510, C4<1>, C4<1>;
L_00000197e4e99b60 .functor XOR 1, L_00000197e4e7e650, L_00000197e4e98510, C4<0>, C4<0>;
L_00000197e4e98740 .functor AND 1, L_00000197e4e7d7f0, L_00000197e4e99b60, C4<1>, C4<1>;
L_00000197e4e99a80 .functor OR 1, L_00000197e4e99e00, L_00000197e4e98740, C4<0>, C4<0>;
v00000197e4de8220_0 .net *"_ivl_0", 0 0, L_00000197e4e99bd0;  1 drivers
v00000197e4de84a0_0 .net *"_ivl_4", 0 0, L_00000197e4e99e00;  1 drivers
v00000197e4deaf20_0 .net *"_ivl_6", 0 0, L_00000197e4e99b60;  1 drivers
v00000197e4deb880_0 .net *"_ivl_8", 0 0, L_00000197e4e98740;  1 drivers
v00000197e4dea2a0_0 .net "a", 0 0, L_00000197e4e7e650;  alias, 1 drivers
v00000197e4deb740_0 .net "b", 0 0, L_00000197e4e98510;  alias, 1 drivers
v00000197e4dea660_0 .net "c", 0 0, L_00000197e4e7d7f0;  alias, 1 drivers
v00000197e4dea0c0_0 .net "cout", 0 0, L_00000197e4e99a80;  alias, 1 drivers
v00000197e4dea480_0 .net "sum", 0 0, L_00000197e4e99cb0;  alias, 1 drivers
S_00000197e4df8150 .scope module, "U_MUX_ALU_1bit" "MUX_ALU_1bit" 6 19, 8 2 0, S_00000197e4df71b0;
 .timescale -9 -9;
    .port_info 0 /OUTPUT 1 "dataOut";
    .port_info 1 /INPUT 1 "e1";
    .port_info 2 /INPUT 1 "e2";
    .port_info 3 /INPUT 1 "e3";
    .port_info 4 /INPUT 1 "e4";
    .port_info 5 /INPUT 2 "sel";
L_00000197e4e169a0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000197e4de9ee0_0 .net/2u *"_ivl_0", 1 0, L_00000197e4e169a0;  1 drivers
v00000197e4deafc0_0 .net *"_ivl_10", 0 0, L_00000197e4e7f870;  1 drivers
L_00000197e4e16a78 .functor BUFT 1, C4<11>, C4<0>, C4<0>, C4<0>;
v00000197e4de9f80_0 .net/2u *"_ivl_12", 1 0, L_00000197e4e16a78;  1 drivers
v00000197e4de9260_0 .net *"_ivl_14", 0 0, L_00000197e4e7de30;  1 drivers
L_00000197e4e16ac0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000197e4dea160_0 .net/2u *"_ivl_16", 0 0, L_00000197e4e16ac0;  1 drivers
v00000197e4de91c0_0 .net *"_ivl_18", 0 0, L_00000197e4e7d570;  1 drivers
v00000197e4dea980_0 .net *"_ivl_2", 0 0, L_00000197e4e7e290;  1 drivers
v00000197e4de96c0_0 .net *"_ivl_20", 0 0, L_00000197e4e7f5f0;  1 drivers
v00000197e4deb1a0_0 .net *"_ivl_22", 0 0, L_00000197e4e7d390;  1 drivers
L_00000197e4e169e8 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v00000197e4de9620_0 .net/2u *"_ivl_4", 1 0, L_00000197e4e169e8;  1 drivers
v00000197e4dea520_0 .net *"_ivl_6", 0 0, L_00000197e4e7f190;  1 drivers
L_00000197e4e16a30 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v00000197e4de9580_0 .net/2u *"_ivl_8", 1 0, L_00000197e4e16a30;  1 drivers
v00000197e4de9940_0 .net "dataOut", 0 0, L_00000197e4e7d6b0;  alias, 1 drivers
v00000197e4deb6a0_0 .net "e1", 0 0, L_00000197e4e99150;  alias, 1 drivers
v00000197e4de9e40_0 .net "e2", 0 0, L_00000197e4e98b30;  alias, 1 drivers
v00000197e4deac00_0 .net "e3", 0 0, L_00000197e4e99cb0;  alias, 1 drivers
v00000197e4deb100_0 .net "e4", 0 0, L_00000197e4e98270;  alias, 1 drivers
v00000197e4deb560_0 .net "sel", 1 0, L_00000197e4df9970;  alias, 1 drivers
L_00000197e4e7e290 .cmp/eq 2, L_00000197e4df9970, L_00000197e4e169a0;
L_00000197e4e7f190 .cmp/eq 2, L_00000197e4df9970, L_00000197e4e169e8;
L_00000197e4e7f870 .cmp/eq 2, L_00000197e4df9970, L_00000197e4e16a30;
L_00000197e4e7de30 .cmp/eq 2, L_00000197e4df9970, L_00000197e4e16a78;
L_00000197e4e7d570 .functor MUXZ 1, L_00000197e4e16ac0, L_00000197e4e98270, L_00000197e4e7de30, C4<>;
L_00000197e4e7f5f0 .functor MUXZ 1, L_00000197e4e7d570, L_00000197e4e99cb0, L_00000197e4e7f870, C4<>;
L_00000197e4e7d390 .functor MUXZ 1, L_00000197e4e7f5f0, L_00000197e4e98b30, L_00000197e4e7f190, C4<>;
L_00000197e4e7d6b0 .functor MUXZ 1, L_00000197e4e7d390, L_00000197e4e99150, L_00000197e4e7e290, C4<>;
S_00000197e4df7660 .scope module, "alu_30" "ALU_1bit" 4 44, 6 2 0, S_00000197e2e59af0;
 .timescale -9 -9;
    .port_info 0 /OUTPUT 1 "dataOut";
    .port_info 1 /OUTPUT 1 "cout";
    .port_info 2 /INPUT 1 "dataA";
    .port_info 3 /INPUT 1 "dataB";
    .port_info 4 /INPUT 1 "cin";
    .port_info 5 /INPUT 2 "sel";
    .port_info 6 /INPUT 1 "binvert";
    .port_info 7 /INPUT 1 "less";
L_00000197e4e98890 .functor AND 1, L_00000197e4e7ed30, L_00000197e4e7ee70, C4<1>, C4<1>;
L_00000197e4e99770 .functor OR 1, L_00000197e4e7ed30, L_00000197e4e7ee70, C4<0>, C4<0>;
L_00000197e4e99c40 .functor XOR 1, L_00000197e4e7ee70, L_00000197e4df9470, C4<0>, C4<0>;
L_00000197e4e16cb8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_00000197e4e98dd0 .functor BUFZ 1, L_00000197e4e16cb8, C4<0>, C4<0>, C4<0>;
v00000197e4dec320_0 .net "binvert", 0 0, L_00000197e4df9470;  alias, 1 drivers
v00000197e4ded9a0_0 .net "cin", 0 0, L_00000197e4e7e0b0;  1 drivers
v00000197e4dec0a0_0 .net "cout", 0 0, L_00000197e4e991c0;  1 drivers
v00000197e4ded180_0 .net "dataA", 0 0, L_00000197e4e7ed30;  1 drivers
v00000197e4dec640_0 .net "dataB", 0 0, L_00000197e4e7ee70;  1 drivers
v00000197e4decfa0_0 .net "dataOut", 0 0, L_00000197e4e7f910;  1 drivers
v00000197e4debba0_0 .net "e1", 0 0, L_00000197e4e98890;  1 drivers
v00000197e4ded900_0 .net "e2", 0 0, L_00000197e4e99770;  1 drivers
v00000197e4dede00_0 .net "e3", 0 0, L_00000197e4e99310;  1 drivers
v00000197e4dec280_0 .net "e4", 0 0, L_00000197e4e98dd0;  1 drivers
v00000197e4dedf40_0 .net "less", 0 0, L_00000197e4e16cb8;  1 drivers
v00000197e4dedea0_0 .net "sel", 1 0, L_00000197e4df9970;  alias, 1 drivers
v00000197e4dedae0_0 .net "temp", 0 0, L_00000197e4e99c40;  1 drivers
S_00000197e4df74d0 .scope module, "FullAdder" "FA" 6 15, 7 2 0, S_00000197e4df7660;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /OUTPUT 1 "cout";
    .port_info 4 /OUTPUT 1 "sum";
L_00000197e4e98cf0 .functor XOR 1, L_00000197e4e7ed30, L_00000197e4e99c40, C4<0>, C4<0>;
L_00000197e4e99310 .functor XOR 1, L_00000197e4e98cf0, L_00000197e4e7e0b0, C4<0>, C4<0>;
L_00000197e4e985f0 .functor AND 1, L_00000197e4e7ed30, L_00000197e4e99c40, C4<1>, C4<1>;
L_00000197e4e997e0 .functor XOR 1, L_00000197e4e7ed30, L_00000197e4e99c40, C4<0>, C4<0>;
L_00000197e4e98900 .functor AND 1, L_00000197e4e7e0b0, L_00000197e4e997e0, C4<1>, C4<1>;
L_00000197e4e991c0 .functor OR 1, L_00000197e4e985f0, L_00000197e4e98900, C4<0>, C4<0>;
v00000197e4dea340_0 .net *"_ivl_0", 0 0, L_00000197e4e98cf0;  1 drivers
v00000197e4de9c60_0 .net *"_ivl_4", 0 0, L_00000197e4e985f0;  1 drivers
v00000197e4dea020_0 .net *"_ivl_6", 0 0, L_00000197e4e997e0;  1 drivers
v00000197e4dea840_0 .net *"_ivl_8", 0 0, L_00000197e4e98900;  1 drivers
v00000197e4de9440_0 .net "a", 0 0, L_00000197e4e7ed30;  alias, 1 drivers
v00000197e4deae80_0 .net "b", 0 0, L_00000197e4e99c40;  alias, 1 drivers
v00000197e4dea200_0 .net "c", 0 0, L_00000197e4e7e0b0;  alias, 1 drivers
v00000197e4de9d00_0 .net "cout", 0 0, L_00000197e4e991c0;  alias, 1 drivers
v00000197e4deb240_0 .net "sum", 0 0, L_00000197e4e99310;  alias, 1 drivers
S_00000197e4df77f0 .scope module, "U_MUX_ALU_1bit" "MUX_ALU_1bit" 6 19, 8 2 0, S_00000197e4df7660;
 .timescale -9 -9;
    .port_info 0 /OUTPUT 1 "dataOut";
    .port_info 1 /INPUT 1 "e1";
    .port_info 2 /INPUT 1 "e2";
    .port_info 3 /INPUT 1 "e3";
    .port_info 4 /INPUT 1 "e4";
    .port_info 5 /INPUT 2 "sel";
L_00000197e4e16b50 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000197e4de93a0_0 .net/2u *"_ivl_0", 1 0, L_00000197e4e16b50;  1 drivers
v00000197e4deab60_0 .net *"_ivl_10", 0 0, L_00000197e4e7e010;  1 drivers
L_00000197e4e16c28 .functor BUFT 1, C4<11>, C4<0>, C4<0>, C4<0>;
v00000197e4deb4c0_0 .net/2u *"_ivl_12", 1 0, L_00000197e4e16c28;  1 drivers
v00000197e4deb380_0 .net *"_ivl_14", 0 0, L_00000197e4e7d890;  1 drivers
L_00000197e4e16c70 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000197e4de9da0_0 .net/2u *"_ivl_16", 0 0, L_00000197e4e16c70;  1 drivers
v00000197e4de94e0_0 .net *"_ivl_18", 0 0, L_00000197e4e7ec90;  1 drivers
v00000197e4deb600_0 .net *"_ivl_2", 0 0, L_00000197e4e7f730;  1 drivers
v00000197e4deb420_0 .net *"_ivl_20", 0 0, L_00000197e4e7f7d0;  1 drivers
v00000197e4dea700_0 .net *"_ivl_22", 0 0, L_00000197e4e7d930;  1 drivers
L_00000197e4e16b98 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v00000197e4deb7e0_0 .net/2u *"_ivl_4", 1 0, L_00000197e4e16b98;  1 drivers
v00000197e4dea7a0_0 .net *"_ivl_6", 0 0, L_00000197e4e7dd90;  1 drivers
L_00000197e4e16be0 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v00000197e4dea8e0_0 .net/2u *"_ivl_8", 1 0, L_00000197e4e16be0;  1 drivers
v00000197e4deb920_0 .net "dataOut", 0 0, L_00000197e4e7f910;  alias, 1 drivers
v00000197e4de9800_0 .net "e1", 0 0, L_00000197e4e98890;  alias, 1 drivers
v00000197e4de98a0_0 .net "e2", 0 0, L_00000197e4e99770;  alias, 1 drivers
v00000197e4de99e0_0 .net "e3", 0 0, L_00000197e4e99310;  alias, 1 drivers
v00000197e4de9a80_0 .net "e4", 0 0, L_00000197e4e98dd0;  alias, 1 drivers
v00000197e4decb40_0 .net "sel", 1 0, L_00000197e4df9970;  alias, 1 drivers
L_00000197e4e7f730 .cmp/eq 2, L_00000197e4df9970, L_00000197e4e16b50;
L_00000197e4e7dd90 .cmp/eq 2, L_00000197e4df9970, L_00000197e4e16b98;
L_00000197e4e7e010 .cmp/eq 2, L_00000197e4df9970, L_00000197e4e16be0;
L_00000197e4e7d890 .cmp/eq 2, L_00000197e4df9970, L_00000197e4e16c28;
L_00000197e4e7ec90 .functor MUXZ 1, L_00000197e4e16c70, L_00000197e4e98dd0, L_00000197e4e7d890, C4<>;
L_00000197e4e7f7d0 .functor MUXZ 1, L_00000197e4e7ec90, L_00000197e4e99310, L_00000197e4e7e010, C4<>;
L_00000197e4e7d930 .functor MUXZ 1, L_00000197e4e7f7d0, L_00000197e4e99770, L_00000197e4e7dd90, C4<>;
L_00000197e4e7f910 .functor MUXZ 1, L_00000197e4e7d930, L_00000197e4e98890, L_00000197e4e7f730, C4<>;
S_00000197e4df7980 .scope module, "alu_31" "ALU_1bit" 4 45, 6 2 0, S_00000197e2e59af0;
 .timescale -9 -9;
    .port_info 0 /OUTPUT 1 "dataOut";
    .port_info 1 /OUTPUT 1 "cout";
    .port_info 2 /INPUT 1 "dataA";
    .port_info 3 /INPUT 1 "dataB";
    .port_info 4 /INPUT 1 "cin";
    .port_info 5 /INPUT 2 "sel";
    .port_info 6 /INPUT 1 "binvert";
    .port_info 7 /INPUT 1 "less";
L_00000197e4e99620 .functor AND 1, L_00000197e4e81030, L_00000197e4e81cb0, C4<1>, C4<1>;
L_00000197e4e98a50 .functor OR 1, L_00000197e4e81030, L_00000197e4e81cb0, C4<0>, C4<0>;
L_00000197e4e990e0 .functor XOR 1, L_00000197e4e81cb0, L_00000197e4df9470, C4<0>, C4<0>;
L_00000197e4e16e68 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_00000197e4e99d20 .functor BUFZ 1, L_00000197e4e16e68, C4<0>, C4<0>, C4<0>;
v00000197e4dec500_0 .net "binvert", 0 0, L_00000197e4df9470;  alias, 1 drivers
v00000197e4decf00_0 .net "cin", 0 0, L_00000197e4e810d0;  1 drivers
v00000197e4ded360_0 .net "cout", 0 0, L_00000197e4e98ac0;  1 drivers
v00000197e4dedb80_0 .net "dataA", 0 0, L_00000197e4e81030;  1 drivers
v00000197e4dec820_0 .net "dataB", 0 0, L_00000197e4e81cb0;  1 drivers
v00000197e4decdc0_0 .net "dataOut", 0 0, L_00000197e4e81210;  1 drivers
v00000197e4dece60_0 .net "e1", 0 0, L_00000197e4e99620;  1 drivers
v00000197e4ded4a0_0 .net "e2", 0 0, L_00000197e4e98a50;  1 drivers
v00000197e4ded5e0_0 .net "e3", 0 0, L_00000197e4e99230;  1 drivers
v00000197e4ded680_0 .net "e4", 0 0, L_00000197e4e99d20;  1 drivers
v00000197e4ded040_0 .net "less", 0 0, L_00000197e4e16e68;  1 drivers
v00000197e4dec1e0_0 .net "sel", 1 0, L_00000197e4df9970;  alias, 1 drivers
v00000197e4ded720_0 .net "temp", 0 0, L_00000197e4e990e0;  1 drivers
S_00000197e4df8f60 .scope module, "FullAdder" "FA" 6 15, 7 2 0, S_00000197e4df7980;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /OUTPUT 1 "cout";
    .port_info 4 /OUTPUT 1 "sum";
L_00000197e4e99380 .functor XOR 1, L_00000197e4e81030, L_00000197e4e990e0, C4<0>, C4<0>;
L_00000197e4e99230 .functor XOR 1, L_00000197e4e99380, L_00000197e4e810d0, C4<0>, C4<0>;
L_00000197e4e99a10 .functor AND 1, L_00000197e4e81030, L_00000197e4e990e0, C4<1>, C4<1>;
L_00000197e4e98660 .functor XOR 1, L_00000197e4e81030, L_00000197e4e990e0, C4<0>, C4<0>;
L_00000197e4e99700 .functor AND 1, L_00000197e4e810d0, L_00000197e4e98660, C4<1>, C4<1>;
L_00000197e4e98ac0 .functor OR 1, L_00000197e4e99a10, L_00000197e4e99700, C4<0>, C4<0>;
v00000197e4decaa0_0 .net *"_ivl_0", 0 0, L_00000197e4e99380;  1 drivers
v00000197e4deda40_0 .net *"_ivl_4", 0 0, L_00000197e4e99a10;  1 drivers
v00000197e4dedc20_0 .net *"_ivl_6", 0 0, L_00000197e4e98660;  1 drivers
v00000197e4ded860_0 .net *"_ivl_8", 0 0, L_00000197e4e99700;  1 drivers
v00000197e4decc80_0 .net "a", 0 0, L_00000197e4e81030;  alias, 1 drivers
v00000197e4dec3c0_0 .net "b", 0 0, L_00000197e4e990e0;  alias, 1 drivers
v00000197e4dec460_0 .net "c", 0 0, L_00000197e4e810d0;  alias, 1 drivers
v00000197e4dec5a0_0 .net "cout", 0 0, L_00000197e4e98ac0;  alias, 1 drivers
v00000197e4decd20_0 .net "sum", 0 0, L_00000197e4e99230;  alias, 1 drivers
S_00000197e4df8ab0 .scope module, "U_MUX_ALU_1bit" "MUX_ALU_1bit" 6 19, 8 2 0, S_00000197e4df7980;
 .timescale -9 -9;
    .port_info 0 /OUTPUT 1 "dataOut";
    .port_info 1 /INPUT 1 "e1";
    .port_info 2 /INPUT 1 "e2";
    .port_info 3 /INPUT 1 "e3";
    .port_info 4 /INPUT 1 "e4";
    .port_info 5 /INPUT 2 "sel";
L_00000197e4e16d00 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000197e4dee080_0 .net/2u *"_ivl_0", 1 0, L_00000197e4e16d00;  1 drivers
v00000197e4dec8c0_0 .net *"_ivl_10", 0 0, L_00000197e4e7e150;  1 drivers
L_00000197e4e16dd8 .functor BUFT 1, C4<11>, C4<0>, C4<0>, C4<0>;
v00000197e4ded540_0 .net/2u *"_ivl_12", 1 0, L_00000197e4e16dd8;  1 drivers
v00000197e4ded220_0 .net *"_ivl_14", 0 0, L_00000197e4e7f9b0;  1 drivers
L_00000197e4e16e20 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000197e4debec0_0 .net/2u *"_ivl_16", 0 0, L_00000197e4e16e20;  1 drivers
v00000197e4deb9c0_0 .net *"_ivl_18", 0 0, L_00000197e4e81ad0;  1 drivers
v00000197e4debe20_0 .net *"_ivl_2", 0 0, L_00000197e4e7e3d0;  1 drivers
v00000197e4ded2c0_0 .net *"_ivl_20", 0 0, L_00000197e4e7faf0;  1 drivers
v00000197e4debd80_0 .net *"_ivl_22", 0 0, L_00000197e4e80090;  1 drivers
L_00000197e4e16d48 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v00000197e4debf60_0 .net/2u *"_ivl_4", 1 0, L_00000197e4e16d48;  1 drivers
v00000197e4dec6e0_0 .net *"_ivl_6", 0 0, L_00000197e4e7ef10;  1 drivers
L_00000197e4e16d90 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v00000197e4ded400_0 .net/2u *"_ivl_8", 1 0, L_00000197e4e16d90;  1 drivers
v00000197e4dec780_0 .net "dataOut", 0 0, L_00000197e4e81210;  alias, 1 drivers
v00000197e4dedd60_0 .net "e1", 0 0, L_00000197e4e99620;  alias, 1 drivers
v00000197e4decbe0_0 .net "e2", 0 0, L_00000197e4e98a50;  alias, 1 drivers
v00000197e4debc40_0 .net "e3", 0 0, L_00000197e4e99230;  alias, 1 drivers
v00000197e4dec000_0 .net "e4", 0 0, L_00000197e4e99d20;  alias, 1 drivers
v00000197e4deba60_0 .net "sel", 1 0, L_00000197e4df9970;  alias, 1 drivers
L_00000197e4e7e3d0 .cmp/eq 2, L_00000197e4df9970, L_00000197e4e16d00;
L_00000197e4e7ef10 .cmp/eq 2, L_00000197e4df9970, L_00000197e4e16d48;
L_00000197e4e7e150 .cmp/eq 2, L_00000197e4df9970, L_00000197e4e16d90;
L_00000197e4e7f9b0 .cmp/eq 2, L_00000197e4df9970, L_00000197e4e16dd8;
L_00000197e4e81ad0 .functor MUXZ 1, L_00000197e4e16e20, L_00000197e4e99d20, L_00000197e4e7f9b0, C4<>;
L_00000197e4e7faf0 .functor MUXZ 1, L_00000197e4e81ad0, L_00000197e4e99230, L_00000197e4e7e150, C4<>;
L_00000197e4e80090 .functor MUXZ 1, L_00000197e4e7faf0, L_00000197e4e98a50, L_00000197e4e7ef10, C4<>;
L_00000197e4e81210 .functor MUXZ 1, L_00000197e4e80090, L_00000197e4e99620, L_00000197e4e7e3d0, C4<>;
S_00000197e4df7fc0 .scope module, "alu_32" "ALU_MSB" 4 46, 9 2 0, S_00000197e2e59af0;
 .timescale -9 -9;
    .port_info 0 /OUTPUT 1 "dataOut";
    .port_info 1 /OUTPUT 1 "set";
    .port_info 2 /OUTPUT 1 "cout";
    .port_info 3 /INPUT 1 "dataA";
    .port_info 4 /INPUT 1 "dataB";
    .port_info 5 /INPUT 1 "cin";
    .port_info 6 /INPUT 2 "sel";
    .port_info 7 /INPUT 1 "binvert";
    .port_info 8 /INPUT 1 "less";
L_00000197e4e986d0 .functor AND 1, L_00000197e4e81c10, L_00000197e4e81990, C4<1>, C4<1>;
L_00000197e4e98f90 .functor OR 1, L_00000197e4e81c10, L_00000197e4e81990, C4<0>, C4<0>;
L_00000197e4e99460 .functor XOR 1, L_00000197e4e81990, L_00000197e4df9470, C4<0>, C4<0>;
L_00000197e4e17018 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_00000197e4e99000 .functor BUFZ 1, L_00000197e4e17018, C4<0>, C4<0>, C4<0>;
L_00000197e4e99540 .functor BUFZ 1, L_00000197e4e987b0, C4<0>, C4<0>, C4<0>;
v00000197e4deea80_0 .net "binvert", 0 0, L_00000197e4df9470;  alias, 1 drivers
v00000197e4dee1c0_0 .net "cin", 0 0, L_00000197e4e81e90;  1 drivers
v00000197e4dee3a0_0 .net "cout", 0 0, L_00000197e4e98eb0;  alias, 1 drivers
v00000197e4deec60_0 .net "dataA", 0 0, L_00000197e4e81c10;  1 drivers
v00000197e4deed00_0 .net "dataB", 0 0, L_00000197e4e81990;  1 drivers
v00000197e4dee4e0_0 .net "dataOut", 0 0, L_00000197e4e7fb90;  1 drivers
v00000197e4dfd7f0_0 .net "e1", 0 0, L_00000197e4e986d0;  1 drivers
v00000197e4dfda70_0 .net "e2", 0 0, L_00000197e4e98f90;  1 drivers
v00000197e4dfc8f0_0 .net "e3", 0 0, L_00000197e4e987b0;  1 drivers
v00000197e4dfd890_0 .net "e4", 0 0, L_00000197e4e99000;  1 drivers
v00000197e4dfdb10_0 .net "less", 0 0, L_00000197e4e17018;  1 drivers
v00000197e4dfca30_0 .net "sel", 1 0, L_00000197e4df9970;  alias, 1 drivers
v00000197e4dfcf30_0 .net "set", 0 0, L_00000197e4e99540;  alias, 1 drivers
v00000197e4dfc350_0 .net "temp", 0 0, L_00000197e4e99460;  1 drivers
S_00000197e4df7b10 .scope module, "FullAdder" "FA" 9 15, 7 2 0, S_00000197e4df7fc0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /OUTPUT 1 "cout";
    .port_info 4 /OUTPUT 1 "sum";
L_00000197e4e98c10 .functor XOR 1, L_00000197e4e81c10, L_00000197e4e99460, C4<0>, C4<0>;
L_00000197e4e987b0 .functor XOR 1, L_00000197e4e98c10, L_00000197e4e81e90, C4<0>, C4<0>;
L_00000197e4e98c80 .functor AND 1, L_00000197e4e81c10, L_00000197e4e99460, C4<1>, C4<1>;
L_00000197e4e994d0 .functor XOR 1, L_00000197e4e81c10, L_00000197e4e99460, C4<0>, C4<0>;
L_00000197e4e982e0 .functor AND 1, L_00000197e4e81e90, L_00000197e4e994d0, C4<1>, C4<1>;
L_00000197e4e98eb0 .functor OR 1, L_00000197e4e98c80, L_00000197e4e982e0, C4<0>, C4<0>;
v00000197e4dedfe0_0 .net *"_ivl_0", 0 0, L_00000197e4e98c10;  1 drivers
v00000197e4dec140_0 .net *"_ivl_4", 0 0, L_00000197e4e98c80;  1 drivers
v00000197e4ded7c0_0 .net *"_ivl_6", 0 0, L_00000197e4e994d0;  1 drivers
v00000197e4dec960_0 .net *"_ivl_8", 0 0, L_00000197e4e982e0;  1 drivers
v00000197e4dedcc0_0 .net "a", 0 0, L_00000197e4e81c10;  alias, 1 drivers
v00000197e4debb00_0 .net "b", 0 0, L_00000197e4e99460;  alias, 1 drivers
v00000197e4deca00_0 .net "c", 0 0, L_00000197e4e81e90;  alias, 1 drivers
v00000197e4debce0_0 .net "cout", 0 0, L_00000197e4e98eb0;  alias, 1 drivers
v00000197e4ded0e0_0 .net "sum", 0 0, L_00000197e4e987b0;  alias, 1 drivers
S_00000197e4df8600 .scope module, "U_MUX_ALU_1bit" "MUX_ALU_1bit" 9 20, 8 2 0, S_00000197e4df7fc0;
 .timescale -9 -9;
    .port_info 0 /OUTPUT 1 "dataOut";
    .port_info 1 /INPUT 1 "e1";
    .port_info 2 /INPUT 1 "e2";
    .port_info 3 /INPUT 1 "e3";
    .port_info 4 /INPUT 1 "e4";
    .port_info 5 /INPUT 2 "sel";
L_00000197e4e16eb0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000197e4dee580_0 .net/2u *"_ivl_0", 1 0, L_00000197e4e16eb0;  1 drivers
v00000197e4dee620_0 .net *"_ivl_10", 0 0, L_00000197e4e818f0;  1 drivers
L_00000197e4e16f88 .functor BUFT 1, C4<11>, C4<0>, C4<0>, C4<0>;
v00000197e4dee6c0_0 .net/2u *"_ivl_12", 1 0, L_00000197e4e16f88;  1 drivers
v00000197e4deeee0_0 .net *"_ivl_14", 0 0, L_00000197e4e82070;  1 drivers
L_00000197e4e16fd0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000197e4deeda0_0 .net/2u *"_ivl_16", 0 0, L_00000197e4e16fd0;  1 drivers
v00000197e4deee40_0 .net *"_ivl_18", 0 0, L_00000197e4e80630;  1 drivers
v00000197e4dee800_0 .net *"_ivl_2", 0 0, L_00000197e4e81670;  1 drivers
v00000197e4dee760_0 .net *"_ivl_20", 0 0, L_00000197e4e801d0;  1 drivers
v00000197e4deef80_0 .net *"_ivl_22", 0 0, L_00000197e4e81d50;  1 drivers
L_00000197e4e16ef8 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v00000197e4dee260_0 .net/2u *"_ivl_4", 1 0, L_00000197e4e16ef8;  1 drivers
v00000197e4deebc0_0 .net *"_ivl_6", 0 0, L_00000197e4e809f0;  1 drivers
L_00000197e4e16f40 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v00000197e4dee8a0_0 .net/2u *"_ivl_8", 1 0, L_00000197e4e16f40;  1 drivers
v00000197e4deeb20_0 .net "dataOut", 0 0, L_00000197e4e7fb90;  alias, 1 drivers
v00000197e4dee440_0 .net "e1", 0 0, L_00000197e4e986d0;  alias, 1 drivers
v00000197e4def020_0 .net "e2", 0 0, L_00000197e4e98f90;  alias, 1 drivers
v00000197e4dee940_0 .net "e3", 0 0, L_00000197e4e987b0;  alias, 1 drivers
v00000197e4dee300_0 .net "e4", 0 0, L_00000197e4e99000;  alias, 1 drivers
v00000197e4dee9e0_0 .net "sel", 1 0, L_00000197e4df9970;  alias, 1 drivers
L_00000197e4e81670 .cmp/eq 2, L_00000197e4df9970, L_00000197e4e16eb0;
L_00000197e4e809f0 .cmp/eq 2, L_00000197e4df9970, L_00000197e4e16ef8;
L_00000197e4e818f0 .cmp/eq 2, L_00000197e4df9970, L_00000197e4e16f40;
L_00000197e4e82070 .cmp/eq 2, L_00000197e4df9970, L_00000197e4e16f88;
L_00000197e4e80630 .functor MUXZ 1, L_00000197e4e16fd0, L_00000197e4e99000, L_00000197e4e82070, C4<>;
L_00000197e4e801d0 .functor MUXZ 1, L_00000197e4e80630, L_00000197e4e987b0, L_00000197e4e818f0, C4<>;
L_00000197e4e81d50 .functor MUXZ 1, L_00000197e4e801d0, L_00000197e4e98f90, L_00000197e4e809f0, C4<>;
L_00000197e4e7fb90 .functor MUXZ 1, L_00000197e4e81d50, L_00000197e4e986d0, L_00000197e4e81670, C4<>;
S_00000197e4df82e0 .scope module, "ALUCTL" "alu_ctl" 3 85, 10 11 0, S_00000197e2e59960;
 .timescale -9 -9;
    .port_info 0 /INPUT 2 "ALUOp";
    .port_info 1 /INPUT 6 "Funct";
    .port_info 2 /OUTPUT 3 "ALUOperation";
    .port_info 3 /OUTPUT 1 "Divu";
    .port_info 4 /OUTPUT 2 "sel";
P_00000197e2e36810 .param/l "ALU_add" 0 10 33, C4<010>;
P_00000197e2e36848 .param/l "ALU_and" 0 10 35, C4<000>;
P_00000197e2e36880 .param/l "ALU_div" 0 10 40, C4<100>;
P_00000197e2e368b8 .param/l "ALU_or" 0 10 36, C4<001>;
P_00000197e2e368f0 .param/l "ALU_sll" 0 10 39, C4<011>;
P_00000197e2e36928 .param/l "ALU_slt" 0 10 37, C4<111>;
P_00000197e2e36960 .param/l "ALU_sub" 0 10 34, C4<110>;
P_00000197e2e36998 .param/l "F_add" 0 10 22, C4<100000>;
P_00000197e2e369d0 .param/l "F_and" 0 10 24, C4<100100>;
P_00000197e2e36a08 .param/l "F_div" 0 10 28, C4<011011>;
P_00000197e2e36a40 .param/l "F_mfhi" 0 10 29, C4<001010>;
P_00000197e2e36a78 .param/l "F_mflo" 0 10 30, C4<001100>;
P_00000197e2e36ab0 .param/l "F_or" 0 10 25, C4<100101>;
P_00000197e2e36ae8 .param/l "F_sll" 0 10 27, C4<000000>;
P_00000197e2e36b20 .param/l "F_slt" 0 10 26, C4<101010>;
P_00000197e2e36b58 .param/l "F_sub" 0 10 23, C4<100010>;
v00000197e4dfbf90_0 .net "ALUOp", 1 0, L_00000197e4df9c90;  1 drivers
v00000197e4dfd4d0_0 .var "ALUOperation", 2 0;
v00000197e4dfc670_0 .var "Divu", 0 0;
v00000197e4dfd110_0 .net "Funct", 5 0, v00000197e4dff5f0_0;  alias, 1 drivers
v00000197e4dfbbd0_0 .var "sel", 1 0;
E_00000197e4d1a8c0 .event anyedge, v00000197e4dfd110_0, v00000197e4dfbf90_0;
S_00000197e4df7ca0 .scope module, "ALUMUX" "mux2" 3 67, 11 5 0, S_00000197e2e59960;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "sel";
    .port_info 1 /INPUT 32 "a";
    .port_info 2 /INPUT 32 "b";
    .port_info 3 /OUTPUT 32 "y";
P_00000197e4d1c900 .param/l "bitwidth" 0 11 6, +C4<00000000000000000000000000100000>;
v00000197e4dfd1b0_0 .net "a", 31 0, v00000197e4dffaf0_0;  alias, 1 drivers
v00000197e4dfcfd0_0 .net "b", 31 0, v00000197e4dff050_0;  alias, 1 drivers
v00000197e4dfcc10_0 .net "sel", 0 0, L_00000197e4df9ab0;  1 drivers
v00000197e4dfd930_0 .net "y", 31 0, L_00000197e4dfa690;  alias, 1 drivers
L_00000197e4dfa690 .functor MUXZ 32, v00000197e4dffaf0_0, v00000197e4dff050_0, L_00000197e4df9ab0, C4<>;
S_00000197e4df8470 .scope module, "BRADD" "add32" 3 77, 12 5 0, S_00000197e2e59960;
 .timescale -9 -9;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 32 "result";
v00000197e4dfd390_0 .net "a", 31 0, v00000197e4dfea10_0;  alias, 1 drivers
v00000197e4dfbc70_0 .net "b", 31 0, L_00000197e4e08e70;  alias, 1 drivers
v00000197e4dfd6b0_0 .net "result", 31 0, L_00000197e4dfa870;  alias, 1 drivers
L_00000197e4dfa870 .arith/sum 32, v00000197e4dfea10_0, L_00000197e4e08e70;
S_00000197e4df8790 .scope module, "CTL" "control_pipelined" 3 83, 13 18 0, S_00000197e2e59960;
 .timescale -9 -9;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /OUTPUT 1 "RegDst";
    .port_info 2 /OUTPUT 1 "ALUSrc";
    .port_info 3 /OUTPUT 1 "MemtoReg";
    .port_info 4 /OUTPUT 1 "RegWrite";
    .port_info 5 /OUTPUT 1 "MemRead";
    .port_info 6 /OUTPUT 1 "MemWrite";
    .port_info 7 /OUTPUT 1 "Branch";
    .port_info 8 /OUTPUT 1 "Jump";
    .port_info 9 /OUTPUT 2 "ALUOp";
    .port_info 10 /OUTPUT 1 "ExtendSel";
P_00000197e4df8c40 .param/l "ADDIU" 0 13 26, C4<001001>;
P_00000197e4df8c78 .param/l "BEQ" 0 13 29, C4<000100>;
P_00000197e4df8cb0 .param/l "BNE" 0 13 30, C4<000101>;
P_00000197e4df8ce8 .param/l "J" 0 13 31, C4<000010>;
P_00000197e4df8d20 .param/l "LW" 0 13 27, C4<100011>;
P_00000197e4df8d58 .param/l "R_FORMAT" 0 13 25, C4<000000>;
P_00000197e4df8d90 .param/l "SW" 0 13 28, C4<101011>;
v00000197e4dfc170_0 .var "ALUOp", 1 0;
v00000197e4dfc7b0_0 .var "ALUSrc", 0 0;
v00000197e4dfd070_0 .var "Branch", 0 0;
v00000197e4dfc990_0 .var "ExtendSel", 0 0;
v00000197e4dfd9d0_0 .var "Jump", 0 0;
v00000197e4dfdcf0_0 .var "MemRead", 0 0;
v00000197e4dfd250_0 .var "MemWrite", 0 0;
v00000197e4dfbef0_0 .var "MemtoReg", 0 0;
v00000197e4dfccb0_0 .var "RegDst", 0 0;
v00000197e4dfcdf0_0 .var "RegWrite", 0 0;
v00000197e4dfbe50_0 .net "opcode", 5 0, L_00000197e4e081f0;  alias, 1 drivers
E_00000197e4d1c580 .event anyedge, v00000197e4dfbe50_0;
S_00000197e4df7340 .scope module, "DatMem" "memory" 3 81, 14 15 0, S_00000197e2e59960;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "MemRead";
    .port_info 2 /INPUT 1 "MemWrite";
    .port_info 3 /INPUT 32 "wd";
    .port_info 4 /INPUT 32 "addr";
    .port_info 5 /OUTPUT 32 "rd";
v00000197e4dfbdb0_0 .net "MemRead", 0 0, L_00000197e4dfaa50;  1 drivers
v00000197e4dfb9f0_0 .net "MemWrite", 0 0, L_00000197e4dfb4f0;  1 drivers
L_00000197e4e13790 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000197e4dfdd90_0 .net *"_ivl_10", 0 0, L_00000197e4e13790;  1 drivers
L_00000197e4e137d8 .functor BUFT 1, C4<000000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v00000197e4dfd2f0_0 .net/2u *"_ivl_11", 32 0, L_00000197e4e137d8;  1 drivers
v00000197e4dfc3f0_0 .net *"_ivl_13", 32 0, L_00000197e4dfa730;  1 drivers
v00000197e4dfd570_0 .net *"_ivl_16", 7 0, L_00000197e4df9f10;  1 drivers
v00000197e4dfdf70_0 .net *"_ivl_18", 32 0, L_00000197e4dfa910;  1 drivers
v00000197e4dfe010_0 .net *"_ivl_2", 7 0, L_00000197e4df9a10;  1 drivers
L_00000197e4e13820 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000197e4dfc850_0 .net *"_ivl_21", 0 0, L_00000197e4e13820;  1 drivers
L_00000197e4e13868 .functor BUFT 1, C4<000000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v00000197e4dfbb30_0 .net/2u *"_ivl_22", 32 0, L_00000197e4e13868;  1 drivers
v00000197e4dfc490_0 .net *"_ivl_24", 32 0, L_00000197e4dfaf50;  1 drivers
v00000197e4dfe150_0 .net *"_ivl_27", 7 0, L_00000197e4dfaaf0;  1 drivers
v00000197e4dfba90_0 .net *"_ivl_29", 32 0, L_00000197e4dfb3b0;  1 drivers
L_00000197e4e138b0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000197e4dfc0d0_0 .net *"_ivl_32", 0 0, L_00000197e4e138b0;  1 drivers
L_00000197e4e138f8 .functor BUFT 1, C4<000000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v00000197e4dfc210_0 .net/2u *"_ivl_33", 32 0, L_00000197e4e138f8;  1 drivers
v00000197e4dfc2b0_0 .net *"_ivl_35", 32 0, L_00000197e4dfb270;  1 drivers
v00000197e4dfc530_0 .net *"_ivl_5", 7 0, L_00000197e4df9650;  1 drivers
v00000197e4dfc5d0_0 .net *"_ivl_7", 32 0, L_00000197e4df93d0;  1 drivers
v00000197e4dfc710_0 .net "addr", 31 0, v00000197e4dff4b0_0;  alias, 1 drivers
v00000197e4dfff50_0 .net "clk", 0 0, v00000197e4e05db0_0;  alias, 1 drivers
v00000197e4dff870 .array "mem_array", 1023 0, 7 0;
v00000197e4dfedd0_0 .var "rd", 31 0;
v00000197e4dffeb0_0 .net "wd", 31 0, v00000197e4e00950_0;  alias, 1 drivers
E_00000197e4d1c000 .event posedge, v00000197e4dfff50_0;
E_00000197e4d1c280/0 .event anyedge, L_00000197e4dfaaf0, L_00000197e4df9f10, L_00000197e4df9650, L_00000197e4df9a10;
E_00000197e4d1c280/1 .event anyedge, v00000197e4dfbdb0_0;
E_00000197e4d1c280 .event/or E_00000197e4d1c280/0, E_00000197e4d1c280/1;
L_00000197e4df9a10 .array/port v00000197e4dff870, v00000197e4dff4b0_0;
L_00000197e4df9650 .array/port v00000197e4dff870, L_00000197e4dfa730;
L_00000197e4df93d0 .concat [ 32 1 0 0], v00000197e4dff4b0_0, L_00000197e4e13790;
L_00000197e4dfa730 .arith/sum 33, L_00000197e4df93d0, L_00000197e4e137d8;
L_00000197e4df9f10 .array/port v00000197e4dff870, L_00000197e4dfaf50;
L_00000197e4dfa910 .concat [ 32 1 0 0], v00000197e4dff4b0_0, L_00000197e4e13820;
L_00000197e4dfaf50 .arith/sum 33, L_00000197e4dfa910, L_00000197e4e13868;
L_00000197e4dfaaf0 .array/port v00000197e4dff870, L_00000197e4dfb270;
L_00000197e4dfb3b0 .concat [ 32 1 0 0], v00000197e4dff4b0_0, L_00000197e4e138b0;
L_00000197e4dfb270 .arith/sum 33, L_00000197e4dfb3b0, L_00000197e4e138f8;
S_00000197e4e094f0 .scope module, "Divider" "Divider" 3 95, 15 2 0, S_00000197e2e59960;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "dataA";
    .port_info 2 /INPUT 32 "dataB";
    .port_info 3 /OUTPUT 64 "dataOut";
    .port_info 4 /INPUT 1 "Divu";
    .port_info 5 /INPUT 1 "reset";
P_00000197e2d97bf0 .param/l "DIVU" 0 15 14, C4<011011>;
P_00000197e2d97c28 .param/l "OUT" 0 15 15, C4<111111>;
L_00000197e4e99690 .functor BUFZ 64, v00000197e4e00310_0, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000>;
v00000197e4dff9b0_0 .net "Divu", 0 0, v00000197e4dfc670_0;  alias, 1 drivers
v00000197e4e004f0_0 .net "clk", 0 0, v00000197e4e05db0_0;  alias, 1 drivers
v00000197e4e00130_0 .net "dataA", 31 0, v00000197e4e00090_0;  alias, 1 drivers
v00000197e4e00270_0 .net "dataB", 31 0, v00000197e4dffaf0_0;  alias, 1 drivers
v00000197e4dffa50_0 .net "dataOut", 63 0, L_00000197e4e99690;  alias, 1 drivers
v00000197e4dffff0_0 .net "reset", 0 0, o00000197e4d82628;  alias, 0 drivers
v00000197e4e00310_0 .var "temp", 63 0;
E_00000197e4d1c080/0 .event anyedge, v00000197e4dffff0_0;
E_00000197e4d1c080/1 .event posedge, v00000197e4dfff50_0;
E_00000197e4d1c080 .event/or E_00000197e4d1c080/0, E_00000197e4d1c080/1;
S_00000197e4e09b30 .scope module, "EXTENDMUX" "mux2" 3 73, 11 5 0, S_00000197e2e59960;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "sel";
    .port_info 1 /INPUT 32 "a";
    .port_info 2 /INPUT 32 "b";
    .port_info 3 /OUTPUT 32 "y";
P_00000197e4d1c980 .param/l "bitwidth" 0 11 6, +C4<00000000000000000000000000100000>;
v00000197e4dfe8d0_0 .net "a", 31 0, L_00000197e4dfb950;  alias, 1 drivers
v00000197e4dfeab0_0 .net "b", 31 0, L_00000197e4dfa230;  alias, 1 drivers
v00000197e4dff7d0_0 .net "sel", 0 0, v00000197e4dfc990_0;  alias, 1 drivers
v00000197e4e003b0_0 .net "y", 31 0, L_00000197e4df91f0;  alias, 1 drivers
L_00000197e4df91f0 .functor MUXZ 32, L_00000197e4dfb950, L_00000197e4dfa230, v00000197e4dfc990_0, C4<>;
S_00000197e4e0adf0 .scope module, "EX_MEM_Reg" "EX_MEM" 3 106, 16 2 0, S_00000197e2e59960;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "en_reg";
    .port_info 3 /OUTPUT 2 "WB_out";
    .port_info 4 /OUTPUT 2 "MEM_out";
    .port_info 5 /OUTPUT 32 "alu_out";
    .port_info 6 /OUTPUT 32 "RD2_out";
    .port_info 7 /OUTPUT 5 "WN_out";
    .port_info 8 /INPUT 2 "WB_in";
    .port_info 9 /INPUT 2 "MEM_in";
    .port_info 10 /INPUT 32 "alu_in";
    .port_info 11 /INPUT 32 "RD2_in";
    .port_info 12 /INPUT 5 "WN_in";
v00000197e4e008b0_0 .net "MEM_in", 1 0, v00000197e4dfe3d0_0;  alias, 1 drivers
v00000197e4dff2d0_0 .var "MEM_out", 1 0;
v00000197e4dffd70_0 .net "RD2_in", 31 0, v00000197e4dffaf0_0;  alias, 1 drivers
v00000197e4e00950_0 .var "RD2_out", 31 0;
v00000197e4dffc30_0 .net "WB_in", 1 0, v00000197e4dffb90_0;  alias, 1 drivers
v00000197e4dff370_0 .var "WB_out", 1 0;
v00000197e4dfe1f0_0 .net "WN_in", 4 0, L_00000197e4dfac30;  alias, 1 drivers
v00000197e4e00450_0 .var "WN_out", 4 0;
v00000197e4dff690_0 .net "alu_in", 31 0, L_00000197e4dfaeb0;  alias, 1 drivers
v00000197e4dff4b0_0 .var "alu_out", 31 0;
v00000197e4dfeb50_0 .net "clk", 0 0, v00000197e4e05db0_0;  alias, 1 drivers
L_00000197e4e17138 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v00000197e4dfebf0_0 .net "en_reg", 0 0, L_00000197e4e17138;  1 drivers
v00000197e4dfee70_0 .net "rst", 0 0, v00000197e4e05e50_0;  alias, 1 drivers
S_00000197e4e0af80 .scope module, "HiLo" "HiLo" 3 97, 17 2 0, S_00000197e2e59960;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 64 "DivAns";
    .port_info 2 /OUTPUT 32 "HiOut";
    .port_info 3 /OUTPUT 32 "LoOut";
    .port_info 4 /INPUT 1 "reset";
v00000197e4dff0f0_0 .net "DivAns", 63 0, L_00000197e4e99690;  alias, 1 drivers
v00000197e4dfe290_0 .var "HiLo", 63 0;
v00000197e4dfec90_0 .net "HiOut", 31 0, L_00000197e4e7fd70;  alias, 1 drivers
v00000197e4e001d0_0 .net "LoOut", 31 0, L_00000197e4e81490;  alias, 1 drivers
v00000197e4dfed30_0 .net "clk", 0 0, v00000197e4e05db0_0;  alias, 1 drivers
v00000197e4e00590_0 .net "reset", 0 0, o00000197e4d82628;  alias, 0 drivers
L_00000197e4e7fd70 .part v00000197e4dfe290_0, 32, 32;
L_00000197e4e81490 .part v00000197e4dfe290_0, 0, 32;
S_00000197e4e09680 .scope module, "ID_EX_Reg" "ID_EX" 3 101, 18 2 0, S_00000197e2e59960;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "en_reg";
    .port_info 3 /OUTPUT 2 "WB_out";
    .port_info 4 /OUTPUT 2 "MEM_out";
    .port_info 5 /OUTPUT 4 "EX_out";
    .port_info 6 /OUTPUT 5 "shamt_out";
    .port_info 7 /OUTPUT 6 "funct_out";
    .port_info 8 /OUTPUT 32 "RD1_out";
    .port_info 9 /OUTPUT 32 "RD2_out";
    .port_info 10 /OUTPUT 32 "immed_out";
    .port_info 11 /OUTPUT 5 "rt_out";
    .port_info 12 /OUTPUT 5 "rd_out";
    .port_info 13 /INPUT 2 "WB_in";
    .port_info 14 /INPUT 2 "MEM_in";
    .port_info 15 /INPUT 4 "EX_in";
    .port_info 16 /INPUT 5 "shamt_in";
    .port_info 17 /INPUT 6 "funct_in";
    .port_info 18 /INPUT 32 "RD1_in";
    .port_info 19 /INPUT 32 "RD2_in";
    .port_info 20 /INPUT 32 "immed_in";
    .port_info 21 /INPUT 5 "rt_in";
    .port_info 22 /INPUT 5 "rd_in";
v00000197e4e00630_0 .net "EX_in", 3 0, L_00000197e4e08470;  alias, 1 drivers
v00000197e4dff190_0 .var "EX_out", 3 0;
v00000197e4e006d0_0 .net "MEM_in", 1 0, L_00000197e4e08290;  alias, 1 drivers
v00000197e4dfe3d0_0 .var "MEM_out", 1 0;
v00000197e4dff550_0 .net "RD1_in", 31 0, v00000197e4e058b0_0;  alias, 1 drivers
v00000197e4e00090_0 .var "RD1_out", 31 0;
v00000197e4dfe6f0_0 .net "RD2_in", 31 0, v00000197e4e03b50_0;  alias, 1 drivers
v00000197e4dffaf0_0 .var "RD2_out", 31 0;
v00000197e4dfef10_0 .net "WB_in", 1 0, L_00000197e4e09050;  alias, 1 drivers
v00000197e4dffb90_0 .var "WB_out", 1 0;
v00000197e4e00770_0 .net "clk", 0 0, v00000197e4e05db0_0;  alias, 1 drivers
L_00000197e4e170f0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v00000197e4dfefb0_0 .net "en_reg", 0 0, L_00000197e4e170f0;  1 drivers
v00000197e4e00810_0 .net "funct_in", 5 0, L_00000197e4e08650;  alias, 1 drivers
v00000197e4dff5f0_0 .var "funct_out", 5 0;
v00000197e4dfe330_0 .net "immed_in", 31 0, L_00000197e4df91f0;  alias, 1 drivers
v00000197e4dff050_0 .var "immed_out", 31 0;
v00000197e4dff730_0 .net "rd_in", 4 0, L_00000197e4e08f10;  alias, 1 drivers
v00000197e4dffcd0_0 .var "rd_out", 4 0;
v00000197e4dfe470_0 .net "rst", 0 0, v00000197e4e05e50_0;  alias, 1 drivers
v00000197e4dfe510_0 .net "rt_in", 4 0, L_00000197e4e085b0;  alias, 1 drivers
v00000197e4dfe5b0_0 .var "rt_out", 4 0;
v00000197e4dff410_0 .net "shamt_in", 4 0, L_00000197e4e08330;  alias, 1 drivers
v00000197e4dfe650_0 .var "shamt_out", 4 0;
S_00000197e4e0aad0 .scope module, "IF_ID_Reg" "IF_ID" 3 99, 19 2 0, S_00000197e2e59960;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "en_reg";
    .port_info 3 /OUTPUT 32 "pc_out";
    .port_info 4 /OUTPUT 32 "ins_out";
    .port_info 5 /INPUT 32 "pc_in";
    .port_info 6 /INPUT 32 "ins_in";
v00000197e4dfe790_0 .net "clk", 0 0, v00000197e4e05db0_0;  alias, 1 drivers
L_00000197e4e170a8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v00000197e4dff910_0 .net "en_reg", 0 0, L_00000197e4e170a8;  1 drivers
v00000197e4dfe830_0 .net "ins_in", 31 0, v00000197e4e03150_0;  alias, 1 drivers
v00000197e4dffe10_0 .var "ins_out", 31 0;
v00000197e4dfe970_0 .net "pc_in", 31 0, L_00000197e4df9bf0;  alias, 1 drivers
v00000197e4dfea10_0 .var "pc_out", 31 0;
v00000197e4dff230_0 .net "rst", 0 0, v00000197e4e05e50_0;  alias, 1 drivers
S_00000197e4e0a490 .scope module, "InstrMem" "memory" 3 79, 14 15 0, S_00000197e2e59960;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "MemRead";
    .port_info 2 /INPUT 1 "MemWrite";
    .port_info 3 /INPUT 32 "wd";
    .port_info 4 /INPUT 32 "addr";
    .port_info 5 /OUTPUT 32 "rd";
L_00000197e4e136b8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v00000197e4e01df0_0 .net "MemRead", 0 0, L_00000197e4e136b8;  1 drivers
L_00000197e4e13700 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000197e4e01f30_0 .net "MemWrite", 0 0, L_00000197e4e13700;  1 drivers
L_00000197e4e13508 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000197e4e01c10_0 .net *"_ivl_10", 0 0, L_00000197e4e13508;  1 drivers
L_00000197e4e13550 .functor BUFT 1, C4<000000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v00000197e4e010d0_0 .net/2u *"_ivl_11", 32 0, L_00000197e4e13550;  1 drivers
v00000197e4e021b0_0 .net *"_ivl_13", 32 0, L_00000197e4df9790;  1 drivers
v00000197e4e01b70_0 .net *"_ivl_16", 7 0, L_00000197e4dfb8b0;  1 drivers
v00000197e4e00bd0_0 .net *"_ivl_18", 32 0, L_00000197e4df9290;  1 drivers
v00000197e4e02610_0 .net *"_ivl_2", 7 0, L_00000197e4dfa4b0;  1 drivers
L_00000197e4e13598 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000197e4e013f0_0 .net *"_ivl_21", 0 0, L_00000197e4e13598;  1 drivers
L_00000197e4e135e0 .functor BUFT 1, C4<000000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v00000197e4e02250_0 .net/2u *"_ivl_22", 32 0, L_00000197e4e135e0;  1 drivers
v00000197e4e02b10_0 .net *"_ivl_24", 32 0, L_00000197e4dfa9b0;  1 drivers
v00000197e4e01d50_0 .net *"_ivl_27", 7 0, L_00000197e4dfae10;  1 drivers
v00000197e4e02d90_0 .net *"_ivl_29", 32 0, L_00000197e4dfb310;  1 drivers
L_00000197e4e13628 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000197e4e02570_0 .net *"_ivl_32", 0 0, L_00000197e4e13628;  1 drivers
L_00000197e4e13670 .functor BUFT 1, C4<000000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v00000197e4e00d10_0 .net/2u *"_ivl_33", 32 0, L_00000197e4e13670;  1 drivers
v00000197e4e02c50_0 .net *"_ivl_35", 32 0, L_00000197e4dfacd0;  1 drivers
v00000197e4e01530_0 .net *"_ivl_5", 7 0, L_00000197e4df9e70;  1 drivers
v00000197e4e026b0_0 .net *"_ivl_7", 32 0, L_00000197e4dfb6d0;  1 drivers
v00000197e4e018f0_0 .net "addr", 31 0, v00000197e4e02ed0_0;  alias, 1 drivers
v00000197e4e02a70_0 .net "clk", 0 0, v00000197e4e05db0_0;  alias, 1 drivers
v00000197e4e01e90 .array "mem_array", 1023 0, 7 0;
v00000197e4e03150_0 .var "rd", 31 0;
L_00000197e4e13748 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000197e4e022f0_0 .net "wd", 31 0, L_00000197e4e13748;  1 drivers
E_00000197e4d1c440/0 .event anyedge, L_00000197e4dfae10, L_00000197e4dfb8b0, L_00000197e4df9e70, L_00000197e4dfa4b0;
E_00000197e4d1c440/1 .event anyedge, v00000197e4e01df0_0;
E_00000197e4d1c440 .event/or E_00000197e4d1c440/0, E_00000197e4d1c440/1;
L_00000197e4dfa4b0 .array/port v00000197e4e01e90, v00000197e4e02ed0_0;
L_00000197e4df9e70 .array/port v00000197e4e01e90, L_00000197e4df9790;
L_00000197e4dfb6d0 .concat [ 32 1 0 0], v00000197e4e02ed0_0, L_00000197e4e13508;
L_00000197e4df9790 .arith/sum 33, L_00000197e4dfb6d0, L_00000197e4e13550;
L_00000197e4dfb8b0 .array/port v00000197e4e01e90, L_00000197e4dfa9b0;
L_00000197e4df9290 .concat [ 32 1 0 0], v00000197e4e02ed0_0, L_00000197e4e13598;
L_00000197e4dfa9b0 .arith/sum 33, L_00000197e4df9290, L_00000197e4e135e0;
L_00000197e4dfae10 .array/port v00000197e4e01e90, L_00000197e4dfacd0;
L_00000197e4dfb310 .concat [ 32 1 0 0], v00000197e4e02ed0_0, L_00000197e4e13628;
L_00000197e4dfacd0 .arith/sum 33, L_00000197e4dfb310, L_00000197e4e13670;
S_00000197e4e0ac60 .scope module, "JMUX" "mux2" 3 65, 11 5 0, S_00000197e2e59960;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "sel";
    .port_info 1 /INPUT 32 "a";
    .port_info 2 /INPUT 32 "b";
    .port_info 3 /OUTPUT 32 "y";
P_00000197e4d1c400 .param/l "bitwidth" 0 11 6, +C4<00000000000000000000000000100000>;
v00000197e4e009f0_0 .net "a", 31 0, L_00000197e4e08510;  alias, 1 drivers
v00000197e4e029d0_0 .net "b", 31 0, L_00000197e4e083d0;  alias, 1 drivers
v00000197e4e02bb0_0 .net "sel", 0 0, v00000197e4dfd9d0_0;  alias, 1 drivers
v00000197e4e01710_0 .net "y", 31 0, L_00000197e4dfa190;  alias, 1 drivers
L_00000197e4dfa190 .functor MUXZ 32, L_00000197e4e08510, L_00000197e4e083d0, v00000197e4dfd9d0_0, C4<>;
S_00000197e4e09810 .scope module, "MEM_WB_Reg" "MEM_WB" 3 110, 20 2 0, S_00000197e2e59960;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "en_reg";
    .port_info 3 /OUTPUT 2 "WB_out";
    .port_info 4 /OUTPUT 32 "RD_out";
    .port_info 5 /OUTPUT 32 "ADDR_out";
    .port_info 6 /OUTPUT 5 "WN_out";
    .port_info 7 /INPUT 2 "WB_in";
    .port_info 8 /INPUT 32 "RD_in";
    .port_info 9 /INPUT 32 "ADDR_in";
    .port_info 10 /INPUT 5 "WN_in";
v00000197e4e02390_0 .net "ADDR_in", 31 0, v00000197e4dff4b0_0;  alias, 1 drivers
v00000197e4e01cb0_0 .var "ADDR_out", 31 0;
v00000197e4e02cf0_0 .net "RD_in", 31 0, v00000197e4dfedd0_0;  alias, 1 drivers
v00000197e4e017b0_0 .var "RD_out", 31 0;
v00000197e4e01fd0_0 .net "WB_in", 1 0, v00000197e4dff370_0;  alias, 1 drivers
v00000197e4e00b30_0 .var "WB_out", 1 0;
v00000197e4e00a90_0 .net "WN_in", 4 0, v00000197e4e00450_0;  alias, 1 drivers
v00000197e4e01ad0_0 .var "WN_out", 4 0;
v00000197e4e030b0_0 .net "clk", 0 0, v00000197e4e05db0_0;  alias, 1 drivers
L_00000197e4e17180 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v00000197e4e01170_0 .net "en_reg", 0 0, L_00000197e4e17180;  1 drivers
v00000197e4e00db0_0 .net "rst", 0 0, v00000197e4e05e50_0;  alias, 1 drivers
S_00000197e4e09cc0 .scope module, "OUTMUX" "mux3" 3 71, 21 2 0, S_00000197e2e59960;
 .timescale -9 -9;
    .port_info 0 /INPUT 2 "sel";
    .port_info 1 /INPUT 32 "a";
    .port_info 2 /INPUT 32 "b";
    .port_info 3 /INPUT 32 "c";
    .port_info 4 /OUTPUT 32 "y";
P_00000197e4d0d540 .param/l "bitwidth" 0 21 3, +C4<00000000000000000000000000100000>;
L_00000197e4e13430 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000197e4e01990_0 .net/2u *"_ivl_0", 1 0, L_00000197e4e13430;  1 drivers
v00000197e4e03010_0 .net *"_ivl_2", 0 0, L_00000197e4dfb590;  1 drivers
L_00000197e4e13478 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v00000197e4e012b0_0 .net/2u *"_ivl_4", 1 0, L_00000197e4e13478;  1 drivers
v00000197e4e02070_0 .net *"_ivl_6", 0 0, L_00000197e4dfb1d0;  1 drivers
v00000197e4e02e30_0 .net *"_ivl_8", 31 0, L_00000197e4df9fb0;  1 drivers
v00000197e4e015d0_0 .net "a", 31 0, L_00000197e4e80db0;  alias, 1 drivers
v00000197e4e027f0_0 .net "b", 31 0, L_00000197e4e7fd70;  alias, 1 drivers
v00000197e4e01850_0 .net "c", 31 0, L_00000197e4e81490;  alias, 1 drivers
v00000197e4e02110_0 .net "sel", 1 0, v00000197e4dfbbd0_0;  alias, 1 drivers
v00000197e4e01a30_0 .net "y", 31 0, L_00000197e4dfaeb0;  alias, 1 drivers
L_00000197e4dfb590 .cmp/eq 2, v00000197e4dfbbd0_0, L_00000197e4e13430;
L_00000197e4dfb1d0 .cmp/eq 2, v00000197e4dfbbd0_0, L_00000197e4e13478;
L_00000197e4df9fb0 .functor MUXZ 32, L_00000197e4e81490, L_00000197e4e7fd70, L_00000197e4dfb1d0, C4<>;
L_00000197e4dfaeb0 .functor MUXZ 32, L_00000197e4df9fb0, L_00000197e4e80db0, L_00000197e4dfb590, C4<>;
S_00000197e4e09fe0 .scope module, "PC" "reg32" 3 55, 22 14 0, S_00000197e2e59960;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "en_reg";
    .port_info 3 /INPUT 32 "d_in";
    .port_info 4 /OUTPUT 32 "d_out";
v00000197e4e01350_0 .net "clk", 0 0, v00000197e4e05db0_0;  alias, 1 drivers
v00000197e4e02430_0 .net "d_in", 31 0, L_00000197e4dfa190;  alias, 1 drivers
v00000197e4e02ed0_0 .var "d_out", 31 0;
L_00000197e4e13280 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v00000197e4e02f70_0 .net "en_reg", 0 0, L_00000197e4e13280;  1 drivers
v00000197e4e024d0_0 .net "rst", 0 0, v00000197e4e05e50_0;  alias, 1 drivers
S_00000197e4e099a0 .scope module, "PCADD" "add32" 3 75, 12 5 0, S_00000197e2e59960;
 .timescale -9 -9;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 32 "result";
v00000197e4e02750_0 .net "a", 31 0, v00000197e4e02ed0_0;  alias, 1 drivers
L_00000197e4e134c0 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v00000197e4e02890_0 .net "b", 31 0, L_00000197e4e134c0;  1 drivers
v00000197e4e01210_0 .net "result", 31 0, L_00000197e4df9bf0;  alias, 1 drivers
L_00000197e4df9bf0 .arith/sum 32, v00000197e4e02ed0_0, L_00000197e4e134c0;
S_00000197e4e0a620 .scope module, "PCMUX" "mux2" 3 63, 11 5 0, S_00000197e2e59960;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "sel";
    .port_info 1 /INPUT 32 "a";
    .port_info 2 /INPUT 32 "b";
    .port_info 3 /OUTPUT 32 "y";
P_00000197e4d0d7c0 .param/l "bitwidth" 0 11 6, +C4<00000000000000000000000000100000>;
v00000197e4e02930_0 .net "a", 31 0, L_00000197e4df9bf0;  alias, 1 drivers
v00000197e4e00c70_0 .net "b", 31 0, L_00000197e4dfa870;  alias, 1 drivers
v00000197e4e01490_0 .net "sel", 0 0, L_00000197e4d57c30;  alias, 1 drivers
v00000197e4e00e50_0 .net "y", 31 0, L_00000197e4e08510;  alias, 1 drivers
L_00000197e4e08510 .functor MUXZ 32, L_00000197e4df9bf0, L_00000197e4dfa870, L_00000197e4d57c30, C4<>;
S_00000197e4e09360 .scope module, "RFMUX" "mux2" 3 61, 11 5 0, S_00000197e2e59960;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "sel";
    .port_info 1 /INPUT 5 "a";
    .port_info 2 /INPUT 5 "b";
    .port_info 3 /OUTPUT 5 "y";
P_00000197e4d0d4c0 .param/l "bitwidth" 0 11 6, +C4<00000000000000000000000000000101>;
v00000197e4e00ef0_0 .net "a", 4 0, v00000197e4dfe5b0_0;  alias, 1 drivers
v00000197e4e00f90_0 .net "b", 4 0, v00000197e4dffcd0_0;  alias, 1 drivers
v00000197e4e01030_0 .net "sel", 0 0, L_00000197e4dfa2d0;  1 drivers
v00000197e4e01670_0 .net "y", 4 0, L_00000197e4dfac30;  alias, 1 drivers
L_00000197e4dfac30 .functor MUXZ 5, v00000197e4dfe5b0_0, v00000197e4dffcd0_0, L_00000197e4dfa2d0, C4<>;
S_00000197e4e09e50 .scope module, "RegFile" "reg_file" 3 87, 23 18 0, S_00000197e2e59960;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "RegWrite";
    .port_info 2 /INPUT 5 "RN1";
    .port_info 3 /INPUT 5 "RN2";
    .port_info 4 /INPUT 5 "WN";
    .port_info 5 /INPUT 32 "WD";
    .port_info 6 /OUTPUT 32 "RD1";
    .port_info 7 /OUTPUT 32 "RD2";
v00000197e4e058b0_0 .var "RD1", 31 0;
v00000197e4e03b50_0 .var "RD2", 31 0;
v00000197e4e03f10_0 .net "RN1", 4 0, L_00000197e4e08dd0;  alias, 1 drivers
v00000197e4e04ff0_0 .net "RN2", 4 0, L_00000197e4e085b0;  alias, 1 drivers
v00000197e4e03fb0_0 .net "RegWrite", 0 0, L_00000197e4dfb630;  1 drivers
v00000197e4e04730_0 .net "WD", 31 0, L_00000197e4df9b50;  alias, 1 drivers
v00000197e4e040f0_0 .net "WN", 4 0, v00000197e4e01ad0_0;  alias, 1 drivers
v00000197e4e04d70_0 .net *"_ivl_10", 6 0, L_00000197e4dfb450;  1 drivers
v00000197e4e05310_0 .net *"_ivl_15", 31 0, L_00000197e4dfa7d0;  1 drivers
v00000197e4e04550_0 .net *"_ivl_17", 6 0, L_00000197e4dfa5f0;  1 drivers
v00000197e4e03790_0 .net *"_ivl_2", 31 0, L_00000197e4df9d30;  1 drivers
L_00000197e4e139d0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000197e4e03ab0_0 .net *"_ivl_20", 1 0, L_00000197e4e139d0;  1 drivers
L_00000197e4e13a18 .functor BUFT 1, C4<0000001>, C4<0>, C4<0>, C4<0>;
v00000197e4e044b0_0 .net/2u *"_ivl_21", 6 0, L_00000197e4e13a18;  1 drivers
v00000197e4e03e70_0 .net *"_ivl_23", 6 0, L_00000197e4dfaff0;  1 drivers
v00000197e4e03830_0 .net *"_ivl_4", 6 0, L_00000197e4dfa050;  1 drivers
L_00000197e4e13940 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000197e4e04050_0 .net *"_ivl_7", 1 0, L_00000197e4e13940;  1 drivers
L_00000197e4e13988 .functor BUFT 1, C4<0000001>, C4<0>, C4<0>, C4<0>;
v00000197e4e04190_0 .net/2u *"_ivl_8", 6 0, L_00000197e4e13988;  1 drivers
v00000197e4e05590_0 .net "clk", 0 0, v00000197e4e05db0_0;  alias, 1 drivers
v00000197e4e04910 .array "file_array", 1 31, 31 0;
E_00000197e4d0d800 .event anyedge, L_00000197e4dfa7d0, v00000197e4dfe510_0;
E_00000197e4d0dac0 .event anyedge, L_00000197e4df9d30, v00000197e4e03f10_0;
L_00000197e4df9d30 .array/port v00000197e4e04910, L_00000197e4dfb450;
L_00000197e4dfa050 .concat [ 5 2 0 0], L_00000197e4e08dd0, L_00000197e4e13940;
L_00000197e4dfb450 .arith/sub 7, L_00000197e4dfa050, L_00000197e4e13988;
L_00000197e4dfa7d0 .array/port v00000197e4e04910, L_00000197e4dfaff0;
L_00000197e4dfa5f0 .concat [ 5 2 0 0], L_00000197e4e085b0, L_00000197e4e139d0;
L_00000197e4dfaff0 .arith/sub 7, L_00000197e4dfa5f0, L_00000197e4e13a18;
S_00000197e4e091d0 .scope module, "SignExt" "sign_extend" 3 89, 24 11 0, S_00000197e2e59960;
 .timescale -9 -9;
    .port_info 0 /INPUT 16 "immed_in";
    .port_info 1 /OUTPUT 32 "ext_immed_out";
v00000197e4e049b0_0 .net *"_ivl_1", 0 0, L_00000197e4df9330;  1 drivers
v00000197e4e047d0_0 .net *"_ivl_2", 15 0, L_00000197e4dfa0f0;  1 drivers
v00000197e4e04cd0_0 .net "ext_immed_out", 31 0, L_00000197e4dfb950;  alias, 1 drivers
v00000197e4e03bf0_0 .net "immed_in", 15 0, L_00000197e4e08d30;  alias, 1 drivers
L_00000197e4df9330 .part L_00000197e4e08d30, 15, 1;
LS_00000197e4dfa0f0_0_0 .concat [ 1 1 1 1], L_00000197e4df9330, L_00000197e4df9330, L_00000197e4df9330, L_00000197e4df9330;
LS_00000197e4dfa0f0_0_4 .concat [ 1 1 1 1], L_00000197e4df9330, L_00000197e4df9330, L_00000197e4df9330, L_00000197e4df9330;
LS_00000197e4dfa0f0_0_8 .concat [ 1 1 1 1], L_00000197e4df9330, L_00000197e4df9330, L_00000197e4df9330, L_00000197e4df9330;
LS_00000197e4dfa0f0_0_12 .concat [ 1 1 1 1], L_00000197e4df9330, L_00000197e4df9330, L_00000197e4df9330, L_00000197e4df9330;
L_00000197e4dfa0f0 .concat [ 4 4 4 4], LS_00000197e4dfa0f0_0_0, LS_00000197e4dfa0f0_0_4, LS_00000197e4dfa0f0_0_8, LS_00000197e4dfa0f0_0_12;
L_00000197e4dfb950 .concat [ 16 16 0 0], L_00000197e4e08d30, L_00000197e4dfa0f0;
S_00000197e4e0a170 .scope module, "UnsignExt" "unsign_extend" 3 91, 25 2 0, S_00000197e2e59960;
 .timescale -9 -9;
    .port_info 0 /INPUT 16 "immed_in";
    .port_info 1 /OUTPUT 32 "ext_immed_out";
L_00000197e4e13a60 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v00000197e4e03330_0 .net/2u *"_ivl_0", 15 0, L_00000197e4e13a60;  1 drivers
v00000197e4e04870_0 .net "ext_immed_out", 31 0, L_00000197e4dfa230;  alias, 1 drivers
v00000197e4e04b90_0 .net "immed_in", 15 0, L_00000197e4e08d30;  alias, 1 drivers
L_00000197e4dfa230 .concat [ 16 16 0 0], L_00000197e4e08d30, L_00000197e4e13a60;
S_00000197e4e0a300 .scope module, "WRMUX" "mux2" 3 69, 11 5 0, S_00000197e2e59960;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "sel";
    .port_info 1 /INPUT 32 "a";
    .port_info 2 /INPUT 32 "b";
    .port_info 3 /OUTPUT 32 "y";
P_00000197e4d0de40 .param/l "bitwidth" 0 11 6, +C4<00000000000000000000000000100000>;
v00000197e4e03c90_0 .net "a", 31 0, v00000197e4e01cb0_0;  alias, 1 drivers
v00000197e4e04230_0 .net "b", 31 0, v00000197e4e017b0_0;  alias, 1 drivers
v00000197e4e04a50_0 .net "sel", 0 0, L_00000197e4df9dd0;  1 drivers
v00000197e4e03470_0 .net "y", 31 0, L_00000197e4df9b50;  alias, 1 drivers
L_00000197e4df9b50 .functor MUXZ 32, v00000197e4e01cb0_0, v00000197e4e017b0_0, L_00000197e4df9dd0, C4<>;
S_00000197e4e0a7b0 .scope module, "equ" "branch_equ" 3 59, 26 2 0, S_00000197e2e59960;
 .timescale -9 -9;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /OUTPUT 1 "zero";
    .port_info 2 /INPUT 32 "a";
    .port_info 3 /INPUT 32 "b";
P_00000197e2d970f0 .param/l "BEQ" 0 26 4, C4<000100>;
P_00000197e2d97128 .param/l "BNE" 0 26 5, C4<000101>;
L_00000197e4d57220 .functor AND 1, L_00000197e4e08c90, L_00000197e4e086f0, C4<1>, C4<1>;
L_00000197e4d56dc0 .functor AND 1, L_00000197e4e08ab0, L_00000197e4e08970, C4<1>, C4<1>;
L_00000197e4e132c8 .functor BUFT 1, C4<000100>, C4<0>, C4<0>, C4<0>;
v00000197e4e03d30_0 .net/2u *"_ivl_0", 5 0, L_00000197e4e132c8;  1 drivers
L_00000197e4e13358 .functor BUFT 1, C4<000101>, C4<0>, C4<0>, C4<0>;
v00000197e4e033d0_0 .net/2u *"_ivl_10", 5 0, L_00000197e4e13358;  1 drivers
v00000197e4e04af0_0 .net *"_ivl_12", 0 0, L_00000197e4e08ab0;  1 drivers
v00000197e4e054f0_0 .net *"_ivl_14", 0 0, L_00000197e4e08970;  1 drivers
v00000197e4e03dd0_0 .net *"_ivl_17", 0 0, L_00000197e4d56dc0;  1 drivers
L_00000197e4e133a0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v00000197e4e042d0_0 .net/2u *"_ivl_18", 0 0, L_00000197e4e133a0;  1 drivers
v00000197e4e038d0_0 .net *"_ivl_2", 0 0, L_00000197e4e08c90;  1 drivers
L_00000197e4e133e8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000197e4e04c30_0 .net/2u *"_ivl_20", 0 0, L_00000197e4e133e8;  1 drivers
v00000197e4e05950_0 .net *"_ivl_22", 0 0, L_00000197e4e08b50;  1 drivers
v00000197e4e04e10_0 .net *"_ivl_4", 0 0, L_00000197e4e086f0;  1 drivers
v00000197e4e051d0_0 .net *"_ivl_7", 0 0, L_00000197e4d57220;  1 drivers
L_00000197e4e13310 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v00000197e4e045f0_0 .net/2u *"_ivl_8", 0 0, L_00000197e4e13310;  1 drivers
v00000197e4e03510_0 .net "a", 31 0, v00000197e4e058b0_0;  alias, 1 drivers
v00000197e4e04370_0 .net "b", 31 0, v00000197e4e03b50_0;  alias, 1 drivers
v00000197e4e05270_0 .net "opcode", 5 0, L_00000197e4e081f0;  alias, 1 drivers
v00000197e4e03970_0 .net "zero", 0 0, L_00000197e4df98d0;  alias, 1 drivers
L_00000197e4e08c90 .cmp/eq 6, L_00000197e4e081f0, L_00000197e4e132c8;
L_00000197e4e086f0 .cmp/eq 32, v00000197e4e058b0_0, v00000197e4e03b50_0;
L_00000197e4e08ab0 .cmp/eq 6, L_00000197e4e081f0, L_00000197e4e13358;
L_00000197e4e08970 .cmp/ne 32, v00000197e4e058b0_0, v00000197e4e03b50_0;
L_00000197e4e08b50 .functor MUXZ 1, L_00000197e4e133e8, L_00000197e4e133a0, L_00000197e4d56dc0, C4<>;
L_00000197e4df98d0 .functor MUXZ 1, L_00000197e4e08b50, L_00000197e4e13310, L_00000197e4d57220, C4<>;
    .scope S_00000197e4e09fe0;
T_0 ;
    %wait E_00000197e4d1c000;
    %load/vec4 v00000197e4e024d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000197e4e02ed0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v00000197e4e02f70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v00000197e4e02430_0;
    %assign/vec4 v00000197e4e02ed0_0, 0;
T_0.2 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_00000197e4e0a490;
T_1 ;
    %wait E_00000197e4d1c440;
    %load/vec4 v00000197e4e01df0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_1.0, 4;
    %ix/getv 4, v00000197e4e018f0_0;
    %load/vec4a v00000197e4e01e90, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v00000197e4e03150_0, 4, 8;
    %load/vec4 v00000197e4e018f0_0;
    %pad/u 33;
    %addi 1, 0, 33;
    %ix/vec4 4;
    %load/vec4a v00000197e4e01e90, 4;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v00000197e4e03150_0, 4, 8;
    %load/vec4 v00000197e4e018f0_0;
    %pad/u 33;
    %addi 2, 0, 33;
    %ix/vec4 4;
    %load/vec4a v00000197e4e01e90, 4;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v00000197e4e03150_0, 4, 8;
    %load/vec4 v00000197e4e018f0_0;
    %pad/u 33;
    %addi 3, 0, 33;
    %ix/vec4 4;
    %load/vec4a v00000197e4e01e90, 4;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v00000197e4e03150_0, 4, 8;
    %vpi_func 14 33 "$time" 64 {0 0 0};
    %pushi/vec4 10, 0, 64;
    %div;
    %vpi_call 14 33 "$display", "%d, reading data: Mem[%d] => %d", S<0,vec4,u64>, v00000197e4e018f0_0, v00000197e4e03150_0 {1 0 0};
    %jmp T_1.1;
T_1.0 ;
    %pushi/vec4 4294967295, 4294967295, 32;
    %store/vec4 v00000197e4e03150_0, 0, 32;
T_1.1 ;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_00000197e4e0a490;
T_2 ;
    %wait E_00000197e4d1c000;
    %load/vec4 v00000197e4e01f30_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_2.0, 4;
    %vpi_func 14 41 "$time" 64 {0 0 0};
    %pushi/vec4 10, 0, 64;
    %div;
    %vpi_call 14 41 "$display", "%d, writing data: Mem[%d] <= %d", S<0,vec4,u64>, v00000197e4e018f0_0, v00000197e4e022f0_0 {1 0 0};
    %load/vec4 v00000197e4e022f0_0;
    %parti/s 8, 0, 2;
    %ix/getv 3, v00000197e4e018f0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000197e4e01e90, 0, 4;
    %load/vec4 v00000197e4e022f0_0;
    %parti/s 8, 8, 5;
    %load/vec4 v00000197e4e018f0_0;
    %pad/u 33;
    %addi 1, 0, 33;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000197e4e01e90, 0, 4;
    %load/vec4 v00000197e4e022f0_0;
    %parti/s 8, 16, 6;
    %load/vec4 v00000197e4e018f0_0;
    %pad/u 33;
    %addi 2, 0, 33;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000197e4e01e90, 0, 4;
    %load/vec4 v00000197e4e022f0_0;
    %parti/s 8, 24, 6;
    %load/vec4 v00000197e4e018f0_0;
    %pad/u 33;
    %addi 3, 0, 33;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000197e4e01e90, 0, 4;
T_2.0 ;
    %jmp T_2;
    .thread T_2;
    .scope S_00000197e4df7340;
T_3 ;
    %wait E_00000197e4d1c280;
    %load/vec4 v00000197e4dfbdb0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_3.0, 4;
    %ix/getv 4, v00000197e4dfc710_0;
    %load/vec4a v00000197e4dff870, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v00000197e4dfedd0_0, 4, 8;
    %load/vec4 v00000197e4dfc710_0;
    %pad/u 33;
    %addi 1, 0, 33;
    %ix/vec4 4;
    %load/vec4a v00000197e4dff870, 4;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v00000197e4dfedd0_0, 4, 8;
    %load/vec4 v00000197e4dfc710_0;
    %pad/u 33;
    %addi 2, 0, 33;
    %ix/vec4 4;
    %load/vec4a v00000197e4dff870, 4;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v00000197e4dfedd0_0, 4, 8;
    %load/vec4 v00000197e4dfc710_0;
    %pad/u 33;
    %addi 3, 0, 33;
    %ix/vec4 4;
    %load/vec4a v00000197e4dff870, 4;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v00000197e4dfedd0_0, 4, 8;
    %vpi_func 14 33 "$time" 64 {0 0 0};
    %pushi/vec4 10, 0, 64;
    %div;
    %vpi_call 14 33 "$display", "%d, reading data: Mem[%d] => %d", S<0,vec4,u64>, v00000197e4dfc710_0, v00000197e4dfedd0_0 {1 0 0};
    %jmp T_3.1;
T_3.0 ;
    %pushi/vec4 4294967295, 4294967295, 32;
    %store/vec4 v00000197e4dfedd0_0, 0, 32;
T_3.1 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_00000197e4df7340;
T_4 ;
    %wait E_00000197e4d1c000;
    %load/vec4 v00000197e4dfb9f0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_4.0, 4;
    %vpi_func 14 41 "$time" 64 {0 0 0};
    %pushi/vec4 10, 0, 64;
    %div;
    %vpi_call 14 41 "$display", "%d, writing data: Mem[%d] <= %d", S<0,vec4,u64>, v00000197e4dfc710_0, v00000197e4dffeb0_0 {1 0 0};
    %load/vec4 v00000197e4dffeb0_0;
    %parti/s 8, 0, 2;
    %ix/getv 3, v00000197e4dfc710_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000197e4dff870, 0, 4;
    %load/vec4 v00000197e4dffeb0_0;
    %parti/s 8, 8, 5;
    %load/vec4 v00000197e4dfc710_0;
    %pad/u 33;
    %addi 1, 0, 33;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000197e4dff870, 0, 4;
    %load/vec4 v00000197e4dffeb0_0;
    %parti/s 8, 16, 6;
    %load/vec4 v00000197e4dfc710_0;
    %pad/u 33;
    %addi 2, 0, 33;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000197e4dff870, 0, 4;
    %load/vec4 v00000197e4dffeb0_0;
    %parti/s 8, 24, 6;
    %load/vec4 v00000197e4dfc710_0;
    %pad/u 33;
    %addi 3, 0, 33;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000197e4dff870, 0, 4;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_00000197e4df8790;
T_5 ;
    %wait E_00000197e4d1c580;
    %load/vec4 v00000197e4dfbe50_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_5.0, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 6;
    %cmp/u;
    %jmp/1 T_5.1, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_5.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_5.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_5.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_5.6, 6;
    %vpi_call 13 72 "$display", "control_single unimplemented opcode %d", v00000197e4dfbe50_0 {0 0 0};
    %pushi/vec4 1, 1, 1;
    %store/vec4 v00000197e4dfccb0_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v00000197e4dfc7b0_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v00000197e4dfbef0_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v00000197e4dfcdf0_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v00000197e4dfdcf0_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v00000197e4dfd250_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v00000197e4dfd070_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v00000197e4dfd9d0_0, 0, 1;
    %pushi/vec4 3, 3, 2;
    %store/vec4 v00000197e4dfc170_0, 0, 2;
    %jmp T_5.8;
T_5.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000197e4dfccb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000197e4dfc7b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000197e4dfbef0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000197e4dfcdf0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000197e4dfdcf0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000197e4dfd250_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000197e4dfd070_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000197e4dfd9d0_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v00000197e4dfc170_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000197e4dfc990_0, 0, 1;
    %jmp T_5.8;
T_5.1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000197e4dfccb0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000197e4dfc7b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000197e4dfbef0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000197e4dfcdf0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000197e4dfdcf0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000197e4dfd250_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000197e4dfd070_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000197e4dfd9d0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v00000197e4dfc170_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000197e4dfc990_0, 0, 1;
    %jmp T_5.8;
T_5.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000197e4dfccb0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000197e4dfc7b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000197e4dfbef0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000197e4dfcdf0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000197e4dfdcf0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000197e4dfd250_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000197e4dfd070_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000197e4dfd9d0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v00000197e4dfc170_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000197e4dfc990_0, 0, 1;
    %jmp T_5.8;
T_5.3 ;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v00000197e4dfccb0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000197e4dfc7b0_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v00000197e4dfbef0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000197e4dfcdf0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000197e4dfdcf0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000197e4dfd250_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000197e4dfd070_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000197e4dfd9d0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v00000197e4dfc170_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000197e4dfc990_0, 0, 1;
    %jmp T_5.8;
T_5.4 ;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v00000197e4dfccb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000197e4dfc7b0_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v00000197e4dfbef0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000197e4dfcdf0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000197e4dfdcf0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000197e4dfd250_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000197e4dfd070_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000197e4dfd9d0_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v00000197e4dfc170_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000197e4dfc990_0, 0, 1;
    %jmp T_5.8;
T_5.5 ;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v00000197e4dfccb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000197e4dfc7b0_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v00000197e4dfbef0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000197e4dfcdf0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000197e4dfdcf0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000197e4dfd250_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000197e4dfd070_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000197e4dfd9d0_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v00000197e4dfc170_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000197e4dfc990_0, 0, 1;
    %jmp T_5.8;
T_5.6 ;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v00000197e4dfccb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000197e4dfc7b0_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v00000197e4dfbef0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000197e4dfcdf0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000197e4dfdcf0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000197e4dfd250_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000197e4dfd070_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000197e4dfd9d0_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v00000197e4dfc170_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000197e4dfc990_0, 0, 1;
    %jmp T_5.8;
T_5.8 ;
    %pop/vec4 1;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_00000197e4df82e0;
T_6 ;
    %wait E_00000197e4d1a8c0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000197e4dfc670_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v00000197e4dfbbd0_0, 0, 2;
    %load/vec4 v00000197e4dfbf90_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %pushi/vec4 7, 7, 3;
    %store/vec4 v00000197e4dfd4d0_0, 0, 3;
    %jmp T_6.4;
T_6.0 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v00000197e4dfd4d0_0, 0, 3;
    %jmp T_6.4;
T_6.1 ;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v00000197e4dfd4d0_0, 0, 3;
    %jmp T_6.4;
T_6.2 ;
    %load/vec4 v00000197e4dfd110_0;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_6.6, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_6.7, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_6.8, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_6.9, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_6.10, 6;
    %dup/vec4;
    %pushi/vec4 27, 0, 6;
    %cmp/u;
    %jmp/1 T_6.11, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 6;
    %cmp/u;
    %jmp/1 T_6.12, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_6.13, 6;
    %pushi/vec4 7, 7, 3;
    %store/vec4 v00000197e4dfd4d0_0, 0, 3;
    %jmp T_6.15;
T_6.5 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v00000197e4dfd4d0_0, 0, 3;
    %jmp T_6.15;
T_6.6 ;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v00000197e4dfd4d0_0, 0, 3;
    %jmp T_6.15;
T_6.7 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v00000197e4dfd4d0_0, 0, 3;
    %jmp T_6.15;
T_6.8 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v00000197e4dfd4d0_0, 0, 3;
    %jmp T_6.15;
T_6.9 ;
    %pushi/vec4 7, 0, 3;
    %store/vec4 v00000197e4dfd4d0_0, 0, 3;
    %jmp T_6.15;
T_6.10 ;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v00000197e4dfd4d0_0, 0, 3;
    %jmp T_6.15;
T_6.11 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000197e4dfc670_0, 0, 1;
    %jmp T_6.15;
T_6.12 ;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v00000197e4dfbbd0_0, 0, 2;
    %jmp T_6.15;
T_6.13 ;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v00000197e4dfbbd0_0, 0, 2;
    %jmp T_6.15;
T_6.15 ;
    %pop/vec4 1;
    %jmp T_6.4;
T_6.4 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_00000197e4e09e50;
T_7 ;
    %wait E_00000197e4d0dac0;
    %load/vec4 v00000197e4e03f10_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000197e4e058b0_0, 0, 32;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v00000197e4e03f10_0;
    %pad/u 7;
    %subi 1, 0, 7;
    %ix/vec4 4;
    %load/vec4a v00000197e4e04910, 4;
    %store/vec4 v00000197e4e058b0_0, 0, 32;
T_7.1 ;
    %vpi_func 23 33 "$time" 64 {0 0 0};
    %pushi/vec4 10, 0, 64;
    %div;
    %vpi_call 23 33 "$display", "%d, reg_file[%d] => %d (Port 1)", S<0,vec4,u64>, v00000197e4e03f10_0, v00000197e4e058b0_0 {1 0 0};
    %jmp T_7;
    .thread T_7, $push;
    .scope S_00000197e4e09e50;
T_8 ;
    %wait E_00000197e4d0d800;
    %load/vec4 v00000197e4e04ff0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.0, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000197e4e03b50_0, 0, 32;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v00000197e4e04ff0_0;
    %pad/u 7;
    %subi 1, 0, 7;
    %ix/vec4 4;
    %load/vec4a v00000197e4e04910, 4;
    %store/vec4 v00000197e4e03b50_0, 0, 32;
T_8.1 ;
    %vpi_func 23 41 "$time" 64 {0 0 0};
    %pushi/vec4 10, 0, 64;
    %div;
    %vpi_call 23 41 "$display", "%d, reg_file[%d] => %d (Port 2)", S<0,vec4,u64>, v00000197e4e04ff0_0, v00000197e4e03b50_0 {1 0 0};
    %jmp T_8;
    .thread T_8, $push;
    .scope S_00000197e4e09e50;
T_9 ;
    %wait E_00000197e4d1c000;
    %load/vec4 v00000197e4e03fb0_0;
    %load/vec4 v00000197e4e040f0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %load/vec4 v00000197e4e04730_0;
    %load/vec4 v00000197e4e040f0_0;
    %pad/u 7;
    %subi 1, 0, 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000197e4e04910, 0, 4;
    %vpi_func 23 47 "$time" 64 {0 0 0};
    %pushi/vec4 10, 0, 64;
    %div;
    %vpi_call 23 47 "$display", "%d, reg_file[%d] <= %d (Write)", S<0,vec4,u64>, v00000197e4e040f0_0, v00000197e4e04730_0 {1 0 0};
T_9.0 ;
    %jmp T_9;
    .thread T_9;
    .scope S_00000197e2e46850;
T_10 ;
    %wait E_00000197e4d1a800;
    %load/vec4 v00000197e4cb2550_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %jmp/0 T_10.0, 8;
    %load/vec4 v00000197e4cb18d0_0;
    %parti/s 31, 0, 2;
    %concati/vec4 0, 0, 1;
    %jmp/1 T_10.1, 8;
T_10.0 ; End of true expr.
    %load/vec4 v00000197e4cb18d0_0;
    %jmp/0 T_10.1, 8;
 ; End of false expr.
    %blend;
T_10.1;
    %store/vec4 v00000197e4cafa30_0, 0, 32;
    %load/vec4 v00000197e4cb2550_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 8;
    %jmp/0 T_10.2, 8;
    %load/vec4 v00000197e4cb18d0_0;
    %parti/s 30, 0, 2;
    %concati/vec4 0, 0, 2;
    %jmp/1 T_10.3, 8;
T_10.2 ; End of true expr.
    %load/vec4 v00000197e4cafa30_0;
    %jmp/0 T_10.3, 8;
 ; End of false expr.
    %blend;
T_10.3;
    %store/vec4 v00000197e4cafa30_0, 0, 32;
    %load/vec4 v00000197e4cb2550_0;
    %parti/s 1, 2, 3;
    %flag_set/vec4 8;
    %jmp/0 T_10.4, 8;
    %load/vec4 v00000197e4cb18d0_0;
    %parti/s 28, 0, 2;
    %concati/vec4 0, 0, 4;
    %jmp/1 T_10.5, 8;
T_10.4 ; End of true expr.
    %load/vec4 v00000197e4cafa30_0;
    %jmp/0 T_10.5, 8;
 ; End of false expr.
    %blend;
T_10.5;
    %store/vec4 v00000197e4cafa30_0, 0, 32;
    %load/vec4 v00000197e4cb2550_0;
    %parti/s 1, 3, 3;
    %flag_set/vec4 8;
    %jmp/0 T_10.6, 8;
    %load/vec4 v00000197e4cb18d0_0;
    %parti/s 24, 0, 2;
    %concati/vec4 0, 0, 8;
    %jmp/1 T_10.7, 8;
T_10.6 ; End of true expr.
    %load/vec4 v00000197e4cafa30_0;
    %jmp/0 T_10.7, 8;
 ; End of false expr.
    %blend;
T_10.7;
    %store/vec4 v00000197e4cafa30_0, 0, 32;
    %load/vec4 v00000197e4cb2550_0;
    %parti/s 1, 4, 4;
    %flag_set/vec4 8;
    %jmp/0 T_10.8, 8;
    %load/vec4 v00000197e4cb18d0_0;
    %parti/s 16, 0, 2;
    %concati/vec4 0, 0, 16;
    %jmp/1 T_10.9, 8;
T_10.8 ; End of true expr.
    %load/vec4 v00000197e4cafa30_0;
    %jmp/0 T_10.9, 8;
 ; End of false expr.
    %blend;
T_10.9;
    %store/vec4 v00000197e4cafa30_0, 0, 32;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_00000197e4e094f0;
T_11 ;
    %wait E_00000197e4d1c080;
    %load/vec4 v00000197e4dffff0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 0, 0, 64;
    %store/vec4 v00000197e4e00310_0, 0, 64;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v00000197e4dff9b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.2, 8;
    %load/vec4 v00000197e4e00130_0;
    %pad/u 64;
    %store/vec4 v00000197e4e00310_0, 0, 64;
    %load/vec4 v00000197e4e00310_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v00000197e4e00310_0, 0, 64;
    %load/vec4 v00000197e4e00310_0;
    %parti/s 32, 32, 7;
    %load/vec4 v00000197e4e00270_0;
    %sub;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v00000197e4e00310_0, 4, 32;
    %load/vec4 v00000197e4e00310_0;
    %cmpi/u 0, 0, 64;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_11.4, 5;
    %load/vec4 v00000197e4e00310_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v00000197e4e00310_0, 0, 64;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v00000197e4e00310_0, 4, 1;
    %jmp T_11.5;
T_11.4 ;
    %load/vec4 v00000197e4e00310_0;
    %parti/s 32, 32, 7;
    %load/vec4 v00000197e4e00270_0;
    %add;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v00000197e4e00310_0, 4, 32;
    %load/vec4 v00000197e4e00310_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v00000197e4e00310_0, 0, 64;
T_11.5 ;
    %load/vec4 v00000197e4e00310_0;
    %parti/s 32, 32, 7;
    %load/vec4 v00000197e4e00270_0;
    %sub;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v00000197e4e00310_0, 4, 32;
    %load/vec4 v00000197e4e00310_0;
    %cmpi/u 0, 0, 64;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_11.6, 5;
    %load/vec4 v00000197e4e00310_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v00000197e4e00310_0, 0, 64;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v00000197e4e00310_0, 4, 1;
    %jmp T_11.7;
T_11.6 ;
    %load/vec4 v00000197e4e00310_0;
    %parti/s 32, 32, 7;
    %load/vec4 v00000197e4e00270_0;
    %add;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v00000197e4e00310_0, 4, 32;
    %load/vec4 v00000197e4e00310_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v00000197e4e00310_0, 0, 64;
T_11.7 ;
    %load/vec4 v00000197e4e00310_0;
    %parti/s 32, 32, 7;
    %load/vec4 v00000197e4e00270_0;
    %sub;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v00000197e4e00310_0, 4, 32;
    %load/vec4 v00000197e4e00310_0;
    %cmpi/u 0, 0, 64;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_11.8, 5;
    %load/vec4 v00000197e4e00310_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v00000197e4e00310_0, 0, 64;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v00000197e4e00310_0, 4, 1;
    %jmp T_11.9;
T_11.8 ;
    %load/vec4 v00000197e4e00310_0;
    %parti/s 32, 32, 7;
    %load/vec4 v00000197e4e00270_0;
    %add;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v00000197e4e00310_0, 4, 32;
    %load/vec4 v00000197e4e00310_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v00000197e4e00310_0, 0, 64;
T_11.9 ;
    %load/vec4 v00000197e4e00310_0;
    %parti/s 32, 32, 7;
    %load/vec4 v00000197e4e00270_0;
    %sub;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v00000197e4e00310_0, 4, 32;
    %load/vec4 v00000197e4e00310_0;
    %cmpi/u 0, 0, 64;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_11.10, 5;
    %load/vec4 v00000197e4e00310_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v00000197e4e00310_0, 0, 64;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v00000197e4e00310_0, 4, 1;
    %jmp T_11.11;
T_11.10 ;
    %load/vec4 v00000197e4e00310_0;
    %parti/s 32, 32, 7;
    %load/vec4 v00000197e4e00270_0;
    %add;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v00000197e4e00310_0, 4, 32;
    %load/vec4 v00000197e4e00310_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v00000197e4e00310_0, 0, 64;
T_11.11 ;
    %load/vec4 v00000197e4e00310_0;
    %parti/s 32, 32, 7;
    %load/vec4 v00000197e4e00270_0;
    %sub;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v00000197e4e00310_0, 4, 32;
    %load/vec4 v00000197e4e00310_0;
    %cmpi/u 0, 0, 64;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_11.12, 5;
    %load/vec4 v00000197e4e00310_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v00000197e4e00310_0, 0, 64;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v00000197e4e00310_0, 4, 1;
    %jmp T_11.13;
T_11.12 ;
    %load/vec4 v00000197e4e00310_0;
    %parti/s 32, 32, 7;
    %load/vec4 v00000197e4e00270_0;
    %add;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v00000197e4e00310_0, 4, 32;
    %load/vec4 v00000197e4e00310_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v00000197e4e00310_0, 0, 64;
T_11.13 ;
    %load/vec4 v00000197e4e00310_0;
    %parti/s 32, 32, 7;
    %load/vec4 v00000197e4e00270_0;
    %sub;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v00000197e4e00310_0, 4, 32;
    %load/vec4 v00000197e4e00310_0;
    %cmpi/u 0, 0, 64;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_11.14, 5;
    %load/vec4 v00000197e4e00310_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v00000197e4e00310_0, 0, 64;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v00000197e4e00310_0, 4, 1;
    %jmp T_11.15;
T_11.14 ;
    %load/vec4 v00000197e4e00310_0;
    %parti/s 32, 32, 7;
    %load/vec4 v00000197e4e00270_0;
    %add;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v00000197e4e00310_0, 4, 32;
    %load/vec4 v00000197e4e00310_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v00000197e4e00310_0, 0, 64;
T_11.15 ;
    %load/vec4 v00000197e4e00310_0;
    %parti/s 32, 32, 7;
    %load/vec4 v00000197e4e00270_0;
    %sub;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v00000197e4e00310_0, 4, 32;
    %load/vec4 v00000197e4e00310_0;
    %cmpi/u 0, 0, 64;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_11.16, 5;
    %load/vec4 v00000197e4e00310_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v00000197e4e00310_0, 0, 64;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v00000197e4e00310_0, 4, 1;
    %jmp T_11.17;
T_11.16 ;
    %load/vec4 v00000197e4e00310_0;
    %parti/s 32, 32, 7;
    %load/vec4 v00000197e4e00270_0;
    %add;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v00000197e4e00310_0, 4, 32;
    %load/vec4 v00000197e4e00310_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v00000197e4e00310_0, 0, 64;
T_11.17 ;
    %load/vec4 v00000197e4e00310_0;
    %parti/s 32, 32, 7;
    %load/vec4 v00000197e4e00270_0;
    %sub;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v00000197e4e00310_0, 4, 32;
    %load/vec4 v00000197e4e00310_0;
    %cmpi/u 0, 0, 64;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_11.18, 5;
    %load/vec4 v00000197e4e00310_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v00000197e4e00310_0, 0, 64;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v00000197e4e00310_0, 4, 1;
    %jmp T_11.19;
T_11.18 ;
    %load/vec4 v00000197e4e00310_0;
    %parti/s 32, 32, 7;
    %load/vec4 v00000197e4e00270_0;
    %add;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v00000197e4e00310_0, 4, 32;
    %load/vec4 v00000197e4e00310_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v00000197e4e00310_0, 0, 64;
T_11.19 ;
    %load/vec4 v00000197e4e00310_0;
    %parti/s 32, 32, 7;
    %load/vec4 v00000197e4e00270_0;
    %sub;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v00000197e4e00310_0, 4, 32;
    %load/vec4 v00000197e4e00310_0;
    %cmpi/u 0, 0, 64;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_11.20, 5;
    %load/vec4 v00000197e4e00310_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v00000197e4e00310_0, 0, 64;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v00000197e4e00310_0, 4, 1;
    %jmp T_11.21;
T_11.20 ;
    %load/vec4 v00000197e4e00310_0;
    %parti/s 32, 32, 7;
    %load/vec4 v00000197e4e00270_0;
    %add;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v00000197e4e00310_0, 4, 32;
    %load/vec4 v00000197e4e00310_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v00000197e4e00310_0, 0, 64;
T_11.21 ;
    %load/vec4 v00000197e4e00310_0;
    %parti/s 32, 32, 7;
    %load/vec4 v00000197e4e00270_0;
    %sub;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v00000197e4e00310_0, 4, 32;
    %load/vec4 v00000197e4e00310_0;
    %cmpi/u 0, 0, 64;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_11.22, 5;
    %load/vec4 v00000197e4e00310_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v00000197e4e00310_0, 0, 64;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v00000197e4e00310_0, 4, 1;
    %jmp T_11.23;
T_11.22 ;
    %load/vec4 v00000197e4e00310_0;
    %parti/s 32, 32, 7;
    %load/vec4 v00000197e4e00270_0;
    %add;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v00000197e4e00310_0, 4, 32;
    %load/vec4 v00000197e4e00310_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v00000197e4e00310_0, 0, 64;
T_11.23 ;
    %load/vec4 v00000197e4e00310_0;
    %parti/s 32, 32, 7;
    %load/vec4 v00000197e4e00270_0;
    %sub;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v00000197e4e00310_0, 4, 32;
    %load/vec4 v00000197e4e00310_0;
    %cmpi/u 0, 0, 64;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_11.24, 5;
    %load/vec4 v00000197e4e00310_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v00000197e4e00310_0, 0, 64;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v00000197e4e00310_0, 4, 1;
    %jmp T_11.25;
T_11.24 ;
    %load/vec4 v00000197e4e00310_0;
    %parti/s 32, 32, 7;
    %load/vec4 v00000197e4e00270_0;
    %add;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v00000197e4e00310_0, 4, 32;
    %load/vec4 v00000197e4e00310_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v00000197e4e00310_0, 0, 64;
T_11.25 ;
    %load/vec4 v00000197e4e00310_0;
    %parti/s 32, 32, 7;
    %load/vec4 v00000197e4e00270_0;
    %sub;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v00000197e4e00310_0, 4, 32;
    %load/vec4 v00000197e4e00310_0;
    %cmpi/u 0, 0, 64;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_11.26, 5;
    %load/vec4 v00000197e4e00310_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v00000197e4e00310_0, 0, 64;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v00000197e4e00310_0, 4, 1;
    %jmp T_11.27;
T_11.26 ;
    %load/vec4 v00000197e4e00310_0;
    %parti/s 32, 32, 7;
    %load/vec4 v00000197e4e00270_0;
    %add;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v00000197e4e00310_0, 4, 32;
    %load/vec4 v00000197e4e00310_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v00000197e4e00310_0, 0, 64;
T_11.27 ;
    %load/vec4 v00000197e4e00310_0;
    %parti/s 32, 32, 7;
    %load/vec4 v00000197e4e00270_0;
    %sub;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v00000197e4e00310_0, 4, 32;
    %load/vec4 v00000197e4e00310_0;
    %cmpi/u 0, 0, 64;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_11.28, 5;
    %load/vec4 v00000197e4e00310_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v00000197e4e00310_0, 0, 64;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v00000197e4e00310_0, 4, 1;
    %jmp T_11.29;
T_11.28 ;
    %load/vec4 v00000197e4e00310_0;
    %parti/s 32, 32, 7;
    %load/vec4 v00000197e4e00270_0;
    %add;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v00000197e4e00310_0, 4, 32;
    %load/vec4 v00000197e4e00310_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v00000197e4e00310_0, 0, 64;
T_11.29 ;
    %load/vec4 v00000197e4e00310_0;
    %parti/s 32, 32, 7;
    %load/vec4 v00000197e4e00270_0;
    %sub;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v00000197e4e00310_0, 4, 32;
    %load/vec4 v00000197e4e00310_0;
    %cmpi/u 0, 0, 64;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_11.30, 5;
    %load/vec4 v00000197e4e00310_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v00000197e4e00310_0, 0, 64;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v00000197e4e00310_0, 4, 1;
    %jmp T_11.31;
T_11.30 ;
    %load/vec4 v00000197e4e00310_0;
    %parti/s 32, 32, 7;
    %load/vec4 v00000197e4e00270_0;
    %add;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v00000197e4e00310_0, 4, 32;
    %load/vec4 v00000197e4e00310_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v00000197e4e00310_0, 0, 64;
T_11.31 ;
    %load/vec4 v00000197e4e00310_0;
    %parti/s 32, 32, 7;
    %load/vec4 v00000197e4e00270_0;
    %sub;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v00000197e4e00310_0, 4, 32;
    %load/vec4 v00000197e4e00310_0;
    %cmpi/u 0, 0, 64;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_11.32, 5;
    %load/vec4 v00000197e4e00310_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v00000197e4e00310_0, 0, 64;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v00000197e4e00310_0, 4, 1;
    %jmp T_11.33;
T_11.32 ;
    %load/vec4 v00000197e4e00310_0;
    %parti/s 32, 32, 7;
    %load/vec4 v00000197e4e00270_0;
    %add;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v00000197e4e00310_0, 4, 32;
    %load/vec4 v00000197e4e00310_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v00000197e4e00310_0, 0, 64;
T_11.33 ;
    %load/vec4 v00000197e4e00310_0;
    %parti/s 32, 32, 7;
    %load/vec4 v00000197e4e00270_0;
    %sub;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v00000197e4e00310_0, 4, 32;
    %load/vec4 v00000197e4e00310_0;
    %cmpi/u 0, 0, 64;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_11.34, 5;
    %load/vec4 v00000197e4e00310_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v00000197e4e00310_0, 0, 64;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v00000197e4e00310_0, 4, 1;
    %jmp T_11.35;
T_11.34 ;
    %load/vec4 v00000197e4e00310_0;
    %parti/s 32, 32, 7;
    %load/vec4 v00000197e4e00270_0;
    %add;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v00000197e4e00310_0, 4, 32;
    %load/vec4 v00000197e4e00310_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v00000197e4e00310_0, 0, 64;
T_11.35 ;
    %load/vec4 v00000197e4e00310_0;
    %parti/s 32, 32, 7;
    %load/vec4 v00000197e4e00270_0;
    %sub;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v00000197e4e00310_0, 4, 32;
    %load/vec4 v00000197e4e00310_0;
    %cmpi/u 0, 0, 64;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_11.36, 5;
    %load/vec4 v00000197e4e00310_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v00000197e4e00310_0, 0, 64;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v00000197e4e00310_0, 4, 1;
    %jmp T_11.37;
T_11.36 ;
    %load/vec4 v00000197e4e00310_0;
    %parti/s 32, 32, 7;
    %load/vec4 v00000197e4e00270_0;
    %add;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v00000197e4e00310_0, 4, 32;
    %load/vec4 v00000197e4e00310_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v00000197e4e00310_0, 0, 64;
T_11.37 ;
    %load/vec4 v00000197e4e00310_0;
    %parti/s 32, 32, 7;
    %load/vec4 v00000197e4e00270_0;
    %sub;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v00000197e4e00310_0, 4, 32;
    %load/vec4 v00000197e4e00310_0;
    %cmpi/u 0, 0, 64;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_11.38, 5;
    %load/vec4 v00000197e4e00310_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v00000197e4e00310_0, 0, 64;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v00000197e4e00310_0, 4, 1;
    %jmp T_11.39;
T_11.38 ;
    %load/vec4 v00000197e4e00310_0;
    %parti/s 32, 32, 7;
    %load/vec4 v00000197e4e00270_0;
    %add;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v00000197e4e00310_0, 4, 32;
    %load/vec4 v00000197e4e00310_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v00000197e4e00310_0, 0, 64;
T_11.39 ;
    %load/vec4 v00000197e4e00310_0;
    %parti/s 32, 32, 7;
    %load/vec4 v00000197e4e00270_0;
    %sub;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v00000197e4e00310_0, 4, 32;
    %load/vec4 v00000197e4e00310_0;
    %cmpi/u 0, 0, 64;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_11.40, 5;
    %load/vec4 v00000197e4e00310_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v00000197e4e00310_0, 0, 64;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v00000197e4e00310_0, 4, 1;
    %jmp T_11.41;
T_11.40 ;
    %load/vec4 v00000197e4e00310_0;
    %parti/s 32, 32, 7;
    %load/vec4 v00000197e4e00270_0;
    %add;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v00000197e4e00310_0, 4, 32;
    %load/vec4 v00000197e4e00310_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v00000197e4e00310_0, 0, 64;
T_11.41 ;
    %load/vec4 v00000197e4e00310_0;
    %parti/s 32, 32, 7;
    %load/vec4 v00000197e4e00270_0;
    %sub;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v00000197e4e00310_0, 4, 32;
    %load/vec4 v00000197e4e00310_0;
    %cmpi/u 0, 0, 64;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_11.42, 5;
    %load/vec4 v00000197e4e00310_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v00000197e4e00310_0, 0, 64;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v00000197e4e00310_0, 4, 1;
    %jmp T_11.43;
T_11.42 ;
    %load/vec4 v00000197e4e00310_0;
    %parti/s 32, 32, 7;
    %load/vec4 v00000197e4e00270_0;
    %add;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v00000197e4e00310_0, 4, 32;
    %load/vec4 v00000197e4e00310_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v00000197e4e00310_0, 0, 64;
T_11.43 ;
    %load/vec4 v00000197e4e00310_0;
    %parti/s 32, 32, 7;
    %load/vec4 v00000197e4e00270_0;
    %sub;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v00000197e4e00310_0, 4, 32;
    %load/vec4 v00000197e4e00310_0;
    %cmpi/u 0, 0, 64;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_11.44, 5;
    %load/vec4 v00000197e4e00310_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v00000197e4e00310_0, 0, 64;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v00000197e4e00310_0, 4, 1;
    %jmp T_11.45;
T_11.44 ;
    %load/vec4 v00000197e4e00310_0;
    %parti/s 32, 32, 7;
    %load/vec4 v00000197e4e00270_0;
    %add;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v00000197e4e00310_0, 4, 32;
    %load/vec4 v00000197e4e00310_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v00000197e4e00310_0, 0, 64;
T_11.45 ;
    %load/vec4 v00000197e4e00310_0;
    %parti/s 32, 32, 7;
    %load/vec4 v00000197e4e00270_0;
    %sub;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v00000197e4e00310_0, 4, 32;
    %load/vec4 v00000197e4e00310_0;
    %cmpi/u 0, 0, 64;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_11.46, 5;
    %load/vec4 v00000197e4e00310_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v00000197e4e00310_0, 0, 64;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v00000197e4e00310_0, 4, 1;
    %jmp T_11.47;
T_11.46 ;
    %load/vec4 v00000197e4e00310_0;
    %parti/s 32, 32, 7;
    %load/vec4 v00000197e4e00270_0;
    %add;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v00000197e4e00310_0, 4, 32;
    %load/vec4 v00000197e4e00310_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v00000197e4e00310_0, 0, 64;
T_11.47 ;
    %load/vec4 v00000197e4e00310_0;
    %parti/s 32, 32, 7;
    %load/vec4 v00000197e4e00270_0;
    %sub;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v00000197e4e00310_0, 4, 32;
    %load/vec4 v00000197e4e00310_0;
    %cmpi/u 0, 0, 64;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_11.48, 5;
    %load/vec4 v00000197e4e00310_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v00000197e4e00310_0, 0, 64;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v00000197e4e00310_0, 4, 1;
    %jmp T_11.49;
T_11.48 ;
    %load/vec4 v00000197e4e00310_0;
    %parti/s 32, 32, 7;
    %load/vec4 v00000197e4e00270_0;
    %add;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v00000197e4e00310_0, 4, 32;
    %load/vec4 v00000197e4e00310_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v00000197e4e00310_0, 0, 64;
T_11.49 ;
    %load/vec4 v00000197e4e00310_0;
    %parti/s 32, 32, 7;
    %load/vec4 v00000197e4e00270_0;
    %sub;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v00000197e4e00310_0, 4, 32;
    %load/vec4 v00000197e4e00310_0;
    %cmpi/u 0, 0, 64;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_11.50, 5;
    %load/vec4 v00000197e4e00310_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v00000197e4e00310_0, 0, 64;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v00000197e4e00310_0, 4, 1;
    %jmp T_11.51;
T_11.50 ;
    %load/vec4 v00000197e4e00310_0;
    %parti/s 32, 32, 7;
    %load/vec4 v00000197e4e00270_0;
    %add;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v00000197e4e00310_0, 4, 32;
    %load/vec4 v00000197e4e00310_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v00000197e4e00310_0, 0, 64;
T_11.51 ;
    %load/vec4 v00000197e4e00310_0;
    %parti/s 32, 32, 7;
    %load/vec4 v00000197e4e00270_0;
    %sub;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v00000197e4e00310_0, 4, 32;
    %load/vec4 v00000197e4e00310_0;
    %cmpi/u 0, 0, 64;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_11.52, 5;
    %load/vec4 v00000197e4e00310_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v00000197e4e00310_0, 0, 64;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v00000197e4e00310_0, 4, 1;
    %jmp T_11.53;
T_11.52 ;
    %load/vec4 v00000197e4e00310_0;
    %parti/s 32, 32, 7;
    %load/vec4 v00000197e4e00270_0;
    %add;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v00000197e4e00310_0, 4, 32;
    %load/vec4 v00000197e4e00310_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v00000197e4e00310_0, 0, 64;
T_11.53 ;
    %load/vec4 v00000197e4e00310_0;
    %parti/s 32, 32, 7;
    %load/vec4 v00000197e4e00270_0;
    %sub;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v00000197e4e00310_0, 4, 32;
    %load/vec4 v00000197e4e00310_0;
    %cmpi/u 0, 0, 64;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_11.54, 5;
    %load/vec4 v00000197e4e00310_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v00000197e4e00310_0, 0, 64;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v00000197e4e00310_0, 4, 1;
    %jmp T_11.55;
T_11.54 ;
    %load/vec4 v00000197e4e00310_0;
    %parti/s 32, 32, 7;
    %load/vec4 v00000197e4e00270_0;
    %add;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v00000197e4e00310_0, 4, 32;
    %load/vec4 v00000197e4e00310_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v00000197e4e00310_0, 0, 64;
T_11.55 ;
    %load/vec4 v00000197e4e00310_0;
    %parti/s 32, 32, 7;
    %load/vec4 v00000197e4e00270_0;
    %sub;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v00000197e4e00310_0, 4, 32;
    %load/vec4 v00000197e4e00310_0;
    %cmpi/u 0, 0, 64;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_11.56, 5;
    %load/vec4 v00000197e4e00310_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v00000197e4e00310_0, 0, 64;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v00000197e4e00310_0, 4, 1;
    %jmp T_11.57;
T_11.56 ;
    %load/vec4 v00000197e4e00310_0;
    %parti/s 32, 32, 7;
    %load/vec4 v00000197e4e00270_0;
    %add;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v00000197e4e00310_0, 4, 32;
    %load/vec4 v00000197e4e00310_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v00000197e4e00310_0, 0, 64;
T_11.57 ;
    %load/vec4 v00000197e4e00310_0;
    %parti/s 32, 32, 7;
    %load/vec4 v00000197e4e00270_0;
    %sub;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v00000197e4e00310_0, 4, 32;
    %load/vec4 v00000197e4e00310_0;
    %cmpi/u 0, 0, 64;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_11.58, 5;
    %load/vec4 v00000197e4e00310_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v00000197e4e00310_0, 0, 64;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v00000197e4e00310_0, 4, 1;
    %jmp T_11.59;
T_11.58 ;
    %load/vec4 v00000197e4e00310_0;
    %parti/s 32, 32, 7;
    %load/vec4 v00000197e4e00270_0;
    %add;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v00000197e4e00310_0, 4, 32;
    %load/vec4 v00000197e4e00310_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v00000197e4e00310_0, 0, 64;
T_11.59 ;
    %load/vec4 v00000197e4e00310_0;
    %parti/s 32, 32, 7;
    %load/vec4 v00000197e4e00270_0;
    %sub;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v00000197e4e00310_0, 4, 32;
    %load/vec4 v00000197e4e00310_0;
    %cmpi/u 0, 0, 64;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_11.60, 5;
    %load/vec4 v00000197e4e00310_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v00000197e4e00310_0, 0, 64;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v00000197e4e00310_0, 4, 1;
    %jmp T_11.61;
T_11.60 ;
    %load/vec4 v00000197e4e00310_0;
    %parti/s 32, 32, 7;
    %load/vec4 v00000197e4e00270_0;
    %add;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v00000197e4e00310_0, 4, 32;
    %load/vec4 v00000197e4e00310_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v00000197e4e00310_0, 0, 64;
T_11.61 ;
    %load/vec4 v00000197e4e00310_0;
    %parti/s 32, 32, 7;
    %load/vec4 v00000197e4e00270_0;
    %sub;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v00000197e4e00310_0, 4, 32;
    %load/vec4 v00000197e4e00310_0;
    %cmpi/u 0, 0, 64;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_11.62, 5;
    %load/vec4 v00000197e4e00310_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v00000197e4e00310_0, 0, 64;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v00000197e4e00310_0, 4, 1;
    %jmp T_11.63;
T_11.62 ;
    %load/vec4 v00000197e4e00310_0;
    %parti/s 32, 32, 7;
    %load/vec4 v00000197e4e00270_0;
    %add;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v00000197e4e00310_0, 4, 32;
    %load/vec4 v00000197e4e00310_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v00000197e4e00310_0, 0, 64;
T_11.63 ;
    %load/vec4 v00000197e4e00310_0;
    %parti/s 32, 32, 7;
    %load/vec4 v00000197e4e00270_0;
    %sub;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v00000197e4e00310_0, 4, 32;
    %load/vec4 v00000197e4e00310_0;
    %cmpi/u 0, 0, 64;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_11.64, 5;
    %load/vec4 v00000197e4e00310_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v00000197e4e00310_0, 0, 64;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v00000197e4e00310_0, 4, 1;
    %jmp T_11.65;
T_11.64 ;
    %load/vec4 v00000197e4e00310_0;
    %parti/s 32, 32, 7;
    %load/vec4 v00000197e4e00270_0;
    %add;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v00000197e4e00310_0, 4, 32;
    %load/vec4 v00000197e4e00310_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v00000197e4e00310_0, 0, 64;
T_11.65 ;
    %load/vec4 v00000197e4e00310_0;
    %parti/s 32, 32, 7;
    %load/vec4 v00000197e4e00270_0;
    %sub;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v00000197e4e00310_0, 4, 32;
    %load/vec4 v00000197e4e00310_0;
    %cmpi/u 0, 0, 64;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_11.66, 5;
    %load/vec4 v00000197e4e00310_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v00000197e4e00310_0, 0, 64;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v00000197e4e00310_0, 4, 1;
    %jmp T_11.67;
T_11.66 ;
    %load/vec4 v00000197e4e00310_0;
    %parti/s 32, 32, 7;
    %load/vec4 v00000197e4e00270_0;
    %add;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v00000197e4e00310_0, 4, 32;
    %load/vec4 v00000197e4e00310_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v00000197e4e00310_0, 0, 64;
T_11.67 ;
    %load/vec4 v00000197e4e00310_0;
    %parti/s 32, 32, 7;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v00000197e4e00310_0, 4, 32;
T_11.2 ;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_00000197e4e0af80;
T_12 ;
    %wait E_00000197e4d1c080;
    %load/vec4 v00000197e4e00590_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %pushi/vec4 0, 0, 64;
    %store/vec4 v00000197e4dfe290_0, 0, 64;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v00000197e4dff0f0_0;
    %store/vec4 v00000197e4dfe290_0, 0, 64;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_00000197e4e0aad0;
T_13 ;
    %wait E_00000197e4d1c000;
    %load/vec4 v00000197e4dff230_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000197e4dfea10_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000197e4dffe10_0, 0;
    %jmp T_13.1;
T_13.0 ;
    %load/vec4 v00000197e4dff910_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.2, 8;
    %load/vec4 v00000197e4dfe970_0;
    %assign/vec4 v00000197e4dfea10_0, 0;
    %load/vec4 v00000197e4dfe830_0;
    %assign/vec4 v00000197e4dffe10_0, 0;
T_13.2 ;
T_13.1 ;
    %jmp T_13;
    .thread T_13;
    .scope S_00000197e4e09680;
T_14 ;
    %wait E_00000197e4d1c000;
    %load/vec4 v00000197e4dfe470_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v00000197e4dffb90_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v00000197e4dfe3d0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000197e4dff190_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v00000197e4dfe650_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v00000197e4dff5f0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000197e4e00090_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000197e4dffaf0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000197e4dff050_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v00000197e4dfe5b0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v00000197e4dffcd0_0, 0;
    %jmp T_14.1;
T_14.0 ;
    %load/vec4 v00000197e4dfefb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.2, 8;
    %load/vec4 v00000197e4dfef10_0;
    %assign/vec4 v00000197e4dffb90_0, 0;
    %load/vec4 v00000197e4e006d0_0;
    %assign/vec4 v00000197e4dfe3d0_0, 0;
    %load/vec4 v00000197e4e00630_0;
    %assign/vec4 v00000197e4dff190_0, 0;
    %load/vec4 v00000197e4dff410_0;
    %assign/vec4 v00000197e4dfe650_0, 0;
    %load/vec4 v00000197e4e00810_0;
    %assign/vec4 v00000197e4dff5f0_0, 0;
    %load/vec4 v00000197e4dff550_0;
    %assign/vec4 v00000197e4e00090_0, 0;
    %load/vec4 v00000197e4dfe6f0_0;
    %assign/vec4 v00000197e4dffaf0_0, 0;
    %load/vec4 v00000197e4dfe330_0;
    %assign/vec4 v00000197e4dff050_0, 0;
    %load/vec4 v00000197e4dfe510_0;
    %assign/vec4 v00000197e4dfe5b0_0, 0;
    %load/vec4 v00000197e4dff730_0;
    %assign/vec4 v00000197e4dffcd0_0, 0;
T_14.2 ;
T_14.1 ;
    %jmp T_14;
    .thread T_14;
    .scope S_00000197e4e0adf0;
T_15 ;
    %wait E_00000197e4d1c000;
    %load/vec4 v00000197e4dfee70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v00000197e4dff370_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v00000197e4dff2d0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000197e4dff4b0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000197e4e00950_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v00000197e4e00450_0, 0;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v00000197e4dfebf0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.2, 8;
    %load/vec4 v00000197e4dffc30_0;
    %assign/vec4 v00000197e4dff370_0, 0;
    %load/vec4 v00000197e4e008b0_0;
    %assign/vec4 v00000197e4dff2d0_0, 0;
    %load/vec4 v00000197e4dff690_0;
    %assign/vec4 v00000197e4dff4b0_0, 0;
    %load/vec4 v00000197e4dffd70_0;
    %assign/vec4 v00000197e4e00950_0, 0;
    %load/vec4 v00000197e4dfe1f0_0;
    %assign/vec4 v00000197e4e00450_0, 0;
T_15.2 ;
T_15.1 ;
    %jmp T_15;
    .thread T_15;
    .scope S_00000197e4e09810;
T_16 ;
    %wait E_00000197e4d1c000;
    %load/vec4 v00000197e4e00db0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v00000197e4e00b30_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000197e4e017b0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000197e4e01cb0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v00000197e4e01ad0_0, 0;
    %jmp T_16.1;
T_16.0 ;
    %load/vec4 v00000197e4e01170_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.2, 8;
    %load/vec4 v00000197e4e01fd0_0;
    %assign/vec4 v00000197e4e00b30_0, 0;
    %load/vec4 v00000197e4e02cf0_0;
    %assign/vec4 v00000197e4e017b0_0, 0;
    %load/vec4 v00000197e4e02390_0;
    %assign/vec4 v00000197e4e01cb0_0, 0;
    %load/vec4 v00000197e4e00a90_0;
    %assign/vec4 v00000197e4e01ad0_0, 0;
T_16.2 ;
T_16.1 ;
    %jmp T_16;
    .thread T_16;
    .scope S_00000197e2e597d0;
T_17 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000197e4e05db0_0, 0, 1;
T_17.0 ;
    %delay 5, 0;
    %load/vec4 v00000197e4e05db0_0;
    %inv;
    %store/vec4 v00000197e4e05db0_0, 0, 1;
    %jmp T_17.0;
    %end;
    .thread T_17;
    .scope S_00000197e2e597d0;
T_18 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000197e4e05e50_0, 0, 1;
    %vpi_call 2 23 "$readmemh", "instr_mem.txt", v00000197e4e01e90 {0 0 0};
    %vpi_call 2 24 "$readmemh", "data_mem.txt", v00000197e4dff870 {0 0 0};
    %vpi_call 2 26 "$readmemh", "reg.txt", v00000197e4e04910 {0 0 0};
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000197e4e05e50_0, 0, 1;
    %end;
    .thread T_18;
    .scope S_00000197e2e597d0;
T_19 ;
    %wait E_00000197e4d1c000;
    %vpi_func 2 32 "$time" 64 {0 0 0};
    %pushi/vec4 10, 0, 64;
    %div;
    %subi 1, 0, 64;
    %vpi_call 2 32 "$display", "%d, PC:", S<0,vec4,u64>, v00000197e4e05ef0_0 {1 0 0};
    %load/vec4 v00000197e4e07cf0_0;
    %cmpi/e 0, 0, 6;
    %jmp/0xz  T_19.0, 4;
    %vpi_func 2 34 "$time" 64 {0 0 0};
    %pushi/vec4 10, 0, 64;
    %div;
    %subi 1, 0, 64;
    %vpi_call 2 34 "$display", "%d, wd: %d", S<0,vec4,u64>, v00000197e4e05bd0_0 {1 0 0};
    %load/vec4 v00000197e4e06e90_0;
    %cmpi/e 32, 0, 6;
    %jmp/0xz  T_19.2, 4;
    %vpi_func 2 35 "$time" 64 {0 0 0};
    %pushi/vec4 10, 0, 64;
    %div;
    %subi 1, 0, 64;
    %vpi_call 2 35 "$display", "%d, ADD\012", S<0,vec4,u64> {1 0 0};
    %jmp T_19.3;
T_19.2 ;
    %load/vec4 v00000197e4e06e90_0;
    %cmpi/e 34, 0, 6;
    %jmp/0xz  T_19.4, 4;
    %vpi_func 2 36 "$time" 64 {0 0 0};
    %pushi/vec4 10, 0, 64;
    %div;
    %subi 1, 0, 64;
    %vpi_call 2 36 "$display", "%d, SUB\012", S<0,vec4,u64> {1 0 0};
    %jmp T_19.5;
T_19.4 ;
    %load/vec4 v00000197e4e06e90_0;
    %cmpi/e 36, 0, 6;
    %jmp/0xz  T_19.6, 4;
    %vpi_func 2 37 "$time" 64 {0 0 0};
    %pushi/vec4 10, 0, 64;
    %div;
    %subi 1, 0, 64;
    %vpi_call 2 37 "$display", "%d, AND\012", S<0,vec4,u64> {1 0 0};
    %jmp T_19.7;
T_19.6 ;
    %load/vec4 v00000197e4e06e90_0;
    %cmpi/e 37, 0, 6;
    %jmp/0xz  T_19.8, 4;
    %vpi_func 2 38 "$time" 64 {0 0 0};
    %pushi/vec4 10, 0, 64;
    %div;
    %subi 1, 0, 64;
    %vpi_call 2 38 "$display", "%d, OR\012", S<0,vec4,u64> {1 0 0};
    %jmp T_19.9;
T_19.8 ;
    %load/vec4 v00000197e4e06e90_0;
    %cmpi/e 0, 0, 6;
    %jmp/0xz  T_19.10, 4;
    %load/vec4 v00000197e4e08150_0;
    %pushi/vec4 0, 0, 5;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v00000197e4e05f90_0;
    %pushi/vec4 0, 0, 5;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v00000197e4e07070_0;
    %pushi/vec4 0, 0, 5;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v00000197e4e059f0_0;
    %pushi/vec4 0, 0, 5;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.12, 8;
    %vpi_func 2 41 "$time" 64 {0 0 0};
    %pushi/vec4 10, 0, 64;
    %div;
    %subi 1, 0, 64;
    %vpi_call 2 41 "$display", "%d, NOP\012", S<0,vec4,u64> {1 0 0};
    %jmp T_19.13;
T_19.12 ;
    %vpi_func 2 43 "$time" 64 {0 0 0};
    %pushi/vec4 10, 0, 64;
    %div;
    %subi 1, 0, 64;
    %vpi_call 2 43 "$display", "%d, SLL\012", S<0,vec4,u64> {1 0 0};
T_19.13 ;
    %jmp T_19.11;
T_19.10 ;
    %load/vec4 v00000197e4e06e90_0;
    %cmpi/e 42, 0, 6;
    %jmp/0xz  T_19.14, 4;
    %vpi_func 2 45 "$time" 64 {0 0 0};
    %pushi/vec4 10, 0, 64;
    %div;
    %subi 1, 0, 64;
    %vpi_call 2 45 "$display", "%d, SLT\012", S<0,vec4,u64> {1 0 0};
    %jmp T_19.15;
T_19.14 ;
    %load/vec4 v00000197e4e06e90_0;
    %cmpi/e 27, 0, 6;
    %jmp/0xz  T_19.16, 4;
    %vpi_func 2 46 "$time" 64 {0 0 0};
    %pushi/vec4 10, 0, 64;
    %div;
    %subi 1, 0, 64;
    %vpi_call 2 46 "$display", "%d, DIVU\012", S<0,vec4,u64> {1 0 0};
    %jmp T_19.17;
T_19.16 ;
    %load/vec4 v00000197e4e06e90_0;
    %cmpi/e 10, 0, 6;
    %jmp/0xz  T_19.18, 4;
    %vpi_func 2 47 "$time" 64 {0 0 0};
    %pushi/vec4 10, 0, 64;
    %div;
    %subi 1, 0, 64;
    %vpi_call 2 47 "$display", "%d, MFHI\012", S<0,vec4,u64> {1 0 0};
    %jmp T_19.19;
T_19.18 ;
    %load/vec4 v00000197e4e06e90_0;
    %cmpi/e 12, 0, 6;
    %jmp/0xz  T_19.20, 4;
    %vpi_func 2 48 "$time" 64 {0 0 0};
    %pushi/vec4 10, 0, 64;
    %div;
    %subi 1, 0, 64;
    %vpi_call 2 48 "$display", "%d, MFLO\012", S<0,vec4,u64> {1 0 0};
T_19.20 ;
T_19.19 ;
T_19.17 ;
T_19.15 ;
T_19.11 ;
T_19.9 ;
T_19.7 ;
T_19.5 ;
T_19.3 ;
    %jmp T_19.1;
T_19.0 ;
    %load/vec4 v00000197e4e07cf0_0;
    %cmpi/e 35, 0, 6;
    %jmp/0xz  T_19.22, 4;
    %vpi_func 2 50 "$time" 64 {0 0 0};
    %pushi/vec4 10, 0, 64;
    %div;
    %subi 1, 0, 64;
    %vpi_call 2 50 "$display", "%d, LW\012", S<0,vec4,u64> {1 0 0};
    %jmp T_19.23;
T_19.22 ;
    %load/vec4 v00000197e4e07cf0_0;
    %cmpi/e 43, 0, 6;
    %jmp/0xz  T_19.24, 4;
    %vpi_func 2 51 "$time" 64 {0 0 0};
    %pushi/vec4 10, 0, 64;
    %div;
    %subi 1, 0, 64;
    %vpi_call 2 51 "$display", "%d, SW\012", S<0,vec4,u64> {1 0 0};
    %jmp T_19.25;
T_19.24 ;
    %load/vec4 v00000197e4e07cf0_0;
    %cmpi/e 4, 0, 6;
    %jmp/0xz  T_19.26, 4;
    %vpi_func 2 52 "$time" 64 {0 0 0};
    %pushi/vec4 10, 0, 64;
    %div;
    %subi 1, 0, 64;
    %vpi_call 2 52 "$display", "%d, BEQ\012", S<0,vec4,u64> {1 0 0};
    %jmp T_19.27;
T_19.26 ;
    %load/vec4 v00000197e4e07cf0_0;
    %cmpi/e 5, 0, 6;
    %jmp/0xz  T_19.28, 4;
    %vpi_func 2 53 "$time" 64 {0 0 0};
    %pushi/vec4 10, 0, 64;
    %div;
    %subi 1, 0, 64;
    %vpi_call 2 53 "$display", "%d, BNE\012", S<0,vec4,u64> {1 0 0};
    %jmp T_19.29;
T_19.28 ;
    %load/vec4 v00000197e4e07cf0_0;
    %cmpi/e 2, 0, 6;
    %jmp/0xz  T_19.30, 4;
    %vpi_func 2 54 "$time" 64 {0 0 0};
    %pushi/vec4 10, 0, 64;
    %div;
    %subi 1, 0, 64;
    %vpi_call 2 54 "$display", "%d, J\012", S<0,vec4,u64> {1 0 0};
T_19.30 ;
T_19.29 ;
T_19.27 ;
T_19.25 ;
T_19.23 ;
T_19.1 ;
    %jmp T_19;
    .thread T_19;
# The file index is used to find the file name in the following table.
:file_names 27;
    "N/A";
    "<interactive>";
    "tb_Pipelined.v";
    "mips_pipelined.v";
    "alu.v";
    "Shifter.v";
    "ALU_1bit.v";
    "FA.v";
    "MUX_ALU_1bit.v";
    "ALU_MSB.v";
    "alu_ctl.v";
    "mux2.v";
    "add32.v";
    "control_pipelined.v";
    "memory.v";
    "Divider.v";
    "EX_MEM.v";
    "HiLo.v";
    "ID_EX.v";
    "IF_ID.v";
    "MEM_WB.v";
    "mux3.v";
    "reg32.v";
    "reg_file.v";
    "sign extend.v";
    "unsign_extend.v";
    "branch_equ.v";
