--------------------------------------------------------------------------------
Release 14.6 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.6/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 3 -n
3 -fastpaths -xml cpu_instructor_copy.twx cpu_instructor_copy.ncd -o
cpu_instructor_copy.twr cpu_instructor_copy.pcf -ucf nexys3.ucf

Design file:              cpu_instructor_copy.ncd
Physical constraint file: cpu_instructor_copy.pcf
Device,package,speed:     xc6slx16,csg324,C,-3 (PRODUCTION 1.23 2013-06-08)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 253 paths analyzed, 70 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   2.793ns.
--------------------------------------------------------------------------------

Paths for end point cpu_clock (SLICE_X9Y43.CE), 21 paths
--------------------------------------------------------------------------------
Slack (setup path):     7.207ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clock_divider.counter_8 (FF)
  Destination:          cpu_clock (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.752ns (Levels of Logic = 2)
  Clock Path Skew:      -0.006ns (0.150 - 0.156)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clock_divider.counter_8 to cpu_clock
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y42.AQ       Tcko                  0.408   clock_divider.counter<11>
                                                       clock_divider.counter_8
    SLICE_X9Y42.A1       net (fanout=2)        0.603   clock_divider.counter<8>
    SLICE_X9Y42.A        Tilo                  0.259   GND_6_o_clock_divider.counter[20]_equal_140_o<20>1
                                                       GND_6_o_clock_divider.counter[20]_equal_140_o<20>2
    SLICE_X9Y43.A2       net (fanout=1)        0.598   GND_6_o_clock_divider.counter[20]_equal_140_o<20>1
    SLICE_X9Y43.A        Tilo                  0.259   cpu_clock
                                                       GND_6_o_clock_divider.counter[20]_equal_140_o<20>4
    SLICE_X9Y43.CE       net (fanout=1)        0.285   GND_6_o_clock_divider.counter[20]_equal_140_o
    SLICE_X9Y43.CLK      Tceck                 0.340   cpu_clock
                                                       cpu_clock
    -------------------------------------------------  ---------------------------
    Total                                      2.752ns (1.266ns logic, 1.486ns route)
                                                       (46.0% logic, 54.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.331ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clock_divider.counter_4 (FF)
  Destination:          cpu_clock (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.631ns (Levels of Logic = 2)
  Clock Path Skew:      -0.003ns (0.150 - 0.153)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clock_divider.counter_4 to cpu_clock
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y41.AQ       Tcko                  0.408   clock_divider.counter<7>
                                                       clock_divider.counter_4
    SLICE_X9Y43.D1       net (fanout=2)        0.789   clock_divider.counter<4>
    SLICE_X9Y43.D        Tilo                  0.259   cpu_clock
                                                       GND_6_o_clock_divider.counter[20]_equal_140_o<20>1
    SLICE_X9Y43.A3       net (fanout=1)        0.291   GND_6_o_clock_divider.counter[20]_equal_140_o<20>
    SLICE_X9Y43.A        Tilo                  0.259   cpu_clock
                                                       GND_6_o_clock_divider.counter[20]_equal_140_o<20>4
    SLICE_X9Y43.CE       net (fanout=1)        0.285   GND_6_o_clock_divider.counter[20]_equal_140_o
    SLICE_X9Y43.CLK      Tceck                 0.340   cpu_clock
                                                       cpu_clock
    -------------------------------------------------  ---------------------------
    Total                                      2.631ns (1.266ns logic, 1.365ns route)
                                                       (48.1% logic, 51.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.355ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clock_divider.counter_7 (FF)
  Destination:          cpu_clock (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.607ns (Levels of Logic = 2)
  Clock Path Skew:      -0.003ns (0.150 - 0.153)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clock_divider.counter_7 to cpu_clock
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y41.DQ       Tcko                  0.408   clock_divider.counter<7>
                                                       clock_divider.counter_7
    SLICE_X9Y42.A3       net (fanout=2)        0.458   clock_divider.counter<7>
    SLICE_X9Y42.A        Tilo                  0.259   GND_6_o_clock_divider.counter[20]_equal_140_o<20>1
                                                       GND_6_o_clock_divider.counter[20]_equal_140_o<20>2
    SLICE_X9Y43.A2       net (fanout=1)        0.598   GND_6_o_clock_divider.counter[20]_equal_140_o<20>1
    SLICE_X9Y43.A        Tilo                  0.259   cpu_clock
                                                       GND_6_o_clock_divider.counter[20]_equal_140_o<20>4
    SLICE_X9Y43.CE       net (fanout=1)        0.285   GND_6_o_clock_divider.counter[20]_equal_140_o
    SLICE_X9Y43.CLK      Tceck                 0.340   cpu_clock
                                                       cpu_clock
    -------------------------------------------------  ---------------------------
    Total                                      2.607ns (1.266ns logic, 1.341ns route)
                                                       (48.6% logic, 51.4% route)

--------------------------------------------------------------------------------

Paths for end point clock_divider.counter_18 (SLICE_X8Y44.CIN), 16 paths
--------------------------------------------------------------------------------
Slack (setup path):     7.804ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clock_divider.counter_12 (FF)
  Destination:          clock_divider.counter_18 (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.154ns (Levels of Logic = 2)
  Clock Path Skew:      -0.007ns (0.152 - 0.159)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clock_divider.counter_12 to clock_divider.counter_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y43.AQ       Tcko                  0.408   clock_divider.counter<15>
                                                       clock_divider.counter_12
    SLICE_X8Y43.A2       net (fanout=2)        1.007   clock_divider.counter<12>
    SLICE_X8Y43.COUT     Topcya                0.395   clock_divider.counter<15>
                                                       clock_divider.counter<12>_rt
                                                       Mcount_clock_divider.counter_cy<15>
    SLICE_X8Y44.CIN      net (fanout=1)        0.003   Mcount_clock_divider.counter_cy<15>
    SLICE_X8Y44.CLK      Tcinck                0.341   clock_divider.counter<19>
                                                       Mcount_clock_divider.counter_cy<19>
                                                       clock_divider.counter_18
    -------------------------------------------------  ---------------------------
    Total                                      2.154ns (1.144ns logic, 1.010ns route)
                                                       (53.1% logic, 46.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     8.236ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clock_divider.counter_0 (FF)
  Destination:          clock_divider.counter_18 (FF)
  Requirement:          10.000ns
  Data Path Delay:      1.730ns (Levels of Logic = 5)
  Clock Path Skew:      0.001ns (0.152 - 0.151)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clock_divider.counter_0 to clock_divider.counter_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y40.AQ       Tcko                  0.408   clock_divider.counter<3>
                                                       clock_divider.counter_0
    SLICE_X8Y40.A5       net (fanout=2)        0.346   clock_divider.counter<0>
    SLICE_X8Y40.COUT     Topcya                0.395   clock_divider.counter<3>
                                                       Mcount_clock_divider.counter_lut<0>_INV_0
                                                       Mcount_clock_divider.counter_cy<3>
    SLICE_X8Y41.CIN      net (fanout=1)        0.003   Mcount_clock_divider.counter_cy<3>
    SLICE_X8Y41.COUT     Tbyp                  0.076   clock_divider.counter<7>
                                                       Mcount_clock_divider.counter_cy<7>
    SLICE_X8Y42.CIN      net (fanout=1)        0.003   Mcount_clock_divider.counter_cy<7>
    SLICE_X8Y42.COUT     Tbyp                  0.076   clock_divider.counter<11>
                                                       Mcount_clock_divider.counter_cy<11>
    SLICE_X8Y43.CIN      net (fanout=1)        0.003   Mcount_clock_divider.counter_cy<11>
    SLICE_X8Y43.COUT     Tbyp                  0.076   clock_divider.counter<15>
                                                       Mcount_clock_divider.counter_cy<15>
    SLICE_X8Y44.CIN      net (fanout=1)        0.003   Mcount_clock_divider.counter_cy<15>
    SLICE_X8Y44.CLK      Tcinck                0.341   clock_divider.counter<19>
                                                       Mcount_clock_divider.counter_cy<19>
                                                       clock_divider.counter_18
    -------------------------------------------------  ---------------------------
    Total                                      1.730ns (1.372ns logic, 0.358ns route)
                                                       (79.3% logic, 20.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     8.317ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clock_divider.counter_4 (FF)
  Destination:          clock_divider.counter_18 (FF)
  Requirement:          10.000ns
  Data Path Delay:      1.647ns (Levels of Logic = 4)
  Clock Path Skew:      -0.001ns (0.152 - 0.153)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clock_divider.counter_4 to clock_divider.counter_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y41.AQ       Tcko                  0.408   clock_divider.counter<7>
                                                       clock_divider.counter_4
    SLICE_X8Y41.A5       net (fanout=2)        0.342   clock_divider.counter<4>
    SLICE_X8Y41.COUT     Topcya                0.395   clock_divider.counter<7>
                                                       clock_divider.counter<4>_rt
                                                       Mcount_clock_divider.counter_cy<7>
    SLICE_X8Y42.CIN      net (fanout=1)        0.003   Mcount_clock_divider.counter_cy<7>
    SLICE_X8Y42.COUT     Tbyp                  0.076   clock_divider.counter<11>
                                                       Mcount_clock_divider.counter_cy<11>
    SLICE_X8Y43.CIN      net (fanout=1)        0.003   Mcount_clock_divider.counter_cy<11>
    SLICE_X8Y43.COUT     Tbyp                  0.076   clock_divider.counter<15>
                                                       Mcount_clock_divider.counter_cy<15>
    SLICE_X8Y44.CIN      net (fanout=1)        0.003   Mcount_clock_divider.counter_cy<15>
    SLICE_X8Y44.CLK      Tcinck                0.341   clock_divider.counter<19>
                                                       Mcount_clock_divider.counter_cy<19>
                                                       clock_divider.counter_18
    -------------------------------------------------  ---------------------------
    Total                                      1.647ns (1.296ns logic, 0.351ns route)
                                                       (78.7% logic, 21.3% route)

--------------------------------------------------------------------------------

Paths for end point clock_divider.counter_19 (SLICE_X8Y44.CIN), 16 paths
--------------------------------------------------------------------------------
Slack (setup path):     7.804ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clock_divider.counter_12 (FF)
  Destination:          clock_divider.counter_19 (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.154ns (Levels of Logic = 2)
  Clock Path Skew:      -0.007ns (0.152 - 0.159)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clock_divider.counter_12 to clock_divider.counter_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y43.AQ       Tcko                  0.408   clock_divider.counter<15>
                                                       clock_divider.counter_12
    SLICE_X8Y43.A2       net (fanout=2)        1.007   clock_divider.counter<12>
    SLICE_X8Y43.COUT     Topcya                0.395   clock_divider.counter<15>
                                                       clock_divider.counter<12>_rt
                                                       Mcount_clock_divider.counter_cy<15>
    SLICE_X8Y44.CIN      net (fanout=1)        0.003   Mcount_clock_divider.counter_cy<15>
    SLICE_X8Y44.CLK      Tcinck                0.341   clock_divider.counter<19>
                                                       Mcount_clock_divider.counter_cy<19>
                                                       clock_divider.counter_19
    -------------------------------------------------  ---------------------------
    Total                                      2.154ns (1.144ns logic, 1.010ns route)
                                                       (53.1% logic, 46.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     8.236ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clock_divider.counter_0 (FF)
  Destination:          clock_divider.counter_19 (FF)
  Requirement:          10.000ns
  Data Path Delay:      1.730ns (Levels of Logic = 5)
  Clock Path Skew:      0.001ns (0.152 - 0.151)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clock_divider.counter_0 to clock_divider.counter_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y40.AQ       Tcko                  0.408   clock_divider.counter<3>
                                                       clock_divider.counter_0
    SLICE_X8Y40.A5       net (fanout=2)        0.346   clock_divider.counter<0>
    SLICE_X8Y40.COUT     Topcya                0.395   clock_divider.counter<3>
                                                       Mcount_clock_divider.counter_lut<0>_INV_0
                                                       Mcount_clock_divider.counter_cy<3>
    SLICE_X8Y41.CIN      net (fanout=1)        0.003   Mcount_clock_divider.counter_cy<3>
    SLICE_X8Y41.COUT     Tbyp                  0.076   clock_divider.counter<7>
                                                       Mcount_clock_divider.counter_cy<7>
    SLICE_X8Y42.CIN      net (fanout=1)        0.003   Mcount_clock_divider.counter_cy<7>
    SLICE_X8Y42.COUT     Tbyp                  0.076   clock_divider.counter<11>
                                                       Mcount_clock_divider.counter_cy<11>
    SLICE_X8Y43.CIN      net (fanout=1)        0.003   Mcount_clock_divider.counter_cy<11>
    SLICE_X8Y43.COUT     Tbyp                  0.076   clock_divider.counter<15>
                                                       Mcount_clock_divider.counter_cy<15>
    SLICE_X8Y44.CIN      net (fanout=1)        0.003   Mcount_clock_divider.counter_cy<15>
    SLICE_X8Y44.CLK      Tcinck                0.341   clock_divider.counter<19>
                                                       Mcount_clock_divider.counter_cy<19>
                                                       clock_divider.counter_19
    -------------------------------------------------  ---------------------------
    Total                                      1.730ns (1.372ns logic, 0.358ns route)
                                                       (79.3% logic, 20.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     8.317ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clock_divider.counter_4 (FF)
  Destination:          clock_divider.counter_19 (FF)
  Requirement:          10.000ns
  Data Path Delay:      1.647ns (Levels of Logic = 4)
  Clock Path Skew:      -0.001ns (0.152 - 0.153)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clock_divider.counter_4 to clock_divider.counter_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y41.AQ       Tcko                  0.408   clock_divider.counter<7>
                                                       clock_divider.counter_4
    SLICE_X8Y41.A5       net (fanout=2)        0.342   clock_divider.counter<4>
    SLICE_X8Y41.COUT     Topcya                0.395   clock_divider.counter<7>
                                                       clock_divider.counter<4>_rt
                                                       Mcount_clock_divider.counter_cy<7>
    SLICE_X8Y42.CIN      net (fanout=1)        0.003   Mcount_clock_divider.counter_cy<7>
    SLICE_X8Y42.COUT     Tbyp                  0.076   clock_divider.counter<11>
                                                       Mcount_clock_divider.counter_cy<11>
    SLICE_X8Y43.CIN      net (fanout=1)        0.003   Mcount_clock_divider.counter_cy<11>
    SLICE_X8Y43.COUT     Tbyp                  0.076   clock_divider.counter<15>
                                                       Mcount_clock_divider.counter_cy<15>
    SLICE_X8Y44.CIN      net (fanout=1)        0.003   Mcount_clock_divider.counter_cy<15>
    SLICE_X8Y44.CLK      Tcinck                0.341   clock_divider.counter<19>
                                                       Mcount_clock_divider.counter_cy<19>
                                                       clock_divider.counter_19
    -------------------------------------------------  ---------------------------
    Total                                      1.647ns (1.296ns logic, 0.351ns route)
                                                       (78.7% logic, 21.3% route)

--------------------------------------------------------------------------------

Hold Paths: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point clock_divider.counter_20 (SLICE_X8Y45.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.464ns (requirement - (clock path skew + uncertainty - data path))
  Source:               clock_divider.counter_20 (FF)
  Destination:          clock_divider.counter_20 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.464ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: clock_divider.counter_20 to clock_divider.counter_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y45.AQ       Tcko                  0.200   clock_divider.counter<20>
                                                       clock_divider.counter_20
    SLICE_X8Y45.A6       net (fanout=2)        0.026   clock_divider.counter<20>
    SLICE_X8Y45.CLK      Tah         (-Th)    -0.238   clock_divider.counter<20>
                                                       clock_divider.counter<20>_rt
                                                       Mcount_clock_divider.counter_xor<20>
                                                       clock_divider.counter_20
    -------------------------------------------------  ---------------------------
    Total                                      0.464ns (0.438ns logic, 0.026ns route)
                                                       (94.4% logic, 5.6% route)

--------------------------------------------------------------------------------

Paths for end point cpu_clock (SLICE_X9Y43.C5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.472ns (requirement - (clock path skew + uncertainty - data path))
  Source:               cpu_clock (FF)
  Destination:          cpu_clock (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.472ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: cpu_clock to cpu_clock
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y43.CQ       Tcko                  0.198   cpu_clock
                                                       cpu_clock
    SLICE_X9Y43.C5       net (fanout=2)        0.059   cpu_clock
    SLICE_X9Y43.CLK      Tah         (-Th)    -0.215   cpu_clock
                                                       cpu_clock_INV_39_o1_INV_0
                                                       cpu_clock
    -------------------------------------------------  ---------------------------
    Total                                      0.472ns (0.413ns logic, 0.059ns route)
                                                       (87.5% logic, 12.5% route)

--------------------------------------------------------------------------------

Paths for end point clock_divider.counter_17 (SLICE_X8Y44.B5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.509ns (requirement - (clock path skew + uncertainty - data path))
  Source:               clock_divider.counter_17 (FF)
  Destination:          clock_divider.counter_17 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.509ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: clock_divider.counter_17 to clock_divider.counter_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y44.BQ       Tcko                  0.200   clock_divider.counter<19>
                                                       clock_divider.counter_17
    SLICE_X8Y44.B5       net (fanout=2)        0.075   clock_divider.counter<17>
    SLICE_X8Y44.CLK      Tah         (-Th)    -0.234   clock_divider.counter<19>
                                                       clock_divider.counter<17>_rt
                                                       Mcount_clock_divider.counter_cy<19>
                                                       clock_divider.counter_17
    -------------------------------------------------  ---------------------------
    Total                                      0.509ns (0.434ns logic, 0.075ns route)
                                                       (85.3% logic, 14.7% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 8.270ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X3Y13.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 9.570ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: clock_divider.counter<3>/CLK
  Logical resource: clock_divider.counter_0/CK
  Location pin: SLICE_X8Y40.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 9.570ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.215ns (Trpw)
  Physical resource: clock_divider.counter<3>/SR
  Logical resource: clock_divider.counter_0/SR
  Location pin: SLICE_X8Y40.SR
  Clock network: rst_IBUF
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    2.793|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 253 paths, 0 nets, and 60 connections

Design statistics:
   Minimum period:   2.793ns{1}   (Maximum frequency: 358.038MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Sun Nov  3 11:23:54 2013 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 398 MB



