// Seed: 3475677278
module module_0 (
    output wor   id_0,
    output tri0  id_1,
    output wor   id_2,
    output uwire id_3,
    input  uwire id_4,
    output wire  id_5,
    input  uwire id_6,
    output tri0  id_7,
    output uwire id_8
);
  wire id_10, id_11;
  assign module_1.type_3 = 0;
  wire id_12;
  wire id_13;
  tri1 id_14 = 1;
endmodule
module module_1 (
    input  wor   id_0,
    output uwire id_1,
    input  tri0  id_2,
    input  tri   id_3,
    output wand  id_4,
    input  tri0  id_5,
    output tri   id_6,
    output wor   id_7
);
  always disable id_9;
  tri  id_10;
  wire id_11;
  assign id_10 = id_5;
  module_0 modCall_1 (
      id_7,
      id_6,
      id_1,
      id_6,
      id_3,
      id_1,
      id_10,
      id_7,
      id_10
  );
endmodule
