{
    "DESIGN_NAME": "spi_adc",
    "VERILOG_FILES": [
        "dir::../verilog/adc/spi_adc.v",
        "dir::../verilog/adc/adc_controller.v",
        "dir::../verilog/adc/adc_spi_slave.v"
    ],
    "CLOCK_PERIOD": 100.0,
    "CLOCK_PORT": "sys_clk",
    "CLOCK_NET": "sys_clk",

    "FP_CORE_UTIL": 45,
    "PL_TARGET_DENSITY_PCT": 50,
    
    "PDK": "sky130A",
    "STD_CELL_LIBRARY": "sky130_fd_sc_hd",
    "FP_PIN_ORDER_CFG": "dir::pin_order.cfg"
}
