# Network-on-Chip-NoC-Verilog-RTL-Implementation
Verilog RTL implementation of a packet-switched Network-on-Chip with input buffering, virtual channel allocation, switch allocation, and crossbar-based routing.
