/*******************************************************************************
Copyright (c) 2022-2024 Rapid Silicon
This source code contains proprietary information belonging to Rapid Silicon
(the "licensor") released under license and non-disclosure agreement to the
recipient (the "licensee").

The information shared and protected by the license and non-disclosure agreement
includes but is not limited to the following:
* operational algorithms of the product
* logos, graphics, source code, and visual presentation of the product
* confidential operational information of the licensor

The recipient of this source code is NOT permitted to publicly disclose,
re-use, archive beyond the period of the license agreement, transfer to a
sub-licensee, or re-implement any portion of the content covered by the license
and non-disclosure agreement without the prior written consent of the licensor.
*********************************************************************************/

Version  : 2024.03
Build    : 1.0.18
Hash     : 5851a4d
Date     : Mar 21 2024
Type     : Engineering
Log Time   : Thu Mar 21 09:54:27 2024 GMT

[ 14:54:27 ] Analysis has started
[ 14:54:27 ] Command: /nfs_eda_sw/softwares/Raptor/instl_dir/03_21_2024_09_15_01/bin/yosys -s /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/Jira_Testcase/EDA-2429/and2/and8/and8/run_1/synth_1_1/analysis/and8_analyzer.cmd
[ 14:54:27 ] Duration: 111 ms. Max utilization: 43 MB
[ 14:54:27 ] Synthesize has started
[ 14:54:27 ] Command: /nfs_eda_sw/softwares/Raptor/instl_dir/03_21_2024_09_15_01/bin/yosys -s and8.ys -l and8_synth.log
[ 14:54:42 ] Duration: 14575 ms. Max utilization: 58 MB
[ 14:54:42 ] Packing has started
[ 14:54:42 ] Command: /nfs_eda_sw/softwares/Raptor/instl_dir/03_21_2024_09_15_01/bin/vpr /nfs_eda_sw/softwares/Raptor/instl_dir/03_21_2024_09_15_01/share/raptor/etc/devices/gemini_compact_10x8/gemini_vpr.xml /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/Jira_Testcase/EDA-2429/and2/and8/and8/run_1/synth_1_1/synthesis/fabric_and8_post_synth.eblif --sdc_file /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/Jira_Testcase/EDA-2429/and2/and8/and8/run_1/synth_1_1/impl_1_1_1/packing/fabric_and8_openfpga.sdc --route_chan_width 160 --suppress_warnings check_rr_node_warnings.log,check_rr_node --clock_modeling ideal --absorb_buffer_luts off --skip_sync_clustering_and_routing_results off --constant_net_method route --post_place_timing_report and8_post_place_timing.rpt --device castor10x8_heterogeneous --allow_unrelated_clustering on --allow_dangling_combinational_nodes on --place_delta_delay_matrix_calculation_method dijkstra --gen_post_synthesis_netlist on --post_synth_netlist_unconn_inputs gnd --inner_loop_recompute_divider 1 --max_router_iterations 1500 --timing_report_detail detailed --timing_report_npaths 100 --top and8 --net_file /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/Jira_Testcase/EDA-2429/and2/and8/and8/run_1/synth_1_1/impl_1_1_1/packing/fabric_and8_post_synth.net --place_file /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/Jira_Testcase/EDA-2429/and2/and8/and8/run_1/synth_1_1/impl_1_1_1/placement/fabric_and8_post_synth.place --route_file /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/Jira_Testcase/EDA-2429/and2/and8/and8/run_1/synth_1_1/impl_1_1_1/routing/fabric_and8_post_synth.route --pack
[ 14:54:43 ] Duration: 852 ms. Max utilization: 839 MB
[ 14:54:43 ] Placement has started
[ 14:54:43 ] Command: /nfs_eda_sw/softwares/Raptor/instl_dir/03_21_2024_09_15_01/bin/pin_c --csv /nfs_eda_sw/softwares/Raptor/instl_dir/03_21_2024_09_15_01/share/raptor/etc/devices/gemini_compact_10x8/Virgo_Pin_Table.csv --blif /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/Jira_Testcase/EDA-2429/and2/and8/and8/run_1/synth_1_1/synthesis/and8_post_synth.eblif --output and8_pin_loc.place --assign_unconstrained_pins in_define_order --edits /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/Jira_Testcase/EDA-2429/and2/and8/and8/run_1/synth_1_1/synthesis/config.json
[ 14:54:43 ] Duration: 43 ms. Max utilization: 50 MB
[ 14:54:43 ] Command: /nfs_eda_sw/softwares/Raptor/instl_dir/03_21_2024_09_15_01/bin/vpr /nfs_eda_sw/softwares/Raptor/instl_dir/03_21_2024_09_15_01/share/raptor/etc/devices/gemini_compact_10x8/gemini_vpr.xml /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/Jira_Testcase/EDA-2429/and2/and8/and8/run_1/synth_1_1/synthesis/fabric_and8_post_synth.eblif --sdc_file /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/Jira_Testcase/EDA-2429/and2/and8/and8/run_1/synth_1_1/impl_1_1_1/packing/fabric_and8_openfpga.sdc --route_chan_width 160 --suppress_warnings check_rr_node_warnings.log,check_rr_node --clock_modeling ideal --absorb_buffer_luts off --skip_sync_clustering_and_routing_results off --constant_net_method route --post_place_timing_report and8_post_place_timing.rpt --device castor10x8_heterogeneous --allow_unrelated_clustering on --allow_dangling_combinational_nodes on --place_delta_delay_matrix_calculation_method dijkstra --gen_post_synthesis_netlist on --post_synth_netlist_unconn_inputs gnd --inner_loop_recompute_divider 1 --max_router_iterations 1500 --timing_report_detail detailed --timing_report_npaths 100 --top and8 --net_file /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/Jira_Testcase/EDA-2429/and2/and8/and8/run_1/synth_1_1/impl_1_1_1/packing/fabric_and8_post_synth.net --place_file /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/Jira_Testcase/EDA-2429/and2/and8/and8/run_1/synth_1_1/impl_1_1_1/placement/fabric_and8_post_synth.place --route_file /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/Jira_Testcase/EDA-2429/and2/and8/and8/run_1/synth_1_1/impl_1_1_1/routing/fabric_and8_post_synth.route --place --fix_clusters and8_pin_loc.place
[ 14:54:45 ] Duration: 1976 ms. Max utilization: 1059 MB
[ 14:54:46 ] Route has started
[ 14:54:46 ] Command: /nfs_eda_sw/softwares/Raptor/instl_dir/03_21_2024_09_15_01/bin/vpr /nfs_eda_sw/softwares/Raptor/instl_dir/03_21_2024_09_15_01/share/raptor/etc/devices/gemini_compact_10x8/gemini_vpr.xml /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/Jira_Testcase/EDA-2429/and2/and8/and8/run_1/synth_1_1/synthesis/fabric_and8_post_synth.eblif --sdc_file /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/Jira_Testcase/EDA-2429/and2/and8/and8/run_1/synth_1_1/impl_1_1_1/packing/fabric_and8_openfpga.sdc --route_chan_width 160 --suppress_warnings check_rr_node_warnings.log,check_rr_node --clock_modeling ideal --absorb_buffer_luts off --skip_sync_clustering_and_routing_results off --constant_net_method route --post_place_timing_report and8_post_place_timing.rpt --device castor10x8_heterogeneous --allow_unrelated_clustering on --allow_dangling_combinational_nodes on --place_delta_delay_matrix_calculation_method dijkstra --gen_post_synthesis_netlist on --post_synth_netlist_unconn_inputs gnd --inner_loop_recompute_divider 1 --max_router_iterations 1500 --timing_report_detail detailed --timing_report_npaths 100 --top and8 --net_file /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/Jira_Testcase/EDA-2429/and2/and8/and8/run_1/synth_1_1/impl_1_1_1/packing/fabric_and8_post_synth.net --place_file /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/Jira_Testcase/EDA-2429/and2/and8/and8/run_1/synth_1_1/impl_1_1_1/placement/fabric_and8_post_synth.place --route_file /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/Jira_Testcase/EDA-2429/and2/and8/and8/run_1/synth_1_1/impl_1_1_1/routing/fabric_and8_post_synth.route --route
[ 14:54:48 ] Duration: 1884 ms. Max utilization: 911 MB
[ 14:54:48 ] Command: /nfs_eda_sw/softwares/Raptor/instl_dir/03_21_2024_09_15_01/bin/finalize  /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/Jira_Testcase/EDA-2429/and2/and8/and8/run_1/synth_1_1/impl_1_1_1/routing/fabric_and8_post_synthesis.v /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/Jira_Testcase/EDA-2429/and2/and8/and8/run_1/synth_1_1/impl_1_1_1/routing/fabric_and8_post_synthesis.v_
[ 14:54:48 ] Duration: 24 ms. Max utilization: 684 kiB
[ 14:54:48 ] TimingAnalysis has started
[ 14:54:48 ] Command: /nfs_eda_sw/softwares/Raptor/instl_dir/03_21_2024_09_15_01/bin/vpr /nfs_eda_sw/softwares/Raptor/instl_dir/03_21_2024_09_15_01/share/raptor/etc/devices/gemini_compact_10x8/gemini_vpr.xml /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/Jira_Testcase/EDA-2429/and2/and8/and8/run_1/synth_1_1/synthesis/fabric_and8_post_synth.eblif --sdc_file /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/Jira_Testcase/EDA-2429/and2/and8/and8/run_1/synth_1_1/impl_1_1_1/packing/fabric_and8_openfpga.sdc --route_chan_width 160 --suppress_warnings check_rr_node_warnings.log,check_rr_node --clock_modeling ideal --absorb_buffer_luts off --skip_sync_clustering_and_routing_results off --constant_net_method route --post_place_timing_report and8_post_place_timing.rpt --device castor10x8_heterogeneous --allow_unrelated_clustering on --allow_dangling_combinational_nodes on --place_delta_delay_matrix_calculation_method dijkstra --post_synth_netlist_unconn_inputs gnd --inner_loop_recompute_divider 1 --max_router_iterations 1500 --timing_report_detail detailed --timing_report_npaths 100 --top and8 --net_file /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/Jira_Testcase/EDA-2429/and2/and8/and8/run_1/synth_1_1/impl_1_1_1/packing/fabric_and8_post_synth.net --place_file /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/Jira_Testcase/EDA-2429/and2/and8/and8/run_1/synth_1_1/impl_1_1_1/placement/fabric_and8_post_synth.place --route_file /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/Jira_Testcase/EDA-2429/and2/and8/and8/run_1/synth_1_1/impl_1_1_1/routing/fabric_and8_post_synth.route --analysis
[ 14:54:49 ] Duration: 917 ms. Max utilization: 839 MB
[ 14:54:49 ] GenerateBitstream has started
[ 14:54:49 ] Command: /nfs_eda_sw/softwares/Raptor/instl_dir/03_21_2024_09_15_01/bin/openfpga -batch -f and8.openfpga
[ 14:54:58 ] Duration: 9114 ms. Max utilization: 1055 MB
[ 14:55:01 ] Bitstream Simulation has started
[ 14:55:01 ] Command: /nfs_eda_sw/softwares/Raptor/instl_dir/03_21_2024_09_15_01/bin/HDL_simulator/iverilog/bin/iverilog -DIVERILOG=1 -v -g2012 ../bitstream/BIT_SIM/fabric_and8_formal_random_top_tb.v ../bitstream/BIT_SIM/fabric_and8_top_formal_verification.v ../bitstream/BIT_SIM/fabric_netlists.v -y ../../../../../../../openfpga-pd-castor-rs/k6n8_TSMC16nm_7.5T/CommonFiles/task/CustomModules/  -y ../bitstream/BIT_SIM  -y ../bitstream/BIT_SIM/lb  -y ../bitstream/BIT_SIM/routing  -I../bitstream -s fabric_and8_top_formal_verification_random_tb
[ 14:55:04 ] Duration: 2517 ms. Max utilization: 4 MB
