{"identifier":{"url":"doc:\/\/VHDLMachines\/documentation\/VHDLMachines\/VHDLGenerator\/init()","interfaceLanguage":"swift"},"schemaVersion":{"major":0,"minor":3,"patch":0},"abstract":[{"text":"Create a new generator.","type":"text"}],"metadata":{"symbolKind":"init","title":"init()","modules":[{"name":"VHDLMachines"}],"roleHeading":"Initializer","fragments":[{"kind":"identifier","text":"init"},{"kind":"text","text":"()"}],"externalID":"s:12VHDLMachines13VHDLGeneratorVACycfc","role":"symbol"},"variants":[{"paths":["\/documentation\/vhdlmachines\/vhdlgenerator\/init()"],"traits":[{"interfaceLanguage":"swift"}]}],"kind":"symbol","sections":[],"primaryContentSections":[{"declarations":[{"tokens":[{"kind":"keyword","text":"init"},{"kind":"text","text":"()"}],"platforms":["Linux"],"languages":["swift"]}],"kind":"declarations"}],"hierarchy":{"paths":[["doc:\/\/VHDLMachines\/documentation\/VHDLMachines","doc:\/\/VHDLMachines\/documentation\/VHDLMachines\/VHDLGenerator"]]},"references":{"doc://VHDLMachines/documentation/VHDLMachines/Machine":{"navigatorTitle":[{"kind":"identifier","text":"Machine"}],"fragments":[{"kind":"keyword","text":"struct"},{"kind":"text","text":" "},{"kind":"identifier","text":"Machine"}],"title":"Machine","role":"symbol","type":"topic","identifier":"doc:\/\/VHDLMachines\/documentation\/VHDLMachines\/Machine","url":"\/documentation\/vhdlmachines\/machine","kind":"symbol","abstract":[{"type":"text","text":"The VHDL implementation of an LLFSM."}]},"doc://VHDLMachines/documentation/VHDLMachines/VHDLGenerator/init()":{"role":"symbol","identifier":"doc:\/\/VHDLMachines\/documentation\/VHDLMachines\/VHDLGenerator\/init()","fragments":[{"text":"init","kind":"identifier"},{"kind":"text","text":"()"}],"title":"init()","type":"topic","abstract":[{"type":"text","text":"Create a new generator."}],"url":"\/documentation\/vhdlmachines\/vhdlgenerator\/init()","kind":"symbol"},"doc://VHDLMachines/documentation/VHDLMachines/VHDLGenerator":{"role":"symbol","navigatorTitle":[{"text":"VHDLGenerator","kind":"identifier"}],"abstract":[{"type":"text","text":"A generator that can generate a "},{"type":"codeVoice","code":"FileWrapper"},{"type":"text","text":" from a "},{"type":"reference","identifier":"doc:\/\/VHDLMachines\/documentation\/VHDLMachines\/Machine","isActive":true},{"type":"text","text":"."}],"type":"topic","title":"VHDLGenerator","url":"\/documentation\/vhdlmachines\/vhdlgenerator","kind":"symbol","fragments":[{"text":"struct","kind":"keyword"},{"text":" ","kind":"text"},{"text":"VHDLGenerator","kind":"identifier"}],"identifier":"doc:\/\/VHDLMachines\/documentation\/VHDLMachines\/VHDLGenerator"},"doc://VHDLMachines/documentation/VHDLMachines":{"title":"VHDLMachines","role":"collection","type":"topic","identifier":"doc:\/\/VHDLMachines\/documentation\/VHDLMachines","url":"\/documentation\/vhdlmachines","kind":"symbol","abstract":[]}}}