Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2018.1 (lin64) Build 2188600 Wed Apr  4 18:39:19 MDT 2018
| Date              : Wed Aug 25 19:38:23 2021
| Host              : animal.digi.e-technik.uni-kassel.de running 64-bit AlmaLinux release 8.3 (Purple Manul)
| Command           : report_timing -file /home/nfiege/Repositories/origami/vhdl/ratII/synth/splin_pf/UniformILPNew/splin_pf_UniformILPNew_1_ultrascale2_250/implementedSystem_timing_synth.rpt
| Design            : implementedSystem_toplevel
| Device            : xcvu13p-fhga2104
| Speed File        : -2  PRODUCTION 1.19 03-17-2018
| Temperature Grade : E
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.496ns  (required time - arrival time)
  Source:                 SharedReg62_instance/s4_reg_c/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            SharedReg36_instance/Y_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        3.141ns  (logic 0.169ns (5.380%)  route 2.972ns (94.620%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.199ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.554ns = ( 6.554 - 4.000 ) 
    Source Clock Delay      (SCD):    3.132ns
    Clock Pessimism Removal (CPR):    0.380ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Inter-SLR Compensation: 0.154ns  ((DCD - CCD) * PF)
    Destination Clock Delay (DCD):    2.554ns
    Common Clock Delay      (CCD):    1.528ns
    Prorating Factor         (PF):    0.150
  Clock Net Delay (Source):      2.195ns (routing 0.921ns, distribution 1.274ns)
  Clock Net Delay (Destination): 1.907ns (routing 0.836ns, distribution 1.071ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AR14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AR14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.586     0.586 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.586    clk_IBUF_inst/OUT
    AR14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.586 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.909    clk_IBUF
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.937 r  clk_IBUF_BUFG_inst/O
    X4Y5 (CLOCK_ROOT)    net (fo=7059, routed)        2.195     3.132    SharedReg62_instance/clk_IBUF_BUFG
    SLR Crossing[1->0]   
    SLICE_X127Y238       FDCE                                         r  SharedReg62_instance/s4_reg_c/C
  -------------------------------------------------------------------    -------------------
    SLICE_X127Y238       FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     3.211 r  SharedReg62_instance/s4_reg_c/Q
                         net (fo=137, routed)         2.923     6.134    SharedReg36_instance/s4_reg_c
    SLR Crossing[0->1]   
    SLICE_X125Y303       LUT2 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.090     6.224 r  SharedReg36_instance/s4_reg_gate__10/O
                         net (fo=1, routed)           0.049     6.273    SharedReg36_instance/s4_reg_gate__10_n_0
    SLICE_X125Y303       FDCE                                         r  SharedReg36_instance/Y_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
    AR14                                              0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk_IBUF_inst/I
    AR14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.336     4.336 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     4.336    clk_IBUF_inst/OUT
    AR14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.336 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     4.623    clk_IBUF
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.647 r  clk_IBUF_BUFG_inst/O
    X4Y5 (CLOCK_ROOT)    net (fo=7059, routed)        1.907     6.554    SharedReg36_instance/clk_IBUF_BUFG
    SLICE_X125Y303       FDCE                                         r  SharedReg36_instance/Y_reg[22]/C
                         clock pessimism              0.380     6.933    
                         inter-SLR compensation      -0.154     6.780    
                         clock uncertainty           -0.035     6.744    
    SLICE_X125Y303       FDCE (Setup_BFF_SLICEL_C_D)
                                                      0.025     6.769    SharedReg36_instance/Y_reg[22]
  -------------------------------------------------------------------
                         required time                          6.769    
                         arrival time                          -6.273    
  -------------------------------------------------------------------
                         slack                                  0.496    




