Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Mon Jan  8 17:58:23 2024
| Host         : LAPTOP-5T2MNOHM running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                     Violations  
---------  ----------------  ------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell     508         
LUTAR-1    Warning           LUT drives async reset alert    11          
TIMING-20  Warning           Non-clocked latch               17          
LATCH-1    Advisory          Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (635)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (1317)
5. checking no_input_delay (8)
6. checking no_output_delay (30)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (4)

1. checking no_clock (635)
--------------------------
 There are 223 register/latch pins with no clock driven by root clock pin: CLK (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: RST_N (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: dut14/count_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: dut14/count_reg[10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: dut14/count_reg[11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: dut14/count_reg[12]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: dut14/count_reg[13]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: dut14/count_reg[14]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: dut14/count_reg[15]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: dut14/count_reg[16]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: dut14/count_reg[17]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: dut14/count_reg[18]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: dut14/count_reg[19]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: dut14/count_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: dut14/count_reg[20]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: dut14/count_reg[21]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: dut14/count_reg[22]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: dut14/count_reg[23]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: dut14/count_reg[24]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: dut14/count_reg[25]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: dut14/count_reg[26]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: dut14/count_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: dut14/count_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: dut14/count_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: dut14/count_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: dut14/count_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: dut14/count_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: dut14/count_reg[8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: dut14/count_reg[9]/Q (HIGH)

 There are 195 register/latch pins with no clock driven by root clock pin: dut14/newClk_s_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: dut7/FSM_sequential_current_state_reg[0]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: dut7/FSM_sequential_current_state_reg[1]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: dut7/FSM_sequential_current_state_reg[2]/Q (HIGH)

 There are 37 register/latch pins with no clock driven by root clock pin: dut7/levelUP_s_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: dut8/final_lights_clk/count_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: dut8/final_lights_clk/count_reg[10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: dut8/final_lights_clk/count_reg[11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: dut8/final_lights_clk/count_reg[12]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: dut8/final_lights_clk/count_reg[13]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: dut8/final_lights_clk/count_reg[14]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: dut8/final_lights_clk/count_reg[15]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: dut8/final_lights_clk/count_reg[16]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: dut8/final_lights_clk/count_reg[17]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: dut8/final_lights_clk/count_reg[18]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: dut8/final_lights_clk/count_reg[19]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: dut8/final_lights_clk/count_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: dut8/final_lights_clk/count_reg[20]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: dut8/final_lights_clk/count_reg[21]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: dut8/final_lights_clk/count_reg[22]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: dut8/final_lights_clk/count_reg[23]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: dut8/final_lights_clk/count_reg[24]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: dut8/final_lights_clk/count_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: dut8/final_lights_clk/count_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: dut8/final_lights_clk/count_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: dut8/final_lights_clk/count_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: dut8/final_lights_clk/count_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: dut8/final_lights_clk/count_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: dut8/final_lights_clk/count_reg[8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: dut8/final_lights_clk/count_reg[9]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: dut8/final_lights_clk/newClk_s_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: dut8/to_refresh_clk/count_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: dut8/to_refresh_clk/count_reg[10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: dut8/to_refresh_clk/count_reg[11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: dut8/to_refresh_clk/count_reg[12]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: dut8/to_refresh_clk/count_reg[13]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: dut8/to_refresh_clk/count_reg[14]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: dut8/to_refresh_clk/count_reg[15]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: dut8/to_refresh_clk/count_reg[16]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: dut8/to_refresh_clk/count_reg[17]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: dut8/to_refresh_clk/count_reg[18]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: dut8/to_refresh_clk/count_reg[19]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: dut8/to_refresh_clk/count_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: dut8/to_refresh_clk/count_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: dut8/to_refresh_clk/count_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: dut8/to_refresh_clk/count_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: dut8/to_refresh_clk/count_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: dut8/to_refresh_clk/count_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: dut8/to_refresh_clk/count_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: dut8/to_refresh_clk/count_reg[8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: dut8/to_refresh_clk/count_reg[9]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: dut8/to_refresh_clk/newClk_s_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: dut8/to_user_clk/count_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: dut8/to_user_clk/count_reg[10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: dut8/to_user_clk/count_reg[11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: dut8/to_user_clk/count_reg[12]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: dut8/to_user_clk/count_reg[13]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: dut8/to_user_clk/count_reg[14]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: dut8/to_user_clk/count_reg[15]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: dut8/to_user_clk/count_reg[16]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: dut8/to_user_clk/count_reg[17]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: dut8/to_user_clk/count_reg[18]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: dut8/to_user_clk/count_reg[19]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: dut8/to_user_clk/count_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: dut8/to_user_clk/count_reg[20]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: dut8/to_user_clk/count_reg[21]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: dut8/to_user_clk/count_reg[22]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: dut8/to_user_clk/count_reg[23]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: dut8/to_user_clk/count_reg[24]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: dut8/to_user_clk/count_reg[25]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: dut8/to_user_clk/count_reg[26]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: dut8/to_user_clk/count_reg[27]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: dut8/to_user_clk/count_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: dut8/to_user_clk/count_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: dut8/to_user_clk/count_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: dut8/to_user_clk/count_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: dut8/to_user_clk/count_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: dut8/to_user_clk/count_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: dut8/to_user_clk/count_reg[8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: dut8/to_user_clk/count_reg[9]/Q (HIGH)

 There are 31 register/latch pins with no clock driven by root clock pin: dut8/to_user_clk/newClk_s_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (1317)
---------------------------------------------------
 There are 1317 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (8)
------------------------------
 There are 8 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (30)
--------------------------------
 There are 30 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (4)
----------------------------
 There are 4 combinational latch loops in the design through latch input (HIGH)



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                 1347          inf        0.000                      0                 1347           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay          1347 Endpoints
Min Delay          1347 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dut8/level_count/Level_logic.level_v_reg[0]/C
                            (rising edge-triggered cell FDPE)
  Destination:            dut8/dut3/sseg_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        47.149ns  (logic 16.533ns (35.065%)  route 30.616ns (64.935%))
  Logic Levels:           60  (CARRY4=33 FDPE=1 LUT1=1 LUT2=2 LUT3=5 LUT4=4 LUT5=5 LUT6=8 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y79         FDPE                         0.000     0.000 r  dut8/level_count/Level_logic.level_v_reg[0]/C
    SLICE_X41Y79         FDPE (Prop_fdpe_C_Q)         0.456     0.456 f  dut8/level_count/Level_logic.level_v_reg[0]/Q
                         net (fo=75, routed)          0.634     1.090    dut8/level_count/Level_logic.level_v_reg[31]_0[0]
    SLICE_X41Y77         LUT1 (Prop_lut1_I0_O)        0.124     1.214 r  dut8/level_count/sseg[6]_i_547/O
                         net (fo=3, routed)           0.360     1.574    dut8/level_count/sseg[6]_i_547_n_1
    SLICE_X43Y78         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     2.154 r  dut8/level_count/sseg_reg[6]_i_857/CO[3]
                         net (fo=1, routed)           0.000     2.154    dut8/level_count/sseg_reg[6]_i_857_n_1
    SLICE_X43Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.268 r  dut8/level_count/sseg_reg[6]_i_859/CO[3]
                         net (fo=1, routed)           0.000     2.268    dut8/level_count/sseg_reg[6]_i_859_n_1
    SLICE_X43Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.382 r  dut8/level_count/sseg_reg[6]_i_860/CO[3]
                         net (fo=1, routed)           0.000     2.382    dut8/level_count/sseg_reg[6]_i_860_n_1
    SLICE_X43Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.496 r  dut8/level_count/sseg_reg[6]_i_877/CO[3]
                         net (fo=1, routed)           0.000     2.496    dut8/level_count/sseg_reg[6]_i_877_n_1
    SLICE_X43Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.610 r  dut8/level_count/sseg_reg[6]_i_806/CO[3]
                         net (fo=1, routed)           0.000     2.610    dut8/level_count/sseg_reg[6]_i_806_n_1
    SLICE_X43Y83         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.849 f  dut8/level_count/sseg_reg[6]_i_323/O[2]
                         net (fo=13, routed)          2.175     5.024    dut8/level_count/dut3/code5[23]
    SLICE_X52Y85         LUT3 (Prop_lut3_I0_O)        0.330     5.354 f  dut8/level_count/sseg[6]_i_875/O
                         net (fo=14, routed)          1.711     7.065    dut8/level_count/sseg[6]_i_875_n_1
    SLICE_X53Y81         LUT6 (Prop_lut6_I3_O)        0.326     7.391 r  dut8/level_count/sseg[6]_i_1449/O
                         net (fo=4, routed)           0.994     8.384    dut8/level_count/Level_logic.level_v_reg[31]_rep__2_6[0]
    SLICE_X51Y80         LUT6 (Prop_lut6_I1_O)        0.124     8.508 r  dut8/level_count/sseg[6]_i_1453/O
                         net (fo=1, routed)           0.000     8.508    dut8/dut3/sseg[6]_i_371[0]
    SLICE_X51Y80         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.040 r  dut8/dut3/sseg_reg[6]_i_870/CO[3]
                         net (fo=1, routed)           0.000     9.040    dut8/dut3/sseg_reg[6]_i_870_n_1
    SLICE_X51Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.154 r  dut8/dut3/sseg_reg[6]_i_882/CO[3]
                         net (fo=1, routed)           0.000     9.154    dut8/dut3/sseg_reg[6]_i_882_n_1
    SLICE_X51Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.268 r  dut8/dut3/sseg_reg[6]_i_1386/CO[3]
                         net (fo=1, routed)           0.000     9.268    dut8/dut3/sseg_reg[6]_i_1386_n_1
    SLICE_X51Y83         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     9.539 f  dut8/dut3/sseg_reg[6]_i_2106/CO[0]
                         net (fo=40, routed)          2.029    11.569    dut8/level_count/sseg_reg[6]_i_1381[0]
    SLICE_X53Y82         LUT6 (Prop_lut6_I1_O)        0.373    11.942 r  dut8/level_count/sseg[6]_i_2130/O
                         net (fo=2, routed)           0.953    12.894    dut8/level_count/Level_logic.level_v_reg[31]_rep__2_9[1]
    SLICE_X50Y82         LUT6 (Prop_lut6_I1_O)        0.124    13.018 r  dut8/level_count/sseg[6]_i_2134/O
                         net (fo=1, routed)           0.000    13.018    dut8/dut3/sseg[6]_i_759_5[1]
    SLICE_X50Y82         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    13.661 r  dut8/dut3/sseg_reg[6]_i_1381/O[3]
                         net (fo=3, routed)           1.137    14.799    dut8/dut3/sseg_reg[6]_i_1381_n_5
    SLICE_X46Y83         LUT3 (Prop_lut3_I2_O)        0.307    15.106 r  dut8/dut3/sseg[6]_i_3014/O
                         net (fo=2, routed)           0.462    15.568    dut8/dut3/sseg[6]_i_3014_n_1
    SLICE_X51Y84         LUT5 (Prop_lut5_I3_O)        0.124    15.692 r  dut8/dut3/sseg[6]_i_2664/O
                         net (fo=2, routed)           0.890    16.582    dut8/dut3/sseg[6]_i_2664_n_1
    SLICE_X48Y83         LUT6 (Prop_lut6_I0_O)        0.124    16.706 r  dut8/dut3/sseg[6]_i_2668/O
                         net (fo=1, routed)           0.000    16.706    dut8/dut3/sseg[6]_i_2668_n_1
    SLICE_X48Y83         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    17.104 r  dut8/dut3/sseg_reg[6]_i_2073/CO[3]
                         net (fo=1, routed)           0.000    17.104    dut8/dut3/sseg_reg[6]_i_2073_n_1
    SLICE_X48Y84         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    17.326 r  dut8/dut3/sseg_reg[6]_i_1341/O[0]
                         net (fo=7, routed)           1.034    18.360    dut8/dut3/sseg_reg[6]_i_1341_n_8
    SLICE_X44Y84         LUT2 (Prop_lut2_I0_O)        0.299    18.659 r  dut8/dut3/sseg[6]_i_2155/O
                         net (fo=1, routed)           0.000    18.659    dut8/dut3/sseg[6]_i_2155_n_1
    SLICE_X44Y84         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    19.191 r  dut8/dut3/sseg_reg[6]_i_1400/CO[3]
                         net (fo=1, routed)           0.000    19.191    dut8/dut3/sseg_reg[6]_i_1400_n_1
    SLICE_X44Y85         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    19.413 r  dut8/dut3/sseg_reg[6]_i_811/O[0]
                         net (fo=3, routed)           1.240    20.652    dut8/level_count/sseg_reg[6]_i_795[0]
    SLICE_X39Y84         LUT4 (Prop_lut4_I0_O)        0.299    20.951 r  dut8/level_count/sseg[6]_i_1390/O
                         net (fo=1, routed)           0.554    21.505    dut8/dut3/sseg_reg[6]_i_313_0[1]
    SLICE_X42Y84         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    22.025 r  dut8/dut3/sseg_reg[6]_i_795/CO[3]
                         net (fo=1, routed)           0.000    22.025    dut8/dut3/sseg_reg[6]_i_795_n_1
    SLICE_X42Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.142 r  dut8/dut3/sseg_reg[6]_i_313/CO[3]
                         net (fo=1, routed)           0.000    22.142    dut8/dut3/sseg_reg[6]_i_313_n_1
    SLICE_X42Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.259 r  dut8/dut3/sseg_reg[6]_i_157/CO[3]
                         net (fo=1, routed)           0.000    22.259    dut8/dut3/sseg_reg[6]_i_157_n_1
    SLICE_X42Y87         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    22.513 f  dut8/dut3/sseg_reg[6]_i_74/CO[0]
                         net (fo=1, routed)           0.685    23.199    dut8/level_count/sseg[6]_i_20[0]
    SLICE_X43Y87         LUT5 (Prop_lut5_I0_O)        0.367    23.566 r  dut8/level_count/sseg[6]_i_41/O
                         net (fo=107, routed)         1.262    24.827    dut8/dut3/sseg_reg[6]_i_9_0
    SLICE_X36Y84         LUT3 (Prop_lut3_I1_O)        0.124    24.951 r  dut8/dut3/sseg[6]_i_66/O
                         net (fo=2, routed)           0.656    25.607    dut8/dut3/sseg[6]_i_66_n_1
    SLICE_X40Y85         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    26.187 r  dut8/dut3/sseg_reg[6]_i_71/CO[3]
                         net (fo=1, routed)           0.000    26.187    dut8/dut3/sseg_reg[6]_i_71_n_1
    SLICE_X40Y86         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    26.521 f  dut8/dut3/sseg_reg[6]_i_1336/O[1]
                         net (fo=2, routed)           0.977    27.498    dut8/dut3/sseg_reg[6]_i_1336_n_7
    SLICE_X38Y84         LUT5 (Prop_lut5_I4_O)        0.303    27.801 r  dut8/dut3/sseg[6]_i_2235/O
                         net (fo=1, routed)           0.000    27.801    dut8/dut3/sseg[6]_i_2235_n_1
    SLICE_X38Y84         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    28.334 r  dut8/dut3/sseg_reg[6]_i_1528/CO[3]
                         net (fo=1, routed)           0.000    28.334    dut8/dut3/sseg_reg[6]_i_1528_n_1
    SLICE_X38Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.451 r  dut8/dut3/sseg_reg[6]_i_1520/CO[3]
                         net (fo=1, routed)           0.000    28.451    dut8/dut3/sseg_reg[6]_i_1520_n_1
    SLICE_X38Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.568 r  dut8/dut3/sseg_reg[6]_i_1522/CO[3]
                         net (fo=1, routed)           0.000    28.568    dut8/dut3/sseg_reg[6]_i_1522_n_1
    SLICE_X38Y87         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    28.807 f  dut8/dut3/sseg_reg[6]_i_1503/O[2]
                         net (fo=1, routed)           0.772    29.579    dut8/dut3/sseg_reg[6]_i_1503_n_6
    SLICE_X41Y87         LUT4 (Prop_lut4_I0_O)        0.301    29.880 f  dut8/dut3/sseg[6]_i_941/O
                         net (fo=13, routed)          1.957    31.837    dut8/dut3/sseg[6]_i_941_n_1
    SLICE_X35Y94         LUT3 (Prop_lut3_I1_O)        0.124    31.961 r  dut8/dut3/sseg[6]_i_908/O
                         net (fo=3, routed)           1.211    33.172    dut8/dut3/sseg[6]_i_908_n_1
    SLICE_X35Y90         LUT4 (Prop_lut4_I3_O)        0.124    33.296 r  dut8/dut3/sseg[6]_i_912/O
                         net (fo=1, routed)           0.000    33.296    dut8/dut3/sseg[6]_i_912_n_1
    SLICE_X35Y90         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    33.828 r  dut8/dut3/sseg_reg[6]_i_427/CO[3]
                         net (fo=1, routed)           0.000    33.828    dut8/dut3/sseg_reg[6]_i_427_n_1
    SLICE_X35Y91         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    34.067 r  dut8/dut3/sseg_reg[6]_i_946/O[2]
                         net (fo=3, routed)           0.998    35.065    dut8/dut3/sseg_reg[6]_i_946_n_6
    SLICE_X28Y90         LUT5 (Prop_lut5_I4_O)        0.302    35.367 r  dut8/dut3/sseg[6]_i_449/O
                         net (fo=2, routed)           1.137    36.503    dut8/dut3/sseg[6]_i_449_n_1
    SLICE_X29Y90         LUT4 (Prop_lut4_I3_O)        0.124    36.627 r  dut8/dut3/sseg[6]_i_452/O
                         net (fo=1, routed)           0.000    36.627    dut8/dut3/sseg[6]_i_452_n_1
    SLICE_X29Y90         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248    36.875 r  dut8/dut3/sseg_reg[6]_i_202/O[3]
                         net (fo=4, routed)           1.188    38.064    dut8/dut3/sseg_reg[6]_i_202_n_5
    SLICE_X31Y92         LUT3 (Prop_lut3_I2_O)        0.306    38.370 r  dut8/dut3/sseg[6]_i_206/O
                         net (fo=1, routed)           0.709    39.079    dut8/dut3/sseg[6]_i_206_n_1
    SLICE_X32Y94         LUT5 (Prop_lut5_I4_O)        0.124    39.203 r  dut8/dut3/sseg[6]_i_91/O
                         net (fo=2, routed)           0.743    39.946    dut8/dut3/sseg[6]_i_91_n_1
    SLICE_X33Y92         LUT6 (Prop_lut6_I0_O)        0.124    40.070 r  dut8/dut3/sseg[6]_i_95/O
                         net (fo=1, routed)           0.000    40.070    dut8/dut3/sseg[6]_i_95_n_1
    SLICE_X33Y92         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    40.468 r  dut8/dut3/sseg_reg[6]_i_44/CO[3]
                         net (fo=1, routed)           0.000    40.468    dut8/dut3/sseg_reg[6]_i_44_n_1
    SLICE_X33Y93         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    40.690 r  dut8/dut3/sseg_reg[6]_i_86/O[0]
                         net (fo=2, routed)           0.474    41.164    dut8/dut3/sseg_reg[6]_i_86_n_8
    SLICE_X31Y93         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.723    41.887 r  dut8/dut3/sseg_reg[6]_i_43/O[1]
                         net (fo=1, routed)           0.811    42.698    dut8/dut3/sseg_reg[6]_i_43_n_7
    SLICE_X29Y93         LUT2 (Prop_lut2_I1_O)        0.303    43.001 r  dut8/dut3/sseg[6]_i_21/O
                         net (fo=1, routed)           0.000    43.001    dut8/dut3/sseg[6]_i_21_n_1
    SLICE_X29Y93         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    43.402 r  dut8/dut3/sseg_reg[6]_i_9/CO[3]
                         net (fo=1, routed)           0.000    43.402    dut8/dut3/sseg_reg[6]_i_9_n_1
    SLICE_X29Y94         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    43.624 r  dut8/dut3/sseg_reg[6]_i_15/O[0]
                         net (fo=3, routed)           0.861    44.485    dut8/dut3/sseg_reg[6]_i_15_n_8
    SLICE_X28Y92         LUT6 (Prop_lut6_I5_O)        0.299    44.784 r  dut8/dut3/sseg[6]_i_10/O
                         net (fo=7, routed)           2.003    46.787    dut8/dut3/sseg[6]_i_10_n_1
    SLICE_X4Y95          LUT6 (Prop_lut6_I5_O)        0.124    46.911 r  dut8/dut3/sseg[3]_i_2/O
                         net (fo=1, routed)           0.000    46.911    dut8/dut3/sseg[3]_i_2_n_1
    SLICE_X4Y95          MUXF7 (Prop_muxf7_I0_O)      0.238    47.149 r  dut8/dut3/sseg_reg[3]_i_1/O
                         net (fo=1, routed)           0.000    47.149    dut8/dut3/sseg_reg[3]_i_1_n_1
    SLICE_X4Y95          FDRE                                         r  dut8/dut3/sseg_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dut8/level_count/Level_logic.level_v_reg[0]/C
                            (rising edge-triggered cell FDPE)
  Destination:            dut8/dut3/sseg_reg[4]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        47.040ns  (logic 16.507ns (35.092%)  route 30.533ns (64.908%))
  Logic Levels:           60  (CARRY4=33 FDPE=1 LUT1=1 LUT2=2 LUT3=5 LUT4=4 LUT5=5 LUT6=8 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y79         FDPE                         0.000     0.000 r  dut8/level_count/Level_logic.level_v_reg[0]/C
    SLICE_X41Y79         FDPE (Prop_fdpe_C_Q)         0.456     0.456 f  dut8/level_count/Level_logic.level_v_reg[0]/Q
                         net (fo=75, routed)          0.634     1.090    dut8/level_count/Level_logic.level_v_reg[31]_0[0]
    SLICE_X41Y77         LUT1 (Prop_lut1_I0_O)        0.124     1.214 r  dut8/level_count/sseg[6]_i_547/O
                         net (fo=3, routed)           0.360     1.574    dut8/level_count/sseg[6]_i_547_n_1
    SLICE_X43Y78         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     2.154 r  dut8/level_count/sseg_reg[6]_i_857/CO[3]
                         net (fo=1, routed)           0.000     2.154    dut8/level_count/sseg_reg[6]_i_857_n_1
    SLICE_X43Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.268 r  dut8/level_count/sseg_reg[6]_i_859/CO[3]
                         net (fo=1, routed)           0.000     2.268    dut8/level_count/sseg_reg[6]_i_859_n_1
    SLICE_X43Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.382 r  dut8/level_count/sseg_reg[6]_i_860/CO[3]
                         net (fo=1, routed)           0.000     2.382    dut8/level_count/sseg_reg[6]_i_860_n_1
    SLICE_X43Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.496 r  dut8/level_count/sseg_reg[6]_i_877/CO[3]
                         net (fo=1, routed)           0.000     2.496    dut8/level_count/sseg_reg[6]_i_877_n_1
    SLICE_X43Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.610 r  dut8/level_count/sseg_reg[6]_i_806/CO[3]
                         net (fo=1, routed)           0.000     2.610    dut8/level_count/sseg_reg[6]_i_806_n_1
    SLICE_X43Y83         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.849 f  dut8/level_count/sseg_reg[6]_i_323/O[2]
                         net (fo=13, routed)          2.175     5.024    dut8/level_count/dut3/code5[23]
    SLICE_X52Y85         LUT3 (Prop_lut3_I0_O)        0.330     5.354 f  dut8/level_count/sseg[6]_i_875/O
                         net (fo=14, routed)          1.711     7.065    dut8/level_count/sseg[6]_i_875_n_1
    SLICE_X53Y81         LUT6 (Prop_lut6_I3_O)        0.326     7.391 r  dut8/level_count/sseg[6]_i_1449/O
                         net (fo=4, routed)           0.994     8.384    dut8/level_count/Level_logic.level_v_reg[31]_rep__2_6[0]
    SLICE_X51Y80         LUT6 (Prop_lut6_I1_O)        0.124     8.508 r  dut8/level_count/sseg[6]_i_1453/O
                         net (fo=1, routed)           0.000     8.508    dut8/dut3/sseg[6]_i_371[0]
    SLICE_X51Y80         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.040 r  dut8/dut3/sseg_reg[6]_i_870/CO[3]
                         net (fo=1, routed)           0.000     9.040    dut8/dut3/sseg_reg[6]_i_870_n_1
    SLICE_X51Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.154 r  dut8/dut3/sseg_reg[6]_i_882/CO[3]
                         net (fo=1, routed)           0.000     9.154    dut8/dut3/sseg_reg[6]_i_882_n_1
    SLICE_X51Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.268 r  dut8/dut3/sseg_reg[6]_i_1386/CO[3]
                         net (fo=1, routed)           0.000     9.268    dut8/dut3/sseg_reg[6]_i_1386_n_1
    SLICE_X51Y83         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     9.539 f  dut8/dut3/sseg_reg[6]_i_2106/CO[0]
                         net (fo=40, routed)          2.029    11.569    dut8/level_count/sseg_reg[6]_i_1381[0]
    SLICE_X53Y82         LUT6 (Prop_lut6_I1_O)        0.373    11.942 r  dut8/level_count/sseg[6]_i_2130/O
                         net (fo=2, routed)           0.953    12.894    dut8/level_count/Level_logic.level_v_reg[31]_rep__2_9[1]
    SLICE_X50Y82         LUT6 (Prop_lut6_I1_O)        0.124    13.018 r  dut8/level_count/sseg[6]_i_2134/O
                         net (fo=1, routed)           0.000    13.018    dut8/dut3/sseg[6]_i_759_5[1]
    SLICE_X50Y82         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    13.661 r  dut8/dut3/sseg_reg[6]_i_1381/O[3]
                         net (fo=3, routed)           1.137    14.799    dut8/dut3/sseg_reg[6]_i_1381_n_5
    SLICE_X46Y83         LUT3 (Prop_lut3_I2_O)        0.307    15.106 r  dut8/dut3/sseg[6]_i_3014/O
                         net (fo=2, routed)           0.462    15.568    dut8/dut3/sseg[6]_i_3014_n_1
    SLICE_X51Y84         LUT5 (Prop_lut5_I3_O)        0.124    15.692 r  dut8/dut3/sseg[6]_i_2664/O
                         net (fo=2, routed)           0.890    16.582    dut8/dut3/sseg[6]_i_2664_n_1
    SLICE_X48Y83         LUT6 (Prop_lut6_I0_O)        0.124    16.706 r  dut8/dut3/sseg[6]_i_2668/O
                         net (fo=1, routed)           0.000    16.706    dut8/dut3/sseg[6]_i_2668_n_1
    SLICE_X48Y83         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    17.104 r  dut8/dut3/sseg_reg[6]_i_2073/CO[3]
                         net (fo=1, routed)           0.000    17.104    dut8/dut3/sseg_reg[6]_i_2073_n_1
    SLICE_X48Y84         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    17.326 r  dut8/dut3/sseg_reg[6]_i_1341/O[0]
                         net (fo=7, routed)           1.034    18.360    dut8/dut3/sseg_reg[6]_i_1341_n_8
    SLICE_X44Y84         LUT2 (Prop_lut2_I0_O)        0.299    18.659 r  dut8/dut3/sseg[6]_i_2155/O
                         net (fo=1, routed)           0.000    18.659    dut8/dut3/sseg[6]_i_2155_n_1
    SLICE_X44Y84         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    19.191 r  dut8/dut3/sseg_reg[6]_i_1400/CO[3]
                         net (fo=1, routed)           0.000    19.191    dut8/dut3/sseg_reg[6]_i_1400_n_1
    SLICE_X44Y85         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    19.413 r  dut8/dut3/sseg_reg[6]_i_811/O[0]
                         net (fo=3, routed)           1.240    20.652    dut8/level_count/sseg_reg[6]_i_795[0]
    SLICE_X39Y84         LUT4 (Prop_lut4_I0_O)        0.299    20.951 r  dut8/level_count/sseg[6]_i_1390/O
                         net (fo=1, routed)           0.554    21.505    dut8/dut3/sseg_reg[6]_i_313_0[1]
    SLICE_X42Y84         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    22.025 r  dut8/dut3/sseg_reg[6]_i_795/CO[3]
                         net (fo=1, routed)           0.000    22.025    dut8/dut3/sseg_reg[6]_i_795_n_1
    SLICE_X42Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.142 r  dut8/dut3/sseg_reg[6]_i_313/CO[3]
                         net (fo=1, routed)           0.000    22.142    dut8/dut3/sseg_reg[6]_i_313_n_1
    SLICE_X42Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.259 r  dut8/dut3/sseg_reg[6]_i_157/CO[3]
                         net (fo=1, routed)           0.000    22.259    dut8/dut3/sseg_reg[6]_i_157_n_1
    SLICE_X42Y87         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    22.513 f  dut8/dut3/sseg_reg[6]_i_74/CO[0]
                         net (fo=1, routed)           0.685    23.199    dut8/level_count/sseg[6]_i_20[0]
    SLICE_X43Y87         LUT5 (Prop_lut5_I0_O)        0.367    23.566 r  dut8/level_count/sseg[6]_i_41/O
                         net (fo=107, routed)         1.262    24.827    dut8/dut3/sseg_reg[6]_i_9_0
    SLICE_X36Y84         LUT3 (Prop_lut3_I1_O)        0.124    24.951 r  dut8/dut3/sseg[6]_i_66/O
                         net (fo=2, routed)           0.656    25.607    dut8/dut3/sseg[6]_i_66_n_1
    SLICE_X40Y85         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    26.187 r  dut8/dut3/sseg_reg[6]_i_71/CO[3]
                         net (fo=1, routed)           0.000    26.187    dut8/dut3/sseg_reg[6]_i_71_n_1
    SLICE_X40Y86         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    26.521 f  dut8/dut3/sseg_reg[6]_i_1336/O[1]
                         net (fo=2, routed)           0.977    27.498    dut8/dut3/sseg_reg[6]_i_1336_n_7
    SLICE_X38Y84         LUT5 (Prop_lut5_I4_O)        0.303    27.801 r  dut8/dut3/sseg[6]_i_2235/O
                         net (fo=1, routed)           0.000    27.801    dut8/dut3/sseg[6]_i_2235_n_1
    SLICE_X38Y84         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    28.334 r  dut8/dut3/sseg_reg[6]_i_1528/CO[3]
                         net (fo=1, routed)           0.000    28.334    dut8/dut3/sseg_reg[6]_i_1528_n_1
    SLICE_X38Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.451 r  dut8/dut3/sseg_reg[6]_i_1520/CO[3]
                         net (fo=1, routed)           0.000    28.451    dut8/dut3/sseg_reg[6]_i_1520_n_1
    SLICE_X38Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.568 r  dut8/dut3/sseg_reg[6]_i_1522/CO[3]
                         net (fo=1, routed)           0.000    28.568    dut8/dut3/sseg_reg[6]_i_1522_n_1
    SLICE_X38Y87         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    28.807 f  dut8/dut3/sseg_reg[6]_i_1503/O[2]
                         net (fo=1, routed)           0.772    29.579    dut8/dut3/sseg_reg[6]_i_1503_n_6
    SLICE_X41Y87         LUT4 (Prop_lut4_I0_O)        0.301    29.880 f  dut8/dut3/sseg[6]_i_941/O
                         net (fo=13, routed)          1.957    31.837    dut8/dut3/sseg[6]_i_941_n_1
    SLICE_X35Y94         LUT3 (Prop_lut3_I1_O)        0.124    31.961 r  dut8/dut3/sseg[6]_i_908/O
                         net (fo=3, routed)           1.211    33.172    dut8/dut3/sseg[6]_i_908_n_1
    SLICE_X35Y90         LUT4 (Prop_lut4_I3_O)        0.124    33.296 r  dut8/dut3/sseg[6]_i_912/O
                         net (fo=1, routed)           0.000    33.296    dut8/dut3/sseg[6]_i_912_n_1
    SLICE_X35Y90         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    33.828 r  dut8/dut3/sseg_reg[6]_i_427/CO[3]
                         net (fo=1, routed)           0.000    33.828    dut8/dut3/sseg_reg[6]_i_427_n_1
    SLICE_X35Y91         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    34.067 r  dut8/dut3/sseg_reg[6]_i_946/O[2]
                         net (fo=3, routed)           0.998    35.065    dut8/dut3/sseg_reg[6]_i_946_n_6
    SLICE_X28Y90         LUT5 (Prop_lut5_I4_O)        0.302    35.367 r  dut8/dut3/sseg[6]_i_449/O
                         net (fo=2, routed)           1.137    36.503    dut8/dut3/sseg[6]_i_449_n_1
    SLICE_X29Y90         LUT4 (Prop_lut4_I3_O)        0.124    36.627 r  dut8/dut3/sseg[6]_i_452/O
                         net (fo=1, routed)           0.000    36.627    dut8/dut3/sseg[6]_i_452_n_1
    SLICE_X29Y90         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248    36.875 r  dut8/dut3/sseg_reg[6]_i_202/O[3]
                         net (fo=4, routed)           1.188    38.064    dut8/dut3/sseg_reg[6]_i_202_n_5
    SLICE_X31Y92         LUT3 (Prop_lut3_I2_O)        0.306    38.370 r  dut8/dut3/sseg[6]_i_206/O
                         net (fo=1, routed)           0.709    39.079    dut8/dut3/sseg[6]_i_206_n_1
    SLICE_X32Y94         LUT5 (Prop_lut5_I4_O)        0.124    39.203 r  dut8/dut3/sseg[6]_i_91/O
                         net (fo=2, routed)           0.743    39.946    dut8/dut3/sseg[6]_i_91_n_1
    SLICE_X33Y92         LUT6 (Prop_lut6_I0_O)        0.124    40.070 r  dut8/dut3/sseg[6]_i_95/O
                         net (fo=1, routed)           0.000    40.070    dut8/dut3/sseg[6]_i_95_n_1
    SLICE_X33Y92         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    40.468 r  dut8/dut3/sseg_reg[6]_i_44/CO[3]
                         net (fo=1, routed)           0.000    40.468    dut8/dut3/sseg_reg[6]_i_44_n_1
    SLICE_X33Y93         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    40.690 r  dut8/dut3/sseg_reg[6]_i_86/O[0]
                         net (fo=2, routed)           0.474    41.164    dut8/dut3/sseg_reg[6]_i_86_n_8
    SLICE_X31Y93         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.723    41.887 r  dut8/dut3/sseg_reg[6]_i_43/O[1]
                         net (fo=1, routed)           0.811    42.698    dut8/dut3/sseg_reg[6]_i_43_n_7
    SLICE_X29Y93         LUT2 (Prop_lut2_I1_O)        0.303    43.001 r  dut8/dut3/sseg[6]_i_21/O
                         net (fo=1, routed)           0.000    43.001    dut8/dut3/sseg[6]_i_21_n_1
    SLICE_X29Y93         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    43.402 r  dut8/dut3/sseg_reg[6]_i_9/CO[3]
                         net (fo=1, routed)           0.000    43.402    dut8/dut3/sseg_reg[6]_i_9_n_1
    SLICE_X29Y94         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    43.624 r  dut8/dut3/sseg_reg[6]_i_15/O[0]
                         net (fo=3, routed)           0.788    44.412    dut8/dut3/sseg_reg[6]_i_15_n_8
    SLICE_X28Y92         LUT6 (Prop_lut6_I1_O)        0.299    44.711 r  dut8/dut3/sseg[6]_i_7/O
                         net (fo=7, routed)           1.993    46.704    dut8/dut3/sseg[6]_i_7_n_1
    SLICE_X3Y95          LUT6 (Prop_lut6_I2_O)        0.124    46.828 r  dut8/dut3/sseg[4]_i_2/O
                         net (fo=1, routed)           0.000    46.828    dut8/dut3/sseg[4]_i_2_n_1
    SLICE_X3Y95          MUXF7 (Prop_muxf7_I0_O)      0.212    47.040 r  dut8/dut3/sseg_reg[4]_i_1/O
                         net (fo=1, routed)           0.000    47.040    dut8/dut3/sseg_reg[4]_i_1_n_1
    SLICE_X3Y95          FDRE                                         r  dut8/dut3/sseg_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dut8/level_count/Level_logic.level_v_reg[0]/C
                            (rising edge-triggered cell FDPE)
  Destination:            dut8/dut3/sseg_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        46.950ns  (logic 16.507ns (35.158%)  route 30.443ns (64.842%))
  Logic Levels:           60  (CARRY4=33 FDPE=1 LUT1=1 LUT2=2 LUT3=5 LUT4=4 LUT5=5 LUT6=8 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y79         FDPE                         0.000     0.000 r  dut8/level_count/Level_logic.level_v_reg[0]/C
    SLICE_X41Y79         FDPE (Prop_fdpe_C_Q)         0.456     0.456 f  dut8/level_count/Level_logic.level_v_reg[0]/Q
                         net (fo=75, routed)          0.634     1.090    dut8/level_count/Level_logic.level_v_reg[31]_0[0]
    SLICE_X41Y77         LUT1 (Prop_lut1_I0_O)        0.124     1.214 r  dut8/level_count/sseg[6]_i_547/O
                         net (fo=3, routed)           0.360     1.574    dut8/level_count/sseg[6]_i_547_n_1
    SLICE_X43Y78         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     2.154 r  dut8/level_count/sseg_reg[6]_i_857/CO[3]
                         net (fo=1, routed)           0.000     2.154    dut8/level_count/sseg_reg[6]_i_857_n_1
    SLICE_X43Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.268 r  dut8/level_count/sseg_reg[6]_i_859/CO[3]
                         net (fo=1, routed)           0.000     2.268    dut8/level_count/sseg_reg[6]_i_859_n_1
    SLICE_X43Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.382 r  dut8/level_count/sseg_reg[6]_i_860/CO[3]
                         net (fo=1, routed)           0.000     2.382    dut8/level_count/sseg_reg[6]_i_860_n_1
    SLICE_X43Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.496 r  dut8/level_count/sseg_reg[6]_i_877/CO[3]
                         net (fo=1, routed)           0.000     2.496    dut8/level_count/sseg_reg[6]_i_877_n_1
    SLICE_X43Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.610 r  dut8/level_count/sseg_reg[6]_i_806/CO[3]
                         net (fo=1, routed)           0.000     2.610    dut8/level_count/sseg_reg[6]_i_806_n_1
    SLICE_X43Y83         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.849 f  dut8/level_count/sseg_reg[6]_i_323/O[2]
                         net (fo=13, routed)          2.175     5.024    dut8/level_count/dut3/code5[23]
    SLICE_X52Y85         LUT3 (Prop_lut3_I0_O)        0.330     5.354 f  dut8/level_count/sseg[6]_i_875/O
                         net (fo=14, routed)          1.711     7.065    dut8/level_count/sseg[6]_i_875_n_1
    SLICE_X53Y81         LUT6 (Prop_lut6_I3_O)        0.326     7.391 r  dut8/level_count/sseg[6]_i_1449/O
                         net (fo=4, routed)           0.994     8.384    dut8/level_count/Level_logic.level_v_reg[31]_rep__2_6[0]
    SLICE_X51Y80         LUT6 (Prop_lut6_I1_O)        0.124     8.508 r  dut8/level_count/sseg[6]_i_1453/O
                         net (fo=1, routed)           0.000     8.508    dut8/dut3/sseg[6]_i_371[0]
    SLICE_X51Y80         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.040 r  dut8/dut3/sseg_reg[6]_i_870/CO[3]
                         net (fo=1, routed)           0.000     9.040    dut8/dut3/sseg_reg[6]_i_870_n_1
    SLICE_X51Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.154 r  dut8/dut3/sseg_reg[6]_i_882/CO[3]
                         net (fo=1, routed)           0.000     9.154    dut8/dut3/sseg_reg[6]_i_882_n_1
    SLICE_X51Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.268 r  dut8/dut3/sseg_reg[6]_i_1386/CO[3]
                         net (fo=1, routed)           0.000     9.268    dut8/dut3/sseg_reg[6]_i_1386_n_1
    SLICE_X51Y83         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     9.539 f  dut8/dut3/sseg_reg[6]_i_2106/CO[0]
                         net (fo=40, routed)          2.029    11.569    dut8/level_count/sseg_reg[6]_i_1381[0]
    SLICE_X53Y82         LUT6 (Prop_lut6_I1_O)        0.373    11.942 r  dut8/level_count/sseg[6]_i_2130/O
                         net (fo=2, routed)           0.953    12.894    dut8/level_count/Level_logic.level_v_reg[31]_rep__2_9[1]
    SLICE_X50Y82         LUT6 (Prop_lut6_I1_O)        0.124    13.018 r  dut8/level_count/sseg[6]_i_2134/O
                         net (fo=1, routed)           0.000    13.018    dut8/dut3/sseg[6]_i_759_5[1]
    SLICE_X50Y82         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    13.661 r  dut8/dut3/sseg_reg[6]_i_1381/O[3]
                         net (fo=3, routed)           1.137    14.799    dut8/dut3/sseg_reg[6]_i_1381_n_5
    SLICE_X46Y83         LUT3 (Prop_lut3_I2_O)        0.307    15.106 r  dut8/dut3/sseg[6]_i_3014/O
                         net (fo=2, routed)           0.462    15.568    dut8/dut3/sseg[6]_i_3014_n_1
    SLICE_X51Y84         LUT5 (Prop_lut5_I3_O)        0.124    15.692 r  dut8/dut3/sseg[6]_i_2664/O
                         net (fo=2, routed)           0.890    16.582    dut8/dut3/sseg[6]_i_2664_n_1
    SLICE_X48Y83         LUT6 (Prop_lut6_I0_O)        0.124    16.706 r  dut8/dut3/sseg[6]_i_2668/O
                         net (fo=1, routed)           0.000    16.706    dut8/dut3/sseg[6]_i_2668_n_1
    SLICE_X48Y83         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    17.104 r  dut8/dut3/sseg_reg[6]_i_2073/CO[3]
                         net (fo=1, routed)           0.000    17.104    dut8/dut3/sseg_reg[6]_i_2073_n_1
    SLICE_X48Y84         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    17.326 r  dut8/dut3/sseg_reg[6]_i_1341/O[0]
                         net (fo=7, routed)           1.034    18.360    dut8/dut3/sseg_reg[6]_i_1341_n_8
    SLICE_X44Y84         LUT2 (Prop_lut2_I0_O)        0.299    18.659 r  dut8/dut3/sseg[6]_i_2155/O
                         net (fo=1, routed)           0.000    18.659    dut8/dut3/sseg[6]_i_2155_n_1
    SLICE_X44Y84         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    19.191 r  dut8/dut3/sseg_reg[6]_i_1400/CO[3]
                         net (fo=1, routed)           0.000    19.191    dut8/dut3/sseg_reg[6]_i_1400_n_1
    SLICE_X44Y85         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    19.413 r  dut8/dut3/sseg_reg[6]_i_811/O[0]
                         net (fo=3, routed)           1.240    20.652    dut8/level_count/sseg_reg[6]_i_795[0]
    SLICE_X39Y84         LUT4 (Prop_lut4_I0_O)        0.299    20.951 r  dut8/level_count/sseg[6]_i_1390/O
                         net (fo=1, routed)           0.554    21.505    dut8/dut3/sseg_reg[6]_i_313_0[1]
    SLICE_X42Y84         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    22.025 r  dut8/dut3/sseg_reg[6]_i_795/CO[3]
                         net (fo=1, routed)           0.000    22.025    dut8/dut3/sseg_reg[6]_i_795_n_1
    SLICE_X42Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.142 r  dut8/dut3/sseg_reg[6]_i_313/CO[3]
                         net (fo=1, routed)           0.000    22.142    dut8/dut3/sseg_reg[6]_i_313_n_1
    SLICE_X42Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.259 r  dut8/dut3/sseg_reg[6]_i_157/CO[3]
                         net (fo=1, routed)           0.000    22.259    dut8/dut3/sseg_reg[6]_i_157_n_1
    SLICE_X42Y87         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    22.513 f  dut8/dut3/sseg_reg[6]_i_74/CO[0]
                         net (fo=1, routed)           0.685    23.199    dut8/level_count/sseg[6]_i_20[0]
    SLICE_X43Y87         LUT5 (Prop_lut5_I0_O)        0.367    23.566 r  dut8/level_count/sseg[6]_i_41/O
                         net (fo=107, routed)         1.262    24.827    dut8/dut3/sseg_reg[6]_i_9_0
    SLICE_X36Y84         LUT3 (Prop_lut3_I1_O)        0.124    24.951 r  dut8/dut3/sseg[6]_i_66/O
                         net (fo=2, routed)           0.656    25.607    dut8/dut3/sseg[6]_i_66_n_1
    SLICE_X40Y85         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    26.187 r  dut8/dut3/sseg_reg[6]_i_71/CO[3]
                         net (fo=1, routed)           0.000    26.187    dut8/dut3/sseg_reg[6]_i_71_n_1
    SLICE_X40Y86         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    26.521 f  dut8/dut3/sseg_reg[6]_i_1336/O[1]
                         net (fo=2, routed)           0.977    27.498    dut8/dut3/sseg_reg[6]_i_1336_n_7
    SLICE_X38Y84         LUT5 (Prop_lut5_I4_O)        0.303    27.801 r  dut8/dut3/sseg[6]_i_2235/O
                         net (fo=1, routed)           0.000    27.801    dut8/dut3/sseg[6]_i_2235_n_1
    SLICE_X38Y84         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    28.334 r  dut8/dut3/sseg_reg[6]_i_1528/CO[3]
                         net (fo=1, routed)           0.000    28.334    dut8/dut3/sseg_reg[6]_i_1528_n_1
    SLICE_X38Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.451 r  dut8/dut3/sseg_reg[6]_i_1520/CO[3]
                         net (fo=1, routed)           0.000    28.451    dut8/dut3/sseg_reg[6]_i_1520_n_1
    SLICE_X38Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.568 r  dut8/dut3/sseg_reg[6]_i_1522/CO[3]
                         net (fo=1, routed)           0.000    28.568    dut8/dut3/sseg_reg[6]_i_1522_n_1
    SLICE_X38Y87         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    28.807 f  dut8/dut3/sseg_reg[6]_i_1503/O[2]
                         net (fo=1, routed)           0.772    29.579    dut8/dut3/sseg_reg[6]_i_1503_n_6
    SLICE_X41Y87         LUT4 (Prop_lut4_I0_O)        0.301    29.880 f  dut8/dut3/sseg[6]_i_941/O
                         net (fo=13, routed)          1.957    31.837    dut8/dut3/sseg[6]_i_941_n_1
    SLICE_X35Y94         LUT3 (Prop_lut3_I1_O)        0.124    31.961 r  dut8/dut3/sseg[6]_i_908/O
                         net (fo=3, routed)           1.211    33.172    dut8/dut3/sseg[6]_i_908_n_1
    SLICE_X35Y90         LUT4 (Prop_lut4_I3_O)        0.124    33.296 r  dut8/dut3/sseg[6]_i_912/O
                         net (fo=1, routed)           0.000    33.296    dut8/dut3/sseg[6]_i_912_n_1
    SLICE_X35Y90         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    33.828 r  dut8/dut3/sseg_reg[6]_i_427/CO[3]
                         net (fo=1, routed)           0.000    33.828    dut8/dut3/sseg_reg[6]_i_427_n_1
    SLICE_X35Y91         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    34.067 r  dut8/dut3/sseg_reg[6]_i_946/O[2]
                         net (fo=3, routed)           0.998    35.065    dut8/dut3/sseg_reg[6]_i_946_n_6
    SLICE_X28Y90         LUT5 (Prop_lut5_I4_O)        0.302    35.367 r  dut8/dut3/sseg[6]_i_449/O
                         net (fo=2, routed)           1.137    36.503    dut8/dut3/sseg[6]_i_449_n_1
    SLICE_X29Y90         LUT4 (Prop_lut4_I3_O)        0.124    36.627 r  dut8/dut3/sseg[6]_i_452/O
                         net (fo=1, routed)           0.000    36.627    dut8/dut3/sseg[6]_i_452_n_1
    SLICE_X29Y90         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248    36.875 r  dut8/dut3/sseg_reg[6]_i_202/O[3]
                         net (fo=4, routed)           1.188    38.064    dut8/dut3/sseg_reg[6]_i_202_n_5
    SLICE_X31Y92         LUT3 (Prop_lut3_I2_O)        0.306    38.370 r  dut8/dut3/sseg[6]_i_206/O
                         net (fo=1, routed)           0.709    39.079    dut8/dut3/sseg[6]_i_206_n_1
    SLICE_X32Y94         LUT5 (Prop_lut5_I4_O)        0.124    39.203 r  dut8/dut3/sseg[6]_i_91/O
                         net (fo=2, routed)           0.743    39.946    dut8/dut3/sseg[6]_i_91_n_1
    SLICE_X33Y92         LUT6 (Prop_lut6_I0_O)        0.124    40.070 r  dut8/dut3/sseg[6]_i_95/O
                         net (fo=1, routed)           0.000    40.070    dut8/dut3/sseg[6]_i_95_n_1
    SLICE_X33Y92         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    40.468 r  dut8/dut3/sseg_reg[6]_i_44/CO[3]
                         net (fo=1, routed)           0.000    40.468    dut8/dut3/sseg_reg[6]_i_44_n_1
    SLICE_X33Y93         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    40.690 r  dut8/dut3/sseg_reg[6]_i_86/O[0]
                         net (fo=2, routed)           0.474    41.164    dut8/dut3/sseg_reg[6]_i_86_n_8
    SLICE_X31Y93         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.723    41.887 r  dut8/dut3/sseg_reg[6]_i_43/O[1]
                         net (fo=1, routed)           0.811    42.698    dut8/dut3/sseg_reg[6]_i_43_n_7
    SLICE_X29Y93         LUT2 (Prop_lut2_I1_O)        0.303    43.001 r  dut8/dut3/sseg[6]_i_21/O
                         net (fo=1, routed)           0.000    43.001    dut8/dut3/sseg[6]_i_21_n_1
    SLICE_X29Y93         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    43.402 r  dut8/dut3/sseg_reg[6]_i_9/CO[3]
                         net (fo=1, routed)           0.000    43.402    dut8/dut3/sseg_reg[6]_i_9_n_1
    SLICE_X29Y94         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    43.624 r  dut8/dut3/sseg_reg[6]_i_15/O[0]
                         net (fo=3, routed)           0.861    44.485    dut8/dut3/sseg_reg[6]_i_15_n_8
    SLICE_X28Y92         LUT6 (Prop_lut6_I5_O)        0.299    44.784 r  dut8/dut3/sseg[6]_i_10/O
                         net (fo=7, routed)           1.830    46.614    dut8/dut3/sseg[6]_i_10_n_1
    SLICE_X4Y95          LUT6 (Prop_lut6_I2_O)        0.124    46.738 r  dut8/dut3/sseg[0]_i_2/O
                         net (fo=1, routed)           0.000    46.738    dut8/dut3/sseg[0]_i_2_n_1
    SLICE_X4Y95          MUXF7 (Prop_muxf7_I0_O)      0.212    46.950 r  dut8/dut3/sseg_reg[0]_i_1/O
                         net (fo=1, routed)           0.000    46.950    dut8/dut3/sseg_reg[0]_i_1_n_1
    SLICE_X4Y95          FDRE                                         r  dut8/dut3/sseg_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dut8/level_count/Level_logic.level_v_reg[0]/C
                            (rising edge-triggered cell FDPE)
  Destination:            dut8/dut3/sseg_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        46.935ns  (logic 16.507ns (35.170%)  route 30.428ns (64.830%))
  Logic Levels:           60  (CARRY4=33 FDPE=1 LUT1=1 LUT2=2 LUT3=5 LUT4=4 LUT5=5 LUT6=8 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y79         FDPE                         0.000     0.000 r  dut8/level_count/Level_logic.level_v_reg[0]/C
    SLICE_X41Y79         FDPE (Prop_fdpe_C_Q)         0.456     0.456 f  dut8/level_count/Level_logic.level_v_reg[0]/Q
                         net (fo=75, routed)          0.634     1.090    dut8/level_count/Level_logic.level_v_reg[31]_0[0]
    SLICE_X41Y77         LUT1 (Prop_lut1_I0_O)        0.124     1.214 r  dut8/level_count/sseg[6]_i_547/O
                         net (fo=3, routed)           0.360     1.574    dut8/level_count/sseg[6]_i_547_n_1
    SLICE_X43Y78         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     2.154 r  dut8/level_count/sseg_reg[6]_i_857/CO[3]
                         net (fo=1, routed)           0.000     2.154    dut8/level_count/sseg_reg[6]_i_857_n_1
    SLICE_X43Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.268 r  dut8/level_count/sseg_reg[6]_i_859/CO[3]
                         net (fo=1, routed)           0.000     2.268    dut8/level_count/sseg_reg[6]_i_859_n_1
    SLICE_X43Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.382 r  dut8/level_count/sseg_reg[6]_i_860/CO[3]
                         net (fo=1, routed)           0.000     2.382    dut8/level_count/sseg_reg[6]_i_860_n_1
    SLICE_X43Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.496 r  dut8/level_count/sseg_reg[6]_i_877/CO[3]
                         net (fo=1, routed)           0.000     2.496    dut8/level_count/sseg_reg[6]_i_877_n_1
    SLICE_X43Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.610 r  dut8/level_count/sseg_reg[6]_i_806/CO[3]
                         net (fo=1, routed)           0.000     2.610    dut8/level_count/sseg_reg[6]_i_806_n_1
    SLICE_X43Y83         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.849 f  dut8/level_count/sseg_reg[6]_i_323/O[2]
                         net (fo=13, routed)          2.175     5.024    dut8/level_count/dut3/code5[23]
    SLICE_X52Y85         LUT3 (Prop_lut3_I0_O)        0.330     5.354 f  dut8/level_count/sseg[6]_i_875/O
                         net (fo=14, routed)          1.711     7.065    dut8/level_count/sseg[6]_i_875_n_1
    SLICE_X53Y81         LUT6 (Prop_lut6_I3_O)        0.326     7.391 r  dut8/level_count/sseg[6]_i_1449/O
                         net (fo=4, routed)           0.994     8.384    dut8/level_count/Level_logic.level_v_reg[31]_rep__2_6[0]
    SLICE_X51Y80         LUT6 (Prop_lut6_I1_O)        0.124     8.508 r  dut8/level_count/sseg[6]_i_1453/O
                         net (fo=1, routed)           0.000     8.508    dut8/dut3/sseg[6]_i_371[0]
    SLICE_X51Y80         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.040 r  dut8/dut3/sseg_reg[6]_i_870/CO[3]
                         net (fo=1, routed)           0.000     9.040    dut8/dut3/sseg_reg[6]_i_870_n_1
    SLICE_X51Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.154 r  dut8/dut3/sseg_reg[6]_i_882/CO[3]
                         net (fo=1, routed)           0.000     9.154    dut8/dut3/sseg_reg[6]_i_882_n_1
    SLICE_X51Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.268 r  dut8/dut3/sseg_reg[6]_i_1386/CO[3]
                         net (fo=1, routed)           0.000     9.268    dut8/dut3/sseg_reg[6]_i_1386_n_1
    SLICE_X51Y83         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     9.539 f  dut8/dut3/sseg_reg[6]_i_2106/CO[0]
                         net (fo=40, routed)          2.029    11.569    dut8/level_count/sseg_reg[6]_i_1381[0]
    SLICE_X53Y82         LUT6 (Prop_lut6_I1_O)        0.373    11.942 r  dut8/level_count/sseg[6]_i_2130/O
                         net (fo=2, routed)           0.953    12.894    dut8/level_count/Level_logic.level_v_reg[31]_rep__2_9[1]
    SLICE_X50Y82         LUT6 (Prop_lut6_I1_O)        0.124    13.018 r  dut8/level_count/sseg[6]_i_2134/O
                         net (fo=1, routed)           0.000    13.018    dut8/dut3/sseg[6]_i_759_5[1]
    SLICE_X50Y82         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    13.661 r  dut8/dut3/sseg_reg[6]_i_1381/O[3]
                         net (fo=3, routed)           1.137    14.799    dut8/dut3/sseg_reg[6]_i_1381_n_5
    SLICE_X46Y83         LUT3 (Prop_lut3_I2_O)        0.307    15.106 r  dut8/dut3/sseg[6]_i_3014/O
                         net (fo=2, routed)           0.462    15.568    dut8/dut3/sseg[6]_i_3014_n_1
    SLICE_X51Y84         LUT5 (Prop_lut5_I3_O)        0.124    15.692 r  dut8/dut3/sseg[6]_i_2664/O
                         net (fo=2, routed)           0.890    16.582    dut8/dut3/sseg[6]_i_2664_n_1
    SLICE_X48Y83         LUT6 (Prop_lut6_I0_O)        0.124    16.706 r  dut8/dut3/sseg[6]_i_2668/O
                         net (fo=1, routed)           0.000    16.706    dut8/dut3/sseg[6]_i_2668_n_1
    SLICE_X48Y83         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    17.104 r  dut8/dut3/sseg_reg[6]_i_2073/CO[3]
                         net (fo=1, routed)           0.000    17.104    dut8/dut3/sseg_reg[6]_i_2073_n_1
    SLICE_X48Y84         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    17.326 r  dut8/dut3/sseg_reg[6]_i_1341/O[0]
                         net (fo=7, routed)           1.034    18.360    dut8/dut3/sseg_reg[6]_i_1341_n_8
    SLICE_X44Y84         LUT2 (Prop_lut2_I0_O)        0.299    18.659 r  dut8/dut3/sseg[6]_i_2155/O
                         net (fo=1, routed)           0.000    18.659    dut8/dut3/sseg[6]_i_2155_n_1
    SLICE_X44Y84         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    19.191 r  dut8/dut3/sseg_reg[6]_i_1400/CO[3]
                         net (fo=1, routed)           0.000    19.191    dut8/dut3/sseg_reg[6]_i_1400_n_1
    SLICE_X44Y85         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    19.413 r  dut8/dut3/sseg_reg[6]_i_811/O[0]
                         net (fo=3, routed)           1.240    20.652    dut8/level_count/sseg_reg[6]_i_795[0]
    SLICE_X39Y84         LUT4 (Prop_lut4_I0_O)        0.299    20.951 r  dut8/level_count/sseg[6]_i_1390/O
                         net (fo=1, routed)           0.554    21.505    dut8/dut3/sseg_reg[6]_i_313_0[1]
    SLICE_X42Y84         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    22.025 r  dut8/dut3/sseg_reg[6]_i_795/CO[3]
                         net (fo=1, routed)           0.000    22.025    dut8/dut3/sseg_reg[6]_i_795_n_1
    SLICE_X42Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.142 r  dut8/dut3/sseg_reg[6]_i_313/CO[3]
                         net (fo=1, routed)           0.000    22.142    dut8/dut3/sseg_reg[6]_i_313_n_1
    SLICE_X42Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.259 r  dut8/dut3/sseg_reg[6]_i_157/CO[3]
                         net (fo=1, routed)           0.000    22.259    dut8/dut3/sseg_reg[6]_i_157_n_1
    SLICE_X42Y87         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    22.513 f  dut8/dut3/sseg_reg[6]_i_74/CO[0]
                         net (fo=1, routed)           0.685    23.199    dut8/level_count/sseg[6]_i_20[0]
    SLICE_X43Y87         LUT5 (Prop_lut5_I0_O)        0.367    23.566 r  dut8/level_count/sseg[6]_i_41/O
                         net (fo=107, routed)         1.262    24.827    dut8/dut3/sseg_reg[6]_i_9_0
    SLICE_X36Y84         LUT3 (Prop_lut3_I1_O)        0.124    24.951 r  dut8/dut3/sseg[6]_i_66/O
                         net (fo=2, routed)           0.656    25.607    dut8/dut3/sseg[6]_i_66_n_1
    SLICE_X40Y85         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    26.187 r  dut8/dut3/sseg_reg[6]_i_71/CO[3]
                         net (fo=1, routed)           0.000    26.187    dut8/dut3/sseg_reg[6]_i_71_n_1
    SLICE_X40Y86         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    26.521 f  dut8/dut3/sseg_reg[6]_i_1336/O[1]
                         net (fo=2, routed)           0.977    27.498    dut8/dut3/sseg_reg[6]_i_1336_n_7
    SLICE_X38Y84         LUT5 (Prop_lut5_I4_O)        0.303    27.801 r  dut8/dut3/sseg[6]_i_2235/O
                         net (fo=1, routed)           0.000    27.801    dut8/dut3/sseg[6]_i_2235_n_1
    SLICE_X38Y84         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    28.334 r  dut8/dut3/sseg_reg[6]_i_1528/CO[3]
                         net (fo=1, routed)           0.000    28.334    dut8/dut3/sseg_reg[6]_i_1528_n_1
    SLICE_X38Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.451 r  dut8/dut3/sseg_reg[6]_i_1520/CO[3]
                         net (fo=1, routed)           0.000    28.451    dut8/dut3/sseg_reg[6]_i_1520_n_1
    SLICE_X38Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.568 r  dut8/dut3/sseg_reg[6]_i_1522/CO[3]
                         net (fo=1, routed)           0.000    28.568    dut8/dut3/sseg_reg[6]_i_1522_n_1
    SLICE_X38Y87         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    28.807 f  dut8/dut3/sseg_reg[6]_i_1503/O[2]
                         net (fo=1, routed)           0.772    29.579    dut8/dut3/sseg_reg[6]_i_1503_n_6
    SLICE_X41Y87         LUT4 (Prop_lut4_I0_O)        0.301    29.880 f  dut8/dut3/sseg[6]_i_941/O
                         net (fo=13, routed)          1.957    31.837    dut8/dut3/sseg[6]_i_941_n_1
    SLICE_X35Y94         LUT3 (Prop_lut3_I1_O)        0.124    31.961 r  dut8/dut3/sseg[6]_i_908/O
                         net (fo=3, routed)           1.211    33.172    dut8/dut3/sseg[6]_i_908_n_1
    SLICE_X35Y90         LUT4 (Prop_lut4_I3_O)        0.124    33.296 r  dut8/dut3/sseg[6]_i_912/O
                         net (fo=1, routed)           0.000    33.296    dut8/dut3/sseg[6]_i_912_n_1
    SLICE_X35Y90         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    33.828 r  dut8/dut3/sseg_reg[6]_i_427/CO[3]
                         net (fo=1, routed)           0.000    33.828    dut8/dut3/sseg_reg[6]_i_427_n_1
    SLICE_X35Y91         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    34.067 r  dut8/dut3/sseg_reg[6]_i_946/O[2]
                         net (fo=3, routed)           0.998    35.065    dut8/dut3/sseg_reg[6]_i_946_n_6
    SLICE_X28Y90         LUT5 (Prop_lut5_I4_O)        0.302    35.367 r  dut8/dut3/sseg[6]_i_449/O
                         net (fo=2, routed)           1.137    36.503    dut8/dut3/sseg[6]_i_449_n_1
    SLICE_X29Y90         LUT4 (Prop_lut4_I3_O)        0.124    36.627 r  dut8/dut3/sseg[6]_i_452/O
                         net (fo=1, routed)           0.000    36.627    dut8/dut3/sseg[6]_i_452_n_1
    SLICE_X29Y90         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248    36.875 r  dut8/dut3/sseg_reg[6]_i_202/O[3]
                         net (fo=4, routed)           1.188    38.064    dut8/dut3/sseg_reg[6]_i_202_n_5
    SLICE_X31Y92         LUT3 (Prop_lut3_I2_O)        0.306    38.370 r  dut8/dut3/sseg[6]_i_206/O
                         net (fo=1, routed)           0.709    39.079    dut8/dut3/sseg[6]_i_206_n_1
    SLICE_X32Y94         LUT5 (Prop_lut5_I4_O)        0.124    39.203 r  dut8/dut3/sseg[6]_i_91/O
                         net (fo=2, routed)           0.743    39.946    dut8/dut3/sseg[6]_i_91_n_1
    SLICE_X33Y92         LUT6 (Prop_lut6_I0_O)        0.124    40.070 r  dut8/dut3/sseg[6]_i_95/O
                         net (fo=1, routed)           0.000    40.070    dut8/dut3/sseg[6]_i_95_n_1
    SLICE_X33Y92         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    40.468 r  dut8/dut3/sseg_reg[6]_i_44/CO[3]
                         net (fo=1, routed)           0.000    40.468    dut8/dut3/sseg_reg[6]_i_44_n_1
    SLICE_X33Y93         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    40.690 r  dut8/dut3/sseg_reg[6]_i_86/O[0]
                         net (fo=2, routed)           0.474    41.164    dut8/dut3/sseg_reg[6]_i_86_n_8
    SLICE_X31Y93         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.723    41.887 r  dut8/dut3/sseg_reg[6]_i_43/O[1]
                         net (fo=1, routed)           0.811    42.698    dut8/dut3/sseg_reg[6]_i_43_n_7
    SLICE_X29Y93         LUT2 (Prop_lut2_I1_O)        0.303    43.001 r  dut8/dut3/sseg[6]_i_21/O
                         net (fo=1, routed)           0.000    43.001    dut8/dut3/sseg[6]_i_21_n_1
    SLICE_X29Y93         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    43.402 r  dut8/dut3/sseg_reg[6]_i_9/CO[3]
                         net (fo=1, routed)           0.000    43.402    dut8/dut3/sseg_reg[6]_i_9_n_1
    SLICE_X29Y94         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    43.624 r  dut8/dut3/sseg_reg[6]_i_15/O[0]
                         net (fo=3, routed)           0.861    44.485    dut8/dut3/sseg_reg[6]_i_15_n_8
    SLICE_X28Y92         LUT6 (Prop_lut6_I5_O)        0.299    44.784 r  dut8/dut3/sseg[6]_i_10/O
                         net (fo=7, routed)           1.815    46.599    dut8/dut3/sseg[6]_i_10_n_1
    SLICE_X3Y93          LUT6 (Prop_lut6_I5_O)        0.124    46.723 r  dut8/dut3/sseg[1]_i_2/O
                         net (fo=1, routed)           0.000    46.723    dut8/dut3/sseg[1]_i_2_n_1
    SLICE_X3Y93          MUXF7 (Prop_muxf7_I0_O)      0.212    46.935 r  dut8/dut3/sseg_reg[1]_i_1/O
                         net (fo=1, routed)           0.000    46.935    dut8/dut3/sseg_reg[1]_i_1_n_1
    SLICE_X3Y93          FDRE                                         r  dut8/dut3/sseg_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dut8/level_count/Level_logic.level_v_reg[0]/C
                            (rising edge-triggered cell FDPE)
  Destination:            dut8/dut3/sseg_reg[6]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        46.900ns  (logic 16.507ns (35.197%)  route 30.393ns (64.803%))
  Logic Levels:           60  (CARRY4=33 FDPE=1 LUT1=1 LUT2=2 LUT3=5 LUT4=4 LUT5=5 LUT6=8 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y79         FDPE                         0.000     0.000 r  dut8/level_count/Level_logic.level_v_reg[0]/C
    SLICE_X41Y79         FDPE (Prop_fdpe_C_Q)         0.456     0.456 f  dut8/level_count/Level_logic.level_v_reg[0]/Q
                         net (fo=75, routed)          0.634     1.090    dut8/level_count/Level_logic.level_v_reg[31]_0[0]
    SLICE_X41Y77         LUT1 (Prop_lut1_I0_O)        0.124     1.214 r  dut8/level_count/sseg[6]_i_547/O
                         net (fo=3, routed)           0.360     1.574    dut8/level_count/sseg[6]_i_547_n_1
    SLICE_X43Y78         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     2.154 r  dut8/level_count/sseg_reg[6]_i_857/CO[3]
                         net (fo=1, routed)           0.000     2.154    dut8/level_count/sseg_reg[6]_i_857_n_1
    SLICE_X43Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.268 r  dut8/level_count/sseg_reg[6]_i_859/CO[3]
                         net (fo=1, routed)           0.000     2.268    dut8/level_count/sseg_reg[6]_i_859_n_1
    SLICE_X43Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.382 r  dut8/level_count/sseg_reg[6]_i_860/CO[3]
                         net (fo=1, routed)           0.000     2.382    dut8/level_count/sseg_reg[6]_i_860_n_1
    SLICE_X43Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.496 r  dut8/level_count/sseg_reg[6]_i_877/CO[3]
                         net (fo=1, routed)           0.000     2.496    dut8/level_count/sseg_reg[6]_i_877_n_1
    SLICE_X43Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.610 r  dut8/level_count/sseg_reg[6]_i_806/CO[3]
                         net (fo=1, routed)           0.000     2.610    dut8/level_count/sseg_reg[6]_i_806_n_1
    SLICE_X43Y83         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.849 f  dut8/level_count/sseg_reg[6]_i_323/O[2]
                         net (fo=13, routed)          2.175     5.024    dut8/level_count/dut3/code5[23]
    SLICE_X52Y85         LUT3 (Prop_lut3_I0_O)        0.330     5.354 f  dut8/level_count/sseg[6]_i_875/O
                         net (fo=14, routed)          1.711     7.065    dut8/level_count/sseg[6]_i_875_n_1
    SLICE_X53Y81         LUT6 (Prop_lut6_I3_O)        0.326     7.391 r  dut8/level_count/sseg[6]_i_1449/O
                         net (fo=4, routed)           0.994     8.384    dut8/level_count/Level_logic.level_v_reg[31]_rep__2_6[0]
    SLICE_X51Y80         LUT6 (Prop_lut6_I1_O)        0.124     8.508 r  dut8/level_count/sseg[6]_i_1453/O
                         net (fo=1, routed)           0.000     8.508    dut8/dut3/sseg[6]_i_371[0]
    SLICE_X51Y80         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.040 r  dut8/dut3/sseg_reg[6]_i_870/CO[3]
                         net (fo=1, routed)           0.000     9.040    dut8/dut3/sseg_reg[6]_i_870_n_1
    SLICE_X51Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.154 r  dut8/dut3/sseg_reg[6]_i_882/CO[3]
                         net (fo=1, routed)           0.000     9.154    dut8/dut3/sseg_reg[6]_i_882_n_1
    SLICE_X51Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.268 r  dut8/dut3/sseg_reg[6]_i_1386/CO[3]
                         net (fo=1, routed)           0.000     9.268    dut8/dut3/sseg_reg[6]_i_1386_n_1
    SLICE_X51Y83         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     9.539 f  dut8/dut3/sseg_reg[6]_i_2106/CO[0]
                         net (fo=40, routed)          2.029    11.569    dut8/level_count/sseg_reg[6]_i_1381[0]
    SLICE_X53Y82         LUT6 (Prop_lut6_I1_O)        0.373    11.942 r  dut8/level_count/sseg[6]_i_2130/O
                         net (fo=2, routed)           0.953    12.894    dut8/level_count/Level_logic.level_v_reg[31]_rep__2_9[1]
    SLICE_X50Y82         LUT6 (Prop_lut6_I1_O)        0.124    13.018 r  dut8/level_count/sseg[6]_i_2134/O
                         net (fo=1, routed)           0.000    13.018    dut8/dut3/sseg[6]_i_759_5[1]
    SLICE_X50Y82         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    13.661 r  dut8/dut3/sseg_reg[6]_i_1381/O[3]
                         net (fo=3, routed)           1.137    14.799    dut8/dut3/sseg_reg[6]_i_1381_n_5
    SLICE_X46Y83         LUT3 (Prop_lut3_I2_O)        0.307    15.106 r  dut8/dut3/sseg[6]_i_3014/O
                         net (fo=2, routed)           0.462    15.568    dut8/dut3/sseg[6]_i_3014_n_1
    SLICE_X51Y84         LUT5 (Prop_lut5_I3_O)        0.124    15.692 r  dut8/dut3/sseg[6]_i_2664/O
                         net (fo=2, routed)           0.890    16.582    dut8/dut3/sseg[6]_i_2664_n_1
    SLICE_X48Y83         LUT6 (Prop_lut6_I0_O)        0.124    16.706 r  dut8/dut3/sseg[6]_i_2668/O
                         net (fo=1, routed)           0.000    16.706    dut8/dut3/sseg[6]_i_2668_n_1
    SLICE_X48Y83         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    17.104 r  dut8/dut3/sseg_reg[6]_i_2073/CO[3]
                         net (fo=1, routed)           0.000    17.104    dut8/dut3/sseg_reg[6]_i_2073_n_1
    SLICE_X48Y84         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    17.326 r  dut8/dut3/sseg_reg[6]_i_1341/O[0]
                         net (fo=7, routed)           1.034    18.360    dut8/dut3/sseg_reg[6]_i_1341_n_8
    SLICE_X44Y84         LUT2 (Prop_lut2_I0_O)        0.299    18.659 r  dut8/dut3/sseg[6]_i_2155/O
                         net (fo=1, routed)           0.000    18.659    dut8/dut3/sseg[6]_i_2155_n_1
    SLICE_X44Y84         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    19.191 r  dut8/dut3/sseg_reg[6]_i_1400/CO[3]
                         net (fo=1, routed)           0.000    19.191    dut8/dut3/sseg_reg[6]_i_1400_n_1
    SLICE_X44Y85         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    19.413 r  dut8/dut3/sseg_reg[6]_i_811/O[0]
                         net (fo=3, routed)           1.240    20.652    dut8/level_count/sseg_reg[6]_i_795[0]
    SLICE_X39Y84         LUT4 (Prop_lut4_I0_O)        0.299    20.951 r  dut8/level_count/sseg[6]_i_1390/O
                         net (fo=1, routed)           0.554    21.505    dut8/dut3/sseg_reg[6]_i_313_0[1]
    SLICE_X42Y84         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    22.025 r  dut8/dut3/sseg_reg[6]_i_795/CO[3]
                         net (fo=1, routed)           0.000    22.025    dut8/dut3/sseg_reg[6]_i_795_n_1
    SLICE_X42Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.142 r  dut8/dut3/sseg_reg[6]_i_313/CO[3]
                         net (fo=1, routed)           0.000    22.142    dut8/dut3/sseg_reg[6]_i_313_n_1
    SLICE_X42Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.259 r  dut8/dut3/sseg_reg[6]_i_157/CO[3]
                         net (fo=1, routed)           0.000    22.259    dut8/dut3/sseg_reg[6]_i_157_n_1
    SLICE_X42Y87         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    22.513 f  dut8/dut3/sseg_reg[6]_i_74/CO[0]
                         net (fo=1, routed)           0.685    23.199    dut8/level_count/sseg[6]_i_20[0]
    SLICE_X43Y87         LUT5 (Prop_lut5_I0_O)        0.367    23.566 r  dut8/level_count/sseg[6]_i_41/O
                         net (fo=107, routed)         1.262    24.827    dut8/dut3/sseg_reg[6]_i_9_0
    SLICE_X36Y84         LUT3 (Prop_lut3_I1_O)        0.124    24.951 r  dut8/dut3/sseg[6]_i_66/O
                         net (fo=2, routed)           0.656    25.607    dut8/dut3/sseg[6]_i_66_n_1
    SLICE_X40Y85         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    26.187 r  dut8/dut3/sseg_reg[6]_i_71/CO[3]
                         net (fo=1, routed)           0.000    26.187    dut8/dut3/sseg_reg[6]_i_71_n_1
    SLICE_X40Y86         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    26.521 f  dut8/dut3/sseg_reg[6]_i_1336/O[1]
                         net (fo=2, routed)           0.977    27.498    dut8/dut3/sseg_reg[6]_i_1336_n_7
    SLICE_X38Y84         LUT5 (Prop_lut5_I4_O)        0.303    27.801 r  dut8/dut3/sseg[6]_i_2235/O
                         net (fo=1, routed)           0.000    27.801    dut8/dut3/sseg[6]_i_2235_n_1
    SLICE_X38Y84         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    28.334 r  dut8/dut3/sseg_reg[6]_i_1528/CO[3]
                         net (fo=1, routed)           0.000    28.334    dut8/dut3/sseg_reg[6]_i_1528_n_1
    SLICE_X38Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.451 r  dut8/dut3/sseg_reg[6]_i_1520/CO[3]
                         net (fo=1, routed)           0.000    28.451    dut8/dut3/sseg_reg[6]_i_1520_n_1
    SLICE_X38Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.568 r  dut8/dut3/sseg_reg[6]_i_1522/CO[3]
                         net (fo=1, routed)           0.000    28.568    dut8/dut3/sseg_reg[6]_i_1522_n_1
    SLICE_X38Y87         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    28.807 f  dut8/dut3/sseg_reg[6]_i_1503/O[2]
                         net (fo=1, routed)           0.772    29.579    dut8/dut3/sseg_reg[6]_i_1503_n_6
    SLICE_X41Y87         LUT4 (Prop_lut4_I0_O)        0.301    29.880 f  dut8/dut3/sseg[6]_i_941/O
                         net (fo=13, routed)          1.957    31.837    dut8/dut3/sseg[6]_i_941_n_1
    SLICE_X35Y94         LUT3 (Prop_lut3_I1_O)        0.124    31.961 r  dut8/dut3/sseg[6]_i_908/O
                         net (fo=3, routed)           1.211    33.172    dut8/dut3/sseg[6]_i_908_n_1
    SLICE_X35Y90         LUT4 (Prop_lut4_I3_O)        0.124    33.296 r  dut8/dut3/sseg[6]_i_912/O
                         net (fo=1, routed)           0.000    33.296    dut8/dut3/sseg[6]_i_912_n_1
    SLICE_X35Y90         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    33.828 r  dut8/dut3/sseg_reg[6]_i_427/CO[3]
                         net (fo=1, routed)           0.000    33.828    dut8/dut3/sseg_reg[6]_i_427_n_1
    SLICE_X35Y91         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    34.067 r  dut8/dut3/sseg_reg[6]_i_946/O[2]
                         net (fo=3, routed)           0.998    35.065    dut8/dut3/sseg_reg[6]_i_946_n_6
    SLICE_X28Y90         LUT5 (Prop_lut5_I4_O)        0.302    35.367 r  dut8/dut3/sseg[6]_i_449/O
                         net (fo=2, routed)           1.137    36.503    dut8/dut3/sseg[6]_i_449_n_1
    SLICE_X29Y90         LUT4 (Prop_lut4_I3_O)        0.124    36.627 r  dut8/dut3/sseg[6]_i_452/O
                         net (fo=1, routed)           0.000    36.627    dut8/dut3/sseg[6]_i_452_n_1
    SLICE_X29Y90         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248    36.875 r  dut8/dut3/sseg_reg[6]_i_202/O[3]
                         net (fo=4, routed)           1.188    38.064    dut8/dut3/sseg_reg[6]_i_202_n_5
    SLICE_X31Y92         LUT3 (Prop_lut3_I2_O)        0.306    38.370 r  dut8/dut3/sseg[6]_i_206/O
                         net (fo=1, routed)           0.709    39.079    dut8/dut3/sseg[6]_i_206_n_1
    SLICE_X32Y94         LUT5 (Prop_lut5_I4_O)        0.124    39.203 r  dut8/dut3/sseg[6]_i_91/O
                         net (fo=2, routed)           0.743    39.946    dut8/dut3/sseg[6]_i_91_n_1
    SLICE_X33Y92         LUT6 (Prop_lut6_I0_O)        0.124    40.070 r  dut8/dut3/sseg[6]_i_95/O
                         net (fo=1, routed)           0.000    40.070    dut8/dut3/sseg[6]_i_95_n_1
    SLICE_X33Y92         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    40.468 r  dut8/dut3/sseg_reg[6]_i_44/CO[3]
                         net (fo=1, routed)           0.000    40.468    dut8/dut3/sseg_reg[6]_i_44_n_1
    SLICE_X33Y93         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    40.690 r  dut8/dut3/sseg_reg[6]_i_86/O[0]
                         net (fo=2, routed)           0.474    41.164    dut8/dut3/sseg_reg[6]_i_86_n_8
    SLICE_X31Y93         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.723    41.887 r  dut8/dut3/sseg_reg[6]_i_43/O[1]
                         net (fo=1, routed)           0.811    42.698    dut8/dut3/sseg_reg[6]_i_43_n_7
    SLICE_X29Y93         LUT2 (Prop_lut2_I1_O)        0.303    43.001 r  dut8/dut3/sseg[6]_i_21/O
                         net (fo=1, routed)           0.000    43.001    dut8/dut3/sseg[6]_i_21_n_1
    SLICE_X29Y93         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    43.402 r  dut8/dut3/sseg_reg[6]_i_9/CO[3]
                         net (fo=1, routed)           0.000    43.402    dut8/dut3/sseg_reg[6]_i_9_n_1
    SLICE_X29Y94         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    43.624 r  dut8/dut3/sseg_reg[6]_i_15/O[0]
                         net (fo=3, routed)           0.788    44.412    dut8/dut3/sseg_reg[6]_i_15_n_8
    SLICE_X28Y92         LUT6 (Prop_lut6_I1_O)        0.299    44.711 r  dut8/dut3/sseg[6]_i_7/O
                         net (fo=7, routed)           1.853    46.564    dut8/dut3/sseg[6]_i_7_n_1
    SLICE_X3Y94          LUT6 (Prop_lut6_I2_O)        0.124    46.688 r  dut8/dut3/sseg[6]_i_3/O
                         net (fo=1, routed)           0.000    46.688    dut8/dut3/sseg[6]_i_3_n_1
    SLICE_X3Y94          MUXF7 (Prop_muxf7_I0_O)      0.212    46.900 r  dut8/dut3/sseg_reg[6]_i_1/O
                         net (fo=1, routed)           0.000    46.900    dut8/dut3/sseg_reg[6]_i_1_n_1
    SLICE_X3Y94          FDRE                                         r  dut8/dut3/sseg_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dut8/level_count/Level_logic.level_v_reg[0]/C
                            (rising edge-triggered cell FDPE)
  Destination:            dut8/dut3/sseg_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        46.697ns  (logic 16.533ns (35.405%)  route 30.164ns (64.595%))
  Logic Levels:           60  (CARRY4=33 FDPE=1 LUT1=1 LUT2=2 LUT3=5 LUT4=4 LUT5=5 LUT6=8 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y79         FDPE                         0.000     0.000 r  dut8/level_count/Level_logic.level_v_reg[0]/C
    SLICE_X41Y79         FDPE (Prop_fdpe_C_Q)         0.456     0.456 f  dut8/level_count/Level_logic.level_v_reg[0]/Q
                         net (fo=75, routed)          0.634     1.090    dut8/level_count/Level_logic.level_v_reg[31]_0[0]
    SLICE_X41Y77         LUT1 (Prop_lut1_I0_O)        0.124     1.214 r  dut8/level_count/sseg[6]_i_547/O
                         net (fo=3, routed)           0.360     1.574    dut8/level_count/sseg[6]_i_547_n_1
    SLICE_X43Y78         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     2.154 r  dut8/level_count/sseg_reg[6]_i_857/CO[3]
                         net (fo=1, routed)           0.000     2.154    dut8/level_count/sseg_reg[6]_i_857_n_1
    SLICE_X43Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.268 r  dut8/level_count/sseg_reg[6]_i_859/CO[3]
                         net (fo=1, routed)           0.000     2.268    dut8/level_count/sseg_reg[6]_i_859_n_1
    SLICE_X43Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.382 r  dut8/level_count/sseg_reg[6]_i_860/CO[3]
                         net (fo=1, routed)           0.000     2.382    dut8/level_count/sseg_reg[6]_i_860_n_1
    SLICE_X43Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.496 r  dut8/level_count/sseg_reg[6]_i_877/CO[3]
                         net (fo=1, routed)           0.000     2.496    dut8/level_count/sseg_reg[6]_i_877_n_1
    SLICE_X43Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.610 r  dut8/level_count/sseg_reg[6]_i_806/CO[3]
                         net (fo=1, routed)           0.000     2.610    dut8/level_count/sseg_reg[6]_i_806_n_1
    SLICE_X43Y83         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.849 f  dut8/level_count/sseg_reg[6]_i_323/O[2]
                         net (fo=13, routed)          2.175     5.024    dut8/level_count/dut3/code5[23]
    SLICE_X52Y85         LUT3 (Prop_lut3_I0_O)        0.330     5.354 f  dut8/level_count/sseg[6]_i_875/O
                         net (fo=14, routed)          1.711     7.065    dut8/level_count/sseg[6]_i_875_n_1
    SLICE_X53Y81         LUT6 (Prop_lut6_I3_O)        0.326     7.391 r  dut8/level_count/sseg[6]_i_1449/O
                         net (fo=4, routed)           0.994     8.384    dut8/level_count/Level_logic.level_v_reg[31]_rep__2_6[0]
    SLICE_X51Y80         LUT6 (Prop_lut6_I1_O)        0.124     8.508 r  dut8/level_count/sseg[6]_i_1453/O
                         net (fo=1, routed)           0.000     8.508    dut8/dut3/sseg[6]_i_371[0]
    SLICE_X51Y80         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.040 r  dut8/dut3/sseg_reg[6]_i_870/CO[3]
                         net (fo=1, routed)           0.000     9.040    dut8/dut3/sseg_reg[6]_i_870_n_1
    SLICE_X51Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.154 r  dut8/dut3/sseg_reg[6]_i_882/CO[3]
                         net (fo=1, routed)           0.000     9.154    dut8/dut3/sseg_reg[6]_i_882_n_1
    SLICE_X51Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.268 r  dut8/dut3/sseg_reg[6]_i_1386/CO[3]
                         net (fo=1, routed)           0.000     9.268    dut8/dut3/sseg_reg[6]_i_1386_n_1
    SLICE_X51Y83         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     9.539 f  dut8/dut3/sseg_reg[6]_i_2106/CO[0]
                         net (fo=40, routed)          2.029    11.569    dut8/level_count/sseg_reg[6]_i_1381[0]
    SLICE_X53Y82         LUT6 (Prop_lut6_I1_O)        0.373    11.942 r  dut8/level_count/sseg[6]_i_2130/O
                         net (fo=2, routed)           0.953    12.894    dut8/level_count/Level_logic.level_v_reg[31]_rep__2_9[1]
    SLICE_X50Y82         LUT6 (Prop_lut6_I1_O)        0.124    13.018 r  dut8/level_count/sseg[6]_i_2134/O
                         net (fo=1, routed)           0.000    13.018    dut8/dut3/sseg[6]_i_759_5[1]
    SLICE_X50Y82         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    13.661 r  dut8/dut3/sseg_reg[6]_i_1381/O[3]
                         net (fo=3, routed)           1.137    14.799    dut8/dut3/sseg_reg[6]_i_1381_n_5
    SLICE_X46Y83         LUT3 (Prop_lut3_I2_O)        0.307    15.106 r  dut8/dut3/sseg[6]_i_3014/O
                         net (fo=2, routed)           0.462    15.568    dut8/dut3/sseg[6]_i_3014_n_1
    SLICE_X51Y84         LUT5 (Prop_lut5_I3_O)        0.124    15.692 r  dut8/dut3/sseg[6]_i_2664/O
                         net (fo=2, routed)           0.890    16.582    dut8/dut3/sseg[6]_i_2664_n_1
    SLICE_X48Y83         LUT6 (Prop_lut6_I0_O)        0.124    16.706 r  dut8/dut3/sseg[6]_i_2668/O
                         net (fo=1, routed)           0.000    16.706    dut8/dut3/sseg[6]_i_2668_n_1
    SLICE_X48Y83         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    17.104 r  dut8/dut3/sseg_reg[6]_i_2073/CO[3]
                         net (fo=1, routed)           0.000    17.104    dut8/dut3/sseg_reg[6]_i_2073_n_1
    SLICE_X48Y84         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    17.326 r  dut8/dut3/sseg_reg[6]_i_1341/O[0]
                         net (fo=7, routed)           1.034    18.360    dut8/dut3/sseg_reg[6]_i_1341_n_8
    SLICE_X44Y84         LUT2 (Prop_lut2_I0_O)        0.299    18.659 r  dut8/dut3/sseg[6]_i_2155/O
                         net (fo=1, routed)           0.000    18.659    dut8/dut3/sseg[6]_i_2155_n_1
    SLICE_X44Y84         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    19.191 r  dut8/dut3/sseg_reg[6]_i_1400/CO[3]
                         net (fo=1, routed)           0.000    19.191    dut8/dut3/sseg_reg[6]_i_1400_n_1
    SLICE_X44Y85         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    19.413 r  dut8/dut3/sseg_reg[6]_i_811/O[0]
                         net (fo=3, routed)           1.240    20.652    dut8/level_count/sseg_reg[6]_i_795[0]
    SLICE_X39Y84         LUT4 (Prop_lut4_I0_O)        0.299    20.951 r  dut8/level_count/sseg[6]_i_1390/O
                         net (fo=1, routed)           0.554    21.505    dut8/dut3/sseg_reg[6]_i_313_0[1]
    SLICE_X42Y84         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    22.025 r  dut8/dut3/sseg_reg[6]_i_795/CO[3]
                         net (fo=1, routed)           0.000    22.025    dut8/dut3/sseg_reg[6]_i_795_n_1
    SLICE_X42Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.142 r  dut8/dut3/sseg_reg[6]_i_313/CO[3]
                         net (fo=1, routed)           0.000    22.142    dut8/dut3/sseg_reg[6]_i_313_n_1
    SLICE_X42Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.259 r  dut8/dut3/sseg_reg[6]_i_157/CO[3]
                         net (fo=1, routed)           0.000    22.259    dut8/dut3/sseg_reg[6]_i_157_n_1
    SLICE_X42Y87         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    22.513 f  dut8/dut3/sseg_reg[6]_i_74/CO[0]
                         net (fo=1, routed)           0.685    23.199    dut8/level_count/sseg[6]_i_20[0]
    SLICE_X43Y87         LUT5 (Prop_lut5_I0_O)        0.367    23.566 r  dut8/level_count/sseg[6]_i_41/O
                         net (fo=107, routed)         1.262    24.827    dut8/dut3/sseg_reg[6]_i_9_0
    SLICE_X36Y84         LUT3 (Prop_lut3_I1_O)        0.124    24.951 r  dut8/dut3/sseg[6]_i_66/O
                         net (fo=2, routed)           0.656    25.607    dut8/dut3/sseg[6]_i_66_n_1
    SLICE_X40Y85         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    26.187 r  dut8/dut3/sseg_reg[6]_i_71/CO[3]
                         net (fo=1, routed)           0.000    26.187    dut8/dut3/sseg_reg[6]_i_71_n_1
    SLICE_X40Y86         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    26.521 f  dut8/dut3/sseg_reg[6]_i_1336/O[1]
                         net (fo=2, routed)           0.977    27.498    dut8/dut3/sseg_reg[6]_i_1336_n_7
    SLICE_X38Y84         LUT5 (Prop_lut5_I4_O)        0.303    27.801 r  dut8/dut3/sseg[6]_i_2235/O
                         net (fo=1, routed)           0.000    27.801    dut8/dut3/sseg[6]_i_2235_n_1
    SLICE_X38Y84         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    28.334 r  dut8/dut3/sseg_reg[6]_i_1528/CO[3]
                         net (fo=1, routed)           0.000    28.334    dut8/dut3/sseg_reg[6]_i_1528_n_1
    SLICE_X38Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.451 r  dut8/dut3/sseg_reg[6]_i_1520/CO[3]
                         net (fo=1, routed)           0.000    28.451    dut8/dut3/sseg_reg[6]_i_1520_n_1
    SLICE_X38Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.568 r  dut8/dut3/sseg_reg[6]_i_1522/CO[3]
                         net (fo=1, routed)           0.000    28.568    dut8/dut3/sseg_reg[6]_i_1522_n_1
    SLICE_X38Y87         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    28.807 f  dut8/dut3/sseg_reg[6]_i_1503/O[2]
                         net (fo=1, routed)           0.772    29.579    dut8/dut3/sseg_reg[6]_i_1503_n_6
    SLICE_X41Y87         LUT4 (Prop_lut4_I0_O)        0.301    29.880 f  dut8/dut3/sseg[6]_i_941/O
                         net (fo=13, routed)          1.957    31.837    dut8/dut3/sseg[6]_i_941_n_1
    SLICE_X35Y94         LUT3 (Prop_lut3_I1_O)        0.124    31.961 r  dut8/dut3/sseg[6]_i_908/O
                         net (fo=3, routed)           1.211    33.172    dut8/dut3/sseg[6]_i_908_n_1
    SLICE_X35Y90         LUT4 (Prop_lut4_I3_O)        0.124    33.296 r  dut8/dut3/sseg[6]_i_912/O
                         net (fo=1, routed)           0.000    33.296    dut8/dut3/sseg[6]_i_912_n_1
    SLICE_X35Y90         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    33.828 r  dut8/dut3/sseg_reg[6]_i_427/CO[3]
                         net (fo=1, routed)           0.000    33.828    dut8/dut3/sseg_reg[6]_i_427_n_1
    SLICE_X35Y91         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    34.067 r  dut8/dut3/sseg_reg[6]_i_946/O[2]
                         net (fo=3, routed)           0.998    35.065    dut8/dut3/sseg_reg[6]_i_946_n_6
    SLICE_X28Y90         LUT5 (Prop_lut5_I4_O)        0.302    35.367 r  dut8/dut3/sseg[6]_i_449/O
                         net (fo=2, routed)           1.137    36.503    dut8/dut3/sseg[6]_i_449_n_1
    SLICE_X29Y90         LUT4 (Prop_lut4_I3_O)        0.124    36.627 r  dut8/dut3/sseg[6]_i_452/O
                         net (fo=1, routed)           0.000    36.627    dut8/dut3/sseg[6]_i_452_n_1
    SLICE_X29Y90         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248    36.875 r  dut8/dut3/sseg_reg[6]_i_202/O[3]
                         net (fo=4, routed)           1.188    38.064    dut8/dut3/sseg_reg[6]_i_202_n_5
    SLICE_X31Y92         LUT3 (Prop_lut3_I2_O)        0.306    38.370 r  dut8/dut3/sseg[6]_i_206/O
                         net (fo=1, routed)           0.709    39.079    dut8/dut3/sseg[6]_i_206_n_1
    SLICE_X32Y94         LUT5 (Prop_lut5_I4_O)        0.124    39.203 r  dut8/dut3/sseg[6]_i_91/O
                         net (fo=2, routed)           0.743    39.946    dut8/dut3/sseg[6]_i_91_n_1
    SLICE_X33Y92         LUT6 (Prop_lut6_I0_O)        0.124    40.070 r  dut8/dut3/sseg[6]_i_95/O
                         net (fo=1, routed)           0.000    40.070    dut8/dut3/sseg[6]_i_95_n_1
    SLICE_X33Y92         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    40.468 r  dut8/dut3/sseg_reg[6]_i_44/CO[3]
                         net (fo=1, routed)           0.000    40.468    dut8/dut3/sseg_reg[6]_i_44_n_1
    SLICE_X33Y93         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    40.690 r  dut8/dut3/sseg_reg[6]_i_86/O[0]
                         net (fo=2, routed)           0.474    41.164    dut8/dut3/sseg_reg[6]_i_86_n_8
    SLICE_X31Y93         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.723    41.887 r  dut8/dut3/sseg_reg[6]_i_43/O[1]
                         net (fo=1, routed)           0.811    42.698    dut8/dut3/sseg_reg[6]_i_43_n_7
    SLICE_X29Y93         LUT2 (Prop_lut2_I1_O)        0.303    43.001 r  dut8/dut3/sseg[6]_i_21/O
                         net (fo=1, routed)           0.000    43.001    dut8/dut3/sseg[6]_i_21_n_1
    SLICE_X29Y93         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    43.402 r  dut8/dut3/sseg_reg[6]_i_9/CO[3]
                         net (fo=1, routed)           0.000    43.402    dut8/dut3/sseg_reg[6]_i_9_n_1
    SLICE_X29Y94         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    43.624 r  dut8/dut3/sseg_reg[6]_i_15/O[0]
                         net (fo=3, routed)           0.861    44.485    dut8/dut3/sseg_reg[6]_i_15_n_8
    SLICE_X28Y92         LUT6 (Prop_lut6_I5_O)        0.299    44.784 r  dut8/dut3/sseg[6]_i_10/O
                         net (fo=7, routed)           1.551    46.335    dut8/dut3/sseg[6]_i_10_n_1
    SLICE_X3Y93          LUT6 (Prop_lut6_I3_O)        0.124    46.459 r  dut8/dut3/sseg[2]_i_2/O
                         net (fo=1, routed)           0.000    46.459    dut8/dut3/sseg[2]_i_2_n_1
    SLICE_X3Y93          MUXF7 (Prop_muxf7_I0_O)      0.238    46.697 r  dut8/dut3/sseg_reg[2]_i_1/O
                         net (fo=1, routed)           0.000    46.697    dut8/dut3/sseg_reg[2]_i_1_n_1
    SLICE_X3Y93          FDRE                                         r  dut8/dut3/sseg_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dut8/level_count/Level_logic.level_v_reg[0]/C
                            (rising edge-triggered cell FDPE)
  Destination:            dut8/dut3/sseg_reg[5]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        46.484ns  (logic 16.507ns (35.511%)  route 29.977ns (64.489%))
  Logic Levels:           60  (CARRY4=33 FDPE=1 LUT1=1 LUT2=2 LUT3=5 LUT4=4 LUT5=5 LUT6=8 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y79         FDPE                         0.000     0.000 r  dut8/level_count/Level_logic.level_v_reg[0]/C
    SLICE_X41Y79         FDPE (Prop_fdpe_C_Q)         0.456     0.456 f  dut8/level_count/Level_logic.level_v_reg[0]/Q
                         net (fo=75, routed)          0.634     1.090    dut8/level_count/Level_logic.level_v_reg[31]_0[0]
    SLICE_X41Y77         LUT1 (Prop_lut1_I0_O)        0.124     1.214 r  dut8/level_count/sseg[6]_i_547/O
                         net (fo=3, routed)           0.360     1.574    dut8/level_count/sseg[6]_i_547_n_1
    SLICE_X43Y78         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     2.154 r  dut8/level_count/sseg_reg[6]_i_857/CO[3]
                         net (fo=1, routed)           0.000     2.154    dut8/level_count/sseg_reg[6]_i_857_n_1
    SLICE_X43Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.268 r  dut8/level_count/sseg_reg[6]_i_859/CO[3]
                         net (fo=1, routed)           0.000     2.268    dut8/level_count/sseg_reg[6]_i_859_n_1
    SLICE_X43Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.382 r  dut8/level_count/sseg_reg[6]_i_860/CO[3]
                         net (fo=1, routed)           0.000     2.382    dut8/level_count/sseg_reg[6]_i_860_n_1
    SLICE_X43Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.496 r  dut8/level_count/sseg_reg[6]_i_877/CO[3]
                         net (fo=1, routed)           0.000     2.496    dut8/level_count/sseg_reg[6]_i_877_n_1
    SLICE_X43Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.610 r  dut8/level_count/sseg_reg[6]_i_806/CO[3]
                         net (fo=1, routed)           0.000     2.610    dut8/level_count/sseg_reg[6]_i_806_n_1
    SLICE_X43Y83         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.849 f  dut8/level_count/sseg_reg[6]_i_323/O[2]
                         net (fo=13, routed)          2.175     5.024    dut8/level_count/dut3/code5[23]
    SLICE_X52Y85         LUT3 (Prop_lut3_I0_O)        0.330     5.354 f  dut8/level_count/sseg[6]_i_875/O
                         net (fo=14, routed)          1.711     7.065    dut8/level_count/sseg[6]_i_875_n_1
    SLICE_X53Y81         LUT6 (Prop_lut6_I3_O)        0.326     7.391 r  dut8/level_count/sseg[6]_i_1449/O
                         net (fo=4, routed)           0.994     8.384    dut8/level_count/Level_logic.level_v_reg[31]_rep__2_6[0]
    SLICE_X51Y80         LUT6 (Prop_lut6_I1_O)        0.124     8.508 r  dut8/level_count/sseg[6]_i_1453/O
                         net (fo=1, routed)           0.000     8.508    dut8/dut3/sseg[6]_i_371[0]
    SLICE_X51Y80         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.040 r  dut8/dut3/sseg_reg[6]_i_870/CO[3]
                         net (fo=1, routed)           0.000     9.040    dut8/dut3/sseg_reg[6]_i_870_n_1
    SLICE_X51Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.154 r  dut8/dut3/sseg_reg[6]_i_882/CO[3]
                         net (fo=1, routed)           0.000     9.154    dut8/dut3/sseg_reg[6]_i_882_n_1
    SLICE_X51Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.268 r  dut8/dut3/sseg_reg[6]_i_1386/CO[3]
                         net (fo=1, routed)           0.000     9.268    dut8/dut3/sseg_reg[6]_i_1386_n_1
    SLICE_X51Y83         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     9.539 f  dut8/dut3/sseg_reg[6]_i_2106/CO[0]
                         net (fo=40, routed)          2.029    11.569    dut8/level_count/sseg_reg[6]_i_1381[0]
    SLICE_X53Y82         LUT6 (Prop_lut6_I1_O)        0.373    11.942 r  dut8/level_count/sseg[6]_i_2130/O
                         net (fo=2, routed)           0.953    12.894    dut8/level_count/Level_logic.level_v_reg[31]_rep__2_9[1]
    SLICE_X50Y82         LUT6 (Prop_lut6_I1_O)        0.124    13.018 r  dut8/level_count/sseg[6]_i_2134/O
                         net (fo=1, routed)           0.000    13.018    dut8/dut3/sseg[6]_i_759_5[1]
    SLICE_X50Y82         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    13.661 r  dut8/dut3/sseg_reg[6]_i_1381/O[3]
                         net (fo=3, routed)           1.137    14.799    dut8/dut3/sseg_reg[6]_i_1381_n_5
    SLICE_X46Y83         LUT3 (Prop_lut3_I2_O)        0.307    15.106 r  dut8/dut3/sseg[6]_i_3014/O
                         net (fo=2, routed)           0.462    15.568    dut8/dut3/sseg[6]_i_3014_n_1
    SLICE_X51Y84         LUT5 (Prop_lut5_I3_O)        0.124    15.692 r  dut8/dut3/sseg[6]_i_2664/O
                         net (fo=2, routed)           0.890    16.582    dut8/dut3/sseg[6]_i_2664_n_1
    SLICE_X48Y83         LUT6 (Prop_lut6_I0_O)        0.124    16.706 r  dut8/dut3/sseg[6]_i_2668/O
                         net (fo=1, routed)           0.000    16.706    dut8/dut3/sseg[6]_i_2668_n_1
    SLICE_X48Y83         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    17.104 r  dut8/dut3/sseg_reg[6]_i_2073/CO[3]
                         net (fo=1, routed)           0.000    17.104    dut8/dut3/sseg_reg[6]_i_2073_n_1
    SLICE_X48Y84         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    17.326 r  dut8/dut3/sseg_reg[6]_i_1341/O[0]
                         net (fo=7, routed)           1.034    18.360    dut8/dut3/sseg_reg[6]_i_1341_n_8
    SLICE_X44Y84         LUT2 (Prop_lut2_I0_O)        0.299    18.659 r  dut8/dut3/sseg[6]_i_2155/O
                         net (fo=1, routed)           0.000    18.659    dut8/dut3/sseg[6]_i_2155_n_1
    SLICE_X44Y84         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    19.191 r  dut8/dut3/sseg_reg[6]_i_1400/CO[3]
                         net (fo=1, routed)           0.000    19.191    dut8/dut3/sseg_reg[6]_i_1400_n_1
    SLICE_X44Y85         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    19.413 r  dut8/dut3/sseg_reg[6]_i_811/O[0]
                         net (fo=3, routed)           1.240    20.652    dut8/level_count/sseg_reg[6]_i_795[0]
    SLICE_X39Y84         LUT4 (Prop_lut4_I0_O)        0.299    20.951 r  dut8/level_count/sseg[6]_i_1390/O
                         net (fo=1, routed)           0.554    21.505    dut8/dut3/sseg_reg[6]_i_313_0[1]
    SLICE_X42Y84         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    22.025 r  dut8/dut3/sseg_reg[6]_i_795/CO[3]
                         net (fo=1, routed)           0.000    22.025    dut8/dut3/sseg_reg[6]_i_795_n_1
    SLICE_X42Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.142 r  dut8/dut3/sseg_reg[6]_i_313/CO[3]
                         net (fo=1, routed)           0.000    22.142    dut8/dut3/sseg_reg[6]_i_313_n_1
    SLICE_X42Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.259 r  dut8/dut3/sseg_reg[6]_i_157/CO[3]
                         net (fo=1, routed)           0.000    22.259    dut8/dut3/sseg_reg[6]_i_157_n_1
    SLICE_X42Y87         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    22.513 f  dut8/dut3/sseg_reg[6]_i_74/CO[0]
                         net (fo=1, routed)           0.685    23.199    dut8/level_count/sseg[6]_i_20[0]
    SLICE_X43Y87         LUT5 (Prop_lut5_I0_O)        0.367    23.566 r  dut8/level_count/sseg[6]_i_41/O
                         net (fo=107, routed)         1.262    24.827    dut8/dut3/sseg_reg[6]_i_9_0
    SLICE_X36Y84         LUT3 (Prop_lut3_I1_O)        0.124    24.951 r  dut8/dut3/sseg[6]_i_66/O
                         net (fo=2, routed)           0.656    25.607    dut8/dut3/sseg[6]_i_66_n_1
    SLICE_X40Y85         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    26.187 r  dut8/dut3/sseg_reg[6]_i_71/CO[3]
                         net (fo=1, routed)           0.000    26.187    dut8/dut3/sseg_reg[6]_i_71_n_1
    SLICE_X40Y86         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    26.521 f  dut8/dut3/sseg_reg[6]_i_1336/O[1]
                         net (fo=2, routed)           0.977    27.498    dut8/dut3/sseg_reg[6]_i_1336_n_7
    SLICE_X38Y84         LUT5 (Prop_lut5_I4_O)        0.303    27.801 r  dut8/dut3/sseg[6]_i_2235/O
                         net (fo=1, routed)           0.000    27.801    dut8/dut3/sseg[6]_i_2235_n_1
    SLICE_X38Y84         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    28.334 r  dut8/dut3/sseg_reg[6]_i_1528/CO[3]
                         net (fo=1, routed)           0.000    28.334    dut8/dut3/sseg_reg[6]_i_1528_n_1
    SLICE_X38Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.451 r  dut8/dut3/sseg_reg[6]_i_1520/CO[3]
                         net (fo=1, routed)           0.000    28.451    dut8/dut3/sseg_reg[6]_i_1520_n_1
    SLICE_X38Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.568 r  dut8/dut3/sseg_reg[6]_i_1522/CO[3]
                         net (fo=1, routed)           0.000    28.568    dut8/dut3/sseg_reg[6]_i_1522_n_1
    SLICE_X38Y87         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    28.807 f  dut8/dut3/sseg_reg[6]_i_1503/O[2]
                         net (fo=1, routed)           0.772    29.579    dut8/dut3/sseg_reg[6]_i_1503_n_6
    SLICE_X41Y87         LUT4 (Prop_lut4_I0_O)        0.301    29.880 f  dut8/dut3/sseg[6]_i_941/O
                         net (fo=13, routed)          1.957    31.837    dut8/dut3/sseg[6]_i_941_n_1
    SLICE_X35Y94         LUT3 (Prop_lut3_I1_O)        0.124    31.961 r  dut8/dut3/sseg[6]_i_908/O
                         net (fo=3, routed)           1.211    33.172    dut8/dut3/sseg[6]_i_908_n_1
    SLICE_X35Y90         LUT4 (Prop_lut4_I3_O)        0.124    33.296 r  dut8/dut3/sseg[6]_i_912/O
                         net (fo=1, routed)           0.000    33.296    dut8/dut3/sseg[6]_i_912_n_1
    SLICE_X35Y90         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    33.828 r  dut8/dut3/sseg_reg[6]_i_427/CO[3]
                         net (fo=1, routed)           0.000    33.828    dut8/dut3/sseg_reg[6]_i_427_n_1
    SLICE_X35Y91         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    34.067 r  dut8/dut3/sseg_reg[6]_i_946/O[2]
                         net (fo=3, routed)           0.998    35.065    dut8/dut3/sseg_reg[6]_i_946_n_6
    SLICE_X28Y90         LUT5 (Prop_lut5_I4_O)        0.302    35.367 r  dut8/dut3/sseg[6]_i_449/O
                         net (fo=2, routed)           1.137    36.503    dut8/dut3/sseg[6]_i_449_n_1
    SLICE_X29Y90         LUT4 (Prop_lut4_I3_O)        0.124    36.627 r  dut8/dut3/sseg[6]_i_452/O
                         net (fo=1, routed)           0.000    36.627    dut8/dut3/sseg[6]_i_452_n_1
    SLICE_X29Y90         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248    36.875 r  dut8/dut3/sseg_reg[6]_i_202/O[3]
                         net (fo=4, routed)           1.188    38.064    dut8/dut3/sseg_reg[6]_i_202_n_5
    SLICE_X31Y92         LUT3 (Prop_lut3_I2_O)        0.306    38.370 r  dut8/dut3/sseg[6]_i_206/O
                         net (fo=1, routed)           0.709    39.079    dut8/dut3/sseg[6]_i_206_n_1
    SLICE_X32Y94         LUT5 (Prop_lut5_I4_O)        0.124    39.203 r  dut8/dut3/sseg[6]_i_91/O
                         net (fo=2, routed)           0.743    39.946    dut8/dut3/sseg[6]_i_91_n_1
    SLICE_X33Y92         LUT6 (Prop_lut6_I0_O)        0.124    40.070 r  dut8/dut3/sseg[6]_i_95/O
                         net (fo=1, routed)           0.000    40.070    dut8/dut3/sseg[6]_i_95_n_1
    SLICE_X33Y92         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    40.468 r  dut8/dut3/sseg_reg[6]_i_44/CO[3]
                         net (fo=1, routed)           0.000    40.468    dut8/dut3/sseg_reg[6]_i_44_n_1
    SLICE_X33Y93         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    40.690 r  dut8/dut3/sseg_reg[6]_i_86/O[0]
                         net (fo=2, routed)           0.474    41.164    dut8/dut3/sseg_reg[6]_i_86_n_8
    SLICE_X31Y93         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.723    41.887 r  dut8/dut3/sseg_reg[6]_i_43/O[1]
                         net (fo=1, routed)           0.811    42.698    dut8/dut3/sseg_reg[6]_i_43_n_7
    SLICE_X29Y93         LUT2 (Prop_lut2_I1_O)        0.303    43.001 r  dut8/dut3/sseg[6]_i_21/O
                         net (fo=1, routed)           0.000    43.001    dut8/dut3/sseg[6]_i_21_n_1
    SLICE_X29Y93         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    43.402 r  dut8/dut3/sseg_reg[6]_i_9/CO[3]
                         net (fo=1, routed)           0.000    43.402    dut8/dut3/sseg_reg[6]_i_9_n_1
    SLICE_X29Y94         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    43.624 r  dut8/dut3/sseg_reg[6]_i_15/O[0]
                         net (fo=3, routed)           0.861    44.485    dut8/dut3/sseg_reg[6]_i_15_n_8
    SLICE_X28Y92         LUT6 (Prop_lut6_I5_O)        0.299    44.784 r  dut8/dut3/sseg[6]_i_10/O
                         net (fo=7, routed)           1.364    46.148    dut8/dut3/sseg[6]_i_10_n_1
    SLICE_X3Y92          LUT6 (Prop_lut6_I5_O)        0.124    46.272 r  dut8/dut3/sseg[5]_i_2/O
                         net (fo=1, routed)           0.000    46.272    dut8/dut3/sseg[5]_i_2_n_1
    SLICE_X3Y92          MUXF7 (Prop_muxf7_I0_O)      0.212    46.484 r  dut8/dut3/sseg_reg[5]_i_1/O
                         net (fo=1, routed)           0.000    46.484    dut8/dut3/sseg_reg[5]_i_1_n_1
    SLICE_X3Y92          FDRE                                         r  dut8/dut3/sseg_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dut4/dut0/value_reg[14]/C
                            (rising edge-triggered cell FDCE)
  Destination:            dut4/dut0/value_reg[4]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        21.515ns  (logic 5.518ns (25.647%)  route 15.997ns (74.353%))
  Logic Levels:           22  (CARRY4=10 FDCE=1 LUT2=2 LUT3=2 LUT4=2 LUT5=2 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y58          FDCE                         0.000     0.000 r  dut4/dut0/value_reg[14]/C
    SLICE_X5Y58          FDCE (Prop_fdce_C_Q)         0.456     0.456 f  dut4/dut0/value_reg[14]/Q
                         net (fo=62, routed)          3.280     3.736    dut4/dut0/value[14]
    SLICE_X14Y49         LUT3 (Prop_lut3_I0_O)        0.124     3.860 r  dut4/dut0/value[0]_i_46__0/O
                         net (fo=4, routed)           1.071     4.931    dut4/dut0/value[0]_i_46__0_n_1
    SLICE_X4Y48          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     5.316 r  dut4/dut0/digit_reg[3]_i_195__0/CO[3]
                         net (fo=1, routed)           0.000     5.316    dut4/dut0/digit_reg[3]_i_195__0_n_1
    SLICE_X4Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.430 r  dut4/dut0/digit_reg[3]_i_157__0/CO[3]
                         net (fo=1, routed)           0.001     5.431    dut4/dut0/digit_reg[3]_i_157__0_n_1
    SLICE_X4Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.545 r  dut4/dut0/digit_reg[3]_i_98__0/CO[3]
                         net (fo=1, routed)           0.000     5.545    dut4/dut0/digit_reg[3]_i_98__0_n_1
    SLICE_X4Y51          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     5.784 r  dut4/dut0/digit_reg[3]_i_179__0/O[2]
                         net (fo=4, routed)           1.251     7.035    dut4/dut0/digit_reg[3]_i_179__0_n_6
    SLICE_X4Y54          LUT5 (Prop_lut5_I1_O)        0.302     7.337 r  dut4/dut0/digit[3]_i_119__0/O
                         net (fo=1, routed)           0.000     7.337    dut4/dut0/digit[3]_i_119__0_n_1
    SLICE_X4Y54          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248     7.585 r  dut4/dut0/digit_reg[3]_i_65__0/O[2]
                         net (fo=3, routed)           1.433     9.018    dut4/dut0/digit_reg[3]_i_65__0_n_6
    SLICE_X0Y53          LUT3 (Prop_lut3_I1_O)        0.302     9.320 r  dut4/dut0/digit[3]_i_68__0/O
                         net (fo=2, routed)           0.456     9.776    dut4/dut0/digit[3]_i_68__0_n_1
    SLICE_X0Y53          LUT5 (Prop_lut5_I1_O)        0.124     9.900 r  dut4/dut0/digit[3]_i_32__0/O
                         net (fo=2, routed)           0.698    10.598    dut4/dut0/digit[3]_i_32__0_n_1
    SLICE_X2Y53          LUT6 (Prop_lut6_I0_O)        0.124    10.722 r  dut4/dut0/digit[3]_i_36__0/O
                         net (fo=1, routed)           0.000    10.722    dut4/dut0/digit[3]_i_36__0_n_1
    SLICE_X2Y53          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.255 r  dut4/dut0/digit_reg[3]_i_16__0/CO[3]
                         net (fo=1, routed)           0.000    11.255    dut4/dut0/digit_reg[3]_i_16__0_n_1
    SLICE_X2Y54          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.578 r  dut4/dut0/digit_reg[3]_i_26__0/O[1]
                         net (fo=2, routed)           0.823    12.402    dut4/dut0/digit_reg[3]_i_26__0_n_7
    SLICE_X3Y56          LUT2 (Prop_lut2_I0_O)        0.306    12.708 r  dut4/dut0/digit[3]_i_28__0/O
                         net (fo=1, routed)           0.000    12.708    dut4/dut0/digit[3]_i_28__0_n_1
    SLICE_X3Y56          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    12.935 r  dut4/dut0/digit_reg[3]_i_15__0/O[1]
                         net (fo=1, routed)           1.270    14.204    dut4/dut0/digit_reg[3]_i_15__0_n_7
    SLICE_X13Y60         LUT2 (Prop_lut2_I1_O)        0.303    14.507 r  dut4/dut0/digit[3]_i_5__0/O
                         net (fo=1, routed)           0.000    14.507    dut4/dut0/digit[3]_i_5__0_n_1
    SLICE_X13Y60         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    14.908 r  dut4/dut0/digit_reg[3]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000    14.908    dut4/dut0/digit_reg[3]_i_2__0_n_1
    SLICE_X13Y61         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    15.130 r  dut4/dut0/digit_reg[3]_i_3__0/O[0]
                         net (fo=4, routed)           0.781    15.912    dut4/dut0/digit_reg[3]_i_3__0_n_8
    SLICE_X14Y63         LUT4 (Prop_lut4_I3_O)        0.299    16.211 r  dut4/dut0/value[27]_i_19__0/O
                         net (fo=1, routed)           0.513    16.724    dut4/dut0/value[27]_i_19__0_n_1
    SLICE_X15Y63         LUT6 (Prop_lut6_I4_O)        0.124    16.848 r  dut4/dut0/value[27]_i_10__0/O
                         net (fo=3, routed)           0.945    17.793    dut18/value_reg[27]_0
    SLICE_X14Y75         LUT6 (Prop_lut6_I3_O)        0.124    17.917 r  dut18/value[27]_i_3__1/O
                         net (fo=1, routed)           0.789    18.706    dut4/dut11/value_reg[27]_0
    SLICE_X13Y75         LUT4 (Prop_lut4_I1_O)        0.124    18.830 r  dut4/dut11/value[27]_i_1__2/O
                         net (fo=28, routed)          2.685    21.515    dut4/dut0/E[0]
    SLICE_X8Y54          FDCE                                         r  dut4/dut0/value_reg[4]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dut4/dut0/value_reg[14]/C
                            (rising edge-triggered cell FDCE)
  Destination:            dut4/dut0/value_reg[5]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        21.515ns  (logic 5.518ns (25.647%)  route 15.997ns (74.353%))
  Logic Levels:           22  (CARRY4=10 FDCE=1 LUT2=2 LUT3=2 LUT4=2 LUT5=2 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y58          FDCE                         0.000     0.000 r  dut4/dut0/value_reg[14]/C
    SLICE_X5Y58          FDCE (Prop_fdce_C_Q)         0.456     0.456 f  dut4/dut0/value_reg[14]/Q
                         net (fo=62, routed)          3.280     3.736    dut4/dut0/value[14]
    SLICE_X14Y49         LUT3 (Prop_lut3_I0_O)        0.124     3.860 r  dut4/dut0/value[0]_i_46__0/O
                         net (fo=4, routed)           1.071     4.931    dut4/dut0/value[0]_i_46__0_n_1
    SLICE_X4Y48          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     5.316 r  dut4/dut0/digit_reg[3]_i_195__0/CO[3]
                         net (fo=1, routed)           0.000     5.316    dut4/dut0/digit_reg[3]_i_195__0_n_1
    SLICE_X4Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.430 r  dut4/dut0/digit_reg[3]_i_157__0/CO[3]
                         net (fo=1, routed)           0.001     5.431    dut4/dut0/digit_reg[3]_i_157__0_n_1
    SLICE_X4Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.545 r  dut4/dut0/digit_reg[3]_i_98__0/CO[3]
                         net (fo=1, routed)           0.000     5.545    dut4/dut0/digit_reg[3]_i_98__0_n_1
    SLICE_X4Y51          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     5.784 r  dut4/dut0/digit_reg[3]_i_179__0/O[2]
                         net (fo=4, routed)           1.251     7.035    dut4/dut0/digit_reg[3]_i_179__0_n_6
    SLICE_X4Y54          LUT5 (Prop_lut5_I1_O)        0.302     7.337 r  dut4/dut0/digit[3]_i_119__0/O
                         net (fo=1, routed)           0.000     7.337    dut4/dut0/digit[3]_i_119__0_n_1
    SLICE_X4Y54          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248     7.585 r  dut4/dut0/digit_reg[3]_i_65__0/O[2]
                         net (fo=3, routed)           1.433     9.018    dut4/dut0/digit_reg[3]_i_65__0_n_6
    SLICE_X0Y53          LUT3 (Prop_lut3_I1_O)        0.302     9.320 r  dut4/dut0/digit[3]_i_68__0/O
                         net (fo=2, routed)           0.456     9.776    dut4/dut0/digit[3]_i_68__0_n_1
    SLICE_X0Y53          LUT5 (Prop_lut5_I1_O)        0.124     9.900 r  dut4/dut0/digit[3]_i_32__0/O
                         net (fo=2, routed)           0.698    10.598    dut4/dut0/digit[3]_i_32__0_n_1
    SLICE_X2Y53          LUT6 (Prop_lut6_I0_O)        0.124    10.722 r  dut4/dut0/digit[3]_i_36__0/O
                         net (fo=1, routed)           0.000    10.722    dut4/dut0/digit[3]_i_36__0_n_1
    SLICE_X2Y53          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.255 r  dut4/dut0/digit_reg[3]_i_16__0/CO[3]
                         net (fo=1, routed)           0.000    11.255    dut4/dut0/digit_reg[3]_i_16__0_n_1
    SLICE_X2Y54          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.578 r  dut4/dut0/digit_reg[3]_i_26__0/O[1]
                         net (fo=2, routed)           0.823    12.402    dut4/dut0/digit_reg[3]_i_26__0_n_7
    SLICE_X3Y56          LUT2 (Prop_lut2_I0_O)        0.306    12.708 r  dut4/dut0/digit[3]_i_28__0/O
                         net (fo=1, routed)           0.000    12.708    dut4/dut0/digit[3]_i_28__0_n_1
    SLICE_X3Y56          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    12.935 r  dut4/dut0/digit_reg[3]_i_15__0/O[1]
                         net (fo=1, routed)           1.270    14.204    dut4/dut0/digit_reg[3]_i_15__0_n_7
    SLICE_X13Y60         LUT2 (Prop_lut2_I1_O)        0.303    14.507 r  dut4/dut0/digit[3]_i_5__0/O
                         net (fo=1, routed)           0.000    14.507    dut4/dut0/digit[3]_i_5__0_n_1
    SLICE_X13Y60         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    14.908 r  dut4/dut0/digit_reg[3]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000    14.908    dut4/dut0/digit_reg[3]_i_2__0_n_1
    SLICE_X13Y61         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    15.130 r  dut4/dut0/digit_reg[3]_i_3__0/O[0]
                         net (fo=4, routed)           0.781    15.912    dut4/dut0/digit_reg[3]_i_3__0_n_8
    SLICE_X14Y63         LUT4 (Prop_lut4_I3_O)        0.299    16.211 r  dut4/dut0/value[27]_i_19__0/O
                         net (fo=1, routed)           0.513    16.724    dut4/dut0/value[27]_i_19__0_n_1
    SLICE_X15Y63         LUT6 (Prop_lut6_I4_O)        0.124    16.848 r  dut4/dut0/value[27]_i_10__0/O
                         net (fo=3, routed)           0.945    17.793    dut18/value_reg[27]_0
    SLICE_X14Y75         LUT6 (Prop_lut6_I3_O)        0.124    17.917 r  dut18/value[27]_i_3__1/O
                         net (fo=1, routed)           0.789    18.706    dut4/dut11/value_reg[27]_0
    SLICE_X13Y75         LUT4 (Prop_lut4_I1_O)        0.124    18.830 r  dut4/dut11/value[27]_i_1__2/O
                         net (fo=28, routed)          2.685    21.515    dut4/dut0/E[0]
    SLICE_X8Y54          FDCE                                         r  dut4/dut0/value_reg[5]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dut4/dut0/value_reg[14]/C
                            (rising edge-triggered cell FDCE)
  Destination:            dut4/dut0/value_reg[6]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        21.515ns  (logic 5.518ns (25.647%)  route 15.997ns (74.353%))
  Logic Levels:           22  (CARRY4=10 FDCE=1 LUT2=2 LUT3=2 LUT4=2 LUT5=2 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y58          FDCE                         0.000     0.000 r  dut4/dut0/value_reg[14]/C
    SLICE_X5Y58          FDCE (Prop_fdce_C_Q)         0.456     0.456 f  dut4/dut0/value_reg[14]/Q
                         net (fo=62, routed)          3.280     3.736    dut4/dut0/value[14]
    SLICE_X14Y49         LUT3 (Prop_lut3_I0_O)        0.124     3.860 r  dut4/dut0/value[0]_i_46__0/O
                         net (fo=4, routed)           1.071     4.931    dut4/dut0/value[0]_i_46__0_n_1
    SLICE_X4Y48          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     5.316 r  dut4/dut0/digit_reg[3]_i_195__0/CO[3]
                         net (fo=1, routed)           0.000     5.316    dut4/dut0/digit_reg[3]_i_195__0_n_1
    SLICE_X4Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.430 r  dut4/dut0/digit_reg[3]_i_157__0/CO[3]
                         net (fo=1, routed)           0.001     5.431    dut4/dut0/digit_reg[3]_i_157__0_n_1
    SLICE_X4Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.545 r  dut4/dut0/digit_reg[3]_i_98__0/CO[3]
                         net (fo=1, routed)           0.000     5.545    dut4/dut0/digit_reg[3]_i_98__0_n_1
    SLICE_X4Y51          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     5.784 r  dut4/dut0/digit_reg[3]_i_179__0/O[2]
                         net (fo=4, routed)           1.251     7.035    dut4/dut0/digit_reg[3]_i_179__0_n_6
    SLICE_X4Y54          LUT5 (Prop_lut5_I1_O)        0.302     7.337 r  dut4/dut0/digit[3]_i_119__0/O
                         net (fo=1, routed)           0.000     7.337    dut4/dut0/digit[3]_i_119__0_n_1
    SLICE_X4Y54          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248     7.585 r  dut4/dut0/digit_reg[3]_i_65__0/O[2]
                         net (fo=3, routed)           1.433     9.018    dut4/dut0/digit_reg[3]_i_65__0_n_6
    SLICE_X0Y53          LUT3 (Prop_lut3_I1_O)        0.302     9.320 r  dut4/dut0/digit[3]_i_68__0/O
                         net (fo=2, routed)           0.456     9.776    dut4/dut0/digit[3]_i_68__0_n_1
    SLICE_X0Y53          LUT5 (Prop_lut5_I1_O)        0.124     9.900 r  dut4/dut0/digit[3]_i_32__0/O
                         net (fo=2, routed)           0.698    10.598    dut4/dut0/digit[3]_i_32__0_n_1
    SLICE_X2Y53          LUT6 (Prop_lut6_I0_O)        0.124    10.722 r  dut4/dut0/digit[3]_i_36__0/O
                         net (fo=1, routed)           0.000    10.722    dut4/dut0/digit[3]_i_36__0_n_1
    SLICE_X2Y53          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.255 r  dut4/dut0/digit_reg[3]_i_16__0/CO[3]
                         net (fo=1, routed)           0.000    11.255    dut4/dut0/digit_reg[3]_i_16__0_n_1
    SLICE_X2Y54          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.578 r  dut4/dut0/digit_reg[3]_i_26__0/O[1]
                         net (fo=2, routed)           0.823    12.402    dut4/dut0/digit_reg[3]_i_26__0_n_7
    SLICE_X3Y56          LUT2 (Prop_lut2_I0_O)        0.306    12.708 r  dut4/dut0/digit[3]_i_28__0/O
                         net (fo=1, routed)           0.000    12.708    dut4/dut0/digit[3]_i_28__0_n_1
    SLICE_X3Y56          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    12.935 r  dut4/dut0/digit_reg[3]_i_15__0/O[1]
                         net (fo=1, routed)           1.270    14.204    dut4/dut0/digit_reg[3]_i_15__0_n_7
    SLICE_X13Y60         LUT2 (Prop_lut2_I1_O)        0.303    14.507 r  dut4/dut0/digit[3]_i_5__0/O
                         net (fo=1, routed)           0.000    14.507    dut4/dut0/digit[3]_i_5__0_n_1
    SLICE_X13Y60         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    14.908 r  dut4/dut0/digit_reg[3]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000    14.908    dut4/dut0/digit_reg[3]_i_2__0_n_1
    SLICE_X13Y61         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    15.130 r  dut4/dut0/digit_reg[3]_i_3__0/O[0]
                         net (fo=4, routed)           0.781    15.912    dut4/dut0/digit_reg[3]_i_3__0_n_8
    SLICE_X14Y63         LUT4 (Prop_lut4_I3_O)        0.299    16.211 r  dut4/dut0/value[27]_i_19__0/O
                         net (fo=1, routed)           0.513    16.724    dut4/dut0/value[27]_i_19__0_n_1
    SLICE_X15Y63         LUT6 (Prop_lut6_I4_O)        0.124    16.848 r  dut4/dut0/value[27]_i_10__0/O
                         net (fo=3, routed)           0.945    17.793    dut18/value_reg[27]_0
    SLICE_X14Y75         LUT6 (Prop_lut6_I3_O)        0.124    17.917 r  dut18/value[27]_i_3__1/O
                         net (fo=1, routed)           0.789    18.706    dut4/dut11/value_reg[27]_0
    SLICE_X13Y75         LUT4 (Prop_lut4_I1_O)        0.124    18.830 r  dut4/dut11/value[27]_i_1__2/O
                         net (fo=28, routed)          2.685    21.515    dut4/dut0/E[0]
    SLICE_X8Y54          FDCE                                         r  dut4/dut0/value_reg[6]/CE
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dut15/sreg_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dut15/SYNC_OUT_reg_srl2/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.270ns  (logic 0.141ns (52.229%)  route 0.129ns (47.771%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y75          FDRE                         0.000     0.000 r  dut15/sreg_reg[0]/C
    SLICE_X1Y75          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  dut15/sreg_reg[0]/Q
                         net (fo=1, routed)           0.129     0.270    dut15/sreg_reg_n_1_[0]
    SLICE_X2Y74          SRL16E                                       r  dut15/SYNC_OUT_reg_srl2/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dut17/sreg_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dut17/SYNC_OUT_reg_srl2/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.270ns  (logic 0.141ns (52.229%)  route 0.129ns (47.771%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y75          FDRE                         0.000     0.000 r  dut17/sreg_reg[0]/C
    SLICE_X1Y75          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  dut17/sreg_reg[0]/Q
                         net (fo=1, routed)           0.129     0.270    dut17/sreg_reg_n_1_[0]
    SLICE_X2Y74          SRL16E                                       r  dut17/SYNC_OUT_reg_srl2/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dut8/final_lights/FSM_onehot_LOST.party_state_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dut8/final_lights/FSM_onehot_LOST.party_state_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.275ns  (logic 0.141ns (51.210%)  route 0.134ns (48.790%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y77          FDRE                         0.000     0.000 r  dut8/final_lights/FSM_onehot_LOST.party_state_reg[2]/C
    SLICE_X1Y77          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  dut8/final_lights/FSM_onehot_LOST.party_state_reg[2]/Q
                         net (fo=6, routed)           0.134     0.275    dut8/final_lights/party_state[2]
    SLICE_X1Y78          FDRE                                         r  dut8/final_lights/FSM_onehot_LOST.party_state_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dut16/sreg_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dut16/sreg_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.286ns  (logic 0.148ns (51.787%)  route 0.138ns (48.213%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y74          FDRE                         0.000     0.000 r  dut16/sreg_reg[0]/C
    SLICE_X2Y74          FDRE (Prop_fdre_C_Q)         0.148     0.148 r  dut16/sreg_reg[0]/Q
                         net (fo=2, routed)           0.138     0.286    dut16/sreg[0]
    SLICE_X4Y74          FDRE                                         r  dut16/sreg_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dut19/sreg_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dut19/SYNC_OUT_reg_srl2/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.298ns  (logic 0.141ns (47.361%)  route 0.157ns (52.639%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y73          FDRE                         0.000     0.000 r  dut19/sreg_reg[0]/C
    SLICE_X0Y73          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  dut19/sreg_reg[0]/Q
                         net (fo=1, routed)           0.157     0.298    dut19/sreg_reg_n_1_[0]
    SLICE_X2Y74          SRL16E                                       r  dut19/SYNC_OUT_reg_srl2/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dut8/final_lights/FSM_onehot_LOST.party_state_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dut8/final_lights/FSM_onehot_LOST.party_state_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.299ns  (logic 0.164ns (54.920%)  route 0.135ns (45.080%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y78          FDRE                         0.000     0.000 r  dut8/final_lights/FSM_onehot_LOST.party_state_reg[0]/C
    SLICE_X2Y78          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  dut8/final_lights/FSM_onehot_LOST.party_state_reg[0]/Q
                         net (fo=6, routed)           0.135     0.299    dut8/final_lights/party_state[0]
    SLICE_X1Y77          FDRE                                         r  dut8/final_lights/FSM_onehot_LOST.party_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dut4/dut0/digit_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            dut4/dut0/digit_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.300ns  (logic 0.186ns (61.957%)  route 0.114ns (38.043%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y63         FDCE                         0.000     0.000 r  dut4/dut0/digit_reg[1]/C
    SLICE_X15Y63         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  dut4/dut0/digit_reg[1]/Q
                         net (fo=2, routed)           0.114     0.255    dut4/dut0/digit_reg_n_1_[1]
    SLICE_X15Y63         LUT6 (Prop_lut6_I5_O)        0.045     0.300 r  dut4/dut0/digit[1]_i_1__0/O
                         net (fo=2, routed)           0.000     0.300    dut4/dut0/digit[1]
    SLICE_X15Y63         FDCE                                         r  dut4/dut0/digit_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dut8/final_lights/FSM_onehot_LOST.party_state_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dut8/final_lights/rgb_led_v_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.311ns  (logic 0.186ns (59.868%)  route 0.125ns (40.132%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y78          FDRE                         0.000     0.000 r  dut8/final_lights/FSM_onehot_LOST.party_state_reg[5]/C
    SLICE_X1Y78          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  dut8/final_lights/FSM_onehot_LOST.party_state_reg[5]/Q
                         net (fo=5, routed)           0.125     0.266    dut8/final_lights/party_state[5]
    SLICE_X2Y77          LUT6 (Prop_lut6_I0_O)        0.045     0.311 r  dut8/final_lights/rgb_led_v[3]_i_1/O
                         net (fo=1, routed)           0.000     0.311    dut8/final_lights/rgb_led_v[3]_i_1_n_1
    SLICE_X2Y77          FDCE                                         r  dut8/final_lights/rgb_led_v_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dut18/sreg_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dut18/sreg_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.323ns  (logic 0.141ns (43.603%)  route 0.182ns (56.397%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y76         FDRE                         0.000     0.000 r  dut18/sreg_reg[1]/C
    SLICE_X15Y76         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  dut18/sreg_reg[1]/Q
                         net (fo=5, routed)           0.182     0.323    dut18/sreg[1]
    SLICE_X15Y76         FDRE                                         r  dut18/sreg_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dut16/sreg_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dut16/sreg_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.326ns  (logic 0.141ns (43.258%)  route 0.185ns (56.742%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y74          FDRE                         0.000     0.000 r  dut16/sreg_reg[1]/C
    SLICE_X4Y74          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  dut16/sreg_reg[1]/Q
                         net (fo=2, routed)           0.185     0.326    dut16/sreg[1]
    SLICE_X4Y74          FDRE                                         r  dut16/sreg_reg[2]/D
  -------------------------------------------------------------------    -------------------





