	component core is
		port (
			altpll_1_areset_conduit_export   : in  std_logic                    := 'X';             -- export
			altpll_1_locked_conduit_export   : out std_logic;                                       -- export
			clk_clk                          : in  std_logic                    := 'X';             -- clk
			clk_0_clk                        : in  std_logic                    := 'X';             -- clk
			pio_0_external_connection_export : out std_logic_vector(9 downto 0);                    -- export
			pio_1_external_connection_export : in  std_logic_vector(9 downto 0) := (others => 'X'); -- export
			reset_reset_n                    : in  std_logic                    := 'X';             -- reset_n
			reset_0_reset_n                  : in  std_logic                    := 'X'              -- reset_n
		);
	end component core;

