

        *** GPGPU-Sim Simulator Version 3.2.2  [build 0] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim: Configuration options:

-network_mode                           1 # Interconnection network mode
-inter_config_file   config_fermi_islip.icnt # Interconnection network config file
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   20 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              1536:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  4:128:24,L:R:m:N:L,F:128:4,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 64:64:2,L:R:f:N:L,A:2:32,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     4:128:4,L:R:f:N:L,A:2:32,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     64:128:2,L:L:m:N:H,A:32:8,8 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PreShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gmem_skip_L1D                          0 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                32768 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_shader_cta                       8 # Maximum number of concurrent CTAs in shader (default 8)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      15 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                    8 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_size                   16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size                   49152 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                   16 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_operand_collector_num_units_sp                    6 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_sfu                    8 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   13 # Coalescing arch (default = 13, anything else is off for now)
-gpgpu_num_sched_per_core                    2 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    1 # Max number of instructions that can be issued per warp in one cycle by scheduler
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths        2,1,1,2,1,1,2 # Pipeline widths ID_OC_SP,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_SFU,OC_EX_MEM,EX_WB
-gpgpu_num_sp_units                     2 # Number of SP units (default=1)
-gpgpu_num_sfu_units                    1 # Number of SF units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      gto # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues              8:8:8:8 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     64:128:8,L:B:m:W:L,A:32:4,4:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                            6 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    2 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   16 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  116 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                    4 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    8 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    4 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=2:RRD=6:RCD=12:RAS=28:RP=12:RC=40: CL=12:WL=4:CDLR=5:WR=12:nbkgrp=4:CCDL=3:RTPL=2 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-rop_latency                          120 # ROP queue latency (default 85)
-dram_latency                         100 # DRAM latency (default 30)
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.BBBCCCCB.CCSSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpuwattch_xml_file  gpuwattch_gtx480.xml # GPUWattch XML file
-power_simulation_enabled                    1 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_flush_l1_cache                    0 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 700.0:700.0:700.0:924.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                    8 # maximum kernels that can run concurrently on GPU
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-ptx_opcode_latency_int         4,13,4,5,145 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,19,25,145
-ptx_opcode_latency_fp          4,13,4,5,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp         8,19,8,8,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_initiation_int            1,2,2,1,8 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,4,4,32
-ptx_opcode_initiation_fp            1,2,1,1,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp         8,16,8,8,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     2 # column to column delay
RRD                                     6 # minimal delay between activation of rows in different banks
RCD                                    12 # row to column delay
RAS                                    28 # time needed to activate row
RP                                     12 # time needed to precharge (deactivate) row
RC                                     40 # row cycle time
CDLR                                    5 # switching from write to read (changes tWTR)
WR                                     12 # last data-in to row precharge
CL                                     12 # CAS latency
WL                                      4 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    3 # column to column delay between accesses to different bank groups
RTPL                                    2 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 12
addr_dec_mask[CHIP]  = 0000000000000000 	high:64 low:0
addr_dec_mask[BK]    = 000000000000e100 	high:16 low:8
addr_dec_mask[ROW]   = 000000000fff0000 	high:28 low:16
addr_dec_mask[COL]   = 0000000000001eff 	high:13 low:0
addr_dec_mask[BURST] = 000000000000003f 	high:6 low:0
sub_partition_id_mask = 0000000000000100
GPGPU-Sim uArch: clock freqs: 700000000.000000:700000000.000000:700000000.000000:924000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000142857142857:0.00000000142857142857:0.00000000142857142857:0.00000000108225108225
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: interconnect node map (shaderID+MemID to icntID)
GPGPU-Sim uArch: Memory nodes ID start from index: 15
GPGPU-Sim uArch:    0   1   2   3   4
GPGPU-Sim uArch:    5   6   7   8   9
GPGPU-Sim uArch:   10  11  12  13  14
GPGPU-Sim uArch:   15  16  17  18  19
GPGPU-Sim uArch:   20  21  22  23  24
GPGPU-Sim uArch:   25  26
GPGPU-Sim uArch: interconnect node reverse map (icntID to shaderID+MemID)
GPGPU-Sim uArch: Memory nodes start from ID: 15
GPGPU-Sim uArch:    0   1   2   3   4
GPGPU-Sim uArch:    5   6   7   8   9
GPGPU-Sim uArch:   10  11  12  13  14
GPGPU-Sim uArch:   15  16  17  18  19
GPGPU-Sim uArch:   20  21  22  23  24
GPGPU-Sim uArch:   25  26
575cc336cf9f8f0a73559869c93333de  /home/scratch/adwait/applications/benchmarks/CUDA/BFS2/gpgpu_ptx_sim__BFS2
GPGPU-Sim uArch: performance model initialization complete.
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=bfs.cu
self exe links to: /home/scratch/adwait/applications/benchmarks/CUDA/BFS2/gpgpu_ptx_sim__BFS2
Running md5sum using "md5sum /home/scratch/adwait/applications/benchmarks/CUDA/BFS2/gpgpu_ptx_sim__BFS2 "
Running cuobjdump using "$CUDA_INSTALL_PATH/bin/cuobjdump -ptx -elf -sass /home/scratch/adwait/applications/benchmarks/CUDA/BFS2/gpgpu_ptx_sim__BFS2 > _cuobjdump_complete_output_jXKg6Q"
Parsing file _cuobjdump_complete_output_jXKg6Q
######### cuobjdump parser ########
## Adding new section ELF
Adding arch: sm_20
Adding identifier: bfs.cu
## Adding new section PTX
Adding ptx filename: _cuobjdump_1.ptx
Adding arch: sm_20
Adding identifier: bfs.cu
Done parsing!!!
GPGPU-Sim PTX: __cudaRegisterFunction _Z7Kernel2PbS_S_S_i : hostFun 0x0x4017d8, fat_cubin_handle = 1
GPGPU-Sim PTX: instruction assembly for function '_Z6KernelP4NodePiPbS2_S2_S1_i'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z6KernelP4NodePiPbS2_S2_S1_i'...
GPGPU-Sim PTX: Finding dominators for '_Z6KernelP4NodePiPbS2_S2_S1_i'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z6KernelP4NodePiPbS2_S2_S1_i'...
GPGPU-Sim PTX: Finding postdominators for '_Z6KernelP4NodePiPbS2_S2_S1_i'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z6KernelP4NodePiPbS2_S2_S1_i'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z6KernelP4NodePiPbS2_S2_S1_i'...
GPGPU-Sim PTX: reconvergence points for _Z6KernelP4NodePiPbS2_S2_S1_i...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x030 (_1.ptx:73) @%p1 bra $Lt_0_5122;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1c0 (_1.ptx:135) exit;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x068 (_1.ptx:80) @%p2 bra $Lt_0_5122;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1c0 (_1.ptx:135) exit;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x0c0 (_1.ptx:93) @%p3 bra $Lt_0_5122;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1c0 (_1.ptx:135) exit;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x120 (_1.ptx:108) @%p4 bra $Lt_0_4354;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1a0 (_1.ptx:128) add.s32 %r10, %r10, 1;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x1b8 (_1.ptx:131) @%p5 bra $Lt_0_4098;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1c0 (_1.ptx:135) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z6KernelP4NodePiPbS2_S2_S1_i
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z6KernelP4NodePiPbS2_S2_S1_i'.
GPGPU-Sim PTX: instruction assembly for function '_Z7Kernel2PbS_S_S_i'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z7Kernel2PbS_S_S_i'...
GPGPU-Sim PTX: Finding dominators for '_Z7Kernel2PbS_S_S_i'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z7Kernel2PbS_S_S_i'...
GPGPU-Sim PTX: Finding postdominators for '_Z7Kernel2PbS_S_S_i'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z7Kernel2PbS_S_S_i'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z7Kernel2PbS_S_S_i'...
GPGPU-Sim PTX: reconvergence points for _Z7Kernel2PbS_S_S_i...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x1f8 (_1.ptx:157) @%p1 bra $Lt_1_1794;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2a0 (_1.ptx:185) exit;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x230 (_1.ptx:164) @%p2 bra $Lt_1_1794;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2a0 (_1.ptx:185) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z7Kernel2PbS_S_S_i
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z7Kernel2PbS_S_S_i'.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file _1.ptx
Adding _cuobjdump_1.ptx with cubin handle 1
GPGPU-Sim PTX: extracting embedded .ptx to temporary file "_ptx_tyX04y"
Running: cat _ptx_tyX04y | sed 's/.version 1.5/.version 1.4/' | sed 's/, texmode_independent//' | sed 's/\(\.extern \.const\[1\] .b8 \w\+\)\[\]/\1\[1\]/' | sed 's/const\[.\]/const\[0\]/g' > _ptx2_Pzh33g
GPGPU-Sim PTX: generating ptxinfo using "$CUDA_INSTALL_PATH/bin/ptxas --gpu-name=sm_20 -v _ptx2_Pzh33g --output-file  /dev/null 2> _ptx_tyX04yinfo"
GPGPU-Sim PTX: Kernel '_Z7Kernel2PbS_S_S_i' : regs=12, lmem=0, smem=0, cmem=68
GPGPU-Sim PTX: Kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' : regs=15, lmem=0, smem=0, cmem=84
GPGPU-Sim PTX: removing ptxinfo using "rm -f _ptx_tyX04y _ptx2_Pzh33g _ptx_tyX04yinfo"
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: __cudaRegisterFunction _Z6KernelP4NodePiPbS2_S2_S1_i : hostFun 0x0x40169c, fat_cubin_handle = 1
Input file: ./data/graph32k500kedges_SV.txt
Reading File
Read File
Copied Everything to GPU memory

GPGPU-Sim PTX: cudaLaunch for 0x0x40169c (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (63,1,1) blockDim = (512,1,1) 
kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 3, limited by: threads
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,0)
GPGPU-Sim PTX: 100000 instructions simulated : ctaid=(22,0,0) tid=(447,0,0)
GPGPU-Sim uArch: cycles simulated: 500  inst.: 92000 (ipc=184.0) sim_rate=46000 (inst/sec) elapsed = 0:0:00:02 / Tue Apr 16 16:55:29 2019
GPGPU-Sim PTX: 200000 instructions simulated : ctaid=(26,0,0) tid=(415,0,0)
GPGPU-Sim uArch: cycles simulated: 1000  inst.: 240449 (ipc=240.4) sim_rate=80149 (inst/sec) elapsed = 0:0:00:03 / Tue Apr 16 16:55:30 2019
GPGPU-Sim PTX: 300000 instructions simulated : ctaid=(16,0,0) tid=(381,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (1275,0), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1276,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (1277,0), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1278,0)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (1285,0), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(1286,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (1291,0), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1292,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (1295,0), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (1295,0), 1 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(1296,0)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(1297,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (1297,0), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (1297,0), 1 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1298,0)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(1299,0)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (1301,0), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(1302,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (1303,0), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1304,0)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (1308,0), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (1308,0), 1 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(1309,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (1309,0), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(1310,0)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(1310,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (1315,0), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1316,0)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (1320,0), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (1320,0), 1 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(1321,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (1321,0), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (1321,0), 1 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1322,0)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(1322,0)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(1323,0)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (1326,0), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (1327,0), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (1327,0), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (1330,0), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (1332,0), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (1332,0), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #0 (1333,0), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (1334,0), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 8 finished CTA #1 (1336,0), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #0 (1339,0), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (1339,0), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (1340,0), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 10 finished CTA #0 (1345,0), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (1346,0), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 10 finished CTA #1 (1348,0), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (1351,0), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (1352,0), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 12 finished CTA #1 (1352,0), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (1354,0), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (1357,0), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (1358,0), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 13 finished CTA #1 (1360,0), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (1363,0), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (1363,0), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (1364,0), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 14 finished CTA #2 (1370,0), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim PTX: 400000 instructions simulated : ctaid=(55,0,0) tid=(89,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (1711,0), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #0 (1721,0), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 2 finished CTA #0 (1761,0), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #0 (1773,0), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (1791,0), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #0 (1798,0), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (1798,0), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 4 finished CTA #0 (1800,0), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (1807,0), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 5 finished CTA #0 (1812,0), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (1838,0), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (1844,0), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (1854,0), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (1865,0), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (1898,0), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 3 finished CTA #1 (1907,0), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 4 finished CTA #2 (1910,0), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 5 finished CTA #2 (1924,0), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: cycles simulated: 2500  inst.: 450037 (ipc=180.0) sim_rate=112509 (inst/sec) elapsed = 0:0:00:04 / Tue Apr 16 16:55:31 2019
GPGPU-Sim uArch: Shader 1 finished CTA #0 (8375,0), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: GPU detected kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' finished on shader 1.
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 1 
gpu_sim_cycle = 8376
gpu_sim_insn = 450436
gpu_ipc =      53.7770
gpu_tot_sim_cycle = 8376
gpu_tot_sim_insn = 450436
gpu_tot_ipc =      53.7770
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 298
gpu_stall_icnt2sh    = 167
gpu_total_sim_rate=112609

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 10218
	L1I_total_cache_misses = 962
	L1I_total_cache_miss_rate = 0.0941
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 6744
L1D_cache:
	L1D_cache_core[0]: Access = 96, Miss = 24, Miss_rate = 0.250, Pending_hits = 72, Reservation_fails = 0
	L1D_cache_core[1]: Access = 172, Miss = 63, Miss_rate = 0.366, Pending_hits = 48, Reservation_fails = 0
	L1D_cache_core[2]: Access = 80, Miss = 20, Miss_rate = 0.250, Pending_hits = 60, Reservation_fails = 0
	L1D_cache_core[3]: Access = 96, Miss = 24, Miss_rate = 0.250, Pending_hits = 72, Reservation_fails = 0
	L1D_cache_core[4]: Access = 96, Miss = 24, Miss_rate = 0.250, Pending_hits = 72, Reservation_fails = 0
	L1D_cache_core[5]: Access = 96, Miss = 24, Miss_rate = 0.250, Pending_hits = 72, Reservation_fails = 0
	L1D_cache_core[6]: Access = 64, Miss = 16, Miss_rate = 0.250, Pending_hits = 48, Reservation_fails = 0
	L1D_cache_core[7]: Access = 48, Miss = 12, Miss_rate = 0.250, Pending_hits = 36, Reservation_fails = 0
	L1D_cache_core[8]: Access = 48, Miss = 12, Miss_rate = 0.250, Pending_hits = 36, Reservation_fails = 0
	L1D_cache_core[9]: Access = 48, Miss = 12, Miss_rate = 0.250, Pending_hits = 36, Reservation_fails = 0
	L1D_cache_core[10]: Access = 48, Miss = 12, Miss_rate = 0.250, Pending_hits = 36, Reservation_fails = 0
	L1D_cache_core[11]: Access = 72, Miss = 18, Miss_rate = 0.250, Pending_hits = 54, Reservation_fails = 0
	L1D_cache_core[12]: Access = 48, Miss = 12, Miss_rate = 0.250, Pending_hits = 36, Reservation_fails = 0
	L1D_cache_core[13]: Access = 48, Miss = 12, Miss_rate = 0.250, Pending_hits = 36, Reservation_fails = 0
	L1D_cache_core[14]: Access = 48, Miss = 12, Miss_rate = 0.250, Pending_hits = 36, Reservation_fails = 0
	L1D_total_cache_accesses = 1108
	L1D_total_cache_misses = 297
	L1D_total_cache_miss_rate = 0.2681
	L1D_total_cache_pending_hits = 750
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.002
	L1D_cache_fill_port_util = 0.009
L1C_cache:
	L1C_total_cache_accesses = 2041
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.2352
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3411
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 60
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 750
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 267
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 1561
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3411
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 30
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 9256
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 962
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 6744
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
30, 30, 30, 30, 30, 30, 30, 30, 30, 30, 30, 30, 30, 30, 30, 30, 30, 30, 30, 30, 30, 30, 30, 30, 30, 30, 30, 30, 30, 30, 30, 30, 30, 30, 30, 30, 30, 30, 30, 30, 30, 30, 30, 30, 30, 30, 30, 30, 
gpgpu_n_tot_thrd_icount = 495040
gpgpu_n_tot_w_icount = 15470
gpgpu_n_stall_shd_mem = 3411
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 267
gpgpu_n_mem_write_global = 31
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 32077
gpgpu_n_store_insn = 31
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 64289
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3411
gpgpu_stall_shd_mem[c_mem][bk_conf] = 3411
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:6887	W0_Idle:22001	W0_Scoreboard:17280	W1:406	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:15064
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 2136 {8:267,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 1240 {40:31,}
traffic_breakdown_coretomem[INST_ACC_R] = 256 {8:32,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 36312 {136:267,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 248 {8:31,}
traffic_breakdown_memtocore[INST_ACC_R] = 4352 {136:32,}
maxmrqlatency = 22 
maxdqlatency = 0 
maxmflatency = 290 
averagemflatency = 264 
max_icnt2mem_latency = 36 
max_icnt2sh_latency = 8375 
mrq_lat_table:235 	12 	50 	26 	7 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	36 	277 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	334 	8 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	205 	76 	1 	0 	0 	0 	0 	1 	6 	22 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	9 	6 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         1         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       621         0       949       951      1119      1637      2751      5441         0      7547      8344         0         0         0      1899         0 
dram[1]:      1197         0       915       938      1029      1747      3924         0         0         0      3050         0         0         0         0         0 
dram[2]:         0         0       938       954      1066      1576         0      3521      7154         0         0         0         0         0         0         0 
dram[3]:         0         0       916       935      1668      1691         0      3118         0      6622         0      5835         0         0         0         0 
dram[4]:         0         0       943       963      1678      1701         0      2444      3856         0         0         0         0         0         0         0 
dram[5]:         0         0       925       919      1624      1750         0      7616         0         0      7950      3453         0         0         0         0 
average row accesses per activate:
dram[0]:  1.000000      -nan 14.000000 14.000000  8.000000 11.000000  4.000000  2.000000      -nan  2.000000  2.000000      -nan      -nan      -nan  1.000000      -nan 
dram[1]:  2.000000      -nan 14.000000 14.000000 10.000000  9.000000  4.000000      -nan      -nan      -nan  4.000000      -nan      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan 14.000000 14.000000  8.000000  6.000000      -nan  3.000000  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan 14.000000 16.000000 10.000000  6.000000      -nan  2.000000      -nan  2.000000      -nan  2.000000      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan 14.000000 16.000000 11.000000  7.000000      -nan  1.000000  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan 14.000000 16.000000 10.000000  9.000000      -nan  1.000000      -nan      -nan  2.000000  4.000000      -nan      -nan      -nan      -nan 
average row locality = 330/46 = 7.173913
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         3         0        14        14         8         9         3         1         0         1         1         0         0         0         1         0 
dram[1]:         2         0        14        14         9         8         3         0         0         0         2         0         0         0         0         0 
dram[2]:         0         0        14        14         7        10         0         2         1         0         0         0         0         0         0         0 
dram[3]:         0         0        14        16         8         6         0         2         0         1         0         1         0         0         0         0 
dram[4]:         0         0        14        16         9         7         0         1         1         0         0         0         0         0         0         0 
dram[5]:         0         0        14        16         8         8         0         1         0         0         1         2         0         0         0         0 
total reads: 301
min_bank_accesses = 0!
chip skew: 55/48 = 1.15
number of total write accesses:
dram[0]:         0         0         0         0         0         2         1         1         0         1         1         0         0         0         0         0 
dram[1]:         0         0         0         0         1         1         1         0         0         0         2         0         0         0         0         0 
dram[2]:         0         0         0         0         1         2         0         1         1         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         2         0         0         0         0         1         0         1         0         0         0         0 
dram[4]:         0         0         0         0         2         0         0         0         1         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         2         1         0         0         0         0         1         2         0         0         0         0 
total reads: 29
min_bank_accesses = 0!
chip skew: 6/3 = 2.00
average mf latency per bank:
dram[0]:       1314    none         263       268       264       211       193       126    none         126       126    none      none      none         268    none  
dram[1]:          0    none         264       269       237       233       193    none      none      none         124    none      none      none      none      none  
dram[2]:     none      none         263       272       228       221    none         171       126    none      none      none      none      none      none      none  
dram[3]:     none      none         263       280       206       274    none         263    none         126    none         126    none      none      none      none  
dram[4]:     none      none         261       268       225       275    none         268       126    none      none      none      none      none      none      none  
dram[5]:     none      none         262       265       207       238    none         268    none      none         126       124    none      none      none      none  
maximum mf latency per bank:
dram[0]:        283         0       271       290       272       268       268       252         0       252       252         0         0         0       268         0
dram[1]:          0         0       281       285       289       275       268         0         0         0       252         0         0         0         0         0
dram[2]:          0         0       277       282       271       283         0       268       252         0         0         0         0         0         0         0
dram[3]:          0         0       272       283       268       280         0       268         0       252         0       252         0         0         0         0
dram[4]:          0         0       271       287       276       282         0       268       252         0         0         0         0         0         0         0
dram[5]:          0         0       269       277       268       286         0       268         0         0       252       252         0         0         0         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=11056 n_nop=10926 n_act=12 n_pre=2 n_req=61 n_rd=110 n_write=6 bw_util=0.02098
n_activity=849 dram_eff=0.2733
bk0: 6a 10985i bk1: 0a 11055i bk2: 28a 10971i bk3: 28a 10913i bk4: 16a 11008i bk5: 18a 10976i bk6: 6a 11020i bk7: 2a 11032i bk8: 0a 11054i bk9: 2a 11031i bk10: 2a 11031i bk11: 0a 11054i bk12: 0a 11055i bk13: 0a 11055i bk14: 2a 11041i bk15: 0a 11057i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00868307
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=11056 n_nop=10940 n_act=7 n_pre=0 n_req=57 n_rd=104 n_write=5 bw_util=0.01972
n_activity=651 dram_eff=0.3349
bk0: 4a 11036i bk1: 0a 11057i bk2: 28a 10972i bk3: 28a 10928i bk4: 18a 10964i bk5: 16a 10995i bk6: 6a 11021i bk7: 0a 11056i bk8: 0a 11056i bk9: 0a 11056i bk10: 4a 11018i bk11: 0a 11054i bk12: 0a 11054i bk13: 0a 11055i bk14: 0a 11055i bk15: 0a 11057i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0119392
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents
MSHR: tag=0x80240c00, atomic=0 1 entries : 0x7f708b8b5020 :  mf: uid= 23551, sid01:w00, part=2, addr=0x80240c20, load , size=32, unknown  status = IN_PARTITION_DRAM (8373), 

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=11056 n_nop=10947 n_act=7 n_pre=1 n_req=53 n_rd=96 n_write=5 bw_util=0.01827
n_activity=588 dram_eff=0.3435
bk0: 0a 11057i bk1: 0a 11059i bk2: 28a 10977i bk3: 28a 10914i bk4: 14a 10995i bk5: 20a 10944i bk6: 0a 11055i bk7: 4a 11023i bk8: 2a 11030i bk9: 0a 11053i bk10: 0a 11053i bk11: 0a 11053i bk12: 0a 11053i bk13: 0a 11055i bk14: 0a 11056i bk15: 0a 11057i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.0144718
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=11056 n_nop=10949 n_act=7 n_pre=0 n_req=52 n_rd=96 n_write=4 bw_util=0.01809
n_activity=533 dram_eff=0.3752
bk0: 0a 11058i bk1: 0a 11059i bk2: 28a 10968i bk3: 32a 10889i bk4: 16a 10986i bk5: 12a 11005i bk6: 0a 11056i bk7: 4a 11036i bk8: 0a 11055i bk9: 2a 11032i bk10: 0a 11054i bk11: 2a 11032i bk12: 0a 11053i bk13: 0a 11054i bk14: 0a 11054i bk15: 0a 11055i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.0170948
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=11056 n_nop=10951 n_act=6 n_pre=0 n_req=51 n_rd=96 n_write=3 bw_util=0.01791
n_activity=522 dram_eff=0.3793
bk0: 0a 11058i bk1: 0a 11059i bk2: 28a 10981i bk3: 32a 10923i bk4: 18a 10982i bk5: 14a 11003i bk6: 0a 11055i bk7: 2a 11040i bk8: 2a 11032i bk9: 0a 11053i bk10: 0a 11054i bk11: 0a 11055i bk12: 0a 11055i bk13: 0a 11055i bk14: 0a 11055i bk15: 0a 11055i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0136577
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=11056 n_nop=10943 n_act=7 n_pre=0 n_req=56 n_rd=100 n_write=6 bw_util=0.01918
n_activity=622 dram_eff=0.3408
bk0: 0a 11057i bk1: 0a 11060i bk2: 28a 10978i bk3: 32a 10911i bk4: 16a 10985i bk5: 16a 10993i bk6: 0a 11054i bk7: 2a 11038i bk8: 0a 11053i bk9: 0a 11054i bk10: 2a 11033i bk11: 4a 11018i bk12: 0a 11054i bk13: 0a 11055i bk14: 0a 11056i bk15: 0a 11056i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00832127

========= L2 cache stats =========
L2_cache_bank[0]: Access = 58, Miss = 30, Miss_rate = 0.517, Pending_hits = 6, Reservation_fails = 227
L2_cache_bank[1]: Access = 25, Miss = 25, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 44, Miss = 30, Miss_rate = 0.682, Pending_hits = 3, Reservation_fails = 114
L2_cache_bank[3]: Access = 22, Miss = 22, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 22, Miss = 22, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 26, Miss = 26, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 22, Miss = 22, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 27, Miss = 26, Miss_rate = 0.963, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 25, Miss = 24, Miss_rate = 0.960, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 24, Miss = 24, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 23, Miss = 23, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 27, Miss = 27, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 345
L2_total_cache_misses = 301
L2_total_cache_miss_rate = 0.8725
L2_total_cache_pending_hits = 9
L2_total_cache_reservation_fails = 341
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 267
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 111
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 2
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 29
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 22
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 4
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 230
L2_cache_data_port_util = 0.001
L2_cache_fill_port_util = 0.012

icnt_total_pkts_mem_to_simt=1571
icnt_total_pkts_simt_to_mem=376
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 9.74928
	minimum = 6
	maximum = 34
Network latency average = 9.22899
	minimum = 6
	maximum = 34
Slowest packet = 14
Flit latency average = 7.80072
	minimum = 6
	maximum = 34
Slowest flit = 14
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00305105
	minimum = 0.00179083 (at node 7)
	maximum = 0.00823782 (at node 1)
Accepted packet rate average = 0.00305105
	minimum = 0.00179083 (at node 7)
	maximum = 0.00823782 (at node 1)
Injected flit rate average = 0.00860925
	minimum = 0.00179083 (at node 7)
	maximum = 0.030086 (at node 15)
Accepted flit rate average= 0.00860925
	minimum = 0.00274594 (at node 18)
	maximum = 0.0261461 (at node 1)
Injected packet length average = 2.82174
Accepted packet length average = 2.82174
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 9.74928 (1 samples)
	minimum = 6 (1 samples)
	maximum = 34 (1 samples)
Network latency average = 9.22899 (1 samples)
	minimum = 6 (1 samples)
	maximum = 34 (1 samples)
Flit latency average = 7.80072 (1 samples)
	minimum = 6 (1 samples)
	maximum = 34 (1 samples)
Fragmentation average = 0 (1 samples)
	minimum = 0 (1 samples)
	maximum = 0 (1 samples)
Injected packet rate average = 0.00305105 (1 samples)
	minimum = 0.00179083 (1 samples)
	maximum = 0.00823782 (1 samples)
Accepted packet rate average = 0.00305105 (1 samples)
	minimum = 0.00179083 (1 samples)
	maximum = 0.00823782 (1 samples)
Injected flit rate average = 0.00860925 (1 samples)
	minimum = 0.00179083 (1 samples)
	maximum = 0.030086 (1 samples)
Accepted flit rate average = 0.00860925 (1 samples)
	minimum = 0.00274594 (1 samples)
	maximum = 0.0261461 (1 samples)
Injected packet size average = 2.82174 (1 samples)
Accepted packet size average = 2.82174 (1 samples)
Hops average = 1 (1 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 4 sec (4 sec)
gpgpu_simulation_rate = 112609 (inst/sec)
gpgpu_simulation_rate = 2094 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x4017d8 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (63,1,1) blockDim = (512,1,1) 
kernel '_Z7Kernel2PbS_S_S_i' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 12 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 3, limited by: threads
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,8376)
GPGPU-Sim uArch: Shader 13 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,8376)
GPGPU-Sim uArch: Shader 14 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,8376)
GPGPU-Sim uArch: Shader 0 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,8376)
GPGPU-Sim uArch: Shader 1 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,8376)
GPGPU-Sim uArch: Shader 2 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,8376)
GPGPU-Sim uArch: Shader 3 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,8376)
GPGPU-Sim uArch: Shader 4 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,8376)
GPGPU-Sim uArch: Shader 5 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,8376)
GPGPU-Sim uArch: Shader 6 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,8376)
GPGPU-Sim uArch: Shader 7 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,8376)
GPGPU-Sim uArch: Shader 8 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,8376)
GPGPU-Sim uArch: Shader 9 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,8376)
GPGPU-Sim uArch: Shader 10 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,8376)
GPGPU-Sim uArch: Shader 11 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,8376)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,8376)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,8376)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,8376)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,8376)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,8376)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,8376)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,8376)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,8376)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,8376)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,8376)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,8376)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,8376)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,8376)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,8376)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,8376)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,8376)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,8376)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,8376)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,8376)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,8376)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,8376)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,8376)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,8376)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,8376)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,8376)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,8376)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,8376)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,8376)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,8376)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,8376)
GPGPU-Sim PTX: 500000 instructions simulated : ctaid=(22,0,0) tid=(9,0,0)
GPGPU-Sim PTX: 600000 instructions simulated : ctaid=(9,0,0) tid=(457,0,0)
GPGPU-Sim PTX: 700000 instructions simulated : ctaid=(4,0,0) tid=(457,0,0)
GPGPU-Sim uArch: cycles simulated: 8876  inst.: 638628 (ipc=376.4) sim_rate=127725 (inst/sec) elapsed = 0:0:00:05 / Tue Apr 16 16:55:32 2019
GPGPU-Sim PTX: 800000 instructions simulated : ctaid=(32,0,0) tid=(463,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (954,8376), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(955,8376)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (960,8376), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(961,8376)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (967,8376), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(968,8376)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (972,8376), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(973,8376)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (976,8376), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(977,8376)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (977,8376), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(978,8376)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (979,8376), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(980,8376)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (984,8376), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(985,8376)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (985,8376), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(986,8376)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (991,8376), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(992,8376)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (993,8376), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(994,8376)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (996,8376), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(997,8376)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (997,8376), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(998,8376)
GPGPU-Sim uArch: cycles simulated: 9376  inst.: 771727 (ipc=321.3) sim_rate=128621 (inst/sec) elapsed = 0:0:00:06 / Tue Apr 16 16:55:33 2019
GPGPU-Sim uArch: Shader 2 finished CTA #0 (1002,8376), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (1002,8376), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (1002,8376), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1003,8376)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(1003,8376)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(1004,8376)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (1008,8376), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (1008,8376), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1009,8376)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(1009,8376)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (1014,8376), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #0 (1014,8376), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (1017,8376), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (1020,8376), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #0 (1020,8376), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (1021,8376), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 2 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 3 finished CTA #1 (1025,8376), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (1025,8376), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (1026,8376), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (1026,8376), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (1027,8376), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 2 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 12 finished CTA #1 (1028,8376), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (1033,8376), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 2 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 2 finished CTA #2 (1035,8376), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (1035,8376), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (1039,8376), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 2 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 14 finished CTA #0 (1045,8376), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (1048,8376), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (1052,8376), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 2 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim PTX: 900000 instructions simulated : ctaid=(50,0,0) tid=(180,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (1183,8376), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #0 (1199,8376), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (1201,8376), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (1203,8376), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #0 (1204,8376), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (1207,8376), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (1208,8376), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #0 (1212,8376), 2 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #2 (1404,8376), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (1406,8376), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (1408,8376), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 2 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 3 finished CTA #0 (1413,8376), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 2 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 8 finished CTA #1 (1416,8376), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (1422,8376), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (1429,8376), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (1433,8376), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #0 (1453,8376), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (1456,8376), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (1460,8376), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 2 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 9 finished CTA #1 (1467,8376), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 2 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 1 finished CTA #1 (1483,8376), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 2 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 7 finished CTA #0 (1495,8376), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 2 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 13 finished CTA #2 (1501,8376), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 2 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 2 finished CTA #1 (1511,8376), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 2 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 5 finished CTA #1 (1537,8376), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 2 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 8 finished CTA #2 (1549,8376), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 2 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: GPU detected kernel '_Z7Kernel2PbS_S_S_i' finished on shader 8.
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 2 
gpu_sim_cycle = 1550
gpu_sim_insn = 450228
gpu_ipc =     290.4697
gpu_tot_sim_cycle = 9926
gpu_tot_sim_insn = 900664
gpu_tot_ipc =      90.7379
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 412
gpu_stall_icnt2sh    = 621
gpu_total_sim_rate=150110

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 20293
	L1I_total_cache_misses = 1922
	L1I_total_cache_miss_rate = 0.0947
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 11368
L1D_cache:
	L1D_cache_core[0]: Access = 164, Miss = 43, Miss_rate = 0.262, Pending_hits = 120, Reservation_fails = 0
	L1D_cache_core[1]: Access = 256, Miss = 85, Miss_rate = 0.332, Pending_hits = 108, Reservation_fails = 0
	L1D_cache_core[2]: Access = 160, Miss = 40, Miss_rate = 0.250, Pending_hits = 120, Reservation_fails = 0
	L1D_cache_core[3]: Access = 160, Miss = 40, Miss_rate = 0.250, Pending_hits = 120, Reservation_fails = 0
	L1D_cache_core[4]: Access = 144, Miss = 36, Miss_rate = 0.250, Pending_hits = 108, Reservation_fails = 0
	L1D_cache_core[5]: Access = 184, Miss = 50, Miss_rate = 0.272, Pending_hits = 132, Reservation_fails = 0
	L1D_cache_core[6]: Access = 112, Miss = 28, Miss_rate = 0.250, Pending_hits = 84, Reservation_fails = 0
	L1D_cache_core[7]: Access = 136, Miss = 38, Miss_rate = 0.279, Pending_hits = 96, Reservation_fails = 0
	L1D_cache_core[8]: Access = 144, Miss = 45, Miss_rate = 0.312, Pending_hits = 96, Reservation_fails = 0
	L1D_cache_core[9]: Access = 140, Miss = 41, Miss_rate = 0.293, Pending_hits = 96, Reservation_fails = 0
	L1D_cache_core[10]: Access = 96, Miss = 24, Miss_rate = 0.250, Pending_hits = 72, Reservation_fails = 0
	L1D_cache_core[11]: Access = 148, Miss = 39, Miss_rate = 0.264, Pending_hits = 108, Reservation_fails = 0
	L1D_cache_core[12]: Access = 96, Miss = 24, Miss_rate = 0.250, Pending_hits = 72, Reservation_fails = 0
	L1D_cache_core[13]: Access = 132, Miss = 35, Miss_rate = 0.265, Pending_hits = 96, Reservation_fails = 0
	L1D_cache_core[14]: Access = 96, Miss = 24, Miss_rate = 0.250, Pending_hits = 72, Reservation_fails = 0
	L1D_total_cache_accesses = 2168
	L1D_total_cache_misses = 592
	L1D_total_cache_miss_rate = 0.2731
	L1D_total_cache_pending_hits = 1500
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.001
	L1D_cache_fill_port_util = 0.010
L1C_cache:
	L1C_total_cache_accesses = 4094
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.1172
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3411
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 60
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1500
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 517
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 3614
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3411
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 16
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 75
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 18371
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 1922
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 11368
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 58, 45, 45, 45, 45, 45, 45, 60, 60, 60, 60, 60, 60, 60, 60, 60, 60, 60, 60, 60, 60, 60, 60, 
gpgpu_n_tot_thrd_icount = 983328
gpgpu_n_tot_w_icount = 30729
gpgpu_n_stall_shd_mem = 3411
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 517
gpgpu_n_mem_write_global = 91
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 64077
gpgpu_n_store_insn = 91
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 128590
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3411
gpgpu_stall_shd_mem[c_mem][bk_conf] = 3411
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:7383	W0_Idle:32712	W0_Scoreboard:30836	W1:601	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:30128
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 4136 {8:517,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 3640 {40:91,}
traffic_breakdown_coretomem[INST_ACC_R] = 496 {8:62,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 70312 {136:517,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 728 {8:91,}
traffic_breakdown_memtocore[INST_ACC_R] = 8432 {136:62,}
maxmrqlatency = 64 
maxdqlatency = 0 
maxmflatency = 344 
averagemflatency = 259 
max_icnt2mem_latency = 36 
max_icnt2sh_latency = 9925 
mrq_lat_table:356 	33 	81 	50 	24 	28 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	107 	516 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	661 	19 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	315 	192 	25 	0 	0 	0 	0 	1 	6 	22 	62 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	11 	7 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         1         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       621         0       949       951      1119      1637      2751      5441         0      7547      8344         0         0         0      1899         0 
dram[1]:      1197         0       915       938      1029      1747      3924         0         0         0      3050         0         0         0         0         0 
dram[2]:       385         0       938       954      1066      1576         0      3521      7154         0         0         0         0      1163         0         0 
dram[3]:         0         0       916       935      1668      1691         0      3118         0      6622         0      5835         0         0         0         0 
dram[4]:         0         0       943       963      1678      1701         0      2444      3856         0         0         0         0         0         0         0 
dram[5]:         0         0       925       919      1624      1750         0      7616         0         0      7950      3453         0         0         0         0 
average row accesses per activate:
dram[0]:  1.000000      -nan 14.000000 14.000000 28.000000 31.000000  4.000000  2.000000      -nan  2.000000  2.000000      -nan      -nan      -nan  1.000000      -nan 
dram[1]:  2.000000      -nan 14.000000 14.000000 29.000000 28.000000  4.000000      -nan      -nan      -nan  4.000000      -nan      -nan      -nan      -nan      -nan 
dram[2]:  2.000000      -nan 14.000000 14.000000 29.000000 15.000000      -nan  3.000000  2.000000      -nan      -nan      -nan      -nan  5.000000      -nan      -nan 
dram[3]:      -nan      -nan 14.000000 16.000000 30.000000 26.000000      -nan  2.000000      -nan  2.000000      -nan  2.000000      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan 14.000000 16.000000 31.000000 27.000000      -nan  1.000000  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan 14.000000 16.000000 30.000000 28.000000      -nan  1.000000      -nan      -nan  2.000000  4.000000      -nan      -nan      -nan      -nan 
average row locality = 573/48 = 11.937500
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         3         0        14        14        28        29         3         1         0         1         1         0         0         0         1         0 
dram[1]:         2         0        14        14        28        27         3         0         0         0         2         0         0         0         0         0 
dram[2]:         2         0        14        14        28        28         0         2         1         0         0         0         0         1         0         0 
dram[3]:         0         0        14        16        28        26         0         2         0         1         0         1         0         0         0         0 
dram[4]:         0         0        14        16        29        27         0         1         1         0         0         0         0         0         0         0 
dram[5]:         0         0        14        16        28        27         0         1         0         0         1         2         0         0         0         0 
total reads: 540
min_bank_accesses = 0!
chip skew: 95/88 = 1.08
number of total write accesses:
dram[0]:         0         0         0         0         0         2         1         1         0         1         1         0         0         0         0         0 
dram[1]:         0         0         0         0         1         1         1         0         0         0         2         0         0         0         0         0 
dram[2]:         0         0         0         0         1         2         0         1         1         0         0         0         0         4         0         0 
dram[3]:         0         0         0         0         2         0         0         0         0         1         0         1         0         0         0         0 
dram[4]:         0         0         0         0         2         0         0         0         1         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         2         1         0         0         0         0         1         2         0         0         0         0 
total reads: 33
min_bank_accesses = 0!
chip skew: 9/3 = 3.00
average mf latency per bank:
dram[0]:       1314    none         274       278       281       276       228       126    none         126       126    none      none      none         268    none  
dram[1]:          0    none         275       269       273       289       263    none      none      none         124    none      none      none      none      none  
dram[2]:          0    none         263       282       275       287    none         218       126    none      none      none      none         611    none      none  
dram[3]:     none      none         263       290       277       293    none         494    none         126    none         126    none      none      none      none  
dram[4]:     none      none         261       287       282       293    none         408       126    none      none      none      none      none      none      none  
dram[5]:     none      none         262       276       273       299    none         419    none      none         126       124    none      none      none      none  
maximum mf latency per bank:
dram[0]:        283         0       271       290       310       312       268       252         0       252       252         0         0         0       268         0
dram[1]:          0         0       281       285       289       328       268         0         0         0       252         0         0         0         0         0
dram[2]:          0         0       277       282       292       326         0       268       252         0         0         0         0       263         0         0
dram[3]:          0         0       272       283       298       344         0       268         0       252         0       252         0         0         0         0
dram[4]:          0         0       271       287       289       334         0       268       252         0         0         0         0         0         0         0
dram[5]:          0         0       269       277       316       338         0       268         0         0       252       252         0         0         0         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=13101 n_nop=12891 n_act=12 n_pre=2 n_req=101 n_rd=190 n_write=6 bw_util=0.02992
n_activity=1138 dram_eff=0.3445
bk0: 6a 13030i bk1: 0a 13100i bk2: 28a 13016i bk3: 28a 12958i bk4: 56a 12940i bk5: 58a 12821i bk6: 6a 13065i bk7: 2a 13077i bk8: 0a 13099i bk9: 2a 13076i bk10: 2a 13076i bk11: 0a 13099i bk12: 0a 13100i bk13: 0a 13100i bk14: 2a 13086i bk15: 0a 13102i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.0248073
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=13101 n_nop=12909 n_act=7 n_pre=0 n_req=95 n_rd=180 n_write=5 bw_util=0.02824
n_activity=930 dram_eff=0.3978
bk0: 4a 13081i bk1: 0a 13102i bk2: 28a 13017i bk3: 28a 12973i bk4: 56a 12904i bk5: 54a 12857i bk6: 6a 13066i bk7: 0a 13101i bk8: 0a 13101i bk9: 0a 13101i bk10: 4a 13063i bk11: 0a 13099i bk12: 0a 13099i bk13: 0a 13100i bk14: 0a 13100i bk15: 0a 13102i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.0326693
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=13101 n_nop=12902 n_act=9 n_pre=1 n_req=99 n_rd=180 n_write=9 bw_util=0.02885
n_activity=1002 dram_eff=0.3772
bk0: 4a 13082i bk1: 0a 13103i bk2: 28a 13022i bk3: 28a 12959i bk4: 56a 12922i bk5: 56a 12808i bk6: 0a 13100i bk7: 4a 13068i bk8: 2a 13075i bk9: 0a 13098i bk10: 0a 13098i bk11: 0a 13098i bk12: 0a 13099i bk13: 2a 13060i bk14: 0a 13100i bk15: 0a 13101i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0580872
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=13101 n_nop=12914 n_act=7 n_pre=0 n_req=92 n_rd=176 n_write=4 bw_util=0.02748
n_activity=840 dram_eff=0.4286
bk0: 0a 13103i bk1: 0a 13104i bk2: 28a 13013i bk3: 32a 12934i bk4: 56a 12929i bk5: 52a 12862i bk6: 0a 13101i bk7: 4a 13081i bk8: 0a 13100i bk9: 2a 13077i bk10: 0a 13099i bk11: 2a 13077i bk12: 0a 13098i bk13: 0a 13099i bk14: 0a 13099i bk15: 0a 13100i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.0570949
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=13101 n_nop=12916 n_act=6 n_pre=0 n_req=91 n_rd=176 n_write=3 bw_util=0.02733
n_activity=802 dram_eff=0.4464
bk0: 0a 13103i bk1: 0a 13104i bk2: 28a 13026i bk3: 32a 12968i bk4: 58a 12905i bk5: 54a 12838i bk6: 0a 13100i bk7: 2a 13085i bk8: 2a 13077i bk9: 0a 13098i bk10: 0a 13099i bk11: 0a 13100i bk12: 0a 13100i bk13: 0a 13100i bk14: 0a 13100i bk15: 0a 13100i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0595374
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=13101 n_nop=12910 n_act=7 n_pre=0 n_req=95 n_rd=178 n_write=6 bw_util=0.02809
n_activity=933 dram_eff=0.3944
bk0: 0a 13102i bk1: 0a 13105i bk2: 28a 13023i bk3: 32a 12956i bk4: 56a 12920i bk5: 54a 12854i bk6: 0a 13099i bk7: 2a 13083i bk8: 0a 13098i bk9: 0a 13099i bk10: 2a 13078i bk11: 4a 13063i bk12: 0a 13099i bk13: 0a 13100i bk14: 0a 13101i bk15: 0a 13101i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.047401

========= L2 cache stats =========
L2_cache_bank[0]: Access = 81, Miss = 50, Miss_rate = 0.617, Pending_hits = 6, Reservation_fails = 227
L2_cache_bank[1]: Access = 51, Miss = 45, Miss_rate = 0.882, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 69, Miss = 49, Miss_rate = 0.710, Pending_hits = 3, Reservation_fails = 114
L2_cache_bank[3]: Access = 44, Miss = 41, Miss_rate = 0.932, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 76, Miss = 45, Miss_rate = 0.592, Pending_hits = 6, Reservation_fails = 179
L2_cache_bank[5]: Access = 66, Miss = 45, Miss_rate = 0.682, Pending_hits = 3, Reservation_fails = 100
L2_cache_bank[6]: Access = 48, Miss = 42, Miss_rate = 0.875, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 51, Miss = 46, Miss_rate = 0.902, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 51, Miss = 44, Miss_rate = 0.863, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 48, Miss = 44, Miss_rate = 0.917, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 47, Miss = 43, Miss_rate = 0.915, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 53, Miss = 46, Miss_rate = 0.868, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 685
L2_total_cache_misses = 540
L2_total_cache_miss_rate = 0.7883
L2_total_cache_pending_hits = 18
L2_total_cache_reservation_fails = 620
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 14
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 503
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 111
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 58
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 30
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 100
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 44
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 12
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 409
L2_cache_data_port_util = 0.003
L2_cache_fill_port_util = 0.018

icnt_total_pkts_mem_to_simt=3031
icnt_total_pkts_simt_to_mem=776
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 11.8176
	minimum = 6
	maximum = 39
Network latency average = 10.625
	minimum = 6
	maximum = 38
Slowest packet = 971
Flit latency average = 9.78065
	minimum = 6
	maximum = 34
Slowest flit = 2484
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0162485
	minimum = 0.00903226 (at node 4)
	maximum = 0.0348387 (at node 19)
Accepted packet rate average = 0.0162485
	minimum = 0.00903226 (at node 4)
	maximum = 0.0348387 (at node 19)
Injected flit rate average = 0.0444444
	minimum = 0.00903226 (at node 4)
	maximum = 0.169032 (at node 19)
Accepted flit rate average= 0.0444444
	minimum = 0.0154839 (at node 18)
	maximum = 0.0812903 (at node 8)
Injected packet length average = 2.73529
Accepted packet length average = 2.73529
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 10.7835 (2 samples)
	minimum = 6 (2 samples)
	maximum = 36.5 (2 samples)
Network latency average = 9.92699 (2 samples)
	minimum = 6 (2 samples)
	maximum = 36 (2 samples)
Flit latency average = 8.79068 (2 samples)
	minimum = 6 (2 samples)
	maximum = 34 (2 samples)
Fragmentation average = 0 (2 samples)
	minimum = 0 (2 samples)
	maximum = 0 (2 samples)
Injected packet rate average = 0.00964978 (2 samples)
	minimum = 0.00541154 (2 samples)
	maximum = 0.0215383 (2 samples)
Accepted packet rate average = 0.00964978 (2 samples)
	minimum = 0.00541154 (2 samples)
	maximum = 0.0215383 (2 samples)
Injected flit rate average = 0.0265268 (2 samples)
	minimum = 0.00541154 (2 samples)
	maximum = 0.0995591 (2 samples)
Accepted flit rate average = 0.0265268 (2 samples)
	minimum = 0.00911491 (2 samples)
	maximum = 0.0537182 (2 samples)
Injected packet size average = 2.74896 (2 samples)
Accepted packet size average = 2.74896 (2 samples)
Hops average = 1 (2 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 6 sec (6 sec)
gpgpu_simulation_rate = 150110 (inst/sec)
gpgpu_simulation_rate = 1654 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x40169c (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (63,1,1) blockDim = (512,1,1) 
kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 12 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 3, limited by: threads
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,9926)
GPGPU-Sim uArch: Shader 13 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,9926)
GPGPU-Sim uArch: Shader 14 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,9926)
GPGPU-Sim uArch: Shader 0 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,9926)
GPGPU-Sim uArch: Shader 1 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,9926)
GPGPU-Sim uArch: Shader 2 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,9926)
GPGPU-Sim uArch: Shader 3 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,9926)
GPGPU-Sim uArch: Shader 4 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,9926)
GPGPU-Sim uArch: Shader 5 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,9926)
GPGPU-Sim uArch: Shader 6 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,9926)
GPGPU-Sim uArch: Shader 7 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,9926)
GPGPU-Sim uArch: Shader 8 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,9926)
GPGPU-Sim uArch: Shader 9 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,9926)
GPGPU-Sim uArch: Shader 10 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,9926)
GPGPU-Sim uArch: Shader 11 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,9926)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,9926)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,9926)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,9926)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,9926)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,9926)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,9926)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,9926)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,9926)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,9926)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,9926)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,9926)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,9926)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,9926)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,9926)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,9926)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,9926)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,9926)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,9926)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,9926)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,9926)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,9926)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,9926)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,9926)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,9926)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,9926)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,9926)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,9926)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,9926)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,9926)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,9926)
GPGPU-Sim PTX: 1000000 instructions simulated : ctaid=(44,0,0) tid=(422,0,0)
GPGPU-Sim PTX: 1100000 instructions simulated : ctaid=(24,0,0) tid=(486,0,0)
GPGPU-Sim PTX: 1200000 instructions simulated : ctaid=(40,0,0) tid=(102,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (389,9926), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(390,9926)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (395,9926), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(396,9926)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (396,9926), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(397,9926)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (398,9926), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(399,9926)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (400,9926), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(401,9926)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (404,9926), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(405,9926)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (408,9926), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(409,9926)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (414,9926), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(415,9926)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (423,9926), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(424,9926)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (425,9926), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(426,9926)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (429,9926), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (429,9926), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(430,9926)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(430,9926)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (430,9926), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(431,9926)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (436,9926), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(437,9926)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (440,9926), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(441,9926)
GPGPU-Sim PTX: 1300000 instructions simulated : ctaid=(47,0,0) tid=(210,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (443,9926), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(444,9926)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (446,9926), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(447,9926)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (448,9926), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (448,9926), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(449,9926)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (454,9926), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (459,9926), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (465,9926), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (467,9926), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 10426  inst.: 1255524 (ipc=709.7) sim_rate=156940 (inst/sec) elapsed = 0:0:00:08 / Tue Apr 16 16:55:35 2019
GPGPU-Sim uArch: Shader 4 finished CTA #2 (541,9926), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (542,9926), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #2 (543,9926), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (544,9926), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (547,9926), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (551,9926), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (552,9926), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (554,9926), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (554,9926), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (560,9926), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (562,9926), 2 CTAs running
GPGPU-Sim PTX: 1400000 instructions simulated : ctaid=(53,0,0) tid=(318,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (585,9926), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (591,9926), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (592,9926), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (731,9926), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #0 (734,9926), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 6 finished CTA #0 (736,9926), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 14 finished CTA #0 (739,9926), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 9 finished CTA #1 (744,9926), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #0 (745,9926), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 8 finished CTA #1 (748,9926), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #1 (752,9926), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (752,9926), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (753,9926), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (783,9926), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (811,9926), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (848,9926), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (849,9926), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: cycles simulated: 11926  inst.: 1350822 (ipc=225.1) sim_rate=150091 (inst/sec) elapsed = 0:0:00:09 / Tue Apr 16 16:55:36 2019
GPGPU-Sim uArch: cycles simulated: 15926  inst.: 1355099 (ipc=75.7) sim_rate=135509 (inst/sec) elapsed = 0:0:00:10 / Tue Apr 16 16:55:37 2019
GPGPU-Sim uArch: Shader 1 finished CTA #0 (6608,9926), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 11 finished CTA #0 (6962,9926), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #0 (7104,9926), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 0 finished CTA #1 (7179,9926), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (7260,9926), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 11 finished CTA #2 (7506,9926), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 0 finished CTA #0 (7584,9926), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 13 finished CTA #0 (7663,9926), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 10 finished CTA #0 (7717,9926), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 8 finished CTA #0 (7720,9926), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 5 finished CTA #0 (7728,9926), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 3 finished CTA #0 (7837,9926), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: GPU detected kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' finished on shader 3.
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 3 
gpu_sim_cycle = 7838
gpu_sim_insn = 456218
gpu_ipc =      58.2059
gpu_tot_sim_cycle = 17764
gpu_tot_sim_insn = 1356882
gpu_tot_ipc =      76.3838
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 412
gpu_stall_icnt2sh    = 868
gpu_total_sim_rate=135688

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 32796
	L1I_total_cache_misses = 1949
	L1I_total_cache_miss_rate = 0.0594
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 11368
L1D_cache:
	L1D_cache_core[0]: Access = 458, Miss = 155, Miss_rate = 0.338, Pending_hits = 156, Reservation_fails = 0
	L1D_cache_core[1]: Access = 435, Miss = 149, Miss_rate = 0.343, Pending_hits = 156, Reservation_fails = 0
	L1D_cache_core[2]: Access = 224, Miss = 56, Miss_rate = 0.250, Pending_hits = 168, Reservation_fails = 0
	L1D_cache_core[3]: Access = 564, Miss = 207, Miss_rate = 0.367, Pending_hits = 181, Reservation_fails = 47
	L1D_cache_core[4]: Access = 208, Miss = 52, Miss_rate = 0.250, Pending_hits = 156, Reservation_fails = 0
	L1D_cache_core[5]: Access = 370, Miss = 118, Miss_rate = 0.319, Pending_hits = 180, Reservation_fails = 0
	L1D_cache_core[6]: Access = 176, Miss = 44, Miss_rate = 0.250, Pending_hits = 132, Reservation_fails = 0
	L1D_cache_core[7]: Access = 322, Miss = 106, Miss_rate = 0.329, Pending_hits = 144, Reservation_fails = 0
	L1D_cache_core[8]: Access = 323, Miss = 112, Miss_rate = 0.347, Pending_hits = 144, Reservation_fails = 0
	L1D_cache_core[9]: Access = 427, Miss = 153, Miss_rate = 0.358, Pending_hits = 144, Reservation_fails = 0
	L1D_cache_core[10]: Access = 283, Miss = 93, Miss_rate = 0.329, Pending_hits = 126, Reservation_fails = 0
	L1D_cache_core[11]: Access = 442, Miss = 154, Miss_rate = 0.348, Pending_hits = 156, Reservation_fails = 0
	L1D_cache_core[12]: Access = 176, Miss = 44, Miss_rate = 0.250, Pending_hits = 132, Reservation_fails = 0
	L1D_cache_core[13]: Access = 318, Miss = 105, Miss_rate = 0.330, Pending_hits = 144, Reservation_fails = 0
	L1D_cache_core[14]: Access = 160, Miss = 40, Miss_rate = 0.250, Pending_hits = 120, Reservation_fails = 0
	L1D_total_cache_accesses = 4886
	L1D_total_cache_misses = 1588
	L1D_total_cache_miss_rate = 0.3250
	L1D_total_cache_pending_hits = 2239
	L1D_total_cache_reservation_fails = 47
	L1D_cache_data_port_util = 0.008
	L1D_cache_fill_port_util = 0.008
L1C_cache:
	L1C_total_cache_accesses = 6625
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0725
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3411
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1021
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 2239
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1042
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 47
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 6145
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3411
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 38
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 546
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 30847
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 1949
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 11368
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
75, 75, 533, 75, 75, 75, 75, 75, 75, 75, 75, 75, 75, 75, 75, 75, 60, 60, 60, 60, 60, 60, 60, 60, 60, 479, 60, 60, 60, 60, 60, 60, 75, 75, 75, 75, 75, 75, 75, 75, 75, 75, 75, 75, 75, 75, 75, 75, 
gpgpu_n_tot_thrd_icount = 1671904
gpgpu_n_tot_w_icount = 52247
gpgpu_n_stall_shd_mem = 3458
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1042
gpgpu_n_mem_write_global = 584
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 97302
gpgpu_n_store_insn = 584
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 193369
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3411
gpgpu_stall_shd_mem[c_mem][bk_conf] = 3411
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 47
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:7919	W0_Idle:88095	W0_Scoreboard:110489	W1:7055	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:45192
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 8336 {8:1042,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 23360 {40:584,}
traffic_breakdown_coretomem[INST_ACC_R] = 640 {8:80,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 141712 {136:1042,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 4672 {8:584,}
traffic_breakdown_memtocore[INST_ACC_R] = 10880 {136:80,}
maxmrqlatency = 64 
maxdqlatency = 0 
maxmflatency = 344 
averagemflatency = 215 
max_icnt2mem_latency = 36 
max_icnt2sh_latency = 17763 
mrq_lat_table:904 	39 	102 	75 	27 	28 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	922 	719 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	1687 	29 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	690 	341 	26 	0 	0 	0 	0 	1 	6 	22 	464 	91 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	26 	8 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         4         0         1         0         4         0         0         0         0         0 
dram[2]:         0         0        14         0         0        29         0         3         8         0         1         0         1         0         0         0 
dram[3]:         0         0         0         0         0         0         0         2         0         0         0         0         0         1         0         0 
dram[4]:         0         0        14         0         0         0         0         0         0         2         0         1         0         0         0         0 
dram[5]:         0         0        14         0         0        28         0         0         1         0         2         0         0         0         0         0 
maximum service time to same row:
dram[0]:       621         0       949       951      1119      1637      2751      5441      2034      7547      8344      2482      3082      6160      1899      1175 
dram[1]:      1197      1132       915       938      1029      1747      3924      2096      1497      2282      3050      3210      2366       884         0      1176 
dram[2]:       385      5021       938       954      1066      2872      2182      3521      7154      2438      1207      2094      6474      1163         0      1126 
dram[3]:         0         0       916       935      1668      1691      1607      3118      2431      6622      2760      5835         0      5495         0         0 
dram[4]:      1156      1124       943       963      1678      1701      1554      2444      3856      1841      2116      1176      6199       854         0         0 
dram[5]:         0         0       925       919      1624      1757      1265      7616       887      2425      7950      3453      3575      6493         0      1179 
average row accesses per activate:
dram[0]:  1.000000      -nan 14.000000 14.000000 32.000000 32.000000 20.000000 15.000000 18.000000 18.000000 23.000000  6.000000  2.000000  2.000000  1.000000  1.000000 
dram[1]:  2.000000  1.000000 14.000000 14.000000 31.000000 31.000000  7.666667 16.000000  9.500000 16.000000  5.666667 10.000000  4.000000  1.000000      -nan  1.000000 
dram[2]:  2.000000  1.000000  7.500000 14.000000 31.000000  8.500000 10.000000  7.333333  3.833333 10.000000  4.500000 10.000000  1.500000  5.000000      -nan  1.000000 
dram[3]:      -nan      -nan 14.000000 16.000000 34.000000 29.000000 15.000000  6.000000 12.000000 12.000000 12.000000 18.000000      -nan  1.500000      -nan      -nan 
dram[4]:  1.000000  1.000000  7.500000 16.000000 33.000000 28.000000 17.000000 22.000000 12.000000  3.000000 12.000000  8.500000  4.000000  1.000000      -nan      -nan 
dram[5]:      -nan      -nan  7.500000 16.000000 33.000000 11.000000 17.000000 19.000000 10.500000 31.000000  5.000000  6.000000  2.000000  2.000000      -nan  1.000000 
average row locality = 1176/117 = 10.051282
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         3         0        14        14        32        30        17        11         9         9        11         3         1         1         1         1 
dram[1]:         2         1        14        14        30        30        19        13        10         8         9         5         2         1         0         1 
dram[2]:         2         1        15        14        30        32         9        16        13         5         5         5         2         1         0         1 
dram[3]:         0         0        14        16        32        29        12        16         6         6         6         9         0         2         0         0 
dram[4]:         1         1        15        16        31        28        14        16         6         7         6         9         2         1         0         0 
dram[5]:         0         0        15        16        31        32        13        15        11        15         8         3         1         1         0         1 
total reads: 930
min_bank_accesses = 0!
chip skew: 162/148 = 1.09
number of total write accesses:
dram[0]:         0         0         0         0         0         2         3         4         9         9        12         3         1         1         0         0 
dram[1]:         0         0         0         0         1         1         4         3         9         8         8         5         2         0         0         0 
dram[2]:         0         0         0         0         1         2         1         6        10         5         4         5         1         4         0         0 
dram[3]:         0         0         0         0         2         0         3         2         6         6         6         9         0         1         0         0 
dram[4]:         0         0         0         0         2         0         3         6         6         5         6         8         2         0         0         0 
dram[5]:         0         0         0         0         2         1         4         4        10        16         7         3         1         1         0         0 
total reads: 246
min_bank_accesses = 0!
chip skew: 49/35 = 1.40
average mf latency per bank:
dram[0]:       1314    none         449       447       425       412       311       232       123       131       147       150       126       125       268       268
dram[1]:          0       268       444       427       359       468       301       226       138       132       167       123       124       268    none         272
dram[2]:          0       272       414       449       383       430       263       226       151       138       157       137       176       611    none         267
dram[3]:     none      none         419       457       383       398       282       305       125       147       123       147    none         179    none      none  
dram[4]:        268       268       409       470       379       448       259       230       135       162       125       132       124       268    none      none  
dram[5]:     none      none         407       444       383       429       220       256       137       132       154       219       196       126    none         419
maximum mf latency per bank:
dram[0]:        283         0       271       290       310       312       268       264       252       252       258       269       252       251       268       268
dram[1]:          0       268       281       285       289       328       277       268       268       251       277       251       252       268         0       272
dram[2]:          0       272       277       282       292       326       268       277       278       256       268       252       268       263         0       267
dram[3]:          0         0       272       283       298       344       269       277       266       252       251       261         0       269         0         0
dram[4]:        268       268       277       287       289       334       268       268       252       277       259       267       252       268         0         0
dram[5]:          0         0       277       277       316       338       268       268       271       259       277       252       252       252         0       276

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=23446 n_nop=23069 n_act=17 n_pre=2 n_req=201 n_rd=314 n_write=44 bw_util=0.03054
n_activity=2503 dram_eff=0.2861
bk0: 6a 23371i bk1: 0a 23442i bk2: 28a 23360i bk3: 28a 23303i bk4: 64a 23265i bk5: 60a 23162i bk6: 34a 23333i bk7: 22a 23353i bk8: 18a 23300i bk9: 18a 23297i bk10: 22a 23265i bk11: 6a 23389i bk12: 2a 23423i bk13: 2a 23421i bk14: 2a 23428i bk15: 2a 23427i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.0163781
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents
MSHR: tag=0x80258b80, atomic=0 1 entries : 0x7f708bee3370 :  mf: uid= 59379, sid03:w07, part=1, addr=0x80258be0, load , size=32, unknown  status = IN_PARTITION_DRAM (17761), 

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=23446 n_nop=23062 n_act=20 n_pre=5 n_req=200 n_rd=318 n_write=41 bw_util=0.03062
n_activity=2542 dram_eff=0.2825
bk0: 4a 23421i bk1: 2a 23427i bk2: 28a 23359i bk3: 28a 23319i bk4: 60a 23244i bk5: 60a 23195i bk6: 38a 23256i bk7: 26a 23344i bk8: 20a 23277i bk9: 16a 23324i bk10: 18a 23261i bk11: 10a 23356i bk12: 4a 23406i bk13: 2a 23425i bk14: 0a 23441i bk15: 2a 23427i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.0212829
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=23446 n_nop=23064 n_act=28 n_pre=13 n_req=190 n_rd=302 n_write=39 bw_util=0.02909
n_activity=2603 dram_eff=0.262
bk0: 4a 23428i bk1: 2a 23435i bk2: 30a 23342i bk3: 28a 23308i bk4: 60a 23264i bk5: 64a 23092i bk6: 18a 23365i bk7: 32a 23222i bk8: 26a 23159i bk9: 10a 23345i bk10: 10a 23328i bk11: 10a 23352i bk12: 4a 23389i bk13: 2a 23399i bk14: 0a 23446i bk15: 2a 23430i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0390685
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=23446 n_nop=23098 n_act=14 n_pre=3 n_req=183 n_rd=296 n_write=35 bw_util=0.02824
n_activity=2164 dram_eff=0.3059
bk0: 0a 23447i bk1: 0a 23449i bk2: 28a 23359i bk3: 32a 23281i bk4: 64a 23260i bk5: 58a 23198i bk6: 24a 23357i bk7: 32a 23287i bk8: 12a 23335i bk9: 12a 23347i bk10: 12a 23348i bk11: 18a 23293i bk12: 0a 23442i bk13: 4a 23380i bk14: 0a 23438i bk15: 0a 23443i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.0371065
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=23446 n_nop=23078 n_act=19 n_pre=5 n_req=191 n_rd=306 n_write=38 bw_util=0.02934
n_activity=2365 dram_eff=0.2909
bk0: 2a 23429i bk1: 2a 23429i bk2: 30a 23339i bk3: 32a 23311i bk4: 62a 23242i bk5: 56a 23182i bk6: 28a 23338i bk7: 32a 23315i bk8: 12a 23357i bk9: 14a 23290i bk10: 12a 23324i bk11: 18a 23283i bk12: 4a 23390i bk13: 2a 23423i bk14: 0a 23440i bk15: 0a 23443i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0371065
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=23446 n_nop=23048 n_act=19 n_pre=6 n_req=211 n_rd=324 n_write=49 bw_util=0.03182
n_activity=2727 dram_eff=0.2736
bk0: 0a 23444i bk1: 0a 23448i bk2: 30a 23338i bk3: 32a 23302i bk4: 62a 23256i bk5: 64a 23134i bk6: 26a 23340i bk7: 30a 23305i bk8: 22a 23256i bk9: 30a 23193i bk10: 16a 23251i bk11: 6a 23390i bk12: 2a 23419i bk13: 2a 23420i bk14: 0a 23443i bk15: 2a 23427i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0319884

========= L2 cache stats =========
L2_cache_bank[0]: Access = 192, Miss = 88, Miss_rate = 0.458, Pending_hits = 7, Reservation_fails = 227
L2_cache_bank[1]: Access = 127, Miss = 69, Miss_rate = 0.543, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[2]: Access = 166, Miss = 86, Miss_rate = 0.518, Pending_hits = 3, Reservation_fails = 114
L2_cache_bank[3]: Access = 133, Miss = 73, Miss_rate = 0.549, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 149, Miss = 76, Miss_rate = 0.510, Pending_hits = 6, Reservation_fails = 179
L2_cache_bank[5]: Access = 153, Miss = 75, Miss_rate = 0.490, Pending_hits = 3, Reservation_fails = 100
L2_cache_bank[6]: Access = 124, Miss = 70, Miss_rate = 0.565, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 133, Miss = 78, Miss_rate = 0.586, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 125, Miss = 75, Miss_rate = 0.600, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[9]: Access = 138, Miss = 78, Miss_rate = 0.565, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 130, Miss = 79, Miss_rate = 0.608, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 151, Miss = 83, Miss_rate = 0.550, Pending_hits = 2, Reservation_fails = 0
L2_total_cache_accesses = 1721
L2_total_cache_misses = 930
L2_total_cache_miss_rate = 0.5404
L2_total_cache_pending_hits = 23
L2_total_cache_reservation_fails = 620
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 357
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 682
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 111
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 338
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 5
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 241
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 100
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 62
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 12
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 409
L2_cache_data_port_util = 0.010
L2_cache_fill_port_util = 0.017

icnt_total_pkts_mem_to_simt=6239
icnt_total_pkts_simt_to_mem=2305
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.18147
	minimum = 6
	maximum = 30
Network latency average = 7.88031
	minimum = 6
	maximum = 25
Slowest packet = 1591
Flit latency average = 6.90521
	minimum = 6
	maximum = 21
Slowest flit = 4307
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00979086
	minimum = 0.00204134 (at node 2)
	maximum = 0.0218168 (at node 3)
Accepted packet rate average = 0.00979086
	minimum = 0.00204134 (at node 2)
	maximum = 0.0218168 (at node 3)
Injected flit rate average = 0.0223838
	minimum = 0.00204134 (at node 2)
	maximum = 0.0473335 (at node 15)
Accepted flit rate average= 0.0223838
	minimum = 0.0102067 (at node 2)
	maximum = 0.0616229 (at node 3)
Injected packet length average = 2.2862
Accepted packet length average = 2.2862
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 9.91613 (3 samples)
	minimum = 6 (3 samples)
	maximum = 34.3333 (3 samples)
Network latency average = 9.24476 (3 samples)
	minimum = 6 (3 samples)
	maximum = 32.3333 (3 samples)
Flit latency average = 8.16219 (3 samples)
	minimum = 6 (3 samples)
	maximum = 29.6667 (3 samples)
Fragmentation average = 0 (3 samples)
	minimum = 0 (3 samples)
	maximum = 0 (3 samples)
Injected packet rate average = 0.0096968 (3 samples)
	minimum = 0.00428814 (3 samples)
	maximum = 0.0216311 (3 samples)
Accepted packet rate average = 0.0096968 (3 samples)
	minimum = 0.00428814 (3 samples)
	maximum = 0.0216311 (3 samples)
Injected flit rate average = 0.0251458 (3 samples)
	minimum = 0.00428814 (3 samples)
	maximum = 0.0821506 (3 samples)
Accepted flit rate average = 0.0251458 (3 samples)
	minimum = 0.00947883 (3 samples)
	maximum = 0.0563531 (3 samples)
Injected packet size average = 2.59321 (3 samples)
Accepted packet size average = 2.59321 (3 samples)
Hops average = 1 (3 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 10 sec (10 sec)
gpgpu_simulation_rate = 135688 (inst/sec)
gpgpu_simulation_rate = 1776 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x4017d8 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (63,1,1) blockDim = (512,1,1) 
kernel '_Z7Kernel2PbS_S_S_i' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 11 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 3, limited by: threads
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,17764)
GPGPU-Sim uArch: Shader 12 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,17764)
GPGPU-Sim uArch: Shader 13 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,17764)
GPGPU-Sim uArch: Shader 14 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,17764)
GPGPU-Sim uArch: Shader 0 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,17764)
GPGPU-Sim uArch: Shader 1 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,17764)
GPGPU-Sim uArch: Shader 2 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,17764)
GPGPU-Sim uArch: Shader 3 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,17764)
GPGPU-Sim uArch: Shader 4 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,17764)
GPGPU-Sim uArch: Shader 5 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,17764)
GPGPU-Sim uArch: Shader 6 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,17764)
GPGPU-Sim uArch: Shader 7 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,17764)
GPGPU-Sim uArch: Shader 8 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,17764)
GPGPU-Sim uArch: Shader 9 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,17764)
GPGPU-Sim uArch: Shader 10 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,17764)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,17764)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,17764)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,17764)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,17764)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,17764)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,17764)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,17764)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,17764)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,17764)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,17764)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,17764)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,17764)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,17764)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,17764)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,17764)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,17764)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,17764)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,17764)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,17764)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,17764)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,17764)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,17764)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,17764)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,17764)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,17764)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,17764)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,17764)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,17764)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,17764)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,17764)
GPGPU-Sim PTX: 1500000 instructions simulated : ctaid=(17,0,0) tid=(16,0,0)
GPGPU-Sim PTX: 1600000 instructions simulated : ctaid=(36,0,0) tid=(80,0,0)
GPGPU-Sim PTX: 1700000 instructions simulated : ctaid=(44,0,0) tid=(272,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (471,17764), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(472,17764)
GPGPU-Sim uArch: cycles simulated: 18264  inst.: 1673052 (ipc=632.3) sim_rate=152095 (inst/sec) elapsed = 0:0:00:11 / Tue Apr 16 16:55:38 2019
GPGPU-Sim PTX: 1800000 instructions simulated : ctaid=(34,0,0) tid=(151,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (611,17764), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(612,17764)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (650,17764), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (650,17764), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(651,17764)
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(651,17764)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (692,17764), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(693,17764)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (719,17764), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(720,17764)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (764,17764), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(765,17764)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (770,17764), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(771,17764)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (776,17764), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(777,17764)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (809,17764), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(810,17764)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (818,17764), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(819,17764)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (820,17764), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(821,17764)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (827,17764), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(828,17764)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (848,17764), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(849,17764)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (868,17764), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (868,17764), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(869,17764)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(869,17764)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (873,17764), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(874,17764)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (874,17764), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(875,17764)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (883,17764), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (905,17764), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (930,17764), 2 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #1 (950,17764), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (954,17764), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (963,17764), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (964,17764), 2 CTAs running
GPGPU-Sim PTX: 1900000 instructions simulated : ctaid=(55,0,0) tid=(384,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (970,17764), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (973,17764), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (984,17764), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (986,17764), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (996,17764), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 18764  inst.: 1773724 (ipc=416.8) sim_rate=147810 (inst/sec) elapsed = 0:0:00:12 / Tue Apr 16 16:55:39 2019
GPGPU-Sim uArch: Shader 14 finished CTA #1 (1014,17764), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #0 (1032,17764), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (1035,17764), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 4 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 13 finished CTA #2 (1044,17764), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (1070,17764), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (1078,17764), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (1082,17764), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (1091,17764), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (1111,17764), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #2 (1122,17764), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (1130,17764), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (1136,17764), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 4 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 3 finished CTA #0 (1139,17764), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (1148,17764), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #0 (1156,17764), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (1174,17764), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 4 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 11 finished CTA #1 (1187,17764), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (1192,17764), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 4 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 5 finished CTA #0 (1200,17764), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #0 (1200,17764), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 4 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 11 finished CTA #2 (1212,17764), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 4 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 6 finished CTA #0 (1261,17764), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (1314,17764), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 4 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 13 finished CTA #1 (1314,17764), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 4 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 1 finished CTA #0 (1338,17764), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 4 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 2 finished CTA #1 (1341,17764), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 4 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 0 finished CTA #0 (1362,17764), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #0 (1374,17764), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 4 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 3 finished CTA #1 (1386,17764), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 4 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 5 finished CTA #1 (1389,17764), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 4 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 6 finished CTA #1 (1395,17764), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 4 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 0 finished CTA #1 (1401,17764), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (1471,17764), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 4 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: GPU detected kernel '_Z7Kernel2PbS_S_S_i' finished on shader 0.
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 4 
gpu_sim_cycle = 1472
gpu_sim_insn = 452904
gpu_ipc =     307.6794
gpu_tot_sim_cycle = 19236
gpu_tot_sim_insn = 1809786
gpu_tot_ipc =      94.0833
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 412
gpu_stall_icnt2sh    = 1161
gpu_total_sim_rate=150815

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 42916
	L1I_total_cache_misses = 1949
	L1I_total_cache_miss_rate = 0.0454
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 11368
L1D_cache:
	L1D_cache_core[0]: Access = 618, Miss = 228, Miss_rate = 0.369, Pending_hits = 228, Reservation_fails = 15
	L1D_cache_core[1]: Access = 551, Miss = 207, Miss_rate = 0.376, Pending_hits = 204, Reservation_fails = 203
	L1D_cache_core[2]: Access = 364, Miss = 126, Miss_rate = 0.346, Pending_hits = 228, Reservation_fails = 8
	L1D_cache_core[3]: Access = 692, Miss = 269, Miss_rate = 0.389, Pending_hits = 235, Reservation_fails = 320
	L1D_cache_core[4]: Access = 340, Miss = 124, Miss_rate = 0.365, Pending_hits = 204, Reservation_fails = 313
	L1D_cache_core[5]: Access = 506, Miss = 183, Miss_rate = 0.362, Pending_hits = 240, Reservation_fails = 8
	L1D_cache_core[6]: Access = 340, Miss = 133, Miss_rate = 0.391, Pending_hits = 192, Reservation_fails = 163
	L1D_cache_core[7]: Access = 430, Miss = 158, Miss_rate = 0.367, Pending_hits = 192, Reservation_fails = 126
	L1D_cache_core[8]: Access = 415, Miss = 157, Miss_rate = 0.378, Pending_hits = 180, Reservation_fails = 313
	L1D_cache_core[9]: Access = 539, Miss = 207, Miss_rate = 0.384, Pending_hits = 192, Reservation_fails = 77
	L1D_cache_core[10]: Access = 379, Miss = 146, Miss_rate = 0.385, Pending_hits = 162, Reservation_fails = 209
	L1D_cache_core[11]: Access = 562, Miss = 226, Miss_rate = 0.402, Pending_hits = 192, Reservation_fails = 471
	L1D_cache_core[12]: Access = 304, Miss = 114, Miss_rate = 0.375, Pending_hits = 180, Reservation_fails = 257
	L1D_cache_core[13]: Access = 446, Miss = 172, Miss_rate = 0.386, Pending_hits = 192, Reservation_fails = 242
	L1D_cache_core[14]: Access = 264, Miss = 88, Miss_rate = 0.333, Pending_hits = 168, Reservation_fails = 299
	L1D_total_cache_accesses = 6750
	L1D_total_cache_misses = 2538
	L1D_total_cache_miss_rate = 0.3760
	L1D_total_cache_pending_hits = 2989
	L1D_total_cache_reservation_fails = 3024
	L1D_cache_data_port_util = 0.008
	L1D_cache_fill_port_util = 0.009
L1C_cache:
	L1C_total_cache_accesses = 9281
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0517
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3411
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1021
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 2989
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1292
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 78
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 8801
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3411
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 202
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1246
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 2946
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 40967
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 1949
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 11368
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
105, 131, 576, 105, 105, 118, 105, 118, 105, 105, 105, 118, 105, 105, 105, 105, 90, 90, 103, 90, 103, 90, 116, 90, 90, 509, 103, 90, 90, 90, 90, 90, 105, 105, 105, 118, 118, 105, 105, 118, 105, 105, 118, 105, 105, 118, 105, 105, 
gpgpu_n_tot_thrd_icount = 2243808
gpgpu_n_tot_w_icount = 70119
gpgpu_n_stall_shd_mem = 6435
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1292
gpgpu_n_mem_write_global = 1448
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 129302
gpgpu_n_store_insn = 1536
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 258339
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3411
gpgpu_stall_shd_mem[c_mem][bk_conf] = 3411
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 3024
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:11014	W0_Idle:96863	W0_Scoreboard:119326	W1:9590	W2:260	W3:13	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:60256
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 10336 {8:1292,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 57920 {40:1448,}
traffic_breakdown_coretomem[INST_ACC_R] = 640 {8:80,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 175712 {136:1292,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 11584 {8:1448,}
traffic_breakdown_memtocore[INST_ACC_R] = 10880 {136:80,}
maxmrqlatency = 64 
maxdqlatency = 0 
maxmflatency = 522 
averagemflatency = 220 
max_icnt2mem_latency = 388 
max_icnt2sh_latency = 19235 
mrq_lat_table:904 	39 	102 	75 	27 	28 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1662 	1090 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	2104 	109 	125 	129 	302 	66 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	778 	487 	42 	0 	0 	0 	0 	1 	6 	22 	464 	955 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	29 	8 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         4         0         1         0         4         0         0         0         0         0 
dram[2]:         0         0        14         0         0        29         0         3         8         0         1         0         1         0         0         0 
dram[3]:         0         0         0         0         0         0         0         2         0         0         0         0         0         1         0         0 
dram[4]:         0         0        14         0         0         0         0         0         0         2         0         1         0         0         0         0 
dram[5]:         0         0        14         0         0        28         0         0         1         0         2         0         0         0         0         0 
maximum service time to same row:
dram[0]:       621         0       949       951      1119      1637      2751      5441      2034      7547      8344      2482      3082      6160      1899      1175 
dram[1]:      1197      1132       915       938      1029      1747      3924      2096      1497      2282      3050      3210      2366       884         0      1176 
dram[2]:       385      5021       938       954      1066      2872      2182      3521      7154      2438      1207      2094      6474      1163         0      1126 
dram[3]:         0         0       916       935      1668      1691      1607      3118      2431      6622      2760      5835         0      5495         0         0 
dram[4]:      1156      1124       943       963      1678      1701      1554      2444      3856      1841      2116      1176      6199       854         0         0 
dram[5]:         0         0       925       919      1624      1757      1265      7616       887      2425      7950      3453      3575      6493         0      1179 
average row accesses per activate:
dram[0]:  1.000000      -nan 14.000000 14.000000 32.000000 32.000000 20.000000 15.000000 18.000000 18.000000 23.000000  6.000000  2.000000  2.000000  1.000000  1.000000 
dram[1]:  2.000000  1.000000 14.000000 14.000000 31.000000 31.000000  7.666667 16.000000  9.500000 16.000000  5.666667 10.000000  4.000000  1.000000      -nan  1.000000 
dram[2]:  2.000000  1.000000  7.500000 14.000000 31.000000  8.500000 10.000000  7.333333  3.833333 10.000000  4.500000 10.000000  1.500000  5.000000      -nan  1.000000 
dram[3]:      -nan      -nan 14.000000 16.000000 34.000000 29.000000 15.000000  6.000000 12.000000 12.000000 12.000000 18.000000      -nan  1.500000      -nan      -nan 
dram[4]:  1.000000  1.000000  7.500000 16.000000 33.000000 28.000000 17.000000 22.000000 12.000000  3.000000 12.000000  8.500000  4.000000  1.000000      -nan      -nan 
dram[5]:      -nan      -nan  7.500000 16.000000 33.000000 11.000000 17.000000 19.000000 10.500000 31.000000  5.000000  6.000000  2.000000  2.000000      -nan  1.000000 
average row locality = 1176/117 = 10.051282
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         3         0        14        14        32        30        17        11         9         9        11         3         1         1         1         1 
dram[1]:         2         1        14        14        30        30        19        13        10         8         9         5         2         1         0         1 
dram[2]:         2         1        15        14        30        32         9        16        13         5         5         5         2         1         0         1 
dram[3]:         0         0        14        16        32        29        12        16         6         6         6         9         0         2         0         0 
dram[4]:         1         1        15        16        31        28        14        16         6         7         6         9         2         1         0         0 
dram[5]:         0         0        15        16        31        32        13        15        11        15         8         3         1         1         0         1 
total reads: 930
min_bank_accesses = 0!
chip skew: 162/148 = 1.09
number of total write accesses:
dram[0]:         0         0         0         0         0         2         3         4         9         9        12         3         1         1         0         0 
dram[1]:         0         0         0         0         1         1         4         3         9         8         8         5         2         0         0         0 
dram[2]:         0         0         0         0         1         2         1         6        10         5         4         5         1         4         0         0 
dram[3]:         0         0         0         0         2         0         3         2         6         6         6         9         0         1         0         0 
dram[4]:         0         0         0         0         2         0         3         6         6         5         6         8         2         0         0         0 
dram[5]:         0         0         0         0         2         1         4         4        10        16         7         3         1         1         0         0 
total reads: 246
min_bank_accesses = 0!
chip skew: 49/35 = 1.40
average mf latency per bank:
dram[0]:       1314    none         664       657       769       708       578       363       123       131       147       150       126       125       268       268
dram[1]:          0       268       664       610       582       889       520       386       138       132       167       123       124       268    none         272
dram[2]:          0       272       781       546       690       797       611       354       151       138       157       137       176     11806    none         267
dram[3]:     none      none         650       640       683       698       456       462       125       147       123       147    none         179    none      none  
dram[4]:        268       268       686       625       632       767       475       388       135       162       125       132       124       268    none      none  
dram[5]:     none      none         559       582       660       739       416       415       137       132       154       219       196       126    none         419
maximum mf latency per bank:
dram[0]:        283         0       353       316       405       358       319       403       252       252       258       269       252       251       268       268
dram[1]:          0       268       398       322       359       433       485       403       268       251       277       251       252       268         0       272
dram[2]:          0       272       398       382       522       503       484       503       278       256       268       252       268       518         0       267
dram[3]:          0         0       518       398       479       411       310       361       266       252       251       261         0       269         0         0
dram[4]:        268       268       479       405       353       373       367       339       252       277       259       267       252       268         0         0
dram[5]:          0         0       324       314       353       382       365       327       271       259       277       252       252       252         0       276

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=25388 n_nop=25011 n_act=17 n_pre=2 n_req=201 n_rd=314 n_write=44 bw_util=0.0282
n_activity=2503 dram_eff=0.2861
bk0: 6a 25313i bk1: 0a 25384i bk2: 28a 25302i bk3: 28a 25245i bk4: 64a 25207i bk5: 60a 25104i bk6: 34a 25275i bk7: 22a 25295i bk8: 18a 25242i bk9: 18a 25239i bk10: 22a 25207i bk11: 6a 25331i bk12: 2a 25365i bk13: 2a 25363i bk14: 2a 25370i bk15: 2a 25369i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.0151253
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=25388 n_nop=25004 n_act=20 n_pre=5 n_req=200 n_rd=318 n_write=41 bw_util=0.02828
n_activity=2550 dram_eff=0.2816
bk0: 4a 25363i bk1: 2a 25369i bk2: 28a 25301i bk3: 28a 25261i bk4: 60a 25186i bk5: 60a 25137i bk6: 38a 25198i bk7: 26a 25286i bk8: 20a 25219i bk9: 16a 25266i bk10: 18a 25203i bk11: 10a 25298i bk12: 4a 25348i bk13: 2a 25367i bk14: 0a 25383i bk15: 2a 25369i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.019655
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=25388 n_nop=25006 n_act=28 n_pre=13 n_req=190 n_rd=302 n_write=39 bw_util=0.02686
n_activity=2603 dram_eff=0.262
bk0: 4a 25370i bk1: 2a 25377i bk2: 30a 25284i bk3: 28a 25250i bk4: 60a 25206i bk5: 64a 25034i bk6: 18a 25307i bk7: 32a 25164i bk8: 26a 25101i bk9: 10a 25287i bk10: 10a 25270i bk11: 10a 25294i bk12: 4a 25331i bk13: 2a 25341i bk14: 0a 25388i bk15: 2a 25372i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.03608
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=25388 n_nop=25040 n_act=14 n_pre=3 n_req=183 n_rd=296 n_write=35 bw_util=0.02608
n_activity=2164 dram_eff=0.3059
bk0: 0a 25389i bk1: 0a 25391i bk2: 28a 25301i bk3: 32a 25223i bk4: 64a 25202i bk5: 58a 25140i bk6: 24a 25299i bk7: 32a 25229i bk8: 12a 25277i bk9: 12a 25289i bk10: 12a 25290i bk11: 18a 25235i bk12: 0a 25384i bk13: 4a 25322i bk14: 0a 25380i bk15: 0a 25385i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.0342682
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=25388 n_nop=25020 n_act=19 n_pre=5 n_req=191 n_rd=306 n_write=38 bw_util=0.0271
n_activity=2365 dram_eff=0.2909
bk0: 2a 25371i bk1: 2a 25371i bk2: 30a 25281i bk3: 32a 25253i bk4: 62a 25184i bk5: 56a 25124i bk6: 28a 25280i bk7: 32a 25257i bk8: 12a 25299i bk9: 14a 25232i bk10: 12a 25266i bk11: 18a 25225i bk12: 4a 25332i bk13: 2a 25365i bk14: 0a 25382i bk15: 0a 25385i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0342682
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=25388 n_nop=24990 n_act=19 n_pre=6 n_req=211 n_rd=324 n_write=49 bw_util=0.02938
n_activity=2727 dram_eff=0.2736
bk0: 0a 25386i bk1: 0a 25390i bk2: 30a 25280i bk3: 32a 25244i bk4: 62a 25198i bk5: 64a 25076i bk6: 26a 25282i bk7: 30a 25247i bk8: 22a 25198i bk9: 30a 25135i bk10: 16a 25193i bk11: 6a 25332i bk12: 2a 25361i bk13: 2a 25362i bk14: 0a 25385i bk15: 2a 25369i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0295415

========= L2 cache stats =========
L2_cache_bank[0]: Access = 274, Miss = 88, Miss_rate = 0.321, Pending_hits = 7, Reservation_fails = 227
L2_cache_bank[1]: Access = 199, Miss = 69, Miss_rate = 0.347, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[2]: Access = 241, Miss = 86, Miss_rate = 0.357, Pending_hits = 3, Reservation_fails = 114
L2_cache_bank[3]: Access = 214, Miss = 73, Miss_rate = 0.341, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 229, Miss = 76, Miss_rate = 0.332, Pending_hits = 6, Reservation_fails = 179
L2_cache_bank[5]: Access = 438, Miss = 75, Miss_rate = 0.171, Pending_hits = 3, Reservation_fails = 100
L2_cache_bank[6]: Access = 203, Miss = 70, Miss_rate = 0.345, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 200, Miss = 78, Miss_rate = 0.390, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 197, Miss = 75, Miss_rate = 0.381, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[9]: Access = 208, Miss = 78, Miss_rate = 0.375, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 203, Miss = 79, Miss_rate = 0.389, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 229, Miss = 83, Miss_rate = 0.362, Pending_hits = 2, Reservation_fails = 0
L2_total_cache_accesses = 2835
L2_total_cache_misses = 930
L2_total_cache_miss_rate = 0.3280
L2_total_cache_pending_hits = 23
L2_total_cache_reservation_fails = 620
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 607
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 682
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 111
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1202
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 5
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 241
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 100
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 62
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 12
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 409
L2_cache_data_port_util = 0.017
L2_cache_fill_port_util = 0.016

icnt_total_pkts_mem_to_simt=8353
icnt_total_pkts_simt_to_mem=4283
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 32.5498
	minimum = 6
	maximum = 268
Network latency average = 20.6014
	minimum = 6
	maximum = 179
Slowest packet = 3931
Flit latency average = 21.0948
	minimum = 6
	maximum = 178
Slowest flit = 9810
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0560588
	minimum = 0.0380435 (at node 8)
	maximum = 0.193614 (at node 20)
Accepted packet rate average = 0.0560588
	minimum = 0.0380435 (at node 8)
	maximum = 0.193614 (at node 20)
Injected flit rate average = 0.102959
	minimum = 0.0652174 (at node 14)
	maximum = 0.247962 (at node 20)
Accepted flit rate average= 0.102959
	minimum = 0.0706522 (at node 8)
	maximum = 0.373641 (at node 20)
Injected packet length average = 1.83662
Accepted packet length average = 1.83662
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 15.5746 (4 samples)
	minimum = 6 (4 samples)
	maximum = 92.75 (4 samples)
Network latency average = 12.0839 (4 samples)
	minimum = 6 (4 samples)
	maximum = 69 (4 samples)
Flit latency average = 11.3953 (4 samples)
	minimum = 6 (4 samples)
	maximum = 66.75 (4 samples)
Fragmentation average = 0 (4 samples)
	minimum = 0 (4 samples)
	maximum = 0 (4 samples)
Injected packet rate average = 0.0212873 (4 samples)
	minimum = 0.012727 (4 samples)
	maximum = 0.0646269 (4 samples)
Accepted packet rate average = 0.0212873 (4 samples)
	minimum = 0.012727 (4 samples)
	maximum = 0.0646269 (4 samples)
Injected flit rate average = 0.0445991 (4 samples)
	minimum = 0.0195205 (4 samples)
	maximum = 0.123603 (4 samples)
Accepted flit rate average = 0.0445991 (4 samples)
	minimum = 0.0247722 (4 samples)
	maximum = 0.135675 (4 samples)
Injected packet size average = 2.0951 (4 samples)
Accepted packet size average = 2.0951 (4 samples)
Hops average = 1 (4 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 12 sec (12 sec)
gpgpu_simulation_rate = 150815 (inst/sec)
gpgpu_simulation_rate = 1603 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x40169c (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (63,1,1) blockDim = (512,1,1) 
kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 4 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 3, limited by: threads
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,19236)
GPGPU-Sim uArch: Shader 5 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,19236)
GPGPU-Sim uArch: Shader 6 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,19236)
GPGPU-Sim uArch: Shader 7 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,19236)
GPGPU-Sim uArch: Shader 8 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,19236)
GPGPU-Sim uArch: Shader 9 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,19236)
GPGPU-Sim uArch: Shader 10 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,19236)
GPGPU-Sim uArch: Shader 11 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,19236)
GPGPU-Sim uArch: Shader 12 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,19236)
GPGPU-Sim uArch: Shader 13 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,19236)
GPGPU-Sim uArch: Shader 14 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,19236)
GPGPU-Sim uArch: Shader 0 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,19236)
GPGPU-Sim uArch: Shader 1 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,19236)
GPGPU-Sim uArch: Shader 2 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,19236)
GPGPU-Sim uArch: Shader 3 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,19236)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,19236)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,19236)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,19236)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,19236)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,19236)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,19236)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,19236)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,19236)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,19236)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,19236)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,19236)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,19236)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,19236)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,19236)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,19236)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,19236)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,19236)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,19236)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,19236)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,19236)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,19236)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,19236)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,19236)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,19236)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,19236)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,19236)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,19236)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,19236)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,19236)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,19236)
GPGPU-Sim PTX: 2000000 instructions simulated : ctaid=(35,0,0) tid=(186,0,0)
GPGPU-Sim PTX: 2100000 instructions simulated : ctaid=(22,0,0) tid=(378,0,0)
GPGPU-Sim PTX: 2200000 instructions simulated : ctaid=(30,0,0) tid=(410,0,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (395,19236), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(396,19236)
GPGPU-Sim uArch: cycles simulated: 19736  inst.: 2125856 (ipc=632.1) sim_rate=151846 (inst/sec) elapsed = 0:0:00:14 / Tue Apr 16 16:55:41 2019
GPGPU-Sim uArch: cycles simulated: 21236  inst.: 2143931 (ipc=167.1) sim_rate=142928 (inst/sec) elapsed = 0:0:00:15 / Tue Apr 16 16:55:42 2019
GPGPU-Sim PTX: 2300000 instructions simulated : ctaid=(36,0,0) tid=(404,0,0)
GPGPU-Sim uArch: cycles simulated: 22236  inst.: 2156219 (ipc=115.5) sim_rate=134763 (inst/sec) elapsed = 0:0:00:16 / Tue Apr 16 16:55:43 2019
GPGPU-Sim uArch: cycles simulated: 23736  inst.: 2174602 (ipc=81.1) sim_rate=127917 (inst/sec) elapsed = 0:0:00:17 / Tue Apr 16 16:55:44 2019
GPGPU-Sim uArch: cycles simulated: 25236  inst.: 2195015 (ipc=64.2) sim_rate=121945 (inst/sec) elapsed = 0:0:00:18 / Tue Apr 16 16:55:45 2019
GPGPU-Sim uArch: Shader 13 finished CTA #1 (6163,19236), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(6164,19236)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (6262,19236), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(6263,19236)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (6372,19236), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(6373,19236)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (6382,19236), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(6383,19236)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (6526,19236), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(6527,19236)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (6532,19236), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(6533,19236)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (6555,19236), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(6556,19236)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (6557,19236), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(6558,19236)
GPGPU-Sim PTX: 2400000 instructions simulated : ctaid=(50,0,0) tid=(144,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (6662,19236), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(6663,19236)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (6676,19236), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(6677,19236)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (6696,19236), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(6697,19236)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (6698,19236), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(6699,19236)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (6737,19236), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(6738,19236)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (6743,19236), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(6744,19236)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (6757,19236), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(6758,19236)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (6983,19236), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(6984,19236)
GPGPU-Sim uArch: cycles simulated: 26236  inst.: 2305921 (ipc=70.9) sim_rate=121364 (inst/sec) elapsed = 0:0:00:19 / Tue Apr 16 16:55:46 2019
GPGPU-Sim uArch: Shader 8 finished CTA #0 (7088,19236), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(7089,19236)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (7130,19236), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (7137,19236), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #0 (7342,19236), 2 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #2 (7363,19236), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #0 (7485,19236), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (7603,19236), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (7624,19236), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (7718,19236), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (7726,19236), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (7967,19236), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (7978,19236), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (8014,19236), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 12 finished CTA #1 (8118,19236), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (8161,19236), 2 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #0 (8283,19236), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (8333,19236), 2 CTAs running
GPGPU-Sim PTX: 2500000 instructions simulated : ctaid=(30,0,0) tid=(354,0,0)
GPGPU-Sim uArch: cycles simulated: 27736  inst.: 2335804 (ipc=61.9) sim_rate=116790 (inst/sec) elapsed = 0:0:00:20 / Tue Apr 16 16:55:47 2019
GPGPU-Sim uArch: Shader 6 finished CTA #2 (8700,19236), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (8775,19236), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (9062,19236), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #0 (9162,19236), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 11 finished CTA #2 (9277,19236), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 9 finished CTA #1 (9472,19236), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (10122,19236), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (10141,19236), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (10244,19236), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 2 finished CTA #2 (10300,19236), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #0 (10429,19236), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 29736  inst.: 2348018 (ipc=51.3) sim_rate=111810 (inst/sec) elapsed = 0:0:00:21 / Tue Apr 16 16:55:48 2019
GPGPU-Sim uArch: Shader 4 finished CTA #2 (10572,19236), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (11015,19236), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 4 finished CTA #1 (11198,19236), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 3 finished CTA #1 (11603,19236), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (11690,19236), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (11823,19236), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #0 (11880,19236), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 3 finished CTA #2 (12127,19236), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 8 finished CTA #0 (12198,19236), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 1 finished CTA #1 (12223,19236), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 7 finished CTA #0 (12226,19236), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 0 finished CTA #0 (12340,19236), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (12498,19236), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (12673,19236), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 0 finished CTA #2 (12717,19236), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 13 finished CTA #1 (12849,19236), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #0 (13235,19236), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: cycles simulated: 33736  inst.: 2357213 (ipc=37.8) sim_rate=107146 (inst/sec) elapsed = 0:0:00:22 / Tue Apr 16 16:55:49 2019
GPGPU-Sim uArch: Shader 13 finished CTA #2 (15448,19236), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: GPU detected kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' finished on shader 13.
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 5 
gpu_sim_cycle = 15449
gpu_sim_insn = 547599
gpu_ipc =      35.4456
gpu_tot_sim_cycle = 34685
gpu_tot_sim_insn = 2357385
gpu_tot_ipc =      67.9655
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 412
gpu_stall_icnt2sh    = 3955
gpu_total_sim_rate=107153

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 101589
	L1I_total_cache_misses = 2077
	L1I_total_cache_miss_rate = 0.0204
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 11368
L1D_cache:
	L1D_cache_core[0]: Access = 2708, Miss = 1132, Miss_rate = 0.418, Pending_hits = 307, Reservation_fails = 228
	L1D_cache_core[1]: Access = 2319, Miss = 963, Miss_rate = 0.415, Pending_hits = 266, Reservation_fails = 299
	L1D_cache_core[2]: Access = 2221, Miss = 982, Miss_rate = 0.442, Pending_hits = 293, Reservation_fails = 567
	L1D_cache_core[3]: Access = 2622, Miss = 1073, Miss_rate = 0.409, Pending_hits = 316, Reservation_fails = 517
	L1D_cache_core[4]: Access = 2556, Miss = 1257, Miss_rate = 0.492, Pending_hits = 303, Reservation_fails = 2160
	L1D_cache_core[5]: Access = 2070, Miss = 994, Miss_rate = 0.480, Pending_hits = 348, Reservation_fails = 1220
	L1D_cache_core[6]: Access = 2123, Miss = 1000, Miss_rate = 0.471, Pending_hits = 274, Reservation_fails = 837
	L1D_cache_core[7]: Access = 2351, Miss = 975, Miss_rate = 0.415, Pending_hits = 269, Reservation_fails = 321
	L1D_cache_core[8]: Access = 2124, Miss = 885, Miss_rate = 0.417, Pending_hits = 267, Reservation_fails = 503
	L1D_cache_core[9]: Access = 2455, Miss = 1086, Miss_rate = 0.442, Pending_hits = 270, Reservation_fails = 388
	L1D_cache_core[10]: Access = 2156, Miss = 944, Miss_rate = 0.438, Pending_hits = 238, Reservation_fails = 521
	L1D_cache_core[11]: Access = 2289, Miss = 1087, Miss_rate = 0.475, Pending_hits = 266, Reservation_fails = 1175
	L1D_cache_core[12]: Access = 1985, Miss = 955, Miss_rate = 0.481, Pending_hits = 251, Reservation_fails = 1232
	L1D_cache_core[13]: Access = 2670, Miss = 1154, Miss_rate = 0.432, Pending_hits = 301, Reservation_fails = 1120
	L1D_cache_core[14]: Access = 1544, Miss = 675, Miss_rate = 0.437, Pending_hits = 233, Reservation_fails = 1287
	L1D_total_cache_accesses = 34193
	L1D_total_cache_misses = 15162
	L1D_total_cache_miss_rate = 0.4434
	L1D_total_cache_pending_hits = 4202
	L1D_total_cache_reservation_fails = 12375
	L1D_cache_data_port_util = 0.046
	L1D_cache_fill_port_util = 0.020
L1C_cache:
	L1C_total_cache_accesses = 18795
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0255
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3411
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 14370
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 4200
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 6435
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 6360
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 18315
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3411
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 459
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 2
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 8727
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 6015
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 99512
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 2077
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 11368
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
593, 161, 1012, 567, 552, 606, 135, 524, 135, 135, 135, 148, 135, 135, 593, 541, 105, 105, 118, 105, 561, 105, 131, 105, 537, 524, 118, 537, 105, 105, 511, 537, 552, 958, 135, 148, 148, 567, 135, 148, 135, 135, 148, 135, 135, 148, 135, 135, 
gpgpu_n_tot_thrd_icount = 5699584
gpgpu_n_tot_w_icount = 178112
gpgpu_n_stall_shd_mem = 17520
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 6435
gpgpu_n_mem_write_global = 9188
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 180662
gpgpu_n_store_insn = 9298
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 330833
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3411
gpgpu_stall_shd_mem[c_mem][bk_conf] = 3411
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 14109
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:24717	W0_Idle:119955	W0_Scoreboard:321842	W1:93823	W2:8554	W3:415	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:75320
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 51480 {8:6435,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 367520 {40:9188,}
traffic_breakdown_coretomem[INST_ACC_R] = 720 {8:90,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 875160 {136:6435,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 73504 {8:9188,}
traffic_breakdown_memtocore[INST_ACC_R] = 12240 {136:90,}
maxmrqlatency = 86 
maxdqlatency = 0 
maxmflatency = 522 
averagemflatency = 172 
max_icnt2mem_latency = 388 
max_icnt2sh_latency = 34684 
mrq_lat_table:2573 	104 	202 	287 	156 	64 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	13429 	2206 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	13975 	1111 	145 	129 	302 	66 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	3574 	2522 	353 	1 	0 	0 	0 	1 	6 	22 	464 	8669 	26 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	60 	8 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         1        14        14        32        32        20        20        18        19        23        49         6         6         0         3 
dram[1]:         2         1        14        14        31        31        17        16        18        31        34        25         4         8         3         2 
dram[2]:         2         4        14        14        31        29        35        22        41        54        51        31         3         5         1         2 
dram[3]:         1         3        14        16        34        29        23        16        46        12        12        46         6         3         2         1 
dram[4]:         1         1        14        16        33        28        17        23        39         8        12        16         4         4         2         1 
dram[5]:         1         3        14        16        33        28        17        29        20        31        39        43         2         2         1         3 
maximum service time to same row:
dram[0]:      6103      5480       949       951      2955      5887      2751      5441      2034      7547      8344      3339      4955      6160      1899      6178 
dram[1]:      2354      1132      6101      4671      3877     12193      3924      2096      1497      2613      3050      3210      2366      4621      6472      6143 
dram[2]:      6669      5021      4525      4640      5260      4826      3821      3521      7610      8679      6067      2351      6474      2095      6116      4171 
dram[3]:      6207      6519      6210      4650      6344      2864      2386      4697      5850      6622      2760      5835      2079      5495      5930      5955 
dram[4]:      1156      6092      6100      5112      5658      1701      2954      3306      3856      1841      2116      1176      6199      3103      7062      4681 
dram[5]:      1018      6429      3385       919      6091      1757      1265      8075       887      2425      7950      3453      3575      6493      4135      6421 
average row accesses per activate:
dram[0]:  1.000000  1.000000  7.500000  5.333333  3.909091  5.714286 17.000000  8.142858 22.333334 14.200000  9.250000  8.000000  3.000000  2.200000  2.000000  1.600000 
dram[1]:  1.250000  1.333333  3.500000  3.666667  7.400000  4.444445  7.857143 17.666666 14.200000  7.090909  6.083333  5.692307  1.545455  3.250000  1.666667  1.750000 
dram[2]:  1.500000  1.500000  4.250000  4.000000  5.428571  3.750000  8.000000  6.000000  7.666667 14.400000  7.200000 10.857142  1.777778  2.800000  1.250000  1.500000 
dram[3]:  1.000000  1.750000  2.875000  2.875000 10.250000  5.428571  8.500000  5.500000 13.000000 11.500000 17.500000 11.833333  2.285714  1.666667  1.500000  3.000000 
dram[4]:  1.000000  1.500000  3.142857  2.777778  6.000000  8.500000  6.222222  8.000000  8.111111  9.500000 11.666667 13.800000  1.900000  2.200000  1.250000  2.000000 
dram[5]:  1.500000  1.500000  2.555556  5.000000  9.250000  6.000000 13.000000 10.800000 13.600000 18.500000  8.000000 12.000000  2.500000  1.500000  1.500000  3.000000 
average row locality = 3390/563 = 6.021315
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         6         2        15        16        43        38        36        43        35        38        39        43         8         7         2         8 
dram[1]:         5         4        21        22        36        39        39        36        39        45        41        42        13         9         5         7 
dram[2]:         3        12        17        20        37        43        39        43        38        38        40        42        12         8         5         9 
dram[3]:         2         7        23        23        39        38        35        39        33        37        36        38        12         8         6         6 
dram[4]:         2         3        22        25        40        34        40        39        40        41        38        35        15         9         5         6 
dram[5]:         6         6        23        20        35        41        36        38        36        38        39        39         6         4         6         6 
total reads: 2343
bank skew: 45/2 = 22.50
chip skew: 406/379 = 1.07
number of total write accesses:
dram[0]:         0         0         0         0         0         2        15        14        32        33        35        37         4         4         0         0 
dram[1]:         0         0         0         0         1         1        16        17        32        33        32        32         4         4         0         0 
dram[2]:         0         0         0         0         1         2        17        17        31        34        32        34         4         6         0         0 
dram[3]:         0         0         0         0         2         0        16        16        32        32        34        33         4         2         0         0 
dram[4]:         0         0         0         0         2         0        16        17        33        35        32        34         4         2         0         0 
dram[5]:         0         0         0         0         2         1        16        16        32        36        33        33         4         2         0         0 
total reads: 1047
min_bank_accesses = 0!
chip skew: 178/171 = 1.04
average mf latency per bank:
dram[0]:        801       285       898       894      2008      2054      1092       849       514       387       471       378       539       472       265       325
dram[1]:        324       618       799       764      1914      2263      1020       894       415       442       474       401       443       376       524       293
dram[2]:         92       383      1054       719      2158      2075       934       923       435       387       336       366       443      4407       603       635
dram[3]:        424       360       835       763      2107      2063       916       881       382       401       407       396       326       554       296       267
dram[4]:        501       271       766       723      1958      2311       938       981       444       403       401       387       347       315       392       326
dram[5]:        427       585       722       833      2056      2104      1024       957       420       422       355       346       404       427       377       290
maximum mf latency per bank:
dram[0]:        289       288       353       316       405       358       320       403       301       304       320       314       283       294       268       280
dram[1]:        285       305       398       322       359       433       485       403       303       324       317       362       328       298       282       280
dram[2]:        278       318       398       382       522       503       484       503       296       302       294       320       312       518       301       296
dram[3]:        280       288       518       398       479       411       310       361       301       315       318       314       312       312       288       280
dram[4]:        278       283       479       405       353       373       367       339       305       308       316       291       297       282       282       291
dram[5]:        302       308       324       314       353       382       365       327       288       314       296       317       284       286       298       280

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=45780 n_nop=44698 n_act=82 n_pre=66 n_req=555 n_rd=758 n_write=176 bw_util=0.0408
n_activity=7122 dram_eff=0.2623
bk0: 12a 45607i bk1: 4a 45708i bk2: 30a 45663i bk3: 32a 45573i bk4: 86a 45257i bk5: 76a 45301i bk6: 72a 45337i bk7: 86a 45186i bk8: 70a 45073i bk9: 76a 45084i bk10: 78a 44853i bk11: 86a 44637i bk12: 16a 45582i bk13: 14a 45553i bk14: 4a 45752i bk15: 16a 45633i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.0391219
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=45780 n_nop=44606 n_act=106 n_pre=90 n_req=575 n_rd=806 n_write=172 bw_util=0.04273
n_activity=7571 dram_eff=0.2584
bk0: 10a 45664i bk1: 8a 45697i bk2: 42a 45534i bk3: 44a 45494i bk4: 72a 45456i bk5: 78a 45285i bk6: 78a 45202i bk7: 72a 45253i bk8: 78a 44970i bk9: 90a 44814i bk10: 82a 44773i bk11: 84a 44768i bk12: 26a 45389i bk13: 18a 45550i bk14: 10a 45677i bk15: 14a 45653i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.0454347
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=45780 n_nop=44586 n_act=110 n_pre=94 n_req=584 n_rd=812 n_write=178 bw_util=0.04325
n_activity=7920 dram_eff=0.25
bk0: 6a 45735i bk1: 24a 45540i bk2: 34a 45617i bk3: 40a 45493i bk4: 74a 45409i bk5: 86a 45147i bk6: 78a 45084i bk7: 86a 45046i bk8: 76a 44854i bk9: 76a 45030i bk10: 80a 44854i bk11: 84a 44888i bk12: 24a 45470i bk13: 16a 45548i bk14: 10a 45641i bk15: 18a 45593i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0521844
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=45780 n_nop=44683 n_act=89 n_pre=73 n_req=553 n_rd=764 n_write=171 bw_util=0.04085
n_activity=6995 dram_eff=0.2673
bk0: 4a 45734i bk1: 14a 45675i bk2: 46a 45450i bk3: 46a 45399i bk4: 78a 45490i bk5: 76a 45336i bk6: 70a 45283i bk7: 78a 45093i bk8: 66a 44993i bk9: 74a 44851i bk10: 72a 44869i bk11: 76a 44802i bk12: 24a 45444i bk13: 16a 45490i bk14: 12a 45639i bk15: 12a 45713i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.0551988
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=45780 n_nop=44639 n_act=97 n_pre=81 n_req=569 n_rd=788 n_write=175 bw_util=0.04207
n_activity=7549 dram_eff=0.2551
bk0: 4a 45741i bk1: 6a 45747i bk2: 44a 45520i bk3: 50a 45408i bk4: 80a 45369i bk5: 68a 45401i bk6: 80a 45061i bk7: 78a 45185i bk8: 80a 44934i bk9: 82a 44814i bk10: 76a 44886i bk11: 70a 45010i bk12: 30a 45402i bk13: 18a 45580i bk14: 10a 45655i bk15: 12a 45665i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.062713
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=45780 n_nop=44705 n_act=79 n_pre=63 n_req=554 n_rd=758 n_write=175 bw_util=0.04076
n_activity=7135 dram_eff=0.2615
bk0: 12a 45642i bk1: 12a 45666i bk2: 46a 45454i bk3: 40a 45533i bk4: 70a 45492i bk5: 82a 45312i bk6: 72a 45246i bk7: 76a 45251i bk8: 72a 45053i bk9: 76a 45050i bk10: 78a 44853i bk11: 78a 44864i bk12: 12a 45608i bk13: 8a 45651i bk14: 12a 45663i bk15: 12a 45713i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0484491

========= L2 cache stats =========
L2_cache_bank[0]: Access = 1413, Miss = 184, Miss_rate = 0.130, Pending_hits = 9, Reservation_fails = 227
L2_cache_bank[1]: Access = 1252, Miss = 195, Miss_rate = 0.156, Pending_hits = 10, Reservation_fails = 0
L2_cache_bank[2]: Access = 1324, Miss = 199, Miss_rate = 0.150, Pending_hits = 6, Reservation_fails = 114
L2_cache_bank[3]: Access = 1315, Miss = 204, Miss_rate = 0.155, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[4]: Access = 1297, Miss = 191, Miss_rate = 0.147, Pending_hits = 12, Reservation_fails = 179
L2_cache_bank[5]: Access = 1564, Miss = 215, Miss_rate = 0.137, Pending_hits = 9, Reservation_fails = 100
L2_cache_bank[6]: Access = 1261, Miss = 186, Miss_rate = 0.148, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[7]: Access = 1220, Miss = 196, Miss_rate = 0.161, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[8]: Access = 1293, Miss = 202, Miss_rate = 0.156, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[9]: Access = 1263, Miss = 192, Miss_rate = 0.152, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[10]: Access = 1233, Miss = 187, Miss_rate = 0.152, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[11]: Access = 1293, Miss = 192, Miss_rate = 0.148, Pending_hits = 8, Reservation_fails = 0
L2_total_cache_accesses = 15728
L2_total_cache_misses = 2343
L2_total_cache_miss_rate = 0.1490
L2_total_cache_pending_hits = 84
L2_total_cache_reservation_fails = 620
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 5077
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 20
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1338
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 111
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 8141
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 49
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 998
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 100
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 72
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 12
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 409
L2_cache_data_port_util = 0.069
L2_cache_fill_port_util = 0.023

icnt_total_pkts_mem_to_simt=41858
icnt_total_pkts_simt_to_mem=24916
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 10.4341
	minimum = 6
	maximum = 78
Network latency average = 9.73928
	minimum = 6
	maximum = 60
Slowest packet = 6789
Flit latency average = 8.93391
	minimum = 6
	maximum = 56
Slowest flit = 15287
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0618187
	minimum = 0.0391611 (at node 14)
	maximum = 0.0745679 (at node 4)
Accepted packet rate average = 0.0618187
	minimum = 0.0391611 (at node 14)
	maximum = 0.0745679 (at node 4)
Injected flit rate average = 0.129789
	minimum = 0.0620105 (at node 14)
	maximum = 0.197683 (at node 20)
Accepted flit rate average= 0.129789
	minimum = 0.104408 (at node 14)
	maximum = 0.211276 (at node 4)
Injected packet length average = 2.09951
Accepted packet length average = 2.09951
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 14.5465 (5 samples)
	minimum = 6 (5 samples)
	maximum = 89.8 (5 samples)
Network latency average = 11.615 (5 samples)
	minimum = 6 (5 samples)
	maximum = 67.2 (5 samples)
Flit latency average = 10.9031 (5 samples)
	minimum = 6 (5 samples)
	maximum = 64.6 (5 samples)
Fragmentation average = 0 (5 samples)
	minimum = 0 (5 samples)
	maximum = 0 (5 samples)
Injected packet rate average = 0.0293936 (5 samples)
	minimum = 0.0180138 (5 samples)
	maximum = 0.0666151 (5 samples)
Accepted packet rate average = 0.0293936 (5 samples)
	minimum = 0.0180138 (5 samples)
	maximum = 0.0666151 (5 samples)
Injected flit rate average = 0.0616371 (5 samples)
	minimum = 0.0280185 (5 samples)
	maximum = 0.138419 (5 samples)
Accepted flit rate average = 0.0616371 (5 samples)
	minimum = 0.0406993 (5 samples)
	maximum = 0.150795 (5 samples)
Injected packet size average = 2.09696 (5 samples)
Accepted packet size average = 2.09696 (5 samples)
Hops average = 1 (5 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 22 sec (22 sec)
gpgpu_simulation_rate = 107153 (inst/sec)
gpgpu_simulation_rate = 1576 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x4017d8 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (63,1,1) blockDim = (512,1,1) 
kernel '_Z7Kernel2PbS_S_S_i' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 9 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 3, limited by: threads
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,34685)
GPGPU-Sim uArch: Shader 10 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,34685)
GPGPU-Sim uArch: Shader 11 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,34685)
GPGPU-Sim uArch: Shader 12 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,34685)
GPGPU-Sim uArch: Shader 13 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,34685)
GPGPU-Sim uArch: Shader 14 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,34685)
GPGPU-Sim uArch: Shader 0 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,34685)
GPGPU-Sim uArch: Shader 1 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,34685)
GPGPU-Sim uArch: Shader 2 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,34685)
GPGPU-Sim uArch: Shader 3 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,34685)
GPGPU-Sim uArch: Shader 4 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,34685)
GPGPU-Sim uArch: Shader 5 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,34685)
GPGPU-Sim uArch: Shader 6 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,34685)
GPGPU-Sim uArch: Shader 7 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,34685)
GPGPU-Sim uArch: Shader 8 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,34685)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,34685)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,34685)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,34685)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,34685)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,34685)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,34685)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,34685)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,34685)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,34685)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,34685)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,34685)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,34685)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,34685)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,34685)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,34685)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,34685)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,34685)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,34685)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,34685)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,34685)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,34685)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,34685)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,34685)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,34685)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,34685)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,34685)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,34685)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,34685)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,34685)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,34685)
GPGPU-Sim PTX: 2600000 instructions simulated : ctaid=(7,0,0) tid=(175,0,0)
GPGPU-Sim PTX: 2700000 instructions simulated : ctaid=(6,0,0) tid=(303,0,0)
GPGPU-Sim PTX: 2800000 instructions simulated : ctaid=(1,0,0) tid=(15,0,0)
GPGPU-Sim uArch: cycles simulated: 35185  inst.: 2662811 (ipc=610.9) sim_rate=115774 (inst/sec) elapsed = 0:0:00:23 / Tue Apr 16 16:55:50 2019
GPGPU-Sim uArch: cycles simulated: 35685  inst.: 2678305 (ipc=320.9) sim_rate=111596 (inst/sec) elapsed = 0:0:00:24 / Tue Apr 16 16:55:51 2019
GPGPU-Sim uArch: Shader 10 finished CTA #0 (1492,34685), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1493,34685)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (1702,34685), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (1702,34685), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1703,34685)
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1703,34685)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (1867,34685), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1868,34685)
GPGPU-Sim PTX: 2900000 instructions simulated : ctaid=(48,0,0) tid=(457,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (1897,34685), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1898,34685)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (1910,34685), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1911,34685)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (1987,34685), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (1987,34685), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1988,34685)
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1988,34685)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (2097,34685), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(2098,34685)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (2139,34685), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(2140,34685)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (2204,34685), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(2205,34685)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (2231,34685), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2232,34685)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (2303,34685), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2304,34685)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (2351,34685), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(2352,34685)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (2417,34685), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2418,34685)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (2429,34685), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2430,34685)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (2489,34685), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2490,34685)
GPGPU-Sim uArch: cycles simulated: 37185  inst.: 2768172 (ipc=164.3) sim_rate=110726 (inst/sec) elapsed = 0:0:00:25 / Tue Apr 16 16:55:52 2019
GPGPU-Sim uArch: Shader 3 finished CTA #0 (2534,34685), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(2535,34685)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (2594,34685), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (2610,34685), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (2660,34685), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (2665,34685), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (2675,34685), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (2687,34685), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (2697,34685), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #0 (2751,34685), 2 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #2 (2796,34685), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (2811,34685), 2 CTAs running
GPGPU-Sim PTX: 3000000 instructions simulated : ctaid=(54,0,0) tid=(346,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (2916,34685), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (2985,34685), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (3038,34685), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (3050,34685), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (3152,34685), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (3154,34685), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (3170,34685), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (3185,34685), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (3227,34685), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (3286,34685), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (3461,34685), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 38185  inst.: 2832722 (ipc=135.8) sim_rate=108950 (inst/sec) elapsed = 0:0:00:26 / Tue Apr 16 16:55:53 2019
GPGPU-Sim uArch: Shader 14 finished CTA #2 (3536,34685), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #0 (3587,34685), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (3617,34685), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 6 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 6 finished CTA #2 (3635,34685), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 6 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 2 finished CTA #0 (3688,34685), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 6 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 3 finished CTA #0 (3763,34685), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 6 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 11 finished CTA #0 (3787,34685), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 6 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 5 finished CTA #2 (3799,34685), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (3838,34685), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (3875,34685), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 6 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 9 finished CTA #2 (3875,34685), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (3909,34685), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 6 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 1 finished CTA #0 (3950,34685), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #0 (3989,34685), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 6 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 13 finished CTA #0 (4002,34685), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (4041,34685), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (4047,34685), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #0 (4158,34685), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 6 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 10 finished CTA #1 (4188,34685), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 6 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 12 finished CTA #0 (4203,34685), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 6 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 7 finished CTA #1 (4209,34685), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 6 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 9 finished CTA #0 (4212,34685), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 6 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 1 finished CTA #1 (4239,34685), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 6 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 13 finished CTA #1 (4347,34685), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 6 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: GPU detected kernel '_Z7Kernel2PbS_S_S_i' finished on shader 13.
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 6 
gpu_sim_cycle = 4348
gpu_sim_insn = 492696
gpu_ipc =     113.3155
gpu_tot_sim_cycle = 39033
gpu_tot_sim_insn = 2850081
gpu_tot_ipc =      73.0172
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 412
gpu_stall_icnt2sh    = 4290
gpu_total_sim_rate=109618

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 115519
	L1I_total_cache_misses = 2077
	L1I_total_cache_miss_rate = 0.0180
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 11368
L1D_cache:
	L1D_cache_core[0]: Access = 2944, Miss = 1312, Miss_rate = 0.446, Pending_hits = 343, Reservation_fails = 2657
	L1D_cache_core[1]: Access = 2719, Miss = 1278, Miss_rate = 0.470, Pending_hits = 322, Reservation_fails = 2951
	L1D_cache_core[2]: Access = 2541, Miss = 1232, Miss_rate = 0.485, Pending_hits = 339, Reservation_fails = 2793
	L1D_cache_core[3]: Access = 2882, Miss = 1273, Miss_rate = 0.442, Pending_hits = 358, Reservation_fails = 3067
	L1D_cache_core[4]: Access = 2952, Miss = 1567, Miss_rate = 0.531, Pending_hits = 360, Reservation_fails = 4418
	L1D_cache_core[5]: Access = 2390, Miss = 1244, Miss_rate = 0.521, Pending_hits = 392, Reservation_fails = 3903
	L1D_cache_core[6]: Access = 2355, Miss = 1183, Miss_rate = 0.502, Pending_hits = 310, Reservation_fails = 3297
	L1D_cache_core[7]: Access = 2743, Miss = 1280, Miss_rate = 0.467, Pending_hits = 325, Reservation_fails = 2934
	L1D_cache_core[8]: Access = 2436, Miss = 1125, Miss_rate = 0.462, Pending_hits = 310, Reservation_fails = 3034
	L1D_cache_core[9]: Access = 2767, Miss = 1330, Miss_rate = 0.481, Pending_hits = 314, Reservation_fails = 3166
	L1D_cache_core[10]: Access = 2552, Miss = 1254, Miss_rate = 0.491, Pending_hits = 294, Reservation_fails = 3201
	L1D_cache_core[11]: Access = 2601, Miss = 1328, Miss_rate = 0.511, Pending_hits = 307, Reservation_fails = 3507
	L1D_cache_core[12]: Access = 2301, Miss = 1201, Miss_rate = 0.522, Pending_hits = 295, Reservation_fails = 4002
	L1D_cache_core[13]: Access = 3066, Miss = 1464, Miss_rate = 0.477, Pending_hits = 351, Reservation_fails = 3885
	L1D_cache_core[14]: Access = 1856, Miss = 921, Miss_rate = 0.496, Pending_hits = 277, Reservation_fails = 3655
	L1D_total_cache_accesses = 39105
	L1D_total_cache_misses = 18992
	L1D_total_cache_miss_rate = 0.4857
	L1D_total_cache_pending_hits = 4897
	L1D_total_cache_reservation_fails = 50470
	L1D_cache_data_port_util = 0.040
	L1D_cache_fill_port_util = 0.018
L1C_cache:
	L1C_total_cache_accesses = 23737
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0202
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3411
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 14387
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 4888
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 6730
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 9145
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 23257
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3411
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 829
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 9
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 12262
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 41325
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 113442
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 2077
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 11368
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
621, 189, 1040, 595, 580, 634, 163, 552, 163, 163, 163, 176, 163, 163, 621, 569, 133, 133, 146, 133, 589, 133, 159, 120, 565, 552, 146, 565, 133, 133, 539, 565, 580, 986, 163, 176, 176, 595, 163, 176, 163, 163, 176, 163, 163, 176, 163, 163, 
gpgpu_n_tot_thrd_icount = 6588480
gpgpu_n_tot_w_icount = 205890
gpgpu_n_stall_shd_mem = 55615
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 6730
gpgpu_n_mem_write_global = 13100
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 212662
gpgpu_n_store_insn = 23514
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 405751
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3411
gpgpu_stall_shd_mem[c_mem][bk_conf] = 3411
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 52204
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:88476	W0_Idle:137171	W0_Scoreboard:332757	W1:94941	W2:11024	W3:3366	W4:2444	W5:1976	W6:949	W7:572	W8:169	W9:65	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:90384
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 53840 {8:6730,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 524000 {40:13100,}
traffic_breakdown_coretomem[INST_ACC_R] = 720 {8:90,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 915280 {136:6730,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 104800 {8:13100,}
traffic_breakdown_memtocore[INST_ACC_R] = 12240 {136:90,}
maxmrqlatency = 86 
maxdqlatency = 0 
maxmflatency = 661 
averagemflatency = 203 
max_icnt2mem_latency = 531 
max_icnt2sh_latency = 39032 
mrq_lat_table:2573 	104 	202 	287 	156 	64 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	14407 	5351 	87 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	14286 	1239 	285 	556 	2542 	1025 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	3716 	2663 	365 	1 	0 	0 	0 	1 	6 	22 	464 	8669 	3938 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	62 	15 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         1        14        14        32        32        20        20        18        19        23        49         6         6         0         3 
dram[1]:         2         1        14        14        31        31        17        16        18        31        34        25         4         8         3         2 
dram[2]:         2         4        14        14        31        29        35        22        41        54        51        31         3         5         1         2 
dram[3]:         1         3        14        16        34        29        23        16        46        12        12        46         6         3         2         1 
dram[4]:         1         1        14        16        33        28        17        23        39         8        12        16         4         4         2         1 
dram[5]:         1         3        14        16        33        28        17        29        20        31        39        43         2         2         1         3 
maximum service time to same row:
dram[0]:      6103      5480       949       951      2955      5887      2751      5441      2034      7547      8344      3339      4955      6160      1899      6178 
dram[1]:      2354      1132      6101      4671      3877     12193      3924      2096      1497      2613      3050      3210      2366      4621      6472      6143 
dram[2]:      6669      5021      4525      4640      5260      4826      3821      3521      7610      8679      6067      2351      6474      2095      6116      4171 
dram[3]:      6207      6519      6210      4650      6344      2864      2386      4697      5850      6622      2760      5835      2079      5495      5930      5955 
dram[4]:      1156      6092      6100      5112      5658      1701      2954      3306      3856      1841      2116      1176      6199      3103      7062      4681 
dram[5]:      1018      6429      3385       919      6091      1757      1265      8075       887      2425      7950      3453      3575      6493      4135      6421 
average row accesses per activate:
dram[0]:  1.000000  1.000000  7.500000  5.333333  3.909091  5.714286 17.000000  8.142858 22.333334 14.200000  9.250000  8.000000  3.000000  2.200000  2.000000  1.600000 
dram[1]:  1.250000  1.333333  3.500000  3.666667  7.400000  4.444445  7.857143 17.666666 14.200000  7.090909  6.083333  5.692307  1.545455  3.250000  1.666667  1.750000 
dram[2]:  1.500000  1.500000  4.250000  4.000000  5.428571  3.750000  8.000000  6.000000  7.666667 14.400000  7.200000 10.857142  1.777778  2.800000  1.250000  1.500000 
dram[3]:  1.000000  1.750000  2.875000  2.875000 10.250000  5.428571  8.500000  5.500000 13.000000 11.500000 17.500000 11.833333  2.285714  1.666667  1.500000  3.000000 
dram[4]:  1.000000  1.500000  3.142857  2.777778  6.000000  8.500000  6.222222  8.000000  8.111111  9.500000 11.666667 13.800000  1.900000  2.200000  1.250000  2.000000 
dram[5]:  1.500000  1.500000  2.555556  5.000000  9.250000  6.000000 13.000000 10.800000 13.600000 18.500000  8.000000 12.000000  2.500000  1.500000  1.500000  3.000000 
average row locality = 3390/563 = 6.021315
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         6         2        15        16        43        38        36        43        35        38        39        43         8         7         2         8 
dram[1]:         5         4        21        22        36        39        39        36        39        45        41        42        13         9         5         7 
dram[2]:         3        12        17        20        37        43        39        43        38        38        40        42        12         8         5         9 
dram[3]:         2         7        23        23        39        38        35        39        33        37        36        38        12         8         6         6 
dram[4]:         2         3        22        25        40        34        40        39        40        41        38        35        15         9         5         6 
dram[5]:         6         6        23        20        35        41        36        38        36        38        39        39         6         4         6         6 
total reads: 2343
bank skew: 45/2 = 22.50
chip skew: 406/379 = 1.07
number of total write accesses:
dram[0]:         0         0         0         0         0         2        15        14        32        33        35        37         4         4         0         0 
dram[1]:         0         0         0         0         1         1        16        17        32        33        32        32         4         4         0         0 
dram[2]:         0         0         0         0         1         2        17        17        31        34        32        34         4         6         0         0 
dram[3]:         0         0         0         0         2         0        16        16        32        32        34        33         4         2         0         0 
dram[4]:         0         0         0         0         2         0        16        17        33        35        32        34         4         2         0         0 
dram[5]:         0         0         0         0         2         1        16        16        32        36        33        33         4         2         0         0 
total reads: 1047
min_bank_accesses = 0!
chip skew: 178/171 = 1.04
average mf latency per bank:
dram[0]:        801       285      2047      1964      3028      3164      1452      1251       514       387       471       378       539       472       265       325
dram[1]:        324       618      1563      1454      3242      3319      1424      1254       415       442       474       401       443       376       524       293
dram[2]:         92       383      2030      1793      3341      3273      1330      1323       435       387       336       366       443     27987       603       635
dram[3]:        424       360      1685      1576      3328      3224      1268      1204       382       401       407       396       326       554       296       267
dram[4]:        501       271      1740      1673      2974      3605      1258      1314       444       403       401       387       347       315       392       326
dram[5]:        427       585      1380      1704      3214      3096      1387      1319       420       422       355       346       404       427       377       290
maximum mf latency per bank:
dram[0]:        289       288       456       406       484       454       400       498       301       304       320       314       283       294       268       280
dram[1]:        285       305       451       412       547       490       529       537       303       324       317       362       328       298       282       280
dram[2]:        278       318       490       487       589       661       529       530       296       302       294       320       312       661       301       296
dram[3]:        280       288       585       628       536       536       466       403       301       315       318       314       312       312       288       280
dram[4]:        278       283       628       574       478       441       385       432       305       308       316       291       297       282       282       291
dram[5]:        302       308       404       406       442       406       442       492       288       314       296       317       284       286       298       280

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=51519 n_nop=50437 n_act=82 n_pre=66 n_req=555 n_rd=758 n_write=176 bw_util=0.03626
n_activity=7122 dram_eff=0.2623
bk0: 12a 51346i bk1: 4a 51447i bk2: 30a 51402i bk3: 32a 51312i bk4: 86a 50996i bk5: 76a 51040i bk6: 72a 51076i bk7: 86a 50925i bk8: 70a 50812i bk9: 76a 50823i bk10: 78a 50592i bk11: 86a 50376i bk12: 16a 51321i bk13: 14a 51292i bk14: 4a 51491i bk15: 16a 51372i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.0347639
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=51519 n_nop=50345 n_act=106 n_pre=90 n_req=575 n_rd=806 n_write=172 bw_util=0.03797
n_activity=7571 dram_eff=0.2584
bk0: 10a 51403i bk1: 8a 51436i bk2: 42a 51273i bk3: 44a 51233i bk4: 72a 51195i bk5: 78a 51024i bk6: 78a 50941i bk7: 72a 50992i bk8: 78a 50709i bk9: 90a 50553i bk10: 82a 50512i bk11: 84a 50507i bk12: 26a 51128i bk13: 18a 51289i bk14: 10a 51416i bk15: 14a 51392i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.0403735
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=51519 n_nop=50325 n_act=110 n_pre=94 n_req=584 n_rd=812 n_write=178 bw_util=0.03843
n_activity=7920 dram_eff=0.25
bk0: 6a 51474i bk1: 24a 51279i bk2: 34a 51356i bk3: 40a 51232i bk4: 74a 51148i bk5: 86a 50886i bk6: 78a 50823i bk7: 86a 50785i bk8: 76a 50593i bk9: 76a 50769i bk10: 80a 50593i bk11: 84a 50627i bk12: 24a 51209i bk13: 16a 51287i bk14: 10a 51380i bk15: 18a 51332i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0463712
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=51519 n_nop=50422 n_act=89 n_pre=73 n_req=553 n_rd=764 n_write=171 bw_util=0.0363
n_activity=6995 dram_eff=0.2673
bk0: 4a 51473i bk1: 14a 51414i bk2: 46a 51189i bk3: 46a 51138i bk4: 78a 51229i bk5: 76a 51075i bk6: 70a 51022i bk7: 78a 50832i bk8: 66a 50732i bk9: 74a 50590i bk10: 72a 50608i bk11: 76a 50541i bk12: 24a 51183i bk13: 16a 51229i bk14: 12a 51378i bk15: 12a 51452i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.0490499
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=51519 n_nop=50378 n_act=97 n_pre=81 n_req=569 n_rd=788 n_write=175 bw_util=0.03738
n_activity=7549 dram_eff=0.2551
bk0: 4a 51480i bk1: 6a 51486i bk2: 44a 51259i bk3: 50a 51147i bk4: 80a 51108i bk5: 68a 51140i bk6: 80a 50800i bk7: 78a 50924i bk8: 80a 50673i bk9: 82a 50553i bk10: 76a 50625i bk11: 70a 50749i bk12: 30a 51141i bk13: 18a 51319i bk14: 10a 51394i bk15: 12a 51404i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.055727
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=51519 n_nop=50444 n_act=79 n_pre=63 n_req=554 n_rd=758 n_write=175 bw_util=0.03622
n_activity=7135 dram_eff=0.2615
bk0: 12a 51381i bk1: 12a 51405i bk2: 46a 51193i bk3: 40a 51272i bk4: 70a 51231i bk5: 82a 51051i bk6: 72a 50985i bk7: 76a 50990i bk8: 72a 50792i bk9: 76a 50789i bk10: 78a 50592i bk11: 78a 50603i bk12: 12a 51347i bk13: 8a 51390i bk14: 12a 51402i bk15: 12a 51452i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0430521

========= L2 cache stats =========
L2_cache_bank[0]: Access = 1679, Miss = 184, Miss_rate = 0.110, Pending_hits = 9, Reservation_fails = 227
L2_cache_bank[1]: Access = 1522, Miss = 195, Miss_rate = 0.128, Pending_hits = 10, Reservation_fails = 0
L2_cache_bank[2]: Access = 1592, Miss = 199, Miss_rate = 0.125, Pending_hits = 6, Reservation_fails = 114
L2_cache_bank[3]: Access = 1576, Miss = 204, Miss_rate = 0.129, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[4]: Access = 1558, Miss = 191, Miss_rate = 0.123, Pending_hits = 12, Reservation_fails = 179
L2_cache_bank[5]: Access = 2810, Miss = 215, Miss_rate = 0.077, Pending_hits = 9, Reservation_fails = 100
L2_cache_bank[6]: Access = 1527, Miss = 186, Miss_rate = 0.122, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[7]: Access = 1493, Miss = 196, Miss_rate = 0.131, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[8]: Access = 1561, Miss = 202, Miss_rate = 0.129, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[9]: Access = 1542, Miss = 192, Miss_rate = 0.125, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[10]: Access = 1504, Miss = 187, Miss_rate = 0.124, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[11]: Access = 1571, Miss = 192, Miss_rate = 0.122, Pending_hits = 8, Reservation_fails = 0
L2_total_cache_accesses = 19935
L2_total_cache_misses = 2343
L2_total_cache_miss_rate = 0.1175
L2_total_cache_pending_hits = 84
L2_total_cache_reservation_fails = 620
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 5372
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 20
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1338
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 111
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 12053
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 49
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 998
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 100
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 72
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 12
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 409
L2_cache_data_port_util = 0.072
L2_cache_fill_port_util = 0.020

icnt_total_pkts_mem_to_simt=47245
icnt_total_pkts_simt_to_mem=33035
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 51.7681
	minimum = 6
	maximum = 315
Network latency average = 28.6427
	minimum = 6
	maximum = 182
Slowest packet = 32000
Flit latency average = 33.1826
	minimum = 6
	maximum = 181
Slowest flit = 70159
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0716719
	minimum = 0.0450782 (at node 6)
	maximum = 0.286569 (at node 20)
Accepted packet rate average = 0.0716719
	minimum = 0.0450782 (at node 6)
	maximum = 0.286569 (at node 20)
Injected flit rate average = 0.115047
	minimum = 0.0802668 (at node 18)
	maximum = 0.308648 (at node 20)
Accepted flit rate average= 0.115047
	minimum = 0.0561178 (at node 6)
	maximum = 0.567617 (at node 20)
Injected packet length average = 1.60518
Accepted packet length average = 1.60518
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 20.7501 (6 samples)
	minimum = 6 (6 samples)
	maximum = 127.333 (6 samples)
Network latency average = 14.453 (6 samples)
	minimum = 6 (6 samples)
	maximum = 86.3333 (6 samples)
Flit latency average = 14.6163 (6 samples)
	minimum = 6 (6 samples)
	maximum = 84 (6 samples)
Fragmentation average = 0 (6 samples)
	minimum = 0 (6 samples)
	maximum = 0 (6 samples)
Injected packet rate average = 0.03644 (6 samples)
	minimum = 0.0225245 (6 samples)
	maximum = 0.103274 (6 samples)
Accepted packet rate average = 0.03644 (6 samples)
	minimum = 0.0225245 (6 samples)
	maximum = 0.103274 (6 samples)
Injected flit rate average = 0.0705387 (6 samples)
	minimum = 0.0367265 (6 samples)
	maximum = 0.166791 (6 samples)
Accepted flit rate average = 0.0705387 (6 samples)
	minimum = 0.0432691 (6 samples)
	maximum = 0.220266 (6 samples)
Injected packet size average = 1.93575 (6 samples)
Accepted packet size average = 1.93575 (6 samples)
Hops average = 1 (6 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 26 sec (26 sec)
gpgpu_simulation_rate = 109618 (inst/sec)
gpgpu_simulation_rate = 1501 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x40169c (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (63,1,1) blockDim = (512,1,1) 
kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 4 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 3, limited by: threads
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,39033)
GPGPU-Sim uArch: Shader 5 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,39033)
GPGPU-Sim uArch: Shader 6 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,39033)
GPGPU-Sim uArch: Shader 7 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,39033)
GPGPU-Sim uArch: Shader 8 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,39033)
GPGPU-Sim uArch: Shader 9 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,39033)
GPGPU-Sim uArch: Shader 10 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,39033)
GPGPU-Sim uArch: Shader 11 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,39033)
GPGPU-Sim uArch: Shader 12 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,39033)
GPGPU-Sim uArch: Shader 13 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,39033)
GPGPU-Sim uArch: Shader 14 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,39033)
GPGPU-Sim uArch: Shader 0 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,39033)
GPGPU-Sim uArch: Shader 1 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,39033)
GPGPU-Sim uArch: Shader 2 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,39033)
GPGPU-Sim uArch: Shader 3 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,39033)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,39033)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,39033)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,39033)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,39033)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,39033)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,39033)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,39033)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,39033)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,39033)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,39033)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,39033)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,39033)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,39033)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,39033)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,39033)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,39033)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,39033)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,39033)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,39033)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,39033)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,39033)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,39033)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,39033)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,39033)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,39033)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,39033)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,39033)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,39033)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,39033)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,39033)
GPGPU-Sim PTX: 3100000 instructions simulated : ctaid=(2,0,0) tid=(245,0,0)
GPGPU-Sim PTX: 3200000 instructions simulated : ctaid=(12,0,0) tid=(405,0,0)
GPGPU-Sim PTX: 3300000 instructions simulated : ctaid=(32,0,0) tid=(53,0,0)
GPGPU-Sim uArch: cycles simulated: 39533  inst.: 3152625 (ipc=605.1) sim_rate=112593 (inst/sec) elapsed = 0:0:00:28 / Tue Apr 16 16:55:55 2019
GPGPU-Sim PTX: 3400000 instructions simulated : ctaid=(4,0,0) tid=(4,0,0)
GPGPU-Sim uArch: cycles simulated: 41033  inst.: 3173407 (ipc=161.7) sim_rate=109427 (inst/sec) elapsed = 0:0:00:29 / Tue Apr 16 16:55:56 2019
GPGPU-Sim uArch: cycles simulated: 42033  inst.: 3183577 (ipc=111.2) sim_rate=106119 (inst/sec) elapsed = 0:0:00:30 / Tue Apr 16 16:55:57 2019
GPGPU-Sim uArch: cycles simulated: 43033  inst.: 3193058 (ipc=85.7) sim_rate=103001 (inst/sec) elapsed = 0:0:00:31 / Tue Apr 16 16:55:58 2019
GPGPU-Sim uArch: cycles simulated: 44033  inst.: 3203422 (ipc=70.7) sim_rate=100106 (inst/sec) elapsed = 0:0:00:32 / Tue Apr 16 16:55:59 2019
GPGPU-Sim uArch: cycles simulated: 45533  inst.: 3217700 (ipc=56.6) sim_rate=97506 (inst/sec) elapsed = 0:0:00:33 / Tue Apr 16 16:56:00 2019
GPGPU-Sim uArch: cycles simulated: 46533  inst.: 3227475 (ipc=50.3) sim_rate=94925 (inst/sec) elapsed = 0:0:00:34 / Tue Apr 16 16:56:01 2019
GPGPU-Sim uArch: cycles simulated: 47533  inst.: 3237353 (ipc=45.6) sim_rate=92495 (inst/sec) elapsed = 0:0:00:35 / Tue Apr 16 16:56:02 2019
GPGPU-Sim uArch: cycles simulated: 48533  inst.: 3247802 (ipc=41.9) sim_rate=90216 (inst/sec) elapsed = 0:0:00:36 / Tue Apr 16 16:56:03 2019
GPGPU-Sim uArch: cycles simulated: 50033  inst.: 3262863 (ipc=37.5) sim_rate=88185 (inst/sec) elapsed = 0:0:00:37 / Tue Apr 16 16:56:04 2019
GPGPU-Sim PTX: 3500000 instructions simulated : ctaid=(4,0,0) tid=(8,0,0)
GPGPU-Sim uArch: cycles simulated: 51033  inst.: 3273484 (ipc=35.3) sim_rate=86144 (inst/sec) elapsed = 0:0:00:38 / Tue Apr 16 16:56:05 2019
GPGPU-Sim uArch: cycles simulated: 52033  inst.: 3282981 (ipc=33.3) sim_rate=84179 (inst/sec) elapsed = 0:0:00:39 / Tue Apr 16 16:56:06 2019
GPGPU-Sim uArch: cycles simulated: 53033  inst.: 3292646 (ipc=31.6) sim_rate=82316 (inst/sec) elapsed = 0:0:00:40 / Tue Apr 16 16:56:07 2019
GPGPU-Sim uArch: cycles simulated: 54533  inst.: 3308431 (ipc=29.6) sim_rate=80693 (inst/sec) elapsed = 0:0:00:41 / Tue Apr 16 16:56:08 2019
GPGPU-Sim uArch: cycles simulated: 55533  inst.: 3318448 (ipc=28.4) sim_rate=79010 (inst/sec) elapsed = 0:0:00:42 / Tue Apr 16 16:56:09 2019
GPGPU-Sim uArch: cycles simulated: 56533  inst.: 3328380 (ipc=27.3) sim_rate=77404 (inst/sec) elapsed = 0:0:00:43 / Tue Apr 16 16:56:10 2019
GPGPU-Sim uArch: cycles simulated: 58033  inst.: 3343219 (ipc=26.0) sim_rate=75982 (inst/sec) elapsed = 0:0:00:44 / Tue Apr 16 16:56:11 2019
GPGPU-Sim uArch: cycles simulated: 59033  inst.: 3352642 (ipc=25.1) sim_rate=74503 (inst/sec) elapsed = 0:0:00:45 / Tue Apr 16 16:56:12 2019
GPGPU-Sim uArch: cycles simulated: 60033  inst.: 3362213 (ipc=24.4) sim_rate=73091 (inst/sec) elapsed = 0:0:00:46 / Tue Apr 16 16:56:13 2019
GPGPU-Sim PTX: 3600000 instructions simulated : ctaid=(24,0,0) tid=(275,0,0)
GPGPU-Sim uArch: cycles simulated: 61533  inst.: 3378004 (ipc=23.5) sim_rate=71872 (inst/sec) elapsed = 0:0:00:47 / Tue Apr 16 16:56:14 2019
GPGPU-Sim uArch: cycles simulated: 62533  inst.: 3386730 (ipc=22.8) sim_rate=70556 (inst/sec) elapsed = 0:0:00:48 / Tue Apr 16 16:56:15 2019
GPGPU-Sim uArch: cycles simulated: 63533  inst.: 3397910 (ipc=22.4) sim_rate=69345 (inst/sec) elapsed = 0:0:00:49 / Tue Apr 16 16:56:16 2019
GPGPU-Sim uArch: cycles simulated: 65033  inst.: 3412584 (ipc=21.6) sim_rate=68251 (inst/sec) elapsed = 0:0:00:50 / Tue Apr 16 16:56:17 2019
GPGPU-Sim uArch: cycles simulated: 66033  inst.: 3422630 (ipc=21.2) sim_rate=67110 (inst/sec) elapsed = 0:0:00:51 / Tue Apr 16 16:56:18 2019
GPGPU-Sim uArch: cycles simulated: 67033  inst.: 3431471 (ipc=20.8) sim_rate=65989 (inst/sec) elapsed = 0:0:00:52 / Tue Apr 16 16:56:19 2019
GPGPU-Sim uArch: cycles simulated: 68033  inst.: 3441183 (ipc=20.4) sim_rate=64927 (inst/sec) elapsed = 0:0:00:53 / Tue Apr 16 16:56:20 2019
GPGPU-Sim uArch: cycles simulated: 69533  inst.: 3456324 (ipc=19.9) sim_rate=64006 (inst/sec) elapsed = 0:0:00:54 / Tue Apr 16 16:56:21 2019
GPGPU-Sim PTX: 3700000 instructions simulated : ctaid=(15,0,0) tid=(285,0,0)
GPGPU-Sim uArch: cycles simulated: 70533  inst.: 3465814 (ipc=19.5) sim_rate=63014 (inst/sec) elapsed = 0:0:00:55 / Tue Apr 16 16:56:22 2019
GPGPU-Sim uArch: cycles simulated: 71533  inst.: 3476090 (ipc=19.3) sim_rate=62073 (inst/sec) elapsed = 0:0:00:56 / Tue Apr 16 16:56:23 2019
GPGPU-Sim uArch: cycles simulated: 73033  inst.: 3491225 (ipc=18.9) sim_rate=61249 (inst/sec) elapsed = 0:0:00:57 / Tue Apr 16 16:56:24 2019
GPGPU-Sim uArch: cycles simulated: 74033  inst.: 3501513 (ipc=18.6) sim_rate=60370 (inst/sec) elapsed = 0:0:00:58 / Tue Apr 16 16:56:25 2019
GPGPU-Sim uArch: cycles simulated: 75033  inst.: 3511397 (ipc=18.4) sim_rate=59515 (inst/sec) elapsed = 0:0:00:59 / Tue Apr 16 16:56:26 2019
GPGPU-Sim uArch: cycles simulated: 76033  inst.: 3521631 (ipc=18.1) sim_rate=58693 (inst/sec) elapsed = 0:0:01:00 / Tue Apr 16 16:56:27 2019
GPGPU-Sim uArch: cycles simulated: 77533  inst.: 3536561 (ipc=17.8) sim_rate=57976 (inst/sec) elapsed = 0:0:01:01 / Tue Apr 16 16:56:28 2019
GPGPU-Sim uArch: cycles simulated: 78533  inst.: 3546835 (ipc=17.6) sim_rate=57207 (inst/sec) elapsed = 0:0:01:02 / Tue Apr 16 16:56:29 2019
GPGPU-Sim PTX: 3800000 instructions simulated : ctaid=(34,0,0) tid=(214,0,0)
GPGPU-Sim uArch: cycles simulated: 79533  inst.: 3557094 (ipc=17.5) sim_rate=56461 (inst/sec) elapsed = 0:0:01:03 / Tue Apr 16 16:56:30 2019
GPGPU-Sim uArch: cycles simulated: 81033  inst.: 3572415 (ipc=17.2) sim_rate=55818 (inst/sec) elapsed = 0:0:01:04 / Tue Apr 16 16:56:31 2019
GPGPU-Sim uArch: cycles simulated: 82033  inst.: 3584396 (ipc=17.1) sim_rate=55144 (inst/sec) elapsed = 0:0:01:05 / Tue Apr 16 16:56:32 2019
GPGPU-Sim uArch: cycles simulated: 83033  inst.: 3594455 (ipc=16.9) sim_rate=54461 (inst/sec) elapsed = 0:0:01:06 / Tue Apr 16 16:56:33 2019
GPGPU-Sim uArch: cycles simulated: 84033  inst.: 3604462 (ipc=16.8) sim_rate=53797 (inst/sec) elapsed = 0:0:01:07 / Tue Apr 16 16:56:34 2019
GPGPU-Sim uArch: cycles simulated: 85533  inst.: 3619209 (ipc=16.5) sim_rate=53223 (inst/sec) elapsed = 0:0:01:08 / Tue Apr 16 16:56:35 2019
GPGPU-Sim uArch: cycles simulated: 86533  inst.: 3629461 (ipc=16.4) sim_rate=52600 (inst/sec) elapsed = 0:0:01:09 / Tue Apr 16 16:56:36 2019
GPGPU-Sim uArch: cycles simulated: 87533  inst.: 3639445 (ipc=16.3) sim_rate=51992 (inst/sec) elapsed = 0:0:01:10 / Tue Apr 16 16:56:37 2019
GPGPU-Sim uArch: cycles simulated: 88533  inst.: 3650249 (ipc=16.2) sim_rate=51411 (inst/sec) elapsed = 0:0:01:11 / Tue Apr 16 16:56:38 2019
GPGPU-Sim PTX: 3900000 instructions simulated : ctaid=(18,0,0) tid=(201,0,0)
GPGPU-Sim uArch: cycles simulated: 90033  inst.: 3665239 (ipc=16.0) sim_rate=50906 (inst/sec) elapsed = 0:0:01:12 / Tue Apr 16 16:56:39 2019
GPGPU-Sim uArch: cycles simulated: 91033  inst.: 3676263 (ipc=15.9) sim_rate=50359 (inst/sec) elapsed = 0:0:01:13 / Tue Apr 16 16:56:40 2019
GPGPU-Sim uArch: cycles simulated: 92033  inst.: 3686687 (ipc=15.8) sim_rate=49820 (inst/sec) elapsed = 0:0:01:14 / Tue Apr 16 16:56:41 2019
GPGPU-Sim uArch: cycles simulated: 93533  inst.: 3702712 (ipc=15.6) sim_rate=49369 (inst/sec) elapsed = 0:0:01:15 / Tue Apr 16 16:56:42 2019
GPGPU-Sim uArch: cycles simulated: 94533  inst.: 3712883 (ipc=15.5) sim_rate=48853 (inst/sec) elapsed = 0:0:01:16 / Tue Apr 16 16:56:43 2019
GPGPU-Sim uArch: cycles simulated: 95533  inst.: 3723151 (ipc=15.5) sim_rate=48352 (inst/sec) elapsed = 0:0:01:17 / Tue Apr 16 16:56:44 2019
GPGPU-Sim uArch: cycles simulated: 97033  inst.: 3738005 (ipc=15.3) sim_rate=47923 (inst/sec) elapsed = 0:0:01:18 / Tue Apr 16 16:56:45 2019
GPGPU-Sim uArch: cycles simulated: 98033  inst.: 3748114 (ipc=15.2) sim_rate=47444 (inst/sec) elapsed = 0:0:01:19 / Tue Apr 16 16:56:46 2019
GPGPU-Sim PTX: 4000000 instructions simulated : ctaid=(37,0,0) tid=(68,0,0)
GPGPU-Sim uArch: cycles simulated: 99533  inst.: 3762978 (ipc=15.1) sim_rate=47037 (inst/sec) elapsed = 0:0:01:20 / Tue Apr 16 16:56:47 2019
GPGPU-Sim uArch: cycles simulated: 100533  inst.: 3773832 (ipc=15.0) sim_rate=46590 (inst/sec) elapsed = 0:0:01:21 / Tue Apr 16 16:56:48 2019
GPGPU-Sim uArch: cycles simulated: 102033  inst.: 3788746 (ipc=14.9) sim_rate=46204 (inst/sec) elapsed = 0:0:01:22 / Tue Apr 16 16:56:49 2019
GPGPU-Sim uArch: cycles simulated: 103533  inst.: 3804305 (ipc=14.8) sim_rate=45835 (inst/sec) elapsed = 0:0:01:23 / Tue Apr 16 16:56:50 2019
GPGPU-Sim uArch: cycles simulated: 104533  inst.: 3813724 (ipc=14.7) sim_rate=45401 (inst/sec) elapsed = 0:0:01:24 / Tue Apr 16 16:56:51 2019
GPGPU-Sim uArch: cycles simulated: 106033  inst.: 3829250 (ipc=14.6) sim_rate=45050 (inst/sec) elapsed = 0:0:01:25 / Tue Apr 16 16:56:52 2019
GPGPU-Sim uArch: cycles simulated: 107033  inst.: 3839356 (ipc=14.5) sim_rate=44643 (inst/sec) elapsed = 0:0:01:26 / Tue Apr 16 16:56:53 2019
GPGPU-Sim PTX: 4100000 instructions simulated : ctaid=(19,0,0) tid=(290,0,0)
GPGPU-Sim uArch: cycles simulated: 108533  inst.: 3854739 (ipc=14.5) sim_rate=44307 (inst/sec) elapsed = 0:0:01:27 / Tue Apr 16 16:56:54 2019
GPGPU-Sim uArch: cycles simulated: 109533  inst.: 3865171 (ipc=14.4) sim_rate=43922 (inst/sec) elapsed = 0:0:01:28 / Tue Apr 16 16:56:55 2019
GPGPU-Sim uArch: cycles simulated: 111033  inst.: 3881123 (ipc=14.3) sim_rate=43608 (inst/sec) elapsed = 0:0:01:29 / Tue Apr 16 16:56:56 2019
GPGPU-Sim uArch: Shader 2 finished CTA #0 (72987,39033), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(72988,39033)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (73001,39033), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(73002,39033)
GPGPU-Sim uArch: cycles simulated: 112533  inst.: 3901974 (ipc=14.3) sim_rate=43355 (inst/sec) elapsed = 0:0:01:30 / Tue Apr 16 16:56:57 2019
GPGPU-Sim uArch: cycles simulated: 113533  inst.: 3915596 (ipc=14.3) sim_rate=43028 (inst/sec) elapsed = 0:0:01:31 / Tue Apr 16 16:56:58 2019
GPGPU-Sim uArch: cycles simulated: 114533  inst.: 3926094 (ipc=14.3) sim_rate=42674 (inst/sec) elapsed = 0:0:01:32 / Tue Apr 16 16:56:59 2019
GPGPU-Sim uArch: Shader 5 finished CTA #0 (76464,39033), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(76465,39033)
GPGPU-Sim PTX: 4200000 instructions simulated : ctaid=(45,0,0) tid=(310,0,0)
GPGPU-Sim uArch: cycles simulated: 116033  inst.: 3944101 (ipc=14.2) sim_rate=42409 (inst/sec) elapsed = 0:0:01:33 / Tue Apr 16 16:57:00 2019
GPGPU-Sim uArch: cycles simulated: 117033  inst.: 3956719 (ipc=14.2) sim_rate=42092 (inst/sec) elapsed = 0:0:01:34 / Tue Apr 16 16:57:01 2019
GPGPU-Sim uArch: cycles simulated: 118533  inst.: 3972805 (ipc=14.1) sim_rate=41819 (inst/sec) elapsed = 0:0:01:35 / Tue Apr 16 16:57:02 2019
GPGPU-Sim uArch: Shader 14 finished CTA #0 (80356,39033), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(80357,39033)
GPGPU-Sim uArch: cycles simulated: 119533  inst.: 3985816 (ipc=14.1) sim_rate=41518 (inst/sec) elapsed = 0:0:01:36 / Tue Apr 16 16:57:03 2019
GPGPU-Sim uArch: Shader 0 finished CTA #0 (80567,39033), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(80568,39033)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (80716,39033), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(80717,39033)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (80731,39033), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(80732,39033)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (80782,39033), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(80783,39033)
GPGPU-Sim uArch: cycles simulated: 120533  inst.: 4018590 (ipc=14.3) sim_rate=41428 (inst/sec) elapsed = 0:0:01:37 / Tue Apr 16 16:57:04 2019
GPGPU-Sim uArch: Shader 12 finished CTA #0 (82142,39033), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(82143,39033)
GPGPU-Sim PTX: 4300000 instructions simulated : ctaid=(29,0,0) tid=(250,0,0)
GPGPU-Sim uArch: cycles simulated: 122033  inst.: 4039482 (ipc=14.3) sim_rate=41219 (inst/sec) elapsed = 0:0:01:38 / Tue Apr 16 16:57:05 2019
GPGPU-Sim uArch: Shader 7 finished CTA #0 (83474,39033), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(83475,39033)
GPGPU-Sim uArch: cycles simulated: 123033  inst.: 4054172 (ipc=14.3) sim_rate=40951 (inst/sec) elapsed = 0:0:01:39 / Tue Apr 16 16:57:06 2019
GPGPU-Sim uArch: cycles simulated: 124033  inst.: 4067906 (ipc=14.3) sim_rate=40679 (inst/sec) elapsed = 0:0:01:40 / Tue Apr 16 16:57:07 2019
GPGPU-Sim uArch: Shader 3 finished CTA #0 (85088,39033), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(85089,39033)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (85426,39033), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(85427,39033)
GPGPU-Sim uArch: cycles simulated: 125533  inst.: 4096313 (ipc=14.4) sim_rate=40557 (inst/sec) elapsed = 0:0:01:41 / Tue Apr 16 16:57:08 2019
GPGPU-Sim uArch: Shader 8 finished CTA #0 (87487,39033), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(87488,39033)
GPGPU-Sim uArch: cycles simulated: 126533  inst.: 4108499 (ipc=14.4) sim_rate=40279 (inst/sec) elapsed = 0:0:01:42 / Tue Apr 16 16:57:09 2019
GPGPU-Sim uArch: cycles simulated: 127533  inst.: 4123190 (ipc=14.4) sim_rate=40030 (inst/sec) elapsed = 0:0:01:43 / Tue Apr 16 16:57:10 2019
GPGPU-Sim uArch: Shader 1 finished CTA #0 (88559,39033), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(88560,39033)
GPGPU-Sim PTX: 4400000 instructions simulated : ctaid=(58,0,0) tid=(206,0,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (89841,39033), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(89842,39033)
GPGPU-Sim uArch: cycles simulated: 129033  inst.: 4151393 (ipc=14.5) sim_rate=39917 (inst/sec) elapsed = 0:0:01:44 / Tue Apr 16 16:57:11 2019
GPGPU-Sim uArch: cycles simulated: 130033  inst.: 4164966 (ipc=14.4) sim_rate=39666 (inst/sec) elapsed = 0:0:01:45 / Tue Apr 16 16:57:12 2019
GPGPU-Sim uArch: cycles simulated: 131033  inst.: 4176436 (ipc=14.4) sim_rate=39400 (inst/sec) elapsed = 0:0:01:46 / Tue Apr 16 16:57:13 2019
GPGPU-Sim uArch: cycles simulated: 132533  inst.: 4192479 (ipc=14.4) sim_rate=39182 (inst/sec) elapsed = 0:0:01:47 / Tue Apr 16 16:57:14 2019
GPGPU-Sim uArch: cycles simulated: 133533  inst.: 4203799 (ipc=14.3) sim_rate=38924 (inst/sec) elapsed = 0:0:01:48 / Tue Apr 16 16:57:15 2019
GPGPU-Sim uArch: cycles simulated: 134533  inst.: 4214379 (ipc=14.3) sim_rate=38664 (inst/sec) elapsed = 0:0:01:49 / Tue Apr 16 16:57:16 2019
GPGPU-Sim PTX: 4500000 instructions simulated : ctaid=(41,0,0) tid=(486,0,0)
GPGPU-Sim uArch: cycles simulated: 136033  inst.: 4231357 (ipc=14.2) sim_rate=38466 (inst/sec) elapsed = 0:0:01:50 / Tue Apr 16 16:57:17 2019
GPGPU-Sim uArch: cycles simulated: 137033  inst.: 4242855 (ipc=14.2) sim_rate=38223 (inst/sec) elapsed = 0:0:01:51 / Tue Apr 16 16:57:18 2019
GPGPU-Sim uArch: Shader 2 finished CTA #1 (98080,39033), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(98081,39033)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (98232,39033), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(98233,39033)
GPGPU-Sim uArch: cycles simulated: 138533  inst.: 4267460 (ipc=14.2) sim_rate=38102 (inst/sec) elapsed = 0:0:01:52 / Tue Apr 16 16:57:19 2019
GPGPU-Sim uArch: Shader 11 finished CTA #1 (99648,39033), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(99649,39033)
GPGPU-Sim uArch: cycles simulated: 139533  inst.: 4282564 (ipc=14.3) sim_rate=37898 (inst/sec) elapsed = 0:0:01:53 / Tue Apr 16 16:57:20 2019
GPGPU-Sim uArch: cycles simulated: 140533  inst.: 4293428 (ipc=14.2) sim_rate=37661 (inst/sec) elapsed = 0:0:01:54 / Tue Apr 16 16:57:21 2019
GPGPU-Sim uArch: cycles simulated: 142033  inst.: 4310707 (ipc=14.2) sim_rate=37484 (inst/sec) elapsed = 0:0:01:55 / Tue Apr 16 16:57:22 2019
GPGPU-Sim uArch: Shader 0 finished CTA #1 (103741,39033), 2 CTAs running
GPGPU-Sim PTX: 4600000 instructions simulated : ctaid=(55,0,0) tid=(133,0,0)
GPGPU-Sim uArch: cycles simulated: 143033  inst.: 4322106 (ipc=14.2) sim_rate=37259 (inst/sec) elapsed = 0:0:01:56 / Tue Apr 16 16:57:23 2019
GPGPU-Sim uArch: Shader 3 finished CTA #1 (104375,39033), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (105212,39033), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 144533  inst.: 4337467 (ipc=14.1) sim_rate=37072 (inst/sec) elapsed = 0:0:01:57 / Tue Apr 16 16:57:24 2019
GPGPU-Sim uArch: Shader 1 finished CTA #1 (105533,39033), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (105823,39033), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (106228,39033), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 145533  inst.: 4348306 (ipc=14.1) sim_rate=36850 (inst/sec) elapsed = 0:0:01:58 / Tue Apr 16 16:57:25 2019
GPGPU-Sim uArch: Shader 6 finished CTA #1 (107505,39033), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 147033  inst.: 4365119 (ipc=14.0) sim_rate=36681 (inst/sec) elapsed = 0:0:01:59 / Tue Apr 16 16:57:26 2019
GPGPU-Sim uArch: Shader 4 finished CTA #1 (108184,39033), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (108952,39033), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 148533  inst.: 4381071 (ipc=14.0) sim_rate=36508 (inst/sec) elapsed = 0:0:02:00 / Tue Apr 16 16:57:27 2019
GPGPU-Sim uArch: cycles simulated: 149533  inst.: 4391881 (ipc=14.0) sim_rate=36296 (inst/sec) elapsed = 0:0:02:01 / Tue Apr 16 16:57:28 2019
GPGPU-Sim uArch: cycles simulated: 151033  inst.: 4407509 (ipc=13.9) sim_rate=36127 (inst/sec) elapsed = 0:0:02:02 / Tue Apr 16 16:57:29 2019
GPGPU-Sim uArch: Shader 12 finished CTA #1 (112070,39033), 2 CTAs running
GPGPU-Sim PTX: 4700000 instructions simulated : ctaid=(43,0,0) tid=(496,0,0)
GPGPU-Sim uArch: cycles simulated: 152033  inst.: 4418892 (ipc=13.9) sim_rate=35925 (inst/sec) elapsed = 0:0:02:03 / Tue Apr 16 16:57:30 2019
GPGPU-Sim uArch: cycles simulated: 153533  inst.: 4433723 (ipc=13.8) sim_rate=35755 (inst/sec) elapsed = 0:0:02:04 / Tue Apr 16 16:57:31 2019
GPGPU-Sim uArch: cycles simulated: 155033  inst.: 4449640 (ipc=13.8) sim_rate=35597 (inst/sec) elapsed = 0:0:02:05 / Tue Apr 16 16:57:32 2019
GPGPU-Sim uArch: Shader 10 finished CTA #1 (116121,39033), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 156033  inst.: 4461224 (ipc=13.8) sim_rate=35406 (inst/sec) elapsed = 0:0:02:06 / Tue Apr 16 16:57:33 2019
GPGPU-Sim uArch: cycles simulated: 157533  inst.: 4479529 (ipc=13.8) sim_rate=35271 (inst/sec) elapsed = 0:0:02:07 / Tue Apr 16 16:57:34 2019
GPGPU-Sim uArch: Shader 1 finished CTA #2 (118925,39033), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (118964,39033), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 159033  inst.: 4498263 (ipc=13.7) sim_rate=35142 (inst/sec) elapsed = 0:0:02:08 / Tue Apr 16 16:57:35 2019
GPGPU-Sim uArch: Shader 8 finished CTA #1 (120361,39033), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (120499,39033), 1 CTAs running
GPGPU-Sim PTX: 4800000 instructions simulated : ctaid=(54,0,0) tid=(234,0,0)
GPGPU-Sim uArch: cycles simulated: 160533  inst.: 4516424 (ipc=13.7) sim_rate=35011 (inst/sec) elapsed = 0:0:02:09 / Tue Apr 16 16:57:36 2019
GPGPU-Sim uArch: Shader 11 finished CTA #2 (122355,39033), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 161533  inst.: 4528989 (ipc=13.7) sim_rate=34838 (inst/sec) elapsed = 0:0:02:10 / Tue Apr 16 16:57:37 2019
GPGPU-Sim uArch: Shader 4 finished CTA #2 (123395,39033), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 163033  inst.: 4548951 (ipc=13.7) sim_rate=34724 (inst/sec) elapsed = 0:0:02:11 / Tue Apr 16 16:57:38 2019
GPGPU-Sim uArch: Shader 7 finished CTA #2 (125021,39033), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (125127,39033), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 164533  inst.: 4567283 (ipc=13.7) sim_rate=34600 (inst/sec) elapsed = 0:0:02:12 / Tue Apr 16 16:57:39 2019
GPGPU-Sim uArch: Shader 12 finished CTA #2 (126841,39033), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 166033  inst.: 4586236 (ipc=13.7) sim_rate=34482 (inst/sec) elapsed = 0:0:02:13 / Tue Apr 16 16:57:40 2019
GPGPU-Sim uArch: Shader 0 finished CTA #2 (127229,39033), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #0 (127937,39033), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: cycles simulated: 167533  inst.: 4604719 (ipc=13.7) sim_rate=34363 (inst/sec) elapsed = 0:0:02:14 / Tue Apr 16 16:57:41 2019
GPGPU-Sim uArch: Shader 4 finished CTA #0 (128597,39033), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 6 finished CTA #2 (128752,39033), 1 CTAs running
GPGPU-Sim PTX: 4900000 instructions simulated : ctaid=(50,0,0) tid=(63,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (129013,39033), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #0 (129399,39033), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 10 finished CTA #2 (129472,39033), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (129771,39033), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (130106,39033), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: cycles simulated: 169533  inst.: 4624552 (ipc=13.6) sim_rate=34255 (inst/sec) elapsed = 0:0:02:15 / Tue Apr 16 16:57:42 2019
GPGPU-Sim uArch: Shader 0 finished CTA #0 (131213,39033), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 12 finished CTA #0 (131647,39033), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 5 finished CTA #0 (131762,39033), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 1 finished CTA #0 (132049,39033), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 6 finished CTA #0 (132541,39033), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 11 finished CTA #0 (133244,39033), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 172533  inst.: 4643348 (ipc=13.4) sim_rate=34142 (inst/sec) elapsed = 0:0:02:16 / Tue Apr 16 16:57:43 2019
GPGPU-Sim uArch: Shader 11 finished CTA #1 (134532,39033), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 8 finished CTA #2 (135313,39033), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (135352,39033), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 2 finished CTA #2 (135372,39033), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (136433,39033), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 8 finished CTA #0 (136574,39033), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: cycles simulated: 176033  inst.: 4657626 (ipc=13.2) sim_rate=33997 (inst/sec) elapsed = 0:0:02:17 / Tue Apr 16 16:57:44 2019
GPGPU-Sim uArch: Shader 13 finished CTA #0 (140742,39033), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 181533  inst.: 4671361 (ipc=12.8) sim_rate=33850 (inst/sec) elapsed = 0:0:02:18 / Tue Apr 16 16:57:45 2019
GPGPU-Sim uArch: Shader 13 finished CTA #1 (142555,39033), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 2 finished CTA #0 (143848,39033), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (145475,39033), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: GPU detected kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' finished on shader 2.
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 7 
gpu_sim_cycle = 145476
gpu_sim_insn = 1823993
gpu_ipc =      12.5381
gpu_tot_sim_cycle = 184509
gpu_tot_sim_insn = 4674074
gpu_tot_ipc =      25.3325
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 342603
gpu_stall_icnt2sh    = 964931
gpu_total_sim_rate=33870

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 356562
	L1I_total_cache_misses = 2077
	L1I_total_cache_miss_rate = 0.0058
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 11368
L1D_cache:
	L1D_cache_core[0]: Access = 21183, Miss = 15088, Miss_rate = 0.712, Pending_hits = 1577, Reservation_fails = 106105
	L1D_cache_core[1]: Access = 21285, Miss = 15472, Miss_rate = 0.727, Pending_hits = 1556, Reservation_fails = 104691
	L1D_cache_core[2]: Access = 24703, Miss = 18018, Miss_rate = 0.729, Pending_hits = 1757, Reservation_fails = 116954
	L1D_cache_core[3]: Access = 20987, Miss = 15126, Miss_rate = 0.721, Pending_hits = 1554, Reservation_fails = 102188
	L1D_cache_core[4]: Access = 21115, Miss = 15244, Miss_rate = 0.722, Pending_hits = 1525, Reservation_fails = 103188
	L1D_cache_core[5]: Access = 20182, Miss = 14810, Miss_rate = 0.734, Pending_hits = 1637, Reservation_fails = 106642
	L1D_cache_core[6]: Access = 20630, Miss = 14996, Miss_rate = 0.727, Pending_hits = 1504, Reservation_fails = 106069
	L1D_cache_core[7]: Access = 21242, Miss = 15383, Miss_rate = 0.724, Pending_hits = 1542, Reservation_fails = 104063
	L1D_cache_core[8]: Access = 22166, Miss = 16242, Miss_rate = 0.733, Pending_hits = 1569, Reservation_fails = 111277
	L1D_cache_core[9]: Access = 20402, Miss = 14680, Miss_rate = 0.720, Pending_hits = 1464, Reservation_fails = 102737
	L1D_cache_core[10]: Access = 21943, Miss = 16078, Miss_rate = 0.733, Pending_hits = 1546, Reservation_fails = 109908
	L1D_cache_core[11]: Access = 22133, Miss = 16152, Miss_rate = 0.730, Pending_hits = 1706, Reservation_fails = 106679
	L1D_cache_core[12]: Access = 20806, Miss = 15245, Miss_rate = 0.733, Pending_hits = 1565, Reservation_fails = 106096
	L1D_cache_core[13]: Access = 24758, Miss = 18117, Miss_rate = 0.732, Pending_hits = 1832, Reservation_fails = 115801
	L1D_cache_core[14]: Access = 20804, Miss = 15489, Miss_rate = 0.745, Pending_hits = 1577, Reservation_fails = 109761
	L1D_total_cache_accesses = 324339
	L1D_total_cache_misses = 236140
	L1D_total_cache_miss_rate = 0.7281
	L1D_total_cache_pending_hits = 23911
	L1D_total_cache_reservation_fails = 1612159
	L1D_cache_data_port_util = 0.027
	L1D_cache_fill_port_util = 0.052
L1C_cache:
	L1C_total_cache_accesses = 60703
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0079
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3411
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 62650
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 23824
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 123531
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 1000408
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 60223
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3411
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1638
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 87
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 112609
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 611751
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 354485
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 2077
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 11368
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
1567, 1109, 1960, 1526, 1526, 1509, 1083, 1457, 1001, 1109, 1057, 1070, 1109, 1068, 1567, 1515, 606, 606, 619, 606, 1062, 606, 632, 593, 1038, 984, 619, 993, 606, 606, 1012, 993, 1053, 1459, 569, 597, 649, 1068, 621, 634, 606, 636, 649, 636, 621, 649, 636, 636, 
gpgpu_n_tot_thrd_icount = 20992160
gpgpu_n_tot_w_icount = 656005
gpgpu_n_stall_shd_mem = 1785958
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 123531
gpgpu_n_mem_write_global = 114334
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 515996
gpgpu_n_store_insn = 127468
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 581069
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3411
gpgpu_stall_shd_mem[c_mem][bk_conf] = 3411
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 1782547
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:3049545	W0_Idle:300504	W0_Scoreboard:770614	W1:154400	W2:108593	W3:104308	W4:79854	W5:57290	W6:26492	W7:14328	W8:4067	W9:1225	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:105448
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 988248 {8:123531,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 4576784 {40:114291,72:11,136:32,}
traffic_breakdown_coretomem[INST_ACC_R] = 720 {8:90,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 16800216 {136:123531,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 914672 {8:114334,}
traffic_breakdown_memtocore[INST_ACC_R] = 12240 {136:90,}
maxmrqlatency = 295 
maxdqlatency = 0 
maxmflatency = 792 
averagemflatency = 303 
max_icnt2mem_latency = 566 
max_icnt2sh_latency = 184508 
mrq_lat_table:8417 	322 	308 	539 	678 	224 	97 	49 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	80958 	150446 	6476 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	40021 	29517 	44014 	63023 	50651 	10734 	10 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	9962 	53793 	55969 	3797 	25 	0 	0 	1 	6 	22 	464 	8669 	22041 	48804 	34327 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	107 	261 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         5         8        14        14        32        32        27        21        46        27        23        49         8        10        19         6 
dram[1]:         5         7        14        14        31        31        27        33        46        31        34        25        10         8         4         7 
dram[2]:         8         6        14        14        31        29        35        25        41        54        51        31        15        13        14        21 
dram[3]:         6        11        14        16        34        29        25        23        46        52        54        46        11         6         7         8 
dram[4]:         8         5        14        16        33        28        25        28        39        57        52        50        14         9         8        12 
dram[5]:        10         7        14        16        33        28        30        29        44        37        39        43         7         9         7         9 
maximum service time to same row:
dram[0]:     18103     27895     13219     16242     16253     13892     18906     22844     15438     22019     35239     19381     19061     25050      9881     12756 
dram[1]:     21871     33771     13188     15012     32632     20312     21876     17150     13726     26104     15759     17872     22297     13956     13787     12403 
dram[2]:     48341     21338     19834     13588     11689     14690     21191     19179     19992     23722     16894     11079     14321     16026     14570     20409 
dram[3]:     26871     25526     21594     12615     13954     10553     32505     13768     19957     10924      8894     20753     13166     41106     19082     14809 
dram[4]:     23198     16744      9354     19764     12631     13759     14064     23184     27716     16567     10595     18428     18678     12914     20013     20556 
dram[5]:     22901     42431     33903     12595     23572     26428     36495     21222     15760     19350     12375     15020     16850     33046     34951     41869 
average row accesses per activate:
dram[0]:  1.435897  2.057143  2.078431  1.877551  2.346939  2.250000  2.471429  3.068182  3.265306  3.750000  2.541177  3.140000  2.136364  2.139535  2.177778  1.765957 
dram[1]:  1.944444  1.903226  1.888889  2.146342  2.414634  2.315789  3.500000  4.344828  3.018868  3.404255  3.326087  2.666667  1.936170  1.891304  1.510204  1.955556 
dram[2]:  1.964286  2.076923  1.770833  1.859649  2.217391  2.727273  3.903226  3.400000  3.250000  4.205883  2.789474  2.784615  1.893617  2.444444  2.055556  2.312500 
dram[3]:  1.920000  2.333333  1.909091  1.807692  2.422222  2.240000  3.341463  2.787234  3.538461  2.945455  2.732143  3.159091  2.232558  2.128205  1.959184  2.057143 
dram[4]:  1.702703  1.837838  1.733333  2.021277  2.404762  2.780488  2.846154  4.958333  3.923077  3.361702  2.440000  3.650000  2.260000  1.957447  1.698113  2.303030 
dram[5]:  2.071429  2.370370  1.762712  1.785714  2.833333  2.341463  3.486486  3.473684  3.641026  3.320000  2.790323  2.879310  1.840909  1.844444  2.024390  2.225806 
average row locality = 10639/4264 = 2.495075
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        56        72        84        78       109       114       153       119       119        97       160       116        90        86        98        83 
dram[1]:        70        59        69        73        97        84       110       109       122       121       117       122        87        83        74        88 
dram[2]:        55        54        73        94        96        87       104       118       109       109       123       130        85        82        74        74 
dram[3]:        48        63        73        75       102       108       119       112       102       130       116       105        90        81        96        72 
dram[4]:        63        68       108        74        95       109       128       102       116       121       135       109       105        88        90        76 
dram[5]:        58        64        88        81        96        91       109       116       108       128       130       125        77        81        83        69 
total reads: 9169
bank skew: 160/48 = 3.33
chip skew: 1634/1467 = 1.11
number of total write accesses:
dram[0]:         0         0        22        14         6        12        20        16        41        38        56        41         4         6         0         0 
dram[1]:         0         0        16        15         2         4        16        17        38        39        36        38         4         4         0         0 
dram[2]:         0         0        12        12         6         3        17        18        34        34        36        51         4         6         0         0 
dram[3]:         0         0        11        19         7         4        18        19        36        32        37        34         6         2         0         0 
dram[4]:         0         0        22        21         6         5        20        17        37        37        48        37         8         4         0         0 
dram[5]:         0         0        16        19         6         5        20        16        34        38        43        42         4         2         0         0 
total reads: 1470
min_bank_accesses = 0!
chip skew: 276/225 = 1.23
average mf latency per bank:
dram[0]:       2199      2388      1902      2210     15601     14601      9292     10574      5989      5857      4223      5326      3362      2952      2342      2581
dram[1]:       2222      2470      1983      2213     18027     21923     11930     12405      5758      6271      5572      5701      3419      3510      2494      2511
dram[2]:       2574      2319      2076      1922     18259     20449     11509     11233      5807      6369      5301      4582      3057      7615      2395      2594
dram[3]:       2447      2185      2158      2068     17178     17206     10835     10957      6040      5697      5647      5865      3309      3039      2421      2580
dram[4]:       2807      2510      1775      1952     18696     17258     10254     13208      5764      5864      4611      6166      2939      3098      2445      2541
dram[5]:       2811      2370      2077      2151     19214     19421     11352     11176      6289      5505      5381      5058      3756      3163      2705      2228
maximum mf latency per bank:
dram[0]:        704       697       737       630       721       724       695       702       709       659       792       779       708       692       711       709
dram[1]:        644       579       575       670       665       693       674       765       705       748       694       723       624       698       586       705
dram[2]:        647       685       693       717       719       741       740       754       664       751       744       683       768       691       713       668
dram[3]:        641       649       585       633       741       656       665       640       718       702       691       623       676       699       704       656
dram[4]:        694       685       653       676       713       678       713       715       716       731       741       699       771       725       699       703
dram[5]:        614       682       665       636       701       623       678       669       693       765       716       695       646       659       670       680

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=243546 n_nop=238377 n_act=792 n_pre=776 n_req=1910 n_rd=3268 n_write=333 bw_util=0.02957
n_activity=39391 dram_eff=0.1828
bk0: 112a 242285i bk1: 144a 242246i bk2: 168a 241676i bk3: 156a 241680i bk4: 218a 241605i bk5: 228a 241321i bk6: 306a 240530i bk7: 238a 241185i bk8: 238a 241112i bk9: 194a 241550i bk10: 320a 239735i bk11: 232a 240632i bk12: 180a 241733i bk13: 172a 241607i bk14: 196a 241925i bk15: 166a 241850i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0554433
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=243546 n_nop=238944 n_act=690 n_pre=674 n_req=1714 n_rd=2970 n_write=268 bw_util=0.02659
n_activity=36125 dram_eff=0.1793
bk0: 140a 242344i bk1: 118a 242520i bk2: 138a 241950i bk3: 146a 241923i bk4: 194a 241995i bk5: 168a 242021i bk6: 220a 241795i bk7: 218a 241802i bk8: 244a 241166i bk9: 242a 241249i bk10: 234a 241293i bk11: 244a 240870i bk12: 174a 241825i bk13: 166a 241876i bk14: 148a 241936i bk15: 176a 241979i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0275513
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=243546 n_nop=239042 n_act=660 n_pre=644 n_req=1700 n_rd=2934 n_write=266 bw_util=0.02628
n_activity=34174 dram_eff=0.1873
bk0: 110a 242572i bk1: 108a 242678i bk2: 146a 241865i bk3: 188a 241424i bk4: 192a 241766i bk5: 174a 242043i bk6: 208a 241749i bk7: 236a 241358i bk8: 218a 241313i bk9: 218a 241559i bk10: 246a 240819i bk11: 260a 240278i bk12: 170a 241632i bk13: 164a 241912i bk14: 148a 242200i bk15: 148a 242217i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0544497
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=243546 n_nop=238931 n_act=691 n_pre=675 n_req=1717 n_rd=2984 n_write=265 bw_util=0.02668
n_activity=35736 dram_eff=0.1818
bk0: 96a 242730i bk1: 126a 242573i bk2: 146a 241987i bk3: 150a 241575i bk4: 204a 241835i bk5: 216a 241561i bk6: 238a 241654i bk7: 224a 241287i bk8: 204a 241486i bk9: 260a 240907i bk10: 232a 240926i bk11: 210a 241250i bk12: 180a 241846i bk13: 162a 241974i bk14: 192a 241786i bk15: 144a 242286i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.034864
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=243546 n_nop=238598 n_act=739 n_pre=723 n_req=1849 n_rd=3174 n_write=312 bw_util=0.02863
n_activity=37471 dram_eff=0.1861
bk0: 126a 242304i bk1: 136a 242278i bk2: 216a 240901i bk3: 148a 241640i bk4: 190a 241851i bk5: 218a 241670i bk6: 256a 241089i bk7: 204a 241866i bk8: 232a 241493i bk9: 242a 241074i bk10: 270a 240039i bk11: 218a 241246i bk12: 210a 241306i bk13: 176a 241539i bk14: 180a 241653i bk15: 152a 242218i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0701715
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=243546 n_nop=238875 n_act=692 n_pre=676 n_req=1749 n_rd=3008 n_write=295 bw_util=0.02712
n_activity=36011 dram_eff=0.1834
bk0: 116a 242553i bk1: 128a 242573i bk2: 176a 241529i bk3: 162a 241459i bk4: 192a 242024i bk5: 182a 241822i bk6: 218a 241580i bk7: 232a 241557i bk8: 216a 241626i bk9: 256a 241229i bk10: 260a 240702i bk11: 250a 240803i bk12: 154a 241974i bk13: 162a 241944i bk14: 166a 242078i bk15: 138a 242382i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.0304049

========= L2 cache stats =========
L2_cache_bank[0]: Access = 19753, Miss = 869, Miss_rate = 0.044, Pending_hits = 13, Reservation_fails = 227
L2_cache_bank[1]: Access = 19457, Miss = 765, Miss_rate = 0.039, Pending_hits = 12, Reservation_fails = 139
L2_cache_bank[2]: Access = 19714, Miss = 746, Miss_rate = 0.038, Pending_hits = 7, Reservation_fails = 114
L2_cache_bank[3]: Access = 20037, Miss = 739, Miss_rate = 0.037, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[4]: Access = 19547, Miss = 719, Miss_rate = 0.037, Pending_hits = 14, Reservation_fails = 179
L2_cache_bank[5]: Access = 20719, Miss = 748, Miss_rate = 0.036, Pending_hits = 10, Reservation_fails = 257
L2_cache_bank[6]: Access = 19695, Miss = 746, Miss_rate = 0.038, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[7]: Access = 19525, Miss = 746, Miss_rate = 0.038, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[8]: Access = 19935, Miss = 840, Miss_rate = 0.042, Pending_hits = 7, Reservation_fails = 65
L2_cache_bank[9]: Access = 19859, Miss = 747, Miss_rate = 0.038, Pending_hits = 12, Reservation_fails = 96
L2_cache_bank[10]: Access = 20064, Miss = 749, Miss_rate = 0.037, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[11]: Access = 19665, Miss = 755, Miss_rate = 0.038, Pending_hits = 9, Reservation_fails = 0
L2_total_cache_accesses = 237970
L2_total_cache_misses = 9169
L2_total_cache_miss_rate = 0.0385
L2_total_cache_pending_hits = 108
L2_total_cache_reservation_fails = 1077
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 115477
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 20
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 8034
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 457
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 111
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 113133
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 73
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1128
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 100
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 72
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 12
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 409
L2_cache_data_port_util = 0.260
L2_cache_fill_port_util = 0.017

icnt_total_pkts_mem_to_simt=732484
icnt_total_pkts_simt_to_mem=352411
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 45.3421
	minimum = 6
	maximum = 405
Network latency average = 28.4509
	minimum = 6
	maximum = 369
Slowest packet = 41875
Flit latency average = 22.6553
	minimum = 6
	maximum = 368
Slowest flit = 510188
Fragmentation average = 0.0963538
	minimum = 0
	maximum = 279
Injected packet rate average = 0.11102
	minimum = 0.0922145 (at node 9)
	maximum = 0.127581 (at node 25)
Accepted packet rate average = 0.11102
	minimum = 0.0922145 (at node 9)
	maximum = 0.127581 (at node 25)
Injected flit rate average = 0.255767
	minimum = 0.135541 (at node 9)
	maximum = 0.406177 (at node 24)
Accepted flit rate average= 0.255767
	minimum = 0.179122 (at node 20)
	maximum = 0.364294 (at node 2)
Injected packet length average = 2.30379
Accepted packet length average = 2.30379
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 24.2632 (7 samples)
	minimum = 6 (7 samples)
	maximum = 167 (7 samples)
Network latency average = 16.4527 (7 samples)
	minimum = 6 (7 samples)
	maximum = 126.714 (7 samples)
Flit latency average = 15.7647 (7 samples)
	minimum = 6 (7 samples)
	maximum = 124.571 (7 samples)
Fragmentation average = 0.0137648 (7 samples)
	minimum = 0 (7 samples)
	maximum = 39.8571 (7 samples)
Injected packet rate average = 0.0470943 (7 samples)
	minimum = 0.0324802 (7 samples)
	maximum = 0.106746 (7 samples)
Accepted packet rate average = 0.0470943 (7 samples)
	minimum = 0.0324802 (7 samples)
	maximum = 0.106746 (7 samples)
Injected flit rate average = 0.0969999 (7 samples)
	minimum = 0.0508429 (7 samples)
	maximum = 0.200989 (7 samples)
Accepted flit rate average = 0.0969999 (7 samples)
	minimum = 0.0626767 (7 samples)
	maximum = 0.240841 (7 samples)
Injected packet size average = 2.0597 (7 samples)
Accepted packet size average = 2.0597 (7 samples)
Hops average = 1 (7 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 2 min, 18 sec (138 sec)
gpgpu_simulation_rate = 33870 (inst/sec)
gpgpu_simulation_rate = 1337 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x4017d8 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (63,1,1) blockDim = (512,1,1) 
kernel '_Z7Kernel2PbS_S_S_i' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 12 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 3, limited by: threads
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,184509)
GPGPU-Sim uArch: Shader 13 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,184509)
GPGPU-Sim uArch: Shader 14 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,184509)
GPGPU-Sim uArch: Shader 0 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,184509)
GPGPU-Sim uArch: Shader 1 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,184509)
GPGPU-Sim uArch: Shader 2 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,184509)
GPGPU-Sim uArch: Shader 3 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,184509)
GPGPU-Sim uArch: Shader 4 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,184509)
GPGPU-Sim uArch: Shader 5 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,184509)
GPGPU-Sim uArch: Shader 6 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,184509)
GPGPU-Sim uArch: Shader 7 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,184509)
GPGPU-Sim uArch: Shader 8 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,184509)
GPGPU-Sim uArch: Shader 9 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,184509)
GPGPU-Sim uArch: Shader 10 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,184509)
GPGPU-Sim uArch: Shader 11 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,184509)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,184509)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,184509)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,184509)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,184509)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,184509)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,184509)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,184509)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,184509)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,184509)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,184509)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,184509)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,184509)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,184509)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,184509)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,184509)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,184509)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,184509)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,184509)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,184509)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,184509)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,184509)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,184509)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,184509)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,184509)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,184509)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,184509)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,184509)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,184509)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,184509)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,184509)
GPGPU-Sim PTX: 5000000 instructions simulated : ctaid=(30,0,0) tid=(414,0,0)
GPGPU-Sim PTX: 5100000 instructions simulated : ctaid=(7,0,0) tid=(254,0,0)
GPGPU-Sim PTX: 5200000 instructions simulated : ctaid=(33,0,0) tid=(478,0,0)
GPGPU-Sim PTX: 5300000 instructions simulated : ctaid=(24,0,0) tid=(444,0,0)
GPGPU-Sim uArch: cycles simulated: 185009  inst.: 5014020 (ipc=679.9) sim_rate=35814 (inst/sec) elapsed = 0:0:02:20 / Tue Apr 16 16:57:47 2019
GPGPU-Sim PTX: 5400000 instructions simulated : ctaid=(38,0,0) tid=(93,0,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (1548,184509), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1549,184509)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (1754,184509), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1755,184509)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (1782,184509), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1783,184509)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (1799,184509), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1800,184509)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (1970,184509), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1971,184509)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (1995,184509), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1996,184509)
GPGPU-Sim uArch: cycles simulated: 186509  inst.: 5154972 (ipc=240.4) sim_rate=36560 (inst/sec) elapsed = 0:0:02:21 / Tue Apr 16 16:57:48 2019
GPGPU-Sim uArch: Shader 11 finished CTA #0 (2009,184509), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(2010,184509)
GPGPU-Sim PTX: 5500000 instructions simulated : ctaid=(37,0,0) tid=(55,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (2039,184509), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(2040,184509)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (2262,184509), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(2263,184509)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (2286,184509), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(2287,184509)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (2290,184509), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2291,184509)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (2326,184509), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2327,184509)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (2383,184509), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2384,184509)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (2403,184509), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2404,184509)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (2406,184509), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(2407,184509)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (2409,184509), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2410,184509)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (2470,184509), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #0 (2470,184509), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(2471,184509)
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(2471,184509)
GPGPU-Sim uArch: cycles simulated: 187009  inst.: 5238747 (ipc=225.9) sim_rate=36892 (inst/sec) elapsed = 0:0:02:22 / Tue Apr 16 16:57:49 2019
GPGPU-Sim uArch: Shader 9 finished CTA #0 (2578,184509), 2 CTAs running
GPGPU-Sim PTX: 5600000 instructions simulated : ctaid=(35,0,0) tid=(165,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (2619,184509), 2 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #2 (2640,184509), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (2682,184509), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (2749,184509), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (2790,184509), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (2808,184509), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (2808,184509), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (2826,184509), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (2986,184509), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (3054,184509), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (3054,184509), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (3109,184509), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (3124,184509), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (3171,184509), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (3207,184509), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (3215,184509), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (3224,184509), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (3281,184509), 1 CTAs running
GPGPU-Sim PTX: 5700000 instructions simulated : ctaid=(53,0,0) tid=(338,0,0)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (3377,184509), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (3477,184509), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (3576,184509), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (3582,184509), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (3668,184509), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 8 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 6 finished CTA #2 (3743,184509), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 8 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 14 finished CTA #0 (3800,184509), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 8 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 7 finished CTA #0 (3860,184509), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #0 (3890,184509), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 8 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 3 finished CTA #0 (3920,184509), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 8 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 12 finished CTA #2 (3920,184509), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 188509  inst.: 5395807 (ipc=180.4) sim_rate=37732 (inst/sec) elapsed = 0:0:02:23 / Tue Apr 16 16:57:50 2019
GPGPU-Sim uArch: Shader 0 finished CTA #2 (4019,184509), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #0 (4028,184509), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (4061,184509), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #0 (4070,184509), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #0 (4103,184509), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 8 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 11 finished CTA #0 (4133,184509), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 8 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 13 finished CTA #1 (4160,184509), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 8 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 4 finished CTA #1 (4178,184509), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 8 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 10 finished CTA #0 (4187,184509), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (4207,184509), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 8 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 2 finished CTA #0 (4211,184509), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 8 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 10 finished CTA #1 (4251,184509), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 8 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 1 finished CTA #1 (4282,184509), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 8 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 0 finished CTA #0 (4332,184509), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 8 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 12 finished CTA #0 (4340,184509), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 8 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: GPU detected kernel '_Z7Kernel2PbS_S_S_i' finished on shader 12.
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 8 
gpu_sim_cycle = 4341
gpu_sim_insn = 731316
gpu_ipc =     168.4672
gpu_tot_sim_cycle = 188850
gpu_tot_sim_insn = 5405390
gpu_tot_ipc =      28.6227
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 342603
gpu_stall_icnt2sh    = 965232
gpu_total_sim_rate=37799

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 370602
	L1I_total_cache_misses = 2077
	L1I_total_cache_miss_rate = 0.0056
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 11368
L1D_cache:
	L1D_cache_core[0]: Access = 21503, Miss = 15339, Miss_rate = 0.713, Pending_hits = 1621, Reservation_fails = 108995
	L1D_cache_core[1]: Access = 21685, Miss = 15789, Miss_rate = 0.728, Pending_hits = 1602, Reservation_fails = 107442
	L1D_cache_core[2]: Access = 25023, Miss = 18271, Miss_rate = 0.730, Pending_hits = 1800, Reservation_fails = 119707
	L1D_cache_core[3]: Access = 21267, Miss = 15345, Miss_rate = 0.722, Pending_hits = 1593, Reservation_fails = 104909
	L1D_cache_core[4]: Access = 21515, Miss = 15555, Miss_rate = 0.723, Pending_hits = 1582, Reservation_fails = 105747
	L1D_cache_core[5]: Access = 20502, Miss = 15057, Miss_rate = 0.734, Pending_hits = 1683, Reservation_fails = 108965
	L1D_cache_core[6]: Access = 20870, Miss = 15184, Miss_rate = 0.728, Pending_hits = 1540, Reservation_fails = 108740
	L1D_cache_core[7]: Access = 21642, Miss = 15698, Miss_rate = 0.725, Pending_hits = 1599, Reservation_fails = 106662
	L1D_cache_core[8]: Access = 22486, Miss = 16491, Miss_rate = 0.733, Pending_hits = 1614, Reservation_fails = 113863
	L1D_cache_core[9]: Access = 20642, Miss = 14869, Miss_rate = 0.720, Pending_hits = 1500, Reservation_fails = 105191
	L1D_cache_core[10]: Access = 22343, Miss = 16392, Miss_rate = 0.734, Pending_hits = 1602, Reservation_fails = 112750
	L1D_cache_core[11]: Access = 22453, Miss = 16399, Miss_rate = 0.730, Pending_hits = 1749, Reservation_fails = 109256
	L1D_cache_core[12]: Access = 21126, Miss = 15498, Miss_rate = 0.734, Pending_hits = 1610, Reservation_fails = 109065
	L1D_cache_core[13]: Access = 25158, Miss = 18433, Miss_rate = 0.733, Pending_hits = 1888, Reservation_fails = 118480
	L1D_cache_core[14]: Access = 21124, Miss = 15740, Miss_rate = 0.745, Pending_hits = 1621, Reservation_fails = 112093
	L1D_total_cache_accesses = 329339
	L1D_total_cache_misses = 240060
	L1D_total_cache_miss_rate = 0.7289
	L1D_total_cache_pending_hits = 24604
	L1D_total_cache_reservation_fails = 1651865
	L1D_cache_data_port_util = 0.026
	L1D_cache_fill_port_util = 0.051
L1C_cache:
	L1C_total_cache_accesses = 65711
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0073
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3411
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 62670
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 24510
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 123825
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 1003306
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 65231
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3411
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 2005
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 94
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 116235
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 648559
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 368525
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 2077
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 11368
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
1623, 1165, 2016, 1582, 1582, 1565, 1139, 1513, 1057, 1165, 1113, 1126, 1165, 1124, 1623, 1571, 634, 634, 647, 634, 1090, 634, 660, 621, 1066, 1012, 647, 1021, 634, 634, 1040, 1021, 1081, 1487, 597, 625, 677, 1096, 649, 662, 634, 664, 677, 664, 649, 677, 664, 664, 
gpgpu_n_tot_thrd_icount = 21890208
gpgpu_n_tot_w_icount = 684069
gpgpu_n_stall_shd_mem = 1825664
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 123825
gpgpu_n_mem_write_global = 118334
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 547996
gpgpu_n_store_insn = 221224
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 715642
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3411
gpgpu_stall_shd_mem[c_mem][bk_conf] = 3411
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 1822253
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:3115307	W0_Idle:318451	W0_Scoreboard:781307	W1:154400	W2:108593	W3:104308	W4:79854	W5:57290	W6:26492	W7:14328	W8:4067	W9:1225	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:26	W17:117	W18:195	W19:572	W20:728	W21:1248	W22:1820	W23:1716	W24:1885	W25:1820	W26:1482	W27:819	W28:377	W29:143	W30:52	W31:0	W32:120512
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 990600 {8:123825,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 4736784 {40:118291,72:11,136:32,}
traffic_breakdown_coretomem[INST_ACC_R] = 720 {8:90,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 16840200 {136:123825,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 946672 {8:118334,}
traffic_breakdown_memtocore[INST_ACC_R] = 12240 {136:90,}
maxmrqlatency = 295 
maxdqlatency = 0 
maxmflatency = 792 
averagemflatency = 303 
max_icnt2mem_latency = 566 
max_icnt2sh_latency = 188849 
mrq_lat_table:8616 	334 	321 	587 	722 	289 	123 	49 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	81701 	153930 	6543 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	40391 	29639 	44089 	63363 	52994 	11778 	10 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	10099 	53946 	55973 	3797 	25 	0 	0 	1 	6 	22 	464 	8669 	22041 	48804 	38327 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	109 	268 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         5         8        14        14        32        32        27        21        46        27        23        49         8        10        19         6 
dram[1]:         5         7        14        14        31        31        27        33        46        31        34        25        10         8         4         7 
dram[2]:         8         6        14        14        31        29        35        25        41        54        51        31        15        13        14        21 
dram[3]:         6        11        14        16        34        29        25        23        46        52        54        46        11         6         7         8 
dram[4]:         8         5        14        16        33        28        25        28        39        57        52        50        14         9         8        12 
dram[5]:        10         7        14        16        33        28        30        29        44        37        39        43         7         9         7         9 
maximum service time to same row:
dram[0]:     18103     27895     13219     16242     16253     13892     18906     22844     15438     22019     35239     19381     19061     25050      9881     12756 
dram[1]:     21871     33771     13188     15012     32632     20312     21876     17150     13726     26104     15759     17872     22297     13956     13787     12403 
dram[2]:     48341     21338     19834     13588     11689     14690     21191     19179     19992     23722     16894     11079     14321     16026     14570     20409 
dram[3]:     26871     25526     21594     12615     13954     10553     32505     13768     19957     10924      8894     20753     13166     41106     19082     14809 
dram[4]:     23198     16744      9354     19764     12631     13759     14064     23184     27716     16567     10595     18428     18678     12914     20013     20556 
dram[5]:     22901     42431     33903     12595     23572     26428     36495     21222     15760     19350     12375     15020     16850     33046     34951     41869 
average row accesses per activate:
dram[0]:  1.435897  2.057143  2.705882  2.400000  2.360000  2.250000  2.471429  3.068182  3.265306  3.750000  2.541177  3.140000  2.136364  2.139535  2.177778  1.765957 
dram[1]:  1.944444  1.903226  2.760870  3.073171  2.487805  2.315789  3.500000  4.344828  3.018868  3.404255  3.326087  2.666667  1.936170  1.891304  1.510204  1.955556 
dram[2]:  1.964286  2.076923  2.250000  2.052632  2.217391  2.727273  3.903226  3.400000  3.250000  4.205883  2.789474  2.784615  1.893617  2.444444  2.055556  2.312500 
dram[3]:  1.920000  2.333333  2.636364  2.730769  2.422222  2.254902  3.341463  2.787234  3.538461  2.945455  2.732143  3.159091  2.232558  2.128205  1.959184  2.057143 
dram[4]:  1.702703  1.837838  1.973684  2.702128  2.404762  2.780488  2.846154  4.958333  3.923077  3.361702  2.440000  3.650000  2.260000  1.957447  1.698113  2.303030 
dram[5]:  2.071429  2.370370  2.383333  2.642857  2.833333  2.463415  3.486486  3.473684  3.641026  3.320000  2.790323  2.879310  1.840909  1.844444  2.024390  2.225806 
average row locality = 11046/4270 = 2.586885
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        56        72        93        87       110       114       153       119       119        97       160       116        90        86        98        83 
dram[1]:        70        59        81        84        98        84       110       109       122       121       117       122        87        83        74        88 
dram[2]:        55        54        81        99        96        87       104       118       109       109       123       130        85        82        74        74 
dram[3]:        48        63        84        89       102       109       119       112       102       130       116       105        90        81        96        72 
dram[4]:        63        68       116        85        95       109       128       102       116       121       135       109       105        88        90        76 
dram[5]:        58        64        99        94        96        92       109       116       108       128       130       125        77        81        83        69 
total reads: 9295
bank skew: 160/48 = 3.33
chip skew: 1653/1480 = 1.12
number of total write accesses:
dram[0]:         0         0        45        33         8        12        20        16        41        38        56        41         4         6         0         0 
dram[1]:         0         0        46        42         4         4        16        17        38        39        36        38         4         4         0         0 
dram[2]:         0         0        27        18         6         3        17        18        34        34        36        51         4         6         0         0 
dram[3]:         0         0        32        53         7         6        18        19        36        32        37        34         6         2         0         0 
dram[4]:         0         0        34        42         6         5        20        17        37        37        48        37         8         4         0         0 
dram[5]:         0         0        44        54         6         9        20        16        34        38        43        42         4         2         0         0 
total reads: 1751
min_bank_accesses = 0!
chip skew: 320/254 = 1.26
average mf latency per bank:
dram[0]:       2199      2388      1592      1854     15601     14959      9403     10745      5989      5857      4223      5326      3362      2952      2342      2581
dram[1]:       2222      2470      1496      1703     18000     22409     12113     12567      5758      6271      5572      5701      3419      3510      2494      2511
dram[2]:       2574      2319      1811      1932     18732     21048     11696     11403      5807      6369      5301      4582      3057     11482      2395      2594
dram[3]:       2447      2185      1764      1548     17651     17180     10964     11095      6040      5697      5647      5865      3309      3039      2421      2580
dram[4]:       2807      2510      1701      1649     19142     17636     10384     13360      5764      5864      4611      6166      2939      3098      2445      2541
dram[5]:       2811      2370      1641      1602     19637     18896     11507     11337      6289      5505      5381      5058      3756      3163      2705      2228
maximum mf latency per bank:
dram[0]:        704       697       737       630       721       724       695       702       709       659       792       779       708       692       711       709
dram[1]:        644       579       575       670       665       693       674       765       705       748       694       723       624       698       586       705
dram[2]:        647       685       693       717       719       741       740       754       664       751       744       683       768       691       713       668
dram[3]:        641       649       585       633       741       656       665       640       718       702       691       623       676       699       704       656
dram[4]:        694       685       653       676       713       678       713       715       716       731       741       699       771       725       699       703
dram[5]:        614       682       665       636       701       623       678       669       693       765       716       695       646       659       670       680

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=249275 n_nop=244020 n_act=794 n_pre=778 n_req=1973 n_rd=3306 n_write=377 bw_util=0.02955
n_activity=40028 dram_eff=0.184
bk0: 112a 248015i bk1: 144a 247976i bk2: 186a 247156i bk3: 174a 247138i bk4: 220a 247287i bk5: 228a 247049i bk6: 306a 246258i bk7: 238a 246913i bk8: 238a 246840i bk9: 194a 247278i bk10: 320a 245463i bk11: 232a 246360i bk12: 180a 247461i bk13: 172a 247337i bk14: 196a 247655i bk15: 166a 247580i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0591194
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=249275 n_nop=244564 n_act=691 n_pre=675 n_req=1797 n_rd=3018 n_write=327 bw_util=0.02684
n_activity=36848 dram_eff=0.1816
bk0: 140a 248074i bk1: 118a 248251i bk2: 162a 247272i bk3: 168a 247279i bk4: 196a 247707i bk5: 168a 247749i bk6: 220a 247523i bk7: 218a 247531i bk8: 244a 246895i bk9: 242a 246978i bk10: 234a 247022i bk11: 244a 246599i bk12: 174a 247554i bk13: 166a 247605i bk14: 148a 247665i bk15: 176a 247709i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0375048
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=249275 n_nop=244724 n_act=660 n_pre=644 n_req=1734 n_rd=2960 n_write=287 bw_util=0.02605
n_activity=34539 dram_eff=0.188
bk0: 110a 248301i bk1: 108a 248407i bk2: 162a 247411i bk3: 198a 247020i bk4: 192a 247495i bk5: 174a 247772i bk6: 208a 247478i bk7: 236a 247087i bk8: 218a 247042i bk9: 218a 247288i bk10: 246a 246548i bk11: 260a 246007i bk12: 170a 247361i bk13: 164a 247641i bk14: 148a 247929i bk15: 148a 247946i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0539003
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=249275 n_nop=244549 n_act=692 n_pre=676 n_req=1800 n_rd=3036 n_write=322 bw_util=0.02694
n_activity=36531 dram_eff=0.1838
bk0: 96a 248459i bk1: 126a 248302i bk2: 168a 247403i bk3: 178a 246853i bk4: 204a 247565i bk5: 218a 247244i bk6: 238a 247382i bk7: 224a 247015i bk8: 204a 247214i bk9: 260a 246635i bk10: 232a 246655i bk11: 210a 246979i bk12: 180a 247575i bk13: 162a 247703i bk14: 192a 247515i bk15: 144a 248015i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0419858
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=249275 n_nop=244254 n_act=740 n_pre=724 n_req=1901 n_rd=3212 n_write=345 bw_util=0.02854
n_activity=38043 dram_eff=0.187
bk0: 126a 248034i bk1: 136a 248008i bk2: 232a 246436i bk3: 170a 247112i bk4: 190a 247579i bk5: 218a 247398i bk6: 256a 246817i bk7: 204a 247594i bk8: 232a 247221i bk9: 242a 246802i bk10: 270a 245768i bk11: 218a 246975i bk12: 210a 247036i bk13: 176a 247269i bk14: 180a 247383i bk15: 152a 247948i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0699027
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=249275 n_nop=244485 n_act=693 n_pre=677 n_req=1841 n_rd=3058 n_write=362 bw_util=0.02744
n_activity=36811 dram_eff=0.1858
bk0: 116a 248283i bk1: 128a 248304i bk2: 198a 246850i bk3: 188a 246800i bk4: 192a 247751i bk5: 184a 247517i bk6: 218a 247308i bk7: 232a 247286i bk8: 216a 247355i bk9: 256a 246958i bk10: 260a 246431i bk11: 250a 246532i bk12: 154a 247703i bk13: 162a 247673i bk14: 166a 247807i bk15: 138a 248112i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0395146

========= L2 cache stats =========
L2_cache_bank[0]: Access = 20027, Miss = 879, Miss_rate = 0.044, Pending_hits = 28, Reservation_fails = 227
L2_cache_bank[1]: Access = 19727, Miss = 774, Miss_rate = 0.039, Pending_hits = 22, Reservation_fails = 139
L2_cache_bank[2]: Access = 19988, Miss = 759, Miss_rate = 0.038, Pending_hits = 26, Reservation_fails = 114
L2_cache_bank[3]: Access = 20305, Miss = 750, Miss_rate = 0.037, Pending_hits = 22, Reservation_fails = 0
L2_cache_bank[4]: Access = 19818, Miss = 727, Miss_rate = 0.037, Pending_hits = 21, Reservation_fails = 179
L2_cache_bank[5]: Access = 21990, Miss = 753, Miss_rate = 0.034, Pending_hits = 11, Reservation_fails = 257
L2_cache_bank[6]: Access = 19968, Miss = 757, Miss_rate = 0.038, Pending_hits = 17, Reservation_fails = 0
L2_cache_bank[7]: Access = 19805, Miss = 761, Miss_rate = 0.038, Pending_hits = 28, Reservation_fails = 0
L2_cache_bank[8]: Access = 20209, Miss = 848, Miss_rate = 0.042, Pending_hits = 11, Reservation_fails = 65
L2_cache_bank[9]: Access = 20140, Miss = 758, Miss_rate = 0.038, Pending_hits = 22, Reservation_fails = 96
L2_cache_bank[10]: Access = 20340, Miss = 760, Miss_rate = 0.037, Pending_hits = 21, Reservation_fails = 0
L2_cache_bank[11]: Access = 19947, Miss = 769, Miss_rate = 0.039, Pending_hits = 34, Reservation_fails = 0
L2_total_cache_accesses = 242264
L2_total_cache_misses = 9295
L2_total_cache_miss_rate = 0.0384
L2_total_cache_pending_hits = 263
L2_total_cache_reservation_fails = 1077
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 115771
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 20
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 8034
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 457
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 111
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 116852
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 228
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1254
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 100
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 72
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 12
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 409
L2_cache_data_port_util = 0.257
L2_cache_fill_port_util = 0.016

icnt_total_pkts_mem_to_simt=737954
icnt_total_pkts_simt_to_mem=360705
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 52.4276
	minimum = 6
	maximum = 302
Network latency average = 28.9979
	minimum = 6
	maximum = 182
Slowest packet = 476441
Flit latency average = 33.5793
	minimum = 6
	maximum = 181
Slowest flit = 1088157
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0732721
	minimum = 0.0469938 (at node 6)
	maximum = 0.29279 (at node 20)
Accepted packet rate average = 0.0732721
	minimum = 0.0469938 (at node 6)
	maximum = 0.29279 (at node 20)
Injected flit rate average = 0.117433
	minimum = 0.0801659 (at node 18)
	maximum = 0.313983 (at node 20)
Accepted flit rate average= 0.117433
	minimum = 0.0580511 (at node 6)
	maximum = 0.580281 (at node 20)
Injected packet length average = 1.6027
Accepted packet length average = 1.6027
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 27.7838 (8 samples)
	minimum = 6 (8 samples)
	maximum = 183.875 (8 samples)
Network latency average = 18.0208 (8 samples)
	minimum = 6 (8 samples)
	maximum = 133.625 (8 samples)
Flit latency average = 17.9916 (8 samples)
	minimum = 6 (8 samples)
	maximum = 131.625 (8 samples)
Fragmentation average = 0.0120442 (8 samples)
	minimum = 0 (8 samples)
	maximum = 34.875 (8 samples)
Injected packet rate average = 0.0503665 (8 samples)
	minimum = 0.0342944 (8 samples)
	maximum = 0.130002 (8 samples)
Accepted packet rate average = 0.0503665 (8 samples)
	minimum = 0.0342944 (8 samples)
	maximum = 0.130002 (8 samples)
Injected flit rate average = 0.099554 (8 samples)
	minimum = 0.0545083 (8 samples)
	maximum = 0.215113 (8 samples)
Accepted flit rate average = 0.099554 (8 samples)
	minimum = 0.0620985 (8 samples)
	maximum = 0.283271 (8 samples)
Injected packet size average = 1.97659 (8 samples)
Accepted packet size average = 1.97659 (8 samples)
Hops average = 1 (8 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 2 min, 23 sec (143 sec)
gpgpu_simulation_rate = 37799 (inst/sec)
gpgpu_simulation_rate = 1320 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x40169c (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (63,1,1) blockDim = (512,1,1) 
kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 4 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 3, limited by: threads
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,188850)
GPGPU-Sim uArch: Shader 5 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,188850)
GPGPU-Sim uArch: Shader 6 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,188850)
GPGPU-Sim uArch: Shader 7 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,188850)
GPGPU-Sim uArch: Shader 8 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,188850)
GPGPU-Sim uArch: Shader 9 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,188850)
GPGPU-Sim uArch: Shader 10 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,188850)
GPGPU-Sim uArch: Shader 11 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,188850)
GPGPU-Sim uArch: Shader 12 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,188850)
GPGPU-Sim uArch: Shader 13 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,188850)
GPGPU-Sim uArch: Shader 14 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,188850)
GPGPU-Sim uArch: Shader 0 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,188850)
GPGPU-Sim uArch: Shader 1 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,188850)
GPGPU-Sim uArch: Shader 2 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,188850)
GPGPU-Sim uArch: Shader 3 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,188850)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,188850)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,188850)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,188850)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,188850)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,188850)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,188850)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,188850)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,188850)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,188850)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,188850)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,188850)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,188850)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,188850)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,188850)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,188850)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,188850)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,188850)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,188850)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,188850)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,188850)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,188850)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,188850)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,188850)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,188850)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,188850)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,188850)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,188850)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,188850)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,188850)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,188850)
GPGPU-Sim PTX: 5800000 instructions simulated : ctaid=(6,0,0) tid=(155,0,0)
GPGPU-Sim PTX: 5900000 instructions simulated : ctaid=(16,0,0) tid=(155,0,0)
GPGPU-Sim PTX: 6000000 instructions simulated : ctaid=(42,0,0) tid=(283,0,0)
GPGPU-Sim PTX: 6100000 instructions simulated : ctaid=(33,0,0) tid=(79,0,0)
GPGPU-Sim uArch: cycles simulated: 189350  inst.: 5727731 (ipc=644.7) sim_rate=39775 (inst/sec) elapsed = 0:0:02:24 / Tue Apr 16 16:57:51 2019
GPGPU-Sim uArch: cycles simulated: 189850  inst.: 5764244 (ipc=358.9) sim_rate=39753 (inst/sec) elapsed = 0:0:02:25 / Tue Apr 16 16:57:52 2019
GPGPU-Sim uArch: cycles simulated: 190850  inst.: 5802191 (ipc=198.4) sim_rate=39741 (inst/sec) elapsed = 0:0:02:26 / Tue Apr 16 16:57:53 2019
GPGPU-Sim PTX: 6200000 instructions simulated : ctaid=(14,0,0) tid=(128,0,0)
GPGPU-Sim uArch: cycles simulated: 191850  inst.: 5813653 (ipc=136.1) sim_rate=39548 (inst/sec) elapsed = 0:0:02:27 / Tue Apr 16 16:57:54 2019
GPGPU-Sim uArch: cycles simulated: 193350  inst.: 5827480 (ipc=93.8) sim_rate=39374 (inst/sec) elapsed = 0:0:02:28 / Tue Apr 16 16:57:55 2019
GPGPU-Sim uArch: cycles simulated: 194350  inst.: 5837948 (ipc=78.6) sim_rate=39180 (inst/sec) elapsed = 0:0:02:29 / Tue Apr 16 16:57:56 2019
GPGPU-Sim uArch: cycles simulated: 195350  inst.: 5850265 (ipc=68.4) sim_rate=39001 (inst/sec) elapsed = 0:0:02:30 / Tue Apr 16 16:57:57 2019
GPGPU-Sim uArch: cycles simulated: 196850  inst.: 5865522 (ipc=57.5) sim_rate=38844 (inst/sec) elapsed = 0:0:02:31 / Tue Apr 16 16:57:58 2019
GPGPU-Sim uArch: cycles simulated: 197850  inst.: 5874364 (ipc=52.1) sim_rate=38647 (inst/sec) elapsed = 0:0:02:32 / Tue Apr 16 16:57:59 2019
GPGPU-Sim uArch: cycles simulated: 199350  inst.: 5890903 (ipc=46.2) sim_rate=38502 (inst/sec) elapsed = 0:0:02:33 / Tue Apr 16 16:58:00 2019
GPGPU-Sim PTX: 6300000 instructions simulated : ctaid=(13,0,0) tid=(468,0,0)
GPGPU-Sim uArch: cycles simulated: 200350  inst.: 5902865 (ipc=43.3) sim_rate=38330 (inst/sec) elapsed = 0:0:02:34 / Tue Apr 16 16:58:01 2019
GPGPU-Sim uArch: cycles simulated: 201850  inst.: 5917555 (ipc=39.4) sim_rate=38177 (inst/sec) elapsed = 0:0:02:35 / Tue Apr 16 16:58:02 2019
GPGPU-Sim uArch: cycles simulated: 202850  inst.: 5927167 (ipc=37.3) sim_rate=37994 (inst/sec) elapsed = 0:0:02:36 / Tue Apr 16 16:58:03 2019
GPGPU-Sim uArch: cycles simulated: 203850  inst.: 5937340 (ipc=35.5) sim_rate=37817 (inst/sec) elapsed = 0:0:02:37 / Tue Apr 16 16:58:04 2019
GPGPU-Sim uArch: cycles simulated: 205350  inst.: 5952487 (ipc=33.2) sim_rate=37673 (inst/sec) elapsed = 0:0:02:38 / Tue Apr 16 16:58:05 2019
GPGPU-Sim uArch: cycles simulated: 206350  inst.: 5962382 (ipc=31.8) sim_rate=37499 (inst/sec) elapsed = 0:0:02:39 / Tue Apr 16 16:58:06 2019
GPGPU-Sim uArch: cycles simulated: 207850  inst.: 5978220 (ipc=30.1) sim_rate=37363 (inst/sec) elapsed = 0:0:02:40 / Tue Apr 16 16:58:07 2019
GPGPU-Sim uArch: cycles simulated: 208850  inst.: 5987957 (ipc=29.1) sim_rate=37192 (inst/sec) elapsed = 0:0:02:41 / Tue Apr 16 16:58:08 2019
GPGPU-Sim uArch: cycles simulated: 209850  inst.: 5998032 (ipc=28.2) sim_rate=37024 (inst/sec) elapsed = 0:0:02:42 / Tue Apr 16 16:58:09 2019
GPGPU-Sim PTX: 6400000 instructions simulated : ctaid=(10,0,0) tid=(130,0,0)
GPGPU-Sim uArch: cycles simulated: 211350  inst.: 6012893 (ipc=27.0) sim_rate=36888 (inst/sec) elapsed = 0:0:02:43 / Tue Apr 16 16:58:10 2019
GPGPU-Sim uArch: cycles simulated: 212350  inst.: 6022995 (ipc=26.3) sim_rate=36725 (inst/sec) elapsed = 0:0:02:44 / Tue Apr 16 16:58:11 2019
GPGPU-Sim uArch: cycles simulated: 213850  inst.: 6039739 (ipc=25.4) sim_rate=36604 (inst/sec) elapsed = 0:0:02:45 / Tue Apr 16 16:58:12 2019
GPGPU-Sim uArch: cycles simulated: 214850  inst.: 6048376 (ipc=24.7) sim_rate=36436 (inst/sec) elapsed = 0:0:02:46 / Tue Apr 16 16:58:13 2019
GPGPU-Sim uArch: cycles simulated: 215850  inst.: 6058646 (ipc=24.2) sim_rate=36279 (inst/sec) elapsed = 0:0:02:47 / Tue Apr 16 16:58:14 2019
GPGPU-Sim uArch: cycles simulated: 217350  inst.: 6073033 (ipc=23.4) sim_rate=36149 (inst/sec) elapsed = 0:0:02:48 / Tue Apr 16 16:58:15 2019
GPGPU-Sim uArch: cycles simulated: 218350  inst.: 6084155 (ipc=23.0) sim_rate=36000 (inst/sec) elapsed = 0:0:02:49 / Tue Apr 16 16:58:16 2019
GPGPU-Sim PTX: 6500000 instructions simulated : ctaid=(22,0,0) tid=(258,0,0)
GPGPU-Sim uArch: cycles simulated: 219850  inst.: 6098145 (ipc=22.3) sim_rate=35871 (inst/sec) elapsed = 0:0:02:50 / Tue Apr 16 16:58:17 2019
GPGPU-Sim uArch: cycles simulated: 220850  inst.: 6109925 (ipc=22.0) sim_rate=35730 (inst/sec) elapsed = 0:0:02:51 / Tue Apr 16 16:58:18 2019
GPGPU-Sim uArch: cycles simulated: 222350  inst.: 6124920 (ipc=21.5) sim_rate=35610 (inst/sec) elapsed = 0:0:02:52 / Tue Apr 16 16:58:19 2019
GPGPU-Sim uArch: cycles simulated: 223350  inst.: 6133651 (ipc=21.1) sim_rate=35454 (inst/sec) elapsed = 0:0:02:53 / Tue Apr 16 16:58:20 2019
GPGPU-Sim uArch: cycles simulated: 224350  inst.: 6143141 (ipc=20.8) sim_rate=35305 (inst/sec) elapsed = 0:0:02:54 / Tue Apr 16 16:58:21 2019
GPGPU-Sim uArch: cycles simulated: 225850  inst.: 6160848 (ipc=20.4) sim_rate=35204 (inst/sec) elapsed = 0:0:02:55 / Tue Apr 16 16:58:22 2019
GPGPU-Sim uArch: cycles simulated: 226850  inst.: 6171180 (ipc=20.2) sim_rate=35063 (inst/sec) elapsed = 0:0:02:56 / Tue Apr 16 16:58:23 2019
GPGPU-Sim uArch: cycles simulated: 228350  inst.: 6185755 (ipc=19.8) sim_rate=34947 (inst/sec) elapsed = 0:0:02:57 / Tue Apr 16 16:58:24 2019
GPGPU-Sim PTX: 6600000 instructions simulated : ctaid=(29,0,0) tid=(283,0,0)
GPGPU-Sim uArch: cycles simulated: 229350  inst.: 6196845 (ipc=19.5) sim_rate=34813 (inst/sec) elapsed = 0:0:02:58 / Tue Apr 16 16:58:25 2019
GPGPU-Sim uArch: cycles simulated: 230350  inst.: 6206981 (ipc=19.3) sim_rate=34675 (inst/sec) elapsed = 0:0:02:59 / Tue Apr 16 16:58:26 2019
GPGPU-Sim uArch: cycles simulated: 231850  inst.: 6221667 (ipc=19.0) sim_rate=34564 (inst/sec) elapsed = 0:0:03:00 / Tue Apr 16 16:58:27 2019
GPGPU-Sim uArch: cycles simulated: 232850  inst.: 6231804 (ipc=18.8) sim_rate=34429 (inst/sec) elapsed = 0:0:03:01 / Tue Apr 16 16:58:28 2019
GPGPU-Sim uArch: cycles simulated: 234350  inst.: 6247319 (ipc=18.5) sim_rate=34325 (inst/sec) elapsed = 0:0:03:02 / Tue Apr 16 16:58:29 2019
GPGPU-Sim uArch: cycles simulated: 235350  inst.: 6258145 (ipc=18.3) sim_rate=34197 (inst/sec) elapsed = 0:0:03:03 / Tue Apr 16 16:58:30 2019
GPGPU-Sim uArch: cycles simulated: 236350  inst.: 6267212 (ipc=18.1) sim_rate=34060 (inst/sec) elapsed = 0:0:03:04 / Tue Apr 16 16:58:31 2019
GPGPU-Sim uArch: cycles simulated: 237850  inst.: 6281973 (ipc=17.9) sim_rate=33956 (inst/sec) elapsed = 0:0:03:05 / Tue Apr 16 16:58:32 2019
GPGPU-Sim uArch: cycles simulated: 238850  inst.: 6291590 (ipc=17.7) sim_rate=33825 (inst/sec) elapsed = 0:0:03:06 / Tue Apr 16 16:58:33 2019
GPGPU-Sim PTX: 6700000 instructions simulated : ctaid=(3,0,0) tid=(6,0,0)
GPGPU-Sim uArch: cycles simulated: 240350  inst.: 6307254 (ipc=17.5) sim_rate=33728 (inst/sec) elapsed = 0:0:03:07 / Tue Apr 16 16:58:34 2019
GPGPU-Sim uArch: cycles simulated: 241350  inst.: 6318294 (ipc=17.4) sim_rate=33607 (inst/sec) elapsed = 0:0:03:08 / Tue Apr 16 16:58:35 2019
GPGPU-Sim uArch: cycles simulated: 242350  inst.: 6328249 (ipc=17.2) sim_rate=33482 (inst/sec) elapsed = 0:0:03:09 / Tue Apr 16 16:58:36 2019
GPGPU-Sim uArch: cycles simulated: 243850  inst.: 6342412 (ipc=17.0) sim_rate=33381 (inst/sec) elapsed = 0:0:03:10 / Tue Apr 16 16:58:37 2019
GPGPU-Sim uArch: cycles simulated: 244850  inst.: 6353484 (ipc=16.9) sim_rate=33264 (inst/sec) elapsed = 0:0:03:11 / Tue Apr 16 16:58:38 2019
GPGPU-Sim uArch: cycles simulated: 246350  inst.: 6368349 (ipc=16.7) sim_rate=33168 (inst/sec) elapsed = 0:0:03:12 / Tue Apr 16 16:58:39 2019
GPGPU-Sim uArch: cycles simulated: 247350  inst.: 6379373 (ipc=16.6) sim_rate=33053 (inst/sec) elapsed = 0:0:03:13 / Tue Apr 16 16:58:40 2019
GPGPU-Sim uArch: cycles simulated: 248350  inst.: 6388602 (ipc=16.5) sim_rate=32930 (inst/sec) elapsed = 0:0:03:14 / Tue Apr 16 16:58:41 2019
GPGPU-Sim PTX: 6800000 instructions simulated : ctaid=(7,0,0) tid=(117,0,0)
GPGPU-Sim uArch: cycles simulated: 249850  inst.: 6403312 (ipc=16.4) sim_rate=32837 (inst/sec) elapsed = 0:0:03:15 / Tue Apr 16 16:58:42 2019
GPGPU-Sim uArch: cycles simulated: 250850  inst.: 6413277 (ipc=16.3) sim_rate=32720 (inst/sec) elapsed = 0:0:03:16 / Tue Apr 16 16:58:43 2019
GPGPU-Sim uArch: cycles simulated: 252350  inst.: 6429339 (ipc=16.1) sim_rate=32636 (inst/sec) elapsed = 0:0:03:17 / Tue Apr 16 16:58:44 2019
GPGPU-Sim uArch: cycles simulated: 253350  inst.: 6440371 (ipc=16.0) sim_rate=32527 (inst/sec) elapsed = 0:0:03:18 / Tue Apr 16 16:58:45 2019
GPGPU-Sim uArch: cycles simulated: 254350  inst.: 6450253 (ipc=16.0) sim_rate=32413 (inst/sec) elapsed = 0:0:03:19 / Tue Apr 16 16:58:46 2019
GPGPU-Sim uArch: cycles simulated: 255850  inst.: 6463988 (ipc=15.8) sim_rate=32319 (inst/sec) elapsed = 0:0:03:20 / Tue Apr 16 16:58:47 2019
GPGPU-Sim uArch: cycles simulated: 256850  inst.: 6475471 (ipc=15.7) sim_rate=32216 (inst/sec) elapsed = 0:0:03:21 / Tue Apr 16 16:58:48 2019
GPGPU-Sim uArch: cycles simulated: 258350  inst.: 6489627 (ipc=15.6) sim_rate=32126 (inst/sec) elapsed = 0:0:03:22 / Tue Apr 16 16:58:49 2019
GPGPU-Sim PTX: 6900000 instructions simulated : ctaid=(13,0,0) tid=(6,0,0)
GPGPU-Sim uArch: cycles simulated: 259350  inst.: 6502351 (ipc=15.6) sim_rate=32031 (inst/sec) elapsed = 0:0:03:23 / Tue Apr 16 16:58:50 2019
GPGPU-Sim uArch: cycles simulated: 260350  inst.: 6512051 (ipc=15.5) sim_rate=31921 (inst/sec) elapsed = 0:0:03:24 / Tue Apr 16 16:58:51 2019
GPGPU-Sim uArch: cycles simulated: 261850  inst.: 6525736 (ipc=15.3) sim_rate=31832 (inst/sec) elapsed = 0:0:03:25 / Tue Apr 16 16:58:52 2019
GPGPU-Sim uArch: cycles simulated: 262850  inst.: 6535564 (ipc=15.3) sim_rate=31726 (inst/sec) elapsed = 0:0:03:26 / Tue Apr 16 16:58:53 2019
GPGPU-Sim uArch: cycles simulated: 264350  inst.: 6550477 (ipc=15.2) sim_rate=31644 (inst/sec) elapsed = 0:0:03:27 / Tue Apr 16 16:58:54 2019
GPGPU-Sim uArch: cycles simulated: 265350  inst.: 6560592 (ipc=15.1) sim_rate=31541 (inst/sec) elapsed = 0:0:03:28 / Tue Apr 16 16:58:55 2019
GPGPU-Sim uArch: cycles simulated: 266350  inst.: 6571671 (ipc=15.0) sim_rate=31443 (inst/sec) elapsed = 0:0:03:29 / Tue Apr 16 16:58:56 2019
GPGPU-Sim uArch: cycles simulated: 267350  inst.: 6581879 (ipc=15.0) sim_rate=31342 (inst/sec) elapsed = 0:0:03:30 / Tue Apr 16 16:58:57 2019
GPGPU-Sim PTX: 7000000 instructions simulated : ctaid=(14,0,0) tid=(79,0,0)
GPGPU-Sim uArch: cycles simulated: 268850  inst.: 6597413 (ipc=14.9) sim_rate=31267 (inst/sec) elapsed = 0:0:03:31 / Tue Apr 16 16:58:58 2019
GPGPU-Sim uArch: cycles simulated: 269850  inst.: 6606808 (ipc=14.8) sim_rate=31164 (inst/sec) elapsed = 0:0:03:32 / Tue Apr 16 16:58:59 2019
GPGPU-Sim uArch: cycles simulated: 270850  inst.: 6617891 (ipc=14.8) sim_rate=31069 (inst/sec) elapsed = 0:0:03:33 / Tue Apr 16 16:59:00 2019
GPGPU-Sim uArch: cycles simulated: 272350  inst.: 6633149 (ipc=14.7) sim_rate=30996 (inst/sec) elapsed = 0:0:03:34 / Tue Apr 16 16:59:01 2019
GPGPU-Sim uArch: cycles simulated: 273350  inst.: 6644355 (ipc=14.7) sim_rate=30903 (inst/sec) elapsed = 0:0:03:35 / Tue Apr 16 16:59:02 2019
GPGPU-Sim uArch: cycles simulated: 274350  inst.: 6654374 (ipc=14.6) sim_rate=30807 (inst/sec) elapsed = 0:0:03:36 / Tue Apr 16 16:59:03 2019
GPGPU-Sim uArch: cycles simulated: 275350  inst.: 6664251 (ipc=14.6) sim_rate=30710 (inst/sec) elapsed = 0:0:03:37 / Tue Apr 16 16:59:04 2019
GPGPU-Sim uArch: cycles simulated: 276850  inst.: 6679523 (ipc=14.5) sim_rate=30640 (inst/sec) elapsed = 0:0:03:38 / Tue Apr 16 16:59:05 2019
GPGPU-Sim PTX: 7100000 instructions simulated : ctaid=(1,0,0) tid=(54,0,0)
GPGPU-Sim uArch: cycles simulated: 277850  inst.: 6691490 (ipc=14.5) sim_rate=30554 (inst/sec) elapsed = 0:0:03:39 / Tue Apr 16 16:59:06 2019
GPGPU-Sim uArch: cycles simulated: 279350  inst.: 6704608 (ipc=14.4) sim_rate=30475 (inst/sec) elapsed = 0:0:03:40 / Tue Apr 16 16:59:07 2019
GPGPU-Sim uArch: cycles simulated: 280350  inst.: 6714917 (ipc=14.3) sim_rate=30384 (inst/sec) elapsed = 0:0:03:41 / Tue Apr 16 16:59:08 2019
GPGPU-Sim uArch: cycles simulated: 281350  inst.: 6725788 (ipc=14.3) sim_rate=30296 (inst/sec) elapsed = 0:0:03:42 / Tue Apr 16 16:59:09 2019
GPGPU-Sim uArch: cycles simulated: 282850  inst.: 6743133 (ipc=14.2) sim_rate=30238 (inst/sec) elapsed = 0:0:03:43 / Tue Apr 16 16:59:10 2019
GPGPU-Sim uArch: cycles simulated: 283850  inst.: 6752164 (ipc=14.2) sim_rate=30143 (inst/sec) elapsed = 0:0:03:44 / Tue Apr 16 16:59:11 2019
GPGPU-Sim uArch: cycles simulated: 284850  inst.: 6762303 (ipc=14.1) sim_rate=30054 (inst/sec) elapsed = 0:0:03:45 / Tue Apr 16 16:59:12 2019
GPGPU-Sim uArch: cycles simulated: 286350  inst.: 6777857 (ipc=14.1) sim_rate=29990 (inst/sec) elapsed = 0:0:03:46 / Tue Apr 16 16:59:13 2019
GPGPU-Sim uArch: cycles simulated: 287350  inst.: 6786522 (ipc=14.0) sim_rate=29896 (inst/sec) elapsed = 0:0:03:47 / Tue Apr 16 16:59:14 2019
GPGPU-Sim PTX: 7200000 instructions simulated : ctaid=(32,0,0) tid=(205,0,0)
GPGPU-Sim uArch: cycles simulated: 288850  inst.: 6804878 (ipc=14.0) sim_rate=29845 (inst/sec) elapsed = 0:0:03:48 / Tue Apr 16 16:59:15 2019
GPGPU-Sim uArch: cycles simulated: 289850  inst.: 6815456 (ipc=14.0) sim_rate=29761 (inst/sec) elapsed = 0:0:03:49 / Tue Apr 16 16:59:16 2019
GPGPU-Sim uArch: cycles simulated: 290850  inst.: 6826474 (ipc=13.9) sim_rate=29680 (inst/sec) elapsed = 0:0:03:50 / Tue Apr 16 16:59:17 2019
GPGPU-Sim uArch: cycles simulated: 292350  inst.: 6841959 (ipc=13.9) sim_rate=29618 (inst/sec) elapsed = 0:0:03:51 / Tue Apr 16 16:59:18 2019
GPGPU-Sim uArch: cycles simulated: 293350  inst.: 6853107 (ipc=13.9) sim_rate=29539 (inst/sec) elapsed = 0:0:03:52 / Tue Apr 16 16:59:19 2019
GPGPU-Sim uArch: cycles simulated: 294850  inst.: 6868846 (ipc=13.8) sim_rate=29480 (inst/sec) elapsed = 0:0:03:53 / Tue Apr 16 16:59:20 2019
GPGPU-Sim uArch: cycles simulated: 295850  inst.: 6879273 (ipc=13.8) sim_rate=29398 (inst/sec) elapsed = 0:0:03:54 / Tue Apr 16 16:59:21 2019
GPGPU-Sim PTX: 7300000 instructions simulated : ctaid=(16,0,0) tid=(27,0,0)
GPGPU-Sim uArch: cycles simulated: 296850  inst.: 6890721 (ipc=13.8) sim_rate=29322 (inst/sec) elapsed = 0:0:03:55 / Tue Apr 16 16:59:22 2019
GPGPU-Sim uArch: cycles simulated: 298350  inst.: 6905753 (ipc=13.7) sim_rate=29261 (inst/sec) elapsed = 0:0:03:56 / Tue Apr 16 16:59:23 2019
GPGPU-Sim uArch: cycles simulated: 299350  inst.: 6917529 (ipc=13.7) sim_rate=29187 (inst/sec) elapsed = 0:0:03:57 / Tue Apr 16 16:59:24 2019
GPGPU-Sim uArch: cycles simulated: 300850  inst.: 6932965 (ipc=13.6) sim_rate=29130 (inst/sec) elapsed = 0:0:03:58 / Tue Apr 16 16:59:25 2019
GPGPU-Sim uArch: cycles simulated: 301850  inst.: 6942525 (ipc=13.6) sim_rate=29048 (inst/sec) elapsed = 0:0:03:59 / Tue Apr 16 16:59:26 2019
GPGPU-Sim uArch: cycles simulated: 302850  inst.: 6953503 (ipc=13.6) sim_rate=28972 (inst/sec) elapsed = 0:0:04:00 / Tue Apr 16 16:59:27 2019
GPGPU-Sim uArch: cycles simulated: 304350  inst.: 6968948 (ipc=13.5) sim_rate=28916 (inst/sec) elapsed = 0:0:04:01 / Tue Apr 16 16:59:28 2019
GPGPU-Sim uArch: cycles simulated: 305350  inst.: 6979401 (ipc=13.5) sim_rate=28840 (inst/sec) elapsed = 0:0:04:02 / Tue Apr 16 16:59:29 2019
GPGPU-Sim PTX: 7400000 instructions simulated : ctaid=(23,0,0) tid=(128,0,0)
GPGPU-Sim uArch: cycles simulated: 306350  inst.: 6990648 (ipc=13.5) sim_rate=28768 (inst/sec) elapsed = 0:0:04:03 / Tue Apr 16 16:59:30 2019
GPGPU-Sim uArch: cycles simulated: 307850  inst.: 7005014 (ipc=13.4) sim_rate=28709 (inst/sec) elapsed = 0:0:04:04 / Tue Apr 16 16:59:31 2019
GPGPU-Sim uArch: cycles simulated: 308850  inst.: 7016590 (ipc=13.4) sim_rate=28639 (inst/sec) elapsed = 0:0:04:05 / Tue Apr 16 16:59:32 2019
GPGPU-Sim uArch: cycles simulated: 309850  inst.: 7026688 (ipc=13.4) sim_rate=28563 (inst/sec) elapsed = 0:0:04:06 / Tue Apr 16 16:59:33 2019
GPGPU-Sim uArch: cycles simulated: 311350  inst.: 7042152 (ipc=13.4) sim_rate=28510 (inst/sec) elapsed = 0:0:04:07 / Tue Apr 16 16:59:34 2019
GPGPU-Sim uArch: cycles simulated: 312350  inst.: 7052693 (ipc=13.3) sim_rate=28438 (inst/sec) elapsed = 0:0:04:08 / Tue Apr 16 16:59:35 2019
GPGPU-Sim uArch: cycles simulated: 313350  inst.: 7063394 (ipc=13.3) sim_rate=28367 (inst/sec) elapsed = 0:0:04:09 / Tue Apr 16 16:59:36 2019
GPGPU-Sim uArch: cycles simulated: 314350  inst.: 7073856 (ipc=13.3) sim_rate=28295 (inst/sec) elapsed = 0:0:04:10 / Tue Apr 16 16:59:37 2019
GPGPU-Sim PTX: 7500000 instructions simulated : ctaid=(41,0,0) tid=(151,0,0)
GPGPU-Sim uArch: cycles simulated: 315850  inst.: 7089027 (ipc=13.3) sim_rate=28243 (inst/sec) elapsed = 0:0:04:11 / Tue Apr 16 16:59:38 2019
GPGPU-Sim uArch: cycles simulated: 316850  inst.: 7098420 (ipc=13.2) sim_rate=28168 (inst/sec) elapsed = 0:0:04:12 / Tue Apr 16 16:59:39 2019
GPGPU-Sim uArch: cycles simulated: 317850  inst.: 7109772 (ipc=13.2) sim_rate=28101 (inst/sec) elapsed = 0:0:04:13 / Tue Apr 16 16:59:40 2019
GPGPU-Sim uArch: cycles simulated: 318850  inst.: 7119197 (ipc=13.2) sim_rate=28028 (inst/sec) elapsed = 0:0:04:14 / Tue Apr 16 16:59:41 2019
GPGPU-Sim uArch: cycles simulated: 320350  inst.: 7134900 (ipc=13.2) sim_rate=27980 (inst/sec) elapsed = 0:0:04:15 / Tue Apr 16 16:59:42 2019
GPGPU-Sim uArch: cycles simulated: 321350  inst.: 7145826 (ipc=13.1) sim_rate=27913 (inst/sec) elapsed = 0:0:04:16 / Tue Apr 16 16:59:43 2019
GPGPU-Sim uArch: cycles simulated: 322350  inst.: 7157624 (ipc=13.1) sim_rate=27850 (inst/sec) elapsed = 0:0:04:17 / Tue Apr 16 16:59:44 2019
GPGPU-Sim uArch: cycles simulated: 323850  inst.: 7173624 (ipc=13.1) sim_rate=27804 (inst/sec) elapsed = 0:0:04:18 / Tue Apr 16 16:59:45 2019
GPGPU-Sim PTX: 7600000 instructions simulated : ctaid=(29,0,0) tid=(400,0,0)
GPGPU-Sim uArch: cycles simulated: 324850  inst.: 7183129 (ipc=13.1) sim_rate=27734 (inst/sec) elapsed = 0:0:04:19 / Tue Apr 16 16:59:46 2019
GPGPU-Sim uArch: cycles simulated: 325850  inst.: 7192664 (ipc=13.0) sim_rate=27664 (inst/sec) elapsed = 0:0:04:20 / Tue Apr 16 16:59:47 2019
GPGPU-Sim uArch: cycles simulated: 326850  inst.: 7202786 (ipc=13.0) sim_rate=27596 (inst/sec) elapsed = 0:0:04:21 / Tue Apr 16 16:59:48 2019
GPGPU-Sim uArch: cycles simulated: 328350  inst.: 7218350 (ipc=13.0) sim_rate=27550 (inst/sec) elapsed = 0:0:04:22 / Tue Apr 16 16:59:49 2019
GPGPU-Sim uArch: cycles simulated: 329350  inst.: 7229416 (ipc=13.0) sim_rate=27488 (inst/sec) elapsed = 0:0:04:23 / Tue Apr 16 16:59:50 2019
GPGPU-Sim uArch: cycles simulated: 330350  inst.: 7239707 (ipc=13.0) sim_rate=27423 (inst/sec) elapsed = 0:0:04:24 / Tue Apr 16 16:59:51 2019
GPGPU-Sim uArch: cycles simulated: 331850  inst.: 7254032 (ipc=12.9) sim_rate=27373 (inst/sec) elapsed = 0:0:04:25 / Tue Apr 16 16:59:52 2019
GPGPU-Sim uArch: cycles simulated: 332850  inst.: 7265895 (ipc=12.9) sim_rate=27315 (inst/sec) elapsed = 0:0:04:26 / Tue Apr 16 16:59:53 2019
GPGPU-Sim PTX: 7700000 instructions simulated : ctaid=(4,0,0) tid=(431,0,0)
GPGPU-Sim uArch: cycles simulated: 334350  inst.: 7281021 (ipc=12.9) sim_rate=27269 (inst/sec) elapsed = 0:0:04:27 / Tue Apr 16 16:59:54 2019
GPGPU-Sim uArch: cycles simulated: 335350  inst.: 7291053 (ipc=12.9) sim_rate=27205 (inst/sec) elapsed = 0:0:04:28 / Tue Apr 16 16:59:55 2019
GPGPU-Sim uArch: cycles simulated: 336850  inst.: 7307448 (ipc=12.9) sim_rate=27165 (inst/sec) elapsed = 0:0:04:29 / Tue Apr 16 16:59:56 2019
GPGPU-Sim uArch: cycles simulated: 337850  inst.: 7316638 (ipc=12.8) sim_rate=27098 (inst/sec) elapsed = 0:0:04:30 / Tue Apr 16 16:59:57 2019
GPGPU-Sim uArch: cycles simulated: 338850  inst.: 7326483 (ipc=12.8) sim_rate=27034 (inst/sec) elapsed = 0:0:04:31 / Tue Apr 16 16:59:58 2019
GPGPU-Sim uArch: cycles simulated: 340350  inst.: 7341712 (ipc=12.8) sim_rate=26991 (inst/sec) elapsed = 0:0:04:32 / Tue Apr 16 16:59:59 2019
GPGPU-Sim uArch: cycles simulated: 341350  inst.: 7351770 (ipc=12.8) sim_rate=26929 (inst/sec) elapsed = 0:0:04:33 / Tue Apr 16 17:00:00 2019
GPGPU-Sim uArch: cycles simulated: 342850  inst.: 7368199 (ipc=12.7) sim_rate=26891 (inst/sec) elapsed = 0:0:04:34 / Tue Apr 16 17:00:01 2019
GPGPU-Sim PTX: 7800000 instructions simulated : ctaid=(39,0,0) tid=(455,0,0)
GPGPU-Sim uArch: cycles simulated: 343850  inst.: 7378685 (ipc=12.7) sim_rate=26831 (inst/sec) elapsed = 0:0:04:35 / Tue Apr 16 17:00:02 2019
GPGPU-Sim uArch: cycles simulated: 345350  inst.: 7394430 (ipc=12.7) sim_rate=26791 (inst/sec) elapsed = 0:0:04:36 / Tue Apr 16 17:00:03 2019
GPGPU-Sim uArch: cycles simulated: 346350  inst.: 7404480 (ipc=12.7) sim_rate=26730 (inst/sec) elapsed = 0:0:04:37 / Tue Apr 16 17:00:04 2019
GPGPU-Sim uArch: cycles simulated: 347850  inst.: 7419599 (ipc=12.7) sim_rate=26689 (inst/sec) elapsed = 0:0:04:38 / Tue Apr 16 17:00:05 2019
GPGPU-Sim uArch: cycles simulated: 348850  inst.: 7430977 (ipc=12.7) sim_rate=26634 (inst/sec) elapsed = 0:0:04:39 / Tue Apr 16 17:00:06 2019
GPGPU-Sim uArch: cycles simulated: 350350  inst.: 7446094 (ipc=12.6) sim_rate=26593 (inst/sec) elapsed = 0:0:04:40 / Tue Apr 16 17:00:07 2019
GPGPU-Sim uArch: cycles simulated: 351350  inst.: 7455436 (ipc=12.6) sim_rate=26531 (inst/sec) elapsed = 0:0:04:41 / Tue Apr 16 17:00:08 2019
GPGPU-Sim uArch: cycles simulated: 352850  inst.: 7469522 (ipc=12.6) sim_rate=26487 (inst/sec) elapsed = 0:0:04:42 / Tue Apr 16 17:00:09 2019
GPGPU-Sim PTX: 7900000 instructions simulated : ctaid=(15,0,0) tid=(385,0,0)
GPGPU-Sim uArch: cycles simulated: 353850  inst.: 7479945 (ipc=12.6) sim_rate=26430 (inst/sec) elapsed = 0:0:04:43 / Tue Apr 16 17:00:10 2019
GPGPU-Sim uArch: cycles simulated: 355350  inst.: 7496711 (ipc=12.6) sim_rate=26396 (inst/sec) elapsed = 0:0:04:44 / Tue Apr 16 17:00:11 2019
GPGPU-Sim uArch: cycles simulated: 356350  inst.: 7505635 (ipc=12.5) sim_rate=26335 (inst/sec) elapsed = 0:0:04:45 / Tue Apr 16 17:00:12 2019
GPGPU-Sim uArch: cycles simulated: 357850  inst.: 7521715 (ipc=12.5) sim_rate=26299 (inst/sec) elapsed = 0:0:04:46 / Tue Apr 16 17:00:13 2019
GPGPU-Sim uArch: cycles simulated: 359350  inst.: 7536545 (ipc=12.5) sim_rate=26259 (inst/sec) elapsed = 0:0:04:47 / Tue Apr 16 17:00:14 2019
GPGPU-Sim uArch: cycles simulated: 360350  inst.: 7550043 (ipc=12.5) sim_rate=26215 (inst/sec) elapsed = 0:0:04:48 / Tue Apr 16 17:00:15 2019
GPGPU-Sim uArch: cycles simulated: 361850  inst.: 7565901 (ipc=12.5) sim_rate=26179 (inst/sec) elapsed = 0:0:04:49 / Tue Apr 16 17:00:16 2019
GPGPU-Sim PTX: 8000000 instructions simulated : ctaid=(0,0,0) tid=(290,0,0)
GPGPU-Sim uArch: cycles simulated: 362850  inst.: 7576194 (ipc=12.5) sim_rate=26124 (inst/sec) elapsed = 0:0:04:50 / Tue Apr 16 17:00:17 2019
GPGPU-Sim uArch: cycles simulated: 364350  inst.: 7590971 (ipc=12.5) sim_rate=26085 (inst/sec) elapsed = 0:0:04:51 / Tue Apr 16 17:00:18 2019
GPGPU-Sim uArch: cycles simulated: 365350  inst.: 7601732 (ipc=12.4) sim_rate=26033 (inst/sec) elapsed = 0:0:04:52 / Tue Apr 16 17:00:19 2019
GPGPU-Sim uArch: cycles simulated: 366850  inst.: 7617925 (ipc=12.4) sim_rate=25999 (inst/sec) elapsed = 0:0:04:53 / Tue Apr 16 17:00:20 2019
GPGPU-Sim uArch: cycles simulated: 368350  inst.: 7635197 (ipc=12.4) sim_rate=25970 (inst/sec) elapsed = 0:0:04:54 / Tue Apr 16 17:00:21 2019
GPGPU-Sim uArch: cycles simulated: 369350  inst.: 7645445 (ipc=12.4) sim_rate=25916 (inst/sec) elapsed = 0:0:04:55 / Tue Apr 16 17:00:22 2019
GPGPU-Sim uArch: cycles simulated: 370850  inst.: 7663492 (ipc=12.4) sim_rate=25890 (inst/sec) elapsed = 0:0:04:56 / Tue Apr 16 17:00:23 2019
GPGPU-Sim PTX: 8100000 instructions simulated : ctaid=(29,0,0) tid=(246,0,0)
GPGPU-Sim uArch: cycles simulated: 371850  inst.: 7674069 (ipc=12.4) sim_rate=25838 (inst/sec) elapsed = 0:0:04:57 / Tue Apr 16 17:00:24 2019
GPGPU-Sim uArch: cycles simulated: 373350  inst.: 7688347 (ipc=12.4) sim_rate=25799 (inst/sec) elapsed = 0:0:04:58 / Tue Apr 16 17:00:25 2019
GPGPU-Sim uArch: cycles simulated: 374850  inst.: 7703727 (ipc=12.4) sim_rate=25764 (inst/sec) elapsed = 0:0:04:59 / Tue Apr 16 17:00:26 2019
GPGPU-Sim uArch: cycles simulated: 375850  inst.: 7714575 (ipc=12.3) sim_rate=25715 (inst/sec) elapsed = 0:0:05:00 / Tue Apr 16 17:00:27 2019
GPGPU-Sim uArch: cycles simulated: 377350  inst.: 7729091 (ipc=12.3) sim_rate=25678 (inst/sec) elapsed = 0:0:05:01 / Tue Apr 16 17:00:28 2019
GPGPU-Sim uArch: cycles simulated: 378350  inst.: 7741883 (ipc=12.3) sim_rate=25635 (inst/sec) elapsed = 0:0:05:02 / Tue Apr 16 17:00:29 2019
GPGPU-Sim uArch: cycles simulated: 379850  inst.: 7757661 (ipc=12.3) sim_rate=25602 (inst/sec) elapsed = 0:0:05:03 / Tue Apr 16 17:00:30 2019
GPGPU-Sim PTX: 8200000 instructions simulated : ctaid=(3,0,0) tid=(239,0,0)
GPGPU-Sim uArch: cycles simulated: 381350  inst.: 7772028 (ipc=12.3) sim_rate=25565 (inst/sec) elapsed = 0:0:05:04 / Tue Apr 16 17:00:31 2019
GPGPU-Sim uArch: cycles simulated: 382350  inst.: 7781464 (ipc=12.3) sim_rate=25512 (inst/sec) elapsed = 0:0:05:05 / Tue Apr 16 17:00:32 2019
GPGPU-Sim uArch: cycles simulated: 383850  inst.: 7798240 (ipc=12.3) sim_rate=25484 (inst/sec) elapsed = 0:0:05:06 / Tue Apr 16 17:00:33 2019
GPGPU-Sim uArch: cycles simulated: 385350  inst.: 7814651 (ipc=12.3) sim_rate=25454 (inst/sec) elapsed = 0:0:05:07 / Tue Apr 16 17:00:34 2019
GPGPU-Sim uArch: cycles simulated: 386350  inst.: 7823572 (ipc=12.2) sim_rate=25401 (inst/sec) elapsed = 0:0:05:08 / Tue Apr 16 17:00:35 2019
GPGPU-Sim uArch: cycles simulated: 387850  inst.: 7841035 (ipc=12.2) sim_rate=25375 (inst/sec) elapsed = 0:0:05:09 / Tue Apr 16 17:00:36 2019
GPGPU-Sim uArch: cycles simulated: 389350  inst.: 7855723 (ipc=12.2) sim_rate=25341 (inst/sec) elapsed = 0:0:05:10 / Tue Apr 16 17:00:37 2019
GPGPU-Sim uArch: cycles simulated: 390350  inst.: 7866482 (ipc=12.2) sim_rate=25294 (inst/sec) elapsed = 0:0:05:11 / Tue Apr 16 17:00:38 2019
GPGPU-Sim PTX: 8300000 instructions simulated : ctaid=(43,0,0) tid=(144,0,0)
GPGPU-Sim uArch: cycles simulated: 391850  inst.: 7882649 (ipc=12.2) sim_rate=25264 (inst/sec) elapsed = 0:0:05:12 / Tue Apr 16 17:00:39 2019
GPGPU-Sim uArch: cycles simulated: 393350  inst.: 7898514 (ipc=12.2) sim_rate=25234 (inst/sec) elapsed = 0:0:05:13 / Tue Apr 16 17:00:40 2019
GPGPU-Sim uArch: cycles simulated: 394350  inst.: 7908616 (ipc=12.2) sim_rate=25186 (inst/sec) elapsed = 0:0:05:14 / Tue Apr 16 17:00:41 2019
GPGPU-Sim uArch: cycles simulated: 395850  inst.: 7923945 (ipc=12.2) sim_rate=25155 (inst/sec) elapsed = 0:0:05:15 / Tue Apr 16 17:00:42 2019
GPGPU-Sim uArch: cycles simulated: 397350  inst.: 7940787 (ipc=12.2) sim_rate=25129 (inst/sec) elapsed = 0:0:05:16 / Tue Apr 16 17:00:43 2019
GPGPU-Sim uArch: cycles simulated: 398350  inst.: 7951619 (ipc=12.2) sim_rate=25083 (inst/sec) elapsed = 0:0:05:17 / Tue Apr 16 17:00:44 2019
GPGPU-Sim PTX: 8400000 instructions simulated : ctaid=(44,0,0) tid=(198,0,0)
GPGPU-Sim uArch: cycles simulated: 399850  inst.: 7967165 (ipc=12.1) sim_rate=25053 (inst/sec) elapsed = 0:0:05:18 / Tue Apr 16 17:00:45 2019
GPGPU-Sim uArch: cycles simulated: 401350  inst.: 7982124 (ipc=12.1) sim_rate=25022 (inst/sec) elapsed = 0:0:05:19 / Tue Apr 16 17:00:46 2019
GPGPU-Sim uArch: cycles simulated: 402350  inst.: 7993559 (ipc=12.1) sim_rate=24979 (inst/sec) elapsed = 0:0:05:20 / Tue Apr 16 17:00:47 2019
GPGPU-Sim uArch: cycles simulated: 403850  inst.: 8010602 (ipc=12.1) sim_rate=24955 (inst/sec) elapsed = 0:0:05:21 / Tue Apr 16 17:00:48 2019
GPGPU-Sim uArch: cycles simulated: 405350  inst.: 8026203 (ipc=12.1) sim_rate=24926 (inst/sec) elapsed = 0:0:05:22 / Tue Apr 16 17:00:49 2019
GPGPU-Sim uArch: cycles simulated: 406850  inst.: 8043459 (ipc=12.1) sim_rate=24902 (inst/sec) elapsed = 0:0:05:23 / Tue Apr 16 17:00:50 2019
GPGPU-Sim uArch: cycles simulated: 407850  inst.: 8054030 (ipc=12.1) sim_rate=24858 (inst/sec) elapsed = 0:0:05:24 / Tue Apr 16 17:00:51 2019
GPGPU-Sim PTX: 8500000 instructions simulated : ctaid=(31,0,0) tid=(202,0,0)
GPGPU-Sim uArch: cycles simulated: 409350  inst.: 8069295 (ipc=12.1) sim_rate=24828 (inst/sec) elapsed = 0:0:05:25 / Tue Apr 16 17:00:52 2019
GPGPU-Sim uArch: cycles simulated: 410850  inst.: 8086648 (ipc=12.1) sim_rate=24805 (inst/sec) elapsed = 0:0:05:26 / Tue Apr 16 17:00:53 2019
GPGPU-Sim uArch: cycles simulated: 412350  inst.: 8101561 (ipc=12.1) sim_rate=24775 (inst/sec) elapsed = 0:0:05:27 / Tue Apr 16 17:00:54 2019
GPGPU-Sim uArch: cycles simulated: 413350  inst.: 8112209 (ipc=12.1) sim_rate=24732 (inst/sec) elapsed = 0:0:05:28 / Tue Apr 16 17:00:55 2019
GPGPU-Sim uArch: cycles simulated: 414850  inst.: 8127457 (ipc=12.0) sim_rate=24703 (inst/sec) elapsed = 0:0:05:29 / Tue Apr 16 17:00:56 2019
GPGPU-Sim uArch: cycles simulated: 416350  inst.: 8142950 (ipc=12.0) sim_rate=24675 (inst/sec) elapsed = 0:0:05:30 / Tue Apr 16 17:00:57 2019
GPGPU-Sim uArch: cycles simulated: 417850  inst.: 8160688 (ipc=12.0) sim_rate=24654 (inst/sec) elapsed = 0:0:05:31 / Tue Apr 16 17:00:58 2019
GPGPU-Sim PTX: 8600000 instructions simulated : ctaid=(12,0,0) tid=(359,0,0)
GPGPU-Sim uArch: cycles simulated: 418850  inst.: 8170099 (ipc=12.0) sim_rate=24608 (inst/sec) elapsed = 0:0:05:32 / Tue Apr 16 17:00:59 2019
GPGPU-Sim uArch: cycles simulated: 420350  inst.: 8185225 (ipc=12.0) sim_rate=24580 (inst/sec) elapsed = 0:0:05:33 / Tue Apr 16 17:01:00 2019
GPGPU-Sim uArch: cycles simulated: 421850  inst.: 8203098 (ipc=12.0) sim_rate=24560 (inst/sec) elapsed = 0:0:05:34 / Tue Apr 16 17:01:01 2019
GPGPU-Sim uArch: cycles simulated: 423350  inst.: 8218576 (ipc=12.0) sim_rate=24533 (inst/sec) elapsed = 0:0:05:35 / Tue Apr 16 17:01:02 2019
GPGPU-Sim uArch: cycles simulated: 424350  inst.: 8229826 (ipc=12.0) sim_rate=24493 (inst/sec) elapsed = 0:0:05:36 / Tue Apr 16 17:01:03 2019
GPGPU-Sim uArch: cycles simulated: 425850  inst.: 8245114 (ipc=12.0) sim_rate=24466 (inst/sec) elapsed = 0:0:05:37 / Tue Apr 16 17:01:04 2019
GPGPU-Sim PTX: 8700000 instructions simulated : ctaid=(15,0,0) tid=(113,0,0)
GPGPU-Sim uArch: cycles simulated: 427350  inst.: 8261935 (ipc=12.0) sim_rate=24443 (inst/sec) elapsed = 0:0:05:38 / Tue Apr 16 17:01:05 2019
GPGPU-Sim uArch: cycles simulated: 428850  inst.: 8277894 (ipc=12.0) sim_rate=24418 (inst/sec) elapsed = 0:0:05:39 / Tue Apr 16 17:01:06 2019
GPGPU-Sim uArch: cycles simulated: 430350  inst.: 8293752 (ipc=12.0) sim_rate=24393 (inst/sec) elapsed = 0:0:05:40 / Tue Apr 16 17:01:07 2019
GPGPU-Sim uArch: cycles simulated: 431850  inst.: 8309295 (ipc=12.0) sim_rate=24367 (inst/sec) elapsed = 0:0:05:41 / Tue Apr 16 17:01:08 2019
GPGPU-Sim uArch: cycles simulated: 433350  inst.: 8325832 (ipc=11.9) sim_rate=24344 (inst/sec) elapsed = 0:0:05:42 / Tue Apr 16 17:01:09 2019
GPGPU-Sim uArch: cycles simulated: 434350  inst.: 8335663 (ipc=11.9) sim_rate=24302 (inst/sec) elapsed = 0:0:05:43 / Tue Apr 16 17:01:10 2019
GPGPU-Sim uArch: cycles simulated: 435850  inst.: 8352912 (ipc=11.9) sim_rate=24281 (inst/sec) elapsed = 0:0:05:44 / Tue Apr 16 17:01:11 2019
GPGPU-Sim PTX: 8800000 instructions simulated : ctaid=(25,0,0) tid=(57,0,0)
GPGPU-Sim uArch: cycles simulated: 437350  inst.: 8369363 (ipc=11.9) sim_rate=24259 (inst/sec) elapsed = 0:0:05:45 / Tue Apr 16 17:01:12 2019
GPGPU-Sim uArch: cycles simulated: 438850  inst.: 8385460 (ipc=11.9) sim_rate=24235 (inst/sec) elapsed = 0:0:05:46 / Tue Apr 16 17:01:13 2019
GPGPU-Sim uArch: cycles simulated: 440350  inst.: 8404362 (ipc=11.9) sim_rate=24220 (inst/sec) elapsed = 0:0:05:47 / Tue Apr 16 17:01:14 2019
GPGPU-Sim uArch: cycles simulated: 441850  inst.: 8419334 (ipc=11.9) sim_rate=24193 (inst/sec) elapsed = 0:0:05:48 / Tue Apr 16 17:01:15 2019
GPGPU-Sim uArch: cycles simulated: 443350  inst.: 8435517 (ipc=11.9) sim_rate=24170 (inst/sec) elapsed = 0:0:05:49 / Tue Apr 16 17:01:16 2019
GPGPU-Sim uArch: cycles simulated: 444850  inst.: 8451219 (ipc=11.9) sim_rate=24146 (inst/sec) elapsed = 0:0:05:50 / Tue Apr 16 17:01:17 2019
GPGPU-Sim PTX: 8900000 instructions simulated : ctaid=(26,0,0) tid=(33,0,0)
GPGPU-Sim uArch: cycles simulated: 446350  inst.: 8467267 (ipc=11.9) sim_rate=24123 (inst/sec) elapsed = 0:0:05:51 / Tue Apr 16 17:01:18 2019
GPGPU-Sim uArch: cycles simulated: 447850  inst.: 8483804 (ipc=11.9) sim_rate=24101 (inst/sec) elapsed = 0:0:05:52 / Tue Apr 16 17:01:19 2019
GPGPU-Sim uArch: cycles simulated: 448850  inst.: 8494208 (ipc=11.9) sim_rate=24062 (inst/sec) elapsed = 0:0:05:53 / Tue Apr 16 17:01:20 2019
GPGPU-Sim uArch: cycles simulated: 450350  inst.: 8510052 (ipc=11.9) sim_rate=24039 (inst/sec) elapsed = 0:0:05:54 / Tue Apr 16 17:01:21 2019
GPGPU-Sim uArch: cycles simulated: 451850  inst.: 8526807 (ipc=11.9) sim_rate=24019 (inst/sec) elapsed = 0:0:05:55 / Tue Apr 16 17:01:22 2019
GPGPU-Sim uArch: cycles simulated: 453350  inst.: 8541885 (ipc=11.9) sim_rate=23994 (inst/sec) elapsed = 0:0:05:56 / Tue Apr 16 17:01:23 2019
GPGPU-Sim PTX: 9000000 instructions simulated : ctaid=(29,0,0) tid=(177,0,0)
GPGPU-Sim uArch: cycles simulated: 454850  inst.: 8556837 (ipc=11.8) sim_rate=23968 (inst/sec) elapsed = 0:0:05:57 / Tue Apr 16 17:01:24 2019
GPGPU-Sim uArch: cycles simulated: 456350  inst.: 8573506 (ipc=11.8) sim_rate=23948 (inst/sec) elapsed = 0:0:05:58 / Tue Apr 16 17:01:25 2019
GPGPU-Sim uArch: cycles simulated: 457850  inst.: 8588776 (ipc=11.8) sim_rate=23924 (inst/sec) elapsed = 0:0:05:59 / Tue Apr 16 17:01:26 2019
GPGPU-Sim uArch: cycles simulated: 459350  inst.: 8602741 (ipc=11.8) sim_rate=23896 (inst/sec) elapsed = 0:0:06:00 / Tue Apr 16 17:01:27 2019
GPGPU-Sim uArch: Shader 1 finished CTA #0 (270968,188850), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(270969,188850)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (271684,188850), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(271685,188850)
GPGPU-Sim uArch: cycles simulated: 460850  inst.: 8626216 (ipc=11.8) sim_rate=23895 (inst/sec) elapsed = 0:0:06:01 / Tue Apr 16 17:01:28 2019
GPGPU-Sim uArch: cycles simulated: 462350  inst.: 8642763 (ipc=11.8) sim_rate=23875 (inst/sec) elapsed = 0:0:06:02 / Tue Apr 16 17:01:29 2019
GPGPU-Sim PTX: 9100000 instructions simulated : ctaid=(36,0,0) tid=(126,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (274312,188850), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(274313,188850)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (274560,188850), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(274561,188850)
GPGPU-Sim uArch: cycles simulated: 463850  inst.: 8666185 (ipc=11.9) sim_rate=23873 (inst/sec) elapsed = 0:0:06:03 / Tue Apr 16 17:01:30 2019
GPGPU-Sim uArch: Shader 13 finished CTA #0 (275052,188850), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(275053,188850)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (275320,188850), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(275321,188850)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (275813,188850), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(275814,188850)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (275905,188850), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(275906,188850)
GPGPU-Sim uArch: cycles simulated: 464850  inst.: 8692170 (ipc=11.9) sim_rate=23879 (inst/sec) elapsed = 0:0:06:04 / Tue Apr 16 17:01:31 2019
GPGPU-Sim uArch: Shader 9 finished CTA #0 (276557,188850), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(276558,188850)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (277244,188850), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(277245,188850)
GPGPU-Sim uArch: cycles simulated: 466350  inst.: 8721912 (ipc=12.0) sim_rate=23895 (inst/sec) elapsed = 0:0:06:05 / Tue Apr 16 17:01:32 2019
GPGPU-Sim uArch: Shader 7 finished CTA #0 (277530,188850), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(277531,188850)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (277548,188850), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(277549,188850)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (277552,188850), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(277553,188850)
GPGPU-Sim PTX: 9200000 instructions simulated : ctaid=(15,0,0) tid=(166,0,0)
GPGPU-Sim uArch: cycles simulated: 467350  inst.: 8749028 (ipc=12.0) sim_rate=23904 (inst/sec) elapsed = 0:0:06:06 / Tue Apr 16 17:01:33 2019
GPGPU-Sim uArch: cycles simulated: 468350  inst.: 8769049 (ipc=12.0) sim_rate=23893 (inst/sec) elapsed = 0:0:06:07 / Tue Apr 16 17:01:34 2019
GPGPU-Sim uArch: cycles simulated: 469350  inst.: 8783673 (ipc=12.0) sim_rate=23868 (inst/sec) elapsed = 0:0:06:08 / Tue Apr 16 17:01:35 2019
GPGPU-Sim uArch: cycles simulated: 470350  inst.: 8796726 (ipc=12.0) sim_rate=23839 (inst/sec) elapsed = 0:0:06:09 / Tue Apr 16 17:01:36 2019
GPGPU-Sim uArch: cycles simulated: 471850  inst.: 8809635 (ipc=12.0) sim_rate=23809 (inst/sec) elapsed = 0:0:06:10 / Tue Apr 16 17:01:37 2019
GPGPU-Sim uArch: cycles simulated: 472850  inst.: 8819767 (ipc=12.0) sim_rate=23772 (inst/sec) elapsed = 0:0:06:11 / Tue Apr 16 17:01:38 2019
GPGPU-Sim uArch: cycles simulated: 474350  inst.: 8835936 (ipc=12.0) sim_rate=23752 (inst/sec) elapsed = 0:0:06:12 / Tue Apr 16 17:01:39 2019
GPGPU-Sim uArch: Shader 3 finished CTA #0 (286021,188850), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(286022,188850)
GPGPU-Sim PTX: 9300000 instructions simulated : ctaid=(58,0,0) tid=(277,0,0)
GPGPU-Sim uArch: cycles simulated: 475350  inst.: 8848930 (ipc=12.0) sim_rate=23723 (inst/sec) elapsed = 0:0:06:13 / Tue Apr 16 17:01:40 2019
GPGPU-Sim uArch: cycles simulated: 476850  inst.: 8864918 (ipc=12.0) sim_rate=23702 (inst/sec) elapsed = 0:0:06:14 / Tue Apr 16 17:01:41 2019
GPGPU-Sim uArch: cycles simulated: 477850  inst.: 8874580 (ipc=12.0) sim_rate=23665 (inst/sec) elapsed = 0:0:06:15 / Tue Apr 16 17:01:42 2019
GPGPU-Sim uArch: cycles simulated: 479350  inst.: 8892015 (ipc=12.0) sim_rate=23648 (inst/sec) elapsed = 0:0:06:16 / Tue Apr 16 17:01:43 2019
GPGPU-Sim uArch: Shader 0 finished CTA #0 (291238,188850), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(291239,188850)
GPGPU-Sim uArch: cycles simulated: 480350  inst.: 8904282 (ipc=12.0) sim_rate=23618 (inst/sec) elapsed = 0:0:06:17 / Tue Apr 16 17:01:44 2019
GPGPU-Sim uArch: cycles simulated: 481350  inst.: 8915715 (ipc=12.0) sim_rate=23586 (inst/sec) elapsed = 0:0:06:18 / Tue Apr 16 17:01:45 2019
GPGPU-Sim uArch: cycles simulated: 482850  inst.: 8932915 (ipc=12.0) sim_rate=23569 (inst/sec) elapsed = 0:0:06:19 / Tue Apr 16 17:01:46 2019
GPGPU-Sim PTX: 9400000 instructions simulated : ctaid=(48,0,0) tid=(222,0,0)
GPGPU-Sim uArch: cycles simulated: 483850  inst.: 8945621 (ipc=12.0) sim_rate=23541 (inst/sec) elapsed = 0:0:06:20 / Tue Apr 16 17:01:47 2019
GPGPU-Sim uArch: cycles simulated: 485350  inst.: 8960748 (ipc=12.0) sim_rate=23519 (inst/sec) elapsed = 0:0:06:21 / Tue Apr 16 17:01:48 2019
GPGPU-Sim uArch: cycles simulated: 486350  inst.: 8970765 (ipc=12.0) sim_rate=23483 (inst/sec) elapsed = 0:0:06:22 / Tue Apr 16 17:01:49 2019
GPGPU-Sim uArch: cycles simulated: 487850  inst.: 8985791 (ipc=12.0) sim_rate=23461 (inst/sec) elapsed = 0:0:06:23 / Tue Apr 16 17:01:50 2019
GPGPU-Sim uArch: cycles simulated: 488850  inst.: 8997023 (ipc=12.0) sim_rate=23429 (inst/sec) elapsed = 0:0:06:24 / Tue Apr 16 17:01:51 2019
GPGPU-Sim uArch: cycles simulated: 490350  inst.: 9012723 (ipc=12.0) sim_rate=23409 (inst/sec) elapsed = 0:0:06:25 / Tue Apr 16 17:01:52 2019
GPGPU-Sim uArch: cycles simulated: 491350  inst.: 9023913 (ipc=12.0) sim_rate=23378 (inst/sec) elapsed = 0:0:06:26 / Tue Apr 16 17:01:53 2019
GPGPU-Sim PTX: 9500000 instructions simulated : ctaid=(48,0,0) tid=(18,0,0)
GPGPU-Sim uArch: cycles simulated: 492850  inst.: 9039269 (ipc=12.0) sim_rate=23357 (inst/sec) elapsed = 0:0:06:27 / Tue Apr 16 17:01:54 2019
GPGPU-Sim uArch: cycles simulated: 493850  inst.: 9048056 (ipc=11.9) sim_rate=23319 (inst/sec) elapsed = 0:0:06:28 / Tue Apr 16 17:01:55 2019
GPGPU-Sim uArch: cycles simulated: 495350  inst.: 9064168 (ipc=11.9) sim_rate=23301 (inst/sec) elapsed = 0:0:06:29 / Tue Apr 16 17:01:56 2019
GPGPU-Sim uArch: cycles simulated: 496350  inst.: 9073811 (ipc=11.9) sim_rate=23266 (inst/sec) elapsed = 0:0:06:30 / Tue Apr 16 17:01:57 2019
GPGPU-Sim uArch: cycles simulated: 497850  inst.: 9088057 (ipc=11.9) sim_rate=23243 (inst/sec) elapsed = 0:0:06:31 / Tue Apr 16 17:01:58 2019
GPGPU-Sim uArch: cycles simulated: 498850  inst.: 9097619 (ipc=11.9) sim_rate=23208 (inst/sec) elapsed = 0:0:06:32 / Tue Apr 16 17:01:59 2019
GPGPU-Sim uArch: cycles simulated: 500350  inst.: 9112933 (ipc=11.9) sim_rate=23188 (inst/sec) elapsed = 0:0:06:33 / Tue Apr 16 17:02:00 2019
GPGPU-Sim uArch: cycles simulated: 501350  inst.: 9122982 (ipc=11.9) sim_rate=23154 (inst/sec) elapsed = 0:0:06:34 / Tue Apr 16 17:02:01 2019
GPGPU-Sim PTX: 9600000 instructions simulated : ctaid=(21,0,0) tid=(423,0,0)
GPGPU-Sim uArch: cycles simulated: 502850  inst.: 9137886 (ipc=11.9) sim_rate=23133 (inst/sec) elapsed = 0:0:06:35 / Tue Apr 16 17:02:02 2019
GPGPU-Sim uArch: cycles simulated: 503850  inst.: 9148762 (ipc=11.9) sim_rate=23102 (inst/sec) elapsed = 0:0:06:36 / Tue Apr 16 17:02:03 2019
GPGPU-Sim uArch: cycles simulated: 505350  inst.: 9164438 (ipc=11.9) sim_rate=23084 (inst/sec) elapsed = 0:0:06:37 / Tue Apr 16 17:02:04 2019
GPGPU-Sim uArch: cycles simulated: 506850  inst.: 9179677 (ipc=11.9) sim_rate=23064 (inst/sec) elapsed = 0:0:06:38 / Tue Apr 16 17:02:05 2019
GPGPU-Sim uArch: cycles simulated: 507850  inst.: 9190042 (ipc=11.9) sim_rate=23032 (inst/sec) elapsed = 0:0:06:39 / Tue Apr 16 17:02:06 2019
GPGPU-Sim uArch: cycles simulated: 509350  inst.: 9205654 (ipc=11.9) sim_rate=23014 (inst/sec) elapsed = 0:0:06:40 / Tue Apr 16 17:02:07 2019
GPGPU-Sim uArch: cycles simulated: 510350  inst.: 9215959 (ipc=11.9) sim_rate=22982 (inst/sec) elapsed = 0:0:06:41 / Tue Apr 16 17:02:08 2019
GPGPU-Sim uArch: cycles simulated: 511850  inst.: 9231602 (ipc=11.8) sim_rate=22964 (inst/sec) elapsed = 0:0:06:42 / Tue Apr 16 17:02:09 2019
GPGPU-Sim PTX: 9700000 instructions simulated : ctaid=(23,0,0) tid=(303,0,0)
GPGPU-Sim uArch: cycles simulated: 512850  inst.: 9242252 (ipc=11.8) sim_rate=22933 (inst/sec) elapsed = 0:0:06:43 / Tue Apr 16 17:02:10 2019
GPGPU-Sim uArch: cycles simulated: 514350  inst.: 9258403 (ipc=11.8) sim_rate=22916 (inst/sec) elapsed = 0:0:06:44 / Tue Apr 16 17:02:11 2019
GPGPU-Sim uArch: cycles simulated: 515350  inst.: 9268342 (ipc=11.8) sim_rate=22884 (inst/sec) elapsed = 0:0:06:45 / Tue Apr 16 17:02:12 2019
GPGPU-Sim uArch: cycles simulated: 516850  inst.: 9283069 (ipc=11.8) sim_rate=22864 (inst/sec) elapsed = 0:0:06:46 / Tue Apr 16 17:02:13 2019
GPGPU-Sim uArch: cycles simulated: 517850  inst.: 9293673 (ipc=11.8) sim_rate=22834 (inst/sec) elapsed = 0:0:06:47 / Tue Apr 16 17:02:14 2019
GPGPU-Sim uArch: cycles simulated: 519350  inst.: 9309091 (ipc=11.8) sim_rate=22816 (inst/sec) elapsed = 0:0:06:48 / Tue Apr 16 17:02:15 2019
GPGPU-Sim uArch: cycles simulated: 520850  inst.: 9322900 (ipc=11.8) sim_rate=22794 (inst/sec) elapsed = 0:0:06:49 / Tue Apr 16 17:02:16 2019
GPGPU-Sim uArch: cycles simulated: 521850  inst.: 9333020 (ipc=11.8) sim_rate=22763 (inst/sec) elapsed = 0:0:06:50 / Tue Apr 16 17:02:17 2019
GPGPU-Sim PTX: 9800000 instructions simulated : ctaid=(48,0,0) tid=(348,0,0)
GPGPU-Sim uArch: cycles simulated: 523350  inst.: 9349135 (ipc=11.8) sim_rate=22747 (inst/sec) elapsed = 0:0:06:51 / Tue Apr 16 17:02:18 2019
GPGPU-Sim uArch: cycles simulated: 524350  inst.: 9359015 (ipc=11.8) sim_rate=22716 (inst/sec) elapsed = 0:0:06:52 / Tue Apr 16 17:02:19 2019
GPGPU-Sim uArch: cycles simulated: 525850  inst.: 9376024 (ipc=11.8) sim_rate=22702 (inst/sec) elapsed = 0:0:06:53 / Tue Apr 16 17:02:20 2019
GPGPU-Sim uArch: cycles simulated: 527350  inst.: 9392290 (ipc=11.8) sim_rate=22686 (inst/sec) elapsed = 0:0:06:54 / Tue Apr 16 17:02:21 2019
GPGPU-Sim uArch: cycles simulated: 528350  inst.: 9401064 (ipc=11.8) sim_rate=22653 (inst/sec) elapsed = 0:0:06:55 / Tue Apr 16 17:02:22 2019
GPGPU-Sim uArch: cycles simulated: 529850  inst.: 9416097 (ipc=11.8) sim_rate=22634 (inst/sec) elapsed = 0:0:06:56 / Tue Apr 16 17:02:23 2019
GPGPU-Sim uArch: cycles simulated: 530850  inst.: 9427794 (ipc=11.8) sim_rate=22608 (inst/sec) elapsed = 0:0:06:57 / Tue Apr 16 17:02:24 2019
GPGPU-Sim PTX: 9900000 instructions simulated : ctaid=(59,0,0) tid=(221,0,0)
GPGPU-Sim uArch: cycles simulated: 532350  inst.: 9442904 (ipc=11.8) sim_rate=22590 (inst/sec) elapsed = 0:0:06:58 / Tue Apr 16 17:02:25 2019
GPGPU-Sim uArch: cycles simulated: 533850  inst.: 9458931 (ipc=11.7) sim_rate=22575 (inst/sec) elapsed = 0:0:06:59 / Tue Apr 16 17:02:26 2019
GPGPU-Sim uArch: cycles simulated: 534850  inst.: 9469895 (ipc=11.7) sim_rate=22547 (inst/sec) elapsed = 0:0:07:00 / Tue Apr 16 17:02:27 2019
GPGPU-Sim uArch: cycles simulated: 536350  inst.: 9485754 (ipc=11.7) sim_rate=22531 (inst/sec) elapsed = 0:0:07:01 / Tue Apr 16 17:02:28 2019
GPGPU-Sim uArch: cycles simulated: 537350  inst.: 9494818 (ipc=11.7) sim_rate=22499 (inst/sec) elapsed = 0:0:07:02 / Tue Apr 16 17:02:29 2019
GPGPU-Sim uArch: cycles simulated: 538850  inst.: 9510076 (ipc=11.7) sim_rate=22482 (inst/sec) elapsed = 0:0:07:03 / Tue Apr 16 17:02:30 2019
GPGPU-Sim uArch: cycles simulated: 540350  inst.: 9525587 (ipc=11.7) sim_rate=22466 (inst/sec) elapsed = 0:0:07:04 / Tue Apr 16 17:02:31 2019
GPGPU-Sim PTX: 10000000 instructions simulated : ctaid=(59,0,0) tid=(400,0,0)
GPGPU-Sim uArch: cycles simulated: 541350  inst.: 9535239 (ipc=11.7) sim_rate=22435 (inst/sec) elapsed = 0:0:07:05 / Tue Apr 16 17:02:32 2019
GPGPU-Sim uArch: cycles simulated: 542850  inst.: 9552029 (ipc=11.7) sim_rate=22422 (inst/sec) elapsed = 0:0:07:06 / Tue Apr 16 17:02:33 2019
GPGPU-Sim uArch: cycles simulated: 544350  inst.: 9569459 (ipc=11.7) sim_rate=22410 (inst/sec) elapsed = 0:0:07:07 / Tue Apr 16 17:02:34 2019
GPGPU-Sim uArch: cycles simulated: 545350  inst.: 9578694 (ipc=11.7) sim_rate=22380 (inst/sec) elapsed = 0:0:07:08 / Tue Apr 16 17:02:35 2019
GPGPU-Sim uArch: cycles simulated: 546850  inst.: 9595286 (ipc=11.7) sim_rate=22366 (inst/sec) elapsed = 0:0:07:09 / Tue Apr 16 17:02:36 2019
GPGPU-Sim uArch: cycles simulated: 548350  inst.: 9611420 (ipc=11.7) sim_rate=22352 (inst/sec) elapsed = 0:0:07:10 / Tue Apr 16 17:02:37 2019
GPGPU-Sim uArch: cycles simulated: 549350  inst.: 9623575 (ipc=11.7) sim_rate=22328 (inst/sec) elapsed = 0:0:07:11 / Tue Apr 16 17:02:38 2019
GPGPU-Sim PTX: 10100000 instructions simulated : ctaid=(46,0,0) tid=(236,0,0)
GPGPU-Sim uArch: cycles simulated: 550850  inst.: 9639991 (ipc=11.7) sim_rate=22314 (inst/sec) elapsed = 0:0:07:12 / Tue Apr 16 17:02:39 2019
GPGPU-Sim uArch: cycles simulated: 552350  inst.: 9656002 (ipc=11.7) sim_rate=22300 (inst/sec) elapsed = 0:0:07:13 / Tue Apr 16 17:02:40 2019
GPGPU-Sim uArch: cycles simulated: 553350  inst.: 9667700 (ipc=11.7) sim_rate=22275 (inst/sec) elapsed = 0:0:07:14 / Tue Apr 16 17:02:41 2019
GPGPU-Sim uArch: cycles simulated: 554850  inst.: 9687479 (ipc=11.7) sim_rate=22270 (inst/sec) elapsed = 0:0:07:15 / Tue Apr 16 17:02:42 2019
GPGPU-Sim uArch: cycles simulated: 556350  inst.: 9703629 (ipc=11.7) sim_rate=22256 (inst/sec) elapsed = 0:0:07:16 / Tue Apr 16 17:02:43 2019
GPGPU-Sim uArch: cycles simulated: 557350  inst.: 9715558 (ipc=11.7) sim_rate=22232 (inst/sec) elapsed = 0:0:07:17 / Tue Apr 16 17:02:44 2019
GPGPU-Sim PTX: 10200000 instructions simulated : ctaid=(49,0,0) tid=(102,0,0)
GPGPU-Sim uArch: cycles simulated: 558850  inst.: 9737812 (ipc=11.7) sim_rate=22232 (inst/sec) elapsed = 0:0:07:18 / Tue Apr 16 17:02:45 2019
GPGPU-Sim uArch: cycles simulated: 560350  inst.: 9757719 (ipc=11.7) sim_rate=22227 (inst/sec) elapsed = 0:0:07:19 / Tue Apr 16 17:02:46 2019
GPGPU-Sim uArch: cycles simulated: 561850  inst.: 9775242 (ipc=11.7) sim_rate=22216 (inst/sec) elapsed = 0:0:07:20 / Tue Apr 16 17:02:47 2019
GPGPU-Sim uArch: cycles simulated: 562850  inst.: 9790602 (ipc=11.7) sim_rate=22200 (inst/sec) elapsed = 0:0:07:21 / Tue Apr 16 17:02:48 2019
GPGPU-Sim uArch: cycles simulated: 564350  inst.: 9807453 (ipc=11.7) sim_rate=22188 (inst/sec) elapsed = 0:0:07:22 / Tue Apr 16 17:02:49 2019
GPGPU-Sim uArch: Shader 12 finished CTA #1 (376264,188850), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(376265,188850)
GPGPU-Sim PTX: 10300000 instructions simulated : ctaid=(34,0,0) tid=(180,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (376332,188850), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(376333,188850)
GPGPU-Sim uArch: cycles simulated: 565850  inst.: 9832214 (ipc=11.7) sim_rate=22194 (inst/sec) elapsed = 0:0:07:23 / Tue Apr 16 17:02:50 2019
GPGPU-Sim uArch: Shader 8 finished CTA #1 (377827,188850), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(377828,188850)
GPGPU-Sim uArch: cycles simulated: 566850  inst.: 9848271 (ipc=11.8) sim_rate=22180 (inst/sec) elapsed = 0:0:07:24 / Tue Apr 16 17:02:51 2019
GPGPU-Sim uArch: Shader 3 finished CTA #1 (378986,188850), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (379468,188850), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 568350  inst.: 9870433 (ipc=11.8) sim_rate=22180 (inst/sec) elapsed = 0:0:07:25 / Tue Apr 16 17:02:52 2019
GPGPU-Sim uArch: Shader 9 finished CTA #1 (380857,188850), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 569850  inst.: 9890256 (ipc=11.8) sim_rate=22175 (inst/sec) elapsed = 0:0:07:26 / Tue Apr 16 17:02:53 2019
GPGPU-Sim uArch: cycles simulated: 570850  inst.: 9901133 (ipc=11.8) sim_rate=22150 (inst/sec) elapsed = 0:0:07:27 / Tue Apr 16 17:02:54 2019
GPGPU-Sim PTX: 10400000 instructions simulated : ctaid=(60,0,0) tid=(335,0,0)
GPGPU-Sim uArch: cycles simulated: 572350  inst.: 9918393 (ipc=11.8) sim_rate=22139 (inst/sec) elapsed = 0:0:07:28 / Tue Apr 16 17:02:55 2019
GPGPU-Sim uArch: Shader 1 finished CTA #1 (383819,188850), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (384135,188850), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (384815,188850), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 573850  inst.: 9935385 (ipc=11.8) sim_rate=22127 (inst/sec) elapsed = 0:0:07:29 / Tue Apr 16 17:02:56 2019
GPGPU-Sim uArch: cycles simulated: 575350  inst.: 9951053 (ipc=11.8) sim_rate=22113 (inst/sec) elapsed = 0:0:07:30 / Tue Apr 16 17:02:57 2019
GPGPU-Sim uArch: Shader 14 finished CTA #1 (387438,188850), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 576350  inst.: 9961506 (ipc=11.8) sim_rate=22087 (inst/sec) elapsed = 0:0:07:31 / Tue Apr 16 17:02:58 2019
GPGPU-Sim uArch: Shader 2 finished CTA #1 (387793,188850), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (388627,188850), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 577850  inst.: 9979424 (ipc=11.8) sim_rate=22078 (inst/sec) elapsed = 0:0:07:32 / Tue Apr 16 17:02:59 2019
GPGPU-Sim uArch: cycles simulated: 579350  inst.: 9995218 (ipc=11.8) sim_rate=22064 (inst/sec) elapsed = 0:0:07:33 / Tue Apr 16 17:03:00 2019
GPGPU-Sim uArch: Shader 0 finished CTA #1 (390660,188850), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 580850  inst.: 10010337 (ipc=11.7) sim_rate=22049 (inst/sec) elapsed = 0:0:07:34 / Tue Apr 16 17:03:01 2019
GPGPU-Sim PTX: 10500000 instructions simulated : ctaid=(38,0,0) tid=(112,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (393463,188850), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 582350  inst.: 10029155 (ipc=11.8) sim_rate=22042 (inst/sec) elapsed = 0:0:07:35 / Tue Apr 16 17:03:02 2019
GPGPU-Sim uArch: Shader 5 finished CTA #1 (394085,188850), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 583350  inst.: 10041649 (ipc=11.8) sim_rate=22021 (inst/sec) elapsed = 0:0:07:36 / Tue Apr 16 17:03:03 2019
GPGPU-Sim uArch: cycles simulated: 584850  inst.: 10057625 (ipc=11.7) sim_rate=22007 (inst/sec) elapsed = 0:0:07:37 / Tue Apr 16 17:03:04 2019
GPGPU-Sim uArch: cycles simulated: 586350  inst.: 10074969 (ipc=11.7) sim_rate=21997 (inst/sec) elapsed = 0:0:07:38 / Tue Apr 16 17:03:05 2019
GPGPU-Sim uArch: cycles simulated: 587850  inst.: 10091326 (ipc=11.7) sim_rate=21985 (inst/sec) elapsed = 0:0:07:39 / Tue Apr 16 17:03:06 2019
GPGPU-Sim uArch: cycles simulated: 589350  inst.: 10106905 (ipc=11.7) sim_rate=21971 (inst/sec) elapsed = 0:0:07:40 / Tue Apr 16 17:03:07 2019
GPGPU-Sim PTX: 10600000 instructions simulated : ctaid=(41,0,0) tid=(191,0,0)
GPGPU-Sim uArch: cycles simulated: 590850  inst.: 10123896 (ipc=11.7) sim_rate=21960 (inst/sec) elapsed = 0:0:07:41 / Tue Apr 16 17:03:08 2019
GPGPU-Sim uArch: cycles simulated: 592350  inst.: 10140950 (ipc=11.7) sim_rate=21950 (inst/sec) elapsed = 0:0:07:42 / Tue Apr 16 17:03:09 2019
GPGPU-Sim uArch: cycles simulated: 593850  inst.: 10154365 (ipc=11.7) sim_rate=21931 (inst/sec) elapsed = 0:0:07:43 / Tue Apr 16 17:03:10 2019
GPGPU-Sim uArch: cycles simulated: 595350  inst.: 10171619 (ipc=11.7) sim_rate=21921 (inst/sec) elapsed = 0:0:07:44 / Tue Apr 16 17:03:11 2019
GPGPU-Sim uArch: cycles simulated: 596850  inst.: 10187175 (ipc=11.7) sim_rate=21907 (inst/sec) elapsed = 0:0:07:45 / Tue Apr 16 17:03:12 2019
GPGPU-Sim uArch: cycles simulated: 598350  inst.: 10203530 (ipc=11.7) sim_rate=21895 (inst/sec) elapsed = 0:0:07:46 / Tue Apr 16 17:03:13 2019
GPGPU-Sim PTX: 10700000 instructions simulated : ctaid=(46,0,0) tid=(288,0,0)
GPGPU-Sim uArch: cycles simulated: 599850  inst.: 10218520 (ipc=11.7) sim_rate=21881 (inst/sec) elapsed = 0:0:07:47 / Tue Apr 16 17:03:14 2019
GPGPU-Sim uArch: cycles simulated: 600850  inst.: 10229643 (ipc=11.7) sim_rate=21858 (inst/sec) elapsed = 0:0:07:48 / Tue Apr 16 17:03:15 2019
GPGPU-Sim uArch: cycles simulated: 602850  inst.: 10248617 (ipc=11.7) sim_rate=21852 (inst/sec) elapsed = 0:0:07:49 / Tue Apr 16 17:03:16 2019
GPGPU-Sim uArch: cycles simulated: 603850  inst.: 10259944 (ipc=11.7) sim_rate=21829 (inst/sec) elapsed = 0:0:07:50 / Tue Apr 16 17:03:17 2019
GPGPU-Sim uArch: cycles simulated: 605350  inst.: 10276140 (ipc=11.7) sim_rate=21817 (inst/sec) elapsed = 0:0:07:51 / Tue Apr 16 17:03:18 2019
GPGPU-Sim uArch: cycles simulated: 606850  inst.: 10291378 (ipc=11.7) sim_rate=21803 (inst/sec) elapsed = 0:0:07:52 / Tue Apr 16 17:03:19 2019
GPGPU-Sim PTX: 10800000 instructions simulated : ctaid=(49,0,0) tid=(507,0,0)
GPGPU-Sim uArch: cycles simulated: 608350  inst.: 10307329 (ipc=11.7) sim_rate=21791 (inst/sec) elapsed = 0:0:07:53 / Tue Apr 16 17:03:20 2019
GPGPU-Sim uArch: cycles simulated: 609850  inst.: 10323388 (ipc=11.7) sim_rate=21779 (inst/sec) elapsed = 0:0:07:54 / Tue Apr 16 17:03:21 2019
GPGPU-Sim uArch: cycles simulated: 611350  inst.: 10338112 (ipc=11.7) sim_rate=21764 (inst/sec) elapsed = 0:0:07:55 / Tue Apr 16 17:03:22 2019
GPGPU-Sim uArch: cycles simulated: 612850  inst.: 10353498 (ipc=11.7) sim_rate=21751 (inst/sec) elapsed = 0:0:07:56 / Tue Apr 16 17:03:23 2019
GPGPU-Sim uArch: cycles simulated: 614350  inst.: 10369274 (ipc=11.7) sim_rate=21738 (inst/sec) elapsed = 0:0:07:57 / Tue Apr 16 17:03:24 2019
GPGPU-Sim uArch: cycles simulated: 615850  inst.: 10383484 (ipc=11.7) sim_rate=21722 (inst/sec) elapsed = 0:0:07:58 / Tue Apr 16 17:03:25 2019
GPGPU-Sim uArch: cycles simulated: 617350  inst.: 10400904 (ipc=11.7) sim_rate=21713 (inst/sec) elapsed = 0:0:07:59 / Tue Apr 16 17:03:26 2019
GPGPU-Sim PTX: 10900000 instructions simulated : ctaid=(40,0,0) tid=(363,0,0)
GPGPU-Sim uArch: cycles simulated: 618850  inst.: 10414240 (ipc=11.6) sim_rate=21696 (inst/sec) elapsed = 0:0:08:00 / Tue Apr 16 17:03:27 2019
GPGPU-Sim uArch: cycles simulated: 620350  inst.: 10428275 (ipc=11.6) sim_rate=21680 (inst/sec) elapsed = 0:0:08:01 / Tue Apr 16 17:03:28 2019
GPGPU-Sim uArch: cycles simulated: 621850  inst.: 10443299 (ipc=11.6) sim_rate=21666 (inst/sec) elapsed = 0:0:08:02 / Tue Apr 16 17:03:29 2019
GPGPU-Sim uArch: cycles simulated: 623350  inst.: 10458289 (ipc=11.6) sim_rate=21652 (inst/sec) elapsed = 0:0:08:03 / Tue Apr 16 17:03:30 2019
GPGPU-Sim uArch: cycles simulated: 624850  inst.: 10473997 (ipc=11.6) sim_rate=21640 (inst/sec) elapsed = 0:0:08:04 / Tue Apr 16 17:03:31 2019
GPGPU-Sim uArch: cycles simulated: 626350  inst.: 10490043 (ipc=11.6) sim_rate=21628 (inst/sec) elapsed = 0:0:08:05 / Tue Apr 16 17:03:32 2019
GPGPU-Sim PTX: 11000000 instructions simulated : ctaid=(33,0,0) tid=(361,0,0)
GPGPU-Sim uArch: cycles simulated: 627850  inst.: 10504954 (ipc=11.6) sim_rate=21615 (inst/sec) elapsed = 0:0:08:06 / Tue Apr 16 17:03:33 2019
GPGPU-Sim uArch: cycles simulated: 629350  inst.: 10521313 (ipc=11.6) sim_rate=21604 (inst/sec) elapsed = 0:0:08:07 / Tue Apr 16 17:03:34 2019
GPGPU-Sim uArch: cycles simulated: 630850  inst.: 10538430 (ipc=11.6) sim_rate=21595 (inst/sec) elapsed = 0:0:08:08 / Tue Apr 16 17:03:35 2019
GPGPU-Sim uArch: cycles simulated: 632350  inst.: 10553089 (ipc=11.6) sim_rate=21580 (inst/sec) elapsed = 0:0:08:09 / Tue Apr 16 17:03:36 2019
GPGPU-Sim uArch: cycles simulated: 633850  inst.: 10569211 (ipc=11.6) sim_rate=21569 (inst/sec) elapsed = 0:0:08:10 / Tue Apr 16 17:03:37 2019
GPGPU-Sim uArch: Shader 2 finished CTA #2 (446035,188850), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 635350  inst.: 10585354 (ipc=11.6) sim_rate=21558 (inst/sec) elapsed = 0:0:08:11 / Tue Apr 16 17:03:38 2019
GPGPU-Sim uArch: Shader 1 finished CTA #2 (446654,188850), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (446892,188850), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 636850  inst.: 10600251 (ipc=11.6) sim_rate=21545 (inst/sec) elapsed = 0:0:08:12 / Tue Apr 16 17:03:39 2019
GPGPU-Sim PTX: 11100000 instructions simulated : ctaid=(37,0,0) tid=(417,0,0)
GPGPU-Sim uArch: cycles simulated: 638350  inst.: 10616036 (ipc=11.6) sim_rate=21533 (inst/sec) elapsed = 0:0:08:13 / Tue Apr 16 17:03:40 2019
GPGPU-Sim uArch: Shader 13 finished CTA #2 (450186,188850), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (450267,188850), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 639850  inst.: 10631403 (ipc=11.6) sim_rate=21521 (inst/sec) elapsed = 0:0:08:14 / Tue Apr 16 17:03:41 2019
GPGPU-Sim uArch: Shader 9 finished CTA #2 (451812,188850), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 641350  inst.: 10648156 (ipc=11.6) sim_rate=21511 (inst/sec) elapsed = 0:0:08:15 / Tue Apr 16 17:03:42 2019
GPGPU-Sim uArch: Shader 3 finished CTA #2 (453844,188850), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 642850  inst.: 10663015 (ipc=11.6) sim_rate=21498 (inst/sec) elapsed = 0:0:08:16 / Tue Apr 16 17:03:43 2019
GPGPU-Sim uArch: Shader 10 finished CTA #2 (454362,188850), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 644350  inst.: 10679037 (ipc=11.6) sim_rate=21486 (inst/sec) elapsed = 0:0:08:17 / Tue Apr 16 17:03:44 2019
GPGPU-Sim uArch: Shader 6 finished CTA #2 (455743,188850), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (457077,188850), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 646350  inst.: 10700206 (ipc=11.6) sim_rate=21486 (inst/sec) elapsed = 0:0:08:18 / Tue Apr 16 17:03:45 2019
GPGPU-Sim PTX: 11200000 instructions simulated : ctaid=(60,0,0) tid=(348,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (457772,188850), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (458242,188850), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 647850  inst.: 10716116 (ipc=11.6) sim_rate=21475 (inst/sec) elapsed = 0:0:08:19 / Tue Apr 16 17:03:46 2019
GPGPU-Sim uArch: cycles simulated: 649350  inst.: 10734537 (ipc=11.6) sim_rate=21469 (inst/sec) elapsed = 0:0:08:20 / Tue Apr 16 17:03:47 2019
GPGPU-Sim uArch: cycles simulated: 651350  inst.: 10755972 (ipc=11.6) sim_rate=21469 (inst/sec) elapsed = 0:0:08:21 / Tue Apr 16 17:03:48 2019
GPGPU-Sim uArch: cycles simulated: 652850  inst.: 10770919 (ipc=11.6) sim_rate=21456 (inst/sec) elapsed = 0:0:08:22 / Tue Apr 16 17:03:49 2019
GPGPU-Sim uArch: Shader 8 finished CTA #2 (465863,188850), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 654850  inst.: 10794556 (ipc=11.6) sim_rate=21460 (inst/sec) elapsed = 0:0:08:23 / Tue Apr 16 17:03:50 2019
GPGPU-Sim PTX: 11300000 instructions simulated : ctaid=(47,0,0) tid=(504,0,0)
GPGPU-Sim uArch: cycles simulated: 656350  inst.: 10810551 (ipc=11.6) sim_rate=21449 (inst/sec) elapsed = 0:0:08:24 / Tue Apr 16 17:03:51 2019
GPGPU-Sim uArch: Shader 1 finished CTA #0 (468116,188850), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: cycles simulated: 658350  inst.: 10833536 (ipc=11.6) sim_rate=21452 (inst/sec) elapsed = 0:0:08:25 / Tue Apr 16 17:03:52 2019
GPGPU-Sim uArch: Shader 10 finished CTA #0 (471129,188850), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 3 finished CTA #0 (471376,188850), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: cycles simulated: 660350  inst.: 10854623 (ipc=11.6) sim_rate=21451 (inst/sec) elapsed = 0:0:08:26 / Tue Apr 16 17:03:53 2019
GPGPU-Sim uArch: Shader 6 finished CTA #0 (471578,188850), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 13 finished CTA #0 (471717,188850), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 14 finished CTA #0 (472297,188850), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 9 finished CTA #0 (472494,188850), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: cycles simulated: 662850  inst.: 10872302 (ipc=11.5) sim_rate=21444 (inst/sec) elapsed = 0:0:08:27 / Tue Apr 16 17:03:54 2019
GPGPU-Sim uArch: Shader 5 finished CTA #0 (474740,188850), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 2 finished CTA #0 (475716,188850), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 4 finished CTA #0 (475768,188850), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 0 finished CTA #0 (475809,188850), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: cycles simulated: 666350  inst.: 10889062 (ipc=11.5) sim_rate=21435 (inst/sec) elapsed = 0:0:08:28 / Tue Apr 16 17:03:55 2019
GPGPU-Sim uArch: Shader 7 finished CTA #0 (479383,188850), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim PTX: 11400000 instructions simulated : ctaid=(54,0,0) tid=(245,0,0)
GPGPU-Sim uArch: cycles simulated: 670350  inst.: 10903265 (ipc=11.4) sim_rate=21420 (inst/sec) elapsed = 0:0:08:29 / Tue Apr 16 17:03:56 2019
GPGPU-Sim uArch: cycles simulated: 674850  inst.: 10919831 (ipc=11.3) sim_rate=21411 (inst/sec) elapsed = 0:0:08:30 / Tue Apr 16 17:03:57 2019
GPGPU-Sim uArch: cycles simulated: 678850  inst.: 10933739 (ipc=11.3) sim_rate=21396 (inst/sec) elapsed = 0:0:08:31 / Tue Apr 16 17:03:58 2019
GPGPU-Sim uArch: Shader 11 finished CTA #2 (491321,188850), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 683350  inst.: 10948891 (ipc=11.2) sim_rate=21384 (inst/sec) elapsed = 0:0:08:32 / Tue Apr 16 17:03:59 2019
GPGPU-Sim uArch: Shader 12 finished CTA #2 (495070,188850), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 687850  inst.: 10964795 (ipc=11.1) sim_rate=21373 (inst/sec) elapsed = 0:0:08:33 / Tue Apr 16 17:04:00 2019
GPGPU-Sim uArch: Shader 8 finished CTA #0 (501182,188850), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 692350  inst.: 10979561 (ipc=11.1) sim_rate=21361 (inst/sec) elapsed = 0:0:08:34 / Tue Apr 16 17:04:01 2019
GPGPU-Sim uArch: Shader 8 finished CTA #1 (504525,188850), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: cycles simulated: 697350  inst.: 10992048 (ipc=11.0) sim_rate=21343 (inst/sec) elapsed = 0:0:08:35 / Tue Apr 16 17:04:02 2019
GPGPU-Sim PTX: 11500000 instructions simulated : ctaid=(48,0,0) tid=(294,0,0)
GPGPU-Sim uArch: cycles simulated: 702850  inst.: 11004645 (ipc=10.9) sim_rate=21326 (inst/sec) elapsed = 0:0:08:36 / Tue Apr 16 17:04:03 2019
GPGPU-Sim uArch: cycles simulated: 708350  inst.: 11017364 (ipc=10.8) sim_rate=21310 (inst/sec) elapsed = 0:0:08:37 / Tue Apr 16 17:04:04 2019
GPGPU-Sim uArch: cycles simulated: 713850  inst.: 11030725 (ipc=10.7) sim_rate=21294 (inst/sec) elapsed = 0:0:08:38 / Tue Apr 16 17:04:05 2019
GPGPU-Sim uArch: Shader 11 finished CTA #0 (525360,188850), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (526780,188850), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 719350  inst.: 11044289 (ipc=10.6) sim_rate=21279 (inst/sec) elapsed = 0:0:08:39 / Tue Apr 16 17:04:06 2019
GPGPU-Sim uArch: cycles simulated: 725350  inst.: 11057664 (ipc=10.5) sim_rate=21264 (inst/sec) elapsed = 0:0:08:40 / Tue Apr 16 17:04:07 2019
GPGPU-Sim uArch: Shader 11 finished CTA #1 (539050,188850), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 12 finished CTA #1 (542672,188850), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: GPU detected kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' finished on shader 12.
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 9 
gpu_sim_cycle = 542673
gpu_sim_insn = 5660327
gpu_ipc =      10.4305
gpu_tot_sim_cycle = 731523
gpu_tot_sim_insn = 11065717
gpu_tot_ipc =      15.1270
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 2086999
gpu_stall_icnt2sh    = 5347016
gpu_total_sim_rate=21280

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 618392
	L1I_total_cache_misses = 2077
	L1I_total_cache_miss_rate = 0.0034
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 11368
L1D_cache:
	L1D_cache_core[0]: Access = 72714, Miss = 57854, Miss_rate = 0.796, Pending_hits = 4454, Reservation_fails = 523493
	L1D_cache_core[1]: Access = 72696, Miss = 58266, Miss_rate = 0.802, Pending_hits = 4450, Reservation_fails = 509563
	L1D_cache_core[2]: Access = 76394, Miss = 61023, Miss_rate = 0.799, Pending_hits = 4685, Reservation_fails = 532470
	L1D_cache_core[3]: Access = 72133, Miss = 57615, Miss_rate = 0.799, Pending_hits = 4552, Reservation_fails = 515514
	L1D_cache_core[4]: Access = 73993, Miss = 59223, Miss_rate = 0.800, Pending_hits = 4616, Reservation_fails = 517987
	L1D_cache_core[5]: Access = 72509, Miss = 58326, Miss_rate = 0.804, Pending_hits = 4581, Reservation_fails = 521042
	L1D_cache_core[6]: Access = 72434, Miss = 57963, Miss_rate = 0.800, Pending_hits = 4445, Reservation_fails = 517804
	L1D_cache_core[7]: Access = 73667, Miss = 58976, Miss_rate = 0.801, Pending_hits = 4531, Reservation_fails = 522308
	L1D_cache_core[8]: Access = 79370, Miss = 64052, Miss_rate = 0.807, Pending_hits = 4831, Reservation_fails = 552378
	L1D_cache_core[9]: Access = 72075, Miss = 57434, Miss_rate = 0.797, Pending_hits = 4302, Reservation_fails = 513858
	L1D_cache_core[10]: Access = 73584, Miss = 58965, Miss_rate = 0.801, Pending_hits = 4553, Reservation_fails = 520213
	L1D_cache_core[11]: Access = 87047, Miss = 69918, Miss_rate = 0.803, Pending_hits = 5449, Reservation_fails = 575211
	L1D_cache_core[12]: Access = 85823, Miss = 69228, Miss_rate = 0.807, Pending_hits = 5254, Reservation_fails = 577708
	L1D_cache_core[13]: Access = 76829, Miss = 61138, Miss_rate = 0.796, Pending_hits = 4801, Reservation_fails = 528671
	L1D_cache_core[14]: Access = 72373, Miss = 58437, Miss_rate = 0.807, Pending_hits = 4495, Reservation_fails = 523332
	L1D_total_cache_accesses = 1133641
	L1D_total_cache_misses = 908418
	L1D_total_cache_miss_rate = 0.8013
	L1D_total_cache_pending_hits = 69999
	L1D_total_cache_reservation_fails = 7951552
	L1D_cache_data_port_util = 0.016
	L1D_cache_fill_port_util = 0.070
L1C_cache:
	L1C_total_cache_accesses = 103219
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0047
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3411
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 152820
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 69854
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 680489
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 6623810
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 102739
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3411
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 2404
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 145
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 227929
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 1327742
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 616315
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 2077
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 11368
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
2539, 2096, 2917, 2498, 2498, 2481, 2085, 2444, 1988, 2081, 2044, 2042, 2081, 2070, 2554, 2517, 1107, 1107, 1105, 1092, 1548, 1107, 1133, 1094, 1524, 1485, 1105, 1479, 1107, 1077, 1498, 1494, 1524, 1945, 1055, 1098, 1150, 1554, 1107, 1135, 1092, 1122, 1150, 1107, 1122, 1135, 1122, 1137, 
gpgpu_n_tot_thrd_icount = 36668256
gpgpu_n_tot_w_icount = 1145883
gpgpu_n_stall_shd_mem = 8810403
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 680489
gpgpu_n_mem_write_global = 230478
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 1544103
gpgpu_n_store_insn = 356013
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 961565
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3411
gpgpu_stall_shd_mem[c_mem][bk_conf] = 3411
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 8806992
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:14570984	W0_Idle:2028218	W0_Scoreboard:1686819	W1:185855	W2:157938	W3:159825	W4:126941	W5:90512	W6:44990	W7:23511	W8:9025	W9:3660	W10:1757	W11:1362	W12:1229	W13:1078	W14:1584	W15:1298	W16:1950	W17:2923	W18:3944	W19:9460	W20:11447	W21:18877	W22:27303	W23:25641	W24:28152	W25:27171	W26:22116	W27:12222	W28:5626	W29:2134	W30:776	W31:0	W32:135576
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 5443912 {8:680489,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 9227504 {40:230368,72:34,136:76,}
traffic_breakdown_coretomem[INST_ACC_R] = 720 {8:90,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 92546504 {136:680489,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1843824 {8:230478,}
traffic_breakdown_memtocore[INST_ACC_R] = 12240 {136:90,}
maxmrqlatency = 295 
maxdqlatency = 0 
maxmflatency = 1029 
averagemflatency = 332 
max_icnt2mem_latency = 682 
max_icnt2sh_latency = 731381 
mrq_lat_table:67167 	3018 	1760 	6367 	15824 	2214 	318 	88 	6 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	254122 	594842 	62017 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	218412 	135524 	151175 	189597 	176757 	39526 	81 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	26178 	337223 	295519 	21021 	563 	0 	0 	1 	6 	22 	464 	8669 	22041 	48804 	53909 	59644 	36918 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	256 	1207 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        16        13        33        28        32        32        27        24        46        27        23        49         8        15        19        14 
dram[1]:        14        14        42        42        31        31        27        33        46        31        34        25        17        20        16        11 
dram[2]:        13         8        24        14        31        29        35        25        41        54        51        31        15        13        19        21 
dram[3]:        14        11        34        50        34        29        25        23        46        52        54        46        22        19        14        12 
dram[4]:        11         9        20        35        33        28        25        28        39        57        52        50        16        11        15        14 
dram[5]:        15        10        39        50        33        28        30        29        44        37        39        43        22        22        16        18 
maximum service time to same row:
dram[0]:     27006     31453     34440     26005     45132     54059     18906     22844     17450     22019     35239     19381     24453     25050     19329     23565 
dram[1]:     21871     33771     38415     23112     32632     20312     31834     34275     13726     26104     15759     17872     22297     21287     62456     24591 
dram[2]:     48341     39088     23500     26155     26297     17834     21191     19179     19992     26359     16894     12303     23497     18696     20621     20409 
dram[3]:     26871     25526     21594     57947     23841     17280     32505     21889     19957     10924     10449     20753     19678     41106     19082     52087 
dram[4]:     31453     25557     35620     20920     17720     13759     14064     23184     27716     16567     12304     18428     18678     15053     20013     22717 
dram[5]:     40891     42431     47934     34517     23572     33009     36495     21222     15760     19350     35086     15020     16850     33046     41356     41869 
average row accesses per activate:
dram[0]:  2.210256  2.173252  2.257732  2.116580  2.128253  2.031646  2.081784  2.019608  2.119048  2.194357  2.191218  2.150641  2.204433  2.280967  2.286174  2.046012 
dram[1]:  2.200000  2.467290  2.306667  2.156863  2.108742  1.997613  2.076776  1.984099  2.164706  2.204710  2.153061  2.031593  2.105911  2.034091  2.258461  1.959677 
dram[2]:  1.980978  2.238095  2.118072  2.087059  2.037344  2.019841  2.051724  2.045455  2.077247  2.211712  2.210526  2.138024  2.128492  2.322981  2.128617  2.215339 
dram[3]:  2.324427  2.118841  2.128440  2.193799  1.966203  2.030107  2.001908  2.083969  2.162246  2.174579  2.079137  2.169492  2.134409  2.225000  1.910811  2.169014 
dram[4]:  2.224138  2.123919  2.117783  2.125000  2.024194  2.158014  2.117541  2.049002  2.191111  2.143731  2.190000  2.227003  2.242021  2.070381  2.138028  2.190752 
dram[5]:  2.267442  2.099668  2.129771  2.310030  2.148226  2.016162  2.183128  2.026316  2.308167  2.125191  2.104539  2.105030  2.037559  2.138643  2.197568  2.238562 
average row locality = 96762/45363 = 2.133060
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       862       715       798       748       944       786       945       855      1170      1032      1131       953       838       704       711       667 
dram[1]:       770       528       794       702       825       696       919       931      1118       929      1102      1114       805       678       734       729 
dram[2]:       729       752       816       832       789       852       901      1016      1085      1121      1044      1185       709       728       662       751 
dram[3]:       609       731       637       761       802       799       906       924      1019      1080      1092      1132       746       776       707       770 
dram[4]:       774       737       844       802       833       795       990       950      1126      1054      1139      1100       788       682       759       758 
dram[5]:       780       632       764       673       824       835       877       908      1119      1052      1152      1062       808       701       723       685 
total reads: 82422
bank skew: 1185/528 = 2.24
chip skew: 14131/13374 = 1.06
number of total write accesses:
dram[0]:         0         0        78        69       201       177       175       175       343       368       416       389        57        51         0         0 
dram[1]:         0         0        71        68       164       141       163       192       354       288       375       365        50        38         0         0 
dram[2]:         0         0        63        55       193       166       170       154       394       352       384       395        53        20         0         0 
dram[3]:         0         0        59        88       187       145       143       168       367       340       353       404        48        25         0         0 
dram[4]:         0         0        73        82       171       161       181       179       353       348       394       401        55        24         0         0 
dram[5]:         0         0        73        87       205       163       184       170       379       340       378       361        60        24         0         0 
total reads: 14340
min_bank_accesses = 0!
chip skew: 2499/2269 = 1.10
average mf latency per bank:
dram[0]:       1302      1630      1307      1414      4883      5916      7300      7970      1826      1878      1647      1942      1593      1832      1676      1770
dram[1]:       1361      2287      1227      1642      5397      8074      7323      8112      1756      2309      1699      1930      1586      2154      1545      1789
dram[2]:       1512      1623      1296      1450      5696      6588      7629      7782      1817      1976      1772      1765      1778      2911      1737      1709
dram[3]:       1767      1588      1637      1408      5714      7133      7901      8260      1920      2058      1857      1801      1750      1799      1703      1603
dram[4]:       1485      1676      1308      1453      5666      7365      7058      8310      1822      2108      1699      1914      1679      2033      1585      1750
dram[5]:       1470      1907      1370      1571      5716      6863      7978      8294      1840      2079      1835      2040      1661      1976      1674      1808
maximum mf latency per bank:
dram[0]:        895       772       822       800       813       839       897       929       810       833       822       779       790       808       828       809
dram[1]:        723       833       762       858       753       959       792       908       799       859       717       900       808      1029       775       898
dram[2]:        852       809       750       898       783       821       954       895       857       880       829       862       768       933       737       909
dram[3]:        758       898       842       881       741       860       824       913       931       867       826       933       828       836       797       828
dram[4]:        780       969       754       781       885       853       792      1007       817       917       847       855       828       857       834       835
dram[5]:        798       911       862       822       801       881       824       960       807       843       784       932       747       781       822       885

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=965603 n_nop=919183 n_act=7609 n_pre=7593 n_req=16358 n_rd=27718 n_write=3500 bw_util=0.06466
n_activity=306889 dram_eff=0.2034
bk0: 1724a 951285i bk1: 1430a 953414i bk2: 1596a 950745i bk3: 1496a 951045i bk4: 1888a 944381i bk5: 1572a 946869i bk6: 1890a 944299i bk7: 1710a 944893i bk8: 2340a 936588i bk9: 2064a 938472i bk10: 2262a 934611i bk11: 1906a 937775i bk12: 1676a 948315i bk13: 1408a 951350i bk14: 1422a 953402i bk15: 1334a 953344i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.131396
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=965603 n_nop=920958 n_act=7372 n_pre=7356 n_req=15643 n_rd=26748 n_write=3169 bw_util=0.06197
n_activity=300184 dram_eff=0.1993
bk0: 1540a 952605i bk1: 1056a 957426i bk2: 1588a 951610i bk3: 1404a 952442i bk4: 1650a 947689i bk5: 1392a 949768i bk6: 1838a 945416i bk7: 1862a 943184i bk8: 2236a 938253i bk9: 1858a 942428i bk10: 2204a 937103i bk11: 2228a 935227i bk12: 1610a 948864i bk13: 1356a 951459i bk14: 1468a 952800i bk15: 1458a 951866i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.112533
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=965603 n_nop=918853 n_act=7717 n_pre=7701 n_req=16371 n_rd=27944 n_write=3388 bw_util=0.0649
n_activity=307067 dram_eff=0.2041
bk0: 1458a 952438i bk1: 1504a 953392i bk2: 1632a 950056i bk3: 1664a 949701i bk4: 1578a 946883i bk5: 1704a 945995i bk6: 1802a 944841i bk7: 2032a 942747i bk8: 2170a 936433i bk9: 2242a 937045i bk10: 2088a 937387i bk11: 2370a 933496i bk12: 1418a 950142i bk13: 1456a 952059i bk14: 1324a 953744i bk15: 1502a 952418i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.131499
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=965603 n_nop=920369 n_act=7491 n_pre=7475 n_req=15818 n_rd=26982 n_write=3286 bw_util=0.06269
n_activity=298728 dram_eff=0.2026
bk0: 1218a 955672i bk1: 1462a 953173i bk2: 1274a 953671i bk3: 1522a 950726i bk4: 1604a 946283i bk5: 1598a 947454i bk6: 1812a 945445i bk7: 1848a 944472i bk8: 2038a 939148i bk9: 2160a 937858i bk10: 2184a 936969i bk11: 2264a 934564i bk12: 1492a 949984i bk13: 1552a 950670i bk14: 1414a 951811i bk15: 1540a 952011i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.117555
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=965603 n_nop=918542 n_act=7708 n_pre=7692 n_req=16553 n_rd=28262 n_write=3399 bw_util=0.06558
n_activity=308914 dram_eff=0.205
bk0: 1548a 952494i bk1: 1474a 952981i bk2: 1688a 949342i bk3: 1604a 949788i bk4: 1666a 946410i bk5: 1590a 947960i bk6: 1980a 943691i bk7: 1900a 943050i bk8: 2252a 937250i bk9: 2108a 937646i bk10: 2278a 935055i bk11: 2200a 935687i bk12: 1576a 948976i bk13: 1364a 951663i bk14: 1518a 951655i bk15: 1516a 952059i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.138581
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=965603 n_nop=920093 n_act=7466 n_pre=7450 n_req=16019 n_rd=27190 n_write=3404 bw_util=0.06337
n_activity=299979 dram_eff=0.204
bk0: 1560a 952644i bk1: 1264a 954840i bk2: 1528a 950817i bk3: 1346a 953061i bk4: 1648a 946702i bk5: 1670a 946438i bk6: 1754a 946260i bk7: 1816a 944368i bk8: 2238a 938207i bk9: 2104a 938325i bk10: 2304a 934805i bk11: 2124a 936334i bk12: 1616a 948407i bk13: 1402a 951786i bk14: 1446a 952672i bk15: 1370a 953908i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.118472

========= L2 cache stats =========
L2_cache_bank[0]: Access = 74941, Miss = 7399, Miss_rate = 0.099, Pending_hits = 47, Reservation_fails = 229
L2_cache_bank[1]: Access = 74842, Miss = 6460, Miss_rate = 0.086, Pending_hits = 39, Reservation_fails = 369
L2_cache_bank[2]: Access = 74542, Miss = 7067, Miss_rate = 0.095, Pending_hits = 50, Reservation_fails = 115
L2_cache_bank[3]: Access = 76372, Miss = 6307, Miss_rate = 0.083, Pending_hits = 34, Reservation_fails = 1
L2_cache_bank[4]: Access = 75188, Miss = 6735, Miss_rate = 0.090, Pending_hits = 41, Reservation_fails = 198
L2_cache_bank[5]: Access = 78532, Miss = 7237, Miss_rate = 0.092, Pending_hits = 30, Reservation_fails = 257
L2_cache_bank[6]: Access = 74856, Miss = 6518, Miss_rate = 0.087, Pending_hits = 32, Reservation_fails = 2
L2_cache_bank[7]: Access = 76492, Miss = 6973, Miss_rate = 0.091, Pending_hits = 48, Reservation_fails = 1
L2_cache_bank[8]: Access = 75166, Miss = 7253, Miss_rate = 0.096, Pending_hits = 26, Reservation_fails = 86
L2_cache_bank[9]: Access = 77073, Miss = 6878, Miss_rate = 0.089, Pending_hits = 46, Reservation_fails = 220
L2_cache_bank[10]: Access = 75910, Miss = 7047, Miss_rate = 0.093, Pending_hits = 49, Reservation_fails = 1
L2_cache_bank[11]: Access = 77158, Miss = 6548, Miss_rate = 0.085, Pending_hits = 54, Reservation_fails = 1
L2_total_cache_accesses = 911072
L2_total_cache_misses = 82422
L2_total_cache_miss_rate = 0.0905
L2_total_cache_pending_hits = 496
L2_total_cache_reservation_fails = 1480
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 606130
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 43
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 74316
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 849
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 111
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 221941
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 438
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 8099
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 111
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 72
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 12
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 409
L2_cache_data_port_util = 0.304
L2_cache_fill_port_util = 0.038

icnt_total_pkts_mem_to_simt=3633418
icnt_total_pkts_simt_to_mem=1141812
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 38.5566
	minimum = 6
	maximum = 477
Network latency average = 27.3498
	minimum = 6
	maximum = 430
Slowest packet = 722078
Flit latency average = 20.1058
	minimum = 6
	maximum = 430
Slowest flit = 1754092
Fragmentation average = 0.0671321
	minimum = 0
	maximum = 339
Injected packet rate average = 0.0912913
	minimum = 0.0779567 (at node 3)
	maximum = 0.105424 (at node 26)
Accepted packet rate average = 0.0912913
	minimum = 0.0779567 (at node 3)
	maximum = 0.105424 (at node 26)
Injected flit rate average = 0.250923
	minimum = 0.091053 (at node 3)
	maximum = 0.458388 (at node 26)
Accepted flit rate average= 0.250923
	minimum = 0.117328 (at node 17)
	maximum = 0.42884 (at node 12)
Injected packet length average = 2.7486
Accepted packet length average = 2.7486
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 28.9807 (9 samples)
	minimum = 6 (9 samples)
	maximum = 216.444 (9 samples)
Network latency average = 19.0574 (9 samples)
	minimum = 6 (9 samples)
	maximum = 166.556 (9 samples)
Flit latency average = 18.2265 (9 samples)
	minimum = 6 (9 samples)
	maximum = 164.778 (9 samples)
Fragmentation average = 0.0181651 (9 samples)
	minimum = 0 (9 samples)
	maximum = 68.6667 (9 samples)
Injected packet rate average = 0.0549137 (9 samples)
	minimum = 0.0391458 (9 samples)
	maximum = 0.127271 (9 samples)
Accepted packet rate average = 0.0549137 (9 samples)
	minimum = 0.0391458 (9 samples)
	maximum = 0.127271 (9 samples)
Injected flit rate average = 0.116373 (9 samples)
	minimum = 0.0585688 (9 samples)
	maximum = 0.242144 (9 samples)
Accepted flit rate average = 0.116373 (9 samples)
	minimum = 0.0682352 (9 samples)
	maximum = 0.299445 (9 samples)
Injected packet size average = 2.1192 (9 samples)
Accepted packet size average = 2.1192 (9 samples)
Hops average = 1 (9 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 8 min, 40 sec (520 sec)
gpgpu_simulation_rate = 21280 (inst/sec)
gpgpu_simulation_rate = 1406 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x4017d8 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (63,1,1) blockDim = (512,1,1) 
kernel '_Z7Kernel2PbS_S_S_i' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 9 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 3, limited by: threads
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,731523)
GPGPU-Sim uArch: Shader 10 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,731523)
GPGPU-Sim uArch: Shader 11 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,731523)
GPGPU-Sim uArch: Shader 12 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,731523)
GPGPU-Sim uArch: Shader 13 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,731523)
GPGPU-Sim uArch: Shader 14 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,731523)
GPGPU-Sim uArch: Shader 0 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,731523)
GPGPU-Sim uArch: Shader 1 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,731523)
GPGPU-Sim uArch: Shader 2 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,731523)
GPGPU-Sim uArch: Shader 3 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,731523)
GPGPU-Sim uArch: Shader 4 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,731523)
GPGPU-Sim uArch: Shader 5 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,731523)
GPGPU-Sim uArch: Shader 6 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,731523)
GPGPU-Sim uArch: Shader 7 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,731523)
GPGPU-Sim uArch: Shader 8 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,731523)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,731523)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,731523)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,731523)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,731523)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,731523)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,731523)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,731523)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,731523)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,731523)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,731523)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,731523)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,731523)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,731523)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,731523)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,731523)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,731523)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,731523)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,731523)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,731523)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,731523)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,731523)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,731523)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,731523)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,731523)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,731523)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,731523)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,731523)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,731523)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,731523)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,731523)
GPGPU-Sim PTX: 11600000 instructions simulated : ctaid=(5,0,0) tid=(12,0,0)
GPGPU-Sim PTX: 11700000 instructions simulated : ctaid=(24,0,0) tid=(332,0,0)
GPGPU-Sim PTX: 11800000 instructions simulated : ctaid=(30,0,0) tid=(428,0,0)
GPGPU-Sim PTX: 11900000 instructions simulated : ctaid=(35,0,0) tid=(173,0,0)
GPGPU-Sim uArch: cycles simulated: 732023  inst.: 11371959 (ipc=612.5) sim_rate=21785 (inst/sec) elapsed = 0:0:08:42 / Tue Apr 16 17:04:09 2019
GPGPU-Sim uArch: cycles simulated: 732523  inst.: 11386241 (ipc=320.5) sim_rate=21771 (inst/sec) elapsed = 0:0:08:43 / Tue Apr 16 17:04:10 2019
GPGPU-Sim uArch: Shader 1 finished CTA #0 (1698,731523), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1699,731523)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (1849,731523), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1850,731523)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (1914,731523), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1915,731523)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (2040,731523), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(2041,731523)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (2067,731523), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(2068,731523)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (2091,731523), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(2092,731523)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (2124,731523), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(2125,731523)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (2204,731523), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(2205,731523)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (2246,731523), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(2247,731523)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (2281,731523), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(2282,731523)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (2302,731523), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(2303,731523)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (2431,731523), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2432,731523)
GPGPU-Sim PTX: 12000000 instructions simulated : ctaid=(52,0,0) tid=(259,0,0)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (2483,731523), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2484,731523)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (2497,731523), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2498,731523)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (2499,731523), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (2499,731523), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2500,731523)
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(2500,731523)
GPGPU-Sim uArch: cycles simulated: 734023  inst.: 11467726 (ipc=160.8) sim_rate=21884 (inst/sec) elapsed = 0:0:08:44 / Tue Apr 16 17:04:11 2019
GPGPU-Sim uArch: Shader 4 finished CTA #1 (2512,731523), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2513,731523)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (2554,731523), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(2555,731523)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (2728,731523), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (2754,731523), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (2804,731523), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (2810,731523), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (2811,731523), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (2820,731523), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (2838,731523), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (2843,731523), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (2873,731523), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (3003,731523), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (3014,731523), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (3143,731523), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (3144,731523), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (3152,731523), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (3155,731523), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (3212,731523), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (3305,731523), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (3335,731523), 2 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #2 (3383,731523), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (3416,731523), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (3483,731523), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 735023  inst.: 11550677 (ipc=138.6) sim_rate=22001 (inst/sec) elapsed = 0:0:08:45 / Tue Apr 16 17:04:12 2019
GPGPU-Sim uArch: Shader 4 finished CTA #0 (3576,731523), 1 CTAs running
GPGPU-Sim PTX: 12100000 instructions simulated : ctaid=(53,0,0) tid=(57,0,0)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (3729,731523), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (3811,731523), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 10 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 5 finished CTA #0 (3823,731523), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 10 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 12 finished CTA #2 (3874,731523), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 10 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 7 finished CTA #0 (3895,731523), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (3934,731523), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #0 (3961,731523), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 10 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 6 finished CTA #2 (4042,731523), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (4081,731523), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 10 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 7 finished CTA #1 (4126,731523), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 10 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 10 finished CTA #0 (4126,731523), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (4132,731523), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (4132,731523), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 10 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 4 finished CTA #1 (4138,731523), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 10 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 2 finished CTA #0 (4201,731523), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 10 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 1 finished CTA #0 (4246,731523), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (4246,731523), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #0 (4249,731523), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 10 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 13 finished CTA #1 (4300,731523), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 10 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 1 finished CTA #1 (4303,731523), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 10 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 10 finished CTA #1 (4345,731523), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 10 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 6 finished CTA #0 (4354,731523), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 10 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 0 finished CTA #0 (4452,731523), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 10 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: GPU detected kernel '_Z7Kernel2PbS_S_S_i' finished on shader 0.
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 10 
gpu_sim_cycle = 4453
gpu_sim_insn = 507084
gpu_ipc =     113.8747
gpu_tot_sim_cycle = 735976
gpu_tot_sim_insn = 11572801
gpu_tot_ipc =      15.7244
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 2087154
gpu_stall_icnt2sh    = 5347352
gpu_total_sim_rate=22043

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 632402
	L1I_total_cache_misses = 2077
	L1I_total_cache_miss_rate = 0.0033
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 11368
L1D_cache:
	L1D_cache_core[0]: Access = 73034, Miss = 58103, Miss_rate = 0.796, Pending_hits = 4498, Reservation_fails = 526532
	L1D_cache_core[1]: Access = 73096, Miss = 58580, Miss_rate = 0.801, Pending_hits = 4505, Reservation_fails = 512481
	L1D_cache_core[2]: Access = 76714, Miss = 61276, Miss_rate = 0.799, Pending_hits = 4728, Reservation_fails = 535185
	L1D_cache_core[3]: Access = 72373, Miss = 57805, Miss_rate = 0.799, Pending_hits = 4588, Reservation_fails = 518241
	L1D_cache_core[4]: Access = 74393, Miss = 59537, Miss_rate = 0.800, Pending_hits = 4676, Reservation_fails = 520644
	L1D_cache_core[5]: Access = 72789, Miss = 58545, Miss_rate = 0.804, Pending_hits = 4621, Reservation_fails = 523627
	L1D_cache_core[6]: Access = 72746, Miss = 58207, Miss_rate = 0.800, Pending_hits = 4489, Reservation_fails = 520732
	L1D_cache_core[7]: Access = 74067, Miss = 59292, Miss_rate = 0.801, Pending_hits = 4586, Reservation_fails = 524876
	L1D_cache_core[8]: Access = 79686, Miss = 64296, Miss_rate = 0.807, Pending_hits = 4874, Reservation_fails = 554827
	L1D_cache_core[9]: Access = 72395, Miss = 57689, Miss_rate = 0.797, Pending_hits = 4346, Reservation_fails = 516665
	L1D_cache_core[10]: Access = 73980, Miss = 59273, Miss_rate = 0.801, Pending_hits = 4609, Reservation_fails = 523113
	L1D_cache_core[11]: Access = 87359, Miss = 70159, Miss_rate = 0.803, Pending_hits = 5491, Reservation_fails = 577791
	L1D_cache_core[12]: Access = 86063, Miss = 69415, Miss_rate = 0.807, Pending_hits = 5290, Reservation_fails = 580392
	L1D_cache_core[13]: Access = 77229, Miss = 61447, Miss_rate = 0.796, Pending_hits = 4858, Reservation_fails = 531484
	L1D_cache_core[14]: Access = 72693, Miss = 58688, Miss_rate = 0.807, Pending_hits = 4539, Reservation_fails = 525888
	L1D_total_cache_accesses = 1138617
	L1D_total_cache_misses = 912312
	L1D_total_cache_miss_rate = 0.8012
	L1D_total_cache_pending_hits = 70698
	L1D_total_cache_reservation_fails = 7992478
	L1D_cache_data_port_util = 0.016
	L1D_cache_fill_port_util = 0.070
L1C_cache:
	L1C_total_cache_accesses = 108209
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0044
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3411
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 152841
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 70546
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 680776
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 6626891
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 107729
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3411
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 2766
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 152
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 231536
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 1365587
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 630325
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 2077
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 11368
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
2595, 2152, 2973, 2554, 2554, 2537, 2141, 2500, 2044, 2137, 2100, 2098, 2137, 2126, 2610, 2573, 1135, 1135, 1133, 1120, 1576, 1135, 1161, 1122, 1552, 1513, 1133, 1507, 1135, 1105, 1526, 1522, 1552, 1973, 1083, 1126, 1178, 1582, 1135, 1163, 1120, 1150, 1178, 1135, 1150, 1163, 1150, 1165, 
gpgpu_n_tot_thrd_icount = 37563808
gpgpu_n_tot_w_icount = 1173869
gpgpu_n_stall_shd_mem = 8851329
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 680776
gpgpu_n_mem_write_global = 234454
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 1576103
gpgpu_n_store_insn = 375025
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 1040080
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3411
gpgpu_stall_shd_mem[c_mem][bk_conf] = 3411
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 8847918
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:14638891	W0_Idle:2045924	W0_Scoreboard:1697550	W1:186232	W2:159082	W3:161827	W4:129658	W5:92813	W6:46862	W7:24850	W8:9714	W9:3933	W10:1913	W11:1375	W12:1268	W13:1078	W14:1584	W15:1298	W16:1950	W17:2923	W18:3944	W19:9460	W20:11447	W21:18877	W22:27303	W23:25641	W24:28152	W25:27171	W26:22116	W27:12222	W28:5626	W29:2134	W30:776	W31:0	W32:150640
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 5446208 {8:680776,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 9386544 {40:234344,72:34,136:76,}
traffic_breakdown_coretomem[INST_ACC_R] = 720 {8:90,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 92585536 {136:680776,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1875632 {8:234454,}
traffic_breakdown_memtocore[INST_ACC_R] = 12240 {136:90,}
maxmrqlatency = 295 
maxdqlatency = 0 
maxmflatency = 1029 
averagemflatency = 332 
max_icnt2mem_latency = 682 
max_icnt2sh_latency = 735975 
mrq_lat_table:67489 	3034 	1792 	6444 	15913 	2293 	350 	88 	6 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	254827 	598222 	62195 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	218750 	135644 	151266 	189963 	178929 	40691 	92 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	26314 	337361 	295532 	21021 	563 	0 	0 	1 	6 	22 	464 	8669 	22041 	48804 	53909 	59644 	40894 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	258 	1214 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        16        13        33        28        32        32        27        24        46        27        23        49         8        15        19        14 
dram[1]:        14        14        42        42        31        31        27        33        46        31        34        25        17        20        16        11 
dram[2]:        13         8        24        14        31        29        35        25        41        54        51        31        15        13        19        21 
dram[3]:        14        11        34        50        34        29        25        23        46        52        54        46        22        19        14        12 
dram[4]:        11         9        20        35        33        28        25        28        39        57        52        50        16        11        15        14 
dram[5]:        15        10        39        50        33        28        30        29        44        37        39        43        22        22        16        18 
maximum service time to same row:
dram[0]:     27006     31453     34440     26005     45132     54059     18906     22844     17450     22019     35239     19381     24453     25050     19329     23565 
dram[1]:     21871     33771     38415     23112     32632     20312     31834     34275     13726     26104     15759     17872     22297     21287     62456     24591 
dram[2]:     48341     39088     23500     26155     26297     17834     21191     19179     19992     26359     16894     12303     23497     18696     20621     20409 
dram[3]:     26871     25526     21594     57947     23841     17280     32505     21889     19957     10924     10449     20753     19678     41106     19082     52087 
dram[4]:     31453     25557     35620     20920     17720     13759     14064     23184     27716     16567     12304     18428     18678     15053     20013     22717 
dram[5]:     40891     42431     47934     34517     23572     33009     36495     21222     15760     19350     35086     15020     16850     33046     41356     41869 
average row accesses per activate:
dram[0]:  2.210256  2.173252  2.360825  2.209845  2.143123  2.042194  2.081784  2.019608  2.119048  2.194357  2.191218  2.150641  2.204433  2.280967  2.286174  2.046012 
dram[1]:  2.200000  2.467290  2.437333  2.291317  2.136170  2.021429  2.076776  1.984099  2.164706  2.204710  2.153061  2.031593  2.105911  2.034091  2.258461  1.959677 
dram[2]:  1.980978  2.238095  2.212048  2.176471  2.049690  2.033663  2.051724  2.045455  2.077247  2.211712  2.210526  2.138024  2.128492  2.331269  2.128617  2.215339 
dram[3]:  2.324427  2.118841  2.262997  2.325581  1.974206  2.064378  2.001908  2.083969  2.162246  2.174579  2.079137  2.169492  2.134409  2.225000  1.910811  2.169014 
dram[4]:  2.224138  2.123919  2.212471  2.233173  2.030181  2.169300  2.117541  2.050817  2.191111  2.143731  2.190000  2.227003  2.242021  2.070381  2.138028  2.190752 
dram[5]:  2.267442  2.099668  2.259542  2.477204  2.158333  2.028283  2.183128  2.026316  2.308167  2.125191  2.104539  2.105030  2.037559  2.138643  2.197568  2.238562 
average row locality = 97409/45372 = 2.146897
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       862       715       812       761       947       788       945       855      1170      1032      1131       953       838       704       711       667 
dram[1]:       770       528       808       716       829       700       919       931      1118       929      1102      1114       805       678       734       729 
dram[2]:       729       752       830       846       792       856       901      1016      1085      1121      1044      1185       709       729       662       751 
dram[3]:       609       731       651       777       804       803       906       924      1019      1080      1092      1132       746       776       707       770 
dram[4]:       774       737       858       817       835       797       990       950      1126      1054      1139      1100       788       682       759       758 
dram[5]:       780       632       778       689       826       837       877       908      1119      1052      1152      1062       808       701       723       685 
total reads: 82629
bank skew: 1185/528 = 2.24
chip skew: 14164/13410 = 1.06
number of total write accesses:
dram[0]:         0         0       104        92       206       180       175       175       343       368       416       389        57        51         0         0 
dram[1]:         0         0       106       102       175       149       163       192       354       288       375       365        50        38         0         0 
dram[2]:         0         0        88        79       198       171       170       154       394       352       384       395        53        24         0         0 
dram[3]:         0         0        89       123       191       159       143       168       367       340       353       404        48        25         0         0 
dram[4]:         0         0       100       112       174       164       181       180       353       348       394       401        55        24         0         0 
dram[5]:         0         0       110       126       210       167       184       170       379       340       378       361        60        24         0         0 
total reads: 14780
min_bank_accesses = 0!
chip skew: 2556/2357 = 1.08
average mf latency per bank:
dram[0]:       1302      1630      1272      1378      4892      5933      7317      7992      1826      1878      1647      1942      1593      1832      1676      1770
dram[1]:       1361      2287      1185      1572      5367      8014      7344      8130      1756      2309      1699      1930      1586      2154      1545      1789
dram[2]:       1512      1623      1263      1417      5702      6584      7650      7801      1817      1976      1772      1765      1778      3362      1737      1709
dram[3]:       1767      1588      1573      1358      5732      7052      7918      8277      1920      2058      1857      1801      1750      1799      1703      1603
dram[4]:       1485      1676      1280      1410      5683      7373      7073      8320      1822      2108      1699      1914      1679      2033      1585      1750
dram[5]:       1470      1907      1314      1493      5721      6866      7997      8312      1840      2079      1835      2040      1661      1976      1674      1808
maximum mf latency per bank:
dram[0]:        895       772       822       800       813       839       897       929       810       833       822       779       790       808       828       809
dram[1]:        723       833       762       858       753       959       792       908       799       859       717       900       808      1029       775       898
dram[2]:        852       809       750       898       783       821       954       895       857       880       829       862       768       933       737       909
dram[3]:        758       898       842       881       741       860       824       913       931       867       826       933       828       836       797       828
dram[4]:        780       969       754       781       885       853       792      1007       817       917       847       855       828       857       834       835
dram[5]:        798       911       862       822       801       881       824       960       807       843       784       932       747       781       822       885

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=971480 n_nop=924939 n_act=7609 n_pre=7593 n_req=16447 n_rd=27782 n_write=3557 bw_util=0.06452
n_activity=307770 dram_eff=0.2037
bk0: 1724a 957162i bk1: 1430a 959291i bk2: 1624a 956230i bk3: 1522a 956547i bk4: 1894a 950187i bk5: 1576a 952704i bk6: 1890a 950176i bk7: 1710a 950770i bk8: 2340a 942465i bk9: 2064a 944349i bk10: 2262a 940488i bk11: 1906a 943652i bk12: 1676a 954192i bk13: 1408a 957227i bk14: 1422a 959279i bk15: 1334a 959221i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.131834
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=971480 n_nop=926671 n_act=7374 n_pre=7358 n_req=15767 n_rd=26820 n_write=3257 bw_util=0.06192
n_activity=301371 dram_eff=0.1996
bk0: 1540a 958482i bk1: 1056a 963303i bk2: 1616a 957078i bk3: 1432a 957889i bk4: 1658a 953439i bk5: 1400a 955526i bk6: 1838a 951291i bk7: 1862a 949059i bk8: 2236a 944129i bk9: 1858a 948305i bk10: 2204a 942980i bk11: 2228a 941104i bk12: 1610a 954741i bk13: 1356a 957336i bk14: 1468a 958677i bk15: 1458a 957743i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.115068
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=971480 n_nop=924589 n_act=7720 n_pre=7704 n_req=16470 n_rd=28016 n_write=3451 bw_util=0.06478
n_activity=308173 dram_eff=0.2042
bk0: 1458a 958315i bk1: 1504a 959270i bk2: 1660a 955570i bk3: 1692a 955293i bk4: 1584a 952652i bk5: 1712a 951777i bk6: 1802a 950716i bk7: 2032a 948622i bk8: 2170a 942309i bk9: 2242a 942921i bk10: 2088a 943264i bk11: 2370a 939374i bk12: 1418a 956020i bk13: 1458a 957870i bk14: 1324a 959619i bk15: 1502a 958294i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.131418
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=971480 n_nop=926087 n_act=7493 n_pre=7477 n_req=15937 n_rd=27054 n_write=3369 bw_util=0.06263
n_activity=299940 dram_eff=0.2029
bk0: 1218a 961549i bk1: 1462a 959051i bk2: 1302a 959143i bk3: 1554a 956187i bk4: 1608a 952086i bk5: 1606a 953187i bk6: 1812a 951321i bk7: 1848a 950348i bk8: 2038a 945024i bk9: 2160a 943734i bk10: 2184a 942845i bk11: 2264a 940441i bk12: 1492a 955861i bk13: 1552a 956547i bk14: 1414a 957688i bk15: 1540a 957888i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.118712
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=971480 n_nop=924286 n_act=7709 n_pre=7693 n_req=16650 n_rd=28328 n_write=3464 bw_util=0.06545
n_activity=309965 dram_eff=0.2051
bk0: 1548a 958371i bk1: 1474a 958859i bk2: 1716a 954833i bk3: 1634a 955293i bk4: 1670a 952226i bk5: 1594a 953795i bk6: 1980a 949567i bk7: 1900a 948922i bk8: 2252a 943126i bk9: 2108a 943523i bk10: 2278a 940932i bk11: 2200a 941564i bk12: 1576a 954853i bk13: 1364a 957540i bk14: 1518a 957532i bk15: 1516a 957936i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.138885
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=971480 n_nop=925815 n_act=7467 n_pre=7451 n_req=16138 n_rd=27258 n_write=3489 bw_util=0.0633
n_activity=300959 dram_eff=0.2043
bk0: 1560a 958521i bk1: 1264a 960717i bk2: 1556a 956167i bk3: 1378a 958378i bk4: 1652a 952501i bk5: 1674a 952261i bk6: 1754a 952136i bk7: 1816a 950244i bk8: 2238a 944084i bk9: 2104a 944202i bk10: 2304a 940682i bk11: 2124a 942211i bk12: 1616a 954284i bk13: 1402a 957663i bk14: 1446a 958549i bk15: 1370a 959785i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.122135

========= L2 cache stats =========
L2_cache_bank[0]: Access = 75212, Miss = 7416, Miss_rate = 0.099, Pending_hits = 61, Reservation_fails = 229
L2_cache_bank[1]: Access = 75112, Miss = 6475, Miss_rate = 0.086, Pending_hits = 50, Reservation_fails = 369
L2_cache_bank[2]: Access = 74812, Miss = 7085, Miss_rate = 0.095, Pending_hits = 78, Reservation_fails = 115
L2_cache_bank[3]: Access = 76641, Miss = 6325, Miss_rate = 0.083, Pending_hits = 58, Reservation_fails = 1
L2_cache_bank[4]: Access = 75459, Miss = 6752, Miss_rate = 0.089, Pending_hits = 54, Reservation_fails = 198
L2_cache_bank[5]: Access = 79792, Miss = 7256, Miss_rate = 0.091, Pending_hits = 44, Reservation_fails = 385
L2_cache_bank[6]: Access = 75128, Miss = 6534, Miss_rate = 0.087, Pending_hits = 50, Reservation_fails = 2
L2_cache_bank[7]: Access = 76773, Miss = 6993, Miss_rate = 0.091, Pending_hits = 77, Reservation_fails = 1
L2_cache_bank[8]: Access = 75437, Miss = 7269, Miss_rate = 0.096, Pending_hits = 40, Reservation_fails = 86
L2_cache_bank[9]: Access = 77350, Miss = 6895, Miss_rate = 0.089, Pending_hits = 62, Reservation_fails = 220
L2_cache_bank[10]: Access = 76182, Miss = 7063, Miss_rate = 0.093, Pending_hits = 75, Reservation_fails = 1
L2_cache_bank[11]: Access = 77437, Miss = 6566, Miss_rate = 0.085, Pending_hits = 79, Reservation_fails = 1
L2_total_cache_accesses = 915335
L2_total_cache_misses = 82629
L2_total_cache_miss_rate = 0.0903
L2_total_cache_pending_hits = 728
L2_total_cache_reservation_fails = 1608
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 606417
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 43
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 74316
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 849
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 111
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 225478
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 670
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 8306
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 239
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 72
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 12
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 409
L2_cache_data_port_util = 0.303
L2_cache_fill_port_util = 0.037

icnt_total_pkts_mem_to_simt=3638829
icnt_total_pkts_simt_to_mem=1150051
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 53.9523
	minimum = 6
	maximum = 383
Network latency average = 29.7854
	minimum = 6
	maximum = 297
Slowest packet = 1822822
Flit latency average = 34.5446
	minimum = 6
	maximum = 296
Slowest flit = 4776653
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0709135
	minimum = 0.0458118 (at node 3)
	maximum = 0.282955 (at node 20)
Accepted packet rate average = 0.0709135
	minimum = 0.0458118 (at node 3)
	maximum = 0.282955 (at node 20)
Injected flit rate average = 0.113531
	minimum = 0.0801707 (at node 18)
	maximum = 0.302717 (at node 20)
Accepted flit rate average= 0.113531
	minimum = 0.0565911 (at node 3)
	maximum = 0.56097 (at node 20)
Injected packet length average = 1.60099
Accepted packet length average = 1.60099
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 31.4779 (10 samples)
	minimum = 6 (10 samples)
	maximum = 233.1 (10 samples)
Network latency average = 20.1302 (10 samples)
	minimum = 6 (10 samples)
	maximum = 179.6 (10 samples)
Flit latency average = 19.8583 (10 samples)
	minimum = 6 (10 samples)
	maximum = 177.9 (10 samples)
Fragmentation average = 0.0163486 (10 samples)
	minimum = 0 (10 samples)
	maximum = 61.8 (10 samples)
Injected packet rate average = 0.0565137 (10 samples)
	minimum = 0.0398124 (10 samples)
	maximum = 0.142839 (10 samples)
Accepted packet rate average = 0.0565137 (10 samples)
	minimum = 0.0398124 (10 samples)
	maximum = 0.142839 (10 samples)
Injected flit rate average = 0.116089 (10 samples)
	minimum = 0.060729 (10 samples)
	maximum = 0.248201 (10 samples)
Accepted flit rate average = 0.116089 (10 samples)
	minimum = 0.0670707 (10 samples)
	maximum = 0.325598 (10 samples)
Injected packet size average = 2.05417 (10 samples)
Accepted packet size average = 2.05417 (10 samples)
Hops average = 1 (10 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 8 min, 45 sec (525 sec)
gpgpu_simulation_rate = 22043 (inst/sec)
gpgpu_simulation_rate = 1401 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x40169c (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (63,1,1) blockDim = (512,1,1) 
kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 6 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 3, limited by: threads
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,735976)
GPGPU-Sim uArch: Shader 7 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,735976)
GPGPU-Sim uArch: Shader 8 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,735976)
GPGPU-Sim uArch: Shader 9 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,735976)
GPGPU-Sim uArch: Shader 10 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,735976)
GPGPU-Sim uArch: Shader 11 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,735976)
GPGPU-Sim uArch: Shader 12 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,735976)
GPGPU-Sim uArch: Shader 13 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,735976)
GPGPU-Sim uArch: Shader 14 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,735976)
GPGPU-Sim uArch: Shader 0 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,735976)
GPGPU-Sim uArch: Shader 1 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,735976)
GPGPU-Sim uArch: Shader 2 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,735976)
GPGPU-Sim uArch: Shader 3 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,735976)
GPGPU-Sim uArch: Shader 4 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,735976)
GPGPU-Sim uArch: Shader 5 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,735976)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,735976)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,735976)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,735976)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,735976)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,735976)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,735976)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,735976)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,735976)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,735976)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,735976)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,735976)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,735976)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,735976)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,735976)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,735976)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,735976)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,735976)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,735976)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,735976)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,735976)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,735976)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,735976)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,735976)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,735976)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,735976)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,735976)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,735976)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,735976)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,735976)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,735976)
GPGPU-Sim PTX: 12200000 instructions simulated : ctaid=(3,0,0) tid=(271,0,0)
GPGPU-Sim PTX: 12300000 instructions simulated : ctaid=(4,0,0) tid=(495,0,0)
GPGPU-Sim PTX: 12400000 instructions simulated : ctaid=(6,0,0) tid=(81,0,0)
GPGPU-Sim uArch: cycles simulated: 736476  inst.: 11874911 (ipc=604.2) sim_rate=22533 (inst/sec) elapsed = 0:0:08:47 / Tue Apr 16 17:04:14 2019
GPGPU-Sim uArch: cycles simulated: 737476  inst.: 11892561 (ipc=213.2) sim_rate=22523 (inst/sec) elapsed = 0:0:08:48 / Tue Apr 16 17:04:15 2019
GPGPU-Sim uArch: cycles simulated: 738976  inst.: 11907228 (ipc=111.5) sim_rate=22508 (inst/sec) elapsed = 0:0:08:49 / Tue Apr 16 17:04:16 2019
GPGPU-Sim uArch: cycles simulated: 739976  inst.: 11917262 (ipc=86.1) sim_rate=22485 (inst/sec) elapsed = 0:0:08:50 / Tue Apr 16 17:04:17 2019
GPGPU-Sim PTX: 12500000 instructions simulated : ctaid=(3,0,0) tid=(454,0,0)
GPGPU-Sim uArch: cycles simulated: 740976  inst.: 11927428 (ipc=70.9) sim_rate=22462 (inst/sec) elapsed = 0:0:08:51 / Tue Apr 16 17:04:18 2019
GPGPU-Sim uArch: cycles simulated: 742476  inst.: 11942910 (ipc=56.9) sim_rate=22449 (inst/sec) elapsed = 0:0:08:52 / Tue Apr 16 17:04:19 2019
GPGPU-Sim uArch: cycles simulated: 743476  inst.: 11952621 (ipc=50.6) sim_rate=22425 (inst/sec) elapsed = 0:0:08:53 / Tue Apr 16 17:04:20 2019
GPGPU-Sim uArch: cycles simulated: 744976  inst.: 11966939 (ipc=43.8) sim_rate=22409 (inst/sec) elapsed = 0:0:08:54 / Tue Apr 16 17:04:21 2019
GPGPU-Sim uArch: cycles simulated: 745976  inst.: 11976492 (ipc=40.4) sim_rate=22385 (inst/sec) elapsed = 0:0:08:55 / Tue Apr 16 17:04:22 2019
GPGPU-Sim uArch: cycles simulated: 746976  inst.: 11986133 (ipc=37.6) sim_rate=22362 (inst/sec) elapsed = 0:0:08:56 / Tue Apr 16 17:04:23 2019
GPGPU-Sim uArch: cycles simulated: 748476  inst.: 12001433 (ipc=34.3) sim_rate=22349 (inst/sec) elapsed = 0:0:08:57 / Tue Apr 16 17:04:24 2019
GPGPU-Sim uArch: cycles simulated: 749476  inst.: 12011399 (ipc=32.5) sim_rate=22326 (inst/sec) elapsed = 0:0:08:58 / Tue Apr 16 17:04:25 2019
GPGPU-Sim uArch: cycles simulated: 750976  inst.: 12026690 (ipc=30.3) sim_rate=22312 (inst/sec) elapsed = 0:0:08:59 / Tue Apr 16 17:04:26 2019
GPGPU-Sim PTX: 12600000 instructions simulated : ctaid=(7,0,0) tid=(201,0,0)
GPGPU-Sim uArch: cycles simulated: 751976  inst.: 12035743 (ipc=28.9) sim_rate=22288 (inst/sec) elapsed = 0:0:09:00 / Tue Apr 16 17:04:27 2019
GPGPU-Sim uArch: cycles simulated: 752976  inst.: 12045993 (ipc=27.8) sim_rate=22266 (inst/sec) elapsed = 0:0:09:01 / Tue Apr 16 17:04:28 2019
GPGPU-Sim uArch: cycles simulated: 754476  inst.: 12061298 (ipc=26.4) sim_rate=22253 (inst/sec) elapsed = 0:0:09:02 / Tue Apr 16 17:04:29 2019
GPGPU-Sim uArch: cycles simulated: 755476  inst.: 12071461 (ipc=25.6) sim_rate=22231 (inst/sec) elapsed = 0:0:09:03 / Tue Apr 16 17:04:30 2019
GPGPU-Sim uArch: cycles simulated: 756476  inst.: 12081419 (ipc=24.8) sim_rate=22208 (inst/sec) elapsed = 0:0:09:04 / Tue Apr 16 17:04:31 2019
GPGPU-Sim uArch: cycles simulated: 757976  inst.: 12096705 (ipc=23.8) sim_rate=22195 (inst/sec) elapsed = 0:0:09:05 / Tue Apr 16 17:04:32 2019
GPGPU-Sim uArch: cycles simulated: 758976  inst.: 12108000 (ipc=23.3) sim_rate=22175 (inst/sec) elapsed = 0:0:09:06 / Tue Apr 16 17:04:33 2019
GPGPU-Sim uArch: cycles simulated: 759976  inst.: 12119417 (ipc=22.8) sim_rate=22156 (inst/sec) elapsed = 0:0:09:07 / Tue Apr 16 17:04:34 2019
GPGPU-Sim PTX: 12700000 instructions simulated : ctaid=(19,0,0) tid=(136,0,0)
GPGPU-Sim uArch: cycles simulated: 761476  inst.: 12135972 (ipc=22.1) sim_rate=22145 (inst/sec) elapsed = 0:0:09:08 / Tue Apr 16 17:04:35 2019
GPGPU-Sim uArch: cycles simulated: 762476  inst.: 12146470 (ipc=21.6) sim_rate=22124 (inst/sec) elapsed = 0:0:09:09 / Tue Apr 16 17:04:36 2019
GPGPU-Sim uArch: cycles simulated: 763976  inst.: 12162457 (ipc=21.1) sim_rate=22113 (inst/sec) elapsed = 0:0:09:10 / Tue Apr 16 17:04:37 2019
GPGPU-Sim uArch: cycles simulated: 764976  inst.: 12173944 (ipc=20.7) sim_rate=22094 (inst/sec) elapsed = 0:0:09:11 / Tue Apr 16 17:04:38 2019
GPGPU-Sim uArch: cycles simulated: 766476  inst.: 12189619 (ipc=20.2) sim_rate=22082 (inst/sec) elapsed = 0:0:09:12 / Tue Apr 16 17:04:39 2019
GPGPU-Sim uArch: cycles simulated: 767476  inst.: 12200581 (ipc=19.9) sim_rate=22062 (inst/sec) elapsed = 0:0:09:13 / Tue Apr 16 17:04:40 2019
GPGPU-Sim uArch: cycles simulated: 768976  inst.: 12216603 (ipc=19.5) sim_rate=22051 (inst/sec) elapsed = 0:0:09:14 / Tue Apr 16 17:04:41 2019
GPGPU-Sim PTX: 12800000 instructions simulated : ctaid=(41,0,0) tid=(268,0,0)
GPGPU-Sim uArch: cycles simulated: 770476  inst.: 12232555 (ipc=19.1) sim_rate=22040 (inst/sec) elapsed = 0:0:09:15 / Tue Apr 16 17:04:42 2019
GPGPU-Sim uArch: cycles simulated: 771476  inst.: 12244105 (ipc=18.9) sim_rate=22021 (inst/sec) elapsed = 0:0:09:16 / Tue Apr 16 17:04:43 2019
GPGPU-Sim uArch: cycles simulated: 772976  inst.: 12259575 (ipc=18.6) sim_rate=22010 (inst/sec) elapsed = 0:0:09:17 / Tue Apr 16 17:04:44 2019
GPGPU-Sim uArch: cycles simulated: 774476  inst.: 12275466 (ipc=18.3) sim_rate=21999 (inst/sec) elapsed = 0:0:09:18 / Tue Apr 16 17:04:45 2019
GPGPU-Sim uArch: cycles simulated: 775476  inst.: 12286556 (ipc=18.1) sim_rate=21979 (inst/sec) elapsed = 0:0:09:19 / Tue Apr 16 17:04:46 2019
GPGPU-Sim uArch: cycles simulated: 776976  inst.: 12302375 (ipc=17.8) sim_rate=21968 (inst/sec) elapsed = 0:0:09:20 / Tue Apr 16 17:04:47 2019
GPGPU-Sim uArch: cycles simulated: 777976  inst.: 12313515 (ipc=17.6) sim_rate=21949 (inst/sec) elapsed = 0:0:09:21 / Tue Apr 16 17:04:48 2019
GPGPU-Sim PTX: 12900000 instructions simulated : ctaid=(24,0,0) tid=(37,0,0)
GPGPU-Sim uArch: cycles simulated: 779476  inst.: 12329128 (ipc=17.4) sim_rate=21937 (inst/sec) elapsed = 0:0:09:22 / Tue Apr 16 17:04:49 2019
GPGPU-Sim uArch: cycles simulated: 780976  inst.: 12344713 (ipc=17.2) sim_rate=21926 (inst/sec) elapsed = 0:0:09:23 / Tue Apr 16 17:04:50 2019
GPGPU-Sim uArch: Shader 6 finished CTA #0 (45071,735976), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(45072,735976)
GPGPU-Sim uArch: cycles simulated: 782476  inst.: 12365709 (ipc=17.1) sim_rate=21925 (inst/sec) elapsed = 0:0:09:24 / Tue Apr 16 17:04:51 2019
GPGPU-Sim uArch: cycles simulated: 783476  inst.: 12376688 (ipc=16.9) sim_rate=21905 (inst/sec) elapsed = 0:0:09:25 / Tue Apr 16 17:04:52 2019
GPGPU-Sim uArch: cycles simulated: 784976  inst.: 12393122 (ipc=16.7) sim_rate=21895 (inst/sec) elapsed = 0:0:09:26 / Tue Apr 16 17:04:53 2019
GPGPU-Sim uArch: Shader 9 finished CTA #0 (49312,735976), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(49313,735976)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (49730,735976), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (49730,735976), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(49731,735976)
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(49731,735976)
GPGPU-Sim PTX: 13000000 instructions simulated : ctaid=(26,0,0) tid=(45,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (50464,735976), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(50465,735976)
GPGPU-Sim uArch: cycles simulated: 786476  inst.: 12426613 (ipc=16.9) sim_rate=21916 (inst/sec) elapsed = 0:0:09:27 / Tue Apr 16 17:04:54 2019
GPGPU-Sim uArch: Shader 0 finished CTA #0 (51734,735976), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(51735,735976)
GPGPU-Sim uArch: cycles simulated: 787976  inst.: 12451010 (ipc=16.9) sim_rate=21920 (inst/sec) elapsed = 0:0:09:28 / Tue Apr 16 17:04:55 2019
GPGPU-Sim uArch: Shader 10 finished CTA #0 (52629,735976), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(52630,735976)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (52719,735976), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(52720,735976)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (52834,735976), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(52835,735976)
GPGPU-Sim uArch: cycles simulated: 788976  inst.: 12470483 (ipc=16.9) sim_rate=21916 (inst/sec) elapsed = 0:0:09:29 / Tue Apr 16 17:04:56 2019
GPGPU-Sim uArch: Shader 3 finished CTA #0 (53448,735976), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(53449,735976)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (53808,735976), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(53809,735976)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (53891,735976), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(53892,735976)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (54195,735976), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(54196,735976)
GPGPU-Sim uArch: cycles simulated: 790476  inst.: 12509758 (ipc=17.2) sim_rate=21946 (inst/sec) elapsed = 0:0:09:30 / Tue Apr 16 17:04:57 2019
GPGPU-Sim PTX: 13100000 instructions simulated : ctaid=(40,0,0) tid=(41,0,0)
GPGPU-Sim uArch: cycles simulated: 791476  inst.: 12524982 (ipc=17.2) sim_rate=21935 (inst/sec) elapsed = 0:0:09:31 / Tue Apr 16 17:04:58 2019
GPGPU-Sim uArch: cycles simulated: 792976  inst.: 12540844 (ipc=17.0) sim_rate=21924 (inst/sec) elapsed = 0:0:09:32 / Tue Apr 16 17:04:59 2019
GPGPU-Sim uArch: cycles simulated: 793976  inst.: 12551322 (ipc=16.9) sim_rate=21904 (inst/sec) elapsed = 0:0:09:33 / Tue Apr 16 17:05:00 2019
GPGPU-Sim uArch: Shader 1 finished CTA #0 (58082,735976), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(58083,735976)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (59253,735976), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(59254,735976)
GPGPU-Sim uArch: cycles simulated: 795476  inst.: 12575351 (ipc=16.8) sim_rate=21908 (inst/sec) elapsed = 0:0:09:34 / Tue Apr 16 17:05:01 2019
GPGPU-Sim uArch: cycles simulated: 796476  inst.: 12587488 (ipc=16.8) sim_rate=21891 (inst/sec) elapsed = 0:0:09:35 / Tue Apr 16 17:05:02 2019
GPGPU-Sim uArch: Shader 9 finished CTA #1 (60763,735976), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(60764,735976)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (61066,735976), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(61067,735976)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (61108,735976), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(61109,735976)
GPGPU-Sim PTX: 13200000 instructions simulated : ctaid=(28,0,0) tid=(377,0,0)
GPGPU-Sim uArch: cycles simulated: 797976  inst.: 12615066 (ipc=16.8) sim_rate=21901 (inst/sec) elapsed = 0:0:09:36 / Tue Apr 16 17:05:03 2019
GPGPU-Sim uArch: Shader 3 finished CTA #1 (62591,735976), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 798976  inst.: 12628201 (ipc=16.8) sim_rate=21885 (inst/sec) elapsed = 0:0:09:37 / Tue Apr 16 17:05:04 2019
GPGPU-Sim uArch: Shader 14 finished CTA #1 (63910,735976), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 800476  inst.: 12646443 (ipc=16.6) sim_rate=21879 (inst/sec) elapsed = 0:0:09:38 / Tue Apr 16 17:05:05 2019
GPGPU-Sim uArch: Shader 0 finished CTA #1 (64618,735976), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (64785,735976), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 801476  inst.: 12658250 (ipc=16.6) sim_rate=21862 (inst/sec) elapsed = 0:0:09:39 / Tue Apr 16 17:05:06 2019
GPGPU-Sim uArch: cycles simulated: 802976  inst.: 12676062 (ipc=16.5) sim_rate=21855 (inst/sec) elapsed = 0:0:09:40 / Tue Apr 16 17:05:07 2019
GPGPU-Sim uArch: Shader 10 finished CTA #1 (67261,735976), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (67528,735976), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (67593,735976), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 804476  inst.: 12693990 (ipc=16.4) sim_rate=21848 (inst/sec) elapsed = 0:0:09:41 / Tue Apr 16 17:05:08 2019
GPGPU-Sim uArch: Shader 5 finished CTA #1 (69414,735976), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 805476  inst.: 12710266 (ipc=16.4) sim_rate=21838 (inst/sec) elapsed = 0:0:09:42 / Tue Apr 16 17:05:09 2019
GPGPU-Sim PTX: 13300000 instructions simulated : ctaid=(39,0,0) tid=(165,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (70391,735976), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 806976  inst.: 12729525 (ipc=16.3) sim_rate=21834 (inst/sec) elapsed = 0:0:09:43 / Tue Apr 16 17:05:10 2019
GPGPU-Sim uArch: Shader 2 finished CTA #1 (71541,735976), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (71613,735976), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (71830,735976), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 808476  inst.: 12747356 (ipc=16.2) sim_rate=21827 (inst/sec) elapsed = 0:0:09:44 / Tue Apr 16 17:05:11 2019
GPGPU-Sim uArch: cycles simulated: 809976  inst.: 12766478 (ipc=16.1) sim_rate=21823 (inst/sec) elapsed = 0:0:09:45 / Tue Apr 16 17:05:12 2019
GPGPU-Sim uArch: Shader 13 finished CTA #1 (74068,735976), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (74615,735976), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (75118,735976), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 811476  inst.: 12785751 (ipc=16.1) sim_rate=21818 (inst/sec) elapsed = 0:0:09:46 / Tue Apr 16 17:05:13 2019
GPGPU-Sim uArch: cycles simulated: 812976  inst.: 12804863 (ipc=16.0) sim_rate=21814 (inst/sec) elapsed = 0:0:09:47 / Tue Apr 16 17:05:14 2019
GPGPU-Sim uArch: Shader 12 finished CTA #2 (77045,735976), 1 CTAs running
GPGPU-Sim PTX: 13400000 instructions simulated : ctaid=(56,0,0) tid=(483,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (77671,735976), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (77978,735976), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (78252,735976), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 814476  inst.: 12823162 (ipc=15.9) sim_rate=21808 (inst/sec) elapsed = 0:0:09:48 / Tue Apr 16 17:05:15 2019
GPGPU-Sim uArch: Shader 1 finished CTA #2 (79104,735976), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (79539,735976), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (79895,735976), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 815976  inst.: 12840894 (ipc=15.9) sim_rate=21801 (inst/sec) elapsed = 0:0:09:49 / Tue Apr 16 17:05:16 2019
GPGPU-Sim uArch: Shader 10 finished CTA #2 (80105,735976), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (80946,735976), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 817476  inst.: 12857107 (ipc=15.8) sim_rate=21791 (inst/sec) elapsed = 0:0:09:50 / Tue Apr 16 17:05:17 2019
GPGPU-Sim uArch: Shader 3 finished CTA #0 (81650,735976), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 4 finished CTA #0 (81858,735976), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 12 finished CTA #0 (82062,735976), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 9 finished CTA #2 (82131,735976), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (82580,735976), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 819476  inst.: 12877715 (ipc=15.6) sim_rate=21789 (inst/sec) elapsed = 0:0:09:51 / Tue Apr 16 17:05:18 2019
GPGPU-Sim uArch: Shader 0 finished CTA #0 (83769,735976), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 14 finished CTA #0 (84370,735976), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 11 finished CTA #0 (84909,735976), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 5 finished CTA #2 (84999,735976), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (86265,735976), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 1 finished CTA #0 (86429,735976), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: cycles simulated: 822476  inst.: 12898752 (ipc=15.3) sim_rate=21788 (inst/sec) elapsed = 0:0:09:52 / Tue Apr 16 17:05:19 2019
GPGPU-Sim uArch: Shader 13 finished CTA #0 (86609,735976), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 7 finished CTA #0 (86831,735976), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 2 finished CTA #0 (86861,735976), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 8 finished CTA #0 (87668,735976), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #0 (89066,735976), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim PTX: 13500000 instructions simulated : ctaid=(61,0,0) tid=(365,0,0)
GPGPU-Sim uArch: cycles simulated: 826476  inst.: 12913587 (ipc=14.8) sim_rate=21776 (inst/sec) elapsed = 0:0:09:53 / Tue Apr 16 17:05:20 2019
GPGPU-Sim uArch: Shader 8 finished CTA #1 (91443,735976), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 6 finished CTA #0 (91535,735976), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #0 (92482,735976), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (94215,735976), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 6 finished CTA #1 (94837,735976), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: GPU detected kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' finished on shader 6.
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 11 
gpu_sim_cycle = 94838
gpu_sim_insn = 1348629
gpu_ipc =      14.2203
gpu_tot_sim_cycle = 830814
gpu_tot_sim_insn = 12921430
gpu_tot_ipc =      15.5527
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 2268220
gpu_stall_icnt2sh    = 6076861
gpu_total_sim_rate=21789

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 764369
	L1I_total_cache_misses = 2077
	L1I_total_cache_miss_rate = 0.0027
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 11368
L1D_cache:
	L1D_cache_core[0]: Access = 82633, Miss = 64671, Miss_rate = 0.783, Pending_hits = 4781, Reservation_fails = 594058
	L1D_cache_core[1]: Access = 82685, Miss = 65049, Miss_rate = 0.787, Pending_hits = 4773, Reservation_fails = 582512
	L1D_cache_core[2]: Access = 86574, Miss = 67992, Miss_rate = 0.785, Pending_hits = 5010, Reservation_fails = 606845
	L1D_cache_core[3]: Access = 81763, Miss = 64273, Miss_rate = 0.786, Pending_hits = 4866, Reservation_fails = 584360
	L1D_cache_core[4]: Access = 83802, Miss = 66048, Miss_rate = 0.788, Pending_hits = 4956, Reservation_fails = 588319
	L1D_cache_core[5]: Access = 83130, Miss = 65643, Miss_rate = 0.790, Pending_hits = 4934, Reservation_fails = 597742
	L1D_cache_core[6]: Access = 84572, Miss = 66335, Miss_rate = 0.784, Pending_hits = 4791, Reservation_fails = 599283
	L1D_cache_core[7]: Access = 84122, Miss = 66265, Miss_rate = 0.788, Pending_hits = 4840, Reservation_fails = 594265
	L1D_cache_core[8]: Access = 91209, Miss = 72143, Miss_rate = 0.791, Pending_hits = 5193, Reservation_fails = 630208
	L1D_cache_core[9]: Access = 84284, Miss = 65692, Miss_rate = 0.779, Pending_hits = 4701, Reservation_fails = 595620
	L1D_cache_core[10]: Access = 84003, Miss = 66147, Miss_rate = 0.787, Pending_hits = 4868, Reservation_fails = 593422
	L1D_cache_core[11]: Access = 97024, Miss = 76787, Miss_rate = 0.791, Pending_hits = 5775, Reservation_fails = 646736
	L1D_cache_core[12]: Access = 95634, Miss = 75948, Miss_rate = 0.794, Pending_hits = 5550, Reservation_fails = 645850
	L1D_cache_core[13]: Access = 87042, Miss = 68183, Miss_rate = 0.783, Pending_hits = 5143, Reservation_fails = 602603
	L1D_cache_core[14]: Access = 82449, Miss = 65393, Miss_rate = 0.793, Pending_hits = 4803, Reservation_fails = 594666
	L1D_total_cache_accesses = 1290926
	L1D_total_cache_misses = 1016569
	L1D_total_cache_miss_rate = 0.7875
	L1D_total_cache_pending_hits = 74984
	L1D_total_cache_reservation_fails = 9056489
	L1D_cache_data_port_util = 0.018
	L1D_cache_fill_port_util = 0.071
L1C_cache:
	L1C_total_cache_accesses = 113199
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0042
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3411
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 196328
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 74832
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 784318
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 7686763
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 112719
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3411
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 3045
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 152
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 232251
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 1369726
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 762292
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 2077
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 11368
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
3009, 2588, 3409, 2990, 2979, 2962, 2566, 2936, 2480, 2573, 2525, 2534, 2562, 2562, 3046, 3009, 1342, 1353, 1351, 1327, 1794, 1353, 1379, 1340, 1770, 1720, 1340, 1725, 1353, 1323, 1722, 1729, 1759, 2191, 1301, 1333, 1396, 1800, 1342, 1381, 1338, 1357, 1396, 1342, 1368, 1381, 1357, 1361, 
gpgpu_n_tot_thrd_icount = 44436352
gpgpu_n_tot_w_icount = 1388636
gpgpu_n_stall_shd_mem = 10030249
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 784318
gpgpu_n_mem_write_global = 235448
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 1769753
gpgpu_n_store_insn = 379778
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 1118595
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3411
gpgpu_stall_shd_mem[c_mem][bk_conf] = 3411
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 10026838
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:16439269	W0_Idle:2215622	W0_Scoreboard:2115085	W1:196673	W2:180532	W3:193639	W4:170171	W5:126313	W6:73586	W7:43702	W8:19373	W9:7789	W10:4085	W11:1556	W12:1811	W13:1078	W14:1584	W15:1298	W16:1950	W17:2923	W18:3944	W19:9460	W20:11447	W21:18877	W22:27303	W23:25641	W24:28152	W25:27171	W26:22116	W27:12222	W28:5626	W29:2134	W30:776	W31:0	W32:165704
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 6274544 {8:784318,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 9426304 {40:235338,72:34,136:76,}
traffic_breakdown_coretomem[INST_ACC_R] = 720 {8:90,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 106667248 {136:784318,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1883584 {8:235448,}
traffic_breakdown_memtocore[INST_ACC_R] = 12240 {136:90,}
maxmrqlatency = 419 
maxdqlatency = 0 
maxmflatency = 1029 
averagemflatency = 326 
max_icnt2mem_latency = 682 
max_icnt2sh_latency = 822625 
mrq_lat_table:74538 	3350 	1938 	6746 	16773 	2509 	475 	191 	23 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	303907 	651832 	64041 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	276770 	160754 	158266 	197826 	184910 	41251 	94 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	31264 	394409 	334665 	23417 	578 	0 	0 	1 	6 	22 	464 	8669 	22041 	48804 	53909 	59644 	41888 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	301 	1361 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        16        16        44        40        32        32        27        31        46        27        23        49         8        15        19        14 
dram[1]:        15        14        53        55        31        31        30        33        46        31        34        25        17        20        16        11 
dram[2]:        16        13        44        43        31        29        35        27        41        54        51        31        15        13        19        21 
dram[3]:        16        11        49        56        34        29        26        26        46        52        54        46        22        19        14        12 
dram[4]:        17        16        44        50        33        28        26        29        39        57        52        50        16        11        15        14 
dram[5]:        15        10        57        59        33        28        30        29        44        37        39        43        22        22        16        18 
maximum service time to same row:
dram[0]:     27006     31453     34440     26005     45132     54059     18906     22844     17450     22019     35239     19381     24453     25050     19329     23565 
dram[1]:     21871     33771     38415     23112     32632     20312     31834     34275     13726     26104     15759     17872     22297     21287     62456     24591 
dram[2]:     48341     39088     23500     26155     26297     17834     21191     19179     19992     26359     16894     12303     23497     18696     20621     20409 
dram[3]:     26871     25526     21594     57947     23841     17280     32505     21889     19957     10924     10449     20753     19678     41106     19082     52087 
dram[4]:     31453     25557     35620     20920     17720     13759     14064     23184     27716     16567     12304     18428     18678     15053     20659     22717 
dram[5]:     40891     42431     47934     34517     23572     33009     36495     21222     15760     19350     35086     15020     16850     33046     41356     41869 
average row accesses per activate:
dram[0]:  2.172986  2.130790  2.285714  2.151869  2.141136  2.007519  2.097938  2.035524  2.115885  2.182734  2.163424  2.115440  2.220721  2.242188  2.329480  2.048517 
dram[1]:  2.177083  2.360784  2.368293  2.217500  2.122330  1.977178  2.117021  2.016502  2.117414  2.144928  2.112583  1.967980  2.101545  2.002469  2.247222  2.002433 
dram[2]:  1.987685  2.221622  2.186253  2.123142  2.046296  2.019469  2.055749  2.070261  2.086050  2.187328  2.148405  2.136364  2.117500  2.348189  2.179191  2.266304 
dram[3]:  2.251678  2.117801  2.211382  2.277778  1.989091  2.036260  2.005146  2.054983  2.106945  2.145658  2.031088  2.136247  2.112440  2.207824  1.894231  2.222798 
dram[4]:  2.223097  2.147059  2.180467  2.184036  1.994575  2.103239  2.124161  2.074074  2.188446  2.123249  2.134715  2.175368  2.221957  2.077922  2.160207  2.203655 
dram[5]:  2.209424  2.102410  2.237209  2.309645  2.127135  2.048964  2.135624  2.011945  2.267705  2.074176  2.036855  2.061415  2.038379  2.136842  2.176471  2.232759 
average row locality = 106543/50124 = 2.125589
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       917       782       879       822      1019       865      1031       955      1255      1118      1222      1047       925       806       806       760 
dram[1]:       836       602       857       781       898       783      1016      1018      1220      1015      1192      1208       898       769       809       823 
dram[2]:       807       822       892       914       880       947       994      1100      1175      1207      1136      1267       790       816       754       834 
dram[3]:       671       809       716       850       880       887      1010      1014      1121      1162      1188      1227       831       876       788       858 
dram[4]:       847       803       924       865       909       859      1070      1039      1208      1139      1225      1193       872       775       836       844 
dram[5]:       844       698       843       773       892       902       981       996      1194      1140      1251      1152       892       786       814       777 
total reads: 90500
bank skew: 1267/602 = 2.10
chip skew: 15408/14725 = 1.05
number of total write accesses:
dram[0]:         0         0       113        99       225       203       190       191       370       399       446       419        61        55         0         0 
dram[1]:         0         0       114       106       195       170       178       204       385       317       403       390        54        42         0         0 
dram[2]:         0         0        94        86       225       194       186       167       425       381       413       425        57        27         0         0 
dram[3]:         0         0       100       134       214       180       159       182       396       370       380       435        52        27         0         0 
dram[4]:         0         0       103       120       194       180       196       193       383       377       423       432        59        25         0         0 
dram[5]:         0         0       119       137       229       186       200       183       407       370       407       392        64        26         0         0 
total reads: 16043
min_bank_accesses = 0!
chip skew: 2771/2558 = 1.08
average mf latency per bank:
dram[0]:       1337      1699      1324      1442      4797      5760      7431      8142      1785      1840      1618      1900      1577      1818      1645      1753
dram[1]:       1446      2265      1239      1616      5265      7668      7545      8321      1716      2209      1683      1874      1603      2059      1584      1797
dram[2]:       1562      1702      1320      1476      5492      6442      7855      8110      1776      1940      1733      1744      1763      3207      1745      1731
dram[3]:       1782      1671      1609      1443      5536      6874      7966      8523      1851      1998      1804      1782      1717      1829      1690      1624
dram[4]:       1525      1726      1325      1442      5484      7256      7220      8453      1773      2039      1650      1863      1638      1983      1569      1716
dram[5]:       1531      1966      1369      1582      5626      6841      8120      8625      1796      2026      1792      1975      1682      1966      1664      1820
maximum mf latency per bank:
dram[0]:        895       772       822       800       813       839       897       929       921       833       855       779       790       808       828       809
dram[1]:        723       833       762       858       753       959       792       908       799       859       717       900       808      1029       775       898
dram[2]:        852       809       750       898       783       821       954       895       857       880       829       862       768       933       974       909
dram[3]:        758       898       842       881       741       860       824       913       931       867       826       933       828       836       797       828
dram[4]:        780       969       754       781       885       853       792      1007       817       917       847       855       828       857       834       835
dram[5]:        798       911       862       822       801       881       824       960       807       843       784       932       907       781       822       885

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1096665 n_nop=1045516 n_act=8381 n_pre=8365 n_req=17980 n_rd=30418 n_write=3985 bw_util=0.06274
n_activity=339422 dram_eff=0.2027
bk0: 1834a 1081166i bk1: 1564a 1083140i bk2: 1758a 1079789i bk3: 1644a 1080223i bk4: 2038a 1073615i bk5: 1730a 1075626i bk6: 2062a 1072694i bk7: 1910a 1073653i bk8: 2510a 1064994i bk9: 2236a 1067083i bk10: 2444a 1062654i bk11: 2094a 1065900i bk12: 1850a 1077659i bk13: 1612a 1080211i bk14: 1612a 1082822i bk15: 1520a 1082662i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.137123
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1096665 n_nop=1047190 n_act=8191 n_pre=8175 n_req=17283 n_rd=29450 n_write=3659 bw_util=0.06038
n_activity=335182 dram_eff=0.1976
bk0: 1672a 1082405i bk1: 1204a 1087030i bk2: 1714a 1080979i bk3: 1562a 1081517i bk4: 1796a 1076974i bk5: 1566a 1078466i bk6: 2032a 1074585i bk7: 2036a 1072350i bk8: 2440a 1066521i bk9: 2030a 1070873i bk10: 2384a 1065687i bk11: 2416a 1063369i bk12: 1796a 1078117i bk13: 1538a 1080592i bk14: 1618a 1082477i bk15: 1646a 1081358i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.111064
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1096665 n_nop=1045190 n_act=8468 n_pre=8452 n_req=18015 n_rd=30670 n_write=3885 bw_util=0.06302
n_activity=340267 dram_eff=0.2031
bk0: 1614a 1082156i bk1: 1644a 1083157i bk2: 1784a 1079517i bk3: 1828a 1078916i bk4: 1760a 1075553i bk5: 1894a 1074546i bk6: 1988a 1073693i bk7: 2200a 1071737i bk8: 2350a 1064966i bk9: 2414a 1065468i bk10: 2272a 1065372i bk11: 2534a 1061279i bk12: 1580a 1079415i bk13: 1632a 1081246i bk14: 1508a 1082935i bk15: 1668a 1081960i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.135114
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1096665 n_nop=1046433 n_act=8333 n_pre=8317 n_req=17517 n_rd=29776 n_write=3806 bw_util=0.06124
n_activity=334978 dram_eff=0.2005
bk0: 1342a 1085483i bk1: 1618a 1082886i bk2: 1432a 1082832i bk3: 1700a 1079722i bk4: 1760a 1075383i bk5: 1774a 1076201i bk6: 2020a 1074142i bk7: 2028a 1073157i bk8: 2242a 1067398i bk9: 2324a 1066517i bk10: 2376a 1064934i bk11: 2454a 1062918i bk12: 1662a 1079277i bk13: 1752a 1079861i bk14: 1576a 1081264i bk15: 1716a 1081775i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.113339
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1096665 n_nop=1045107 n_act=8448 n_pre=8432 n_req=18093 n_rd=30816 n_write=3862 bw_util=0.06324
n_activity=341701 dram_eff=0.203
bk0: 1694a 1082366i bk1: 1606a 1082960i bk2: 1848a 1078727i bk3: 1730a 1079215i bk4: 1818a 1075446i bk5: 1718a 1077138i bk6: 2140a 1072666i bk7: 2078a 1072048i bk8: 2416a 1065646i bk9: 2278a 1066291i bk10: 2450a 1063267i bk11: 2386a 1063385i bk12: 1744a 1077916i bk13: 1550a 1080928i bk14: 1672a 1081323i bk15: 1688a 1081465i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.138681
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1096665 n_nop=1046295 n_act=8303 n_pre=8287 n_req=17655 n_rd=29870 n_write=3910 bw_util=0.0616
n_activity=335427 dram_eff=0.2014
bk0: 1688a 1082379i bk1: 1396a 1084705i bk2: 1686a 1080026i bk3: 1546a 1081306i bk4: 1784a 1076001i bk5: 1804a 1075958i bk6: 1962a 1074722i bk7: 1992a 1073134i bk8: 2388a 1067189i bk9: 2280a 1066742i bk10: 2502a 1062659i bk11: 2304a 1064487i bk12: 1784a 1077786i bk13: 1572a 1081322i bk14: 1628a 1082101i bk15: 1554a 1083392i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.116737

========= L2 cache stats =========
L2_cache_bank[0]: Access = 83651, Miss = 8054, Miss_rate = 0.096, Pending_hits = 61, Reservation_fails = 566
L2_cache_bank[1]: Access = 83896, Miss = 7155, Miss_rate = 0.085, Pending_hits = 50, Reservation_fails = 577
L2_cache_bank[2]: Access = 83447, Miss = 7726, Miss_rate = 0.093, Pending_hits = 78, Reservation_fails = 115
L2_cache_bank[3]: Access = 85533, Miss = 6999, Miss_rate = 0.082, Pending_hits = 58, Reservation_fails = 1
L2_cache_bank[4]: Access = 84258, Miss = 7428, Miss_rate = 0.088, Pending_hits = 54, Reservation_fails = 403
L2_cache_bank[5]: Access = 88706, Miss = 7907, Miss_rate = 0.089, Pending_hits = 44, Reservation_fails = 722
L2_cache_bank[6]: Access = 83650, Miss = 7205, Miss_rate = 0.086, Pending_hits = 50, Reservation_fails = 2
L2_cache_bank[7]: Access = 85839, Miss = 7683, Miss_rate = 0.090, Pending_hits = 77, Reservation_fails = 1
L2_cache_bank[8]: Access = 83626, Miss = 7891, Miss_rate = 0.094, Pending_hits = 40, Reservation_fails = 98
L2_cache_bank[9]: Access = 86118, Miss = 7517, Miss_rate = 0.087, Pending_hits = 62, Reservation_fails = 508
L2_cache_bank[10]: Access = 84710, Miss = 7711, Miss_rate = 0.091, Pending_hits = 75, Reservation_fails = 1
L2_cache_bank[11]: Access = 86437, Miss = 7224, Miss_rate = 0.084, Pending_hits = 79, Reservation_fails = 1
L2_total_cache_accesses = 1019871
L2_total_cache_misses = 90500
L2_total_cache_miss_rate = 0.0887
L2_total_cache_pending_hits = 728
L2_total_cache_reservation_fails = 2995
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 702094
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 43
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 82181
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 2236
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 111
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 226466
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 670
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 8312
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 239
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 72
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 12
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 409
L2_cache_data_port_util = 0.307
L2_cache_fill_port_util = 0.036

icnt_total_pkts_mem_to_simt=4157533
icnt_total_pkts_simt_to_mem=1255581
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 22.1342
	minimum = 6
	maximum = 300
Network latency average = 17.662
	minimum = 6
	maximum = 300
Slowest packet = 1965219
Flit latency average = 15.5639
	minimum = 6
	maximum = 300
Slowest flit = 5189545
Fragmentation average = 0.000483087
	minimum = 0
	maximum = 63
Injected packet rate average = 0.0816488
	minimum = 0.0683587 (at node 3)
	maximum = 0.0955946 (at node 22)
Accepted packet rate average = 0.0816488
	minimum = 0.0683587 (at node 3)
	maximum = 0.0955946 (at node 22)
Injected flit rate average = 0.243782
	minimum = 0.0690124 (at node 3)
	maximum = 0.474261 (at node 22)
Accepted flit rate average= 0.243782
	minimum = 0.0871908 (at node 23)
	maximum = 0.426728 (at node 6)
Injected packet length average = 2.98574
Accepted packet length average = 2.98574
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 30.6285 (11 samples)
	minimum = 6 (11 samples)
	maximum = 239.182 (11 samples)
Network latency average = 19.9058 (11 samples)
	minimum = 6 (11 samples)
	maximum = 190.545 (11 samples)
Flit latency average = 19.4679 (11 samples)
	minimum = 6 (11 samples)
	maximum = 189 (11 samples)
Fragmentation average = 0.0149063 (11 samples)
	minimum = 0 (11 samples)
	maximum = 61.9091 (11 samples)
Injected packet rate average = 0.0587987 (11 samples)
	minimum = 0.0424075 (11 samples)
	maximum = 0.138544 (11 samples)
Accepted packet rate average = 0.0587987 (11 samples)
	minimum = 0.0424075 (11 samples)
	maximum = 0.138544 (11 samples)
Injected flit rate average = 0.127697 (11 samples)
	minimum = 0.061482 (11 samples)
	maximum = 0.268752 (11 samples)
Accepted flit rate average = 0.127697 (11 samples)
	minimum = 0.0688998 (11 samples)
	maximum = 0.334792 (11 samples)
Injected packet size average = 2.17177 (11 samples)
Accepted packet size average = 2.17177 (11 samples)
Hops average = 1 (11 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 9 min, 53 sec (593 sec)
gpgpu_simulation_rate = 21789 (inst/sec)
gpgpu_simulation_rate = 1401 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x4017d8 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (63,1,1) blockDim = (512,1,1) 
kernel '_Z7Kernel2PbS_S_S_i' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 5 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 3, limited by: threads
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,830814)
GPGPU-Sim uArch: Shader 6 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,830814)
GPGPU-Sim uArch: Shader 7 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,830814)
GPGPU-Sim uArch: Shader 8 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,830814)
GPGPU-Sim uArch: Shader 9 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,830814)
GPGPU-Sim uArch: Shader 10 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,830814)
GPGPU-Sim uArch: Shader 11 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,830814)
GPGPU-Sim uArch: Shader 12 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,830814)
GPGPU-Sim uArch: Shader 13 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,830814)
GPGPU-Sim uArch: Shader 14 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,830814)
GPGPU-Sim uArch: Shader 0 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,830814)
GPGPU-Sim uArch: Shader 1 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,830814)
GPGPU-Sim uArch: Shader 2 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,830814)
GPGPU-Sim uArch: Shader 3 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,830814)
GPGPU-Sim uArch: Shader 4 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,830814)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,830814)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,830814)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,830814)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,830814)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,830814)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,830814)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,830814)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,830814)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,830814)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,830814)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,830814)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,830814)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,830814)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,830814)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,830814)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,830814)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,830814)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,830814)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,830814)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,830814)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,830814)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,830814)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,830814)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,830814)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,830814)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,830814)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,830814)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,830814)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,830814)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,830814)
GPGPU-Sim PTX: 13600000 instructions simulated : ctaid=(27,0,0) tid=(391,0,0)
GPGPU-Sim PTX: 13700000 instructions simulated : ctaid=(23,0,0) tid=(295,0,0)
GPGPU-Sim PTX: 13800000 instructions simulated : ctaid=(4,0,0) tid=(39,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (497,830814), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(498,830814)
GPGPU-Sim uArch: cycles simulated: 831314  inst.: 13179766 (ipc=516.7) sim_rate=22150 (inst/sec) elapsed = 0:0:09:55 / Tue Apr 16 17:05:22 2019
GPGPU-Sim uArch: Shader 4 finished CTA #0 (510,830814), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(511,830814)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (519,830814), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(520,830814)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (522,830814), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(523,830814)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (524,830814), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (524,830814), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(525,830814)
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(525,830814)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (529,830814), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(530,830814)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (536,830814), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(537,830814)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (538,830814), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (538,830814), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(539,830814)
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(539,830814)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (539,830814), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(540,830814)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (542,830814), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(543,830814)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (547,830814), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(548,830814)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (564,830814), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(565,830814)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (573,830814), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(574,830814)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (575,830814), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(576,830814)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (587,830814), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(588,830814)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (588,830814), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(589,830814)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (591,830814), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (592,830814), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (593,830814), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (593,830814), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (595,830814), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (598,830814), 2 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #1 (599,830814), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (604,830814), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (607,830814), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (608,830814), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (619,830814), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 12 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 13 finished CTA #0 (619,830814), 2 CTAs running
GPGPU-Sim PTX: 13900000 instructions simulated : ctaid=(48,0,0) tid=(199,0,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (635,830814), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (654,830814), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (658,830814), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (664,830814), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (666,830814), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (666,830814), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (667,830814), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (668,830814), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #2 (672,830814), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (675,830814), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (679,830814), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (702,830814), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (705,830814), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (720,830814), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (722,830814), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #0 (933,830814), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 12 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 13 finished CTA #1 (968,830814), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 12 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 7 finished CTA #0 (971,830814), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 12 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 12 finished CTA #0 (978,830814), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 12 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 9 finished CTA #1 (980,830814), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (980,830814), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 12 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 0 finished CTA #0 (981,830814), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #0 (983,830814), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 12 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 10 finished CTA #0 (986,830814), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 12 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 14 finished CTA #1 (990,830814), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 12 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 1 finished CTA #0 (992,830814), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 12 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 2 finished CTA #0 (1001,830814), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 12 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 6 finished CTA #0 (1007,830814), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #0 (1019,830814), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (1056,830814), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 12 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 9 finished CTA #0 (1058,830814), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 12 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 0 finished CTA #1 (1060,830814), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 12 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 8 finished CTA #1 (1082,830814), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 12 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: GPU detected kernel '_Z7Kernel2PbS_S_S_i' finished on shader 8.
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 12 
gpu_sim_cycle = 1083
gpu_sim_insn = 450048
gpu_ipc =     415.5568
gpu_tot_sim_cycle = 831897
gpu_tot_sim_insn = 13371478
gpu_tot_ipc =      16.0735
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 2268220
gpu_stall_icnt2sh    = 6076953
gpu_total_sim_rate=22435

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 773409
	L1I_total_cache_misses = 2077
	L1I_total_cache_miss_rate = 0.0027
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 11368
L1D_cache:
	L1D_cache_core[0]: Access = 82713, Miss = 64691, Miss_rate = 0.782, Pending_hits = 4841, Reservation_fails = 594058
	L1D_cache_core[1]: Access = 82749, Miss = 65065, Miss_rate = 0.786, Pending_hits = 4821, Reservation_fails = 582512
	L1D_cache_core[2]: Access = 86638, Miss = 68008, Miss_rate = 0.785, Pending_hits = 5058, Reservation_fails = 606845
	L1D_cache_core[3]: Access = 81827, Miss = 64289, Miss_rate = 0.786, Pending_hits = 4914, Reservation_fails = 584360
	L1D_cache_core[4]: Access = 83866, Miss = 66064, Miss_rate = 0.788, Pending_hits = 5004, Reservation_fails = 588319
	L1D_cache_core[5]: Access = 83178, Miss = 65655, Miss_rate = 0.789, Pending_hits = 4970, Reservation_fails = 597742
	L1D_cache_core[6]: Access = 84644, Miss = 66353, Miss_rate = 0.784, Pending_hits = 4845, Reservation_fails = 599283
	L1D_cache_core[7]: Access = 84186, Miss = 66281, Miss_rate = 0.787, Pending_hits = 4888, Reservation_fails = 594265
	L1D_cache_core[8]: Access = 91289, Miss = 72163, Miss_rate = 0.790, Pending_hits = 5253, Reservation_fails = 630208
	L1D_cache_core[9]: Access = 84364, Miss = 65712, Miss_rate = 0.779, Pending_hits = 4761, Reservation_fails = 595620
	L1D_cache_core[10]: Access = 84067, Miss = 66163, Miss_rate = 0.787, Pending_hits = 4916, Reservation_fails = 593422
	L1D_cache_core[11]: Access = 97088, Miss = 76803, Miss_rate = 0.791, Pending_hits = 5823, Reservation_fails = 646736
	L1D_cache_core[12]: Access = 95698, Miss = 75964, Miss_rate = 0.794, Pending_hits = 5598, Reservation_fails = 645850
	L1D_cache_core[13]: Access = 87106, Miss = 68199, Miss_rate = 0.783, Pending_hits = 5191, Reservation_fails = 602603
	L1D_cache_core[14]: Access = 82513, Miss = 65409, Miss_rate = 0.793, Pending_hits = 4851, Reservation_fails = 594666
	L1D_total_cache_accesses = 1291926
	L1D_total_cache_misses = 1016819
	L1D_total_cache_miss_rate = 0.7871
	L1D_total_cache_pending_hits = 75734
	L1D_total_cache_reservation_fails = 9056489
	L1D_cache_data_port_util = 0.018
	L1D_cache_fill_port_util = 0.071
L1C_cache:
	L1C_total_cache_accesses = 115207
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0042
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3411
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 196328
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 75582
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 784568
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 7686763
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 114727
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3411
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 3045
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 152
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 232251
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 1369726
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 771332
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 2077
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 11368
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
3039, 2618, 3439, 3020, 3009, 2992, 2596, 2966, 2510, 2603, 2555, 2564, 2592, 2592, 3076, 3039, 1372, 1383, 1381, 1357, 1824, 1383, 1409, 1370, 1800, 1750, 1370, 1755, 1383, 1353, 1752, 1759, 1774, 2206, 1316, 1348, 1411, 1815, 1357, 1396, 1353, 1372, 1411, 1357, 1383, 1396, 1372, 1376, 
gpgpu_n_tot_thrd_icount = 44918400
gpgpu_n_tot_w_icount = 1403700
gpgpu_n_stall_shd_mem = 10030249
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 784568
gpgpu_n_mem_write_global = 235448
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 1801753
gpgpu_n_store_insn = 379778
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 1182851
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3411
gpgpu_stall_shd_mem[c_mem][bk_conf] = 3411
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 10026838
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:16439790	W0_Idle:2216084	W0_Scoreboard:2128382	W1:196673	W2:180532	W3:193639	W4:170171	W5:126313	W6:73586	W7:43702	W8:19373	W9:7789	W10:4085	W11:1556	W12:1811	W13:1078	W14:1584	W15:1298	W16:1950	W17:2923	W18:3944	W19:9460	W20:11447	W21:18877	W22:27303	W23:25641	W24:28152	W25:27171	W26:22116	W27:12222	W28:5626	W29:2134	W30:776	W31:0	W32:180768
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 6276544 {8:784568,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 9426304 {40:235338,72:34,136:76,}
traffic_breakdown_coretomem[INST_ACC_R] = 720 {8:90,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 106701248 {136:784568,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1883584 {8:235448,}
traffic_breakdown_memtocore[INST_ACC_R] = 12240 {136:90,}
maxmrqlatency = 419 
maxdqlatency = 0 
maxmflatency = 1029 
averagemflatency = 326 
max_icnt2mem_latency = 682 
max_icnt2sh_latency = 822625 
mrq_lat_table:74637 	3369 	1963 	6761 	16803 	2534 	475 	191 	23 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	303944 	652045 	64041 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	277016 	160758 	158266 	197826 	184910 	41251 	94 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	31421 	394488 	334679 	23417 	578 	0 	0 	1 	6 	22 	464 	8669 	22041 	48804 	53909 	59644 	41888 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	303 	1362 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        16        16        44        40        32        32        27        31        46        27        23        49         8        15        19        14 
dram[1]:        15        14        53        55        31        31        30        33        46        31        34        25        17        20        16        11 
dram[2]:        16        13        44        43        31        29        35        27        41        54        51        31        15        13        19        21 
dram[3]:        16        11        49        56        34        29        26        26        46        52        54        46        22        19        14        12 
dram[4]:        17        16        44        50        33        28        26        29        39        57        52        50        16        11        15        14 
dram[5]:        15        10        57        59        33        28        30        29        44        37        39        43        22        22        16        18 
maximum service time to same row:
dram[0]:     27006     31453     34440     26005     45132     54059     18906     22844     17450     22019     35239     19381     24453     25050     19329     23565 
dram[1]:     21871     33771     38415     23112     32632     20312     31834     34275     13726     26104     15759     17872     22297     21287     62456     24591 
dram[2]:     48341     39088     23500     26155     26297     17834     21191     19179     19992     26359     16894     12303     23497     18696     20621     20409 
dram[3]:     26871     25526     21594     57947     23841     17280     32505     21889     19957     10924     10449     20753     19678     41106     19082     52087 
dram[4]:     31453     25557     35620     20920     17720     13759     14064     23184     27716     16567     12304     18428     18678     15053     20659     22717 
dram[5]:     40891     42431     47934     34517     23572     33009     36495     21222     15760     19350     35086     15020     16850     33046     41356     41869 
average row accesses per activate:
dram[0]:  2.172986  2.130790  2.285714  2.151869  2.161512  2.043233  2.097938  2.035524  2.115885  2.182734  2.163424  2.115440  2.220721  2.242188  2.329480  2.048517 
dram[1]:  2.177083  2.360784  2.368293  2.217500  2.153101  2.016598  2.117021  2.016502  2.117414  2.144928  2.112583  1.967980  2.101545  2.002469  2.247222  2.002433 
dram[2]:  1.987685  2.221622  2.186253  2.123142  2.085185  2.051327  2.055749  2.070261  2.086050  2.187328  2.148405  2.136364  2.117500  2.348189  2.179191  2.266304 
dram[3]:  2.251678  2.117801  2.211382  2.277778  2.023636  2.072519  2.005146  2.054983  2.106945  2.145658  2.031088  2.136247  2.112440  2.207824  1.894231  2.222798 
dram[4]:  2.223097  2.147059  2.180467  2.184036  2.027125  2.133603  2.124161  2.074074  2.188446  2.123249  2.134715  2.175368  2.221957  2.077922  2.160207  2.203655 
dram[5]:  2.209424  2.102410  2.237209  2.309645  2.155303  2.079096  2.135624  2.011945  2.267705  2.074176  2.036855  2.061415  2.038379  2.136842  2.176471  2.232759 
average row locality = 106756/50127 = 2.129710
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       917       782       879       822      1033       884      1031       955      1255      1118      1222      1047       925       806       806       760 
dram[1]:       836       602       857       781       916       802      1016      1018      1220      1015      1192      1208       898       769       809       823 
dram[2]:       807       822       892       914       901       965       994      1100      1175      1207      1136      1267       790       816       754       834 
dram[3]:       671       809       716       850       899       906      1010      1014      1121      1162      1188      1227       831       876       788       858 
dram[4]:       847       803       924       865       927       874      1070      1039      1208      1139      1225      1193       872       775       836       844 
dram[5]:       844       698       843       773       909       918       981       996      1194      1140      1251      1152       892       786       814       777 
total reads: 90713
bank skew: 1267/602 = 2.10
chip skew: 15441/14762 = 1.05
number of total write accesses:
dram[0]:         0         0       113        99       225       203       190       191       370       399       446       419        61        55         0         0 
dram[1]:         0         0       114       106       195       170       178       204       385       317       403       390        54        42         0         0 
dram[2]:         0         0        94        86       225       194       186       167       425       381       413       425        57        27         0         0 
dram[3]:         0         0       100       134       214       180       159       182       396       370       380       435        52        27         0         0 
dram[4]:         0         0       103       120       194       180       196       193       383       377       423       432        59        25         0         0 
dram[5]:         0         0       119       137       229       186       200       183       407       370       407       392        64        26         0         0 
total reads: 16043
min_bank_accesses = 0!
chip skew: 2771/2558 = 1.08
average mf latency per bank:
dram[0]:       1337      1699      1324      1442      4748      5664      7431      8142      1785      1840      1618      1900      1577      1818      1645      1753
dram[1]:       1446      2265      1239      1616      5185      7524      7545      8321      1716      2209      1683      1874      1603      2059      1584      1797
dram[2]:       1562      1702      1320      1476      5394      6346      7855      8110      1776      1940      1733      1744      1763      3207      1745      1731
dram[3]:       1782      1671      1609      1443      5446      6759      7966      8523      1851      1998      1804      1782      1717      1829      1690      1624
dram[4]:       1525      1726      1325      1442      5401      7158      7220      8453      1773      2039      1650      1863      1638      1983      1569      1716
dram[5]:       1531      1966      1369      1582      5547      6746      8120      8625      1796      2026      1792      1975      1682      1966      1664      1820
maximum mf latency per bank:
dram[0]:        895       772       822       800       813       839       897       929       921       833       855       779       790       808       828       809
dram[1]:        723       833       762       858       753       959       792       908       799       859       717       900       808      1029       775       898
dram[2]:        852       809       750       898       783       821       954       895       857       880       829       862       768       933       974       909
dram[3]:        758       898       842       881       741       860       824       913       931       867       826       933       828       836       797       828
dram[4]:        780       969       754       781       885       853       792      1007       817       917       847       855       828       857       834       835
dram[5]:        798       911       862       822       801       881       824       960       807       843       784       932       907       781       822       885

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1098094 n_nop=1046877 n_act=8382 n_pre=8366 n_req=18013 n_rd=30484 n_write=3985 bw_util=0.06278
n_activity=339680 dram_eff=0.2029
bk0: 1834a 1082595i bk1: 1564a 1084569i bk2: 1758a 1081219i bk3: 1644a 1081654i bk4: 2066a 1074940i bk5: 1768a 1076891i bk6: 2062a 1074121i bk7: 1910a 1075081i bk8: 2510a 1066423i bk9: 2236a 1068512i bk10: 2444a 1064083i bk11: 2094a 1067329i bk12: 1850a 1079088i bk13: 1612a 1081640i bk14: 1612a 1084251i bk15: 1520a 1084091i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.137345
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1098094 n_nop=1048543 n_act=8192 n_pre=8176 n_req=17320 n_rd=29524 n_write=3659 bw_util=0.06044
n_activity=335460 dram_eff=0.1978
bk0: 1672a 1083834i bk1: 1204a 1088459i bk2: 1714a 1082410i bk3: 1562a 1082948i bk4: 1832a 1078274i bk5: 1604a 1079701i bk6: 2032a 1076012i bk7: 2036a 1073777i bk8: 2440a 1067950i bk9: 2030a 1072302i bk10: 2384a 1067116i bk11: 2416a 1064798i bk12: 1796a 1079546i bk13: 1538a 1082021i bk14: 1618a 1083906i bk15: 1646a 1082787i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.111365
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1098094 n_nop=1046541 n_act=8468 n_pre=8452 n_req=18054 n_rd=30748 n_write=3885 bw_util=0.06308
n_activity=340569 dram_eff=0.2034
bk0: 1614a 1083585i bk1: 1644a 1084586i bk2: 1784a 1080946i bk3: 1828a 1080345i bk4: 1802a 1076860i bk5: 1930a 1075779i bk6: 1988a 1075122i bk7: 2200a 1073166i bk8: 2350a 1066395i bk9: 2414a 1066897i bk10: 2272a 1066801i bk11: 2534a 1062708i bk12: 1580a 1080844i bk13: 1632a 1082675i bk14: 1508a 1084364i bk15: 1668a 1083389i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.135437
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1098094 n_nop=1047786 n_act=8333 n_pre=8317 n_req=17555 n_rd=29852 n_write=3806 bw_util=0.0613
n_activity=335254 dram_eff=0.2008
bk0: 1342a 1086912i bk1: 1618a 1084315i bk2: 1432a 1084261i bk3: 1700a 1081151i bk4: 1798a 1076696i bk5: 1812a 1077434i bk6: 2020a 1075571i bk7: 2028a 1074586i bk8: 2242a 1068827i bk9: 2324a 1067946i bk10: 2376a 1066363i bk11: 2454a 1064347i bk12: 1662a 1080706i bk13: 1752a 1081290i bk14: 1576a 1082693i bk15: 1716a 1083204i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.113677
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1098094 n_nop=1046470 n_act=8448 n_pre=8432 n_req=18126 n_rd=30882 n_write=3862 bw_util=0.06328
n_activity=341953 dram_eff=0.2032
bk0: 1694a 1083795i bk1: 1606a 1084389i bk2: 1848a 1080156i bk3: 1730a 1080644i bk4: 1854a 1076768i bk5: 1748a 1078415i bk6: 2140a 1074095i bk7: 2078a 1073477i bk8: 2416a 1067075i bk9: 2278a 1067720i bk10: 2450a 1064696i bk11: 2386a 1064814i bk12: 1744a 1079345i bk13: 1550a 1082357i bk14: 1672a 1082752i bk15: 1688a 1082894i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.138824
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1098094 n_nop=1047656 n_act=8304 n_pre=8288 n_req=17688 n_rd=29936 n_write=3910 bw_util=0.06164
n_activity=335696 dram_eff=0.2016
bk0: 1688a 1083809i bk1: 1396a 1086135i bk2: 1686a 1081456i bk3: 1546a 1082737i bk4: 1818a 1077307i bk5: 1836a 1077242i bk6: 1962a 1076149i bk7: 1992a 1074562i bk8: 2388a 1068617i bk9: 2280a 1068170i bk10: 2502a 1064087i bk11: 2304a 1065915i bk12: 1784a 1079215i bk13: 1572a 1082751i bk14: 1628a 1083531i bk15: 1554a 1084822i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.116958

========= L2 cache stats =========
L2_cache_bank[0]: Access = 83671, Miss = 8068, Miss_rate = 0.096, Pending_hits = 61, Reservation_fails = 566
L2_cache_bank[1]: Access = 83918, Miss = 7174, Miss_rate = 0.085, Pending_hits = 50, Reservation_fails = 577
L2_cache_bank[2]: Access = 83467, Miss = 7744, Miss_rate = 0.093, Pending_hits = 78, Reservation_fails = 115
L2_cache_bank[3]: Access = 85553, Miss = 7018, Miss_rate = 0.082, Pending_hits = 58, Reservation_fails = 1
L2_cache_bank[4]: Access = 84280, Miss = 7449, Miss_rate = 0.088, Pending_hits = 54, Reservation_fails = 403
L2_cache_bank[5]: Access = 88726, Miss = 7925, Miss_rate = 0.089, Pending_hits = 44, Reservation_fails = 722
L2_cache_bank[6]: Access = 83672, Miss = 7224, Miss_rate = 0.086, Pending_hits = 50, Reservation_fails = 2
L2_cache_bank[7]: Access = 85859, Miss = 7702, Miss_rate = 0.090, Pending_hits = 77, Reservation_fails = 1
L2_cache_bank[8]: Access = 83648, Miss = 7909, Miss_rate = 0.095, Pending_hits = 40, Reservation_fails = 98
L2_cache_bank[9]: Access = 86138, Miss = 7532, Miss_rate = 0.087, Pending_hits = 62, Reservation_fails = 508
L2_cache_bank[10]: Access = 84732, Miss = 7728, Miss_rate = 0.091, Pending_hits = 75, Reservation_fails = 1
L2_cache_bank[11]: Access = 86457, Miss = 7240, Miss_rate = 0.084, Pending_hits = 79, Reservation_fails = 1
L2_total_cache_accesses = 1020121
L2_total_cache_misses = 90713
L2_total_cache_miss_rate = 0.0889
L2_total_cache_pending_hits = 728
L2_total_cache_reservation_fails = 2995
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 702131
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 43
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 82394
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 2236
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 111
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 226466
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 670
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 8312
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 239
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 72
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 12
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 409
L2_cache_data_port_util = 0.307
L2_cache_fill_port_util = 0.036

icnt_total_pkts_mem_to_simt=4158783
icnt_total_pkts_simt_to_mem=1255831
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 10.458
	minimum = 6
	maximum = 38
Network latency average = 9.816
	minimum = 6
	maximum = 33
Slowest packet = 2040019
Flit latency average = 8.28933
	minimum = 6
	maximum = 29
Slowest flit = 5413779
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0170993
	minimum = 0.0110803 (at node 5)
	maximum = 0.0203139 (at node 16)
Accepted packet rate average = 0.0170993
	minimum = 0.0110803 (at node 5)
	maximum = 0.0203139 (at node 16)
Injected flit rate average = 0.0512978
	minimum = 0.0110803 (at node 5)
	maximum = 0.10157 (at node 16)
Accepted flit rate average= 0.0512978
	minimum = 0.0184672 (at node 15)
	maximum = 0.0923361 (at node 0)
Injected packet length average = 3
Accepted packet length average = 3
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 28.9476 (12 samples)
	minimum = 6 (12 samples)
	maximum = 222.417 (12 samples)
Network latency average = 19.065 (12 samples)
	minimum = 6 (12 samples)
	maximum = 177.417 (12 samples)
Flit latency average = 18.5363 (12 samples)
	minimum = 6 (12 samples)
	maximum = 175.667 (12 samples)
Fragmentation average = 0.0136641 (12 samples)
	minimum = 0 (12 samples)
	maximum = 56.75 (12 samples)
Injected packet rate average = 0.0553237 (12 samples)
	minimum = 0.0397969 (12 samples)
	maximum = 0.128692 (12 samples)
Accepted packet rate average = 0.0553237 (12 samples)
	minimum = 0.0397969 (12 samples)
	maximum = 0.128692 (12 samples)
Injected flit rate average = 0.121331 (12 samples)
	minimum = 0.0572819 (12 samples)
	maximum = 0.25482 (12 samples)
Accepted flit rate average = 0.121331 (12 samples)
	minimum = 0.0646971 (12 samples)
	maximum = 0.314587 (12 samples)
Injected packet size average = 2.1931 (12 samples)
Accepted packet size average = 2.1931 (12 samples)
Hops average = 1 (12 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 9 min, 56 sec (596 sec)
gpgpu_simulation_rate = 22435 (inst/sec)
gpgpu_simulation_rate = 1395 (cycle/sec)
Kernel Executed 6 times
Result stored in result.txt
