Partial/Required:  2.84, Required:    400.0, Partial:  1137.44, Net: u_cpu.REG_FILE._01380_, Pin: u_cpu.REG_FILE._06051_/B1_N, Layer: met1
Partial/Required:  2.60, Required:    400.0, Partial:  1040.75, Net: u_cpu.REG_FILE._04457_, Pin: u_cpu.REG_FILE._10069_/A0, Layer: met1
Partial/Required:  2.38, Required:    400.0, Partial:   950.66, Net: u_cpu.IMEM._0003_, Pin: u_cpu.IMEM._1745_/B1, Layer: met3
Partial/Required:  2.38, Required:    400.0, Partial:   950.66, Net: u_cpu.IMEM._0003_, Pin: u_cpu.IMEM._1755_/B1, Layer: met3
Partial/Required:  1.97, Required:    400.0, Partial:   786.94, Net: u_cpu.REG_FILE._03023_, Pin: u_cpu.REG_FILE._08746_/C1, Layer: met2
Partial/Required:  1.83, Required:    400.0, Partial:   731.94, Net: u_cpu.REG_FILE._01091_, Pin: u_cpu.REG_FILE._07410_/B, Layer: met2
Partial/Required:  1.77, Required:    400.0, Partial:   706.56, Net: u_cpu.REG_FILE._01098_, Pin: u_cpu.REG_FILE._06753_/B1_N, Layer: met1
Partial/Required:  1.68, Required:    400.0, Partial:   672.39, Net: u_cpu.REG_FILE._02628_, Pin: u_cpu.REG_FILE._07347_/A2, Layer: met3
Partial/Required:  1.66, Required:    400.0, Partial:   662.75, Net: u_cpu.REG_FILE._05248_, Pin: u_cpu.REG_FILE._10633_/A1, Layer: met1
Partial/Required:  1.65, Required:    400.0, Partial:   661.53, Net: u_cpu.ALU.SrcA\[25\], Pin: u_cpu.ALU.u_wallace._8194_/A, Layer: met2
Partial/Required:  1.65, Required:    400.0, Partial:   661.44, Net: u_cpu.ALU.SrcA\[3\], Pin: u_cpu.ALU._1479_/B, Layer: met2
Partial/Required:  1.63, Required:    400.0, Partial:   650.08, Net: u_cpu.IMEM._0110_, Pin: u_cpu.IMEM._1248_/A2, Layer: met3
Partial/Required:  1.60, Required:    400.0, Partial:    641.4, Net: u_cpu.REG_FILE._03077_, Pin: u_cpu.REG_FILE._08703_/B_N, Layer: met3
Partial/Required:  1.59, Required:    400.0, Partial:   637.84, Net: u_cpu.REG_FILE.rf\[2\]\[8\], Pin: u_cpu.REG_FILE._11326_/A0, Layer: met1
Partial/Required:  1.58, Required:    400.0, Partial:   633.06, Net: u_cpu.REG_FILE._01094_, Pin: u_cpu.REG_FILE._07196_/B1_N, Layer: met2
Partial/Required:  1.51, Required:    400.0, Partial:   602.83, Net: u_cpu.REG_FILE._01408_, Pin: u_cpu.REG_FILE._07292_/B_N, Layer: met2
Partial/Required:  1.51, Required:    400.0, Partial:   602.83, Net: u_cpu.REG_FILE._01408_, Pin: u_cpu.REG_FILE._07184_/A, Layer: met2
Partial/Required:  1.47, Required:    400.0, Partial:   588.67, Net: u_cpu.ALU.u_wallace._0458_, Pin: u_cpu.ALU.u_wallace._8726_/A, Layer: met1
Partial/Required:  1.44, Required:    400.0, Partial:   577.39, Net: u_cpu.REG_FILE._01549_, Pin: u_cpu.REG_FILE._06426_/A, Layer: met3
Partial/Required:  1.37, Required:    400.0, Partial:   546.67, Net: u_cpu.REG_FILE._01108_, Pin: u_cpu.REG_FILE._06231_/B_N, Layer: met1
Partial/Required:  1.29, Required:    400.0, Partial:   514.21, Net: u_cpu.REG_FILE._04665_, Pin: u_cpu.REG_FILE._10336_/A1, Layer: met1
Partial/Required:  1.29, Required:    400.0, Partial:   514.11, Net: u_cpu.REG_FILE._01590_, Pin: u_cpu.REG_FILE._06627_/B_N, Layer: met1
Partial/Required:  1.25, Required:    400.0, Partial:   501.56, Net: u_cpu.ALU.u_wallace._0108_, Pin: u_cpu.ALU.u_wallace._8112_/A, Layer: met1
Partial/Required:  1.23, Required:    400.0, Partial:   491.99, Net: u_cpu.REG_FILE._02865_, Pin: u_cpu.REG_FILE._07944_/B1_N, Layer: met3
Partial/Required:  1.23, Required:    400.0, Partial:   491.99, Net: u_cpu.REG_FILE._02865_, Pin: u_cpu.REG_FILE._07564_/A, Layer: met3
Partial/Required:  1.23, Required:    400.0, Partial:   491.99, Net: u_cpu.REG_FILE._02865_, Pin: u_cpu.REG_FILE._08051_/B1_N, Layer: met3
Partial/Required:  1.22, Required:    400.0, Partial:   486.28, Net: u_cpu.REG_FILE._02945_, Pin: u_cpu.REG_FILE._09108_/B, Layer: met2
Partial/Required:  1.21, Required:    400.0, Partial:   485.22, Net: u_cpu.REG_FILE._03337_, Pin: u_cpu.REG_FILE._09121_/B_N, Layer: met1
Partial/Required:  1.21, Required:    400.0, Partial:   484.33, Net: u_cpu.REG_FILE._02761_, Pin: u_cpu.REG_FILE._09105_/B1_N, Layer: met1
Partial/Required:  1.20, Required:    400.0, Partial:   479.24, Net: u_cpu.REG_FILE._02947_, Pin: u_cpu.REG_FILE._08720_/B1_N, Layer: met3
Partial/Required:  1.20, Required:    400.0, Partial:   479.24, Net: u_cpu.REG_FILE._02947_, Pin: u_cpu.REG_FILE._08858_/B1_N, Layer: met3
Partial/Required:  1.19, Required:    400.0, Partial:   475.74, Net: u_cpu.REG_FILE._04440_, Pin: u_cpu.REG_FILE._09478_/A1, Layer: met1
Partial/Required:  1.16, Required:    400.0, Partial:   464.97, Net: u_cpu.REG_FILE._01324_, Pin: u_cpu.REG_FILE._06081_/A1, Layer: met1
Partial/Required:  1.16, Required:    400.0, Partial:   462.88, Net: u_cpu.REG_FILE._05237_, Pin: u_cpu.REG_FILE._11328_/A1, Layer: met1
Partial/Required:  1.13, Required:    400.0, Partial:   452.84, Net: u_cpu.REG_FILE._04697_, Pin: u_cpu.REG_FILE._09824_/A1, Layer: met1
Partial/Required:  1.13, Required:    400.0, Partial:    451.6, Net: u_cpu.REG_FILE._03129_, Pin: u_cpu.REG_FILE._07888_/A3, Layer: met3
Partial/Required:  1.13, Required:    400.0, Partial:    451.6, Net: u_cpu.REG_FILE._03129_, Pin: u_cpu.REG_FILE._08098_/A3, Layer: met3
Partial/Required:  1.13, Required:    400.0, Partial:    451.6, Net: u_cpu.REG_FILE._03129_, Pin: u_cpu.REG_FILE._07832_/A3, Layer: met3
Partial/Required:  1.10, Required:    400.0, Partial:   439.91, Net: u_cpu.REG_FILE._02860_, Pin: u_cpu.REG_FILE._08010_/A2, Layer: met1
Partial/Required:  1.09, Required:    400.0, Partial:   435.98, Net: u_cpu.REG_FILE._03016_, Pin: u_cpu.REG_FILE._08627_/A2, Layer: met3
Partial/Required:  1.08, Required:    400.0, Partial:   433.22, Net: u_cpu.REG_FILE._01889_, Pin: u_cpu.REG_FILE._07251_/B_N, Layer: met1
Partial/Required:  1.08, Required:    400.0, Partial:   433.11, Net: u_cpu.REG_FILE._05071_, Pin: u_cpu.REG_FILE._10314_/A, Layer: met1
Partial/Required:  1.08, Required:    400.0, Partial:   431.71, Net: u_cpu.REG_FILE._05239_, Pin: u_cpu.REG_FILE._10621_/A1, Layer: met1
Partial/Required:  1.08, Required:    400.0, Partial:   430.48, Net: u_cpu.REG_FILE._04655_, Pin: u_cpu.REG_FILE._10530_/A1, Layer: met1
Partial/Required:  1.07, Required:    400.0, Partial:   429.11, Net: u_cpu.REG_FILE._01082_, Pin: u_cpu.REG_FILE._06000_/B1_N, Layer: met1
Partial/Required:  1.07, Required:    400.0, Partial:   428.86, Net: u_cpu.REG_FILE._02794_, Pin: u_cpu.REG_FILE._07980_/B1_N, Layer: met3
Partial/Required:  1.07, Required:    400.0, Partial:   428.86, Net: u_cpu.REG_FILE._02794_, Pin: u_cpu.REG_FILE._08336_/B1_N, Layer: met3
Partial/Required:  1.07, Required:    400.0, Partial:   428.86, Net: u_cpu.REG_FILE._02794_, Pin: u_cpu.REG_FILE._07595_/B1_N, Layer: met3
Partial/Required:  1.07, Required:    400.0, Partial:   428.86, Net: u_cpu.REG_FILE._02794_, Pin: u_cpu.REG_FILE._07493_/B1_N, Layer: met3
Partial/Required:  1.07, Required:    400.0, Partial:   428.86, Net: u_cpu.REG_FILE._02794_, Pin: u_cpu.REG_FILE._07930_/B1_N, Layer: met3
Partial/Required:  1.07, Required:    400.0, Partial:   428.86, Net: u_cpu.REG_FILE._02794_, Pin: u_cpu.REG_FILE._08035_/B1_N, Layer: met3
Partial/Required:  1.07, Required:    400.0, Partial:   428.86, Net: u_cpu.REG_FILE._02794_, Pin: u_cpu.REG_FILE._08138_/B1_N, Layer: met3
Partial/Required:  1.07, Required:    400.0, Partial:   428.22, Net: u_cpu.REG_FILE._03077_, Pin: u_cpu.REG_FILE._08196_/B_N, Layer: met1
Partial/Required:  1.06, Required:    400.0, Partial:   422.78, Net: u_cpu.REG_FILE._02954_, Pin: u_cpu.REG_FILE._08283_/B1_N, Layer: met1
Partial/Required:  1.04, Required:    400.0, Partial:   417.31, Net: u_cpu.REG_FILE._01124_, Pin: u_cpu.REG_FILE._07374_/A1, Layer: met2
Partial/Required:  1.04, Required:    400.0, Partial:   416.78, Net: u_cpu.ALU.u_wallace._0122_, Pin: u_cpu.ALU.u_wallace._6522_/C, Layer: met1
Partial/Required:  1.03, Required:    400.0, Partial:   410.96, Net: u_cpu.REG_FILE._04126_, Pin: u_cpu.REG_FILE._08873_/A2, Layer: met3
Partial/Required:  1.03, Required:    400.0, Partial:   410.02, Net: u_cpu.REG_FILE._01239_, Pin: u_cpu.REG_FILE._06846_/B1_N, Layer: met3
Partial/Required:  1.03, Required:    400.0, Partial:   410.02, Net: u_cpu.REG_FILE._01239_, Pin: u_cpu.REG_FILE._07240_/B1, Layer: met3
Partial/Required:  1.03, Required:    400.0, Partial:   410.02, Net: u_cpu.REG_FILE._01239_, Pin: u_cpu.REG_FILE._06739_/A, Layer: met3
Partial/Required:  1.02, Required:    400.0, Partial:   408.56, Net: u_cpu.ALU.SrcA\[13\], Pin: u_cpu.ALU._1719_/B, Layer: met1
Partial/Required:  1.02, Required:    400.0, Partial:    407.0, Net: u_cpu.IMEM._0415_, Pin: u_cpu.IMEM._1615_/C, Layer: met2
Partial/Required:  1.01, Required:    400.0, Partial:   403.27, Net: u_cpu.REG_FILE._04474_, Pin: u_cpu.REG_FILE._09512_/A1, Layer: met1
Partial/Required:  1.00, Required:    400.0, Partial:   401.58, Net: u_cpu.ALU.SrcA\[24\], Pin: u_cpu.ALU.u_wallace._7869_/A, Layer: met3
Partial/Required:  1.00, Required:    400.0, Partial:   401.58, Net: u_cpu.ALU.SrcA\[24\], Pin: u_cpu.ALU.u_wallace._7863_/A, Layer: met3
Partial/Required:  1.00, Required:    400.0, Partial:   401.58, Net: u_cpu.ALU.SrcA\[24\], Pin: u_cpu.ALU._1360_/A, Layer: met3
Partial/Required:  1.00, Required:    400.0, Partial:   401.58, Net: u_cpu.ALU.SrcA\[24\], Pin: u_cpu.ALU._1444_/A_N, Layer: met3
Partial/Required:  1.00, Required:    400.0, Partial:   401.58, Net: u_cpu.ALU.SrcA\[24\], Pin: u_cpu.ALU.u_wallace._7873_/A, Layer: met3
