
10B_Serial_Communication_ZigBee.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00001886  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .data         00000150  00800060  00001886  0000191a  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          00000027  008001b0  008001b0  00001a6a  2**0
                  ALLOC
  3 .debug_aranges 00000020  00000000  00000000  00001a6a  2**0
                  CONTENTS, READONLY, DEBUGGING
  4 .debug_pubnames 00000414  00000000  00000000  00001a8a  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .debug_info   00001655  00000000  00000000  00001e9e  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_abbrev 000002cd  00000000  00000000  000034f3  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_line   00001322  00000000  00000000  000037c0  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_frame  000002f0  00000000  00000000  00004ae4  2**2
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_str    00000429  00000000  00000000  00004dd4  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_loc    000007e2  00000000  00000000  000051fd  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_ranges 00000180  00000000  00000000  000059df  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	0c 94 2a 00 	jmp	0x54	; 0x54 <__ctors_end>
       4:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
       8:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
       c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      10:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      14:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      18:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      1c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      20:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      24:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      28:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      2c:	0c 94 94 05 	jmp	0xb28	; 0xb28 <__vector_11>
      30:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      34:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      38:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      3c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      40:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      44:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      48:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      4c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      50:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>

00000054 <__ctors_end>:
      54:	11 24       	eor	r1, r1
      56:	1f be       	out	0x3f, r1	; 63
      58:	cf e5       	ldi	r28, 0x5F	; 95
      5a:	d4 e0       	ldi	r29, 0x04	; 4
      5c:	de bf       	out	0x3e, r29	; 62
      5e:	cd bf       	out	0x3d, r28	; 61

00000060 <__do_copy_data>:
      60:	11 e0       	ldi	r17, 0x01	; 1
      62:	a0 e6       	ldi	r26, 0x60	; 96
      64:	b0 e0       	ldi	r27, 0x00	; 0
      66:	e6 e8       	ldi	r30, 0x86	; 134
      68:	f8 e1       	ldi	r31, 0x18	; 24
      6a:	02 c0       	rjmp	.+4      	; 0x70 <.do_copy_data_start>

0000006c <.do_copy_data_loop>:
      6c:	05 90       	lpm	r0, Z+
      6e:	0d 92       	st	X+, r0

00000070 <.do_copy_data_start>:
      70:	a0 3b       	cpi	r26, 0xB0	; 176
      72:	b1 07       	cpc	r27, r17
      74:	d9 f7       	brne	.-10     	; 0x6c <.do_copy_data_loop>

00000076 <__do_clear_bss>:
      76:	11 e0       	ldi	r17, 0x01	; 1
      78:	a0 eb       	ldi	r26, 0xB0	; 176
      7a:	b1 e0       	ldi	r27, 0x01	; 1
      7c:	01 c0       	rjmp	.+2      	; 0x80 <.do_clear_bss_start>

0000007e <.do_clear_bss_loop>:
      7e:	1d 92       	st	X+, r1

00000080 <.do_clear_bss_start>:
      80:	a7 3d       	cpi	r26, 0xD7	; 215
      82:	b1 07       	cpc	r27, r17
      84:	e1 f7       	brne	.-8      	; 0x7e <.do_clear_bss_loop>
      86:	0e 94 ea 06 	call	0xdd4	; 0xdd4 <main>
      8a:	0c 94 41 0c 	jmp	0x1882	; 0x1882 <_exit>

0000008e <__bad_interrupt>:
      8e:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

00000092 <lcd_set_4bit>:
    milliseconds can be achieved.
 */
void
_delay_loop_2(uint16_t __count)
{
	__asm__ volatile (
      92:	8a ef       	ldi	r24, 0xFA	; 250
      94:	90 e0       	ldi	r25, 0x00	; 0
      96:	fc 01       	movw	r30, r24
      98:	31 97       	sbiw	r30, 0x01	; 1
      9a:	f1 f7       	brne	.-4      	; 0x98 <lcd_set_4bit+0x6>
//Function to Reset LCD
void lcd_set_4bit()
{
	_delay_ms(1);

	cbit(lcd_port,RS);				//RS=0 --- Command Input
      9c:	a8 98       	cbi	0x15, 0	; 21
	cbit(lcd_port,RW);				//RW=0 --- Writing to LCD
      9e:	a9 98       	cbi	0x15, 1	; 21
	lcd_port = 0x30;				//Sending 3 in the upper nibble
      a0:	40 e3       	ldi	r20, 0x30	; 48
      a2:	45 bb       	out	0x15, r20	; 21
	sbit(lcd_port,EN);				//Set Enable Pin
      a4:	aa 9a       	sbi	0x15, 2	; 21
      a6:	22 ee       	ldi	r18, 0xE2	; 226
      a8:	34 e0       	ldi	r19, 0x04	; 4
      aa:	f9 01       	movw	r30, r18
      ac:	31 97       	sbiw	r30, 0x01	; 1
      ae:	f1 f7       	brne	.-4      	; 0xac <lcd_set_4bit+0x1a>
	_delay_ms(5);					//delay
	cbit(lcd_port,EN);				//Clear Enable Pin
      b0:	aa 98       	cbi	0x15, 2	; 21
      b2:	fc 01       	movw	r30, r24
      b4:	31 97       	sbiw	r30, 0x01	; 1
      b6:	f1 f7       	brne	.-4      	; 0xb4 <lcd_set_4bit+0x22>

	_delay_ms(1);

	cbit(lcd_port,RS);				//RS=0 --- Command Input
      b8:	a8 98       	cbi	0x15, 0	; 21
	cbit(lcd_port,RW);				//RW=0 --- Writing to LCD
      ba:	a9 98       	cbi	0x15, 1	; 21
	lcd_port = 0x30;				//Sending 3 in the upper nibble
      bc:	45 bb       	out	0x15, r20	; 21
	sbit(lcd_port,EN);				//Set Enable Pin
      be:	aa 9a       	sbi	0x15, 2	; 21
      c0:	f9 01       	movw	r30, r18
      c2:	31 97       	sbiw	r30, 0x01	; 1
      c4:	f1 f7       	brne	.-4      	; 0xc2 <lcd_set_4bit+0x30>
	_delay_ms(5);					//delay
	cbit(lcd_port,EN);				//Clear Enable Pin
      c6:	aa 98       	cbi	0x15, 2	; 21
      c8:	fc 01       	movw	r30, r24
      ca:	31 97       	sbiw	r30, 0x01	; 1
      cc:	f1 f7       	brne	.-4      	; 0xca <lcd_set_4bit+0x38>

	_delay_ms(1);

	cbit(lcd_port,RS);				//RS=0 --- Command Input
      ce:	a8 98       	cbi	0x15, 0	; 21
	cbit(lcd_port,RW);				//RW=0 --- Writing to LCD
      d0:	a9 98       	cbi	0x15, 1	; 21
	lcd_port = 0x30;				//Sending 3 in the upper nibble
      d2:	45 bb       	out	0x15, r20	; 21
	sbit(lcd_port,EN);				//Set Enable Pin
      d4:	aa 9a       	sbi	0x15, 2	; 21
      d6:	f9 01       	movw	r30, r18
      d8:	31 97       	sbiw	r30, 0x01	; 1
      da:	f1 f7       	brne	.-4      	; 0xd8 <lcd_set_4bit+0x46>
	_delay_ms(5);					//delay
	cbit(lcd_port,EN);				//Clear Enable Pin
      dc:	aa 98       	cbi	0x15, 2	; 21
      de:	01 97       	sbiw	r24, 0x01	; 1
      e0:	f1 f7       	brne	.-4      	; 0xde <lcd_set_4bit+0x4c>

	_delay_ms(1);

	cbit(lcd_port,RS);				//RS=0 --- Command Input
      e2:	a8 98       	cbi	0x15, 0	; 21
	cbit(lcd_port,RW);				//RW=0 --- Writing to LCD
      e4:	a9 98       	cbi	0x15, 1	; 21
	lcd_port = 0x20;				//Sending 2 in the upper nibble to initialize LCD 4-bit mode
      e6:	80 e2       	ldi	r24, 0x20	; 32
      e8:	85 bb       	out	0x15, r24	; 21
	sbit(lcd_port,EN);				//Set Enable Pin
      ea:	aa 9a       	sbi	0x15, 2	; 21
      ec:	c9 01       	movw	r24, r18
      ee:	01 97       	sbiw	r24, 0x01	; 1
      f0:	f1 f7       	brne	.-4      	; 0xee <lcd_set_4bit+0x5c>
	_delay_ms(5);					//delay
	cbit(lcd_port,EN);				//Clear Enable Pin
      f2:	aa 98       	cbi	0x15, 2	; 21
}
      f4:	08 95       	ret

000000f6 <lcd_wr_command>:
void lcd_wr_command(unsigned char cmd)
{
	unsigned char temp;
	temp = cmd;
	temp = temp & 0xF0;
	lcd_port &= 0x0F;
      f6:	95 b3       	in	r25, 0x15	; 21
      f8:	9f 70       	andi	r25, 0x0F	; 15
      fa:	95 bb       	out	0x15, r25	; 21
	lcd_port |= temp;
      fc:	25 b3       	in	r18, 0x15	; 21
      fe:	98 2f       	mov	r25, r24
     100:	90 7f       	andi	r25, 0xF0	; 240
     102:	92 2b       	or	r25, r18
     104:	95 bb       	out	0x15, r25	; 21
	cbit(lcd_port,RS);
     106:	a8 98       	cbi	0x15, 0	; 21
	cbit(lcd_port,RW);
     108:	a9 98       	cbi	0x15, 1	; 21
	sbit(lcd_port,EN);
     10a:	aa 9a       	sbi	0x15, 2	; 21
     10c:	22 ee       	ldi	r18, 0xE2	; 226
     10e:	34 e0       	ldi	r19, 0x04	; 4
     110:	f9 01       	movw	r30, r18
     112:	31 97       	sbiw	r30, 0x01	; 1
     114:	f1 f7       	brne	.-4      	; 0x112 <lcd_wr_command+0x1c>
	_delay_ms(5);
	cbit(lcd_port,EN);
     116:	aa 98       	cbi	0x15, 2	; 21
	
	cmd = cmd & 0x0F;
	cmd = cmd<<4;
	lcd_port &= 0x0F;
     118:	95 b3       	in	r25, 0x15	; 21
     11a:	9f 70       	andi	r25, 0x0F	; 15
     11c:	95 bb       	out	0x15, r25	; 21
	lcd_port |= cmd;
     11e:	95 b3       	in	r25, 0x15	; 21
     120:	82 95       	swap	r24
     122:	80 7f       	andi	r24, 0xF0	; 240
     124:	98 2b       	or	r25, r24
     126:	95 bb       	out	0x15, r25	; 21
	cbit(lcd_port,RS);
     128:	a8 98       	cbi	0x15, 0	; 21
	cbit(lcd_port,RW);
     12a:	a9 98       	cbi	0x15, 1	; 21
	sbit(lcd_port,EN);
     12c:	aa 9a       	sbi	0x15, 2	; 21
     12e:	c9 01       	movw	r24, r18
     130:	01 97       	sbiw	r24, 0x01	; 1
     132:	f1 f7       	brne	.-4      	; 0x130 <lcd_wr_command+0x3a>
	_delay_ms(5);
	cbit(lcd_port,EN);
     134:	aa 98       	cbi	0x15, 2	; 21
}
     136:	08 95       	ret

00000138 <lcd_init>:
     138:	8a ef       	ldi	r24, 0xFA	; 250
     13a:	90 e0       	ldi	r25, 0x00	; 0
     13c:	01 97       	sbiw	r24, 0x01	; 1
     13e:	f1 f7       	brne	.-4      	; 0x13c <lcd_init+0x4>
//Function to Initialize LCD
void lcd_init()
{
	_delay_ms(1);

	lcd_wr_command(0x28); //4-bit mode and 5x8 dot character font
     140:	88 e2       	ldi	r24, 0x28	; 40
     142:	0e 94 7b 00 	call	0xf6	; 0xf6 <lcd_wr_command>
	lcd_wr_command(0x01); //Clear LCD display
     146:	81 e0       	ldi	r24, 0x01	; 1
     148:	0e 94 7b 00 	call	0xf6	; 0xf6 <lcd_wr_command>
	lcd_wr_command(0x06); //Auto increment cursor position
     14c:	86 e0       	ldi	r24, 0x06	; 6
     14e:	0e 94 7b 00 	call	0xf6	; 0xf6 <lcd_wr_command>
	lcd_wr_command(0x0E); //Turn on LCD and cursor
     152:	8e e0       	ldi	r24, 0x0E	; 14
     154:	0e 94 7b 00 	call	0xf6	; 0xf6 <lcd_wr_command>
	lcd_wr_command(0x80); //Set cursor position
     158:	80 e8       	ldi	r24, 0x80	; 128
     15a:	0e 94 7b 00 	call	0xf6	; 0xf6 <lcd_wr_command>
}
     15e:	08 95       	ret

00000160 <lcd_wr_char>:
void lcd_wr_char(char letter)
{
	char temp;
	temp = letter;
	temp = (temp & 0xF0);
	lcd_port &= 0x0F;
     160:	95 b3       	in	r25, 0x15	; 21
     162:	9f 70       	andi	r25, 0x0F	; 15
     164:	95 bb       	out	0x15, r25	; 21
	lcd_port |= temp;
     166:	25 b3       	in	r18, 0x15	; 21
     168:	98 2f       	mov	r25, r24
     16a:	90 7f       	andi	r25, 0xF0	; 240
     16c:	92 2b       	or	r25, r18
     16e:	95 bb       	out	0x15, r25	; 21
	sbit(lcd_port,RS);
     170:	a8 9a       	sbi	0x15, 0	; 21
	cbit(lcd_port,RW);
     172:	a9 98       	cbi	0x15, 1	; 21
	sbit(lcd_port,EN);
     174:	aa 9a       	sbi	0x15, 2	; 21
     176:	22 ee       	ldi	r18, 0xE2	; 226
     178:	34 e0       	ldi	r19, 0x04	; 4
     17a:	f9 01       	movw	r30, r18
     17c:	31 97       	sbiw	r30, 0x01	; 1
     17e:	f1 f7       	brne	.-4      	; 0x17c <lcd_wr_char+0x1c>
	_delay_ms(5);
	cbit(lcd_port,EN);
     180:	aa 98       	cbi	0x15, 2	; 21

	letter = letter & 0x0F;
	letter = letter<<4;
	lcd_port &= 0x0F;
     182:	95 b3       	in	r25, 0x15	; 21
     184:	9f 70       	andi	r25, 0x0F	; 15
     186:	95 bb       	out	0x15, r25	; 21
	lcd_port |= letter;
     188:	95 b3       	in	r25, 0x15	; 21
     18a:	82 95       	swap	r24
     18c:	80 7f       	andi	r24, 0xF0	; 240
     18e:	98 2b       	or	r25, r24
     190:	95 bb       	out	0x15, r25	; 21
	sbit(lcd_port,RS);
     192:	a8 9a       	sbi	0x15, 0	; 21
	cbit(lcd_port,RW);
     194:	a9 98       	cbi	0x15, 1	; 21
	sbit(lcd_port,EN);
     196:	aa 9a       	sbi	0x15, 2	; 21
     198:	c9 01       	movw	r24, r18
     19a:	01 97       	sbiw	r24, 0x01	; 1
     19c:	f1 f7       	brne	.-4      	; 0x19a <lcd_wr_char+0x3a>
	_delay_ms(5);
	cbit(lcd_port,EN);
     19e:	aa 98       	cbi	0x15, 2	; 21
}
     1a0:	08 95       	ret

000001a2 <lcd_home>:


void lcd_home()
{
	lcd_wr_command(0x80);
     1a2:	80 e8       	ldi	r24, 0x80	; 128
     1a4:	0e 94 7b 00 	call	0xf6	; 0xf6 <lcd_wr_command>
}
     1a8:	08 95       	ret

000001aa <lcd_string>:


//Function to Print String on LCD
void lcd_string(char *str)
{
     1aa:	cf 93       	push	r28
     1ac:	df 93       	push	r29
     1ae:	ec 01       	movw	r28, r24
     1b0:	03 c0       	rjmp	.+6      	; 0x1b8 <lcd_string+0xe>
	while(*str != '\0')
	{
		lcd_wr_char(*str);
     1b2:	0e 94 b0 00 	call	0x160	; 0x160 <lcd_wr_char>
		str++;
     1b6:	21 96       	adiw	r28, 0x01	; 1


//Function to Print String on LCD
void lcd_string(char *str)
{
	while(*str != '\0')
     1b8:	88 81       	ld	r24, Y
     1ba:	88 23       	and	r24, r24
     1bc:	d1 f7       	brne	.-12     	; 0x1b2 <lcd_string+0x8>
     1be:	c0 e0       	ldi	r28, 0x00	; 0
     1c0:	d0 e0       	ldi	r29, 0x00	; 0
		str++;
	}
	int i;
	for(i=0;i<10;i++)
	{
		lcd_wr_char(' ');
     1c2:	80 e2       	ldi	r24, 0x20	; 32
     1c4:	0e 94 b0 00 	call	0x160	; 0x160 <lcd_wr_char>
	{
		lcd_wr_char(*str);
		str++;
	}
	int i;
	for(i=0;i<10;i++)
     1c8:	21 96       	adiw	r28, 0x01	; 1
     1ca:	ca 30       	cpi	r28, 0x0A	; 10
     1cc:	d1 05       	cpc	r29, r1
     1ce:	c9 f7       	brne	.-14     	; 0x1c2 <lcd_string+0x18>
	{
		lcd_wr_char(' ');
	}
}
     1d0:	df 91       	pop	r29
     1d2:	cf 91       	pop	r28
     1d4:	08 95       	ret

000001d6 <lcd_cursor>:

//Position the LCD cursor at "row", "column"

void lcd_cursor (char row, char column)
{
	switch (row) {
     1d6:	82 30       	cpi	r24, 0x02	; 2
     1d8:	69 f0       	breq	.+26     	; 0x1f4 <lcd_cursor+0x1e>
     1da:	83 30       	cpi	r24, 0x03	; 3
     1dc:	18 f4       	brcc	.+6      	; 0x1e4 <lcd_cursor+0xe>
     1de:	81 30       	cpi	r24, 0x01	; 1
     1e0:	a9 f4       	brne	.+42     	; 0x20c <lcd_cursor+0x36>
     1e2:	05 c0       	rjmp	.+10     	; 0x1ee <lcd_cursor+0x18>
     1e4:	83 30       	cpi	r24, 0x03	; 3
     1e6:	49 f0       	breq	.+18     	; 0x1fa <lcd_cursor+0x24>
     1e8:	84 30       	cpi	r24, 0x04	; 4
     1ea:	81 f4       	brne	.+32     	; 0x20c <lcd_cursor+0x36>
     1ec:	0b c0       	rjmp	.+22     	; 0x204 <lcd_cursor+0x2e>
		case 1: lcd_wr_command (0x80 + column - 1); break;
     1ee:	86 2f       	mov	r24, r22
     1f0:	81 58       	subi	r24, 0x81	; 129
     1f2:	05 c0       	rjmp	.+10     	; 0x1fe <lcd_cursor+0x28>
		case 2: lcd_wr_command (0xc0 + column - 1); break;
     1f4:	86 2f       	mov	r24, r22
     1f6:	81 54       	subi	r24, 0x41	; 65
     1f8:	02 c0       	rjmp	.+4      	; 0x1fe <lcd_cursor+0x28>
		case 3: lcd_wr_command (0x94 + column - 1); break;
     1fa:	86 2f       	mov	r24, r22
     1fc:	8d 56       	subi	r24, 0x6D	; 109
     1fe:	0e 94 7b 00 	call	0xf6	; 0xf6 <lcd_wr_command>
     202:	08 95       	ret
		case 4: lcd_wr_command (0xd4 + column - 1); break;
     204:	86 2f       	mov	r24, r22
     206:	8d 52       	subi	r24, 0x2D	; 45
     208:	0e 94 7b 00 	call	0xf6	; 0xf6 <lcd_wr_command>
     20c:	08 95       	ret

0000020e <lcd_print>:
	}
}

//Function to print any input value up to the desired digit on LCD
void lcd_print (char row, char coloumn, unsigned int value, int digits)
{
     20e:	0f 93       	push	r16
     210:	1f 93       	push	r17
     212:	cf 93       	push	r28
     214:	df 93       	push	r29
     216:	8a 01       	movw	r16, r20
     218:	e9 01       	movw	r28, r18
	unsigned char flag=0;
	if(row==0||coloumn==0)
     21a:	88 23       	and	r24, r24
     21c:	11 f0       	breq	.+4      	; 0x222 <lcd_print+0x14>
     21e:	66 23       	and	r22, r22
     220:	19 f4       	brne	.+6      	; 0x228 <lcd_print+0x1a>
	{
		lcd_home();
     222:	0e 94 d1 00 	call	0x1a2	; 0x1a2 <lcd_home>
     226:	02 c0       	rjmp	.+4      	; 0x22c <lcd_print+0x1e>
	}
	else
	{
		lcd_cursor(row,coloumn);
     228:	0e 94 eb 00 	call	0x1d6	; 0x1d6 <lcd_cursor>
	}
	if(digits==5 || flag==1)
     22c:	c5 30       	cpi	r28, 0x05	; 5
     22e:	d1 05       	cpc	r29, r1
     230:	71 f4       	brne	.+28     	; 0x24e <lcd_print+0x40>
	{
		million=value/10000+48;
     232:	c8 01       	movw	r24, r16
     234:	60 e1       	ldi	r22, 0x10	; 16
     236:	77 e2       	ldi	r23, 0x27	; 39
     238:	0e 94 e3 0b 	call	0x17c6	; 0x17c6 <__udivmodhi4>
     23c:	cb 01       	movw	r24, r22
     23e:	c0 96       	adiw	r24, 0x30	; 48
     240:	90 93 c6 01 	sts	0x01C6, r25
     244:	80 93 c5 01 	sts	0x01C5, r24
		lcd_wr_char(million);
     248:	0e 94 b0 00 	call	0x160	; 0x160 <lcd_wr_char>
     24c:	05 c0       	rjmp	.+10     	; 0x258 <lcd_print+0x4a>
		flag=1;
	}
	if(digits==4 || flag==1)
     24e:	c4 30       	cpi	r28, 0x04	; 4
     250:	d1 05       	cpc	r29, r1
     252:	11 f0       	breq	.+4      	; 0x258 <lcd_print+0x4a>
     254:	80 e0       	ldi	r24, 0x00	; 0
     256:	16 c0       	rjmp	.+44     	; 0x284 <lcd_print+0x76>
	{
		temp = value/1000;
     258:	c8 01       	movw	r24, r16
     25a:	68 ee       	ldi	r22, 0xE8	; 232
     25c:	73 e0       	ldi	r23, 0x03	; 3
     25e:	0e 94 e3 0b 	call	0x17c6	; 0x17c6 <__udivmodhi4>
     262:	cb 01       	movw	r24, r22
     264:	60 93 c7 01 	sts	0x01C7, r22
     268:	90 93 c8 01 	sts	0x01C8, r25
		thousand = temp%10 + 48;
     26c:	6a e0       	ldi	r22, 0x0A	; 10
     26e:	70 e0       	ldi	r23, 0x00	; 0
     270:	0e 94 e3 0b 	call	0x17c6	; 0x17c6 <__udivmodhi4>
     274:	c0 96       	adiw	r24, 0x30	; 48
     276:	90 93 d4 01 	sts	0x01D4, r25
     27a:	80 93 d3 01 	sts	0x01D3, r24
		lcd_wr_char(thousand);
     27e:	0e 94 b0 00 	call	0x160	; 0x160 <lcd_wr_char>
     282:	81 e0       	ldi	r24, 0x01	; 1
		flag=1;
	}
	if(digits==3 || flag==1)
     284:	c3 30       	cpi	r28, 0x03	; 3
     286:	d1 05       	cpc	r29, r1
     288:	21 f0       	breq	.+8      	; 0x292 <lcd_print+0x84>
     28a:	81 30       	cpi	r24, 0x01	; 1
     28c:	11 f0       	breq	.+4      	; 0x292 <lcd_print+0x84>
     28e:	80 e0       	ldi	r24, 0x00	; 0
     290:	16 c0       	rjmp	.+44     	; 0x2be <lcd_print+0xb0>
	{
		temp = value/100;
     292:	c8 01       	movw	r24, r16
     294:	64 e6       	ldi	r22, 0x64	; 100
     296:	70 e0       	ldi	r23, 0x00	; 0
     298:	0e 94 e3 0b 	call	0x17c6	; 0x17c6 <__udivmodhi4>
     29c:	cb 01       	movw	r24, r22
     29e:	60 93 c7 01 	sts	0x01C7, r22
     2a2:	90 93 c8 01 	sts	0x01C8, r25
		hundred = temp%10 + 48;
     2a6:	6a e0       	ldi	r22, 0x0A	; 10
     2a8:	70 e0       	ldi	r23, 0x00	; 0
     2aa:	0e 94 e3 0b 	call	0x17c6	; 0x17c6 <__udivmodhi4>
     2ae:	c0 96       	adiw	r24, 0x30	; 48
     2b0:	90 93 d0 01 	sts	0x01D0, r25
     2b4:	80 93 cf 01 	sts	0x01CF, r24
		lcd_wr_char(hundred);
     2b8:	0e 94 b0 00 	call	0x160	; 0x160 <lcd_wr_char>
     2bc:	81 e0       	ldi	r24, 0x01	; 1
		flag=1;
	}
	if(digits==2 || flag==1)
     2be:	c2 30       	cpi	r28, 0x02	; 2
     2c0:	d1 05       	cpc	r29, r1
     2c2:	21 f0       	breq	.+8      	; 0x2cc <lcd_print+0xbe>
     2c4:	81 30       	cpi	r24, 0x01	; 1
     2c6:	11 f0       	breq	.+4      	; 0x2cc <lcd_print+0xbe>
     2c8:	80 e0       	ldi	r24, 0x00	; 0
     2ca:	16 c0       	rjmp	.+44     	; 0x2f8 <lcd_print+0xea>
	{
		temp = value/10;
     2cc:	c8 01       	movw	r24, r16
     2ce:	6a e0       	ldi	r22, 0x0A	; 10
     2d0:	70 e0       	ldi	r23, 0x00	; 0
     2d2:	0e 94 e3 0b 	call	0x17c6	; 0x17c6 <__udivmodhi4>
     2d6:	cb 01       	movw	r24, r22
     2d8:	60 93 c7 01 	sts	0x01C7, r22
     2dc:	90 93 c8 01 	sts	0x01C8, r25
		tens = temp%10 + 48;
     2e0:	6a e0       	ldi	r22, 0x0A	; 10
     2e2:	70 e0       	ldi	r23, 0x00	; 0
     2e4:	0e 94 e3 0b 	call	0x17c6	; 0x17c6 <__udivmodhi4>
     2e8:	c0 96       	adiw	r24, 0x30	; 48
     2ea:	90 93 cd 01 	sts	0x01CD, r25
     2ee:	80 93 cc 01 	sts	0x01CC, r24
		lcd_wr_char(tens);
     2f2:	0e 94 b0 00 	call	0x160	; 0x160 <lcd_wr_char>
     2f6:	81 e0       	ldi	r24, 0x01	; 1
		flag=1;
	}
	if(digits==1 || flag==1)
     2f8:	c1 30       	cpi	r28, 0x01	; 1
     2fa:	d1 05       	cpc	r29, r1
     2fc:	11 f0       	breq	.+4      	; 0x302 <lcd_print+0xf4>
     2fe:	81 30       	cpi	r24, 0x01	; 1
     300:	61 f4       	brne	.+24     	; 0x31a <lcd_print+0x10c>
	{
		unit = value%10 + 48;
     302:	c8 01       	movw	r24, r16
     304:	6a e0       	ldi	r22, 0x0A	; 10
     306:	70 e0       	ldi	r23, 0x00	; 0
     308:	0e 94 e3 0b 	call	0x17c6	; 0x17c6 <__udivmodhi4>
     30c:	c0 96       	adiw	r24, 0x30	; 48
     30e:	90 93 d2 01 	sts	0x01D2, r25
     312:	80 93 d1 01 	sts	0x01D1, r24
		lcd_wr_char(unit);
     316:	0e 94 b0 00 	call	0x160	; 0x160 <lcd_wr_char>
	}
	if(digits>5)
     31a:	26 97       	sbiw	r28, 0x06	; 6
     31c:	1c f0       	brlt	.+6      	; 0x324 <lcd_print+0x116>
	{
		lcd_wr_char('E');
     31e:	85 e4       	ldi	r24, 0x45	; 69
     320:	0e 94 b0 00 	call	0x160	; 0x160 <lcd_wr_char>
	}
}
     324:	df 91       	pop	r29
     326:	cf 91       	pop	r28
     328:	1f 91       	pop	r17
     32a:	0f 91       	pop	r16
     32c:	08 95       	ret

0000032e <lcd_port_config>:
#include <util/delay.h>

//Function to configure LCD port
void lcd_port_config (void)
{
 DDRC = DDRC | 0xF7;    //all the LCD pin's direction set as output
     32e:	84 b3       	in	r24, 0x14	; 20
     330:	87 6f       	ori	r24, 0xF7	; 247
     332:	84 bb       	out	0x14, r24	; 20
 PORTC = PORTC & 0x80;  // all the LCD pins are set to logic 0 except PORTC 7
     334:	85 b3       	in	r24, 0x15	; 21
     336:	80 78       	andi	r24, 0x80	; 128
     338:	85 bb       	out	0x15, r24	; 21
}
     33a:	08 95       	ret

0000033c <adc_pin_config>:

//ADC pin configuration
void adc_pin_config (void)
{
 DDRA = 0x00;   //set PORTF direction as input
     33c:	1a ba       	out	0x1a, r1	; 26
 PORTA = 0x00;  //set PORTF pins floating
     33e:	1b ba       	out	0x1b, r1	; 27
}
     340:	08 95       	ret

00000342 <motion_pin_config>:


void motion_pin_config (void)
{
 DDRB = DDRB | 0x0F;   //set direction of the PORTB3 to PORTB0 pins as output
     342:	87 b3       	in	r24, 0x17	; 23
     344:	8f 60       	ori	r24, 0x0F	; 15
     346:	87 bb       	out	0x17, r24	; 23
 PORTB = PORTB & 0xF0; // set initial value of the PORTB3 to PORTB0 pins to logic 0
     348:	88 b3       	in	r24, 0x18	; 24
     34a:	80 7f       	andi	r24, 0xF0	; 240
     34c:	88 bb       	out	0x18, r24	; 24
 DDRD = DDRD | 0x30;   //Setting PD4 and PD5 pins as output for PWM generation
     34e:	81 b3       	in	r24, 0x11	; 17
     350:	80 63       	ori	r24, 0x30	; 48
     352:	81 bb       	out	0x11, r24	; 17
 PORTD = PORTD | 0x30; //PD4 and PD5 pins are for velocity control using PWM
     354:	82 b3       	in	r24, 0x12	; 18
     356:	80 63       	ori	r24, 0x30	; 48
     358:	82 bb       	out	0x12, r24	; 18
}
     35a:	08 95       	ret

0000035c <buzzer_pin_config>:

void buzzer_pin_config (void)
{
 DDRC = DDRC | 0x08;		//Setting PORTC 3 as outpt
     35c:	a3 9a       	sbi	0x14, 3	; 20
 PORTC = PORTC & 0xF7;		//Setting PORTC 3 logic low to turnoff buzzer
     35e:	ab 98       	cbi	0x15, 3	; 21
}
     360:	08 95       	ret

00000362 <port_init>:
#include <util/delay.h>

//Function to configure LCD port
void lcd_port_config (void)
{
 DDRC = DDRC | 0xF7;    //all the LCD pin's direction set as output
     362:	84 b3       	in	r24, 0x14	; 20
     364:	87 6f       	ori	r24, 0xF7	; 247
     366:	84 bb       	out	0x14, r24	; 20
 PORTC = PORTC & 0x80;  // all the LCD pins are set to logic 0 except PORTC 7
     368:	85 b3       	in	r24, 0x15	; 21
     36a:	80 78       	andi	r24, 0x80	; 128
     36c:	85 bb       	out	0x15, r24	; 21
}

//ADC pin configuration
void adc_pin_config (void)
{
 DDRA = 0x00;   //set PORTF direction as input
     36e:	1a ba       	out	0x1a, r1	; 26
 PORTA = 0x00;  //set PORTF pins floating
     370:	1b ba       	out	0x1b, r1	; 27
 PORTD = PORTD | 0x30; //PD4 and PD5 pins are for velocity control using PWM
}

void buzzer_pin_config (void)
{
 DDRC = DDRC | 0x08;		//Setting PORTC 3 as outpt
     372:	a3 9a       	sbi	0x14, 3	; 20
 PORTC = PORTC & 0xF7;		//Setting PORTC 3 logic low to turnoff buzzer
     374:	ab 98       	cbi	0x15, 3	; 21
}


void motion_pin_config (void)
{
 DDRB = DDRB | 0x0F;   //set direction of the PORTB3 to PORTB0 pins as output
     376:	87 b3       	in	r24, 0x17	; 23
     378:	8f 60       	ori	r24, 0x0F	; 15
     37a:	87 bb       	out	0x17, r24	; 23
 PORTB = PORTB & 0xF0; // set initial value of the PORTB3 to PORTB0 pins to logic 0
     37c:	88 b3       	in	r24, 0x18	; 24
     37e:	80 7f       	andi	r24, 0xF0	; 240
     380:	88 bb       	out	0x18, r24	; 24
 DDRD = DDRD | 0x30;   //Setting PD4 and PD5 pins as output for PWM generation
     382:	81 b3       	in	r24, 0x11	; 17
     384:	80 63       	ori	r24, 0x30	; 48
     386:	81 bb       	out	0x11, r24	; 17
 PORTD = PORTD | 0x30; //PD4 and PD5 pins are for velocity control using PWM
     388:	82 b3       	in	r24, 0x12	; 18
     38a:	80 63       	ori	r24, 0x30	; 48
     38c:	82 bb       	out	0x12, r24	; 18
{
 lcd_port_config();
 adc_pin_config();
 buzzer_pin_config();		
 motion_pin_config();
}
     38e:	08 95       	ret

00000390 <timer1_init>:
// WGM: 5) PWM 8bit fast, TOP=0x00FF
// desired value: 450Hz
// actual value: 450.000Hz (0.0%)
void timer1_init(void)
{
 TCCR1B = 0x00; //stop
     390:	1e bc       	out	0x2e, r1	; 46
 TCNT1H = 0xFF; //setup
     392:	9f ef       	ldi	r25, 0xFF	; 255
     394:	9d bd       	out	0x2d, r25	; 45
 TCNT1L = 0x01;
     396:	81 e0       	ldi	r24, 0x01	; 1
     398:	8c bd       	out	0x2c, r24	; 44
 OCR1AH = 0x00;
     39a:	1b bc       	out	0x2b, r1	; 43
 OCR1AL = 0xFF;
     39c:	9a bd       	out	0x2a, r25	; 42
 OCR1BH = 0x00;
     39e:	19 bc       	out	0x29, r1	; 41
 OCR1BL = 0xFF;
     3a0:	98 bd       	out	0x28, r25	; 40
 ICR1H  = 0x00;
     3a2:	17 bc       	out	0x27, r1	; 39
 ICR1L  = 0xFF;
     3a4:	96 bd       	out	0x26, r25	; 38
 TCCR1A = 0xA1;
     3a6:	81 ea       	ldi	r24, 0xA1	; 161
     3a8:	8f bd       	out	0x2f, r24	; 47
 TCCR1B = 0x0D; //start Timer
     3aa:	8d e0       	ldi	r24, 0x0D	; 13
     3ac:	8e bd       	out	0x2e, r24	; 46
}
     3ae:	08 95       	ret

000003b0 <adc_init>:


//Function to Initialize ADC
void adc_init()
{
 ADCSRA = 0x00;
     3b0:	16 b8       	out	0x06, r1	; 6
 ADMUX = 0x20;		//Vref=5V external --- ADLAR=1 --- MUX4:0 = 0000
     3b2:	80 e2       	ldi	r24, 0x20	; 32
     3b4:	87 b9       	out	0x07, r24	; 7
 ACSR = 0x80;
     3b6:	80 e8       	ldi	r24, 0x80	; 128
     3b8:	88 b9       	out	0x08, r24	; 8
 ADCSRA = 0x86;		//ADEN=1 --- ADIE=1 --- ADPS2:0 = 1 1 0
     3ba:	86 e8       	ldi	r24, 0x86	; 134
     3bc:	86 b9       	out	0x06, r24	; 6
}
     3be:	08 95       	ret

000003c0 <uart0_init>:
// actual: baud rate:9600 (0.0%)
// char size: 8 bit
// parity: Disabled
void uart0_init(void)
{
 UCSRB = 0x00; //disable while setting baud rate
     3c0:	1a b8       	out	0x0a, r1	; 10
 UCSRA = 0x00;
     3c2:	1b b8       	out	0x0b, r1	; 11
 UCSRC = 0x86;
     3c4:	86 e8       	ldi	r24, 0x86	; 134
     3c6:	80 bd       	out	0x20, r24	; 32
 UBRRL = 0x2F; //set baud rate lo  //67 is for 16MHz 9600 baudrate
     3c8:	8f e2       	ldi	r24, 0x2F	; 47
     3ca:	89 b9       	out	0x09, r24	; 9
 UBRRH = 0x00; //set baud rate hi
     3cc:	10 bc       	out	0x20, r1	; 32
 UCSRB = 0x98; 
     3ce:	88 e9       	ldi	r24, 0x98	; 152
     3d0:	8a b9       	out	0x0a, r24	; 10
}
     3d2:	08 95       	ret

000003d4 <init_devices>:



void init_devices (void)
{
     3d4:	1f 93       	push	r17
 cli();          //Clears the global interrupts
     3d6:	f8 94       	cli
 port_init();
     3d8:	0e 94 b1 01 	call	0x362	; 0x362 <port_init>
// WGM: 5) PWM 8bit fast, TOP=0x00FF
// desired value: 450Hz
// actual value: 450.000Hz (0.0%)
void timer1_init(void)
{
 TCCR1B = 0x00; //stop
     3dc:	1e bc       	out	0x2e, r1	; 46
 TCNT1H = 0xFF; //setup
     3de:	9f ef       	ldi	r25, 0xFF	; 255
     3e0:	9d bd       	out	0x2d, r25	; 45
 TCNT1L = 0x01;
     3e2:	81 e0       	ldi	r24, 0x01	; 1
     3e4:	8c bd       	out	0x2c, r24	; 44
 OCR1AH = 0x00;
     3e6:	1b bc       	out	0x2b, r1	; 43
 OCR1AL = 0xFF;
     3e8:	9a bd       	out	0x2a, r25	; 42
 OCR1BH = 0x00;
     3ea:	19 bc       	out	0x29, r1	; 41
 OCR1BL = 0xFF;
     3ec:	98 bd       	out	0x28, r25	; 40
 ICR1H  = 0x00;
     3ee:	17 bc       	out	0x27, r1	; 39
 ICR1L  = 0xFF;
     3f0:	96 bd       	out	0x26, r25	; 38
 TCCR1A = 0xA1;
     3f2:	81 ea       	ldi	r24, 0xA1	; 161
     3f4:	8f bd       	out	0x2f, r24	; 47
 TCCR1B = 0x0D; //start Timer
     3f6:	8d e0       	ldi	r24, 0x0D	; 13
     3f8:	8e bd       	out	0x2e, r24	; 46


//Function to Initialize ADC
void adc_init()
{
 ADCSRA = 0x00;
     3fa:	16 b8       	out	0x06, r1	; 6
 ADMUX = 0x20;		//Vref=5V external --- ADLAR=1 --- MUX4:0 = 0000
     3fc:	80 e2       	ldi	r24, 0x20	; 32
     3fe:	87 b9       	out	0x07, r24	; 7
 ACSR = 0x80;
     400:	80 e8       	ldi	r24, 0x80	; 128
     402:	88 b9       	out	0x08, r24	; 8
 ADCSRA = 0x86;		//ADEN=1 --- ADIE=1 --- ADPS2:0 = 1 1 0
     404:	16 e8       	ldi	r17, 0x86	; 134
     406:	16 b9       	out	0x06, r17	; 6
 cli();          //Clears the global interrupts
 port_init();
 
 timer1_init();
 adc_init();
 lcd_set_4bit();
     408:	0e 94 49 00 	call	0x92	; 0x92 <lcd_set_4bit>
 lcd_init();
     40c:	0e 94 9c 00 	call	0x138	; 0x138 <lcd_init>
// actual: baud rate:9600 (0.0%)
// char size: 8 bit
// parity: Disabled
void uart0_init(void)
{
 UCSRB = 0x00; //disable while setting baud rate
     410:	1a b8       	out	0x0a, r1	; 10
 UCSRA = 0x00;
     412:	1b b8       	out	0x0b, r1	; 11
 UCSRC = 0x86;
     414:	10 bd       	out	0x20, r17	; 32
 UBRRL = 0x2F; //set baud rate lo  //67 is for 16MHz 9600 baudrate
     416:	8f e2       	ldi	r24, 0x2F	; 47
     418:	89 b9       	out	0x09, r24	; 9
 UBRRH = 0x00; //set baud rate hi
     41a:	10 bc       	out	0x20, r1	; 32
 UCSRB = 0x98; 
     41c:	88 e9       	ldi	r24, 0x98	; 152
     41e:	8a b9       	out	0x0a, r24	; 10
 timer1_init();
 adc_init();
 lcd_set_4bit();
 lcd_init();
 uart0_init();
 sei();          //Enables the global interrupts
     420:	78 94       	sei
}
     422:	1f 91       	pop	r17
     424:	08 95       	ret

00000426 <ADC_Conversion>:
//This Function accepts the Channel Number and returns the corresponding Analog Value 
unsigned char ADC_Conversion(unsigned char Ch)
{
 unsigned char a;
 Ch = Ch & 0x07;  			
 ADMUX= 0x20| Ch;	   		
     426:	87 70       	andi	r24, 0x07	; 7
     428:	80 62       	ori	r24, 0x20	; 32
     42a:	87 b9       	out	0x07, r24	; 7
 ADCSRA = ADCSRA | 0x40;	//Set start conversion bit
     42c:	36 9a       	sbi	0x06, 6	; 6
 while((ADCSRA&0x10)==0);	//Wait for ADC conversion to complete
     42e:	34 9b       	sbis	0x06, 4	; 6
     430:	fe cf       	rjmp	.-4      	; 0x42e <ADC_Conversion+0x8>
 a=ADCH;
     432:	85 b1       	in	r24, 0x05	; 5
 ADCSRA = ADCSRA|0x10;      //clear ADIF (ADC Interrupt Flag) by writing 1 to it
     434:	34 9a       	sbi	0x06, 4	; 6
 return a;
}
     436:	08 95       	ret

00000438 <print_sensor>:
//This Function accepts the Channel Number and returns the corresponding Analog Value 
unsigned char ADC_Conversion(unsigned char Ch)
{
 unsigned char a;
 Ch = Ch & 0x07;  			
 ADMUX= 0x20| Ch;	   		
     438:	47 70       	andi	r20, 0x07	; 7
     43a:	40 62       	ori	r20, 0x20	; 32
     43c:	47 b9       	out	0x07, r20	; 7
 ADCSRA = ADCSRA | 0x40;	//Set start conversion bit
     43e:	36 9a       	sbi	0x06, 6	; 6
 while((ADCSRA&0x10)==0);	//Wait for ADC conversion to complete
     440:	34 9b       	sbis	0x06, 4	; 6
     442:	fe cf       	rjmp	.-4      	; 0x440 <print_sensor+0x8>
 a=ADCH;
     444:	45 b1       	in	r20, 0x05	; 5
 ADCSRA = ADCSRA|0x10;      //clear ADIF (ADC Interrupt Flag) by writing 1 to it
     446:	34 9a       	sbi	0x06, 4	; 6

// This Function prints the Analog Value Of Corresponding Channel No. at required Row
// and Coloumn Location. 
void print_sensor(char row, char coloumn,unsigned char channel)
{
 ADC_Value = ADC_Conversion(channel);
     448:	40 93 c9 01 	sts	0x01C9, r20
 lcd_print(row, coloumn, ADC_Value, 3);
     44c:	50 e0       	ldi	r21, 0x00	; 0
     44e:	23 e0       	ldi	r18, 0x03	; 3
     450:	30 e0       	ldi	r19, 0x00	; 0
     452:	0e 94 07 01 	call	0x20e	; 0x20e <lcd_print>
}
     456:	08 95       	ret

00000458 <init_sensor_values>:
 ADCSRA = ADCSRA|0x10;      //clear ADIF (ADC Interrupt Flag) by writing 1 to it
 return a;
}

void init_sensor_values(void)
{
     458:	6f 92       	push	r6
     45a:	7f 92       	push	r7
     45c:	8f 92       	push	r8
     45e:	9f 92       	push	r9
     460:	af 92       	push	r10
     462:	bf 92       	push	r11
     464:	cf 92       	push	r12
     466:	df 92       	push	r13
     468:	ef 92       	push	r14
     46a:	ff 92       	push	r15
     46c:	0f 93       	push	r16
     46e:	1f 93       	push	r17
//This Function accepts the Channel Number and returns the corresponding Analog Value 
unsigned char ADC_Conversion(unsigned char Ch)
{
 unsigned char a;
 Ch = Ch & 0x07;  			
 ADMUX= 0x20| Ch;	   		
     470:	83 e2       	ldi	r24, 0x23	; 35
     472:	87 b9       	out	0x07, r24	; 7
 ADCSRA = ADCSRA | 0x40;	//Set start conversion bit
     474:	36 9a       	sbi	0x06, 6	; 6
 while((ADCSRA&0x10)==0);	//Wait for ADC conversion to complete
     476:	34 9b       	sbis	0x06, 4	; 6
     478:	fe cf       	rjmp	.-4      	; 0x476 <__stack+0x17>
 a=ADCH;
     47a:	85 b1       	in	r24, 0x05	; 5
 ADCSRA = ADCSRA|0x10;      //clear ADIF (ADC Interrupt Flag) by writing 1 to it
     47c:	34 9a       	sbi	0x06, 4	; 6
 return a;
}

void init_sensor_values(void)
{
	lline = ADC_Conversion(3);	//Getting data of Left WL Sensor
     47e:	80 93 b0 01 	sts	0x01B0, r24
//This Function accepts the Channel Number and returns the corresponding Analog Value 
unsigned char ADC_Conversion(unsigned char Ch)
{
 unsigned char a;
 Ch = Ch & 0x07;  			
 ADMUX= 0x20| Ch;	   		
     482:	84 e2       	ldi	r24, 0x24	; 36
     484:	87 b9       	out	0x07, r24	; 7
 ADCSRA = ADCSRA | 0x40;	//Set start conversion bit
     486:	36 9a       	sbi	0x06, 6	; 6
 while((ADCSRA&0x10)==0);	//Wait for ADC conversion to complete
     488:	34 9b       	sbis	0x06, 4	; 6
     48a:	fe cf       	rjmp	.-4      	; 0x488 <__stack+0x29>
 a=ADCH;
     48c:	85 b1       	in	r24, 0x05	; 5
 ADCSRA = ADCSRA|0x10;      //clear ADIF (ADC Interrupt Flag) by writing 1 to it
     48e:	34 9a       	sbi	0x06, 4	; 6
}

void init_sensor_values(void)
{
	lline = ADC_Conversion(3);	//Getting data of Left WL Sensor
	cline = ADC_Conversion(4);	//Getting data of Center WL Sensor
     490:	80 93 b1 01 	sts	0x01B1, r24
//This Function accepts the Channel Number and returns the corresponding Analog Value 
unsigned char ADC_Conversion(unsigned char Ch)
{
 unsigned char a;
 Ch = Ch & 0x07;  			
 ADMUX= 0x20| Ch;	   		
     494:	85 e2       	ldi	r24, 0x25	; 37
     496:	87 b9       	out	0x07, r24	; 7
 ADCSRA = ADCSRA | 0x40;	//Set start conversion bit
     498:	36 9a       	sbi	0x06, 6	; 6
 while((ADCSRA&0x10)==0);	//Wait for ADC conversion to complete
     49a:	34 9b       	sbis	0x06, 4	; 6
     49c:	fe cf       	rjmp	.-4      	; 0x49a <__stack+0x3b>
 a=ADCH;
     49e:	85 b1       	in	r24, 0x05	; 5
 ADCSRA = ADCSRA|0x10;      //clear ADIF (ADC Interrupt Flag) by writing 1 to it
     4a0:	34 9a       	sbi	0x06, 4	; 6

void init_sensor_values(void)
{
	lline = ADC_Conversion(3);	//Getting data of Left WL Sensor
	cline = ADC_Conversion(4);	//Getting data of Center WL Sensor
	rline = ADC_Conversion(5);	//Getting data of Right WL Sensor
     4a2:	80 93 b2 01 	sts	0x01B2, r24
	print_sensor(2,1,3);		//Prints value of White Line Sensor Left
     4a6:	82 e0       	ldi	r24, 0x02	; 2
     4a8:	90 e0       	ldi	r25, 0x00	; 0
     4aa:	61 e0       	ldi	r22, 0x01	; 1
     4ac:	70 e0       	ldi	r23, 0x00	; 0
     4ae:	43 e0       	ldi	r20, 0x03	; 3
     4b0:	50 e0       	ldi	r21, 0x00	; 0
     4b2:	0e 94 1c 02 	call	0x438	; 0x438 <print_sensor>
	print_sensor(2,5,4);		//Prints value of White Line Sensor Center
     4b6:	82 e0       	ldi	r24, 0x02	; 2
     4b8:	90 e0       	ldi	r25, 0x00	; 0
     4ba:	65 e0       	ldi	r22, 0x05	; 5
     4bc:	70 e0       	ldi	r23, 0x00	; 0
     4be:	44 e0       	ldi	r20, 0x04	; 4
     4c0:	50 e0       	ldi	r21, 0x00	; 0
     4c2:	0e 94 1c 02 	call	0x438	; 0x438 <print_sensor>
	print_sensor(2,9,5);		//Prints Value of White Line Sensor Right
     4c6:	82 e0       	ldi	r24, 0x02	; 2
     4c8:	90 e0       	ldi	r25, 0x00	; 0
     4ca:	69 e0       	ldi	r22, 0x09	; 9
     4cc:	70 e0       	ldi	r23, 0x00	; 0
     4ce:	45 e0       	ldi	r20, 0x05	; 5
     4d0:	50 e0       	ldi	r21, 0x00	; 0
     4d2:	0e 94 1c 02 	call	0x438	; 0x438 <print_sensor>
	if(lline < thresh )
     4d6:	20 91 a4 00 	lds	r18, 0x00A4
     4da:	30 91 a5 00 	lds	r19, 0x00A5
     4de:	80 91 b0 01 	lds	r24, 0x01B0
     4e2:	90 e0       	ldi	r25, 0x00	; 0
     4e4:	82 17       	cp	r24, r18
     4e6:	93 07       	cpc	r25, r19
     4e8:	e4 f4       	brge	.+56     	; 0x522 <__stack+0xc3>
	{
		if(cline < thresh) prop =max/2; // white white black
     4ea:	80 91 b1 01 	lds	r24, 0x01B1
     4ee:	90 e0       	ldi	r25, 0x00	; 0
     4f0:	82 17       	cp	r24, r18
     4f2:	93 07       	cpc	r25, r19
     4f4:	3c f4       	brge	.+14     	; 0x504 <__stack+0xa5>
     4f6:	80 91 a2 00 	lds	r24, 0x00A2
     4fa:	90 91 a3 00 	lds	r25, 0x00A3
     4fe:	62 e0       	ldi	r22, 0x02	; 2
     500:	70 e0       	ldi	r23, 0x00	; 0
     502:	0c c0       	rjmp	.+24     	; 0x51c <__stack+0xbd>
		else if(rline>thresh) prop=max/4; //white black black 
     504:	80 91 b2 01 	lds	r24, 0x01B2
     508:	90 e0       	ldi	r25, 0x00	; 0
     50a:	28 17       	cp	r18, r24
     50c:	39 07       	cpc	r19, r25
     50e:	4c f5       	brge	.+82     	; 0x562 <__stack+0x103>
     510:	80 91 a2 00 	lds	r24, 0x00A2
     514:	90 91 a3 00 	lds	r25, 0x00A3
     518:	64 e0       	ldi	r22, 0x04	; 4
     51a:	70 e0       	ldi	r23, 0x00	; 0
     51c:	0e 94 f7 0b 	call	0x17ee	; 0x17ee <__divmodhi4>
     520:	1c c0       	rjmp	.+56     	; 0x55a <__stack+0xfb>
	}
	else if(rline < thresh)
     522:	80 91 b2 01 	lds	r24, 0x01B2
     526:	90 e0       	ldi	r25, 0x00	; 0
     528:	82 17       	cp	r24, r18
     52a:	93 07       	cpc	r25, r19
     52c:	d4 f4       	brge	.+52     	; 0x562 <__stack+0x103>
	{
		if(lline<thresh) prop=0;  // white black white
		else if(cline<thresh) prop=-max/2; // black white white
     52e:	80 91 b1 01 	lds	r24, 0x01B1
     532:	90 e0       	ldi	r25, 0x00	; 0
     534:	40 91 a2 00 	lds	r20, 0x00A2
     538:	50 91 a3 00 	lds	r21, 0x00A3
     53c:	82 17       	cp	r24, r18
     53e:	93 07       	cpc	r25, r19
     540:	24 f4       	brge	.+8      	; 0x54a <__stack+0xeb>
     542:	ca 01       	movw	r24, r20
     544:	62 e0       	ldi	r22, 0x02	; 2
     546:	70 e0       	ldi	r23, 0x00	; 0
     548:	03 c0       	rjmp	.+6      	; 0x550 <__stack+0xf1>
		else prop=-max/4; // black black white
     54a:	ca 01       	movw	r24, r20
     54c:	64 e0       	ldi	r22, 0x04	; 4
     54e:	70 e0       	ldi	r23, 0x00	; 0
     550:	0e 94 f7 0b 	call	0x17ee	; 0x17ee <__divmodhi4>
     554:	70 95       	com	r23
     556:	61 95       	neg	r22
     558:	7f 4f       	sbci	r23, 0xFF	; 255
     55a:	70 93 b9 01 	sts	0x01B9, r23
     55e:	60 93 b8 01 	sts	0x01B8, r22
	}
	der = prop-last_prop; //derivative
     562:	60 91 b8 01 	lds	r22, 0x01B8
     566:	70 91 b9 01 	lds	r23, 0x01B9
     56a:	20 91 be 01 	lds	r18, 0x01BE
     56e:	30 91 bf 01 	lds	r19, 0x01BF
     572:	5b 01       	movw	r10, r22
     574:	a2 1a       	sub	r10, r18
     576:	b3 0a       	sbc	r11, r19
     578:	b0 92 bb 01 	sts	0x01BB, r11
     57c:	a0 92 ba 01 	sts	0x01BA, r10
	integral += prop; // integral
     580:	e0 90 bc 01 	lds	r14, 0x01BC
     584:	f0 90 bd 01 	lds	r15, 0x01BD
     588:	e6 0e       	add	r14, r22
     58a:	f7 1e       	adc	r15, r23
     58c:	f0 92 bd 01 	sts	0x01BD, r15
     590:	e0 92 bc 01 	sts	0x01BC, r14
	last_prop = prop; 
     594:	70 93 bf 01 	sts	0x01BF, r23
     598:	60 93 be 01 	sts	0x01BE, r22
	pow_diff = kp*prop + ki*integral + kd*der;
     59c:	88 27       	eor	r24, r24
     59e:	77 fd       	sbrc	r23, 7
     5a0:	80 95       	com	r24
     5a2:	98 2f       	mov	r25, r24
     5a4:	0e 94 95 09 	call	0x132a	; 0x132a <__floatsisf>
     5a8:	20 91 9a 00 	lds	r18, 0x009A
     5ac:	30 91 9b 00 	lds	r19, 0x009B
     5b0:	40 91 9c 00 	lds	r20, 0x009C
     5b4:	50 91 9d 00 	lds	r21, 0x009D
     5b8:	0e 94 9b 08 	call	0x1136	; 0x1136 <__mulsf3>
     5bc:	3b 01       	movw	r6, r22
     5be:	4c 01       	movw	r8, r24
     5c0:	00 27       	eor	r16, r16
     5c2:	f7 fc       	sbrc	r15, 7
     5c4:	00 95       	com	r16
     5c6:	10 2f       	mov	r17, r16
     5c8:	c8 01       	movw	r24, r16
     5ca:	b7 01       	movw	r22, r14
     5cc:	0e 94 95 09 	call	0x132a	; 0x132a <__floatsisf>
     5d0:	20 91 b4 01 	lds	r18, 0x01B4
     5d4:	30 91 b5 01 	lds	r19, 0x01B5
     5d8:	40 91 b6 01 	lds	r20, 0x01B6
     5dc:	50 91 b7 01 	lds	r21, 0x01B7
     5e0:	0e 94 9b 08 	call	0x1136	; 0x1136 <__mulsf3>
     5e4:	9b 01       	movw	r18, r22
     5e6:	ac 01       	movw	r20, r24
     5e8:	c4 01       	movw	r24, r8
     5ea:	b3 01       	movw	r22, r6
     5ec:	0e 94 6e 08 	call	0x10dc	; 0x10dc <__addsf3>
     5f0:	7b 01       	movw	r14, r22
     5f2:	8c 01       	movw	r16, r24
     5f4:	cc 24       	eor	r12, r12
     5f6:	b7 fc       	sbrc	r11, 7
     5f8:	c0 94       	com	r12
     5fa:	dc 2c       	mov	r13, r12
     5fc:	c6 01       	movw	r24, r12
     5fe:	b5 01       	movw	r22, r10
     600:	0e 94 95 09 	call	0x132a	; 0x132a <__floatsisf>
     604:	20 91 9e 00 	lds	r18, 0x009E
     608:	30 91 9f 00 	lds	r19, 0x009F
     60c:	40 91 a0 00 	lds	r20, 0x00A0
     610:	50 91 a1 00 	lds	r21, 0x00A1
     614:	0e 94 9b 08 	call	0x1136	; 0x1136 <__mulsf3>
     618:	9b 01       	movw	r18, r22
     61a:	ac 01       	movw	r20, r24
     61c:	c8 01       	movw	r24, r16
     61e:	b7 01       	movw	r22, r14
     620:	0e 94 6e 08 	call	0x10dc	; 0x10dc <__addsf3>
     624:	0e 94 f3 09 	call	0x13e6	; 0x13e6 <__fixsfsi>
     628:	70 93 d6 01 	sts	0x01D6, r23
     62c:	60 93 d5 01 	sts	0x01D5, r22
	if(pow_diff > max) pow_diff = max;
     630:	80 91 a2 00 	lds	r24, 0x00A2
     634:	90 91 a3 00 	lds	r25, 0x00A3
     638:	86 17       	cp	r24, r22
     63a:	97 07       	cpc	r25, r23
     63c:	24 f4       	brge	.+8      	; 0x646 <__stack+0x1e7>
     63e:	90 93 d6 01 	sts	0x01D6, r25
     642:	80 93 d5 01 	sts	0x01D5, r24
	if(pow_diff < -max) pow_diff = -max;
     646:	22 27       	eor	r18, r18
     648:	33 27       	eor	r19, r19
     64a:	28 1b       	sub	r18, r24
     64c:	39 0b       	sbc	r19, r25
     64e:	80 91 d5 01 	lds	r24, 0x01D5
     652:	90 91 d6 01 	lds	r25, 0x01D6
     656:	82 17       	cp	r24, r18
     658:	93 07       	cpc	r25, r19
     65a:	24 f4       	brge	.+8      	; 0x664 <__stack+0x205>
     65c:	30 93 d6 01 	sts	0x01D6, r19
     660:	20 93 d5 01 	sts	0x01D5, r18
//This Function accepts the Channel Number and returns the corresponding Analog Value 
unsigned char ADC_Conversion(unsigned char Ch)
{
 unsigned char a;
 Ch = Ch & 0x07;  			
 ADMUX= 0x20| Ch;	   		
     664:	81 e2       	ldi	r24, 0x21	; 33
     666:	87 b9       	out	0x07, r24	; 7
 ADCSRA = ADCSRA | 0x40;	//Set start conversion bit
     668:	36 9a       	sbi	0x06, 6	; 6
 while((ADCSRA&0x10)==0);	//Wait for ADC conversion to complete
     66a:	34 9b       	sbis	0x06, 4	; 6
     66c:	fe cf       	rjmp	.-4      	; 0x66a <__stack+0x20b>
 a=ADCH;
     66e:	85 b1       	in	r24, 0x05	; 5
 ADCSRA = ADCSRA|0x10;      //clear ADIF (ADC Interrupt Flag) by writing 1 to it
     670:	34 9a       	sbi	0x06, 4	; 6
	last_prop = prop; 
	pow_diff = kp*prop + ki*integral + kd*der;
	if(pow_diff > max) pow_diff = max;
	if(pow_diff < -max) pow_diff = -max;
	
	fir = ADC_Conversion(1); // front IR
     672:	80 93 b3 01 	sts	0x01B3, r24
}
     676:	1f 91       	pop	r17
     678:	0f 91       	pop	r16
     67a:	ff 90       	pop	r15
     67c:	ef 90       	pop	r14
     67e:	df 90       	pop	r13
     680:	cf 90       	pop	r12
     682:	bf 90       	pop	r11
     684:	af 90       	pop	r10
     686:	9f 90       	pop	r9
     688:	8f 90       	pop	r8
     68a:	7f 90       	pop	r7
     68c:	6f 90       	pop	r6
     68e:	08 95       	ret

00000690 <checkobstacle>:
	take_turn(2);
}

int checkobstacle() //returns 0 if there is an obstacle
{
	init_sensor_values();
     690:	0e 94 2c 02 	call	0x458	; 0x458 <init_sensor_values>
	if(fir<0x28)
     694:	80 91 b3 01 	lds	r24, 0x01B3
     698:	88 32       	cpi	r24, 0x28	; 40
     69a:	18 f0       	brcs	.+6      	; 0x6a2 <checkobstacle+0x12>
     69c:	21 e0       	ldi	r18, 0x01	; 1
     69e:	30 e0       	ldi	r19, 0x00	; 0
     6a0:	11 c0       	rjmp	.+34     	; 0x6c4 <checkobstacle+0x34>
void motion (unsigned char Direction)
{
 unsigned char PortBRestore = 0;

 Direction &= 0x0F; 			// removing upper nibbel as it is not needed
 PortBRestore = PORTB; 			// reading the PORTB's original status
     6a2:	88 b3       	in	r24, 0x18	; 24
 PortBRestore &= 0xF0; 			// setting lower direction nibbel to 0
     6a4:	80 7f       	andi	r24, 0xF0	; 240
 PortBRestore |= Direction; 	// adding lower nibbel for direction command and restoring the PORTB status
 PORTB = PortBRestore; 			// setting the command to the port
     6a6:	88 bb       	out	0x18, r24	; 24
	{
		
		stop();
		lcd_cursor(1,1);		
     6a8:	81 e0       	ldi	r24, 0x01	; 1
     6aa:	61 e0       	ldi	r22, 0x01	; 1
     6ac:	0e 94 eb 00 	call	0x1d6	; 0x1d6 <lcd_cursor>
		lcd_string("Obstacle");		
     6b0:	80 e6       	ldi	r24, 0x60	; 96
     6b2:	90 e0       	ldi	r25, 0x00	; 0
     6b4:	0e 94 d5 00 	call	0x1aa	; 0x1aa <lcd_string>
     6b8:	88 ea       	ldi	r24, 0xA8	; 168
     6ba:	91 e6       	ldi	r25, 0x61	; 97
     6bc:	01 97       	sbiw	r24, 0x01	; 1
     6be:	f1 f7       	brne	.-4      	; 0x6bc <checkobstacle+0x2c>
     6c0:	20 e0       	ldi	r18, 0x00	; 0
     6c2:	30 e0       	ldi	r19, 0x00	; 0
		_delay_ms(100);		
		return  0;
	}	
	return 1;
}
     6c4:	c9 01       	movw	r24, r18
     6c6:	08 95       	ret

000006c8 <buzzer_on>:
#include <util/delay.h>

void buzzer_on (void)
{
 unsigned char port_restore = 0;
 port_restore = PINC;
     6c8:	83 b3       	in	r24, 0x13	; 19
 port_restore = port_restore | 0x08;
     6ca:	88 60       	ori	r24, 0x08	; 8
 PORTC = port_restore;
     6cc:	85 bb       	out	0x15, r24	; 21
}
     6ce:	08 95       	ret

000006d0 <buzzer_off>:

void buzzer_off (void)
{
 unsigned char port_restore = 0;
 port_restore = PINC;
     6d0:	83 b3       	in	r24, 0x13	; 19
 port_restore = port_restore & 0xF7;
     6d2:	87 7f       	andi	r24, 0xF7	; 247
 PORTC = port_restore;
     6d4:	85 bb       	out	0x15, r24	; 21
}
     6d6:	08 95       	ret

000006d8 <motion>:
void motion (unsigned char Direction)
{
 unsigned char PortBRestore = 0;

 Direction &= 0x0F; 			// removing upper nibbel as it is not needed
 PortBRestore = PORTB; 			// reading the PORTB's original status
     6d8:	98 b3       	in	r25, 0x18	; 24
 PortBRestore &= 0xF0; 			// setting lower direction nibbel to 0
     6da:	90 7f       	andi	r25, 0xF0	; 240
 PortBRestore |= Direction; 	// adding lower nibbel for direction command and restoring the PORTB status
     6dc:	8f 70       	andi	r24, 0x0F	; 15
     6de:	89 2b       	or	r24, r25
 PORTB = PortBRestore; 			// setting the command to the port
     6e0:	88 bb       	out	0x18, r24	; 24
}
     6e2:	08 95       	ret

000006e4 <forward>:
void motion (unsigned char Direction)
{
 unsigned char PortBRestore = 0;

 Direction &= 0x0F; 			// removing upper nibbel as it is not needed
 PortBRestore = PORTB; 			// reading the PORTB's original status
     6e4:	88 b3       	in	r24, 0x18	; 24
 PortBRestore &= 0xF0; 			// setting lower direction nibbel to 0
     6e6:	80 7f       	andi	r24, 0xF0	; 240
 PortBRestore |= Direction; 	// adding lower nibbel for direction command and restoring the PORTB status
     6e8:	86 60       	ori	r24, 0x06	; 6
 PORTB = PortBRestore; 			// setting the command to the port
     6ea:	88 bb       	out	0x18, r24	; 24
}

void forward (void) //both wheels forward
{
  motion(0x06);
}
     6ec:	08 95       	ret

000006ee <stop>:
void motion (unsigned char Direction)
{
 unsigned char PortBRestore = 0;

 Direction &= 0x0F; 			// removing upper nibbel as it is not needed
 PortBRestore = PORTB; 			// reading the PORTB's original status
     6ee:	88 b3       	in	r24, 0x18	; 24
 PortBRestore &= 0xF0; 			// setting lower direction nibbel to 0
     6f0:	80 7f       	andi	r24, 0xF0	; 240
 PortBRestore |= Direction; 	// adding lower nibbel for direction command and restoring the PORTB status
 PORTB = PortBRestore; 			// setting the command to the port
     6f2:	88 bb       	out	0x18, r24	; 24
}

void stop (void) //hard stop
{
  motion(0x00);
}
     6f4:	08 95       	ret

000006f6 <backward>:
void motion (unsigned char Direction)
{
 unsigned char PortBRestore = 0;

 Direction &= 0x0F; 			// removing upper nibbel as it is not needed
 PortBRestore = PORTB; 			// reading the PORTB's original status
     6f6:	88 b3       	in	r24, 0x18	; 24
 PortBRestore &= 0xF0; 			// setting lower direction nibbel to 0
     6f8:	80 7f       	andi	r24, 0xF0	; 240
 PortBRestore |= Direction; 	// adding lower nibbel for direction command and restoring the PORTB status
     6fa:	89 60       	ori	r24, 0x09	; 9
 PORTB = PortBRestore; 			// setting the command to the port
     6fc:	88 bb       	out	0x18, r24	; 24
}

void backward (void)        //both wheels backward
{
  motion(0x09);
}
     6fe:	08 95       	ret

00000700 <left>:
void motion (unsigned char Direction)
{
 unsigned char PortBRestore = 0;

 Direction &= 0x0F; 			// removing upper nibbel as it is not needed
 PortBRestore = PORTB; 			// reading the PORTB's original status
     700:	88 b3       	in	r24, 0x18	; 24
 PortBRestore &= 0xF0; 			// setting lower direction nibbel to 0
     702:	80 7f       	andi	r24, 0xF0	; 240
 PortBRestore |= Direction; 	// adding lower nibbel for direction command and restoring the PORTB status
     704:	85 60       	ori	r24, 0x05	; 5
 PORTB = PortBRestore; 			// setting the command to the port
     706:	88 bb       	out	0x18, r24	; 24
}

void left (void)            //Left wheel backward, Right wheel forward
{
  motion(0x05);
}
     708:	08 95       	ret

0000070a <right>:
void motion (unsigned char Direction)
{
 unsigned char PortBRestore = 0;

 Direction &= 0x0F; 			// removing upper nibbel as it is not needed
 PortBRestore = PORTB; 			// reading the PORTB's original status
     70a:	88 b3       	in	r24, 0x18	; 24
 PortBRestore &= 0xF0; 			// setting lower direction nibbel to 0
     70c:	80 7f       	andi	r24, 0xF0	; 240
 PortBRestore |= Direction; 	// adding lower nibbel for direction command and restoring the PORTB status
     70e:	8a 60       	ori	r24, 0x0A	; 10
 PORTB = PortBRestore; 			// setting the command to the port
     710:	88 bb       	out	0x18, r24	; 24
}

void right (void)           //Left wheel forward, Right wheel backward
{   
  motion(0x0a);
}
     712:	08 95       	ret

00000714 <soft_right>:
void motion (unsigned char Direction)
{
 unsigned char PortBRestore = 0;

 Direction &= 0x0F; 			// removing upper nibbel as it is not needed
 PortBRestore = PORTB; 			// reading the PORTB's original status
     714:	88 b3       	in	r24, 0x18	; 24
 PortBRestore &= 0xF0; 			// setting lower direction nibbel to 0
     716:	80 7f       	andi	r24, 0xF0	; 240
 PortBRestore |= Direction; 	// adding lower nibbel for direction command and restoring the PORTB status
     718:	82 60       	ori	r24, 0x02	; 2
 PORTB = PortBRestore; 			// setting the command to the port
     71a:	88 bb       	out	0x18, r24	; 24
}

void soft_right(void)
{
	motion(0x02);
}
     71c:	08 95       	ret

0000071e <soft_left>:
void motion (unsigned char Direction)
{
 unsigned char PortBRestore = 0;

 Direction &= 0x0F; 			// removing upper nibbel as it is not needed
 PortBRestore = PORTB; 			// reading the PORTB's original status
     71e:	88 b3       	in	r24, 0x18	; 24
 PortBRestore &= 0xF0; 			// setting lower direction nibbel to 0
     720:	80 7f       	andi	r24, 0xF0	; 240
 PortBRestore |= Direction; 	// adding lower nibbel for direction command and restoring the PORTB status
     722:	84 60       	ori	r24, 0x04	; 4
 PORTB = PortBRestore; 			// setting the command to the port
     724:	88 bb       	out	0x18, r24	; 24
}

void soft_left(void)
{
	motion(0x04);
}
     726:	08 95       	ret

00000728 <velocity>:
//Function for velocity control
void velocity (unsigned char left_motor, unsigned char right_motor)
{
 OCR1AH = 0x00;
     728:	1b bc       	out	0x2b, r1	; 43
 OCR1AL = left_motor; 
     72a:	8a bd       	out	0x2a, r24	; 42
 OCR1BH = 0x00;
     72c:	19 bc       	out	0x29, r1	; 41
 OCR1BL = right_motor;
     72e:	68 bd       	out	0x28, r22	; 40
}
     730:	08 95       	ret

00000732 <follow>:
	}
	return 0;
}

void follow()
{
     732:	0f 93       	push	r16
     734:	1f 93       	push	r17
     736:	cf 93       	push	r28
     738:	df 93       	push	r29
	lcd_cursor(1,1);		
     73a:	81 e0       	ldi	r24, 0x01	; 1
     73c:	61 e0       	ldi	r22, 0x01	; 1
     73e:	0e 94 eb 00 	call	0x1d6	; 0x1d6 <lcd_cursor>
	lcd_string("Go Straight");
     742:	89 e6       	ldi	r24, 0x69	; 105
     744:	90 e0       	ldi	r25, 0x00	; 0
     746:	0e 94 d5 00 	call	0x1aa	; 0x1aa <lcd_string>
	init_sensor_values();
     74a:	0e 94 2c 02 	call	0x458	; 0x458 <init_sensor_values>
void motion (unsigned char Direction)
{
 unsigned char PortBRestore = 0;

 Direction &= 0x0F; 			// removing upper nibbel as it is not needed
 PortBRestore = PORTB; 			// reading the PORTB's original status
     74e:	88 b3       	in	r24, 0x18	; 24
 PortBRestore &= 0xF0; 			// setting lower direction nibbel to 0
     750:	80 7f       	andi	r24, 0xF0	; 240
 PortBRestore |= Direction; 	// adding lower nibbel for direction command and restoring the PORTB status
     752:	86 60       	ori	r24, 0x06	; 6
 PORTB = PortBRestore; 			// setting the command to the port
     754:	88 bb       	out	0x18, r24	; 24
	forward();
	//if(pow_diff < 0) velocity(max+pow_diff, max);
	//else velocity(max, max-pow_diff);
	int left = leftspeed;
     756:	00 91 94 00 	lds	r16, 0x0094
     75a:	10 91 95 00 	lds	r17, 0x0095
	int right = rightspeed-delta;
     75e:	c0 91 96 00 	lds	r28, 0x0096
     762:	d0 91 97 00 	lds	r29, 0x0097
     766:	80 91 98 00 	lds	r24, 0x0098
     76a:	90 91 99 00 	lds	r25, 0x0099
     76e:	c8 1b       	sub	r28, r24
     770:	d9 0b       	sbc	r29, r25
	if(cline>thresh)
     772:	20 91 a4 00 	lds	r18, 0x00A4
     776:	30 91 a5 00 	lds	r19, 0x00A5
     77a:	80 91 b1 01 	lds	r24, 0x01B1
     77e:	90 e0       	ldi	r25, 0x00	; 0
     780:	40 91 b0 01 	lds	r20, 0x01B0
     784:	28 17       	cp	r18, r24
     786:	39 07       	cpc	r19, r25
     788:	6c f5       	brge	.+90     	; 0x7e4 <follow+0xb2>
	{
		if(lline>thresh) left = left*0.7;
     78a:	84 2f       	mov	r24, r20
     78c:	90 e0       	ldi	r25, 0x00	; 0
     78e:	28 17       	cp	r18, r24
     790:	39 07       	cpc	r19, r25
     792:	8c f4       	brge	.+34     	; 0x7b6 <follow+0x84>
     794:	b8 01       	movw	r22, r16
     796:	88 27       	eor	r24, r24
     798:	77 fd       	sbrc	r23, 7
     79a:	80 95       	com	r24
     79c:	98 2f       	mov	r25, r24
     79e:	0e 94 95 09 	call	0x132a	; 0x132a <__floatsisf>
     7a2:	23 e3       	ldi	r18, 0x33	; 51
     7a4:	33 e3       	ldi	r19, 0x33	; 51
     7a6:	43 e3       	ldi	r20, 0x33	; 51
     7a8:	5f e3       	ldi	r21, 0x3F	; 63
     7aa:	0e 94 9b 08 	call	0x1136	; 0x1136 <__mulsf3>
     7ae:	0e 94 f3 09 	call	0x13e6	; 0x13e6 <__fixsfsi>
     7b2:	8b 01       	movw	r16, r22
     7b4:	2f c0       	rjmp	.+94     	; 0x814 <follow+0xe2>
		else if(rline>thresh) right = right*0.7;
     7b6:	80 91 b2 01 	lds	r24, 0x01B2
     7ba:	90 e0       	ldi	r25, 0x00	; 0
     7bc:	28 17       	cp	r18, r24
     7be:	39 07       	cpc	r19, r25
     7c0:	4c f5       	brge	.+82     	; 0x814 <follow+0xe2>
     7c2:	be 01       	movw	r22, r28
     7c4:	88 27       	eor	r24, r24
     7c6:	77 fd       	sbrc	r23, 7
     7c8:	80 95       	com	r24
     7ca:	98 2f       	mov	r25, r24
     7cc:	0e 94 95 09 	call	0x132a	; 0x132a <__floatsisf>
     7d0:	23 e3       	ldi	r18, 0x33	; 51
     7d2:	33 e3       	ldi	r19, 0x33	; 51
     7d4:	43 e3       	ldi	r20, 0x33	; 51
     7d6:	5f e3       	ldi	r21, 0x3F	; 63
     7d8:	0e 94 9b 08 	call	0x1136	; 0x1136 <__mulsf3>
     7dc:	0e 94 f3 09 	call	0x13e6	; 0x13e6 <__fixsfsi>
     7e0:	eb 01       	movw	r28, r22
     7e2:	18 c0       	rjmp	.+48     	; 0x814 <follow+0xe2>
	}
	else
	{
		if(lline>thresh) left = left/2;
     7e4:	84 2f       	mov	r24, r20
     7e6:	90 e0       	ldi	r25, 0x00	; 0
     7e8:	28 17       	cp	r18, r24
     7ea:	39 07       	cpc	r19, r25
     7ec:	3c f4       	brge	.+14     	; 0x7fc <follow+0xca>
     7ee:	c8 01       	movw	r24, r16
     7f0:	62 e0       	ldi	r22, 0x02	; 2
     7f2:	70 e0       	ldi	r23, 0x00	; 0
     7f4:	0e 94 f7 0b 	call	0x17ee	; 0x17ee <__divmodhi4>
     7f8:	8b 01       	movw	r16, r22
     7fa:	0c c0       	rjmp	.+24     	; 0x814 <follow+0xe2>
		else if(rline>thresh) right = right/2;
     7fc:	80 91 b2 01 	lds	r24, 0x01B2
     800:	90 e0       	ldi	r25, 0x00	; 0
     802:	28 17       	cp	r18, r24
     804:	39 07       	cpc	r19, r25
     806:	34 f4       	brge	.+12     	; 0x814 <follow+0xe2>
     808:	ce 01       	movw	r24, r28
     80a:	62 e0       	ldi	r22, 0x02	; 2
     80c:	70 e0       	ldi	r23, 0x00	; 0
     80e:	0e 94 f7 0b 	call	0x17ee	; 0x17ee <__divmodhi4>
     812:	eb 01       	movw	r28, r22
	}
	velocity(left,right);
     814:	c8 01       	movw	r24, r16
     816:	be 01       	movw	r22, r28
     818:	0e 94 94 03 	call	0x728	; 0x728 <velocity>
	
	if((cline<thresh) && (lline<thresh) && (rline<thresh) ) 
     81c:	20 91 a4 00 	lds	r18, 0x00A4
     820:	30 91 a5 00 	lds	r19, 0x00A5
     824:	80 91 b1 01 	lds	r24, 0x01B1
     828:	90 e0       	ldi	r25, 0x00	; 0
     82a:	82 17       	cp	r24, r18
     82c:	93 07       	cpc	r25, r19
     82e:	dc f4       	brge	.+54     	; 0x866 <follow+0x134>
     830:	80 91 b0 01 	lds	r24, 0x01B0
     834:	90 e0       	ldi	r25, 0x00	; 0
     836:	82 17       	cp	r24, r18
     838:	93 07       	cpc	r25, r19
     83a:	ac f4       	brge	.+42     	; 0x866 <follow+0x134>
     83c:	80 91 b2 01 	lds	r24, 0x01B2
     840:	90 e0       	ldi	r25, 0x00	; 0
     842:	82 17       	cp	r24, r18
     844:	93 07       	cpc	r25, r19
     846:	7c f4       	brge	.+30     	; 0x866 <follow+0x134>
void motion (unsigned char Direction)
{
 unsigned char PortBRestore = 0;

 Direction &= 0x0F; 			// removing upper nibbel as it is not needed
 PortBRestore = PORTB; 			// reading the PORTB's original status
     848:	88 b3       	in	r24, 0x18	; 24
 PortBRestore &= 0xF0; 			// setting lower direction nibbel to 0
     84a:	80 7f       	andi	r24, 0xF0	; 240
 PortBRestore |= Direction; 	// adding lower nibbel for direction command and restoring the PORTB status
     84c:	86 60       	ori	r24, 0x06	; 6
 PORTB = PortBRestore; 			// setting the command to the port
     84e:	88 bb       	out	0x18, r24	; 24
void motion (unsigned char Direction)
{
 unsigned char PortBRestore = 0;

 Direction &= 0x0F; 			// removing upper nibbel as it is not needed
 PortBRestore = PORTB; 			// reading the PORTB's original status
     850:	88 b3       	in	r24, 0x18	; 24
 PortBRestore &= 0xF0; 			// setting lower direction nibbel to 0
     852:	80 7f       	andi	r24, 0xF0	; 240
 PortBRestore |= Direction; 	// adding lower nibbel for direction command and restoring the PORTB status
 PORTB = PortBRestore; 			// setting the command to the port
     854:	88 bb       	out	0x18, r24	; 24
	{
		forward();
		stop();
		lcd_cursor(1,1);		
     856:	81 e0       	ldi	r24, 0x01	; 1
     858:	61 e0       	ldi	r22, 0x01	; 1
     85a:	0e 94 eb 00 	call	0x1d6	; 0x1d6 <lcd_cursor>
		lcd_string("Stop");
     85e:	85 e7       	ldi	r24, 0x75	; 117
     860:	90 e0       	ldi	r25, 0x00	; 0
     862:	0e 94 d5 00 	call	0x1aa	; 0x1aa <lcd_string>
		
	}
	
}
     866:	df 91       	pop	r29
     868:	cf 91       	pop	r28
     86a:	1f 91       	pop	r17
     86c:	0f 91       	pop	r16
     86e:	08 95       	ret

00000870 <checkintersection>:



int checkintersection() 	//returns 1 if there is an intersection
{
	init_sensor_values();
     870:	0e 94 2c 02 	call	0x458	; 0x458 <init_sensor_values>
	if( cline>thresh && lline>thresh && rline >thresh ) //all on black
     874:	20 91 a4 00 	lds	r18, 0x00A4
     878:	30 91 a5 00 	lds	r19, 0x00A5
     87c:	80 91 b1 01 	lds	r24, 0x01B1
     880:	90 e0       	ldi	r25, 0x00	; 0
     882:	28 17       	cp	r18, r24
     884:	39 07       	cpc	r19, r25
     886:	0c f0       	brlt	.+2      	; 0x88a <checkintersection+0x1a>
     888:	41 c0       	rjmp	.+130    	; 0x90c <checkintersection+0x9c>
     88a:	80 91 b0 01 	lds	r24, 0x01B0
     88e:	90 e0       	ldi	r25, 0x00	; 0
     890:	28 17       	cp	r18, r24
     892:	39 07       	cpc	r19, r25
     894:	0c f0       	brlt	.+2      	; 0x898 <checkintersection+0x28>
     896:	3a c0       	rjmp	.+116    	; 0x90c <checkintersection+0x9c>
     898:	80 91 b2 01 	lds	r24, 0x01B2
     89c:	90 e0       	ldi	r25, 0x00	; 0
     89e:	28 17       	cp	r18, r24
     8a0:	39 07       	cpc	r19, r25
     8a2:	a4 f5       	brge	.+104    	; 0x90c <checkintersection+0x9c>
void motion (unsigned char Direction)
{
 unsigned char PortBRestore = 0;

 Direction &= 0x0F; 			// removing upper nibbel as it is not needed
 PortBRestore = PORTB; 			// reading the PORTB's original status
     8a4:	88 b3       	in	r24, 0x18	; 24
 PortBRestore &= 0xF0; 			// setting lower direction nibbel to 0
     8a6:	80 7f       	andi	r24, 0xF0	; 240
 PortBRestore |= Direction; 	// adding lower nibbel for direction command and restoring the PORTB status
     8a8:	86 60       	ori	r24, 0x06	; 6
 PORTB = PortBRestore; 			// setting the command to the port
     8aa:	88 bb       	out	0x18, r24	; 24
	{
		//if(pow_diff < 0) velocity(max+pow_diff, max);
		//else velocity(max, max-pow_diff);
		forward();
		velocity(leftspeed,(rightspeed-delta));
     8ac:	60 91 96 00 	lds	r22, 0x0096
     8b0:	70 91 97 00 	lds	r23, 0x0097
     8b4:	80 91 98 00 	lds	r24, 0x0098
     8b8:	90 91 99 00 	lds	r25, 0x0099
     8bc:	68 1b       	sub	r22, r24
     8be:	79 0b       	sbc	r23, r25
     8c0:	80 91 94 00 	lds	r24, 0x0094
     8c4:	90 91 95 00 	lds	r25, 0x0095
     8c8:	0e 94 94 03 	call	0x728	; 0x728 <velocity>
     8cc:	8c e0       	ldi	r24, 0x0C	; 12
     8ce:	9b e7       	ldi	r25, 0x7B	; 123
     8d0:	29 e1       	ldi	r18, 0x19	; 25
     8d2:	30 e0       	ldi	r19, 0x00	; 0
     8d4:	f9 01       	movw	r30, r18
     8d6:	31 97       	sbiw	r30, 0x01	; 1
     8d8:	f1 f7       	brne	.-4      	; 0x8d6 <checkintersection+0x66>
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
     8da:	01 97       	sbiw	r24, 0x01	; 1
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
     8dc:	d9 f7       	brne	.-10     	; 0x8d4 <checkintersection+0x64>
		_delay_ms(3150);
		lcd_cursor(1,1);		
     8de:	81 e0       	ldi	r24, 0x01	; 1
     8e0:	61 e0       	ldi	r22, 0x01	; 1
     8e2:	0e 94 eb 00 	call	0x1d6	; 0x1d6 <lcd_cursor>
		lcd_string("Intersection");
     8e6:	8a e7       	ldi	r24, 0x7A	; 122
     8e8:	90 e0       	ldi	r25, 0x00	; 0
     8ea:	0e 94 d5 00 	call	0x1aa	; 0x1aa <lcd_string>
void motion (unsigned char Direction)
{
 unsigned char PortBRestore = 0;

 Direction &= 0x0F; 			// removing upper nibbel as it is not needed
 PortBRestore = PORTB; 			// reading the PORTB's original status
     8ee:	88 b3       	in	r24, 0x18	; 24
 PortBRestore &= 0xF0; 			// setting lower direction nibbel to 0
     8f0:	80 7f       	andi	r24, 0xF0	; 240
 PortBRestore |= Direction; 	// adding lower nibbel for direction command and restoring the PORTB status
 PORTB = PortBRestore; 			// setting the command to the port
     8f2:	88 bb       	out	0x18, r24	; 24
     8f4:	80 e3       	ldi	r24, 0x30	; 48
     8f6:	95 e7       	ldi	r25, 0x75	; 117
     8f8:	29 e1       	ldi	r18, 0x19	; 25
     8fa:	30 e0       	ldi	r19, 0x00	; 0
     8fc:	f9 01       	movw	r30, r18
     8fe:	31 97       	sbiw	r30, 0x01	; 1
     900:	f1 f7       	brne	.-4      	; 0x8fe <checkintersection+0x8e>
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
     902:	01 97       	sbiw	r24, 0x01	; 1
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
     904:	d9 f7       	brne	.-10     	; 0x8fc <checkintersection+0x8c>
     906:	21 e0       	ldi	r18, 0x01	; 1
     908:	30 e0       	ldi	r19, 0x00	; 0
     90a:	02 c0       	rjmp	.+4      	; 0x910 <checkintersection+0xa0>
     90c:	20 e0       	ldi	r18, 0x00	; 0
     90e:	30 e0       	ldi	r19, 0x00	; 0
		stop();
		_delay_ms(3000);
		return 1;
	}
	return 0;
}
     910:	c9 01       	movw	r24, r18
     912:	08 95       	ret

00000914 <take_turn>:
 lcd_print(row, coloumn, ADC_Value, 3);
}


void take_turn(int d)
{
     914:	0f 93       	push	r16
     916:	1f 93       	push	r17
     918:	cf 93       	push	r28
     91a:	df 93       	push	r29
     91c:	ec 01       	movw	r28, r24
void motion (unsigned char Direction)
{
 unsigned char PortBRestore = 0;

 Direction &= 0x0F; 			// removing upper nibbel as it is not needed
 PortBRestore = PORTB; 			// reading the PORTB's original status
     91e:	88 b3       	in	r24, 0x18	; 24
 PortBRestore &= 0xF0; 			// setting lower direction nibbel to 0
     920:	80 7f       	andi	r24, 0xF0	; 240
 PortBRestore |= Direction; 	// adding lower nibbel for direction command and restoring the PORTB status
     922:	89 60       	ori	r24, 0x09	; 9
 PORTB = PortBRestore; 			// setting the command to the port
     924:	88 bb       	out	0x18, r24	; 24
	int left1;
	int right1;
	int flag=0;
	backward();
	if(d==1)velocity(leftspeed*1.2,(rightspeed-delta));
     926:	c1 30       	cpi	r28, 0x01	; 1
     928:	d1 05       	cpc	r29, r1
     92a:	e9 f4       	brne	.+58     	; 0x966 <take_turn+0x52>
     92c:	60 91 94 00 	lds	r22, 0x0094
     930:	70 91 95 00 	lds	r23, 0x0095
     934:	88 27       	eor	r24, r24
     936:	77 fd       	sbrc	r23, 7
     938:	80 95       	com	r24
     93a:	98 2f       	mov	r25, r24
     93c:	0e 94 95 09 	call	0x132a	; 0x132a <__floatsisf>
     940:	2a e9       	ldi	r18, 0x9A	; 154
     942:	39 e9       	ldi	r19, 0x99	; 153
     944:	49 e9       	ldi	r20, 0x99	; 153
     946:	5f e3       	ldi	r21, 0x3F	; 63
     948:	0e 94 9b 08 	call	0x1136	; 0x1136 <__mulsf3>
     94c:	40 91 96 00 	lds	r20, 0x0096
     950:	50 91 97 00 	lds	r21, 0x0097
     954:	20 91 98 00 	lds	r18, 0x0098
     958:	30 91 99 00 	lds	r19, 0x0099
     95c:	42 1b       	sub	r20, r18
     95e:	53 0b       	sbc	r21, r19
     960:	0e 94 94 03 	call	0x728	; 0x728 <velocity>
     964:	22 c0       	rjmp	.+68     	; 0x9aa <take_turn+0x96>
	else if(d==2)velocity(leftspeed,(rightspeed-delta)*1.2);
     966:	c2 30       	cpi	r28, 0x02	; 2
     968:	d1 05       	cpc	r29, r1
     96a:	f9 f4       	brne	.+62     	; 0x9aa <take_turn+0x96>
     96c:	00 91 94 00 	lds	r16, 0x0094
     970:	10 91 95 00 	lds	r17, 0x0095
     974:	60 91 96 00 	lds	r22, 0x0096
     978:	70 91 97 00 	lds	r23, 0x0097
     97c:	20 91 98 00 	lds	r18, 0x0098
     980:	30 91 99 00 	lds	r19, 0x0099
     984:	62 1b       	sub	r22, r18
     986:	73 0b       	sbc	r23, r19
     988:	88 27       	eor	r24, r24
     98a:	77 fd       	sbrc	r23, 7
     98c:	80 95       	com	r24
     98e:	98 2f       	mov	r25, r24
     990:	0e 94 95 09 	call	0x132a	; 0x132a <__floatsisf>
     994:	2a e9       	ldi	r18, 0x9A	; 154
     996:	39 e9       	ldi	r19, 0x99	; 153
     998:	49 e9       	ldi	r20, 0x99	; 153
     99a:	5f e3       	ldi	r21, 0x3F	; 63
     99c:	0e 94 9b 08 	call	0x1136	; 0x1136 <__mulsf3>
     9a0:	ab 01       	movw	r20, r22
     9a2:	bc 01       	movw	r22, r24
     9a4:	c8 01       	movw	r24, r16
     9a6:	0e 94 94 03 	call	0x728	; 0x728 <velocity>
     9aa:	88 ec       	ldi	r24, 0xC8	; 200
     9ac:	9f ea       	ldi	r25, 0xAF	; 175
     9ae:	29 e1       	ldi	r18, 0x19	; 25
     9b0:	30 e0       	ldi	r19, 0x00	; 0
     9b2:	f9 01       	movw	r30, r18
     9b4:	31 97       	sbiw	r30, 0x01	; 1
     9b6:	f1 f7       	brne	.-4      	; 0x9b4 <take_turn+0xa0>
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
     9b8:	01 97       	sbiw	r24, 0x01	; 1
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
     9ba:	d9 f7       	brne	.-10     	; 0x9b2 <take_turn+0x9e>
void motion (unsigned char Direction)
{
 unsigned char PortBRestore = 0;

 Direction &= 0x0F; 			// removing upper nibbel as it is not needed
 PortBRestore = PORTB; 			// reading the PORTB's original status
     9bc:	88 b3       	in	r24, 0x18	; 24
 PortBRestore &= 0xF0; 			// setting lower direction nibbel to 0
     9be:	80 7f       	andi	r24, 0xF0	; 240
 PortBRestore |= Direction; 	// adding lower nibbel for direction command and restoring the PORTB status
 PORTB = PortBRestore; 			// setting the command to the port
     9c0:	88 bb       	out	0x18, r24	; 24
     9c2:	80 e1       	ldi	r24, 0x10	; 16
     9c4:	97 e2       	ldi	r25, 0x27	; 39
     9c6:	29 e1       	ldi	r18, 0x19	; 25
     9c8:	30 e0       	ldi	r19, 0x00	; 0
     9ca:	f9 01       	movw	r30, r18
     9cc:	31 97       	sbiw	r30, 0x01	; 1
     9ce:	f1 f7       	brne	.-4      	; 0x9cc <take_turn+0xb8>
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
     9d0:	01 97       	sbiw	r24, 0x01	; 1
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
     9d2:	d9 f7       	brne	.-10     	; 0x9ca <take_turn+0xb6>
	_delay_ms(4500);
	stop();
	_delay_ms(1000);
	if(d==1) soft_left();
     9d4:	c1 30       	cpi	r28, 0x01	; 1
     9d6:	d1 05       	cpc	r29, r1
     9d8:	21 f4       	brne	.+8      	; 0x9e2 <take_turn+0xce>
void motion (unsigned char Direction)
{
 unsigned char PortBRestore = 0;

 Direction &= 0x0F; 			// removing upper nibbel as it is not needed
 PortBRestore = PORTB; 			// reading the PORTB's original status
     9da:	88 b3       	in	r24, 0x18	; 24
 PortBRestore &= 0xF0; 			// setting lower direction nibbel to 0
     9dc:	80 7f       	andi	r24, 0xF0	; 240
 PortBRestore |= Direction; 	// adding lower nibbel for direction command and restoring the PORTB status
     9de:	84 60       	ori	r24, 0x04	; 4
     9e0:	05 c0       	rjmp	.+10     	; 0x9ec <take_turn+0xd8>
	else if(d==2) soft_right();
     9e2:	22 97       	sbiw	r28, 0x02	; 2
     9e4:	21 f4       	brne	.+8      	; 0x9ee <take_turn+0xda>
void motion (unsigned char Direction)
{
 unsigned char PortBRestore = 0;

 Direction &= 0x0F; 			// removing upper nibbel as it is not needed
 PortBRestore = PORTB; 			// reading the PORTB's original status
     9e6:	88 b3       	in	r24, 0x18	; 24
 PortBRestore &= 0xF0; 			// setting lower direction nibbel to 0
     9e8:	80 7f       	andi	r24, 0xF0	; 240
 PortBRestore |= Direction; 	// adding lower nibbel for direction command and restoring the PORTB status
     9ea:	82 60       	ori	r24, 0x02	; 2
 PORTB = PortBRestore; 			// setting the command to the port
     9ec:	88 bb       	out	0x18, r24	; 24
	while(1)
	{
		init_sensor_values();
     9ee:	0e 94 2c 02 	call	0x458	; 0x458 <init_sensor_values>
		int left1 = leftspeed;
     9f2:	00 91 94 00 	lds	r16, 0x0094
     9f6:	10 91 95 00 	lds	r17, 0x0095
		int right1 = rightspeed-delta;
     9fa:	c0 91 96 00 	lds	r28, 0x0096
     9fe:	d0 91 97 00 	lds	r29, 0x0097
     a02:	80 91 98 00 	lds	r24, 0x0098
     a06:	90 91 99 00 	lds	r25, 0x0099
     a0a:	c8 1b       	sub	r28, r24
     a0c:	d9 0b       	sbc	r29, r25
		if(cline>thresh)
     a0e:	20 91 a4 00 	lds	r18, 0x00A4
     a12:	30 91 a5 00 	lds	r19, 0x00A5
     a16:	80 91 b1 01 	lds	r24, 0x01B1
     a1a:	90 e0       	ldi	r25, 0x00	; 0
     a1c:	40 91 b0 01 	lds	r20, 0x01B0
     a20:	28 17       	cp	r18, r24
     a22:	39 07       	cpc	r19, r25
     a24:	6c f5       	brge	.+90     	; 0xa80 <take_turn+0x16c>
		{
			if(lline>thresh) left1 = left1*0.7;
     a26:	84 2f       	mov	r24, r20
     a28:	90 e0       	ldi	r25, 0x00	; 0
     a2a:	28 17       	cp	r18, r24
     a2c:	39 07       	cpc	r19, r25
     a2e:	8c f4       	brge	.+34     	; 0xa52 <take_turn+0x13e>
     a30:	b8 01       	movw	r22, r16
     a32:	88 27       	eor	r24, r24
     a34:	77 fd       	sbrc	r23, 7
     a36:	80 95       	com	r24
     a38:	98 2f       	mov	r25, r24
     a3a:	0e 94 95 09 	call	0x132a	; 0x132a <__floatsisf>
     a3e:	23 e3       	ldi	r18, 0x33	; 51
     a40:	33 e3       	ldi	r19, 0x33	; 51
     a42:	43 e3       	ldi	r20, 0x33	; 51
     a44:	5f e3       	ldi	r21, 0x3F	; 63
     a46:	0e 94 9b 08 	call	0x1136	; 0x1136 <__mulsf3>
     a4a:	0e 94 f3 09 	call	0x13e6	; 0x13e6 <__fixsfsi>
     a4e:	8b 01       	movw	r16, r22
     a50:	2f c0       	rjmp	.+94     	; 0xab0 <take_turn+0x19c>
			else if(rline>thresh) right1 = right1*0.7;
     a52:	80 91 b2 01 	lds	r24, 0x01B2
     a56:	90 e0       	ldi	r25, 0x00	; 0
     a58:	28 17       	cp	r18, r24
     a5a:	39 07       	cpc	r19, r25
     a5c:	4c f5       	brge	.+82     	; 0xab0 <take_turn+0x19c>
     a5e:	be 01       	movw	r22, r28
     a60:	88 27       	eor	r24, r24
     a62:	77 fd       	sbrc	r23, 7
     a64:	80 95       	com	r24
     a66:	98 2f       	mov	r25, r24
     a68:	0e 94 95 09 	call	0x132a	; 0x132a <__floatsisf>
     a6c:	23 e3       	ldi	r18, 0x33	; 51
     a6e:	33 e3       	ldi	r19, 0x33	; 51
     a70:	43 e3       	ldi	r20, 0x33	; 51
     a72:	5f e3       	ldi	r21, 0x3F	; 63
     a74:	0e 94 9b 08 	call	0x1136	; 0x1136 <__mulsf3>
     a78:	0e 94 f3 09 	call	0x13e6	; 0x13e6 <__fixsfsi>
     a7c:	eb 01       	movw	r28, r22
     a7e:	18 c0       	rjmp	.+48     	; 0xab0 <take_turn+0x19c>
		}
		else
		{
			if(lline>thresh) left1 = left1/2;
     a80:	84 2f       	mov	r24, r20
     a82:	90 e0       	ldi	r25, 0x00	; 0
     a84:	28 17       	cp	r18, r24
     a86:	39 07       	cpc	r19, r25
     a88:	3c f4       	brge	.+14     	; 0xa98 <take_turn+0x184>
     a8a:	c8 01       	movw	r24, r16
     a8c:	62 e0       	ldi	r22, 0x02	; 2
     a8e:	70 e0       	ldi	r23, 0x00	; 0
     a90:	0e 94 f7 0b 	call	0x17ee	; 0x17ee <__divmodhi4>
     a94:	8b 01       	movw	r16, r22
     a96:	0c c0       	rjmp	.+24     	; 0xab0 <take_turn+0x19c>
			else if(rline>thresh) right1 = right1/2;
     a98:	80 91 b2 01 	lds	r24, 0x01B2
     a9c:	90 e0       	ldi	r25, 0x00	; 0
     a9e:	28 17       	cp	r18, r24
     aa0:	39 07       	cpc	r19, r25
     aa2:	34 f4       	brge	.+12     	; 0xab0 <take_turn+0x19c>
     aa4:	ce 01       	movw	r24, r28
     aa6:	62 e0       	ldi	r22, 0x02	; 2
     aa8:	70 e0       	ldi	r23, 0x00	; 0
     aaa:	0e 94 f7 0b 	call	0x17ee	; 0x17ee <__divmodhi4>
     aae:	eb 01       	movw	r28, r22
		}
		velocity(left1,right1);
     ab0:	c8 01       	movw	r24, r16
     ab2:	be 01       	movw	r22, r28
     ab4:	0e 94 94 03 	call	0x728	; 0x728 <velocity>
		if(lline<thresh && cline>thresh && rline<thresh) break;
     ab8:	20 91 a4 00 	lds	r18, 0x00A4
     abc:	30 91 a5 00 	lds	r19, 0x00A5
     ac0:	80 91 b0 01 	lds	r24, 0x01B0
     ac4:	90 e0       	ldi	r25, 0x00	; 0
     ac6:	82 17       	cp	r24, r18
     ac8:	93 07       	cpc	r25, r19
     aca:	0c f0       	brlt	.+2      	; 0xace <take_turn+0x1ba>
     acc:	90 cf       	rjmp	.-224    	; 0x9ee <take_turn+0xda>
     ace:	80 91 b1 01 	lds	r24, 0x01B1
     ad2:	90 e0       	ldi	r25, 0x00	; 0
     ad4:	28 17       	cp	r18, r24
     ad6:	39 07       	cpc	r19, r25
     ad8:	0c f0       	brlt	.+2      	; 0xadc <take_turn+0x1c8>
     ada:	89 cf       	rjmp	.-238    	; 0x9ee <take_turn+0xda>
     adc:	80 91 b2 01 	lds	r24, 0x01B2
     ae0:	90 e0       	ldi	r25, 0x00	; 0
     ae2:	82 17       	cp	r24, r18
     ae4:	93 07       	cpc	r25, r19
     ae6:	0c f0       	brlt	.+2      	; 0xaea <take_turn+0x1d6>
     ae8:	82 cf       	rjmp	.-252    	; 0x9ee <take_turn+0xda>
			_delay_ms(40);
			break;
		}
	}
	*/
}
     aea:	df 91       	pop	r29
     aec:	cf 91       	pop	r28
     aee:	1f 91       	pop	r17
     af0:	0f 91       	pop	r16
     af2:	08 95       	ret

00000af4 <turn_right>:
	lcd_string("Left");
	take_turn(1);
}
void turn_right()
{
	lcd_cursor(1,1);		
     af4:	81 e0       	ldi	r24, 0x01	; 1
     af6:	61 e0       	ldi	r22, 0x01	; 1
     af8:	0e 94 eb 00 	call	0x1d6	; 0x1d6 <lcd_cursor>
	lcd_string("Right");
     afc:	87 e8       	ldi	r24, 0x87	; 135
     afe:	90 e0       	ldi	r25, 0x00	; 0
     b00:	0e 94 d5 00 	call	0x1aa	; 0x1aa <lcd_string>
	take_turn(2);
     b04:	82 e0       	ldi	r24, 0x02	; 2
     b06:	90 e0       	ldi	r25, 0x00	; 0
     b08:	0e 94 8a 04 	call	0x914	; 0x914 <take_turn>
}
     b0c:	08 95       	ret

00000b0e <turn_left>:
	}
	*/
}
void turn_left()
{
	lcd_cursor(1,1);		
     b0e:	81 e0       	ldi	r24, 0x01	; 1
     b10:	61 e0       	ldi	r22, 0x01	; 1
     b12:	0e 94 eb 00 	call	0x1d6	; 0x1d6 <lcd_cursor>
	lcd_string("Left");
     b16:	8d e8       	ldi	r24, 0x8D	; 141
     b18:	90 e0       	ldi	r25, 0x00	; 0
     b1a:	0e 94 d5 00 	call	0x1aa	; 0x1aa <lcd_string>
	take_turn(1);
     b1e:	81 e0       	ldi	r24, 0x01	; 1
     b20:	90 e0       	ldi	r25, 0x00	; 0
     b22:	0e 94 8a 04 	call	0x914	; 0x914 <take_turn>
}
     b26:	08 95       	ret

00000b28 <__vector_11>:
unsigned char chkid2 = '\0';
unsigned char mytemp;
const char myid = '1'; // 0 is bot 1 and 1 is bot 2
int recv_count=0;
SIGNAL(SIG_USART_RECV) 		// ISR for receive complete interrupt
{
     b28:	1f 92       	push	r1
     b2a:	0f 92       	push	r0
     b2c:	0f b6       	in	r0, 0x3f	; 63
     b2e:	0f 92       	push	r0
     b30:	11 24       	eor	r1, r1
     b32:	2f 93       	push	r18
     b34:	8f 93       	push	r24
     b36:	9f 93       	push	r25
	//receiving protocol : d myid data --> 3chars sent by coordinator
	cli();
     b38:	f8 94       	cli
	mytemp = UDR ;
     b3a:	2c b1       	in	r18, 0x0c	; 12
     b3c:	20 93 c4 01 	sts	0x01C4, r18
	if(recv_count==0) { chkid1=mytemp; recv_count++; }
     b40:	80 91 c2 01 	lds	r24, 0x01C2
     b44:	90 91 c3 01 	lds	r25, 0x01C3
     b48:	00 97       	sbiw	r24, 0x00	; 0
     b4a:	29 f4       	brne	.+10     	; 0xb56 <__vector_11+0x2e>
     b4c:	20 93 c0 01 	sts	0x01C0, r18
     b50:	81 e0       	ldi	r24, 0x01	; 1
     b52:	90 e0       	ldi	r25, 0x00	; 0
     b54:	07 c0       	rjmp	.+14     	; 0xb64 <__vector_11+0x3c>
	else if (recv_count==1) { chkid2=mytemp; recv_count++; }
     b56:	81 30       	cpi	r24, 0x01	; 1
     b58:	91 05       	cpc	r25, r1
     b5a:	49 f4       	brne	.+18     	; 0xb6e <__vector_11+0x46>
     b5c:	20 93 c1 01 	sts	0x01C1, r18
     b60:	82 e0       	ldi	r24, 0x02	; 2
     b62:	90 e0       	ldi	r25, 0x00	; 0
     b64:	90 93 c3 01 	sts	0x01C3, r25
     b68:	80 93 c2 01 	sts	0x01C2, r24
     b6c:	14 c0       	rjmp	.+40     	; 0xb96 <__vector_11+0x6e>
	else if(recv_count==2)
     b6e:	02 97       	sbiw	r24, 0x02	; 2
     b70:	91 f4       	brne	.+36     	; 0xb96 <__vector_11+0x6e>
	{
		if(chkid1 == 'd' && chkid2 == myid)
     b72:	80 91 c0 01 	lds	r24, 0x01C0
     b76:	84 36       	cpi	r24, 0x64	; 100
     b78:	31 f4       	brne	.+12     	; 0xb86 <__vector_11+0x5e>
     b7a:	80 91 c1 01 	lds	r24, 0x01C1
     b7e:	81 33       	cpi	r24, 0x31	; 49
     b80:	11 f4       	brne	.+4      	; 0xb86 <__vector_11+0x5e>
		{
			data=mytemp;
     b82:	20 93 ce 01 	sts	0x01CE, r18
		}
		chkid1='\0';
     b86:	10 92 c0 01 	sts	0x01C0, r1
		chkid2='\0';
     b8a:	10 92 c1 01 	sts	0x01C1, r1
		recv_count=0;
     b8e:	10 92 c3 01 	sts	0x01C3, r1
     b92:	10 92 c2 01 	sts	0x01C2, r1
	}
	
	sei();
     b96:	78 94       	sei
}
     b98:	9f 91       	pop	r25
     b9a:	8f 91       	pop	r24
     b9c:	2f 91       	pop	r18
     b9e:	0f 90       	pop	r0
     ba0:	0f be       	out	0x3f, r0	; 63
     ba2:	0f 90       	pop	r0
     ba4:	1f 90       	pop	r1
     ba6:	18 95       	reti

00000ba8 <xbee_sendString>:

void xbee_sendString(char str[],int strlngt)
{	
     ba8:	ac 01       	movw	r20, r24
	cli();
     baa:	f8 94       	cli
	int i;
	UDR='#';
     bac:	83 e2       	ldi	r24, 0x23	; 35
     bae:	8c b9       	out	0x0c, r24	; 12
     bb0:	e4 ed       	ldi	r30, 0xD4	; 212
     bb2:	f0 e3       	ldi	r31, 0x30	; 48
     bb4:	31 97       	sbiw	r30, 0x01	; 1
     bb6:	f1 f7       	brne	.-4      	; 0xbb4 <xbee_sendString+0xc>
     bb8:	20 e0       	ldi	r18, 0x00	; 0
     bba:	30 e0       	ldi	r19, 0x00	; 0
	_delay_ms(50);
	for(i=0;i<strlngt;i++)
	{
		UDR=str[i];
     bbc:	a4 ed       	ldi	r26, 0xD4	; 212
     bbe:	b0 e3       	ldi	r27, 0x30	; 48
     bc0:	0a c0       	rjmp	.+20     	; 0xbd6 <xbee_sendString+0x2e>
     bc2:	fa 01       	movw	r30, r20
     bc4:	e2 0f       	add	r30, r18
     bc6:	f3 1f       	adc	r31, r19
     bc8:	80 81       	ld	r24, Z
     bca:	8c b9       	out	0x0c, r24	; 12
     bcc:	fd 01       	movw	r30, r26
     bce:	31 97       	sbiw	r30, 0x01	; 1
     bd0:	f1 f7       	brne	.-4      	; 0xbce <xbee_sendString+0x26>
{	
	cli();
	int i;
	UDR='#';
	_delay_ms(50);
	for(i=0;i<strlngt;i++)
     bd2:	2f 5f       	subi	r18, 0xFF	; 255
     bd4:	3f 4f       	sbci	r19, 0xFF	; 255
     bd6:	26 17       	cp	r18, r22
     bd8:	37 07       	cpc	r19, r23
     bda:	9c f3       	brlt	.-26     	; 0xbc2 <xbee_sendString+0x1a>
	{
		UDR=str[i];
		_delay_ms(50);
	}
	UDR='#';
     bdc:	83 e2       	ldi	r24, 0x23	; 35
     bde:	8c b9       	out	0x0c, r24	; 12
     be0:	84 ed       	ldi	r24, 0xD4	; 212
     be2:	90 e3       	ldi	r25, 0x30	; 48
     be4:	01 97       	sbiw	r24, 0x01	; 1
     be6:	f1 f7       	brne	.-4      	; 0xbe4 <xbee_sendString+0x3c>
	_delay_ms(50);
	sei();
     be8:	78 94       	sei
}
     bea:	08 95       	ret

00000bec <comintersection>:

//protocol : dbot :#d srcid/destid.data#
void comintersection()
{
     bec:	df 93       	push	r29
     bee:	cf 93       	push	r28
     bf0:	00 d0       	rcall	.+0      	; 0xbf2 <comintersection+0x6>
     bf2:	00 d0       	rcall	.+0      	; 0xbf4 <comintersection+0x8>
     bf4:	cd b7       	in	r28, 0x3d	; 61
     bf6:	de b7       	in	r29, 0x3e	; 62
	char str[4];
	str[0] = 'd';
	str[1] = myid;
     bf8:	81 e3       	ldi	r24, 0x31	; 49
     bfa:	8a 83       	std	Y+2, r24	; 0x02
	str[2] = '.';
     bfc:	8e e2       	ldi	r24, 0x2E	; 46
     bfe:	8b 83       	std	Y+3, r24	; 0x03
	sei();
}

void xbee_sendString(char str[],int strlngt)
{	
	cli();
     c00:	f8 94       	cli
	int i;
	UDR='#';
     c02:	93 e2       	ldi	r25, 0x23	; 35
     c04:	9c b9       	out	0x0c, r25	; 12
     c06:	24 ed       	ldi	r18, 0xD4	; 212
     c08:	30 e3       	ldi	r19, 0x30	; 48
     c0a:	f9 01       	movw	r30, r18
     c0c:	31 97       	sbiw	r30, 0x01	; 1
     c0e:	f1 f7       	brne	.-4      	; 0xc0c <comintersection+0x20>
	_delay_ms(50);
	for(i=0;i<strlngt;i++)
	{
		UDR=str[i];
     c10:	84 e6       	ldi	r24, 0x64	; 100
     c12:	8c b9       	out	0x0c, r24	; 12
     c14:	f9 01       	movw	r30, r18
     c16:	31 97       	sbiw	r30, 0x01	; 1
     c18:	f1 f7       	brne	.-4      	; 0xc16 <comintersection+0x2a>
     c1a:	8a 81       	ldd	r24, Y+2	; 0x02
     c1c:	8c b9       	out	0x0c, r24	; 12
     c1e:	f9 01       	movw	r30, r18
     c20:	31 97       	sbiw	r30, 0x01	; 1
     c22:	f1 f7       	brne	.-4      	; 0xc20 <comintersection+0x34>
     c24:	8b 81       	ldd	r24, Y+3	; 0x03
     c26:	8c b9       	out	0x0c, r24	; 12
     c28:	f9 01       	movw	r30, r18
     c2a:	31 97       	sbiw	r30, 0x01	; 1
     c2c:	f1 f7       	brne	.-4      	; 0xc2a <comintersection+0x3e>
		_delay_ms(50);
	}
	UDR='#';
     c2e:	9c b9       	out	0x0c, r25	; 12
     c30:	c9 01       	movw	r24, r18
     c32:	01 97       	sbiw	r24, 0x01	; 1
     c34:	f1 f7       	brne	.-4      	; 0xc32 <comintersection+0x46>
	_delay_ms(50);
	sei();
     c36:	78 94       	sei
	str[0] = 'd';
	str[1] = myid;
	str[2] = '.';
	str[3] = '\0';
	xbee_sendString(str,3);
}
     c38:	0f 90       	pop	r0
     c3a:	0f 90       	pop	r0
     c3c:	0f 90       	pop	r0
     c3e:	0f 90       	pop	r0
     c40:	cf 91       	pop	r28
     c42:	df 91       	pop	r29
     c44:	08 95       	ret

00000c46 <move_bot>:
#include "motion.h"
#include "signals.h"
	
int move_bot()
{
	init_sensor_values();
     c46:	0e 94 2c 02 	call	0x458	; 0x458 <init_sensor_values>
	while(checkobstacle()==0) {} 
     c4a:	0e 94 48 03 	call	0x690	; 0x690 <checkobstacle>
     c4e:	89 2b       	or	r24, r25
     c50:	e1 f3       	breq	.-8      	; 0xc4a <move_bot+0x4>
	if(checkintersection() == 1)
     c52:	0e 94 38 04 	call	0x870	; 0x870 <checkintersection>
     c56:	01 97       	sbiw	r24, 0x01	; 1
     c58:	89 f4       	brne	.+34     	; 0xc7c <move_bot+0x36>
	{	
		//communicate with coordinator
		comintersection();
     c5a:	0e 94 f6 05 	call	0xbec	; 0xbec <comintersection>
void motion (unsigned char Direction)
{
 unsigned char PortBRestore = 0;

 Direction &= 0x0F; 			// removing upper nibbel as it is not needed
 PortBRestore = PORTB; 			// reading the PORTB's original status
     c5e:	88 b3       	in	r24, 0x18	; 24
 PortBRestore &= 0xF0; 			// setting lower direction nibbel to 0
     c60:	80 7f       	andi	r24, 0xF0	; 240
 PortBRestore |= Direction; 	// adding lower nibbel for direction command and restoring the PORTB status
 PORTB = PortBRestore; 			// setting the command to the port
     c62:	88 bb       	out	0x18, r24	; 24
     c64:	80 e1       	ldi	r24, 0x10	; 16
     c66:	97 e2       	ldi	r25, 0x27	; 39
     c68:	29 e1       	ldi	r18, 0x19	; 25
     c6a:	30 e0       	ldi	r19, 0x00	; 0
     c6c:	f9 01       	movw	r30, r18
     c6e:	31 97       	sbiw	r30, 0x01	; 1
     c70:	f1 f7       	brne	.-4      	; 0xc6e <move_bot+0x28>
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
     c72:	01 97       	sbiw	r24, 0x01	; 1
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
     c74:	d9 f7       	brne	.-10     	; 0xc6c <move_bot+0x26>
     c76:	20 e0       	ldi	r18, 0x00	; 0
     c78:	30 e0       	ldi	r19, 0x00	; 0
     c7a:	04 c0       	rjmp	.+8      	; 0xc84 <move_bot+0x3e>
		_delay_ms(1000);
		return 0;
	}
	else 
	{
		follow();
     c7c:	0e 94 99 03 	call	0x732	; 0x732 <follow>
     c80:	21 e0       	ldi	r18, 0x01	; 1
     c82:	30 e0       	ldi	r19, 0x00	; 0
		return 1;
	}
}
     c84:	c9 01       	movw	r24, r18
     c86:	08 95       	ret

00000c88 <run>:

void run(void)
{
     c88:	ff 92       	push	r15
     c8a:	0f 93       	push	r16
     c8c:	1f 93       	push	r17
     c8e:	cf 93       	push	r28
     c90:	df 93       	push	r29
	data='w';
     c92:	87 e7       	ldi	r24, 0x77	; 119
     c94:	80 93 ce 01 	sts	0x01CE, r24
     c98:	09 e1       	ldi	r16, 0x19	; 25
     c9a:	10 e0       	ldi	r17, 0x00	; 0
			continue;
		
		}
		if(data == 'o') // origin
		{
			data='w';
     c9c:	c8 ea       	ldi	r28, 0xA8	; 168
     c9e:	d1 e6       	ldi	r29, 0x61	; 97
     ca0:	87 e7       	ldi	r24, 0x77	; 119
     ca2:	f8 2e       	mov	r15, r24
     ca4:	08 c0       	rjmp	.+16     	; 0xcb6 <run+0x2e>
	data='w';
	while(1)
	{
		while(data == 'w') //waiting for signal
		{
			lcd_cursor(1,1);
     ca6:	81 e0       	ldi	r24, 0x01	; 1
     ca8:	61 e0       	ldi	r22, 0x01	; 1
     caa:	0e 94 eb 00 	call	0x1d6	; 0x1d6 <lcd_cursor>
			lcd_string("w");
     cae:	82 e9       	ldi	r24, 0x92	; 146
     cb0:	90 e0       	ldi	r25, 0x00	; 0
     cb2:	0e 94 d5 00 	call	0x1aa	; 0x1aa <lcd_string>
void run(void)
{
	data='w';
	while(1)
	{
		while(data == 'w') //waiting for signal
     cb6:	80 91 ce 01 	lds	r24, 0x01CE
     cba:	87 37       	cpi	r24, 0x77	; 119
     cbc:	a1 f3       	breq	.-24     	; 0xca6 <run+0x1e>
		{
			lcd_cursor(1,1);
			lcd_string("w");
		}
		lcd_cursor(1,1);
     cbe:	81 e0       	ldi	r24, 0x01	; 1
     cc0:	61 e0       	ldi	r22, 0x01	; 1
     cc2:	0e 94 eb 00 	call	0x1d6	; 0x1d6 <lcd_cursor>
		lcd_string(data);
     cc6:	80 91 ce 01 	lds	r24, 0x01CE
     cca:	90 e0       	ldi	r25, 0x00	; 0
     ccc:	0e 94 d5 00 	call	0x1aa	; 0x1aa <lcd_string>
     cd0:	0f c0       	rjmp	.+30     	; 0xcf0 <run+0x68>
void motion (unsigned char Direction)
{
 unsigned char PortBRestore = 0;

 Direction &= 0x0F; 			// removing upper nibbel as it is not needed
 PortBRestore = PORTB; 			// reading the PORTB's original status
     cd2:	88 b3       	in	r24, 0x18	; 24
 PortBRestore &= 0xF0; 			// setting lower direction nibbel to 0
     cd4:	80 7f       	andi	r24, 0xF0	; 240
 PortBRestore |= Direction; 	// adding lower nibbel for direction command and restoring the PORTB status
 PORTB = PortBRestore; 			// setting the command to the port
     cd6:	88 bb       	out	0x18, r24	; 24
     cd8:	8f ef       	ldi	r24, 0xFF	; 255
     cda:	9f ef       	ldi	r25, 0xFF	; 255
     cdc:	f8 01       	movw	r30, r16
     cde:	31 97       	sbiw	r30, 0x01	; 1
     ce0:	f1 f7       	brne	.-4      	; 0xcde <run+0x56>
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
     ce2:	01 97       	sbiw	r24, 0x01	; 1
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
     ce4:	d9 f7       	brne	.-10     	; 0xcdc <run+0x54>
		while(data == '\0' )
		{
			stop();
			_delay_ms(500000);
			comintersection();
     ce6:	0e 94 f6 05 	call	0xbec	; 0xbec <comintersection>
     cea:	ce 01       	movw	r24, r28
     cec:	01 97       	sbiw	r24, 0x01	; 1
     cee:	f1 f7       	brne	.-4      	; 0xcec <run+0x64>
			lcd_cursor(1,1);
			lcd_string("w");
		}
		lcd_cursor(1,1);
		lcd_string(data);
		while(data == '\0' )
     cf0:	80 91 ce 01 	lds	r24, 0x01CE
     cf4:	88 23       	and	r24, r24
     cf6:	69 f3       	breq	.-38     	; 0xcd2 <run+0x4a>
			stop();
			_delay_ms(500000);
			comintersection();
			_delay_ms(100);
		}
		if(data=='f') // forward
     cf8:	86 36       	cpi	r24, 0x66	; 102
     cfa:	11 f4       	brne	.+4      	; 0xd00 <run+0x78>
		{
			data='\0';
     cfc:	10 92 ce 01 	sts	0x01CE, r1
		}
		if(data=='r') // right	
     d00:	80 91 ce 01 	lds	r24, 0x01CE
     d04:	82 37       	cpi	r24, 0x72	; 114
     d06:	21 f4       	brne	.+8      	; 0xd10 <run+0x88>
		{
			data='\0';
     d08:	10 92 ce 01 	sts	0x01CE, r1
			turn_right();
     d0c:	0e 94 7a 05 	call	0xaf4	; 0xaf4 <turn_right>
		}
		if(data=='l') // left
     d10:	80 91 ce 01 	lds	r24, 0x01CE
     d14:	8c 36       	cpi	r24, 0x6C	; 108
     d16:	21 f4       	brne	.+8      	; 0xd20 <run+0x98>
		{
			data='\0';
     d18:	10 92 ce 01 	sts	0x01CE, r1
			turn_left();
     d1c:	0e 94 87 05 	call	0xb0e	; 0xb0e <turn_left>
		} 
		if(data == 'h') // halt
     d20:	80 91 ce 01 	lds	r24, 0x01CE
     d24:	88 36       	cpi	r24, 0x68	; 104
     d26:	19 f4       	brne	.+6      	; 0xd2e <run+0xa6>
		{
			data='\0';
     d28:	10 92 ce 01 	sts	0x01CE, r1
     d2c:	04 c0       	rjmp	.+8      	; 0xd36 <run+0xae>
			stop();
			_delay_ms(100);
			continue;
		
		}
		if(data == 'o') // origin
     d2e:	8f 36       	cpi	r24, 0x6F	; 111
     d30:	49 f4       	brne	.+18     	; 0xd44 <run+0xbc>
		{
			data='w';
     d32:	f0 92 ce 01 	sts	0x01CE, r15
void motion (unsigned char Direction)
{
 unsigned char PortBRestore = 0;

 Direction &= 0x0F; 			// removing upper nibbel as it is not needed
 PortBRestore = PORTB; 			// reading the PORTB's original status
     d36:	88 b3       	in	r24, 0x18	; 24
 PortBRestore &= 0xF0; 			// setting lower direction nibbel to 0
     d38:	80 7f       	andi	r24, 0xF0	; 240
 PortBRestore |= Direction; 	// adding lower nibbel for direction command and restoring the PORTB status
 PORTB = PortBRestore; 			// setting the command to the port
     d3a:	88 bb       	out	0x18, r24	; 24
     d3c:	ce 01       	movw	r24, r28
     d3e:	01 97       	sbiw	r24, 0x01	; 1
     d40:	f1 f7       	brne	.-4      	; 0xd3e <run+0xb6>
     d42:	b9 cf       	rjmp	.-142    	; 0xcb6 <run+0x2e>
			stop();
			_delay_ms(100);
			continue;
		}
		while(move_bot() == 1) { }
     d44:	0e 94 23 06 	call	0xc46	; 0xc46 <move_bot>
     d48:	01 97       	sbiw	r24, 0x01	; 1
     d4a:	e1 f3       	breq	.-8      	; 0xd44 <run+0xbc>
     d4c:	b4 cf       	rjmp	.-152    	; 0xcb6 <run+0x2e>

00000d4e <checkfollow>:
	}
}

void checkfollow()
{
     d4e:	cf 93       	push	r28
     d50:	df 93       	push	r29
     d52:	c0 e0       	ldi	r28, 0x00	; 0
     d54:	d0 e0       	ldi	r29, 0x00	; 0
	int temp=0;
	while(1)
	{
		init_sensor_values();
     d56:	0e 94 2c 02 	call	0x458	; 0x458 <init_sensor_values>
		//code to check line following:
	 	while(checkobstacle()==0) 
     d5a:	0e 94 48 03 	call	0x690	; 0x690 <checkobstacle>
     d5e:	89 2b       	or	r24, r25
     d60:	e1 f3       	breq	.-8      	; 0xd5a <checkfollow+0xc>
		{}
	 
		if(checkintersection() == 1)
     d62:	0e 94 38 04 	call	0x870	; 0x870 <checkintersection>
     d66:	01 97       	sbiw	r24, 0x01	; 1
     d68:	09 f5       	brne	.+66     	; 0xdac <checkfollow+0x5e>
		{
			temp++;
     d6a:	21 96       	adiw	r28, 0x01	; 1
			if(temp==1 || temp > 7) { turn_left(); }
     d6c:	c1 30       	cpi	r28, 0x01	; 1
     d6e:	d1 05       	cpc	r29, r1
     d70:	19 f0       	breq	.+6      	; 0xd78 <checkfollow+0x2a>
     d72:	c8 30       	cpi	r28, 0x08	; 8
     d74:	d1 05       	cpc	r29, r1
     d76:	14 f0       	brlt	.+4      	; 0xd7c <checkfollow+0x2e>
     d78:	0e 94 87 05 	call	0xb0e	; 0xb0e <turn_left>
			if(temp==2 || temp ==3 || temp == 5 || temp==6) { turn_right();  }
     d7c:	ce 01       	movw	r24, r28
     d7e:	02 97       	sbiw	r24, 0x02	; 2
     d80:	02 97       	sbiw	r24, 0x02	; 2
     d82:	30 f0       	brcs	.+12     	; 0xd90 <checkfollow+0x42>
     d84:	c5 30       	cpi	r28, 0x05	; 5
     d86:	d1 05       	cpc	r29, r1
     d88:	19 f0       	breq	.+6      	; 0xd90 <checkfollow+0x42>
     d8a:	c6 30       	cpi	r28, 0x06	; 6
     d8c:	d1 05       	cpc	r29, r1
     d8e:	11 f4       	brne	.+4      	; 0xd94 <checkfollow+0x46>
     d90:	0e 94 7a 05 	call	0xaf4	; 0xaf4 <turn_right>
			if(temp == 4 || temp==7) { follow(); }
     d94:	c4 30       	cpi	r28, 0x04	; 4
     d96:	d1 05       	cpc	r29, r1
     d98:	19 f0       	breq	.+6      	; 0xda0 <checkfollow+0x52>
     d9a:	c7 30       	cpi	r28, 0x07	; 7
     d9c:	d1 05       	cpc	r29, r1
     d9e:	11 f4       	brne	.+4      	; 0xda4 <checkfollow+0x56>
     da0:	0e 94 99 03 	call	0x732	; 0x732 <follow>
			if(temp ==10 ) temp=0;
     da4:	ca 30       	cpi	r28, 0x0A	; 10
     da6:	d1 05       	cpc	r29, r1
     da8:	b1 f6       	brne	.-84     	; 0xd56 <checkfollow+0x8>
     daa:	d3 cf       	rjmp	.-90     	; 0xd52 <checkfollow+0x4>
		}
		else 
		{
			follow();
     dac:	0e 94 99 03 	call	0x732	; 0x732 <follow>
     db0:	d2 cf       	rjmp	.-92     	; 0xd56 <checkfollow+0x8>

00000db2 <checkstraight>:

void checkstraight()
{
	while(1)
	{
		follow();
     db2:	0e 94 99 03 	call	0x732	; 0x732 <follow>
     db6:	fd cf       	rjmp	.-6      	; 0xdb2 <checkstraight>

00000db8 <checkxbee>:
	}
}

void checkxbee()
{
     db8:	cf 93       	push	r28
     dba:	df 93       	push	r29
     dbc:	c9 e1       	ldi	r28, 0x19	; 25
     dbe:	d0 e0       	ldi	r29, 0x00	; 0
	while(1)
	{
		
		comintersection();
     dc0:	0e 94 f6 05 	call	0xbec	; 0xbec <comintersection>
     dc4:	88 e9       	ldi	r24, 0x98	; 152
     dc6:	9a e3       	ldi	r25, 0x3A	; 58
     dc8:	fe 01       	movw	r30, r28
     dca:	31 97       	sbiw	r30, 0x01	; 1
     dcc:	f1 f7       	brne	.-4      	; 0xdca <checkxbee+0x12>
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
     dce:	01 97       	sbiw	r24, 0x01	; 1
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
     dd0:	d9 f7       	brne	.-10     	; 0xdc8 <checkxbee+0x10>
     dd2:	f6 cf       	rjmp	.-20     	; 0xdc0 <checkxbee+0x8>

00000dd4 <main>:

//Main Function
int main(void)
{
 
 init_devices();
     dd4:	0e 94 ea 01 	call	0x3d4	; 0x3d4 <init_devices>

 
 //checkstraight();
 run();
     dd8:	0e 94 44 06 	call	0xc88	; 0xc88 <run>
 //checkfollow();
 //checkxbee();
}
     ddc:	80 e0       	ldi	r24, 0x00	; 0
     dde:	90 e0       	ldi	r25, 0x00	; 0
     de0:	08 95       	ret

00000de2 <_fpadd_parts>:
     de2:	a0 e0       	ldi	r26, 0x00	; 0
     de4:	b0 e0       	ldi	r27, 0x00	; 0
     de6:	e7 ef       	ldi	r30, 0xF7	; 247
     de8:	f6 e0       	ldi	r31, 0x06	; 6
     dea:	0c 94 0a 0c 	jmp	0x1814	; 0x1814 <__prologue_saves__>
     dee:	dc 01       	movw	r26, r24
     df0:	2b 01       	movw	r4, r22
     df2:	fa 01       	movw	r30, r20
     df4:	9c 91       	ld	r25, X
     df6:	92 30       	cpi	r25, 0x02	; 2
     df8:	08 f4       	brcc	.+2      	; 0xdfc <_fpadd_parts+0x1a>
     dfa:	39 c1       	rjmp	.+626    	; 0x106e <_fpadd_parts+0x28c>
     dfc:	eb 01       	movw	r28, r22
     dfe:	88 81       	ld	r24, Y
     e00:	82 30       	cpi	r24, 0x02	; 2
     e02:	08 f4       	brcc	.+2      	; 0xe06 <_fpadd_parts+0x24>
     e04:	33 c1       	rjmp	.+614    	; 0x106c <_fpadd_parts+0x28a>
     e06:	94 30       	cpi	r25, 0x04	; 4
     e08:	69 f4       	brne	.+26     	; 0xe24 <_fpadd_parts+0x42>
     e0a:	84 30       	cpi	r24, 0x04	; 4
     e0c:	09 f0       	breq	.+2      	; 0xe10 <_fpadd_parts+0x2e>
     e0e:	2f c1       	rjmp	.+606    	; 0x106e <_fpadd_parts+0x28c>
     e10:	11 96       	adiw	r26, 0x01	; 1
     e12:	9c 91       	ld	r25, X
     e14:	11 97       	sbiw	r26, 0x01	; 1
     e16:	89 81       	ldd	r24, Y+1	; 0x01
     e18:	98 17       	cp	r25, r24
     e1a:	09 f4       	brne	.+2      	; 0xe1e <_fpadd_parts+0x3c>
     e1c:	28 c1       	rjmp	.+592    	; 0x106e <_fpadd_parts+0x28c>
     e1e:	a7 ea       	ldi	r26, 0xA7	; 167
     e20:	b0 e0       	ldi	r27, 0x00	; 0
     e22:	25 c1       	rjmp	.+586    	; 0x106e <_fpadd_parts+0x28c>
     e24:	84 30       	cpi	r24, 0x04	; 4
     e26:	09 f4       	brne	.+2      	; 0xe2a <_fpadd_parts+0x48>
     e28:	21 c1       	rjmp	.+578    	; 0x106c <_fpadd_parts+0x28a>
     e2a:	82 30       	cpi	r24, 0x02	; 2
     e2c:	a9 f4       	brne	.+42     	; 0xe58 <_fpadd_parts+0x76>
     e2e:	92 30       	cpi	r25, 0x02	; 2
     e30:	09 f0       	breq	.+2      	; 0xe34 <_fpadd_parts+0x52>
     e32:	1d c1       	rjmp	.+570    	; 0x106e <_fpadd_parts+0x28c>
     e34:	9a 01       	movw	r18, r20
     e36:	ad 01       	movw	r20, r26
     e38:	88 e0       	ldi	r24, 0x08	; 8
     e3a:	ea 01       	movw	r28, r20
     e3c:	09 90       	ld	r0, Y+
     e3e:	ae 01       	movw	r20, r28
     e40:	e9 01       	movw	r28, r18
     e42:	09 92       	st	Y+, r0
     e44:	9e 01       	movw	r18, r28
     e46:	81 50       	subi	r24, 0x01	; 1
     e48:	c1 f7       	brne	.-16     	; 0xe3a <_fpadd_parts+0x58>
     e4a:	e2 01       	movw	r28, r4
     e4c:	89 81       	ldd	r24, Y+1	; 0x01
     e4e:	11 96       	adiw	r26, 0x01	; 1
     e50:	9c 91       	ld	r25, X
     e52:	89 23       	and	r24, r25
     e54:	81 83       	std	Z+1, r24	; 0x01
     e56:	08 c1       	rjmp	.+528    	; 0x1068 <_fpadd_parts+0x286>
     e58:	92 30       	cpi	r25, 0x02	; 2
     e5a:	09 f4       	brne	.+2      	; 0xe5e <_fpadd_parts+0x7c>
     e5c:	07 c1       	rjmp	.+526    	; 0x106c <_fpadd_parts+0x28a>
     e5e:	12 96       	adiw	r26, 0x02	; 2
     e60:	2d 90       	ld	r2, X+
     e62:	3c 90       	ld	r3, X
     e64:	13 97       	sbiw	r26, 0x03	; 3
     e66:	eb 01       	movw	r28, r22
     e68:	8a 81       	ldd	r24, Y+2	; 0x02
     e6a:	9b 81       	ldd	r25, Y+3	; 0x03
     e6c:	14 96       	adiw	r26, 0x04	; 4
     e6e:	ad 90       	ld	r10, X+
     e70:	bd 90       	ld	r11, X+
     e72:	cd 90       	ld	r12, X+
     e74:	dc 90       	ld	r13, X
     e76:	17 97       	sbiw	r26, 0x07	; 7
     e78:	ec 80       	ldd	r14, Y+4	; 0x04
     e7a:	fd 80       	ldd	r15, Y+5	; 0x05
     e7c:	0e 81       	ldd	r16, Y+6	; 0x06
     e7e:	1f 81       	ldd	r17, Y+7	; 0x07
     e80:	91 01       	movw	r18, r2
     e82:	28 1b       	sub	r18, r24
     e84:	39 0b       	sbc	r19, r25
     e86:	b9 01       	movw	r22, r18
     e88:	37 ff       	sbrs	r19, 7
     e8a:	04 c0       	rjmp	.+8      	; 0xe94 <_fpadd_parts+0xb2>
     e8c:	66 27       	eor	r22, r22
     e8e:	77 27       	eor	r23, r23
     e90:	62 1b       	sub	r22, r18
     e92:	73 0b       	sbc	r23, r19
     e94:	60 32       	cpi	r22, 0x20	; 32
     e96:	71 05       	cpc	r23, r1
     e98:	0c f0       	brlt	.+2      	; 0xe9c <_fpadd_parts+0xba>
     e9a:	61 c0       	rjmp	.+194    	; 0xf5e <_fpadd_parts+0x17c>
     e9c:	12 16       	cp	r1, r18
     e9e:	13 06       	cpc	r1, r19
     ea0:	6c f5       	brge	.+90     	; 0xefc <_fpadd_parts+0x11a>
     ea2:	37 01       	movw	r6, r14
     ea4:	48 01       	movw	r8, r16
     ea6:	06 2e       	mov	r0, r22
     ea8:	04 c0       	rjmp	.+8      	; 0xeb2 <_fpadd_parts+0xd0>
     eaa:	96 94       	lsr	r9
     eac:	87 94       	ror	r8
     eae:	77 94       	ror	r7
     eb0:	67 94       	ror	r6
     eb2:	0a 94       	dec	r0
     eb4:	d2 f7       	brpl	.-12     	; 0xeaa <_fpadd_parts+0xc8>
     eb6:	21 e0       	ldi	r18, 0x01	; 1
     eb8:	30 e0       	ldi	r19, 0x00	; 0
     eba:	40 e0       	ldi	r20, 0x00	; 0
     ebc:	50 e0       	ldi	r21, 0x00	; 0
     ebe:	04 c0       	rjmp	.+8      	; 0xec8 <_fpadd_parts+0xe6>
     ec0:	22 0f       	add	r18, r18
     ec2:	33 1f       	adc	r19, r19
     ec4:	44 1f       	adc	r20, r20
     ec6:	55 1f       	adc	r21, r21
     ec8:	6a 95       	dec	r22
     eca:	d2 f7       	brpl	.-12     	; 0xec0 <_fpadd_parts+0xde>
     ecc:	21 50       	subi	r18, 0x01	; 1
     ece:	30 40       	sbci	r19, 0x00	; 0
     ed0:	40 40       	sbci	r20, 0x00	; 0
     ed2:	50 40       	sbci	r21, 0x00	; 0
     ed4:	2e 21       	and	r18, r14
     ed6:	3f 21       	and	r19, r15
     ed8:	40 23       	and	r20, r16
     eda:	51 23       	and	r21, r17
     edc:	21 15       	cp	r18, r1
     ede:	31 05       	cpc	r19, r1
     ee0:	41 05       	cpc	r20, r1
     ee2:	51 05       	cpc	r21, r1
     ee4:	21 f0       	breq	.+8      	; 0xeee <_fpadd_parts+0x10c>
     ee6:	21 e0       	ldi	r18, 0x01	; 1
     ee8:	30 e0       	ldi	r19, 0x00	; 0
     eea:	40 e0       	ldi	r20, 0x00	; 0
     eec:	50 e0       	ldi	r21, 0x00	; 0
     eee:	79 01       	movw	r14, r18
     ef0:	8a 01       	movw	r16, r20
     ef2:	e6 28       	or	r14, r6
     ef4:	f7 28       	or	r15, r7
     ef6:	08 29       	or	r16, r8
     ef8:	19 29       	or	r17, r9
     efa:	3c c0       	rjmp	.+120    	; 0xf74 <_fpadd_parts+0x192>
     efc:	23 2b       	or	r18, r19
     efe:	d1 f1       	breq	.+116    	; 0xf74 <_fpadd_parts+0x192>
     f00:	26 0e       	add	r2, r22
     f02:	37 1e       	adc	r3, r23
     f04:	35 01       	movw	r6, r10
     f06:	46 01       	movw	r8, r12
     f08:	06 2e       	mov	r0, r22
     f0a:	04 c0       	rjmp	.+8      	; 0xf14 <_fpadd_parts+0x132>
     f0c:	96 94       	lsr	r9
     f0e:	87 94       	ror	r8
     f10:	77 94       	ror	r7
     f12:	67 94       	ror	r6
     f14:	0a 94       	dec	r0
     f16:	d2 f7       	brpl	.-12     	; 0xf0c <_fpadd_parts+0x12a>
     f18:	21 e0       	ldi	r18, 0x01	; 1
     f1a:	30 e0       	ldi	r19, 0x00	; 0
     f1c:	40 e0       	ldi	r20, 0x00	; 0
     f1e:	50 e0       	ldi	r21, 0x00	; 0
     f20:	04 c0       	rjmp	.+8      	; 0xf2a <_fpadd_parts+0x148>
     f22:	22 0f       	add	r18, r18
     f24:	33 1f       	adc	r19, r19
     f26:	44 1f       	adc	r20, r20
     f28:	55 1f       	adc	r21, r21
     f2a:	6a 95       	dec	r22
     f2c:	d2 f7       	brpl	.-12     	; 0xf22 <_fpadd_parts+0x140>
     f2e:	21 50       	subi	r18, 0x01	; 1
     f30:	30 40       	sbci	r19, 0x00	; 0
     f32:	40 40       	sbci	r20, 0x00	; 0
     f34:	50 40       	sbci	r21, 0x00	; 0
     f36:	2a 21       	and	r18, r10
     f38:	3b 21       	and	r19, r11
     f3a:	4c 21       	and	r20, r12
     f3c:	5d 21       	and	r21, r13
     f3e:	21 15       	cp	r18, r1
     f40:	31 05       	cpc	r19, r1
     f42:	41 05       	cpc	r20, r1
     f44:	51 05       	cpc	r21, r1
     f46:	21 f0       	breq	.+8      	; 0xf50 <_fpadd_parts+0x16e>
     f48:	21 e0       	ldi	r18, 0x01	; 1
     f4a:	30 e0       	ldi	r19, 0x00	; 0
     f4c:	40 e0       	ldi	r20, 0x00	; 0
     f4e:	50 e0       	ldi	r21, 0x00	; 0
     f50:	59 01       	movw	r10, r18
     f52:	6a 01       	movw	r12, r20
     f54:	a6 28       	or	r10, r6
     f56:	b7 28       	or	r11, r7
     f58:	c8 28       	or	r12, r8
     f5a:	d9 28       	or	r13, r9
     f5c:	0b c0       	rjmp	.+22     	; 0xf74 <_fpadd_parts+0x192>
     f5e:	82 15       	cp	r24, r2
     f60:	93 05       	cpc	r25, r3
     f62:	2c f0       	brlt	.+10     	; 0xf6e <_fpadd_parts+0x18c>
     f64:	1c 01       	movw	r2, r24
     f66:	aa 24       	eor	r10, r10
     f68:	bb 24       	eor	r11, r11
     f6a:	65 01       	movw	r12, r10
     f6c:	03 c0       	rjmp	.+6      	; 0xf74 <_fpadd_parts+0x192>
     f6e:	ee 24       	eor	r14, r14
     f70:	ff 24       	eor	r15, r15
     f72:	87 01       	movw	r16, r14
     f74:	11 96       	adiw	r26, 0x01	; 1
     f76:	9c 91       	ld	r25, X
     f78:	d2 01       	movw	r26, r4
     f7a:	11 96       	adiw	r26, 0x01	; 1
     f7c:	8c 91       	ld	r24, X
     f7e:	98 17       	cp	r25, r24
     f80:	09 f4       	brne	.+2      	; 0xf84 <_fpadd_parts+0x1a2>
     f82:	45 c0       	rjmp	.+138    	; 0x100e <_fpadd_parts+0x22c>
     f84:	99 23       	and	r25, r25
     f86:	39 f0       	breq	.+14     	; 0xf96 <_fpadd_parts+0x1b4>
     f88:	a8 01       	movw	r20, r16
     f8a:	97 01       	movw	r18, r14
     f8c:	2a 19       	sub	r18, r10
     f8e:	3b 09       	sbc	r19, r11
     f90:	4c 09       	sbc	r20, r12
     f92:	5d 09       	sbc	r21, r13
     f94:	06 c0       	rjmp	.+12     	; 0xfa2 <_fpadd_parts+0x1c0>
     f96:	a6 01       	movw	r20, r12
     f98:	95 01       	movw	r18, r10
     f9a:	2e 19       	sub	r18, r14
     f9c:	3f 09       	sbc	r19, r15
     f9e:	40 0b       	sbc	r20, r16
     fa0:	51 0b       	sbc	r21, r17
     fa2:	57 fd       	sbrc	r21, 7
     fa4:	08 c0       	rjmp	.+16     	; 0xfb6 <_fpadd_parts+0x1d4>
     fa6:	11 82       	std	Z+1, r1	; 0x01
     fa8:	33 82       	std	Z+3, r3	; 0x03
     faa:	22 82       	std	Z+2, r2	; 0x02
     fac:	24 83       	std	Z+4, r18	; 0x04
     fae:	35 83       	std	Z+5, r19	; 0x05
     fb0:	46 83       	std	Z+6, r20	; 0x06
     fb2:	57 83       	std	Z+7, r21	; 0x07
     fb4:	1d c0       	rjmp	.+58     	; 0xff0 <_fpadd_parts+0x20e>
     fb6:	81 e0       	ldi	r24, 0x01	; 1
     fb8:	81 83       	std	Z+1, r24	; 0x01
     fba:	33 82       	std	Z+3, r3	; 0x03
     fbc:	22 82       	std	Z+2, r2	; 0x02
     fbe:	88 27       	eor	r24, r24
     fc0:	99 27       	eor	r25, r25
     fc2:	dc 01       	movw	r26, r24
     fc4:	82 1b       	sub	r24, r18
     fc6:	93 0b       	sbc	r25, r19
     fc8:	a4 0b       	sbc	r26, r20
     fca:	b5 0b       	sbc	r27, r21
     fcc:	84 83       	std	Z+4, r24	; 0x04
     fce:	95 83       	std	Z+5, r25	; 0x05
     fd0:	a6 83       	std	Z+6, r26	; 0x06
     fd2:	b7 83       	std	Z+7, r27	; 0x07
     fd4:	0d c0       	rjmp	.+26     	; 0xff0 <_fpadd_parts+0x20e>
     fd6:	22 0f       	add	r18, r18
     fd8:	33 1f       	adc	r19, r19
     fda:	44 1f       	adc	r20, r20
     fdc:	55 1f       	adc	r21, r21
     fde:	24 83       	std	Z+4, r18	; 0x04
     fe0:	35 83       	std	Z+5, r19	; 0x05
     fe2:	46 83       	std	Z+6, r20	; 0x06
     fe4:	57 83       	std	Z+7, r21	; 0x07
     fe6:	82 81       	ldd	r24, Z+2	; 0x02
     fe8:	93 81       	ldd	r25, Z+3	; 0x03
     fea:	01 97       	sbiw	r24, 0x01	; 1
     fec:	93 83       	std	Z+3, r25	; 0x03
     fee:	82 83       	std	Z+2, r24	; 0x02
     ff0:	24 81       	ldd	r18, Z+4	; 0x04
     ff2:	35 81       	ldd	r19, Z+5	; 0x05
     ff4:	46 81       	ldd	r20, Z+6	; 0x06
     ff6:	57 81       	ldd	r21, Z+7	; 0x07
     ff8:	da 01       	movw	r26, r20
     ffa:	c9 01       	movw	r24, r18
     ffc:	01 97       	sbiw	r24, 0x01	; 1
     ffe:	a1 09       	sbc	r26, r1
    1000:	b1 09       	sbc	r27, r1
    1002:	8f 5f       	subi	r24, 0xFF	; 255
    1004:	9f 4f       	sbci	r25, 0xFF	; 255
    1006:	af 4f       	sbci	r26, 0xFF	; 255
    1008:	bf 43       	sbci	r27, 0x3F	; 63
    100a:	28 f3       	brcs	.-54     	; 0xfd6 <_fpadd_parts+0x1f4>
    100c:	0b c0       	rjmp	.+22     	; 0x1024 <_fpadd_parts+0x242>
    100e:	91 83       	std	Z+1, r25	; 0x01
    1010:	33 82       	std	Z+3, r3	; 0x03
    1012:	22 82       	std	Z+2, r2	; 0x02
    1014:	ea 0c       	add	r14, r10
    1016:	fb 1c       	adc	r15, r11
    1018:	0c 1d       	adc	r16, r12
    101a:	1d 1d       	adc	r17, r13
    101c:	e4 82       	std	Z+4, r14	; 0x04
    101e:	f5 82       	std	Z+5, r15	; 0x05
    1020:	06 83       	std	Z+6, r16	; 0x06
    1022:	17 83       	std	Z+7, r17	; 0x07
    1024:	83 e0       	ldi	r24, 0x03	; 3
    1026:	80 83       	st	Z, r24
    1028:	24 81       	ldd	r18, Z+4	; 0x04
    102a:	35 81       	ldd	r19, Z+5	; 0x05
    102c:	46 81       	ldd	r20, Z+6	; 0x06
    102e:	57 81       	ldd	r21, Z+7	; 0x07
    1030:	57 ff       	sbrs	r21, 7
    1032:	1a c0       	rjmp	.+52     	; 0x1068 <_fpadd_parts+0x286>
    1034:	c9 01       	movw	r24, r18
    1036:	aa 27       	eor	r26, r26
    1038:	97 fd       	sbrc	r25, 7
    103a:	a0 95       	com	r26
    103c:	ba 2f       	mov	r27, r26
    103e:	81 70       	andi	r24, 0x01	; 1
    1040:	90 70       	andi	r25, 0x00	; 0
    1042:	a0 70       	andi	r26, 0x00	; 0
    1044:	b0 70       	andi	r27, 0x00	; 0
    1046:	56 95       	lsr	r21
    1048:	47 95       	ror	r20
    104a:	37 95       	ror	r19
    104c:	27 95       	ror	r18
    104e:	82 2b       	or	r24, r18
    1050:	93 2b       	or	r25, r19
    1052:	a4 2b       	or	r26, r20
    1054:	b5 2b       	or	r27, r21
    1056:	84 83       	std	Z+4, r24	; 0x04
    1058:	95 83       	std	Z+5, r25	; 0x05
    105a:	a6 83       	std	Z+6, r26	; 0x06
    105c:	b7 83       	std	Z+7, r27	; 0x07
    105e:	82 81       	ldd	r24, Z+2	; 0x02
    1060:	93 81       	ldd	r25, Z+3	; 0x03
    1062:	01 96       	adiw	r24, 0x01	; 1
    1064:	93 83       	std	Z+3, r25	; 0x03
    1066:	82 83       	std	Z+2, r24	; 0x02
    1068:	df 01       	movw	r26, r30
    106a:	01 c0       	rjmp	.+2      	; 0x106e <_fpadd_parts+0x28c>
    106c:	d2 01       	movw	r26, r4
    106e:	cd 01       	movw	r24, r26
    1070:	cd b7       	in	r28, 0x3d	; 61
    1072:	de b7       	in	r29, 0x3e	; 62
    1074:	e2 e1       	ldi	r30, 0x12	; 18
    1076:	0c 94 26 0c 	jmp	0x184c	; 0x184c <__epilogue_restores__>

0000107a <__subsf3>:
    107a:	a0 e2       	ldi	r26, 0x20	; 32
    107c:	b0 e0       	ldi	r27, 0x00	; 0
    107e:	e3 e4       	ldi	r30, 0x43	; 67
    1080:	f8 e0       	ldi	r31, 0x08	; 8
    1082:	0c 94 16 0c 	jmp	0x182c	; 0x182c <__prologue_saves__+0x18>
    1086:	69 83       	std	Y+1, r22	; 0x01
    1088:	7a 83       	std	Y+2, r23	; 0x02
    108a:	8b 83       	std	Y+3, r24	; 0x03
    108c:	9c 83       	std	Y+4, r25	; 0x04
    108e:	2d 83       	std	Y+5, r18	; 0x05
    1090:	3e 83       	std	Y+6, r19	; 0x06
    1092:	4f 83       	std	Y+7, r20	; 0x07
    1094:	58 87       	std	Y+8, r21	; 0x08
    1096:	e9 e0       	ldi	r30, 0x09	; 9
    1098:	ee 2e       	mov	r14, r30
    109a:	f1 2c       	mov	r15, r1
    109c:	ec 0e       	add	r14, r28
    109e:	fd 1e       	adc	r15, r29
    10a0:	ce 01       	movw	r24, r28
    10a2:	01 96       	adiw	r24, 0x01	; 1
    10a4:	b7 01       	movw	r22, r14
    10a6:	0e 94 6b 0b 	call	0x16d6	; 0x16d6 <__unpack_f>
    10aa:	8e 01       	movw	r16, r28
    10ac:	0f 5e       	subi	r16, 0xEF	; 239
    10ae:	1f 4f       	sbci	r17, 0xFF	; 255
    10b0:	ce 01       	movw	r24, r28
    10b2:	05 96       	adiw	r24, 0x05	; 5
    10b4:	b8 01       	movw	r22, r16
    10b6:	0e 94 6b 0b 	call	0x16d6	; 0x16d6 <__unpack_f>
    10ba:	8a 89       	ldd	r24, Y+18	; 0x12
    10bc:	91 e0       	ldi	r25, 0x01	; 1
    10be:	89 27       	eor	r24, r25
    10c0:	8a 8b       	std	Y+18, r24	; 0x12
    10c2:	c7 01       	movw	r24, r14
    10c4:	b8 01       	movw	r22, r16
    10c6:	ae 01       	movw	r20, r28
    10c8:	47 5e       	subi	r20, 0xE7	; 231
    10ca:	5f 4f       	sbci	r21, 0xFF	; 255
    10cc:	0e 94 f1 06 	call	0xde2	; 0xde2 <_fpadd_parts>
    10d0:	0e 94 96 0a 	call	0x152c	; 0x152c <__pack_f>
    10d4:	a0 96       	adiw	r28, 0x20	; 32
    10d6:	e6 e0       	ldi	r30, 0x06	; 6
    10d8:	0c 94 32 0c 	jmp	0x1864	; 0x1864 <__epilogue_restores__+0x18>

000010dc <__addsf3>:
    10dc:	a0 e2       	ldi	r26, 0x20	; 32
    10de:	b0 e0       	ldi	r27, 0x00	; 0
    10e0:	e4 e7       	ldi	r30, 0x74	; 116
    10e2:	f8 e0       	ldi	r31, 0x08	; 8
    10e4:	0c 94 16 0c 	jmp	0x182c	; 0x182c <__prologue_saves__+0x18>
    10e8:	69 83       	std	Y+1, r22	; 0x01
    10ea:	7a 83       	std	Y+2, r23	; 0x02
    10ec:	8b 83       	std	Y+3, r24	; 0x03
    10ee:	9c 83       	std	Y+4, r25	; 0x04
    10f0:	2d 83       	std	Y+5, r18	; 0x05
    10f2:	3e 83       	std	Y+6, r19	; 0x06
    10f4:	4f 83       	std	Y+7, r20	; 0x07
    10f6:	58 87       	std	Y+8, r21	; 0x08
    10f8:	f9 e0       	ldi	r31, 0x09	; 9
    10fa:	ef 2e       	mov	r14, r31
    10fc:	f1 2c       	mov	r15, r1
    10fe:	ec 0e       	add	r14, r28
    1100:	fd 1e       	adc	r15, r29
    1102:	ce 01       	movw	r24, r28
    1104:	01 96       	adiw	r24, 0x01	; 1
    1106:	b7 01       	movw	r22, r14
    1108:	0e 94 6b 0b 	call	0x16d6	; 0x16d6 <__unpack_f>
    110c:	8e 01       	movw	r16, r28
    110e:	0f 5e       	subi	r16, 0xEF	; 239
    1110:	1f 4f       	sbci	r17, 0xFF	; 255
    1112:	ce 01       	movw	r24, r28
    1114:	05 96       	adiw	r24, 0x05	; 5
    1116:	b8 01       	movw	r22, r16
    1118:	0e 94 6b 0b 	call	0x16d6	; 0x16d6 <__unpack_f>
    111c:	c7 01       	movw	r24, r14
    111e:	b8 01       	movw	r22, r16
    1120:	ae 01       	movw	r20, r28
    1122:	47 5e       	subi	r20, 0xE7	; 231
    1124:	5f 4f       	sbci	r21, 0xFF	; 255
    1126:	0e 94 f1 06 	call	0xde2	; 0xde2 <_fpadd_parts>
    112a:	0e 94 96 0a 	call	0x152c	; 0x152c <__pack_f>
    112e:	a0 96       	adiw	r28, 0x20	; 32
    1130:	e6 e0       	ldi	r30, 0x06	; 6
    1132:	0c 94 32 0c 	jmp	0x1864	; 0x1864 <__epilogue_restores__+0x18>

00001136 <__mulsf3>:
    1136:	a0 e2       	ldi	r26, 0x20	; 32
    1138:	b0 e0       	ldi	r27, 0x00	; 0
    113a:	e1 ea       	ldi	r30, 0xA1	; 161
    113c:	f8 e0       	ldi	r31, 0x08	; 8
    113e:	0c 94 0a 0c 	jmp	0x1814	; 0x1814 <__prologue_saves__>
    1142:	69 83       	std	Y+1, r22	; 0x01
    1144:	7a 83       	std	Y+2, r23	; 0x02
    1146:	8b 83       	std	Y+3, r24	; 0x03
    1148:	9c 83       	std	Y+4, r25	; 0x04
    114a:	2d 83       	std	Y+5, r18	; 0x05
    114c:	3e 83       	std	Y+6, r19	; 0x06
    114e:	4f 83       	std	Y+7, r20	; 0x07
    1150:	58 87       	std	Y+8, r21	; 0x08
    1152:	ce 01       	movw	r24, r28
    1154:	01 96       	adiw	r24, 0x01	; 1
    1156:	be 01       	movw	r22, r28
    1158:	67 5f       	subi	r22, 0xF7	; 247
    115a:	7f 4f       	sbci	r23, 0xFF	; 255
    115c:	0e 94 6b 0b 	call	0x16d6	; 0x16d6 <__unpack_f>
    1160:	ce 01       	movw	r24, r28
    1162:	05 96       	adiw	r24, 0x05	; 5
    1164:	be 01       	movw	r22, r28
    1166:	6f 5e       	subi	r22, 0xEF	; 239
    1168:	7f 4f       	sbci	r23, 0xFF	; 255
    116a:	0e 94 6b 0b 	call	0x16d6	; 0x16d6 <__unpack_f>
    116e:	99 85       	ldd	r25, Y+9	; 0x09
    1170:	92 30       	cpi	r25, 0x02	; 2
    1172:	88 f0       	brcs	.+34     	; 0x1196 <__mulsf3+0x60>
    1174:	89 89       	ldd	r24, Y+17	; 0x11
    1176:	82 30       	cpi	r24, 0x02	; 2
    1178:	c8 f0       	brcs	.+50     	; 0x11ac <__mulsf3+0x76>
    117a:	94 30       	cpi	r25, 0x04	; 4
    117c:	19 f4       	brne	.+6      	; 0x1184 <__mulsf3+0x4e>
    117e:	82 30       	cpi	r24, 0x02	; 2
    1180:	51 f4       	brne	.+20     	; 0x1196 <__mulsf3+0x60>
    1182:	04 c0       	rjmp	.+8      	; 0x118c <__mulsf3+0x56>
    1184:	84 30       	cpi	r24, 0x04	; 4
    1186:	29 f4       	brne	.+10     	; 0x1192 <__mulsf3+0x5c>
    1188:	92 30       	cpi	r25, 0x02	; 2
    118a:	81 f4       	brne	.+32     	; 0x11ac <__mulsf3+0x76>
    118c:	87 ea       	ldi	r24, 0xA7	; 167
    118e:	90 e0       	ldi	r25, 0x00	; 0
    1190:	c6 c0       	rjmp	.+396    	; 0x131e <__mulsf3+0x1e8>
    1192:	92 30       	cpi	r25, 0x02	; 2
    1194:	49 f4       	brne	.+18     	; 0x11a8 <__mulsf3+0x72>
    1196:	20 e0       	ldi	r18, 0x00	; 0
    1198:	9a 85       	ldd	r25, Y+10	; 0x0a
    119a:	8a 89       	ldd	r24, Y+18	; 0x12
    119c:	98 13       	cpse	r25, r24
    119e:	21 e0       	ldi	r18, 0x01	; 1
    11a0:	2a 87       	std	Y+10, r18	; 0x0a
    11a2:	ce 01       	movw	r24, r28
    11a4:	09 96       	adiw	r24, 0x09	; 9
    11a6:	bb c0       	rjmp	.+374    	; 0x131e <__mulsf3+0x1e8>
    11a8:	82 30       	cpi	r24, 0x02	; 2
    11aa:	49 f4       	brne	.+18     	; 0x11be <__mulsf3+0x88>
    11ac:	20 e0       	ldi	r18, 0x00	; 0
    11ae:	9a 85       	ldd	r25, Y+10	; 0x0a
    11b0:	8a 89       	ldd	r24, Y+18	; 0x12
    11b2:	98 13       	cpse	r25, r24
    11b4:	21 e0       	ldi	r18, 0x01	; 1
    11b6:	2a 8b       	std	Y+18, r18	; 0x12
    11b8:	ce 01       	movw	r24, r28
    11ba:	41 96       	adiw	r24, 0x11	; 17
    11bc:	b0 c0       	rjmp	.+352    	; 0x131e <__mulsf3+0x1e8>
    11be:	2d 84       	ldd	r2, Y+13	; 0x0d
    11c0:	3e 84       	ldd	r3, Y+14	; 0x0e
    11c2:	4f 84       	ldd	r4, Y+15	; 0x0f
    11c4:	58 88       	ldd	r5, Y+16	; 0x10
    11c6:	6d 88       	ldd	r6, Y+21	; 0x15
    11c8:	7e 88       	ldd	r7, Y+22	; 0x16
    11ca:	8f 88       	ldd	r8, Y+23	; 0x17
    11cc:	98 8c       	ldd	r9, Y+24	; 0x18
    11ce:	ee 24       	eor	r14, r14
    11d0:	ff 24       	eor	r15, r15
    11d2:	87 01       	movw	r16, r14
    11d4:	aa 24       	eor	r10, r10
    11d6:	bb 24       	eor	r11, r11
    11d8:	65 01       	movw	r12, r10
    11da:	40 e0       	ldi	r20, 0x00	; 0
    11dc:	50 e0       	ldi	r21, 0x00	; 0
    11de:	60 e0       	ldi	r22, 0x00	; 0
    11e0:	70 e0       	ldi	r23, 0x00	; 0
    11e2:	e0 e0       	ldi	r30, 0x00	; 0
    11e4:	f0 e0       	ldi	r31, 0x00	; 0
    11e6:	c1 01       	movw	r24, r2
    11e8:	81 70       	andi	r24, 0x01	; 1
    11ea:	90 70       	andi	r25, 0x00	; 0
    11ec:	89 2b       	or	r24, r25
    11ee:	e9 f0       	breq	.+58     	; 0x122a <__mulsf3+0xf4>
    11f0:	e6 0c       	add	r14, r6
    11f2:	f7 1c       	adc	r15, r7
    11f4:	08 1d       	adc	r16, r8
    11f6:	19 1d       	adc	r17, r9
    11f8:	9a 01       	movw	r18, r20
    11fa:	ab 01       	movw	r20, r22
    11fc:	2a 0d       	add	r18, r10
    11fe:	3b 1d       	adc	r19, r11
    1200:	4c 1d       	adc	r20, r12
    1202:	5d 1d       	adc	r21, r13
    1204:	80 e0       	ldi	r24, 0x00	; 0
    1206:	90 e0       	ldi	r25, 0x00	; 0
    1208:	a0 e0       	ldi	r26, 0x00	; 0
    120a:	b0 e0       	ldi	r27, 0x00	; 0
    120c:	e6 14       	cp	r14, r6
    120e:	f7 04       	cpc	r15, r7
    1210:	08 05       	cpc	r16, r8
    1212:	19 05       	cpc	r17, r9
    1214:	20 f4       	brcc	.+8      	; 0x121e <__mulsf3+0xe8>
    1216:	81 e0       	ldi	r24, 0x01	; 1
    1218:	90 e0       	ldi	r25, 0x00	; 0
    121a:	a0 e0       	ldi	r26, 0x00	; 0
    121c:	b0 e0       	ldi	r27, 0x00	; 0
    121e:	ba 01       	movw	r22, r20
    1220:	a9 01       	movw	r20, r18
    1222:	48 0f       	add	r20, r24
    1224:	59 1f       	adc	r21, r25
    1226:	6a 1f       	adc	r22, r26
    1228:	7b 1f       	adc	r23, r27
    122a:	aa 0c       	add	r10, r10
    122c:	bb 1c       	adc	r11, r11
    122e:	cc 1c       	adc	r12, r12
    1230:	dd 1c       	adc	r13, r13
    1232:	97 fe       	sbrs	r9, 7
    1234:	08 c0       	rjmp	.+16     	; 0x1246 <__mulsf3+0x110>
    1236:	81 e0       	ldi	r24, 0x01	; 1
    1238:	90 e0       	ldi	r25, 0x00	; 0
    123a:	a0 e0       	ldi	r26, 0x00	; 0
    123c:	b0 e0       	ldi	r27, 0x00	; 0
    123e:	a8 2a       	or	r10, r24
    1240:	b9 2a       	or	r11, r25
    1242:	ca 2a       	or	r12, r26
    1244:	db 2a       	or	r13, r27
    1246:	31 96       	adiw	r30, 0x01	; 1
    1248:	e0 32       	cpi	r30, 0x20	; 32
    124a:	f1 05       	cpc	r31, r1
    124c:	49 f0       	breq	.+18     	; 0x1260 <__mulsf3+0x12a>
    124e:	66 0c       	add	r6, r6
    1250:	77 1c       	adc	r7, r7
    1252:	88 1c       	adc	r8, r8
    1254:	99 1c       	adc	r9, r9
    1256:	56 94       	lsr	r5
    1258:	47 94       	ror	r4
    125a:	37 94       	ror	r3
    125c:	27 94       	ror	r2
    125e:	c3 cf       	rjmp	.-122    	; 0x11e6 <__mulsf3+0xb0>
    1260:	fa 85       	ldd	r31, Y+10	; 0x0a
    1262:	ea 89       	ldd	r30, Y+18	; 0x12
    1264:	2b 89       	ldd	r18, Y+19	; 0x13
    1266:	3c 89       	ldd	r19, Y+20	; 0x14
    1268:	8b 85       	ldd	r24, Y+11	; 0x0b
    126a:	9c 85       	ldd	r25, Y+12	; 0x0c
    126c:	28 0f       	add	r18, r24
    126e:	39 1f       	adc	r19, r25
    1270:	2e 5f       	subi	r18, 0xFE	; 254
    1272:	3f 4f       	sbci	r19, 0xFF	; 255
    1274:	17 c0       	rjmp	.+46     	; 0x12a4 <__mulsf3+0x16e>
    1276:	ca 01       	movw	r24, r20
    1278:	81 70       	andi	r24, 0x01	; 1
    127a:	90 70       	andi	r25, 0x00	; 0
    127c:	89 2b       	or	r24, r25
    127e:	61 f0       	breq	.+24     	; 0x1298 <__mulsf3+0x162>
    1280:	16 95       	lsr	r17
    1282:	07 95       	ror	r16
    1284:	f7 94       	ror	r15
    1286:	e7 94       	ror	r14
    1288:	80 e0       	ldi	r24, 0x00	; 0
    128a:	90 e0       	ldi	r25, 0x00	; 0
    128c:	a0 e0       	ldi	r26, 0x00	; 0
    128e:	b0 e8       	ldi	r27, 0x80	; 128
    1290:	e8 2a       	or	r14, r24
    1292:	f9 2a       	or	r15, r25
    1294:	0a 2b       	or	r16, r26
    1296:	1b 2b       	or	r17, r27
    1298:	76 95       	lsr	r23
    129a:	67 95       	ror	r22
    129c:	57 95       	ror	r21
    129e:	47 95       	ror	r20
    12a0:	2f 5f       	subi	r18, 0xFF	; 255
    12a2:	3f 4f       	sbci	r19, 0xFF	; 255
    12a4:	77 fd       	sbrc	r23, 7
    12a6:	e7 cf       	rjmp	.-50     	; 0x1276 <__mulsf3+0x140>
    12a8:	0c c0       	rjmp	.+24     	; 0x12c2 <__mulsf3+0x18c>
    12aa:	44 0f       	add	r20, r20
    12ac:	55 1f       	adc	r21, r21
    12ae:	66 1f       	adc	r22, r22
    12b0:	77 1f       	adc	r23, r23
    12b2:	17 fd       	sbrc	r17, 7
    12b4:	41 60       	ori	r20, 0x01	; 1
    12b6:	ee 0c       	add	r14, r14
    12b8:	ff 1c       	adc	r15, r15
    12ba:	00 1f       	adc	r16, r16
    12bc:	11 1f       	adc	r17, r17
    12be:	21 50       	subi	r18, 0x01	; 1
    12c0:	30 40       	sbci	r19, 0x00	; 0
    12c2:	40 30       	cpi	r20, 0x00	; 0
    12c4:	90 e0       	ldi	r25, 0x00	; 0
    12c6:	59 07       	cpc	r21, r25
    12c8:	90 e0       	ldi	r25, 0x00	; 0
    12ca:	69 07       	cpc	r22, r25
    12cc:	90 e4       	ldi	r25, 0x40	; 64
    12ce:	79 07       	cpc	r23, r25
    12d0:	60 f3       	brcs	.-40     	; 0x12aa <__mulsf3+0x174>
    12d2:	2b 8f       	std	Y+27, r18	; 0x1b
    12d4:	3c 8f       	std	Y+28, r19	; 0x1c
    12d6:	db 01       	movw	r26, r22
    12d8:	ca 01       	movw	r24, r20
    12da:	8f 77       	andi	r24, 0x7F	; 127
    12dc:	90 70       	andi	r25, 0x00	; 0
    12de:	a0 70       	andi	r26, 0x00	; 0
    12e0:	b0 70       	andi	r27, 0x00	; 0
    12e2:	80 34       	cpi	r24, 0x40	; 64
    12e4:	91 05       	cpc	r25, r1
    12e6:	a1 05       	cpc	r26, r1
    12e8:	b1 05       	cpc	r27, r1
    12ea:	61 f4       	brne	.+24     	; 0x1304 <__mulsf3+0x1ce>
    12ec:	47 fd       	sbrc	r20, 7
    12ee:	0a c0       	rjmp	.+20     	; 0x1304 <__mulsf3+0x1ce>
    12f0:	e1 14       	cp	r14, r1
    12f2:	f1 04       	cpc	r15, r1
    12f4:	01 05       	cpc	r16, r1
    12f6:	11 05       	cpc	r17, r1
    12f8:	29 f0       	breq	.+10     	; 0x1304 <__mulsf3+0x1ce>
    12fa:	40 5c       	subi	r20, 0xC0	; 192
    12fc:	5f 4f       	sbci	r21, 0xFF	; 255
    12fe:	6f 4f       	sbci	r22, 0xFF	; 255
    1300:	7f 4f       	sbci	r23, 0xFF	; 255
    1302:	40 78       	andi	r20, 0x80	; 128
    1304:	1a 8e       	std	Y+26, r1	; 0x1a
    1306:	fe 17       	cp	r31, r30
    1308:	11 f0       	breq	.+4      	; 0x130e <__mulsf3+0x1d8>
    130a:	81 e0       	ldi	r24, 0x01	; 1
    130c:	8a 8f       	std	Y+26, r24	; 0x1a
    130e:	4d 8f       	std	Y+29, r20	; 0x1d
    1310:	5e 8f       	std	Y+30, r21	; 0x1e
    1312:	6f 8f       	std	Y+31, r22	; 0x1f
    1314:	78 a3       	std	Y+32, r23	; 0x20
    1316:	83 e0       	ldi	r24, 0x03	; 3
    1318:	89 8f       	std	Y+25, r24	; 0x19
    131a:	ce 01       	movw	r24, r28
    131c:	49 96       	adiw	r24, 0x19	; 25
    131e:	0e 94 96 0a 	call	0x152c	; 0x152c <__pack_f>
    1322:	a0 96       	adiw	r28, 0x20	; 32
    1324:	e2 e1       	ldi	r30, 0x12	; 18
    1326:	0c 94 26 0c 	jmp	0x184c	; 0x184c <__epilogue_restores__>

0000132a <__floatsisf>:
    132a:	a8 e0       	ldi	r26, 0x08	; 8
    132c:	b0 e0       	ldi	r27, 0x00	; 0
    132e:	eb e9       	ldi	r30, 0x9B	; 155
    1330:	f9 e0       	ldi	r31, 0x09	; 9
    1332:	0c 94 13 0c 	jmp	0x1826	; 0x1826 <__prologue_saves__+0x12>
    1336:	9b 01       	movw	r18, r22
    1338:	ac 01       	movw	r20, r24
    133a:	83 e0       	ldi	r24, 0x03	; 3
    133c:	89 83       	std	Y+1, r24	; 0x01
    133e:	da 01       	movw	r26, r20
    1340:	c9 01       	movw	r24, r18
    1342:	88 27       	eor	r24, r24
    1344:	b7 fd       	sbrc	r27, 7
    1346:	83 95       	inc	r24
    1348:	99 27       	eor	r25, r25
    134a:	aa 27       	eor	r26, r26
    134c:	bb 27       	eor	r27, r27
    134e:	b8 2e       	mov	r11, r24
    1350:	21 15       	cp	r18, r1
    1352:	31 05       	cpc	r19, r1
    1354:	41 05       	cpc	r20, r1
    1356:	51 05       	cpc	r21, r1
    1358:	19 f4       	brne	.+6      	; 0x1360 <__floatsisf+0x36>
    135a:	82 e0       	ldi	r24, 0x02	; 2
    135c:	89 83       	std	Y+1, r24	; 0x01
    135e:	3a c0       	rjmp	.+116    	; 0x13d4 <__floatsisf+0xaa>
    1360:	88 23       	and	r24, r24
    1362:	a9 f0       	breq	.+42     	; 0x138e <__floatsisf+0x64>
    1364:	20 30       	cpi	r18, 0x00	; 0
    1366:	80 e0       	ldi	r24, 0x00	; 0
    1368:	38 07       	cpc	r19, r24
    136a:	80 e0       	ldi	r24, 0x00	; 0
    136c:	48 07       	cpc	r20, r24
    136e:	80 e8       	ldi	r24, 0x80	; 128
    1370:	58 07       	cpc	r21, r24
    1372:	29 f4       	brne	.+10     	; 0x137e <__floatsisf+0x54>
    1374:	60 e0       	ldi	r22, 0x00	; 0
    1376:	70 e0       	ldi	r23, 0x00	; 0
    1378:	80 e0       	ldi	r24, 0x00	; 0
    137a:	9f ec       	ldi	r25, 0xCF	; 207
    137c:	30 c0       	rjmp	.+96     	; 0x13de <__floatsisf+0xb4>
    137e:	ee 24       	eor	r14, r14
    1380:	ff 24       	eor	r15, r15
    1382:	87 01       	movw	r16, r14
    1384:	e2 1a       	sub	r14, r18
    1386:	f3 0a       	sbc	r15, r19
    1388:	04 0b       	sbc	r16, r20
    138a:	15 0b       	sbc	r17, r21
    138c:	02 c0       	rjmp	.+4      	; 0x1392 <__floatsisf+0x68>
    138e:	79 01       	movw	r14, r18
    1390:	8a 01       	movw	r16, r20
    1392:	8e e1       	ldi	r24, 0x1E	; 30
    1394:	c8 2e       	mov	r12, r24
    1396:	d1 2c       	mov	r13, r1
    1398:	dc 82       	std	Y+4, r13	; 0x04
    139a:	cb 82       	std	Y+3, r12	; 0x03
    139c:	ed 82       	std	Y+5, r14	; 0x05
    139e:	fe 82       	std	Y+6, r15	; 0x06
    13a0:	0f 83       	std	Y+7, r16	; 0x07
    13a2:	18 87       	std	Y+8, r17	; 0x08
    13a4:	c8 01       	movw	r24, r16
    13a6:	b7 01       	movw	r22, r14
    13a8:	0e 94 47 0a 	call	0x148e	; 0x148e <__clzsi2>
    13ac:	01 97       	sbiw	r24, 0x01	; 1
    13ae:	18 16       	cp	r1, r24
    13b0:	19 06       	cpc	r1, r25
    13b2:	84 f4       	brge	.+32     	; 0x13d4 <__floatsisf+0xaa>
    13b4:	08 2e       	mov	r0, r24
    13b6:	04 c0       	rjmp	.+8      	; 0x13c0 <__floatsisf+0x96>
    13b8:	ee 0c       	add	r14, r14
    13ba:	ff 1c       	adc	r15, r15
    13bc:	00 1f       	adc	r16, r16
    13be:	11 1f       	adc	r17, r17
    13c0:	0a 94       	dec	r0
    13c2:	d2 f7       	brpl	.-12     	; 0x13b8 <__floatsisf+0x8e>
    13c4:	ed 82       	std	Y+5, r14	; 0x05
    13c6:	fe 82       	std	Y+6, r15	; 0x06
    13c8:	0f 83       	std	Y+7, r16	; 0x07
    13ca:	18 87       	std	Y+8, r17	; 0x08
    13cc:	c8 1a       	sub	r12, r24
    13ce:	d9 0a       	sbc	r13, r25
    13d0:	dc 82       	std	Y+4, r13	; 0x04
    13d2:	cb 82       	std	Y+3, r12	; 0x03
    13d4:	ba 82       	std	Y+2, r11	; 0x02
    13d6:	ce 01       	movw	r24, r28
    13d8:	01 96       	adiw	r24, 0x01	; 1
    13da:	0e 94 96 0a 	call	0x152c	; 0x152c <__pack_f>
    13de:	28 96       	adiw	r28, 0x08	; 8
    13e0:	e9 e0       	ldi	r30, 0x09	; 9
    13e2:	0c 94 2f 0c 	jmp	0x185e	; 0x185e <__epilogue_restores__+0x12>

000013e6 <__fixsfsi>:
    13e6:	ac e0       	ldi	r26, 0x0C	; 12
    13e8:	b0 e0       	ldi	r27, 0x00	; 0
    13ea:	e9 ef       	ldi	r30, 0xF9	; 249
    13ec:	f9 e0       	ldi	r31, 0x09	; 9
    13ee:	0c 94 1a 0c 	jmp	0x1834	; 0x1834 <__prologue_saves__+0x20>
    13f2:	69 83       	std	Y+1, r22	; 0x01
    13f4:	7a 83       	std	Y+2, r23	; 0x02
    13f6:	8b 83       	std	Y+3, r24	; 0x03
    13f8:	9c 83       	std	Y+4, r25	; 0x04
    13fa:	ce 01       	movw	r24, r28
    13fc:	01 96       	adiw	r24, 0x01	; 1
    13fe:	be 01       	movw	r22, r28
    1400:	6b 5f       	subi	r22, 0xFB	; 251
    1402:	7f 4f       	sbci	r23, 0xFF	; 255
    1404:	0e 94 6b 0b 	call	0x16d6	; 0x16d6 <__unpack_f>
    1408:	8d 81       	ldd	r24, Y+5	; 0x05
    140a:	82 30       	cpi	r24, 0x02	; 2
    140c:	61 f1       	breq	.+88     	; 0x1466 <__fixsfsi+0x80>
    140e:	82 30       	cpi	r24, 0x02	; 2
    1410:	50 f1       	brcs	.+84     	; 0x1466 <__fixsfsi+0x80>
    1412:	84 30       	cpi	r24, 0x04	; 4
    1414:	21 f4       	brne	.+8      	; 0x141e <__fixsfsi+0x38>
    1416:	8e 81       	ldd	r24, Y+6	; 0x06
    1418:	88 23       	and	r24, r24
    141a:	51 f1       	breq	.+84     	; 0x1470 <__fixsfsi+0x8a>
    141c:	2e c0       	rjmp	.+92     	; 0x147a <__fixsfsi+0x94>
    141e:	2f 81       	ldd	r18, Y+7	; 0x07
    1420:	38 85       	ldd	r19, Y+8	; 0x08
    1422:	37 fd       	sbrc	r19, 7
    1424:	20 c0       	rjmp	.+64     	; 0x1466 <__fixsfsi+0x80>
    1426:	6e 81       	ldd	r22, Y+6	; 0x06
    1428:	2f 31       	cpi	r18, 0x1F	; 31
    142a:	31 05       	cpc	r19, r1
    142c:	1c f0       	brlt	.+6      	; 0x1434 <__fixsfsi+0x4e>
    142e:	66 23       	and	r22, r22
    1430:	f9 f0       	breq	.+62     	; 0x1470 <__fixsfsi+0x8a>
    1432:	23 c0       	rjmp	.+70     	; 0x147a <__fixsfsi+0x94>
    1434:	8e e1       	ldi	r24, 0x1E	; 30
    1436:	90 e0       	ldi	r25, 0x00	; 0
    1438:	82 1b       	sub	r24, r18
    143a:	93 0b       	sbc	r25, r19
    143c:	29 85       	ldd	r18, Y+9	; 0x09
    143e:	3a 85       	ldd	r19, Y+10	; 0x0a
    1440:	4b 85       	ldd	r20, Y+11	; 0x0b
    1442:	5c 85       	ldd	r21, Y+12	; 0x0c
    1444:	04 c0       	rjmp	.+8      	; 0x144e <__fixsfsi+0x68>
    1446:	56 95       	lsr	r21
    1448:	47 95       	ror	r20
    144a:	37 95       	ror	r19
    144c:	27 95       	ror	r18
    144e:	8a 95       	dec	r24
    1450:	d2 f7       	brpl	.-12     	; 0x1446 <__fixsfsi+0x60>
    1452:	66 23       	and	r22, r22
    1454:	b1 f0       	breq	.+44     	; 0x1482 <__fixsfsi+0x9c>
    1456:	50 95       	com	r21
    1458:	40 95       	com	r20
    145a:	30 95       	com	r19
    145c:	21 95       	neg	r18
    145e:	3f 4f       	sbci	r19, 0xFF	; 255
    1460:	4f 4f       	sbci	r20, 0xFF	; 255
    1462:	5f 4f       	sbci	r21, 0xFF	; 255
    1464:	0e c0       	rjmp	.+28     	; 0x1482 <__fixsfsi+0x9c>
    1466:	20 e0       	ldi	r18, 0x00	; 0
    1468:	30 e0       	ldi	r19, 0x00	; 0
    146a:	40 e0       	ldi	r20, 0x00	; 0
    146c:	50 e0       	ldi	r21, 0x00	; 0
    146e:	09 c0       	rjmp	.+18     	; 0x1482 <__fixsfsi+0x9c>
    1470:	2f ef       	ldi	r18, 0xFF	; 255
    1472:	3f ef       	ldi	r19, 0xFF	; 255
    1474:	4f ef       	ldi	r20, 0xFF	; 255
    1476:	5f e7       	ldi	r21, 0x7F	; 127
    1478:	04 c0       	rjmp	.+8      	; 0x1482 <__fixsfsi+0x9c>
    147a:	20 e0       	ldi	r18, 0x00	; 0
    147c:	30 e0       	ldi	r19, 0x00	; 0
    147e:	40 e0       	ldi	r20, 0x00	; 0
    1480:	50 e8       	ldi	r21, 0x80	; 128
    1482:	b9 01       	movw	r22, r18
    1484:	ca 01       	movw	r24, r20
    1486:	2c 96       	adiw	r28, 0x0c	; 12
    1488:	e2 e0       	ldi	r30, 0x02	; 2
    148a:	0c 94 36 0c 	jmp	0x186c	; 0x186c <__epilogue_restores__+0x20>

0000148e <__clzsi2>:
    148e:	ef 92       	push	r14
    1490:	ff 92       	push	r15
    1492:	0f 93       	push	r16
    1494:	1f 93       	push	r17
    1496:	7b 01       	movw	r14, r22
    1498:	8c 01       	movw	r16, r24
    149a:	80 e0       	ldi	r24, 0x00	; 0
    149c:	e8 16       	cp	r14, r24
    149e:	80 e0       	ldi	r24, 0x00	; 0
    14a0:	f8 06       	cpc	r15, r24
    14a2:	81 e0       	ldi	r24, 0x01	; 1
    14a4:	08 07       	cpc	r16, r24
    14a6:	80 e0       	ldi	r24, 0x00	; 0
    14a8:	18 07       	cpc	r17, r24
    14aa:	88 f4       	brcc	.+34     	; 0x14ce <__clzsi2+0x40>
    14ac:	8f ef       	ldi	r24, 0xFF	; 255
    14ae:	e8 16       	cp	r14, r24
    14b0:	f1 04       	cpc	r15, r1
    14b2:	01 05       	cpc	r16, r1
    14b4:	11 05       	cpc	r17, r1
    14b6:	31 f0       	breq	.+12     	; 0x14c4 <__clzsi2+0x36>
    14b8:	28 f0       	brcs	.+10     	; 0x14c4 <__clzsi2+0x36>
    14ba:	88 e0       	ldi	r24, 0x08	; 8
    14bc:	90 e0       	ldi	r25, 0x00	; 0
    14be:	a0 e0       	ldi	r26, 0x00	; 0
    14c0:	b0 e0       	ldi	r27, 0x00	; 0
    14c2:	17 c0       	rjmp	.+46     	; 0x14f2 <__clzsi2+0x64>
    14c4:	80 e0       	ldi	r24, 0x00	; 0
    14c6:	90 e0       	ldi	r25, 0x00	; 0
    14c8:	a0 e0       	ldi	r26, 0x00	; 0
    14ca:	b0 e0       	ldi	r27, 0x00	; 0
    14cc:	12 c0       	rjmp	.+36     	; 0x14f2 <__clzsi2+0x64>
    14ce:	80 e0       	ldi	r24, 0x00	; 0
    14d0:	e8 16       	cp	r14, r24
    14d2:	80 e0       	ldi	r24, 0x00	; 0
    14d4:	f8 06       	cpc	r15, r24
    14d6:	80 e0       	ldi	r24, 0x00	; 0
    14d8:	08 07       	cpc	r16, r24
    14da:	81 e0       	ldi	r24, 0x01	; 1
    14dc:	18 07       	cpc	r17, r24
    14de:	28 f0       	brcs	.+10     	; 0x14ea <__clzsi2+0x5c>
    14e0:	88 e1       	ldi	r24, 0x18	; 24
    14e2:	90 e0       	ldi	r25, 0x00	; 0
    14e4:	a0 e0       	ldi	r26, 0x00	; 0
    14e6:	b0 e0       	ldi	r27, 0x00	; 0
    14e8:	04 c0       	rjmp	.+8      	; 0x14f2 <__clzsi2+0x64>
    14ea:	80 e1       	ldi	r24, 0x10	; 16
    14ec:	90 e0       	ldi	r25, 0x00	; 0
    14ee:	a0 e0       	ldi	r26, 0x00	; 0
    14f0:	b0 e0       	ldi	r27, 0x00	; 0
    14f2:	20 e2       	ldi	r18, 0x20	; 32
    14f4:	30 e0       	ldi	r19, 0x00	; 0
    14f6:	40 e0       	ldi	r20, 0x00	; 0
    14f8:	50 e0       	ldi	r21, 0x00	; 0
    14fa:	28 1b       	sub	r18, r24
    14fc:	39 0b       	sbc	r19, r25
    14fe:	4a 0b       	sbc	r20, r26
    1500:	5b 0b       	sbc	r21, r27
    1502:	04 c0       	rjmp	.+8      	; 0x150c <__clzsi2+0x7e>
    1504:	16 95       	lsr	r17
    1506:	07 95       	ror	r16
    1508:	f7 94       	ror	r15
    150a:	e7 94       	ror	r14
    150c:	8a 95       	dec	r24
    150e:	d2 f7       	brpl	.-12     	; 0x1504 <__clzsi2+0x76>
    1510:	f7 01       	movw	r30, r14
    1512:	e1 55       	subi	r30, 0x51	; 81
    1514:	ff 4f       	sbci	r31, 0xFF	; 255
    1516:	80 81       	ld	r24, Z
    1518:	28 1b       	sub	r18, r24
    151a:	31 09       	sbc	r19, r1
    151c:	41 09       	sbc	r20, r1
    151e:	51 09       	sbc	r21, r1
    1520:	c9 01       	movw	r24, r18
    1522:	1f 91       	pop	r17
    1524:	0f 91       	pop	r16
    1526:	ff 90       	pop	r15
    1528:	ef 90       	pop	r14
    152a:	08 95       	ret

0000152c <__pack_f>:
    152c:	df 92       	push	r13
    152e:	ef 92       	push	r14
    1530:	ff 92       	push	r15
    1532:	0f 93       	push	r16
    1534:	1f 93       	push	r17
    1536:	fc 01       	movw	r30, r24
    1538:	e4 80       	ldd	r14, Z+4	; 0x04
    153a:	f5 80       	ldd	r15, Z+5	; 0x05
    153c:	06 81       	ldd	r16, Z+6	; 0x06
    153e:	17 81       	ldd	r17, Z+7	; 0x07
    1540:	d1 80       	ldd	r13, Z+1	; 0x01
    1542:	80 81       	ld	r24, Z
    1544:	82 30       	cpi	r24, 0x02	; 2
    1546:	48 f4       	brcc	.+18     	; 0x155a <__pack_f+0x2e>
    1548:	80 e0       	ldi	r24, 0x00	; 0
    154a:	90 e0       	ldi	r25, 0x00	; 0
    154c:	a0 e1       	ldi	r26, 0x10	; 16
    154e:	b0 e0       	ldi	r27, 0x00	; 0
    1550:	e8 2a       	or	r14, r24
    1552:	f9 2a       	or	r15, r25
    1554:	0a 2b       	or	r16, r26
    1556:	1b 2b       	or	r17, r27
    1558:	a5 c0       	rjmp	.+330    	; 0x16a4 <__pack_f+0x178>
    155a:	84 30       	cpi	r24, 0x04	; 4
    155c:	09 f4       	brne	.+2      	; 0x1560 <__pack_f+0x34>
    155e:	9f c0       	rjmp	.+318    	; 0x169e <__pack_f+0x172>
    1560:	82 30       	cpi	r24, 0x02	; 2
    1562:	21 f4       	brne	.+8      	; 0x156c <__pack_f+0x40>
    1564:	ee 24       	eor	r14, r14
    1566:	ff 24       	eor	r15, r15
    1568:	87 01       	movw	r16, r14
    156a:	05 c0       	rjmp	.+10     	; 0x1576 <__pack_f+0x4a>
    156c:	e1 14       	cp	r14, r1
    156e:	f1 04       	cpc	r15, r1
    1570:	01 05       	cpc	r16, r1
    1572:	11 05       	cpc	r17, r1
    1574:	19 f4       	brne	.+6      	; 0x157c <__pack_f+0x50>
    1576:	e0 e0       	ldi	r30, 0x00	; 0
    1578:	f0 e0       	ldi	r31, 0x00	; 0
    157a:	96 c0       	rjmp	.+300    	; 0x16a8 <__pack_f+0x17c>
    157c:	62 81       	ldd	r22, Z+2	; 0x02
    157e:	73 81       	ldd	r23, Z+3	; 0x03
    1580:	9f ef       	ldi	r25, 0xFF	; 255
    1582:	62 38       	cpi	r22, 0x82	; 130
    1584:	79 07       	cpc	r23, r25
    1586:	0c f0       	brlt	.+2      	; 0x158a <__pack_f+0x5e>
    1588:	5b c0       	rjmp	.+182    	; 0x1640 <__pack_f+0x114>
    158a:	22 e8       	ldi	r18, 0x82	; 130
    158c:	3f ef       	ldi	r19, 0xFF	; 255
    158e:	26 1b       	sub	r18, r22
    1590:	37 0b       	sbc	r19, r23
    1592:	2a 31       	cpi	r18, 0x1A	; 26
    1594:	31 05       	cpc	r19, r1
    1596:	2c f0       	brlt	.+10     	; 0x15a2 <__pack_f+0x76>
    1598:	20 e0       	ldi	r18, 0x00	; 0
    159a:	30 e0       	ldi	r19, 0x00	; 0
    159c:	40 e0       	ldi	r20, 0x00	; 0
    159e:	50 e0       	ldi	r21, 0x00	; 0
    15a0:	2a c0       	rjmp	.+84     	; 0x15f6 <__pack_f+0xca>
    15a2:	b8 01       	movw	r22, r16
    15a4:	a7 01       	movw	r20, r14
    15a6:	02 2e       	mov	r0, r18
    15a8:	04 c0       	rjmp	.+8      	; 0x15b2 <__pack_f+0x86>
    15aa:	76 95       	lsr	r23
    15ac:	67 95       	ror	r22
    15ae:	57 95       	ror	r21
    15b0:	47 95       	ror	r20
    15b2:	0a 94       	dec	r0
    15b4:	d2 f7       	brpl	.-12     	; 0x15aa <__pack_f+0x7e>
    15b6:	81 e0       	ldi	r24, 0x01	; 1
    15b8:	90 e0       	ldi	r25, 0x00	; 0
    15ba:	a0 e0       	ldi	r26, 0x00	; 0
    15bc:	b0 e0       	ldi	r27, 0x00	; 0
    15be:	04 c0       	rjmp	.+8      	; 0x15c8 <__pack_f+0x9c>
    15c0:	88 0f       	add	r24, r24
    15c2:	99 1f       	adc	r25, r25
    15c4:	aa 1f       	adc	r26, r26
    15c6:	bb 1f       	adc	r27, r27
    15c8:	2a 95       	dec	r18
    15ca:	d2 f7       	brpl	.-12     	; 0x15c0 <__pack_f+0x94>
    15cc:	01 97       	sbiw	r24, 0x01	; 1
    15ce:	a1 09       	sbc	r26, r1
    15d0:	b1 09       	sbc	r27, r1
    15d2:	8e 21       	and	r24, r14
    15d4:	9f 21       	and	r25, r15
    15d6:	a0 23       	and	r26, r16
    15d8:	b1 23       	and	r27, r17
    15da:	00 97       	sbiw	r24, 0x00	; 0
    15dc:	a1 05       	cpc	r26, r1
    15de:	b1 05       	cpc	r27, r1
    15e0:	21 f0       	breq	.+8      	; 0x15ea <__pack_f+0xbe>
    15e2:	81 e0       	ldi	r24, 0x01	; 1
    15e4:	90 e0       	ldi	r25, 0x00	; 0
    15e6:	a0 e0       	ldi	r26, 0x00	; 0
    15e8:	b0 e0       	ldi	r27, 0x00	; 0
    15ea:	9a 01       	movw	r18, r20
    15ec:	ab 01       	movw	r20, r22
    15ee:	28 2b       	or	r18, r24
    15f0:	39 2b       	or	r19, r25
    15f2:	4a 2b       	or	r20, r26
    15f4:	5b 2b       	or	r21, r27
    15f6:	da 01       	movw	r26, r20
    15f8:	c9 01       	movw	r24, r18
    15fa:	8f 77       	andi	r24, 0x7F	; 127
    15fc:	90 70       	andi	r25, 0x00	; 0
    15fe:	a0 70       	andi	r26, 0x00	; 0
    1600:	b0 70       	andi	r27, 0x00	; 0
    1602:	80 34       	cpi	r24, 0x40	; 64
    1604:	91 05       	cpc	r25, r1
    1606:	a1 05       	cpc	r26, r1
    1608:	b1 05       	cpc	r27, r1
    160a:	39 f4       	brne	.+14     	; 0x161a <__pack_f+0xee>
    160c:	27 ff       	sbrs	r18, 7
    160e:	09 c0       	rjmp	.+18     	; 0x1622 <__pack_f+0xf6>
    1610:	20 5c       	subi	r18, 0xC0	; 192
    1612:	3f 4f       	sbci	r19, 0xFF	; 255
    1614:	4f 4f       	sbci	r20, 0xFF	; 255
    1616:	5f 4f       	sbci	r21, 0xFF	; 255
    1618:	04 c0       	rjmp	.+8      	; 0x1622 <__pack_f+0xf6>
    161a:	21 5c       	subi	r18, 0xC1	; 193
    161c:	3f 4f       	sbci	r19, 0xFF	; 255
    161e:	4f 4f       	sbci	r20, 0xFF	; 255
    1620:	5f 4f       	sbci	r21, 0xFF	; 255
    1622:	e0 e0       	ldi	r30, 0x00	; 0
    1624:	f0 e0       	ldi	r31, 0x00	; 0
    1626:	20 30       	cpi	r18, 0x00	; 0
    1628:	a0 e0       	ldi	r26, 0x00	; 0
    162a:	3a 07       	cpc	r19, r26
    162c:	a0 e0       	ldi	r26, 0x00	; 0
    162e:	4a 07       	cpc	r20, r26
    1630:	a0 e4       	ldi	r26, 0x40	; 64
    1632:	5a 07       	cpc	r21, r26
    1634:	10 f0       	brcs	.+4      	; 0x163a <__pack_f+0x10e>
    1636:	e1 e0       	ldi	r30, 0x01	; 1
    1638:	f0 e0       	ldi	r31, 0x00	; 0
    163a:	79 01       	movw	r14, r18
    163c:	8a 01       	movw	r16, r20
    163e:	27 c0       	rjmp	.+78     	; 0x168e <__pack_f+0x162>
    1640:	60 38       	cpi	r22, 0x80	; 128
    1642:	71 05       	cpc	r23, r1
    1644:	64 f5       	brge	.+88     	; 0x169e <__pack_f+0x172>
    1646:	fb 01       	movw	r30, r22
    1648:	e1 58       	subi	r30, 0x81	; 129
    164a:	ff 4f       	sbci	r31, 0xFF	; 255
    164c:	d8 01       	movw	r26, r16
    164e:	c7 01       	movw	r24, r14
    1650:	8f 77       	andi	r24, 0x7F	; 127
    1652:	90 70       	andi	r25, 0x00	; 0
    1654:	a0 70       	andi	r26, 0x00	; 0
    1656:	b0 70       	andi	r27, 0x00	; 0
    1658:	80 34       	cpi	r24, 0x40	; 64
    165a:	91 05       	cpc	r25, r1
    165c:	a1 05       	cpc	r26, r1
    165e:	b1 05       	cpc	r27, r1
    1660:	39 f4       	brne	.+14     	; 0x1670 <__pack_f+0x144>
    1662:	e7 fe       	sbrs	r14, 7
    1664:	0d c0       	rjmp	.+26     	; 0x1680 <__pack_f+0x154>
    1666:	80 e4       	ldi	r24, 0x40	; 64
    1668:	90 e0       	ldi	r25, 0x00	; 0
    166a:	a0 e0       	ldi	r26, 0x00	; 0
    166c:	b0 e0       	ldi	r27, 0x00	; 0
    166e:	04 c0       	rjmp	.+8      	; 0x1678 <__pack_f+0x14c>
    1670:	8f e3       	ldi	r24, 0x3F	; 63
    1672:	90 e0       	ldi	r25, 0x00	; 0
    1674:	a0 e0       	ldi	r26, 0x00	; 0
    1676:	b0 e0       	ldi	r27, 0x00	; 0
    1678:	e8 0e       	add	r14, r24
    167a:	f9 1e       	adc	r15, r25
    167c:	0a 1f       	adc	r16, r26
    167e:	1b 1f       	adc	r17, r27
    1680:	17 ff       	sbrs	r17, 7
    1682:	05 c0       	rjmp	.+10     	; 0x168e <__pack_f+0x162>
    1684:	16 95       	lsr	r17
    1686:	07 95       	ror	r16
    1688:	f7 94       	ror	r15
    168a:	e7 94       	ror	r14
    168c:	31 96       	adiw	r30, 0x01	; 1
    168e:	87 e0       	ldi	r24, 0x07	; 7
    1690:	16 95       	lsr	r17
    1692:	07 95       	ror	r16
    1694:	f7 94       	ror	r15
    1696:	e7 94       	ror	r14
    1698:	8a 95       	dec	r24
    169a:	d1 f7       	brne	.-12     	; 0x1690 <__pack_f+0x164>
    169c:	05 c0       	rjmp	.+10     	; 0x16a8 <__pack_f+0x17c>
    169e:	ee 24       	eor	r14, r14
    16a0:	ff 24       	eor	r15, r15
    16a2:	87 01       	movw	r16, r14
    16a4:	ef ef       	ldi	r30, 0xFF	; 255
    16a6:	f0 e0       	ldi	r31, 0x00	; 0
    16a8:	6e 2f       	mov	r22, r30
    16aa:	67 95       	ror	r22
    16ac:	66 27       	eor	r22, r22
    16ae:	67 95       	ror	r22
    16b0:	90 2f       	mov	r25, r16
    16b2:	9f 77       	andi	r25, 0x7F	; 127
    16b4:	d7 94       	ror	r13
    16b6:	dd 24       	eor	r13, r13
    16b8:	d7 94       	ror	r13
    16ba:	8e 2f       	mov	r24, r30
    16bc:	86 95       	lsr	r24
    16be:	49 2f       	mov	r20, r25
    16c0:	46 2b       	or	r20, r22
    16c2:	58 2f       	mov	r21, r24
    16c4:	5d 29       	or	r21, r13
    16c6:	b7 01       	movw	r22, r14
    16c8:	ca 01       	movw	r24, r20
    16ca:	1f 91       	pop	r17
    16cc:	0f 91       	pop	r16
    16ce:	ff 90       	pop	r15
    16d0:	ef 90       	pop	r14
    16d2:	df 90       	pop	r13
    16d4:	08 95       	ret

000016d6 <__unpack_f>:
    16d6:	fc 01       	movw	r30, r24
    16d8:	db 01       	movw	r26, r22
    16da:	40 81       	ld	r20, Z
    16dc:	51 81       	ldd	r21, Z+1	; 0x01
    16de:	22 81       	ldd	r18, Z+2	; 0x02
    16e0:	62 2f       	mov	r22, r18
    16e2:	6f 77       	andi	r22, 0x7F	; 127
    16e4:	70 e0       	ldi	r23, 0x00	; 0
    16e6:	22 1f       	adc	r18, r18
    16e8:	22 27       	eor	r18, r18
    16ea:	22 1f       	adc	r18, r18
    16ec:	93 81       	ldd	r25, Z+3	; 0x03
    16ee:	89 2f       	mov	r24, r25
    16f0:	88 0f       	add	r24, r24
    16f2:	82 2b       	or	r24, r18
    16f4:	28 2f       	mov	r18, r24
    16f6:	30 e0       	ldi	r19, 0x00	; 0
    16f8:	99 1f       	adc	r25, r25
    16fa:	99 27       	eor	r25, r25
    16fc:	99 1f       	adc	r25, r25
    16fe:	11 96       	adiw	r26, 0x01	; 1
    1700:	9c 93       	st	X, r25
    1702:	11 97       	sbiw	r26, 0x01	; 1
    1704:	21 15       	cp	r18, r1
    1706:	31 05       	cpc	r19, r1
    1708:	a9 f5       	brne	.+106    	; 0x1774 <__unpack_f+0x9e>
    170a:	41 15       	cp	r20, r1
    170c:	51 05       	cpc	r21, r1
    170e:	61 05       	cpc	r22, r1
    1710:	71 05       	cpc	r23, r1
    1712:	11 f4       	brne	.+4      	; 0x1718 <__unpack_f+0x42>
    1714:	82 e0       	ldi	r24, 0x02	; 2
    1716:	37 c0       	rjmp	.+110    	; 0x1786 <__unpack_f+0xb0>
    1718:	82 e8       	ldi	r24, 0x82	; 130
    171a:	9f ef       	ldi	r25, 0xFF	; 255
    171c:	13 96       	adiw	r26, 0x03	; 3
    171e:	9c 93       	st	X, r25
    1720:	8e 93       	st	-X, r24
    1722:	12 97       	sbiw	r26, 0x02	; 2
    1724:	9a 01       	movw	r18, r20
    1726:	ab 01       	movw	r20, r22
    1728:	67 e0       	ldi	r22, 0x07	; 7
    172a:	22 0f       	add	r18, r18
    172c:	33 1f       	adc	r19, r19
    172e:	44 1f       	adc	r20, r20
    1730:	55 1f       	adc	r21, r21
    1732:	6a 95       	dec	r22
    1734:	d1 f7       	brne	.-12     	; 0x172a <__unpack_f+0x54>
    1736:	83 e0       	ldi	r24, 0x03	; 3
    1738:	8c 93       	st	X, r24
    173a:	0d c0       	rjmp	.+26     	; 0x1756 <__unpack_f+0x80>
    173c:	22 0f       	add	r18, r18
    173e:	33 1f       	adc	r19, r19
    1740:	44 1f       	adc	r20, r20
    1742:	55 1f       	adc	r21, r21
    1744:	12 96       	adiw	r26, 0x02	; 2
    1746:	8d 91       	ld	r24, X+
    1748:	9c 91       	ld	r25, X
    174a:	13 97       	sbiw	r26, 0x03	; 3
    174c:	01 97       	sbiw	r24, 0x01	; 1
    174e:	13 96       	adiw	r26, 0x03	; 3
    1750:	9c 93       	st	X, r25
    1752:	8e 93       	st	-X, r24
    1754:	12 97       	sbiw	r26, 0x02	; 2
    1756:	20 30       	cpi	r18, 0x00	; 0
    1758:	80 e0       	ldi	r24, 0x00	; 0
    175a:	38 07       	cpc	r19, r24
    175c:	80 e0       	ldi	r24, 0x00	; 0
    175e:	48 07       	cpc	r20, r24
    1760:	80 e4       	ldi	r24, 0x40	; 64
    1762:	58 07       	cpc	r21, r24
    1764:	58 f3       	brcs	.-42     	; 0x173c <__unpack_f+0x66>
    1766:	14 96       	adiw	r26, 0x04	; 4
    1768:	2d 93       	st	X+, r18
    176a:	3d 93       	st	X+, r19
    176c:	4d 93       	st	X+, r20
    176e:	5c 93       	st	X, r21
    1770:	17 97       	sbiw	r26, 0x07	; 7
    1772:	08 95       	ret
    1774:	2f 3f       	cpi	r18, 0xFF	; 255
    1776:	31 05       	cpc	r19, r1
    1778:	79 f4       	brne	.+30     	; 0x1798 <__unpack_f+0xc2>
    177a:	41 15       	cp	r20, r1
    177c:	51 05       	cpc	r21, r1
    177e:	61 05       	cpc	r22, r1
    1780:	71 05       	cpc	r23, r1
    1782:	19 f4       	brne	.+6      	; 0x178a <__unpack_f+0xb4>
    1784:	84 e0       	ldi	r24, 0x04	; 4
    1786:	8c 93       	st	X, r24
    1788:	08 95       	ret
    178a:	64 ff       	sbrs	r22, 4
    178c:	03 c0       	rjmp	.+6      	; 0x1794 <__unpack_f+0xbe>
    178e:	81 e0       	ldi	r24, 0x01	; 1
    1790:	8c 93       	st	X, r24
    1792:	12 c0       	rjmp	.+36     	; 0x17b8 <__unpack_f+0xe2>
    1794:	1c 92       	st	X, r1
    1796:	10 c0       	rjmp	.+32     	; 0x17b8 <__unpack_f+0xe2>
    1798:	2f 57       	subi	r18, 0x7F	; 127
    179a:	30 40       	sbci	r19, 0x00	; 0
    179c:	13 96       	adiw	r26, 0x03	; 3
    179e:	3c 93       	st	X, r19
    17a0:	2e 93       	st	-X, r18
    17a2:	12 97       	sbiw	r26, 0x02	; 2
    17a4:	83 e0       	ldi	r24, 0x03	; 3
    17a6:	8c 93       	st	X, r24
    17a8:	87 e0       	ldi	r24, 0x07	; 7
    17aa:	44 0f       	add	r20, r20
    17ac:	55 1f       	adc	r21, r21
    17ae:	66 1f       	adc	r22, r22
    17b0:	77 1f       	adc	r23, r23
    17b2:	8a 95       	dec	r24
    17b4:	d1 f7       	brne	.-12     	; 0x17aa <__unpack_f+0xd4>
    17b6:	70 64       	ori	r23, 0x40	; 64
    17b8:	14 96       	adiw	r26, 0x04	; 4
    17ba:	4d 93       	st	X+, r20
    17bc:	5d 93       	st	X+, r21
    17be:	6d 93       	st	X+, r22
    17c0:	7c 93       	st	X, r23
    17c2:	17 97       	sbiw	r26, 0x07	; 7
    17c4:	08 95       	ret

000017c6 <__udivmodhi4>:
    17c6:	aa 1b       	sub	r26, r26
    17c8:	bb 1b       	sub	r27, r27
    17ca:	51 e1       	ldi	r21, 0x11	; 17
    17cc:	07 c0       	rjmp	.+14     	; 0x17dc <__udivmodhi4_ep>

000017ce <__udivmodhi4_loop>:
    17ce:	aa 1f       	adc	r26, r26
    17d0:	bb 1f       	adc	r27, r27
    17d2:	a6 17       	cp	r26, r22
    17d4:	b7 07       	cpc	r27, r23
    17d6:	10 f0       	brcs	.+4      	; 0x17dc <__udivmodhi4_ep>
    17d8:	a6 1b       	sub	r26, r22
    17da:	b7 0b       	sbc	r27, r23

000017dc <__udivmodhi4_ep>:
    17dc:	88 1f       	adc	r24, r24
    17de:	99 1f       	adc	r25, r25
    17e0:	5a 95       	dec	r21
    17e2:	a9 f7       	brne	.-22     	; 0x17ce <__udivmodhi4_loop>
    17e4:	80 95       	com	r24
    17e6:	90 95       	com	r25
    17e8:	bc 01       	movw	r22, r24
    17ea:	cd 01       	movw	r24, r26
    17ec:	08 95       	ret

000017ee <__divmodhi4>:
    17ee:	97 fb       	bst	r25, 7
    17f0:	09 2e       	mov	r0, r25
    17f2:	07 26       	eor	r0, r23
    17f4:	0a d0       	rcall	.+20     	; 0x180a <__divmodhi4_neg1>
    17f6:	77 fd       	sbrc	r23, 7
    17f8:	04 d0       	rcall	.+8      	; 0x1802 <__divmodhi4_neg2>
    17fa:	e5 df       	rcall	.-54     	; 0x17c6 <__udivmodhi4>
    17fc:	06 d0       	rcall	.+12     	; 0x180a <__divmodhi4_neg1>
    17fe:	00 20       	and	r0, r0
    1800:	1a f4       	brpl	.+6      	; 0x1808 <__divmodhi4_exit>

00001802 <__divmodhi4_neg2>:
    1802:	70 95       	com	r23
    1804:	61 95       	neg	r22
    1806:	7f 4f       	sbci	r23, 0xFF	; 255

00001808 <__divmodhi4_exit>:
    1808:	08 95       	ret

0000180a <__divmodhi4_neg1>:
    180a:	f6 f7       	brtc	.-4      	; 0x1808 <__divmodhi4_exit>
    180c:	90 95       	com	r25
    180e:	81 95       	neg	r24
    1810:	9f 4f       	sbci	r25, 0xFF	; 255
    1812:	08 95       	ret

00001814 <__prologue_saves__>:
    1814:	2f 92       	push	r2
    1816:	3f 92       	push	r3
    1818:	4f 92       	push	r4
    181a:	5f 92       	push	r5
    181c:	6f 92       	push	r6
    181e:	7f 92       	push	r7
    1820:	8f 92       	push	r8
    1822:	9f 92       	push	r9
    1824:	af 92       	push	r10
    1826:	bf 92       	push	r11
    1828:	cf 92       	push	r12
    182a:	df 92       	push	r13
    182c:	ef 92       	push	r14
    182e:	ff 92       	push	r15
    1830:	0f 93       	push	r16
    1832:	1f 93       	push	r17
    1834:	cf 93       	push	r28
    1836:	df 93       	push	r29
    1838:	cd b7       	in	r28, 0x3d	; 61
    183a:	de b7       	in	r29, 0x3e	; 62
    183c:	ca 1b       	sub	r28, r26
    183e:	db 0b       	sbc	r29, r27
    1840:	0f b6       	in	r0, 0x3f	; 63
    1842:	f8 94       	cli
    1844:	de bf       	out	0x3e, r29	; 62
    1846:	0f be       	out	0x3f, r0	; 63
    1848:	cd bf       	out	0x3d, r28	; 61
    184a:	09 94       	ijmp

0000184c <__epilogue_restores__>:
    184c:	2a 88       	ldd	r2, Y+18	; 0x12
    184e:	39 88       	ldd	r3, Y+17	; 0x11
    1850:	48 88       	ldd	r4, Y+16	; 0x10
    1852:	5f 84       	ldd	r5, Y+15	; 0x0f
    1854:	6e 84       	ldd	r6, Y+14	; 0x0e
    1856:	7d 84       	ldd	r7, Y+13	; 0x0d
    1858:	8c 84       	ldd	r8, Y+12	; 0x0c
    185a:	9b 84       	ldd	r9, Y+11	; 0x0b
    185c:	aa 84       	ldd	r10, Y+10	; 0x0a
    185e:	b9 84       	ldd	r11, Y+9	; 0x09
    1860:	c8 84       	ldd	r12, Y+8	; 0x08
    1862:	df 80       	ldd	r13, Y+7	; 0x07
    1864:	ee 80       	ldd	r14, Y+6	; 0x06
    1866:	fd 80       	ldd	r15, Y+5	; 0x05
    1868:	0c 81       	ldd	r16, Y+4	; 0x04
    186a:	1b 81       	ldd	r17, Y+3	; 0x03
    186c:	aa 81       	ldd	r26, Y+2	; 0x02
    186e:	b9 81       	ldd	r27, Y+1	; 0x01
    1870:	ce 0f       	add	r28, r30
    1872:	d1 1d       	adc	r29, r1
    1874:	0f b6       	in	r0, 0x3f	; 63
    1876:	f8 94       	cli
    1878:	de bf       	out	0x3e, r29	; 62
    187a:	0f be       	out	0x3f, r0	; 63
    187c:	cd bf       	out	0x3d, r28	; 61
    187e:	ed 01       	movw	r28, r26
    1880:	08 95       	ret

00001882 <_exit>:
    1882:	f8 94       	cli

00001884 <__stop_program>:
    1884:	ff cf       	rjmp	.-2      	; 0x1884 <__stop_program>
