<dec f='llvm/build/lib/Target/ARM/ARMGenRegisterInfo.inc' l='3845' type='const llvm::TargetRegisterClass'/>
<use f='llvm/llvm/lib/Target/ARM/A15SDOptimizer.cpp' l='406' u='a' c='_ZN12_GLOBAL__N_114A15SDOptimizer11getReadDPRsEPN4llvm12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/ARM/A15SDOptimizer.cpp' l='517' u='a' c='_ZN12_GLOBAL__N_114A15SDOptimizer23optimizeAllLanesPatternEPN4llvm12MachineInstrEj'/>
<use f='llvm/llvm/lib/Target/ARM/A15SDOptimizer.cpp' l='552' u='a' c='_ZN12_GLOBAL__N_114A15SDOptimizer23optimizeAllLanesPatternEPN4llvm12MachineInstrEj'/>
<use f='llvm/llvm/lib/Target/ARM/ARMBaseInstrInfo.cpp' l='946' u='m' c='_ZNK4llvm16ARMBaseInstrInfo11copyPhysRegERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocENS_10MCRegisterES9_b'/>
<use f='llvm/llvm/lib/Target/ARM/ARMBaseInstrInfo.cpp' l='1192' u='m' c='_ZNK4llvm16ARMBaseInstrInfo19storeRegToStackSlotERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEENS_8RegisterEbiPKNS_15384722'/>
<use f='llvm/llvm/lib/Target/ARM/ARMBaseInstrInfo.cpp' l='1434' u='m' c='_ZNK4llvm16ARMBaseInstrInfo20loadRegFromStackSlotERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEENS_8RegisterEiPKNS_113396408'/>
<use f='llvm/llvm/lib/Target/ARM/ARMISelLowering.cpp' l='231' u='a' c='_ZN4llvm17ARMTargetLowering16addQRTypeForNEONENS_3MVTE'/>
<use f='llvm/llvm/lib/Target/ARM/ARMISelLowering.cpp' l='10642' u='a' c='_ZNK4llvm17ARMTargetLowering15EmitStructByvalERNS_12MachineInstrEPNS_17MachineBasicBlockE'/>
