<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN"
"http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml"
      xmlns:svg="http://www.w3.org/2000/svg"
      xmlns:xlink="http://www.w3.org/1999/xlink">
  <head>
    <title>MaxCompiler Timing Report - Manager Component Information</title>
    <style type="text/css" title="currentStyle"> 
         @import "page.css";
    </style> 
  </head>
  <body>
    <h1>Detailed Path Report: StratixVDDR3 (ddr3_core)</h1>
    <h2 id="5">Cost Table 5</h2>

    <div style="margin-left: 40px;">
    <table class="pathtable display">
	<thead>
        <tr>
          <th style="text-align: center;">#</th>
          <th style="text-align: center;">Error Type</th>
          <th style="text-align: center;">Slack</th>
          <th style="text-align: center;">Constraint</th>
          <th style="text-align: center;">Route Delay</th>
          <th style="text-align: center;">Logic Delay</th>
          <th style="text-align: center;">Clk Uncert.</th>
          <th style="text-align: center;">Clk Skew</th>
          <th style="text-align: center;">Path Type</th>
          <th style="text-align: center;">Source/Destination</th>
        </tr>
      </thead>
      <tbody>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >1</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.039</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.839</td>
          <td style="text-align: center;">0.62</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">-0.24</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[7]~SynDup_1</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_migcmd_fifo|\RAM_Generic|mem_rtl_0|auto_generated|lutrama20~ENA1REGOUT</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X22_Y94_N1</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[7]~SynDup_1</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X22_Y94_N1</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[7]~SynDup_1|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X22_Y94_N9</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.197</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|WideAnd1~0|dataa</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X22_Y94_N9</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>21</small></td>
                           <td style="text-align: right;"><small>0.236</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|WideAnd1~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X50_Y94_N57</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.704</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|datae</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X50_Y94_N57</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.155</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X50_Y94_N36</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.113</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|datae</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X50_Y94_N36</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>592</small></td>
                           <td style="text-align: right;"><small>0.077</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X53_Y94_N3</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.361</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGCmd_FIFO_Rd[3]|datae</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X53_Y94_N3</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>43</small></td>
                           <td style="text-align: right;"><small>0.088</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGCmd_FIFO_Rd[3]|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X83_Y87_N42</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.464</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_migcmd_fifo:3:MIGCMD_FIFO|\RAM_Generic:FIFO_DPRAM|mem_rtl_0|auto_generated|lutrama20|ena1</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X83_Y87_N42</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>0</small></td>
                           <td style="text-align: right;"><small>0.064</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_migcmd_fifo|\RAM_Generic|mem_rtl_0|auto_generated|lutrama20~ENA1REGOUT</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >2</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.039</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.839</td>
          <td style="text-align: center;">0.62</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">-0.24</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[7]~SynDup_1</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_migcmd_fifo|\RAM_Generic|mem_rtl_0|auto_generated|lutrama19~ENA1REGOUT</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X22_Y94_N1</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[7]~SynDup_1</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X22_Y94_N1</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[7]~SynDup_1|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X22_Y94_N9</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.197</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|WideAnd1~0|dataa</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X22_Y94_N9</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>21</small></td>
                           <td style="text-align: right;"><small>0.236</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|WideAnd1~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X50_Y94_N57</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.704</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|datae</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X50_Y94_N57</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.155</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X50_Y94_N36</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.113</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|datae</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X50_Y94_N36</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>592</small></td>
                           <td style="text-align: right;"><small>0.077</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X53_Y94_N3</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.361</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGCmd_FIFO_Rd[3]|datae</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X53_Y94_N3</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>43</small></td>
                           <td style="text-align: right;"><small>0.088</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGCmd_FIFO_Rd[3]|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X83_Y87_N0</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.464</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_migcmd_fifo:3:MIGCMD_FIFO|\RAM_Generic:FIFO_DPRAM|mem_rtl_0|auto_generated|lutrama19|ena1</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X83_Y87_N0</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>0</small></td>
                           <td style="text-align: right;"><small>0.064</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_migcmd_fifo|\RAM_Generic|mem_rtl_0|auto_generated|lutrama19~ENA1REGOUT</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >3</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.039</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.839</td>
          <td style="text-align: center;">0.62</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">-0.24</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[7]~SynDup_1</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_migcmd_fifo|\RAM_Generic|mem_rtl_0|auto_generated|lutrama18~ENA1REGOUT</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X22_Y94_N1</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[7]~SynDup_1</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X22_Y94_N1</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[7]~SynDup_1|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X22_Y94_N9</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.197</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|WideAnd1~0|dataa</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X22_Y94_N9</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>21</small></td>
                           <td style="text-align: right;"><small>0.236</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|WideAnd1~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X50_Y94_N57</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.704</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|datae</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X50_Y94_N57</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.155</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X50_Y94_N36</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.113</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|datae</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X50_Y94_N36</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>592</small></td>
                           <td style="text-align: right;"><small>0.077</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X53_Y94_N3</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.361</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGCmd_FIFO_Rd[3]|datae</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X53_Y94_N3</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>43</small></td>
                           <td style="text-align: right;"><small>0.088</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGCmd_FIFO_Rd[3]|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X83_Y87_N30</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.464</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_migcmd_fifo:3:MIGCMD_FIFO|\RAM_Generic:FIFO_DPRAM|mem_rtl_0|auto_generated|lutrama18|ena1</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X83_Y87_N30</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>0</small></td>
                           <td style="text-align: right;"><small>0.064</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_migcmd_fifo|\RAM_Generic|mem_rtl_0|auto_generated|lutrama18~ENA1REGOUT</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >4</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.039</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.839</td>
          <td style="text-align: center;">0.62</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">-0.24</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[7]~SynDup_1</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_migcmd_fifo|\RAM_Generic|mem_rtl_0|auto_generated|lutrama17~ENA1REGOUT</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X22_Y94_N1</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[7]~SynDup_1</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X22_Y94_N1</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[7]~SynDup_1|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X22_Y94_N9</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.197</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|WideAnd1~0|dataa</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X22_Y94_N9</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>21</small></td>
                           <td style="text-align: right;"><small>0.236</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|WideAnd1~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X50_Y94_N57</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.704</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|datae</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X50_Y94_N57</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.155</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X50_Y94_N36</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.113</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|datae</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X50_Y94_N36</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>592</small></td>
                           <td style="text-align: right;"><small>0.077</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X53_Y94_N3</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.361</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGCmd_FIFO_Rd[3]|datae</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X53_Y94_N3</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>43</small></td>
                           <td style="text-align: right;"><small>0.088</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGCmd_FIFO_Rd[3]|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X83_Y87_N12</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.464</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_migcmd_fifo:3:MIGCMD_FIFO|\RAM_Generic:FIFO_DPRAM|mem_rtl_0|auto_generated|lutrama17|ena1</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X83_Y87_N12</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>0</small></td>
                           <td style="text-align: right;"><small>0.064</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_migcmd_fifo|\RAM_Generic|mem_rtl_0|auto_generated|lutrama17~ENA1REGOUT</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >5</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.039</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.839</td>
          <td style="text-align: center;">0.62</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">-0.24</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[7]~SynDup_1</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_migcmd_fifo|\RAM_Generic|mem_rtl_0|auto_generated|lutrama16~ENA1REGOUT</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X22_Y94_N1</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[7]~SynDup_1</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X22_Y94_N1</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[7]~SynDup_1|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X22_Y94_N9</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.197</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|WideAnd1~0|dataa</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X22_Y94_N9</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>21</small></td>
                           <td style="text-align: right;"><small>0.236</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|WideAnd1~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X50_Y94_N57</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.704</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|datae</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X50_Y94_N57</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.155</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X50_Y94_N36</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.113</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|datae</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X50_Y94_N36</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>592</small></td>
                           <td style="text-align: right;"><small>0.077</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X53_Y94_N3</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.361</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGCmd_FIFO_Rd[3]|datae</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X53_Y94_N3</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>43</small></td>
                           <td style="text-align: right;"><small>0.088</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGCmd_FIFO_Rd[3]|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X83_Y87_N6</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.464</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_migcmd_fifo:3:MIGCMD_FIFO|\RAM_Generic:FIFO_DPRAM|mem_rtl_0|auto_generated|lutrama16|ena1</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X83_Y87_N6</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>0</small></td>
                           <td style="text-align: right;"><small>0.064</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_migcmd_fifo|\RAM_Generic|mem_rtl_0|auto_generated|lutrama16~ENA1REGOUT</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >6</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.039</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.839</td>
          <td style="text-align: center;">0.62</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">-0.24</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[7]~SynDup_1</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_migcmd_fifo|\RAM_Generic|mem_rtl_0|auto_generated|lutrama15~ENA1REGOUT</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X22_Y94_N1</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[7]~SynDup_1</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X22_Y94_N1</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[7]~SynDup_1|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X22_Y94_N9</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.197</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|WideAnd1~0|dataa</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X22_Y94_N9</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>21</small></td>
                           <td style="text-align: right;"><small>0.236</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|WideAnd1~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X50_Y94_N57</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.704</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|datae</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X50_Y94_N57</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.155</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X50_Y94_N36</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.113</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|datae</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X50_Y94_N36</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>592</small></td>
                           <td style="text-align: right;"><small>0.077</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X53_Y94_N3</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.361</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGCmd_FIFO_Rd[3]|datae</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X53_Y94_N3</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>43</small></td>
                           <td style="text-align: right;"><small>0.088</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGCmd_FIFO_Rd[3]|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X83_Y87_N48</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.464</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_migcmd_fifo:3:MIGCMD_FIFO|\RAM_Generic:FIFO_DPRAM|mem_rtl_0|auto_generated|lutrama15|ena1</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X83_Y87_N48</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>0</small></td>
                           <td style="text-align: right;"><small>0.064</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_migcmd_fifo|\RAM_Generic|mem_rtl_0|auto_generated|lutrama15~ENA1REGOUT</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >7</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.039</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.839</td>
          <td style="text-align: center;">0.62</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">-0.24</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[7]~SynDup_1</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_migcmd_fifo|\RAM_Generic|mem_rtl_0|auto_generated|lutrama14~ENA1REGOUT</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X22_Y94_N1</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[7]~SynDup_1</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X22_Y94_N1</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[7]~SynDup_1|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X22_Y94_N9</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.197</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|WideAnd1~0|dataa</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X22_Y94_N9</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>21</small></td>
                           <td style="text-align: right;"><small>0.236</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|WideAnd1~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X50_Y94_N57</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.704</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|datae</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X50_Y94_N57</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.155</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X50_Y94_N36</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.113</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|datae</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X50_Y94_N36</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>592</small></td>
                           <td style="text-align: right;"><small>0.077</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X53_Y94_N3</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.361</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGCmd_FIFO_Rd[3]|datae</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X53_Y94_N3</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>43</small></td>
                           <td style="text-align: right;"><small>0.088</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGCmd_FIFO_Rd[3]|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X83_Y87_N18</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.464</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_migcmd_fifo:3:MIGCMD_FIFO|\RAM_Generic:FIFO_DPRAM|mem_rtl_0|auto_generated|lutrama14|ena1</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X83_Y87_N18</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>0</small></td>
                           <td style="text-align: right;"><small>0.064</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_migcmd_fifo|\RAM_Generic|mem_rtl_0|auto_generated|lutrama14~ENA1REGOUT</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >8</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.039</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.839</td>
          <td style="text-align: center;">0.62</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">-0.24</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[7]~SynDup_1</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_migcmd_fifo|\RAM_Generic|mem_rtl_0|auto_generated|lutrama13~ENA1REGOUT</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X22_Y94_N1</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[7]~SynDup_1</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X22_Y94_N1</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[7]~SynDup_1|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X22_Y94_N9</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.197</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|WideAnd1~0|dataa</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X22_Y94_N9</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>21</small></td>
                           <td style="text-align: right;"><small>0.236</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|WideAnd1~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X50_Y94_N57</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.704</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|datae</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X50_Y94_N57</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.155</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X50_Y94_N36</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.113</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|datae</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X50_Y94_N36</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>592</small></td>
                           <td style="text-align: right;"><small>0.077</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X53_Y94_N3</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.361</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGCmd_FIFO_Rd[3]|datae</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X53_Y94_N3</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>43</small></td>
                           <td style="text-align: right;"><small>0.088</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGCmd_FIFO_Rd[3]|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X83_Y87_N36</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.464</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_migcmd_fifo:3:MIGCMD_FIFO|\RAM_Generic:FIFO_DPRAM|mem_rtl_0|auto_generated|lutrama13|ena1</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X83_Y87_N36</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>0</small></td>
                           <td style="text-align: right;"><small>0.064</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_migcmd_fifo|\RAM_Generic|mem_rtl_0|auto_generated|lutrama13~ENA1REGOUT</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >9</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.039</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.839</td>
          <td style="text-align: center;">0.62</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">-0.24</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[7]~SynDup_1</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_migcmd_fifo|\RAM_Generic|mem_rtl_0|auto_generated|lutrama12~ENA1REGOUT</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X22_Y94_N1</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[7]~SynDup_1</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X22_Y94_N1</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[7]~SynDup_1|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X22_Y94_N9</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.197</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|WideAnd1~0|dataa</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X22_Y94_N9</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>21</small></td>
                           <td style="text-align: right;"><small>0.236</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|WideAnd1~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X50_Y94_N57</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.704</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|datae</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X50_Y94_N57</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.155</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X50_Y94_N36</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.113</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|datae</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X50_Y94_N36</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>592</small></td>
                           <td style="text-align: right;"><small>0.077</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X53_Y94_N3</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.361</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGCmd_FIFO_Rd[3]|datae</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X53_Y94_N3</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>43</small></td>
                           <td style="text-align: right;"><small>0.088</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGCmd_FIFO_Rd[3]|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X83_Y87_N54</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.464</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_migcmd_fifo:3:MIGCMD_FIFO|\RAM_Generic:FIFO_DPRAM|mem_rtl_0|auto_generated|lutrama12|ena1</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X83_Y87_N54</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>0</small></td>
                           <td style="text-align: right;"><small>0.064</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_migcmd_fifo|\RAM_Generic|mem_rtl_0|auto_generated|lutrama12~ENA1REGOUT</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >10</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.039</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.839</td>
          <td style="text-align: center;">0.62</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">-0.24</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[7]~SynDup_1</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_migcmd_fifo|\RAM_Generic|mem_rtl_0|auto_generated|lutrama11~ENA1REGOUT</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X22_Y94_N1</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[7]~SynDup_1</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X22_Y94_N1</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[7]~SynDup_1|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X22_Y94_N9</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.197</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|WideAnd1~0|dataa</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X22_Y94_N9</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>21</small></td>
                           <td style="text-align: right;"><small>0.236</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|WideAnd1~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X50_Y94_N57</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.704</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|datae</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X50_Y94_N57</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.155</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X50_Y94_N36</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.113</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|datae</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X50_Y94_N36</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>592</small></td>
                           <td style="text-align: right;"><small>0.077</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X53_Y94_N3</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.361</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGCmd_FIFO_Rd[3]|datae</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X53_Y94_N3</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>43</small></td>
                           <td style="text-align: right;"><small>0.088</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGCmd_FIFO_Rd[3]|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X83_Y87_N24</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.464</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_migcmd_fifo:3:MIGCMD_FIFO|\RAM_Generic:FIFO_DPRAM|mem_rtl_0|auto_generated|lutrama11|ena1</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X83_Y87_N24</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>0</small></td>
                           <td style="text-align: right;"><small>0.064</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_migcmd_fifo|\RAM_Generic|mem_rtl_0|auto_generated|lutrama11~ENA1REGOUT</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >11</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.002</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.784</td>
          <td style="text-align: center;">0.623</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">-0.255</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[4]~SynDup_1</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_migcmd_fifo|\RAM_Generic|mem_rtl_0|auto_generated|lutrama20~ENA1REGOUT</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X22_Y94_N5</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[4]~SynDup_1</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X22_Y94_N5</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[4]~SynDup_1|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X22_Y94_N9</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.142</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|WideAnd1~0|datab</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X22_Y94_N9</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>21</small></td>
                           <td style="text-align: right;"><small>0.239</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|WideAnd1~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X50_Y94_N57</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.704</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|datae</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X50_Y94_N57</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.155</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X50_Y94_N36</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.113</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|datae</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X50_Y94_N36</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>592</small></td>
                           <td style="text-align: right;"><small>0.077</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X53_Y94_N3</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.361</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGCmd_FIFO_Rd[3]|datae</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X53_Y94_N3</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>43</small></td>
                           <td style="text-align: right;"><small>0.088</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGCmd_FIFO_Rd[3]|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X83_Y87_N42</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.464</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_migcmd_fifo:3:MIGCMD_FIFO|\RAM_Generic:FIFO_DPRAM|mem_rtl_0|auto_generated|lutrama20|ena1</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X83_Y87_N42</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>0</small></td>
                           <td style="text-align: right;"><small>0.064</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_migcmd_fifo|\RAM_Generic|mem_rtl_0|auto_generated|lutrama20~ENA1REGOUT</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >12</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.002</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.784</td>
          <td style="text-align: center;">0.623</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">-0.255</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[4]~SynDup_1</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_migcmd_fifo|\RAM_Generic|mem_rtl_0|auto_generated|lutrama19~ENA1REGOUT</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X22_Y94_N5</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[4]~SynDup_1</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X22_Y94_N5</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[4]~SynDup_1|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X22_Y94_N9</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.142</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|WideAnd1~0|datab</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X22_Y94_N9</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>21</small></td>
                           <td style="text-align: right;"><small>0.239</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|WideAnd1~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X50_Y94_N57</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.704</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|datae</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X50_Y94_N57</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.155</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X50_Y94_N36</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.113</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|datae</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X50_Y94_N36</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>592</small></td>
                           <td style="text-align: right;"><small>0.077</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X53_Y94_N3</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.361</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGCmd_FIFO_Rd[3]|datae</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X53_Y94_N3</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>43</small></td>
                           <td style="text-align: right;"><small>0.088</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGCmd_FIFO_Rd[3]|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X83_Y87_N0</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.464</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_migcmd_fifo:3:MIGCMD_FIFO|\RAM_Generic:FIFO_DPRAM|mem_rtl_0|auto_generated|lutrama19|ena1</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X83_Y87_N0</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>0</small></td>
                           <td style="text-align: right;"><small>0.064</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_migcmd_fifo|\RAM_Generic|mem_rtl_0|auto_generated|lutrama19~ENA1REGOUT</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >13</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.002</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.784</td>
          <td style="text-align: center;">0.623</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">-0.255</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[4]~SynDup_1</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_migcmd_fifo|\RAM_Generic|mem_rtl_0|auto_generated|lutrama18~ENA1REGOUT</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X22_Y94_N5</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[4]~SynDup_1</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X22_Y94_N5</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[4]~SynDup_1|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X22_Y94_N9</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.142</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|WideAnd1~0|datab</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X22_Y94_N9</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>21</small></td>
                           <td style="text-align: right;"><small>0.239</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|WideAnd1~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X50_Y94_N57</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.704</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|datae</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X50_Y94_N57</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.155</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X50_Y94_N36</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.113</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|datae</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X50_Y94_N36</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>592</small></td>
                           <td style="text-align: right;"><small>0.077</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X53_Y94_N3</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.361</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGCmd_FIFO_Rd[3]|datae</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X53_Y94_N3</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>43</small></td>
                           <td style="text-align: right;"><small>0.088</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGCmd_FIFO_Rd[3]|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X83_Y87_N30</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.464</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_migcmd_fifo:3:MIGCMD_FIFO|\RAM_Generic:FIFO_DPRAM|mem_rtl_0|auto_generated|lutrama18|ena1</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X83_Y87_N30</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>0</small></td>
                           <td style="text-align: right;"><small>0.064</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_migcmd_fifo|\RAM_Generic|mem_rtl_0|auto_generated|lutrama18~ENA1REGOUT</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >14</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.002</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.784</td>
          <td style="text-align: center;">0.623</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">-0.255</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[4]~SynDup_1</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_migcmd_fifo|\RAM_Generic|mem_rtl_0|auto_generated|lutrama17~ENA1REGOUT</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X22_Y94_N5</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[4]~SynDup_1</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X22_Y94_N5</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[4]~SynDup_1|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X22_Y94_N9</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.142</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|WideAnd1~0|datab</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X22_Y94_N9</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>21</small></td>
                           <td style="text-align: right;"><small>0.239</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|WideAnd1~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X50_Y94_N57</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.704</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|datae</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X50_Y94_N57</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.155</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X50_Y94_N36</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.113</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|datae</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X50_Y94_N36</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>592</small></td>
                           <td style="text-align: right;"><small>0.077</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X53_Y94_N3</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.361</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGCmd_FIFO_Rd[3]|datae</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X53_Y94_N3</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>43</small></td>
                           <td style="text-align: right;"><small>0.088</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGCmd_FIFO_Rd[3]|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X83_Y87_N12</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.464</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_migcmd_fifo:3:MIGCMD_FIFO|\RAM_Generic:FIFO_DPRAM|mem_rtl_0|auto_generated|lutrama17|ena1</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X83_Y87_N12</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>0</small></td>
                           <td style="text-align: right;"><small>0.064</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_migcmd_fifo|\RAM_Generic|mem_rtl_0|auto_generated|lutrama17~ENA1REGOUT</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >15</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.002</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.784</td>
          <td style="text-align: center;">0.623</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">-0.255</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[4]~SynDup_1</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_migcmd_fifo|\RAM_Generic|mem_rtl_0|auto_generated|lutrama16~ENA1REGOUT</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X22_Y94_N5</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[4]~SynDup_1</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X22_Y94_N5</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[4]~SynDup_1|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X22_Y94_N9</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.142</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|WideAnd1~0|datab</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X22_Y94_N9</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>21</small></td>
                           <td style="text-align: right;"><small>0.239</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|WideAnd1~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X50_Y94_N57</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.704</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|datae</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X50_Y94_N57</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.155</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X50_Y94_N36</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.113</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|datae</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X50_Y94_N36</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>592</small></td>
                           <td style="text-align: right;"><small>0.077</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X53_Y94_N3</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.361</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGCmd_FIFO_Rd[3]|datae</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X53_Y94_N3</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>43</small></td>
                           <td style="text-align: right;"><small>0.088</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGCmd_FIFO_Rd[3]|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X83_Y87_N6</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.464</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_migcmd_fifo:3:MIGCMD_FIFO|\RAM_Generic:FIFO_DPRAM|mem_rtl_0|auto_generated|lutrama16|ena1</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X83_Y87_N6</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>0</small></td>
                           <td style="text-align: right;"><small>0.064</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_migcmd_fifo|\RAM_Generic|mem_rtl_0|auto_generated|lutrama16~ENA1REGOUT</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >16</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.002</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.784</td>
          <td style="text-align: center;">0.623</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">-0.255</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[4]~SynDup_1</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_migcmd_fifo|\RAM_Generic|mem_rtl_0|auto_generated|lutrama15~ENA1REGOUT</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X22_Y94_N5</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[4]~SynDup_1</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X22_Y94_N5</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[4]~SynDup_1|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X22_Y94_N9</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.142</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|WideAnd1~0|datab</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X22_Y94_N9</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>21</small></td>
                           <td style="text-align: right;"><small>0.239</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|WideAnd1~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X50_Y94_N57</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.704</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|datae</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X50_Y94_N57</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.155</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X50_Y94_N36</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.113</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|datae</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X50_Y94_N36</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>592</small></td>
                           <td style="text-align: right;"><small>0.077</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X53_Y94_N3</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.361</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGCmd_FIFO_Rd[3]|datae</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X53_Y94_N3</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>43</small></td>
                           <td style="text-align: right;"><small>0.088</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGCmd_FIFO_Rd[3]|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X83_Y87_N48</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.464</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_migcmd_fifo:3:MIGCMD_FIFO|\RAM_Generic:FIFO_DPRAM|mem_rtl_0|auto_generated|lutrama15|ena1</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X83_Y87_N48</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>0</small></td>
                           <td style="text-align: right;"><small>0.064</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_migcmd_fifo|\RAM_Generic|mem_rtl_0|auto_generated|lutrama15~ENA1REGOUT</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >17</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.002</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.784</td>
          <td style="text-align: center;">0.623</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">-0.255</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[4]~SynDup_1</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_migcmd_fifo|\RAM_Generic|mem_rtl_0|auto_generated|lutrama14~ENA1REGOUT</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X22_Y94_N5</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[4]~SynDup_1</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X22_Y94_N5</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[4]~SynDup_1|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X22_Y94_N9</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.142</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|WideAnd1~0|datab</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X22_Y94_N9</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>21</small></td>
                           <td style="text-align: right;"><small>0.239</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|WideAnd1~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X50_Y94_N57</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.704</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|datae</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X50_Y94_N57</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.155</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X50_Y94_N36</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.113</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|datae</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X50_Y94_N36</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>592</small></td>
                           <td style="text-align: right;"><small>0.077</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X53_Y94_N3</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.361</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGCmd_FIFO_Rd[3]|datae</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X53_Y94_N3</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>43</small></td>
                           <td style="text-align: right;"><small>0.088</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGCmd_FIFO_Rd[3]|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X83_Y87_N18</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.464</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_migcmd_fifo:3:MIGCMD_FIFO|\RAM_Generic:FIFO_DPRAM|mem_rtl_0|auto_generated|lutrama14|ena1</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X83_Y87_N18</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>0</small></td>
                           <td style="text-align: right;"><small>0.064</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_migcmd_fifo|\RAM_Generic|mem_rtl_0|auto_generated|lutrama14~ENA1REGOUT</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >18</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.002</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.784</td>
          <td style="text-align: center;">0.623</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">-0.255</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[4]~SynDup_1</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_migcmd_fifo|\RAM_Generic|mem_rtl_0|auto_generated|lutrama13~ENA1REGOUT</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X22_Y94_N5</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[4]~SynDup_1</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X22_Y94_N5</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[4]~SynDup_1|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X22_Y94_N9</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.142</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|WideAnd1~0|datab</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X22_Y94_N9</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>21</small></td>
                           <td style="text-align: right;"><small>0.239</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|WideAnd1~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X50_Y94_N57</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.704</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|datae</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X50_Y94_N57</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.155</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X50_Y94_N36</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.113</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|datae</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X50_Y94_N36</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>592</small></td>
                           <td style="text-align: right;"><small>0.077</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X53_Y94_N3</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.361</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGCmd_FIFO_Rd[3]|datae</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X53_Y94_N3</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>43</small></td>
                           <td style="text-align: right;"><small>0.088</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGCmd_FIFO_Rd[3]|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X83_Y87_N36</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.464</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_migcmd_fifo:3:MIGCMD_FIFO|\RAM_Generic:FIFO_DPRAM|mem_rtl_0|auto_generated|lutrama13|ena1</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X83_Y87_N36</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>0</small></td>
                           <td style="text-align: right;"><small>0.064</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_migcmd_fifo|\RAM_Generic|mem_rtl_0|auto_generated|lutrama13~ENA1REGOUT</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >19</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.002</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.784</td>
          <td style="text-align: center;">0.623</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">-0.255</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[4]~SynDup_1</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_migcmd_fifo|\RAM_Generic|mem_rtl_0|auto_generated|lutrama12~ENA1REGOUT</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X22_Y94_N5</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[4]~SynDup_1</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X22_Y94_N5</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[4]~SynDup_1|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X22_Y94_N9</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.142</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|WideAnd1~0|datab</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X22_Y94_N9</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>21</small></td>
                           <td style="text-align: right;"><small>0.239</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|WideAnd1~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X50_Y94_N57</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.704</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|datae</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X50_Y94_N57</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.155</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X50_Y94_N36</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.113</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|datae</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X50_Y94_N36</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>592</small></td>
                           <td style="text-align: right;"><small>0.077</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X53_Y94_N3</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.361</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGCmd_FIFO_Rd[3]|datae</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X53_Y94_N3</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>43</small></td>
                           <td style="text-align: right;"><small>0.088</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGCmd_FIFO_Rd[3]|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X83_Y87_N54</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.464</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_migcmd_fifo:3:MIGCMD_FIFO|\RAM_Generic:FIFO_DPRAM|mem_rtl_0|auto_generated|lutrama12|ena1</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X83_Y87_N54</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>0</small></td>
                           <td style="text-align: right;"><small>0.064</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_migcmd_fifo|\RAM_Generic|mem_rtl_0|auto_generated|lutrama12~ENA1REGOUT</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >20</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.002</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.784</td>
          <td style="text-align: center;">0.623</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">-0.255</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[4]~SynDup_1</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_migcmd_fifo|\RAM_Generic|mem_rtl_0|auto_generated|lutrama11~ENA1REGOUT</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X22_Y94_N5</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[4]~SynDup_1</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X22_Y94_N5</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[4]~SynDup_1|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X22_Y94_N9</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.142</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|WideAnd1~0|datab</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X22_Y94_N9</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>21</small></td>
                           <td style="text-align: right;"><small>0.239</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|WideAnd1~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X50_Y94_N57</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.704</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|datae</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X50_Y94_N57</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.155</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X50_Y94_N36</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.113</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|datae</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X50_Y94_N36</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>592</small></td>
                           <td style="text-align: right;"><small>0.077</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X53_Y94_N3</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.361</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGCmd_FIFO_Rd[3]|datae</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X53_Y94_N3</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>43</small></td>
                           <td style="text-align: right;"><small>0.088</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGCmd_FIFO_Rd[3]|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X83_Y87_N24</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.464</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_migcmd_fifo:3:MIGCMD_FIFO|\RAM_Generic:FIFO_DPRAM|mem_rtl_0|auto_generated|lutrama11|ena1</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X83_Y87_N24</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>0</small></td>
                           <td style="text-align: right;"><small>0.064</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_migcmd_fifo|\RAM_Generic|mem_rtl_0|auto_generated|lutrama11~ENA1REGOUT</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
      </tbody>
    </table>
    </div>
    <h2 id="10">Cost Table 10</h2>

    <div style="margin-left: 40px;">
    <table class="pathtable display">
	<thead>
        <tr>
          <th style="text-align: center;">#</th>
          <th style="text-align: center;">Error Type</th>
          <th style="text-align: center;">Slack</th>
          <th style="text-align: center;">Constraint</th>
          <th style="text-align: center;">Route Delay</th>
          <th style="text-align: center;">Logic Delay</th>
          <th style="text-align: center;">Clk Uncert.</th>
          <th style="text-align: center;">Clk Skew</th>
          <th style="text-align: center;">Path Type</th>
          <th style="text-align: center;">Source/Destination</th>
        </tr>
      </thead>
      <tbody>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >1</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.215</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.892</td>
          <td style="text-align: center;">1.006</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">-0.152</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[1]~SynDup_1</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[259]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X112_Y98_N28</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[1]~SynDup_1</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X112_Y98_N28</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[1]~SynDup_1|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X112_Y98_N45</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.254</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|WideAnd1~1|datac</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X112_Y98_N45</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>21</small></td>
                           <td style="text-align: right;"><small>0.153</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|WideAnd1~1|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X112_Y98_N51</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.103</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|datab</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X112_Y98_N51</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.224</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X111_Y98_N30</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.161</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|datae</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X111_Y98_N30</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>592</small></td>
                           <td style="text-align: right;"><small>0.075</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X76_Y98_N3</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.964</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~1|datae</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X76_Y98_N3</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>521</small></td>
                           <td style="text-align: right;"><small>0.085</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~1|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X72_Y88_N17</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.410</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo:3:MIGDataWr_FIFO|\RAM_Generic:FIFO_DPRAM|Q[259]|ena</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X72_Y88_N17</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.469</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[259]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >2</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.215</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.892</td>
          <td style="text-align: center;">1.01</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">-0.148</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[1]~SynDup_1</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[258]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X112_Y98_N28</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[1]~SynDup_1</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X112_Y98_N28</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[1]~SynDup_1|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X112_Y98_N45</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.254</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|WideAnd1~1|datac</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X112_Y98_N45</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>21</small></td>
                           <td style="text-align: right;"><small>0.153</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|WideAnd1~1|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X112_Y98_N51</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.103</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|datab</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X112_Y98_N51</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.224</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X111_Y98_N30</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.161</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|datae</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X111_Y98_N30</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>592</small></td>
                           <td style="text-align: right;"><small>0.075</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X76_Y98_N3</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.964</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~1|datae</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X76_Y98_N3</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>521</small></td>
                           <td style="text-align: right;"><small>0.085</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~1|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X72_Y88_N14</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.410</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo:3:MIGDataWr_FIFO|\RAM_Generic:FIFO_DPRAM|Q[258]|ena</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X72_Y88_N14</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.473</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[258]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >3</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.215</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.892</td>
          <td style="text-align: center;">1.006</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">-0.152</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[1]~SynDup_1</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[260]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X112_Y98_N28</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[1]~SynDup_1</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X112_Y98_N28</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[1]~SynDup_1|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X112_Y98_N45</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.254</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|WideAnd1~1|datac</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X112_Y98_N45</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>21</small></td>
                           <td style="text-align: right;"><small>0.153</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|WideAnd1~1|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X112_Y98_N51</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.103</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|datab</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X112_Y98_N51</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.224</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X111_Y98_N30</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.161</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|datae</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X111_Y98_N30</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>592</small></td>
                           <td style="text-align: right;"><small>0.075</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X76_Y98_N3</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.964</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~1|datae</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X76_Y98_N3</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>521</small></td>
                           <td style="text-align: right;"><small>0.085</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~1|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X72_Y88_N44</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.410</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo:3:MIGDataWr_FIFO|\RAM_Generic:FIFO_DPRAM|Q[260]|ena</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X72_Y88_N44</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.469</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[260]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >4</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.215</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.892</td>
          <td style="text-align: center;">1.006</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">-0.152</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[1]~SynDup_1</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[264]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X112_Y98_N28</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[1]~SynDup_1</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X112_Y98_N28</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[1]~SynDup_1|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X112_Y98_N45</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.254</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|WideAnd1~1|datac</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X112_Y98_N45</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>21</small></td>
                           <td style="text-align: right;"><small>0.153</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|WideAnd1~1|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X112_Y98_N51</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.103</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|datab</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X112_Y98_N51</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.224</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X111_Y98_N30</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.161</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|datae</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X111_Y98_N30</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>592</small></td>
                           <td style="text-align: right;"><small>0.075</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X76_Y98_N3</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.964</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~1|datae</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X76_Y98_N3</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>521</small></td>
                           <td style="text-align: right;"><small>0.085</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~1|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X72_Y88_N53</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.410</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo:3:MIGDataWr_FIFO|\RAM_Generic:FIFO_DPRAM|Q[264]|ena</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X72_Y88_N53</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.469</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[264]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >5</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.215</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.892</td>
          <td style="text-align: center;">1.006</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">-0.152</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[1]~SynDup_1</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[261]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X112_Y98_N28</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[1]~SynDup_1</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X112_Y98_N28</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[1]~SynDup_1|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X112_Y98_N45</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.254</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|WideAnd1~1|datac</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X112_Y98_N45</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>21</small></td>
                           <td style="text-align: right;"><small>0.153</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|WideAnd1~1|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X112_Y98_N51</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.103</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|datab</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X112_Y98_N51</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.224</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X111_Y98_N30</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.161</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|datae</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X111_Y98_N30</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>592</small></td>
                           <td style="text-align: right;"><small>0.075</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X76_Y98_N3</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.964</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~1|datae</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X76_Y98_N3</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>521</small></td>
                           <td style="text-align: right;"><small>0.085</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~1|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X72_Y88_N47</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.410</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo:3:MIGDataWr_FIFO|\RAM_Generic:FIFO_DPRAM|Q[261]|ena</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X72_Y88_N47</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.469</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[261]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >6</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.214</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.892</td>
          <td style="text-align: center;">0.995</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">-0.162</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[1]~SynDup_1</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[474]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X112_Y98_N28</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[1]~SynDup_1</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X112_Y98_N28</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[1]~SynDup_1|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X112_Y98_N45</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.254</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|WideAnd1~1|datac</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X112_Y98_N45</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>21</small></td>
                           <td style="text-align: right;"><small>0.153</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|WideAnd1~1|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X112_Y98_N51</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.103</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|datab</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X112_Y98_N51</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.224</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X111_Y98_N30</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.161</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|datae</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X111_Y98_N30</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>592</small></td>
                           <td style="text-align: right;"><small>0.075</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X76_Y98_N3</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.964</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~1|datae</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X76_Y98_N3</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>521</small></td>
                           <td style="text-align: right;"><small>0.085</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~1|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X72_Y88_N25</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.410</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo:3:MIGDataWr_FIFO|\RAM_Generic:FIFO_DPRAM|Q[474]|ena</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X72_Y88_N25</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.458</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[474]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >7</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.214</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.892</td>
          <td style="text-align: center;">0.995</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">-0.162</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[1]~SynDup_1</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[269]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X112_Y98_N28</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[1]~SynDup_1</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X112_Y98_N28</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[1]~SynDup_1|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X112_Y98_N45</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.254</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|WideAnd1~1|datac</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X112_Y98_N45</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>21</small></td>
                           <td style="text-align: right;"><small>0.153</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|WideAnd1~1|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X112_Y98_N51</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.103</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|datab</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X112_Y98_N51</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.224</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X111_Y98_N30</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.161</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|datae</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X111_Y98_N30</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>592</small></td>
                           <td style="text-align: right;"><small>0.075</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X76_Y98_N3</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.964</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~1|datae</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X76_Y98_N3</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>521</small></td>
                           <td style="text-align: right;"><small>0.085</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~1|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X72_Y88_N22</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.410</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo:3:MIGDataWr_FIFO|\RAM_Generic:FIFO_DPRAM|Q[269]|ena</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X72_Y88_N22</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.458</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[269]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >8</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.214</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.892</td>
          <td style="text-align: center;">0.995</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">-0.162</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[1]~SynDup_1</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[266]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X112_Y98_N28</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[1]~SynDup_1</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X112_Y98_N28</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[1]~SynDup_1|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X112_Y98_N45</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.254</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|WideAnd1~1|datac</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X112_Y98_N45</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>21</small></td>
                           <td style="text-align: right;"><small>0.153</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|WideAnd1~1|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X112_Y98_N51</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.103</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|datab</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X112_Y98_N51</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.224</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X111_Y98_N30</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.161</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|datae</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X111_Y98_N30</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>592</small></td>
                           <td style="text-align: right;"><small>0.075</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X76_Y98_N3</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.964</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~1|datae</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X76_Y98_N3</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>521</small></td>
                           <td style="text-align: right;"><small>0.085</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~1|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X72_Y88_N49</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.410</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo:3:MIGDataWr_FIFO|\RAM_Generic:FIFO_DPRAM|Q[266]|ena</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X72_Y88_N49</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.458</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[266]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >9</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.205</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.87</td>
          <td style="text-align: center;">1.003</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">-0.167</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q4</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[259]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X112_Y98_N14</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q4</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X112_Y98_N14</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>4</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q4|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X112_Y98_N54</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.238</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|datab</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X112_Y98_N54</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>3</small></td>
                           <td style="text-align: right;"><small>0.238</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X112_Y98_N51</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.097</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|datac</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X112_Y98_N51</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.136</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X111_Y98_N30</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.161</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|datae</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X111_Y98_N30</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>592</small></td>
                           <td style="text-align: right;"><small>0.075</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X76_Y98_N3</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.964</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~1|datae</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X76_Y98_N3</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>521</small></td>
                           <td style="text-align: right;"><small>0.085</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~1|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X72_Y88_N17</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.410</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo:3:MIGDataWr_FIFO|\RAM_Generic:FIFO_DPRAM|Q[259]|ena</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X72_Y88_N17</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.469</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[259]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >10</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.205</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.87</td>
          <td style="text-align: center;">1.007</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">-0.163</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q4</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[258]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X112_Y98_N14</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q4</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X112_Y98_N14</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>4</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q4|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X112_Y98_N54</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.238</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|datab</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X112_Y98_N54</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>3</small></td>
                           <td style="text-align: right;"><small>0.238</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X112_Y98_N51</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.097</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|datac</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X112_Y98_N51</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.136</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X111_Y98_N30</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.161</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|datae</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X111_Y98_N30</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>592</small></td>
                           <td style="text-align: right;"><small>0.075</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X76_Y98_N3</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.964</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~1|datae</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X76_Y98_N3</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>521</small></td>
                           <td style="text-align: right;"><small>0.085</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~1|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X72_Y88_N14</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.410</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo:3:MIGDataWr_FIFO|\RAM_Generic:FIFO_DPRAM|Q[258]|ena</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X72_Y88_N14</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.473</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[258]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >11</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.205</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.87</td>
          <td style="text-align: center;">1.003</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">-0.167</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q4</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[260]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X112_Y98_N14</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q4</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X112_Y98_N14</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>4</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q4|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X112_Y98_N54</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.238</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|datab</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X112_Y98_N54</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>3</small></td>
                           <td style="text-align: right;"><small>0.238</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X112_Y98_N51</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.097</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|datac</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X112_Y98_N51</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.136</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X111_Y98_N30</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.161</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|datae</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X111_Y98_N30</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>592</small></td>
                           <td style="text-align: right;"><small>0.075</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X76_Y98_N3</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.964</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~1|datae</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X76_Y98_N3</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>521</small></td>
                           <td style="text-align: right;"><small>0.085</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~1|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X72_Y88_N44</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.410</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo:3:MIGDataWr_FIFO|\RAM_Generic:FIFO_DPRAM|Q[260]|ena</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X72_Y88_N44</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.469</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[260]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >12</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.205</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.87</td>
          <td style="text-align: center;">1.003</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">-0.167</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q4</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[264]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X112_Y98_N14</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q4</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X112_Y98_N14</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>4</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q4|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X112_Y98_N54</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.238</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|datab</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X112_Y98_N54</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>3</small></td>
                           <td style="text-align: right;"><small>0.238</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X112_Y98_N51</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.097</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|datac</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X112_Y98_N51</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.136</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X111_Y98_N30</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.161</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|datae</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X111_Y98_N30</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>592</small></td>
                           <td style="text-align: right;"><small>0.075</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X76_Y98_N3</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.964</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~1|datae</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X76_Y98_N3</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>521</small></td>
                           <td style="text-align: right;"><small>0.085</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~1|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X72_Y88_N53</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.410</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo:3:MIGDataWr_FIFO|\RAM_Generic:FIFO_DPRAM|Q[264]|ena</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X72_Y88_N53</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.469</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[264]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >13</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.205</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.87</td>
          <td style="text-align: center;">1.003</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">-0.167</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q4</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[261]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X112_Y98_N14</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q4</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X112_Y98_N14</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>4</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q4|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X112_Y98_N54</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.238</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|datab</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X112_Y98_N54</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>3</small></td>
                           <td style="text-align: right;"><small>0.238</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X112_Y98_N51</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.097</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|datac</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X112_Y98_N51</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.136</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X111_Y98_N30</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.161</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|datae</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X111_Y98_N30</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>592</small></td>
                           <td style="text-align: right;"><small>0.075</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X76_Y98_N3</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.964</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~1|datae</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X76_Y98_N3</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>521</small></td>
                           <td style="text-align: right;"><small>0.085</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~1|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X72_Y88_N47</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.410</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo:3:MIGDataWr_FIFO|\RAM_Generic:FIFO_DPRAM|Q[261]|ena</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X72_Y88_N47</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.469</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[261]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >14</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.204</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.87</td>
          <td style="text-align: center;">0.992</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">-0.177</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q4</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[474]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X112_Y98_N14</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q4</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X112_Y98_N14</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>4</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q4|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X112_Y98_N54</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.238</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|datab</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X112_Y98_N54</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>3</small></td>
                           <td style="text-align: right;"><small>0.238</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X112_Y98_N51</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.097</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|datac</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X112_Y98_N51</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.136</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X111_Y98_N30</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.161</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|datae</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X111_Y98_N30</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>592</small></td>
                           <td style="text-align: right;"><small>0.075</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X76_Y98_N3</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.964</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~1|datae</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X76_Y98_N3</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>521</small></td>
                           <td style="text-align: right;"><small>0.085</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~1|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X72_Y88_N25</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.410</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo:3:MIGDataWr_FIFO|\RAM_Generic:FIFO_DPRAM|Q[474]|ena</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X72_Y88_N25</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.458</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[474]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >15</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.204</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.87</td>
          <td style="text-align: center;">0.992</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">-0.177</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q4</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[269]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X112_Y98_N14</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q4</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X112_Y98_N14</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>4</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q4|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X112_Y98_N54</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.238</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|datab</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X112_Y98_N54</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>3</small></td>
                           <td style="text-align: right;"><small>0.238</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X112_Y98_N51</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.097</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|datac</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X112_Y98_N51</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.136</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X111_Y98_N30</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.161</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|datae</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X111_Y98_N30</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>592</small></td>
                           <td style="text-align: right;"><small>0.075</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X76_Y98_N3</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.964</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~1|datae</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X76_Y98_N3</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>521</small></td>
                           <td style="text-align: right;"><small>0.085</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~1|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X72_Y88_N22</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.410</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo:3:MIGDataWr_FIFO|\RAM_Generic:FIFO_DPRAM|Q[269]|ena</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X72_Y88_N22</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.458</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[269]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >16</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.204</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.87</td>
          <td style="text-align: center;">0.992</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">-0.177</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q4</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[266]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X112_Y98_N14</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q4</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X112_Y98_N14</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>4</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q4|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X112_Y98_N54</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.238</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|datab</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X112_Y98_N54</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>3</small></td>
                           <td style="text-align: right;"><small>0.238</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X112_Y98_N51</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.097</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|datac</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X112_Y98_N51</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.136</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X111_Y98_N30</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.161</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|datae</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X111_Y98_N30</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>592</small></td>
                           <td style="text-align: right;"><small>0.075</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X76_Y98_N3</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.964</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~1|datae</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X76_Y98_N3</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>521</small></td>
                           <td style="text-align: right;"><small>0.085</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~1|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X72_Y88_N49</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.410</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo:3:MIGDataWr_FIFO|\RAM_Generic:FIFO_DPRAM|Q[266]|ena</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X72_Y88_N49</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.458</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[266]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >17</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.188</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.869</td>
          <td style="text-align: center;">1.01</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">-0.144</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[1]~SynDup_1</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[11]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X112_Y98_N28</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[1]~SynDup_1</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X112_Y98_N28</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[1]~SynDup_1|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X112_Y98_N45</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.254</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|WideAnd1~1|datac</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X112_Y98_N45</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>21</small></td>
                           <td style="text-align: right;"><small>0.153</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|WideAnd1~1|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X112_Y98_N51</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.103</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|datab</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X112_Y98_N51</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.224</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X111_Y98_N30</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.161</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|datae</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X111_Y98_N30</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>592</small></td>
                           <td style="text-align: right;"><small>0.075</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X76_Y98_N3</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.964</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~1|datae</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X76_Y98_N3</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>521</small></td>
                           <td style="text-align: right;"><small>0.085</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~1|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X72_Y87_N17</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.387</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo:3:MIGDataWr_FIFO|\RAM_Generic:FIFO_DPRAM|Q[11]|ena</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X72_Y87_N17</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.473</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[11]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >18</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.188</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.869</td>
          <td style="text-align: center;">1.006</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">-0.148</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[1]~SynDup_1</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[16]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X112_Y98_N28</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[1]~SynDup_1</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X112_Y98_N28</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[1]~SynDup_1|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X112_Y98_N45</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.254</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|WideAnd1~1|datac</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X112_Y98_N45</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>21</small></td>
                           <td style="text-align: right;"><small>0.153</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|WideAnd1~1|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X112_Y98_N51</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.103</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|datab</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X112_Y98_N51</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.224</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X111_Y98_N30</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.161</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|datae</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X111_Y98_N30</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>592</small></td>
                           <td style="text-align: right;"><small>0.075</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X76_Y98_N3</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.964</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~1|datae</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X76_Y98_N3</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>521</small></td>
                           <td style="text-align: right;"><small>0.085</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~1|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X72_Y87_N29</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.387</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo:3:MIGDataWr_FIFO|\RAM_Generic:FIFO_DPRAM|Q[16]|ena</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X72_Y87_N29</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.469</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[16]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >19</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.188</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.869</td>
          <td style="text-align: center;">1.006</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">-0.148</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[1]~SynDup_1</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[499]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X112_Y98_N28</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[1]~SynDup_1</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X112_Y98_N28</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[1]~SynDup_1|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X112_Y98_N45</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.254</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|WideAnd1~1|datac</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X112_Y98_N45</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>21</small></td>
                           <td style="text-align: right;"><small>0.153</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|WideAnd1~1|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X112_Y98_N51</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.103</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|datab</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X112_Y98_N51</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.224</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X111_Y98_N30</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.161</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|datae</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X111_Y98_N30</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>592</small></td>
                           <td style="text-align: right;"><small>0.075</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X76_Y98_N3</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.964</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~1|datae</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X76_Y98_N3</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>521</small></td>
                           <td style="text-align: right;"><small>0.085</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~1|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X72_Y87_N56</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.387</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo:3:MIGDataWr_FIFO|\RAM_Generic:FIFO_DPRAM|Q[499]|ena</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X72_Y87_N56</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.469</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[499]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >20</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.187</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.869</td>
          <td style="text-align: center;">0.995</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">-0.158</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[1]~SynDup_1</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[12]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X112_Y98_N28</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[1]~SynDup_1</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X112_Y98_N28</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[1]~SynDup_1|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X112_Y98_N45</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.254</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|WideAnd1~1|datac</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X112_Y98_N45</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>21</small></td>
                           <td style="text-align: right;"><small>0.153</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|WideAnd1~1|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X112_Y98_N51</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.103</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|datab</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X112_Y98_N51</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.224</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X111_Y98_N30</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.161</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|datae</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X111_Y98_N30</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>592</small></td>
                           <td style="text-align: right;"><small>0.075</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X76_Y98_N3</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.964</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~1|datae</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X76_Y98_N3</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>521</small></td>
                           <td style="text-align: right;"><small>0.085</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~1|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X72_Y87_N46</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.387</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo:3:MIGDataWr_FIFO|\RAM_Generic:FIFO_DPRAM|Q[12]|ena</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X72_Y87_N46</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.458</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[12]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >21</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.187</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.869</td>
          <td style="text-align: center;">0.995</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">-0.158</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[1]~SynDup_1</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[493]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X112_Y98_N28</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[1]~SynDup_1</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X112_Y98_N28</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[1]~SynDup_1|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X112_Y98_N45</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.254</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|WideAnd1~1|datac</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X112_Y98_N45</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>21</small></td>
                           <td style="text-align: right;"><small>0.153</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|WideAnd1~1|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X112_Y98_N51</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.103</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|datab</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X112_Y98_N51</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.224</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X111_Y98_N30</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.161</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|datae</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X111_Y98_N30</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>592</small></td>
                           <td style="text-align: right;"><small>0.075</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X76_Y98_N3</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.964</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~1|datae</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X76_Y98_N3</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>521</small></td>
                           <td style="text-align: right;"><small>0.085</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~1|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X72_Y87_N37</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.387</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo:3:MIGDataWr_FIFO|\RAM_Generic:FIFO_DPRAM|Q[493]|ena</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X72_Y87_N37</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.458</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[493]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >22</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.187</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.869</td>
          <td style="text-align: center;">0.995</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">-0.158</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[1]~SynDup_1</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[490]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X112_Y98_N28</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[1]~SynDup_1</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X112_Y98_N28</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[1]~SynDup_1|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X112_Y98_N45</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.254</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|WideAnd1~1|datac</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X112_Y98_N45</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>21</small></td>
                           <td style="text-align: right;"><small>0.153</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|WideAnd1~1|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X112_Y98_N51</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.103</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|datab</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X112_Y98_N51</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.224</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X111_Y98_N30</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.161</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|datae</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X111_Y98_N30</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>592</small></td>
                           <td style="text-align: right;"><small>0.075</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X76_Y98_N3</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.964</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~1|datae</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X76_Y98_N3</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>521</small></td>
                           <td style="text-align: right;"><small>0.085</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~1|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X72_Y87_N7</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.387</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo:3:MIGDataWr_FIFO|\RAM_Generic:FIFO_DPRAM|Q[490]|ena</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X72_Y87_N7</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.458</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[490]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >23</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.187</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.869</td>
          <td style="text-align: center;">0.995</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">-0.158</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[1]~SynDup_1</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[498]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X112_Y98_N28</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[1]~SynDup_1</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X112_Y98_N28</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[1]~SynDup_1|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X112_Y98_N45</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.254</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|WideAnd1~1|datac</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X112_Y98_N45</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>21</small></td>
                           <td style="text-align: right;"><small>0.153</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|WideAnd1~1|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X112_Y98_N51</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.103</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|datab</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X112_Y98_N51</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.224</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X111_Y98_N30</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.161</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|datae</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X111_Y98_N30</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>592</small></td>
                           <td style="text-align: right;"><small>0.075</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X76_Y98_N3</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.964</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~1|datae</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X76_Y98_N3</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>521</small></td>
                           <td style="text-align: right;"><small>0.085</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~1|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X72_Y87_N25</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.387</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo:3:MIGDataWr_FIFO|\RAM_Generic:FIFO_DPRAM|Q[498]|ena</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X72_Y87_N25</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.458</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[498]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >24</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.178</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.847</td>
          <td style="text-align: center;">1.007</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">-0.159</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q4</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[11]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X112_Y98_N14</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q4</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X112_Y98_N14</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>4</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q4|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X112_Y98_N54</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.238</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|datab</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X112_Y98_N54</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>3</small></td>
                           <td style="text-align: right;"><small>0.238</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X112_Y98_N51</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.097</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|datac</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X112_Y98_N51</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.136</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X111_Y98_N30</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.161</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|datae</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X111_Y98_N30</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>592</small></td>
                           <td style="text-align: right;"><small>0.075</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X76_Y98_N3</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.964</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~1|datae</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X76_Y98_N3</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>521</small></td>
                           <td style="text-align: right;"><small>0.085</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~1|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X72_Y87_N17</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.387</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo:3:MIGDataWr_FIFO|\RAM_Generic:FIFO_DPRAM|Q[11]|ena</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X72_Y87_N17</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.473</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[11]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >25</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.178</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.847</td>
          <td style="text-align: center;">1.003</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">-0.163</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q4</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[16]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X112_Y98_N14</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q4</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X112_Y98_N14</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>4</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q4|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X112_Y98_N54</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.238</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|datab</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X112_Y98_N54</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>3</small></td>
                           <td style="text-align: right;"><small>0.238</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X112_Y98_N51</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.097</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|datac</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X112_Y98_N51</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.136</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X111_Y98_N30</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.161</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|datae</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X111_Y98_N30</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>592</small></td>
                           <td style="text-align: right;"><small>0.075</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X76_Y98_N3</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.964</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~1|datae</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X76_Y98_N3</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>521</small></td>
                           <td style="text-align: right;"><small>0.085</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~1|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X72_Y87_N29</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.387</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo:3:MIGDataWr_FIFO|\RAM_Generic:FIFO_DPRAM|Q[16]|ena</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X72_Y87_N29</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.469</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[16]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >26</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.178</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.847</td>
          <td style="text-align: center;">1.003</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">-0.163</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q4</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[499]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X112_Y98_N14</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q4</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X112_Y98_N14</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>4</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q4|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X112_Y98_N54</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.238</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|datab</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X112_Y98_N54</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>3</small></td>
                           <td style="text-align: right;"><small>0.238</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X112_Y98_N51</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.097</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|datac</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X112_Y98_N51</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.136</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X111_Y98_N30</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.161</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|datae</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X111_Y98_N30</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>592</small></td>
                           <td style="text-align: right;"><small>0.075</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X76_Y98_N3</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.964</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~1|datae</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X76_Y98_N3</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>521</small></td>
                           <td style="text-align: right;"><small>0.085</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~1|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X72_Y87_N56</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.387</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo:3:MIGDataWr_FIFO|\RAM_Generic:FIFO_DPRAM|Q[499]|ena</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X72_Y87_N56</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.469</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[499]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >27</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.177</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.847</td>
          <td style="text-align: center;">0.992</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">-0.173</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q4</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[12]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X112_Y98_N14</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q4</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X112_Y98_N14</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>4</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q4|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X112_Y98_N54</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.238</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|datab</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X112_Y98_N54</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>3</small></td>
                           <td style="text-align: right;"><small>0.238</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X112_Y98_N51</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.097</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|datac</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X112_Y98_N51</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.136</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X111_Y98_N30</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.161</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|datae</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X111_Y98_N30</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>592</small></td>
                           <td style="text-align: right;"><small>0.075</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X76_Y98_N3</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.964</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~1|datae</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X76_Y98_N3</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>521</small></td>
                           <td style="text-align: right;"><small>0.085</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~1|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X72_Y87_N46</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.387</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo:3:MIGDataWr_FIFO|\RAM_Generic:FIFO_DPRAM|Q[12]|ena</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X72_Y87_N46</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.458</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[12]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >28</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.177</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.847</td>
          <td style="text-align: center;">0.992</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">-0.173</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q4</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[493]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X112_Y98_N14</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q4</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X112_Y98_N14</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>4</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q4|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X112_Y98_N54</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.238</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|datab</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X112_Y98_N54</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>3</small></td>
                           <td style="text-align: right;"><small>0.238</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X112_Y98_N51</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.097</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|datac</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X112_Y98_N51</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.136</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X111_Y98_N30</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.161</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|datae</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X111_Y98_N30</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>592</small></td>
                           <td style="text-align: right;"><small>0.075</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X76_Y98_N3</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.964</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~1|datae</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X76_Y98_N3</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>521</small></td>
                           <td style="text-align: right;"><small>0.085</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~1|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X72_Y87_N37</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.387</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo:3:MIGDataWr_FIFO|\RAM_Generic:FIFO_DPRAM|Q[493]|ena</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X72_Y87_N37</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.458</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[493]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >29</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.177</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.847</td>
          <td style="text-align: center;">0.992</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">-0.173</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q4</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[490]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X112_Y98_N14</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q4</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X112_Y98_N14</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>4</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q4|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X112_Y98_N54</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.238</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|datab</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X112_Y98_N54</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>3</small></td>
                           <td style="text-align: right;"><small>0.238</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X112_Y98_N51</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.097</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|datac</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X112_Y98_N51</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.136</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X111_Y98_N30</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.161</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|datae</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X111_Y98_N30</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>592</small></td>
                           <td style="text-align: right;"><small>0.075</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X76_Y98_N3</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.964</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~1|datae</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X76_Y98_N3</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>521</small></td>
                           <td style="text-align: right;"><small>0.085</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~1|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X72_Y87_N7</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.387</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo:3:MIGDataWr_FIFO|\RAM_Generic:FIFO_DPRAM|Q[490]|ena</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X72_Y87_N7</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.458</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[490]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >30</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.177</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.847</td>
          <td style="text-align: center;">0.992</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">-0.173</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q4</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[498]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X112_Y98_N14</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q4</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X112_Y98_N14</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>4</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q4|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X112_Y98_N54</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.238</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|datab</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X112_Y98_N54</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>3</small></td>
                           <td style="text-align: right;"><small>0.238</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X112_Y98_N51</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.097</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|datac</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X112_Y98_N51</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.136</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X111_Y98_N30</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.161</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|datae</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X111_Y98_N30</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>592</small></td>
                           <td style="text-align: right;"><small>0.075</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X76_Y98_N3</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.964</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~1|datae</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X76_Y98_N3</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>521</small></td>
                           <td style="text-align: right;"><small>0.085</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~1|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X72_Y87_N25</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.387</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo:3:MIGDataWr_FIFO|\RAM_Generic:FIFO_DPRAM|Q[498]|ena</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X72_Y87_N25</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.458</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[498]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >31</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.175</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.882</td>
          <td style="text-align: center;">0.993</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">-0.135</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[1]~SynDup_1</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[352]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X112_Y98_N28</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[1]~SynDup_1</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X112_Y98_N28</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[1]~SynDup_1|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X112_Y98_N45</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.254</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|WideAnd1~1|datac</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X112_Y98_N45</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>21</small></td>
                           <td style="text-align: right;"><small>0.153</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|WideAnd1~1|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X112_Y98_N51</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.103</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|datab</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X112_Y98_N51</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.224</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X111_Y98_N30</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.161</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|datae</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X111_Y98_N30</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>592</small></td>
                           <td style="text-align: right;"><small>0.075</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X76_Y98_N3</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.964</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~1|datae</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X76_Y98_N3</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>521</small></td>
                           <td style="text-align: right;"><small>0.085</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~1|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X59_Y91_N52</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.400</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo:3:MIGDataWr_FIFO|\RAM_Generic:FIFO_DPRAM|Q[352]|ena</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X59_Y91_N52</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.456</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[352]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >32</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.175</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.882</td>
          <td style="text-align: center;">0.993</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">-0.135</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[1]~SynDup_1</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[478]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X112_Y98_N28</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[1]~SynDup_1</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X112_Y98_N28</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[1]~SynDup_1|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X112_Y98_N45</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.254</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|WideAnd1~1|datac</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X112_Y98_N45</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>21</small></td>
                           <td style="text-align: right;"><small>0.153</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|WideAnd1~1|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X112_Y98_N51</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.103</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|datab</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X112_Y98_N51</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.224</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X111_Y98_N30</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.161</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|datae</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X111_Y98_N30</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>592</small></td>
                           <td style="text-align: right;"><small>0.075</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X76_Y98_N3</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.964</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~1|datae</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X76_Y98_N3</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>521</small></td>
                           <td style="text-align: right;"><small>0.085</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~1|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X59_Y91_N58</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.400</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo:3:MIGDataWr_FIFO|\RAM_Generic:FIFO_DPRAM|Q[478]|ena</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X59_Y91_N58</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.456</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[478]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >33</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.174</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.882</td>
          <td style="text-align: center;">0.993</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">-0.134</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[1]~SynDup_1</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[350]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X112_Y98_N28</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[1]~SynDup_1</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X112_Y98_N28</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[1]~SynDup_1|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X112_Y98_N45</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.254</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|WideAnd1~1|datac</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X112_Y98_N45</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>21</small></td>
                           <td style="text-align: right;"><small>0.153</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|WideAnd1~1|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X112_Y98_N51</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.103</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|datab</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X112_Y98_N51</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.224</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X111_Y98_N30</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.161</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|datae</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X111_Y98_N30</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>592</small></td>
                           <td style="text-align: right;"><small>0.075</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X76_Y98_N3</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.964</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~1|datae</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X76_Y98_N3</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>521</small></td>
                           <td style="text-align: right;"><small>0.085</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~1|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X59_Y91_N13</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.400</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo:3:MIGDataWr_FIFO|\RAM_Generic:FIFO_DPRAM|Q[350]|ena</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X59_Y91_N13</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.456</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[350]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >34</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.174</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.882</td>
          <td style="text-align: center;">0.993</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">-0.134</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[1]~SynDup_1</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[351]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X112_Y98_N28</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[1]~SynDup_1</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X112_Y98_N28</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[1]~SynDup_1|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X112_Y98_N45</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.254</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|WideAnd1~1|datac</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X112_Y98_N45</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>21</small></td>
                           <td style="text-align: right;"><small>0.153</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|WideAnd1~1|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X112_Y98_N51</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.103</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|datab</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X112_Y98_N51</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.224</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X111_Y98_N30</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.161</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|datae</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X111_Y98_N30</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>592</small></td>
                           <td style="text-align: right;"><small>0.075</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X76_Y98_N3</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.964</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~1|datae</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X76_Y98_N3</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>521</small></td>
                           <td style="text-align: right;"><small>0.085</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~1|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X59_Y91_N19</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.400</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo:3:MIGDataWr_FIFO|\RAM_Generic:FIFO_DPRAM|Q[351]|ena</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X59_Y91_N19</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.456</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[351]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >35</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.165</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.86</td>
          <td style="text-align: center;">0.99</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">-0.15</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q4</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[352]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X112_Y98_N14</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q4</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X112_Y98_N14</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>4</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q4|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X112_Y98_N54</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.238</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|datab</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X112_Y98_N54</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>3</small></td>
                           <td style="text-align: right;"><small>0.238</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X112_Y98_N51</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.097</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|datac</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X112_Y98_N51</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.136</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X111_Y98_N30</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.161</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|datae</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X111_Y98_N30</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>592</small></td>
                           <td style="text-align: right;"><small>0.075</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X76_Y98_N3</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.964</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~1|datae</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X76_Y98_N3</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>521</small></td>
                           <td style="text-align: right;"><small>0.085</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~1|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X59_Y91_N52</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.400</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo:3:MIGDataWr_FIFO|\RAM_Generic:FIFO_DPRAM|Q[352]|ena</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X59_Y91_N52</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.456</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[352]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >36</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.165</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.86</td>
          <td style="text-align: center;">0.99</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">-0.15</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q4</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[478]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X112_Y98_N14</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q4</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X112_Y98_N14</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>4</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q4|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X112_Y98_N54</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.238</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|datab</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X112_Y98_N54</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>3</small></td>
                           <td style="text-align: right;"><small>0.238</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X112_Y98_N51</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.097</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|datac</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X112_Y98_N51</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.136</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X111_Y98_N30</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.161</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|datae</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X111_Y98_N30</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>592</small></td>
                           <td style="text-align: right;"><small>0.075</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X76_Y98_N3</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.964</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~1|datae</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X76_Y98_N3</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>521</small></td>
                           <td style="text-align: right;"><small>0.085</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~1|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X59_Y91_N58</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.400</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo:3:MIGDataWr_FIFO|\RAM_Generic:FIFO_DPRAM|Q[478]|ena</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X59_Y91_N58</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.456</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[478]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >37</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.164</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.86</td>
          <td style="text-align: center;">0.99</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">-0.149</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q4</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[350]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X112_Y98_N14</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q4</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X112_Y98_N14</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>4</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q4|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X112_Y98_N54</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.238</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|datab</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X112_Y98_N54</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>3</small></td>
                           <td style="text-align: right;"><small>0.238</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X112_Y98_N51</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.097</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|datac</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X112_Y98_N51</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.136</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X111_Y98_N30</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.161</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|datae</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X111_Y98_N30</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>592</small></td>
                           <td style="text-align: right;"><small>0.075</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X76_Y98_N3</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.964</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~1|datae</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X76_Y98_N3</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>521</small></td>
                           <td style="text-align: right;"><small>0.085</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~1|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X59_Y91_N13</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.400</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo:3:MIGDataWr_FIFO|\RAM_Generic:FIFO_DPRAM|Q[350]|ena</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X59_Y91_N13</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.456</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[350]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >38</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.164</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.86</td>
          <td style="text-align: center;">0.99</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">-0.149</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q4</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[351]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X112_Y98_N14</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q4</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X112_Y98_N14</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>4</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q4|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X112_Y98_N54</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.238</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|datab</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X112_Y98_N54</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>3</small></td>
                           <td style="text-align: right;"><small>0.238</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X112_Y98_N51</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.097</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|datac</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X112_Y98_N51</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.136</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X111_Y98_N30</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.161</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|datae</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X111_Y98_N30</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>592</small></td>
                           <td style="text-align: right;"><small>0.075</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X76_Y98_N3</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.964</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~1|datae</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X76_Y98_N3</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>521</small></td>
                           <td style="text-align: right;"><small>0.085</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~1|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X59_Y91_N19</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.400</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo:3:MIGDataWr_FIFO|\RAM_Generic:FIFO_DPRAM|Q[351]|ena</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X59_Y91_N19</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.456</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[351]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >39</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.164</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.888</td>
          <td style="text-align: center;">1.006</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">-0.105</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[1]~SynDup_1</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[293]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X112_Y98_N28</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[1]~SynDup_1</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X112_Y98_N28</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[1]~SynDup_1|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X112_Y98_N45</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.254</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|WideAnd1~1|datac</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X112_Y98_N45</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>21</small></td>
                           <td style="text-align: right;"><small>0.153</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|WideAnd1~1|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X112_Y98_N51</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.103</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|datab</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X112_Y98_N51</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.224</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X111_Y98_N30</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.161</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|datae</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X111_Y98_N30</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>592</small></td>
                           <td style="text-align: right;"><small>0.075</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X76_Y98_N3</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.964</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~1|datae</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X76_Y98_N3</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>521</small></td>
                           <td style="text-align: right;"><small>0.085</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~1|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X59_Y92_N38</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.406</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo:3:MIGDataWr_FIFO|\RAM_Generic:FIFO_DPRAM|Q[293]|ena</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X59_Y92_N38</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.469</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[293]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >40</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.163</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.888</td>
          <td style="text-align: center;">0.995</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">-0.115</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[1]~SynDup_1</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[291]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X112_Y98_N28</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[1]~SynDup_1</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X112_Y98_N28</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[1]~SynDup_1|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X112_Y98_N45</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.254</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|WideAnd1~1|datac</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X112_Y98_N45</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>21</small></td>
                           <td style="text-align: right;"><small>0.153</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|WideAnd1~1|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X112_Y98_N51</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.103</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|datab</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X112_Y98_N51</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.224</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X111_Y98_N30</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.161</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|datae</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X111_Y98_N30</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>592</small></td>
                           <td style="text-align: right;"><small>0.075</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X76_Y98_N3</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.964</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~1|datae</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X76_Y98_N3</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>521</small></td>
                           <td style="text-align: right;"><small>0.085</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~1|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X59_Y92_N22</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.406</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo:3:MIGDataWr_FIFO|\RAM_Generic:FIFO_DPRAM|Q[291]|ena</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X59_Y92_N22</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.458</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[291]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >41</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.158</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.855</td>
          <td style="text-align: center;">1.148</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">-0.043</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[1]~SynDup_1</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[330]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X112_Y98_N28</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[1]~SynDup_1</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X112_Y98_N28</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[1]~SynDup_1|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X112_Y98_N45</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.254</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|WideAnd1~1|datac</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X112_Y98_N45</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>21</small></td>
                           <td style="text-align: right;"><small>0.153</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|WideAnd1~1|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X112_Y98_N51</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.103</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|datab</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X112_Y98_N51</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.224</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X111_Y98_N30</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.161</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|datae</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X111_Y98_N30</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>592</small></td>
                           <td style="text-align: right;"><small>0.075</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X76_Y98_N3</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.964</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~1|datae</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X76_Y98_N3</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>521</small></td>
                           <td style="text-align: right;"><small>0.085</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~1|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X64_Y91_N35</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.373</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo:3:MIGDataWr_FIFO|\RAM_Generic:FIFO_DPRAM|Q[330]|ena</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X64_Y91_N35</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.611</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[330]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >42</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.154</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.866</td>
          <td style="text-align: center;">1.003</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">-0.12</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q4</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[293]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X112_Y98_N14</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q4</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X112_Y98_N14</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>4</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q4|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X112_Y98_N54</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.238</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|datab</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X112_Y98_N54</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>3</small></td>
                           <td style="text-align: right;"><small>0.238</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X112_Y98_N51</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.097</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|datac</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X112_Y98_N51</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.136</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X111_Y98_N30</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.161</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|datae</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X111_Y98_N30</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>592</small></td>
                           <td style="text-align: right;"><small>0.075</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X76_Y98_N3</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.964</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~1|datae</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X76_Y98_N3</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>521</small></td>
                           <td style="text-align: right;"><small>0.085</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~1|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X59_Y92_N38</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.406</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo:3:MIGDataWr_FIFO|\RAM_Generic:FIFO_DPRAM|Q[293]|ena</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X59_Y92_N38</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.469</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[293]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >43</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.153</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.866</td>
          <td style="text-align: center;">0.992</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">-0.13</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q4</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[291]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X112_Y98_N14</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q4</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X112_Y98_N14</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>4</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q4|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X112_Y98_N54</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.238</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|datab</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X112_Y98_N54</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>3</small></td>
                           <td style="text-align: right;"><small>0.238</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X112_Y98_N51</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.097</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|datac</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X112_Y98_N51</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.136</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X111_Y98_N30</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.161</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|datae</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X111_Y98_N30</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>592</small></td>
                           <td style="text-align: right;"><small>0.075</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X76_Y98_N3</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.964</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~1|datae</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X76_Y98_N3</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>521</small></td>
                           <td style="text-align: right;"><small>0.085</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~1|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X59_Y92_N22</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.406</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo:3:MIGDataWr_FIFO|\RAM_Generic:FIFO_DPRAM|Q[291]|ena</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X59_Y92_N22</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.458</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[291]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >44</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.148</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.833</td>
          <td style="text-align: center;">1.145</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">-0.058</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q4</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[330]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X112_Y98_N14</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q4</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X112_Y98_N14</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>4</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q4|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X112_Y98_N54</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.238</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|datab</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X112_Y98_N54</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>3</small></td>
                           <td style="text-align: right;"><small>0.238</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X112_Y98_N51</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.097</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|datac</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X112_Y98_N51</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.136</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X111_Y98_N30</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.161</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|datae</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X111_Y98_N30</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>592</small></td>
                           <td style="text-align: right;"><small>0.075</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X76_Y98_N3</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.964</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~1|datae</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X76_Y98_N3</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>521</small></td>
                           <td style="text-align: right;"><small>0.085</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~1|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X64_Y91_N35</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.373</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo:3:MIGDataWr_FIFO|\RAM_Generic:FIFO_DPRAM|Q[330]|ena</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X64_Y91_N35</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.611</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[330]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >45</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.14</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.638</td>
          <td style="text-align: center;">1.171</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">-0.166</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[0]~SynDup_8</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[259]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X112_Y98_N47</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[0]~SynDup_8</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X112_Y98_N47</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[0]~SynDup_8|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X112_Y98_N45</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|WideAnd1~1|datad</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X112_Y98_N45</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>21</small></td>
                           <td style="text-align: right;"><small>0.318</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|WideAnd1~1|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X112_Y98_N51</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.103</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|datab</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X112_Y98_N51</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.224</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X111_Y98_N30</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.161</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|datae</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X111_Y98_N30</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>592</small></td>
                           <td style="text-align: right;"><small>0.075</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X76_Y98_N3</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.964</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~1|datae</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X76_Y98_N3</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>521</small></td>
                           <td style="text-align: right;"><small>0.085</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~1|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X72_Y88_N17</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.410</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo:3:MIGDataWr_FIFO|\RAM_Generic:FIFO_DPRAM|Q[259]|ena</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X72_Y88_N17</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.469</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[259]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >46</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.14</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.638</td>
          <td style="text-align: center;">1.175</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">-0.162</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[0]~SynDup_8</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[258]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X112_Y98_N47</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[0]~SynDup_8</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X112_Y98_N47</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[0]~SynDup_8|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X112_Y98_N45</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|WideAnd1~1|datad</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X112_Y98_N45</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>21</small></td>
                           <td style="text-align: right;"><small>0.318</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|WideAnd1~1|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X112_Y98_N51</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.103</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|datab</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X112_Y98_N51</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.224</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X111_Y98_N30</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.161</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|datae</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X111_Y98_N30</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>592</small></td>
                           <td style="text-align: right;"><small>0.075</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X76_Y98_N3</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.964</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~1|datae</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X76_Y98_N3</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>521</small></td>
                           <td style="text-align: right;"><small>0.085</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~1|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X72_Y88_N14</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.410</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo:3:MIGDataWr_FIFO|\RAM_Generic:FIFO_DPRAM|Q[258]|ena</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X72_Y88_N14</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.473</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[258]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >47</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.14</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.638</td>
          <td style="text-align: center;">1.171</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">-0.166</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[0]~SynDup_8</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[260]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X112_Y98_N47</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[0]~SynDup_8</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X112_Y98_N47</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[0]~SynDup_8|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X112_Y98_N45</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|WideAnd1~1|datad</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X112_Y98_N45</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>21</small></td>
                           <td style="text-align: right;"><small>0.318</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|WideAnd1~1|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X112_Y98_N51</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.103</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|datab</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X112_Y98_N51</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.224</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X111_Y98_N30</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.161</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|datae</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X111_Y98_N30</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>592</small></td>
                           <td style="text-align: right;"><small>0.075</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X76_Y98_N3</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.964</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~1|datae</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X76_Y98_N3</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>521</small></td>
                           <td style="text-align: right;"><small>0.085</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~1|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X72_Y88_N44</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.410</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo:3:MIGDataWr_FIFO|\RAM_Generic:FIFO_DPRAM|Q[260]|ena</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X72_Y88_N44</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.469</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[260]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >48</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.14</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.638</td>
          <td style="text-align: center;">1.171</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">-0.166</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[0]~SynDup_8</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[264]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X112_Y98_N47</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[0]~SynDup_8</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X112_Y98_N47</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[0]~SynDup_8|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X112_Y98_N45</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|WideAnd1~1|datad</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X112_Y98_N45</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>21</small></td>
                           <td style="text-align: right;"><small>0.318</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|WideAnd1~1|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X112_Y98_N51</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.103</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|datab</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X112_Y98_N51</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.224</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X111_Y98_N30</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.161</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|datae</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X111_Y98_N30</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>592</small></td>
                           <td style="text-align: right;"><small>0.075</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X76_Y98_N3</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.964</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~1|datae</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X76_Y98_N3</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>521</small></td>
                           <td style="text-align: right;"><small>0.085</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~1|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X72_Y88_N53</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.410</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo:3:MIGDataWr_FIFO|\RAM_Generic:FIFO_DPRAM|Q[264]|ena</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X72_Y88_N53</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.469</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[264]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >49</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.14</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.638</td>
          <td style="text-align: center;">1.171</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">-0.166</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[0]~SynDup_8</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[261]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X112_Y98_N47</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[0]~SynDup_8</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X112_Y98_N47</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[0]~SynDup_8|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X112_Y98_N45</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|WideAnd1~1|datad</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X112_Y98_N45</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>21</small></td>
                           <td style="text-align: right;"><small>0.318</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|WideAnd1~1|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X112_Y98_N51</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.103</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|datab</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X112_Y98_N51</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.224</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X111_Y98_N30</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.161</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|datae</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X111_Y98_N30</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>592</small></td>
                           <td style="text-align: right;"><small>0.075</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X76_Y98_N3</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.964</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~1|datae</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X76_Y98_N3</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>521</small></td>
                           <td style="text-align: right;"><small>0.085</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~1|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X72_Y88_N47</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.410</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo:3:MIGDataWr_FIFO|\RAM_Generic:FIFO_DPRAM|Q[261]|ena</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X72_Y88_N47</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.469</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[261]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >50</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.139</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.638</td>
          <td style="text-align: center;">1.16</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">-0.176</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[0]~SynDup_8</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[474]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X112_Y98_N47</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[0]~SynDup_8</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X112_Y98_N47</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[0]~SynDup_8|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X112_Y98_N45</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|WideAnd1~1|datad</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X112_Y98_N45</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>21</small></td>
                           <td style="text-align: right;"><small>0.318</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|WideAnd1~1|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X112_Y98_N51</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.103</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|datab</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X112_Y98_N51</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.224</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X111_Y98_N30</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.161</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|datae</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X111_Y98_N30</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>592</small></td>
                           <td style="text-align: right;"><small>0.075</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X76_Y98_N3</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.964</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~1|datae</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X76_Y98_N3</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>521</small></td>
                           <td style="text-align: right;"><small>0.085</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~1|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X72_Y88_N25</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.410</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo:3:MIGDataWr_FIFO|\RAM_Generic:FIFO_DPRAM|Q[474]|ena</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X72_Y88_N25</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.458</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[474]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >51</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.139</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.638</td>
          <td style="text-align: center;">1.16</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">-0.176</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[0]~SynDup_8</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[269]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X112_Y98_N47</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[0]~SynDup_8</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X112_Y98_N47</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[0]~SynDup_8|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X112_Y98_N45</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|WideAnd1~1|datad</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X112_Y98_N45</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>21</small></td>
                           <td style="text-align: right;"><small>0.318</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|WideAnd1~1|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X112_Y98_N51</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.103</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|datab</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X112_Y98_N51</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.224</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X111_Y98_N30</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.161</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|datae</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X111_Y98_N30</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>592</small></td>
                           <td style="text-align: right;"><small>0.075</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X76_Y98_N3</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.964</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~1|datae</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X76_Y98_N3</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>521</small></td>
                           <td style="text-align: right;"><small>0.085</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~1|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X72_Y88_N22</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.410</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo:3:MIGDataWr_FIFO|\RAM_Generic:FIFO_DPRAM|Q[269]|ena</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X72_Y88_N22</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.458</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[269]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >52</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.139</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.638</td>
          <td style="text-align: center;">1.16</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">-0.176</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[0]~SynDup_8</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[266]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X112_Y98_N47</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[0]~SynDup_8</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X112_Y98_N47</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[0]~SynDup_8|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X112_Y98_N45</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|WideAnd1~1|datad</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X112_Y98_N45</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>21</small></td>
                           <td style="text-align: right;"><small>0.318</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|WideAnd1~1|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X112_Y98_N51</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.103</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|datab</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X112_Y98_N51</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.224</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X111_Y98_N30</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.161</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|datae</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X111_Y98_N30</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>592</small></td>
                           <td style="text-align: right;"><small>0.075</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X76_Y98_N3</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.964</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~1|datae</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X76_Y98_N3</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>521</small></td>
                           <td style="text-align: right;"><small>0.085</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~1|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X72_Y88_N49</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.410</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo:3:MIGDataWr_FIFO|\RAM_Generic:FIFO_DPRAM|Q[266]|ena</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X72_Y88_N49</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.458</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[266]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >53</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.137</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.804</td>
          <td style="text-align: center;">1.001</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">-0.167</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q3</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[259]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X112_Y98_N26</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q3</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X112_Y98_N26</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q3|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X112_Y98_N54</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.172</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|dataa</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X112_Y98_N54</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>3</small></td>
                           <td style="text-align: right;"><small>0.236</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X112_Y98_N51</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.097</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|datac</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X112_Y98_N51</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.136</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X111_Y98_N30</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.161</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|datae</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X111_Y98_N30</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>592</small></td>
                           <td style="text-align: right;"><small>0.075</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X76_Y98_N3</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.964</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~1|datae</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X76_Y98_N3</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>521</small></td>
                           <td style="text-align: right;"><small>0.085</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~1|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X72_Y88_N17</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.410</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo:3:MIGDataWr_FIFO|\RAM_Generic:FIFO_DPRAM|Q[259]|ena</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X72_Y88_N17</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.469</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[259]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >54</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.137</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.804</td>
          <td style="text-align: center;">1.005</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">-0.163</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q3</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[258]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X112_Y98_N26</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q3</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X112_Y98_N26</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q3|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X112_Y98_N54</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.172</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|dataa</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X112_Y98_N54</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>3</small></td>
                           <td style="text-align: right;"><small>0.236</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X112_Y98_N51</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.097</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|datac</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X112_Y98_N51</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.136</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X111_Y98_N30</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.161</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|datae</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X111_Y98_N30</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>592</small></td>
                           <td style="text-align: right;"><small>0.075</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X76_Y98_N3</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.964</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~1|datae</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X76_Y98_N3</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>521</small></td>
                           <td style="text-align: right;"><small>0.085</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~1|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X72_Y88_N14</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.410</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo:3:MIGDataWr_FIFO|\RAM_Generic:FIFO_DPRAM|Q[258]|ena</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X72_Y88_N14</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.473</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[258]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >55</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.137</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.804</td>
          <td style="text-align: center;">1.001</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">-0.167</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q3</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[260]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X112_Y98_N26</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q3</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X112_Y98_N26</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q3|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X112_Y98_N54</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.172</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|dataa</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X112_Y98_N54</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>3</small></td>
                           <td style="text-align: right;"><small>0.236</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X112_Y98_N51</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.097</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|datac</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X112_Y98_N51</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.136</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X111_Y98_N30</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.161</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|datae</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X111_Y98_N30</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>592</small></td>
                           <td style="text-align: right;"><small>0.075</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X76_Y98_N3</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.964</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~1|datae</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X76_Y98_N3</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>521</small></td>
                           <td style="text-align: right;"><small>0.085</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~1|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X72_Y88_N44</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.410</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo:3:MIGDataWr_FIFO|\RAM_Generic:FIFO_DPRAM|Q[260]|ena</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X72_Y88_N44</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.469</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[260]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >56</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.137</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.804</td>
          <td style="text-align: center;">1.001</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">-0.167</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q3</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[264]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X112_Y98_N26</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q3</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X112_Y98_N26</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q3|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X112_Y98_N54</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.172</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|dataa</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X112_Y98_N54</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>3</small></td>
                           <td style="text-align: right;"><small>0.236</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X112_Y98_N51</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.097</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|datac</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X112_Y98_N51</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.136</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X111_Y98_N30</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.161</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|datae</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X111_Y98_N30</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>592</small></td>
                           <td style="text-align: right;"><small>0.075</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X76_Y98_N3</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.964</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~1|datae</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X76_Y98_N3</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>521</small></td>
                           <td style="text-align: right;"><small>0.085</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~1|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X72_Y88_N53</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.410</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo:3:MIGDataWr_FIFO|\RAM_Generic:FIFO_DPRAM|Q[264]|ena</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X72_Y88_N53</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.469</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[264]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >57</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.137</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.804</td>
          <td style="text-align: center;">1.001</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">-0.167</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q3</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[261]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X112_Y98_N26</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q3</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X112_Y98_N26</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q3|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X112_Y98_N54</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.172</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|dataa</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X112_Y98_N54</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>3</small></td>
                           <td style="text-align: right;"><small>0.236</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X112_Y98_N51</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.097</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|datac</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X112_Y98_N51</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.136</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X111_Y98_N30</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.161</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|datae</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X111_Y98_N30</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>592</small></td>
                           <td style="text-align: right;"><small>0.075</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X76_Y98_N3</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.964</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~1|datae</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X76_Y98_N3</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>521</small></td>
                           <td style="text-align: right;"><small>0.085</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~1|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X72_Y88_N47</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.410</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo:3:MIGDataWr_FIFO|\RAM_Generic:FIFO_DPRAM|Q[261]|ena</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X72_Y88_N47</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.469</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[261]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >58</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.136</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.804</td>
          <td style="text-align: center;">0.99</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">-0.177</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q3</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[474]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X112_Y98_N26</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q3</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X112_Y98_N26</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q3|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X112_Y98_N54</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.172</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|dataa</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X112_Y98_N54</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>3</small></td>
                           <td style="text-align: right;"><small>0.236</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X112_Y98_N51</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.097</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|datac</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X112_Y98_N51</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.136</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X111_Y98_N30</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.161</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|datae</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X111_Y98_N30</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>592</small></td>
                           <td style="text-align: right;"><small>0.075</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X76_Y98_N3</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.964</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~1|datae</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X76_Y98_N3</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>521</small></td>
                           <td style="text-align: right;"><small>0.085</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~1|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X72_Y88_N25</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.410</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo:3:MIGDataWr_FIFO|\RAM_Generic:FIFO_DPRAM|Q[474]|ena</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X72_Y88_N25</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.458</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[474]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >59</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.136</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.804</td>
          <td style="text-align: center;">0.99</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">-0.177</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q3</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[269]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X112_Y98_N26</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q3</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X112_Y98_N26</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q3|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X112_Y98_N54</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.172</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|dataa</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X112_Y98_N54</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>3</small></td>
                           <td style="text-align: right;"><small>0.236</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X112_Y98_N51</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.097</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|datac</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X112_Y98_N51</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.136</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X111_Y98_N30</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.161</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|datae</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X111_Y98_N30</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>592</small></td>
                           <td style="text-align: right;"><small>0.075</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X76_Y98_N3</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.964</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~1|datae</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X76_Y98_N3</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>521</small></td>
                           <td style="text-align: right;"><small>0.085</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~1|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X72_Y88_N22</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.410</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo:3:MIGDataWr_FIFO|\RAM_Generic:FIFO_DPRAM|Q[269]|ena</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X72_Y88_N22</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.458</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[269]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >60</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.136</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.804</td>
          <td style="text-align: center;">0.99</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">-0.177</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q3</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[266]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X112_Y98_N26</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q3</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X112_Y98_N26</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q3|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X112_Y98_N54</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.172</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|dataa</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X112_Y98_N54</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>3</small></td>
                           <td style="text-align: right;"><small>0.236</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X112_Y98_N51</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.097</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|datac</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X112_Y98_N51</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.136</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X111_Y98_N30</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.161</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|datae</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X111_Y98_N30</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>592</small></td>
                           <td style="text-align: right;"><small>0.075</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X76_Y98_N3</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.964</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~1|datae</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X76_Y98_N3</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>521</small></td>
                           <td style="text-align: right;"><small>0.085</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~1|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X72_Y88_N49</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.410</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo:3:MIGDataWr_FIFO|\RAM_Generic:FIFO_DPRAM|Q[266]|ena</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X72_Y88_N49</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.458</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[266]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >61</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.132</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.781</td>
          <td style="text-align: center;">1.148</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">-0.091</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[1]~SynDup_1</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[257]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X112_Y98_N28</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[1]~SynDup_1</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X112_Y98_N28</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[1]~SynDup_1|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X112_Y98_N45</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.254</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|WideAnd1~1|datac</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X112_Y98_N45</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>21</small></td>
                           <td style="text-align: right;"><small>0.153</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|WideAnd1~1|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X112_Y98_N51</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.103</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|datab</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X112_Y98_N51</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.224</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X111_Y98_N30</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.161</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|datae</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X111_Y98_N30</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>592</small></td>
                           <td style="text-align: right;"><small>0.075</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X76_Y98_N3</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.964</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~1|datae</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X76_Y98_N3</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>521</small></td>
                           <td style="text-align: right;"><small>0.085</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~1|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X76_Y88_N56</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.299</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo:3:MIGDataWr_FIFO|\RAM_Generic:FIFO_DPRAM|Q[257]|ena</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X76_Y88_N56</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.611</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[257]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >62</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.131</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.781</td>
          <td style="text-align: center;">1.134</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">-0.104</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[1]~SynDup_1</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[511]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X112_Y98_N28</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[1]~SynDup_1</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X112_Y98_N28</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[1]~SynDup_1|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X112_Y98_N45</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.254</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|WideAnd1~1|datac</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X112_Y98_N45</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>21</small></td>
                           <td style="text-align: right;"><small>0.153</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|WideAnd1~1|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X112_Y98_N51</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.103</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|datab</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X112_Y98_N51</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.224</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X111_Y98_N30</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.161</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|datae</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X111_Y98_N30</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>592</small></td>
                           <td style="text-align: right;"><small>0.075</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X76_Y98_N3</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.964</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~1|datae</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X76_Y98_N3</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>521</small></td>
                           <td style="text-align: right;"><small>0.085</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~1|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X76_Y88_N40</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.299</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo:3:MIGDataWr_FIFO|\RAM_Generic:FIFO_DPRAM|Q[511]|ena</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X76_Y88_N40</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.597</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[511]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >63</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.122</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.759</td>
          <td style="text-align: center;">1.145</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">-0.106</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q4</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[257]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X112_Y98_N14</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q4</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X112_Y98_N14</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>4</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q4|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X112_Y98_N54</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.238</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|datab</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X112_Y98_N54</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>3</small></td>
                           <td style="text-align: right;"><small>0.238</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X112_Y98_N51</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.097</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|datac</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X112_Y98_N51</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.136</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X111_Y98_N30</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.161</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|datae</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X111_Y98_N30</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>592</small></td>
                           <td style="text-align: right;"><small>0.075</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X76_Y98_N3</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.964</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~1|datae</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X76_Y98_N3</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>521</small></td>
                           <td style="text-align: right;"><small>0.085</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~1|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X76_Y88_N56</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.299</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo:3:MIGDataWr_FIFO|\RAM_Generic:FIFO_DPRAM|Q[257]|ena</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X76_Y88_N56</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.611</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[257]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >64</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.121</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.759</td>
          <td style="text-align: center;">1.131</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">-0.119</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q4</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[511]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X112_Y98_N14</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q4</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X112_Y98_N14</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>4</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q4|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X112_Y98_N54</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.238</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|datab</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X112_Y98_N54</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>3</small></td>
                           <td style="text-align: right;"><small>0.238</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X112_Y98_N51</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.097</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|datac</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X112_Y98_N51</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.136</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X111_Y98_N30</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.161</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|datae</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X111_Y98_N30</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>592</small></td>
                           <td style="text-align: right;"><small>0.075</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X76_Y98_N3</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.964</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~1|datae</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X76_Y98_N3</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>521</small></td>
                           <td style="text-align: right;"><small>0.085</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~1|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X76_Y88_N40</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.299</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo:3:MIGDataWr_FIFO|\RAM_Generic:FIFO_DPRAM|Q[511]|ena</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X76_Y88_N40</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.597</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[511]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >65</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.117</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.849</td>
          <td style="text-align: center;">1.135</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">-0.021</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[1]~SynDup_1</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[282]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X112_Y98_N28</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[1]~SynDup_1</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X112_Y98_N28</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[1]~SynDup_1|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X112_Y98_N45</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.254</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|WideAnd1~1|datac</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X112_Y98_N45</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>21</small></td>
                           <td style="text-align: right;"><small>0.153</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|WideAnd1~1|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X112_Y98_N51</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.103</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|datab</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X112_Y98_N51</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.224</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X111_Y98_N30</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.161</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|datae</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X111_Y98_N30</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>592</small></td>
                           <td style="text-align: right;"><small>0.075</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X76_Y98_N3</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.964</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~1|datae</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X76_Y98_N3</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>521</small></td>
                           <td style="text-align: right;"><small>0.085</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~1|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X61_Y92_N13</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.367</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo:3:MIGDataWr_FIFO|\RAM_Generic:FIFO_DPRAM|Q[282]|ena</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X61_Y92_N13</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.598</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[282]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >66</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.113</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.615</td>
          <td style="text-align: center;">1.175</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">-0.158</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[0]~SynDup_8</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[11]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X112_Y98_N47</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[0]~SynDup_8</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X112_Y98_N47</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[0]~SynDup_8|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X112_Y98_N45</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|WideAnd1~1|datad</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X112_Y98_N45</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>21</small></td>
                           <td style="text-align: right;"><small>0.318</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|WideAnd1~1|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X112_Y98_N51</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.103</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|datab</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X112_Y98_N51</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.224</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X111_Y98_N30</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.161</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|datae</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X111_Y98_N30</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>592</small></td>
                           <td style="text-align: right;"><small>0.075</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X76_Y98_N3</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.964</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~1|datae</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X76_Y98_N3</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>521</small></td>
                           <td style="text-align: right;"><small>0.085</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~1|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X72_Y87_N17</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.387</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo:3:MIGDataWr_FIFO|\RAM_Generic:FIFO_DPRAM|Q[11]|ena</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X72_Y87_N17</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.473</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[11]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >67</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.113</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.615</td>
          <td style="text-align: center;">1.171</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">-0.162</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[0]~SynDup_8</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[16]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X112_Y98_N47</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[0]~SynDup_8</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X112_Y98_N47</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[0]~SynDup_8|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X112_Y98_N45</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|WideAnd1~1|datad</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X112_Y98_N45</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>21</small></td>
                           <td style="text-align: right;"><small>0.318</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|WideAnd1~1|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X112_Y98_N51</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.103</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|datab</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X112_Y98_N51</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.224</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X111_Y98_N30</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.161</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|datae</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X111_Y98_N30</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>592</small></td>
                           <td style="text-align: right;"><small>0.075</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X76_Y98_N3</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.964</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~1|datae</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X76_Y98_N3</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>521</small></td>
                           <td style="text-align: right;"><small>0.085</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~1|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X72_Y87_N29</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.387</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo:3:MIGDataWr_FIFO|\RAM_Generic:FIFO_DPRAM|Q[16]|ena</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X72_Y87_N29</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.469</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[16]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >68</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.113</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.615</td>
          <td style="text-align: center;">1.171</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">-0.162</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[0]~SynDup_8</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[499]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X112_Y98_N47</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[0]~SynDup_8</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X112_Y98_N47</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[0]~SynDup_8|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X112_Y98_N45</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|WideAnd1~1|datad</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X112_Y98_N45</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>21</small></td>
                           <td style="text-align: right;"><small>0.318</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|WideAnd1~1|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X112_Y98_N51</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.103</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|datab</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X112_Y98_N51</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.224</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X111_Y98_N30</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.161</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|datae</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X111_Y98_N30</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>592</small></td>
                           <td style="text-align: right;"><small>0.075</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X76_Y98_N3</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.964</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~1|datae</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X76_Y98_N3</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>521</small></td>
                           <td style="text-align: right;"><small>0.085</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~1|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X72_Y87_N56</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.387</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo:3:MIGDataWr_FIFO|\RAM_Generic:FIFO_DPRAM|Q[499]|ena</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X72_Y87_N56</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.469</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[499]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >69</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.112</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.615</td>
          <td style="text-align: center;">1.16</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">-0.172</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[0]~SynDup_8</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[12]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X112_Y98_N47</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[0]~SynDup_8</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X112_Y98_N47</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[0]~SynDup_8|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X112_Y98_N45</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|WideAnd1~1|datad</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X112_Y98_N45</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>21</small></td>
                           <td style="text-align: right;"><small>0.318</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|WideAnd1~1|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X112_Y98_N51</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.103</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|datab</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X112_Y98_N51</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.224</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X111_Y98_N30</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.161</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|datae</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X111_Y98_N30</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>592</small></td>
                           <td style="text-align: right;"><small>0.075</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X76_Y98_N3</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.964</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~1|datae</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X76_Y98_N3</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>521</small></td>
                           <td style="text-align: right;"><small>0.085</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~1|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X72_Y87_N46</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.387</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo:3:MIGDataWr_FIFO|\RAM_Generic:FIFO_DPRAM|Q[12]|ena</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X72_Y87_N46</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.458</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[12]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >70</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.112</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.615</td>
          <td style="text-align: center;">1.16</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">-0.172</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[0]~SynDup_8</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[493]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X112_Y98_N47</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[0]~SynDup_8</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X112_Y98_N47</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[0]~SynDup_8|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X112_Y98_N45</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|WideAnd1~1|datad</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X112_Y98_N45</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>21</small></td>
                           <td style="text-align: right;"><small>0.318</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|WideAnd1~1|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X112_Y98_N51</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.103</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|datab</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X112_Y98_N51</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.224</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X111_Y98_N30</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.161</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|datae</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X111_Y98_N30</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>592</small></td>
                           <td style="text-align: right;"><small>0.075</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X76_Y98_N3</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.964</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~1|datae</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X76_Y98_N3</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>521</small></td>
                           <td style="text-align: right;"><small>0.085</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~1|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X72_Y87_N37</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.387</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo:3:MIGDataWr_FIFO|\RAM_Generic:FIFO_DPRAM|Q[493]|ena</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X72_Y87_N37</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.458</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[493]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >71</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.112</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.615</td>
          <td style="text-align: center;">1.16</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">-0.172</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[0]~SynDup_8</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[490]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X112_Y98_N47</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[0]~SynDup_8</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X112_Y98_N47</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[0]~SynDup_8|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X112_Y98_N45</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|WideAnd1~1|datad</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X112_Y98_N45</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>21</small></td>
                           <td style="text-align: right;"><small>0.318</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|WideAnd1~1|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X112_Y98_N51</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.103</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|datab</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X112_Y98_N51</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.224</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X111_Y98_N30</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.161</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|datae</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X111_Y98_N30</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>592</small></td>
                           <td style="text-align: right;"><small>0.075</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X76_Y98_N3</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.964</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~1|datae</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X76_Y98_N3</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>521</small></td>
                           <td style="text-align: right;"><small>0.085</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~1|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X72_Y87_N7</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.387</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo:3:MIGDataWr_FIFO|\RAM_Generic:FIFO_DPRAM|Q[490]|ena</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X72_Y87_N7</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.458</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[490]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >72</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.112</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.615</td>
          <td style="text-align: center;">1.16</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">-0.172</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[0]~SynDup_8</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[498]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X112_Y98_N47</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[0]~SynDup_8</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X112_Y98_N47</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[0]~SynDup_8|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X112_Y98_N45</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|WideAnd1~1|datad</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X112_Y98_N45</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>21</small></td>
                           <td style="text-align: right;"><small>0.318</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|WideAnd1~1|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X112_Y98_N51</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.103</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|datab</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X112_Y98_N51</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.224</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X111_Y98_N30</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.161</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|datae</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X111_Y98_N30</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>592</small></td>
                           <td style="text-align: right;"><small>0.075</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X76_Y98_N3</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.964</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~1|datae</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X76_Y98_N3</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>521</small></td>
                           <td style="text-align: right;"><small>0.085</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~1|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X72_Y87_N25</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.387</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo:3:MIGDataWr_FIFO|\RAM_Generic:FIFO_DPRAM|Q[498]|ena</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X72_Y87_N25</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.458</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[498]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >73</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.11</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.781</td>
          <td style="text-align: center;">1.005</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">-0.159</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q3</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[11]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X112_Y98_N26</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q3</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X112_Y98_N26</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q3|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X112_Y98_N54</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.172</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|dataa</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X112_Y98_N54</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>3</small></td>
                           <td style="text-align: right;"><small>0.236</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X112_Y98_N51</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.097</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|datac</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X112_Y98_N51</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.136</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X111_Y98_N30</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.161</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|datae</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X111_Y98_N30</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>592</small></td>
                           <td style="text-align: right;"><small>0.075</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X76_Y98_N3</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.964</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~1|datae</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X76_Y98_N3</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>521</small></td>
                           <td style="text-align: right;"><small>0.085</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~1|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X72_Y87_N17</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.387</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo:3:MIGDataWr_FIFO|\RAM_Generic:FIFO_DPRAM|Q[11]|ena</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X72_Y87_N17</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.473</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[11]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >74</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.11</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.781</td>
          <td style="text-align: center;">1.001</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">-0.163</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q3</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[16]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X112_Y98_N26</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q3</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X112_Y98_N26</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q3|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X112_Y98_N54</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.172</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|dataa</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X112_Y98_N54</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>3</small></td>
                           <td style="text-align: right;"><small>0.236</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X112_Y98_N51</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.097</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|datac</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X112_Y98_N51</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.136</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X111_Y98_N30</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.161</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|datae</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X111_Y98_N30</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>592</small></td>
                           <td style="text-align: right;"><small>0.075</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X76_Y98_N3</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.964</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~1|datae</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X76_Y98_N3</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>521</small></td>
                           <td style="text-align: right;"><small>0.085</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~1|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X72_Y87_N29</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.387</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo:3:MIGDataWr_FIFO|\RAM_Generic:FIFO_DPRAM|Q[16]|ena</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X72_Y87_N29</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.469</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[16]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >75</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.11</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.781</td>
          <td style="text-align: center;">1.001</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">-0.163</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q3</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[499]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X112_Y98_N26</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q3</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X112_Y98_N26</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q3|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X112_Y98_N54</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.172</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|dataa</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X112_Y98_N54</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>3</small></td>
                           <td style="text-align: right;"><small>0.236</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X112_Y98_N51</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.097</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|datac</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X112_Y98_N51</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.136</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X111_Y98_N30</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.161</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|datae</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X111_Y98_N30</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>592</small></td>
                           <td style="text-align: right;"><small>0.075</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X76_Y98_N3</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.964</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~1|datae</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X76_Y98_N3</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>521</small></td>
                           <td style="text-align: right;"><small>0.085</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~1|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X72_Y87_N56</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.387</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo:3:MIGDataWr_FIFO|\RAM_Generic:FIFO_DPRAM|Q[499]|ena</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X72_Y87_N56</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.469</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[499]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >76</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.109</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.781</td>
          <td style="text-align: center;">0.99</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">-0.173</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q3</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[12]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X112_Y98_N26</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q3</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X112_Y98_N26</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q3|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X112_Y98_N54</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.172</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|dataa</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X112_Y98_N54</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>3</small></td>
                           <td style="text-align: right;"><small>0.236</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X112_Y98_N51</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.097</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|datac</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X112_Y98_N51</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.136</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X111_Y98_N30</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.161</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|datae</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X111_Y98_N30</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>592</small></td>
                           <td style="text-align: right;"><small>0.075</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X76_Y98_N3</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.964</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~1|datae</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X76_Y98_N3</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>521</small></td>
                           <td style="text-align: right;"><small>0.085</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~1|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X72_Y87_N46</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.387</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo:3:MIGDataWr_FIFO|\RAM_Generic:FIFO_DPRAM|Q[12]|ena</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X72_Y87_N46</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.458</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[12]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >77</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.109</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.781</td>
          <td style="text-align: center;">0.99</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">-0.173</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q3</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[493]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X112_Y98_N26</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q3</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X112_Y98_N26</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q3|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X112_Y98_N54</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.172</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|dataa</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X112_Y98_N54</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>3</small></td>
                           <td style="text-align: right;"><small>0.236</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X112_Y98_N51</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.097</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|datac</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X112_Y98_N51</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.136</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X111_Y98_N30</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.161</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|datae</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X111_Y98_N30</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>592</small></td>
                           <td style="text-align: right;"><small>0.075</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X76_Y98_N3</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.964</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~1|datae</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X76_Y98_N3</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>521</small></td>
                           <td style="text-align: right;"><small>0.085</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~1|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X72_Y87_N37</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.387</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo:3:MIGDataWr_FIFO|\RAM_Generic:FIFO_DPRAM|Q[493]|ena</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X72_Y87_N37</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.458</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[493]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >78</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.109</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.781</td>
          <td style="text-align: center;">0.99</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">-0.173</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q3</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[490]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X112_Y98_N26</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q3</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X112_Y98_N26</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q3|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X112_Y98_N54</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.172</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|dataa</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X112_Y98_N54</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>3</small></td>
                           <td style="text-align: right;"><small>0.236</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X112_Y98_N51</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.097</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|datac</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X112_Y98_N51</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.136</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X111_Y98_N30</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.161</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|datae</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X111_Y98_N30</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>592</small></td>
                           <td style="text-align: right;"><small>0.075</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X76_Y98_N3</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.964</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~1|datae</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X76_Y98_N3</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>521</small></td>
                           <td style="text-align: right;"><small>0.085</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~1|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X72_Y87_N7</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.387</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo:3:MIGDataWr_FIFO|\RAM_Generic:FIFO_DPRAM|Q[490]|ena</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X72_Y87_N7</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.458</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[490]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >79</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.109</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.781</td>
          <td style="text-align: center;">0.99</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">-0.173</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q3</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[498]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X112_Y98_N26</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q3</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X112_Y98_N26</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q3|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X112_Y98_N54</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.172</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|dataa</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X112_Y98_N54</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>3</small></td>
                           <td style="text-align: right;"><small>0.236</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X112_Y98_N51</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.097</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|datac</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X112_Y98_N51</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.136</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X111_Y98_N30</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.161</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|datae</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X111_Y98_N30</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>592</small></td>
                           <td style="text-align: right;"><small>0.075</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X76_Y98_N3</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.964</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~1|datae</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X76_Y98_N3</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>521</small></td>
                           <td style="text-align: right;"><small>0.085</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~1|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X72_Y87_N25</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.387</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo:3:MIGDataWr_FIFO|\RAM_Generic:FIFO_DPRAM|Q[498]|ena</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X72_Y87_N25</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.458</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[498]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >80</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.109</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.857</td>
          <td style="text-align: center;">0.915</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">-0.172</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[2]~SynDup_1</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[259]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X113_Y98_N53</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[2]~SynDup_1</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X113_Y98_N53</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[2]~SynDup_1|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X113_Y98_N42</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.150</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|WideAnd1~0|datab</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X113_Y98_N42</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>21</small></td>
                           <td style="text-align: right;"><small>0.240</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|WideAnd1~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X112_Y98_N51</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.172</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X112_Y98_N51</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.046</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X111_Y98_N30</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.161</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|datae</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X111_Y98_N30</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>592</small></td>
                           <td style="text-align: right;"><small>0.075</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X76_Y98_N3</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.964</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~1|datae</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X76_Y98_N3</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>521</small></td>
                           <td style="text-align: right;"><small>0.085</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~1|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X72_Y88_N17</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.410</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo:3:MIGDataWr_FIFO|\RAM_Generic:FIFO_DPRAM|Q[259]|ena</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X72_Y88_N17</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.469</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[259]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >81</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.109</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.857</td>
          <td style="text-align: center;">0.919</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">-0.168</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[2]~SynDup_1</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[258]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X113_Y98_N53</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[2]~SynDup_1</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X113_Y98_N53</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[2]~SynDup_1|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X113_Y98_N42</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.150</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|WideAnd1~0|datab</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X113_Y98_N42</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>21</small></td>
                           <td style="text-align: right;"><small>0.240</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|WideAnd1~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X112_Y98_N51</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.172</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X112_Y98_N51</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.046</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X111_Y98_N30</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.161</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|datae</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X111_Y98_N30</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>592</small></td>
                           <td style="text-align: right;"><small>0.075</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X76_Y98_N3</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.964</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~1|datae</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X76_Y98_N3</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>521</small></td>
                           <td style="text-align: right;"><small>0.085</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~1|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X72_Y88_N14</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.410</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo:3:MIGDataWr_FIFO|\RAM_Generic:FIFO_DPRAM|Q[258]|ena</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X72_Y88_N14</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.473</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[258]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >82</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.109</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.857</td>
          <td style="text-align: center;">0.915</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">-0.172</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[2]~SynDup_1</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[260]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X113_Y98_N53</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[2]~SynDup_1</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X113_Y98_N53</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[2]~SynDup_1|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X113_Y98_N42</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.150</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|WideAnd1~0|datab</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X113_Y98_N42</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>21</small></td>
                           <td style="text-align: right;"><small>0.240</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|WideAnd1~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X112_Y98_N51</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.172</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X112_Y98_N51</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.046</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X111_Y98_N30</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.161</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|datae</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X111_Y98_N30</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>592</small></td>
                           <td style="text-align: right;"><small>0.075</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X76_Y98_N3</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.964</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~1|datae</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X76_Y98_N3</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>521</small></td>
                           <td style="text-align: right;"><small>0.085</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~1|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X72_Y88_N44</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.410</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo:3:MIGDataWr_FIFO|\RAM_Generic:FIFO_DPRAM|Q[260]|ena</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X72_Y88_N44</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.469</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[260]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >83</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.109</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.857</td>
          <td style="text-align: center;">0.915</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">-0.172</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[2]~SynDup_1</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[264]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X113_Y98_N53</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[2]~SynDup_1</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X113_Y98_N53</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[2]~SynDup_1|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X113_Y98_N42</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.150</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|WideAnd1~0|datab</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X113_Y98_N42</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>21</small></td>
                           <td style="text-align: right;"><small>0.240</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|WideAnd1~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X112_Y98_N51</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.172</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X112_Y98_N51</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.046</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X111_Y98_N30</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.161</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|datae</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X111_Y98_N30</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>592</small></td>
                           <td style="text-align: right;"><small>0.075</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X76_Y98_N3</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.964</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~1|datae</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X76_Y98_N3</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>521</small></td>
                           <td style="text-align: right;"><small>0.085</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~1|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X72_Y88_N53</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.410</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo:3:MIGDataWr_FIFO|\RAM_Generic:FIFO_DPRAM|Q[264]|ena</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X72_Y88_N53</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.469</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[264]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >84</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.109</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.857</td>
          <td style="text-align: center;">0.915</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">-0.172</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[2]~SynDup_1</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[261]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X113_Y98_N53</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[2]~SynDup_1</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X113_Y98_N53</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[2]~SynDup_1|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X113_Y98_N42</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.150</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|WideAnd1~0|datab</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X113_Y98_N42</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>21</small></td>
                           <td style="text-align: right;"><small>0.240</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|WideAnd1~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X112_Y98_N51</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.172</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X112_Y98_N51</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.046</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X111_Y98_N30</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.161</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|datae</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X111_Y98_N30</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>592</small></td>
                           <td style="text-align: right;"><small>0.075</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X76_Y98_N3</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.964</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~1|datae</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X76_Y98_N3</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>521</small></td>
                           <td style="text-align: right;"><small>0.085</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~1|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X72_Y88_N47</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.410</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo:3:MIGDataWr_FIFO|\RAM_Generic:FIFO_DPRAM|Q[261]|ena</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X72_Y88_N47</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.469</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[261]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >85</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.108</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.857</td>
          <td style="text-align: center;">0.904</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">-0.182</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[2]~SynDup_1</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[474]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X113_Y98_N53</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[2]~SynDup_1</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X113_Y98_N53</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[2]~SynDup_1|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X113_Y98_N42</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.150</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|WideAnd1~0|datab</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X113_Y98_N42</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>21</small></td>
                           <td style="text-align: right;"><small>0.240</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|WideAnd1~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X112_Y98_N51</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.172</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X112_Y98_N51</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.046</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X111_Y98_N30</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.161</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|datae</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X111_Y98_N30</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>592</small></td>
                           <td style="text-align: right;"><small>0.075</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X76_Y98_N3</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.964</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~1|datae</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X76_Y98_N3</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>521</small></td>
                           <td style="text-align: right;"><small>0.085</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~1|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X72_Y88_N25</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.410</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo:3:MIGDataWr_FIFO|\RAM_Generic:FIFO_DPRAM|Q[474]|ena</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X72_Y88_N25</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.458</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[474]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >86</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.108</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.857</td>
          <td style="text-align: center;">0.904</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">-0.182</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[2]~SynDup_1</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[269]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X113_Y98_N53</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[2]~SynDup_1</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X113_Y98_N53</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[2]~SynDup_1|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X113_Y98_N42</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.150</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|WideAnd1~0|datab</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X113_Y98_N42</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>21</small></td>
                           <td style="text-align: right;"><small>0.240</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|WideAnd1~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X112_Y98_N51</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.172</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X112_Y98_N51</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.046</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X111_Y98_N30</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.161</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|datae</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X111_Y98_N30</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>592</small></td>
                           <td style="text-align: right;"><small>0.075</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X76_Y98_N3</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.964</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~1|datae</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X76_Y98_N3</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>521</small></td>
                           <td style="text-align: right;"><small>0.085</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~1|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X72_Y88_N22</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.410</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo:3:MIGDataWr_FIFO|\RAM_Generic:FIFO_DPRAM|Q[269]|ena</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X72_Y88_N22</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.458</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[269]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >87</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.108</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.857</td>
          <td style="text-align: center;">0.904</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">-0.182</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[2]~SynDup_1</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[266]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X113_Y98_N53</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[2]~SynDup_1</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X113_Y98_N53</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[2]~SynDup_1|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X113_Y98_N42</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.150</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|WideAnd1~0|datab</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X113_Y98_N42</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>21</small></td>
                           <td style="text-align: right;"><small>0.240</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|WideAnd1~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X112_Y98_N51</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.172</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X112_Y98_N51</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.046</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X111_Y98_N30</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.161</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|datae</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X111_Y98_N30</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>592</small></td>
                           <td style="text-align: right;"><small>0.075</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X76_Y98_N3</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.964</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~1|datae</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X76_Y98_N3</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>521</small></td>
                           <td style="text-align: right;"><small>0.085</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~1|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X72_Y88_N49</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.410</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo:3:MIGDataWr_FIFO|\RAM_Generic:FIFO_DPRAM|Q[266]|ena</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X72_Y88_N49</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.458</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[266]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >88</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.107</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.827</td>
          <td style="text-align: center;">1.132</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">-0.036</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q4</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[282]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X112_Y98_N14</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q4</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X112_Y98_N14</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>4</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q4|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X112_Y98_N54</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.238</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|datab</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X112_Y98_N54</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>3</small></td>
                           <td style="text-align: right;"><small>0.238</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X112_Y98_N51</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.097</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|datac</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X112_Y98_N51</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.136</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X111_Y98_N30</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.161</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|datae</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X111_Y98_N30</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>592</small></td>
                           <td style="text-align: right;"><small>0.075</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X76_Y98_N3</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.964</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~1|datae</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X76_Y98_N3</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>521</small></td>
                           <td style="text-align: right;"><small>0.085</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~1|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X61_Y92_N13</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.367</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo:3:MIGDataWr_FIFO|\RAM_Generic:FIFO_DPRAM|Q[282]|ena</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X61_Y92_N13</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.598</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[282]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >89</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.101</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.858</td>
          <td style="text-align: center;">0.912</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">-0.166</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[4]~SynDup_1</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[259]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X113_Y98_N38</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[4]~SynDup_1</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X113_Y98_N38</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[4]~SynDup_1|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X113_Y98_N42</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.151</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|WideAnd1~0|dataa</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X113_Y98_N42</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>21</small></td>
                           <td style="text-align: right;"><small>0.237</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|WideAnd1~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X112_Y98_N51</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.172</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X112_Y98_N51</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.046</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X111_Y98_N30</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.161</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|datae</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X111_Y98_N30</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>592</small></td>
                           <td style="text-align: right;"><small>0.075</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X76_Y98_N3</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.964</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~1|datae</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X76_Y98_N3</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>521</small></td>
                           <td style="text-align: right;"><small>0.085</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~1|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X72_Y88_N17</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.410</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo:3:MIGDataWr_FIFO|\RAM_Generic:FIFO_DPRAM|Q[259]|ena</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X72_Y88_N17</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.469</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[259]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >90</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.101</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.858</td>
          <td style="text-align: center;">0.916</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">-0.162</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[4]~SynDup_1</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[258]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X113_Y98_N38</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[4]~SynDup_1</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X113_Y98_N38</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[4]~SynDup_1|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X113_Y98_N42</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.151</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|WideAnd1~0|dataa</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X113_Y98_N42</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>21</small></td>
                           <td style="text-align: right;"><small>0.237</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|WideAnd1~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X112_Y98_N51</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.172</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X112_Y98_N51</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.046</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X111_Y98_N30</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.161</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|datae</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X111_Y98_N30</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>592</small></td>
                           <td style="text-align: right;"><small>0.075</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X76_Y98_N3</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.964</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~1|datae</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X76_Y98_N3</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>521</small></td>
                           <td style="text-align: right;"><small>0.085</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~1|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X72_Y88_N14</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.410</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo:3:MIGDataWr_FIFO|\RAM_Generic:FIFO_DPRAM|Q[258]|ena</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X72_Y88_N14</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.473</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[258]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >91</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.101</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.858</td>
          <td style="text-align: center;">0.912</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">-0.166</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[4]~SynDup_1</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[260]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X113_Y98_N38</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[4]~SynDup_1</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X113_Y98_N38</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[4]~SynDup_1|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X113_Y98_N42</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.151</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|WideAnd1~0|dataa</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X113_Y98_N42</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>21</small></td>
                           <td style="text-align: right;"><small>0.237</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|WideAnd1~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X112_Y98_N51</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.172</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X112_Y98_N51</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.046</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X111_Y98_N30</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.161</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|datae</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X111_Y98_N30</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>592</small></td>
                           <td style="text-align: right;"><small>0.075</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X76_Y98_N3</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.964</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~1|datae</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X76_Y98_N3</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>521</small></td>
                           <td style="text-align: right;"><small>0.085</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~1|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X72_Y88_N44</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.410</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo:3:MIGDataWr_FIFO|\RAM_Generic:FIFO_DPRAM|Q[260]|ena</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X72_Y88_N44</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.469</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[260]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >92</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.101</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.858</td>
          <td style="text-align: center;">0.912</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">-0.166</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[4]~SynDup_1</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[264]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X113_Y98_N38</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[4]~SynDup_1</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X113_Y98_N38</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[4]~SynDup_1|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X113_Y98_N42</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.151</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|WideAnd1~0|dataa</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X113_Y98_N42</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>21</small></td>
                           <td style="text-align: right;"><small>0.237</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|WideAnd1~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X112_Y98_N51</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.172</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X112_Y98_N51</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.046</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X111_Y98_N30</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.161</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|datae</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X111_Y98_N30</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>592</small></td>
                           <td style="text-align: right;"><small>0.075</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X76_Y98_N3</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.964</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~1|datae</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X76_Y98_N3</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>521</small></td>
                           <td style="text-align: right;"><small>0.085</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~1|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X72_Y88_N53</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.410</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo:3:MIGDataWr_FIFO|\RAM_Generic:FIFO_DPRAM|Q[264]|ena</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X72_Y88_N53</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.469</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[264]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >93</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.101</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.858</td>
          <td style="text-align: center;">0.912</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">-0.166</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[4]~SynDup_1</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[261]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X113_Y98_N38</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[4]~SynDup_1</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X113_Y98_N38</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[4]~SynDup_1|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X113_Y98_N42</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.151</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|WideAnd1~0|dataa</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X113_Y98_N42</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>21</small></td>
                           <td style="text-align: right;"><small>0.237</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|WideAnd1~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X112_Y98_N51</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.172</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X112_Y98_N51</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.046</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X111_Y98_N30</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.161</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|datae</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X111_Y98_N30</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>592</small></td>
                           <td style="text-align: right;"><small>0.075</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X76_Y98_N3</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.964</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~1|datae</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X76_Y98_N3</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>521</small></td>
                           <td style="text-align: right;"><small>0.085</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~1|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X72_Y88_N47</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.410</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo:3:MIGDataWr_FIFO|\RAM_Generic:FIFO_DPRAM|Q[261]|ena</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X72_Y88_N47</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.469</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[261]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >94</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.1</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.858</td>
          <td style="text-align: center;">0.901</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">-0.176</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[4]~SynDup_1</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[474]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X113_Y98_N38</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[4]~SynDup_1</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X113_Y98_N38</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[4]~SynDup_1|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X113_Y98_N42</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.151</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|WideAnd1~0|dataa</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X113_Y98_N42</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>21</small></td>
                           <td style="text-align: right;"><small>0.237</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|WideAnd1~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X112_Y98_N51</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.172</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X112_Y98_N51</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.046</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X111_Y98_N30</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.161</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|datae</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X111_Y98_N30</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>592</small></td>
                           <td style="text-align: right;"><small>0.075</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X76_Y98_N3</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.964</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~1|datae</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X76_Y98_N3</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>521</small></td>
                           <td style="text-align: right;"><small>0.085</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~1|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X72_Y88_N25</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.410</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo:3:MIGDataWr_FIFO|\RAM_Generic:FIFO_DPRAM|Q[474]|ena</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X72_Y88_N25</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.458</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[474]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >95</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.1</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.628</td>
          <td style="text-align: center;">1.158</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">-0.149</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[0]~SynDup_8</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[352]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X112_Y98_N47</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[0]~SynDup_8</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X112_Y98_N47</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[0]~SynDup_8|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X112_Y98_N45</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|WideAnd1~1|datad</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X112_Y98_N45</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>21</small></td>
                           <td style="text-align: right;"><small>0.318</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|WideAnd1~1|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X112_Y98_N51</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.103</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|datab</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X112_Y98_N51</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.224</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X111_Y98_N30</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.161</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|datae</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X111_Y98_N30</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>592</small></td>
                           <td style="text-align: right;"><small>0.075</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X76_Y98_N3</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.964</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~1|datae</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X76_Y98_N3</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>521</small></td>
                           <td style="text-align: right;"><small>0.085</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~1|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X59_Y91_N52</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.400</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo:3:MIGDataWr_FIFO|\RAM_Generic:FIFO_DPRAM|Q[352]|ena</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X59_Y91_N52</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.456</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[352]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >96</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.1</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.628</td>
          <td style="text-align: center;">1.158</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">-0.149</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[0]~SynDup_8</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[478]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X112_Y98_N47</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[0]~SynDup_8</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X112_Y98_N47</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[0]~SynDup_8|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X112_Y98_N45</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|WideAnd1~1|datad</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X112_Y98_N45</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>21</small></td>
                           <td style="text-align: right;"><small>0.318</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|WideAnd1~1|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X112_Y98_N51</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.103</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|datab</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X112_Y98_N51</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.224</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X111_Y98_N30</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.161</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|datae</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X111_Y98_N30</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>592</small></td>
                           <td style="text-align: right;"><small>0.075</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X76_Y98_N3</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.964</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~1|datae</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X76_Y98_N3</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>521</small></td>
                           <td style="text-align: right;"><small>0.085</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~1|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X59_Y91_N58</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.400</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo:3:MIGDataWr_FIFO|\RAM_Generic:FIFO_DPRAM|Q[478]|ena</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X59_Y91_N58</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.456</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[478]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >97</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.1</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.858</td>
          <td style="text-align: center;">0.901</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">-0.176</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[4]~SynDup_1</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[269]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X113_Y98_N38</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[4]~SynDup_1</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X113_Y98_N38</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[4]~SynDup_1|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X113_Y98_N42</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.151</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|WideAnd1~0|dataa</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X113_Y98_N42</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>21</small></td>
                           <td style="text-align: right;"><small>0.237</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|WideAnd1~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X112_Y98_N51</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.172</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X112_Y98_N51</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.046</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X111_Y98_N30</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.161</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|datae</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X111_Y98_N30</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>592</small></td>
                           <td style="text-align: right;"><small>0.075</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X76_Y98_N3</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.964</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~1|datae</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X76_Y98_N3</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>521</small></td>
                           <td style="text-align: right;"><small>0.085</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~1|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X72_Y88_N22</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.410</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo:3:MIGDataWr_FIFO|\RAM_Generic:FIFO_DPRAM|Q[269]|ena</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X72_Y88_N22</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.458</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[269]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >98</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.1</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.858</td>
          <td style="text-align: center;">0.901</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">-0.176</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[4]~SynDup_1</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[266]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X113_Y98_N38</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[4]~SynDup_1</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X113_Y98_N38</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[4]~SynDup_1|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X113_Y98_N42</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.151</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|WideAnd1~0|dataa</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X113_Y98_N42</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>21</small></td>
                           <td style="text-align: right;"><small>0.237</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|WideAnd1~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X112_Y98_N51</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.172</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X112_Y98_N51</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.046</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X111_Y98_N30</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.161</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|datae</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X111_Y98_N30</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>592</small></td>
                           <td style="text-align: right;"><small>0.075</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X76_Y98_N3</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.964</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~1|datae</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X76_Y98_N3</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>521</small></td>
                           <td style="text-align: right;"><small>0.085</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~1|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X72_Y88_N49</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.410</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo:3:MIGDataWr_FIFO|\RAM_Generic:FIFO_DPRAM|Q[266]|ena</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X72_Y88_N49</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.458</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[266]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >99</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.099</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.628</td>
          <td style="text-align: center;">1.158</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">-0.148</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[0]~SynDup_8</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[350]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X112_Y98_N47</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[0]~SynDup_8</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X112_Y98_N47</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[0]~SynDup_8|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X112_Y98_N45</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|WideAnd1~1|datad</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X112_Y98_N45</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>21</small></td>
                           <td style="text-align: right;"><small>0.318</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|WideAnd1~1|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X112_Y98_N51</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.103</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|datab</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X112_Y98_N51</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.224</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X111_Y98_N30</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.161</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|datae</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X111_Y98_N30</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>592</small></td>
                           <td style="text-align: right;"><small>0.075</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X76_Y98_N3</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.964</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~1|datae</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X76_Y98_N3</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>521</small></td>
                           <td style="text-align: right;"><small>0.085</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~1|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X59_Y91_N13</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.400</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo:3:MIGDataWr_FIFO|\RAM_Generic:FIFO_DPRAM|Q[350]|ena</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X59_Y91_N13</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.456</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[350]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >100</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.099</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.628</td>
          <td style="text-align: center;">1.158</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">-0.148</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[0]~SynDup_8</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[351]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X112_Y98_N47</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[0]~SynDup_8</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X112_Y98_N47</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[0]~SynDup_8|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X112_Y98_N45</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|WideAnd1~1|datad</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X112_Y98_N45</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>21</small></td>
                           <td style="text-align: right;"><small>0.318</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|WideAnd1~1|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X112_Y98_N51</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.103</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|datab</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X112_Y98_N51</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.224</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X111_Y98_N30</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.161</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|datae</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X111_Y98_N30</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>592</small></td>
                           <td style="text-align: right;"><small>0.075</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X76_Y98_N3</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.964</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~1|datae</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X76_Y98_N3</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>521</small></td>
                           <td style="text-align: right;"><small>0.085</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~1|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X59_Y91_N19</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.400</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo:3:MIGDataWr_FIFO|\RAM_Generic:FIFO_DPRAM|Q[351]|ena</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X59_Y91_N19</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.456</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[351]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >101</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.099</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.824</td>
          <td style="text-align: center;">1.148</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">-0.015</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[1]~SynDup_1</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[270]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X112_Y98_N28</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[1]~SynDup_1</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X112_Y98_N28</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[1]~SynDup_1|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X112_Y98_N45</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.254</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|WideAnd1~1|datac</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X112_Y98_N45</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>21</small></td>
                           <td style="text-align: right;"><small>0.153</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|WideAnd1~1|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X112_Y98_N51</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.103</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|datab</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X112_Y98_N51</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.224</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X111_Y98_N30</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.161</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|datae</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X111_Y98_N30</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>592</small></td>
                           <td style="text-align: right;"><small>0.075</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X76_Y98_N3</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.964</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~1|datae</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X76_Y98_N3</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>521</small></td>
                           <td style="text-align: right;"><small>0.085</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~1|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X64_Y92_N41</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.342</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo:3:MIGDataWr_FIFO|\RAM_Generic:FIFO_DPRAM|Q[270]|ena</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X64_Y92_N41</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.611</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[270]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >102</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.098</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.824</td>
          <td style="text-align: center;">1.135</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">-0.027</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[1]~SynDup_1</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[275]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X112_Y98_N28</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[1]~SynDup_1</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X112_Y98_N28</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[1]~SynDup_1|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X112_Y98_N45</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.254</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|WideAnd1~1|datac</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X112_Y98_N45</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>21</small></td>
                           <td style="text-align: right;"><small>0.153</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|WideAnd1~1|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X112_Y98_N51</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.103</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|datab</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X112_Y98_N51</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.224</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X111_Y98_N30</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.161</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|datae</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X111_Y98_N30</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>592</small></td>
                           <td style="text-align: right;"><small>0.075</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X76_Y98_N3</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.964</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~1|datae</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X76_Y98_N3</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>521</small></td>
                           <td style="text-align: right;"><small>0.085</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~1|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X64_Y92_N43</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.342</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo:3:MIGDataWr_FIFO|\RAM_Generic:FIFO_DPRAM|Q[275]|ena</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X64_Y92_N43</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.598</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[275]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >103</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.097</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.794</td>
          <td style="text-align: center;">0.988</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">-0.15</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q3</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[352]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X112_Y98_N26</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q3</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X112_Y98_N26</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q3|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X112_Y98_N54</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.172</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|dataa</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X112_Y98_N54</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>3</small></td>
                           <td style="text-align: right;"><small>0.236</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X112_Y98_N51</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.097</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|datac</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X112_Y98_N51</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.136</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X111_Y98_N30</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.161</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|datae</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X111_Y98_N30</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>592</small></td>
                           <td style="text-align: right;"><small>0.075</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X76_Y98_N3</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.964</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~1|datae</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X76_Y98_N3</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>521</small></td>
                           <td style="text-align: right;"><small>0.085</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~1|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X59_Y91_N52</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.400</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo:3:MIGDataWr_FIFO|\RAM_Generic:FIFO_DPRAM|Q[352]|ena</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X59_Y91_N52</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.456</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[352]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >104</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.097</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.794</td>
          <td style="text-align: center;">0.988</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">-0.15</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q3</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[478]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X112_Y98_N26</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q3</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X112_Y98_N26</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q3|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X112_Y98_N54</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.172</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|dataa</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X112_Y98_N54</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>3</small></td>
                           <td style="text-align: right;"><small>0.236</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X112_Y98_N51</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.097</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|datac</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X112_Y98_N51</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.136</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X111_Y98_N30</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.161</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|datae</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X111_Y98_N30</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>592</small></td>
                           <td style="text-align: right;"><small>0.075</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X76_Y98_N3</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.964</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~1|datae</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X76_Y98_N3</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>521</small></td>
                           <td style="text-align: right;"><small>0.085</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~1|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X59_Y91_N58</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.400</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo:3:MIGDataWr_FIFO|\RAM_Generic:FIFO_DPRAM|Q[478]|ena</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X59_Y91_N58</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.456</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[478]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >105</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.096</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.794</td>
          <td style="text-align: center;">0.988</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">-0.149</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q3</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[350]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X112_Y98_N26</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q3</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X112_Y98_N26</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q3|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X112_Y98_N54</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.172</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|dataa</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X112_Y98_N54</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>3</small></td>
                           <td style="text-align: right;"><small>0.236</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X112_Y98_N51</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.097</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|datac</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X112_Y98_N51</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.136</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X111_Y98_N30</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.161</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|datae</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X111_Y98_N30</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>592</small></td>
                           <td style="text-align: right;"><small>0.075</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X76_Y98_N3</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.964</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~1|datae</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X76_Y98_N3</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>521</small></td>
                           <td style="text-align: right;"><small>0.085</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~1|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X59_Y91_N13</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.400</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo:3:MIGDataWr_FIFO|\RAM_Generic:FIFO_DPRAM|Q[350]|ena</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X59_Y91_N13</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.456</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[350]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >106</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.096</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.794</td>
          <td style="text-align: center;">0.988</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">-0.149</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q3</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[351]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X112_Y98_N26</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q3</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X112_Y98_N26</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q3|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X112_Y98_N54</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.172</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|dataa</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X112_Y98_N54</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>3</small></td>
                           <td style="text-align: right;"><small>0.236</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X112_Y98_N51</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.097</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|datac</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X112_Y98_N51</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.136</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X111_Y98_N30</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.161</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|datae</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X111_Y98_N30</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>592</small></td>
                           <td style="text-align: right;"><small>0.075</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X76_Y98_N3</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.964</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~1|datae</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X76_Y98_N3</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>521</small></td>
                           <td style="text-align: right;"><small>0.085</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~1|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X59_Y91_N19</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.400</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo:3:MIGDataWr_FIFO|\RAM_Generic:FIFO_DPRAM|Q[351]|ena</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X59_Y91_N19</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.456</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[351]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >107</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.092</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.888</td>
          <td style="text-align: center;">0.883</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">-0.156</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|split_read</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[259]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X112_Y98_N19</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|split_read</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X112_Y98_N19</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|split_read|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X112_Y98_N9</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.218</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|int_queue_full~0|datad</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X112_Y98_N9</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>3</small></td>
                           <td style="text-align: right;"><small>0.114</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|int_queue_full~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X112_Y98_N51</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.135</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|datad</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X112_Y98_N51</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.140</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X111_Y98_N30</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.161</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|datae</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X111_Y98_N30</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>592</small></td>
                           <td style="text-align: right;"><small>0.075</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X76_Y98_N3</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.964</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~1|datae</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X76_Y98_N3</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>521</small></td>
                           <td style="text-align: right;"><small>0.085</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~1|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X72_Y88_N17</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.410</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo:3:MIGDataWr_FIFO|\RAM_Generic:FIFO_DPRAM|Q[259]|ena</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X72_Y88_N17</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.469</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[259]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >108</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.092</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.888</td>
          <td style="text-align: center;">0.887</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">-0.152</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|split_read</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[258]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X112_Y98_N19</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|split_read</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X112_Y98_N19</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|split_read|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X112_Y98_N9</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.218</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|int_queue_full~0|datad</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X112_Y98_N9</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>3</small></td>
                           <td style="text-align: right;"><small>0.114</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|int_queue_full~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X112_Y98_N51</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.135</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|datad</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X112_Y98_N51</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.140</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X111_Y98_N30</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.161</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|datae</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X111_Y98_N30</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>592</small></td>
                           <td style="text-align: right;"><small>0.075</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X76_Y98_N3</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.964</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~1|datae</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X76_Y98_N3</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>521</small></td>
                           <td style="text-align: right;"><small>0.085</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~1|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X72_Y88_N14</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.410</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo:3:MIGDataWr_FIFO|\RAM_Generic:FIFO_DPRAM|Q[258]|ena</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X72_Y88_N14</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.473</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[258]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >109</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.092</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.888</td>
          <td style="text-align: center;">0.883</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">-0.156</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|split_read</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[260]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X112_Y98_N19</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|split_read</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X112_Y98_N19</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|split_read|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X112_Y98_N9</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.218</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|int_queue_full~0|datad</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X112_Y98_N9</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>3</small></td>
                           <td style="text-align: right;"><small>0.114</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|int_queue_full~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X112_Y98_N51</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.135</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|datad</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X112_Y98_N51</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.140</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X111_Y98_N30</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.161</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|datae</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X111_Y98_N30</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>592</small></td>
                           <td style="text-align: right;"><small>0.075</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X76_Y98_N3</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.964</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~1|datae</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X76_Y98_N3</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>521</small></td>
                           <td style="text-align: right;"><small>0.085</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~1|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X72_Y88_N44</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.410</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo:3:MIGDataWr_FIFO|\RAM_Generic:FIFO_DPRAM|Q[260]|ena</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X72_Y88_N44</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.469</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[260]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >110</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.092</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.888</td>
          <td style="text-align: center;">0.883</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">-0.156</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|split_read</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[264]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X112_Y98_N19</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|split_read</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X112_Y98_N19</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|split_read|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X112_Y98_N9</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.218</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|int_queue_full~0|datad</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X112_Y98_N9</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>3</small></td>
                           <td style="text-align: right;"><small>0.114</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|int_queue_full~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X112_Y98_N51</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.135</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|datad</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X112_Y98_N51</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.140</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X111_Y98_N30</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.161</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|datae</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X111_Y98_N30</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>592</small></td>
                           <td style="text-align: right;"><small>0.075</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X76_Y98_N3</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.964</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~1|datae</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X76_Y98_N3</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>521</small></td>
                           <td style="text-align: right;"><small>0.085</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~1|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X72_Y88_N53</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.410</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo:3:MIGDataWr_FIFO|\RAM_Generic:FIFO_DPRAM|Q[264]|ena</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X72_Y88_N53</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.469</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[264]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >111</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.092</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.888</td>
          <td style="text-align: center;">0.883</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">-0.156</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|split_read</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[261]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X112_Y98_N19</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|split_read</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X112_Y98_N19</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|split_read|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X112_Y98_N9</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.218</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|int_queue_full~0|datad</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X112_Y98_N9</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>3</small></td>
                           <td style="text-align: right;"><small>0.114</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|int_queue_full~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X112_Y98_N51</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.135</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|datad</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X112_Y98_N51</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.140</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X111_Y98_N30</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.161</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|datae</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X111_Y98_N30</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>592</small></td>
                           <td style="text-align: right;"><small>0.075</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X76_Y98_N3</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.964</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~1|datae</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X76_Y98_N3</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>521</small></td>
                           <td style="text-align: right;"><small>0.085</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~1|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X72_Y88_N47</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.410</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo:3:MIGDataWr_FIFO|\RAM_Generic:FIFO_DPRAM|Q[261]|ena</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X72_Y88_N47</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.469</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[261]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >112</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.091</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.888</td>
          <td style="text-align: center;">0.872</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">-0.166</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|split_read</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[474]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X112_Y98_N19</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|split_read</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X112_Y98_N19</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|split_read|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X112_Y98_N9</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.218</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|int_queue_full~0|datad</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X112_Y98_N9</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>3</small></td>
                           <td style="text-align: right;"><small>0.114</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|int_queue_full~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X112_Y98_N51</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.135</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|datad</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X112_Y98_N51</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.140</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X111_Y98_N30</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.161</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|datae</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X111_Y98_N30</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>592</small></td>
                           <td style="text-align: right;"><small>0.075</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X76_Y98_N3</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.964</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~1|datae</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X76_Y98_N3</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>521</small></td>
                           <td style="text-align: right;"><small>0.085</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~1|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X72_Y88_N25</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.410</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo:3:MIGDataWr_FIFO|\RAM_Generic:FIFO_DPRAM|Q[474]|ena</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X72_Y88_N25</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.458</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[474]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >113</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.091</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.888</td>
          <td style="text-align: center;">0.872</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">-0.166</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|split_read</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[269]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X112_Y98_N19</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|split_read</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X112_Y98_N19</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|split_read|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X112_Y98_N9</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.218</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|int_queue_full~0|datad</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X112_Y98_N9</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>3</small></td>
                           <td style="text-align: right;"><small>0.114</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|int_queue_full~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X112_Y98_N51</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.135</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|datad</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X112_Y98_N51</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.140</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X111_Y98_N30</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.161</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|datae</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X111_Y98_N30</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>592</small></td>
                           <td style="text-align: right;"><small>0.075</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X76_Y98_N3</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.964</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~1|datae</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X76_Y98_N3</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>521</small></td>
                           <td style="text-align: right;"><small>0.085</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~1|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X72_Y88_N22</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.410</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo:3:MIGDataWr_FIFO|\RAM_Generic:FIFO_DPRAM|Q[269]|ena</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X72_Y88_N22</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.458</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[269]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >114</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.091</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.888</td>
          <td style="text-align: center;">0.872</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">-0.166</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|split_read</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[266]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X112_Y98_N19</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|split_read</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X112_Y98_N19</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|split_read|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X112_Y98_N9</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.218</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|int_queue_full~0|datad</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X112_Y98_N9</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>3</small></td>
                           <td style="text-align: right;"><small>0.114</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|int_queue_full~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X112_Y98_N51</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.135</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|datad</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X112_Y98_N51</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.140</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X111_Y98_N30</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.161</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|datae</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X111_Y98_N30</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>592</small></td>
                           <td style="text-align: right;"><small>0.075</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X76_Y98_N3</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.964</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~1|datae</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X76_Y98_N3</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>521</small></td>
                           <td style="text-align: right;"><small>0.085</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~1|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X72_Y88_N49</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.410</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo:3:MIGDataWr_FIFO|\RAM_Generic:FIFO_DPRAM|Q[266]|ena</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X72_Y88_N49</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.458</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[266]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >115</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.089</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.634</td>
          <td style="text-align: center;">1.171</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">-0.119</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[0]~SynDup_8</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[293]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X112_Y98_N47</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[0]~SynDup_8</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X112_Y98_N47</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[0]~SynDup_8|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X112_Y98_N45</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|WideAnd1~1|datad</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X112_Y98_N45</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>21</small></td>
                           <td style="text-align: right;"><small>0.318</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|WideAnd1~1|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X112_Y98_N51</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.103</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|datab</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X112_Y98_N51</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.224</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X111_Y98_N30</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.161</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|datae</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X111_Y98_N30</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>592</small></td>
                           <td style="text-align: right;"><small>0.075</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X76_Y98_N3</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.964</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~1|datae</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X76_Y98_N3</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>521</small></td>
                           <td style="text-align: right;"><small>0.085</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~1|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X59_Y92_N38</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.406</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo:3:MIGDataWr_FIFO|\RAM_Generic:FIFO_DPRAM|Q[293]|ena</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X59_Y92_N38</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.469</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[293]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >116</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.089</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.802</td>
          <td style="text-align: center;">1.145</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">-0.03</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q4</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[270]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X112_Y98_N14</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q4</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X112_Y98_N14</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>4</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q4|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X112_Y98_N54</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.238</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|datab</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X112_Y98_N54</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>3</small></td>
                           <td style="text-align: right;"><small>0.238</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X112_Y98_N51</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.097</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|datac</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X112_Y98_N51</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.136</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X111_Y98_N30</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.161</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|datae</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X111_Y98_N30</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>592</small></td>
                           <td style="text-align: right;"><small>0.075</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X76_Y98_N3</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.964</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~1|datae</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X76_Y98_N3</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>521</small></td>
                           <td style="text-align: right;"><small>0.085</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~1|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X64_Y92_N41</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.342</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo:3:MIGDataWr_FIFO|\RAM_Generic:FIFO_DPRAM|Q[270]|ena</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X64_Y92_N41</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.611</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[270]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >117</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.088</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.802</td>
          <td style="text-align: center;">1.132</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">-0.042</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q4</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[275]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X112_Y98_N14</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q4</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X112_Y98_N14</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>4</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q4|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X112_Y98_N54</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.238</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|datab</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X112_Y98_N54</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>3</small></td>
                           <td style="text-align: right;"><small>0.238</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X112_Y98_N51</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.097</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|datac</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X112_Y98_N51</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.136</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X111_Y98_N30</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.161</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|datae</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X111_Y98_N30</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>592</small></td>
                           <td style="text-align: right;"><small>0.075</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X76_Y98_N3</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.964</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~1|datae</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X76_Y98_N3</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>521</small></td>
                           <td style="text-align: right;"><small>0.085</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~1|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X64_Y92_N43</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.342</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo:3:MIGDataWr_FIFO|\RAM_Generic:FIFO_DPRAM|Q[275]|ena</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X64_Y92_N43</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.598</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[275]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >118</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.088</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.761</td>
          <td style="text-align: center;">1.01</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">-0.152</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[1]~SynDup_1</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[8]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X112_Y98_N28</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[1]~SynDup_1</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X112_Y98_N28</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[1]~SynDup_1|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X112_Y98_N45</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.254</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|WideAnd1~1|datac</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X112_Y98_N45</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>21</small></td>
                           <td style="text-align: right;"><small>0.153</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|WideAnd1~1|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X112_Y98_N51</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.103</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|datab</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X112_Y98_N51</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.224</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X111_Y98_N30</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.161</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|datae</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X111_Y98_N30</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>592</small></td>
                           <td style="text-align: right;"><small>0.075</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X76_Y98_N3</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.964</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~1|datae</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X76_Y98_N3</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>521</small></td>
                           <td style="text-align: right;"><small>0.085</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~1|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X74_Y87_N26</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.279</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo:3:MIGDataWr_FIFO|\RAM_Generic:FIFO_DPRAM|Q[8]|ena</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X74_Y87_N26</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.473</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[8]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >119</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.088</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.761</td>
          <td style="text-align: center;">1.006</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">-0.156</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[1]~SynDup_1</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[20]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X112_Y98_N28</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[1]~SynDup_1</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X112_Y98_N28</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[1]~SynDup_1|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X112_Y98_N45</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.254</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|WideAnd1~1|datac</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X112_Y98_N45</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>21</small></td>
                           <td style="text-align: right;"><small>0.153</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|WideAnd1~1|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X112_Y98_N51</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.103</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|datab</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X112_Y98_N51</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.224</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X111_Y98_N30</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.161</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|datae</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X111_Y98_N30</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>592</small></td>
                           <td style="text-align: right;"><small>0.075</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X76_Y98_N3</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.964</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~1|datae</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X76_Y98_N3</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>521</small></td>
                           <td style="text-align: right;"><small>0.085</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~1|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X74_Y87_N44</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.279</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo:3:MIGDataWr_FIFO|\RAM_Generic:FIFO_DPRAM|Q[20]|ena</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X74_Y87_N44</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.469</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[20]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >120</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.088</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.761</td>
          <td style="text-align: center;">1.006</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">-0.156</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[1]~SynDup_1</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[17]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X112_Y98_N28</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[1]~SynDup_1</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X112_Y98_N28</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[1]~SynDup_1|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X112_Y98_N45</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.254</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|WideAnd1~1|datac</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X112_Y98_N45</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>21</small></td>
                           <td style="text-align: right;"><small>0.153</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|WideAnd1~1|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X112_Y98_N51</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.103</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|datab</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X112_Y98_N51</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.224</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X111_Y98_N30</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.161</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|datae</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X111_Y98_N30</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>592</small></td>
                           <td style="text-align: right;"><small>0.075</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X76_Y98_N3</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.964</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~1|datae</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X76_Y98_N3</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>521</small></td>
                           <td style="text-align: right;"><small>0.085</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~1|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X74_Y87_N38</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.279</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo:3:MIGDataWr_FIFO|\RAM_Generic:FIFO_DPRAM|Q[17]|ena</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X74_Y87_N38</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.469</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[17]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >121</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.088</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.634</td>
          <td style="text-align: center;">1.16</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">-0.129</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[0]~SynDup_8</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[291]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X112_Y98_N47</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[0]~SynDup_8</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X112_Y98_N47</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[0]~SynDup_8|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X112_Y98_N45</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|WideAnd1~1|datad</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X112_Y98_N45</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>21</small></td>
                           <td style="text-align: right;"><small>0.318</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|WideAnd1~1|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X112_Y98_N51</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.103</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|datab</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X112_Y98_N51</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.224</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X111_Y98_N30</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.161</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|datae</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X111_Y98_N30</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>592</small></td>
                           <td style="text-align: right;"><small>0.075</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X76_Y98_N3</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.964</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~1|datae</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X76_Y98_N3</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>521</small></td>
                           <td style="text-align: right;"><small>0.085</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~1|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X59_Y92_N22</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.406</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo:3:MIGDataWr_FIFO|\RAM_Generic:FIFO_DPRAM|Q[291]|ena</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X59_Y92_N22</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.458</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[291]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >122</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.088</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.761</td>
          <td style="text-align: center;">1.006</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">-0.156</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[1]~SynDup_1</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[263]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X112_Y98_N28</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[1]~SynDup_1</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X112_Y98_N28</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[1]~SynDup_1|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X112_Y98_N45</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.254</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|WideAnd1~1|datac</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X112_Y98_N45</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>21</small></td>
                           <td style="text-align: right;"><small>0.153</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|WideAnd1~1|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X112_Y98_N51</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.103</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|datab</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X112_Y98_N51</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.224</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X111_Y98_N30</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.161</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|datae</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X111_Y98_N30</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>592</small></td>
                           <td style="text-align: right;"><small>0.075</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X76_Y98_N3</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.964</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~1|datae</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X76_Y98_N3</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>521</small></td>
                           <td style="text-align: right;"><small>0.085</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~1|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X74_Y87_N8</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.279</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo:3:MIGDataWr_FIFO|\RAM_Generic:FIFO_DPRAM|Q[263]|ena</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X74_Y87_N8</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.469</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[263]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >123</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.087</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.761</td>
          <td style="text-align: center;">0.995</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">-0.166</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[1]~SynDup_1</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[14]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X112_Y98_N28</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[1]~SynDup_1</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X112_Y98_N28</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[1]~SynDup_1|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X112_Y98_N45</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.254</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|WideAnd1~1|datac</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X112_Y98_N45</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>21</small></td>
                           <td style="text-align: right;"><small>0.153</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|WideAnd1~1|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X112_Y98_N51</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.103</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|datab</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X112_Y98_N51</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.224</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X111_Y98_N30</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.161</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|datae</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X111_Y98_N30</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>592</small></td>
                           <td style="text-align: right;"><small>0.075</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X76_Y98_N3</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.964</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~1|datae</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X76_Y98_N3</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>521</small></td>
                           <td style="text-align: right;"><small>0.085</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~1|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X74_Y87_N58</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.279</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo:3:MIGDataWr_FIFO|\RAM_Generic:FIFO_DPRAM|Q[14]|ena</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X74_Y87_N58</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.458</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[14]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >124</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.087</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.761</td>
          <td style="text-align: center;">0.995</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">-0.166</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[1]~SynDup_1</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[9]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X112_Y98_N28</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[1]~SynDup_1</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X112_Y98_N28</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[1]~SynDup_1|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X112_Y98_N45</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.254</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|WideAnd1~1|datac</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X112_Y98_N45</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>21</small></td>
                           <td style="text-align: right;"><small>0.153</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|WideAnd1~1|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X112_Y98_N51</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.103</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|datab</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X112_Y98_N51</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.224</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X111_Y98_N30</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.161</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|datae</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X111_Y98_N30</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>592</small></td>
                           <td style="text-align: right;"><small>0.075</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X76_Y98_N3</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.964</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~1|datae</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X76_Y98_N3</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>521</small></td>
                           <td style="text-align: right;"><small>0.085</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~1|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X74_Y87_N16</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.279</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo:3:MIGDataWr_FIFO|\RAM_Generic:FIFO_DPRAM|Q[9]|ena</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X74_Y87_N16</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.458</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[9]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >125</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.087</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.761</td>
          <td style="text-align: center;">0.995</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">-0.166</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[1]~SynDup_1</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[10]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X112_Y98_N28</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[1]~SynDup_1</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X112_Y98_N28</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[1]~SynDup_1|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X112_Y98_N45</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.254</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|WideAnd1~1|datac</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X112_Y98_N45</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>21</small></td>
                           <td style="text-align: right;"><small>0.153</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|WideAnd1~1|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X112_Y98_N51</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.103</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|datab</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X112_Y98_N51</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.224</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X111_Y98_N30</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.161</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|datae</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X111_Y98_N30</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>592</small></td>
                           <td style="text-align: right;"><small>0.075</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X76_Y98_N3</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.964</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~1|datae</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X76_Y98_N3</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>521</small></td>
                           <td style="text-align: right;"><small>0.085</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~1|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X74_Y87_N55</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.279</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo:3:MIGDataWr_FIFO|\RAM_Generic:FIFO_DPRAM|Q[10]|ena</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X74_Y87_N55</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.458</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[10]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >126</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.087</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.761</td>
          <td style="text-align: center;">0.995</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">-0.166</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[1]~SynDup_1</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[13]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X112_Y98_N28</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[1]~SynDup_1</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X112_Y98_N28</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[1]~SynDup_1|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X112_Y98_N45</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.254</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|WideAnd1~1|datac</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X112_Y98_N45</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>21</small></td>
                           <td style="text-align: right;"><small>0.153</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|WideAnd1~1|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X112_Y98_N51</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.103</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|datab</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X112_Y98_N51</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.224</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X111_Y98_N30</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.161</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|datae</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X111_Y98_N30</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>592</small></td>
                           <td style="text-align: right;"><small>0.075</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X76_Y98_N3</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.964</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~1|datae</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X76_Y98_N3</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>521</small></td>
                           <td style="text-align: right;"><small>0.085</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~1|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X74_Y87_N40</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.279</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo:3:MIGDataWr_FIFO|\RAM_Generic:FIFO_DPRAM|Q[13]|ena</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X74_Y87_N40</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.458</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[13]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >127</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.087</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.761</td>
          <td style="text-align: center;">0.995</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">-0.166</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[1]~SynDup_1</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[4]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X112_Y98_N28</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[1]~SynDup_1</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X112_Y98_N28</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[1]~SynDup_1|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X112_Y98_N45</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.254</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|WideAnd1~1|datac</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X112_Y98_N45</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>21</small></td>
                           <td style="text-align: right;"><small>0.153</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|WideAnd1~1|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X112_Y98_N51</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.103</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|datab</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X112_Y98_N51</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.224</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X111_Y98_N30</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.161</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|datae</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X111_Y98_N30</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>592</small></td>
                           <td style="text-align: right;"><small>0.075</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X76_Y98_N3</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.964</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~1|datae</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X76_Y98_N3</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>521</small></td>
                           <td style="text-align: right;"><small>0.085</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~1|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X74_Y87_N10</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.279</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo:3:MIGDataWr_FIFO|\RAM_Generic:FIFO_DPRAM|Q[4]|ena</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X74_Y87_N10</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.458</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[4]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >128</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.087</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.761</td>
          <td style="text-align: center;">0.995</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">-0.166</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[1]~SynDup_1</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[6]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X112_Y98_N28</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[1]~SynDup_1</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X112_Y98_N28</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[1]~SynDup_1|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X112_Y98_N45</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.254</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|WideAnd1~1|datac</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X112_Y98_N45</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>21</small></td>
                           <td style="text-align: right;"><small>0.153</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|WideAnd1~1|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X112_Y98_N51</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.103</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|datab</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X112_Y98_N51</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.224</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X111_Y98_N30</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.161</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|datae</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X111_Y98_N30</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>592</small></td>
                           <td style="text-align: right;"><small>0.075</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X76_Y98_N3</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.964</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~1|datae</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X76_Y98_N3</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>521</small></td>
                           <td style="text-align: right;"><small>0.085</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~1|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X74_Y87_N1</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.279</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo:3:MIGDataWr_FIFO|\RAM_Generic:FIFO_DPRAM|Q[6]|ena</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X74_Y87_N1</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.458</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[6]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >129</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.087</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.761</td>
          <td style="text-align: center;">0.995</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">-0.166</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[1]~SynDup_1</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[3]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X112_Y98_N28</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[1]~SynDup_1</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X112_Y98_N28</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[1]~SynDup_1|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X112_Y98_N45</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.254</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|WideAnd1~1|datac</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X112_Y98_N45</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>21</small></td>
                           <td style="text-align: right;"><small>0.153</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|WideAnd1~1|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X112_Y98_N51</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.103</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|datab</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X112_Y98_N51</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.224</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X111_Y98_N30</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.161</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|datae</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X111_Y98_N30</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>592</small></td>
                           <td style="text-align: right;"><small>0.075</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X76_Y98_N3</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.964</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~1|datae</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X76_Y98_N3</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>521</small></td>
                           <td style="text-align: right;"><small>0.085</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~1|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X74_Y87_N4</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.279</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo:3:MIGDataWr_FIFO|\RAM_Generic:FIFO_DPRAM|Q[3]|ena</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X74_Y87_N4</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.458</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[3]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >130</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.087</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.761</td>
          <td style="text-align: center;">0.995</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">-0.166</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[1]~SynDup_1</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[7]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X112_Y98_N28</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[1]~SynDup_1</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X112_Y98_N28</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[1]~SynDup_1|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X112_Y98_N45</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.254</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|WideAnd1~1|datac</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X112_Y98_N45</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>21</small></td>
                           <td style="text-align: right;"><small>0.153</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|WideAnd1~1|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X112_Y98_N51</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.103</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|datab</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X112_Y98_N51</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.224</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X111_Y98_N30</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.161</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|datae</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X111_Y98_N30</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>592</small></td>
                           <td style="text-align: right;"><small>0.075</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X76_Y98_N3</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.964</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~1|datae</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X76_Y98_N3</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>521</small></td>
                           <td style="text-align: right;"><small>0.085</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~1|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X74_Y87_N46</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.279</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo:3:MIGDataWr_FIFO|\RAM_Generic:FIFO_DPRAM|Q[7]|ena</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X74_Y87_N46</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.458</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[7]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >131</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.087</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.761</td>
          <td style="text-align: center;">0.995</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">-0.166</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[1]~SynDup_1</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[5]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X112_Y98_N28</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[1]~SynDup_1</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X112_Y98_N28</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[1]~SynDup_1|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X112_Y98_N45</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.254</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|WideAnd1~1|datac</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X112_Y98_N45</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>21</small></td>
                           <td style="text-align: right;"><small>0.153</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|WideAnd1~1|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X112_Y98_N51</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.103</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|datab</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X112_Y98_N51</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.224</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X111_Y98_N30</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.161</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|datae</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X111_Y98_N30</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>592</small></td>
                           <td style="text-align: right;"><small>0.075</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X76_Y98_N3</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.964</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~1|datae</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X76_Y98_N3</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>521</small></td>
                           <td style="text-align: right;"><small>0.085</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~1|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X74_Y87_N13</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.279</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo:3:MIGDataWr_FIFO|\RAM_Generic:FIFO_DPRAM|Q[5]|ena</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X74_Y87_N13</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.458</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[5]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >132</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.086</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.8</td>
          <td style="text-align: center;">1.001</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">-0.12</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q3</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[293]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X112_Y98_N26</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q3</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X112_Y98_N26</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q3|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X112_Y98_N54</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.172</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|dataa</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X112_Y98_N54</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>3</small></td>
                           <td style="text-align: right;"><small>0.236</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X112_Y98_N51</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.097</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|datac</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X112_Y98_N51</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.136</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X111_Y98_N30</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.161</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|datae</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X111_Y98_N30</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>592</small></td>
                           <td style="text-align: right;"><small>0.075</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X76_Y98_N3</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.964</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~1|datae</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X76_Y98_N3</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>521</small></td>
                           <td style="text-align: right;"><small>0.085</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~1|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X59_Y92_N38</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.406</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo:3:MIGDataWr_FIFO|\RAM_Generic:FIFO_DPRAM|Q[293]|ena</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X59_Y92_N38</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.469</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[293]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >133</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.085</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.8</td>
          <td style="text-align: center;">0.99</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">-0.13</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q3</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[291]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X112_Y98_N26</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q3</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X112_Y98_N26</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q3|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X112_Y98_N54</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.172</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|dataa</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X112_Y98_N54</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>3</small></td>
                           <td style="text-align: right;"><small>0.236</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X112_Y98_N51</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.097</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|datac</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X112_Y98_N51</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.136</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X111_Y98_N30</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.161</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|datae</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X111_Y98_N30</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>592</small></td>
                           <td style="text-align: right;"><small>0.075</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X76_Y98_N3</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.964</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~1|datae</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X76_Y98_N3</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>521</small></td>
                           <td style="text-align: right;"><small>0.085</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~1|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X59_Y92_N22</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.406</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo:3:MIGDataWr_FIFO|\RAM_Generic:FIFO_DPRAM|Q[291]|ena</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X59_Y92_N22</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.458</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[291]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >134</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.083</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.601</td>
          <td style="text-align: center;">1.313</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">-0.057</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[0]~SynDup_8</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[330]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X112_Y98_N47</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[0]~SynDup_8</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X112_Y98_N47</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[0]~SynDup_8|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X112_Y98_N45</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|WideAnd1~1|datad</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X112_Y98_N45</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>21</small></td>
                           <td style="text-align: right;"><small>0.318</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|WideAnd1~1|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X112_Y98_N51</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.103</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|datab</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X112_Y98_N51</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.224</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X111_Y98_N30</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.161</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|datae</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X111_Y98_N30</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>592</small></td>
                           <td style="text-align: right;"><small>0.075</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X76_Y98_N3</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.964</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~1|datae</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X76_Y98_N3</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>521</small></td>
                           <td style="text-align: right;"><small>0.085</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~1|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X64_Y91_N35</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.373</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo:3:MIGDataWr_FIFO|\RAM_Generic:FIFO_DPRAM|Q[330]|ena</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X64_Y91_N35</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.611</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[330]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >135</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.082</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.834</td>
          <td style="text-align: center;">0.919</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">-0.164</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[2]~SynDup_1</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[11]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X113_Y98_N53</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[2]~SynDup_1</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X113_Y98_N53</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[2]~SynDup_1|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X113_Y98_N42</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.150</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|WideAnd1~0|datab</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X113_Y98_N42</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>21</small></td>
                           <td style="text-align: right;"><small>0.240</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|WideAnd1~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X112_Y98_N51</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.172</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X112_Y98_N51</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.046</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X111_Y98_N30</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.161</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|datae</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X111_Y98_N30</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>592</small></td>
                           <td style="text-align: right;"><small>0.075</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X76_Y98_N3</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.964</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~1|datae</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X76_Y98_N3</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>521</small></td>
                           <td style="text-align: right;"><small>0.085</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~1|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X72_Y87_N17</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.387</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo:3:MIGDataWr_FIFO|\RAM_Generic:FIFO_DPRAM|Q[11]|ena</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X72_Y87_N17</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.473</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[11]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >136</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.082</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.834</td>
          <td style="text-align: center;">0.915</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">-0.168</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[2]~SynDup_1</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[16]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X113_Y98_N53</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[2]~SynDup_1</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X113_Y98_N53</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[2]~SynDup_1|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X113_Y98_N42</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.150</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|WideAnd1~0|datab</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X113_Y98_N42</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>21</small></td>
                           <td style="text-align: right;"><small>0.240</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|WideAnd1~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X112_Y98_N51</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.172</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X112_Y98_N51</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.046</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X111_Y98_N30</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.161</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|datae</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X111_Y98_N30</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>592</small></td>
                           <td style="text-align: right;"><small>0.075</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X76_Y98_N3</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.964</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~1|datae</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X76_Y98_N3</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>521</small></td>
                           <td style="text-align: right;"><small>0.085</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~1|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X72_Y87_N29</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.387</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo:3:MIGDataWr_FIFO|\RAM_Generic:FIFO_DPRAM|Q[16]|ena</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X72_Y87_N29</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.469</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[16]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >137</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.082</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.834</td>
          <td style="text-align: center;">0.915</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">-0.168</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[2]~SynDup_1</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[499]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X113_Y98_N53</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[2]~SynDup_1</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X113_Y98_N53</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[2]~SynDup_1|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X113_Y98_N42</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.150</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|WideAnd1~0|datab</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X113_Y98_N42</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>21</small></td>
                           <td style="text-align: right;"><small>0.240</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|WideAnd1~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X112_Y98_N51</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.172</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X112_Y98_N51</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.046</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X111_Y98_N30</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.161</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|datae</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X111_Y98_N30</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>592</small></td>
                           <td style="text-align: right;"><small>0.075</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X76_Y98_N3</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.964</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~1|datae</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X76_Y98_N3</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>521</small></td>
                           <td style="text-align: right;"><small>0.085</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~1|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X72_Y87_N56</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.387</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo:3:MIGDataWr_FIFO|\RAM_Generic:FIFO_DPRAM|Q[499]|ena</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X72_Y87_N56</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.469</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[499]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >138</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.081</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.834</td>
          <td style="text-align: center;">0.904</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">-0.178</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[2]~SynDup_1</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[12]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X113_Y98_N53</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[2]~SynDup_1</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X113_Y98_N53</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[2]~SynDup_1|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X113_Y98_N42</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.150</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|WideAnd1~0|datab</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X113_Y98_N42</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>21</small></td>
                           <td style="text-align: right;"><small>0.240</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|WideAnd1~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X112_Y98_N51</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.172</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X112_Y98_N51</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.046</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X111_Y98_N30</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.161</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|datae</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X111_Y98_N30</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>592</small></td>
                           <td style="text-align: right;"><small>0.075</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X76_Y98_N3</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.964</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~1|datae</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X76_Y98_N3</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>521</small></td>
                           <td style="text-align: right;"><small>0.085</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~1|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X72_Y87_N46</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.387</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo:3:MIGDataWr_FIFO|\RAM_Generic:FIFO_DPRAM|Q[12]|ena</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X72_Y87_N46</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.458</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[12]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >139</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.081</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.834</td>
          <td style="text-align: center;">0.904</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">-0.178</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[2]~SynDup_1</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[493]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X113_Y98_N53</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[2]~SynDup_1</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X113_Y98_N53</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[2]~SynDup_1|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X113_Y98_N42</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.150</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|WideAnd1~0|datab</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X113_Y98_N42</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>21</small></td>
                           <td style="text-align: right;"><small>0.240</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|WideAnd1~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X112_Y98_N51</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.172</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X112_Y98_N51</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.046</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X111_Y98_N30</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.161</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|datae</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X111_Y98_N30</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>592</small></td>
                           <td style="text-align: right;"><small>0.075</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X76_Y98_N3</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.964</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~1|datae</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X76_Y98_N3</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>521</small></td>
                           <td style="text-align: right;"><small>0.085</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~1|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X72_Y87_N37</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.387</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo:3:MIGDataWr_FIFO|\RAM_Generic:FIFO_DPRAM|Q[493]|ena</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X72_Y87_N37</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.458</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[493]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >140</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.081</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.834</td>
          <td style="text-align: center;">0.904</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">-0.178</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[2]~SynDup_1</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[490]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X113_Y98_N53</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[2]~SynDup_1</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X113_Y98_N53</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[2]~SynDup_1|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X113_Y98_N42</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.150</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|WideAnd1~0|datab</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X113_Y98_N42</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>21</small></td>
                           <td style="text-align: right;"><small>0.240</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|WideAnd1~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X112_Y98_N51</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.172</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X112_Y98_N51</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.046</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X111_Y98_N30</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.161</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|datae</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X111_Y98_N30</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>592</small></td>
                           <td style="text-align: right;"><small>0.075</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X76_Y98_N3</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.964</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~1|datae</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X76_Y98_N3</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>521</small></td>
                           <td style="text-align: right;"><small>0.085</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~1|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X72_Y87_N7</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.387</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo:3:MIGDataWr_FIFO|\RAM_Generic:FIFO_DPRAM|Q[490]|ena</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X72_Y87_N7</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.458</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[490]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >141</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.081</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.834</td>
          <td style="text-align: center;">0.904</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">-0.178</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[2]~SynDup_1</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[498]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X113_Y98_N53</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[2]~SynDup_1</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X113_Y98_N53</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[2]~SynDup_1|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X113_Y98_N42</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.150</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|WideAnd1~0|datab</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X113_Y98_N42</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>21</small></td>
                           <td style="text-align: right;"><small>0.240</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|WideAnd1~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X112_Y98_N51</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.172</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X112_Y98_N51</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.046</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X111_Y98_N30</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.161</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|datae</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X111_Y98_N30</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>592</small></td>
                           <td style="text-align: right;"><small>0.075</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X76_Y98_N3</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.964</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~1|datae</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X76_Y98_N3</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>521</small></td>
                           <td style="text-align: right;"><small>0.085</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~1|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X72_Y87_N25</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.387</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo:3:MIGDataWr_FIFO|\RAM_Generic:FIFO_DPRAM|Q[498]|ena</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X72_Y87_N25</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.458</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[498]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >142</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.08</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.767</td>
          <td style="text-align: center;">1.143</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">-0.058</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q3</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[330]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X112_Y98_N26</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q3</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X112_Y98_N26</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q3|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X112_Y98_N54</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.172</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|dataa</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X112_Y98_N54</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>3</small></td>
                           <td style="text-align: right;"><small>0.236</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X112_Y98_N51</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.097</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|datac</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X112_Y98_N51</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.136</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X111_Y98_N30</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.161</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|datae</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X111_Y98_N30</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>592</small></td>
                           <td style="text-align: right;"><small>0.075</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X76_Y98_N3</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.964</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~1|datae</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X76_Y98_N3</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>521</small></td>
                           <td style="text-align: right;"><small>0.085</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~1|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X64_Y91_N35</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.373</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo:3:MIGDataWr_FIFO|\RAM_Generic:FIFO_DPRAM|Q[330]|ena</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X64_Y91_N35</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.611</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[330]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >143</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.078</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.739</td>
          <td style="text-align: center;">1.007</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">-0.167</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q4</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[8]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X112_Y98_N14</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q4</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X112_Y98_N14</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>4</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q4|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X112_Y98_N54</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.238</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|datab</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X112_Y98_N54</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>3</small></td>
                           <td style="text-align: right;"><small>0.238</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X112_Y98_N51</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.097</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|datac</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X112_Y98_N51</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.136</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X111_Y98_N30</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.161</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|datae</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X111_Y98_N30</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>592</small></td>
                           <td style="text-align: right;"><small>0.075</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X76_Y98_N3</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.964</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~1|datae</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X76_Y98_N3</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>521</small></td>
                           <td style="text-align: right;"><small>0.085</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~1|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X74_Y87_N26</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.279</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo:3:MIGDataWr_FIFO|\RAM_Generic:FIFO_DPRAM|Q[8]|ena</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X74_Y87_N26</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.473</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[8]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >144</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.078</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.739</td>
          <td style="text-align: center;">1.003</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">-0.171</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q4</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[20]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X112_Y98_N14</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q4</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X112_Y98_N14</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>4</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q4|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X112_Y98_N54</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.238</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|datab</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X112_Y98_N54</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>3</small></td>
                           <td style="text-align: right;"><small>0.238</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X112_Y98_N51</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.097</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|datac</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X112_Y98_N51</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.136</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X111_Y98_N30</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.161</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|datae</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X111_Y98_N30</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>592</small></td>
                           <td style="text-align: right;"><small>0.075</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X76_Y98_N3</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.964</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~1|datae</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X76_Y98_N3</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>521</small></td>
                           <td style="text-align: right;"><small>0.085</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~1|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X74_Y87_N44</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.279</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo:3:MIGDataWr_FIFO|\RAM_Generic:FIFO_DPRAM|Q[20]|ena</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X74_Y87_N44</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.469</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[20]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >145</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.078</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.739</td>
          <td style="text-align: center;">1.003</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">-0.171</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q4</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[17]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X112_Y98_N14</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q4</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X112_Y98_N14</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>4</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q4|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X112_Y98_N54</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.238</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|datab</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X112_Y98_N54</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>3</small></td>
                           <td style="text-align: right;"><small>0.238</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X112_Y98_N51</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.097</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|datac</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X112_Y98_N51</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.136</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X111_Y98_N30</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.161</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|datae</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X111_Y98_N30</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>592</small></td>
                           <td style="text-align: right;"><small>0.075</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X76_Y98_N3</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.964</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~1|datae</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X76_Y98_N3</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>521</small></td>
                           <td style="text-align: right;"><small>0.085</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~1|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X74_Y87_N38</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.279</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo:3:MIGDataWr_FIFO|\RAM_Generic:FIFO_DPRAM|Q[17]|ena</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X74_Y87_N38</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.469</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[17]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >146</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.078</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.739</td>
          <td style="text-align: center;">1.003</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">-0.171</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q4</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[263]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X112_Y98_N14</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q4</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X112_Y98_N14</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>4</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q4|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X112_Y98_N54</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.238</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|datab</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X112_Y98_N54</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>3</small></td>
                           <td style="text-align: right;"><small>0.238</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X112_Y98_N51</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.097</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|datac</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X112_Y98_N51</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.136</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X111_Y98_N30</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.161</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|datae</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X111_Y98_N30</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>592</small></td>
                           <td style="text-align: right;"><small>0.075</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X76_Y98_N3</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.964</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~1|datae</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X76_Y98_N3</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>521</small></td>
                           <td style="text-align: right;"><small>0.085</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~1|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X74_Y87_N8</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.279</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo:3:MIGDataWr_FIFO|\RAM_Generic:FIFO_DPRAM|Q[263]|ena</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X74_Y87_N8</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.469</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[263]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >147</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.077</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.739</td>
          <td style="text-align: center;">0.992</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">-0.181</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q4</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[14]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X112_Y98_N14</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q4</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X112_Y98_N14</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>4</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q4|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X112_Y98_N54</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.238</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|datab</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X112_Y98_N54</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>3</small></td>
                           <td style="text-align: right;"><small>0.238</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X112_Y98_N51</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.097</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|datac</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X112_Y98_N51</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.136</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X111_Y98_N30</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.161</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|datae</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X111_Y98_N30</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>592</small></td>
                           <td style="text-align: right;"><small>0.075</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X76_Y98_N3</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.964</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~1|datae</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X76_Y98_N3</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>521</small></td>
                           <td style="text-align: right;"><small>0.085</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~1|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X74_Y87_N58</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.279</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo:3:MIGDataWr_FIFO|\RAM_Generic:FIFO_DPRAM|Q[14]|ena</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X74_Y87_N58</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.458</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[14]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >148</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.077</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.739</td>
          <td style="text-align: center;">0.992</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">-0.181</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q4</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[9]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X112_Y98_N14</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q4</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X112_Y98_N14</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>4</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q4|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X112_Y98_N54</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.238</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|datab</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X112_Y98_N54</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>3</small></td>
                           <td style="text-align: right;"><small>0.238</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X112_Y98_N51</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.097</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|datac</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X112_Y98_N51</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.136</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X111_Y98_N30</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.161</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|datae</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X111_Y98_N30</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>592</small></td>
                           <td style="text-align: right;"><small>0.075</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X76_Y98_N3</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.964</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~1|datae</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X76_Y98_N3</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>521</small></td>
                           <td style="text-align: right;"><small>0.085</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~1|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X74_Y87_N16</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.279</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo:3:MIGDataWr_FIFO|\RAM_Generic:FIFO_DPRAM|Q[9]|ena</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X74_Y87_N16</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.458</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[9]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >149</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.077</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.739</td>
          <td style="text-align: center;">0.992</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">-0.181</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q4</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[10]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X112_Y98_N14</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q4</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X112_Y98_N14</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>4</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q4|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X112_Y98_N54</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.238</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|datab</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X112_Y98_N54</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>3</small></td>
                           <td style="text-align: right;"><small>0.238</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X112_Y98_N51</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.097</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|datac</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X112_Y98_N51</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.136</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X111_Y98_N30</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.161</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|datae</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X111_Y98_N30</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>592</small></td>
                           <td style="text-align: right;"><small>0.075</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X76_Y98_N3</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.964</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~1|datae</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X76_Y98_N3</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>521</small></td>
                           <td style="text-align: right;"><small>0.085</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~1|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X74_Y87_N55</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.279</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo:3:MIGDataWr_FIFO|\RAM_Generic:FIFO_DPRAM|Q[10]|ena</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X74_Y87_N55</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.458</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[10]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >150</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.077</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.739</td>
          <td style="text-align: center;">0.992</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">-0.181</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q4</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[13]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X112_Y98_N14</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q4</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X112_Y98_N14</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>4</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q4|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X112_Y98_N54</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.238</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|datab</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X112_Y98_N54</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>3</small></td>
                           <td style="text-align: right;"><small>0.238</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X112_Y98_N51</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.097</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|datac</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X112_Y98_N51</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.136</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X111_Y98_N30</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.161</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|datae</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X111_Y98_N30</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>592</small></td>
                           <td style="text-align: right;"><small>0.075</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X76_Y98_N3</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.964</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~1|datae</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X76_Y98_N3</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>521</small></td>
                           <td style="text-align: right;"><small>0.085</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~1|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X74_Y87_N40</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.279</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo:3:MIGDataWr_FIFO|\RAM_Generic:FIFO_DPRAM|Q[13]|ena</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X74_Y87_N40</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.458</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[13]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >151</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.077</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.739</td>
          <td style="text-align: center;">0.992</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">-0.181</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q4</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[4]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X112_Y98_N14</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q4</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X112_Y98_N14</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>4</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q4|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X112_Y98_N54</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.238</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|datab</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X112_Y98_N54</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>3</small></td>
                           <td style="text-align: right;"><small>0.238</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X112_Y98_N51</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.097</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|datac</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X112_Y98_N51</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.136</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X111_Y98_N30</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.161</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|datae</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X111_Y98_N30</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>592</small></td>
                           <td style="text-align: right;"><small>0.075</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X76_Y98_N3</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.964</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~1|datae</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X76_Y98_N3</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>521</small></td>
                           <td style="text-align: right;"><small>0.085</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~1|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X74_Y87_N10</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.279</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo:3:MIGDataWr_FIFO|\RAM_Generic:FIFO_DPRAM|Q[4]|ena</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X74_Y87_N10</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.458</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[4]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >152</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.077</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.739</td>
          <td style="text-align: center;">0.992</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">-0.181</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q4</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[6]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X112_Y98_N14</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q4</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X112_Y98_N14</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>4</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q4|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X112_Y98_N54</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.238</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|datab</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X112_Y98_N54</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>3</small></td>
                           <td style="text-align: right;"><small>0.238</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X112_Y98_N51</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.097</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|datac</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X112_Y98_N51</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.136</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X111_Y98_N30</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.161</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|datae</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X111_Y98_N30</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>592</small></td>
                           <td style="text-align: right;"><small>0.075</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X76_Y98_N3</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.964</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~1|datae</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X76_Y98_N3</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>521</small></td>
                           <td style="text-align: right;"><small>0.085</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~1|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X74_Y87_N1</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.279</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo:3:MIGDataWr_FIFO|\RAM_Generic:FIFO_DPRAM|Q[6]|ena</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X74_Y87_N1</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.458</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[6]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >153</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.077</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.739</td>
          <td style="text-align: center;">0.992</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">-0.181</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q4</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[3]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X112_Y98_N14</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q4</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X112_Y98_N14</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>4</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q4|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X112_Y98_N54</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.238</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|datab</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X112_Y98_N54</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>3</small></td>
                           <td style="text-align: right;"><small>0.238</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X112_Y98_N51</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.097</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|datac</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X112_Y98_N51</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.136</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X111_Y98_N30</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.161</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|datae</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X111_Y98_N30</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>592</small></td>
                           <td style="text-align: right;"><small>0.075</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X76_Y98_N3</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.964</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~1|datae</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X76_Y98_N3</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>521</small></td>
                           <td style="text-align: right;"><small>0.085</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~1|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X74_Y87_N4</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.279</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo:3:MIGDataWr_FIFO|\RAM_Generic:FIFO_DPRAM|Q[3]|ena</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X74_Y87_N4</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.458</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[3]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >154</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.077</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.739</td>
          <td style="text-align: center;">0.992</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">-0.181</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q4</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[7]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X112_Y98_N14</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q4</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X112_Y98_N14</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>4</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q4|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X112_Y98_N54</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.238</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|datab</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X112_Y98_N54</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>3</small></td>
                           <td style="text-align: right;"><small>0.238</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X112_Y98_N51</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.097</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|datac</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X112_Y98_N51</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.136</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X111_Y98_N30</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.161</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|datae</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X111_Y98_N30</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>592</small></td>
                           <td style="text-align: right;"><small>0.075</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X76_Y98_N3</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.964</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~1|datae</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X76_Y98_N3</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>521</small></td>
                           <td style="text-align: right;"><small>0.085</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~1|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X74_Y87_N46</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.279</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo:3:MIGDataWr_FIFO|\RAM_Generic:FIFO_DPRAM|Q[7]|ena</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X74_Y87_N46</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.458</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[7]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >155</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.077</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.739</td>
          <td style="text-align: center;">0.992</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">-0.181</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q4</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[5]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X112_Y98_N14</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q4</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X112_Y98_N14</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>4</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q4|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X112_Y98_N54</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.238</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|datab</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X112_Y98_N54</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>3</small></td>
                           <td style="text-align: right;"><small>0.238</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X112_Y98_N51</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.097</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|datac</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X112_Y98_N51</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.136</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X111_Y98_N30</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.161</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|datae</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X111_Y98_N30</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>592</small></td>
                           <td style="text-align: right;"><small>0.075</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X76_Y98_N3</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.964</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~1|datae</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X76_Y98_N3</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>521</small></td>
                           <td style="text-align: right;"><small>0.085</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~1|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X74_Y87_N13</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.279</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo:3:MIGDataWr_FIFO|\RAM_Generic:FIFO_DPRAM|Q[5]|ena</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X74_Y87_N13</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.458</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[5]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >156</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.075</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.809</td>
          <td style="text-align: center;">1.148</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">-0.006</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[1]~SynDup_1</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[335]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X112_Y98_N28</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[1]~SynDup_1</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X112_Y98_N28</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[1]~SynDup_1|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X112_Y98_N45</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.254</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|WideAnd1~1|datac</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X112_Y98_N45</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>21</small></td>
                           <td style="text-align: right;"><small>0.153</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|WideAnd1~1|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X112_Y98_N51</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.103</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|datab</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X112_Y98_N51</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.224</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X111_Y98_N30</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.161</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|datae</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X111_Y98_N30</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>592</small></td>
                           <td style="text-align: right;"><small>0.075</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X76_Y98_N3</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.964</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~1|datae</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X76_Y98_N3</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>521</small></td>
                           <td style="text-align: right;"><small>0.085</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~1|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X64_Y93_N26</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.327</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo:3:MIGDataWr_FIFO|\RAM_Generic:FIFO_DPRAM|Q[335]|ena</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X64_Y93_N26</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.611</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[335]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >157</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.074</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.835</td>
          <td style="text-align: center;">0.916</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">-0.158</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[4]~SynDup_1</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[11]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X113_Y98_N38</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[4]~SynDup_1</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X113_Y98_N38</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[4]~SynDup_1|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X113_Y98_N42</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.151</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|WideAnd1~0|dataa</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X113_Y98_N42</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>21</small></td>
                           <td style="text-align: right;"><small>0.237</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|WideAnd1~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X112_Y98_N51</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.172</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X112_Y98_N51</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.046</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X111_Y98_N30</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.161</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|datae</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X111_Y98_N30</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>592</small></td>
                           <td style="text-align: right;"><small>0.075</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X76_Y98_N3</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.964</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~1|datae</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X76_Y98_N3</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>521</small></td>
                           <td style="text-align: right;"><small>0.085</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~1|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X72_Y87_N17</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.387</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo:3:MIGDataWr_FIFO|\RAM_Generic:FIFO_DPRAM|Q[11]|ena</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X72_Y87_N17</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.473</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[11]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >158</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.074</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.835</td>
          <td style="text-align: center;">0.912</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">-0.162</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[4]~SynDup_1</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[16]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X113_Y98_N38</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[4]~SynDup_1</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X113_Y98_N38</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[4]~SynDup_1|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X113_Y98_N42</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.151</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|WideAnd1~0|dataa</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X113_Y98_N42</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>21</small></td>
                           <td style="text-align: right;"><small>0.237</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|WideAnd1~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X112_Y98_N51</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.172</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X112_Y98_N51</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.046</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X111_Y98_N30</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.161</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|datae</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X111_Y98_N30</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>592</small></td>
                           <td style="text-align: right;"><small>0.075</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X76_Y98_N3</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.964</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~1|datae</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X76_Y98_N3</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>521</small></td>
                           <td style="text-align: right;"><small>0.085</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~1|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X72_Y87_N29</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.387</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo:3:MIGDataWr_FIFO|\RAM_Generic:FIFO_DPRAM|Q[16]|ena</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X72_Y87_N29</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.469</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[16]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >159</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.074</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.835</td>
          <td style="text-align: center;">0.912</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">-0.162</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[4]~SynDup_1</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[499]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X113_Y98_N38</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[4]~SynDup_1</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X113_Y98_N38</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[4]~SynDup_1|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X113_Y98_N42</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.151</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|WideAnd1~0|dataa</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X113_Y98_N42</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>21</small></td>
                           <td style="text-align: right;"><small>0.237</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|WideAnd1~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X112_Y98_N51</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.172</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X112_Y98_N51</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.046</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X111_Y98_N30</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.161</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|datae</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X111_Y98_N30</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>592</small></td>
                           <td style="text-align: right;"><small>0.075</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X76_Y98_N3</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.964</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~1|datae</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X76_Y98_N3</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>521</small></td>
                           <td style="text-align: right;"><small>0.085</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~1|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X72_Y87_N56</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.387</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo:3:MIGDataWr_FIFO|\RAM_Generic:FIFO_DPRAM|Q[499]|ena</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X72_Y87_N56</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.469</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[499]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >160</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.073</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.835</td>
          <td style="text-align: center;">0.901</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">-0.172</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[4]~SynDup_1</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[12]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X113_Y98_N38</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[4]~SynDup_1</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X113_Y98_N38</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[4]~SynDup_1|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X113_Y98_N42</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.151</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|WideAnd1~0|dataa</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X113_Y98_N42</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>21</small></td>
                           <td style="text-align: right;"><small>0.237</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|WideAnd1~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X112_Y98_N51</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.172</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X112_Y98_N51</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.046</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X111_Y98_N30</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.161</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|datae</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X111_Y98_N30</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>592</small></td>
                           <td style="text-align: right;"><small>0.075</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X76_Y98_N3</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.964</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~1|datae</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X76_Y98_N3</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>521</small></td>
                           <td style="text-align: right;"><small>0.085</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~1|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X72_Y87_N46</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.387</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo:3:MIGDataWr_FIFO|\RAM_Generic:FIFO_DPRAM|Q[12]|ena</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X72_Y87_N46</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.458</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[12]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >161</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.073</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.835</td>
          <td style="text-align: center;">0.901</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">-0.172</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[4]~SynDup_1</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[493]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X113_Y98_N38</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[4]~SynDup_1</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X113_Y98_N38</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[4]~SynDup_1|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X113_Y98_N42</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.151</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|WideAnd1~0|dataa</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X113_Y98_N42</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>21</small></td>
                           <td style="text-align: right;"><small>0.237</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|WideAnd1~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X112_Y98_N51</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.172</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X112_Y98_N51</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.046</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X111_Y98_N30</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.161</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|datae</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X111_Y98_N30</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>592</small></td>
                           <td style="text-align: right;"><small>0.075</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X76_Y98_N3</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.964</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~1|datae</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X76_Y98_N3</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>521</small></td>
                           <td style="text-align: right;"><small>0.085</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~1|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X72_Y87_N37</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.387</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo:3:MIGDataWr_FIFO|\RAM_Generic:FIFO_DPRAM|Q[493]|ena</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X72_Y87_N37</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.458</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[493]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >162</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.073</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.835</td>
          <td style="text-align: center;">0.901</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">-0.172</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[4]~SynDup_1</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[490]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X113_Y98_N38</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[4]~SynDup_1</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X113_Y98_N38</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[4]~SynDup_1|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X113_Y98_N42</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.151</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|WideAnd1~0|dataa</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X113_Y98_N42</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>21</small></td>
                           <td style="text-align: right;"><small>0.237</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|WideAnd1~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X112_Y98_N51</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.172</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X112_Y98_N51</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.046</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X111_Y98_N30</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.161</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|datae</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X111_Y98_N30</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>592</small></td>
                           <td style="text-align: right;"><small>0.075</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X76_Y98_N3</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.964</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~1|datae</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X76_Y98_N3</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>521</small></td>
                           <td style="text-align: right;"><small>0.085</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~1|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X72_Y87_N7</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.387</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo:3:MIGDataWr_FIFO|\RAM_Generic:FIFO_DPRAM|Q[490]|ena</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X72_Y87_N7</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.458</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[490]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >163</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.073</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.835</td>
          <td style="text-align: center;">0.901</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">-0.172</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[4]~SynDup_1</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[498]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X113_Y98_N38</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[4]~SynDup_1</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X113_Y98_N38</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[4]~SynDup_1|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X113_Y98_N42</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.151</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|WideAnd1~0|dataa</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X113_Y98_N42</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>21</small></td>
                           <td style="text-align: right;"><small>0.237</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|WideAnd1~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X112_Y98_N51</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.172</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X112_Y98_N51</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.046</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X111_Y98_N30</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.161</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|datae</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X111_Y98_N30</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>592</small></td>
                           <td style="text-align: right;"><small>0.075</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X76_Y98_N3</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.964</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~1|datae</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X76_Y98_N3</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>521</small></td>
                           <td style="text-align: right;"><small>0.085</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~1|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X72_Y87_N25</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.387</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo:3:MIGDataWr_FIFO|\RAM_Generic:FIFO_DPRAM|Q[498]|ena</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X72_Y87_N25</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.458</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[498]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >164</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.073</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.827</td>
          <td style="text-align: center;">0.914</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">-0.167</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q1</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[259]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X112_Y98_N8</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q1</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X112_Y98_N8</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>4</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q1|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X112_Y98_N54</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.195</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|datad</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X112_Y98_N54</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>3</small></td>
                           <td style="text-align: right;"><small>0.149</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X112_Y98_N51</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.097</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|datac</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X112_Y98_N51</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.136</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X111_Y98_N30</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.161</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|datae</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X111_Y98_N30</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>592</small></td>
                           <td style="text-align: right;"><small>0.075</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X76_Y98_N3</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.964</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~1|datae</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X76_Y98_N3</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>521</small></td>
                           <td style="text-align: right;"><small>0.085</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~1|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X72_Y88_N17</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.410</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo:3:MIGDataWr_FIFO|\RAM_Generic:FIFO_DPRAM|Q[259]|ena</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X72_Y88_N17</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.469</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[259]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >165</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.073</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.827</td>
          <td style="text-align: center;">0.918</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">-0.163</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q1</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[258]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X112_Y98_N8</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q1</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X112_Y98_N8</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>4</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q1|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X112_Y98_N54</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.195</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|datad</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X112_Y98_N54</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>3</small></td>
                           <td style="text-align: right;"><small>0.149</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X112_Y98_N51</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.097</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|datac</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X112_Y98_N51</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.136</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X111_Y98_N30</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.161</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|datae</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X111_Y98_N30</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>592</small></td>
                           <td style="text-align: right;"><small>0.075</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X76_Y98_N3</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.964</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~1|datae</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X76_Y98_N3</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>521</small></td>
                           <td style="text-align: right;"><small>0.085</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~1|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X72_Y88_N14</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.410</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo:3:MIGDataWr_FIFO|\RAM_Generic:FIFO_DPRAM|Q[258]|ena</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X72_Y88_N14</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.473</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[258]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >166</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.073</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.827</td>
          <td style="text-align: center;">0.914</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">-0.167</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q1</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[260]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X112_Y98_N8</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q1</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X112_Y98_N8</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>4</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q1|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X112_Y98_N54</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.195</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|datad</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X112_Y98_N54</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>3</small></td>
                           <td style="text-align: right;"><small>0.149</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X112_Y98_N51</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.097</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|datac</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X112_Y98_N51</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.136</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X111_Y98_N30</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.161</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|datae</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X111_Y98_N30</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>592</small></td>
                           <td style="text-align: right;"><small>0.075</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X76_Y98_N3</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.964</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~1|datae</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X76_Y98_N3</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>521</small></td>
                           <td style="text-align: right;"><small>0.085</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~1|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X72_Y88_N44</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.410</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo:3:MIGDataWr_FIFO|\RAM_Generic:FIFO_DPRAM|Q[260]|ena</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X72_Y88_N44</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.469</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[260]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >167</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.073</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.827</td>
          <td style="text-align: center;">0.914</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">-0.167</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q1</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[264]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X112_Y98_N8</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q1</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X112_Y98_N8</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>4</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q1|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X112_Y98_N54</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.195</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|datad</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X112_Y98_N54</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>3</small></td>
                           <td style="text-align: right;"><small>0.149</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X112_Y98_N51</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.097</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|datac</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X112_Y98_N51</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.136</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X111_Y98_N30</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.161</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|datae</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X111_Y98_N30</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>592</small></td>
                           <td style="text-align: right;"><small>0.075</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X76_Y98_N3</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.964</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~1|datae</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X76_Y98_N3</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>521</small></td>
                           <td style="text-align: right;"><small>0.085</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~1|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X72_Y88_N53</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.410</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo:3:MIGDataWr_FIFO|\RAM_Generic:FIFO_DPRAM|Q[264]|ena</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X72_Y88_N53</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.469</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[264]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >168</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.073</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.827</td>
          <td style="text-align: center;">0.914</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">-0.167</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q1</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[261]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X112_Y98_N8</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q1</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X112_Y98_N8</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>4</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q1|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X112_Y98_N54</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.195</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|datad</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X112_Y98_N54</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>3</small></td>
                           <td style="text-align: right;"><small>0.149</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X112_Y98_N51</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.097</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|datac</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X112_Y98_N51</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.136</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X111_Y98_N30</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.161</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|datae</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X111_Y98_N30</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>592</small></td>
                           <td style="text-align: right;"><small>0.075</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X76_Y98_N3</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.964</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~1|datae</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X76_Y98_N3</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>521</small></td>
                           <td style="text-align: right;"><small>0.085</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~1|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X72_Y88_N47</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.410</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo:3:MIGDataWr_FIFO|\RAM_Generic:FIFO_DPRAM|Q[261]|ena</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X72_Y88_N47</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.469</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[261]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
      </tbody>
    </table>
    </div>

  </body>
</html>
