// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2019.2
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s_HH_
#define _reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "myproject_axi_mux_104_18_1_0.h"

namespace ap_rtl {

struct reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s : public sc_module {
    // Port declarations 15
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_lv<17> > x_0_V;
    sc_in< sc_lv<17> > x_1_V;
    sc_in< sc_lv<17> > x_2_V;
    sc_in< sc_lv<17> > x_3_V;
    sc_in< sc_lv<17> > x_4_V;
    sc_in< sc_lv<17> > x_5_V;
    sc_in< sc_lv<17> > x_6_V;
    sc_in< sc_lv<17> > x_7_V;
    sc_in< sc_lv<17> > x_8_V;
    sc_in< sc_lv<17> > x_9_V;
    sc_in< sc_lv<5> > x_V_offset;
    sc_out< sc_lv<18> > ap_return;
    sc_in< sc_logic > ap_ce;


    // Module declarations
    reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s(sc_module_name name);
    SC_HAS_PROCESS(reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s);

    ~reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s();

    sc_trace_file* mVcdFile;

    myproject_axi_mux_104_18_1_0<1,1,18,18,18,18,18,18,18,18,18,18,4,18>* myproject_axi_mux_104_18_1_0_U319;
    myproject_axi_mux_104_18_1_0<1,1,18,18,18,18,18,18,18,18,18,18,4,18>* myproject_axi_mux_104_18_1_0_U320;
    myproject_axi_mux_104_18_1_0<1,1,18,18,18,18,18,18,18,18,18,18,4,18>* myproject_axi_mux_104_18_1_0_U321;
    myproject_axi_mux_104_18_1_0<1,1,18,18,18,18,18,18,18,18,18,18,4,18>* myproject_axi_mux_104_18_1_0_U322;
    sc_signal< sc_lv<18> > p_Val2_s_fu_162_p12;
    sc_signal< sc_lv<18> > p_Val2_s_reg_554;
    sc_signal< bool > ap_block_state1_pp0_stage0_iter0;
    sc_signal< bool > ap_block_state2_pp0_stage0_iter1;
    sc_signal< bool > ap_block_state3_pp0_stage0_iter2;
    sc_signal< bool > ap_block_pp0_stage0_11001;
    sc_signal< sc_lv<18> > p_Val2_32_fu_198_p12;
    sc_signal< sc_lv<18> > p_Val2_32_reg_560;
    sc_signal< sc_lv<18> > p_Val2_35_fu_234_p12;
    sc_signal< sc_lv<18> > p_Val2_35_reg_566;
    sc_signal< sc_lv<18> > p_Val2_2_fu_270_p12;
    sc_signal< sc_lv<18> > p_Val2_2_reg_572;
    sc_signal< sc_lv<18> > p_Val2_38_fu_374_p3;
    sc_signal< sc_lv<18> > p_Val2_38_reg_578;
    sc_signal< sc_lv<18> > p_Val2_39_fu_460_p3;
    sc_signal< sc_lv<18> > p_Val2_39_reg_584;
    sc_signal< bool > ap_block_pp0_stage0;
    sc_signal< sc_lv<18> > zext_ln43_fu_122_p1;
    sc_signal< sc_lv<18> > zext_ln43_2_fu_126_p1;
    sc_signal< sc_lv<18> > zext_ln43_3_fu_130_p1;
    sc_signal< sc_lv<18> > zext_ln43_4_fu_134_p1;
    sc_signal< sc_lv<18> > zext_ln43_5_fu_138_p1;
    sc_signal< sc_lv<18> > zext_ln43_6_fu_142_p1;
    sc_signal< sc_lv<18> > zext_ln43_7_fu_146_p1;
    sc_signal< sc_lv<18> > zext_ln43_8_fu_150_p1;
    sc_signal< sc_lv<18> > zext_ln43_9_fu_154_p1;
    sc_signal< sc_lv<18> > zext_ln43_10_fu_158_p1;
    sc_signal< sc_lv<4> > p_Val2_s_fu_162_p11;
    sc_signal< sc_lv<3> > empty_fu_114_p1;
    sc_signal< sc_lv<3> > add_ln43_fu_188_p2;
    sc_signal< sc_lv<4> > p_Val2_32_fu_198_p11;
    sc_signal< sc_lv<3> > add_ln45_fu_224_p2;
    sc_signal< sc_lv<4> > p_Val2_35_fu_234_p11;
    sc_signal< sc_lv<3> > add_ln43_1_fu_260_p2;
    sc_signal< sc_lv<4> > p_Val2_2_fu_270_p11;
    sc_signal< sc_lv<19> > rhs_V_2_fu_299_p1;
    sc_signal< sc_lv<19> > lhs_V_2_fu_296_p1;
    sc_signal< sc_lv<19> > ret_V_fu_302_p2;
    sc_signal< sc_lv<18> > p_Val2_34_fu_316_p2;
    sc_signal< sc_lv<1> > p_Result_22_fu_320_p3;
    sc_signal< sc_lv<1> > p_Result_s_fu_308_p3;
    sc_signal< sc_lv<1> > xor_ln786_12_fu_328_p2;
    sc_signal< sc_lv<1> > xor_ln340_25_fu_346_p2;
    sc_signal< sc_lv<1> > xor_ln340_24_fu_340_p2;
    sc_signal< sc_lv<1> > underflow_fu_334_p2;
    sc_signal< sc_lv<1> > or_ln340_12_fu_352_p2;
    sc_signal< sc_lv<18> > select_ln340_24_fu_358_p3;
    sc_signal< sc_lv<18> > select_ln388_12_fu_366_p3;
    sc_signal< sc_lv<19> > rhs_V_3_fu_385_p1;
    sc_signal< sc_lv<19> > lhs_V_3_fu_382_p1;
    sc_signal< sc_lv<19> > ret_V_2_fu_388_p2;
    sc_signal< sc_lv<18> > p_Val2_37_fu_402_p2;
    sc_signal< sc_lv<1> > p_Result_24_fu_406_p3;
    sc_signal< sc_lv<1> > p_Result_23_fu_394_p3;
    sc_signal< sc_lv<1> > xor_ln786_13_fu_414_p2;
    sc_signal< sc_lv<1> > xor_ln340_27_fu_432_p2;
    sc_signal< sc_lv<1> > xor_ln340_26_fu_426_p2;
    sc_signal< sc_lv<1> > underflow_2_fu_420_p2;
    sc_signal< sc_lv<1> > or_ln340_13_fu_438_p2;
    sc_signal< sc_lv<18> > select_ln340_26_fu_444_p3;
    sc_signal< sc_lv<18> > select_ln388_13_fu_452_p3;
    sc_signal< sc_lv<19> > lhs_V_fu_468_p1;
    sc_signal< sc_lv<19> > rhs_V_fu_471_p1;
    sc_signal< sc_lv<19> > ret_V_3_fu_474_p2;
    sc_signal< sc_lv<18> > p_Val2_41_fu_488_p2;
    sc_signal< sc_lv<1> > p_Result_26_fu_492_p3;
    sc_signal< sc_lv<1> > p_Result_25_fu_480_p3;
    sc_signal< sc_lv<1> > xor_ln786_fu_500_p2;
    sc_signal< sc_lv<1> > xor_ln340_fu_518_p2;
    sc_signal< sc_lv<1> > xor_ln340_28_fu_512_p2;
    sc_signal< sc_lv<1> > underflow_3_fu_506_p2;
    sc_signal< sc_lv<1> > or_ln340_fu_524_p2;
    sc_signal< sc_lv<18> > select_ln340_fu_530_p3;
    sc_signal< sc_lv<18> > select_ln388_fu_538_p3;
    sc_signal< sc_lv<18> > select_ln340_28_fu_546_p3;
    sc_signal< sc_logic > ap_ce_reg;
    sc_signal< sc_lv<17> > x_0_V_int_reg;
    sc_signal< sc_lv<17> > x_1_V_int_reg;
    sc_signal< sc_lv<17> > x_2_V_int_reg;
    sc_signal< sc_lv<17> > x_3_V_int_reg;
    sc_signal< sc_lv<17> > x_4_V_int_reg;
    sc_signal< sc_lv<17> > x_5_V_int_reg;
    sc_signal< sc_lv<17> > x_6_V_int_reg;
    sc_signal< sc_lv<17> > x_7_V_int_reg;
    sc_signal< sc_lv<17> > x_8_V_int_reg;
    sc_signal< sc_lv<17> > x_9_V_int_reg;
    sc_signal< sc_lv<5> > x_V_offset_int_reg;
    sc_signal< sc_lv<18> > ap_return_int_reg;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const bool ap_const_boolean_1;
    static const bool ap_const_boolean_0;
    static const sc_lv<3> ap_const_lv3_1;
    static const sc_lv<3> ap_const_lv3_2;
    static const sc_lv<3> ap_const_lv3_3;
    static const sc_lv<32> ap_const_lv32_12;
    static const sc_lv<32> ap_const_lv32_11;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<18> ap_const_lv18_1FFFF;
    static const sc_lv<18> ap_const_lv18_20000;
    // Thread declarations
    void thread_ap_clk_no_reset_();
    void thread_add_ln43_1_fu_260_p2();
    void thread_add_ln43_fu_188_p2();
    void thread_add_ln45_fu_224_p2();
    void thread_ap_block_pp0_stage0();
    void thread_ap_block_pp0_stage0_11001();
    void thread_ap_block_state1_pp0_stage0_iter0();
    void thread_ap_block_state2_pp0_stage0_iter1();
    void thread_ap_block_state3_pp0_stage0_iter2();
    void thread_ap_return();
    void thread_empty_fu_114_p1();
    void thread_lhs_V_2_fu_296_p1();
    void thread_lhs_V_3_fu_382_p1();
    void thread_lhs_V_fu_468_p1();
    void thread_or_ln340_12_fu_352_p2();
    void thread_or_ln340_13_fu_438_p2();
    void thread_or_ln340_fu_524_p2();
    void thread_p_Result_22_fu_320_p3();
    void thread_p_Result_23_fu_394_p3();
    void thread_p_Result_24_fu_406_p3();
    void thread_p_Result_25_fu_480_p3();
    void thread_p_Result_26_fu_492_p3();
    void thread_p_Result_s_fu_308_p3();
    void thread_p_Val2_2_fu_270_p11();
    void thread_p_Val2_32_fu_198_p11();
    void thread_p_Val2_34_fu_316_p2();
    void thread_p_Val2_35_fu_234_p11();
    void thread_p_Val2_37_fu_402_p2();
    void thread_p_Val2_38_fu_374_p3();
    void thread_p_Val2_39_fu_460_p3();
    void thread_p_Val2_41_fu_488_p2();
    void thread_p_Val2_s_fu_162_p11();
    void thread_ret_V_2_fu_388_p2();
    void thread_ret_V_3_fu_474_p2();
    void thread_ret_V_fu_302_p2();
    void thread_rhs_V_2_fu_299_p1();
    void thread_rhs_V_3_fu_385_p1();
    void thread_rhs_V_fu_471_p1();
    void thread_select_ln340_24_fu_358_p3();
    void thread_select_ln340_26_fu_444_p3();
    void thread_select_ln340_28_fu_546_p3();
    void thread_select_ln340_fu_530_p3();
    void thread_select_ln388_12_fu_366_p3();
    void thread_select_ln388_13_fu_452_p3();
    void thread_select_ln388_fu_538_p3();
    void thread_underflow_2_fu_420_p2();
    void thread_underflow_3_fu_506_p2();
    void thread_underflow_fu_334_p2();
    void thread_xor_ln340_24_fu_340_p2();
    void thread_xor_ln340_25_fu_346_p2();
    void thread_xor_ln340_26_fu_426_p2();
    void thread_xor_ln340_27_fu_432_p2();
    void thread_xor_ln340_28_fu_512_p2();
    void thread_xor_ln340_fu_518_p2();
    void thread_xor_ln786_12_fu_328_p2();
    void thread_xor_ln786_13_fu_414_p2();
    void thread_xor_ln786_fu_500_p2();
    void thread_zext_ln43_10_fu_158_p1();
    void thread_zext_ln43_2_fu_126_p1();
    void thread_zext_ln43_3_fu_130_p1();
    void thread_zext_ln43_4_fu_134_p1();
    void thread_zext_ln43_5_fu_138_p1();
    void thread_zext_ln43_6_fu_142_p1();
    void thread_zext_ln43_7_fu_146_p1();
    void thread_zext_ln43_8_fu_150_p1();
    void thread_zext_ln43_9_fu_154_p1();
    void thread_zext_ln43_fu_122_p1();
};

}

using namespace ap_rtl;

#endif
