// Seed: 3439844141
module module_0 (
    input tri id_0,
    input tri id_1,
    output supply1 id_2,
    input supply0 id_3,
    output uwire id_4,
    output uwire id_5
);
  wand id_7;
  assign id_7 = (1);
  assign id_5 = id_0;
endmodule
module module_1 #(
    parameter id_15 = 32'd58,
    parameter id_18 = 32'd1,
    parameter id_20 = 32'd2
) (
    input tri1 id_0,
    input tri0 id_1,
    output supply1 id_2,
    output logic id_3,
    input uwire id_4,
    input uwire id_5,
    output wor id_6,
    output wand id_7,
    input tri0 id_8,
    output tri1 id_9,
    input tri1 id_10,
    input tri id_11,
    output wand id_12,
    input uwire id_13,
    input supply0 id_14,
    output uwire _id_15,
    output supply0 id_16,
    output tri0 id_17,
    input tri0 _id_18
);
  for (_id_20 = id_5 - id_11; 1; id_3 = id_13) begin : LABEL_0
    logic id_21;
    ;
  end
  logic id_22;
  ;
  wire id_23;
  wire [-1 : id_15] id_24;
  module_0 modCall_1 (
      id_5,
      id_1,
      id_6,
      id_4,
      id_6,
      id_6
  );
  assign modCall_1.id_2 = 0;
  assign id_22[-1|(id_20)|-1|-1 : id_18] = 1;
endmodule
