{
    "code": "module TopModule (\n    input wire clk,\n    input wire L,\n    input wire d0,\n    input wire d1,\n    output reg Q\n);\n\n    always @(posedge clk) begin\n        if (L) begin\n            Q <= d1;\n        end else begin\n            Q <= d0;\n        end\n    end\n\nendmodule",
    "test_results": {
        "num_mismatch": 0,
        "passfail": "C"
    },
    "iterations_used": 2
}