{"vcs1":{"timestamp_begin":1730983627.741950578, "rt":1.55, "ut":0.40, "st":0.27}}
{"vcselab":{"timestamp_begin":1730983629.369913154, "rt":1.21, "ut":0.24, "st":0.20}}
{"link":{"timestamp_begin":1730983630.663259109, "rt":0.37, "ut":0.14, "st":0.22}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1730983627.092473652}
{"VCS_COMP_START_TIME": 1730983627.092473652}
{"VCS_COMP_END_TIME": 1730983637.654426159}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j8 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.v -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a +define+RTL +define+NCG +notimingchecks"}
{"vcs1": {"peak_mem": 330404}}
{"stitch_vcselab": {"peak_mem": 231540}}
