============================================================
   Tang Dynasty, V5.0.30786
   Copyright:   Shanghai Anlogic Infotech Co., Ltd.
                2011 - 2021
   Executable = E:/TD/bin/td.exe
   Run by =     ASUS
   Run Date =   Sun Apr  9 14:39:07 2023

   Run on =     DESKTOP-BICF4SF
============================================================
RUN-1002 : start command "import_device eagle_s20.db -package BG256"
ARC-1001 : Device Initialization.
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :            OPTION            |          IO          |   SETTING   
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :   cso_b/cclk/mosi/miso/dout  |  T3/R11/T10/P10/S11  |    gpio    
ARC-1001 :             done             |         P13          |    gpio    
ARC-1001 :           program_b          |          T2          |  dedicate  
ARC-1001 :        tdi/tms/tck/tdo       |   C12/A15/C14/E14    |  dedicate  
ARC-1001 : ------------------------------------------------------------------
ARC-1004 : Device setting, marked 5 dedicate IOs in total.
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
HDL-1007 : analyze verilog file ../rtl/AHBlite_Block_RAM.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_Decoder.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_Interconnect.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_LED.v
HDL-5007 WARNING: identifier 'mode1' is used before its declaration in ../rtl/AHBlite_LED.v(38)
HDL-5007 WARNING: identifier 'mode2' is used before its declaration in ../rtl/AHBlite_LED.v(38)
HDL-5007 WARNING: identifier 'mode3' is used before its declaration in ../rtl/AHBlite_LED.v(38)
HDL-1007 : analyze verilog file ../rtl/AHBlite_Matrix_Key.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_SlaveMUX.v
HDL-1007 : analyze verilog file ../rtl/Block_RAM.v
HDL-5007 WARNING: converting concatenation to assignment pattern in ../rtl/Block_RAM.v(12)
HDL-1007 : analyze verilog file ../rtl/CortexM0_SoC.v
HDL-1007 : analyze included file F:/jichuangsai/week1_test/rtl/global_def.v in ../rtl/CortexM0_SoC.v(1)
HDL-1007 : back to file '../rtl/CortexM0_SoC.v' in ../rtl/CortexM0_SoC.v(1)
HDL-1007 : analyze verilog file ../rtl/cortexm0ds_logic.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_QN8027_IIC.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_UART.v
HDL-1007 : analyze verilog file ../rtl/clkuart_pwm.v
HDL-1007 : analyze verilog file ../rtl/UART_RX.v
HDL-1007 : analyze verilog file ../rtl/UART_TX.v
HDL-1007 : analyze verilog file ../rtl/FIFO.v
RUN-1002 : start command "elaborate -top CortexM0_SoC"
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
HDL-5007 WARNING: port 'CODENSEQ' remains unconnected for this instance in ../rtl/CortexM0_SoC.v(98)
HDL-1007 : elaborate module CortexM0_SoC in ../rtl/CortexM0_SoC.v(2)
HDL-1007 : elaborate module cortexm0ds_logic in ../rtl/cortexm0ds_logic.v(27)
HDL-1007 : elaborate module AHBlite_Interconnect in ../rtl/AHBlite_Interconnect.v(1)
HDL-1007 : elaborate module AHBlite_Decoder in ../rtl/AHBlite_Decoder.v(1)
HDL-1007 : elaborate module AHBlite_SlaveMUX in ../rtl/AHBlite_SlaveMUX.v(1)
HDL-1007 : elaborate module AHBlite_Block_RAM in ../rtl/AHBlite_Block_RAM.v(1)
HDL-5007 WARNING: actual bit length 1 differs from formal bit length 2 for port 'HRESP' in ../rtl/CortexM0_SoC.v(382)
HDL-1007 : elaborate module AHBlite_LED in ../rtl/AHBlite_LED.v(1)
HDL-5007 WARNING: actual bit length 1 differs from formal bit length 2 for port 'HRESP' in ../rtl/CortexM0_SoC.v(439)
HDL-1007 : elaborate module AHBlite_UART in ../rtl/AHBlite_UART.v(1)
HDL-1007 : elaborate module AHBlite_Matrix_Key in ../rtl/AHBlite_Matrix_Key.v(1)
HDL-1007 : elaborate module AHBlite_QN8027_IIC in ../rtl/AHBlite_QN8027_IIC.v(1)
HDL-1007 : elaborate module clkuart_pwm in ../rtl/clkuart_pwm.v(2)
HDL-1007 : elaborate module UART_RX in ../rtl/UART_RX.v(1)
HDL-1007 : elaborate module UART_TX in ../rtl/UART_TX.v(1)
HDL-1007 : elaborate module FIFO in ../rtl/FIFO.v(3)
HDL-1007 : elaborate module Block_RAM in ../rtl/Block_RAM.v(1)
HDL-1200 : Current top model is CortexM0_SoC
HDL-1100 : Inferred 2 RAMs.
RUN-1003 : finish command "elaborate -top CortexM0_SoC" in  5.719040s wall, 5.656250s user + 0.281250s system = 5.937500s CPU (103.8%)

RUN-1004 : used memory is 246 MB, reserved memory is 201 MB, peak memory is 436 MB
RUN-1002 : start command "read_adc ../../week1/M0.adc"
RUN-1002 : start command "set_pin_assignment  Col[0]   LOCATION = E11; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  Col[1]   LOCATION = D11; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  Col[2]   LOCATION = C11; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  Col[3]   LOCATION = F10; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LED[0]   LOCATION = B14; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LED[1]   LOCATION = B15; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LED[2]   LOCATION = B16; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LED[3]   LOCATION = C15; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LED[4]   LOCATION = C16; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LED[5]   LOCATION = E13; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LED[6]   LOCATION = E16; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LED[7]   LOCATION = F16; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  QN_IIC_SCL   LOCATION = P7; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  QN_IIC_SDA   LOCATION = L8; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  RSTn   LOCATION = A9; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  RXD_1   LOCATION = F12; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  Row[0]   LOCATION = E10; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  Row[1]   LOCATION = C10; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  Row[2]   LOCATION = F9; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  Row[3]   LOCATION = D9; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  SWCLK   LOCATION = R2; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  SWDIO   LOCATION = P2; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  System_clk   LOCATION = R7; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  TXD_1   LOCATION = D12; IOSTANDARD = LVCMOS33; "
USR-6010 WARNING: ADC constraints: pin QN_REF24MHz has no constraint.
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file E:/TD/license/Anlogic.lic
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
SYN-1012 : SanityCheck: Model "CortexM0_SoC"
SYN-1012 : SanityCheck: Model "AHBlite_Interconnect"
SYN-1012 : SanityCheck: Model "AHBlite_Decoder"
SYN-1012 : SanityCheck: Model "AHBlite_SlaveMUX"
SYN-1012 : SanityCheck: Model "AHBlite_LED"
SYN-1012 : SanityCheck: Model "AHBlite_Matrix_Key"
SYN-1012 : SanityCheck: Model "AHBlite_QN8027_IIC"
SYN-1012 : SanityCheck: Model "AHBlite_Block_RAM"
SYN-1012 : SanityCheck: Model "Block_RAM"
SYN-1012 : SanityCheck: Model "UART_RX"
SYN-1012 : SanityCheck: Model "UART_TX"
SYN-1012 : SanityCheck: Model "FIFO"
SYN-1012 : SanityCheck: Model "AHBlite_UART"
SYN-1012 : SanityCheck: Model "clkuart_pwm"
SYN-1012 : SanityCheck: Model "cortexm0ds_logic"
SYN-1043 : Mark AHBlite_QN8027_IIC as IO macro for instance u36
SYN-1016 : Merged 12 instances.
SYN-1026 : Infer Logic BRAM(ram_mem_al_u00)
	 port mode: single dual port
	 port a size: 4096 x 32	 write mode: NORMAL
	 port b size: 4096 x 32	 write mode: READBEFOREWRITE
SYN-1026 : Infer Logic BRAM(ram_mem_al_u10)
	 port mode: single dual port
	 port a size: 4096 x 32	 write mode: NORMAL
	 port b size: 4096 x 32	 write mode: READBEFOREWRITE
SYN-1026 : Infer Logic BRAM(ram_mem_al_u20)
	 port mode: single dual port
	 port a size: 4096 x 32	 write mode: NORMAL
	 port b size: 4096 x 32	 write mode: READBEFOREWRITE
SYN-1026 : Infer Logic BRAM(ram_mem_al_u30)
	 port mode: single dual port
	 port a size: 4096 x 32	 write mode: NORMAL
	 port b size: 4096 x 32	 write mode: READBEFOREWRITE
SYN-1023 : Infer 0 Logic DRAMs, 1 Logic BRAMs.
SYN-1016 : Merged 31 instances.
SYN-1027 : Infer Logic DRAM(al_ram_mem) read 32x8, write 32x8
SYN-1023 : Infer 1 Logic DRAMs, 0 Logic BRAMs.
SYN-1011 : Flatten model CortexM0_SoC
SYN-1011 : Flatten model AHBlite_Interconnect
SYN-1011 : Flatten model AHBlite_Decoder
SYN-1011 : Flatten model AHBlite_SlaveMUX
SYN-1016 : Merged 2 instances.
SYN-1011 : Flatten model AHBlite_LED
SYN-1011 : Flatten model AHBlite_Matrix_Key
SYN-1011 : Flatten model AHBlite_QN8027_IIC
SYN-1011 : Flatten model AHBlite_Block_RAM
SYN-1011 : Flatten model Block_RAM
SYN-1011 : Flatten model UART_RX
SYN-1011 : Flatten model UART_TX
SYN-1011 : Flatten model FIFO
SYN-1016 : Merged 5 instances.
SYN-1011 : Flatten model AHBlite_UART
SYN-1011 : Flatten model clkuart_pwm
SYN-1011 : Flatten model cortexm0ds_logic
SYN-1016 : Merged 54 instances.
SYN-5034 WARNING: Undriven pin: model "CortexM0_SoC" / pin "QN_REF24MHz" net"QN_REF24MHz"
SYN-1014 : Optimize round 1
SYN-1032 : 22867/259 useful/useless nets, 22322/120 useful/useless insts
SYN-1021 : Optimized 67 onehot mux instances.
SYN-1020 : Optimized 54 distributor mux.
SYN-1016 : Merged 83 instances.
SYN-1015 : Optimize round 1, 782 better
SYN-1014 : Optimize round 2
SYN-1032 : 22714/43 useful/useless nets, 22170/149 useful/useless insts
SYN-1019 : Optimized 2 mux instances.
SYN-1016 : Merged 1 instances.
SYN-1015 : Optimize round 2, 203 better
SYN-1014 : Optimize round 3
SYN-1032 : 22711/2 useful/useless nets, 22167/0 useful/useless insts
SYN-1015 : Optimize round 3, 0 better
SYN-1014 : Optimize round 1
SYN-1044 : Optimized 146 inv instances.
SYN-1032 : 20872/408 useful/useless nets, 20638/354 useful/useless insts
SYN-1017 : Remove 2 const input seq instances
SYN-1002 :     K7vpw6_reg
SYN-1002 :     Xbopw6_reg
SYN-1019 : Optimized 17 mux instances.
SYN-1016 : Merged 4 instances.
SYN-1015 : Optimize round 1, 4064 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 5 inv instances.
SYN-1032 : 19859/22 useful/useless nets, 19625/14 useful/useless insts
SYN-1016 : Merged 1 instances.
SYN-1015 : Optimize round 2, 27 better
SYN-1014 : Optimize round 3
SYN-1032 : 19853/0 useful/useless nets, 19619/1 useful/useless insts
SYN-1015 : Optimize round 3, 4 better
SYN-1014 : Optimize round 4
SYN-1015 : Optimize round 4, 0 better
RUN-1003 : finish command "optimize_rtl" in  8.194411s wall, 7.234375s user + 0.609375s system = 7.843750s CPU (95.7%)

RUN-1004 : used memory is 347 MB, reserved memory is 306 MB, peak memory is 436 MB
RUN-1002 : start command "report_area -file CortexM0_SOC_rtl.area"
RUN-1001 : standard
***Report Model: CortexM0_SoC***

IO Statistics
#IO                        25
  #input                    8
  #output                  15
  #inout                    2

Gate Statistics
#Basic gates            19909
  #and                   9477
  #nand                     0
  #or                    1946
  #nor                      0
  #xor                     73
  #xnor                     0
  #buf                      0
  #not                   6416
  #bufif1                   3
  #MX21                   523
  #FADD                     0
  #DFF                   1471
  #LATCH                    0
#MACRO_ADD                 17
#MACRO_EQ                  55
#MACRO_MULT                 1
#MACRO_MUX                178

Report Hierarchy Area:
+----------------------------------------------------+
|Instance  |Module           |gates  |seq    |macros |
+----------------------------------------------------+
|top       |CortexM0_SoC     |18438  |1471   |82     |
|  u_logic |cortexm0ds_logic |18277  |1297   |14     |
+----------------------------------------------------+

RUN-1002 : start command "read_sdc ../../week1/Task2.sdc"
RUN-1002 : start command "get_ports  System_clk "
RUN-1002 : start command "create_clock -name System_clk -period 20 -waveform 0 10 "
RUN-1102 : create_clock: clock name: System_clk, type: 0, period: 20000, rise: 0, fall: 10000.
RUN-1104 : Import SDC file ../../week1/Task2.sdc finished, there are 0 nets kept by constraints.
RUN-1002 : start command "export_db CortexM0_SOC_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db CortexM0_SOC_rtl.db" in  3.660153s wall, 3.281250s user + 0.218750s system = 3.500000s CPU (95.6%)

RUN-1004 : used memory is 463 MB, reserved memory is 426 MB, peak memory is 463 MB
RUN-1002 : start command "optimize_gate -maparea CortexM0_SOC_gate.area"
RUN-1001 : Open license file E:/TD/license/Anlogic.lic
RUN-1001 : Print Gate Property
RUN-1001 : ----------------------------------------------------------
RUN-1001 :          Parameters         |  Settings  |  Default Values  
RUN-1001 : ----------------------------------------------------------
RUN-1001 :        auto_partition       |    fine    |       fine       
RUN-1001 :         cascade_dsp         |    off     |       off        
RUN-1001 :         cascade_eram        |     on     |        on        
RUN-1001 :        gate_sim_model       |    off     |       off        
RUN-1001 :        map_sim_model        |    off     |       off        
RUN-1001 :           opt_area          |   medium   |      medium      
RUN-1001 :          opt_timing         |    auto    |       auto       
RUN-1001 :         pack_effort         |   medium   |      medium      
RUN-1001 :      pack_lslice_ripple     |     on     |        on        
RUN-1001 :   pack_lslice_ripple_ratio  |    0.5     |       0.5        
RUN-1001 :        pack_seq_in_io       |     on     |        on        
RUN-1001 :        ph1_mux_ratio        |    1.0     |       1.0        
RUN-1001 :            report           |  standard  |     standard     
RUN-1001 : ----------------------------------------------------------
SYN-2001 : Map 25 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2593 : bram inst: RAM_CODE/ram_mem_al_u00 will be optimized to a new one with A-width 8 due to unused data out
SYN-2593 : bram inst: RAM_CODE/ram_mem_al_u10 will be optimized to a new one with A-width 8 due to unused data out
SYN-2593 : bram inst: RAM_CODE/ram_mem_al_u20 will be optimized to a new one with A-width 8 due to unused data out
SYN-2593 : bram inst: RAM_CODE/ram_mem_al_u30 will be optimized to a new one with A-width 8 due to unused data out
SYN-2593 : bram inst: RAM_DATA/ram_mem_al_u00 will be optimized to a new one with A-width 8 due to unused data out
SYN-2593 : bram inst: RAM_DATA/ram_mem_al_u10 will be optimized to a new one with A-width 8 due to unused data out
SYN-2593 : bram inst: RAM_DATA/ram_mem_al_u20 will be optimized to a new one with A-width 8 due to unused data out
SYN-2593 : bram inst: RAM_DATA/ram_mem_al_u30 will be optimized to a new one with A-width 8 due to unused data out
SYN-2595 : bram inst: RAM_CODE/ram_mem_al_u00 is set to PDPW/SP from DP for resource saving
SYN-2595 : bram inst: RAM_CODE/ram_mem_al_u10 is set to PDPW/SP from DP for resource saving
SYN-2595 : bram inst: RAM_CODE/ram_mem_al_u20 is set to PDPW/SP from DP for resource saving
SYN-2595 : bram inst: RAM_CODE/ram_mem_al_u30 is set to PDPW/SP from DP for resource saving
SYN-2595 : bram inst: RAM_DATA/ram_mem_al_u00 is set to PDPW/SP from DP for resource saving
SYN-2595 : bram inst: RAM_DATA/ram_mem_al_u10 is set to PDPW/SP from DP for resource saving
SYN-2595 : bram inst: RAM_DATA/ram_mem_al_u20 is set to PDPW/SP from DP for resource saving
SYN-2595 : bram inst: RAM_DATA/ram_mem_al_u30 is set to PDPW/SP from DP for resource saving
SYN-2512 : LOGIC BRAM "RAM_CODE/ram_mem_al_u00"
SYN-2512 : LOGIC BRAM "RAM_CODE/ram_mem_al_u10"
SYN-2512 : LOGIC BRAM "RAM_CODE/ram_mem_al_u20"
SYN-2512 : LOGIC BRAM "RAM_CODE/ram_mem_al_u30"
SYN-2512 : LOGIC BRAM "RAM_DATA/ram_mem_al_u00"
SYN-2512 : LOGIC BRAM "RAM_DATA/ram_mem_al_u10"
SYN-2512 : LOGIC BRAM "RAM_DATA/ram_mem_al_u20"
SYN-2512 : LOGIC BRAM "RAM_DATA/ram_mem_al_u30"
SYN-2531 : Dram(UART1_TX/FIFO/al_ram_mem) write 32x8, read 32x8
SYN-2531 : DRAM UART1_TX/FIFO/al_ram_mem has no init file
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1016 : Merged 141 instances.
SYN-2501 : Optimize round 1, 518 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 10 macro adder
SYN-1019 : Optimized 1604 mux instances.
SYN-1016 : Merged 18 instances.
SYN-1032 : 21430/1616 useful/useless nets, 21014/1 useful/useless insts
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Map 1 macro multiplier
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 19946/68 useful/useless nets, 19624/1 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 69 better
SYN-2571 : Optimize after map_dsp, round 2
SYN-2571 : Optimize after map_dsp, round 2, 0 better
SYN-2501 : Optimize round 1
SYN-2501 : Optimize round 1, 0 better
SYN-2501 : Map 8 macro adder
SYN-1016 : Merged 8 instances.
SYN-1032 : 20380/2 useful/useless nets, 20126/0 useful/useless insts
SYN-3001 : X or Z is treated as constant in optimizing instance UART1_TX/_al_const_x.
SYN-3001 : X or Z is treated as constant in optimizing instance UART1_TX/_al_const_x.
SYN-3001 : X or Z is treated as constant in optimizing instance UART1_TX/_al_const_x.
SYN-3001 : X or Z is treated as constant in optimizing instance UART1_TX/_al_const_x.
SYN-3004 : Optimized 1 const0 DFF(s)
SYN-1032 : 21017/4 useful/useless nets, 20763/4 useful/useless insts
SYN-1032 : 21879/73 useful/useless nets, 21449/67 useful/useless insts
RUN-1002 : start command "start_timer -prepack"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 12, tpin num: 67673, tnet num: 21897, tinst num: 21452, tnode num: 92751, tedge num: 103841.
TMR-2508 : Levelizing timing graph completed, there are 279 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -prepack" in  1.623575s wall, 1.484375s user + 0.015625s system = 1.500000s CPU (92.4%)

RUN-1004 : used memory is 610 MB, reserved memory is 576 MB, peak memory is 610 MB
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 21897 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
SYN-3001 : X or Z is treated as constant in optimizing instance UART1_TX/_al_const_x.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 300 (3.48), #lev = 6 (2.85)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 297 (3.41), #lev = 6 (2.89)
SYN-3001 : Logic optimization runtime opt =   0.08 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 1054 instances into 304 LUTs, name keeping = 68%.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 5120 (4.00), #lev = 21 (8.14)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 5182 (3.87), #lev = 18 (7.68)
SYN-3001 : Logic optimization runtime opt =   2.25 sec, map =  52.94 sec
SYN-3001 : Mapper mapped 18626 instances into 5182 LUTs, name keeping = 31%.
RUN-1002 : start command "report_area -file CortexM0_SOC_gate.area"
RUN-1001 : standard
***Report Model: CortexM0_SoC***

IO Statistics
#IO                        25
  #input                    8
  #output                  15
  #inout                    2

LUT Statistics
#Total_luts              5721
  #lut4                  3802
  #lut5                  1684
  #lut6                     0
  #lut5_mx41                0
  #lut4_alu1b             235

Utilization Statistics
#lut                     5721   out of  19600   29.19%
#reg                     1464   out of  19600    7.47%
#le                         0
#dsp                        3   out of     29   10.34%
#bram                      32   out of     64   50.00%
  #bram9k                  32
  #fifo9k                   0
#bram32k                    0   out of     16    0.00%
#dram                       4
#pad                       25   out of    188   13.30%
  #ireg                     0
  #oreg                     6
  #treg                     0
#pll                        0   out of      4    0.00%

Report Hierarchy Area:
+--------------------------------------------------------------------+
|Instance  |Module           |lut    |ripple |seq    |bram   |dsp    |
+--------------------------------------------------------------------+
|top       |CortexM0_SoC     |5486   |235    |1470   |32     |3      |
|  u_logic |cortexm0ds_logic |5182   |173    |1296   |0      |3      |
+--------------------------------------------------------------------+

SYN-1001 : Packing model "CortexM0_SoC" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 168 DFF/LATCH to SEQ ...
SYN-4009 : Pack 1 carry chain into lslice
SYN-4007 : Packing 29 adder to BLE ...
SYN-4008 : Packed 29 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4013 : Packed 4 DRAM and 0 SEQ.
SYN-1001 : Packing model "cortexm0ds_logic" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 1296 DFF/LATCH to SEQ ...
SYN-4009 : Pack 3 carry chain into lslice
SYN-4007 : Packing 76 adder to BLE ...
SYN-4008 : Packed 76 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
RUN-1003 : finish command "optimize_gate -maparea CortexM0_SOC_gate.area" in  30.644647s wall, 29.468750s user + 0.531250s system = 30.000000s CPU (97.9%)

RUN-1004 : used memory is 518 MB, reserved memory is 505 MB, peak memory is 799 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model CortexM0_SoC
SYN-1011 : Flatten model cortexm0ds_logic
SYN-1016 : Merged 1 instances.
SYN-1016 : Merged 2 instances.
RUN-1002 : start command "read_sdc ../../week1/Task2.sdc"
RUN-1002 : start command "get_ports  System_clk "
RUN-1002 : start command "create_clock -name System_clk -period 20 -waveform 0 10 "
RUN-1102 : create_clock: clock name: System_clk, type: 0, period: 20000, rise: 0, fall: 10000.
RUN-1104 : Import SDC file ../../week1/Task2.sdc finished, there are 0 nets kept by constraints.
RUN-1002 : start command "export_db CortexM0_SOC_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db CortexM0_SOC_gate.db" in  4.690299s wall, 4.421875s user + 0.156250s system = 4.578125s CPU (97.6%)

RUN-1004 : used memory is 540 MB, reserved memory is 511 MB, peak memory is 799 MB
RUN-1002 : start command "place"
RUN-1001 : Open license file E:/TD/license/Anlogic.lic
RUN-1001 : Print Place Property
RUN-1001 : ------------------------------------------------
RUN-1001 :     Parameters    |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------
RUN-1001 :   detailed_place  |     on     |        on        
RUN-1001 :       effort      |   medium   |      medium      
RUN-1001 :     opt_timing    |   medium   |      medium      
RUN-1001 :    pr_strategy    |     1      |        1         
RUN-1001 :     relaxation    |    1.00    |       1.00       
RUN-1001 :      retiming     |    off     |       off        
RUN-1001 : ------------------------------------------------
RUN-1002 : start command "set_param place timing_factor 2.5"
RUN-1002 : start command "set_param route tactics length"
RUN-1002 : start command "set_param route least_critical_net_perc 20"
RUN-1002 : start command "set_param route most_critical_net_perc 60"
PHY-3001 : Placer runs in 8 thread(s).
SYN-4024 : Net "System_clk_pad" drive clk pins.
SYN-4024 : Net "u_logic/SWCLKTCK_pad" drive clk pins.
SYN-4024 : Net "LED_Interface/light_clk" drive clk pins.
SYN-4025 : Tag rtl::Net LED_Interface/light_clk as clock net
SYN-4025 : Tag rtl::Net System_clk_pad as clock net
SYN-4025 : Tag rtl::Net u_logic/SWCLKTCK_pad as clock net
SYN-4026 : Tagged 3 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net u_logic/SWCLKTCK_pad to drive 107 clock pins.
SYN-4015 : Create BUFG instance for clk Net LED_Interface/light_clk to drive 20 clock pins.
PHY-1001 : Populate physical database on model CortexM0_SoC.
RUN-1001 : There are total 7115 instances
RUN-1001 : 5485 luts, 1464 seqs, 63 mslices, 38 lslices, 25 pads, 32 brams, 3 dsps
RUN-1001 : There are total 7459 nets
RUN-1001 : 3796 nets have 2 pins
RUN-1001 : 2660 nets have [3 - 5] pins
RUN-1001 : 614 nets have [6 - 10] pins
RUN-1001 : 210 nets have [11 - 20] pins
RUN-1001 : 165 nets have [21 - 99] pins
RUN-1001 : 14 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 7113 instances, 5485 luts, 1464 seqs, 101 slices, 15 macros(101 instances: 63 mslices 38 lslices)
PHY-3001 : Cell area utilization is 29%
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 12, tpin num: 34448, tnet num: 7413, tinst num: 7113, tnode num: 39092, tedge num: 55974.
TMR-2508 : Levelizing timing graph completed, there are 45 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 7413 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.410420s wall, 1.406250s user + 0.031250s system = 1.437500s CPU (101.9%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 1.71889e+06
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 7113.
PHY-3001 : End clustering;  0.000020s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 29%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1): len = 1.51295e+06, overlap = 78.75
PHY-3002 : Step(2): len = 1.32406e+06, overlap = 78.75
PHY-3002 : Step(3): len = 1.22425e+06, overlap = 78.75
PHY-3002 : Step(4): len = 1.1391e+06, overlap = 79.4688
PHY-3002 : Step(5): len = 1.04277e+06, overlap = 84.1875
PHY-3002 : Step(6): len = 1.0263e+06, overlap = 82.6563
PHY-3002 : Step(7): len = 1.01735e+06, overlap = 84.0938
PHY-3002 : Step(8): len = 975987, overlap = 106.031
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000136211
PHY-3002 : Step(9): len = 1.03919e+06, overlap = 72.5625
PHY-3002 : Step(10): len = 973890, overlap = 76.8438
PHY-3002 : Step(11): len = 961129, overlap = 69.625
PHY-3002 : Step(12): len = 953426, overlap = 71.7188
PHY-3002 : Step(13): len = 947338, overlap = 62.3125
PHY-3002 : Step(14): len = 937869, overlap = 66.125
PHY-3002 : Step(15): len = 923732, overlap = 68.625
PHY-3002 : Step(16): len = 917391, overlap = 68.1875
PHY-3002 : Step(17): len = 912543, overlap = 66.2188
PHY-3002 : Step(18): len = 905841, overlap = 65.9688
PHY-3002 : Step(19): len = 899551, overlap = 68.6875
PHY-3002 : Step(20): len = 894553, overlap = 68.0625
PHY-3002 : Step(21): len = 887972, overlap = 63.5
PHY-3002 : Step(22): len = 882404, overlap = 63.625
PHY-3002 : Step(23): len = 876904, overlap = 65.9688
PHY-3002 : Step(24): len = 871485, overlap = 63.8438
PHY-3002 : Step(25): len = 866374, overlap = 63.375
PHY-3002 : Step(26): len = 861458, overlap = 56.6563
PHY-3002 : Step(27): len = 856482, overlap = 53.375
PHY-3002 : Step(28): len = 850977, overlap = 53.6563
PHY-3002 : Step(29): len = 845916, overlap = 47.8438
PHY-3002 : Step(30): len = 840799, overlap = 50.5
PHY-3002 : Step(31): len = 837279, overlap = 45.8125
PHY-3002 : Step(32): len = 831485, overlap = 46.0313
PHY-3002 : Step(33): len = 826868, overlap = 41.5
PHY-3002 : Step(34): len = 823173, overlap = 41.4063
PHY-3002 : Step(35): len = 818882, overlap = 43.8438
PHY-3002 : Step(36): len = 811479, overlap = 47.5938
PHY-3002 : Step(37): len = 807422, overlap = 41.2188
PHY-3002 : Step(38): len = 804844, overlap = 45.6563
PHY-3002 : Step(39): len = 798200, overlap = 43.3438
PHY-3002 : Step(40): len = 790428, overlap = 53.4375
PHY-3002 : Step(41): len = 787908, overlap = 46.5313
PHY-3002 : Step(42): len = 785335, overlap = 46.5313
PHY-3002 : Step(43): len = 782139, overlap = 55.5313
PHY-3002 : Step(44): len = 741466, overlap = 59.4063
PHY-3002 : Step(45): len = 738520, overlap = 57.875
PHY-3002 : Step(46): len = 736977, overlap = 51.875
PHY-3002 : Step(47): len = 731077, overlap = 49.75
PHY-3002 : Step(48): len = 728838, overlap = 43.3125
PHY-3002 : Step(49): len = 725871, overlap = 55.5625
PHY-3002 : Step(50): len = 724465, overlap = 46.9688
PHY-3002 : Step(51): len = 723049, overlap = 45.5938
PHY-3002 : Step(52): len = 719407, overlap = 50.375
PHY-3002 : Step(53): len = 716465, overlap = 58.25
PHY-3002 : Step(54): len = 713687, overlap = 48.9063
PHY-3002 : Step(55): len = 712417, overlap = 48.9688
PHY-3002 : Step(56): len = 707205, overlap = 46.375
PHY-3002 : Step(57): len = 701653, overlap = 54.0938
PHY-3002 : Step(58): len = 699540, overlap = 54.375
PHY-3002 : Step(59): len = 698046, overlap = 54.625
PHY-3002 : Step(60): len = 692247, overlap = 69.5938
PHY-3002 : Step(61): len = 688806, overlap = 66
PHY-3002 : Step(62): len = 687493, overlap = 57
PHY-3002 : Step(63): len = 684655, overlap = 56.9688
PHY-3002 : Step(64): len = 683393, overlap = 54.4688
PHY-3002 : Step(65): len = 681746, overlap = 48.5938
PHY-3002 : Step(66): len = 679043, overlap = 51.0313
PHY-3002 : Step(67): len = 676351, overlap = 63.875
PHY-3002 : Step(68): len = 673958, overlap = 68.7188
PHY-3002 : Step(69): len = 672209, overlap = 64.0938
PHY-3002 : Step(70): len = 669972, overlap = 57.6875
PHY-3002 : Step(71): len = 665134, overlap = 62.1875
PHY-3002 : Step(72): len = 661014, overlap = 57.4375
PHY-3002 : Step(73): len = 659234, overlap = 61.8438
PHY-3002 : Step(74): len = 657410, overlap = 56.875
PHY-3002 : Step(75): len = 656343, overlap = 59
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000272423
PHY-3002 : Step(76): len = 657030, overlap = 58.5
PHY-3002 : Step(77): len = 659790, overlap = 52.875
PHY-3002 : Step(78): len = 666210, overlap = 47.6563
PHY-3002 : Step(79): len = 667974, overlap = 47.0938
PHY-3002 : Step(80): len = 668809, overlap = 48.9375
PHY-3002 : Step(81): len = 670094, overlap = 45.0625
PHY-3002 : Step(82): len = 673207, overlap = 44.0313
PHY-3002 : Step(83): len = 674783, overlap = 38.6563
PHY-3002 : Step(84): len = 675774, overlap = 40.5625
PHY-3002 : Step(85): len = 676575, overlap = 39.875
PHY-3002 : Step(86): len = 679552, overlap = 49.7188
PHY-3002 : Step(87): len = 681684, overlap = 46.2813
PHY-3002 : Step(88): len = 682180, overlap = 40.8125
PHY-3002 : Step(89): len = 683010, overlap = 36.2188
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000442494
PHY-3002 : Step(90): len = 683567, overlap = 36.0938
PHY-3002 : Step(91): len = 684828, overlap = 33.7188
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.046432s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (67.3%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 35%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 1.52662e+06, over cnt = 1291(3%), over = 1724, worst = 5
PHY-1002 : len = 1.53134e+06, over cnt = 1119(3%), over = 1419, worst = 5
PHY-1002 : len = 1.53679e+06, over cnt = 875(2%), over = 1090, worst = 5
PHY-1002 : len = 1.54626e+06, over cnt = 597(1%), over = 741, worst = 5
PHY-1002 : len = 1.55425e+06, over cnt = 435(1%), over = 545, worst = 5
PHY-1001 : End global iterations;  2.084789s wall, 2.781250s user + 0.125000s system = 2.906250s CPU (139.4%)

PHY-1001 : Congestion index: top1 = 93.13, top5 = 84.38, top10 = 76.88, top15 = 68.75.
PHY-3001 : End congestion estimation;  3.078024s wall, 3.796875s user + 0.125000s system = 3.921875s CPU (127.4%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 7413 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.051503s wall, 1.062500s user + 0.000000s system = 1.062500s CPU (101.0%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 3.21728e-05
PHY-3002 : Step(92): len = 648314, overlap = 59
PHY-3002 : Step(93): len = 607606, overlap = 79.5938
PHY-3002 : Step(94): len = 580927, overlap = 94.5625
PHY-3002 : Step(95): len = 552990, overlap = 107.656
PHY-3002 : Step(96): len = 521813, overlap = 128.344
PHY-3002 : Step(97): len = 495307, overlap = 145.625
PHY-3002 : Step(98): len = 473427, overlap = 162.063
PHY-3002 : Step(99): len = 446312, overlap = 179.25
PHY-3002 : Step(100): len = 429842, overlap = 185.594
PHY-3002 : Step(101): len = 413705, overlap = 193.25
PHY-3002 : Step(102): len = 398092, overlap = 193.656
PHY-3002 : Step(103): len = 388707, overlap = 194.344
PHY-3002 : Step(104): len = 379686, overlap = 193.531
PHY-3002 : Step(105): len = 372721, overlap = 188.313
PHY-3002 : Step(106): len = 367816, overlap = 192.125
PHY-3002 : Step(107): len = 364180, overlap = 192.656
PHY-3002 : Step(108): len = 362077, overlap = 186.563
PHY-3002 : Step(109): len = 360542, overlap = 175.938
PHY-3002 : Step(110): len = 358905, overlap = 171.156
PHY-3002 : Step(111): len = 356577, overlap = 171.625
PHY-3002 : Step(112): len = 353773, overlap = 170.219
PHY-3002 : Step(113): len = 350308, overlap = 171.281
PHY-3002 : Step(114): len = 345755, overlap = 170.625
PHY-3002 : Step(115): len = 343553, overlap = 169.406
PHY-3002 : Step(116): len = 341037, overlap = 173
PHY-3002 : Step(117): len = 339932, overlap = 172.563
PHY-3002 : Step(118): len = 337051, overlap = 172.969
PHY-3002 : Step(119): len = 335326, overlap = 173.625
PHY-3002 : Step(120): len = 333060, overlap = 175.344
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 6.43457e-05
PHY-3002 : Step(121): len = 342215, overlap = 163.625
PHY-3002 : Step(122): len = 358804, overlap = 137.594
PHY-3002 : Step(123): len = 359511, overlap = 133.594
PHY-3002 : Step(124): len = 361835, overlap = 128.719
PHY-3002 : Step(125): len = 366319, overlap = 121.844
PHY-3002 : Step(126): len = 370573, overlap = 113.563
PHY-3002 : Step(127): len = 375706, overlap = 102.031
PHY-3002 : Step(128): len = 378964, overlap = 96.875
PHY-3002 : Step(129): len = 379606, overlap = 93.5625
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000128691
PHY-3002 : Step(130): len = 400059, overlap = 68.3125
PHY-3002 : Step(131): len = 414286, overlap = 55.6563
PHY-3002 : Step(132): len = 420016, overlap = 50.875
PHY-3002 : Step(133): len = 425249, overlap = 43.9688
PHY-3002 : Step(134): len = 428111, overlap = 36.8438
PHY-3002 : Step(135): len = 429160, overlap = 32.5313
PHY-3002 : Step(136): len = 431041, overlap = 27.5313
PHY-3002 : Step(137): len = 430822, overlap = 29.625
PHY-3002 : Step(138): len = 430377, overlap = 30.2188
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000257383
PHY-3002 : Step(139): len = 445594, overlap = 22.875
PHY-3002 : Step(140): len = 455367, overlap = 17.5313
PHY-3002 : Step(141): len = 463303, overlap = 17.9063
PHY-3002 : Step(142): len = 467281, overlap = 14.1563
PHY-3002 : Step(143): len = 472014, overlap = 12.3125
PHY-3002 : Step(144): len = 474854, overlap = 13.0625
PHY-3002 : Step(145): len = 478279, overlap = 12.7813
PHY-3002 : Step(146): len = 480051, overlap = 11.5625
PHY-3002 : Step(147): len = 477956, overlap = 12.6563
PHY-3002 : Step(148): len = 476057, overlap = 12.9375
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000514765
PHY-3002 : Step(149): len = 488634, overlap = 6.65625
PHY-3002 : Step(150): len = 498003, overlap = 6.25
PHY-3002 : Step(151): len = 505863, overlap = 5.03125
PHY-3002 : Step(152): len = 511539, overlap = 3.8125
PHY-3002 : Step(153): len = 515941, overlap = 3.34375
PHY-3002 : Step(154): len = 519214, overlap = 2.59375
PHY-3002 : Step(155): len = 519729, overlap = 2.75
PHY-3002 : Step(156): len = 519582, overlap = 2.40625
PHY-3002 : Step(157): len = 518844, overlap = 2.15625
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.00102953
PHY-3002 : Step(158): len = 528827, overlap = 2.65625
PHY-3002 : Step(159): len = 534564, overlap = 1.78125
PHY-3002 : Step(160): len = 538996, overlap = 1.71875
PHY-3002 : Step(161): len = 544610, overlap = 1.71875
PHY-3002 : Step(162): len = 545996, overlap = 1.78125
PHY-3002 : Step(163): len = 546733, overlap = 2.09375
PHY-3002 : Step(164): len = 546297, overlap = 2.25
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.00205906
PHY-3002 : Step(165): len = 553573, overlap = 1.875
PHY-3002 : Step(166): len = 557755, overlap = 0.8125
PHY-3002 : Step(167): len = 560777, overlap = 0.25
PHY-3002 : Step(168): len = 568384, overlap = 0.125
PHY-3002 : Step(169): len = 569584, overlap = 0
PHY-3002 : Step(170): len = 569626, overlap = 0
PHY-3002 : Step(171): len = 568729, overlap = 0
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 35%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 1.47027e+06, over cnt = 375(1%), over = 472, worst = 4
PHY-1002 : len = 1.47231e+06, over cnt = 260(0%), over = 311, worst = 4
PHY-1002 : len = 1.4728e+06, over cnt = 157(0%), over = 186, worst = 3
PHY-1002 : len = 1.47292e+06, over cnt = 114(0%), over = 132, worst = 3
PHY-1002 : len = 1.47262e+06, over cnt = 83(0%), over = 98, worst = 3
PHY-1001 : End global iterations;  1.674962s wall, 2.500000s user + 0.031250s system = 2.531250s CPU (151.1%)

PHY-1001 : Congestion index: top1 = 60.63, top5 = 48.13, top10 = 43.13, top15 = 40.63.
PHY-3001 : End congestion estimation;  2.702084s wall, 3.578125s user + 0.031250s system = 3.609375s CPU (133.6%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 7413 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.765454s wall, 0.781250s user + 0.031250s system = 0.812500s CPU (106.1%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.00110744
PHY-3002 : Step(172): len = 564272, overlap = 8.4375
PHY-3002 : Step(173): len = 551846, overlap = 6.75
PHY-3002 : Step(174): len = 541769, overlap = 6.625
PHY-3002 : Step(175): len = 531317, overlap = 8.28125
PHY-3002 : Step(176): len = 523967, overlap = 9.125
PHY-3002 : Step(177): len = 518331, overlap = 8.15625
PHY-3002 : Step(178): len = 512204, overlap = 8.8125
PHY-3002 : Step(179): len = 505822, overlap = 9.9375
PHY-3002 : Step(180): len = 501044, overlap = 9.59375
PHY-3002 : Step(181): len = 497380, overlap = 10.2188
PHY-3002 : Step(182): len = 494356, overlap = 10.1563
PHY-3002 : Step(183): len = 491984, overlap = 11.5313
PHY-3002 : Step(184): len = 490896, overlap = 11.8125
PHY-3002 : Step(185): len = 490004, overlap = 11.875
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00221487
PHY-3002 : Step(186): len = 497124, overlap = 9.3125
PHY-3002 : Step(187): len = 502425, overlap = 8.5
PHY-3002 : Step(188): len = 506089, overlap = 7.78125
PHY-3002 : Step(189): len = 509223, overlap = 8.125
PHY-3002 : Step(190): len = 512205, overlap = 6.03125
PHY-3002 : Step(191): len = 513609, overlap = 6.03125
PHY-3002 : Step(192): len = 515289, overlap = 4.65625
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00442975
PHY-3002 : Step(193): len = 519478, overlap = 4.25
PHY-3002 : Step(194): len = 523416, overlap = 3.21875
PHY-3002 : Step(195): len = 526367, overlap = 3.6875
PHY-3002 : Step(196): len = 529857, overlap = 3
PHY-3002 : Step(197): len = 532298, overlap = 3.25
PHY-3002 : Step(198): len = 533522, overlap = 2.84375
PHY-3002 : Step(199): len = 535559, overlap = 3.46875
PHY-3002 : Step(200): len = 538821, overlap = 3.125
PHY-3002 : Step(201): len = 539527, overlap = 3.6875
PHY-3002 : Step(202): len = 540194, overlap = 2.75
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.00836332
PHY-3002 : Step(203): len = 542278, overlap = 3.78125
PHY-3002 : Step(204): len = 544185, overlap = 2.84375
PHY-3002 : Step(205): len = 546554, overlap = 3.28125
PHY-3002 : Step(206): len = 549546, overlap = 2.15625
PHY-3002 : Step(207): len = 550899, overlap = 3.0625
PHY-3002 : Step(208): len = 552844, overlap = 2.84375
PHY-3002 : Step(209): len = 554748, overlap = 3.34375
PHY-3002 : Step(210): len = 555559, overlap = 3
PHY-3002 : Step(211): len = 557036, overlap = 3.1875
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.0145379
PHY-3002 : Step(212): len = 557770, overlap = 2.75
PHY-3002 : Step(213): len = 559911, overlap = 2.59375
PHY-3002 : Step(214): len = 562093, overlap = 2.1875
PHY-3002 : Step(215): len = 563081, overlap = 2.65625
PHY-3002 : Step(216): len = 564056, overlap = 2.625
PHY-3002 : Step(217): len = 565519, overlap = 2.625
PHY-3002 : Step(218): len = 566703, overlap = 2.375
PHY-3002 : Step(219): len = 567875, overlap = 2.59375
PHY-3002 : Step(220): len = 568869, overlap = 2.4375
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.0245635
PHY-3002 : Step(221): len = 569362, overlap = 2.4375
PHY-3002 : Step(222): len = 570738, overlap = 2.25
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 74.59 peak overflow 1.31
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 1.47641e+06, over cnt = 259(0%), over = 316, worst = 3
PHY-1002 : len = 1.47741e+06, over cnt = 172(0%), over = 195, worst = 2
PHY-1002 : len = 1.4763e+06, over cnt = 93(0%), over = 106, worst = 2
PHY-1002 : len = 1.47623e+06, over cnt = 76(0%), over = 86, worst = 2
PHY-1002 : len = 1.4757e+06, over cnt = 58(0%), over = 65, worst = 2
PHY-1001 : End global iterations;  1.758223s wall, 2.765625s user + 0.015625s system = 2.781250s CPU (158.2%)

PHY-1001 : Congestion index: top1 = 61.88, top5 = 50.00, top10 = 44.38, top15 = 40.00.
PHY-1001 : End incremental global routing;  2.686768s wall, 3.687500s user + 0.015625s system = 3.703125s CPU (137.8%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 7413 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  1.041337s wall, 1.015625s user + 0.015625s system = 1.031250s CPU (99.0%)

OPT-1001 : 20 high-fanout net processed.
PHY-3001 : Start incremental placement ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 25 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 7065 has valid locations, 159 needs to be replaced
PHY-3001 : design contains 7252 instances, 5499 luts, 1589 seqs, 101 slices, 15 macros(101 instances: 63 mslices 38 lslices)
PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 588056
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 35%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 1.37568e+06, over cnt = 303(0%), over = 372, worst = 3
PHY-1002 : len = 1.37687e+06, over cnt = 193(0%), over = 222, worst = 3
PHY-1002 : len = 1.37696e+06, over cnt = 108(0%), over = 119, worst = 2
PHY-1002 : len = 1.37603e+06, over cnt = 61(0%), over = 68, worst = 2
PHY-1002 : len = 1.37536e+06, over cnt = 48(0%), over = 55, worst = 2
PHY-1001 : End global iterations;  1.839779s wall, 2.703125s user + 0.015625s system = 2.718750s CPU (147.8%)

PHY-1001 : Congestion index: top1 = 60.00, top5 = 48.75, top10 = 43.75, top15 = 40.63.
PHY-3001 : End congestion estimation;  4.237460s wall, 5.062500s user + 0.093750s system = 5.156250s CPU (121.7%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 7552 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.659676s wall, 0.671875s user + 0.000000s system = 0.671875s CPU (101.8%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(223): len = 587570, overlap = 0
PHY-3002 : Step(224): len = 587570, overlap = 0
PHY-3002 : Step(225): len = 587300, overlap = 0
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 35%
PHY-3001 : Analyzing congestion ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Incremental mode ON
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 1.3755e+06, over cnt = 88(0%), over = 96, worst = 3
PHY-1002 : len = 1.37548e+06, over cnt = 64(0%), over = 70, worst = 2
PHY-1002 : len = 1.37522e+06, over cnt = 48(0%), over = 53, worst = 2
PHY-1002 : len = 1.37475e+06, over cnt = 36(0%), over = 41, worst = 2
PHY-1002 : len = 1.37465e+06, over cnt = 33(0%), over = 38, worst = 2
PHY-1001 : End global iterations;  0.863034s wall, 0.937500s user + 0.031250s system = 0.968750s CPU (112.2%)

PHY-1001 : Congestion index: top1 = 60.00, top5 = 49.38, top10 = 43.13, top15 = 40.63.
PHY-3001 : End congestion estimation;  1.711069s wall, 1.781250s user + 0.031250s system = 1.812500s CPU (105.9%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 7552 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.784002s wall, 0.828125s user + 0.015625s system = 0.843750s CPU (107.6%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.00737408
PHY-3002 : Step(226): len = 587369, overlap = 2.25
PHY-3002 : Step(227): len = 587369, overlap = 2.25
PHY-3001 : Final: Len = 587369, Over = 2.25
PHY-3001 : End incremental placement;  8.046986s wall, 9.156250s user + 0.343750s system = 9.500000s CPU (118.1%)

OPT-1001 : End high-fanout net optimization;  12.863198s wall, 15.015625s user + 0.375000s system = 15.390625s CPU (119.6%)

OPT-1001 : Start global optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 1.37661e+06, over cnt = 291(0%), over = 354, worst = 3
PHY-1002 : len = 1.37781e+06, over cnt = 185(0%), over = 211, worst = 3
PHY-1002 : len = 1.37718e+06, over cnt = 108(0%), over = 121, worst = 3
PHY-1002 : len = 1.37646e+06, over cnt = 72(0%), over = 81, worst = 2
PHY-1002 : len = 1.37626e+06, over cnt = 68(0%), over = 77, worst = 2
PHY-1001 : End global iterations;  1.634992s wall, 2.562500s user + 0.109375s system = 2.671875s CPU (163.4%)

PHY-1001 : Congestion index: top1 = 60.00, top5 = 48.13, top10 = 43.13, top15 = 40.63.
OPT-1001 : End congestion update;  2.544150s wall, 3.484375s user + 0.109375s system = 3.593750s CPU (141.3%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 7552 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.618043s wall, 0.609375s user + 0.000000s system = 0.609375s CPU (98.6%)

OPT-1001 : Start: WNS 415 TNS 0 NUM_FEPS 0
OPT-1001 : Iter 1: improved WNS 1165 TNS 0 NUM_FEPS 0 with 9 cells processed and 3898 slack improved
OPT-1001 : Iter 2: improved WNS 1685 TNS 0 NUM_FEPS 0 with 14 cells processed and 7866 slack improved
OPT-1001 : Iter 3: improved WNS 1944 TNS 0 NUM_FEPS 0 with 14 cells processed and 7966 slack improved
OPT-1001 : Iter 4: improved WNS 2127 TNS 0 NUM_FEPS 0 with 13 cells processed and 6400 slack improved
OPT-1001 : Iter 5: improved WNS 2328 TNS 0 NUM_FEPS 0 with 24 cells processed and 10326 slack improved
OPT-1001 : Iter 6: improved WNS 2603 TNS 0 NUM_FEPS 0 with 13 cells processed and 2382 slack improved
OPT-1001 : Iter 7: improved WNS 2803 TNS 0 NUM_FEPS 0 with 13 cells processed and 5200 slack improved
OPT-1001 : Iter 8: improved WNS 2803 TNS 0 NUM_FEPS 0 with 6 cells processed and 2642 slack improved
OPT-1001 : End global optimization;  6.173476s wall, 7.093750s user + 0.156250s system = 7.250000s CPU (117.4%)

OPT-1001 : End physical optimization;  19.261624s wall, 22.187500s user + 0.546875s system = 22.734375s CPU (118.0%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 5499 LUT to BLE ...
SYN-4008 : Packed 5499 LUT and 618 SEQ to BLE.
SYN-4003 : Packing 971 remaining SEQ's ...
SYN-4005 : Packed 939 SEQ with LUT/SLICE
SYN-4006 : 3942 single LUT's are left
SYN-4006 : 32 single SEQ's are left
SYN-4011 : Packing model "CortexM0_SoC" (AL_USER_NORMAL) with 5531/5697 primitive instances ...
PHY-3001 : End packing;  1.967595s wall, 1.921875s user + 0.031250s system = 1.953125s CPU (99.3%)

PHY-1001 : Populate physical database on model CortexM0_SoC.
RUN-1001 : There are total 3442 instances
RUN-1001 : 1689 mslices, 1688 lslices, 25 pads, 32 brams, 3 dsps
RUN-1001 : There are total 7160 nets
RUN-1001 : 2834 nets have 2 pins
RUN-1001 : 3036 nets have [3 - 5] pins
RUN-1001 : 736 nets have [6 - 10] pins
RUN-1001 : 286 nets have [11 - 20] pins
RUN-1001 : 266 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-3001 : design contains 3440 instances, 3377 slices, 15 macros(101 instances: 63 mslices 38 lslices)
PHY-3001 : Cell area utilization is 41%
PHY-3001 : After packing: Len = 622058, Over = 27.5
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 41%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 1.44101e+06, over cnt = 279(0%), over = 333, worst = 4
PHY-1002 : len = 1.44201e+06, over cnt = 173(0%), over = 203, worst = 4
PHY-1002 : len = 1.44177e+06, over cnt = 124(0%), over = 142, worst = 4
PHY-1002 : len = 1.44162e+06, over cnt = 95(0%), over = 108, worst = 4
PHY-1002 : len = 1.44022e+06, over cnt = 75(0%), over = 85, worst = 4
PHY-1001 : End global iterations;  1.778829s wall, 2.484375s user + 0.000000s system = 2.484375s CPU (139.7%)

PHY-1001 : Congestion index: top1 = 63.75, top5 = 51.88, top10 = 45.63, top15 = 41.25.
PHY-3001 : End congestion estimation;  4.470274s wall, 5.140625s user + 0.015625s system = 5.156250s CPU (115.3%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 7114 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.057948s wall, 1.093750s user + 0.015625s system = 1.109375s CPU (104.9%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000249722
PHY-3002 : Step(228): len = 602600, overlap = 25
PHY-3002 : Step(229): len = 591913, overlap = 26
PHY-3002 : Step(230): len = 584885, overlap = 28.25
PHY-3002 : Step(231): len = 577358, overlap = 32.5
PHY-3002 : Step(232): len = 571720, overlap = 31
PHY-3002 : Step(233): len = 566232, overlap = 32
PHY-3002 : Step(234): len = 560300, overlap = 42.5
PHY-3002 : Step(235): len = 556166, overlap = 45
PHY-3002 : Step(236): len = 551599, overlap = 48
PHY-3002 : Step(237): len = 546757, overlap = 53.5
PHY-3002 : Step(238): len = 543923, overlap = 53.5
PHY-3002 : Step(239): len = 540787, overlap = 56
PHY-3002 : Step(240): len = 536150, overlap = 55
PHY-3002 : Step(241): len = 533768, overlap = 56.25
PHY-3002 : Step(242): len = 532112, overlap = 58.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000499443
PHY-3002 : Step(243): len = 544542, overlap = 44.5
PHY-3002 : Step(244): len = 549378, overlap = 40.75
PHY-3002 : Step(245): len = 553422, overlap = 36
PHY-3002 : Step(246): len = 558215, overlap = 32
PHY-3002 : Step(247): len = 562884, overlap = 28
PHY-3002 : Step(248): len = 567407, overlap = 26.5
PHY-3002 : Step(249): len = 572696, overlap = 25.5
PHY-3002 : Step(250): len = 576824, overlap = 26.25
PHY-3002 : Step(251): len = 578880, overlap = 26.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000990771
PHY-3002 : Step(252): len = 587808, overlap = 20
PHY-3002 : Step(253): len = 591501, overlap = 18.75
PHY-3002 : Step(254): len = 595727, overlap = 16.25
PHY-3002 : Step(255): len = 600113, overlap = 16.5
PHY-3002 : Step(256): len = 603705, overlap = 17.25
PHY-3002 : Step(257): len = 606763, overlap = 16.5
PHY-3002 : Step(258): len = 609564, overlap = 14
PHY-3002 : Step(259): len = 611840, overlap = 14
PHY-3002 : Step(260): len = 614449, overlap = 12.75
PHY-3002 : Step(261): len = 617163, overlap = 13.75
PHY-3002 : Step(262): len = 618106, overlap = 13.5
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.00192657
PHY-3002 : Step(263): len = 624276, overlap = 12.5
PHY-3002 : Step(264): len = 626961, overlap = 9.75
PHY-3002 : Step(265): len = 629905, overlap = 9.25
PHY-3002 : Step(266): len = 632788, overlap = 9.75
PHY-3002 : Step(267): len = 636063, overlap = 9.5
PHY-3002 : Step(268): len = 637453, overlap = 8.25
PHY-3002 : Step(269): len = 638573, overlap = 8.75
PHY-3002 : Step(270): len = 641156, overlap = 7
PHY-3002 : Step(271): len = 642739, overlap = 7.5
PHY-3002 : Step(272): len = 643100, overlap = 7.75
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.00373518
PHY-3002 : Step(273): len = 648139, overlap = 6.25
PHY-3002 : Step(274): len = 649558, overlap = 8
PHY-3002 : Step(275): len = 651494, overlap = 7.75
PHY-3002 : Step(276): len = 653431, overlap = 8.25
PHY-3002 : Step(277): len = 654873, overlap = 9
PHY-3002 : Step(278): len = 656418, overlap = 8.25
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.00637903
PHY-3002 : Step(279): len = 658335, overlap = 7.75
PHY-3002 : Step(280): len = 660511, overlap = 7.5
PHY-3002 : Step(281): len = 662206, overlap = 7.25
PHY-3002 : Step(282): len = 663289, overlap = 7.5
PHY-3002 : Step(283): len = 664616, overlap = 7
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  3.040200s wall, 2.875000s user + 3.000000s system = 5.875000s CPU (193.2%)

PHY-3001 : Trial Legalized: Len = 675479
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 41%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 1.57162e+06, over cnt = 284(0%), over = 324, worst = 3
PHY-1002 : len = 1.57235e+06, over cnt = 187(0%), over = 205, worst = 3
PHY-1002 : len = 1.57116e+06, over cnt = 119(0%), over = 135, worst = 3
PHY-1002 : len = 1.57056e+06, over cnt = 82(0%), over = 95, worst = 3
PHY-1002 : len = 1.56938e+06, over cnt = 55(0%), over = 65, worst = 3
PHY-1001 : End global iterations;  2.462554s wall, 3.031250s user + 0.078125s system = 3.109375s CPU (126.3%)

PHY-1001 : Congestion index: top1 = 68.75, top5 = 55.00, top10 = 48.13, top15 = 44.38.
PHY-3001 : End congestion estimation;  3.738056s wall, 4.281250s user + 0.093750s system = 4.375000s CPU (117.0%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 7114 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.736620s wall, 0.734375s user + 0.000000s system = 0.734375s CPU (99.7%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000560886
PHY-3002 : Step(284): len = 648795, overlap = 5.25
PHY-3002 : Step(285): len = 638510, overlap = 8
PHY-3002 : Step(286): len = 628727, overlap = 9.5
PHY-3002 : Step(287): len = 622147, overlap = 13.5
PHY-3002 : Step(288): len = 615531, overlap = 12.75
PHY-3002 : Step(289): len = 611016, overlap = 12.75
PHY-3002 : Step(290): len = 606950, overlap = 12.75
PHY-3002 : Step(291): len = 603636, overlap = 13.75
PHY-3002 : Step(292): len = 599664, overlap = 16.25
PHY-3002 : Step(293): len = 596884, overlap = 16.5
PHY-3002 : Step(294): len = 595218, overlap = 17.5
PHY-3002 : Step(295): len = 593078, overlap = 19.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.090598s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (103.5%)

PHY-3001 : Legalized: Len = 600146, Over = 0
PHY-3001 : Spreading special nets. 10 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.053215s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (58.7%)

PHY-3001 : 11 instances has been re-located, deltaX = 0, deltaY = 8, maxDist = 1.
PHY-3001 : Final: Len = 600326, Over = 0
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 1.42418e+06, over cnt = 313(0%), over = 358, worst = 3
PHY-1002 : len = 1.4249e+06, over cnt = 207(0%), over = 232, worst = 2
PHY-1002 : len = 1.42326e+06, over cnt = 129(0%), over = 143, worst = 2
PHY-1002 : len = 1.42007e+06, over cnt = 88(0%), over = 96, worst = 2
PHY-1002 : len = 1.41669e+06, over cnt = 47(0%), over = 54, worst = 2
PHY-1001 : End global iterations;  1.676864s wall, 2.640625s user + 0.015625s system = 2.656250s CPU (158.4%)

PHY-1001 : Congestion index: top1 = 69.38, top5 = 58.13, top10 = 50.63, top15 = 45.00.
PHY-1001 : End incremental global routing;  2.624530s wall, 3.593750s user + 0.015625s system = 3.609375s CPU (137.5%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 7114 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.727208s wall, 0.750000s user + 0.015625s system = 0.765625s CPU (105.3%)

OPT-1001 : 1 high-fanout net processed.
PHY-3001 : Start incremental placement ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 25 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 3411 has valid locations, 7 needs to be replaced
PHY-3001 : design contains 3446 instances, 3383 slices, 15 macros(101 instances: 63 mslices 38 lslices)
PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 601283
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 41%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 1.42513e+06, over cnt = 312(0%), over = 357, worst = 3
PHY-1002 : len = 1.42587e+06, over cnt = 205(0%), over = 230, worst = 2
PHY-1002 : len = 1.42432e+06, over cnt = 128(0%), over = 142, worst = 2
PHY-1002 : len = 1.42113e+06, over cnt = 87(0%), over = 95, worst = 2
PHY-1002 : len = 1.41781e+06, over cnt = 47(0%), over = 54, worst = 2
PHY-1001 : End global iterations;  1.737821s wall, 2.484375s user + 0.046875s system = 2.531250s CPU (145.7%)

PHY-1001 : Congestion index: top1 = 70.00, top5 = 58.13, top10 = 50.63, top15 = 45.00.
PHY-3001 : End congestion estimation;  4.134111s wall, 4.859375s user + 0.078125s system = 4.937500s CPU (119.4%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 7120 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.753047s wall, 0.781250s user + 0.000000s system = 0.781250s CPU (103.7%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(296): len = 600933, overlap = 0
PHY-3002 : Step(297): len = 600933, overlap = 0
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 41%
PHY-3001 : Analyzing congestion ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Incremental mode ON
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 1.41636e+06, over cnt = 47(0%), over = 54, worst = 2
PHY-1002 : len = 1.41641e+06, over cnt = 41(0%), over = 48, worst = 2
PHY-1002 : len = 1.41639e+06, over cnt = 40(0%), over = 47, worst = 2
PHY-1002 : len = 1.41642e+06, over cnt = 37(0%), over = 44, worst = 2
PHY-1002 : len = 1.41642e+06, over cnt = 37(0%), over = 44, worst = 2
PHY-1001 : End global iterations;  0.783442s wall, 0.796875s user + 0.000000s system = 0.796875s CPU (101.7%)

PHY-1001 : Congestion index: top1 = 69.38, top5 = 58.13, top10 = 50.63, top15 = 45.00.
PHY-3001 : End congestion estimation;  1.573748s wall, 1.578125s user + 0.015625s system = 1.593750s CPU (101.3%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 7120 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.655617s wall, 0.671875s user + 0.015625s system = 0.687500s CPU (104.9%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000549571
PHY-3002 : Step(298): len = 601067, overlap = 0
PHY-3002 : Step(299): len = 601067, overlap = 0
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.013555s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (230.5%)

PHY-3001 : Legalized: Len = 601059, Over = 0
PHY-3001 : End spreading;  0.025952s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (120.4%)

PHY-3001 : Final: Len = 601059, Over = 0
PHY-3001 : End incremental placement;  7.602380s wall, 8.640625s user + 0.265625s system = 8.906250s CPU (117.2%)

OPT-1001 : End high-fanout net optimization;  12.740274s wall, 14.812500s user + 0.312500s system = 15.125000s CPU (118.7%)

OPT-1001 : Start path based optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 1.42342e+06, over cnt = 307(0%), over = 352, worst = 3
PHY-1002 : len = 1.42402e+06, over cnt = 220(0%), over = 248, worst = 3
PHY-1002 : len = 1.42272e+06, over cnt = 124(0%), over = 138, worst = 3
PHY-1002 : len = 1.42093e+06, over cnt = 87(0%), over = 95, worst = 2
PHY-1002 : len = 1.41722e+06, over cnt = 46(0%), over = 52, worst = 2
PHY-1001 : End global iterations;  1.513266s wall, 2.453125s user + 0.000000s system = 2.453125s CPU (162.1%)

PHY-1001 : Congestion index: top1 = 70.00, top5 = 58.75, top10 = 50.00, top15 = 45.63.
OPT-1001 : End congestion update;  2.403399s wall, 3.312500s user + 0.031250s system = 3.343750s CPU (139.1%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 7120 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.603305s wall, 0.609375s user + 0.015625s system = 0.625000s CPU (103.6%)

OPT-1001 : Start: WNS 1369 TNS 0 NUM_FEPS 0
PHY-3001 : Start incremental legalization ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 25 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 3418 has valid locations, 0 needs to be replaced
PHY-3001 : design contains 3446 instances, 3383 slices, 15 macros(101 instances: 63 mslices 38 lslices)
PHY-3001 : Cell area utilization is 41%
PHY-3001 : Initial: Len = 602871, Over = 0
PHY-3001 : End spreading;  0.031164s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (100.3%)

PHY-3001 : Final: Len = 602871, Over = 0
PHY-3001 : End incremental legalization;  0.286913s wall, 0.312500s user + 0.015625s system = 0.328125s CPU (114.4%)

OPT-1001 : Iter 1: improved WNS 1888 TNS 0 NUM_FEPS 0 with 9 cells processed and 631 slack improved
PHY-3001 : Start incremental legalization ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 25 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 3418 has valid locations, 0 needs to be replaced
PHY-3001 : design contains 3446 instances, 3383 slices, 15 macros(101 instances: 63 mslices 38 lslices)
PHY-3001 : Cell area utilization is 41%
PHY-3001 : Initial: Len = 606353, Over = 0
PHY-3001 : End spreading;  0.025143s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (62.1%)

PHY-3001 : Final: Len = 606353, Over = 0
PHY-3001 : End incremental legalization;  0.283806s wall, 0.406250s user + 0.015625s system = 0.421875s CPU (148.6%)

OPT-1001 : Iter 2: improved WNS 2157 TNS 0 NUM_FEPS 0 with 10 cells processed and 4801 slack improved
PHY-3001 : Start incremental legalization ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 25 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 3418 has valid locations, 0 needs to be replaced
PHY-3001 : design contains 3446 instances, 3383 slices, 15 macros(101 instances: 63 mslices 38 lslices)
PHY-3001 : Cell area utilization is 41%
PHY-3001 : Initial: Len = 607987, Over = 0
PHY-3001 : End spreading;  0.027030s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (57.8%)

PHY-3001 : Final: Len = 607987, Over = 0
PHY-3001 : End incremental legalization;  0.349120s wall, 0.437500s user + 0.015625s system = 0.453125s CPU (129.8%)

OPT-1001 : Iter 3: improved WNS 2432 TNS 0 NUM_FEPS 0 with 11 cells processed and 2617 slack improved
PHY-3001 : Start incremental legalization ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 25 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 3418 has valid locations, 0 needs to be replaced
PHY-3001 : design contains 3446 instances, 3383 slices, 15 macros(101 instances: 63 mslices 38 lslices)
PHY-3001 : Cell area utilization is 41%
PHY-3001 : Initial: Len = 611245, Over = 0
PHY-3001 : End spreading;  0.031932s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (97.9%)

PHY-3001 : Final: Len = 611245, Over = 0
PHY-3001 : End incremental legalization;  0.337354s wall, 0.500000s user + 0.000000s system = 0.500000s CPU (148.2%)

OPT-1001 : Iter 4: improved WNS 2685 TNS 0 NUM_FEPS 0 with 9 cells processed and 2404 slack improved
PHY-3001 : Start incremental legalization ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 25 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 3418 has valid locations, 0 needs to be replaced
PHY-3001 : design contains 3446 instances, 3383 slices, 15 macros(101 instances: 63 mslices 38 lslices)
PHY-3001 : Cell area utilization is 41%
PHY-3001 : Initial: Len = 613845, Over = 0
PHY-3001 : End spreading;  0.027820s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (112.3%)

PHY-3001 : Final: Len = 613845, Over = 0
PHY-3001 : End incremental legalization;  0.267240s wall, 0.296875s user + 0.000000s system = 0.296875s CPU (111.1%)

OPT-1001 : Iter 5: improved WNS 2957 TNS 0 NUM_FEPS 0 with 13 cells processed and 3754 slack improved
PHY-3001 : Start incremental legalization ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 25 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 3418 has valid locations, 0 needs to be replaced
PHY-3001 : design contains 3446 instances, 3383 slices, 15 macros(101 instances: 63 mslices 38 lslices)
PHY-3001 : Cell area utilization is 41%
PHY-3001 : Initial: Len = 618333, Over = 0
PHY-3001 : End spreading;  0.028258s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (55.3%)

PHY-3001 : Final: Len = 618333, Over = 0
PHY-3001 : End incremental legalization;  0.352300s wall, 0.453125s user + 0.015625s system = 0.468750s CPU (133.1%)

OPT-1001 : Iter 6: improved WNS 3065 TNS 0 NUM_FEPS 0 with 20 cells processed and 4579 slack improved
OPT-1001 : End path based optimization;  18.747592s wall, 20.078125s user + 0.187500s system = 20.265625s CPU (108.1%)

OPT-1001 : End physical optimization;  31.494910s wall, 34.890625s user + 0.500000s system = 35.390625s CPU (112.4%)

RUN-1003 : finish command "place" in  102.828185s wall, 155.750000s user + 13.187500s system = 168.937500s CPU (164.3%)

RUN-1004 : used memory is 733 MB, reserved memory is 725 MB, peak memory is 835 MB
RUN-1002 : start command "report_area -io_info -file CortexM0_SOC_place.area"
RUN-1001 : standard
***Report Model: CortexM0_SoC***

IO Statistics
#IO                        25
  #input                    8
  #output                  15
  #inout                    2

Utilization Statistics
#lut                     6339   out of  19600   32.34%
#reg                     1595   out of  19600    8.14%
#le                      6371
  #lut only              4776   out of   6371   74.96%
  #reg only                32   out of   6371    0.50%
  #lut&reg               1563   out of   6371   24.53%
#dsp                        3   out of     29   10.34%
#bram                      32   out of     64   50.00%
  #bram9k                  32
  #fifo9k                   0
#bram32k                    0   out of     16    0.00%
#pad                       25   out of    188   13.30%
  #ireg                     0
  #oreg                     6
  #treg                     0
#pll                        0   out of      4    0.00%


Detailed IO Report

     Name        Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
    Col[3]         INPUT        F10        LVCMOS33          N/A          PULLUP      NONE    
    Col[2]         INPUT        C11        LVCMOS33          N/A          PULLUP      NONE    
    Col[1]         INPUT        D11        LVCMOS33          N/A          PULLUP      NONE    
    Col[0]         INPUT        E11        LVCMOS33          N/A          PULLUP      NONE    
     RSTn          INPUT         A9        LVCMOS33          N/A          PULLUP      NONE    
     RXD_1         INPUT        F12        LVCMOS33          N/A          PULLUP      NONE    
     SWCLK         INPUT         R2        LVCMOS33          N/A          PULLUP      NONE    
  System_clk       INPUT         R7        LVCMOS33          N/A          PULLUP      NONE    
    LED[7]        OUTPUT        F16        LVCMOS33           8            NONE       NONE    
    LED[6]        OUTPUT        E16        LVCMOS33           8            NONE       NONE    
    LED[5]        OUTPUT        E13        LVCMOS33           8            NONE       NONE    
    LED[4]        OUTPUT        C16        LVCMOS33           8            NONE       NONE    
    LED[3]        OUTPUT        C15        LVCMOS33           8            NONE       NONE    
    LED[2]        OUTPUT        B16        LVCMOS33           8            NONE       NONE    
    LED[1]        OUTPUT        B15        LVCMOS33           8            NONE       NONE    
    LED[0]        OUTPUT        B14        LVCMOS33           8            NONE       NONE    
  QN_IIC_SCL      OUTPUT         P7        LVCMOS33           8            NONE       OREG    
  QN_REF24MHz     OUTPUT        H16        LVCMOS25           8            N/A        NONE    
    Row[3]        OUTPUT         D9        LVCMOS33           8            NONE       OREG    
    Row[2]        OUTPUT         F9        LVCMOS33           8            NONE       OREG    
    Row[1]        OUTPUT        C10        LVCMOS33           8            NONE       OREG    
    Row[0]        OUTPUT        E10        LVCMOS33           8            NONE       OREG    
     TXD_1        OUTPUT        D12        LVCMOS33           8            NONE       NONE    
  QN_IIC_SDA       INOUT         L8        LVCMOS33           8           PULLUP      OREG    
     SWDIO         INOUT         P2        LVCMOS33           8           PULLUP      NONE    

Report Hierarchy Area:
+----------------------------------------------------------------------+
|Instance |Module       |le    |lut    |ripple |seq    |bram   |dsp    |
+----------------------------------------------------------------------+
|top      |CortexM0_SoC |6371  |6250   |89     |1601   |32     |3      |
+----------------------------------------------------------------------+

RUN-1002 : start command "route"
RUN-1001 : Open license file E:/TD/license/Anlogic.lic
RUN-1001 : Print Route Property
RUN-1001 : -----------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  
RUN-1001 : -----------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      
RUN-1001 :     fix_hold     |    off     |       off        
RUN-1001 :       lcnp       |     5      |        5         
RUN-1001 :       mcnp       |     10     |        10        
RUN-1001 :    opt_timing    |   medium   |      medium      
RUN-1001 :   phy_sim_model  |    off     |       off        
RUN-1001 :     priority     |   timing   |      timing      
RUN-1001 :     swap_pin     |     on     |        on        
RUN-1001 : -----------------------------------------------
PHY-1001 : Route runs in 8 thread(s)
RUN-1001 : There are total 3448 instances
RUN-1001 : 1695 mslices, 1688 lslices, 25 pads, 32 brams, 3 dsps
RUN-1001 : There are total 7166 nets
RUN-1001 : 2834 nets have 2 pins
RUN-1001 : 3035 nets have [3 - 5] pins
RUN-1001 : 740 nets have [6 - 10] pins
RUN-1001 : 290 nets have [11 - 20] pins
RUN-1001 : 265 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 1.45145e+06, over cnt = 308(0%), over = 347, worst = 3
PHY-1002 : len = 1.45221e+06, over cnt = 216(0%), over = 238, worst = 2
PHY-1002 : len = 1.44985e+06, over cnt = 130(0%), over = 146, worst = 2
PHY-1002 : len = 1.44734e+06, over cnt = 82(0%), over = 94, worst = 2
PHY-1002 : len = 1.41085e+06, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  1.904438s wall, 2.640625s user + 0.046875s system = 2.687500s CPU (141.1%)

PHY-1001 : Congestion index: top1 = 69.38, top5 = 58.13, top10 = 50.00, top15 = 45.00.
PHY-1001 : Timing updates.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 7120 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Optimize timing.
PHY-1001 : Pin swapping for better routability
PHY-1001 : Pin local connectivity score is improved from 649 to 5
PHY-1001 : End pin swap;  0.821642s wall, 0.734375s user + 0.000000s system = 0.734375s CPU (89.4%)

PHY-1001 : End global routing;  7.155234s wall, 7.765625s user + 0.125000s system = 7.890625s CPU (110.3%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net LED_Interface/light_clk_gclk_net will be merged with clock LED_Interface/light_clk
PHY-1001 : net System_clk_pad will be routed on clock mesh
PHY-1001 : clock net u_logic/SWCLKTCK_pad_gclk_net will be merged with clock u_logic/SWCLKTCK_pad
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 88600, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.235273s wall, 0.203125s user + 0.000000s system = 0.203125s CPU (86.3%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 1% nets.
PHY-1002 : len = 105784, over cnt = 3(0%), over = 3, worst = 1
PHY-1001 : End Routed; 1.343547s wall, 1.343750s user + 0.000000s system = 1.343750s CPU (100.0%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 105736, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End DR Iter 1; 0.014564s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (107.3%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 105736, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End DR Iter 2; 0.009266s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (337.2%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1002 : len = 105736, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End DR Iter 3; 0.009437s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (331.1%)

PHY-1001 : ===== DR Iter 4 =====
PHY-1002 : len = 105736, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End DR Iter 4; 0.014291s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (218.7%)

PHY-1001 : ===== DR Iter 5 =====
PHY-1002 : len = 105736, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End DR Iter 5; 0.008471s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 40% nets.
PHY-1001 : Routed 47% nets.
PHY-1001 : Routed 56% nets.
PHY-1001 : Routed 70% nets.
PHY-1001 : Routed 97% nets.
PHY-1002 : len = 1.12277e+06, over cnt = 706(0%), over = 712, worst = 2
PHY-1001 : End Routed; 76.808515s wall, 102.609375s user + 1.390625s system = 104.000000s CPU (135.4%)

PHY-1001 : Update timing.....
PHY-1001 : 3042/7017(43%) critical/total net(s), WNS -3.720ns, TNS -1225.073ns, False end point 640.
PHY-1001 : End update timing;  3.057664s wall, 2.984375s user + 0.015625s system = 3.000000s CPU (98.1%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 1.12959e+06, over cnt = 269(0%), over = 269, worst = 1
PHY-1001 : End DR Iter 1; 2.689154s wall, 3.843750s user + 0.015625s system = 3.859375s CPU (143.5%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 1.13187e+06, over cnt = 36(0%), over = 36, worst = 1
PHY-1001 : End DR Iter 2; 1.189249s wall, 1.625000s user + 0.000000s system = 1.625000s CPU (136.6%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1002 : len = 1.1323e+06, over cnt = 2(0%), over = 2, worst = 1
PHY-1001 : End DR Iter 3; 0.214417s wall, 0.218750s user + 0.000000s system = 0.218750s CPU (102.0%)

PHY-1001 : ===== DR Iter 4 =====
PHY-1002 : len = 1.13233e+06, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 1.13233e+06
PHY-1001 : End DR Iter 4; 0.137839s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (90.7%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net LED_Interface/light_clk_gclk_net will be merged with clock LED_Interface/light_clk
PHY-1001 : net System_clk_pad will be routed on clock mesh
PHY-1001 : clock net u_logic/SWCLKTCK_pad_gclk_net will be merged with clock u_logic/SWCLKTCK_pad
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  101.612057s wall, 128.250000s user + 1.906250s system = 130.156250s CPU (128.1%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  109.426678s wall, 136.656250s user + 2.093750s system = 138.750000s CPU (126.8%)

RUN-1004 : used memory is 937 MB, reserved memory is 920 MB, peak memory is 1330 MB
RUN-1002 : start command "report_area -io_info -file CortexM0_SOC_phy.area"
RUN-1001 : standard
***Report Model: CortexM0_SoC***

IO Statistics
#IO                        25
  #input                    8
  #output                  15
  #inout                    2

Utilization Statistics
#lut                     6339   out of  19600   32.34%
#reg                     1595   out of  19600    8.14%
#le                      6371
  #lut only              4776   out of   6371   74.96%
  #reg only                32   out of   6371    0.50%
  #lut&reg               1563   out of   6371   24.53%
#dsp                        3   out of     29   10.34%
#bram                      32   out of     64   50.00%
  #bram9k                  32
  #fifo9k                   0
#bram32k                    0   out of     16    0.00%
#pad                       25   out of    188   13.30%
  #ireg                     0
  #oreg                     6
  #treg                     0
#pll                        0   out of      4    0.00%
#gclk                       3   out of     16   18.75%


Detailed IO Report

     Name        Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
    Col[3]         INPUT        F10        LVCMOS33          N/A          PULLUP      NONE    
    Col[2]         INPUT        C11        LVCMOS33          N/A          PULLUP      NONE    
    Col[1]         INPUT        D11        LVCMOS33          N/A          PULLUP      NONE    
    Col[0]         INPUT        E11        LVCMOS33          N/A          PULLUP      NONE    
     RSTn          INPUT         A9        LVCMOS33          N/A          PULLUP      NONE    
     RXD_1         INPUT        F12        LVCMOS33          N/A          PULLUP      NONE    
     SWCLK         INPUT         R2        LVCMOS33          N/A          PULLUP      NONE    
  System_clk       INPUT         R7        LVCMOS33          N/A          PULLUP      NONE    
    LED[7]        OUTPUT        F16        LVCMOS33           8            NONE       NONE    
    LED[6]        OUTPUT        E16        LVCMOS33           8            NONE       NONE    
    LED[5]        OUTPUT        E13        LVCMOS33           8            NONE       NONE    
    LED[4]        OUTPUT        C16        LVCMOS33           8            NONE       NONE    
    LED[3]        OUTPUT        C15        LVCMOS33           8            NONE       NONE    
    LED[2]        OUTPUT        B16        LVCMOS33           8            NONE       NONE    
    LED[1]        OUTPUT        B15        LVCMOS33           8            NONE       NONE    
    LED[0]        OUTPUT        B14        LVCMOS33           8            NONE       NONE    
  QN_IIC_SCL      OUTPUT         P7        LVCMOS33           8            NONE       OREG    
  QN_REF24MHz     OUTPUT        H16        LVCMOS25           8            N/A        NONE    
    Row[3]        OUTPUT         D9        LVCMOS33           8            NONE       OREG    
    Row[2]        OUTPUT         F9        LVCMOS33           8            NONE       OREG    
    Row[1]        OUTPUT        C10        LVCMOS33           8            NONE       OREG    
    Row[0]        OUTPUT        E10        LVCMOS33           8            NONE       OREG    
     TXD_1        OUTPUT        D12        LVCMOS33           8            NONE       NONE    
  QN_IIC_SDA       INOUT         L8        LVCMOS33           8           PULLUP      OREG    
     SWDIO         INOUT         P2        LVCMOS33           8           PULLUP      NONE    

Report Hierarchy Area:
+----------------------------------------------------------------------+
|Instance |Module       |le    |lut    |ripple |seq    |bram   |dsp    |
+----------------------------------------------------------------------+
|top      |CortexM0_SoC |6371  |6250   |89     |1601   |32     |3      |
+----------------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout    Nets  
    #1         1       2809  
    #2         2       1846  
    #3         3       741   
    #4         4       448   
    #5        5-10     794   
    #6       11-50     482   
    #7       51-100     16   
  Average     3.86           

RUN-1002 : start command "export_db CortexM0_SOC_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db CortexM0_SOC_pr.db" in  4.160106s wall, 4.000000s user + 0.109375s system = 4.109375s CPU (98.8%)

RUN-1004 : used memory is 938 MB, reserved memory is 920 MB, peak memory is 1330 MB
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 12, tpin num: 36050, tnet num: 7120, tinst num: 3446, tnode num: 40624, tedge num: 61021.
TMR-2508 : Levelizing timing graph completed, there are 45 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer" in  1.559607s wall, 1.593750s user + 0.000000s system = 1.593750s CPU (102.2%)

RUN-1004 : used memory is 942 MB, reserved memory is 924 MB, peak memory is 1330 MB
RUN-1002 : start command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file CortexM0_SOC_phy.timing"
TMR-2503 : Start to update net delay, extr mode = 6.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net LED_Interface/light_clk_gclk_net will be merged with clock LED_Interface/light_clk
PHY-1001 : net System_clk_pad will be routed on clock mesh
PHY-1001 : clock net u_logic/SWCLKTCK_pad_gclk_net will be merged with clock u_logic/SWCLKTCK_pad
PHY-1001 : eco open net = 0
TMR-2504 : Update delay of 7120 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 6.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
TMR-3506 : Start to generate timing report.
TMR-1502 : Number of clock constraints = 1. Number of clock nets = 3 (2 unconstrainted).
TMR-5009 WARNING: No clock constraint on 2 clock net(s): 
	LED_Interface/light_clk
	u_logic/SWCLKTCK_pad
TMR-3508 : Export timing summary.
TMR-3507 : Timing report generated successfully in CortexM0_SOC_phy.timing, timing summary in CortexM0_SOC_phy.tsm.
RUN-1003 : finish command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file CortexM0_SOC_phy.timing" in  3.448861s wall, 3.281250s user + 0.093750s system = 3.375000s CPU (97.9%)

RUN-1004 : used memory is 1369 MB, reserved memory is 1353 MB, peak memory is 1369 MB
RUN-1002 : start command "bitgen -bit CortexM0_SOC.bit -version 0X00 -g ucode:101000000000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 8 threads.
BIT-1002 : Init instances completely, inst num: 3448
BIT-1002 : Init pips with 8 threads.
BIT-1002 : Init pips completely, net num: 7166, pip num: 88909
BIT-1003 : Multithreading accelaration with 8 threads.
BIT-1003 : Generate bitstream completely, there are 2828 valid insts, and 233930 bits set as '1'.
BIT-1004 : PLL setting string = 0000
BIT-1004 : Generate bits file CortexM0_SOC.bit.
RUN-1003 : finish command "bitgen -bit CortexM0_SOC.bit -version 0X00 -g ucode:101000000000000000000000" in  17.750879s wall, 109.890625s user + 0.437500s system = 110.328125s CPU (621.5%)

RUN-1004 : used memory is 1474 MB, reserved memory is 1458 MB, peak memory is 1589 MB
RUN-1002 : start command "download -bit CortexM0_SOC.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit CortexM0_SOC.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1322, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit CortexM0_SOC.bit" in  2.572066s wall, 2.593750s user + 0.015625s system = 2.609375s CPU (101.5%)

RUN-1004 : used memory is 1579 MB, reserved memory is 1562 MB, peak memory is 1589 MB
RUN-1002 : start command "program -cable 0 -spd 6 -p"
RUN-1003 : finish command "program -cable 0 -spd 6 -p" in  6.921043s wall, 0.406250s user + 0.203125s system = 0.609375s CPU (8.8%)

RUN-1004 : used memory is 1609 MB, reserved memory is 1593 MB, peak memory is 1609 MB
RUN-1003 : finish command "download -bit CortexM0_SOC.bit -mode jtag -spd 6 -sec 64 -cable 0" in  10.092240s wall, 3.234375s user + 0.265625s system = 3.500000s CPU (34.7%)

RUN-1004 : used memory is 1567 MB, reserved memory is 1551 MB, peak memory is 1609 MB
GUI-1001 : Download success!
RUN-1002 : start command "download -bit CortexM0_SOC.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit CortexM0_SOC.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1322, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit CortexM0_SOC.bit" in  2.849409s wall, 2.890625s user + 0.093750s system = 2.984375s CPU (104.7%)

RUN-1004 : used memory is 1605 MB, reserved memory is 1589 MB, peak memory is 1622 MB
RUN-1002 : start command "program -cable 0 -spd 6 -p"
RUN-1003 : finish command "program -cable 0 -spd 6 -p" in  6.974153s wall, 0.406250s user + 0.125000s system = 0.531250s CPU (7.6%)

RUN-1004 : used memory is 1618 MB, reserved memory is 1602 MB, peak memory is 1622 MB
RUN-1003 : finish command "download -bit CortexM0_SOC.bit -mode jtag -spd 6 -sec 64 -cable 0" in  10.356067s wall, 3.500000s user + 0.234375s system = 3.734375s CPU (36.1%)

RUN-1004 : used memory is 1576 MB, reserved memory is 1560 MB, peak memory is 1622 MB
GUI-1001 : Download success!
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
HDL-1007 : analyze verilog file ../rtl/AHBlite_Block_RAM.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_Decoder.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_Interconnect.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_LED.v
HDL-5007 WARNING: identifier 'mode1' is used before its declaration in ../rtl/AHBlite_LED.v(38)
HDL-5007 WARNING: identifier 'mode2' is used before its declaration in ../rtl/AHBlite_LED.v(38)
HDL-5007 WARNING: identifier 'mode3' is used before its declaration in ../rtl/AHBlite_LED.v(38)
HDL-1007 : analyze verilog file ../rtl/AHBlite_Matrix_Key.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_SlaveMUX.v
HDL-1007 : analyze verilog file ../rtl/Block_RAM.v
HDL-5007 WARNING: converting concatenation to assignment pattern in ../rtl/Block_RAM.v(12)
HDL-1007 : analyze verilog file ../rtl/CortexM0_SoC.v
HDL-1007 : analyze included file F:/jichuangsai/week1_test/rtl/global_def.v in ../rtl/CortexM0_SoC.v(1)
HDL-1007 : back to file '../rtl/CortexM0_SoC.v' in ../rtl/CortexM0_SoC.v(1)
HDL-1007 : analyze verilog file ../rtl/cortexm0ds_logic.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_QN8027_IIC.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_UART.v
HDL-1007 : analyze verilog file ../rtl/clkuart_pwm.v
HDL-1007 : analyze verilog file ../rtl/UART_RX.v
HDL-1007 : analyze verilog file ../rtl/UART_TX.v
HDL-1007 : analyze verilog file ../rtl/FIFO.v
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
HDL-1007 : analyze verilog file ../rtl/AHBlite_Block_RAM.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_Decoder.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_Interconnect.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_LED.v
HDL-5007 WARNING: identifier 'mode1' is used before its declaration in ../rtl/AHBlite_LED.v(38)
HDL-5007 WARNING: identifier 'mode2' is used before its declaration in ../rtl/AHBlite_LED.v(38)
HDL-5007 WARNING: identifier 'mode3' is used before its declaration in ../rtl/AHBlite_LED.v(38)
HDL-1007 : analyze verilog file ../rtl/AHBlite_Matrix_Key.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_SlaveMUX.v
HDL-1007 : analyze verilog file ../rtl/Block_RAM.v
HDL-5007 WARNING: converting concatenation to assignment pattern in ../rtl/Block_RAM.v(12)
HDL-1007 : analyze verilog file ../rtl/CortexM0_SoC.v
HDL-1007 : analyze included file F:/jichuangsai/week1_test/rtl/global_def.v in ../rtl/CortexM0_SoC.v(1)
HDL-1007 : back to file '../rtl/CortexM0_SoC.v' in ../rtl/CortexM0_SoC.v(1)
HDL-1007 : analyze verilog file ../rtl/cortexm0ds_logic.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_QN8027_IIC.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_UART.v
HDL-1007 : analyze verilog file ../rtl/clkuart_pwm.v
HDL-1007 : analyze verilog file ../rtl/UART_RX.v
HDL-1007 : analyze verilog file ../rtl/UART_TX.v
HDL-1007 : analyze verilog file ../rtl/FIFO.v
RUN-1002 : start command "elaborate -top CortexM0_SoC"
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
HDL-5007 WARNING: port 'CODENSEQ' remains unconnected for this instance in ../rtl/CortexM0_SoC.v(98)
HDL-1007 : elaborate module CortexM0_SoC in ../rtl/CortexM0_SoC.v(2)
HDL-1007 : elaborate module cortexm0ds_logic in ../rtl/cortexm0ds_logic.v(27)
HDL-1007 : elaborate module AHBlite_Interconnect in ../rtl/AHBlite_Interconnect.v(1)
HDL-1007 : elaborate module AHBlite_Decoder in ../rtl/AHBlite_Decoder.v(1)
HDL-1007 : elaborate module AHBlite_SlaveMUX in ../rtl/AHBlite_SlaveMUX.v(1)
HDL-1007 : elaborate module AHBlite_Block_RAM in ../rtl/AHBlite_Block_RAM.v(1)
HDL-5007 WARNING: actual bit length 1 differs from formal bit length 2 for port 'HRESP' in ../rtl/CortexM0_SoC.v(382)
HDL-1007 : elaborate module AHBlite_LED in ../rtl/AHBlite_LED.v(1)
HDL-5007 WARNING: actual bit length 1 differs from formal bit length 2 for port 'HRESP' in ../rtl/CortexM0_SoC.v(439)
HDL-1007 : elaborate module AHBlite_UART in ../rtl/AHBlite_UART.v(1)
HDL-1007 : elaborate module AHBlite_Matrix_Key in ../rtl/AHBlite_Matrix_Key.v(1)
HDL-1007 : elaborate module AHBlite_QN8027_IIC in ../rtl/AHBlite_QN8027_IIC.v(1)
HDL-1007 : elaborate module clkuart_pwm in ../rtl/clkuart_pwm.v(2)
HDL-1007 : elaborate module UART_RX in ../rtl/UART_RX.v(1)
HDL-1007 : elaborate module UART_TX in ../rtl/UART_TX.v(1)
HDL-1007 : elaborate module FIFO in ../rtl/FIFO.v(3)
HDL-1007 : elaborate module Block_RAM in ../rtl/Block_RAM.v(1)
HDL-1200 : Current top model is CortexM0_SoC
HDL-1100 : Inferred 2 RAMs.
RUN-1003 : finish command "elaborate -top CortexM0_SoC" in  4.920365s wall, 4.937500s user + 0.171875s system = 5.109375s CPU (103.8%)

RUN-1004 : used memory is 659 MB, reserved memory is 631 MB, peak memory is 1622 MB
RUN-1002 : start command "read_adc ../../week1/M0.adc"
RUN-1002 : start command "set_pin_assignment  Col[0]   LOCATION = E11; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  Col[1]   LOCATION = D11; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  Col[2]   LOCATION = C11; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  Col[3]   LOCATION = F10; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LED[0]   LOCATION = B14; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LED[1]   LOCATION = B15; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LED[2]   LOCATION = B16; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LED[3]   LOCATION = C15; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LED[4]   LOCATION = C16; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LED[5]   LOCATION = E13; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LED[6]   LOCATION = E16; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LED[7]   LOCATION = F16; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  QN_IIC_SCL   LOCATION = P7; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  QN_IIC_SDA   LOCATION = L8; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  RSTn   LOCATION = A9; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  RXD_1   LOCATION = F12; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  Row[0]   LOCATION = E10; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  Row[1]   LOCATION = C10; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  Row[2]   LOCATION = F9; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  Row[3]   LOCATION = D9; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  SWCLK   LOCATION = R2; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  SWDIO   LOCATION = P2; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  System_clk   LOCATION = R7; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  TXD_1   LOCATION = D12; IOSTANDARD = LVCMOS33; "
USR-6010 WARNING: ADC constraints: pin QN_REF24MHz has no constraint.
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file E:/TD/license/Anlogic.lic
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
SYN-1012 : SanityCheck: Model "CortexM0_SoC"
SYN-1012 : SanityCheck: Model "AHBlite_Interconnect"
SYN-1012 : SanityCheck: Model "AHBlite_Decoder"
SYN-1012 : SanityCheck: Model "AHBlite_SlaveMUX"
SYN-1012 : SanityCheck: Model "AHBlite_LED"
SYN-1012 : SanityCheck: Model "AHBlite_Matrix_Key"
SYN-1012 : SanityCheck: Model "AHBlite_QN8027_IIC"
SYN-1012 : SanityCheck: Model "AHBlite_Block_RAM"
SYN-1012 : SanityCheck: Model "Block_RAM"
SYN-1012 : SanityCheck: Model "UART_RX"
SYN-1012 : SanityCheck: Model "UART_TX"
SYN-1012 : SanityCheck: Model "FIFO"
SYN-1012 : SanityCheck: Model "AHBlite_UART"
SYN-1012 : SanityCheck: Model "clkuart_pwm"
SYN-1012 : SanityCheck: Model "cortexm0ds_logic"
SYN-1043 : Mark AHBlite_QN8027_IIC as IO macro for instance u36
SYN-1016 : Merged 12 instances.
SYN-1026 : Infer Logic BRAM(ram_mem_al_u00)
	 port mode: single dual port
	 port a size: 4096 x 32	 write mode: NORMAL
	 port b size: 4096 x 32	 write mode: READBEFOREWRITE
SYN-1026 : Infer Logic BRAM(ram_mem_al_u10)
	 port mode: single dual port
	 port a size: 4096 x 32	 write mode: NORMAL
	 port b size: 4096 x 32	 write mode: READBEFOREWRITE
SYN-1026 : Infer Logic BRAM(ram_mem_al_u20)
	 port mode: single dual port
	 port a size: 4096 x 32	 write mode: NORMAL
	 port b size: 4096 x 32	 write mode: READBEFOREWRITE
SYN-1026 : Infer Logic BRAM(ram_mem_al_u30)
	 port mode: single dual port
	 port a size: 4096 x 32	 write mode: NORMAL
	 port b size: 4096 x 32	 write mode: READBEFOREWRITE
SYN-1023 : Infer 0 Logic DRAMs, 1 Logic BRAMs.
SYN-1016 : Merged 31 instances.
SYN-1027 : Infer Logic DRAM(al_ram_mem) read 32x8, write 32x8
SYN-1023 : Infer 1 Logic DRAMs, 0 Logic BRAMs.
SYN-1011 : Flatten model CortexM0_SoC
SYN-1011 : Flatten model AHBlite_Interconnect
SYN-1011 : Flatten model AHBlite_Decoder
SYN-1011 : Flatten model AHBlite_SlaveMUX
SYN-1016 : Merged 2 instances.
SYN-1011 : Flatten model AHBlite_LED
SYN-1011 : Flatten model AHBlite_Matrix_Key
SYN-1011 : Flatten model AHBlite_QN8027_IIC
SYN-1011 : Flatten model AHBlite_Block_RAM
SYN-1011 : Flatten model Block_RAM
SYN-1011 : Flatten model UART_RX
SYN-1011 : Flatten model UART_TX
SYN-1011 : Flatten model FIFO
SYN-1016 : Merged 5 instances.
SYN-1011 : Flatten model AHBlite_UART
SYN-1011 : Flatten model clkuart_pwm
SYN-1011 : Flatten model cortexm0ds_logic
SYN-1016 : Merged 54 instances.
SYN-5034 WARNING: Undriven pin: model "CortexM0_SoC" / pin "QN_REF24MHz" net"QN_REF24MHz"
SYN-1014 : Optimize round 1
SYN-1032 : 22867/259 useful/useless nets, 22322/120 useful/useless insts
SYN-1021 : Optimized 67 onehot mux instances.
SYN-1020 : Optimized 54 distributor mux.
SYN-1016 : Merged 83 instances.
SYN-1015 : Optimize round 1, 782 better
SYN-1014 : Optimize round 2
SYN-1032 : 22714/43 useful/useless nets, 22170/149 useful/useless insts
SYN-1019 : Optimized 2 mux instances.
SYN-1016 : Merged 1 instances.
SYN-1015 : Optimize round 2, 203 better
SYN-1014 : Optimize round 3
SYN-1032 : 22711/2 useful/useless nets, 22167/0 useful/useless insts
SYN-1015 : Optimize round 3, 0 better
SYN-1014 : Optimize round 1
SYN-1044 : Optimized 146 inv instances.
SYN-1032 : 20872/408 useful/useless nets, 20638/354 useful/useless insts
SYN-1017 : Remove 2 const input seq instances
SYN-1002 :     K7vpw6_reg
SYN-1002 :     Xbopw6_reg
SYN-1019 : Optimized 17 mux instances.
SYN-1016 : Merged 4 instances.
SYN-1015 : Optimize round 1, 4064 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 5 inv instances.
SYN-1032 : 19859/22 useful/useless nets, 19625/14 useful/useless insts
SYN-1016 : Merged 1 instances.
SYN-1015 : Optimize round 2, 27 better
SYN-1014 : Optimize round 3
SYN-1032 : 19853/0 useful/useless nets, 19619/1 useful/useless insts
SYN-1015 : Optimize round 3, 4 better
SYN-1014 : Optimize round 4
SYN-1015 : Optimize round 4, 0 better
RUN-1003 : finish command "optimize_rtl" in  7.617705s wall, 7.328125s user + 0.343750s system = 7.671875s CPU (100.7%)

RUN-1004 : used memory is 676 MB, reserved memory is 650 MB, peak memory is 1622 MB
RUN-1002 : start command "report_area -file CortexM0_SOC_rtl.area"
RUN-1001 : standard
***Report Model: CortexM0_SoC***

IO Statistics
#IO                        25
  #input                    8
  #output                  15
  #inout                    2

Gate Statistics
#Basic gates            19909
  #and                   9477
  #nand                     0
  #or                    1946
  #nor                      0
  #xor                     73
  #xnor                     0
  #buf                      0
  #not                   6416
  #bufif1                   3
  #MX21                   523
  #FADD                     0
  #DFF                   1471
  #LATCH                    0
#MACRO_ADD                 17
#MACRO_EQ                  55
#MACRO_MULT                 1
#MACRO_MUX                178

Report Hierarchy Area:
+----------------------------------------------------+
|Instance  |Module           |gates  |seq    |macros |
+----------------------------------------------------+
|top       |CortexM0_SoC     |18438  |1471   |82     |
|  u_logic |cortexm0ds_logic |18277  |1297   |14     |
+----------------------------------------------------+

RUN-1002 : start command "read_sdc ../../week1/Task2.sdc"
RUN-1002 : start command "get_ports  System_clk "
RUN-1002 : start command "create_clock -name System_clk -period 20 -waveform 0 10 "
RUN-1102 : create_clock: clock name: System_clk, type: 0, period: 20000, rise: 0, fall: 10000.
RUN-1104 : Import SDC file ../../week1/Task2.sdc finished, there are 0 nets kept by constraints.
RUN-1002 : start command "export_db CortexM0_SOC_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db CortexM0_SOC_rtl.db" in  3.308418s wall, 3.218750s user + 0.140625s system = 3.359375s CPU (101.5%)

RUN-1004 : used memory is 706 MB, reserved memory is 680 MB, peak memory is 1622 MB
RUN-1002 : start command "optimize_gate -maparea CortexM0_SOC_gate.area"
RUN-1001 : Open license file E:/TD/license/Anlogic.lic
RUN-1001 : Print Gate Property
RUN-1001 : ----------------------------------------------------------
RUN-1001 :          Parameters         |  Settings  |  Default Values  
RUN-1001 : ----------------------------------------------------------
RUN-1001 :        auto_partition       |    fine    |       fine       
RUN-1001 :         cascade_dsp         |    off     |       off        
RUN-1001 :         cascade_eram        |     on     |        on        
RUN-1001 :        gate_sim_model       |    off     |       off        
RUN-1001 :        map_sim_model        |    off     |       off        
RUN-1001 :           opt_area          |   medium   |      medium      
RUN-1001 :          opt_timing         |    auto    |       auto       
RUN-1001 :         pack_effort         |   medium   |      medium      
RUN-1001 :      pack_lslice_ripple     |     on     |        on        
RUN-1001 :   pack_lslice_ripple_ratio  |    0.5     |       0.5        
RUN-1001 :        pack_seq_in_io       |     on     |        on        
RUN-1001 :        ph1_mux_ratio        |    1.0     |       1.0        
RUN-1001 :            report           |  standard  |     standard     
RUN-1001 : ----------------------------------------------------------
SYN-2001 : Map 25 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2593 : bram inst: RAM_CODE/ram_mem_al_u00 will be optimized to a new one with A-width 8 due to unused data out
SYN-2593 : bram inst: RAM_CODE/ram_mem_al_u10 will be optimized to a new one with A-width 8 due to unused data out
SYN-2593 : bram inst: RAM_CODE/ram_mem_al_u20 will be optimized to a new one with A-width 8 due to unused data out
SYN-2593 : bram inst: RAM_CODE/ram_mem_al_u30 will be optimized to a new one with A-width 8 due to unused data out
SYN-2593 : bram inst: RAM_DATA/ram_mem_al_u00 will be optimized to a new one with A-width 8 due to unused data out
SYN-2593 : bram inst: RAM_DATA/ram_mem_al_u10 will be optimized to a new one with A-width 8 due to unused data out
SYN-2593 : bram inst: RAM_DATA/ram_mem_al_u20 will be optimized to a new one with A-width 8 due to unused data out
SYN-2593 : bram inst: RAM_DATA/ram_mem_al_u30 will be optimized to a new one with A-width 8 due to unused data out
SYN-2595 : bram inst: RAM_CODE/ram_mem_al_u00 is set to PDPW/SP from DP for resource saving
SYN-2595 : bram inst: RAM_CODE/ram_mem_al_u10 is set to PDPW/SP from DP for resource saving
SYN-2595 : bram inst: RAM_CODE/ram_mem_al_u20 is set to PDPW/SP from DP for resource saving
SYN-2595 : bram inst: RAM_CODE/ram_mem_al_u30 is set to PDPW/SP from DP for resource saving
SYN-2595 : bram inst: RAM_DATA/ram_mem_al_u00 is set to PDPW/SP from DP for resource saving
SYN-2595 : bram inst: RAM_DATA/ram_mem_al_u10 is set to PDPW/SP from DP for resource saving
SYN-2595 : bram inst: RAM_DATA/ram_mem_al_u20 is set to PDPW/SP from DP for resource saving
SYN-2595 : bram inst: RAM_DATA/ram_mem_al_u30 is set to PDPW/SP from DP for resource saving
SYN-2512 : LOGIC BRAM "RAM_CODE/ram_mem_al_u00"
SYN-2512 : LOGIC BRAM "RAM_CODE/ram_mem_al_u10"
SYN-2512 : LOGIC BRAM "RAM_CODE/ram_mem_al_u20"
SYN-2512 : LOGIC BRAM "RAM_CODE/ram_mem_al_u30"
SYN-2512 : LOGIC BRAM "RAM_DATA/ram_mem_al_u00"
SYN-2512 : LOGIC BRAM "RAM_DATA/ram_mem_al_u10"
SYN-2512 : LOGIC BRAM "RAM_DATA/ram_mem_al_u20"
SYN-2512 : LOGIC BRAM "RAM_DATA/ram_mem_al_u30"
SYN-2531 : Dram(UART1_TX/FIFO/al_ram_mem) write 32x8, read 32x8
SYN-2531 : DRAM UART1_TX/FIFO/al_ram_mem has no init file
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1016 : Merged 141 instances.
SYN-2501 : Optimize round 1, 518 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 10 macro adder
SYN-1019 : Optimized 1604 mux instances.
SYN-1016 : Merged 18 instances.
SYN-1032 : 21430/1616 useful/useless nets, 21014/1 useful/useless insts
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Map 1 macro multiplier
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 19946/68 useful/useless nets, 19624/1 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 69 better
SYN-2571 : Optimize after map_dsp, round 2
SYN-2571 : Optimize after map_dsp, round 2, 0 better
SYN-2501 : Optimize round 1
SYN-2501 : Optimize round 1, 0 better
SYN-2501 : Map 8 macro adder
SYN-1016 : Merged 8 instances.
SYN-1032 : 20380/2 useful/useless nets, 20126/0 useful/useless insts
SYN-3001 : X or Z is treated as constant in optimizing instance UART1_TX/_al_const_x.
SYN-3001 : X or Z is treated as constant in optimizing instance UART1_TX/_al_const_x.
SYN-3001 : X or Z is treated as constant in optimizing instance UART1_TX/_al_const_x.
SYN-3001 : X or Z is treated as constant in optimizing instance UART1_TX/_al_const_x.
SYN-3004 : Optimized 1 const0 DFF(s)
SYN-1032 : 21017/4 useful/useless nets, 20763/4 useful/useless insts
SYN-1032 : 21879/73 useful/useless nets, 21449/67 useful/useless insts
RUN-1002 : start command "start_timer -prepack"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 12, tpin num: 67673, tnet num: 21897, tinst num: 21452, tnode num: 92751, tedge num: 103841.
TMR-2508 : Levelizing timing graph completed, there are 279 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -prepack" in  1.359155s wall, 1.375000s user + 0.015625s system = 1.390625s CPU (102.3%)

RUN-1004 : used memory is 809 MB, reserved memory is 789 MB, peak memory is 1622 MB
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 21897 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
SYN-3001 : X or Z is treated as constant in optimizing instance UART1_TX/_al_const_x.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 300 (3.48), #lev = 6 (2.85)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 297 (3.41), #lev = 6 (2.89)
SYN-3001 : Logic optimization runtime opt =   0.07 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 1054 instances into 304 LUTs, name keeping = 68%.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 5120 (4.00), #lev = 21 (8.14)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 5182 (3.87), #lev = 18 (7.68)
SYN-3001 : Logic optimization runtime opt =   1.80 sec, map = 756.74 sec
SYN-3001 : Mapper mapped 18626 instances into 5182 LUTs, name keeping = 31%.
RUN-1002 : start command "report_area -file CortexM0_SOC_gate.area"
RUN-1001 : standard
***Report Model: CortexM0_SoC***

IO Statistics
#IO                        25
  #input                    8
  #output                  15
  #inout                    2

LUT Statistics
#Total_luts              5721
  #lut4                  3802
  #lut5                  1684
  #lut6                     0
  #lut5_mx41                0
  #lut4_alu1b             235

Utilization Statistics
#lut                     5721   out of  19600   29.19%
#reg                     1464   out of  19600    7.47%
#le                         0
#dsp                        3   out of     29   10.34%
#bram                      32   out of     64   50.00%
  #bram9k                  32
  #fifo9k                   0
#bram32k                    0   out of     16    0.00%
#dram                       4
#pad                       25   out of    188   13.30%
  #ireg                     0
  #oreg                     6
  #treg                     0
#pll                        0   out of      4    0.00%

Report Hierarchy Area:
+--------------------------------------------------------------------+
|Instance  |Module           |lut    |ripple |seq    |bram   |dsp    |
+--------------------------------------------------------------------+
|top       |CortexM0_SoC     |5486   |235    |1470   |32     |3      |
|  u_logic |cortexm0ds_logic |5182   |173    |1296   |0      |3      |
+--------------------------------------------------------------------+

SYN-1001 : Packing model "CortexM0_SoC" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 168 DFF/LATCH to SEQ ...
SYN-4009 : Pack 1 carry chain into lslice
SYN-4007 : Packing 29 adder to BLE ...
SYN-4008 : Packed 29 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4013 : Packed 4 DRAM and 0 SEQ.
SYN-1001 : Packing model "cortexm0ds_logic" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 1296 DFF/LATCH to SEQ ...
SYN-4009 : Pack 3 carry chain into lslice
SYN-4007 : Packing 76 adder to BLE ...
SYN-4008 : Packed 76 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
RUN-1003 : finish command "optimize_gate -maparea CortexM0_SOC_gate.area" in  27.209639s wall, 27.031250s user + 0.390625s system = 27.421875s CPU (100.8%)

RUN-1004 : used memory is 841 MB, reserved memory is 817 MB, peak memory is 1622 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model CortexM0_SoC
SYN-1011 : Flatten model cortexm0ds_logic
SYN-1016 : Merged 1 instances.
SYN-1016 : Merged 2 instances.
RUN-1002 : start command "read_sdc ../../week1/Task2.sdc"
RUN-1002 : start command "get_ports  System_clk "
RUN-1002 : start command "create_clock -name System_clk -period 20 -waveform 0 10 "
RUN-1102 : create_clock: clock name: System_clk, type: 0, period: 20000, rise: 0, fall: 10000.
RUN-1104 : Import SDC file ../../week1/Task2.sdc finished, there are 0 nets kept by constraints.
RUN-1002 : start command "export_db CortexM0_SOC_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db CortexM0_SOC_gate.db" in  4.315482s wall, 4.015625s user + 0.187500s system = 4.203125s CPU (97.4%)

RUN-1004 : used memory is 850 MB, reserved memory is 826 MB, peak memory is 1622 MB
RUN-1002 : start command "place"
RUN-1001 : Open license file E:/TD/license/Anlogic.lic
RUN-1001 : Print Place Property
RUN-1001 : ------------------------------------------------
RUN-1001 :     Parameters    |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------
RUN-1001 :   detailed_place  |     on     |        on        
RUN-1001 :       effort      |   medium   |      medium      
RUN-1001 :     opt_timing    |   medium   |      medium      
RUN-1001 :    pr_strategy    |     1      |        1         
RUN-1001 :     relaxation    |    1.00    |       1.00       
RUN-1001 :      retiming     |    off     |       off        
RUN-1001 : ------------------------------------------------
RUN-1002 : start command "set_param place timing_factor 2.5"
RUN-1002 : start command "set_param route tactics length"
RUN-1002 : start command "set_param route least_critical_net_perc 20"
RUN-1002 : start command "set_param route most_critical_net_perc 60"
PHY-3001 : Placer runs in 8 thread(s).
SYN-4024 : Net "System_clk_pad" drive clk pins.
SYN-4024 : Net "u_logic/SWCLKTCK_pad" drive clk pins.
SYN-4024 : Net "LED_Interface/light_clk" drive clk pins.
SYN-4025 : Tag rtl::Net LED_Interface/light_clk as clock net
SYN-4025 : Tag rtl::Net System_clk_pad as clock net
SYN-4025 : Tag rtl::Net u_logic/SWCLKTCK_pad as clock net
SYN-4026 : Tagged 3 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net u_logic/SWCLKTCK_pad to drive 107 clock pins.
SYN-4015 : Create BUFG instance for clk Net LED_Interface/light_clk to drive 20 clock pins.
PHY-1001 : Populate physical database on model CortexM0_SoC.
RUN-1001 : There are total 7115 instances
RUN-1001 : 5485 luts, 1464 seqs, 63 mslices, 38 lslices, 25 pads, 32 brams, 3 dsps
RUN-1001 : There are total 7459 nets
RUN-1001 : 3796 nets have 2 pins
RUN-1001 : 2660 nets have [3 - 5] pins
RUN-1001 : 614 nets have [6 - 10] pins
RUN-1001 : 210 nets have [11 - 20] pins
RUN-1001 : 165 nets have [21 - 99] pins
RUN-1001 : 14 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 7113 instances, 5485 luts, 1464 seqs, 101 slices, 15 macros(101 instances: 63 mslices 38 lslices)
PHY-3001 : Cell area utilization is 29%
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 12, tpin num: 34448, tnet num: 7413, tinst num: 7113, tnode num: 39092, tedge num: 55974.
TMR-2508 : Levelizing timing graph completed, there are 45 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 7413 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.476257s wall, 1.468750s user + 0.062500s system = 1.531250s CPU (103.7%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 1.71889e+06
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 7113.
PHY-3001 : End clustering;  0.000030s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 29%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(300): len = 1.51295e+06, overlap = 78.75
PHY-3002 : Step(301): len = 1.32406e+06, overlap = 78.75
PHY-3002 : Step(302): len = 1.22425e+06, overlap = 78.75
PHY-3002 : Step(303): len = 1.1391e+06, overlap = 79.4688
PHY-3002 : Step(304): len = 1.04277e+06, overlap = 84.1875
PHY-3002 : Step(305): len = 1.0263e+06, overlap = 82.6563
PHY-3002 : Step(306): len = 1.01735e+06, overlap = 84.0938
PHY-3002 : Step(307): len = 975987, overlap = 106.031
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000136211
PHY-3002 : Step(308): len = 1.03919e+06, overlap = 72.5625
PHY-3002 : Step(309): len = 973890, overlap = 76.8438
PHY-3002 : Step(310): len = 961129, overlap = 69.625
PHY-3002 : Step(311): len = 953426, overlap = 71.7188
PHY-3002 : Step(312): len = 947338, overlap = 62.3125
PHY-3002 : Step(313): len = 937869, overlap = 66.125
PHY-3002 : Step(314): len = 923732, overlap = 68.625
PHY-3002 : Step(315): len = 917391, overlap = 68.1875
PHY-3002 : Step(316): len = 912543, overlap = 66.2188
PHY-3002 : Step(317): len = 905841, overlap = 65.9688
PHY-3002 : Step(318): len = 899551, overlap = 68.6875
PHY-3002 : Step(319): len = 894553, overlap = 68.0625
PHY-3002 : Step(320): len = 887972, overlap = 63.5
PHY-3002 : Step(321): len = 882404, overlap = 63.625
PHY-3002 : Step(322): len = 876904, overlap = 65.9688
PHY-3002 : Step(323): len = 871485, overlap = 63.8438
PHY-3002 : Step(324): len = 866374, overlap = 63.375
PHY-3002 : Step(325): len = 861458, overlap = 56.6563
PHY-3002 : Step(326): len = 856482, overlap = 53.375
PHY-3002 : Step(327): len = 850977, overlap = 53.6563
PHY-3002 : Step(328): len = 845916, overlap = 47.8438
PHY-3002 : Step(329): len = 840799, overlap = 50.5
PHY-3002 : Step(330): len = 837279, overlap = 45.8125
PHY-3002 : Step(331): len = 831485, overlap = 46.0313
PHY-3002 : Step(332): len = 826868, overlap = 41.5
PHY-3002 : Step(333): len = 823173, overlap = 41.4063
PHY-3002 : Step(334): len = 818882, overlap = 43.8438
PHY-3002 : Step(335): len = 811479, overlap = 47.5938
PHY-3002 : Step(336): len = 807422, overlap = 41.2188
PHY-3002 : Step(337): len = 804844, overlap = 45.6563
PHY-3002 : Step(338): len = 798200, overlap = 43.3438
PHY-3002 : Step(339): len = 790428, overlap = 53.4375
PHY-3002 : Step(340): len = 787908, overlap = 46.5313
PHY-3002 : Step(341): len = 785335, overlap = 46.5313
PHY-3002 : Step(342): len = 782139, overlap = 55.5313
PHY-3002 : Step(343): len = 741466, overlap = 59.4063
PHY-3002 : Step(344): len = 738520, overlap = 57.875
PHY-3002 : Step(345): len = 736977, overlap = 51.875
PHY-3002 : Step(346): len = 731077, overlap = 49.75
PHY-3002 : Step(347): len = 728838, overlap = 43.3125
PHY-3002 : Step(348): len = 725871, overlap = 55.5625
PHY-3002 : Step(349): len = 724465, overlap = 46.9688
PHY-3002 : Step(350): len = 723049, overlap = 45.5938
PHY-3002 : Step(351): len = 719407, overlap = 50.375
PHY-3002 : Step(352): len = 716465, overlap = 58.25
PHY-3002 : Step(353): len = 713687, overlap = 48.9063
PHY-3002 : Step(354): len = 712417, overlap = 48.9688
PHY-3002 : Step(355): len = 707205, overlap = 46.375
PHY-3002 : Step(356): len = 701653, overlap = 54.0938
PHY-3002 : Step(357): len = 699540, overlap = 54.375
PHY-3002 : Step(358): len = 698046, overlap = 54.625
PHY-3002 : Step(359): len = 692247, overlap = 69.5938
PHY-3002 : Step(360): len = 688806, overlap = 66
PHY-3002 : Step(361): len = 687493, overlap = 57
PHY-3002 : Step(362): len = 684655, overlap = 56.9688
PHY-3002 : Step(363): len = 683393, overlap = 54.4688
PHY-3002 : Step(364): len = 681746, overlap = 48.5938
PHY-3002 : Step(365): len = 679043, overlap = 51.0313
PHY-3002 : Step(366): len = 676351, overlap = 63.875
PHY-3002 : Step(367): len = 673958, overlap = 68.7188
PHY-3002 : Step(368): len = 672209, overlap = 64.0938
PHY-3002 : Step(369): len = 669972, overlap = 57.6875
PHY-3002 : Step(370): len = 665134, overlap = 62.1875
PHY-3002 : Step(371): len = 661014, overlap = 57.4375
PHY-3002 : Step(372): len = 659234, overlap = 61.8438
PHY-3002 : Step(373): len = 657410, overlap = 56.875
PHY-3002 : Step(374): len = 656343, overlap = 59
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000272423
PHY-3002 : Step(375): len = 657030, overlap = 58.5
PHY-3002 : Step(376): len = 659790, overlap = 52.875
PHY-3002 : Step(377): len = 666210, overlap = 47.6563
PHY-3002 : Step(378): len = 667974, overlap = 47.0938
PHY-3002 : Step(379): len = 668809, overlap = 48.9375
PHY-3002 : Step(380): len = 670094, overlap = 45.0625
PHY-3002 : Step(381): len = 673207, overlap = 44.0313
PHY-3002 : Step(382): len = 674783, overlap = 38.6563
PHY-3002 : Step(383): len = 675774, overlap = 40.5625
PHY-3002 : Step(384): len = 676575, overlap = 39.875
PHY-3002 : Step(385): len = 679552, overlap = 49.7188
PHY-3002 : Step(386): len = 681684, overlap = 46.2813
PHY-3002 : Step(387): len = 682180, overlap = 40.8125
PHY-3002 : Step(388): len = 683010, overlap = 36.2188
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000442494
PHY-3002 : Step(389): len = 683567, overlap = 36.0938
PHY-3002 : Step(390): len = 684828, overlap = 33.7188
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.022397s wall, 0.015625s user + 0.031250s system = 0.046875s CPU (209.3%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 35%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 1.52662e+06, over cnt = 1291(3%), over = 1724, worst = 5
PHY-1002 : len = 1.53134e+06, over cnt = 1119(3%), over = 1419, worst = 5
PHY-1002 : len = 1.53679e+06, over cnt = 875(2%), over = 1090, worst = 5
PHY-1002 : len = 1.54626e+06, over cnt = 597(1%), over = 741, worst = 5
PHY-1002 : len = 1.55425e+06, over cnt = 435(1%), over = 545, worst = 5
PHY-1001 : End global iterations;  1.965958s wall, 2.546875s user + 0.031250s system = 2.578125s CPU (131.1%)

PHY-1001 : Congestion index: top1 = 93.13, top5 = 84.38, top10 = 76.88, top15 = 68.75.
PHY-3001 : End congestion estimation;  2.816885s wall, 3.390625s user + 0.062500s system = 3.453125s CPU (122.6%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 7413 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.688936s wall, 0.703125s user + 0.031250s system = 0.734375s CPU (106.6%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 3.21728e-05
PHY-3002 : Step(391): len = 648314, overlap = 59
PHY-3002 : Step(392): len = 607606, overlap = 79.5938
PHY-3002 : Step(393): len = 580927, overlap = 94.5625
PHY-3002 : Step(394): len = 552990, overlap = 107.656
PHY-3002 : Step(395): len = 521813, overlap = 128.344
PHY-3002 : Step(396): len = 495307, overlap = 145.625
PHY-3002 : Step(397): len = 473427, overlap = 162.063
PHY-3002 : Step(398): len = 446312, overlap = 179.25
PHY-3002 : Step(399): len = 429842, overlap = 185.594
PHY-3002 : Step(400): len = 413705, overlap = 193.25
PHY-3002 : Step(401): len = 398092, overlap = 193.656
PHY-3002 : Step(402): len = 388707, overlap = 194.344
PHY-3002 : Step(403): len = 379686, overlap = 193.531
PHY-3002 : Step(404): len = 372721, overlap = 188.313
PHY-3002 : Step(405): len = 367816, overlap = 192.125
PHY-3002 : Step(406): len = 364180, overlap = 192.656
PHY-3002 : Step(407): len = 362077, overlap = 186.563
PHY-3002 : Step(408): len = 360542, overlap = 175.938
PHY-3002 : Step(409): len = 358905, overlap = 171.156
PHY-3002 : Step(410): len = 356577, overlap = 171.625
PHY-3002 : Step(411): len = 353773, overlap = 170.219
PHY-3002 : Step(412): len = 350308, overlap = 171.281
PHY-3002 : Step(413): len = 345755, overlap = 170.625
PHY-3002 : Step(414): len = 343553, overlap = 169.406
PHY-3002 : Step(415): len = 341037, overlap = 173
PHY-3002 : Step(416): len = 339932, overlap = 172.563
PHY-3002 : Step(417): len = 337051, overlap = 172.969
PHY-3002 : Step(418): len = 335326, overlap = 173.625
PHY-3002 : Step(419): len = 333060, overlap = 175.344
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 6.43457e-05
PHY-3002 : Step(420): len = 342215, overlap = 163.625
PHY-3002 : Step(421): len = 358804, overlap = 137.594
PHY-3002 : Step(422): len = 359511, overlap = 133.594
PHY-3002 : Step(423): len = 361835, overlap = 128.719
PHY-3002 : Step(424): len = 366319, overlap = 121.844
PHY-3002 : Step(425): len = 370573, overlap = 113.563
PHY-3002 : Step(426): len = 375706, overlap = 102.031
PHY-3002 : Step(427): len = 378964, overlap = 96.875
PHY-3002 : Step(428): len = 379606, overlap = 93.5625
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000128691
PHY-3002 : Step(429): len = 400059, overlap = 68.3125
PHY-3002 : Step(430): len = 414286, overlap = 55.6563
PHY-3002 : Step(431): len = 420016, overlap = 50.875
PHY-3002 : Step(432): len = 425249, overlap = 43.9688
PHY-3002 : Step(433): len = 428111, overlap = 36.8438
PHY-3002 : Step(434): len = 429160, overlap = 32.5313
PHY-3002 : Step(435): len = 431041, overlap = 27.5313
PHY-3002 : Step(436): len = 430822, overlap = 29.625
PHY-3002 : Step(437): len = 430377, overlap = 30.2188
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000257383
PHY-3002 : Step(438): len = 445594, overlap = 22.875
PHY-3002 : Step(439): len = 455367, overlap = 17.5313
PHY-3002 : Step(440): len = 463303, overlap = 17.9063
PHY-3002 : Step(441): len = 467281, overlap = 14.1563
PHY-3002 : Step(442): len = 472014, overlap = 12.3125
PHY-3002 : Step(443): len = 474854, overlap = 13.0625
PHY-3002 : Step(444): len = 478279, overlap = 12.7813
PHY-3002 : Step(445): len = 480051, overlap = 11.5625
PHY-3002 : Step(446): len = 477956, overlap = 12.6563
PHY-3002 : Step(447): len = 476057, overlap = 12.9375
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000514765
PHY-3002 : Step(448): len = 488634, overlap = 6.65625
PHY-3002 : Step(449): len = 498003, overlap = 6.25
PHY-3002 : Step(450): len = 505863, overlap = 5.03125
PHY-3002 : Step(451): len = 511539, overlap = 3.8125
PHY-3002 : Step(452): len = 515941, overlap = 3.34375
PHY-3002 : Step(453): len = 519214, overlap = 2.59375
PHY-3002 : Step(454): len = 519729, overlap = 2.75
PHY-3002 : Step(455): len = 519582, overlap = 2.40625
PHY-3002 : Step(456): len = 518844, overlap = 2.15625
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.00102953
PHY-3002 : Step(457): len = 528827, overlap = 2.65625
PHY-3002 : Step(458): len = 534564, overlap = 1.78125
PHY-3002 : Step(459): len = 538996, overlap = 1.71875
PHY-3002 : Step(460): len = 544610, overlap = 1.71875
PHY-3002 : Step(461): len = 545996, overlap = 1.78125
PHY-3002 : Step(462): len = 546733, overlap = 2.09375
PHY-3002 : Step(463): len = 546297, overlap = 2.25
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.00205906
PHY-3002 : Step(464): len = 553573, overlap = 1.875
PHY-3002 : Step(465): len = 557755, overlap = 0.8125
PHY-3002 : Step(466): len = 560777, overlap = 0.25
PHY-3002 : Step(467): len = 568384, overlap = 0.125
PHY-3002 : Step(468): len = 569584, overlap = 0
PHY-3002 : Step(469): len = 569626, overlap = 0
PHY-3002 : Step(470): len = 568729, overlap = 0
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 35%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 1.47027e+06, over cnt = 375(1%), over = 472, worst = 4
PHY-1002 : len = 1.47231e+06, over cnt = 260(0%), over = 311, worst = 4
PHY-1002 : len = 1.4728e+06, over cnt = 157(0%), over = 186, worst = 3
PHY-1002 : len = 1.47292e+06, over cnt = 114(0%), over = 132, worst = 3
PHY-1002 : len = 1.47262e+06, over cnt = 83(0%), over = 98, worst = 3
PHY-1001 : End global iterations;  1.478614s wall, 2.390625s user + 0.062500s system = 2.453125s CPU (165.9%)

PHY-1001 : Congestion index: top1 = 60.63, top5 = 48.13, top10 = 43.13, top15 = 40.63.
PHY-3001 : End congestion estimation;  2.382187s wall, 3.312500s user + 0.062500s system = 3.375000s CPU (141.7%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 7413 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.922884s wall, 0.968750s user + 0.000000s system = 0.968750s CPU (105.0%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.00110744
PHY-3002 : Step(471): len = 564272, overlap = 8.4375
PHY-3002 : Step(472): len = 551846, overlap = 6.75
PHY-3002 : Step(473): len = 541769, overlap = 6.625
PHY-3002 : Step(474): len = 531317, overlap = 8.28125
PHY-3002 : Step(475): len = 523967, overlap = 9.125
PHY-3002 : Step(476): len = 518331, overlap = 8.15625
PHY-3002 : Step(477): len = 512204, overlap = 8.8125
PHY-3002 : Step(478): len = 505822, overlap = 9.9375
PHY-3002 : Step(479): len = 501044, overlap = 9.59375
PHY-3002 : Step(480): len = 497380, overlap = 10.2188
PHY-3002 : Step(481): len = 494356, overlap = 10.1563
PHY-3002 : Step(482): len = 491984, overlap = 11.5313
PHY-3002 : Step(483): len = 490896, overlap = 11.8125
PHY-3002 : Step(484): len = 490004, overlap = 11.875
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00221487
PHY-3002 : Step(485): len = 497124, overlap = 9.3125
PHY-3002 : Step(486): len = 502425, overlap = 8.5
PHY-3002 : Step(487): len = 506089, overlap = 7.78125
PHY-3002 : Step(488): len = 509223, overlap = 8.125
PHY-3002 : Step(489): len = 512205, overlap = 6.03125
PHY-3002 : Step(490): len = 513609, overlap = 6.03125
PHY-3002 : Step(491): len = 515289, overlap = 4.65625
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00442975
PHY-3002 : Step(492): len = 519478, overlap = 4.25
PHY-3002 : Step(493): len = 523416, overlap = 3.21875
PHY-3002 : Step(494): len = 526367, overlap = 3.6875
PHY-3002 : Step(495): len = 529857, overlap = 3
PHY-3002 : Step(496): len = 532298, overlap = 3.25
PHY-3002 : Step(497): len = 533522, overlap = 2.84375
PHY-3002 : Step(498): len = 535559, overlap = 3.46875
PHY-3002 : Step(499): len = 538821, overlap = 3.125
PHY-3002 : Step(500): len = 539527, overlap = 3.6875
PHY-3002 : Step(501): len = 540194, overlap = 2.75
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.00836332
PHY-3002 : Step(502): len = 542278, overlap = 3.78125
PHY-3002 : Step(503): len = 544185, overlap = 2.84375
PHY-3002 : Step(504): len = 546554, overlap = 3.28125
PHY-3002 : Step(505): len = 549546, overlap = 2.15625
PHY-3002 : Step(506): len = 550899, overlap = 3.0625
PHY-3002 : Step(507): len = 552844, overlap = 2.84375
PHY-3002 : Step(508): len = 554748, overlap = 3.34375
PHY-3002 : Step(509): len = 555559, overlap = 3
PHY-3002 : Step(510): len = 557036, overlap = 3.1875
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.0145379
PHY-3002 : Step(511): len = 557770, overlap = 2.75
PHY-3002 : Step(512): len = 559911, overlap = 2.59375
PHY-3002 : Step(513): len = 562093, overlap = 2.1875
PHY-3002 : Step(514): len = 563081, overlap = 2.65625
PHY-3002 : Step(515): len = 564056, overlap = 2.625
PHY-3002 : Step(516): len = 565519, overlap = 2.625
PHY-3002 : Step(517): len = 566703, overlap = 2.375
PHY-3002 : Step(518): len = 567875, overlap = 2.59375
PHY-3002 : Step(519): len = 568869, overlap = 2.4375
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.0245635
PHY-3002 : Step(520): len = 569362, overlap = 2.4375
PHY-3002 : Step(521): len = 570738, overlap = 2.25
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 74.59 peak overflow 1.31
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 1.47641e+06, over cnt = 259(0%), over = 316, worst = 3
PHY-1002 : len = 1.47741e+06, over cnt = 172(0%), over = 195, worst = 2
PHY-1002 : len = 1.4763e+06, over cnt = 93(0%), over = 106, worst = 2
PHY-1002 : len = 1.47623e+06, over cnt = 76(0%), over = 86, worst = 2
PHY-1002 : len = 1.4757e+06, over cnt = 58(0%), over = 65, worst = 2
PHY-1001 : End global iterations;  1.631388s wall, 2.500000s user + 0.031250s system = 2.531250s CPU (155.2%)

PHY-1001 : Congestion index: top1 = 61.88, top5 = 50.00, top10 = 44.38, top15 = 40.00.
PHY-1001 : End incremental global routing;  2.452444s wall, 3.312500s user + 0.031250s system = 3.343750s CPU (136.3%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 7413 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.679882s wall, 0.703125s user + 0.000000s system = 0.703125s CPU (103.4%)

OPT-1001 : 20 high-fanout net processed.
PHY-3001 : Start incremental placement ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 25 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 7065 has valid locations, 159 needs to be replaced
PHY-3001 : design contains 7252 instances, 5499 luts, 1589 seqs, 101 slices, 15 macros(101 instances: 63 mslices 38 lslices)
PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 588056
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 35%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 1.37568e+06, over cnt = 303(0%), over = 372, worst = 3
PHY-1002 : len = 1.37687e+06, over cnt = 193(0%), over = 222, worst = 3
PHY-1002 : len = 1.37696e+06, over cnt = 108(0%), over = 119, worst = 2
PHY-1002 : len = 1.37603e+06, over cnt = 61(0%), over = 68, worst = 2
PHY-1002 : len = 1.37536e+06, over cnt = 48(0%), over = 55, worst = 2
PHY-1001 : End global iterations;  1.492030s wall, 2.390625s user + 0.031250s system = 2.421875s CPU (162.3%)

PHY-1001 : Congestion index: top1 = 60.00, top5 = 48.75, top10 = 43.75, top15 = 40.63.
PHY-3001 : End congestion estimation;  3.202110s wall, 4.109375s user + 0.031250s system = 4.140625s CPU (129.3%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 7552 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.691814s wall, 0.718750s user + 0.000000s system = 0.718750s CPU (103.9%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(522): len = 587570, overlap = 0
PHY-3002 : Step(523): len = 587570, overlap = 0
PHY-3002 : Step(524): len = 587300, overlap = 0
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 35%
PHY-3001 : Analyzing congestion ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Incremental mode ON
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 1.3755e+06, over cnt = 88(0%), over = 96, worst = 3
PHY-1002 : len = 1.37548e+06, over cnt = 64(0%), over = 70, worst = 2
PHY-1002 : len = 1.37522e+06, over cnt = 48(0%), over = 53, worst = 2
PHY-1002 : len = 1.37475e+06, over cnt = 36(0%), over = 41, worst = 2
PHY-1002 : len = 1.37465e+06, over cnt = 33(0%), over = 38, worst = 2
PHY-1001 : End global iterations;  0.928376s wall, 0.968750s user + 0.062500s system = 1.031250s CPU (111.1%)

PHY-1001 : Congestion index: top1 = 60.00, top5 = 49.38, top10 = 43.13, top15 = 40.63.
PHY-3001 : End congestion estimation;  1.828156s wall, 1.875000s user + 0.078125s system = 1.953125s CPU (106.8%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 7552 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.777874s wall, 0.781250s user + 0.031250s system = 0.812500s CPU (104.5%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.00737408
PHY-3002 : Step(525): len = 587369, overlap = 2.25
PHY-3002 : Step(526): len = 587369, overlap = 2.25
PHY-3001 : Final: Len = 587369, Over = 2.25
PHY-3001 : End incremental placement;  7.040561s wall, 8.093750s user + 0.375000s system = 8.468750s CPU (120.3%)

OPT-1001 : End high-fanout net optimization;  11.211496s wall, 13.156250s user + 0.437500s system = 13.593750s CPU (121.2%)

OPT-1001 : Start global optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 1.37661e+06, over cnt = 291(0%), over = 354, worst = 3
PHY-1002 : len = 1.37781e+06, over cnt = 185(0%), over = 211, worst = 3
PHY-1002 : len = 1.37718e+06, over cnt = 108(0%), over = 121, worst = 3
PHY-1002 : len = 1.37646e+06, over cnt = 72(0%), over = 81, worst = 2
PHY-1002 : len = 1.37626e+06, over cnt = 68(0%), over = 77, worst = 2
PHY-1001 : End global iterations;  1.420143s wall, 2.312500s user + 0.000000s system = 2.312500s CPU (162.8%)

PHY-1001 : Congestion index: top1 = 60.00, top5 = 48.13, top10 = 43.13, top15 = 40.63.
OPT-1001 : End congestion update;  2.292563s wall, 3.234375s user + 0.000000s system = 3.234375s CPU (141.1%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 7552 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.557455s wall, 0.609375s user + 0.000000s system = 0.609375s CPU (109.3%)

OPT-1001 : Start: WNS 415 TNS 0 NUM_FEPS 0
OPT-1001 : Iter 1: improved WNS 1165 TNS 0 NUM_FEPS 0 with 9 cells processed and 3898 slack improved
OPT-1001 : Iter 2: improved WNS 1685 TNS 0 NUM_FEPS 0 with 14 cells processed and 7866 slack improved
OPT-1001 : Iter 3: improved WNS 1944 TNS 0 NUM_FEPS 0 with 14 cells processed and 7966 slack improved
OPT-1001 : Iter 4: improved WNS 2127 TNS 0 NUM_FEPS 0 with 13 cells processed and 6400 slack improved
OPT-1001 : Iter 5: improved WNS 2328 TNS 0 NUM_FEPS 0 with 24 cells processed and 10326 slack improved
OPT-1001 : Iter 6: improved WNS 2603 TNS 0 NUM_FEPS 0 with 13 cells processed and 2382 slack improved
OPT-1001 : Iter 7: improved WNS 2803 TNS 0 NUM_FEPS 0 with 13 cells processed and 5200 slack improved
OPT-1001 : Iter 8: improved WNS 2803 TNS 0 NUM_FEPS 0 with 6 cells processed and 2642 slack improved
OPT-1001 : End global optimization;  5.632306s wall, 6.625000s user + 0.078125s system = 6.703125s CPU (119.0%)

OPT-1001 : End physical optimization;  16.855533s wall, 19.906250s user + 0.515625s system = 20.421875s CPU (121.2%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 5499 LUT to BLE ...
SYN-4008 : Packed 5499 LUT and 618 SEQ to BLE.
SYN-4003 : Packing 971 remaining SEQ's ...
SYN-4005 : Packed 939 SEQ with LUT/SLICE
SYN-4006 : 3942 single LUT's are left
SYN-4006 : 32 single SEQ's are left
SYN-4011 : Packing model "CortexM0_SoC" (AL_USER_NORMAL) with 5531/5697 primitive instances ...
PHY-3001 : End packing;  1.902867s wall, 1.984375s user + 0.015625s system = 2.000000s CPU (105.1%)

PHY-1001 : Populate physical database on model CortexM0_SoC.
RUN-1001 : There are total 3442 instances
RUN-1001 : 1689 mslices, 1688 lslices, 25 pads, 32 brams, 3 dsps
RUN-1001 : There are total 7160 nets
RUN-1001 : 2834 nets have 2 pins
RUN-1001 : 3036 nets have [3 - 5] pins
RUN-1001 : 736 nets have [6 - 10] pins
RUN-1001 : 286 nets have [11 - 20] pins
RUN-1001 : 266 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-3001 : design contains 3440 instances, 3377 slices, 15 macros(101 instances: 63 mslices 38 lslices)
PHY-3001 : Cell area utilization is 41%
PHY-3001 : After packing: Len = 622058, Over = 27.5
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 41%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 1.44101e+06, over cnt = 279(0%), over = 333, worst = 4
PHY-1002 : len = 1.44201e+06, over cnt = 173(0%), over = 203, worst = 4
PHY-1002 : len = 1.44177e+06, over cnt = 124(0%), over = 142, worst = 4
PHY-1002 : len = 1.44162e+06, over cnt = 95(0%), over = 108, worst = 4
PHY-1002 : len = 1.44022e+06, over cnt = 75(0%), over = 85, worst = 4
PHY-1001 : End global iterations;  1.584820s wall, 2.296875s user + 0.031250s system = 2.328125s CPU (146.9%)

PHY-1001 : Congestion index: top1 = 63.75, top5 = 51.88, top10 = 45.63, top15 = 41.25.
PHY-3001 : End congestion estimation;  4.151765s wall, 4.937500s user + 0.062500s system = 5.000000s CPU (120.4%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 7114 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.677977s wall, 0.687500s user + 0.031250s system = 0.718750s CPU (106.0%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000249722
PHY-3002 : Step(527): len = 602600, overlap = 25
PHY-3002 : Step(528): len = 591913, overlap = 26
PHY-3002 : Step(529): len = 584885, overlap = 28.25
PHY-3002 : Step(530): len = 577358, overlap = 32.5
PHY-3002 : Step(531): len = 571720, overlap = 31
PHY-3002 : Step(532): len = 566232, overlap = 32
PHY-3002 : Step(533): len = 560300, overlap = 42.5
PHY-3002 : Step(534): len = 556166, overlap = 45
PHY-3002 : Step(535): len = 551599, overlap = 48
PHY-3002 : Step(536): len = 546757, overlap = 53.5
PHY-3002 : Step(537): len = 543923, overlap = 53.5
PHY-3002 : Step(538): len = 540787, overlap = 56
PHY-3002 : Step(539): len = 536150, overlap = 55
PHY-3002 : Step(540): len = 533768, overlap = 56.25
PHY-3002 : Step(541): len = 532112, overlap = 58.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000499443
PHY-3002 : Step(542): len = 544542, overlap = 44.5
PHY-3002 : Step(543): len = 549378, overlap = 40.75
PHY-3002 : Step(544): len = 553422, overlap = 36
PHY-3002 : Step(545): len = 558215, overlap = 32
PHY-3002 : Step(546): len = 562884, overlap = 28
PHY-3002 : Step(547): len = 567407, overlap = 26.5
PHY-3002 : Step(548): len = 572696, overlap = 25.5
PHY-3002 : Step(549): len = 576824, overlap = 26.25
PHY-3002 : Step(550): len = 578880, overlap = 26.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000990771
PHY-3002 : Step(551): len = 587808, overlap = 20
PHY-3002 : Step(552): len = 591501, overlap = 18.75
PHY-3002 : Step(553): len = 595727, overlap = 16.25
PHY-3002 : Step(554): len = 600113, overlap = 16.5
PHY-3002 : Step(555): len = 603705, overlap = 17.25
PHY-3002 : Step(556): len = 606763, overlap = 16.5
PHY-3002 : Step(557): len = 609564, overlap = 14
PHY-3002 : Step(558): len = 611840, overlap = 14
PHY-3002 : Step(559): len = 614449, overlap = 12.75
PHY-3002 : Step(560): len = 617163, overlap = 13.75
PHY-3002 : Step(561): len = 618106, overlap = 13.5
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.00192657
PHY-3002 : Step(562): len = 624276, overlap = 12.5
PHY-3002 : Step(563): len = 626961, overlap = 9.75
PHY-3002 : Step(564): len = 629905, overlap = 9.25
PHY-3002 : Step(565): len = 632788, overlap = 9.75
PHY-3002 : Step(566): len = 636063, overlap = 9.5
PHY-3002 : Step(567): len = 637453, overlap = 8.25
PHY-3002 : Step(568): len = 638573, overlap = 8.75
PHY-3002 : Step(569): len = 641156, overlap = 7
PHY-3002 : Step(570): len = 642739, overlap = 7.5
PHY-3002 : Step(571): len = 643100, overlap = 7.75
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.00373518
PHY-3002 : Step(572): len = 648139, overlap = 6.25
PHY-3002 : Step(573): len = 649558, overlap = 8
PHY-3002 : Step(574): len = 651494, overlap = 7.75
PHY-3002 : Step(575): len = 653431, overlap = 8.25
PHY-3002 : Step(576): len = 654873, overlap = 9
PHY-3002 : Step(577): len = 656418, overlap = 8.25
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.00637903
PHY-3002 : Step(578): len = 658335, overlap = 7.75
PHY-3002 : Step(579): len = 660511, overlap = 7.5
PHY-3002 : Step(580): len = 662206, overlap = 7.25
PHY-3002 : Step(581): len = 663289, overlap = 7.5
PHY-3002 : Step(582): len = 664616, overlap = 7
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  2.655309s wall, 2.328125s user + 3.125000s system = 5.453125s CPU (205.4%)

PHY-3001 : Trial Legalized: Len = 675479
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 41%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 1.57162e+06, over cnt = 284(0%), over = 324, worst = 3
PHY-1002 : len = 1.57235e+06, over cnt = 187(0%), over = 205, worst = 3
PHY-1002 : len = 1.57116e+06, over cnt = 119(0%), over = 135, worst = 3
PHY-1002 : len = 1.57056e+06, over cnt = 82(0%), over = 95, worst = 3
PHY-1002 : len = 1.56938e+06, over cnt = 55(0%), over = 65, worst = 3
PHY-1001 : End global iterations;  1.877569s wall, 2.671875s user + 0.062500s system = 2.734375s CPU (145.6%)

PHY-1001 : Congestion index: top1 = 68.75, top5 = 55.00, top10 = 48.13, top15 = 44.38.
PHY-3001 : End congestion estimation;  2.955612s wall, 3.750000s user + 0.062500s system = 3.812500s CPU (129.0%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 7114 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.762824s wall, 0.765625s user + 0.000000s system = 0.765625s CPU (100.4%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000560886
PHY-3002 : Step(583): len = 648795, overlap = 5.25
PHY-3002 : Step(584): len = 638510, overlap = 8
PHY-3002 : Step(585): len = 628727, overlap = 9.5
PHY-3002 : Step(586): len = 622147, overlap = 13.5
PHY-3002 : Step(587): len = 615531, overlap = 12.75
PHY-3002 : Step(588): len = 611016, overlap = 12.75
PHY-3002 : Step(589): len = 606950, overlap = 12.75
PHY-3002 : Step(590): len = 603636, overlap = 13.75
PHY-3002 : Step(591): len = 599664, overlap = 16.25
PHY-3002 : Step(592): len = 596884, overlap = 16.5
PHY-3002 : Step(593): len = 595218, overlap = 17.5
PHY-3002 : Step(594): len = 593078, overlap = 19.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.097313s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (96.3%)

PHY-3001 : Legalized: Len = 600146, Over = 0
PHY-3001 : Spreading special nets. 10 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.032889s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (95.0%)

PHY-3001 : 11 instances has been re-located, deltaX = 0, deltaY = 8, maxDist = 1.
PHY-3001 : Final: Len = 600326, Over = 0
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 1.42418e+06, over cnt = 313(0%), over = 358, worst = 3
PHY-1002 : len = 1.4249e+06, over cnt = 207(0%), over = 232, worst = 2
PHY-1002 : len = 1.42326e+06, over cnt = 129(0%), over = 143, worst = 2
PHY-1002 : len = 1.42007e+06, over cnt = 88(0%), over = 96, worst = 2
PHY-1002 : len = 1.41669e+06, over cnt = 47(0%), over = 54, worst = 2
PHY-1001 : End global iterations;  1.702451s wall, 2.578125s user + 0.046875s system = 2.625000s CPU (154.2%)

PHY-1001 : Congestion index: top1 = 69.38, top5 = 58.13, top10 = 50.63, top15 = 45.00.
PHY-1001 : End incremental global routing;  2.759436s wall, 3.656250s user + 0.078125s system = 3.734375s CPU (135.3%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 7114 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.743427s wall, 0.765625s user + 0.000000s system = 0.765625s CPU (103.0%)

OPT-1001 : 1 high-fanout net processed.
PHY-3001 : Start incremental placement ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 25 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 3411 has valid locations, 7 needs to be replaced
PHY-3001 : design contains 3446 instances, 3383 slices, 15 macros(101 instances: 63 mslices 38 lslices)
PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 601283
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 41%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 1.42513e+06, over cnt = 312(0%), over = 357, worst = 3
PHY-1002 : len = 1.42587e+06, over cnt = 205(0%), over = 230, worst = 2
PHY-1002 : len = 1.42432e+06, over cnt = 128(0%), over = 142, worst = 2
PHY-1002 : len = 1.42113e+06, over cnt = 87(0%), over = 95, worst = 2
PHY-1002 : len = 1.41781e+06, over cnt = 47(0%), over = 54, worst = 2
PHY-1001 : End global iterations;  1.773006s wall, 2.578125s user + 0.031250s system = 2.609375s CPU (147.2%)

PHY-1001 : Congestion index: top1 = 70.00, top5 = 58.13, top10 = 50.63, top15 = 45.00.
PHY-3001 : End congestion estimation;  4.401409s wall, 5.250000s user + 0.093750s system = 5.343750s CPU (121.4%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 7120 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.762622s wall, 0.796875s user + 0.000000s system = 0.796875s CPU (104.5%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(595): len = 600933, overlap = 0
PHY-3002 : Step(596): len = 600933, overlap = 0
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 41%
PHY-3001 : Analyzing congestion ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Incremental mode ON
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 1.41636e+06, over cnt = 47(0%), over = 54, worst = 2
PHY-1002 : len = 1.41641e+06, over cnt = 41(0%), over = 48, worst = 2
PHY-1002 : len = 1.41639e+06, over cnt = 40(0%), over = 47, worst = 2
PHY-1002 : len = 1.41642e+06, over cnt = 37(0%), over = 44, worst = 2
PHY-1002 : len = 1.41642e+06, over cnt = 37(0%), over = 44, worst = 2
PHY-1001 : End global iterations;  0.992977s wall, 1.015625s user + 0.031250s system = 1.046875s CPU (105.4%)

PHY-1001 : Congestion index: top1 = 69.38, top5 = 58.13, top10 = 50.63, top15 = 45.00.
PHY-3001 : End congestion estimation;  2.180859s wall, 2.218750s user + 0.031250s system = 2.250000s CPU (103.2%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 7120 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.870185s wall, 0.906250s user + 0.046875s system = 0.953125s CPU (109.5%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000549571
PHY-3002 : Step(597): len = 601067, overlap = 0
PHY-3002 : Step(598): len = 601067, overlap = 0
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.018756s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (83.3%)

PHY-3001 : Legalized: Len = 601059, Over = 0
PHY-3001 : End spreading;  0.031452s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (99.4%)

PHY-3001 : Final: Len = 601059, Over = 0
PHY-3001 : End incremental placement;  8.797072s wall, 10.187500s user + 0.390625s system = 10.578125s CPU (120.2%)

OPT-1001 : End high-fanout net optimization;  14.231985s wall, 16.687500s user + 0.531250s system = 17.218750s CPU (121.0%)

OPT-1001 : Start path based optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 1.42342e+06, over cnt = 307(0%), over = 352, worst = 3
PHY-1002 : len = 1.42402e+06, over cnt = 220(0%), over = 248, worst = 3
PHY-1002 : len = 1.42272e+06, over cnt = 124(0%), over = 138, worst = 3
PHY-1002 : len = 1.42093e+06, over cnt = 87(0%), over = 95, worst = 2
PHY-1002 : len = 1.41722e+06, over cnt = 46(0%), over = 52, worst = 2
PHY-1001 : End global iterations;  1.264392s wall, 2.062500s user + 0.015625s system = 2.078125s CPU (164.4%)

PHY-1001 : Congestion index: top1 = 70.00, top5 = 58.75, top10 = 50.00, top15 = 45.63.
OPT-1001 : End congestion update;  2.193455s wall, 3.000000s user + 0.015625s system = 3.015625s CPU (137.5%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 7120 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.468566s wall, 0.484375s user + 0.000000s system = 0.484375s CPU (103.4%)

OPT-1001 : Start: WNS 1369 TNS 0 NUM_FEPS 0
PHY-3001 : Start incremental legalization ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 25 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 3418 has valid locations, 0 needs to be replaced
PHY-3001 : design contains 3446 instances, 3383 slices, 15 macros(101 instances: 63 mslices 38 lslices)
PHY-3001 : Cell area utilization is 41%
PHY-3001 : Initial: Len = 602871, Over = 0
PHY-3001 : End spreading;  0.025496s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (122.6%)

PHY-3001 : Final: Len = 602871, Over = 0
PHY-3001 : End incremental legalization;  0.223077s wall, 0.296875s user + 0.000000s system = 0.296875s CPU (133.1%)

OPT-1001 : Iter 1: improved WNS 1888 TNS 0 NUM_FEPS 0 with 9 cells processed and 631 slack improved
PHY-3001 : Start incremental legalization ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 25 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 3418 has valid locations, 0 needs to be replaced
PHY-3001 : design contains 3446 instances, 3383 slices, 15 macros(101 instances: 63 mslices 38 lslices)
PHY-3001 : Cell area utilization is 41%
PHY-3001 : Initial: Len = 606353, Over = 0
PHY-3001 : End spreading;  0.030928s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (101.0%)

PHY-3001 : Final: Len = 606353, Over = 0
PHY-3001 : End incremental legalization;  0.293408s wall, 0.359375s user + 0.015625s system = 0.375000s CPU (127.8%)

OPT-1001 : Iter 2: improved WNS 2157 TNS 0 NUM_FEPS 0 with 10 cells processed and 4801 slack improved
PHY-3001 : Start incremental legalization ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 25 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 3418 has valid locations, 0 needs to be replaced
PHY-3001 : design contains 3446 instances, 3383 slices, 15 macros(101 instances: 63 mslices 38 lslices)
PHY-3001 : Cell area utilization is 41%
PHY-3001 : Initial: Len = 607987, Over = 0
PHY-3001 : End spreading;  0.028700s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (108.9%)

PHY-3001 : Final: Len = 607987, Over = 0
PHY-3001 : End incremental legalization;  0.270740s wall, 0.281250s user + 0.000000s system = 0.281250s CPU (103.9%)

OPT-1001 : Iter 3: improved WNS 2432 TNS 0 NUM_FEPS 0 with 11 cells processed and 2617 slack improved
PHY-3001 : Start incremental legalization ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 25 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 3418 has valid locations, 0 needs to be replaced
PHY-3001 : design contains 3446 instances, 3383 slices, 15 macros(101 instances: 63 mslices 38 lslices)
PHY-3001 : Cell area utilization is 41%
PHY-3001 : Initial: Len = 611245, Over = 0
PHY-3001 : End spreading;  0.028199s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (110.8%)

PHY-3001 : Final: Len = 611245, Over = 0
PHY-3001 : End incremental legalization;  0.287949s wall, 0.328125s user + 0.000000s system = 0.328125s CPU (114.0%)

OPT-1001 : Iter 4: improved WNS 2685 TNS 0 NUM_FEPS 0 with 9 cells processed and 2404 slack improved
PHY-3001 : Start incremental legalization ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 25 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 3418 has valid locations, 0 needs to be replaced
PHY-3001 : design contains 3446 instances, 3383 slices, 15 macros(101 instances: 63 mslices 38 lslices)
PHY-3001 : Cell area utilization is 41%
PHY-3001 : Initial: Len = 613845, Over = 0
PHY-3001 : End spreading;  0.030762s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (101.6%)

PHY-3001 : Final: Len = 613845, Over = 0
PHY-3001 : End incremental legalization;  0.369224s wall, 0.390625s user + 0.015625s system = 0.406250s CPU (110.0%)

OPT-1001 : Iter 5: improved WNS 2957 TNS 0 NUM_FEPS 0 with 13 cells processed and 3754 slack improved
PHY-3001 : Start incremental legalization ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 25 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 3418 has valid locations, 0 needs to be replaced
PHY-3001 : design contains 3446 instances, 3383 slices, 15 macros(101 instances: 63 mslices 38 lslices)
PHY-3001 : Cell area utilization is 41%
PHY-3001 : Initial: Len = 618333, Over = 0
PHY-3001 : End spreading;  0.029027s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (107.7%)

PHY-3001 : Final: Len = 618333, Over = 0
PHY-3001 : End incremental legalization;  0.303013s wall, 0.312500s user + 0.000000s system = 0.312500s CPU (103.1%)

OPT-1001 : Iter 6: improved WNS 3065 TNS 0 NUM_FEPS 0 with 20 cells processed and 4579 slack improved
OPT-1001 : End path based optimization;  16.756142s wall, 18.171875s user + 0.156250s system = 18.328125s CPU (109.4%)

OPT-1001 : End physical optimization;  30.995846s wall, 34.859375s user + 0.687500s system = 35.546875s CPU (114.7%)

RUN-1003 : finish command "place" in  94.095848s wall, 149.281250s user + 12.906250s system = 162.187500s CPU (172.4%)

RUN-1004 : used memory is 929 MB, reserved memory is 912 MB, peak memory is 1622 MB
RUN-1002 : start command "report_area -io_info -file CortexM0_SOC_place.area"
RUN-1001 : standard
***Report Model: CortexM0_SoC***

IO Statistics
#IO                        25
  #input                    8
  #output                  15
  #inout                    2

Utilization Statistics
#lut                     6339   out of  19600   32.34%
#reg                     1595   out of  19600    8.14%
#le                      6371
  #lut only              4776   out of   6371   74.96%
  #reg only                32   out of   6371    0.50%
  #lut&reg               1563   out of   6371   24.53%
#dsp                        3   out of     29   10.34%
#bram                      32   out of     64   50.00%
  #bram9k                  32
  #fifo9k                   0
#bram32k                    0   out of     16    0.00%
#pad                       25   out of    188   13.30%
  #ireg                     0
  #oreg                     6
  #treg                     0
#pll                        0   out of      4    0.00%


Detailed IO Report

     Name        Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
    Col[3]         INPUT        F10        LVCMOS33          N/A          PULLUP      NONE    
    Col[2]         INPUT        C11        LVCMOS33          N/A          PULLUP      NONE    
    Col[1]         INPUT        D11        LVCMOS33          N/A          PULLUP      NONE    
    Col[0]         INPUT        E11        LVCMOS33          N/A          PULLUP      NONE    
     RSTn          INPUT         A9        LVCMOS33          N/A          PULLUP      NONE    
     RXD_1         INPUT        F12        LVCMOS33          N/A          PULLUP      NONE    
     SWCLK         INPUT         R2        LVCMOS33          N/A          PULLUP      NONE    
  System_clk       INPUT         R7        LVCMOS33          N/A          PULLUP      NONE    
    LED[7]        OUTPUT        F16        LVCMOS33           8            NONE       NONE    
    LED[6]        OUTPUT        E16        LVCMOS33           8            NONE       NONE    
    LED[5]        OUTPUT        E13        LVCMOS33           8            NONE       NONE    
    LED[4]        OUTPUT        C16        LVCMOS33           8            NONE       NONE    
    LED[3]        OUTPUT        C15        LVCMOS33           8            NONE       NONE    
    LED[2]        OUTPUT        B16        LVCMOS33           8            NONE       NONE    
    LED[1]        OUTPUT        B15        LVCMOS33           8            NONE       NONE    
    LED[0]        OUTPUT        B14        LVCMOS33           8            NONE       NONE    
  QN_IIC_SCL      OUTPUT         P7        LVCMOS33           8            NONE       OREG    
  QN_REF24MHz     OUTPUT        H16        LVCMOS25           8            N/A        NONE    
    Row[3]        OUTPUT         D9        LVCMOS33           8            NONE       OREG    
    Row[2]        OUTPUT         F9        LVCMOS33           8            NONE       OREG    
    Row[1]        OUTPUT        C10        LVCMOS33           8            NONE       OREG    
    Row[0]        OUTPUT        E10        LVCMOS33           8            NONE       OREG    
     TXD_1        OUTPUT        D12        LVCMOS33           8            NONE       NONE    
  QN_IIC_SDA       INOUT         L8        LVCMOS33           8           PULLUP      OREG    
     SWDIO         INOUT         P2        LVCMOS33           8           PULLUP      NONE    

Report Hierarchy Area:
+----------------------------------------------------------------------+
|Instance |Module       |le    |lut    |ripple |seq    |bram   |dsp    |
+----------------------------------------------------------------------+
|top      |CortexM0_SoC |6371  |6250   |89     |1601   |32     |3      |
+----------------------------------------------------------------------+

RUN-1002 : start command "route"
RUN-1001 : Open license file E:/TD/license/Anlogic.lic
RUN-1001 : Print Route Property
RUN-1001 : -----------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  
RUN-1001 : -----------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      
RUN-1001 :     fix_hold     |    off     |       off        
RUN-1001 :       lcnp       |     5      |        5         
RUN-1001 :       mcnp       |     10     |        10        
RUN-1001 :    opt_timing    |   medium   |      medium      
RUN-1001 :   phy_sim_model  |    off     |       off        
RUN-1001 :     priority     |   timing   |      timing      
RUN-1001 :     swap_pin     |     on     |        on        
RUN-1001 : -----------------------------------------------
PHY-1001 : Route runs in 8 thread(s)
RUN-1001 : There are total 3448 instances
RUN-1001 : 1695 mslices, 1688 lslices, 25 pads, 32 brams, 3 dsps
RUN-1001 : There are total 7166 nets
RUN-1001 : 2834 nets have 2 pins
RUN-1001 : 3035 nets have [3 - 5] pins
RUN-1001 : 740 nets have [6 - 10] pins
RUN-1001 : 290 nets have [11 - 20] pins
RUN-1001 : 265 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 1.45145e+06, over cnt = 308(0%), over = 347, worst = 3
PHY-1002 : len = 1.45221e+06, over cnt = 216(0%), over = 238, worst = 2
PHY-1002 : len = 1.44985e+06, over cnt = 130(0%), over = 146, worst = 2
PHY-1002 : len = 1.44734e+06, over cnt = 82(0%), over = 94, worst = 2
PHY-1002 : len = 1.41085e+06, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  1.713992s wall, 2.531250s user + 0.046875s system = 2.578125s CPU (150.4%)

PHY-1001 : Congestion index: top1 = 69.38, top5 = 58.13, top10 = 50.00, top15 = 45.00.
PHY-1001 : Timing updates.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 7120 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Optimize timing.
PHY-1001 : Pin swapping for better routability
PHY-1001 : Pin local connectivity score is improved from 649 to 5
PHY-1001 : End pin swap;  0.597383s wall, 0.593750s user + 0.000000s system = 0.593750s CPU (99.4%)

PHY-1001 : End global routing;  5.745526s wall, 6.656250s user + 0.109375s system = 6.765625s CPU (117.8%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net LED_Interface/light_clk_gclk_net will be merged with clock LED_Interface/light_clk
PHY-1001 : net System_clk_pad will be routed on clock mesh
PHY-1001 : clock net u_logic/SWCLKTCK_pad_gclk_net will be merged with clock u_logic/SWCLKTCK_pad
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 88600, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.186204s wall, 0.187500s user + 0.000000s system = 0.187500s CPU (100.7%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 1% nets.
PHY-1002 : len = 105784, over cnt = 3(0%), over = 3, worst = 1
PHY-1001 : End Routed; 1.298179s wall, 1.296875s user + 0.015625s system = 1.312500s CPU (101.1%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 105736, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End DR Iter 1; 0.017251s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (181.1%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 105736, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End DR Iter 2; 0.010489s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (149.0%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1002 : len = 105736, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End DR Iter 3; 0.012832s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (121.8%)

PHY-1001 : ===== DR Iter 4 =====
PHY-1002 : len = 105736, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End DR Iter 4; 0.010781s wall, 0.015625s user + 0.015625s system = 0.031250s CPU (289.9%)

PHY-1001 : ===== DR Iter 5 =====
PHY-1002 : len = 105736, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End DR Iter 5; 0.009562s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (163.4%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 40% nets.
PHY-1001 : Routed 47% nets.
PHY-1001 : Routed 56% nets.
PHY-1001 : Routed 70% nets.
PHY-1001 : Routed 97% nets.
PHY-1002 : len = 1.12277e+06, over cnt = 706(0%), over = 712, worst = 2
PHY-1001 : End Routed; 61.423561s wall, 89.703125s user + 1.828125s system = 91.531250s CPU (149.0%)

PHY-1001 : Update timing.....
PHY-1001 : 3042/7017(43%) critical/total net(s), WNS -3.720ns, TNS -1225.073ns, False end point 640.
PHY-1001 : End update timing;  2.141654s wall, 2.140625s user + 0.031250s system = 2.171875s CPU (101.4%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 1.12959e+06, over cnt = 269(0%), over = 269, worst = 1
PHY-1001 : End DR Iter 1; 2.169958s wall, 3.234375s user + 0.093750s system = 3.328125s CPU (153.4%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 1.13187e+06, over cnt = 36(0%), over = 36, worst = 1
PHY-1001 : End DR Iter 2; 0.955228s wall, 1.406250s user + 0.062500s system = 1.468750s CPU (153.8%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1002 : len = 1.1323e+06, over cnt = 2(0%), over = 2, worst = 1
PHY-1001 : End DR Iter 3; 0.168746s wall, 0.156250s user + 0.000000s system = 0.156250s CPU (92.6%)

PHY-1001 : ===== DR Iter 4 =====
PHY-1002 : len = 1.13233e+06, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 1.13233e+06
PHY-1001 : End DR Iter 4; 0.103946s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (90.2%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net LED_Interface/light_clk_gclk_net will be merged with clock LED_Interface/light_clk
PHY-1001 : net System_clk_pad will be routed on clock mesh
PHY-1001 : clock net u_logic/SWCLKTCK_pad_gclk_net will be merged with clock u_logic/SWCLKTCK_pad
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  74.481888s wall, 104.156250s user + 2.234375s system = 106.390625s CPU (142.8%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  80.847005s wall, 111.437500s user + 2.375000s system = 113.812500s CPU (140.8%)

RUN-1004 : used memory is 1066 MB, reserved memory is 1052 MB, peak memory is 1622 MB
RUN-1002 : start command "report_area -io_info -file CortexM0_SOC_phy.area"
RUN-1001 : standard
***Report Model: CortexM0_SoC***

IO Statistics
#IO                        25
  #input                    8
  #output                  15
  #inout                    2

Utilization Statistics
#lut                     6339   out of  19600   32.34%
#reg                     1595   out of  19600    8.14%
#le                      6371
  #lut only              4776   out of   6371   74.96%
  #reg only                32   out of   6371    0.50%
  #lut&reg               1563   out of   6371   24.53%
#dsp                        3   out of     29   10.34%
#bram                      32   out of     64   50.00%
  #bram9k                  32
  #fifo9k                   0
#bram32k                    0   out of     16    0.00%
#pad                       25   out of    188   13.30%
  #ireg                     0
  #oreg                     6
  #treg                     0
#pll                        0   out of      4    0.00%
#gclk                       3   out of     16   18.75%


Detailed IO Report

     Name        Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
    Col[3]         INPUT        F10        LVCMOS33          N/A          PULLUP      NONE    
    Col[2]         INPUT        C11        LVCMOS33          N/A          PULLUP      NONE    
    Col[1]         INPUT        D11        LVCMOS33          N/A          PULLUP      NONE    
    Col[0]         INPUT        E11        LVCMOS33          N/A          PULLUP      NONE    
     RSTn          INPUT         A9        LVCMOS33          N/A          PULLUP      NONE    
     RXD_1         INPUT        F12        LVCMOS33          N/A          PULLUP      NONE    
     SWCLK         INPUT         R2        LVCMOS33          N/A          PULLUP      NONE    
  System_clk       INPUT         R7        LVCMOS33          N/A          PULLUP      NONE    
    LED[7]        OUTPUT        F16        LVCMOS33           8            NONE       NONE    
    LED[6]        OUTPUT        E16        LVCMOS33           8            NONE       NONE    
    LED[5]        OUTPUT        E13        LVCMOS33           8            NONE       NONE    
    LED[4]        OUTPUT        C16        LVCMOS33           8            NONE       NONE    
    LED[3]        OUTPUT        C15        LVCMOS33           8            NONE       NONE    
    LED[2]        OUTPUT        B16        LVCMOS33           8            NONE       NONE    
    LED[1]        OUTPUT        B15        LVCMOS33           8            NONE       NONE    
    LED[0]        OUTPUT        B14        LVCMOS33           8            NONE       NONE    
  QN_IIC_SCL      OUTPUT         P7        LVCMOS33           8            NONE       OREG    
  QN_REF24MHz     OUTPUT        H16        LVCMOS25           8            N/A        NONE    
    Row[3]        OUTPUT         D9        LVCMOS33           8            NONE       OREG    
    Row[2]        OUTPUT         F9        LVCMOS33           8            NONE       OREG    
    Row[1]        OUTPUT        C10        LVCMOS33           8            NONE       OREG    
    Row[0]        OUTPUT        E10        LVCMOS33           8            NONE       OREG    
     TXD_1        OUTPUT        D12        LVCMOS33           8            NONE       NONE    
  QN_IIC_SDA       INOUT         L8        LVCMOS33           8           PULLUP      OREG    
     SWDIO         INOUT         P2        LVCMOS33           8           PULLUP      NONE    

Report Hierarchy Area:
+----------------------------------------------------------------------+
|Instance |Module       |le    |lut    |ripple |seq    |bram   |dsp    |
+----------------------------------------------------------------------+
|top      |CortexM0_SoC |6371  |6250   |89     |1601   |32     |3      |
+----------------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout    Nets  
    #1         1       2809  
    #2         2       1846  
    #3         3       741   
    #4         4       448   
    #5        5-10     794   
    #6       11-50     482   
    #7       51-100     16   
  Average     3.86           

RUN-1002 : start command "export_db CortexM0_SOC_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db CortexM0_SOC_pr.db" in  4.351354s wall, 4.140625s user + 0.265625s system = 4.406250s CPU (101.3%)

RUN-1004 : used memory is 1066 MB, reserved memory is 1052 MB, peak memory is 1622 MB
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 12, tpin num: 36050, tnet num: 7120, tinst num: 3446, tnode num: 40624, tedge num: 61021.
TMR-2508 : Levelizing timing graph completed, there are 45 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer" in  1.403490s wall, 1.421875s user + 0.015625s system = 1.437500s CPU (102.4%)

RUN-1004 : used memory is 1067 MB, reserved memory is 1055 MB, peak memory is 1622 MB
RUN-1002 : start command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file CortexM0_SOC_phy.timing"
TMR-2503 : Start to update net delay, extr mode = 6.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net LED_Interface/light_clk_gclk_net will be merged with clock LED_Interface/light_clk
PHY-1001 : net System_clk_pad will be routed on clock mesh
PHY-1001 : clock net u_logic/SWCLKTCK_pad_gclk_net will be merged with clock u_logic/SWCLKTCK_pad
PHY-1001 : eco open net = 0
TMR-2504 : Update delay of 7120 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 6.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
TMR-3506 : Start to generate timing report.
TMR-1502 : Number of clock constraints = 1. Number of clock nets = 3 (2 unconstrainted).
TMR-5009 WARNING: No clock constraint on 2 clock net(s): 
	LED_Interface/light_clk
	u_logic/SWCLKTCK_pad
TMR-3508 : Export timing summary.
TMR-3507 : Timing report generated successfully in CortexM0_SOC_phy.timing, timing summary in CortexM0_SOC_phy.tsm.
RUN-1003 : finish command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file CortexM0_SOC_phy.timing" in  3.179062s wall, 3.140625s user + 0.140625s system = 3.281250s CPU (103.2%)

RUN-1004 : used memory is 1457 MB, reserved memory is 1448 MB, peak memory is 1622 MB
RUN-1002 : start command "bitgen -bit CortexM0_SOC.bit -version 0X00 -g ucode:101000000000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 8 threads.
BIT-1002 : Init instances completely, inst num: 3448
BIT-1002 : Init pips with 8 threads.
BIT-1002 : Init pips completely, net num: 7166, pip num: 88909
BIT-1003 : Multithreading accelaration with 8 threads.
BIT-1003 : Generate bitstream completely, there are 2828 valid insts, and 233930 bits set as '1'.
BIT-1004 : PLL setting string = 0000
BIT-1004 : Generate bits file CortexM0_SOC.bit.
RUN-1003 : finish command "bitgen -bit CortexM0_SOC.bit -version 0X00 -g ucode:101000000000000000000000" in  17.588317s wall, 114.484375s user + 0.453125s system = 114.937500s CPU (653.5%)

RUN-1004 : used memory is 1557 MB, reserved memory is 1547 MB, peak memory is 1672 MB
RUN-1002 : start command "download -bit CortexM0_SOC.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit CortexM0_SOC.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1322, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit CortexM0_SOC.bit" in  2.614652s wall, 2.578125s user + 0.062500s system = 2.640625s CPU (101.0%)

RUN-1004 : used memory is 1639 MB, reserved memory is 1633 MB, peak memory is 1672 MB
RUN-1002 : start command "program -cable 0 -spd 6 -p"
RUN-1003 : finish command "program -cable 0 -spd 6 -p" in  7.025995s wall, 0.718750s user + 0.281250s system = 1.000000s CPU (14.2%)

RUN-1004 : used memory is 1669 MB, reserved memory is 1664 MB, peak memory is 1672 MB
RUN-1003 : finish command "download -bit CortexM0_SOC.bit -mode jtag -spd 6 -sec 64 -cable 0" in  10.181817s wall, 3.468750s user + 0.359375s system = 3.828125s CPU (37.6%)

RUN-1004 : used memory is 1623 MB, reserved memory is 1617 MB, peak memory is 1672 MB
GUI-1001 : Download success!
RUN-1002 : start command "download -bit CortexM0_SOC.bit -mode jtag -spd 8 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit CortexM0_SOC.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1322, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit CortexM0_SOC.bit" in  2.725025s wall, 2.734375s user + 0.046875s system = 2.781250s CPU (102.1%)

RUN-1004 : used memory is 1653 MB, reserved memory is 1648 MB, peak memory is 1672 MB
RUN-1002 : start command "program -cable 0 -spd 8 -p"
RUN-1003 : finish command "program -cable 0 -spd 8 -p" in  7.123342s wall, 0.906250s user + 0.359375s system = 1.265625s CPU (17.8%)

RUN-1004 : used memory is 1672 MB, reserved memory is 1668 MB, peak memory is 1672 MB
RUN-1003 : finish command "download -bit CortexM0_SOC.bit -mode jtag -spd 8 -sec 64 -cable 0" in  10.448355s wall, 3.890625s user + 0.437500s system = 4.328125s CPU (41.4%)

RUN-1004 : used memory is 1621 MB, reserved memory is 1616 MB, peak memory is 1672 MB
GUI-1001 : Download success!
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
HDL-1007 : analyze verilog file ../rtl/AHBlite_Block_RAM.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_Decoder.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_Interconnect.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_LED.v
HDL-5007 WARNING: identifier 'mode1' is used before its declaration in ../rtl/AHBlite_LED.v(38)
HDL-5007 WARNING: identifier 'mode2' is used before its declaration in ../rtl/AHBlite_LED.v(38)
HDL-5007 WARNING: identifier 'mode3' is used before its declaration in ../rtl/AHBlite_LED.v(38)
HDL-1007 : analyze verilog file ../rtl/AHBlite_Matrix_Key.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_SlaveMUX.v
HDL-1007 : analyze verilog file ../rtl/Block_RAM.v
HDL-5007 WARNING: converting concatenation to assignment pattern in ../rtl/Block_RAM.v(12)
HDL-1007 : analyze verilog file ../rtl/CortexM0_SoC.v
HDL-1007 : analyze included file F:/jichuangsai/week1_test/rtl/global_def.v in ../rtl/CortexM0_SoC.v(1)
HDL-1007 : back to file '../rtl/CortexM0_SoC.v' in ../rtl/CortexM0_SoC.v(1)
HDL-1007 : analyze verilog file ../rtl/cortexm0ds_logic.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_QN8027_IIC.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_UART.v
HDL-1007 : analyze verilog file ../rtl/clkuart_pwm.v
HDL-1007 : analyze verilog file ../rtl/UART_RX.v
HDL-1007 : analyze verilog file ../rtl/UART_TX.v
HDL-1007 : analyze verilog file ../rtl/FIFO.v
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
HDL-1007 : analyze verilog file ../rtl/AHBlite_Block_RAM.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_Decoder.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_Interconnect.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_LED.v
HDL-5007 WARNING: identifier 'mode1' is used before its declaration in ../rtl/AHBlite_LED.v(38)
HDL-5007 WARNING: identifier 'mode2' is used before its declaration in ../rtl/AHBlite_LED.v(38)
HDL-5007 WARNING: identifier 'mode3' is used before its declaration in ../rtl/AHBlite_LED.v(38)
HDL-1007 : analyze verilog file ../rtl/AHBlite_Matrix_Key.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_SlaveMUX.v
HDL-1007 : analyze verilog file ../rtl/Block_RAM.v
HDL-5007 WARNING: converting concatenation to assignment pattern in ../rtl/Block_RAM.v(12)
HDL-1007 : analyze verilog file ../rtl/CortexM0_SoC.v
HDL-1007 : analyze included file F:/jichuangsai/week1_test/rtl/global_def.v in ../rtl/CortexM0_SoC.v(1)
HDL-1007 : back to file '../rtl/CortexM0_SoC.v' in ../rtl/CortexM0_SoC.v(1)
HDL-1007 : analyze verilog file ../rtl/cortexm0ds_logic.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_QN8027_IIC.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_UART.v
HDL-1007 : analyze verilog file ../rtl/clkuart_pwm.v
HDL-1007 : analyze verilog file ../rtl/UART_RX.v
HDL-1007 : analyze verilog file ../rtl/UART_TX.v
HDL-1007 : analyze verilog file ../rtl/FIFO.v
RUN-1002 : start command "elaborate -top CortexM0_SoC"
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
HDL-5007 WARNING: port 'CODENSEQ' remains unconnected for this instance in ../rtl/CortexM0_SoC.v(98)
HDL-1007 : elaborate module CortexM0_SoC in ../rtl/CortexM0_SoC.v(2)
HDL-1007 : elaborate module cortexm0ds_logic in ../rtl/cortexm0ds_logic.v(27)
HDL-1007 : elaborate module AHBlite_Interconnect in ../rtl/AHBlite_Interconnect.v(1)
HDL-1007 : elaborate module AHBlite_Decoder in ../rtl/AHBlite_Decoder.v(1)
HDL-1007 : elaborate module AHBlite_SlaveMUX in ../rtl/AHBlite_SlaveMUX.v(1)
HDL-1007 : elaborate module AHBlite_Block_RAM in ../rtl/AHBlite_Block_RAM.v(1)
HDL-5007 WARNING: actual bit length 1 differs from formal bit length 2 for port 'HRESP' in ../rtl/CortexM0_SoC.v(382)
HDL-1007 : elaborate module AHBlite_LED in ../rtl/AHBlite_LED.v(1)
HDL-5007 WARNING: actual bit length 1 differs from formal bit length 2 for port 'HRESP' in ../rtl/CortexM0_SoC.v(439)
HDL-1007 : elaborate module AHBlite_UART in ../rtl/AHBlite_UART.v(1)
HDL-1007 : elaborate module AHBlite_Matrix_Key in ../rtl/AHBlite_Matrix_Key.v(1)
HDL-1007 : elaborate module AHBlite_QN8027_IIC in ../rtl/AHBlite_QN8027_IIC.v(1)
HDL-1007 : elaborate module clkuart_pwm in ../rtl/clkuart_pwm.v(2)
HDL-1007 : elaborate module UART_RX in ../rtl/UART_RX.v(1)
HDL-1007 : elaborate module UART_TX in ../rtl/UART_TX.v(1)
HDL-1007 : elaborate module FIFO in ../rtl/FIFO.v(3)
HDL-1007 : elaborate module Block_RAM in ../rtl/Block_RAM.v(1)
HDL-1200 : Current top model is CortexM0_SoC
HDL-1100 : Inferred 2 RAMs.
RUN-1003 : finish command "elaborate -top CortexM0_SoC" in  3.983777s wall, 4.031250s user + 0.046875s system = 4.078125s CPU (102.4%)

RUN-1004 : used memory is 756 MB, reserved memory is 748 MB, peak memory is 1672 MB
RUN-1002 : start command "read_adc ../../week1/M0.adc"
RUN-1002 : start command "set_pin_assignment  Col[0]   LOCATION = E11; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  Col[1]   LOCATION = D11; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  Col[2]   LOCATION = C11; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  Col[3]   LOCATION = F10; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LED[0]   LOCATION = B14; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LED[1]   LOCATION = B15; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LED[2]   LOCATION = B16; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LED[3]   LOCATION = C15; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LED[4]   LOCATION = C16; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LED[5]   LOCATION = E13; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LED[6]   LOCATION = E16; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LED[7]   LOCATION = F16; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  QN_IIC_SCL   LOCATION = P7; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  QN_IIC_SDA   LOCATION = L8; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  RSTn   LOCATION = A9; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  RXD_1   LOCATION = F12; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  Row[0]   LOCATION = E10; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  Row[1]   LOCATION = C10; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  Row[2]   LOCATION = F9; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  Row[3]   LOCATION = D9; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  SWCLK   LOCATION = R2; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  SWDIO   LOCATION = P2; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  System_clk   LOCATION = R7; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  TXD_1   LOCATION = D12; IOSTANDARD = LVCMOS33; "
USR-6010 WARNING: ADC constraints: pin QN_REF24MHz has no constraint.
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file E:/TD/license/Anlogic.lic
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
SYN-1012 : SanityCheck: Model "CortexM0_SoC"
SYN-1012 : SanityCheck: Model "AHBlite_Interconnect"
SYN-1012 : SanityCheck: Model "AHBlite_Decoder"
SYN-1012 : SanityCheck: Model "AHBlite_SlaveMUX"
SYN-1012 : SanityCheck: Model "AHBlite_LED"
SYN-1012 : SanityCheck: Model "AHBlite_Matrix_Key"
SYN-1012 : SanityCheck: Model "AHBlite_QN8027_IIC"
SYN-1012 : SanityCheck: Model "AHBlite_Block_RAM"
SYN-1012 : SanityCheck: Model "Block_RAM"
SYN-1012 : SanityCheck: Model "UART_RX"
SYN-1012 : SanityCheck: Model "UART_TX"
SYN-1012 : SanityCheck: Model "FIFO"
SYN-1012 : SanityCheck: Model "AHBlite_UART"
SYN-1012 : SanityCheck: Model "clkuart_pwm"
SYN-1012 : SanityCheck: Model "cortexm0ds_logic"
SYN-1043 : Mark AHBlite_QN8027_IIC as IO macro for instance u36
SYN-1016 : Merged 12 instances.
SYN-1026 : Infer Logic BRAM(ram_mem_al_u00)
	 port mode: single dual port
	 port a size: 4096 x 32	 write mode: NORMAL
	 port b size: 4096 x 32	 write mode: READBEFOREWRITE
SYN-1026 : Infer Logic BRAM(ram_mem_al_u10)
	 port mode: single dual port
	 port a size: 4096 x 32	 write mode: NORMAL
	 port b size: 4096 x 32	 write mode: READBEFOREWRITE
SYN-1026 : Infer Logic BRAM(ram_mem_al_u20)
	 port mode: single dual port
	 port a size: 4096 x 32	 write mode: NORMAL
	 port b size: 4096 x 32	 write mode: READBEFOREWRITE
SYN-1026 : Infer Logic BRAM(ram_mem_al_u30)
	 port mode: single dual port
	 port a size: 4096 x 32	 write mode: NORMAL
	 port b size: 4096 x 32	 write mode: READBEFOREWRITE
SYN-1023 : Infer 0 Logic DRAMs, 1 Logic BRAMs.
SYN-1016 : Merged 31 instances.
SYN-1027 : Infer Logic DRAM(al_ram_mem) read 32x8, write 32x8
SYN-1023 : Infer 1 Logic DRAMs, 0 Logic BRAMs.
SYN-1011 : Flatten model CortexM0_SoC
SYN-1011 : Flatten model AHBlite_Interconnect
SYN-1011 : Flatten model AHBlite_Decoder
SYN-1011 : Flatten model AHBlite_SlaveMUX
SYN-1016 : Merged 2 instances.
SYN-1011 : Flatten model AHBlite_LED
SYN-1011 : Flatten model AHBlite_Matrix_Key
SYN-1011 : Flatten model AHBlite_QN8027_IIC
SYN-1011 : Flatten model AHBlite_Block_RAM
SYN-1011 : Flatten model Block_RAM
SYN-1011 : Flatten model UART_RX
SYN-1011 : Flatten model UART_TX
SYN-1011 : Flatten model FIFO
SYN-1016 : Merged 5 instances.
SYN-1011 : Flatten model AHBlite_UART
SYN-1011 : Flatten model clkuart_pwm
SYN-1011 : Flatten model cortexm0ds_logic
SYN-1016 : Merged 54 instances.
SYN-5034 WARNING: Undriven pin: model "CortexM0_SoC" / pin "QN_REF24MHz" net"QN_REF24MHz"
SYN-1014 : Optimize round 1
SYN-1032 : 22867/259 useful/useless nets, 22322/120 useful/useless insts
SYN-1021 : Optimized 67 onehot mux instances.
SYN-1020 : Optimized 54 distributor mux.
SYN-1016 : Merged 83 instances.
SYN-1015 : Optimize round 1, 782 better
SYN-1014 : Optimize round 2
SYN-1032 : 22714/43 useful/useless nets, 22170/149 useful/useless insts
SYN-1019 : Optimized 2 mux instances.
SYN-1016 : Merged 1 instances.
SYN-1015 : Optimize round 2, 203 better
SYN-1014 : Optimize round 3
SYN-1032 : 22711/2 useful/useless nets, 22167/0 useful/useless insts
SYN-1015 : Optimize round 3, 0 better
SYN-1014 : Optimize round 1
SYN-1044 : Optimized 146 inv instances.
SYN-1032 : 20872/408 useful/useless nets, 20638/354 useful/useless insts
SYN-1017 : Remove 2 const input seq instances
SYN-1002 :     K7vpw6_reg
SYN-1002 :     Xbopw6_reg
SYN-1019 : Optimized 17 mux instances.
SYN-1016 : Merged 4 instances.
SYN-1015 : Optimize round 1, 4064 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 5 inv instances.
SYN-1032 : 19859/22 useful/useless nets, 19625/14 useful/useless insts
SYN-1016 : Merged 1 instances.
SYN-1015 : Optimize round 2, 27 better
SYN-1014 : Optimize round 3
SYN-1032 : 19853/0 useful/useless nets, 19619/1 useful/useless insts
SYN-1015 : Optimize round 3, 4 better
SYN-1014 : Optimize round 4
SYN-1015 : Optimize round 4, 0 better
RUN-1003 : finish command "optimize_rtl" in  7.033021s wall, 6.796875s user + 0.406250s system = 7.203125s CPU (102.4%)

RUN-1004 : used memory is 763 MB, reserved memory is 753 MB, peak memory is 1672 MB
RUN-1002 : start command "report_area -file CortexM0_SOC_rtl.area"
RUN-1001 : standard
***Report Model: CortexM0_SoC***

IO Statistics
#IO                        25
  #input                    8
  #output                  15
  #inout                    2

Gate Statistics
#Basic gates            19909
  #and                   9477
  #nand                     0
  #or                    1946
  #nor                      0
  #xor                     73
  #xnor                     0
  #buf                      0
  #not                   6416
  #bufif1                   3
  #MX21                   523
  #FADD                     0
  #DFF                   1471
  #LATCH                    0
#MACRO_ADD                 17
#MACRO_EQ                  55
#MACRO_MULT                 1
#MACRO_MUX                178

Report Hierarchy Area:
+----------------------------------------------------+
|Instance  |Module           |gates  |seq    |macros |
+----------------------------------------------------+
|top       |CortexM0_SoC     |18438  |1471   |82     |
|  u_logic |cortexm0ds_logic |18277  |1297   |14     |
+----------------------------------------------------+

RUN-1002 : start command "read_sdc ../../week1/Task2.sdc"
RUN-1002 : start command "get_ports  System_clk "
RUN-1002 : start command "create_clock -name System_clk -period 20 -waveform 0 10 "
RUN-1102 : create_clock: clock name: System_clk, type: 0, period: 20000, rise: 0, fall: 10000.
RUN-1104 : Import SDC file ../../week1/Task2.sdc finished, there are 0 nets kept by constraints.
RUN-1002 : start command "export_db CortexM0_SOC_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db CortexM0_SOC_rtl.db" in  4.236410s wall, 3.609375s user + 0.250000s system = 3.859375s CPU (91.1%)

RUN-1004 : used memory is 779 MB, reserved memory is 767 MB, peak memory is 1672 MB
RUN-1002 : start command "optimize_gate -maparea CortexM0_SOC_gate.area"
RUN-1001 : Open license file E:/TD/license/Anlogic.lic
RUN-1001 : Print Gate Property
RUN-1001 : ----------------------------------------------------------
RUN-1001 :          Parameters         |  Settings  |  Default Values  
RUN-1001 : ----------------------------------------------------------
RUN-1001 :        auto_partition       |    fine    |       fine       
RUN-1001 :         cascade_dsp         |    off     |       off        
RUN-1001 :         cascade_eram        |     on     |        on        
RUN-1001 :        gate_sim_model       |    off     |       off        
RUN-1001 :        map_sim_model        |    off     |       off        
RUN-1001 :           opt_area          |   medium   |      medium      
RUN-1001 :          opt_timing         |    auto    |       auto       
RUN-1001 :         pack_effort         |   medium   |      medium      
RUN-1001 :      pack_lslice_ripple     |     on     |        on        
RUN-1001 :   pack_lslice_ripple_ratio  |    0.5     |       0.5        
RUN-1001 :        pack_seq_in_io       |     on     |        on        
RUN-1001 :        ph1_mux_ratio        |    1.0     |       1.0        
RUN-1001 :            report           |  standard  |     standard     
RUN-1001 : ----------------------------------------------------------
SYN-2001 : Map 25 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2593 : bram inst: RAM_CODE/ram_mem_al_u00 will be optimized to a new one with A-width 8 due to unused data out
SYN-2593 : bram inst: RAM_CODE/ram_mem_al_u10 will be optimized to a new one with A-width 8 due to unused data out
SYN-2593 : bram inst: RAM_CODE/ram_mem_al_u20 will be optimized to a new one with A-width 8 due to unused data out
SYN-2593 : bram inst: RAM_CODE/ram_mem_al_u30 will be optimized to a new one with A-width 8 due to unused data out
SYN-2593 : bram inst: RAM_DATA/ram_mem_al_u00 will be optimized to a new one with A-width 8 due to unused data out
SYN-2593 : bram inst: RAM_DATA/ram_mem_al_u10 will be optimized to a new one with A-width 8 due to unused data out
SYN-2593 : bram inst: RAM_DATA/ram_mem_al_u20 will be optimized to a new one with A-width 8 due to unused data out
SYN-2593 : bram inst: RAM_DATA/ram_mem_al_u30 will be optimized to a new one with A-width 8 due to unused data out
SYN-2595 : bram inst: RAM_CODE/ram_mem_al_u00 is set to PDPW/SP from DP for resource saving
SYN-2595 : bram inst: RAM_CODE/ram_mem_al_u10 is set to PDPW/SP from DP for resource saving
SYN-2595 : bram inst: RAM_CODE/ram_mem_al_u20 is set to PDPW/SP from DP for resource saving
SYN-2595 : bram inst: RAM_CODE/ram_mem_al_u30 is set to PDPW/SP from DP for resource saving
SYN-2595 : bram inst: RAM_DATA/ram_mem_al_u00 is set to PDPW/SP from DP for resource saving
SYN-2595 : bram inst: RAM_DATA/ram_mem_al_u10 is set to PDPW/SP from DP for resource saving
SYN-2595 : bram inst: RAM_DATA/ram_mem_al_u20 is set to PDPW/SP from DP for resource saving
SYN-2595 : bram inst: RAM_DATA/ram_mem_al_u30 is set to PDPW/SP from DP for resource saving
SYN-2512 : LOGIC BRAM "RAM_CODE/ram_mem_al_u00"
SYN-2512 : LOGIC BRAM "RAM_CODE/ram_mem_al_u10"
SYN-2512 : LOGIC BRAM "RAM_CODE/ram_mem_al_u20"
SYN-2512 : LOGIC BRAM "RAM_CODE/ram_mem_al_u30"
SYN-2512 : LOGIC BRAM "RAM_DATA/ram_mem_al_u00"
SYN-2512 : LOGIC BRAM "RAM_DATA/ram_mem_al_u10"
SYN-2512 : LOGIC BRAM "RAM_DATA/ram_mem_al_u20"
SYN-2512 : LOGIC BRAM "RAM_DATA/ram_mem_al_u30"
SYN-2531 : Dram(UART1_TX/FIFO/al_ram_mem) write 32x8, read 32x8
SYN-2531 : DRAM UART1_TX/FIFO/al_ram_mem has no init file
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1016 : Merged 141 instances.
SYN-2501 : Optimize round 1, 518 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 10 macro adder
SYN-1019 : Optimized 1604 mux instances.
SYN-1016 : Merged 18 instances.
SYN-1032 : 21430/1616 useful/useless nets, 21014/1 useful/useless insts
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Map 1 macro multiplier
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 19946/68 useful/useless nets, 19624/1 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 69 better
SYN-2571 : Optimize after map_dsp, round 2
SYN-2571 : Optimize after map_dsp, round 2, 0 better
SYN-2501 : Optimize round 1
SYN-2501 : Optimize round 1, 0 better
SYN-2501 : Map 8 macro adder
SYN-1016 : Merged 8 instances.
SYN-1032 : 20380/2 useful/useless nets, 20126/0 useful/useless insts
SYN-3001 : X or Z is treated as constant in optimizing instance UART1_TX/_al_const_x.
SYN-3001 : X or Z is treated as constant in optimizing instance UART1_TX/_al_const_x.
SYN-3001 : X or Z is treated as constant in optimizing instance UART1_TX/_al_const_x.
SYN-3001 : X or Z is treated as constant in optimizing instance UART1_TX/_al_const_x.
SYN-3004 : Optimized 1 const0 DFF(s)
SYN-1032 : 21017/4 useful/useless nets, 20763/4 useful/useless insts
SYN-1032 : 21879/73 useful/useless nets, 21449/67 useful/useless insts
RUN-1002 : start command "start_timer -prepack"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 12, tpin num: 67673, tnet num: 21897, tinst num: 21452, tnode num: 92751, tedge num: 103841.
TMR-2508 : Levelizing timing graph completed, there are 279 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -prepack" in  1.103951s wall, 1.125000s user + 0.015625s system = 1.140625s CPU (103.3%)

RUN-1004 : used memory is 872 MB, reserved memory is 865 MB, peak memory is 1672 MB
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 21897 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
SYN-3001 : X or Z is treated as constant in optimizing instance UART1_TX/_al_const_x.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 300 (3.48), #lev = 6 (2.85)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 297 (3.41), #lev = 6 (2.89)
SYN-3001 : Logic optimization runtime opt =   0.09 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 1054 instances into 304 LUTs, name keeping = 68%.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 5120 (4.00), #lev = 21 (8.14)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 5182 (3.87), #lev = 18 (7.68)
SYN-3001 : Logic optimization runtime opt =   1.66 sec, map = 1191.72 sec
SYN-3001 : Mapper mapped 18626 instances into 5182 LUTs, name keeping = 31%.
RUN-1002 : start command "report_area -file CortexM0_SOC_gate.area"
RUN-1001 : standard
***Report Model: CortexM0_SoC***

IO Statistics
#IO                        25
  #input                    8
  #output                  15
  #inout                    2

LUT Statistics
#Total_luts              5721
  #lut4                  3802
  #lut5                  1684
  #lut6                     0
  #lut5_mx41                0
  #lut4_alu1b             235

Utilization Statistics
#lut                     5721   out of  19600   29.19%
#reg                     1464   out of  19600    7.47%
#le                         0
#dsp                        3   out of     29   10.34%
#bram                      32   out of     64   50.00%
  #bram9k                  32
  #fifo9k                   0
#bram32k                    0   out of     16    0.00%
#dram                       4
#pad                       25   out of    188   13.30%
  #ireg                     0
  #oreg                     6
  #treg                     0
#pll                        0   out of      4    0.00%

Report Hierarchy Area:
+--------------------------------------------------------------------+
|Instance  |Module           |lut    |ripple |seq    |bram   |dsp    |
+--------------------------------------------------------------------+
|top       |CortexM0_SoC     |5486   |235    |1470   |32     |3      |
|  u_logic |cortexm0ds_logic |5182   |173    |1296   |0      |3      |
+--------------------------------------------------------------------+

SYN-1001 : Packing model "CortexM0_SoC" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 168 DFF/LATCH to SEQ ...
SYN-4009 : Pack 1 carry chain into lslice
SYN-4007 : Packing 29 adder to BLE ...
SYN-4008 : Packed 29 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4013 : Packed 4 DRAM and 0 SEQ.
SYN-1001 : Packing model "cortexm0ds_logic" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 1296 DFF/LATCH to SEQ ...
SYN-4009 : Pack 3 carry chain into lslice
SYN-4007 : Packing 76 adder to BLE ...
SYN-4008 : Packed 76 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
RUN-1003 : finish command "optimize_gate -maparea CortexM0_SOC_gate.area" in  25.994241s wall, 25.703125s user + 0.390625s system = 26.093750s CPU (100.4%)

RUN-1004 : used memory is 923 MB, reserved memory is 919 MB, peak memory is 1672 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model CortexM0_SoC
SYN-1011 : Flatten model cortexm0ds_logic
SYN-1016 : Merged 1 instances.
SYN-1016 : Merged 2 instances.
RUN-1002 : start command "read_sdc ../../week1/Task2.sdc"
RUN-1002 : start command "get_ports  System_clk "
RUN-1002 : start command "create_clock -name System_clk -period 20 -waveform 0 10 "
RUN-1102 : create_clock: clock name: System_clk, type: 0, period: 20000, rise: 0, fall: 10000.
RUN-1104 : Import SDC file ../../week1/Task2.sdc finished, there are 0 nets kept by constraints.
RUN-1002 : start command "export_db CortexM0_SOC_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db CortexM0_SOC_gate.db" in  3.967648s wall, 3.687500s user + 0.125000s system = 3.812500s CPU (96.1%)

RUN-1004 : used memory is 929 MB, reserved memory is 924 MB, peak memory is 1672 MB
RUN-1002 : start command "place"
RUN-1001 : Open license file E:/TD/license/Anlogic.lic
RUN-1001 : Print Place Property
RUN-1001 : ------------------------------------------------
RUN-1001 :     Parameters    |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------
RUN-1001 :   detailed_place  |     on     |        on        
RUN-1001 :       effort      |   medium   |      medium      
RUN-1001 :     opt_timing    |   medium   |      medium      
RUN-1001 :    pr_strategy    |     1      |        1         
RUN-1001 :     relaxation    |    1.00    |       1.00       
RUN-1001 :      retiming     |    off     |       off        
RUN-1001 : ------------------------------------------------
RUN-1002 : start command "set_param place timing_factor 2.5"
RUN-1002 : start command "set_param route tactics length"
RUN-1002 : start command "set_param route least_critical_net_perc 20"
RUN-1002 : start command "set_param route most_critical_net_perc 60"
PHY-3001 : Placer runs in 8 thread(s).
SYN-4024 : Net "System_clk_pad" drive clk pins.
SYN-4024 : Net "u_logic/SWCLKTCK_pad" drive clk pins.
SYN-4024 : Net "LED_Interface/light_clk" drive clk pins.
SYN-4025 : Tag rtl::Net LED_Interface/light_clk as clock net
SYN-4025 : Tag rtl::Net System_clk_pad as clock net
SYN-4025 : Tag rtl::Net u_logic/SWCLKTCK_pad as clock net
SYN-4026 : Tagged 3 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net u_logic/SWCLKTCK_pad to drive 107 clock pins.
SYN-4015 : Create BUFG instance for clk Net LED_Interface/light_clk to drive 20 clock pins.
PHY-1001 : Populate physical database on model CortexM0_SoC.
RUN-1001 : There are total 7115 instances
RUN-1001 : 5485 luts, 1464 seqs, 63 mslices, 38 lslices, 25 pads, 32 brams, 3 dsps
RUN-1001 : There are total 7459 nets
RUN-1001 : 3796 nets have 2 pins
RUN-1001 : 2660 nets have [3 - 5] pins
RUN-1001 : 614 nets have [6 - 10] pins
RUN-1001 : 210 nets have [11 - 20] pins
RUN-1001 : 165 nets have [21 - 99] pins
RUN-1001 : 14 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 7113 instances, 5485 luts, 1464 seqs, 101 slices, 15 macros(101 instances: 63 mslices 38 lslices)
PHY-3001 : Cell area utilization is 29%
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 12, tpin num: 34448, tnet num: 7413, tinst num: 7113, tnode num: 39092, tedge num: 55974.
TMR-2508 : Levelizing timing graph completed, there are 45 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 7413 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.160817s wall, 1.125000s user + 0.031250s system = 1.156250s CPU (99.6%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 1.71889e+06
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 7113.
PHY-3001 : End clustering;  0.000020s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 29%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(599): len = 1.51295e+06, overlap = 78.75
PHY-3002 : Step(600): len = 1.32406e+06, overlap = 78.75
PHY-3002 : Step(601): len = 1.22425e+06, overlap = 78.75
PHY-3002 : Step(602): len = 1.1391e+06, overlap = 79.4688
PHY-3002 : Step(603): len = 1.04277e+06, overlap = 84.1875
PHY-3002 : Step(604): len = 1.0263e+06, overlap = 82.6563
PHY-3002 : Step(605): len = 1.01735e+06, overlap = 84.0938
PHY-3002 : Step(606): len = 975987, overlap = 106.031
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000136211
PHY-3002 : Step(607): len = 1.03919e+06, overlap = 72.5625
PHY-3002 : Step(608): len = 973890, overlap = 76.8438
PHY-3002 : Step(609): len = 961129, overlap = 69.625
PHY-3002 : Step(610): len = 953426, overlap = 71.7188
PHY-3002 : Step(611): len = 947338, overlap = 62.3125
PHY-3002 : Step(612): len = 937869, overlap = 66.125
PHY-3002 : Step(613): len = 923732, overlap = 68.625
PHY-3002 : Step(614): len = 917391, overlap = 68.1875
PHY-3002 : Step(615): len = 912543, overlap = 66.2188
PHY-3002 : Step(616): len = 905841, overlap = 65.9688
PHY-3002 : Step(617): len = 899551, overlap = 68.6875
PHY-3002 : Step(618): len = 894553, overlap = 68.0625
PHY-3002 : Step(619): len = 887972, overlap = 63.5
PHY-3002 : Step(620): len = 882404, overlap = 63.625
PHY-3002 : Step(621): len = 876904, overlap = 65.9688
PHY-3002 : Step(622): len = 871485, overlap = 63.8438
PHY-3002 : Step(623): len = 866374, overlap = 63.375
PHY-3002 : Step(624): len = 861458, overlap = 56.6563
PHY-3002 : Step(625): len = 856482, overlap = 53.375
PHY-3002 : Step(626): len = 850977, overlap = 53.6563
PHY-3002 : Step(627): len = 845916, overlap = 47.8438
PHY-3002 : Step(628): len = 840799, overlap = 50.5
PHY-3002 : Step(629): len = 837279, overlap = 45.8125
PHY-3002 : Step(630): len = 831485, overlap = 46.0313
PHY-3002 : Step(631): len = 826868, overlap = 41.5
PHY-3002 : Step(632): len = 823173, overlap = 41.4063
PHY-3002 : Step(633): len = 818882, overlap = 43.8438
PHY-3002 : Step(634): len = 811479, overlap = 47.5938
PHY-3002 : Step(635): len = 807422, overlap = 41.2188
PHY-3002 : Step(636): len = 804844, overlap = 45.6563
PHY-3002 : Step(637): len = 798200, overlap = 43.3438
PHY-3002 : Step(638): len = 790428, overlap = 53.4375
PHY-3002 : Step(639): len = 787908, overlap = 46.5313
PHY-3002 : Step(640): len = 785335, overlap = 46.5313
PHY-3002 : Step(641): len = 782139, overlap = 55.5313
PHY-3002 : Step(642): len = 741466, overlap = 59.4063
PHY-3002 : Step(643): len = 738520, overlap = 57.875
PHY-3002 : Step(644): len = 736977, overlap = 51.875
PHY-3002 : Step(645): len = 731077, overlap = 49.75
PHY-3002 : Step(646): len = 728838, overlap = 43.3125
PHY-3002 : Step(647): len = 725871, overlap = 55.5625
PHY-3002 : Step(648): len = 724465, overlap = 46.9688
PHY-3002 : Step(649): len = 723049, overlap = 45.5938
PHY-3002 : Step(650): len = 719407, overlap = 50.375
PHY-3002 : Step(651): len = 716465, overlap = 58.25
PHY-3002 : Step(652): len = 713687, overlap = 48.9063
PHY-3002 : Step(653): len = 712417, overlap = 48.9688
PHY-3002 : Step(654): len = 707205, overlap = 46.375
PHY-3002 : Step(655): len = 701653, overlap = 54.0938
PHY-3002 : Step(656): len = 699540, overlap = 54.375
PHY-3002 : Step(657): len = 698046, overlap = 54.625
PHY-3002 : Step(658): len = 692247, overlap = 69.5938
PHY-3002 : Step(659): len = 688806, overlap = 66
PHY-3002 : Step(660): len = 687493, overlap = 57
PHY-3002 : Step(661): len = 684655, overlap = 56.9688
PHY-3002 : Step(662): len = 683393, overlap = 54.4688
PHY-3002 : Step(663): len = 681746, overlap = 48.5938
PHY-3002 : Step(664): len = 679043, overlap = 51.0313
PHY-3002 : Step(665): len = 676351, overlap = 63.875
PHY-3002 : Step(666): len = 673958, overlap = 68.7188
PHY-3002 : Step(667): len = 672209, overlap = 64.0938
PHY-3002 : Step(668): len = 669972, overlap = 57.6875
PHY-3002 : Step(669): len = 665134, overlap = 62.1875
PHY-3002 : Step(670): len = 661014, overlap = 57.4375
PHY-3002 : Step(671): len = 659234, overlap = 61.8438
PHY-3002 : Step(672): len = 657410, overlap = 56.875
PHY-3002 : Step(673): len = 656343, overlap = 59
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000272423
PHY-3002 : Step(674): len = 657030, overlap = 58.5
PHY-3002 : Step(675): len = 659790, overlap = 52.875
PHY-3002 : Step(676): len = 666210, overlap = 47.6563
PHY-3002 : Step(677): len = 667974, overlap = 47.0938
PHY-3002 : Step(678): len = 668809, overlap = 48.9375
PHY-3002 : Step(679): len = 670094, overlap = 45.0625
PHY-3002 : Step(680): len = 673207, overlap = 44.0313
PHY-3002 : Step(681): len = 674783, overlap = 38.6563
PHY-3002 : Step(682): len = 675774, overlap = 40.5625
PHY-3002 : Step(683): len = 676575, overlap = 39.875
PHY-3002 : Step(684): len = 679552, overlap = 49.7188
PHY-3002 : Step(685): len = 681684, overlap = 46.2813
PHY-3002 : Step(686): len = 682180, overlap = 40.8125
PHY-3002 : Step(687): len = 683010, overlap = 36.2188
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000442494
PHY-3002 : Step(688): len = 683567, overlap = 36.0938
PHY-3002 : Step(689): len = 684828, overlap = 33.7188
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.030911s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (151.6%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 35%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 1.52662e+06, over cnt = 1291(3%), over = 1724, worst = 5
PHY-1002 : len = 1.53134e+06, over cnt = 1119(3%), over = 1419, worst = 5
PHY-1002 : len = 1.53679e+06, over cnt = 875(2%), over = 1090, worst = 5
PHY-1002 : len = 1.54626e+06, over cnt = 597(1%), over = 741, worst = 5
PHY-1002 : len = 1.55425e+06, over cnt = 435(1%), over = 545, worst = 5
PHY-1001 : End global iterations;  1.824617s wall, 2.640625s user + 0.109375s system = 2.750000s CPU (150.7%)

PHY-1001 : Congestion index: top1 = 93.13, top5 = 84.38, top10 = 76.88, top15 = 68.75.
PHY-3001 : End congestion estimation;  2.678783s wall, 3.781250s user + 0.281250s system = 4.062500s CPU (151.7%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 7413 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.764566s wall, 0.765625s user + 0.015625s system = 0.781250s CPU (102.2%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 3.21728e-05
PHY-3002 : Step(690): len = 648314, overlap = 59
PHY-3002 : Step(691): len = 607606, overlap = 79.5938
PHY-3002 : Step(692): len = 580927, overlap = 94.5625
PHY-3002 : Step(693): len = 552990, overlap = 107.656
PHY-3002 : Step(694): len = 521813, overlap = 128.344
PHY-3002 : Step(695): len = 495307, overlap = 145.625
PHY-3002 : Step(696): len = 473427, overlap = 162.063
PHY-3002 : Step(697): len = 446312, overlap = 179.25
PHY-3002 : Step(698): len = 429842, overlap = 185.594
PHY-3002 : Step(699): len = 413705, overlap = 193.25
PHY-3002 : Step(700): len = 398092, overlap = 193.656
PHY-3002 : Step(701): len = 388707, overlap = 194.344
PHY-3002 : Step(702): len = 379686, overlap = 193.531
PHY-3002 : Step(703): len = 372721, overlap = 188.313
PHY-3002 : Step(704): len = 367816, overlap = 192.125
PHY-3002 : Step(705): len = 364180, overlap = 192.656
PHY-3002 : Step(706): len = 362077, overlap = 186.563
PHY-3002 : Step(707): len = 360542, overlap = 175.938
PHY-3002 : Step(708): len = 358905, overlap = 171.156
PHY-3002 : Step(709): len = 356577, overlap = 171.625
PHY-3002 : Step(710): len = 353773, overlap = 170.219
PHY-3002 : Step(711): len = 350308, overlap = 171.281
PHY-3002 : Step(712): len = 345755, overlap = 170.625
PHY-3002 : Step(713): len = 343553, overlap = 169.406
PHY-3002 : Step(714): len = 341037, overlap = 173
PHY-3002 : Step(715): len = 339932, overlap = 172.563
PHY-3002 : Step(716): len = 337051, overlap = 172.969
PHY-3002 : Step(717): len = 335326, overlap = 173.625
PHY-3002 : Step(718): len = 333060, overlap = 175.344
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 6.43457e-05
PHY-3002 : Step(719): len = 342215, overlap = 163.625
PHY-3002 : Step(720): len = 358804, overlap = 137.594
PHY-3002 : Step(721): len = 359511, overlap = 133.594
PHY-3002 : Step(722): len = 361835, overlap = 128.719
PHY-3002 : Step(723): len = 366319, overlap = 121.844
PHY-3002 : Step(724): len = 370573, overlap = 113.563
PHY-3002 : Step(725): len = 375706, overlap = 102.031
PHY-3002 : Step(726): len = 378964, overlap = 96.875
PHY-3002 : Step(727): len = 379606, overlap = 93.5625
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000128691
PHY-3002 : Step(728): len = 400059, overlap = 68.3125
PHY-3002 : Step(729): len = 414286, overlap = 55.6563
PHY-3002 : Step(730): len = 420016, overlap = 50.875
PHY-3002 : Step(731): len = 425249, overlap = 43.9688
PHY-3002 : Step(732): len = 428111, overlap = 36.8438
PHY-3002 : Step(733): len = 429160, overlap = 32.5313
PHY-3002 : Step(734): len = 431041, overlap = 27.5313
PHY-3002 : Step(735): len = 430822, overlap = 29.625
PHY-3002 : Step(736): len = 430377, overlap = 30.2188
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000257383
PHY-3002 : Step(737): len = 445594, overlap = 22.875
PHY-3002 : Step(738): len = 455367, overlap = 17.5313
PHY-3002 : Step(739): len = 463303, overlap = 17.9063
PHY-3002 : Step(740): len = 467281, overlap = 14.1563
PHY-3002 : Step(741): len = 472014, overlap = 12.3125
PHY-3002 : Step(742): len = 474854, overlap = 13.0625
PHY-3002 : Step(743): len = 478279, overlap = 12.7813
PHY-3002 : Step(744): len = 480051, overlap = 11.5625
PHY-3002 : Step(745): len = 477956, overlap = 12.6563
PHY-3002 : Step(746): len = 476057, overlap = 12.9375
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000514765
PHY-3002 : Step(747): len = 488634, overlap = 6.65625
PHY-3002 : Step(748): len = 498003, overlap = 6.25
PHY-3002 : Step(749): len = 505863, overlap = 5.03125
PHY-3002 : Step(750): len = 511539, overlap = 3.8125
PHY-3002 : Step(751): len = 515941, overlap = 3.34375
PHY-3002 : Step(752): len = 519214, overlap = 2.59375
PHY-3002 : Step(753): len = 519729, overlap = 2.75
PHY-3002 : Step(754): len = 519582, overlap = 2.40625
PHY-3002 : Step(755): len = 518844, overlap = 2.15625
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.00102953
PHY-3002 : Step(756): len = 528827, overlap = 2.65625
PHY-3002 : Step(757): len = 534564, overlap = 1.78125
PHY-3002 : Step(758): len = 538996, overlap = 1.71875
PHY-3002 : Step(759): len = 544610, overlap = 1.71875
PHY-3002 : Step(760): len = 545996, overlap = 1.78125
PHY-3002 : Step(761): len = 546733, overlap = 2.09375
PHY-3002 : Step(762): len = 546297, overlap = 2.25
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.00205906
PHY-3002 : Step(763): len = 553573, overlap = 1.875
PHY-3002 : Step(764): len = 557755, overlap = 0.8125
PHY-3002 : Step(765): len = 560777, overlap = 0.25
PHY-3002 : Step(766): len = 568384, overlap = 0.125
PHY-3002 : Step(767): len = 569584, overlap = 0
PHY-3002 : Step(768): len = 569626, overlap = 0
PHY-3002 : Step(769): len = 568729, overlap = 0
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 35%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 1.47027e+06, over cnt = 375(1%), over = 472, worst = 4
PHY-1002 : len = 1.47231e+06, over cnt = 260(0%), over = 311, worst = 4
PHY-1002 : len = 1.4728e+06, over cnt = 157(0%), over = 186, worst = 3
PHY-1002 : len = 1.47292e+06, over cnt = 114(0%), over = 132, worst = 3
PHY-1002 : len = 1.47262e+06, over cnt = 83(0%), over = 98, worst = 3
PHY-1001 : End global iterations;  1.548202s wall, 2.312500s user + 0.015625s system = 2.328125s CPU (150.4%)

PHY-1001 : Congestion index: top1 = 60.63, top5 = 48.13, top10 = 43.13, top15 = 40.63.
PHY-3001 : End congestion estimation;  2.376070s wall, 3.156250s user + 0.046875s system = 3.203125s CPU (134.8%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 7413 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.630801s wall, 0.640625s user + 0.031250s system = 0.671875s CPU (106.5%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.00110744
PHY-3002 : Step(770): len = 564272, overlap = 8.4375
PHY-3002 : Step(771): len = 551846, overlap = 6.75
PHY-3002 : Step(772): len = 541769, overlap = 6.625
PHY-3002 : Step(773): len = 531317, overlap = 8.28125
PHY-3002 : Step(774): len = 523967, overlap = 9.125
PHY-3002 : Step(775): len = 518331, overlap = 8.15625
PHY-3002 : Step(776): len = 512204, overlap = 8.8125
PHY-3002 : Step(777): len = 505822, overlap = 9.9375
PHY-3002 : Step(778): len = 501044, overlap = 9.59375
PHY-3002 : Step(779): len = 497380, overlap = 10.2188
PHY-3002 : Step(780): len = 494356, overlap = 10.1563
PHY-3002 : Step(781): len = 491984, overlap = 11.5313
PHY-3002 : Step(782): len = 490896, overlap = 11.8125
PHY-3002 : Step(783): len = 490004, overlap = 11.875
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00221487
PHY-3002 : Step(784): len = 497124, overlap = 9.3125
PHY-3002 : Step(785): len = 502425, overlap = 8.5
PHY-3002 : Step(786): len = 506089, overlap = 7.78125
PHY-3002 : Step(787): len = 509223, overlap = 8.125
PHY-3002 : Step(788): len = 512205, overlap = 6.03125
PHY-3002 : Step(789): len = 513609, overlap = 6.03125
PHY-3002 : Step(790): len = 515289, overlap = 4.65625
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00442975
PHY-3002 : Step(791): len = 519478, overlap = 4.25
PHY-3002 : Step(792): len = 523416, overlap = 3.21875
PHY-3002 : Step(793): len = 526367, overlap = 3.6875
PHY-3002 : Step(794): len = 529857, overlap = 3
PHY-3002 : Step(795): len = 532298, overlap = 3.25
PHY-3002 : Step(796): len = 533522, overlap = 2.84375
PHY-3002 : Step(797): len = 535559, overlap = 3.46875
PHY-3002 : Step(798): len = 538821, overlap = 3.125
PHY-3002 : Step(799): len = 539527, overlap = 3.6875
PHY-3002 : Step(800): len = 540194, overlap = 2.75
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.00836332
PHY-3002 : Step(801): len = 542278, overlap = 3.78125
PHY-3002 : Step(802): len = 544185, overlap = 2.84375
PHY-3002 : Step(803): len = 546554, overlap = 3.28125
PHY-3002 : Step(804): len = 549546, overlap = 2.15625
PHY-3002 : Step(805): len = 550899, overlap = 3.0625
PHY-3002 : Step(806): len = 552844, overlap = 2.84375
PHY-3002 : Step(807): len = 554748, overlap = 3.34375
PHY-3002 : Step(808): len = 555559, overlap = 3
PHY-3002 : Step(809): len = 557036, overlap = 3.1875
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.0145379
PHY-3002 : Step(810): len = 557770, overlap = 2.75
PHY-3002 : Step(811): len = 559911, overlap = 2.59375
PHY-3002 : Step(812): len = 562093, overlap = 2.1875
PHY-3002 : Step(813): len = 563081, overlap = 2.65625
PHY-3002 : Step(814): len = 564056, overlap = 2.625
PHY-3002 : Step(815): len = 565519, overlap = 2.625
PHY-3002 : Step(816): len = 566703, overlap = 2.375
PHY-3002 : Step(817): len = 567875, overlap = 2.59375
PHY-3002 : Step(818): len = 568869, overlap = 2.4375
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.0245635
PHY-3002 : Step(819): len = 569362, overlap = 2.4375
PHY-3002 : Step(820): len = 570738, overlap = 2.25
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 74.59 peak overflow 1.31
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 1.47641e+06, over cnt = 259(0%), over = 316, worst = 3
PHY-1002 : len = 1.47741e+06, over cnt = 172(0%), over = 195, worst = 2
PHY-1002 : len = 1.4763e+06, over cnt = 93(0%), over = 106, worst = 2
PHY-1002 : len = 1.47623e+06, over cnt = 76(0%), over = 86, worst = 2
PHY-1002 : len = 1.4757e+06, over cnt = 58(0%), over = 65, worst = 2
PHY-1001 : End global iterations;  1.245132s wall, 2.140625s user + 0.031250s system = 2.171875s CPU (174.4%)

PHY-1001 : Congestion index: top1 = 61.88, top5 = 50.00, top10 = 44.38, top15 = 40.00.
PHY-1001 : End incremental global routing;  1.944825s wall, 2.828125s user + 0.046875s system = 2.875000s CPU (147.8%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 7413 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.559502s wall, 0.578125s user + 0.000000s system = 0.578125s CPU (103.3%)

OPT-1001 : 20 high-fanout net processed.
PHY-3001 : Start incremental placement ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 25 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 7065 has valid locations, 159 needs to be replaced
PHY-3001 : design contains 7252 instances, 5499 luts, 1589 seqs, 101 slices, 15 macros(101 instances: 63 mslices 38 lslices)
PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 588056
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 35%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 1.37568e+06, over cnt = 303(0%), over = 372, worst = 3
PHY-1002 : len = 1.37687e+06, over cnt = 193(0%), over = 222, worst = 3
PHY-1002 : len = 1.37696e+06, over cnt = 108(0%), over = 119, worst = 2
PHY-1002 : len = 1.37603e+06, over cnt = 61(0%), over = 68, worst = 2
PHY-1002 : len = 1.37536e+06, over cnt = 48(0%), over = 55, worst = 2
PHY-1001 : End global iterations;  1.633447s wall, 2.578125s user + 0.093750s system = 2.671875s CPU (163.6%)

PHY-1001 : Congestion index: top1 = 60.00, top5 = 48.75, top10 = 43.75, top15 = 40.63.
PHY-3001 : End congestion estimation;  3.090050s wall, 4.031250s user + 0.203125s system = 4.234375s CPU (137.0%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 7552 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.666134s wall, 0.687500s user + 0.000000s system = 0.687500s CPU (103.2%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(821): len = 587570, overlap = 0
PHY-3002 : Step(822): len = 587570, overlap = 0
PHY-3002 : Step(823): len = 587300, overlap = 0
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 35%
PHY-3001 : Analyzing congestion ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Incremental mode ON
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 1.3755e+06, over cnt = 88(0%), over = 96, worst = 3
PHY-1002 : len = 1.37548e+06, over cnt = 64(0%), over = 70, worst = 2
PHY-1002 : len = 1.37522e+06, over cnt = 48(0%), over = 53, worst = 2
PHY-1002 : len = 1.37475e+06, over cnt = 36(0%), over = 41, worst = 2
PHY-1002 : len = 1.37465e+06, over cnt = 33(0%), over = 38, worst = 2
PHY-1001 : End global iterations;  0.823790s wall, 0.890625s user + 0.015625s system = 0.906250s CPU (110.0%)

PHY-1001 : Congestion index: top1 = 60.00, top5 = 49.38, top10 = 43.13, top15 = 40.63.
PHY-3001 : End congestion estimation;  1.555478s wall, 1.625000s user + 0.031250s system = 1.656250s CPU (106.5%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 7552 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.623984s wall, 0.656250s user + 0.000000s system = 0.656250s CPU (105.2%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.00737408
PHY-3002 : Step(824): len = 587369, overlap = 2.25
PHY-3002 : Step(825): len = 587369, overlap = 2.25
PHY-3001 : Final: Len = 587369, Over = 2.25
PHY-3001 : End incremental placement;  6.415126s wall, 7.593750s user + 0.375000s system = 7.968750s CPU (124.2%)

OPT-1001 : End high-fanout net optimization;  9.748703s wall, 11.921875s user + 0.453125s system = 12.375000s CPU (126.9%)

OPT-1001 : Start global optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 1.37661e+06, over cnt = 291(0%), over = 354, worst = 3
PHY-1002 : len = 1.37781e+06, over cnt = 185(0%), over = 211, worst = 3
PHY-1002 : len = 1.37718e+06, over cnt = 108(0%), over = 121, worst = 3
PHY-1002 : len = 1.37646e+06, over cnt = 72(0%), over = 81, worst = 2
PHY-1002 : len = 1.37626e+06, over cnt = 68(0%), over = 77, worst = 2
PHY-1001 : End global iterations;  1.221129s wall, 2.250000s user + 0.000000s system = 2.250000s CPU (184.3%)

PHY-1001 : Congestion index: top1 = 60.00, top5 = 48.13, top10 = 43.13, top15 = 40.63.
OPT-1001 : End congestion update;  1.972519s wall, 3.031250s user + 0.000000s system = 3.031250s CPU (153.7%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 7552 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.454613s wall, 0.453125s user + 0.000000s system = 0.453125s CPU (99.7%)

OPT-1001 : Start: WNS 415 TNS 0 NUM_FEPS 0
OPT-1001 : Iter 1: improved WNS 1165 TNS 0 NUM_FEPS 0 with 9 cells processed and 3898 slack improved
OPT-1001 : Iter 2: improved WNS 1685 TNS 0 NUM_FEPS 0 with 14 cells processed and 7866 slack improved
OPT-1001 : Iter 3: improved WNS 1944 TNS 0 NUM_FEPS 0 with 14 cells processed and 7966 slack improved
OPT-1001 : Iter 4: improved WNS 2127 TNS 0 NUM_FEPS 0 with 13 cells processed and 6400 slack improved
OPT-1001 : Iter 5: improved WNS 2328 TNS 0 NUM_FEPS 0 with 24 cells processed and 10326 slack improved
OPT-1001 : Iter 6: improved WNS 2603 TNS 0 NUM_FEPS 0 with 13 cells processed and 2382 slack improved
OPT-1001 : Iter 7: improved WNS 2803 TNS 0 NUM_FEPS 0 with 13 cells processed and 5200 slack improved
OPT-1001 : Iter 8: improved WNS 2803 TNS 0 NUM_FEPS 0 with 6 cells processed and 2642 slack improved
OPT-1001 : End global optimization;  4.865986s wall, 5.921875s user + 0.046875s system = 5.968750s CPU (122.7%)

OPT-1001 : End physical optimization;  14.628721s wall, 17.890625s user + 0.515625s system = 18.406250s CPU (125.8%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 5499 LUT to BLE ...
SYN-4008 : Packed 5499 LUT and 618 SEQ to BLE.
SYN-4003 : Packing 971 remaining SEQ's ...
SYN-4005 : Packed 939 SEQ with LUT/SLICE
SYN-4006 : 3942 single LUT's are left
SYN-4006 : 32 single SEQ's are left
SYN-4011 : Packing model "CortexM0_SoC" (AL_USER_NORMAL) with 5531/5697 primitive instances ...
PHY-3001 : End packing;  1.972904s wall, 1.984375s user + 0.046875s system = 2.031250s CPU (103.0%)

PHY-1001 : Populate physical database on model CortexM0_SoC.
RUN-1001 : There are total 3442 instances
RUN-1001 : 1689 mslices, 1688 lslices, 25 pads, 32 brams, 3 dsps
RUN-1001 : There are total 7160 nets
RUN-1001 : 2834 nets have 2 pins
RUN-1001 : 3036 nets have [3 - 5] pins
RUN-1001 : 736 nets have [6 - 10] pins
RUN-1001 : 286 nets have [11 - 20] pins
RUN-1001 : 266 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-3001 : design contains 3440 instances, 3377 slices, 15 macros(101 instances: 63 mslices 38 lslices)
PHY-3001 : Cell area utilization is 41%
PHY-3001 : After packing: Len = 622058, Over = 27.5
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 41%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 1.44101e+06, over cnt = 279(0%), over = 333, worst = 4
PHY-1002 : len = 1.44201e+06, over cnt = 173(0%), over = 203, worst = 4
PHY-1002 : len = 1.44177e+06, over cnt = 124(0%), over = 142, worst = 4
PHY-1002 : len = 1.44162e+06, over cnt = 95(0%), over = 108, worst = 4
PHY-1002 : len = 1.44022e+06, over cnt = 75(0%), over = 85, worst = 4
PHY-1001 : End global iterations;  1.287993s wall, 2.140625s user + 0.031250s system = 2.171875s CPU (168.6%)

PHY-1001 : Congestion index: top1 = 63.75, top5 = 51.88, top10 = 45.63, top15 = 41.25.
PHY-3001 : End congestion estimation;  3.494258s wall, 4.343750s user + 0.031250s system = 4.375000s CPU (125.2%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 7114 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.592531s wall, 0.609375s user + 0.000000s system = 0.609375s CPU (102.8%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000249722
PHY-3002 : Step(826): len = 602600, overlap = 25
PHY-3002 : Step(827): len = 591913, overlap = 26
PHY-3002 : Step(828): len = 584885, overlap = 28.25
PHY-3002 : Step(829): len = 577358, overlap = 32.5
PHY-3002 : Step(830): len = 571720, overlap = 31
PHY-3002 : Step(831): len = 566232, overlap = 32
PHY-3002 : Step(832): len = 560300, overlap = 42.5
PHY-3002 : Step(833): len = 556166, overlap = 45
PHY-3002 : Step(834): len = 551599, overlap = 48
PHY-3002 : Step(835): len = 546757, overlap = 53.5
PHY-3002 : Step(836): len = 543923, overlap = 53.5
PHY-3002 : Step(837): len = 540787, overlap = 56
PHY-3002 : Step(838): len = 536150, overlap = 55
PHY-3002 : Step(839): len = 533768, overlap = 56.25
PHY-3002 : Step(840): len = 532112, overlap = 58.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000499443
PHY-3002 : Step(841): len = 544542, overlap = 44.5
PHY-3002 : Step(842): len = 549378, overlap = 40.75
PHY-3002 : Step(843): len = 553422, overlap = 36
PHY-3002 : Step(844): len = 558215, overlap = 32
PHY-3002 : Step(845): len = 562884, overlap = 28
PHY-3002 : Step(846): len = 567407, overlap = 26.5
PHY-3002 : Step(847): len = 572696, overlap = 25.5
PHY-3002 : Step(848): len = 576824, overlap = 26.25
PHY-3002 : Step(849): len = 578880, overlap = 26.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000990771
PHY-3002 : Step(850): len = 587808, overlap = 20
PHY-3002 : Step(851): len = 591501, overlap = 18.75
PHY-3002 : Step(852): len = 595727, overlap = 16.25
PHY-3002 : Step(853): len = 600113, overlap = 16.5
PHY-3002 : Step(854): len = 603705, overlap = 17.25
PHY-3002 : Step(855): len = 606763, overlap = 16.5
PHY-3002 : Step(856): len = 609564, overlap = 14
PHY-3002 : Step(857): len = 611840, overlap = 14
PHY-3002 : Step(858): len = 614449, overlap = 12.75
PHY-3002 : Step(859): len = 617163, overlap = 13.75
PHY-3002 : Step(860): len = 618106, overlap = 13.5
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.00192657
PHY-3002 : Step(861): len = 624276, overlap = 12.5
PHY-3002 : Step(862): len = 626961, overlap = 9.75
PHY-3002 : Step(863): len = 629905, overlap = 9.25
PHY-3002 : Step(864): len = 632788, overlap = 9.75
PHY-3002 : Step(865): len = 636063, overlap = 9.5
PHY-3002 : Step(866): len = 637453, overlap = 8.25
PHY-3002 : Step(867): len = 638573, overlap = 8.75
PHY-3002 : Step(868): len = 641156, overlap = 7
PHY-3002 : Step(869): len = 642739, overlap = 7.5
PHY-3002 : Step(870): len = 643100, overlap = 7.75
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.00373518
PHY-3002 : Step(871): len = 648139, overlap = 6.25
PHY-3002 : Step(872): len = 649558, overlap = 8
PHY-3002 : Step(873): len = 651494, overlap = 7.75
PHY-3002 : Step(874): len = 653431, overlap = 8.25
PHY-3002 : Step(875): len = 654873, overlap = 9
PHY-3002 : Step(876): len = 656418, overlap = 8.25
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.00637903
PHY-3002 : Step(877): len = 658335, overlap = 7.75
PHY-3002 : Step(878): len = 660511, overlap = 7.5
PHY-3002 : Step(879): len = 662206, overlap = 7.25
PHY-3002 : Step(880): len = 663289, overlap = 7.5
PHY-3002 : Step(881): len = 664616, overlap = 7
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  2.416984s wall, 2.468750s user + 2.625000s system = 5.093750s CPU (210.7%)

PHY-3001 : Trial Legalized: Len = 675479
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 41%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 1.57162e+06, over cnt = 284(0%), over = 324, worst = 3
PHY-1002 : len = 1.57235e+06, over cnt = 187(0%), over = 205, worst = 3
PHY-1002 : len = 1.57116e+06, over cnt = 119(0%), over = 135, worst = 3
PHY-1002 : len = 1.57056e+06, over cnt = 82(0%), over = 95, worst = 3
PHY-1002 : len = 1.56938e+06, over cnt = 55(0%), over = 65, worst = 3
PHY-1001 : End global iterations;  1.589247s wall, 2.468750s user + 0.031250s system = 2.500000s CPU (157.3%)

PHY-1001 : Congestion index: top1 = 68.75, top5 = 55.00, top10 = 48.13, top15 = 44.38.
PHY-3001 : End congestion estimation;  2.462496s wall, 3.375000s user + 0.046875s system = 3.421875s CPU (139.0%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 7114 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.653169s wall, 0.656250s user + 0.000000s system = 0.656250s CPU (100.5%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000560886
PHY-3002 : Step(882): len = 648795, overlap = 5.25
PHY-3002 : Step(883): len = 638510, overlap = 8
PHY-3002 : Step(884): len = 628727, overlap = 9.5
PHY-3002 : Step(885): len = 622147, overlap = 13.5
PHY-3002 : Step(886): len = 615531, overlap = 12.75
PHY-3002 : Step(887): len = 611016, overlap = 12.75
PHY-3002 : Step(888): len = 606950, overlap = 12.75
PHY-3002 : Step(889): len = 603636, overlap = 13.75
PHY-3002 : Step(890): len = 599664, overlap = 16.25
PHY-3002 : Step(891): len = 596884, overlap = 16.5
PHY-3002 : Step(892): len = 595218, overlap = 17.5
PHY-3002 : Step(893): len = 593078, overlap = 19.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.065165s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (95.9%)

PHY-3001 : Legalized: Len = 600146, Over = 0
PHY-3001 : Spreading special nets. 10 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.028100s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (111.2%)

PHY-3001 : 11 instances has been re-located, deltaX = 0, deltaY = 8, maxDist = 1.
PHY-3001 : Final: Len = 600326, Over = 0
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 1.42418e+06, over cnt = 313(0%), over = 358, worst = 3
PHY-1002 : len = 1.4249e+06, over cnt = 207(0%), over = 232, worst = 2
PHY-1002 : len = 1.42326e+06, over cnt = 129(0%), over = 143, worst = 2
PHY-1002 : len = 1.42007e+06, over cnt = 88(0%), over = 96, worst = 2
PHY-1002 : len = 1.41669e+06, over cnt = 47(0%), over = 54, worst = 2
PHY-1001 : End global iterations;  1.429220s wall, 2.343750s user + 0.015625s system = 2.359375s CPU (165.1%)

PHY-1001 : Congestion index: top1 = 69.38, top5 = 58.13, top10 = 50.63, top15 = 45.00.
PHY-1001 : End incremental global routing;  2.383480s wall, 3.281250s user + 0.046875s system = 3.328125s CPU (139.6%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 7114 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.619074s wall, 0.640625s user + 0.015625s system = 0.656250s CPU (106.0%)

OPT-1001 : 1 high-fanout net processed.
PHY-3001 : Start incremental placement ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 25 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 3411 has valid locations, 7 needs to be replaced
PHY-3001 : design contains 3446 instances, 3383 slices, 15 macros(101 instances: 63 mslices 38 lslices)
PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 601283
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 41%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 1.42513e+06, over cnt = 312(0%), over = 357, worst = 3
PHY-1002 : len = 1.42587e+06, over cnt = 205(0%), over = 230, worst = 2
PHY-1002 : len = 1.42432e+06, over cnt = 128(0%), over = 142, worst = 2
PHY-1002 : len = 1.42113e+06, over cnt = 87(0%), over = 95, worst = 2
PHY-1002 : len = 1.41781e+06, over cnt = 47(0%), over = 54, worst = 2
PHY-1001 : End global iterations;  1.334640s wall, 2.171875s user + 0.015625s system = 2.187500s CPU (163.9%)

PHY-1001 : Congestion index: top1 = 70.00, top5 = 58.13, top10 = 50.63, top15 = 45.00.
PHY-3001 : End congestion estimation;  3.340771s wall, 4.187500s user + 0.046875s system = 4.234375s CPU (126.7%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 7120 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.605118s wall, 0.593750s user + 0.015625s system = 0.609375s CPU (100.7%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(894): len = 600933, overlap = 0
PHY-3002 : Step(895): len = 600933, overlap = 0
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 41%
PHY-3001 : Analyzing congestion ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Incremental mode ON
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 1.41636e+06, over cnt = 47(0%), over = 54, worst = 2
PHY-1002 : len = 1.41641e+06, over cnt = 41(0%), over = 48, worst = 2
PHY-1002 : len = 1.41639e+06, over cnt = 40(0%), over = 47, worst = 2
PHY-1002 : len = 1.41642e+06, over cnt = 37(0%), over = 44, worst = 2
PHY-1002 : len = 1.41642e+06, over cnt = 37(0%), over = 44, worst = 2
PHY-1001 : End global iterations;  0.720010s wall, 0.718750s user + 0.031250s system = 0.750000s CPU (104.2%)

PHY-1001 : Congestion index: top1 = 69.38, top5 = 58.13, top10 = 50.63, top15 = 45.00.
PHY-3001 : End congestion estimation;  1.372598s wall, 1.375000s user + 0.062500s system = 1.437500s CPU (104.7%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 7120 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.606642s wall, 0.656250s user + 0.000000s system = 0.656250s CPU (108.2%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000549571
PHY-3002 : Step(896): len = 601067, overlap = 0
PHY-3002 : Step(897): len = 601067, overlap = 0
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.010996s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (142.1%)

PHY-3001 : Legalized: Len = 601059, Over = 0
PHY-3001 : End spreading;  0.020562s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (76.0%)

PHY-3001 : Final: Len = 601059, Over = 0
PHY-3001 : End incremental placement;  6.328173s wall, 7.375000s user + 0.265625s system = 7.640625s CPU (120.7%)

OPT-1001 : End high-fanout net optimization;  10.824731s wall, 12.796875s user + 0.328125s system = 13.125000s CPU (121.3%)

OPT-1001 : Start path based optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 1.42342e+06, over cnt = 307(0%), over = 352, worst = 3
PHY-1002 : len = 1.42402e+06, over cnt = 220(0%), over = 248, worst = 3
PHY-1002 : len = 1.42272e+06, over cnt = 124(0%), over = 138, worst = 3
PHY-1002 : len = 1.42093e+06, over cnt = 87(0%), over = 95, worst = 2
PHY-1002 : len = 1.41722e+06, over cnt = 46(0%), over = 52, worst = 2
PHY-1001 : End global iterations;  1.329837s wall, 2.234375s user + 0.031250s system = 2.265625s CPU (170.4%)

PHY-1001 : Congestion index: top1 = 70.00, top5 = 58.75, top10 = 50.00, top15 = 45.63.
OPT-1001 : End congestion update;  2.125109s wall, 3.046875s user + 0.046875s system = 3.093750s CPU (145.6%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 7120 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.520125s wall, 0.546875s user + 0.000000s system = 0.546875s CPU (105.1%)

OPT-1001 : Start: WNS 1369 TNS 0 NUM_FEPS 0
PHY-3001 : Start incremental legalization ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 25 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 3418 has valid locations, 0 needs to be replaced
PHY-3001 : design contains 3446 instances, 3383 slices, 15 macros(101 instances: 63 mslices 38 lslices)
PHY-3001 : Cell area utilization is 41%
PHY-3001 : Initial: Len = 602871, Over = 0
PHY-3001 : End spreading;  0.034374s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (90.9%)

PHY-3001 : Final: Len = 602871, Over = 0
PHY-3001 : End incremental legalization;  0.331416s wall, 0.390625s user + 0.046875s system = 0.437500s CPU (132.0%)

OPT-1001 : Iter 1: improved WNS 1888 TNS 0 NUM_FEPS 0 with 9 cells processed and 631 slack improved
PHY-3001 : Start incremental legalization ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 25 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 3418 has valid locations, 0 needs to be replaced
PHY-3001 : design contains 3446 instances, 3383 slices, 15 macros(101 instances: 63 mslices 38 lslices)
PHY-3001 : Cell area utilization is 41%
PHY-3001 : Initial: Len = 606353, Over = 0
PHY-3001 : End spreading;  0.022979s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (68.0%)

PHY-3001 : Final: Len = 606353, Over = 0
PHY-3001 : End incremental legalization;  0.242112s wall, 0.281250s user + 0.031250s system = 0.312500s CPU (129.1%)

OPT-1001 : Iter 2: improved WNS 2157 TNS 0 NUM_FEPS 0 with 10 cells processed and 4801 slack improved
PHY-3001 : Start incremental legalization ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 25 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 3418 has valid locations, 0 needs to be replaced
PHY-3001 : design contains 3446 instances, 3383 slices, 15 macros(101 instances: 63 mslices 38 lslices)
PHY-3001 : Cell area utilization is 41%
PHY-3001 : Initial: Len = 607987, Over = 0
PHY-3001 : End spreading;  0.021199s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (221.1%)

PHY-3001 : Final: Len = 607987, Over = 0
PHY-3001 : End incremental legalization;  0.235311s wall, 0.265625s user + 0.000000s system = 0.265625s CPU (112.9%)

OPT-1001 : Iter 3: improved WNS 2432 TNS 0 NUM_FEPS 0 with 11 cells processed and 2617 slack improved
PHY-3001 : Start incremental legalization ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 25 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 3418 has valid locations, 0 needs to be replaced
PHY-3001 : design contains 3446 instances, 3383 slices, 15 macros(101 instances: 63 mslices 38 lslices)
PHY-3001 : Cell area utilization is 41%
PHY-3001 : Initial: Len = 611245, Over = 0
PHY-3001 : End spreading;  0.029680s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (52.6%)

PHY-3001 : Final: Len = 611245, Over = 0
PHY-3001 : End incremental legalization;  0.245988s wall, 0.359375s user + 0.031250s system = 0.390625s CPU (158.8%)

OPT-1001 : Iter 4: improved WNS 2685 TNS 0 NUM_FEPS 0 with 9 cells processed and 2404 slack improved
PHY-3001 : Start incremental legalization ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 25 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 3418 has valid locations, 0 needs to be replaced
PHY-3001 : design contains 3446 instances, 3383 slices, 15 macros(101 instances: 63 mslices 38 lslices)
PHY-3001 : Cell area utilization is 41%
PHY-3001 : Initial: Len = 613845, Over = 0
PHY-3001 : End spreading;  0.024238s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (64.5%)

PHY-3001 : Final: Len = 613845, Over = 0
PHY-3001 : End incremental legalization;  0.255224s wall, 0.343750s user + 0.015625s system = 0.359375s CPU (140.8%)

OPT-1001 : Iter 5: improved WNS 2957 TNS 0 NUM_FEPS 0 with 13 cells processed and 3754 slack improved
PHY-3001 : Start incremental legalization ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 25 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 3418 has valid locations, 0 needs to be replaced
PHY-3001 : design contains 3446 instances, 3383 slices, 15 macros(101 instances: 63 mslices 38 lslices)
PHY-3001 : Cell area utilization is 41%
PHY-3001 : Initial: Len = 618333, Over = 0
PHY-3001 : End spreading;  0.020334s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (230.5%)

PHY-3001 : Final: Len = 618333, Over = 0
PHY-3001 : End incremental legalization;  0.228341s wall, 0.234375s user + 0.000000s system = 0.234375s CPU (102.6%)

OPT-1001 : Iter 6: improved WNS 3065 TNS 0 NUM_FEPS 0 with 20 cells processed and 4579 slack improved
OPT-1001 : End path based optimization;  14.482183s wall, 15.937500s user + 0.265625s system = 16.203125s CPU (111.9%)

OPT-1001 : End physical optimization;  25.317134s wall, 28.812500s user + 0.593750s system = 29.406250s CPU (116.2%)

RUN-1003 : finish command "place" in  81.940190s wall, 134.031250s user + 12.171875s system = 146.203125s CPU (178.4%)

RUN-1004 : used memory is 1037 MB, reserved memory is 1028 MB, peak memory is 1672 MB
RUN-1002 : start command "report_area -io_info -file CortexM0_SOC_place.area"
RUN-1001 : standard
***Report Model: CortexM0_SoC***

IO Statistics
#IO                        25
  #input                    8
  #output                  15
  #inout                    2

Utilization Statistics
#lut                     6339   out of  19600   32.34%
#reg                     1595   out of  19600    8.14%
#le                      6371
  #lut only              4776   out of   6371   74.96%
  #reg only                32   out of   6371    0.50%
  #lut&reg               1563   out of   6371   24.53%
#dsp                        3   out of     29   10.34%
#bram                      32   out of     64   50.00%
  #bram9k                  32
  #fifo9k                   0
#bram32k                    0   out of     16    0.00%
#pad                       25   out of    188   13.30%
  #ireg                     0
  #oreg                     6
  #treg                     0
#pll                        0   out of      4    0.00%


Detailed IO Report

     Name        Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
    Col[3]         INPUT        F10        LVCMOS33          N/A          PULLUP      NONE    
    Col[2]         INPUT        C11        LVCMOS33          N/A          PULLUP      NONE    
    Col[1]         INPUT        D11        LVCMOS33          N/A          PULLUP      NONE    
    Col[0]         INPUT        E11        LVCMOS33          N/A          PULLUP      NONE    
     RSTn          INPUT         A9        LVCMOS33          N/A          PULLUP      NONE    
     RXD_1         INPUT        F12        LVCMOS33          N/A          PULLUP      NONE    
     SWCLK         INPUT         R2        LVCMOS33          N/A          PULLUP      NONE    
  System_clk       INPUT         R7        LVCMOS33          N/A          PULLUP      NONE    
    LED[7]        OUTPUT        F16        LVCMOS33           8            NONE       NONE    
    LED[6]        OUTPUT        E16        LVCMOS33           8            NONE       NONE    
    LED[5]        OUTPUT        E13        LVCMOS33           8            NONE       NONE    
    LED[4]        OUTPUT        C16        LVCMOS33           8            NONE       NONE    
    LED[3]        OUTPUT        C15        LVCMOS33           8            NONE       NONE    
    LED[2]        OUTPUT        B16        LVCMOS33           8            NONE       NONE    
    LED[1]        OUTPUT        B15        LVCMOS33           8            NONE       NONE    
    LED[0]        OUTPUT        B14        LVCMOS33           8            NONE       NONE    
  QN_IIC_SCL      OUTPUT         P7        LVCMOS33           8            NONE       OREG    
  QN_REF24MHz     OUTPUT        H16        LVCMOS25           8            N/A        NONE    
    Row[3]        OUTPUT         D9        LVCMOS33           8            NONE       OREG    
    Row[2]        OUTPUT         F9        LVCMOS33           8            NONE       OREG    
    Row[1]        OUTPUT        C10        LVCMOS33           8            NONE       OREG    
    Row[0]        OUTPUT        E10        LVCMOS33           8            NONE       OREG    
     TXD_1        OUTPUT        D12        LVCMOS33           8            NONE       NONE    
  QN_IIC_SDA       INOUT         L8        LVCMOS33           8           PULLUP      OREG    
     SWDIO         INOUT         P2        LVCMOS33           8           PULLUP      NONE    

Report Hierarchy Area:
+----------------------------------------------------------------------+
|Instance |Module       |le    |lut    |ripple |seq    |bram   |dsp    |
+----------------------------------------------------------------------+
|top      |CortexM0_SoC |6371  |6250   |89     |1601   |32     |3      |
+----------------------------------------------------------------------+

RUN-1002 : start command "route"
RUN-1001 : Open license file E:/TD/license/Anlogic.lic
RUN-1001 : Print Route Property
RUN-1001 : -----------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  
RUN-1001 : -----------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      
RUN-1001 :     fix_hold     |    off     |       off        
RUN-1001 :       lcnp       |     5      |        5         
RUN-1001 :       mcnp       |     10     |        10        
RUN-1001 :    opt_timing    |   medium   |      medium      
RUN-1001 :   phy_sim_model  |    off     |       off        
RUN-1001 :     priority     |   timing   |      timing      
RUN-1001 :     swap_pin     |     on     |        on        
RUN-1001 : -----------------------------------------------
PHY-1001 : Route runs in 8 thread(s)
RUN-1001 : There are total 3448 instances
RUN-1001 : 1695 mslices, 1688 lslices, 25 pads, 32 brams, 3 dsps
RUN-1001 : There are total 7166 nets
RUN-1001 : 2834 nets have 2 pins
RUN-1001 : 3035 nets have [3 - 5] pins
RUN-1001 : 740 nets have [6 - 10] pins
RUN-1001 : 290 nets have [11 - 20] pins
RUN-1001 : 265 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 1.45145e+06, over cnt = 308(0%), over = 347, worst = 3
PHY-1002 : len = 1.45221e+06, over cnt = 216(0%), over = 238, worst = 2
PHY-1002 : len = 1.44985e+06, over cnt = 130(0%), over = 146, worst = 2
PHY-1002 : len = 1.44734e+06, over cnt = 82(0%), over = 94, worst = 2
PHY-1002 : len = 1.41085e+06, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  1.396285s wall, 2.296875s user + 0.000000s system = 2.296875s CPU (164.5%)

PHY-1001 : Congestion index: top1 = 69.38, top5 = 58.13, top10 = 50.00, top15 = 45.00.
PHY-1001 : Timing updates.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 7120 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Optimize timing.
PHY-1001 : Pin swapping for better routability
PHY-1001 : Pin local connectivity score is improved from 649 to 5
PHY-1001 : End pin swap;  0.484623s wall, 0.484375s user + 0.000000s system = 0.484375s CPU (99.9%)

PHY-1001 : End global routing;  4.612693s wall, 5.515625s user + 0.015625s system = 5.531250s CPU (119.9%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net LED_Interface/light_clk_gclk_net will be merged with clock LED_Interface/light_clk
PHY-1001 : net System_clk_pad will be routed on clock mesh
PHY-1001 : clock net u_logic/SWCLKTCK_pad_gclk_net will be merged with clock u_logic/SWCLKTCK_pad
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 88600, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.153804s wall, 0.156250s user + 0.000000s system = 0.156250s CPU (101.6%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 1% nets.
PHY-1002 : len = 105784, over cnt = 3(0%), over = 3, worst = 1
PHY-1001 : End Routed; 1.002260s wall, 1.000000s user + 0.015625s system = 1.015625s CPU (101.3%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 105736, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End DR Iter 1; 0.013223s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 105736, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End DR Iter 2; 0.010117s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1002 : len = 105736, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End DR Iter 3; 0.008779s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== DR Iter 4 =====
PHY-1002 : len = 105736, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End DR Iter 4; 0.009190s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== DR Iter 5 =====
PHY-1002 : len = 105736, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End DR Iter 5; 0.007431s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 40% nets.
PHY-1001 : Routed 47% nets.
PHY-1001 : Routed 56% nets.
PHY-1001 : Routed 70% nets.
PHY-1001 : Routed 97% nets.
PHY-1002 : len = 1.12277e+06, over cnt = 706(0%), over = 712, worst = 2
PHY-1001 : End Routed; 49.823472s wall, 75.343750s user + 1.000000s system = 76.343750s CPU (153.2%)

PHY-1001 : Update timing.....
PHY-1001 : 3042/7017(43%) critical/total net(s), WNS -3.720ns, TNS -1225.073ns, False end point 640.
PHY-1001 : End update timing;  2.206694s wall, 2.203125s user + 0.000000s system = 2.203125s CPU (99.8%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 1.12959e+06, over cnt = 269(0%), over = 269, worst = 1
PHY-1001 : End DR Iter 1; 1.995462s wall, 2.953125s user + 0.015625s system = 2.968750s CPU (148.8%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 1.13187e+06, over cnt = 36(0%), over = 36, worst = 1
PHY-1001 : End DR Iter 2; 0.898533s wall, 1.265625s user + 0.015625s system = 1.281250s CPU (142.6%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1002 : len = 1.1323e+06, over cnt = 2(0%), over = 2, worst = 1
PHY-1001 : End DR Iter 3; 0.164590s wall, 0.187500s user + 0.015625s system = 0.203125s CPU (123.4%)

PHY-1001 : ===== DR Iter 4 =====
PHY-1002 : len = 1.13233e+06, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 1.13233e+06
PHY-1001 : End DR Iter 4; 0.108619s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (100.7%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net LED_Interface/light_clk_gclk_net will be merged with clock LED_Interface/light_clk
PHY-1001 : net System_clk_pad will be routed on clock mesh
PHY-1001 : clock net u_logic/SWCLKTCK_pad_gclk_net will be merged with clock u_logic/SWCLKTCK_pad
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  62.118108s wall, 88.953125s user + 1.140625s system = 90.093750s CPU (145.0%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  67.295127s wall, 95.031250s user + 1.156250s system = 96.187500s CPU (142.9%)

RUN-1004 : used memory is 1141 MB, reserved memory is 1132 MB, peak memory is 1672 MB
RUN-1002 : start command "report_area -io_info -file CortexM0_SOC_phy.area"
RUN-1001 : standard
***Report Model: CortexM0_SoC***

IO Statistics
#IO                        25
  #input                    8
  #output                  15
  #inout                    2

Utilization Statistics
#lut                     6339   out of  19600   32.34%
#reg                     1595   out of  19600    8.14%
#le                      6371
  #lut only              4776   out of   6371   74.96%
  #reg only                32   out of   6371    0.50%
  #lut&reg               1563   out of   6371   24.53%
#dsp                        3   out of     29   10.34%
#bram                      32   out of     64   50.00%
  #bram9k                  32
  #fifo9k                   0
#bram32k                    0   out of     16    0.00%
#pad                       25   out of    188   13.30%
  #ireg                     0
  #oreg                     6
  #treg                     0
#pll                        0   out of      4    0.00%
#gclk                       3   out of     16   18.75%


Detailed IO Report

     Name        Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
    Col[3]         INPUT        F10        LVCMOS33          N/A          PULLUP      NONE    
    Col[2]         INPUT        C11        LVCMOS33          N/A          PULLUP      NONE    
    Col[1]         INPUT        D11        LVCMOS33          N/A          PULLUP      NONE    
    Col[0]         INPUT        E11        LVCMOS33          N/A          PULLUP      NONE    
     RSTn          INPUT         A9        LVCMOS33          N/A          PULLUP      NONE    
     RXD_1         INPUT        F12        LVCMOS33          N/A          PULLUP      NONE    
     SWCLK         INPUT         R2        LVCMOS33          N/A          PULLUP      NONE    
  System_clk       INPUT         R7        LVCMOS33          N/A          PULLUP      NONE    
    LED[7]        OUTPUT        F16        LVCMOS33           8            NONE       NONE    
    LED[6]        OUTPUT        E16        LVCMOS33           8            NONE       NONE    
    LED[5]        OUTPUT        E13        LVCMOS33           8            NONE       NONE    
    LED[4]        OUTPUT        C16        LVCMOS33           8            NONE       NONE    
    LED[3]        OUTPUT        C15        LVCMOS33           8            NONE       NONE    
    LED[2]        OUTPUT        B16        LVCMOS33           8            NONE       NONE    
    LED[1]        OUTPUT        B15        LVCMOS33           8            NONE       NONE    
    LED[0]        OUTPUT        B14        LVCMOS33           8            NONE       NONE    
  QN_IIC_SCL      OUTPUT         P7        LVCMOS33           8            NONE       OREG    
  QN_REF24MHz     OUTPUT        H16        LVCMOS25           8            N/A        NONE    
    Row[3]        OUTPUT         D9        LVCMOS33           8            NONE       OREG    
    Row[2]        OUTPUT         F9        LVCMOS33           8            NONE       OREG    
    Row[1]        OUTPUT        C10        LVCMOS33           8            NONE       OREG    
    Row[0]        OUTPUT        E10        LVCMOS33           8            NONE       OREG    
     TXD_1        OUTPUT        D12        LVCMOS33           8            NONE       NONE    
  QN_IIC_SDA       INOUT         L8        LVCMOS33           8           PULLUP      OREG    
     SWDIO         INOUT         P2        LVCMOS33           8           PULLUP      NONE    

Report Hierarchy Area:
+----------------------------------------------------------------------+
|Instance |Module       |le    |lut    |ripple |seq    |bram   |dsp    |
+----------------------------------------------------------------------+
|top      |CortexM0_SoC |6371  |6250   |89     |1601   |32     |3      |
+----------------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout    Nets  
    #1         1       2809  
    #2         2       1846  
    #3         3       741   
    #4         4       448   
    #5        5-10     794   
    #6       11-50     482   
    #7       51-100     16   
  Average     3.86           

RUN-1002 : start command "export_db CortexM0_SOC_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db CortexM0_SOC_pr.db" in  4.074354s wall, 3.703125s user + 0.234375s system = 3.937500s CPU (96.6%)

RUN-1004 : used memory is 1141 MB, reserved memory is 1132 MB, peak memory is 1672 MB
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 12, tpin num: 36050, tnet num: 7120, tinst num: 3446, tnode num: 40624, tedge num: 61021.
TMR-2508 : Levelizing timing graph completed, there are 45 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer" in  1.300140s wall, 1.343750s user + 0.000000s system = 1.343750s CPU (103.4%)

RUN-1004 : used memory is 1141 MB, reserved memory is 1133 MB, peak memory is 1672 MB
RUN-1002 : start command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file CortexM0_SOC_phy.timing"
TMR-2503 : Start to update net delay, extr mode = 6.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net LED_Interface/light_clk_gclk_net will be merged with clock LED_Interface/light_clk
PHY-1001 : net System_clk_pad will be routed on clock mesh
PHY-1001 : clock net u_logic/SWCLKTCK_pad_gclk_net will be merged with clock u_logic/SWCLKTCK_pad
PHY-1001 : eco open net = 0
TMR-2504 : Update delay of 7120 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 6.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
TMR-3506 : Start to generate timing report.
TMR-1502 : Number of clock constraints = 1. Number of clock nets = 3 (2 unconstrainted).
TMR-5009 WARNING: No clock constraint on 2 clock net(s): 
	LED_Interface/light_clk
	u_logic/SWCLKTCK_pad
TMR-3508 : Export timing summary.
TMR-3507 : Timing report generated successfully in CortexM0_SOC_phy.timing, timing summary in CortexM0_SOC_phy.tsm.
RUN-1003 : finish command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file CortexM0_SOC_phy.timing" in  3.121581s wall, 3.078125s user + 0.093750s system = 3.171875s CPU (101.6%)

RUN-1004 : used memory is 1499 MB, reserved memory is 1495 MB, peak memory is 1672 MB
RUN-1002 : start command "bitgen -bit CortexM0_SOC.bit -version 0X00 -g ucode:101000000000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 8 threads.
BIT-1002 : Init instances completely, inst num: 3448
BIT-1002 : Init pips with 8 threads.
BIT-1002 : Init pips completely, net num: 7166, pip num: 88909
BIT-1003 : Multithreading accelaration with 8 threads.
BIT-1003 : Generate bitstream completely, there are 2828 valid insts, and 233930 bits set as '1'.
BIT-1004 : PLL setting string = 0000
BIT-1004 : Generate bits file CortexM0_SOC.bit.
RUN-1003 : finish command "bitgen -bit CortexM0_SOC.bit -version 0X00 -g ucode:101000000000000000000000" in  19.229337s wall, 112.312500s user + 0.796875s system = 113.109375s CPU (588.2%)

RUN-1004 : used memory is 1600 MB, reserved memory is 1596 MB, peak memory is 1716 MB
RUN-1002 : start command "download -bit CortexM0_SOC.bit -mode jtag -spd 8 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit CortexM0_SOC.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1322, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit CortexM0_SOC.bit" in  2.050794s wall, 2.062500s user + 0.046875s system = 2.109375s CPU (102.9%)

RUN-1004 : used memory is 1686 MB, reserved memory is 1683 MB, peak memory is 1716 MB
RUN-1002 : start command "program -cable 0 -spd 8 -p"
RUN-1003 : finish command "program -cable 0 -spd 8 -p" in  6.916514s wall, 0.234375s user + 0.125000s system = 0.359375s CPU (5.2%)

RUN-1004 : used memory is 1717 MB, reserved memory is 1715 MB, peak memory is 1717 MB
RUN-1003 : finish command "download -bit CortexM0_SOC.bit -mode jtag -spd 8 -sec 64 -cable 0" in  9.480552s wall, 2.437500s user + 0.187500s system = 2.625000s CPU (27.7%)

RUN-1004 : used memory is 1664 MB, reserved memory is 1662 MB, peak memory is 1717 MB
GUI-1001 : Download success!
RUN-1002 : start command "download -bit CortexM0_SOC.bit -mode jtag -spd 8 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit CortexM0_SOC.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1322, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit CortexM0_SOC.bit" in  2.288355s wall, 2.281250s user + 0.046875s system = 2.328125s CPU (101.7%)

RUN-1004 : used memory is 1707 MB, reserved memory is 1704 MB, peak memory is 1724 MB
RUN-1002 : start command "program -cable 0 -spd 8 -p"
RUN-1003 : finish command "program -cable 0 -spd 8 -p" in  6.961894s wall, 0.578125s user + 0.187500s system = 0.765625s CPU (11.0%)

RUN-1004 : used memory is 1731 MB, reserved memory is 1728 MB, peak memory is 1731 MB
RUN-1003 : finish command "download -bit CortexM0_SOC.bit -mode jtag -spd 8 -sec 64 -cable 0" in  9.766350s wall, 3.015625s user + 0.250000s system = 3.265625s CPU (33.4%)

RUN-1004 : used memory is 1683 MB, reserved memory is 1681 MB, peak memory is 1731 MB
GUI-1001 : Download success!
RUN-1002 : start command "download -bit ..\..\OK\week1_test\prj\CortexM0_SOC.bit -mode jtag -spd 8 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit ../../OK/week1_test/prj/CortexM0_SOC.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1322, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit ../../OK/week1_test/prj/CortexM0_SOC.bit" in  2.074913s wall, 2.046875s user + 0.062500s system = 2.109375s CPU (101.7%)

RUN-1004 : used memory is 1466 MB, reserved memory is 1724 MB, peak memory is 1731 MB
RUN-1002 : start command "program -cable 0 -spd 8 -p"
RUN-1003 : finish command "program -cable 0 -spd 8 -p" in  6.947246s wall, 0.406250s user + 0.125000s system = 0.531250s CPU (7.6%)

RUN-1004 : used memory is 1494 MB, reserved memory is 1753 MB, peak memory is 1731 MB
RUN-1003 : finish command "download -bit ..\..\OK\week1_test\prj\CortexM0_SOC.bit -mode jtag -spd 8 -sec 64 -cable 0" in  9.539330s wall, 2.640625s user + 0.203125s system = 2.843750s CPU (29.8%)

RUN-1004 : used memory is 1442 MB, reserved memory is 1701 MB, peak memory is 1731 MB
GUI-1001 : Download success!
RUN-1002 : start command "download -bit ..\..\OK\week1_test\prj\CortexM0_SOC.bit -mode jtag -spd 8 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit ../../OK/week1_test/prj/CortexM0_SOC.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1322, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit ../../OK/week1_test/prj/CortexM0_SOC.bit" in  1.899584s wall, 1.921875s user + 0.093750s system = 2.015625s CPU (106.1%)

RUN-1004 : used memory is 1473 MB, reserved memory is 1732 MB, peak memory is 1731 MB
RUN-1002 : start command "program -cable 0 -spd 8 -p"
RUN-1003 : finish command "program -cable 0 -spd 8 -p" in  6.941724s wall, 0.421875s user + 0.187500s system = 0.609375s CPU (8.8%)

RUN-1004 : used memory is 1496 MB, reserved memory is 1756 MB, peak memory is 1731 MB
RUN-1003 : finish command "download -bit ..\..\OK\week1_test\prj\CortexM0_SOC.bit -mode jtag -spd 8 -sec 64 -cable 0" in  9.401831s wall, 2.578125s user + 0.296875s system = 2.875000s CPU (30.6%)

RUN-1004 : used memory is 1447 MB, reserved memory is 1706 MB, peak memory is 1731 MB
GUI-1001 : Download success!
