strict digraph "compose( ,  )" {
	node [label="\N"];
	"17:AL"	[ast="<pyverilog.vparser.ast.Always object at 0x7f0292ef71d0>",
		clk_sens=True,
		fillcolor=gold,
		label="17:AL",
		sens="['clk']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['load', 'ena', 'amount', 'data', 'q']"];
	"18:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7f0292f750d0>",
		fillcolor=turquoise,
		label="18:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"17:AL" -> "18:BL"	[cond="[]",
		lineno=None];
	"31:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7f0292b584d0>",
		fillcolor=turquoise,
		label="31:BL
q[0] <= q[31];
q[31:1] <= q[30:0];
q[63:32] <= q[31:0];",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f0292f06510>, <pyverilog.vparser.ast.NonblockingSubstitution object \
at 0x7f0292b58310>, <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f0292b58d50>]",
		style=filled,
		typ=Block];
	"Leaf_17:AL"	[def_var="['q']",
		label="Leaf_17:AL"];
	"31:BL" -> "Leaf_17:AL"	[cond="[]",
		lineno=None];
	"20:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7f0292ef7090>",
		fillcolor=turquoise,
		label="20:BL
q <= data;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f0292ee4210>]",
		style=filled,
		typ=Block];
	"20:BL" -> "Leaf_17:AL"	[cond="[]",
		lineno=None];
	"24:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7f0292e8ebd0>",
		fillcolor=turquoise,
		label="24:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"25:IF"	[ast="<pyverilog.vparser.ast.IfStatement object at 0x7f0293301610>",
		fillcolor=springgreen,
		label="25:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"24:BL" -> "25:IF"	[cond="[]",
		lineno=None];
	"19:IF"	[ast="<pyverilog.vparser.ast.IfStatement object at 0x7f0292ee4ed0>",
		fillcolor=springgreen,
		label="19:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"19:IF" -> "20:BL"	[cond="['load']",
		label=load,
		lineno=19];
	"23:IF"	[ast="<pyverilog.vparser.ast.IfStatement object at 0x7f0292e8ecd0>",
		fillcolor=springgreen,
		label="23:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"19:IF" -> "23:IF"	[cond="['load']",
		label="!(load)",
		lineno=19];
	"18:BL" -> "19:IF"	[cond="[]",
		lineno=None];
	"30:IF"	[ast="<pyverilog.vparser.ast.IfStatement object at 0x7f0292b58950>",
		fillcolor=springgreen,
		label="30:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"25:IF" -> "30:IF"	[cond="['amount']",
		label="!((amount == 2'b00))",
		lineno=25];
	"26:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7f0292ee7450>",
		fillcolor=turquoise,
		label="26:BL
q[0] <= q[63];
q[63:1] <= q[62:0];",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f0292ee7e90>, <pyverilog.vparser.ast.NonblockingSubstitution object \
at 0x7f0292ee7f50>]",
		style=filled,
		typ=Block];
	"25:IF" -> "26:BL"	[cond="['amount']",
		label="(amount == 2'b00)",
		lineno=25];
	"30:IF" -> "31:BL"	[cond="['amount']",
		label="(amount == 2'b01)",
		lineno=30];
	"36:IF"	[ast="<pyverilog.vparser.ast.IfStatement object at 0x7f0292b58a90>",
		fillcolor=springgreen,
		label="36:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"30:IF" -> "36:IF"	[cond="['amount']",
		label="!((amount == 2'b01))",
		lineno=30];
	"23:IF" -> "24:BL"	[cond="['ena']",
		label=ena,
		lineno=23];
	"37:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7f0292b58e90>",
		fillcolor=turquoise,
		label="37:BL
q[63:32] <= q[31:0];
q[31:1] <= q[0];
q[0] <= q[32];",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f0292b58490>, <pyverilog.vparser.ast.NonblockingSubstitution object \
at 0x7f0292b58e50>, <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f02923fb110>]",
		style=filled,
		typ=Block];
	"36:IF" -> "37:BL"	[cond="['amount']",
		label="(amount == 2'b10)",
		lineno=36];
	"26:BL" -> "Leaf_17:AL"	[cond="[]",
		lineno=None];
	"Leaf_17:AL" -> "17:AL";
	"37:BL" -> "Leaf_17:AL"	[cond="[]",
		lineno=None];
}
