static int F_1 ( struct V_1 T_1 * V_2 ,\r\nconst struct V_3 * V_4 )\r\n{\r\nint V_5 = 0 ;\r\nV_5 += F_2 ( V_2 , V_4 , F_3 ( struct V_3 , V_6 . V_7 ) ) ;\r\nV_5 += F_2 ( & V_2 -> V_8 , & V_4 -> V_6 . V_7 ,\r\nsizeof( struct V_3 ) -\r\nF_3 ( struct V_3 , V_6 . V_7 ) ) ;\r\nreturn V_5 ;\r\n}\r\nstatic int F_4 ( struct V_3 * V_4 ,\r\nconst struct V_1 T_1 * V_2 ,\r\nunsigned V_9 )\r\n{\r\nint V_5 = 0 ;\r\nV_5 += F_5 ( V_4 , V_2 , F_3 ( struct V_3 , V_6 . V_7 ) ) ;\r\nV_5 += F_5 ( & V_4 -> V_6 . V_7 , & V_2 -> V_8 ,\r\nsizeof( struct V_3 ) -\r\nF_3 ( struct V_3 , V_6 . V_7 ) +\r\nV_9 ) ;\r\nreturn V_5 ;\r\n}\r\nstruct V_10 * F_6 ( struct V_3 * V_4 )\r\n{\r\nstruct V_11 * V_12 ;\r\nstruct V_10 * V_5 ;\r\nunsigned long V_13 ;\r\nF_7 () ;\r\nif ( ! V_14 -> V_15 . V_16 ) {\r\nF_8 ( L_1 ) ;\r\nF_9 ( V_17 ) ;\r\n}\r\nF_10 ( V_4 -> V_6 . V_18 , V_19 , V_20 | V_14 -> V_15 . V_21 ) ;\r\nV_13 = F_1 ( & V_14 -> V_15 . V_16 -> V_4 , V_4 ) ;\r\nV_13 += F_11 ( V_14 -> V_15 . V_22 , & V_14 -> V_15 . V_16 -> V_22 ) ;\r\nif ( V_13 ) {\r\nF_8 ( L_2 ) ;\r\nF_9 ( V_17 ) ;\r\n}\r\nV_12 = & F_12 ( V_23 , F_13 () ) ;\r\nV_14 -> V_15 . V_24 = V_14 -> V_15 . V_25 ;\r\nV_14 -> V_15 . V_26 = V_27 ;\r\nF_14 ( V_12 , & V_14 -> V_15 ) ;\r\nV_14 -> V_15 . V_25 = 0 ;\r\nF_15 () ;\r\nV_5 = V_28 -> V_29 ;\r\nV_5 -> V_30 = V_14 -> V_15 . V_31 ;\r\nF_16 ( V_5 , V_14 -> V_15 . V_32 ) ;\r\nreturn V_5 ;\r\n}\r\nstatic void F_17 ( struct V_33 * V_34 )\r\n{\r\nT_2 * V_35 ;\r\nT_3 * V_36 ;\r\nT_4 * V_37 ;\r\nT_5 * V_38 ;\r\nT_6 * V_39 ;\r\nint V_40 ;\r\nF_18 ( & V_34 -> V_41 ) ;\r\nV_35 = F_19 ( V_34 , 0xA0000 ) ;\r\nif ( F_20 ( V_35 ) )\r\ngoto V_42;\r\nV_36 = F_21 ( V_35 , 0xA0000 ) ;\r\nif ( F_22 ( V_36 ) )\r\ngoto V_42;\r\nV_37 = F_23 ( V_36 , 0xA0000 ) ;\r\nF_24 ( V_34 , V_37 ) ;\r\nif ( F_25 ( V_37 ) )\r\ngoto V_42;\r\nV_38 = F_26 ( V_34 , V_37 , 0xA0000 , & V_39 ) ;\r\nfor ( V_40 = 0 ; V_40 < 32 ; V_40 ++ ) {\r\nif ( F_27 ( * V_38 ) )\r\nF_28 ( V_38 , F_29 ( * V_38 ) ) ;\r\nV_38 ++ ;\r\n}\r\nF_30 ( V_38 , V_39 ) ;\r\nV_42:\r\nF_31 ( & V_34 -> V_41 ) ;\r\nF_32 () ;\r\n}\r\nint F_33 ( struct V_43 T_1 * V_44 , struct V_10 * V_4 )\r\n{\r\nstruct V_45 V_46 ;\r\nstruct V_47 * V_48 ;\r\nint V_13 , V_5 = - V_49 ;\r\nV_48 = V_14 ;\r\nif ( V_48 -> V_15 . V_25 )\r\ngoto V_42;\r\nV_13 = F_4 ( & V_46 . V_4 , & V_44 -> V_4 ,\r\nF_3 ( struct V_45 , V_50 ) -\r\nsizeof( V_46 . V_4 ) ) ;\r\nV_5 = - V_51 ;\r\nif ( V_13 )\r\ngoto V_42;\r\nmemset ( & V_46 . V_50 , 0 , ( int ) & V_46 . V_29 - ( int ) & V_46 . V_50 ) ;\r\nV_46 . V_29 = V_4 ;\r\nV_48 -> V_15 . V_16 = V_44 ;\r\nF_34 ( & V_46 , V_48 ) ;\r\nV_5 = 0 ;\r\nV_42:\r\nreturn V_5 ;\r\n}\r\nint F_35 ( unsigned long V_52 , unsigned long V_53 , struct V_10 * V_4 )\r\n{\r\nstruct V_45 V_46 ;\r\nstruct V_47 * V_48 ;\r\nint V_13 , V_5 ;\r\nstruct V_54 T_1 * V_44 ;\r\nV_48 = V_14 ;\r\nswitch ( V_52 ) {\r\ncase V_55 :\r\ncase V_56 :\r\ncase V_57 :\r\ncase V_58 :\r\nV_5 = F_36 ( V_52 , ( int ) V_53 ) ;\r\ngoto V_42;\r\ncase V_59 :\r\nV_5 = 0 ;\r\ngoto V_42;\r\n}\r\nV_5 = - V_49 ;\r\nif ( V_48 -> V_15 . V_25 )\r\ngoto V_42;\r\nV_44 = (struct V_54 T_1 * ) V_53 ;\r\nV_13 = F_4 ( & V_46 . V_4 , & V_44 -> V_4 ,\r\nF_3 ( struct V_45 , V_29 ) -\r\nsizeof( V_46 . V_4 ) ) ;\r\nV_5 = - V_51 ;\r\nif ( V_13 )\r\ngoto V_42;\r\nV_46 . V_29 = V_4 ;\r\nV_46 . V_50 . V_60 = 1 ;\r\nV_48 -> V_15 . V_16 = (struct V_43 T_1 * ) V_44 ;\r\nF_34 ( & V_46 , V_48 ) ;\r\nV_5 = 0 ;\r\nV_42:\r\nreturn V_5 ;\r\n}\r\nstatic void F_34 ( struct V_45 * V_46 , struct V_47 * V_48 )\r\n{\r\nstruct V_11 * V_12 ;\r\nV_46 -> V_4 . V_6 . V_61 = 0 ;\r\nV_46 -> V_4 . V_6 . V_62 = 0 ;\r\nV_46 -> V_4 . V_6 . V_30 = 0 ;\r\n#ifndef F_37\r\nV_46 -> V_4 . V_6 . V_63 = 0 ;\r\n#endif\r\nV_19 = V_46 -> V_4 . V_6 . V_18 ;\r\nV_46 -> V_4 . V_6 . V_18 &= V_64 ;\r\nV_46 -> V_4 . V_6 . V_18 |= V_46 -> V_29 -> V_18 & ~ V_64 ;\r\nV_46 -> V_4 . V_6 . V_18 |= V_65 ;\r\nswitch ( V_46 -> V_66 ) {\r\ncase V_67 :\r\nV_48 -> V_15 . V_21 = 0 ;\r\nbreak;\r\ncase V_68 :\r\nV_48 -> V_15 . V_21 = V_69 | V_70 ;\r\nbreak;\r\ncase V_71 :\r\nV_48 -> V_15 . V_21 = V_72 | V_69 | V_70 ;\r\nbreak;\r\ndefault:\r\nV_48 -> V_15 . V_21 = V_73 | V_72 | V_69 | V_70 ;\r\nbreak;\r\n}\r\nV_46 -> V_29 -> V_74 = V_75 ;\r\nV_48 -> V_15 . V_25 = V_48 -> V_15 . V_24 ;\r\nV_48 -> V_15 . V_31 = V_46 -> V_29 -> V_30 ;\r\nV_48 -> V_15 . V_32 = F_38 ( V_46 -> V_29 ) ;\r\nV_12 = & F_12 ( V_23 , F_13 () ) ;\r\nV_48 -> V_15 . V_24 = ( unsigned long ) & V_46 -> V_76 ;\r\nif ( V_77 )\r\nV_48 -> V_15 . V_26 = 0 ;\r\nF_14 ( V_12 , & V_48 -> V_15 ) ;\r\nF_15 () ;\r\nV_48 -> V_15 . V_22 = V_46 -> V_22 ;\r\nif ( V_46 -> V_18 & V_78 )\r\nF_17 ( V_48 -> V_34 ) ;\r\n#ifdef F_39\r\nif ( F_40 ( V_14 -> V_79 ) )\r\nF_41 ( 1 , 0 ) ;\r\n#endif\r\n__asm__ __volatile__(\r\n"movl %0,%%esp\n\t"\r\n"movl %1,%%ebp\n\t"\r\n#ifdef F_37\r\n"mov %2, %%gs\n\t"\r\n#endif\r\n"jmp resume_userspace"\r\n:\r\n:"r" (&info->regs), "r" (task_thread_info(tsk)), "r" (0));\r\n}\r\nstatic inline void F_42 ( struct V_3 * V_80 , int V_81 )\r\n{\r\nstruct V_10 * V_29 ;\r\nV_29 = F_6 ( V_80 ) ;\r\nV_29 -> V_74 = V_81 ;\r\n__asm__ __volatile__("movl %0,%%esp\n\t"\r\n"movl %1,%%ebp\n\t"\r\n"jmp resume_userspace"\r\n: : "r" (regs32), "r" (current_thread_info()));\r\n}\r\nstatic inline void F_43 ( struct V_3 * V_4 )\r\n{\r\nV_19 |= V_20 ;\r\nif ( V_19 & V_82 )\r\nF_42 ( V_4 , V_83 ) ;\r\n}\r\nstatic inline void F_44 ( struct V_3 * V_4 )\r\n{\r\nV_19 &= ~ V_20 ;\r\n}\r\nstatic inline void F_45 ( struct V_3 * V_4 )\r\n{\r\nV_4 -> V_6 . V_18 &= ~ V_84 ;\r\n}\r\nstatic inline void F_46 ( struct V_3 * V_4 )\r\n{\r\nV_4 -> V_6 . V_18 &= ~ V_72 ;\r\n}\r\nstatic inline void F_47 ( unsigned long V_18 , struct V_3 * V_4 )\r\n{\r\nF_10 ( V_19 , V_18 , V_14 -> V_15 . V_21 ) ;\r\nF_10 ( V_4 -> V_6 . V_18 , V_18 , V_64 ) ;\r\nif ( V_18 & V_85 )\r\nF_43 ( V_4 ) ;\r\nelse\r\nF_44 ( V_4 ) ;\r\n}\r\nstatic inline void F_48 ( unsigned short V_18 , struct V_3 * V_4 )\r\n{\r\nF_10 ( V_86 , V_18 , V_14 -> V_15 . V_21 ) ;\r\nF_10 ( V_4 -> V_6 . V_18 , V_18 , V_64 ) ;\r\nif ( V_18 & V_85 )\r\nF_43 ( V_4 ) ;\r\nelse\r\nF_44 ( V_4 ) ;\r\n}\r\nstatic inline unsigned long F_49 ( struct V_3 * V_4 )\r\n{\r\nunsigned long V_18 = V_4 -> V_6 . V_18 & V_87 ;\r\nif ( V_19 & V_20 )\r\nV_18 |= V_85 ;\r\nV_18 |= V_70 ;\r\nreturn V_18 | ( V_19 & V_14 -> V_15 . V_21 ) ;\r\n}\r\nstatic inline int F_50 ( int V_88 , struct V_89 * V_90 )\r\n{\r\n__asm__ __volatile__("btl %2,%1\n\tsbbl %0,%0"\r\n:"=r" (nr)\r\n:"m" (*bitmap), "r" (nr));\r\nreturn V_88 ;\r\n}\r\nstatic void F_51 ( struct V_3 * V_4 , int V_40 ,\r\nunsigned char T_1 * V_91 , unsigned short V_92 )\r\n{\r\nunsigned long T_1 * V_93 ;\r\nunsigned long V_94 ;\r\nif ( V_4 -> V_6 . V_95 == V_96 )\r\ngoto V_97;\r\nif ( F_50 ( V_40 , & V_28 -> V_98 ) )\r\ngoto V_97;\r\nif ( V_40 == 0x21 && F_50 ( F_52 ( V_4 ) , & V_28 -> V_99 ) )\r\ngoto V_97;\r\nV_93 = ( unsigned long T_1 * ) ( V_40 << 2 ) ;\r\nif ( F_53 ( V_94 , V_93 ) )\r\ngoto V_97;\r\nif ( ( V_94 >> 16 ) == V_96 )\r\ngoto V_97;\r\nF_54 ( V_91 , V_92 , F_49 ( V_4 ) , V_97 ) ;\r\nF_54 ( V_91 , V_92 , V_4 -> V_6 . V_95 , V_97 ) ;\r\nF_54 ( V_91 , V_92 , F_55 ( V_4 ) , V_97 ) ;\r\nV_4 -> V_6 . V_95 = V_94 >> 16 ;\r\nF_56 ( V_4 ) -= 6 ;\r\nF_55 ( V_4 ) = V_94 & 0xffff ;\r\nF_45 ( V_4 ) ;\r\nF_44 ( V_4 ) ;\r\nF_46 ( V_4 ) ;\r\nreturn;\r\nV_97:\r\nF_42 ( V_4 , V_100 + ( V_40 << 8 ) ) ;\r\n}\r\nint F_57 ( struct V_3 * V_4 , long V_101 , int V_102 )\r\n{\r\nif ( V_103 . V_60 ) {\r\nif ( ( V_102 == 3 ) || ( V_102 == 1 ) ) {\r\nV_28 -> V_29 -> V_74 = V_104 + ( V_102 << 8 ) ;\r\nF_58 ( V_105 ) ;\r\nreturn 0 ;\r\n}\r\nF_51 ( V_4 , V_102 , ( unsigned char T_1 * ) ( V_4 -> V_6 . V_106 << 4 ) , F_56 ( V_4 ) ) ;\r\nreturn 0 ;\r\n}\r\nif ( V_102 != 1 )\r\nreturn 1 ;\r\nV_14 -> V_15 . V_107 = V_102 ;\r\nV_14 -> V_15 . V_101 = V_101 ;\r\nF_59 ( V_108 , V_14 ) ;\r\nreturn 0 ;\r\n}\r\nvoid F_60 ( struct V_3 * V_4 , long V_101 )\r\n{\r\nunsigned char V_109 ;\r\nunsigned char T_1 * V_110 ;\r\nunsigned char T_1 * V_91 ;\r\nunsigned short V_111 , V_92 , V_112 ;\r\nint V_113 , V_114 ;\r\n#define F_61 \\r\nif (VMPI.vm86dbg_active && VMPI.vm86dbg_TFpendig) \\r\nnewflags |= X86_EFLAGS_TF\r\n#define F_62 do { \\r\nif (VMPI.force_return_for_pic && (VEFLAGS & (X86_EFLAGS_IF | X86_EFLAGS_VIF))) \\r\nreturn_to_32bit(regs, VM86_PICRETURN); \\r\nif (orig_flags & X86_EFLAGS_TF) \\r\nhandle_vm86_trap(regs, 0, 1); \\r\nreturn; } while (0)\r\nV_112 = * ( unsigned short * ) & V_4 -> V_6 . V_18 ;\r\nV_110 = ( unsigned char T_1 * ) ( V_4 -> V_6 . V_95 << 4 ) ;\r\nV_91 = ( unsigned char T_1 * ) ( V_4 -> V_6 . V_106 << 4 ) ;\r\nV_92 = F_56 ( V_4 ) ;\r\nV_111 = F_55 ( V_4 ) ;\r\nV_113 = 0 ;\r\nV_114 = 0 ;\r\ndo {\r\nswitch ( V_109 = F_63 ( V_110 , V_111 , V_115 ) ) {\r\ncase 0x66 : V_113 = 1 ; break;\r\ncase 0x67 : break;\r\ncase 0x2e : break;\r\ncase 0x3e : break;\r\ncase 0x26 : break;\r\ncase 0x36 : break;\r\ncase 0x65 : break;\r\ncase 0x64 : break;\r\ncase 0xf2 : break;\r\ncase 0xf3 : break;\r\ndefault: V_114 = 1 ;\r\n}\r\n} while ( ! V_114 );\r\nswitch ( V_109 ) {\r\ncase 0x9c :\r\nif ( V_113 ) {\r\nF_64 ( V_91 , V_92 , F_49 ( V_4 ) , V_115 ) ;\r\nF_56 ( V_4 ) -= 4 ;\r\n} else {\r\nF_54 ( V_91 , V_92 , F_49 ( V_4 ) , V_115 ) ;\r\nF_56 ( V_4 ) -= 2 ;\r\n}\r\nF_55 ( V_4 ) = V_111 ;\r\nF_62 ;\r\ncase 0x9d :\r\n{\r\nunsigned long V_116 ;\r\nif ( V_113 ) {\r\nV_116 = F_65 ( V_91 , V_92 , V_115 ) ;\r\nF_56 ( V_4 ) += 4 ;\r\n} else {\r\nV_116 = F_66 ( V_91 , V_92 , V_115 ) ;\r\nF_56 ( V_4 ) += 2 ;\r\n}\r\nF_55 ( V_4 ) = V_111 ;\r\nF_61 ;\r\nif ( V_113 )\r\nF_47 ( V_116 , V_4 ) ;\r\nelse\r\nF_48 ( V_116 , V_4 ) ;\r\nF_62 ;\r\n}\r\ncase 0xcd : {\r\nint V_117 = F_63 ( V_110 , V_111 , V_115 ) ;\r\nF_55 ( V_4 ) = V_111 ;\r\nif ( V_103 . V_118 ) {\r\nif ( ( 1 << ( V_117 & 7 ) ) & V_103 . V_119 [ V_117 >> 3 ] )\r\nF_42 ( V_4 , V_100 + ( V_117 << 8 ) ) ;\r\n}\r\nF_51 ( V_4 , V_117 , V_91 , V_92 ) ;\r\nreturn;\r\n}\r\ncase 0xcf :\r\n{\r\nunsigned long V_120 ;\r\nunsigned long V_121 ;\r\nunsigned long V_116 ;\r\nif ( V_113 ) {\r\nV_120 = F_65 ( V_91 , V_92 , V_115 ) ;\r\nV_121 = F_65 ( V_91 , V_92 , V_115 ) ;\r\nV_116 = F_65 ( V_91 , V_92 , V_115 ) ;\r\nF_56 ( V_4 ) += 12 ;\r\n} else {\r\nV_120 = F_66 ( V_91 , V_92 , V_115 ) ;\r\nV_121 = F_66 ( V_91 , V_92 , V_115 ) ;\r\nV_116 = F_66 ( V_91 , V_92 , V_115 ) ;\r\nF_56 ( V_4 ) += 6 ;\r\n}\r\nF_55 ( V_4 ) = V_120 ;\r\nV_4 -> V_6 . V_95 = V_121 ;\r\nF_61 ;\r\nif ( V_113 ) {\r\nF_47 ( V_116 , V_4 ) ;\r\n} else {\r\nF_48 ( V_116 , V_4 ) ;\r\n}\r\nF_62 ;\r\n}\r\ncase 0xfa :\r\nF_55 ( V_4 ) = V_111 ;\r\nF_44 ( V_4 ) ;\r\nF_62 ;\r\ncase 0xfb :\r\nF_55 ( V_4 ) = V_111 ;\r\nF_43 ( V_4 ) ;\r\nF_62 ;\r\ndefault:\r\nF_42 ( V_4 , V_122 ) ;\r\n}\r\nreturn;\r\nV_115:\r\nF_42 ( V_4 , V_122 ) ;\r\n}\r\nstatic T_7 F_67 ( int V_117 , void * V_123 )\r\n{\r\nint V_124 ;\r\nunsigned long V_18 ;\r\nF_68 ( & V_125 , V_18 ) ;\r\nV_124 = 1 << V_117 ;\r\nif ( ( V_126 & V_124 ) || ! V_127 [ V_117 ] . V_48 )\r\ngoto V_42;\r\nV_126 |= V_124 ;\r\nif ( V_127 [ V_117 ] . V_128 )\r\nF_69 ( V_127 [ V_117 ] . V_128 , V_127 [ V_117 ] . V_48 , 1 ) ;\r\nF_70 ( V_117 ) ;\r\nF_71 ( & V_125 , V_18 ) ;\r\nreturn V_129 ;\r\nV_42:\r\nF_71 ( & V_125 , V_18 ) ;\r\nreturn V_130 ;\r\n}\r\nstatic inline void F_72 ( int V_131 )\r\n{\r\nunsigned long V_18 ;\r\nF_73 ( V_131 , NULL ) ;\r\nV_127 [ V_131 ] . V_48 = NULL ;\r\nF_68 ( & V_125 , V_18 ) ;\r\nV_126 &= ~ ( 1 << V_131 ) ;\r\nF_71 ( & V_125 , V_18 ) ;\r\n}\r\nvoid F_74 ( struct V_47 * V_132 )\r\n{\r\nint V_40 ;\r\nfor ( V_40 = V_133 ; V_40 <= V_134 ; V_40 ++ )\r\nif ( V_127 [ V_40 ] . V_48 == V_132 )\r\nF_72 ( V_40 ) ;\r\n}\r\nstatic inline int F_75 ( int V_131 )\r\n{\r\nint V_135 ;\r\nunsigned long V_18 ;\r\nint V_5 = 0 ;\r\nif ( F_76 ( V_131 ) ) return 0 ;\r\nif ( V_127 [ V_131 ] . V_48 != V_14 ) return 0 ;\r\nF_68 ( & V_125 , V_18 ) ;\r\nV_135 = V_126 & ( 1 << V_131 ) ;\r\nV_126 &= ~ V_135 ;\r\nif ( V_135 ) {\r\nF_77 ( V_131 ) ;\r\nV_5 = 1 ;\r\n}\r\nF_71 ( & V_125 , V_18 ) ;\r\nreturn V_5 ;\r\n}\r\nstatic int F_36 ( int V_136 , int V_131 )\r\n{\r\nint V_5 ;\r\nswitch ( V_136 ) {\r\ncase V_58 : {\r\nreturn F_75 ( V_131 ) ;\r\n}\r\ncase V_57 : {\r\nreturn V_126 ;\r\n}\r\ncase V_55 : {\r\nint V_128 = V_131 >> 8 ;\r\nint V_137 = V_131 & 255 ;\r\nif ( ! F_78 ( V_138 ) ) return - V_49 ;\r\nif ( ! ( ( 1 << V_128 ) & V_139 ) ) return - V_49 ;\r\nif ( F_76 ( V_137 ) ) return - V_49 ;\r\nif ( V_127 [ V_137 ] . V_48 ) return - V_49 ;\r\nV_5 = F_79 ( V_137 , & F_67 , 0 , V_140 , NULL ) ;\r\nif ( V_5 ) return V_5 ;\r\nV_127 [ V_137 ] . V_128 = V_128 ;\r\nV_127 [ V_137 ] . V_48 = V_14 ;\r\nreturn V_137 ;\r\n}\r\ncase V_56 : {\r\nif ( F_76 ( V_131 ) ) return - V_49 ;\r\nif ( ! V_127 [ V_131 ] . V_48 ) return 0 ;\r\nif ( V_127 [ V_131 ] . V_48 != V_14 ) return - V_49 ;\r\nF_72 ( V_131 ) ;\r\nreturn 0 ;\r\n}\r\n}\r\nreturn - V_141 ;\r\n}
