{"componentChunkName":"component---src-pages-series-jsx","path":"/series/","result":{"data":{"site":{"siteMetadata":{"title":"minjun.blog"}},"allMarkdownRemark":{"group":[{"fieldValue":"Katex","totalCount":1},{"fieldValue":"Nuxt","totalCount":1},{"fieldValue":"club","totalCount":2},{"fieldValue":"obsidian","totalCount":1},{"fieldValue":"research","totalCount":2},{"fieldValue":"study","totalCount":22},{"fieldValue":"ì»´í“¨í„°êµ¬ì¡°","totalCount":22},{"fieldValue":"íìŒì—°êµ¬","totalCount":1},{"fieldValue":"íšŒê³ ","totalCount":4}],"nodes":[{"excerpt":"ê¸°ì¡´ HCSLAB íìŒ ì—°êµ¬íŒ€ì—ì„œ ì‚¬ìš©í•˜ë˜ ë°ì´í„°ì˜ ì§ˆì´ ì¢‹ì§€ ì•Šì•„ ë‹¤ë¥¸ íìŒ ë°ì´í„°ì…‹ì„ ì°¾ë˜ ì™€ì¤‘ ICBHI Respiratory Sound Database (The Respiratory Sound database - ICBHI 2017 Challenge)ì„ ë°œê²¬í–ˆâ€¦","fields":{"slug":"/Respiratory Sound Database ìœ íš¨ì„± ë¶„ì„/"},"frontmatter":{"date":"2024ë…„ 10ì›” 13ì¼ 12:10","updated":"2024ë…„ 10ì›” 17ì¼ 10:10","title":"Respiratory Sound Database ìœ íš¨ì„± ë¶„ì„","tags":["research","íìŒì—°êµ¬"],"series":null}},{"excerpt":"SIGCHI 2024 1. Touching the Moon: Leveraging Passive Haptics, Embodiment and Presence for Operational Assessments in Virtual Reality Intro ìš”ì•½ ë‹¤ì‹œê¸ˆ ë‹¬ì— â€¦","fields":{"slug":"/interesting topic among sigchi 2024/"},"frontmatter":{"date":"2024ë…„ 09ì›” 07ì¼ 12:09","updated":"2024ë…„ 10ì›” 13ì¼ 22:10","title":"sigchi 2024 ê´€ì‹¬ ì£¼ì œ","tags":["research"],"series":null}},{"excerpt":"contents: 0-1. CA Intro Integrating TLB, Cache, Memory Aliasing in virtually addressed cache The same virtual address of different processes can be mâ€¦","fields":{"slug":"/5-4. Virtual memory Part 2/"},"frontmatter":{"date":"2024ë…„ 08ì›” 24ì¼ 12:08","updated":"2024ë…„ 10ì›” 12ì¼ 22:10","title":"Virtual memory Part 2","tags":["ì»´í“¨í„°êµ¬ì¡°","study"],"series":null}},{"excerpt":"contents: 0-1. CA Intro Main challenge in using main memory In multi-process environments, multiple processes share main memory at the same time. So â€¦","fields":{"slug":"/5-3. Virtual memory Part 1/"},"frontmatter":{"date":"2024ë…„ 08ì›” 23ì¼ 12:08","updated":"2024ë…„ 10ì›” 12ì¼ 22:10","title":"Virtual memory Part 1","tags":["ì»´í“¨í„°êµ¬ì¡°","study"],"series":null}},{"excerpt":"contents: 0-1. CA Intro Associative caches Support more flexible placement of blocks\n Fully associative cache A cache structure in which a block can â€¦","fields":{"slug":"/5-2. Improving cache performance/"},"frontmatter":{"date":"2024ë…„ 08ì›” 22ì¼ 12:08","updated":"2024ë…„ 10ì›” 12ì¼ 21:10","title":"Improving cache performance","tags":["ì»´í“¨í„°êµ¬ì¡°","study"],"series":null}},{"excerpt":"contents: 0-1. CA Intro Memory hierarchy Locality Temporal locality Â  Â  - Items accessed recently are likely to be accessed again soon Spatial localiâ€¦","fields":{"slug":"/5-1. Cache overview/"},"frontmatter":{"date":"2024ë…„ 08ì›” 21ì¼ 12:08","updated":"2024ë…„ 10ì›” 12ì¼ 21:10","title":"Cache overview","tags":["ì»´í“¨í„°êµ¬ì¡°","study"],"series":null}},{"excerpt":"contents: 0-1. CA Intro Code scheduling There are three types of critical dependencies Read after write Write after read Write after write If two insâ€¦","fields":{"slug":"/4-6. Exceptions/"},"frontmatter":{"date":"2024ë…„ 08ì›” 20ì¼ 12:08","updated":"2024ë…„ 10ì›” 12ì¼ 21:10","title":"Exceptions","tags":["ì»´í“¨í„°êµ¬ì¡°","study"],"series":null}},{"excerpt":"contents: 0-1. CA Intro Pipelined datapath We need registers between stages to hold information produced in previous stage and make isolation\n Data hâ€¦","fields":{"slug":"/4-5. Handling hazards/"},"frontmatter":{"date":"2024ë…„ 08ì›” 19ì¼ 12:08","updated":"2024ë…„ 10ì›” 12ì¼ 21:10","title":"Handling hazards","tags":["ì»´í“¨í„°êµ¬ì¡°","study"],"series":null}},{"excerpt":"contents: 0-1. CA Intro Because the longest delay determines clock period, a single-cycle implementation is not used today  It violates \"make the comâ€¦","fields":{"slug":"/4-4. Pipelining overview/"},"frontmatter":{"date":"2024ë…„ 08ì›” 18ì¼ 12:08","updated":"2024ë…„ 10ì›” 12ì¼ 21:10","title":"Pipelining overview","tags":["ì»´í“¨í„°êµ¬ì¡°","study"],"series":null}},{"excerpt":"contents: 0-1. CA Intro Single-cyle datapath \n  A single-cycle datapath executes instructions in one clock cycle with a clocking methodology.  We wilâ€¦","fields":{"slug":"/4-3. A single-cycle datapath/"},"frontmatter":{"date":"2024ë…„ 08ì›” 17ì¼ 12:08","updated":"2024ë…„ 10ì›” 12ì¼ 21:10","title":"A single-cycle datapath","tags":["ì»´í“¨í„°êµ¬ì¡°","study"],"series":null}},{"excerpt":"contents: 0-1. CA Intro Controlling a datapath main control Control signals are derived from given instructions\n  is always being read  is being readâ€¦","fields":{"slug":"/4-2. Controlling a datapath/"},"frontmatter":{"date":"2024ë…„ 08ì›” 16ì¼ 12:08","updated":"2024ë…„ 10ì›” 12ì¼ 21:10","title":"Controlling a datapath","tags":["ì»´í“¨í„°êµ¬ì¡°","study"],"series":null}},{"excerpt":"contents: 0-1. CA Intro Case I will focus on handling a subset of core MIPS instructions (MIPS subset) The arithmetic-logical instructions: , , , ,  â€¦","fields":{"slug":"/4-1. Processor Overview/"},"frontmatter":{"date":"2024ë…„ 08ì›” 15ì¼ 12:08","updated":"2024ë…„ 10ì›” 12ì¼ 21:10","title":"Processor Overview","tags":["ì»´í“¨í„°êµ¬ì¡°","study"],"series":null}},{"excerpt":"contents: 0-1. CA Intro Division If the length of Dividend and Divisor is M and N,  the length of Quotient  M - N + 1 & the length of Remainder  N Inâ€¦","fields":{"slug":"/3-3. Division/"},"frontmatter":{"date":"2024ë…„ 08ì›” 14ì¼ 14:08","updated":"2024ë…„ 10ì›” 12ì¼ 21:10","title":"Division","tags":["study","ì»´í“¨í„°êµ¬ì¡°"],"series":null}},{"excerpt":"contents: 0-1. CA Intro Multiplication If a multiplicand and a multiplier have m and n digits, the product has at most m + n digits MIPS-based computâ€¦","fields":{"slug":"/3-2. Multiplication/"},"frontmatter":{"date":"2024ë…„ 08ì›” 14ì¼ 12:08","updated":"2024ë…„ 10ì›” 12ì¼ 21:10","title":"Multiplication","tags":["ì»´í“¨í„°êµ¬ì¡°","study"],"series":null}},{"excerpt":"contents: 0-1. CA Intro Addition & Subtraction Addition: just do the binary addition with given numbers  Subtraction: do the binary addition with theâ€¦","fields":{"slug":"/3-1. Addition and Subtraction/"},"frontmatter":{"date":"2024ë…„ 08ì›” 13ì¼ 12:08","updated":"2024ë…„ 10ì›” 12ì¼ 20:10","title":"Addition and Subtraction","tags":["study","ì»´í“¨í„°êµ¬ì¡°"],"series":null}},{"excerpt":"contents: 0-1. CA Intro MIPS memory allocation To avoid the overlap for managing memory, we use stack, heap, and static space. Stack During the proceâ€¦","fields":{"slug":"/2-5. MIPS memory allocation & addressing/"},"frontmatter":{"date":"2024ë…„ 08ì›” 08ì¼ 12:08","updated":"2024ë…„ 10ì›” 12ì¼ 20:10","title":"MIPS memory allocation & addressing","tags":["ì»´í“¨í„°êµ¬ì¡°","study"],"series":null}},{"excerpt":"contents: 0-1. CA Intro Procedures Functions in a program Procedures do calling / returning with other procedures A procedure (caller) calls another â€¦","fields":{"slug":"/2-4. Supporting procedures in computer HW/"},"frontmatter":{"date":"2024ë…„ 08ì›” 07ì¼ 12:08","updated":"2024ë…„ 10ì›” 12ì¼ 20:10","title":"Supporting procedures in computer HW","tags":["ì»´í“¨í„°êµ¬ì¡°","study"],"series":null}},{"excerpt":"contents: 0-1. CA Intro Common HW design for MIPS ISA  CPU, register, and memory Control unit (CU) directs the operation of the processor Arithmetic â€¦","fields":{"slug":"/2-3. Representing Instructions in computer/"},"frontmatter":{"date":"2024ë…„ 07ì›” 31ì¼ 15:07","updated":"2024ë…„ 10ì›” 12ì¼ 20:10","title":"Representing Instructions in computer","tags":["study","ì»´í“¨í„°êµ¬ì¡°"],"series":null}},{"excerpt":"contents: 0-1. CA Intro The assembly language that has been studied so far is not a form that the processor can understand. Therefore, we need to encâ€¦","fields":{"slug":"/2-2. Design principles 4 of MIPS ISA/"},"frontmatter":{"date":"2024ë…„ 07ì›” 31ì¼ 15:07","updated":"2024ë…„ 07ì›” 31ì¼ 15:07","title":"Design principles 4 of MIPS ISA","tags":["study","ì»´í“¨í„°êµ¬ì¡°"],"series":null}},{"excerpt":"contents: 0-1. CA Intro MIPS ISA What is MIPS ISA Microprocessor without Interlocked Pipelined Stages A kind of ISA Design principles Simplicity favoâ€¦","fields":{"slug":"/2-1. Designing principles 1~3 of MIPS ISA/"},"frontmatter":{"date":"2024ë…„ 07ì›” 22ì¼ 16:07","updated":"2024ë…„ 07ì›” 31ì¼ 15:07","title":"Design principles 1~3 of MIPS ISA","tags":["study","ì»´í“¨í„°êµ¬ì¡°"],"series":null}},{"excerpt":"contents: 0-1. CA Intro Measuring CPU performance Clock period: the duration of a clock cycle How long the computer takes to perform a single basic oâ€¦","fields":{"slug":"/1-2. Measuring Performance/"},"frontmatter":{"date":"2024ë…„ 07ì›” 22ì¼ 15:07","updated":"2024ë…„ 08ì›” 02ì¼ 15:08","title":"Measuring Performance","tags":["study","ì»´í“¨í„°êµ¬ì¡°"],"series":null}},{"excerpt":"contents: 0-1. CA Intro Two metrics for defining computer performances Response time The time between the start and completion of a task related to sâ€¦","fields":{"slug":"/1-1. Defining Performance/"},"frontmatter":{"date":"2024ë…„ 07ì›” 22ì¼ 15:07","updated":"2024ë…„ 07ì›” 31ì¼ 15:07","title":"Defining Performance","tags":["study","ì»´í“¨í„°êµ¬ì¡°"],"series":null}},{"excerpt":"contents: 0-1. CA Intro Below your program A simplified view of hardware and software Applications software Written in high-level language Systems soâ€¦","fields":{"slug":"/0-2. CA Overview/"},"frontmatter":{"date":"2024ë…„ 07ì›” 22ì¼ 14:07","updated":"2024ë…„ 07ì›” 31ì¼ 15:07","title":"CA Overview","tags":["study","ì»´í“¨í„°êµ¬ì¡°"],"series":null}},{"excerpt":"Course Description ë³¸ ìŠ¤í„°ë””ì—ì„œëŠ” ì»´í“¨í„° ì‹œìŠ¤í…œì´ ì–´ë–»ê²Œ êµ¬ì„±ë˜ì–´ìˆê³  ë””ìì¸ë˜ì–´ìˆëŠ”ì§€ ê³µë¶€í•©ë‹ˆë‹¤.\níŠ¹íˆ CPU, memoryë¥¼ í¬í•¨í•œ í•˜ë“œì›¨ì–´ ì‹œìŠ¤í…œì— ì ìš©ë˜ê³  ìˆëŠ” ë””ìì¸ íŠ¹ì„±ë“¤ì„ ì•Œì•„ë´…ë‹ˆë‹¤. Prerequisites and Co-requisitesâ€¦","fields":{"slug":"/0-1. CA Intro/"},"frontmatter":{"date":"2024ë…„ 07ì›” 22ì¼ 12:07","updated":"2024ë…„ 07ì›” 22ì¼ 15:07","title":"Computer Architecture Intro","tags":["study","ì»´í“¨í„°êµ¬ì¡°"],"series":null}},{"excerpt":"ì§€ë‚œ íšŒê³ : retrospect-2023 ì–´ëŠë§ 24ë…„ ìƒë°˜ê¸°ê°€ ì§€ë‚˜ê°”ë‹¤. 2ì£¼ ì „ì— ì „ì—­ë„ í•˜ê³  í•œì°½ ë°”ì˜ê²Œ ì‚´ê³  ìˆëŠ” ìš”ì¦˜ì´ë‹¤. ë¬¼ë¡  ê³µë¶€ë¥¼ ê·¸ë ‡ê²Œ í•œë‹¤ëŠ” ê±´ ì•„ë‹ˆê³  ìì·¨ ì¤€ë¹„ë„ í•˜ê³  ëª» ë§Œë‚¬ë˜ ì‚¬ëŒë“¤ë„ ì—´ì‹¬íˆ ë§Œë‚˜ê³  ìˆë‹¤. í•™êµëŠ” ì•„ì§ 4ì°¨ í•™ê¸°ë°–ì— ì•ˆ ëë‚¸ ìƒâ€¦","fields":{"slug":"/retrospect-2024-1/"},"frontmatter":{"date":"2024ë…„ 07ì›” 20ì¼ 20:07","updated":"2024ë…„ 07ì›” 22ì¼ 14:07","title":"2024ë…„ ìƒë°˜ê¸° íšŒê³ ","tags":["íšŒê³ "],"series":"ê¸°ë¡ê³¼ ë°©í–¥ì„±ì— ëŒ€í•œ íšŒê³ "}},{"excerpt":"í•­ìƒ ê¸°ë¡ì˜ ì¤‘ìš”ì„±ì„ ëŠë¼ê³  ìˆì—ˆë‹¤. ë‚´ê°€ ì–´ë–¤ ê±¸ ë°°ìš°ê³  í•´ëƒˆë‹¤ë¼ëŠ” ê±¸ ë½‘ë‚´ê¸° ë³´ë‹¤ëŠ” ë‚´ ìƒê°ë“¤ê³¼ í•™ìŠµí•œ ë‚´ìš©ë“¤ì„ êµ¬ì¡°í™”í•´ì„œ ë‚˜ì¤‘ì— ë‹¤ì‹œ ì‰½ê²Œ ì°¾ì•„ë³¼ ìˆ˜ ìˆë„ë¡, ê·¸ë¦¬ê³  ê·¸ê²Œ ë˜ í•˜ë‚˜ì˜ ë‚´ ìì‚°ì´ ë˜ê¸°ë¥¼ ì›í–ˆë‹¤. ê·¸ë˜ì„œ ì œì‘ë…„ë¶€í„° ì´ëŸ° ì €ëŸ° íˆ´ì„ ì‚¬ìš©í•´ë³´ë©° ë¸”ë¡œê¹…ì„â€¦","fields":{"slug":"/why-obsidian/"},"frontmatter":{"date":"2024ë…„ 01ì›” 10ì¼ 13:01","updated":"2024ë…„ 01ì›” 11ì¼ 23:01","title":"ê¸°ì¡´ ë¸”ë¡œê·¸ ëŒ€ì‹  Obsidianì„ íƒí•œ ì´ìœ ","tags":["obsidian"],"series":null}},{"excerpt":"ì§€ë‚œ íšŒê³ : retrospect-2022-2 ì´ì œ ë§‰ ì˜µì‹œë””ì–¸ìœ¼ë¡œ ë„˜ì–´ì™”ëŠ”ë° ì´ ê¸€ì´ ì˜µì‹œë””ì–¸ìœ¼ë¡œ ê¸°ë¡í•˜ëŠ” ì²« ë²ˆì§¸ ê¸€ì´ ë˜ì§€ ì•Šì„ê¹Œì‹¶ë‹¤. ì›ë˜ 2023ë…„ì€ êµ°ëŒ€ë¡œ ëª¨ë“  ì‹œê°„ì„ ë³´ë‚´ì„œ íšŒê³ ë¥¼ ì•ˆì“°ë ¤ê³  í–ˆëŠ”ë° ì˜¤ëŠ˜ì´ ì…ëŒ€í•œ ì§€ ë”± 1ë…„ì´ ëê³ , ê·¸ 1ë…„ë™ì•ˆ ë‚´ê°€ ë¬´ìŠ¨ â€¦","fields":{"slug":"/retrospect-2023/"},"frontmatter":{"date":"2024ë…„ 01ì›” 08ì¼ 12:01","updated":"2024ë…„ 07ì›” 20ì¼ 20:07","title":"2023ë…„ íšŒê³ ","tags":["íšŒê³ "],"series":"ê¸°ë¡ê³¼ ë°©í–¥ì„±ì— ëŒ€í•œ íšŒê³ "}},{"excerpt":"ğŸ˜„ Introduction Hi! I'm Minjun Choi, I constantly reflect on whether the services I create are solving problems effectively and making a positive impaâ€¦","fields":{"slug":"/readme/"},"frontmatter":{"date":"2024ë…„ 01ì›” 01ì¼ 22:01","updated":"2024ë…„ 08ì›” 27ì¼ 11:08","title":"README","tags":null,"series":null}},{"excerpt":"ê¸°ì¡´ ë¸”ë¡œê·¸ì—ì„œ ì´ì „í•´ì˜¨ ê¸€ì…ë‹ˆë‹¤. ì§€ë‚œ íšŒê³ : retrospect-2022-1 ë“¤ì–´ê°€ê¸° ì „ì— ì–´ëŠë§ ì—°ë§ì´ ë‹¤ê°€ì™”ë‹¤. ìƒë°˜ê¸° íšŒê³ ë¥¼ ì“´ ê²Œ ì—Šê·¸ì œ ê°™ì€ë° ë‹¤ì‹œê¸ˆ íšŒê³ ë¥¼ ì¨ì•¼í•œë‹¤ëŠ” ê²ƒì„ ê¹¨ë‹«ê³  ë‚˜ì„œì•¼ ì—°ë§ì´ ë‹¤ê°€ì™”ìŒì„ ëŠê¼ˆë‹¤.\n2022ë…„ í•˜ë°˜ê¸° íšŒê³ ë¥¼ ì‘ì„±í•˜ê¸° ì „ì—,â€¦","fields":{"slug":"/retrospect-2022-2/"},"frontmatter":{"date":"2022ë…„ 12ì›” 23ì¼ 12:12","updated":"2024ë…„ 07ì›” 20ì¼ 20:07","title":"2022ë…„ í•˜ë°˜ê¸° íšŒê³ ","tags":["íšŒê³ "],"series":"ê¸°ë¡ê³¼ ë°©í–¥ì„±ì— ëŒ€í•œ íšŒê³ "}},{"excerpt":"ê¸°ì¡´ ë¸”ë¡œê·¸ì—ì„œ ì´ì „í•´ì˜¨ ê¸€ì…ë‹ˆë‹¤. What is ì§€ê¸ˆê·¸ë•Œ? ZeroPage.svg í˜„ì¬ ë‚´ê°€ 32ëŒ€ íšŒì¥ë‹¨ìœ¼ë¡œ ìˆëŠ” ì¤‘ì•™ëŒ€í•™êµ ì†Œí”„íŠ¸ì›¨ì–´í•™ë¶€ í•™ìˆ ë™ì•„ë¦¬ ZeroPageì—ëŠ” ë§¤ë…„ ì£¼ê¸°ì ìœ¼ë¡œ ì—´ë¦¬ëŠ” í–‰ì‚¬ê°€ í¬ê²Œ 4ê°œê°€ ìˆë‹¤. ì˜¤ëŠ˜ì€ ë§ˆì§€ë§‰ í–‰ì‚¬ì¸ 'ì§€ê¸ˆê·¸ë•Œ'ë¥¼ ì§„í–‰í–ˆë‹¤â€¦","fields":{"slug":"/after-jigeumgeuddae/"},"frontmatter":{"date":"2022ë…„ 11ì›” 26ì¼ 20:11","updated":"2024ë…„ 06ì›” 24ì¼ 22:06","title":"2022 ZeroPage ì§€ê¸ˆê·¸ë•Œ","tags":["club"],"series":null}},{"excerpt":"ê¸°ì¡´ ë¸”ë¡œê·¸ì—ì„œ ì´ì „í•´ì˜¨ ê¸€ì…ë‹ˆë‹¤.  ì‚½ì§ˆ ë°°ê²½ ë‚´ ê°œì¸í˜ì´ì§€ëŠ” ì˜¬í•´ ì´ˆì— ì²˜ìŒ ê°œë°œë˜ê¸° ì‹œì‘í–ˆì—ˆë‹¤. ê·¸ë•Œë„ markdownì— ìˆ˜ì‹ì„ ì ìš©í•˜ê¸° ìœ„í•´ ì´ê²ƒì €ê²ƒ ì‹œë„í•´ë³´ë‹¤ê°€ í¬ê¸°í–ˆì—ˆëŠ”ë° ë©°ì¹  ì „ë¶€í„° ìŠ¤í„°ë”” í˜ì´ì§€ë¥¼ ê°œë°œí•˜ë©´ì„œ markdownì— ìˆ˜ì‹ì„ ì ì–´ì•¼ í•  ì¼ì´ ë˜ â€¦","fields":{"slug":"/nuxt-katex/"},"frontmatter":{"date":"2022ë…„ 09ì›” 13ì¼ 22:09","updated":"2024ë…„ 10ì›” 12ì¼ 20:10","title":"Nuxt contentì— Mathtype ì‚¬ìš©í•˜ê¸°","tags":["Nuxt","Katex"],"series":null}},{"excerpt":"ê¸°ì¡´ ë¸”ë¡œê·¸ì—ì„œ ì´ì „í•´ì˜¨ ê¸€ì…ë‹ˆë‹¤. ë“¤ì–´ê°€ê¸°ì „ì— ì´ ê¸€ì„ ì‘ì„±í•˜ëŠ” ì˜¤ëŠ˜ì€ 9ì›” 5ì¼, í•˜ë°˜ê¸°ì— ì ‘ì–´ë“¤ê³  ë²Œì¨ 2í•™ë…„ 2í•™ê¸°ë¥¼ ì´ì œ ë§‰ ì‹œì‘í•˜ëŠ” ë‚ ì´ë‹¤.\nì‚¬ì‹¤ íšŒê³ ë¥¼ ì‘ì„±í•´ì•¼ê² ë‹¤ê³  ìƒê°í•œ ê±´ ê½¤ ì˜¤ë˜ë˜ì—ˆë‹¤. ë‚´ê°€ ê·¸ë™ì•ˆ ì–´ë–¤ ìƒê°ì„ í–ˆê³  ì–´ë–»ê²Œ ê·¸ê²ƒë“¤ì„ ë‹¬ì„±í•´ë‚˜ê°”ëŠ”ì§€ â€¦","fields":{"slug":"/retrospect-2022-1/"},"frontmatter":{"date":"2022ë…„ 09ì›” 05ì¼ 12:09","updated":"2024ë…„ 07ì›” 20ì¼ 20:07","title":"2022ë…„ ìƒë°˜ê¸° íšŒê³ ","tags":["íšŒê³ ","club"],"series":"ê¸°ë¡ê³¼ ë°©í–¥ì„±ì— ëŒ€í•œ íšŒê³ "}}]}},"pageContext":{}},"staticQueryHashes":[],"slicesMap":{}}