set_global_assignment -entity "getTanh" -library "getTanh" -name IP_TOOL_NAME "Qsys"
set_global_assignment -entity "getTanh" -library "getTanh" -name IP_TOOL_VERSION "21.1"
set_global_assignment -entity "getTanh" -library "getTanh" -name IP_TOOL_ENV "Qsys"
set_global_assignment -library "getTanh" -name SOPCINFO_FILE [file join $::quartus(qip_path) "../../../getTanh.sopcinfo"]
set_global_assignment -entity "getTanh" -library "getTanh" -name SLD_INFO "QSYS_NAME getTanh HAS_SOPCINFO 1 GENERATION_ID 1686669857"
set_global_assignment -library "getTanh" -name SLD_FILE [file join $::quartus(qip_path) "getTanh.debuginfo"]
set_global_assignment -entity "getTanh" -library "getTanh" -name IP_TARGETED_DEVICE_FAMILY "Cyclone V"
set_global_assignment -entity "getTanh" -library "getTanh" -name IP_GENERATED_DEVICE_FAMILY "{Cyclone V}"
set_global_assignment -entity "getTanh" -library "getTanh" -name IP_QSYS_MODE "STANDALONE"
set_global_assignment -name SYNTHESIS_ONLY_QIP ON
set_global_assignment -library "getTanh" -name MISC_FILE [file join $::quartus(qip_path) "../../../../components/getTanh/getTanh.qsys"]
set_global_assignment -entity "getTanh" -library "getTanh" -name IP_COMPONENT_NAME "Z2V0VGFuaA=="
set_global_assignment -entity "getTanh" -library "getTanh" -name IP_COMPONENT_DISPLAY_NAME "Z2V0VGFuaA=="
set_global_assignment -entity "getTanh" -library "getTanh" -name IP_COMPONENT_REPORT_HIERARCHY "On"
set_global_assignment -entity "getTanh" -library "getTanh" -name IP_COMPONENT_INTERNAL "Off"
set_global_assignment -entity "getTanh" -library "getTanh" -name IP_COMPONENT_VERSION "MS4w"
set_global_assignment -entity "getTanh" -library "getTanh" -name IP_COMPONENT_PARAMETER "QVVUT19HRU5FUkFUSU9OX0lE::MTY4NjY2OTg1Nw==::QXV0byBHRU5FUkFUSU9OX0lE"
set_global_assignment -entity "getTanh" -library "getTanh" -name IP_COMPONENT_PARAMETER "QVVUT19ERVZJQ0VfRkFNSUxZ::Q3ljbG9uZSBW::QXV0byBERVZJQ0VfRkFNSUxZ"
set_global_assignment -entity "getTanh" -library "getTanh" -name IP_COMPONENT_PARAMETER "QVVUT19ERVZJQ0U=::NUNTRU1BNFUyM0M3::QXV0byBERVZJQ0U="
set_global_assignment -entity "getTanh" -library "getTanh" -name IP_COMPONENT_PARAMETER "QVVUT19ERVZJQ0VfU1BFRURHUkFERQ==::Nw==::QXV0byBERVZJQ0VfU1BFRURHUkFERQ=="
set_global_assignment -entity "getTanh" -library "getTanh" -name IP_COMPONENT_PARAMETER "QVVUT19BVk1NXzFfUldfQUREUkVTU19XSURUSA==::QWRkcmVzc1dpZHRoID0gLTE=::QXV0byBBRERSRVNTX1dJRFRI"
set_global_assignment -entity "getTanh" -library "getTanh" -name IP_COMPONENT_PARAMETER "QVVUT19DTE9DS19DTE9DS19SQVRF::LTE=::QXV0byBDTE9DS19SQVRF"
set_global_assignment -entity "getTanh" -library "getTanh" -name IP_COMPONENT_PARAMETER "QVVUT19DTE9DS19DTE9DS19ET01BSU4=::LTE=::QXV0byBDTE9DS19ET01BSU4="
set_global_assignment -entity "getTanh" -library "getTanh" -name IP_COMPONENT_PARAMETER "QVVUT19DTE9DS19SRVNFVF9ET01BSU4=::LTE=::QXV0byBSRVNFVF9ET01BSU4="
set_instance_assignment -entity "getTanh_internal" -library "getTanh" -name AUTO_SHIFT_REGISTER_RECOGNITION OFF -to *_NO_SHIFT_REG*
set_global_assignment -entity "getTanh_internal" -library "getTanh" -name IP_COMPONENT_NAME "Z2V0VGFuaF9pbnRlcm5hbA=="
set_global_assignment -entity "getTanh_internal" -library "getTanh" -name IP_COMPONENT_DISPLAY_NAME "Z2V0VGFuaF9pbnRlcm5hbA=="
set_global_assignment -entity "getTanh_internal" -library "getTanh" -name IP_COMPONENT_REPORT_HIERARCHY "Off"
set_global_assignment -entity "getTanh_internal" -library "getTanh" -name IP_COMPONENT_INTERNAL "On"
set_global_assignment -entity "getTanh_internal" -library "getTanh" -name IP_COMPONENT_VERSION "MS4w"

set_global_assignment -library "getTanh" -name VERILOG_FILE [file join $::quartus(qip_path) "getTanh.v"]
set_global_assignment -library "getTanh" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "submodules/dspba_library_ver.sv"]
set_global_assignment -library "getTanh" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "submodules/acl_ecc_pkg.sv"]
set_global_assignment -library "getTanh" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "submodules/acl_data_fifo.v"]
set_global_assignment -library "getTanh" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "submodules/acl_fifo.v"]
set_global_assignment -library "getTanh" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "submodules/acl_altera_syncram_wrapped.sv"]
set_global_assignment -library "getTanh" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "submodules/acl_scfifo_wrapped.sv"]
set_global_assignment -library "getTanh" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "submodules/acl_ecc_decoder.sv"]
set_global_assignment -library "getTanh" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "submodules/acl_ecc_encoder.sv"]
set_global_assignment -library "getTanh" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "submodules/acl_ll_fifo.v"]
set_global_assignment -library "getTanh" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "submodules/acl_ll_ram_fifo.v"]
set_global_assignment -library "getTanh" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "submodules/acl_valid_fifo_counter.v"]
set_global_assignment -library "getTanh" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "submodules/acl_dspba_valid_fifo_counter.v"]
set_global_assignment -library "getTanh" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "submodules/acl_staging_reg.v"]
set_global_assignment -library "getTanh" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "submodules/hld_fifo.sv"]
set_global_assignment -library "getTanh" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "submodules/acl_mid_speed_fifo.sv"]
set_global_assignment -library "getTanh" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "submodules/acl_latency_one_ram_fifo.sv"]
set_global_assignment -library "getTanh" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "submodules/acl_latency_zero_ram_fifo.sv"]
set_global_assignment -library "getTanh" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "submodules/hld_fifo_zero_width.sv"]
set_global_assignment -library "getTanh" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "submodules/acl_high_speed_fifo.sv"]
set_global_assignment -library "getTanh" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "submodules/acl_low_latency_fifo.sv"]
set_global_assignment -library "getTanh" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "submodules/acl_zero_latency_fifo.sv"]
set_global_assignment -library "getTanh" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "submodules/acl_fanout_pipeline.sv"]
set_global_assignment -library "getTanh" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "submodules/acl_std_synchronizer_nocut.v"]
set_global_assignment -library "getTanh" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "submodules/acl_tessellated_incr_decr_threshold.sv"]
set_global_assignment -library "getTanh" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "submodules/acl_tessellated_incr_lookahead.sv"]
set_global_assignment -library "getTanh" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "submodules/acl_reset_handler.sv"]
set_global_assignment -library "getTanh" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "submodules/acl_lfsr.sv"]
set_global_assignment -library "getTanh" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "submodules/acl_mlab_fifo.sv"]
set_global_assignment -library "getTanh" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "submodules/acl_parameter_assert.svh"]
set_global_assignment -library "getTanh" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "submodules/acl_pop.v"]
set_global_assignment -library "getTanh" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "submodules/acl_push.v"]
set_global_assignment -library "getTanh" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "submodules/acl_token_fifo_counter.v"]
set_global_assignment -library "getTanh" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "submodules/acl_pipeline.v"]
set_global_assignment -library "getTanh" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "submodules/acl_dspba_buffer.v"]
set_global_assignment -library "getTanh" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "submodules/acl_enable_sink.v"]
set_global_assignment -library "getTanh" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "submodules/hld_memory_depth_quantization_pkg.sv"]
set_global_assignment -library "getTanh" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "submodules/hld_iord.sv"]
set_global_assignment -library "getTanh" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "submodules/hld_iord_stall_latency.sv"]
set_global_assignment -library "getTanh" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "submodules/hld_iord_stall_valid.sv"]
set_global_assignment -library "getTanh" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "submodules/acl_shift_register_no_reset.sv"]
set_global_assignment -library "getTanh" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "submodules/acl_ffwdsrc.v"]
set_global_assignment -library "getTanh" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "submodules/acl_ffwddst.sv"]
set_global_assignment -library "getTanh" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "submodules/hld_iowr.sv"]
set_global_assignment -library "getTanh" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "submodules/hld_iowr_stall_latency.sv"]
set_global_assignment -library "getTanh" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "submodules/hld_iowr_stall_valid.sv"]
set_global_assignment -library "getTanh" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "submodules/lsu_top.v"]
set_global_assignment -library "getTanh" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "submodules/lsu_permute_address.v"]
set_global_assignment -library "getTanh" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "submodules/lsu_pipelined.v"]
set_global_assignment -library "getTanh" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "submodules/lsu_enabled.v"]
set_global_assignment -library "getTanh" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "submodules/lsu_basic_coalescer.v"]
set_global_assignment -library "getTanh" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "submodules/lsu_simple.v"]
set_global_assignment -library "getTanh" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "submodules/lsu_streaming.v"]
set_global_assignment -library "getTanh" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "submodules/lsu_burst_host.v"]
set_global_assignment -library "getTanh" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "submodules/lsu_bursting_load_stores.v"]
set_global_assignment -library "getTanh" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "submodules/lsu_non_aligned_write.v"]
set_global_assignment -library "getTanh" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "submodules/lsu_read_cache.v"]
set_global_assignment -library "getTanh" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "submodules/lsu_atomic.v"]
set_global_assignment -library "getTanh" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "submodules/lsu_prefetch_block.v"]
set_global_assignment -library "getTanh" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "submodules/lsu_wide_wrapper.v"]
set_global_assignment -library "getTanh" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "submodules/lsu_streaming_prefetch.v"]
set_global_assignment -library "getTanh" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "submodules/acl_aligned_burst_coalesced_lsu.v"]
set_global_assignment -library "getTanh" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "submodules/acl_toggle_detect.v"]
set_global_assignment -library "getTanh" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "submodules/acl_debug_mem.v"]
set_global_assignment -library "getTanh" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "submodules/lsu_burst_coalesced_pipelined_write.sv"]
set_global_assignment -library "getTanh" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "submodules/lsu_burst_coalesced_pipelined_read.sv"]
set_global_assignment -library "getTanh" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "submodules/acl_fifo_stall_valid_lookahead.sv"]
set_global_assignment -library "getTanh" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "submodules/hld_global_load_store.sv"]
set_global_assignment -library "getTanh" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "submodules/hld_lsu.sv"]
set_global_assignment -library "getTanh" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "submodules/hld_lsu_burst_coalescer.sv"]
set_global_assignment -library "getTanh" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "submodules/hld_lsu_coalescer_dynamic_timeout.sv"]
set_global_assignment -library "getTanh" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "submodules/hld_lsu_data_aligner.sv"]
set_global_assignment -library "getTanh" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "submodules/hld_lsu_read_cache.sv"]
set_global_assignment -library "getTanh" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "submodules/hld_lsu_read_data_alignment.sv"]
set_global_assignment -library "getTanh" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "submodules/hld_lsu_unaligned_controller.sv"]
set_global_assignment -library "getTanh" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "submodules/hld_lsu_word_coalescer.sv"]
set_global_assignment -library "getTanh" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "submodules/hld_lsu_write_data_alignment.sv"]
set_global_assignment -library "getTanh" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "submodules/hld_lsu_write_kernel_downstream.sv"]
set_global_assignment -library "getTanh" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "submodules/hld_loop_profiler.sv"]
set_global_assignment -library "getTanh" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "submodules/hld_sim_latency_tracker.sv"]
set_global_assignment -library "getTanh" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "submodules/acl_loop_limiter.v"]
set_global_assignment -library "getTanh" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "submodules/acl_reset_wire.v"]
set_global_assignment -library "getTanh" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "submodules/getTanh_function_wrapper.sv"]
set_global_assignment -library "getTanh" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "submodules/getTanh_function.sv"]
set_global_assignment -library "getTanh" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "submodules/getTanh_bb_B2_sr_0.sv"]
set_global_assignment -library "getTanh" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "submodules/getTanh_bb_B3_sr_1.sv"]
set_global_assignment -library "getTanh" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "submodules/getTanh_bb_B0_runOnce.sv"]
set_global_assignment -library "getTanh" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "submodules/getTanh_bb_B0_runOnce_stall_region.sv"]
set_global_assignment -library "getTanh" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "submodules/getTanh_B0_runOnce_merge_reg.sv"]
set_global_assignment -library "getTanh" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "submodules/getTanh_i_llvm_fpga_pop_token_i1_wt_limpop_gettanh0.sv"]
set_global_assignment -library "getTanh" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "submodules/getTanh_i_llvm_fpga_pop_token_i1_wt_limpop_gettanh0_reg.sv"]
set_global_assignment -library "getTanh" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "submodules/getTanh_i_llvm_fpga_push_token_i1_wt_limpush_gettanh0.sv"]
set_global_assignment -library "getTanh" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "submodules/getTanh_i_llvm_fpga_push_token_i1_wt_limpush_gettanh1_reg.sv"]
set_global_assignment -library "getTanh" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "submodules/getTanh_B0_runOnce_branch.sv"]
set_global_assignment -library "getTanh" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "submodules/getTanh_B0_runOnce_merge.sv"]
set_global_assignment -library "getTanh" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "submodules/getTanh_bb_B1_start.sv"]
set_global_assignment -library "getTanh" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "submodules/getTanh_bb_B1_start_stall_region.sv"]
set_global_assignment -library "getTanh" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "submodules/getTanh_i_iord_bl_call_gettanh_unnamed_gettanh2_gettanh0.sv"]
set_global_assignment -library "getTanh" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "submodules/getTanh_i_sfc_s_c0_in_wt_entry_gettanhs_c0_enter1_gettanh0.sv"]
set_global_assignment -library "getTanh" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "submodules/getTanh_i_llvm_fpga_sfc_exit_s_c0_out_wt0000nhs_c0_exit_gettanh0.sv"]
set_global_assignment -library "getTanh" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "submodules/getTanh_i_sfc_logic_s_c0_in_wt_entry_gettanhs_c0_enter1_gettanh0.sv"]
set_global_assignment -library "getTanh" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "submodules/getTanh_i_llvm_fpga_pipeline_keep_going6_gettanh0.sv"]
set_global_assignment -library "getTanh" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "submodules/getTanh_i_llvm_fpga_push_i1_notexitcond7_gettanh0.sv"]
set_global_assignment -library "getTanh" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "submodules/getTanh_B1_start_merge_reg.sv"]
set_global_assignment -library "getTanh" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "submodules/getTanh_i_llvm_fpga_ffwd_source_p1025i320000ed_gettanh3_gettanh0.sv"]
set_global_assignment -library "getTanh" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "submodules/getTanh_i_llvm_fpga_ffwd_source_p1025i320000ed_gettanh4_gettanh0.sv"]
set_global_assignment -library "getTanh" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "submodules/getTanh_i_llvm_fpga_pop_throttle_i1_throttle_pop_gettanh0.sv"]
set_global_assignment -library "getTanh" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "submodules/getTanh_i_llvm_fpga_pop_throttle_i1_throttle_pop_gettanh1_reg.sv"]
set_global_assignment -library "getTanh" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "submodules/getTanh_B1_start_branch.sv"]
set_global_assignment -library "getTanh" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "submodules/getTanh_B1_start_merge.sv"]
set_global_assignment -library "getTanh" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "submodules/getTanh_bb_B2.sv"]
set_global_assignment -library "getTanh" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "submodules/getTanh_bb_B2_stall_region.sv"]
set_global_assignment -library "getTanh" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "submodules/getTanh_i_iowr_bl_return_gettanh_unnamed_gettanh5_gettanh0.sv"]
set_global_assignment -library "getTanh" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "submodules/getTanh_i_llvm_fpga_ffwd_dest_i32_acl_3_gettanh0.sv"]
set_global_assignment -library "getTanh" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "submodules/getTanh_i_llvm_fpga_push_token_i1_throttle_push_gettanh0.sv"]
set_global_assignment -library "getTanh" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "submodules/getTanh_i_llvm_fpga_push_token_i1_throttle_push_gettanh2_reg.sv"]
set_global_assignment -library "getTanh" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "submodules/getTanh_B2_branch.sv"]
set_global_assignment -library "getTanh" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "submodules/getTanh_B2_merge.sv"]
set_global_assignment -library "getTanh" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "submodules/getTanh_bb_B3.sv"]
set_global_assignment -library "getTanh" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "submodules/getTanh_bb_B3_stall_region.sv"]
set_global_assignment -library "getTanh" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "submodules/getTanh_B3_merge_reg.sv"]
set_global_assignment -library "getTanh" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "submodules/getTanh_i_llvm_fpga_ffwd_dest_p1025i32_m0000itcast37412_gettanh0.sv"]
set_global_assignment -library "getTanh" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "submodules/getTanh_i_llvm_fpga_ffwd_dest_p1025i32_m0000itcast39431_gettanh0.sv"]
set_global_assignment -library "getTanh" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "submodules/getTanh_i_llvm_fpga_ffwd_source_i32_unnamed_gettanh10_gettanh0.sv"]
set_global_assignment -library "getTanh" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "submodules/getTanh_i_llvm_fpga_mem_memdep_gettanh0.sv"]
set_global_assignment -library "getTanh" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "submodules/getTanh_i_llvm_fpga_mem_unnamed_gettanh7_gettanh0.sv"]
set_global_assignment -library "getTanh" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "submodules/getTanh_readdata_reg_unnamed_7_getTanh0.sv"]
set_global_assignment -library "getTanh" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "submodules/getTanh_i_llvm_fpga_mem_unnamed_gettanh9_gettanh0.sv"]
set_global_assignment -library "getTanh" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "submodules/getTanh_readdata_reg_unnamed_9_getTanh1.sv"]
set_global_assignment -library "getTanh" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "submodules/getTanh_i_llvm_fpga_pipeline_keep_going_gettanh0.sv"]
set_global_assignment -library "getTanh" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "submodules/getTanh_i_llvm_fpga_pipeline_keep_going_gettanh4_reg.sv"]
set_global_assignment -library "getTanh" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "submodules/getTanh_i_llvm_fpga_pop_i11_fpga_indvars_iv_pop6_gettanh0.sv"]
set_global_assignment -library "getTanh" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "submodules/getTanh_i_llvm_fpga_pop_i11_fpga_indvars_iv_pop6_gettanh32_reg.sv"]
set_global_assignment -library "getTanh" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "submodules/getTanh_i_llvm_fpga_pop_i1_memdep_phi_pop8_gettanh0.sv"]
set_global_assignment -library "getTanh" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "submodules/getTanh_i_llvm_fpga_pop_i1_memdep_phi_pop8_gettanh14_reg.sv"]
set_global_assignment -library "getTanh" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "submodules/getTanh_i_llvm_fpga_pop_i32_i_036_pop7_gettanh0.sv"]
set_global_assignment -library "getTanh" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "submodules/getTanh_i_llvm_fpga_pop_i32_i_036_pop7_gettanh10_reg.sv"]
set_global_assignment -library "getTanh" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "submodules/getTanh_i_llvm_fpga_pop_i4_cleanups_pop10_gettanh0.sv"]
set_global_assignment -library "getTanh" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "submodules/getTanh_i_llvm_fpga_pop_i4_cleanups_pop10_gettanh0_reg.sv"]
set_global_assignment -library "getTanh" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "submodules/getTanh_i_llvm_fpga_pop_i4_initerations_pop9_gettanh0.sv"]
set_global_assignment -library "getTanh" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "submodules/getTanh_i_llvm_fpga_pop_i4_initerations_pop9_gettanh5_reg.sv"]
set_global_assignment -library "getTanh" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "submodules/getTanh_i_llvm_fpga_push_i11_fpga_indvars_iv_push6_gettanh0.sv"]
set_global_assignment -library "getTanh" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "submodules/getTanh_i_llvm_fpga_push_i11_fpga_indvars_iv_push6_gettanh41_reg.sv"]
set_global_assignment -library "getTanh" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "submodules/getTanh_i_llvm_fpga_push_i1_lastiniteration_gettanh0.sv"]
set_global_assignment -library "getTanh" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "submodules/getTanh_i_llvm_fpga_push_i1_lastiniteration_gettanh9_reg.sv"]
set_global_assignment -library "getTanh" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "submodules/getTanh_i_llvm_fpga_push_i1_memdep_phi_push8_gettanh0.sv"]
set_global_assignment -library "getTanh" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "submodules/getTanh_i_llvm_fpga_push_i1_memdep_phi_push8_gettanh29_reg.sv"]
set_global_assignment -library "getTanh" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "submodules/getTanh_i_llvm_fpga_push_i1_notexitcond_gettanh0.sv"]
set_global_assignment -library "getTanh" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "submodules/getTanh_i_llvm_fpga_push_i1_notexitcond_gettanh36_reg.sv"]
set_global_assignment -library "getTanh" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "submodules/getTanh_i_llvm_fpga_push_i32_i_036_push7_gettanh0.sv"]
set_global_assignment -library "getTanh" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "submodules/getTanh_i_llvm_fpga_push_i32_i_036_push7_gettanh31_reg.sv"]
set_global_assignment -library "getTanh" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "submodules/getTanh_i_llvm_fpga_push_i4_cleanups_push10_gettanh0.sv"]
set_global_assignment -library "getTanh" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "submodules/getTanh_i_llvm_fpga_push_i4_cleanups_push10_gettanh39_reg.sv"]
set_global_assignment -library "getTanh" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "submodules/getTanh_i_llvm_fpga_push_i4_initerations_push9_gettanh0.sv"]
set_global_assignment -library "getTanh" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "submodules/getTanh_i_llvm_fpga_push_i4_initerations_push9_gettanh7_reg.sv"]
set_global_assignment -library "getTanh" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "submodules/getTanh_B3_branch.sv"]
set_global_assignment -library "getTanh" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "submodules/getTanh_B3_merge.sv"]
set_global_assignment -library "getTanh" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "submodules/getTanh_i_llvm_fpga_pipeline_keep_going6_gettanh1_sr.sv"]
set_global_assignment -library "getTanh" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "submodules/getTanh_i_llvm_fpga_pipeline_keep_going6_gettanh1_valid_fifo.sv"]
set_global_assignment -library "getTanh" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "submodules/getTanh_i_llvm_fpga_pipeline_keep_going_gettanh4_sr.sv"]
set_global_assignment -library "getTanh" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "submodules/getTanh_loop_limiter_0.sv"]
set_global_assignment -library "getTanh" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "submodules/acl_avm_to_ic.v"]
set_global_assignment -library "getTanh" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "submodules/acl_ic_host_endpoint.v"]
set_global_assignment -library "getTanh" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "submodules/acl_arb_intf.v"]
set_global_assignment -library "getTanh" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "submodules/acl_ic_intf.v"]
set_global_assignment -library "getTanh" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "submodules/acl_ic_agent_endpoint.v"]
set_global_assignment -library "getTanh" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "submodules/acl_ic_agent_rrp.v"]
set_global_assignment -library "getTanh" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "submodules/acl_ic_agent_wrp.v"]
set_global_assignment -library "getTanh" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "submodules/acl_arb2.v"]
set_global_assignment -library "getTanh" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "submodules/acl_ic_to_avm.v"]
set_global_assignment -library "getTanh" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "submodules/getTanh_internal.v"]
