"# Traffic Light Controller (Verilog)"
This project implements a 3-way traffic light system using a Finite State Machine (FSM).
## Files
```Traffic Light Controller/
├── Traffic Light Controller.srcs/
│ ├── sources_1/
│ │ └── new/
│ │ └── traffic_light.v # Main Verilog design file
│ └── sim_1/
│ └── new/
│ └── traffic_light_tb.v # Testbench for simulation
├── Traffic Light Controller.xpr # Vivado project file```
