Synthesis report
Tue Oct 28 08:56:36 2025
Quartus Prime Version 24.3.0 Build 212 11/18/2024 SC Pro Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Design Analysis Summary
  3. Design Analysis Source Files Read
  4. Additional Pragma Usages
  5. Verilog Macro Usage
  6. Warnings for common/avst4to1_rx/avst4to1_ss_rx_core_fifos.sv
  7. Warnings for common/axi_to_avst/axi_to_avst_bridge.sv
  8. Warnings for common/axi_to_avst/intel_cxl_tx_tlp_fifos.sv
  9. Warnings for common/cafu_csr0/alg1a_execute_gen_write_reqs.sv
 10. Warnings for common/cafu_csr0/alg1a_verify_sc_gen_read_reqs.sv
 11. Warnings for common/cafu_csr0/alg1a_verify_sc_read_resps.sv
 12. Warnings for common/cafu_csr0/alg_1a_calc_error_address.sv
 13. Warnings for common/cafu_csr0/alg_1a_top_level_fsm_sc_only.sv
 14. Warnings for common/cafu_csr0/cafu_csr0_avmm_wrapper.sv
 15. Warnings for common/cafu_csr0/cafu_csr0_wrapper.sv
 16. Warnings for common/cafu_csr0/cafu_csr_doe.sv
 17. Warnings for common/cafu_csr0/cafu_devreg_mailbox.sv
 18. Warnings for common/cafu_csr0/cafu_devreg_mailbox_elog.sv
 19. Warnings for common/cafu_csr0/cafu_mem_target.sv
 20. Warnings for common/cafu_csr0/fifo_sync_1.sv
 21. Warnings for common/cafu_csr0/mwae_debug_logs.sv
 22. Warnings for common/cafu_csr0/mwae_top.sv
 23. Warnings for common/cafu_csr0/verify_sc_extract_error_pattern.sv
 24. Warnings for common/cxl_ed_defines.svh.iv
 25. Warnings for common/cxl_pio/intel_cxl_aer.sv
 26. Warnings for common/cxl_pio/intel_cxl_pf_checker.sv
 27. Warnings for common/cxl_pio/intel_cxl_pio_ed_top.sv
 28. Warnings for common/cxl_pio/intel_cxl_pio_parameters.sv
 29. Warnings for common/mc_top/mc_top.sv
 30. Warnings for common/page_access_counter/hdl/counter_ctrl.sv
 31. Warnings for common/page_access_counter/hdl/custom_csr.sv
 32. Warnings for common/page_access_counter/hdl/h_cache_buffer.sv
 33. Warnings for common/page_access_counter/hdl/h_pfn_buffer.sv
 34. Warnings for common/page_access_counter/hdl/mem_updater.sv
 35. Warnings for common/page_access_counter/hdl/pac_top.sv
 36. Warnings for common/page_access_counter/hdl/priority_arbiter.sv
 37. Warnings for common/page_access_counter/include/ctrl_signal_types.sv
 38. Warnings for ed_top_wrapper_typ2.sv
 39. Warnings for ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/rnr_ial_sip_intf.svh.iv
 40. Warnings for ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_2331/synth/common/rtl/csb_adaptor/intel_rtile_csb2pcicfg.sv
 41. Warnings for ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_2331/synth/common/rtl/csb_adaptor/rnr_csbcasyncfifo_egr.sv
 42. Warnings for ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_2331/synth/soft_wrapper/rnr_cxl_reset_ctrl.sv
 43. Warnings for ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/aibsw_if_credits.sv
 44. Warnings for ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/axi2cci_shim.sv
 45. Warnings for ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/bbs_bfe.sv
 46. Warnings for ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/bbs_fme_top.sv
 47. Warnings for ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/bbs_slice_dcd.sv
 48. Warnings for ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/bbs_top.sv
 49. Warnings for ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/buffer_alloc_minmax_notopram.sv
 50. Warnings for ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/ccl_mirror_avmm_master.sv
 51. Warnings for ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/custom_sb_top.sv
 52. Warnings for ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_cfg.sv
 53. Warnings for ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_cmb_adapter_cfg.sv
 54. Warnings for ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_cmb_customsb_cfg.sv
 55. Warnings for ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_cmb_global.sv
 56. Warnings for ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_cmb_pf0.sv
 57. Warnings for ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_cmb_pf1.sv
 58. Warnings for ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_credit_add.sv
 59. Warnings for ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_credit_steal.sv
 60. Warnings for ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_gtiqc.sv
 61. Warnings for ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_gtoqc.v
 62. Warnings for ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_pdecode.sv
 63. Warnings for ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_rx_core_fifos.sv
 64. Warnings for ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_rx_hdr_data_fifos.sv
 65. Warnings for ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_straps.sv
 66. Warnings for ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_top.sv
 67. Warnings for ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_tx_core_fifos.sv
 68. Warnings for ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_memexp_sip_ready_delay.sv
 69. Warnings for ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_t2ip_sip.sv
 70. Warnings for ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_type2_cxlip_top.sv
 71. Warnings for ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/dcc_hcc_jump_pkg.sv
 72. Warnings for ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/dcc_tag_pipe_bypass_phase_1.sv
 73. Warnings for ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/dcc_top.sv
 74. Warnings for ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/ddfc_atomic_engine.sv
 75. Warnings for ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/ddfc_ctrl.sv
 76. Warnings for ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/ddfc_dataflow.sv
 77. Warnings for ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/ddfc_top.sv
 78. Warnings for ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/devmem_top.sv
 79. Warnings for ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/devmem_write_responses.sv
 80. Warnings for ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/dfc_hostwait.sv
 81. Warnings for ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/hcc_tag_pipe_bypass_phase_1.sv
 82. Warnings for ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/hdfc_atomic_engine.sv
 83. Warnings for ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/hdfc_top.sv
 84. Warnings for ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/ial_egress.sv
 85. Warnings for ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/ial_tc_bbs_cfg.sv
 86. Warnings for ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/rnr_ial_sip_aibsw_if_egress.sv
 87. Warnings for ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/spider_xor.sv
 88. Warnings for ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/ucc_top.sv
 89. General Warnings
 90. Design Analysis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2024  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the Intel FPGA Software License Subscription Agreements 
on the Quartus Prime software download page.



+----------------------------------------------------------------+
; Design Analysis Summary                                        ;
+------------------------+---------------------------------------+
; Design Analysis Status ; Successful - Tue Oct 28 08:56:35 2025 ;
; Revision Name          ; cxltyp2_ed                            ;
; Top-level Entity Name  ; cxltyp2_ed                            ;
; Family                 ; Agilex 7                              ;
+------------------------+---------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Design Analysis Source Files Read                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------+----------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+
; File Name with User-Entered Path                                                                                                                                                                                                                  ; File Type                                                                   ; File Name with Absolute Path                                                                                                                                                                                                                      ; Library                                 ; IP Source                                                ; Include Files                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; MD5                              ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------+----------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+
; common/page_access_counter/hdl/h_cache_buffer.sv                                                                                                                                                                                                  ; User-Specified SystemVerilog HDL File                                       ; C:/Users/11755/Downloads/PAC_claude/Intel/hardware_test_design/common/page_access_counter/hdl/h_cache_buffer.sv                                                                                                                                   ;                                         ;                                                          ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 1987ef94d108b4600e3a062890f04ae2 ;
; common/page_access_counter/hdl/h_pfn_buffer.sv                                                                                                                                                                                                    ; User-Specified SystemVerilog HDL File                                       ; C:/Users/11755/Downloads/PAC_claude/Intel/hardware_test_design/common/page_access_counter/hdl/h_pfn_buffer.sv                                                                                                                                     ;                                         ;                                                          ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; b11e1ae2c0ce80c1c9aeda8d5c966362 ;
; common/BRAM/port_1_ram.ip                                                                                                                                                                                                                         ; User-Specified IP File                                                      ; C:/Users/11755/Downloads/PAC_claude/Intel/hardware_test_design/common/BRAM/port_1_ram.ip                                                                                                                                                          ;                                         ;                                                          ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; d7e6151d84b67fa10493e91c46ed8692 ;
; common/BRAM/port_1_ram/ram_1port_2011/synth/port_1_ram_ram_1port_2011_lf2cv7a.v                                                                                                                                                                   ; User-Specified Verilog HDL File                                             ; C:/Users/11755/Downloads/PAC_claude/Intel/hardware_test_design/common/BRAM/port_1_ram/ram_1port_2011/synth/port_1_ram_ram_1port_2011_lf2cv7a.v                                                                                                    ; ram_1port_2011                          ; common/BRAM/port_1_ram.ip                                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 6ad4cde5776f7c97b4a57724db589f97 ;
; common/BRAM/port_1_ram/synth/port_1_ram.v                                                                                                                                                                                                         ; User-Specified Verilog HDL File                                             ; C:/Users/11755/Downloads/PAC_claude/Intel/hardware_test_design/common/BRAM/port_1_ram/synth/port_1_ram.v                                                                                                                                          ; port_1_ram                              ; common/BRAM/port_1_ram.ip                                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 4877b264358cfe757cbfd17a857b88ca ;
; common/buf_512w_16384d.ip                                                                                                                                                                                                                         ; User-Specified IP File                                                      ; C:/Users/11755/Downloads/PAC_claude/Intel/hardware_test_design/common/buf_512w_16384d.ip                                                                                                                                                          ;                                         ;                                                          ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; c72ae6079f865cb1dfcea0aceec5157f ;
; common/buf_512w_16384d/ram_2port_2050/synth/buf_512w_16384d_ram_2port_2050_jx7jgiq.v                                                                                                                                                              ; User-Specified Verilog HDL File                                             ; C:/Users/11755/Downloads/PAC_claude/Intel/hardware_test_design/common/buf_512w_16384d/ram_2port_2050/synth/buf_512w_16384d_ram_2port_2050_jx7jgiq.v                                                                                               ; ram_2port_2050                          ; common/buf_512w_16384d.ip                                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; e69eea4821ae8bbf2dcac61be1205217 ;
; common/buf_512w_16384d/synth/buf_512w_16384d.v                                                                                                                                                                                                    ; User-Specified Verilog HDL File                                             ; C:/Users/11755/Downloads/PAC_claude/Intel/hardware_test_design/common/buf_512w_16384d/synth/buf_512w_16384d.v                                                                                                                                     ; buf_512w_16384d                         ; common/buf_512w_16384d.ip                                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 1ddb615550c653acc755601d4d6a3846 ;
; IP/bram/w32_d1024.ip                                                                                                                                                                                                                              ; User-Specified IP File                                                      ; C:/Users/11755/Downloads/PAC_claude/Intel/hardware_test_design/IP/bram/w32_d1024.ip                                                                                                                                                               ;                                         ;                                                          ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; fbe27867e35fa32bd1b720c1c3622a9c ;
; IP/bram/w32_d1024/ram_2port_2050/synth/w32_d1024_ram_2port_2050_e2optgi.v                                                                                                                                                                         ; User-Specified Verilog HDL File                                             ; C:/Users/11755/Downloads/PAC_claude/Intel/hardware_test_design/IP/bram/w32_d1024/ram_2port_2050/synth/w32_d1024_ram_2port_2050_e2optgi.v                                                                                                          ; ram_2port_2050                          ; IP/bram/w32_d1024.ip                                     ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; ed89931d49ae19794fd0760a3b0f4f61 ;
; IP/bram/w32_d1024/synth/w32_d1024.v                                                                                                                                                                                                               ; User-Specified Verilog HDL File                                             ; C:/Users/11755/Downloads/PAC_claude/Intel/hardware_test_design/IP/bram/w32_d1024/synth/w32_d1024.v                                                                                                                                                ; w32_d1024                               ; IP/bram/w32_d1024.ip                                     ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; c25c34833ff948fb137018983b9206dd ;
; IP/bram/w64_d8192.ip                                                                                                                                                                                                                              ; User-Specified IP File                                                      ; C:/Users/11755/Downloads/PAC_claude/Intel/hardware_test_design/IP/bram/w64_d8192.ip                                                                                                                                                               ;                                         ;                                                          ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 3d5611a38c8a9b17dbb5d4bc673b9111 ;
; IP/bram/w64_d8192/ram_2port_2050/synth/w64_d8192_ram_2port_2050_jstmmpy.v                                                                                                                                                                         ; User-Specified Verilog HDL File                                             ; C:/Users/11755/Downloads/PAC_claude/Intel/hardware_test_design/IP/bram/w64_d8192/ram_2port_2050/synth/w64_d8192_ram_2port_2050_jstmmpy.v                                                                                                          ; ram_2port_2050                          ; IP/bram/w64_d8192.ip                                     ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 7ca9e26f79dba7e83161ecddea4201b6 ;
; IP/bram/w64_d8192/synth/w64_d8192.v                                                                                                                                                                                                               ; User-Specified Verilog HDL File                                             ; C:/Users/11755/Downloads/PAC_claude/Intel/hardware_test_design/IP/bram/w64_d8192/synth/w64_d8192.v                                                                                                                                                ; w64_d8192                               ; IP/bram/w64_d8192.ip                                     ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; c6ead30015a149c7dcf0d7b7e7ecb4f9 ;
; common/cdc/bus_synchronizer.sv                                                                                                                                                                                                                    ; User-Specified SystemVerilog HDL File                                       ; C:/Users/11755/Downloads/PAC_claude/Intel/hardware_test_design/common/cdc/bus_synchronizer.sv                                                                                                                                                     ;                                         ;                                                          ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; e395c3dc89017a42af288ead1e7001ea ;
; common/page_access_counter/hdl/ofw_buf_afu.sv                                                                                                                                                                                                     ; User-Specified SystemVerilog HDL File                                       ; C:/Users/11755/Downloads/PAC_claude/Intel/hardware_test_design/common/page_access_counter/hdl/ofw_buf_afu.sv                                                                                                                                      ;                                         ;                                                          ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; e06ecb3d0b5e1cdf6fdf26434702910a ;
; common/mc_top/mc_ecc_pkg.sv                                                                                                                                                                                                                       ; User-Specified SystemVerilog HDL File                                       ; C:/Users/11755/Downloads/PAC_claude/Intel/hardware_test_design/common/mc_top/mc_ecc_pkg.sv                                                                                                                                                        ;                                         ;                                                          ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 9f0b2394caf758c84eee0408deb8d862 ;
; common/cafu_csr0/tmp_cafu_csr0_cfg_pkg.sv                                                                                                                                                                                                         ; User-Specified SystemVerilog HDL File                                       ; C:/Users/11755/Downloads/PAC_claude/Intel/hardware_test_design/common/cafu_csr0/tmp_cafu_csr0_cfg_pkg.sv                                                                                                                                          ;                                         ;                                                          ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 6a341607d9e9fac67313a04094e0f3b2 ;
; common/cafu_csr0/cafu_common_pkg.sv                                                                                                                                                                                                               ; User-Specified SystemVerilog HDL File                                       ; C:/Users/11755/Downloads/PAC_claude/Intel/hardware_test_design/common/cafu_csr0/cafu_common_pkg.sv                                                                                                                                                ;                                         ;                                                          ; ./common/cxl_ed_defines.svh.iv                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; 5ca2e5dcdc04b1e6dd433ae3d4c75e27 ;
; common/ed_rtlgen_include_v12.vh.iv                                                                                                                                                                                                                ; User-Specified SystemVerilog HDL File                                       ; C:/Users/11755/Downloads/PAC_claude/Intel/hardware_test_design/common/ed_rtlgen_include_v12.vh.iv                                                                                                                                                 ;                                         ;                                                          ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 4e0059b91fc63431d7220d4ca39112ec ;
; common/ed_rtlgen_pkg_v12.sv                                                                                                                                                                                                                       ; User-Specified SystemVerilog HDL File                                       ; C:/Users/11755/Downloads/PAC_claude/Intel/hardware_test_design/common/ed_rtlgen_pkg_v12.sv                                                                                                                                                        ;                                         ;                                                          ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 86807abe72cac8057315caff198b18d1 ;
; common/ed_cxlip_top_pkg.sv                                                                                                                                                                                                                        ; User-Specified SystemVerilog HDL File                                       ; C:/Users/11755/Downloads/PAC_claude/Intel/hardware_test_design/common/ed_cxlip_top_pkg.sv                                                                                                                                                         ;                                         ;                                                          ; common/cxl_ed_defines.svh.iv                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; 830303693690a775fe245d68a4697350 ;
; common/ed_mc_axi_if_pkg.sv                                                                                                                                                                                                                        ; User-Specified SystemVerilog HDL File                                       ; C:/Users/11755/Downloads/PAC_claude/Intel/hardware_test_design/common/ed_mc_axi_if_pkg.sv                                                                                                                                                         ;                                         ;                                                          ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 1a37aebae7ccf58f99678c60057dbf9d ;
; common/mc_top/mc_channel_adapter.sv                                                                                                                                                                                                               ; User-Specified SystemVerilog HDL File                                       ; C:/Users/11755/Downloads/PAC_claude/Intel/hardware_test_design/common/mc_top/mc_channel_adapter.sv                                                                                                                                                ;                                         ;                                                          ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 62ab33c62638a0fc3838967b0595e9f2 ;
; common/mc_top/mc_cxlmem_ready_control.sv                                                                                                                                                                                                          ; User-Specified SystemVerilog HDL File                                       ; C:/Users/11755/Downloads/PAC_claude/Intel/hardware_test_design/common/mc_top/mc_cxlmem_ready_control.sv                                                                                                                                           ;                                         ;                                                          ; ./common/cxl_ed_defines.svh.iv                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; 6b70d1a3dada65b20bfdfd042e53d176 ;
; common/mc_top/mc_rmw_shim.sv                                                                                                                                                                                                                      ; User-Specified SystemVerilog HDL File                                       ; C:/Users/11755/Downloads/PAC_claude/Intel/hardware_test_design/common/mc_top/mc_rmw_shim.sv                                                                                                                                                       ;                                         ;                                                          ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; bbfb276108a9157d65ec5a3a0790b46c ;
; common/mc_top/mc_ecc.sv                                                                                                                                                                                                                           ; User-Specified SystemVerilog HDL File                                       ; C:/Users/11755/Downloads/PAC_claude/Intel/hardware_test_design/common/mc_top/mc_ecc.sv                                                                                                                                                            ;                                         ;                                                          ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 499803a6161facade6d4efa6800e504c ;
; common/mc_top/mc_emif.sv                                                                                                                                                                                                                          ; User-Specified SystemVerilog HDL File                                       ; C:/Users/11755/Downloads/PAC_claude/Intel/hardware_test_design/common/mc_top/mc_emif.sv                                                                                                                                                           ;                                         ;                                                          ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; e30c50ad1ef1a692e91a477744f3fcad ;
; common/mc_top/mc_devmem_top.sv                                                                                                                                                                                                                    ; User-Specified SystemVerilog HDL File                                       ; C:/Users/11755/Downloads/PAC_claude/Intel/hardware_test_design/common/mc_top/mc_devmem_top.sv                                                                                                                                                     ;                                         ;                                                          ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 77ff7abaf572363d80747e05bfe23946 ;
; common/cdc_fifos/fifo_8b_256w_show_ahead.ip                                                                                                                                                                                                       ; User-Specified IP File                                                      ; C:/Users/11755/Downloads/PAC_claude/Intel/hardware_test_design/common/cdc_fifos/fifo_8b_256w_show_ahead.ip                                                                                                                                        ;                                         ;                                                          ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 98eea5f5b65659871f64b83056429384 ;
; common/cdc_fifos/fifo_8b_256w_show_ahead/fifo_1930/synth/fifo_8b_256w_show_ahead_fifo_1930_q5o3dcq.v                                                                                                                                              ; User-Specified Verilog HDL File                                             ; C:/Users/11755/Downloads/PAC_claude/Intel/hardware_test_design/common/cdc_fifos/fifo_8b_256w_show_ahead/fifo_1930/synth/fifo_8b_256w_show_ahead_fifo_1930_q5o3dcq.v                                                                               ; fifo_1930                               ; ./common/cdc_fifos/fifo_8b_256w_show_ahead.ip            ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; e9871ecb60019a048ed13b8b591ded82 ;
; common/cdc_fifos/fifo_8b_256w_show_ahead/synth/fifo_8b_256w_show_ahead.v                                                                                                                                                                          ; User-Specified Verilog HDL File                                             ; C:/Users/11755/Downloads/PAC_claude/Intel/hardware_test_design/common/cdc_fifos/fifo_8b_256w_show_ahead/synth/fifo_8b_256w_show_ahead.v                                                                                                           ; fifo_8b_256w_show_ahead                 ; ./common/cdc_fifos/fifo_8b_256w_show_ahead.ip            ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 9bab7377d0859a1901ee61cf44e6a864 ;
; common/mc_top/axi2avmm_bridge.sv                                                                                                                                                                                                                  ; User-Specified SystemVerilog HDL File                                       ; C:/Users/11755/Downloads/PAC_claude/Intel/hardware_test_design/common/mc_top/axi2avmm_bridge.sv                                                                                                                                                   ;                                         ;                                                          ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 5dfd4b0380ba3658877bc9463ed619af ;
; common/page_access_counter/include/ctrl_signal_types.sv                                                                                                                                                                                           ; User-Specified SystemVerilog HDL File                                       ; C:/Users/11755/Downloads/PAC_claude/Intel/hardware_test_design/common/page_access_counter/include/ctrl_signal_types.sv                                                                                                                            ;                                         ;                                                          ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 2c57cbd438284e9ec578745591bd62ec ;
; common/page_access_counter/hdl/my_buffer.sv                                                                                                                                                                                                       ; User-Specified SystemVerilog HDL File                                       ; C:/Users/11755/Downloads/PAC_claude/Intel/hardware_test_design/common/page_access_counter/hdl/my_buffer.sv                                                                                                                                        ;                                         ;                                                          ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 4dcb2fb8e22dff1e3c3a60ceec6954f6 ;
; common/page_access_counter/hdl/mem_updater.sv                                                                                                                                                                                                     ; User-Specified SystemVerilog HDL File                                       ; C:/Users/11755/Downloads/PAC_claude/Intel/hardware_test_design/common/page_access_counter/hdl/mem_updater.sv                                                                                                                                      ;                                         ;                                                          ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 9f2bbc3f1a8503199f916e451100aeb8 ;
; common/page_access_counter/hdl/mem_request_arbiter.sv                                                                                                                                                                                             ; User-Specified SystemVerilog HDL File                                       ; C:/Users/11755/Downloads/PAC_claude/Intel/hardware_test_design/common/page_access_counter/hdl/mem_request_arbiter.sv                                                                                                                              ;                                         ;                                                          ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 65c873ce265df02a69b1d61b0fbf5077 ;
; common/page_access_counter/hdl/priority_arbiter.sv                                                                                                                                                                                                ; User-Specified SystemVerilog HDL File                                       ; C:/Users/11755/Downloads/PAC_claude/Intel/hardware_test_design/common/page_access_counter/hdl/priority_arbiter.sv                                                                                                                                 ;                                         ;                                                          ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 552fbffab541c2706f69fa6abc07e935 ;
; common/page_access_counter/hdl/roundrobin_arbiter.sv                                                                                                                                                                                              ; User-Specified SystemVerilog HDL File                                       ; C:/Users/11755/Downloads/PAC_claude/Intel/hardware_test_design/common/page_access_counter/hdl/roundrobin_arbiter.sv                                                                                                                               ;                                         ;                                                          ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 03cc5e083346006fa53a78e51a891944 ;
; common/page_access_counter/hdl/pac_top.sv                                                                                                                                                                                                         ; User-Specified SystemVerilog HDL File                                       ; C:/Users/11755/Downloads/PAC_claude/Intel/hardware_test_design/common/page_access_counter/hdl/pac_top.sv                                                                                                                                          ;                                         ;                                                          ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 6723d4e674ffd901982a3575fdb17276 ;
; common/page_access_counter/hdl/custom_csr.sv                                                                                                                                                                                                      ; User-Specified SystemVerilog HDL File                                       ; C:/Users/11755/Downloads/PAC_claude/Intel/hardware_test_design/common/page_access_counter/hdl/custom_csr.sv                                                                                                                                       ;                                         ;                                                          ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; bf97a5f567e6fa936dfaa81311615645 ;
; common/page_access_counter/hdl/csr_updater.sv                                                                                                                                                                                                     ; User-Specified SystemVerilog HDL File                                       ; C:/Users/11755/Downloads/PAC_claude/Intel/hardware_test_design/common/page_access_counter/hdl/csr_updater.sv                                                                                                                                      ;                                         ;                                                          ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 8dd74a03078f989ac6691da2bb6b6703 ;
; common/page_access_counter/hdl/csr_top.sv                                                                                                                                                                                                         ; User-Specified SystemVerilog HDL File                                       ; C:/Users/11755/Downloads/PAC_claude/Intel/hardware_test_design/common/page_access_counter/hdl/csr_top.sv                                                                                                                                          ;                                         ;                                                          ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 47a110a9a8c5c9b396ba4a557fa36a84 ;
; common/page_access_counter/hdl/counter_ctrl.sv                                                                                                                                                                                                    ; User-Specified SystemVerilog HDL File                                       ; C:/Users/11755/Downloads/PAC_claude/Intel/hardware_test_design/common/page_access_counter/hdl/counter_ctrl.sv                                                                                                                                     ;                                         ;                                                          ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; f060ec37cfe17a0ae71ebf8539ece007 ;
; common/mc_top/mc_top.sv                                                                                                                                                                                                                           ; User-Specified SystemVerilog HDL File                                       ; C:/Users/11755/Downloads/PAC_claude/Intel/hardware_test_design/common/mc_top/mc_top.sv                                                                                                                                                            ;                                         ;                                                          ; ./common/cxl_ed_defines.svh.iv                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; 94d906ab032fa21b90ab501d14acef92 ;
; common/ex_default_csr/ex_default_csr_avmm_slave.sv                                                                                                                                                                                                ; User-Specified SystemVerilog HDL File                                       ; C:/Users/11755/Downloads/PAC_claude/Intel/hardware_test_design/common/ex_default_csr/ex_default_csr_avmm_slave.sv                                                                                                                                 ;                                         ;                                                          ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; c93c968c028de7965d61aa5e5f588a26 ;
; common/ex_default_csr/ex_default_csr_top.sv                                                                                                                                                                                                       ; User-Specified SystemVerilog HDL File                                       ; C:/Users/11755/Downloads/PAC_claude/Intel/hardware_test_design/common/ex_default_csr/ex_default_csr_top.sv                                                                                                                                        ;                                         ;                                                          ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 1e327ac1a4c388cdbaa3a36967902c2f ;
; common/cdc_fifos/cfg_to_iosf_fifo_vcd_ED.ip                                                                                                                                                                                                       ; User-Specified IP File                                                      ; C:/Users/11755/Downloads/PAC_claude/Intel/hardware_test_design/common/cdc_fifos/cfg_to_iosf_fifo_vcd_ED.ip                                                                                                                                        ;                                         ;                                                          ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 84ffd94cdc518934b865219a2febc3d2 ;
; common/cdc_fifos/cfg_to_iosf_fifo_vcd_ED/fifo_1930/synth/cfg_to_iosf_fifo_vcd_ED_fifo_1930_5fgycdy.v                                                                                                                                              ; User-Specified Verilog HDL File                                             ; C:/Users/11755/Downloads/PAC_claude/Intel/hardware_test_design/common/cdc_fifos/cfg_to_iosf_fifo_vcd_ED/fifo_1930/synth/cfg_to_iosf_fifo_vcd_ED_fifo_1930_5fgycdy.v                                                                               ; fifo_1930                               ; ./common/cdc_fifos/cfg_to_iosf_fifo_vcd_ED.ip            ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 0c42b986243d0e7912e98d8cec5fa13a ;
; common/cdc_fifos/cfg_to_iosf_fifo_vcd_ED/synth/cfg_to_iosf_fifo_vcd_ED.v                                                                                                                                                                          ; User-Specified Verilog HDL File                                             ; C:/Users/11755/Downloads/PAC_claude/Intel/hardware_test_design/common/cdc_fifos/cfg_to_iosf_fifo_vcd_ED/synth/cfg_to_iosf_fifo_vcd_ED.v                                                                                                           ; cfg_to_iosf_fifo_vcd_ED                 ; ./common/cdc_fifos/cfg_to_iosf_fifo_vcd_ED.ip            ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 6e37570f499594e7ecf6ded4f47a40a5 ;
; common/cdc_fifos/iosf_to_cfg_fifo_vcd_ED.ip                                                                                                                                                                                                       ; User-Specified IP File                                                      ; C:/Users/11755/Downloads/PAC_claude/Intel/hardware_test_design/common/cdc_fifos/iosf_to_cfg_fifo_vcd_ED.ip                                                                                                                                        ;                                         ;                                                          ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 64d3efd6d018344bfee1895bc1f39d0a ;
; common/cdc_fifos/iosf_to_cfg_fifo_vcd_ED/fifo_1930/synth/iosf_to_cfg_fifo_vcd_ED_fifo_1930_zyn6dda.v                                                                                                                                              ; User-Specified Verilog HDL File                                             ; C:/Users/11755/Downloads/PAC_claude/Intel/hardware_test_design/common/cdc_fifos/iosf_to_cfg_fifo_vcd_ED/fifo_1930/synth/iosf_to_cfg_fifo_vcd_ED_fifo_1930_zyn6dda.v                                                                               ; fifo_1930                               ; ./common/cdc_fifos/iosf_to_cfg_fifo_vcd_ED.ip            ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 98c4c6bfde9bbd1e93080975860b2c96 ;
; common/cdc_fifos/iosf_to_cfg_fifo_vcd_ED/synth/iosf_to_cfg_fifo_vcd_ED.v                                                                                                                                                                          ; User-Specified Verilog HDL File                                             ; C:/Users/11755/Downloads/PAC_claude/Intel/hardware_test_design/common/cdc_fifos/iosf_to_cfg_fifo_vcd_ED/synth/iosf_to_cfg_fifo_vcd_ED.v                                                                                                           ; iosf_to_cfg_fifo_vcd_ED                 ; ./common/cdc_fifos/iosf_to_cfg_fifo_vcd_ED.ip            ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 83df73b80210e615c4ac691e6cb225bc ;
; common/cxl_pio/intel_cxl_pio_parameters.sv                                                                                                                                                                                                        ; User-Specified SystemVerilog HDL File                                       ; C:/Users/11755/Downloads/PAC_claude/Intel/hardware_test_design/common/cxl_pio/intel_cxl_pio_parameters.sv                                                                                                                                         ;                                         ;                                                          ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; f9828be227f1cde79f2d2e055e8c5b12 ;
; common/cxl_pio/pcie_ed_altera_avalon_sc_fifo_1931_vhmcgqy.v                                                                                                                                                                                       ; User-Specified SystemVerilog HDL File                                       ; C:/Users/11755/Downloads/PAC_claude/Intel/hardware_test_design/common/cxl_pio/pcie_ed_altera_avalon_sc_fifo_1931_vhmcgqy.v                                                                                                                        ;                                         ;                                                          ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 5b71c3bf8678ccf8598dbe87910edc85 ;
; common/cxl_pio/pcie_ed_altera_avalon_st_pipeline_stage_1920_zterisq.sv                                                                                                                                                                            ; User-Specified SystemVerilog HDL File                                       ; C:/Users/11755/Downloads/PAC_claude/Intel/hardware_test_design/common/cxl_pio/pcie_ed_altera_avalon_st_pipeline_stage_1920_zterisq.sv                                                                                                             ;                                         ;                                                          ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 4f2feb36c1aa1d18f7f7ebc10e3b3ed1 ;
; common/cxl_pio/pcie_ed_altera_merlin_burst_adapter_1922_tsepz7q.sv                                                                                                                                                                                ; User-Specified SystemVerilog HDL File                                       ; C:/Users/11755/Downloads/PAC_claude/Intel/hardware_test_design/common/cxl_pio/pcie_ed_altera_merlin_burst_adapter_1922_tsepz7q.sv                                                                                                                 ;                                         ;                                                          ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; d1ed38aa1de77c74bbaf0f88b5970de1 ;
; common/cxl_pio/pcie_ed_altera_merlin_burst_adapter_altera_avalon_st_pipeline_stage_1922_pev47ty.v                                                                                                                                                 ; User-Specified SystemVerilog HDL File                                       ; C:/Users/11755/Downloads/PAC_claude/Intel/hardware_test_design/common/cxl_pio/pcie_ed_altera_merlin_burst_adapter_altera_avalon_st_pipeline_stage_1922_pev47ty.v                                                                                  ;                                         ;                                                          ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 1a9115c8fa4c20e1581380a53fc0d738 ;
; common/cxl_pio/pcie_ed_altera_merlin_demultiplexer_1921_s5kn7vi.sv                                                                                                                                                                                ; User-Specified SystemVerilog HDL File                                       ; C:/Users/11755/Downloads/PAC_claude/Intel/hardware_test_design/common/cxl_pio/pcie_ed_altera_merlin_demultiplexer_1921_s5kn7vi.sv                                                                                                                 ;                                         ;                                                          ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 7238e0dc0ca7c4647331cf2d192ff902 ;
; common/cxl_pio/pcie_ed_altera_merlin_master_agent_191_mpbm6tq.sv                                                                                                                                                                                  ; User-Specified SystemVerilog HDL File                                       ; C:/Users/11755/Downloads/PAC_claude/Intel/hardware_test_design/common/cxl_pio/pcie_ed_altera_merlin_master_agent_191_mpbm6tq.sv                                                                                                                   ;                                         ;                                                          ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; bea6fba2255af421050ae47b5c74110a ;
; common/cxl_pio/pcie_ed_altera_merlin_master_translator_191_g7h47bq.sv                                                                                                                                                                             ; User-Specified SystemVerilog HDL File                                       ; C:/Users/11755/Downloads/PAC_claude/Intel/hardware_test_design/common/cxl_pio/pcie_ed_altera_merlin_master_translator_191_g7h47bq.sv                                                                                                              ;                                         ;                                                          ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 03fc3573c37d997c1b8ea9b7cb877abe ;
; common/cxl_pio/pcie_ed_altera_merlin_multiplexer_1921_5zcdh2i.sv                                                                                                                                                                                  ; User-Specified SystemVerilog HDL File                                       ; C:/Users/11755/Downloads/PAC_claude/Intel/hardware_test_design/common/cxl_pio/pcie_ed_altera_merlin_multiplexer_1921_5zcdh2i.sv                                                                                                                   ;                                         ;                                                          ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 60e02a70a3315f28beb88ae323a21e77 ;
; common/cxl_pio/pcie_ed_altera_merlin_multiplexer_1921_zxmqgaq.sv                                                                                                                                                                                  ; User-Specified SystemVerilog HDL File                                       ; C:/Users/11755/Downloads/PAC_claude/Intel/hardware_test_design/common/cxl_pio/pcie_ed_altera_merlin_multiplexer_1921_zxmqgaq.sv                                                                                                                   ;                                         ;                                                          ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 37adc8694e9d78635e14367417653fc7 ;
; common/cxl_pio/pcie_ed_altera_merlin_router_1921_6kkcoeq.sv                                                                                                                                                                                       ; User-Specified SystemVerilog HDL File                                       ; C:/Users/11755/Downloads/PAC_claude/Intel/hardware_test_design/common/cxl_pio/pcie_ed_altera_merlin_router_1921_6kkcoeq.sv                                                                                                                        ;                                         ;                                                          ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 4a94b74c2a4e6ae9cbb278bdc7225d82 ;
; common/cxl_pio/pcie_ed_altera_merlin_router_1921_sv2vwxi.sv                                                                                                                                                                                       ; User-Specified SystemVerilog HDL File                                       ; C:/Users/11755/Downloads/PAC_claude/Intel/hardware_test_design/common/cxl_pio/pcie_ed_altera_merlin_router_1921_sv2vwxi.sv                                                                                                                        ;                                         ;                                                          ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 5aee1aa3e51af74ad3c9d2f5d384d46b ;
; common/cxl_pio/pcie_ed_altera_merlin_slave_agent_191_ncfkfri.sv                                                                                                                                                                                   ; User-Specified SystemVerilog HDL File                                       ; C:/Users/11755/Downloads/PAC_claude/Intel/hardware_test_design/common/cxl_pio/pcie_ed_altera_merlin_slave_agent_191_ncfkfri.sv                                                                                                                    ;                                         ;                                                          ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; e937a59b3611138805ac93bcedee5957 ;
; common/cxl_pio/pcie_ed_altera_merlin_slave_translator_191_x56fcki.sv                                                                                                                                                                              ; User-Specified SystemVerilog HDL File                                       ; C:/Users/11755/Downloads/PAC_claude/Intel/hardware_test_design/common/cxl_pio/pcie_ed_altera_merlin_slave_translator_191_x56fcki.sv                                                                                                               ;                                         ;                                                          ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 232d845cf38fba73fb538aa231f4ecec ;
; common/cxl_pio/pcie_ed_altera_mm_interconnect_1920_sx2feoa.v                                                                                                                                                                                      ; User-Specified SystemVerilog HDL File                                       ; C:/Users/11755/Downloads/PAC_claude/Intel/hardware_test_design/common/cxl_pio/pcie_ed_altera_mm_interconnect_1920_sx2feoa.v                                                                                                                       ;                                         ;                                                          ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 43bc4a00d1d41f47a12bc549e6fc76e7 ;
; common/cxl_pio/pcie_ed_MEM0.v                                                                                                                                                                                                                     ; User-Specified SystemVerilog HDL File                                       ; C:/Users/11755/Downloads/PAC_claude/Intel/hardware_test_design/common/cxl_pio/pcie_ed_MEM0.v                                                                                                                                                      ;                                         ;                                                          ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 8c7e7fbb1c0cecce79922481b3da1085 ;
; common/cxl_pio/pcie_ed_MEM0_altera_avalon_onchip_memory2_1932_vi4l4uq.v                                                                                                                                                                           ; User-Specified SystemVerilog HDL File                                       ; C:/Users/11755/Downloads/PAC_claude/Intel/hardware_test_design/common/cxl_pio/pcie_ed_MEM0_altera_avalon_onchip_memory2_1932_vi4l4uq.v                                                                                                            ;                                         ;                                                          ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; d6ee12b964cae40ca387954233ce55a9 ;
; common/cxl_pio/intel_pcie_reset_sync.v                                                                                                                                                                                                            ; User-Specified SystemVerilog HDL File                                       ; C:/Users/11755/Downloads/PAC_claude/Intel/hardware_test_design/common/cxl_pio/intel_pcie_reset_sync.v                                                                                                                                             ;                                         ;                                                          ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; c55f58a086c4a08026ee2fd037b2f443 ;
; common/cxl_pio/intel_std_synchronizer_nocut.v                                                                                                                                                                                                     ; User-Specified SystemVerilog HDL File                                       ; C:/Users/11755/Downloads/PAC_claude/Intel/hardware_test_design/common/cxl_pio/intel_std_synchronizer_nocut.v                                                                                                                                      ;                                         ;                                                          ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; b30ca393fe249c1e064934b81cb2ee3b ;
; common/cxl_pio/intel_pcie_bam_v2.sv                                                                                                                                                                                                               ; User-Specified SystemVerilog HDL File                                       ; C:/Users/11755/Downloads/PAC_claude/Intel/hardware_test_design/common/cxl_pio/intel_pcie_bam_v2.sv                                                                                                                                                ;                                         ;                                                          ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; a85b51fa58abebd9970efd6294558b15 ;
; common/cxl_pio/intel_pcie_bam_v2_avmm_intf.sv                                                                                                                                                                                                     ; User-Specified SystemVerilog HDL File                                       ; C:/Users/11755/Downloads/PAC_claude/Intel/hardware_test_design/common/cxl_pio/intel_pcie_bam_v2_avmm_intf.sv                                                                                                                                      ;                                         ;                                                          ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; de9d94cd3beaa85cbe82e6fde7610c91 ;
; common/cxl_pio/intel_pcie_bam_v2_avst_intf.sv                                                                                                                                                                                                     ; User-Specified SystemVerilog HDL File                                       ; C:/Users/11755/Downloads/PAC_claude/Intel/hardware_test_design/common/cxl_pio/intel_pcie_bam_v2_avst_intf.sv                                                                                                                                      ;                                         ;                                                          ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 37829b6659c06de9daacc37f3535c673 ;
; common/cxl_pio/intel_pcie_bam_v2_cpl.sv                                                                                                                                                                                                           ; User-Specified SystemVerilog HDL File                                       ; C:/Users/11755/Downloads/PAC_claude/Intel/hardware_test_design/common/cxl_pio/intel_pcie_bam_v2_cpl.sv                                                                                                                                            ;                                         ;                                                          ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; ac3fbaa832d01bc24840d1509c1203ea ;
; common/cxl_pio/intel_pcie_bam_v2_fifos.sv                                                                                                                                                                                                         ; User-Specified SystemVerilog HDL File                                       ; C:/Users/11755/Downloads/PAC_claude/Intel/hardware_test_design/common/cxl_pio/intel_pcie_bam_v2_fifos.sv                                                                                                                                          ;                                         ;                                                          ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; fb36554bb51ce618f852e80a07bc1701 ;
; common/cxl_pio/intel_pcie_bam_v2_rw.sv                                                                                                                                                                                                            ; User-Specified SystemVerilog HDL File                                       ; C:/Users/11755/Downloads/PAC_claude/Intel/hardware_test_design/common/cxl_pio/intel_pcie_bam_v2_rw.sv                                                                                                                                             ;                                         ;                                                          ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 60ad32f4ad5edc6f469b1a5f74db6964 ;
; common/cxl_pio/intel_pcie_bam_v2_sch_intf.sv                                                                                                                                                                                                      ; User-Specified SystemVerilog HDL File                                       ; C:/Users/11755/Downloads/PAC_claude/Intel/hardware_test_design/common/cxl_pio/intel_pcie_bam_v2_sch_intf.sv                                                                                                                                       ;                                         ;                                                          ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 46ca111da6addf6f673f7c43ddbd984e ;
; common/cxl_pio/intel_cxl_pio.sv                                                                                                                                                                                                                   ; User-Specified SystemVerilog HDL File                                       ; C:/Users/11755/Downloads/PAC_claude/Intel/hardware_test_design/common/cxl_pio/intel_cxl_pio.sv                                                                                                                                                    ;                                         ;                                                          ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; d353701ec277c08abaa6abb771f9754a ;
; common/cxl_pio/intel_cxl_aer.sv                                                                                                                                                                                                                   ; User-Specified SystemVerilog HDL File                                       ; C:/Users/11755/Downloads/PAC_claude/Intel/hardware_test_design/common/cxl_pio/intel_cxl_aer.sv                                                                                                                                                    ;                                         ;                                                          ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 4d63c5e53eb91dcbeaa1cfbfbfc312ce ;
; common/cxl_pio/intel_cxl_bam_v2_crdt_intf.sv                                                                                                                                                                                                      ; User-Specified SystemVerilog HDL File                                       ; C:/Users/11755/Downloads/PAC_claude/Intel/hardware_test_design/common/cxl_pio/intel_cxl_bam_v2_crdt_intf.sv                                                                                                                                       ;                                         ;                                                          ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 84b83c5da0f44ac64d03bfa3573303bb ;
; common/cxl_pio/intel_cxl_default_config.sv                                                                                                                                                                                                        ; User-Specified SystemVerilog HDL File                                       ; C:/Users/11755/Downloads/PAC_claude/Intel/hardware_test_design/common/cxl_pio/intel_cxl_default_config.sv                                                                                                                                         ;                                         ;                                                          ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; dde04c7270234422978e750d36fb4e14 ;
; common/cxl_pio/intel_cxl_pf_checker.sv                                                                                                                                                                                                            ; User-Specified SystemVerilog HDL File                                       ; C:/Users/11755/Downloads/PAC_claude/Intel/hardware_test_design/common/cxl_pio/intel_cxl_pf_checker.sv                                                                                                                                             ;                                         ;                                                          ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 831c5e7881589363775eebd08f8c7996 ;
; common/cxl_pio/intel_pcie_bam_v2_hwtcl.sv                                                                                                                                                                                                         ; User-Specified SystemVerilog HDL File                                       ; C:/Users/11755/Downloads/PAC_claude/Intel/hardware_test_design/common/cxl_pio/intel_pcie_bam_v2_hwtcl.sv                                                                                                                                          ;                                         ;                                                          ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 6a5a411c6db824570963ceeb4de3a5a5 ;
; common/cxl_pio/pcie_ed_pio0.v                                                                                                                                                                                                                     ; User-Specified SystemVerilog HDL File                                       ; C:/Users/11755/Downloads/PAC_claude/Intel/hardware_test_design/common/cxl_pio/pcie_ed_pio0.v                                                                                                                                                      ;                                         ;                                                          ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 8ed9bfd4300743ce9b164b5d31c09697 ;
; common/cxl_pio/pcie_ed.v                                                                                                                                                                                                                          ; User-Specified SystemVerilog HDL File                                       ; C:/Users/11755/Downloads/PAC_claude/Intel/hardware_test_design/common/cxl_pio/pcie_ed.v                                                                                                                                                           ;                                         ;                                                          ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; d1b877406da132ca45be971bf4db28e7 ;
; common/cxl_pio/intel_cxl_pio_ed_top.sv                                                                                                                                                                                                            ; User-Specified SystemVerilog HDL File                                       ; C:/Users/11755/Downloads/PAC_claude/Intel/hardware_test_design/common/cxl_pio/intel_cxl_pio_ed_top.sv                                                                                                                                             ;                                         ;                                                          ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 2d769710114756ee4b8ecfd330cc5c70 ;
; common/cxl_pio/intel_cxl_tx_crdt_intf.sv                                                                                                                                                                                                          ; User-Specified SystemVerilog HDL File                                       ; C:/Users/11755/Downloads/PAC_claude/Intel/hardware_test_design/common/cxl_pio/intel_cxl_tx_crdt_intf.sv                                                                                                                                           ;                                         ;                                                          ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 46e3eac8a730d47bfe17df63c30f08c4 ;
; common/avst4to1_rx/avst4to1_pld_if.svh.iv                                                                                                                                                                                                         ; User-Specified SystemVerilog HDL File                                       ; C:/Users/11755/Downloads/PAC_claude/Intel/hardware_test_design/common/avst4to1_rx/avst4to1_pld_if.svh.iv                                                                                                                                          ;                                         ;                                                          ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 20663147231e99ca7b5c8a5843096e8b ;
; common/avst4to1_rx/avst4to1_ss_fifo_vcd.v                                                                                                                                                                                                         ; User-Specified SystemVerilog HDL File                                       ; C:/Users/11755/Downloads/PAC_claude/Intel/hardware_test_design/common/avst4to1_rx/avst4to1_ss_fifo_vcd.v                                                                                                                                          ;                                         ;                                                          ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 97019c79c9d16221dd3f37e775220421 ;
; common/avst4to1_rx/avst4to1_ss_dcfifo_pipe_vcd.sv                                                                                                                                                                                                 ; User-Specified SystemVerilog HDL File                                       ; C:/Users/11755/Downloads/PAC_claude/Intel/hardware_test_design/common/avst4to1_rx/avst4to1_ss_dcfifo_pipe_vcd.sv                                                                                                                                  ;                                         ;                                                          ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; fc668111a2db31b4cf723e50ff971a04 ;
; common/avst4to1_rx/avst4to1_ss_scfifo_pipe_vcd.sv                                                                                                                                                                                                 ; User-Specified SystemVerilog HDL File                                       ; C:/Users/11755/Downloads/PAC_claude/Intel/hardware_test_design/common/avst4to1_rx/avst4to1_ss_scfifo_pipe_vcd.sv                                                                                                                                  ;                                         ;                                                          ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 7ae9134a24ebec5b9f69733f178f9901 ;
; common/avst4to1_rx/avst4to1_ss_rx_data_fifos_pipe.sv                                                                                                                                                                                              ; User-Specified SystemVerilog HDL File                                       ; C:/Users/11755/Downloads/PAC_claude/Intel/hardware_test_design/common/avst4to1_rx/avst4to1_ss_rx_data_fifos_pipe.sv                                                                                                                               ;                                         ;                                                          ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 8823de5df7a2b4c072c9f1456b8c4bc1 ;
; common/avst4to1_rx/avst4to1_ss_rx_core_fifos.sv                                                                                                                                                                                                   ; User-Specified SystemVerilog HDL File                                       ; C:/Users/11755/Downloads/PAC_claude/Intel/hardware_test_design/common/avst4to1_rx/avst4to1_ss_rx_core_fifos.sv                                                                                                                                    ;                                         ;                                                          ; common/avst4to1_rx/avst4to1_pld_if.svh.iv                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; 12ed82c19b4cb97d3632989e22bff6cc ;
; common/avst4to1_rx/avst4to1_ss_rx_crd_check.sv                                                                                                                                                                                                    ; User-Specified SystemVerilog HDL File                                       ; C:/Users/11755/Downloads/PAC_claude/Intel/hardware_test_design/common/avst4to1_rx/avst4to1_ss_rx_crd_check.sv                                                                                                                                     ;                                         ;                                                          ; common/avst4to1_rx/avst4to1_pld_if.svh.iv                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; 66b3588a50a2994a384349993c24f895 ;
; common/avst4to1_rx/avst4to1_ss_rx_crd_lmt.sv                                                                                                                                                                                                      ; User-Specified SystemVerilog HDL File                                       ; C:/Users/11755/Downloads/PAC_claude/Intel/hardware_test_design/common/avst4to1_rx/avst4to1_ss_rx_crd_lmt.sv                                                                                                                                       ;                                         ;                                                          ; common/avst4to1_rx/ed_define.svh.iv; common/avst4to1_rx/avst4to1_pld_if.svh.iv                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; c83695d3da0005bcfb130fefc5c7fb7d ;
; common/avst4to1_rx/avst4to1_ss_rx_crd_type.sv                                                                                                                                                                                                     ; User-Specified SystemVerilog HDL File                                       ; C:/Users/11755/Downloads/PAC_claude/Intel/hardware_test_design/common/avst4to1_rx/avst4to1_ss_rx_crd_type.sv                                                                                                                                      ;                                         ;                                                          ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 9c030f6632c0751b6f6ff7f27044d6b4 ;
; common/avst4to1_rx/avst4to1_ss_rx_data_fifos.sv                                                                                                                                                                                                   ; User-Specified SystemVerilog HDL File                                       ; C:/Users/11755/Downloads/PAC_claude/Intel/hardware_test_design/common/avst4to1_rx/avst4to1_ss_rx_data_fifos.sv                                                                                                                                    ;                                         ;                                                          ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; f1e7a3824aae00df51f76b945ff8aeda ;
; common/avst4to1_rx/avst4to1_ss_rx_hdr_data_fifos.sv                                                                                                                                                                                               ; User-Specified SystemVerilog HDL File                                       ; C:/Users/11755/Downloads/PAC_claude/Intel/hardware_test_design/common/avst4to1_rx/avst4to1_ss_rx_hdr_data_fifos.sv                                                                                                                                ;                                         ;                                                          ; common/avst4to1_rx/ed_define.svh.iv; common/avst4to1_rx/avst4to1_pld_if.svh.iv                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; 20facc19eba92470e360fe325f06e68f ;
; common/avst4to1_rx/avst4to1_ss_tlp_hdr_decode.sv                                                                                                                                                                                                  ; User-Specified SystemVerilog HDL File                                       ; C:/Users/11755/Downloads/PAC_claude/Intel/hardware_test_design/common/avst4to1_rx/avst4to1_ss_tlp_hdr_decode.sv                                                                                                                                   ;                                         ;                                                          ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 95889311dbd3dd796ff2acd4ef396c1b ;
; common/avst4to1_rx/cxl_ed_avst_4to1_rx_side.sv                                                                                                                                                                                                    ; User-Specified SystemVerilog HDL File                                       ; C:/Users/11755/Downloads/PAC_claude/Intel/hardware_test_design/common/avst4to1_rx/cxl_ed_avst_4to1_rx_side.sv                                                                                                                                     ;                                         ;                                                          ; common/avst4to1_rx/ed_define.svh.iv; common/avst4to1_rx/avst4to1_pld_if.svh.iv                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; 82cc8a4dccc1ef4a5a86a08cbd11fb80 ;
; common/avst4to1_rx/ed_define.svh.iv                                                                                                                                                                                                               ; User-Specified SystemVerilog HDL File                                       ; C:/Users/11755/Downloads/PAC_claude/Intel/hardware_test_design/common/avst4to1_rx/ed_define.svh.iv                                                                                                                                                ;                                         ;                                                          ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; a7957015dc651bf0d6381d7a04674ed5 ;
; common/axi_to_avst/axi_avst_if_pkg.sv                                                                                                                                                                                                             ; User-Specified SystemVerilog HDL File                                       ; C:/Users/11755/Downloads/PAC_claude/Intel/hardware_test_design/common/axi_to_avst/axi_avst_if_pkg.sv                                                                                                                                              ;                                         ;                                                          ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; acec68a37232443e415abcfb67300837 ;
; common/axi_to_avst/axi_to_avst_bridge.sv                                                                                                                                                                                                          ; User-Specified SystemVerilog HDL File                                       ; C:/Users/11755/Downloads/PAC_claude/Intel/hardware_test_design/common/axi_to_avst/axi_to_avst_bridge.sv                                                                                                                                           ;                                         ;                                                          ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; d79111d625383a4c1ecacbea47cfbdc8 ;
; common/axi_to_avst/intel_cxl_afu_cache_io_demux.sv                                                                                                                                                                                                ; User-Specified SystemVerilog HDL File                                       ; C:/Users/11755/Downloads/PAC_claude/Intel/hardware_test_design/common/axi_to_avst/intel_cxl_afu_cache_io_demux.sv                                                                                                                                 ;                                         ;                                                          ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; d924235add1dd54394a83eb4bc584d39 ;
; common/axi_to_avst/intel_cxl_afu_pio_mux.sv                                                                                                                                                                                                       ; User-Specified SystemVerilog HDL File                                       ; C:/Users/11755/Downloads/PAC_claude/Intel/hardware_test_design/common/axi_to_avst/intel_cxl_afu_pio_mux.sv                                                                                                                                        ;                                         ;                                                          ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; f43fec7297c0e085f584a0a5c351c1f4 ;
; common/axi_to_avst/intel_cxl_tx_tlp_fifos.sv                                                                                                                                                                                                      ; User-Specified SystemVerilog HDL File                                       ; C:/Users/11755/Downloads/PAC_claude/Intel/hardware_test_design/common/axi_to_avst/intel_cxl_tx_tlp_fifos.sv                                                                                                                                       ;                                         ;                                                          ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 86ed7279c28a6749a43d2005a6f2feb8 ;
; common/cafu_csr0/cafu_csr0_reg_macros.vh.iv                                                                                                                                                                                                       ; User-Specified SystemVerilog HDL File                                       ; C:/Users/11755/Downloads/PAC_claude/Intel/hardware_test_design/common/cafu_csr0/cafu_csr0_reg_macros.vh.iv                                                                                                                                        ;                                         ;                                                          ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; c37120edfeddb11054a8726c6f79c21b ;
; common/cafu_csr0/ccv_afu_reg_macros.vh.iv                                                                                                                                                                                                         ; User-Specified SystemVerilog HDL File                                       ; C:/Users/11755/Downloads/PAC_claude/Intel/hardware_test_design/common/cafu_csr0/ccv_afu_reg_macros.vh.iv                                                                                                                                          ;                                         ;                                                          ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; db99b21a3f9645c894343e1b40f0b32c ;
; common/cafu_csr0/ccv_afu_globals.vh.iv                                                                                                                                                                                                            ; User-Specified SystemVerilog HDL File                                       ; C:/Users/11755/Downloads/PAC_claude/Intel/hardware_test_design/common/cafu_csr0/ccv_afu_globals.vh.iv                                                                                                                                             ;                                         ;                                                          ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 8fce1beb77243141ea9160bdf889418a ;
; common/cust_afu/cust_afu_wrapper.sv                                                                                                                                                                                                               ; User-Specified SystemVerilog HDL File                                       ; C:/Users/11755/Downloads/PAC_claude/Intel/hardware_test_design/common/cust_afu/cust_afu_wrapper.sv                                                                                                                                                ;                                         ;                                                          ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 6e89b377a6a2e5c37d0fd584331697c6 ;
; common/cafu_csr0/cafu_csr0_cfg_pkg.sv                                                                                                                                                                                                             ; User-Specified SystemVerilog HDL File                                       ; C:/Users/11755/Downloads/PAC_claude/Intel/hardware_test_design/common/cafu_csr0/cafu_csr0_cfg_pkg.sv                                                                                                                                              ;                                         ;                                                          ; common/cafu_csr0/cafu_csr0_reg_macros.vh.iv; ./common/ed_rtlgen_include_v12.vh.iv                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; 64feeb83ab72c862fcebbbb327672972 ;
; common/cafu_csr0/cafu_csr0_cfg.sv                                                                                                                                                                                                                 ; User-Specified SystemVerilog HDL File                                       ; C:/Users/11755/Downloads/PAC_claude/Intel/hardware_test_design/common/cafu_csr0/cafu_csr0_cfg.sv                                                                                                                                                  ;                                         ;                                                          ; common/cafu_csr0/cafu_csr0_reg_macros.vh.iv; ./common/ed_rtlgen_include_v12.vh.iv                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; bdaa79cb11139c631400a5abdc13487b ;
; common/cafu_csr0/cafu_mem_target_pkg.sv                                                                                                                                                                                                           ; User-Specified SystemVerilog HDL File                                       ; C:/Users/11755/Downloads/PAC_claude/Intel/hardware_test_design/common/cafu_csr0/cafu_mem_target_pkg.sv                                                                                                                                            ;                                         ;                                                          ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; ea857a48fa7cebf85e51e42cc4251e35 ;
; common/cafu_csr0/ccv_afu_pkg.sv                                                                                                                                                                                                                   ; User-Specified SystemVerilog HDL File                                       ; C:/Users/11755/Downloads/PAC_claude/Intel/hardware_test_design/common/cafu_csr0/ccv_afu_pkg.sv                                                                                                                                                    ;                                         ;                                                          ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; b5221bd53e23a64fd65a1df9a423164c ;
; common/cafu_csr0/ccv_afu_alg1a_pkg.sv                                                                                                                                                                                                             ; User-Specified SystemVerilog HDL File                                       ; C:/Users/11755/Downloads/PAC_claude/Intel/hardware_test_design/common/cafu_csr0/ccv_afu_alg1a_pkg.sv                                                                                                                                              ;                                         ;                                                          ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 75e01a6a2f1feec0e0fdfb75cd10b49d ;
; common/cafu_csr0/cafu_ram_1r1w.sv                                                                                                                                                                                                                 ; User-Specified SystemVerilog HDL File                                       ; C:/Users/11755/Downloads/PAC_claude/Intel/hardware_test_design/common/cafu_csr0/cafu_ram_1r1w.sv                                                                                                                                                  ;                                         ;                                                          ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 895a070e9c05670e999d37b5a54785b1 ;
; common/cafu_csr0/cafu_ram_1r1w_be.sv                                                                                                                                                                                                              ; User-Specified SystemVerilog HDL File                                       ; C:/Users/11755/Downloads/PAC_claude/Intel/hardware_test_design/common/cafu_csr0/cafu_ram_1r1w_be.sv                                                                                                                                               ;                                         ;                                                          ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; a8f2c3733ecbd11e1f7bb29e8d058118 ;
; common/cafu_csr0/ccv_afu_cdc_fifo_vcd.v                                                                                                                                                                                                           ; User-Specified SystemVerilog HDL File                                       ; C:/Users/11755/Downloads/PAC_claude/Intel/hardware_test_design/common/cafu_csr0/ccv_afu_cdc_fifo_vcd.v                                                                                                                                            ;                                         ;                                                          ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; d6f711a7dc9529a1711ebbba4fc91904 ;
; common/cafu_csr0/fifo_sync_1.sv                                                                                                                                                                                                                   ; User-Specified SystemVerilog HDL File                                       ; C:/Users/11755/Downloads/PAC_claude/Intel/hardware_test_design/common/cafu_csr0/fifo_sync_1.sv                                                                                                                                                    ;                                         ;                                                          ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 93b50ef1345366774a0ac24f07ca21d5 ;
; common/cafu_csr0/pattern_expand_by_byte_mask.sv                                                                                                                                                                                                   ; User-Specified SystemVerilog HDL File                                       ; C:/Users/11755/Downloads/PAC_claude/Intel/hardware_test_design/common/cafu_csr0/pattern_expand_by_byte_mask.sv                                                                                                                                    ;                                         ;                                                          ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; bb7e4393fc362c08a6b150d520fa7b20 ;
; common/cafu_csr0/pattern_expand_by_byte_mask_ver2.sv                                                                                                                                                                                              ; User-Specified SystemVerilog HDL File                                       ; C:/Users/11755/Downloads/PAC_claude/Intel/hardware_test_design/common/cafu_csr0/pattern_expand_by_byte_mask_ver2.sv                                                                                                                               ;                                         ;                                                          ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; ffcca6fde801658fa0fad411b0527552 ;
; common/cafu_csr0/pattern_reduce_by_pattern_size.sv                                                                                                                                                                                                ; User-Specified SystemVerilog HDL File                                       ; C:/Users/11755/Downloads/PAC_claude/Intel/hardware_test_design/common/cafu_csr0/pattern_reduce_by_pattern_size.sv                                                                                                                                 ;                                         ;                                                          ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 8b6302cf0f6457f18550aeb0fad6a11c ;
; common/cafu_csr0/verify_sc_compare.sv                                                                                                                                                                                                             ; User-Specified SystemVerilog HDL File                                       ; C:/Users/11755/Downloads/PAC_claude/Intel/hardware_test_design/common/cafu_csr0/verify_sc_compare.sv                                                                                                                                              ;                                         ;                                                          ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 6611075cd7d389a55398793ae2a757c5 ;
; common/cafu_csr0/verify_sc_extract_error_pattern.sv                                                                                                                                                                                               ; User-Specified SystemVerilog HDL File                                       ; C:/Users/11755/Downloads/PAC_claude/Intel/hardware_test_design/common/cafu_csr0/verify_sc_extract_error_pattern.sv                                                                                                                                ;                                         ;                                                          ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 8f871a8928221c0e00fc61d95c40ff40 ;
; common/cafu_csr0/verify_sc_index_byte_offset.sv                                                                                                                                                                                                   ; User-Specified SystemVerilog HDL File                                       ; C:/Users/11755/Downloads/PAC_claude/Intel/hardware_test_design/common/cafu_csr0/verify_sc_index_byte_offset.sv                                                                                                                                    ;                                         ;                                                          ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 812cd0caf2994cb6d23e0e2e6a317952 ;
; common/cafu_csr0/alg_1a_calc_error_address.sv                                                                                                                                                                                                     ; User-Specified SystemVerilog HDL File                                       ; C:/Users/11755/Downloads/PAC_claude/Intel/hardware_test_design/common/cafu_csr0/alg_1a_calc_error_address.sv                                                                                                                                      ;                                         ;                                                          ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 175906db045bb017006f266af545e406 ;
; common/cafu_csr0/alg_1a_top_level_fsm_sc_only.sv                                                                                                                                                                                                  ; User-Specified SystemVerilog HDL File                                       ; C:/Users/11755/Downloads/PAC_claude/Intel/hardware_test_design/common/cafu_csr0/alg_1a_top_level_fsm_sc_only.sv                                                                                                                                   ;                                         ;                                                          ; common/cafu_csr0/ccv_afu_globals.vh.iv                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; 27cc2a81be422284c0e016aac3081b7c ;
; common/cafu_csr0/alg1a_latency_mode.sv                                                                                                                                                                                                            ; User-Specified SystemVerilog HDL File                                       ; C:/Users/11755/Downloads/PAC_claude/Intel/hardware_test_design/common/cafu_csr0/alg1a_latency_mode.sv                                                                                                                                             ;                                         ;                                                          ; common/cafu_csr0/ccv_afu_globals.vh.iv                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; f637efa48a99b69afdb472dfa71f9e29 ;
; common/cafu_csr0/alg1a_verify_sc_read_resps.sv                                                                                                                                                                                                    ; User-Specified SystemVerilog HDL File                                       ; C:/Users/11755/Downloads/PAC_claude/Intel/hardware_test_design/common/cafu_csr0/alg1a_verify_sc_read_resps.sv                                                                                                                                     ;                                         ;                                                          ; common/cafu_csr0/ccv_afu_globals.vh.iv                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; 2460fde60b0ee78b3c4d09ce54fe4c14 ;
; common/cafu_csr0/alg1a_verify_sc_send_read_reqs.sv                                                                                                                                                                                                ; User-Specified SystemVerilog HDL File                                       ; C:/Users/11755/Downloads/PAC_claude/Intel/hardware_test_design/common/cafu_csr0/alg1a_verify_sc_send_read_reqs.sv                                                                                                                                 ;                                         ;                                                          ; common/cafu_csr0/ccv_afu_globals.vh.iv                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; d6dcb409b19b7a7f214edac5029e9911 ;
; common/cafu_csr0/alg1a_verify_sc_gen_read_reqs.sv                                                                                                                                                                                                 ; User-Specified SystemVerilog HDL File                                       ; C:/Users/11755/Downloads/PAC_claude/Intel/hardware_test_design/common/cafu_csr0/alg1a_verify_sc_gen_read_reqs.sv                                                                                                                                  ;                                         ;                                                          ; common/cafu_csr0/ccv_afu_globals.vh.iv                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; 44200c37475c843af73e96e4230b8803 ;
; common/cafu_csr0/alg1a_verify_sc_top.sv                                                                                                                                                                                                           ; User-Specified SystemVerilog HDL File                                       ; C:/Users/11755/Downloads/PAC_claude/Intel/hardware_test_design/common/cafu_csr0/alg1a_verify_sc_top.sv                                                                                                                                            ;                                         ;                                                          ; common/cafu_csr0/ccv_afu_globals.vh.iv                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; 045f3ee6748dd7578b6ed535f103557c ;
; common/cafu_csr0/alg1a_execute_write_resps.sv                                                                                                                                                                                                     ; User-Specified SystemVerilog HDL File                                       ; C:/Users/11755/Downloads/PAC_claude/Intel/hardware_test_design/common/cafu_csr0/alg1a_execute_write_resps.sv                                                                                                                                      ;                                         ;                                                          ; common/cafu_csr0/ccv_afu_globals.vh.iv                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; 5d4b2565aa3cdd6b18e10543b97abad5 ;
; common/cafu_csr0/alg1a_execute_send_write_reqs.sv                                                                                                                                                                                                 ; User-Specified SystemVerilog HDL File                                       ; C:/Users/11755/Downloads/PAC_claude/Intel/hardware_test_design/common/cafu_csr0/alg1a_execute_send_write_reqs.sv                                                                                                                                  ;                                         ;                                                          ; common/cafu_csr0/ccv_afu_globals.vh.iv                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; 9dc8a485ca54ff336658c0c5420ef269 ;
; common/cafu_csr0/alg1a_execute_gen_write_reqs.sv                                                                                                                                                                                                  ; User-Specified SystemVerilog HDL File                                       ; C:/Users/11755/Downloads/PAC_claude/Intel/hardware_test_design/common/cafu_csr0/alg1a_execute_gen_write_reqs.sv                                                                                                                                   ;                                         ;                                                          ; common/cafu_csr0/ccv_afu_globals.vh.iv                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; ba4c14df48c0a41d8cac4712e7c5b5ae ;
; common/cafu_csr0/alg1a_execute_top.sv                                                                                                                                                                                                             ; User-Specified SystemVerilog HDL File                                       ; C:/Users/11755/Downloads/PAC_claude/Intel/hardware_test_design/common/cafu_csr0/alg1a_execute_top.sv                                                                                                                                              ;                                         ;                                                          ; common/cafu_csr0/ccv_afu_globals.vh.iv                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; 292409ecd547db871ef9a7486719fd37 ;
; common/cafu_csr0/alg1a_top.sv                                                                                                                                                                                                                     ; User-Specified SystemVerilog HDL File                                       ; C:/Users/11755/Downloads/PAC_claude/Intel/hardware_test_design/common/cafu_csr0/alg1a_top.sv                                                                                                                                                      ;                                         ;                                                          ; common/cafu_csr0/ccv_afu_globals.vh.iv                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; 1a71dceef93e5f8be7a3d812acf38488 ;
; common/cafu_csr0/mwae_afu_status_regs.sv                                                                                                                                                                                                          ; User-Specified SystemVerilog HDL File                                       ; C:/Users/11755/Downloads/PAC_claude/Intel/hardware_test_design/common/cafu_csr0/mwae_afu_status_regs.sv                                                                                                                                           ;                                         ;                                                          ; common/cafu_csr0/ccv_afu_globals.vh.iv                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; 1469df682ba6b48ff6059b109f5e29fc ;
; common/cafu_csr0/mwae_config_and_cxl_errors_reg.sv                                                                                                                                                                                                ; User-Specified SystemVerilog HDL File                                       ; C:/Users/11755/Downloads/PAC_claude/Intel/hardware_test_design/common/cafu_csr0/mwae_config_and_cxl_errors_reg.sv                                                                                                                                 ;                                         ;                                                          ; common/cafu_csr0/ccv_afu_globals.vh.iv                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; 5396337b63c9a2424cc1ed8315bba2c0 ;
; common/cafu_csr0/mwae_config_check.sv                                                                                                                                                                                                             ; User-Specified SystemVerilog HDL File                                       ; C:/Users/11755/Downloads/PAC_claude/Intel/hardware_test_design/common/cafu_csr0/mwae_config_check.sv                                                                                                                                              ;                                         ;                                                          ; common/cafu_csr0/ccv_afu_globals.vh.iv                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; 1cca67ce5c734e0f4ddf1753a87a7b45 ;
; common/cafu_csr0/mwae_debug_logs.sv                                                                                                                                                                                                               ; User-Specified SystemVerilog HDL File                                       ; C:/Users/11755/Downloads/PAC_claude/Intel/hardware_test_design/common/cafu_csr0/mwae_debug_logs.sv                                                                                                                                                ;                                         ;                                                          ; common/cafu_csr0/ccv_afu_globals.vh.iv                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; 2e5b64009795229b9c60d962ca5f068d ;
; common/cafu_csr0/mwae_error_injection_regs.sv                                                                                                                                                                                                     ; User-Specified SystemVerilog HDL File                                       ; C:/Users/11755/Downloads/PAC_claude/Intel/hardware_test_design/common/cafu_csr0/mwae_error_injection_regs.sv                                                                                                                                      ;                                         ;                                                          ; common/cafu_csr0/ccv_afu_globals.vh.iv                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; 0a80750250fe8554429d27f3a44bbe1b ;
; common/cafu_csr0/mwae_poison_injection.sv                                                                                                                                                                                                         ; User-Specified SystemVerilog HDL File                                       ; C:/Users/11755/Downloads/PAC_claude/Intel/hardware_test_design/common/cafu_csr0/mwae_poison_injection.sv                                                                                                                                          ;                                         ;                                                          ; common/cafu_csr0/ccv_afu_globals.vh.iv                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; ab3b391a2cbe915d119b044de12d8f2b ;
; common/cafu_csr0/mwae_top_level_fsm.sv                                                                                                                                                                                                            ; User-Specified SystemVerilog HDL File                                       ; C:/Users/11755/Downloads/PAC_claude/Intel/hardware_test_design/common/cafu_csr0/mwae_top_level_fsm.sv                                                                                                                                             ;                                         ;                                                          ; common/cafu_csr0/ccv_afu_globals.vh.iv                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; b7f53f3016702d132436ebc487419cdf ;
; common/cafu_csr0/mwae_top.sv                                                                                                                                                                                                                      ; User-Specified SystemVerilog HDL File                                       ; C:/Users/11755/Downloads/PAC_claude/Intel/hardware_test_design/common/cafu_csr0/mwae_top.sv                                                                                                                                                       ;                                         ;                                                          ; common/cafu_csr0/ccv_afu_globals.vh.iv; ./common/cxl_ed_defines.svh.iv                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; 1d67313a77b84510609558a7375c291d ;
; common/cafu_csr0/cafu_csr_doe.sv                                                                                                                                                                                                                  ; User-Specified SystemVerilog HDL File                                       ; C:/Users/11755/Downloads/PAC_claude/Intel/hardware_test_design/common/cafu_csr0/cafu_csr_doe.sv                                                                                                                                                   ;                                         ;                                                          ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 11f51a510dcec9c772bad3db49da3dda ;
; common/cafu_csr0/cafu_mem_target.sv                                                                                                                                                                                                               ; User-Specified SystemVerilog HDL File                                       ; C:/Users/11755/Downloads/PAC_claude/Intel/hardware_test_design/common/cafu_csr0/cafu_mem_target.sv                                                                                                                                                ;                                         ;                                                          ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; fc8d22f0cbd93fb993c356ff6b23d40f ;
; common/cafu_csr0/cafu_devreg_mailbox_elog.sv                                                                                                                                                                                                      ; User-Specified SystemVerilog HDL File                                       ; C:/Users/11755/Downloads/PAC_claude/Intel/hardware_test_design/common/cafu_csr0/cafu_devreg_mailbox_elog.sv                                                                                                                                       ;                                         ;                                                          ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 22765fbbf7f217f53e543472ea715984 ;
; common/cafu_csr0/cafu_devreg_mailbox.sv                                                                                                                                                                                                           ; User-Specified SystemVerilog HDL File                                       ; C:/Users/11755/Downloads/PAC_claude/Intel/hardware_test_design/common/cafu_csr0/cafu_devreg_mailbox.sv                                                                                                                                            ;                                         ;                                                          ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 47ee04a3942a80b75953387b02358bb1 ;
; common/cafu_csr0/cafu_reg_router.sv                                                                                                                                                                                                               ; User-Specified SystemVerilog HDL File                                       ; C:/Users/11755/Downloads/PAC_claude/Intel/hardware_test_design/common/cafu_csr0/cafu_reg_router.sv                                                                                                                                                ;                                         ;                                                          ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 2a99214f14453f815664594f2d774d3d ;
; common/cafu_csr0/ccv_afu_csr_avmm_slave.sv                                                                                                                                                                                                        ; User-Specified SystemVerilog HDL File                                       ; C:/Users/11755/Downloads/PAC_claude/Intel/hardware_test_design/common/cafu_csr0/ccv_afu_csr_avmm_slave.sv                                                                                                                                         ;                                         ;                                                          ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; ffdd98b6ff7661eebeb4f278e7f8d6aa ;
; common/cafu_csr0/ccv_afu_cdc_fifo.sv                                                                                                                                                                                                              ; User-Specified SystemVerilog HDL File                                       ; C:/Users/11755/Downloads/PAC_claude/Intel/hardware_test_design/common/cafu_csr0/ccv_afu_cdc_fifo.sv                                                                                                                                               ;                                         ;                                                          ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 8640898e4bb15f7073219bc8518c0ffe ;
; common/cafu_csr0/cafu_csr0_wrapper.sv                                                                                                                                                                                                             ; User-Specified SystemVerilog HDL File                                       ; C:/Users/11755/Downloads/PAC_claude/Intel/hardware_test_design/common/cafu_csr0/cafu_csr0_wrapper.sv                                                                                                                                              ;                                         ;                                                          ; common/cafu_csr0/ccv_afu_globals.vh.iv                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; b21ffcdd42bf5d761a515bd3fde9e143 ;
; common/cafu_csr0/cafu_csr0_avmm_wrapper.sv                                                                                                                                                                                                        ; User-Specified SystemVerilog HDL File                                       ; C:/Users/11755/Downloads/PAC_claude/Intel/hardware_test_design/common/cafu_csr0/cafu_csr0_avmm_wrapper.sv                                                                                                                                         ;                                         ;                                                          ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; a2143319d0c56b24ff876fea544b9288 ;
; common/afu/afu_csr_avmm_slave.sv                                                                                                                                                                                                                  ; User-Specified SystemVerilog HDL File                                       ; C:/Users/11755/Downloads/PAC_claude/Intel/hardware_test_design/common/afu/afu_csr_avmm_slave.sv                                                                                                                                                   ;                                         ;                                                          ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 97c6f134711205e22bb69bd0086cba9e ;
; common/afu/afu_top.sv                                                                                                                                                                                                                             ; User-Specified SystemVerilog HDL File                                       ; C:/Users/11755/Downloads/PAC_claude/Intel/hardware_test_design/common/afu/afu_top.sv                                                                                                                                                              ;                                         ;                                                          ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 872154b1089dcdbc45b6cc990c536712 ;
; common/atomic_afu/afu_ate_mem_target_pkg.sv                                                                                                                                                                                                       ; User-Specified SystemVerilog HDL File                                       ; C:/Users/11755/Downloads/PAC_claude/Intel/hardware_test_design/common/atomic_afu/afu_ate_mem_target_pkg.sv                                                                                                                                        ;                                         ;                                                          ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 821f7fb8fb05d43506314000cfd3298d ;
; common/atomic_afu/afu_ate_comparator.sv                                                                                                                                                                                                           ; User-Specified SystemVerilog HDL File                                       ; C:/Users/11755/Downloads/PAC_claude/Intel/hardware_test_design/common/atomic_afu/afu_ate_comparator.sv                                                                                                                                            ;                                         ;                                                          ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; ed8ba35283df39ec9b41bdb0eebc1962 ;
; common/atomic_afu/afu_atomic_test_engine.sv                                                                                                                                                                                                       ; User-Specified SystemVerilog HDL File                                       ; C:/Users/11755/Downloads/PAC_claude/Intel/hardware_test_design/common/atomic_afu/afu_atomic_test_engine.sv                                                                                                                                        ;                                         ;                                                          ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 0a135e6129287a0de7bd10b59d56d1be ;
; common/mc_top/altecc_enc_dec_ip/altecc_enc_latency0.ip                                                                                                                                                                                            ; User-Specified IP File                                                      ; C:/Users/11755/Downloads/PAC_claude/Intel/hardware_test_design/common/mc_top/altecc_enc_dec_ip/altecc_enc_latency0.ip                                                                                                                             ;                                         ;                                                          ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; e589f701e75d1434a0a4e04c5aa6c708 ;
; common/mc_top/altecc_enc_dec_ip/altecc_enc_latency0/altecc_1916/synth/altecc_enc_latency0_altecc_1916_gsp3emq.v                                                                                                                                   ; User-Specified Verilog HDL File                                             ; C:/Users/11755/Downloads/PAC_claude/Intel/hardware_test_design/common/mc_top/altecc_enc_dec_ip/altecc_enc_latency0/altecc_1916/synth/altecc_enc_latency0_altecc_1916_gsp3emq.v                                                                    ; altecc_1916                             ; ./common/mc_top/altecc_enc_dec_ip/altecc_enc_latency0.ip ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; cf7a83c6310f3efa9adbf6192b7730e8 ;
; common/mc_top/altecc_enc_dec_ip/altecc_enc_latency0/synth/altecc_enc_latency0.v                                                                                                                                                                   ; User-Specified Verilog HDL File                                             ; C:/Users/11755/Downloads/PAC_claude/Intel/hardware_test_design/common/mc_top/altecc_enc_dec_ip/altecc_enc_latency0/synth/altecc_enc_latency0.v                                                                                                    ; altecc_enc_latency0                     ; ./common/mc_top/altecc_enc_dec_ip/altecc_enc_latency0.ip ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 230bc9dcc4382e9584567fb8200cf69c ;
; common/mc_top/altecc_enc_dec_ip/altecc_dec_latency1.ip                                                                                                                                                                                            ; User-Specified IP File                                                      ; C:/Users/11755/Downloads/PAC_claude/Intel/hardware_test_design/common/mc_top/altecc_enc_dec_ip/altecc_dec_latency1.ip                                                                                                                             ;                                         ;                                                          ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 7aaa6786682030b65c104b23c345181d ;
; common/mc_top/altecc_enc_dec_ip/altecc_dec_latency1/altecc_1916/synth/altecc_dec_latency1_altecc_1916_loac3ti.v                                                                                                                                   ; User-Specified Verilog HDL File                                             ; C:/Users/11755/Downloads/PAC_claude/Intel/hardware_test_design/common/mc_top/altecc_enc_dec_ip/altecc_dec_latency1/altecc_1916/synth/altecc_dec_latency1_altecc_1916_loac3ti.v                                                                    ; altecc_1916                             ; ./common/mc_top/altecc_enc_dec_ip/altecc_dec_latency1.ip ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 2cb30c77ab94e01ae96beeb91c17008c ;
; common/mc_top/altecc_enc_dec_ip/altecc_dec_latency1/synth/altecc_dec_latency1.v                                                                                                                                                                   ; User-Specified Verilog HDL File                                             ; C:/Users/11755/Downloads/PAC_claude/Intel/hardware_test_design/common/mc_top/altecc_enc_dec_ip/altecc_dec_latency1/synth/altecc_dec_latency1.v                                                                                                    ; altecc_dec_latency1                     ; ./common/mc_top/altecc_enc_dec_ip/altecc_dec_latency1.ip ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 564b5fd12c52f925230d8a91869d5671 ;
; common/mc_top/altecc_enc_dec_ip/altecc_dec_latency2.ip                                                                                                                                                                                            ; User-Specified IP File                                                      ; C:/Users/11755/Downloads/PAC_claude/Intel/hardware_test_design/common/mc_top/altecc_enc_dec_ip/altecc_dec_latency2.ip                                                                                                                             ;                                         ;                                                          ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 478ed89c96018b1227955c997e06e45d ;
; common/mc_top/altecc_enc_dec_ip/altecc_dec_latency2/altecc_1916/synth/altecc_dec_latency2_altecc_1916_nmhiesq.v                                                                                                                                   ; User-Specified Verilog HDL File                                             ; C:/Users/11755/Downloads/PAC_claude/Intel/hardware_test_design/common/mc_top/altecc_enc_dec_ip/altecc_dec_latency2/altecc_1916/synth/altecc_dec_latency2_altecc_1916_nmhiesq.v                                                                    ; altecc_1916                             ; ./common/mc_top/altecc_enc_dec_ip/altecc_dec_latency2.ip ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 00f0e207567be29d832095b2d138bc0b ;
; common/mc_top/altecc_enc_dec_ip/altecc_dec_latency2/synth/altecc_dec_latency2.v                                                                                                                                                                   ; User-Specified Verilog HDL File                                             ; C:/Users/11755/Downloads/PAC_claude/Intel/hardware_test_design/common/mc_top/altecc_enc_dec_ip/altecc_dec_latency2/synth/altecc_dec_latency2.v                                                                                                    ; altecc_dec_latency2                     ; ./common/mc_top/altecc_enc_dec_ip/altecc_dec_latency2.ip ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 887c924ea2cb80c17ceba5fe7471d32d ;
; common/mc_top/emif_ip/emif_cal_one_ch.ip                                                                                                                                                                                                          ; User-Specified IP File                                                      ; C:/Users/11755/Downloads/PAC_claude/Intel/hardware_test_design/common/mc_top/emif_ip/emif_cal_one_ch.ip                                                                                                                                           ;                                         ;                                                          ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; b16625fb1030bef052ee6dbef88c2953 ;
; common/mc_top/emif_ip/emif_cal_one_ch/altera_emif_cal_iossm_275/synth/altera_emif_cal_iossm.sv                                                                                                                                                    ; User-Specified SystemVerilog HDL File                                       ; C:/Users/11755/Downloads/PAC_claude/Intel/hardware_test_design/common/mc_top/emif_ip/emif_cal_one_ch/altera_emif_cal_iossm_275/synth/altera_emif_cal_iossm.sv                                                                                     ; altera_emif_cal_iossm_275               ; ./common/mc_top/emif_ip/emif_cal_one_ch.ip               ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; d7b3957a17f48a46a3e3a8083eade5e8 ;
; common/mc_top/emif_ip/emif_cal_one_ch/altera_emif_cal_iossm_275/synth/altera_emif_f2c_gearbox.sv                                                                                                                                                  ; User-Specified SystemVerilog HDL File                                       ; C:/Users/11755/Downloads/PAC_claude/Intel/hardware_test_design/common/mc_top/emif_ip/emif_cal_one_ch/altera_emif_cal_iossm_275/synth/altera_emif_f2c_gearbox.sv                                                                                   ; altera_emif_cal_iossm_275               ; ./common/mc_top/emif_ip/emif_cal_one_ch.ip               ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; a520d7171b3087b8d6231c7b89e2edfe ;
; common/mc_top/emif_ip/emif_cal_one_ch/altera_emif_cal_iossm_275/synth/emif_cal_one_ch_altera_emif_cal_iossm_275_wgkfmyq_code.hex                                                                                                                  ; User-Specified Hexadecimal (Intel-Format) File                              ; C:/Users/11755/Downloads/PAC_claude/Intel/hardware_test_design/common/mc_top/emif_ip/emif_cal_one_ch/altera_emif_cal_iossm_275/synth/emif_cal_one_ch_altera_emif_cal_iossm_275_wgkfmyq_code.hex                                                   ; altera_emif_cal_iossm_275               ; ./common/mc_top/emif_ip/emif_cal_one_ch.ip               ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 202378942429237a7667b3c7627497bc ;
; common/mc_top/emif_ip/emif_cal_one_ch/altera_emif_cal_iossm_275/synth/emif_cal_one_ch_altera_emif_cal_iossm_275_wgkfmyq_sim_global_param_tbl.hex                                                                                                  ; User-Specified Hexadecimal (Intel-Format) File                              ; C:/Users/11755/Downloads/PAC_claude/Intel/hardware_test_design/common/mc_top/emif_ip/emif_cal_one_ch/altera_emif_cal_iossm_275/synth/emif_cal_one_ch_altera_emif_cal_iossm_275_wgkfmyq_sim_global_param_tbl.hex                                   ; altera_emif_cal_iossm_275               ; ./common/mc_top/emif_ip/emif_cal_one_ch.ip               ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 38b5de2ee95980f2f45eaf89ab45c840 ;
; common/mc_top/emif_ip/emif_cal_one_ch/altera_emif_cal_iossm_275/synth/emif_cal_one_ch_altera_emif_cal_iossm_275_wgkfmyq_sim_global_param_tbl.txt                                                                                                  ; User-Specified File                                                         ; C:/Users/11755/Downloads/PAC_claude/Intel/hardware_test_design/common/mc_top/emif_ip/emif_cal_one_ch/altera_emif_cal_iossm_275/synth/emif_cal_one_ch_altera_emif_cal_iossm_275_wgkfmyq_sim_global_param_tbl.txt                                   ; altera_emif_cal_iossm_275               ; ./common/mc_top/emif_ip/emif_cal_one_ch.ip               ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 1f89c8a358b571e013c69e02c8b73c9f ;
; common/mc_top/emif_ip/emif_cal_one_ch/altera_emif_cal_iossm_275/synth/emif_cal_one_ch_altera_emif_cal_iossm_275_wgkfmyq_synth_global_param_tbl.hex                                                                                                ; User-Specified Hexadecimal (Intel-Format) File                              ; C:/Users/11755/Downloads/PAC_claude/Intel/hardware_test_design/common/mc_top/emif_ip/emif_cal_one_ch/altera_emif_cal_iossm_275/synth/emif_cal_one_ch_altera_emif_cal_iossm_275_wgkfmyq_synth_global_param_tbl.hex                                 ; altera_emif_cal_iossm_275               ; ./common/mc_top/emif_ip/emif_cal_one_ch.ip               ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 84977cc44cfe1f4474b10d7d596116e2 ;
; common/mc_top/emif_ip/emif_cal_one_ch/altera_emif_cal_iossm_275/synth/emif_cal_one_ch_altera_emif_cal_iossm_275_wgkfmyq_synth_global_param_tbl.txt                                                                                                ; User-Specified File                                                         ; C:/Users/11755/Downloads/PAC_claude/Intel/hardware_test_design/common/mc_top/emif_ip/emif_cal_one_ch/altera_emif_cal_iossm_275/synth/emif_cal_one_ch_altera_emif_cal_iossm_275_wgkfmyq_synth_global_param_tbl.txt                                 ; altera_emif_cal_iossm_275               ; ./common/mc_top/emif_ip/emif_cal_one_ch.ip               ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 0778d84ea001b0e2fdd63e856672c04e ;
; common/mc_top/emif_ip/emif_cal_one_ch/altera_emif_cal_iossm_275/synth/emif_cal_one_ch_altera_emif_cal_iossm_275_wgkfmyq_arch.sv                                                                                                                   ; User-Specified SystemVerilog HDL File                                       ; C:/Users/11755/Downloads/PAC_claude/Intel/hardware_test_design/common/mc_top/emif_ip/emif_cal_one_ch/altera_emif_cal_iossm_275/synth/emif_cal_one_ch_altera_emif_cal_iossm_275_wgkfmyq_arch.sv                                                    ; altera_emif_cal_iossm_275               ; ./common/mc_top/emif_ip/emif_cal_one_ch.ip               ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; cf024dbd9f8abc67d34d94d3450c3fa3 ;
; common/mc_top/emif_ip/emif_cal_one_ch/altera_emif_cal_iossm_275/synth/emif_cal_one_ch_altera_emif_cal_iossm_275_wgkfmyq.sv                                                                                                                        ; User-Specified SystemVerilog HDL File                                       ; C:/Users/11755/Downloads/PAC_claude/Intel/hardware_test_design/common/mc_top/emif_ip/emif_cal_one_ch/altera_emif_cal_iossm_275/synth/emif_cal_one_ch_altera_emif_cal_iossm_275_wgkfmyq.sv                                                         ; altera_emif_cal_iossm_275               ; ./common/mc_top/emif_ip/emif_cal_one_ch.ip               ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 250b22da6ef88cdac0a6c760844f6261 ;
; common/mc_top/emif_ip/emif_cal_one_ch/altera_emif_cal_275/synth/emif_cal_one_ch_altera_emif_cal_275_yfozw6a.v                                                                                                                                     ; User-Specified Verilog HDL File                                             ; C:/Users/11755/Downloads/PAC_claude/Intel/hardware_test_design/common/mc_top/emif_ip/emif_cal_one_ch/altera_emif_cal_275/synth/emif_cal_one_ch_altera_emif_cal_275_yfozw6a.v                                                                      ; altera_emif_cal_275                     ; ./common/mc_top/emif_ip/emif_cal_one_ch.ip               ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; c5c723e3bca79428965243e33444308a ;
; common/mc_top/emif_ip/emif_cal_one_ch/synth/emif_cal_one_ch.v                                                                                                                                                                                     ; User-Specified Verilog HDL File                                             ; C:/Users/11755/Downloads/PAC_claude/Intel/hardware_test_design/common/mc_top/emif_ip/emif_cal_one_ch/synth/emif_cal_one_ch.v                                                                                                                      ; emif_cal_one_ch                         ; ./common/mc_top/emif_ip/emif_cal_one_ch.ip               ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; b309026dda67b6772f66b2c77430a176 ;
; common/mc_top/emif_ip/emif.ip                                                                                                                                                                                                                     ; User-Specified IP File                                                      ; C:/Users/11755/Downloads/PAC_claude/Intel/hardware_test_design/common/mc_top/emif_ip/emif.ip                                                                                                                                                      ;                                         ;                                                          ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 2c0e51d1918fd653a592f0ed7aa100dd ;
; common/mc_top/emif_ip/emif/altera_emif_arch_fm_191/synth/emif_altera_emif_arch_fm_191_gasyapq_top.sv                                                                                                                                              ; User-Specified SystemVerilog HDL File                                       ; C:/Users/11755/Downloads/PAC_claude/Intel/hardware_test_design/common/mc_top/emif_ip/emif/altera_emif_arch_fm_191/synth/emif_altera_emif_arch_fm_191_gasyapq_top.sv                                                                               ; altera_emif_arch_fm_191                 ; ./common/mc_top/emif_ip/emif.ip                          ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 5a52651911c463dec9e4b6f982cdae48 ;
; common/mc_top/emif_ip/emif/altera_emif_arch_fm_191/synth/emif_altera_emif_arch_fm_191_gasyapq.sv                                                                                                                                                  ; User-Specified SystemVerilog HDL File                                       ; C:/Users/11755/Downloads/PAC_claude/Intel/hardware_test_design/common/mc_top/emif_ip/emif/altera_emif_arch_fm_191/synth/emif_altera_emif_arch_fm_191_gasyapq.sv                                                                                   ; altera_emif_arch_fm_191                 ; ./common/mc_top/emif_ip/emif.ip                          ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 51a3ef421774b2eb1c2a9a9df8d510da ;
; common/mc_top/emif_ip/emif/altera_emif_arch_fm_191/synth/altera_emif_arch_fm_bufs.sv                                                                                                                                                              ; User-Specified SystemVerilog HDL File                                       ; C:/Users/11755/Downloads/PAC_claude/Intel/hardware_test_design/common/mc_top/emif_ip/emif/altera_emif_arch_fm_191/synth/altera_emif_arch_fm_bufs.sv                                                                                               ; altera_emif_arch_fm_191                 ; ./common/mc_top/emif_ip/emif.ip                          ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; b393484d5b41d7bcc45a9d89e5efbe58 ;
; common/mc_top/emif_ip/emif/altera_emif_arch_fm_191/synth/altera_emif_arch_fm_ufis.sv                                                                                                                                                              ; User-Specified SystemVerilog HDL File                                       ; C:/Users/11755/Downloads/PAC_claude/Intel/hardware_test_design/common/mc_top/emif_ip/emif/altera_emif_arch_fm_191/synth/altera_emif_arch_fm_ufis.sv                                                                                               ; altera_emif_arch_fm_191                 ; ./common/mc_top/emif_ip/emif.ip                          ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; cc64ded4d9f106f077dd3f4ff30b27c6 ;
; common/mc_top/emif_ip/emif/altera_emif_arch_fm_191/synth/altera_emif_arch_fm_ufi_wrapper.sv                                                                                                                                                       ; User-Specified SystemVerilog HDL File                                       ; C:/Users/11755/Downloads/PAC_claude/Intel/hardware_test_design/common/mc_top/emif_ip/emif/altera_emif_arch_fm_191/synth/altera_emif_arch_fm_ufi_wrapper.sv                                                                                        ; altera_emif_arch_fm_191                 ; ./common/mc_top/emif_ip/emif.ip                          ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 0ad72581aee5acef8f6f8863e1e77cc2 ;
; common/mc_top/emif_ip/emif/altera_emif_arch_fm_191/synth/altera_emif_arch_fm_buf_udir_se_i.sv                                                                                                                                                     ; User-Specified SystemVerilog HDL File                                       ; C:/Users/11755/Downloads/PAC_claude/Intel/hardware_test_design/common/mc_top/emif_ip/emif/altera_emif_arch_fm_191/synth/altera_emif_arch_fm_buf_udir_se_i.sv                                                                                      ; altera_emif_arch_fm_191                 ; ./common/mc_top/emif_ip/emif.ip                          ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 78f3ba7e4a7725a50040ea848a24d460 ;
; common/mc_top/emif_ip/emif/altera_emif_arch_fm_191/synth/altera_emif_arch_fm_buf_udir_se_o.sv                                                                                                                                                     ; User-Specified SystemVerilog HDL File                                       ; C:/Users/11755/Downloads/PAC_claude/Intel/hardware_test_design/common/mc_top/emif_ip/emif/altera_emif_arch_fm_191/synth/altera_emif_arch_fm_buf_udir_se_o.sv                                                                                      ; altera_emif_arch_fm_191                 ; ./common/mc_top/emif_ip/emif.ip                          ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 4b1e248f8e626668ef6d69a12537a1d3 ;
; common/mc_top/emif_ip/emif/altera_emif_arch_fm_191/synth/altera_emif_arch_fm_buf_udir_df_i.sv                                                                                                                                                     ; User-Specified SystemVerilog HDL File                                       ; C:/Users/11755/Downloads/PAC_claude/Intel/hardware_test_design/common/mc_top/emif_ip/emif/altera_emif_arch_fm_191/synth/altera_emif_arch_fm_buf_udir_df_i.sv                                                                                      ; altera_emif_arch_fm_191                 ; ./common/mc_top/emif_ip/emif.ip                          ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 4b6bd92d9b3ae2df852222758f603d1f ;
; common/mc_top/emif_ip/emif/altera_emif_arch_fm_191/synth/altera_emif_arch_fm_buf_udir_df_o.sv                                                                                                                                                     ; User-Specified SystemVerilog HDL File                                       ; C:/Users/11755/Downloads/PAC_claude/Intel/hardware_test_design/common/mc_top/emif_ip/emif/altera_emif_arch_fm_191/synth/altera_emif_arch_fm_buf_udir_df_o.sv                                                                                      ; altera_emif_arch_fm_191                 ; ./common/mc_top/emif_ip/emif.ip                          ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; a38b887dd30bcd71a4b7cbb8a9bf5fc1 ;
; common/mc_top/emif_ip/emif/altera_emif_arch_fm_191/synth/altera_emif_arch_fm_buf_udir_cp_i.sv                                                                                                                                                     ; User-Specified SystemVerilog HDL File                                       ; C:/Users/11755/Downloads/PAC_claude/Intel/hardware_test_design/common/mc_top/emif_ip/emif/altera_emif_arch_fm_191/synth/altera_emif_arch_fm_buf_udir_cp_i.sv                                                                                      ; altera_emif_arch_fm_191                 ; ./common/mc_top/emif_ip/emif.ip                          ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 768aacfef8abb74df1a3bd9d9a8cc5ef ;
; common/mc_top/emif_ip/emif/altera_emif_arch_fm_191/synth/altera_emif_arch_fm_buf_bdir_df.sv                                                                                                                                                       ; User-Specified SystemVerilog HDL File                                       ; C:/Users/11755/Downloads/PAC_claude/Intel/hardware_test_design/common/mc_top/emif_ip/emif/altera_emif_arch_fm_191/synth/altera_emif_arch_fm_buf_bdir_df.sv                                                                                        ; altera_emif_arch_fm_191                 ; ./common/mc_top/emif_ip/emif.ip                          ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 395a4c8cb8396846b6ea849b17d6b392 ;
; common/mc_top/emif_ip/emif/altera_emif_arch_fm_191/synth/altera_emif_arch_fm_buf_bdir_se.sv                                                                                                                                                       ; User-Specified SystemVerilog HDL File                                       ; C:/Users/11755/Downloads/PAC_claude/Intel/hardware_test_design/common/mc_top/emif_ip/emif/altera_emif_arch_fm_191/synth/altera_emif_arch_fm_buf_bdir_se.sv                                                                                        ; altera_emif_arch_fm_191                 ; ./common/mc_top/emif_ip/emif.ip                          ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 547b940170b8147518b7509113d606ef ;
; common/mc_top/emif_ip/emif/altera_emif_arch_fm_191/synth/altera_emif_arch_fm_buf_unused.sv                                                                                                                                                        ; User-Specified SystemVerilog HDL File                                       ; C:/Users/11755/Downloads/PAC_claude/Intel/hardware_test_design/common/mc_top/emif_ip/emif/altera_emif_arch_fm_191/synth/altera_emif_arch_fm_buf_unused.sv                                                                                         ; altera_emif_arch_fm_191                 ; ./common/mc_top/emif_ip/emif.ip                          ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 942e7f9a1895a954a1d2d23ae1c84467 ;
; common/mc_top/emif_ip/emif/altera_emif_arch_fm_191/synth/altera_emif_arch_fm_cal_counter.sv                                                                                                                                                       ; User-Specified SystemVerilog HDL File                                       ; C:/Users/11755/Downloads/PAC_claude/Intel/hardware_test_design/common/mc_top/emif_ip/emif/altera_emif_arch_fm_191/synth/altera_emif_arch_fm_cal_counter.sv                                                                                        ; altera_emif_arch_fm_191                 ; ./common/mc_top/emif_ip/emif.ip                          ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 9e1f893b8ad9772f411ce73b4e0b9cb0 ;
; common/mc_top/emif_ip/emif/altera_emif_arch_fm_191/synth/altera_emif_arch_fm_pll.sv                                                                                                                                                               ; User-Specified SystemVerilog HDL File                                       ; C:/Users/11755/Downloads/PAC_claude/Intel/hardware_test_design/common/mc_top/emif_ip/emif/altera_emif_arch_fm_191/synth/altera_emif_arch_fm_pll.sv                                                                                                ; altera_emif_arch_fm_191                 ; ./common/mc_top/emif_ip/emif.ip                          ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; ae43edce7d86d9ad6b76f675da504f06 ;
; common/mc_top/emif_ip/emif/altera_emif_arch_fm_191/synth/altera_emif_arch_fm_pll_fast_sim.sv                                                                                                                                                      ; User-Specified SystemVerilog HDL File                                       ; C:/Users/11755/Downloads/PAC_claude/Intel/hardware_test_design/common/mc_top/emif_ip/emif/altera_emif_arch_fm_191/synth/altera_emif_arch_fm_pll_fast_sim.sv                                                                                       ; altera_emif_arch_fm_191                 ; ./common/mc_top/emif_ip/emif.ip                          ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; f73a4984efb72dd16e5e302a1d0a88af ;
; common/mc_top/emif_ip/emif/altera_emif_arch_fm_191/synth/altera_emif_arch_fm_pll_extra_clks.sv                                                                                                                                                    ; User-Specified SystemVerilog HDL File                                       ; C:/Users/11755/Downloads/PAC_claude/Intel/hardware_test_design/common/mc_top/emif_ip/emif/altera_emif_arch_fm_191/synth/altera_emif_arch_fm_pll_extra_clks.sv                                                                                     ; altera_emif_arch_fm_191                 ; ./common/mc_top/emif_ip/emif.ip                          ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; ee302e1a33fa10c94e70c9ac8140d0cc ;
; common/mc_top/emif_ip/emif/altera_emif_arch_fm_191/synth/altera_emif_arch_fm_oct.sv                                                                                                                                                               ; User-Specified SystemVerilog HDL File                                       ; C:/Users/11755/Downloads/PAC_claude/Intel/hardware_test_design/common/mc_top/emif_ip/emif/altera_emif_arch_fm_191/synth/altera_emif_arch_fm_oct.sv                                                                                                ; altera_emif_arch_fm_191                 ; ./common/mc_top/emif_ip/emif.ip                          ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; fa52496dc3b3c04bc7fb699f564f1ecb ;
; common/mc_top/emif_ip/emif/altera_emif_arch_fm_191/synth/altera_emif_arch_fm_core_clks_rsts.sv                                                                                                                                                    ; User-Specified SystemVerilog HDL File                                       ; C:/Users/11755/Downloads/PAC_claude/Intel/hardware_test_design/common/mc_top/emif_ip/emif/altera_emif_arch_fm_191/synth/altera_emif_arch_fm_core_clks_rsts.sv                                                                                     ; altera_emif_arch_fm_191                 ; ./common/mc_top/emif_ip/emif.ip                          ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; f28d7f7a77f82b4cc325ac01ba499322 ;
; common/mc_top/emif_ip/emif/altera_emif_arch_fm_191/synth/altera_emif_arch_fm_hps_clks_rsts.sv                                                                                                                                                     ; User-Specified SystemVerilog HDL File                                       ; C:/Users/11755/Downloads/PAC_claude/Intel/hardware_test_design/common/mc_top/emif_ip/emif/altera_emif_arch_fm_191/synth/altera_emif_arch_fm_hps_clks_rsts.sv                                                                                      ; altera_emif_arch_fm_191                 ; ./common/mc_top/emif_ip/emif.ip                          ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 49eb5d0a3a85d02f7e4767e79450470f ;
; common/mc_top/emif_ip/emif/altera_emif_arch_fm_191/synth/altera_emif_arch_fm_local_reset.sv                                                                                                                                                       ; User-Specified SystemVerilog HDL File                                       ; C:/Users/11755/Downloads/PAC_claude/Intel/hardware_test_design/common/mc_top/emif_ip/emif/altera_emif_arch_fm_191/synth/altera_emif_arch_fm_local_reset.sv                                                                                        ; altera_emif_arch_fm_191                 ; ./common/mc_top/emif_ip/emif.ip                          ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 0232944e956cdefc7ef711cc2bdf93fa ;
; common/mc_top/emif_ip/emif/altera_emif_arch_fm_191/synth/altera_emif_arch_fm_io_tiles_wrap.sv                                                                                                                                                     ; User-Specified SystemVerilog HDL File                                       ; C:/Users/11755/Downloads/PAC_claude/Intel/hardware_test_design/common/mc_top/emif_ip/emif/altera_emif_arch_fm_191/synth/altera_emif_arch_fm_io_tiles_wrap.sv                                                                                      ; altera_emif_arch_fm_191                 ; ./common/mc_top/emif_ip/emif.ip                          ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 798df32e5dabf7e4116e91381de3e622 ;
; common/mc_top/emif_ip/emif/altera_emif_arch_fm_191/synth/altera_emif_arch_fm_io_tiles.sv                                                                                                                                                          ; User-Specified SystemVerilog HDL File                                       ; C:/Users/11755/Downloads/PAC_claude/Intel/hardware_test_design/common/mc_top/emif_ip/emif/altera_emif_arch_fm_191/synth/altera_emif_arch_fm_io_tiles.sv                                                                                           ; altera_emif_arch_fm_191                 ; ./common/mc_top/emif_ip/emif.ip                          ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 25382ef9733e9e16c3258029399b10be ;
; common/mc_top/emif_ip/emif/altera_emif_arch_fm_191/synth/altera_emif_arch_fm_io_lane_remap.sv                                                                                                                                                     ; User-Specified SystemVerilog HDL File                                       ; C:/Users/11755/Downloads/PAC_claude/Intel/hardware_test_design/common/mc_top/emif_ip/emif/altera_emif_arch_fm_191/synth/altera_emif_arch_fm_io_lane_remap.sv                                                                                      ; altera_emif_arch_fm_191                 ; ./common/mc_top/emif_ip/emif.ip                          ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; fd31bc02398113f4afb0899650af44e3 ;
; common/mc_top/emif_ip/emif/altera_emif_arch_fm_191/synth/altera_emif_arch_fm_hmc_avl_if.sv                                                                                                                                                        ; User-Specified SystemVerilog HDL File                                       ; C:/Users/11755/Downloads/PAC_claude/Intel/hardware_test_design/common/mc_top/emif_ip/emif/altera_emif_arch_fm_191/synth/altera_emif_arch_fm_hmc_avl_if.sv                                                                                         ; altera_emif_arch_fm_191                 ; ./common/mc_top/emif_ip/emif.ip                          ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 00a724cd883de52dfb6613ff430ec697 ;
; common/mc_top/emif_ip/emif/altera_emif_arch_fm_191/synth/altera_emif_arch_fm_hmc_sideband_if.sv                                                                                                                                                   ; User-Specified SystemVerilog HDL File                                       ; C:/Users/11755/Downloads/PAC_claude/Intel/hardware_test_design/common/mc_top/emif_ip/emif/altera_emif_arch_fm_191/synth/altera_emif_arch_fm_hmc_sideband_if.sv                                                                                    ; altera_emif_arch_fm_191                 ; ./common/mc_top/emif_ip/emif.ip                          ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 42c01b069fda79b64fd926468ed274e7 ;
; common/mc_top/emif_ip/emif/altera_emif_arch_fm_191/synth/altera_emif_arch_fm_hmc_mmr_if.sv                                                                                                                                                        ; User-Specified SystemVerilog HDL File                                       ; C:/Users/11755/Downloads/PAC_claude/Intel/hardware_test_design/common/mc_top/emif_ip/emif/altera_emif_arch_fm_191/synth/altera_emif_arch_fm_hmc_mmr_if.sv                                                                                         ; altera_emif_arch_fm_191                 ; ./common/mc_top/emif_ip/emif.ip                          ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 7a88bdebfb15175390df1eb56ec57792 ;
; common/mc_top/emif_ip/emif/altera_emif_arch_fm_191/synth/altera_emif_arch_fm_hmc_amm_data_if.sv                                                                                                                                                   ; User-Specified SystemVerilog HDL File                                       ; C:/Users/11755/Downloads/PAC_claude/Intel/hardware_test_design/common/mc_top/emif_ip/emif/altera_emif_arch_fm_191/synth/altera_emif_arch_fm_hmc_amm_data_if.sv                                                                                    ; altera_emif_arch_fm_191                 ; ./common/mc_top/emif_ip/emif.ip                          ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 78b76065b75f712d8dcf9f245501a0b4 ;
; common/mc_top/emif_ip/emif/altera_emif_arch_fm_191/synth/altera_emif_arch_fm_phylite_if.sv                                                                                                                                                        ; User-Specified SystemVerilog HDL File                                       ; C:/Users/11755/Downloads/PAC_claude/Intel/hardware_test_design/common/mc_top/emif_ip/emif/altera_emif_arch_fm_191/synth/altera_emif_arch_fm_phylite_if.sv                                                                                         ; altera_emif_arch_fm_191                 ; ./common/mc_top/emif_ip/emif.ip                          ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; b7939de86c506c1abeeb93326f379961 ;
; common/mc_top/emif_ip/emif/altera_emif_arch_fm_191/synth/altera_emif_arch_fm_hmc_ast_data_if.sv                                                                                                                                                   ; User-Specified SystemVerilog HDL File                                       ; C:/Users/11755/Downloads/PAC_claude/Intel/hardware_test_design/common/mc_top/emif_ip/emif/altera_emif_arch_fm_191/synth/altera_emif_arch_fm_hmc_ast_data_if.sv                                                                                    ; altera_emif_arch_fm_191                 ; ./common/mc_top/emif_ip/emif.ip                          ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; ba94d95789b9af8dcf4048bae3252665 ;
; common/mc_top/emif_ip/emif/altera_emif_arch_fm_191/synth/altera_emif_arch_fm_afi_if.sv                                                                                                                                                            ; User-Specified SystemVerilog HDL File                                       ; C:/Users/11755/Downloads/PAC_claude/Intel/hardware_test_design/common/mc_top/emif_ip/emif/altera_emif_arch_fm_191/synth/altera_emif_arch_fm_afi_if.sv                                                                                             ; altera_emif_arch_fm_191                 ; ./common/mc_top/emif_ip/emif.ip                          ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 8cb19436e1925bfbcfb9d4c5d5477b12 ;
; common/mc_top/emif_ip/emif/altera_emif_arch_fm_191/synth/altera_emif_arch_fm_seq_if.sv                                                                                                                                                            ; User-Specified SystemVerilog HDL File                                       ; C:/Users/11755/Downloads/PAC_claude/Intel/hardware_test_design/common/mc_top/emif_ip/emif/altera_emif_arch_fm_191/synth/altera_emif_arch_fm_seq_if.sv                                                                                             ; altera_emif_arch_fm_191                 ; ./common/mc_top/emif_ip/emif.ip                          ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 1d1e80111f3afeb7a16cf355ef044cf8 ;
; common/mc_top/emif_ip/emif/altera_emif_arch_fm_191/synth/altera_emif_arch_fm_regs.sv                                                                                                                                                              ; User-Specified SystemVerilog HDL File                                       ; C:/Users/11755/Downloads/PAC_claude/Intel/hardware_test_design/common/mc_top/emif_ip/emif/altera_emif_arch_fm_191/synth/altera_emif_arch_fm_regs.sv                                                                                               ; altera_emif_arch_fm_191                 ; ./common/mc_top/emif_ip/emif.ip                          ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 1308f651ca27404cd5cf4b6517fb55f9 ;
; common/mc_top/emif_ip/emif/altera_emif_arch_fm_191/synth/altera_std_synchronizer_nocut.v                                                                                                                                                          ; User-Specified Verilog HDL File                                             ; C:/Users/11755/Downloads/PAC_claude/Intel/hardware_test_design/common/mc_top/emif_ip/emif/altera_emif_arch_fm_191/synth/altera_std_synchronizer_nocut.v                                                                                           ; altera_emif_arch_fm_191                 ; ./common/mc_top/emif_ip/emif.ip                          ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; a715195da2fa2db22518f590a514396c ;
; common/mc_top/emif_ip/emif/altera_emif_arch_fm_191/synth/emif_altera_emif_arch_fm_191_gasyapq_ip_parameters.dat                                                                                                                                   ; User-Specified File                                                         ; C:/Users/11755/Downloads/PAC_claude/Intel/hardware_test_design/common/mc_top/emif_ip/emif/altera_emif_arch_fm_191/synth/emif_altera_emif_arch_fm_191_gasyapq_ip_parameters.dat                                                                    ; altera_emif_arch_fm_191                 ; ./common/mc_top/emif_ip/emif.ip                          ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; afdd4bc912f06e9752264c5343034595 ;
; common/mc_top/emif_ip/emif/altera_emif_arch_fm_191/synth/emif_altera_emif_arch_fm_191_gasyapq_spice_files.zip                                                                                                                                     ; User-Specified File                                                         ; C:/Users/11755/Downloads/PAC_claude/Intel/hardware_test_design/common/mc_top/emif_ip/emif/altera_emif_arch_fm_191/synth/emif_altera_emif_arch_fm_191_gasyapq_spice_files.zip                                                                      ; altera_emif_arch_fm_191                 ; ./common/mc_top/emif_ip/emif.ip                          ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; ba36f54f4e7d606c412901f3a04d9295 ;
; common/mc_top/emif_ip/emif/altera_emif_arch_fm_191/synth/emif_altera_emif_arch_fm_191_gasyapq_seq_params_synth.hex                                                                                                                                ; User-Specified Hexadecimal (Intel-Format) File                              ; C:/Users/11755/Downloads/PAC_claude/Intel/hardware_test_design/common/mc_top/emif_ip/emif/altera_emif_arch_fm_191/synth/emif_altera_emif_arch_fm_191_gasyapq_seq_params_synth.hex                                                                 ; altera_emif_arch_fm_191                 ; ./common/mc_top/emif_ip/emif.ip                          ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; c4909f9c76587f173a529cc781318656 ;
; common/mc_top/emif_ip/emif/altera_emif_arch_fm_191/synth/emif_altera_emif_arch_fm_191_gasyapq_seq_params_synth.txt                                                                                                                                ; User-Specified File                                                         ; C:/Users/11755/Downloads/PAC_claude/Intel/hardware_test_design/common/mc_top/emif_ip/emif/altera_emif_arch_fm_191/synth/emif_altera_emif_arch_fm_191_gasyapq_seq_params_synth.txt                                                                 ; altera_emif_arch_fm_191                 ; ./common/mc_top/emif_ip/emif.ip                          ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 84cf93fdc5edb00257ad49556e3b12d6 ;
; common/mc_top/emif_ip/emif/altera_emif_arch_fm_191/synth/emif_altera_emif_arch_fm_191_gasyapq_seq_params_sim.txt                                                                                                                                  ; User-Specified File                                                         ; C:/Users/11755/Downloads/PAC_claude/Intel/hardware_test_design/common/mc_top/emif_ip/emif/altera_emif_arch_fm_191/synth/emif_altera_emif_arch_fm_191_gasyapq_seq_params_sim.txt                                                                   ; altera_emif_arch_fm_191                 ; ./common/mc_top/emif_ip/emif.ip                          ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 65d6777ed3a8a21c3b9380fc8e1a0fcf ;
; common/mc_top/emif_ip/emif/altera_emif_arch_fm_191/synth/emif_altera_emif_arch_fm_191_gasyapq_readme.txt                                                                                                                                          ; User-Specified File                                                         ; C:/Users/11755/Downloads/PAC_claude/Intel/hardware_test_design/common/mc_top/emif_ip/emif/altera_emif_arch_fm_191/synth/emif_altera_emif_arch_fm_191_gasyapq_readme.txt                                                                           ; altera_emif_arch_fm_191                 ; ./common/mc_top/emif_ip/emif.ip                          ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 57183fb570a45b4fdb9b3ba20eb6ce51 ;
; common/mc_top/emif_ip/emif/altera_emif_fm_275/synth/emif_altera_emif_fm_275_6p2yhdi.v                                                                                                                                                             ; User-Specified Verilog HDL File                                             ; C:/Users/11755/Downloads/PAC_claude/Intel/hardware_test_design/common/mc_top/emif_ip/emif/altera_emif_fm_275/synth/emif_altera_emif_fm_275_6p2yhdi.v                                                                                              ; altera_emif_fm_275                      ; ./common/mc_top/emif_ip/emif.ip                          ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 36ae1b6ff7d727408a24e1f207702c86 ;
; common/mc_top/emif_ip/emif/synth/emif.v                                                                                                                                                                                                           ; User-Specified Verilog HDL File                                             ; C:/Users/11755/Downloads/PAC_claude/Intel/hardware_test_design/common/mc_top/emif_ip/emif/synth/emif.v                                                                                                                                            ; emif                                    ; ./common/mc_top/emif_ip/emif.ip                          ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 5f930302ab4658a652ef15a17ef95f87 ;
; common/mc_top/emif2_ip/emif2.ip                                                                                                                                                                                                                   ; User-Specified IP File                                                      ; C:/Users/11755/Downloads/PAC_claude/Intel/hardware_test_design/common/mc_top/emif2_ip/emif2.ip                                                                                                                                                    ;                                         ;                                                          ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; cc3e37576872ea692a7a5399d3dc95e9 ;
; common/mc_top/emif2_ip/emif2/altera_emif_arch_fm_191/synth/emif2_altera_emif_arch_fm_191_635yzai_top.sv                                                                                                                                           ; User-Specified SystemVerilog HDL File                                       ; C:/Users/11755/Downloads/PAC_claude/Intel/hardware_test_design/common/mc_top/emif2_ip/emif2/altera_emif_arch_fm_191/synth/emif2_altera_emif_arch_fm_191_635yzai_top.sv                                                                            ; altera_emif_arch_fm_191                 ; ./common/mc_top/emif2_ip/emif2.ip                        ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 50b7b85f0d89ea716bef61064ed10ce3 ;
; common/mc_top/emif2_ip/emif2/altera_emif_arch_fm_191/synth/emif2_altera_emif_arch_fm_191_635yzai.sv                                                                                                                                               ; User-Specified SystemVerilog HDL File                                       ; C:/Users/11755/Downloads/PAC_claude/Intel/hardware_test_design/common/mc_top/emif2_ip/emif2/altera_emif_arch_fm_191/synth/emif2_altera_emif_arch_fm_191_635yzai.sv                                                                                ; altera_emif_arch_fm_191                 ; ./common/mc_top/emif2_ip/emif2.ip                        ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 429c1cf2b4dee8b81b70928702c407e8 ;
; common/mc_top/emif2_ip/emif2/altera_emif_arch_fm_191/synth/altera_emif_arch_fm_bufs.sv                                                                                                                                                            ; User-Specified SystemVerilog HDL File                                       ; C:/Users/11755/Downloads/PAC_claude/Intel/hardware_test_design/common/mc_top/emif2_ip/emif2/altera_emif_arch_fm_191/synth/altera_emif_arch_fm_bufs.sv                                                                                             ; altera_emif_arch_fm_191                 ; ./common/mc_top/emif2_ip/emif2.ip                        ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; b393484d5b41d7bcc45a9d89e5efbe58 ;
; common/mc_top/emif2_ip/emif2/altera_emif_arch_fm_191/synth/altera_emif_arch_fm_ufis.sv                                                                                                                                                            ; User-Specified SystemVerilog HDL File                                       ; C:/Users/11755/Downloads/PAC_claude/Intel/hardware_test_design/common/mc_top/emif2_ip/emif2/altera_emif_arch_fm_191/synth/altera_emif_arch_fm_ufis.sv                                                                                             ; altera_emif_arch_fm_191                 ; ./common/mc_top/emif2_ip/emif2.ip                        ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; cc64ded4d9f106f077dd3f4ff30b27c6 ;
; common/mc_top/emif2_ip/emif2/altera_emif_arch_fm_191/synth/altera_emif_arch_fm_ufi_wrapper.sv                                                                                                                                                     ; User-Specified SystemVerilog HDL File                                       ; C:/Users/11755/Downloads/PAC_claude/Intel/hardware_test_design/common/mc_top/emif2_ip/emif2/altera_emif_arch_fm_191/synth/altera_emif_arch_fm_ufi_wrapper.sv                                                                                      ; altera_emif_arch_fm_191                 ; ./common/mc_top/emif2_ip/emif2.ip                        ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 0ad72581aee5acef8f6f8863e1e77cc2 ;
; common/mc_top/emif2_ip/emif2/altera_emif_arch_fm_191/synth/altera_emif_arch_fm_buf_udir_se_i.sv                                                                                                                                                   ; User-Specified SystemVerilog HDL File                                       ; C:/Users/11755/Downloads/PAC_claude/Intel/hardware_test_design/common/mc_top/emif2_ip/emif2/altera_emif_arch_fm_191/synth/altera_emif_arch_fm_buf_udir_se_i.sv                                                                                    ; altera_emif_arch_fm_191                 ; ./common/mc_top/emif2_ip/emif2.ip                        ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 78f3ba7e4a7725a50040ea848a24d460 ;
; common/mc_top/emif2_ip/emif2/altera_emif_arch_fm_191/synth/altera_emif_arch_fm_buf_udir_se_o.sv                                                                                                                                                   ; User-Specified SystemVerilog HDL File                                       ; C:/Users/11755/Downloads/PAC_claude/Intel/hardware_test_design/common/mc_top/emif2_ip/emif2/altera_emif_arch_fm_191/synth/altera_emif_arch_fm_buf_udir_se_o.sv                                                                                    ; altera_emif_arch_fm_191                 ; ./common/mc_top/emif2_ip/emif2.ip                        ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 4b1e248f8e626668ef6d69a12537a1d3 ;
; common/mc_top/emif2_ip/emif2/altera_emif_arch_fm_191/synth/altera_emif_arch_fm_buf_udir_df_i.sv                                                                                                                                                   ; User-Specified SystemVerilog HDL File                                       ; C:/Users/11755/Downloads/PAC_claude/Intel/hardware_test_design/common/mc_top/emif2_ip/emif2/altera_emif_arch_fm_191/synth/altera_emif_arch_fm_buf_udir_df_i.sv                                                                                    ; altera_emif_arch_fm_191                 ; ./common/mc_top/emif2_ip/emif2.ip                        ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 4b6bd92d9b3ae2df852222758f603d1f ;
; common/mc_top/emif2_ip/emif2/altera_emif_arch_fm_191/synth/altera_emif_arch_fm_buf_udir_df_o.sv                                                                                                                                                   ; User-Specified SystemVerilog HDL File                                       ; C:/Users/11755/Downloads/PAC_claude/Intel/hardware_test_design/common/mc_top/emif2_ip/emif2/altera_emif_arch_fm_191/synth/altera_emif_arch_fm_buf_udir_df_o.sv                                                                                    ; altera_emif_arch_fm_191                 ; ./common/mc_top/emif2_ip/emif2.ip                        ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; a38b887dd30bcd71a4b7cbb8a9bf5fc1 ;
; common/mc_top/emif2_ip/emif2/altera_emif_arch_fm_191/synth/altera_emif_arch_fm_buf_udir_cp_i.sv                                                                                                                                                   ; User-Specified SystemVerilog HDL File                                       ; C:/Users/11755/Downloads/PAC_claude/Intel/hardware_test_design/common/mc_top/emif2_ip/emif2/altera_emif_arch_fm_191/synth/altera_emif_arch_fm_buf_udir_cp_i.sv                                                                                    ; altera_emif_arch_fm_191                 ; ./common/mc_top/emif2_ip/emif2.ip                        ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 768aacfef8abb74df1a3bd9d9a8cc5ef ;
; common/mc_top/emif2_ip/emif2/altera_emif_arch_fm_191/synth/altera_emif_arch_fm_buf_bdir_df.sv                                                                                                                                                     ; User-Specified SystemVerilog HDL File                                       ; C:/Users/11755/Downloads/PAC_claude/Intel/hardware_test_design/common/mc_top/emif2_ip/emif2/altera_emif_arch_fm_191/synth/altera_emif_arch_fm_buf_bdir_df.sv                                                                                      ; altera_emif_arch_fm_191                 ; ./common/mc_top/emif2_ip/emif2.ip                        ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 395a4c8cb8396846b6ea849b17d6b392 ;
; common/mc_top/emif2_ip/emif2/altera_emif_arch_fm_191/synth/altera_emif_arch_fm_buf_bdir_se.sv                                                                                                                                                     ; User-Specified SystemVerilog HDL File                                       ; C:/Users/11755/Downloads/PAC_claude/Intel/hardware_test_design/common/mc_top/emif2_ip/emif2/altera_emif_arch_fm_191/synth/altera_emif_arch_fm_buf_bdir_se.sv                                                                                      ; altera_emif_arch_fm_191                 ; ./common/mc_top/emif2_ip/emif2.ip                        ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 547b940170b8147518b7509113d606ef ;
; common/mc_top/emif2_ip/emif2/altera_emif_arch_fm_191/synth/altera_emif_arch_fm_buf_unused.sv                                                                                                                                                      ; User-Specified SystemVerilog HDL File                                       ; C:/Users/11755/Downloads/PAC_claude/Intel/hardware_test_design/common/mc_top/emif2_ip/emif2/altera_emif_arch_fm_191/synth/altera_emif_arch_fm_buf_unused.sv                                                                                       ; altera_emif_arch_fm_191                 ; ./common/mc_top/emif2_ip/emif2.ip                        ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 942e7f9a1895a954a1d2d23ae1c84467 ;
; common/mc_top/emif2_ip/emif2/altera_emif_arch_fm_191/synth/altera_emif_arch_fm_cal_counter.sv                                                                                                                                                     ; User-Specified SystemVerilog HDL File                                       ; C:/Users/11755/Downloads/PAC_claude/Intel/hardware_test_design/common/mc_top/emif2_ip/emif2/altera_emif_arch_fm_191/synth/altera_emif_arch_fm_cal_counter.sv                                                                                      ; altera_emif_arch_fm_191                 ; ./common/mc_top/emif2_ip/emif2.ip                        ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 9e1f893b8ad9772f411ce73b4e0b9cb0 ;
; common/mc_top/emif2_ip/emif2/altera_emif_arch_fm_191/synth/altera_emif_arch_fm_pll.sv                                                                                                                                                             ; User-Specified SystemVerilog HDL File                                       ; C:/Users/11755/Downloads/PAC_claude/Intel/hardware_test_design/common/mc_top/emif2_ip/emif2/altera_emif_arch_fm_191/synth/altera_emif_arch_fm_pll.sv                                                                                              ; altera_emif_arch_fm_191                 ; ./common/mc_top/emif2_ip/emif2.ip                        ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; ae43edce7d86d9ad6b76f675da504f06 ;
; common/mc_top/emif2_ip/emif2/altera_emif_arch_fm_191/synth/altera_emif_arch_fm_pll_fast_sim.sv                                                                                                                                                    ; User-Specified SystemVerilog HDL File                                       ; C:/Users/11755/Downloads/PAC_claude/Intel/hardware_test_design/common/mc_top/emif2_ip/emif2/altera_emif_arch_fm_191/synth/altera_emif_arch_fm_pll_fast_sim.sv                                                                                     ; altera_emif_arch_fm_191                 ; ./common/mc_top/emif2_ip/emif2.ip                        ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; f73a4984efb72dd16e5e302a1d0a88af ;
; common/mc_top/emif2_ip/emif2/altera_emif_arch_fm_191/synth/altera_emif_arch_fm_pll_extra_clks.sv                                                                                                                                                  ; User-Specified SystemVerilog HDL File                                       ; C:/Users/11755/Downloads/PAC_claude/Intel/hardware_test_design/common/mc_top/emif2_ip/emif2/altera_emif_arch_fm_191/synth/altera_emif_arch_fm_pll_extra_clks.sv                                                                                   ; altera_emif_arch_fm_191                 ; ./common/mc_top/emif2_ip/emif2.ip                        ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; ee302e1a33fa10c94e70c9ac8140d0cc ;
; common/mc_top/emif2_ip/emif2/altera_emif_arch_fm_191/synth/altera_emif_arch_fm_oct.sv                                                                                                                                                             ; User-Specified SystemVerilog HDL File                                       ; C:/Users/11755/Downloads/PAC_claude/Intel/hardware_test_design/common/mc_top/emif2_ip/emif2/altera_emif_arch_fm_191/synth/altera_emif_arch_fm_oct.sv                                                                                              ; altera_emif_arch_fm_191                 ; ./common/mc_top/emif2_ip/emif2.ip                        ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; fa52496dc3b3c04bc7fb699f564f1ecb ;
; common/mc_top/emif2_ip/emif2/altera_emif_arch_fm_191/synth/altera_emif_arch_fm_core_clks_rsts.sv                                                                                                                                                  ; User-Specified SystemVerilog HDL File                                       ; C:/Users/11755/Downloads/PAC_claude/Intel/hardware_test_design/common/mc_top/emif2_ip/emif2/altera_emif_arch_fm_191/synth/altera_emif_arch_fm_core_clks_rsts.sv                                                                                   ; altera_emif_arch_fm_191                 ; ./common/mc_top/emif2_ip/emif2.ip                        ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; f28d7f7a77f82b4cc325ac01ba499322 ;
; common/mc_top/emif2_ip/emif2/altera_emif_arch_fm_191/synth/altera_emif_arch_fm_hps_clks_rsts.sv                                                                                                                                                   ; User-Specified SystemVerilog HDL File                                       ; C:/Users/11755/Downloads/PAC_claude/Intel/hardware_test_design/common/mc_top/emif2_ip/emif2/altera_emif_arch_fm_191/synth/altera_emif_arch_fm_hps_clks_rsts.sv                                                                                    ; altera_emif_arch_fm_191                 ; ./common/mc_top/emif2_ip/emif2.ip                        ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 49eb5d0a3a85d02f7e4767e79450470f ;
; common/mc_top/emif2_ip/emif2/altera_emif_arch_fm_191/synth/altera_emif_arch_fm_local_reset.sv                                                                                                                                                     ; User-Specified SystemVerilog HDL File                                       ; C:/Users/11755/Downloads/PAC_claude/Intel/hardware_test_design/common/mc_top/emif2_ip/emif2/altera_emif_arch_fm_191/synth/altera_emif_arch_fm_local_reset.sv                                                                                      ; altera_emif_arch_fm_191                 ; ./common/mc_top/emif2_ip/emif2.ip                        ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 0232944e956cdefc7ef711cc2bdf93fa ;
; common/mc_top/emif2_ip/emif2/altera_emif_arch_fm_191/synth/altera_emif_arch_fm_io_tiles_wrap.sv                                                                                                                                                   ; User-Specified SystemVerilog HDL File                                       ; C:/Users/11755/Downloads/PAC_claude/Intel/hardware_test_design/common/mc_top/emif2_ip/emif2/altera_emif_arch_fm_191/synth/altera_emif_arch_fm_io_tiles_wrap.sv                                                                                    ; altera_emif_arch_fm_191                 ; ./common/mc_top/emif2_ip/emif2.ip                        ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 798df32e5dabf7e4116e91381de3e622 ;
; common/mc_top/emif2_ip/emif2/altera_emif_arch_fm_191/synth/altera_emif_arch_fm_io_tiles.sv                                                                                                                                                        ; User-Specified SystemVerilog HDL File                                       ; C:/Users/11755/Downloads/PAC_claude/Intel/hardware_test_design/common/mc_top/emif2_ip/emif2/altera_emif_arch_fm_191/synth/altera_emif_arch_fm_io_tiles.sv                                                                                         ; altera_emif_arch_fm_191                 ; ./common/mc_top/emif2_ip/emif2.ip                        ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 25382ef9733e9e16c3258029399b10be ;
; common/mc_top/emif2_ip/emif2/altera_emif_arch_fm_191/synth/altera_emif_arch_fm_io_lane_remap.sv                                                                                                                                                   ; User-Specified SystemVerilog HDL File                                       ; C:/Users/11755/Downloads/PAC_claude/Intel/hardware_test_design/common/mc_top/emif2_ip/emif2/altera_emif_arch_fm_191/synth/altera_emif_arch_fm_io_lane_remap.sv                                                                                    ; altera_emif_arch_fm_191                 ; ./common/mc_top/emif2_ip/emif2.ip                        ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; fd31bc02398113f4afb0899650af44e3 ;
; common/mc_top/emif2_ip/emif2/altera_emif_arch_fm_191/synth/altera_emif_arch_fm_hmc_avl_if.sv                                                                                                                                                      ; User-Specified SystemVerilog HDL File                                       ; C:/Users/11755/Downloads/PAC_claude/Intel/hardware_test_design/common/mc_top/emif2_ip/emif2/altera_emif_arch_fm_191/synth/altera_emif_arch_fm_hmc_avl_if.sv                                                                                       ; altera_emif_arch_fm_191                 ; ./common/mc_top/emif2_ip/emif2.ip                        ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 00a724cd883de52dfb6613ff430ec697 ;
; common/mc_top/emif2_ip/emif2/altera_emif_arch_fm_191/synth/altera_emif_arch_fm_hmc_sideband_if.sv                                                                                                                                                 ; User-Specified SystemVerilog HDL File                                       ; C:/Users/11755/Downloads/PAC_claude/Intel/hardware_test_design/common/mc_top/emif2_ip/emif2/altera_emif_arch_fm_191/synth/altera_emif_arch_fm_hmc_sideband_if.sv                                                                                  ; altera_emif_arch_fm_191                 ; ./common/mc_top/emif2_ip/emif2.ip                        ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 42c01b069fda79b64fd926468ed274e7 ;
; common/mc_top/emif2_ip/emif2/altera_emif_arch_fm_191/synth/altera_emif_arch_fm_hmc_mmr_if.sv                                                                                                                                                      ; User-Specified SystemVerilog HDL File                                       ; C:/Users/11755/Downloads/PAC_claude/Intel/hardware_test_design/common/mc_top/emif2_ip/emif2/altera_emif_arch_fm_191/synth/altera_emif_arch_fm_hmc_mmr_if.sv                                                                                       ; altera_emif_arch_fm_191                 ; ./common/mc_top/emif2_ip/emif2.ip                        ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 7a88bdebfb15175390df1eb56ec57792 ;
; common/mc_top/emif2_ip/emif2/altera_emif_arch_fm_191/synth/altera_emif_arch_fm_hmc_amm_data_if.sv                                                                                                                                                 ; User-Specified SystemVerilog HDL File                                       ; C:/Users/11755/Downloads/PAC_claude/Intel/hardware_test_design/common/mc_top/emif2_ip/emif2/altera_emif_arch_fm_191/synth/altera_emif_arch_fm_hmc_amm_data_if.sv                                                                                  ; altera_emif_arch_fm_191                 ; ./common/mc_top/emif2_ip/emif2.ip                        ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 78b76065b75f712d8dcf9f245501a0b4 ;
; common/mc_top/emif2_ip/emif2/altera_emif_arch_fm_191/synth/altera_emif_arch_fm_phylite_if.sv                                                                                                                                                      ; User-Specified SystemVerilog HDL File                                       ; C:/Users/11755/Downloads/PAC_claude/Intel/hardware_test_design/common/mc_top/emif2_ip/emif2/altera_emif_arch_fm_191/synth/altera_emif_arch_fm_phylite_if.sv                                                                                       ; altera_emif_arch_fm_191                 ; ./common/mc_top/emif2_ip/emif2.ip                        ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; b7939de86c506c1abeeb93326f379961 ;
; common/mc_top/emif2_ip/emif2/altera_emif_arch_fm_191/synth/altera_emif_arch_fm_hmc_ast_data_if.sv                                                                                                                                                 ; User-Specified SystemVerilog HDL File                                       ; C:/Users/11755/Downloads/PAC_claude/Intel/hardware_test_design/common/mc_top/emif2_ip/emif2/altera_emif_arch_fm_191/synth/altera_emif_arch_fm_hmc_ast_data_if.sv                                                                                  ; altera_emif_arch_fm_191                 ; ./common/mc_top/emif2_ip/emif2.ip                        ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; ba94d95789b9af8dcf4048bae3252665 ;
; common/mc_top/emif2_ip/emif2/altera_emif_arch_fm_191/synth/altera_emif_arch_fm_afi_if.sv                                                                                                                                                          ; User-Specified SystemVerilog HDL File                                       ; C:/Users/11755/Downloads/PAC_claude/Intel/hardware_test_design/common/mc_top/emif2_ip/emif2/altera_emif_arch_fm_191/synth/altera_emif_arch_fm_afi_if.sv                                                                                           ; altera_emif_arch_fm_191                 ; ./common/mc_top/emif2_ip/emif2.ip                        ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 8cb19436e1925bfbcfb9d4c5d5477b12 ;
; common/mc_top/emif2_ip/emif2/altera_emif_arch_fm_191/synth/altera_emif_arch_fm_seq_if.sv                                                                                                                                                          ; User-Specified SystemVerilog HDL File                                       ; C:/Users/11755/Downloads/PAC_claude/Intel/hardware_test_design/common/mc_top/emif2_ip/emif2/altera_emif_arch_fm_191/synth/altera_emif_arch_fm_seq_if.sv                                                                                           ; altera_emif_arch_fm_191                 ; ./common/mc_top/emif2_ip/emif2.ip                        ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 1d1e80111f3afeb7a16cf355ef044cf8 ;
; common/mc_top/emif2_ip/emif2/altera_emif_arch_fm_191/synth/altera_emif_arch_fm_regs.sv                                                                                                                                                            ; User-Specified SystemVerilog HDL File                                       ; C:/Users/11755/Downloads/PAC_claude/Intel/hardware_test_design/common/mc_top/emif2_ip/emif2/altera_emif_arch_fm_191/synth/altera_emif_arch_fm_regs.sv                                                                                             ; altera_emif_arch_fm_191                 ; ./common/mc_top/emif2_ip/emif2.ip                        ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 1308f651ca27404cd5cf4b6517fb55f9 ;
; common/mc_top/emif2_ip/emif2/altera_emif_arch_fm_191/synth/altera_std_synchronizer_nocut.v                                                                                                                                                        ; User-Specified Verilog HDL File                                             ; C:/Users/11755/Downloads/PAC_claude/Intel/hardware_test_design/common/mc_top/emif2_ip/emif2/altera_emif_arch_fm_191/synth/altera_std_synchronizer_nocut.v                                                                                         ; altera_emif_arch_fm_191                 ; ./common/mc_top/emif2_ip/emif2.ip                        ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; a715195da2fa2db22518f590a514396c ;
; common/mc_top/emif2_ip/emif2/altera_emif_arch_fm_191/synth/emif2_altera_emif_arch_fm_191_635yzai_ip_parameters.dat                                                                                                                                ; User-Specified File                                                         ; C:/Users/11755/Downloads/PAC_claude/Intel/hardware_test_design/common/mc_top/emif2_ip/emif2/altera_emif_arch_fm_191/synth/emif2_altera_emif_arch_fm_191_635yzai_ip_parameters.dat                                                                 ; altera_emif_arch_fm_191                 ; ./common/mc_top/emif2_ip/emif2.ip                        ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 97d6b17759da0e80d67b9dc26a9900e5 ;
; common/mc_top/emif2_ip/emif2/altera_emif_arch_fm_191/synth/emif2_altera_emif_arch_fm_191_635yzai_spice_files.zip                                                                                                                                  ; User-Specified File                                                         ; C:/Users/11755/Downloads/PAC_claude/Intel/hardware_test_design/common/mc_top/emif2_ip/emif2/altera_emif_arch_fm_191/synth/emif2_altera_emif_arch_fm_191_635yzai_spice_files.zip                                                                   ; altera_emif_arch_fm_191                 ; ./common/mc_top/emif2_ip/emif2.ip                        ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; ba36f54f4e7d606c412901f3a04d9295 ;
; common/mc_top/emif2_ip/emif2/altera_emif_arch_fm_191/synth/emif2_altera_emif_arch_fm_191_635yzai_seq_params_synth.hex                                                                                                                             ; User-Specified Hexadecimal (Intel-Format) File                              ; C:/Users/11755/Downloads/PAC_claude/Intel/hardware_test_design/common/mc_top/emif2_ip/emif2/altera_emif_arch_fm_191/synth/emif2_altera_emif_arch_fm_191_635yzai_seq_params_synth.hex                                                              ; altera_emif_arch_fm_191                 ; ./common/mc_top/emif2_ip/emif2.ip                        ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 37d96d5f55e180dea1f0ce92c6dceb00 ;
; common/mc_top/emif2_ip/emif2/altera_emif_arch_fm_191/synth/emif2_altera_emif_arch_fm_191_635yzai_seq_params_synth.txt                                                                                                                             ; User-Specified File                                                         ; C:/Users/11755/Downloads/PAC_claude/Intel/hardware_test_design/common/mc_top/emif2_ip/emif2/altera_emif_arch_fm_191/synth/emif2_altera_emif_arch_fm_191_635yzai_seq_params_synth.txt                                                              ; altera_emif_arch_fm_191                 ; ./common/mc_top/emif2_ip/emif2.ip                        ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 45e7fa230956b14aa7fd205e52e8d969 ;
; common/mc_top/emif2_ip/emif2/altera_emif_arch_fm_191/synth/emif2_altera_emif_arch_fm_191_635yzai_seq_params_sim.txt                                                                                                                               ; User-Specified File                                                         ; C:/Users/11755/Downloads/PAC_claude/Intel/hardware_test_design/common/mc_top/emif2_ip/emif2/altera_emif_arch_fm_191/synth/emif2_altera_emif_arch_fm_191_635yzai_seq_params_sim.txt                                                                ; altera_emif_arch_fm_191                 ; ./common/mc_top/emif2_ip/emif2.ip                        ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; d664db265cd8f2d41d7d3e95289bc002 ;
; common/mc_top/emif2_ip/emif2/altera_emif_arch_fm_191/synth/emif2_altera_emif_arch_fm_191_635yzai_readme.txt                                                                                                                                       ; User-Specified File                                                         ; C:/Users/11755/Downloads/PAC_claude/Intel/hardware_test_design/common/mc_top/emif2_ip/emif2/altera_emif_arch_fm_191/synth/emif2_altera_emif_arch_fm_191_635yzai_readme.txt                                                                        ; altera_emif_arch_fm_191                 ; ./common/mc_top/emif2_ip/emif2.ip                        ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 9dffc389acd05813ea4e64cae1ac3442 ;
; common/mc_top/emif2_ip/emif2/altera_emif_fm_275/synth/emif2_altera_emif_fm_275_x3dxk6q.v                                                                                                                                                          ; User-Specified Verilog HDL File                                             ; C:/Users/11755/Downloads/PAC_claude/Intel/hardware_test_design/common/mc_top/emif2_ip/emif2/altera_emif_fm_275/synth/emif2_altera_emif_fm_275_x3dxk6q.v                                                                                           ; altera_emif_fm_275                      ; ./common/mc_top/emif2_ip/emif2.ip                        ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 55b2f14a27b6cfa4867a43ddf90fb526 ;
; common/mc_top/emif2_ip/emif2/synth/emif2.v                                                                                                                                                                                                        ; User-Specified Verilog HDL File                                             ; C:/Users/11755/Downloads/PAC_claude/Intel/hardware_test_design/common/mc_top/emif2_ip/emif2/synth/emif2.v                                                                                                                                         ; emif2                                   ; ./common/mc_top/emif2_ip/emif2.ip                        ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 8449217f333f9cca0425061229c3c2b8 ;
; common/mc_top/sip_quartus_ips/rspfifo_IP/rspfifo.ip                                                                                                                                                                                               ; User-Specified IP File                                                      ; C:/Users/11755/Downloads/PAC_claude/Intel/hardware_test_design/common/mc_top/sip_quartus_ips/rspfifo_IP/rspfifo.ip                                                                                                                                ;                                         ;                                                          ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; f9c46c2bc0e6fefa916fa2546243a382 ;
; common/mc_top/sip_quartus_ips/rspfifo_IP/rspfifo/fifo_1930/synth/rspfifo_fifo_1930_7prrmpi.v                                                                                                                                                      ; User-Specified Verilog HDL File                                             ; C:/Users/11755/Downloads/PAC_claude/Intel/hardware_test_design/common/mc_top/sip_quartus_ips/rspfifo_IP/rspfifo/fifo_1930/synth/rspfifo_fifo_1930_7prrmpi.v                                                                                       ; fifo_1930                               ; ./common/mc_top/sip_quartus_ips/rspfifo_IP/rspfifo.ip    ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; af3d72e95386f2f57a13e53409c74e3e ;
; common/mc_top/sip_quartus_ips/rspfifo_IP/rspfifo/synth/rspfifo.v                                                                                                                                                                                  ; User-Specified Verilog HDL File                                             ; C:/Users/11755/Downloads/PAC_claude/Intel/hardware_test_design/common/mc_top/sip_quartus_ips/rspfifo_IP/rspfifo/synth/rspfifo.v                                                                                                                   ; rspfifo                                 ; ./common/mc_top/sip_quartus_ips/rspfifo_IP/rspfifo.ip    ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 53dc215408b640710ccdc6e8e31e00ed ;
; common/mc_top/sip_quartus_ips/reqfifo_IP/reqfifo.ip                                                                                                                                                                                               ; User-Specified IP File                                                      ; C:/Users/11755/Downloads/PAC_claude/Intel/hardware_test_design/common/mc_top/sip_quartus_ips/reqfifo_IP/reqfifo.ip                                                                                                                                ;                                         ;                                                          ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 36d0cd69daaf6083de7af945c687c21e ;
; common/mc_top/sip_quartus_ips/reqfifo_IP/reqfifo/fifo_1930/synth/reqfifo_fifo_1930_s2fi3mi.v                                                                                                                                                      ; User-Specified Verilog HDL File                                             ; C:/Users/11755/Downloads/PAC_claude/Intel/hardware_test_design/common/mc_top/sip_quartus_ips/reqfifo_IP/reqfifo/fifo_1930/synth/reqfifo_fifo_1930_s2fi3mi.v                                                                                       ; fifo_1930                               ; ./common/mc_top/sip_quartus_ips/reqfifo_IP/reqfifo.ip    ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; be98553dc497ebd2b99ae94dadf6486b ;
; common/mc_top/sip_quartus_ips/reqfifo_IP/reqfifo/synth/reqfifo.v                                                                                                                                                                                  ; User-Specified Verilog HDL File                                             ; C:/Users/11755/Downloads/PAC_claude/Intel/hardware_test_design/common/mc_top/sip_quartus_ips/reqfifo_IP/reqfifo/synth/reqfifo.v                                                                                                                   ; reqfifo                                 ; ./common/mc_top/sip_quartus_ips/reqfifo_IP/reqfifo.ip    ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; c940ea43ac9596f4568257830f326a72 ;
; common/intel_reset_release/intel_reset_release.ip                                                                                                                                                                                                 ; User-Specified IP File                                                      ; C:/Users/11755/Downloads/PAC_claude/Intel/hardware_test_design/common/intel_reset_release/intel_reset_release.ip                                                                                                                                  ;                                         ;                                                          ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 0a1771bf0e3c5ce01c480672f0d1707c ;
; common/intel_reset_release/intel_reset_release/altera_s10_user_rst_clkgate_1947/synth/altera_s10_user_rst_clkgate.sv                                                                                                                              ; User-Specified SystemVerilog HDL File                                       ; C:/Users/11755/Downloads/PAC_claude/Intel/hardware_test_design/common/intel_reset_release/intel_reset_release/altera_s10_user_rst_clkgate_1947/synth/altera_s10_user_rst_clkgate.sv                                                               ; altera_s10_user_rst_clkgate_1947        ; common/intel_reset_release/intel_reset_release.ip        ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 719358dc4c30099b5f514c598d0f751e ;
; common/intel_reset_release/intel_reset_release/synth/intel_reset_release.v                                                                                                                                                                        ; User-Specified Verilog HDL File                                             ; C:/Users/11755/Downloads/PAC_claude/Intel/hardware_test_design/common/intel_reset_release/intel_reset_release/synth/intel_reset_release.v                                                                                                         ; intel_reset_release                     ; common/intel_reset_release/intel_reset_release.ip        ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 11e3f79ca1483e06ff54d520bbe13efc ;
; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed.ip                                                                                                                                                                       ; User-Specified IP File                                                      ; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed.ip                                                                                                                                                                       ;                                         ;                                                          ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; a0d9c4ef843eea49b7a950ac9f947808 ;
; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_2331/synth/rnr_cxl_pkg.sv                                                                                                                            ; Encrypted Altera IP File                                                    ; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_2331/synth/rnr_cxl_pkg.sv                                                                                                                            ; intel_rtile_cxl_ast_2331                ; ./../intel_rtile_cxl_top_cxltyp2_ed.ip                   ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 2ebefa5bb7c74e95042a17818b59cc29 ;
; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_2331/synth/z1578a_mdx1.sv                                                                                                                            ; Encrypted Altera IP File                                                    ; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_2331/synth/z1578a_mdx1.sv                                                                                                                            ; intel_rtile_cxl_ast_2331                ; ./../intel_rtile_cxl_top_cxltyp2_ed.ip                   ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 95c113b69697ced4377c1ebd48b14104 ;
; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_2331/synth/maib_and_rnr.dv.sv                                                                                                                        ; Encrypted Altera IP File                                                    ; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_2331/synth/maib_and_rnr.dv.sv                                                                                                                        ; intel_rtile_cxl_ast_2331                ; ./../intel_rtile_cxl_top_cxltyp2_ed.ip                   ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 8a2226f0c8718c01f08308e42f8be226 ;
; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_2331/synth/soft_wrapper/rnr_cxl_fifo.sv                                                                                                              ; Encrypted Altera IP File                                                    ; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_2331/synth/soft_wrapper/rnr_cxl_fifo.sv                                                                                                              ; intel_rtile_cxl_ast_2331                ; ./../intel_rtile_cxl_top_cxltyp2_ed.ip                   ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 113e7036d123ac744cc0bb74a4c4bc7b ;
; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_2331/synth/soft_wrapper/rnr_cxl_hssi_dcm_rx_mapping.sv                                                                                               ; Encrypted Altera IP File                                                    ; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_2331/synth/soft_wrapper/rnr_cxl_hssi_dcm_rx_mapping.sv                                                                                               ; intel_rtile_cxl_ast_2331                ; ./../intel_rtile_cxl_top_cxltyp2_ed.ip                   ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; fdb941becdb57894d1d5f4409181fd75 ;
; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_2331/synth/soft_wrapper/rnr_cxl_hssi_dcm_tx_mapping.sv                                                                                               ; Encrypted Altera IP File                                                    ; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_2331/synth/soft_wrapper/rnr_cxl_hssi_dcm_tx_mapping.sv                                                                                               ; intel_rtile_cxl_ast_2331                ; ./../intel_rtile_cxl_top_cxltyp2_ed.ip                   ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 665b1598431c16750d9db6db489f297b ;
; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_2331/synth/soft_wrapper/rnr_cxl_ial_rx_mapping.sv                                                                                                    ; Encrypted Altera IP File                                                    ; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_2331/synth/soft_wrapper/rnr_cxl_ial_rx_mapping.sv                                                                                                    ; intel_rtile_cxl_ast_2331                ; ./../intel_rtile_cxl_top_cxltyp2_ed.ip                   ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 7755011a09018302f4f549e6608e88fb ;
; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_2331/synth/soft_wrapper/rnr_cxl_ial_tx_mapping.sv                                                                                                    ; Encrypted Altera IP File                                                    ; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_2331/synth/soft_wrapper/rnr_cxl_ial_tx_mapping.sv                                                                                                    ; intel_rtile_cxl_ast_2331                ; ./../intel_rtile_cxl_top_cxltyp2_ed.ip                   ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; f955240b6c05afab6ec069ad1f752a19 ;
; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_2331/synth/soft_wrapper/rnr_cxl_csbb_gasket.sv                                                                                                       ; Encrypted Altera IP File                                                    ; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_2331/synth/soft_wrapper/rnr_cxl_csbb_gasket.sv                                                                                                       ; intel_rtile_cxl_ast_2331                ; ./../intel_rtile_cxl_top_cxltyp2_ed.ip                   ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 6ce6d25a6ddb72bc7a2fc5a989d90c4a ;
; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_2331/synth/soft_wrapper/rnr_cxl_io_arb_wrapper.sv                                                                                                    ; Encrypted Altera IP File                                                    ; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_2331/synth/soft_wrapper/rnr_cxl_io_arb_wrapper.sv                                                                                                    ; intel_rtile_cxl_ast_2331                ; ./../intel_rtile_cxl_top_cxltyp2_ed.ip                   ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 40a976ab85cdeefa8d178792a61e5169 ;
; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_2331/synth/soft_wrapper/rnr_cxl_io_memche_priority_mux.sv                                                                                            ; Encrypted Altera IP File                                                    ; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_2331/synth/soft_wrapper/rnr_cxl_io_memche_priority_mux.sv                                                                                            ; intel_rtile_cxl_ast_2331                ; ./../intel_rtile_cxl_top_cxltyp2_ed.ip                   ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 5e17bcf32e10d7b0a71b6eba0eb28898 ;
; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_2331/synth/soft_wrapper/rnr_cxl_io_memche_weight_counter.sv                                                                                          ; Encrypted Altera IP File                                                    ; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_2331/synth/soft_wrapper/rnr_cxl_io_memche_weight_counter.sv                                                                                          ; intel_rtile_cxl_ast_2331                ; ./../intel_rtile_cxl_top_cxltyp2_ed.ip                   ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 70b4197613c641c734feee5acce88015 ;
; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_2331/synth/soft_wrapper/rnr_cxl_io_tx_wrapper.sv                                                                                                     ; Encrypted Altera IP File                                                    ; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_2331/synth/soft_wrapper/rnr_cxl_io_tx_wrapper.sv                                                                                                     ; intel_rtile_cxl_ast_2331                ; ./../intel_rtile_cxl_top_cxltyp2_ed.ip                   ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 5eb4238798d8d4a6be96d14562ee1c4e ;
; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_2331/synth/soft_wrapper/rnr_cxl_memcache_credit_allocation.sv                                                                                        ; Encrypted Altera IP File                                                    ; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_2331/synth/soft_wrapper/rnr_cxl_memcache_credit_allocation.sv                                                                                        ; intel_rtile_cxl_ast_2331                ; ./../intel_rtile_cxl_top_cxltyp2_ed.ip                   ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 0c54219405cbab8e7c25e4830a0154ca ;
; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_2331/synth/soft_wrapper/rnr_cxl_memcache_priority_mux.sv                                                                                             ; Encrypted Altera IP File                                                    ; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_2331/synth/soft_wrapper/rnr_cxl_memcache_priority_mux.sv                                                                                             ; intel_rtile_cxl_ast_2331                ; ./../intel_rtile_cxl_top_cxltyp2_ed.ip                   ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 3733f3aadd2f940f0b05f36ad74e3abc ;
; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_2331/synth/soft_wrapper/rnr_cxl_memcache_tx_wrapper.sv                                                                                               ; Encrypted Altera IP File                                                    ; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_2331/synth/soft_wrapper/rnr_cxl_memcache_tx_wrapper.sv                                                                                               ; intel_rtile_cxl_ast_2331                ; ./../intel_rtile_cxl_top_cxltyp2_ed.ip                   ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 9f6ea24c19d2bb751a1de77d0930cae4 ;
; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_2331/synth/soft_wrapper/rnr_cxl_memcache_tx_wrapper_revb.sv                                                                                          ; Encrypted Altera IP File                                                    ; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_2331/synth/soft_wrapper/rnr_cxl_memcache_tx_wrapper_revb.sv                                                                                          ; intel_rtile_cxl_ast_2331                ; ./../intel_rtile_cxl_top_cxltyp2_ed.ip                   ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; eb0d6a7b9eaa4cef69d166d63dba8968 ;
; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_2331/synth/soft_wrapper/rnr_cxl_soft_rx_tx_wrapper.sv                                                                                                ; Encrypted Altera IP File                                                    ; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_2331/synth/soft_wrapper/rnr_cxl_soft_rx_tx_wrapper.sv                                                                                                ; intel_rtile_cxl_ast_2331                ; ./../intel_rtile_cxl_top_cxltyp2_ed.ip                   ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 90a17848b3446587e601f2e3a3c3f6ea ;
; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_2331/synth/soft_wrapper/rnr_cxl_soft_rx_wrapper.sv                                                                                                   ; Encrypted Altera IP File                                                    ; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_2331/synth/soft_wrapper/rnr_cxl_soft_rx_wrapper.sv                                                                                                   ; intel_rtile_cxl_ast_2331                ; ./../intel_rtile_cxl_top_cxltyp2_ed.ip                   ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 20f339b5e6d772059068ae1e90a9ed9c ;
; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_2331/synth/soft_wrapper/rnr_cxl_soft_tx_wrapper.sv                                                                                                   ; Encrypted Altera IP File                                                    ; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_2331/synth/soft_wrapper/rnr_cxl_soft_tx_wrapper.sv                                                                                                   ; intel_rtile_cxl_ast_2331                ; ./../intel_rtile_cxl_top_cxltyp2_ed.ip                   ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 8346ebc66ba76ea7467bba1758e4d476 ;
; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_2331/synth/soft_wrapper/rnr_cxl_soft_wrapper.sv                                                                                                      ; Encrypted Altera IP File                                                    ; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_2331/synth/soft_wrapper/rnr_cxl_soft_wrapper.sv                                                                                                      ; intel_rtile_cxl_ast_2331                ; ./../intel_rtile_cxl_top_cxltyp2_ed.ip                   ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 0540014ede17e5d5314bde68a06f184f ;
; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_2331/synth/soft_wrapper/rnr_cxl_tx_dsk_m_gen_24_chnl.sv                                                                                              ; Encrypted Altera IP File                                                    ; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_2331/synth/soft_wrapper/rnr_cxl_tx_dsk_m_gen_24_chnl.sv                                                                                              ; intel_rtile_cxl_ast_2331                ; ./../intel_rtile_cxl_top_cxltyp2_ed.ip                   ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 2d3e312a230f20dabc3c54de828cf23e ;
; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_2331/synth/soft_wrapper/rnr_cxl_tx_dsk_m_gen.sv                                                                                                      ; Encrypted Altera IP File                                                    ; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_2331/synth/soft_wrapper/rnr_cxl_tx_dsk_m_gen.sv                                                                                                      ; intel_rtile_cxl_ast_2331                ; ./../intel_rtile_cxl_top_cxltyp2_ed.ip                   ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 23a7033959f5bc3d0f23757165405913 ;
; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_2331/synth/soft_wrapper/rnr_cxl_rx_aib_deskew_datapipe.sv                                                                                            ; Encrypted Altera IP File                                                    ; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_2331/synth/soft_wrapper/rnr_cxl_rx_aib_deskew_datapipe.sv                                                                                            ; intel_rtile_cxl_ast_2331                ; ./../intel_rtile_cxl_top_cxltyp2_ed.ip                   ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 44be634eb4240a68ff25298261c4b0e8 ;
; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_2331/synth/soft_wrapper/rnr_cxl_rx_aib_deskew_sm.sv                                                                                                  ; Encrypted Altera IP File                                                    ; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_2331/synth/soft_wrapper/rnr_cxl_rx_aib_deskew_sm.sv                                                                                                  ; intel_rtile_cxl_ast_2331                ; ./../intel_rtile_cxl_top_cxltyp2_ed.ip                   ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 4654f40d429829f10b9087e3fefa3619 ;
; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_2331/synth/soft_wrapper/rnr_cxl_rx_aib_deskew.sv                                                                                                     ; Encrypted Altera IP File                                                    ; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_2331/synth/soft_wrapper/rnr_cxl_rx_aib_deskew.sv                                                                                                     ; intel_rtile_cxl_ast_2331                ; ./../intel_rtile_cxl_top_cxltyp2_ed.ip                   ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; f200b3ea1b5e88ee3e1d0061fc1338e5 ;
; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_2331/synth/soft_wrapper/rnr_cxl_std_synchronizer.sv                                                                                                  ; Encrypted Altera IP File                                                    ; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_2331/synth/soft_wrapper/rnr_cxl_std_synchronizer.sv                                                                                                  ; intel_rtile_cxl_ast_2331                ; ./../intel_rtile_cxl_top_cxltyp2_ed.ip                   ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 0523c536eb42cd5e30c9950a44655c4e ;
; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_2331/synth/soft_wrapper/rnr_cxl_reset_ctrl.sv                                                                                                        ; Encrypted Altera IP File                                                    ; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_2331/synth/soft_wrapper/rnr_cxl_reset_ctrl.sv                                                                                                        ; intel_rtile_cxl_ast_2331                ; ./../intel_rtile_cxl_top_cxltyp2_ed.ip                   ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; f0dcd625296a3feaf319bc9fce4a5298 ;
; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_2331/synth/soft_wrapper/rnr_cxl_soft_logic_interfaces.sv                                                                                             ; Encrypted Altera IP File                                                    ; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_2331/synth/soft_wrapper/rnr_cxl_soft_logic_interfaces.sv                                                                                             ; intel_rtile_cxl_ast_2331                ; ./../intel_rtile_cxl_top_cxltyp2_ed.ip                   ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; f9e0d3b0084f19f3b18ef2bb7beb697e ;
; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_2331/synth/soft_wrapper/rnr_cxl_user_avmm_adapter.sv                                                                                                 ; Encrypted Altera IP File                                                    ; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_2331/synth/soft_wrapper/rnr_cxl_user_avmm_adapter.sv                                                                                                 ; intel_rtile_cxl_ast_2331                ; ./../intel_rtile_cxl_top_cxltyp2_ed.ip                   ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 3dfa10292526643179d239237312c78e ;
; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_2331/synth/soft_wrapper/rnr_cxl_ptm_deser.sv                                                                                                         ; Encrypted Altera IP File                                                    ; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_2331/synth/soft_wrapper/rnr_cxl_ptm_deser.sv                                                                                                         ; intel_rtile_cxl_ast_2331                ; ./../intel_rtile_cxl_top_cxltyp2_ed.ip                   ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; dc900550612a198f5d9eb588439355a7 ;
; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_2331/synth/soft_wrapper/rnr_cxl_d2h_data_fifo.sv                                                                                                     ; Encrypted Altera IP File                                                    ; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_2331/synth/soft_wrapper/rnr_cxl_d2h_data_fifo.sv                                                                                                     ; intel_rtile_cxl_ast_2331                ; ./../intel_rtile_cxl_top_cxltyp2_ed.ip                   ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; e8a8673131d72761267617a746ad78fd ;
; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_2331/synth/soft_wrapper/rnr_cxl_credit_counter.sv                                                                                                    ; Encrypted Altera IP File                                                    ; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_2331/synth/soft_wrapper/rnr_cxl_credit_counter.sv                                                                                                    ; intel_rtile_cxl_ast_2331                ; ./../intel_rtile_cxl_top_cxltyp2_ed.ip                   ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; fccc7e03066e225b29c51f8282abe6b2 ;
; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_2331/synth/soft_wrapper/rnr_cxl_flow_err_detect.sv                                                                                                   ; Encrypted Altera IP File                                                    ; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_2331/synth/soft_wrapper/rnr_cxl_flow_err_detect.sv                                                                                                   ; intel_rtile_cxl_ast_2331                ; ./../intel_rtile_cxl_top_cxltyp2_ed.ip                   ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 815906122cefd84a5ff843a474f3fed9 ;
; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_2331/synth/soft_wrapper/rnr_cxl_ehp/rnr_cxl_ehp_comb_ehp2aib.sv                                                                                      ; Encrypted Altera IP File                                                    ; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_2331/synth/soft_wrapper/rnr_cxl_ehp/rnr_cxl_ehp_comb_ehp2aib.sv                                                                                      ; intel_rtile_cxl_ast_2331                ; ./../intel_rtile_cxl_top_cxltyp2_ed.ip                   ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; db8b4abdbe6f30d4d0fe5c2eb62538db ;
; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_2331/synth/soft_wrapper/rnr_cxl_ehp/rnr_cxl_ehp_comb_aib2ehp.sv                                                                                      ; Encrypted Altera IP File                                                    ; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_2331/synth/soft_wrapper/rnr_cxl_ehp/rnr_cxl_ehp_comb_aib2ehp.sv                                                                                      ; intel_rtile_cxl_ast_2331                ; ./../intel_rtile_cxl_top_cxltyp2_ed.ip                   ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; cb31aec99588b6653a521a06af5ec7ef ;
; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_2331/synth/soft_wrapper/rnr_cxl_ehp/rnr_cxl_ehp_full_ehp2aib.sv                                                                                      ; Encrypted Altera IP File                                                    ; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_2331/synth/soft_wrapper/rnr_cxl_ehp/rnr_cxl_ehp_full_ehp2aib.sv                                                                                      ; intel_rtile_cxl_ast_2331                ; ./../intel_rtile_cxl_top_cxltyp2_ed.ip                   ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 94d6fc399fcc781291c730880fa9ff6c ;
; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_2331/synth/soft_wrapper/rnr_cxl_ehp/rnr_cxl_ehp_full_aib2ehp.sv                                                                                      ; Encrypted Altera IP File                                                    ; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_2331/synth/soft_wrapper/rnr_cxl_ehp/rnr_cxl_ehp_full_aib2ehp.sv                                                                                      ; intel_rtile_cxl_ast_2331                ; ./../intel_rtile_cxl_top_cxltyp2_ed.ip                   ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; cc7301aa6cb636720bae3d72eede9773 ;
; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_2331/synth/soft_wrapper/rnr_cxl_ehp/rnr_cxl_ehp_wrapper.sv                                                                                           ; Encrypted Altera IP File                                                    ; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_2331/synth/soft_wrapper/rnr_cxl_ehp/rnr_cxl_ehp_wrapper.sv                                                                                           ; intel_rtile_cxl_ast_2331                ; ./../intel_rtile_cxl_top_cxltyp2_ed.ip                   ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; bcdd8b7b333260d75dd7ca68d7f454a2 ;
; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_2331/synth/soft_wrapper/rnr_cxl_ehp/rnr_cxl_ehp_pack/rtl/rnr_cxl_ehp_pack_data.sv                                                                    ; Encrypted Altera IP File                                                    ; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_2331/synth/soft_wrapper/rnr_cxl_ehp/rnr_cxl_ehp_pack/rtl/rnr_cxl_ehp_pack_data.sv                                                                    ; intel_rtile_cxl_ast_2331                ; ./../intel_rtile_cxl_top_cxltyp2_ed.ip                   ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 5d800622d2c0a20325f1d5c7ba6323bc ;
; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_2331/synth/soft_wrapper/rnr_cxl_ehp/rnr_cxl_ehp_pack/rtl/rnr_cxl_ehp_pack_data_shifter.sv                                                            ; Encrypted Altera IP File                                                    ; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_2331/synth/soft_wrapper/rnr_cxl_ehp/rnr_cxl_ehp_pack/rtl/rnr_cxl_ehp_pack_data_shifter.sv                                                            ; intel_rtile_cxl_ast_2331                ; ./../intel_rtile_cxl_top_cxltyp2_ed.ip                   ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; e37da4ff5bd88be77c27dd3155b9782c ;
; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_2331/synth/soft_wrapper/rnr_cxl_ehp/rnr_cxl_ehp_pack/rtl/rnr_cxl_ehp_pack_dvalid.sv                                                                  ; Encrypted Altera IP File                                                    ; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_2331/synth/soft_wrapper/rnr_cxl_ehp/rnr_cxl_ehp_pack/rtl/rnr_cxl_ehp_pack_dvalid.sv                                                                  ; intel_rtile_cxl_ast_2331                ; ./../intel_rtile_cxl_top_cxltyp2_ed.ip                   ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; dd87f515d04cb959c25b796ba06aa9f0 ;
; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_2331/synth/soft_wrapper/rnr_cxl_ehp/rnr_cxl_ehp_pack/rtl/rnr_cxl_ehp_pack_generic.sv                                                                 ; Encrypted Altera IP File                                                    ; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_2331/synth/soft_wrapper/rnr_cxl_ehp/rnr_cxl_ehp_pack/rtl/rnr_cxl_ehp_pack_generic.sv                                                                 ; intel_rtile_cxl_ast_2331                ; ./../intel_rtile_cxl_top_cxltyp2_ed.ip                   ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 5ba06efcbb529c94f988ad6256767b8c ;
; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_2331/synth/soft_wrapper/rnr_cxl_ehp/rnr_cxl_ehp_pack/rtl/rnr_cxl_ehp_pack_output_mux.sv                                                              ; Encrypted Altera IP File                                                    ; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_2331/synth/soft_wrapper/rnr_cxl_ehp/rnr_cxl_ehp_pack/rtl/rnr_cxl_ehp_pack_output_mux.sv                                                              ; intel_rtile_cxl_ast_2331                ; ./../intel_rtile_cxl_top_cxltyp2_ed.ip                   ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; defd21b8fa2c8e445c90405e0f83845a ;
; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_2331/synth/soft_wrapper/rnr_cxl_ehp/rnr_cxl_ehp_pack/rtl/rnr_cxl_ehp_pack_seg_valids.sv                                                              ; Encrypted Altera IP File                                                    ; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_2331/synth/soft_wrapper/rnr_cxl_ehp/rnr_cxl_ehp_pack/rtl/rnr_cxl_ehp_pack_seg_valids.sv                                                              ; intel_rtile_cxl_ast_2331                ; ./../intel_rtile_cxl_top_cxltyp2_ed.ip                   ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 071af2ab9b5d2f21a148d4c214783674 ;
; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_2331/synth/soft_wrapper/rnr_cxl_ehp/rnr_cxl_ehp_pack/rtl/rnr_cxl_ehp_pack_sop_eop_dw_gen.sv                                                          ; Encrypted Altera IP File                                                    ; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_2331/synth/soft_wrapper/rnr_cxl_ehp/rnr_cxl_ehp_pack/rtl/rnr_cxl_ehp_pack_sop_eop_dw_gen.sv                                                          ; intel_rtile_cxl_ast_2331                ; ./../intel_rtile_cxl_top_cxltyp2_ed.ip                   ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; ca031b0dfe539b819e4f18b3396f4882 ;
; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_2331/synth/soft_wrapper/rnr_cxl_ehp/rnr_cxl_ehp_pack/rtl/rnr_cxl_ehp_pack_sop_eop_handling.sv                                                        ; Encrypted Altera IP File                                                    ; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_2331/synth/soft_wrapper/rnr_cxl_ehp/rnr_cxl_ehp_pack/rtl/rnr_cxl_ehp_pack_sop_eop_handling.sv                                                        ; intel_rtile_cxl_ast_2331                ; ./../intel_rtile_cxl_top_cxltyp2_ed.ip                   ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 32a3c9ef08cbc115a6c3d2e7cbe37610 ;
; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_2331/synth/soft_wrapper/rnr_cxl_ehp/rnr_cxl_ehp_pack/rtl/rnr_cxl_ehp_pack_valid_shifter.sv                                                           ; Encrypted Altera IP File                                                    ; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_2331/synth/soft_wrapper/rnr_cxl_ehp/rnr_cxl_ehp_pack/rtl/rnr_cxl_ehp_pack_valid_shifter.sv                                                           ; intel_rtile_cxl_ast_2331                ; ./../intel_rtile_cxl_top_cxltyp2_ed.ip                   ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; bbc4f80aa22a5a384bb50afd3804f0ec ;
; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_2331/synth/soft_wrapper/rnr_cxl_ehp/rnr_cxl_ehp_pack/rtl/rnr_cxl_ehp_pack_wrapper.sv                                                                 ; Encrypted Altera IP File                                                    ; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_2331/synth/soft_wrapper/rnr_cxl_ehp/rnr_cxl_ehp_pack/rtl/rnr_cxl_ehp_pack_wrapper.sv                                                                 ; intel_rtile_cxl_ast_2331                ; ./../intel_rtile_cxl_top_cxltyp2_ed.ip                   ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 1ff941938b6d0ee623d963b17045f3c9 ;
; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_2331/synth/soft_wrapper/rnr_cxl_ehp/rnr_cxl_ehp_pack/rtl/rnr_cxl_ehp_pack.sv                                                                         ; Encrypted Altera IP File                                                    ; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_2331/synth/soft_wrapper/rnr_cxl_ehp/rnr_cxl_ehp_pack/rtl/rnr_cxl_ehp_pack.sv                                                                         ; intel_rtile_cxl_ast_2331                ; ./../intel_rtile_cxl_top_cxltyp2_ed.ip                   ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 45dc44e750b5cfa249e675cd01d133f0 ;
; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_2331/synth/soft_wrapper/rnr_cxl_ehp/rnr_cxl_ehp_pack/rtl/rnr_cxl_ehp_pack_lut.sv                                                                     ; Encrypted Altera IP File                                                    ; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_2331/synth/soft_wrapper/rnr_cxl_ehp/rnr_cxl_ehp_pack/rtl/rnr_cxl_ehp_pack_lut.sv                                                                     ; intel_rtile_cxl_ast_2331                ; ./../intel_rtile_cxl_top_cxltyp2_ed.ip                   ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 65c6bfde99db832a50450b7b8d0b3f76 ;
; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_2331/synth/soft_wrapper/rnr_cxl_ehp/rnr_cxl_ehp_unpack/rtl/rnr_cxl_ehp_unpack_data_segment_mux.sv                                                    ; Encrypted Altera IP File                                                    ; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_2331/synth/soft_wrapper/rnr_cxl_ehp/rnr_cxl_ehp_unpack/rtl/rnr_cxl_ehp_unpack_data_segment_mux.sv                                                    ; intel_rtile_cxl_ast_2331                ; ./../intel_rtile_cxl_top_cxltyp2_ed.ip                   ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 27aa14ae01748728577749b23f4ba7ea ;
; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_2331/synth/soft_wrapper/rnr_cxl_ehp/rnr_cxl_ehp_unpack/rtl/rnr_cxl_ehp_unpack_data_segment.sv                                                        ; Encrypted Altera IP File                                                    ; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_2331/synth/soft_wrapper/rnr_cxl_ehp/rnr_cxl_ehp_unpack/rtl/rnr_cxl_ehp_unpack_data_segment.sv                                                        ; intel_rtile_cxl_ast_2331                ; ./../intel_rtile_cxl_top_cxltyp2_ed.ip                   ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; e851f529abc9e8408286173ea5a3acfc ;
; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_2331/synth/soft_wrapper/rnr_cxl_ehp/rnr_cxl_ehp_unpack/rtl/rnr_cxl_ehp_unpack_data_valids.sv                                                         ; Encrypted Altera IP File                                                    ; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_2331/synth/soft_wrapper/rnr_cxl_ehp/rnr_cxl_ehp_unpack/rtl/rnr_cxl_ehp_unpack_data_valids.sv                                                         ; intel_rtile_cxl_ast_2331                ; ./../intel_rtile_cxl_top_cxltyp2_ed.ip                   ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 020badfd6212acb09dac34fbc9178747 ;
; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_2331/synth/soft_wrapper/rnr_cxl_ehp/rnr_cxl_ehp_unpack/rtl/rnr_cxl_ehp_unpack_eop_2_handling.sv                                                      ; Encrypted Altera IP File                                                    ; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_2331/synth/soft_wrapper/rnr_cxl_ehp/rnr_cxl_ehp_unpack/rtl/rnr_cxl_ehp_unpack_eop_2_handling.sv                                                      ; intel_rtile_cxl_ast_2331                ; ./../intel_rtile_cxl_top_cxltyp2_ed.ip                   ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 2c911ff4558727a0d69f1607482b1390 ;
; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_2331/synth/soft_wrapper/rnr_cxl_ehp/rnr_cxl_ehp_unpack/rtl/rnr_cxl_ehp_unpack_eop_dwpos.sv                                                           ; Encrypted Altera IP File                                                    ; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_2331/synth/soft_wrapper/rnr_cxl_ehp/rnr_cxl_ehp_unpack/rtl/rnr_cxl_ehp_unpack_eop_dwpos.sv                                                           ; intel_rtile_cxl_ast_2331                ; ./../intel_rtile_cxl_top_cxltyp2_ed.ip                   ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 08096cd54c7bedbe89d47b154b280ceb ;
; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_2331/synth/soft_wrapper/rnr_cxl_ehp/rnr_cxl_ehp_unpack/rtl/rnr_cxl_ehp_unpack_frame_aligner.sv                                                       ; Encrypted Altera IP File                                                    ; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_2331/synth/soft_wrapper/rnr_cxl_ehp/rnr_cxl_ehp_unpack/rtl/rnr_cxl_ehp_unpack_frame_aligner.sv                                                       ; intel_rtile_cxl_ast_2331                ; ./../intel_rtile_cxl_top_cxltyp2_ed.ip                   ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 317a9ef400ad994aa18200cac06820e1 ;
; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_2331/synth/soft_wrapper/rnr_cxl_ehp/rnr_cxl_ehp_unpack/rtl/rnr_cxl_ehp_unpack_header_eop.sv                                                          ; Encrypted Altera IP File                                                    ; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_2331/synth/soft_wrapper/rnr_cxl_ehp/rnr_cxl_ehp_unpack/rtl/rnr_cxl_ehp_unpack_header_eop.sv                                                          ; intel_rtile_cxl_ast_2331                ; ./../intel_rtile_cxl_top_cxltyp2_ed.ip                   ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 7060a4b8b2960d083a676d5e41c8e621 ;
; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_2331/synth/soft_wrapper/rnr_cxl_ehp/rnr_cxl_ehp_unpack/rtl/rnr_cxl_ehp_unpack_header_segment.sv                                                      ; Encrypted Altera IP File                                                    ; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_2331/synth/soft_wrapper/rnr_cxl_ehp/rnr_cxl_ehp_unpack/rtl/rnr_cxl_ehp_unpack_header_segment.sv                                                      ; intel_rtile_cxl_ast_2331                ; ./../intel_rtile_cxl_top_cxltyp2_ed.ip                   ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; fc1582b9457832b9f25421753ae83ab1 ;
; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_2331/synth/soft_wrapper/rnr_cxl_ehp/rnr_cxl_ehp_unpack/rtl/rnr_cxl_ehp_unpack_header_sidebands.sv                                                    ; Encrypted Altera IP File                                                    ; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_2331/synth/soft_wrapper/rnr_cxl_ehp/rnr_cxl_ehp_unpack/rtl/rnr_cxl_ehp_unpack_header_sidebands.sv                                                    ; intel_rtile_cxl_ast_2331                ; ./../intel_rtile_cxl_top_cxltyp2_ed.ip                   ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; d04b75678d90d521f783944d435609a4 ;
; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_2331/synth/soft_wrapper/rnr_cxl_ehp/rnr_cxl_ehp_unpack/rtl/rnr_cxl_ehp_unpack_header_valid.sv                                                        ; Encrypted Altera IP File                                                    ; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_2331/synth/soft_wrapper/rnr_cxl_ehp/rnr_cxl_ehp_unpack/rtl/rnr_cxl_ehp_unpack_header_valid.sv                                                        ; intel_rtile_cxl_ast_2331                ; ./../intel_rtile_cxl_top_cxltyp2_ed.ip                   ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; baa16865519116b9927a572e3903a736 ;
; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_2331/synth/soft_wrapper/rnr_cxl_ehp/rnr_cxl_ehp_unpack/rtl/rnr_cxl_ehp_unpack_segment_decoding.sv                                                    ; Encrypted Altera IP File                                                    ; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_2331/synth/soft_wrapper/rnr_cxl_ehp/rnr_cxl_ehp_unpack/rtl/rnr_cxl_ehp_unpack_segment_decoding.sv                                                    ; intel_rtile_cxl_ast_2331                ; ./../intel_rtile_cxl_top_cxltyp2_ed.ip                   ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 252e2bc11ca3b902ea9015817c429e6b ;
; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_2331/synth/soft_wrapper/rnr_cxl_ehp/rnr_cxl_ehp_unpack/rtl/rnr_cxl_ehp_unpack_wrapper.sv                                                             ; Encrypted Altera IP File                                                    ; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_2331/synth/soft_wrapper/rnr_cxl_ehp/rnr_cxl_ehp_unpack/rtl/rnr_cxl_ehp_unpack_wrapper.sv                                                             ; intel_rtile_cxl_ast_2331                ; ./../intel_rtile_cxl_top_cxltyp2_ed.ip                   ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 1ddeb6492e31cefa428216308e656679 ;
; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_2331/synth/common/rtl/lutlen0.mif                                                                                                                    ; User-Specified Memory Initialization File                                   ; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_2331/synth/common/rtl/lutlen0.mif                                                                                                                    ; intel_rtile_cxl_ast_2331                ; ./../intel_rtile_cxl_top_cxltyp2_ed.ip                   ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 5ef049ac0b79e2b4a6a5f3fbc14d2da8 ;
; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_2331/synth/common/rtl/lutlen1.mif                                                                                                                    ; User-Specified Memory Initialization File                                   ; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_2331/synth/common/rtl/lutlen1.mif                                                                                                                    ; intel_rtile_cxl_ast_2331                ; ./../intel_rtile_cxl_top_cxltyp2_ed.ip                   ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; f319574869ea0b6aad169671fea3bda8 ;
; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_2331/synth/common/rtl/lutlen2.mif                                                                                                                    ; User-Specified Memory Initialization File                                   ; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_2331/synth/common/rtl/lutlen2.mif                                                                                                                    ; intel_rtile_cxl_ast_2331                ; ./../intel_rtile_cxl_top_cxltyp2_ed.ip                   ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 9da30a2dcbda236de6bbea92c9dac752 ;
; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_2331/synth/common/rtl/lutlen3.mif                                                                                                                    ; User-Specified Memory Initialization File                                   ; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_2331/synth/common/rtl/lutlen3.mif                                                                                                                    ; intel_rtile_cxl_ast_2331                ; ./../intel_rtile_cxl_top_cxltyp2_ed.ip                   ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 10bd5112dc03220ba7404fd44210e519 ;
; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_2331/synth/common/rtl/lutlen4.mif                                                                                                                    ; User-Specified Memory Initialization File                                   ; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_2331/synth/common/rtl/lutlen4.mif                                                                                                                    ; intel_rtile_cxl_ast_2331                ; ./../intel_rtile_cxl_top_cxltyp2_ed.ip                   ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 0348443bd6a9d4e544a06a7aa4401d7a ;
; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_2331/synth/common/rtl/lutlen5.mif                                                                                                                    ; User-Specified Memory Initialization File                                   ; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_2331/synth/common/rtl/lutlen5.mif                                                                                                                    ; intel_rtile_cxl_ast_2331                ; ./../intel_rtile_cxl_top_cxltyp2_ed.ip                   ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; c8ab61898531d42f9d693613d07af69e ;
; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_2331/synth/common/rtl/lutlen6.mif                                                                                                                    ; User-Specified Memory Initialization File                                   ; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_2331/synth/common/rtl/lutlen6.mif                                                                                                                    ; intel_rtile_cxl_ast_2331                ; ./../intel_rtile_cxl_top_cxltyp2_ed.ip                   ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 54a194218b8a7032cd9d8369d94de0a6 ;
; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_2331/synth/common/rtl/lutlen7.mif                                                                                                                    ; User-Specified Memory Initialization File                                   ; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_2331/synth/common/rtl/lutlen7.mif                                                                                                                    ; intel_rtile_cxl_ast_2331                ; ./../intel_rtile_cxl_top_cxltyp2_ed.ip                   ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 52fef9b317d2a327178e955eb9c84d89 ;
; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_2331/synth/common/rtl/altera_std_synchronizer_nocut.sv                                                                                               ; Encrypted Altera IP File                                                    ; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_2331/synth/common/rtl/altera_std_synchronizer_nocut.sv                                                                                               ; intel_rtile_cxl_ast_2331                ; ./../intel_rtile_cxl_top_cxltyp2_ed.ip                   ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; e32df89d37f8b28c27297f7fc9113422 ;
; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_2331/synth/common/rtl/rnr_simple_fifo.sv                                                                                                             ; Encrypted Altera IP File                                                    ; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_2331/synth/common/rtl/rnr_simple_fifo.sv                                                                                                             ; intel_rtile_cxl_ast_2331                ; ./../intel_rtile_cxl_top_cxltyp2_ed.ip                   ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 9d371320aba807c6fea0090022e2db88 ;
; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_2331/synth/common/rtl/lutlen0.sv                                                                                                                     ; Encrypted Altera IP File                                                    ; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_2331/synth/common/rtl/lutlen0.sv                                                                                                                     ; intel_rtile_cxl_ast_2331                ; ./../intel_rtile_cxl_top_cxltyp2_ed.ip                   ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 0a9c9d3143b4a0bf406ead437610dcc7 ;
; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_2331/synth/common/rtl/lutlen1.sv                                                                                                                     ; Encrypted Altera IP File                                                    ; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_2331/synth/common/rtl/lutlen1.sv                                                                                                                     ; intel_rtile_cxl_ast_2331                ; ./../intel_rtile_cxl_top_cxltyp2_ed.ip                   ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; ca8e182f25bccbcd9551707a17405d36 ;
; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_2331/synth/common/rtl/lutlen2.sv                                                                                                                     ; Encrypted Altera IP File                                                    ; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_2331/synth/common/rtl/lutlen2.sv                                                                                                                     ; intel_rtile_cxl_ast_2331                ; ./../intel_rtile_cxl_top_cxltyp2_ed.ip                   ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 9246e4cf32712a6d86ad26f19b811f49 ;
; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_2331/synth/common/rtl/lutlen3.sv                                                                                                                     ; Encrypted Altera IP File                                                    ; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_2331/synth/common/rtl/lutlen3.sv                                                                                                                     ; intel_rtile_cxl_ast_2331                ; ./../intel_rtile_cxl_top_cxltyp2_ed.ip                   ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 64931c72b69ff3e81b99ef1b5fd64219 ;
; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_2331/synth/common/rtl/lutlen4.sv                                                                                                                     ; Encrypted Altera IP File                                                    ; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_2331/synth/common/rtl/lutlen4.sv                                                                                                                     ; intel_rtile_cxl_ast_2331                ; ./../intel_rtile_cxl_top_cxltyp2_ed.ip                   ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 887468c0347d1072586bcf25ab1140ad ;
; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_2331/synth/common/rtl/lutlen5.sv                                                                                                                     ; Encrypted Altera IP File                                                    ; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_2331/synth/common/rtl/lutlen5.sv                                                                                                                     ; intel_rtile_cxl_ast_2331                ; ./../intel_rtile_cxl_top_cxltyp2_ed.ip                   ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 61ead7b81b2e395e8feeb107c59a3e9c ;
; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_2331/synth/common/rtl/lutlen6.sv                                                                                                                     ; Encrypted Altera IP File                                                    ; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_2331/synth/common/rtl/lutlen6.sv                                                                                                                     ; intel_rtile_cxl_ast_2331                ; ./../intel_rtile_cxl_top_cxltyp2_ed.ip                   ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 80fa799cd188f01206603ad0395ebf87 ;
; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_2331/synth/common/rtl/lutlen7.sv                                                                                                                     ; Encrypted Altera IP File                                                    ; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_2331/synth/common/rtl/lutlen7.sv                                                                                                                     ; intel_rtile_cxl_ast_2331                ; ./../intel_rtile_cxl_top_cxltyp2_ed.ip                   ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 33a3e0b810dccea9b6afec1a7536989e ;
; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_2331/synth/common/rtl/csb_adaptor/intel_rtile_com_mcsb.sv                                                                                            ; Encrypted Altera IP File                                                    ; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_2331/synth/common/rtl/csb_adaptor/intel_rtile_com_mcsb.sv                                                                                            ; intel_rtile_cxl_ast_2331                ; ./../intel_rtile_cxl_top_cxltyp2_ed.ip                   ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 911769c856c0cda74fcc86f92dc061e4 ;
; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_2331/synth/common/rtl/csb_adaptor/intel_rtile_com_tcsb.sv                                                                                            ; Encrypted Altera IP File                                                    ; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_2331/synth/common/rtl/csb_adaptor/intel_rtile_com_tcsb.sv                                                                                            ; intel_rtile_cxl_ast_2331                ; ./../intel_rtile_cxl_top_cxltyp2_ed.ip                   ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; dca437c1c19b826ffae3635d02bb9fdc ;
; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_2331/synth/common/rtl/csb_adaptor/rnr_divclk.sv                                                                                                      ; Encrypted Altera IP File                                                    ; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_2331/synth/common/rtl/csb_adaptor/rnr_divclk.sv                                                                                                      ; intel_rtile_cxl_ast_2331                ; ./../intel_rtile_cxl_top_cxltyp2_ed.ip                   ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; de89776ae83b452a91c8cb0cec0e872e ;
; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_2331/synth/common/rtl/csb_adaptor/rnr_csb_pkg.sv                                                                                                     ; Encrypted Altera IP File                                                    ; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_2331/synth/common/rtl/csb_adaptor/rnr_csb_pkg.sv                                                                                                     ; intel_rtile_cxl_ast_2331                ; ./../intel_rtile_cxl_top_cxltyp2_ed.ip                   ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 6e8500a4043f19c478cac2ef5e7f295b ;
; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_2331/synth/common/rtl/csb_adaptor/intel_rtile_apperr2csb.sv                                                                                          ; Encrypted Altera IP File                                                    ; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_2331/synth/common/rtl/csb_adaptor/intel_rtile_apperr2csb.sv                                                                                          ; intel_rtile_cxl_ast_2331                ; ./../intel_rtile_cxl_top_cxltyp2_ed.ip                   ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 15341485cb9c8afe0eba3c6ce3e6fe28 ;
; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_2331/synth/common/rtl/csb_adaptor/intel_rtile_avmm2csb.sv                                                                                            ; Encrypted Altera IP File                                                    ; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_2331/synth/common/rtl/csb_adaptor/intel_rtile_avmm2csb.sv                                                                                            ; intel_rtile_cxl_ast_2331                ; ./../intel_rtile_cxl_top_cxltyp2_ed.ip                   ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 2250c04c9641b1c7edc13ee08b45b5e3 ;
; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_2331/synth/common/rtl/csb_adaptor/intel_rtile_csb2cii.sv                                                                                             ; Encrypted Altera IP File                                                    ; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_2331/synth/common/rtl/csb_adaptor/intel_rtile_csb2cii.sv                                                                                             ; intel_rtile_cxl_ast_2331                ; ./../intel_rtile_cxl_top_cxltyp2_ed.ip                   ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 548e495ec89b9c229dae11f45ba28bef ;
; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_2331/synth/common/rtl/csb_adaptor/intel_rtile_csb2cplto.sv                                                                                           ; Encrypted Altera IP File                                                    ; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_2331/synth/common/rtl/csb_adaptor/intel_rtile_csb2cplto.sv                                                                                           ; intel_rtile_cxl_ast_2331                ; ./../intel_rtile_cxl_top_cxltyp2_ed.ip                   ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 31784286b0aefb309f76a5bb862c73bd ;
; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_2331/synth/common/rtl/csb_adaptor/intel_rtile_csb2pcicfg.sv                                                                                          ; Encrypted Altera IP File                                                    ; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_2331/synth/common/rtl/csb_adaptor/intel_rtile_csb2pcicfg.sv                                                                                          ; intel_rtile_cxl_ast_2331                ; ./../intel_rtile_cxl_top_cxltyp2_ed.ip                   ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 9578e0207a49b7a46404c03f513304db ;
; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_2331/synth/common/rtl/csb_adaptor/intel_rtile_pcie_csb2serr.sv                                                                                       ; Encrypted Altera IP File                                                    ; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_2331/synth/common/rtl/csb_adaptor/intel_rtile_pcie_csb2serr.sv                                                                                       ; intel_rtile_cxl_ast_2331                ; ./../intel_rtile_cxl_top_cxltyp2_ed.ip                   ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 71e22f9d26250e9a57efb945815b3b8f ;
; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_2331/synth/common/rtl/csb_adaptor/intel_rtile_pcie_csb2vferr.sv                                                                                      ; Encrypted Altera IP File                                                    ; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_2331/synth/common/rtl/csb_adaptor/intel_rtile_pcie_csb2vferr.sv                                                                                      ; intel_rtile_cxl_ast_2331                ; ./../intel_rtile_cxl_top_cxltyp2_ed.ip                   ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 1ea62d8a5e0d40f0a897b4ea877bf352 ;
; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_2331/synth/common/rtl/csb_adaptor/intel_rtile_csb_adaptor.sv                                                                                         ; Encrypted Altera IP File                                                    ; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_2331/synth/common/rtl/csb_adaptor/intel_rtile_csb_adaptor.sv                                                                                         ; intel_rtile_cxl_ast_2331                ; ./../intel_rtile_cxl_top_cxltyp2_ed.ip                   ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 31a4baeb159c4ad793d2a7a9aa5d1c68 ;
; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_2331/synth/common/rtl/csb_adaptor/intel_rtile_csbcgcgu.sv                                                                                            ; Encrypted Altera IP File                                                    ; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_2331/synth/common/rtl/csb_adaptor/intel_rtile_csbcgcgu.sv                                                                                            ; intel_rtile_cxl_ast_2331                ; ./../intel_rtile_cxl_top_cxltyp2_ed.ip                   ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; ddc3b02615afabd95aee45ae035c3554 ;
; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_2331/synth/common/rtl/csb_adaptor/intel_rtile_csbcism.sv                                                                                             ; Encrypted Altera IP File                                                    ; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_2331/synth/common/rtl/csb_adaptor/intel_rtile_csbcism.sv                                                                                             ; intel_rtile_cxl_ast_2331                ; ./../intel_rtile_cxl_top_cxltyp2_ed.ip                   ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 5c3ee19df4c95dfd3b9d884ed5d8a09d ;
; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_2331/synth/common/rtl/csb_adaptor/intel_rtile_csbcport.sv                                                                                            ; Encrypted Altera IP File                                                    ; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_2331/synth/common/rtl/csb_adaptor/intel_rtile_csbcport.sv                                                                                            ; intel_rtile_cxl_ast_2331                ; ./../intel_rtile_cxl_top_cxltyp2_ed.ip                   ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; d1b6686c6c91fe071dafad7515d5ffbc ;
; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_2331/synth/common/rtl/csb_adaptor/intel_rtile_csbebase.sv                                                                                            ; Encrypted Altera IP File                                                    ; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_2331/synth/common/rtl/csb_adaptor/intel_rtile_csbebase.sv                                                                                            ; intel_rtile_cxl_ast_2331                ; ./../intel_rtile_cxl_top_cxltyp2_ed.ip                   ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; ce1c55f5c0a0407275d5e9b7ac85d933 ;
; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_2331/synth/common/rtl/csb_adaptor/intel_rtile_csbendpoint.sv                                                                                         ; Encrypted Altera IP File                                                    ; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_2331/synth/common/rtl/csb_adaptor/intel_rtile_csbendpoint.sv                                                                                         ; intel_rtile_cxl_ast_2331                ; ./../intel_rtile_cxl_top_cxltyp2_ed.ip                   ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; f896a2cad56ef270fdbe843415b45e8e ;
; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_2331/synth/common/rtl/csb_adaptor/intel_rtile_csbep_wrapper.sv                                                                                       ; Encrypted Altera IP File                                                    ; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_2331/synth/common/rtl/csb_adaptor/intel_rtile_csbep_wrapper.sv                                                                                       ; intel_rtile_cxl_ast_2331                ; ./../intel_rtile_cxl_top_cxltyp2_ed.ip                   ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 3b9eb295b2838c211b1002eda63a9bf2 ;
; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_2331/synth/common/rtl/csb_adaptor/intel_rtile_flr2csb.sv                                                                                             ; Encrypted Altera IP File                                                    ; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_2331/synth/common/rtl/csb_adaptor/intel_rtile_flr2csb.sv                                                                                             ; intel_rtile_cxl_ast_2331                ; ./../intel_rtile_cxl_top_cxltyp2_ed.ip                   ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 4e7583038f1bfea5c9b7105f6cace6cf ;
; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_2331/synth/common/rtl/csb_adaptor/intel_rtile_pcie_int2csb.sv                                                                                        ; Encrypted Altera IP File                                                    ; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_2331/synth/common/rtl/csb_adaptor/intel_rtile_pcie_int2csb.sv                                                                                        ; intel_rtile_cxl_ast_2331                ; ./../intel_rtile_cxl_top_cxltyp2_ed.ip                   ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; f61c75190c3daea1344c3193b6542567 ;
; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_2331/synth/common/rtl/csb_adaptor/intel_rtile_pcie_pm2csb.sv                                                                                         ; Encrypted Altera IP File                                                    ; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_2331/synth/common/rtl/csb_adaptor/intel_rtile_pcie_pm2csb.sv                                                                                         ; intel_rtile_cxl_ast_2331                ; ./../intel_rtile_cxl_top_cxltyp2_ed.ip                   ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 532da39d4883c002db7b751cb82b8966 ;
; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_2331/synth/common/rtl/csb_adaptor/intel_rtile_pcie_prs2csb.sv                                                                                        ; Encrypted Altera IP File                                                    ; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_2331/synth/common/rtl/csb_adaptor/intel_rtile_pcie_prs2csb.sv                                                                                        ; intel_rtile_cxl_ast_2331                ; ./../intel_rtile_cxl_top_cxltyp2_ed.ip                   ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 28a65d94e34541e39c6fd78f99487377 ;
; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_2331/synth/common/rtl/csb_adaptor/intel_rtile_user_avmm_adapter.sv                                                                                   ; Encrypted Altera IP File                                                    ; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_2331/synth/common/rtl/csb_adaptor/intel_rtile_user_avmm_adapter.sv                                                                                   ; intel_rtile_cxl_ast_2331                ; ./../intel_rtile_cxl_top_cxltyp2_ed.ip                   ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; b769251bce2688c86c48d65a69fa0ad6 ;
; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_2331/synth/common/rtl/csb_adaptor/intel_rtile_pulsesync.sv                                                                                           ; Encrypted Altera IP File                                                    ; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_2331/synth/common/rtl/csb_adaptor/intel_rtile_pulsesync.sv                                                                                           ; intel_rtile_cxl_ast_2331                ; ./../intel_rtile_cxl_top_cxltyp2_ed.ip                   ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; dc7ae3ad6536606e9fed6a2f0caab63c ;
; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_2331/synth/common/rtl/csb_adaptor/intel_rtile_pcie_vw2csb.sv                                                                                         ; Encrypted Altera IP File                                                    ; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_2331/synth/common/rtl/csb_adaptor/intel_rtile_pcie_vw2csb.sv                                                                                         ; intel_rtile_cxl_ast_2331                ; ./../intel_rtile_cxl_top_cxltyp2_ed.ip                   ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 58fc297486f72971f376636deba9dc98 ;
; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_2331/synth/common/rtl/csb_adaptor/rnr_csb_common_module.sv                                                                                           ; Encrypted Altera IP File                                                    ; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_2331/synth/common/rtl/csb_adaptor/rnr_csb_common_module.sv                                                                                           ; intel_rtile_cxl_ast_2331                ; ./../intel_rtile_cxl_top_cxltyp2_ed.ip                   ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; f20d2bb4ef23d75ee4c3a3a2b53bf4f2 ;
; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_2331/synth/common/rtl/csb_adaptor/rnr_mux2.sv                                                                                                        ; Encrypted Altera IP File                                                    ; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_2331/synth/common/rtl/csb_adaptor/rnr_mux2.sv                                                                                                        ; intel_rtile_cxl_ast_2331                ; ./../intel_rtile_cxl_top_cxltyp2_ed.ip                   ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; ed3ede3f06d46c671fab59d61eb4fddf ;
; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_2331/synth/common/rtl/csb_adaptor/rnr_com_syncfifo.sv                                                                                                ; Encrypted Altera IP File                                                    ; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_2331/synth/common/rtl/csb_adaptor/rnr_com_syncfifo.sv                                                                                                ; intel_rtile_cxl_ast_2331                ; ./../intel_rtile_cxl_top_cxltyp2_ed.ip                   ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 40d3512ff92987655375bb93f5614bde ;
; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_2331/synth/common/rtl/csb_adaptor/rnr_csbcasyncclkreq.sv                                                                                             ; Encrypted Altera IP File                                                    ; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_2331/synth/common/rtl/csb_adaptor/rnr_csbcasyncclkreq.sv                                                                                             ; intel_rtile_cxl_ast_2331                ; ./../intel_rtile_cxl_top_cxltyp2_ed.ip                   ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 57831de93ae999bce566dd97fbf5e8c9 ;
; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_2331/synth/common/rtl/csb_adaptor/rnr_csbcasyncfifo_egr.sv                                                                                           ; Encrypted Altera IP File                                                    ; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_2331/synth/common/rtl/csb_adaptor/rnr_csbcasyncfifo_egr.sv                                                                                           ; intel_rtile_cxl_ast_2331                ; ./../intel_rtile_cxl_top_cxltyp2_ed.ip                   ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 4cb5f4b20a03bf286111787ead8d893c ;
; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_2331/synth/common/rtl/csb_adaptor/rnr_csbcasyncfifo_ing.sv                                                                                           ; Encrypted Altera IP File                                                    ; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_2331/synth/common/rtl/csb_adaptor/rnr_csbcasyncfifo_ing.sv                                                                                           ; intel_rtile_cxl_ast_2331                ; ./../intel_rtile_cxl_top_cxltyp2_ed.ip                   ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; d03b29f4f3544b9e3383c4750c0bf08f ;
; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_2331/synth/common/rtl/csb_adaptor/rnr_csbcasyncfifo.sv                                                                                               ; Encrypted Altera IP File                                                    ; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_2331/synth/common/rtl/csb_adaptor/rnr_csbcasyncfifo.sv                                                                                               ; intel_rtile_cxl_ast_2331                ; ./../intel_rtile_cxl_top_cxltyp2_ed.ip                   ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; be6da9f58a7039f881f463abd831678d ;
; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_2331/synth/common/rtl/csb_adaptor/rnr_csbccomp.sv                                                                                                    ; Encrypted Altera IP File                                                    ; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_2331/synth/common/rtl/csb_adaptor/rnr_csbccomp.sv                                                                                                    ; intel_rtile_cxl_ast_2331                ; ./../intel_rtile_cxl_top_cxltyp2_ed.ip                   ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; c09a366b1e00a6020119eb1c442d49c9 ;
; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_2331/synth/common/rtl/csb_adaptor/rnr_csbcegress.sv                                                                                                  ; Encrypted Altera IP File                                                    ; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_2331/synth/common/rtl/csb_adaptor/rnr_csbcegress.sv                                                                                                  ; intel_rtile_cxl_ast_2331                ; ./../intel_rtile_cxl_top_cxltyp2_ed.ip                   ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; d2159535eac7c5c4766ccaf220007391 ;
; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_2331/synth/common/rtl/csb_adaptor/rnr_csb_cfgif.sv                                                                                                   ; Encrypted Altera IP File                                                    ; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_2331/synth/common/rtl/csb_adaptor/rnr_csb_cfgif.sv                                                                                                   ; intel_rtile_cxl_ast_2331                ; ./../intel_rtile_cxl_top_cxltyp2_ed.ip                   ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 454dbc21f33284dd33ca23bea03619cd ;
; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_2331/synth/common/rtl/csb_adaptor/rnr_csbcfifo.sv                                                                                                    ; Encrypted Altera IP File                                                    ; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_2331/synth/common/rtl/csb_adaptor/rnr_csbcfifo.sv                                                                                                    ; intel_rtile_cxl_ast_2331                ; ./../intel_rtile_cxl_top_cxltyp2_ed.ip                   ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 191eded356ee22ea870b88bd05854623 ;
; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_2331/synth/common/rtl/csb_adaptor/rnr_csbcingress.sv                                                                                                 ; Encrypted Altera IP File                                                    ; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_2331/synth/common/rtl/csb_adaptor/rnr_csbcingress.sv                                                                                                 ; intel_rtile_cxl_ast_2331                ; ./../intel_rtile_cxl_top_cxltyp2_ed.ip                   ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 7324a7fb56b9f69d6d532eded79b3640 ;
; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_2331/synth/common/rtl/csb_adaptor/rnr_csbcinqueue.sv                                                                                                 ; Encrypted Altera IP File                                                    ; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_2331/synth/common/rtl/csb_adaptor/rnr_csbcinqueue.sv                                                                                                 ; intel_rtile_cxl_ast_2331                ; ./../intel_rtile_cxl_top_cxltyp2_ed.ip                   ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 96d6a53ad295839b7c6f93c1bc2c4dcc ;
; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_2331/synth/common/rtl/csb_adaptor/rnr_csbcusync_clk1.sv                                                                                              ; Encrypted Altera IP File                                                    ; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_2331/synth/common/rtl/csb_adaptor/rnr_csbcusync_clk1.sv                                                                                              ; intel_rtile_cxl_ast_2331                ; ./../intel_rtile_cxl_top_cxltyp2_ed.ip                   ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; bd0c0c46a1342d8fad10737b1cb702f6 ;
; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_2331/synth/common/rtl/csb_adaptor/rnr_csbcusync_clk2.sv                                                                                              ; Encrypted Altera IP File                                                    ; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_2331/synth/common/rtl/csb_adaptor/rnr_csbcusync_clk2.sv                                                                                              ; intel_rtile_cxl_ast_2331                ; ./../intel_rtile_cxl_top_cxltyp2_ed.ip                   ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; f99b3c1f7b6f59bf39998f84a59f5b5a ;
; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_2331/synth/common/rtl/csb_adaptor/rnr_csbebulkrdwr.sv                                                                                                ; Encrypted Altera IP File                                                    ; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_2331/synth/common/rtl/csb_adaptor/rnr_csbebulkrdwr.sv                                                                                                ; intel_rtile_cxl_ast_2331                ; ./../intel_rtile_cxl_top_cxltyp2_ed.ip                   ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 1f7ea511ff5a9f48f371a2109c9354b0 ;
; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_2331/synth/common/rtl/csb_adaptor/rnr_csbebulkrdwrwrapper.sv                                                                                         ; Encrypted Altera IP File                                                    ; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_2331/synth/common/rtl/csb_adaptor/rnr_csbebulkrdwrwrapper.sv                                                                                         ; intel_rtile_cxl_ast_2331                ; ./../intel_rtile_cxl_top_cxltyp2_ed.ip                   ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; b1d0bc8ec5d9579d06abbcbb2eb0309c ;
; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_2331/synth/common/rtl/csb_adaptor/rnr_csbebytecount.sv                                                                                               ; Encrypted Altera IP File                                                    ; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_2331/synth/common/rtl/csb_adaptor/rnr_csbebytecount.sv                                                                                               ; intel_rtile_cxl_ast_2331                ; ./../intel_rtile_cxl_top_cxltyp2_ed.ip                   ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 031aa6bcc8c15cfb972af310580dab01 ;
; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_2331/synth/common/rtl/csb_adaptor/rnr_csbedoserrmstr.sv                                                                                              ; Encrypted Altera IP File                                                    ; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_2331/synth/common/rtl/csb_adaptor/rnr_csbedoserrmstr.sv                                                                                              ; intel_rtile_cxl_ast_2331                ; ./../intel_rtile_cxl_top_cxltyp2_ed.ip                   ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; d418ca1d04c9dafe663ab0fd0797e7cc ;
; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_2331/synth/common/rtl/csb_adaptor/rnr_csbehierinsert.sv                                                                                              ; Encrypted Altera IP File                                                    ; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_2331/synth/common/rtl/csb_adaptor/rnr_csbehierinsert.sv                                                                                              ; intel_rtile_cxl_ast_2331                ; ./../intel_rtile_cxl_top_cxltyp2_ed.ip                   ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; c37bf105a940b14c358cde52b3198771 ;
; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_2331/synth/common/rtl/csb_adaptor/rnr_csbemstrreg.sv                                                                                                 ; Encrypted Altera IP File                                                    ; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_2331/synth/common/rtl/csb_adaptor/rnr_csbemstrreg.sv                                                                                                 ; intel_rtile_cxl_ast_2331                ; ./../intel_rtile_cxl_top_cxltyp2_ed.ip                   ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 3a0b6a4489f93e812ac35c45fdaa9e74 ;
; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_2331/synth/common/rtl/csb_adaptor/rnr_csbemstr.sv                                                                                                    ; Encrypted Altera IP File                                                    ; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_2331/synth/common/rtl/csb_adaptor/rnr_csbemstr.sv                                                                                                    ; intel_rtile_cxl_ast_2331                ; ./../intel_rtile_cxl_top_cxltyp2_ed.ip                   ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 52e9b6b3ba07df4a766a7214d23eda4c ;
; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_2331/synth/common/rtl/csb_adaptor/rnr_csbetregsplitter.sv                                                                                            ; Encrypted Altera IP File                                                    ; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_2331/synth/common/rtl/csb_adaptor/rnr_csbetregsplitter.sv                                                                                            ; intel_rtile_cxl_ast_2331                ; ./../intel_rtile_cxl_top_cxltyp2_ed.ip                   ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 74512a29028d39a6f17b0e0e64c62bda ;
; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_2331/synth/common/rtl/csb_adaptor/rnr_csbetrgtreg.sv                                                                                                 ; Encrypted Altera IP File                                                    ; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_2331/synth/common/rtl/csb_adaptor/rnr_csbetrgtreg.sv                                                                                                 ; intel_rtile_cxl_ast_2331                ; ./../intel_rtile_cxl_top_cxltyp2_ed.ip                   ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 2d95ffe8dcce5bdb5e6bf65ed9f5a8f4 ;
; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_2331/synth/common/rtl/csb_adaptor/rnr_csbetrgt.sv                                                                                                    ; Encrypted Altera IP File                                                    ; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_2331/synth/common/rtl/csb_adaptor/rnr_csbetrgt.sv                                                                                                    ; intel_rtile_cxl_ast_2331                ; ./../intel_rtile_cxl_top_cxltyp2_ed.ip                   ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; c81370a586743e149cf4f9a6c5f7ac09 ;
; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_2331/synth/common/rtl/csb_adaptor/intel_rtile_cxl_csb2aermsg.sv                                                                                      ; Encrypted Altera IP File                                                    ; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_2331/synth/common/rtl/csb_adaptor/intel_rtile_cxl_csb2aermsg.sv                                                                                      ; intel_rtile_cxl_ast_2331                ; ./../intel_rtile_cxl_top_cxltyp2_ed.ip                   ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 67fe2fe1c05ac9b250950c366dea0bed ;
; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_2331/synth/common/rtl/csb_adaptor/intel_rtile_cxl_csb2cfgupdate.sv                                                                                   ; Encrypted Altera IP File                                                    ; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_2331/synth/common/rtl/csb_adaptor/intel_rtile_cxl_csb2cfgupdate.sv                                                                                   ; intel_rtile_cxl_ast_2331                ; ./../intel_rtile_cxl_top_cxltyp2_ed.ip                   ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 009f0b5c2e79b3e281afaf67ea9ca16f ;
; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_2331/synth/common/rtl/csb_adaptor/intel_rtile_cxl_pm2csb.sv                                                                                          ; Encrypted Altera IP File                                                    ; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_2331/synth/common/rtl/csb_adaptor/intel_rtile_cxl_pm2csb.sv                                                                                          ; intel_rtile_cxl_ast_2331                ; ./../intel_rtile_cxl_top_cxltyp2_ed.ip                   ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 11ccd8842e9dd8e46fc514c2e71e91c2 ;
; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_2331/synth/common/rtl/csb_adaptor/intel_rtile_cxl_csb2hiperr.sv                                                                                      ; Encrypted Altera IP File                                                    ; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_2331/synth/common/rtl/csb_adaptor/intel_rtile_cxl_csb2hiperr.sv                                                                                      ; intel_rtile_cxl_ast_2331                ; ./../intel_rtile_cxl_top_cxltyp2_ed.ip                   ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; d8c1fa9562f27c4de469a086fc1dd7bb ;
; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_2331/synth/intel_rtile_cxl_top_cxltyp2_ed_intel_rtile_cxl_ast_2331_2dkyw3a.sv                                                                        ; User-Specified SystemVerilog HDL File                                       ; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_2331/synth/intel_rtile_cxl_top_cxltyp2_ed_intel_rtile_cxl_ast_2331_2dkyw3a.sv                                                                        ; intel_rtile_cxl_ast_2331                ; ./../intel_rtile_cxl_top_cxltyp2_ed.ip                   ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 55c89bb7e507d43f5ec4b89132056cbc ;
; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/rtile_cxl_ip.v                                                                                                                            ; User-Specified Verilog HDL File                                             ; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/rtile_cxl_ip.v                                                                                                                            ; intel_rtile_cxl_top_1140                ; ./../intel_rtile_cxl_top_cxltyp2_ed.ip                   ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; be3defc790884d659d2ed90296bd1f43 ;
; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/altera_iopll_2000/synth/intel_rtile_cxl_top_cxltyp2_ed_altera_iopll_2000_mqn6h5a.v                                                                                       ; User-Specified Verilog HDL File                                             ; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/altera_iopll_2000/synth/intel_rtile_cxl_top_cxltyp2_ed_altera_iopll_2000_mqn6h5a.v                                                                                       ; altera_iopll_2000                       ; ./../intel_rtile_cxl_top_cxltyp2_ed.ip                   ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; d5a0d3664b6023ea9183494c6ebd1023 ;
; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/altera_iopll_2000/synth/agilex_iobank_pll.ipxact                                                                                                                         ; User-Specified File                                                         ; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/altera_iopll_2000/synth/agilex_iobank_pll.ipxact                                                                                                                         ; altera_iopll_2000                       ; ./../intel_rtile_cxl_top_cxltyp2_ed.ip                   ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 77818d39863d7bcd8cd7cfb510d7a252 ;
; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/rnr_ial_sip_clkgen_pll.v                                                                                                                  ; User-Specified Verilog HDL File                                             ; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/rnr_ial_sip_clkgen_pll.v                                                                                                                  ; intel_rtile_cxl_top_1140                ; ./../intel_rtile_cxl_top_cxltyp2_ed.ip                   ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 3c54761237937fd9063ea9818210bb80 ;
; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/fifo_1930/synth/intel_rtile_cxl_top_cxltyp2_ed_fifo_1930_5fgycdy.v                                                                                                       ; User-Specified Verilog HDL File                                             ; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/fifo_1930/synth/intel_rtile_cxl_top_cxltyp2_ed_fifo_1930_5fgycdy.v                                                                                                       ; fifo_1930                               ; ./../intel_rtile_cxl_top_cxltyp2_ed.ip                   ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; b6bce380249ccfb7c21b0d482ae71f70 ;
; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cfg_to_iosf_fifo_vcd.v                                                                                                                    ; User-Specified Verilog HDL File                                             ; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cfg_to_iosf_fifo_vcd.v                                                                                                                    ; intel_rtile_cxl_top_1140                ; ./../intel_rtile_cxl_top_cxltyp2_ed.ip                   ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 93e87917ffe0b3ea1ff7d99d260968f1 ;
; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/fifo_1930/synth/intel_rtile_cxl_top_cxltyp2_ed_fifo_1930_zyn6dda.v                                                                                                       ; User-Specified Verilog HDL File                                             ; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/fifo_1930/synth/intel_rtile_cxl_top_cxltyp2_ed_fifo_1930_zyn6dda.v                                                                                                       ; fifo_1930                               ; ./../intel_rtile_cxl_top_cxltyp2_ed.ip                   ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 6bc74a737be5d207535b6ae56cc237a4 ;
; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/iosf_to_cfg_fifo_vcd.v                                                                                                                    ; User-Specified Verilog HDL File                                             ; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/iosf_to_cfg_fifo_vcd.v                                                                                                                    ; intel_rtile_cxl_top_1140                ; ./../intel_rtile_cxl_top_cxltyp2_ed.ip                   ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; e858ed6dc727ef7bdb0e8f810c9e2569 ;
; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/avmm_ic/avmm_ic/altera_merlin_slave_translator_191/synth/avmm_ic_altera_merlin_slave_translator_191_xg7rzxi.sv                            ; User-Specified SystemVerilog HDL File                                       ; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/avmm_ic/avmm_ic/altera_merlin_slave_translator_191/synth/avmm_ic_altera_merlin_slave_translator_191_xg7rzxi.sv                            ; intel_rtile_cxl_top_1140                ; ./../intel_rtile_cxl_top_cxltyp2_ed.ip                   ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; a9f1a5f9140c04b086d8b497e074678a ;
; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/avmm_ic/avmm_ic/altera_merlin_router_1921/synth/avmm_ic_altera_merlin_router_1921_oyxwseq.sv                                              ; User-Specified SystemVerilog HDL File                                       ; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/avmm_ic/avmm_ic/altera_merlin_router_1921/synth/avmm_ic_altera_merlin_router_1921_oyxwseq.sv                                              ; intel_rtile_cxl_top_1140                ; ./../intel_rtile_cxl_top_cxltyp2_ed.ip                   ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; b68584e9b7a70cf600b8ac32d8db7f2c ;
; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/avmm_ic/avmm_ic/altera_merlin_router_1921/synth/avmm_ic_altera_merlin_router_1921_r7twxui.sv                                              ; User-Specified SystemVerilog HDL File                                       ; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/avmm_ic/avmm_ic/altera_merlin_router_1921/synth/avmm_ic_altera_merlin_router_1921_r7twxui.sv                                              ; intel_rtile_cxl_top_1140                ; ./../intel_rtile_cxl_top_cxltyp2_ed.ip                   ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 36f594260d62e57015cd7ddb737cd6ae ;
; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/avmm_ic/avmm_ic/altera_merlin_router_1921/synth/avmm_ic_altera_merlin_router_1921_yupsl4a.sv                                              ; User-Specified SystemVerilog HDL File                                       ; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/avmm_ic/avmm_ic/altera_merlin_router_1921/synth/avmm_ic_altera_merlin_router_1921_yupsl4a.sv                                              ; intel_rtile_cxl_top_1140                ; ./../intel_rtile_cxl_top_cxltyp2_ed.ip                   ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; fa98d9984833bad5748a68ff5be54375 ;
; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/avmm_ic/avmm_ic/altera_merlin_router_1921/synth/avmm_ic_altera_merlin_router_1921_tn5z2ha.sv                                              ; User-Specified SystemVerilog HDL File                                       ; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/avmm_ic/avmm_ic/altera_merlin_router_1921/synth/avmm_ic_altera_merlin_router_1921_tn5z2ha.sv                                              ; intel_rtile_cxl_top_1140                ; ./../intel_rtile_cxl_top_cxltyp2_ed.ip                   ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 2e950d280213dfd70c3e998063a3e891 ;
; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/avmm_ic/avmm_ic/altera_merlin_router_1921/synth/avmm_ic_altera_merlin_router_1921_ign5h4a.sv                                              ; User-Specified SystemVerilog HDL File                                       ; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/avmm_ic/avmm_ic/altera_merlin_router_1921/synth/avmm_ic_altera_merlin_router_1921_ign5h4a.sv                                              ; intel_rtile_cxl_top_1140                ; ./../intel_rtile_cxl_top_cxltyp2_ed.ip                   ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; f04c1030223c573c2980149023c90866 ;
; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/avmm_ic/avmm_ic/altera_merlin_router_1921/synth/avmm_ic_altera_merlin_router_1921_jj2bgxq.sv                                              ; User-Specified SystemVerilog HDL File                                       ; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/avmm_ic/avmm_ic/altera_merlin_router_1921/synth/avmm_ic_altera_merlin_router_1921_jj2bgxq.sv                                              ; intel_rtile_cxl_top_1140                ; ./../intel_rtile_cxl_top_cxltyp2_ed.ip                   ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; d78259fbf41d8f3f3b78bf369b925fe1 ;
; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/avmm_ic/avmm_ic/altera_merlin_router_1921/synth/avmm_ic_altera_merlin_router_1921_7f6f5fi.sv                                              ; User-Specified SystemVerilog HDL File                                       ; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/avmm_ic/avmm_ic/altera_merlin_router_1921/synth/avmm_ic_altera_merlin_router_1921_7f6f5fi.sv                                              ; intel_rtile_cxl_top_1140                ; ./../intel_rtile_cxl_top_cxltyp2_ed.ip                   ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; a6327ddeb310bdbcab8fee244d6a7da3 ;
; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/avmm_ic/avmm_ic/altera_merlin_router_1921/synth/avmm_ic_altera_merlin_router_1921_5gzewpi.sv                                              ; User-Specified SystemVerilog HDL File                                       ; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/avmm_ic/avmm_ic/altera_merlin_router_1921/synth/avmm_ic_altera_merlin_router_1921_5gzewpi.sv                                              ; intel_rtile_cxl_top_1140                ; ./../intel_rtile_cxl_top_cxltyp2_ed.ip                   ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 333a4cbf2562bd2f008ad1e3724ad8dd ;
; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/avmm_ic/avmm_ic/altera_merlin_router_1921/synth/avmm_ic_altera_merlin_router_1921_ehvpati.sv                                              ; User-Specified SystemVerilog HDL File                                       ; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/avmm_ic/avmm_ic/altera_merlin_router_1921/synth/avmm_ic_altera_merlin_router_1921_ehvpati.sv                                              ; intel_rtile_cxl_top_1140                ; ./../intel_rtile_cxl_top_cxltyp2_ed.ip                   ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 094e4298bc0f05b4453c62d48652bb36 ;
; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/avmm_ic/avmm_ic/altera_merlin_router_1921/synth/avmm_ic_altera_merlin_router_1921_sbdbuxi.sv                                              ; User-Specified SystemVerilog HDL File                                       ; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/avmm_ic/avmm_ic/altera_merlin_router_1921/synth/avmm_ic_altera_merlin_router_1921_sbdbuxi.sv                                              ; intel_rtile_cxl_top_1140                ; ./../intel_rtile_cxl_top_cxltyp2_ed.ip                   ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; c99feff1ffadf5d1769ecb5ea741036e ;
; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/avmm_ic/avmm_ic/altera_merlin_router_1921/synth/avmm_ic_altera_merlin_router_1921_l4qtj5y.sv                                              ; User-Specified SystemVerilog HDL File                                       ; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/avmm_ic/avmm_ic/altera_merlin_router_1921/synth/avmm_ic_altera_merlin_router_1921_l4qtj5y.sv                                              ; intel_rtile_cxl_top_1140                ; ./../intel_rtile_cxl_top_cxltyp2_ed.ip                   ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 5d2d20e0879c271c77f9935b79199ca8 ;
; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/avmm_ic/avmm_ic/altera_merlin_burst_adapter_1940/synth/altera_wrap_burst_converter.sv                                                     ; User-Specified SystemVerilog HDL File                                       ; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/avmm_ic/avmm_ic/altera_merlin_burst_adapter_1940/synth/altera_wrap_burst_converter.sv                                                     ; intel_rtile_cxl_top_1140                ; ./../intel_rtile_cxl_top_cxltyp2_ed.ip                   ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 67c7238ecbb8cb8c26ae3a851f3b68d8 ;
; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/avmm_ic/avmm_ic/altera_merlin_burst_adapter_1940/synth/avmm_ic_altera_merlin_burst_adapter_altera_avalon_st_pipeline_stage_1940_zhbvnza.v ; User-Specified SystemVerilog HDL File                                       ; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/avmm_ic/avmm_ic/altera_merlin_burst_adapter_1940/synth/avmm_ic_altera_merlin_burst_adapter_altera_avalon_st_pipeline_stage_1940_zhbvnza.v ; intel_rtile_cxl_top_1140                ; ./../intel_rtile_cxl_top_cxltyp2_ed.ip                   ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; ef8166a81fe35e863183a2fc6fe6aac7 ;
; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/avmm_ic/avmm_ic/altera_merlin_burst_adapter_1940/synth/altera_merlin_burst_adapter_new.sv                                                 ; User-Specified SystemVerilog HDL File                                       ; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/avmm_ic/avmm_ic/altera_merlin_burst_adapter_1940/synth/altera_merlin_burst_adapter_new.sv                                                 ; intel_rtile_cxl_top_1140                ; ./../intel_rtile_cxl_top_cxltyp2_ed.ip                   ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; a5b44d018a594f0709f7537f2dbcbddf ;
; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/avmm_ic/avmm_ic/altera_merlin_burst_adapter_1940/synth/altera_merlin_burst_adapter_uncmpr.sv                                              ; User-Specified SystemVerilog HDL File                                       ; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/avmm_ic/avmm_ic/altera_merlin_burst_adapter_1940/synth/altera_merlin_burst_adapter_uncmpr.sv                                              ; intel_rtile_cxl_top_1140                ; ./../intel_rtile_cxl_top_cxltyp2_ed.ip                   ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 163b989c2162f20435b2b301feef336d ;
; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/avmm_ic/avmm_ic/altera_merlin_burst_adapter_1940/synth/avmm_ic_altera_merlin_burst_adapter_altera_avalon_st_pipeline_stage_1940_xiwuelq.v ; User-Specified SystemVerilog HDL File                                       ; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/avmm_ic/avmm_ic/altera_merlin_burst_adapter_1940/synth/avmm_ic_altera_merlin_burst_adapter_altera_avalon_st_pipeline_stage_1940_xiwuelq.v ; intel_rtile_cxl_top_1140                ; ./../intel_rtile_cxl_top_cxltyp2_ed.ip                   ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 6a1aa61195d9ee9d6397af590a0e5828 ;
; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/avmm_ic/avmm_ic/altera_merlin_burst_adapter_1940/synth/altera_incr_burst_converter.sv                                                     ; User-Specified SystemVerilog HDL File                                       ; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/avmm_ic/avmm_ic/altera_merlin_burst_adapter_1940/synth/altera_incr_burst_converter.sv                                                     ; intel_rtile_cxl_top_1140                ; ./../intel_rtile_cxl_top_cxltyp2_ed.ip                   ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 84d96b98d4e41a5b69e3edfba39cd9b9 ;
; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/avmm_ic/avmm_ic/altera_merlin_burst_adapter_1940/synth/avmm_ic_altera_merlin_burst_adapter_1940_brpzfhq.sv                                ; User-Specified SystemVerilog HDL File                                       ; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/avmm_ic/avmm_ic/altera_merlin_burst_adapter_1940/synth/avmm_ic_altera_merlin_burst_adapter_1940_brpzfhq.sv                                ; intel_rtile_cxl_top_1140                ; ./../intel_rtile_cxl_top_cxltyp2_ed.ip                   ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; e0555f052e758af438ff0a397c9cff3a ;
; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/avmm_ic/avmm_ic/altera_merlin_burst_adapter_1940/synth/altera_merlin_address_alignment.sv                                                 ; User-Specified SystemVerilog HDL File                                       ; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/avmm_ic/avmm_ic/altera_merlin_burst_adapter_1940/synth/altera_merlin_address_alignment.sv                                                 ; intel_rtile_cxl_top_1140                ; ./../intel_rtile_cxl_top_cxltyp2_ed.ip                   ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 15131b8131c912eed42545ff40733d1c ;
; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/avmm_ic/avmm_ic/altera_merlin_burst_adapter_1940/synth/avmm_ic_altera_merlin_burst_adapter_1940_kzpeuni.sv                                ; User-Specified SystemVerilog HDL File                                       ; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/avmm_ic/avmm_ic/altera_merlin_burst_adapter_1940/synth/avmm_ic_altera_merlin_burst_adapter_1940_kzpeuni.sv                                ; intel_rtile_cxl_top_1140                ; ./../intel_rtile_cxl_top_cxltyp2_ed.ip                   ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 873a67a39c1cf9087f18cc2e53a90e49 ;
; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/avmm_ic/avmm_ic/altera_merlin_burst_adapter_1940/synth/altera_merlin_burst_adapter_13_1.sv                                                ; User-Specified SystemVerilog HDL File                                       ; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/avmm_ic/avmm_ic/altera_merlin_burst_adapter_1940/synth/altera_merlin_burst_adapter_13_1.sv                                                ; intel_rtile_cxl_top_1140                ; ./../intel_rtile_cxl_top_cxltyp2_ed.ip                   ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; ec27a304b1b3430b894c18d16747067c ;
; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/avmm_ic/avmm_ic/altera_merlin_burst_adapter_1940/synth/altera_default_burst_converter.sv                                                  ; User-Specified SystemVerilog HDL File                                       ; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/avmm_ic/avmm_ic/altera_merlin_burst_adapter_1940/synth/altera_default_burst_converter.sv                                                  ; intel_rtile_cxl_top_1140                ; ./../intel_rtile_cxl_top_cxltyp2_ed.ip                   ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 04e7612785d938bd5d6506361edb8ed0 ;
; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/avmm_ic/avmm_ic/altera_avalon_sc_fifo_1932/synth/avmm_ic_altera_avalon_sc_fifo_1932_22gxxgi.v                                             ; User-Specified SystemVerilog HDL File                                       ; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/avmm_ic/avmm_ic/altera_avalon_sc_fifo_1932/synth/avmm_ic_altera_avalon_sc_fifo_1932_22gxxgi.v                                             ; intel_rtile_cxl_top_1140                ; ./../intel_rtile_cxl_top_cxltyp2_ed.ip                   ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 08e6d646175f257d25ae700d76c30a59 ;
; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/avmm_ic/avmm_ic/synth/avmm_ic.v                                                                                                           ; User-Specified SystemVerilog HDL File                                       ; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/avmm_ic/avmm_ic/synth/avmm_ic.v                                                                                                           ; intel_rtile_cxl_top_1140                ; ./../intel_rtile_cxl_top_cxltyp2_ed.ip                   ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; a4dd08aba83820f32adaa0c61da7500e ;
; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/avmm_ic/avmm_ic/altera_avalon_st_pipeline_stage_1930/synth/altera_avalon_st_pipeline_base.v                                               ; User-Specified SystemVerilog HDL File                                       ; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/avmm_ic/avmm_ic/altera_avalon_st_pipeline_stage_1930/synth/altera_avalon_st_pipeline_base.v                                               ; intel_rtile_cxl_top_1140                ; ./../intel_rtile_cxl_top_cxltyp2_ed.ip                   ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; dc0db8bb397f70fd388b2bae4930f1ff ;
; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/avmm_ic/avmm_ic/altera_avalon_st_pipeline_stage_1930/synth/avmm_ic_altera_avalon_st_pipeline_stage_1930_oiupeiq.sv                        ; User-Specified SystemVerilog HDL File                                       ; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/avmm_ic/avmm_ic/altera_avalon_st_pipeline_stage_1930/synth/avmm_ic_altera_avalon_st_pipeline_stage_1930_oiupeiq.sv                        ; intel_rtile_cxl_top_1140                ; ./../intel_rtile_cxl_top_cxltyp2_ed.ip                   ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 468859bc84564e12d01f8a2eb36392b2 ;
; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/avmm_ic/avmm_ic/altera_merlin_multiplexer_1922/synth/avmm_ic_altera_merlin_multiplexer_1922_gfamwdi.sv                                    ; User-Specified SystemVerilog HDL File                                       ; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/avmm_ic/avmm_ic/altera_merlin_multiplexer_1922/synth/avmm_ic_altera_merlin_multiplexer_1922_gfamwdi.sv                                    ; intel_rtile_cxl_top_1140                ; ./../intel_rtile_cxl_top_cxltyp2_ed.ip                   ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 58ebec5a15a3ef4e59cc0abf79a3a018 ;
; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/avmm_ic/avmm_ic/altera_merlin_multiplexer_1922/synth/avmm_ic_altera_merlin_multiplexer_1922_h5jrlaq.sv                                    ; User-Specified SystemVerilog HDL File                                       ; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/avmm_ic/avmm_ic/altera_merlin_multiplexer_1922/synth/avmm_ic_altera_merlin_multiplexer_1922_h5jrlaq.sv                                    ; intel_rtile_cxl_top_1140                ; ./../intel_rtile_cxl_top_cxltyp2_ed.ip                   ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; eada7ff9f0d0e41f54d10269ef025c8b ;
; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/avmm_ic/avmm_ic/altera_merlin_multiplexer_1922/synth/avmm_ic_altera_merlin_multiplexer_1922_uca5dfq.sv                                    ; User-Specified SystemVerilog HDL File                                       ; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/avmm_ic/avmm_ic/altera_merlin_multiplexer_1922/synth/avmm_ic_altera_merlin_multiplexer_1922_uca5dfq.sv                                    ; intel_rtile_cxl_top_1140                ; ./../intel_rtile_cxl_top_cxltyp2_ed.ip                   ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 943e78d9fdaf6d280bbb6c924e9b7a11 ;
; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/avmm_ic/avmm_ic/altera_merlin_multiplexer_1922/synth/altera_merlin_arbitrator.sv                                                          ; User-Specified SystemVerilog HDL File                                       ; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/avmm_ic/avmm_ic/altera_merlin_multiplexer_1922/synth/altera_merlin_arbitrator.sv                                                          ; intel_rtile_cxl_top_1140                ; ./../intel_rtile_cxl_top_cxltyp2_ed.ip                   ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 5e975e89fb209eb5e5caae15ff3b4633 ;
; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/avmm_ic/avmm_ic/altera_merlin_multiplexer_1922/synth/avmm_ic_altera_merlin_multiplexer_1922_7folira.sv                                    ; User-Specified SystemVerilog HDL File                                       ; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/avmm_ic/avmm_ic/altera_merlin_multiplexer_1922/synth/avmm_ic_altera_merlin_multiplexer_1922_7folira.sv                                    ; intel_rtile_cxl_top_1140                ; ./../intel_rtile_cxl_top_cxltyp2_ed.ip                   ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 78166bb03b6c929562f55cc5d1571cf8 ;
; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/avmm_ic/avmm_ic/altera_merlin_multiplexer_1922/synth/avmm_ic_altera_merlin_multiplexer_1922_vzaz7iq.sv                                    ; User-Specified SystemVerilog HDL File                                       ; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/avmm_ic/avmm_ic/altera_merlin_multiplexer_1922/synth/avmm_ic_altera_merlin_multiplexer_1922_vzaz7iq.sv                                    ; intel_rtile_cxl_top_1140                ; ./../intel_rtile_cxl_top_cxltyp2_ed.ip                   ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; ef9879aec6c738dc83fe4ff963b6827a ;
; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/avmm_ic/avmm_ic/altera_merlin_multiplexer_1922/synth/avmm_ic_altera_merlin_multiplexer_1922_s4cwysy.sv                                    ; User-Specified SystemVerilog HDL File                                       ; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/avmm_ic/avmm_ic/altera_merlin_multiplexer_1922/synth/avmm_ic_altera_merlin_multiplexer_1922_s4cwysy.sv                                    ; intel_rtile_cxl_top_1140                ; ./../intel_rtile_cxl_top_cxltyp2_ed.ip                   ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 7f160c571ac7eb60a8acedc7dfd0695a ;
; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/avmm_ic/avmm_ic/altera_merlin_multiplexer_1922/synth/avmm_ic_altera_merlin_multiplexer_1922_74gpt4a.sv                                    ; User-Specified SystemVerilog HDL File                                       ; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/avmm_ic/avmm_ic/altera_merlin_multiplexer_1922/synth/avmm_ic_altera_merlin_multiplexer_1922_74gpt4a.sv                                    ; intel_rtile_cxl_top_1140                ; ./../intel_rtile_cxl_top_cxltyp2_ed.ip                   ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; b3f7206591947d9245e8ca3896d5004e ;
; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/avmm_ic/avmm_ic/altera_merlin_multiplexer_1922/synth/avmm_ic_altera_merlin_multiplexer_1922_zl6s2jy.sv                                    ; User-Specified SystemVerilog HDL File                                       ; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/avmm_ic/avmm_ic/altera_merlin_multiplexer_1922/synth/avmm_ic_altera_merlin_multiplexer_1922_zl6s2jy.sv                                    ; intel_rtile_cxl_top_1140                ; ./../intel_rtile_cxl_top_cxltyp2_ed.ip                   ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 1dcbdc0afa59d8da530e6f31d88a6bd6 ;
; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/avmm_ic/avmm_ic/altera_merlin_multiplexer_1922/synth/avmm_ic_altera_merlin_multiplexer_1922_byfy56q.sv                                    ; User-Specified SystemVerilog HDL File                                       ; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/avmm_ic/avmm_ic/altera_merlin_multiplexer_1922/synth/avmm_ic_altera_merlin_multiplexer_1922_byfy56q.sv                                    ; intel_rtile_cxl_top_1140                ; ./../intel_rtile_cxl_top_cxltyp2_ed.ip                   ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 785be1385e88e44ba6c8f5b0da243fe3 ;
; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/avmm_ic/avmm_ic/altera_merlin_multiplexer_1922/synth/avmm_ic_altera_merlin_multiplexer_1922_zbeb2ai.sv                                    ; User-Specified SystemVerilog HDL File                                       ; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/avmm_ic/avmm_ic/altera_merlin_multiplexer_1922/synth/avmm_ic_altera_merlin_multiplexer_1922_zbeb2ai.sv                                    ; intel_rtile_cxl_top_1140                ; ./../intel_rtile_cxl_top_cxltyp2_ed.ip                   ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 53fe3fa5f852a96deaffcfdcc31afee1 ;
; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/avmm_ic/avmm_ic/altera_merlin_traffic_limiter_1921/synth/altera_merlin_reorder_memory.sv                                                  ; User-Specified SystemVerilog HDL File                                       ; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/avmm_ic/avmm_ic/altera_merlin_traffic_limiter_1921/synth/altera_merlin_reorder_memory.sv                                                  ; intel_rtile_cxl_top_1140                ; ./../intel_rtile_cxl_top_cxltyp2_ed.ip                   ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 7b183756a38a49c49099fede1b70cd85 ;
; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/avmm_ic/avmm_ic/altera_merlin_traffic_limiter_1921/synth/altera_avalon_st_pipeline_base.v                                                 ; User-Specified SystemVerilog HDL File                                       ; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/avmm_ic/avmm_ic/altera_merlin_traffic_limiter_1921/synth/altera_avalon_st_pipeline_base.v                                                 ; intel_rtile_cxl_top_1140                ; ./../intel_rtile_cxl_top_cxltyp2_ed.ip                   ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; dc0db8bb397f70fd388b2bae4930f1ff ;
; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/avmm_ic/avmm_ic/altera_merlin_traffic_limiter_1921/synth/avmm_ic_altera_merlin_traffic_limiter_altera_avalon_sc_fifo_1921_gkzjeda.v       ; User-Specified SystemVerilog HDL File                                       ; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/avmm_ic/avmm_ic/altera_merlin_traffic_limiter_1921/synth/avmm_ic_altera_merlin_traffic_limiter_altera_avalon_sc_fifo_1921_gkzjeda.v       ; intel_rtile_cxl_top_1140                ; ./../intel_rtile_cxl_top_cxltyp2_ed.ip                   ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 199cbb363eb1a9f6edf10dd13c7c1991 ;
; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/avmm_ic/avmm_ic/altera_merlin_traffic_limiter_1921/synth/avmm_ic_altera_merlin_traffic_limiter_1921_nm2ibua.sv                            ; User-Specified SystemVerilog HDL File                                       ; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/avmm_ic/avmm_ic/altera_merlin_traffic_limiter_1921/synth/avmm_ic_altera_merlin_traffic_limiter_1921_nm2ibua.sv                            ; intel_rtile_cxl_top_1140                ; ./../intel_rtile_cxl_top_cxltyp2_ed.ip                   ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 1010543ffd98f3d50fcfead3760ee303 ;
; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/avmm_ic/avmm_ic/altera_mm_interconnect_1920/synth/avmm_ic_altera_mm_interconnect_1920_le22nvy.v                                           ; User-Specified SystemVerilog HDL File                                       ; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/avmm_ic/avmm_ic/altera_mm_interconnect_1920/synth/avmm_ic_altera_mm_interconnect_1920_le22nvy.v                                           ; intel_rtile_cxl_top_1140                ; ./../intel_rtile_cxl_top_cxltyp2_ed.ip                   ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 61b2622c21c760f2ad40062f26456c71 ;
; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/avmm_ic/avmm_ic/altera_merlin_master_agent_1930/synth/avmm_ic_altera_merlin_master_agent_1930_l64uqry.sv                                  ; User-Specified SystemVerilog HDL File                                       ; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/avmm_ic/avmm_ic/altera_merlin_master_agent_1930/synth/avmm_ic_altera_merlin_master_agent_1930_l64uqry.sv                                  ; intel_rtile_cxl_top_1140                ; ./../intel_rtile_cxl_top_cxltyp2_ed.ip                   ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 2f75583465981b815f75dcf2fad10f32 ;
; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/avmm_ic/avmm_ic/altera_merlin_demultiplexer_1921/synth/avmm_ic_altera_merlin_demultiplexer_1921_fcuzvuy.sv                                ; User-Specified SystemVerilog HDL File                                       ; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/avmm_ic/avmm_ic/altera_merlin_demultiplexer_1921/synth/avmm_ic_altera_merlin_demultiplexer_1921_fcuzvuy.sv                                ; intel_rtile_cxl_top_1140                ; ./../intel_rtile_cxl_top_cxltyp2_ed.ip                   ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 3261b7cf4cfd99568de8645572c5ecfe ;
; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/avmm_ic/avmm_ic/altera_merlin_demultiplexer_1921/synth/avmm_ic_altera_merlin_demultiplexer_1921_cvl6pja.sv                                ; User-Specified SystemVerilog HDL File                                       ; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/avmm_ic/avmm_ic/altera_merlin_demultiplexer_1921/synth/avmm_ic_altera_merlin_demultiplexer_1921_cvl6pja.sv                                ; intel_rtile_cxl_top_1140                ; ./../intel_rtile_cxl_top_cxltyp2_ed.ip                   ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 60a362c7cfa43b1ec7e5ca696b6bc7dd ;
; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/avmm_ic/avmm_ic/altera_merlin_demultiplexer_1921/synth/avmm_ic_altera_merlin_demultiplexer_1921_dpelvkq.sv                                ; User-Specified SystemVerilog HDL File                                       ; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/avmm_ic/avmm_ic/altera_merlin_demultiplexer_1921/synth/avmm_ic_altera_merlin_demultiplexer_1921_dpelvkq.sv                                ; intel_rtile_cxl_top_1140                ; ./../intel_rtile_cxl_top_cxltyp2_ed.ip                   ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; a46440f2e0c6943a564c08d426d85287 ;
; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/avmm_ic/avmm_ic/altera_merlin_demultiplexer_1921/synth/avmm_ic_altera_merlin_demultiplexer_1921_jlx254y.sv                                ; User-Specified SystemVerilog HDL File                                       ; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/avmm_ic/avmm_ic/altera_merlin_demultiplexer_1921/synth/avmm_ic_altera_merlin_demultiplexer_1921_jlx254y.sv                                ; intel_rtile_cxl_top_1140                ; ./../intel_rtile_cxl_top_cxltyp2_ed.ip                   ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 6224d41012587161a71e2124f9857579 ;
; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/avmm_ic/avmm_ic/altera_merlin_demultiplexer_1921/synth/avmm_ic_altera_merlin_demultiplexer_1921_dgfibqy.sv                                ; User-Specified SystemVerilog HDL File                                       ; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/avmm_ic/avmm_ic/altera_merlin_demultiplexer_1921/synth/avmm_ic_altera_merlin_demultiplexer_1921_dgfibqy.sv                                ; intel_rtile_cxl_top_1140                ; ./../intel_rtile_cxl_top_cxltyp2_ed.ip                   ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; d1ce9c2b94be0dc493a654ca3afe0c1e ;
; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/avmm_ic/avmm_ic/altera_merlin_demultiplexer_1921/synth/avmm_ic_altera_merlin_demultiplexer_1921_k2lns2i.sv                                ; User-Specified SystemVerilog HDL File                                       ; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/avmm_ic/avmm_ic/altera_merlin_demultiplexer_1921/synth/avmm_ic_altera_merlin_demultiplexer_1921_k2lns2i.sv                                ; intel_rtile_cxl_top_1140                ; ./../intel_rtile_cxl_top_cxltyp2_ed.ip                   ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 3d71c481640863b59deac7497d12c9c2 ;
; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/avmm_ic/avmm_ic/altera_merlin_demultiplexer_1921/synth/avmm_ic_altera_merlin_demultiplexer_1921_m624g6i.sv                                ; User-Specified SystemVerilog HDL File                                       ; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/avmm_ic/avmm_ic/altera_merlin_demultiplexer_1921/synth/avmm_ic_altera_merlin_demultiplexer_1921_m624g6i.sv                                ; intel_rtile_cxl_top_1140                ; ./../intel_rtile_cxl_top_cxltyp2_ed.ip                   ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 11efbd0f03fd211b35d1a96a2ddedcd8 ;
; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/avmm_ic/avmm_ic/altera_merlin_demultiplexer_1921/synth/avmm_ic_altera_merlin_demultiplexer_1921_nnukihq.sv                                ; User-Specified SystemVerilog HDL File                                       ; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/avmm_ic/avmm_ic/altera_merlin_demultiplexer_1921/synth/avmm_ic_altera_merlin_demultiplexer_1921_nnukihq.sv                                ; intel_rtile_cxl_top_1140                ; ./../intel_rtile_cxl_top_cxltyp2_ed.ip                   ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 4afc1a61c58d71807fd0ef01f01f3fe9 ;
; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/avmm_ic/avmm_ic/altera_merlin_demultiplexer_1921/synth/avmm_ic_altera_merlin_demultiplexer_1921_xubonsq.sv                                ; User-Specified SystemVerilog HDL File                                       ; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/avmm_ic/avmm_ic/altera_merlin_demultiplexer_1921/synth/avmm_ic_altera_merlin_demultiplexer_1921_xubonsq.sv                                ; intel_rtile_cxl_top_1140                ; ./../intel_rtile_cxl_top_cxltyp2_ed.ip                   ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; bb80225d5d611370d199579f706677e1 ;
; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/avmm_ic/avmm_ic/altera_merlin_master_translator_192/synth/avmm_ic_altera_merlin_master_translator_192_54w642y.sv                          ; User-Specified SystemVerilog HDL File                                       ; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/avmm_ic/avmm_ic/altera_merlin_master_translator_192/synth/avmm_ic_altera_merlin_master_translator_192_54w642y.sv                          ; intel_rtile_cxl_top_1140                ; ./../intel_rtile_cxl_top_cxltyp2_ed.ip                   ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; c079581ef257b5570900af7440d253da ;
; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/avmm_ic/avmm_ic/altera_merlin_width_adapter_1950/synth/avmm_ic_altera_merlin_width_adapter_1950_ksbifri.sv                                ; User-Specified SystemVerilog HDL File                                       ; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/avmm_ic/avmm_ic/altera_merlin_width_adapter_1950/synth/avmm_ic_altera_merlin_width_adapter_1950_ksbifri.sv                                ; intel_rtile_cxl_top_1140                ; ./../intel_rtile_cxl_top_cxltyp2_ed.ip                   ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 575cf3e0dd4840ed7b9bc96cbeee17e3 ;
; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/avmm_ic/avmm_ic/altera_merlin_width_adapter_1950/synth/altera_merlin_address_alignment.sv                                                 ; User-Specified SystemVerilog HDL File                                       ; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/avmm_ic/avmm_ic/altera_merlin_width_adapter_1950/synth/altera_merlin_address_alignment.sv                                                 ; intel_rtile_cxl_top_1140                ; ./../intel_rtile_cxl_top_cxltyp2_ed.ip                   ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 15131b8131c912eed42545ff40733d1c ;
; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/avmm_ic/avmm_ic/altera_merlin_width_adapter_1950/synth/avmm_ic_altera_merlin_width_adapter_1950_ssddhoi.sv                                ; User-Specified SystemVerilog HDL File                                       ; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/avmm_ic/avmm_ic/altera_merlin_width_adapter_1950/synth/avmm_ic_altera_merlin_width_adapter_1950_ssddhoi.sv                                ; intel_rtile_cxl_top_1140                ; ./../intel_rtile_cxl_top_cxltyp2_ed.ip                   ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 6e0dbf39ec9e087fd30a0adc25fb061f ;
; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/avmm_ic/avmm_ic/altera_merlin_width_adapter_1950/synth/avmm_ic_altera_merlin_width_adapter_1950_m3lulhi.sv                                ; User-Specified SystemVerilog HDL File                                       ; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/avmm_ic/avmm_ic/altera_merlin_width_adapter_1950/synth/avmm_ic_altera_merlin_width_adapter_1950_m3lulhi.sv                                ; intel_rtile_cxl_top_1140                ; ./../intel_rtile_cxl_top_cxltyp2_ed.ip                   ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 7d9fb8143fe57fc1d8af705b256cc09b ;
; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/avmm_ic/avmm_ic/altera_merlin_width_adapter_1950/synth/avmm_ic_altera_merlin_width_adapter_1950_uam5dii.sv                                ; User-Specified SystemVerilog HDL File                                       ; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/avmm_ic/avmm_ic/altera_merlin_width_adapter_1950/synth/avmm_ic_altera_merlin_width_adapter_1950_uam5dii.sv                                ; intel_rtile_cxl_top_1140                ; ./../intel_rtile_cxl_top_cxltyp2_ed.ip                   ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; c1f5625d6651333c91a73dfa2ff5cd7f ;
; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/avmm_ic/avmm_ic/altera_merlin_width_adapter_1950/synth/avmm_ic_altera_merlin_width_adapter_1950_gbpug3i.sv                                ; User-Specified SystemVerilog HDL File                                       ; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/avmm_ic/avmm_ic/altera_merlin_width_adapter_1950/synth/avmm_ic_altera_merlin_width_adapter_1950_gbpug3i.sv                                ; intel_rtile_cxl_top_1140                ; ./../intel_rtile_cxl_top_cxltyp2_ed.ip                   ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; c29d6da372564356ae45b3ce9badb149 ;
; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/avmm_ic/avmm_ic/altera_merlin_width_adapter_1950/synth/avmm_ic_altera_merlin_width_adapter_1950_43i7ysa.sv                                ; User-Specified SystemVerilog HDL File                                       ; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/avmm_ic/avmm_ic/altera_merlin_width_adapter_1950/synth/avmm_ic_altera_merlin_width_adapter_1950_43i7ysa.sv                                ; intel_rtile_cxl_top_1140                ; ./../intel_rtile_cxl_top_cxltyp2_ed.ip                   ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; eb7a517295de2bd4a7f2d2b3410ac1b0 ;
; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/avmm_ic/avmm_ic/altera_merlin_width_adapter_1950/synth/altera_merlin_burst_uncompressor.sv                                                ; User-Specified SystemVerilog HDL File                                       ; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/avmm_ic/avmm_ic/altera_merlin_width_adapter_1950/synth/altera_merlin_burst_uncompressor.sv                                                ; intel_rtile_cxl_top_1140                ; ./../intel_rtile_cxl_top_cxltyp2_ed.ip                   ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 6ede8a2c7046cb127f2e7b17bac04b1f ;
; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/avmm_ic/avmm_ic/altera_merlin_slave_agent_1930/synth/avmm_ic_altera_merlin_slave_agent_1930_jxauz3i.sv                                    ; User-Specified SystemVerilog HDL File                                       ; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/avmm_ic/avmm_ic/altera_merlin_slave_agent_1930/synth/avmm_ic_altera_merlin_slave_agent_1930_jxauz3i.sv                                    ; intel_rtile_cxl_top_1140                ; ./../intel_rtile_cxl_top_cxltyp2_ed.ip                   ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; f3e483c2ed9b68b68705c01a1625f6a9 ;
; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/avmm_ic/avmm_ic/altera_merlin_slave_agent_1930/synth/altera_merlin_burst_uncompressor.sv                                                  ; User-Specified SystemVerilog HDL File                                       ; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/avmm_ic/avmm_ic/altera_merlin_slave_agent_1930/synth/altera_merlin_burst_uncompressor.sv                                                  ; intel_rtile_cxl_top_1140                ; ./../intel_rtile_cxl_top_cxltyp2_ed.ip                   ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 6ede8a2c7046cb127f2e7b17bac04b1f ;
; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/avmm_ic/ip/avmm_ic/avmm_ic_clk_in/synth/avmm_ic_clk_in.v                                                                                  ; User-Specified SystemVerilog HDL File                                       ; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/avmm_ic/ip/avmm_ic/avmm_ic_clk_in/synth/avmm_ic_clk_in.v                                                                                  ; intel_rtile_cxl_top_1140                ; ./../intel_rtile_cxl_top_cxltyp2_ed.ip                   ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 3ff2c2a45d00f353f66861d1a03f2829 ;
; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/avmm_ic/ip/avmm_ic/ccl_ic_rst/synth/ccl_ic_rst.v                                                                                          ; User-Specified SystemVerilog HDL File                                       ; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/avmm_ic/ip/avmm_ic/ccl_ic_rst/synth/ccl_ic_rst.v                                                                                          ; intel_rtile_cxl_top_1140                ; ./../intel_rtile_cxl_top_cxltyp2_ed.ip                   ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 41d9777b1a04bd773d67250201325c54 ;
; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/avmm_ic/ip/avmm_ic/bbs_slave/synth/bbs_slave.v                                                                                            ; User-Specified SystemVerilog HDL File                                       ; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/avmm_ic/ip/avmm_ic/bbs_slave/synth/bbs_slave.v                                                                                            ; intel_rtile_cxl_top_1140                ; ./../intel_rtile_cxl_top_cxltyp2_ed.ip                   ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; f70f0ef16ddb47df8e044e57d726413b ;
; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/avmm_ic/ip/avmm_ic/bbs_slave/altera_avalon_mm_bridge_2010/synth/altera_merlin_waitrequest_adapter.v                                       ; User-Specified SystemVerilog HDL File                                       ; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/avmm_ic/ip/avmm_ic/bbs_slave/altera_avalon_mm_bridge_2010/synth/altera_merlin_waitrequest_adapter.v                                       ; intel_rtile_cxl_top_1140                ; ./../intel_rtile_cxl_top_cxltyp2_ed.ip                   ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; c60b32311f8105828b08c05a1e04502f ;
; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/avmm_ic/ip/avmm_ic/bbs_slave/altera_avalon_mm_bridge_2010/synth/altera_avalon_sc_fifo.v                                                   ; User-Specified SystemVerilog HDL File                                       ; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/avmm_ic/ip/avmm_ic/bbs_slave/altera_avalon_mm_bridge_2010/synth/altera_avalon_sc_fifo.v                                                   ; intel_rtile_cxl_top_1140                ; ./../intel_rtile_cxl_top_cxltyp2_ed.ip                   ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 2ed8dbce2b4c6e9c07f5936839e9b648 ;
; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/avmm_ic/ip/avmm_ic/bbs_slave/altera_avalon_mm_bridge_2010/synth/bbs_slave_altera_avalon_mm_bridge_2010_tex5a4i.v                          ; User-Specified SystemVerilog HDL File                                       ; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/avmm_ic/ip/avmm_ic/bbs_slave/altera_avalon_mm_bridge_2010/synth/bbs_slave_altera_avalon_mm_bridge_2010_tex5a4i.v                          ; intel_rtile_cxl_top_1140                ; ./../intel_rtile_cxl_top_cxltyp2_ed.ip                   ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 226bd03ad85b5906c81934a12b8d4dfb ;
; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/avmm_ic/ip/avmm_ic/ccl_master/synth/ccl_master.v                                                                                          ; User-Specified SystemVerilog HDL File                                       ; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/avmm_ic/ip/avmm_ic/ccl_master/synth/ccl_master.v                                                                                          ; intel_rtile_cxl_top_1140                ; ./../intel_rtile_cxl_top_cxltyp2_ed.ip                   ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 50f16d8112b9bf1a4aa300b1a6612b93 ;
; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/avmm_ic/ip/avmm_ic/ccl_master/st_dc_fifo_1953/synth/ccl_master_st_dc_fifo_1953_3qfelpa.v                                                  ; User-Specified SystemVerilog HDL File                                       ; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/avmm_ic/ip/avmm_ic/ccl_master/st_dc_fifo_1953/synth/ccl_master_st_dc_fifo_1953_3qfelpa.v                                                  ; intel_rtile_cxl_top_1140                ; ./../intel_rtile_cxl_top_cxltyp2_ed.ip                   ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; b3c6ea9c4013c6f06225744500613395 ;
; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/avmm_ic/ip/avmm_ic/ccl_master/st_dc_fifo_1953/synth/altera_reset_synchronizer.v                                                           ; User-Specified SystemVerilog HDL File                                       ; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/avmm_ic/ip/avmm_ic/ccl_master/st_dc_fifo_1953/synth/altera_reset_synchronizer.v                                                           ; intel_rtile_cxl_top_1140                ; ./../intel_rtile_cxl_top_cxltyp2_ed.ip                   ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; d6e462549974d58e2f9d33b402194675 ;
; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/avmm_ic/ip/avmm_ic/ccl_master/st_dc_fifo_1953/synth/altera_std_synchronizer_nocut.v                                                       ; User-Specified SystemVerilog HDL File                                       ; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/avmm_ic/ip/avmm_ic/ccl_master/st_dc_fifo_1953/synth/altera_std_synchronizer_nocut.v                                                       ; intel_rtile_cxl_top_1140                ; ./../intel_rtile_cxl_top_cxltyp2_ed.ip                   ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; a715195da2fa2db22518f590a514396c ;
; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/avmm_ic/ip/avmm_ic/ccl_master/st_dc_fifo_1953/synth/altera_dcfifo_synchronizer_bundle.v                                                   ; User-Specified SystemVerilog HDL File                                       ; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/avmm_ic/ip/avmm_ic/ccl_master/st_dc_fifo_1953/synth/altera_dcfifo_synchronizer_bundle.v                                                   ; intel_rtile_cxl_top_1140                ; ./../intel_rtile_cxl_top_cxltyp2_ed.ip                   ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 50e1723b436275957d975572685bccd3 ;
; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/avmm_ic/ip/avmm_ic/ccl_master/mm_ccb_1921/synth/ccl_master_mm_ccb_st_dc_fifo_1921_zgyiaci.v                                               ; User-Specified SystemVerilog HDL File                                       ; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/avmm_ic/ip/avmm_ic/ccl_master/mm_ccb_1921/synth/ccl_master_mm_ccb_st_dc_fifo_1921_zgyiaci.v                                               ; intel_rtile_cxl_top_1140                ; ./../intel_rtile_cxl_top_cxltyp2_ed.ip                   ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 221e66ff7279e57f7b9876f819f01bf8 ;
; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/avmm_ic/ip/avmm_ic/ccl_master/mm_ccb_1921/synth/ccl_master_mm_ccb_1921_sja7pia.v                                                          ; User-Specified SystemVerilog HDL File                                       ; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/avmm_ic/ip/avmm_ic/ccl_master/mm_ccb_1921/synth/ccl_master_mm_ccb_1921_sja7pia.v                                                          ; intel_rtile_cxl_top_1140                ; ./../intel_rtile_cxl_top_cxltyp2_ed.ip                   ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; a90f6ab15c4be61c47f8a24cc100f4af ;
; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/avmm_ic/ip/avmm_ic/ccl_master/mm_ccb_1921/synth/ccl_master_mm_ccb_st_dc_fifo_1921_2hv7lja.v                                               ; User-Specified SystemVerilog HDL File                                       ; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/avmm_ic/ip/avmm_ic/ccl_master/mm_ccb_1921/synth/ccl_master_mm_ccb_st_dc_fifo_1921_2hv7lja.v                                               ; intel_rtile_cxl_top_1140                ; ./../intel_rtile_cxl_top_cxltyp2_ed.ip                   ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 92d2aa14d0fb63692d7ad466022c75cb ;
; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/avmm_ic/ip/avmm_ic/ccv_afu/synth/ccv_afu.v                                                                                                ; User-Specified SystemVerilog HDL File                                       ; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/avmm_ic/ip/avmm_ic/ccv_afu/synth/ccv_afu.v                                                                                                ; intel_rtile_cxl_top_1140                ; ./../intel_rtile_cxl_top_cxltyp2_ed.ip                   ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 42c84ad278f47f93b6bfb49851400bf8 ;
; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/avmm_ic/ip/avmm_ic/ccv_afu/altera_avalon_mm_bridge_2010/synth/altera_merlin_waitrequest_adapter.v                                         ; User-Specified SystemVerilog HDL File                                       ; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/avmm_ic/ip/avmm_ic/ccv_afu/altera_avalon_mm_bridge_2010/synth/altera_merlin_waitrequest_adapter.v                                         ; intel_rtile_cxl_top_1140                ; ./../intel_rtile_cxl_top_cxltyp2_ed.ip                   ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; c60b32311f8105828b08c05a1e04502f ;
; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/avmm_ic/ip/avmm_ic/ccv_afu/altera_avalon_mm_bridge_2010/synth/ccv_afu_altera_avalon_mm_bridge_2010_tex5a4i.v                              ; User-Specified SystemVerilog HDL File                                       ; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/avmm_ic/ip/avmm_ic/ccv_afu/altera_avalon_mm_bridge_2010/synth/ccv_afu_altera_avalon_mm_bridge_2010_tex5a4i.v                              ; intel_rtile_cxl_top_1140                ; ./../intel_rtile_cxl_top_cxltyp2_ed.ip                   ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 221513161e69ea7bc2d98e5d95c97961 ;
; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/avmm_ic/ip/avmm_ic/ccv_afu/altera_avalon_mm_bridge_2010/synth/altera_avalon_sc_fifo.v                                                     ; User-Specified SystemVerilog HDL File                                       ; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/avmm_ic/ip/avmm_ic/ccv_afu/altera_avalon_mm_bridge_2010/synth/altera_avalon_sc_fifo.v                                                     ; intel_rtile_cxl_top_1140                ; ./../intel_rtile_cxl_top_cxltyp2_ed.ip                   ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 2ed8dbce2b4c6e9c07f5936839e9b648 ;
; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/avmm_ic/ip/avmm_ic/usr_avmm_slave/synth/usr_avmm_slave.v                                                                                  ; User-Specified SystemVerilog HDL File                                       ; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/avmm_ic/ip/avmm_ic/usr_avmm_slave/synth/usr_avmm_slave.v                                                                                  ; intel_rtile_cxl_top_1140                ; ./../intel_rtile_cxl_top_cxltyp2_ed.ip                   ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; dd48c129282808206079d3ef2939ecff ;
; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/avmm_ic/ip/avmm_ic/usr_avmm_slave/altera_avalon_mm_bridge_2010/synth/usr_avmm_slave_altera_avalon_mm_bridge_2010_tex5a4i.v                ; User-Specified SystemVerilog HDL File                                       ; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/avmm_ic/ip/avmm_ic/usr_avmm_slave/altera_avalon_mm_bridge_2010/synth/usr_avmm_slave_altera_avalon_mm_bridge_2010_tex5a4i.v                ; intel_rtile_cxl_top_1140                ; ./../intel_rtile_cxl_top_cxltyp2_ed.ip                   ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 09eacaeea48bc76cfc6b19ed2cdbbe20 ;
; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/avmm_ic/ip/avmm_ic/usr_avmm_slave/altera_avalon_mm_bridge_2010/synth/altera_merlin_waitrequest_adapter.v                                  ; User-Specified SystemVerilog HDL File                                       ; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/avmm_ic/ip/avmm_ic/usr_avmm_slave/altera_avalon_mm_bridge_2010/synth/altera_merlin_waitrequest_adapter.v                                  ; intel_rtile_cxl_top_1140                ; ./../intel_rtile_cxl_top_cxltyp2_ed.ip                   ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; c60b32311f8105828b08c05a1e04502f ;
; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/avmm_ic/ip/avmm_ic/usr_avmm_slave/altera_avalon_mm_bridge_2010/synth/altera_avalon_sc_fifo.v                                              ; User-Specified SystemVerilog HDL File                                       ; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/avmm_ic/ip/avmm_ic/usr_avmm_slave/altera_avalon_mm_bridge_2010/synth/altera_avalon_sc_fifo.v                                              ; intel_rtile_cxl_top_1140                ; ./../intel_rtile_cxl_top_cxltyp2_ed.ip                   ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 2ed8dbce2b4c6e9c07f5936839e9b648 ;
; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/avmm_ic/ip/avmm_ic/cmb2avst_slave/synth/cmb2avst_slave.v                                                                                  ; User-Specified SystemVerilog HDL File                                       ; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/avmm_ic/ip/avmm_ic/cmb2avst_slave/synth/cmb2avst_slave.v                                                                                  ; intel_rtile_cxl_top_1140                ; ./../intel_rtile_cxl_top_cxltyp2_ed.ip                   ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 0ad8e4d7e8b02b85bcee8c30109e5d46 ;
; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/avmm_ic/ip/avmm_ic/cmb2avst_slave/altera_avalon_mm_bridge_2010/synth/altera_merlin_waitrequest_adapter.v                                  ; User-Specified SystemVerilog HDL File                                       ; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/avmm_ic/ip/avmm_ic/cmb2avst_slave/altera_avalon_mm_bridge_2010/synth/altera_merlin_waitrequest_adapter.v                                  ; intel_rtile_cxl_top_1140                ; ./../intel_rtile_cxl_top_cxltyp2_ed.ip                   ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; c60b32311f8105828b08c05a1e04502f ;
; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/avmm_ic/ip/avmm_ic/cmb2avst_slave/altera_avalon_mm_bridge_2010/synth/altera_avalon_sc_fifo.v                                              ; User-Specified SystemVerilog HDL File                                       ; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/avmm_ic/ip/avmm_ic/cmb2avst_slave/altera_avalon_mm_bridge_2010/synth/altera_avalon_sc_fifo.v                                              ; intel_rtile_cxl_top_1140                ; ./../intel_rtile_cxl_top_cxltyp2_ed.ip                   ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 2ed8dbce2b4c6e9c07f5936839e9b648 ;
; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/avmm_ic/ip/avmm_ic/cmb2avst_slave/altera_avalon_mm_bridge_2010/synth/cmb2avst_slave_altera_avalon_mm_bridge_2010_tex5a4i.v                ; User-Specified SystemVerilog HDL File                                       ; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/avmm_ic/ip/avmm_ic/cmb2avst_slave/altera_avalon_mm_bridge_2010/synth/cmb2avst_slave_altera_avalon_mm_bridge_2010_tex5a4i.v                ; intel_rtile_cxl_top_1140                ; ./../intel_rtile_cxl_top_cxltyp2_ed.ip                   ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; ff09a71bad412de0ed0dd15dbbafcc0b ;
; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/avmm_ic/ip/avmm_ic/ccl_csb2wire_csr/synth/ccl_csb2wire_csr.v                                                                              ; User-Specified SystemVerilog HDL File                                       ; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/avmm_ic/ip/avmm_ic/ccl_csb2wire_csr/synth/ccl_csb2wire_csr.v                                                                              ; intel_rtile_cxl_top_1140                ; ./../intel_rtile_cxl_top_cxltyp2_ed.ip                   ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 3c88f133a4ec5267783d7ccfcc2d2874 ;
; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/avmm_ic/ip/avmm_ic/ccl_csb2wire_csr/altera_avalon_mm_bridge_2010/synth/altera_merlin_waitrequest_adapter.v                                ; User-Specified SystemVerilog HDL File                                       ; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/avmm_ic/ip/avmm_ic/ccl_csb2wire_csr/altera_avalon_mm_bridge_2010/synth/altera_merlin_waitrequest_adapter.v                                ; intel_rtile_cxl_top_1140                ; ./../intel_rtile_cxl_top_cxltyp2_ed.ip                   ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; c60b32311f8105828b08c05a1e04502f ;
; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/avmm_ic/ip/avmm_ic/ccl_csb2wire_csr/altera_avalon_mm_bridge_2010/synth/altera_avalon_sc_fifo.v                                            ; User-Specified SystemVerilog HDL File                                       ; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/avmm_ic/ip/avmm_ic/ccl_csb2wire_csr/altera_avalon_mm_bridge_2010/synth/altera_avalon_sc_fifo.v                                            ; intel_rtile_cxl_top_1140                ; ./../intel_rtile_cxl_top_cxltyp2_ed.ip                   ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 2ed8dbce2b4c6e9c07f5936839e9b648 ;
; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/avmm_ic/ip/avmm_ic/ccl_csb2wire_csr/altera_avalon_mm_bridge_2010/synth/ccl_csb2wire_csr_altera_avalon_mm_bridge_2010_tex5a4i.v            ; User-Specified SystemVerilog HDL File                                       ; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/avmm_ic/ip/avmm_ic/ccl_csb2wire_csr/altera_avalon_mm_bridge_2010/synth/ccl_csb2wire_csr_altera_avalon_mm_bridge_2010_tex5a4i.v            ; intel_rtile_cxl_top_1140                ; ./../intel_rtile_cxl_top_cxltyp2_ed.ip                   ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 6f87244da3d68138b251a0dac39712be ;
; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/avmm_ic/ip/avmm_ic/hip_recfg_clk_in/synth/hip_recfg_clk_in.v                                                                              ; User-Specified SystemVerilog HDL File                                       ; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/avmm_ic/ip/avmm_ic/hip_recfg_clk_in/synth/hip_recfg_clk_in.v                                                                              ; intel_rtile_cxl_top_1140                ; ./../intel_rtile_cxl_top_cxltyp2_ed.ip                   ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; df9d724ded14d3c9ce0e673f7ac1ceeb ;
; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/avmm_ic/ip/avmm_ic/ccl_mirror_master/synth/ccl_mirror_master.v                                                                            ; User-Specified SystemVerilog HDL File                                       ; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/avmm_ic/ip/avmm_ic/ccl_mirror_master/synth/ccl_mirror_master.v                                                                            ; intel_rtile_cxl_top_1140                ; ./../intel_rtile_cxl_top_cxltyp2_ed.ip                   ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 24934686aa67293560a7b0c87d4655c4 ;
; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/avmm_ic/ip/avmm_ic/ccl_mirror_master/altera_avalon_mm_bridge_2010/synth/altera_merlin_waitrequest_adapter.v                               ; User-Specified SystemVerilog HDL File                                       ; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/avmm_ic/ip/avmm_ic/ccl_mirror_master/altera_avalon_mm_bridge_2010/synth/altera_merlin_waitrequest_adapter.v                               ; intel_rtile_cxl_top_1140                ; ./../intel_rtile_cxl_top_cxltyp2_ed.ip                   ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; c60b32311f8105828b08c05a1e04502f ;
; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/avmm_ic/ip/avmm_ic/ccl_mirror_master/altera_avalon_mm_bridge_2010/synth/altera_avalon_sc_fifo.v                                           ; User-Specified SystemVerilog HDL File                                       ; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/avmm_ic/ip/avmm_ic/ccl_mirror_master/altera_avalon_mm_bridge_2010/synth/altera_avalon_sc_fifo.v                                           ; intel_rtile_cxl_top_1140                ; ./../intel_rtile_cxl_top_cxltyp2_ed.ip                   ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 2ed8dbce2b4c6e9c07f5936839e9b648 ;
; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/avmm_ic/ip/avmm_ic/ccl_mirror_master/altera_avalon_mm_bridge_2010/synth/ccl_mirror_master_altera_avalon_mm_bridge_2010_tex5a4i.v          ; User-Specified SystemVerilog HDL File                                       ; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/avmm_ic/ip/avmm_ic/ccl_mirror_master/altera_avalon_mm_bridge_2010/synth/ccl_mirror_master_altera_avalon_mm_bridge_2010_tex5a4i.v          ; intel_rtile_cxl_top_1140                ; ./../intel_rtile_cxl_top_cxltyp2_ed.ip                   ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 8d6858865fd7c8bed9f244d8ec4ee316 ;
; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/avmm_ic/ip/avmm_ic/ccl_slave/synth/ccl_slave.v                                                                                            ; User-Specified SystemVerilog HDL File                                       ; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/avmm_ic/ip/avmm_ic/ccl_slave/synth/ccl_slave.v                                                                                            ; intel_rtile_cxl_top_1140                ; ./../intel_rtile_cxl_top_cxltyp2_ed.ip                   ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 331e0e742abfe99e2f8a3de45bf88fa1 ;
; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/avmm_ic/ip/avmm_ic/ccl_slave/st_dc_fifo_1953/synth/altera_reset_synchronizer.v                                                            ; User-Specified SystemVerilog HDL File                                       ; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/avmm_ic/ip/avmm_ic/ccl_slave/st_dc_fifo_1953/synth/altera_reset_synchronizer.v                                                            ; intel_rtile_cxl_top_1140                ; ./../intel_rtile_cxl_top_cxltyp2_ed.ip                   ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; d6e462549974d58e2f9d33b402194675 ;
; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/avmm_ic/ip/avmm_ic/ccl_slave/st_dc_fifo_1953/synth/ccl_slave_st_dc_fifo_1953_3qfelpa.v                                                    ; User-Specified SystemVerilog HDL File                                       ; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/avmm_ic/ip/avmm_ic/ccl_slave/st_dc_fifo_1953/synth/ccl_slave_st_dc_fifo_1953_3qfelpa.v                                                    ; intel_rtile_cxl_top_1140                ; ./../intel_rtile_cxl_top_cxltyp2_ed.ip                   ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; b918ab99655574b20e3047c3a7023bee ;
; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/avmm_ic/ip/avmm_ic/ccl_slave/st_dc_fifo_1953/synth/altera_std_synchronizer_nocut.v                                                        ; User-Specified SystemVerilog HDL File                                       ; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/avmm_ic/ip/avmm_ic/ccl_slave/st_dc_fifo_1953/synth/altera_std_synchronizer_nocut.v                                                        ; intel_rtile_cxl_top_1140                ; ./../intel_rtile_cxl_top_cxltyp2_ed.ip                   ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; a715195da2fa2db22518f590a514396c ;
; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/avmm_ic/ip/avmm_ic/ccl_slave/st_dc_fifo_1953/synth/altera_dcfifo_synchronizer_bundle.v                                                    ; User-Specified SystemVerilog HDL File                                       ; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/avmm_ic/ip/avmm_ic/ccl_slave/st_dc_fifo_1953/synth/altera_dcfifo_synchronizer_bundle.v                                                    ; intel_rtile_cxl_top_1140                ; ./../intel_rtile_cxl_top_cxltyp2_ed.ip                   ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 50e1723b436275957d975572685bccd3 ;
; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/avmm_ic/ip/avmm_ic/ccl_slave/mm_ccb_1921/synth/ccl_slave_mm_ccb_st_dc_fifo_1921_oimqwri.v                                                 ; User-Specified SystemVerilog HDL File                                       ; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/avmm_ic/ip/avmm_ic/ccl_slave/mm_ccb_1921/synth/ccl_slave_mm_ccb_st_dc_fifo_1921_oimqwri.v                                                 ; intel_rtile_cxl_top_1140                ; ./../intel_rtile_cxl_top_cxltyp2_ed.ip                   ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 8d4411fd407c58ab431017d20e50ba89 ;
; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/avmm_ic/ip/avmm_ic/ccl_slave/mm_ccb_1921/synth/ccl_slave_mm_ccb_1921_sja7pia.v                                                            ; User-Specified SystemVerilog HDL File                                       ; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/avmm_ic/ip/avmm_ic/ccl_slave/mm_ccb_1921/synth/ccl_slave_mm_ccb_1921_sja7pia.v                                                            ; intel_rtile_cxl_top_1140                ; ./../intel_rtile_cxl_top_cxltyp2_ed.ip                   ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 5b63f4ec00e5b934df8ff9ebfef47636 ;
; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/avmm_ic/ip/avmm_ic/ccl_slave/mm_ccb_1921/synth/ccl_slave_mm_ccb_st_dc_fifo_1921_tafnxbi.v                                                 ; User-Specified SystemVerilog HDL File                                       ; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/avmm_ic/ip/avmm_ic/ccl_slave/mm_ccb_1921/synth/ccl_slave_mm_ccb_st_dc_fifo_1921_tafnxbi.v                                                 ; intel_rtile_cxl_top_1140                ; ./../intel_rtile_cxl_top_cxltyp2_ed.ip                   ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; da1cf7f3613332ef1d06446be07a3a22 ;
; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/avmm_ic/ip/avmm_ic/usr_access_master/synth/usr_access_master.v                                                                            ; User-Specified SystemVerilog HDL File                                       ; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/avmm_ic/ip/avmm_ic/usr_access_master/synth/usr_access_master.v                                                                            ; intel_rtile_cxl_top_1140                ; ./../intel_rtile_cxl_top_cxltyp2_ed.ip                   ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 5036ab27bd3147822eb7682f6f771ed9 ;
; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/avmm_ic/ip/avmm_ic/usr_access_master/altera_avalon_mm_bridge_2010/synth/altera_merlin_waitrequest_adapter.v                               ; User-Specified SystemVerilog HDL File                                       ; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/avmm_ic/ip/avmm_ic/usr_access_master/altera_avalon_mm_bridge_2010/synth/altera_merlin_waitrequest_adapter.v                               ; intel_rtile_cxl_top_1140                ; ./../intel_rtile_cxl_top_cxltyp2_ed.ip                   ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; c60b32311f8105828b08c05a1e04502f ;
; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/avmm_ic/ip/avmm_ic/usr_access_master/altera_avalon_mm_bridge_2010/synth/altera_avalon_sc_fifo.v                                           ; User-Specified SystemVerilog HDL File                                       ; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/avmm_ic/ip/avmm_ic/usr_access_master/altera_avalon_mm_bridge_2010/synth/altera_avalon_sc_fifo.v                                           ; intel_rtile_cxl_top_1140                ; ./../intel_rtile_cxl_top_cxltyp2_ed.ip                   ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 2ed8dbce2b4c6e9c07f5936839e9b648 ;
; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/avmm_ic/ip/avmm_ic/usr_access_master/altera_avalon_mm_bridge_2010/synth/usr_access_master_altera_avalon_mm_bridge_2010_tex5a4i.v          ; User-Specified SystemVerilog HDL File                                       ; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/avmm_ic/ip/avmm_ic/usr_access_master/altera_avalon_mm_bridge_2010/synth/usr_access_master_altera_avalon_mm_bridge_2010_tex5a4i.v          ; intel_rtile_cxl_top_1140                ; ./../intel_rtile_cxl_top_cxltyp2_ed.ip                   ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; f16e5e8d3b203944a0758cd42b010279 ;
; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/avmm_ic/ip/avmm_ic/hip_recfg_slave/synth/hip_recfg_slave.v                                                                                ; User-Specified SystemVerilog HDL File                                       ; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/avmm_ic/ip/avmm_ic/hip_recfg_slave/synth/hip_recfg_slave.v                                                                                ; intel_rtile_cxl_top_1140                ; ./../intel_rtile_cxl_top_cxltyp2_ed.ip                   ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 24f2684386b65c6830d16dca99c8f363 ;
; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/avmm_ic/ip/avmm_ic/hip_recfg_slave/st_dc_fifo_1953/synth/altera_reset_synchronizer.v                                                      ; User-Specified SystemVerilog HDL File                                       ; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/avmm_ic/ip/avmm_ic/hip_recfg_slave/st_dc_fifo_1953/synth/altera_reset_synchronizer.v                                                      ; intel_rtile_cxl_top_1140                ; ./../intel_rtile_cxl_top_cxltyp2_ed.ip                   ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; d6e462549974d58e2f9d33b402194675 ;
; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/avmm_ic/ip/avmm_ic/hip_recfg_slave/st_dc_fifo_1953/synth/hip_recfg_slave_st_dc_fifo_1953_3qfelpa.v                                        ; User-Specified SystemVerilog HDL File                                       ; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/avmm_ic/ip/avmm_ic/hip_recfg_slave/st_dc_fifo_1953/synth/hip_recfg_slave_st_dc_fifo_1953_3qfelpa.v                                        ; intel_rtile_cxl_top_1140                ; ./../intel_rtile_cxl_top_cxltyp2_ed.ip                   ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; efa04954a53e40d0886f9104477aa72c ;
; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/avmm_ic/ip/avmm_ic/hip_recfg_slave/st_dc_fifo_1953/synth/altera_std_synchronizer_nocut.v                                                  ; User-Specified SystemVerilog HDL File                                       ; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/avmm_ic/ip/avmm_ic/hip_recfg_slave/st_dc_fifo_1953/synth/altera_std_synchronizer_nocut.v                                                  ; intel_rtile_cxl_top_1140                ; ./../intel_rtile_cxl_top_cxltyp2_ed.ip                   ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; a715195da2fa2db22518f590a514396c ;
; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/avmm_ic/ip/avmm_ic/hip_recfg_slave/st_dc_fifo_1953/synth/altera_dcfifo_synchronizer_bundle.v                                              ; User-Specified SystemVerilog HDL File                                       ; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/avmm_ic/ip/avmm_ic/hip_recfg_slave/st_dc_fifo_1953/synth/altera_dcfifo_synchronizer_bundle.v                                              ; intel_rtile_cxl_top_1140                ; ./../intel_rtile_cxl_top_cxltyp2_ed.ip                   ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 50e1723b436275957d975572685bccd3 ;
; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/avmm_ic/ip/avmm_ic/hip_recfg_slave/mm_ccb_1921/synth/hip_recfg_slave_mm_ccb_st_dc_fifo_1921_mo2wk5q.v                                     ; User-Specified SystemVerilog HDL File                                       ; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/avmm_ic/ip/avmm_ic/hip_recfg_slave/mm_ccb_1921/synth/hip_recfg_slave_mm_ccb_st_dc_fifo_1921_mo2wk5q.v                                     ; intel_rtile_cxl_top_1140                ; ./../intel_rtile_cxl_top_cxltyp2_ed.ip                   ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 32fc540069ac159612a624df8e25a05b ;
; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/avmm_ic/ip/avmm_ic/hip_recfg_slave/mm_ccb_1921/synth/hip_recfg_slave_mm_ccb_1921_sja7pia.v                                                ; User-Specified SystemVerilog HDL File                                       ; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/avmm_ic/ip/avmm_ic/hip_recfg_slave/mm_ccb_1921/synth/hip_recfg_slave_mm_ccb_1921_sja7pia.v                                                ; intel_rtile_cxl_top_1140                ; ./../intel_rtile_cxl_top_cxltyp2_ed.ip                   ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; bcb5e176559cf7b90c548303890be4e9 ;
; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/avmm_ic/ip/avmm_ic/hip_recfg_slave/mm_ccb_1921/synth/hip_recfg_slave_mm_ccb_st_dc_fifo_1921_iyz6dhy.v                                     ; User-Specified SystemVerilog HDL File                                       ; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/avmm_ic/ip/avmm_ic/hip_recfg_slave/mm_ccb_1921/synth/hip_recfg_slave_mm_ccb_st_dc_fifo_1921_iyz6dhy.v                                     ; intel_rtile_cxl_top_1140                ; ./../intel_rtile_cxl_top_cxltyp2_ed.ip                   ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; f69b2d39c7ea201f33001c465b6a324e ;
; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/avmm_ic/ip/avmm_ic/afu_slave/synth/afu_slave.v                                                                                            ; User-Specified SystemVerilog HDL File                                       ; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/avmm_ic/ip/avmm_ic/afu_slave/synth/afu_slave.v                                                                                            ; intel_rtile_cxl_top_1140                ; ./../intel_rtile_cxl_top_cxltyp2_ed.ip                   ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; fd5087a11864615001c4f417143f23b4 ;
; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/avmm_ic/ip/avmm_ic/afu_slave/altera_avalon_mm_bridge_2010/synth/altera_merlin_waitrequest_adapter.v                                       ; User-Specified SystemVerilog HDL File                                       ; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/avmm_ic/ip/avmm_ic/afu_slave/altera_avalon_mm_bridge_2010/synth/altera_merlin_waitrequest_adapter.v                                       ; intel_rtile_cxl_top_1140                ; ./../intel_rtile_cxl_top_cxltyp2_ed.ip                   ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; c60b32311f8105828b08c05a1e04502f ;
; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/avmm_ic/ip/avmm_ic/afu_slave/altera_avalon_mm_bridge_2010/synth/altera_avalon_sc_fifo.v                                                   ; User-Specified SystemVerilog HDL File                                       ; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/avmm_ic/ip/avmm_ic/afu_slave/altera_avalon_mm_bridge_2010/synth/altera_avalon_sc_fifo.v                                                   ; intel_rtile_cxl_top_1140                ; ./../intel_rtile_cxl_top_cxltyp2_ed.ip                   ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 2ed8dbce2b4c6e9c07f5936839e9b648 ;
; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/avmm_ic/ip/avmm_ic/afu_slave/altera_avalon_mm_bridge_2010/synth/afu_slave_altera_avalon_mm_bridge_2010_tex5a4i.v                          ; User-Specified SystemVerilog HDL File                                       ; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/avmm_ic/ip/avmm_ic/afu_slave/altera_avalon_mm_bridge_2010/synth/afu_slave_altera_avalon_mm_bridge_2010_tex5a4i.v                          ; intel_rtile_cxl_top_1140                ; ./../intel_rtile_cxl_top_cxltyp2_ed.ip                   ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; afaf332a6a5703782cebc060b2415239 ;
; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/avmm_ic/ip/avmm_ic/avmm_ic_rst_in/synth/avmm_ic_rst_in.v                                                                                  ; User-Specified SystemVerilog HDL File                                       ; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/avmm_ic/ip/avmm_ic/avmm_ic_rst_in/synth/avmm_ic_rst_in.v                                                                                  ; intel_rtile_cxl_top_1140                ; ./../intel_rtile_cxl_top_cxltyp2_ed.ip                   ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 503ff62880b955c3df030731c59de8f1 ;
; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/avmm_ic/ip/avmm_ic/ccl_ic_clk/synth/ccl_ic_clk.v                                                                                          ; User-Specified SystemVerilog HDL File                                       ; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/avmm_ic/ip/avmm_ic/ccl_ic_clk/synth/ccl_ic_clk.v                                                                                          ; intel_rtile_cxl_top_1140                ; ./../intel_rtile_cxl_top_cxltyp2_ed.ip                   ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 885eeec5542d224cc9122d241c931108 ;
; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/avmm_ic/ip/avmm_ic/hip_recfg_rst_in/synth/hip_recfg_rst_in.v                                                                              ; User-Specified SystemVerilog HDL File                                       ; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/avmm_ic/ip/avmm_ic/hip_recfg_rst_in/synth/hip_recfg_rst_in.v                                                                              ; intel_rtile_cxl_top_1140                ; ./../intel_rtile_cxl_top_cxltyp2_ed.ip                   ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; cec3be815e5c3ade02e58fb67419aa12 ;
; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/avmm_ic/ip/avmm_ic/debug_master/synth/debug_master.v                                                                                      ; User-Specified SystemVerilog HDL File                                       ; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/avmm_ic/ip/avmm_ic/debug_master/synth/debug_master.v                                                                                      ; intel_rtile_cxl_top_1140                ; ./../intel_rtile_cxl_top_cxltyp2_ed.ip                   ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; c129a6a2fa73d79a8f8126ee2532b388 ;
; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/avmm_ic/ip/avmm_ic/debug_master/altera_avalon_mm_bridge_2010/synth/altera_merlin_waitrequest_adapter.v                                    ; User-Specified SystemVerilog HDL File                                       ; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/avmm_ic/ip/avmm_ic/debug_master/altera_avalon_mm_bridge_2010/synth/altera_merlin_waitrequest_adapter.v                                    ; intel_rtile_cxl_top_1140                ; ./../intel_rtile_cxl_top_cxltyp2_ed.ip                   ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; c60b32311f8105828b08c05a1e04502f ;
; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/avmm_ic/ip/avmm_ic/debug_master/altera_avalon_mm_bridge_2010/synth/altera_avalon_sc_fifo.v                                                ; User-Specified SystemVerilog HDL File                                       ; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/avmm_ic/ip/avmm_ic/debug_master/altera_avalon_mm_bridge_2010/synth/altera_avalon_sc_fifo.v                                                ; intel_rtile_cxl_top_1140                ; ./../intel_rtile_cxl_top_cxltyp2_ed.ip                   ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 2ed8dbce2b4c6e9c07f5936839e9b648 ;
; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/avmm_ic/ip/avmm_ic/debug_master/altera_avalon_mm_bridge_2010/synth/debug_master_altera_avalon_mm_bridge_2010_tex5a4i.v                    ; User-Specified SystemVerilog HDL File                                       ; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/avmm_ic/ip/avmm_ic/debug_master/altera_avalon_mm_bridge_2010/synth/debug_master_altera_avalon_mm_bridge_2010_tex5a4i.v                    ; intel_rtile_cxl_top_1140                ; ./../intel_rtile_cxl_top_cxltyp2_ed.ip                   ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; f6ac74be5ee59563957d49c7c21b65c8 ;
; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_image_version.v                                                                                                                    ; User-Specified SystemVerilog HDL File                                       ; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_image_version.v                                                                                                                    ; intel_rtile_cxl_top_1140                ; ./../intel_rtile_cxl_top_cxltyp2_ed.ip                   ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 909bee17f0c6715c18169fe4bd3745bf ;
; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/subIP/afd/afd_repeater.sv                                                                                                                 ; Encrypted Altera IP File                                                    ; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/subIP/afd/afd_repeater.sv                                                                                                                 ; intel_rtile_cxl_top_1140                ; ./../intel_rtile_cxl_top_cxltyp2_ed.ip                   ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; def914bb3d5e70c0f7a2f7f92c253122 ;
; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/rtlgen_pkg_latest.vh.iv                                                                                                                   ; Encrypted Altera IP File                                                    ; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/rtlgen_pkg_latest.vh.iv                                                                                                                   ; intel_rtile_cxl_top_1140                ; ./../intel_rtile_cxl_top_cxltyp2_ed.ip                   ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 1194137219198ee0dcb7a95e19da9b0e ;
; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/ialtc_ctech_lib_async_rst_latch.sv                                                                                                        ; Encrypted Altera IP File                                                    ; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/ialtc_ctech_lib_async_rst_latch.sv                                                                                                        ; intel_rtile_cxl_top_1140                ; ./../intel_rtile_cxl_top_cxltyp2_ed.ip                   ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 344ff4d55e32cae49571192938c0b92e ;
; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/ialtc_ctech_lib_async_rst_latch_p.sv                                                                                                      ; Encrypted Altera IP File                                                    ; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/ialtc_ctech_lib_async_rst_latch_p.sv                                                                                                      ; intel_rtile_cxl_top_1140                ; ./../intel_rtile_cxl_top_cxltyp2_ed.ip                   ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 755e2e50d3081fbbd568cc052a4fe267 ;
; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/ialtc_ctech_lib_async_set_latch.sv                                                                                                        ; Encrypted Altera IP File                                                    ; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/ialtc_ctech_lib_async_set_latch.sv                                                                                                        ; intel_rtile_cxl_top_1140                ; ./../intel_rtile_cxl_top_cxltyp2_ed.ip                   ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; a768af4b643d9520aa8d33b7b6aadfee ;
; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/ialtc_ctech_lib_async_set_latch_p.sv                                                                                                      ; Encrypted Altera IP File                                                    ; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/ialtc_ctech_lib_async_set_latch_p.sv                                                                                                      ; intel_rtile_cxl_top_1140                ; ./../intel_rtile_cxl_top_cxltyp2_ed.ip                   ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 76c35fd802349542aa9ad7ab29b47b3f ;
; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/ialtc_ctech_lib_bb_buf.sv                                                                                                                 ; Encrypted Altera IP File                                                    ; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/ialtc_ctech_lib_bb_buf.sv                                                                                                                 ; intel_rtile_cxl_top_1140                ; ./../intel_rtile_cxl_top_cxltyp2_ed.ip                   ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; b793ef23da22ff06ad90f59dfd313ee6 ;
; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/ialtc_ctech_lib_buf.sv                                                                                                                    ; Encrypted Altera IP File                                                    ; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/ialtc_ctech_lib_buf.sv                                                                                                                    ; intel_rtile_cxl_top_1140                ; ./../intel_rtile_cxl_top_cxltyp2_ed.ip                   ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; f0c36b79ecf124d621db71070c00e8cd ;
; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/ialtc_ctech_lib_clk_and.sv                                                                                                                ; Encrypted Altera IP File                                                    ; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/ialtc_ctech_lib_clk_and.sv                                                                                                                ; intel_rtile_cxl_top_1140                ; ./../intel_rtile_cxl_top_cxltyp2_ed.ip                   ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 0721ec11b3f5b062edf99f4661489976 ;
; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/ialtc_ctech_lib_clk_and_en.sv                                                                                                             ; Encrypted Altera IP File                                                    ; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/ialtc_ctech_lib_clk_and_en.sv                                                                                                             ; intel_rtile_cxl_top_1140                ; ./../intel_rtile_cxl_top_cxltyp2_ed.ip                   ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; d31ccc46adbfdea51ac697b1df92f09c ;
; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/ialtc_ctech_lib_clk_buf.sv                                                                                                                ; Encrypted Altera IP File                                                    ; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/ialtc_ctech_lib_clk_buf.sv                                                                                                                ; intel_rtile_cxl_top_1140                ; ./../intel_rtile_cxl_top_cxltyp2_ed.ip                   ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 2ae49f33e36593ab2698fd9b6bd63be2 ;
; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/ialtc_ctech_lib_clk_div2.sv                                                                                                               ; Encrypted Altera IP File                                                    ; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/ialtc_ctech_lib_clk_div2.sv                                                                                                               ; intel_rtile_cxl_top_1140                ; ./../intel_rtile_cxl_top_cxltyp2_ed.ip                   ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; d144b2874689d1f44b0ffb0f24d1f151 ;
; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/ialtc_ctech_lib_clk_div2_reset.sv                                                                                                         ; Encrypted Altera IP File                                                    ; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/ialtc_ctech_lib_clk_div2_reset.sv                                                                                                         ; intel_rtile_cxl_top_1140                ; ./../intel_rtile_cxl_top_cxltyp2_ed.ip                   ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 33560685f7216288874e2c885a026cf3 ;
; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/ialtc_ctech_lib_clk_gate_and.sv                                                                                                           ; Encrypted Altera IP File                                                    ; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/ialtc_ctech_lib_clk_gate_and.sv                                                                                                           ; intel_rtile_cxl_top_1140                ; ./../intel_rtile_cxl_top_cxltyp2_ed.ip                   ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 15d7f4317f1b00d2c199bf0d65896ef1 ;
; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/ialtc_ctech_lib_clk_gate_or.sv                                                                                                            ; Encrypted Altera IP File                                                    ; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/ialtc_ctech_lib_clk_gate_or.sv                                                                                                            ; intel_rtile_cxl_top_1140                ; ./../intel_rtile_cxl_top_cxltyp2_ed.ip                   ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 09f1687f463c3cd86421f66f75956dd5 ;
; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/ialtc_ctech_lib_clk_gate_te.sv                                                                                                            ; Encrypted Altera IP File                                                    ; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/ialtc_ctech_lib_clk_gate_te.sv                                                                                                            ; intel_rtile_cxl_top_1140                ; ./../intel_rtile_cxl_top_cxltyp2_ed.ip                   ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; cb8c15c361e47c08c1e5991a9ecfedce ;
; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/ialtc_ctech_lib_clk_gate_te_rst_ss.sv                                                                                                     ; Encrypted Altera IP File                                                    ; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/ialtc_ctech_lib_clk_gate_te_rst_ss.sv                                                                                                     ; intel_rtile_cxl_top_1140                ; ./../intel_rtile_cxl_top_cxltyp2_ed.ip                   ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 2e0e972a3bd4afd3fa232a089d6d9c81 ;
; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/ialtc_ctech_lib_clk_inv.sv                                                                                                                ; Encrypted Altera IP File                                                    ; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/ialtc_ctech_lib_clk_inv.sv                                                                                                                ; intel_rtile_cxl_top_1140                ; ./../intel_rtile_cxl_top_cxltyp2_ed.ip                   ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 5e39fce76d159b9accdda2a8f11dcd07 ;
; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/ialtc_ctech_lib_clk_mux_2to1.sv                                                                                                           ; Encrypted Altera IP File                                                    ; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/ialtc_ctech_lib_clk_mux_2to1.sv                                                                                                           ; intel_rtile_cxl_top_1140                ; ./../intel_rtile_cxl_top_cxltyp2_ed.ip                   ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 4925c3c7c4bee9a2348f2ca05bf3249f ;
; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/ialtc_ctech_lib_clk_mux_3to1.sv                                                                                                           ; Encrypted Altera IP File                                                    ; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/ialtc_ctech_lib_clk_mux_3to1.sv                                                                                                           ; intel_rtile_cxl_top_1140                ; ./../intel_rtile_cxl_top_cxltyp2_ed.ip                   ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 8341cfc98d5709d0df35e68d82ebd2e7 ;
; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/ialtc_ctech_lib_clk_mux_4to1.sv                                                                                                           ; Encrypted Altera IP File                                                    ; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/ialtc_ctech_lib_clk_mux_4to1.sv                                                                                                           ; intel_rtile_cxl_top_1140                ; ./../intel_rtile_cxl_top_cxltyp2_ed.ip                   ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; b13ce3ba0a01c75f6d1c2f5db804e25b ;
; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/ialtc_ctech_lib_clk_nand.sv                                                                                                               ; Encrypted Altera IP File                                                    ; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/ialtc_ctech_lib_clk_nand.sv                                                                                                               ; intel_rtile_cxl_top_1140                ; ./../intel_rtile_cxl_top_cxltyp2_ed.ip                   ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 2a6896201da94db9ba28dea4d935f947 ;
; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/ialtc_ctech_lib_clk_nand_en.sv                                                                                                            ; Encrypted Altera IP File                                                    ; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/ialtc_ctech_lib_clk_nand_en.sv                                                                                                            ; intel_rtile_cxl_top_1140                ; ./../intel_rtile_cxl_top_cxltyp2_ed.ip                   ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 63075670c577eb84718d877a5108c97d ;
; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/ialtc_ctech_lib_clk_nor.sv                                                                                                                ; Encrypted Altera IP File                                                    ; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/ialtc_ctech_lib_clk_nor.sv                                                                                                                ; intel_rtile_cxl_top_1140                ; ./../intel_rtile_cxl_top_cxltyp2_ed.ip                   ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; cc401650b398c065bcd4e4c059117872 ;
; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/ialtc_ctech_lib_clk_nor_en.sv                                                                                                             ; Encrypted Altera IP File                                                    ; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/ialtc_ctech_lib_clk_nor_en.sv                                                                                                             ; intel_rtile_cxl_top_1140                ; ./../intel_rtile_cxl_top_cxltyp2_ed.ip                   ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; f4cac34d3030d37522019f5411e0bafa ;
; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/ialtc_ctech_lib_clk_or.sv                                                                                                                 ; Encrypted Altera IP File                                                    ; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/ialtc_ctech_lib_clk_or.sv                                                                                                                 ; intel_rtile_cxl_top_1140                ; ./../intel_rtile_cxl_top_cxltyp2_ed.ip                   ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 837dfa272cf0f8af87e709b2b58e3c72 ;
; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/ialtc_ctech_lib_clk_or_en.sv                                                                                                              ; Encrypted Altera IP File                                                    ; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/ialtc_ctech_lib_clk_or_en.sv                                                                                                              ; intel_rtile_cxl_top_1140                ; ./../intel_rtile_cxl_top_cxltyp2_ed.ip                   ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 6328b825d9a076a332d85be8eba080c8 ;
; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/ialtc_ctech_lib_doublesync_rst.sv                                                                                                         ; Encrypted Altera IP File                                                    ; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/ialtc_ctech_lib_doublesync_rst.sv                                                                                                         ; intel_rtile_cxl_top_1140                ; ./../intel_rtile_cxl_top_cxltyp2_ed.ip                   ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 7b986d1775b13664ddb5b873e7e247bc ;
; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/ialtc_ctech_lib_doublesync_rstb.sv                                                                                                        ; Encrypted Altera IP File                                                    ; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/ialtc_ctech_lib_doublesync_rstb.sv                                                                                                        ; intel_rtile_cxl_top_1140                ; ./../intel_rtile_cxl_top_cxltyp2_ed.ip                   ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; aceb2dc7cca260c33ab9e04117aea245 ;
; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/ialtc_ctech_lib_doublesync_set.sv                                                                                                         ; Encrypted Altera IP File                                                    ; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/ialtc_ctech_lib_doublesync_set.sv                                                                                                         ; intel_rtile_cxl_top_1140                ; ./../intel_rtile_cxl_top_cxltyp2_ed.ip                   ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; ab7431306142b6d0ba36b5cb76438457 ;
; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/ialtc_ctech_lib_doublesync_setb.sv                                                                                                        ; Encrypted Altera IP File                                                    ; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/ialtc_ctech_lib_doublesync_setb.sv                                                                                                        ; intel_rtile_cxl_top_1140                ; ./../intel_rtile_cxl_top_cxltyp2_ed.ip                   ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 2477b429c8c2a20c79ad365e3d6bf1ec ;
; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/ialtc_ctech_lib_dq.sv                                                                                                                     ; Encrypted Altera IP File                                                    ; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/ialtc_ctech_lib_dq.sv                                                                                                                     ; intel_rtile_cxl_top_1140                ; ./../intel_rtile_cxl_top_cxltyp2_ed.ip                   ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 175a231d33cce1164118d02f699bd600 ;
; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/ialtc_ctech_lib_en_async_rst_latch.sv                                                                                                     ; Encrypted Altera IP File                                                    ; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/ialtc_ctech_lib_en_async_rst_latch.sv                                                                                                     ; intel_rtile_cxl_top_1140                ; ./../intel_rtile_cxl_top_cxltyp2_ed.ip                   ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; c269d3f45b750f2ba2050074718c6780 ;
; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/ialtc_ctech_lib_en_async_rst_latch_p.sv                                                                                                   ; Encrypted Altera IP File                                                    ; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/ialtc_ctech_lib_en_async_rst_latch_p.sv                                                                                                   ; intel_rtile_cxl_top_1140                ; ./../intel_rtile_cxl_top_cxltyp2_ed.ip                   ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 2b7980510c3b738b18969bd44867b29a ;
; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/ialtc_ctech_lib_en_async_rstd_latch.sv                                                                                                    ; Encrypted Altera IP File                                                    ; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/ialtc_ctech_lib_en_async_rstd_latch.sv                                                                                                    ; intel_rtile_cxl_top_1140                ; ./../intel_rtile_cxl_top_cxltyp2_ed.ip                   ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; d79e991b936123e2d7e663a190e1af4d ;
; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/ialtc_ctech_lib_en_async_rstd_latch_p.sv                                                                                                  ; Encrypted Altera IP File                                                    ; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/ialtc_ctech_lib_en_async_rstd_latch_p.sv                                                                                                  ; intel_rtile_cxl_top_1140                ; ./../intel_rtile_cxl_top_cxltyp2_ed.ip                   ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 1b2ce76bb58249c07ec59b24bc1387a1 ;
; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/ialtc_ctech_lib_en_async_set_latch.sv                                                                                                     ; Encrypted Altera IP File                                                    ; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/ialtc_ctech_lib_en_async_set_latch.sv                                                                                                     ; intel_rtile_cxl_top_1140                ; ./../intel_rtile_cxl_top_cxltyp2_ed.ip                   ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 819a3990a8ef55d9f319da086ee853c0 ;
; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/ialtc_ctech_lib_en_async_set_latch_p.sv                                                                                                   ; Encrypted Altera IP File                                                    ; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/ialtc_ctech_lib_en_async_set_latch_p.sv                                                                                                   ; intel_rtile_cxl_top_1140                ; ./../intel_rtile_cxl_top_cxltyp2_ed.ip                   ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; bbf95f39fe22423ce9521d3110b2ed4a ;
; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/ialtc_ctech_lib_en_latch.sv                                                                                                               ; Encrypted Altera IP File                                                    ; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/ialtc_ctech_lib_en_latch.sv                                                                                                               ; intel_rtile_cxl_top_1140                ; ./../intel_rtile_cxl_top_cxltyp2_ed.ip                   ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; a3ef0066b1ec2e2ef073376012a4cfae ;
; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/ialtc_ctech_lib_en_latch_p.sv                                                                                                             ; Encrypted Altera IP File                                                    ; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/ialtc_ctech_lib_en_latch_p.sv                                                                                                             ; intel_rtile_cxl_top_1140                ; ./../intel_rtile_cxl_top_cxltyp2_ed.ip                   ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; d5bade0cc162f2fc10a39139a583d771 ;
; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/ialtc_ctech_lib_en_rst_latch.sv                                                                                                           ; Encrypted Altera IP File                                                    ; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/ialtc_ctech_lib_en_rst_latch.sv                                                                                                           ; intel_rtile_cxl_top_1140                ; ./../intel_rtile_cxl_top_cxltyp2_ed.ip                   ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; cb0e9a3d526d913531710bd3a7a2831e ;
; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/ialtc_ctech_lib_en_rst_latch_p.sv                                                                                                         ; Encrypted Altera IP File                                                    ; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/ialtc_ctech_lib_en_rst_latch_p.sv                                                                                                         ; intel_rtile_cxl_top_1140                ; ./../intel_rtile_cxl_top_cxltyp2_ed.ip                   ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 5ef597853b957bd23df39188c3d99d1d ;
; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/ialtc_ctech_lib_en_rstd_latch.sv                                                                                                          ; Encrypted Altera IP File                                                    ; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/ialtc_ctech_lib_en_rstd_latch.sv                                                                                                          ; intel_rtile_cxl_top_1140                ; ./../intel_rtile_cxl_top_cxltyp2_ed.ip                   ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 64ffb42f5d2cb29f93ef1af714750da0 ;
; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/ialtc_ctech_lib_en_rstd_latch_p.sv                                                                                                        ; Encrypted Altera IP File                                                    ; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/ialtc_ctech_lib_en_rstd_latch_p.sv                                                                                                        ; intel_rtile_cxl_top_1140                ; ./../intel_rtile_cxl_top_cxltyp2_ed.ip                   ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 6cb4f8ad647386b4cfc368d78ac5b80b ;
; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/ialtc_ctech_lib_en_set_latch.sv                                                                                                           ; Encrypted Altera IP File                                                    ; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/ialtc_ctech_lib_en_set_latch.sv                                                                                                           ; intel_rtile_cxl_top_1140                ; ./../intel_rtile_cxl_top_cxltyp2_ed.ip                   ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; e3701773e14dfaa132205aead1823213 ;
; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/ialtc_ctech_lib_en_set_latch_p.sv                                                                                                         ; Encrypted Altera IP File                                                    ; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/ialtc_ctech_lib_en_set_latch_p.sv                                                                                                         ; intel_rtile_cxl_top_1140                ; ./../intel_rtile_cxl_top_cxltyp2_ed.ip                   ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 43d7da44f33b3ed4a8b77173f8987421 ;
; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/ialtc_ctech_lib_ident.sv                                                                                                                  ; Encrypted Altera IP File                                                    ; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/ialtc_ctech_lib_ident.sv                                                                                                                  ; intel_rtile_cxl_top_1140                ; ./../intel_rtile_cxl_top_cxltyp2_ed.ip                   ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 35339e3373b9902ab45f540027f9946b ;
; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/ialtc_ctech_lib_inv.sv                                                                                                                    ; Encrypted Altera IP File                                                    ; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/ialtc_ctech_lib_inv.sv                                                                                                                    ; intel_rtile_cxl_top_1140                ; ./../intel_rtile_cxl_top_cxltyp2_ed.ip                   ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 3947f6143c8cc14a652e8b3bcc66c51f ;
; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/ialtc_ctech_lib_latch.sv                                                                                                                  ; Encrypted Altera IP File                                                    ; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/ialtc_ctech_lib_latch.sv                                                                                                                  ; intel_rtile_cxl_top_1140                ; ./../intel_rtile_cxl_top_cxltyp2_ed.ip                   ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; e4225bf6bb9801cc65640940257cf697 ;
; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/ialtc_ctech_lib_latch_async_rst.sv                                                                                                        ; Encrypted Altera IP File                                                    ; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/ialtc_ctech_lib_latch_async_rst.sv                                                                                                        ; intel_rtile_cxl_top_1140                ; ./../intel_rtile_cxl_top_cxltyp2_ed.ip                   ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; d167448b3cae5d8cbd6f467ce35572f7 ;
; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/ialtc_ctech_lib_latch_async_rst_set.sv                                                                                                    ; Encrypted Altera IP File                                                    ; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/ialtc_ctech_lib_latch_async_rst_set.sv                                                                                                    ; intel_rtile_cxl_top_1140                ; ./../intel_rtile_cxl_top_cxltyp2_ed.ip                   ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; a39e45ae7259bc518f6dc27ab37ce311 ;
; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/ialtc_ctech_lib_latch_async_set.sv                                                                                                        ; Encrypted Altera IP File                                                    ; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/ialtc_ctech_lib_latch_async_set.sv                                                                                                        ; intel_rtile_cxl_top_1140                ; ./../intel_rtile_cxl_top_cxltyp2_ed.ip                   ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 3edda5a6c82efa3f730339e1ad961aba ;
; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/ialtc_ctech_lib_latch_p.sv                                                                                                                ; Encrypted Altera IP File                                                    ; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/ialtc_ctech_lib_latch_p.sv                                                                                                                ; intel_rtile_cxl_top_1140                ; ./../intel_rtile_cxl_top_cxltyp2_ed.ip                   ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 9bd21d70d3da27531665fd8ac9162032 ;
; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/ialtc_ctech_lib_mux_2to1.sv                                                                                                               ; Encrypted Altera IP File                                                    ; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/ialtc_ctech_lib_mux_2to1.sv                                                                                                               ; intel_rtile_cxl_top_1140                ; ./../intel_rtile_cxl_top_cxltyp2_ed.ip                   ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; e71fe00f93cbb7f4cfdd2f1f0227325e ;
; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/ialtc_ctech_lib_or2.sv                                                                                                                    ; Encrypted Altera IP File                                                    ; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/ialtc_ctech_lib_or2.sv                                                                                                                    ; intel_rtile_cxl_top_1140                ; ./../intel_rtile_cxl_top_cxltyp2_ed.ip                   ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 0723219e5d63a0f0b037b4a87fd4aefe ;
; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/ialtc_ctech_lib_rst_latch.sv                                                                                                              ; Encrypted Altera IP File                                                    ; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/ialtc_ctech_lib_rst_latch.sv                                                                                                              ; intel_rtile_cxl_top_1140                ; ./../intel_rtile_cxl_top_cxltyp2_ed.ip                   ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 533727d7e3a47502f6904abb1663f630 ;
; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/ialtc_ctech_lib_rst_latch_p.sv                                                                                                            ; Encrypted Altera IP File                                                    ; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/ialtc_ctech_lib_rst_latch_p.sv                                                                                                            ; intel_rtile_cxl_top_1140                ; ./../intel_rtile_cxl_top_cxltyp2_ed.ip                   ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; ab9ab3b6784504052c801f87fab8e130 ;
; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/ialtc_ctech_lib_rstd_latch.sv                                                                                                             ; Encrypted Altera IP File                                                    ; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/ialtc_ctech_lib_rstd_latch.sv                                                                                                             ; intel_rtile_cxl_top_1140                ; ./../intel_rtile_cxl_top_cxltyp2_ed.ip                   ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 1c9e58b4bb04128c19bfe00c8be81f28 ;
; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/ialtc_ctech_lib_rstd_latch_p.sv                                                                                                           ; Encrypted Altera IP File                                                    ; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/ialtc_ctech_lib_rstd_latch_p.sv                                                                                                           ; intel_rtile_cxl_top_1140                ; ./../intel_rtile_cxl_top_cxltyp2_ed.ip                   ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 1ae73f8e724d78f23bbe71c056c4fbb3 ;
; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/ialtc_ctech_lib_set_latch.sv                                                                                                              ; Encrypted Altera IP File                                                    ; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/ialtc_ctech_lib_set_latch.sv                                                                                                              ; intel_rtile_cxl_top_1140                ; ./../intel_rtile_cxl_top_cxltyp2_ed.ip                   ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 95a852dfb7c5c2b6607f72fe21d2deb2 ;
; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/ialtc_ctech_lib_set_latch_p.sv                                                                                                            ; Encrypted Altera IP File                                                    ; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/ialtc_ctech_lib_set_latch_p.sv                                                                                                            ; intel_rtile_cxl_top_1140                ; ./../intel_rtile_cxl_top_cxltyp2_ed.ip                   ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 34231a6a2c030eeae91dabf7be2c4dd0 ;
; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/ialtc_ctech_lib_set_rst_latch.sv                                                                                                          ; Encrypted Altera IP File                                                    ; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/ialtc_ctech_lib_set_rst_latch.sv                                                                                                          ; intel_rtile_cxl_top_1140                ; ./../intel_rtile_cxl_top_cxltyp2_ed.ip                   ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; dde1560363f3e9cd4ec8a7b7117639eb ;
; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/ialtc_ctech_lib_set_rst_latch_p.sv                                                                                                        ; Encrypted Altera IP File                                                    ; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/ialtc_ctech_lib_set_rst_latch_p.sv                                                                                                        ; intel_rtile_cxl_top_1140                ; ./../intel_rtile_cxl_top_cxltyp2_ed.ip                   ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; fd6774922e44dd2ce78ccba2f843dde2 ;
; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/ialtc_ctech_lib_triplesync.sv                                                                                                             ; Encrypted Altera IP File                                                    ; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/ialtc_ctech_lib_triplesync.sv                                                                                                             ; intel_rtile_cxl_top_1140                ; ./../intel_rtile_cxl_top_cxltyp2_ed.ip                   ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; cdd30189efbf53789844325094e4489c ;
; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/ialtc_ctech_lib_triplesync_rst.sv                                                                                                         ; Encrypted Altera IP File                                                    ; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/ialtc_ctech_lib_triplesync_rst.sv                                                                                                         ; intel_rtile_cxl_top_1140                ; ./../intel_rtile_cxl_top_cxltyp2_ed.ip                   ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 072b5dd9b4cb379125d5e3980648b171 ;
; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_cmb_customsb_cfg.sv                                                                                                                ; Encrypted Altera IP File                                                    ; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_cmb_customsb_cfg.sv                                                                                                                ; intel_rtile_cxl_top_1140                ; ./../intel_rtile_cxl_top_cxltyp2_ed.ip                   ; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_rtlgen_include_cmb_customsb.vh.iv; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_rtlgen_pkg_cmb_customsb.vh.iv; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_cmb_customsb_cfg_pkg.vh.iv                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; 6b5e9a28df5f68fed71d39c6b0d9635e ;
; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/csb2wire_cdc_bridge.sv                                                                                                                    ; Encrypted Altera IP File                                                    ; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/csb2wire_cdc_bridge.sv                                                                                                                    ; intel_rtile_cxl_top_1140                ; ./../intel_rtile_cxl_top_cxltyp2_ed.ip                   ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; edcc183746039cc98eda265c44e01168 ;
; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_aer_mask_ctrl.sv                                                                                                                   ; Encrypted Altera IP File                                                    ; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_aer_mask_ctrl.sv                                                                                                                   ; intel_rtile_cxl_top_1140                ; ./../intel_rtile_cxl_top_cxltyp2_ed.ip                   ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 7991fffc3795e6c358648eac8e6a17dc ;
; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/custom_PM_gpf_flow.sv                                                                                                                     ; Encrypted Altera IP File                                                    ; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/custom_PM_gpf_flow.sv                                                                                                                     ; intel_rtile_cxl_top_1140                ; ./../intel_rtile_cxl_top_cxltyp2_ed.ip                   ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 445ab7a216141d6d060b95e0fad56855 ;
; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/csb2wire_status.sv                                                                                                                        ; Encrypted Altera IP File                                                    ; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/csb2wire_status.sv                                                                                                                        ; intel_rtile_cxl_top_1140                ; ./../intel_rtile_cxl_top_cxltyp2_ed.ip                   ; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_cmb_customsb_cfg_pkg.vh.iv; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_cmb_customsb_cfg_struct_ports.vh.iv; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_cmb_customsb_rdl_assigns.svh.iv                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; 06f93df24d28b74cbb5a533dcf269890 ;
; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/custom_sb_top.sv                                                                                                                          ; Encrypted Altera IP File                                                    ; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/custom_sb_top.sv                                                                                                                          ; intel_rtile_cxl_top_1140                ; ./../intel_rtile_cxl_top_cxltyp2_ed.ip                   ; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_cxp_flopmacro.vm.iv                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; d43d02b5e0249a65880b5019593f1992 ;
; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/csb2wire_adapter.sv                                                                                                                       ; Encrypted Altera IP File                                                    ; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/csb2wire_adapter.sv                                                                                                                       ; intel_rtile_cxl_top_1140                ; ./../intel_rtile_cxl_top_cxltyp2_ed.ip                   ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 79fcd7a0d153291d74d1a11734b05475 ;
; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/custom_PM_controller.sv                                                                                                                   ; Encrypted Altera IP File                                                    ; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/custom_PM_controller.sv                                                                                                                   ; intel_rtile_cxl_top_1140                ; ./../intel_rtile_cxl_top_cxltyp2_ed.ip                   ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; f66c43739c1c0e7401aa92addf96943c ;
; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/csb2wire_csr_avmm_slave.sv                                                                                                                ; Encrypted Altera IP File                                                    ; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/csb2wire_csr_avmm_slave.sv                                                                                                                ; intel_rtile_cxl_top_1140                ; ./../intel_rtile_cxl_top_cxltyp2_ed.ip                   ; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_cmb_customsb_cfg_pkg.vh.iv                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; 7ceefe8d4909264d401072ff2da8ee8b ;
; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/custom_PM_Errinj.sv                                                                                                                       ; Encrypted Altera IP File                                                    ; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/custom_PM_Errinj.sv                                                                                                                       ; intel_rtile_cxl_top_1140                ; ./../intel_rtile_cxl_top_cxltyp2_ed.ip                   ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 4a52bb61522a57da50306606cd9778cd ;
; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/custom_PM_handler.sv                                                                                                                      ; Encrypted Altera IP File                                                    ; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/custom_PM_handler.sv                                                                                                                      ; intel_rtile_cxl_top_1140                ; ./../intel_rtile_cxl_top_cxltyp2_ed.ip                   ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; b4671cb99ee74e8f70d07c5104083199 ;
; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/custom_PM_response_ctrl.sv                                                                                                                ; Encrypted Altera IP File                                                    ; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/custom_PM_response_ctrl.sv                                                                                                                ; intel_rtile_cxl_top_1140                ; ./../intel_rtile_cxl_top_cxltyp2_ed.ip                   ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 140afc9eba3c091b23253eaa12683b38 ;
; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/ccip_if_pkg.sv                                                                                                                            ; Encrypted Altera IP File                                                    ; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/ccip_if_pkg.sv                                                                                                                            ; intel_rtile_cxl_top_1140                ; ./../intel_rtile_cxl_top_cxltyp2_ed.ip                   ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 85ab23c700875720d1bd80bc970f5db1 ;
; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/rtlgen_pkg_v12.sv                                                                                                                         ; User-Specified SystemVerilog HDL File                                       ; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/rtlgen_pkg_v12.sv                                                                                                                         ; intel_rtile_cxl_top_1140                ; ./../intel_rtile_cxl_top_cxltyp2_ed.ip                   ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 7873a96f2e21365ea1cfc9ce2efa7906 ;
; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/gbl_pkg.sv                                                                                                                                ; Encrypted Altera IP File                                                    ; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/gbl_pkg.sv                                                                                                                                ; intel_rtile_cxl_top_1140                ; ./../intel_rtile_cxl_top_cxltyp2_ed.ip                   ; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_type2_defines.svh.iv                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; 9e8f09636b35f11d80efb7af4f381658 ;
; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/ext_csr_if_pkg.sv                                                                                                                         ; User-Specified SystemVerilog HDL File                                       ; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/ext_csr_if_pkg.sv                                                                                                                         ; intel_rtile_cxl_top_1140                ; ./../intel_rtile_cxl_top_cxltyp2_ed.ip                   ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 0091d922d1d85a8f0c1d258f71d5c93f ;
; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxlip_top_pkg.sv                                                                                                                          ; User-Specified SystemVerilog HDL File                                       ; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxlip_top_pkg.sv                                                                                                                          ; intel_rtile_cxl_top_1140                ; ./../intel_rtile_cxl_top_cxltyp2_ed.ip                   ; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_type2_defines.svh.iv                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; 3715bb9e0012a38022f42f874b6dda88 ;
; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/ial_pkg.sv                                                                                                                                ; Encrypted Altera IP File                                                    ; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/ial_pkg.sv                                                                                                                                ; intel_rtile_cxl_top_1140                ; ./../intel_rtile_cxl_top_cxltyp2_ed.ip                   ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 8b0d70332de2f7c0b4c60dc62fdc0940 ;
; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/aibwrap_pkg.sv                                                                                                                            ; Encrypted Altera IP File                                                    ; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/aibwrap_pkg.sv                                                                                                                            ; intel_rtile_cxl_top_1140                ; ./../intel_rtile_cxl_top_cxltyp2_ed.ip                   ; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_type2_defines.svh.iv                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; f2ea86ae144ef83d397fa477e11dbb7e ;
; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/ff.sv                                                                                                                                     ; Encrypted Altera IP File                                                    ; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/ff.sv                                                                                                                                     ; intel_rtile_cxl_top_1140                ; ./../intel_rtile_cxl_top_cxltyp2_ed.ip                   ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 5a250766cbe3e801c874856b3ac00443 ;
; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/ff_en.sv                                                                                                                                  ; Encrypted Altera IP File                                                    ; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/ff_en.sv                                                                                                                                  ; intel_rtile_cxl_top_1140                ; ./../intel_rtile_cxl_top_cxltyp2_ed.ip                   ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 52e926b54836a918e5d555ab39977b1f ;
; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/ff_reset.sv                                                                                                                               ; Encrypted Altera IP File                                                    ; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/ff_reset.sv                                                                                                                               ; intel_rtile_cxl_top_1140                ; ./../intel_rtile_cxl_top_cxltyp2_ed.ip                   ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; cd5e9fb4d211c1b7047ae2cd1f52891d ;
; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/ff_en_reset.sv                                                                                                                            ; Encrypted Altera IP File                                                    ; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/ff_en_reset.sv                                                                                                                            ; intel_rtile_cxl_top_1140                ; ./../intel_rtile_cxl_top_cxltyp2_ed.ip                   ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 249ecb065e7ede2b349d2b42a5f8d568 ;
; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/fair_arbiter.sv                                                                                                                           ; Encrypted Altera IP File                                                    ; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/fair_arbiter.sv                                                                                                                           ; intel_rtile_cxl_top_1140                ; ./../intel_rtile_cxl_top_cxltyp2_ed.ip                   ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; d2220240209d44d5bf1cc5fca0e8f0d0 ;
; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/buffer_alloc.sv                                                                                                                           ; Encrypted Altera IP File                                                    ; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/buffer_alloc.sv                                                                                                                           ; intel_rtile_cxl_top_1140                ; ./../intel_rtile_cxl_top_cxltyp2_ed.ip                   ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; c416782f45321784d8bcb3ba62eb9bc8 ;
; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/buffer_alloc_minmax.sv                                                                                                                    ; Encrypted Altera IP File                                                    ; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/buffer_alloc_minmax.sv                                                                                                                    ; intel_rtile_cxl_top_1140                ; ./../intel_rtile_cxl_top_cxltyp2_ed.ip                   ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; d2cf87d3799ee38904a7496042f92c76 ;
; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/buffer_alloc_minmax_notopram.sv                                                                                                           ; Encrypted Altera IP File                                                    ; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/buffer_alloc_minmax_notopram.sv                                                                                                           ; intel_rtile_cxl_top_1140                ; ./../intel_rtile_cxl_top_cxltyp2_ed.ip                   ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; b0e6c8e7e02efcb255f4ee84276c7c07 ;
; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/buffer_alloc_topram.sv                                                                                                                    ; Encrypted Altera IP File                                                    ; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/buffer_alloc_topram.sv                                                                                                                    ; intel_rtile_cxl_top_1140                ; ./../intel_rtile_cxl_top_cxltyp2_ed.ip                   ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 0638158d0b30bd36489b7b27215e971b ;
; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/asc_module.sv                                                                                                                             ; Encrypted Altera IP File                                                    ; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/asc_module.sv                                                                                                                             ; intel_rtile_cxl_top_1140                ; ./../intel_rtile_cxl_top_cxltyp2_ed.ip                   ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 350dfc109ab8e495a09d789b66473ce2 ;
; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/prienc.sv                                                                                                                                 ; Encrypted Altera IP File                                                    ; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/prienc.sv                                                                                                                                 ; intel_rtile_cxl_top_1140                ; ./../intel_rtile_cxl_top_cxltyp2_ed.ip                   ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; c5f6a2ed8355cf1dd6fb1d376ccba5e2 ;
; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/tmp_tc_bbs_cfg_pkg.sv                                                                                                                     ; Encrypted Altera IP File                                                    ; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/tmp_tc_bbs_cfg_pkg.sv                                                                                                                     ; intel_rtile_cxl_top_1140                ; ./../intel_rtile_cxl_top_cxltyp2_ed.ip                   ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 2b2ac7067b9f55aba053023dd14d3981 ;
; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/gram_sdp.sv                                                                                                                               ; User-Specified SystemVerilog HDL File                                       ; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/gram_sdp.sv                                                                                                                               ; intel_rtile_cxl_top_1140                ; ./../intel_rtile_cxl_top_cxltyp2_ed.ip                   ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 7bd16d5daa0ff4b9adf2a037959f9509 ;
; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/gram_sdp_be.sv                                                                                                                            ; User-Specified SystemVerilog HDL File                                       ; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/gram_sdp_be.sv                                                                                                                            ; intel_rtile_cxl_top_1140                ; ./../intel_rtile_cxl_top_cxltyp2_ed.ip                   ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 682a2aa22bb56b9179f9533a12329051 ;
; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/gram_sdp_2clks.sv                                                                                                                         ; Encrypted Altera IP File                                                    ; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/gram_sdp_2clks.sv                                                                                                                         ; intel_rtile_cxl_top_1140                ; ./../intel_rtile_cxl_top_cxltyp2_ed.ip                   ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 7eaa3ae5e8289d879286bdfc8c341e23 ;
; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/gram_sdp_2clks_re.sv                                                                                                                      ; Encrypted Altera IP File                                                    ; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/gram_sdp_2clks_re.sv                                                                                                                      ; intel_rtile_cxl_top_1140                ; ./../intel_rtile_cxl_top_cxltyp2_ed.ip                   ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 5973cdff9374196598fbf33187384822 ;
; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/gram_tdp.sv                                                                                                                               ; Encrypted Altera IP File                                                    ; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/gram_tdp.sv                                                                                                                               ; intel_rtile_cxl_top_1140                ; ./../intel_rtile_cxl_top_cxltyp2_ed.ip                   ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 1c7f585fa6f25b971f527301589f4d8b ;
; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/quad_ram.sv                                                                                                                               ; Encrypted Altera IP File                                                    ; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/quad_ram.sv                                                                                                                               ; intel_rtile_cxl_top_1140                ; ./../intel_rtile_cxl_top_cxltyp2_ed.ip                   ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; f5df6b51ffc157927e71a9ff6091d10b ;
; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/ram_1r1w.sv                                                                                                                               ; Encrypted Altera IP File                                                    ; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/ram_1r1w.sv                                                                                                                               ; intel_rtile_cxl_top_1140                ; ./../intel_rtile_cxl_top_cxltyp2_ed.ip                   ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; e4997a4e4cee32a769be53343223d585 ;
; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/ram_1r1w_2clks.sv                                                                                                                         ; Encrypted Altera IP File                                                    ; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/ram_1r1w_2clks.sv                                                                                                                         ; intel_rtile_cxl_top_1140                ; ./../intel_rtile_cxl_top_cxltyp2_ed.ip                   ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 61a631e59b1bcdd2ecf0807acf209584 ;
; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/ram_2r2w.sv                                                                                                                               ; Encrypted Altera IP File                                                    ; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/ram_2r2w.sv                                                                                                                               ; intel_rtile_cxl_top_1140                ; ./../intel_rtile_cxl_top_cxltyp2_ed.ip                   ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 6a5ff76643b14f6da14d3dc1f88a5027 ;
; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/ram_2rw.sv                                                                                                                                ; Encrypted Altera IP File                                                    ; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/ram_2rw.sv                                                                                                                                ; intel_rtile_cxl_top_1140                ; ./../intel_rtile_cxl_top_cxltyp2_ed.ip                   ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 90d206cf2996fd734367619ff6daa1db ;
; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/ram_1r1w_topram.sv                                                                                                                        ; Encrypted Altera IP File                                                    ; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/ram_1r1w_topram.sv                                                                                                                        ; intel_rtile_cxl_top_1140                ; ./../intel_rtile_cxl_top_cxltyp2_ed.ip                   ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 18ef8f0d9de79cc43d444f6dadcc9ea1 ;
; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/gram_sdp_be_variedbyte.sv                                                                                                                 ; Encrypted Altera IP File                                                    ; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/gram_sdp_be_variedbyte.sv                                                                                                                 ; intel_rtile_cxl_top_1140                ; ./../intel_rtile_cxl_top_cxltyp2_ed.ip                   ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 1e03a3b874d264835ee6c76759b404cb ;
; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/afifo.sv                                                                                                                                  ; Encrypted Altera IP File                                                    ; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/afifo.sv                                                                                                                                  ; intel_rtile_cxl_top_1140                ; ./../intel_rtile_cxl_top_cxltyp2_ed.ip                   ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; eb89cee6fabdbbd9c29bb5e6609326c0 ;
; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/bfifo.sv                                                                                                                                  ; Encrypted Altera IP File                                                    ; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/bfifo.sv                                                                                                                                  ; intel_rtile_cxl_top_1140                ; ./../intel_rtile_cxl_top_cxltyp2_ed.ip                   ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; f5e1e11c8c0fe341b38bd85450d9b9d2 ;
; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/nb_fifo.sv                                                                                                                                ; Encrypted Altera IP File                                                    ; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/nb_fifo.sv                                                                                                                                ; intel_rtile_cxl_top_1140                ; ./../intel_rtile_cxl_top_cxltyp2_ed.ip                   ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; d7950ec738a59a816eaf88c255eb861e ;
; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cfifo.sv                                                                                                                                  ; Encrypted Altera IP File                                                    ; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cfifo.sv                                                                                                                                  ; intel_rtile_cxl_top_1140                ; ./../intel_rtile_cxl_top_cxltyp2_ed.ip                   ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 47bd5b32477b2b73c118da25a4353351 ;
; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/dfifo.sv                                                                                                                                  ; Encrypted Altera IP File                                                    ; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/dfifo.sv                                                                                                                                  ; intel_rtile_cxl_top_1140                ; ./../intel_rtile_cxl_top_cxltyp2_ed.ip                   ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 2cfbd633ffe8ab642eaae9327b372516 ;
; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/gfifo.sv                                                                                                                                  ; Encrypted Altera IP File                                                    ; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/gfifo.sv                                                                                                                                  ; intel_rtile_cxl_top_1140                ; ./../intel_rtile_cxl_top_cxltyp2_ed.ip                   ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 30a60fdd56f2916a4fa3503f0cc79c05 ;
; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/mfifo.sv                                                                                                                                  ; Encrypted Altera IP File                                                    ; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/mfifo.sv                                                                                                                                  ; intel_rtile_cxl_top_1140                ; ./../intel_rtile_cxl_top_cxltyp2_ed.ip                   ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 605ef388e5e475ec39393ec2de032af4 ;
; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/qfifo.sv                                                                                                                                  ; Encrypted Altera IP File                                                    ; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/qfifo.sv                                                                                                                                  ; intel_rtile_cxl_top_1140                ; ./../intel_rtile_cxl_top_cxltyp2_ed.ip                   ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 3099a14b7a216ba2903cbe849ac9bbbb ;
; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/sb_gfifo.sv                                                                                                                               ; Encrypted Altera IP File                                                    ; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/sb_gfifo.sv                                                                                                                               ; intel_rtile_cxl_top_1140                ; ./../intel_rtile_cxl_top_cxltyp2_ed.ip                   ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 7c279adaac288786427fe891edd74e32 ;
; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/sbv_gfifo.sv                                                                                                                              ; Encrypted Altera IP File                                                    ; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/sbv_gfifo.sv                                                                                                                              ; intel_rtile_cxl_top_1140                ; ./../intel_rtile_cxl_top_cxltyp2_ed.ip                   ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; baac2ffb1897d27fd1a31a5daa690c9e ;
; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/bfifo_topram.sv                                                                                                                           ; Encrypted Altera IP File                                                    ; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/bfifo_topram.sv                                                                                                                           ; intel_rtile_cxl_top_1140                ; ./../intel_rtile_cxl_top_cxltyp2_ed.ip                   ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 57ea278e9bdb98c0c42b887b4719659a ;
; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/gfifo_topram.sv                                                                                                                           ; Encrypted Altera IP File                                                    ; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/gfifo_topram.sv                                                                                                                           ; intel_rtile_cxl_top_1140                ; ./../intel_rtile_cxl_top_cxltyp2_ed.ip                   ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 84ab39b9f57a64b11aff8715f8b3a35b ;
; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/nb_fifo_topram.sv                                                                                                                         ; Encrypted Altera IP File                                                    ; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/nb_fifo_topram.sv                                                                                                                         ; intel_rtile_cxl_top_1140                ; ./../intel_rtile_cxl_top_cxltyp2_ed.ip                   ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; faeca3f037dee51a2e66e8e8a8ff880f ;
; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/spider_xor.sv                                                                                                                             ; Encrypted Altera IP File                                                    ; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/spider_xor.sv                                                                                                                             ; intel_rtile_cxl_top_1140                ; ./../intel_rtile_cxl_top_cxltyp2_ed.ip                   ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 56063550bfd2e1d3aca86652cfe53f86 ;
; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/tag_compression_xor_algorithm.sv                                                                                                          ; Encrypted Altera IP File                                                    ; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/tag_compression_xor_algorithm.sv                                                                                                          ; intel_rtile_cxl_top_1140                ; ./../intel_rtile_cxl_top_cxltyp2_ed.ip                   ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 2f3520b76109f83e916422a8b8b85216 ;
; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/clst_pkg.sv                                                                                                                               ; User-Specified SystemVerilog HDL File                                       ; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/clst_pkg.sv                                                                                                                               ; intel_rtile_cxl_top_1140                ; ./../intel_rtile_cxl_top_cxltyp2_ed.ip                   ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; de91018ee6fb9aa8044dd8e002cf854b ;
; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/bbs_pkg.sv                                                                                                                                ; Encrypted Altera IP File                                                    ; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/bbs_pkg.sv                                                                                                                                ; intel_rtile_cxl_top_1140                ; ./../intel_rtile_cxl_top_cxltyp2_ed.ip                   ; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_type2_defines.svh.iv                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; cd0d5e1ba3528048f06c81491942e9d4 ;
; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/fabric_pkg.sv                                                                                                                             ; Encrypted Altera IP File                                                    ; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/fabric_pkg.sv                                                                                                                             ; intel_rtile_cxl_top_1140                ; ./../intel_rtile_cxl_top_cxltyp2_ed.ip                   ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; afb34523f7abb3786b051d0d95a8ff00 ;
; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/bbs_aib_pkg.sv                                                                                                                            ; Encrypted Altera IP File                                                    ; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/bbs_aib_pkg.sv                                                                                                                            ; intel_rtile_cxl_top_1140                ; ./../intel_rtile_cxl_top_cxltyp2_ed.ip                   ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 6293479ec54956f87e6307790d350355 ;
; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/afu_axi_if_pkg.sv                                                                                                                         ; User-Specified SystemVerilog HDL File                                       ; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/afu_axi_if_pkg.sv                                                                                                                         ; intel_rtile_cxl_top_1140                ; ./../intel_rtile_cxl_top_cxltyp2_ed.ip                   ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 8839ec53daee113d9e7c97479fb422ff ;
; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/mc_axi_if_pkg.sv                                                                                                                          ; User-Specified SystemVerilog HDL File                                       ; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/mc_axi_if_pkg.sv                                                                                                                          ; intel_rtile_cxl_top_1140                ; ./../intel_rtile_cxl_top_cxltyp2_ed.ip                   ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 396cba7955af1ca625b6ca4b93b5960c ;
; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/dfc_pkg.sv                                                                                                                                ; Encrypted Altera IP File                                                    ; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/dfc_pkg.sv                                                                                                                                ; intel_rtile_cxl_top_1140                ; ./../intel_rtile_cxl_top_cxltyp2_ed.ip                   ; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_type2_defines.svh.iv                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; f37b5a8142780c2d6bee4cc5eec781aa ;
; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/ae_comparator.sv                                                                                                                          ; Encrypted Altera IP File                                                    ; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/ae_comparator.sv                                                                                                                          ; intel_rtile_cxl_top_1140                ; ./../intel_rtile_cxl_top_cxltyp2_ed.ip                   ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 0182aec3be1e3cfe9849e8712e03c505 ;
; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/ddfc_atomic_engine.sv                                                                                                                     ; Encrypted Altera IP File                                                    ; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/ddfc_atomic_engine.sv                                                                                                                     ; intel_rtile_cxl_top_1140                ; ./../intel_rtile_cxl_top_cxltyp2_ed.ip                   ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; c65477d96d543d24783422916eff2067 ;
; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/hdfc_atomic_engine.sv                                                                                                                     ; Encrypted Altera IP File                                                    ; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/hdfc_atomic_engine.sv                                                                                                                     ; intel_rtile_cxl_top_1140                ; ./../intel_rtile_cxl_top_cxltyp2_ed.ip                   ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; d866350e40676c00edb78a70d2e846bb ;
; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/aibsw_if_fr_credits.sv                                                                                                                    ; Encrypted Altera IP File                                                    ; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/aibsw_if_fr_credits.sv                                                                                                                    ; intel_rtile_cxl_top_1140                ; ./../intel_rtile_cxl_top_cxltyp2_ed.ip                   ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; dac9699506a538180d8090852933ec1b ;
; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/aibsw_if_credits.sv                                                                                                                       ; Encrypted Altera IP File                                                    ; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/aibsw_if_credits.sv                                                                                                                       ; intel_rtile_cxl_top_1140                ; ./../intel_rtile_cxl_top_cxltyp2_ed.ip                   ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 62baeb0ea45e692a07846259ae29ed7f ;
; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/egress_credit_handling.sv                                                                                                                 ; Encrypted Altera IP File                                                    ; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/egress_credit_handling.sv                                                                                                                 ; intel_rtile_cxl_top_1140                ; ./../intel_rtile_cxl_top_cxltyp2_ed.ip                   ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 45bee69bf9495fd7014ffd7535ad24a5 ;
; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/egress_credit_handling_data_fsm.sv                                                                                                        ; Encrypted Altera IP File                                                    ; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/egress_credit_handling_data_fsm.sv                                                                                                        ; intel_rtile_cxl_top_1140                ; ./../intel_rtile_cxl_top_cxltyp2_ed.ip                   ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; b3a9762b5345c636ed8386b22df5eb83 ;
; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/egress_credit_handling_pushwrite_data_fsm.sv                                                                                              ; Encrypted Altera IP File                                                    ; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/egress_credit_handling_pushwrite_data_fsm.sv                                                                                              ; intel_rtile_cxl_top_1140                ; ./../intel_rtile_cxl_top_cxltyp2_ed.ip                   ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 5670acb9d39f712746446bcfcbc168fa ;
; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/egress_credit_handling_fsm.sv                                                                                                             ; Encrypted Altera IP File                                                    ; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/egress_credit_handling_fsm.sv                                                                                                             ; intel_rtile_cxl_top_1140                ; ./../intel_rtile_cxl_top_cxltyp2_ed.ip                   ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 026d735ad3427f4dfd448daec9a07fbe ;
; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/bbs_mem_inter.sv                                                                                                                          ; Encrypted Altera IP File                                                    ; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/bbs_mem_inter.sv                                                                                                                          ; intel_rtile_cxl_top_1140                ; ./../intel_rtile_cxl_top_cxltyp2_ed.ip                   ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 7a0e8ea9612c0e792a97a111d3edb645 ;
; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/bbs_divide.sv                                                                                                                             ; Encrypted Altera IP File                                                    ; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/bbs_divide.sv                                                                                                                             ; intel_rtile_cxl_top_1140                ; ./../intel_rtile_cxl_top_cxltyp2_ed.ip                   ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 5656158e303692350b0bfaa600808b42 ;
; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/bbs_divide_lpm_divide_1910_o22elqa.v                                                                                                      ; Encrypted Altera IP File                                                    ; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/bbs_divide_lpm_divide_1910_o22elqa.v                                                                                                      ; intel_rtile_cxl_top_1140                ; ./../intel_rtile_cxl_top_cxltyp2_ed.ip                   ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 6f49ec04227f1b75a8737bcd8d9fdd91 ;
; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/afu_axi_if.sv                                                                                                                             ; Encrypted Altera IP File                                                    ; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/afu_axi_if.sv                                                                                                                             ; intel_rtile_cxl_top_1140                ; ./../intel_rtile_cxl_top_cxltyp2_ed.ip                   ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 2ce428a1b9bc57b36ea8975fb4e0957a ;
; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/axi2cci_arb.sv                                                                                                                            ; Encrypted Altera IP File                                                    ; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/axi2cci_arb.sv                                                                                                                            ; intel_rtile_cxl_top_1140                ; ./../intel_rtile_cxl_top_cxltyp2_ed.ip                   ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 3b11ceed25eb4414382e8743b5485e64 ;
; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/axi2cci_shim.sv                                                                                                                           ; Encrypted Altera IP File                                                    ; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/axi2cci_shim.sv                                                                                                                           ; intel_rtile_cxl_top_1140                ; ./../intel_rtile_cxl_top_cxltyp2_ed.ip                   ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 1180df52d97f00a488d618f194e84c23 ;
; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/bbs_afu_wrapper.sv                                                                                                                        ; Encrypted Altera IP File                                                    ; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/bbs_afu_wrapper.sv                                                                                                                        ; intel_rtile_cxl_top_1140                ; ./../intel_rtile_cxl_top_cxltyp2_ed.ip                   ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 88144cd7de77c938b3aab14f23e0c794 ;
; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/retry_ctrl.sv                                                                                                                             ; Encrypted Altera IP File                                                    ; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/retry_ctrl.sv                                                                                                                             ; intel_rtile_cxl_top_1140                ; ./../intel_rtile_cxl_top_cxltyp2_ed.ip                   ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 425c4927e0b074ef87da60f654731ad5 ;
; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/creq_top.sv                                                                                                                               ; Encrypted Altera IP File                                                    ; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/creq_top.sv                                                                                                                               ; intel_rtile_cxl_top_1140                ; ./../intel_rtile_cxl_top_cxltyp2_ed.ip                   ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 594685ac35640b6a80829d44ff333abe ;
; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/ial_ingress_fifo.sv                                                                                                                       ; Encrypted Altera IP File                                                    ; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/ial_ingress_fifo.sv                                                                                                                       ; intel_rtile_cxl_top_1140                ; ./../intel_rtile_cxl_top_cxltyp2_ed.ip                   ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; ba5d9064f506f92665409505cfa461b8 ;
; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/ial_ingress_fifo_ord.sv                                                                                                                   ; Encrypted Altera IP File                                                    ; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/ial_ingress_fifo_ord.sv                                                                                                                   ; intel_rtile_cxl_top_1140                ; ./../intel_rtile_cxl_top_cxltyp2_ed.ip                   ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; a396603bf2b4689658e44fa33e1eb7af ;
; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/ial_ingress.sv                                                                                                                            ; Encrypted Altera IP File                                                    ; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/ial_ingress.sv                                                                                                                            ; intel_rtile_cxl_top_1140                ; ./../intel_rtile_cxl_top_cxltyp2_ed.ip                   ; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_type2_defines.svh.iv                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; e18044db639f4a1d2fb3d35b60eb6c2a ;
; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/host_rsp_snp_steer.sv                                                                                                                     ; Encrypted Altera IP File                                                    ; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/host_rsp_snp_steer.sv                                                                                                                     ; intel_rtile_cxl_top_1140                ; ./../intel_rtile_cxl_top_cxltyp2_ed.ip                   ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; eb545f2a8b901e90e25363356cbe29f7 ;
; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/ial_egress_fifo.sv                                                                                                                        ; Encrypted Altera IP File                                                    ; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/ial_egress_fifo.sv                                                                                                                        ; intel_rtile_cxl_top_1140                ; ./../intel_rtile_cxl_top_cxltyp2_ed.ip                   ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 349da1ccd591727e240b82aa7aaa75b0 ;
; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/ial_egress.sv                                                                                                                             ; Encrypted Altera IP File                                                    ; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/ial_egress.sv                                                                                                                             ; intel_rtile_cxl_top_1140                ; ./../intel_rtile_cxl_top_cxltyp2_ed.ip                   ; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_type2_defines.svh.iv                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; 0d39f6b6d59a3ccb7505eca472c36a59 ;
; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/ial_top.sv                                                                                                                                ; Encrypted Altera IP File                                                    ; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/ial_top.sv                                                                                                                                ; intel_rtile_cxl_top_1140                ; ./../intel_rtile_cxl_top_cxltyp2_ed.ip                   ; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_type2_defines.svh.iv                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; e2b500b0e9eddba5cba745d9da0e3fe5 ;
; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/pt_pkg.sv                                                                                                                                 ; Encrypted Altera IP File                                                    ; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/pt_pkg.sv                                                                                                                                 ; intel_rtile_cxl_top_1140                ; ./../intel_rtile_cxl_top_cxltyp2_ed.ip                   ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 4a15308b3c13684480e2afe9ae049d91 ;
; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/pt_afuhost.sv                                                                                                                             ; Encrypted Altera IP File                                                    ; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/pt_afuhost.sv                                                                                                                             ; intel_rtile_cxl_top_1140                ; ./../intel_rtile_cxl_top_cxltyp2_ed.ip                   ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 55f31f1de826f10727aef489a152ebad ;
; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/pt_afudev.sv                                                                                                                              ; Encrypted Altera IP File                                                    ; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/pt_afudev.sv                                                                                                                              ; intel_rtile_cxl_top_1140                ; ./../intel_rtile_cxl_top_cxltyp2_ed.ip                   ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; bddd139bc60e3827d3ea9ad4a898f38e ;
; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/pt_h2drsp_host.sv                                                                                                                         ; Encrypted Altera IP File                                                    ; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/pt_h2drsp_host.sv                                                                                                                         ; intel_rtile_cxl_top_1140                ; ./../intel_rtile_cxl_top_cxltyp2_ed.ip                   ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; d95461a1b8d1c7774763d9d087eada78 ;
; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/pt_h2drequest.sv                                                                                                                          ; Encrypted Altera IP File                                                    ; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/pt_h2drequest.sv                                                                                                                          ; intel_rtile_cxl_top_1140                ; ./../intel_rtile_cxl_top_cxltyp2_ed.ip                   ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 729726801e2957315f0fe567d3246109 ;
; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/pt_m2s_fwd.sv                                                                                                                             ; Encrypted Altera IP File                                                    ; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/pt_m2s_fwd.sv                                                                                                                             ; intel_rtile_cxl_top_1140                ; ./../intel_rtile_cxl_top_cxltyp2_ed.ip                   ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; adb6096c0574e342cb7d5c32cd1083c6 ;
; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/pt_m2sreq.sv                                                                                                                              ; Encrypted Altera IP File                                                    ; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/pt_m2sreq.sv                                                                                                                              ; intel_rtile_cxl_top_1140                ; ./../intel_rtile_cxl_top_cxltyp2_ed.ip                   ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; d175db44827f3549109017425e3386ad ;
; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/pt_h2drsp_dev.sv                                                                                                                          ; Encrypted Altera IP File                                                    ; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/pt_h2drsp_dev.sv                                                                                                                          ; intel_rtile_cxl_top_1140                ; ./../intel_rtile_cxl_top_cxltyp2_ed.ip                   ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 018fd4d29b1ed4a87d1553a6a2767437 ;
; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/clst_calc.sv                                                                                                                              ; Encrypted Altera IP File                                                    ; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/clst_calc.sv                                                                                                                              ; intel_rtile_cxl_top_1140                ; ./../intel_rtile_cxl_top_cxltyp2_ed.ip                   ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 3ba3f1468119ad50e5c737160846651b ;
; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/dcc_hcc_jump_pkg.sv                                                                                                                       ; Encrypted Altera IP File                                                    ; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/dcc_hcc_jump_pkg.sv                                                                                                                       ; intel_rtile_cxl_top_1140                ; ./../intel_rtile_cxl_top_cxltyp2_ed.ip                   ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; d90b19d040346c5c8aa270773210247c ;
; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/pt_lite_afudev.sv                                                                                                                         ; Encrypted Altera IP File                                                    ; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/pt_lite_afudev.sv                                                                                                                         ; intel_rtile_cxl_top_1140                ; ./../intel_rtile_cxl_top_cxltyp2_ed.ip                   ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 3e9a7f8c1c190d250a89f112b65916ec ;
; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/pt_lite_m2sreq.sv                                                                                                                         ; Encrypted Altera IP File                                                    ; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/pt_lite_m2sreq.sv                                                                                                                         ; intel_rtile_cxl_top_1140                ; ./../intel_rtile_cxl_top_cxltyp2_ed.ip                   ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 9415aea0d050576e81c4fa7ce7e58dd7 ;
; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/dcc_tag_pipe_bypass_phase_1.sv                                                                                                            ; Encrypted Altera IP File                                                    ; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/dcc_tag_pipe_bypass_phase_1.sv                                                                                                            ; intel_rtile_cxl_top_1140                ; ./../intel_rtile_cxl_top_cxltyp2_ed.ip                   ; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_type2_defines.svh.iv                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; 9394b583182323c90ccd2d55f22beca1 ;
; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/pt_lite_afuhost.sv                                                                                                                        ; Encrypted Altera IP File                                                    ; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/pt_lite_afuhost.sv                                                                                                                        ; intel_rtile_cxl_top_1140                ; ./../intel_rtile_cxl_top_cxltyp2_ed.ip                   ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; e4cc9e2018b83a7b6f0b5f327f62c4ef ;
; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/hcc_tag_pipe_bypass_phase_1.sv                                                                                                            ; Encrypted Altera IP File                                                    ; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/hcc_tag_pipe_bypass_phase_1.sv                                                                                                            ; intel_rtile_cxl_top_1140                ; ./../intel_rtile_cxl_top_cxltyp2_ed.ip                   ; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_type2_defines.svh.iv                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; abb3dd47f7c10833bcd448291c63d308 ;
; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/victim_way_calc.sv                                                                                                                        ; Encrypted Altera IP File                                                    ; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/victim_way_calc.sv                                                                                                                        ; intel_rtile_cxl_top_1140                ; ./../intel_rtile_cxl_top_cxltyp2_ed.ip                   ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 0bc2a6bf7293a26abbfe5a35363c0db6 ;
; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/dcc_top.sv                                                                                                                                ; Encrypted Altera IP File                                                    ; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/dcc_top.sv                                                                                                                                ; intel_rtile_cxl_top_1140                ; ./../intel_rtile_cxl_top_cxltyp2_ed.ip                   ; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_type2_defines.svh.iv                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; 82a3b24597d3aa2e7a980c67f61fb9bf ;
; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/hcc_top.sv                                                                                                                                ; Encrypted Altera IP File                                                    ; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/hcc_top.sv                                                                                                                                ; intel_rtile_cxl_top_1140                ; ./../intel_rtile_cxl_top_cxltyp2_ed.ip                   ; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_type2_defines.svh.iv                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; c05021e7a1ef484f8579c54e55f7728e ;
; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/ucc_top.sv                                                                                                                                ; Encrypted Altera IP File                                                    ; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/ucc_top.sv                                                                                                                                ; intel_rtile_cxl_top_1140                ; ./../intel_rtile_cxl_top_cxltyp2_ed.ip                   ; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_type2_defines.svh.iv                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; 4a9ab77996617706f69859869eb3d708 ;
; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cache_top.sv                                                                                                                              ; Encrypted Altera IP File                                                    ; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cache_top.sv                                                                                                                              ; intel_rtile_cxl_top_1140                ; ./../intel_rtile_cxl_top_cxltyp2_ed.ip                   ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; f9a896c04414be98cff300f3d9fdb323 ;
; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/devmem_top.sv                                                                                                                             ; Encrypted Altera IP File                                                    ; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/devmem_top.sv                                                                                                                             ; intel_rtile_cxl_top_1140                ; ./../intel_rtile_cxl_top_cxltyp2_ed.ip                   ; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_type2_defines.svh.iv                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; 48eb418f0e88dc436107e9cd2d340f87 ;
; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/devmem_requests.sv                                                                                                                        ; Encrypted Altera IP File                                                    ; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/devmem_requests.sv                                                                                                                        ; intel_rtile_cxl_top_1140                ; ./../intel_rtile_cxl_top_cxltyp2_ed.ip                   ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 5e7c2791e7b25736320f85f757065693 ;
; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/devmem_read_responses.sv                                                                                                                  ; Encrypted Altera IP File                                                    ; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/devmem_read_responses.sv                                                                                                                  ; intel_rtile_cxl_top_1140                ; ./../intel_rtile_cxl_top_cxltyp2_ed.ip                   ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; e199b17a99efb9daeaf11680f9e1da0c ;
; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/devmem_write_responses.sv                                                                                                                 ; Encrypted Altera IP File                                                    ; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/devmem_write_responses.sv                                                                                                                 ; intel_rtile_cxl_top_1140                ; ./../intel_rtile_cxl_top_cxltyp2_ed.ip                   ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; cb7fc82d9caa98a4152ca5310fca3b6f ;
; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/devmem_OOO_resps.sv                                                                                                                       ; Encrypted Altera IP File                                                    ; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/devmem_OOO_resps.sv                                                                                                                       ; intel_rtile_cxl_top_1140                ; ./../intel_rtile_cxl_top_cxltyp2_ed.ip                   ; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_type2_defines.svh.iv                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; 68bae976a86fd16a107cbd47513d5b72 ;
; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/test_ooo_rd_rsp.sv                                                                                                                        ; Encrypted Altera IP File                                                    ; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/test_ooo_rd_rsp.sv                                                                                                                        ; intel_rtile_cxl_top_1140                ; ./../intel_rtile_cxl_top_cxltyp2_ed.ip                   ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 57460d7a4c73ba519aea53d7e4c9fbe8 ;
; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/axist_clst_base.sv                                                                                                                        ; Encrypted Altera IP File                                                    ; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/axist_clst_base.sv                                                                                                                        ; intel_rtile_cxl_top_1140                ; ./../intel_rtile_cxl_top_cxltyp2_ed.ip                   ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; c8cf2e877dde6fe6eeb2f0096513d034 ;
; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/axist_clst.sv                                                                                                                             ; Encrypted Altera IP File                                                    ; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/axist_clst.sv                                                                                                                             ; intel_rtile_cxl_top_1140                ; ./../intel_rtile_cxl_top_cxltyp2_ed.ip                   ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 32c1f0c4a247223492fe5f030fb23fcd ;
; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/hdfc_ctrl.sv                                                                                                                              ; Encrypted Altera IP File                                                    ; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/hdfc_ctrl.sv                                                                                                                              ; intel_rtile_cxl_top_1140                ; ./../intel_rtile_cxl_top_cxltyp2_ed.ip                   ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 653105d0dd5dd6d1691a024627dadcc6 ;
; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/ddfc_ctrl.sv                                                                                                                              ; Encrypted Altera IP File                                                    ; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/ddfc_ctrl.sv                                                                                                                              ; intel_rtile_cxl_top_1140                ; ./../intel_rtile_cxl_top_cxltyp2_ed.ip                   ; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_type2_defines.svh.iv                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; 2653a3e02412642b224591fb55d30be7 ;
; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/hdfc_dataflow.sv                                                                                                                          ; Encrypted Altera IP File                                                    ; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/hdfc_dataflow.sv                                                                                                                          ; intel_rtile_cxl_top_1140                ; ./../intel_rtile_cxl_top_cxltyp2_ed.ip                   ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; ebeff5bed6014bf336ce800b3eb7aad5 ;
; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/ddfc_dataflow.sv                                                                                                                          ; Encrypted Altera IP File                                                    ; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/ddfc_dataflow.sv                                                                                                                          ; intel_rtile_cxl_top_1140                ; ./../intel_rtile_cxl_top_cxltyp2_ed.ip                   ; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_type2_defines.svh.iv                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; b10330426e6f712aad7460ff61c5363f ;
; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/dfc_hostwait.sv                                                                                                                           ; Encrypted Altera IP File                                                    ; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/dfc_hostwait.sv                                                                                                                           ; intel_rtile_cxl_top_1140                ; ./../intel_rtile_cxl_top_cxltyp2_ed.ip                   ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 0807178551ebeabfff98eb63afbb35f8 ;
; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/hdfc_top.sv                                                                                                                               ; Encrypted Altera IP File                                                    ; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/hdfc_top.sv                                                                                                                               ; intel_rtile_cxl_top_1140                ; ./../intel_rtile_cxl_top_cxltyp2_ed.ip                   ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; f57f636c421529522507d28c62f91476 ;
; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/ddfc_top.sv                                                                                                                               ; Encrypted Altera IP File                                                    ; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/ddfc_top.sv                                                                                                                               ; intel_rtile_cxl_top_1140                ; ./../intel_rtile_cxl_top_cxltyp2_ed.ip                   ; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_type2_defines.svh.iv                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; 945f8357acae88046c2d19dc5e9f7ceb ;
; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/dfc_top.sv                                                                                                                                ; Encrypted Altera IP File                                                    ; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/dfc_top.sv                                                                                                                                ; intel_rtile_cxl_top_1140                ; ./../intel_rtile_cxl_top_cxltyp2_ed.ip                   ; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_type2_defines.svh.iv                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; af5c310f67423e86e95aa6b71c5ab1b7 ;
; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/snpq_top.sv                                                                                                                               ; Encrypted Altera IP File                                                    ; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/snpq_top.sv                                                                                                                               ; intel_rtile_cxl_top_1140                ; ./../intel_rtile_cxl_top_cxltyp2_ed.ip                   ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 41b60b48d9d7ab5a96146bc7409a351f ;
; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/m2sq_top.sv                                                                                                                               ; Encrypted Altera IP File                                                    ; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/m2sq_top.sv                                                                                                                               ; intel_rtile_cxl_top_1140                ; ./../intel_rtile_cxl_top_cxltyp2_ed.ip                   ; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_type2_defines.svh.iv                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; d8904eff24c06e310e8aa4e25e0a2334 ;
; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/fabric_route.sv                                                                                                                           ; Encrypted Altera IP File                                                    ; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/fabric_route.sv                                                                                                                           ; intel_rtile_cxl_top_1140                ; ./../intel_rtile_cxl_top_cxltyp2_ed.ip                   ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 0dace60450ace3ccbce4afd6c7ade6d3 ;
; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/fabric_ccip_cap.sv                                                                                                                        ; Encrypted Altera IP File                                                    ; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/fabric_ccip_cap.sv                                                                                                                        ; intel_rtile_cxl_top_1140                ; ./../intel_rtile_cxl_top_cxltyp2_ed.ip                   ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 599ef06a8a02d91e52e6d099b1145a17 ;
; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/fabric_slice.sv                                                                                                                           ; Encrypted Altera IP File                                                    ; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/fabric_slice.sv                                                                                                                           ; intel_rtile_cxl_top_1140                ; ./../intel_rtile_cxl_top_cxltyp2_ed.ip                   ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; d671f44c9ad6de94d10b96990f742b32 ;
; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/perfmon_slice.sv                                                                                                                          ; Encrypted Altera IP File                                                    ; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/perfmon_slice.sv                                                                                                                          ; intel_rtile_cxl_top_1140                ; ./../intel_rtile_cxl_top_cxltyp2_ed.ip                   ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; b0e1414839c36be0ddb67fdfc70f2c0d ;
; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/perfmon_top.sv                                                                                                                            ; Encrypted Altera IP File                                                    ; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/perfmon_top.sv                                                                                                                            ; intel_rtile_cxl_top_1140                ; ./../intel_rtile_cxl_top_cxltyp2_ed.ip                   ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; eb94a486911ad1a7970c6c52ca668bbe ;
; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/fabric_top.sv                                                                                                                             ; Encrypted Altera IP File                                                    ; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/fabric_top.sv                                                                                                                             ; intel_rtile_cxl_top_1140                ; ./../intel_rtile_cxl_top_cxltyp2_ed.ip                   ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 9bcf4ccd5033be30d597b140e7814881 ;
; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/bbs_slice.sv                                                                                                                              ; Encrypted Altera IP File                                                    ; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/bbs_slice.sv                                                                                                                              ; intel_rtile_cxl_top_1140                ; ./../intel_rtile_cxl_top_cxltyp2_ed.ip                   ; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_type2_defines.svh.iv                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; 0e29d4a98279e16a85bc98eb8c1bd166 ;
; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/bbs_fme_top.sv                                                                                                                            ; Encrypted Altera IP File                                                    ; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/bbs_fme_top.sv                                                                                                                            ; intel_rtile_cxl_top_1140                ; ./../intel_rtile_cxl_top_cxltyp2_ed.ip                   ; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_type2_defines.svh.iv                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; 9f38dbe28bb1f427007b43c55b1f1a7a ;
; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/bbs_avmm_slave.sv                                                                                                                         ; Encrypted Altera IP File                                                    ; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/bbs_avmm_slave.sv                                                                                                                         ; intel_rtile_cxl_top_1140                ; ./../intel_rtile_cxl_top_cxltyp2_ed.ip                   ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; fade8d215d1fe47fca2c1883110504c5 ;
; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/bbs_mailbox.sv                                                                                                                            ; Encrypted Altera IP File                                                    ; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/bbs_mailbox.sv                                                                                                                            ; intel_rtile_cxl_top_1140                ; ./../intel_rtile_cxl_top_cxltyp2_ed.ip                   ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; dc0c8558182de0ec33704218217c58f0 ;
; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/bbs_fab_memwrap.sv                                                                                                                        ; Encrypted Altera IP File                                                    ; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/bbs_fab_memwrap.sv                                                                                                                        ; intel_rtile_cxl_top_1140                ; ./../intel_rtile_cxl_top_cxltyp2_ed.ip                   ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 2ad36f3a4dbb4138502e96e30f26a8ab ;
; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/bbs_fab_wrap.sv                                                                                                                           ; Encrypted Altera IP File                                                    ; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/bbs_fab_wrap.sv                                                                                                                           ; intel_rtile_cxl_top_1140                ; ./../intel_rtile_cxl_top_cxltyp2_ed.ip                   ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 49c85fa9bd6ec101ed20f86d49beaaa7 ;
; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/bbs_slice_memwrap.sv                                                                                                                      ; Encrypted Altera IP File                                                    ; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/bbs_slice_memwrap.sv                                                                                                                      ; intel_rtile_cxl_top_1140                ; ./../intel_rtile_cxl_top_cxltyp2_ed.ip                   ; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_type2_defines.svh.iv                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; 1324b8ef993f1abe3f5c84a1828b1c0e ;
; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/bbs_slice_wrap.sv                                                                                                                         ; Encrypted Altera IP File                                                    ; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/bbs_slice_wrap.sv                                                                                                                         ; intel_rtile_cxl_top_1140                ; ./../intel_rtile_cxl_top_cxltyp2_ed.ip                   ; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_type2_defines.svh.iv                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; 89cf8d3312d3a91cf5cf61371ac0c24f ;
; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/ram_if.sv                                                                                                                                 ; Encrypted Altera IP File                                                    ; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/ram_if.sv                                                                                                                                 ; intel_rtile_cxl_top_1140                ; ./../intel_rtile_cxl_top_cxltyp2_ed.ip                   ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 0ce39b68fbd2672c278364a7c86f50cf ;
; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_memexp_sip_fifo.sv                                                                                                                    ; Encrypted Altera IP File                                                    ; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_memexp_sip_fifo.sv                                                                                                                    ; intel_rtile_cxl_top_1140                ; ./../intel_rtile_cxl_top_cxltyp2_ed.ip                   ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 6bd827a207da85a7a2148715c5748512 ;
; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_memexp_sip_bbs_fifo_vcd.sv                                                                                                            ; Encrypted Altera IP File                                                    ; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_memexp_sip_bbs_fifo_vcd.sv                                                                                                            ; intel_rtile_cxl_top_1140                ; ./../intel_rtile_cxl_top_cxltyp2_ed.ip                   ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 380d1077d4c99b338aadf3adf593220c ;
; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/bbs_slice_fr_dcd.sv                                                                                                                       ; Encrypted Altera IP File                                                    ; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/bbs_slice_fr_dcd.sv                                                                                                                       ; intel_rtile_cxl_top_1140                ; ./../intel_rtile_cxl_top_cxltyp2_ed.ip                   ; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_type2_defines.svh.iv; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/rnr_cxl_soft_ip_intf.svh.iv                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; 038bd36edca1056f2fe851c5d45b53d8 ;
; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/bbs_bfe.sv                                                                                                                                ; Encrypted Altera IP File                                                    ; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/bbs_bfe.sv                                                                                                                                ; intel_rtile_cxl_top_1140                ; ./../intel_rtile_cxl_top_cxltyp2_ed.ip                   ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; d8fe385ab7fc6e3824b11e8a9d9e12a2 ;
; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/bbs_top.sv                                                                                                                                ; Encrypted Altera IP File                                                    ; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/bbs_top.sv                                                                                                                                ; intel_rtile_cxl_top_1140                ; ./../intel_rtile_cxl_top_cxltyp2_ed.ip                   ; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_type2_defines.svh.iv; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/rnr_cxl_soft_ip_intf.svh.iv                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; 9de60f44c83922f18448b89cba3a65ac ;
; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/bbs_wrapper.sv                                                                                                                            ; Encrypted Altera IP File                                                    ; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/bbs_wrapper.sv                                                                                                                            ; intel_rtile_cxl_top_1140                ; ./../intel_rtile_cxl_top_cxltyp2_ed.ip                   ; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_type2_defines.svh.iv; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/rnr_cxl_soft_ip_intf.svh.iv                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; 1b4495777d848338b40ffa6aa8c316dc ;
; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/ial_tc_bbs_cfg_pkg.sv                                                                                                                     ; Encrypted Altera IP File                                                    ; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/ial_tc_bbs_cfg_pkg.sv                                                                                                                     ; intel_rtile_cxl_top_1140                ; ./../intel_rtile_cxl_top_cxltyp2_ed.ip                   ; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/ial_tc_bbs_reg_macros.vh.iv; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/rtlgen_include_v12.vh.iv                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; 28f9c2748bebc9c858fb48c755530ef6 ;
; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/ial_tc_bbs_cfg.sv                                                                                                                         ; Encrypted Altera IP File                                                    ; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/ial_tc_bbs_cfg.sv                                                                                                                         ; intel_rtile_cxl_top_1140                ; ./../intel_rtile_cxl_top_cxltyp2_ed.ip                   ; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/ial_tc_bbs_reg_macros.vh.iv; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/rtlgen_include_v12.vh.iv                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; cfe8324ff72a599db47490c6a94deb94 ;
; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_ctech_or2_gen.v                                                                                                                    ; Encrypted Altera IP File                                                    ; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_ctech_or2_gen.v                                                                                                                    ; intel_rtile_cxl_top_1140                ; ./../intel_rtile_cxl_top_cxltyp2_ed.ip                   ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 807f81712c96b8625e694cb7517f0750 ;
; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_bidir.v                                                                                                                            ; Encrypted Altera IP File                                                    ; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_bidir.v                                                                                                                            ; intel_rtile_cxl_top_1140                ; ./../intel_rtile_cxl_top_cxltyp2_ed.ip                   ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; e9619f01375b2a50d95d67c776419642 ;
; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_cxp_flopmacro.vm.iv                                                                                                                ; User-Specified SystemVerilog HDL File                                       ; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_cxp_flopmacro.vm.iv                                                                                                                ; intel_rtile_cxl_top_1140                ; ./../intel_rtile_cxl_top_cxltyp2_ed.ip                   ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 4ff21b0dd305ba5ca59674f12b77b389 ;
; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/dpram_inf.sv                                                                                                                              ; Encrypted Altera IP File                                                    ; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/dpram_inf.sv                                                                                                                              ; intel_rtile_cxl_top_1140                ; ./../intel_rtile_cxl_top_cxltyp2_ed.ip                   ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; bfd7f880814f7c003e410b162f7a0c62 ;
; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_dpram_vcd.sv                                                                                                                       ; Encrypted Altera IP File                                                    ; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_dpram_vcd.sv                                                                                                                       ; intel_rtile_cxl_top_1140                ; ./../intel_rtile_cxl_top_cxltyp2_ed.ip                   ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 2467e6fd7c76ccda686a1457fe24cd77 ;
; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_scfifo_vcd.sv                                                                                                                      ; Encrypted Altera IP File                                                    ; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_scfifo_vcd.sv                                                                                                                      ; intel_rtile_cxl_top_1140                ; ./../intel_rtile_cxl_top_cxltyp2_ed.ip                   ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; bdcb00635bd0ed533fa4540eab34121e ;
; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_fifo_vcd.sv                                                                                                                        ; Encrypted Altera IP File                                                    ; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_fifo_vcd.sv                                                                                                                        ; intel_rtile_cxl_top_1140                ; ./../intel_rtile_cxl_top_cxltyp2_ed.ip                   ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 741b9e445aba55cfc743e16a1cce1f00 ;
; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_a_mfc_trans_gate.v                                                                                                                 ; Encrypted Altera IP File                                                    ; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_a_mfc_trans_gate.v                                                                                                                 ; intel_rtile_cxl_top_1140                ; ./../intel_rtile_cxl_top_cxltyp2_ed.ip                   ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; e458daf0b31593916f54ba2b9a239083 ;
; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_a_m_rdy_msk.v                                                                                                                      ; Encrypted Altera IP File                                                    ; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_a_m_rdy_msk.v                                                                                                                      ; intel_rtile_cxl_top_1140                ; ./../intel_rtile_cxl_top_cxltyp2_ed.ip                   ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; f8c283011596ad47f388e76c4d4daa3c ;
; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_a_tfc_trans_gate.v                                                                                                                 ; Encrypted Altera IP File                                                    ; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_a_tfc_trans_gate.v                                                                                                                 ; intel_rtile_cxl_top_1140                ; ./../intel_rtile_cxl_top_cxltyp2_ed.ip                   ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 6b6b5fff3263338a27d8990ea1cd8fcb ;
; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_a_t_rdy_msk.v                                                                                                                      ; Encrypted Altera IP File                                                    ; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_a_t_rdy_msk.v                                                                                                                      ; intel_rtile_cxl_top_1140                ; ./../intel_rtile_cxl_top_cxltyp2_ed.ip                   ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 075216599b7387d7cfdf52ed202d2f8c ;
; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_a_arbiter.sv                                                                                                                       ; Encrypted Altera IP File                                                    ; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_a_arbiter.sv                                                                                                                       ; intel_rtile_cxl_top_1140                ; ./../intel_rtile_cxl_top_cxltyp2_ed.ip                   ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; ffe1825548dd520da9f61dc86001be08 ;
; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_aunit.v                                                                                                                            ; Encrypted Altera IP File                                                    ; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_aunit.v                                                                                                                            ; intel_rtile_cxl_top_1140                ; ./../intel_rtile_cxl_top_cxltyp2_ed.ip                   ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; db01e1c1a3f05d43922da204c4d8aac0 ;
; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_devreset.v                                                                                                                         ; Encrypted Altera IP File                                                    ; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_devreset.v                                                                                                                         ; intel_rtile_cxl_top_1140                ; ./../intel_rtile_cxl_top_cxltyp2_ed.ip                   ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 347baf616ff78cb293789bd1856db05c ;
; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_cxpgst_sharedtimer.sv                                                                                                              ; Encrypted Altera IP File                                                    ; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_cxpgst_sharedtimer.sv                                                                                                              ; intel_rtile_cxl_top_1140                ; ./../intel_rtile_cxl_top_cxltyp2_ed.ip                   ; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_cxp_flopmacro.vm.iv                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; d9c6747edfae276244b8a4b0a87b7f08 ;
; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_strobe_generator.sv                                                                                                                ; Encrypted Altera IP File                                                    ; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_strobe_generator.sv                                                                                                                ; intel_rtile_cxl_top_1140                ; ./../intel_rtile_cxl_top_cxltyp2_ed.ip                   ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 5a19ef70748559fcb96ac374656cea10 ;
; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_ckunit.v                                                                                                                           ; Encrypted Altera IP File                                                    ; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_ckunit.v                                                                                                                           ; intel_rtile_cxl_top_1140                ; ./../intel_rtile_cxl_top_cxltyp2_ed.ip                   ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 9ee5ce5cbe3f9dceffb2f999fa3e34aa ;
; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_ram2r2w144x128.v                                                                                                                   ; Encrypted Altera IP File                                                    ; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_ram2r2w144x128.v                                                                                                                   ; intel_rtile_cxl_top_1140                ; ./../intel_rtile_cxl_top_cxltyp2_ed.ip                   ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; cf11ce559591db342b2612af32a21639 ;
; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_gtprs.sv                                                                                                                           ; Encrypted Altera IP File                                                    ; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_gtprs.sv                                                                                                                           ; intel_rtile_cxl_top_1140                ; ./../intel_rtile_cxl_top_cxltyp2_ed.ip                   ; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_gtunit_struct.svh.iv                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; 9f35bf9e6a6e205fc598eadae2486c33 ;
; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_CRC32_D256.v                                                                                                                       ; Encrypted Altera IP File                                                    ; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_CRC32_D256.v                                                                                                                       ; intel_rtile_cxl_top_1140                ; ./../intel_rtile_cxl_top_cxltyp2_ed.ip                   ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 66c122aef31aba9b287fce6698e24d13 ;
; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_CRC32_D224.v                                                                                                                       ; Encrypted Altera IP File                                                    ; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_CRC32_D224.v                                                                                                                       ; intel_rtile_cxl_top_1140                ; ./../intel_rtile_cxl_top_cxltyp2_ed.ip                   ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 816893c0198211179c5713aaff7b227f ;
; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_CRC32_D192.v                                                                                                                       ; Encrypted Altera IP File                                                    ; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_CRC32_D192.v                                                                                                                       ; intel_rtile_cxl_top_1140                ; ./../intel_rtile_cxl_top_cxltyp2_ed.ip                   ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 819224747608b0c91b6eabe3e4be96ed ;
; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_CRC32_D160.v                                                                                                                       ; Encrypted Altera IP File                                                    ; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_CRC32_D160.v                                                                                                                       ; intel_rtile_cxl_top_1140                ; ./../intel_rtile_cxl_top_cxltyp2_ed.ip                   ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; a0b216a5641d9ef9d9be4b11546e619e ;
; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_CRC32_D128.v                                                                                                                       ; Encrypted Altera IP File                                                    ; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_CRC32_D128.v                                                                                                                       ; intel_rtile_cxl_top_1140                ; ./../intel_rtile_cxl_top_cxltyp2_ed.ip                   ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 41020a099b40af602b2858caa0934e39 ;
; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_CRC32_D96.v                                                                                                                        ; Encrypted Altera IP File                                                    ; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_CRC32_D96.v                                                                                                                        ; intel_rtile_cxl_top_1140                ; ./../intel_rtile_cxl_top_cxltyp2_ed.ip                   ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 407eb6be91b757acf96c4913699e7e04 ;
; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_CRC32_D64.v                                                                                                                        ; Encrypted Altera IP File                                                    ; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_CRC32_D64.v                                                                                                                        ; intel_rtile_cxl_top_1140                ; ./../intel_rtile_cxl_top_cxltyp2_ed.ip                   ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 0eff9e0f8f6b3d5fef5a1ffa92093855 ;
; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_CRC32_D32.v                                                                                                                        ; Encrypted Altera IP File                                                    ; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_CRC32_D32.v                                                                                                                        ; intel_rtile_cxl_top_1140                ; ./../intel_rtile_cxl_top_cxltyp2_ed.ip                   ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 72ab517b723842cb3bd2c91aacc6bf68 ;
; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_gto_ecrc.sv                                                                                                                        ; Encrypted Altera IP File                                                    ; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_gto_ecrc.sv                                                                                                                        ; intel_rtile_cxl_top_1140                ; ./../intel_rtile_cxl_top_cxltyp2_ed.ip                   ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; b20aea5341708ff2ef80142ad2588f53 ;
; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_gtoqc.v                                                                                                                            ; Encrypted Altera IP File                                                    ; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_gtoqc.v                                                                                                                            ; intel_rtile_cxl_top_1140                ; ./../intel_rtile_cxl_top_cxltyp2_ed.ip                   ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 6386c484931b7619d7c7465114c08883 ;
; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_gtmfcmcu.sv                                                                                                                        ; Encrypted Altera IP File                                                    ; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_gtmfcmcu.sv                                                                                                                        ; intel_rtile_cxl_top_1140                ; ./../intel_rtile_cxl_top_cxltyp2_ed.ip                   ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; cd5b0ba55909e38060db593ecdb7a3ef ;
; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_gtmfctcu.v                                                                                                                         ; Encrypted Altera IP File                                                    ; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_gtmfctcu.v                                                                                                                         ; intel_rtile_cxl_top_1140                ; ./../intel_rtile_cxl_top_cxltyp2_ed.ip                   ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 58298774e2f380e6f1df2af0e8cb7cac ;
; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_gt_mctp_errtrk.v                                                                                                                   ; Encrypted Altera IP File                                                    ; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_gt_mctp_errtrk.v                                                                                                                   ; intel_rtile_cxl_top_1140                ; ./../intel_rtile_cxl_top_cxltyp2_ed.ip                   ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 719eee29c5d94d4cb783336231858f85 ;
; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_gt_mctp_seqtrk.v                                                                                                                   ; Encrypted Altera IP File                                                    ; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_gt_mctp_seqtrk.v                                                                                                                   ; intel_rtile_cxl_top_1140                ; ./../intel_rtile_cxl_top_cxltyp2_ed.ip                   ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 25365b8e0b0aa05cde7b0ed265b800c8 ;
; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_gtihdrchk.v                                                                                                                        ; Encrypted Altera IP File                                                    ; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_gtihdrchk.v                                                                                                                        ; intel_rtile_cxl_top_1140                ; ./../intel_rtile_cxl_top_cxltyp2_ed.ip                   ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; af33fbf1ec2d7d7148dbbf84ba724079 ;
; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_gterrlog.v                                                                                                                         ; Encrypted Altera IP File                                                    ; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_gterrlog.v                                                                                                                         ; intel_rtile_cxl_top_1140                ; ./../intel_rtile_cxl_top_cxltyp2_ed.ip                   ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 189f95586b592c1760254bc4c9e01f21 ;
; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_gtfc.v                                                                                                                             ; Encrypted Altera IP File                                                    ; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_gtfc.v                                                                                                                             ; intel_rtile_cxl_top_1140                ; ./../intel_rtile_cxl_top_cxltyp2_ed.ip                   ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 6c50b4c2d782d6716c90bb310365f8b7 ;
; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_gti.sv                                                                                                                             ; Encrypted Altera IP File                                                    ; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_gti.sv                                                                                                                             ; intel_rtile_cxl_top_1140                ; ./../intel_rtile_cxl_top_cxltyp2_ed.ip                   ; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_gtunit_struct.svh.iv                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; 807f225b2f43f48533bd51ee7fd8ae47 ;
; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_gticpctl.v                                                                                                                         ; Encrypted Altera IP File                                                    ; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_gticpctl.v                                                                                                                         ; intel_rtile_cxl_top_1140                ; ./../intel_rtile_cxl_top_cxltyp2_ed.ip                   ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 770bc5928ebd9235915fd072b34847c8 ;
; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_gtidq.sv                                                                                                                           ; Encrypted Altera IP File                                                    ; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_gtidq.sv                                                                                                                           ; intel_rtile_cxl_top_1140                ; ./../intel_rtile_cxl_top_cxltyp2_ed.ip                   ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; df1770d2642de6aed340fbd0f3a7f207 ;
; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_gtihq.v                                                                                                                            ; Encrypted Altera IP File                                                    ; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_gtihq.v                                                                                                                            ; intel_rtile_cxl_top_1140                ; ./../intel_rtile_cxl_top_cxltyp2_ed.ip                   ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 22074a6b446e07eb64befec7fef267c0 ;
; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_gtiqc.sv                                                                                                                           ; Encrypted Altera IP File                                                    ; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_gtiqc.sv                                                                                                                           ; intel_rtile_cxl_top_1140                ; ./../intel_rtile_cxl_top_cxltyp2_ed.ip                   ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; ff658218fa17c064c90403fe514b76ea ;
; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_gtm.v                                                                                                                              ; Encrypted Altera IP File                                                    ; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_gtm.v                                                                                                                              ; intel_rtile_cxl_top_1140                ; ./../intel_rtile_cxl_top_cxltyp2_ed.ip                   ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 6b9dce9f57e37fa4c97448e6fedfb1b2 ;
; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_gto.sv                                                                                                                             ; Encrypted Altera IP File                                                    ; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_gto.sv                                                                                                                             ; intel_rtile_cxl_top_1140                ; ./../intel_rtile_cxl_top_cxltyp2_ed.ip                   ; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_gtunit_struct.svh.iv                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; e5f577df3627a9f3999f248ba58b12ec ;
; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_gtopf.sv                                                                                                                           ; Encrypted Altera IP File                                                    ; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_gtopf.sv                                                                                                                           ; intel_rtile_cxl_top_1140                ; ./../intel_rtile_cxl_top_cxltyp2_ed.ip                   ; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_gtunit_struct.svh.iv                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; 8325e60f962d9a8f367b317037f2684a ;
; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_gtsideq.v                                                                                                                          ; Encrypted Altera IP File                                                    ; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_gtsideq.v                                                                                                                          ; intel_rtile_cxl_top_1140                ; ./../intel_rtile_cxl_top_cxltyp2_ed.ip                   ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 001d4ebf2841e0d4f0cbca20c998f63a ;
; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_gtunit.sv                                                                                                                          ; Encrypted Altera IP File                                                    ; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_gtunit.sv                                                                                                                          ; intel_rtile_cxl_top_1140                ; ./../intel_rtile_cxl_top_cxltyp2_ed.ip                   ; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_gtunit_struct.svh.iv                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; 32f608d8e7a9c6906c9b7bc914fcc9c8 ;
; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_gt_hiperrlog.sv                                                                                                                    ; Encrypted Altera IP File                                                    ; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_gt_hiperrlog.sv                                                                                                                    ; intel_rtile_cxl_top_1140                ; ./../intel_rtile_cxl_top_cxltyp2_ed.ip                   ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 9223c3c6ae483b9593a4020932a7ad5a ;
; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_data_comp.v                                                                                                                        ; Encrypted Altera IP File                                                    ; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_data_comp.v                                                                                                                        ; intel_rtile_cxl_top_1140                ; ./../intel_rtile_cxl_top_cxltyp2_ed.ip                   ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 81715e5ed9762faf0b78cd48b41871b5 ;
; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_generator1.v                                                                                                                       ; Encrypted Altera IP File                                                    ; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_generator1.v                                                                                                                       ; intel_rtile_cxl_top_1140                ; ./../intel_rtile_cxl_top_cxltyp2_ed.ip                   ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 5ecd6041a843607905133845b874f0fb ;
; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_generator2.v                                                                                                                       ; Encrypted Altera IP File                                                    ; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_generator2.v                                                                                                                       ; intel_rtile_cxl_top_1140                ; ./../intel_rtile_cxl_top_cxltyp2_ed.ip                   ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; b66235d76534747c7125ae26630c143a ;
; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_errorlog.v                                                                                                                         ; Encrypted Altera IP File                                                    ; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_errorlog.v                                                                                                                         ; intel_rtile_cxl_top_1140                ; ./../intel_rtile_cxl_top_cxltyp2_ed.ip                   ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 0b97dee1350e6074c3d68654f4d0a344 ;
; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_target_bytecntrs.v                                                                                                                 ; Encrypted Altera IP File                                                    ; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_target_bytecntrs.v                                                                                                                 ; intel_rtile_cxl_top_1140                ; ./../intel_rtile_cxl_top_cxltyp2_ed.ip                   ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 2cb70bfa3bc306b119dce250614256aa ;
; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_master_bytecntrs.v                                                                                                                 ; Encrypted Altera IP File                                                    ; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_master_bytecntrs.v                                                                                                                 ; intel_rtile_cxl_top_1140                ; ./../intel_rtile_cxl_top_cxltyp2_ed.ip                   ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; abefdd56f93dfef271fb304b14f13001 ;
; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_errindicator.v                                                                                                                     ; Encrypted Altera IP File                                                    ; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_errindicator.v                                                                                                                     ; intel_rtile_cxl_top_1140                ; ./../intel_rtile_cxl_top_cxltyp2_ed.ip                   ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; eb5153ce3e5c6e4a6089eab5d3117ba6 ;
; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_gunit.v                                                                                                                            ; Encrypted Altera IP File                                                    ; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_gunit.v                                                                                                                            ; intel_rtile_cxl_top_1140                ; ./../intel_rtile_cxl_top_cxltyp2_ed.ip                   ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; fd73cde16894d704096fc24aae68f236 ;
; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_new_dualportram.v                                                                                                                  ; Encrypted Altera IP File                                                    ; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_new_dualportram.v                                                                                                                  ; intel_rtile_cxl_top_1140                ; ./../intel_rtile_cxl_top_cxltyp2_ed.ip                   ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 2a55a015a1564602c8816db5923d3ed2 ;
; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_dbgport.v                                                                                                                          ; Encrypted Altera IP File                                                    ; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_dbgport.v                                                                                                                          ; intel_rtile_cxl_top_1140                ; ./../intel_rtile_cxl_top_cxltyp2_ed.ip                   ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; a60ff69374c78e24a4971e6d89da4610 ;
; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_dmi.v                                                                                                                              ; Encrypted Altera IP File                                                    ; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_dmi.v                                                                                                                              ; intel_rtile_cxl_top_1140                ; ./../intel_rtile_cxl_top_cxltyp2_ed.ip                   ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 920770261b08c689bf4af4df3c3a0466 ;
; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_iointf.v                                                                                                                           ; Encrypted Altera IP File                                                    ; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_iointf.v                                                                                                                           ; intel_rtile_cxl_top_1140                ; ./../intel_rtile_cxl_top_cxltyp2_ed.ip                   ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 68d3332dcdc76a11cdebf0c9f77a53d9 ;
; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_lunit.v                                                                                                                            ; Encrypted Altera IP File                                                    ; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_lunit.v                                                                                                                            ; intel_rtile_cxl_top_1140                ; ./../intel_rtile_cxl_top_cxltyp2_ed.ip                   ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; fbb52d694bcff8061c411737e3e77ae8 ;
; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_pm.v                                                                                                                               ; Encrypted Altera IP File                                                    ; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_pm.v                                                                                                                               ; intel_rtile_cxl_top_1140                ; ./../intel_rtile_cxl_top_cxltyp2_ed.ip                   ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; c5fc3631b35bdc80d6373f79fcf484f1 ;
; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_straps.sv                                                                                                                          ; Encrypted Altera IP File                                                    ; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_straps.sv                                                                                                                          ; intel_rtile_cxl_top_1140                ; ./../intel_rtile_cxl_top_cxltyp2_ed.ip                   ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 4b7db21254f40a9f9c11335a1fea822a ;
; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_triggers.v                                                                                                                         ; Encrypted Altera IP File                                                    ; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_triggers.v                                                                                                                         ; intel_rtile_cxl_top_1140                ; ./../intel_rtile_cxl_top_cxltyp2_ed.ip                   ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 8bfc8989322313c6268d6a3dfe0c2b40 ;
; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_ltrcomp.v                                                                                                                          ; Encrypted Altera IP File                                                    ; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_ltrcomp.v                                                                                                                          ; intel_rtile_cxl_top_1140                ; ./../intel_rtile_cxl_top_cxltyp2_ed.ip                   ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; ecbd61ed370b0651e3633bcad8273e97 ;
; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_l1subunit.v                                                                                                                        ; Encrypted Altera IP File                                                    ; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_l1subunit.v                                                                                                                        ; intel_rtile_cxl_top_1140                ; ./../intel_rtile_cxl_top_cxltyp2_ed.ip                   ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; f952cf092cdbf8bfdca43894bab61612 ;
; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_ltr_tc_cntr.v                                                                                                                      ; Encrypted Altera IP File                                                    ; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_ltr_tc_cntr.v                                                                                                                      ; intel_rtile_cxl_top_1140                ; ./../intel_rtile_cxl_top_cxltyp2_ed.ip                   ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; daaf0051d4444f4dc7fcb6f0108972b2 ;
; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_ltr_cntr_wr.v                                                                                                                      ; Encrypted Altera IP File                                                    ; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_ltr_cntr_wr.v                                                                                                                      ; intel_rtile_cxl_top_1140                ; ./../intel_rtile_cxl_top_cxltyp2_ed.ip                   ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 351bf853cb8c97f60f5e11871eaeb856 ;
; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_ltr_reg.v                                                                                                                          ; Encrypted Altera IP File                                                    ; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_ltr_reg.v                                                                                                                          ; intel_rtile_cxl_top_1140                ; ./../intel_rtile_cxl_top_cxltyp2_ed.ip                   ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 91b7c5c5058ae2c24c86afb287443358 ;
; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_ltr.v                                                                                                                              ; Encrypted Altera IP File                                                    ; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_ltr.v                                                                                                                              ; intel_rtile_cxl_top_1140                ; ./../intel_rtile_cxl_top_cxltyp2_ed.ip                   ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; cf07051c04ce1b55158dbbcee94cafca ;
; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_tcmon_reg.v                                                                                                                        ; Encrypted Altera IP File                                                    ; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_tcmon_reg.v                                                                                                                        ; intel_rtile_cxl_top_1140                ; ./../intel_rtile_cxl_top_cxltyp2_ed.ip                   ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 3138171934a2620bdf85acd6cd13d589 ;
; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_tcmon.v                                                                                                                            ; Encrypted Altera IP File                                                    ; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_tcmon.v                                                                                                                            ; intel_rtile_cxl_top_1140                ; ./../intel_rtile_cxl_top_cxltyp2_ed.ip                   ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 096bf60084ba44fa4605831b23e9cd7a ;
; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_ts_comp.v                                                                                                                          ; Encrypted Altera IP File                                                    ; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_ts_comp.v                                                                                                                          ; intel_rtile_cxl_top_1140                ; ./../intel_rtile_cxl_top_cxltyp2_ed.ip                   ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; d7f45bd55ff45182a09b9234f09241bc ;
; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_jtimestamp.v                                                                                                                       ; Encrypted Altera IP File                                                    ; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_jtimestamp.v                                                                                                                       ; intel_rtile_cxl_top_1140                ; ./../intel_rtile_cxl_top_cxltyp2_ed.ip                   ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 0489c096d1f1df9db07c34a72736419d ;
; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_junit.v                                                                                                                            ; Encrypted Altera IP File                                                    ; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_junit.v                                                                                                                            ; intel_rtile_cxl_top_1140                ; ./../intel_rtile_cxl_top_cxltyp2_ed.ip                   ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; e1a8cc2be539b77aa935ef5e3e6fa3bf ;
; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_build_version.v                                                                                                                    ; User-Specified SystemVerilog HDL File                                       ; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_build_version.v                                                                                                                    ; intel_rtile_cxl_top_1140                ; ./../intel_rtile_cxl_top_cxltyp2_ed.ip                   ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 517a4cf4a1c6f5a9327391d841cc0844 ;
; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_cmb_glb_regs_2_rdl.sv                                                                                                              ; Encrypted Altera IP File                                                    ; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_cmb_glb_regs_2_rdl.sv                                                                                                              ; intel_rtile_cxl_top_1140                ; ./../intel_rtile_cxl_top_cxltyp2_ed.ip                   ; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_cmb_global_pkg.vh.iv; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_cmb_global_struct_ports.vh.iv; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_glb_xtra_logic.svh.iv; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_glb_rdl_assigns.svh.iv                                                                                                                                                                                                                                                                                                                                                                                                              ; 760aae4e7f17b0d1e4064b9ead1b92a4 ;
; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_cmb_pf0.sv                                                                                                                         ; Encrypted Altera IP File                                                    ; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_cmb_pf0.sv                                                                                                                         ; intel_rtile_cxl_top_1140                ; ./../intel_rtile_cxl_top_cxltyp2_ed.ip                   ; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/rtlgen_include_latest.vh.iv; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/rtlgen_pkg_latest.vh.iv; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_cmb_pf0_pkg.vh.iv                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; c84543ae829fe78f5a0bdc0955616149 ;
; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_cmb_global.sv                                                                                                                      ; Encrypted Altera IP File                                                    ; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_cmb_global.sv                                                                                                                      ; intel_rtile_cxl_top_1140                ; ./../intel_rtile_cxl_top_cxltyp2_ed.ip                   ; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/rtlgen_include_latest.vh.iv; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/rtlgen_pkg_latest.vh.iv; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_cmb_global_pkg.vh.iv                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; 01d00a11897c9a7ba088cd1811417028 ;
; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_cmb_pf0_regs_2_rdl.sv                                                                                                              ; Encrypted Altera IP File                                                    ; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_cmb_pf0_regs_2_rdl.sv                                                                                                              ; intel_rtile_cxl_top_1140                ; ./../intel_rtile_cxl_top_cxltyp2_ed.ip                   ; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_cmb_pf0_pkg.vh.iv; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/rtlgen_pkg_latest.vh.iv; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_cmb_pf0_struct_ports.vh.iv; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_pf0_0_xtra_logic.svh.iv; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_pf0_1_xtra_logic.svh.iv; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_pf0_2_xtra_logic.svh.iv; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_pf0_rdl_assigns.svh.iv ; 60e0cfdb6b0a7aad898b3b481fc8dfaa ;
; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_cmb_pf1.sv                                                                                                                         ; Encrypted Altera IP File                                                    ; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_cmb_pf1.sv                                                                                                                         ; intel_rtile_cxl_top_1140                ; ./../intel_rtile_cxl_top_cxltyp2_ed.ip                   ; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/rtlgen_include_latest.vh.iv; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/rtlgen_pkg_latest.vh.iv; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_cmb_pf1_pkg.vh.iv                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; 03ca51e1c08e710084ddc18c9ab372f7 ;
; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_cmb_pf1_regs_2_rdl.sv                                                                                                              ; Encrypted Altera IP File                                                    ; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_cmb_pf1_regs_2_rdl.sv                                                                                                              ; intel_rtile_cxl_top_1140                ; ./../intel_rtile_cxl_top_cxltyp2_ed.ip                   ; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_cmb_pf1_pkg.vh.iv; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/rtlgen_pkg_latest.vh.iv; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_cmb_pf1_struct_ports.vh.iv; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_pf1_rdl_assigns.svh.iv                                                                                                                                                                                                                                                                                                                                                                                                                         ; 9664a2ef1a8abe099fc76ae33b531a8f ;
; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_pptm.sv                                                                                                                            ; Encrypted Altera IP File                                                    ; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_pptm.sv                                                                                                                            ; intel_rtile_cxl_top_1140                ; ./../intel_rtile_cxl_top_cxltyp2_ed.ip                   ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; bc2f07ce7a27edbd02e772419a93b4dc ;
; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_psbmpmmsgctrl.sv                                                                                                                   ; Encrypted Altera IP File                                                    ; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_psbmpmmsgctrl.sv                                                                                                                   ; intel_rtile_cxl_top_1140                ; ./../intel_rtile_cxl_top_cxltyp2_ed.ip                   ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; edaf00a3d5da4049ca6da0f796aec44e ;
; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_ctrl_stat_regs.sv                                                                                                                  ; Encrypted Altera IP File                                                    ; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_ctrl_stat_regs.sv                                                                                                                  ; intel_rtile_cxl_top_1140                ; ./../intel_rtile_cxl_top_cxltyp2_ed.ip                   ; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/rtlgen_pkg_latest.vh.iv; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_cmb_pf0_pkg.vh.iv; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_cmb_pf1_pkg.vh.iv; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_cmb_global_pkg.vh.iv                                                                                                                                                                                                                                                                                                                                                                                                                                    ; c9a1efd6c0912ad697e2abbe8a2a953a ;
; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_pcfgrdrdy.sv                                                                                                                       ; Encrypted Altera IP File                                                    ; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_pcfgrdrdy.sv                                                                                                                       ; intel_rtile_cxl_top_1140                ; ./../intel_rtile_cxl_top_cxltyp2_ed.ip                   ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; b1a4489923225fdf82351a2e7f147d90 ;
; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_pcfgread_rdl.sv                                                                                                                    ; Encrypted Altera IP File                                                    ; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_pcfgread_rdl.sv                                                                                                                    ; intel_rtile_cxl_top_1140                ; ./../intel_rtile_cxl_top_cxltyp2_ed.ip                   ; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_cmb_pf0_pkg.vh.iv; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_cxp_flopmacro.vm.iv                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; 52530d0671a84bf186a200447d499c56 ;
; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_pcfgwrite_rdl.sv                                                                                                                   ; Encrypted Altera IP File                                                    ; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_pcfgwrite_rdl.sv                                                                                                                   ; intel_rtile_cxl_top_1140                ; ./../intel_rtile_cxl_top_cxltyp2_ed.ip                   ; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_cmb_pf0_pkg.vh.iv; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_cxp_flopmacro.vm.iv                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; 7f87f53b16ec5b3210a2fab33c08e243 ;
; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_pcorr.v                                                                                                                            ; Encrypted Altera IP File                                                    ; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_pcorr.v                                                                                                                            ; intel_rtile_cxl_top_1140                ; ./../intel_rtile_cxl_top_cxltyp2_ed.ip                   ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 4586251bae5d1b92723b5c3ff9602d56 ;
; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_pdecode.sv                                                                                                                         ; Encrypted Altera IP File                                                    ; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_pdecode.sv                                                                                                                         ; intel_rtile_cxl_top_1140                ; ./../intel_rtile_cxl_top_cxltyp2_ed.ip                   ; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_cxp_flopmacro.vm.iv                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; 8ec6c21ebdce6382aa3117c34efbb9c1 ;
; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_p_mc_multiply.v                                                                                                                    ; Encrypted Altera IP File                                                    ; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_p_mc_multiply.v                                                                                                                    ; intel_rtile_cxl_top_1140                ; ./../intel_rtile_cxl_top_cxltyp2_ed.ip                   ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; aeeeb825712f1b01d1ae80b55441272d ;
; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_pexpbyten.v                                                                                                                        ; Encrypted Altera IP File                                                    ; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_pexpbyten.v                                                                                                                        ; intel_rtile_cxl_top_1140                ; ./../intel_rtile_cxl_top_cxltyp2_ed.ip                   ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; e3d600ffd72fd5bb5332cf148c5468f1 ;
; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_pfatal.v                                                                                                                           ; Encrypted Altera IP File                                                    ; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_pfatal.v                                                                                                                           ; intel_rtile_cxl_top_1140                ; ./../intel_rtile_cxl_top_cxltyp2_ed.ip                   ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 03a255722e122b9b3252ac054c61afc0 ;
; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_pnonfatal.v                                                                                                                        ; Encrypted Altera IP File                                                    ; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_pnonfatal.v                                                                                                                        ; intel_rtile_cxl_top_1140                ; ./../intel_rtile_cxl_top_cxltyp2_ed.ip                   ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 5f4d9e44786ea1ab32e118397365eece ;
; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_prdycntrl.v                                                                                                                        ; Encrypted Altera IP File                                                    ; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_prdycntrl.v                                                                                                                        ; intel_rtile_cxl_top_1140                ; ./../intel_rtile_cxl_top_cxltyp2_ed.ip                   ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 78a76cba8a3377852e51a8b715f1bf95 ;
; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_psbmstrctrl.sv                                                                                                                     ; Encrypted Altera IP File                                                    ; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_psbmstrctrl.sv                                                                                                                     ; intel_rtile_cxl_top_1140                ; ./../intel_rtile_cxl_top_cxltyp2_ed.ip                   ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 97beb13073ee8ed07a333176977908a7 ;
; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_psbrspstrl.sv                                                                                                                      ; Encrypted Altera IP File                                                    ; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_psbrspstrl.sv                                                                                                                      ; intel_rtile_cxl_top_1140                ; ./../intel_rtile_cxl_top_cxltyp2_ed.ip                   ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 225dc9db30c003677d2e94350825ed1d ;
; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_pmirror.sv                                                                                                                         ; Encrypted Altera IP File                                                    ; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_pmirror.sv                                                                                                                         ; intel_rtile_cxl_top_1140                ; ./../intel_rtile_cxl_top_cxltyp2_ed.ip                   ; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_cmb_pf0_pkg.vh.iv; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_cmb_pf1_pkg.vh.iv; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_cmb_global_pkg.vh.iv                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; 939fc1e73d43b77f7b3e8ddbe145dffc ;
; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_pintr.v                                                                                                                            ; Encrypted Altera IP File                                                    ; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_pintr.v                                                                                                                            ; intel_rtile_cxl_top_1140                ; ./../intel_rtile_cxl_top_cxltyp2_ed.ip                   ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 763dd612bc91798ec3b22a43e89c9089 ;
; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_punit.sv                                                                                                                           ; Encrypted Altera IP File                                                    ; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_punit.sv                                                                                                                           ; intel_rtile_cxl_top_1140                ; ./../intel_rtile_cxl_top_cxltyp2_ed.ip                   ; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_cmb_pf0_pkg.vh.iv; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_cmb_global_pkg.vh.iv; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_cmb_pf1_pkg.vh.iv                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; 5f8bbadea033106264754a1bb4c82413 ;
; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_qmgeneralpurpose.v                                                                                                                 ; Encrypted Altera IP File                                                    ; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_qmgeneralpurpose.v                                                                                                                 ; intel_rtile_cxl_top_1140                ; ./../intel_rtile_cxl_top_cxltyp2_ed.ip                   ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; a5df54e33e7b8171d34c8646d8e6aa08 ;
; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_qmvectormachine.v                                                                                                                  ; Encrypted Altera IP File                                                    ; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_qmvectormachine.v                                                                                                                  ; intel_rtile_cxl_top_1140                ; ./../intel_rtile_cxl_top_cxltyp2_ed.ip                   ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 206fded2009bea6e46940e2ddc89f22c ;
; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_qmunit.v                                                                                                                           ; Encrypted Altera IP File                                                    ; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_qmunit.v                                                                                                                           ; intel_rtile_cxl_top_1140                ; ./../intel_rtile_cxl_top_cxltyp2_ed.ip                   ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 2e602f7bda86eca0e541d060fcd6436b ;
; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_qtgpslicer.sv                                                                                                                      ; Encrypted Altera IP File                                                    ; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_qtgpslicer.sv                                                                                                                      ; intel_rtile_cxl_top_1140                ; ./../intel_rtile_cxl_top_cxltyp2_ed.ip                   ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 4cb9f51dd7fa1af3d6cfb9df80034a6c ;
; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_qtslicer.v                                                                                                                         ; Encrypted Altera IP File                                                    ; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_qtslicer.v                                                                                                                         ; intel_rtile_cxl_top_1140                ; ./../intel_rtile_cxl_top_cxltyp2_ed.ip                   ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 9825eddbb6ab12afe9121b5f8dbd7755 ;
; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_qtqueues.v                                                                                                                         ; Encrypted Altera IP File                                                    ; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_qtqueues.v                                                                                                                         ; intel_rtile_cxl_top_1140                ; ./../intel_rtile_cxl_top_cxltyp2_ed.ip                   ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 06ff9b18dc483839bac445864d39d21c ;
; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_qsunit.v                                                                                                                           ; Encrypted Altera IP File                                                    ; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_qsunit.v                                                                                                                           ; intel_rtile_cxl_top_1140                ; ./../intel_rtile_cxl_top_cxltyp2_ed.ip                   ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; f70962427e6b190df14cb5dd6af9f842 ;
; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_phub.sv                                                                                                                            ; Encrypted Altera IP File                                                    ; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_phub.sv                                                                                                                            ; intel_rtile_cxl_top_1140                ; ./../intel_rtile_cxl_top_cxltyp2_ed.ip                   ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 6c10eef3d56b3af3ddae2dd33abc480b ;
; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_ppgtran.sv                                                                                                                         ; Encrypted Altera IP File                                                    ; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_ppgtran.sv                                                                                                                         ; intel_rtile_cxl_top_1140                ; ./../intel_rtile_cxl_top_cxltyp2_ed.ip                   ; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_cmb_pf0_pkg.vh.iv; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_cmb_pf1_pkg.vh.iv                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; 21872836fc1d12c6f21bfc3d7e26832f ;
; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cmb_avmm_slave.sv                                                                                                                         ; Encrypted Altera IP File                                                    ; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cmb_avmm_slave.sv                                                                                                                         ; intel_rtile_cxl_top_1140                ; ./../intel_rtile_cxl_top_cxltyp2_ed.ip                   ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; c892cd6f5e0aeb861e7b63191d115442 ;
; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cmb_avmm_master.sv                                                                                                                        ; Encrypted Altera IP File                                                    ; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cmb_avmm_master.sv                                                                                                                        ; intel_rtile_cxl_top_1140                ; ./../intel_rtile_cxl_top_cxltyp2_ed.ip                   ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 0ca32341c5117a4d09f2d34283831253 ;
; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/ccl_mirror_avmm_master.sv                                                                                                                 ; Encrypted Altera IP File                                                    ; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/ccl_mirror_avmm_master.sv                                                                                                                 ; intel_rtile_cxl_top_1140                ; ./../intel_rtile_cxl_top_cxltyp2_ed.ip                   ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; a171a622ef5277c68be05767a95e4f34 ;
; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_cmb_core.sv                                                                                                                        ; Encrypted Altera IP File                                                    ; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_cmb_core.sv                                                                                                                        ; intel_rtile_cxl_top_1140                ; ./../intel_rtile_cxl_top_cxltyp2_ed.ip                   ; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_cxp_flopmacro.vm.iv; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_cmb_pf0_pkg.vh.iv; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_cmb_pf1_pkg.vh.iv                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; c726511df635596c6d61f5aecd78e350 ;
; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_cmb2avst_top.sv                                                                                                                    ; Encrypted Altera IP File                                                    ; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_cmb2avst_top.sv                                                                                                                    ; intel_rtile_cxl_top_1140                ; ./../intel_rtile_cxl_top_cxltyp2_ed.ip                   ; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_pld_if.svh.iv; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_cmb_adapter_cfg_pkg.vh.iv                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; c5596462c337f73d25ed846a08e245e6 ;
; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_rx_side.sv                                                                                                                         ; Encrypted Altera IP File                                                    ; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_rx_side.sv                                                                                                                         ; intel_rtile_cxl_top_1140                ; ./../intel_rtile_cxl_top_cxltyp2_ed.ip                   ; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_cmb_adapter_cfg_pkg.vh.iv                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; 1c53eddd54da2c0fe57e3847ed6193b3 ;
; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_rx_hdr_data_fifos.sv                                                                                                               ; Encrypted Altera IP File                                                    ; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_rx_hdr_data_fifos.sv                                                                                                               ; intel_rtile_cxl_top_1140                ; ./../intel_rtile_cxl_top_cxltyp2_ed.ip                   ; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_tlp_enum.svh.iv; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_cmb_adapter_cfg_pkg.vh.iv                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; 5def2a5a434fc872eb69a86e58d93387 ;
; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_rx_crd_type.sv                                                                                                                     ; Encrypted Altera IP File                                                    ; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_rx_crd_type.sv                                                                                                                     ; intel_rtile_cxl_top_1140                ; ./../intel_rtile_cxl_top_cxltyp2_ed.ip                   ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 669c91ae765b13adae2af4cb51d2aefd ;
; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_rx_crd_lmt.sv                                                                                                                      ; Encrypted Altera IP File                                                    ; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_rx_crd_lmt.sv                                                                                                                      ; intel_rtile_cxl_top_1140                ; ./../intel_rtile_cxl_top_cxltyp2_ed.ip                   ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; d3e6e7b8502a39784f38196a8dc1b9d3 ;
; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_tx_side.sv                                                                                                                         ; Encrypted Altera IP File                                                    ; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_tx_side.sv                                                                                                                         ; intel_rtile_cxl_top_1140                ; ./../intel_rtile_cxl_top_cxltyp2_ed.ip                   ; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_cmb_adapter_cfg_pkg.vh.iv                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; 342631525025b618debbce0e441995bc ;
; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_tx_hdr_data_fifos.sv                                                                                                               ; Encrypted Altera IP File                                                    ; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_tx_hdr_data_fifos.sv                                                                                                               ; intel_rtile_cxl_top_1140                ; ./../intel_rtile_cxl_top_cxltyp2_ed.ip                   ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; ba5be6839f63f3e58de43007eb830193 ;
; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_tx_crd_lmt.sv                                                                                                                      ; Encrypted Altera IP File                                                    ; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_tx_crd_lmt.sv                                                                                                                      ; intel_rtile_cxl_top_1140                ; ./../intel_rtile_cxl_top_cxltyp2_ed.ip                   ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; c7141a065b93e511f4023e20c2503a03 ;
; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_tlp_hdr_decode.sv                                                                                                                  ; Encrypted Altera IP File                                                    ; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_tlp_hdr_decode.sv                                                                                                                  ; intel_rtile_cxl_top_1140                ; ./../intel_rtile_cxl_top_cxltyp2_ed.ip                   ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; d833fc5b470c956e7c31d149a4e6ee4e ;
; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cmb2avst_avmm_slave.sv                                                                                                                    ; Encrypted Altera IP File                                                    ; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cmb2avst_avmm_slave.sv                                                                                                                    ; intel_rtile_cxl_top_1140                ; ./../intel_rtile_cxl_top_cxltyp2_ed.ip                   ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 6b0cd9700458c1767197e4b66f0788b1 ;
; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_ltssm_logger.sv                                                                                                                    ; Encrypted Altera IP File                                                    ; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_ltssm_logger.sv                                                                                                                    ; intel_rtile_cxl_top_1140                ; ./../intel_rtile_cxl_top_cxltyp2_ed.ip                   ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 1bc7e4c8a0152a8228def4524b0e80fe ;
; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_rx_crd_check.sv                                                                                                                    ; Encrypted Altera IP File                                                    ; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_rx_crd_check.sv                                                                                                                    ; intel_rtile_cxl_top_1140                ; ./../intel_rtile_cxl_top_cxltyp2_ed.ip                   ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; ab551a617d7b28bae1aa849a0b65491e ;
; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_cmb_adapter_cfg.sv                                                                                                                 ; Encrypted Altera IP File                                                    ; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_cmb_adapter_cfg.sv                                                                                                                 ; intel_rtile_cxl_top_1140                ; ./../intel_rtile_cxl_top_cxltyp2_ed.ip                   ; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_rtlgen_include_cmb_adapter.vh.iv; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_rtlgen_pkg_cmb_adapter.vh.iv; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_cmb_adapter_cfg_pkg.vh.iv                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; b28d36abc1c641bbc97ce2545f2614c2 ;
; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_cmb_adapter_cfg_rdl.sv                                                                                                             ; Encrypted Altera IP File                                                    ; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_cmb_adapter_cfg_rdl.sv                                                                                                             ; intel_rtile_cxl_top_1140                ; ./../intel_rtile_cxl_top_cxltyp2_ed.ip                   ; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_cmb_adapter_cfg_pkg.vh.iv; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_cmb_adapter_cfg_struct_ports.vh.iv; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_cmb_adapter_rdl_assigns.svh.iv                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; 75ec82608b876e60d34682c02b762e0a ;
; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_core0_fifo_vcd.sv                                                                                                                  ; Encrypted Altera IP File                                                    ; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_core0_fifo_vcd.sv                                                                                                                  ; intel_rtile_cxl_top_1140                ; ./../intel_rtile_cxl_top_cxltyp2_ed.ip                   ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; cd9a12b919b5e36986a362c1d5532423 ;
; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_rx_core_fifos.sv                                                                                                                   ; Encrypted Altera IP File                                                    ; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_rx_core_fifos.sv                                                                                                                   ; intel_rtile_cxl_top_1140                ; ./../intel_rtile_cxl_top_cxltyp2_ed.ip                   ; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_tlp_enum.svh.iv                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; 98ee8b009f10a633363077f29185a998 ;
; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_rx_data_fifos.sv                                                                                                                   ; Encrypted Altera IP File                                                    ; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_rx_data_fifos.sv                                                                                                                   ; intel_rtile_cxl_top_1140                ; ./../intel_rtile_cxl_top_cxltyp2_ed.ip                   ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; e5cbbd36dd24848293ccbd1ea3aac29b ;
; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_tx_core_crd.sv                                                                                                                     ; Encrypted Altera IP File                                                    ; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_tx_core_crd.sv                                                                                                                     ; intel_rtile_cxl_top_1140                ; ./../intel_rtile_cxl_top_cxltyp2_ed.ip                   ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; cd222f919a7f5e272a41422f2a7e1d4a ;
; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_tx_core_fifos.sv                                                                                                                   ; Encrypted Altera IP File                                                    ; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_tx_core_fifos.sv                                                                                                                   ; intel_rtile_cxl_top_1140                ; ./../intel_rtile_cxl_top_cxltyp2_ed.ip                   ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 14a6e94a24cbb38e479c17c1ef52e167 ;
; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_tx_burst_mode.sv                                                                                                                   ; Encrypted Altera IP File                                                    ; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_tx_burst_mode.sv                                                                                                                   ; intel_rtile_cxl_top_1140                ; ./../intel_rtile_cxl_top_cxltyp2_ed.ip                   ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; b6b43a6d187bf47abcffc8377c5f83e4 ;
; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_tx_data_fifos.sv                                                                                                                   ; Encrypted Altera IP File                                                    ; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_tx_data_fifos.sv                                                                                                                   ; intel_rtile_cxl_top_1140                ; ./../intel_rtile_cxl_top_cxltyp2_ed.ip                   ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 34250bfc5a58cfb181cfc03f3e299086 ;
; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_top.sv                                                                                                                             ; Encrypted Altera IP File                                                    ; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_top.sv                                                                                                                             ; intel_rtile_cxl_top_1140                ; ./../intel_rtile_cxl_top_cxltyp2_ed.ip                   ; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_pld_if.svh.iv; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_straps_core.vh.iv; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_cmb_pf0_pkg.vh.iv; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_cmb_pf1_pkg.vh.iv                                                                                                                                                                                                                                                                                                                                                                                                                                          ; 4e0c3fa04b07c90696949464a1d4aa5a ;
; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/usr2ip_ccl_mirror.sv                                                                                                                      ; Encrypted Altera IP File                                                    ; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/usr2ip_ccl_mirror.sv                                                                                                                      ; intel_rtile_cxl_top_1140                ; ./../intel_rtile_cxl_top_cxltyp2_ed.ip                   ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; d85b12febfc517dcf34ee180512a08b7 ;
; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/rtile_error_mask_dataflip.sv                                                                                                              ; Encrypted Altera IP File                                                    ; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/rtile_error_mask_dataflip.sv                                                                                                              ; intel_rtile_cxl_top_1140                ; ./../intel_rtile_cxl_top_cxltyp2_ed.ip                   ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 0c738d1210ddc8223ac24350e4e79f78 ;
; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/error_intf_arbiter.sv                                                                                                                     ; Encrypted Altera IP File                                                    ; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/error_intf_arbiter.sv                                                                                                                     ; intel_rtile_cxl_top_1140                ; ./../intel_rtile_cxl_top_cxltyp2_ed.ip                   ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 1e690b3a89f901aa21d7539bf759f25b ;
; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_reset_ctrl.sv                                                                                                                         ; Encrypted Altera IP File                                                    ; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_reset_ctrl.sv                                                                                                                         ; intel_rtile_cxl_top_1140                ; ./../intel_rtile_cxl_top_cxltyp2_ed.ip                   ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 74befa4b59ca7d75799d7111803988ca ;
; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/user2ip_error_intf_cdc_bridge.sv                                                                                                          ; Encrypted Altera IP File                                                    ; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/user2ip_error_intf_cdc_bridge.sv                                                                                                          ; intel_rtile_cxl_top_1140                ; ./../intel_rtile_cxl_top_cxltyp2_ed.ip                   ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; b3a1b911652441740fd3abad16433683 ;
; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/ip2user_error_intf_cdc_bridge.sv                                                                                                          ; Encrypted Altera IP File                                                    ; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/ip2user_error_intf_cdc_bridge.sv                                                                                                          ; intel_rtile_cxl_top_1140                ; ./../intel_rtile_cxl_top_cxltyp2_ed.ip                   ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; ef0cd1ed6b9c99aa43df4949423de254 ;
; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_memexp_sip_io_shim_fifo_vcd.sv                                                                                                        ; Encrypted Altera IP File                                                    ; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_memexp_sip_io_shim_fifo_vcd.sv                                                                                                        ; intel_rtile_cxl_top_1140                ; ./../intel_rtile_cxl_top_cxltyp2_ed.ip                   ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 13dc5599bf30b1dbfce3745ade96d808 ;
; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_memexp_sip_io_shim_cdc.sv                                                                                                             ; Encrypted Altera IP File                                                    ; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_memexp_sip_io_shim_cdc.sv                                                                                                             ; intel_rtile_cxl_top_1140                ; ./../intel_rtile_cxl_top_cxltyp2_ed.ip                   ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 2aa2d893a557ec047b08b60545a2a6b4 ;
; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_memexp_sip_io_shim_afifo.sv                                                                                                           ; Encrypted Altera IP File                                                    ; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_memexp_sip_io_shim_afifo.sv                                                                                                           ; intel_rtile_cxl_top_1140                ; ./../intel_rtile_cxl_top_cxltyp2_ed.ip                   ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; eaeb15f8760cfc5ebe3f09a5331f0070 ;
; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_memexp_sip_io_shim_cfifo.sv                                                                                                           ; Encrypted Altera IP File                                                    ; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_memexp_sip_io_shim_cfifo.sv                                                                                                           ; intel_rtile_cxl_top_1140                ; ./../intel_rtile_cxl_top_cxltyp2_ed.ip                   ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; ebf09d5d25fb4fad4aeaef6aa1a8ec3d ;
; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_memexp_sip_io_shim_dfifo.sv                                                                                                           ; Encrypted Altera IP File                                                    ; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_memexp_sip_io_shim_dfifo.sv                                                                                                           ; intel_rtile_cxl_top_1140                ; ./../intel_rtile_cxl_top_cxltyp2_ed.ip                   ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; f8380bef1b1898c525393985957f06f7 ;
; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_memexp_sip_io_shim_delay_data.sv                                                                                                      ; Encrypted Altera IP File                                                    ; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_memexp_sip_io_shim_delay_data.sv                                                                                                      ; intel_rtile_cxl_top_1140                ; ./../intel_rtile_cxl_top_cxltyp2_ed.ip                   ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; b0f83252d1b662da51d8b2f5ae847fd5 ;
; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_memexp_sip_io_shim_rx_egress.sv                                                                                                       ; Encrypted Altera IP File                                                    ; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_memexp_sip_io_shim_rx_egress.sv                                                                                                       ; intel_rtile_cxl_top_1140                ; ./../intel_rtile_cxl_top_cxltyp2_ed.ip                   ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 640a2005049ec34a3ea201e2c66dddf5 ;
; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_memexp_sip_io_shim_rx_ingress.sv                                                                                                      ; Encrypted Altera IP File                                                    ; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_memexp_sip_io_shim_rx_ingress.sv                                                                                                      ; intel_rtile_cxl_top_1140                ; ./../intel_rtile_cxl_top_cxltyp2_ed.ip                   ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 91c672104965e2873711edba131ef1f2 ;
; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_memexp_sip_io_shim_tx.sv                                                                                                              ; Encrypted Altera IP File                                                    ; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_memexp_sip_io_shim_tx.sv                                                                                                              ; intel_rtile_cxl_top_1140                ; ./../intel_rtile_cxl_top_cxltyp2_ed.ip                   ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 68463f7968a27f353d10975e10c4e3da ;
; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_memexp_sip_io_shim_top.sv                                                                                                             ; Encrypted Altera IP File                                                    ; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_memexp_sip_io_shim_top.sv                                                                                                             ; intel_rtile_cxl_top_1140                ; ./../intel_rtile_cxl_top_cxltyp2_ed.ip                   ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; b77be3745ebc71292a63268acb9e33f5 ;
; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_wrapper.sv                                                                                                                         ; Encrypted Altera IP File                                                    ; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_wrapper.sv                                                                                                                         ; intel_rtile_cxl_top_1140                ; ./../intel_rtile_cxl_top_cxltyp2_ed.ip                   ; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_type2_defines.svh.iv; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_straps_core.vh.iv; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/rnr_ial_sip_intf.svh.iv; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_cmb_pf0_pkg.vh.iv; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_cmb_pf1_pkg.vh.iv                                                                                                                                                                                                                                                                                                     ; 1c9493d25e36c17fefc7aa7ce9532568 ;
; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/rnr_ial_sip_aibsw_if_ingress.sv                                                                                                           ; Encrypted Altera IP File                                                    ; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/rnr_ial_sip_aibsw_if_ingress.sv                                                                                                           ; intel_rtile_cxl_top_1140                ; ./../intel_rtile_cxl_top_cxltyp2_ed.ip                   ; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_type2_defines.svh.iv; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/rnr_cxl_soft_ip_intf.svh.iv                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; 40e07261eaa1ea313a6599729ad7a31d ;
; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/bbs_slice_dcd.sv                                                                                                                          ; Encrypted Altera IP File                                                    ; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/bbs_slice_dcd.sv                                                                                                                          ; intel_rtile_cxl_top_1140                ; ./../intel_rtile_cxl_top_cxltyp2_ed.ip                   ; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_type2_defines.svh.iv; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/rnr_cxl_soft_ip_intf.svh.iv                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; 78942e266b333f6c019921d3fe87c844 ;
; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/rnr_ial_sip_aibsw_if_egress.sv                                                                                                            ; Encrypted Altera IP File                                                    ; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/rnr_ial_sip_aibsw_if_egress.sv                                                                                                            ; intel_rtile_cxl_top_1140                ; ./../intel_rtile_cxl_top_cxltyp2_ed.ip                   ; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_type2_defines.svh.iv; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/rnr_cxl_soft_ip_intf.svh.iv                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; a687fdb9d25c7189ed41bf1359cde7af ;
; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_memexp_sip_ready_delay.sv                                                                                                             ; Encrypted Altera IP File                                                    ; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_memexp_sip_ready_delay.sv                                                                                                             ; intel_rtile_cxl_top_1140                ; ./../intel_rtile_cxl_top_cxltyp2_ed.ip                   ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; c38d8705926e63a84da2a61cb0142251 ;
; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/rnr_ial_sip_aibsw_if_top.sv                                                                                                               ; Encrypted Altera IP File                                                    ; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/rnr_ial_sip_aibsw_if_top.sv                                                                                                               ; intel_rtile_cxl_top_1140                ; ./../intel_rtile_cxl_top_cxltyp2_ed.ip                   ; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_type2_defines.svh.iv; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/rnr_cxl_soft_ip_intf.svh.iv                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; 1a631e5c56d3cc7930ad4c922ae5c5e2 ;
; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/rnr_ial_sip_gen_clk2x.sv                                                                                                                  ; Encrypted Altera IP File                                                    ; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/rnr_ial_sip_gen_clk2x.sv                                                                                                                  ; intel_rtile_cxl_top_1140                ; ./../intel_rtile_cxl_top_cxltyp2_ed.ip                   ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 53f9926b212abe4a2eb5709f648f728d ;
; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_memexp_sip_clk_rst_ctrl.sv                                                                                                            ; Encrypted Altera IP File                                                    ; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_memexp_sip_clk_rst_ctrl.sv                                                                                                            ; intel_rtile_cxl_top_1140                ; ./../intel_rtile_cxl_top_cxltyp2_ed.ip                   ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 78c24d208402ef7a6913158fb14d0c44 ;
; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_memexp_sip_rst_ctrl.sv                                                                                                                ; Encrypted Altera IP File                                                    ; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_memexp_sip_rst_ctrl.sv                                                                                                                ; intel_rtile_cxl_top_1140                ; ./../intel_rtile_cxl_top_cxltyp2_ed.ip                   ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 64f46507886f2c17b6deaa0399a6e700 ;
; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_rx_avst_parser.sv                                                                                                                  ; Encrypted Altera IP File                                                    ; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_rx_avst_parser.sv                                                                                                                  ; intel_rtile_cxl_top_1140                ; ./../intel_rtile_cxl_top_cxltyp2_ed.ip                   ; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/rnr_ial_sip_intf.svh.iv                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; e6d32e182ab97135501b0e5b664f108b ;
; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_avst_merger.sv                                                                                                                     ; Encrypted Altera IP File                                                    ; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_avst_merger.sv                                                                                                                     ; intel_rtile_cxl_top_1140                ; ./../intel_rtile_cxl_top_cxltyp2_ed.ip                   ; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/rnr_ial_sip_intf.svh.iv                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; e96e6b90cd3e664d19ec6693ff842d0c ;
; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_avst_merger_top.sv                                                                                                                 ; Encrypted Altera IP File                                                    ; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_avst_merger_top.sv                                                                                                                 ; intel_rtile_cxl_top_1140                ; ./../intel_rtile_cxl_top_cxltyp2_ed.ip                   ; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/rnr_ial_sip_intf.svh.iv                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 7c71f3d3ef97519cb185e3150a112b0e ;
; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_credit_add.sv                                                                                                                      ; Encrypted Altera IP File                                                    ; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_credit_add.sv                                                                                                                      ; intel_rtile_cxl_top_1140                ; ./../intel_rtile_cxl_top_cxltyp2_ed.ip                   ; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/rnr_ial_sip_intf.svh.iv                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 5060b8be31f8dfec27bd859ee01537ff ;
; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_credit_add_top.sv                                                                                                                  ; Encrypted Altera IP File                                                    ; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_credit_add_top.sv                                                                                                                  ; intel_rtile_cxl_top_1140                ; ./../intel_rtile_cxl_top_cxltyp2_ed.ip                   ; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/rnr_ial_sip_intf.svh.iv                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; a2cbb6b1088fc58d2099fe2fba04ae47 ;
; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_rx_avst_parser_top.sv                                                                                                              ; Encrypted Altera IP File                                                    ; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_rx_avst_parser_top.sv                                                                                                              ; intel_rtile_cxl_top_1140                ; ./../intel_rtile_cxl_top_cxltyp2_ed.ip                   ; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/rnr_ial_sip_intf.svh.iv                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 51d616540b731b69bae2ef648b8b37fb ;
; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_rx_multi_segment.sv                                                                                                                ; Encrypted Altera IP File                                                    ; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_rx_multi_segment.sv                                                                                                                ; intel_rtile_cxl_top_1140                ; ./../intel_rtile_cxl_top_cxltyp2_ed.ip                   ; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/rnr_ial_sip_intf.svh.iv                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 8f373480182026550b58eadd98e93b8b ;
; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_rx_avst_parser_multiseg_top.sv                                                                                                     ; Encrypted Altera IP File                                                    ; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_rx_avst_parser_multiseg_top.sv                                                                                                     ; intel_rtile_cxl_top_1140                ; ./../intel_rtile_cxl_top_cxltyp2_ed.ip                   ; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/rnr_ial_sip_intf.svh.iv                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 031855c1750622a891e7a216b4946f27 ;
; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_credit_steal.sv                                                                                                                    ; Encrypted Altera IP File                                                    ; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_credit_steal.sv                                                                                                                    ; intel_rtile_cxl_top_1140                ; ./../intel_rtile_cxl_top_cxltyp2_ed.ip                   ; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/rnr_ial_sip_intf.svh.iv                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 5b840a8d52100aac3aaaf6fce0201e63 ;
; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_cfg.sv                                                                                                                             ; Encrypted Altera IP File                                                    ; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_cfg.sv                                                                                                                             ; intel_rtile_cxl_top_1140                ; ./../intel_rtile_cxl_top_cxltyp2_ed.ip                   ; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_type2_defines.svh.iv; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/rnr_cxl_soft_ip_intf.svh.iv; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/rnr_ial_sip_intf.svh.iv; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_cmb_pf0_pkg.vh.iv; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_cmb_pf1_pkg.vh.iv                                                                                                                                                                                                                                                                                                  ; 30bd781341e4967e50e3422bcf4ebb86 ;
; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_t2ip_sip.sv                                                                                                                           ; Encrypted Altera IP File                                                    ; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_t2ip_sip.sv                                                                                                                           ; intel_rtile_cxl_top_1140                ; ./../intel_rtile_cxl_top_cxltyp2_ed.ip                   ; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_type2_defines.svh.iv; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/rnr_cxl_soft_ip_intf.svh.iv; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/rnr_ial_sip_intf.svh.iv                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; ba4e119bda727d943db3c8d0706c2c07 ;
; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_t2ip_sip_top.sv                                                                                                                       ; Encrypted Altera IP File                                                    ; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_t2ip_sip_top.sv                                                                                                                       ; intel_rtile_cxl_top_1140                ; ./../intel_rtile_cxl_top_cxltyp2_ed.ip                   ; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_type2_defines.svh.iv; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/rnr_cxl_soft_ip_intf.svh.iv; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/rnr_ial_sip_intf.svh.iv                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; 50480615b3f58fda0078ca63004acaf5 ;
; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_type2_cxlip_top.sv                                                                                                                    ; Encrypted Altera IP File                                                    ; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_type2_cxlip_top.sv                                                                                                                    ; intel_rtile_cxl_top_1140                ; ./../intel_rtile_cxl_top_cxltyp2_ed.ip                   ; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_type2_defines.svh.iv; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/rnr_cxl_soft_ip_intf.svh.iv; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/rnr_ial_sip_intf.svh.iv                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; f5510bed4e7cbd0520f2f0f45bcb9704 ;
; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/intel_rtile_cxl_top_cxltyp2_ed_intel_rtile_cxl_top_1140_nyq7hii.sv                                                                        ; User-Specified SystemVerilog HDL File                                       ; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/intel_rtile_cxl_top_cxltyp2_ed_intel_rtile_cxl_top_1140_nyq7hii.sv                                                                        ; intel_rtile_cxl_top_1140                ; ./../intel_rtile_cxl_top_cxltyp2_ed.ip                   ; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_type2_defines.svh.iv; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/rnr_ial_sip_intf.svh.iv                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; 1589e88a5789ba185c1a55f08fc1c3b1 ;
; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/synth/intel_rtile_cxl_top_cxltyp2_ed.v                                                                                                                                   ; User-Specified Verilog HDL File                                             ; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/synth/intel_rtile_cxl_top_cxltyp2_ed.v                                                                                                                                   ; intel_rtile_cxl_top_cxltyp2_ed          ; ./../intel_rtile_cxl_top_cxltyp2_ed.ip                   ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; e6f359e702759335f892c7f04bd3a50d ;
; ed_top_wrapper_typ2.sv                                                                                                                                                                                                                            ; User-Specified SystemVerilog HDL File                                       ; C:/Users/11755/Downloads/PAC_claude/Intel/hardware_test_design/ed_top_wrapper_typ2.sv                                                                                                                                                             ;                                         ;                                                          ; ./common/avst4to1_rx/avst4to1_pld_if.svh.iv; ./common/cxl_ed_defines.svh.iv                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; 2c35a1de1af3513ba9e0e27e66223fbc ;
; cxltyp2_ed.sv                                                                                                                                                                                                                                     ; User-Specified SystemVerilog HDL File                                       ; C:/Users/11755/Downloads/PAC_claude/Intel/hardware_test_design/cxltyp2_ed.sv                                                                                                                                                                      ;                                         ;                                                          ; ./common/cxl_ed_defines.svh.iv                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; c29786f655e750df79d1e9fb8b9652ee ;
; constraints/cxltyp2_ed.sdc                                                                                                                                                                                                                        ; User-Specified SDC File (Read by the Timing Analyzer at each fitter stage)  ; C:/Users/11755/Downloads/PAC_claude/Intel/hardware_test_design/constraints/cxltyp2_ed.sdc                                                                                                                                                         ;                                         ;                                                          ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 66fafc0ae52f98cdce0d521ffa29c6f4 ;
; common/buf_512w_65536d.ip                                                                                                                                                                                                                         ; User-Specified IP File                                                      ; C:/Users/11755/Downloads/PAC_claude/Intel/hardware_test_design/common/buf_512w_65536d.ip                                                                                                                                                          ;                                         ;                                                          ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; d587e436b80f9743dd521b61610422cb ;
; common/buf_512w_65536d/ram_2port_2050/synth/buf_512w_65536d_ram_2port_2050_bl6rdga.v                                                                                                                                                              ; User-Specified Verilog HDL File                                             ; C:/Users/11755/Downloads/PAC_claude/Intel/hardware_test_design/common/buf_512w_65536d/ram_2port_2050/synth/buf_512w_65536d_ram_2port_2050_bl6rdga.v                                                                                               ; ram_2port_2050                          ; common/buf_512w_65536d.ip                                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 28b8f575908edce2bb88af6c9d08a729 ;
; common/buf_512w_65536d/synth/buf_512w_65536d.v                                                                                                                                                                                                    ; User-Specified Verilog HDL File                                             ; C:/Users/11755/Downloads/PAC_claude/Intel/hardware_test_design/common/buf_512w_65536d/synth/buf_512w_65536d.v                                                                                                                                     ; buf_512w_65536d                         ; common/buf_512w_65536d.ip                                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 46195433eaa29cfba2869e557582d1a3 ;
; common/signalTap_updateLogic.ip                                                                                                                                                                                                                   ; User-Specified IP File                                                      ; C:/Users/11755/Downloads/PAC_claude/Intel/hardware_test_design/common/signalTap_updateLogic.ip                                                                                                                                                    ;                                         ;                                                          ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 7cbd7436735d66069341942900661fd6 ;
; common/signalTap_updateLogic/altera_signaltap_ii_logic_analyzer_1920/synth/sld_signaltap_syn.vhd                                                                                                                                                  ; User-Specified VHDL File                                                    ; C:/Users/11755/Downloads/PAC_claude/Intel/hardware_test_design/common/signalTap_updateLogic/altera_signaltap_ii_logic_analyzer_1920/synth/sld_signaltap_syn.vhd                                                                                   ; altera_signaltap_ii_logic_analyzer_1920 ; common/signalTap_updateLogic.ip                          ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 75854751df92052836c00363e4f7b22e ;
; common/signalTap_updateLogic/synth/signalTap_updateLogic.v                                                                                                                                                                                        ; User-Specified Verilog HDL File                                             ; C:/Users/11755/Downloads/PAC_claude/Intel/hardware_test_design/common/signalTap_updateLogic/synth/signalTap_updateLogic.v                                                                                                                         ; signalTap_updateLogic                   ; common/signalTap_updateLogic.ip                          ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 6735da868d84c6e1156cb37abd3ec21b ;
; common/buf_512w_131072d.ip                                                                                                                                                                                                                        ; User-Specified IP File                                                      ; C:/Users/11755/Downloads/PAC_claude/Intel/hardware_test_design/common/buf_512w_131072d.ip                                                                                                                                                         ;                                         ;                                                          ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; e628c35cc9bcae1418d693135e57e3b1 ;
; common/buf_512w_131072d/ram_2port_2050/synth/buf_512w_131072d_ram_2port_2050_4taldsa.v                                                                                                                                                            ; User-Specified Verilog HDL File                                             ; C:/Users/11755/Downloads/PAC_claude/Intel/hardware_test_design/common/buf_512w_131072d/ram_2port_2050/synth/buf_512w_131072d_ram_2port_2050_4taldsa.v                                                                                             ; ram_2port_2050                          ; common/buf_512w_131072d.ip                               ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 2d30b9319dda1c6e2bbb2933efb88e66 ;
; common/buf_512w_131072d/synth/buf_512w_131072d.v                                                                                                                                                                                                  ; User-Specified Verilog HDL File                                             ; C:/Users/11755/Downloads/PAC_claude/Intel/hardware_test_design/common/buf_512w_131072d/synth/buf_512w_131072d.v                                                                                                                                   ; buf_512w_131072d                        ; common/buf_512w_131072d.ip                               ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 8884a70ad5da3dc954174f9cf4ba3c1d ;
; common/fifo_pac_overflow.ip                                                                                                                                                                                                                       ; User-Specified IP File                                                      ; C:/Users/11755/Downloads/PAC_claude/Intel/hardware_test_design/common/fifo_pac_overflow.ip                                                                                                                                                        ;                                         ;                                                          ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 993bdc43ac2fd6daa1b233ccef818c77 ;
; common/fifo_pac_overflow/fifo_1930/synth/fifo_pac_overflow_fifo_1930_dbewlmq.v                                                                                                                                                                    ; User-Specified Verilog HDL File                                             ; C:/Users/11755/Downloads/PAC_claude/Intel/hardware_test_design/common/fifo_pac_overflow/fifo_1930/synth/fifo_pac_overflow_fifo_1930_dbewlmq.v                                                                                                     ; fifo_1930                               ; common/fifo_pac_overflow.ip                              ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 37254128e018d49b6c6ccbc520cb582b ;
; common/fifo_pac_overflow/synth/fifo_pac_overflow.v                                                                                                                                                                                                ; User-Specified Verilog HDL File                                             ; C:/Users/11755/Downloads/PAC_claude/Intel/hardware_test_design/common/fifo_pac_overflow/synth/fifo_pac_overflow.v                                                                                                                                 ; fifo_pac_overflow                       ; common/fifo_pac_overflow.ip                              ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; ef18e936b2f41ce5ccd899fe36bd95af ;
; c:/intelfpga_pro/24.3/quartus/libraries/megafunctions/altera_agilex_config_reset_release_endpoint.vhd                                                                                                                                             ; Megafunction                                                                ; c:/intelfpga_pro/24.3/quartus/libraries/megafunctions/altera_agilex_config_reset_release_endpoint.vhd                                                                                                                                             ; altera_work                             ;                                                          ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; e42dac956483a3278d00e808d760f182 ;
; c:/intelfpga_pro/24.3/quartus/libraries/megafunctions/rtile_s20_v0.sv                                                                                                                                                                             ; Megafunction                                                                ; c:/intelfpga_pro/24.3/quartus/libraries/megafunctions/rtile_s20_v0.sv                                                                                                                                                                             ; altera_work                             ;                                                          ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 3cebebd0e6c337fd68a254ea1f167be8 ;
; c:/intelfpga_pro/24.3/quartus/libraries/megafunctions/altera_config_clock_source_endpoint.vhd                                                                                                                                                     ; Megafunction                                                                ; c:/intelfpga_pro/24.3/quartus/libraries/megafunctions/altera_config_clock_source_endpoint.vhd                                                                                                                                                     ; altera_work                             ;                                                          ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; bd37d040c11208e2061db3ba4460124e ;
; c:/intelfpga_pro/24.3/quartus/libraries/megafunctions/altera_debug_master_endpoint.vhd                                                                                                                                                            ; Megafunction                                                                ; c:/intelfpga_pro/24.3/quartus/libraries/megafunctions/altera_debug_master_endpoint.vhd                                                                                                                                                            ; altera_work                             ;                                                          ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 29c58eccb99958fb77251391fd648173 ;
; c:/intelfpga_pro/24.3/quartus/libraries/megafunctions/sld_signaltap.vhd                                                                                                                                                                           ; Megafunction                                                                ; c:/intelfpga_pro/24.3/quartus/libraries/megafunctions/sld_signaltap.vhd                                                                                                                                                                           ; altera_work                             ;                                                          ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 9b04e49ae7367816542c789eb8de90b5 ;
; c:/intelfpga_pro/24.3/quartus/libraries/megafunctions/altera_fabric_endpoint.vhd                                                                                                                                                                  ; Encrypted Megafunction                                                      ; c:/intelfpga_pro/24.3/quartus/libraries/megafunctions/altera_fabric_endpoint.vhd                                                                                                                                                                  ; altera_work                             ;                                                          ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 51e55ef30e3d781bb0fa30a5ddc80c62 ;
; c:/intelfpga_pro/24.3/quartus/libraries/megafunctions/sld_signaltap_impl.vhd                                                                                                                                                                      ; Encrypted Megafunction                                                      ; c:/intelfpga_pro/24.3/quartus/libraries/megafunctions/sld_signaltap_impl.vhd                                                                                                                                                                      ; altera_work                             ;                                                          ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 1ef94a9db22a10e823bab64571e82bdb ;
; c:/intelfpga_pro/24.3/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd                                                                                                                                                               ; Encrypted Megafunction                                                      ; c:/intelfpga_pro/24.3/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd                                                                                                                                                               ; altera_work                             ;                                                          ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 2ceeabb2a2c0d3ae5caf517093408feb ;
; c:/intelfpga_pro/24.3/quartus/libraries/megafunctions/sld_stp_acq_core.vhd                                                                                                                                                                        ; Encrypted Megafunction                                                      ; c:/intelfpga_pro/24.3/quartus/libraries/megafunctions/sld_stp_acq_core.vhd                                                                                                                                                                        ; altera_work                             ;                                                          ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; a82950e87f9be3c4c423fee32e0b0f15 ;
; c:/intelfpga_pro/24.3/quartus/libraries/megafunctions/sld_stp_comm_acq_domain_xing.vhd                                                                                                                                                            ; Encrypted Megafunction                                                      ; c:/intelfpga_pro/24.3/quartus/libraries/megafunctions/sld_stp_comm_acq_domain_xing.vhd                                                                                                                                                            ; altera_work                             ;                                                          ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 706fd6292fad0eeedcf1db996b8b0ca5 ;
; c:/intelfpga_pro/24.3/quartus/libraries/megafunctions/sld_stp_comm_jtag.vhd                                                                                                                                                                       ; Encrypted Megafunction                                                      ; c:/intelfpga_pro/24.3/quartus/libraries/megafunctions/sld_stp_comm_jtag.vhd                                                                                                                                                                       ; altera_work                             ;                                                          ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; ffcb216c6d35a5da44776f0f9447c10a ;
; c:/intelfpga_pro/24.3/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter_impl.sv                                                                                                                                                           ; Encrypted Megafunction                                                      ; c:/intelfpga_pro/24.3/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter_impl.sv                                                                                                                                                           ; altera_work                             ;                                                          ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; dfd097c794a02aebb286919869463e56 ;
; c:/intelfpga_pro/24.3/quartus/libraries/megafunctions/sld_ela_control.vhd                                                                                                                                                                         ; Encrypted Megafunction                                                      ; c:/intelfpga_pro/24.3/quartus/libraries/megafunctions/sld_ela_control.vhd                                                                                                                                                                         ; altera_work                             ;                                                          ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 868db66ad59f4760ac08822a6715d51f ;
; c:/intelfpga_pro/24.3/quartus/libraries/megafunctions/sld_buffer_manager.vhd                                                                                                                                                                      ; Encrypted Megafunction                                                      ; c:/intelfpga_pro/24.3/quartus/libraries/megafunctions/sld_buffer_manager.vhd                                                                                                                                                                      ; altera_work                             ;                                                          ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 983f726439ad11f11c384455a70e4262 ;
; c:/intelfpga_pro/24.3/quartus/libraries/megafunctions/sld_gap_detector.vhd                                                                                                                                                                        ; Encrypted Megafunction                                                      ; c:/intelfpga_pro/24.3/quartus/libraries/megafunctions/sld_gap_detector.vhd                                                                                                                                                                        ; altera_work                             ;                                                          ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; ba9c7082e665f7ae3f9e153fdf48ded7 ;
; c:/intelfpga_pro/24.3/quartus/libraries/megafunctions/intel_stp_status_bits_cdc.vhd                                                                                                                                                               ; Encrypted Megafunction                                                      ; c:/intelfpga_pro/24.3/quartus/libraries/megafunctions/intel_stp_status_bits_cdc.vhd                                                                                                                                                               ; altera_work                             ;                                                          ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 1c41c9571a87377fd7a1c44fae2ba2d2 ;
; c:/intelfpga_pro/24.3/quartus/libraries/megafunctions/sld_reset_synchronizer.v                                                                                                                                                                    ; Encrypted Megafunction                                                      ; c:/intelfpga_pro/24.3/quartus/libraries/megafunctions/sld_reset_synchronizer.v                                                                                                                                                                    ; altera_work                             ;                                                          ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 5eda8e5a566c7105bfb7839445d5033b ;
; c:/intelfpga_pro/24.3/quartus/libraries/megafunctions/sld_synchronizer_no_reset.v                                                                                                                                                                 ; Encrypted Megafunction                                                      ; c:/intelfpga_pro/24.3/quartus/libraries/megafunctions/sld_synchronizer_no_reset.v                                                                                                                                                                 ; altera_work                             ;                                                          ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 19813f39c2d4f7f2bb3afb75e2aef2ca ;
; c:/intelfpga_pro/24.3/quartus/libraries/megafunctions/sld_rom_sr.vhd                                                                                                                                                                              ; Encrypted Megafunction                                                      ; c:/intelfpga_pro/24.3/quartus/libraries/megafunctions/sld_rom_sr.vhd                                                                                                                                                                              ; altera_work                             ;                                                          ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 2102bdf6d976e59782f296dcb6581cf9 ;
; c:/intelfpga_pro/24.3/quartus/libraries/megafunctions/altera_sld_agent_endpoint.vhd                                                                                                                                                               ; Megafunction                                                                ; c:/intelfpga_pro/24.3/quartus/libraries/megafunctions/altera_sld_agent_endpoint.vhd                                                                                                                                                               ; altera_work                             ;                                                          ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 3954b019f3a644183b2424e0b769c748 ;
; c:/intelfpga_pro/24.3/quartus/libraries/megafunctions/sld_hps_interface_cross_trigger.v                                                                                                                                                           ; Encrypted Megafunction                                                      ; c:/intelfpga_pro/24.3/quartus/libraries/megafunctions/sld_hps_interface_cross_trigger.v                                                                                                                                                           ; altera_work                             ;                                                          ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 6255dc6a10f3e0aa32b546839afe084c ;
; c:/intelfpga_pro/24.3/quartus/libraries/megafunctions/sld_hps_interface_stm_event.v                                                                                                                                                               ; Encrypted Megafunction                                                      ; c:/intelfpga_pro/24.3/quartus/libraries/megafunctions/sld_hps_interface_stm_event.v                                                                                                                                                               ; altera_work                             ;                                                          ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; c30f31ee67152f070adba4a682b759ce ;
; c:/intelfpga_pro/24.3/quartus/libraries/megafunctions/sld_mbpmg.vhd                                                                                                                                                                               ; Encrypted Megafunction                                                      ; c:/intelfpga_pro/24.3/quartus/libraries/megafunctions/sld_mbpmg.vhd                                                                                                                                                                               ; altera_work                             ;                                                          ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; c6d2883f3746f1078d1b7c34d9cdf38e ;
; c:/intelfpga_pro/24.3/quartus/libraries/megafunctions/sld_start_stop.vhd                                                                                                                                                                          ; Encrypted Megafunction                                                      ; c:/intelfpga_pro/24.3/quartus/libraries/megafunctions/sld_start_stop.vhd                                                                                                                                                                          ; altera_work                             ;                                                          ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 78a620eb58ba133aa7cab20af1c6d1a0 ;
; c:/intelfpga_pro/24.3/quartus/libraries/megafunctions/sld_transition_detector.vhd                                                                                                                                                                 ; Encrypted Megafunction                                                      ; c:/intelfpga_pro/24.3/quartus/libraries/megafunctions/sld_transition_detector.vhd                                                                                                                                                                 ; altera_work                             ;                                                          ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; b62ac2781daf41ff3305532e1c56d497 ;
; c:/intelfpga_pro/24.3/quartus/libraries/megafunctions/sld_ela_trigger_flow_mgr.vhd                                                                                                                                                                ; Encrypted Megafunction                                                      ; c:/intelfpga_pro/24.3/quartus/libraries/megafunctions/sld_ela_trigger_flow_mgr.vhd                                                                                                                                                                ; altera_work                             ;                                                          ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; ae3e9f5ed516494c06deb5bebfa27812 ;
; common/cxl_ed_defines.svh.iv                                                                                                                                                                                                                      ; Included Unspecified File                                                   ; C:/Users/11755/Downloads/PAC_claude/Intel/hardware_test_design/common/cxl_ed_defines.svh.iv                                                                                                                                                       ;                                         ;                                                          ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 5c75c831e3f54f6fe537a08d8452563d ;
; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_type2_defines.svh.iv                                                                                                                  ; Included Unspecified File                                                   ; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_type2_defines.svh.iv                                                                                                                  ;                                         ;                                                          ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 0b02bbb965dd82cf1bcae7a35b86a7f1 ;
; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_rtlgen_pkg_cmb_customsb.vh.iv                                                                                                      ; Encrypted Altera IP File                                                    ; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_rtlgen_pkg_cmb_customsb.vh.iv                                                                                                      ;                                         ;                                                          ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; e0ad500755cbdce1a481388c53576244 ;
; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_cmb_customsb_cfg_pkg.vh.iv                                                                                                         ; Encrypted Altera IP File                                                    ; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_cmb_customsb_cfg_pkg.vh.iv                                                                                                         ;                                         ;                                                          ; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_rtlgen_include_cmb_customsb.vh.iv; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_rtlgen_pkg_cmb_customsb.vh.iv                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; 4e2b30c3eeeb3508ffc66851ef30476e ;
; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_cmb_global_pkg.vh.iv                                                                                                               ; Encrypted Altera IP File                                                    ; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_cmb_global_pkg.vh.iv                                                                                                               ;                                         ;                                                          ; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/rtlgen_include_latest.vh.iv; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/rtlgen_pkg_latest.vh.iv                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; 2bdf8fe77e437c056eb1b7dff6e76eb6 ;
; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_cmb_pf0_pkg.vh.iv                                                                                                                  ; Encrypted Altera IP File                                                    ; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_cmb_pf0_pkg.vh.iv                                                                                                                  ;                                         ;                                                          ; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/rtlgen_include_latest.vh.iv; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/rtlgen_pkg_latest.vh.iv                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; 676205f71f64abd0ff63f17c31df626e ;
; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_cmb_pf1_pkg.vh.iv                                                                                                                  ; Encrypted Altera IP File                                                    ; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_cmb_pf1_pkg.vh.iv                                                                                                                  ;                                         ;                                                          ; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/rtlgen_include_latest.vh.iv; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/rtlgen_pkg_latest.vh.iv                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; ea1e8b0d14d6a5b9e34b2b93e809871b ;
; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_pld_if.svh.iv                                                                                                                      ; Encrypted Altera IP File                                                    ; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_pld_if.svh.iv                                                                                                                      ;                                         ;                                                          ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; d2d7643dae50c2da51bb53a83cf6cc2e ;
; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_rtlgen_pkg_cmb_adapter.vh.iv                                                                                                       ; Encrypted Altera IP File                                                    ; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_rtlgen_pkg_cmb_adapter.vh.iv                                                                                                       ;                                         ;                                                          ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; cd2b82e33067482176562adf6c38fd32 ;
; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_cmb_adapter_cfg_pkg.vh.iv                                                                                                          ; Encrypted Altera IP File                                                    ; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_cmb_adapter_cfg_pkg.vh.iv                                                                                                          ;                                         ;                                                          ; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_rtlgen_include_cmb_adapter.vh.iv; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_rtlgen_pkg_cmb_adapter.vh.iv                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; a6c5b92196262ee5392ff603454389cd ;
; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_rtlgen_include_cmb_customsb.vh.iv                                                                                                  ; Included File                                                               ; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_rtlgen_include_cmb_customsb.vh.iv                                                                                                  ;                                         ;                                                          ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; cbd1e5b67445abae1ffbbe9dddde7d04 ;
; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_cmb_customsb_cfg_struct_ports.vh.iv                                                                                                ; Included File                                                               ; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_cmb_customsb_cfg_struct_ports.vh.iv                                                                                                ;                                         ;                                                          ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 3bf490c6341fd4cf7c5495f3bfad14bf ;
; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_cmb_customsb_rdl_assigns.svh.iv                                                                                                    ; Included File                                                               ; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_cmb_customsb_rdl_assigns.svh.iv                                                                                                    ;                                         ;                                                          ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 518ad80e33ef72fa7ffd754192166b4a ;
; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/rnr_cxl_soft_ip_intf.svh.iv                                                                                                               ; Included File                                                               ; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/rnr_cxl_soft_ip_intf.svh.iv                                                                                                               ;                                         ;                                                          ; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_type2_defines.svh.iv                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; 1cb377004db6e6eb5b52d1b81faf7292 ;
; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/ial_tc_bbs_reg_macros.vh.iv                                                                                                               ; Included File                                                               ; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/ial_tc_bbs_reg_macros.vh.iv                                                                                                               ;                                         ;                                                          ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 18529c1cc515c7051cc05860e7ed1601 ;
; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/rtlgen_include_v12.vh.iv                                                                                                                  ; Included File                                                               ; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/rtlgen_include_v12.vh.iv                                                                                                                  ;                                         ;                                                          ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 946b8b23ab9f9af5225c9b082d4b7ea0 ;
; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_gtunit_struct.svh.iv                                                                                                               ; Included File                                                               ; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_gtunit_struct.svh.iv                                                                                                               ;                                         ;                                                          ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 4ddf556785f2f57ff417635335bff91c ;
; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/rtlgen_include_latest.vh.iv                                                                                                               ; Included File                                                               ; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/rtlgen_include_latest.vh.iv                                                                                                               ;                                         ;                                                          ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; fe8afa808122d8762303de1f38c2d851 ;
; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_cmb_global_struct_ports.vh.iv                                                                                                      ; Included File                                                               ; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_cmb_global_struct_ports.vh.iv                                                                                                      ;                                         ;                                                          ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; ab6607e09b0e0e100fcb85c9250a26b5 ;
; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_glb_xtra_logic.svh.iv                                                                                                              ; Included File                                                               ; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_glb_xtra_logic.svh.iv                                                                                                              ;                                         ;                                                          ; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_cxp_flopmacro.vm.iv                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; d06d123775a62170f16d8418c300eb4e ;
; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_glb_rdl_assigns.svh.iv                                                                                                             ; Included File                                                               ; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_glb_rdl_assigns.svh.iv                                                                                                             ;                                         ;                                                          ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 3f4740f66e0e9d032995878520808d86 ;
; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_cmb_pf0_struct_ports.vh.iv                                                                                                         ; Included File                                                               ; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_cmb_pf0_struct_ports.vh.iv                                                                                                         ;                                         ;                                                          ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 0984290fa6391b5772b1b7bccff91015 ;
; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_pf0_0_xtra_logic.svh.iv                                                                                                            ; Included File                                                               ; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_pf0_0_xtra_logic.svh.iv                                                                                                            ;                                         ;                                                          ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 2a82d6525d3ffe0915c99d018da04dda ;
; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_pf0_1_xtra_logic.svh.iv                                                                                                            ; Included File                                                               ; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_pf0_1_xtra_logic.svh.iv                                                                                                            ;                                         ;                                                          ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; e6095f9e6545a0be89852e1b25fac5f4 ;
; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_pf0_2_xtra_logic.svh.iv                                                                                                            ; Included File                                                               ; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_pf0_2_xtra_logic.svh.iv                                                                                                            ;                                         ;                                                          ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 467ee0856b111f7b8e17ffcab37453c8 ;
; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_pf0_rdl_assigns.svh.iv                                                                                                             ; Included File                                                               ; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_pf0_rdl_assigns.svh.iv                                                                                                             ;                                         ;                                                          ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; f30a17dc97ef462d3fc9f239fb0f424c ;
; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_cmb_pf1_struct_ports.vh.iv                                                                                                         ; Included File                                                               ; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_cmb_pf1_struct_ports.vh.iv                                                                                                         ;                                         ;                                                          ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 6bdd84b8936af199bf2d6bfdef7f56cf ;
; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_pf1_rdl_assigns.svh.iv                                                                                                             ; Included File                                                               ; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_pf1_rdl_assigns.svh.iv                                                                                                             ;                                         ;                                                          ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; b2732f462f01bbfb2d83d8a299f3d667 ;
; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_rtlgen_include_cmb_adapter.vh.iv                                                                                                   ; Included File                                                               ; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_rtlgen_include_cmb_adapter.vh.iv                                                                                                   ;                                         ;                                                          ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; c1b462867a33259f8dfce475c93b3234 ;
; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_tlp_enum.svh.iv                                                                                                                    ; Included File                                                               ; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_tlp_enum.svh.iv                                                                                                                    ;                                         ;                                                          ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; cd92c09b6de1601c0768a817a0eae728 ;
; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_cmb_adapter_cfg_struct_ports.vh.iv                                                                                                 ; Included File                                                               ; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_cmb_adapter_cfg_struct_ports.vh.iv                                                                                                 ;                                         ;                                                          ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; fc94c4ea07b654010dc89a5a7d1634ce ;
; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_cmb_adapter_rdl_assigns.svh.iv                                                                                                     ; Included File                                                               ; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_cmb_adapter_rdl_assigns.svh.iv                                                                                                     ;                                         ;                                                          ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 2aa64d62f3f6dc37a4d40f5bebab3255 ;
; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_straps_core.vh.iv                                                                                                                  ; Included File                                                               ; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_straps_core.vh.iv                                                                                                                  ;                                         ;                                                          ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; e7e5f5d7dc533a319f763d25bc3b0027 ;
; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/rnr_ial_sip_intf.svh.iv                                                                                                                   ; Included File                                                               ; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/rnr_ial_sip_intf.svh.iv                                                                                                                   ;                                         ;                                                          ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; a57dfa7b0e4e08445d55acdd94081aa1 ;
; ./common/cdc_fifos/cfg_to_iosf_fifo_vcd_ED/fifo_1930/synth/cfg_to_iosf_fifo_vcd_ED_fifo_1930_5fgycdy.sdc                                                                                                                                          ; User-Specified Synopsys Design Constraints File                             ; ./common/cdc_fifos/cfg_to_iosf_fifo_vcd_ED/fifo_1930/synth/cfg_to_iosf_fifo_vcd_ED_fifo_1930_5fgycdy.sdc                                                                                                                                          ;                                         ; ./common/cdc_fifos/cfg_to_iosf_fifo_vcd_ED.ip            ; 37b3c3d43498bf1967cd925c6d6f6694                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;                                  ;
; ./common/cdc_fifos/iosf_to_cfg_fifo_vcd_ED/fifo_1930/synth/iosf_to_cfg_fifo_vcd_ED_fifo_1930_zyn6dda.sdc                                                                                                                                          ; User-Specified Synopsys Design Constraints File                             ; ./common/cdc_fifos/iosf_to_cfg_fifo_vcd_ED/fifo_1930/synth/iosf_to_cfg_fifo_vcd_ED_fifo_1930_zyn6dda.sdc                                                                                                                                          ;                                         ; ./common/cdc_fifos/iosf_to_cfg_fifo_vcd_ED.ip            ; 06e86dc83d2ec5dbb0ce670932e09eea                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;                                  ;
; ./common/mc_top/emif_ip/emif/altera_emif_arch_fm_191/synth/emif_altera_emif_arch_fm_191_gasyapq.sdc                                                                                                                                               ; User-Specified Synopsys Design Constraints File                             ; ./common/mc_top/emif_ip/emif/altera_emif_arch_fm_191/synth/emif_altera_emif_arch_fm_191_gasyapq.sdc                                                                                                                                               ;                                         ; ./common/mc_top/emif_ip/emif.ip                          ; d1cdba6effb2578d5da6d688ad795784                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;                                  ;
; ./common/mc_top/emif2_ip/emif2/altera_emif_arch_fm_191/synth/emif2_altera_emif_arch_fm_191_635yzai.sdc                                                                                                                                            ; User-Specified Synopsys Design Constraints File                             ; ./common/mc_top/emif2_ip/emif2/altera_emif_arch_fm_191/synth/emif2_altera_emif_arch_fm_191_635yzai.sdc                                                                                                                                            ;                                         ; ./common/mc_top/emif2_ip/emif2.ip                        ; ad30955cb1fc76e384a4c54e677ade09                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;                                  ;
; ./common/mc_top/sip_quartus_ips/rspfifo_IP/rspfifo/fifo_1930/synth/rspfifo_fifo_1930_7prrmpi.sdc                                                                                                                                                  ; User-Specified Synopsys Design Constraints File                             ; ./common/mc_top/sip_quartus_ips/rspfifo_IP/rspfifo/fifo_1930/synth/rspfifo_fifo_1930_7prrmpi.sdc                                                                                                                                                  ;                                         ; ./common/mc_top/sip_quartus_ips/rspfifo_IP/rspfifo.ip    ; 234092127c0a294ef68c9ecbb308f91e                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;                                  ;
; ./common/mc_top/sip_quartus_ips/reqfifo_IP/reqfifo/fifo_1930/synth/reqfifo_fifo_1930_s2fi3mi.sdc                                                                                                                                                  ; User-Specified Synopsys Design Constraints File                             ; ./common/mc_top/sip_quartus_ips/reqfifo_IP/reqfifo/fifo_1930/synth/reqfifo_fifo_1930_s2fi3mi.sdc                                                                                                                                                  ;                                         ; ./common/mc_top/sip_quartus_ips/reqfifo_IP/reqfifo.ip    ; 75dfd1d9e8f2c9541e996882d05b81b9                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;                                  ;
; common/intel_reset_release/intel_reset_release/altera_s10_user_rst_clkgate_1947/synth/altera_s10_user_rst_clkgate_fm.sdc                                                                                                                          ; User-Specified Synopsys Design Constraints File                             ; common/intel_reset_release/intel_reset_release/altera_s10_user_rst_clkgate_1947/synth/altera_s10_user_rst_clkgate_fm.sdc                                                                                                                          ;                                         ; common/intel_reset_release/intel_reset_release.ip        ; 0c61a0ac9a33cde76f1f4d36b7874977                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;                                  ;
; ./../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_2331/synth/intel_rtile_cxl.sdc                                                                                                                                                            ; User-Specified Synopsys Design Constraints File                             ; ./../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_2331/synth/intel_rtile_cxl.sdc                                                                                                                                                            ;                                         ; ./../intel_rtile_cxl_top_cxltyp2_ed.ip                   ; b99a2e5db0e8b302434df6d9f8bb95ab                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;                                  ;
; ./../intel_rtile_cxl_top_cxltyp2_ed/altera_iopll_2000/synth/intel_rtile_cxl_top_cxltyp2_ed_altera_iopll_2000_mqn6h5a.sdc                                                                                                                          ; User-Specified Synopsys Design Constraints File                             ; ./../intel_rtile_cxl_top_cxltyp2_ed/altera_iopll_2000/synth/intel_rtile_cxl_top_cxltyp2_ed_altera_iopll_2000_mqn6h5a.sdc                                                                                                                          ;                                         ; ./../intel_rtile_cxl_top_cxltyp2_ed.ip                   ; c2ca9b8fa1884a62ab17a60cf1125c2f                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;                                  ;
; ./../intel_rtile_cxl_top_cxltyp2_ed/fifo_1930/synth/intel_rtile_cxl_top_cxltyp2_ed_fifo_1930_5fgycdy.sdc                                                                                                                                          ; User-Specified Synopsys Design Constraints File                             ; ./../intel_rtile_cxl_top_cxltyp2_ed/fifo_1930/synth/intel_rtile_cxl_top_cxltyp2_ed_fifo_1930_5fgycdy.sdc                                                                                                                                          ;                                         ; ./../intel_rtile_cxl_top_cxltyp2_ed.ip                   ; 1067c444de80653245c763efd50fba77                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;                                  ;
; ./../intel_rtile_cxl_top_cxltyp2_ed/fifo_1930/synth/intel_rtile_cxl_top_cxltyp2_ed_fifo_1930_zyn6dda.sdc                                                                                                                                          ; User-Specified Synopsys Design Constraints File                             ; ./../intel_rtile_cxl_top_cxltyp2_ed/fifo_1930/synth/intel_rtile_cxl_top_cxltyp2_ed_fifo_1930_zyn6dda.sdc                                                                                                                                          ;                                         ; ./../intel_rtile_cxl_top_cxltyp2_ed.ip                   ; 44e028cd6692a9bbc76f56e98cd2a4e8                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;                                  ;
; ./../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/avmm_ic/ip/avmm_ic/ccl_master/st_dc_fifo_1953/synth/ccl_master_st_dc_fifo_1953_3qfelpa.sdc                                                                                     ; User-Specified Synopsys Design Constraints File                             ; ./../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/avmm_ic/ip/avmm_ic/ccl_master/st_dc_fifo_1953/synth/ccl_master_st_dc_fifo_1953_3qfelpa.sdc                                                                                     ;                                         ; ./../intel_rtile_cxl_top_cxltyp2_ed.ip                   ; 11001078214d9d13ed6fc2b292623c14                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;                                  ;
; ./../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/avmm_ic/ip/avmm_ic/ccl_slave/st_dc_fifo_1953/synth/ccl_slave_st_dc_fifo_1953_3qfelpa.sdc                                                                                       ; User-Specified Synopsys Design Constraints File                             ; ./../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/avmm_ic/ip/avmm_ic/ccl_slave/st_dc_fifo_1953/synth/ccl_slave_st_dc_fifo_1953_3qfelpa.sdc                                                                                       ;                                         ; ./../intel_rtile_cxl_top_cxltyp2_ed.ip                   ; 48c19d27d9b7b6c2a97ceb37a2bbdbe9                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;                                  ;
; ./../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/avmm_ic/ip/avmm_ic/hip_recfg_slave/st_dc_fifo_1953/synth/hip_recfg_slave_st_dc_fifo_1953_3qfelpa.sdc                                                                           ; User-Specified Synopsys Design Constraints File                             ; ./../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/avmm_ic/ip/avmm_ic/hip_recfg_slave/st_dc_fifo_1953/synth/hip_recfg_slave_st_dc_fifo_1953_3qfelpa.sdc                                                                           ;                                         ; ./../intel_rtile_cxl_top_cxltyp2_ed.ip                   ; 83a125cb601ce9702e83e8b45f38468f                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;                                  ;
; ./../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxltyp2.sdc                                                                                                                                                                    ; User-Specified Synopsys Design Constraints File                             ; ./../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxltyp2.sdc                                                                                                                                                                    ;                                         ; ./../intel_rtile_cxl_top_cxltyp2_ed.ip                   ; bf8e0011c6d44f33be0945b51a700b35                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;                                  ;
; common/signalTap_updateLogic/altera_signaltap_ii_logic_analyzer_1920/synth/intel_signal_tap.sdc                                                                                                                                                   ; User-Specified Synopsys Design Constraints File                             ; common/signalTap_updateLogic/altera_signaltap_ii_logic_analyzer_1920/synth/intel_signal_tap.sdc                                                                                                                                                   ;                                         ; common/signalTap_updateLogic.ip                          ; 1e530992875262986dbb1e4e52534a07                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;                                  ;
; common/fifo_pac_overflow/fifo_1930/synth/fifo_pac_overflow_fifo_1930_dbewlmq.sdc                                                                                                                                                                  ; User-Specified Synopsys Design Constraints File                             ; common/fifo_pac_overflow/fifo_1930/synth/fifo_pac_overflow_fifo_1930_dbewlmq.sdc                                                                                                                                                                  ;                                         ; common/fifo_pac_overflow.ip                              ; 0a7a850e55c63e82e4267f8d8241feba                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;                                  ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------+----------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+


+--------------------------------------------------------------------------------------+
; Additional Pragma Usages                                                             ;
+--------+---------------+-------------------------------------------------------------+
; Entity ; Name          ; Location                                                    ;
+--------+---------------+-------------------------------------------------------------+
; --     ; translate_off ; pcie_ed_altera_merlin_burst_adapter_1922_tsepz7q.sv:318     ;
; --     ; translate_on  ; pcie_ed_altera_merlin_burst_adapter_1922_tsepz7q.sv:351     ;
; --     ; translate_off ; pcie_ed_altera_merlin_master_translator_191_g7h47bq.sv:645  ;
; --     ; translate_on  ; pcie_ed_altera_merlin_master_translator_191_g7h47bq.sv:780  ;
; --     ; translate_off ; pcie_ed_altera_merlin_slave_agent_191_ncfkfri.sv:668        ;
; --     ; translate_on  ; pcie_ed_altera_merlin_slave_agent_191_ncfkfri.sv:673        ;
; --     ; translate_off ; pcie_ed_MEM0_altera_avalon_onchip_memory2_1932_vi4l4uq.v:26 ;
; --     ; translate_on  ; pcie_ed_MEM0_altera_avalon_onchip_memory2_1932_vi4l4uq.v:28 ;
; --     ; translate_off ; intel_pcie_reset_sync.v:39                                  ;
; --     ; translate_on  ; intel_pcie_reset_sync.v:41                                  ;
; --     ; translate_off ; intel_std_synchronizer_nocut.v:79                           ;
; --     ; translate_on  ; intel_std_synchronizer_nocut.v:128                          ;
; --     ; translate_off ; intel_std_synchronizer_nocut.v:146                          ;
; --     ; translate_on  ; intel_std_synchronizer_nocut.v:159                          ;
; --     ; translate_off ; intel_pcie_bam_v2.sv:35                                     ;
; --     ; translate_on  ; intel_pcie_bam_v2.sv:37                                     ;
; --     ; translate_off ; intel_pcie_bam_v2_avmm_intf.sv:36                           ;
; --     ; translate_on  ; intel_pcie_bam_v2_avmm_intf.sv:38                           ;
; --     ; translate_off ; intel_pcie_bam_v2_avst_intf.sv:36                           ;
; --     ; translate_on  ; intel_pcie_bam_v2_avst_intf.sv:38                           ;
; --     ; translate_off ; intel_pcie_bam_v2_cpl.sv:36                                 ;
; --     ; translate_on  ; intel_pcie_bam_v2_cpl.sv:38                                 ;
; --     ; translate_off ; intel_pcie_bam_v2_fifos.sv:36                               ;
; --     ; translate_on  ; intel_pcie_bam_v2_fifos.sv:38                               ;
; --     ; translate_off ; intel_pcie_bam_v2_rw.sv:39                                  ;
; --     ; translate_on  ; intel_pcie_bam_v2_rw.sv:41                                  ;
; --     ; translate_off ; intel_pcie_bam_v2_sch_intf.sv:38                            ;
; --     ; translate_on  ; intel_pcie_bam_v2_sch_intf.sv:40                            ;
; --     ; translate_off ; intel_cxl_bam_v2_crdt_intf.sv:47                            ;
; --     ; translate_on  ; intel_cxl_bam_v2_crdt_intf.sv:49                            ;
; --     ; translate_off ; intel_pcie_bam_v2_hwtcl.sv:34                               ;
; --     ; translate_on  ; intel_pcie_bam_v2_hwtcl.sv:36                               ;
; --     ; translate_off ; avst4to1_ss_fifo_vcd.v:174                                  ;
; --     ; translate_on  ; avst4to1_ss_fifo_vcd.v:199                                  ;
; --     ; translate_off ; avst4to1_ss_dcfifo_pipe_vcd.sv:181                          ;
; --     ; translate_on  ; avst4to1_ss_dcfifo_pipe_vcd.sv:206                          ;
; --     ; translate_off ; avst4to1_ss_scfifo_pipe_vcd.sv:178                          ;
; --     ; translate_on  ; avst4to1_ss_scfifo_pipe_vcd.sv:203                          ;
; --     ; translate_off ; avst4to1_ss_rx_core_fifos.sv:674                            ;
; --     ; translate_on  ; avst4to1_ss_rx_core_fifos.sv:921                            ;
; --     ; translate_off ; avst4to1_ss_rx_core_fifos.sv:1019                           ;
; --     ; translate_on  ; avst4to1_ss_rx_core_fifos.sv:1087                           ;
; --     ; translate_off ; avst4to1_ss_rx_core_fifos.sv:1984                           ;
; --     ; translate_on  ; avst4to1_ss_rx_core_fifos.sv:2003                           ;
; --     ; translate_off ; avst4to1_ss_rx_core_fifos.sv:2149                           ;
; --     ; translate_on  ; avst4to1_ss_rx_core_fifos.sv:2169                           ;
; --     ; translate_off ; avst4to1_ss_rx_core_fifos.sv:2259                           ;
; --     ; translate_on  ; avst4to1_ss_rx_core_fifos.sv:2279                           ;
; --     ; translate_off ; avst4to1_ss_rx_core_fifos.sv:2369                           ;
; --     ; translate_on  ; avst4to1_ss_rx_core_fifos.sv:2389                           ;
; --     ; translate_off ; avst4to1_ss_rx_core_fifos.sv:2703                           ;
; --     ; translate_on  ; avst4to1_ss_rx_core_fifos.sv:2739                           ;
; --     ; translate_off ; avst4to1_ss_rx_core_fifos.sv:2833                           ;
; --     ; translate_on  ; avst4to1_ss_rx_core_fifos.sv:2868                           ;
; --     ; translate_off ; avst4to1_ss_rx_core_fifos.sv:3245                           ;
; --     ; translate_on  ; avst4to1_ss_rx_core_fifos.sv:3314                           ;
; --     ; translate_off ; avst4to1_ss_rx_core_fifos.sv:3449                           ;
; --     ; translate_on  ; avst4to1_ss_rx_core_fifos.sv:3487                           ;
; --     ; translate_off ; avst4to1_ss_rx_hdr_data_fifos.sv:1774                       ;
; --     ; translate_on  ; avst4to1_ss_rx_hdr_data_fifos.sv:1872                       ;
; --     ; translate_off ; cafu_ram_1r1w.sv:58                                         ;
; --     ; translate_on  ; cafu_ram_1r1w.sv:60                                         ;
; --     ; translate_off ; cafu_ram_1r1w.sv:70                                         ;
; --     ; translate_on  ; cafu_ram_1r1w.sv:75                                         ;
; --     ; translate_off ; cafu_ram_1r1w_be.sv:63                                      ;
; --     ; translate_on  ; cafu_ram_1r1w_be.sv:65                                      ;
; --     ; translate_off ; cafu_ram_1r1w_be.sv:78                                      ;
; --     ; translate_on  ; cafu_ram_1r1w_be.sv:85                                      ;
+--------+---------------+-------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Verilog Macro Usage                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+----------------------------------------------------------------------------------------------------------------------------------------------------+----------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                                                                                                                                               ; Location ; From ; Value                                                                                                                                                                                    ; Arguments                                                                                                                                                                                                                    ;
+----------------------------------------------------------------------------------------------------------------------------------------------------+----------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; common/afu/afu_csr_avmm_slave.sv                                                                                                                   ;          ;      ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;     QUESTA_INTEL_OEM                                                                                                                               ;          ;      ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;         Refer                                                                                                                                      ; 149      ; None ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
; common/afu/afu_top.sv                                                                                                                              ;          ;      ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;     QUESTA_INTEL_OEM                                                                                                                               ;          ;      ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;         Refer                                                                                                                                      ; 60       ; None ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
; common/atomic_afu/afu_ate_comparator.sv                                                                                                            ;          ;      ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;     QUESTA_INTEL_OEM                                                                                                                               ;          ;      ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;         Refer                                                                                                                                      ; 92       ; None ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
; common/atomic_afu/afu_ate_mem_target_pkg.sv                                                                                                        ;          ;      ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;     QUESTA_INTEL_OEM                                                                                                                               ;          ;      ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;         Refer                                                                                                                                      ; 74       ; None ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
; common/atomic_afu/afu_atomic_test_engine.sv                                                                                                        ;          ;      ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;     QUESTA_INTEL_OEM                                                                                                                               ;          ;      ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;         Refer                                                                                                                                      ; 1013     ; None ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
; common/avst4to1_rx/avst4to1_pld_if.svh.iv                                                                                                          ;          ;      ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;     AVST4TO1_SS_PLD_IF                                                                                                                             ;          ;      ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;         Refer                                                                                                                                      ; 31       ; None ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;         Define                                                                                                                                     ; 32       ;      ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;         Refer                                                                                                                                      ; 31       ; None ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;         Refer                                                                                                                                      ; 31       ; None ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;         Refer                                                                                                                                      ; 31       ; None ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;         Refer                                                                                                                                      ; 31       ; None ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;         Refer                                                                                                                                      ; 31       ; None ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;         Refer                                                                                                                                      ; 31       ; None ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;     QUESTA_INTEL_OEM                                                                                                                               ;          ;      ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;         Refer                                                                                                                                      ; 386      ; None ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;         Refer                                                                                                                                      ; 386      ; None ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;         Refer                                                                                                                                      ; 386      ; None ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;         Refer                                                                                                                                      ; 386      ; None ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;         Refer                                                                                                                                      ; 386      ; None ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;         Refer                                                                                                                                      ; 386      ; None ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;         Refer                                                                                                                                      ; 386      ; None ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
; common/avst4to1_rx/avst4to1_ss_dcfifo_pipe_vcd.sv                                                                                                  ;          ;      ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;     QUESTA_INTEL_OEM                                                                                                                               ;          ;      ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;         Refer                                                                                                                                      ; 210      ; None ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
; common/avst4to1_rx/avst4to1_ss_fifo_vcd.v                                                                                                          ;          ;      ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;     QUESTA_INTEL_OEM                                                                                                                               ;          ;      ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;         Refer                                                                                                                                      ; 203      ; None ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
; common/avst4to1_rx/avst4to1_ss_rx_core_fifos.sv                                                                                                    ;          ;      ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;     NOENDIAN                                                                                                                                       ;          ;      ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;         Refer                                                                                                                                      ; 2959     ; None ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;         Refer                                                                                                                                      ; 2992     ; None ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;     QUESTA_INTEL_OEM                                                                                                                               ;          ;      ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;         Refer                                                                                                                                      ; 3490     ; None ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
; common/avst4to1_rx/avst4to1_ss_rx_crd_check.sv                                                                                                     ;          ;      ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;     QUESTA_INTEL_OEM                                                                                                                               ;          ;      ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;         Refer                                                                                                                                      ; 843      ; None ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
; common/avst4to1_rx/avst4to1_ss_rx_crd_lmt.sv                                                                                                       ;          ;      ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;     QUESTA_INTEL_OEM                                                                                                                               ;          ;      ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;         Refer                                                                                                                                      ; 294      ; None ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
; common/avst4to1_rx/avst4to1_ss_rx_crd_type.sv                                                                                                      ;          ;      ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;     QUESTA_INTEL_OEM                                                                                                                               ;          ;      ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;         Refer                                                                                                                                      ; 359      ; None ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
; common/avst4to1_rx/avst4to1_ss_rx_data_fifos.sv                                                                                                    ;          ;      ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;     QUESTA_INTEL_OEM                                                                                                                               ;          ;      ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;         Refer                                                                                                                                      ; 191      ; None ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
; common/avst4to1_rx/avst4to1_ss_rx_data_fifos_pipe.sv                                                                                               ;          ;      ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;     QUESTA_INTEL_OEM                                                                                                                               ;          ;      ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;         Refer                                                                                                                                      ; 206      ; None ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
; common/avst4to1_rx/avst4to1_ss_rx_hdr_data_fifos.sv                                                                                                ;          ;      ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;     QUESTA_INTEL_OEM                                                                                                                               ;          ;      ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;         Refer                                                                                                                                      ; 1881     ; None ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
; common/avst4to1_rx/avst4to1_ss_scfifo_pipe_vcd.sv                                                                                                  ;          ;      ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;     QUESTA_INTEL_OEM                                                                                                                               ;          ;      ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;         Refer                                                                                                                                      ; 207      ; None ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
; common/avst4to1_rx/avst4to1_ss_tlp_hdr_decode.sv                                                                                                   ;          ;      ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;     QUESTA_INTEL_OEM                                                                                                                               ;          ;      ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;         Refer                                                                                                                                      ; 248      ; None ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
; common/avst4to1_rx/cxl_ed_avst_4to1_rx_side.sv                                                                                                     ;          ;      ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;     QUESTA_INTEL_OEM                                                                                                                               ;          ;      ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;         Refer                                                                                                                                      ; 218      ; None ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
; common/avst4to1_rx/ed_define.svh.iv                                                                                                                ;          ;      ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;     ED_DEFINE                                                                                                                                      ;          ;      ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;         Refer                                                                                                                                      ; 36       ; None ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;         Define                                                                                                                                     ; 37       ;      ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;         Refer                                                                                                                                      ; 36       ; None ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;         Refer                                                                                                                                      ; 36       ; None ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;         Refer                                                                                                                                      ; 36       ; None ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;     QUESTA_INTEL_OEM                                                                                                                               ;          ;      ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;         Refer                                                                                                                                      ; 56       ; None ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;         Refer                                                                                                                                      ; 56       ; None ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;         Refer                                                                                                                                      ; 56       ; None ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;         Refer                                                                                                                                      ; 56       ; None ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
; common/axi_to_avst/axi_avst_if_pkg.sv                                                                                                              ;          ;      ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;     QUESTA_INTEL_OEM                                                                                                                               ;          ;      ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;         Refer                                                                                                                                      ; 369      ; None ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
; common/axi_to_avst/axi_to_avst_bridge.sv                                                                                                           ;          ;      ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;     QUESTA_INTEL_OEM                                                                                                                               ;          ;      ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;         Refer                                                                                                                                      ; 1277     ; None ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
; common/axi_to_avst/intel_cxl_afu_cache_io_demux.sv                                                                                                 ;          ;      ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;     QUESTA_INTEL_OEM                                                                                                                               ;          ;      ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;         Refer                                                                                                                                      ; 99       ; None ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
; common/axi_to_avst/intel_cxl_afu_pio_mux.sv                                                                                                        ;          ;      ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;     QUESTA_INTEL_OEM                                                                                                                               ;          ;      ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;         Refer                                                                                                                                      ; 98       ; None ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
; common/axi_to_avst/intel_cxl_tx_tlp_fifos.sv                                                                                                       ;          ;      ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;     QUESTA_INTEL_OEM                                                                                                                               ;          ;      ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;         Refer                                                                                                                                      ; 729      ; None ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
; common/cafu_csr0/alg1a_execute_gen_write_reqs.sv                                                                                                   ;          ;      ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;     QUESTA_INTEL_OEM                                                                                                                               ;          ;      ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;         Refer                                                                                                                                      ; 407      ; None ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
; common/cafu_csr0/alg1a_execute_send_write_reqs.sv                                                                                                  ;          ;      ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;     INC_AC_WSC_0                                                                                                                                   ;          ;      ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;         Refer                                                                                                                                      ; 276      ; RTL  ; 1                                                                                                                                                                                        ;                                                                                                                                                                                                                              ;
;     INC_AC_WSC_1                                                                                                                                   ;          ;      ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;         Refer                                                                                                                                      ; 279      ; None ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;     INC_AC_WSC_2                                                                                                                                   ;          ;      ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;         Refer                                                                                                                                      ; 282      ; RTL  ; 1                                                                                                                                                                                        ;                                                                                                                                                                                                                              ;
;     INC_AC_WSC_3                                                                                                                                   ;          ;      ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;         Refer                                                                                                                                      ; 285      ; RTL  ; 1                                                                                                                                                                                        ;                                                                                                                                                                                                                              ;
;     INC_AC_WSC_4                                                                                                                                   ;          ;      ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;         Refer                                                                                                                                      ; 288      ; RTL  ; 1                                                                                                                                                                                        ;                                                                                                                                                                                                                              ;
;     INC_AC_WSC_5                                                                                                                                   ;          ;      ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;         Refer                                                                                                                                      ; 291      ; RTL  ; 1                                                                                                                                                                                        ;                                                                                                                                                                                                                              ;
;     INC_AC_WSC_6                                                                                                                                   ;          ;      ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;         Refer                                                                                                                                      ; 294      ; None ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;     INC_AC_WSC_7                                                                                                                                   ;          ;      ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;         Refer                                                                                                                                      ; 297      ; RTL  ; 1                                                                                                                                                                                        ;                                                                                                                                                                                                                              ;
;     QUESTA_INTEL_OEM                                                                                                                               ;          ;      ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;         Refer                                                                                                                                      ; 355      ; None ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
; common/cafu_csr0/alg1a_execute_top.sv                                                                                                              ;          ;      ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;     QUESTA_INTEL_OEM                                                                                                                               ;          ;      ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;         Refer                                                                                                                                      ; 259      ; None ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
; common/cafu_csr0/alg1a_execute_write_resps.sv                                                                                                      ;          ;      ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;     QUESTA_INTEL_OEM                                                                                                                               ;          ;      ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;         Refer                                                                                                                                      ; 257      ; None ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
; common/cafu_csr0/alg1a_latency_mode.sv                                                                                                             ;          ;      ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;     QUESTA_INTEL_OEM                                                                                                                               ;          ;      ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;         Refer                                                                                                                                      ; 277      ; None ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
; common/cafu_csr0/alg1a_top.sv                                                                                                                      ;          ;      ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;     INCLUDE_TESTING_INJECT_BAD_BIT                                                                                                                 ;          ;      ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;         Refer                                                                                                                                      ; 143      ; None ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;         Refer                                                                                                                                      ; 332      ; None ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;     QUESTA_INTEL_OEM                                                                                                                               ;          ;      ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;         Refer                                                                                                                                      ; 348      ; None ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
; common/cafu_csr0/alg1a_verify_sc_gen_read_reqs.sv                                                                                                  ;          ;      ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;     QUESTA_INTEL_OEM                                                                                                                               ;          ;      ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;         Refer                                                                                                                                      ; 291      ; None ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
; common/cafu_csr0/alg1a_verify_sc_read_resps.sv                                                                                                     ;          ;      ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;     QUESTA_INTEL_OEM                                                                                                                               ;          ;      ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;         Refer                                                                                                                                      ; 770      ; None ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
; common/cafu_csr0/alg1a_verify_sc_send_read_reqs.sv                                                                                                 ;          ;      ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;     QUESTA_INTEL_OEM                                                                                                                               ;          ;      ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;         Refer                                                                                                                                      ; 300      ; None ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
; common/cafu_csr0/alg1a_verify_sc_top.sv                                                                                                            ;          ;      ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;     QUESTA_INTEL_OEM                                                                                                                               ;          ;      ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;         Refer                                                                                                                                      ; 290      ; None ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
; common/cafu_csr0/alg_1a_calc_error_address.sv                                                                                                      ;          ;      ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;     QUESTA_INTEL_OEM                                                                                                                               ;          ;      ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;         Refer                                                                                                                                      ; 181      ; None ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
; common/cafu_csr0/alg_1a_top_level_fsm_sc_only.sv                                                                                                   ;          ;      ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;     QUESTA_INTEL_OEM                                                                                                                               ;          ;      ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;         Refer                                                                                                                                      ; 438      ; None ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
; common/cafu_csr0/cafu_common_pkg.sv                                                                                                                ;          ;      ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;     ENABLE_1_SLICE                                                                                                                                 ;          ;      ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;         Refer                                                                                                                                      ; 127      ; RTL  ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;     QUESTA_INTEL_OEM                                                                                                                               ;          ;      ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;         Refer                                                                                                                                      ; 468      ; None ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
; common/cafu_csr0/cafu_csr0_avmm_wrapper.sv                                                                                                         ;          ;      ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;     ORIGINAL_CCV_AFU_MODE                                                                                                                          ;          ;      ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;         Refer                                                                                                                                      ; 42       ; None ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;         Refer                                                                                                                                      ; 76       ; None ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;         Refer                                                                                                                                      ; 299      ; None ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;         Refer                                                                                                                                      ; 380      ; None ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
; common/cafu_csr0/cafu_csr0_cfg.sv                                                                                                                  ;          ;      ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;     QUESTA_INTEL_OEM                                                                                                                               ;          ;      ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;         Refer                                                                                                                                      ; 9537     ; None ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;     RTLGEN_CAFU_CSR0_CFG_EN_FF                                                                                                                     ;          ;      ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;         Refer                                                                                                                                      ; 51       ; None ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;         Define                                                                                                                                     ; 52       ;      ; always_ff @(posedge rtl_clk, negedge rst_n)                                                                                                                                              ; rtl_clk,rst_n,rst_val,en,d,q                                                                                                                                                                                                 ;
;                                                                                                                                                    ;          ;      ;         if (!rst_n) q <= rst_val;                                                                                                                                                        ;                                                                                                                                                                                                                              ;
;                                                                                                                                                    ;          ;      ;         else                                                                                                                                                                             ;                                                                                                                                                                                                                              ;
;                                                                                                                                                    ;          ;      ;             if (en) q <= d;                                                                                                                                                              ;                                                                                                                                                                                                                              ;
;         Refer                                                                                                                                      ; 1431     ; RTL  ; <same as above>                                                                                                                                                                          ; gated_clk, rst_n, 1'h0, up_DVSEC_FBCTRL_STATUS_cache_enable[0], nxt_DVSEC_FBCTRL_STATUS_cache_enable[0:0], DVSEC_FBCTRL_STATUS.cache_enable[0:0]                                                                             ;
;         Refer                                                                                                                                      ; 1466     ; RTL  ; <same as above>                                                                                                                                                                          ; gated_clk, rst_n, 1'h0, up_DVSEC_FBCTRL_STATUS_mem_enable[0], nxt_DVSEC_FBCTRL_STATUS_mem_enable[0:0], DVSEC_FBCTRL_STATUS.mem_enable[0:0]                                                                                   ;
;         Refer                                                                                                                                      ; 1495     ; RTL  ; <same as above>                                                                                                                                                                          ; gated_clk, rst_n, 5'h0, up_DVSEC_FBCTRL_STATUS_cache_sf_coverage[0], nxt_DVSEC_FBCTRL_STATUS_cache_sf_coverage[4:0], DVSEC_FBCTRL_STATUS.cache_sf_coverage[4:0]                                                              ;
;         Refer                                                                                                                                      ; 1524     ; RTL  ; <same as above>                                                                                                                                                                          ; gated_clk, rst_n, 3'h0, up_DVSEC_FBCTRL_STATUS_cache_sf_granularity[0], nxt_DVSEC_FBCTRL_STATUS_cache_sf_granularity[2:0], DVSEC_FBCTRL_STATUS.cache_sf_granularity[2:0]                                                     ;
;         Refer                                                                                                                                      ; 1553     ; RTL  ; <same as above>                                                                                                                                                                          ; gated_clk, rst_n, 1'h0, up_DVSEC_FBCTRL_STATUS_cache_clean_eviction[0], nxt_DVSEC_FBCTRL_STATUS_cache_clean_eviction[0:0], DVSEC_FBCTRL_STATUS.cache_clean_eviction[0:0]                                                     ;
;         Refer                                                                                                                                      ; 1582     ; RTL  ; <same as above>                                                                                                                                                                          ; gated_clk, rst_n, 1'h0, up_DVSEC_FBCTRL_STATUS_viral_enable[0], nxt_DVSEC_FBCTRL_STATUS_viral_enable[0:0], DVSEC_FBCTRL_STATUS.viral_enable[0:0]                                                                             ;
;         Refer                                                                                                                                      ; 1621     ; RTL  ; <same as above>                                                                                                                                                                          ; rtl_clk, pwr_rst_n, 1'h0, up_DVSEC_FBCTRL_STATUS_viral_status[0], nxt_DVSEC_FBCTRL_STATUS_viral_status[0], DVSEC_FBCTRL_STATUS.viral_status[0]                                                                               ;
;         Refer                                                                                                                                      ; 1686     ; RTL  ; <same as above>                                                                                                                                                                          ; rtl_clk, rst_n, 1'h0, up_DVSEC_FBCTRL2_STATUS2_initiate_cache_wb_and_inv[0], nxt_DVSEC_FBCTRL2_STATUS2_initiate_cache_wb_and_inv[0], DVSEC_FBCTRL2_STATUS2.initiate_cache_wb_and_inv[0]                                      ;
;         Refer                                                                                                                                      ; 1724     ; RTL  ; <same as above>                                                                                                                                                                          ; rtl_clk, rst_n, 1'h0, up_DVSEC_FBCTRL2_STATUS2_initiate_cxl_reset[0], nxt_DVSEC_FBCTRL2_STATUS2_initiate_cxl_reset[0], DVSEC_FBCTRL2_STATUS2.initiate_cxl_reset[0]                                                           ;
;         Refer                                                                                                                                      ; 1804     ; RTL  ; <same as above>                                                                                                                                                                          ; gated_clk, rst_n, 1'h0, up_DVSEC_FBLOCK_config_lock[0], nxt_DVSEC_FBLOCK_config_lock[0:0], DVSEC_FBLOCK.config_lock[0:0]                                                                                                     ;
;         Refer                                                                                                                                      ; 1917     ; RTL  ; <same as above>                                                                                                                                                                          ; gated_clk, rst_n, 8'h0, up_DVSEC_FBRANGE1HIGH_memory_base_high[0], nxt_DVSEC_FBRANGE1HIGH_memory_base_high[7:0], DVSEC_FBRANGE1HIGH.memory_base_high[7:0]                                                                    ;
;         Refer                                                                                                                                      ; 1918     ; RTL  ; <same as above>                                                                                                                                                                          ; gated_clk, rst_n, 8'h0, up_DVSEC_FBRANGE1HIGH_memory_base_high[1], nxt_DVSEC_FBRANGE1HIGH_memory_base_high[15:8], DVSEC_FBRANGE1HIGH.memory_base_high[15:8]                                                                  ;
;         Refer                                                                                                                                      ; 1919     ; RTL  ; <same as above>                                                                                                                                                                          ; gated_clk, rst_n, 8'h0, up_DVSEC_FBRANGE1HIGH_memory_base_high[2], nxt_DVSEC_FBRANGE1HIGH_memory_base_high[23:16], DVSEC_FBRANGE1HIGH.memory_base_high[23:16]                                                                ;
;         Refer                                                                                                                                      ; 1920     ; RTL  ; <same as above>                                                                                                                                                                          ; gated_clk, rst_n, 8'h0, up_DVSEC_FBRANGE1HIGH_memory_base_high[3], nxt_DVSEC_FBRANGE1HIGH_memory_base_high[31:24], DVSEC_FBRANGE1HIGH.memory_base_high[31:24]                                                                ;
;         Refer                                                                                                                                      ; 1958     ; RTL  ; <same as above>                                                                                                                                                                          ; gated_clk, rst_n, 4'h0, up_DVSEC_FBRANGE1LOW_memory_base_low[0], nxt_DVSEC_FBRANGE1LOW_memory_base_low[3:0], DVSEC_FBRANGE1LOW.memory_base_low[3:0]                                                                          ;
;         Refer                                                                                                                                      ; 2059     ; RTL  ; <same as above>                                                                                                                                                                          ; gated_clk, rst_n, 8'h0, up_DVSEC_FBRANGE2HIGH_memory_base_high[0], nxt_DVSEC_FBRANGE2HIGH_memory_base_high[7:0], DVSEC_FBRANGE2HIGH.memory_base_high[7:0]                                                                    ;
;         Refer                                                                                                                                      ; 2060     ; RTL  ; <same as above>                                                                                                                                                                          ; gated_clk, rst_n, 8'h0, up_DVSEC_FBRANGE2HIGH_memory_base_high[1], nxt_DVSEC_FBRANGE2HIGH_memory_base_high[15:8], DVSEC_FBRANGE2HIGH.memory_base_high[15:8]                                                                  ;
;         Refer                                                                                                                                      ; 2061     ; RTL  ; <same as above>                                                                                                                                                                          ; gated_clk, rst_n, 8'h0, up_DVSEC_FBRANGE2HIGH_memory_base_high[2], nxt_DVSEC_FBRANGE2HIGH_memory_base_high[23:16], DVSEC_FBRANGE2HIGH.memory_base_high[23:16]                                                                ;
;         Refer                                                                                                                                      ; 2062     ; RTL  ; <same as above>                                                                                                                                                                          ; gated_clk, rst_n, 8'h0, up_DVSEC_FBRANGE2HIGH_memory_base_high[3], nxt_DVSEC_FBRANGE2HIGH_memory_base_high[31:24], DVSEC_FBRANGE2HIGH.memory_base_high[31:24]                                                                ;
;         Refer                                                                                                                                      ; 2100     ; RTL  ; <same as above>                                                                                                                                                                          ; gated_clk, rst_n, 4'h0, up_DVSEC_FBRANGE2LOW_memory_base_low[0], nxt_DVSEC_FBRANGE2LOW_memory_base_low[3:0], DVSEC_FBRANGE2LOW.memory_base_low[3:0]                                                                          ;
;         Refer                                                                                                                                      ; 2177     ; RTL  ; <same as above>                                                                                                                                                                          ; rtl_clk, rst_n, 1'h0, up_DOE_CTLREG_doe_abort[0], nxt_DOE_CTLREG_doe_abort[0:0], DOE_CTLREG.doe_abort[0:0]                                                                                                                   ;
;         Refer                                                                                                                                      ; 2227     ; RTL  ; <same as above>                                                                                                                                                                          ; rtl_clk, rst_n, 1'h0, up_DOE_CTLREG_doe_go[0], nxt_DOE_CTLREG_doe_go[0:0], DOE_CTLREG.doe_go[0:0]                                                                                                                            ;
;         Refer                                                                                                                                      ; 2512     ; RTL  ; <same as above>                                                                                                                                                                          ; gated_clk, rst_n, 1'h0, up_CXL_DVSEC_TEST_LOCK_test_config_lock[0], nxt_CXL_DVSEC_TEST_LOCK_test_config_lock[0:0], CXL_DVSEC_TEST_LOCK.test_config_lock[0:0]                                                                 ;
;         Refer                                                                                                                                      ; 3354     ; RTL  ; <same as above>                                                                                                                                                                          ; gated_clk, rst_n, 4'h0, up_HDM_DEC_BASELOW_mem_base_low[0], nxt_HDM_DEC_BASELOW_mem_base_low[3:0], HDM_DEC_BASELOW.mem_base_low[3:0]                                                                                         ;
;         Refer                                                                                                                                      ; 3398     ; RTL  ; <same as above>                                                                                                                                                                          ; gated_clk, rst_n, 8'h0, up_HDM_DEC_BASEHIGH_mem_base_high[0], nxt_HDM_DEC_BASEHIGH_mem_base_high[7:0], HDM_DEC_BASEHIGH.mem_base_high[7:0]                                                                                   ;
;         Refer                                                                                                                                      ; 3399     ; RTL  ; <same as above>                                                                                                                                                                          ; gated_clk, rst_n, 8'h0, up_HDM_DEC_BASEHIGH_mem_base_high[1], nxt_HDM_DEC_BASEHIGH_mem_base_high[15:8], HDM_DEC_BASEHIGH.mem_base_high[15:8]                                                                                 ;
;         Refer                                                                                                                                      ; 3400     ; RTL  ; <same as above>                                                                                                                                                                          ; gated_clk, rst_n, 8'h0, up_HDM_DEC_BASEHIGH_mem_base_high[2], nxt_HDM_DEC_BASEHIGH_mem_base_high[23:16], HDM_DEC_BASEHIGH.mem_base_high[23:16]                                                                               ;
;         Refer                                                                                                                                      ; 3401     ; RTL  ; <same as above>                                                                                                                                                                          ; gated_clk, rst_n, 8'h0, up_HDM_DEC_BASEHIGH_mem_base_high[3], nxt_HDM_DEC_BASEHIGH_mem_base_high[31:24], HDM_DEC_BASEHIGH.mem_base_high[31:24]                                                                               ;
;         Refer                                                                                                                                      ; 3436     ; RTL  ; <same as above>                                                                                                                                                                          ; gated_clk, rst_n, 4'h0, up_HDM_DEC_SIZELOW_mem_size_low[0], nxt_HDM_DEC_SIZELOW_mem_size_low[3:0], HDM_DEC_SIZELOW.mem_size_low[3:0]                                                                                         ;
;         Refer                                                                                                                                      ; 3480     ; RTL  ; <same as above>                                                                                                                                                                          ; gated_clk, rst_n, 8'h0, up_HDM_DEC_SIZEHIGH_mem_size_high[0], nxt_HDM_DEC_SIZEHIGH_mem_size_high[7:0], HDM_DEC_SIZEHIGH.mem_size_high[7:0]                                                                                   ;
;         Refer                                                                                                                                      ; 3481     ; RTL  ; <same as above>                                                                                                                                                                          ; gated_clk, rst_n, 8'h0, up_HDM_DEC_SIZEHIGH_mem_size_high[1], nxt_HDM_DEC_SIZEHIGH_mem_size_high[15:8], HDM_DEC_SIZEHIGH.mem_size_high[15:8]                                                                                 ;
;         Refer                                                                                                                                      ; 3482     ; RTL  ; <same as above>                                                                                                                                                                          ; gated_clk, rst_n, 8'h0, up_HDM_DEC_SIZEHIGH_mem_size_high[2], nxt_HDM_DEC_SIZEHIGH_mem_size_high[23:16], HDM_DEC_SIZEHIGH.mem_size_high[23:16]                                                                               ;
;         Refer                                                                                                                                      ; 3483     ; RTL  ; <same as above>                                                                                                                                                                          ; gated_clk, rst_n, 8'h0, up_HDM_DEC_SIZEHIGH_mem_size_high[3], nxt_HDM_DEC_SIZEHIGH_mem_size_high[31:24], HDM_DEC_SIZEHIGH.mem_size_high[31:24]                                                                               ;
;         Refer                                                                                                                                      ; 3518     ; RTL  ; <same as above>                                                                                                                                                                          ; gated_clk, rst_n, 4'h0, up_HDM_DEC_CTRL_interleave_granularity[0], nxt_HDM_DEC_CTRL_interleave_granularity[3:0], HDM_DEC_CTRL.interleave_granularity[3:0]                                                                    ;
;         Refer                                                                                                                                      ; 3544     ; RTL  ; <same as above>                                                                                                                                                                          ; gated_clk, rst_n, 4'h0, up_HDM_DEC_CTRL_interleave_ways[0], nxt_HDM_DEC_CTRL_interleave_ways[3:0], HDM_DEC_CTRL.interleave_ways[3:0]                                                                                         ;
;         Refer                                                                                                                                      ; 3570     ; RTL  ; <same as above>                                                                                                                                                                          ; gated_clk, rst_n, 1'h0, up_HDM_DEC_CTRL_lock_on_commit[0], nxt_HDM_DEC_CTRL_lock_on_commit[0:0], HDM_DEC_CTRL.lock_on_commit[0:0]                                                                                            ;
;         Refer                                                                                                                                      ; 3596     ; RTL  ; <same as above>                                                                                                                                                                          ; gated_clk, rst_n, 1'h0, up_HDM_DEC_CTRL_commit[0], nxt_HDM_DEC_CTRL_commit[0:0], HDM_DEC_CTRL.commit[0:0]                                                                                                                    ;
;         Refer                                                                                                                                      ; 3649     ; RTL  ; <same as above>                                                                                                                                                                          ; gated_clk, rst_n, 4'h0, up_HDM_DEC_DPALOW_dpa_skip_low[0], nxt_HDM_DEC_DPALOW_dpa_skip_low[3:0], HDM_DEC_DPALOW.dpa_skip_low[3:0]                                                                                            ;
;         Refer                                                                                                                                      ; 3693     ; RTL  ; <same as above>                                                                                                                                                                          ; gated_clk, rst_n, 8'h0, up_HDM_DEC_DPAHIGH_dpa_skip_high[0], nxt_HDM_DEC_DPAHIGH_dpa_skip_high[7:0], HDM_DEC_DPAHIGH.dpa_skip_high[7:0]                                                                                      ;
;         Refer                                                                                                                                      ; 3694     ; RTL  ; <same as above>                                                                                                                                                                          ; gated_clk, rst_n, 8'h0, up_HDM_DEC_DPAHIGH_dpa_skip_high[1], nxt_HDM_DEC_DPAHIGH_dpa_skip_high[15:8], HDM_DEC_DPAHIGH.dpa_skip_high[15:8]                                                                                    ;
;         Refer                                                                                                                                      ; 3695     ; RTL  ; <same as above>                                                                                                                                                                          ; gated_clk, rst_n, 8'h0, up_HDM_DEC_DPAHIGH_dpa_skip_high[2], nxt_HDM_DEC_DPAHIGH_dpa_skip_high[23:16], HDM_DEC_DPAHIGH.dpa_skip_high[23:16]                                                                                  ;
;         Refer                                                                                                                                      ; 3696     ; RTL  ; <same as above>                                                                                                                                                                          ; gated_clk, rst_n, 8'h0, up_HDM_DEC_DPAHIGH_dpa_skip_high[3], nxt_HDM_DEC_DPAHIGH_dpa_skip_high[31:24], HDM_DEC_DPAHIGH.dpa_skip_high[31:24]                                                                                  ;
;         Refer                                                                                                                                      ; 3981     ; RTL  ; <same as above>                                                                                                                                                                          ; gated_clk, rst_n, 3'h0, up_CONFIG_ALGO_SETTING_test_algorithm_type[0], nxt_CONFIG_ALGO_SETTING_test_algorithm_type[2:0], CONFIG_ALGO_SETTING.test_algorithm_type[2:0]                                                        ;
;         Refer                                                                                                                                      ; 4136     ; RTL  ; <same as above>                                                                                                                                                                          ; gated_clk, rst_n, 1'h0, up_CONFIG_ALGO_SETTING_flush_cache[0], nxt_CONFIG_ALGO_SETTING_flush_cache[0:0], CONFIG_ALGO_SETTING.flush_cache[0:0]                                                                                ;
;         Refer                                                                                                                                      ; 4210     ; RTL  ; <same as above>                                                                                                                                                                          ; gated_clk, rst_n, 1'h0, up_CONFIG_DEVICE_INJECTION_unexp_compl_inject[0], nxt_CONFIG_DEVICE_INJECTION_unexp_compl_inject[0:0], CONFIG_DEVICE_INJECTION.unexp_compl_inject[0:0]                                               ;
;         Refer                                                                                                                                      ; 4245     ; RTL  ; <same as above>                                                                                                                                                                          ; gated_clk, rst_n, 1'h0, up_CONFIG_DEVICE_INJECTION_completer_timeout[0], nxt_CONFIG_DEVICE_INJECTION_completer_timeout[0:0], CONFIG_DEVICE_INJECTION.completer_timeout[0:0]                                                  ;
;         Refer                                                                                                                                      ; 4557     ; RTL  ; <same as above>                                                                                                                                                                          ; gated_clk, rst_n, 1'h0, up_DEVICE_ERROR_INJECTION_CachePoisonInjectionStart[0], nxt_DEVICE_ERROR_INJECTION_CachePoisonInjectionStart[0:0], DEVICE_ERROR_INJECTION.CachePoisonInjectionStart[0:0]                             ;
;         Refer                                                                                                                                      ; 4592     ; RTL  ; <same as above>                                                                                                                                                                          ; gated_clk, rst_n, 1'h0, up_DEVICE_ERROR_INJECTION_MemPoisonInjectionStart[0], nxt_DEVICE_ERROR_INJECTION_MemPoisonInjectionStart[0:0], DEVICE_ERROR_INJECTION.MemPoisonInjectionStart[0:0]                                   ;
;         Refer                                                                                                                                      ; 4996     ; RTL  ; <same as above>                                                                                                                                                                          ; rtl_clk, rst_n, 8'h60, up_CDAT_0_cdat_0[0], nxt_CDAT_0_cdat_0[7:0], CDAT_0.cdat_0[7:0]                                                                                                                                       ;
;         Refer                                                                                                                                      ; 4997     ; RTL  ; <same as above>                                                                                                                                                                          ; rtl_clk, rst_n, 8'h0, up_CDAT_0_cdat_0[1], nxt_CDAT_0_cdat_0[15:8], CDAT_0.cdat_0[15:8]                                                                                                                                      ;
;         Refer                                                                                                                                      ; 4998     ; RTL  ; <same as above>                                                                                                                                                                          ; rtl_clk, rst_n, 8'h0, up_CDAT_0_cdat_0[2], nxt_CDAT_0_cdat_0[23:16], CDAT_0.cdat_0[23:16]                                                                                                                                    ;
;         Refer                                                                                                                                      ; 4999     ; RTL  ; <same as above>                                                                                                                                                                          ; rtl_clk, rst_n, 8'h0, up_CDAT_0_cdat_0[3], nxt_CDAT_0_cdat_0[31:24], CDAT_0.cdat_0[31:24]                                                                                                                                    ;
;         Refer                                                                                                                                      ; 5061     ; RTL  ; <same as above>                                                                                                                                                                          ; rtl_clk, rst_n, 8'h1, up_CDAT_1_cdat_1[0], nxt_CDAT_1_cdat_1[7:0], CDAT_1.cdat_1[7:0]                                                                                                                                        ;
;         Refer                                                                                                                                      ; 5062     ; RTL  ; <same as above>                                                                                                                                                                          ; rtl_clk, rst_n, 8'h41, up_CDAT_1_cdat_1[1], nxt_CDAT_1_cdat_1[15:8], CDAT_1.cdat_1[15:8]                                                                                                                                     ;
;         Refer                                                                                                                                      ; 5063     ; RTL  ; <same as above>                                                                                                                                                                          ; rtl_clk, rst_n, 8'h0, up_CDAT_1_cdat_1[2], nxt_CDAT_1_cdat_1[23:16], CDAT_1.cdat_1[23:16]                                                                                                                                    ;
;         Refer                                                                                                                                      ; 5064     ; RTL  ; <same as above>                                                                                                                                                                          ; rtl_clk, rst_n, 8'h0, up_CDAT_1_cdat_1[3], nxt_CDAT_1_cdat_1[31:24], CDAT_1.cdat_1[31:24]                                                                                                                                    ;
;         Refer                                                                                                                                      ; 5091     ; RTL  ; <same as above>                                                                                                                                                                          ; gated_clk, rst_n, 8'h0, up_CDAT_2_cdat_2[0], nxt_CDAT_2_cdat_2[7:0], CDAT_2.cdat_2[7:0]                                                                                                                                      ;
;         Refer                                                                                                                                      ; 5092     ; RTL  ; <same as above>                                                                                                                                                                          ; gated_clk, rst_n, 8'h0, up_CDAT_2_cdat_2[1], nxt_CDAT_2_cdat_2[15:8], CDAT_2.cdat_2[15:8]                                                                                                                                    ;
;         Refer                                                                                                                                      ; 5093     ; RTL  ; <same as above>                                                                                                                                                                          ; gated_clk, rst_n, 8'h0, up_CDAT_2_cdat_2[2], nxt_CDAT_2_cdat_2[23:16], CDAT_2.cdat_2[23:16]                                                                                                                                  ;
;         Refer                                                                                                                                      ; 5094     ; RTL  ; <same as above>                                                                                                                                                                          ; gated_clk, rst_n, 8'h0, up_CDAT_2_cdat_2[3], nxt_CDAT_2_cdat_2[31:24], CDAT_2.cdat_2[31:24]                                                                                                                                  ;
;         Refer                                                                                                                                      ; 5121     ; RTL  ; <same as above>                                                                                                                                                                          ; gated_clk, rst_n, 8'h0, up_CDAT_3_cdat_3[0], nxt_CDAT_3_cdat_3[7:0], CDAT_3.cdat_3[7:0]                                                                                                                                      ;
;         Refer                                                                                                                                      ; 5122     ; RTL  ; <same as above>                                                                                                                                                                          ; gated_clk, rst_n, 8'h0, up_CDAT_3_cdat_3[1], nxt_CDAT_3_cdat_3[15:8], CDAT_3.cdat_3[15:8]                                                                                                                                    ;
;         Refer                                                                                                                                      ; 5123     ; RTL  ; <same as above>                                                                                                                                                                          ; gated_clk, rst_n, 8'h0, up_CDAT_3_cdat_3[2], nxt_CDAT_3_cdat_3[23:16], CDAT_3.cdat_3[23:16]                                                                                                                                  ;
;         Refer                                                                                                                                      ; 5124     ; RTL  ; <same as above>                                                                                                                                                                          ; gated_clk, rst_n, 8'h0, up_CDAT_3_cdat_3[3], nxt_CDAT_3_cdat_3[31:24], CDAT_3.cdat_3[31:24]                                                                                                                                  ;
;         Refer                                                                                                                                      ; 5151     ; RTL  ; <same as above>                                                                                                                                                                          ; gated_clk, rst_n, 8'h0, up_DSMAS_0_dsmas_0[0], nxt_DSMAS_0_dsmas_0[7:0], DSMAS_0.dsmas_0[7:0]                                                                                                                                ;
;         Refer                                                                                                                                      ; 5152     ; RTL  ; <same as above>                                                                                                                                                                          ; gated_clk, rst_n, 8'h0, up_DSMAS_0_dsmas_0[1], nxt_DSMAS_0_dsmas_0[15:8], DSMAS_0.dsmas_0[15:8]                                                                                                                              ;
;         Refer                                                                                                                                      ; 5153     ; RTL  ; <same as above>                                                                                                                                                                          ; gated_clk, rst_n, 8'h18, up_DSMAS_0_dsmas_0[2], nxt_DSMAS_0_dsmas_0[23:16], DSMAS_0.dsmas_0[23:16]                                                                                                                           ;
;         Refer                                                                                                                                      ; 5154     ; RTL  ; <same as above>                                                                                                                                                                          ; gated_clk, rst_n, 8'h0, up_DSMAS_0_dsmas_0[3], nxt_DSMAS_0_dsmas_0[31:24], DSMAS_0.dsmas_0[31:24]                                                                                                                            ;
;         Refer                                                                                                                                      ; 5181     ; RTL  ; <same as above>                                                                                                                                                                          ; gated_clk, rst_n, 8'h0, up_DSMAS_1_dsmas_1[0], nxt_DSMAS_1_dsmas_1[7:0], DSMAS_1.dsmas_1[7:0]                                                                                                                                ;
;         Refer                                                                                                                                      ; 5182     ; RTL  ; <same as above>                                                                                                                                                                          ; gated_clk, rst_n, 8'h0, up_DSMAS_1_dsmas_1[1], nxt_DSMAS_1_dsmas_1[15:8], DSMAS_1.dsmas_1[15:8]                                                                                                                              ;
;         Refer                                                                                                                                      ; 5183     ; RTL  ; <same as above>                                                                                                                                                                          ; gated_clk, rst_n, 8'h0, up_DSMAS_1_dsmas_1[2], nxt_DSMAS_1_dsmas_1[23:16], DSMAS_1.dsmas_1[23:16]                                                                                                                            ;
;         Refer                                                                                                                                      ; 5184     ; RTL  ; <same as above>                                                                                                                                                                          ; gated_clk, rst_n, 8'h0, up_DSMAS_1_dsmas_1[3], nxt_DSMAS_1_dsmas_1[31:24], DSMAS_1.dsmas_1[31:24]                                                                                                                            ;
;         Refer                                                                                                                                      ; 5211     ; RTL  ; <same as above>                                                                                                                                                                          ; gated_clk, rst_n, 8'h0, up_DSMAS_2_dsmas_2[0], nxt_DSMAS_2_dsmas_2[7:0], DSMAS_2.dsmas_2[7:0]                                                                                                                                ;
;         Refer                                                                                                                                      ; 5212     ; RTL  ; <same as above>                                                                                                                                                                          ; gated_clk, rst_n, 8'h0, up_DSMAS_2_dsmas_2[1], nxt_DSMAS_2_dsmas_2[15:8], DSMAS_2.dsmas_2[15:8]                                                                                                                              ;
;         Refer                                                                                                                                      ; 5213     ; RTL  ; <same as above>                                                                                                                                                                          ; gated_clk, rst_n, 8'h0, up_DSMAS_2_dsmas_2[2], nxt_DSMAS_2_dsmas_2[23:16], DSMAS_2.dsmas_2[23:16]                                                                                                                            ;
;         Refer                                                                                                                                      ; 5214     ; RTL  ; <same as above>                                                                                                                                                                          ; gated_clk, rst_n, 8'h0, up_DSMAS_2_dsmas_2[3], nxt_DSMAS_2_dsmas_2[31:24], DSMAS_2.dsmas_2[31:24]                                                                                                                            ;
;         Refer                                                                                                                                      ; 5241     ; RTL  ; <same as above>                                                                                                                                                                          ; gated_clk, rst_n, 8'h0, up_DSMAS_3_dsmas_3[0], nxt_DSMAS_3_dsmas_3[7:0], DSMAS_3.dsmas_3[7:0]                                                                                                                                ;
;         Refer                                                                                                                                      ; 5242     ; RTL  ; <same as above>                                                                                                                                                                          ; gated_clk, rst_n, 8'h0, up_DSMAS_3_dsmas_3[1], nxt_DSMAS_3_dsmas_3[15:8], DSMAS_3.dsmas_3[15:8]                                                                                                                              ;
;         Refer                                                                                                                                      ; 5243     ; RTL  ; <same as above>                                                                                                                                                                          ; gated_clk, rst_n, 8'h0, up_DSMAS_3_dsmas_3[2], nxt_DSMAS_3_dsmas_3[23:16], DSMAS_3.dsmas_3[23:16]                                                                                                                            ;
;         Refer                                                                                                                                      ; 5244     ; RTL  ; <same as above>                                                                                                                                                                          ; gated_clk, rst_n, 8'h0, up_DSMAS_3_dsmas_3[3], nxt_DSMAS_3_dsmas_3[31:24], DSMAS_3.dsmas_3[31:24]                                                                                                                            ;
;         Refer                                                                                                                                      ; 5271     ; RTL  ; <same as above>                                                                                                                                                                          ; gated_clk, rst_n, 8'h0, up_DSMAS_4_dsmas_4[0], nxt_DSMAS_4_dsmas_4[7:0], DSMAS_4.dsmas_4[7:0]                                                                                                                                ;
;         Refer                                                                                                                                      ; 5272     ; RTL  ; <same as above>                                                                                                                                                                          ; gated_clk, rst_n, 8'h0, up_DSMAS_4_dsmas_4[1], nxt_DSMAS_4_dsmas_4[15:8], DSMAS_4.dsmas_4[15:8]                                                                                                                              ;
;         Refer                                                                                                                                      ; 5273     ; RTL  ; <same as above>                                                                                                                                                                          ; gated_clk, rst_n, 8'h0, up_DSMAS_4_dsmas_4[2], nxt_DSMAS_4_dsmas_4[23:16], DSMAS_4.dsmas_4[23:16]                                                                                                                            ;
;         Refer                                                                                                                                      ; 5274     ; RTL  ; <same as above>                                                                                                                                                                          ; gated_clk, rst_n, 8'h0, up_DSMAS_4_dsmas_4[3], nxt_DSMAS_4_dsmas_4[31:24], DSMAS_4.dsmas_4[31:24]                                                                                                                            ;
;         Refer                                                                                                                                      ; 5301     ; RTL  ; <same as above>                                                                                                                                                                          ; gated_clk, rst_n, 8'h4, up_DSMAS_5_dsmas_5[0], nxt_DSMAS_5_dsmas_5[7:0], DSMAS_5.dsmas_5[7:0]                                                                                                                                ;
;         Refer                                                                                                                                      ; 5302     ; RTL  ; <same as above>                                                                                                                                                                          ; gated_clk, rst_n, 8'h0, up_DSMAS_5_dsmas_5[1], nxt_DSMAS_5_dsmas_5[15:8], DSMAS_5.dsmas_5[15:8]                                                                                                                              ;
;         Refer                                                                                                                                      ; 5303     ; RTL  ; <same as above>                                                                                                                                                                          ; gated_clk, rst_n, 8'h0, up_DSMAS_5_dsmas_5[2], nxt_DSMAS_5_dsmas_5[23:16], DSMAS_5.dsmas_5[23:16]                                                                                                                            ;
;         Refer                                                                                                                                      ; 5304     ; RTL  ; <same as above>                                                                                                                                                                          ; gated_clk, rst_n, 8'h0, up_DSMAS_5_dsmas_5[3], nxt_DSMAS_5_dsmas_5[31:24], DSMAS_5.dsmas_5[31:24]                                                                                                                            ;
;         Refer                                                                                                                                      ; 5331     ; RTL  ; <same as above>                                                                                                                                                                          ; gated_clk, rst_n, 8'h3, up_DSIS_0_dsis_0[0], nxt_DSIS_0_dsis_0[7:0], DSIS_0.dsis_0[7:0]                                                                                                                                      ;
;         Refer                                                                                                                                      ; 5332     ; RTL  ; <same as above>                                                                                                                                                                          ; gated_clk, rst_n, 8'h0, up_DSIS_0_dsis_0[1], nxt_DSIS_0_dsis_0[15:8], DSIS_0.dsis_0[15:8]                                                                                                                                    ;
;         Refer                                                                                                                                      ; 5333     ; RTL  ; <same as above>                                                                                                                                                                          ; gated_clk, rst_n, 8'h8, up_DSIS_0_dsis_0[2], nxt_DSIS_0_dsis_0[23:16], DSIS_0.dsis_0[23:16]                                                                                                                                  ;
;         Refer                                                                                                                                      ; 5334     ; RTL  ; <same as above>                                                                                                                                                                          ; gated_clk, rst_n, 8'h0, up_DSIS_0_dsis_0[3], nxt_DSIS_0_dsis_0[31:24], DSIS_0.dsis_0[31:24]                                                                                                                                  ;
;         Refer                                                                                                                                      ; 5361     ; RTL  ; <same as above>                                                                                                                                                                          ; gated_clk, rst_n, 8'h1, up_DSIS_1_dsis_1[0], nxt_DSIS_1_dsis_1[7:0], DSIS_1.dsis_1[7:0]                                                                                                                                      ;
;         Refer                                                                                                                                      ; 5362     ; RTL  ; <same as above>                                                                                                                                                                          ; gated_clk, rst_n, 8'h0, up_DSIS_1_dsis_1[1], nxt_DSIS_1_dsis_1[15:8], DSIS_1.dsis_1[15:8]                                                                                                                                    ;
;         Refer                                                                                                                                      ; 5363     ; RTL  ; <same as above>                                                                                                                                                                          ; gated_clk, rst_n, 8'h0, up_DSIS_1_dsis_1[2], nxt_DSIS_1_dsis_1[23:16], DSIS_1.dsis_1[23:16]                                                                                                                                  ;
;         Refer                                                                                                                                      ; 5364     ; RTL  ; <same as above>                                                                                                                                                                          ; gated_clk, rst_n, 8'h0, up_DSIS_1_dsis_1[3], nxt_DSIS_1_dsis_1[31:24], DSIS_1.dsis_1[31:24]                                                                                                                                  ;
;         Refer                                                                                                                                      ; 5391     ; RTL  ; <same as above>                                                                                                                                                                          ; gated_clk, rst_n, 8'h1, up_DSLBIS_0_dslbis_0[0], nxt_DSLBIS_0_dslbis_0[7:0], DSLBIS_0.dslbis_0[7:0]                                                                                                                          ;
;         Refer                                                                                                                                      ; 5392     ; RTL  ; <same as above>                                                                                                                                                                          ; gated_clk, rst_n, 8'h0, up_DSLBIS_0_dslbis_0[1], nxt_DSLBIS_0_dslbis_0[15:8], DSLBIS_0.dslbis_0[15:8]                                                                                                                        ;
;         Refer                                                                                                                                      ; 5393     ; RTL  ; <same as above>                                                                                                                                                                          ; gated_clk, rst_n, 8'h18, up_DSLBIS_0_dslbis_0[2], nxt_DSLBIS_0_dslbis_0[23:16], DSLBIS_0.dslbis_0[23:16]                                                                                                                     ;
;         Refer                                                                                                                                      ; 5394     ; RTL  ; <same as above>                                                                                                                                                                          ; gated_clk, rst_n, 8'h0, up_DSLBIS_0_dslbis_0[3], nxt_DSLBIS_0_dslbis_0[31:24], DSLBIS_0.dslbis_0[31:24]                                                                                                                      ;
;         Refer                                                                                                                                      ; 5421     ; RTL  ; <same as above>                                                                                                                                                                          ; gated_clk, rst_n, 8'h0, up_DSLBIS_1_dslbis_1[0], nxt_DSLBIS_1_dslbis_1[7:0], DSLBIS_1.dslbis_1[7:0]                                                                                                                          ;
;         Refer                                                                                                                                      ; 5422     ; RTL  ; <same as above>                                                                                                                                                                          ; gated_clk, rst_n, 8'h0, up_DSLBIS_1_dslbis_1[1], nxt_DSLBIS_1_dslbis_1[15:8], DSLBIS_1.dslbis_1[15:8]                                                                                                                        ;
;         Refer                                                                                                                                      ; 5423     ; RTL  ; <same as above>                                                                                                                                                                          ; gated_clk, rst_n, 8'h0, up_DSLBIS_1_dslbis_1[2], nxt_DSLBIS_1_dslbis_1[23:16], DSLBIS_1.dslbis_1[23:16]                                                                                                                      ;
;         Refer                                                                                                                                      ; 5424     ; RTL  ; <same as above>                                                                                                                                                                          ; gated_clk, rst_n, 8'h0, up_DSLBIS_1_dslbis_1[3], nxt_DSLBIS_1_dslbis_1[31:24], DSLBIS_1.dslbis_1[31:24]                                                                                                                      ;
;         Refer                                                                                                                                      ; 5451     ; RTL  ; <same as above>                                                                                                                                                                          ; gated_clk, rst_n, 8'h0, up_DSLBIS_2_dslbis_2[0], nxt_DSLBIS_2_dslbis_2[7:0], DSLBIS_2.dslbis_2[7:0]                                                                                                                          ;
;         Refer                                                                                                                                      ; 5452     ; RTL  ; <same as above>                                                                                                                                                                          ; gated_clk, rst_n, 8'h0, up_DSLBIS_2_dslbis_2[1], nxt_DSLBIS_2_dslbis_2[15:8], DSLBIS_2.dslbis_2[15:8]                                                                                                                        ;
;         Refer                                                                                                                                      ; 5453     ; RTL  ; <same as above>                                                                                                                                                                          ; gated_clk, rst_n, 8'h0, up_DSLBIS_2_dslbis_2[2], nxt_DSLBIS_2_dslbis_2[23:16], DSLBIS_2.dslbis_2[23:16]                                                                                                                      ;
;         Refer                                                                                                                                      ; 5454     ; RTL  ; <same as above>                                                                                                                                                                          ; gated_clk, rst_n, 8'h0, up_DSLBIS_2_dslbis_2[3], nxt_DSLBIS_2_dslbis_2[31:24], DSLBIS_2.dslbis_2[31:24]                                                                                                                      ;
;         Refer                                                                                                                                      ; 5481     ; RTL  ; <same as above>                                                                                                                                                                          ; gated_clk, rst_n, 8'h0, up_DSLBIS_3_dslbis_3[0], nxt_DSLBIS_3_dslbis_3[7:0], DSLBIS_3.dslbis_3[7:0]                                                                                                                          ;
;         Refer                                                                                                                                      ; 5482     ; RTL  ; <same as above>                                                                                                                                                                          ; gated_clk, rst_n, 8'h0, up_DSLBIS_3_dslbis_3[1], nxt_DSLBIS_3_dslbis_3[15:8], DSLBIS_3.dslbis_3[15:8]                                                                                                                        ;
;         Refer                                                                                                                                      ; 5483     ; RTL  ; <same as above>                                                                                                                                                                          ; gated_clk, rst_n, 8'h0, up_DSLBIS_3_dslbis_3[2], nxt_DSLBIS_3_dslbis_3[23:16], DSLBIS_3.dslbis_3[23:16]                                                                                                                      ;
;         Refer                                                                                                                                      ; 5484     ; RTL  ; <same as above>                                                                                                                                                                          ; gated_clk, rst_n, 8'h0, up_DSLBIS_3_dslbis_3[3], nxt_DSLBIS_3_dslbis_3[31:24], DSLBIS_3.dslbis_3[31:24]                                                                                                                      ;
;         Refer                                                                                                                                      ; 5511     ; RTL  ; <same as above>                                                                                                                                                                          ; gated_clk, rst_n, 8'h0, up_DSLBIS_4_dslbis_4[0], nxt_DSLBIS_4_dslbis_4[7:0], DSLBIS_4.dslbis_4[7:0]                                                                                                                          ;
;         Refer                                                                                                                                      ; 5512     ; RTL  ; <same as above>                                                                                                                                                                          ; gated_clk, rst_n, 8'h0, up_DSLBIS_4_dslbis_4[1], nxt_DSLBIS_4_dslbis_4[15:8], DSLBIS_4.dslbis_4[15:8]                                                                                                                        ;
;         Refer                                                                                                                                      ; 5513     ; RTL  ; <same as above>                                                                                                                                                                          ; gated_clk, rst_n, 8'h0, up_DSLBIS_4_dslbis_4[2], nxt_DSLBIS_4_dslbis_4[23:16], DSLBIS_4.dslbis_4[23:16]                                                                                                                      ;
;         Refer                                                                                                                                      ; 5514     ; RTL  ; <same as above>                                                                                                                                                                          ; gated_clk, rst_n, 8'h0, up_DSLBIS_4_dslbis_4[3], nxt_DSLBIS_4_dslbis_4[31:24], DSLBIS_4.dslbis_4[31:24]                                                                                                                      ;
;         Refer                                                                                                                                      ; 5541     ; RTL  ; <same as above>                                                                                                                                                                          ; gated_clk, rst_n, 8'h0, up_DSLBIS_5_dslbis_5[0], nxt_DSLBIS_5_dslbis_5[7:0], DSLBIS_5.dslbis_5[7:0]                                                                                                                          ;
;         Refer                                                                                                                                      ; 5542     ; RTL  ; <same as above>                                                                                                                                                                          ; gated_clk, rst_n, 8'h0, up_DSLBIS_5_dslbis_5[1], nxt_DSLBIS_5_dslbis_5[15:8], DSLBIS_5.dslbis_5[15:8]                                                                                                                        ;
;         Refer                                                                                                                                      ; 5543     ; RTL  ; <same as above>                                                                                                                                                                          ; gated_clk, rst_n, 8'h0, up_DSLBIS_5_dslbis_5[2], nxt_DSLBIS_5_dslbis_5[23:16], DSLBIS_5.dslbis_5[23:16]                                                                                                                      ;
;         Refer                                                                                                                                      ; 5544     ; RTL  ; <same as above>                                                                                                                                                                          ; gated_clk, rst_n, 8'h0, up_DSLBIS_5_dslbis_5[3], nxt_DSLBIS_5_dslbis_5[31:24], DSLBIS_5.dslbis_5[31:24]                                                                                                                      ;
;         Refer                                                                                                                                      ; 5571     ; RTL  ; <same as above>                                                                                                                                                                          ; gated_clk, rst_n, 8'h4, up_DSEMTS_0_dsemts_0[0], nxt_DSEMTS_0_dsemts_0[7:0], DSEMTS_0.dsemts_0[7:0]                                                                                                                          ;
;         Refer                                                                                                                                      ; 5572     ; RTL  ; <same as above>                                                                                                                                                                          ; gated_clk, rst_n, 8'h0, up_DSEMTS_0_dsemts_0[1], nxt_DSEMTS_0_dsemts_0[15:8], DSEMTS_0.dsemts_0[15:8]                                                                                                                        ;
;         Refer                                                                                                                                      ; 5573     ; RTL  ; <same as above>                                                                                                                                                                          ; gated_clk, rst_n, 8'h18, up_DSEMTS_0_dsemts_0[2], nxt_DSEMTS_0_dsemts_0[23:16], DSEMTS_0.dsemts_0[23:16]                                                                                                                     ;
;         Refer                                                                                                                                      ; 5574     ; RTL  ; <same as above>                                                                                                                                                                          ; gated_clk, rst_n, 8'h0, up_DSEMTS_0_dsemts_0[3], nxt_DSEMTS_0_dsemts_0[31:24], DSEMTS_0.dsemts_0[31:24]                                                                                                                      ;
;         Refer                                                                                                                                      ; 5601     ; RTL  ; <same as above>                                                                                                                                                                          ; gated_clk, rst_n, 8'h0, up_DSEMTS_1_dsemts_1[0], nxt_DSEMTS_1_dsemts_1[7:0], DSEMTS_1.dsemts_1[7:0]                                                                                                                          ;
;         Refer                                                                                                                                      ; 5602     ; RTL  ; <same as above>                                                                                                                                                                          ; gated_clk, rst_n, 8'h1, up_DSEMTS_1_dsemts_1[1], nxt_DSEMTS_1_dsemts_1[15:8], DSEMTS_1.dsemts_1[15:8]                                                                                                                        ;
;         Refer                                                                                                                                      ; 5603     ; RTL  ; <same as above>                                                                                                                                                                          ; gated_clk, rst_n, 8'h0, up_DSEMTS_1_dsemts_1[2], nxt_DSEMTS_1_dsemts_1[23:16], DSEMTS_1.dsemts_1[23:16]                                                                                                                      ;
;         Refer                                                                                                                                      ; 5604     ; RTL  ; <same as above>                                                                                                                                                                          ; gated_clk, rst_n, 8'h0, up_DSEMTS_1_dsemts_1[3], nxt_DSEMTS_1_dsemts_1[31:24], DSEMTS_1.dsemts_1[31:24]                                                                                                                      ;
;         Refer                                                                                                                                      ; 5631     ; RTL  ; <same as above>                                                                                                                                                                          ; gated_clk, rst_n, 8'h0, up_DSEMTS_2_dsemts_2[0], nxt_DSEMTS_2_dsemts_2[7:0], DSEMTS_2.dsemts_2[7:0]                                                                                                                          ;
;         Refer                                                                                                                                      ; 5632     ; RTL  ; <same as above>                                                                                                                                                                          ; gated_clk, rst_n, 8'h0, up_DSEMTS_2_dsemts_2[1], nxt_DSEMTS_2_dsemts_2[15:8], DSEMTS_2.dsemts_2[15:8]                                                                                                                        ;
;         Refer                                                                                                                                      ; 5633     ; RTL  ; <same as above>                                                                                                                                                                          ; gated_clk, rst_n, 8'h0, up_DSEMTS_2_dsemts_2[2], nxt_DSEMTS_2_dsemts_2[23:16], DSEMTS_2.dsemts_2[23:16]                                                                                                                      ;
;         Refer                                                                                                                                      ; 5634     ; RTL  ; <same as above>                                                                                                                                                                          ; gated_clk, rst_n, 8'h0, up_DSEMTS_2_dsemts_2[3], nxt_DSEMTS_2_dsemts_2[31:24], DSEMTS_2.dsemts_2[31:24]                                                                                                                      ;
;         Refer                                                                                                                                      ; 5661     ; RTL  ; <same as above>                                                                                                                                                                          ; gated_clk, rst_n, 8'h0, up_DSEMTS_3_dsemts_3[0], nxt_DSEMTS_3_dsemts_3[7:0], DSEMTS_3.dsemts_3[7:0]                                                                                                                          ;
;         Refer                                                                                                                                      ; 5662     ; RTL  ; <same as above>                                                                                                                                                                          ; gated_clk, rst_n, 8'h0, up_DSEMTS_3_dsemts_3[1], nxt_DSEMTS_3_dsemts_3[15:8], DSEMTS_3.dsemts_3[15:8]                                                                                                                        ;
;         Refer                                                                                                                                      ; 5663     ; RTL  ; <same as above>                                                                                                                                                                          ; gated_clk, rst_n, 8'h0, up_DSEMTS_3_dsemts_3[2], nxt_DSEMTS_3_dsemts_3[23:16], DSEMTS_3.dsemts_3[23:16]                                                                                                                      ;
;         Refer                                                                                                                                      ; 5664     ; RTL  ; <same as above>                                                                                                                                                                          ; gated_clk, rst_n, 8'h0, up_DSEMTS_3_dsemts_3[3], nxt_DSEMTS_3_dsemts_3[31:24], DSEMTS_3.dsemts_3[31:24]                                                                                                                      ;
;         Refer                                                                                                                                      ; 5691     ; RTL  ; <same as above>                                                                                                                                                                          ; gated_clk, rst_n, 8'h0, up_DSEMTS_4_dsemts_4[0], nxt_DSEMTS_4_dsemts_4[7:0], DSEMTS_4.dsemts_4[7:0]                                                                                                                          ;
;         Refer                                                                                                                                      ; 5692     ; RTL  ; <same as above>                                                                                                                                                                          ; gated_clk, rst_n, 8'h0, up_DSEMTS_4_dsemts_4[1], nxt_DSEMTS_4_dsemts_4[15:8], DSEMTS_4.dsemts_4[15:8]                                                                                                                        ;
;         Refer                                                                                                                                      ; 5693     ; RTL  ; <same as above>                                                                                                                                                                          ; gated_clk, rst_n, 8'h0, up_DSEMTS_4_dsemts_4[2], nxt_DSEMTS_4_dsemts_4[23:16], DSEMTS_4.dsemts_4[23:16]                                                                                                                      ;
;         Refer                                                                                                                                      ; 5694     ; RTL  ; <same as above>                                                                                                                                                                          ; gated_clk, rst_n, 8'h0, up_DSEMTS_4_dsemts_4[3], nxt_DSEMTS_4_dsemts_4[31:24], DSEMTS_4.dsemts_4[31:24]                                                                                                                      ;
;         Refer                                                                                                                                      ; 5721     ; RTL  ; <same as above>                                                                                                                                                                          ; gated_clk, rst_n, 8'h0, up_DSEMTS_5_dsemts_5[0], nxt_DSEMTS_5_dsemts_5[7:0], DSEMTS_5.dsemts_5[7:0]                                                                                                                          ;
;         Refer                                                                                                                                      ; 5722     ; RTL  ; <same as above>                                                                                                                                                                          ; gated_clk, rst_n, 8'h0, up_DSEMTS_5_dsemts_5[1], nxt_DSEMTS_5_dsemts_5[15:8], DSEMTS_5.dsemts_5[15:8]                                                                                                                        ;
;         Refer                                                                                                                                      ; 5723     ; RTL  ; <same as above>                                                                                                                                                                          ; gated_clk, rst_n, 8'h0, up_DSEMTS_5_dsemts_5[2], nxt_DSEMTS_5_dsemts_5[23:16], DSEMTS_5.dsemts_5[23:16]                                                                                                                      ;
;         Refer                                                                                                                                      ; 5724     ; RTL  ; <same as above>                                                                                                                                                                          ; gated_clk, rst_n, 8'h0, up_DSEMTS_5_dsemts_5[3], nxt_DSEMTS_5_dsemts_5[31:24], DSEMTS_5.dsemts_5[31:24]                                                                                                                      ;
;         Refer                                                                                                                                      ; 5811     ; RTL  ; <same as above>                                                                                                                                                                          ; gated_clk, rst_n, 1'h0, up_MBOX_EVENTINJ_event_trigger[0], nxt_MBOX_EVENTINJ_event_trigger[0:0], MBOX_EVENTINJ.event_trigger[0:0]                                                                                            ;
;         Refer                                                                                                                                      ; 5829     ; RTL  ; <same as above>                                                                                                                                                                          ; gated_clk, rst_n, 2'h0, up_MBOX_EVENTINJ_event_severity[0], nxt_MBOX_EVENTINJ_event_severity[1:0], MBOX_EVENTINJ.event_severity[1:0]                                                                                         ;
;         Refer                                                                                                                                      ; 5847     ; RTL  ; <same as above>                                                                                                                                                                          ; gated_clk, rst_n, 1'h0, up_MBOX_EVENTINJ_event_record[0], nxt_MBOX_EVENTINJ_event_record[0:0], MBOX_EVENTINJ.event_record[0:0]                                                                                               ;
;         Refer                                                                                                                                      ; 5865     ; RTL  ; <same as above>                                                                                                                                                                          ; gated_clk, rst_n, 4'h0, up_MBOX_EVENTINJ_reserved[0], nxt_MBOX_EVENTINJ_reserved[3:0], MBOX_EVENTINJ.reserved[3:0]                                                                                                           ;
;         Refer                                                                                                                                      ; 5866     ; RTL  ; <same as above>                                                                                                                                                                          ; gated_clk, rst_n, 8'h0, up_MBOX_EVENTINJ_reserved[1], nxt_MBOX_EVENTINJ_reserved[11:4], MBOX_EVENTINJ.reserved[11:4]                                                                                                         ;
;         Refer                                                                                                                                      ; 5867     ; RTL  ; <same as above>                                                                                                                                                                          ; gated_clk, rst_n, 8'h0, up_MBOX_EVENTINJ_reserved[2], nxt_MBOX_EVENTINJ_reserved[19:12], MBOX_EVENTINJ.reserved[19:12]                                                                                                       ;
;         Refer                                                                                                                                      ; 5868     ; RTL  ; <same as above>                                                                                                                                                                          ; gated_clk, rst_n, 8'h0, up_MBOX_EVENTINJ_reserved[3], nxt_MBOX_EVENTINJ_reserved[27:20], MBOX_EVENTINJ.reserved[27:20]                                                                                                       ;
;         Refer                                                                                                                                      ; 6129     ; RTL  ; <same as above>                                                                                                                                                                          ; rtl_clk, rst_n, 1'h0, up_AFU_ATOMIC_TEST_ENGINE_FORCE_DISABLE_force_disable[0], nxt_AFU_ATOMIC_TEST_ENGINE_FORCE_DISABLE_force_disable[0], AFU_ATOMIC_TEST_ENGINE_FORCE_DISABLE.force_disable[0]                             ;
;         Refer                                                                                                                                      ; 6182     ; RTL  ; <same as above>                                                                                                                                                                          ; rtl_clk, rst_n, 1'h0, up_AFU_ATOMIC_TEST_ENGINE_INITIATE_initiate_transaction[0], nxt_AFU_ATOMIC_TEST_ENGINE_INITIATE_initiate_transaction[0], AFU_ATOMIC_TEST_ENGINE_INITIATE.initiate_transaction[0]                       ;
;     RTLGEN_CAFU_CSR0_CFG_EN_FF_NEGEDGE                                                                                                             ;          ;      ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;         Refer                                                                                                                                      ; 66       ; None ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;         Define                                                                                                                                     ; 67       ;      ; always_ff @(negedge rtl_clk, negedge rst_n)                                                                                                                                              ; rtl_clk,rst_n,rst_val,en,d,q                                                                                                                                                                                                 ;
;                                                                                                                                                    ;          ;      ;         if (!rst_n) q <= rst_val;                                                                                                                                                        ;                                                                                                                                                                                                                              ;
;                                                                                                                                                    ;          ;      ;         else                                                                                                                                                                             ;                                                                                                                                                                                                                              ;
;                                                                                                                                                    ;          ;      ;             if (en) q <= d;                                                                                                                                                              ;                                                                                                                                                                                                                              ;
;     RTLGEN_CAFU_CSR0_CFG_EN_FF_NEGEDGE_SYNCRST                                                                                                     ;          ;      ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;         Refer                                                                                                                                      ; 142      ; None ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;         Define                                                                                                                                     ; 143      ;      ; always_ff @(negedge rtl_clk)                                                                                                                                                             ; rtl_clk,syncrst_n,rst_val,en,d,q                                                                                                                                                                                             ;
;                                                                                                                                                    ;          ;      ;         if (!syncrst_n) q <= rst_val;                                                                                                                                                    ;                                                                                                                                                                                                                              ;
;                                                                                                                                                    ;          ;      ;         else                                                                                                                                                                             ;                                                                                                                                                                                                                              ;
;                                                                                                                                                    ;          ;      ;             if (en) q <= d;                                                                                                                                                              ;                                                                                                                                                                                                                              ;
;     RTLGEN_CAFU_CSR0_CFG_EN_FF_RSTD                                                                                                                ;          ;      ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;         Refer                                                                                                                                      ; 96       ; None ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;         Define                                                                                                                                     ; 97       ;      ; genvar \gen_``d`` ;                                                                                                                                                                      ; rtl_clk,rst_n,rst_val,en,d,q                                                                                                                                                                                                 ;
;                                                                                                                                                    ;          ;      ;    generate                                                                                                                                                                              ;                                                                                                                                                                                                                              ;
;                                                                                                                                                    ;          ;      ;       if (1) begin : \en_ff_rstd_``d``                                                                                                                                                   ;                                                                                                                                                                                                                              ;
;                                                                                                                                                    ;          ;      ;          logic [$bits(q)-1:0] rst_vec, set_vec, d_vec, q_vec;                                                                                                                            ;                                                                                                                                                                                                                              ;
;                                                                                                                                                    ;          ;      ;          assign rst_vec = !rst_n ? ~rst_val : '0;                                                                                                                                        ;                                                                                                                                                                                                                              ;
;                                                                                                                                                    ;          ;      ;          assign set_vec = !rst_n ? rst_val : '0;                                                                                                                                         ;                                                                                                                                                                                                                              ;
;                                                                                                                                                    ;          ;      ;          assign d_vec = d;                                                                                                                                                               ;                                                                                                                                                                                                                              ;
;                                                                                                                                                    ;          ;      ;          assign q = q_vec;                                                                                                                                                               ;                                                                                                                                                                                                                              ;
;                                                                                                                                                    ;          ;      ;          for ( \gen_``d`` = 0 ; \gen_``d`` < $bits(q) ; \gen_``d`` = \gen_``d`` + 1)                                                                                                     ;                                                                                                                                                                                                                              ;
;                                                                                                                                                    ;          ;      ;             always_ff @(posedge rtl_clk, posedge rst_vec[ \gen_``d`` ], posedge set_vec[ \gen_``d`` ])                                                                                   ;                                                                                                                                                                                                                              ;
;                                                                                                                                                    ;          ;      ;                if (rst_vec[ \gen_``d`` ])                                                                                                                                                ;                                                                                                                                                                                                                              ;
;                                                                                                                                                    ;          ;      ;                   q_vec[ \gen_``d`` ] <= '0;                                                                                                                                             ;                                                                                                                                                                                                                              ;
;                                                                                                                                                    ;          ;      ;                else if (set_vec[ \gen_``d`` ])                                                                                                                                           ;                                                                                                                                                                                                                              ;
;                                                                                                                                                    ;          ;      ;                   q_vec[ \gen_``d`` ] <= '1;                                                                                                                                             ;                                                                                                                                                                                                                              ;
;                                                                                                                                                    ;          ;      ;                else if (en)                                                                                                                                                              ;                                                                                                                                                                                                                              ;
;                                                                                                                                                    ;          ;      ;                   q_vec[ \gen_``d`` ] <= d_vec[ \gen_``d`` ];                                                                                                                            ;                                                                                                                                                                                                                              ;
;                                                                                                                                                    ;          ;      ;       end                                                                                                                                                                                ;                                                                                                                                                                                                                              ;
;                                                                                                                                                    ;          ;      ;    endgenerate                                                                                                                                                                           ;                                                                                                                                                                                                                              ;
;     RTLGEN_CAFU_CSR0_CFG_EN_FF_SYNCRST                                                                                                             ;          ;      ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;         Refer                                                                                                                                      ; 127      ; None ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;         Define                                                                                                                                     ; 128      ;      ; always_ff @(posedge rtl_clk)                                                                                                                                                             ; rtl_clk,syncrst_n,rst_val,en,d,q                                                                                                                                                                                             ;
;                                                                                                                                                    ;          ;      ;         if (!syncrst_n) q <= rst_val;                                                                                                                                                    ;                                                                                                                                                                                                                              ;
;                                                                                                                                                    ;          ;      ;         else                                                                                                                                                                             ;                                                                                                                                                                                                                              ;
;                                                                                                                                                    ;          ;      ;             if (en) q <= d;                                                                                                                                                              ;                                                                                                                                                                                                                              ;
;         Refer                                                                                                                                      ; 1648     ; RTL  ; <same as above>                                                                                                                                                                          ; gated_clk, cxl_or_conv_rst_n, 1'h0, up_DVSEC_FBCTRL2_STATUS2_disable_caching[0], nxt_DVSEC_FBCTRL2_STATUS2_disable_caching[0:0], DVSEC_FBCTRL2_STATUS2.disable_caching[0:0]                                                  ;
;         Refer                                                                                                                                      ; 1742     ; RTL  ; <same as above>                                                                                                                                                                          ; gated_clk, cxl_or_conv_rst_n, 1'h0, up_DVSEC_FBCTRL2_STATUS2_cxl_reset_mem_clr_enable[0], nxt_DVSEC_FBCTRL2_STATUS2_cxl_reset_mem_clr_enable[0:0], DVSEC_FBCTRL2_STATUS2.cxl_reset_mem_clr_enable[0:0]                       ;
;         Refer                                                                                                                                      ; 2195     ; RTL  ; <same as above>                                                                                                                                                                          ; gated_clk, cxl_or_conv_rst_n, 1'h0, up_DOE_CTLREG_doe_int_enb[0], nxt_DOE_CTLREG_doe_int_enb[0:0], DOE_CTLREG.doe_int_enb[0:0]                                                                                               ;
;         Refer                                                                                                                                      ; 2281     ; RTL  ; <same as above>                                                                                                                                                                          ; rtl_clk, cxl_or_conv_rst_n, 1'h0, up_DOE_STSREG_doe_int_status[0], nxt_DOE_STSREG_doe_int_status[0], DOE_STSREG.doe_int_status[0]                                                                                            ;
;         Refer                                                                                                                                      ; 2355     ; RTL  ; <same as above>                                                                                                                                                                          ; rtl_clk, cxl_or_conv_rst_n, 8'h0, up_DOE_WRMAILREG_doe_wr_data_mailbox[0], nxt_DOE_WRMAILREG_doe_wr_data_mailbox[7:0], DOE_WRMAILREG.doe_wr_data_mailbox[7:0]                                                                ;
;         Refer                                                                                                                                      ; 2356     ; RTL  ; <same as above>                                                                                                                                                                          ; rtl_clk, cxl_or_conv_rst_n, 8'h0, up_DOE_WRMAILREG_doe_wr_data_mailbox[1], nxt_DOE_WRMAILREG_doe_wr_data_mailbox[15:8], DOE_WRMAILREG.doe_wr_data_mailbox[15:8]                                                              ;
;         Refer                                                                                                                                      ; 2357     ; RTL  ; <same as above>                                                                                                                                                                          ; rtl_clk, cxl_or_conv_rst_n, 8'h0, up_DOE_WRMAILREG_doe_wr_data_mailbox[2], nxt_DOE_WRMAILREG_doe_wr_data_mailbox[23:16], DOE_WRMAILREG.doe_wr_data_mailbox[23:16]                                                            ;
;         Refer                                                                                                                                      ; 2358     ; RTL  ; <same as above>                                                                                                                                                                          ; rtl_clk, cxl_or_conv_rst_n, 8'h0, up_DOE_WRMAILREG_doe_wr_data_mailbox[3], nxt_DOE_WRMAILREG_doe_wr_data_mailbox[31:24], DOE_WRMAILREG.doe_wr_data_mailbox[31:24]                                                            ;
;         Refer                                                                                                                                      ; 2420     ; RTL  ; <same as above>                                                                                                                                                                          ; rtl_clk, cxl_or_conv_rst_n, 8'h0, up_DOE_RDMAILREG_doe_rd_data_mailbox[0], nxt_DOE_RDMAILREG_doe_rd_data_mailbox[7:0], DOE_RDMAILREG.doe_rd_data_mailbox[7:0]                                                                ;
;         Refer                                                                                                                                      ; 2421     ; RTL  ; <same as above>                                                                                                                                                                          ; rtl_clk, cxl_or_conv_rst_n, 8'h0, up_DOE_RDMAILREG_doe_rd_data_mailbox[1], nxt_DOE_RDMAILREG_doe_rd_data_mailbox[15:8], DOE_RDMAILREG.doe_rd_data_mailbox[15:8]                                                              ;
;         Refer                                                                                                                                      ; 2422     ; RTL  ; <same as above>                                                                                                                                                                          ; rtl_clk, cxl_or_conv_rst_n, 8'h0, up_DOE_RDMAILREG_doe_rd_data_mailbox[2], nxt_DOE_RDMAILREG_doe_rd_data_mailbox[23:16], DOE_RDMAILREG.doe_rd_data_mailbox[23:16]                                                            ;
;         Refer                                                                                                                                      ; 2423     ; RTL  ; <same as above>                                                                                                                                                                          ; rtl_clk, cxl_or_conv_rst_n, 8'h0, up_DOE_RDMAILREG_doe_rd_data_mailbox[3], nxt_DOE_RDMAILREG_doe_rd_data_mailbox[31:24], DOE_RDMAILREG.doe_rd_data_mailbox[31:24]                                                            ;
;         Refer                                                                                                                                      ; 3021     ; RTL  ; <same as above>                                                                                                                                                                          ; rtl_clk, cxl_or_conv_rst_n, 1'h0, up_CXL_MB_CTRL_doorbell[0], nxt_CXL_MB_CTRL_doorbell[0:0], CXL_MB_CTRL.doorbell[0:0]                                                                                                       ;
;         Refer                                                                                                                                      ; 3039     ; RTL  ; <same as above>                                                                                                                                                                          ; gated_clk, cxl_or_conv_rst_n, 1'h0, up_CXL_MB_CTRL_mb_doorbell_int[0], nxt_CXL_MB_CTRL_mb_doorbell_int[0:0], CXL_MB_CTRL.mb_doorbell_int[0:0]                                                                                ;
;         Refer                                                                                                                                      ; 3057     ; RTL  ; <same as above>                                                                                                                                                                          ; gated_clk, cxl_or_conv_rst_n, 1'h0, up_CXL_MB_CTRL_bk_cmd_comp_int[0], nxt_CXL_MB_CTRL_bk_cmd_comp_int[0:0], CXL_MB_CTRL.bk_cmd_comp_int[0:0]                                                                                ;
;         Refer                                                                                                                                      ; 3084     ; RTL  ; <same as above>                                                                                                                                                                          ; gated_clk, cxl_or_conv_rst_n, 8'h0, up_CXL_MB_CMD_command_op[0], nxt_CXL_MB_CMD_command_op[7:0], CXL_MB_CMD.command_op[7:0]                                                                                                  ;
;         Refer                                                                                                                                      ; 3085     ; RTL  ; <same as above>                                                                                                                                                                          ; gated_clk, cxl_or_conv_rst_n, 8'h0, up_CXL_MB_CMD_command_op[1], nxt_CXL_MB_CMD_command_op[15:8], CXL_MB_CMD.command_op[15:8]                                                                                                ;
;         Refer                                                                                                                                      ; 3131     ; RTL  ; <same as above>                                                                                                                                                                          ; rtl_clk, cxl_or_conv_rst_n, 8'h0, up_CXL_MB_CMD_payload_len[0], nxt_CXL_MB_CMD_payload_len[7:0], CXL_MB_CMD.payload_len[7:0]                                                                                                 ;
;         Refer                                                                                                                                      ; 3132     ; RTL  ; <same as above>                                                                                                                                                                          ; rtl_clk, cxl_or_conv_rst_n, 8'h0, up_CXL_MB_CMD_payload_len[1], nxt_CXL_MB_CMD_payload_len[15:8], CXL_MB_CMD.payload_len[15:8]                                                                                               ;
;         Refer                                                                                                                                      ; 3133     ; RTL  ; <same as above>                                                                                                                                                                          ; rtl_clk, cxl_or_conv_rst_n, 5'h0, up_CXL_MB_CMD_payload_len[2], nxt_CXL_MB_CMD_payload_len[20:16], CXL_MB_CMD.payload_len[20:16]                                                                                             ;
;         Refer                                                                                                                                      ; 3208     ; RTL  ; <same as above>                                                                                                                                                                          ; gated_clk, cxl_or_conv_rst_n, 8'h0, up_CXL_MB_PAY_START_mailbox_payload_start[0], nxt_CXL_MB_PAY_START_mailbox_payload_start[7:0], CXL_MB_PAY_START.mailbox_payload_start[7:0]                                               ;
;         Refer                                                                                                                                      ; 3209     ; RTL  ; <same as above>                                                                                                                                                                          ; gated_clk, cxl_or_conv_rst_n, 8'h0, up_CXL_MB_PAY_START_mailbox_payload_start[1], nxt_CXL_MB_PAY_START_mailbox_payload_start[15:8], CXL_MB_PAY_START.mailbox_payload_start[15:8]                                             ;
;         Refer                                                                                                                                      ; 3210     ; RTL  ; <same as above>                                                                                                                                                                          ; gated_clk, cxl_or_conv_rst_n, 8'h0, up_CXL_MB_PAY_START_mailbox_payload_start[2], nxt_CXL_MB_PAY_START_mailbox_payload_start[23:16], CXL_MB_PAY_START.mailbox_payload_start[23:16]                                           ;
;         Refer                                                                                                                                      ; 3211     ; RTL  ; <same as above>                                                                                                                                                                          ; gated_clk, cxl_or_conv_rst_n, 8'h0, up_CXL_MB_PAY_START_mailbox_payload_start[3], nxt_CXL_MB_PAY_START_mailbox_payload_start[31:24], CXL_MB_PAY_START.mailbox_payload_start[31:24]                                           ;
;         Refer                                                                                                                                      ; 3238     ; RTL  ; <same as above>                                                                                                                                                                          ; gated_clk, cxl_or_conv_rst_n, 8'h0, up_CXL_MB_PAY_END_mailbox_payload_end[0], nxt_CXL_MB_PAY_END_mailbox_payload_end[7:0], CXL_MB_PAY_END.mailbox_payload_end[7:0]                                                           ;
;         Refer                                                                                                                                      ; 3239     ; RTL  ; <same as above>                                                                                                                                                                          ; gated_clk, cxl_or_conv_rst_n, 8'h0, up_CXL_MB_PAY_END_mailbox_payload_end[1], nxt_CXL_MB_PAY_END_mailbox_payload_end[15:8], CXL_MB_PAY_END.mailbox_payload_end[15:8]                                                         ;
;         Refer                                                                                                                                      ; 3240     ; RTL  ; <same as above>                                                                                                                                                                          ; gated_clk, cxl_or_conv_rst_n, 8'h0, up_CXL_MB_PAY_END_mailbox_payload_end[2], nxt_CXL_MB_PAY_END_mailbox_payload_end[23:16], CXL_MB_PAY_END.mailbox_payload_end[23:16]                                                       ;
;         Refer                                                                                                                                      ; 3241     ; RTL  ; <same as above>                                                                                                                                                                          ; gated_clk, cxl_or_conv_rst_n, 8'h0, up_CXL_MB_PAY_END_mailbox_payload_end[3], nxt_CXL_MB_PAY_END_mailbox_payload_end[31:24], CXL_MB_PAY_END.mailbox_payload_end[31:24]                                                       ;
;         Refer                                                                                                                                      ; 3319     ; RTL  ; <same as above>                                                                                                                                                                          ; gated_clk, cxl_or_conv_rst_n, 1'h0, up_HDM_DEC_GBL_CTRL_dec_enable[0], nxt_HDM_DEC_GBL_CTRL_dec_enable[0:0], HDM_DEC_GBL_CTRL.dec_enable[0:0]                                                                                ;
;         Refer                                                                                                                                      ; 3723     ; RTL  ; <same as above>                                                                                                                                                                          ; gated_clk, cxl_or_conv_rst_n, 8'h0, up_CONFIG_TEST_START_ADDR_config_test_start_addr[0], nxt_CONFIG_TEST_START_ADDR_config_test_start_addr[7:0], CONFIG_TEST_START_ADDR.config_test_start_addr[7:0]                          ;
;         Refer                                                                                                                                      ; 3724     ; RTL  ; <same as above>                                                                                                                                                                          ; gated_clk, cxl_or_conv_rst_n, 8'h0, up_CONFIG_TEST_START_ADDR_config_test_start_addr[1], nxt_CONFIG_TEST_START_ADDR_config_test_start_addr[15:8], CONFIG_TEST_START_ADDR.config_test_start_addr[15:8]                        ;
;         Refer                                                                                                                                      ; 3725     ; RTL  ; <same as above>                                                                                                                                                                          ; gated_clk, cxl_or_conv_rst_n, 8'h0, up_CONFIG_TEST_START_ADDR_config_test_start_addr[2], nxt_CONFIG_TEST_START_ADDR_config_test_start_addr[23:16], CONFIG_TEST_START_ADDR.config_test_start_addr[23:16]                      ;
;         Refer                                                                                                                                      ; 3726     ; RTL  ; <same as above>                                                                                                                                                                          ; gated_clk, cxl_or_conv_rst_n, 8'h0, up_CONFIG_TEST_START_ADDR_config_test_start_addr[3], nxt_CONFIG_TEST_START_ADDR_config_test_start_addr[31:24], CONFIG_TEST_START_ADDR.config_test_start_addr[31:24]                      ;
;         Refer                                                                                                                                      ; 3727     ; RTL  ; <same as above>                                                                                                                                                                          ; gated_clk, cxl_or_conv_rst_n, 8'h0, up_CONFIG_TEST_START_ADDR_config_test_start_addr[4], nxt_CONFIG_TEST_START_ADDR_config_test_start_addr[39:32], CONFIG_TEST_START_ADDR.config_test_start_addr[39:32]                      ;
;         Refer                                                                                                                                      ; 3728     ; RTL  ; <same as above>                                                                                                                                                                          ; gated_clk, cxl_or_conv_rst_n, 8'h0, up_CONFIG_TEST_START_ADDR_config_test_start_addr[5], nxt_CONFIG_TEST_START_ADDR_config_test_start_addr[47:40], CONFIG_TEST_START_ADDR.config_test_start_addr[47:40]                      ;
;         Refer                                                                                                                                      ; 3729     ; RTL  ; <same as above>                                                                                                                                                                          ; gated_clk, cxl_or_conv_rst_n, 4'h0, up_CONFIG_TEST_START_ADDR_config_test_start_addr[6], nxt_CONFIG_TEST_START_ADDR_config_test_start_addr[51:48], CONFIG_TEST_START_ADDR.config_test_start_addr[51:48]                      ;
;         Refer                                                                                                                                      ; 3756     ; RTL  ; <same as above>                                                                                                                                                                          ; gated_clk, cxl_or_conv_rst_n, 8'h0, up_CONFIG_TEST_WR_BACK_ADDR_config_test_wrback_addr[0], nxt_CONFIG_TEST_WR_BACK_ADDR_config_test_wrback_addr[7:0], CONFIG_TEST_WR_BACK_ADDR.config_test_wrback_addr[7:0]                 ;
;         Refer                                                                                                                                      ; 3757     ; RTL  ; <same as above>                                                                                                                                                                          ; gated_clk, cxl_or_conv_rst_n, 8'h0, up_CONFIG_TEST_WR_BACK_ADDR_config_test_wrback_addr[1], nxt_CONFIG_TEST_WR_BACK_ADDR_config_test_wrback_addr[15:8], CONFIG_TEST_WR_BACK_ADDR.config_test_wrback_addr[15:8]               ;
;         Refer                                                                                                                                      ; 3758     ; RTL  ; <same as above>                                                                                                                                                                          ; gated_clk, cxl_or_conv_rst_n, 8'h0, up_CONFIG_TEST_WR_BACK_ADDR_config_test_wrback_addr[2], nxt_CONFIG_TEST_WR_BACK_ADDR_config_test_wrback_addr[23:16], CONFIG_TEST_WR_BACK_ADDR.config_test_wrback_addr[23:16]             ;
;         Refer                                                                                                                                      ; 3759     ; RTL  ; <same as above>                                                                                                                                                                          ; gated_clk, cxl_or_conv_rst_n, 8'h0, up_CONFIG_TEST_WR_BACK_ADDR_config_test_wrback_addr[3], nxt_CONFIG_TEST_WR_BACK_ADDR_config_test_wrback_addr[31:24], CONFIG_TEST_WR_BACK_ADDR.config_test_wrback_addr[31:24]             ;
;         Refer                                                                                                                                      ; 3760     ; RTL  ; <same as above>                                                                                                                                                                          ; gated_clk, cxl_or_conv_rst_n, 8'h0, up_CONFIG_TEST_WR_BACK_ADDR_config_test_wrback_addr[4], nxt_CONFIG_TEST_WR_BACK_ADDR_config_test_wrback_addr[39:32], CONFIG_TEST_WR_BACK_ADDR.config_test_wrback_addr[39:32]             ;
;         Refer                                                                                                                                      ; 3761     ; RTL  ; <same as above>                                                                                                                                                                          ; gated_clk, cxl_or_conv_rst_n, 8'h0, up_CONFIG_TEST_WR_BACK_ADDR_config_test_wrback_addr[5], nxt_CONFIG_TEST_WR_BACK_ADDR_config_test_wrback_addr[47:40], CONFIG_TEST_WR_BACK_ADDR.config_test_wrback_addr[47:40]             ;
;         Refer                                                                                                                                      ; 3762     ; RTL  ; <same as above>                                                                                                                                                                          ; gated_clk, cxl_or_conv_rst_n, 4'h0, up_CONFIG_TEST_WR_BACK_ADDR_config_test_wrback_addr[6], nxt_CONFIG_TEST_WR_BACK_ADDR_config_test_wrback_addr[51:48], CONFIG_TEST_WR_BACK_ADDR.config_test_wrback_addr[51:48]             ;
;         Refer                                                                                                                                      ; 3789     ; RTL  ; <same as above>                                                                                                                                                                          ; gated_clk, cxl_or_conv_rst_n, 8'h0, up_CONFIG_TEST_ADDR_INCRE_config_test_addr_incre[0], nxt_CONFIG_TEST_ADDR_INCRE_config_test_addr_incre[7:0], CONFIG_TEST_ADDR_INCRE.config_test_addr_incre[7:0]                          ;
;         Refer                                                                                                                                      ; 3790     ; RTL  ; <same as above>                                                                                                                                                                          ; gated_clk, cxl_or_conv_rst_n, 8'h0, up_CONFIG_TEST_ADDR_INCRE_config_test_addr_incre[1], nxt_CONFIG_TEST_ADDR_INCRE_config_test_addr_incre[15:8], CONFIG_TEST_ADDR_INCRE.config_test_addr_incre[15:8]                        ;
;         Refer                                                                                                                                      ; 3791     ; RTL  ; <same as above>                                                                                                                                                                          ; gated_clk, cxl_or_conv_rst_n, 8'h0, up_CONFIG_TEST_ADDR_INCRE_config_test_addr_incre[2], nxt_CONFIG_TEST_ADDR_INCRE_config_test_addr_incre[23:16], CONFIG_TEST_ADDR_INCRE.config_test_addr_incre[23:16]                      ;
;         Refer                                                                                                                                      ; 3792     ; RTL  ; <same as above>                                                                                                                                                                          ; gated_clk, cxl_or_conv_rst_n, 8'h0, up_CONFIG_TEST_ADDR_INCRE_config_test_addr_incre[3], nxt_CONFIG_TEST_ADDR_INCRE_config_test_addr_incre[31:24], CONFIG_TEST_ADDR_INCRE.config_test_addr_incre[31:24]                      ;
;         Refer                                                                                                                                      ; 3810     ; RTL  ; <same as above>                                                                                                                                                                          ; gated_clk, cxl_or_conv_rst_n, 8'h0, up_CONFIG_TEST_ADDR_INCRE_config_test_addr_setoffset[0], nxt_CONFIG_TEST_ADDR_INCRE_config_test_addr_setoffset[7:0], CONFIG_TEST_ADDR_INCRE.config_test_addr_setoffset[7:0]              ;
;         Refer                                                                                                                                      ; 3811     ; RTL  ; <same as above>                                                                                                                                                                          ; gated_clk, cxl_or_conv_rst_n, 8'h0, up_CONFIG_TEST_ADDR_INCRE_config_test_addr_setoffset[1], nxt_CONFIG_TEST_ADDR_INCRE_config_test_addr_setoffset[15:8], CONFIG_TEST_ADDR_INCRE.config_test_addr_setoffset[15:8]            ;
;         Refer                                                                                                                                      ; 3812     ; RTL  ; <same as above>                                                                                                                                                                          ; gated_clk, cxl_or_conv_rst_n, 8'h0, up_CONFIG_TEST_ADDR_INCRE_config_test_addr_setoffset[2], nxt_CONFIG_TEST_ADDR_INCRE_config_test_addr_setoffset[23:16], CONFIG_TEST_ADDR_INCRE.config_test_addr_setoffset[23:16]          ;
;         Refer                                                                                                                                      ; 3813     ; RTL  ; <same as above>                                                                                                                                                                          ; gated_clk, cxl_or_conv_rst_n, 8'h0, up_CONFIG_TEST_ADDR_INCRE_config_test_addr_setoffset[3], nxt_CONFIG_TEST_ADDR_INCRE_config_test_addr_setoffset[31:24], CONFIG_TEST_ADDR_INCRE.config_test_addr_setoffset[31:24]          ;
;         Refer                                                                                                                                      ; 3840     ; RTL  ; <same as above>                                                                                                                                                                          ; gated_clk, cxl_or_conv_rst_n, 8'h0, up_CONFIG_TEST_PATTERN_algorithm_pattern1[0], nxt_CONFIG_TEST_PATTERN_algorithm_pattern1[7:0], CONFIG_TEST_PATTERN.algorithm_pattern1[7:0]                                               ;
;         Refer                                                                                                                                      ; 3841     ; RTL  ; <same as above>                                                                                                                                                                          ; gated_clk, cxl_or_conv_rst_n, 8'h0, up_CONFIG_TEST_PATTERN_algorithm_pattern1[1], nxt_CONFIG_TEST_PATTERN_algorithm_pattern1[15:8], CONFIG_TEST_PATTERN.algorithm_pattern1[15:8]                                             ;
;         Refer                                                                                                                                      ; 3842     ; RTL  ; <same as above>                                                                                                                                                                          ; gated_clk, cxl_or_conv_rst_n, 8'h0, up_CONFIG_TEST_PATTERN_algorithm_pattern1[2], nxt_CONFIG_TEST_PATTERN_algorithm_pattern1[23:16], CONFIG_TEST_PATTERN.algorithm_pattern1[23:16]                                           ;
;         Refer                                                                                                                                      ; 3843     ; RTL  ; <same as above>                                                                                                                                                                          ; gated_clk, cxl_or_conv_rst_n, 8'h0, up_CONFIG_TEST_PATTERN_algorithm_pattern1[3], nxt_CONFIG_TEST_PATTERN_algorithm_pattern1[31:24], CONFIG_TEST_PATTERN.algorithm_pattern1[31:24]                                           ;
;         Refer                                                                                                                                      ; 3861     ; RTL  ; <same as above>                                                                                                                                                                          ; gated_clk, cxl_or_conv_rst_n, 8'h0, up_CONFIG_TEST_PATTERN_algorithm_pattern2[0], nxt_CONFIG_TEST_PATTERN_algorithm_pattern2[7:0], CONFIG_TEST_PATTERN.algorithm_pattern2[7:0]                                               ;
;         Refer                                                                                                                                      ; 3862     ; RTL  ; <same as above>                                                                                                                                                                          ; gated_clk, cxl_or_conv_rst_n, 8'h0, up_CONFIG_TEST_PATTERN_algorithm_pattern2[1], nxt_CONFIG_TEST_PATTERN_algorithm_pattern2[15:8], CONFIG_TEST_PATTERN.algorithm_pattern2[15:8]                                             ;
;         Refer                                                                                                                                      ; 3863     ; RTL  ; <same as above>                                                                                                                                                                          ; gated_clk, cxl_or_conv_rst_n, 8'h0, up_CONFIG_TEST_PATTERN_algorithm_pattern2[2], nxt_CONFIG_TEST_PATTERN_algorithm_pattern2[23:16], CONFIG_TEST_PATTERN.algorithm_pattern2[23:16]                                           ;
;         Refer                                                                                                                                      ; 3864     ; RTL  ; <same as above>                                                                                                                                                                          ; gated_clk, cxl_or_conv_rst_n, 8'h0, up_CONFIG_TEST_PATTERN_algorithm_pattern2[3], nxt_CONFIG_TEST_PATTERN_algorithm_pattern2[31:24], CONFIG_TEST_PATTERN.algorithm_pattern2[31:24]                                           ;
;         Refer                                                                                                                                      ; 3891     ; RTL  ; <same as above>                                                                                                                                                                          ; gated_clk, cxl_or_conv_rst_n, 8'h0, up_CONFIG_TEST_BYTEMASK_cacheline_bytemask[0], nxt_CONFIG_TEST_BYTEMASK_cacheline_bytemask[7:0], CONFIG_TEST_BYTEMASK.cacheline_bytemask[7:0]                                            ;
;         Refer                                                                                                                                      ; 3892     ; RTL  ; <same as above>                                                                                                                                                                          ; gated_clk, cxl_or_conv_rst_n, 8'h0, up_CONFIG_TEST_BYTEMASK_cacheline_bytemask[1], nxt_CONFIG_TEST_BYTEMASK_cacheline_bytemask[15:8], CONFIG_TEST_BYTEMASK.cacheline_bytemask[15:8]                                          ;
;         Refer                                                                                                                                      ; 3893     ; RTL  ; <same as above>                                                                                                                                                                          ; gated_clk, cxl_or_conv_rst_n, 8'h0, up_CONFIG_TEST_BYTEMASK_cacheline_bytemask[2], nxt_CONFIG_TEST_BYTEMASK_cacheline_bytemask[23:16], CONFIG_TEST_BYTEMASK.cacheline_bytemask[23:16]                                        ;
;         Refer                                                                                                                                      ; 3894     ; RTL  ; <same as above>                                                                                                                                                                          ; gated_clk, cxl_or_conv_rst_n, 8'h0, up_CONFIG_TEST_BYTEMASK_cacheline_bytemask[3], nxt_CONFIG_TEST_BYTEMASK_cacheline_bytemask[31:24], CONFIG_TEST_BYTEMASK.cacheline_bytemask[31:24]                                        ;
;         Refer                                                                                                                                      ; 3895     ; RTL  ; <same as above>                                                                                                                                                                          ; gated_clk, cxl_or_conv_rst_n, 8'h0, up_CONFIG_TEST_BYTEMASK_cacheline_bytemask[4], nxt_CONFIG_TEST_BYTEMASK_cacheline_bytemask[39:32], CONFIG_TEST_BYTEMASK.cacheline_bytemask[39:32]                                        ;
;         Refer                                                                                                                                      ; 3896     ; RTL  ; <same as above>                                                                                                                                                                          ; gated_clk, cxl_or_conv_rst_n, 8'h0, up_CONFIG_TEST_BYTEMASK_cacheline_bytemask[5], nxt_CONFIG_TEST_BYTEMASK_cacheline_bytemask[47:40], CONFIG_TEST_BYTEMASK.cacheline_bytemask[47:40]                                        ;
;         Refer                                                                                                                                      ; 3897     ; RTL  ; <same as above>                                                                                                                                                                          ; gated_clk, cxl_or_conv_rst_n, 8'h0, up_CONFIG_TEST_BYTEMASK_cacheline_bytemask[6], nxt_CONFIG_TEST_BYTEMASK_cacheline_bytemask[55:48], CONFIG_TEST_BYTEMASK.cacheline_bytemask[55:48]                                        ;
;         Refer                                                                                                                                      ; 3898     ; RTL  ; <same as above>                                                                                                                                                                          ; gated_clk, cxl_or_conv_rst_n, 8'h0, up_CONFIG_TEST_BYTEMASK_cacheline_bytemask[7], nxt_CONFIG_TEST_BYTEMASK_cacheline_bytemask[63:56], CONFIG_TEST_BYTEMASK.cacheline_bytemask[63:56]                                        ;
;         Refer                                                                                                                                      ; 3925     ; RTL  ; <same as above>                                                                                                                                                                          ; gated_clk, cxl_or_conv_rst_n, 3'h0, up_CONFIG_TEST_PATTERN_PARAM_pattern_size[0], nxt_CONFIG_TEST_PATTERN_PARAM_pattern_size[2:0], CONFIG_TEST_PATTERN_PARAM.pattern_size[2:0]                                               ;
;         Refer                                                                                                                                      ; 3943     ; RTL  ; <same as above>                                                                                                                                                                          ; gated_clk, cxl_or_conv_rst_n, 1'h0, up_CONFIG_TEST_PATTERN_PARAM_pattern_parameter[0], nxt_CONFIG_TEST_PATTERN_PARAM_pattern_parameter[0:0], CONFIG_TEST_PATTERN_PARAM.pattern_parameter[0:0]                                ;
;         Refer                                                                                                                                      ; 3999     ; RTL  ; <same as above>                                                                                                                                                                          ; gated_clk, cxl_or_conv_rst_n, 1'h0, up_CONFIG_ALGO_SETTING_device_selfchecking[0], nxt_CONFIG_ALGO_SETTING_device_selfchecking[0:0], CONFIG_ALGO_SETTING.device_selfchecking[0:0]                                            ;
;         Refer                                                                                                                                      ; 4017     ; RTL  ; <same as above>                                                                                                                                                                          ; gated_clk, cxl_or_conv_rst_n, 8'h0, up_CONFIG_ALGO_SETTING_num_of_increments[0], nxt_CONFIG_ALGO_SETTING_num_of_increments[7:0], CONFIG_ALGO_SETTING.num_of_increments[7:0]                                                  ;
;         Refer                                                                                                                                      ; 4035     ; RTL  ; <same as above>                                                                                                                                                                          ; gated_clk, cxl_or_conv_rst_n, 8'h0, up_CONFIG_ALGO_SETTING_num_of_sets[0], nxt_CONFIG_ALGO_SETTING_num_of_sets[7:0], CONFIG_ALGO_SETTING.num_of_sets[7:0]                                                                    ;
;         Refer                                                                                                                                      ; 4053     ; RTL  ; <same as above>                                                                                                                                                                          ; gated_clk, cxl_or_conv_rst_n, 8'h0, up_CONFIG_ALGO_SETTING_num_of_loops[0], nxt_CONFIG_ALGO_SETTING_num_of_loops[7:0], CONFIG_ALGO_SETTING.num_of_loops[7:0]                                                                 ;
;         Refer                                                                                                                                      ; 4071     ; RTL  ; <same as above>                                                                                                                                                                          ; gated_clk, cxl_or_conv_rst_n, 1'h0, up_CONFIG_ALGO_SETTING_address_is_virtual[0], nxt_CONFIG_ALGO_SETTING_address_is_virtual[0:0], CONFIG_ALGO_SETTING.address_is_virtual[0:0]                                               ;
;         Refer                                                                                                                                      ; 4089     ; RTL  ; <same as above>                                                                                                                                                                          ; gated_clk, cxl_or_conv_rst_n, 3'h0, up_CONFIG_ALGO_SETTING_interface_protocol_type[0], nxt_CONFIG_ALGO_SETTING_interface_protocol_type[2:0], CONFIG_ALGO_SETTING.interface_protocol_type[2:0]                                ;
;         Refer                                                                                                                                      ; 4107     ; RTL  ; <same as above>                                                                                                                                                                          ; gated_clk, cxl_or_conv_rst_n, 4'h0, up_CONFIG_ALGO_SETTING_write_semantics_cache[0], nxt_CONFIG_ALGO_SETTING_write_semantics_cache[3:0], CONFIG_ALGO_SETTING.write_semantics_cache[3:0]                                      ;
;         Refer                                                                                                                                      ; 4154     ; RTL  ; <same as above>                                                                                                                                                                          ; gated_clk, cxl_or_conv_rst_n, 3'h0, up_CONFIG_ALGO_SETTING_execute_read_semantics[0], nxt_CONFIG_ALGO_SETTING_execute_read_semantics[2:0], CONFIG_ALGO_SETTING.execute_read_semantics[2:0]                                   ;
;         Refer                                                                                                                                      ; 4172     ; RTL  ; <same as above>                                                                                                                                                                          ; gated_clk, cxl_or_conv_rst_n, 3'h0, up_CONFIG_ALGO_SETTING_verify_semantics_cache[0], nxt_CONFIG_ALGO_SETTING_verify_semantics_cache[2:0], CONFIG_ALGO_SETTING.verify_semantics_cache[2:0]                                   ;
;         Refer                                                                                                                                      ; 4341     ; RTL  ; <same as above>                                                                                                                                                                          ; rtl_clk, cxl_or_conv_rst_n, 1'h0, up_DEVICE_ERROR_LOG3_error_status[0], nxt_DEVICE_ERROR_LOG3_error_status[0], DEVICE_ERROR_LOG3.error_status[0]                                                                             ;
;         Refer                                                                                                                                      ; 4368     ; RTL  ; <same as above>                                                                                                                                                                          ; gated_clk, cxl_or_conv_rst_n, 8'h0, up_DEVICE_EVENT_CTRL_available_event_select[0], nxt_DEVICE_EVENT_CTRL_available_event_select[7:0], DEVICE_EVENT_CTRL.available_event_select[7:0]                                         ;
;         Refer                                                                                                                                      ; 4386     ; RTL  ; <same as above>                                                                                                                                                                          ; gated_clk, cxl_or_conv_rst_n, 8'h0, up_DEVICE_EVENT_CTRL_sub_event_select[0], nxt_DEVICE_EVENT_CTRL_sub_event_select[7:0], DEVICE_EVENT_CTRL.sub_event_select[7:0]                                                           ;
;         Refer                                                                                                                                      ; 4404     ; RTL  ; <same as above>                                                                                                                                                                          ; gated_clk, cxl_or_conv_rst_n, 1'h0, up_DEVICE_EVENT_CTRL_event_counter_reset[0], nxt_DEVICE_EVENT_CTRL_event_counter_reset[0:0], DEVICE_EVENT_CTRL.event_counter_reset[0:0]                                                  ;
;         Refer                                                                                                                                      ; 4422     ; RTL  ; <same as above>                                                                                                                                                                          ; gated_clk, cxl_or_conv_rst_n, 1'h0, up_DEVICE_EVENT_CTRL_event_edge_detect[0], nxt_DEVICE_EVENT_CTRL_event_edge_detect[0:0], DEVICE_EVENT_CTRL.event_edge_detect[0:0]                                                        ;
;         Refer                                                                                                                                      ; 4512     ; RTL  ; <same as above>                                                                                                                                                                          ; rtl_clk, cxl_or_conv_rst_n, 8'h0, up_DEVICE_EVENT_COUNT_event_count[0], nxt_DEVICE_EVENT_COUNT_event_count[7:0], DEVICE_EVENT_COUNT.event_count[7:0]                                                                         ;
;         Refer                                                                                                                                      ; 4513     ; RTL  ; <same as above>                                                                                                                                                                          ; rtl_clk, cxl_or_conv_rst_n, 8'h0, up_DEVICE_EVENT_COUNT_event_count[1], nxt_DEVICE_EVENT_COUNT_event_count[15:8], DEVICE_EVENT_COUNT.event_count[15:8]                                                                       ;
;         Refer                                                                                                                                      ; 4514     ; RTL  ; <same as above>                                                                                                                                                                          ; rtl_clk, cxl_or_conv_rst_n, 8'h0, up_DEVICE_EVENT_COUNT_event_count[2], nxt_DEVICE_EVENT_COUNT_event_count[23:16], DEVICE_EVENT_COUNT.event_count[23:16]                                                                     ;
;         Refer                                                                                                                                      ; 4515     ; RTL  ; <same as above>                                                                                                                                                                          ; rtl_clk, cxl_or_conv_rst_n, 8'h0, up_DEVICE_EVENT_COUNT_event_count[3], nxt_DEVICE_EVENT_COUNT_event_count[31:24], DEVICE_EVENT_COUNT.event_count[31:24]                                                                     ;
;         Refer                                                                                                                                      ; 4516     ; RTL  ; <same as above>                                                                                                                                                                          ; rtl_clk, cxl_or_conv_rst_n, 8'h0, up_DEVICE_EVENT_COUNT_event_count[4], nxt_DEVICE_EVENT_COUNT_event_count[39:32], DEVICE_EVENT_COUNT.event_count[39:32]                                                                     ;
;         Refer                                                                                                                                      ; 4517     ; RTL  ; <same as above>                                                                                                                                                                          ; rtl_clk, cxl_or_conv_rst_n, 8'h0, up_DEVICE_EVENT_COUNT_event_count[5], nxt_DEVICE_EVENT_COUNT_event_count[47:40], DEVICE_EVENT_COUNT.event_count[47:40]                                                                     ;
;         Refer                                                                                                                                      ; 4518     ; RTL  ; <same as above>                                                                                                                                                                          ; rtl_clk, cxl_or_conv_rst_n, 8'h0, up_DEVICE_EVENT_COUNT_event_count[6], nxt_DEVICE_EVENT_COUNT_event_count[55:48], DEVICE_EVENT_COUNT.event_count[55:48]                                                                     ;
;         Refer                                                                                                                                      ; 4519     ; RTL  ; <same as above>                                                                                                                                                                          ; rtl_clk, cxl_or_conv_rst_n, 8'h0, up_DEVICE_EVENT_COUNT_event_count[7], nxt_DEVICE_EVENT_COUNT_event_count[63:56], DEVICE_EVENT_COUNT.event_count[63:56]                                                                     ;
;         Refer                                                                                                                                      ; 4655     ; RTL  ; <same as above>                                                                                                                                                                          ; gated_clk, cxl_or_conv_rst_n, 1'h0, up_DEVICE_FORCE_DISABLE_forcefully_disable_afu[0], nxt_DEVICE_FORCE_DISABLE_forcefully_disable_afu[0:0], DEVICE_FORCE_DISABLE.forcefully_disable_afu[0:0]                                ;
;         Refer                                                                                                                                      ; 4823     ; RTL  ; <same as above>                                                                                                                                                                          ; gated_clk, cxl_or_conv_rst_n, 1'h0, up_DEVICE_AXI2CPI_STATUS_1_clear[0], nxt_DEVICE_AXI2CPI_STATUS_1_clear[0:0], DEVICE_AXI2CPI_STATUS_1.clear[0:0]                                                                          ;
;         Refer                                                                                                                                      ; 4910     ; RTL  ; <same as above>                                                                                                                                                                          ; gated_clk, cxl_or_conv_rst_n, 1'h0, up_DEVICE_AXI2CPI_STATUS_2_clear[0], nxt_DEVICE_AXI2CPI_STATUS_2_clear[0:0], DEVICE_AXI2CPI_STATUS_2.clear[0:0]                                                                          ;
;         Refer                                                                                                                                      ; 5895     ; RTL  ; <same as above>                                                                                                                                                                          ; gated_clk, cxl_or_conv_rst_n, 1'h0, up_DEVICE_AFU_LATENCY_MODE_latency_mode_enable[0], nxt_DEVICE_AFU_LATENCY_MODE_latency_mode_enable[0:0], DEVICE_AFU_LATENCY_MODE.latency_mode_enable[0:0]                                ;
;         Refer                                                                                                                                      ; 5913     ; RTL  ; <same as above>                                                                                                                                                                          ; gated_clk, cxl_or_conv_rst_n, 1'h0, up_DEVICE_AFU_LATENCY_MODE_writes_only_mode_enable[0], nxt_DEVICE_AFU_LATENCY_MODE_writes_only_mode_enable[0:0], DEVICE_AFU_LATENCY_MODE.writes_only_mode_enable[0:0]                    ;
;         Refer                                                                                                                                      ; 5931     ; RTL  ; <same as above>                                                                                                                                                                          ; gated_clk, cxl_or_conv_rst_n, 1'h0, up_DEVICE_AFU_LATENCY_MODE_reads_only_mode_enable[0], nxt_DEVICE_AFU_LATENCY_MODE_reads_only_mode_enable[0:0], DEVICE_AFU_LATENCY_MODE.reads_only_mode_enable[0:0]                       ;
;         Refer                                                                                                                                      ; 5955     ; RTL  ; <same as above>                                                                                                                                                                          ; gated_clk, cxl_or_conv_rst_n, 1'h0, up_DEVICE_AFU_LATENCY_MODE_clear_number_loops[0], nxt_DEVICE_AFU_LATENCY_MODE_clear_number_loops[0:0], DEVICE_AFU_LATENCY_MODE.clear_number_loops[0:0]                                   ;
;         Refer                                                                                                                                      ; 5982     ; RTL  ; <same as above>                                                                                                                                                                          ; gated_clk, cxl_or_conv_rst_n, 2'h0, up_CACHE_EVICTION_POLICY_cache_eviction_policy[0], nxt_CACHE_EVICTION_POLICY_cache_eviction_policy[1:0], CACHE_EVICTION_POLICY.cache_eviction_policy[1:0]                                ;
;         Refer                                                                                                                                      ; 6009     ; RTL  ; <same as above>                                                                                                                                                                          ; gated_clk, cxl_or_conv_rst_n, 6'h0, up_AFU_ATOMIC_TEST_ENGINE_CTRL_atomic_operation[0], nxt_AFU_ATOMIC_TEST_ENGINE_CTRL_atomic_operation[5:0], AFU_ATOMIC_TEST_ENGINE_CTRL.atomic_operation[5:0]                             ;
;         Refer                                                                                                                                      ; 6027     ; RTL  ; <same as above>                                                                                                                                                                          ; gated_clk, cxl_or_conv_rst_n, 6'h0, up_AFU_ATOMIC_TEST_ENGINE_CTRL_awuser_mode[0], nxt_AFU_ATOMIC_TEST_ENGINE_CTRL_awuser_mode[5:0], AFU_ATOMIC_TEST_ENGINE_CTRL.awuser_mode[5:0]                                            ;
;         Refer                                                                                                                                      ; 6045     ; RTL  ; <same as above>                                                                                                                                                                          ; gated_clk, cxl_or_conv_rst_n, 2'h0, up_AFU_ATOMIC_TEST_ENGINE_CTRL_write_burst_mode[0], nxt_AFU_ATOMIC_TEST_ENGINE_CTRL_write_burst_mode[1:0], AFU_ATOMIC_TEST_ENGINE_CTRL.write_burst_mode[1:0]                             ;
;         Refer                                                                                                                                      ; 6063     ; RTL  ; <same as above>                                                                                                                                                                          ; gated_clk, cxl_or_conv_rst_n, 4'h0, up_AFU_ATOMIC_TEST_ENGINE_CTRL_write_byte_offset[0], nxt_AFU_ATOMIC_TEST_ENGINE_CTRL_write_byte_offset[3:0], AFU_ATOMIC_TEST_ENGINE_CTRL.write_byte_offset[3:0]                          ;
;         Refer                                                                                                                                      ; 6064     ; RTL  ; <same as above>                                                                                                                                                                          ; gated_clk, cxl_or_conv_rst_n, 2'h0, up_AFU_ATOMIC_TEST_ENGINE_CTRL_write_byte_offset[1], nxt_AFU_ATOMIC_TEST_ENGINE_CTRL_write_byte_offset[5:4], AFU_ATOMIC_TEST_ENGINE_CTRL.write_byte_offset[5:4]                          ;
;         Refer                                                                                                                                      ; 6082     ; RTL  ; <same as above>                                                                                                                                                                          ; gated_clk, cxl_or_conv_rst_n, 3'h0, up_AFU_ATOMIC_TEST_ENGINE_CTRL_write_burst_size[0], nxt_AFU_ATOMIC_TEST_ENGINE_CTRL_write_burst_size[2:0], AFU_ATOMIC_TEST_ENGINE_CTRL.write_burst_size[2:0]                             ;
;         Refer                                                                                                                                      ; 6215     ; RTL  ; <same as above>                                                                                                                                                                          ; gated_clk, cxl_or_conv_rst_n, 8'h0, up_AFU_ATOMIC_TEST_ATTR_BYTE_EN_atomic_attr_byte_enable[0], nxt_AFU_ATOMIC_TEST_ATTR_BYTE_EN_atomic_attr_byte_enable[7:0], AFU_ATOMIC_TEST_ATTR_BYTE_EN.atomic_attr_byte_enable[7:0]     ;
;         Refer                                                                                                                                      ; 6216     ; RTL  ; <same as above>                                                                                                                                                                          ; gated_clk, cxl_or_conv_rst_n, 8'h0, up_AFU_ATOMIC_TEST_ATTR_BYTE_EN_atomic_attr_byte_enable[1], nxt_AFU_ATOMIC_TEST_ATTR_BYTE_EN_atomic_attr_byte_enable[15:8], AFU_ATOMIC_TEST_ATTR_BYTE_EN.atomic_attr_byte_enable[15:8]   ;
;         Refer                                                                                                                                      ; 6217     ; RTL  ; <same as above>                                                                                                                                                                          ; gated_clk, cxl_or_conv_rst_n, 8'h0, up_AFU_ATOMIC_TEST_ATTR_BYTE_EN_atomic_attr_byte_enable[2], nxt_AFU_ATOMIC_TEST_ATTR_BYTE_EN_atomic_attr_byte_enable[23:16], AFU_ATOMIC_TEST_ATTR_BYTE_EN.atomic_attr_byte_enable[23:16] ;
;         Refer                                                                                                                                      ; 6218     ; RTL  ; <same as above>                                                                                                                                                                          ; gated_clk, cxl_or_conv_rst_n, 8'h0, up_AFU_ATOMIC_TEST_ATTR_BYTE_EN_atomic_attr_byte_enable[3], nxt_AFU_ATOMIC_TEST_ATTR_BYTE_EN_atomic_attr_byte_enable[31:24], AFU_ATOMIC_TEST_ATTR_BYTE_EN.atomic_attr_byte_enable[31:24] ;
;         Refer                                                                                                                                      ; 6219     ; RTL  ; <same as above>                                                                                                                                                                          ; gated_clk, cxl_or_conv_rst_n, 8'h0, up_AFU_ATOMIC_TEST_ATTR_BYTE_EN_atomic_attr_byte_enable[4], nxt_AFU_ATOMIC_TEST_ATTR_BYTE_EN_atomic_attr_byte_enable[39:32], AFU_ATOMIC_TEST_ATTR_BYTE_EN.atomic_attr_byte_enable[39:32] ;
;         Refer                                                                                                                                      ; 6220     ; RTL  ; <same as above>                                                                                                                                                                          ; gated_clk, cxl_or_conv_rst_n, 8'h0, up_AFU_ATOMIC_TEST_ATTR_BYTE_EN_atomic_attr_byte_enable[5], nxt_AFU_ATOMIC_TEST_ATTR_BYTE_EN_atomic_attr_byte_enable[47:40], AFU_ATOMIC_TEST_ATTR_BYTE_EN.atomic_attr_byte_enable[47:40] ;
;         Refer                                                                                                                                      ; 6221     ; RTL  ; <same as above>                                                                                                                                                                          ; gated_clk, cxl_or_conv_rst_n, 8'h0, up_AFU_ATOMIC_TEST_ATTR_BYTE_EN_atomic_attr_byte_enable[6], nxt_AFU_ATOMIC_TEST_ATTR_BYTE_EN_atomic_attr_byte_enable[55:48], AFU_ATOMIC_TEST_ATTR_BYTE_EN.atomic_attr_byte_enable[55:48] ;
;         Refer                                                                                                                                      ; 6222     ; RTL  ; <same as above>                                                                                                                                                                          ; gated_clk, cxl_or_conv_rst_n, 8'h0, up_AFU_ATOMIC_TEST_ATTR_BYTE_EN_atomic_attr_byte_enable[7], nxt_AFU_ATOMIC_TEST_ATTR_BYTE_EN_atomic_attr_byte_enable[63:56], AFU_ATOMIC_TEST_ATTR_BYTE_EN.atomic_attr_byte_enable[63:56] ;
;         Refer                                                                                                                                      ; 6255     ; RTL  ; <same as above>                                                                                                                                                                          ; gated_clk, cxl_or_conv_rst_n, 2'h0, up_AFU_ATOMIC_TEST_TARGET_ADDRESS_target_address[0], nxt_AFU_ATOMIC_TEST_TARGET_ADDRESS_target_address[1:0], AFU_ATOMIC_TEST_TARGET_ADDRESS.target_address[1:0]                          ;
;         Refer                                                                                                                                      ; 6256     ; RTL  ; <same as above>                                                                                                                                                                          ; gated_clk, cxl_or_conv_rst_n, 8'h0, up_AFU_ATOMIC_TEST_TARGET_ADDRESS_target_address[1], nxt_AFU_ATOMIC_TEST_TARGET_ADDRESS_target_address[9:2], AFU_ATOMIC_TEST_TARGET_ADDRESS.target_address[9:2]                          ;
;         Refer                                                                                                                                      ; 6257     ; RTL  ; <same as above>                                                                                                                                                                          ; gated_clk, cxl_or_conv_rst_n, 8'h0, up_AFU_ATOMIC_TEST_TARGET_ADDRESS_target_address[2], nxt_AFU_ATOMIC_TEST_TARGET_ADDRESS_target_address[17:10], AFU_ATOMIC_TEST_TARGET_ADDRESS.target_address[17:10]                      ;
;         Refer                                                                                                                                      ; 6258     ; RTL  ; <same as above>                                                                                                                                                                          ; gated_clk, cxl_or_conv_rst_n, 8'h0, up_AFU_ATOMIC_TEST_TARGET_ADDRESS_target_address[3], nxt_AFU_ATOMIC_TEST_TARGET_ADDRESS_target_address[25:18], AFU_ATOMIC_TEST_TARGET_ADDRESS.target_address[25:18]                      ;
;         Refer                                                                                                                                      ; 6259     ; RTL  ; <same as above>                                                                                                                                                                          ; gated_clk, cxl_or_conv_rst_n, 8'h0, up_AFU_ATOMIC_TEST_TARGET_ADDRESS_target_address[4], nxt_AFU_ATOMIC_TEST_TARGET_ADDRESS_target_address[33:26], AFU_ATOMIC_TEST_TARGET_ADDRESS.target_address[33:26]                      ;
;         Refer                                                                                                                                      ; 6260     ; RTL  ; <same as above>                                                                                                                                                                          ; gated_clk, cxl_or_conv_rst_n, 8'h0, up_AFU_ATOMIC_TEST_TARGET_ADDRESS_target_address[5], nxt_AFU_ATOMIC_TEST_TARGET_ADDRESS_target_address[41:34], AFU_ATOMIC_TEST_TARGET_ADDRESS.target_address[41:34]                      ;
;         Refer                                                                                                                                      ; 6261     ; RTL  ; <same as above>                                                                                                                                                                          ; gated_clk, cxl_or_conv_rst_n, 4'h0, up_AFU_ATOMIC_TEST_TARGET_ADDRESS_target_address[6], nxt_AFU_ATOMIC_TEST_TARGET_ADDRESS_target_address[45:42], AFU_ATOMIC_TEST_TARGET_ADDRESS.target_address[45:42]                      ;
;         Refer                                                                                                                                      ; 6294     ; RTL  ; <same as above>                                                                                                                                                                          ; gated_clk, cxl_or_conv_rst_n, 8'h0, up_AFU_ATOMIC_TEST_COMPARE_VALUE_0_compare_value_0[0], nxt_AFU_ATOMIC_TEST_COMPARE_VALUE_0_compare_value_0[7:0], AFU_ATOMIC_TEST_COMPARE_VALUE_0.compare_value_0[7:0]                    ;
;         Refer                                                                                                                                      ; 6295     ; RTL  ; <same as above>                                                                                                                                                                          ; gated_clk, cxl_or_conv_rst_n, 8'h0, up_AFU_ATOMIC_TEST_COMPARE_VALUE_0_compare_value_0[1], nxt_AFU_ATOMIC_TEST_COMPARE_VALUE_0_compare_value_0[15:8], AFU_ATOMIC_TEST_COMPARE_VALUE_0.compare_value_0[15:8]                  ;
;         Refer                                                                                                                                      ; 6296     ; RTL  ; <same as above>                                                                                                                                                                          ; gated_clk, cxl_or_conv_rst_n, 8'h0, up_AFU_ATOMIC_TEST_COMPARE_VALUE_0_compare_value_0[2], nxt_AFU_ATOMIC_TEST_COMPARE_VALUE_0_compare_value_0[23:16], AFU_ATOMIC_TEST_COMPARE_VALUE_0.compare_value_0[23:16]                ;
;         Refer                                                                                                                                      ; 6297     ; RTL  ; <same as above>                                                                                                                                                                          ; gated_clk, cxl_or_conv_rst_n, 8'h0, up_AFU_ATOMIC_TEST_COMPARE_VALUE_0_compare_value_0[3], nxt_AFU_ATOMIC_TEST_COMPARE_VALUE_0_compare_value_0[31:24], AFU_ATOMIC_TEST_COMPARE_VALUE_0.compare_value_0[31:24]                ;
;         Refer                                                                                                                                      ; 6298     ; RTL  ; <same as above>                                                                                                                                                                          ; gated_clk, cxl_or_conv_rst_n, 8'h0, up_AFU_ATOMIC_TEST_COMPARE_VALUE_0_compare_value_0[4], nxt_AFU_ATOMIC_TEST_COMPARE_VALUE_0_compare_value_0[39:32], AFU_ATOMIC_TEST_COMPARE_VALUE_0.compare_value_0[39:32]                ;
;         Refer                                                                                                                                      ; 6299     ; RTL  ; <same as above>                                                                                                                                                                          ; gated_clk, cxl_or_conv_rst_n, 8'h0, up_AFU_ATOMIC_TEST_COMPARE_VALUE_0_compare_value_0[5], nxt_AFU_ATOMIC_TEST_COMPARE_VALUE_0_compare_value_0[47:40], AFU_ATOMIC_TEST_COMPARE_VALUE_0.compare_value_0[47:40]                ;
;         Refer                                                                                                                                      ; 6300     ; RTL  ; <same as above>                                                                                                                                                                          ; gated_clk, cxl_or_conv_rst_n, 8'h0, up_AFU_ATOMIC_TEST_COMPARE_VALUE_0_compare_value_0[6], nxt_AFU_ATOMIC_TEST_COMPARE_VALUE_0_compare_value_0[55:48], AFU_ATOMIC_TEST_COMPARE_VALUE_0.compare_value_0[55:48]                ;
;         Refer                                                                                                                                      ; 6301     ; RTL  ; <same as above>                                                                                                                                                                          ; gated_clk, cxl_or_conv_rst_n, 8'h0, up_AFU_ATOMIC_TEST_COMPARE_VALUE_0_compare_value_0[7], nxt_AFU_ATOMIC_TEST_COMPARE_VALUE_0_compare_value_0[63:56], AFU_ATOMIC_TEST_COMPARE_VALUE_0.compare_value_0[63:56]                ;
;         Refer                                                                                                                                      ; 6328     ; RTL  ; <same as above>                                                                                                                                                                          ; gated_clk, cxl_or_conv_rst_n, 8'h0, up_AFU_ATOMIC_TEST_COMPARE_VALUE_1_compare_value_1[0], nxt_AFU_ATOMIC_TEST_COMPARE_VALUE_1_compare_value_1[7:0], AFU_ATOMIC_TEST_COMPARE_VALUE_1.compare_value_1[7:0]                    ;
;         Refer                                                                                                                                      ; 6329     ; RTL  ; <same as above>                                                                                                                                                                          ; gated_clk, cxl_or_conv_rst_n, 8'h0, up_AFU_ATOMIC_TEST_COMPARE_VALUE_1_compare_value_1[1], nxt_AFU_ATOMIC_TEST_COMPARE_VALUE_1_compare_value_1[15:8], AFU_ATOMIC_TEST_COMPARE_VALUE_1.compare_value_1[15:8]                  ;
;         Refer                                                                                                                                      ; 6330     ; RTL  ; <same as above>                                                                                                                                                                          ; gated_clk, cxl_or_conv_rst_n, 8'h0, up_AFU_ATOMIC_TEST_COMPARE_VALUE_1_compare_value_1[2], nxt_AFU_ATOMIC_TEST_COMPARE_VALUE_1_compare_value_1[23:16], AFU_ATOMIC_TEST_COMPARE_VALUE_1.compare_value_1[23:16]                ;
;         Refer                                                                                                                                      ; 6331     ; RTL  ; <same as above>                                                                                                                                                                          ; gated_clk, cxl_or_conv_rst_n, 8'h0, up_AFU_ATOMIC_TEST_COMPARE_VALUE_1_compare_value_1[3], nxt_AFU_ATOMIC_TEST_COMPARE_VALUE_1_compare_value_1[31:24], AFU_ATOMIC_TEST_COMPARE_VALUE_1.compare_value_1[31:24]                ;
;         Refer                                                                                                                                      ; 6332     ; RTL  ; <same as above>                                                                                                                                                                          ; gated_clk, cxl_or_conv_rst_n, 8'h0, up_AFU_ATOMIC_TEST_COMPARE_VALUE_1_compare_value_1[4], nxt_AFU_ATOMIC_TEST_COMPARE_VALUE_1_compare_value_1[39:32], AFU_ATOMIC_TEST_COMPARE_VALUE_1.compare_value_1[39:32]                ;
;         Refer                                                                                                                                      ; 6333     ; RTL  ; <same as above>                                                                                                                                                                          ; gated_clk, cxl_or_conv_rst_n, 8'h0, up_AFU_ATOMIC_TEST_COMPARE_VALUE_1_compare_value_1[5], nxt_AFU_ATOMIC_TEST_COMPARE_VALUE_1_compare_value_1[47:40], AFU_ATOMIC_TEST_COMPARE_VALUE_1.compare_value_1[47:40]                ;
;         Refer                                                                                                                                      ; 6334     ; RTL  ; <same as above>                                                                                                                                                                          ; gated_clk, cxl_or_conv_rst_n, 8'h0, up_AFU_ATOMIC_TEST_COMPARE_VALUE_1_compare_value_1[6], nxt_AFU_ATOMIC_TEST_COMPARE_VALUE_1_compare_value_1[55:48], AFU_ATOMIC_TEST_COMPARE_VALUE_1.compare_value_1[55:48]                ;
;         Refer                                                                                                                                      ; 6335     ; RTL  ; <same as above>                                                                                                                                                                          ; gated_clk, cxl_or_conv_rst_n, 8'h0, up_AFU_ATOMIC_TEST_COMPARE_VALUE_1_compare_value_1[7], nxt_AFU_ATOMIC_TEST_COMPARE_VALUE_1_compare_value_1[63:56], AFU_ATOMIC_TEST_COMPARE_VALUE_1.compare_value_1[63:56]                ;
;         Refer                                                                                                                                      ; 6362     ; RTL  ; <same as above>                                                                                                                                                                          ; gated_clk, cxl_or_conv_rst_n, 8'h0, up_AFU_ATOMIC_TEST_SWAP_VALUE_0_swap_value_0[0], nxt_AFU_ATOMIC_TEST_SWAP_VALUE_0_swap_value_0[7:0], AFU_ATOMIC_TEST_SWAP_VALUE_0.swap_value_0[7:0]                                      ;
;         Refer                                                                                                                                      ; 6363     ; RTL  ; <same as above>                                                                                                                                                                          ; gated_clk, cxl_or_conv_rst_n, 8'h0, up_AFU_ATOMIC_TEST_SWAP_VALUE_0_swap_value_0[1], nxt_AFU_ATOMIC_TEST_SWAP_VALUE_0_swap_value_0[15:8], AFU_ATOMIC_TEST_SWAP_VALUE_0.swap_value_0[15:8]                                    ;
;         Refer                                                                                                                                      ; 6364     ; RTL  ; <same as above>                                                                                                                                                                          ; gated_clk, cxl_or_conv_rst_n, 8'h0, up_AFU_ATOMIC_TEST_SWAP_VALUE_0_swap_value_0[2], nxt_AFU_ATOMIC_TEST_SWAP_VALUE_0_swap_value_0[23:16], AFU_ATOMIC_TEST_SWAP_VALUE_0.swap_value_0[23:16]                                  ;
;         Refer                                                                                                                                      ; 6365     ; RTL  ; <same as above>                                                                                                                                                                          ; gated_clk, cxl_or_conv_rst_n, 8'h0, up_AFU_ATOMIC_TEST_SWAP_VALUE_0_swap_value_0[3], nxt_AFU_ATOMIC_TEST_SWAP_VALUE_0_swap_value_0[31:24], AFU_ATOMIC_TEST_SWAP_VALUE_0.swap_value_0[31:24]                                  ;
;         Refer                                                                                                                                      ; 6366     ; RTL  ; <same as above>                                                                                                                                                                          ; gated_clk, cxl_or_conv_rst_n, 8'h0, up_AFU_ATOMIC_TEST_SWAP_VALUE_0_swap_value_0[4], nxt_AFU_ATOMIC_TEST_SWAP_VALUE_0_swap_value_0[39:32], AFU_ATOMIC_TEST_SWAP_VALUE_0.swap_value_0[39:32]                                  ;
;         Refer                                                                                                                                      ; 6367     ; RTL  ; <same as above>                                                                                                                                                                          ; gated_clk, cxl_or_conv_rst_n, 8'h0, up_AFU_ATOMIC_TEST_SWAP_VALUE_0_swap_value_0[5], nxt_AFU_ATOMIC_TEST_SWAP_VALUE_0_swap_value_0[47:40], AFU_ATOMIC_TEST_SWAP_VALUE_0.swap_value_0[47:40]                                  ;
;         Refer                                                                                                                                      ; 6368     ; RTL  ; <same as above>                                                                                                                                                                          ; gated_clk, cxl_or_conv_rst_n, 8'h0, up_AFU_ATOMIC_TEST_SWAP_VALUE_0_swap_value_0[6], nxt_AFU_ATOMIC_TEST_SWAP_VALUE_0_swap_value_0[55:48], AFU_ATOMIC_TEST_SWAP_VALUE_0.swap_value_0[55:48]                                  ;
;         Refer                                                                                                                                      ; 6369     ; RTL  ; <same as above>                                                                                                                                                                          ; gated_clk, cxl_or_conv_rst_n, 8'h0, up_AFU_ATOMIC_TEST_SWAP_VALUE_0_swap_value_0[7], nxt_AFU_ATOMIC_TEST_SWAP_VALUE_0_swap_value_0[63:56], AFU_ATOMIC_TEST_SWAP_VALUE_0.swap_value_0[63:56]                                  ;
;         Refer                                                                                                                                      ; 6396     ; RTL  ; <same as above>                                                                                                                                                                          ; gated_clk, cxl_or_conv_rst_n, 8'h0, up_AFU_ATOMIC_TEST_SWAP_VALUE_1_swap_value_1[0], nxt_AFU_ATOMIC_TEST_SWAP_VALUE_1_swap_value_1[7:0], AFU_ATOMIC_TEST_SWAP_VALUE_1.swap_value_1[7:0]                                      ;
;         Refer                                                                                                                                      ; 6397     ; RTL  ; <same as above>                                                                                                                                                                          ; gated_clk, cxl_or_conv_rst_n, 8'h0, up_AFU_ATOMIC_TEST_SWAP_VALUE_1_swap_value_1[1], nxt_AFU_ATOMIC_TEST_SWAP_VALUE_1_swap_value_1[15:8], AFU_ATOMIC_TEST_SWAP_VALUE_1.swap_value_1[15:8]                                    ;
;         Refer                                                                                                                                      ; 6398     ; RTL  ; <same as above>                                                                                                                                                                          ; gated_clk, cxl_or_conv_rst_n, 8'h0, up_AFU_ATOMIC_TEST_SWAP_VALUE_1_swap_value_1[2], nxt_AFU_ATOMIC_TEST_SWAP_VALUE_1_swap_value_1[23:16], AFU_ATOMIC_TEST_SWAP_VALUE_1.swap_value_1[23:16]                                  ;
;         Refer                                                                                                                                      ; 6399     ; RTL  ; <same as above>                                                                                                                                                                          ; gated_clk, cxl_or_conv_rst_n, 8'h0, up_AFU_ATOMIC_TEST_SWAP_VALUE_1_swap_value_1[3], nxt_AFU_ATOMIC_TEST_SWAP_VALUE_1_swap_value_1[31:24], AFU_ATOMIC_TEST_SWAP_VALUE_1.swap_value_1[31:24]                                  ;
;         Refer                                                                                                                                      ; 6400     ; RTL  ; <same as above>                                                                                                                                                                          ; gated_clk, cxl_or_conv_rst_n, 8'h0, up_AFU_ATOMIC_TEST_SWAP_VALUE_1_swap_value_1[4], nxt_AFU_ATOMIC_TEST_SWAP_VALUE_1_swap_value_1[39:32], AFU_ATOMIC_TEST_SWAP_VALUE_1.swap_value_1[39:32]                                  ;
;         Refer                                                                                                                                      ; 6401     ; RTL  ; <same as above>                                                                                                                                                                          ; gated_clk, cxl_or_conv_rst_n, 8'h0, up_AFU_ATOMIC_TEST_SWAP_VALUE_1_swap_value_1[5], nxt_AFU_ATOMIC_TEST_SWAP_VALUE_1_swap_value_1[47:40], AFU_ATOMIC_TEST_SWAP_VALUE_1.swap_value_1[47:40]                                  ;
;         Refer                                                                                                                                      ; 6402     ; RTL  ; <same as above>                                                                                                                                                                          ; gated_clk, cxl_or_conv_rst_n, 8'h0, up_AFU_ATOMIC_TEST_SWAP_VALUE_1_swap_value_1[6], nxt_AFU_ATOMIC_TEST_SWAP_VALUE_1_swap_value_1[55:48], AFU_ATOMIC_TEST_SWAP_VALUE_1.swap_value_1[55:48]                                  ;
;         Refer                                                                                                                                      ; 6403     ; RTL  ; <same as above>                                                                                                                                                                          ; gated_clk, cxl_or_conv_rst_n, 8'h0, up_AFU_ATOMIC_TEST_SWAP_VALUE_1_swap_value_1[7], nxt_AFU_ATOMIC_TEST_SWAP_VALUE_1_swap_value_1[63:56], AFU_ATOMIC_TEST_SWAP_VALUE_1.swap_value_1[63:56]                                  ;
;     RTLGEN_CAFU_CSR0_CFG_EN_LATCH                                                                                                                  ;          ;      ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;         Refer                                                                                                                                      ; 217      ; None ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;         Define                                                                                                                                     ; 218      ;      ; always_latch                                                                                                                                                                             ; rtl_clk,rst_n,rst_val,en,d,q                                                                                                                                                                                                 ;
;                                                                                                                                                    ;          ;      ;       begin                                                                                                                                                                              ;                                                                                                                                                                                                                              ;
;                                                                                                                                                    ;          ;      ;          if (!rst_n) q <= rst_val;                                                                                                                                                       ;                                                                                                                                                                                                                              ;
;                                                                                                                                                    ;          ;      ;          else if ((`ifdef LINTRA_OL (* ol_clock *) `endif (rtl_clk))) begin                                                                                                              ;                                                                                                                                                                                                                              ;
;                                                                                                                                                    ;          ;      ;               if (en) q <= d;                                                                                                                                                            ;                                                                                                                                                                                                                              ;
;                                                                                                                                                    ;          ;      ;          end                                                                                                                                                                             ;                                                                                                                                                                                                                              ;
;                                                                                                                                                    ;          ;      ;       end                                                                                                                                                                                ;                                                                                                                                                                                                                              ;
;     RTLGEN_CAFU_CSR0_CFG_EN_LATCH_LOW                                                                                                              ;          ;      ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;         Refer                                                                                                                                      ; 228      ; None ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;         Define                                                                                                                                     ; 229      ;      ; always_latch                                                                                                                                                                             ; rtl_clk,rst_n,rst_val,en,d,q                                                                                                                                                                                                 ;
;                                                                                                                                                    ;          ;      ;       begin                                                                                                                                                                              ;                                                                                                                                                                                                                              ;
;                                                                                                                                                    ;          ;      ;          if (!rst_n) q <= rst_val;                                                                                                                                                       ;                                                                                                                                                                                                                              ;
;                                                                                                                                                    ;          ;      ;          else if ((`ifdef LINTRA_OL (* ol_clock *) `endif (~rtl_clk))) begin                                                                                                             ;                                                                                                                                                                                                                              ;
;                                                                                                                                                    ;          ;      ;               if (en) q <= d;                                                                                                                                                            ;                                                                                                                                                                                                                              ;
;                                                                                                                                                    ;          ;      ;          end                                                                                                                                                                             ;                                                                                                                                                                                                                              ;
;                                                                                                                                                    ;          ;      ;       end                                                                                                                                                                                ;                                                                                                                                                                                                                              ;
;     RTLGEN_CAFU_CSR0_CFG_EN_LATCH_LOW_SYNCRST                                                                                                      ;          ;      ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;         Refer                                                                                                                                      ; 269      ; None ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;         Define                                                                                                                                     ; 270      ;      ; always_latch                                                                                                                                                                             ; rtl_clk,syncrst_n,rst_val,en,d,q                                                                                                                                                                                             ;
;                                                                                                                                                    ;          ;      ;       begin                                                                                                                                                                              ;                                                                                                                                                                                                                              ;
;                                                                                                                                                    ;          ;      ;          if ((`ifdef LINTRA_OL (* ol_clock *) `endif (~rtl_clk)))                                                                                                                        ;                                                                                                                                                                                                                              ;
;                                                                                                                                                    ;          ;      ;             if (!syncrst_n) q <= rst_val;                                                                                                                                                ;                                                                                                                                                                                                                              ;
;                                                                                                                                                    ;          ;      ;             else if (en)    q <=  d;                                                                                                                                                     ;                                                                                                                                                                                                                              ;
;                                                                                                                                                    ;          ;      ;       end                                                                                                                                                                                ;                                                                                                                                                                                                                              ;
;     RTLGEN_CAFU_CSR0_CFG_EN_LATCH_SYNCRST                                                                                                          ;          ;      ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;         Refer                                                                                                                                      ; 259      ; None ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;         Define                                                                                                                                     ; 260      ;      ; always_latch                                                                                                                                                                             ; rtl_clk,syncrst_n,rst_val,en,d,q                                                                                                                                                                                             ;
;                                                                                                                                                    ;          ;      ;       begin                                                                                                                                                                              ;                                                                                                                                                                                                                              ;
;                                                                                                                                                    ;          ;      ;          if ((`ifdef LINTRA_OL (* ol_clock *) `endif (rtl_clk)))                                                                                                                         ;                                                                                                                                                                                                                              ;
;                                                                                                                                                    ;          ;      ;             if (!syncrst_n) q <= rst_val;                                                                                                                                                ;                                                                                                                                                                                                                              ;
;                                                                                                                                                    ;          ;      ;             else if (en)    q <=  d;                                                                                                                                                     ;                                                                                                                                                                                                                              ;
;                                                                                                                                                    ;          ;      ;       end                                                                                                                                                                                ;                                                                                                                                                                                                                              ;
;     RTLGEN_CAFU_CSR0_CFG_FF                                                                                                                        ;          ;      ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;         Refer                                                                                                                                      ; 44       ; None ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;         Define                                                                                                                                     ; 45       ;      ; always_ff @(posedge rtl_clk, negedge rst_n)                                                                                                                                              ; rtl_clk,rst_n,rst_val,d,q                                                                                                                                                                                                    ;
;                                                                                                                                                    ;          ;      ;         if (!rst_n) q <= rst_val;                                                                                                                                                        ;                                                                                                                                                                                                                              ;
;                                                                                                                                                    ;          ;      ;         else        q <= d;                                                                                                                                                              ;                                                                                                                                                                                                                              ;
;     RTLGEN_CAFU_CSR0_CFG_FF_NEGEDGE                                                                                                                ;          ;      ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;         Refer                                                                                                                                      ; 59       ; None ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;         Define                                                                                                                                     ; 60       ;      ; always_ff @(negedge rtl_clk, negedge rst_n)                                                                                                                                              ; rtl_clk,rst_n,rst_val,d,q                                                                                                                                                                                                    ;
;                                                                                                                                                    ;          ;      ;         if (!rst_n) q <= rst_val;                                                                                                                                                        ;                                                                                                                                                                                                                              ;
;                                                                                                                                                    ;          ;      ;         else        q <= d;                                                                                                                                                              ;                                                                                                                                                                                                                              ;
;     RTLGEN_CAFU_CSR0_CFG_FF_NEGEDGE_SYNCRST                                                                                                        ;          ;      ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;         Refer                                                                                                                                      ; 135      ; None ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;         Define                                                                                                                                     ; 136      ;      ; always_ff @(negedge rtl_clk)                                                                                                                                                             ; rtl_clk,syncrst_n,rst_val,d,q                                                                                                                                                                                                ;
;                                                                                                                                                    ;          ;      ;         if (!syncrst_n) q <= rst_val;                                                                                                                                                    ;                                                                                                                                                                                                                              ;
;                                                                                                                                                    ;          ;      ;         else        q <= d;                                                                                                                                                              ;                                                                                                                                                                                                                              ;
;     RTLGEN_CAFU_CSR0_CFG_FF_RSTD                                                                                                                   ;          ;      ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;         Refer                                                                                                                                      ; 74       ; None ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;         Define                                                                                                                                     ; 75       ;      ; genvar \gen_``d`` ;                                                                                                                                                                      ; rtl_clk,rst_n,rst_val,d,q                                                                                                                                                                                                    ;
;                                                                                                                                                    ;          ;      ;    generate                                                                                                                                                                              ;                                                                                                                                                                                                                              ;
;                                                                                                                                                    ;          ;      ;       if (1) begin : \ff_rstd_``d``                                                                                                                                                      ;                                                                                                                                                                                                                              ;
;                                                                                                                                                    ;          ;      ;          logic [$bits(q)-1:0] rst_vec, set_vec, d_vec, q_vec;                                                                                                                            ;                                                                                                                                                                                                                              ;
;                                                                                                                                                    ;          ;      ;          assign rst_vec = !rst_n ? ~rst_val : '0;                                                                                                                                        ;                                                                                                                                                                                                                              ;
;                                                                                                                                                    ;          ;      ;          assign set_vec = !rst_n ? rst_val : '0;                                                                                                                                         ;                                                                                                                                                                                                                              ;
;                                                                                                                                                    ;          ;      ;          assign d_vec = d;                                                                                                                                                               ;                                                                                                                                                                                                                              ;
;                                                                                                                                                    ;          ;      ;          assign q = q_vec;                                                                                                                                                               ;                                                                                                                                                                                                                              ;
;                                                                                                                                                    ;          ;      ;          for ( \gen_``d`` = 0 ; \gen_``d`` < $bits(q) ; \gen_``d`` = \gen_``d`` + 1)                                                                                                     ;                                                                                                                                                                                                                              ;
;                                                                                                                                                    ;          ;      ;             always_ff @(posedge rtl_clk, posedge rst_vec[ \gen_``d`` ], posedge set_vec[ \gen_``d`` ])                                                                                   ;                                                                                                                                                                                                                              ;
;                                                                                                                                                    ;          ;      ;                if (rst_vec[ \gen_``d`` ])                                                                                                                                                ;                                                                                                                                                                                                                              ;
;                                                                                                                                                    ;          ;      ;                   q_vec[ \gen_``d`` ] <= '0;                                                                                                                                             ;                                                                                                                                                                                                                              ;
;                                                                                                                                                    ;          ;      ;                else if (set_vec[ \gen_``d`` ])                                                                                                                                           ;                                                                                                                                                                                                                              ;
;                                                                                                                                                    ;          ;      ;                   q_vec[ \gen_``d`` ] <= '1;                                                                                                                                             ;                                                                                                                                                                                                                              ;
;                                                                                                                                                    ;          ;      ;                else                                                                                                                                                                      ;                                                                                                                                                                                                                              ;
;                                                                                                                                                    ;          ;      ;                   q_vec[ \gen_``d`` ] <= d_vec[ \gen_``d`` ];                                                                                                                            ;                                                                                                                                                                                                                              ;
;                                                                                                                                                    ;          ;      ;       end                                                                                                                                                                                ;                                                                                                                                                                                                                              ;
;                                                                                                                                                    ;          ;      ;    endgenerate                                                                                                                                                                           ;                                                                                                                                                                                                                              ;
;     RTLGEN_CAFU_CSR0_CFG_FF_SYNCRST                                                                                                                ;          ;      ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;         Refer                                                                                                                                      ; 120      ; None ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;         Define                                                                                                                                     ; 121      ;      ; always_ff @(posedge rtl_clk)                                                                                                                                                             ; rtl_clk,syncrst_n,rst_val,d,q                                                                                                                                                                                                ;
;                                                                                                                                                    ;          ;      ;         if (!syncrst_n) q <= rst_val;                                                                                                                                                    ;                                                                                                                                                                                                                              ;
;                                                                                                                                                    ;          ;      ;         else        q <= d;                                                                                                                                                              ;                                                                                                                                                                                                                              ;
;     RTLGEN_CAFU_CSR0_CFG_LATCH                                                                                                                     ;          ;      ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;         Refer                                                                                                                                      ; 197      ; None ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;         Define                                                                                                                                     ; 198      ;      ; always_latch                                                                                                                                                                             ; rtl_clk,rst_n,rst_val,d,q                                                                                                                                                                                                    ;
;                                                                                                                                                    ;          ;      ;       begin                                                                                                                                                                              ;                                                                                                                                                                                                                              ;
;                                                                                                                                                    ;          ;      ;          if (!rst_n) q <= rst_val;                                                                                                                                                       ;                                                                                                                                                                                                                              ;
;                                                                                                                                                    ;          ;      ;          else if ((`ifdef LINTRA_OL (* ol_clock *) `endif (rtl_clk))) q <= d;                                                                                                            ;                                                                                                                                                                                                                              ;
;                                                                                                                                                    ;          ;      ;       end                                                                                                                                                                                ;                                                                                                                                                                                                                              ;
;     RTLGEN_CAFU_CSR0_CFG_LATCH_LOW                                                                                                                 ;          ;      ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;         Refer                                                                                                                                      ; 174      ; None ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;         Define                                                                                                                                     ; 175      ;      ; always_latch if ((`ifdef LINTRA_OL (* ol_clock *) `endif (~rtl_clk))) q <= d;                                                                                                            ; rtl_clk,d,q                                                                                                                                                                                                                  ;
;     RTLGEN_CAFU_CSR0_CFG_LATCH_LOW_ASSIGN                                                                                                          ;          ;      ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;         Refer                                                                                                                                      ; 186      ; None ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;         Define                                                                                                                                     ; 187      ;      ; `RTLGEN_CAFU_CSR0_CFG_LATCH_LOW(gated_clk,``n``,``n``_low)                                                                                                                               ; n                                                                                                                                                                                                                            ;
;     RTLGEN_CAFU_CSR0_CFG_LATCH_LOW_ASYNCRST                                                                                                        ;          ;      ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;         Refer                                                                                                                                      ; 208      ; None ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;         Define                                                                                                                                     ; 209      ;      ; always_latch                                                                                                                                                                             ; rtl_clk,rst_n,rst_val,d,q                                                                                                                                                                                                    ;
;                                                                                                                                                    ;          ;      ;       begin                                                                                                                                                                              ;                                                                                                                                                                                                                              ;
;                                                                                                                                                    ;          ;      ;          if (!rst_n) q <= rst_val;                                                                                                                                                       ;                                                                                                                                                                                                                              ;
;                                                                                                                                                    ;          ;      ;          else if ((`ifdef LINTRA_OL (* ol_clock *) `endif (~rtl_clk))) q <= d;                                                                                                           ;                                                                                                                                                                                                                              ;
;                                                                                                                                                    ;          ;      ;       end                                                                                                                                                                                ;                                                                                                                                                                                                                              ;
;     RTLGEN_CAFU_CSR0_CFG_LATCH_LOW_SYNCRST                                                                                                         ;          ;      ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;         Refer                                                                                                                                      ; 249      ; None ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;         Define                                                                                                                                     ; 250      ;      ; always_latch                                                                                                                                                                             ; rtl_clk,syncrst_n,rst_val,d,q                                                                                                                                                                                                ;
;                                                                                                                                                    ;          ;      ;       begin                                                                                                                                                                              ;                                                                                                                                                                                                                              ;
;                                                                                                                                                    ;          ;      ;          if ((`ifdef LINTRA_OL (* ol_clock *) `endif (~rtl_clk)))                                                                                                                        ;                                                                                                                                                                                                                              ;
;                                                                                                                                                    ;          ;      ;             if (!syncrst_n) q <= rst_val;                                                                                                                                                ;                                                                                                                                                                                                                              ;
;                                                                                                                                                    ;          ;      ;             else            q <=  d;                                                                                                                                                     ;                                                                                                                                                                                                                              ;
;                                                                                                                                                    ;          ;      ;       end                                                                                                                                                                                ;                                                                                                                                                                                                                              ;
;     RTLGEN_CAFU_CSR0_CFG_LATCH_SYNCRST                                                                                                             ;          ;      ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;         Refer                                                                                                                                      ; 239      ; None ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;         Define                                                                                                                                     ; 240      ;      ; always_latch                                                                                                                                                                             ; rtl_clk,syncrst_n,rst_val,d,q                                                                                                                                                                                                ;
;                                                                                                                                                    ;          ;      ;       begin                                                                                                                                                                              ;                                                                                                                                                                                                                              ;
;                                                                                                                                                    ;          ;      ;          if ((`ifdef LINTRA_OL (* ol_clock *) `endif (rtl_clk)))                                                                                                                         ;                                                                                                                                                                                                                              ;
;                                                                                                                                                    ;          ;      ;             if (!syncrst_n) q <= rst_val;                                                                                                                                                ;                                                                                                                                                                                                                              ;
;                                                                                                                                                    ;          ;      ;             else            q <=  d;                                                                                                                                                     ;                                                                                                                                                                                                                              ;
;                                                                                                                                                    ;          ;      ;       end                                                                                                                                                                                ;                                                                                                                                                                                                                              ;
;     RTLGEN_CAFU_CSR0_CFG_LCB_DELAY                                                                                                                 ;          ;      ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;         Refer                                                                                                                                      ; 359      ; None ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;         Define                                                                                                                                     ; 360      ;      ; logic [$bits(lcb_clk)-1:0] ``enable``_nxt;                                                                                                                                               ; clock,delay_rst_n,enable,lcb_clk,seq_type,nxt_expr                                                                                                                                                                           ;
;                                                                                                                                                    ;          ;      ;    logic [$bits(lcb_clk)-1:0] ``enable``_dly;                                                                                                                                            ;                                                                                                                                                                                                                              ;
;                                                                                                                                                    ;          ;      ;    always_comb ``enable``_nxt = ``nxt_expr``;                                                                                                                                            ;                                                                                                                                                                                                                              ;
;                                                                                                                                                    ;          ;      ;    genvar ``enable``_gen_var ;                                                                                                                                                           ;                                                                                                                                                                                                                              ;
;                                                                                                                                                    ;          ;      ;    generate                                                                                                                                                                              ;                                                                                                                                                                                                                              ;
;                                                                                                                                                    ;          ;      ;       if (1) begin : rtlgen_lcb_``enable``_dly                                                                                                                                           ;                                                                                                                                                                                                                              ;
;                                                                                                                                                    ;          ;      ;          for ( ``enable``_gen_var = 0 ; ``enable``_gen_var < $bits(lcb_clk); ``enable``_gen_var = ``enable``_gen_var + 1)                                                                ;                                                                                                                                                                                                                              ;
;                                                                                                                                                    ;          ;      ;   `RTLGEN_CAFU_CSR0_CFG_``seq_type``(clock,delay_rst_n,1'b0,``enable``_nxt[ ``enable``_gen_var ],``enable``_dly[ ``enable``_gen_var ])                                                   ;                                                                                                                                                                                                                              ;
;                                                                                                                                                    ;          ;      ;       end                                                                                                                                                                                ;                                                                                                                                                                                                                              ;
;                                                                                                                                                    ;          ;      ;    endgenerate                                                                                                                                                                           ;                                                                                                                                                                                                                              ;
;                                                                                                                                                    ;          ;      ;    always_comb lcb_clk = {$bits(lcb_clk){clock}} & ``enable``_dly;                                                                                                                       ;                                                                                                                                                                                                                              ;
;     RTLGEN_CAFU_CSR0_CFG_LCB_DELAY_EN                                                                                                              ;          ;      ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;         Refer                                                                                                                                      ; 342      ; None ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;         Define                                                                                                                                     ; 343      ;      ; logic [$bits(lcb_clk)-1:0] ``enable``_up;                                                                                                                                                ; clock,delay_rst_n,enable,lcb_clk,seq_type,nxt_expr                                                                                                                                                                           ;
;                                                                                                                                                    ;          ;      ;    logic [$bits(lcb_clk)-1:0] ``enable``_nxt;                                                                                                                                            ;                                                                                                                                                                                                                              ;
;                                                                                                                                                    ;          ;      ;    logic [$bits(lcb_clk)-1:0] ``enable``_dly;                                                                                                                                            ;                                                                                                                                                                                                                              ;
;                                                                                                                                                    ;          ;      ;    always_comb ``enable``_nxt = ``nxt_expr``;                                                                                                                                            ;                                                                                                                                                                                                                              ;
;                                                                                                                                                    ;          ;      ;    always_comb ``enable``_up = ``enable``_nxt | ``enable``_dly;                                                                                                                          ;                                                                                                                                                                                                                              ;
;                                                                                                                                                    ;          ;      ;    genvar ``enable``_gen_var ;                                                                                                                                                           ;                                                                                                                                                                                                                              ;
;                                                                                                                                                    ;          ;      ;    generate                                                                                                                                                                              ;                                                                                                                                                                                                                              ;
;                                                                                                                                                    ;          ;      ;       if (1) begin : rtlgen_lcb_``enable``_dly                                                                                                                                           ;                                                                                                                                                                                                                              ;
;                                                                                                                                                    ;          ;      ;          for ( ``enable``_gen_var = 0 ; ``enable``_gen_var < $bits(lcb_clk); ``enable``_gen_var = ``enable``_gen_var + 1)                                                                ;                                                                                                                                                                                                                              ;
;                                                                                                                                                    ;          ;      ;   `RTLGEN_CAFU_CSR0_CFG_``seq_type``(clock,delay_rst_n,1'b0,``enable``_up[ ``enable``_gen_var ],``enable``_nxt[ ``enable``_gen_var ],``enable``_dly[ ``enable``_gen_var ])               ;                                                                                                                                                                                                                              ;
;                                                                                                                                                    ;          ;      ;       end                                                                                                                                                                                ;                                                                                                                                                                                                                              ;
;                                                                                                                                                    ;          ;      ;    endgenerate                                                                                                                                                                           ;                                                                                                                                                                                                                              ;
;                                                                                                                                                    ;          ;      ;    always_comb lcb_clk = {$bits(lcb_clk){clock}} & ``enable``_dly;                                                                                                                       ;                                                                                                                                                                                                                              ;
;     RTLGEN_CAFU_CSR0_CFG_LCB_DELAY_FFEN                                                                                                            ;          ;      ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;         Refer                                                                                                                                      ; 319      ; None ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;         Define                                                                                                                                     ; 320      ;      ; logic [$bits(lcb_clk)-1:0] ``enable``_dly_up;                                                                                                                                            ; clock,delay_rst_n,enable,lcb_clk,dly_seq_type,close_ff_type,nxt_expr                                                                                                                                                         ;
;                                                                                                                                                    ;          ;      ;    logic [$bits(lcb_clk)-1:0] ``enable``_close_up;                                                                                                                                       ;                                                                                                                                                                                                                              ;
;                                                                                                                                                    ;          ;      ;    logic [$bits(lcb_clk)-1:0] ``enable``_nxt;                                                                                                                                            ;                                                                                                                                                                                                                              ;
;                                                                                                                                                    ;          ;      ;    logic [$bits(lcb_clk)-1:0] ``enable``_dly;                                                                                                                                            ;                                                                                                                                                                                                                              ;
;                                                                                                                                                    ;          ;      ;    logic [$bits(lcb_clk)-1:0] ``enable``_close;                                                                                                                                          ;                                                                                                                                                                                                                              ;
;                                                                                                                                                    ;          ;      ;    always_comb ``enable``_nxt = ``nxt_expr``;                                                                                                                                            ;                                                                                                                                                                                                                              ;
;                                                                                                                                                    ;          ;      ;    always_comb ``enable``_dly_up = ``enable``_nxt | ``enable``_close;                                                                                                                    ;                                                                                                                                                                                                                              ;
;                                                                                                                                                    ;          ;      ;    always_comb ``enable``_close_up = ``enable``_dly | ``enable``_close;                                                                                                                  ;                                                                                                                                                                                                                              ;
;                                                                                                                                                    ;          ;      ;    genvar ``enable``_gen_var ;                                                                                                                                                           ;                                                                                                                                                                                                                              ;
;                                                                                                                                                    ;          ;      ;    generate                                                                                                                                                                              ;                                                                                                                                                                                                                              ;
;                                                                                                                                                    ;          ;      ;       if (1) begin : rtlgen_lcb_``enable``_dly                                                                                                                                           ;                                                                                                                                                                                                                              ;
;                                                                                                                                                    ;          ;      ;          for ( ``enable``_gen_var = 0 ; ``enable``_gen_var < $bits(lcb_clk); ``enable``_gen_var = ``enable``_gen_var + 1) begin                                                          ;                                                                                                                                                                                                                              ;
;                                                                                                                                                    ;          ;      ;   `RTLGEN_CAFU_CSR0_CFG_``close_ff_type``(clock,delay_rst_n,1'b0,``enable``_close_up[ ``enable``_gen_var ],``enable``_dly[ ``enable``_gen_var ],``enable``_close[ ``enable``_gen_var ])  ;                                                                                                                                                                                                                              ;
;                                                                                                                                                    ;          ;      ;   `RTLGEN_CAFU_CSR0_CFG_``dly_seq_type``(clock,delay_rst_n,1'b0,``enable``_dly_up[ ``enable``_gen_var ],``enable``_nxt[ ``enable``_gen_var ],``enable``_dly[ ``enable``_gen_var ])       ;                                                                                                                                                                                                                              ;
;                                                                                                                                                    ;          ;      ;          end                                                                                                                                                                             ;                                                                                                                                                                                                                              ;
;                                                                                                                                                    ;          ;      ;       end                                                                                                                                                                                ;                                                                                                                                                                                                                              ;
;                                                                                                                                                    ;          ;      ;    endgenerate                                                                                                                                                                           ;                                                                                                                                                                                                                              ;
;                                                                                                                                                    ;          ;      ;    always_comb lcb_clk = {$bits(lcb_clk){clock}} & ``enable``_dly;                                                                                                                       ;                                                                                                                                                                                                                              ;
;     RTLGEN_CAFU_CSR0_CFG_LCB_FF_NEGEDGE                                                                                                            ;          ;      ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;         Refer                                                                                                                                      ; 408      ; None ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;         Define                                                                                                                                     ; 409      ;      ; `RTLGEN_CAFU_CSR0_CFG_LCB_DELAY_EN(clock,delay_rst_n,enable,lcb_clk,EN_FF_NEGEDGE,enable)                                                                                                ; clock,delay_rst_n,enable,lcb_clk                                                                                                                                                                                             ;
;     RTLGEN_CAFU_CSR0_CFG_LCB_FF_NEGEDGE_SYNCRST                                                                                                    ;          ;      ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;         Refer                                                                                                                                      ; 413      ; None ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;         Define                                                                                                                                     ; 414      ;      ; `RTLGEN_CAFU_CSR0_CFG_LCB_DELAY_EN(clock,1'b1,enable,lcb_clk,EN_FF_NEGEDGE_SYNCRST,enable|{$bits(lcb_clk){!sync_rst}})                                                                   ; clock,delay_rst_n,enable,lcb_clk,sync_rst                                                                                                                                                                                    ;
;     RTLGEN_CAFU_CSR0_CFG_LCB_FF_POSEDGE                                                                                                            ;          ;      ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;         Refer                                                                                                                                      ; 419      ; None ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;         Define                                                                                                                                     ; 420      ;      ; `RTLGEN_CAFU_CSR0_CFG_LCB_DELAY_EN(clock,delay_rst_n,enable,lcb_clk,EN_FF,enable)                                                                                                        ; clock,delay_rst_n,enable,lcb_clk                                                                                                                                                                                             ;
;     RTLGEN_CAFU_CSR0_CFG_LCB_FF_POSEDGE_SYNCRST                                                                                                    ;          ;      ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;         Refer                                                                                                                                      ; 424      ; None ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;         Define                                                                                                                                     ; 425      ;      ; `RTLGEN_CAFU_CSR0_CFG_LCB_DELAY_EN(clock,1'b1,enable,lcb_clk,EN_FF_SYNCRST,enable|{$bits(lcb_clk){!sync_rst}})                                                                           ; clock,delay_rst_n,enable,lcb_clk,sync_rst                                                                                                                                                                                    ;
;     RTLGEN_CAFU_CSR0_CFG_LCB_HOLD_REQ_2CYCLES                                                                                                      ;          ;      ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;         Refer                                                                                                                                      ; 308      ; None ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;         Define                                                                                                                                     ; 309      ;      ; always_comb lcb_clk = {$bits(lcb_clk){clock}} & enable;                                                                                                                                  ; clock,enable,lcb_clk                                                                                                                                                                                                         ;
;     RTLGEN_CAFU_CSR0_CFG_LCB_HOLD_REQ_2CYCLES_SYNCRST                                                                                              ;          ;      ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;         Refer                                                                                                                                      ; 313      ; None ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;         Define                                                                                                                                     ; 314      ;      ; always_comb lcb_clk = {$bits(lcb_clk){clock}} & (enable | {$bits(lcb_clk){!sync_rst}});                                                                                                  ; clock,enable,lcb_clk,sync_rst                                                                                                                                                                                                ;
;     RTLGEN_CAFU_CSR0_CFG_LCB_LATCH_EN_LOW                                                                                                          ;          ;      ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;         Refer                                                                                                                                      ; 386      ; None ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;         Define                                                                                                                                     ; 387      ;      ; `RTLGEN_CAFU_CSR0_CFG_LCB_DELAY_EN(clock,delay_rst_n,enable,lcb_clk,EN_LATCH_LOW,enable)                                                                                                 ; clock,delay_rst_n,enable,lcb_clk                                                                                                                                                                                             ;
;     RTLGEN_CAFU_CSR0_CFG_LCB_LATCH_EN_LOW_SYNCRST                                                                                                  ;          ;      ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;         Refer                                                                                                                                      ; 391      ; None ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;         Define                                                                                                                                     ; 392      ;      ; `RTLGEN_CAFU_CSR0_CFG_LCB_DELAY_EN(clock,1'b1,enable,lcb_clk,EN_LATCH_LOW_SYNCRST,enable|{$bits(lcb_clk){!sync_rst}})                                                                    ; clock,delay_rst_n,enable,lcb_clk,sync_rst                                                                                                                                                                                    ;
;     RTLGEN_CAFU_CSR0_CFG_LCB_LATCH_FFEN_LOW                                                                                                        ;          ;      ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;         Refer                                                                                                                                      ; 375      ; None ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;         Define                                                                                                                                     ; 376      ;      ; `RTLGEN_CAFU_CSR0_CFG_LCB_DELAY_FFEN(clock,delay_rst_n,enable,lcb_clk,EN_LATCH_LOW,EN_FF_NEGEDGE,enable)                                                                                 ; clock,delay_rst_n,enable,lcb_clk                                                                                                                                                                                             ;
;     RTLGEN_CAFU_CSR0_CFG_LCB_LATCH_FFEN_LOW_SYNCRST                                                                                                ;          ;      ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;         Refer                                                                                                                                      ; 380      ; None ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;         Define                                                                                                                                     ; 381      ;      ; `RTLGEN_CAFU_CSR0_CFG_LCB_DELAY_FFEN(clock,1'b1,enable,lcb_clk,EN_LATCH_LOW_SYNCRST,EN_FF_NEGEDGE_SYNCRST,enable|{$bits(lcb_clk){!sync_rst}})                                            ; clock,delay_rst_n,enable,lcb_clk,sync_rst                                                                                                                                                                                    ;
;     RTLGEN_CAFU_CSR0_CFG_LCB_LATCH_LOW                                                                                                             ;          ;      ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;         Refer                                                                                                                                      ; 397      ; None ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;         Define                                                                                                                                     ; 398      ;      ; `RTLGEN_CAFU_CSR0_CFG_LCB_DELAY(clock,delay_rst_n,enable,lcb_clk,LATCH_LOW_ASYNCRST,enable)                                                                                              ; clock,delay_rst_n,enable,lcb_clk                                                                                                                                                                                             ;
;     RTLGEN_CAFU_CSR0_CFG_LCB_LATCH_LOW_SYNCRST                                                                                                     ;          ;      ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;         Refer                                                                                                                                      ; 402      ; None ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;         Define                                                                                                                                     ; 403      ;      ; `RTLGEN_CAFU_CSR0_CFG_LCB_DELAY(clock,1'b1,enable,lcb_clk,LATCH_LOW_SYNCRST,enable|{$bits(lcb_clk){!sync_rst}})                                                                          ; clock,delay_rst_n,enable,lcb_clk,sync_rst                                                                                                                                                                                    ;
;     RTLGEN_CAFU_CSR0_CFG_PH2_FF                                                                                                                    ;          ;      ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;         Refer                                                                                                                                      ; 179      ; None ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;         Define                                                                                                                                     ; 180      ;      ; always_ff @(posedge rtl_clk)                                                                                                                                                             ; rtl_clk,d,q                                                                                                                                                                                                                  ;
;                                                                                                                                                    ;          ;      ;      q <= d;                                                                                                                                                                             ;                                                                                                                                                                                                                              ;
;     RTLGEN_CAFU_CSR0_CFG_PH2_FF_ASSIGN                                                                                                             ;          ;      ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;         Refer                                                                                                                                      ; 192      ; None ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;         Define                                                                                                                                     ; 193      ;      ; `RTLGEN_CAFU_CSR0_CFG_PH2_FF(gated_clk,``n``,``n``_low)                                                                                                                                  ; n                                                                                                                                                                                                                            ;
; common/cafu_csr0/cafu_csr0_cfg_pkg.sv                                                                                                              ;          ;      ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;     CAFU_CSR0_CFG_PKG_VH                                                                                                                           ;          ;      ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;         Refer                                                                                                                                      ; 31       ; None ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;         Define                                                                                                                                     ; 32       ;      ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;     QUESTA_INTEL_OEM                                                                                                                               ;          ;      ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;         Refer                                                                                                                                      ; 3723     ; None ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;     RTLGEN_MERGE_CR_ACK_LIST                                                                                                                       ;          ;      ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;         Refer                                                                                                                                      ; 93       ; None ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;         Define                                                                                                                                     ; 94       ;      ; always_comb begin                                                                                                                                                                        ; cr_ack_list,merged_cr_ack                                                                                                                                                                                                    ;
;                                                                                                                                                    ;          ;      ;       merged_cr_ack.data = '0;                                                                                                                                                           ;                                                                                                                                                                                                                              ;
;                                                                                                                                                    ;          ;      ;       for (int i=0; i<$size(cr_ack_list); i++) begin                                                                                                                                     ;                                                                                                                                                                                                                              ;
;                                                                                                                                                    ;          ;      ;          merged_cr_ack.data |= cr_ack_list[i].data;                                                                                                                                      ;                                                                                                                                                                                                                              ;
;                                                                                                                                                    ;          ;      ;       end                                                                                                                                                                                ;                                                                                                                                                                                                                              ;
;                                                                                                                                                    ;          ;      ;    end                                                                                                                                                                                   ;                                                                                                                                                                                                                              ;
;                                                                                                                                                    ;          ;      ;    always_comb begin                                                                                                                                                                     ;                                                                                                                                                                                                                              ;
;                                                                                                                                                    ;          ;      ;       merged_cr_ack.read_valid = '1;                                                                                                                                                     ;                                                                                                                                                                                                                              ;
;                                                                                                                                                    ;          ;      ;       for (int i=0; i<$size(cr_ack_list); i = i + 1) begin                                                                                                                               ;                                                                                                                                                                                                                              ;
;                                                                                                                                                    ;          ;      ;          merged_cr_ack.read_valid &= cr_ack_list[i].read_valid;                                                                                                                          ;                                                                                                                                                                                                                              ;
;                                                                                                                                                    ;          ;      ;       end                                                                                                                                                                                ;                                                                                                                                                                                                                              ;
;                                                                                                                                                    ;          ;      ;    end                                                                                                                                                                                   ;                                                                                                                                                                                                                              ;
;                                                                                                                                                    ;          ;      ;    always_comb begin                                                                                                                                                                     ;                                                                                                                                                                                                                              ;
;                                                                                                                                                    ;          ;      ;       merged_cr_ack.write_valid = '1;                                                                                                                                                    ;                                                                                                                                                                                                                              ;
;                                                                                                                                                    ;          ;      ;       for (int i=0; i<$size(cr_ack_list); i = i + 1) begin                                                                                                                               ;                                                                                                                                                                                                                              ;
;                                                                                                                                                    ;          ;      ;          merged_cr_ack.write_valid &= cr_ack_list[i].write_valid;                                                                                                                        ;                                                                                                                                                                                                                              ;
;                                                                                                                                                    ;          ;      ;       end                                                                                                                                                                                ;                                                                                                                                                                                                                              ;
;                                                                                                                                                    ;          ;      ;    end                                                                                                                                                                                   ;                                                                                                                                                                                                                              ;
;                                                                                                                                                    ;          ;      ;    always_comb begin                                                                                                                                                                     ;                                                                                                                                                                                                                              ;
;                                                                                                                                                    ;          ;      ;       merged_cr_ack.sai_successfull = '1;                                                                                                                                                ;                                                                                                                                                                                                                              ;
;                                                                                                                                                    ;          ;      ;       for (int i=0; i<$size(cr_ack_list); i = i + 1) begin                                                                                                                               ;                                                                                                                                                                                                                              ;
;                                                                                                                                                    ;          ;      ;          merged_cr_ack.sai_successfull &= cr_ack_list[i].sai_successfull;                                                                                                                ;                                                                                                                                                                                                                              ;
;                                                                                                                                                    ;          ;      ;       end                                                                                                                                                                                ;                                                                                                                                                                                                                              ;
;                                                                                                                                                    ;          ;      ;    end                                                                                                                                                                                   ;                                                                                                                                                                                                                              ;
;                                                                                                                                                    ;          ;      ;    always_comb begin                                                                                                                                                                     ;                                                                                                                                                                                                                              ;
;                                                                                                                                                    ;          ;      ;       merged_cr_ack.read_miss = '1;                                                                                                                                                      ;                                                                                                                                                                                                                              ;
;                                                                                                                                                    ;          ;      ;       for (int i=0; i<$size(cr_ack_list); i = i + 1) begin                                                                                                                               ;                                                                                                                                                                                                                              ;
;                                                                                                                                                    ;          ;      ;          merged_cr_ack.read_miss &= cr_ack_list[i].read_miss;                                                                                                                            ;                                                                                                                                                                                                                              ;
;                                                                                                                                                    ;          ;      ;       end                                                                                                                                                                                ;                                                                                                                                                                                                                              ;
;                                                                                                                                                    ;          ;      ;    end                                                                                                                                                                                   ;                                                                                                                                                                                                                              ;
;                                                                                                                                                    ;          ;      ;    always_comb begin                                                                                                                                                                     ;                                                                                                                                                                                                                              ;
;                                                                                                                                                    ;          ;      ;       merged_cr_ack.write_miss = '1;                                                                                                                                                     ;                                                                                                                                                                                                                              ;
;                                                                                                                                                    ;          ;      ;       for (int i=0; i<$size(cr_ack_list); i = i + 1) begin                                                                                                                               ;                                                                                                                                                                                                                              ;
;                                                                                                                                                    ;          ;      ;          merged_cr_ack.write_miss &= cr_ack_list[i].write_miss;                                                                                                                          ;                                                                                                                                                                                                                              ;
;                                                                                                                                                    ;          ;      ;       end                                                                                                                                                                                ;                                                                                                                                                                                                                              ;
;                                                                                                                                                    ;          ;      ;    end                                                                                                                                                                                   ;                                                                                                                                                                                                                              ;
;     RTLGEN_MERGE_SB_ACK_LIST                                                                                                                       ;          ;      ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;         Refer                                                                                                                                      ; 66       ; None ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;         Define                                                                                                                                     ; 67       ;      ; always_comb begin                                                                                                                                                                        ; sb_ack_list,merged_sb_ack                                                                                                                                                                                                    ;
;                                                                                                                                                    ;          ;      ;      merged_sb_ack.treg_rdata = '0;                                                                                                                                                      ;                                                                                                                                                                                                                              ;
;                                                                                                                                                    ;          ;      ;      for (int i=0; i<$size(sb_ack_list); i++) begin                                                                                                                                      ;                                                                                                                                                                                                                              ;
;                                                                                                                                                    ;          ;      ;         merged_sb_ack.treg_rdata |= sb_ack_list[i].treg_rdata;                                                                                                                           ;                                                                                                                                                                                                                              ;
;                                                                                                                                                    ;          ;      ;      end                                                                                                                                                                                 ;                                                                                                                                                                                                                              ;
;                                                                                                                                                    ;          ;      ;   end                                                                                                                                                                                    ;                                                                                                                                                                                                                              ;
;                                                                                                                                                    ;          ;      ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;                                                                                                                                                    ;          ;      ;   always_comb begin                                                                                                                                                                      ;                                                                                                                                                                                                                              ;
;                                                                                                                                                    ;          ;      ;      merged_sb_ack.treg_trdy = '1;                                                                                                                                                       ;                                                                                                                                                                                                                              ;
;                                                                                                                                                    ;          ;      ;      for (int i=0; i<$size(sb_ack_list); i = i + 1) begin                                                                                                                                ;                                                                                                                                                                                                                              ;
;                                                                                                                                                    ;          ;      ;         merged_sb_ack.treg_trdy &= sb_ack_list[i].treg_trdy;                                                                                                                             ;                                                                                                                                                                                                                              ;
;                                                                                                                                                    ;          ;      ;      end                                                                                                                                                                                 ;                                                                                                                                                                                                                              ;
;                                                                                                                                                    ;          ;      ;   end                                                                                                                                                                                    ;                                                                                                                                                                                                                              ;
;                                                                                                                                                    ;          ;      ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;                                                                                                                                                    ;          ;      ;   always_comb begin                                                                                                                                                                      ;                                                                                                                                                                                                                              ;
;                                                                                                                                                    ;          ;      ;      merged_sb_ack.treg_cerr = '0;                                                                                                                                                       ;                                                                                                                                                                                                                              ;
;                                                                                                                                                    ;          ;      ;      for (int i=0; i<$size(sb_ack_list); i = i + 1) begin                                                                                                                                ;                                                                                                                                                                                                                              ;
;                                                                                                                                                    ;          ;      ;         merged_sb_ack.treg_cerr |= sb_ack_list[i].treg_cerr;                                                                                                                             ;                                                                                                                                                                                                                              ;
;                                                                                                                                                    ;          ;      ;      end                                                                                                                                                                                 ;                                                                                                                                                                                                                              ;
;                                                                                                                                                    ;          ;      ;   end                                                                                                                                                                                    ;                                                                                                                                                                                                                              ;
; common/cafu_csr0/cafu_csr0_reg_macros.vh.iv                                                                                                        ;          ;      ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;     QUESTA_INTEL_OEM                                                                                                                               ;          ;      ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;         Refer                                                                                                                                      ; 97       ; None ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;         Refer                                                                                                                                      ; 97       ; None ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;         Refer                                                                                                                                      ; 97       ; None ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;     RTLGEN_CAFU_CSR0_EN_FF                                                                                                                         ;          ;      ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;         Define                                                                                                                                     ; 39       ;      ; always_ff @(posedge rtl_clk)                                                                                                                                                             ; rtl_clk,rst_n,rst_val,en,d,q                                                                                                                                                                                                 ;
;                                                                                                                                                    ;          ;      ;         if (!rst_n) q <= rst_val;                                                                                                                                                        ;                                                                                                                                                                                                                              ;
;                                                                                                                                                    ;          ;      ;         else                                                                                                                                                                             ;                                                                                                                                                                                                                              ;
;                                                                                                                                                    ;          ;      ;             if (en) q <= d;                                                                                                                                                              ;                                                                                                                                                                                                                              ;
;     RTLGEN_CAFU_CSR0_EN_FF_NEGEDGE                                                                                                                 ;          ;      ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;         Define                                                                                                                                     ; 50       ;      ; always_ff @(negedge rtl_clk)                                                                                                                                                             ; rtl_clk,rst_n,rst_val,en,d,q                                                                                                                                                                                                 ;
;                                                                                                                                                    ;          ;      ;         if (!rst_n) q <= rst_val;                                                                                                                                                        ;                                                                                                                                                                                                                              ;
;                                                                                                                                                    ;          ;      ;         else                                                                                                                                                                             ;                                                                                                                                                                                                                              ;
;                                                                                                                                                    ;          ;      ;             if (en) q <= d;                                                                                                                                                              ;                                                                                                                                                                                                                              ;
;     RTLGEN_CAFU_CSR0_EN_FF_RSTD                                                                                                                    ;          ;      ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;         Define                                                                                                                                     ; 76       ;      ; genvar \gen_``d`` ;                                                                                                                                                                      ; rtl_clk,rst_n,rst_val,en,d,q                                                                                                                                                                                                 ;
;                                                                                                                                                    ;          ;      ;    generate                                                                                                                                                                              ;                                                                                                                                                                                                                              ;
;                                                                                                                                                    ;          ;      ;       if (1) begin : \en_ff_rstd_``d``                                                                                                                                                   ;                                                                                                                                                                                                                              ;
;                                                                                                                                                    ;          ;      ;          logic [$bits(q)-1:0] rst_vec, set_vec, d_vec, q_vec;                                                                                                                            ;                                                                                                                                                                                                                              ;
;                                                                                                                                                    ;          ;      ;          assign rst_vec = !rst_n ? ~rst_val : '0;                                                                                                                                        ;                                                                                                                                                                                                                              ;
;                                                                                                                                                    ;          ;      ;          assign set_vec = !rst_n ? rst_val : '0;                                                                                                                                         ;                                                                                                                                                                                                                              ;
;                                                                                                                                                    ;          ;      ;          assign d_vec = d;                                                                                                                                                               ;                                                                                                                                                                                                                              ;
;                                                                                                                                                    ;          ;      ;          assign q = q_vec;                                                                                                                                                               ;                                                                                                                                                                                                                              ;
;                                                                                                                                                    ;          ;      ;          for ( \gen_``d`` = 0 ; \gen_``d`` < $bits(q) ; \gen_``d`` = \gen_``d`` + 1)                                                                                                     ;                                                                                                                                                                                                                              ;
;                                                                                                                                                    ;          ;      ;             always_ff @(posedge rtl_clk)                                                                                                                                                 ;                                                                                                                                                                                                                              ;
;                                                                                                                                                    ;          ;      ;                if (rst_vec[ \gen_``d`` ])                                                                                                                                                ;                                                                                                                                                                                                                              ;
;                                                                                                                                                    ;          ;      ;                   q_vec[ \gen_``d`` ] <= '0;                                                                                                                                             ;                                                                                                                                                                                                                              ;
;                                                                                                                                                    ;          ;      ;                else if (set_vec[ \gen_``d`` ])                                                                                                                                           ;                                                                                                                                                                                                                              ;
;                                                                                                                                                    ;          ;      ;                   q_vec[ \gen_``d`` ] <= '1;                                                                                                                                             ;                                                                                                                                                                                                                              ;
;                                                                                                                                                    ;          ;      ;                else if (en)                                                                                                                                                              ;                                                                                                                                                                                                                              ;
;                                                                                                                                                    ;          ;      ;                   q_vec[ \gen_``d`` ] <= d_vec[ \gen_``d`` ];                                                                                                                            ;                                                                                                                                                                                                                              ;
;                                                                                                                                                    ;          ;      ;       end                                                                                                                                                                                ;                                                                                                                                                                                                                              ;
;                                                                                                                                                    ;          ;      ;    endgenerate                                                                                                                                                                           ;                                                                                                                                                                                                                              ;
;     RTLGEN_CAFU_CSR0_FF                                                                                                                            ;          ;      ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;         Define                                                                                                                                     ; 34       ;      ; always_ff @(posedge rtl_clk)                                                                                                                                                             ; rtl_clk,rst_n,rst_val,d,q                                                                                                                                                                                                    ;
;                                                                                                                                                    ;          ;      ;         if (!rst_n) q <= rst_val;                                                                                                                                                        ;                                                                                                                                                                                                                              ;
;                                                                                                                                                    ;          ;      ;         else        q <= d;                                                                                                                                                              ;                                                                                                                                                                                                                              ;
;     RTLGEN_CAFU_CSR0_FF_NEGEDGE                                                                                                                    ;          ;      ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;         Define                                                                                                                                     ; 45       ;      ; always_ff @(negedge rtl_clk)                                                                                                                                                             ; rtl_clk,rst_n,rst_val,d,q                                                                                                                                                                                                    ;
;                                                                                                                                                    ;          ;      ;         if (!rst_n) q <= rst_val;                                                                                                                                                        ;                                                                                                                                                                                                                              ;
;                                                                                                                                                    ;          ;      ;         else        q <= d;                                                                                                                                                              ;                                                                                                                                                                                                                              ;
;     RTLGEN_CAFU_CSR0_FF_RSTD                                                                                                                       ;          ;      ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;         Define                                                                                                                                     ; 56       ;      ; genvar \gen_``d`` ;                                                                                                                                                                      ; rtl_clk,rst_n,rst_val,d,q                                                                                                                                                                                                    ;
;                                                                                                                                                    ;          ;      ;    generate                                                                                                                                                                              ;                                                                                                                                                                                                                              ;
;                                                                                                                                                    ;          ;      ;       if (1) begin : \ff_rstd_``d``                                                                                                                                                      ;                                                                                                                                                                                                                              ;
;                                                                                                                                                    ;          ;      ;          logic [$bits(q)-1:0] rst_vec, set_vec, d_vec, q_vec;                                                                                                                            ;                                                                                                                                                                                                                              ;
;                                                                                                                                                    ;          ;      ;          assign rst_vec = !rst_n ? ~rst_val : '0;                                                                                                                                        ;                                                                                                                                                                                                                              ;
;                                                                                                                                                    ;          ;      ;          assign set_vec = !rst_n ? rst_val : '0;                                                                                                                                         ;                                                                                                                                                                                                                              ;
;                                                                                                                                                    ;          ;      ;          assign d_vec = d;                                                                                                                                                               ;                                                                                                                                                                                                                              ;
;                                                                                                                                                    ;          ;      ;          assign q = q_vec;                                                                                                                                                               ;                                                                                                                                                                                                                              ;
;                                                                                                                                                    ;          ;      ;          for ( \gen_``d`` = 0 ; \gen_``d`` < $bits(q) ; \gen_``d`` = \gen_``d`` + 1)                                                                                                     ;                                                                                                                                                                                                                              ;
;                                                                                                                                                    ;          ;      ;             always_ff @(posedge rtl_clk)                                                                                                                                                 ;                                                                                                                                                                                                                              ;
;                                                                                                                                                    ;          ;      ;                if (rst_vec[ \gen_``d`` ])                                                                                                                                                ;                                                                                                                                                                                                                              ;
;                                                                                                                                                    ;          ;      ;                   q_vec[ \gen_``d`` ] <= '0;                                                                                                                                             ;                                                                                                                                                                                                                              ;
;                                                                                                                                                    ;          ;      ;                else if (set_vec[ \gen_``d`` ])                                                                                                                                           ;                                                                                                                                                                                                                              ;
;                                                                                                                                                    ;          ;      ;                   q_vec[ \gen_``d`` ] <= '1;                                                                                                                                             ;                                                                                                                                                                                                                              ;
;                                                                                                                                                    ;          ;      ;                else                                                                                                                                                                      ;                                                                                                                                                                                                                              ;
;                                                                                                                                                    ;          ;      ;                   q_vec[ \gen_``d`` ] <= d_vec[ \gen_``d`` ];                                                                                                                            ;                                                                                                                                                                                                                              ;
;                                                                                                                                                    ;          ;      ;       end                                                                                                                                                                                ;                                                                                                                                                                                                                              ;
;                                                                                                                                                    ;          ;      ;    endgenerate                                                                                                                                                                           ;                                                                                                                                                                                                                              ;
; common/cafu_csr0/cafu_csr0_wrapper.sv                                                                                                              ;          ;      ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;     CPI_MODE                                                                                                                                       ;          ;      ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;         Refer                                                                                                                                      ; 413      ; None ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;         Refer                                                                                                                                      ; 544      ; None ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;     INTEL_ONLY_CXLIPDEV                                                                                                                            ;          ;      ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;         Refer                                                                                                                                      ; 32       ; None ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;         Refer                                                                                                                                      ; 50       ; None ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;         Refer                                                                                                                                      ; 62       ; None ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;         Refer                                                                                                                                      ; 168      ; None ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;         Refer                                                                                                                                      ; 172      ; None ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;         Refer                                                                                                                                      ; 302      ; None ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;         Refer                                                                                                                                      ; 453      ; None ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;         Refer                                                                                                                                      ; 640      ; None ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;         Refer                                                                                                                                      ; 670      ; None ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;         Refer                                                                                                                                      ; 922      ; None ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;         Refer                                                                                                                                      ; 993      ; None ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;         Refer                                                                                                                                      ; 1107     ; None ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;         Refer                                                                                                                                      ; 1133     ; None ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;     ORIGINAL_CCV_AFU_MODE                                                                                                                          ;          ;      ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;         Refer                                                                                                                                      ; 41       ; None ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;         Refer                                                                                                                                      ; 74       ; None ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;         Refer                                                                                                                                      ; 140      ; None ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;         Refer                                                                                                                                      ; 232      ; None ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;         Refer                                                                                                                                      ; 788      ; None ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
; common/cafu_csr0/cafu_csr_doe.sv                                                                                                                   ;          ;      ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;     QUESTA_INTEL_OEM                                                                                                                               ;          ;      ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;         Refer                                                                                                                                      ; 665      ; None ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
; common/cafu_csr0/cafu_devreg_mailbox.sv                                                                                                            ;          ;      ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;     QUESTA_INTEL_OEM                                                                                                                               ;          ;      ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;         Refer                                                                                                                                      ; 2030     ; None ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
; common/cafu_csr0/cafu_devreg_mailbox_elog.sv                                                                                                       ;          ;      ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;     QUESTA_INTEL_OEM                                                                                                                               ;          ;      ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;         Refer                                                                                                                                      ; 369      ; None ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
; common/cafu_csr0/cafu_mem_target.sv                                                                                                                ;          ;      ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;     QUESTA_INTEL_OEM                                                                                                                               ;          ;      ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;         Refer                                                                                                                                      ; 232      ; None ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
; common/cafu_csr0/cafu_mem_target_pkg.sv                                                                                                            ;          ;      ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;     QUESTA_INTEL_OEM                                                                                                                               ;          ;      ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;         Refer                                                                                                                                      ; 73       ; None ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
; common/cafu_csr0/cafu_ram_1r1w.sv                                                                                                                  ;          ;      ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;     QUESTA_INTEL_OEM                                                                                                                               ;          ;      ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;         Refer                                                                                                                                      ; 80       ; None ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
; common/cafu_csr0/cafu_ram_1r1w_be.sv                                                                                                               ;          ;      ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;     QUESTA_INTEL_OEM                                                                                                                               ;          ;      ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;         Refer                                                                                                                                      ; 90       ; None ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
; common/cafu_csr0/cafu_reg_router.sv                                                                                                                ;          ;      ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;     QUESTA_INTEL_OEM                                                                                                                               ;          ;      ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;         Refer                                                                                                                                      ; 215      ; None ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
; common/cafu_csr0/ccv_afu_alg1a_pkg.sv                                                                                                              ;          ;      ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;     CCV_AFU_ALG1A_PKG_VH                                                                                                                           ;          ;      ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;         Refer                                                                                                                                      ; 37       ; None ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;         Define                                                                                                                                     ; 38       ;      ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;     QUESTA_INTEL_OEM                                                                                                                               ;          ;      ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;         Refer                                                                                                                                      ; 83       ; None ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
; common/cafu_csr0/ccv_afu_cdc_fifo.sv                                                                                                               ;          ;      ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;     QUESTA_INTEL_OEM                                                                                                                               ;          ;      ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;         Refer                                                                                                                                      ; 198      ; None ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
; common/cafu_csr0/ccv_afu_cdc_fifo_vcd.v                                                                                                            ;          ;      ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;     QUESTA_INTEL_OEM                                                                                                                               ;          ;      ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;         Refer                                                                                                                                      ; 223      ; None ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;     SINGLE_CLK_FIFO                                                                                                                                ;          ;      ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;         Refer                                                                                                                                      ; 106      ; None ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;     VCS                                                                                                                                            ;          ;      ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;         Refer                                                                                                                                      ; 195      ; None ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
; common/cafu_csr0/ccv_afu_csr_avmm_slave.sv                                                                                                         ;          ;      ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;     QUESTA_INTEL_OEM                                                                                                                               ;          ;      ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;         Refer                                                                                                                                      ; 211      ; None ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
; common/cafu_csr0/ccv_afu_globals.vh.iv                                                                                                             ;          ;      ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;     ALG_1A_SUPPORT_SELF_CHECK                                                                                                                      ;          ;      ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;         Define                                                                                                                                     ; 68       ;      ; 1                                                                                                                                                                                        ;                                                                                                                                                                                                                              ;
;     APP_CORES                                                                                                                                      ;          ;      ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;         Define                                                                                                                                     ; 99       ;      ; 2                                                                                                                                                                                        ;                                                                                                                                                                                                                              ;
;     CCV_AFU_GLOBALS                                                                                                                                ;          ;      ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;         Refer                                                                                                                                      ; 30       ; None ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;         Define                                                                                                                                     ; 31       ;      ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;         Refer                                                                                                                                      ; 30       ; None ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;         Refer                                                                                                                                      ; 30       ; None ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;         Refer                                                                                                                                      ; 30       ; None ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;         Refer                                                                                                                                      ; 30       ; None ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;         Refer                                                                                                                                      ; 30       ; None ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;         Refer                                                                                                                                      ; 30       ; None ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;         Refer                                                                                                                                      ; 30       ; None ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;         Refer                                                                                                                                      ; 30       ; None ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;         Refer                                                                                                                                      ; 30       ; None ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;         Refer                                                                                                                                      ; 30       ; None ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;         Refer                                                                                                                                      ; 30       ; None ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;         Refer                                                                                                                                      ; 30       ; None ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;         Refer                                                                                                                                      ; 30       ; None ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;         Refer                                                                                                                                      ; 30       ; None ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;         Refer                                                                                                                                      ; 30       ; None ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;         Refer                                                                                                                                      ; 30       ; None ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;         Refer                                                                                                                                      ; 30       ; None ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;         Refer                                                                                                                                      ; 30       ; None ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;         Refer                                                                                                                                      ; 30       ; None ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;         Refer                                                                                                                                      ; 30       ; None ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;     CPI_MODE                                                                                                                                       ;          ;      ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;         Refer                                                                                                                                      ; 104      ; None ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;         Refer                                                                                                                                      ; 126      ; None ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;         Refer                                                                                                                                      ; 140      ; None ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;         Refer                                                                                                                                      ; 104      ; None ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;         Refer                                                                                                                                      ; 126      ; None ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;         Refer                                                                                                                                      ; 140      ; None ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;         Refer                                                                                                                                      ; 104      ; None ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;         Refer                                                                                                                                      ; 126      ; None ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;         Refer                                                                                                                                      ; 140      ; None ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;         Refer                                                                                                                                      ; 104      ; None ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;         Refer                                                                                                                                      ; 126      ; None ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;         Refer                                                                                                                                      ; 140      ; None ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;         Refer                                                                                                                                      ; 104      ; None ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;         Refer                                                                                                                                      ; 126      ; None ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;         Refer                                                                                                                                      ; 140      ; None ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;         Refer                                                                                                                                      ; 104      ; None ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;         Refer                                                                                                                                      ; 126      ; None ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;         Refer                                                                                                                                      ; 140      ; None ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;         Refer                                                                                                                                      ; 104      ; None ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;         Refer                                                                                                                                      ; 126      ; None ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;         Refer                                                                                                                                      ; 140      ; None ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;         Refer                                                                                                                                      ; 104      ; None ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;         Refer                                                                                                                                      ; 126      ; None ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;         Refer                                                                                                                                      ; 140      ; None ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;         Refer                                                                                                                                      ; 104      ; None ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;         Refer                                                                                                                                      ; 126      ; None ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;         Refer                                                                                                                                      ; 140      ; None ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;         Refer                                                                                                                                      ; 104      ; None ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;         Refer                                                                                                                                      ; 126      ; None ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;         Refer                                                                                                                                      ; 140      ; None ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;         Refer                                                                                                                                      ; 104      ; None ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;         Refer                                                                                                                                      ; 126      ; None ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;         Refer                                                                                                                                      ; 140      ; None ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;         Refer                                                                                                                                      ; 104      ; None ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;         Refer                                                                                                                                      ; 126      ; None ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;         Refer                                                                                                                                      ; 140      ; None ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;         Refer                                                                                                                                      ; 104      ; None ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;         Refer                                                                                                                                      ; 126      ; None ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;         Refer                                                                                                                                      ; 140      ; None ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;         Refer                                                                                                                                      ; 104      ; None ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;         Refer                                                                                                                                      ; 126      ; None ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;         Refer                                                                                                                                      ; 140      ; None ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;         Refer                                                                                                                                      ; 104      ; None ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;         Refer                                                                                                                                      ; 126      ; None ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;         Refer                                                                                                                                      ; 140      ; None ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;         Refer                                                                                                                                      ; 104      ; None ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;         Refer                                                                                                                                      ; 126      ; None ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;         Refer                                                                                                                                      ; 140      ; None ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;         Refer                                                                                                                                      ; 104      ; None ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;         Refer                                                                                                                                      ; 126      ; None ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;         Refer                                                                                                                                      ; 140      ; None ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;         Refer                                                                                                                                      ; 104      ; None ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;         Refer                                                                                                                                      ; 126      ; None ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;         Refer                                                                                                                                      ; 140      ; None ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;         Refer                                                                                                                                      ; 104      ; None ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;         Refer                                                                                                                                      ; 126      ; None ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;         Refer                                                                                                                                      ; 140      ; None ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;         Refer                                                                                                                                      ; 104      ; None ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;         Refer                                                                                                                                      ; 126      ; None ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;         Refer                                                                                                                                      ; 140      ; None ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;         Refer                                                                                                                                      ; 104      ; None ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;         Refer                                                                                                                                      ; 126      ; None ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;         Refer                                                                                                                                      ; 140      ; None ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;     FLUSHCACHE_NOT_SUPPORTED                                                                                                                       ;          ;      ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;         Define                                                                                                                                     ; 81       ;      ; 1                                                                                                                                                                                        ;                                                                                                                                                                                                                              ;
;     INCLUDE                                                                                                                                        ;          ;      ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;         Define                                                                                                                                     ; 94       ;      ; IOSF_SB    1                                                                                                                                                                             ;                                                                                                                                                                                                                              ;
;     INCLUDE_POISON_INJECTION                                                                                                                       ;          ;      ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;         Define                                                                                                                                     ; 76       ;      ; 1                                                                                                                                                                                        ;                                                                                                                                                                                                                              ;
;     INC_AC_ERSC_0                                                                                                                                  ;          ;      ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;         Define                                                                                                                                     ; 132      ;      ; 1                                                                                                                                                                                        ;                                                                                                                                                                                                                              ;
;     INC_AC_ERSC_2                                                                                                                                  ;          ;      ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;         Define                                                                                                                                     ; 134      ;      ; 1                                                                                                                                                                                        ;                                                                                                                                                                                                                              ;
;     INC_AC_ERSC_4                                                                                                                                  ;          ;      ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;         Define                                                                                                                                     ; 135      ;      ; 1                                                                                                                                                                                        ;                                                                                                                                                                                                                              ;
;     INC_AC_VRSC_0                                                                                                                                  ;          ;      ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;         Define                                                                                                                                     ; 146      ;      ; 1                                                                                                                                                                                        ;                                                                                                                                                                                                                              ;
;     INC_AC_VRSC_1                                                                                                                                  ;          ;      ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;         Define                                                                                                                                     ; 147      ;      ; 1                                                                                                                                                                                        ;                                                                                                                                                                                                                              ;
;     INC_AC_VRSC_2                                                                                                                                  ;          ;      ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;         Define                                                                                                                                     ; 148      ;      ; 1                                                                                                                                                                                        ;                                                                                                                                                                                                                              ;
;     INC_AC_WSC_0                                                                                                                                   ;          ;      ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;         Define                                                                                                                                     ; 114      ;      ; 1                                                                                                                                                                                        ;                                                                                                                                                                                                                              ;
;     INC_AC_WSC_2                                                                                                                                   ;          ;      ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;         Define                                                                                                                                     ; 116      ;      ; 1                                                                                                                                                                                        ;                                                                                                                                                                                                                              ;
;     INC_AC_WSC_3                                                                                                                                   ;          ;      ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;         Define                                                                                                                                     ; 117      ;      ; 1                                                                                                                                                                                        ;                                                                                                                                                                                                                              ;
;     INC_AC_WSC_4                                                                                                                                   ;          ;      ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;         Define                                                                                                                                     ; 118      ;      ; 1                                                                                                                                                                                        ;                                                                                                                                                                                                                              ;
;     INC_AC_WSC_5                                                                                                                                   ;          ;      ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;         Define                                                                                                                                     ; 119      ;      ; 1                                                                                                                                                                                        ;                                                                                                                                                                                                                              ;
;     INC_AC_WSC_7                                                                                                                                   ;          ;      ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;         Define                                                                                                                                     ; 121      ;      ; 1                                                                                                                                                                                        ;                                                                                                                                                                                                                              ;
;     INTEL_ONLY_CXLIPDEV                                                                                                                            ;          ;      ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;         Refer                                                                                                                                      ; 52       ; None ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;         Refer                                                                                                                                      ; 52       ; None ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;         Refer                                                                                                                                      ; 52       ; None ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;         Refer                                                                                                                                      ; 52       ; None ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;         Refer                                                                                                                                      ; 52       ; None ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;         Refer                                                                                                                                      ; 52       ; None ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;         Refer                                                                                                                                      ; 52       ; None ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;         Refer                                                                                                                                      ; 52       ; None ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;         Refer                                                                                                                                      ; 52       ; None ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;         Refer                                                                                                                                      ; 52       ; None ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;         Refer                                                                                                                                      ; 52       ; None ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;         Refer                                                                                                                                      ; 52       ; None ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;         Refer                                                                                                                                      ; 52       ; None ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;         Refer                                                                                                                                      ; 52       ; None ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;         Refer                                                                                                                                      ; 52       ; None ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;         Refer                                                                                                                                      ; 52       ; None ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;         Refer                                                                                                                                      ; 52       ; None ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;         Refer                                                                                                                                      ; 52       ; None ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;         Refer                                                                                                                                      ; 52       ; None ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;         Refer                                                                                                                                      ; 52       ; None ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;         Refer                                                                                                                                      ; 52       ; None ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;     QUESTA_INTEL_OEM                                                                                                                               ;          ;      ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;         Refer                                                                                                                                      ; 153      ; None ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;         Refer                                                                                                                                      ; 153      ; None ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;         Refer                                                                                                                                      ; 153      ; None ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;         Refer                                                                                                                                      ; 153      ; None ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;         Refer                                                                                                                                      ; 153      ; None ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;         Refer                                                                                                                                      ; 153      ; None ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;         Refer                                                                                                                                      ; 153      ; None ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;         Refer                                                                                                                                      ; 153      ; None ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;         Refer                                                                                                                                      ; 153      ; None ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;         Refer                                                                                                                                      ; 153      ; None ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;         Refer                                                                                                                                      ; 153      ; None ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;         Refer                                                                                                                                      ; 153      ; None ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;         Refer                                                                                                                                      ; 153      ; None ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;         Refer                                                                                                                                      ; 153      ; None ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;         Refer                                                                                                                                      ; 153      ; None ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;         Refer                                                                                                                                      ; 153      ; None ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;         Refer                                                                                                                                      ; 153      ; None ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;         Refer                                                                                                                                      ; 153      ; None ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;         Refer                                                                                                                                      ; 153      ; None ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;         Refer                                                                                                                                      ; 153      ; None ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;         Refer                                                                                                                                      ; 153      ; None ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;     SUPPORT_ALGORITHM_1A                                                                                                                           ;          ;      ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;         Define                                                                                                                                     ; 62       ;      ; 1                                                                                                                                                                                        ;                                                                                                                                                                                                                              ;
;         Refer                                                                                                                                      ; 66       ; RTL  ; 1                                                                                                                                                                                        ;                                                                                                                                                                                                                              ;
;         Refer                                                                                                                                      ; 66       ; RTL  ; 1                                                                                                                                                                                        ;                                                                                                                                                                                                                              ;
;         Refer                                                                                                                                      ; 66       ; RTL  ; 1                                                                                                                                                                                        ;                                                                                                                                                                                                                              ;
;         Refer                                                                                                                                      ; 66       ; RTL  ; 1                                                                                                                                                                                        ;                                                                                                                                                                                                                              ;
;         Refer                                                                                                                                      ; 66       ; RTL  ; 1                                                                                                                                                                                        ;                                                                                                                                                                                                                              ;
;         Refer                                                                                                                                      ; 66       ; RTL  ; 1                                                                                                                                                                                        ;                                                                                                                                                                                                                              ;
;         Refer                                                                                                                                      ; 66       ; RTL  ; 1                                                                                                                                                                                        ;                                                                                                                                                                                                                              ;
;         Refer                                                                                                                                      ; 66       ; RTL  ; 1                                                                                                                                                                                        ;                                                                                                                                                                                                                              ;
;         Refer                                                                                                                                      ; 66       ; RTL  ; 1                                                                                                                                                                                        ;                                                                                                                                                                                                                              ;
;         Refer                                                                                                                                      ; 66       ; RTL  ; 1                                                                                                                                                                                        ;                                                                                                                                                                                                                              ;
;         Refer                                                                                                                                      ; 66       ; RTL  ; 1                                                                                                                                                                                        ;                                                                                                                                                                                                                              ;
;         Refer                                                                                                                                      ; 66       ; RTL  ; 1                                                                                                                                                                                        ;                                                                                                                                                                                                                              ;
;         Refer                                                                                                                                      ; 66       ; RTL  ; 1                                                                                                                                                                                        ;                                                                                                                                                                                                                              ;
;         Refer                                                                                                                                      ; 66       ; RTL  ; 1                                                                                                                                                                                        ;                                                                                                                                                                                                                              ;
;         Refer                                                                                                                                      ; 66       ; RTL  ; 1                                                                                                                                                                                        ;                                                                                                                                                                                                                              ;
;         Refer                                                                                                                                      ; 66       ; RTL  ; 1                                                                                                                                                                                        ;                                                                                                                                                                                                                              ;
;         Refer                                                                                                                                      ; 66       ; RTL  ; 1                                                                                                                                                                                        ;                                                                                                                                                                                                                              ;
;         Refer                                                                                                                                      ; 66       ; RTL  ; 1                                                                                                                                                                                        ;                                                                                                                                                                                                                              ;
;         Refer                                                                                                                                      ; 66       ; RTL  ; 1                                                                                                                                                                                        ;                                                                                                                                                                                                                              ;
;         Refer                                                                                                                                      ; 66       ; RTL  ; 1                                                                                                                                                                                        ;                                                                                                                                                                                                                              ;
;         Refer                                                                                                                                      ; 66       ; RTL  ; 1                                                                                                                                                                                        ;                                                                                                                                                                                                                              ;
;     SUPPORT_ALGORITHM_1B                                                                                                                           ;          ;      ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;         Refer                                                                                                                                      ; 71       ; None ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;         Refer                                                                                                                                      ; 71       ; None ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;         Refer                                                                                                                                      ; 71       ; None ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;         Refer                                                                                                                                      ; 71       ; None ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;         Refer                                                                                                                                      ; 71       ; None ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;         Refer                                                                                                                                      ; 71       ; None ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;         Refer                                                                                                                                      ; 71       ; None ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;         Refer                                                                                                                                      ; 71       ; None ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;         Refer                                                                                                                                      ; 71       ; None ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;         Refer                                                                                                                                      ; 71       ; None ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;         Refer                                                                                                                                      ; 71       ; None ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;         Refer                                                                                                                                      ; 71       ; None ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;         Refer                                                                                                                                      ; 71       ; None ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;         Refer                                                                                                                                      ; 71       ; None ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;         Refer                                                                                                                                      ; 71       ; None ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;         Refer                                                                                                                                      ; 71       ; None ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;         Refer                                                                                                                                      ; 71       ; None ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;         Refer                                                                                                                                      ; 71       ; None ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;         Refer                                                                                                                                      ; 71       ; None ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;         Refer                                                                                                                                      ; 71       ; None ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;         Refer                                                                                                                                      ; 71       ; None ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;     SUPPORT_CXL_CACHE                                                                                                                              ;          ;      ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;         Define                                                                                                                                     ; 57       ;      ; 1                                                                                                                                                                                        ;                                                                                                                                                                                                                              ;
;     SUPPORT_CXL_IO                                                                                                                                 ;          ;      ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;         Define                                                                                                                                     ; 58       ;      ; 1                                                                                                                                                                                        ;                                                                                                                                                                                                                              ;
; common/cafu_csr0/ccv_afu_pkg.sv                                                                                                                    ;          ;      ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;     CCV_AFU_PKG_VH                                                                                                                                 ;          ;      ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;         Refer                                                                                                                                      ; 37       ; None ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;         Define                                                                                                                                     ; 38       ;      ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;     QUESTA_INTEL_OEM                                                                                                                               ;          ;      ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;         Refer                                                                                                                                      ; 82       ; None ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
; common/cafu_csr0/ccv_afu_reg_macros.vh.iv                                                                                                          ;          ;      ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;     QUESTA_INTEL_OEM                                                                                                                               ;          ;      ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;         Refer                                                                                                                                      ; 97       ; None ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;     RTLGEN_CCV_AFU_EN_FF                                                                                                                           ;          ;      ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;         Define                                                                                                                                     ; 39       ;      ; always_ff @(posedge rtl_clk)                                                                                                                                                             ; rtl_clk,rst_n,rst_val,en,d,q                                                                                                                                                                                                 ;
;                                                                                                                                                    ;          ;      ;         if (!rst_n) q <= rst_val;                                                                                                                                                        ;                                                                                                                                                                                                                              ;
;                                                                                                                                                    ;          ;      ;         else                                                                                                                                                                             ;                                                                                                                                                                                                                              ;
;                                                                                                                                                    ;          ;      ;             if (en) q <= d;                                                                                                                                                              ;                                                                                                                                                                                                                              ;
;     RTLGEN_CCV_AFU_EN_FF_NEGEDGE                                                                                                                   ;          ;      ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;         Define                                                                                                                                     ; 50       ;      ; always_ff @(negedge rtl_clk)                                                                                                                                                             ; rtl_clk,rst_n,rst_val,en,d,q                                                                                                                                                                                                 ;
;                                                                                                                                                    ;          ;      ;         if (!rst_n) q <= rst_val;                                                                                                                                                        ;                                                                                                                                                                                                                              ;
;                                                                                                                                                    ;          ;      ;         else                                                                                                                                                                             ;                                                                                                                                                                                                                              ;
;                                                                                                                                                    ;          ;      ;             if (en) q <= d;                                                                                                                                                              ;                                                                                                                                                                                                                              ;
;     RTLGEN_CCV_AFU_EN_FF_RSTD                                                                                                                      ;          ;      ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;         Define                                                                                                                                     ; 76       ;      ; genvar \gen_``d`` ;                                                                                                                                                                      ; rtl_clk,rst_n,rst_val,en,d,q                                                                                                                                                                                                 ;
;                                                                                                                                                    ;          ;      ;    generate                                                                                                                                                                              ;                                                                                                                                                                                                                              ;
;                                                                                                                                                    ;          ;      ;       if (1) begin : \en_ff_rstd_``d``                                                                                                                                                   ;                                                                                                                                                                                                                              ;
;                                                                                                                                                    ;          ;      ;          logic [$bits(q)-1:0] rst_vec, set_vec, d_vec, q_vec;                                                                                                                            ;                                                                                                                                                                                                                              ;
;                                                                                                                                                    ;          ;      ;          assign rst_vec = !rst_n ? ~rst_val : '0;                                                                                                                                        ;                                                                                                                                                                                                                              ;
;                                                                                                                                                    ;          ;      ;          assign set_vec = !rst_n ? rst_val : '0;                                                                                                                                         ;                                                                                                                                                                                                                              ;
;                                                                                                                                                    ;          ;      ;          assign d_vec = d;                                                                                                                                                               ;                                                                                                                                                                                                                              ;
;                                                                                                                                                    ;          ;      ;          assign q = q_vec;                                                                                                                                                               ;                                                                                                                                                                                                                              ;
;                                                                                                                                                    ;          ;      ;          for ( \gen_``d`` = 0 ; \gen_``d`` < $bits(q) ; \gen_``d`` = \gen_``d`` + 1)                                                                                                     ;                                                                                                                                                                                                                              ;
;                                                                                                                                                    ;          ;      ;             always_ff @(posedge rtl_clk)                                                                                                                                                 ;                                                                                                                                                                                                                              ;
;                                                                                                                                                    ;          ;      ;                if (rst_vec[ \gen_``d`` ])                                                                                                                                                ;                                                                                                                                                                                                                              ;
;                                                                                                                                                    ;          ;      ;                   q_vec[ \gen_``d`` ] <= '0;                                                                                                                                             ;                                                                                                                                                                                                                              ;
;                                                                                                                                                    ;          ;      ;                else if (set_vec[ \gen_``d`` ])                                                                                                                                           ;                                                                                                                                                                                                                              ;
;                                                                                                                                                    ;          ;      ;                   q_vec[ \gen_``d`` ] <= '1;                                                                                                                                             ;                                                                                                                                                                                                                              ;
;                                                                                                                                                    ;          ;      ;                else if (en)                                                                                                                                                              ;                                                                                                                                                                                                                              ;
;                                                                                                                                                    ;          ;      ;                   q_vec[ \gen_``d`` ] <= d_vec[ \gen_``d`` ];                                                                                                                            ;                                                                                                                                                                                                                              ;
;                                                                                                                                                    ;          ;      ;       end                                                                                                                                                                                ;                                                                                                                                                                                                                              ;
;                                                                                                                                                    ;          ;      ;    endgenerate                                                                                                                                                                           ;                                                                                                                                                                                                                              ;
;     RTLGEN_CCV_AFU_FF                                                                                                                              ;          ;      ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;         Define                                                                                                                                     ; 34       ;      ; always_ff @(posedge rtl_clk)                                                                                                                                                             ; rtl_clk,rst_n,rst_val,d,q                                                                                                                                                                                                    ;
;                                                                                                                                                    ;          ;      ;         if (!rst_n) q <= rst_val;                                                                                                                                                        ;                                                                                                                                                                                                                              ;
;                                                                                                                                                    ;          ;      ;         else        q <= d;                                                                                                                                                              ;                                                                                                                                                                                                                              ;
;     RTLGEN_CCV_AFU_FF_NEGEDGE                                                                                                                      ;          ;      ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;         Define                                                                                                                                     ; 45       ;      ; always_ff @(negedge rtl_clk)                                                                                                                                                             ; rtl_clk,rst_n,rst_val,d,q                                                                                                                                                                                                    ;
;                                                                                                                                                    ;          ;      ;         if (!rst_n) q <= rst_val;                                                                                                                                                        ;                                                                                                                                                                                                                              ;
;                                                                                                                                                    ;          ;      ;         else        q <= d;                                                                                                                                                              ;                                                                                                                                                                                                                              ;
;     RTLGEN_CCV_AFU_FF_RSTD                                                                                                                         ;          ;      ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;         Define                                                                                                                                     ; 56       ;      ; genvar \gen_``d`` ;                                                                                                                                                                      ; rtl_clk,rst_n,rst_val,d,q                                                                                                                                                                                                    ;
;                                                                                                                                                    ;          ;      ;    generate                                                                                                                                                                              ;                                                                                                                                                                                                                              ;
;                                                                                                                                                    ;          ;      ;       if (1) begin : \ff_rstd_``d``                                                                                                                                                      ;                                                                                                                                                                                                                              ;
;                                                                                                                                                    ;          ;      ;          logic [$bits(q)-1:0] rst_vec, set_vec, d_vec, q_vec;                                                                                                                            ;                                                                                                                                                                                                                              ;
;                                                                                                                                                    ;          ;      ;          assign rst_vec = !rst_n ? ~rst_val : '0;                                                                                                                                        ;                                                                                                                                                                                                                              ;
;                                                                                                                                                    ;          ;      ;          assign set_vec = !rst_n ? rst_val : '0;                                                                                                                                         ;                                                                                                                                                                                                                              ;
;                                                                                                                                                    ;          ;      ;          assign d_vec = d;                                                                                                                                                               ;                                                                                                                                                                                                                              ;
;                                                                                                                                                    ;          ;      ;          assign q = q_vec;                                                                                                                                                               ;                                                                                                                                                                                                                              ;
;                                                                                                                                                    ;          ;      ;          for ( \gen_``d`` = 0 ; \gen_``d`` < $bits(q) ; \gen_``d`` = \gen_``d`` + 1)                                                                                                     ;                                                                                                                                                                                                                              ;
;                                                                                                                                                    ;          ;      ;             always_ff @(posedge rtl_clk)                                                                                                                                                 ;                                                                                                                                                                                                                              ;
;                                                                                                                                                    ;          ;      ;                if (rst_vec[ \gen_``d`` ])                                                                                                                                                ;                                                                                                                                                                                                                              ;
;                                                                                                                                                    ;          ;      ;                   q_vec[ \gen_``d`` ] <= '0;                                                                                                                                             ;                                                                                                                                                                                                                              ;
;                                                                                                                                                    ;          ;      ;                else if (set_vec[ \gen_``d`` ])                                                                                                                                           ;                                                                                                                                                                                                                              ;
;                                                                                                                                                    ;          ;      ;                   q_vec[ \gen_``d`` ] <= '1;                                                                                                                                             ;                                                                                                                                                                                                                              ;
;                                                                                                                                                    ;          ;      ;                else                                                                                                                                                                      ;                                                                                                                                                                                                                              ;
;                                                                                                                                                    ;          ;      ;                   q_vec[ \gen_``d`` ] <= d_vec[ \gen_``d`` ];                                                                                                                            ;                                                                                                                                                                                                                              ;
;                                                                                                                                                    ;          ;      ;       end                                                                                                                                                                                ;                                                                                                                                                                                                                              ;
;                                                                                                                                                    ;          ;      ;    endgenerate                                                                                                                                                                           ;                                                                                                                                                                                                                              ;
; common/cafu_csr0/fifo_sync_1.sv                                                                                                                    ;          ;      ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;     QUESTA_INTEL_OEM                                                                                                                               ;          ;      ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;         Refer                                                                                                                                      ; 143      ; None ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
; common/cafu_csr0/mwae_afu_status_regs.sv                                                                                                           ;          ;      ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;     QUESTA_INTEL_OEM                                                                                                                               ;          ;      ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;         Refer                                                                                                                                      ; 89       ; None ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
; common/cafu_csr0/mwae_config_and_cxl_errors_reg.sv                                                                                                 ;          ;      ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;     FLUSHCACHE_NOT_SUPPORTED                                                                                                                       ;          ;      ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;         Refer                                                                                                                                      ; 103      ; RTL  ; 1                                                                                                                                                                                        ;                                                                                                                                                                                                                              ;
;     QUESTA_INTEL_OEM                                                                                                                               ;          ;      ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;         Refer                                                                                                                                      ; 152      ; None ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
; common/cafu_csr0/mwae_config_check.sv                                                                                                              ;          ;      ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;     INC_AC_ERSC_0                                                                                                                                  ;          ;      ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;         Refer                                                                                                                                      ; 132      ; RTL  ; 1                                                                                                                                                                                        ;                                                                                                                                                                                                                              ;
;     INC_AC_ERSC_1                                                                                                                                  ;          ;      ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;         Refer                                                                                                                                      ; 137      ; None ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;     INC_AC_ERSC_2                                                                                                                                  ;          ;      ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;         Refer                                                                                                                                      ; 142      ; RTL  ; 1                                                                                                                                                                                        ;                                                                                                                                                                                                                              ;
;     INC_AC_ERSC_4                                                                                                                                  ;          ;      ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;         Refer                                                                                                                                      ; 147      ; RTL  ; 1                                                                                                                                                                                        ;                                                                                                                                                                                                                              ;
;     INC_AC_VRSC_0                                                                                                                                  ;          ;      ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;         Refer                                                                                                                                      ; 160      ; RTL  ; 1                                                                                                                                                                                        ;                                                                                                                                                                                                                              ;
;         Refer                                                                                                                                      ; 181      ; RTL  ; 1                                                                                                                                                                                        ;                                                                                                                                                                                                                              ;
;     INC_AC_VRSC_1                                                                                                                                  ;          ;      ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;         Refer                                                                                                                                      ; 163      ; RTL  ; 1                                                                                                                                                                                        ;                                                                                                                                                                                                                              ;
;         Refer                                                                                                                                      ; 186      ; RTL  ; 1                                                                                                                                                                                        ;                                                                                                                                                                                                                              ;
;     INC_AC_VRSC_2                                                                                                                                  ;          ;      ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;         Refer                                                                                                                                      ; 166      ; RTL  ; 1                                                                                                                                                                                        ;                                                                                                                                                                                                                              ;
;         Refer                                                                                                                                      ; 191      ; RTL  ; 1                                                                                                                                                                                        ;                                                                                                                                                                                                                              ;
;     INC_AC_VRSC_4                                                                                                                                  ;          ;      ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;         Refer                                                                                                                                      ; 169      ; None ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;         Refer                                                                                                                                      ; 196      ; None ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;     INC_AC_WSC_0                                                                                                                                   ;          ;      ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;         Refer                                                                                                                                      ; 83       ; RTL  ; 1                                                                                                                                                                                        ;                                                                                                                                                                                                                              ;
;     INC_AC_WSC_1                                                                                                                                   ;          ;      ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;         Refer                                                                                                                                      ; 88       ; None ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;     INC_AC_WSC_2                                                                                                                                   ;          ;      ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;         Refer                                                                                                                                      ; 93       ; RTL  ; 1                                                                                                                                                                                        ;                                                                                                                                                                                                                              ;
;     INC_AC_WSC_3                                                                                                                                   ;          ;      ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;         Refer                                                                                                                                      ; 98       ; RTL  ; 1                                                                                                                                                                                        ;                                                                                                                                                                                                                              ;
;     INC_AC_WSC_4                                                                                                                                   ;          ;      ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;         Refer                                                                                                                                      ; 103      ; RTL  ; 1                                                                                                                                                                                        ;                                                                                                                                                                                                                              ;
;     INC_AC_WSC_5                                                                                                                                   ;          ;      ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;         Refer                                                                                                                                      ; 108      ; RTL  ; 1                                                                                                                                                                                        ;                                                                                                                                                                                                                              ;
;     INC_AC_WSC_6                                                                                                                                   ;          ;      ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;         Refer                                                                                                                                      ; 113      ; None ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;     INC_AC_WSC_7                                                                                                                                   ;          ;      ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;         Refer                                                                                                                                      ; 118      ; RTL  ; 1                                                                                                                                                                                        ;                                                                                                                                                                                                                              ;
;     QUESTA_INTEL_OEM                                                                                                                               ;          ;      ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;         Refer                                                                                                                                      ; 243      ; None ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;     SUPPORT_CXL_CACHE                                                                                                                              ;          ;      ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;         Refer                                                                                                                                      ; 64       ; RTL  ; 1                                                                                                                                                                                        ;                                                                                                                                                                                                                              ;
;     SUPPORT_CXL_CACHE_AND_IO                                                                                                                       ;          ;      ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;         Refer                                                                                                                                      ; 69       ; None ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;     SUPPORT_CXL_IO                                                                                                                                 ;          ;      ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;         Refer                                                                                                                                      ; 59       ; RTL  ; 1                                                                                                                                                                                        ;                                                                                                                                                                                                                              ;
; common/cafu_csr0/mwae_debug_logs.sv                                                                                                                ;          ;      ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;     ALG_1A_SUPPORT_SELF_CHECK                                                                                                                      ;          ;      ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;         Refer                                                                                                                                      ; 52       ; RTL  ; 1                                                                                                                                                                                        ;                                                                                                                                                                                                                              ;
;         Refer                                                                                                                                      ; 162      ; RTL  ; 1                                                                                                                                                                                        ;                                                                                                                                                                                                                              ;
;     QUESTA_INTEL_OEM                                                                                                                               ;          ;      ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;         Refer                                                                                                                                      ; 453      ; None ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;     SUPPORT_ALGORITHM_1A                                                                                                                           ;          ;      ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;         Refer                                                                                                                                      ; 51       ; RTL  ; 1                                                                                                                                                                                        ;                                                                                                                                                                                                                              ;
;         Refer                                                                                                                                      ; 118      ; RTL  ; 1                                                                                                                                                                                        ;                                                                                                                                                                                                                              ;
;     SUPPORT_ALGORITHM_1B                                                                                                                           ;          ;      ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;         Refer                                                                                                                                      ; 65       ; None ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;         Refer                                                                                                                                      ; 119      ; None ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
; common/cafu_csr0/mwae_error_injection_regs.sv                                                                                                      ;          ;      ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;     INCLUDE_POISON_INJECTION                                                                                                                       ;          ;      ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;         Refer                                                                                                                                      ; 41       ; RTL  ; 1                                                                                                                                                                                        ;                                                                                                                                                                                                                              ;
;         Refer                                                                                                                                      ; 52       ; RTL  ; 1                                                                                                                                                                                        ;                                                                                                                                                                                                                              ;
;     QUESTA_INTEL_OEM                                                                                                                               ;          ;      ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;         Refer                                                                                                                                      ; 70       ; None ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
; common/cafu_csr0/mwae_poison_injection.sv                                                                                                          ;          ;      ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;     QUESTA_INTEL_OEM                                                                                                                               ;          ;      ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;         Refer                                                                                                                                      ; 123      ; None ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
; common/cafu_csr0/mwae_top.sv                                                                                                                       ;          ;      ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;     ALG_1A_SUPPORT_NON_SELF_CHECK                                                                                                                  ;          ;      ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;         Refer                                                                                                                                      ; 576      ; None ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;         Refer                                                                                                                                      ; 750      ; None ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;         Refer                                                                                                                                      ; 773      ; None ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;     ALG_1A_SUPPORT_SELF_CHECK                                                                                                                      ;          ;      ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;         Refer                                                                                                                                      ; 125      ; RTL  ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;         Refer                                                                                                                                      ; 566      ; RTL  ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;         Refer                                                                                                                                      ; 634      ; RTL  ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;         Refer                                                                                                                                      ; 742      ; RTL  ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;         Refer                                                                                                                                      ; 756      ; RTL  ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;         Refer                                                                                                                                      ; 766      ; RTL  ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;     FLUSHCACHE_NOT_SUPPORTED                                                                                                                       ;          ;      ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;         Refer                                                                                                                                      ; 479      ; RTL  ; 1                                                                                                                                                                                        ;                                                                                                                                                                                                                              ;
;     INCLUDE_POISON_INJECTION                                                                                                                       ;          ;      ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;         Refer                                                                                                                                      ; 329      ; RTL  ; 1                                                                                                                                                                                        ;                                                                                                                                                                                                                              ;
;         Refer                                                                                                                                      ; 368      ; RTL  ; 1                                                                                                                                                                                        ;                                                                                                                                                                                                                              ;
;         Refer                                                                                                                                      ; 499      ; RTL  ; 1                                                                                                                                                                                        ;                                                                                                                                                                                                                              ;
;     QUESTA_INTEL_OEM                                                                                                                               ;          ;      ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;         Refer                                                                                                                                      ; 828      ; None ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;     SUPPORT_ALGORITHM_1A                                                                                                                           ;          ;      ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;         Refer                                                                                                                                      ; 114      ; RTL  ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;         Refer                                                                                                                                      ; 547      ; RTL  ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;         Refer                                                                                                                                      ; 565      ; RTL  ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;         Refer                                                                                                                                      ; 575      ; RTL  ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;         Refer                                                                                                                                      ; 633      ; RTL  ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;         Refer                                                                                                                                      ; 692      ; RTL  ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;     SUPPORT_ALGORITHM_1B                                                                                                                           ;          ;      ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;         Refer                                                                                                                                      ; 147      ; None ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;         Refer                                                                                                                                      ; 553      ; None ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;         Refer                                                                                                                                      ; 585      ; None ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;         Refer                                                                                                                                      ; 595      ; None ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;         Refer                                                                                                                                      ; 646      ; None ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;         Refer                                                                                                                                      ; 696      ; None ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;     SUPPORT_ALGORITHM_2                                                                                                                            ;          ;      ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;         Refer                                                                                                                                      ; 155      ; None ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;         Refer                                                                                                                                      ; 559      ; None ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;         Refer                                                                                                                                      ; 700      ; None ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
; common/cafu_csr0/mwae_top_level_fsm.sv                                                                                                             ;          ;      ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;     FLUSHCACHE_NOT_SUPPORTED                                                                                                                       ;          ;      ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;         Refer                                                                                                                                      ; 362      ; RTL  ; 1                                                                                                                                                                                        ;                                                                                                                                                                                                                              ;
;     QUESTA_INTEL_OEM                                                                                                                               ;          ;      ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;         Refer                                                                                                                                      ; 376      ; None ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;     SUPPORT_ALGORITHM_1A                                                                                                                           ;          ;      ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;         Refer                                                                                                                                      ; 40       ; RTL  ; 1                                                                                                                                                                                        ;                                                                                                                                                                                                                              ;
;         Refer                                                                                                                                      ; 188      ; RTL  ; 1                                                                                                                                                                                        ;                                                                                                                                                                                                                              ;
;         Refer                                                                                                                                      ; 238      ; RTL  ; 1                                                                                                                                                                                        ;                                                                                                                                                                                                                              ;
;         Refer                                                                                                                                      ; 274      ; RTL  ; 1                                                                                                                                                                                        ;                                                                                                                                                                                                                              ;
;     SUPPORT_ALGORITHM_1B                                                                                                                           ;          ;      ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;         Refer                                                                                                                                      ; 44       ; None ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;         Refer                                                                                                                                      ; 191      ; None ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;         Refer                                                                                                                                      ; 245      ; None ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;     SUPPORT_ALGORITHM_2                                                                                                                            ;          ;      ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;         Refer                                                                                                                                      ; 48       ; None ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;         Refer                                                                                                                                      ; 194      ; None ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;         Refer                                                                                                                                      ; 252      ; None ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;     SUPPORT_ALGORITHM_7                                                                                                                            ;          ;      ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;         Refer                                                                                                                                      ; 52       ; None ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;         Refer                                                                                                                                      ; 125      ; None ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;         Refer                                                                                                                                      ; 197      ; None ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;         Refer                                                                                                                                      ; 259      ; None ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;         Refer                                                                                                                                      ; 293      ; None ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
; common/cafu_csr0/pattern_expand_by_byte_mask.sv                                                                                                    ;          ;      ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;     QUESTA_INTEL_OEM                                                                                                                               ;          ;      ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;         Refer                                                                                                                                      ; 157      ; None ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
; common/cafu_csr0/pattern_expand_by_byte_mask_ver2.sv                                                                                               ;          ;      ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;     QUESTA_INTEL_OEM                                                                                                                               ;          ;      ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;         Refer                                                                                                                                      ; 82       ; None ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
; common/cafu_csr0/pattern_reduce_by_pattern_size.sv                                                                                                 ;          ;      ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;     QUESTA_INTEL_OEM                                                                                                                               ;          ;      ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;         Refer                                                                                                                                      ; 66       ; None ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
; common/cafu_csr0/tmp_cafu_csr0_cfg_pkg.sv                                                                                                          ;          ;      ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;     QUESTA_INTEL_OEM                                                                                                                               ;          ;      ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;         Refer                                                                                                                                      ; 1189     ; None ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;     TMP_CAFU_CSR0_CFG_PKG                                                                                                                          ;          ;      ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;         Refer                                                                                                                                      ; 33       ; None ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;         Define                                                                                                                                     ; 34       ;      ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
; common/cafu_csr0/verify_sc_compare.sv                                                                                                              ;          ;      ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;     QUESTA_INTEL_OEM                                                                                                                               ;          ;      ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;         Refer                                                                                                                                      ; 70       ; None ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
; common/cafu_csr0/verify_sc_extract_error_pattern.sv                                                                                                ;          ;      ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;     QUESTA_INTEL_OEM                                                                                                                               ;          ;      ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;         Refer                                                                                                                                      ; 140      ; None ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
; common/cafu_csr0/verify_sc_index_byte_offset.sv                                                                                                    ;          ;      ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;     QUESTA_INTEL_OEM                                                                                                                               ;          ;      ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;         Refer                                                                                                                                      ; 120      ; None ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
; common/cust_afu/cust_afu_wrapper.sv                                                                                                                ;          ;      ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;     QUESTA_INTEL_OEM                                                                                                                               ;          ;      ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;         Refer                                                                                                                                      ; 175      ; None ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
; common/cxl_ed_defines.svh.iv                                                                                                                       ;          ;      ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;     ALG_1A_SUPPORT_SELF_CHECK                                                                                                                      ;          ;      ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;         Define                                                                                                                                     ; 57       ;      ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;     CXL_ED_DEFINES                                                                                                                                 ;          ;      ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;         Refer                                                                                                                                      ; 36       ; None ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;         Define                                                                                                                                     ; 37       ;      ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;         Refer                                                                                                                                      ; 36       ; None ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;         Refer                                                                                                                                      ; 36       ; None ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;         Refer                                                                                                                                      ; 36       ; None ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;         Refer                                                                                                                                      ; 36       ; None ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;         Refer                                                                                                                                      ; 36       ; None ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;         Refer                                                                                                                                      ; 36       ; None ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;     ENABLE_1_SLICE                                                                                                                                 ;          ;      ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;         Define                                                                                                                                     ; 59       ;      ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;     ENABLE_DDR_DBI_PINS                                                                                                                            ;          ;      ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;         Define                                                                                                                                     ; 55       ;      ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;     HDM_16G                                                                                                                                        ;          ;      ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;         Define                                                                                                                                     ; 53       ;      ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;     INCLUDE_CXLMEM_READY                                                                                                                           ;          ;      ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;         Define                                                                                                                                     ; 54       ;      ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;     OOORSP                                                                                                                                         ;          ;      ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;         Define                                                                                                                                     ; 50       ;      ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;     OOORSP_MC_AXI2AVMM                                                                                                                             ;          ;      ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;         Define                                                                                                                                     ; 49       ;      ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;     OOO_SUPPORT                                                                                                                                    ;          ;      ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;         Define                                                                                                                                     ; 51       ;      ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;     SUPPORT_ALGORITHM_1A                                                                                                                           ;          ;      ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;         Define                                                                                                                                     ; 56       ;      ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
; common/cxl_pio/intel_cxl_aer.sv                                                                                                                    ;          ;      ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;     QUESTA_INTEL_OEM                                                                                                                               ;          ;      ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;         Refer                                                                                                                                      ; 366      ; None ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
; common/cxl_pio/intel_cxl_bam_v2_crdt_intf.sv                                                                                                       ;          ;      ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;     QUESTA_INTEL_OEM                                                                                                                               ;          ;      ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;         Refer                                                                                                                                      ; 808      ; None ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
; common/cxl_pio/intel_cxl_default_config.sv                                                                                                         ;          ;      ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;     QUESTA_INTEL_OEM                                                                                                                               ;          ;      ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;         Refer                                                                                                                                      ; 247      ; None ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
; common/cxl_pio/intel_cxl_pf_checker.sv                                                                                                             ;          ;      ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;     QUESTA_INTEL_OEM                                                                                                                               ;          ;      ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;         Refer                                                                                                                                      ; 443      ; None ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
; common/cxl_pio/intel_cxl_pio.sv                                                                                                                    ;          ;      ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;     QUESTA_INTEL_OEM                                                                                                                               ;          ;      ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;         Refer                                                                                                                                      ; 303      ; None ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
; common/cxl_pio/intel_cxl_pio_ed_top.sv                                                                                                             ;          ;      ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;     QUESTA_INTEL_OEM                                                                                                                               ;          ;      ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;         Refer                                                                                                                                      ; 271      ; None ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
; common/cxl_pio/intel_cxl_pio_parameters.sv                                                                                                         ;          ;      ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;     QUESTA_INTEL_OEM                                                                                                                               ;          ;      ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;         Refer                                                                                                                                      ; 28       ; None ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
; common/cxl_pio/intel_cxl_tx_crdt_intf.sv                                                                                                           ;          ;      ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;     QUESTA_INTEL_OEM                                                                                                                               ;          ;      ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;         Refer                                                                                                                                      ; 413      ; None ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
; common/cxl_pio/intel_pcie_bam_v2.sv                                                                                                                ;          ;      ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;     ALTERA_PCIE_S10_ENABLE_ASSERTIONS                                                                                                              ;          ;      ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;         Refer                                                                                                                                      ; 330      ; None ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;     QUESTA_INTEL_OEM                                                                                                                               ;          ;      ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;         Refer                                                                                                                                      ; 415      ; None ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;     REPORT_UVM_ERR                                                                                                                                 ;          ;      ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;         Refer                                                                                                                                      ; 38       ; None ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
; common/cxl_pio/intel_pcie_bam_v2_avmm_intf.sv                                                                                                      ;          ;      ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;     QUESTA_INTEL_OEM                                                                                                                               ;          ;      ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;         Refer                                                                                                                                      ; 541      ; None ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
; common/cxl_pio/intel_pcie_bam_v2_avst_intf.sv                                                                                                      ;          ;      ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;     QUESTA_INTEL_OEM                                                                                                                               ;          ;      ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;         Refer                                                                                                                                      ; 1324     ; None ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
; common/cxl_pio/intel_pcie_bam_v2_cpl.sv                                                                                                            ;          ;      ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;     QUESTA_INTEL_OEM                                                                                                                               ;          ;      ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;         Refer                                                                                                                                      ; 408      ; None ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
; common/cxl_pio/intel_pcie_bam_v2_fifos.sv                                                                                                          ;          ;      ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;     ALTERA_PCIE_S10_ENABLE_ASSERTIONS                                                                                                              ;          ;      ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;         Refer                                                                                                                                      ; 376      ; None ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;     QUESTA_INTEL_OEM                                                                                                                               ;          ;      ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;         Refer                                                                                                                                      ; 389      ; None ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
; common/cxl_pio/intel_pcie_bam_v2_hwtcl.sv                                                                                                          ;          ;      ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;     QUESTA_INTEL_OEM                                                                                                                               ;          ;      ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;         Refer                                                                                                                                      ; 430      ; None ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
; common/cxl_pio/intel_pcie_bam_v2_rw.sv                                                                                                             ;          ;      ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;     QUESTA_INTEL_OEM                                                                                                                               ;          ;      ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;         Refer                                                                                                                                      ; 3475     ; None ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
; common/cxl_pio/intel_pcie_bam_v2_sch_intf.sv                                                                                                       ;          ;      ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;     QUESTA_INTEL_OEM                                                                                                                               ;          ;      ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;         Refer                                                                                                                                      ; 1488     ; None ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
; common/cxl_pio/intel_pcie_reset_sync.v                                                                                                             ;          ;      ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;     QUESTA_INTEL_OEM                                                                                                                               ;          ;      ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;         Refer                                                                                                                                      ; 69       ; None ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
; common/cxl_pio/intel_std_synchronizer_nocut.v                                                                                                      ;          ;      ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;     QUESTA_INTEL_OEM                                                                                                                               ;          ;      ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;         Refer                                                                                                                                      ; 205      ; None ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
; common/cxl_pio/pcie_ed.v                                                                                                                           ;          ;      ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;     QUESTA_INTEL_OEM                                                                                                                               ;          ;      ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;         Refer                                                                                                                                      ; 597      ; None ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
; common/cxl_pio/pcie_ed_MEM0.v                                                                                                                      ;          ;      ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;     QUESTA_INTEL_OEM                                                                                                                               ;          ;      ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;         Refer                                                                                                                                      ; 60       ; None ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
; common/cxl_pio/pcie_ed_MEM0_altera_avalon_onchip_memory2_1932_vi4l4uq.v                                                                            ;          ;      ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;     QUESTA_INTEL_OEM                                                                                                                               ;          ;      ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;         Refer                                                                                                                                      ; 115      ; None ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
; common/cxl_pio/pcie_ed_altera_avalon_sc_fifo_1931_vhmcgqy.v                                                                                        ;          ;      ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;     QUESTA_INTEL_OEM                                                                                                                               ;          ;      ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;         Refer                                                                                                                                      ; 1405     ; None ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
; common/cxl_pio/pcie_ed_altera_avalon_st_pipeline_stage_1920_zterisq.sv                                                                             ;          ;      ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;     QUESTA_INTEL_OEM                                                                                                                               ;          ;      ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;         Refer                                                                                                                                      ; 203      ; None ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
; common/cxl_pio/pcie_ed_altera_merlin_burst_adapter_1922_tsepz7q.sv                                                                                 ;          ;      ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;     QUESTA_INTEL_OEM                                                                                                                               ;          ;      ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;         Refer                                                                                                                                      ; 354      ; None ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
; common/cxl_pio/pcie_ed_altera_merlin_burst_adapter_altera_avalon_st_pipeline_stage_1922_pev47ty.v                                                  ;          ;      ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;     QUESTA_INTEL_OEM                                                                                                                               ;          ;      ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;         Refer                                                                                                                                      ; 91       ; None ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
; common/cxl_pio/pcie_ed_altera_merlin_demultiplexer_1921_s5kn7vi.sv                                                                                 ;          ;      ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;     QUESTA_INTEL_OEM                                                                                                                               ;          ;      ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;         Refer                                                                                                                                      ; 110      ; None ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
; common/cxl_pio/pcie_ed_altera_merlin_master_agent_191_mpbm6tq.sv                                                                                   ;          ;      ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;     QUESTA_INTEL_OEM                                                                                                                               ;          ;      ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;         Refer                                                                                                                                      ; 385      ; None ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
; common/cxl_pio/pcie_ed_altera_merlin_master_translator_191_g7h47bq.sv                                                                              ;          ;      ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;     QUESTA_INTEL_OEM                                                                                                                               ;          ;      ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;         Refer                                                                                                                                      ; 785      ; None ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
; common/cxl_pio/pcie_ed_altera_merlin_multiplexer_1921_5zcdh2i.sv                                                                                   ;          ;      ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;     QUESTA_INTEL_OEM                                                                                                                               ;          ;      ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;         Refer                                                                                                                                      ; 109      ; None ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
; common/cxl_pio/pcie_ed_altera_merlin_multiplexer_1921_zxmqgaq.sv                                                                                   ;          ;      ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;     QUESTA_INTEL_OEM                                                                                                                               ;          ;      ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;         Refer                                                                                                                                      ; 110      ; None ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
; common/cxl_pio/pcie_ed_altera_merlin_router_1921_6kkcoeq.sv                                                                                        ;          ;      ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;     QUESTA_INTEL_OEM                                                                                                                               ;          ;      ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;         Refer                                                                                                                                      ; 246      ; None ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
; common/cxl_pio/pcie_ed_altera_merlin_router_1921_sv2vwxi.sv                                                                                        ;          ;      ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;     QUESTA_INTEL_OEM                                                                                                                               ;          ;      ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;         Refer                                                                                                                                      ; 245      ; None ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
; common/cxl_pio/pcie_ed_altera_merlin_slave_agent_191_ncfkfri.sv                                                                                    ;          ;      ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;     QUESTA_INTEL_OEM                                                                                                                               ;          ;      ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;         Refer                                                                                                                                      ; 677      ; None ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
; common/cxl_pio/pcie_ed_altera_merlin_slave_translator_191_x56fcki.sv                                                                               ;          ;      ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;     QUESTA_INTEL_OEM                                                                                                                               ;          ;      ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;         Refer                                                                                                                                      ; 670      ; None ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
; common/cxl_pio/pcie_ed_altera_mm_interconnect_1920_sx2feoa.v                                                                                       ;          ;      ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;     QUESTA_INTEL_OEM                                                                                                                               ;          ;      ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;         Refer                                                                                                                                      ; 635      ; None ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
; common/cxl_pio/pcie_ed_pio0.v                                                                                                                      ;          ;      ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;     QUESTA_INTEL_OEM                                                                                                                               ;          ;      ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;         Refer                                                                                                                                      ; 239      ; None ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
; common/ed_cxlip_top_pkg.sv                                                                                                                         ;          ;      ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;     ENABLE_1_SLICE                                                                                                                                 ;          ;      ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;         Refer                                                                                                                                      ; 51       ; RTL  ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;     ENABLE_4_SLICE                                                                                                                                 ;          ;      ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;         Refer                                                                                                                                      ; 47       ; None ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;     ENABLE_DDR_DBI_PINS                                                                                                                            ;          ;      ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;         Refer                                                                                                                                      ; 69       ; RTL  ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;     HDM_64G                                                                                                                                        ;          ;      ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;         Refer                                                                                                                                      ; 76       ; None ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;     QUESTA_INTEL_OEM                                                                                                                               ;          ;      ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;         Refer                                                                                                                                      ; 157      ; None ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
; common/ed_mc_axi_if_pkg.sv                                                                                                                         ;          ;      ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;     QUESTA_INTEL_OEM                                                                                                                               ;          ;      ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;         Refer                                                                                                                                      ; 186      ; None ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
; common/ed_rtlgen_include_v12.vh.iv                                                                                                                 ;          ;      ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;     IMPORT_RTLGEN_LATEST_PKG                                                                                                                       ;          ;      ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;         Refer                                                                                                                                      ; 130      ; None ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;         Define                                                                                                                                     ; 131      ;      ; import ed_rtlgen_pkg_v12::*;                                                                                                                                                             ;                                                                                                                                                                                                                              ;
;         Refer                                                                                                                                      ; 130      ; None ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;         Refer                                                                                                                                      ; 130      ; None ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;     QUESTA_INTEL_OEM                                                                                                                               ;          ;      ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;         Refer                                                                                                                                      ; 137      ; None ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;         Refer                                                                                                                                      ; 137      ; None ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;         Refer                                                                                                                                      ; 137      ; None ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;     RTLGEN_CR_ACK_LIST_TO_SB_ACK_LIST                                                                                                              ;          ;      ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;         Refer                                                                                                                                      ; 113      ; None ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;         Define                                                                                                                                     ; 114      ;      ; always_comb begin                                                                                                                                                                        ; cr_ack_list,sb_ack_list                                                                                                                                                                                                      ;
;                                                                                                                                                    ;          ;      ;      for (int i=0; i<$size(sb_ack_list); i++) begin                                                                                                                                      ;                                                                                                                                                                                                                              ;
;                                                                                                                                                    ;          ;      ;         `RTLGEN_SB_FROM_CR_ACK(``cr_ack_list``[i],``sb_ack_list``[i].)                                                                                                                   ;                                                                                                                                                                                                                              ;
;                                                                                                                                                    ;          ;      ;      end                                                                                                                                                                                 ;                                                                                                                                                                                                                              ;
;                                                                                                                                                    ;          ;      ;   end                                                                                                                                                                                    ;                                                                                                                                                                                                                              ;
;         Refer                                                                                                                                      ; 113      ; None ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;         Refer                                                                                                                                      ; 113      ; None ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;     RTLGEN_CR_REQ_FROM_SB                                                                                                                          ;          ;      ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;         Refer                                                                                                                                      ; 56       ; None ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;         Define                                                                                                                                     ; 57       ;      ; assign cr_req.valid = ``sb_prf``treg_irdy;                                                                                                                                               ; cr_req,sb_prf,sai_data                                                                                                                                                                                                       ;
;                                                                                                                                                    ;          ;      ;    assign cr_req.opcode = cfg_opcode_t'(``sb_prf``treg_opcode[3:0]);                                                                                                                     ;                                                                                                                                                                                                                              ;
;                                                                                                                                                    ;          ;      ;    assign cr_req.bar = ``sb_prf``treg_bar;                                                                                                                                               ;                                                                                                                                                                                                                              ;
;                                                                                                                                                    ;          ;      ;    assign cr_req.be = ``sb_prf``treg_be;                                                                                                                                                 ;                                                                                                                                                                                                                              ;
;                                                                                                                                                    ;          ;      ;    assign cr_req.fid = ``sb_prf``treg_fid;                                                                                                                                               ;                                                                                                                                                                                                                              ;
;                                                                                                                                                    ;          ;      ;    assign cr_req.addr = ``sb_prf``treg_addrlen ? (48'b0 | ``sb_prf``treg_addr) :  (48'b0 | ``sb_prf``treg_addr[15:0]);                                                                   ;                                                                                                                                                                                                                              ;
;                                                                                                                                                    ;          ;      ;    assign cr_req.data = ``sb_prf``treg_wdata;                                                                                                                                            ;                                                                                                                                                                                                                              ;
;                                                                                                                                                    ;          ;      ;    assign cr_req.sai[7:0] = `RTLGEN_SAI_SB_TO_CR((``sb_prf``treg_ext_header[6:0] != 7'h0) || !``sb_prf``treg_eh || ``sb_prf``treg_eh_discard  ? 8'h0 :  ``sb_prf````sai_data``);         ;                                                                                                                                                                                                                              ;
;         Refer                                                                                                                                      ; 56       ; None ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;         Refer                                                                                                                                      ; 56       ; None ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;     RTLGEN_CR_REQ_FROM_SB_REQ                                                                                                                      ;          ;      ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;         Refer                                                                                                                                      ; 73       ; None ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;         Define                                                                                                                                     ; 74       ;      ; `RTLGEN_CR_REQ_FROM_SB(cr_req,``sb_req``.,treg_rx_sai)                                                                                                                                   ; cr_req,sb_req                                                                                                                                                                                                                ;
;         Refer                                                                                                                                      ; 73       ; None ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;         Refer                                                                                                                                      ; 73       ; None ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;     RTLGEN_CR_REQ_FROM_SB_REQ_OLD                                                                                                                  ;          ;      ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;         Refer                                                                                                                                      ; 83       ; None ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;         Define                                                                                                                                     ; 84       ;      ; `RTLGEN_CR_REQ_FROM_SB(cr_req,``sb_req``.,treg_ext_header[15:8])                                                                                                                         ; cr_req,sb_req                                                                                                                                                                                                                ;
;         Refer                                                                                                                                      ; 83       ; None ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;         Refer                                                                                                                                      ; 83       ; None ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;     RTLGEN_CR_REQ_FROM_SB_SIGNALS                                                                                                                  ;          ;      ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;         Refer                                                                                                                                      ; 68       ; None ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;         Define                                                                                                                                     ; 69       ;      ; `RTLGEN_CR_REQ_FROM_SB(cr_req,,treg_rx_sai)                                                                                                                                              ; cr_req                                                                                                                                                                                                                       ;
;         Refer                                                                                                                                      ; 68       ; None ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;         Refer                                                                                                                                      ; 68       ; None ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;     RTLGEN_CR_REQ_FROM_SB_SIGNALS_OLD                                                                                                              ;          ;      ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;         Refer                                                                                                                                      ; 78       ; None ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;         Define                                                                                                                                     ; 79       ;      ; `RTLGEN_CR_REQ_FROM_SB(cr_req,,treg_ext_header[15:8])                                                                                                                                    ; cr_req                                                                                                                                                                                                                       ;
;         Refer                                                                                                                                      ; 78       ; None ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;         Refer                                                                                                                                      ; 78       ; None ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;     RTLGEN_INC_v12                                                                                                                                 ;          ;      ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;         Refer                                                                                                                                      ; 40       ; None ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;         Define                                                                                                                                     ; 41       ;      ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;         Refer                                                                                                                                      ; 40       ; None ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;         Refer                                                                                                                                      ; 40       ; None ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;     RTLGEN_LCB                                                                                                                                     ;          ;      ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;         Refer                                                                                                                                      ; 125      ; None ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;         Define                                                                                                                                     ; 126      ;      ; always_comb gate_clk = clock & enable;                                                                                                                                                   ; clock,enable,gate_clk                                                                                                                                                                                                        ;
;         Refer                                                                                                                                      ; 125      ; None ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;         Refer                                                                                                                                      ; 125      ; None ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;     RTLGEN_SAI_SB_TO_CR                                                                                                                            ;          ;      ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;         Refer                                                                                                                                      ; 48       ; None ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;         Define                                                                                                                                     ; 49       ;      ; f_sai_sb_to_cr(sb_sai)                                                                                                                                                                   ; sb_sai                                                                                                                                                                                                                       ;
;         Refer                                                                                                                                      ; 48       ; None ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;         Refer                                                                                                                                      ; 48       ; None ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;     RTLGEN_SB_ACK_FROM_CR_ACK                                                                                                                      ;          ;      ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;         Refer                                                                                                                                      ; 99       ; None ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;         Define                                                                                                                                     ; 100      ;      ; always_comb begin                                                                                                                                                                        ; sb_ack,cr_ack                                                                                                                                                                                                                ;
;                                                                                                                                                    ;          ;      ;    `RTLGEN_SB_FROM_CR_ACK(cr_ack,``sb_ack``.)                                                                                                                                            ;                                                                                                                                                                                                                              ;
;                                                                                                                                                    ;          ;      ;   end                                                                                                                                                                                    ;                                                                                                                                                                                                                              ;
;         Refer                                                                                                                                      ; 99       ; None ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;         Refer                                                                                                                                      ; 99       ; None ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;     RTLGEN_SB_FROM_CR_ACK                                                                                                                          ;          ;      ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;         Refer                                                                                                                                      ; 92       ; None ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;         Define                                                                                                                                     ; 93       ;      ; ``sb_prf``treg_trdy = (cr_ack.read_valid | cr_ack.write_valid);                                                                                                                          ; cr_ack,sb_prf                                                                                                                                                                                                                ;
;                                                                                                                                                    ;          ;      ;    ``sb_prf``treg_cerr = ~cr_ack.sai_successfull;                                                                                                                                        ;                                                                                                                                                                                                                              ;
;                                                                                                                                                    ;          ;      ;    ``sb_prf``treg_rdata = cr_ack.data;                                                                                                                                                   ;                                                                                                                                                                                                                              ;
;         Refer                                                                                                                                      ; 92       ; None ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;         Refer                                                                                                                                      ; 92       ; None ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;     RTLGEN_SB_SIGNALS_FROM_CR_ACK                                                                                                                  ;          ;      ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;         Refer                                                                                                                                      ; 106      ; None ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;         Define                                                                                                                                     ; 107      ;      ; always_comb begin                                                                                                                                                                        ; cr_ack                                                                                                                                                                                                                       ;
;                                                                                                                                                    ;          ;      ;    `RTLGEN_SB_FROM_CR_ACK(cr_ack,)                                                                                                                                                       ;                                                                                                                                                                                                                              ;
;                                                                                                                                                    ;          ;      ;   end                                                                                                                                                                                    ;                                                                                                                                                                                                                              ;
;         Refer                                                                                                                                      ; 106      ; None ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;         Refer                                                                                                                                      ; 106      ; None ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
; common/ed_rtlgen_pkg_v12.sv                                                                                                                        ;          ;      ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;     CFGPKG_v12                                                                                                                                     ;          ;      ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;         Refer                                                                                                                                      ; 37       ; None ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;         Define                                                                                                                                     ; 38       ;      ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;     QUESTA_INTEL_OEM                                                                                                                               ;          ;      ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;         Refer                                                                                                                                      ; 194      ; None ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
; common/ex_default_csr/ex_default_csr_avmm_slave.sv                                                                                                 ;          ;      ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;     QUESTA_INTEL_OEM                                                                                                                               ;          ;      ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;         Refer                                                                                                                                      ; 159      ; None ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
; common/ex_default_csr/ex_default_csr_top.sv                                                                                                        ;          ;      ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;     QUESTA_INTEL_OEM                                                                                                                               ;          ;      ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;         Refer                                                                                                                                      ; 66       ; None ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
; common/mc_top/axi2avmm_bridge.sv                                                                                                                   ;          ;      ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;     INTEL_ONLY_CXLIPDEV                                                                                                                            ;          ;      ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;         Refer                                                                                                                                      ; 251      ; None ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;         Refer                                                                                                                                      ; 271      ; None ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;     QUESTA_INTEL_OEM                                                                                                                               ;          ;      ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;         Refer                                                                                                                                      ; 384      ; None ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
; common/mc_top/mc_channel_adapter.sv                                                                                                                ;          ;      ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;     QUESTA_INTEL_OEM                                                                                                                               ;          ;      ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;         Refer                                                                                                                                      ; 598      ; None ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;     SIM_MC_RAM_INIT_W_ZERO_PARTIAL_ONLY                                                                                                            ;          ;      ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;         Refer                                                                                                                                      ; 452      ; None ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
; common/mc_top/mc_cxlmem_ready_control.sv                                                                                                           ;          ;      ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;     INCLUDE_CXLMEM_READY                                                                                                                           ;          ;      ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;         Refer                                                                                                                                      ; 31       ; RTL  ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;     QUESTA_INTEL_OEM                                                                                                                               ;          ;      ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;         Refer                                                                                                                                      ; 101      ; None ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
; common/mc_top/mc_devmem_top.sv                                                                                                                     ;          ;      ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;     QUESTA_INTEL_OEM                                                                                                                               ;          ;      ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;         Refer                                                                                                                                      ; 150      ; None ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
; common/mc_top/mc_ecc.sv                                                                                                                            ;          ;      ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;     QUESTA_INTEL_OEM                                                                                                                               ;          ;      ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;         Refer                                                                                                                                      ; 217      ; None ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
; common/mc_top/mc_ecc_pkg.sv                                                                                                                        ;          ;      ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;     QUESTA_INTEL_OEM                                                                                                                               ;          ;      ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;         Refer                                                                                                                                      ; 74       ; None ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
; common/mc_top/mc_emif.sv                                                                                                                           ;          ;      ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;     QUESTA_INTEL_OEM                                                                                                                               ;          ;      ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;         Refer                                                                                                                                      ; 193      ; None ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
; common/mc_top/mc_rmw_shim.sv                                                                                                                       ;          ;      ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;     QUESTA_INTEL_OEM                                                                                                                               ;          ;      ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;         Refer                                                                                                                                      ; 197      ; None ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
; common/mc_top/mc_top.sv                                                                                                                            ;          ;      ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;     ENABLE_DDR_DBI_PINS                                                                                                                            ;          ;      ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;         Refer                                                                                                                                      ; 47       ; RTL  ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;         Refer                                                                                                                                      ; 970      ; RTL  ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;         Refer                                                                                                                                      ; 990      ; RTL  ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;         Refer                                                                                                                                      ; 1028     ; RTL  ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;         Refer                                                                                                                                      ; 1048     ; RTL  ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;     HDM_SIM_CFG_USE_BASIC_MEM                                                                                                                      ;          ;      ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;         Refer                                                                                                                                      ; 111      ; None ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;     INCLUDE_CXLMEM_READY                                                                                                                           ;          ;      ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;         Refer                                                                                                                                      ; 310      ; RTL  ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;         Refer                                                                                                                                      ; 463      ; RTL  ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;         Refer                                                                                                                                      ; 505      ; RTL  ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;         Refer                                                                                                                                      ; 616      ; RTL  ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;         Refer                                                                                                                                      ; 624      ; RTL  ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;         Refer                                                                                                                                      ; 641      ; RTL  ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;     OOORSP_MC_AXI2AVMM                                                                                                                             ;          ;      ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;         Refer                                                                                                                                      ; 352      ; RTL  ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;     QUESTA_INTEL_OEM                                                                                                                               ;          ;      ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;         Refer                                                                                                                                      ; 1262     ; None ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;     REVB_DEVKIT                                                                                                                                    ;          ;      ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;         Refer                                                                                                                                      ; 876      ; QSF  ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;     T1IP                                                                                                                                           ;          ;      ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;         Refer                                                                                                                                      ; 351      ; None ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
; cxltyp2_ed.qsf                                                                                                                                     ;          ;      ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;     REVB_DEVKIT                                                                                                                                    ;          ;      ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;         Define                                                                                                                                     ; 64       ;      ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
; cxltyp2_ed.sv                                                                                                                                      ;          ;      ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;     ENABLE_DDR_DBI_PINS                                                                                                                            ;          ;      ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;         Refer                                                                                                                                      ; 555      ; RTL  ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;         Refer                                                                                                                                      ; 3006     ; RTL  ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;     HDM_64G                                                                                                                                        ;          ;      ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;         Refer                                                                                                                                      ; 542      ; None ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
; ed_top_wrapper_typ2.sv                                                                                                                             ;          ;      ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;     ENABLE_DDR_DBI_PINS                                                                                                                            ;          ;      ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;         Refer                                                                                                                                      ; 558      ; RTL  ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;         Refer                                                                                                                                      ; 2228     ; RTL  ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;         Refer                                                                                                                                      ; 2320     ; RTL  ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;     HDM_64G                                                                                                                                        ;          ;      ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;         Refer                                                                                                                                      ; 545      ; None ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;         Refer                                                                                                                                      ; 1216     ; None ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;     OOORSP_MC_NOCDCFIFOS                                                                                                                           ;          ;      ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;         Refer                                                                                                                                      ; 2212     ; None ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;         Refer                                                                                                                                      ; 2257     ; None ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_cmb_adapter_cfg_struct_ports.vh.iv  ;          ;      ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;     QUESTA_INTEL_OEM                                                                                                                               ;          ;      ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;         Refer                                                                                                                                      ; 209      ; None ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_cmb_adapter_rdl_assigns.svh.iv      ;          ;      ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;     QUESTA_INTEL_OEM                                                                                                                               ;          ;      ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;         Refer                                                                                                                                      ; 396      ; None ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_cmb_customsb_cfg_struct_ports.vh.iv ;          ;      ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;     QUESTA_INTEL_OEM                                                                                                                               ;          ;      ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;         Refer                                                                                                                                      ; 102      ; None ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_cmb_customsb_rdl_assigns.svh.iv     ;          ;      ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;     QUESTA_INTEL_OEM                                                                                                                               ;          ;      ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;         Refer                                                                                                                                      ; 221      ; None ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_cmb_global_struct_ports.vh.iv       ;          ;      ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;     QUESTA_INTEL_OEM                                                                                                                               ;          ;      ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;         Refer                                                                                                                                      ; 425      ; None ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_cmb_pf0_struct_ports.vh.iv          ;          ;      ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;     QUESTA_INTEL_OEM                                                                                                                               ;          ;      ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;         Refer                                                                                                                                      ; 736      ; None ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_cmb_pf1_struct_ports.vh.iv          ;          ;      ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;     QUESTA_INTEL_OEM                                                                                                                               ;          ;      ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;         Refer                                                                                                                                      ; 206      ; None ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_glb_rdl_assigns.svh.iv              ;          ;      ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;     QUESTA_INTEL_OEM                                                                                                                               ;          ;      ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;         Refer                                                                                                                                      ; 2942     ; None ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_glb_xtra_logic.svh.iv               ;          ;      ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;     QUESTA_INTEL_OEM                                                                                                                               ;          ;      ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;         Refer                                                                                                                                      ; 4408     ; None ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_gtunit_struct.svh.iv                ;          ;      ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;     QUESTA_INTEL_OEM                                                                                                                               ;          ;      ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;         Refer                                                                                                                                      ; 80       ; None ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;         Refer                                                                                                                                      ; 80       ; None ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;         Refer                                                                                                                                      ; 80       ; None ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;         Refer                                                                                                                                      ; 80       ; None ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;         Refer                                                                                                                                      ; 80       ; None ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_pf0_0_xtra_logic.svh.iv             ;          ;      ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;     QUESTA_INTEL_OEM                                                                                                                               ;          ;      ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;         Refer                                                                                                                                      ; 2461     ; None ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_pf0_1_xtra_logic.svh.iv             ;          ;      ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;     QUESTA_INTEL_OEM                                                                                                                               ;          ;      ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;         Refer                                                                                                                                      ; 93       ; None ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_pf0_2_xtra_logic.svh.iv             ;          ;      ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;     QUESTA_INTEL_OEM                                                                                                                               ;          ;      ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;         Refer                                                                                                                                      ; 125      ; None ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_pf0_rdl_assigns.svh.iv              ;          ;      ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;     QUESTA_INTEL_OEM                                                                                                                               ;          ;      ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;         Refer                                                                                                                                      ; 1005     ; None ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_pf1_rdl_assigns.svh.iv              ;          ;      ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;     QUESTA_INTEL_OEM                                                                                                                               ;          ;      ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;         Refer                                                                                                                                      ; 262      ; None ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_rtlgen_include_cmb_adapter.vh.iv    ;          ;      ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;     QUESTA_INTEL_OEM                                                                                                                               ;          ;      ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;         Refer                                                                                                                                      ; 162      ; None ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;         Refer                                                                                                                                      ; 162      ; None ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;         Refer                                                                                                                                      ; 162      ; None ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;         Refer                                                                                                                                      ; 162      ; None ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;         Refer                                                                                                                                      ; 162      ; None ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;         Refer                                                                                                                                      ; 162      ; None ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;         Refer                                                                                                                                      ; 162      ; None ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_rtlgen_include_cmb_customsb.vh.iv   ;          ;      ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;     QUESTA_INTEL_OEM                                                                                                                               ;          ;      ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;         Refer                                                                                                                                      ; 170      ; None ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;         Refer                                                                                                                                      ; 170      ; None ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;         Refer                                                                                                                                      ; 170      ; None ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;         Refer                                                                                                                                      ; 170      ; None ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_straps_core.vh.iv                   ;          ;      ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;     QUESTA_INTEL_OEM                                                                                                                               ;          ;      ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;         Refer                                                                                                                                      ; 85       ; None ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;         Refer                                                                                                                                      ; 85       ; None ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_tlp_enum.svh.iv                     ;          ;      ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;     QUESTA_INTEL_OEM                                                                                                                               ;          ;      ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;         Refer                                                                                                                                      ; 158      ; None ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;         Refer                                                                                                                                      ; 158      ; None ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_type2_defines.svh.iv                   ;          ;      ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;     ALG_1A_SUPPORT_SELF_CHECK                                                                                                                      ;          ;      ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;         Define                                                                                                                                     ; 56       ;      ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;     CXLTYP2_DEFINES                                                                                                                                ;          ;      ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;         Refer                                                                                                                                      ; 36       ; None ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;         Define                                                                                                                                     ; 37       ;      ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;         Refer                                                                                                                                      ; 36       ; None ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;         Refer                                                                                                                                      ; 36       ; None ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;         Refer                                                                                                                                      ; 36       ; None ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;         Refer                                                                                                                                      ; 36       ; None ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;         Refer                                                                                                                                      ; 36       ; None ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;         Refer                                                                                                                                      ; 36       ; None ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;         Refer                                                                                                                                      ; 36       ; None ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;         Refer                                                                                                                                      ; 36       ; None ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;         Refer                                                                                                                                      ; 36       ; None ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;         Refer                                                                                                                                      ; 36       ; None ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;         Refer                                                                                                                                      ; 36       ; None ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;         Refer                                                                                                                                      ; 36       ; None ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;         Refer                                                                                                                                      ; 36       ; None ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;         Refer                                                                                                                                      ; 36       ; None ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;         Refer                                                                                                                                      ; 36       ; None ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;         Refer                                                                                                                                      ; 36       ; None ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;         Refer                                                                                                                                      ; 36       ; None ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;         Refer                                                                                                                                      ; 36       ; None ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;         Refer                                                                                                                                      ; 36       ; None ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;         Refer                                                                                                                                      ; 36       ; None ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;         Refer                                                                                                                                      ; 36       ; None ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;         Refer                                                                                                                                      ; 36       ; None ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;         Refer                                                                                                                                      ; 36       ; None ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;         Refer                                                                                                                                      ; 36       ; None ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;         Refer                                                                                                                                      ; 36       ; RTL  ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;         Refer                                                                                                                                      ; 36       ; None ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;         Refer                                                                                                                                      ; 36       ; RTL  ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;         Refer                                                                                                                                      ; 36       ; None ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;         Refer                                                                                                                                      ; 36       ; RTL  ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;         Refer                                                                                                                                      ; 36       ; None ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;         Refer                                                                                                                                      ; 36       ; None ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;         Refer                                                                                                                                      ; 36       ; RTL  ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;         Refer                                                                                                                                      ; 36       ; None ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;         Refer                                                                                                                                      ; 36       ; RTL  ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;         Refer                                                                                                                                      ; 36       ; None ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;         Refer                                                                                                                                      ; 36       ; RTL  ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;         Refer                                                                                                                                      ; 36       ; None ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;         Refer                                                                                                                                      ; 36       ; RTL  ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;         Refer                                                                                                                                      ; 36       ; None ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;         Refer                                                                                                                                      ; 36       ; RTL  ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;         Refer                                                                                                                                      ; 36       ; None ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;         Refer                                                                                                                                      ; 36       ; RTL  ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;         Refer                                                                                                                                      ; 36       ; None ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;         Refer                                                                                                                                      ; 36       ; RTL  ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;         Refer                                                                                                                                      ; 36       ; None ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;         Refer                                                                                                                                      ; 36       ; RTL  ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;         Refer                                                                                                                                      ; 36       ; None ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;     ENABLE_1_BBS_SLICE                                                                                                                             ;          ;      ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;         Define                                                                                                                                     ; 59       ;      ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;     ENABLE_DDR_DBI_PINS                                                                                                                            ;          ;      ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;         Define                                                                                                                                     ; 63       ;      ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;     HDM_16G                                                                                                                                        ;          ;      ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;         Define                                                                                                                                     ; 64       ;      ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;     INCLUDE_CXLMEM_READY                                                                                                                           ;          ;      ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;         Define                                                                                                                                     ; 62       ;      ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;     LVF2                                                                                                                                           ;          ;      ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;         Define                                                                                                                                     ; 47       ;      ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;     OOORSP                                                                                                                                         ;          ;      ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;         Define                                                                                                                                     ; 67       ;      ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;     OOORSP_MC_AXI2AVMM                                                                                                                             ;          ;      ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;         Define                                                                                                                                     ; 68       ;      ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;     OOO_SUPPORT                                                                                                                                    ;          ;      ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;         Define                                                                                                                                     ; 66       ;      ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;     RNR_B0_TILE                                                                                                                                    ;          ;      ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;         Define                                                                                                                                     ; 58       ;      ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;     RTILE_PIPE_MODE                                                                                                                                ;          ;      ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;         Define                                                                                                                                     ; 70       ;      ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;     SPR_D0                                                                                                                                         ;          ;      ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;         Define                                                                                                                                     ; 54       ;      ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;     SUPPORT_ALGORITHM_1A                                                                                                                           ;          ;      ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;         Define                                                                                                                                     ; 55       ;      ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;     SUPPORT_DCC_BYPASS_PHASE_1                                                                                                                     ;          ;      ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;         Define                                                                                                                                     ; 48       ;      ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;     SUPPORT_DCC_BYPASS_PHASE_2                                                                                                                     ;          ;      ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;         Define                                                                                                                                     ; 50       ;      ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;     SUPPORT_HCC_BYPASS_PHASE_1                                                                                                                     ;          ;      ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;         Define                                                                                                                                     ; 49       ;      ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;     SUPPORT_HCC_BYPASS_PHASE_2                                                                                                                     ;          ;      ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;         Define                                                                                                                                     ; 51       ;      ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/ial_tc_bbs_reg_macros.vh.iv                ;          ;      ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;     QUESTA_INTEL_OEM                                                                                                                               ;          ;      ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;         Refer                                                                                                                                      ; 184      ; None ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;         Refer                                                                                                                                      ; 184      ; None ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/rnr_cxl_soft_ip_intf.svh.iv                ;          ;      ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;     QUESTA_INTEL_OEM                                                                                                                               ;          ;      ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;         Refer                                                                                                                                      ; 269      ; None ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;         Refer                                                                                                                                      ; 269      ; None ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;         Refer                                                                                                                                      ; 269      ; None ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;         Refer                                                                                                                                      ; 269      ; None ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;         Refer                                                                                                                                      ; 269      ; None ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;         Refer                                                                                                                                      ; 269      ; None ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;         Refer                                                                                                                                      ; 269      ; None ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;         Refer                                                                                                                                      ; 269      ; None ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;         Refer                                                                                                                                      ; 269      ; None ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;         Refer                                                                                                                                      ; 269      ; None ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;         Refer                                                                                                                                      ; 269      ; None ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/rnr_ial_sip_intf.svh.iv                    ;          ;      ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;     QUESTA_INTEL_OEM                                                                                                                               ;          ;      ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;         Refer                                                                                                                                      ; 55       ; None ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;         Refer                                                                                                                                      ; 55       ; None ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;         Refer                                                                                                                                      ; 55       ; None ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;         Refer                                                                                                                                      ; 55       ; None ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;         Refer                                                                                                                                      ; 55       ; None ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;         Refer                                                                                                                                      ; 55       ; None ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;         Refer                                                                                                                                      ; 55       ; None ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;         Refer                                                                                                                                      ; 55       ; None ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;         Refer                                                                                                                                      ; 55       ; None ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;         Refer                                                                                                                                      ; 55       ; None ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;         Refer                                                                                                                                      ; 55       ; None ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;         Refer                                                                                                                                      ; 55       ; None ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;         Refer                                                                                                                                      ; 55       ; None ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;         Refer                                                                                                                                      ; 55       ; None ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;         Refer                                                                                                                                      ; 55       ; None ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/rtlgen_include_latest.vh.iv                ;          ;      ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;     QUESTA_INTEL_OEM                                                                                                                               ;          ;      ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;         Refer                                                                                                                                      ; 161      ; None ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;         Refer                                                                                                                                      ; 161      ; None ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;         Refer                                                                                                                                      ; 161      ; None ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;         Refer                                                                                                                                      ; 161      ; None ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;         Refer                                                                                                                                      ; 161      ; None ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;         Refer                                                                                                                                      ; 161      ; None ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;         Refer                                                                                                                                      ; 161      ; None ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;         Refer                                                                                                                                      ; 161      ; None ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;         Refer                                                                                                                                      ; 161      ; None ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;         Refer                                                                                                                                      ; 161      ; None ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;         Refer                                                                                                                                      ; 161      ; None ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;         Refer                                                                                                                                      ; 161      ; None ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;         Refer                                                                                                                                      ; 161      ; None ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;         Refer                                                                                                                                      ; 161      ; None ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;         Refer                                                                                                                                      ; 161      ; None ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;         Refer                                                                                                                                      ; 161      ; None ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;         Refer                                                                                                                                      ; 161      ; None ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;         Refer                                                                                                                                      ; 161      ; None ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;         Refer                                                                                                                                      ; 161      ; None ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;         Refer                                                                                                                                      ; 161      ; None ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;         Refer                                                                                                                                      ; 161      ; None ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;         Refer                                                                                                                                      ; 161      ; None ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;         Refer                                                                                                                                      ; 161      ; None ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;         Refer                                                                                                                                      ; 161      ; None ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;         Refer                                                                                                                                      ; 161      ; None ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;         Refer                                                                                                                                      ; 161      ; None ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;         Refer                                                                                                                                      ; 161      ; None ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;         Refer                                                                                                                                      ; 161      ; None ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;         Refer                                                                                                                                      ; 161      ; None ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;         Refer                                                                                                                                      ; 161      ; None ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
; C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/rtlgen_include_v12.vh.iv                   ;          ;      ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;     QUESTA_INTEL_OEM                                                                                                                               ;          ;      ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;         Refer                                                                                                                                      ; 161      ; None ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
;         Refer                                                                                                                                      ; 161      ; None ;                                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
+----------------------------------------------------------------------------------------------------------------------------------------------------+----------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
&lt;same as above&gt; indicates that the value matches the previous occurence of the macro.


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Warnings for common/avst4to1_rx/avst4to1_ss_rx_core_fifos.sv                                                                                                   ;
+------------+----------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; Message ID ; Severity ; Count ; Sample Warning                                                                                                                 ;
+------------+----------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; 13469      ; Warning  ; 6     ; Verilog HDL assignment warning at avst4to1_ss_rx_core_fifos.sv(1495): truncated value with size 32 to match size of target (3) ;
;     13469  ;          ;       ; Verilog HDL assignment warning at avst4to1_ss_rx_core_fifos.sv(1495): truncated value with size 32 to match size of target (3) ;
;     13469  ;          ;       ; Verilog HDL assignment warning at avst4to1_ss_rx_core_fifos.sv(1545): truncated value with size 32 to match size of target (3) ;
;     13469  ;          ;       ; Verilog HDL assignment warning at avst4to1_ss_rx_core_fifos.sv(1598): truncated value with size 32 to match size of target (3) ;
;     13469  ;          ;       ; Verilog HDL assignment warning at avst4to1_ss_rx_core_fifos.sv(1643): truncated value with size 32 to match size of target (3) ;
;     13469  ;          ;       ; Verilog HDL assignment warning at avst4to1_ss_rx_core_fifos.sv(3352): truncated value with size 16 to match size of target (8) ;
;     13469  ;          ;       ; Verilog HDL assignment warning at avst4to1_ss_rx_core_fifos.sv(3355): truncated value with size 16 to match size of target (8) ;
+------------+----------+-------+--------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Warnings for common/axi_to_avst/axi_to_avst_bridge.sv                                                                                                  ;
+------------+----------+-------+------------------------------------------------------------------------------------------------------------------------+
; Message ID ; Severity ; Count ; Sample Warning                                                                                                         ;
+------------+----------+-------+------------------------------------------------------------------------------------------------------------------------+
; 13469      ; Warning  ; 1     ; Verilog HDL assignment warning at axi_to_avst_bridge.sv(640): truncated value with size 10 to match size of target (7) ;
+------------+----------+-------+------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Warnings for common/axi_to_avst/intel_cxl_tx_tlp_fifos.sv                                                                                                     ;
+------------+----------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; Message ID ; Severity ; Count ; Sample Warning                                                                                                                ;
+------------+----------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; 13469      ; Warning  ; 1     ; Verilog HDL assignment warning at intel_cxl_tx_tlp_fifos.sv(323): truncated value with size 385 to match size of target (384) ;
+------------+----------+-------+-------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Warnings for common/cafu_csr0/alg1a_execute_gen_write_reqs.sv                                                                                                    ;
+------------+----------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; Message ID ; Severity ; Count ; Sample Warning                                                                                                                   ;
+------------+----------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; 13469      ; Warning  ; 1     ; Verilog HDL assignment warning at alg1a_execute_gen_write_reqs.sv(249): truncated value with size 10 to match size of target (9) ;
+------------+----------+-------+----------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Warnings for common/cafu_csr0/alg1a_verify_sc_gen_read_reqs.sv                                                                                                    ;
+------------+----------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; Message ID ; Severity ; Count ; Sample Warning                                                                                                                    ;
+------------+----------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; 13469      ; Warning  ; 1     ; Verilog HDL assignment warning at alg1a_verify_sc_gen_read_reqs.sv(203): truncated value with size 10 to match size of target (9) ;
+------------+----------+-------+-----------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Warnings for common/cafu_csr0/alg1a_verify_sc_read_resps.sv                                                                                                    ;
+------------+----------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; Message ID ; Severity ; Count ; Sample Warning                                                                                                                 ;
+------------+----------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; 13469      ; Warning  ; 2     ; Verilog HDL assignment warning at alg1a_verify_sc_read_resps.sv(197): truncated value with size 10 to match size of target (9) ;
;     13469  ;          ;       ; Verilog HDL assignment warning at alg1a_verify_sc_read_resps.sv(197): truncated value with size 10 to match size of target (9) ;
;     13469  ;          ;       ; Verilog HDL assignment warning at alg1a_verify_sc_read_resps.sv(632): truncated value with size 10 to match size of target (9) ;
+------------+----------+-------+--------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Warnings for common/cafu_csr0/alg_1a_calc_error_address.sv                                                                                                    ;
+------------+----------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; Message ID ; Severity ; Count ; Sample Warning                                                                                                                ;
+------------+----------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; 13469      ; Warning  ; 1     ; Verilog HDL assignment warning at alg_1a_calc_error_address.sv(157): truncated value with size 10 to match size of target (9) ;
+------------+----------+-------+-------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Warnings for common/cafu_csr0/alg_1a_top_level_fsm_sc_only.sv                                                                                                     ;
+------------+----------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; Message ID ; Severity ; Count ; Sample Warning                                                                                                                    ;
+------------+----------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; 13469      ; Warning  ; 2     ; Verilog HDL assignment warning at alg_1a_top_level_fsm_sc_only.sv(182): truncated value with size 11 to match size of target (10) ;
;     13469  ;          ;       ; Verilog HDL assignment warning at alg_1a_top_level_fsm_sc_only.sv(182): truncated value with size 11 to match size of target (10) ;
;     13469  ;          ;       ; Verilog HDL assignment warning at alg_1a_top_level_fsm_sc_only.sv(191): truncated value with size 21 to match size of target (20) ;
+------------+----------+-------+-----------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Warnings for common/cafu_csr0/cafu_csr0_avmm_wrapper.sv                                                                                                                               ;
+------------+----------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Message ID ; Severity ; Count ; Sample Warning                                                                                                                                        ;
+------------+----------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; 24541      ; Warning  ; 1     ; Verilog HDL warning at cafu_csr0_avmm_wrapper.sv(383): actual bit length 28 differs from formal bit length 32 for port "cafu_csr0_conf_base_addr_low" ;
+------------+----------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Warnings for common/cafu_csr0/cafu_csr0_wrapper.sv                                                                                                                               ;
+------------+----------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Message ID ; Severity ; Count ; Sample Warning                                                                                                                                   ;
+------------+----------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; 13469      ; Warning  ; 5     ; Verilog HDL assignment warning at cafu_csr0_wrapper.sv(843): truncated value with size 33 to match size of target (32)                           ;
;     13469  ;          ;       ; Verilog HDL assignment warning at cafu_csr0_wrapper.sv(843): truncated value with size 33 to match size of target (32)                           ;
;     13469  ;          ;       ; Verilog HDL assignment warning at cafu_csr0_wrapper.sv(844): truncated value with size 33 to match size of target (32)                           ;
;     13469  ;          ;       ; Verilog HDL assignment warning at cafu_csr0_wrapper.sv(845): truncated value with size 33 to match size of target (32)                           ;
;     13469  ;          ;       ; Verilog HDL assignment warning at cafu_csr0_wrapper.sv(988): truncated value with size 32 to match size of target (1)                            ;
;     13469  ;          ;       ; Verilog HDL assignment warning at cafu_csr0_wrapper.sv(989): truncated value with size 32 to match size of target (1)                            ;
; 24541      ; Warning  ; 1     ; Verilog HDL warning at cafu_csr0_wrapper.sv(1083): actual bit length 32 differs from formal bit length 4 for port "new_CXL_DEV_CAP_EVENT_STATUS" ;
+------------+----------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Warnings for common/cafu_csr0/cafu_csr_doe.sv                                                                                                     ;
+------------+----------+-------+-------------------------------------------------------------------------------------------------------------------+
; Message ID ; Severity ; Count ; Sample Warning                                                                                                    ;
+------------+----------+-------+-------------------------------------------------------------------------------------------------------------------+
; 13469      ; Warning  ; 1     ; Verilog HDL assignment warning at cafu_csr_doe.sv(496): truncated value with size 64 to match size of target (32) ;
+------------+----------+-------+-------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Warnings for common/cafu_csr0/cafu_devreg_mailbox.sv                                                                                                    ;
+------------+----------+-------+-------------------------------------------------------------------------------------------------------------------------+
; Message ID ; Severity ; Count ; Sample Warning                                                                                                          ;
+------------+----------+-------+-------------------------------------------------------------------------------------------------------------------------+
; 13469      ; Warning  ; 8     ; Verilog HDL assignment warning at cafu_devreg_mailbox.sv(437): truncated value with size 9 to match size of target (8)  ;
;     13469  ;          ;       ; Verilog HDL assignment warning at cafu_devreg_mailbox.sv(437): truncated value with size 9 to match size of target (8)  ;
;     13469  ;          ;       ; Verilog HDL assignment warning at cafu_devreg_mailbox.sv(438): truncated value with size 9 to match size of target (8)  ;
;     13469  ;          ;       ; Verilog HDL assignment warning at cafu_devreg_mailbox.sv(459): truncated value with size 9 to match size of target (8)  ;
;     13469  ;          ;       ; Verilog HDL assignment warning at cafu_devreg_mailbox.sv(614): truncated value with size 9 to match size of target (8)  ;
;     13469  ;          ;       ; Verilog HDL assignment warning at cafu_devreg_mailbox.sv(649): truncated value with size 9 to match size of target (8)  ;
;     13469  ;          ;       ; Verilog HDL assignment warning at cafu_devreg_mailbox.sv(992): truncated value with size 3 to match size of target (2)  ;
;     13469  ;          ;       ; Verilog HDL assignment warning at cafu_devreg_mailbox.sv(993): truncated value with size 6 to match size of target (5)  ;
;     13469  ;          ;       ; Verilog HDL assignment warning at cafu_devreg_mailbox.sv(1023): truncated value with size 6 to match size of target (5) ;
+------------+----------+-------+-------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Warnings for common/cafu_csr0/cafu_devreg_mailbox_elog.sv                                                                                                      ;
+------------+----------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; Message ID ; Severity ; Count ; Sample Warning                                                                                                                 ;
+------------+----------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; 13469      ; Warning  ; 5     ; Verilog HDL assignment warning at cafu_devreg_mailbox_elog.sv(114): truncated value with size 5 to match size of target (4)    ;
;     13469  ;          ;       ; Verilog HDL assignment warning at cafu_devreg_mailbox_elog.sv(114): truncated value with size 5 to match size of target (4)    ;
;     13469  ;          ;       ; Verilog HDL assignment warning at cafu_devreg_mailbox_elog.sv(138): truncated value with size 5 to match size of target (4)    ;
;     13469  ;          ;       ; Verilog HDL assignment warning at cafu_devreg_mailbox_elog.sv(180): truncated value with size 17 to match size of target (16)  ;
;     13469  ;          ;       ; Verilog HDL assignment warning at cafu_devreg_mailbox_elog.sv(232): truncated value with size 6 to match size of target (5)    ;
;     13469  ;          ;       ; Verilog HDL assignment warning at cafu_devreg_mailbox_elog.sv(268): truncated value with size 9 to match size of target (8)    ;
; 24541      ; Warning  ; 1     ; Verilog HDL warning at cafu_devreg_mailbox_elog.sv(318): actual bit length 8 differs from formal bit length 4 for port "raddr" ;
+------------+----------+-------+--------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Warnings for common/cafu_csr0/cafu_mem_target.sv                                                        ;
+------------+----------+-------+-------------------------------------------------------------------------+
; Message ID ; Severity ; Count ; Sample Warning                                                          ;
+------------+----------+-------+-------------------------------------------------------------------------+
; 16788      ; Warning  ; 1     ; Net "axi_aw.awatop[5]" does not have a driver at cafu_mem_target.sv(80) ;
+------------+----------+-------+-------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Warnings for common/cafu_csr0/fifo_sync_1.sv                                                                                                   ;
+------------+----------+-------+----------------------------------------------------------------------------------------------------------------+
; Message ID ; Severity ; Count ; Sample Warning                                                                                                 ;
+------------+----------+-------+----------------------------------------------------------------------------------------------------------------+
; 13469      ; Warning  ; 8     ; Verilog HDL assignment warning at fifo_sync_1.sv(81): truncated value with size 5 to match size of target (4)  ;
;     13469  ;          ;       ; Verilog HDL assignment warning at fifo_sync_1.sv(81): truncated value with size 5 to match size of target (4)  ;
;     13469  ;          ;       ; Verilog HDL assignment warning at fifo_sync_1.sv(85): truncated value with size 32 to match size of target (4) ;
;     13469  ;          ;       ; Verilog HDL assignment warning at fifo_sync_1.sv(123): truncated value with size 5 to match size of target (4) ;
;     13469  ;          ;       ; Verilog HDL assignment warning at fifo_sync_1.sv(137): truncated value with size 5 to match size of target (4) ;
;     13469  ;          ;       ; Verilog HDL assignment warning at fifo_sync_1.sv(81): truncated value with size 5 to match size of target (4)  ;
;     13469  ;          ;       ; Verilog HDL assignment warning at fifo_sync_1.sv(85): truncated value with size 32 to match size of target (4) ;
;     13469  ;          ;       ; Verilog HDL assignment warning at fifo_sync_1.sv(123): truncated value with size 5 to match size of target (4) ;
;     13469  ;          ;       ; Verilog HDL assignment warning at fifo_sync_1.sv(137): truncated value with size 5 to match size of target (4) ;
+------------+----------+-------+----------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Warnings for common/cafu_csr0/mwae_debug_logs.sv                                                                                                     ;
+------------+----------+-------+----------------------------------------------------------------------------------------------------------------------+
; Message ID ; Severity ; Count ; Sample Warning                                                                                                       ;
+------------+----------+-------+----------------------------------------------------------------------------------------------------------------------+
; 13469      ; Warning  ; 1     ; Verilog HDL assignment warning at mwae_debug_logs.sv(440): truncated value with size 64 to match size of target (52) ;
+------------+----------+-------+----------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Warnings for common/cafu_csr0/mwae_top.sv                                                                                                   ;
+------------+----------+-------+-------------------------------------------------------------------------------------------------------------+
; Message ID ; Severity ; Count ; Sample Warning                                                                                              ;
+------------+----------+-------+-------------------------------------------------------------------------------------------------------------+
; 13469      ; Warning  ; 2     ; Verilog HDL assignment warning at mwae_top.sv(303): truncated value with size 3 to match size of target (1) ;
;     13469  ;          ;       ; Verilog HDL assignment warning at mwae_top.sv(303): truncated value with size 3 to match size of target (1) ;
;     13469  ;          ;       ; Verilog HDL assignment warning at mwae_top.sv(539): truncated value with size 5 to match size of target (4) ;
+------------+----------+-------+-------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Warnings for common/cafu_csr0/verify_sc_extract_error_pattern.sv                                                                                                     ;
+------------+----------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; Message ID ; Severity ; Count ; Sample Warning                                                                                                                       ;
+------------+----------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; 13469      ; Warning  ; 1     ; Verilog HDL assignment warning at verify_sc_extract_error_pattern.sv(125): truncated value with size 64 to match size of target (32) ;
+------------+----------+-------+--------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Warnings for common/cxl_ed_defines.svh.iv                                                                                                    ;
+------------+----------+-------+--------------------------------------------------------------------------------------------------------------+
; Message ID ; Severity ; Count ; Sample Warning                                                                                               ;
+------------+----------+-------+--------------------------------------------------------------------------------------------------------------+
; 16744      ; Warning  ; 2     ; Verilog HDL warning at cxl_ed_defines.svh.iv(56): macro SUPPORT_ALGORITHM_1A redefined                       ;
;     16744  ;          ;       ; Verilog HDL warning at cxl_ed_defines.svh.iv(56): macro SUPPORT_ALGORITHM_1A redefined                       ;
;     16744  ;          ;       ; Verilog HDL warning at cxl_ed_defines.svh.iv(57): macro ALG_1A_SUPPORT_SELF_CHECK redefined                  ;
; 21425      ; Warning  ; 7     ; Verilog HDL warning at cxl_ed_defines.svh.iv(61): ignoring re-definition of command line macro 'REVB_DEVKIT' ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_ed_defines.svh.iv(61): ignoring re-definition of command line macro 'REVB_DEVKIT' ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_ed_defines.svh.iv(61): ignoring re-definition of command line macro 'REVB_DEVKIT' ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_ed_defines.svh.iv(61): ignoring re-definition of command line macro 'REVB_DEVKIT' ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_ed_defines.svh.iv(61): ignoring re-definition of command line macro 'REVB_DEVKIT' ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_ed_defines.svh.iv(61): ignoring re-definition of command line macro 'REVB_DEVKIT' ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_ed_defines.svh.iv(61): ignoring re-definition of command line macro 'REVB_DEVKIT' ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_ed_defines.svh.iv(61): ignoring re-definition of command line macro 'REVB_DEVKIT' ;
+------------+----------+-------+--------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Warnings for common/cxl_pio/intel_cxl_aer.sv                                                                                                         ;
+------------+----------+-------+----------------------------------------------------------------------------------------------------------------------+
; Message ID ; Severity ; Count ; Sample Warning                                                                                                       ;
+------------+----------+-------+----------------------------------------------------------------------------------------------------------------------+
; 13469      ; Warning  ; 2     ; Verilog HDL assignment warning at intel_cxl_aer.sv(127): truncated value with size 160 to match size of target (140) ;
;     13469  ;          ;       ; Verilog HDL assignment warning at intel_cxl_aer.sv(127): truncated value with size 160 to match size of target (140) ;
;     13469  ;          ;       ; Verilog HDL assignment warning at intel_cxl_aer.sv(159): truncated value with size 129 to match size of target (128) ;
+------------+----------+-------+----------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Warnings for common/cxl_pio/intel_cxl_pf_checker.sv                                                                                                         ;
+------------+----------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; Message ID ; Severity ; Count ; Sample Warning                                                                                                              ;
+------------+----------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; 13469      ; Warning  ; 2     ; Verilog HDL assignment warning at intel_cxl_pf_checker.sv(275): truncated value with size 512 to match size of target (256) ;
;     13469  ;          ;       ; Verilog HDL assignment warning at intel_cxl_pf_checker.sv(275): truncated value with size 512 to match size of target (256) ;
;     13469  ;          ;       ; Verilog HDL assignment warning at intel_cxl_pf_checker.sv(299): truncated value with size 512 to match size of target (256) ;
+------------+----------+-------+-----------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Warnings for common/cxl_pio/intel_cxl_pio_ed_top.sv                                                                                                                         ;
+------------+----------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Message ID ; Severity ; Count ; Sample Warning                                                                                                                              ;
+------------+----------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
; 24541      ; Warning  ; 3     ; Verilog HDL warning at intel_cxl_pio_ed_top.sv(156): actual bit length 512 differs from formal bit length 1024 for port "bam_rx_payload_i"  ;
;     24541  ;          ;       ; Verilog HDL warning at intel_cxl_pio_ed_top.sv(156): actual bit length 512 differs from formal bit length 1024 for port "bam_rx_payload_i"  ;
;     24541  ;          ;       ; Verilog HDL warning at intel_cxl_pio_ed_top.sv(157): actual bit length 3 differs from formal bit length 2 for port "bam_rx_pfnum_i"         ;
;     24541  ;          ;       ; Verilog HDL warning at intel_cxl_pio_ed_top.sv(165): actual bit length 256 differs from formal bit length 1024 for port "bam_txc_payload_o" ;
+------------+----------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Warnings for common/cxl_pio/intel_cxl_pio_parameters.sv                                                                                                                                                              ;
+------------+----------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Message ID ; Severity ; Count ; Sample Warning                                                                                                                                                                       ;
+------------+----------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 21442      ; Warning  ; 8     ; Verilog HDL warning at intel_cxl_pio_parameters.sv(15): parameter 'ENABLE_ONLY_DEFAULT_CONFIG' declared inside package 'intel_cxl_pio_parameters' shall be treated as localparam     ;
;     21442  ;          ;       ; Verilog HDL warning at intel_cxl_pio_parameters.sv(15): parameter 'ENABLE_ONLY_DEFAULT_CONFIG' declared inside package 'intel_cxl_pio_parameters' shall be treated as localparam     ;
;     21442  ;          ;       ; Verilog HDL warning at intel_cxl_pio_parameters.sv(16): parameter 'ENABLE_ONLY_PIO' declared inside package 'intel_cxl_pio_parameters' shall be treated as localparam                ;
;     21442  ;          ;       ; Verilog HDL warning at intel_cxl_pio_parameters.sv(17): parameter 'ENABLE_BOTH_DEFAULT_CONFIG_PIO' declared inside package 'intel_cxl_pio_parameters' shall be treated as localparam ;
;     21442  ;          ;       ; Verilog HDL warning at intel_cxl_pio_parameters.sv(18): parameter 'PFNUM_WIDTH' declared inside package 'intel_cxl_pio_parameters' shall be treated as localparam                    ;
;     21442  ;          ;       ; Verilog HDL warning at intel_cxl_pio_parameters.sv(19): parameter 'VFNUM_WIDTH' declared inside package 'intel_cxl_pio_parameters' shall be treated as localparam                    ;
;     21442  ;          ;       ; Verilog HDL warning at intel_cxl_pio_parameters.sv(20): parameter 'DATA_WIDTH' declared inside package 'intel_cxl_pio_parameters' shall be treated as localparam                     ;
;     21442  ;          ;       ; Verilog HDL warning at intel_cxl_pio_parameters.sv(21): parameter 'BAM_DATAWIDTH' declared inside package 'intel_cxl_pio_parameters' shall be treated as localparam                  ;
;     21442  ;          ;       ; Verilog HDL warning at intel_cxl_pio_parameters.sv(22): parameter 'DEVICE_FAMILY' declared inside package 'intel_cxl_pio_parameters' shall be treated as localparam                  ;
+------------+----------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Warnings for common/mc_top/mc_top.sv                                                                              ;
+------------+----------+-------+-----------------------------------------------------------------------------------+
; Message ID ; Severity ; Count ; Sample Warning                                                                    ;
+------------+----------+-------+-----------------------------------------------------------------------------------+
; 16788      ; Warning  ; 3     ; Net "pac2emif_emif_amm_readdatavalid[0]" does not have a driver at mc_top.sv(326) ;
;     16788  ;          ;       ; Net "pac2emif_emif_amm_readdatavalid[0]" does not have a driver at mc_top.sv(326) ;
;     16788  ;          ;       ; Net "pac2emif_emif_amm_ready[0]" does not have a driver at mc_top.sv(327)         ;
;     16788  ;          ;       ; Net "pac2emif_emif_amm_readdata[0][575]" does not have a driver at mc_top.sv(328) ;
+------------+----------+-------+-----------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Warnings for common/page_access_counter/hdl/counter_ctrl.sv                                                                                               ;
+------------+----------+-------+---------------------------------------------------------------------------------------------------------------------------+
; Message ID ; Severity ; Count ; Sample Warning                                                                                                            ;
+------------+----------+-------+---------------------------------------------------------------------------------------------------------------------------+
; 16750      ; Warning  ; 1     ; Verilog HDL warning at counter_ctrl.sv(105): "cafu_start" inside always_comb block does not represent combinational logic ;
; 19651      ; Warning  ; 1     ; Verilog HDL warning at counter_ctrl.sv(105): latch inferred for net cafu_start                                            ;
+------------+----------+-------+---------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Warnings for common/page_access_counter/hdl/custom_csr.sv                                                                                       ;
+------------+----------+-------+-----------------------------------------------------------------------------------------------------------------+
; Message ID ; Severity ; Count ; Sample Warning                                                                                                  ;
+------------+----------+-------+-----------------------------------------------------------------------------------------------------------------+
; 13469      ; Warning  ; 4     ; Verilog HDL assignment warning at custom_csr.sv(109): truncated value with size 20 to match size of target (10) ;
;     13469  ;          ;       ; Verilog HDL assignment warning at custom_csr.sv(109): truncated value with size 20 to match size of target (10) ;
;     13469  ;          ;       ; Verilog HDL assignment warning at custom_csr.sv(111): truncated value with size 52 to match size of target (32) ;
;     13469  ;          ;       ; Verilog HDL assignment warning at custom_csr.sv(143): truncated value with size 20 to match size of target (13) ;
;     13469  ;          ;       ; Verilog HDL assignment warning at custom_csr.sv(533): truncated value with size 32 to match size of target (2)  ;
; 16749      ; Warning  ; 2     ; Verilog HDL warning at custom_csr.sv(362): identifier read_flag is used before its declaration                  ;
;     16749  ;          ;       ; Verilog HDL warning at custom_csr.sv(362): identifier read_flag is used before its declaration                  ;
;     16749  ;          ;       ; Verilog HDL warning at custom_csr.sv(363): identifier write_flag is used before its declaration                 ;
; 16885      ; Warning  ; 1     ; Verilog HDL warning at custom_csr.sv(474): second declaration of debug_counter ignored                          ;
; 18454      ; Warning  ; 1     ; Verilog HDL warning at custom_csr.sv(474): data object debug_counter is already declared                        ;
+------------+----------+-------+-----------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Warnings for common/page_access_counter/hdl/h_cache_buffer.sv                                                                                      ;
+------------+----------+-------+--------------------------------------------------------------------------------------------------------------------+
; Message ID ; Severity ; Count ; Sample Warning                                                                                                     ;
+------------+----------+-------+--------------------------------------------------------------------------------------------------------------------+
; 13469      ; Warning  ; 1     ; Verilog HDL assignment warning at h_cache_buffer.sv(46): truncated value with size 14 to match size of target (13) ;
+------------+----------+-------+--------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Warnings for common/page_access_counter/hdl/h_pfn_buffer.sv                                                                                      ;
+------------+----------+-------+------------------------------------------------------------------------------------------------------------------+
; Message ID ; Severity ; Count ; Sample Warning                                                                                                   ;
+------------+----------+-------+------------------------------------------------------------------------------------------------------------------+
; 13469      ; Warning  ; 1     ; Verilog HDL assignment warning at h_pfn_buffer.sv(47): truncated value with size 11 to match size of target (10) ;
+------------+----------+-------+------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Warnings for common/page_access_counter/hdl/mem_updater.sv                                                                                       ;
+------------+----------+-------+------------------------------------------------------------------------------------------------------------------+
; Message ID ; Severity ; Count ; Sample Warning                                                                                                   ;
+------------+----------+-------+------------------------------------------------------------------------------------------------------------------+
; 13469      ; Warning  ; 1     ; Verilog HDL assignment warning at mem_updater.sv(218): truncated value with size 64 to match size of target (27) ;
+------------+----------+-------+------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Warnings for common/page_access_counter/hdl/pac_top.sv                                                                                     ;
+------------+----------+-------+------------------------------------------------------------------------------------------------------------+
; Message ID ; Severity ; Count ; Sample Warning                                                                                             ;
+------------+----------+-------+------------------------------------------------------------------------------------------------------------+
; 13469      ; Warning  ; 3     ; Verilog HDL assignment warning at pac_top.sv(486): truncated value with size 5 to match size of target (4) ;
;     13469  ;          ;       ; Verilog HDL assignment warning at pac_top.sv(486): truncated value with size 5 to match size of target (4) ;
;     13469  ;          ;       ; Verilog HDL assignment warning at pac_top.sv(498): truncated value with size 5 to match size of target (4) ;
;     13469  ;          ;       ; Verilog HDL assignment warning at pac_top.sv(509): truncated value with size 5 to match size of target (4) ;
+------------+----------+-------+------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Warnings for common/page_access_counter/hdl/priority_arbiter.sv                                                            ;
+------------+----------+-------+--------------------------------------------------------------------------------------------+
; Message ID ; Severity ; Count ; Sample Warning                                                                             ;
+------------+----------+-------+--------------------------------------------------------------------------------------------+
; 16818      ; Warning  ; 1     ; Verilog HDL warning at priority_arbiter.sv(21): block identifier is required on this block ;
+------------+----------+-------+--------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Warnings for common/page_access_counter/include/ctrl_signal_types.sv                                                                                                                         ;
+------------+----------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Message ID ; Severity ; Count ; Sample Warning                                                                                                                                               ;
+------------+----------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 21442      ; Warning  ; 16    ; Verilog HDL warning at ctrl_signal_types.sv(3): parameter 'MC_CHANNEL' declared inside package 'ctrl_signal_types' shall be treated as localparam            ;
;     21442  ;          ;       ; Verilog HDL warning at ctrl_signal_types.sv(3): parameter 'MC_CHANNEL' declared inside package 'ctrl_signal_types' shall be treated as localparam            ;
;     21442  ;          ;       ; Verilog HDL warning at ctrl_signal_types.sv(4): parameter 'MC_HA_DP_ADDR_WIDTH' declared inside package 'ctrl_signal_types' shall be treated as localparam   ;
;     21442  ;          ;       ; Verilog HDL warning at ctrl_signal_types.sv(5): parameter 'MC_HA_DP_DATA_WIDTH' declared inside package 'ctrl_signal_types' shall be treated as localparam   ;
;     21442  ;          ;       ; Verilog HDL warning at ctrl_signal_types.sv(6): parameter 'MC_HA_DP_SYMBOL_WIDTH' declared inside package 'ctrl_signal_types' shall be treated as localparam ;
;     21442  ;          ;       ; Verilog HDL warning at ctrl_signal_types.sv(7): parameter 'MC_HA_DP_BE_WIDTH' declared inside package 'ctrl_signal_types' shall be treated as localparam     ;
;     21442  ;          ;       ; Verilog HDL warning at ctrl_signal_types.sv(8): parameter 'EMIF_AMM_ADDR_WIDTH' declared inside package 'ctrl_signal_types' shall be treated as localparam   ;
;     21442  ;          ;       ; Verilog HDL warning at ctrl_signal_types.sv(9): parameter 'EMIF_AMM_DATA_WIDTH' declared inside package 'ctrl_signal_types' shall be treated as localparam   ;
;     21442  ;          ;       ; Verilog HDL warning at ctrl_signal_types.sv(10): parameter 'EMIF_AMM_BURST_WIDTH' declared inside package 'ctrl_signal_types' shall be treated as localparam ;
;     21442  ;          ;       ; Verilog HDL warning at ctrl_signal_types.sv(11): parameter 'EMIF_AMM_BE_WIDTH' declared inside package 'ctrl_signal_types' shall be treated as localparam    ;
;     21442  ;          ;       ; Verilog HDL warning at ctrl_signal_types.sv(12): parameter 'REQFIFO_DATA_WIDTH' declared inside package 'ctrl_signal_types' shall be treated as localparam   ;
;     21442  ;          ;       ; Verilog HDL warning at ctrl_signal_types.sv(14): parameter 'SRAM_DATA_WIDTH' declared inside package 'ctrl_signal_types' shall be treated as localparam      ;
;     21442  ;          ;       ; Verilog HDL warning at ctrl_signal_types.sv(15): parameter 'SRAM_ADDR_WIDTH' declared inside package 'ctrl_signal_types' shall be treated as localparam      ;
;     21442  ;          ;       ; Verilog HDL warning at ctrl_signal_types.sv(16): parameter 'COUNTER_WIDTH' declared inside package 'ctrl_signal_types' shall be treated as localparam        ;
;     21442  ;          ;       ; Verilog HDL warning at ctrl_signal_types.sv(17): parameter 'COUNTER_PER_ENTRY' declared inside package 'ctrl_signal_types' shall be treated as localparam    ;
;     21442  ;          ;       ; Verilog HDL warning at ctrl_signal_types.sv(18): parameter 'COUNTER_GRAN' declared inside package 'ctrl_signal_types' shall be treated as localparam         ;
;     21442  ;          ;       ; Verilog HDL warning at ctrl_signal_types.sv(19): parameter 'MONITOR_REGION_WIDTH' declared inside package 'ctrl_signal_types' shall be treated as localparam ;
+------------+----------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Warnings for ed_top_wrapper_typ2.sv                                                                                                                                                   ;
+------------+----------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Message ID ; Severity ; Count ; Sample Warning                                                                                                                                        ;
+------------+----------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; 16788      ; Warning  ; 12    ; Net "afu_axi_aw.awatop[5]" does not have a driver at ed_top_wrapper_typ2.sv(712)                                                                      ;
;     16788  ;          ;       ; Net "afu_axi_aw.awatop[5]" does not have a driver at ed_top_wrapper_typ2.sv(712)                                                                      ;
;     16788  ;          ;       ; Net "afu_rx_ready" does not have a driver at ed_top_wrapper_typ2.sv(836)                                                                              ;
;     16788  ;          ;       ; Net "afu_ate_status.slverr_on_write_response[0]" does not have a driver at ed_top_wrapper_typ2.sv(909)                                                ;
;     16788  ;          ;       ; Net "afu_ate_read_data_value_0.cacheline_readdata_0[63]" does not have a driver at ed_top_wrapper_typ2.sv(932)                                        ;
;     16788  ;          ;       ; Net "afu_ate_read_data_value_1.cacheline_readdata_1[63]" does not have a driver at ed_top_wrapper_typ2.sv(933)                                        ;
;     16788  ;          ;       ; Net "afu_ate_read_data_value_2.cacheline_readdata_2[63]" does not have a driver at ed_top_wrapper_typ2.sv(934)                                        ;
;     16788  ;          ;       ; Net "afu_ate_read_data_value_3.cacheline_readdata_3[63]" does not have a driver at ed_top_wrapper_typ2.sv(935)                                        ;
;     16788  ;          ;       ; Net "afu_ate_read_data_value_4.cacheline_readdata_4[63]" does not have a driver at ed_top_wrapper_typ2.sv(936)                                        ;
;     16788  ;          ;       ; Net "afu_ate_read_data_value_5.cacheline_readdata_5[63]" does not have a driver at ed_top_wrapper_typ2.sv(937)                                        ;
;     16788  ;          ;       ; Net "afu_ate_read_data_value_6.cacheline_readdata_6[63]" does not have a driver at ed_top_wrapper_typ2.sv(938)                                        ;
;     16788  ;          ;       ; Net "afu_ate_read_data_value_7.cacheline_readdata_7[63]" does not have a driver at ed_top_wrapper_typ2.sv(939)                                        ;
;     16788  ;          ;       ; Net "afu_tx_st0_passthrough_o" does not have a driver at ed_top_wrapper_typ2.sv(2002)                                                                 ;
; 24541      ; Warning  ; 16    ; Verilog HDL warning at ed_top_wrapper_typ2.sv(1789): actual bit length 256 differs from formal bit length 1024 for port "default_config_rx_payload_i" ;
;     24541  ;          ;       ; Verilog HDL warning at ed_top_wrapper_typ2.sv(1789): actual bit length 256 differs from formal bit length 1024 for port "default_config_rx_payload_i" ;
;     24541  ;          ;       ; Verilog HDL warning at ed_top_wrapper_typ2.sv(1798): actual bit length 256 differs from formal bit length 1024 for port "default_config_txc_payload"  ;
;     24541  ;          ;       ; Verilog HDL warning at ed_top_wrapper_typ2.sv(1850): actual bit length 256 differs from formal bit length 512 for port "pio_rx_payload"               ;
;     24541  ;          ;       ; Verilog HDL warning at ed_top_wrapper_typ2.sv(2044): actual bit length 32 differs from formal bit length 4 for port "tx_st0_prefix"                   ;
;     24541  ;          ;       ; Verilog HDL warning at ed_top_wrapper_typ2.sv(2048): actual bit length 1 differs from formal bit length 2 for port "tx_st0_pvalid"                    ;
;     24541  ;          ;       ; Verilog HDL warning at ed_top_wrapper_typ2.sv(2052): actual bit length 1 differs from formal bit length 3 for port "tx_st0_chnum"                     ;
;     24541  ;          ;       ; Verilog HDL warning at ed_top_wrapper_typ2.sv(2064): actual bit length 32 differs from formal bit length 4 for port "tx_st1_prefix"                   ;
;     24541  ;          ;       ; Verilog HDL warning at ed_top_wrapper_typ2.sv(2068): actual bit length 1 differs from formal bit length 2 for port "tx_st1_pvalid"                    ;
;     24541  ;          ;       ; Verilog HDL warning at ed_top_wrapper_typ2.sv(2072): actual bit length 1 differs from formal bit length 3 for port "tx_st1_chnum"                     ;
;     24541  ;          ;       ; Verilog HDL warning at ed_top_wrapper_typ2.sv(2084): actual bit length 32 differs from formal bit length 1 for port "tx_st2_prefix"                   ;
;     24541  ;          ;       ; Verilog HDL warning at ed_top_wrapper_typ2.sv(2088): actual bit length 1 differs from formal bit length 2 for port "tx_st2_pvalid"                    ;
;     24541  ;          ;       ; Verilog HDL warning at ed_top_wrapper_typ2.sv(2092): actual bit length 1 differs from formal bit length 3 for port "tx_st2_chnum"                     ;
;     24541  ;          ;       ; Verilog HDL warning at ed_top_wrapper_typ2.sv(2104): actual bit length 32 differs from formal bit length 4 for port "tx_st3_prefix"                   ;
;     24541  ;          ;       ; Verilog HDL warning at ed_top_wrapper_typ2.sv(2108): actual bit length 1 differs from formal bit length 2 for port "tx_st3_pvalid"                    ;
;     24541  ;          ;       ; Verilog HDL warning at ed_top_wrapper_typ2.sv(2112): actual bit length 1 differs from formal bit length 3 for port "tx_st3_chnum"                     ;
;     24541  ;          ;       ; Verilog HDL warning at ed_top_wrapper_typ2.sv(2369): actual bit length 6 differs from formal bit length 5 for port "aruser"                           ;
+------------+----------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Warnings for ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/rnr_ial_sip_intf.svh.iv                                                                                                                                                     ;
+------------+----------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Message ID ; Severity ; Count ; Sample Warning                                                                                                                                                                                                            ;
+------------+----------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 21442      ; Warning  ; 15    ; Verilog HDL warning at rnr_ial_sip_intf.svh.iv(54): parameter 'CXL_IO_DWIDTH' declared inside compilation unit '$unit__cxl_io_wrapper_sv' shall be treated as localparam                                                  ;
;     21442  ;          ;       ; Verilog HDL warning at rnr_ial_sip_intf.svh.iv(54): parameter 'CXL_IO_DWIDTH' declared inside compilation unit '$unit__cxl_io_wrapper_sv' shall be treated as localparam                                                  ;
;     21442  ;          ;       ; Verilog HDL warning at rnr_ial_sip_intf.svh.iv(54): parameter 'CXL_IO_DWIDTH' declared inside compilation unit '$unit__cxl_io_rx_avst_parser_sv' shall be treated as localparam                                           ;
;     21442  ;          ;       ; Verilog HDL warning at rnr_ial_sip_intf.svh.iv(54): parameter 'CXL_IO_DWIDTH' declared inside compilation unit '$unit__cxl_io_avst_merger_sv' shall be treated as localparam                                              ;
;     21442  ;          ;       ; Verilog HDL warning at rnr_ial_sip_intf.svh.iv(54): parameter 'CXL_IO_DWIDTH' declared inside compilation unit '$unit__cxl_io_avst_merger_top_sv' shall be treated as localparam                                          ;
;     21442  ;          ;       ; Verilog HDL warning at rnr_ial_sip_intf.svh.iv(54): parameter 'CXL_IO_DWIDTH' declared inside compilation unit '$unit__cxl_io_credit_add_sv' shall be treated as localparam                                               ;
;     21442  ;          ;       ; Verilog HDL warning at rnr_ial_sip_intf.svh.iv(54): parameter 'CXL_IO_DWIDTH' declared inside compilation unit '$unit__cxl_io_credit_add_top_sv' shall be treated as localparam                                           ;
;     21442  ;          ;       ; Verilog HDL warning at rnr_ial_sip_intf.svh.iv(54): parameter 'CXL_IO_DWIDTH' declared inside compilation unit '$unit__cxl_io_rx_avst_parser_top_sv' shall be treated as localparam                                       ;
;     21442  ;          ;       ; Verilog HDL warning at rnr_ial_sip_intf.svh.iv(54): parameter 'CXL_IO_DWIDTH' declared inside compilation unit '$unit__cxl_io_rx_multi_segment_sv' shall be treated as localparam                                         ;
;     21442  ;          ;       ; Verilog HDL warning at rnr_ial_sip_intf.svh.iv(54): parameter 'CXL_IO_DWIDTH' declared inside compilation unit '$unit__cxl_io_rx_avst_parser_multiseg_top_sv' shall be treated as localparam                              ;
;     21442  ;          ;       ; Verilog HDL warning at rnr_ial_sip_intf.svh.iv(54): parameter 'CXL_IO_DWIDTH' declared inside compilation unit '$unit__cxl_io_credit_steal_sv' shall be treated as localparam                                             ;
;     21442  ;          ;       ; Verilog HDL warning at rnr_ial_sip_intf.svh.iv(54): parameter 'CXL_IO_DWIDTH' declared inside compilation unit '$unit__cxl_io_cfg_sv' shall be treated as localparam                                                      ;
;     21442  ;          ;       ; Verilog HDL warning at rnr_ial_sip_intf.svh.iv(54): parameter 'CXL_IO_DWIDTH' declared inside compilation unit '$unit__cxl_t2ip_sip_sv' shall be treated as localparam                                                    ;
;     21442  ;          ;       ; Verilog HDL warning at rnr_ial_sip_intf.svh.iv(54): parameter 'CXL_IO_DWIDTH' declared inside compilation unit '$unit__cxl_t2ip_sip_top_sv' shall be treated as localparam                                                ;
;     21442  ;          ;       ; Verilog HDL warning at rnr_ial_sip_intf.svh.iv(54): parameter 'CXL_IO_DWIDTH' declared inside compilation unit '$unit__cxl_type2_cxlip_top_sv' shall be treated as localparam                                             ;
;     21442  ;          ;       ; Verilog HDL warning at rnr_ial_sip_intf.svh.iv(54): parameter 'CXL_IO_DWIDTH' declared inside compilation unit '$unit__intel_rtile_cxl_top_cxltyp2_ed_intel_rtile_cxl_top_1140_nyq7hii_sv' shall be treated as localparam ;
+------------+----------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Warnings for ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_2331/synth/common/rtl/csb_adaptor/intel_rtile_csb2pcicfg.sv                                   ;
+------------+----------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; Message ID ; Severity ; Count ; Sample Warning                                                                                                                   ;
+------------+----------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; 24541      ; Warning  ; 1     ; Verilog HDL warning at intel_rtile_csb2pcicfg.sv(281): actual bit length 2 differs from formal bit length 3 for port "msg_dwcnt" ;
+------------+----------+-------+----------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Warnings for ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_2331/synth/common/rtl/csb_adaptor/rnr_csbcasyncfifo_egr.sv                            ;
+------------+----------+-------+--------------------------------------------------------------------------------------------------------------------------+
; Message ID ; Severity ; Count ; Sample Warning                                                                                                           ;
+------------+----------+-------+--------------------------------------------------------------------------------------------------------------------------+
; 13469      ; Warning  ; 1     ; Verilog HDL assignment warning at rnr_csbcasyncfifo_egr.sv(667): truncated value with size 3 to match size of target (2) ;
+------------+----------+-------+--------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Warnings for ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_2331/synth/soft_wrapper/rnr_cxl_reset_ctrl.sv                                                                           ;
+------------+----------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Message ID ; Severity ; Count ; Sample Warning                                                                                                                                             ;
+------------+----------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 16924      ; Warning  ; 1     ; Verilog HDL warning at rnr_cxl_reset_ctrl.sv(1743): redeclaration of ansi port pin_perst_n_s is not allowed                                                ;
; 21774      ; Warning  ; 1     ; Verilog HDL warning at rnr_cxl_reset_ctrl.sv(1743): non-net output port 'upi_maib_sync_rst_n_o' cannot be initialized at declaration in SystemVerilog mode ;
+------------+----------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Warnings for ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/aibsw_if_credits.sv                                                    ;
+------------+----------+-------+----------------------------------------------------------------------------------------------------------------------+
; Message ID ; Severity ; Count ; Sample Warning                                                                                                       ;
+------------+----------+-------+----------------------------------------------------------------------------------------------------------------------+
; 13469      ; Warning  ; 1     ; Verilog HDL assignment warning at aibsw_if_credits.sv(812): truncated value with size 32 to match size of target (8) ;
+------------+----------+-------+----------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Warnings for ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/axi2cci_shim.sv                                                     ;
+------------+----------+-------+-------------------------------------------------------------------------------------------------------------------+
; Message ID ; Severity ; Count ; Sample Warning                                                                                                    ;
+------------+----------+-------+-------------------------------------------------------------------------------------------------------------------+
; 13469      ; Warning  ; 4     ; Verilog HDL assignment warning at axi2cci_shim.sv(703): truncated value with size 17 to match size of target (16) ;
;     13469  ;          ;       ; Verilog HDL assignment warning at axi2cci_shim.sv(703): truncated value with size 17 to match size of target (16) ;
;     13469  ;          ;       ; Verilog HDL assignment warning at axi2cci_shim.sv(703): truncated value with size 16 to match size of target (12) ;
;     13469  ;          ;       ; Verilog HDL assignment warning at axi2cci_shim.sv(703): truncated value with size 17 to match size of target (16) ;
;     13469  ;          ;       ; Verilog HDL assignment warning at axi2cci_shim.sv(703): truncated value with size 16 to match size of target (12) ;
+------------+----------+-------+-------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Warnings for ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/bbs_bfe.sv                                                                                                                      ;
+------------+----------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Message ID ; Severity ; Count ; Sample Warning                                                                                                                                                                ;
+------------+----------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 19637      ; Warning  ; 1     ; Verilog HDL warning at bbs_bfe.sv(2519): variable block_afu_q may be used before assigned in always_comb or always @* block : might cause synthesis - simulation differences. ;
+------------+----------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Warnings for ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/bbs_fme_top.sv                                                           ;
+------------+----------+-------+------------------------------------------------------------------------------------------------------------------------+
; Message ID ; Severity ; Count ; Sample Warning                                                                                                         ;
+------------+----------+-------+------------------------------------------------------------------------------------------------------------------------+
; 13469      ; Warning  ; 1     ; Verilog HDL assignment warning at bbs_fme_top.sv(2379): truncated value with size 9 to match size of target (7)        ;
; 24541      ; Warning  ; 1     ; Verilog HDL warning at bbs_fme_top.sv(2379): actual bit length 22 differs from formal bit length 32 for port "address" ;
+------------+----------+-------+------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Warnings for ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/bbs_slice_dcd.sv                                                   ;
+------------+----------+-------+------------------------------------------------------------------------------------------------------------------+
; Message ID ; Severity ; Count ; Sample Warning                                                                                                   ;
+------------+----------+-------+------------------------------------------------------------------------------------------------------------------+
; 13469      ; Warning  ; 1     ; Verilog HDL assignment warning at bbs_slice_dcd.sv(856): truncated value with size 2 to match size of target (1) ;
+------------+----------+-------+------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Warnings for ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/bbs_top.sv                     ;
+------------+----------+-------+------------------------------------------------------------------------------+
; Message ID ; Severity ; Count ; Sample Warning                                                               ;
+------------+----------+-------+------------------------------------------------------------------------------+
; 16788      ; Warning  ; 1     ; Net "debug_in_connect_bbs[0][48]" does not have a driver at bbs_top.sv(1294) ;
+------------+----------+-------+------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Warnings for ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/buffer_alloc_minmax_notopram.sv                                                     ;
+------------+----------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; Message ID ; Severity ; Count ; Sample Warning                                                                                                                    ;
+------------+----------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; 13469      ; Warning  ; 5     ; Verilog HDL assignment warning at buffer_alloc_minmax_notopram.sv(413): truncated value with size 11 to match size of target (10) ;
;     13469  ;          ;       ; Verilog HDL assignment warning at buffer_alloc_minmax_notopram.sv(413): truncated value with size 11 to match size of target (10) ;
;     13469  ;          ;       ; Verilog HDL assignment warning at buffer_alloc_minmax_notopram.sv(413): truncated value with size 11 to match size of target (10) ;
;     13469  ;          ;       ; Verilog HDL assignment warning at buffer_alloc_minmax_notopram.sv(413): truncated value with size 10 to match size of target (9)  ;
;     13469  ;          ;       ; Verilog HDL assignment warning at buffer_alloc_minmax_notopram.sv(413): truncated value with size 32 to match size of target (6)  ;
;     13469  ;          ;       ; Verilog HDL assignment warning at buffer_alloc_minmax_notopram.sv(413): truncated value with size 32 to match size of target (9)  ;
; 16788      ; Warning  ; 5     ; Net "debug_in_connect[0][48]" does not have a driver at buffer_alloc_minmax_notopram.sv(413)                                      ;
;     16788  ;          ;       ; Net "debug_in_connect[0][48]" does not have a driver at buffer_alloc_minmax_notopram.sv(413)                                      ;
;     16788  ;          ;       ; Net "debug_in_connect[0][48]" does not have a driver at buffer_alloc_minmax_notopram.sv(413)                                      ;
;     16788  ;          ;       ; Net "debug_in_connect[0][48]" does not have a driver at buffer_alloc_minmax_notopram.sv(413)                                      ;
;     16788  ;          ;       ; Net "debug_in_connect[1][48]" does not have a driver at buffer_alloc_minmax_notopram.sv(413)                                      ;
;     16788  ;          ;       ; Net "debug_in_connect[1][48]" does not have a driver at buffer_alloc_minmax_notopram.sv(413)                                      ;
+------------+----------+-------+-----------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Warnings for ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/ccl_mirror_avmm_master.sv                                                    ;
+------------+----------+-------+----------------------------------------------------------------------------------------------------------------------------+
; Message ID ; Severity ; Count ; Sample Warning                                                                                                             ;
+------------+----------+-------+----------------------------------------------------------------------------------------------------------------------------+
; 13469      ; Warning  ; 1     ; Verilog HDL assignment warning at ccl_mirror_avmm_master.sv(1465): truncated value with size 5 to match size of target (4) ;
+------------+----------+-------+----------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Warnings for ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/custom_sb_top.sv         ;
+------------+----------+-------+------------------------------------------------------------------------+
; Message ID ; Severity ; Count ; Sample Warning                                                         ;
+------------+----------+-------+------------------------------------------------------------------------+
; 16788      ; Warning  ; 1     ; Net "opcode_in_prg[7]" does not have a driver at custom_sb_top.sv(736) ;
+------------+----------+-------+------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Warnings for ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_cfg.sv                                                                              ;
+------------+----------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; Message ID ; Severity ; Count ; Sample Warning                                                                                                                           ;
+------------+----------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; 24541      ; Warning  ; 2     ; Verilog HDL warning at cxl_io_cfg.sv(3272): actual bit length 32 differs from formal bit length 24 for port "hip_recfg_slave_m0_address" ;
;     24541  ;          ;       ; Verilog HDL warning at cxl_io_cfg.sv(3272): actual bit length 32 differs from formal bit length 24 for port "hip_recfg_slave_m0_address" ;
;     24541  ;          ;       ; Verilog HDL warning at cxl_io_cfg.sv(3272): actual bit length 21 differs from formal bit length 32 for port "rtile_address"              ;
+------------+----------+-------+------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Warnings for ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_cmb_adapter_cfg.sv                            ;
+------------+----------+-------+----------------------------------------------------------------------------------------------------+
; Message ID ; Severity ; Count ; Sample Warning                                                                                     ;
+------------+----------+-------+----------------------------------------------------------------------------------------------------+
; 16818      ; Warning  ; 1     ; Verilog HDL warning at cxl_io_cmb_adapter_cfg.sv(6279): block identifier is required on this block ;
+------------+----------+-------+----------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Warnings for ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_cmb_customsb_cfg.sv                            ;
+------------+----------+-------+-----------------------------------------------------------------------------------------------------+
; Message ID ; Severity ; Count ; Sample Warning                                                                                      ;
+------------+----------+-------+-----------------------------------------------------------------------------------------------------+
; 16818      ; Warning  ; 1     ; Verilog HDL warning at cxl_io_cmb_customsb_cfg.sv(1803): block identifier is required on this block ;
+------------+----------+-------+-----------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Warnings for ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_cmb_global.sv                             ;
+------------+----------+-------+------------------------------------------------------------------------------------------------+
; Message ID ; Severity ; Count ; Sample Warning                                                                                 ;
+------------+----------+-------+------------------------------------------------------------------------------------------------+
; 16818      ; Warning  ; 1     ; Verilog HDL warning at cxl_io_cmb_global.sv(20609): block identifier is required on this block ;
+------------+----------+-------+------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Warnings for ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_cmb_pf0.sv                             ;
+------------+----------+-------+---------------------------------------------------------------------------------------------+
; Message ID ; Severity ; Count ; Sample Warning                                                                              ;
+------------+----------+-------+---------------------------------------------------------------------------------------------+
; 16818      ; Warning  ; 1     ; Verilog HDL warning at cxl_io_cmb_pf0.sv(54921): block identifier is required on this block ;
+------------+----------+-------+---------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Warnings for ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_cmb_pf1.sv                             ;
+------------+----------+-------+---------------------------------------------------------------------------------------------+
; Message ID ; Severity ; Count ; Sample Warning                                                                              ;
+------------+----------+-------+---------------------------------------------------------------------------------------------+
; 16818      ; Warning  ; 1     ; Verilog HDL warning at cxl_io_cmb_pf1.sv(14837): block identifier is required on this block ;
+------------+----------+-------+---------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Warnings for ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_credit_add.sv                                                    ;
+------------+----------+-------+-----------------------------------------------------------------------------------------------------------------------+
; Message ID ; Severity ; Count ; Sample Warning                                                                                                        ;
+------------+----------+-------+-----------------------------------------------------------------------------------------------------------------------+
; 13469      ; Warning  ; 2     ; Verilog HDL assignment warning at cxl_io_credit_add.sv(319): truncated value with size 32 to match size of target (2) ;
;     13469  ;          ;       ; Verilog HDL assignment warning at cxl_io_credit_add.sv(319): truncated value with size 32 to match size of target (2) ;
;     13469  ;          ;       ; Verilog HDL assignment warning at cxl_io_credit_add.sv(319): truncated value with size 32 to match size of target (4) ;
+------------+----------+-------+-----------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Warnings for ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_credit_steal.sv                                                     ;
+------------+----------+-------+--------------------------------------------------------------------------------------------------------------------------+
; Message ID ; Severity ; Count ; Sample Warning                                                                                                           ;
+------------+----------+-------+--------------------------------------------------------------------------------------------------------------------------+
; 13469      ; Warning  ; 1     ; Verilog HDL assignment warning at cxl_io_credit_steal.sv(1515): truncated value with size 32 to match size of target (2) ;
+------------+----------+-------+--------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Warnings for ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_gtiqc.sv                                                    ;
+------------+----------+-------+------------------------------------------------------------------------------------------------------------------+
; Message ID ; Severity ; Count ; Sample Warning                                                                                                   ;
+------------+----------+-------+------------------------------------------------------------------------------------------------------------------+
; 13469      ; Warning  ; 1     ; Verilog HDL assignment warning at cxl_io_gtiqc.sv(628): truncated value with size 32 to match size of target (7) ;
+------------+----------+-------+------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Warnings for ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_gtoqc.v                                                    ;
+------------+----------+-------+-----------------------------------------------------------------------------------------------------------------+
; Message ID ; Severity ; Count ; Sample Warning                                                                                                  ;
+------------+----------+-------+-----------------------------------------------------------------------------------------------------------------+
; 13469      ; Warning  ; 1     ; Verilog HDL assignment warning at cxl_io_gtoqc.v(500): truncated value with size 10 to match size of target (8) ;
+------------+----------+-------+-----------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Warnings for ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_pdecode.sv                                                     ;
+------------+----------+-------+---------------------------------------------------------------------------------------------------------------------+
; Message ID ; Severity ; Count ; Sample Warning                                                                                                      ;
+------------+----------+-------+---------------------------------------------------------------------------------------------------------------------+
; 13469      ; Warning  ; 1     ; Verilog HDL assignment warning at cxl_io_pdecode.sv(13895): truncated value with size 8 to match size of target (1) ;
+------------+----------+-------+---------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Warnings for ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_rx_core_fifos.sv                                                     ;
+------------+----------+-------+---------------------------------------------------------------------------------------------------------------------------+
; Message ID ; Severity ; Count ; Sample Warning                                                                                                            ;
+------------+----------+-------+---------------------------------------------------------------------------------------------------------------------------+
; 13469      ; Warning  ; 1     ; Verilog HDL assignment warning at cxl_io_rx_core_fifos.sv(2392): truncated value with size 32 to match size of target (3) ;
+------------+----------+-------+---------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Warnings for ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_rx_hdr_data_fifos.sv                               ;
+------------+----------+-------+---------------------------------------------------------------------------------------------------------+
; Message ID ; Severity ; Count ; Sample Warning                                                                                          ;
+------------+----------+-------+---------------------------------------------------------------------------------------------------------+
; 16788      ; Warning  ; 1     ; Net "core_pld_if[0].rx_st_passthrough_s0_o" does not have a driver at cxl_io_rx_hdr_data_fifos.sv(3372) ;
+------------+----------+-------+---------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Warnings for ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_straps.sv                       ;
+------------+----------+-------+--------------------------------------------------------------------------------------+
; Message ID ; Severity ; Count ; Sample Warning                                                                       ;
+------------+----------+-------+--------------------------------------------------------------------------------------+
; 19651      ; Warning  ; 1     ; Verilog HDL warning at cxl_io_straps.sv(377): latch inferred for net LP_legacy_endpt ;
+------------+----------+-------+--------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Warnings for ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_top.sv                                                    ;
+------------+----------+-------+----------------------------------------------------------------------------------------------------------------+
; Message ID ; Severity ; Count ; Sample Warning                                                                                                 ;
+------------+----------+-------+----------------------------------------------------------------------------------------------------------------+
; 13469      ; Warning  ; 1     ; Verilog HDL assignment warning at cxl_io_top.sv(2391): truncated value with size 6 to match size of target (1) ;
; 16788      ; Warning  ; 1     ; Net "p0_pld_if.rx_st_passthrough_s0_o" does not have a driver at cxl_io_top.sv(2391)                           ;
; 16818      ; Warning  ; 1     ; Verilog HDL warning at cxl_io_top.sv(2391): block identifier is required on this block                         ;
+------------+----------+-------+----------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Warnings for ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_tx_core_fifos.sv                                                    ;
+------------+----------+-------+--------------------------------------------------------------------------------------------------------------------------+
; Message ID ; Severity ; Count ; Sample Warning                                                                                                           ;
+------------+----------+-------+--------------------------------------------------------------------------------------------------------------------------+
; 13469      ; Warning  ; 1     ; Verilog HDL assignment warning at cxl_io_tx_core_fifos.sv(1305): truncated value with size 8 to match size of target (4) ;
+------------+----------+-------+--------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Warnings for ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_memexp_sip_ready_delay.sv                                                   ;
+------------+----------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; Message ID ; Severity ; Count ; Sample Warning                                                                                                                ;
+------------+----------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; 13469      ; Warning  ; 1     ; Verilog HDL assignment warning at cxl_memexp_sip_ready_delay.sv(170): truncated value with size 6 to match size of target (5) ;
; 16818      ; Warning  ; 1     ; Verilog HDL warning at cxl_memexp_sip_ready_delay.sv(170): block identifier is required on this block                         ;
+------------+----------+-------+-------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Warnings for ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_t2ip_sip.sv                                                                 ;
+------------+----------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; Message ID ; Severity ; Count ; Sample Warning                                                                                                                ;
+------------+----------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; 16788      ; Warning  ; 1     ; Net "side_ism_fabric[2]" does not have a driver at cxl_t2ip_sip.sv(2745)                                                      ;
; 24541      ; Warning  ; 1     ; Verilog HDL warning at cxl_t2ip_sip.sv(2745): actual bit length 1 differs from formal bit length 2 for port "cam_bbs_extout6" ;
+------------+----------+-------+-------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Warnings for ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_type2_cxlip_top.sv                                                                    ;
+------------+----------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
; Message ID ; Severity ; Count ; Sample Warning                                                                                                                          ;
+------------+----------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
; 16788      ; Warning  ; 1     ; Net "D2H_Data1_CrdRtn[0]" does not have a driver at cxl_type2_cxlip_top.sv(9658)                                                        ;
; 24541      ; Warning  ; 2     ; Verilog HDL warning at cxl_type2_cxlip_top.sv(9658): actual bit length 1 differs from formal bit length 2 for port "usr_tx_st_0_pvalid" ;
;     24541  ;          ;       ; Verilog HDL warning at cxl_type2_cxlip_top.sv(9658): actual bit length 1 differs from formal bit length 2 for port "usr_tx_st_0_pvalid" ;
;     24541  ;          ;       ; Verilog HDL warning at cxl_type2_cxlip_top.sv(9658): actual bit length 1 differs from formal bit length 3 for port "p0_tx_st_hcrd_ch_o" ;
+------------+----------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Warnings for ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/dcc_hcc_jump_pkg.sv                                                                                     ;
+------------+----------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Message ID ; Severity ; Count ; Sample Warning                                                                                                                                        ;
+------------+----------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; 21442      ; Warning  ; 1     ; Verilog HDL warning at dcc_hcc_jump_pkg.sv(350): parameter 'DCC_CMPRTAG_BW' declared inside package 'dcc_hcc_jump_pkg' shall be treated as localparam ;
+------------+----------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Warnings for ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/dcc_tag_pipe_bypass_phase_1.sv                                                     ;
+------------+----------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; Message ID ; Severity ; Count ; Sample Warning                                                                                                                   ;
+------------+----------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; 13469      ; Warning  ; 3     ; Verilog HDL assignment warning at dcc_tag_pipe_bypass_phase_1.sv(1555): truncated value with size 32 to match size of target (4) ;
;     13469  ;          ;       ; Verilog HDL assignment warning at dcc_tag_pipe_bypass_phase_1.sv(1555): truncated value with size 32 to match size of target (4) ;
;     13469  ;          ;       ; Verilog HDL assignment warning at dcc_tag_pipe_bypass_phase_1.sv(1555): truncated value with size 5 to match size of target (1)  ;
;     13469  ;          ;       ; Verilog HDL assignment warning at dcc_tag_pipe_bypass_phase_1.sv(1555): truncated value with size 16 to match size of target (9) ;
; 16788      ; Warning  ; 1     ; Net "tmp_ptlite_m2sreq_out_NxtST[4]" does not have a driver at dcc_tag_pipe_bypass_phase_1.sv(1555)                              ;
+------------+----------+-------+----------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Warnings for ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/dcc_top.sv                                                     ;
+------------+----------+-------+--------------------------------------------------------------------------------------------------------------+
; Message ID ; Severity ; Count ; Sample Warning                                                                                               ;
+------------+----------+-------+--------------------------------------------------------------------------------------------------------------+
; 13469      ; Warning  ; 3     ; Verilog HDL assignment warning at dcc_top.sv(5975): truncated value with size 32 to match size of target (4) ;
;     13469  ;          ;       ; Verilog HDL assignment warning at dcc_top.sv(5975): truncated value with size 32 to match size of target (4) ;
;     13469  ;          ;       ; Verilog HDL assignment warning at dcc_top.sv(5975): truncated value with size 9 to match size of target (3)  ;
;     13469  ;          ;       ; Verilog HDL assignment warning at dcc_top.sv(5975): truncated value with size 9 to match size of target (3)  ;
; 16788      ; Warning  ; 1     ; Net "dcc_status_In.pt_lite_m2sreq_error" does not have a driver at dcc_top.sv(5975)                          ;
+------------+----------+-------+--------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Warnings for ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/ddfc_atomic_engine.sv                           ;
+------------+----------+-------+-----------------------------------------------------------------------------------------------+
; Message ID ; Severity ; Count ; Sample Warning                                                                                ;
+------------+----------+-------+-----------------------------------------------------------------------------------------------+
; 16818      ; Warning  ; 1     ; Verilog HDL warning at ddfc_atomic_engine.sv(487): block identifier is required on this block ;
+------------+----------+-------+-----------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Warnings for ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/ddfc_ctrl.sv                                                                  ;
+------------+----------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; Message ID ; Severity ; Count ; Sample Warning                                                                                                              ;
+------------+----------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; 13469      ; Warning  ; 1     ; Verilog HDL assignment warning at ddfc_ctrl.sv(2066): truncated value with size 6 to match size of target (5)               ;
; 24541      ; Warning  ; 3     ; Verilog HDL warning at ddfc_ctrl.sv(2066): actual bit length 48 differs from formal bit length 49 for port "debug_in"       ;
;     24541  ;          ;       ; Verilog HDL warning at ddfc_ctrl.sv(2066): actual bit length 48 differs from formal bit length 49 for port "debug_in"       ;
;     24541  ;          ;       ; Verilog HDL warning at ddfc_ctrl.sv(2066): actual bit length 8 differs from formal bit length 9 for port "buffer_alloc_cnt" ;
;     24541  ;          ;       ; Verilog HDL warning at ddfc_ctrl.sv(2066): actual bit length 8 differs from formal bit length 9 for port "buffer_alloc_cnt" ;
+------------+----------+-------+-----------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Warnings for ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/ddfc_dataflow.sv                                                           ;
+------------+----------+-------+--------------------------------------------------------------------------------------------------------------------------+
; Message ID ; Severity ; Count ; Sample Warning                                                                                                           ;
+------------+----------+-------+--------------------------------------------------------------------------------------------------------------------------+
; 24541      ; Warning  ; 1     ; Verilog HDL warning at ddfc_dataflow.sv(676): actual bit length 48 differs from formal bit length 49 for port "debug_in" ;
+------------+----------+-------+--------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Warnings for ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/ddfc_top.sv                                                            ;
+------------+----------+-------+----------------------------------------------------------------------------------------------------------------------+
; Message ID ; Severity ; Count ; Sample Warning                                                                                                       ;
+------------+----------+-------+----------------------------------------------------------------------------------------------------------------------+
; 13469      ; Warning  ; 1     ; Verilog HDL assignment warning at ddfc_top.sv(1209): truncated value with size 32 to match size of target (5)        ;
; 24541      ; Warning  ; 3     ; Verilog HDL warning at ddfc_top.sv(1209): actual bit length 48 differs from formal bit length 49 for port "debug_in" ;
;     24541  ;          ;       ; Verilog HDL warning at ddfc_top.sv(1209): actual bit length 48 differs from formal bit length 49 for port "debug_in" ;
;     24541  ;          ;       ; Verilog HDL warning at ddfc_top.sv(1209): actual bit length 48 differs from formal bit length 49 for port "debug_in" ;
;     24541  ;          ;       ; Verilog HDL warning at ddfc_top.sv(1209): actual bit length 48 differs from formal bit length 49 for port "debug_in" ;
+------------+----------+-------+----------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Warnings for ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/devmem_top.sv                                                            ;
+------------+----------+-------+------------------------------------------------------------------------------------------------------------------------+
; Message ID ; Severity ; Count ; Sample Warning                                                                                                         ;
+------------+----------+-------+------------------------------------------------------------------------------------------------------------------------+
; 24541      ; Warning  ; 4     ; Verilog HDL warning at devmem_top.sv(1078): actual bit length 48 differs from formal bit length 49 for port "debug_in" ;
;     24541  ;          ;       ; Verilog HDL warning at devmem_top.sv(1078): actual bit length 48 differs from formal bit length 49 for port "debug_in" ;
;     24541  ;          ;       ; Verilog HDL warning at devmem_top.sv(1078): actual bit length 48 differs from formal bit length 49 for port "debug_in" ;
;     24541  ;          ;       ; Verilog HDL warning at devmem_top.sv(1078): actual bit length 48 differs from formal bit length 49 for port "debug_in" ;
;     24541  ;          ;       ; Verilog HDL warning at devmem_top.sv(1078): actual bit length 48 differs from formal bit length 49 for port "debug_in" ;
+------------+----------+-------+------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Warnings for ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/devmem_write_responses.sv                                                    ;
+------------+----------+-------+----------------------------------------------------------------------------------------------------------------------------+
; Message ID ; Severity ; Count ; Sample Warning                                                                                                             ;
+------------+----------+-------+----------------------------------------------------------------------------------------------------------------------------+
; 13469      ; Warning  ; 1     ; Verilog HDL assignment warning at devmem_write_responses.sv(236): truncated value with size 13 to match size of target (8) ;
+------------+----------+-------+----------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Warnings for ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/dfc_hostwait.sv                                                           ;
+------------+----------+-------+-------------------------------------------------------------------------------------------------------------------------+
; Message ID ; Severity ; Count ; Sample Warning                                                                                                          ;
+------------+----------+-------+-------------------------------------------------------------------------------------------------------------------------+
; 24541      ; Warning  ; 3     ; Verilog HDL warning at dfc_hostwait.sv(881): actual bit length 48 differs from formal bit length 49 for port "debug_in" ;
;     24541  ;          ;       ; Verilog HDL warning at dfc_hostwait.sv(881): actual bit length 48 differs from formal bit length 49 for port "debug_in" ;
;     24541  ;          ;       ; Verilog HDL warning at dfc_hostwait.sv(881): actual bit length 48 differs from formal bit length 49 for port "debug_in" ;
;     24541  ;          ;       ; Verilog HDL warning at dfc_hostwait.sv(881): actual bit length 48 differs from formal bit length 49 for port "debug_in" ;
+------------+----------+-------+-------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Warnings for ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/hcc_tag_pipe_bypass_phase_1.sv                                                     ;
+------------+----------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; Message ID ; Severity ; Count ; Sample Warning                                                                                                                   ;
+------------+----------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; 13469      ; Warning  ; 1     ; Verilog HDL assignment warning at hcc_tag_pipe_bypass_phase_1.sv(1235): truncated value with size 32 to match size of target (4) ;
+------------+----------+-------+----------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Warnings for ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/hdfc_atomic_engine.sv                           ;
+------------+----------+-------+-----------------------------------------------------------------------------------------------+
; Message ID ; Severity ; Count ; Sample Warning                                                                                ;
+------------+----------+-------+-----------------------------------------------------------------------------------------------+
; 16818      ; Warning  ; 1     ; Verilog HDL warning at hdfc_atomic_engine.sv(490): block identifier is required on this block ;
+------------+----------+-------+-----------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Warnings for ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/hdfc_top.sv                                                           ;
+------------+----------+-------+---------------------------------------------------------------------------------------------------------------------+
; Message ID ; Severity ; Count ; Sample Warning                                                                                                      ;
+------------+----------+-------+---------------------------------------------------------------------------------------------------------------------+
; 13469      ; Warning  ; 1     ; Verilog HDL assignment warning at hdfc_top.sv(736): truncated value with size 32 to match size of target (5)        ;
; 24541      ; Warning  ; 2     ; Verilog HDL warning at hdfc_top.sv(736): actual bit length 48 differs from formal bit length 49 for port "debug_in" ;
;     24541  ;          ;       ; Verilog HDL warning at hdfc_top.sv(736): actual bit length 48 differs from formal bit length 49 for port "debug_in" ;
;     24541  ;          ;       ; Verilog HDL warning at hdfc_top.sv(736): actual bit length 48 differs from formal bit length 49 for port "debug_in" ;
+------------+----------+-------+---------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Warnings for ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/ial_egress.sv                                                     ;
+------------+----------+-------+-----------------------------------------------------------------------------------------------------------------+
; Message ID ; Severity ; Count ; Sample Warning                                                                                                  ;
+------------+----------+-------+-----------------------------------------------------------------------------------------------------------------+
; 13469      ; Warning  ; 1     ; Verilog HDL assignment warning at ial_egress.sv(736): truncated value with size 32 to match size of target (10) ;
+------------+----------+-------+-----------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Warnings for ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/ial_tc_bbs_cfg.sv                             ;
+------------+----------+-------+---------------------------------------------------------------------------------------------+
; Message ID ; Severity ; Count ; Sample Warning                                                                              ;
+------------+----------+-------+---------------------------------------------------------------------------------------------+
; 16818      ; Warning  ; 1     ; Verilog HDL warning at ial_tc_bbs_cfg.sv(10107): block identifier is required on this block ;
+------------+----------+-------+---------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Warnings for ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/rnr_ial_sip_aibsw_if_egress.sv                                                    ;
+------------+----------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; Message ID ; Severity ; Count ; Sample Warning                                                                                                                  ;
+------------+----------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; 13469      ; Warning  ; 1     ; Verilog HDL assignment warning at rnr_ial_sip_aibsw_if_egress.sv(2162): truncated value with size 3 to match size of target (2) ;
; 16788      ; Warning  ; 1     ; Net "cxl_mem_s2m_tx_frame0.S2MDRSHdr1[54]" does not have a driver at rnr_ial_sip_aibsw_if_egress.sv(2162)                       ;
+------------+----------+-------+---------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Warnings for ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/spider_xor.sv                           ;
+------------+----------+-------+---------------------------------------------------------------------------------------+
; Message ID ; Severity ; Count ; Sample Warning                                                                        ;
+------------+----------+-------+---------------------------------------------------------------------------------------+
; 16818      ; Warning  ; 1     ; Verilog HDL warning at spider_xor.sv(132): block identifier is required on this block ;
+------------+----------+-------+---------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Warnings for ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/ucc_top.sv                         ;
+------------+----------+-------+----------------------------------------------------------------------------------+
; Message ID ; Severity ; Count ; Sample Warning                                                                   ;
+------------+----------+-------+----------------------------------------------------------------------------------+
; 16788      ; Warning  ; 1     ; Net "debug_out_connect_hccCraqRam[48]" does not have a driver at ucc_top.sv(412) ;
+------------+----------+-------+----------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------+
; General Warnings                                                                         ;
+------------+----------+-------+----------------------------------------------------------+
; Message ID ; Severity ; Count ; Sample Warning                                           ;
+------------+----------+-------+----------------------------------------------------------+
; 16124      ; Warning  ; 2     ; Can't analyze file stp_default.stp - no such file exists ;
;     16124  ;          ;       ; Can't analyze file stp_default.stp - no such file exists ;
;     16124  ;          ;       ; Can't analyze file demo_stp.stp - no such file exists    ;
+------------+----------+-------+----------------------------------------------------------+


+--------------------------+
; Design Analysis Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Synthesis
    Info: Version 24.3.0 Build 212 11/18/2024 SC Pro Edition
    Info: Processing started: Tue Oct 28 08:54:28 2025
    Info: System process ID: 24932
Info: Command: quartus_syn --read_settings_files=on --write_settings_files=off cxltyp2_ed -c cxltyp2_ed --quick_elab
Info: qis_default_flow_script.tcl version: #1
Info: Initializing Synthesis...
Info: Project = "cxltyp2_ed"
Info: Revision = "cxltyp2_ed"
Info: Running Design Analysis for tile IP
Info: Analyzing source files for Design Analysis mode for tile IP
Info (21958): Initialized Quartus Message Database
Info (16303): High Performance Effort optimization mode selected -- timing performance will be prioritized at the potential cost of increased compilation time
    Info (16304): Mode behavior is affected by advanced setting Advanced Physical Synthesis (default for this mode is On)
    Info (16304): Mode behavior is affected by advanced setting Allow RAM Retiming (default for this mode is On)
    Info (16304): Mode behavior is affected by advanced setting Allow DSP Retiming (default for this mode is On)
Info (18237): File "C:/Users/11755/Downloads/PAC_claude/Intel/hardware_test_design/common/mc_top/emif2_ip/emif2/altera_emif_arch_fm_191/synth/altera_emif_arch_fm_bufs.sv" is a duplicate of already analyzed file "C:/Users/11755/Downloads/PAC_claude/Intel/hardware_test_design/common/mc_top/emif_ip/emif/altera_emif_arch_fm_191/synth/altera_emif_arch_fm_bufs.sv" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (18237): File "C:/Users/11755/Downloads/PAC_claude/Intel/hardware_test_design/common/mc_top/emif2_ip/emif2/altera_emif_arch_fm_191/synth/altera_emif_arch_fm_ufis.sv" is a duplicate of already analyzed file "C:/Users/11755/Downloads/PAC_claude/Intel/hardware_test_design/common/mc_top/emif_ip/emif/altera_emif_arch_fm_191/synth/altera_emif_arch_fm_ufis.sv" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (18237): File "C:/Users/11755/Downloads/PAC_claude/Intel/hardware_test_design/common/mc_top/emif2_ip/emif2/altera_emif_arch_fm_191/synth/altera_emif_arch_fm_ufi_wrapper.sv" is a duplicate of already analyzed file "C:/Users/11755/Downloads/PAC_claude/Intel/hardware_test_design/common/mc_top/emif_ip/emif/altera_emif_arch_fm_191/synth/altera_emif_arch_fm_ufi_wrapper.sv" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (18237): File "C:/Users/11755/Downloads/PAC_claude/Intel/hardware_test_design/common/mc_top/emif2_ip/emif2/altera_emif_arch_fm_191/synth/altera_emif_arch_fm_buf_udir_se_i.sv" is a duplicate of already analyzed file "C:/Users/11755/Downloads/PAC_claude/Intel/hardware_test_design/common/mc_top/emif_ip/emif/altera_emif_arch_fm_191/synth/altera_emif_arch_fm_buf_udir_se_i.sv" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (18237): File "C:/Users/11755/Downloads/PAC_claude/Intel/hardware_test_design/common/mc_top/emif2_ip/emif2/altera_emif_arch_fm_191/synth/altera_emif_arch_fm_buf_udir_se_o.sv" is a duplicate of already analyzed file "C:/Users/11755/Downloads/PAC_claude/Intel/hardware_test_design/common/mc_top/emif_ip/emif/altera_emif_arch_fm_191/synth/altera_emif_arch_fm_buf_udir_se_o.sv" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (18237): File "C:/Users/11755/Downloads/PAC_claude/Intel/hardware_test_design/common/mc_top/emif2_ip/emif2/altera_emif_arch_fm_191/synth/altera_emif_arch_fm_buf_udir_df_i.sv" is a duplicate of already analyzed file "C:/Users/11755/Downloads/PAC_claude/Intel/hardware_test_design/common/mc_top/emif_ip/emif/altera_emif_arch_fm_191/synth/altera_emif_arch_fm_buf_udir_df_i.sv" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (18237): File "C:/Users/11755/Downloads/PAC_claude/Intel/hardware_test_design/common/mc_top/emif2_ip/emif2/altera_emif_arch_fm_191/synth/altera_emif_arch_fm_buf_udir_df_o.sv" is a duplicate of already analyzed file "C:/Users/11755/Downloads/PAC_claude/Intel/hardware_test_design/common/mc_top/emif_ip/emif/altera_emif_arch_fm_191/synth/altera_emif_arch_fm_buf_udir_df_o.sv" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (18237): File "C:/Users/11755/Downloads/PAC_claude/Intel/hardware_test_design/common/mc_top/emif2_ip/emif2/altera_emif_arch_fm_191/synth/altera_emif_arch_fm_buf_udir_cp_i.sv" is a duplicate of already analyzed file "C:/Users/11755/Downloads/PAC_claude/Intel/hardware_test_design/common/mc_top/emif_ip/emif/altera_emif_arch_fm_191/synth/altera_emif_arch_fm_buf_udir_cp_i.sv" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (18237): File "C:/Users/11755/Downloads/PAC_claude/Intel/hardware_test_design/common/mc_top/emif2_ip/emif2/altera_emif_arch_fm_191/synth/altera_emif_arch_fm_buf_bdir_df.sv" is a duplicate of already analyzed file "C:/Users/11755/Downloads/PAC_claude/Intel/hardware_test_design/common/mc_top/emif_ip/emif/altera_emif_arch_fm_191/synth/altera_emif_arch_fm_buf_bdir_df.sv" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (18237): File "C:/Users/11755/Downloads/PAC_claude/Intel/hardware_test_design/common/mc_top/emif2_ip/emif2/altera_emif_arch_fm_191/synth/altera_emif_arch_fm_buf_bdir_se.sv" is a duplicate of already analyzed file "C:/Users/11755/Downloads/PAC_claude/Intel/hardware_test_design/common/mc_top/emif_ip/emif/altera_emif_arch_fm_191/synth/altera_emif_arch_fm_buf_bdir_se.sv" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (18237): File "C:/Users/11755/Downloads/PAC_claude/Intel/hardware_test_design/common/mc_top/emif2_ip/emif2/altera_emif_arch_fm_191/synth/altera_emif_arch_fm_buf_unused.sv" is a duplicate of already analyzed file "C:/Users/11755/Downloads/PAC_claude/Intel/hardware_test_design/common/mc_top/emif_ip/emif/altera_emif_arch_fm_191/synth/altera_emif_arch_fm_buf_unused.sv" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (18237): File "C:/Users/11755/Downloads/PAC_claude/Intel/hardware_test_design/common/mc_top/emif2_ip/emif2/altera_emif_arch_fm_191/synth/altera_emif_arch_fm_cal_counter.sv" is a duplicate of already analyzed file "C:/Users/11755/Downloads/PAC_claude/Intel/hardware_test_design/common/mc_top/emif_ip/emif/altera_emif_arch_fm_191/synth/altera_emif_arch_fm_cal_counter.sv" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (18237): File "C:/Users/11755/Downloads/PAC_claude/Intel/hardware_test_design/common/mc_top/emif2_ip/emif2/altera_emif_arch_fm_191/synth/altera_emif_arch_fm_pll.sv" is a duplicate of already analyzed file "C:/Users/11755/Downloads/PAC_claude/Intel/hardware_test_design/common/mc_top/emif_ip/emif/altera_emif_arch_fm_191/synth/altera_emif_arch_fm_pll.sv" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (18237): File "C:/Users/11755/Downloads/PAC_claude/Intel/hardware_test_design/common/mc_top/emif2_ip/emif2/altera_emif_arch_fm_191/synth/altera_emif_arch_fm_pll_fast_sim.sv" is a duplicate of already analyzed file "C:/Users/11755/Downloads/PAC_claude/Intel/hardware_test_design/common/mc_top/emif_ip/emif/altera_emif_arch_fm_191/synth/altera_emif_arch_fm_pll_fast_sim.sv" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (18237): File "C:/Users/11755/Downloads/PAC_claude/Intel/hardware_test_design/common/mc_top/emif2_ip/emif2/altera_emif_arch_fm_191/synth/altera_emif_arch_fm_pll_extra_clks.sv" is a duplicate of already analyzed file "C:/Users/11755/Downloads/PAC_claude/Intel/hardware_test_design/common/mc_top/emif_ip/emif/altera_emif_arch_fm_191/synth/altera_emif_arch_fm_pll_extra_clks.sv" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (18237): File "C:/Users/11755/Downloads/PAC_claude/Intel/hardware_test_design/common/mc_top/emif2_ip/emif2/altera_emif_arch_fm_191/synth/altera_emif_arch_fm_oct.sv" is a duplicate of already analyzed file "C:/Users/11755/Downloads/PAC_claude/Intel/hardware_test_design/common/mc_top/emif_ip/emif/altera_emif_arch_fm_191/synth/altera_emif_arch_fm_oct.sv" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (18237): File "C:/Users/11755/Downloads/PAC_claude/Intel/hardware_test_design/common/mc_top/emif2_ip/emif2/altera_emif_arch_fm_191/synth/altera_emif_arch_fm_core_clks_rsts.sv" is a duplicate of already analyzed file "C:/Users/11755/Downloads/PAC_claude/Intel/hardware_test_design/common/mc_top/emif_ip/emif/altera_emif_arch_fm_191/synth/altera_emif_arch_fm_core_clks_rsts.sv" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (18237): File "C:/Users/11755/Downloads/PAC_claude/Intel/hardware_test_design/common/mc_top/emif2_ip/emif2/altera_emif_arch_fm_191/synth/altera_emif_arch_fm_hps_clks_rsts.sv" is a duplicate of already analyzed file "C:/Users/11755/Downloads/PAC_claude/Intel/hardware_test_design/common/mc_top/emif_ip/emif/altera_emif_arch_fm_191/synth/altera_emif_arch_fm_hps_clks_rsts.sv" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (18237): File "C:/Users/11755/Downloads/PAC_claude/Intel/hardware_test_design/common/mc_top/emif2_ip/emif2/altera_emif_arch_fm_191/synth/altera_emif_arch_fm_local_reset.sv" is a duplicate of already analyzed file "C:/Users/11755/Downloads/PAC_claude/Intel/hardware_test_design/common/mc_top/emif_ip/emif/altera_emif_arch_fm_191/synth/altera_emif_arch_fm_local_reset.sv" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (18237): File "C:/Users/11755/Downloads/PAC_claude/Intel/hardware_test_design/common/mc_top/emif2_ip/emif2/altera_emif_arch_fm_191/synth/altera_emif_arch_fm_io_tiles_wrap.sv" is a duplicate of already analyzed file "C:/Users/11755/Downloads/PAC_claude/Intel/hardware_test_design/common/mc_top/emif_ip/emif/altera_emif_arch_fm_191/synth/altera_emif_arch_fm_io_tiles_wrap.sv" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (18237): File "C:/Users/11755/Downloads/PAC_claude/Intel/hardware_test_design/common/mc_top/emif2_ip/emif2/altera_emif_arch_fm_191/synth/altera_emif_arch_fm_io_tiles.sv" is a duplicate of already analyzed file "C:/Users/11755/Downloads/PAC_claude/Intel/hardware_test_design/common/mc_top/emif_ip/emif/altera_emif_arch_fm_191/synth/altera_emif_arch_fm_io_tiles.sv" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (18237): File "C:/Users/11755/Downloads/PAC_claude/Intel/hardware_test_design/common/mc_top/emif2_ip/emif2/altera_emif_arch_fm_191/synth/altera_emif_arch_fm_io_lane_remap.sv" is a duplicate of already analyzed file "C:/Users/11755/Downloads/PAC_claude/Intel/hardware_test_design/common/mc_top/emif_ip/emif/altera_emif_arch_fm_191/synth/altera_emif_arch_fm_io_lane_remap.sv" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (18237): File "C:/Users/11755/Downloads/PAC_claude/Intel/hardware_test_design/common/mc_top/emif2_ip/emif2/altera_emif_arch_fm_191/synth/altera_emif_arch_fm_hmc_avl_if.sv" is a duplicate of already analyzed file "C:/Users/11755/Downloads/PAC_claude/Intel/hardware_test_design/common/mc_top/emif_ip/emif/altera_emif_arch_fm_191/synth/altera_emif_arch_fm_hmc_avl_if.sv" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (18237): File "C:/Users/11755/Downloads/PAC_claude/Intel/hardware_test_design/common/mc_top/emif2_ip/emif2/altera_emif_arch_fm_191/synth/altera_emif_arch_fm_hmc_sideband_if.sv" is a duplicate of already analyzed file "C:/Users/11755/Downloads/PAC_claude/Intel/hardware_test_design/common/mc_top/emif_ip/emif/altera_emif_arch_fm_191/synth/altera_emif_arch_fm_hmc_sideband_if.sv" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (18237): File "C:/Users/11755/Downloads/PAC_claude/Intel/hardware_test_design/common/mc_top/emif2_ip/emif2/altera_emif_arch_fm_191/synth/altera_emif_arch_fm_hmc_mmr_if.sv" is a duplicate of already analyzed file "C:/Users/11755/Downloads/PAC_claude/Intel/hardware_test_design/common/mc_top/emif_ip/emif/altera_emif_arch_fm_191/synth/altera_emif_arch_fm_hmc_mmr_if.sv" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (18237): File "C:/Users/11755/Downloads/PAC_claude/Intel/hardware_test_design/common/mc_top/emif2_ip/emif2/altera_emif_arch_fm_191/synth/altera_emif_arch_fm_hmc_amm_data_if.sv" is a duplicate of already analyzed file "C:/Users/11755/Downloads/PAC_claude/Intel/hardware_test_design/common/mc_top/emif_ip/emif/altera_emif_arch_fm_191/synth/altera_emif_arch_fm_hmc_amm_data_if.sv" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (18237): File "C:/Users/11755/Downloads/PAC_claude/Intel/hardware_test_design/common/mc_top/emif2_ip/emif2/altera_emif_arch_fm_191/synth/altera_emif_arch_fm_phylite_if.sv" is a duplicate of already analyzed file "C:/Users/11755/Downloads/PAC_claude/Intel/hardware_test_design/common/mc_top/emif_ip/emif/altera_emif_arch_fm_191/synth/altera_emif_arch_fm_phylite_if.sv" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (18237): File "C:/Users/11755/Downloads/PAC_claude/Intel/hardware_test_design/common/mc_top/emif2_ip/emif2/altera_emif_arch_fm_191/synth/altera_emif_arch_fm_hmc_ast_data_if.sv" is a duplicate of already analyzed file "C:/Users/11755/Downloads/PAC_claude/Intel/hardware_test_design/common/mc_top/emif_ip/emif/altera_emif_arch_fm_191/synth/altera_emif_arch_fm_hmc_ast_data_if.sv" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (18237): File "C:/Users/11755/Downloads/PAC_claude/Intel/hardware_test_design/common/mc_top/emif2_ip/emif2/altera_emif_arch_fm_191/synth/altera_emif_arch_fm_afi_if.sv" is a duplicate of already analyzed file "C:/Users/11755/Downloads/PAC_claude/Intel/hardware_test_design/common/mc_top/emif_ip/emif/altera_emif_arch_fm_191/synth/altera_emif_arch_fm_afi_if.sv" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (18237): File "C:/Users/11755/Downloads/PAC_claude/Intel/hardware_test_design/common/mc_top/emif2_ip/emif2/altera_emif_arch_fm_191/synth/altera_emif_arch_fm_seq_if.sv" is a duplicate of already analyzed file "C:/Users/11755/Downloads/PAC_claude/Intel/hardware_test_design/common/mc_top/emif_ip/emif/altera_emif_arch_fm_191/synth/altera_emif_arch_fm_seq_if.sv" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (18237): File "C:/Users/11755/Downloads/PAC_claude/Intel/hardware_test_design/common/mc_top/emif2_ip/emif2/altera_emif_arch_fm_191/synth/altera_emif_arch_fm_regs.sv" is a duplicate of already analyzed file "C:/Users/11755/Downloads/PAC_claude/Intel/hardware_test_design/common/mc_top/emif_ip/emif/altera_emif_arch_fm_191/synth/altera_emif_arch_fm_regs.sv" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (18237): File "C:/Users/11755/Downloads/PAC_claude/Intel/hardware_test_design/common/mc_top/emif2_ip/emif2/altera_emif_arch_fm_191/synth/altera_std_synchronizer_nocut.v" is a duplicate of already analyzed file "C:/Users/11755/Downloads/PAC_claude/Intel/hardware_test_design/common/mc_top/emif_ip/emif/altera_emif_arch_fm_191/synth/altera_std_synchronizer_nocut.v" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (18237): File "C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/avmm_ic/avmm_ic/altera_merlin_traffic_limiter_1921/synth/altera_avalon_st_pipeline_base.v" is a duplicate of already analyzed file "C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/avmm_ic/avmm_ic/altera_avalon_st_pipeline_stage_1930/synth/altera_avalon_st_pipeline_base.v" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (18237): File "C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/avmm_ic/avmm_ic/altera_merlin_width_adapter_1950/synth/altera_merlin_address_alignment.sv" is a duplicate of already analyzed file "C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/avmm_ic/avmm_ic/altera_merlin_burst_adapter_1940/synth/altera_merlin_address_alignment.sv" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (18237): File "C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/avmm_ic/avmm_ic/altera_merlin_slave_agent_1930/synth/altera_merlin_burst_uncompressor.sv" is a duplicate of already analyzed file "C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/avmm_ic/avmm_ic/altera_merlin_width_adapter_1950/synth/altera_merlin_burst_uncompressor.sv" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (18237): File "C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/avmm_ic/ip/avmm_ic/ccv_afu/altera_avalon_mm_bridge_2010/synth/altera_merlin_waitrequest_adapter.v" is a duplicate of already analyzed file "C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/avmm_ic/ip/avmm_ic/bbs_slave/altera_avalon_mm_bridge_2010/synth/altera_merlin_waitrequest_adapter.v" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (18237): File "C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/avmm_ic/ip/avmm_ic/ccv_afu/altera_avalon_mm_bridge_2010/synth/altera_avalon_sc_fifo.v" is a duplicate of already analyzed file "C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/avmm_ic/ip/avmm_ic/bbs_slave/altera_avalon_mm_bridge_2010/synth/altera_avalon_sc_fifo.v" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (18237): File "C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/avmm_ic/ip/avmm_ic/usr_avmm_slave/altera_avalon_mm_bridge_2010/synth/altera_merlin_waitrequest_adapter.v" is a duplicate of already analyzed file "C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/avmm_ic/ip/avmm_ic/bbs_slave/altera_avalon_mm_bridge_2010/synth/altera_merlin_waitrequest_adapter.v" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (18237): File "C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/avmm_ic/ip/avmm_ic/usr_avmm_slave/altera_avalon_mm_bridge_2010/synth/altera_avalon_sc_fifo.v" is a duplicate of already analyzed file "C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/avmm_ic/ip/avmm_ic/bbs_slave/altera_avalon_mm_bridge_2010/synth/altera_avalon_sc_fifo.v" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (18237): File "C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/avmm_ic/ip/avmm_ic/cmb2avst_slave/altera_avalon_mm_bridge_2010/synth/altera_merlin_waitrequest_adapter.v" is a duplicate of already analyzed file "C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/avmm_ic/ip/avmm_ic/bbs_slave/altera_avalon_mm_bridge_2010/synth/altera_merlin_waitrequest_adapter.v" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (18237): File "C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/avmm_ic/ip/avmm_ic/cmb2avst_slave/altera_avalon_mm_bridge_2010/synth/altera_avalon_sc_fifo.v" is a duplicate of already analyzed file "C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/avmm_ic/ip/avmm_ic/bbs_slave/altera_avalon_mm_bridge_2010/synth/altera_avalon_sc_fifo.v" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (18237): File "C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/avmm_ic/ip/avmm_ic/ccl_csb2wire_csr/altera_avalon_mm_bridge_2010/synth/altera_merlin_waitrequest_adapter.v" is a duplicate of already analyzed file "C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/avmm_ic/ip/avmm_ic/bbs_slave/altera_avalon_mm_bridge_2010/synth/altera_merlin_waitrequest_adapter.v" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (18237): File "C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/avmm_ic/ip/avmm_ic/ccl_csb2wire_csr/altera_avalon_mm_bridge_2010/synth/altera_avalon_sc_fifo.v" is a duplicate of already analyzed file "C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/avmm_ic/ip/avmm_ic/bbs_slave/altera_avalon_mm_bridge_2010/synth/altera_avalon_sc_fifo.v" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (18237): File "C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/avmm_ic/ip/avmm_ic/ccl_mirror_master/altera_avalon_mm_bridge_2010/synth/altera_merlin_waitrequest_adapter.v" is a duplicate of already analyzed file "C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/avmm_ic/ip/avmm_ic/bbs_slave/altera_avalon_mm_bridge_2010/synth/altera_merlin_waitrequest_adapter.v" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (18237): File "C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/avmm_ic/ip/avmm_ic/ccl_mirror_master/altera_avalon_mm_bridge_2010/synth/altera_avalon_sc_fifo.v" is a duplicate of already analyzed file "C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/avmm_ic/ip/avmm_ic/bbs_slave/altera_avalon_mm_bridge_2010/synth/altera_avalon_sc_fifo.v" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (18237): File "C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/avmm_ic/ip/avmm_ic/ccl_slave/st_dc_fifo_1953/synth/altera_reset_synchronizer.v" is a duplicate of already analyzed file "C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/avmm_ic/ip/avmm_ic/ccl_master/st_dc_fifo_1953/synth/altera_reset_synchronizer.v" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (18237): File "C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/avmm_ic/ip/avmm_ic/ccl_slave/st_dc_fifo_1953/synth/altera_std_synchronizer_nocut.v" is a duplicate of already analyzed file "C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/avmm_ic/ip/avmm_ic/ccl_master/st_dc_fifo_1953/synth/altera_std_synchronizer_nocut.v" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (18237): File "C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/avmm_ic/ip/avmm_ic/ccl_slave/st_dc_fifo_1953/synth/altera_dcfifo_synchronizer_bundle.v" is a duplicate of already analyzed file "C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/avmm_ic/ip/avmm_ic/ccl_master/st_dc_fifo_1953/synth/altera_dcfifo_synchronizer_bundle.v" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (18237): File "C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/avmm_ic/ip/avmm_ic/usr_access_master/altera_avalon_mm_bridge_2010/synth/altera_merlin_waitrequest_adapter.v" is a duplicate of already analyzed file "C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/avmm_ic/ip/avmm_ic/bbs_slave/altera_avalon_mm_bridge_2010/synth/altera_merlin_waitrequest_adapter.v" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (18237): File "C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/avmm_ic/ip/avmm_ic/usr_access_master/altera_avalon_mm_bridge_2010/synth/altera_avalon_sc_fifo.v" is a duplicate of already analyzed file "C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/avmm_ic/ip/avmm_ic/bbs_slave/altera_avalon_mm_bridge_2010/synth/altera_avalon_sc_fifo.v" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (18237): File "C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/avmm_ic/ip/avmm_ic/hip_recfg_slave/st_dc_fifo_1953/synth/altera_reset_synchronizer.v" is a duplicate of already analyzed file "C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/avmm_ic/ip/avmm_ic/ccl_master/st_dc_fifo_1953/synth/altera_reset_synchronizer.v" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (18237): File "C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/avmm_ic/ip/avmm_ic/hip_recfg_slave/st_dc_fifo_1953/synth/altera_std_synchronizer_nocut.v" is a duplicate of already analyzed file "C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/avmm_ic/ip/avmm_ic/ccl_master/st_dc_fifo_1953/synth/altera_std_synchronizer_nocut.v" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (18237): File "C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/avmm_ic/ip/avmm_ic/hip_recfg_slave/st_dc_fifo_1953/synth/altera_dcfifo_synchronizer_bundle.v" is a duplicate of already analyzed file "C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/avmm_ic/ip/avmm_ic/ccl_master/st_dc_fifo_1953/synth/altera_dcfifo_synchronizer_bundle.v" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (18237): File "C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/avmm_ic/ip/avmm_ic/afu_slave/altera_avalon_mm_bridge_2010/synth/altera_merlin_waitrequest_adapter.v" is a duplicate of already analyzed file "C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/avmm_ic/ip/avmm_ic/bbs_slave/altera_avalon_mm_bridge_2010/synth/altera_merlin_waitrequest_adapter.v" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (18237): File "C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/avmm_ic/ip/avmm_ic/afu_slave/altera_avalon_mm_bridge_2010/synth/altera_avalon_sc_fifo.v" is a duplicate of already analyzed file "C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/avmm_ic/ip/avmm_ic/bbs_slave/altera_avalon_mm_bridge_2010/synth/altera_avalon_sc_fifo.v" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (18237): File "C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/avmm_ic/ip/avmm_ic/debug_master/altera_avalon_mm_bridge_2010/synth/altera_merlin_waitrequest_adapter.v" is a duplicate of already analyzed file "C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/avmm_ic/ip/avmm_ic/bbs_slave/altera_avalon_mm_bridge_2010/synth/altera_merlin_waitrequest_adapter.v" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (18237): File "C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/avmm_ic/ip/avmm_ic/debug_master/altera_avalon_mm_bridge_2010/synth/altera_avalon_sc_fifo.v" is a duplicate of already analyzed file "C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/avmm_ic/ip/avmm_ic/bbs_slave/altera_avalon_mm_bridge_2010/synth/altera_avalon_sc_fifo.v" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Warning (16124): Can't analyze file stp_default.stp - no such file exists
Warning (16124): Can't analyze file demo_stp.stp - no such file exists
Info (16884): Verilog HDL info at cafu_common_pkg.sv(42): analyzing included file ./common/cxl_ed_defines.svh.iv File: C:/Users/11755/Downloads/PAC_claude/Intel/hardware_test_design/common/cafu_csr0/cafu_common_pkg.sv Line: 42
Warning (21425): Verilog HDL warning at cxl_ed_defines.svh.iv(61): ignoring re-definition of command line macro 'REVB_DEVKIT' File: C:/Users/11755/Downloads/PAC_claude/Intel/hardware_test_design/common/cxl_ed_defines.svh.iv Line: 61
Info (19624): Verilog HDL info at cafu_common_pkg.sv(42): back to file 'common/cafu_csr0/cafu_common_pkg.sv' File: C:/Users/11755/Downloads/PAC_claude/Intel/hardware_test_design/common/cafu_csr0/cafu_common_pkg.sv Line: 42
Info (16884): Verilog HDL info at ed_cxlip_top_pkg.sv(31): analyzing included file common/cxl_ed_defines.svh.iv File: C:/Users/11755/Downloads/PAC_claude/Intel/hardware_test_design/common/ed_cxlip_top_pkg.sv Line: 31
Warning (21425): Verilog HDL warning at cxl_ed_defines.svh.iv(61): ignoring re-definition of command line macro 'REVB_DEVKIT' File: C:/Users/11755/Downloads/PAC_claude/Intel/hardware_test_design/common/cxl_ed_defines.svh.iv Line: 61
Info (18437): Verilog HDL info at cxl_ed_defines.svh.iv(65): previous definition of module cxl_ed_defines is here File: C:/Users/11755/Downloads/PAC_claude/Intel/hardware_test_design/common/cxl_ed_defines.svh.iv Line: 65
Info (19624): Verilog HDL info at ed_cxlip_top_pkg.sv(31): back to file 'common/ed_cxlip_top_pkg.sv' File: C:/Users/11755/Downloads/PAC_claude/Intel/hardware_test_design/common/ed_cxlip_top_pkg.sv Line: 31
Info (16884): Verilog HDL info at mc_cxlmem_ready_control.sv(30): analyzing included file ./common/cxl_ed_defines.svh.iv File: C:/Users/11755/Downloads/PAC_claude/Intel/hardware_test_design/common/mc_top/mc_cxlmem_ready_control.sv Line: 30
Warning (21425): Verilog HDL warning at cxl_ed_defines.svh.iv(61): ignoring re-definition of command line macro 'REVB_DEVKIT' File: C:/Users/11755/Downloads/PAC_claude/Intel/hardware_test_design/common/cxl_ed_defines.svh.iv Line: 61
Info (18437): Verilog HDL info at cxl_ed_defines.svh.iv(65): previous definition of module cxl_ed_defines is here File: C:/Users/11755/Downloads/PAC_claude/Intel/hardware_test_design/common/cxl_ed_defines.svh.iv Line: 65
Info (19624): Verilog HDL info at mc_cxlmem_ready_control.sv(30): back to file 'common/mc_top/mc_cxlmem_ready_control.sv' File: C:/Users/11755/Downloads/PAC_claude/Intel/hardware_test_design/common/mc_top/mc_cxlmem_ready_control.sv Line: 30
Warning (21442): Verilog HDL warning at ctrl_signal_types.sv(3): parameter 'MC_CHANNEL' declared inside package 'ctrl_signal_types' shall be treated as localparam File: C:/Users/11755/Downloads/PAC_claude/Intel/hardware_test_design/common/page_access_counter/include/ctrl_signal_types.sv Line: 3
Warning (21442): Verilog HDL warning at ctrl_signal_types.sv(4): parameter 'MC_HA_DP_ADDR_WIDTH' declared inside package 'ctrl_signal_types' shall be treated as localparam File: C:/Users/11755/Downloads/PAC_claude/Intel/hardware_test_design/common/page_access_counter/include/ctrl_signal_types.sv Line: 4
Warning (21442): Verilog HDL warning at ctrl_signal_types.sv(5): parameter 'MC_HA_DP_DATA_WIDTH' declared inside package 'ctrl_signal_types' shall be treated as localparam File: C:/Users/11755/Downloads/PAC_claude/Intel/hardware_test_design/common/page_access_counter/include/ctrl_signal_types.sv Line: 5
Warning (21442): Verilog HDL warning at ctrl_signal_types.sv(6): parameter 'MC_HA_DP_SYMBOL_WIDTH' declared inside package 'ctrl_signal_types' shall be treated as localparam File: C:/Users/11755/Downloads/PAC_claude/Intel/hardware_test_design/common/page_access_counter/include/ctrl_signal_types.sv Line: 6
Warning (21442): Verilog HDL warning at ctrl_signal_types.sv(7): parameter 'MC_HA_DP_BE_WIDTH' declared inside package 'ctrl_signal_types' shall be treated as localparam File: C:/Users/11755/Downloads/PAC_claude/Intel/hardware_test_design/common/page_access_counter/include/ctrl_signal_types.sv Line: 7
Warning (21442): Verilog HDL warning at ctrl_signal_types.sv(8): parameter 'EMIF_AMM_ADDR_WIDTH' declared inside package 'ctrl_signal_types' shall be treated as localparam File: C:/Users/11755/Downloads/PAC_claude/Intel/hardware_test_design/common/page_access_counter/include/ctrl_signal_types.sv Line: 8
Warning (21442): Verilog HDL warning at ctrl_signal_types.sv(9): parameter 'EMIF_AMM_DATA_WIDTH' declared inside package 'ctrl_signal_types' shall be treated as localparam File: C:/Users/11755/Downloads/PAC_claude/Intel/hardware_test_design/common/page_access_counter/include/ctrl_signal_types.sv Line: 9
Warning (21442): Verilog HDL warning at ctrl_signal_types.sv(10): parameter 'EMIF_AMM_BURST_WIDTH' declared inside package 'ctrl_signal_types' shall be treated as localparam File: C:/Users/11755/Downloads/PAC_claude/Intel/hardware_test_design/common/page_access_counter/include/ctrl_signal_types.sv Line: 10
Warning (21442): Verilog HDL warning at ctrl_signal_types.sv(11): parameter 'EMIF_AMM_BE_WIDTH' declared inside package 'ctrl_signal_types' shall be treated as localparam File: C:/Users/11755/Downloads/PAC_claude/Intel/hardware_test_design/common/page_access_counter/include/ctrl_signal_types.sv Line: 11
Warning (21442): Verilog HDL warning at ctrl_signal_types.sv(12): parameter 'REQFIFO_DATA_WIDTH' declared inside package 'ctrl_signal_types' shall be treated as localparam File: C:/Users/11755/Downloads/PAC_claude/Intel/hardware_test_design/common/page_access_counter/include/ctrl_signal_types.sv Line: 12
Warning (21442): Verilog HDL warning at ctrl_signal_types.sv(14): parameter 'SRAM_DATA_WIDTH' declared inside package 'ctrl_signal_types' shall be treated as localparam File: C:/Users/11755/Downloads/PAC_claude/Intel/hardware_test_design/common/page_access_counter/include/ctrl_signal_types.sv Line: 14
Warning (21442): Verilog HDL warning at ctrl_signal_types.sv(15): parameter 'SRAM_ADDR_WIDTH' declared inside package 'ctrl_signal_types' shall be treated as localparam File: C:/Users/11755/Downloads/PAC_claude/Intel/hardware_test_design/common/page_access_counter/include/ctrl_signal_types.sv Line: 15
Warning (21442): Verilog HDL warning at ctrl_signal_types.sv(16): parameter 'COUNTER_WIDTH' declared inside package 'ctrl_signal_types' shall be treated as localparam File: C:/Users/11755/Downloads/PAC_claude/Intel/hardware_test_design/common/page_access_counter/include/ctrl_signal_types.sv Line: 16
Warning (21442): Verilog HDL warning at ctrl_signal_types.sv(17): parameter 'COUNTER_PER_ENTRY' declared inside package 'ctrl_signal_types' shall be treated as localparam File: C:/Users/11755/Downloads/PAC_claude/Intel/hardware_test_design/common/page_access_counter/include/ctrl_signal_types.sv Line: 17
Warning (21442): Verilog HDL warning at ctrl_signal_types.sv(18): parameter 'COUNTER_GRAN' declared inside package 'ctrl_signal_types' shall be treated as localparam File: C:/Users/11755/Downloads/PAC_claude/Intel/hardware_test_design/common/page_access_counter/include/ctrl_signal_types.sv Line: 18
Warning (21442): Verilog HDL warning at ctrl_signal_types.sv(19): parameter 'MONITOR_REGION_WIDTH' declared inside package 'ctrl_signal_types' shall be treated as localparam File: C:/Users/11755/Downloads/PAC_claude/Intel/hardware_test_design/common/page_access_counter/include/ctrl_signal_types.sv Line: 19
Warning (16818): Verilog HDL warning at priority_arbiter.sv(21): block identifier is required on this block File: C:/Users/11755/Downloads/PAC_claude/Intel/hardware_test_design/common/page_access_counter/hdl/priority_arbiter.sv Line: 21
Warning (18454): Verilog HDL warning at custom_csr.sv(474): data object debug_counter is already declared File: C:/Users/11755/Downloads/PAC_claude/Intel/hardware_test_design/common/page_access_counter/hdl/custom_csr.sv Line: 474
Info (17467): Verilog HDL info at custom_csr.sv(314): previous declaration of debug_counter is from here File: C:/Users/11755/Downloads/PAC_claude/Intel/hardware_test_design/common/page_access_counter/hdl/custom_csr.sv Line: 314
Warning (16885): Verilog HDL warning at custom_csr.sv(474): second declaration of debug_counter ignored File: C:/Users/11755/Downloads/PAC_claude/Intel/hardware_test_design/common/page_access_counter/hdl/custom_csr.sv Line: 474
Warning (16749): Verilog HDL warning at custom_csr.sv(362): identifier read_flag is used before its declaration File: C:/Users/11755/Downloads/PAC_claude/Intel/hardware_test_design/common/page_access_counter/hdl/custom_csr.sv Line: 362
Warning (16749): Verilog HDL warning at custom_csr.sv(363): identifier write_flag is used before its declaration File: C:/Users/11755/Downloads/PAC_claude/Intel/hardware_test_design/common/page_access_counter/hdl/custom_csr.sv Line: 363
Info (16884): Verilog HDL info at cxlip_top_pkg.sv(32): analyzing included file C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_type2_defines.svh.iv File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxlip_top_pkg.sv Line: 32
Info (19624): Verilog HDL info at cxlip_top_pkg.sv(32): back to file 'C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxlip_top_pkg.sv' File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxlip_top_pkg.sv Line: 32
Info (16884): Verilog HDL info at mc_top.sv(30): analyzing included file ./common/cxl_ed_defines.svh.iv File: C:/Users/11755/Downloads/PAC_claude/Intel/hardware_test_design/common/mc_top/mc_top.sv Line: 30
Warning (21425): Verilog HDL warning at cxl_ed_defines.svh.iv(61): ignoring re-definition of command line macro 'REVB_DEVKIT' File: C:/Users/11755/Downloads/PAC_claude/Intel/hardware_test_design/common/cxl_ed_defines.svh.iv Line: 61
Info (18437): Verilog HDL info at cxl_ed_defines.svh.iv(65): previous definition of module cxl_ed_defines is here File: C:/Users/11755/Downloads/PAC_claude/Intel/hardware_test_design/common/cxl_ed_defines.svh.iv Line: 65
Info (19624): Verilog HDL info at mc_top.sv(30): back to file 'common/mc_top/mc_top.sv' File: C:/Users/11755/Downloads/PAC_claude/Intel/hardware_test_design/common/mc_top/mc_top.sv Line: 30
Warning (21442): Verilog HDL warning at intel_cxl_pio_parameters.sv(15): parameter 'ENABLE_ONLY_DEFAULT_CONFIG' declared inside package 'intel_cxl_pio_parameters' shall be treated as localparam File: C:/Users/11755/Downloads/PAC_claude/Intel/hardware_test_design/common/cxl_pio/intel_cxl_pio_parameters.sv Line: 15
Warning (21442): Verilog HDL warning at intel_cxl_pio_parameters.sv(16): parameter 'ENABLE_ONLY_PIO' declared inside package 'intel_cxl_pio_parameters' shall be treated as localparam File: C:/Users/11755/Downloads/PAC_claude/Intel/hardware_test_design/common/cxl_pio/intel_cxl_pio_parameters.sv Line: 16
Warning (21442): Verilog HDL warning at intel_cxl_pio_parameters.sv(17): parameter 'ENABLE_BOTH_DEFAULT_CONFIG_PIO' declared inside package 'intel_cxl_pio_parameters' shall be treated as localparam File: C:/Users/11755/Downloads/PAC_claude/Intel/hardware_test_design/common/cxl_pio/intel_cxl_pio_parameters.sv Line: 17
Warning (21442): Verilog HDL warning at intel_cxl_pio_parameters.sv(18): parameter 'PFNUM_WIDTH' declared inside package 'intel_cxl_pio_parameters' shall be treated as localparam File: C:/Users/11755/Downloads/PAC_claude/Intel/hardware_test_design/common/cxl_pio/intel_cxl_pio_parameters.sv Line: 18
Warning (21442): Verilog HDL warning at intel_cxl_pio_parameters.sv(19): parameter 'VFNUM_WIDTH' declared inside package 'intel_cxl_pio_parameters' shall be treated as localparam File: C:/Users/11755/Downloads/PAC_claude/Intel/hardware_test_design/common/cxl_pio/intel_cxl_pio_parameters.sv Line: 19
Warning (21442): Verilog HDL warning at intel_cxl_pio_parameters.sv(20): parameter 'DATA_WIDTH' declared inside package 'intel_cxl_pio_parameters' shall be treated as localparam File: C:/Users/11755/Downloads/PAC_claude/Intel/hardware_test_design/common/cxl_pio/intel_cxl_pio_parameters.sv Line: 20
Warning (21442): Verilog HDL warning at intel_cxl_pio_parameters.sv(21): parameter 'BAM_DATAWIDTH' declared inside package 'intel_cxl_pio_parameters' shall be treated as localparam File: C:/Users/11755/Downloads/PAC_claude/Intel/hardware_test_design/common/cxl_pio/intel_cxl_pio_parameters.sv Line: 21
Warning (21442): Verilog HDL warning at intel_cxl_pio_parameters.sv(22): parameter 'DEVICE_FAMILY' declared inside package 'intel_cxl_pio_parameters' shall be treated as localparam File: C:/Users/11755/Downloads/PAC_claude/Intel/hardware_test_design/common/cxl_pio/intel_cxl_pio_parameters.sv Line: 22
Info (16884): Verilog HDL info at avst4to1_ss_rx_core_fifos.sv(32): analyzing included file common/avst4to1_rx/avst4to1_pld_if.svh.iv File: C:/Users/11755/Downloads/PAC_claude/Intel/hardware_test_design/common/avst4to1_rx/avst4to1_ss_rx_core_fifos.sv Line: 32
Info (18437): Verilog HDL info at avst4to1_pld_if.svh.iv(382): previous definition of module avst4to1_if is here File: C:/Users/11755/Downloads/PAC_claude/Intel/hardware_test_design/common/avst4to1_rx/avst4to1_pld_if.svh.iv Line: 382
Info (19624): Verilog HDL info at avst4to1_ss_rx_core_fifos.sv(32): back to file 'common/avst4to1_rx/avst4to1_ss_rx_core_fifos.sv' File: C:/Users/11755/Downloads/PAC_claude/Intel/hardware_test_design/common/avst4to1_rx/avst4to1_ss_rx_core_fifos.sv Line: 32
Info (16884): Verilog HDL info at avst4to1_ss_rx_crd_check.sv(32): analyzing included file common/avst4to1_rx/avst4to1_pld_if.svh.iv File: C:/Users/11755/Downloads/PAC_claude/Intel/hardware_test_design/common/avst4to1_rx/avst4to1_ss_rx_crd_check.sv Line: 32
Info (18437): Verilog HDL info at avst4to1_pld_if.svh.iv(382): previous definition of module avst4to1_if is here File: C:/Users/11755/Downloads/PAC_claude/Intel/hardware_test_design/common/avst4to1_rx/avst4to1_pld_if.svh.iv Line: 382
Info (19624): Verilog HDL info at avst4to1_ss_rx_crd_check.sv(32): back to file 'common/avst4to1_rx/avst4to1_ss_rx_crd_check.sv' File: C:/Users/11755/Downloads/PAC_claude/Intel/hardware_test_design/common/avst4to1_rx/avst4to1_ss_rx_crd_check.sv Line: 32
Info (16884): Verilog HDL info at avst4to1_ss_rx_crd_lmt.sv(31): analyzing included file common/avst4to1_rx/ed_define.svh.iv File: C:/Users/11755/Downloads/PAC_claude/Intel/hardware_test_design/common/avst4to1_rx/avst4to1_ss_rx_crd_lmt.sv Line: 31
Info (19624): Verilog HDL info at avst4to1_ss_rx_crd_lmt.sv(31): back to file 'common/avst4to1_rx/avst4to1_ss_rx_crd_lmt.sv' File: C:/Users/11755/Downloads/PAC_claude/Intel/hardware_test_design/common/avst4to1_rx/avst4to1_ss_rx_crd_lmt.sv Line: 31
Info (16884): Verilog HDL info at avst4to1_ss_rx_crd_lmt.sv(32): analyzing included file common/avst4to1_rx/avst4to1_pld_if.svh.iv File: C:/Users/11755/Downloads/PAC_claude/Intel/hardware_test_design/common/avst4to1_rx/avst4to1_ss_rx_crd_lmt.sv Line: 32
Info (18437): Verilog HDL info at avst4to1_pld_if.svh.iv(382): previous definition of module avst4to1_if is here File: C:/Users/11755/Downloads/PAC_claude/Intel/hardware_test_design/common/avst4to1_rx/avst4to1_pld_if.svh.iv Line: 382
Info (19624): Verilog HDL info at avst4to1_ss_rx_crd_lmt.sv(32): back to file 'common/avst4to1_rx/avst4to1_ss_rx_crd_lmt.sv' File: C:/Users/11755/Downloads/PAC_claude/Intel/hardware_test_design/common/avst4to1_rx/avst4to1_ss_rx_crd_lmt.sv Line: 32
Info (16884): Verilog HDL info at avst4to1_ss_rx_hdr_data_fifos.sv(32): analyzing included file common/avst4to1_rx/ed_define.svh.iv File: C:/Users/11755/Downloads/PAC_claude/Intel/hardware_test_design/common/avst4to1_rx/avst4to1_ss_rx_hdr_data_fifos.sv Line: 32
Info (18437): Verilog HDL info at ed_define.svh.iv(53): previous definition of module ed_define is here File: C:/Users/11755/Downloads/PAC_claude/Intel/hardware_test_design/common/avst4to1_rx/ed_define.svh.iv Line: 53
Info (19624): Verilog HDL info at avst4to1_ss_rx_hdr_data_fifos.sv(32): back to file 'common/avst4to1_rx/avst4to1_ss_rx_hdr_data_fifos.sv' File: C:/Users/11755/Downloads/PAC_claude/Intel/hardware_test_design/common/avst4to1_rx/avst4to1_ss_rx_hdr_data_fifos.sv Line: 32
Info (16884): Verilog HDL info at avst4to1_ss_rx_hdr_data_fifos.sv(33): analyzing included file common/avst4to1_rx/avst4to1_pld_if.svh.iv File: C:/Users/11755/Downloads/PAC_claude/Intel/hardware_test_design/common/avst4to1_rx/avst4to1_ss_rx_hdr_data_fifos.sv Line: 33
Info (18437): Verilog HDL info at avst4to1_pld_if.svh.iv(382): previous definition of module avst4to1_if is here File: C:/Users/11755/Downloads/PAC_claude/Intel/hardware_test_design/common/avst4to1_rx/avst4to1_pld_if.svh.iv Line: 382
Info (19624): Verilog HDL info at avst4to1_ss_rx_hdr_data_fifos.sv(33): back to file 'common/avst4to1_rx/avst4to1_ss_rx_hdr_data_fifos.sv' File: C:/Users/11755/Downloads/PAC_claude/Intel/hardware_test_design/common/avst4to1_rx/avst4to1_ss_rx_hdr_data_fifos.sv Line: 33
Info (16884): Verilog HDL info at cxl_ed_avst_4to1_rx_side.sv(14): analyzing included file common/avst4to1_rx/ed_define.svh.iv File: C:/Users/11755/Downloads/PAC_claude/Intel/hardware_test_design/common/avst4to1_rx/cxl_ed_avst_4to1_rx_side.sv Line: 14
Info (18437): Verilog HDL info at ed_define.svh.iv(53): previous definition of module ed_define is here File: C:/Users/11755/Downloads/PAC_claude/Intel/hardware_test_design/common/avst4to1_rx/ed_define.svh.iv Line: 53
Info (19624): Verilog HDL info at cxl_ed_avst_4to1_rx_side.sv(14): back to file 'common/avst4to1_rx/cxl_ed_avst_4to1_rx_side.sv' File: C:/Users/11755/Downloads/PAC_claude/Intel/hardware_test_design/common/avst4to1_rx/cxl_ed_avst_4to1_rx_side.sv Line: 14
Info (16884): Verilog HDL info at cxl_ed_avst_4to1_rx_side.sv(16): analyzing included file common/avst4to1_rx/avst4to1_pld_if.svh.iv File: C:/Users/11755/Downloads/PAC_claude/Intel/hardware_test_design/common/avst4to1_rx/cxl_ed_avst_4to1_rx_side.sv Line: 16
Info (18437): Verilog HDL info at avst4to1_pld_if.svh.iv(382): previous definition of module avst4to1_if is here File: C:/Users/11755/Downloads/PAC_claude/Intel/hardware_test_design/common/avst4to1_rx/avst4to1_pld_if.svh.iv Line: 382
Info (19624): Verilog HDL info at cxl_ed_avst_4to1_rx_side.sv(16): back to file 'common/avst4to1_rx/cxl_ed_avst_4to1_rx_side.sv' File: C:/Users/11755/Downloads/PAC_claude/Intel/hardware_test_design/common/avst4to1_rx/cxl_ed_avst_4to1_rx_side.sv Line: 16
Info (18437): Verilog HDL info at ed_define.svh.iv(53): previous definition of module ed_define is here File: C:/Users/11755/Downloads/PAC_claude/Intel/hardware_test_design/common/avst4to1_rx/ed_define.svh.iv Line: 53
Info (16884): Verilog HDL info at cafu_csr0_cfg_pkg.sv(34): analyzing included file common/cafu_csr0/cafu_csr0_reg_macros.vh.iv File: C:/Users/11755/Downloads/PAC_claude/Intel/hardware_test_design/common/cafu_csr0/cafu_csr0_cfg_pkg.sv Line: 34
Info (19624): Verilog HDL info at cafu_csr0_cfg_pkg.sv(34): back to file 'common/cafu_csr0/cafu_csr0_cfg_pkg.sv' File: C:/Users/11755/Downloads/PAC_claude/Intel/hardware_test_design/common/cafu_csr0/cafu_csr0_cfg_pkg.sv Line: 34
Info (16884): Verilog HDL info at cafu_csr0_cfg_pkg.sv(35): analyzing included file ./common/ed_rtlgen_include_v12.vh.iv File: C:/Users/11755/Downloads/PAC_claude/Intel/hardware_test_design/common/cafu_csr0/cafu_csr0_cfg_pkg.sv Line: 35
Info (19624): Verilog HDL info at cafu_csr0_cfg_pkg.sv(35): back to file 'common/cafu_csr0/cafu_csr0_cfg_pkg.sv' File: C:/Users/11755/Downloads/PAC_claude/Intel/hardware_test_design/common/cafu_csr0/cafu_csr0_cfg_pkg.sv Line: 35
Info (16884): Verilog HDL info at cafu_csr0_cfg.sv(34): analyzing included file common/cafu_csr0/cafu_csr0_reg_macros.vh.iv File: C:/Users/11755/Downloads/PAC_claude/Intel/hardware_test_design/common/cafu_csr0/cafu_csr0_cfg.sv Line: 34
Info (19624): Verilog HDL info at cafu_csr0_cfg.sv(34): back to file 'common/cafu_csr0/cafu_csr0_cfg.sv' File: C:/Users/11755/Downloads/PAC_claude/Intel/hardware_test_design/common/cafu_csr0/cafu_csr0_cfg.sv Line: 34
Info (16884): Verilog HDL info at cafu_csr0_cfg.sv(36): analyzing included file ./common/ed_rtlgen_include_v12.vh.iv File: C:/Users/11755/Downloads/PAC_claude/Intel/hardware_test_design/common/cafu_csr0/cafu_csr0_cfg.sv Line: 36
Info (19624): Verilog HDL info at cafu_csr0_cfg.sv(36): back to file 'common/cafu_csr0/cafu_csr0_cfg.sv' File: C:/Users/11755/Downloads/PAC_claude/Intel/hardware_test_design/common/cafu_csr0/cafu_csr0_cfg.sv Line: 36
Info (16884): Verilog HDL info at alg_1a_top_level_fsm_sc_only.sv(30): analyzing included file common/cafu_csr0/ccv_afu_globals.vh.iv File: C:/Users/11755/Downloads/PAC_claude/Intel/hardware_test_design/common/cafu_csr0/alg_1a_top_level_fsm_sc_only.sv Line: 30
Info (19624): Verilog HDL info at alg_1a_top_level_fsm_sc_only.sv(30): back to file 'common/cafu_csr0/alg_1a_top_level_fsm_sc_only.sv' File: C:/Users/11755/Downloads/PAC_claude/Intel/hardware_test_design/common/cafu_csr0/alg_1a_top_level_fsm_sc_only.sv Line: 30
Info (16884): Verilog HDL info at alg1a_latency_mode.sv(30): analyzing included file common/cafu_csr0/ccv_afu_globals.vh.iv File: C:/Users/11755/Downloads/PAC_claude/Intel/hardware_test_design/common/cafu_csr0/alg1a_latency_mode.sv Line: 30
Info (19624): Verilog HDL info at alg1a_latency_mode.sv(30): back to file 'common/cafu_csr0/alg1a_latency_mode.sv' File: C:/Users/11755/Downloads/PAC_claude/Intel/hardware_test_design/common/cafu_csr0/alg1a_latency_mode.sv Line: 30
Info (16884): Verilog HDL info at alg1a_verify_sc_read_resps.sv(30): analyzing included file common/cafu_csr0/ccv_afu_globals.vh.iv File: C:/Users/11755/Downloads/PAC_claude/Intel/hardware_test_design/common/cafu_csr0/alg1a_verify_sc_read_resps.sv Line: 30
Info (19624): Verilog HDL info at alg1a_verify_sc_read_resps.sv(30): back to file 'common/cafu_csr0/alg1a_verify_sc_read_resps.sv' File: C:/Users/11755/Downloads/PAC_claude/Intel/hardware_test_design/common/cafu_csr0/alg1a_verify_sc_read_resps.sv Line: 30
Info (16884): Verilog HDL info at alg1a_verify_sc_send_read_reqs.sv(30): analyzing included file common/cafu_csr0/ccv_afu_globals.vh.iv File: C:/Users/11755/Downloads/PAC_claude/Intel/hardware_test_design/common/cafu_csr0/alg1a_verify_sc_send_read_reqs.sv Line: 30
Info (19624): Verilog HDL info at alg1a_verify_sc_send_read_reqs.sv(30): back to file 'common/cafu_csr0/alg1a_verify_sc_send_read_reqs.sv' File: C:/Users/11755/Downloads/PAC_claude/Intel/hardware_test_design/common/cafu_csr0/alg1a_verify_sc_send_read_reqs.sv Line: 30
Info (16884): Verilog HDL info at alg1a_verify_sc_gen_read_reqs.sv(30): analyzing included file common/cafu_csr0/ccv_afu_globals.vh.iv File: C:/Users/11755/Downloads/PAC_claude/Intel/hardware_test_design/common/cafu_csr0/alg1a_verify_sc_gen_read_reqs.sv Line: 30
Info (19624): Verilog HDL info at alg1a_verify_sc_gen_read_reqs.sv(30): back to file 'common/cafu_csr0/alg1a_verify_sc_gen_read_reqs.sv' File: C:/Users/11755/Downloads/PAC_claude/Intel/hardware_test_design/common/cafu_csr0/alg1a_verify_sc_gen_read_reqs.sv Line: 30
Info (16884): Verilog HDL info at alg1a_verify_sc_top.sv(30): analyzing included file common/cafu_csr0/ccv_afu_globals.vh.iv File: C:/Users/11755/Downloads/PAC_claude/Intel/hardware_test_design/common/cafu_csr0/alg1a_verify_sc_top.sv Line: 30
Info (19624): Verilog HDL info at alg1a_verify_sc_top.sv(30): back to file 'common/cafu_csr0/alg1a_verify_sc_top.sv' File: C:/Users/11755/Downloads/PAC_claude/Intel/hardware_test_design/common/cafu_csr0/alg1a_verify_sc_top.sv Line: 30
Info (16884): Verilog HDL info at alg1a_execute_write_resps.sv(30): analyzing included file common/cafu_csr0/ccv_afu_globals.vh.iv File: C:/Users/11755/Downloads/PAC_claude/Intel/hardware_test_design/common/cafu_csr0/alg1a_execute_write_resps.sv Line: 30
Info (19624): Verilog HDL info at alg1a_execute_write_resps.sv(30): back to file 'common/cafu_csr0/alg1a_execute_write_resps.sv' File: C:/Users/11755/Downloads/PAC_claude/Intel/hardware_test_design/common/cafu_csr0/alg1a_execute_write_resps.sv Line: 30
Info (16884): Verilog HDL info at alg1a_execute_send_write_reqs.sv(30): analyzing included file common/cafu_csr0/ccv_afu_globals.vh.iv File: C:/Users/11755/Downloads/PAC_claude/Intel/hardware_test_design/common/cafu_csr0/alg1a_execute_send_write_reqs.sv Line: 30
Info (19624): Verilog HDL info at alg1a_execute_send_write_reqs.sv(30): back to file 'common/cafu_csr0/alg1a_execute_send_write_reqs.sv' File: C:/Users/11755/Downloads/PAC_claude/Intel/hardware_test_design/common/cafu_csr0/alg1a_execute_send_write_reqs.sv Line: 30
Info (16884): Verilog HDL info at alg1a_execute_gen_write_reqs.sv(30): analyzing included file common/cafu_csr0/ccv_afu_globals.vh.iv File: C:/Users/11755/Downloads/PAC_claude/Intel/hardware_test_design/common/cafu_csr0/alg1a_execute_gen_write_reqs.sv Line: 30
Info (19624): Verilog HDL info at alg1a_execute_gen_write_reqs.sv(30): back to file 'common/cafu_csr0/alg1a_execute_gen_write_reqs.sv' File: C:/Users/11755/Downloads/PAC_claude/Intel/hardware_test_design/common/cafu_csr0/alg1a_execute_gen_write_reqs.sv Line: 30
Info (16884): Verilog HDL info at alg1a_execute_top.sv(30): analyzing included file common/cafu_csr0/ccv_afu_globals.vh.iv File: C:/Users/11755/Downloads/PAC_claude/Intel/hardware_test_design/common/cafu_csr0/alg1a_execute_top.sv Line: 30
Info (19624): Verilog HDL info at alg1a_execute_top.sv(30): back to file 'common/cafu_csr0/alg1a_execute_top.sv' File: C:/Users/11755/Downloads/PAC_claude/Intel/hardware_test_design/common/cafu_csr0/alg1a_execute_top.sv Line: 30
Info (16884): Verilog HDL info at alg1a_top.sv(30): analyzing included file common/cafu_csr0/ccv_afu_globals.vh.iv File: C:/Users/11755/Downloads/PAC_claude/Intel/hardware_test_design/common/cafu_csr0/alg1a_top.sv Line: 30
Info (19624): Verilog HDL info at alg1a_top.sv(30): back to file 'common/cafu_csr0/alg1a_top.sv' File: C:/Users/11755/Downloads/PAC_claude/Intel/hardware_test_design/common/cafu_csr0/alg1a_top.sv Line: 30
Info (16884): Verilog HDL info at mwae_afu_status_regs.sv(30): analyzing included file common/cafu_csr0/ccv_afu_globals.vh.iv File: C:/Users/11755/Downloads/PAC_claude/Intel/hardware_test_design/common/cafu_csr0/mwae_afu_status_regs.sv Line: 30
Info (19624): Verilog HDL info at mwae_afu_status_regs.sv(30): back to file 'common/cafu_csr0/mwae_afu_status_regs.sv' File: C:/Users/11755/Downloads/PAC_claude/Intel/hardware_test_design/common/cafu_csr0/mwae_afu_status_regs.sv Line: 30
Info (16884): Verilog HDL info at mwae_config_and_cxl_errors_reg.sv(30): analyzing included file common/cafu_csr0/ccv_afu_globals.vh.iv File: C:/Users/11755/Downloads/PAC_claude/Intel/hardware_test_design/common/cafu_csr0/mwae_config_and_cxl_errors_reg.sv Line: 30
Info (19624): Verilog HDL info at mwae_config_and_cxl_errors_reg.sv(30): back to file 'common/cafu_csr0/mwae_config_and_cxl_errors_reg.sv' File: C:/Users/11755/Downloads/PAC_claude/Intel/hardware_test_design/common/cafu_csr0/mwae_config_and_cxl_errors_reg.sv Line: 30
Info (16884): Verilog HDL info at mwae_config_check.sv(30): analyzing included file common/cafu_csr0/ccv_afu_globals.vh.iv File: C:/Users/11755/Downloads/PAC_claude/Intel/hardware_test_design/common/cafu_csr0/mwae_config_check.sv Line: 30
Info (19624): Verilog HDL info at mwae_config_check.sv(30): back to file 'common/cafu_csr0/mwae_config_check.sv' File: C:/Users/11755/Downloads/PAC_claude/Intel/hardware_test_design/common/cafu_csr0/mwae_config_check.sv Line: 30
Info (16884): Verilog HDL info at mwae_debug_logs.sv(30): analyzing included file common/cafu_csr0/ccv_afu_globals.vh.iv File: C:/Users/11755/Downloads/PAC_claude/Intel/hardware_test_design/common/cafu_csr0/mwae_debug_logs.sv Line: 30
Info (19624): Verilog HDL info at mwae_debug_logs.sv(30): back to file 'common/cafu_csr0/mwae_debug_logs.sv' File: C:/Users/11755/Downloads/PAC_claude/Intel/hardware_test_design/common/cafu_csr0/mwae_debug_logs.sv Line: 30
Info (16884): Verilog HDL info at mwae_error_injection_regs.sv(31): analyzing included file common/cafu_csr0/ccv_afu_globals.vh.iv File: C:/Users/11755/Downloads/PAC_claude/Intel/hardware_test_design/common/cafu_csr0/mwae_error_injection_regs.sv Line: 31
Info (19624): Verilog HDL info at mwae_error_injection_regs.sv(31): back to file 'common/cafu_csr0/mwae_error_injection_regs.sv' File: C:/Users/11755/Downloads/PAC_claude/Intel/hardware_test_design/common/cafu_csr0/mwae_error_injection_regs.sv Line: 31
Info (16884): Verilog HDL info at mwae_poison_injection.sv(31): analyzing included file common/cafu_csr0/ccv_afu_globals.vh.iv File: C:/Users/11755/Downloads/PAC_claude/Intel/hardware_test_design/common/cafu_csr0/mwae_poison_injection.sv Line: 31
Info (19624): Verilog HDL info at mwae_poison_injection.sv(31): back to file 'common/cafu_csr0/mwae_poison_injection.sv' File: C:/Users/11755/Downloads/PAC_claude/Intel/hardware_test_design/common/cafu_csr0/mwae_poison_injection.sv Line: 31
Info (16884): Verilog HDL info at mwae_top_level_fsm.sv(30): analyzing included file common/cafu_csr0/ccv_afu_globals.vh.iv File: C:/Users/11755/Downloads/PAC_claude/Intel/hardware_test_design/common/cafu_csr0/mwae_top_level_fsm.sv Line: 30
Info (19624): Verilog HDL info at mwae_top_level_fsm.sv(30): back to file 'common/cafu_csr0/mwae_top_level_fsm.sv' File: C:/Users/11755/Downloads/PAC_claude/Intel/hardware_test_design/common/cafu_csr0/mwae_top_level_fsm.sv Line: 30
Info (16884): Verilog HDL info at mwae_top.sv(31): analyzing included file common/cafu_csr0/ccv_afu_globals.vh.iv File: C:/Users/11755/Downloads/PAC_claude/Intel/hardware_test_design/common/cafu_csr0/mwae_top.sv Line: 31
Info (19624): Verilog HDL info at mwae_top.sv(31): back to file 'common/cafu_csr0/mwae_top.sv' File: C:/Users/11755/Downloads/PAC_claude/Intel/hardware_test_design/common/cafu_csr0/mwae_top.sv Line: 31
Info (16884): Verilog HDL info at mwae_top.sv(33): analyzing included file ./common/cxl_ed_defines.svh.iv File: C:/Users/11755/Downloads/PAC_claude/Intel/hardware_test_design/common/cafu_csr0/mwae_top.sv Line: 33
Warning (16744): Verilog HDL warning at cxl_ed_defines.svh.iv(56): macro SUPPORT_ALGORITHM_1A redefined File: C:/Users/11755/Downloads/PAC_claude/Intel/hardware_test_design/common/cxl_ed_defines.svh.iv Line: 56
Warning (16744): Verilog HDL warning at cxl_ed_defines.svh.iv(57): macro ALG_1A_SUPPORT_SELF_CHECK redefined File: C:/Users/11755/Downloads/PAC_claude/Intel/hardware_test_design/common/cxl_ed_defines.svh.iv Line: 57
Warning (21425): Verilog HDL warning at cxl_ed_defines.svh.iv(61): ignoring re-definition of command line macro 'REVB_DEVKIT' File: C:/Users/11755/Downloads/PAC_claude/Intel/hardware_test_design/common/cxl_ed_defines.svh.iv Line: 61
Info (18437): Verilog HDL info at cxl_ed_defines.svh.iv(65): previous definition of module cxl_ed_defines is here File: C:/Users/11755/Downloads/PAC_claude/Intel/hardware_test_design/common/cxl_ed_defines.svh.iv Line: 65
Info (19624): Verilog HDL info at mwae_top.sv(33): back to file 'common/cafu_csr0/mwae_top.sv' File: C:/Users/11755/Downloads/PAC_claude/Intel/hardware_test_design/common/cafu_csr0/mwae_top.sv Line: 33
Info (16884): Verilog HDL info at cafu_csr0_wrapper.sv(35): analyzing included file common/cafu_csr0/ccv_afu_globals.vh.iv File: C:/Users/11755/Downloads/PAC_claude/Intel/hardware_test_design/common/cafu_csr0/cafu_csr0_wrapper.sv Line: 35
Info (19624): Verilog HDL info at cafu_csr0_wrapper.sv(35): back to file 'common/cafu_csr0/cafu_csr0_wrapper.sv' File: C:/Users/11755/Downloads/PAC_claude/Intel/hardware_test_design/common/cafu_csr0/cafu_csr0_wrapper.sv Line: 35
Warning (16924): Verilog HDL warning at rnr_cxl_reset_ctrl.sv(1743): redeclaration of ansi port pin_perst_n_s is not allowed File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_2331/synth/soft_wrapper/rnr_cxl_reset_ctrl.sv Line: 1743
Warning (21774): Verilog HDL warning at rnr_cxl_reset_ctrl.sv(1743): non-net output port 'upi_maib_sync_rst_n_o' cannot be initialized at declaration in SystemVerilog mode File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_2331/synth/soft_wrapper/rnr_cxl_reset_ctrl.sv Line: 1743
Info (16884): Verilog HDL info at cxl_io_cmb_customsb_cfg.sv(1803): analyzing included file C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_rtlgen_include_cmb_customsb.vh.iv File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_cmb_customsb_cfg.sv Line: 1803
Info (19624): Verilog HDL info at cxl_io_cmb_customsb_cfg.sv(1803): back to file 'C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_cmb_customsb_cfg.sv' File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_cmb_customsb_cfg.sv Line: 1803
Info (16884): Verilog HDL info at cxl_io_cmb_customsb_cfg.sv(1803): analyzing included file C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_rtlgen_pkg_cmb_customsb.vh.iv File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_cmb_customsb_cfg.sv Line: 1803
Info (19624): Verilog HDL info at cxl_io_cmb_customsb_cfg.sv(1803): back to file 'C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_cmb_customsb_cfg.sv' File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_cmb_customsb_cfg.sv Line: 1803
Info (16884): Verilog HDL info at cxl_io_cmb_customsb_cfg.sv(1803): analyzing included file C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_cmb_customsb_cfg_pkg.vh.iv File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_cmb_customsb_cfg.sv Line: 1803
Info (16884): Verilog HDL info at cxl_io_cmb_customsb_cfg_pkg.vh.iv(759): analyzing included file C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_rtlgen_include_cmb_customsb.vh.iv File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_cmb_customsb_cfg_pkg.vh.iv Line: 759
Info (19624): Verilog HDL info at cxl_io_cmb_customsb_cfg_pkg.vh.iv(759): back to file 'C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_cmb_customsb_cfg_pkg.vh.iv' File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_cmb_customsb_cfg_pkg.vh.iv Line: 759
Info (16884): Verilog HDL info at cxl_io_cmb_customsb_cfg_pkg.vh.iv(759): analyzing included file C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_rtlgen_pkg_cmb_customsb.vh.iv File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_cmb_customsb_cfg_pkg.vh.iv Line: 759
Info (19624): Verilog HDL info at cxl_io_cmb_customsb_cfg_pkg.vh.iv(759): back to file 'C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_cmb_customsb_cfg_pkg.vh.iv' File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_cmb_customsb_cfg_pkg.vh.iv Line: 759
Info (19624): Verilog HDL info at cxl_io_cmb_customsb_cfg.sv(1803): back to file 'C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_cmb_customsb_cfg.sv' File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_cmb_customsb_cfg.sv Line: 1803
Warning (16818): Verilog HDL warning at cxl_io_cmb_customsb_cfg.sv(1803): block identifier is required on this block File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_cmb_customsb_cfg.sv Line: 1803
Info (16884): Verilog HDL info at csb2wire_status.sv(177): analyzing included file C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_cmb_customsb_cfg_pkg.vh.iv File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/csb2wire_status.sv Line: 177
Info (16884): Verilog HDL info at cxl_io_cmb_customsb_cfg_pkg.vh.iv(759): analyzing included file C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_rtlgen_include_cmb_customsb.vh.iv File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_cmb_customsb_cfg_pkg.vh.iv Line: 759
Info (19624): Verilog HDL info at cxl_io_cmb_customsb_cfg_pkg.vh.iv(759): back to file 'C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_cmb_customsb_cfg_pkg.vh.iv' File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_cmb_customsb_cfg_pkg.vh.iv Line: 759
Info (16884): Verilog HDL info at cxl_io_cmb_customsb_cfg_pkg.vh.iv(759): analyzing included file C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_rtlgen_pkg_cmb_customsb.vh.iv File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_cmb_customsb_cfg_pkg.vh.iv Line: 759
Info (18437): Verilog HDL info at cxl_io_rtlgen_pkg_cmb_customsb.vh.iv(164): previous definition of module cxl_io_rtlgen_pkg_cmb_customsb is here File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_rtlgen_pkg_cmb_customsb.vh.iv Line: 164
Info (19624): Verilog HDL info at cxl_io_cmb_customsb_cfg_pkg.vh.iv(759): back to file 'C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_cmb_customsb_cfg_pkg.vh.iv' File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_cmb_customsb_cfg_pkg.vh.iv Line: 759
Info (18437): Verilog HDL info at cxl_io_cmb_customsb_cfg_pkg.vh.iv(759): previous definition of module cxl_io_cmb_customsb_cfg_pkg is here File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_cmb_customsb_cfg_pkg.vh.iv Line: 759
Info (19624): Verilog HDL info at csb2wire_status.sv(177): back to file 'C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/csb2wire_status.sv' File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/csb2wire_status.sv Line: 177
Info (16884): Verilog HDL info at csb2wire_status.sv(177): analyzing included file C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_cmb_customsb_cfg_struct_ports.vh.iv File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/csb2wire_status.sv Line: 177
Info (19624): Verilog HDL info at csb2wire_status.sv(177): back to file 'C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/csb2wire_status.sv' File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/csb2wire_status.sv Line: 177
Info (16884): Verilog HDL info at csb2wire_status.sv(177): analyzing included file C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_cmb_customsb_rdl_assigns.svh.iv File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/csb2wire_status.sv Line: 177
Info (19624): Verilog HDL info at csb2wire_status.sv(177): back to file 'C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/csb2wire_status.sv' File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/csb2wire_status.sv Line: 177
Info (16884): Verilog HDL info at custom_sb_top.sv(736): analyzing included file C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_cxp_flopmacro.vm.iv File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/custom_sb_top.sv Line: 736
Info (19624): Verilog HDL info at custom_sb_top.sv(736): back to file 'C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/custom_sb_top.sv' File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/custom_sb_top.sv Line: 736
Info (16884): Verilog HDL info at csb2wire_csr_avmm_slave.sv(103): analyzing included file C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_cmb_customsb_cfg_pkg.vh.iv File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/csb2wire_csr_avmm_slave.sv Line: 103
Info (16884): Verilog HDL info at cxl_io_cmb_customsb_cfg_pkg.vh.iv(759): analyzing included file C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_rtlgen_include_cmb_customsb.vh.iv File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_cmb_customsb_cfg_pkg.vh.iv Line: 759
Info (19624): Verilog HDL info at cxl_io_cmb_customsb_cfg_pkg.vh.iv(759): back to file 'C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_cmb_customsb_cfg_pkg.vh.iv' File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_cmb_customsb_cfg_pkg.vh.iv Line: 759
Info (16884): Verilog HDL info at cxl_io_cmb_customsb_cfg_pkg.vh.iv(759): analyzing included file C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_rtlgen_pkg_cmb_customsb.vh.iv File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_cmb_customsb_cfg_pkg.vh.iv Line: 759
Info (18437): Verilog HDL info at cxl_io_rtlgen_pkg_cmb_customsb.vh.iv(164): previous definition of module cxl_io_rtlgen_pkg_cmb_customsb is here File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_rtlgen_pkg_cmb_customsb.vh.iv Line: 164
Info (19624): Verilog HDL info at cxl_io_cmb_customsb_cfg_pkg.vh.iv(759): back to file 'C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_cmb_customsb_cfg_pkg.vh.iv' File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_cmb_customsb_cfg_pkg.vh.iv Line: 759
Info (18437): Verilog HDL info at cxl_io_cmb_customsb_cfg_pkg.vh.iv(759): previous definition of module cxl_io_cmb_customsb_cfg_pkg is here File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_cmb_customsb_cfg_pkg.vh.iv Line: 759
Info (19624): Verilog HDL info at csb2wire_csr_avmm_slave.sv(103): back to file 'C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/csb2wire_csr_avmm_slave.sv' File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/csb2wire_csr_avmm_slave.sv Line: 103
Info (18437): Verilog HDL info at rtlgen_pkg_latest.vh.iv(172): previous definition of module rtlgen_pkg_v12 is here File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/rtlgen_pkg_latest.vh.iv Line: 172
Info (16884): Verilog HDL info at gbl_pkg.sv(121): analyzing included file C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_type2_defines.svh.iv File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/gbl_pkg.sv Line: 121
Info (18437): Verilog HDL info at cxl_type2_defines.svh.iv(91): previous definition of module cxl_type2_defines is here File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_type2_defines.svh.iv Line: 91
Info (19624): Verilog HDL info at gbl_pkg.sv(121): back to file 'C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/gbl_pkg.sv' File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/gbl_pkg.sv Line: 121
Info (16884): Verilog HDL info at aibwrap_pkg.sv(1076): analyzing included file C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_type2_defines.svh.iv File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/aibwrap_pkg.sv Line: 1076
Info (18437): Verilog HDL info at cxl_type2_defines.svh.iv(91): previous definition of module cxl_type2_defines is here File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_type2_defines.svh.iv Line: 91
Info (19624): Verilog HDL info at aibwrap_pkg.sv(1076): back to file 'C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/aibwrap_pkg.sv' File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/aibwrap_pkg.sv Line: 1076
Warning (16818): Verilog HDL warning at spider_xor.sv(132): block identifier is required on this block File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/spider_xor.sv Line: 132
Info (16884): Verilog HDL info at bbs_pkg.sv(1829): analyzing included file C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_type2_defines.svh.iv File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/bbs_pkg.sv Line: 1829
Info (18437): Verilog HDL info at cxl_type2_defines.svh.iv(91): previous definition of module cxl_type2_defines is here File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_type2_defines.svh.iv Line: 91
Info (19624): Verilog HDL info at bbs_pkg.sv(1829): back to file 'C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/bbs_pkg.sv' File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/bbs_pkg.sv Line: 1829
Info (16884): Verilog HDL info at dfc_pkg.sv(827): analyzing included file C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_type2_defines.svh.iv File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/dfc_pkg.sv Line: 827
Info (18437): Verilog HDL info at cxl_type2_defines.svh.iv(91): previous definition of module cxl_type2_defines is here File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_type2_defines.svh.iv Line: 91
Info (19624): Verilog HDL info at dfc_pkg.sv(827): back to file 'C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/dfc_pkg.sv' File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/dfc_pkg.sv Line: 827
Warning (16818): Verilog HDL warning at ddfc_atomic_engine.sv(487): block identifier is required on this block File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/ddfc_atomic_engine.sv Line: 487
Warning (16818): Verilog HDL warning at hdfc_atomic_engine.sv(490): block identifier is required on this block File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/hdfc_atomic_engine.sv Line: 490
Info (16884): Verilog HDL info at ial_ingress.sv(1102): analyzing included file C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_type2_defines.svh.iv File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/ial_ingress.sv Line: 1102
Info (18437): Verilog HDL info at cxl_type2_defines.svh.iv(91): previous definition of module cxl_type2_defines is here File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_type2_defines.svh.iv Line: 91
Info (19624): Verilog HDL info at ial_ingress.sv(1102): back to file 'C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/ial_ingress.sv' File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/ial_ingress.sv Line: 1102
Info (16884): Verilog HDL info at ial_egress.sv(736): analyzing included file C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_type2_defines.svh.iv File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/ial_egress.sv Line: 736
Info (18437): Verilog HDL info at cxl_type2_defines.svh.iv(91): previous definition of module cxl_type2_defines is here File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_type2_defines.svh.iv Line: 91
Info (19624): Verilog HDL info at ial_egress.sv(736): back to file 'C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/ial_egress.sv' File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/ial_egress.sv Line: 736
Info (16884): Verilog HDL info at ial_top.sv(1157): analyzing included file C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_type2_defines.svh.iv File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/ial_top.sv Line: 1157
Info (18437): Verilog HDL info at cxl_type2_defines.svh.iv(91): previous definition of module cxl_type2_defines is here File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_type2_defines.svh.iv Line: 91
Info (19624): Verilog HDL info at ial_top.sv(1157): back to file 'C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/ial_top.sv' File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/ial_top.sv Line: 1157
Warning (21442): Verilog HDL warning at dcc_hcc_jump_pkg.sv(350): parameter 'DCC_CMPRTAG_BW' declared inside package 'dcc_hcc_jump_pkg' shall be treated as localparam File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/dcc_hcc_jump_pkg.sv Line: 350
Info (16884): Verilog HDL info at dcc_tag_pipe_bypass_phase_1.sv(1555): analyzing included file C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_type2_defines.svh.iv File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/dcc_tag_pipe_bypass_phase_1.sv Line: 1555
Info (18437): Verilog HDL info at cxl_type2_defines.svh.iv(91): previous definition of module cxl_type2_defines is here File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_type2_defines.svh.iv Line: 91
Info (19624): Verilog HDL info at dcc_tag_pipe_bypass_phase_1.sv(1555): back to file 'C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/dcc_tag_pipe_bypass_phase_1.sv' File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/dcc_tag_pipe_bypass_phase_1.sv Line: 1555
Info (16884): Verilog HDL info at hcc_tag_pipe_bypass_phase_1.sv(1235): analyzing included file C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_type2_defines.svh.iv File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/hcc_tag_pipe_bypass_phase_1.sv Line: 1235
Info (18437): Verilog HDL info at cxl_type2_defines.svh.iv(91): previous definition of module cxl_type2_defines is here File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_type2_defines.svh.iv Line: 91
Info (19624): Verilog HDL info at hcc_tag_pipe_bypass_phase_1.sv(1235): back to file 'C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/hcc_tag_pipe_bypass_phase_1.sv' File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/hcc_tag_pipe_bypass_phase_1.sv Line: 1235
Info (16884): Verilog HDL info at dcc_top.sv(5975): analyzing included file C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_type2_defines.svh.iv File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/dcc_top.sv Line: 5975
Info (18437): Verilog HDL info at cxl_type2_defines.svh.iv(91): previous definition of module cxl_type2_defines is here File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_type2_defines.svh.iv Line: 91
Info (19624): Verilog HDL info at dcc_top.sv(5975): back to file 'C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/dcc_top.sv' File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/dcc_top.sv Line: 5975
Info (16884): Verilog HDL info at hcc_top.sv(4946): analyzing included file C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_type2_defines.svh.iv File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/hcc_top.sv Line: 4946
Info (18437): Verilog HDL info at cxl_type2_defines.svh.iv(91): previous definition of module cxl_type2_defines is here File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_type2_defines.svh.iv Line: 91
Info (19624): Verilog HDL info at hcc_top.sv(4946): back to file 'C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/hcc_top.sv' File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/hcc_top.sv Line: 4946
Info (16884): Verilog HDL info at ucc_top.sv(412): analyzing included file C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_type2_defines.svh.iv File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/ucc_top.sv Line: 412
Info (18437): Verilog HDL info at cxl_type2_defines.svh.iv(91): previous definition of module cxl_type2_defines is here File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_type2_defines.svh.iv Line: 91
Info (19624): Verilog HDL info at ucc_top.sv(412): back to file 'C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/ucc_top.sv' File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/ucc_top.sv Line: 412
Info (16884): Verilog HDL info at devmem_top.sv(1078): analyzing included file C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_type2_defines.svh.iv File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/devmem_top.sv Line: 1078
Info (18437): Verilog HDL info at cxl_type2_defines.svh.iv(91): previous definition of module cxl_type2_defines is here File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_type2_defines.svh.iv Line: 91
Info (19624): Verilog HDL info at devmem_top.sv(1078): back to file 'C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/devmem_top.sv' File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/devmem_top.sv Line: 1078
Info (16884): Verilog HDL info at devmem_OOO_resps.sv(263): analyzing included file C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_type2_defines.svh.iv File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/devmem_OOO_resps.sv Line: 263
Info (18437): Verilog HDL info at cxl_type2_defines.svh.iv(91): previous definition of module cxl_type2_defines is here File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_type2_defines.svh.iv Line: 91
Info (19624): Verilog HDL info at devmem_OOO_resps.sv(263): back to file 'C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/devmem_OOO_resps.sv' File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/devmem_OOO_resps.sv Line: 263
Info (16884): Verilog HDL info at ddfc_ctrl.sv(2066): analyzing included file C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_type2_defines.svh.iv File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/ddfc_ctrl.sv Line: 2066
Info (18437): Verilog HDL info at cxl_type2_defines.svh.iv(91): previous definition of module cxl_type2_defines is here File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_type2_defines.svh.iv Line: 91
Info (19624): Verilog HDL info at ddfc_ctrl.sv(2066): back to file 'C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/ddfc_ctrl.sv' File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/ddfc_ctrl.sv Line: 2066
Info (16884): Verilog HDL info at ddfc_dataflow.sv(676): analyzing included file C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_type2_defines.svh.iv File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/ddfc_dataflow.sv Line: 676
Info (18437): Verilog HDL info at cxl_type2_defines.svh.iv(91): previous definition of module cxl_type2_defines is here File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_type2_defines.svh.iv Line: 91
Info (19624): Verilog HDL info at ddfc_dataflow.sv(676): back to file 'C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/ddfc_dataflow.sv' File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/ddfc_dataflow.sv Line: 676
Info (16884): Verilog HDL info at ddfc_top.sv(1209): analyzing included file C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_type2_defines.svh.iv File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/ddfc_top.sv Line: 1209
Info (18437): Verilog HDL info at cxl_type2_defines.svh.iv(91): previous definition of module cxl_type2_defines is here File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_type2_defines.svh.iv Line: 91
Info (19624): Verilog HDL info at ddfc_top.sv(1209): back to file 'C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/ddfc_top.sv' File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/ddfc_top.sv Line: 1209
Info (16884): Verilog HDL info at dfc_top.sv(391): analyzing included file C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_type2_defines.svh.iv File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/dfc_top.sv Line: 391
Info (18437): Verilog HDL info at cxl_type2_defines.svh.iv(91): previous definition of module cxl_type2_defines is here File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_type2_defines.svh.iv Line: 91
Info (19624): Verilog HDL info at dfc_top.sv(391): back to file 'C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/dfc_top.sv' File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/dfc_top.sv Line: 391
Info (16884): Verilog HDL info at m2sq_top.sv(924): analyzing included file C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_type2_defines.svh.iv File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/m2sq_top.sv Line: 924
Info (18437): Verilog HDL info at cxl_type2_defines.svh.iv(91): previous definition of module cxl_type2_defines is here File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_type2_defines.svh.iv Line: 91
Info (19624): Verilog HDL info at m2sq_top.sv(924): back to file 'C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/m2sq_top.sv' File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/m2sq_top.sv Line: 924
Info (16884): Verilog HDL info at bbs_slice.sv(748): analyzing included file C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_type2_defines.svh.iv File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/bbs_slice.sv Line: 748
Info (18437): Verilog HDL info at cxl_type2_defines.svh.iv(91): previous definition of module cxl_type2_defines is here File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_type2_defines.svh.iv Line: 91
Info (19624): Verilog HDL info at bbs_slice.sv(748): back to file 'C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/bbs_slice.sv' File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/bbs_slice.sv Line: 748
Info (16884): Verilog HDL info at bbs_fme_top.sv(2379): analyzing included file C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_type2_defines.svh.iv File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/bbs_fme_top.sv Line: 2379
Info (18437): Verilog HDL info at cxl_type2_defines.svh.iv(91): previous definition of module cxl_type2_defines is here File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_type2_defines.svh.iv Line: 91
Info (19624): Verilog HDL info at bbs_fme_top.sv(2379): back to file 'C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/bbs_fme_top.sv' File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/bbs_fme_top.sv Line: 2379
Info (16884): Verilog HDL info at bbs_slice_memwrap.sv(7181): analyzing included file C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_type2_defines.svh.iv File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/bbs_slice_memwrap.sv Line: 7181
Info (18437): Verilog HDL info at cxl_type2_defines.svh.iv(91): previous definition of module cxl_type2_defines is here File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_type2_defines.svh.iv Line: 91
Info (19624): Verilog HDL info at bbs_slice_memwrap.sv(7181): back to file 'C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/bbs_slice_memwrap.sv' File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/bbs_slice_memwrap.sv Line: 7181
Info (16884): Verilog HDL info at bbs_slice_wrap.sv(887): analyzing included file C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_type2_defines.svh.iv File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/bbs_slice_wrap.sv Line: 887
Info (18437): Verilog HDL info at cxl_type2_defines.svh.iv(91): previous definition of module cxl_type2_defines is here File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_type2_defines.svh.iv Line: 91
Info (19624): Verilog HDL info at bbs_slice_wrap.sv(887): back to file 'C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/bbs_slice_wrap.sv' File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/bbs_slice_wrap.sv Line: 887
Info (16884): Verilog HDL info at bbs_slice_fr_dcd.sv(832): analyzing included file C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_type2_defines.svh.iv File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/bbs_slice_fr_dcd.sv Line: 832
Info (18437): Verilog HDL info at cxl_type2_defines.svh.iv(91): previous definition of module cxl_type2_defines is here File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_type2_defines.svh.iv Line: 91
Info (19624): Verilog HDL info at bbs_slice_fr_dcd.sv(832): back to file 'C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/bbs_slice_fr_dcd.sv' File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/bbs_slice_fr_dcd.sv Line: 832
Info (16884): Verilog HDL info at bbs_slice_fr_dcd.sv(832): analyzing included file C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/rnr_cxl_soft_ip_intf.svh.iv File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/bbs_slice_fr_dcd.sv Line: 832
Info (16884): Verilog HDL info at rnr_cxl_soft_ip_intf.svh.iv(268): analyzing included file C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_type2_defines.svh.iv File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/rnr_cxl_soft_ip_intf.svh.iv Line: 268
Info (19624): Verilog HDL info at rnr_cxl_soft_ip_intf.svh.iv(268): back to file 'C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/rnr_cxl_soft_ip_intf.svh.iv' File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/rnr_cxl_soft_ip_intf.svh.iv Line: 268
Info (19624): Verilog HDL info at bbs_slice_fr_dcd.sv(832): back to file 'C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/bbs_slice_fr_dcd.sv' File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/bbs_slice_fr_dcd.sv Line: 832
Info (16884): Verilog HDL info at bbs_top.sv(1294): analyzing included file C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_type2_defines.svh.iv File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/bbs_top.sv Line: 1294
Info (18437): Verilog HDL info at cxl_type2_defines.svh.iv(91): previous definition of module cxl_type2_defines is here File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_type2_defines.svh.iv Line: 91
Info (19624): Verilog HDL info at bbs_top.sv(1294): back to file 'C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/bbs_top.sv' File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/bbs_top.sv Line: 1294
Info (16884): Verilog HDL info at bbs_top.sv(1294): analyzing included file C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/rnr_cxl_soft_ip_intf.svh.iv File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/bbs_top.sv Line: 1294
Info (16884): Verilog HDL info at rnr_cxl_soft_ip_intf.svh.iv(268): analyzing included file C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_type2_defines.svh.iv File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/rnr_cxl_soft_ip_intf.svh.iv Line: 268
Info (19624): Verilog HDL info at rnr_cxl_soft_ip_intf.svh.iv(268): back to file 'C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/rnr_cxl_soft_ip_intf.svh.iv' File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/rnr_cxl_soft_ip_intf.svh.iv Line: 268
Info (19624): Verilog HDL info at bbs_top.sv(1294): back to file 'C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/bbs_top.sv' File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/bbs_top.sv Line: 1294
Info (16884): Verilog HDL info at bbs_wrapper.sv(1244): analyzing included file C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_type2_defines.svh.iv File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/bbs_wrapper.sv Line: 1244
Info (18437): Verilog HDL info at cxl_type2_defines.svh.iv(91): previous definition of module cxl_type2_defines is here File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_type2_defines.svh.iv Line: 91
Info (19624): Verilog HDL info at bbs_wrapper.sv(1244): back to file 'C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/bbs_wrapper.sv' File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/bbs_wrapper.sv Line: 1244
Info (16884): Verilog HDL info at bbs_wrapper.sv(1244): analyzing included file C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/rnr_cxl_soft_ip_intf.svh.iv File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/bbs_wrapper.sv Line: 1244
Info (16884): Verilog HDL info at rnr_cxl_soft_ip_intf.svh.iv(268): analyzing included file C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_type2_defines.svh.iv File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/rnr_cxl_soft_ip_intf.svh.iv Line: 268
Info (19624): Verilog HDL info at rnr_cxl_soft_ip_intf.svh.iv(268): back to file 'C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/rnr_cxl_soft_ip_intf.svh.iv' File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/rnr_cxl_soft_ip_intf.svh.iv Line: 268
Info (19624): Verilog HDL info at bbs_wrapper.sv(1244): back to file 'C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/bbs_wrapper.sv' File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/bbs_wrapper.sv Line: 1244
Info (16884): Verilog HDL info at ial_tc_bbs_cfg_pkg.sv(3145): analyzing included file C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/ial_tc_bbs_reg_macros.vh.iv File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/ial_tc_bbs_cfg_pkg.sv Line: 3145
Info (19624): Verilog HDL info at ial_tc_bbs_cfg_pkg.sv(3145): back to file 'C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/ial_tc_bbs_cfg_pkg.sv' File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/ial_tc_bbs_cfg_pkg.sv Line: 3145
Info (16884): Verilog HDL info at ial_tc_bbs_cfg_pkg.sv(3145): analyzing included file C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/rtlgen_include_v12.vh.iv File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/ial_tc_bbs_cfg_pkg.sv Line: 3145
Info (19624): Verilog HDL info at ial_tc_bbs_cfg_pkg.sv(3145): back to file 'C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/ial_tc_bbs_cfg_pkg.sv' File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/ial_tc_bbs_cfg_pkg.sv Line: 3145
Info (16884): Verilog HDL info at ial_tc_bbs_cfg.sv(10107): analyzing included file C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/ial_tc_bbs_reg_macros.vh.iv File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/ial_tc_bbs_cfg.sv Line: 10107
Info (19624): Verilog HDL info at ial_tc_bbs_cfg.sv(10107): back to file 'C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/ial_tc_bbs_cfg.sv' File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/ial_tc_bbs_cfg.sv Line: 10107
Info (16884): Verilog HDL info at ial_tc_bbs_cfg.sv(10107): analyzing included file C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/rtlgen_include_v12.vh.iv File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/ial_tc_bbs_cfg.sv Line: 10107
Info (19624): Verilog HDL info at ial_tc_bbs_cfg.sv(10107): back to file 'C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/ial_tc_bbs_cfg.sv' File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/ial_tc_bbs_cfg.sv Line: 10107
Warning (16818): Verilog HDL warning at ial_tc_bbs_cfg.sv(10107): block identifier is required on this block File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/ial_tc_bbs_cfg.sv Line: 10107
Info (16884): Verilog HDL info at cxl_io_cxpgst_sharedtimer.sv(85): analyzing included file C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_cxp_flopmacro.vm.iv File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_cxpgst_sharedtimer.sv Line: 85
Info (19624): Verilog HDL info at cxl_io_cxpgst_sharedtimer.sv(85): back to file 'C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_cxpgst_sharedtimer.sv' File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_cxpgst_sharedtimer.sv Line: 85
Info (16884): Verilog HDL info at cxl_io_gtprs.sv(167): analyzing included file C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_gtunit_struct.svh.iv File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_gtprs.sv Line: 167
Info (19624): Verilog HDL info at cxl_io_gtprs.sv(167): back to file 'C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_gtprs.sv' File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_gtprs.sv Line: 167
Info (16884): Verilog HDL info at cxl_io_gti.sv(1830): analyzing included file C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_gtunit_struct.svh.iv File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_gti.sv Line: 1830
Info (19624): Verilog HDL info at cxl_io_gti.sv(1830): back to file 'C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_gti.sv' File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_gti.sv Line: 1830
Info (16884): Verilog HDL info at cxl_io_gto.sv(1637): analyzing included file C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_gtunit_struct.svh.iv File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_gto.sv Line: 1637
Info (19624): Verilog HDL info at cxl_io_gto.sv(1637): back to file 'C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_gto.sv' File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_gto.sv Line: 1637
Info (16884): Verilog HDL info at cxl_io_gtopf.sv(3408): analyzing included file C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_gtunit_struct.svh.iv File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_gtopf.sv Line: 3408
Info (19624): Verilog HDL info at cxl_io_gtopf.sv(3408): back to file 'C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_gtopf.sv' File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_gtopf.sv Line: 3408
Info (16884): Verilog HDL info at cxl_io_gtunit.sv(3729): analyzing included file C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_gtunit_struct.svh.iv File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_gtunit.sv Line: 3729
Info (19624): Verilog HDL info at cxl_io_gtunit.sv(3729): back to file 'C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_gtunit.sv' File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_gtunit.sv Line: 3729
Info (16884): Verilog HDL info at cxl_io_cmb_glb_regs_2_rdl.sv(1285): analyzing included file C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_cmb_global_pkg.vh.iv File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_cmb_glb_regs_2_rdl.sv Line: 1285
Info (16884): Verilog HDL info at cxl_io_cmb_global_pkg.vh.iv(8314): analyzing included file C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/rtlgen_include_latest.vh.iv File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_cmb_global_pkg.vh.iv Line: 8314
Info (19624): Verilog HDL info at cxl_io_cmb_global_pkg.vh.iv(8314): back to file 'C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_cmb_global_pkg.vh.iv' File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_cmb_global_pkg.vh.iv Line: 8314
Info (16884): Verilog HDL info at cxl_io_cmb_global_pkg.vh.iv(8314): analyzing included file C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/rtlgen_pkg_latest.vh.iv File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_cmb_global_pkg.vh.iv Line: 8314
Info (18437): Verilog HDL info at rtlgen_pkg_latest.vh.iv(172): previous definition of module rtlgen_pkg_v12 is here File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/rtlgen_pkg_latest.vh.iv Line: 172
Info (19624): Verilog HDL info at cxl_io_cmb_global_pkg.vh.iv(8314): back to file 'C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_cmb_global_pkg.vh.iv' File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_cmb_global_pkg.vh.iv Line: 8314
Info (19624): Verilog HDL info at cxl_io_cmb_glb_regs_2_rdl.sv(1285): back to file 'C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_cmb_glb_regs_2_rdl.sv' File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_cmb_glb_regs_2_rdl.sv Line: 1285
Info (16884): Verilog HDL info at cxl_io_cmb_glb_regs_2_rdl.sv(1285): analyzing included file C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_cmb_global_struct_ports.vh.iv File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_cmb_glb_regs_2_rdl.sv Line: 1285
Info (19624): Verilog HDL info at cxl_io_cmb_glb_regs_2_rdl.sv(1285): back to file 'C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_cmb_glb_regs_2_rdl.sv' File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_cmb_glb_regs_2_rdl.sv Line: 1285
Info (16884): Verilog HDL info at cxl_io_cmb_glb_regs_2_rdl.sv(1285): analyzing included file C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_glb_xtra_logic.svh.iv File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_cmb_glb_regs_2_rdl.sv Line: 1285
Info (16884): Verilog HDL info at cxl_io_glb_xtra_logic.svh.iv(4407): analyzing included file C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_cxp_flopmacro.vm.iv File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_glb_xtra_logic.svh.iv Line: 4407
Info (19624): Verilog HDL info at cxl_io_glb_xtra_logic.svh.iv(4407): back to file 'C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_glb_xtra_logic.svh.iv' File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_glb_xtra_logic.svh.iv Line: 4407
Info (19624): Verilog HDL info at cxl_io_cmb_glb_regs_2_rdl.sv(1285): back to file 'C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_cmb_glb_regs_2_rdl.sv' File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_cmb_glb_regs_2_rdl.sv Line: 1285
Info (16884): Verilog HDL info at cxl_io_cmb_glb_regs_2_rdl.sv(1285): analyzing included file C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_glb_rdl_assigns.svh.iv File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_cmb_glb_regs_2_rdl.sv Line: 1285
Info (19624): Verilog HDL info at cxl_io_cmb_glb_regs_2_rdl.sv(1285): back to file 'C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_cmb_glb_regs_2_rdl.sv' File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_cmb_glb_regs_2_rdl.sv Line: 1285
Info (16884): Verilog HDL info at cxl_io_cmb_pf0.sv(54921): analyzing included file C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/rtlgen_include_latest.vh.iv File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_cmb_pf0.sv Line: 54921
Info (19624): Verilog HDL info at cxl_io_cmb_pf0.sv(54921): back to file 'C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_cmb_pf0.sv' File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_cmb_pf0.sv Line: 54921
Info (16884): Verilog HDL info at cxl_io_cmb_pf0.sv(54921): analyzing included file C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/rtlgen_pkg_latest.vh.iv File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_cmb_pf0.sv Line: 54921
Info (18437): Verilog HDL info at rtlgen_pkg_latest.vh.iv(172): previous definition of module rtlgen_pkg_v12 is here File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/rtlgen_pkg_latest.vh.iv Line: 172
Info (19624): Verilog HDL info at cxl_io_cmb_pf0.sv(54921): back to file 'C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_cmb_pf0.sv' File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_cmb_pf0.sv Line: 54921
Info (16884): Verilog HDL info at cxl_io_cmb_pf0.sv(54921): analyzing included file C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_cmb_pf0_pkg.vh.iv File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_cmb_pf0.sv Line: 54921
Info (16884): Verilog HDL info at cxl_io_cmb_pf0_pkg.vh.iv(12418): analyzing included file C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/rtlgen_include_latest.vh.iv File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_cmb_pf0_pkg.vh.iv Line: 12418
Info (19624): Verilog HDL info at cxl_io_cmb_pf0_pkg.vh.iv(12418): back to file 'C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_cmb_pf0_pkg.vh.iv' File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_cmb_pf0_pkg.vh.iv Line: 12418
Info (16884): Verilog HDL info at cxl_io_cmb_pf0_pkg.vh.iv(12418): analyzing included file C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/rtlgen_pkg_latest.vh.iv File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_cmb_pf0_pkg.vh.iv Line: 12418
Info (19624): Verilog HDL info at cxl_io_cmb_pf0_pkg.vh.iv(12418): back to file 'C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_cmb_pf0_pkg.vh.iv' File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_cmb_pf0_pkg.vh.iv Line: 12418
Info (19624): Verilog HDL info at cxl_io_cmb_pf0.sv(54921): back to file 'C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_cmb_pf0.sv' File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_cmb_pf0.sv Line: 54921
Warning (16818): Verilog HDL warning at cxl_io_cmb_pf0.sv(54921): block identifier is required on this block File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_cmb_pf0.sv Line: 54921
Info (16884): Verilog HDL info at cxl_io_cmb_global.sv(20609): analyzing included file C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/rtlgen_include_latest.vh.iv File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_cmb_global.sv Line: 20609
Info (19624): Verilog HDL info at cxl_io_cmb_global.sv(20609): back to file 'C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_cmb_global.sv' File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_cmb_global.sv Line: 20609
Info (16884): Verilog HDL info at cxl_io_cmb_global.sv(20609): analyzing included file C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/rtlgen_pkg_latest.vh.iv File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_cmb_global.sv Line: 20609
Info (18437): Verilog HDL info at rtlgen_pkg_latest.vh.iv(172): previous definition of module rtlgen_pkg_v12 is here File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/rtlgen_pkg_latest.vh.iv Line: 172
Info (19624): Verilog HDL info at cxl_io_cmb_global.sv(20609): back to file 'C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_cmb_global.sv' File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_cmb_global.sv Line: 20609
Info (16884): Verilog HDL info at cxl_io_cmb_global.sv(20609): analyzing included file C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_cmb_global_pkg.vh.iv File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_cmb_global.sv Line: 20609
Info (16884): Verilog HDL info at cxl_io_cmb_global_pkg.vh.iv(8314): analyzing included file C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/rtlgen_include_latest.vh.iv File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_cmb_global_pkg.vh.iv Line: 8314
Info (19624): Verilog HDL info at cxl_io_cmb_global_pkg.vh.iv(8314): back to file 'C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_cmb_global_pkg.vh.iv' File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_cmb_global_pkg.vh.iv Line: 8314
Info (16884): Verilog HDL info at cxl_io_cmb_global_pkg.vh.iv(8314): analyzing included file C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/rtlgen_pkg_latest.vh.iv File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_cmb_global_pkg.vh.iv Line: 8314
Info (19624): Verilog HDL info at cxl_io_cmb_global_pkg.vh.iv(8314): back to file 'C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_cmb_global_pkg.vh.iv' File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_cmb_global_pkg.vh.iv Line: 8314
Info (18437): Verilog HDL info at cxl_io_cmb_global_pkg.vh.iv(8314): previous definition of module cxl_io_cmb_global_pkg is here File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_cmb_global_pkg.vh.iv Line: 8314
Info (19624): Verilog HDL info at cxl_io_cmb_global.sv(20609): back to file 'C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_cmb_global.sv' File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_cmb_global.sv Line: 20609
Warning (16818): Verilog HDL warning at cxl_io_cmb_global.sv(20609): block identifier is required on this block File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_cmb_global.sv Line: 20609
Info (16884): Verilog HDL info at cxl_io_cmb_pf0_regs_2_rdl.sv(690): analyzing included file C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_cmb_pf0_pkg.vh.iv File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_cmb_pf0_regs_2_rdl.sv Line: 690
Info (16884): Verilog HDL info at cxl_io_cmb_pf0_pkg.vh.iv(12418): analyzing included file C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/rtlgen_include_latest.vh.iv File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_cmb_pf0_pkg.vh.iv Line: 12418
Info (19624): Verilog HDL info at cxl_io_cmb_pf0_pkg.vh.iv(12418): back to file 'C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_cmb_pf0_pkg.vh.iv' File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_cmb_pf0_pkg.vh.iv Line: 12418
Info (16884): Verilog HDL info at cxl_io_cmb_pf0_pkg.vh.iv(12418): analyzing included file C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/rtlgen_pkg_latest.vh.iv File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_cmb_pf0_pkg.vh.iv Line: 12418
Info (18437): Verilog HDL info at rtlgen_pkg_latest.vh.iv(172): previous definition of module rtlgen_pkg_v12 is here File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/rtlgen_pkg_latest.vh.iv Line: 172
Info (19624): Verilog HDL info at cxl_io_cmb_pf0_pkg.vh.iv(12418): back to file 'C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_cmb_pf0_pkg.vh.iv' File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_cmb_pf0_pkg.vh.iv Line: 12418
Info (18437): Verilog HDL info at cxl_io_cmb_pf0_pkg.vh.iv(12418): previous definition of module cxl_io_cmb_pf0_pkg is here File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_cmb_pf0_pkg.vh.iv Line: 12418
Info (19624): Verilog HDL info at cxl_io_cmb_pf0_regs_2_rdl.sv(690): back to file 'C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_cmb_pf0_regs_2_rdl.sv' File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_cmb_pf0_regs_2_rdl.sv Line: 690
Info (16884): Verilog HDL info at cxl_io_cmb_pf0_regs_2_rdl.sv(690): analyzing included file C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/rtlgen_pkg_latest.vh.iv File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_cmb_pf0_regs_2_rdl.sv Line: 690
Info (19624): Verilog HDL info at cxl_io_cmb_pf0_regs_2_rdl.sv(690): back to file 'C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_cmb_pf0_regs_2_rdl.sv' File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_cmb_pf0_regs_2_rdl.sv Line: 690
Info (16884): Verilog HDL info at cxl_io_cmb_pf0_regs_2_rdl.sv(690): analyzing included file C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_cmb_pf0_struct_ports.vh.iv File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_cmb_pf0_regs_2_rdl.sv Line: 690
Info (19624): Verilog HDL info at cxl_io_cmb_pf0_regs_2_rdl.sv(690): back to file 'C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_cmb_pf0_regs_2_rdl.sv' File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_cmb_pf0_regs_2_rdl.sv Line: 690
Info (16884): Verilog HDL info at cxl_io_cmb_pf0_regs_2_rdl.sv(690): analyzing included file C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_pf0_0_xtra_logic.svh.iv File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_cmb_pf0_regs_2_rdl.sv Line: 690
Info (19624): Verilog HDL info at cxl_io_cmb_pf0_regs_2_rdl.sv(690): back to file 'C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_cmb_pf0_regs_2_rdl.sv' File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_cmb_pf0_regs_2_rdl.sv Line: 690
Info (16884): Verilog HDL info at cxl_io_cmb_pf0_regs_2_rdl.sv(690): analyzing included file C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_pf0_1_xtra_logic.svh.iv File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_cmb_pf0_regs_2_rdl.sv Line: 690
Info (19624): Verilog HDL info at cxl_io_cmb_pf0_regs_2_rdl.sv(690): back to file 'C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_cmb_pf0_regs_2_rdl.sv' File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_cmb_pf0_regs_2_rdl.sv Line: 690
Info (16884): Verilog HDL info at cxl_io_cmb_pf0_regs_2_rdl.sv(690): analyzing included file C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_pf0_2_xtra_logic.svh.iv File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_cmb_pf0_regs_2_rdl.sv Line: 690
Info (19624): Verilog HDL info at cxl_io_cmb_pf0_regs_2_rdl.sv(690): back to file 'C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_cmb_pf0_regs_2_rdl.sv' File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_cmb_pf0_regs_2_rdl.sv Line: 690
Info (16884): Verilog HDL info at cxl_io_cmb_pf0_regs_2_rdl.sv(690): analyzing included file C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_pf0_rdl_assigns.svh.iv File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_cmb_pf0_regs_2_rdl.sv Line: 690
Info (19624): Verilog HDL info at cxl_io_cmb_pf0_regs_2_rdl.sv(690): back to file 'C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_cmb_pf0_regs_2_rdl.sv' File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_cmb_pf0_regs_2_rdl.sv Line: 690
Info (16884): Verilog HDL info at cxl_io_cmb_pf1.sv(14837): analyzing included file C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/rtlgen_include_latest.vh.iv File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_cmb_pf1.sv Line: 14837
Info (19624): Verilog HDL info at cxl_io_cmb_pf1.sv(14837): back to file 'C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_cmb_pf1.sv' File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_cmb_pf1.sv Line: 14837
Info (16884): Verilog HDL info at cxl_io_cmb_pf1.sv(14837): analyzing included file C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/rtlgen_pkg_latest.vh.iv File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_cmb_pf1.sv Line: 14837
Info (18437): Verilog HDL info at rtlgen_pkg_latest.vh.iv(172): previous definition of module rtlgen_pkg_v12 is here File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/rtlgen_pkg_latest.vh.iv Line: 172
Info (19624): Verilog HDL info at cxl_io_cmb_pf1.sv(14837): back to file 'C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_cmb_pf1.sv' File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_cmb_pf1.sv Line: 14837
Info (16884): Verilog HDL info at cxl_io_cmb_pf1.sv(14837): analyzing included file C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_cmb_pf1_pkg.vh.iv File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_cmb_pf1.sv Line: 14837
Info (16884): Verilog HDL info at cxl_io_cmb_pf1_pkg.vh.iv(3302): analyzing included file C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/rtlgen_include_latest.vh.iv File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_cmb_pf1_pkg.vh.iv Line: 3302
Info (19624): Verilog HDL info at cxl_io_cmb_pf1_pkg.vh.iv(3302): back to file 'C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_cmb_pf1_pkg.vh.iv' File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_cmb_pf1_pkg.vh.iv Line: 3302
Info (16884): Verilog HDL info at cxl_io_cmb_pf1_pkg.vh.iv(3302): analyzing included file C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/rtlgen_pkg_latest.vh.iv File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_cmb_pf1_pkg.vh.iv Line: 3302
Info (19624): Verilog HDL info at cxl_io_cmb_pf1_pkg.vh.iv(3302): back to file 'C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_cmb_pf1_pkg.vh.iv' File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_cmb_pf1_pkg.vh.iv Line: 3302
Info (19624): Verilog HDL info at cxl_io_cmb_pf1.sv(14837): back to file 'C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_cmb_pf1.sv' File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_cmb_pf1.sv Line: 14837
Warning (16818): Verilog HDL warning at cxl_io_cmb_pf1.sv(14837): block identifier is required on this block File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_cmb_pf1.sv Line: 14837
Info (16884): Verilog HDL info at cxl_io_cmb_pf1_regs_2_rdl.sv(245): analyzing included file C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_cmb_pf1_pkg.vh.iv File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_cmb_pf1_regs_2_rdl.sv Line: 245
Info (16884): Verilog HDL info at cxl_io_cmb_pf1_pkg.vh.iv(3302): analyzing included file C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/rtlgen_include_latest.vh.iv File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_cmb_pf1_pkg.vh.iv Line: 3302
Info (19624): Verilog HDL info at cxl_io_cmb_pf1_pkg.vh.iv(3302): back to file 'C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_cmb_pf1_pkg.vh.iv' File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_cmb_pf1_pkg.vh.iv Line: 3302
Info (16884): Verilog HDL info at cxl_io_cmb_pf1_pkg.vh.iv(3302): analyzing included file C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/rtlgen_pkg_latest.vh.iv File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_cmb_pf1_pkg.vh.iv Line: 3302
Info (18437): Verilog HDL info at rtlgen_pkg_latest.vh.iv(172): previous definition of module rtlgen_pkg_v12 is here File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/rtlgen_pkg_latest.vh.iv Line: 172
Info (19624): Verilog HDL info at cxl_io_cmb_pf1_pkg.vh.iv(3302): back to file 'C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_cmb_pf1_pkg.vh.iv' File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_cmb_pf1_pkg.vh.iv Line: 3302
Info (18437): Verilog HDL info at cxl_io_cmb_pf1_pkg.vh.iv(3302): previous definition of module cxl_io_cmb_pf1_pkg is here File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_cmb_pf1_pkg.vh.iv Line: 3302
Info (19624): Verilog HDL info at cxl_io_cmb_pf1_regs_2_rdl.sv(245): back to file 'C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_cmb_pf1_regs_2_rdl.sv' File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_cmb_pf1_regs_2_rdl.sv Line: 245
Info (16884): Verilog HDL info at cxl_io_cmb_pf1_regs_2_rdl.sv(245): analyzing included file C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/rtlgen_pkg_latest.vh.iv File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_cmb_pf1_regs_2_rdl.sv Line: 245
Info (19624): Verilog HDL info at cxl_io_cmb_pf1_regs_2_rdl.sv(245): back to file 'C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_cmb_pf1_regs_2_rdl.sv' File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_cmb_pf1_regs_2_rdl.sv Line: 245
Info (16884): Verilog HDL info at cxl_io_cmb_pf1_regs_2_rdl.sv(245): analyzing included file C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_cmb_pf1_struct_ports.vh.iv File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_cmb_pf1_regs_2_rdl.sv Line: 245
Info (19624): Verilog HDL info at cxl_io_cmb_pf1_regs_2_rdl.sv(245): back to file 'C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_cmb_pf1_regs_2_rdl.sv' File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_cmb_pf1_regs_2_rdl.sv Line: 245
Info (16884): Verilog HDL info at cxl_io_cmb_pf1_regs_2_rdl.sv(245): analyzing included file C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_pf1_rdl_assigns.svh.iv File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_cmb_pf1_regs_2_rdl.sv Line: 245
Info (19624): Verilog HDL info at cxl_io_cmb_pf1_regs_2_rdl.sv(245): back to file 'C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_cmb_pf1_regs_2_rdl.sv' File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_cmb_pf1_regs_2_rdl.sv Line: 245
Info (16884): Verilog HDL info at cxl_io_ctrl_stat_regs.sv(5676): analyzing included file C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/rtlgen_pkg_latest.vh.iv File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_ctrl_stat_regs.sv Line: 5676
Info (18437): Verilog HDL info at rtlgen_pkg_latest.vh.iv(172): previous definition of module rtlgen_pkg_v12 is here File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/rtlgen_pkg_latest.vh.iv Line: 172
Info (19624): Verilog HDL info at cxl_io_ctrl_stat_regs.sv(5676): back to file 'C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_ctrl_stat_regs.sv' File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_ctrl_stat_regs.sv Line: 5676
Info (16884): Verilog HDL info at cxl_io_ctrl_stat_regs.sv(5676): analyzing included file C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_cmb_pf0_pkg.vh.iv File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_ctrl_stat_regs.sv Line: 5676
Info (16884): Verilog HDL info at cxl_io_cmb_pf0_pkg.vh.iv(12418): analyzing included file C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/rtlgen_include_latest.vh.iv File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_cmb_pf0_pkg.vh.iv Line: 12418
Info (19624): Verilog HDL info at cxl_io_cmb_pf0_pkg.vh.iv(12418): back to file 'C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_cmb_pf0_pkg.vh.iv' File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_cmb_pf0_pkg.vh.iv Line: 12418
Info (16884): Verilog HDL info at cxl_io_cmb_pf0_pkg.vh.iv(12418): analyzing included file C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/rtlgen_pkg_latest.vh.iv File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_cmb_pf0_pkg.vh.iv Line: 12418
Info (19624): Verilog HDL info at cxl_io_cmb_pf0_pkg.vh.iv(12418): back to file 'C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_cmb_pf0_pkg.vh.iv' File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_cmb_pf0_pkg.vh.iv Line: 12418
Info (18437): Verilog HDL info at cxl_io_cmb_pf0_pkg.vh.iv(12418): previous definition of module cxl_io_cmb_pf0_pkg is here File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_cmb_pf0_pkg.vh.iv Line: 12418
Info (19624): Verilog HDL info at cxl_io_ctrl_stat_regs.sv(5676): back to file 'C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_ctrl_stat_regs.sv' File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_ctrl_stat_regs.sv Line: 5676
Info (16884): Verilog HDL info at cxl_io_ctrl_stat_regs.sv(5676): analyzing included file C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_cmb_pf1_pkg.vh.iv File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_ctrl_stat_regs.sv Line: 5676
Info (16884): Verilog HDL info at cxl_io_cmb_pf1_pkg.vh.iv(3302): analyzing included file C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/rtlgen_include_latest.vh.iv File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_cmb_pf1_pkg.vh.iv Line: 3302
Info (19624): Verilog HDL info at cxl_io_cmb_pf1_pkg.vh.iv(3302): back to file 'C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_cmb_pf1_pkg.vh.iv' File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_cmb_pf1_pkg.vh.iv Line: 3302
Info (16884): Verilog HDL info at cxl_io_cmb_pf1_pkg.vh.iv(3302): analyzing included file C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/rtlgen_pkg_latest.vh.iv File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_cmb_pf1_pkg.vh.iv Line: 3302
Info (19624): Verilog HDL info at cxl_io_cmb_pf1_pkg.vh.iv(3302): back to file 'C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_cmb_pf1_pkg.vh.iv' File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_cmb_pf1_pkg.vh.iv Line: 3302
Info (18437): Verilog HDL info at cxl_io_cmb_pf1_pkg.vh.iv(3302): previous definition of module cxl_io_cmb_pf1_pkg is here File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_cmb_pf1_pkg.vh.iv Line: 3302
Info (19624): Verilog HDL info at cxl_io_ctrl_stat_regs.sv(5676): back to file 'C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_ctrl_stat_regs.sv' File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_ctrl_stat_regs.sv Line: 5676
Info (16884): Verilog HDL info at cxl_io_ctrl_stat_regs.sv(5676): analyzing included file C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_cmb_pf0_pkg.vh.iv File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_ctrl_stat_regs.sv Line: 5676
Info (19624): Verilog HDL info at cxl_io_ctrl_stat_regs.sv(5676): back to file 'C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_ctrl_stat_regs.sv' File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_ctrl_stat_regs.sv Line: 5676
Info (16884): Verilog HDL info at cxl_io_ctrl_stat_regs.sv(5676): analyzing included file C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_cmb_global_pkg.vh.iv File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_ctrl_stat_regs.sv Line: 5676
Info (16884): Verilog HDL info at cxl_io_cmb_global_pkg.vh.iv(8314): analyzing included file C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/rtlgen_include_latest.vh.iv File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_cmb_global_pkg.vh.iv Line: 8314
Info (19624): Verilog HDL info at cxl_io_cmb_global_pkg.vh.iv(8314): back to file 'C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_cmb_global_pkg.vh.iv' File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_cmb_global_pkg.vh.iv Line: 8314
Info (16884): Verilog HDL info at cxl_io_cmb_global_pkg.vh.iv(8314): analyzing included file C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/rtlgen_pkg_latest.vh.iv File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_cmb_global_pkg.vh.iv Line: 8314
Info (19624): Verilog HDL info at cxl_io_cmb_global_pkg.vh.iv(8314): back to file 'C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_cmb_global_pkg.vh.iv' File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_cmb_global_pkg.vh.iv Line: 8314
Info (18437): Verilog HDL info at cxl_io_cmb_global_pkg.vh.iv(8314): previous definition of module cxl_io_cmb_global_pkg is here File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_cmb_global_pkg.vh.iv Line: 8314
Info (19624): Verilog HDL info at cxl_io_ctrl_stat_regs.sv(5676): back to file 'C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_ctrl_stat_regs.sv' File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_ctrl_stat_regs.sv Line: 5676
Info (16884): Verilog HDL info at cxl_io_pcfgread_rdl.sv(566): analyzing included file C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_cmb_pf0_pkg.vh.iv File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_pcfgread_rdl.sv Line: 566
Info (16884): Verilog HDL info at cxl_io_cmb_pf0_pkg.vh.iv(12418): analyzing included file C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/rtlgen_include_latest.vh.iv File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_cmb_pf0_pkg.vh.iv Line: 12418
Info (19624): Verilog HDL info at cxl_io_cmb_pf0_pkg.vh.iv(12418): back to file 'C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_cmb_pf0_pkg.vh.iv' File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_cmb_pf0_pkg.vh.iv Line: 12418
Info (16884): Verilog HDL info at cxl_io_cmb_pf0_pkg.vh.iv(12418): analyzing included file C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/rtlgen_pkg_latest.vh.iv File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_cmb_pf0_pkg.vh.iv Line: 12418
Info (18437): Verilog HDL info at rtlgen_pkg_latest.vh.iv(172): previous definition of module rtlgen_pkg_v12 is here File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/rtlgen_pkg_latest.vh.iv Line: 172
Info (19624): Verilog HDL info at cxl_io_cmb_pf0_pkg.vh.iv(12418): back to file 'C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_cmb_pf0_pkg.vh.iv' File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_cmb_pf0_pkg.vh.iv Line: 12418
Info (18437): Verilog HDL info at cxl_io_cmb_pf0_pkg.vh.iv(12418): previous definition of module cxl_io_cmb_pf0_pkg is here File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_cmb_pf0_pkg.vh.iv Line: 12418
Info (19624): Verilog HDL info at cxl_io_pcfgread_rdl.sv(566): back to file 'C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_pcfgread_rdl.sv' File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_pcfgread_rdl.sv Line: 566
Info (16884): Verilog HDL info at cxl_io_pcfgread_rdl.sv(566): analyzing included file C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_cxp_flopmacro.vm.iv File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_pcfgread_rdl.sv Line: 566
Info (19624): Verilog HDL info at cxl_io_pcfgread_rdl.sv(566): back to file 'C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_pcfgread_rdl.sv' File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_pcfgread_rdl.sv Line: 566
Info (16884): Verilog HDL info at cxl_io_pcfgwrite_rdl.sv(229): analyzing included file C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_cmb_pf0_pkg.vh.iv File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_pcfgwrite_rdl.sv Line: 229
Info (16884): Verilog HDL info at cxl_io_cmb_pf0_pkg.vh.iv(12418): analyzing included file C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/rtlgen_include_latest.vh.iv File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_cmb_pf0_pkg.vh.iv Line: 12418
Info (19624): Verilog HDL info at cxl_io_cmb_pf0_pkg.vh.iv(12418): back to file 'C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_cmb_pf0_pkg.vh.iv' File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_cmb_pf0_pkg.vh.iv Line: 12418
Info (16884): Verilog HDL info at cxl_io_cmb_pf0_pkg.vh.iv(12418): analyzing included file C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/rtlgen_pkg_latest.vh.iv File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_cmb_pf0_pkg.vh.iv Line: 12418
Info (18437): Verilog HDL info at rtlgen_pkg_latest.vh.iv(172): previous definition of module rtlgen_pkg_v12 is here File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/rtlgen_pkg_latest.vh.iv Line: 172
Info (19624): Verilog HDL info at cxl_io_cmb_pf0_pkg.vh.iv(12418): back to file 'C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_cmb_pf0_pkg.vh.iv' File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_cmb_pf0_pkg.vh.iv Line: 12418
Info (18437): Verilog HDL info at cxl_io_cmb_pf0_pkg.vh.iv(12418): previous definition of module cxl_io_cmb_pf0_pkg is here File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_cmb_pf0_pkg.vh.iv Line: 12418
Info (19624): Verilog HDL info at cxl_io_pcfgwrite_rdl.sv(229): back to file 'C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_pcfgwrite_rdl.sv' File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_pcfgwrite_rdl.sv Line: 229
Info (16884): Verilog HDL info at cxl_io_pcfgwrite_rdl.sv(229): analyzing included file C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_cxp_flopmacro.vm.iv File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_pcfgwrite_rdl.sv Line: 229
Info (19624): Verilog HDL info at cxl_io_pcfgwrite_rdl.sv(229): back to file 'C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_pcfgwrite_rdl.sv' File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_pcfgwrite_rdl.sv Line: 229
Info (16884): Verilog HDL info at cxl_io_pdecode.sv(13895): analyzing included file C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_cxp_flopmacro.vm.iv File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_pdecode.sv Line: 13895
Info (19624): Verilog HDL info at cxl_io_pdecode.sv(13895): back to file 'C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_pdecode.sv' File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_pdecode.sv Line: 13895
Info (16884): Verilog HDL info at cxl_io_pmirror.sv(7495): analyzing included file C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_cmb_pf0_pkg.vh.iv File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_pmirror.sv Line: 7495
Info (16884): Verilog HDL info at cxl_io_cmb_pf0_pkg.vh.iv(12418): analyzing included file C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/rtlgen_include_latest.vh.iv File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_cmb_pf0_pkg.vh.iv Line: 12418
Info (19624): Verilog HDL info at cxl_io_cmb_pf0_pkg.vh.iv(12418): back to file 'C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_cmb_pf0_pkg.vh.iv' File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_cmb_pf0_pkg.vh.iv Line: 12418
Info (16884): Verilog HDL info at cxl_io_cmb_pf0_pkg.vh.iv(12418): analyzing included file C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/rtlgen_pkg_latest.vh.iv File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_cmb_pf0_pkg.vh.iv Line: 12418
Info (18437): Verilog HDL info at rtlgen_pkg_latest.vh.iv(172): previous definition of module rtlgen_pkg_v12 is here File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/rtlgen_pkg_latest.vh.iv Line: 172
Info (19624): Verilog HDL info at cxl_io_cmb_pf0_pkg.vh.iv(12418): back to file 'C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_cmb_pf0_pkg.vh.iv' File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_cmb_pf0_pkg.vh.iv Line: 12418
Info (18437): Verilog HDL info at cxl_io_cmb_pf0_pkg.vh.iv(12418): previous definition of module cxl_io_cmb_pf0_pkg is here File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_cmb_pf0_pkg.vh.iv Line: 12418
Info (19624): Verilog HDL info at cxl_io_pmirror.sv(7495): back to file 'C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_pmirror.sv' File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_pmirror.sv Line: 7495
Info (16884): Verilog HDL info at cxl_io_pmirror.sv(7495): analyzing included file C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_cmb_pf1_pkg.vh.iv File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_pmirror.sv Line: 7495
Info (16884): Verilog HDL info at cxl_io_cmb_pf1_pkg.vh.iv(3302): analyzing included file C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/rtlgen_include_latest.vh.iv File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_cmb_pf1_pkg.vh.iv Line: 3302
Info (19624): Verilog HDL info at cxl_io_cmb_pf1_pkg.vh.iv(3302): back to file 'C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_cmb_pf1_pkg.vh.iv' File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_cmb_pf1_pkg.vh.iv Line: 3302
Info (16884): Verilog HDL info at cxl_io_cmb_pf1_pkg.vh.iv(3302): analyzing included file C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/rtlgen_pkg_latest.vh.iv File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_cmb_pf1_pkg.vh.iv Line: 3302
Info (19624): Verilog HDL info at cxl_io_cmb_pf1_pkg.vh.iv(3302): back to file 'C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_cmb_pf1_pkg.vh.iv' File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_cmb_pf1_pkg.vh.iv Line: 3302
Info (18437): Verilog HDL info at cxl_io_cmb_pf1_pkg.vh.iv(3302): previous definition of module cxl_io_cmb_pf1_pkg is here File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_cmb_pf1_pkg.vh.iv Line: 3302
Info (19624): Verilog HDL info at cxl_io_pmirror.sv(7495): back to file 'C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_pmirror.sv' File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_pmirror.sv Line: 7495
Info (16884): Verilog HDL info at cxl_io_pmirror.sv(7495): analyzing included file C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_cmb_global_pkg.vh.iv File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_pmirror.sv Line: 7495
Info (16884): Verilog HDL info at cxl_io_cmb_global_pkg.vh.iv(8314): analyzing included file C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/rtlgen_include_latest.vh.iv File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_cmb_global_pkg.vh.iv Line: 8314
Info (19624): Verilog HDL info at cxl_io_cmb_global_pkg.vh.iv(8314): back to file 'C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_cmb_global_pkg.vh.iv' File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_cmb_global_pkg.vh.iv Line: 8314
Info (16884): Verilog HDL info at cxl_io_cmb_global_pkg.vh.iv(8314): analyzing included file C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/rtlgen_pkg_latest.vh.iv File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_cmb_global_pkg.vh.iv Line: 8314
Info (19624): Verilog HDL info at cxl_io_cmb_global_pkg.vh.iv(8314): back to file 'C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_cmb_global_pkg.vh.iv' File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_cmb_global_pkg.vh.iv Line: 8314
Info (18437): Verilog HDL info at cxl_io_cmb_global_pkg.vh.iv(8314): previous definition of module cxl_io_cmb_global_pkg is here File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_cmb_global_pkg.vh.iv Line: 8314
Info (19624): Verilog HDL info at cxl_io_pmirror.sv(7495): back to file 'C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_pmirror.sv' File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_pmirror.sv Line: 7495
Info (16884): Verilog HDL info at cxl_io_punit.sv(10594): analyzing included file C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_cmb_pf0_pkg.vh.iv File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_punit.sv Line: 10594
Info (16884): Verilog HDL info at cxl_io_cmb_pf0_pkg.vh.iv(12418): analyzing included file C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/rtlgen_include_latest.vh.iv File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_cmb_pf0_pkg.vh.iv Line: 12418
Info (19624): Verilog HDL info at cxl_io_cmb_pf0_pkg.vh.iv(12418): back to file 'C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_cmb_pf0_pkg.vh.iv' File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_cmb_pf0_pkg.vh.iv Line: 12418
Info (16884): Verilog HDL info at cxl_io_cmb_pf0_pkg.vh.iv(12418): analyzing included file C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/rtlgen_pkg_latest.vh.iv File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_cmb_pf0_pkg.vh.iv Line: 12418
Info (18437): Verilog HDL info at rtlgen_pkg_latest.vh.iv(172): previous definition of module rtlgen_pkg_v12 is here File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/rtlgen_pkg_latest.vh.iv Line: 172
Info (19624): Verilog HDL info at cxl_io_cmb_pf0_pkg.vh.iv(12418): back to file 'C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_cmb_pf0_pkg.vh.iv' File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_cmb_pf0_pkg.vh.iv Line: 12418
Info (18437): Verilog HDL info at cxl_io_cmb_pf0_pkg.vh.iv(12418): previous definition of module cxl_io_cmb_pf0_pkg is here File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_cmb_pf0_pkg.vh.iv Line: 12418
Info (19624): Verilog HDL info at cxl_io_punit.sv(10594): back to file 'C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_punit.sv' File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_punit.sv Line: 10594
Info (16884): Verilog HDL info at cxl_io_punit.sv(10594): analyzing included file C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_cmb_global_pkg.vh.iv File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_punit.sv Line: 10594
Info (16884): Verilog HDL info at cxl_io_cmb_global_pkg.vh.iv(8314): analyzing included file C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/rtlgen_include_latest.vh.iv File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_cmb_global_pkg.vh.iv Line: 8314
Info (19624): Verilog HDL info at cxl_io_cmb_global_pkg.vh.iv(8314): back to file 'C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_cmb_global_pkg.vh.iv' File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_cmb_global_pkg.vh.iv Line: 8314
Info (16884): Verilog HDL info at cxl_io_cmb_global_pkg.vh.iv(8314): analyzing included file C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/rtlgen_pkg_latest.vh.iv File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_cmb_global_pkg.vh.iv Line: 8314
Info (19624): Verilog HDL info at cxl_io_cmb_global_pkg.vh.iv(8314): back to file 'C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_cmb_global_pkg.vh.iv' File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_cmb_global_pkg.vh.iv Line: 8314
Info (18437): Verilog HDL info at cxl_io_cmb_global_pkg.vh.iv(8314): previous definition of module cxl_io_cmb_global_pkg is here File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_cmb_global_pkg.vh.iv Line: 8314
Info (19624): Verilog HDL info at cxl_io_punit.sv(10594): back to file 'C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_punit.sv' File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_punit.sv Line: 10594
Info (16884): Verilog HDL info at cxl_io_punit.sv(10594): analyzing included file C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_cmb_pf1_pkg.vh.iv File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_punit.sv Line: 10594
Info (16884): Verilog HDL info at cxl_io_cmb_pf1_pkg.vh.iv(3302): analyzing included file C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/rtlgen_include_latest.vh.iv File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_cmb_pf1_pkg.vh.iv Line: 3302
Info (19624): Verilog HDL info at cxl_io_cmb_pf1_pkg.vh.iv(3302): back to file 'C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_cmb_pf1_pkg.vh.iv' File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_cmb_pf1_pkg.vh.iv Line: 3302
Info (16884): Verilog HDL info at cxl_io_cmb_pf1_pkg.vh.iv(3302): analyzing included file C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/rtlgen_pkg_latest.vh.iv File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_cmb_pf1_pkg.vh.iv Line: 3302
Info (19624): Verilog HDL info at cxl_io_cmb_pf1_pkg.vh.iv(3302): back to file 'C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_cmb_pf1_pkg.vh.iv' File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_cmb_pf1_pkg.vh.iv Line: 3302
Info (18437): Verilog HDL info at cxl_io_cmb_pf1_pkg.vh.iv(3302): previous definition of module cxl_io_cmb_pf1_pkg is here File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_cmb_pf1_pkg.vh.iv Line: 3302
Info (19624): Verilog HDL info at cxl_io_punit.sv(10594): back to file 'C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_punit.sv' File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_punit.sv Line: 10594
Info (16884): Verilog HDL info at cxl_io_ppgtran.sv(5521): analyzing included file C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_cmb_pf0_pkg.vh.iv File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_ppgtran.sv Line: 5521
Info (16884): Verilog HDL info at cxl_io_cmb_pf0_pkg.vh.iv(12418): analyzing included file C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/rtlgen_include_latest.vh.iv File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_cmb_pf0_pkg.vh.iv Line: 12418
Info (19624): Verilog HDL info at cxl_io_cmb_pf0_pkg.vh.iv(12418): back to file 'C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_cmb_pf0_pkg.vh.iv' File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_cmb_pf0_pkg.vh.iv Line: 12418
Info (16884): Verilog HDL info at cxl_io_cmb_pf0_pkg.vh.iv(12418): analyzing included file C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/rtlgen_pkg_latest.vh.iv File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_cmb_pf0_pkg.vh.iv Line: 12418
Info (18437): Verilog HDL info at rtlgen_pkg_latest.vh.iv(172): previous definition of module rtlgen_pkg_v12 is here File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/rtlgen_pkg_latest.vh.iv Line: 172
Info (19624): Verilog HDL info at cxl_io_cmb_pf0_pkg.vh.iv(12418): back to file 'C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_cmb_pf0_pkg.vh.iv' File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_cmb_pf0_pkg.vh.iv Line: 12418
Info (18437): Verilog HDL info at cxl_io_cmb_pf0_pkg.vh.iv(12418): previous definition of module cxl_io_cmb_pf0_pkg is here File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_cmb_pf0_pkg.vh.iv Line: 12418
Info (19624): Verilog HDL info at cxl_io_ppgtran.sv(5521): back to file 'C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_ppgtran.sv' File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_ppgtran.sv Line: 5521
Info (16884): Verilog HDL info at cxl_io_ppgtran.sv(5521): analyzing included file C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_cmb_pf1_pkg.vh.iv File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_ppgtran.sv Line: 5521
Info (16884): Verilog HDL info at cxl_io_cmb_pf1_pkg.vh.iv(3302): analyzing included file C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/rtlgen_include_latest.vh.iv File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_cmb_pf1_pkg.vh.iv Line: 3302
Info (19624): Verilog HDL info at cxl_io_cmb_pf1_pkg.vh.iv(3302): back to file 'C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_cmb_pf1_pkg.vh.iv' File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_cmb_pf1_pkg.vh.iv Line: 3302
Info (16884): Verilog HDL info at cxl_io_cmb_pf1_pkg.vh.iv(3302): analyzing included file C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/rtlgen_pkg_latest.vh.iv File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_cmb_pf1_pkg.vh.iv Line: 3302
Info (19624): Verilog HDL info at cxl_io_cmb_pf1_pkg.vh.iv(3302): back to file 'C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_cmb_pf1_pkg.vh.iv' File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_cmb_pf1_pkg.vh.iv Line: 3302
Info (18437): Verilog HDL info at cxl_io_cmb_pf1_pkg.vh.iv(3302): previous definition of module cxl_io_cmb_pf1_pkg is here File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_cmb_pf1_pkg.vh.iv Line: 3302
Info (19624): Verilog HDL info at cxl_io_ppgtran.sv(5521): back to file 'C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_ppgtran.sv' File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_ppgtran.sv Line: 5521
Info (16884): Verilog HDL info at cxl_io_cmb_core.sv(6023): analyzing included file C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_cxp_flopmacro.vm.iv File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_cmb_core.sv Line: 6023
Info (19624): Verilog HDL info at cxl_io_cmb_core.sv(6023): back to file 'C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_cmb_core.sv' File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_cmb_core.sv Line: 6023
Info (16884): Verilog HDL info at cxl_io_cmb_core.sv(6023): analyzing included file C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_cmb_pf0_pkg.vh.iv File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_cmb_core.sv Line: 6023
Info (16884): Verilog HDL info at cxl_io_cmb_pf0_pkg.vh.iv(12418): analyzing included file C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/rtlgen_include_latest.vh.iv File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_cmb_pf0_pkg.vh.iv Line: 12418
Info (19624): Verilog HDL info at cxl_io_cmb_pf0_pkg.vh.iv(12418): back to file 'C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_cmb_pf0_pkg.vh.iv' File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_cmb_pf0_pkg.vh.iv Line: 12418
Info (16884): Verilog HDL info at cxl_io_cmb_pf0_pkg.vh.iv(12418): analyzing included file C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/rtlgen_pkg_latest.vh.iv File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_cmb_pf0_pkg.vh.iv Line: 12418
Info (18437): Verilog HDL info at rtlgen_pkg_latest.vh.iv(172): previous definition of module rtlgen_pkg_v12 is here File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/rtlgen_pkg_latest.vh.iv Line: 172
Info (19624): Verilog HDL info at cxl_io_cmb_pf0_pkg.vh.iv(12418): back to file 'C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_cmb_pf0_pkg.vh.iv' File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_cmb_pf0_pkg.vh.iv Line: 12418
Info (18437): Verilog HDL info at cxl_io_cmb_pf0_pkg.vh.iv(12418): previous definition of module cxl_io_cmb_pf0_pkg is here File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_cmb_pf0_pkg.vh.iv Line: 12418
Info (19624): Verilog HDL info at cxl_io_cmb_core.sv(6023): back to file 'C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_cmb_core.sv' File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_cmb_core.sv Line: 6023
Info (16884): Verilog HDL info at cxl_io_cmb_core.sv(6023): analyzing included file C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_cmb_pf1_pkg.vh.iv File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_cmb_core.sv Line: 6023
Info (16884): Verilog HDL info at cxl_io_cmb_pf1_pkg.vh.iv(3302): analyzing included file C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/rtlgen_include_latest.vh.iv File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_cmb_pf1_pkg.vh.iv Line: 3302
Info (19624): Verilog HDL info at cxl_io_cmb_pf1_pkg.vh.iv(3302): back to file 'C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_cmb_pf1_pkg.vh.iv' File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_cmb_pf1_pkg.vh.iv Line: 3302
Info (16884): Verilog HDL info at cxl_io_cmb_pf1_pkg.vh.iv(3302): analyzing included file C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/rtlgen_pkg_latest.vh.iv File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_cmb_pf1_pkg.vh.iv Line: 3302
Info (19624): Verilog HDL info at cxl_io_cmb_pf1_pkg.vh.iv(3302): back to file 'C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_cmb_pf1_pkg.vh.iv' File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_cmb_pf1_pkg.vh.iv Line: 3302
Info (18437): Verilog HDL info at cxl_io_cmb_pf1_pkg.vh.iv(3302): previous definition of module cxl_io_cmb_pf1_pkg is here File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_cmb_pf1_pkg.vh.iv Line: 3302
Info (19624): Verilog HDL info at cxl_io_cmb_core.sv(6023): back to file 'C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_cmb_core.sv' File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_cmb_core.sv Line: 6023
Info (16884): Verilog HDL info at cxl_io_cmb2avst_top.sv(420): analyzing included file C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_pld_if.svh.iv File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_cmb2avst_top.sv Line: 420
Info (19624): Verilog HDL info at cxl_io_cmb2avst_top.sv(420): back to file 'C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_cmb2avst_top.sv' File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_cmb2avst_top.sv Line: 420
Info (16884): Verilog HDL info at cxl_io_cmb2avst_top.sv(420): analyzing included file C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_cmb_adapter_cfg_pkg.vh.iv File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_cmb2avst_top.sv Line: 420
Info (16884): Verilog HDL info at cxl_io_cmb_adapter_cfg_pkg.vh.iv(3062): analyzing included file C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_rtlgen_include_cmb_adapter.vh.iv File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_cmb_adapter_cfg_pkg.vh.iv Line: 3062
Info (19624): Verilog HDL info at cxl_io_cmb_adapter_cfg_pkg.vh.iv(3062): back to file 'C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_cmb_adapter_cfg_pkg.vh.iv' File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_cmb_adapter_cfg_pkg.vh.iv Line: 3062
Info (16884): Verilog HDL info at cxl_io_cmb_adapter_cfg_pkg.vh.iv(3062): analyzing included file C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_rtlgen_pkg_cmb_adapter.vh.iv File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_cmb_adapter_cfg_pkg.vh.iv Line: 3062
Info (19624): Verilog HDL info at cxl_io_cmb_adapter_cfg_pkg.vh.iv(3062): back to file 'C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_cmb_adapter_cfg_pkg.vh.iv' File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_cmb_adapter_cfg_pkg.vh.iv Line: 3062
Info (19624): Verilog HDL info at cxl_io_cmb2avst_top.sv(420): back to file 'C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_cmb2avst_top.sv' File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_cmb2avst_top.sv Line: 420
Info (16884): Verilog HDL info at cxl_io_rx_side.sv(181): analyzing included file C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_cmb_adapter_cfg_pkg.vh.iv File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_rx_side.sv Line: 181
Info (16884): Verilog HDL info at cxl_io_cmb_adapter_cfg_pkg.vh.iv(3062): analyzing included file C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_rtlgen_include_cmb_adapter.vh.iv File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_cmb_adapter_cfg_pkg.vh.iv Line: 3062
Info (19624): Verilog HDL info at cxl_io_cmb_adapter_cfg_pkg.vh.iv(3062): back to file 'C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_cmb_adapter_cfg_pkg.vh.iv' File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_cmb_adapter_cfg_pkg.vh.iv Line: 3062
Info (16884): Verilog HDL info at cxl_io_cmb_adapter_cfg_pkg.vh.iv(3062): analyzing included file C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_rtlgen_pkg_cmb_adapter.vh.iv File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_cmb_adapter_cfg_pkg.vh.iv Line: 3062
Info (18437): Verilog HDL info at cxl_io_rtlgen_pkg_cmb_adapter.vh.iv(151): previous definition of module cxl_io_rtlgen_pkg_cmb_adapter is here File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_rtlgen_pkg_cmb_adapter.vh.iv Line: 151
Info (19624): Verilog HDL info at cxl_io_cmb_adapter_cfg_pkg.vh.iv(3062): back to file 'C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_cmb_adapter_cfg_pkg.vh.iv' File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_cmb_adapter_cfg_pkg.vh.iv Line: 3062
Info (18437): Verilog HDL info at cxl_io_cmb_adapter_cfg_pkg.vh.iv(3062): previous definition of module cxl_io_cmb_adapter_cfg_pkg is here File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_cmb_adapter_cfg_pkg.vh.iv Line: 3062
Info (19624): Verilog HDL info at cxl_io_rx_side.sv(181): back to file 'C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_rx_side.sv' File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_rx_side.sv Line: 181
Info (16884): Verilog HDL info at cxl_io_rx_hdr_data_fifos.sv(3372): analyzing included file C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_tlp_enum.svh.iv File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_rx_hdr_data_fifos.sv Line: 3372
Info (19624): Verilog HDL info at cxl_io_rx_hdr_data_fifos.sv(3372): back to file 'C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_rx_hdr_data_fifos.sv' File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_rx_hdr_data_fifos.sv Line: 3372
Info (16884): Verilog HDL info at cxl_io_rx_hdr_data_fifos.sv(3372): analyzing included file C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_cmb_adapter_cfg_pkg.vh.iv File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_rx_hdr_data_fifos.sv Line: 3372
Info (16884): Verilog HDL info at cxl_io_cmb_adapter_cfg_pkg.vh.iv(3062): analyzing included file C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_rtlgen_include_cmb_adapter.vh.iv File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_cmb_adapter_cfg_pkg.vh.iv Line: 3062
Info (19624): Verilog HDL info at cxl_io_cmb_adapter_cfg_pkg.vh.iv(3062): back to file 'C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_cmb_adapter_cfg_pkg.vh.iv' File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_cmb_adapter_cfg_pkg.vh.iv Line: 3062
Info (16884): Verilog HDL info at cxl_io_cmb_adapter_cfg_pkg.vh.iv(3062): analyzing included file C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_rtlgen_pkg_cmb_adapter.vh.iv File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_cmb_adapter_cfg_pkg.vh.iv Line: 3062
Info (18437): Verilog HDL info at cxl_io_rtlgen_pkg_cmb_adapter.vh.iv(151): previous definition of module cxl_io_rtlgen_pkg_cmb_adapter is here File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_rtlgen_pkg_cmb_adapter.vh.iv Line: 151
Info (19624): Verilog HDL info at cxl_io_cmb_adapter_cfg_pkg.vh.iv(3062): back to file 'C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_cmb_adapter_cfg_pkg.vh.iv' File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_cmb_adapter_cfg_pkg.vh.iv Line: 3062
Info (18437): Verilog HDL info at cxl_io_cmb_adapter_cfg_pkg.vh.iv(3062): previous definition of module cxl_io_cmb_adapter_cfg_pkg is here File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_cmb_adapter_cfg_pkg.vh.iv Line: 3062
Info (19624): Verilog HDL info at cxl_io_rx_hdr_data_fifos.sv(3372): back to file 'C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_rx_hdr_data_fifos.sv' File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_rx_hdr_data_fifos.sv Line: 3372
Info (16884): Verilog HDL info at cxl_io_tx_side.sv(214): analyzing included file C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_cmb_adapter_cfg_pkg.vh.iv File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_tx_side.sv Line: 214
Info (16884): Verilog HDL info at cxl_io_cmb_adapter_cfg_pkg.vh.iv(3062): analyzing included file C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_rtlgen_include_cmb_adapter.vh.iv File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_cmb_adapter_cfg_pkg.vh.iv Line: 3062
Info (19624): Verilog HDL info at cxl_io_cmb_adapter_cfg_pkg.vh.iv(3062): back to file 'C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_cmb_adapter_cfg_pkg.vh.iv' File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_cmb_adapter_cfg_pkg.vh.iv Line: 3062
Info (16884): Verilog HDL info at cxl_io_cmb_adapter_cfg_pkg.vh.iv(3062): analyzing included file C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_rtlgen_pkg_cmb_adapter.vh.iv File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_cmb_adapter_cfg_pkg.vh.iv Line: 3062
Info (18437): Verilog HDL info at cxl_io_rtlgen_pkg_cmb_adapter.vh.iv(151): previous definition of module cxl_io_rtlgen_pkg_cmb_adapter is here File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_rtlgen_pkg_cmb_adapter.vh.iv Line: 151
Info (19624): Verilog HDL info at cxl_io_cmb_adapter_cfg_pkg.vh.iv(3062): back to file 'C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_cmb_adapter_cfg_pkg.vh.iv' File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_cmb_adapter_cfg_pkg.vh.iv Line: 3062
Info (18437): Verilog HDL info at cxl_io_cmb_adapter_cfg_pkg.vh.iv(3062): previous definition of module cxl_io_cmb_adapter_cfg_pkg is here File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_cmb_adapter_cfg_pkg.vh.iv Line: 3062
Info (19624): Verilog HDL info at cxl_io_tx_side.sv(214): back to file 'C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_tx_side.sv' File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_tx_side.sv Line: 214
Info (16884): Verilog HDL info at cxl_io_cmb_adapter_cfg.sv(6279): analyzing included file C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_rtlgen_include_cmb_adapter.vh.iv File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_cmb_adapter_cfg.sv Line: 6279
Info (19624): Verilog HDL info at cxl_io_cmb_adapter_cfg.sv(6279): back to file 'C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_cmb_adapter_cfg.sv' File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_cmb_adapter_cfg.sv Line: 6279
Info (16884): Verilog HDL info at cxl_io_cmb_adapter_cfg.sv(6279): analyzing included file C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_rtlgen_pkg_cmb_adapter.vh.iv File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_cmb_adapter_cfg.sv Line: 6279
Info (18437): Verilog HDL info at cxl_io_rtlgen_pkg_cmb_adapter.vh.iv(151): previous definition of module cxl_io_rtlgen_pkg_cmb_adapter is here File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_rtlgen_pkg_cmb_adapter.vh.iv Line: 151
Info (19624): Verilog HDL info at cxl_io_cmb_adapter_cfg.sv(6279): back to file 'C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_cmb_adapter_cfg.sv' File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_cmb_adapter_cfg.sv Line: 6279
Info (16884): Verilog HDL info at cxl_io_cmb_adapter_cfg.sv(6279): analyzing included file C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_cmb_adapter_cfg_pkg.vh.iv File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_cmb_adapter_cfg.sv Line: 6279
Info (16884): Verilog HDL info at cxl_io_cmb_adapter_cfg_pkg.vh.iv(3062): analyzing included file C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_rtlgen_include_cmb_adapter.vh.iv File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_cmb_adapter_cfg_pkg.vh.iv Line: 3062
Info (19624): Verilog HDL info at cxl_io_cmb_adapter_cfg_pkg.vh.iv(3062): back to file 'C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_cmb_adapter_cfg_pkg.vh.iv' File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_cmb_adapter_cfg_pkg.vh.iv Line: 3062
Info (16884): Verilog HDL info at cxl_io_cmb_adapter_cfg_pkg.vh.iv(3062): analyzing included file C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_rtlgen_pkg_cmb_adapter.vh.iv File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_cmb_adapter_cfg_pkg.vh.iv Line: 3062
Info (19624): Verilog HDL info at cxl_io_cmb_adapter_cfg_pkg.vh.iv(3062): back to file 'C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_cmb_adapter_cfg_pkg.vh.iv' File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_cmb_adapter_cfg_pkg.vh.iv Line: 3062
Info (18437): Verilog HDL info at cxl_io_cmb_adapter_cfg_pkg.vh.iv(3062): previous definition of module cxl_io_cmb_adapter_cfg_pkg is here File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_cmb_adapter_cfg_pkg.vh.iv Line: 3062
Info (19624): Verilog HDL info at cxl_io_cmb_adapter_cfg.sv(6279): back to file 'C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_cmb_adapter_cfg.sv' File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_cmb_adapter_cfg.sv Line: 6279
Warning (16818): Verilog HDL warning at cxl_io_cmb_adapter_cfg.sv(6279): block identifier is required on this block File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_cmb_adapter_cfg.sv Line: 6279
Info (16884): Verilog HDL info at cxl_io_cmb_adapter_cfg_rdl.sv(136): analyzing included file C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_cmb_adapter_cfg_pkg.vh.iv File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_cmb_adapter_cfg_rdl.sv Line: 136
Info (16884): Verilog HDL info at cxl_io_cmb_adapter_cfg_pkg.vh.iv(3062): analyzing included file C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_rtlgen_include_cmb_adapter.vh.iv File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_cmb_adapter_cfg_pkg.vh.iv Line: 3062
Info (19624): Verilog HDL info at cxl_io_cmb_adapter_cfg_pkg.vh.iv(3062): back to file 'C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_cmb_adapter_cfg_pkg.vh.iv' File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_cmb_adapter_cfg_pkg.vh.iv Line: 3062
Info (16884): Verilog HDL info at cxl_io_cmb_adapter_cfg_pkg.vh.iv(3062): analyzing included file C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_rtlgen_pkg_cmb_adapter.vh.iv File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_cmb_adapter_cfg_pkg.vh.iv Line: 3062
Info (18437): Verilog HDL info at cxl_io_rtlgen_pkg_cmb_adapter.vh.iv(151): previous definition of module cxl_io_rtlgen_pkg_cmb_adapter is here File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_rtlgen_pkg_cmb_adapter.vh.iv Line: 151
Info (19624): Verilog HDL info at cxl_io_cmb_adapter_cfg_pkg.vh.iv(3062): back to file 'C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_cmb_adapter_cfg_pkg.vh.iv' File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_cmb_adapter_cfg_pkg.vh.iv Line: 3062
Info (18437): Verilog HDL info at cxl_io_cmb_adapter_cfg_pkg.vh.iv(3062): previous definition of module cxl_io_cmb_adapter_cfg_pkg is here File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_cmb_adapter_cfg_pkg.vh.iv Line: 3062
Info (19624): Verilog HDL info at cxl_io_cmb_adapter_cfg_rdl.sv(136): back to file 'C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_cmb_adapter_cfg_rdl.sv' File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_cmb_adapter_cfg_rdl.sv Line: 136
Info (16884): Verilog HDL info at cxl_io_cmb_adapter_cfg_rdl.sv(136): analyzing included file C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_cmb_adapter_cfg_struct_ports.vh.iv File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_cmb_adapter_cfg_rdl.sv Line: 136
Info (19624): Verilog HDL info at cxl_io_cmb_adapter_cfg_rdl.sv(136): back to file 'C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_cmb_adapter_cfg_rdl.sv' File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_cmb_adapter_cfg_rdl.sv Line: 136
Info (16884): Verilog HDL info at cxl_io_cmb_adapter_cfg_rdl.sv(136): analyzing included file C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_cmb_adapter_rdl_assigns.svh.iv File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_cmb_adapter_cfg_rdl.sv Line: 136
Info (19624): Verilog HDL info at cxl_io_cmb_adapter_cfg_rdl.sv(136): back to file 'C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_cmb_adapter_cfg_rdl.sv' File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_cmb_adapter_cfg_rdl.sv Line: 136
Info (16884): Verilog HDL info at cxl_io_rx_core_fifos.sv(2392): analyzing included file C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_tlp_enum.svh.iv File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_rx_core_fifos.sv Line: 2392
Info (19624): Verilog HDL info at cxl_io_rx_core_fifos.sv(2392): back to file 'C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_rx_core_fifos.sv' File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_rx_core_fifos.sv Line: 2392
Info (16884): Verilog HDL info at cxl_io_top.sv(2391): analyzing included file C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_pld_if.svh.iv File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_top.sv Line: 2391
Info (18437): Verilog HDL info at cxl_io_pld_if.svh.iv(621): previous definition of module pld_if is here File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_pld_if.svh.iv Line: 621
Info (19624): Verilog HDL info at cxl_io_top.sv(2391): back to file 'C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_top.sv' File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_top.sv Line: 2391
Info (16884): Verilog HDL info at cxl_io_top.sv(2391): analyzing included file C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_straps_core.vh.iv File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_top.sv Line: 2391
Info (19624): Verilog HDL info at cxl_io_top.sv(2391): back to file 'C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_top.sv' File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_top.sv Line: 2391
Info (16884): Verilog HDL info at cxl_io_top.sv(2391): analyzing included file C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_cmb_pf0_pkg.vh.iv File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_top.sv Line: 2391
Info (16884): Verilog HDL info at cxl_io_cmb_pf0_pkg.vh.iv(12418): analyzing included file C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/rtlgen_include_latest.vh.iv File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_cmb_pf0_pkg.vh.iv Line: 12418
Info (19624): Verilog HDL info at cxl_io_cmb_pf0_pkg.vh.iv(12418): back to file 'C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_cmb_pf0_pkg.vh.iv' File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_cmb_pf0_pkg.vh.iv Line: 12418
Info (16884): Verilog HDL info at cxl_io_cmb_pf0_pkg.vh.iv(12418): analyzing included file C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/rtlgen_pkg_latest.vh.iv File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_cmb_pf0_pkg.vh.iv Line: 12418
Info (18437): Verilog HDL info at rtlgen_pkg_latest.vh.iv(172): previous definition of module rtlgen_pkg_v12 is here File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/rtlgen_pkg_latest.vh.iv Line: 172
Info (19624): Verilog HDL info at cxl_io_cmb_pf0_pkg.vh.iv(12418): back to file 'C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_cmb_pf0_pkg.vh.iv' File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_cmb_pf0_pkg.vh.iv Line: 12418
Info (18437): Verilog HDL info at cxl_io_cmb_pf0_pkg.vh.iv(12418): previous definition of module cxl_io_cmb_pf0_pkg is here File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_cmb_pf0_pkg.vh.iv Line: 12418
Info (19624): Verilog HDL info at cxl_io_top.sv(2391): back to file 'C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_top.sv' File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_top.sv Line: 2391
Info (16884): Verilog HDL info at cxl_io_top.sv(2391): analyzing included file C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_cmb_pf1_pkg.vh.iv File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_top.sv Line: 2391
Info (16884): Verilog HDL info at cxl_io_cmb_pf1_pkg.vh.iv(3302): analyzing included file C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/rtlgen_include_latest.vh.iv File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_cmb_pf1_pkg.vh.iv Line: 3302
Info (19624): Verilog HDL info at cxl_io_cmb_pf1_pkg.vh.iv(3302): back to file 'C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_cmb_pf1_pkg.vh.iv' File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_cmb_pf1_pkg.vh.iv Line: 3302
Info (16884): Verilog HDL info at cxl_io_cmb_pf1_pkg.vh.iv(3302): analyzing included file C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/rtlgen_pkg_latest.vh.iv File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_cmb_pf1_pkg.vh.iv Line: 3302
Info (19624): Verilog HDL info at cxl_io_cmb_pf1_pkg.vh.iv(3302): back to file 'C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_cmb_pf1_pkg.vh.iv' File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_cmb_pf1_pkg.vh.iv Line: 3302
Info (18437): Verilog HDL info at cxl_io_cmb_pf1_pkg.vh.iv(3302): previous definition of module cxl_io_cmb_pf1_pkg is here File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_cmb_pf1_pkg.vh.iv Line: 3302
Info (19624): Verilog HDL info at cxl_io_top.sv(2391): back to file 'C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_top.sv' File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_top.sv Line: 2391
Warning (16818): Verilog HDL warning at cxl_io_top.sv(2391): block identifier is required on this block File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_top.sv Line: 2391
Info (16884): Verilog HDL info at cxl_io_wrapper.sv(2111): analyzing included file C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_type2_defines.svh.iv File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_wrapper.sv Line: 2111
Info (18437): Verilog HDL info at cxl_type2_defines.svh.iv(91): previous definition of module cxl_type2_defines is here File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_type2_defines.svh.iv Line: 91
Info (19624): Verilog HDL info at cxl_io_wrapper.sv(2111): back to file 'C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_wrapper.sv' File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_wrapper.sv Line: 2111
Info (16884): Verilog HDL info at cxl_io_wrapper.sv(2111): analyzing included file C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_straps_core.vh.iv File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_wrapper.sv Line: 2111
Info (19624): Verilog HDL info at cxl_io_wrapper.sv(2111): back to file 'C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_wrapper.sv' File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_wrapper.sv Line: 2111
Info (16884): Verilog HDL info at cxl_io_wrapper.sv(2111): analyzing included file C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/rnr_ial_sip_intf.svh.iv File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_wrapper.sv Line: 2111
Info (19624): Verilog HDL info at cxl_io_wrapper.sv(2111): back to file 'C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_wrapper.sv' File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_wrapper.sv Line: 2111
Info (16884): Verilog HDL info at cxl_io_wrapper.sv(2111): analyzing included file C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_cmb_pf0_pkg.vh.iv File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_wrapper.sv Line: 2111
Info (16884): Verilog HDL info at cxl_io_cmb_pf0_pkg.vh.iv(12418): analyzing included file C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/rtlgen_include_latest.vh.iv File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_cmb_pf0_pkg.vh.iv Line: 12418
Info (19624): Verilog HDL info at cxl_io_cmb_pf0_pkg.vh.iv(12418): back to file 'C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_cmb_pf0_pkg.vh.iv' File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_cmb_pf0_pkg.vh.iv Line: 12418
Info (16884): Verilog HDL info at cxl_io_cmb_pf0_pkg.vh.iv(12418): analyzing included file C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/rtlgen_pkg_latest.vh.iv File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_cmb_pf0_pkg.vh.iv Line: 12418
Info (18437): Verilog HDL info at rtlgen_pkg_latest.vh.iv(172): previous definition of module rtlgen_pkg_v12 is here File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/rtlgen_pkg_latest.vh.iv Line: 172
Info (19624): Verilog HDL info at cxl_io_cmb_pf0_pkg.vh.iv(12418): back to file 'C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_cmb_pf0_pkg.vh.iv' File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_cmb_pf0_pkg.vh.iv Line: 12418
Info (18437): Verilog HDL info at cxl_io_cmb_pf0_pkg.vh.iv(12418): previous definition of module cxl_io_cmb_pf0_pkg is here File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_cmb_pf0_pkg.vh.iv Line: 12418
Info (19624): Verilog HDL info at cxl_io_wrapper.sv(2111): back to file 'C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_wrapper.sv' File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_wrapper.sv Line: 2111
Info (16884): Verilog HDL info at cxl_io_wrapper.sv(2111): analyzing included file C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_cmb_pf1_pkg.vh.iv File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_wrapper.sv Line: 2111
Info (16884): Verilog HDL info at cxl_io_cmb_pf1_pkg.vh.iv(3302): analyzing included file C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/rtlgen_include_latest.vh.iv File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_cmb_pf1_pkg.vh.iv Line: 3302
Info (19624): Verilog HDL info at cxl_io_cmb_pf1_pkg.vh.iv(3302): back to file 'C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_cmb_pf1_pkg.vh.iv' File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_cmb_pf1_pkg.vh.iv Line: 3302
Info (16884): Verilog HDL info at cxl_io_cmb_pf1_pkg.vh.iv(3302): analyzing included file C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/rtlgen_pkg_latest.vh.iv File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_cmb_pf1_pkg.vh.iv Line: 3302
Info (19624): Verilog HDL info at cxl_io_cmb_pf1_pkg.vh.iv(3302): back to file 'C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_cmb_pf1_pkg.vh.iv' File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_cmb_pf1_pkg.vh.iv Line: 3302
Info (18437): Verilog HDL info at cxl_io_cmb_pf1_pkg.vh.iv(3302): previous definition of module cxl_io_cmb_pf1_pkg is here File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_cmb_pf1_pkg.vh.iv Line: 3302
Info (19624): Verilog HDL info at cxl_io_wrapper.sv(2111): back to file 'C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_wrapper.sv' File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_wrapper.sv Line: 2111
Warning (21442): Verilog HDL warning at rnr_ial_sip_intf.svh.iv(54): parameter 'CXL_IO_DWIDTH' declared inside compilation unit '$unit__cxl_io_wrapper_sv' shall be treated as localparam File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/rnr_ial_sip_intf.svh.iv Line: 54
Info (16884): Verilog HDL info at rnr_ial_sip_aibsw_if_ingress.sv(1041): analyzing included file C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_type2_defines.svh.iv File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/rnr_ial_sip_aibsw_if_ingress.sv Line: 1041
Info (18437): Verilog HDL info at cxl_type2_defines.svh.iv(91): previous definition of module cxl_type2_defines is here File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_type2_defines.svh.iv Line: 91
Info (19624): Verilog HDL info at rnr_ial_sip_aibsw_if_ingress.sv(1041): back to file 'C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/rnr_ial_sip_aibsw_if_ingress.sv' File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/rnr_ial_sip_aibsw_if_ingress.sv Line: 1041
Info (16884): Verilog HDL info at rnr_ial_sip_aibsw_if_ingress.sv(1041): analyzing included file C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/rnr_cxl_soft_ip_intf.svh.iv File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/rnr_ial_sip_aibsw_if_ingress.sv Line: 1041
Info (16884): Verilog HDL info at rnr_cxl_soft_ip_intf.svh.iv(268): analyzing included file C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_type2_defines.svh.iv File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/rnr_cxl_soft_ip_intf.svh.iv Line: 268
Info (19624): Verilog HDL info at rnr_cxl_soft_ip_intf.svh.iv(268): back to file 'C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/rnr_cxl_soft_ip_intf.svh.iv' File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/rnr_cxl_soft_ip_intf.svh.iv Line: 268
Info (19624): Verilog HDL info at rnr_ial_sip_aibsw_if_ingress.sv(1041): back to file 'C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/rnr_ial_sip_aibsw_if_ingress.sv' File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/rnr_ial_sip_aibsw_if_ingress.sv Line: 1041
Info (16884): Verilog HDL info at bbs_slice_dcd.sv(856): analyzing included file C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_type2_defines.svh.iv File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/bbs_slice_dcd.sv Line: 856
Info (18437): Verilog HDL info at cxl_type2_defines.svh.iv(91): previous definition of module cxl_type2_defines is here File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_type2_defines.svh.iv Line: 91
Info (19624): Verilog HDL info at bbs_slice_dcd.sv(856): back to file 'C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/bbs_slice_dcd.sv' File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/bbs_slice_dcd.sv Line: 856
Info (16884): Verilog HDL info at bbs_slice_dcd.sv(856): analyzing included file C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/rnr_cxl_soft_ip_intf.svh.iv File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/bbs_slice_dcd.sv Line: 856
Info (16884): Verilog HDL info at rnr_cxl_soft_ip_intf.svh.iv(268): analyzing included file C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_type2_defines.svh.iv File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/rnr_cxl_soft_ip_intf.svh.iv Line: 268
Info (19624): Verilog HDL info at rnr_cxl_soft_ip_intf.svh.iv(268): back to file 'C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/rnr_cxl_soft_ip_intf.svh.iv' File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/rnr_cxl_soft_ip_intf.svh.iv Line: 268
Info (19624): Verilog HDL info at bbs_slice_dcd.sv(856): back to file 'C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/bbs_slice_dcd.sv' File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/bbs_slice_dcd.sv Line: 856
Info (16884): Verilog HDL info at rnr_ial_sip_aibsw_if_egress.sv(2162): analyzing included file C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_type2_defines.svh.iv File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/rnr_ial_sip_aibsw_if_egress.sv Line: 2162
Info (18437): Verilog HDL info at cxl_type2_defines.svh.iv(91): previous definition of module cxl_type2_defines is here File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_type2_defines.svh.iv Line: 91
Info (19624): Verilog HDL info at rnr_ial_sip_aibsw_if_egress.sv(2162): back to file 'C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/rnr_ial_sip_aibsw_if_egress.sv' File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/rnr_ial_sip_aibsw_if_egress.sv Line: 2162
Info (16884): Verilog HDL info at rnr_ial_sip_aibsw_if_egress.sv(2162): analyzing included file C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/rnr_cxl_soft_ip_intf.svh.iv File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/rnr_ial_sip_aibsw_if_egress.sv Line: 2162
Info (16884): Verilog HDL info at rnr_cxl_soft_ip_intf.svh.iv(268): analyzing included file C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_type2_defines.svh.iv File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/rnr_cxl_soft_ip_intf.svh.iv Line: 268
Info (19624): Verilog HDL info at rnr_cxl_soft_ip_intf.svh.iv(268): back to file 'C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/rnr_cxl_soft_ip_intf.svh.iv' File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/rnr_cxl_soft_ip_intf.svh.iv Line: 268
Info (19624): Verilog HDL info at rnr_ial_sip_aibsw_if_egress.sv(2162): back to file 'C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/rnr_ial_sip_aibsw_if_egress.sv' File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/rnr_ial_sip_aibsw_if_egress.sv Line: 2162
Warning (16818): Verilog HDL warning at cxl_memexp_sip_ready_delay.sv(170): block identifier is required on this block File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_memexp_sip_ready_delay.sv Line: 170
Info (16884): Verilog HDL info at rnr_ial_sip_aibsw_if_top.sv(429): analyzing included file C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_type2_defines.svh.iv File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/rnr_ial_sip_aibsw_if_top.sv Line: 429
Info (18437): Verilog HDL info at cxl_type2_defines.svh.iv(91): previous definition of module cxl_type2_defines is here File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_type2_defines.svh.iv Line: 91
Info (19624): Verilog HDL info at rnr_ial_sip_aibsw_if_top.sv(429): back to file 'C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/rnr_ial_sip_aibsw_if_top.sv' File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/rnr_ial_sip_aibsw_if_top.sv Line: 429
Info (16884): Verilog HDL info at rnr_ial_sip_aibsw_if_top.sv(429): analyzing included file C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/rnr_cxl_soft_ip_intf.svh.iv File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/rnr_ial_sip_aibsw_if_top.sv Line: 429
Info (16884): Verilog HDL info at rnr_cxl_soft_ip_intf.svh.iv(268): analyzing included file C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_type2_defines.svh.iv File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/rnr_cxl_soft_ip_intf.svh.iv Line: 268
Info (19624): Verilog HDL info at rnr_cxl_soft_ip_intf.svh.iv(268): back to file 'C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/rnr_cxl_soft_ip_intf.svh.iv' File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/rnr_cxl_soft_ip_intf.svh.iv Line: 268
Info (19624): Verilog HDL info at rnr_ial_sip_aibsw_if_top.sv(429): back to file 'C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/rnr_ial_sip_aibsw_if_top.sv' File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/rnr_ial_sip_aibsw_if_top.sv Line: 429
Info (16884): Verilog HDL info at cxl_io_rx_avst_parser.sv(1512): analyzing included file C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/rnr_ial_sip_intf.svh.iv File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_rx_avst_parser.sv Line: 1512
Info (19624): Verilog HDL info at cxl_io_rx_avst_parser.sv(1512): back to file 'C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_rx_avst_parser.sv' File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_rx_avst_parser.sv Line: 1512
Warning (21442): Verilog HDL warning at rnr_ial_sip_intf.svh.iv(54): parameter 'CXL_IO_DWIDTH' declared inside compilation unit '$unit__cxl_io_rx_avst_parser_sv' shall be treated as localparam File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/rnr_ial_sip_intf.svh.iv Line: 54
Info (16884): Verilog HDL info at cxl_io_avst_merger.sv(1156): analyzing included file C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/rnr_ial_sip_intf.svh.iv File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_avst_merger.sv Line: 1156
Info (19624): Verilog HDL info at cxl_io_avst_merger.sv(1156): back to file 'C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_avst_merger.sv' File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_avst_merger.sv Line: 1156
Warning (21442): Verilog HDL warning at rnr_ial_sip_intf.svh.iv(54): parameter 'CXL_IO_DWIDTH' declared inside compilation unit '$unit__cxl_io_avst_merger_sv' shall be treated as localparam File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/rnr_ial_sip_intf.svh.iv Line: 54
Info (16884): Verilog HDL info at cxl_io_avst_merger_top.sv(1131): analyzing included file C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/rnr_ial_sip_intf.svh.iv File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_avst_merger_top.sv Line: 1131
Info (19624): Verilog HDL info at cxl_io_avst_merger_top.sv(1131): back to file 'C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_avst_merger_top.sv' File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_avst_merger_top.sv Line: 1131
Warning (21442): Verilog HDL warning at rnr_ial_sip_intf.svh.iv(54): parameter 'CXL_IO_DWIDTH' declared inside compilation unit '$unit__cxl_io_avst_merger_top_sv' shall be treated as localparam File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/rnr_ial_sip_intf.svh.iv Line: 54
Info (16884): Verilog HDL info at cxl_io_credit_add.sv(319): analyzing included file C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/rnr_ial_sip_intf.svh.iv File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_credit_add.sv Line: 319
Info (19624): Verilog HDL info at cxl_io_credit_add.sv(319): back to file 'C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_credit_add.sv' File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_credit_add.sv Line: 319
Warning (21442): Verilog HDL warning at rnr_ial_sip_intf.svh.iv(54): parameter 'CXL_IO_DWIDTH' declared inside compilation unit '$unit__cxl_io_credit_add_sv' shall be treated as localparam File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/rnr_ial_sip_intf.svh.iv Line: 54
Info (16884): Verilog HDL info at cxl_io_credit_add_top.sv(321): analyzing included file C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/rnr_ial_sip_intf.svh.iv File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_credit_add_top.sv Line: 321
Info (19624): Verilog HDL info at cxl_io_credit_add_top.sv(321): back to file 'C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_credit_add_top.sv' File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_credit_add_top.sv Line: 321
Warning (21442): Verilog HDL warning at rnr_ial_sip_intf.svh.iv(54): parameter 'CXL_IO_DWIDTH' declared inside compilation unit '$unit__cxl_io_credit_add_top_sv' shall be treated as localparam File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/rnr_ial_sip_intf.svh.iv Line: 54
Info (16884): Verilog HDL info at cxl_io_rx_avst_parser_top.sv(1295): analyzing included file C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/rnr_ial_sip_intf.svh.iv File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_rx_avst_parser_top.sv Line: 1295
Info (19624): Verilog HDL info at cxl_io_rx_avst_parser_top.sv(1295): back to file 'C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_rx_avst_parser_top.sv' File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_rx_avst_parser_top.sv Line: 1295
Warning (21442): Verilog HDL warning at rnr_ial_sip_intf.svh.iv(54): parameter 'CXL_IO_DWIDTH' declared inside compilation unit '$unit__cxl_io_rx_avst_parser_top_sv' shall be treated as localparam File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/rnr_ial_sip_intf.svh.iv Line: 54
Info (16884): Verilog HDL info at cxl_io_rx_multi_segment.sv(1797): analyzing included file C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/rnr_ial_sip_intf.svh.iv File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_rx_multi_segment.sv Line: 1797
Info (19624): Verilog HDL info at cxl_io_rx_multi_segment.sv(1797): back to file 'C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_rx_multi_segment.sv' File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_rx_multi_segment.sv Line: 1797
Warning (21442): Verilog HDL warning at rnr_ial_sip_intf.svh.iv(54): parameter 'CXL_IO_DWIDTH' declared inside compilation unit '$unit__cxl_io_rx_multi_segment_sv' shall be treated as localparam File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/rnr_ial_sip_intf.svh.iv Line: 54
Info (16884): Verilog HDL info at cxl_io_rx_avst_parser_multiseg_top.sv(1722): analyzing included file C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/rnr_ial_sip_intf.svh.iv File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_rx_avst_parser_multiseg_top.sv Line: 1722
Info (19624): Verilog HDL info at cxl_io_rx_avst_parser_multiseg_top.sv(1722): back to file 'C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_rx_avst_parser_multiseg_top.sv' File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_rx_avst_parser_multiseg_top.sv Line: 1722
Warning (21442): Verilog HDL warning at rnr_ial_sip_intf.svh.iv(54): parameter 'CXL_IO_DWIDTH' declared inside compilation unit '$unit__cxl_io_rx_avst_parser_multiseg_top_sv' shall be treated as localparam File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/rnr_ial_sip_intf.svh.iv Line: 54
Info (16884): Verilog HDL info at cxl_io_credit_steal.sv(1515): analyzing included file C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/rnr_ial_sip_intf.svh.iv File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_credit_steal.sv Line: 1515
Info (19624): Verilog HDL info at cxl_io_credit_steal.sv(1515): back to file 'C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_credit_steal.sv' File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_credit_steal.sv Line: 1515
Warning (21442): Verilog HDL warning at rnr_ial_sip_intf.svh.iv(54): parameter 'CXL_IO_DWIDTH' declared inside compilation unit '$unit__cxl_io_credit_steal_sv' shall be treated as localparam File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/rnr_ial_sip_intf.svh.iv Line: 54
Info (16884): Verilog HDL info at cxl_io_cfg.sv(3272): analyzing included file C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_type2_defines.svh.iv File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_cfg.sv Line: 3272
Info (18437): Verilog HDL info at cxl_type2_defines.svh.iv(91): previous definition of module cxl_type2_defines is here File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_type2_defines.svh.iv Line: 91
Info (19624): Verilog HDL info at cxl_io_cfg.sv(3272): back to file 'C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_cfg.sv' File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_cfg.sv Line: 3272
Info (16884): Verilog HDL info at cxl_io_cfg.sv(3272): analyzing included file C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/rnr_cxl_soft_ip_intf.svh.iv File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_cfg.sv Line: 3272
Info (16884): Verilog HDL info at rnr_cxl_soft_ip_intf.svh.iv(268): analyzing included file C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_type2_defines.svh.iv File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/rnr_cxl_soft_ip_intf.svh.iv Line: 268
Info (19624): Verilog HDL info at rnr_cxl_soft_ip_intf.svh.iv(268): back to file 'C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/rnr_cxl_soft_ip_intf.svh.iv' File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/rnr_cxl_soft_ip_intf.svh.iv Line: 268
Info (19624): Verilog HDL info at cxl_io_cfg.sv(3272): back to file 'C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_cfg.sv' File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_cfg.sv Line: 3272
Info (16884): Verilog HDL info at cxl_io_cfg.sv(3272): analyzing included file C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/rnr_ial_sip_intf.svh.iv File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_cfg.sv Line: 3272
Info (19624): Verilog HDL info at cxl_io_cfg.sv(3272): back to file 'C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_cfg.sv' File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_cfg.sv Line: 3272
Info (16884): Verilog HDL info at cxl_io_cfg.sv(3272): analyzing included file C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_cmb_pf0_pkg.vh.iv File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_cfg.sv Line: 3272
Info (16884): Verilog HDL info at cxl_io_cmb_pf0_pkg.vh.iv(12418): analyzing included file C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/rtlgen_include_latest.vh.iv File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_cmb_pf0_pkg.vh.iv Line: 12418
Info (19624): Verilog HDL info at cxl_io_cmb_pf0_pkg.vh.iv(12418): back to file 'C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_cmb_pf0_pkg.vh.iv' File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_cmb_pf0_pkg.vh.iv Line: 12418
Info (16884): Verilog HDL info at cxl_io_cmb_pf0_pkg.vh.iv(12418): analyzing included file C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/rtlgen_pkg_latest.vh.iv File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_cmb_pf0_pkg.vh.iv Line: 12418
Info (18437): Verilog HDL info at rtlgen_pkg_latest.vh.iv(172): previous definition of module rtlgen_pkg_v12 is here File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/rtlgen_pkg_latest.vh.iv Line: 172
Info (19624): Verilog HDL info at cxl_io_cmb_pf0_pkg.vh.iv(12418): back to file 'C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_cmb_pf0_pkg.vh.iv' File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_cmb_pf0_pkg.vh.iv Line: 12418
Info (18437): Verilog HDL info at cxl_io_cmb_pf0_pkg.vh.iv(12418): previous definition of module cxl_io_cmb_pf0_pkg is here File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_cmb_pf0_pkg.vh.iv Line: 12418
Info (19624): Verilog HDL info at cxl_io_cfg.sv(3272): back to file 'C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_cfg.sv' File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_cfg.sv Line: 3272
Info (16884): Verilog HDL info at cxl_io_cfg.sv(3272): analyzing included file C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_cmb_pf1_pkg.vh.iv File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_cfg.sv Line: 3272
Info (16884): Verilog HDL info at cxl_io_cmb_pf1_pkg.vh.iv(3302): analyzing included file C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/rtlgen_include_latest.vh.iv File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_cmb_pf1_pkg.vh.iv Line: 3302
Info (19624): Verilog HDL info at cxl_io_cmb_pf1_pkg.vh.iv(3302): back to file 'C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_cmb_pf1_pkg.vh.iv' File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_cmb_pf1_pkg.vh.iv Line: 3302
Info (16884): Verilog HDL info at cxl_io_cmb_pf1_pkg.vh.iv(3302): analyzing included file C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/rtlgen_pkg_latest.vh.iv File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_cmb_pf1_pkg.vh.iv Line: 3302
Info (19624): Verilog HDL info at cxl_io_cmb_pf1_pkg.vh.iv(3302): back to file 'C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_cmb_pf1_pkg.vh.iv' File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_cmb_pf1_pkg.vh.iv Line: 3302
Info (18437): Verilog HDL info at cxl_io_cmb_pf1_pkg.vh.iv(3302): previous definition of module cxl_io_cmb_pf1_pkg is here File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_cmb_pf1_pkg.vh.iv Line: 3302
Info (19624): Verilog HDL info at cxl_io_cfg.sv(3272): back to file 'C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_cfg.sv' File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_cfg.sv Line: 3272
Warning (21442): Verilog HDL warning at rnr_ial_sip_intf.svh.iv(54): parameter 'CXL_IO_DWIDTH' declared inside compilation unit '$unit__cxl_io_cfg_sv' shall be treated as localparam File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/rnr_ial_sip_intf.svh.iv Line: 54
Info (16884): Verilog HDL info at cxl_t2ip_sip.sv(2745): analyzing included file C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_type2_defines.svh.iv File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_t2ip_sip.sv Line: 2745
Info (18437): Verilog HDL info at cxl_type2_defines.svh.iv(91): previous definition of module cxl_type2_defines is here File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_type2_defines.svh.iv Line: 91
Info (19624): Verilog HDL info at cxl_t2ip_sip.sv(2745): back to file 'C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_t2ip_sip.sv' File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_t2ip_sip.sv Line: 2745
Info (16884): Verilog HDL info at cxl_t2ip_sip.sv(2745): analyzing included file C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/rnr_cxl_soft_ip_intf.svh.iv File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_t2ip_sip.sv Line: 2745
Info (16884): Verilog HDL info at rnr_cxl_soft_ip_intf.svh.iv(268): analyzing included file C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_type2_defines.svh.iv File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/rnr_cxl_soft_ip_intf.svh.iv Line: 268
Info (19624): Verilog HDL info at rnr_cxl_soft_ip_intf.svh.iv(268): back to file 'C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/rnr_cxl_soft_ip_intf.svh.iv' File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/rnr_cxl_soft_ip_intf.svh.iv Line: 268
Info (19624): Verilog HDL info at cxl_t2ip_sip.sv(2745): back to file 'C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_t2ip_sip.sv' File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_t2ip_sip.sv Line: 2745
Info (16884): Verilog HDL info at cxl_t2ip_sip.sv(2745): analyzing included file C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/rnr_ial_sip_intf.svh.iv File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_t2ip_sip.sv Line: 2745
Info (19624): Verilog HDL info at cxl_t2ip_sip.sv(2745): back to file 'C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_t2ip_sip.sv' File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_t2ip_sip.sv Line: 2745
Warning (21442): Verilog HDL warning at rnr_ial_sip_intf.svh.iv(54): parameter 'CXL_IO_DWIDTH' declared inside compilation unit '$unit__cxl_t2ip_sip_sv' shall be treated as localparam File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/rnr_ial_sip_intf.svh.iv Line: 54
Info (16884): Verilog HDL info at cxl_t2ip_sip_top.sv(2536): analyzing included file C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_type2_defines.svh.iv File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_t2ip_sip_top.sv Line: 2536
Info (18437): Verilog HDL info at cxl_type2_defines.svh.iv(91): previous definition of module cxl_type2_defines is here File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_type2_defines.svh.iv Line: 91
Info (19624): Verilog HDL info at cxl_t2ip_sip_top.sv(2536): back to file 'C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_t2ip_sip_top.sv' File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_t2ip_sip_top.sv Line: 2536
Info (16884): Verilog HDL info at cxl_t2ip_sip_top.sv(2536): analyzing included file C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/rnr_cxl_soft_ip_intf.svh.iv File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_t2ip_sip_top.sv Line: 2536
Info (16884): Verilog HDL info at rnr_cxl_soft_ip_intf.svh.iv(268): analyzing included file C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_type2_defines.svh.iv File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/rnr_cxl_soft_ip_intf.svh.iv Line: 268
Info (19624): Verilog HDL info at rnr_cxl_soft_ip_intf.svh.iv(268): back to file 'C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/rnr_cxl_soft_ip_intf.svh.iv' File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/rnr_cxl_soft_ip_intf.svh.iv Line: 268
Info (19624): Verilog HDL info at cxl_t2ip_sip_top.sv(2536): back to file 'C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_t2ip_sip_top.sv' File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_t2ip_sip_top.sv Line: 2536
Info (16884): Verilog HDL info at cxl_t2ip_sip_top.sv(2536): analyzing included file C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/rnr_ial_sip_intf.svh.iv File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_t2ip_sip_top.sv Line: 2536
Info (19624): Verilog HDL info at cxl_t2ip_sip_top.sv(2536): back to file 'C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_t2ip_sip_top.sv' File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_t2ip_sip_top.sv Line: 2536
Warning (21442): Verilog HDL warning at rnr_ial_sip_intf.svh.iv(54): parameter 'CXL_IO_DWIDTH' declared inside compilation unit '$unit__cxl_t2ip_sip_top_sv' shall be treated as localparam File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/rnr_ial_sip_intf.svh.iv Line: 54
Info (16884): Verilog HDL info at cxl_type2_cxlip_top.sv(9658): analyzing included file C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_type2_defines.svh.iv File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_type2_cxlip_top.sv Line: 9658
Info (18437): Verilog HDL info at cxl_type2_defines.svh.iv(91): previous definition of module cxl_type2_defines is here File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_type2_defines.svh.iv Line: 91
Info (19624): Verilog HDL info at cxl_type2_cxlip_top.sv(9658): back to file 'C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_type2_cxlip_top.sv' File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_type2_cxlip_top.sv Line: 9658
Info (16884): Verilog HDL info at cxl_type2_cxlip_top.sv(9658): analyzing included file C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/rnr_cxl_soft_ip_intf.svh.iv File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_type2_cxlip_top.sv Line: 9658
Info (16884): Verilog HDL info at rnr_cxl_soft_ip_intf.svh.iv(268): analyzing included file C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_type2_defines.svh.iv File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/rnr_cxl_soft_ip_intf.svh.iv Line: 268
Info (19624): Verilog HDL info at rnr_cxl_soft_ip_intf.svh.iv(268): back to file 'C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/rnr_cxl_soft_ip_intf.svh.iv' File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/rnr_cxl_soft_ip_intf.svh.iv Line: 268
Info (19624): Verilog HDL info at cxl_type2_cxlip_top.sv(9658): back to file 'C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_type2_cxlip_top.sv' File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_type2_cxlip_top.sv Line: 9658
Info (16884): Verilog HDL info at cxl_type2_cxlip_top.sv(9658): analyzing included file C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/rnr_ial_sip_intf.svh.iv File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_type2_cxlip_top.sv Line: 9658
Info (19624): Verilog HDL info at cxl_type2_cxlip_top.sv(9658): back to file 'C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_type2_cxlip_top.sv' File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_type2_cxlip_top.sv Line: 9658
Warning (21442): Verilog HDL warning at rnr_ial_sip_intf.svh.iv(54): parameter 'CXL_IO_DWIDTH' declared inside compilation unit '$unit__cxl_type2_cxlip_top_sv' shall be treated as localparam File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/rnr_ial_sip_intf.svh.iv Line: 54
Info (16884): Verilog HDL info at intel_rtile_cxl_top_cxltyp2_ed_intel_rtile_cxl_top_1140_nyq7hii.sv(30): analyzing included file C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_type2_defines.svh.iv File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/intel_rtile_cxl_top_cxltyp2_ed_intel_rtile_cxl_top_1140_nyq7hii.sv Line: 30
Info (18437): Verilog HDL info at cxl_type2_defines.svh.iv(91): previous definition of module cxl_type2_defines is here File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_type2_defines.svh.iv Line: 91
Info (19624): Verilog HDL info at intel_rtile_cxl_top_cxltyp2_ed_intel_rtile_cxl_top_1140_nyq7hii.sv(30): back to file 'C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/intel_rtile_cxl_top_cxltyp2_ed_intel_rtile_cxl_top_1140_nyq7hii.sv' File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/intel_rtile_cxl_top_cxltyp2_ed_intel_rtile_cxl_top_1140_nyq7hii.sv Line: 30
Info (16884): Verilog HDL info at intel_rtile_cxl_top_cxltyp2_ed_intel_rtile_cxl_top_1140_nyq7hii.sv(35): analyzing included file C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/rnr_ial_sip_intf.svh.iv File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/intel_rtile_cxl_top_cxltyp2_ed_intel_rtile_cxl_top_1140_nyq7hii.sv Line: 35
Info (19624): Verilog HDL info at intel_rtile_cxl_top_cxltyp2_ed_intel_rtile_cxl_top_1140_nyq7hii.sv(35): back to file 'C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/intel_rtile_cxl_top_cxltyp2_ed_intel_rtile_cxl_top_1140_nyq7hii.sv' File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/intel_rtile_cxl_top_cxltyp2_ed_intel_rtile_cxl_top_1140_nyq7hii.sv Line: 35
Warning (21442): Verilog HDL warning at rnr_ial_sip_intf.svh.iv(54): parameter 'CXL_IO_DWIDTH' declared inside compilation unit '$unit__intel_rtile_cxl_top_cxltyp2_ed_intel_rtile_cxl_top_1140_nyq7hii_sv' shall be treated as localparam File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/rnr_ial_sip_intf.svh.iv Line: 54
Info (16884): Verilog HDL info at ed_top_wrapper_typ2.sv(35): analyzing included file ./common/avst4to1_rx/avst4to1_pld_if.svh.iv File: C:/Users/11755/Downloads/PAC_claude/Intel/hardware_test_design/ed_top_wrapper_typ2.sv Line: 35
Info (18437): Verilog HDL info at avst4to1_pld_if.svh.iv(382): previous definition of module avst4to1_if is here File: C:/Users/11755/Downloads/PAC_claude/Intel/hardware_test_design/common/avst4to1_rx/avst4to1_pld_if.svh.iv Line: 382
Info (19624): Verilog HDL info at ed_top_wrapper_typ2.sv(35): back to file 'ed_top_wrapper_typ2.sv' File: C:/Users/11755/Downloads/PAC_claude/Intel/hardware_test_design/ed_top_wrapper_typ2.sv Line: 35
Info (16884): Verilog HDL info at ed_top_wrapper_typ2.sv(36): analyzing included file ./common/cxl_ed_defines.svh.iv File: C:/Users/11755/Downloads/PAC_claude/Intel/hardware_test_design/ed_top_wrapper_typ2.sv Line: 36
Warning (21425): Verilog HDL warning at cxl_ed_defines.svh.iv(61): ignoring re-definition of command line macro 'REVB_DEVKIT' File: C:/Users/11755/Downloads/PAC_claude/Intel/hardware_test_design/common/cxl_ed_defines.svh.iv Line: 61
Info (18437): Verilog HDL info at cxl_ed_defines.svh.iv(65): previous definition of module cxl_ed_defines is here File: C:/Users/11755/Downloads/PAC_claude/Intel/hardware_test_design/common/cxl_ed_defines.svh.iv Line: 65
Info (19624): Verilog HDL info at ed_top_wrapper_typ2.sv(36): back to file 'ed_top_wrapper_typ2.sv' File: C:/Users/11755/Downloads/PAC_claude/Intel/hardware_test_design/ed_top_wrapper_typ2.sv Line: 36
Info (16884): Verilog HDL info at cxltyp2_ed.sv(30): analyzing included file ./common/cxl_ed_defines.svh.iv File: C:/Users/11755/Downloads/PAC_claude/Intel/hardware_test_design/cxltyp2_ed.sv Line: 30
Warning (21425): Verilog HDL warning at cxl_ed_defines.svh.iv(61): ignoring re-definition of command line macro 'REVB_DEVKIT' File: C:/Users/11755/Downloads/PAC_claude/Intel/hardware_test_design/common/cxl_ed_defines.svh.iv Line: 61
Info (18437): Verilog HDL info at cxl_ed_defines.svh.iv(65): previous definition of module cxl_ed_defines is here File: C:/Users/11755/Downloads/PAC_claude/Intel/hardware_test_design/common/cxl_ed_defines.svh.iv Line: 65
Info (19624): Verilog HDL info at cxltyp2_ed.sv(30): back to file 'cxltyp2_ed.sv' File: C:/Users/11755/Downloads/PAC_claude/Intel/hardware_test_design/cxltyp2_ed.sv Line: 30
Info (18235): Library search order is as follows: "ram_1port_2011; port_1_ram; ram_2port_2050; buf_512w_16384d; w32_d1024; w64_d8192; fifo_1930; fifo_8b_256w_show_ahead; intel_rtile_cxl_top_1140; cfg_to_iosf_fifo_vcd_ED; iosf_to_cfg_fifo_vcd_ED; altecc_1916; altecc_enc_latency0; altecc_dec_latency1; altecc_dec_latency2; altera_emif_cal_iossm_275; altera_emif_cal_275; emif_cal_one_ch; altera_emif_arch_fm_191; altera_emif_fm_275; emif; emif2; rspfifo; reqfifo; altera_s10_user_rst_clkgate_1947; intel_reset_release; intel_rtile_cxl_ast_2331; altera_iopll_2000; intel_rtile_cxl_top_cxltyp2_ed; buf_512w_65536d; signalTap_updateLogic; buf_512w_131072d; fifo_pac_overflow; altera_signaltap_ii_logic_analyzer_1920". Quartus will look for undefined design units in your libraries in that order. To modify the ordering, please specify a semi-colon separated library list using the assignment LIBRARY_SEARCH_ORDER.
Warning (19637): Verilog HDL warning at bbs_bfe.sv(2519): variable block_afu_q may be used before assigned in always_comb or always @* block : might cause synthesis - simulation differences. File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/bbs_bfe.sv Line: 2519
Info (19337): VHDL info at altera_agilex_config_reset_release_endpoint.vhd(120): executing entity "altera_agilex_config_reset_release_endpoint" with architecture "rtl" File: c:/intelfpga_pro/24.3/quartus/libraries/megafunctions/altera_agilex_config_reset_release_endpoint.vhd Line: 120
Info (19337): VHDL info at altera_fabric_endpoint.vhd(126): executing entity "altera_fabric_endpoint(send_width=0,receive_width=1,settings="{fabric agilex_config_reset_release dir agent psig 142e1a3c}")(1,60)" with architecture "rtl" File: c:/intelfpga_pro/24.3/quartus/libraries/megafunctions/altera_fabric_endpoint.vhd Line: 126
Info (19337): VHDL info at altera_debug_master_endpoint.vhd(120): executing entity "altera_debug_master_endpoint(addr_width=24,slave_map="{typeName rtile_debug_toolkit_adme address 0x0 span 67108864 hpath {adme}}",prefer_host="",clock_rate_clk=125000000)(1,74)(1,0)" with architecture "rtl" File: c:/intelfpga_pro/24.3/quartus/libraries/megafunctions/altera_debug_master_endpoint.vhd Line: 120
Info (19337): VHDL info at altera_fabric_endpoint.vhd(126): executing entity "altera_fabric_endpoint(send_width=36,receive_width=58,num_clocks=1,settings="{fabric mapped dir agent addr_width 24 data_width 32 has_rdv 1 slave_map {{typeName rtile_debug_toolkit_adme address 0x0 span 67108864 hpath {adme}}} prefer_host {} clock_rate_clk 125000000 psig b6c1a030}")(1,204)" with architecture "rtl" File: c:/intelfpga_pro/24.3/quartus/libraries/megafunctions/altera_fabric_endpoint.vhd Line: 126
Info (22567): Verilog HDL info at gram_sdp.sv(110): extracting RAM for identifier 'ram' File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/gram_sdp.sv Line: 110
Warning (13469): Verilog HDL assignment warning at bbs_slice_dcd.sv(856): truncated value with size 2 to match size of target (1) File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/bbs_slice_dcd.sv Line: 856
Warning (13469): Verilog HDL assignment warning at rnr_ial_sip_aibsw_if_egress.sv(2162): truncated value with size 3 to match size of target (2) File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/rnr_ial_sip_aibsw_if_egress.sv Line: 2162
Warning (16788): Net "cxl_mem_s2m_tx_frame0.S2MDRSHdr1[54]" does not have a driver at rnr_ial_sip_aibsw_if_egress.sv(2162) File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/rnr_ial_sip_aibsw_if_egress.sv Line: 2162
Warning (13469): Verilog HDL assignment warning at aibsw_if_credits.sv(812): truncated value with size 32 to match size of target (8) File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/aibsw_if_credits.sv Line: 812
Warning (13469): Verilog HDL assignment warning at cxl_memexp_sip_ready_delay.sv(170): truncated value with size 6 to match size of target (5) File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_memexp_sip_ready_delay.sv Line: 170
Info (22567): Verilog HDL info at gram_sdp.sv(110): extracting RAM for identifier 'ram' File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/gram_sdp.sv Line: 110
Info (22567): Verilog HDL info at gram_sdp.sv(110): extracting RAM for identifier 'ram' File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/gram_sdp.sv Line: 110
Warning (13469): Verilog HDL assignment warning at devmem_write_responses.sv(236): truncated value with size 13 to match size of target (8) File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/devmem_write_responses.sv Line: 236
Info (22567): Verilog HDL info at gram_sdp.sv(110): extracting RAM for identifier 'ram' File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/gram_sdp.sv Line: 110
Info (22567): Verilog HDL info at gram_sdp.sv(110): extracting RAM for identifier 'ram' File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/gram_sdp.sv Line: 110
Info (22567): Verilog HDL info at gram_sdp.sv(110): extracting RAM for identifier 'ram' File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/gram_sdp.sv Line: 110
Info (22567): Verilog HDL info at gram_sdp.sv(110): extracting RAM for identifier 'ram' File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/gram_sdp.sv Line: 110
Info (22567): Verilog HDL info at gram_sdp.sv(110): extracting RAM for identifier 'ram' File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/gram_sdp.sv Line: 110
Info (22567): Verilog HDL info at gram_sdp.sv(110): extracting RAM for identifier 'ram' File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/gram_sdp.sv Line: 110
Info (22567): Verilog HDL info at gram_sdp.sv(110): extracting RAM for identifier 'ram' File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/gram_sdp.sv Line: 110
Info (22567): Verilog HDL info at gram_sdp.sv(110): extracting RAM for identifier 'ram' File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/gram_sdp.sv Line: 110
Info (22567): Verilog HDL info at gram_sdp.sv(110): extracting RAM for identifier 'ram' File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/gram_sdp.sv Line: 110
Info (22567): Verilog HDL info at gram_sdp.sv(110): extracting RAM for identifier 'ram' File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/gram_sdp.sv Line: 110
Info (22567): Verilog HDL info at gram_sdp.sv(110): extracting RAM for identifier 'ram' File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/gram_sdp.sv Line: 110
Info (22567): Verilog HDL info at gram_sdp.sv(110): extracting RAM for identifier 'ram' File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/gram_sdp.sv Line: 110
Info (22567): Verilog HDL info at gram_sdp.sv(110): extracting RAM for identifier 'ram' File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/gram_sdp.sv Line: 110
Info (22567): Verilog HDL info at gram_sdp.sv(110): extracting RAM for identifier 'ram' File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/gram_sdp.sv Line: 110
Info (22567): Verilog HDL info at gram_sdp.sv(110): extracting RAM for identifier 'ram' File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/gram_sdp.sv Line: 110
Info (22567): Verilog HDL info at gram_sdp.sv(110): extracting RAM for identifier 'ram' File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/gram_sdp.sv Line: 110
Info (22567): Verilog HDL info at gram_sdp.sv(110): extracting RAM for identifier 'ram' File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/gram_sdp.sv Line: 110
Info (22567): Verilog HDL info at gram_sdp.sv(110): extracting RAM for identifier 'ram' File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/gram_sdp.sv Line: 110
Info (22567): Verilog HDL info at gram_sdp.sv(110): extracting RAM for identifier 'ram' File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/gram_sdp.sv Line: 110
Warning (13469): Verilog HDL assignment warning at ial_egress.sv(736): truncated value with size 32 to match size of target (10) File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/ial_egress.sv Line: 736
Warning (13469): Verilog HDL assignment warning at buffer_alloc_minmax_notopram.sv(413): truncated value with size 11 to match size of target (10) File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/buffer_alloc_minmax_notopram.sv Line: 413
Info (22567): Verilog HDL info at gram_sdp.sv(110): extracting RAM for identifier 'ram' File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/gram_sdp.sv Line: 110
Warning (16788): Net "debug_in_connect[0][48]" does not have a driver at buffer_alloc_minmax_notopram.sv(413) File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/buffer_alloc_minmax_notopram.sv Line: 413
Info (22567): Verilog HDL info at gram_sdp.sv(110): extracting RAM for identifier 'ram' File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/gram_sdp.sv Line: 110
Info (22567): Verilog HDL info at gram_sdp.sv(110): extracting RAM for identifier 'ram' File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/gram_sdp.sv Line: 110
Info (22567): Verilog HDL info at gram_sdp.sv(110): extracting RAM for identifier 'ram' File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/gram_sdp.sv Line: 110
Info (22567): Verilog HDL info at gram_sdp.sv(110): extracting RAM for identifier 'ram' File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/gram_sdp.sv Line: 110
Info (22567): Verilog HDL info at gram_sdp.sv(110): extracting RAM for identifier 'ram' File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/gram_sdp.sv Line: 110
Info (22567): Verilog HDL info at gram_sdp.sv(110): extracting RAM for identifier 'ram' File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/gram_sdp.sv Line: 110
Info (22567): Verilog HDL info at gram_sdp.sv(110): extracting RAM for identifier 'ram' File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/gram_sdp.sv Line: 110
Warning (13469): Verilog HDL assignment warning at dcc_top.sv(5975): truncated value with size 32 to match size of target (4) File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/dcc_top.sv Line: 5975
Warning (13469): Verilog HDL assignment warning at buffer_alloc_minmax_notopram.sv(413): truncated value with size 11 to match size of target (10) File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/buffer_alloc_minmax_notopram.sv Line: 413
Warning (16788): Net "debug_in_connect[0][48]" does not have a driver at buffer_alloc_minmax_notopram.sv(413) File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/buffer_alloc_minmax_notopram.sv Line: 413
Info (22567): Verilog HDL info at gram_sdp.sv(110): extracting RAM for identifier 'ram' File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/gram_sdp.sv Line: 110
Warning (13469): Verilog HDL assignment warning at dcc_top.sv(5975): truncated value with size 9 to match size of target (3) File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/dcc_top.sv Line: 5975
Info (22567): Verilog HDL info at gram_sdp.sv(110): extracting RAM for identifier 'ram' File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/gram_sdp.sv Line: 110
Warning (13469): Verilog HDL assignment warning at dcc_tag_pipe_bypass_phase_1.sv(1555): truncated value with size 32 to match size of target (4) File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/dcc_tag_pipe_bypass_phase_1.sv Line: 1555
Warning (13469): Verilog HDL assignment warning at dcc_tag_pipe_bypass_phase_1.sv(1555): truncated value with size 5 to match size of target (1) File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/dcc_tag_pipe_bypass_phase_1.sv Line: 1555
Warning (13469): Verilog HDL assignment warning at dcc_tag_pipe_bypass_phase_1.sv(1555): truncated value with size 16 to match size of target (9) File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/dcc_tag_pipe_bypass_phase_1.sv Line: 1555
Warning (16788): Net "tmp_ptlite_m2sreq_out_NxtST[4]" does not have a driver at dcc_tag_pipe_bypass_phase_1.sv(1555) File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/dcc_tag_pipe_bypass_phase_1.sv Line: 1555
Warning (13469): Verilog HDL assignment warning at dcc_top.sv(5975): truncated value with size 9 to match size of target (3) File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/dcc_top.sv Line: 5975
Info (22567): Verilog HDL info at gram_sdp.sv(110): extracting RAM for identifier 'ram' File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/gram_sdp.sv Line: 110
Warning (16788): Net "dcc_status_In.pt_lite_m2sreq_error" does not have a driver at dcc_top.sv(5975) File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/dcc_top.sv Line: 5975
Info (22567): Verilog HDL info at gram_sdp.sv(110): extracting RAM for identifier 'ram' File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/gram_sdp.sv Line: 110
Warning (13469): Verilog HDL assignment warning at hcc_tag_pipe_bypass_phase_1.sv(1235): truncated value with size 32 to match size of target (4) File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/hcc_tag_pipe_bypass_phase_1.sv Line: 1235
Info (22567): Verilog HDL info at gram_sdp_be_variedbyte.sv(225): extracting RAM for identifier 'ram' File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/gram_sdp_be_variedbyte.sv Line: 225
Info (22567): Verilog HDL info at gram_sdp.sv(110): extracting RAM for identifier 'ram' File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/gram_sdp.sv Line: 110
Warning (16788): Net "debug_out_connect_hccCraqRam[48]" does not have a driver at ucc_top.sv(412) File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/ucc_top.sv Line: 412
Info (22567): Verilog HDL info at gram_sdp.sv(110): extracting RAM for identifier 'ram' File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/gram_sdp.sv Line: 110
Info (22567): Verilog HDL info at gram_sdp.sv(110): extracting RAM for identifier 'ram' File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/gram_sdp.sv Line: 110
Warning (24541): Verilog HDL warning at dfc_hostwait.sv(881): actual bit length 48 differs from formal bit length 49 for port "debug_in" File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/dfc_hostwait.sv Line: 881
Info (22567): Verilog HDL info at gram_sdp.sv(110): extracting RAM for identifier 'ram' File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/gram_sdp.sv Line: 110
Warning (24541): Verilog HDL warning at dfc_hostwait.sv(881): actual bit length 48 differs from formal bit length 49 for port "debug_in" File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/dfc_hostwait.sv Line: 881
Info (22567): Verilog HDL info at gram_sdp.sv(110): extracting RAM for identifier 'ram' File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/gram_sdp.sv Line: 110
Warning (24541): Verilog HDL warning at dfc_hostwait.sv(881): actual bit length 48 differs from formal bit length 49 for port "debug_in" File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/dfc_hostwait.sv Line: 881
Info (22567): Verilog HDL info at gram_sdp.sv(110): extracting RAM for identifier 'ram' File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/gram_sdp.sv Line: 110
Warning (24541): Verilog HDL warning at hdfc_top.sv(736): actual bit length 48 differs from formal bit length 49 for port "debug_in" File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/hdfc_top.sv Line: 736
Warning (13469): Verilog HDL assignment warning at hdfc_top.sv(736): truncated value with size 32 to match size of target (5) File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/hdfc_top.sv Line: 736
Warning (24541): Verilog HDL warning at hdfc_top.sv(736): actual bit length 48 differs from formal bit length 49 for port "debug_in" File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/hdfc_top.sv Line: 736
Info (22567): Verilog HDL info at gram_sdp_be.sv(109): extracting RAM for identifier 'ram' File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/gram_sdp_be.sv Line: 109
Info (22567): Verilog HDL info at gram_sdp_be.sv(109): extracting RAM for identifier 'ram' File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/gram_sdp_be.sv Line: 109
Warning (24541): Verilog HDL warning at ddfc_top.sv(1209): actual bit length 48 differs from formal bit length 49 for port "debug_in" File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/ddfc_top.sv Line: 1209
Warning (13469): Verilog HDL assignment warning at ddfc_top.sv(1209): truncated value with size 32 to match size of target (5) File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/ddfc_top.sv Line: 1209
Warning (13469): Verilog HDL assignment warning at ddfc_ctrl.sv(2066): truncated value with size 6 to match size of target (5) File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/ddfc_ctrl.sv Line: 2066
Info (22567): Verilog HDL info at gram_sdp.sv(110): extracting RAM for identifier 'ram' File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/gram_sdp.sv Line: 110
Warning (24541): Verilog HDL warning at ddfc_ctrl.sv(2066): actual bit length 48 differs from formal bit length 49 for port "debug_in" File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/ddfc_ctrl.sv Line: 2066
Warning (13469): Verilog HDL assignment warning at buffer_alloc_minmax_notopram.sv(413): truncated value with size 10 to match size of target (9) File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/buffer_alloc_minmax_notopram.sv Line: 413
Info (22567): Verilog HDL info at gram_sdp.sv(110): extracting RAM for identifier 'ram' File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/gram_sdp.sv Line: 110
Warning (16788): Net "debug_in_connect[0][48]" does not have a driver at buffer_alloc_minmax_notopram.sv(413) File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/buffer_alloc_minmax_notopram.sv Line: 413
Warning (24541): Verilog HDL warning at ddfc_ctrl.sv(2066): actual bit length 8 differs from formal bit length 9 for port "buffer_alloc_cnt" File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/ddfc_ctrl.sv Line: 2066
Info (22567): Verilog HDL info at gram_sdp.sv(110): extracting RAM for identifier 'ram' File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/gram_sdp.sv Line: 110
Warning (24541): Verilog HDL warning at ddfc_ctrl.sv(2066): actual bit length 8 differs from formal bit length 9 for port "buffer_alloc_cnt" File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/ddfc_ctrl.sv Line: 2066
Info (22567): Verilog HDL info at gram_sdp.sv(110): extracting RAM for identifier 'ram' File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/gram_sdp.sv Line: 110
Warning (24541): Verilog HDL warning at ddfc_top.sv(1209): actual bit length 48 differs from formal bit length 49 for port "debug_in" File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/ddfc_top.sv Line: 1209
Info (22567): Verilog HDL info at gram_sdp.sv(110): extracting RAM for identifier 'ram' File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/gram_sdp.sv Line: 110
Warning (24541): Verilog HDL warning at ddfc_dataflow.sv(676): actual bit length 48 differs from formal bit length 49 for port "debug_in" File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/ddfc_dataflow.sv Line: 676
Info (22567): Verilog HDL info at gram_sdp_be.sv(109): extracting RAM for identifier 'ram' File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/gram_sdp_be.sv Line: 109
Info (22567): Verilog HDL info at gram_sdp_be.sv(109): extracting RAM for identifier 'ram' File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/gram_sdp_be.sv Line: 109
Info (22567): Verilog HDL info at gram_sdp.sv(110): extracting RAM for identifier 'ram' File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/gram_sdp.sv Line: 110
Info (22567): Verilog HDL info at gram_sdp.sv(110): extracting RAM for identifier 'ram' File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/gram_sdp.sv Line: 110
Warning (24541): Verilog HDL warning at devmem_top.sv(1078): actual bit length 48 differs from formal bit length 49 for port "debug_in" File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/devmem_top.sv Line: 1078
Info (22567): Verilog HDL info at gram_sdp.sv(110): extracting RAM for identifier 'ram' File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/gram_sdp.sv Line: 110
Warning (24541): Verilog HDL warning at devmem_top.sv(1078): actual bit length 48 differs from formal bit length 49 for port "debug_in" File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/devmem_top.sv Line: 1078
Info (22567): Verilog HDL info at gram_sdp.sv(110): extracting RAM for identifier 'ram' File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/gram_sdp.sv Line: 110
Warning (24541): Verilog HDL warning at devmem_top.sv(1078): actual bit length 48 differs from formal bit length 49 for port "debug_in" File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/devmem_top.sv Line: 1078
Info (22567): Verilog HDL info at gram_sdp.sv(110): extracting RAM for identifier 'ram' File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/gram_sdp.sv Line: 110
Warning (24541): Verilog HDL warning at devmem_top.sv(1078): actual bit length 48 differs from formal bit length 49 for port "debug_in" File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/devmem_top.sv Line: 1078
Info (22567): Verilog HDL info at gram_sdp.sv(110): extracting RAM for identifier 'ram' File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/gram_sdp.sv Line: 110
Warning (24541): Verilog HDL warning at ddfc_top.sv(1209): actual bit length 48 differs from formal bit length 49 for port "debug_in" File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/ddfc_top.sv Line: 1209
Warning (13469): Verilog HDL assignment warning at buffer_alloc_minmax_notopram.sv(413): truncated value with size 32 to match size of target (6) File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/buffer_alloc_minmax_notopram.sv Line: 413
Info (22567): Verilog HDL info at gram_sdp.sv(110): extracting RAM for identifier 'ram' File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/gram_sdp.sv Line: 110
Warning (16788): Net "debug_in_connect[1][48]" does not have a driver at buffer_alloc_minmax_notopram.sv(413) File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/buffer_alloc_minmax_notopram.sv Line: 413
Info (22567): Verilog HDL info at gram_sdp.sv(110): extracting RAM for identifier 'ram' File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/gram_sdp.sv Line: 110
Info (22567): Verilog HDL info at gram_sdp.sv(110): extracting RAM for identifier 'ram' File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/gram_sdp.sv Line: 110
Warning (13469): Verilog HDL assignment warning at buffer_alloc_minmax_notopram.sv(413): truncated value with size 32 to match size of target (9) File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/buffer_alloc_minmax_notopram.sv Line: 413
Warning (16788): Net "debug_in_connect[1][48]" does not have a driver at buffer_alloc_minmax_notopram.sv(413) File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/buffer_alloc_minmax_notopram.sv Line: 413
Info (22567): Verilog HDL info at gram_sdp.sv(110): extracting RAM for identifier 'ram' File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/gram_sdp.sv Line: 110
Info (22567): Verilog HDL info at gram_sdp.sv(110): extracting RAM for identifier 'ram' File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/gram_sdp.sv Line: 110
Info (22567): Verilog HDL info at gram_sdp.sv(110): extracting RAM for identifier 'ram' File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/gram_sdp.sv Line: 110
Info (22567): Verilog HDL info at gram_sdp.sv(110): extracting RAM for identifier 'ram' File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/gram_sdp.sv Line: 110
Info (22567): Verilog HDL info at gram_sdp.sv(110): extracting RAM for identifier 'ram' File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/gram_sdp.sv Line: 110
Info (22567): Verilog HDL info at gram_sdp.sv(110): extracting RAM for identifier 'ram' File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/gram_sdp.sv Line: 110
Info (22567): Verilog HDL info at gram_sdp.sv(110): extracting RAM for identifier 'ram' File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/gram_sdp.sv Line: 110
Info (22567): Verilog HDL info at gram_sdp.sv(110): extracting RAM for identifier 'ram' File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/gram_sdp.sv Line: 110
Warning (13469): Verilog HDL assignment warning at bbs_fme_top.sv(2379): truncated value with size 9 to match size of target (7) File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/bbs_fme_top.sv Line: 2379
Warning (24541): Verilog HDL warning at bbs_fme_top.sv(2379): actual bit length 22 differs from formal bit length 32 for port "address" File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/bbs_fme_top.sv Line: 2379
Warning (13469): Verilog HDL assignment warning at axi2cci_shim.sv(703): truncated value with size 17 to match size of target (16) File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/axi2cci_shim.sv Line: 703
Info (22567): Verilog HDL info at gram_sdp.sv(110): extracting RAM for identifier 'ram' File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/gram_sdp.sv Line: 110
Warning (13469): Verilog HDL assignment warning at axi2cci_shim.sv(703): truncated value with size 16 to match size of target (12) File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/axi2cci_shim.sv Line: 703
Info (22567): Verilog HDL info at gram_sdp.sv(110): extracting RAM for identifier 'ram' File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/gram_sdp.sv Line: 110
Warning (13469): Verilog HDL assignment warning at axi2cci_shim.sv(703): truncated value with size 17 to match size of target (16) File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/axi2cci_shim.sv Line: 703
Warning (13469): Verilog HDL assignment warning at axi2cci_shim.sv(703): truncated value with size 16 to match size of target (12) File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/axi2cci_shim.sv Line: 703
Info (22567): Verilog HDL info at gram_sdp.sv(110): extracting RAM for identifier 'ram' File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/gram_sdp.sv Line: 110
Warning (16788): Net "debug_in_connect_bbs[0][48]" does not have a driver at bbs_top.sv(1294) File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/bbs_top.sv Line: 1294
Warning (24541): Verilog HDL warning at cxl_t2ip_sip.sv(2745): actual bit length 1 differs from formal bit length 2 for port "cam_bbs_extout6" File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_t2ip_sip.sv Line: 2745
Info (22567): Verilog HDL info at ccl_master_st_dc_fifo_1953_3qfelpa.v(166): extracting RAM for identifier 'mem' File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/avmm_ic/ip/avmm_ic/ccl_master/st_dc_fifo_1953/synth/ccl_master_st_dc_fifo_1953_3qfelpa.v Line: 166
Info (22567): Verilog HDL info at ccl_master_st_dc_fifo_1953_3qfelpa.v(166): extracting RAM for identifier 'mem' File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/avmm_ic/ip/avmm_ic/ccl_master/st_dc_fifo_1953/synth/ccl_master_st_dc_fifo_1953_3qfelpa.v Line: 166
Info (22567): Verilog HDL info at ccl_slave_st_dc_fifo_1953_3qfelpa.v(166): extracting RAM for identifier 'mem' File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/avmm_ic/ip/avmm_ic/ccl_slave/st_dc_fifo_1953/synth/ccl_slave_st_dc_fifo_1953_3qfelpa.v Line: 166
Info (22567): Verilog HDL info at ccl_slave_st_dc_fifo_1953_3qfelpa.v(166): extracting RAM for identifier 'mem' File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/avmm_ic/ip/avmm_ic/ccl_slave/st_dc_fifo_1953/synth/ccl_slave_st_dc_fifo_1953_3qfelpa.v Line: 166
Info (22567): Verilog HDL info at hip_recfg_slave_st_dc_fifo_1953_3qfelpa.v(166): extracting RAM for identifier 'mem' File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/avmm_ic/ip/avmm_ic/hip_recfg_slave/st_dc_fifo_1953/synth/hip_recfg_slave_st_dc_fifo_1953_3qfelpa.v Line: 166
Info (22567): Verilog HDL info at hip_recfg_slave_st_dc_fifo_1953_3qfelpa.v(166): extracting RAM for identifier 'mem' File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/avmm_ic/ip/avmm_ic/hip_recfg_slave/st_dc_fifo_1953/synth/hip_recfg_slave_st_dc_fifo_1953_3qfelpa.v Line: 166
Info (22567): Verilog HDL info at avmm_ic_altera_avalon_sc_fifo_1932_22gxxgi.v(127): extracting RAM for identifier 'infer_mem' File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/avmm_ic/avmm_ic/altera_avalon_sc_fifo_1932/synth/avmm_ic_altera_avalon_sc_fifo_1932_22gxxgi.v Line: 127
Info (22567): Verilog HDL info at avmm_ic_altera_avalon_sc_fifo_1932_22gxxgi.v(127): extracting RAM for identifier 'infer_mem' File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/avmm_ic/avmm_ic/altera_avalon_sc_fifo_1932/synth/avmm_ic_altera_avalon_sc_fifo_1932_22gxxgi.v Line: 127
Info (22567): Verilog HDL info at avmm_ic_altera_avalon_sc_fifo_1932_22gxxgi.v(126): extracting RAM for identifier 'mem' File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/avmm_ic/avmm_ic/altera_avalon_sc_fifo_1932/synth/avmm_ic_altera_avalon_sc_fifo_1932_22gxxgi.v Line: 126
Info (22567): Verilog HDL info at avmm_ic_altera_avalon_sc_fifo_1932_22gxxgi.v(127): extracting RAM for identifier 'infer_mem' File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/avmm_ic/avmm_ic/altera_avalon_sc_fifo_1932/synth/avmm_ic_altera_avalon_sc_fifo_1932_22gxxgi.v Line: 127
Info (22567): Verilog HDL info at avmm_ic_altera_avalon_sc_fifo_1932_22gxxgi.v(127): extracting RAM for identifier 'infer_mem' File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/avmm_ic/avmm_ic/altera_avalon_sc_fifo_1932/synth/avmm_ic_altera_avalon_sc_fifo_1932_22gxxgi.v Line: 127
Info (22567): Verilog HDL info at avmm_ic_altera_avalon_sc_fifo_1932_22gxxgi.v(126): extracting RAM for identifier 'mem' File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/avmm_ic/avmm_ic/altera_avalon_sc_fifo_1932/synth/avmm_ic_altera_avalon_sc_fifo_1932_22gxxgi.v Line: 126
Info (22567): Verilog HDL info at avmm_ic_altera_avalon_sc_fifo_1932_22gxxgi.v(127): extracting RAM for identifier 'infer_mem' File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/avmm_ic/avmm_ic/altera_avalon_sc_fifo_1932/synth/avmm_ic_altera_avalon_sc_fifo_1932_22gxxgi.v Line: 127
Info (22567): Verilog HDL info at avmm_ic_altera_avalon_sc_fifo_1932_22gxxgi.v(127): extracting RAM for identifier 'infer_mem' File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/avmm_ic/avmm_ic/altera_avalon_sc_fifo_1932/synth/avmm_ic_altera_avalon_sc_fifo_1932_22gxxgi.v Line: 127
Info (22567): Verilog HDL info at avmm_ic_altera_avalon_sc_fifo_1932_22gxxgi.v(126): extracting RAM for identifier 'mem' File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/avmm_ic/avmm_ic/altera_avalon_sc_fifo_1932/synth/avmm_ic_altera_avalon_sc_fifo_1932_22gxxgi.v Line: 126
Info (22567): Verilog HDL info at avmm_ic_altera_avalon_sc_fifo_1932_22gxxgi.v(127): extracting RAM for identifier 'infer_mem' File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/avmm_ic/avmm_ic/altera_avalon_sc_fifo_1932/synth/avmm_ic_altera_avalon_sc_fifo_1932_22gxxgi.v Line: 127
Info (22567): Verilog HDL info at avmm_ic_altera_avalon_sc_fifo_1932_22gxxgi.v(127): extracting RAM for identifier 'infer_mem' File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/avmm_ic/avmm_ic/altera_avalon_sc_fifo_1932/synth/avmm_ic_altera_avalon_sc_fifo_1932_22gxxgi.v Line: 127
Info (22567): Verilog HDL info at avmm_ic_altera_avalon_sc_fifo_1932_22gxxgi.v(126): extracting RAM for identifier 'mem' File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/avmm_ic/avmm_ic/altera_avalon_sc_fifo_1932/synth/avmm_ic_altera_avalon_sc_fifo_1932_22gxxgi.v Line: 126
Info (22567): Verilog HDL info at avmm_ic_altera_avalon_sc_fifo_1932_22gxxgi.v(127): extracting RAM for identifier 'infer_mem' File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/avmm_ic/avmm_ic/altera_avalon_sc_fifo_1932/synth/avmm_ic_altera_avalon_sc_fifo_1932_22gxxgi.v Line: 127
Info (22567): Verilog HDL info at avmm_ic_altera_merlin_width_adapter_1950_ssddhoi.sv(394): extracting RAM for identifier 'data_array' File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/avmm_ic/avmm_ic/altera_merlin_width_adapter_1950/synth/avmm_ic_altera_merlin_width_adapter_1950_ssddhoi.sv Line: 394
Info (22567): Verilog HDL info at avmm_ic_altera_merlin_width_adapter_1950_ssddhoi.sv(395): extracting RAM for identifier 'user_data_array' File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/avmm_ic/avmm_ic/altera_merlin_width_adapter_1950/synth/avmm_ic_altera_merlin_width_adapter_1950_ssddhoi.sv Line: 395
Info (22567): Verilog HDL info at avmm_ic_altera_merlin_width_adapter_1950_ssddhoi.sv(396): extracting RAM for identifier 'byteen_array' File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/avmm_ic/avmm_ic/altera_merlin_width_adapter_1950/synth/avmm_ic_altera_merlin_width_adapter_1950_ssddhoi.sv Line: 396
Info (22567): Verilog HDL info at avmm_ic_altera_merlin_width_adapter_1950_uam5dii.sv(378): extracting RAM for identifier 'datachk_array' File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/avmm_ic/avmm_ic/altera_merlin_width_adapter_1950/synth/avmm_ic_altera_merlin_width_adapter_1950_uam5dii.sv Line: 378
Info (22567): Verilog HDL info at avmm_ic_altera_merlin_width_adapter_1950_uam5dii.sv(394): extracting RAM for identifier 'data_array' File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/avmm_ic/avmm_ic/altera_merlin_width_adapter_1950/synth/avmm_ic_altera_merlin_width_adapter_1950_uam5dii.sv Line: 394
Info (22567): Verilog HDL info at avmm_ic_altera_merlin_width_adapter_1950_uam5dii.sv(395): extracting RAM for identifier 'user_data_array' File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/avmm_ic/avmm_ic/altera_merlin_width_adapter_1950/synth/avmm_ic_altera_merlin_width_adapter_1950_uam5dii.sv Line: 395
Info (22567): Verilog HDL info at avmm_ic_altera_merlin_width_adapter_1950_uam5dii.sv(396): extracting RAM for identifier 'byteen_array' File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/avmm_ic/avmm_ic/altera_merlin_width_adapter_1950/synth/avmm_ic_altera_merlin_width_adapter_1950_uam5dii.sv Line: 396
Info (22567): Verilog HDL info at avmm_ic_altera_merlin_width_adapter_1950_43i7ysa.sv(394): extracting RAM for identifier 'data_array' File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/avmm_ic/avmm_ic/altera_merlin_width_adapter_1950/synth/avmm_ic_altera_merlin_width_adapter_1950_43i7ysa.sv Line: 394
Info (22567): Verilog HDL info at avmm_ic_altera_merlin_width_adapter_1950_43i7ysa.sv(395): extracting RAM for identifier 'user_data_array' File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/avmm_ic/avmm_ic/altera_merlin_width_adapter_1950/synth/avmm_ic_altera_merlin_width_adapter_1950_43i7ysa.sv Line: 395
Info (22567): Verilog HDL info at avmm_ic_altera_merlin_width_adapter_1950_43i7ysa.sv(396): extracting RAM for identifier 'byteen_array' File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/avmm_ic/avmm_ic/altera_merlin_width_adapter_1950/synth/avmm_ic_altera_merlin_width_adapter_1950_43i7ysa.sv Line: 396
Info (22567): Verilog HDL info at avmm_ic_altera_merlin_width_adapter_1950_ksbifri.sv(378): extracting RAM for identifier 'datachk_array' File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/avmm_ic/avmm_ic/altera_merlin_width_adapter_1950/synth/avmm_ic_altera_merlin_width_adapter_1950_ksbifri.sv Line: 378
Info (22567): Verilog HDL info at avmm_ic_altera_merlin_width_adapter_1950_ksbifri.sv(394): extracting RAM for identifier 'data_array' File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/avmm_ic/avmm_ic/altera_merlin_width_adapter_1950/synth/avmm_ic_altera_merlin_width_adapter_1950_ksbifri.sv Line: 394
Info (22567): Verilog HDL info at avmm_ic_altera_merlin_width_adapter_1950_ksbifri.sv(395): extracting RAM for identifier 'user_data_array' File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/avmm_ic/avmm_ic/altera_merlin_width_adapter_1950/synth/avmm_ic_altera_merlin_width_adapter_1950_ksbifri.sv Line: 395
Info (22567): Verilog HDL info at avmm_ic_altera_merlin_width_adapter_1950_ksbifri.sv(396): extracting RAM for identifier 'byteen_array' File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/avmm_ic/avmm_ic/altera_merlin_width_adapter_1950/synth/avmm_ic_altera_merlin_width_adapter_1950_ksbifri.sv Line: 396
Info (22567): Verilog HDL info at avmm_ic_altera_merlin_width_adapter_1950_ssddhoi.sv(394): extracting RAM for identifier 'data_array' File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/avmm_ic/avmm_ic/altera_merlin_width_adapter_1950/synth/avmm_ic_altera_merlin_width_adapter_1950_ssddhoi.sv Line: 394
Info (22567): Verilog HDL info at avmm_ic_altera_merlin_width_adapter_1950_ssddhoi.sv(395): extracting RAM for identifier 'user_data_array' File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/avmm_ic/avmm_ic/altera_merlin_width_adapter_1950/synth/avmm_ic_altera_merlin_width_adapter_1950_ssddhoi.sv Line: 395
Info (22567): Verilog HDL info at avmm_ic_altera_merlin_width_adapter_1950_ssddhoi.sv(396): extracting RAM for identifier 'byteen_array' File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/avmm_ic/avmm_ic/altera_merlin_width_adapter_1950/synth/avmm_ic_altera_merlin_width_adapter_1950_ssddhoi.sv Line: 396
Info (22567): Verilog HDL info at avmm_ic_altera_merlin_width_adapter_1950_43i7ysa.sv(394): extracting RAM for identifier 'data_array' File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/avmm_ic/avmm_ic/altera_merlin_width_adapter_1950/synth/avmm_ic_altera_merlin_width_adapter_1950_43i7ysa.sv Line: 394
Info (22567): Verilog HDL info at avmm_ic_altera_merlin_width_adapter_1950_43i7ysa.sv(395): extracting RAM for identifier 'user_data_array' File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/avmm_ic/avmm_ic/altera_merlin_width_adapter_1950/synth/avmm_ic_altera_merlin_width_adapter_1950_43i7ysa.sv Line: 395
Info (22567): Verilog HDL info at avmm_ic_altera_merlin_width_adapter_1950_43i7ysa.sv(396): extracting RAM for identifier 'byteen_array' File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/avmm_ic/avmm_ic/altera_merlin_width_adapter_1950/synth/avmm_ic_altera_merlin_width_adapter_1950_43i7ysa.sv Line: 396
Info (22567): Verilog HDL info at avmm_ic_altera_merlin_width_adapter_1950_gbpug3i.sv(378): extracting RAM for identifier 'datachk_array' File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/avmm_ic/avmm_ic/altera_merlin_width_adapter_1950/synth/avmm_ic_altera_merlin_width_adapter_1950_gbpug3i.sv Line: 378
Info (22567): Verilog HDL info at avmm_ic_altera_merlin_width_adapter_1950_gbpug3i.sv(394): extracting RAM for identifier 'data_array' File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/avmm_ic/avmm_ic/altera_merlin_width_adapter_1950/synth/avmm_ic_altera_merlin_width_adapter_1950_gbpug3i.sv Line: 394
Info (22567): Verilog HDL info at avmm_ic_altera_merlin_width_adapter_1950_gbpug3i.sv(395): extracting RAM for identifier 'user_data_array' File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/avmm_ic/avmm_ic/altera_merlin_width_adapter_1950/synth/avmm_ic_altera_merlin_width_adapter_1950_gbpug3i.sv Line: 395
Info (22567): Verilog HDL info at avmm_ic_altera_merlin_width_adapter_1950_gbpug3i.sv(396): extracting RAM for identifier 'byteen_array' File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/avmm_ic/avmm_ic/altera_merlin_width_adapter_1950/synth/avmm_ic_altera_merlin_width_adapter_1950_gbpug3i.sv Line: 396
Info (22567): Verilog HDL info at avmm_ic_altera_merlin_width_adapter_1950_m3lulhi.sv(378): extracting RAM for identifier 'datachk_array' File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/avmm_ic/avmm_ic/altera_merlin_width_adapter_1950/synth/avmm_ic_altera_merlin_width_adapter_1950_m3lulhi.sv Line: 378
Info (22567): Verilog HDL info at avmm_ic_altera_merlin_width_adapter_1950_m3lulhi.sv(394): extracting RAM for identifier 'data_array' File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/avmm_ic/avmm_ic/altera_merlin_width_adapter_1950/synth/avmm_ic_altera_merlin_width_adapter_1950_m3lulhi.sv Line: 394
Info (22567): Verilog HDL info at avmm_ic_altera_merlin_width_adapter_1950_m3lulhi.sv(395): extracting RAM for identifier 'user_data_array' File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/avmm_ic/avmm_ic/altera_merlin_width_adapter_1950/synth/avmm_ic_altera_merlin_width_adapter_1950_m3lulhi.sv Line: 395
Info (22567): Verilog HDL info at avmm_ic_altera_merlin_width_adapter_1950_m3lulhi.sv(396): extracting RAM for identifier 'byteen_array' File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/avmm_ic/avmm_ic/altera_merlin_width_adapter_1950/synth/avmm_ic_altera_merlin_width_adapter_1950_m3lulhi.sv Line: 396
Warning (24541): Verilog HDL warning at cxl_io_cfg.sv(3272): actual bit length 32 differs from formal bit length 24 for port "hip_recfg_slave_m0_address" File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_cfg.sv Line: 3272
Warning (24541): Verilog HDL warning at cxl_io_cfg.sv(3272): actual bit length 21 differs from formal bit length 32 for port "rtile_address" File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_cfg.sv Line: 3272
Warning (13469): Verilog HDL assignment warning at cxl_io_credit_steal.sv(1515): truncated value with size 32 to match size of target (2) File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_credit_steal.sv Line: 1515
Warning (13469): Verilog HDL assignment warning at cxl_io_credit_add.sv(319): truncated value with size 32 to match size of target (2) File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_credit_add.sv Line: 319
Warning (13469): Verilog HDL assignment warning at cxl_io_credit_add.sv(319): truncated value with size 32 to match size of target (4) File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_credit_add.sv Line: 319
Warning (19651): Verilog HDL warning at cxl_io_straps.sv(377): latch inferred for net LP_legacy_endpt File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_straps.sv Line: 377
Warning (13469): Verilog HDL assignment warning at cxl_io_pdecode.sv(13895): truncated value with size 8 to match size of target (1) File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_pdecode.sv Line: 13895
Warning (13469): Verilog HDL assignment warning at cxl_io_gtiqc.sv(628): truncated value with size 32 to match size of target (7) File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_gtiqc.sv Line: 628
Info (22567): Verilog HDL info at dpram_inf.sv(140): extracting RAM for identifier 'ram' File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/dpram_inf.sv Line: 140
Info (22567): Verilog HDL info at dpram_inf.sv(140): extracting RAM for identifier 'ram' File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/dpram_inf.sv Line: 140
Warning (13469): Verilog HDL assignment warning at cxl_io_gtoqc.v(500): truncated value with size 10 to match size of target (8) File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_gtoqc.v Line: 500
Warning (13469): Verilog HDL assignment warning at ccl_mirror_avmm_master.sv(1465): truncated value with size 5 to match size of target (4) File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/ccl_mirror_avmm_master.sv Line: 1465
Warning (13469): Verilog HDL assignment warning at cxl_io_rx_core_fifos.sv(2392): truncated value with size 32 to match size of target (3) File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_rx_core_fifos.sv Line: 2392
Warning (16788): Net "core_pld_if[0].rx_st_passthrough_s0_o" does not have a driver at cxl_io_rx_hdr_data_fifos.sv(3372) File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_rx_hdr_data_fifos.sv Line: 3372
Warning (13469): Verilog HDL assignment warning at cxl_io_tx_core_fifos.sv(1305): truncated value with size 8 to match size of target (4) File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_tx_core_fifos.sv Line: 1305
Warning (16788): Net "opcode_in_prg[7]" does not have a driver at custom_sb_top.sv(736) File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/custom_sb_top.sv Line: 736
Warning (13469): Verilog HDL assignment warning at cxl_io_top.sv(2391): truncated value with size 6 to match size of target (1) File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_top.sv Line: 2391
Warning (16788): Net "p0_pld_if.rx_st_passthrough_s0_o" does not have a driver at cxl_io_top.sv(2391) File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_io_top.sv Line: 2391
Warning (16788): Net "side_ism_fabric[2]" does not have a driver at cxl_t2ip_sip.sv(2745) File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_t2ip_sip.sv Line: 2745
Warning (24541): Verilog HDL warning at cxl_type2_cxlip_top.sv(9658): actual bit length 1 differs from formal bit length 2 for port "usr_tx_st_0_pvalid" File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_type2_cxlip_top.sv Line: 9658
Info (19337): VHDL info at altera_config_clock_source_endpoint.vhd(120): executing entity "altera_config_clock_source_endpoint" with architecture "rtl" File: c:/intelfpga_pro/24.3/quartus/libraries/megafunctions/altera_config_clock_source_endpoint.vhd Line: 120
Info (19337): VHDL info at altera_fabric_endpoint.vhd(126): executing entity "altera_fabric_endpoint(send_width=0,receive_width=1,settings="{fabric config_clock dir agent psig b4c631e1}")(1,45)" with architecture "rtl" File: c:/intelfpga_pro/24.3/quartus/libraries/megafunctions/altera_fabric_endpoint.vhd Line: 126
Info (22567): Verilog HDL info at rnr_cxl_fifo.sv(354): extracting RAM for identifier 'fifo_complex' File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_2331/synth/soft_wrapper/rnr_cxl_fifo.sv Line: 354
Info (22567): Verilog HDL info at rnr_cxl_fifo.sv(354): extracting RAM for identifier 'fifo_out_reg' File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_2331/synth/soft_wrapper/rnr_cxl_fifo.sv Line: 354
Info (22567): Verilog HDL info at rnr_cxl_fifo.sv(354): extracting RAM for identifier 'fifo_complex' File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_2331/synth/soft_wrapper/rnr_cxl_fifo.sv Line: 354
Info (22567): Verilog HDL info at rnr_cxl_fifo.sv(354): extracting RAM for identifier 'fifo_out_reg' File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_2331/synth/soft_wrapper/rnr_cxl_fifo.sv Line: 354
Info (22567): Verilog HDL info at rnr_cxl_fifo.sv(354): extracting RAM for identifier 'fifo_complex' File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_2331/synth/soft_wrapper/rnr_cxl_fifo.sv Line: 354
Info (22567): Verilog HDL info at rnr_cxl_fifo.sv(354): extracting RAM for identifier 'fifo_out_reg' File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_2331/synth/soft_wrapper/rnr_cxl_fifo.sv Line: 354
Info (22567): Verilog HDL info at rnr_cxl_fifo.sv(354): extracting RAM for identifier 'fifo_complex' File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_2331/synth/soft_wrapper/rnr_cxl_fifo.sv Line: 354
Info (22567): Verilog HDL info at rnr_cxl_fifo.sv(354): extracting RAM for identifier 'fifo_out_reg' File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_2331/synth/soft_wrapper/rnr_cxl_fifo.sv Line: 354
Info (22567): Verilog HDL info at rnr_cxl_fifo.sv(354): extracting RAM for identifier 'fifo_complex' File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_2331/synth/soft_wrapper/rnr_cxl_fifo.sv Line: 354
Info (22567): Verilog HDL info at rnr_cxl_fifo.sv(354): extracting RAM for identifier 'fifo_out_reg' File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_2331/synth/soft_wrapper/rnr_cxl_fifo.sv Line: 354
Info (22567): Verilog HDL info at rnr_simple_fifo.sv(260): extracting RAM for identifier 'data_fifo' File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_2331/synth/common/rtl/rnr_simple_fifo.sv Line: 260
Info (22567): Verilog HDL info at rnr_simple_fifo.sv(260): extracting RAM for identifier 'data_fifo_mlab' File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_2331/synth/common/rtl/rnr_simple_fifo.sv Line: 260
Info (22567): Verilog HDL info at rnr_simple_fifo.sv(260): extracting RAM for identifier 'data_fifo' File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_2331/synth/common/rtl/rnr_simple_fifo.sv Line: 260
Info (22567): Verilog HDL info at rnr_simple_fifo.sv(260): extracting RAM for identifier 'data_fifo_mlab' File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_2331/synth/common/rtl/rnr_simple_fifo.sv Line: 260
Info (22567): Verilog HDL info at rnr_simple_fifo.sv(260): extracting RAM for identifier 'data_fifo' File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_2331/synth/common/rtl/rnr_simple_fifo.sv Line: 260
Info (22567): Verilog HDL info at rnr_simple_fifo.sv(260): extracting RAM for identifier 'data_fifo_mlab' File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_2331/synth/common/rtl/rnr_simple_fifo.sv Line: 260
Info (22567): Verilog HDL info at rnr_simple_fifo.sv(260): extracting RAM for identifier 'data_fifo' File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_2331/synth/common/rtl/rnr_simple_fifo.sv Line: 260
Info (22567): Verilog HDL info at rnr_simple_fifo.sv(260): extracting RAM for identifier 'data_fifo_mlab' File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_2331/synth/common/rtl/rnr_simple_fifo.sv Line: 260
Info (22567): Verilog HDL info at rnr_simple_fifo.sv(260): extracting RAM for identifier 'data_fifo' File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_2331/synth/common/rtl/rnr_simple_fifo.sv Line: 260
Info (22567): Verilog HDL info at rnr_simple_fifo.sv(260): extracting RAM for identifier 'data_fifo_mlab' File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_2331/synth/common/rtl/rnr_simple_fifo.sv Line: 260
Info (22567): Verilog HDL info at rnr_simple_fifo.sv(260): extracting RAM for identifier 'data_fifo' File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_2331/synth/common/rtl/rnr_simple_fifo.sv Line: 260
Info (22567): Verilog HDL info at rnr_simple_fifo.sv(260): extracting RAM for identifier 'data_fifo_mlab' File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_2331/synth/common/rtl/rnr_simple_fifo.sv Line: 260
Info (22567): Verilog HDL info at rnr_simple_fifo.sv(260): extracting RAM for identifier 'data_fifo' File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_2331/synth/common/rtl/rnr_simple_fifo.sv Line: 260
Info (22567): Verilog HDL info at rnr_simple_fifo.sv(260): extracting RAM for identifier 'data_fifo_mlab' File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_2331/synth/common/rtl/rnr_simple_fifo.sv Line: 260
Info (22567): Verilog HDL info at rnr_simple_fifo.sv(260): extracting RAM for identifier 'data_fifo' File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_2331/synth/common/rtl/rnr_simple_fifo.sv Line: 260
Info (22567): Verilog HDL info at rnr_simple_fifo.sv(260): extracting RAM for identifier 'data_fifo_mlab' File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_2331/synth/common/rtl/rnr_simple_fifo.sv Line: 260
Warning (13469): Verilog HDL assignment warning at rnr_csbcasyncfifo_egr.sv(667): truncated value with size 3 to match size of target (2) File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_2331/synth/common/rtl/csb_adaptor/rnr_csbcasyncfifo_egr.sv Line: 667
Warning (24541): Verilog HDL warning at intel_rtile_csb2pcicfg.sv(281): actual bit length 2 differs from formal bit length 3 for port "msg_dwcnt" File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_2331/synth/common/rtl/csb_adaptor/intel_rtile_csb2pcicfg.sv Line: 281
Warning (24541): Verilog HDL warning at cxl_type2_cxlip_top.sv(9658): actual bit length 1 differs from formal bit length 3 for port "p0_tx_st_hcrd_ch_o" File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_type2_cxlip_top.sv Line: 9658
Warning (16788): Net "D2H_Data1_CrdRtn[0]" does not have a driver at cxl_type2_cxlip_top.sv(9658) File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxl_type2_cxlip_top.sv Line: 9658
Warning (16788): Net "axi_aw.awatop[5]" does not have a driver at cafu_mem_target.sv(80) File: C:/Users/11755/Downloads/PAC_claude/Intel/hardware_test_design/common/cafu_csr0/cafu_mem_target.sv Line: 80
Warning (13469): Verilog HDL assignment warning at cafu_devreg_mailbox.sv(437): truncated value with size 9 to match size of target (8) File: C:/Users/11755/Downloads/PAC_claude/Intel/hardware_test_design/common/cafu_csr0/cafu_devreg_mailbox.sv Line: 437
Warning (13469): Verilog HDL assignment warning at cafu_devreg_mailbox.sv(438): truncated value with size 9 to match size of target (8) File: C:/Users/11755/Downloads/PAC_claude/Intel/hardware_test_design/common/cafu_csr0/cafu_devreg_mailbox.sv Line: 438
Warning (13469): Verilog HDL assignment warning at cafu_devreg_mailbox.sv(459): truncated value with size 9 to match size of target (8) File: C:/Users/11755/Downloads/PAC_claude/Intel/hardware_test_design/common/cafu_csr0/cafu_devreg_mailbox.sv Line: 459
Warning (13469): Verilog HDL assignment warning at cafu_devreg_mailbox.sv(614): truncated value with size 9 to match size of target (8) File: C:/Users/11755/Downloads/PAC_claude/Intel/hardware_test_design/common/cafu_csr0/cafu_devreg_mailbox.sv Line: 614
Warning (13469): Verilog HDL assignment warning at cafu_devreg_mailbox.sv(649): truncated value with size 9 to match size of target (8) File: C:/Users/11755/Downloads/PAC_claude/Intel/hardware_test_design/common/cafu_csr0/cafu_devreg_mailbox.sv Line: 649
Warning (13469): Verilog HDL assignment warning at cafu_devreg_mailbox.sv(992): truncated value with size 3 to match size of target (2) File: C:/Users/11755/Downloads/PAC_claude/Intel/hardware_test_design/common/cafu_csr0/cafu_devreg_mailbox.sv Line: 992
Warning (13469): Verilog HDL assignment warning at cafu_devreg_mailbox.sv(993): truncated value with size 6 to match size of target (5) File: C:/Users/11755/Downloads/PAC_claude/Intel/hardware_test_design/common/cafu_csr0/cafu_devreg_mailbox.sv Line: 993
Warning (13469): Verilog HDL assignment warning at cafu_devreg_mailbox.sv(1023): truncated value with size 6 to match size of target (5) File: C:/Users/11755/Downloads/PAC_claude/Intel/hardware_test_design/common/cafu_csr0/cafu_devreg_mailbox.sv Line: 1023
Warning (13469): Verilog HDL assignment warning at cafu_devreg_mailbox_elog.sv(114): truncated value with size 5 to match size of target (4) File: C:/Users/11755/Downloads/PAC_claude/Intel/hardware_test_design/common/cafu_csr0/cafu_devreg_mailbox_elog.sv Line: 114
Warning (13469): Verilog HDL assignment warning at cafu_devreg_mailbox_elog.sv(138): truncated value with size 5 to match size of target (4) File: C:/Users/11755/Downloads/PAC_claude/Intel/hardware_test_design/common/cafu_csr0/cafu_devreg_mailbox_elog.sv Line: 138
Warning (13469): Verilog HDL assignment warning at cafu_devreg_mailbox_elog.sv(180): truncated value with size 17 to match size of target (16) File: C:/Users/11755/Downloads/PAC_claude/Intel/hardware_test_design/common/cafu_csr0/cafu_devreg_mailbox_elog.sv Line: 180
Warning (13469): Verilog HDL assignment warning at cafu_devreg_mailbox_elog.sv(232): truncated value with size 6 to match size of target (5) File: C:/Users/11755/Downloads/PAC_claude/Intel/hardware_test_design/common/cafu_csr0/cafu_devreg_mailbox_elog.sv Line: 232
Warning (13469): Verilog HDL assignment warning at cafu_devreg_mailbox_elog.sv(268): truncated value with size 9 to match size of target (8) File: C:/Users/11755/Downloads/PAC_claude/Intel/hardware_test_design/common/cafu_csr0/cafu_devreg_mailbox_elog.sv Line: 268
Info (22567): Verilog HDL info at cafu_ram_1r1w.sv(54): extracting RAM for identifier 'ram' File: C:/Users/11755/Downloads/PAC_claude/Intel/hardware_test_design/common/cafu_csr0/cafu_ram_1r1w.sv Line: 54
Warning (24541): Verilog HDL warning at cafu_devreg_mailbox_elog.sv(318): actual bit length 8 differs from formal bit length 4 for port "raddr" File: C:/Users/11755/Downloads/PAC_claude/Intel/hardware_test_design/common/cafu_csr0/cafu_devreg_mailbox_elog.sv Line: 318
Warning (13469): Verilog HDL assignment warning at cafu_csr_doe.sv(496): truncated value with size 64 to match size of target (32) File: C:/Users/11755/Downloads/PAC_claude/Intel/hardware_test_design/common/cafu_csr0/cafu_csr_doe.sv Line: 496
Warning (13469): Verilog HDL assignment warning at mwae_top.sv(303): truncated value with size 3 to match size of target (1) File: C:/Users/11755/Downloads/PAC_claude/Intel/hardware_test_design/common/cafu_csr0/mwae_top.sv Line: 303
Warning (13469): Verilog HDL assignment warning at mwae_top.sv(539): truncated value with size 5 to match size of target (4) File: C:/Users/11755/Downloads/PAC_claude/Intel/hardware_test_design/common/cafu_csr0/mwae_top.sv Line: 539
Warning (13469): Verilog HDL assignment warning at mwae_debug_logs.sv(440): truncated value with size 64 to match size of target (52) File: C:/Users/11755/Downloads/PAC_claude/Intel/hardware_test_design/common/cafu_csr0/mwae_debug_logs.sv Line: 440
Warning (13469): Verilog HDL assignment warning at alg_1a_top_level_fsm_sc_only.sv(182): truncated value with size 11 to match size of target (10) File: C:/Users/11755/Downloads/PAC_claude/Intel/hardware_test_design/common/cafu_csr0/alg_1a_top_level_fsm_sc_only.sv Line: 182
Warning (13469): Verilog HDL assignment warning at alg_1a_top_level_fsm_sc_only.sv(191): truncated value with size 21 to match size of target (20) File: C:/Users/11755/Downloads/PAC_claude/Intel/hardware_test_design/common/cafu_csr0/alg_1a_top_level_fsm_sc_only.sv Line: 191
Warning (13469): Verilog HDL assignment warning at alg1a_execute_gen_write_reqs.sv(249): truncated value with size 10 to match size of target (9) File: C:/Users/11755/Downloads/PAC_claude/Intel/hardware_test_design/common/cafu_csr0/alg1a_execute_gen_write_reqs.sv Line: 249
Info (22567): Verilog HDL info at fifo_sync_1.sv(53): extracting RAM for identifier 'fifo_ram' File: C:/Users/11755/Downloads/PAC_claude/Intel/hardware_test_design/common/cafu_csr0/fifo_sync_1.sv Line: 53
Warning (13469): Verilog HDL assignment warning at fifo_sync_1.sv(81): truncated value with size 5 to match size of target (4) File: C:/Users/11755/Downloads/PAC_claude/Intel/hardware_test_design/common/cafu_csr0/fifo_sync_1.sv Line: 81
Warning (13469): Verilog HDL assignment warning at fifo_sync_1.sv(85): truncated value with size 32 to match size of target (4) File: C:/Users/11755/Downloads/PAC_claude/Intel/hardware_test_design/common/cafu_csr0/fifo_sync_1.sv Line: 85
Warning (13469): Verilog HDL assignment warning at fifo_sync_1.sv(123): truncated value with size 5 to match size of target (4) File: C:/Users/11755/Downloads/PAC_claude/Intel/hardware_test_design/common/cafu_csr0/fifo_sync_1.sv Line: 123
Warning (13469): Verilog HDL assignment warning at fifo_sync_1.sv(137): truncated value with size 5 to match size of target (4) File: C:/Users/11755/Downloads/PAC_claude/Intel/hardware_test_design/common/cafu_csr0/fifo_sync_1.sv Line: 137
Warning (13469): Verilog HDL assignment warning at alg1a_verify_sc_gen_read_reqs.sv(203): truncated value with size 10 to match size of target (9) File: C:/Users/11755/Downloads/PAC_claude/Intel/hardware_test_design/common/cafu_csr0/alg1a_verify_sc_gen_read_reqs.sv Line: 203
Info (22567): Verilog HDL info at fifo_sync_1.sv(53): extracting RAM for identifier 'fifo_ram' File: C:/Users/11755/Downloads/PAC_claude/Intel/hardware_test_design/common/cafu_csr0/fifo_sync_1.sv Line: 53
Warning (13469): Verilog HDL assignment warning at fifo_sync_1.sv(81): truncated value with size 5 to match size of target (4) File: C:/Users/11755/Downloads/PAC_claude/Intel/hardware_test_design/common/cafu_csr0/fifo_sync_1.sv Line: 81
Warning (13469): Verilog HDL assignment warning at fifo_sync_1.sv(85): truncated value with size 32 to match size of target (4) File: C:/Users/11755/Downloads/PAC_claude/Intel/hardware_test_design/common/cafu_csr0/fifo_sync_1.sv Line: 85
Warning (13469): Verilog HDL assignment warning at fifo_sync_1.sv(123): truncated value with size 5 to match size of target (4) File: C:/Users/11755/Downloads/PAC_claude/Intel/hardware_test_design/common/cafu_csr0/fifo_sync_1.sv Line: 123
Warning (13469): Verilog HDL assignment warning at fifo_sync_1.sv(137): truncated value with size 5 to match size of target (4) File: C:/Users/11755/Downloads/PAC_claude/Intel/hardware_test_design/common/cafu_csr0/fifo_sync_1.sv Line: 137
Warning (13469): Verilog HDL assignment warning at alg1a_verify_sc_read_resps.sv(197): truncated value with size 10 to match size of target (9) File: C:/Users/11755/Downloads/PAC_claude/Intel/hardware_test_design/common/cafu_csr0/alg1a_verify_sc_read_resps.sv Line: 197
Warning (13469): Verilog HDL assignment warning at verify_sc_extract_error_pattern.sv(125): truncated value with size 64 to match size of target (32) File: C:/Users/11755/Downloads/PAC_claude/Intel/hardware_test_design/common/cafu_csr0/verify_sc_extract_error_pattern.sv Line: 125
Warning (13469): Verilog HDL assignment warning at alg_1a_calc_error_address.sv(157): truncated value with size 10 to match size of target (9) File: C:/Users/11755/Downloads/PAC_claude/Intel/hardware_test_design/common/cafu_csr0/alg_1a_calc_error_address.sv Line: 157
Warning (13469): Verilog HDL assignment warning at alg1a_verify_sc_read_resps.sv(632): truncated value with size 10 to match size of target (9) File: C:/Users/11755/Downloads/PAC_claude/Intel/hardware_test_design/common/cafu_csr0/alg1a_verify_sc_read_resps.sv Line: 632
Warning (13469): Verilog HDL assignment warning at cafu_csr0_wrapper.sv(843): truncated value with size 33 to match size of target (32) File: C:/Users/11755/Downloads/PAC_claude/Intel/hardware_test_design/common/cafu_csr0/cafu_csr0_wrapper.sv Line: 843
Warning (13469): Verilog HDL assignment warning at cafu_csr0_wrapper.sv(844): truncated value with size 33 to match size of target (32) File: C:/Users/11755/Downloads/PAC_claude/Intel/hardware_test_design/common/cafu_csr0/cafu_csr0_wrapper.sv Line: 844
Warning (13469): Verilog HDL assignment warning at cafu_csr0_wrapper.sv(845): truncated value with size 33 to match size of target (32) File: C:/Users/11755/Downloads/PAC_claude/Intel/hardware_test_design/common/cafu_csr0/cafu_csr0_wrapper.sv Line: 845
Info (22567): Verilog HDL info at cafu_ram_1r1w_be.sv(58): extracting RAM for identifier 'ram' File: C:/Users/11755/Downloads/PAC_claude/Intel/hardware_test_design/common/cafu_csr0/cafu_ram_1r1w_be.sv Line: 58
Warning (13469): Verilog HDL assignment warning at cafu_csr0_wrapper.sv(988): truncated value with size 32 to match size of target (1) File: C:/Users/11755/Downloads/PAC_claude/Intel/hardware_test_design/common/cafu_csr0/cafu_csr0_wrapper.sv Line: 988
Warning (13469): Verilog HDL assignment warning at cafu_csr0_wrapper.sv(989): truncated value with size 32 to match size of target (1) File: C:/Users/11755/Downloads/PAC_claude/Intel/hardware_test_design/common/cafu_csr0/cafu_csr0_wrapper.sv Line: 989
Warning (24541): Verilog HDL warning at cafu_csr0_wrapper.sv(1083): actual bit length 32 differs from formal bit length 4 for port "new_CXL_DEV_CAP_EVENT_STATUS" File: C:/Users/11755/Downloads/PAC_claude/Intel/hardware_test_design/common/cafu_csr0/cafu_csr0_wrapper.sv Line: 1083
Warning (24541): Verilog HDL warning at cafu_csr0_avmm_wrapper.sv(383): actual bit length 28 differs from formal bit length 32 for port "cafu_csr0_conf_base_addr_low" File: C:/Users/11755/Downloads/PAC_claude/Intel/hardware_test_design/common/cafu_csr0/cafu_csr0_avmm_wrapper.sv Line: 383
Warning (13469): Verilog HDL assignment warning at avst4to1_ss_rx_core_fifos.sv(1495): truncated value with size 32 to match size of target (3) File: C:/Users/11755/Downloads/PAC_claude/Intel/hardware_test_design/common/avst4to1_rx/avst4to1_ss_rx_core_fifos.sv Line: 1495
Warning (13469): Verilog HDL assignment warning at avst4to1_ss_rx_core_fifos.sv(1545): truncated value with size 32 to match size of target (3) File: C:/Users/11755/Downloads/PAC_claude/Intel/hardware_test_design/common/avst4to1_rx/avst4to1_ss_rx_core_fifos.sv Line: 1545
Warning (13469): Verilog HDL assignment warning at avst4to1_ss_rx_core_fifos.sv(1598): truncated value with size 32 to match size of target (3) File: C:/Users/11755/Downloads/PAC_claude/Intel/hardware_test_design/common/avst4to1_rx/avst4to1_ss_rx_core_fifos.sv Line: 1598
Warning (13469): Verilog HDL assignment warning at avst4to1_ss_rx_core_fifos.sv(1643): truncated value with size 32 to match size of target (3) File: C:/Users/11755/Downloads/PAC_claude/Intel/hardware_test_design/common/avst4to1_rx/avst4to1_ss_rx_core_fifos.sv Line: 1643
Warning (13469): Verilog HDL assignment warning at avst4to1_ss_rx_core_fifos.sv(3352): truncated value with size 16 to match size of target (8) File: C:/Users/11755/Downloads/PAC_claude/Intel/hardware_test_design/common/avst4to1_rx/avst4to1_ss_rx_core_fifos.sv Line: 3352
Warning (13469): Verilog HDL assignment warning at avst4to1_ss_rx_core_fifos.sv(3355): truncated value with size 16 to match size of target (8) File: C:/Users/11755/Downloads/PAC_claude/Intel/hardware_test_design/common/avst4to1_rx/avst4to1_ss_rx_core_fifos.sv Line: 3355
Warning (13469): Verilog HDL assignment warning at intel_cxl_pf_checker.sv(275): truncated value with size 512 to match size of target (256) File: C:/Users/11755/Downloads/PAC_claude/Intel/hardware_test_design/common/cxl_pio/intel_cxl_pf_checker.sv Line: 275
Warning (13469): Verilog HDL assignment warning at intel_cxl_pf_checker.sv(299): truncated value with size 512 to match size of target (256) File: C:/Users/11755/Downloads/PAC_claude/Intel/hardware_test_design/common/cxl_pio/intel_cxl_pf_checker.sv Line: 299
Warning (24541): Verilog HDL warning at ed_top_wrapper_typ2.sv(1789): actual bit length 256 differs from formal bit length 1024 for port "default_config_rx_payload_i" File: C:/Users/11755/Downloads/PAC_claude/Intel/hardware_test_design/ed_top_wrapper_typ2.sv Line: 1789
Warning (24541): Verilog HDL warning at ed_top_wrapper_typ2.sv(1798): actual bit length 256 differs from formal bit length 1024 for port "default_config_txc_payload" File: C:/Users/11755/Downloads/PAC_claude/Intel/hardware_test_design/ed_top_wrapper_typ2.sv Line: 1798
Warning (13469): Verilog HDL assignment warning at intel_cxl_aer.sv(127): truncated value with size 160 to match size of target (140) File: C:/Users/11755/Downloads/PAC_claude/Intel/hardware_test_design/common/cxl_pio/intel_cxl_aer.sv Line: 127
Warning (13469): Verilog HDL assignment warning at intel_cxl_aer.sv(159): truncated value with size 129 to match size of target (128) File: C:/Users/11755/Downloads/PAC_claude/Intel/hardware_test_design/common/cxl_pio/intel_cxl_aer.sv Line: 159
Warning (24541): Verilog HDL warning at intel_cxl_pio_ed_top.sv(156): actual bit length 512 differs from formal bit length 1024 for port "bam_rx_payload_i" File: C:/Users/11755/Downloads/PAC_claude/Intel/hardware_test_design/common/cxl_pio/intel_cxl_pio_ed_top.sv Line: 156
Warning (24541): Verilog HDL warning at intel_cxl_pio_ed_top.sv(157): actual bit length 3 differs from formal bit length 2 for port "bam_rx_pfnum_i" File: C:/Users/11755/Downloads/PAC_claude/Intel/hardware_test_design/common/cxl_pio/intel_cxl_pio_ed_top.sv Line: 157
Warning (24541): Verilog HDL warning at intel_cxl_pio_ed_top.sv(165): actual bit length 256 differs from formal bit length 1024 for port "bam_txc_payload_o" File: C:/Users/11755/Downloads/PAC_claude/Intel/hardware_test_design/common/cxl_pio/intel_cxl_pio_ed_top.sv Line: 165
Info (22567): Verilog HDL info at pcie_ed_altera_avalon_sc_fifo_1931_vhmcgqy.v(139): extracting RAM for identifier 'infer_mem' File: C:/Users/11755/Downloads/PAC_claude/Intel/hardware_test_design/common/cxl_pio/pcie_ed_altera_avalon_sc_fifo_1931_vhmcgqy.v Line: 139
Warning (24541): Verilog HDL warning at ed_top_wrapper_typ2.sv(1850): actual bit length 256 differs from formal bit length 512 for port "pio_rx_payload" File: C:/Users/11755/Downloads/PAC_claude/Intel/hardware_test_design/ed_top_wrapper_typ2.sv Line: 1850
Warning (13469): Verilog HDL assignment warning at axi_to_avst_bridge.sv(640): truncated value with size 10 to match size of target (7) File: C:/Users/11755/Downloads/PAC_claude/Intel/hardware_test_design/common/axi_to_avst/axi_to_avst_bridge.sv Line: 640
Warning (13469): Verilog HDL assignment warning at intel_cxl_tx_tlp_fifos.sv(323): truncated value with size 385 to match size of target (384) File: C:/Users/11755/Downloads/PAC_claude/Intel/hardware_test_design/common/axi_to_avst/intel_cxl_tx_tlp_fifos.sv Line: 323
Warning (24541): Verilog HDL warning at ed_top_wrapper_typ2.sv(2044): actual bit length 32 differs from formal bit length 4 for port "tx_st0_prefix" File: C:/Users/11755/Downloads/PAC_claude/Intel/hardware_test_design/ed_top_wrapper_typ2.sv Line: 2044
Warning (24541): Verilog HDL warning at ed_top_wrapper_typ2.sv(2048): actual bit length 1 differs from formal bit length 2 for port "tx_st0_pvalid" File: C:/Users/11755/Downloads/PAC_claude/Intel/hardware_test_design/ed_top_wrapper_typ2.sv Line: 2048
Warning (24541): Verilog HDL warning at ed_top_wrapper_typ2.sv(2052): actual bit length 1 differs from formal bit length 3 for port "tx_st0_chnum" File: C:/Users/11755/Downloads/PAC_claude/Intel/hardware_test_design/ed_top_wrapper_typ2.sv Line: 2052
Warning (24541): Verilog HDL warning at ed_top_wrapper_typ2.sv(2064): actual bit length 32 differs from formal bit length 4 for port "tx_st1_prefix" File: C:/Users/11755/Downloads/PAC_claude/Intel/hardware_test_design/ed_top_wrapper_typ2.sv Line: 2064
Warning (24541): Verilog HDL warning at ed_top_wrapper_typ2.sv(2068): actual bit length 1 differs from formal bit length 2 for port "tx_st1_pvalid" File: C:/Users/11755/Downloads/PAC_claude/Intel/hardware_test_design/ed_top_wrapper_typ2.sv Line: 2068
Warning (24541): Verilog HDL warning at ed_top_wrapper_typ2.sv(2072): actual bit length 1 differs from formal bit length 3 for port "tx_st1_chnum" File: C:/Users/11755/Downloads/PAC_claude/Intel/hardware_test_design/ed_top_wrapper_typ2.sv Line: 2072
Warning (24541): Verilog HDL warning at ed_top_wrapper_typ2.sv(2084): actual bit length 32 differs from formal bit length 1 for port "tx_st2_prefix" File: C:/Users/11755/Downloads/PAC_claude/Intel/hardware_test_design/ed_top_wrapper_typ2.sv Line: 2084
Warning (24541): Verilog HDL warning at ed_top_wrapper_typ2.sv(2088): actual bit length 1 differs from formal bit length 2 for port "tx_st2_pvalid" File: C:/Users/11755/Downloads/PAC_claude/Intel/hardware_test_design/ed_top_wrapper_typ2.sv Line: 2088
Warning (24541): Verilog HDL warning at ed_top_wrapper_typ2.sv(2092): actual bit length 1 differs from formal bit length 3 for port "tx_st2_chnum" File: C:/Users/11755/Downloads/PAC_claude/Intel/hardware_test_design/ed_top_wrapper_typ2.sv Line: 2092
Warning (24541): Verilog HDL warning at ed_top_wrapper_typ2.sv(2104): actual bit length 32 differs from formal bit length 4 for port "tx_st3_prefix" File: C:/Users/11755/Downloads/PAC_claude/Intel/hardware_test_design/ed_top_wrapper_typ2.sv Line: 2104
Warning (24541): Verilog HDL warning at ed_top_wrapper_typ2.sv(2108): actual bit length 1 differs from formal bit length 2 for port "tx_st3_pvalid" File: C:/Users/11755/Downloads/PAC_claude/Intel/hardware_test_design/ed_top_wrapper_typ2.sv Line: 2108
Warning (24541): Verilog HDL warning at ed_top_wrapper_typ2.sv(2112): actual bit length 1 differs from formal bit length 3 for port "tx_st3_chnum" File: C:/Users/11755/Downloads/PAC_claude/Intel/hardware_test_design/ed_top_wrapper_typ2.sv Line: 2112
Warning (13469): Verilog HDL assignment warning at custom_csr.sv(109): truncated value with size 20 to match size of target (10) File: C:/Users/11755/Downloads/PAC_claude/Intel/hardware_test_design/common/page_access_counter/hdl/custom_csr.sv Line: 109
Warning (13469): Verilog HDL assignment warning at custom_csr.sv(111): truncated value with size 52 to match size of target (32) File: C:/Users/11755/Downloads/PAC_claude/Intel/hardware_test_design/common/page_access_counter/hdl/custom_csr.sv Line: 111
Warning (13469): Verilog HDL assignment warning at custom_csr.sv(143): truncated value with size 20 to match size of target (13) File: C:/Users/11755/Downloads/PAC_claude/Intel/hardware_test_design/common/page_access_counter/hdl/custom_csr.sv Line: 143
Warning (13469): Verilog HDL assignment warning at custom_csr.sv(533): truncated value with size 32 to match size of target (2) File: C:/Users/11755/Downloads/PAC_claude/Intel/hardware_test_design/common/page_access_counter/hdl/custom_csr.sv Line: 533
Warning (13469): Verilog HDL assignment warning at h_pfn_buffer.sv(47): truncated value with size 11 to match size of target (10) File: C:/Users/11755/Downloads/PAC_claude/Intel/hardware_test_design/common/page_access_counter/hdl/h_pfn_buffer.sv Line: 47
Warning (13469): Verilog HDL assignment warning at h_cache_buffer.sv(46): truncated value with size 14 to match size of target (13) File: C:/Users/11755/Downloads/PAC_claude/Intel/hardware_test_design/common/page_access_counter/hdl/h_cache_buffer.sv Line: 46
Warning (19651): Verilog HDL warning at counter_ctrl.sv(105): latch inferred for net cafu_start File: C:/Users/11755/Downloads/PAC_claude/Intel/hardware_test_design/common/page_access_counter/hdl/counter_ctrl.sv Line: 105
Warning (16750): Verilog HDL warning at counter_ctrl.sv(105): "cafu_start" inside always_comb block does not represent combinational logic File: C:/Users/11755/Downloads/PAC_claude/Intel/hardware_test_design/common/page_access_counter/hdl/counter_ctrl.sv Line: 105
Warning (13469): Verilog HDL assignment warning at mem_updater.sv(218): truncated value with size 64 to match size of target (27) File: C:/Users/11755/Downloads/PAC_claude/Intel/hardware_test_design/common/page_access_counter/hdl/mem_updater.sv Line: 218
Warning (13469): Verilog HDL assignment warning at pac_top.sv(486): truncated value with size 5 to match size of target (4) File: C:/Users/11755/Downloads/PAC_claude/Intel/hardware_test_design/common/page_access_counter/hdl/pac_top.sv Line: 486
Warning (13469): Verilog HDL assignment warning at pac_top.sv(498): truncated value with size 5 to match size of target (4) File: C:/Users/11755/Downloads/PAC_claude/Intel/hardware_test_design/common/page_access_counter/hdl/pac_top.sv Line: 498
Warning (13469): Verilog HDL assignment warning at pac_top.sv(509): truncated value with size 5 to match size of target (4) File: C:/Users/11755/Downloads/PAC_claude/Intel/hardware_test_design/common/page_access_counter/hdl/pac_top.sv Line: 509
Warning (16788): Net "pac2emif_emif_amm_readdatavalid[0]" does not have a driver at mc_top.sv(326) File: C:/Users/11755/Downloads/PAC_claude/Intel/hardware_test_design/common/mc_top/mc_top.sv Line: 326
Warning (16788): Net "pac2emif_emif_amm_ready[0]" does not have a driver at mc_top.sv(327) File: C:/Users/11755/Downloads/PAC_claude/Intel/hardware_test_design/common/mc_top/mc_top.sv Line: 327
Warning (16788): Net "pac2emif_emif_amm_readdata[0][575]" does not have a driver at mc_top.sv(328) File: C:/Users/11755/Downloads/PAC_claude/Intel/hardware_test_design/common/mc_top/mc_top.sv Line: 328
Warning (24541): Verilog HDL warning at ed_top_wrapper_typ2.sv(2369): actual bit length 6 differs from formal bit length 5 for port "aruser" File: C:/Users/11755/Downloads/PAC_claude/Intel/hardware_test_design/ed_top_wrapper_typ2.sv Line: 2369
Warning (16788): Net "afu_axi_aw.awatop[5]" does not have a driver at ed_top_wrapper_typ2.sv(712) File: C:/Users/11755/Downloads/PAC_claude/Intel/hardware_test_design/ed_top_wrapper_typ2.sv Line: 712
Warning (16788): Net "afu_rx_ready" does not have a driver at ed_top_wrapper_typ2.sv(836) File: C:/Users/11755/Downloads/PAC_claude/Intel/hardware_test_design/ed_top_wrapper_typ2.sv Line: 836
Warning (16788): Net "afu_ate_status.slverr_on_write_response[0]" does not have a driver at ed_top_wrapper_typ2.sv(909) File: C:/Users/11755/Downloads/PAC_claude/Intel/hardware_test_design/ed_top_wrapper_typ2.sv Line: 909
Warning (16788): Net "afu_ate_read_data_value_0.cacheline_readdata_0[63]" does not have a driver at ed_top_wrapper_typ2.sv(932) File: C:/Users/11755/Downloads/PAC_claude/Intel/hardware_test_design/ed_top_wrapper_typ2.sv Line: 932
Warning (16788): Net "afu_ate_read_data_value_1.cacheline_readdata_1[63]" does not have a driver at ed_top_wrapper_typ2.sv(933) File: C:/Users/11755/Downloads/PAC_claude/Intel/hardware_test_design/ed_top_wrapper_typ2.sv Line: 933
Warning (16788): Net "afu_ate_read_data_value_2.cacheline_readdata_2[63]" does not have a driver at ed_top_wrapper_typ2.sv(934) File: C:/Users/11755/Downloads/PAC_claude/Intel/hardware_test_design/ed_top_wrapper_typ2.sv Line: 934
Warning (16788): Net "afu_ate_read_data_value_3.cacheline_readdata_3[63]" does not have a driver at ed_top_wrapper_typ2.sv(935) File: C:/Users/11755/Downloads/PAC_claude/Intel/hardware_test_design/ed_top_wrapper_typ2.sv Line: 935
Warning (16788): Net "afu_ate_read_data_value_4.cacheline_readdata_4[63]" does not have a driver at ed_top_wrapper_typ2.sv(936) File: C:/Users/11755/Downloads/PAC_claude/Intel/hardware_test_design/ed_top_wrapper_typ2.sv Line: 936
Warning (16788): Net "afu_ate_read_data_value_5.cacheline_readdata_5[63]" does not have a driver at ed_top_wrapper_typ2.sv(937) File: C:/Users/11755/Downloads/PAC_claude/Intel/hardware_test_design/ed_top_wrapper_typ2.sv Line: 937
Warning (16788): Net "afu_ate_read_data_value_6.cacheline_readdata_6[63]" does not have a driver at ed_top_wrapper_typ2.sv(938) File: C:/Users/11755/Downloads/PAC_claude/Intel/hardware_test_design/ed_top_wrapper_typ2.sv Line: 938
Warning (16788): Net "afu_ate_read_data_value_7.cacheline_readdata_7[63]" does not have a driver at ed_top_wrapper_typ2.sv(939) File: C:/Users/11755/Downloads/PAC_claude/Intel/hardware_test_design/ed_top_wrapper_typ2.sv Line: 939
Warning (16788): Net "afu_tx_st0_passthrough_o" does not have a driver at ed_top_wrapper_typ2.sv(2002) File: C:/Users/11755/Downloads/PAC_claude/Intel/hardware_test_design/ed_top_wrapper_typ2.sv Line: 2002
Info: Quartus Prime Synthesis was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 4454 megabytes
    Info: Processing ended: Tue Oct 28 08:56:37 2025
    Info: Elapsed time: 00:02:09
    Info: System process ID: 24932


