Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Fri Nov  6 16:26:02 2020
| Host         : DESKTOP-BIG8F3A running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file au_top_0_timing_summary_routed.rpt -pb au_top_0_timing_summary_routed.pb -rpx au_top_0_timing_summary_routed.rpx -warn_on_violation
| Design       : au_top_0
| Device       : 7a35t-ftg256
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (636)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (24)
5. checking no_input_delay (21)
6. checking no_output_delay (35)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (636)
--------------------------
 There are 24 register/latch pins with no clock driven by root clock pin: alu_obj/M_switch_tester_q_reg[0]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: alu_obj/M_switch_tester_q_reg[1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: alu_obj/auto/M_alufn_op_q_reg[0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: alu_obj/auto/M_alufn_op_q_reg[1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: alu_obj/auto/M_alufn_op_q_reg[2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: alu_obj/auto/M_alufn_op_q_reg[3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: alu_obj/auto/M_alufn_op_q_reg[4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: alu_obj/auto/M_stored_a_q_reg[0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: alu_obj/auto/M_stored_a_q_reg[15]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: alu_obj/auto/M_stored_a_q_reg[1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: alu_obj/auto/M_stored_a_q_reg[2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: alu_obj/auto/M_stored_a_q_reg[3]/Q (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: alu_obj/auto/M_stored_alufn_auto_q_reg[0]/Q (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: alu_obj/auto/M_stored_alufn_auto_q_reg[1]/Q (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: alu_obj/auto/M_stored_alufn_auto_q_reg[2]/Q (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: alu_obj/auto/M_stored_alufn_auto_q_reg[3]/Q (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: alu_obj/auto/M_stored_alufn_auto_q_reg[4]/Q (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: alu_obj/auto/M_stored_alufn_auto_q_reg[5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: alu_obj/auto/M_stored_b_q_reg[0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: alu_obj/auto/M_stored_b_q_reg[15]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: alu_obj/auto/M_stored_b_q_reg[1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: alu_obj/auto/M_stored_b_q_reg[2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: alu_obj/auto/M_stored_b_q_reg[5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: alu_obj/auto/M_stored_b_q_reg[6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: alu_obj/auto/M_stored_i_q_reg[0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: alu_obj/auto/M_stored_i_q_reg[1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: alu_obj/auto/M_stored_i_q_reg[2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: alu_obj/auto/M_stored_j_q_reg[0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: alu_obj/auto/M_stored_j_q_reg[1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: alu_obj/auto/M_stored_j_q_reg[2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: alu_obj/auto/M_stored_j_q_reg[3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: alu_obj/auto/M_stored_j_q_reg[4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: alu_obj/auto/slowClockEdge/M_last_q_reg/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: alu_obj/auto/slowclock/M_ctr_q_reg[27]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: alu_obj/error_check/M_stored_a_q_reg[0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: alu_obj/error_check/M_stored_a_q_reg[10]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: alu_obj/error_check/M_stored_a_q_reg[11]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: alu_obj/error_check/M_stored_a_q_reg[12]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: alu_obj/error_check/M_stored_a_q_reg[13]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: alu_obj/error_check/M_stored_a_q_reg[14]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: alu_obj/error_check/M_stored_a_q_reg[15]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: alu_obj/error_check/M_stored_a_q_reg[1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: alu_obj/error_check/M_stored_a_q_reg[2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: alu_obj/error_check/M_stored_a_q_reg[3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: alu_obj/error_check/M_stored_a_q_reg[4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: alu_obj/error_check/M_stored_a_q_reg[5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: alu_obj/error_check/M_stored_a_q_reg[6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: alu_obj/error_check/M_stored_a_q_reg[7]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: alu_obj/error_check/M_stored_a_q_reg[8]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: alu_obj/error_check/M_stored_a_q_reg[9]/Q (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: alu_obj/error_check/M_stored_alufn_q_reg[0]/Q (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: alu_obj/error_check/M_stored_alufn_q_reg[1]/Q (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: alu_obj/error_check/M_stored_alufn_q_reg[2]/Q (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: alu_obj/error_check/M_stored_alufn_q_reg[3]/Q (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: alu_obj/error_check/M_stored_alufn_q_reg[4]/Q (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: alu_obj/error_check/M_stored_alufn_q_reg[5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: alu_obj/error_check/M_stored_b_q_reg[0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: alu_obj/error_check/M_stored_b_q_reg[10]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: alu_obj/error_check/M_stored_b_q_reg[11]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: alu_obj/error_check/M_stored_b_q_reg[12]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: alu_obj/error_check/M_stored_b_q_reg[13]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: alu_obj/error_check/M_stored_b_q_reg[14]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: alu_obj/error_check/M_stored_b_q_reg[15]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: alu_obj/error_check/M_stored_b_q_reg[1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: alu_obj/error_check/M_stored_b_q_reg[2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: alu_obj/error_check/M_stored_b_q_reg[3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: alu_obj/error_check/M_stored_b_q_reg[4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: alu_obj/error_check/M_stored_b_q_reg[5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: alu_obj/error_check/M_stored_b_q_reg[6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: alu_obj/error_check/M_stored_b_q_reg[7]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: alu_obj/error_check/M_stored_b_q_reg[8]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: alu_obj/error_check/M_stored_b_q_reg[9]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: alu_obj/manual/M_stored_a_q_reg[0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: alu_obj/manual/M_stored_a_q_reg[10]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: alu_obj/manual/M_stored_a_q_reg[11]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: alu_obj/manual/M_stored_a_q_reg[12]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: alu_obj/manual/M_stored_a_q_reg[13]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: alu_obj/manual/M_stored_a_q_reg[14]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: alu_obj/manual/M_stored_a_q_reg[15]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: alu_obj/manual/M_stored_a_q_reg[1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: alu_obj/manual/M_stored_a_q_reg[2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: alu_obj/manual/M_stored_a_q_reg[3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: alu_obj/manual/M_stored_a_q_reg[4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: alu_obj/manual/M_stored_a_q_reg[5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: alu_obj/manual/M_stored_a_q_reg[6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: alu_obj/manual/M_stored_a_q_reg[7]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: alu_obj/manual/M_stored_a_q_reg[8]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: alu_obj/manual/M_stored_a_q_reg[9]/Q (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: alu_obj/manual/M_stored_alufn_q_reg[0]/Q (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: alu_obj/manual/M_stored_alufn_q_reg[1]/Q (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: alu_obj/manual/M_stored_alufn_q_reg[2]/Q (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: alu_obj/manual/M_stored_alufn_q_reg[3]/Q (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: alu_obj/manual/M_stored_alufn_q_reg[4]/Q (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: alu_obj/manual/M_stored_alufn_q_reg[5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: alu_obj/manual/M_stored_b_q_reg[0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: alu_obj/manual/M_stored_b_q_reg[10]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: alu_obj/manual/M_stored_b_q_reg[11]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: alu_obj/manual/M_stored_b_q_reg[12]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: alu_obj/manual/M_stored_b_q_reg[13]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: alu_obj/manual/M_stored_b_q_reg[14]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: alu_obj/manual/M_stored_b_q_reg[15]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: alu_obj/manual/M_stored_b_q_reg[1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: alu_obj/manual/M_stored_b_q_reg[2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: alu_obj/manual/M_stored_b_q_reg[3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: alu_obj/manual/M_stored_b_q_reg[4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: alu_obj/manual/M_stored_b_q_reg[5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: alu_obj/manual/M_stored_b_q_reg[6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: alu_obj/manual/M_stored_b_q_reg[7]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: alu_obj/manual/M_stored_b_q_reg[8]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: alu_obj/manual/M_stored_b_q_reg[9]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[10]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[11]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[12]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[13]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[14]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[15]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[16]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[17]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[18]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[19]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[7]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[8]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[9]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: buttoncond_gen_0[2].buttoncond/M_ctr_q_reg[0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: buttoncond_gen_0[2].buttoncond/M_ctr_q_reg[10]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: buttoncond_gen_0[2].buttoncond/M_ctr_q_reg[11]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: buttoncond_gen_0[2].buttoncond/M_ctr_q_reg[12]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: buttoncond_gen_0[2].buttoncond/M_ctr_q_reg[13]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: buttoncond_gen_0[2].buttoncond/M_ctr_q_reg[14]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: buttoncond_gen_0[2].buttoncond/M_ctr_q_reg[15]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: buttoncond_gen_0[2].buttoncond/M_ctr_q_reg[16]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: buttoncond_gen_0[2].buttoncond/M_ctr_q_reg[17]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: buttoncond_gen_0[2].buttoncond/M_ctr_q_reg[18]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: buttoncond_gen_0[2].buttoncond/M_ctr_q_reg[19]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: buttoncond_gen_0[2].buttoncond/M_ctr_q_reg[1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: buttoncond_gen_0[2].buttoncond/M_ctr_q_reg[2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: buttoncond_gen_0[2].buttoncond/M_ctr_q_reg[3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: buttoncond_gen_0[2].buttoncond/M_ctr_q_reg[4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: buttoncond_gen_0[2].buttoncond/M_ctr_q_reg[5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: buttoncond_gen_0[2].buttoncond/M_ctr_q_reg[6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: buttoncond_gen_0[2].buttoncond/M_ctr_q_reg[7]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: buttoncond_gen_0[2].buttoncond/M_ctr_q_reg[8]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: buttoncond_gen_0[2].buttoncond/M_ctr_q_reg[9]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: buttondetector_gen_0[1].buttondetector/M_last_q_reg/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: buttondetector_gen_0[2].buttondetector/M_last_q_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (24)
-------------------------------------------------
 There are 24 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (21)
-------------------------------
 There are 21 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (35)
--------------------------------
 There are 35 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.020        0.000                      0                  650        0.161        0.000                      0                  650        4.500        0.000                       0                   260  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_0               4.020        0.000                      0                  650        0.161        0.000                      0                  650        4.500        0.000                       0                   260  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_0
  To Clock:  clk_0

Setup :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.161ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.020ns  (required time - arrival time)
  Source:                 buttoncond_gen_0[2].buttoncond/M_ctr_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alu_obj/auto/M_alufn_op_q_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        5.411ns  (logic 1.138ns (21.033%)  route 4.273ns (78.967%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.924ns = ( 14.924 - 10.000 ) 
    Source Clock Delay      (SCD):    5.208ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=259, routed)         1.624     5.208    buttoncond_gen_0[2].buttoncond/clk_IBUF_BUFG
    SLICE_X60Y58         FDRE                                         r  buttoncond_gen_0[2].buttoncond/M_ctr_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y58         FDRE (Prop_fdre_C_Q)         0.518     5.726 f  buttoncond_gen_0[2].buttoncond/M_ctr_q_reg[5]/Q
                         net (fo=2, routed)           0.843     6.569    buttoncond_gen_0[2].buttoncond/M_ctr_q_reg[5]
    SLICE_X61Y59         LUT4 (Prop_lut4_I0_O)        0.124     6.693 f  buttoncond_gen_0[2].buttoncond/M_last_q_i_5__0/O
                         net (fo=1, routed)           0.573     7.266    buttoncond_gen_0[2].buttoncond/M_last_q_i_5__0_n_0
    SLICE_X61Y60         LUT5 (Prop_lut5_I4_O)        0.124     7.390 f  buttoncond_gen_0[2].buttoncond/M_last_q_i_3__0/O
                         net (fo=1, routed)           0.405     7.795    buttoncond_gen_0[2].buttoncond/M_last_q_i_3__0_n_0
    SLICE_X61Y58         LUT6 (Prop_lut6_I5_O)        0.124     7.919 f  buttoncond_gen_0[2].buttoncond/M_last_q_i_1__0/O
                         net (fo=5, routed)           0.474     8.393    alu_obj/auto/M_buttondetector_in[1]
    SLICE_X62Y59         LUT6 (Prop_lut6_I2_O)        0.124     8.517 r  alu_obj/auto/FSM_onehot_M_current_ab_q[5]_i_3/O
                         net (fo=5, routed)           1.403     9.920    alu_obj/auto/M_auto_start
    SLICE_X61Y48         LUT2 (Prop_lut2_I0_O)        0.124    10.044 r  alu_obj/auto/FSM_onehot_M_current_ab_q[5]_i_1/O
                         net (fo=11, routed)          0.575    10.619    alu_obj/auto/M_alufn_op_q
    SLICE_X61Y47         FDRE                                         r  alu_obj/auto/M_alufn_op_q_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=259, routed)         1.519    14.924    alu_obj/auto/clk_IBUF_BUFG
    SLICE_X61Y47         FDRE                                         r  alu_obj/auto/M_alufn_op_q_reg[0]/C
                         clock pessimism              0.179    15.103    
                         clock uncertainty           -0.035    15.068    
    SLICE_X61Y47         FDRE (Setup_fdre_C_R)       -0.429    14.639    alu_obj/auto/M_alufn_op_q_reg[0]
  -------------------------------------------------------------------
                         required time                         14.639    
                         arrival time                         -10.619    
  -------------------------------------------------------------------
                         slack                                  4.020    

Slack (MET) :             4.020ns  (required time - arrival time)
  Source:                 buttoncond_gen_0[2].buttoncond/M_ctr_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alu_obj/auto/M_alufn_op_q_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        5.411ns  (logic 1.138ns (21.033%)  route 4.273ns (78.967%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.924ns = ( 14.924 - 10.000 ) 
    Source Clock Delay      (SCD):    5.208ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=259, routed)         1.624     5.208    buttoncond_gen_0[2].buttoncond/clk_IBUF_BUFG
    SLICE_X60Y58         FDRE                                         r  buttoncond_gen_0[2].buttoncond/M_ctr_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y58         FDRE (Prop_fdre_C_Q)         0.518     5.726 f  buttoncond_gen_0[2].buttoncond/M_ctr_q_reg[5]/Q
                         net (fo=2, routed)           0.843     6.569    buttoncond_gen_0[2].buttoncond/M_ctr_q_reg[5]
    SLICE_X61Y59         LUT4 (Prop_lut4_I0_O)        0.124     6.693 f  buttoncond_gen_0[2].buttoncond/M_last_q_i_5__0/O
                         net (fo=1, routed)           0.573     7.266    buttoncond_gen_0[2].buttoncond/M_last_q_i_5__0_n_0
    SLICE_X61Y60         LUT5 (Prop_lut5_I4_O)        0.124     7.390 f  buttoncond_gen_0[2].buttoncond/M_last_q_i_3__0/O
                         net (fo=1, routed)           0.405     7.795    buttoncond_gen_0[2].buttoncond/M_last_q_i_3__0_n_0
    SLICE_X61Y58         LUT6 (Prop_lut6_I5_O)        0.124     7.919 f  buttoncond_gen_0[2].buttoncond/M_last_q_i_1__0/O
                         net (fo=5, routed)           0.474     8.393    alu_obj/auto/M_buttondetector_in[1]
    SLICE_X62Y59         LUT6 (Prop_lut6_I2_O)        0.124     8.517 r  alu_obj/auto/FSM_onehot_M_current_ab_q[5]_i_3/O
                         net (fo=5, routed)           1.403     9.920    alu_obj/auto/M_auto_start
    SLICE_X61Y48         LUT2 (Prop_lut2_I0_O)        0.124    10.044 r  alu_obj/auto/FSM_onehot_M_current_ab_q[5]_i_1/O
                         net (fo=11, routed)          0.575    10.619    alu_obj/auto/M_alufn_op_q
    SLICE_X61Y47         FDRE                                         r  alu_obj/auto/M_alufn_op_q_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=259, routed)         1.519    14.924    alu_obj/auto/clk_IBUF_BUFG
    SLICE_X61Y47         FDRE                                         r  alu_obj/auto/M_alufn_op_q_reg[1]/C
                         clock pessimism              0.179    15.103    
                         clock uncertainty           -0.035    15.068    
    SLICE_X61Y47         FDRE (Setup_fdre_C_R)       -0.429    14.639    alu_obj/auto/M_alufn_op_q_reg[1]
  -------------------------------------------------------------------
                         required time                         14.639    
                         arrival time                         -10.619    
  -------------------------------------------------------------------
                         slack                                  4.020    

Slack (MET) :             4.020ns  (required time - arrival time)
  Source:                 buttoncond_gen_0[2].buttoncond/M_ctr_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alu_obj/auto/M_alufn_op_q_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        5.411ns  (logic 1.138ns (21.033%)  route 4.273ns (78.967%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.924ns = ( 14.924 - 10.000 ) 
    Source Clock Delay      (SCD):    5.208ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=259, routed)         1.624     5.208    buttoncond_gen_0[2].buttoncond/clk_IBUF_BUFG
    SLICE_X60Y58         FDRE                                         r  buttoncond_gen_0[2].buttoncond/M_ctr_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y58         FDRE (Prop_fdre_C_Q)         0.518     5.726 f  buttoncond_gen_0[2].buttoncond/M_ctr_q_reg[5]/Q
                         net (fo=2, routed)           0.843     6.569    buttoncond_gen_0[2].buttoncond/M_ctr_q_reg[5]
    SLICE_X61Y59         LUT4 (Prop_lut4_I0_O)        0.124     6.693 f  buttoncond_gen_0[2].buttoncond/M_last_q_i_5__0/O
                         net (fo=1, routed)           0.573     7.266    buttoncond_gen_0[2].buttoncond/M_last_q_i_5__0_n_0
    SLICE_X61Y60         LUT5 (Prop_lut5_I4_O)        0.124     7.390 f  buttoncond_gen_0[2].buttoncond/M_last_q_i_3__0/O
                         net (fo=1, routed)           0.405     7.795    buttoncond_gen_0[2].buttoncond/M_last_q_i_3__0_n_0
    SLICE_X61Y58         LUT6 (Prop_lut6_I5_O)        0.124     7.919 f  buttoncond_gen_0[2].buttoncond/M_last_q_i_1__0/O
                         net (fo=5, routed)           0.474     8.393    alu_obj/auto/M_buttondetector_in[1]
    SLICE_X62Y59         LUT6 (Prop_lut6_I2_O)        0.124     8.517 r  alu_obj/auto/FSM_onehot_M_current_ab_q[5]_i_3/O
                         net (fo=5, routed)           1.403     9.920    alu_obj/auto/M_auto_start
    SLICE_X61Y48         LUT2 (Prop_lut2_I0_O)        0.124    10.044 r  alu_obj/auto/FSM_onehot_M_current_ab_q[5]_i_1/O
                         net (fo=11, routed)          0.575    10.619    alu_obj/auto/M_alufn_op_q
    SLICE_X61Y47         FDRE                                         r  alu_obj/auto/M_alufn_op_q_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=259, routed)         1.519    14.924    alu_obj/auto/clk_IBUF_BUFG
    SLICE_X61Y47         FDRE                                         r  alu_obj/auto/M_alufn_op_q_reg[2]/C
                         clock pessimism              0.179    15.103    
                         clock uncertainty           -0.035    15.068    
    SLICE_X61Y47         FDRE (Setup_fdre_C_R)       -0.429    14.639    alu_obj/auto/M_alufn_op_q_reg[2]
  -------------------------------------------------------------------
                         required time                         14.639    
                         arrival time                         -10.619    
  -------------------------------------------------------------------
                         slack                                  4.020    

Slack (MET) :             4.020ns  (required time - arrival time)
  Source:                 buttoncond_gen_0[2].buttoncond/M_ctr_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alu_obj/auto/M_alufn_op_q_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        5.411ns  (logic 1.138ns (21.033%)  route 4.273ns (78.967%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.924ns = ( 14.924 - 10.000 ) 
    Source Clock Delay      (SCD):    5.208ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=259, routed)         1.624     5.208    buttoncond_gen_0[2].buttoncond/clk_IBUF_BUFG
    SLICE_X60Y58         FDRE                                         r  buttoncond_gen_0[2].buttoncond/M_ctr_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y58         FDRE (Prop_fdre_C_Q)         0.518     5.726 f  buttoncond_gen_0[2].buttoncond/M_ctr_q_reg[5]/Q
                         net (fo=2, routed)           0.843     6.569    buttoncond_gen_0[2].buttoncond/M_ctr_q_reg[5]
    SLICE_X61Y59         LUT4 (Prop_lut4_I0_O)        0.124     6.693 f  buttoncond_gen_0[2].buttoncond/M_last_q_i_5__0/O
                         net (fo=1, routed)           0.573     7.266    buttoncond_gen_0[2].buttoncond/M_last_q_i_5__0_n_0
    SLICE_X61Y60         LUT5 (Prop_lut5_I4_O)        0.124     7.390 f  buttoncond_gen_0[2].buttoncond/M_last_q_i_3__0/O
                         net (fo=1, routed)           0.405     7.795    buttoncond_gen_0[2].buttoncond/M_last_q_i_3__0_n_0
    SLICE_X61Y58         LUT6 (Prop_lut6_I5_O)        0.124     7.919 f  buttoncond_gen_0[2].buttoncond/M_last_q_i_1__0/O
                         net (fo=5, routed)           0.474     8.393    alu_obj/auto/M_buttondetector_in[1]
    SLICE_X62Y59         LUT6 (Prop_lut6_I2_O)        0.124     8.517 r  alu_obj/auto/FSM_onehot_M_current_ab_q[5]_i_3/O
                         net (fo=5, routed)           1.403     9.920    alu_obj/auto/M_auto_start
    SLICE_X61Y48         LUT2 (Prop_lut2_I0_O)        0.124    10.044 r  alu_obj/auto/FSM_onehot_M_current_ab_q[5]_i_1/O
                         net (fo=11, routed)          0.575    10.619    alu_obj/auto/M_alufn_op_q
    SLICE_X61Y47         FDRE                                         r  alu_obj/auto/M_alufn_op_q_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=259, routed)         1.519    14.924    alu_obj/auto/clk_IBUF_BUFG
    SLICE_X61Y47         FDRE                                         r  alu_obj/auto/M_alufn_op_q_reg[3]/C
                         clock pessimism              0.179    15.103    
                         clock uncertainty           -0.035    15.068    
    SLICE_X61Y47         FDRE (Setup_fdre_C_R)       -0.429    14.639    alu_obj/auto/M_alufn_op_q_reg[3]
  -------------------------------------------------------------------
                         required time                         14.639    
                         arrival time                         -10.619    
  -------------------------------------------------------------------
                         slack                                  4.020    

Slack (MET) :             4.020ns  (required time - arrival time)
  Source:                 buttoncond_gen_0[2].buttoncond/M_ctr_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alu_obj/auto/M_alufn_op_q_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        5.411ns  (logic 1.138ns (21.033%)  route 4.273ns (78.967%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.924ns = ( 14.924 - 10.000 ) 
    Source Clock Delay      (SCD):    5.208ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=259, routed)         1.624     5.208    buttoncond_gen_0[2].buttoncond/clk_IBUF_BUFG
    SLICE_X60Y58         FDRE                                         r  buttoncond_gen_0[2].buttoncond/M_ctr_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y58         FDRE (Prop_fdre_C_Q)         0.518     5.726 f  buttoncond_gen_0[2].buttoncond/M_ctr_q_reg[5]/Q
                         net (fo=2, routed)           0.843     6.569    buttoncond_gen_0[2].buttoncond/M_ctr_q_reg[5]
    SLICE_X61Y59         LUT4 (Prop_lut4_I0_O)        0.124     6.693 f  buttoncond_gen_0[2].buttoncond/M_last_q_i_5__0/O
                         net (fo=1, routed)           0.573     7.266    buttoncond_gen_0[2].buttoncond/M_last_q_i_5__0_n_0
    SLICE_X61Y60         LUT5 (Prop_lut5_I4_O)        0.124     7.390 f  buttoncond_gen_0[2].buttoncond/M_last_q_i_3__0/O
                         net (fo=1, routed)           0.405     7.795    buttoncond_gen_0[2].buttoncond/M_last_q_i_3__0_n_0
    SLICE_X61Y58         LUT6 (Prop_lut6_I5_O)        0.124     7.919 f  buttoncond_gen_0[2].buttoncond/M_last_q_i_1__0/O
                         net (fo=5, routed)           0.474     8.393    alu_obj/auto/M_buttondetector_in[1]
    SLICE_X62Y59         LUT6 (Prop_lut6_I2_O)        0.124     8.517 r  alu_obj/auto/FSM_onehot_M_current_ab_q[5]_i_3/O
                         net (fo=5, routed)           1.403     9.920    alu_obj/auto/M_auto_start
    SLICE_X61Y48         LUT2 (Prop_lut2_I0_O)        0.124    10.044 r  alu_obj/auto/FSM_onehot_M_current_ab_q[5]_i_1/O
                         net (fo=11, routed)          0.575    10.619    alu_obj/auto/M_alufn_op_q
    SLICE_X61Y47         FDRE                                         r  alu_obj/auto/M_alufn_op_q_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=259, routed)         1.519    14.924    alu_obj/auto/clk_IBUF_BUFG
    SLICE_X61Y47         FDRE                                         r  alu_obj/auto/M_alufn_op_q_reg[4]/C
                         clock pessimism              0.179    15.103    
                         clock uncertainty           -0.035    15.068    
    SLICE_X61Y47         FDRE (Setup_fdre_C_R)       -0.429    14.639    alu_obj/auto/M_alufn_op_q_reg[4]
  -------------------------------------------------------------------
                         required time                         14.639    
                         arrival time                         -10.619    
  -------------------------------------------------------------------
                         slack                                  4.020    

Slack (MET) :             4.045ns  (required time - arrival time)
  Source:                 buttoncond_gen_0[2].buttoncond/M_ctr_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alu_obj/auto/FSM_onehot_M_current_ab_q_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        5.387ns  (logic 1.138ns (21.125%)  route 4.249ns (78.875%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.925ns = ( 14.925 - 10.000 ) 
    Source Clock Delay      (SCD):    5.208ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=259, routed)         1.624     5.208    buttoncond_gen_0[2].buttoncond/clk_IBUF_BUFG
    SLICE_X60Y58         FDRE                                         r  buttoncond_gen_0[2].buttoncond/M_ctr_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y58         FDRE (Prop_fdre_C_Q)         0.518     5.726 f  buttoncond_gen_0[2].buttoncond/M_ctr_q_reg[5]/Q
                         net (fo=2, routed)           0.843     6.569    buttoncond_gen_0[2].buttoncond/M_ctr_q_reg[5]
    SLICE_X61Y59         LUT4 (Prop_lut4_I0_O)        0.124     6.693 f  buttoncond_gen_0[2].buttoncond/M_last_q_i_5__0/O
                         net (fo=1, routed)           0.573     7.266    buttoncond_gen_0[2].buttoncond/M_last_q_i_5__0_n_0
    SLICE_X61Y60         LUT5 (Prop_lut5_I4_O)        0.124     7.390 f  buttoncond_gen_0[2].buttoncond/M_last_q_i_3__0/O
                         net (fo=1, routed)           0.405     7.795    buttoncond_gen_0[2].buttoncond/M_last_q_i_3__0_n_0
    SLICE_X61Y58         LUT6 (Prop_lut6_I5_O)        0.124     7.919 f  buttoncond_gen_0[2].buttoncond/M_last_q_i_1__0/O
                         net (fo=5, routed)           0.474     8.393    alu_obj/auto/M_buttondetector_in[1]
    SLICE_X62Y59         LUT6 (Prop_lut6_I2_O)        0.124     8.517 r  alu_obj/auto/FSM_onehot_M_current_ab_q[5]_i_3/O
                         net (fo=5, routed)           1.403     9.920    alu_obj/auto/M_auto_start
    SLICE_X61Y48         LUT2 (Prop_lut2_I0_O)        0.124    10.044 r  alu_obj/auto/FSM_onehot_M_current_ab_q[5]_i_1/O
                         net (fo=11, routed)          0.551    10.595    alu_obj/auto/M_alufn_op_q
    SLICE_X63Y49         FDSE                                         r  alu_obj/auto/FSM_onehot_M_current_ab_q_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=259, routed)         1.520    14.925    alu_obj/auto/clk_IBUF_BUFG
    SLICE_X63Y49         FDSE                                         r  alu_obj/auto/FSM_onehot_M_current_ab_q_reg[0]/C
                         clock pessimism              0.179    15.104    
                         clock uncertainty           -0.035    15.069    
    SLICE_X63Y49         FDSE (Setup_fdse_C_S)       -0.429    14.640    alu_obj/auto/FSM_onehot_M_current_ab_q_reg[0]
  -------------------------------------------------------------------
                         required time                         14.640    
                         arrival time                         -10.595    
  -------------------------------------------------------------------
                         slack                                  4.045    

Slack (MET) :             4.045ns  (required time - arrival time)
  Source:                 buttoncond_gen_0[2].buttoncond/M_ctr_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alu_obj/auto/FSM_onehot_M_current_ab_q_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        5.387ns  (logic 1.138ns (21.125%)  route 4.249ns (78.875%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.925ns = ( 14.925 - 10.000 ) 
    Source Clock Delay      (SCD):    5.208ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=259, routed)         1.624     5.208    buttoncond_gen_0[2].buttoncond/clk_IBUF_BUFG
    SLICE_X60Y58         FDRE                                         r  buttoncond_gen_0[2].buttoncond/M_ctr_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y58         FDRE (Prop_fdre_C_Q)         0.518     5.726 f  buttoncond_gen_0[2].buttoncond/M_ctr_q_reg[5]/Q
                         net (fo=2, routed)           0.843     6.569    buttoncond_gen_0[2].buttoncond/M_ctr_q_reg[5]
    SLICE_X61Y59         LUT4 (Prop_lut4_I0_O)        0.124     6.693 f  buttoncond_gen_0[2].buttoncond/M_last_q_i_5__0/O
                         net (fo=1, routed)           0.573     7.266    buttoncond_gen_0[2].buttoncond/M_last_q_i_5__0_n_0
    SLICE_X61Y60         LUT5 (Prop_lut5_I4_O)        0.124     7.390 f  buttoncond_gen_0[2].buttoncond/M_last_q_i_3__0/O
                         net (fo=1, routed)           0.405     7.795    buttoncond_gen_0[2].buttoncond/M_last_q_i_3__0_n_0
    SLICE_X61Y58         LUT6 (Prop_lut6_I5_O)        0.124     7.919 f  buttoncond_gen_0[2].buttoncond/M_last_q_i_1__0/O
                         net (fo=5, routed)           0.474     8.393    alu_obj/auto/M_buttondetector_in[1]
    SLICE_X62Y59         LUT6 (Prop_lut6_I2_O)        0.124     8.517 r  alu_obj/auto/FSM_onehot_M_current_ab_q[5]_i_3/O
                         net (fo=5, routed)           1.403     9.920    alu_obj/auto/M_auto_start
    SLICE_X61Y48         LUT2 (Prop_lut2_I0_O)        0.124    10.044 r  alu_obj/auto/FSM_onehot_M_current_ab_q[5]_i_1/O
                         net (fo=11, routed)          0.551    10.595    alu_obj/auto/M_alufn_op_q
    SLICE_X63Y49         FDRE                                         r  alu_obj/auto/FSM_onehot_M_current_ab_q_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=259, routed)         1.520    14.925    alu_obj/auto/clk_IBUF_BUFG
    SLICE_X63Y49         FDRE                                         r  alu_obj/auto/FSM_onehot_M_current_ab_q_reg[1]/C
                         clock pessimism              0.179    15.104    
                         clock uncertainty           -0.035    15.069    
    SLICE_X63Y49         FDRE (Setup_fdre_C_R)       -0.429    14.640    alu_obj/auto/FSM_onehot_M_current_ab_q_reg[1]
  -------------------------------------------------------------------
                         required time                         14.640    
                         arrival time                         -10.595    
  -------------------------------------------------------------------
                         slack                                  4.045    

Slack (MET) :             4.045ns  (required time - arrival time)
  Source:                 buttoncond_gen_0[2].buttoncond/M_ctr_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alu_obj/auto/FSM_onehot_M_current_ab_q_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        5.387ns  (logic 1.138ns (21.125%)  route 4.249ns (78.875%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.925ns = ( 14.925 - 10.000 ) 
    Source Clock Delay      (SCD):    5.208ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=259, routed)         1.624     5.208    buttoncond_gen_0[2].buttoncond/clk_IBUF_BUFG
    SLICE_X60Y58         FDRE                                         r  buttoncond_gen_0[2].buttoncond/M_ctr_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y58         FDRE (Prop_fdre_C_Q)         0.518     5.726 f  buttoncond_gen_0[2].buttoncond/M_ctr_q_reg[5]/Q
                         net (fo=2, routed)           0.843     6.569    buttoncond_gen_0[2].buttoncond/M_ctr_q_reg[5]
    SLICE_X61Y59         LUT4 (Prop_lut4_I0_O)        0.124     6.693 f  buttoncond_gen_0[2].buttoncond/M_last_q_i_5__0/O
                         net (fo=1, routed)           0.573     7.266    buttoncond_gen_0[2].buttoncond/M_last_q_i_5__0_n_0
    SLICE_X61Y60         LUT5 (Prop_lut5_I4_O)        0.124     7.390 f  buttoncond_gen_0[2].buttoncond/M_last_q_i_3__0/O
                         net (fo=1, routed)           0.405     7.795    buttoncond_gen_0[2].buttoncond/M_last_q_i_3__0_n_0
    SLICE_X61Y58         LUT6 (Prop_lut6_I5_O)        0.124     7.919 f  buttoncond_gen_0[2].buttoncond/M_last_q_i_1__0/O
                         net (fo=5, routed)           0.474     8.393    alu_obj/auto/M_buttondetector_in[1]
    SLICE_X62Y59         LUT6 (Prop_lut6_I2_O)        0.124     8.517 r  alu_obj/auto/FSM_onehot_M_current_ab_q[5]_i_3/O
                         net (fo=5, routed)           1.403     9.920    alu_obj/auto/M_auto_start
    SLICE_X61Y48         LUT2 (Prop_lut2_I0_O)        0.124    10.044 r  alu_obj/auto/FSM_onehot_M_current_ab_q[5]_i_1/O
                         net (fo=11, routed)          0.551    10.595    alu_obj/auto/M_alufn_op_q
    SLICE_X63Y49         FDRE                                         r  alu_obj/auto/FSM_onehot_M_current_ab_q_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=259, routed)         1.520    14.925    alu_obj/auto/clk_IBUF_BUFG
    SLICE_X63Y49         FDRE                                         r  alu_obj/auto/FSM_onehot_M_current_ab_q_reg[2]/C
                         clock pessimism              0.179    15.104    
                         clock uncertainty           -0.035    15.069    
    SLICE_X63Y49         FDRE (Setup_fdre_C_R)       -0.429    14.640    alu_obj/auto/FSM_onehot_M_current_ab_q_reg[2]
  -------------------------------------------------------------------
                         required time                         14.640    
                         arrival time                         -10.595    
  -------------------------------------------------------------------
                         slack                                  4.045    

Slack (MET) :             4.045ns  (required time - arrival time)
  Source:                 buttoncond_gen_0[2].buttoncond/M_ctr_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alu_obj/auto/FSM_onehot_M_current_ab_q_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        5.387ns  (logic 1.138ns (21.125%)  route 4.249ns (78.875%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.925ns = ( 14.925 - 10.000 ) 
    Source Clock Delay      (SCD):    5.208ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=259, routed)         1.624     5.208    buttoncond_gen_0[2].buttoncond/clk_IBUF_BUFG
    SLICE_X60Y58         FDRE                                         r  buttoncond_gen_0[2].buttoncond/M_ctr_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y58         FDRE (Prop_fdre_C_Q)         0.518     5.726 f  buttoncond_gen_0[2].buttoncond/M_ctr_q_reg[5]/Q
                         net (fo=2, routed)           0.843     6.569    buttoncond_gen_0[2].buttoncond/M_ctr_q_reg[5]
    SLICE_X61Y59         LUT4 (Prop_lut4_I0_O)        0.124     6.693 f  buttoncond_gen_0[2].buttoncond/M_last_q_i_5__0/O
                         net (fo=1, routed)           0.573     7.266    buttoncond_gen_0[2].buttoncond/M_last_q_i_5__0_n_0
    SLICE_X61Y60         LUT5 (Prop_lut5_I4_O)        0.124     7.390 f  buttoncond_gen_0[2].buttoncond/M_last_q_i_3__0/O
                         net (fo=1, routed)           0.405     7.795    buttoncond_gen_0[2].buttoncond/M_last_q_i_3__0_n_0
    SLICE_X61Y58         LUT6 (Prop_lut6_I5_O)        0.124     7.919 f  buttoncond_gen_0[2].buttoncond/M_last_q_i_1__0/O
                         net (fo=5, routed)           0.474     8.393    alu_obj/auto/M_buttondetector_in[1]
    SLICE_X62Y59         LUT6 (Prop_lut6_I2_O)        0.124     8.517 r  alu_obj/auto/FSM_onehot_M_current_ab_q[5]_i_3/O
                         net (fo=5, routed)           1.403     9.920    alu_obj/auto/M_auto_start
    SLICE_X61Y48         LUT2 (Prop_lut2_I0_O)        0.124    10.044 r  alu_obj/auto/FSM_onehot_M_current_ab_q[5]_i_1/O
                         net (fo=11, routed)          0.551    10.595    alu_obj/auto/M_alufn_op_q
    SLICE_X63Y49         FDRE                                         r  alu_obj/auto/FSM_onehot_M_current_ab_q_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=259, routed)         1.520    14.925    alu_obj/auto/clk_IBUF_BUFG
    SLICE_X63Y49         FDRE                                         r  alu_obj/auto/FSM_onehot_M_current_ab_q_reg[3]/C
                         clock pessimism              0.179    15.104    
                         clock uncertainty           -0.035    15.069    
    SLICE_X63Y49         FDRE (Setup_fdre_C_R)       -0.429    14.640    alu_obj/auto/FSM_onehot_M_current_ab_q_reg[3]
  -------------------------------------------------------------------
                         required time                         14.640    
                         arrival time                         -10.595    
  -------------------------------------------------------------------
                         slack                                  4.045    

Slack (MET) :             4.045ns  (required time - arrival time)
  Source:                 buttoncond_gen_0[2].buttoncond/M_ctr_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alu_obj/auto/FSM_onehot_M_current_ab_q_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        5.387ns  (logic 1.138ns (21.125%)  route 4.249ns (78.875%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.925ns = ( 14.925 - 10.000 ) 
    Source Clock Delay      (SCD):    5.208ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=259, routed)         1.624     5.208    buttoncond_gen_0[2].buttoncond/clk_IBUF_BUFG
    SLICE_X60Y58         FDRE                                         r  buttoncond_gen_0[2].buttoncond/M_ctr_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y58         FDRE (Prop_fdre_C_Q)         0.518     5.726 f  buttoncond_gen_0[2].buttoncond/M_ctr_q_reg[5]/Q
                         net (fo=2, routed)           0.843     6.569    buttoncond_gen_0[2].buttoncond/M_ctr_q_reg[5]
    SLICE_X61Y59         LUT4 (Prop_lut4_I0_O)        0.124     6.693 f  buttoncond_gen_0[2].buttoncond/M_last_q_i_5__0/O
                         net (fo=1, routed)           0.573     7.266    buttoncond_gen_0[2].buttoncond/M_last_q_i_5__0_n_0
    SLICE_X61Y60         LUT5 (Prop_lut5_I4_O)        0.124     7.390 f  buttoncond_gen_0[2].buttoncond/M_last_q_i_3__0/O
                         net (fo=1, routed)           0.405     7.795    buttoncond_gen_0[2].buttoncond/M_last_q_i_3__0_n_0
    SLICE_X61Y58         LUT6 (Prop_lut6_I5_O)        0.124     7.919 f  buttoncond_gen_0[2].buttoncond/M_last_q_i_1__0/O
                         net (fo=5, routed)           0.474     8.393    alu_obj/auto/M_buttondetector_in[1]
    SLICE_X62Y59         LUT6 (Prop_lut6_I2_O)        0.124     8.517 r  alu_obj/auto/FSM_onehot_M_current_ab_q[5]_i_3/O
                         net (fo=5, routed)           1.403     9.920    alu_obj/auto/M_auto_start
    SLICE_X61Y48         LUT2 (Prop_lut2_I0_O)        0.124    10.044 r  alu_obj/auto/FSM_onehot_M_current_ab_q[5]_i_1/O
                         net (fo=11, routed)          0.551    10.595    alu_obj/auto/M_alufn_op_q
    SLICE_X63Y49         FDRE                                         r  alu_obj/auto/FSM_onehot_M_current_ab_q_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=259, routed)         1.520    14.925    alu_obj/auto/clk_IBUF_BUFG
    SLICE_X63Y49         FDRE                                         r  alu_obj/auto/FSM_onehot_M_current_ab_q_reg[4]/C
                         clock pessimism              0.179    15.104    
                         clock uncertainty           -0.035    15.069    
    SLICE_X63Y49         FDRE (Setup_fdre_C_R)       -0.429    14.640    alu_obj/auto/FSM_onehot_M_current_ab_q_reg[4]
  -------------------------------------------------------------------
                         required time                         14.640    
                         arrival time                         -10.595    
  -------------------------------------------------------------------
                         slack                                  4.045    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 alu_obj/manual/M_stored_a_q_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alu_obj/error_check/M_stored_a_q_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.186ns (62.582%)  route 0.111ns (37.418%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    1.537ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=259, routed)         0.593     1.537    alu_obj/manual/clk_IBUF_BUFG
    SLICE_X59Y51         FDRE                                         r  alu_obj/manual/M_stored_a_q_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y51         FDRE (Prop_fdre_C_Q)         0.141     1.678 r  alu_obj/manual/M_stored_a_q_reg[14]/Q
                         net (fo=2, routed)           0.111     1.789    alu_obj/auto/M_stored_a_q_reg[14]_0[11]
    SLICE_X60Y51         LUT5 (Prop_lut5_I4_O)        0.045     1.834 r  alu_obj/auto/M_stored_a_q[14]_i_1/O
                         net (fo=1, routed)           0.000     1.834    alu_obj/error_check/M_stored_a_q_reg[15]_0[12]
    SLICE_X60Y51         FDRE                                         r  alu_obj/error_check/M_stored_a_q_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=259, routed)         0.863     2.052    alu_obj/error_check/clk_IBUF_BUFG
    SLICE_X60Y51         FDRE                                         r  alu_obj/error_check/M_stored_a_q_reg[14]/C
                         clock pessimism             -0.500     1.553    
    SLICE_X60Y51         FDRE (Hold_fdre_C_D)         0.120     1.673    alu_obj/error_check/M_stored_a_q_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.673    
                         arrival time                           1.834    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 buttondetector_gen_0[0].buttondetector/M_last_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alu_obj/manual/FSM_sequential_M_brain_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.186ns (58.389%)  route 0.133ns (41.611%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.054ns
    Source Clock Delay      (SCD):    1.538ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=259, routed)         0.594     1.538    buttondetector_gen_0[0].buttondetector/clk_IBUF_BUFG
    SLICE_X65Y50         FDRE                                         r  buttondetector_gen_0[0].buttondetector/M_last_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y50         FDRE (Prop_fdre_C_Q)         0.141     1.679 r  buttondetector_gen_0[0].buttondetector/M_last_q_reg/Q
                         net (fo=5, routed)           0.133     1.811    alu_obj/manual/M_last_q_1
    SLICE_X64Y50         LUT6 (Prop_lut6_I2_O)        0.045     1.856 r  alu_obj/manual/FSM_sequential_M_brain_q[1]_i_1/O
                         net (fo=1, routed)           0.000     1.856    alu_obj/manual/FSM_sequential_M_brain_q[1]_i_1_n_0
    SLICE_X64Y50         FDRE                                         r  alu_obj/manual/FSM_sequential_M_brain_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=259, routed)         0.864     2.054    alu_obj/manual/clk_IBUF_BUFG
    SLICE_X64Y50         FDRE                                         r  alu_obj/manual/FSM_sequential_M_brain_q_reg[1]/C
                         clock pessimism             -0.504     1.551    
    SLICE_X64Y50         FDRE (Hold_fdre_C_D)         0.120     1.671    alu_obj/manual/FSM_sequential_M_brain_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.671    
                         arrival time                           1.856    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 buttondetector_gen_0[0].buttondetector/M_last_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alu_obj/manual/FSM_sequential_M_brain_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.186ns (57.665%)  route 0.137ns (42.335%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.054ns
    Source Clock Delay      (SCD):    1.538ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=259, routed)         0.594     1.538    buttondetector_gen_0[0].buttondetector/clk_IBUF_BUFG
    SLICE_X65Y50         FDRE                                         r  buttondetector_gen_0[0].buttondetector/M_last_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y50         FDRE (Prop_fdre_C_Q)         0.141     1.679 r  buttondetector_gen_0[0].buttondetector/M_last_q_reg/Q
                         net (fo=5, routed)           0.137     1.815    alu_obj/manual/M_last_q_1
    SLICE_X64Y50         LUT6 (Prop_lut6_I2_O)        0.045     1.860 r  alu_obj/manual/FSM_sequential_M_brain_q[0]_i_1/O
                         net (fo=1, routed)           0.000     1.860    alu_obj/manual/FSM_sequential_M_brain_q[0]_i_1_n_0
    SLICE_X64Y50         FDRE                                         r  alu_obj/manual/FSM_sequential_M_brain_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=259, routed)         0.864     2.054    alu_obj/manual/clk_IBUF_BUFG
    SLICE_X64Y50         FDRE                                         r  alu_obj/manual/FSM_sequential_M_brain_q_reg[0]/C
                         clock pessimism             -0.504     1.551    
    SLICE_X64Y50         FDRE (Hold_fdre_C_D)         0.121     1.672    alu_obj/manual/FSM_sequential_M_brain_q_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.672    
                         arrival time                           1.860    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 alu_obj/manual/M_stored_alufn_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alu_obj/error_check/M_stored_alufn_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.186ns (60.559%)  route 0.121ns (39.441%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.054ns
    Source Clock Delay      (SCD):    1.538ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=259, routed)         0.594     1.538    alu_obj/manual/clk_IBUF_BUFG
    SLICE_X63Y51         FDRE                                         r  alu_obj/manual/M_stored_alufn_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y51         FDRE (Prop_fdre_C_Q)         0.141     1.679 r  alu_obj/manual/M_stored_alufn_q_reg[0]/Q
                         net (fo=6, routed)           0.121     1.800    alu_obj/error_check/M_stored_alufn_q_reg[0]_1[0]
    SLICE_X62Y51         LUT5 (Prop_lut5_I4_O)        0.045     1.845 r  alu_obj/error_check/M_stored_alufn_q[0]_i_1/O
                         net (fo=1, routed)           0.000     1.845    alu_obj/error_check/M_stored_alufn_q[0]_i_1_n_0
    SLICE_X62Y51         FDRE                                         r  alu_obj/error_check/M_stored_alufn_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=259, routed)         0.864     2.054    alu_obj/error_check/clk_IBUF_BUFG
    SLICE_X62Y51         FDRE                                         r  alu_obj/error_check/M_stored_alufn_q_reg[0]/C
                         clock pessimism             -0.504     1.551    
    SLICE_X62Y51         FDRE (Hold_fdre_C_D)         0.091     1.642    alu_obj/error_check/M_stored_alufn_q_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.642    
                         arrival time                           1.845    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 alu_obj/auto/FSM_onehot_M_current_ab_q_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alu_obj/auto/FSM_onehot_M_current_ab_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.798%)  route 0.116ns (45.202%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.057ns
    Source Clock Delay      (SCD):    1.540ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=259, routed)         0.596     1.540    alu_obj/auto/clk_IBUF_BUFG
    SLICE_X63Y49         FDSE                                         r  alu_obj/auto/FSM_onehot_M_current_ab_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y49         FDSE (Prop_fdse_C_Q)         0.141     1.681 r  alu_obj/auto/FSM_onehot_M_current_ab_q_reg[0]/Q
                         net (fo=4, routed)           0.116     1.797    alu_obj/auto/FSM_onehot_M_current_ab_q_reg_n_0_[0]
    SLICE_X63Y49         FDRE                                         r  alu_obj/auto/FSM_onehot_M_current_ab_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=259, routed)         0.867     2.057    alu_obj/auto/clk_IBUF_BUFG
    SLICE_X63Y49         FDRE                                         r  alu_obj/auto/FSM_onehot_M_current_ab_q_reg[1]/C
                         clock pessimism             -0.517     1.540    
    SLICE_X63Y49         FDRE (Hold_fdre_C_D)         0.047     1.587    alu_obj/auto/FSM_onehot_M_current_ab_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.587    
                         arrival time                           1.797    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 alu_obj/auto/M_stored_a_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alu_obj/error_check/M_stored_a_q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.571ns  (logic 0.209ns (36.588%)  route 0.362ns (63.412%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.051ns
    Source Clock Delay      (SCD):    1.540ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=259, routed)         0.596     1.540    alu_obj/auto/clk_IBUF_BUFG
    SLICE_X64Y48         FDRE                                         r  alu_obj/auto/M_stored_a_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y48         FDRE (Prop_fdre_C_Q)         0.164     1.704 r  alu_obj/auto/M_stored_a_q_reg[2]/Q
                         net (fo=25, routed)          0.362     2.066    alu_obj/auto/M_stored_a_q_reg[15]_0[2]
    SLICE_X58Y55         LUT5 (Prop_lut5_I2_O)        0.045     2.111 r  alu_obj/auto/M_stored_a_q[2]_i_1__0/O
                         net (fo=1, routed)           0.000     2.111    alu_obj/error_check/M_stored_a_q_reg[15]_0[2]
    SLICE_X58Y55         FDRE                                         r  alu_obj/error_check/M_stored_a_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=259, routed)         0.861     2.051    alu_obj/error_check/clk_IBUF_BUFG
    SLICE_X58Y55         FDRE                                         r  alu_obj/error_check/M_stored_a_q_reg[2]/C
                         clock pessimism             -0.246     1.806    
    SLICE_X58Y55         FDRE (Hold_fdre_C_D)         0.091     1.897    alu_obj/error_check/M_stored_a_q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.897    
                         arrival time                           2.111    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 alu_obj/manual/M_stored_a_q_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alu_obj/error_check/M_stored_a_q_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.209ns (64.219%)  route 0.116ns (35.781%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.051ns
    Source Clock Delay      (SCD):    1.536ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=259, routed)         0.592     1.536    alu_obj/manual/clk_IBUF_BUFG
    SLICE_X60Y53         FDRE                                         r  alu_obj/manual/M_stored_a_q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y53         FDRE (Prop_fdre_C_Q)         0.164     1.700 r  alu_obj/manual/M_stored_a_q_reg[12]/Q
                         net (fo=4, routed)           0.116     1.816    alu_obj/auto/M_stored_a_q_reg[14]_0[9]
    SLICE_X61Y53         LUT5 (Prop_lut5_I4_O)        0.045     1.861 r  alu_obj/auto/M_stored_a_q[12]_i_1/O
                         net (fo=1, routed)           0.000     1.861    alu_obj/error_check/M_stored_a_q_reg[15]_0[10]
    SLICE_X61Y53         FDRE                                         r  alu_obj/error_check/M_stored_a_q_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=259, routed)         0.861     2.051    alu_obj/error_check/clk_IBUF_BUFG
    SLICE_X61Y53         FDRE                                         r  alu_obj/error_check/M_stored_a_q_reg[12]/C
                         clock pessimism             -0.503     1.549    
    SLICE_X61Y53         FDRE (Hold_fdre_C_D)         0.091     1.640    alu_obj/error_check/M_stored_a_q_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.640    
                         arrival time                           1.861    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 alu_obj/auto/M_stored_b_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alu_obj/error_check/M_stored_b_q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.586ns  (logic 0.227ns (38.757%)  route 0.359ns (61.243%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    1.540ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=259, routed)         0.596     1.540    alu_obj/auto/clk_IBUF_BUFG
    SLICE_X62Y48         FDRE                                         r  alu_obj/auto/M_stored_b_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y48         FDRE (Prop_fdre_C_Q)         0.128     1.668 r  alu_obj/auto/M_stored_b_q_reg[2]/Q
                         net (fo=5, routed)           0.359     2.026    alu_obj/error_check/M_stored_b_q_reg[9]_0[1]
    SLICE_X59Y50         LUT5 (Prop_lut5_I1_O)        0.099     2.125 r  alu_obj/error_check/M_stored_b_q[2]_i_1__0/O
                         net (fo=1, routed)           0.000     2.125    alu_obj/error_check/M_error_check_new_b[2]
    SLICE_X59Y50         FDRE                                         r  alu_obj/error_check/M_stored_b_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=259, routed)         0.863     2.052    alu_obj/error_check/clk_IBUF_BUFG
    SLICE_X59Y50         FDRE                                         r  alu_obj/error_check/M_stored_b_q_reg[2]/C
                         clock pessimism             -0.246     1.807    
    SLICE_X59Y50         FDRE (Hold_fdre_C_D)         0.091     1.898    alu_obj/error_check/M_stored_b_q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.898    
                         arrival time                           2.125    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 buttoncond_gen_0[1].buttoncond/sync/M_pipe_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            buttoncond_gen_0[1].buttoncond/sync/M_pipe_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.141ns (45.298%)  route 0.170ns (54.702%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.046ns
    Source Clock Delay      (SCD):    1.532ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=259, routed)         0.588     1.532    buttoncond_gen_0[1].buttoncond/sync/clk_IBUF_BUFG
    SLICE_X59Y64         FDRE                                         r  buttoncond_gen_0[1].buttoncond/sync/M_pipe_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y64         FDRE (Prop_fdre_C_Q)         0.141     1.673 r  buttoncond_gen_0[1].buttoncond/sync/M_pipe_q_reg[0]/Q
                         net (fo=1, routed)           0.170     1.843    buttoncond_gen_0[1].buttoncond/sync/M_pipe_d__0[1]
    SLICE_X59Y64         FDRE                                         r  buttoncond_gen_0[1].buttoncond/sync/M_pipe_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=259, routed)         0.856     2.046    buttoncond_gen_0[1].buttoncond/sync/clk_IBUF_BUFG
    SLICE_X59Y64         FDRE                                         r  buttoncond_gen_0[1].buttoncond/sync/M_pipe_q_reg[1]/C
                         clock pessimism             -0.515     1.532    
    SLICE_X59Y64         FDRE (Hold_fdre_C_D)         0.066     1.598    buttoncond_gen_0[1].buttoncond/sync/M_pipe_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.598    
                         arrival time                           1.843    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.246ns  (arrival time - required time)
  Source:                 reset_cond/M_stage_q_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reset_cond/M_stage_q_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.141ns (41.163%)  route 0.202ns (58.837%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=259, routed)         0.565     1.509    reset_cond/clk_IBUF_BUFG
    SLICE_X51Y42         FDSE                                         r  reset_cond/M_stage_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y42         FDSE (Prop_fdse_C_Q)         0.141     1.650 r  reset_cond/M_stage_q_reg[2]/Q
                         net (fo=1, routed)           0.202     1.851    reset_cond/M_stage_d[3]
    SLICE_X54Y46         FDSE                                         r  reset_cond/M_stage_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=259, routed)         0.837     2.027    reset_cond/clk_IBUF_BUFG
    SLICE_X54Y46         FDSE                                         r  reset_cond/M_stage_q_reg[3]/C
                         clock pessimism             -0.480     1.547    
    SLICE_X54Y46         FDSE (Hold_fdse_C_D)         0.059     1.606    reset_cond/M_stage_q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.606    
                         arrival time                           1.851    
  -------------------------------------------------------------------
                         slack                                  0.246    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y59   alu_obj/M_switch_tester_q_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y59   alu_obj/M_switch_tester_q_reg[1]/C
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X63Y49   alu_obj/auto/FSM_onehot_M_current_ab_q_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X63Y49   alu_obj/auto/FSM_onehot_M_current_ab_q_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X63Y49   alu_obj/auto/FSM_onehot_M_current_ab_q_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X63Y49   alu_obj/auto/FSM_onehot_M_current_ab_q_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X63Y49   alu_obj/auto/FSM_onehot_M_current_ab_q_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X63Y49   alu_obj/auto/FSM_onehot_M_current_ab_q_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X61Y47   alu_obj/auto/M_alufn_op_q_reg[0]/C
Low Pulse Width   Fast    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X63Y49   alu_obj/auto/FSM_onehot_M_current_ab_q_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y49   alu_obj/auto/FSM_onehot_M_current_ab_q_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y49   alu_obj/auto/FSM_onehot_M_current_ab_q_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y49   alu_obj/auto/FSM_onehot_M_current_ab_q_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y49   alu_obj/auto/FSM_onehot_M_current_ab_q_reg[4]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y49   alu_obj/auto/FSM_onehot_M_current_ab_q_reg[5]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y53   alu_obj/manual/M_stored_a_q_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y53   alu_obj/manual/M_stored_a_q_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y43   alu_obj/seg/ctr/M_ctr_q_reg[6]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y43   alu_obj/seg/ctr/M_ctr_q_reg[9]/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X63Y49   alu_obj/auto/FSM_onehot_M_current_ab_q_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y49   alu_obj/auto/FSM_onehot_M_current_ab_q_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y49   alu_obj/auto/FSM_onehot_M_current_ab_q_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y49   alu_obj/auto/FSM_onehot_M_current_ab_q_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y49   alu_obj/auto/FSM_onehot_M_current_ab_q_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y49   alu_obj/auto/FSM_onehot_M_current_ab_q_reg[5]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y47   alu_obj/auto/M_alufn_op_q_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y47   alu_obj/auto/M_alufn_op_q_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y47   alu_obj/auto/M_alufn_op_q_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y47   alu_obj/auto/M_alufn_op_q_reg[3]/C



