#-----------------------------------------------------------
# Vivado v2019.1.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2579722 on Sat Jun 29 11:35:40 MDT 2019
# Start of session at: Thu Jul 25 17:30:28 2019
# Process ID: 12008
# Current directory: C:/fft/d
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent16820 C:\fft\d\d.xpr
# Log file: C:/fft/d/vivado.log
# Journal file: C:/fft/d\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/fft/d/d.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
update_compile_order -fileset sources_1
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7k70tfbv676-1
Top: topD
INFO: [Device 21-403] Loading part xc7k70tfbv676-1
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1135.816 ; gain = 95.070
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'topD' [C:/fft/d/d.srcs/sources_1/new/topD.v:24]
	Parameter Nbits bound to: 2 - type: integer 
	Parameter cant bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'D_reg' [C:/fft/d/d.srcs/sources_1/new/D_reg.v:24]
	Parameter Nbits bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'D_reg' (1#1) [C:/fft/d/d.srcs/sources_1/new/D_reg.v:24]
WARNING: [Synth 8-3848] Net Q in module/entity topD does not have driver. [C:/fft/d/d.srcs/sources_1/new/topD.v:34]
INFO: [Synth 8-6155] done synthesizing module 'topD' (2#1) [C:/fft/d/d.srcs/sources_1/new/topD.v:24]
WARNING: [Synth 8-3331] design D_reg has unconnected port D[2]
WARNING: [Synth 8-3331] design D_reg has unconnected port D[3]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1198.730 ; gain = 157.984
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1198.730 ; gain = 157.984
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1198.730 ; gain = 157.984
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1281.852 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:18 ; elapsed = 00:00:09 . Memory (MB): peak = 1324.199 ; gain = 283.453
8 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:23 ; elapsed = 00:00:15 . Memory (MB): peak = 1324.199 ; gain = 283.453
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1369.984 ; gain = 17.336
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'topD' [C:/fft/d/d.srcs/sources_1/new/topD.v:24]
	Parameter Nbits bound to: 2 - type: integer 
	Parameter cant bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'D_reg' [C:/fft/d/d.srcs/sources_1/new/D_reg.v:24]
	Parameter Nbits bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'D_reg' (1#1) [C:/fft/d/d.srcs/sources_1/new/D_reg.v:24]
WARNING: [Synth 8-3848] Net Q in module/entity topD does not have driver. [C:/fft/d/d.srcs/sources_1/new/topD.v:34]
INFO: [Synth 8-6155] done synthesizing module 'topD' (2#1) [C:/fft/d/d.srcs/sources_1/new/topD.v:24]
WARNING: [Synth 8-3331] design D_reg has unconnected port D[2]
WARNING: [Synth 8-3331] design D_reg has unconnected port D[3]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1401.207 ; gain = 48.559
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1401.207 ; gain = 48.559
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1401.207 ; gain = 48.559
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:09 . Memory (MB): peak = 1401.207 ; gain = 48.559
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1475.172 ; gain = 20.785
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'topD' [C:/fft/d/d.srcs/sources_1/new/topD.v:24]
	Parameter Nbits bound to: 2 - type: integer 
	Parameter cant bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'D_reg' [C:/fft/d/d.srcs/sources_1/new/D_reg.v:24]
	Parameter Nbits bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'D_reg' (1#1) [C:/fft/d/d.srcs/sources_1/new/D_reg.v:24]
WARNING: [Synth 8-3848] Net Q in module/entity topD does not have driver. [C:/fft/d/d.srcs/sources_1/new/topD.v:34]
INFO: [Synth 8-6155] done synthesizing module 'topD' (2#1) [C:/fft/d/d.srcs/sources_1/new/topD.v:24]
WARNING: [Synth 8-3331] design D_reg has unconnected port D[2]
WARNING: [Synth 8-3331] design D_reg has unconnected port D[3]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1512.723 ; gain = 58.336
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1512.723 ; gain = 58.336
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1512.723 ; gain = 58.336
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 1512.723 ; gain = 58.336
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1532.313 ; gain = 12.270
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'topD' [C:/fft/d/d.srcs/sources_1/new/topD.v:24]
	Parameter Nbits bound to: 2 - type: integer 
	Parameter cant bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'D_reg' [C:/fft/d/d.srcs/sources_1/new/D_reg.v:24]
	Parameter Nbits bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'D_reg' (1#1) [C:/fft/d/d.srcs/sources_1/new/D_reg.v:24]
WARNING: [Synth 8-3848] Net Q in module/entity topD does not have driver. [C:/fft/d/d.srcs/sources_1/new/topD.v:34]
INFO: [Synth 8-6155] done synthesizing module 'topD' (2#1) [C:/fft/d/d.srcs/sources_1/new/topD.v:24]
WARNING: [Synth 8-3331] design D_reg has unconnected port D[2]
WARNING: [Synth 8-3331] design D_reg has unconnected port D[3]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1547.449 ; gain = 27.406
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1562.113 ; gain = 42.070
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1562.113 ; gain = 42.070
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 1562.113 ; gain = 42.070
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1562.113 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'topD' [C:/fft/d/d.srcs/sources_1/new/topD.v:24]
	Parameter Nbits bound to: 2 - type: integer 
	Parameter cant bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'D_reg' [C:/fft/d/d.srcs/sources_1/new/D_reg.v:24]
	Parameter Nbits bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'D_reg' (1#1) [C:/fft/d/d.srcs/sources_1/new/D_reg.v:24]
WARNING: [Synth 8-3848] Net Q in module/entity topD does not have driver. [C:/fft/d/d.srcs/sources_1/new/topD.v:34]
INFO: [Synth 8-6155] done synthesizing module 'topD' (2#1) [C:/fft/d/d.srcs/sources_1/new/topD.v:24]
WARNING: [Synth 8-3331] design D_reg has unconnected port D[2]
WARNING: [Synth 8-3331] design D_reg has unconnected port D[3]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1563.688 ; gain = 1.574
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1586.492 ; gain = 24.379
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1586.492 ; gain = 24.379
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1586.492 ; gain = 24.379
exit
INFO: [Common 17-206] Exiting Vivado at Thu Jul 25 17:42:36 2019...
