Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Thu Apr 12 14:32:46 2018
| Host         : DESKTOP-C4F8K0T running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file traffic_control_control_sets_placed.rpt
| Design       : traffic_control
| Device       : xc7a35t
--------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     4 |
| Unused register locations in slices containing registers |    15 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              37 |           12 |
| No           | No                    | Yes                    |               4 |            1 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+-----------------------------------+---------------+------------------+------------------+----------------+
|            Clock Signal           | Enable Signal | Set/Reset Signal | Slice Load Count | Bel Load Count |
+-----------------------------------+---------------+------------------+------------------+----------------+
|  clk_div/slow_clock               |               | reset_IBUF       |                1 |              4 |
|  traf_cnt/ew_count_reg[3]_i_1_n_0 |               |                  |                1 |              4 |
|  sensor_NT_IBUF_BUFG              |               |                  |                1 |              4 |
|  clk_IBUF_BUFG                    |               |                  |               10 |             29 |
+-----------------------------------+---------------+------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 4      |                     3 |
| 16+    |                     1 |
+--------+-----------------------+


