// Seed: 3090313613
module module_0 (
    input tri0 id_0,
    output tri0 id_1,
    input uwire id_2,
    output wor id_3,
    output supply0 id_4,
    output tri1 id_5,
    input supply0 id_6
);
  wire id_8;
  ;
endmodule
module module_1 #(
    parameter id_14 = 32'd74,
    parameter id_9  = 32'd78
) (
    input tri0 id_0,
    input tri id_1,
    input tri0 id_2,
    output tri0 id_3,
    output tri id_4,
    output tri0 id_5,
    input tri id_6,
    input uwire id_7,
    output tri id_8,
    output supply1 _id_9,
    output tri id_10,
    output wand id_11
    , _id_14,
    input wand id_12
);
  localparam id_15 = 1;
  module_0 modCall_1 (
      id_0,
      id_4,
      id_7,
      id_4,
      id_11,
      id_8,
      id_6
  );
  assign modCall_1.id_0 = 0;
  generate
    logic [id_14 : id_9] id_16;
    ;
  endgenerate
endmodule
