// Generated by CIRCT firtool-1.62.0
// Standard header to adapt well known macros for register randomization.
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_MEM_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_MEM_INIT
`endif // not def RANDOMIZE
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_REG_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_REG_INIT
`endif // not def RANDOMIZE

// RANDOM may be set to an expression that produces a 32-bit random unsigned value.
`ifndef RANDOM
  `define RANDOM $random
`endif // not def RANDOM

// Users can define INIT_RANDOM as general code that gets injected into the
// initializer block for modules with registers.
`ifndef INIT_RANDOM
  `define INIT_RANDOM
`endif // not def INIT_RANDOM

// If using random initialization, you can also define RANDOMIZE_DELAY to
// customize the delay used, otherwise 0.002 is used.
`ifndef RANDOMIZE_DELAY
  `define RANDOMIZE_DELAY 0.002
`endif // not def RANDOMIZE_DELAY

// Define INIT_RANDOM_PROLOG_ for use in our modules below.
`ifndef INIT_RANDOM_PROLOG_
  `ifdef RANDOMIZE
    `ifdef VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM
    `else  // VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM #`RANDOMIZE_DELAY begin end
    `endif // VERILATOR
  `else  // RANDOMIZE
    `define INIT_RANDOM_PROLOG_
  `endif // RANDOMIZE
`endif // not def INIT_RANDOM_PROLOG_

// Include register initializers in init blocks unless synthesis is set
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_REG_
    `define ENABLE_INITIAL_REG_
  `endif // not def ENABLE_INITIAL_REG_
`endif // not def SYNTHESIS

// Include rmemory initializers in init blocks unless synthesis is set
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_MEM_
    `define ENABLE_INITIAL_MEM_
  `endif // not def ENABLE_INITIAL_MEM_
`endif // not def SYNTHESIS

// Standard header to adapt well known macros for prints and assertions.

// Users can define 'PRINTF_COND' to add an extra gate to prints.
`ifndef PRINTF_COND_
  `ifdef PRINTF_COND
    `define PRINTF_COND_ (`PRINTF_COND)
  `else  // PRINTF_COND
    `define PRINTF_COND_ 1
  `endif // PRINTF_COND
`endif // not def PRINTF_COND_

// Users can define 'ASSERT_VERBOSE_COND' to add an extra gate to assert error printing.
`ifndef ASSERT_VERBOSE_COND_
  `ifdef ASSERT_VERBOSE_COND
    `define ASSERT_VERBOSE_COND_ (`ASSERT_VERBOSE_COND)
  `else  // ASSERT_VERBOSE_COND
    `define ASSERT_VERBOSE_COND_ 1
  `endif // ASSERT_VERBOSE_COND
`endif // not def ASSERT_VERBOSE_COND_

// Users can define 'STOP_COND' to add an extra gate to stop conditions.
`ifndef STOP_COND_
  `ifdef STOP_COND
    `define STOP_COND_ (`STOP_COND)
  `else  // STOP_COND
    `define STOP_COND_ 1
  `endif // STOP_COND
`endif // not def STOP_COND_

module RRArbiter_11(	// src/main/scala/chisel3/util/Arbiter.scala:118:7
  input         clock,	// src/main/scala/chisel3/util/Arbiter.scala:118:7
  output        io_in_0_ready,	// src/main/scala/chisel3/util/Arbiter.scala:52:14
  input         io_in_0_valid,	// src/main/scala/chisel3/util/Arbiter.scala:52:14
  input  [31:0] io_in_0_bits_inst,	// src/main/scala/chisel3/util/Arbiter.scala:52:14
  input  [1:0]  io_in_0_bits_wid,	// src/main/scala/chisel3/util/Arbiter.scala:52:14
  input         io_in_0_bits_fp,	// src/main/scala/chisel3/util/Arbiter.scala:52:14
  input  [1:0]  io_in_0_bits_branch,	// src/main/scala/chisel3/util/Arbiter.scala:52:14
  input         io_in_0_bits_simt_stack,	// src/main/scala/chisel3/util/Arbiter.scala:52:14
                io_in_0_bits_simt_stack_op,	// src/main/scala/chisel3/util/Arbiter.scala:52:14
                io_in_0_bits_barrier,	// src/main/scala/chisel3/util/Arbiter.scala:52:14
  input  [1:0]  io_in_0_bits_csr,	// src/main/scala/chisel3/util/Arbiter.scala:52:14
  input         io_in_0_bits_reverse,	// src/main/scala/chisel3/util/Arbiter.scala:52:14
  input  [1:0]  io_in_0_bits_sel_alu2,	// src/main/scala/chisel3/util/Arbiter.scala:52:14
                io_in_0_bits_sel_alu1,	// src/main/scala/chisel3/util/Arbiter.scala:52:14
  input         io_in_0_bits_isvec,	// src/main/scala/chisel3/util/Arbiter.scala:52:14
  input  [1:0]  io_in_0_bits_sel_alu3,	// src/main/scala/chisel3/util/Arbiter.scala:52:14
  input         io_in_0_bits_mask,	// src/main/scala/chisel3/util/Arbiter.scala:52:14
  input  [3:0]  io_in_0_bits_sel_imm,	// src/main/scala/chisel3/util/Arbiter.scala:52:14
  input  [1:0]  io_in_0_bits_mem_whb,	// src/main/scala/chisel3/util/Arbiter.scala:52:14
  input         io_in_0_bits_mem_unsigned,	// src/main/scala/chisel3/util/Arbiter.scala:52:14
  input  [5:0]  io_in_0_bits_alu_fn,	// src/main/scala/chisel3/util/Arbiter.scala:52:14
  input         io_in_0_bits_force_rm_rtz,	// src/main/scala/chisel3/util/Arbiter.scala:52:14
                io_in_0_bits_is_vls12,	// src/main/scala/chisel3/util/Arbiter.scala:52:14
                io_in_0_bits_mem,	// src/main/scala/chisel3/util/Arbiter.scala:52:14
                io_in_0_bits_mul,	// src/main/scala/chisel3/util/Arbiter.scala:52:14
                io_in_0_bits_tc,	// src/main/scala/chisel3/util/Arbiter.scala:52:14
                io_in_0_bits_disable_mask,	// src/main/scala/chisel3/util/Arbiter.scala:52:14
                io_in_0_bits_custom_signal_0,	// src/main/scala/chisel3/util/Arbiter.scala:52:14
  input  [1:0]  io_in_0_bits_mem_cmd,	// src/main/scala/chisel3/util/Arbiter.scala:52:14
                io_in_0_bits_mop,	// src/main/scala/chisel3/util/Arbiter.scala:52:14
  input  [7:0]  io_in_0_bits_reg_idx1,	// src/main/scala/chisel3/util/Arbiter.scala:52:14
                io_in_0_bits_reg_idx2,	// src/main/scala/chisel3/util/Arbiter.scala:52:14
                io_in_0_bits_reg_idx3,	// src/main/scala/chisel3/util/Arbiter.scala:52:14
                io_in_0_bits_reg_idxw,	// src/main/scala/chisel3/util/Arbiter.scala:52:14
  input         io_in_0_bits_wvd,	// src/main/scala/chisel3/util/Arbiter.scala:52:14
                io_in_0_bits_fence,	// src/main/scala/chisel3/util/Arbiter.scala:52:14
                io_in_0_bits_sfu,	// src/main/scala/chisel3/util/Arbiter.scala:52:14
                io_in_0_bits_readmask,	// src/main/scala/chisel3/util/Arbiter.scala:52:14
                io_in_0_bits_writemask,	// src/main/scala/chisel3/util/Arbiter.scala:52:14
                io_in_0_bits_wxd,	// src/main/scala/chisel3/util/Arbiter.scala:52:14
  input  [31:0] io_in_0_bits_pc,	// src/main/scala/chisel3/util/Arbiter.scala:52:14
  input  [6:0]  io_in_0_bits_imm_ext,	// src/main/scala/chisel3/util/Arbiter.scala:52:14
  input  [7:0]  io_in_0_bits_spike_info_sm_id,	// src/main/scala/chisel3/util/Arbiter.scala:52:14
  input  [31:0] io_in_0_bits_spike_info_pc,	// src/main/scala/chisel3/util/Arbiter.scala:52:14
                io_in_0_bits_spike_info_inst,	// src/main/scala/chisel3/util/Arbiter.scala:52:14
  input         io_in_0_bits_atomic,	// src/main/scala/chisel3/util/Arbiter.scala:52:14
                io_in_0_bits_aq,	// src/main/scala/chisel3/util/Arbiter.scala:52:14
                io_in_0_bits_rl,	// src/main/scala/chisel3/util/Arbiter.scala:52:14
  output        io_in_1_ready,	// src/main/scala/chisel3/util/Arbiter.scala:52:14
  input         io_in_1_valid,	// src/main/scala/chisel3/util/Arbiter.scala:52:14
  input  [31:0] io_in_1_bits_inst,	// src/main/scala/chisel3/util/Arbiter.scala:52:14
  input  [1:0]  io_in_1_bits_wid,	// src/main/scala/chisel3/util/Arbiter.scala:52:14
  input         io_in_1_bits_fp,	// src/main/scala/chisel3/util/Arbiter.scala:52:14
  input  [1:0]  io_in_1_bits_branch,	// src/main/scala/chisel3/util/Arbiter.scala:52:14
  input         io_in_1_bits_simt_stack,	// src/main/scala/chisel3/util/Arbiter.scala:52:14
                io_in_1_bits_simt_stack_op,	// src/main/scala/chisel3/util/Arbiter.scala:52:14
                io_in_1_bits_barrier,	// src/main/scala/chisel3/util/Arbiter.scala:52:14
  input  [1:0]  io_in_1_bits_csr,	// src/main/scala/chisel3/util/Arbiter.scala:52:14
  input         io_in_1_bits_reverse,	// src/main/scala/chisel3/util/Arbiter.scala:52:14
  input  [1:0]  io_in_1_bits_sel_alu2,	// src/main/scala/chisel3/util/Arbiter.scala:52:14
                io_in_1_bits_sel_alu1,	// src/main/scala/chisel3/util/Arbiter.scala:52:14
  input         io_in_1_bits_isvec,	// src/main/scala/chisel3/util/Arbiter.scala:52:14
  input  [1:0]  io_in_1_bits_sel_alu3,	// src/main/scala/chisel3/util/Arbiter.scala:52:14
  input         io_in_1_bits_mask,	// src/main/scala/chisel3/util/Arbiter.scala:52:14
  input  [3:0]  io_in_1_bits_sel_imm,	// src/main/scala/chisel3/util/Arbiter.scala:52:14
  input  [1:0]  io_in_1_bits_mem_whb,	// src/main/scala/chisel3/util/Arbiter.scala:52:14
  input         io_in_1_bits_mem_unsigned,	// src/main/scala/chisel3/util/Arbiter.scala:52:14
  input  [5:0]  io_in_1_bits_alu_fn,	// src/main/scala/chisel3/util/Arbiter.scala:52:14
  input         io_in_1_bits_force_rm_rtz,	// src/main/scala/chisel3/util/Arbiter.scala:52:14
                io_in_1_bits_is_vls12,	// src/main/scala/chisel3/util/Arbiter.scala:52:14
                io_in_1_bits_mem,	// src/main/scala/chisel3/util/Arbiter.scala:52:14
                io_in_1_bits_mul,	// src/main/scala/chisel3/util/Arbiter.scala:52:14
                io_in_1_bits_tc,	// src/main/scala/chisel3/util/Arbiter.scala:52:14
                io_in_1_bits_disable_mask,	// src/main/scala/chisel3/util/Arbiter.scala:52:14
                io_in_1_bits_custom_signal_0,	// src/main/scala/chisel3/util/Arbiter.scala:52:14
  input  [1:0]  io_in_1_bits_mem_cmd,	// src/main/scala/chisel3/util/Arbiter.scala:52:14
                io_in_1_bits_mop,	// src/main/scala/chisel3/util/Arbiter.scala:52:14
  input  [7:0]  io_in_1_bits_reg_idx1,	// src/main/scala/chisel3/util/Arbiter.scala:52:14
                io_in_1_bits_reg_idx2,	// src/main/scala/chisel3/util/Arbiter.scala:52:14
                io_in_1_bits_reg_idx3,	// src/main/scala/chisel3/util/Arbiter.scala:52:14
                io_in_1_bits_reg_idxw,	// src/main/scala/chisel3/util/Arbiter.scala:52:14
  input         io_in_1_bits_wvd,	// src/main/scala/chisel3/util/Arbiter.scala:52:14
                io_in_1_bits_fence,	// src/main/scala/chisel3/util/Arbiter.scala:52:14
                io_in_1_bits_sfu,	// src/main/scala/chisel3/util/Arbiter.scala:52:14
                io_in_1_bits_readmask,	// src/main/scala/chisel3/util/Arbiter.scala:52:14
                io_in_1_bits_writemask,	// src/main/scala/chisel3/util/Arbiter.scala:52:14
                io_in_1_bits_wxd,	// src/main/scala/chisel3/util/Arbiter.scala:52:14
  input  [31:0] io_in_1_bits_pc,	// src/main/scala/chisel3/util/Arbiter.scala:52:14
  input  [6:0]  io_in_1_bits_imm_ext,	// src/main/scala/chisel3/util/Arbiter.scala:52:14
  input  [7:0]  io_in_1_bits_spike_info_sm_id,	// src/main/scala/chisel3/util/Arbiter.scala:52:14
  input  [31:0] io_in_1_bits_spike_info_pc,	// src/main/scala/chisel3/util/Arbiter.scala:52:14
                io_in_1_bits_spike_info_inst,	// src/main/scala/chisel3/util/Arbiter.scala:52:14
  input         io_in_1_bits_atomic,	// src/main/scala/chisel3/util/Arbiter.scala:52:14
                io_in_1_bits_aq,	// src/main/scala/chisel3/util/Arbiter.scala:52:14
                io_in_1_bits_rl,	// src/main/scala/chisel3/util/Arbiter.scala:52:14
  output        io_in_2_ready,	// src/main/scala/chisel3/util/Arbiter.scala:52:14
  input         io_in_2_valid,	// src/main/scala/chisel3/util/Arbiter.scala:52:14
  input  [31:0] io_in_2_bits_inst,	// src/main/scala/chisel3/util/Arbiter.scala:52:14
  input  [1:0]  io_in_2_bits_wid,	// src/main/scala/chisel3/util/Arbiter.scala:52:14
  input         io_in_2_bits_fp,	// src/main/scala/chisel3/util/Arbiter.scala:52:14
  input  [1:0]  io_in_2_bits_branch,	// src/main/scala/chisel3/util/Arbiter.scala:52:14
  input         io_in_2_bits_simt_stack,	// src/main/scala/chisel3/util/Arbiter.scala:52:14
                io_in_2_bits_simt_stack_op,	// src/main/scala/chisel3/util/Arbiter.scala:52:14
                io_in_2_bits_barrier,	// src/main/scala/chisel3/util/Arbiter.scala:52:14
  input  [1:0]  io_in_2_bits_csr,	// src/main/scala/chisel3/util/Arbiter.scala:52:14
  input         io_in_2_bits_reverse,	// src/main/scala/chisel3/util/Arbiter.scala:52:14
  input  [1:0]  io_in_2_bits_sel_alu2,	// src/main/scala/chisel3/util/Arbiter.scala:52:14
                io_in_2_bits_sel_alu1,	// src/main/scala/chisel3/util/Arbiter.scala:52:14
  input         io_in_2_bits_isvec,	// src/main/scala/chisel3/util/Arbiter.scala:52:14
  input  [1:0]  io_in_2_bits_sel_alu3,	// src/main/scala/chisel3/util/Arbiter.scala:52:14
  input         io_in_2_bits_mask,	// src/main/scala/chisel3/util/Arbiter.scala:52:14
  input  [3:0]  io_in_2_bits_sel_imm,	// src/main/scala/chisel3/util/Arbiter.scala:52:14
  input  [1:0]  io_in_2_bits_mem_whb,	// src/main/scala/chisel3/util/Arbiter.scala:52:14
  input         io_in_2_bits_mem_unsigned,	// src/main/scala/chisel3/util/Arbiter.scala:52:14
  input  [5:0]  io_in_2_bits_alu_fn,	// src/main/scala/chisel3/util/Arbiter.scala:52:14
  input         io_in_2_bits_force_rm_rtz,	// src/main/scala/chisel3/util/Arbiter.scala:52:14
                io_in_2_bits_is_vls12,	// src/main/scala/chisel3/util/Arbiter.scala:52:14
                io_in_2_bits_mem,	// src/main/scala/chisel3/util/Arbiter.scala:52:14
                io_in_2_bits_mul,	// src/main/scala/chisel3/util/Arbiter.scala:52:14
                io_in_2_bits_tc,	// src/main/scala/chisel3/util/Arbiter.scala:52:14
                io_in_2_bits_disable_mask,	// src/main/scala/chisel3/util/Arbiter.scala:52:14
                io_in_2_bits_custom_signal_0,	// src/main/scala/chisel3/util/Arbiter.scala:52:14
  input  [1:0]  io_in_2_bits_mem_cmd,	// src/main/scala/chisel3/util/Arbiter.scala:52:14
                io_in_2_bits_mop,	// src/main/scala/chisel3/util/Arbiter.scala:52:14
  input  [7:0]  io_in_2_bits_reg_idx1,	// src/main/scala/chisel3/util/Arbiter.scala:52:14
                io_in_2_bits_reg_idx2,	// src/main/scala/chisel3/util/Arbiter.scala:52:14
                io_in_2_bits_reg_idx3,	// src/main/scala/chisel3/util/Arbiter.scala:52:14
                io_in_2_bits_reg_idxw,	// src/main/scala/chisel3/util/Arbiter.scala:52:14
  input         io_in_2_bits_wvd,	// src/main/scala/chisel3/util/Arbiter.scala:52:14
                io_in_2_bits_fence,	// src/main/scala/chisel3/util/Arbiter.scala:52:14
                io_in_2_bits_sfu,	// src/main/scala/chisel3/util/Arbiter.scala:52:14
                io_in_2_bits_readmask,	// src/main/scala/chisel3/util/Arbiter.scala:52:14
                io_in_2_bits_writemask,	// src/main/scala/chisel3/util/Arbiter.scala:52:14
                io_in_2_bits_wxd,	// src/main/scala/chisel3/util/Arbiter.scala:52:14
  input  [31:0] io_in_2_bits_pc,	// src/main/scala/chisel3/util/Arbiter.scala:52:14
  input  [6:0]  io_in_2_bits_imm_ext,	// src/main/scala/chisel3/util/Arbiter.scala:52:14
  input  [7:0]  io_in_2_bits_spike_info_sm_id,	// src/main/scala/chisel3/util/Arbiter.scala:52:14
  input  [31:0] io_in_2_bits_spike_info_pc,	// src/main/scala/chisel3/util/Arbiter.scala:52:14
                io_in_2_bits_spike_info_inst,	// src/main/scala/chisel3/util/Arbiter.scala:52:14
  input         io_in_2_bits_atomic,	// src/main/scala/chisel3/util/Arbiter.scala:52:14
                io_in_2_bits_aq,	// src/main/scala/chisel3/util/Arbiter.scala:52:14
                io_in_2_bits_rl,	// src/main/scala/chisel3/util/Arbiter.scala:52:14
  output        io_in_3_ready,	// src/main/scala/chisel3/util/Arbiter.scala:52:14
  input         io_in_3_valid,	// src/main/scala/chisel3/util/Arbiter.scala:52:14
  input  [31:0] io_in_3_bits_inst,	// src/main/scala/chisel3/util/Arbiter.scala:52:14
  input  [1:0]  io_in_3_bits_wid,	// src/main/scala/chisel3/util/Arbiter.scala:52:14
  input         io_in_3_bits_fp,	// src/main/scala/chisel3/util/Arbiter.scala:52:14
  input  [1:0]  io_in_3_bits_branch,	// src/main/scala/chisel3/util/Arbiter.scala:52:14
  input         io_in_3_bits_simt_stack,	// src/main/scala/chisel3/util/Arbiter.scala:52:14
                io_in_3_bits_simt_stack_op,	// src/main/scala/chisel3/util/Arbiter.scala:52:14
                io_in_3_bits_barrier,	// src/main/scala/chisel3/util/Arbiter.scala:52:14
  input  [1:0]  io_in_3_bits_csr,	// src/main/scala/chisel3/util/Arbiter.scala:52:14
  input         io_in_3_bits_reverse,	// src/main/scala/chisel3/util/Arbiter.scala:52:14
  input  [1:0]  io_in_3_bits_sel_alu2,	// src/main/scala/chisel3/util/Arbiter.scala:52:14
                io_in_3_bits_sel_alu1,	// src/main/scala/chisel3/util/Arbiter.scala:52:14
  input         io_in_3_bits_isvec,	// src/main/scala/chisel3/util/Arbiter.scala:52:14
  input  [1:0]  io_in_3_bits_sel_alu3,	// src/main/scala/chisel3/util/Arbiter.scala:52:14
  input         io_in_3_bits_mask,	// src/main/scala/chisel3/util/Arbiter.scala:52:14
  input  [3:0]  io_in_3_bits_sel_imm,	// src/main/scala/chisel3/util/Arbiter.scala:52:14
  input  [1:0]  io_in_3_bits_mem_whb,	// src/main/scala/chisel3/util/Arbiter.scala:52:14
  input         io_in_3_bits_mem_unsigned,	// src/main/scala/chisel3/util/Arbiter.scala:52:14
  input  [5:0]  io_in_3_bits_alu_fn,	// src/main/scala/chisel3/util/Arbiter.scala:52:14
  input         io_in_3_bits_force_rm_rtz,	// src/main/scala/chisel3/util/Arbiter.scala:52:14
                io_in_3_bits_is_vls12,	// src/main/scala/chisel3/util/Arbiter.scala:52:14
                io_in_3_bits_mem,	// src/main/scala/chisel3/util/Arbiter.scala:52:14
                io_in_3_bits_mul,	// src/main/scala/chisel3/util/Arbiter.scala:52:14
                io_in_3_bits_tc,	// src/main/scala/chisel3/util/Arbiter.scala:52:14
                io_in_3_bits_disable_mask,	// src/main/scala/chisel3/util/Arbiter.scala:52:14
                io_in_3_bits_custom_signal_0,	// src/main/scala/chisel3/util/Arbiter.scala:52:14
  input  [1:0]  io_in_3_bits_mem_cmd,	// src/main/scala/chisel3/util/Arbiter.scala:52:14
                io_in_3_bits_mop,	// src/main/scala/chisel3/util/Arbiter.scala:52:14
  input  [7:0]  io_in_3_bits_reg_idx1,	// src/main/scala/chisel3/util/Arbiter.scala:52:14
                io_in_3_bits_reg_idx2,	// src/main/scala/chisel3/util/Arbiter.scala:52:14
                io_in_3_bits_reg_idx3,	// src/main/scala/chisel3/util/Arbiter.scala:52:14
                io_in_3_bits_reg_idxw,	// src/main/scala/chisel3/util/Arbiter.scala:52:14
  input         io_in_3_bits_wvd,	// src/main/scala/chisel3/util/Arbiter.scala:52:14
                io_in_3_bits_fence,	// src/main/scala/chisel3/util/Arbiter.scala:52:14
                io_in_3_bits_sfu,	// src/main/scala/chisel3/util/Arbiter.scala:52:14
                io_in_3_bits_readmask,	// src/main/scala/chisel3/util/Arbiter.scala:52:14
                io_in_3_bits_writemask,	// src/main/scala/chisel3/util/Arbiter.scala:52:14
                io_in_3_bits_wxd,	// src/main/scala/chisel3/util/Arbiter.scala:52:14
  input  [31:0] io_in_3_bits_pc,	// src/main/scala/chisel3/util/Arbiter.scala:52:14
  input  [6:0]  io_in_3_bits_imm_ext,	// src/main/scala/chisel3/util/Arbiter.scala:52:14
  input  [7:0]  io_in_3_bits_spike_info_sm_id,	// src/main/scala/chisel3/util/Arbiter.scala:52:14
  input  [31:0] io_in_3_bits_spike_info_pc,	// src/main/scala/chisel3/util/Arbiter.scala:52:14
                io_in_3_bits_spike_info_inst,	// src/main/scala/chisel3/util/Arbiter.scala:52:14
  input         io_in_3_bits_atomic,	// src/main/scala/chisel3/util/Arbiter.scala:52:14
                io_in_3_bits_aq,	// src/main/scala/chisel3/util/Arbiter.scala:52:14
                io_in_3_bits_rl,	// src/main/scala/chisel3/util/Arbiter.scala:52:14
                io_out_ready,	// src/main/scala/chisel3/util/Arbiter.scala:52:14
  output        io_out_valid,	// src/main/scala/chisel3/util/Arbiter.scala:52:14
  output [31:0] io_out_bits_inst,	// src/main/scala/chisel3/util/Arbiter.scala:52:14
  output [1:0]  io_out_bits_wid,	// src/main/scala/chisel3/util/Arbiter.scala:52:14
  output        io_out_bits_fp,	// src/main/scala/chisel3/util/Arbiter.scala:52:14
  output [1:0]  io_out_bits_branch,	// src/main/scala/chisel3/util/Arbiter.scala:52:14
  output        io_out_bits_simt_stack,	// src/main/scala/chisel3/util/Arbiter.scala:52:14
                io_out_bits_simt_stack_op,	// src/main/scala/chisel3/util/Arbiter.scala:52:14
                io_out_bits_barrier,	// src/main/scala/chisel3/util/Arbiter.scala:52:14
  output [1:0]  io_out_bits_csr,	// src/main/scala/chisel3/util/Arbiter.scala:52:14
  output        io_out_bits_reverse,	// src/main/scala/chisel3/util/Arbiter.scala:52:14
  output [1:0]  io_out_bits_sel_alu2,	// src/main/scala/chisel3/util/Arbiter.scala:52:14
                io_out_bits_sel_alu1,	// src/main/scala/chisel3/util/Arbiter.scala:52:14
  output        io_out_bits_isvec,	// src/main/scala/chisel3/util/Arbiter.scala:52:14
  output [1:0]  io_out_bits_sel_alu3,	// src/main/scala/chisel3/util/Arbiter.scala:52:14
  output        io_out_bits_mask,	// src/main/scala/chisel3/util/Arbiter.scala:52:14
  output [3:0]  io_out_bits_sel_imm,	// src/main/scala/chisel3/util/Arbiter.scala:52:14
  output [1:0]  io_out_bits_mem_whb,	// src/main/scala/chisel3/util/Arbiter.scala:52:14
  output        io_out_bits_mem_unsigned,	// src/main/scala/chisel3/util/Arbiter.scala:52:14
  output [5:0]  io_out_bits_alu_fn,	// src/main/scala/chisel3/util/Arbiter.scala:52:14
  output        io_out_bits_force_rm_rtz,	// src/main/scala/chisel3/util/Arbiter.scala:52:14
                io_out_bits_is_vls12,	// src/main/scala/chisel3/util/Arbiter.scala:52:14
                io_out_bits_mem,	// src/main/scala/chisel3/util/Arbiter.scala:52:14
                io_out_bits_mul,	// src/main/scala/chisel3/util/Arbiter.scala:52:14
                io_out_bits_tc,	// src/main/scala/chisel3/util/Arbiter.scala:52:14
                io_out_bits_disable_mask,	// src/main/scala/chisel3/util/Arbiter.scala:52:14
                io_out_bits_custom_signal_0,	// src/main/scala/chisel3/util/Arbiter.scala:52:14
  output [1:0]  io_out_bits_mem_cmd,	// src/main/scala/chisel3/util/Arbiter.scala:52:14
                io_out_bits_mop,	// src/main/scala/chisel3/util/Arbiter.scala:52:14
  output [7:0]  io_out_bits_reg_idx1,	// src/main/scala/chisel3/util/Arbiter.scala:52:14
                io_out_bits_reg_idx2,	// src/main/scala/chisel3/util/Arbiter.scala:52:14
                io_out_bits_reg_idx3,	// src/main/scala/chisel3/util/Arbiter.scala:52:14
                io_out_bits_reg_idxw,	// src/main/scala/chisel3/util/Arbiter.scala:52:14
  output        io_out_bits_wvd,	// src/main/scala/chisel3/util/Arbiter.scala:52:14
                io_out_bits_fence,	// src/main/scala/chisel3/util/Arbiter.scala:52:14
                io_out_bits_sfu,	// src/main/scala/chisel3/util/Arbiter.scala:52:14
                io_out_bits_readmask,	// src/main/scala/chisel3/util/Arbiter.scala:52:14
                io_out_bits_writemask,	// src/main/scala/chisel3/util/Arbiter.scala:52:14
                io_out_bits_wxd,	// src/main/scala/chisel3/util/Arbiter.scala:52:14
  output [31:0] io_out_bits_pc,	// src/main/scala/chisel3/util/Arbiter.scala:52:14
  output [6:0]  io_out_bits_imm_ext,	// src/main/scala/chisel3/util/Arbiter.scala:52:14
  output [7:0]  io_out_bits_spike_info_sm_id,	// src/main/scala/chisel3/util/Arbiter.scala:52:14
  output [31:0] io_out_bits_spike_info_pc,	// src/main/scala/chisel3/util/Arbiter.scala:52:14
                io_out_bits_spike_info_inst,	// src/main/scala/chisel3/util/Arbiter.scala:52:14
  output        io_out_bits_atomic,	// src/main/scala/chisel3/util/Arbiter.scala:52:14
                io_out_bits_aq,	// src/main/scala/chisel3/util/Arbiter.scala:52:14
                io_out_bits_rl	// src/main/scala/chisel3/util/Arbiter.scala:52:14
);

  wire [1:0]       io_chosen_choice;	// src/main/scala/chisel3/util/Arbiter.scala:94:{24,33}
  wire [3:0]       _GEN =
    {{io_in_3_valid}, {io_in_2_valid}, {io_in_1_valid}, {io_in_0_valid}};	// src/main/scala/chisel3/util/Arbiter.scala:55:16
  wire             io_out_valid_0 = _GEN[io_chosen_choice];	// src/main/scala/chisel3/util/Arbiter.scala:55:16, :94:{24,33}
  wire [3:0][31:0] _GEN_0 =
    {{io_in_3_bits_inst}, {io_in_2_bits_inst}, {io_in_1_bits_inst}, {io_in_0_bits_inst}};	// src/main/scala/chisel3/util/Arbiter.scala:55:16
  wire [3:0][1:0]  _GEN_1 =
    {{io_in_3_bits_wid}, {io_in_2_bits_wid}, {io_in_1_bits_wid}, {io_in_0_bits_wid}};	// src/main/scala/chisel3/util/Arbiter.scala:55:16
  wire [3:0]       _GEN_2 =
    {{io_in_3_bits_fp}, {io_in_2_bits_fp}, {io_in_1_bits_fp}, {io_in_0_bits_fp}};	// src/main/scala/chisel3/util/Arbiter.scala:55:16
  wire [3:0][1:0]  _GEN_3 =
    {{io_in_3_bits_branch},
     {io_in_2_bits_branch},
     {io_in_1_bits_branch},
     {io_in_0_bits_branch}};	// src/main/scala/chisel3/util/Arbiter.scala:55:16
  wire [3:0]       _GEN_4 =
    {{io_in_3_bits_simt_stack},
     {io_in_2_bits_simt_stack},
     {io_in_1_bits_simt_stack},
     {io_in_0_bits_simt_stack}};	// src/main/scala/chisel3/util/Arbiter.scala:55:16
  wire [3:0]       _GEN_5 =
    {{io_in_3_bits_simt_stack_op},
     {io_in_2_bits_simt_stack_op},
     {io_in_1_bits_simt_stack_op},
     {io_in_0_bits_simt_stack_op}};	// src/main/scala/chisel3/util/Arbiter.scala:55:16
  wire [3:0]       _GEN_6 =
    {{io_in_3_bits_barrier},
     {io_in_2_bits_barrier},
     {io_in_1_bits_barrier},
     {io_in_0_bits_barrier}};	// src/main/scala/chisel3/util/Arbiter.scala:55:16
  wire [3:0][1:0]  _GEN_7 =
    {{io_in_3_bits_csr}, {io_in_2_bits_csr}, {io_in_1_bits_csr}, {io_in_0_bits_csr}};	// src/main/scala/chisel3/util/Arbiter.scala:55:16
  wire [3:0]       _GEN_8 =
    {{io_in_3_bits_reverse},
     {io_in_2_bits_reverse},
     {io_in_1_bits_reverse},
     {io_in_0_bits_reverse}};	// src/main/scala/chisel3/util/Arbiter.scala:55:16
  wire [3:0][1:0]  _GEN_9 =
    {{io_in_3_bits_sel_alu2},
     {io_in_2_bits_sel_alu2},
     {io_in_1_bits_sel_alu2},
     {io_in_0_bits_sel_alu2}};	// src/main/scala/chisel3/util/Arbiter.scala:55:16
  wire [3:0][1:0]  _GEN_10 =
    {{io_in_3_bits_sel_alu1},
     {io_in_2_bits_sel_alu1},
     {io_in_1_bits_sel_alu1},
     {io_in_0_bits_sel_alu1}};	// src/main/scala/chisel3/util/Arbiter.scala:55:16
  wire [3:0]       _GEN_11 =
    {{io_in_3_bits_isvec},
     {io_in_2_bits_isvec},
     {io_in_1_bits_isvec},
     {io_in_0_bits_isvec}};	// src/main/scala/chisel3/util/Arbiter.scala:55:16
  wire [3:0][1:0]  _GEN_12 =
    {{io_in_3_bits_sel_alu3},
     {io_in_2_bits_sel_alu3},
     {io_in_1_bits_sel_alu3},
     {io_in_0_bits_sel_alu3}};	// src/main/scala/chisel3/util/Arbiter.scala:55:16
  wire [3:0]       _GEN_13 =
    {{io_in_3_bits_mask}, {io_in_2_bits_mask}, {io_in_1_bits_mask}, {io_in_0_bits_mask}};	// src/main/scala/chisel3/util/Arbiter.scala:55:16
  wire [3:0][3:0]  _GEN_14 =
    {{io_in_3_bits_sel_imm},
     {io_in_2_bits_sel_imm},
     {io_in_1_bits_sel_imm},
     {io_in_0_bits_sel_imm}};	// src/main/scala/chisel3/util/Arbiter.scala:55:16
  wire [3:0][1:0]  _GEN_15 =
    {{io_in_3_bits_mem_whb},
     {io_in_2_bits_mem_whb},
     {io_in_1_bits_mem_whb},
     {io_in_0_bits_mem_whb}};	// src/main/scala/chisel3/util/Arbiter.scala:55:16
  wire [3:0]       _GEN_16 =
    {{io_in_3_bits_mem_unsigned},
     {io_in_2_bits_mem_unsigned},
     {io_in_1_bits_mem_unsigned},
     {io_in_0_bits_mem_unsigned}};	// src/main/scala/chisel3/util/Arbiter.scala:55:16
  wire [3:0][5:0]  _GEN_17 =
    {{io_in_3_bits_alu_fn},
     {io_in_2_bits_alu_fn},
     {io_in_1_bits_alu_fn},
     {io_in_0_bits_alu_fn}};	// src/main/scala/chisel3/util/Arbiter.scala:55:16
  wire [3:0]       _GEN_18 =
    {{io_in_3_bits_force_rm_rtz},
     {io_in_2_bits_force_rm_rtz},
     {io_in_1_bits_force_rm_rtz},
     {io_in_0_bits_force_rm_rtz}};	// src/main/scala/chisel3/util/Arbiter.scala:55:16
  wire [3:0]       _GEN_19 =
    {{io_in_3_bits_is_vls12},
     {io_in_2_bits_is_vls12},
     {io_in_1_bits_is_vls12},
     {io_in_0_bits_is_vls12}};	// src/main/scala/chisel3/util/Arbiter.scala:55:16
  wire [3:0]       _GEN_20 =
    {{io_in_3_bits_mem}, {io_in_2_bits_mem}, {io_in_1_bits_mem}, {io_in_0_bits_mem}};	// src/main/scala/chisel3/util/Arbiter.scala:55:16
  wire [3:0]       _GEN_21 =
    {{io_in_3_bits_mul}, {io_in_2_bits_mul}, {io_in_1_bits_mul}, {io_in_0_bits_mul}};	// src/main/scala/chisel3/util/Arbiter.scala:55:16
  wire [3:0]       _GEN_22 =
    {{io_in_3_bits_tc}, {io_in_2_bits_tc}, {io_in_1_bits_tc}, {io_in_0_bits_tc}};	// src/main/scala/chisel3/util/Arbiter.scala:55:16
  wire [3:0]       _GEN_23 =
    {{io_in_3_bits_disable_mask},
     {io_in_2_bits_disable_mask},
     {io_in_1_bits_disable_mask},
     {io_in_0_bits_disable_mask}};	// src/main/scala/chisel3/util/Arbiter.scala:55:16
  wire [3:0]       _GEN_24 =
    {{io_in_3_bits_custom_signal_0},
     {io_in_2_bits_custom_signal_0},
     {io_in_1_bits_custom_signal_0},
     {io_in_0_bits_custom_signal_0}};	// src/main/scala/chisel3/util/Arbiter.scala:55:16
  wire [3:0][1:0]  _GEN_25 =
    {{io_in_3_bits_mem_cmd},
     {io_in_2_bits_mem_cmd},
     {io_in_1_bits_mem_cmd},
     {io_in_0_bits_mem_cmd}};	// src/main/scala/chisel3/util/Arbiter.scala:55:16
  wire [3:0][1:0]  _GEN_26 =
    {{io_in_3_bits_mop}, {io_in_2_bits_mop}, {io_in_1_bits_mop}, {io_in_0_bits_mop}};	// src/main/scala/chisel3/util/Arbiter.scala:55:16
  wire [3:0][7:0]  _GEN_27 =
    {{io_in_3_bits_reg_idx1},
     {io_in_2_bits_reg_idx1},
     {io_in_1_bits_reg_idx1},
     {io_in_0_bits_reg_idx1}};	// src/main/scala/chisel3/util/Arbiter.scala:55:16
  wire [3:0][7:0]  _GEN_28 =
    {{io_in_3_bits_reg_idx2},
     {io_in_2_bits_reg_idx2},
     {io_in_1_bits_reg_idx2},
     {io_in_0_bits_reg_idx2}};	// src/main/scala/chisel3/util/Arbiter.scala:55:16
  wire [3:0][7:0]  _GEN_29 =
    {{io_in_3_bits_reg_idx3},
     {io_in_2_bits_reg_idx3},
     {io_in_1_bits_reg_idx3},
     {io_in_0_bits_reg_idx3}};	// src/main/scala/chisel3/util/Arbiter.scala:55:16
  wire [3:0][7:0]  _GEN_30 =
    {{io_in_3_bits_reg_idxw},
     {io_in_2_bits_reg_idxw},
     {io_in_1_bits_reg_idxw},
     {io_in_0_bits_reg_idxw}};	// src/main/scala/chisel3/util/Arbiter.scala:55:16
  wire [3:0]       _GEN_31 =
    {{io_in_3_bits_wvd}, {io_in_2_bits_wvd}, {io_in_1_bits_wvd}, {io_in_0_bits_wvd}};	// src/main/scala/chisel3/util/Arbiter.scala:55:16
  wire [3:0]       _GEN_32 =
    {{io_in_3_bits_fence},
     {io_in_2_bits_fence},
     {io_in_1_bits_fence},
     {io_in_0_bits_fence}};	// src/main/scala/chisel3/util/Arbiter.scala:55:16
  wire [3:0]       _GEN_33 =
    {{io_in_3_bits_sfu}, {io_in_2_bits_sfu}, {io_in_1_bits_sfu}, {io_in_0_bits_sfu}};	// src/main/scala/chisel3/util/Arbiter.scala:55:16
  wire [3:0]       _GEN_34 =
    {{io_in_3_bits_readmask},
     {io_in_2_bits_readmask},
     {io_in_1_bits_readmask},
     {io_in_0_bits_readmask}};	// src/main/scala/chisel3/util/Arbiter.scala:55:16
  wire [3:0]       _GEN_35 =
    {{io_in_3_bits_writemask},
     {io_in_2_bits_writemask},
     {io_in_1_bits_writemask},
     {io_in_0_bits_writemask}};	// src/main/scala/chisel3/util/Arbiter.scala:55:16
  wire [3:0]       _GEN_36 =
    {{io_in_3_bits_wxd}, {io_in_2_bits_wxd}, {io_in_1_bits_wxd}, {io_in_0_bits_wxd}};	// src/main/scala/chisel3/util/Arbiter.scala:55:16
  wire [3:0][31:0] _GEN_37 =
    {{io_in_3_bits_pc}, {io_in_2_bits_pc}, {io_in_1_bits_pc}, {io_in_0_bits_pc}};	// src/main/scala/chisel3/util/Arbiter.scala:55:16
  wire [3:0][6:0]  _GEN_38 =
    {{io_in_3_bits_imm_ext},
     {io_in_2_bits_imm_ext},
     {io_in_1_bits_imm_ext},
     {io_in_0_bits_imm_ext}};	// src/main/scala/chisel3/util/Arbiter.scala:55:16
  wire [3:0][7:0]  _GEN_39 =
    {{io_in_3_bits_spike_info_sm_id},
     {io_in_2_bits_spike_info_sm_id},
     {io_in_1_bits_spike_info_sm_id},
     {io_in_0_bits_spike_info_sm_id}};	// src/main/scala/chisel3/util/Arbiter.scala:55:16
  wire [3:0][31:0] _GEN_40 =
    {{io_in_3_bits_spike_info_pc},
     {io_in_2_bits_spike_info_pc},
     {io_in_1_bits_spike_info_pc},
     {io_in_0_bits_spike_info_pc}};	// src/main/scala/chisel3/util/Arbiter.scala:55:16
  wire [3:0][31:0] _GEN_41 =
    {{io_in_3_bits_spike_info_inst},
     {io_in_2_bits_spike_info_inst},
     {io_in_1_bits_spike_info_inst},
     {io_in_0_bits_spike_info_inst}};	// src/main/scala/chisel3/util/Arbiter.scala:55:16
  wire [3:0]       _GEN_42 =
    {{io_in_3_bits_atomic},
     {io_in_2_bits_atomic},
     {io_in_1_bits_atomic},
     {io_in_0_bits_atomic}};	// src/main/scala/chisel3/util/Arbiter.scala:55:16
  wire [3:0]       _GEN_43 =
    {{io_in_3_bits_aq}, {io_in_2_bits_aq}, {io_in_1_bits_aq}, {io_in_0_bits_aq}};	// src/main/scala/chisel3/util/Arbiter.scala:55:16
  wire [3:0]       _GEN_44 =
    {{io_in_3_bits_rl}, {io_in_2_bits_rl}, {io_in_1_bits_rl}, {io_in_0_bits_rl}};	// src/main/scala/chisel3/util/Arbiter.scala:55:16
  reg  [1:0]       ctrl_validMask_grantMask_lastGrant;	// src/main/scala/chisel3/util/Arbiter.scala:81:33
  wire             ctrl_validMask_grantMask_1 =
    ctrl_validMask_grantMask_lastGrant == 2'h0;	// src/main/scala/chisel3/util/Arbiter.scala:81:33, :82:49, :92:{26,35}
  wire             ctrl_validMask_grantMask_3 =
    ctrl_validMask_grantMask_lastGrant != 2'h3;	// src/main/scala/chisel3/util/Arbiter.scala:81:33, :82:49, :90:41
  wire             ctrl_validMask_1 = io_in_1_valid & ctrl_validMask_grantMask_1;	// src/main/scala/chisel3/util/Arbiter.scala:82:49, :83:76
  wire             ctrl_validMask_2 =
    io_in_2_valid & ~(ctrl_validMask_grantMask_lastGrant[1]);	// src/main/scala/chisel3/util/Arbiter.scala:81:33, :82:49, :83:76
  wire             ctrl_validMask_3 = io_in_3_valid & ctrl_validMask_grantMask_3;	// src/main/scala/chisel3/util/Arbiter.scala:82:49, :83:76
  wire             _ctrl_T_1 = ctrl_validMask_1 | ctrl_validMask_2;	// src/main/scala/chisel3/util/Arbiter.scala:45:68, :83:76
  wire             _ctrl_T_2 = _ctrl_T_1 | ctrl_validMask_3;	// src/main/scala/chisel3/util/Arbiter.scala:45:68, :83:76
  wire             _ctrl_T_3 = _ctrl_T_2 | io_in_0_valid;	// src/main/scala/chisel3/util/Arbiter.scala:45:68
  wire             _ctrl_T_4 = _ctrl_T_3 | io_in_1_valid;	// src/main/scala/chisel3/util/Arbiter.scala:45:68
  wire [1:0]       _GEN_45 =
    io_in_0_valid ? 2'h0 : io_in_1_valid ? 2'h1 : {1'h1, ~io_in_2_valid};	// src/main/scala/chisel3/util/Arbiter.scala:90:41, :92:{26,35}, :118:7
  assign io_chosen_choice =
    ctrl_validMask_1 ? 2'h1 : ctrl_validMask_2 ? 2'h2 : ctrl_validMask_3 ? 2'h3 : _GEN_45;	// src/main/scala/chisel3/util/Arbiter.scala:82:49, :83:76, :90:41, :92:{26,35}, :94:{24,33}
  always @(posedge clock) begin	// src/main/scala/chisel3/util/Arbiter.scala:118:7
    if (io_out_ready & io_out_valid_0) begin	// src/main/scala/chisel3/util/Arbiter.scala:55:16, src/main/scala/chisel3/util/Decoupled.scala:51:35
      if (ctrl_validMask_1)	// src/main/scala/chisel3/util/Arbiter.scala:83:76
        ctrl_validMask_grantMask_lastGrant <= 2'h1;	// src/main/scala/chisel3/util/Arbiter.scala:81:33, :92:{26,35}
      else if (ctrl_validMask_2)	// src/main/scala/chisel3/util/Arbiter.scala:83:76
        ctrl_validMask_grantMask_lastGrant <= 2'h2;	// src/main/scala/chisel3/util/Arbiter.scala:81:33, :82:49
      else if (ctrl_validMask_3)	// src/main/scala/chisel3/util/Arbiter.scala:83:76
        ctrl_validMask_grantMask_lastGrant <= 2'h3;	// src/main/scala/chisel3/util/Arbiter.scala:81:33, :90:41
      else	// src/main/scala/chisel3/util/Arbiter.scala:83:76
        ctrl_validMask_grantMask_lastGrant <= _GEN_45;	// src/main/scala/chisel3/util/Arbiter.scala:81:33, :92:{26,35}
    end
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// src/main/scala/chisel3/util/Arbiter.scala:118:7
    `ifdef FIRRTL_BEFORE_INITIAL	// src/main/scala/chisel3/util/Arbiter.scala:118:7
      `FIRRTL_BEFORE_INITIAL	// src/main/scala/chisel3/util/Arbiter.scala:118:7
    `endif // FIRRTL_BEFORE_INITIAL
    initial begin	// src/main/scala/chisel3/util/Arbiter.scala:118:7
      automatic logic [31:0] _RANDOM[0:0];	// src/main/scala/chisel3/util/Arbiter.scala:118:7
      `ifdef INIT_RANDOM_PROLOG_	// src/main/scala/chisel3/util/Arbiter.scala:118:7
        `INIT_RANDOM_PROLOG_	// src/main/scala/chisel3/util/Arbiter.scala:118:7
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// src/main/scala/chisel3/util/Arbiter.scala:118:7
        _RANDOM[/*Zero width*/ 1'b0] = `RANDOM;	// src/main/scala/chisel3/util/Arbiter.scala:118:7
        ctrl_validMask_grantMask_lastGrant = _RANDOM[/*Zero width*/ 1'b0][1:0];	// src/main/scala/chisel3/util/Arbiter.scala:81:33, :118:7
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// src/main/scala/chisel3/util/Arbiter.scala:118:7
      `FIRRTL_AFTER_INITIAL	// src/main/scala/chisel3/util/Arbiter.scala:118:7
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  assign io_in_0_ready = ~_ctrl_T_2 & io_out_ready;	// src/main/scala/chisel3/util/Arbiter.scala:45:{68,78}, :74:21, :118:7
  assign io_in_1_ready = (ctrl_validMask_grantMask_1 | ~_ctrl_T_3) & io_out_ready;	// src/main/scala/chisel3/util/Arbiter.scala:45:{68,78}, :74:21, :82:49, :87:50, :118:7
  assign io_in_2_ready =
    (~ctrl_validMask_1 & ~(ctrl_validMask_grantMask_lastGrant[1]) | ~_ctrl_T_4)
    & io_out_ready;	// src/main/scala/chisel3/util/Arbiter.scala:45:{68,78}, :74:21, :81:33, :82:49, :83:76, :87:{34,50}, :118:7
  assign io_in_3_ready =
    (~_ctrl_T_1 & ctrl_validMask_grantMask_3 | ~(_ctrl_T_4 | io_in_2_valid))
    & io_out_ready;	// src/main/scala/chisel3/util/Arbiter.scala:45:{68,78}, :74:21, :82:49, :87:{34,50}, :118:7
  assign io_out_valid = io_out_valid_0;	// src/main/scala/chisel3/util/Arbiter.scala:55:16, :118:7
  assign io_out_bits_inst = _GEN_0[io_chosen_choice];	// src/main/scala/chisel3/util/Arbiter.scala:55:16, :94:{24,33}, :118:7
  assign io_out_bits_wid = _GEN_1[io_chosen_choice];	// src/main/scala/chisel3/util/Arbiter.scala:55:16, :94:{24,33}, :118:7
  assign io_out_bits_fp = _GEN_2[io_chosen_choice];	// src/main/scala/chisel3/util/Arbiter.scala:55:16, :94:{24,33}, :118:7
  assign io_out_bits_branch = _GEN_3[io_chosen_choice];	// src/main/scala/chisel3/util/Arbiter.scala:55:16, :94:{24,33}, :118:7
  assign io_out_bits_simt_stack = _GEN_4[io_chosen_choice];	// src/main/scala/chisel3/util/Arbiter.scala:55:16, :94:{24,33}, :118:7
  assign io_out_bits_simt_stack_op = _GEN_5[io_chosen_choice];	// src/main/scala/chisel3/util/Arbiter.scala:55:16, :94:{24,33}, :118:7
  assign io_out_bits_barrier = _GEN_6[io_chosen_choice];	// src/main/scala/chisel3/util/Arbiter.scala:55:16, :94:{24,33}, :118:7
  assign io_out_bits_csr = _GEN_7[io_chosen_choice];	// src/main/scala/chisel3/util/Arbiter.scala:55:16, :94:{24,33}, :118:7
  assign io_out_bits_reverse = _GEN_8[io_chosen_choice];	// src/main/scala/chisel3/util/Arbiter.scala:55:16, :94:{24,33}, :118:7
  assign io_out_bits_sel_alu2 = _GEN_9[io_chosen_choice];	// src/main/scala/chisel3/util/Arbiter.scala:55:16, :94:{24,33}, :118:7
  assign io_out_bits_sel_alu1 = _GEN_10[io_chosen_choice];	// src/main/scala/chisel3/util/Arbiter.scala:55:16, :94:{24,33}, :118:7
  assign io_out_bits_isvec = _GEN_11[io_chosen_choice];	// src/main/scala/chisel3/util/Arbiter.scala:55:16, :94:{24,33}, :118:7
  assign io_out_bits_sel_alu3 = _GEN_12[io_chosen_choice];	// src/main/scala/chisel3/util/Arbiter.scala:55:16, :94:{24,33}, :118:7
  assign io_out_bits_mask = _GEN_13[io_chosen_choice];	// src/main/scala/chisel3/util/Arbiter.scala:55:16, :94:{24,33}, :118:7
  assign io_out_bits_sel_imm = _GEN_14[io_chosen_choice];	// src/main/scala/chisel3/util/Arbiter.scala:55:16, :94:{24,33}, :118:7
  assign io_out_bits_mem_whb = _GEN_15[io_chosen_choice];	// src/main/scala/chisel3/util/Arbiter.scala:55:16, :94:{24,33}, :118:7
  assign io_out_bits_mem_unsigned = _GEN_16[io_chosen_choice];	// src/main/scala/chisel3/util/Arbiter.scala:55:16, :94:{24,33}, :118:7
  assign io_out_bits_alu_fn = _GEN_17[io_chosen_choice];	// src/main/scala/chisel3/util/Arbiter.scala:55:16, :94:{24,33}, :118:7
  assign io_out_bits_force_rm_rtz = _GEN_18[io_chosen_choice];	// src/main/scala/chisel3/util/Arbiter.scala:55:16, :94:{24,33}, :118:7
  assign io_out_bits_is_vls12 = _GEN_19[io_chosen_choice];	// src/main/scala/chisel3/util/Arbiter.scala:55:16, :94:{24,33}, :118:7
  assign io_out_bits_mem = _GEN_20[io_chosen_choice];	// src/main/scala/chisel3/util/Arbiter.scala:55:16, :94:{24,33}, :118:7
  assign io_out_bits_mul = _GEN_21[io_chosen_choice];	// src/main/scala/chisel3/util/Arbiter.scala:55:16, :94:{24,33}, :118:7
  assign io_out_bits_tc = _GEN_22[io_chosen_choice];	// src/main/scala/chisel3/util/Arbiter.scala:55:16, :94:{24,33}, :118:7
  assign io_out_bits_disable_mask = _GEN_23[io_chosen_choice];	// src/main/scala/chisel3/util/Arbiter.scala:55:16, :94:{24,33}, :118:7
  assign io_out_bits_custom_signal_0 = _GEN_24[io_chosen_choice];	// src/main/scala/chisel3/util/Arbiter.scala:55:16, :94:{24,33}, :118:7
  assign io_out_bits_mem_cmd = _GEN_25[io_chosen_choice];	// src/main/scala/chisel3/util/Arbiter.scala:55:16, :94:{24,33}, :118:7
  assign io_out_bits_mop = _GEN_26[io_chosen_choice];	// src/main/scala/chisel3/util/Arbiter.scala:55:16, :94:{24,33}, :118:7
  assign io_out_bits_reg_idx1 = _GEN_27[io_chosen_choice];	// src/main/scala/chisel3/util/Arbiter.scala:55:16, :94:{24,33}, :118:7
  assign io_out_bits_reg_idx2 = _GEN_28[io_chosen_choice];	// src/main/scala/chisel3/util/Arbiter.scala:55:16, :94:{24,33}, :118:7
  assign io_out_bits_reg_idx3 = _GEN_29[io_chosen_choice];	// src/main/scala/chisel3/util/Arbiter.scala:55:16, :94:{24,33}, :118:7
  assign io_out_bits_reg_idxw = _GEN_30[io_chosen_choice];	// src/main/scala/chisel3/util/Arbiter.scala:55:16, :94:{24,33}, :118:7
  assign io_out_bits_wvd = _GEN_31[io_chosen_choice];	// src/main/scala/chisel3/util/Arbiter.scala:55:16, :94:{24,33}, :118:7
  assign io_out_bits_fence = _GEN_32[io_chosen_choice];	// src/main/scala/chisel3/util/Arbiter.scala:55:16, :94:{24,33}, :118:7
  assign io_out_bits_sfu = _GEN_33[io_chosen_choice];	// src/main/scala/chisel3/util/Arbiter.scala:55:16, :94:{24,33}, :118:7
  assign io_out_bits_readmask = _GEN_34[io_chosen_choice];	// src/main/scala/chisel3/util/Arbiter.scala:55:16, :94:{24,33}, :118:7
  assign io_out_bits_writemask = _GEN_35[io_chosen_choice];	// src/main/scala/chisel3/util/Arbiter.scala:55:16, :94:{24,33}, :118:7
  assign io_out_bits_wxd = _GEN_36[io_chosen_choice];	// src/main/scala/chisel3/util/Arbiter.scala:55:16, :94:{24,33}, :118:7
  assign io_out_bits_pc = _GEN_37[io_chosen_choice];	// src/main/scala/chisel3/util/Arbiter.scala:55:16, :94:{24,33}, :118:7
  assign io_out_bits_imm_ext = _GEN_38[io_chosen_choice];	// src/main/scala/chisel3/util/Arbiter.scala:55:16, :94:{24,33}, :118:7
  assign io_out_bits_spike_info_sm_id = _GEN_39[io_chosen_choice];	// src/main/scala/chisel3/util/Arbiter.scala:55:16, :94:{24,33}, :118:7
  assign io_out_bits_spike_info_pc = _GEN_40[io_chosen_choice];	// src/main/scala/chisel3/util/Arbiter.scala:55:16, :94:{24,33}, :118:7
  assign io_out_bits_spike_info_inst = _GEN_41[io_chosen_choice];	// src/main/scala/chisel3/util/Arbiter.scala:55:16, :94:{24,33}, :118:7
  assign io_out_bits_atomic = _GEN_42[io_chosen_choice];	// src/main/scala/chisel3/util/Arbiter.scala:55:16, :94:{24,33}, :118:7
  assign io_out_bits_aq = _GEN_43[io_chosen_choice];	// src/main/scala/chisel3/util/Arbiter.scala:55:16, :94:{24,33}, :118:7
  assign io_out_bits_rl = _GEN_44[io_chosen_choice];	// src/main/scala/chisel3/util/Arbiter.scala:55:16, :94:{24,33}, :118:7
endmodule

