
 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.44 (git sha1 80ba43d26, g++ 15.1.1 -march=x86-64 -mtune=generic -O2 -fno-plt -fexceptions -fstack-clash-protection -fcf-protection -fno-omit-frame-pointer -mno-omit-leaf-frame-pointer -ffile-prefix-map=/build/yosys/src=/usr/src/debug/yosys -fPIC -O3)

-- Executing script file `synth.ys' --

1. Executing Verilog-2005 frontend: ../build/gpu.v
Parsing Verilog input from `../build/gpu.v' to AST representation.
Generating RTLIL representation for module `\alu'.
Generating RTLIL representation for module `\arbiter_cache'.
Warning: Replacing memory \cache with list of registers. See ../build/gpu.v:205
../build/gpu.v:207: Warning: Range [3:-3] select out of bounds on signal `\cache[1]': Setting 3 LSB bits to undef.
../build/gpu.v:208: Warning: Range [3:-3] select out of bounds on signal `\cache[2]': Setting 3 LSB bits to undef.
../build/gpu.v:209: Warning: Range [3:-3] select out of bounds on signal `\cache[3]': Setting 3 LSB bits to undef.
../build/gpu.v:210: Warning: Range [3:-3] select out of bounds on signal `\cache[4]': Setting 3 LSB bits to undef.
../build/gpu.v:207: Warning: Range [3:-3] select out of bounds on signal `\cache[1]': Setting 3 LSB bits to undef.
../build/gpu.v:208: Warning: Range [3:-3] select out of bounds on signal `\cache[2]': Setting 3 LSB bits to undef.
../build/gpu.v:209: Warning: Range [3:-3] select out of bounds on signal `\cache[3]': Setting 3 LSB bits to undef.
../build/gpu.v:210: Warning: Range [3:-3] select out of bounds on signal `\cache[4]': Setting 3 LSB bits to undef.
Generating RTLIL representation for module `\core'.
Warning: Replacing memory \rt with list of registers. See ../build/gpu.v:675
Warning: Replacing memory \rs with list of registers. See ../build/gpu.v:673
Warning: Replacing memory \lsu_out with list of registers. See ../build/gpu.v:651
Generating RTLIL representation for module `\dcr'.
Generating RTLIL representation for module `\decoder'.
Generating RTLIL representation for module `\dispatch'.
Generating RTLIL representation for module `\ducttape2cores'.
Generating RTLIL representation for module `\fetcher'.
Generating RTLIL representation for module `\gpu'.
../build/gpu.v:1419: Warning: Ignoring call to system task $dumpfile.
../build/gpu.v:1420: Warning: Ignoring call to system task $dumpvars.
Generating RTLIL representation for module `\lsu'.
Generating RTLIL representation for module `\pc'.
Generating RTLIL representation for module `\registers'.
Generating RTLIL representation for module `\scheduler'.
Generating RTLIL representation for module `\warp_controller'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Analyzing design hierarchy..
Top module:  \ducttape2cores
Used module:     \core
Used module:         \pc
Used module:         \registers
Used module:         \lsu
Used module:         \alu
Used module:         \scheduler
Used module:         \decoder
Used module:         \fetcher
Parameter \DATA_MEM_DATA_BITS = 8
Parameter \PROGRAM_MEM_ADDR_BITS = 8

2.2. Executing AST frontend in derive mode using pre-parsed AST for module `\pc'.
Parameter \DATA_MEM_DATA_BITS = 8
Parameter \PROGRAM_MEM_ADDR_BITS = 8
Generating RTLIL representation for module `$paramod$443b7d7e6fa51b4925ad1f73d225e8bfd7dc6c37\pc'.
Parameter \THREADS_PER_BLOCK = 4
Parameter \THREAD_ID = 3
Parameter \DATA_BITS = 8

2.3. Executing AST frontend in derive mode using pre-parsed AST for module `\registers'.
Parameter \THREADS_PER_BLOCK = 4
Parameter \THREAD_ID = 3
Parameter \DATA_BITS = 8
Generating RTLIL representation for module `$paramod$570077e6b96415b4d92362103cebadbad9f2b201\registers'.
Parameter \DATA_MEM_DATA_BITS = 8
Parameter \PROGRAM_MEM_ADDR_BITS = 8
Found cached RTLIL representation for module `$paramod$443b7d7e6fa51b4925ad1f73d225e8bfd7dc6c37\pc'.
Parameter \THREADS_PER_BLOCK = 4
Parameter \THREAD_ID = 2
Parameter \DATA_BITS = 8

2.4. Executing AST frontend in derive mode using pre-parsed AST for module `\registers'.
Parameter \THREADS_PER_BLOCK = 4
Parameter \THREAD_ID = 2
Parameter \DATA_BITS = 8
Generating RTLIL representation for module `$paramod$a747760de5c733b6f88bb63119f261e23521a1b9\registers'.
Parameter \DATA_MEM_DATA_BITS = 8
Parameter \PROGRAM_MEM_ADDR_BITS = 8
Found cached RTLIL representation for module `$paramod$443b7d7e6fa51b4925ad1f73d225e8bfd7dc6c37\pc'.
Parameter \THREADS_PER_BLOCK = 4
Parameter \THREAD_ID = 1
Parameter \DATA_BITS = 8

2.5. Executing AST frontend in derive mode using pre-parsed AST for module `\registers'.
Parameter \THREADS_PER_BLOCK = 4
Parameter \THREAD_ID = 1
Parameter \DATA_BITS = 8
Generating RTLIL representation for module `$paramod$d08f185179db4eb8eac8d58da9007fec10c7c29b\registers'.
Parameter \DATA_MEM_DATA_BITS = 8
Parameter \PROGRAM_MEM_ADDR_BITS = 8
Found cached RTLIL representation for module `$paramod$443b7d7e6fa51b4925ad1f73d225e8bfd7dc6c37\pc'.
Parameter \THREADS_PER_BLOCK = 4
Parameter \THREAD_ID = 0
Parameter \DATA_BITS = 8

2.6. Executing AST frontend in derive mode using pre-parsed AST for module `\registers'.
Parameter \THREADS_PER_BLOCK = 4
Parameter \THREAD_ID = 0
Parameter \DATA_BITS = 8
Generating RTLIL representation for module `$paramod$c5a88488bedb7a9c9866110c9eda41ee27775c76\registers'.
Parameter \THREADS_PER_BLOCK = 4

2.7. Executing AST frontend in derive mode using pre-parsed AST for module `\scheduler'.
Parameter \THREADS_PER_BLOCK = 4
Generating RTLIL representation for module `$paramod\scheduler\THREADS_PER_BLOCK=s32'00000000000000000000000000000100'.
Parameter \PROGRAM_MEM_ADDR_BITS = 8
Parameter \PROGRAM_MEM_DATA_BITS = 16

2.8. Executing AST frontend in derive mode using pre-parsed AST for module `\fetcher'.
Parameter \PROGRAM_MEM_ADDR_BITS = 8
Parameter \PROGRAM_MEM_DATA_BITS = 16
Generating RTLIL representation for module `$paramod$beb00772bac1a1e06ce8ff4195cf7b0af620cd82\fetcher'.
Reprocessing module core because instantiated module pc has become available.
Generating RTLIL representation for module `\core'.
Warning: Replacing memory \rt with list of registers. See ../build/gpu.v:675
Warning: Replacing memory \rs with list of registers. See ../build/gpu.v:673
Warning: Replacing memory \lsu_out with list of registers. See ../build/gpu.v:651
Parameter \DATA_MEM_ADDR_BITS = 8
Parameter \DATA_MEM_DATA_BITS = 8
Parameter \PROGRAM_MEM_ADDR_BITS = 8
Parameter \PROGRAM_MEM_DATA_BITS = 16
Parameter \THREADS_PER_BLOCK = 4

2.9. Executing AST frontend in derive mode using pre-parsed AST for module `\core'.
Parameter \DATA_MEM_ADDR_BITS = 8
Parameter \DATA_MEM_DATA_BITS = 8
Parameter \PROGRAM_MEM_ADDR_BITS = 8
Parameter \PROGRAM_MEM_DATA_BITS = 16
Parameter \THREADS_PER_BLOCK = 4
Generating RTLIL representation for module `$paramod$787a5da62fabe7841ceed3cf3518dd70b3e7c326\core'.
Warning: Replacing memory \rt with list of registers. See ../build/gpu.v:675
Warning: Replacing memory \rs with list of registers. See ../build/gpu.v:673
Warning: Replacing memory \lsu_out with list of registers. See ../build/gpu.v:651
Parameter \DATA_MEM_ADDR_BITS = 8
Parameter \DATA_MEM_DATA_BITS = 8
Parameter \PROGRAM_MEM_ADDR_BITS = 8
Parameter \PROGRAM_MEM_DATA_BITS = 16
Parameter \THREADS_PER_BLOCK = 4
Found cached RTLIL representation for module `$paramod$787a5da62fabe7841ceed3cf3518dd70b3e7c326\core'.

2.10. Analyzing design hierarchy..
Top module:  \ducttape2cores
Used module:     $paramod$787a5da62fabe7841ceed3cf3518dd70b3e7c326\core
Used module:         \pc
Used module:         \registers
Used module:         \lsu
Used module:         \alu
Used module:         \scheduler
Used module:         \decoder
Used module:         \fetcher
Parameter \DATA_MEM_DATA_BITS = 8
Parameter \PROGRAM_MEM_ADDR_BITS = 8
Found cached RTLIL representation for module `$paramod$443b7d7e6fa51b4925ad1f73d225e8bfd7dc6c37\pc'.
Parameter \THREADS_PER_BLOCK = 4
Parameter \THREAD_ID = 3
Parameter \DATA_BITS = 8
Found cached RTLIL representation for module `$paramod$570077e6b96415b4d92362103cebadbad9f2b201\registers'.
Parameter \DATA_MEM_DATA_BITS = 8
Parameter \PROGRAM_MEM_ADDR_BITS = 8
Found cached RTLIL representation for module `$paramod$443b7d7e6fa51b4925ad1f73d225e8bfd7dc6c37\pc'.
Parameter \THREADS_PER_BLOCK = 4
Parameter \THREAD_ID = 2
Parameter \DATA_BITS = 8
Found cached RTLIL representation for module `$paramod$a747760de5c733b6f88bb63119f261e23521a1b9\registers'.
Parameter \DATA_MEM_DATA_BITS = 8
Parameter \PROGRAM_MEM_ADDR_BITS = 8
Found cached RTLIL representation for module `$paramod$443b7d7e6fa51b4925ad1f73d225e8bfd7dc6c37\pc'.
Parameter \THREADS_PER_BLOCK = 4
Parameter \THREAD_ID = 1
Parameter \DATA_BITS = 8
Found cached RTLIL representation for module `$paramod$d08f185179db4eb8eac8d58da9007fec10c7c29b\registers'.
Parameter \DATA_MEM_DATA_BITS = 8
Parameter \PROGRAM_MEM_ADDR_BITS = 8
Found cached RTLIL representation for module `$paramod$443b7d7e6fa51b4925ad1f73d225e8bfd7dc6c37\pc'.
Parameter \THREADS_PER_BLOCK = 4
Parameter \THREAD_ID = 0
Parameter \DATA_BITS = 8
Found cached RTLIL representation for module `$paramod$c5a88488bedb7a9c9866110c9eda41ee27775c76\registers'.
Parameter \THREADS_PER_BLOCK = 4
Found cached RTLIL representation for module `$paramod\scheduler\THREADS_PER_BLOCK=s32'00000000000000000000000000000100'.
Parameter \PROGRAM_MEM_ADDR_BITS = 8
Parameter \PROGRAM_MEM_DATA_BITS = 16
Found cached RTLIL representation for module `$paramod$beb00772bac1a1e06ce8ff4195cf7b0af620cd82\fetcher'.

2.11. Analyzing design hierarchy..
Top module:  \ducttape2cores
Used module:     $paramod$787a5da62fabe7841ceed3cf3518dd70b3e7c326\core
Used module:         $paramod$443b7d7e6fa51b4925ad1f73d225e8bfd7dc6c37\pc
Used module:         $paramod$570077e6b96415b4d92362103cebadbad9f2b201\registers
Used module:         \lsu
Used module:         \alu
Used module:         $paramod$a747760de5c733b6f88bb63119f261e23521a1b9\registers
Used module:         $paramod$d08f185179db4eb8eac8d58da9007fec10c7c29b\registers
Used module:         $paramod$c5a88488bedb7a9c9866110c9eda41ee27775c76\registers
Used module:         $paramod\scheduler\THREADS_PER_BLOCK=s32'00000000000000000000000000000100
Used module:         \decoder
Used module:         $paramod$beb00772bac1a1e06ce8ff4195cf7b0af620cd82\fetcher

2.12. Analyzing design hierarchy..
Top module:  \ducttape2cores
Used module:     $paramod$787a5da62fabe7841ceed3cf3518dd70b3e7c326\core
Used module:         $paramod$443b7d7e6fa51b4925ad1f73d225e8bfd7dc6c37\pc
Used module:         $paramod$570077e6b96415b4d92362103cebadbad9f2b201\registers
Used module:         \lsu
Used module:         \alu
Used module:         $paramod$a747760de5c733b6f88bb63119f261e23521a1b9\registers
Used module:         $paramod$d08f185179db4eb8eac8d58da9007fec10c7c29b\registers
Used module:         $paramod$c5a88488bedb7a9c9866110c9eda41ee27775c76\registers
Used module:         $paramod\scheduler\THREADS_PER_BLOCK=s32'00000000000000000000000000000100
Used module:         \decoder
Used module:         $paramod$beb00772bac1a1e06ce8ff4195cf7b0af620cd82\fetcher
Removing unused module `\core'.
Removing unused module `\warp_controller'.
Removing unused module `\scheduler'.
Removing unused module `\registers'.
Removing unused module `\pc'.
Removing unused module `\gpu'.
Removing unused module `\fetcher'.
Removing unused module `\dispatch'.
Removing unused module `\dcr'.
Removing unused module `\arbiter_cache'.
Removed 10 unused modules.

3. Executing SYNTH pass.

3.1. Executing HIERARCHY pass (managing design hierarchy).

3.1.1. Analyzing design hierarchy..
Top module:  \ducttape2cores
Used module:     $paramod$787a5da62fabe7841ceed3cf3518dd70b3e7c326\core
Used module:         $paramod$443b7d7e6fa51b4925ad1f73d225e8bfd7dc6c37\pc
Used module:         $paramod$570077e6b96415b4d92362103cebadbad9f2b201\registers
Used module:         \lsu
Used module:         \alu
Used module:         $paramod$a747760de5c733b6f88bb63119f261e23521a1b9\registers
Used module:         $paramod$d08f185179db4eb8eac8d58da9007fec10c7c29b\registers
Used module:         $paramod$c5a88488bedb7a9c9866110c9eda41ee27775c76\registers
Used module:         $paramod\scheduler\THREADS_PER_BLOCK=s32'00000000000000000000000000000100
Used module:         \decoder
Used module:         $paramod$beb00772bac1a1e06ce8ff4195cf7b0af620cd82\fetcher

3.1.2. Analyzing design hierarchy..
Top module:  \ducttape2cores
Used module:     $paramod$787a5da62fabe7841ceed3cf3518dd70b3e7c326\core
Used module:         $paramod$443b7d7e6fa51b4925ad1f73d225e8bfd7dc6c37\pc
Used module:         $paramod$570077e6b96415b4d92362103cebadbad9f2b201\registers
Used module:         \lsu
Used module:         \alu
Used module:         $paramod$a747760de5c733b6f88bb63119f261e23521a1b9\registers
Used module:         $paramod$d08f185179db4eb8eac8d58da9007fec10c7c29b\registers
Used module:         $paramod$c5a88488bedb7a9c9866110c9eda41ee27775c76\registers
Used module:         $paramod\scheduler\THREADS_PER_BLOCK=s32'00000000000000000000000000000100
Used module:         \decoder
Used module:         $paramod$beb00772bac1a1e06ce8ff4195cf7b0af620cd82\fetcher
Removed 0 unused modules.

3.2. Executing PROC pass (convert processes to netlists).

3.2.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

3.2.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Marked 5 switch rules as full_case in process $proc$../build/gpu.v:1611$2061 in module $paramod$c5a88488bedb7a9c9866110c9eda41ee27775c76\registers.
Marked 5 switch rules as full_case in process $proc$../build/gpu.v:1611$1942 in module $paramod$d08f185179db4eb8eac8d58da9007fec10c7c29b\registers.
Marked 3 switch rules as full_case in process $proc$../build/gpu.v:1465$1404 in module lsu.
Marked 5 switch rules as full_case in process $proc$../build/gpu.v:1611$1823 in module $paramod$a747760de5c733b6f88bb63119f261e23521a1b9\registers.
Marked 5 switch rules as full_case in process $proc$../build/gpu.v:1611$1704 in module $paramod$570077e6b96415b4d92362103cebadbad9f2b201\registers.
Marked 3 switch rules as full_case in process $proc$../build/gpu.v:1546$1676 in module $paramod$443b7d7e6fa51b4925ad1f73d225e8bfd7dc6c37\pc.
Marked 1 switch rules as full_case in process $proc$../build/gpu.v:787$1341 in module decoder.
Marked 1 switch rules as full_case in process $proc$../build/gpu.v:1126$2186 in module $paramod$beb00772bac1a1e06ce8ff4195cf7b0af620cd82\fetcher.
Removed 1 dead cases from process $proc$../build/gpu.v:1684$2160 in module $paramod\scheduler\THREADS_PER_BLOCK=s32'00000000000000000000000000000100.
Marked 13 switch rules as full_case in process $proc$../build/gpu.v:1684$2160 in module $paramod\scheduler\THREADS_PER_BLOCK=s32'00000000000000000000000000000100.
Marked 3 switch rules as full_case in process $proc$../build/gpu.v:28$16 in module alu.
Removed a total of 1 dead cases.

3.2.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 0 redundant assignments.
Promoted 152 assignments to connections.

3.2.4. Executing PROC_INIT pass (extract init attributes).

3.2.5. Executing PROC_ARST pass (detect async resets in processes).

3.2.6. Executing PROC_ROM pass (convert switches to ROMs).
Converted 0 switches.
<suppressed ~74 debug messages>

3.2.7. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `$paramod$c5a88488bedb7a9c9866110c9eda41ee27775c76\registers.$proc$../build/gpu.v:1611$2061'.
     1/67: $5$memwr$\registers$../build/gpu.v:1641$2058_EN[7:0]$2153
     2/67: $5$memwr$\registers$../build/gpu.v:1641$2058_DATA[7:0]$2152
     3/67: $5$memwr$\registers$../build/gpu.v:1641$2058_ADDR[3:0]$2151
     4/67: $5$memwr$\registers$../build/gpu.v:1643$2060_EN[7:0]$2159
     5/67: $5$memwr$\registers$../build/gpu.v:1643$2060_DATA[7:0]$2158
     6/67: $5$memwr$\registers$../build/gpu.v:1643$2060_ADDR[3:0]$2157
     7/67: $5$memwr$\registers$../build/gpu.v:1642$2059_EN[7:0]$2156
     8/67: $5$memwr$\registers$../build/gpu.v:1642$2059_DATA[7:0]$2155
     9/67: $5$memwr$\registers$../build/gpu.v:1642$2059_ADDR[3:0]$2154
    10/67: $4$memwr$\registers$../build/gpu.v:1643$2060_EN[7:0]$2150
    11/67: $4$memwr$\registers$../build/gpu.v:1643$2060_DATA[7:0]$2149
    12/67: $4$memwr$\registers$../build/gpu.v:1643$2060_ADDR[3:0]$2148
    13/67: $4$memwr$\registers$../build/gpu.v:1642$2059_EN[7:0]$2147
    14/67: $4$memwr$\registers$../build/gpu.v:1642$2059_DATA[7:0]$2146
    15/67: $4$memwr$\registers$../build/gpu.v:1642$2059_ADDR[3:0]$2145
    16/67: $4$memwr$\registers$../build/gpu.v:1641$2058_EN[7:0]$2144
    17/67: $4$memwr$\registers$../build/gpu.v:1641$2058_DATA[7:0]$2143
    18/67: $4$memwr$\registers$../build/gpu.v:1641$2058_ADDR[3:0]$2142
    19/67: $3$memwr$\registers$../build/gpu.v:1643$2060_EN[7:0]$2139
    20/67: $3$memwr$\registers$../build/gpu.v:1643$2060_DATA[7:0]$2138
    21/67: $3$memwr$\registers$../build/gpu.v:1643$2060_ADDR[3:0]$2137
    22/67: $3$memwr$\registers$../build/gpu.v:1642$2059_EN[7:0]$2136
    23/67: $3$memwr$\registers$../build/gpu.v:1642$2059_DATA[7:0]$2135
    24/67: $3$memwr$\registers$../build/gpu.v:1642$2059_ADDR[3:0]$2134
    25/67: $3$memwr$\registers$../build/gpu.v:1641$2058_EN[7:0]$2133
    26/67: $3$memwr$\registers$../build/gpu.v:1641$2058_DATA[7:0]$2132
    27/67: $3$memwr$\registers$../build/gpu.v:1641$2058_ADDR[3:0]$2131
    28/67: $2$memwr$\registers$../build/gpu.v:1643$2060_EN[7:0]$2126
    29/67: $2$memwr$\registers$../build/gpu.v:1643$2060_DATA[7:0]$2125
    30/67: $2$memwr$\registers$../build/gpu.v:1643$2060_ADDR[3:0]$2124
    31/67: $2$memwr$\registers$../build/gpu.v:1642$2059_EN[7:0]$2123
    32/67: $2$memwr$\registers$../build/gpu.v:1642$2059_DATA[7:0]$2122
    33/67: $2$memwr$\registers$../build/gpu.v:1642$2059_ADDR[3:0]$2121
    34/67: $2$memwr$\registers$../build/gpu.v:1641$2058_EN[7:0]$2120
    35/67: $2$memwr$\registers$../build/gpu.v:1641$2058_DATA[7:0]$2119
    36/67: $2$memwr$\registers$../build/gpu.v:1641$2058_ADDR[3:0]$2118
    37/67: $2$memwr$\registers$../build/gpu.v:1633$2057_EN[7:0]$2117
    38/67: $2$memwr$\registers$../build/gpu.v:1633$2057_DATA[7:0]$2116
    39/67: $1$memwr$\registers$../build/gpu.v:1630$2056_EN[7:0]$2104
    40/67: $1$memwr$\registers$../build/gpu.v:1629$2055_EN[7:0]$2103
    41/67: $1$memwr$\registers$../build/gpu.v:1628$2054_EN[7:0]$2102
    42/67: $1$memwr$\registers$../build/gpu.v:1627$2053_EN[7:0]$2101
    43/67: $1$memwr$\registers$../build/gpu.v:1626$2052_EN[7:0]$2100
    44/67: $1$memwr$\registers$../build/gpu.v:1625$2051_EN[7:0]$2099
    45/67: $1$memwr$\registers$../build/gpu.v:1624$2050_EN[7:0]$2098
    46/67: $1$memwr$\registers$../build/gpu.v:1623$2049_EN[7:0]$2097
    47/67: $1$memwr$\registers$../build/gpu.v:1622$2048_EN[7:0]$2096
    48/67: $1$memwr$\registers$../build/gpu.v:1621$2047_EN[7:0]$2095
    49/67: $1$memwr$\registers$../build/gpu.v:1620$2046_EN[7:0]$2094
    50/67: $1$memwr$\registers$../build/gpu.v:1619$2045_EN[7:0]$2093
    51/67: $1$memwr$\registers$../build/gpu.v:1618$2044_EN[7:0]$2092
    52/67: $1$memwr$\registers$../build/gpu.v:1617$2043_EN[7:0]$2091
    53/67: $1$memwr$\registers$../build/gpu.v:1616$2042_EN[7:0]$2090
    54/67: $1$memwr$\registers$../build/gpu.v:1615$2041_EN[7:0]$2089
    55/67: $1$memwr$\registers$../build/gpu.v:1643$2060_EN[7:0]$2115
    56/67: $1$memwr$\registers$../build/gpu.v:1643$2060_DATA[7:0]$2114
    57/67: $1$memwr$\registers$../build/gpu.v:1643$2060_ADDR[3:0]$2113
    58/67: $1$memwr$\registers$../build/gpu.v:1642$2059_EN[7:0]$2112
    59/67: $1$memwr$\registers$../build/gpu.v:1642$2059_DATA[7:0]$2111
    60/67: $1$memwr$\registers$../build/gpu.v:1642$2059_ADDR[3:0]$2110
    61/67: $1$memwr$\registers$../build/gpu.v:1641$2058_EN[7:0]$2109
    62/67: $1$memwr$\registers$../build/gpu.v:1641$2058_DATA[7:0]$2108
    63/67: $1$memwr$\registers$../build/gpu.v:1641$2058_ADDR[3:0]$2107
    64/67: $1$memwr$\registers$../build/gpu.v:1633$2057_EN[7:0]$2106
    65/67: $1$memwr$\registers$../build/gpu.v:1633$2057_DATA[7:0]$2105
    66/67: $0\rt[7:0]
    67/67: $0\rs[7:0]
Creating decoders for process `$paramod$d08f185179db4eb8eac8d58da9007fec10c7c29b\registers.$proc$../build/gpu.v:1611$1942'.
     1/67: $5$memwr$\registers$../build/gpu.v:1641$1939_EN[7:0]$2034
     2/67: $5$memwr$\registers$../build/gpu.v:1641$1939_DATA[7:0]$2033
     3/67: $5$memwr$\registers$../build/gpu.v:1641$1939_ADDR[3:0]$2032
     4/67: $5$memwr$\registers$../build/gpu.v:1643$1941_EN[7:0]$2040
     5/67: $5$memwr$\registers$../build/gpu.v:1643$1941_DATA[7:0]$2039
     6/67: $5$memwr$\registers$../build/gpu.v:1643$1941_ADDR[3:0]$2038
     7/67: $5$memwr$\registers$../build/gpu.v:1642$1940_EN[7:0]$2037
     8/67: $5$memwr$\registers$../build/gpu.v:1642$1940_DATA[7:0]$2036
     9/67: $5$memwr$\registers$../build/gpu.v:1642$1940_ADDR[3:0]$2035
    10/67: $4$memwr$\registers$../build/gpu.v:1643$1941_EN[7:0]$2031
    11/67: $4$memwr$\registers$../build/gpu.v:1643$1941_DATA[7:0]$2030
    12/67: $4$memwr$\registers$../build/gpu.v:1643$1941_ADDR[3:0]$2029
    13/67: $4$memwr$\registers$../build/gpu.v:1642$1940_EN[7:0]$2028
    14/67: $4$memwr$\registers$../build/gpu.v:1642$1940_DATA[7:0]$2027
    15/67: $4$memwr$\registers$../build/gpu.v:1642$1940_ADDR[3:0]$2026
    16/67: $4$memwr$\registers$../build/gpu.v:1641$1939_EN[7:0]$2025
    17/67: $4$memwr$\registers$../build/gpu.v:1641$1939_DATA[7:0]$2024
    18/67: $4$memwr$\registers$../build/gpu.v:1641$1939_ADDR[3:0]$2023
    19/67: $3$memwr$\registers$../build/gpu.v:1643$1941_EN[7:0]$2020
    20/67: $3$memwr$\registers$../build/gpu.v:1643$1941_DATA[7:0]$2019
    21/67: $3$memwr$\registers$../build/gpu.v:1643$1941_ADDR[3:0]$2018
    22/67: $3$memwr$\registers$../build/gpu.v:1642$1940_EN[7:0]$2017
    23/67: $3$memwr$\registers$../build/gpu.v:1642$1940_DATA[7:0]$2016
    24/67: $3$memwr$\registers$../build/gpu.v:1642$1940_ADDR[3:0]$2015
    25/67: $3$memwr$\registers$../build/gpu.v:1641$1939_EN[7:0]$2014
    26/67: $3$memwr$\registers$../build/gpu.v:1641$1939_DATA[7:0]$2013
    27/67: $3$memwr$\registers$../build/gpu.v:1641$1939_ADDR[3:0]$2012
    28/67: $2$memwr$\registers$../build/gpu.v:1643$1941_EN[7:0]$2007
    29/67: $2$memwr$\registers$../build/gpu.v:1643$1941_DATA[7:0]$2006
    30/67: $2$memwr$\registers$../build/gpu.v:1643$1941_ADDR[3:0]$2005
    31/67: $2$memwr$\registers$../build/gpu.v:1642$1940_EN[7:0]$2004
    32/67: $2$memwr$\registers$../build/gpu.v:1642$1940_DATA[7:0]$2003
    33/67: $2$memwr$\registers$../build/gpu.v:1642$1940_ADDR[3:0]$2002
    34/67: $2$memwr$\registers$../build/gpu.v:1641$1939_EN[7:0]$2001
    35/67: $2$memwr$\registers$../build/gpu.v:1641$1939_DATA[7:0]$2000
    36/67: $2$memwr$\registers$../build/gpu.v:1641$1939_ADDR[3:0]$1999
    37/67: $2$memwr$\registers$../build/gpu.v:1633$1938_EN[7:0]$1998
    38/67: $2$memwr$\registers$../build/gpu.v:1633$1938_DATA[7:0]$1997
    39/67: $1$memwr$\registers$../build/gpu.v:1630$1937_EN[7:0]$1985
    40/67: $1$memwr$\registers$../build/gpu.v:1629$1936_EN[7:0]$1984
    41/67: $1$memwr$\registers$../build/gpu.v:1628$1935_EN[7:0]$1983
    42/67: $1$memwr$\registers$../build/gpu.v:1627$1934_EN[7:0]$1982
    43/67: $1$memwr$\registers$../build/gpu.v:1626$1933_EN[7:0]$1981
    44/67: $1$memwr$\registers$../build/gpu.v:1625$1932_EN[7:0]$1980
    45/67: $1$memwr$\registers$../build/gpu.v:1624$1931_EN[7:0]$1979
    46/67: $1$memwr$\registers$../build/gpu.v:1623$1930_EN[7:0]$1978
    47/67: $1$memwr$\registers$../build/gpu.v:1622$1929_EN[7:0]$1977
    48/67: $1$memwr$\registers$../build/gpu.v:1621$1928_EN[7:0]$1976
    49/67: $1$memwr$\registers$../build/gpu.v:1620$1927_EN[7:0]$1975
    50/67: $1$memwr$\registers$../build/gpu.v:1619$1926_EN[7:0]$1974
    51/67: $1$memwr$\registers$../build/gpu.v:1618$1925_EN[7:0]$1973
    52/67: $1$memwr$\registers$../build/gpu.v:1617$1924_EN[7:0]$1972
    53/67: $1$memwr$\registers$../build/gpu.v:1616$1923_EN[7:0]$1971
    54/67: $1$memwr$\registers$../build/gpu.v:1615$1922_EN[7:0]$1970
    55/67: $1$memwr$\registers$../build/gpu.v:1643$1941_EN[7:0]$1996
    56/67: $1$memwr$\registers$../build/gpu.v:1643$1941_DATA[7:0]$1995
    57/67: $1$memwr$\registers$../build/gpu.v:1643$1941_ADDR[3:0]$1994
    58/67: $1$memwr$\registers$../build/gpu.v:1642$1940_EN[7:0]$1993
    59/67: $1$memwr$\registers$../build/gpu.v:1642$1940_DATA[7:0]$1992
    60/67: $1$memwr$\registers$../build/gpu.v:1642$1940_ADDR[3:0]$1991
    61/67: $1$memwr$\registers$../build/gpu.v:1641$1939_EN[7:0]$1990
    62/67: $1$memwr$\registers$../build/gpu.v:1641$1939_DATA[7:0]$1989
    63/67: $1$memwr$\registers$../build/gpu.v:1641$1939_ADDR[3:0]$1988
    64/67: $1$memwr$\registers$../build/gpu.v:1633$1938_EN[7:0]$1987
    65/67: $1$memwr$\registers$../build/gpu.v:1633$1938_DATA[7:0]$1986
    66/67: $0\rt[7:0]
    67/67: $0\rs[7:0]
Creating decoders for process `\lsu.$proc$../build/gpu.v:1465$1404'.
     1/7: $0\lsu_out[7:0]
     2/7: $0\lsu_state[1:0]
     3/7: $0\mem_write_data[7:0]
     4/7: $0\mem_write_address[7:0]
     5/7: $0\mem_write_valid[0:0]
     6/7: $0\mem_read_address[7:0]
     7/7: $0\mem_read_valid[0:0]
Creating decoders for process `$paramod$a747760de5c733b6f88bb63119f261e23521a1b9\registers.$proc$../build/gpu.v:1611$1823'.
     1/67: $5$memwr$\registers$../build/gpu.v:1641$1820_EN[7:0]$1915
     2/67: $5$memwr$\registers$../build/gpu.v:1641$1820_DATA[7:0]$1914
     3/67: $5$memwr$\registers$../build/gpu.v:1641$1820_ADDR[3:0]$1913
     4/67: $5$memwr$\registers$../build/gpu.v:1643$1822_EN[7:0]$1921
     5/67: $5$memwr$\registers$../build/gpu.v:1643$1822_DATA[7:0]$1920
     6/67: $5$memwr$\registers$../build/gpu.v:1643$1822_ADDR[3:0]$1919
     7/67: $5$memwr$\registers$../build/gpu.v:1642$1821_EN[7:0]$1918
     8/67: $5$memwr$\registers$../build/gpu.v:1642$1821_DATA[7:0]$1917
     9/67: $5$memwr$\registers$../build/gpu.v:1642$1821_ADDR[3:0]$1916
    10/67: $4$memwr$\registers$../build/gpu.v:1643$1822_EN[7:0]$1912
    11/67: $4$memwr$\registers$../build/gpu.v:1643$1822_DATA[7:0]$1911
    12/67: $4$memwr$\registers$../build/gpu.v:1643$1822_ADDR[3:0]$1910
    13/67: $4$memwr$\registers$../build/gpu.v:1642$1821_EN[7:0]$1909
    14/67: $4$memwr$\registers$../build/gpu.v:1642$1821_DATA[7:0]$1908
    15/67: $4$memwr$\registers$../build/gpu.v:1642$1821_ADDR[3:0]$1907
    16/67: $4$memwr$\registers$../build/gpu.v:1641$1820_EN[7:0]$1906
    17/67: $4$memwr$\registers$../build/gpu.v:1641$1820_DATA[7:0]$1905
    18/67: $4$memwr$\registers$../build/gpu.v:1641$1820_ADDR[3:0]$1904
    19/67: $3$memwr$\registers$../build/gpu.v:1643$1822_EN[7:0]$1901
    20/67: $3$memwr$\registers$../build/gpu.v:1643$1822_DATA[7:0]$1900
    21/67: $3$memwr$\registers$../build/gpu.v:1643$1822_ADDR[3:0]$1899
    22/67: $3$memwr$\registers$../build/gpu.v:1642$1821_EN[7:0]$1898
    23/67: $3$memwr$\registers$../build/gpu.v:1642$1821_DATA[7:0]$1897
    24/67: $3$memwr$\registers$../build/gpu.v:1642$1821_ADDR[3:0]$1896
    25/67: $3$memwr$\registers$../build/gpu.v:1641$1820_EN[7:0]$1895
    26/67: $3$memwr$\registers$../build/gpu.v:1641$1820_DATA[7:0]$1894
    27/67: $3$memwr$\registers$../build/gpu.v:1641$1820_ADDR[3:0]$1893
    28/67: $2$memwr$\registers$../build/gpu.v:1643$1822_EN[7:0]$1888
    29/67: $2$memwr$\registers$../build/gpu.v:1643$1822_DATA[7:0]$1887
    30/67: $2$memwr$\registers$../build/gpu.v:1643$1822_ADDR[3:0]$1886
    31/67: $2$memwr$\registers$../build/gpu.v:1642$1821_EN[7:0]$1885
    32/67: $2$memwr$\registers$../build/gpu.v:1642$1821_DATA[7:0]$1884
    33/67: $2$memwr$\registers$../build/gpu.v:1642$1821_ADDR[3:0]$1883
    34/67: $2$memwr$\registers$../build/gpu.v:1641$1820_EN[7:0]$1882
    35/67: $2$memwr$\registers$../build/gpu.v:1641$1820_DATA[7:0]$1881
    36/67: $2$memwr$\registers$../build/gpu.v:1641$1820_ADDR[3:0]$1880
    37/67: $2$memwr$\registers$../build/gpu.v:1633$1819_EN[7:0]$1879
    38/67: $2$memwr$\registers$../build/gpu.v:1633$1819_DATA[7:0]$1878
    39/67: $1$memwr$\registers$../build/gpu.v:1630$1818_EN[7:0]$1866
    40/67: $1$memwr$\registers$../build/gpu.v:1629$1817_EN[7:0]$1865
    41/67: $1$memwr$\registers$../build/gpu.v:1628$1816_EN[7:0]$1864
    42/67: $1$memwr$\registers$../build/gpu.v:1627$1815_EN[7:0]$1863
    43/67: $1$memwr$\registers$../build/gpu.v:1626$1814_EN[7:0]$1862
    44/67: $1$memwr$\registers$../build/gpu.v:1625$1813_EN[7:0]$1861
    45/67: $1$memwr$\registers$../build/gpu.v:1624$1812_EN[7:0]$1860
    46/67: $1$memwr$\registers$../build/gpu.v:1623$1811_EN[7:0]$1859
    47/67: $1$memwr$\registers$../build/gpu.v:1622$1810_EN[7:0]$1858
    48/67: $1$memwr$\registers$../build/gpu.v:1621$1809_EN[7:0]$1857
    49/67: $1$memwr$\registers$../build/gpu.v:1620$1808_EN[7:0]$1856
    50/67: $1$memwr$\registers$../build/gpu.v:1619$1807_EN[7:0]$1855
    51/67: $1$memwr$\registers$../build/gpu.v:1618$1806_EN[7:0]$1854
    52/67: $1$memwr$\registers$../build/gpu.v:1617$1805_EN[7:0]$1853
    53/67: $1$memwr$\registers$../build/gpu.v:1616$1804_EN[7:0]$1852
    54/67: $1$memwr$\registers$../build/gpu.v:1615$1803_EN[7:0]$1851
    55/67: $1$memwr$\registers$../build/gpu.v:1643$1822_EN[7:0]$1877
    56/67: $1$memwr$\registers$../build/gpu.v:1643$1822_DATA[7:0]$1876
    57/67: $1$memwr$\registers$../build/gpu.v:1643$1822_ADDR[3:0]$1875
    58/67: $1$memwr$\registers$../build/gpu.v:1642$1821_EN[7:0]$1874
    59/67: $1$memwr$\registers$../build/gpu.v:1642$1821_DATA[7:0]$1873
    60/67: $1$memwr$\registers$../build/gpu.v:1642$1821_ADDR[3:0]$1872
    61/67: $1$memwr$\registers$../build/gpu.v:1641$1820_EN[7:0]$1871
    62/67: $1$memwr$\registers$../build/gpu.v:1641$1820_DATA[7:0]$1870
    63/67: $1$memwr$\registers$../build/gpu.v:1641$1820_ADDR[3:0]$1869
    64/67: $1$memwr$\registers$../build/gpu.v:1633$1819_EN[7:0]$1868
    65/67: $1$memwr$\registers$../build/gpu.v:1633$1819_DATA[7:0]$1867
    66/67: $0\rt[7:0]
    67/67: $0\rs[7:0]
Creating decoders for process `$paramod$570077e6b96415b4d92362103cebadbad9f2b201\registers.$proc$../build/gpu.v:1611$1704'.
     1/67: $5$memwr$\registers$../build/gpu.v:1641$1701_EN[7:0]$1796
     2/67: $5$memwr$\registers$../build/gpu.v:1641$1701_DATA[7:0]$1795
     3/67: $5$memwr$\registers$../build/gpu.v:1641$1701_ADDR[3:0]$1794
     4/67: $5$memwr$\registers$../build/gpu.v:1643$1703_EN[7:0]$1802
     5/67: $5$memwr$\registers$../build/gpu.v:1643$1703_DATA[7:0]$1801
     6/67: $5$memwr$\registers$../build/gpu.v:1643$1703_ADDR[3:0]$1800
     7/67: $5$memwr$\registers$../build/gpu.v:1642$1702_EN[7:0]$1799
     8/67: $5$memwr$\registers$../build/gpu.v:1642$1702_DATA[7:0]$1798
     9/67: $5$memwr$\registers$../build/gpu.v:1642$1702_ADDR[3:0]$1797
    10/67: $4$memwr$\registers$../build/gpu.v:1643$1703_EN[7:0]$1793
    11/67: $4$memwr$\registers$../build/gpu.v:1643$1703_DATA[7:0]$1792
    12/67: $4$memwr$\registers$../build/gpu.v:1643$1703_ADDR[3:0]$1791
    13/67: $4$memwr$\registers$../build/gpu.v:1642$1702_EN[7:0]$1790
    14/67: $4$memwr$\registers$../build/gpu.v:1642$1702_DATA[7:0]$1789
    15/67: $4$memwr$\registers$../build/gpu.v:1642$1702_ADDR[3:0]$1788
    16/67: $4$memwr$\registers$../build/gpu.v:1641$1701_EN[7:0]$1787
    17/67: $4$memwr$\registers$../build/gpu.v:1641$1701_DATA[7:0]$1786
    18/67: $4$memwr$\registers$../build/gpu.v:1641$1701_ADDR[3:0]$1785
    19/67: $3$memwr$\registers$../build/gpu.v:1643$1703_EN[7:0]$1782
    20/67: $3$memwr$\registers$../build/gpu.v:1643$1703_DATA[7:0]$1781
    21/67: $3$memwr$\registers$../build/gpu.v:1643$1703_ADDR[3:0]$1780
    22/67: $3$memwr$\registers$../build/gpu.v:1642$1702_EN[7:0]$1779
    23/67: $3$memwr$\registers$../build/gpu.v:1642$1702_DATA[7:0]$1778
    24/67: $3$memwr$\registers$../build/gpu.v:1642$1702_ADDR[3:0]$1777
    25/67: $3$memwr$\registers$../build/gpu.v:1641$1701_EN[7:0]$1776
    26/67: $3$memwr$\registers$../build/gpu.v:1641$1701_DATA[7:0]$1775
    27/67: $3$memwr$\registers$../build/gpu.v:1641$1701_ADDR[3:0]$1774
    28/67: $2$memwr$\registers$../build/gpu.v:1643$1703_EN[7:0]$1769
    29/67: $2$memwr$\registers$../build/gpu.v:1643$1703_DATA[7:0]$1768
    30/67: $2$memwr$\registers$../build/gpu.v:1643$1703_ADDR[3:0]$1767
    31/67: $2$memwr$\registers$../build/gpu.v:1642$1702_EN[7:0]$1766
    32/67: $2$memwr$\registers$../build/gpu.v:1642$1702_DATA[7:0]$1765
    33/67: $2$memwr$\registers$../build/gpu.v:1642$1702_ADDR[3:0]$1764
    34/67: $2$memwr$\registers$../build/gpu.v:1641$1701_EN[7:0]$1763
    35/67: $2$memwr$\registers$../build/gpu.v:1641$1701_DATA[7:0]$1762
    36/67: $2$memwr$\registers$../build/gpu.v:1641$1701_ADDR[3:0]$1761
    37/67: $2$memwr$\registers$../build/gpu.v:1633$1700_EN[7:0]$1760
    38/67: $2$memwr$\registers$../build/gpu.v:1633$1700_DATA[7:0]$1759
    39/67: $1$memwr$\registers$../build/gpu.v:1630$1699_EN[7:0]$1747
    40/67: $1$memwr$\registers$../build/gpu.v:1629$1698_EN[7:0]$1746
    41/67: $1$memwr$\registers$../build/gpu.v:1628$1697_EN[7:0]$1745
    42/67: $1$memwr$\registers$../build/gpu.v:1627$1696_EN[7:0]$1744
    43/67: $1$memwr$\registers$../build/gpu.v:1626$1695_EN[7:0]$1743
    44/67: $1$memwr$\registers$../build/gpu.v:1625$1694_EN[7:0]$1742
    45/67: $1$memwr$\registers$../build/gpu.v:1624$1693_EN[7:0]$1741
    46/67: $1$memwr$\registers$../build/gpu.v:1623$1692_EN[7:0]$1740
    47/67: $1$memwr$\registers$../build/gpu.v:1622$1691_EN[7:0]$1739
    48/67: $1$memwr$\registers$../build/gpu.v:1621$1690_EN[7:0]$1738
    49/67: $1$memwr$\registers$../build/gpu.v:1620$1689_EN[7:0]$1737
    50/67: $1$memwr$\registers$../build/gpu.v:1619$1688_EN[7:0]$1736
    51/67: $1$memwr$\registers$../build/gpu.v:1618$1687_EN[7:0]$1735
    52/67: $1$memwr$\registers$../build/gpu.v:1617$1686_EN[7:0]$1734
    53/67: $1$memwr$\registers$../build/gpu.v:1616$1685_EN[7:0]$1733
    54/67: $1$memwr$\registers$../build/gpu.v:1615$1684_EN[7:0]$1732
    55/67: $1$memwr$\registers$../build/gpu.v:1643$1703_EN[7:0]$1758
    56/67: $1$memwr$\registers$../build/gpu.v:1643$1703_DATA[7:0]$1757
    57/67: $1$memwr$\registers$../build/gpu.v:1643$1703_ADDR[3:0]$1756
    58/67: $1$memwr$\registers$../build/gpu.v:1642$1702_EN[7:0]$1755
    59/67: $1$memwr$\registers$../build/gpu.v:1642$1702_DATA[7:0]$1754
    60/67: $1$memwr$\registers$../build/gpu.v:1642$1702_ADDR[3:0]$1753
    61/67: $1$memwr$\registers$../build/gpu.v:1641$1701_EN[7:0]$1752
    62/67: $1$memwr$\registers$../build/gpu.v:1641$1701_DATA[7:0]$1751
    63/67: $1$memwr$\registers$../build/gpu.v:1641$1701_ADDR[3:0]$1750
    64/67: $1$memwr$\registers$../build/gpu.v:1633$1700_EN[7:0]$1749
    65/67: $1$memwr$\registers$../build/gpu.v:1633$1700_DATA[7:0]$1748
    66/67: $0\rt[7:0]
    67/67: $0\rs[7:0]
Creating decoders for process `$paramod$443b7d7e6fa51b4925ad1f73d225e8bfd7dc6c37\pc.$proc$../build/gpu.v:1546$1676'.
     1/4: $0\nzp[2:0] [1]
     2/4: $0\nzp[2:0] [0]
     3/4: $0\nzp[2:0] [2]
     4/4: $0\next_pc[7:0]
Creating decoders for process `\decoder.$proc$../build/gpu.v:787$1341'.
     1/14: $0\decoded_ret[0:0]
     2/14: $0\decoded_pc_mux[0:0]
     3/14: $0\decoded_reg_input_mux[1:0]
     4/14: $0\decoded_nzp_write_enable[0:0]
     5/14: $0\decoded_mem_write_enable[0:0]
     6/14: $0\decoded_mem_read_enable[0:0]
     7/14: $0\decoded_reg_write_enable[0:0]
     8/14: $0\decoded_immediate[7:0]
     9/14: $0\decoded_nzp[2:0]
    10/14: $0\decoded_rt_address[3:0]
    11/14: $0\decoded_rs_address[3:0]
    12/14: $0\decoded_rd_address[3:0]
    13/14: $0\decoded_alu_output_mux[0:0]
    14/14: $0\decoded_alu_arithmetic_mux[1:0]
Creating decoders for process `$paramod$787a5da62fabe7841ceed3cf3518dd70b3e7c326\core.$proc$../build/gpu.v:0$2458'.
Creating decoders for process `$paramod$787a5da62fabe7841ceed3cf3518dd70b3e7c326\core.$proc$../build/gpu.v:675$2455'.
Creating decoders for process `$paramod$787a5da62fabe7841ceed3cf3518dd70b3e7c326\core.$proc$../build/gpu.v:673$2454'.
Creating decoders for process `$paramod$787a5da62fabe7841ceed3cf3518dd70b3e7c326\core.$proc$../build/gpu.v:651$2452'.
Creating decoders for process `$paramod$787a5da62fabe7841ceed3cf3518dd70b3e7c326\core.$proc$../build/gpu.v:649$2451'.
Creating decoders for process `$paramod$787a5da62fabe7841ceed3cf3518dd70b3e7c326\core.$proc$../build/gpu.v:675$2447'.
Creating decoders for process `$paramod$787a5da62fabe7841ceed3cf3518dd70b3e7c326\core.$proc$../build/gpu.v:673$2446'.
Creating decoders for process `$paramod$787a5da62fabe7841ceed3cf3518dd70b3e7c326\core.$proc$../build/gpu.v:651$2444'.
Creating decoders for process `$paramod$787a5da62fabe7841ceed3cf3518dd70b3e7c326\core.$proc$../build/gpu.v:649$2443'.
Creating decoders for process `$paramod$787a5da62fabe7841ceed3cf3518dd70b3e7c326\core.$proc$../build/gpu.v:675$2439'.
Creating decoders for process `$paramod$787a5da62fabe7841ceed3cf3518dd70b3e7c326\core.$proc$../build/gpu.v:673$2438'.
Creating decoders for process `$paramod$787a5da62fabe7841ceed3cf3518dd70b3e7c326\core.$proc$../build/gpu.v:651$2436'.
Creating decoders for process `$paramod$787a5da62fabe7841ceed3cf3518dd70b3e7c326\core.$proc$../build/gpu.v:649$2435'.
Creating decoders for process `$paramod$787a5da62fabe7841ceed3cf3518dd70b3e7c326\core.$proc$../build/gpu.v:675$2431'.
Creating decoders for process `$paramod$787a5da62fabe7841ceed3cf3518dd70b3e7c326\core.$proc$../build/gpu.v:673$2430'.
Creating decoders for process `$paramod$787a5da62fabe7841ceed3cf3518dd70b3e7c326\core.$proc$../build/gpu.v:651$2428'.
Creating decoders for process `$paramod$787a5da62fabe7841ceed3cf3518dd70b3e7c326\core.$proc$../build/gpu.v:649$2427'.
Creating decoders for process `$paramod$787a5da62fabe7841ceed3cf3518dd70b3e7c326\core.$proc$../build/gpu.v:618$2425'.
Creating decoders for process `$paramod$787a5da62fabe7841ceed3cf3518dd70b3e7c326\core.$proc$../build/gpu.v:616$2424'.
Creating decoders for process `$paramod$787a5da62fabe7841ceed3cf3518dd70b3e7c326\core.$proc$../build/gpu.v:594$2423'.
Creating decoders for process `$paramod$787a5da62fabe7841ceed3cf3518dd70b3e7c326\core.$proc$../build/gpu.v:592$2422'.
Creating decoders for process `$paramod$787a5da62fabe7841ceed3cf3518dd70b3e7c326\core.$proc$../build/gpu.v:590$2421'.
Creating decoders for process `$paramod$787a5da62fabe7841ceed3cf3518dd70b3e7c326\core.$proc$../build/gpu.v:588$2420'.
Creating decoders for process `$paramod$787a5da62fabe7841ceed3cf3518dd70b3e7c326\core.$proc$../build/gpu.v:586$2419'.
Creating decoders for process `$paramod$787a5da62fabe7841ceed3cf3518dd70b3e7c326\core.$proc$../build/gpu.v:584$2418'.
Creating decoders for process `$paramod$787a5da62fabe7841ceed3cf3518dd70b3e7c326\core.$proc$../build/gpu.v:582$2417'.
Creating decoders for process `$paramod$787a5da62fabe7841ceed3cf3518dd70b3e7c326\core.$proc$../build/gpu.v:580$2416'.
Creating decoders for process `$paramod$787a5da62fabe7841ceed3cf3518dd70b3e7c326\core.$proc$../build/gpu.v:578$2415'.
Creating decoders for process `$paramod$787a5da62fabe7841ceed3cf3518dd70b3e7c326\core.$proc$../build/gpu.v:576$2414'.
Creating decoders for process `$paramod$787a5da62fabe7841ceed3cf3518dd70b3e7c326\core.$proc$../build/gpu.v:574$2413'.
Creating decoders for process `$paramod$787a5da62fabe7841ceed3cf3518dd70b3e7c326\core.$proc$../build/gpu.v:572$2412'.
Creating decoders for process `$paramod$787a5da62fabe7841ceed3cf3518dd70b3e7c326\core.$proc$../build/gpu.v:570$2411'.
Creating decoders for process `$paramod$787a5da62fabe7841ceed3cf3518dd70b3e7c326\core.$proc$../build/gpu.v:568$2410'.
Creating decoders for process `$paramod$787a5da62fabe7841ceed3cf3518dd70b3e7c326\core.$proc$../build/gpu.v:551$2409'.
Creating decoders for process `$paramod$787a5da62fabe7841ceed3cf3518dd70b3e7c326\core.$proc$../build/gpu.v:549$2408'.
Creating decoders for process `$paramod$beb00772bac1a1e06ce8ff4195cf7b0af620cd82\fetcher.$proc$../build/gpu.v:1126$2186'.
     1/4: $0\mem_if.read_address[7:0]
     2/4: $0\mem_if.read_valid[0:0]
     3/4: $0\instruction[15:0]
     4/4: $0\fetcher_state[2:0]
Creating decoders for process `$paramod$beb00772bac1a1e06ce8ff4195cf7b0af620cd82\fetcher.$proc$../build/gpu.v:1123$2185'.
Creating decoders for process `$paramod$beb00772bac1a1e06ce8ff4195cf7b0af620cd82\fetcher.$proc$../build/gpu.v:1120$2184'.
Creating decoders for process `$paramod\scheduler\THREADS_PER_BLOCK=s32'00000000000000000000000000000100.$proc$../build/gpu.v:1684$2160'.
     1/33: $11\sv2v_autoblock_1._sv2v_jump[1:0]
     2/33: $3\sv2v_autoblock_1.sv2v_autoblock_2.sv2v_autoblock_3.i[31:0]
     3/33: $10\sv2v_autoblock_1._sv2v_jump[1:0]
     4/33: $10\sv2v_autoblock_1.sv2v_autoblock_2.any_lsu_waiting[0:0]
     5/33: $6\sv2v_autoblock_1.sv2v_autoblock_2.sv2v_autoblock_3.sv2v_autoblock_4._sv2v_value_on_break[31:0]
     6/33: $9\sv2v_autoblock_1.sv2v_autoblock_2.any_lsu_waiting[0:0]
     7/33: $9\sv2v_autoblock_1._sv2v_jump[1:0]
     8/33: $8\sv2v_autoblock_1._sv2v_jump[1:0]
     9/33: $8\sv2v_autoblock_1.sv2v_autoblock_2.any_lsu_waiting[0:0]
    10/33: $5\sv2v_autoblock_1.sv2v_autoblock_2.sv2v_autoblock_3.sv2v_autoblock_4._sv2v_value_on_break[31:0]
    11/33: $7\sv2v_autoblock_1.sv2v_autoblock_2.any_lsu_waiting[0:0]
    12/33: $7\sv2v_autoblock_1._sv2v_jump[1:0]
    13/33: $6\sv2v_autoblock_1._sv2v_jump[1:0]
    14/33: $6\sv2v_autoblock_1.sv2v_autoblock_2.any_lsu_waiting[0:0]
    15/33: $4\sv2v_autoblock_1.sv2v_autoblock_2.sv2v_autoblock_3.sv2v_autoblock_4._sv2v_value_on_break[31:0]
    16/33: $5\sv2v_autoblock_1.sv2v_autoblock_2.any_lsu_waiting[0:0]
    17/33: $5\sv2v_autoblock_1._sv2v_jump[1:0]
    18/33: $4\sv2v_autoblock_1._sv2v_jump[1:0]
    19/33: $4\sv2v_autoblock_1.sv2v_autoblock_2.any_lsu_waiting[0:0]
    20/33: $3\sv2v_autoblock_1.sv2v_autoblock_2.sv2v_autoblock_3.sv2v_autoblock_4._sv2v_value_on_break[31:0]
    21/33: $3\sv2v_autoblock_1.sv2v_autoblock_2.any_lsu_waiting[0:0]
    22/33: $3\sv2v_autoblock_1._sv2v_jump[1:0]
    23/33: $2\sv2v_autoblock_1.sv2v_autoblock_2.sv2v_autoblock_3.sv2v_autoblock_4._sv2v_value_on_break[31:0]
    24/33: $2\sv2v_autoblock_1.sv2v_autoblock_2.sv2v_autoblock_3.i[31:0]
    25/33: $2\sv2v_autoblock_1.sv2v_autoblock_2.any_lsu_waiting[0:0]
    26/33: $2\sv2v_autoblock_1._sv2v_jump[1:0]
    27/33: $1\sv2v_autoblock_1.sv2v_autoblock_2.sv2v_autoblock_3.sv2v_autoblock_4._sv2v_value_on_break[31:0]
    28/33: $1\sv2v_autoblock_1.sv2v_autoblock_2.sv2v_autoblock_3.i[31:0]
    29/33: $1\sv2v_autoblock_1.sv2v_autoblock_2.any_lsu_waiting[0:0]
    30/33: $1\sv2v_autoblock_1._sv2v_jump[1:0]
    31/33: $0\current_pc[7:0]
    32/33: $0\done[0:0]
    33/33: $0\core_state[2:0]
Creating decoders for process `\alu.$proc$../build/gpu.v:28$16'.
     1/1: $0\alu_out_reg[7:0]

3.2.8. Executing PROC_DLATCH pass (convert process syncs to latches).
No latch inferred for signal `$paramod$787a5da62fabe7841ceed3cf3518dd70b3e7c326\core.\alu_out[0]' from process `$paramod$787a5da62fabe7841ceed3cf3518dd70b3e7c326\core.$proc$../build/gpu.v:0$2458'.
No latch inferred for signal `$paramod$787a5da62fabe7841ceed3cf3518dd70b3e7c326\core.\alu_out[1]' from process `$paramod$787a5da62fabe7841ceed3cf3518dd70b3e7c326\core.$proc$../build/gpu.v:0$2458'.
No latch inferred for signal `$paramod$787a5da62fabe7841ceed3cf3518dd70b3e7c326\core.\alu_out[2]' from process `$paramod$787a5da62fabe7841ceed3cf3518dd70b3e7c326\core.$proc$../build/gpu.v:0$2458'.
No latch inferred for signal `$paramod$787a5da62fabe7841ceed3cf3518dd70b3e7c326\core.\alu_out[3]' from process `$paramod$787a5da62fabe7841ceed3cf3518dd70b3e7c326\core.$proc$../build/gpu.v:0$2458'.
No latch inferred for signal `$paramod$787a5da62fabe7841ceed3cf3518dd70b3e7c326\core.\rt[3]' from process `$paramod$787a5da62fabe7841ceed3cf3518dd70b3e7c326\core.$proc$../build/gpu.v:675$2455'.
No latch inferred for signal `$paramod$787a5da62fabe7841ceed3cf3518dd70b3e7c326\core.\rs[3]' from process `$paramod$787a5da62fabe7841ceed3cf3518dd70b3e7c326\core.$proc$../build/gpu.v:673$2454'.
No latch inferred for signal `$paramod$787a5da62fabe7841ceed3cf3518dd70b3e7c326\core.\lsu_out[3]' from process `$paramod$787a5da62fabe7841ceed3cf3518dd70b3e7c326\core.$proc$../build/gpu.v:651$2452'.
No latch inferred for signal `$paramod$787a5da62fabe7841ceed3cf3518dd70b3e7c326\core.\lsu_state [7:6]' from process `$paramod$787a5da62fabe7841ceed3cf3518dd70b3e7c326\core.$proc$../build/gpu.v:649$2451'.
No latch inferred for signal `$paramod$787a5da62fabe7841ceed3cf3518dd70b3e7c326\core.\rt[2]' from process `$paramod$787a5da62fabe7841ceed3cf3518dd70b3e7c326\core.$proc$../build/gpu.v:675$2447'.
No latch inferred for signal `$paramod$787a5da62fabe7841ceed3cf3518dd70b3e7c326\core.\rs[2]' from process `$paramod$787a5da62fabe7841ceed3cf3518dd70b3e7c326\core.$proc$../build/gpu.v:673$2446'.
No latch inferred for signal `$paramod$787a5da62fabe7841ceed3cf3518dd70b3e7c326\core.\lsu_out[2]' from process `$paramod$787a5da62fabe7841ceed3cf3518dd70b3e7c326\core.$proc$../build/gpu.v:651$2444'.
No latch inferred for signal `$paramod$787a5da62fabe7841ceed3cf3518dd70b3e7c326\core.\lsu_state [5:4]' from process `$paramod$787a5da62fabe7841ceed3cf3518dd70b3e7c326\core.$proc$../build/gpu.v:649$2443'.
No latch inferred for signal `$paramod$787a5da62fabe7841ceed3cf3518dd70b3e7c326\core.\rt[1]' from process `$paramod$787a5da62fabe7841ceed3cf3518dd70b3e7c326\core.$proc$../build/gpu.v:675$2439'.
No latch inferred for signal `$paramod$787a5da62fabe7841ceed3cf3518dd70b3e7c326\core.\rs[1]' from process `$paramod$787a5da62fabe7841ceed3cf3518dd70b3e7c326\core.$proc$../build/gpu.v:673$2438'.
No latch inferred for signal `$paramod$787a5da62fabe7841ceed3cf3518dd70b3e7c326\core.\lsu_out[1]' from process `$paramod$787a5da62fabe7841ceed3cf3518dd70b3e7c326\core.$proc$../build/gpu.v:651$2436'.
No latch inferred for signal `$paramod$787a5da62fabe7841ceed3cf3518dd70b3e7c326\core.\lsu_state [3:2]' from process `$paramod$787a5da62fabe7841ceed3cf3518dd70b3e7c326\core.$proc$../build/gpu.v:649$2435'.
No latch inferred for signal `$paramod$787a5da62fabe7841ceed3cf3518dd70b3e7c326\core.\rt[0]' from process `$paramod$787a5da62fabe7841ceed3cf3518dd70b3e7c326\core.$proc$../build/gpu.v:675$2431'.
No latch inferred for signal `$paramod$787a5da62fabe7841ceed3cf3518dd70b3e7c326\core.\rs[0]' from process `$paramod$787a5da62fabe7841ceed3cf3518dd70b3e7c326\core.$proc$../build/gpu.v:673$2430'.
No latch inferred for signal `$paramod$787a5da62fabe7841ceed3cf3518dd70b3e7c326\core.\lsu_out[0]' from process `$paramod$787a5da62fabe7841ceed3cf3518dd70b3e7c326\core.$proc$../build/gpu.v:651$2428'.
No latch inferred for signal `$paramod$787a5da62fabe7841ceed3cf3518dd70b3e7c326\core.\lsu_state [1:0]' from process `$paramod$787a5da62fabe7841ceed3cf3518dd70b3e7c326\core.$proc$../build/gpu.v:649$2427'.
No latch inferred for signal `$paramod$787a5da62fabe7841ceed3cf3518dd70b3e7c326\core.\current_pc' from process `$paramod$787a5da62fabe7841ceed3cf3518dd70b3e7c326\core.$proc$../build/gpu.v:618$2425'.
No latch inferred for signal `$paramod$787a5da62fabe7841ceed3cf3518dd70b3e7c326\core.\core_state' from process `$paramod$787a5da62fabe7841ceed3cf3518dd70b3e7c326\core.$proc$../build/gpu.v:616$2424'.
No latch inferred for signal `$paramod$787a5da62fabe7841ceed3cf3518dd70b3e7c326\core.\decoded_ret' from process `$paramod$787a5da62fabe7841ceed3cf3518dd70b3e7c326\core.$proc$../build/gpu.v:594$2423'.
No latch inferred for signal `$paramod$787a5da62fabe7841ceed3cf3518dd70b3e7c326\core.\decoded_pc_mux' from process `$paramod$787a5da62fabe7841ceed3cf3518dd70b3e7c326\core.$proc$../build/gpu.v:592$2422'.
No latch inferred for signal `$paramod$787a5da62fabe7841ceed3cf3518dd70b3e7c326\core.\decoded_alu_output_mux' from process `$paramod$787a5da62fabe7841ceed3cf3518dd70b3e7c326\core.$proc$../build/gpu.v:590$2421'.
No latch inferred for signal `$paramod$787a5da62fabe7841ceed3cf3518dd70b3e7c326\core.\decoded_alu_arithmetic_mux' from process `$paramod$787a5da62fabe7841ceed3cf3518dd70b3e7c326\core.$proc$../build/gpu.v:588$2420'.
No latch inferred for signal `$paramod$787a5da62fabe7841ceed3cf3518dd70b3e7c326\core.\decoded_reg_input_mux' from process `$paramod$787a5da62fabe7841ceed3cf3518dd70b3e7c326\core.$proc$../build/gpu.v:586$2419'.
No latch inferred for signal `$paramod$787a5da62fabe7841ceed3cf3518dd70b3e7c326\core.\decoded_nzp_write_enable' from process `$paramod$787a5da62fabe7841ceed3cf3518dd70b3e7c326\core.$proc$../build/gpu.v:584$2418'.
No latch inferred for signal `$paramod$787a5da62fabe7841ceed3cf3518dd70b3e7c326\core.\decoded_mem_write_enable' from process `$paramod$787a5da62fabe7841ceed3cf3518dd70b3e7c326\core.$proc$../build/gpu.v:582$2417'.
No latch inferred for signal `$paramod$787a5da62fabe7841ceed3cf3518dd70b3e7c326\core.\decoded_mem_read_enable' from process `$paramod$787a5da62fabe7841ceed3cf3518dd70b3e7c326\core.$proc$../build/gpu.v:580$2416'.
No latch inferred for signal `$paramod$787a5da62fabe7841ceed3cf3518dd70b3e7c326\core.\decoded_reg_write_enable' from process `$paramod$787a5da62fabe7841ceed3cf3518dd70b3e7c326\core.$proc$../build/gpu.v:578$2415'.
No latch inferred for signal `$paramod$787a5da62fabe7841ceed3cf3518dd70b3e7c326\core.\decoded_immediate' from process `$paramod$787a5da62fabe7841ceed3cf3518dd70b3e7c326\core.$proc$../build/gpu.v:576$2414'.
No latch inferred for signal `$paramod$787a5da62fabe7841ceed3cf3518dd70b3e7c326\core.\decoded_nzp' from process `$paramod$787a5da62fabe7841ceed3cf3518dd70b3e7c326\core.$proc$../build/gpu.v:574$2413'.
No latch inferred for signal `$paramod$787a5da62fabe7841ceed3cf3518dd70b3e7c326\core.\decoded_rt_address' from process `$paramod$787a5da62fabe7841ceed3cf3518dd70b3e7c326\core.$proc$../build/gpu.v:572$2412'.
No latch inferred for signal `$paramod$787a5da62fabe7841ceed3cf3518dd70b3e7c326\core.\decoded_rs_address' from process `$paramod$787a5da62fabe7841ceed3cf3518dd70b3e7c326\core.$proc$../build/gpu.v:570$2411'.
No latch inferred for signal `$paramod$787a5da62fabe7841ceed3cf3518dd70b3e7c326\core.\decoded_rd_address' from process `$paramod$787a5da62fabe7841ceed3cf3518dd70b3e7c326\core.$proc$../build/gpu.v:568$2410'.
No latch inferred for signal `$paramod$787a5da62fabe7841ceed3cf3518dd70b3e7c326\core.\instruction' from process `$paramod$787a5da62fabe7841ceed3cf3518dd70b3e7c326\core.$proc$../build/gpu.v:551$2409'.
No latch inferred for signal `$paramod$787a5da62fabe7841ceed3cf3518dd70b3e7c326\core.\fetcher_state' from process `$paramod$787a5da62fabe7841ceed3cf3518dd70b3e7c326\core.$proc$../build/gpu.v:549$2408'.
No latch inferred for signal `$paramod$beb00772bac1a1e06ce8ff4195cf7b0af620cd82\fetcher.\mem_read_address' from process `$paramod$beb00772bac1a1e06ce8ff4195cf7b0af620cd82\fetcher.$proc$../build/gpu.v:1123$2185'.
No latch inferred for signal `$paramod$beb00772bac1a1e06ce8ff4195cf7b0af620cd82\fetcher.\mem_read_valid' from process `$paramod$beb00772bac1a1e06ce8ff4195cf7b0af620cd82\fetcher.$proc$../build/gpu.v:1120$2184'.

3.2.9. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `$paramod$c5a88488bedb7a9c9866110c9eda41ee27775c76\registers.\rs' using process `$paramod$c5a88488bedb7a9c9866110c9eda41ee27775c76\registers.$proc$../build/gpu.v:1611$2061'.
  created $dff cell `$procdff$5142' with positive edge clock.
Creating register for signal `$paramod$c5a88488bedb7a9c9866110c9eda41ee27775c76\registers.\rt' using process `$paramod$c5a88488bedb7a9c9866110c9eda41ee27775c76\registers.$proc$../build/gpu.v:1611$2061'.
  created $dff cell `$procdff$5143' with positive edge clock.
Creating register for signal `$paramod$c5a88488bedb7a9c9866110c9eda41ee27775c76\registers.$memwr$\registers$../build/gpu.v:1615$2041_EN' using process `$paramod$c5a88488bedb7a9c9866110c9eda41ee27775c76\registers.$proc$../build/gpu.v:1611$2061'.
  created $dff cell `$procdff$5144' with positive edge clock.
Creating register for signal `$paramod$c5a88488bedb7a9c9866110c9eda41ee27775c76\registers.$memwr$\registers$../build/gpu.v:1616$2042_EN' using process `$paramod$c5a88488bedb7a9c9866110c9eda41ee27775c76\registers.$proc$../build/gpu.v:1611$2061'.
  created $dff cell `$procdff$5145' with positive edge clock.
Creating register for signal `$paramod$c5a88488bedb7a9c9866110c9eda41ee27775c76\registers.$memwr$\registers$../build/gpu.v:1617$2043_EN' using process `$paramod$c5a88488bedb7a9c9866110c9eda41ee27775c76\registers.$proc$../build/gpu.v:1611$2061'.
  created $dff cell `$procdff$5146' with positive edge clock.
Creating register for signal `$paramod$c5a88488bedb7a9c9866110c9eda41ee27775c76\registers.$memwr$\registers$../build/gpu.v:1618$2044_EN' using process `$paramod$c5a88488bedb7a9c9866110c9eda41ee27775c76\registers.$proc$../build/gpu.v:1611$2061'.
  created $dff cell `$procdff$5147' with positive edge clock.
Creating register for signal `$paramod$c5a88488bedb7a9c9866110c9eda41ee27775c76\registers.$memwr$\registers$../build/gpu.v:1619$2045_EN' using process `$paramod$c5a88488bedb7a9c9866110c9eda41ee27775c76\registers.$proc$../build/gpu.v:1611$2061'.
  created $dff cell `$procdff$5148' with positive edge clock.
Creating register for signal `$paramod$c5a88488bedb7a9c9866110c9eda41ee27775c76\registers.$memwr$\registers$../build/gpu.v:1620$2046_EN' using process `$paramod$c5a88488bedb7a9c9866110c9eda41ee27775c76\registers.$proc$../build/gpu.v:1611$2061'.
  created $dff cell `$procdff$5149' with positive edge clock.
Creating register for signal `$paramod$c5a88488bedb7a9c9866110c9eda41ee27775c76\registers.$memwr$\registers$../build/gpu.v:1621$2047_EN' using process `$paramod$c5a88488bedb7a9c9866110c9eda41ee27775c76\registers.$proc$../build/gpu.v:1611$2061'.
  created $dff cell `$procdff$5150' with positive edge clock.
Creating register for signal `$paramod$c5a88488bedb7a9c9866110c9eda41ee27775c76\registers.$memwr$\registers$../build/gpu.v:1622$2048_EN' using process `$paramod$c5a88488bedb7a9c9866110c9eda41ee27775c76\registers.$proc$../build/gpu.v:1611$2061'.
  created $dff cell `$procdff$5151' with positive edge clock.
Creating register for signal `$paramod$c5a88488bedb7a9c9866110c9eda41ee27775c76\registers.$memwr$\registers$../build/gpu.v:1623$2049_EN' using process `$paramod$c5a88488bedb7a9c9866110c9eda41ee27775c76\registers.$proc$../build/gpu.v:1611$2061'.
  created $dff cell `$procdff$5152' with positive edge clock.
Creating register for signal `$paramod$c5a88488bedb7a9c9866110c9eda41ee27775c76\registers.$memwr$\registers$../build/gpu.v:1624$2050_EN' using process `$paramod$c5a88488bedb7a9c9866110c9eda41ee27775c76\registers.$proc$../build/gpu.v:1611$2061'.
  created $dff cell `$procdff$5153' with positive edge clock.
Creating register for signal `$paramod$c5a88488bedb7a9c9866110c9eda41ee27775c76\registers.$memwr$\registers$../build/gpu.v:1625$2051_EN' using process `$paramod$c5a88488bedb7a9c9866110c9eda41ee27775c76\registers.$proc$../build/gpu.v:1611$2061'.
  created $dff cell `$procdff$5154' with positive edge clock.
Creating register for signal `$paramod$c5a88488bedb7a9c9866110c9eda41ee27775c76\registers.$memwr$\registers$../build/gpu.v:1626$2052_EN' using process `$paramod$c5a88488bedb7a9c9866110c9eda41ee27775c76\registers.$proc$../build/gpu.v:1611$2061'.
  created $dff cell `$procdff$5155' with positive edge clock.
Creating register for signal `$paramod$c5a88488bedb7a9c9866110c9eda41ee27775c76\registers.$memwr$\registers$../build/gpu.v:1627$2053_EN' using process `$paramod$c5a88488bedb7a9c9866110c9eda41ee27775c76\registers.$proc$../build/gpu.v:1611$2061'.
  created $dff cell `$procdff$5156' with positive edge clock.
Creating register for signal `$paramod$c5a88488bedb7a9c9866110c9eda41ee27775c76\registers.$memwr$\registers$../build/gpu.v:1628$2054_EN' using process `$paramod$c5a88488bedb7a9c9866110c9eda41ee27775c76\registers.$proc$../build/gpu.v:1611$2061'.
  created $dff cell `$procdff$5157' with positive edge clock.
Creating register for signal `$paramod$c5a88488bedb7a9c9866110c9eda41ee27775c76\registers.$memwr$\registers$../build/gpu.v:1629$2055_EN' using process `$paramod$c5a88488bedb7a9c9866110c9eda41ee27775c76\registers.$proc$../build/gpu.v:1611$2061'.
  created $dff cell `$procdff$5158' with positive edge clock.
Creating register for signal `$paramod$c5a88488bedb7a9c9866110c9eda41ee27775c76\registers.$memwr$\registers$../build/gpu.v:1630$2056_EN' using process `$paramod$c5a88488bedb7a9c9866110c9eda41ee27775c76\registers.$proc$../build/gpu.v:1611$2061'.
  created $dff cell `$procdff$5159' with positive edge clock.
Creating register for signal `$paramod$c5a88488bedb7a9c9866110c9eda41ee27775c76\registers.$memwr$\registers$../build/gpu.v:1633$2057_DATA' using process `$paramod$c5a88488bedb7a9c9866110c9eda41ee27775c76\registers.$proc$../build/gpu.v:1611$2061'.
  created $dff cell `$procdff$5160' with positive edge clock.
Creating register for signal `$paramod$c5a88488bedb7a9c9866110c9eda41ee27775c76\registers.$memwr$\registers$../build/gpu.v:1633$2057_EN' using process `$paramod$c5a88488bedb7a9c9866110c9eda41ee27775c76\registers.$proc$../build/gpu.v:1611$2061'.
  created $dff cell `$procdff$5161' with positive edge clock.
Creating register for signal `$paramod$c5a88488bedb7a9c9866110c9eda41ee27775c76\registers.$memwr$\registers$../build/gpu.v:1641$2058_ADDR' using process `$paramod$c5a88488bedb7a9c9866110c9eda41ee27775c76\registers.$proc$../build/gpu.v:1611$2061'.
  created $dff cell `$procdff$5162' with positive edge clock.
Creating register for signal `$paramod$c5a88488bedb7a9c9866110c9eda41ee27775c76\registers.$memwr$\registers$../build/gpu.v:1641$2058_DATA' using process `$paramod$c5a88488bedb7a9c9866110c9eda41ee27775c76\registers.$proc$../build/gpu.v:1611$2061'.
  created $dff cell `$procdff$5163' with positive edge clock.
Creating register for signal `$paramod$c5a88488bedb7a9c9866110c9eda41ee27775c76\registers.$memwr$\registers$../build/gpu.v:1641$2058_EN' using process `$paramod$c5a88488bedb7a9c9866110c9eda41ee27775c76\registers.$proc$../build/gpu.v:1611$2061'.
  created $dff cell `$procdff$5164' with positive edge clock.
Creating register for signal `$paramod$c5a88488bedb7a9c9866110c9eda41ee27775c76\registers.$memwr$\registers$../build/gpu.v:1642$2059_ADDR' using process `$paramod$c5a88488bedb7a9c9866110c9eda41ee27775c76\registers.$proc$../build/gpu.v:1611$2061'.
  created $dff cell `$procdff$5165' with positive edge clock.
Creating register for signal `$paramod$c5a88488bedb7a9c9866110c9eda41ee27775c76\registers.$memwr$\registers$../build/gpu.v:1642$2059_DATA' using process `$paramod$c5a88488bedb7a9c9866110c9eda41ee27775c76\registers.$proc$../build/gpu.v:1611$2061'.
  created $dff cell `$procdff$5166' with positive edge clock.
Creating register for signal `$paramod$c5a88488bedb7a9c9866110c9eda41ee27775c76\registers.$memwr$\registers$../build/gpu.v:1642$2059_EN' using process `$paramod$c5a88488bedb7a9c9866110c9eda41ee27775c76\registers.$proc$../build/gpu.v:1611$2061'.
  created $dff cell `$procdff$5167' with positive edge clock.
Creating register for signal `$paramod$c5a88488bedb7a9c9866110c9eda41ee27775c76\registers.$memwr$\registers$../build/gpu.v:1643$2060_ADDR' using process `$paramod$c5a88488bedb7a9c9866110c9eda41ee27775c76\registers.$proc$../build/gpu.v:1611$2061'.
  created $dff cell `$procdff$5168' with positive edge clock.
Creating register for signal `$paramod$c5a88488bedb7a9c9866110c9eda41ee27775c76\registers.$memwr$\registers$../build/gpu.v:1643$2060_DATA' using process `$paramod$c5a88488bedb7a9c9866110c9eda41ee27775c76\registers.$proc$../build/gpu.v:1611$2061'.
  created $dff cell `$procdff$5169' with positive edge clock.
Creating register for signal `$paramod$c5a88488bedb7a9c9866110c9eda41ee27775c76\registers.$memwr$\registers$../build/gpu.v:1643$2060_EN' using process `$paramod$c5a88488bedb7a9c9866110c9eda41ee27775c76\registers.$proc$../build/gpu.v:1611$2061'.
  created $dff cell `$procdff$5170' with positive edge clock.
Creating register for signal `$paramod$d08f185179db4eb8eac8d58da9007fec10c7c29b\registers.\rs' using process `$paramod$d08f185179db4eb8eac8d58da9007fec10c7c29b\registers.$proc$../build/gpu.v:1611$1942'.
  created $dff cell `$procdff$5171' with positive edge clock.
Creating register for signal `$paramod$d08f185179db4eb8eac8d58da9007fec10c7c29b\registers.\rt' using process `$paramod$d08f185179db4eb8eac8d58da9007fec10c7c29b\registers.$proc$../build/gpu.v:1611$1942'.
  created $dff cell `$procdff$5172' with positive edge clock.
Creating register for signal `$paramod$d08f185179db4eb8eac8d58da9007fec10c7c29b\registers.$memwr$\registers$../build/gpu.v:1615$1922_EN' using process `$paramod$d08f185179db4eb8eac8d58da9007fec10c7c29b\registers.$proc$../build/gpu.v:1611$1942'.
  created $dff cell `$procdff$5173' with positive edge clock.
Creating register for signal `$paramod$d08f185179db4eb8eac8d58da9007fec10c7c29b\registers.$memwr$\registers$../build/gpu.v:1616$1923_EN' using process `$paramod$d08f185179db4eb8eac8d58da9007fec10c7c29b\registers.$proc$../build/gpu.v:1611$1942'.
  created $dff cell `$procdff$5174' with positive edge clock.
Creating register for signal `$paramod$d08f185179db4eb8eac8d58da9007fec10c7c29b\registers.$memwr$\registers$../build/gpu.v:1617$1924_EN' using process `$paramod$d08f185179db4eb8eac8d58da9007fec10c7c29b\registers.$proc$../build/gpu.v:1611$1942'.
  created $dff cell `$procdff$5175' with positive edge clock.
Creating register for signal `$paramod$d08f185179db4eb8eac8d58da9007fec10c7c29b\registers.$memwr$\registers$../build/gpu.v:1618$1925_EN' using process `$paramod$d08f185179db4eb8eac8d58da9007fec10c7c29b\registers.$proc$../build/gpu.v:1611$1942'.
  created $dff cell `$procdff$5176' with positive edge clock.
Creating register for signal `$paramod$d08f185179db4eb8eac8d58da9007fec10c7c29b\registers.$memwr$\registers$../build/gpu.v:1619$1926_EN' using process `$paramod$d08f185179db4eb8eac8d58da9007fec10c7c29b\registers.$proc$../build/gpu.v:1611$1942'.
  created $dff cell `$procdff$5177' with positive edge clock.
Creating register for signal `$paramod$d08f185179db4eb8eac8d58da9007fec10c7c29b\registers.$memwr$\registers$../build/gpu.v:1620$1927_EN' using process `$paramod$d08f185179db4eb8eac8d58da9007fec10c7c29b\registers.$proc$../build/gpu.v:1611$1942'.
  created $dff cell `$procdff$5178' with positive edge clock.
Creating register for signal `$paramod$d08f185179db4eb8eac8d58da9007fec10c7c29b\registers.$memwr$\registers$../build/gpu.v:1621$1928_EN' using process `$paramod$d08f185179db4eb8eac8d58da9007fec10c7c29b\registers.$proc$../build/gpu.v:1611$1942'.
  created $dff cell `$procdff$5179' with positive edge clock.
Creating register for signal `$paramod$d08f185179db4eb8eac8d58da9007fec10c7c29b\registers.$memwr$\registers$../build/gpu.v:1622$1929_EN' using process `$paramod$d08f185179db4eb8eac8d58da9007fec10c7c29b\registers.$proc$../build/gpu.v:1611$1942'.
  created $dff cell `$procdff$5180' with positive edge clock.
Creating register for signal `$paramod$d08f185179db4eb8eac8d58da9007fec10c7c29b\registers.$memwr$\registers$../build/gpu.v:1623$1930_EN' using process `$paramod$d08f185179db4eb8eac8d58da9007fec10c7c29b\registers.$proc$../build/gpu.v:1611$1942'.
  created $dff cell `$procdff$5181' with positive edge clock.
Creating register for signal `$paramod$d08f185179db4eb8eac8d58da9007fec10c7c29b\registers.$memwr$\registers$../build/gpu.v:1624$1931_EN' using process `$paramod$d08f185179db4eb8eac8d58da9007fec10c7c29b\registers.$proc$../build/gpu.v:1611$1942'.
  created $dff cell `$procdff$5182' with positive edge clock.
Creating register for signal `$paramod$d08f185179db4eb8eac8d58da9007fec10c7c29b\registers.$memwr$\registers$../build/gpu.v:1625$1932_EN' using process `$paramod$d08f185179db4eb8eac8d58da9007fec10c7c29b\registers.$proc$../build/gpu.v:1611$1942'.
  created $dff cell `$procdff$5183' with positive edge clock.
Creating register for signal `$paramod$d08f185179db4eb8eac8d58da9007fec10c7c29b\registers.$memwr$\registers$../build/gpu.v:1626$1933_EN' using process `$paramod$d08f185179db4eb8eac8d58da9007fec10c7c29b\registers.$proc$../build/gpu.v:1611$1942'.
  created $dff cell `$procdff$5184' with positive edge clock.
Creating register for signal `$paramod$d08f185179db4eb8eac8d58da9007fec10c7c29b\registers.$memwr$\registers$../build/gpu.v:1627$1934_EN' using process `$paramod$d08f185179db4eb8eac8d58da9007fec10c7c29b\registers.$proc$../build/gpu.v:1611$1942'.
  created $dff cell `$procdff$5185' with positive edge clock.
Creating register for signal `$paramod$d08f185179db4eb8eac8d58da9007fec10c7c29b\registers.$memwr$\registers$../build/gpu.v:1628$1935_EN' using process `$paramod$d08f185179db4eb8eac8d58da9007fec10c7c29b\registers.$proc$../build/gpu.v:1611$1942'.
  created $dff cell `$procdff$5186' with positive edge clock.
Creating register for signal `$paramod$d08f185179db4eb8eac8d58da9007fec10c7c29b\registers.$memwr$\registers$../build/gpu.v:1629$1936_EN' using process `$paramod$d08f185179db4eb8eac8d58da9007fec10c7c29b\registers.$proc$../build/gpu.v:1611$1942'.
  created $dff cell `$procdff$5187' with positive edge clock.
Creating register for signal `$paramod$d08f185179db4eb8eac8d58da9007fec10c7c29b\registers.$memwr$\registers$../build/gpu.v:1630$1937_EN' using process `$paramod$d08f185179db4eb8eac8d58da9007fec10c7c29b\registers.$proc$../build/gpu.v:1611$1942'.
  created $dff cell `$procdff$5188' with positive edge clock.
Creating register for signal `$paramod$d08f185179db4eb8eac8d58da9007fec10c7c29b\registers.$memwr$\registers$../build/gpu.v:1633$1938_DATA' using process `$paramod$d08f185179db4eb8eac8d58da9007fec10c7c29b\registers.$proc$../build/gpu.v:1611$1942'.
  created $dff cell `$procdff$5189' with positive edge clock.
Creating register for signal `$paramod$d08f185179db4eb8eac8d58da9007fec10c7c29b\registers.$memwr$\registers$../build/gpu.v:1633$1938_EN' using process `$paramod$d08f185179db4eb8eac8d58da9007fec10c7c29b\registers.$proc$../build/gpu.v:1611$1942'.
  created $dff cell `$procdff$5190' with positive edge clock.
Creating register for signal `$paramod$d08f185179db4eb8eac8d58da9007fec10c7c29b\registers.$memwr$\registers$../build/gpu.v:1641$1939_ADDR' using process `$paramod$d08f185179db4eb8eac8d58da9007fec10c7c29b\registers.$proc$../build/gpu.v:1611$1942'.
  created $dff cell `$procdff$5191' with positive edge clock.
Creating register for signal `$paramod$d08f185179db4eb8eac8d58da9007fec10c7c29b\registers.$memwr$\registers$../build/gpu.v:1641$1939_DATA' using process `$paramod$d08f185179db4eb8eac8d58da9007fec10c7c29b\registers.$proc$../build/gpu.v:1611$1942'.
  created $dff cell `$procdff$5192' with positive edge clock.
Creating register for signal `$paramod$d08f185179db4eb8eac8d58da9007fec10c7c29b\registers.$memwr$\registers$../build/gpu.v:1641$1939_EN' using process `$paramod$d08f185179db4eb8eac8d58da9007fec10c7c29b\registers.$proc$../build/gpu.v:1611$1942'.
  created $dff cell `$procdff$5193' with positive edge clock.
Creating register for signal `$paramod$d08f185179db4eb8eac8d58da9007fec10c7c29b\registers.$memwr$\registers$../build/gpu.v:1642$1940_ADDR' using process `$paramod$d08f185179db4eb8eac8d58da9007fec10c7c29b\registers.$proc$../build/gpu.v:1611$1942'.
  created $dff cell `$procdff$5194' with positive edge clock.
Creating register for signal `$paramod$d08f185179db4eb8eac8d58da9007fec10c7c29b\registers.$memwr$\registers$../build/gpu.v:1642$1940_DATA' using process `$paramod$d08f185179db4eb8eac8d58da9007fec10c7c29b\registers.$proc$../build/gpu.v:1611$1942'.
  created $dff cell `$procdff$5195' with positive edge clock.
Creating register for signal `$paramod$d08f185179db4eb8eac8d58da9007fec10c7c29b\registers.$memwr$\registers$../build/gpu.v:1642$1940_EN' using process `$paramod$d08f185179db4eb8eac8d58da9007fec10c7c29b\registers.$proc$../build/gpu.v:1611$1942'.
  created $dff cell `$procdff$5196' with positive edge clock.
Creating register for signal `$paramod$d08f185179db4eb8eac8d58da9007fec10c7c29b\registers.$memwr$\registers$../build/gpu.v:1643$1941_ADDR' using process `$paramod$d08f185179db4eb8eac8d58da9007fec10c7c29b\registers.$proc$../build/gpu.v:1611$1942'.
  created $dff cell `$procdff$5197' with positive edge clock.
Creating register for signal `$paramod$d08f185179db4eb8eac8d58da9007fec10c7c29b\registers.$memwr$\registers$../build/gpu.v:1643$1941_DATA' using process `$paramod$d08f185179db4eb8eac8d58da9007fec10c7c29b\registers.$proc$../build/gpu.v:1611$1942'.
  created $dff cell `$procdff$5198' with positive edge clock.
Creating register for signal `$paramod$d08f185179db4eb8eac8d58da9007fec10c7c29b\registers.$memwr$\registers$../build/gpu.v:1643$1941_EN' using process `$paramod$d08f185179db4eb8eac8d58da9007fec10c7c29b\registers.$proc$../build/gpu.v:1611$1942'.
  created $dff cell `$procdff$5199' with positive edge clock.
Creating register for signal `\lsu.\mem_read_valid' using process `\lsu.$proc$../build/gpu.v:1465$1404'.
  created $dff cell `$procdff$5200' with positive edge clock.
Creating register for signal `\lsu.\mem_read_address' using process `\lsu.$proc$../build/gpu.v:1465$1404'.
  created $dff cell `$procdff$5201' with positive edge clock.
Creating register for signal `\lsu.\mem_write_valid' using process `\lsu.$proc$../build/gpu.v:1465$1404'.
  created $dff cell `$procdff$5202' with positive edge clock.
Creating register for signal `\lsu.\mem_write_address' using process `\lsu.$proc$../build/gpu.v:1465$1404'.
  created $dff cell `$procdff$5203' with positive edge clock.
Creating register for signal `\lsu.\mem_write_data' using process `\lsu.$proc$../build/gpu.v:1465$1404'.
  created $dff cell `$procdff$5204' with positive edge clock.
Creating register for signal `\lsu.\lsu_state' using process `\lsu.$proc$../build/gpu.v:1465$1404'.
  created $dff cell `$procdff$5205' with positive edge clock.
Creating register for signal `\lsu.\lsu_out' using process `\lsu.$proc$../build/gpu.v:1465$1404'.
  created $dff cell `$procdff$5206' with positive edge clock.
Creating register for signal `$paramod$a747760de5c733b6f88bb63119f261e23521a1b9\registers.\rs' using process `$paramod$a747760de5c733b6f88bb63119f261e23521a1b9\registers.$proc$../build/gpu.v:1611$1823'.
  created $dff cell `$procdff$5207' with positive edge clock.
Creating register for signal `$paramod$a747760de5c733b6f88bb63119f261e23521a1b9\registers.\rt' using process `$paramod$a747760de5c733b6f88bb63119f261e23521a1b9\registers.$proc$../build/gpu.v:1611$1823'.
  created $dff cell `$procdff$5208' with positive edge clock.
Creating register for signal `$paramod$a747760de5c733b6f88bb63119f261e23521a1b9\registers.$memwr$\registers$../build/gpu.v:1615$1803_EN' using process `$paramod$a747760de5c733b6f88bb63119f261e23521a1b9\registers.$proc$../build/gpu.v:1611$1823'.
  created $dff cell `$procdff$5209' with positive edge clock.
Creating register for signal `$paramod$a747760de5c733b6f88bb63119f261e23521a1b9\registers.$memwr$\registers$../build/gpu.v:1616$1804_EN' using process `$paramod$a747760de5c733b6f88bb63119f261e23521a1b9\registers.$proc$../build/gpu.v:1611$1823'.
  created $dff cell `$procdff$5210' with positive edge clock.
Creating register for signal `$paramod$a747760de5c733b6f88bb63119f261e23521a1b9\registers.$memwr$\registers$../build/gpu.v:1617$1805_EN' using process `$paramod$a747760de5c733b6f88bb63119f261e23521a1b9\registers.$proc$../build/gpu.v:1611$1823'.
  created $dff cell `$procdff$5211' with positive edge clock.
Creating register for signal `$paramod$a747760de5c733b6f88bb63119f261e23521a1b9\registers.$memwr$\registers$../build/gpu.v:1618$1806_EN' using process `$paramod$a747760de5c733b6f88bb63119f261e23521a1b9\registers.$proc$../build/gpu.v:1611$1823'.
  created $dff cell `$procdff$5212' with positive edge clock.
Creating register for signal `$paramod$a747760de5c733b6f88bb63119f261e23521a1b9\registers.$memwr$\registers$../build/gpu.v:1619$1807_EN' using process `$paramod$a747760de5c733b6f88bb63119f261e23521a1b9\registers.$proc$../build/gpu.v:1611$1823'.
  created $dff cell `$procdff$5213' with positive edge clock.
Creating register for signal `$paramod$a747760de5c733b6f88bb63119f261e23521a1b9\registers.$memwr$\registers$../build/gpu.v:1620$1808_EN' using process `$paramod$a747760de5c733b6f88bb63119f261e23521a1b9\registers.$proc$../build/gpu.v:1611$1823'.
  created $dff cell `$procdff$5214' with positive edge clock.
Creating register for signal `$paramod$a747760de5c733b6f88bb63119f261e23521a1b9\registers.$memwr$\registers$../build/gpu.v:1621$1809_EN' using process `$paramod$a747760de5c733b6f88bb63119f261e23521a1b9\registers.$proc$../build/gpu.v:1611$1823'.
  created $dff cell `$procdff$5215' with positive edge clock.
Creating register for signal `$paramod$a747760de5c733b6f88bb63119f261e23521a1b9\registers.$memwr$\registers$../build/gpu.v:1622$1810_EN' using process `$paramod$a747760de5c733b6f88bb63119f261e23521a1b9\registers.$proc$../build/gpu.v:1611$1823'.
  created $dff cell `$procdff$5216' with positive edge clock.
Creating register for signal `$paramod$a747760de5c733b6f88bb63119f261e23521a1b9\registers.$memwr$\registers$../build/gpu.v:1623$1811_EN' using process `$paramod$a747760de5c733b6f88bb63119f261e23521a1b9\registers.$proc$../build/gpu.v:1611$1823'.
  created $dff cell `$procdff$5217' with positive edge clock.
Creating register for signal `$paramod$a747760de5c733b6f88bb63119f261e23521a1b9\registers.$memwr$\registers$../build/gpu.v:1624$1812_EN' using process `$paramod$a747760de5c733b6f88bb63119f261e23521a1b9\registers.$proc$../build/gpu.v:1611$1823'.
  created $dff cell `$procdff$5218' with positive edge clock.
Creating register for signal `$paramod$a747760de5c733b6f88bb63119f261e23521a1b9\registers.$memwr$\registers$../build/gpu.v:1625$1813_EN' using process `$paramod$a747760de5c733b6f88bb63119f261e23521a1b9\registers.$proc$../build/gpu.v:1611$1823'.
  created $dff cell `$procdff$5219' with positive edge clock.
Creating register for signal `$paramod$a747760de5c733b6f88bb63119f261e23521a1b9\registers.$memwr$\registers$../build/gpu.v:1626$1814_EN' using process `$paramod$a747760de5c733b6f88bb63119f261e23521a1b9\registers.$proc$../build/gpu.v:1611$1823'.
  created $dff cell `$procdff$5220' with positive edge clock.
Creating register for signal `$paramod$a747760de5c733b6f88bb63119f261e23521a1b9\registers.$memwr$\registers$../build/gpu.v:1627$1815_EN' using process `$paramod$a747760de5c733b6f88bb63119f261e23521a1b9\registers.$proc$../build/gpu.v:1611$1823'.
  created $dff cell `$procdff$5221' with positive edge clock.
Creating register for signal `$paramod$a747760de5c733b6f88bb63119f261e23521a1b9\registers.$memwr$\registers$../build/gpu.v:1628$1816_EN' using process `$paramod$a747760de5c733b6f88bb63119f261e23521a1b9\registers.$proc$../build/gpu.v:1611$1823'.
  created $dff cell `$procdff$5222' with positive edge clock.
Creating register for signal `$paramod$a747760de5c733b6f88bb63119f261e23521a1b9\registers.$memwr$\registers$../build/gpu.v:1629$1817_EN' using process `$paramod$a747760de5c733b6f88bb63119f261e23521a1b9\registers.$proc$../build/gpu.v:1611$1823'.
  created $dff cell `$procdff$5223' with positive edge clock.
Creating register for signal `$paramod$a747760de5c733b6f88bb63119f261e23521a1b9\registers.$memwr$\registers$../build/gpu.v:1630$1818_EN' using process `$paramod$a747760de5c733b6f88bb63119f261e23521a1b9\registers.$proc$../build/gpu.v:1611$1823'.
  created $dff cell `$procdff$5224' with positive edge clock.
Creating register for signal `$paramod$a747760de5c733b6f88bb63119f261e23521a1b9\registers.$memwr$\registers$../build/gpu.v:1633$1819_DATA' using process `$paramod$a747760de5c733b6f88bb63119f261e23521a1b9\registers.$proc$../build/gpu.v:1611$1823'.
  created $dff cell `$procdff$5225' with positive edge clock.
Creating register for signal `$paramod$a747760de5c733b6f88bb63119f261e23521a1b9\registers.$memwr$\registers$../build/gpu.v:1633$1819_EN' using process `$paramod$a747760de5c733b6f88bb63119f261e23521a1b9\registers.$proc$../build/gpu.v:1611$1823'.
  created $dff cell `$procdff$5226' with positive edge clock.
Creating register for signal `$paramod$a747760de5c733b6f88bb63119f261e23521a1b9\registers.$memwr$\registers$../build/gpu.v:1641$1820_ADDR' using process `$paramod$a747760de5c733b6f88bb63119f261e23521a1b9\registers.$proc$../build/gpu.v:1611$1823'.
  created $dff cell `$procdff$5227' with positive edge clock.
Creating register for signal `$paramod$a747760de5c733b6f88bb63119f261e23521a1b9\registers.$memwr$\registers$../build/gpu.v:1641$1820_DATA' using process `$paramod$a747760de5c733b6f88bb63119f261e23521a1b9\registers.$proc$../build/gpu.v:1611$1823'.
  created $dff cell `$procdff$5228' with positive edge clock.
Creating register for signal `$paramod$a747760de5c733b6f88bb63119f261e23521a1b9\registers.$memwr$\registers$../build/gpu.v:1641$1820_EN' using process `$paramod$a747760de5c733b6f88bb63119f261e23521a1b9\registers.$proc$../build/gpu.v:1611$1823'.
  created $dff cell `$procdff$5229' with positive edge clock.
Creating register for signal `$paramod$a747760de5c733b6f88bb63119f261e23521a1b9\registers.$memwr$\registers$../build/gpu.v:1642$1821_ADDR' using process `$paramod$a747760de5c733b6f88bb63119f261e23521a1b9\registers.$proc$../build/gpu.v:1611$1823'.
  created $dff cell `$procdff$5230' with positive edge clock.
Creating register for signal `$paramod$a747760de5c733b6f88bb63119f261e23521a1b9\registers.$memwr$\registers$../build/gpu.v:1642$1821_DATA' using process `$paramod$a747760de5c733b6f88bb63119f261e23521a1b9\registers.$proc$../build/gpu.v:1611$1823'.
  created $dff cell `$procdff$5231' with positive edge clock.
Creating register for signal `$paramod$a747760de5c733b6f88bb63119f261e23521a1b9\registers.$memwr$\registers$../build/gpu.v:1642$1821_EN' using process `$paramod$a747760de5c733b6f88bb63119f261e23521a1b9\registers.$proc$../build/gpu.v:1611$1823'.
  created $dff cell `$procdff$5232' with positive edge clock.
Creating register for signal `$paramod$a747760de5c733b6f88bb63119f261e23521a1b9\registers.$memwr$\registers$../build/gpu.v:1643$1822_ADDR' using process `$paramod$a747760de5c733b6f88bb63119f261e23521a1b9\registers.$proc$../build/gpu.v:1611$1823'.
  created $dff cell `$procdff$5233' with positive edge clock.
Creating register for signal `$paramod$a747760de5c733b6f88bb63119f261e23521a1b9\registers.$memwr$\registers$../build/gpu.v:1643$1822_DATA' using process `$paramod$a747760de5c733b6f88bb63119f261e23521a1b9\registers.$proc$../build/gpu.v:1611$1823'.
  created $dff cell `$procdff$5234' with positive edge clock.
Creating register for signal `$paramod$a747760de5c733b6f88bb63119f261e23521a1b9\registers.$memwr$\registers$../build/gpu.v:1643$1822_EN' using process `$paramod$a747760de5c733b6f88bb63119f261e23521a1b9\registers.$proc$../build/gpu.v:1611$1823'.
  created $dff cell `$procdff$5235' with positive edge clock.
Creating register for signal `$paramod$570077e6b96415b4d92362103cebadbad9f2b201\registers.\rs' using process `$paramod$570077e6b96415b4d92362103cebadbad9f2b201\registers.$proc$../build/gpu.v:1611$1704'.
  created $dff cell `$procdff$5236' with positive edge clock.
Creating register for signal `$paramod$570077e6b96415b4d92362103cebadbad9f2b201\registers.\rt' using process `$paramod$570077e6b96415b4d92362103cebadbad9f2b201\registers.$proc$../build/gpu.v:1611$1704'.
  created $dff cell `$procdff$5237' with positive edge clock.
Creating register for signal `$paramod$570077e6b96415b4d92362103cebadbad9f2b201\registers.$memwr$\registers$../build/gpu.v:1615$1684_EN' using process `$paramod$570077e6b96415b4d92362103cebadbad9f2b201\registers.$proc$../build/gpu.v:1611$1704'.
  created $dff cell `$procdff$5238' with positive edge clock.
Creating register for signal `$paramod$570077e6b96415b4d92362103cebadbad9f2b201\registers.$memwr$\registers$../build/gpu.v:1616$1685_EN' using process `$paramod$570077e6b96415b4d92362103cebadbad9f2b201\registers.$proc$../build/gpu.v:1611$1704'.
  created $dff cell `$procdff$5239' with positive edge clock.
Creating register for signal `$paramod$570077e6b96415b4d92362103cebadbad9f2b201\registers.$memwr$\registers$../build/gpu.v:1617$1686_EN' using process `$paramod$570077e6b96415b4d92362103cebadbad9f2b201\registers.$proc$../build/gpu.v:1611$1704'.
  created $dff cell `$procdff$5240' with positive edge clock.
Creating register for signal `$paramod$570077e6b96415b4d92362103cebadbad9f2b201\registers.$memwr$\registers$../build/gpu.v:1618$1687_EN' using process `$paramod$570077e6b96415b4d92362103cebadbad9f2b201\registers.$proc$../build/gpu.v:1611$1704'.
  created $dff cell `$procdff$5241' with positive edge clock.
Creating register for signal `$paramod$570077e6b96415b4d92362103cebadbad9f2b201\registers.$memwr$\registers$../build/gpu.v:1619$1688_EN' using process `$paramod$570077e6b96415b4d92362103cebadbad9f2b201\registers.$proc$../build/gpu.v:1611$1704'.
  created $dff cell `$procdff$5242' with positive edge clock.
Creating register for signal `$paramod$570077e6b96415b4d92362103cebadbad9f2b201\registers.$memwr$\registers$../build/gpu.v:1620$1689_EN' using process `$paramod$570077e6b96415b4d92362103cebadbad9f2b201\registers.$proc$../build/gpu.v:1611$1704'.
  created $dff cell `$procdff$5243' with positive edge clock.
Creating register for signal `$paramod$570077e6b96415b4d92362103cebadbad9f2b201\registers.$memwr$\registers$../build/gpu.v:1621$1690_EN' using process `$paramod$570077e6b96415b4d92362103cebadbad9f2b201\registers.$proc$../build/gpu.v:1611$1704'.
  created $dff cell `$procdff$5244' with positive edge clock.
Creating register for signal `$paramod$570077e6b96415b4d92362103cebadbad9f2b201\registers.$memwr$\registers$../build/gpu.v:1622$1691_EN' using process `$paramod$570077e6b96415b4d92362103cebadbad9f2b201\registers.$proc$../build/gpu.v:1611$1704'.
  created $dff cell `$procdff$5245' with positive edge clock.
Creating register for signal `$paramod$570077e6b96415b4d92362103cebadbad9f2b201\registers.$memwr$\registers$../build/gpu.v:1623$1692_EN' using process `$paramod$570077e6b96415b4d92362103cebadbad9f2b201\registers.$proc$../build/gpu.v:1611$1704'.
  created $dff cell `$procdff$5246' with positive edge clock.
Creating register for signal `$paramod$570077e6b96415b4d92362103cebadbad9f2b201\registers.$memwr$\registers$../build/gpu.v:1624$1693_EN' using process `$paramod$570077e6b96415b4d92362103cebadbad9f2b201\registers.$proc$../build/gpu.v:1611$1704'.
  created $dff cell `$procdff$5247' with positive edge clock.
Creating register for signal `$paramod$570077e6b96415b4d92362103cebadbad9f2b201\registers.$memwr$\registers$../build/gpu.v:1625$1694_EN' using process `$paramod$570077e6b96415b4d92362103cebadbad9f2b201\registers.$proc$../build/gpu.v:1611$1704'.
  created $dff cell `$procdff$5248' with positive edge clock.
Creating register for signal `$paramod$570077e6b96415b4d92362103cebadbad9f2b201\registers.$memwr$\registers$../build/gpu.v:1626$1695_EN' using process `$paramod$570077e6b96415b4d92362103cebadbad9f2b201\registers.$proc$../build/gpu.v:1611$1704'.
  created $dff cell `$procdff$5249' with positive edge clock.
Creating register for signal `$paramod$570077e6b96415b4d92362103cebadbad9f2b201\registers.$memwr$\registers$../build/gpu.v:1627$1696_EN' using process `$paramod$570077e6b96415b4d92362103cebadbad9f2b201\registers.$proc$../build/gpu.v:1611$1704'.
  created $dff cell `$procdff$5250' with positive edge clock.
Creating register for signal `$paramod$570077e6b96415b4d92362103cebadbad9f2b201\registers.$memwr$\registers$../build/gpu.v:1628$1697_EN' using process `$paramod$570077e6b96415b4d92362103cebadbad9f2b201\registers.$proc$../build/gpu.v:1611$1704'.
  created $dff cell `$procdff$5251' with positive edge clock.
Creating register for signal `$paramod$570077e6b96415b4d92362103cebadbad9f2b201\registers.$memwr$\registers$../build/gpu.v:1629$1698_EN' using process `$paramod$570077e6b96415b4d92362103cebadbad9f2b201\registers.$proc$../build/gpu.v:1611$1704'.
  created $dff cell `$procdff$5252' with positive edge clock.
Creating register for signal `$paramod$570077e6b96415b4d92362103cebadbad9f2b201\registers.$memwr$\registers$../build/gpu.v:1630$1699_EN' using process `$paramod$570077e6b96415b4d92362103cebadbad9f2b201\registers.$proc$../build/gpu.v:1611$1704'.
  created $dff cell `$procdff$5253' with positive edge clock.
Creating register for signal `$paramod$570077e6b96415b4d92362103cebadbad9f2b201\registers.$memwr$\registers$../build/gpu.v:1633$1700_DATA' using process `$paramod$570077e6b96415b4d92362103cebadbad9f2b201\registers.$proc$../build/gpu.v:1611$1704'.
  created $dff cell `$procdff$5254' with positive edge clock.
Creating register for signal `$paramod$570077e6b96415b4d92362103cebadbad9f2b201\registers.$memwr$\registers$../build/gpu.v:1633$1700_EN' using process `$paramod$570077e6b96415b4d92362103cebadbad9f2b201\registers.$proc$../build/gpu.v:1611$1704'.
  created $dff cell `$procdff$5255' with positive edge clock.
Creating register for signal `$paramod$570077e6b96415b4d92362103cebadbad9f2b201\registers.$memwr$\registers$../build/gpu.v:1641$1701_ADDR' using process `$paramod$570077e6b96415b4d92362103cebadbad9f2b201\registers.$proc$../build/gpu.v:1611$1704'.
  created $dff cell `$procdff$5256' with positive edge clock.
Creating register for signal `$paramod$570077e6b96415b4d92362103cebadbad9f2b201\registers.$memwr$\registers$../build/gpu.v:1641$1701_DATA' using process `$paramod$570077e6b96415b4d92362103cebadbad9f2b201\registers.$proc$../build/gpu.v:1611$1704'.
  created $dff cell `$procdff$5257' with positive edge clock.
Creating register for signal `$paramod$570077e6b96415b4d92362103cebadbad9f2b201\registers.$memwr$\registers$../build/gpu.v:1641$1701_EN' using process `$paramod$570077e6b96415b4d92362103cebadbad9f2b201\registers.$proc$../build/gpu.v:1611$1704'.
  created $dff cell `$procdff$5258' with positive edge clock.
Creating register for signal `$paramod$570077e6b96415b4d92362103cebadbad9f2b201\registers.$memwr$\registers$../build/gpu.v:1642$1702_ADDR' using process `$paramod$570077e6b96415b4d92362103cebadbad9f2b201\registers.$proc$../build/gpu.v:1611$1704'.
  created $dff cell `$procdff$5259' with positive edge clock.
Creating register for signal `$paramod$570077e6b96415b4d92362103cebadbad9f2b201\registers.$memwr$\registers$../build/gpu.v:1642$1702_DATA' using process `$paramod$570077e6b96415b4d92362103cebadbad9f2b201\registers.$proc$../build/gpu.v:1611$1704'.
  created $dff cell `$procdff$5260' with positive edge clock.
Creating register for signal `$paramod$570077e6b96415b4d92362103cebadbad9f2b201\registers.$memwr$\registers$../build/gpu.v:1642$1702_EN' using process `$paramod$570077e6b96415b4d92362103cebadbad9f2b201\registers.$proc$../build/gpu.v:1611$1704'.
  created $dff cell `$procdff$5261' with positive edge clock.
Creating register for signal `$paramod$570077e6b96415b4d92362103cebadbad9f2b201\registers.$memwr$\registers$../build/gpu.v:1643$1703_ADDR' using process `$paramod$570077e6b96415b4d92362103cebadbad9f2b201\registers.$proc$../build/gpu.v:1611$1704'.
  created $dff cell `$procdff$5262' with positive edge clock.
Creating register for signal `$paramod$570077e6b96415b4d92362103cebadbad9f2b201\registers.$memwr$\registers$../build/gpu.v:1643$1703_DATA' using process `$paramod$570077e6b96415b4d92362103cebadbad9f2b201\registers.$proc$../build/gpu.v:1611$1704'.
  created $dff cell `$procdff$5263' with positive edge clock.
Creating register for signal `$paramod$570077e6b96415b4d92362103cebadbad9f2b201\registers.$memwr$\registers$../build/gpu.v:1643$1703_EN' using process `$paramod$570077e6b96415b4d92362103cebadbad9f2b201\registers.$proc$../build/gpu.v:1611$1704'.
  created $dff cell `$procdff$5264' with positive edge clock.
Creating register for signal `$paramod$443b7d7e6fa51b4925ad1f73d225e8bfd7dc6c37\pc.\next_pc' using process `$paramod$443b7d7e6fa51b4925ad1f73d225e8bfd7dc6c37\pc.$proc$../build/gpu.v:1546$1676'.
  created $dff cell `$procdff$5265' with positive edge clock.
Creating register for signal `$paramod$443b7d7e6fa51b4925ad1f73d225e8bfd7dc6c37\pc.\nzp' using process `$paramod$443b7d7e6fa51b4925ad1f73d225e8bfd7dc6c37\pc.$proc$../build/gpu.v:1546$1676'.
  created $dff cell `$procdff$5266' with positive edge clock.
Creating register for signal `\decoder.\decoded_alu_arithmetic_mux' using process `\decoder.$proc$../build/gpu.v:787$1341'.
  created $dff cell `$procdff$5267' with positive edge clock.
Creating register for signal `\decoder.\decoded_alu_output_mux' using process `\decoder.$proc$../build/gpu.v:787$1341'.
  created $dff cell `$procdff$5268' with positive edge clock.
Creating register for signal `\decoder.\decoded_rd_address' using process `\decoder.$proc$../build/gpu.v:787$1341'.
  created $dff cell `$procdff$5269' with positive edge clock.
Creating register for signal `\decoder.\decoded_rs_address' using process `\decoder.$proc$../build/gpu.v:787$1341'.
  created $dff cell `$procdff$5270' with positive edge clock.
Creating register for signal `\decoder.\decoded_rt_address' using process `\decoder.$proc$../build/gpu.v:787$1341'.
  created $dff cell `$procdff$5271' with positive edge clock.
Creating register for signal `\decoder.\decoded_nzp' using process `\decoder.$proc$../build/gpu.v:787$1341'.
  created $dff cell `$procdff$5272' with positive edge clock.
Creating register for signal `\decoder.\decoded_immediate' using process `\decoder.$proc$../build/gpu.v:787$1341'.
  created $dff cell `$procdff$5273' with positive edge clock.
Creating register for signal `\decoder.\decoded_reg_write_enable' using process `\decoder.$proc$../build/gpu.v:787$1341'.
  created $dff cell `$procdff$5274' with positive edge clock.
Creating register for signal `\decoder.\decoded_mem_read_enable' using process `\decoder.$proc$../build/gpu.v:787$1341'.
  created $dff cell `$procdff$5275' with positive edge clock.
Creating register for signal `\decoder.\decoded_mem_write_enable' using process `\decoder.$proc$../build/gpu.v:787$1341'.
  created $dff cell `$procdff$5276' with positive edge clock.
Creating register for signal `\decoder.\decoded_nzp_write_enable' using process `\decoder.$proc$../build/gpu.v:787$1341'.
  created $dff cell `$procdff$5277' with positive edge clock.
Creating register for signal `\decoder.\decoded_reg_input_mux' using process `\decoder.$proc$../build/gpu.v:787$1341'.
  created $dff cell `$procdff$5278' with positive edge clock.
Creating register for signal `\decoder.\decoded_pc_mux' using process `\decoder.$proc$../build/gpu.v:787$1341'.
  created $dff cell `$procdff$5279' with positive edge clock.
Creating register for signal `\decoder.\decoded_ret' using process `\decoder.$proc$../build/gpu.v:787$1341'.
  created $dff cell `$procdff$5280' with positive edge clock.
Creating register for signal `$paramod$beb00772bac1a1e06ce8ff4195cf7b0af620cd82\fetcher.\fetcher_state' using process `$paramod$beb00772bac1a1e06ce8ff4195cf7b0af620cd82\fetcher.$proc$../build/gpu.v:1126$2186'.
  created $dff cell `$procdff$5281' with positive edge clock.
Creating register for signal `$paramod$beb00772bac1a1e06ce8ff4195cf7b0af620cd82\fetcher.\instruction' using process `$paramod$beb00772bac1a1e06ce8ff4195cf7b0af620cd82\fetcher.$proc$../build/gpu.v:1126$2186'.
  created $dff cell `$procdff$5282' with positive edge clock.
Creating register for signal `$paramod$beb00772bac1a1e06ce8ff4195cf7b0af620cd82\fetcher.\mem_if.read_valid' using process `$paramod$beb00772bac1a1e06ce8ff4195cf7b0af620cd82\fetcher.$proc$../build/gpu.v:1126$2186'.
  created $dff cell `$procdff$5283' with positive edge clock.
Creating register for signal `$paramod$beb00772bac1a1e06ce8ff4195cf7b0af620cd82\fetcher.\mem_if.read_address' using process `$paramod$beb00772bac1a1e06ce8ff4195cf7b0af620cd82\fetcher.$proc$../build/gpu.v:1126$2186'.
  created $dff cell `$procdff$5284' with positive edge clock.
Creating register for signal `$paramod\scheduler\THREADS_PER_BLOCK=s32'00000000000000000000000000000100.\core_state' using process `$paramod\scheduler\THREADS_PER_BLOCK=s32'00000000000000000000000000000100.$proc$../build/gpu.v:1684$2160'.
  created $dff cell `$procdff$5285' with positive edge clock.
Creating register for signal `$paramod\scheduler\THREADS_PER_BLOCK=s32'00000000000000000000000000000100.\done' using process `$paramod\scheduler\THREADS_PER_BLOCK=s32'00000000000000000000000000000100.$proc$../build/gpu.v:1684$2160'.
  created $dff cell `$procdff$5286' with positive edge clock.
Creating register for signal `$paramod\scheduler\THREADS_PER_BLOCK=s32'00000000000000000000000000000100.\current_pc' using process `$paramod\scheduler\THREADS_PER_BLOCK=s32'00000000000000000000000000000100.$proc$../build/gpu.v:1684$2160'.
  created $dff cell `$procdff$5287' with positive edge clock.
Creating register for signal `$paramod\scheduler\THREADS_PER_BLOCK=s32'00000000000000000000000000000100.\sv2v_autoblock_1._sv2v_jump' using process `$paramod\scheduler\THREADS_PER_BLOCK=s32'00000000000000000000000000000100.$proc$../build/gpu.v:1684$2160'.
  created $dff cell `$procdff$5288' with positive edge clock.
Creating register for signal `$paramod\scheduler\THREADS_PER_BLOCK=s32'00000000000000000000000000000100.\sv2v_autoblock_1.sv2v_autoblock_2.any_lsu_waiting' using process `$paramod\scheduler\THREADS_PER_BLOCK=s32'00000000000000000000000000000100.$proc$../build/gpu.v:1684$2160'.
  created $dff cell `$procdff$5289' with positive edge clock.
Creating register for signal `$paramod\scheduler\THREADS_PER_BLOCK=s32'00000000000000000000000000000100.\sv2v_autoblock_1.sv2v_autoblock_2.sv2v_autoblock_3.i' using process `$paramod\scheduler\THREADS_PER_BLOCK=s32'00000000000000000000000000000100.$proc$../build/gpu.v:1684$2160'.
  created $dff cell `$procdff$5290' with positive edge clock.
Creating register for signal `$paramod\scheduler\THREADS_PER_BLOCK=s32'00000000000000000000000000000100.\sv2v_autoblock_1.sv2v_autoblock_2.sv2v_autoblock_3.sv2v_autoblock_4._sv2v_value_on_break' using process `$paramod\scheduler\THREADS_PER_BLOCK=s32'00000000000000000000000000000100.$proc$../build/gpu.v:1684$2160'.
  created $dff cell `$procdff$5291' with positive edge clock.
Creating register for signal `\alu.\alu_out_reg' using process `\alu.$proc$../build/gpu.v:28$16'.
  created $dff cell `$procdff$5292' with positive edge clock.

3.2.10. Executing PROC_MEMWR pass (convert process memory writes to cells).

3.2.11. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Found and cleaned up 6 empty switches in `$paramod$c5a88488bedb7a9c9866110c9eda41ee27775c76\registers.$proc$../build/gpu.v:1611$2061'.
Removing empty process `$paramod$c5a88488bedb7a9c9866110c9eda41ee27775c76\registers.$proc$../build/gpu.v:1611$2061'.
Found and cleaned up 6 empty switches in `$paramod$d08f185179db4eb8eac8d58da9007fec10c7c29b\registers.$proc$../build/gpu.v:1611$1942'.
Removing empty process `$paramod$d08f185179db4eb8eac8d58da9007fec10c7c29b\registers.$proc$../build/gpu.v:1611$1942'.
Found and cleaned up 12 empty switches in `\lsu.$proc$../build/gpu.v:1465$1404'.
Removing empty process `lsu.$proc$../build/gpu.v:1465$1404'.
Found and cleaned up 6 empty switches in `$paramod$a747760de5c733b6f88bb63119f261e23521a1b9\registers.$proc$../build/gpu.v:1611$1823'.
Removing empty process `$paramod$a747760de5c733b6f88bb63119f261e23521a1b9\registers.$proc$../build/gpu.v:1611$1823'.
Found and cleaned up 6 empty switches in `$paramod$570077e6b96415b4d92362103cebadbad9f2b201\registers.$proc$../build/gpu.v:1611$1704'.
Removing empty process `$paramod$570077e6b96415b4d92362103cebadbad9f2b201\registers.$proc$../build/gpu.v:1611$1704'.
Found and cleaned up 7 empty switches in `$paramod$443b7d7e6fa51b4925ad1f73d225e8bfd7dc6c37\pc.$proc$../build/gpu.v:1546$1676'.
Removing empty process `$paramod$443b7d7e6fa51b4925ad1f73d225e8bfd7dc6c37\pc.$proc$../build/gpu.v:1546$1676'.
Found and cleaned up 3 empty switches in `\decoder.$proc$../build/gpu.v:787$1341'.
Removing empty process `decoder.$proc$../build/gpu.v:787$1341'.
Removing empty process `$paramod$787a5da62fabe7841ceed3cf3518dd70b3e7c326\core.$proc$../build/gpu.v:0$2458'.
Removing empty process `$paramod$787a5da62fabe7841ceed3cf3518dd70b3e7c326\core.$proc$../build/gpu.v:675$2455'.
Removing empty process `$paramod$787a5da62fabe7841ceed3cf3518dd70b3e7c326\core.$proc$../build/gpu.v:673$2454'.
Removing empty process `$paramod$787a5da62fabe7841ceed3cf3518dd70b3e7c326\core.$proc$../build/gpu.v:651$2452'.
Removing empty process `$paramod$787a5da62fabe7841ceed3cf3518dd70b3e7c326\core.$proc$../build/gpu.v:649$2451'.
Removing empty process `$paramod$787a5da62fabe7841ceed3cf3518dd70b3e7c326\core.$proc$../build/gpu.v:675$2447'.
Removing empty process `$paramod$787a5da62fabe7841ceed3cf3518dd70b3e7c326\core.$proc$../build/gpu.v:673$2446'.
Removing empty process `$paramod$787a5da62fabe7841ceed3cf3518dd70b3e7c326\core.$proc$../build/gpu.v:651$2444'.
Removing empty process `$paramod$787a5da62fabe7841ceed3cf3518dd70b3e7c326\core.$proc$../build/gpu.v:649$2443'.
Removing empty process `$paramod$787a5da62fabe7841ceed3cf3518dd70b3e7c326\core.$proc$../build/gpu.v:675$2439'.
Removing empty process `$paramod$787a5da62fabe7841ceed3cf3518dd70b3e7c326\core.$proc$../build/gpu.v:673$2438'.
Removing empty process `$paramod$787a5da62fabe7841ceed3cf3518dd70b3e7c326\core.$proc$../build/gpu.v:651$2436'.
Removing empty process `$paramod$787a5da62fabe7841ceed3cf3518dd70b3e7c326\core.$proc$../build/gpu.v:649$2435'.
Removing empty process `$paramod$787a5da62fabe7841ceed3cf3518dd70b3e7c326\core.$proc$../build/gpu.v:675$2431'.
Removing empty process `$paramod$787a5da62fabe7841ceed3cf3518dd70b3e7c326\core.$proc$../build/gpu.v:673$2430'.
Removing empty process `$paramod$787a5da62fabe7841ceed3cf3518dd70b3e7c326\core.$proc$../build/gpu.v:651$2428'.
Removing empty process `$paramod$787a5da62fabe7841ceed3cf3518dd70b3e7c326\core.$proc$../build/gpu.v:649$2427'.
Removing empty process `$paramod$787a5da62fabe7841ceed3cf3518dd70b3e7c326\core.$proc$../build/gpu.v:618$2425'.
Removing empty process `$paramod$787a5da62fabe7841ceed3cf3518dd70b3e7c326\core.$proc$../build/gpu.v:616$2424'.
Removing empty process `$paramod$787a5da62fabe7841ceed3cf3518dd70b3e7c326\core.$proc$../build/gpu.v:594$2423'.
Removing empty process `$paramod$787a5da62fabe7841ceed3cf3518dd70b3e7c326\core.$proc$../build/gpu.v:592$2422'.
Removing empty process `$paramod$787a5da62fabe7841ceed3cf3518dd70b3e7c326\core.$proc$../build/gpu.v:590$2421'.
Removing empty process `$paramod$787a5da62fabe7841ceed3cf3518dd70b3e7c326\core.$proc$../build/gpu.v:588$2420'.
Removing empty process `$paramod$787a5da62fabe7841ceed3cf3518dd70b3e7c326\core.$proc$../build/gpu.v:586$2419'.
Removing empty process `$paramod$787a5da62fabe7841ceed3cf3518dd70b3e7c326\core.$proc$../build/gpu.v:584$2418'.
Removing empty process `$paramod$787a5da62fabe7841ceed3cf3518dd70b3e7c326\core.$proc$../build/gpu.v:582$2417'.
Removing empty process `$paramod$787a5da62fabe7841ceed3cf3518dd70b3e7c326\core.$proc$../build/gpu.v:580$2416'.
Removing empty process `$paramod$787a5da62fabe7841ceed3cf3518dd70b3e7c326\core.$proc$../build/gpu.v:578$2415'.
Removing empty process `$paramod$787a5da62fabe7841ceed3cf3518dd70b3e7c326\core.$proc$../build/gpu.v:576$2414'.
Removing empty process `$paramod$787a5da62fabe7841ceed3cf3518dd70b3e7c326\core.$proc$../build/gpu.v:574$2413'.
Removing empty process `$paramod$787a5da62fabe7841ceed3cf3518dd70b3e7c326\core.$proc$../build/gpu.v:572$2412'.
Removing empty process `$paramod$787a5da62fabe7841ceed3cf3518dd70b3e7c326\core.$proc$../build/gpu.v:570$2411'.
Removing empty process `$paramod$787a5da62fabe7841ceed3cf3518dd70b3e7c326\core.$proc$../build/gpu.v:568$2410'.
Removing empty process `$paramod$787a5da62fabe7841ceed3cf3518dd70b3e7c326\core.$proc$../build/gpu.v:551$2409'.
Removing empty process `$paramod$787a5da62fabe7841ceed3cf3518dd70b3e7c326\core.$proc$../build/gpu.v:549$2408'.
Found and cleaned up 5 empty switches in `$paramod$beb00772bac1a1e06ce8ff4195cf7b0af620cd82\fetcher.$proc$../build/gpu.v:1126$2186'.
Removing empty process `$paramod$beb00772bac1a1e06ce8ff4195cf7b0af620cd82\fetcher.$proc$../build/gpu.v:1126$2186'.
Removing empty process `$paramod$beb00772bac1a1e06ce8ff4195cf7b0af620cd82\fetcher.$proc$../build/gpu.v:1123$2185'.
Removing empty process `$paramod$beb00772bac1a1e06ce8ff4195cf7b0af620cd82\fetcher.$proc$../build/gpu.v:1120$2184'.
Found and cleaned up 18 empty switches in `$paramod\scheduler\THREADS_PER_BLOCK=s32'00000000000000000000000000000100.$proc$../build/gpu.v:1684$2160'.
Removing empty process `$paramod\scheduler\THREADS_PER_BLOCK=s32'00000000000000000000000000000100.$proc$../build/gpu.v:1684$2160'.
Found and cleaned up 5 empty switches in `\alu.$proc$../build/gpu.v:28$16'.
Removing empty process `alu.$proc$../build/gpu.v:28$16'.
Cleaned up 74 empty switches.

3.2.12. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$c5a88488bedb7a9c9866110c9eda41ee27775c76\registers.
<suppressed ~3 debug messages>
Optimizing module $paramod$d08f185179db4eb8eac8d58da9007fec10c7c29b\registers.
<suppressed ~3 debug messages>
Optimizing module lsu.
<suppressed ~3 debug messages>
Optimizing module $paramod$a747760de5c733b6f88bb63119f261e23521a1b9\registers.
<suppressed ~3 debug messages>
Optimizing module $paramod$570077e6b96415b4d92362103cebadbad9f2b201\registers.
<suppressed ~3 debug messages>
Optimizing module ducttape2cores.
Optimizing module $paramod$443b7d7e6fa51b4925ad1f73d225e8bfd7dc6c37\pc.
<suppressed ~2 debug messages>
Optimizing module decoder.
Optimizing module $paramod$787a5da62fabe7841ceed3cf3518dd70b3e7c326\core.
Optimizing module $paramod$beb00772bac1a1e06ce8ff4195cf7b0af620cd82\fetcher.
<suppressed ~3 debug messages>
Optimizing module $paramod\scheduler\THREADS_PER_BLOCK=s32'00000000000000000000000000000100.
<suppressed ~15 debug messages>
Optimizing module alu.
<suppressed ~3 debug messages>

3.3. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$c5a88488bedb7a9c9866110c9eda41ee27775c76\registers.
Optimizing module $paramod$d08f185179db4eb8eac8d58da9007fec10c7c29b\registers.
Optimizing module lsu.
Optimizing module $paramod$a747760de5c733b6f88bb63119f261e23521a1b9\registers.
Optimizing module $paramod$570077e6b96415b4d92362103cebadbad9f2b201\registers.
Optimizing module ducttape2cores.
Optimizing module $paramod$443b7d7e6fa51b4925ad1f73d225e8bfd7dc6c37\pc.
Optimizing module decoder.
Optimizing module $paramod$787a5da62fabe7841ceed3cf3518dd70b3e7c326\core.
Optimizing module $paramod$beb00772bac1a1e06ce8ff4195cf7b0af620cd82\fetcher.
Optimizing module $paramod\scheduler\THREADS_PER_BLOCK=s32'00000000000000000000000000000100.
Optimizing module alu.

3.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$c5a88488bedb7a9c9866110c9eda41ee27775c76\registers..
Finding unused cells or wires in module $paramod$d08f185179db4eb8eac8d58da9007fec10c7c29b\registers..
Finding unused cells or wires in module \lsu..
Finding unused cells or wires in module $paramod$a747760de5c733b6f88bb63119f261e23521a1b9\registers..
Finding unused cells or wires in module $paramod$570077e6b96415b4d92362103cebadbad9f2b201\registers..
Finding unused cells or wires in module \ducttape2cores..
Finding unused cells or wires in module $paramod$443b7d7e6fa51b4925ad1f73d225e8bfd7dc6c37\pc..
Finding unused cells or wires in module \decoder..
Finding unused cells or wires in module $paramod$787a5da62fabe7841ceed3cf3518dd70b3e7c326\core..
Finding unused cells or wires in module $paramod$beb00772bac1a1e06ce8ff4195cf7b0af620cd82\fetcher..
Finding unused cells or wires in module $paramod\scheduler\THREADS_PER_BLOCK=s32'00000000000000000000000000000100..
Finding unused cells or wires in module \alu..
Removed 179 unused cells and 1537 unused wires.
<suppressed ~198 debug messages>

3.5. Executing CHECK pass (checking for obvious problems).
Checking module $paramod$443b7d7e6fa51b4925ad1f73d225e8bfd7dc6c37\pc...
Checking module $paramod$570077e6b96415b4d92362103cebadbad9f2b201\registers...
Checking module $paramod$787a5da62fabe7841ceed3cf3518dd70b3e7c326\core...
Checking module $paramod$a747760de5c733b6f88bb63119f261e23521a1b9\registers...
Checking module $paramod$beb00772bac1a1e06ce8ff4195cf7b0af620cd82\fetcher...
Checking module $paramod$c5a88488bedb7a9c9866110c9eda41ee27775c76\registers...
Checking module $paramod$d08f185179db4eb8eac8d58da9007fec10c7c29b\registers...
Checking module $paramod\scheduler\THREADS_PER_BLOCK=s32'00000000000000000000000000000100...
Checking module alu...
Checking module decoder...
Checking module ducttape2cores...
Checking module lsu...
Found and reported 0 problems.

3.6. Executing OPT pass (performing simple optimizations).

3.6.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$443b7d7e6fa51b4925ad1f73d225e8bfd7dc6c37\pc.
Optimizing module $paramod$570077e6b96415b4d92362103cebadbad9f2b201\registers.
Optimizing module $paramod$787a5da62fabe7841ceed3cf3518dd70b3e7c326\core.
Optimizing module $paramod$a747760de5c733b6f88bb63119f261e23521a1b9\registers.
Optimizing module $paramod$beb00772bac1a1e06ce8ff4195cf7b0af620cd82\fetcher.
Optimizing module $paramod$c5a88488bedb7a9c9866110c9eda41ee27775c76\registers.
Optimizing module $paramod$d08f185179db4eb8eac8d58da9007fec10c7c29b\registers.
Optimizing module $paramod\scheduler\THREADS_PER_BLOCK=s32'00000000000000000000000000000100.
Optimizing module alu.
Optimizing module decoder.
Optimizing module ducttape2cores.
Optimizing module lsu.

3.6.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$443b7d7e6fa51b4925ad1f73d225e8bfd7dc6c37\pc'.
<suppressed ~3 debug messages>
Finding identical cells in module `$paramod$570077e6b96415b4d92362103cebadbad9f2b201\registers'.
<suppressed ~18 debug messages>
Finding identical cells in module `$paramod$787a5da62fabe7841ceed3cf3518dd70b3e7c326\core'.
<suppressed ~36 debug messages>
Finding identical cells in module `$paramod$a747760de5c733b6f88bb63119f261e23521a1b9\registers'.
<suppressed ~18 debug messages>
Finding identical cells in module `$paramod$beb00772bac1a1e06ce8ff4195cf7b0af620cd82\fetcher'.
<suppressed ~12 debug messages>
Finding identical cells in module `$paramod$c5a88488bedb7a9c9866110c9eda41ee27775c76\registers'.
<suppressed ~18 debug messages>
Finding identical cells in module `$paramod$d08f185179db4eb8eac8d58da9007fec10c7c29b\registers'.
<suppressed ~18 debug messages>
Finding identical cells in module `$paramod\scheduler\THREADS_PER_BLOCK=s32'00000000000000000000000000000100'.
<suppressed ~57 debug messages>
Finding identical cells in module `\alu'.
<suppressed ~6 debug messages>
Finding identical cells in module `\decoder'.
<suppressed ~21 debug messages>
Finding identical cells in module `\ducttape2cores'.
Finding identical cells in module `\lsu'.
<suppressed ~42 debug messages>
Removed a total of 83 cells.

3.6.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$443b7d7e6fa51b4925ad1f73d225e8bfd7dc6c37\pc..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$570077e6b96415b4d92362103cebadbad9f2b201\registers..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 2/2 on $mux $procmux$4057.
    dead port 2/2 on $mux $procmux$4059.
    dead port 2/2 on $mux $procmux$4061.
    dead port 1/2 on $mux $procmux$4064.
    dead port 2/2 on $mux $procmux$4074.
    dead port 2/2 on $mux $procmux$4076.
    dead port 2/2 on $mux $procmux$4078.
    dead port 1/2 on $mux $procmux$4081.
    dead port 2/2 on $mux $procmux$4091.
    dead port 2/2 on $mux $procmux$4093.
    dead port 2/2 on $mux $procmux$4095.
    dead port 1/2 on $mux $procmux$4098.
    dead port 2/2 on $mux $procmux$4106.
    dead port 2/2 on $mux $procmux$4108.
    dead port 2/2 on $mux $procmux$4110.
    dead port 1/2 on $mux $procmux$4113.
    dead port 2/2 on $mux $procmux$4121.
    dead port 2/2 on $mux $procmux$4123.
    dead port 2/2 on $mux $procmux$4125.
    dead port 1/2 on $mux $procmux$4128.
    dead port 2/2 on $mux $procmux$4136.
    dead port 2/2 on $mux $procmux$4138.
    dead port 2/2 on $mux $procmux$4140.
    dead port 1/2 on $mux $procmux$4143.
    dead port 2/2 on $mux $procmux$4152.
    dead port 2/2 on $mux $procmux$4154.
    dead port 2/2 on $mux $procmux$4156.
    dead port 1/2 on $mux $procmux$4159.
    dead port 2/2 on $mux $procmux$4168.
    dead port 2/2 on $mux $procmux$4170.
    dead port 2/2 on $mux $procmux$4172.
    dead port 1/2 on $mux $procmux$4175.
    dead port 2/2 on $mux $procmux$4184.
    dead port 2/2 on $mux $procmux$4186.
    dead port 2/2 on $mux $procmux$4188.
    dead port 1/2 on $mux $procmux$4191.
    dead port 2/2 on $mux $procmux$4198.
    dead port 2/2 on $mux $procmux$4200.
    dead port 1/2 on $mux $procmux$4203.
    dead port 2/2 on $mux $procmux$4210.
    dead port 2/2 on $mux $procmux$4212.
    dead port 1/2 on $mux $procmux$4215.
    dead port 2/2 on $mux $procmux$4222.
    dead port 2/2 on $mux $procmux$4224.
    dead port 1/2 on $mux $procmux$4227.
    dead port 2/2 on $mux $procmux$4234.
    dead port 2/2 on $mux $procmux$4236.
    dead port 1/2 on $mux $procmux$4239.
    dead port 2/2 on $mux $procmux$4246.
    dead port 2/2 on $mux $procmux$4248.
    dead port 1/2 on $mux $procmux$4251.
    dead port 2/2 on $mux $procmux$4258.
    dead port 2/2 on $mux $procmux$4260.
    dead port 1/2 on $mux $procmux$4263.
    dead port 2/2 on $mux $procmux$4270.
    dead port 2/2 on $mux $procmux$4272.
    dead port 1/2 on $mux $procmux$4275.
    dead port 2/2 on $mux $procmux$4282.
    dead port 2/2 on $mux $procmux$4284.
    dead port 1/2 on $mux $procmux$4287.
    dead port 2/2 on $mux $procmux$4294.
    dead port 2/2 on $mux $procmux$4296.
    dead port 1/2 on $mux $procmux$4299.
    dead port 2/2 on $mux $procmux$4305.
    dead port 1/2 on $mux $procmux$4308.
    dead port 2/2 on $mux $procmux$4314.
    dead port 1/2 on $mux $procmux$4317.
    dead port 2/2 on $mux $procmux$4323.
    dead port 1/2 on $mux $procmux$4326.
    dead port 2/2 on $mux $procmux$4332.
    dead port 1/2 on $mux $procmux$4335.
    dead port 2/2 on $mux $procmux$4341.
    dead port 1/2 on $mux $procmux$4344.
    dead port 2/2 on $mux $procmux$4350.
    dead port 1/2 on $mux $procmux$4353.
    dead port 2/2 on $mux $procmux$4359.
    dead port 1/2 on $mux $procmux$4362.
    dead port 2/2 on $mux $procmux$4368.
    dead port 1/2 on $mux $procmux$4371.
    dead port 2/2 on $mux $procmux$4377.
    dead port 1/2 on $mux $procmux$4380.
    dead port 1/2 on $mux $procmux$4386.
    dead port 1/2 on $mux $procmux$4392.
    dead port 1/2 on $mux $procmux$4398.
    dead port 1/2 on $mux $procmux$4404.
    dead port 1/2 on $mux $procmux$4410.
    dead port 1/2 on $mux $procmux$4416.
    dead port 1/2 on $mux $procmux$4422.
    dead port 1/2 on $mux $procmux$4428.
    dead port 1/2 on $mux $procmux$4434.
    dead port 1/2 on $mux $procmux$4440.
    dead port 1/2 on $mux $procmux$4446.
Running muxtree optimizer on module $paramod$787a5da62fabe7841ceed3cf3518dd70b3e7c326\core..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod$a747760de5c733b6f88bb63119f261e23521a1b9\registers..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 2/2 on $mux $procmux$3561.
    dead port 2/2 on $mux $procmux$3563.
    dead port 2/2 on $mux $procmux$3565.
    dead port 1/2 on $mux $procmux$3568.
    dead port 2/2 on $mux $procmux$3578.
    dead port 2/2 on $mux $procmux$3580.
    dead port 2/2 on $mux $procmux$3582.
    dead port 1/2 on $mux $procmux$3585.
    dead port 2/2 on $mux $procmux$3595.
    dead port 2/2 on $mux $procmux$3597.
    dead port 2/2 on $mux $procmux$3599.
    dead port 1/2 on $mux $procmux$3602.
    dead port 2/2 on $mux $procmux$3610.
    dead port 2/2 on $mux $procmux$3612.
    dead port 2/2 on $mux $procmux$3614.
    dead port 1/2 on $mux $procmux$3617.
    dead port 2/2 on $mux $procmux$3625.
    dead port 2/2 on $mux $procmux$3627.
    dead port 2/2 on $mux $procmux$3629.
    dead port 1/2 on $mux $procmux$3632.
    dead port 2/2 on $mux $procmux$3640.
    dead port 2/2 on $mux $procmux$3642.
    dead port 2/2 on $mux $procmux$3644.
    dead port 1/2 on $mux $procmux$3647.
    dead port 2/2 on $mux $procmux$3656.
    dead port 2/2 on $mux $procmux$3658.
    dead port 2/2 on $mux $procmux$3660.
    dead port 1/2 on $mux $procmux$3663.
    dead port 2/2 on $mux $procmux$3672.
    dead port 2/2 on $mux $procmux$3674.
    dead port 2/2 on $mux $procmux$3676.
    dead port 1/2 on $mux $procmux$3679.
    dead port 2/2 on $mux $procmux$3688.
    dead port 2/2 on $mux $procmux$3690.
    dead port 2/2 on $mux $procmux$3692.
    dead port 1/2 on $mux $procmux$3695.
    dead port 2/2 on $mux $procmux$3702.
    dead port 2/2 on $mux $procmux$3704.
    dead port 1/2 on $mux $procmux$3707.
    dead port 2/2 on $mux $procmux$3714.
    dead port 2/2 on $mux $procmux$3716.
    dead port 1/2 on $mux $procmux$3719.
    dead port 2/2 on $mux $procmux$3726.
    dead port 2/2 on $mux $procmux$3728.
    dead port 1/2 on $mux $procmux$3731.
    dead port 2/2 on $mux $procmux$3738.
    dead port 2/2 on $mux $procmux$3740.
    dead port 1/2 on $mux $procmux$3743.
    dead port 2/2 on $mux $procmux$3750.
    dead port 2/2 on $mux $procmux$3752.
    dead port 1/2 on $mux $procmux$3755.
    dead port 2/2 on $mux $procmux$3762.
    dead port 2/2 on $mux $procmux$3764.
    dead port 1/2 on $mux $procmux$3767.
    dead port 2/2 on $mux $procmux$3774.
    dead port 2/2 on $mux $procmux$3776.
    dead port 1/2 on $mux $procmux$3779.
    dead port 2/2 on $mux $procmux$3786.
    dead port 2/2 on $mux $procmux$3788.
    dead port 1/2 on $mux $procmux$3791.
    dead port 2/2 on $mux $procmux$3798.
    dead port 2/2 on $mux $procmux$3800.
    dead port 1/2 on $mux $procmux$3803.
    dead port 2/2 on $mux $procmux$3809.
    dead port 1/2 on $mux $procmux$3812.
    dead port 2/2 on $mux $procmux$3818.
    dead port 1/2 on $mux $procmux$3821.
    dead port 2/2 on $mux $procmux$3827.
    dead port 1/2 on $mux $procmux$3830.
    dead port 2/2 on $mux $procmux$3836.
    dead port 1/2 on $mux $procmux$3839.
    dead port 2/2 on $mux $procmux$3845.
    dead port 1/2 on $mux $procmux$3848.
    dead port 2/2 on $mux $procmux$3854.
    dead port 1/2 on $mux $procmux$3857.
    dead port 2/2 on $mux $procmux$3863.
    dead port 1/2 on $mux $procmux$3866.
    dead port 2/2 on $mux $procmux$3872.
    dead port 1/2 on $mux $procmux$3875.
    dead port 2/2 on $mux $procmux$3881.
    dead port 1/2 on $mux $procmux$3884.
    dead port 1/2 on $mux $procmux$3890.
    dead port 1/2 on $mux $procmux$3896.
    dead port 1/2 on $mux $procmux$3902.
    dead port 1/2 on $mux $procmux$3908.
    dead port 1/2 on $mux $procmux$3914.
    dead port 1/2 on $mux $procmux$3920.
    dead port 1/2 on $mux $procmux$3926.
    dead port 1/2 on $mux $procmux$3932.
    dead port 1/2 on $mux $procmux$3938.
    dead port 1/2 on $mux $procmux$3944.
    dead port 1/2 on $mux $procmux$3950.
Running muxtree optimizer on module $paramod$beb00772bac1a1e06ce8ff4195cf7b0af620cd82\fetcher..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$c5a88488bedb7a9c9866110c9eda41ee27775c76\registers..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 2/2 on $mux $procmux$2467.
    dead port 2/2 on $mux $procmux$2469.
    dead port 2/2 on $mux $procmux$2471.
    dead port 1/2 on $mux $procmux$2474.
    dead port 2/2 on $mux $procmux$2484.
    dead port 2/2 on $mux $procmux$2486.
    dead port 2/2 on $mux $procmux$2488.
    dead port 1/2 on $mux $procmux$2491.
    dead port 2/2 on $mux $procmux$2501.
    dead port 2/2 on $mux $procmux$2503.
    dead port 2/2 on $mux $procmux$2505.
    dead port 1/2 on $mux $procmux$2508.
    dead port 2/2 on $mux $procmux$2516.
    dead port 2/2 on $mux $procmux$2518.
    dead port 2/2 on $mux $procmux$2520.
    dead port 1/2 on $mux $procmux$2523.
    dead port 2/2 on $mux $procmux$2531.
    dead port 2/2 on $mux $procmux$2533.
    dead port 2/2 on $mux $procmux$2535.
    dead port 1/2 on $mux $procmux$2538.
    dead port 2/2 on $mux $procmux$2546.
    dead port 2/2 on $mux $procmux$2548.
    dead port 2/2 on $mux $procmux$2550.
    dead port 1/2 on $mux $procmux$2553.
    dead port 2/2 on $mux $procmux$2562.
    dead port 2/2 on $mux $procmux$2564.
    dead port 2/2 on $mux $procmux$2566.
    dead port 1/2 on $mux $procmux$2569.
    dead port 2/2 on $mux $procmux$2578.
    dead port 2/2 on $mux $procmux$2580.
    dead port 2/2 on $mux $procmux$2582.
    dead port 1/2 on $mux $procmux$2585.
    dead port 2/2 on $mux $procmux$2594.
    dead port 2/2 on $mux $procmux$2596.
    dead port 2/2 on $mux $procmux$2598.
    dead port 1/2 on $mux $procmux$2601.
    dead port 2/2 on $mux $procmux$2608.
    dead port 2/2 on $mux $procmux$2610.
    dead port 1/2 on $mux $procmux$2613.
    dead port 2/2 on $mux $procmux$2620.
    dead port 2/2 on $mux $procmux$2622.
    dead port 1/2 on $mux $procmux$2625.
    dead port 2/2 on $mux $procmux$2632.
    dead port 2/2 on $mux $procmux$2634.
    dead port 1/2 on $mux $procmux$2637.
    dead port 2/2 on $mux $procmux$2644.
    dead port 2/2 on $mux $procmux$2646.
    dead port 1/2 on $mux $procmux$2649.
    dead port 2/2 on $mux $procmux$2656.
    dead port 2/2 on $mux $procmux$2658.
    dead port 1/2 on $mux $procmux$2661.
    dead port 2/2 on $mux $procmux$2668.
    dead port 2/2 on $mux $procmux$2670.
    dead port 1/2 on $mux $procmux$2673.
    dead port 2/2 on $mux $procmux$2680.
    dead port 2/2 on $mux $procmux$2682.
    dead port 1/2 on $mux $procmux$2685.
    dead port 2/2 on $mux $procmux$2692.
    dead port 2/2 on $mux $procmux$2694.
    dead port 1/2 on $mux $procmux$2697.
    dead port 2/2 on $mux $procmux$2704.
    dead port 2/2 on $mux $procmux$2706.
    dead port 1/2 on $mux $procmux$2709.
    dead port 2/2 on $mux $procmux$2715.
    dead port 1/2 on $mux $procmux$2718.
    dead port 2/2 on $mux $procmux$2724.
    dead port 1/2 on $mux $procmux$2727.
    dead port 2/2 on $mux $procmux$2733.
    dead port 1/2 on $mux $procmux$2736.
    dead port 2/2 on $mux $procmux$2742.
    dead port 1/2 on $mux $procmux$2745.
    dead port 2/2 on $mux $procmux$2751.
    dead port 1/2 on $mux $procmux$2754.
    dead port 2/2 on $mux $procmux$2760.
    dead port 1/2 on $mux $procmux$2763.
    dead port 2/2 on $mux $procmux$2769.
    dead port 1/2 on $mux $procmux$2772.
    dead port 2/2 on $mux $procmux$2778.
    dead port 1/2 on $mux $procmux$2781.
    dead port 2/2 on $mux $procmux$2787.
    dead port 1/2 on $mux $procmux$2790.
    dead port 1/2 on $mux $procmux$2796.
    dead port 1/2 on $mux $procmux$2802.
    dead port 1/2 on $mux $procmux$2808.
    dead port 1/2 on $mux $procmux$2814.
    dead port 1/2 on $mux $procmux$2820.
    dead port 1/2 on $mux $procmux$2826.
    dead port 1/2 on $mux $procmux$2832.
    dead port 1/2 on $mux $procmux$2838.
    dead port 1/2 on $mux $procmux$2844.
    dead port 1/2 on $mux $procmux$2850.
    dead port 1/2 on $mux $procmux$2856.
Running muxtree optimizer on module $paramod$d08f185179db4eb8eac8d58da9007fec10c7c29b\registers..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 2/2 on $mux $procmux$2963.
    dead port 2/2 on $mux $procmux$2965.
    dead port 2/2 on $mux $procmux$2967.
    dead port 1/2 on $mux $procmux$2970.
    dead port 2/2 on $mux $procmux$2980.
    dead port 2/2 on $mux $procmux$2982.
    dead port 2/2 on $mux $procmux$2984.
    dead port 1/2 on $mux $procmux$2987.
    dead port 2/2 on $mux $procmux$2997.
    dead port 2/2 on $mux $procmux$2999.
    dead port 2/2 on $mux $procmux$3001.
    dead port 1/2 on $mux $procmux$3004.
    dead port 2/2 on $mux $procmux$3012.
    dead port 2/2 on $mux $procmux$3014.
    dead port 2/2 on $mux $procmux$3016.
    dead port 1/2 on $mux $procmux$3019.
    dead port 2/2 on $mux $procmux$3027.
    dead port 2/2 on $mux $procmux$3029.
    dead port 2/2 on $mux $procmux$3031.
    dead port 1/2 on $mux $procmux$3034.
    dead port 2/2 on $mux $procmux$3042.
    dead port 2/2 on $mux $procmux$3044.
    dead port 2/2 on $mux $procmux$3046.
    dead port 1/2 on $mux $procmux$3049.
    dead port 2/2 on $mux $procmux$3058.
    dead port 2/2 on $mux $procmux$3060.
    dead port 2/2 on $mux $procmux$3062.
    dead port 1/2 on $mux $procmux$3065.
    dead port 2/2 on $mux $procmux$3074.
    dead port 2/2 on $mux $procmux$3076.
    dead port 2/2 on $mux $procmux$3078.
    dead port 1/2 on $mux $procmux$3081.
    dead port 2/2 on $mux $procmux$3090.
    dead port 2/2 on $mux $procmux$3092.
    dead port 2/2 on $mux $procmux$3094.
    dead port 1/2 on $mux $procmux$3097.
    dead port 2/2 on $mux $procmux$3104.
    dead port 2/2 on $mux $procmux$3106.
    dead port 1/2 on $mux $procmux$3109.
    dead port 2/2 on $mux $procmux$3116.
    dead port 2/2 on $mux $procmux$3118.
    dead port 1/2 on $mux $procmux$3121.
    dead port 2/2 on $mux $procmux$3128.
    dead port 2/2 on $mux $procmux$3130.
    dead port 1/2 on $mux $procmux$3133.
    dead port 2/2 on $mux $procmux$3140.
    dead port 2/2 on $mux $procmux$3142.
    dead port 1/2 on $mux $procmux$3145.
    dead port 2/2 on $mux $procmux$3152.
    dead port 2/2 on $mux $procmux$3154.
    dead port 1/2 on $mux $procmux$3157.
    dead port 2/2 on $mux $procmux$3164.
    dead port 2/2 on $mux $procmux$3166.
    dead port 1/2 on $mux $procmux$3169.
    dead port 2/2 on $mux $procmux$3176.
    dead port 2/2 on $mux $procmux$3178.
    dead port 1/2 on $mux $procmux$3181.
    dead port 2/2 on $mux $procmux$3188.
    dead port 2/2 on $mux $procmux$3190.
    dead port 1/2 on $mux $procmux$3193.
    dead port 2/2 on $mux $procmux$3200.
    dead port 2/2 on $mux $procmux$3202.
    dead port 1/2 on $mux $procmux$3205.
    dead port 2/2 on $mux $procmux$3211.
    dead port 1/2 on $mux $procmux$3214.
    dead port 2/2 on $mux $procmux$3220.
    dead port 1/2 on $mux $procmux$3223.
    dead port 2/2 on $mux $procmux$3229.
    dead port 1/2 on $mux $procmux$3232.
    dead port 2/2 on $mux $procmux$3238.
    dead port 1/2 on $mux $procmux$3241.
    dead port 2/2 on $mux $procmux$3247.
    dead port 1/2 on $mux $procmux$3250.
    dead port 2/2 on $mux $procmux$3256.
    dead port 1/2 on $mux $procmux$3259.
    dead port 2/2 on $mux $procmux$3265.
    dead port 1/2 on $mux $procmux$3268.
    dead port 2/2 on $mux $procmux$3274.
    dead port 1/2 on $mux $procmux$3277.
    dead port 2/2 on $mux $procmux$3283.
    dead port 1/2 on $mux $procmux$3286.
    dead port 1/2 on $mux $procmux$3292.
    dead port 1/2 on $mux $procmux$3298.
    dead port 1/2 on $mux $procmux$3304.
    dead port 1/2 on $mux $procmux$3310.
    dead port 1/2 on $mux $procmux$3316.
    dead port 1/2 on $mux $procmux$3322.
    dead port 1/2 on $mux $procmux$3328.
    dead port 1/2 on $mux $procmux$3334.
    dead port 1/2 on $mux $procmux$3340.
    dead port 1/2 on $mux $procmux$3346.
    dead port 1/2 on $mux $procmux$3352.
Running muxtree optimizer on module $paramod\scheduler\THREADS_PER_BLOCK=s32'00000000000000000000000000000100..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 2/2 on $mux $procmux$4787.
    dead port 2/2 on $mux $procmux$4789.
    dead port 1/2 on $mux $procmux$4792.
    dead port 2/2 on $mux $procmux$4801.
    dead port 2/2 on $mux $procmux$4803.
    dead port 1/2 on $mux $procmux$4806.
    dead port 2/2 on $mux $procmux$4848.
    dead port 2/2 on $mux $procmux$4850.
    dead port 1/2 on $mux $procmux$4853.
    dead port 2/2 on $mux $procmux$4862.
    dead port 2/2 on $mux $procmux$4864.
    dead port 1/2 on $mux $procmux$4867.
    dead port 2/2 on $mux $procmux$4886.
    dead port 1/2 on $mux $procmux$4889.
    dead port 2/2 on $mux $procmux$4909.
    dead port 2/2 on $mux $procmux$4911.
    dead port 1/2 on $mux $procmux$4914.
    dead port 2/2 on $mux $procmux$4923.
    dead port 2/2 on $mux $procmux$4925.
    dead port 1/2 on $mux $procmux$4928.
    dead port 2/2 on $mux $procmux$4947.
    dead port 1/2 on $mux $procmux$4950.
    dead port 2/2 on $mux $procmux$4972.
    dead port 1/2 on $mux $procmux$4975.
    dead port 2/2 on $mux $procmux$4986.
    dead port 1/2 on $mux $procmux$4989.
    dead port 2/2 on $mux $procmux$5008.
    dead port 1/2 on $mux $procmux$5011.
Running muxtree optimizer on module \alu..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \decoder..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \ducttape2cores..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \lsu..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 396 multiplexer ports.
<suppressed ~159 debug messages>

3.6.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$443b7d7e6fa51b4925ad1f73d225e8bfd7dc6c37\pc.
  Optimizing cells in module $paramod$570077e6b96415b4d92362103cebadbad9f2b201\registers.
    Consolidated identical input bits for $mux cell $procmux$4055:
      Old ports: A=8'00000000, B=8'11111111, Y=$procmux$4055_Y
      New ports: A=1'0, B=1'1, Y=$procmux$4055_Y [0]
      New connections: $procmux$4055_Y [7:1] = { $procmux$4055_Y [0] $procmux$4055_Y [0] $procmux$4055_Y [0] $procmux$4055_Y [0] $procmux$4055_Y [0] $procmux$4055_Y [0] $procmux$4055_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$4150:
      Old ports: A=8'00000000, B=8'11111111, Y=$procmux$4150_Y
      New ports: A=1'0, B=1'1, Y=$procmux$4150_Y [0]
      New connections: $procmux$4150_Y [7:1] = { $procmux$4150_Y [0] $procmux$4150_Y [0] $procmux$4150_Y [0] $procmux$4150_Y [0] $procmux$4150_Y [0] $procmux$4150_Y [0] $procmux$4150_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$4104:
      Old ports: A=8'00000000, B=8'11111111, Y=$procmux$4104_Y
      New ports: A=1'0, B=1'1, Y=$procmux$4104_Y [0]
      New connections: $procmux$4104_Y [7:1] = { $procmux$4104_Y [0] $procmux$4104_Y [0] $procmux$4104_Y [0] $procmux$4104_Y [0] $procmux$4104_Y [0] $procmux$4104_Y [0] $procmux$4104_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$4437:
      Old ports: A=8'00000000, B=8'11111111, Y=$procmux$4437_Y
      New ports: A=1'0, B=1'1, Y=$procmux$4437_Y [0]
      New connections: $procmux$4437_Y [7:1] = { $procmux$4437_Y [0] $procmux$4437_Y [0] $procmux$4437_Y [0] $procmux$4437_Y [0] $procmux$4437_Y [0] $procmux$4437_Y [0] $procmux$4437_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$4449:
      Old ports: A=8'00000000, B=8'11111111, Y=$0$memwr$\registers$../build/gpu.v:1630$1699_EN[7:0]$1720
      New ports: A=1'0, B=1'1, Y=$0$memwr$\registers$../build/gpu.v:1630$1699_EN[7:0]$1720 [0]
      New connections: $0$memwr$\registers$../build/gpu.v:1630$1699_EN[7:0]$1720 [7:1] = { $0$memwr$\registers$../build/gpu.v:1630$1699_EN[7:0]$1720 [0] $0$memwr$\registers$../build/gpu.v:1630$1699_EN[7:0]$1720 [0] $0$memwr$\registers$../build/gpu.v:1630$1699_EN[7:0]$1720 [0] $0$memwr$\registers$../build/gpu.v:1630$1699_EN[7:0]$1720 [0] $0$memwr$\registers$../build/gpu.v:1630$1699_EN[7:0]$1720 [0] $0$memwr$\registers$../build/gpu.v:1630$1699_EN[7:0]$1720 [0] $0$memwr$\registers$../build/gpu.v:1630$1699_EN[7:0]$1720 [0] }
    Consolidated identical input bits for $mux cell $procmux$4452:
      Old ports: A=8'00000000, B=8'11111111, Y=$0$memwr$\registers$../build/gpu.v:1629$1698_EN[7:0]$1719
      New ports: A=1'0, B=1'1, Y=$0$memwr$\registers$../build/gpu.v:1629$1698_EN[7:0]$1719 [0]
      New connections: $0$memwr$\registers$../build/gpu.v:1629$1698_EN[7:0]$1719 [7:1] = { $0$memwr$\registers$../build/gpu.v:1629$1698_EN[7:0]$1719 [0] $0$memwr$\registers$../build/gpu.v:1629$1698_EN[7:0]$1719 [0] $0$memwr$\registers$../build/gpu.v:1629$1698_EN[7:0]$1719 [0] $0$memwr$\registers$../build/gpu.v:1629$1698_EN[7:0]$1719 [0] $0$memwr$\registers$../build/gpu.v:1629$1698_EN[7:0]$1719 [0] $0$memwr$\registers$../build/gpu.v:1629$1698_EN[7:0]$1719 [0] $0$memwr$\registers$../build/gpu.v:1629$1698_EN[7:0]$1719 [0] }
    Consolidated identical input bits for $mux cell $procmux$4455:
      Old ports: A=8'00000000, B=8'11111111, Y=$0$memwr$\registers$../build/gpu.v:1628$1697_EN[7:0]$1718
      New ports: A=1'0, B=1'1, Y=$0$memwr$\registers$../build/gpu.v:1628$1697_EN[7:0]$1718 [0]
      New connections: $0$memwr$\registers$../build/gpu.v:1628$1697_EN[7:0]$1718 [7:1] = { $0$memwr$\registers$../build/gpu.v:1628$1697_EN[7:0]$1718 [0] $0$memwr$\registers$../build/gpu.v:1628$1697_EN[7:0]$1718 [0] $0$memwr$\registers$../build/gpu.v:1628$1697_EN[7:0]$1718 [0] $0$memwr$\registers$../build/gpu.v:1628$1697_EN[7:0]$1718 [0] $0$memwr$\registers$../build/gpu.v:1628$1697_EN[7:0]$1718 [0] $0$memwr$\registers$../build/gpu.v:1628$1697_EN[7:0]$1718 [0] $0$memwr$\registers$../build/gpu.v:1628$1697_EN[7:0]$1718 [0] }
    Consolidated identical input bits for $mux cell $procmux$4458:
      Old ports: A=8'00000000, B=8'11111111, Y=$0$memwr$\registers$../build/gpu.v:1627$1696_EN[7:0]$1717
      New ports: A=1'0, B=1'1, Y=$0$memwr$\registers$../build/gpu.v:1627$1696_EN[7:0]$1717 [0]
      New connections: $0$memwr$\registers$../build/gpu.v:1627$1696_EN[7:0]$1717 [7:1] = { $0$memwr$\registers$../build/gpu.v:1627$1696_EN[7:0]$1717 [0] $0$memwr$\registers$../build/gpu.v:1627$1696_EN[7:0]$1717 [0] $0$memwr$\registers$../build/gpu.v:1627$1696_EN[7:0]$1717 [0] $0$memwr$\registers$../build/gpu.v:1627$1696_EN[7:0]$1717 [0] $0$memwr$\registers$../build/gpu.v:1627$1696_EN[7:0]$1717 [0] $0$memwr$\registers$../build/gpu.v:1627$1696_EN[7:0]$1717 [0] $0$memwr$\registers$../build/gpu.v:1627$1696_EN[7:0]$1717 [0] }
    Consolidated identical input bits for $mux cell $procmux$4461:
      Old ports: A=8'00000000, B=8'11111111, Y=$0$memwr$\registers$../build/gpu.v:1626$1695_EN[7:0]$1716
      New ports: A=1'0, B=1'1, Y=$0$memwr$\registers$../build/gpu.v:1626$1695_EN[7:0]$1716 [0]
      New connections: $0$memwr$\registers$../build/gpu.v:1626$1695_EN[7:0]$1716 [7:1] = { $0$memwr$\registers$../build/gpu.v:1626$1695_EN[7:0]$1716 [0] $0$memwr$\registers$../build/gpu.v:1626$1695_EN[7:0]$1716 [0] $0$memwr$\registers$../build/gpu.v:1626$1695_EN[7:0]$1716 [0] $0$memwr$\registers$../build/gpu.v:1626$1695_EN[7:0]$1716 [0] $0$memwr$\registers$../build/gpu.v:1626$1695_EN[7:0]$1716 [0] $0$memwr$\registers$../build/gpu.v:1626$1695_EN[7:0]$1716 [0] $0$memwr$\registers$../build/gpu.v:1626$1695_EN[7:0]$1716 [0] }
    Consolidated identical input bits for $mux cell $procmux$4464:
      Old ports: A=8'00000000, B=8'11111111, Y=$0$memwr$\registers$../build/gpu.v:1625$1694_EN[7:0]$1715
      New ports: A=1'0, B=1'1, Y=$0$memwr$\registers$../build/gpu.v:1625$1694_EN[7:0]$1715 [0]
      New connections: $0$memwr$\registers$../build/gpu.v:1625$1694_EN[7:0]$1715 [7:1] = { $0$memwr$\registers$../build/gpu.v:1625$1694_EN[7:0]$1715 [0] $0$memwr$\registers$../build/gpu.v:1625$1694_EN[7:0]$1715 [0] $0$memwr$\registers$../build/gpu.v:1625$1694_EN[7:0]$1715 [0] $0$memwr$\registers$../build/gpu.v:1625$1694_EN[7:0]$1715 [0] $0$memwr$\registers$../build/gpu.v:1625$1694_EN[7:0]$1715 [0] $0$memwr$\registers$../build/gpu.v:1625$1694_EN[7:0]$1715 [0] $0$memwr$\registers$../build/gpu.v:1625$1694_EN[7:0]$1715 [0] }
    Consolidated identical input bits for $mux cell $procmux$4467:
      Old ports: A=8'00000000, B=8'11111111, Y=$0$memwr$\registers$../build/gpu.v:1624$1693_EN[7:0]$1714
      New ports: A=1'0, B=1'1, Y=$0$memwr$\registers$../build/gpu.v:1624$1693_EN[7:0]$1714 [0]
      New connections: $0$memwr$\registers$../build/gpu.v:1624$1693_EN[7:0]$1714 [7:1] = { $0$memwr$\registers$../build/gpu.v:1624$1693_EN[7:0]$1714 [0] $0$memwr$\registers$../build/gpu.v:1624$1693_EN[7:0]$1714 [0] $0$memwr$\registers$../build/gpu.v:1624$1693_EN[7:0]$1714 [0] $0$memwr$\registers$../build/gpu.v:1624$1693_EN[7:0]$1714 [0] $0$memwr$\registers$../build/gpu.v:1624$1693_EN[7:0]$1714 [0] $0$memwr$\registers$../build/gpu.v:1624$1693_EN[7:0]$1714 [0] $0$memwr$\registers$../build/gpu.v:1624$1693_EN[7:0]$1714 [0] }
    Consolidated identical input bits for $mux cell $procmux$4470:
      Old ports: A=8'00000000, B=8'11111111, Y=$0$memwr$\registers$../build/gpu.v:1623$1692_EN[7:0]$1713
      New ports: A=1'0, B=1'1, Y=$0$memwr$\registers$../build/gpu.v:1623$1692_EN[7:0]$1713 [0]
      New connections: $0$memwr$\registers$../build/gpu.v:1623$1692_EN[7:0]$1713 [7:1] = { $0$memwr$\registers$../build/gpu.v:1623$1692_EN[7:0]$1713 [0] $0$memwr$\registers$../build/gpu.v:1623$1692_EN[7:0]$1713 [0] $0$memwr$\registers$../build/gpu.v:1623$1692_EN[7:0]$1713 [0] $0$memwr$\registers$../build/gpu.v:1623$1692_EN[7:0]$1713 [0] $0$memwr$\registers$../build/gpu.v:1623$1692_EN[7:0]$1713 [0] $0$memwr$\registers$../build/gpu.v:1623$1692_EN[7:0]$1713 [0] $0$memwr$\registers$../build/gpu.v:1623$1692_EN[7:0]$1713 [0] }
    Consolidated identical input bits for $mux cell $procmux$4473:
      Old ports: A=8'00000000, B=8'11111111, Y=$0$memwr$\registers$../build/gpu.v:1622$1691_EN[7:0]$1712
      New ports: A=1'0, B=1'1, Y=$0$memwr$\registers$../build/gpu.v:1622$1691_EN[7:0]$1712 [0]
      New connections: $0$memwr$\registers$../build/gpu.v:1622$1691_EN[7:0]$1712 [7:1] = { $0$memwr$\registers$../build/gpu.v:1622$1691_EN[7:0]$1712 [0] $0$memwr$\registers$../build/gpu.v:1622$1691_EN[7:0]$1712 [0] $0$memwr$\registers$../build/gpu.v:1622$1691_EN[7:0]$1712 [0] $0$memwr$\registers$../build/gpu.v:1622$1691_EN[7:0]$1712 [0] $0$memwr$\registers$../build/gpu.v:1622$1691_EN[7:0]$1712 [0] $0$memwr$\registers$../build/gpu.v:1622$1691_EN[7:0]$1712 [0] $0$memwr$\registers$../build/gpu.v:1622$1691_EN[7:0]$1712 [0] }
    Consolidated identical input bits for $mux cell $procmux$4476:
      Old ports: A=8'00000000, B=8'11111111, Y=$0$memwr$\registers$../build/gpu.v:1621$1690_EN[7:0]$1711
      New ports: A=1'0, B=1'1, Y=$0$memwr$\registers$../build/gpu.v:1621$1690_EN[7:0]$1711 [0]
      New connections: $0$memwr$\registers$../build/gpu.v:1621$1690_EN[7:0]$1711 [7:1] = { $0$memwr$\registers$../build/gpu.v:1621$1690_EN[7:0]$1711 [0] $0$memwr$\registers$../build/gpu.v:1621$1690_EN[7:0]$1711 [0] $0$memwr$\registers$../build/gpu.v:1621$1690_EN[7:0]$1711 [0] $0$memwr$\registers$../build/gpu.v:1621$1690_EN[7:0]$1711 [0] $0$memwr$\registers$../build/gpu.v:1621$1690_EN[7:0]$1711 [0] $0$memwr$\registers$../build/gpu.v:1621$1690_EN[7:0]$1711 [0] $0$memwr$\registers$../build/gpu.v:1621$1690_EN[7:0]$1711 [0] }
    Consolidated identical input bits for $mux cell $procmux$4479:
      Old ports: A=8'00000000, B=8'11111111, Y=$0$memwr$\registers$../build/gpu.v:1620$1689_EN[7:0]$1710
      New ports: A=1'0, B=1'1, Y=$0$memwr$\registers$../build/gpu.v:1620$1689_EN[7:0]$1710 [0]
      New connections: $0$memwr$\registers$../build/gpu.v:1620$1689_EN[7:0]$1710 [7:1] = { $0$memwr$\registers$../build/gpu.v:1620$1689_EN[7:0]$1710 [0] $0$memwr$\registers$../build/gpu.v:1620$1689_EN[7:0]$1710 [0] $0$memwr$\registers$../build/gpu.v:1620$1689_EN[7:0]$1710 [0] $0$memwr$\registers$../build/gpu.v:1620$1689_EN[7:0]$1710 [0] $0$memwr$\registers$../build/gpu.v:1620$1689_EN[7:0]$1710 [0] $0$memwr$\registers$../build/gpu.v:1620$1689_EN[7:0]$1710 [0] $0$memwr$\registers$../build/gpu.v:1620$1689_EN[7:0]$1710 [0] }
    Consolidated identical input bits for $mux cell $procmux$4482:
      Old ports: A=8'00000000, B=8'11111111, Y=$0$memwr$\registers$../build/gpu.v:1619$1688_EN[7:0]$1709
      New ports: A=1'0, B=1'1, Y=$0$memwr$\registers$../build/gpu.v:1619$1688_EN[7:0]$1709 [0]
      New connections: $0$memwr$\registers$../build/gpu.v:1619$1688_EN[7:0]$1709 [7:1] = { $0$memwr$\registers$../build/gpu.v:1619$1688_EN[7:0]$1709 [0] $0$memwr$\registers$../build/gpu.v:1619$1688_EN[7:0]$1709 [0] $0$memwr$\registers$../build/gpu.v:1619$1688_EN[7:0]$1709 [0] $0$memwr$\registers$../build/gpu.v:1619$1688_EN[7:0]$1709 [0] $0$memwr$\registers$../build/gpu.v:1619$1688_EN[7:0]$1709 [0] $0$memwr$\registers$../build/gpu.v:1619$1688_EN[7:0]$1709 [0] $0$memwr$\registers$../build/gpu.v:1619$1688_EN[7:0]$1709 [0] }
    Consolidated identical input bits for $mux cell $procmux$4485:
      Old ports: A=8'00000000, B=8'11111111, Y=$0$memwr$\registers$../build/gpu.v:1618$1687_EN[7:0]$1708
      New ports: A=1'0, B=1'1, Y=$0$memwr$\registers$../build/gpu.v:1618$1687_EN[7:0]$1708 [0]
      New connections: $0$memwr$\registers$../build/gpu.v:1618$1687_EN[7:0]$1708 [7:1] = { $0$memwr$\registers$../build/gpu.v:1618$1687_EN[7:0]$1708 [0] $0$memwr$\registers$../build/gpu.v:1618$1687_EN[7:0]$1708 [0] $0$memwr$\registers$../build/gpu.v:1618$1687_EN[7:0]$1708 [0] $0$memwr$\registers$../build/gpu.v:1618$1687_EN[7:0]$1708 [0] $0$memwr$\registers$../build/gpu.v:1618$1687_EN[7:0]$1708 [0] $0$memwr$\registers$../build/gpu.v:1618$1687_EN[7:0]$1708 [0] $0$memwr$\registers$../build/gpu.v:1618$1687_EN[7:0]$1708 [0] }
    Consolidated identical input bits for $mux cell $procmux$4488:
      Old ports: A=8'00000000, B=8'11111111, Y=$0$memwr$\registers$../build/gpu.v:1617$1686_EN[7:0]$1707
      New ports: A=1'0, B=1'1, Y=$0$memwr$\registers$../build/gpu.v:1617$1686_EN[7:0]$1707 [0]
      New connections: $0$memwr$\registers$../build/gpu.v:1617$1686_EN[7:0]$1707 [7:1] = { $0$memwr$\registers$../build/gpu.v:1617$1686_EN[7:0]$1707 [0] $0$memwr$\registers$../build/gpu.v:1617$1686_EN[7:0]$1707 [0] $0$memwr$\registers$../build/gpu.v:1617$1686_EN[7:0]$1707 [0] $0$memwr$\registers$../build/gpu.v:1617$1686_EN[7:0]$1707 [0] $0$memwr$\registers$../build/gpu.v:1617$1686_EN[7:0]$1707 [0] $0$memwr$\registers$../build/gpu.v:1617$1686_EN[7:0]$1707 [0] $0$memwr$\registers$../build/gpu.v:1617$1686_EN[7:0]$1707 [0] }
    Consolidated identical input bits for $mux cell $procmux$4491:
      Old ports: A=8'00000000, B=8'11111111, Y=$0$memwr$\registers$../build/gpu.v:1616$1685_EN[7:0]$1706
      New ports: A=1'0, B=1'1, Y=$0$memwr$\registers$../build/gpu.v:1616$1685_EN[7:0]$1706 [0]
      New connections: $0$memwr$\registers$../build/gpu.v:1616$1685_EN[7:0]$1706 [7:1] = { $0$memwr$\registers$../build/gpu.v:1616$1685_EN[7:0]$1706 [0] $0$memwr$\registers$../build/gpu.v:1616$1685_EN[7:0]$1706 [0] $0$memwr$\registers$../build/gpu.v:1616$1685_EN[7:0]$1706 [0] $0$memwr$\registers$../build/gpu.v:1616$1685_EN[7:0]$1706 [0] $0$memwr$\registers$../build/gpu.v:1616$1685_EN[7:0]$1706 [0] $0$memwr$\registers$../build/gpu.v:1616$1685_EN[7:0]$1706 [0] $0$memwr$\registers$../build/gpu.v:1616$1685_EN[7:0]$1706 [0] }
    Consolidated identical input bits for $mux cell $procmux$4494:
      Old ports: A=8'00000000, B=8'11111111, Y=$0$memwr$\registers$../build/gpu.v:1615$1684_EN[7:0]$1705
      New ports: A=1'0, B=1'1, Y=$0$memwr$\registers$../build/gpu.v:1615$1684_EN[7:0]$1705 [0]
      New connections: $0$memwr$\registers$../build/gpu.v:1615$1684_EN[7:0]$1705 [7:1] = { $0$memwr$\registers$../build/gpu.v:1615$1684_EN[7:0]$1705 [0] $0$memwr$\registers$../build/gpu.v:1615$1684_EN[7:0]$1705 [0] $0$memwr$\registers$../build/gpu.v:1615$1684_EN[7:0]$1705 [0] $0$memwr$\registers$../build/gpu.v:1615$1684_EN[7:0]$1705 [0] $0$memwr$\registers$../build/gpu.v:1615$1684_EN[7:0]$1705 [0] $0$memwr$\registers$../build/gpu.v:1615$1684_EN[7:0]$1705 [0] $0$memwr$\registers$../build/gpu.v:1615$1684_EN[7:0]$1705 [0] }
  Optimizing cells in module $paramod$570077e6b96415b4d92362103cebadbad9f2b201\registers.
    Consolidated identical input bits for $mux cell $procmux$4268:
      Old ports: A=8'00000000, B=$5$memwr$\registers$../build/gpu.v:1641$1701_EN[7:0]$1796, Y=$procmux$4268_Y
      New ports: A=1'0, B=$procmux$4055_Y [0], Y=$procmux$4268_Y [0]
      New connections: $procmux$4268_Y [7:1] = { $procmux$4268_Y [0] $procmux$4268_Y [0] $procmux$4268_Y [0] $procmux$4268_Y [0] $procmux$4268_Y [0] $procmux$4268_Y [0] $procmux$4268_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$4196:
      Old ports: A=8'00000000, B=$5$memwr$\registers$../build/gpu.v:1643$1703_EN[7:0]$1802, Y=$procmux$4196_Y
      New ports: A=1'0, B=$procmux$4104_Y [0], Y=$procmux$4196_Y [0]
      New connections: $procmux$4196_Y [7:1] = { $procmux$4196_Y [0] $procmux$4196_Y [0] $procmux$4196_Y [0] $procmux$4196_Y [0] $procmux$4196_Y [0] $procmux$4196_Y [0] $procmux$4196_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$4232:
      Old ports: A=8'00000000, B=$5$memwr$\registers$../build/gpu.v:1642$1702_EN[7:0]$1799, Y=$procmux$4232_Y
      New ports: A=1'0, B=$procmux$4150_Y [0], Y=$procmux$4232_Y [0]
      New connections: $procmux$4232_Y [7:1] = { $procmux$4232_Y [0] $procmux$4232_Y [0] $procmux$4232_Y [0] $procmux$4232_Y [0] $procmux$4232_Y [0] $procmux$4232_Y [0] $procmux$4232_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$4524:
      Old ports: A=$2$memwr$\registers$../build/gpu.v:1633$1700_EN[7:0]$1760, B=8'00000000, Y=$0$memwr$\registers$../build/gpu.v:1633$1700_EN[7:0]$1722
      New ports: A=$procmux$4437_Y [0], B=1'0, Y=$0$memwr$\registers$../build/gpu.v:1633$1700_EN[7:0]$1722 [0]
      New connections: $0$memwr$\registers$../build/gpu.v:1633$1700_EN[7:0]$1722 [7:1] = { $0$memwr$\registers$../build/gpu.v:1633$1700_EN[7:0]$1722 [0] $0$memwr$\registers$../build/gpu.v:1633$1700_EN[7:0]$1722 [0] $0$memwr$\registers$../build/gpu.v:1633$1700_EN[7:0]$1722 [0] $0$memwr$\registers$../build/gpu.v:1633$1700_EN[7:0]$1722 [0] $0$memwr$\registers$../build/gpu.v:1633$1700_EN[7:0]$1722 [0] $0$memwr$\registers$../build/gpu.v:1633$1700_EN[7:0]$1722 [0] $0$memwr$\registers$../build/gpu.v:1633$1700_EN[7:0]$1722 [0] }
  Optimizing cells in module $paramod$570077e6b96415b4d92362103cebadbad9f2b201\registers.
    Consolidated identical input bits for $mux cell $procmux$4303:
      Old ports: A=8'00000000, B=$4$memwr$\registers$../build/gpu.v:1643$1703_EN[7:0]$1793, Y=$procmux$4303_Y
      New ports: A=1'0, B=$procmux$4196_Y [0], Y=$procmux$4303_Y [0]
      New connections: $procmux$4303_Y [7:1] = { $procmux$4303_Y [0] $procmux$4303_Y [0] $procmux$4303_Y [0] $procmux$4303_Y [0] $procmux$4303_Y [0] $procmux$4303_Y [0] $procmux$4303_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$4330:
      Old ports: A=8'00000000, B=$4$memwr$\registers$../build/gpu.v:1642$1702_EN[7:0]$1790, Y=$procmux$4330_Y
      New ports: A=1'0, B=$procmux$4232_Y [0], Y=$procmux$4330_Y [0]
      New connections: $procmux$4330_Y [7:1] = { $procmux$4330_Y [0] $procmux$4330_Y [0] $procmux$4330_Y [0] $procmux$4330_Y [0] $procmux$4330_Y [0] $procmux$4330_Y [0] $procmux$4330_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$4357:
      Old ports: A=8'00000000, B=$4$memwr$\registers$../build/gpu.v:1641$1701_EN[7:0]$1787, Y=$procmux$4357_Y
      New ports: A=1'0, B=$procmux$4268_Y [0], Y=$procmux$4357_Y [0]
      New connections: $procmux$4357_Y [7:1] = { $procmux$4357_Y [0] $procmux$4357_Y [0] $procmux$4357_Y [0] $procmux$4357_Y [0] $procmux$4357_Y [0] $procmux$4357_Y [0] $procmux$4357_Y [0] }
  Optimizing cells in module $paramod$570077e6b96415b4d92362103cebadbad9f2b201\registers.
    Consolidated identical input bits for $mux cell $procmux$4383:
      Old ports: A=8'00000000, B=$3$memwr$\registers$../build/gpu.v:1643$1703_EN[7:0]$1782, Y=$procmux$4383_Y
      New ports: A=1'0, B=$procmux$4303_Y [0], Y=$procmux$4383_Y [0]
      New connections: $procmux$4383_Y [7:1] = { $procmux$4383_Y [0] $procmux$4383_Y [0] $procmux$4383_Y [0] $procmux$4383_Y [0] $procmux$4383_Y [0] $procmux$4383_Y [0] $procmux$4383_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$4401:
      Old ports: A=8'00000000, B=$3$memwr$\registers$../build/gpu.v:1642$1702_EN[7:0]$1779, Y=$procmux$4401_Y
      New ports: A=1'0, B=$procmux$4330_Y [0], Y=$procmux$4401_Y [0]
      New connections: $procmux$4401_Y [7:1] = { $procmux$4401_Y [0] $procmux$4401_Y [0] $procmux$4401_Y [0] $procmux$4401_Y [0] $procmux$4401_Y [0] $procmux$4401_Y [0] $procmux$4401_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$4419:
      Old ports: A=8'00000000, B=$3$memwr$\registers$../build/gpu.v:1641$1701_EN[7:0]$1776, Y=$procmux$4419_Y
      New ports: A=1'0, B=$procmux$4357_Y [0], Y=$procmux$4419_Y [0]
      New connections: $procmux$4419_Y [7:1] = { $procmux$4419_Y [0] $procmux$4419_Y [0] $procmux$4419_Y [0] $procmux$4419_Y [0] $procmux$4419_Y [0] $procmux$4419_Y [0] $procmux$4419_Y [0] }
  Optimizing cells in module $paramod$570077e6b96415b4d92362103cebadbad9f2b201\registers.
    Consolidated identical input bits for $mux cell $procmux$4497:
      Old ports: A=$2$memwr$\registers$../build/gpu.v:1643$1703_EN[7:0]$1769, B=8'00000000, Y=$0$memwr$\registers$../build/gpu.v:1643$1703_EN[7:0]$1731
      New ports: A=$procmux$4383_Y [0], B=1'0, Y=$0$memwr$\registers$../build/gpu.v:1643$1703_EN[7:0]$1731 [0]
      New connections: $0$memwr$\registers$../build/gpu.v:1643$1703_EN[7:0]$1731 [7:1] = { $0$memwr$\registers$../build/gpu.v:1643$1703_EN[7:0]$1731 [0] $0$memwr$\registers$../build/gpu.v:1643$1703_EN[7:0]$1731 [0] $0$memwr$\registers$../build/gpu.v:1643$1703_EN[7:0]$1731 [0] $0$memwr$\registers$../build/gpu.v:1643$1703_EN[7:0]$1731 [0] $0$memwr$\registers$../build/gpu.v:1643$1703_EN[7:0]$1731 [0] $0$memwr$\registers$../build/gpu.v:1643$1703_EN[7:0]$1731 [0] $0$memwr$\registers$../build/gpu.v:1643$1703_EN[7:0]$1731 [0] }
    Consolidated identical input bits for $mux cell $procmux$4506:
      Old ports: A=$2$memwr$\registers$../build/gpu.v:1642$1702_EN[7:0]$1766, B=8'00000000, Y=$0$memwr$\registers$../build/gpu.v:1642$1702_EN[7:0]$1728
      New ports: A=$procmux$4401_Y [0], B=1'0, Y=$0$memwr$\registers$../build/gpu.v:1642$1702_EN[7:0]$1728 [0]
      New connections: $0$memwr$\registers$../build/gpu.v:1642$1702_EN[7:0]$1728 [7:1] = { $0$memwr$\registers$../build/gpu.v:1642$1702_EN[7:0]$1728 [0] $0$memwr$\registers$../build/gpu.v:1642$1702_EN[7:0]$1728 [0] $0$memwr$\registers$../build/gpu.v:1642$1702_EN[7:0]$1728 [0] $0$memwr$\registers$../build/gpu.v:1642$1702_EN[7:0]$1728 [0] $0$memwr$\registers$../build/gpu.v:1642$1702_EN[7:0]$1728 [0] $0$memwr$\registers$../build/gpu.v:1642$1702_EN[7:0]$1728 [0] $0$memwr$\registers$../build/gpu.v:1642$1702_EN[7:0]$1728 [0] }
    Consolidated identical input bits for $mux cell $procmux$4515:
      Old ports: A=$2$memwr$\registers$../build/gpu.v:1641$1701_EN[7:0]$1763, B=8'00000000, Y=$0$memwr$\registers$../build/gpu.v:1641$1701_EN[7:0]$1725
      New ports: A=$procmux$4419_Y [0], B=1'0, Y=$0$memwr$\registers$../build/gpu.v:1641$1701_EN[7:0]$1725 [0]
      New connections: $0$memwr$\registers$../build/gpu.v:1641$1701_EN[7:0]$1725 [7:1] = { $0$memwr$\registers$../build/gpu.v:1641$1701_EN[7:0]$1725 [0] $0$memwr$\registers$../build/gpu.v:1641$1701_EN[7:0]$1725 [0] $0$memwr$\registers$../build/gpu.v:1641$1701_EN[7:0]$1725 [0] $0$memwr$\registers$../build/gpu.v:1641$1701_EN[7:0]$1725 [0] $0$memwr$\registers$../build/gpu.v:1641$1701_EN[7:0]$1725 [0] $0$memwr$\registers$../build/gpu.v:1641$1701_EN[7:0]$1725 [0] $0$memwr$\registers$../build/gpu.v:1641$1701_EN[7:0]$1725 [0] }
  Optimizing cells in module $paramod$570077e6b96415b4d92362103cebadbad9f2b201\registers.
  Optimizing cells in module $paramod$787a5da62fabe7841ceed3cf3518dd70b3e7c326\core.
  Optimizing cells in module $paramod$a747760de5c733b6f88bb63119f261e23521a1b9\registers.
    Consolidated identical input bits for $mux cell $procmux$3559:
      Old ports: A=8'00000000, B=8'11111111, Y=$procmux$3559_Y
      New ports: A=1'0, B=1'1, Y=$procmux$3559_Y [0]
      New connections: $procmux$3559_Y [7:1] = { $procmux$3559_Y [0] $procmux$3559_Y [0] $procmux$3559_Y [0] $procmux$3559_Y [0] $procmux$3559_Y [0] $procmux$3559_Y [0] $procmux$3559_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$3654:
      Old ports: A=8'00000000, B=8'11111111, Y=$procmux$3654_Y
      New ports: A=1'0, B=1'1, Y=$procmux$3654_Y [0]
      New connections: $procmux$3654_Y [7:1] = { $procmux$3654_Y [0] $procmux$3654_Y [0] $procmux$3654_Y [0] $procmux$3654_Y [0] $procmux$3654_Y [0] $procmux$3654_Y [0] $procmux$3654_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$3608:
      Old ports: A=8'00000000, B=8'11111111, Y=$procmux$3608_Y
      New ports: A=1'0, B=1'1, Y=$procmux$3608_Y [0]
      New connections: $procmux$3608_Y [7:1] = { $procmux$3608_Y [0] $procmux$3608_Y [0] $procmux$3608_Y [0] $procmux$3608_Y [0] $procmux$3608_Y [0] $procmux$3608_Y [0] $procmux$3608_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$3941:
      Old ports: A=8'00000000, B=8'11111111, Y=$procmux$3941_Y
      New ports: A=1'0, B=1'1, Y=$procmux$3941_Y [0]
      New connections: $procmux$3941_Y [7:1] = { $procmux$3941_Y [0] $procmux$3941_Y [0] $procmux$3941_Y [0] $procmux$3941_Y [0] $procmux$3941_Y [0] $procmux$3941_Y [0] $procmux$3941_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$3953:
      Old ports: A=8'00000000, B=8'11111111, Y=$0$memwr$\registers$../build/gpu.v:1630$1818_EN[7:0]$1839
      New ports: A=1'0, B=1'1, Y=$0$memwr$\registers$../build/gpu.v:1630$1818_EN[7:0]$1839 [0]
      New connections: $0$memwr$\registers$../build/gpu.v:1630$1818_EN[7:0]$1839 [7:1] = { $0$memwr$\registers$../build/gpu.v:1630$1818_EN[7:0]$1839 [0] $0$memwr$\registers$../build/gpu.v:1630$1818_EN[7:0]$1839 [0] $0$memwr$\registers$../build/gpu.v:1630$1818_EN[7:0]$1839 [0] $0$memwr$\registers$../build/gpu.v:1630$1818_EN[7:0]$1839 [0] $0$memwr$\registers$../build/gpu.v:1630$1818_EN[7:0]$1839 [0] $0$memwr$\registers$../build/gpu.v:1630$1818_EN[7:0]$1839 [0] $0$memwr$\registers$../build/gpu.v:1630$1818_EN[7:0]$1839 [0] }
    Consolidated identical input bits for $mux cell $procmux$3956:
      Old ports: A=8'00000000, B=8'11111111, Y=$0$memwr$\registers$../build/gpu.v:1629$1817_EN[7:0]$1838
      New ports: A=1'0, B=1'1, Y=$0$memwr$\registers$../build/gpu.v:1629$1817_EN[7:0]$1838 [0]
      New connections: $0$memwr$\registers$../build/gpu.v:1629$1817_EN[7:0]$1838 [7:1] = { $0$memwr$\registers$../build/gpu.v:1629$1817_EN[7:0]$1838 [0] $0$memwr$\registers$../build/gpu.v:1629$1817_EN[7:0]$1838 [0] $0$memwr$\registers$../build/gpu.v:1629$1817_EN[7:0]$1838 [0] $0$memwr$\registers$../build/gpu.v:1629$1817_EN[7:0]$1838 [0] $0$memwr$\registers$../build/gpu.v:1629$1817_EN[7:0]$1838 [0] $0$memwr$\registers$../build/gpu.v:1629$1817_EN[7:0]$1838 [0] $0$memwr$\registers$../build/gpu.v:1629$1817_EN[7:0]$1838 [0] }
    Consolidated identical input bits for $mux cell $procmux$3959:
      Old ports: A=8'00000000, B=8'11111111, Y=$0$memwr$\registers$../build/gpu.v:1628$1816_EN[7:0]$1837
      New ports: A=1'0, B=1'1, Y=$0$memwr$\registers$../build/gpu.v:1628$1816_EN[7:0]$1837 [0]
      New connections: $0$memwr$\registers$../build/gpu.v:1628$1816_EN[7:0]$1837 [7:1] = { $0$memwr$\registers$../build/gpu.v:1628$1816_EN[7:0]$1837 [0] $0$memwr$\registers$../build/gpu.v:1628$1816_EN[7:0]$1837 [0] $0$memwr$\registers$../build/gpu.v:1628$1816_EN[7:0]$1837 [0] $0$memwr$\registers$../build/gpu.v:1628$1816_EN[7:0]$1837 [0] $0$memwr$\registers$../build/gpu.v:1628$1816_EN[7:0]$1837 [0] $0$memwr$\registers$../build/gpu.v:1628$1816_EN[7:0]$1837 [0] $0$memwr$\registers$../build/gpu.v:1628$1816_EN[7:0]$1837 [0] }
    Consolidated identical input bits for $mux cell $procmux$3962:
      Old ports: A=8'00000000, B=8'11111111, Y=$0$memwr$\registers$../build/gpu.v:1627$1815_EN[7:0]$1836
      New ports: A=1'0, B=1'1, Y=$0$memwr$\registers$../build/gpu.v:1627$1815_EN[7:0]$1836 [0]
      New connections: $0$memwr$\registers$../build/gpu.v:1627$1815_EN[7:0]$1836 [7:1] = { $0$memwr$\registers$../build/gpu.v:1627$1815_EN[7:0]$1836 [0] $0$memwr$\registers$../build/gpu.v:1627$1815_EN[7:0]$1836 [0] $0$memwr$\registers$../build/gpu.v:1627$1815_EN[7:0]$1836 [0] $0$memwr$\registers$../build/gpu.v:1627$1815_EN[7:0]$1836 [0] $0$memwr$\registers$../build/gpu.v:1627$1815_EN[7:0]$1836 [0] $0$memwr$\registers$../build/gpu.v:1627$1815_EN[7:0]$1836 [0] $0$memwr$\registers$../build/gpu.v:1627$1815_EN[7:0]$1836 [0] }
    Consolidated identical input bits for $mux cell $procmux$3965:
      Old ports: A=8'00000000, B=8'11111111, Y=$0$memwr$\registers$../build/gpu.v:1626$1814_EN[7:0]$1835
      New ports: A=1'0, B=1'1, Y=$0$memwr$\registers$../build/gpu.v:1626$1814_EN[7:0]$1835 [0]
      New connections: $0$memwr$\registers$../build/gpu.v:1626$1814_EN[7:0]$1835 [7:1] = { $0$memwr$\registers$../build/gpu.v:1626$1814_EN[7:0]$1835 [0] $0$memwr$\registers$../build/gpu.v:1626$1814_EN[7:0]$1835 [0] $0$memwr$\registers$../build/gpu.v:1626$1814_EN[7:0]$1835 [0] $0$memwr$\registers$../build/gpu.v:1626$1814_EN[7:0]$1835 [0] $0$memwr$\registers$../build/gpu.v:1626$1814_EN[7:0]$1835 [0] $0$memwr$\registers$../build/gpu.v:1626$1814_EN[7:0]$1835 [0] $0$memwr$\registers$../build/gpu.v:1626$1814_EN[7:0]$1835 [0] }
    Consolidated identical input bits for $mux cell $procmux$3968:
      Old ports: A=8'00000000, B=8'11111111, Y=$0$memwr$\registers$../build/gpu.v:1625$1813_EN[7:0]$1834
      New ports: A=1'0, B=1'1, Y=$0$memwr$\registers$../build/gpu.v:1625$1813_EN[7:0]$1834 [0]
      New connections: $0$memwr$\registers$../build/gpu.v:1625$1813_EN[7:0]$1834 [7:1] = { $0$memwr$\registers$../build/gpu.v:1625$1813_EN[7:0]$1834 [0] $0$memwr$\registers$../build/gpu.v:1625$1813_EN[7:0]$1834 [0] $0$memwr$\registers$../build/gpu.v:1625$1813_EN[7:0]$1834 [0] $0$memwr$\registers$../build/gpu.v:1625$1813_EN[7:0]$1834 [0] $0$memwr$\registers$../build/gpu.v:1625$1813_EN[7:0]$1834 [0] $0$memwr$\registers$../build/gpu.v:1625$1813_EN[7:0]$1834 [0] $0$memwr$\registers$../build/gpu.v:1625$1813_EN[7:0]$1834 [0] }
    Consolidated identical input bits for $mux cell $procmux$3971:
      Old ports: A=8'00000000, B=8'11111111, Y=$0$memwr$\registers$../build/gpu.v:1624$1812_EN[7:0]$1833
      New ports: A=1'0, B=1'1, Y=$0$memwr$\registers$../build/gpu.v:1624$1812_EN[7:0]$1833 [0]
      New connections: $0$memwr$\registers$../build/gpu.v:1624$1812_EN[7:0]$1833 [7:1] = { $0$memwr$\registers$../build/gpu.v:1624$1812_EN[7:0]$1833 [0] $0$memwr$\registers$../build/gpu.v:1624$1812_EN[7:0]$1833 [0] $0$memwr$\registers$../build/gpu.v:1624$1812_EN[7:0]$1833 [0] $0$memwr$\registers$../build/gpu.v:1624$1812_EN[7:0]$1833 [0] $0$memwr$\registers$../build/gpu.v:1624$1812_EN[7:0]$1833 [0] $0$memwr$\registers$../build/gpu.v:1624$1812_EN[7:0]$1833 [0] $0$memwr$\registers$../build/gpu.v:1624$1812_EN[7:0]$1833 [0] }
    Consolidated identical input bits for $mux cell $procmux$3974:
      Old ports: A=8'00000000, B=8'11111111, Y=$0$memwr$\registers$../build/gpu.v:1623$1811_EN[7:0]$1832
      New ports: A=1'0, B=1'1, Y=$0$memwr$\registers$../build/gpu.v:1623$1811_EN[7:0]$1832 [0]
      New connections: $0$memwr$\registers$../build/gpu.v:1623$1811_EN[7:0]$1832 [7:1] = { $0$memwr$\registers$../build/gpu.v:1623$1811_EN[7:0]$1832 [0] $0$memwr$\registers$../build/gpu.v:1623$1811_EN[7:0]$1832 [0] $0$memwr$\registers$../build/gpu.v:1623$1811_EN[7:0]$1832 [0] $0$memwr$\registers$../build/gpu.v:1623$1811_EN[7:0]$1832 [0] $0$memwr$\registers$../build/gpu.v:1623$1811_EN[7:0]$1832 [0] $0$memwr$\registers$../build/gpu.v:1623$1811_EN[7:0]$1832 [0] $0$memwr$\registers$../build/gpu.v:1623$1811_EN[7:0]$1832 [0] }
    Consolidated identical input bits for $mux cell $procmux$3977:
      Old ports: A=8'00000000, B=8'11111111, Y=$0$memwr$\registers$../build/gpu.v:1622$1810_EN[7:0]$1831
      New ports: A=1'0, B=1'1, Y=$0$memwr$\registers$../build/gpu.v:1622$1810_EN[7:0]$1831 [0]
      New connections: $0$memwr$\registers$../build/gpu.v:1622$1810_EN[7:0]$1831 [7:1] = { $0$memwr$\registers$../build/gpu.v:1622$1810_EN[7:0]$1831 [0] $0$memwr$\registers$../build/gpu.v:1622$1810_EN[7:0]$1831 [0] $0$memwr$\registers$../build/gpu.v:1622$1810_EN[7:0]$1831 [0] $0$memwr$\registers$../build/gpu.v:1622$1810_EN[7:0]$1831 [0] $0$memwr$\registers$../build/gpu.v:1622$1810_EN[7:0]$1831 [0] $0$memwr$\registers$../build/gpu.v:1622$1810_EN[7:0]$1831 [0] $0$memwr$\registers$../build/gpu.v:1622$1810_EN[7:0]$1831 [0] }
    Consolidated identical input bits for $mux cell $procmux$3980:
      Old ports: A=8'00000000, B=8'11111111, Y=$0$memwr$\registers$../build/gpu.v:1621$1809_EN[7:0]$1830
      New ports: A=1'0, B=1'1, Y=$0$memwr$\registers$../build/gpu.v:1621$1809_EN[7:0]$1830 [0]
      New connections: $0$memwr$\registers$../build/gpu.v:1621$1809_EN[7:0]$1830 [7:1] = { $0$memwr$\registers$../build/gpu.v:1621$1809_EN[7:0]$1830 [0] $0$memwr$\registers$../build/gpu.v:1621$1809_EN[7:0]$1830 [0] $0$memwr$\registers$../build/gpu.v:1621$1809_EN[7:0]$1830 [0] $0$memwr$\registers$../build/gpu.v:1621$1809_EN[7:0]$1830 [0] $0$memwr$\registers$../build/gpu.v:1621$1809_EN[7:0]$1830 [0] $0$memwr$\registers$../build/gpu.v:1621$1809_EN[7:0]$1830 [0] $0$memwr$\registers$../build/gpu.v:1621$1809_EN[7:0]$1830 [0] }
    Consolidated identical input bits for $mux cell $procmux$3983:
      Old ports: A=8'00000000, B=8'11111111, Y=$0$memwr$\registers$../build/gpu.v:1620$1808_EN[7:0]$1829
      New ports: A=1'0, B=1'1, Y=$0$memwr$\registers$../build/gpu.v:1620$1808_EN[7:0]$1829 [0]
      New connections: $0$memwr$\registers$../build/gpu.v:1620$1808_EN[7:0]$1829 [7:1] = { $0$memwr$\registers$../build/gpu.v:1620$1808_EN[7:0]$1829 [0] $0$memwr$\registers$../build/gpu.v:1620$1808_EN[7:0]$1829 [0] $0$memwr$\registers$../build/gpu.v:1620$1808_EN[7:0]$1829 [0] $0$memwr$\registers$../build/gpu.v:1620$1808_EN[7:0]$1829 [0] $0$memwr$\registers$../build/gpu.v:1620$1808_EN[7:0]$1829 [0] $0$memwr$\registers$../build/gpu.v:1620$1808_EN[7:0]$1829 [0] $0$memwr$\registers$../build/gpu.v:1620$1808_EN[7:0]$1829 [0] }
    Consolidated identical input bits for $mux cell $procmux$3986:
      Old ports: A=8'00000000, B=8'11111111, Y=$0$memwr$\registers$../build/gpu.v:1619$1807_EN[7:0]$1828
      New ports: A=1'0, B=1'1, Y=$0$memwr$\registers$../build/gpu.v:1619$1807_EN[7:0]$1828 [0]
      New connections: $0$memwr$\registers$../build/gpu.v:1619$1807_EN[7:0]$1828 [7:1] = { $0$memwr$\registers$../build/gpu.v:1619$1807_EN[7:0]$1828 [0] $0$memwr$\registers$../build/gpu.v:1619$1807_EN[7:0]$1828 [0] $0$memwr$\registers$../build/gpu.v:1619$1807_EN[7:0]$1828 [0] $0$memwr$\registers$../build/gpu.v:1619$1807_EN[7:0]$1828 [0] $0$memwr$\registers$../build/gpu.v:1619$1807_EN[7:0]$1828 [0] $0$memwr$\registers$../build/gpu.v:1619$1807_EN[7:0]$1828 [0] $0$memwr$\registers$../build/gpu.v:1619$1807_EN[7:0]$1828 [0] }
    Consolidated identical input bits for $mux cell $procmux$3989:
      Old ports: A=8'00000000, B=8'11111111, Y=$0$memwr$\registers$../build/gpu.v:1618$1806_EN[7:0]$1827
      New ports: A=1'0, B=1'1, Y=$0$memwr$\registers$../build/gpu.v:1618$1806_EN[7:0]$1827 [0]
      New connections: $0$memwr$\registers$../build/gpu.v:1618$1806_EN[7:0]$1827 [7:1] = { $0$memwr$\registers$../build/gpu.v:1618$1806_EN[7:0]$1827 [0] $0$memwr$\registers$../build/gpu.v:1618$1806_EN[7:0]$1827 [0] $0$memwr$\registers$../build/gpu.v:1618$1806_EN[7:0]$1827 [0] $0$memwr$\registers$../build/gpu.v:1618$1806_EN[7:0]$1827 [0] $0$memwr$\registers$../build/gpu.v:1618$1806_EN[7:0]$1827 [0] $0$memwr$\registers$../build/gpu.v:1618$1806_EN[7:0]$1827 [0] $0$memwr$\registers$../build/gpu.v:1618$1806_EN[7:0]$1827 [0] }
    Consolidated identical input bits for $mux cell $procmux$3992:
      Old ports: A=8'00000000, B=8'11111111, Y=$0$memwr$\registers$../build/gpu.v:1617$1805_EN[7:0]$1826
      New ports: A=1'0, B=1'1, Y=$0$memwr$\registers$../build/gpu.v:1617$1805_EN[7:0]$1826 [0]
      New connections: $0$memwr$\registers$../build/gpu.v:1617$1805_EN[7:0]$1826 [7:1] = { $0$memwr$\registers$../build/gpu.v:1617$1805_EN[7:0]$1826 [0] $0$memwr$\registers$../build/gpu.v:1617$1805_EN[7:0]$1826 [0] $0$memwr$\registers$../build/gpu.v:1617$1805_EN[7:0]$1826 [0] $0$memwr$\registers$../build/gpu.v:1617$1805_EN[7:0]$1826 [0] $0$memwr$\registers$../build/gpu.v:1617$1805_EN[7:0]$1826 [0] $0$memwr$\registers$../build/gpu.v:1617$1805_EN[7:0]$1826 [0] $0$memwr$\registers$../build/gpu.v:1617$1805_EN[7:0]$1826 [0] }
    Consolidated identical input bits for $mux cell $procmux$3995:
      Old ports: A=8'00000000, B=8'11111111, Y=$0$memwr$\registers$../build/gpu.v:1616$1804_EN[7:0]$1825
      New ports: A=1'0, B=1'1, Y=$0$memwr$\registers$../build/gpu.v:1616$1804_EN[7:0]$1825 [0]
      New connections: $0$memwr$\registers$../build/gpu.v:1616$1804_EN[7:0]$1825 [7:1] = { $0$memwr$\registers$../build/gpu.v:1616$1804_EN[7:0]$1825 [0] $0$memwr$\registers$../build/gpu.v:1616$1804_EN[7:0]$1825 [0] $0$memwr$\registers$../build/gpu.v:1616$1804_EN[7:0]$1825 [0] $0$memwr$\registers$../build/gpu.v:1616$1804_EN[7:0]$1825 [0] $0$memwr$\registers$../build/gpu.v:1616$1804_EN[7:0]$1825 [0] $0$memwr$\registers$../build/gpu.v:1616$1804_EN[7:0]$1825 [0] $0$memwr$\registers$../build/gpu.v:1616$1804_EN[7:0]$1825 [0] }
    Consolidated identical input bits for $mux cell $procmux$3998:
      Old ports: A=8'00000000, B=8'11111111, Y=$0$memwr$\registers$../build/gpu.v:1615$1803_EN[7:0]$1824
      New ports: A=1'0, B=1'1, Y=$0$memwr$\registers$../build/gpu.v:1615$1803_EN[7:0]$1824 [0]
      New connections: $0$memwr$\registers$../build/gpu.v:1615$1803_EN[7:0]$1824 [7:1] = { $0$memwr$\registers$../build/gpu.v:1615$1803_EN[7:0]$1824 [0] $0$memwr$\registers$../build/gpu.v:1615$1803_EN[7:0]$1824 [0] $0$memwr$\registers$../build/gpu.v:1615$1803_EN[7:0]$1824 [0] $0$memwr$\registers$../build/gpu.v:1615$1803_EN[7:0]$1824 [0] $0$memwr$\registers$../build/gpu.v:1615$1803_EN[7:0]$1824 [0] $0$memwr$\registers$../build/gpu.v:1615$1803_EN[7:0]$1824 [0] $0$memwr$\registers$../build/gpu.v:1615$1803_EN[7:0]$1824 [0] }
  Optimizing cells in module $paramod$a747760de5c733b6f88bb63119f261e23521a1b9\registers.
    Consolidated identical input bits for $mux cell $procmux$3772:
      Old ports: A=8'00000000, B=$5$memwr$\registers$../build/gpu.v:1641$1820_EN[7:0]$1915, Y=$procmux$3772_Y
      New ports: A=1'0, B=$procmux$3559_Y [0], Y=$procmux$3772_Y [0]
      New connections: $procmux$3772_Y [7:1] = { $procmux$3772_Y [0] $procmux$3772_Y [0] $procmux$3772_Y [0] $procmux$3772_Y [0] $procmux$3772_Y [0] $procmux$3772_Y [0] $procmux$3772_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$3700:
      Old ports: A=8'00000000, B=$5$memwr$\registers$../build/gpu.v:1643$1822_EN[7:0]$1921, Y=$procmux$3700_Y
      New ports: A=1'0, B=$procmux$3608_Y [0], Y=$procmux$3700_Y [0]
      New connections: $procmux$3700_Y [7:1] = { $procmux$3700_Y [0] $procmux$3700_Y [0] $procmux$3700_Y [0] $procmux$3700_Y [0] $procmux$3700_Y [0] $procmux$3700_Y [0] $procmux$3700_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$3736:
      Old ports: A=8'00000000, B=$5$memwr$\registers$../build/gpu.v:1642$1821_EN[7:0]$1918, Y=$procmux$3736_Y
      New ports: A=1'0, B=$procmux$3654_Y [0], Y=$procmux$3736_Y [0]
      New connections: $procmux$3736_Y [7:1] = { $procmux$3736_Y [0] $procmux$3736_Y [0] $procmux$3736_Y [0] $procmux$3736_Y [0] $procmux$3736_Y [0] $procmux$3736_Y [0] $procmux$3736_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$4028:
      Old ports: A=$2$memwr$\registers$../build/gpu.v:1633$1819_EN[7:0]$1879, B=8'00000000, Y=$0$memwr$\registers$../build/gpu.v:1633$1819_EN[7:0]$1841
      New ports: A=$procmux$3941_Y [0], B=1'0, Y=$0$memwr$\registers$../build/gpu.v:1633$1819_EN[7:0]$1841 [0]
      New connections: $0$memwr$\registers$../build/gpu.v:1633$1819_EN[7:0]$1841 [7:1] = { $0$memwr$\registers$../build/gpu.v:1633$1819_EN[7:0]$1841 [0] $0$memwr$\registers$../build/gpu.v:1633$1819_EN[7:0]$1841 [0] $0$memwr$\registers$../build/gpu.v:1633$1819_EN[7:0]$1841 [0] $0$memwr$\registers$../build/gpu.v:1633$1819_EN[7:0]$1841 [0] $0$memwr$\registers$../build/gpu.v:1633$1819_EN[7:0]$1841 [0] $0$memwr$\registers$../build/gpu.v:1633$1819_EN[7:0]$1841 [0] $0$memwr$\registers$../build/gpu.v:1633$1819_EN[7:0]$1841 [0] }
  Optimizing cells in module $paramod$a747760de5c733b6f88bb63119f261e23521a1b9\registers.
    Consolidated identical input bits for $mux cell $procmux$3807:
      Old ports: A=8'00000000, B=$4$memwr$\registers$../build/gpu.v:1643$1822_EN[7:0]$1912, Y=$procmux$3807_Y
      New ports: A=1'0, B=$procmux$3700_Y [0], Y=$procmux$3807_Y [0]
      New connections: $procmux$3807_Y [7:1] = { $procmux$3807_Y [0] $procmux$3807_Y [0] $procmux$3807_Y [0] $procmux$3807_Y [0] $procmux$3807_Y [0] $procmux$3807_Y [0] $procmux$3807_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$3834:
      Old ports: A=8'00000000, B=$4$memwr$\registers$../build/gpu.v:1642$1821_EN[7:0]$1909, Y=$procmux$3834_Y
      New ports: A=1'0, B=$procmux$3736_Y [0], Y=$procmux$3834_Y [0]
      New connections: $procmux$3834_Y [7:1] = { $procmux$3834_Y [0] $procmux$3834_Y [0] $procmux$3834_Y [0] $procmux$3834_Y [0] $procmux$3834_Y [0] $procmux$3834_Y [0] $procmux$3834_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$3861:
      Old ports: A=8'00000000, B=$4$memwr$\registers$../build/gpu.v:1641$1820_EN[7:0]$1906, Y=$procmux$3861_Y
      New ports: A=1'0, B=$procmux$3772_Y [0], Y=$procmux$3861_Y [0]
      New connections: $procmux$3861_Y [7:1] = { $procmux$3861_Y [0] $procmux$3861_Y [0] $procmux$3861_Y [0] $procmux$3861_Y [0] $procmux$3861_Y [0] $procmux$3861_Y [0] $procmux$3861_Y [0] }
  Optimizing cells in module $paramod$a747760de5c733b6f88bb63119f261e23521a1b9\registers.
    Consolidated identical input bits for $mux cell $procmux$3887:
      Old ports: A=8'00000000, B=$3$memwr$\registers$../build/gpu.v:1643$1822_EN[7:0]$1901, Y=$procmux$3887_Y
      New ports: A=1'0, B=$procmux$3807_Y [0], Y=$procmux$3887_Y [0]
      New connections: $procmux$3887_Y [7:1] = { $procmux$3887_Y [0] $procmux$3887_Y [0] $procmux$3887_Y [0] $procmux$3887_Y [0] $procmux$3887_Y [0] $procmux$3887_Y [0] $procmux$3887_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$3905:
      Old ports: A=8'00000000, B=$3$memwr$\registers$../build/gpu.v:1642$1821_EN[7:0]$1898, Y=$procmux$3905_Y
      New ports: A=1'0, B=$procmux$3834_Y [0], Y=$procmux$3905_Y [0]
      New connections: $procmux$3905_Y [7:1] = { $procmux$3905_Y [0] $procmux$3905_Y [0] $procmux$3905_Y [0] $procmux$3905_Y [0] $procmux$3905_Y [0] $procmux$3905_Y [0] $procmux$3905_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$3923:
      Old ports: A=8'00000000, B=$3$memwr$\registers$../build/gpu.v:1641$1820_EN[7:0]$1895, Y=$procmux$3923_Y
      New ports: A=1'0, B=$procmux$3861_Y [0], Y=$procmux$3923_Y [0]
      New connections: $procmux$3923_Y [7:1] = { $procmux$3923_Y [0] $procmux$3923_Y [0] $procmux$3923_Y [0] $procmux$3923_Y [0] $procmux$3923_Y [0] $procmux$3923_Y [0] $procmux$3923_Y [0] }
  Optimizing cells in module $paramod$a747760de5c733b6f88bb63119f261e23521a1b9\registers.
    Consolidated identical input bits for $mux cell $procmux$4001:
      Old ports: A=$2$memwr$\registers$../build/gpu.v:1643$1822_EN[7:0]$1888, B=8'00000000, Y=$0$memwr$\registers$../build/gpu.v:1643$1822_EN[7:0]$1850
      New ports: A=$procmux$3887_Y [0], B=1'0, Y=$0$memwr$\registers$../build/gpu.v:1643$1822_EN[7:0]$1850 [0]
      New connections: $0$memwr$\registers$../build/gpu.v:1643$1822_EN[7:0]$1850 [7:1] = { $0$memwr$\registers$../build/gpu.v:1643$1822_EN[7:0]$1850 [0] $0$memwr$\registers$../build/gpu.v:1643$1822_EN[7:0]$1850 [0] $0$memwr$\registers$../build/gpu.v:1643$1822_EN[7:0]$1850 [0] $0$memwr$\registers$../build/gpu.v:1643$1822_EN[7:0]$1850 [0] $0$memwr$\registers$../build/gpu.v:1643$1822_EN[7:0]$1850 [0] $0$memwr$\registers$../build/gpu.v:1643$1822_EN[7:0]$1850 [0] $0$memwr$\registers$../build/gpu.v:1643$1822_EN[7:0]$1850 [0] }
    Consolidated identical input bits for $mux cell $procmux$4010:
      Old ports: A=$2$memwr$\registers$../build/gpu.v:1642$1821_EN[7:0]$1885, B=8'00000000, Y=$0$memwr$\registers$../build/gpu.v:1642$1821_EN[7:0]$1847
      New ports: A=$procmux$3905_Y [0], B=1'0, Y=$0$memwr$\registers$../build/gpu.v:1642$1821_EN[7:0]$1847 [0]
      New connections: $0$memwr$\registers$../build/gpu.v:1642$1821_EN[7:0]$1847 [7:1] = { $0$memwr$\registers$../build/gpu.v:1642$1821_EN[7:0]$1847 [0] $0$memwr$\registers$../build/gpu.v:1642$1821_EN[7:0]$1847 [0] $0$memwr$\registers$../build/gpu.v:1642$1821_EN[7:0]$1847 [0] $0$memwr$\registers$../build/gpu.v:1642$1821_EN[7:0]$1847 [0] $0$memwr$\registers$../build/gpu.v:1642$1821_EN[7:0]$1847 [0] $0$memwr$\registers$../build/gpu.v:1642$1821_EN[7:0]$1847 [0] $0$memwr$\registers$../build/gpu.v:1642$1821_EN[7:0]$1847 [0] }
    Consolidated identical input bits for $mux cell $procmux$4019:
      Old ports: A=$2$memwr$\registers$../build/gpu.v:1641$1820_EN[7:0]$1882, B=8'00000000, Y=$0$memwr$\registers$../build/gpu.v:1641$1820_EN[7:0]$1844
      New ports: A=$procmux$3923_Y [0], B=1'0, Y=$0$memwr$\registers$../build/gpu.v:1641$1820_EN[7:0]$1844 [0]
      New connections: $0$memwr$\registers$../build/gpu.v:1641$1820_EN[7:0]$1844 [7:1] = { $0$memwr$\registers$../build/gpu.v:1641$1820_EN[7:0]$1844 [0] $0$memwr$\registers$../build/gpu.v:1641$1820_EN[7:0]$1844 [0] $0$memwr$\registers$../build/gpu.v:1641$1820_EN[7:0]$1844 [0] $0$memwr$\registers$../build/gpu.v:1641$1820_EN[7:0]$1844 [0] $0$memwr$\registers$../build/gpu.v:1641$1820_EN[7:0]$1844 [0] $0$memwr$\registers$../build/gpu.v:1641$1820_EN[7:0]$1844 [0] $0$memwr$\registers$../build/gpu.v:1641$1820_EN[7:0]$1844 [0] }
  Optimizing cells in module $paramod$a747760de5c733b6f88bb63119f261e23521a1b9\registers.
  Optimizing cells in module $paramod$beb00772bac1a1e06ce8ff4195cf7b0af620cd82\fetcher.
  Optimizing cells in module $paramod$c5a88488bedb7a9c9866110c9eda41ee27775c76\registers.
    Consolidated identical input bits for $mux cell $procmux$2465:
      Old ports: A=8'00000000, B=8'11111111, Y=$procmux$2465_Y
      New ports: A=1'0, B=1'1, Y=$procmux$2465_Y [0]
      New connections: $procmux$2465_Y [7:1] = { $procmux$2465_Y [0] $procmux$2465_Y [0] $procmux$2465_Y [0] $procmux$2465_Y [0] $procmux$2465_Y [0] $procmux$2465_Y [0] $procmux$2465_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$2560:
      Old ports: A=8'00000000, B=8'11111111, Y=$procmux$2560_Y
      New ports: A=1'0, B=1'1, Y=$procmux$2560_Y [0]
      New connections: $procmux$2560_Y [7:1] = { $procmux$2560_Y [0] $procmux$2560_Y [0] $procmux$2560_Y [0] $procmux$2560_Y [0] $procmux$2560_Y [0] $procmux$2560_Y [0] $procmux$2560_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$2514:
      Old ports: A=8'00000000, B=8'11111111, Y=$procmux$2514_Y
      New ports: A=1'0, B=1'1, Y=$procmux$2514_Y [0]
      New connections: $procmux$2514_Y [7:1] = { $procmux$2514_Y [0] $procmux$2514_Y [0] $procmux$2514_Y [0] $procmux$2514_Y [0] $procmux$2514_Y [0] $procmux$2514_Y [0] $procmux$2514_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$2847:
      Old ports: A=8'00000000, B=8'11111111, Y=$procmux$2847_Y
      New ports: A=1'0, B=1'1, Y=$procmux$2847_Y [0]
      New connections: $procmux$2847_Y [7:1] = { $procmux$2847_Y [0] $procmux$2847_Y [0] $procmux$2847_Y [0] $procmux$2847_Y [0] $procmux$2847_Y [0] $procmux$2847_Y [0] $procmux$2847_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$2859:
      Old ports: A=8'00000000, B=8'11111111, Y=$0$memwr$\registers$../build/gpu.v:1630$2056_EN[7:0]$2077
      New ports: A=1'0, B=1'1, Y=$0$memwr$\registers$../build/gpu.v:1630$2056_EN[7:0]$2077 [0]
      New connections: $0$memwr$\registers$../build/gpu.v:1630$2056_EN[7:0]$2077 [7:1] = { $0$memwr$\registers$../build/gpu.v:1630$2056_EN[7:0]$2077 [0] $0$memwr$\registers$../build/gpu.v:1630$2056_EN[7:0]$2077 [0] $0$memwr$\registers$../build/gpu.v:1630$2056_EN[7:0]$2077 [0] $0$memwr$\registers$../build/gpu.v:1630$2056_EN[7:0]$2077 [0] $0$memwr$\registers$../build/gpu.v:1630$2056_EN[7:0]$2077 [0] $0$memwr$\registers$../build/gpu.v:1630$2056_EN[7:0]$2077 [0] $0$memwr$\registers$../build/gpu.v:1630$2056_EN[7:0]$2077 [0] }
    Consolidated identical input bits for $mux cell $procmux$2862:
      Old ports: A=8'00000000, B=8'11111111, Y=$0$memwr$\registers$../build/gpu.v:1629$2055_EN[7:0]$2076
      New ports: A=1'0, B=1'1, Y=$0$memwr$\registers$../build/gpu.v:1629$2055_EN[7:0]$2076 [0]
      New connections: $0$memwr$\registers$../build/gpu.v:1629$2055_EN[7:0]$2076 [7:1] = { $0$memwr$\registers$../build/gpu.v:1629$2055_EN[7:0]$2076 [0] $0$memwr$\registers$../build/gpu.v:1629$2055_EN[7:0]$2076 [0] $0$memwr$\registers$../build/gpu.v:1629$2055_EN[7:0]$2076 [0] $0$memwr$\registers$../build/gpu.v:1629$2055_EN[7:0]$2076 [0] $0$memwr$\registers$../build/gpu.v:1629$2055_EN[7:0]$2076 [0] $0$memwr$\registers$../build/gpu.v:1629$2055_EN[7:0]$2076 [0] $0$memwr$\registers$../build/gpu.v:1629$2055_EN[7:0]$2076 [0] }
    Consolidated identical input bits for $mux cell $procmux$2865:
      Old ports: A=8'00000000, B=8'11111111, Y=$0$memwr$\registers$../build/gpu.v:1628$2054_EN[7:0]$2075
      New ports: A=1'0, B=1'1, Y=$0$memwr$\registers$../build/gpu.v:1628$2054_EN[7:0]$2075 [0]
      New connections: $0$memwr$\registers$../build/gpu.v:1628$2054_EN[7:0]$2075 [7:1] = { $0$memwr$\registers$../build/gpu.v:1628$2054_EN[7:0]$2075 [0] $0$memwr$\registers$../build/gpu.v:1628$2054_EN[7:0]$2075 [0] $0$memwr$\registers$../build/gpu.v:1628$2054_EN[7:0]$2075 [0] $0$memwr$\registers$../build/gpu.v:1628$2054_EN[7:0]$2075 [0] $0$memwr$\registers$../build/gpu.v:1628$2054_EN[7:0]$2075 [0] $0$memwr$\registers$../build/gpu.v:1628$2054_EN[7:0]$2075 [0] $0$memwr$\registers$../build/gpu.v:1628$2054_EN[7:0]$2075 [0] }
    Consolidated identical input bits for $mux cell $procmux$2868:
      Old ports: A=8'00000000, B=8'11111111, Y=$0$memwr$\registers$../build/gpu.v:1627$2053_EN[7:0]$2074
      New ports: A=1'0, B=1'1, Y=$0$memwr$\registers$../build/gpu.v:1627$2053_EN[7:0]$2074 [0]
      New connections: $0$memwr$\registers$../build/gpu.v:1627$2053_EN[7:0]$2074 [7:1] = { $0$memwr$\registers$../build/gpu.v:1627$2053_EN[7:0]$2074 [0] $0$memwr$\registers$../build/gpu.v:1627$2053_EN[7:0]$2074 [0] $0$memwr$\registers$../build/gpu.v:1627$2053_EN[7:0]$2074 [0] $0$memwr$\registers$../build/gpu.v:1627$2053_EN[7:0]$2074 [0] $0$memwr$\registers$../build/gpu.v:1627$2053_EN[7:0]$2074 [0] $0$memwr$\registers$../build/gpu.v:1627$2053_EN[7:0]$2074 [0] $0$memwr$\registers$../build/gpu.v:1627$2053_EN[7:0]$2074 [0] }
    Consolidated identical input bits for $mux cell $procmux$2871:
      Old ports: A=8'00000000, B=8'11111111, Y=$0$memwr$\registers$../build/gpu.v:1626$2052_EN[7:0]$2073
      New ports: A=1'0, B=1'1, Y=$0$memwr$\registers$../build/gpu.v:1626$2052_EN[7:0]$2073 [0]
      New connections: $0$memwr$\registers$../build/gpu.v:1626$2052_EN[7:0]$2073 [7:1] = { $0$memwr$\registers$../build/gpu.v:1626$2052_EN[7:0]$2073 [0] $0$memwr$\registers$../build/gpu.v:1626$2052_EN[7:0]$2073 [0] $0$memwr$\registers$../build/gpu.v:1626$2052_EN[7:0]$2073 [0] $0$memwr$\registers$../build/gpu.v:1626$2052_EN[7:0]$2073 [0] $0$memwr$\registers$../build/gpu.v:1626$2052_EN[7:0]$2073 [0] $0$memwr$\registers$../build/gpu.v:1626$2052_EN[7:0]$2073 [0] $0$memwr$\registers$../build/gpu.v:1626$2052_EN[7:0]$2073 [0] }
    Consolidated identical input bits for $mux cell $procmux$2874:
      Old ports: A=8'00000000, B=8'11111111, Y=$0$memwr$\registers$../build/gpu.v:1625$2051_EN[7:0]$2072
      New ports: A=1'0, B=1'1, Y=$0$memwr$\registers$../build/gpu.v:1625$2051_EN[7:0]$2072 [0]
      New connections: $0$memwr$\registers$../build/gpu.v:1625$2051_EN[7:0]$2072 [7:1] = { $0$memwr$\registers$../build/gpu.v:1625$2051_EN[7:0]$2072 [0] $0$memwr$\registers$../build/gpu.v:1625$2051_EN[7:0]$2072 [0] $0$memwr$\registers$../build/gpu.v:1625$2051_EN[7:0]$2072 [0] $0$memwr$\registers$../build/gpu.v:1625$2051_EN[7:0]$2072 [0] $0$memwr$\registers$../build/gpu.v:1625$2051_EN[7:0]$2072 [0] $0$memwr$\registers$../build/gpu.v:1625$2051_EN[7:0]$2072 [0] $0$memwr$\registers$../build/gpu.v:1625$2051_EN[7:0]$2072 [0] }
    Consolidated identical input bits for $mux cell $procmux$2877:
      Old ports: A=8'00000000, B=8'11111111, Y=$0$memwr$\registers$../build/gpu.v:1624$2050_EN[7:0]$2071
      New ports: A=1'0, B=1'1, Y=$0$memwr$\registers$../build/gpu.v:1624$2050_EN[7:0]$2071 [0]
      New connections: $0$memwr$\registers$../build/gpu.v:1624$2050_EN[7:0]$2071 [7:1] = { $0$memwr$\registers$../build/gpu.v:1624$2050_EN[7:0]$2071 [0] $0$memwr$\registers$../build/gpu.v:1624$2050_EN[7:0]$2071 [0] $0$memwr$\registers$../build/gpu.v:1624$2050_EN[7:0]$2071 [0] $0$memwr$\registers$../build/gpu.v:1624$2050_EN[7:0]$2071 [0] $0$memwr$\registers$../build/gpu.v:1624$2050_EN[7:0]$2071 [0] $0$memwr$\registers$../build/gpu.v:1624$2050_EN[7:0]$2071 [0] $0$memwr$\registers$../build/gpu.v:1624$2050_EN[7:0]$2071 [0] }
    Consolidated identical input bits for $mux cell $procmux$2880:
      Old ports: A=8'00000000, B=8'11111111, Y=$0$memwr$\registers$../build/gpu.v:1623$2049_EN[7:0]$2070
      New ports: A=1'0, B=1'1, Y=$0$memwr$\registers$../build/gpu.v:1623$2049_EN[7:0]$2070 [0]
      New connections: $0$memwr$\registers$../build/gpu.v:1623$2049_EN[7:0]$2070 [7:1] = { $0$memwr$\registers$../build/gpu.v:1623$2049_EN[7:0]$2070 [0] $0$memwr$\registers$../build/gpu.v:1623$2049_EN[7:0]$2070 [0] $0$memwr$\registers$../build/gpu.v:1623$2049_EN[7:0]$2070 [0] $0$memwr$\registers$../build/gpu.v:1623$2049_EN[7:0]$2070 [0] $0$memwr$\registers$../build/gpu.v:1623$2049_EN[7:0]$2070 [0] $0$memwr$\registers$../build/gpu.v:1623$2049_EN[7:0]$2070 [0] $0$memwr$\registers$../build/gpu.v:1623$2049_EN[7:0]$2070 [0] }
    Consolidated identical input bits for $mux cell $procmux$2883:
      Old ports: A=8'00000000, B=8'11111111, Y=$0$memwr$\registers$../build/gpu.v:1622$2048_EN[7:0]$2069
      New ports: A=1'0, B=1'1, Y=$0$memwr$\registers$../build/gpu.v:1622$2048_EN[7:0]$2069 [0]
      New connections: $0$memwr$\registers$../build/gpu.v:1622$2048_EN[7:0]$2069 [7:1] = { $0$memwr$\registers$../build/gpu.v:1622$2048_EN[7:0]$2069 [0] $0$memwr$\registers$../build/gpu.v:1622$2048_EN[7:0]$2069 [0] $0$memwr$\registers$../build/gpu.v:1622$2048_EN[7:0]$2069 [0] $0$memwr$\registers$../build/gpu.v:1622$2048_EN[7:0]$2069 [0] $0$memwr$\registers$../build/gpu.v:1622$2048_EN[7:0]$2069 [0] $0$memwr$\registers$../build/gpu.v:1622$2048_EN[7:0]$2069 [0] $0$memwr$\registers$../build/gpu.v:1622$2048_EN[7:0]$2069 [0] }
    Consolidated identical input bits for $mux cell $procmux$2886:
      Old ports: A=8'00000000, B=8'11111111, Y=$0$memwr$\registers$../build/gpu.v:1621$2047_EN[7:0]$2068
      New ports: A=1'0, B=1'1, Y=$0$memwr$\registers$../build/gpu.v:1621$2047_EN[7:0]$2068 [0]
      New connections: $0$memwr$\registers$../build/gpu.v:1621$2047_EN[7:0]$2068 [7:1] = { $0$memwr$\registers$../build/gpu.v:1621$2047_EN[7:0]$2068 [0] $0$memwr$\registers$../build/gpu.v:1621$2047_EN[7:0]$2068 [0] $0$memwr$\registers$../build/gpu.v:1621$2047_EN[7:0]$2068 [0] $0$memwr$\registers$../build/gpu.v:1621$2047_EN[7:0]$2068 [0] $0$memwr$\registers$../build/gpu.v:1621$2047_EN[7:0]$2068 [0] $0$memwr$\registers$../build/gpu.v:1621$2047_EN[7:0]$2068 [0] $0$memwr$\registers$../build/gpu.v:1621$2047_EN[7:0]$2068 [0] }
    Consolidated identical input bits for $mux cell $procmux$2889:
      Old ports: A=8'00000000, B=8'11111111, Y=$0$memwr$\registers$../build/gpu.v:1620$2046_EN[7:0]$2067
      New ports: A=1'0, B=1'1, Y=$0$memwr$\registers$../build/gpu.v:1620$2046_EN[7:0]$2067 [0]
      New connections: $0$memwr$\registers$../build/gpu.v:1620$2046_EN[7:0]$2067 [7:1] = { $0$memwr$\registers$../build/gpu.v:1620$2046_EN[7:0]$2067 [0] $0$memwr$\registers$../build/gpu.v:1620$2046_EN[7:0]$2067 [0] $0$memwr$\registers$../build/gpu.v:1620$2046_EN[7:0]$2067 [0] $0$memwr$\registers$../build/gpu.v:1620$2046_EN[7:0]$2067 [0] $0$memwr$\registers$../build/gpu.v:1620$2046_EN[7:0]$2067 [0] $0$memwr$\registers$../build/gpu.v:1620$2046_EN[7:0]$2067 [0] $0$memwr$\registers$../build/gpu.v:1620$2046_EN[7:0]$2067 [0] }
    Consolidated identical input bits for $mux cell $procmux$2892:
      Old ports: A=8'00000000, B=8'11111111, Y=$0$memwr$\registers$../build/gpu.v:1619$2045_EN[7:0]$2066
      New ports: A=1'0, B=1'1, Y=$0$memwr$\registers$../build/gpu.v:1619$2045_EN[7:0]$2066 [0]
      New connections: $0$memwr$\registers$../build/gpu.v:1619$2045_EN[7:0]$2066 [7:1] = { $0$memwr$\registers$../build/gpu.v:1619$2045_EN[7:0]$2066 [0] $0$memwr$\registers$../build/gpu.v:1619$2045_EN[7:0]$2066 [0] $0$memwr$\registers$../build/gpu.v:1619$2045_EN[7:0]$2066 [0] $0$memwr$\registers$../build/gpu.v:1619$2045_EN[7:0]$2066 [0] $0$memwr$\registers$../build/gpu.v:1619$2045_EN[7:0]$2066 [0] $0$memwr$\registers$../build/gpu.v:1619$2045_EN[7:0]$2066 [0] $0$memwr$\registers$../build/gpu.v:1619$2045_EN[7:0]$2066 [0] }
    Consolidated identical input bits for $mux cell $procmux$2895:
      Old ports: A=8'00000000, B=8'11111111, Y=$0$memwr$\registers$../build/gpu.v:1618$2044_EN[7:0]$2065
      New ports: A=1'0, B=1'1, Y=$0$memwr$\registers$../build/gpu.v:1618$2044_EN[7:0]$2065 [0]
      New connections: $0$memwr$\registers$../build/gpu.v:1618$2044_EN[7:0]$2065 [7:1] = { $0$memwr$\registers$../build/gpu.v:1618$2044_EN[7:0]$2065 [0] $0$memwr$\registers$../build/gpu.v:1618$2044_EN[7:0]$2065 [0] $0$memwr$\registers$../build/gpu.v:1618$2044_EN[7:0]$2065 [0] $0$memwr$\registers$../build/gpu.v:1618$2044_EN[7:0]$2065 [0] $0$memwr$\registers$../build/gpu.v:1618$2044_EN[7:0]$2065 [0] $0$memwr$\registers$../build/gpu.v:1618$2044_EN[7:0]$2065 [0] $0$memwr$\registers$../build/gpu.v:1618$2044_EN[7:0]$2065 [0] }
    Consolidated identical input bits for $mux cell $procmux$2898:
      Old ports: A=8'00000000, B=8'11111111, Y=$0$memwr$\registers$../build/gpu.v:1617$2043_EN[7:0]$2064
      New ports: A=1'0, B=1'1, Y=$0$memwr$\registers$../build/gpu.v:1617$2043_EN[7:0]$2064 [0]
      New connections: $0$memwr$\registers$../build/gpu.v:1617$2043_EN[7:0]$2064 [7:1] = { $0$memwr$\registers$../build/gpu.v:1617$2043_EN[7:0]$2064 [0] $0$memwr$\registers$../build/gpu.v:1617$2043_EN[7:0]$2064 [0] $0$memwr$\registers$../build/gpu.v:1617$2043_EN[7:0]$2064 [0] $0$memwr$\registers$../build/gpu.v:1617$2043_EN[7:0]$2064 [0] $0$memwr$\registers$../build/gpu.v:1617$2043_EN[7:0]$2064 [0] $0$memwr$\registers$../build/gpu.v:1617$2043_EN[7:0]$2064 [0] $0$memwr$\registers$../build/gpu.v:1617$2043_EN[7:0]$2064 [0] }
    Consolidated identical input bits for $mux cell $procmux$2901:
      Old ports: A=8'00000000, B=8'11111111, Y=$0$memwr$\registers$../build/gpu.v:1616$2042_EN[7:0]$2063
      New ports: A=1'0, B=1'1, Y=$0$memwr$\registers$../build/gpu.v:1616$2042_EN[7:0]$2063 [0]
      New connections: $0$memwr$\registers$../build/gpu.v:1616$2042_EN[7:0]$2063 [7:1] = { $0$memwr$\registers$../build/gpu.v:1616$2042_EN[7:0]$2063 [0] $0$memwr$\registers$../build/gpu.v:1616$2042_EN[7:0]$2063 [0] $0$memwr$\registers$../build/gpu.v:1616$2042_EN[7:0]$2063 [0] $0$memwr$\registers$../build/gpu.v:1616$2042_EN[7:0]$2063 [0] $0$memwr$\registers$../build/gpu.v:1616$2042_EN[7:0]$2063 [0] $0$memwr$\registers$../build/gpu.v:1616$2042_EN[7:0]$2063 [0] $0$memwr$\registers$../build/gpu.v:1616$2042_EN[7:0]$2063 [0] }
    Consolidated identical input bits for $mux cell $procmux$2904:
      Old ports: A=8'00000000, B=8'11111111, Y=$0$memwr$\registers$../build/gpu.v:1615$2041_EN[7:0]$2062
      New ports: A=1'0, B=1'1, Y=$0$memwr$\registers$../build/gpu.v:1615$2041_EN[7:0]$2062 [0]
      New connections: $0$memwr$\registers$../build/gpu.v:1615$2041_EN[7:0]$2062 [7:1] = { $0$memwr$\registers$../build/gpu.v:1615$2041_EN[7:0]$2062 [0] $0$memwr$\registers$../build/gpu.v:1615$2041_EN[7:0]$2062 [0] $0$memwr$\registers$../build/gpu.v:1615$2041_EN[7:0]$2062 [0] $0$memwr$\registers$../build/gpu.v:1615$2041_EN[7:0]$2062 [0] $0$memwr$\registers$../build/gpu.v:1615$2041_EN[7:0]$2062 [0] $0$memwr$\registers$../build/gpu.v:1615$2041_EN[7:0]$2062 [0] $0$memwr$\registers$../build/gpu.v:1615$2041_EN[7:0]$2062 [0] }
  Optimizing cells in module $paramod$c5a88488bedb7a9c9866110c9eda41ee27775c76\registers.
    Consolidated identical input bits for $mux cell $procmux$2678:
      Old ports: A=8'00000000, B=$5$memwr$\registers$../build/gpu.v:1641$2058_EN[7:0]$2153, Y=$procmux$2678_Y
      New ports: A=1'0, B=$procmux$2465_Y [0], Y=$procmux$2678_Y [0]
      New connections: $procmux$2678_Y [7:1] = { $procmux$2678_Y [0] $procmux$2678_Y [0] $procmux$2678_Y [0] $procmux$2678_Y [0] $procmux$2678_Y [0] $procmux$2678_Y [0] $procmux$2678_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$2606:
      Old ports: A=8'00000000, B=$5$memwr$\registers$../build/gpu.v:1643$2060_EN[7:0]$2159, Y=$procmux$2606_Y
      New ports: A=1'0, B=$procmux$2514_Y [0], Y=$procmux$2606_Y [0]
      New connections: $procmux$2606_Y [7:1] = { $procmux$2606_Y [0] $procmux$2606_Y [0] $procmux$2606_Y [0] $procmux$2606_Y [0] $procmux$2606_Y [0] $procmux$2606_Y [0] $procmux$2606_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$2642:
      Old ports: A=8'00000000, B=$5$memwr$\registers$../build/gpu.v:1642$2059_EN[7:0]$2156, Y=$procmux$2642_Y
      New ports: A=1'0, B=$procmux$2560_Y [0], Y=$procmux$2642_Y [0]
      New connections: $procmux$2642_Y [7:1] = { $procmux$2642_Y [0] $procmux$2642_Y [0] $procmux$2642_Y [0] $procmux$2642_Y [0] $procmux$2642_Y [0] $procmux$2642_Y [0] $procmux$2642_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$2934:
      Old ports: A=$2$memwr$\registers$../build/gpu.v:1633$2057_EN[7:0]$2117, B=8'00000000, Y=$0$memwr$\registers$../build/gpu.v:1633$2057_EN[7:0]$2079
      New ports: A=$procmux$2847_Y [0], B=1'0, Y=$0$memwr$\registers$../build/gpu.v:1633$2057_EN[7:0]$2079 [0]
      New connections: $0$memwr$\registers$../build/gpu.v:1633$2057_EN[7:0]$2079 [7:1] = { $0$memwr$\registers$../build/gpu.v:1633$2057_EN[7:0]$2079 [0] $0$memwr$\registers$../build/gpu.v:1633$2057_EN[7:0]$2079 [0] $0$memwr$\registers$../build/gpu.v:1633$2057_EN[7:0]$2079 [0] $0$memwr$\registers$../build/gpu.v:1633$2057_EN[7:0]$2079 [0] $0$memwr$\registers$../build/gpu.v:1633$2057_EN[7:0]$2079 [0] $0$memwr$\registers$../build/gpu.v:1633$2057_EN[7:0]$2079 [0] $0$memwr$\registers$../build/gpu.v:1633$2057_EN[7:0]$2079 [0] }
  Optimizing cells in module $paramod$c5a88488bedb7a9c9866110c9eda41ee27775c76\registers.
    Consolidated identical input bits for $mux cell $procmux$2713:
      Old ports: A=8'00000000, B=$4$memwr$\registers$../build/gpu.v:1643$2060_EN[7:0]$2150, Y=$procmux$2713_Y
      New ports: A=1'0, B=$procmux$2606_Y [0], Y=$procmux$2713_Y [0]
      New connections: $procmux$2713_Y [7:1] = { $procmux$2713_Y [0] $procmux$2713_Y [0] $procmux$2713_Y [0] $procmux$2713_Y [0] $procmux$2713_Y [0] $procmux$2713_Y [0] $procmux$2713_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$2740:
      Old ports: A=8'00000000, B=$4$memwr$\registers$../build/gpu.v:1642$2059_EN[7:0]$2147, Y=$procmux$2740_Y
      New ports: A=1'0, B=$procmux$2642_Y [0], Y=$procmux$2740_Y [0]
      New connections: $procmux$2740_Y [7:1] = { $procmux$2740_Y [0] $procmux$2740_Y [0] $procmux$2740_Y [0] $procmux$2740_Y [0] $procmux$2740_Y [0] $procmux$2740_Y [0] $procmux$2740_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$2767:
      Old ports: A=8'00000000, B=$4$memwr$\registers$../build/gpu.v:1641$2058_EN[7:0]$2144, Y=$procmux$2767_Y
      New ports: A=1'0, B=$procmux$2678_Y [0], Y=$procmux$2767_Y [0]
      New connections: $procmux$2767_Y [7:1] = { $procmux$2767_Y [0] $procmux$2767_Y [0] $procmux$2767_Y [0] $procmux$2767_Y [0] $procmux$2767_Y [0] $procmux$2767_Y [0] $procmux$2767_Y [0] }
  Optimizing cells in module $paramod$c5a88488bedb7a9c9866110c9eda41ee27775c76\registers.
    Consolidated identical input bits for $mux cell $procmux$2793:
      Old ports: A=8'00000000, B=$3$memwr$\registers$../build/gpu.v:1643$2060_EN[7:0]$2139, Y=$procmux$2793_Y
      New ports: A=1'0, B=$procmux$2713_Y [0], Y=$procmux$2793_Y [0]
      New connections: $procmux$2793_Y [7:1] = { $procmux$2793_Y [0] $procmux$2793_Y [0] $procmux$2793_Y [0] $procmux$2793_Y [0] $procmux$2793_Y [0] $procmux$2793_Y [0] $procmux$2793_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$2811:
      Old ports: A=8'00000000, B=$3$memwr$\registers$../build/gpu.v:1642$2059_EN[7:0]$2136, Y=$procmux$2811_Y
      New ports: A=1'0, B=$procmux$2740_Y [0], Y=$procmux$2811_Y [0]
      New connections: $procmux$2811_Y [7:1] = { $procmux$2811_Y [0] $procmux$2811_Y [0] $procmux$2811_Y [0] $procmux$2811_Y [0] $procmux$2811_Y [0] $procmux$2811_Y [0] $procmux$2811_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$2829:
      Old ports: A=8'00000000, B=$3$memwr$\registers$../build/gpu.v:1641$2058_EN[7:0]$2133, Y=$procmux$2829_Y
      New ports: A=1'0, B=$procmux$2767_Y [0], Y=$procmux$2829_Y [0]
      New connections: $procmux$2829_Y [7:1] = { $procmux$2829_Y [0] $procmux$2829_Y [0] $procmux$2829_Y [0] $procmux$2829_Y [0] $procmux$2829_Y [0] $procmux$2829_Y [0] $procmux$2829_Y [0] }
  Optimizing cells in module $paramod$c5a88488bedb7a9c9866110c9eda41ee27775c76\registers.
    Consolidated identical input bits for $mux cell $procmux$2907:
      Old ports: A=$2$memwr$\registers$../build/gpu.v:1643$2060_EN[7:0]$2126, B=8'00000000, Y=$0$memwr$\registers$../build/gpu.v:1643$2060_EN[7:0]$2088
      New ports: A=$procmux$2793_Y [0], B=1'0, Y=$0$memwr$\registers$../build/gpu.v:1643$2060_EN[7:0]$2088 [0]
      New connections: $0$memwr$\registers$../build/gpu.v:1643$2060_EN[7:0]$2088 [7:1] = { $0$memwr$\registers$../build/gpu.v:1643$2060_EN[7:0]$2088 [0] $0$memwr$\registers$../build/gpu.v:1643$2060_EN[7:0]$2088 [0] $0$memwr$\registers$../build/gpu.v:1643$2060_EN[7:0]$2088 [0] $0$memwr$\registers$../build/gpu.v:1643$2060_EN[7:0]$2088 [0] $0$memwr$\registers$../build/gpu.v:1643$2060_EN[7:0]$2088 [0] $0$memwr$\registers$../build/gpu.v:1643$2060_EN[7:0]$2088 [0] $0$memwr$\registers$../build/gpu.v:1643$2060_EN[7:0]$2088 [0] }
    Consolidated identical input bits for $mux cell $procmux$2916:
      Old ports: A=$2$memwr$\registers$../build/gpu.v:1642$2059_EN[7:0]$2123, B=8'00000000, Y=$0$memwr$\registers$../build/gpu.v:1642$2059_EN[7:0]$2085
      New ports: A=$procmux$2811_Y [0], B=1'0, Y=$0$memwr$\registers$../build/gpu.v:1642$2059_EN[7:0]$2085 [0]
      New connections: $0$memwr$\registers$../build/gpu.v:1642$2059_EN[7:0]$2085 [7:1] = { $0$memwr$\registers$../build/gpu.v:1642$2059_EN[7:0]$2085 [0] $0$memwr$\registers$../build/gpu.v:1642$2059_EN[7:0]$2085 [0] $0$memwr$\registers$../build/gpu.v:1642$2059_EN[7:0]$2085 [0] $0$memwr$\registers$../build/gpu.v:1642$2059_EN[7:0]$2085 [0] $0$memwr$\registers$../build/gpu.v:1642$2059_EN[7:0]$2085 [0] $0$memwr$\registers$../build/gpu.v:1642$2059_EN[7:0]$2085 [0] $0$memwr$\registers$../build/gpu.v:1642$2059_EN[7:0]$2085 [0] }
    Consolidated identical input bits for $mux cell $procmux$2925:
      Old ports: A=$2$memwr$\registers$../build/gpu.v:1641$2058_EN[7:0]$2120, B=8'00000000, Y=$0$memwr$\registers$../build/gpu.v:1641$2058_EN[7:0]$2082
      New ports: A=$procmux$2829_Y [0], B=1'0, Y=$0$memwr$\registers$../build/gpu.v:1641$2058_EN[7:0]$2082 [0]
      New connections: $0$memwr$\registers$../build/gpu.v:1641$2058_EN[7:0]$2082 [7:1] = { $0$memwr$\registers$../build/gpu.v:1641$2058_EN[7:0]$2082 [0] $0$memwr$\registers$../build/gpu.v:1641$2058_EN[7:0]$2082 [0] $0$memwr$\registers$../build/gpu.v:1641$2058_EN[7:0]$2082 [0] $0$memwr$\registers$../build/gpu.v:1641$2058_EN[7:0]$2082 [0] $0$memwr$\registers$../build/gpu.v:1641$2058_EN[7:0]$2082 [0] $0$memwr$\registers$../build/gpu.v:1641$2058_EN[7:0]$2082 [0] $0$memwr$\registers$../build/gpu.v:1641$2058_EN[7:0]$2082 [0] }
  Optimizing cells in module $paramod$c5a88488bedb7a9c9866110c9eda41ee27775c76\registers.
  Optimizing cells in module $paramod$d08f185179db4eb8eac8d58da9007fec10c7c29b\registers.
    Consolidated identical input bits for $mux cell $procmux$2961:
      Old ports: A=8'00000000, B=8'11111111, Y=$procmux$2961_Y
      New ports: A=1'0, B=1'1, Y=$procmux$2961_Y [0]
      New connections: $procmux$2961_Y [7:1] = { $procmux$2961_Y [0] $procmux$2961_Y [0] $procmux$2961_Y [0] $procmux$2961_Y [0] $procmux$2961_Y [0] $procmux$2961_Y [0] $procmux$2961_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$3056:
      Old ports: A=8'00000000, B=8'11111111, Y=$procmux$3056_Y
      New ports: A=1'0, B=1'1, Y=$procmux$3056_Y [0]
      New connections: $procmux$3056_Y [7:1] = { $procmux$3056_Y [0] $procmux$3056_Y [0] $procmux$3056_Y [0] $procmux$3056_Y [0] $procmux$3056_Y [0] $procmux$3056_Y [0] $procmux$3056_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$3010:
      Old ports: A=8'00000000, B=8'11111111, Y=$procmux$3010_Y
      New ports: A=1'0, B=1'1, Y=$procmux$3010_Y [0]
      New connections: $procmux$3010_Y [7:1] = { $procmux$3010_Y [0] $procmux$3010_Y [0] $procmux$3010_Y [0] $procmux$3010_Y [0] $procmux$3010_Y [0] $procmux$3010_Y [0] $procmux$3010_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$3343:
      Old ports: A=8'00000000, B=8'11111111, Y=$procmux$3343_Y
      New ports: A=1'0, B=1'1, Y=$procmux$3343_Y [0]
      New connections: $procmux$3343_Y [7:1] = { $procmux$3343_Y [0] $procmux$3343_Y [0] $procmux$3343_Y [0] $procmux$3343_Y [0] $procmux$3343_Y [0] $procmux$3343_Y [0] $procmux$3343_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$3355:
      Old ports: A=8'00000000, B=8'11111111, Y=$0$memwr$\registers$../build/gpu.v:1630$1937_EN[7:0]$1958
      New ports: A=1'0, B=1'1, Y=$0$memwr$\registers$../build/gpu.v:1630$1937_EN[7:0]$1958 [0]
      New connections: $0$memwr$\registers$../build/gpu.v:1630$1937_EN[7:0]$1958 [7:1] = { $0$memwr$\registers$../build/gpu.v:1630$1937_EN[7:0]$1958 [0] $0$memwr$\registers$../build/gpu.v:1630$1937_EN[7:0]$1958 [0] $0$memwr$\registers$../build/gpu.v:1630$1937_EN[7:0]$1958 [0] $0$memwr$\registers$../build/gpu.v:1630$1937_EN[7:0]$1958 [0] $0$memwr$\registers$../build/gpu.v:1630$1937_EN[7:0]$1958 [0] $0$memwr$\registers$../build/gpu.v:1630$1937_EN[7:0]$1958 [0] $0$memwr$\registers$../build/gpu.v:1630$1937_EN[7:0]$1958 [0] }
    Consolidated identical input bits for $mux cell $procmux$3358:
      Old ports: A=8'00000000, B=8'11111111, Y=$0$memwr$\registers$../build/gpu.v:1629$1936_EN[7:0]$1957
      New ports: A=1'0, B=1'1, Y=$0$memwr$\registers$../build/gpu.v:1629$1936_EN[7:0]$1957 [0]
      New connections: $0$memwr$\registers$../build/gpu.v:1629$1936_EN[7:0]$1957 [7:1] = { $0$memwr$\registers$../build/gpu.v:1629$1936_EN[7:0]$1957 [0] $0$memwr$\registers$../build/gpu.v:1629$1936_EN[7:0]$1957 [0] $0$memwr$\registers$../build/gpu.v:1629$1936_EN[7:0]$1957 [0] $0$memwr$\registers$../build/gpu.v:1629$1936_EN[7:0]$1957 [0] $0$memwr$\registers$../build/gpu.v:1629$1936_EN[7:0]$1957 [0] $0$memwr$\registers$../build/gpu.v:1629$1936_EN[7:0]$1957 [0] $0$memwr$\registers$../build/gpu.v:1629$1936_EN[7:0]$1957 [0] }
    Consolidated identical input bits for $mux cell $procmux$3361:
      Old ports: A=8'00000000, B=8'11111111, Y=$0$memwr$\registers$../build/gpu.v:1628$1935_EN[7:0]$1956
      New ports: A=1'0, B=1'1, Y=$0$memwr$\registers$../build/gpu.v:1628$1935_EN[7:0]$1956 [0]
      New connections: $0$memwr$\registers$../build/gpu.v:1628$1935_EN[7:0]$1956 [7:1] = { $0$memwr$\registers$../build/gpu.v:1628$1935_EN[7:0]$1956 [0] $0$memwr$\registers$../build/gpu.v:1628$1935_EN[7:0]$1956 [0] $0$memwr$\registers$../build/gpu.v:1628$1935_EN[7:0]$1956 [0] $0$memwr$\registers$../build/gpu.v:1628$1935_EN[7:0]$1956 [0] $0$memwr$\registers$../build/gpu.v:1628$1935_EN[7:0]$1956 [0] $0$memwr$\registers$../build/gpu.v:1628$1935_EN[7:0]$1956 [0] $0$memwr$\registers$../build/gpu.v:1628$1935_EN[7:0]$1956 [0] }
    Consolidated identical input bits for $mux cell $procmux$3364:
      Old ports: A=8'00000000, B=8'11111111, Y=$0$memwr$\registers$../build/gpu.v:1627$1934_EN[7:0]$1955
      New ports: A=1'0, B=1'1, Y=$0$memwr$\registers$../build/gpu.v:1627$1934_EN[7:0]$1955 [0]
      New connections: $0$memwr$\registers$../build/gpu.v:1627$1934_EN[7:0]$1955 [7:1] = { $0$memwr$\registers$../build/gpu.v:1627$1934_EN[7:0]$1955 [0] $0$memwr$\registers$../build/gpu.v:1627$1934_EN[7:0]$1955 [0] $0$memwr$\registers$../build/gpu.v:1627$1934_EN[7:0]$1955 [0] $0$memwr$\registers$../build/gpu.v:1627$1934_EN[7:0]$1955 [0] $0$memwr$\registers$../build/gpu.v:1627$1934_EN[7:0]$1955 [0] $0$memwr$\registers$../build/gpu.v:1627$1934_EN[7:0]$1955 [0] $0$memwr$\registers$../build/gpu.v:1627$1934_EN[7:0]$1955 [0] }
    Consolidated identical input bits for $mux cell $procmux$3367:
      Old ports: A=8'00000000, B=8'11111111, Y=$0$memwr$\registers$../build/gpu.v:1626$1933_EN[7:0]$1954
      New ports: A=1'0, B=1'1, Y=$0$memwr$\registers$../build/gpu.v:1626$1933_EN[7:0]$1954 [0]
      New connections: $0$memwr$\registers$../build/gpu.v:1626$1933_EN[7:0]$1954 [7:1] = { $0$memwr$\registers$../build/gpu.v:1626$1933_EN[7:0]$1954 [0] $0$memwr$\registers$../build/gpu.v:1626$1933_EN[7:0]$1954 [0] $0$memwr$\registers$../build/gpu.v:1626$1933_EN[7:0]$1954 [0] $0$memwr$\registers$../build/gpu.v:1626$1933_EN[7:0]$1954 [0] $0$memwr$\registers$../build/gpu.v:1626$1933_EN[7:0]$1954 [0] $0$memwr$\registers$../build/gpu.v:1626$1933_EN[7:0]$1954 [0] $0$memwr$\registers$../build/gpu.v:1626$1933_EN[7:0]$1954 [0] }
    Consolidated identical input bits for $mux cell $procmux$3370:
      Old ports: A=8'00000000, B=8'11111111, Y=$0$memwr$\registers$../build/gpu.v:1625$1932_EN[7:0]$1953
      New ports: A=1'0, B=1'1, Y=$0$memwr$\registers$../build/gpu.v:1625$1932_EN[7:0]$1953 [0]
      New connections: $0$memwr$\registers$../build/gpu.v:1625$1932_EN[7:0]$1953 [7:1] = { $0$memwr$\registers$../build/gpu.v:1625$1932_EN[7:0]$1953 [0] $0$memwr$\registers$../build/gpu.v:1625$1932_EN[7:0]$1953 [0] $0$memwr$\registers$../build/gpu.v:1625$1932_EN[7:0]$1953 [0] $0$memwr$\registers$../build/gpu.v:1625$1932_EN[7:0]$1953 [0] $0$memwr$\registers$../build/gpu.v:1625$1932_EN[7:0]$1953 [0] $0$memwr$\registers$../build/gpu.v:1625$1932_EN[7:0]$1953 [0] $0$memwr$\registers$../build/gpu.v:1625$1932_EN[7:0]$1953 [0] }
    Consolidated identical input bits for $mux cell $procmux$3373:
      Old ports: A=8'00000000, B=8'11111111, Y=$0$memwr$\registers$../build/gpu.v:1624$1931_EN[7:0]$1952
      New ports: A=1'0, B=1'1, Y=$0$memwr$\registers$../build/gpu.v:1624$1931_EN[7:0]$1952 [0]
      New connections: $0$memwr$\registers$../build/gpu.v:1624$1931_EN[7:0]$1952 [7:1] = { $0$memwr$\registers$../build/gpu.v:1624$1931_EN[7:0]$1952 [0] $0$memwr$\registers$../build/gpu.v:1624$1931_EN[7:0]$1952 [0] $0$memwr$\registers$../build/gpu.v:1624$1931_EN[7:0]$1952 [0] $0$memwr$\registers$../build/gpu.v:1624$1931_EN[7:0]$1952 [0] $0$memwr$\registers$../build/gpu.v:1624$1931_EN[7:0]$1952 [0] $0$memwr$\registers$../build/gpu.v:1624$1931_EN[7:0]$1952 [0] $0$memwr$\registers$../build/gpu.v:1624$1931_EN[7:0]$1952 [0] }
    Consolidated identical input bits for $mux cell $procmux$3376:
      Old ports: A=8'00000000, B=8'11111111, Y=$0$memwr$\registers$../build/gpu.v:1623$1930_EN[7:0]$1951
      New ports: A=1'0, B=1'1, Y=$0$memwr$\registers$../build/gpu.v:1623$1930_EN[7:0]$1951 [0]
      New connections: $0$memwr$\registers$../build/gpu.v:1623$1930_EN[7:0]$1951 [7:1] = { $0$memwr$\registers$../build/gpu.v:1623$1930_EN[7:0]$1951 [0] $0$memwr$\registers$../build/gpu.v:1623$1930_EN[7:0]$1951 [0] $0$memwr$\registers$../build/gpu.v:1623$1930_EN[7:0]$1951 [0] $0$memwr$\registers$../build/gpu.v:1623$1930_EN[7:0]$1951 [0] $0$memwr$\registers$../build/gpu.v:1623$1930_EN[7:0]$1951 [0] $0$memwr$\registers$../build/gpu.v:1623$1930_EN[7:0]$1951 [0] $0$memwr$\registers$../build/gpu.v:1623$1930_EN[7:0]$1951 [0] }
    Consolidated identical input bits for $mux cell $procmux$3379:
      Old ports: A=8'00000000, B=8'11111111, Y=$0$memwr$\registers$../build/gpu.v:1622$1929_EN[7:0]$1950
      New ports: A=1'0, B=1'1, Y=$0$memwr$\registers$../build/gpu.v:1622$1929_EN[7:0]$1950 [0]
      New connections: $0$memwr$\registers$../build/gpu.v:1622$1929_EN[7:0]$1950 [7:1] = { $0$memwr$\registers$../build/gpu.v:1622$1929_EN[7:0]$1950 [0] $0$memwr$\registers$../build/gpu.v:1622$1929_EN[7:0]$1950 [0] $0$memwr$\registers$../build/gpu.v:1622$1929_EN[7:0]$1950 [0] $0$memwr$\registers$../build/gpu.v:1622$1929_EN[7:0]$1950 [0] $0$memwr$\registers$../build/gpu.v:1622$1929_EN[7:0]$1950 [0] $0$memwr$\registers$../build/gpu.v:1622$1929_EN[7:0]$1950 [0] $0$memwr$\registers$../build/gpu.v:1622$1929_EN[7:0]$1950 [0] }
    Consolidated identical input bits for $mux cell $procmux$3382:
      Old ports: A=8'00000000, B=8'11111111, Y=$0$memwr$\registers$../build/gpu.v:1621$1928_EN[7:0]$1949
      New ports: A=1'0, B=1'1, Y=$0$memwr$\registers$../build/gpu.v:1621$1928_EN[7:0]$1949 [0]
      New connections: $0$memwr$\registers$../build/gpu.v:1621$1928_EN[7:0]$1949 [7:1] = { $0$memwr$\registers$../build/gpu.v:1621$1928_EN[7:0]$1949 [0] $0$memwr$\registers$../build/gpu.v:1621$1928_EN[7:0]$1949 [0] $0$memwr$\registers$../build/gpu.v:1621$1928_EN[7:0]$1949 [0] $0$memwr$\registers$../build/gpu.v:1621$1928_EN[7:0]$1949 [0] $0$memwr$\registers$../build/gpu.v:1621$1928_EN[7:0]$1949 [0] $0$memwr$\registers$../build/gpu.v:1621$1928_EN[7:0]$1949 [0] $0$memwr$\registers$../build/gpu.v:1621$1928_EN[7:0]$1949 [0] }
    Consolidated identical input bits for $mux cell $procmux$3385:
      Old ports: A=8'00000000, B=8'11111111, Y=$0$memwr$\registers$../build/gpu.v:1620$1927_EN[7:0]$1948
      New ports: A=1'0, B=1'1, Y=$0$memwr$\registers$../build/gpu.v:1620$1927_EN[7:0]$1948 [0]
      New connections: $0$memwr$\registers$../build/gpu.v:1620$1927_EN[7:0]$1948 [7:1] = { $0$memwr$\registers$../build/gpu.v:1620$1927_EN[7:0]$1948 [0] $0$memwr$\registers$../build/gpu.v:1620$1927_EN[7:0]$1948 [0] $0$memwr$\registers$../build/gpu.v:1620$1927_EN[7:0]$1948 [0] $0$memwr$\registers$../build/gpu.v:1620$1927_EN[7:0]$1948 [0] $0$memwr$\registers$../build/gpu.v:1620$1927_EN[7:0]$1948 [0] $0$memwr$\registers$../build/gpu.v:1620$1927_EN[7:0]$1948 [0] $0$memwr$\registers$../build/gpu.v:1620$1927_EN[7:0]$1948 [0] }
    Consolidated identical input bits for $mux cell $procmux$3388:
      Old ports: A=8'00000000, B=8'11111111, Y=$0$memwr$\registers$../build/gpu.v:1619$1926_EN[7:0]$1947
      New ports: A=1'0, B=1'1, Y=$0$memwr$\registers$../build/gpu.v:1619$1926_EN[7:0]$1947 [0]
      New connections: $0$memwr$\registers$../build/gpu.v:1619$1926_EN[7:0]$1947 [7:1] = { $0$memwr$\registers$../build/gpu.v:1619$1926_EN[7:0]$1947 [0] $0$memwr$\registers$../build/gpu.v:1619$1926_EN[7:0]$1947 [0] $0$memwr$\registers$../build/gpu.v:1619$1926_EN[7:0]$1947 [0] $0$memwr$\registers$../build/gpu.v:1619$1926_EN[7:0]$1947 [0] $0$memwr$\registers$../build/gpu.v:1619$1926_EN[7:0]$1947 [0] $0$memwr$\registers$../build/gpu.v:1619$1926_EN[7:0]$1947 [0] $0$memwr$\registers$../build/gpu.v:1619$1926_EN[7:0]$1947 [0] }
    Consolidated identical input bits for $mux cell $procmux$3391:
      Old ports: A=8'00000000, B=8'11111111, Y=$0$memwr$\registers$../build/gpu.v:1618$1925_EN[7:0]$1946
      New ports: A=1'0, B=1'1, Y=$0$memwr$\registers$../build/gpu.v:1618$1925_EN[7:0]$1946 [0]
      New connections: $0$memwr$\registers$../build/gpu.v:1618$1925_EN[7:0]$1946 [7:1] = { $0$memwr$\registers$../build/gpu.v:1618$1925_EN[7:0]$1946 [0] $0$memwr$\registers$../build/gpu.v:1618$1925_EN[7:0]$1946 [0] $0$memwr$\registers$../build/gpu.v:1618$1925_EN[7:0]$1946 [0] $0$memwr$\registers$../build/gpu.v:1618$1925_EN[7:0]$1946 [0] $0$memwr$\registers$../build/gpu.v:1618$1925_EN[7:0]$1946 [0] $0$memwr$\registers$../build/gpu.v:1618$1925_EN[7:0]$1946 [0] $0$memwr$\registers$../build/gpu.v:1618$1925_EN[7:0]$1946 [0] }
    Consolidated identical input bits for $mux cell $procmux$3394:
      Old ports: A=8'00000000, B=8'11111111, Y=$0$memwr$\registers$../build/gpu.v:1617$1924_EN[7:0]$1945
      New ports: A=1'0, B=1'1, Y=$0$memwr$\registers$../build/gpu.v:1617$1924_EN[7:0]$1945 [0]
      New connections: $0$memwr$\registers$../build/gpu.v:1617$1924_EN[7:0]$1945 [7:1] = { $0$memwr$\registers$../build/gpu.v:1617$1924_EN[7:0]$1945 [0] $0$memwr$\registers$../build/gpu.v:1617$1924_EN[7:0]$1945 [0] $0$memwr$\registers$../build/gpu.v:1617$1924_EN[7:0]$1945 [0] $0$memwr$\registers$../build/gpu.v:1617$1924_EN[7:0]$1945 [0] $0$memwr$\registers$../build/gpu.v:1617$1924_EN[7:0]$1945 [0] $0$memwr$\registers$../build/gpu.v:1617$1924_EN[7:0]$1945 [0] $0$memwr$\registers$../build/gpu.v:1617$1924_EN[7:0]$1945 [0] }
    Consolidated identical input bits for $mux cell $procmux$3397:
      Old ports: A=8'00000000, B=8'11111111, Y=$0$memwr$\registers$../build/gpu.v:1616$1923_EN[7:0]$1944
      New ports: A=1'0, B=1'1, Y=$0$memwr$\registers$../build/gpu.v:1616$1923_EN[7:0]$1944 [0]
      New connections: $0$memwr$\registers$../build/gpu.v:1616$1923_EN[7:0]$1944 [7:1] = { $0$memwr$\registers$../build/gpu.v:1616$1923_EN[7:0]$1944 [0] $0$memwr$\registers$../build/gpu.v:1616$1923_EN[7:0]$1944 [0] $0$memwr$\registers$../build/gpu.v:1616$1923_EN[7:0]$1944 [0] $0$memwr$\registers$../build/gpu.v:1616$1923_EN[7:0]$1944 [0] $0$memwr$\registers$../build/gpu.v:1616$1923_EN[7:0]$1944 [0] $0$memwr$\registers$../build/gpu.v:1616$1923_EN[7:0]$1944 [0] $0$memwr$\registers$../build/gpu.v:1616$1923_EN[7:0]$1944 [0] }
    Consolidated identical input bits for $mux cell $procmux$3400:
      Old ports: A=8'00000000, B=8'11111111, Y=$0$memwr$\registers$../build/gpu.v:1615$1922_EN[7:0]$1943
      New ports: A=1'0, B=1'1, Y=$0$memwr$\registers$../build/gpu.v:1615$1922_EN[7:0]$1943 [0]
      New connections: $0$memwr$\registers$../build/gpu.v:1615$1922_EN[7:0]$1943 [7:1] = { $0$memwr$\registers$../build/gpu.v:1615$1922_EN[7:0]$1943 [0] $0$memwr$\registers$../build/gpu.v:1615$1922_EN[7:0]$1943 [0] $0$memwr$\registers$../build/gpu.v:1615$1922_EN[7:0]$1943 [0] $0$memwr$\registers$../build/gpu.v:1615$1922_EN[7:0]$1943 [0] $0$memwr$\registers$../build/gpu.v:1615$1922_EN[7:0]$1943 [0] $0$memwr$\registers$../build/gpu.v:1615$1922_EN[7:0]$1943 [0] $0$memwr$\registers$../build/gpu.v:1615$1922_EN[7:0]$1943 [0] }
  Optimizing cells in module $paramod$d08f185179db4eb8eac8d58da9007fec10c7c29b\registers.
    Consolidated identical input bits for $mux cell $procmux$3174:
      Old ports: A=8'00000000, B=$5$memwr$\registers$../build/gpu.v:1641$1939_EN[7:0]$2034, Y=$procmux$3174_Y
      New ports: A=1'0, B=$procmux$2961_Y [0], Y=$procmux$3174_Y [0]
      New connections: $procmux$3174_Y [7:1] = { $procmux$3174_Y [0] $procmux$3174_Y [0] $procmux$3174_Y [0] $procmux$3174_Y [0] $procmux$3174_Y [0] $procmux$3174_Y [0] $procmux$3174_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$3102:
      Old ports: A=8'00000000, B=$5$memwr$\registers$../build/gpu.v:1643$1941_EN[7:0]$2040, Y=$procmux$3102_Y
      New ports: A=1'0, B=$procmux$3010_Y [0], Y=$procmux$3102_Y [0]
      New connections: $procmux$3102_Y [7:1] = { $procmux$3102_Y [0] $procmux$3102_Y [0] $procmux$3102_Y [0] $procmux$3102_Y [0] $procmux$3102_Y [0] $procmux$3102_Y [0] $procmux$3102_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$3138:
      Old ports: A=8'00000000, B=$5$memwr$\registers$../build/gpu.v:1642$1940_EN[7:0]$2037, Y=$procmux$3138_Y
      New ports: A=1'0, B=$procmux$3056_Y [0], Y=$procmux$3138_Y [0]
      New connections: $procmux$3138_Y [7:1] = { $procmux$3138_Y [0] $procmux$3138_Y [0] $procmux$3138_Y [0] $procmux$3138_Y [0] $procmux$3138_Y [0] $procmux$3138_Y [0] $procmux$3138_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$3430:
      Old ports: A=$2$memwr$\registers$../build/gpu.v:1633$1938_EN[7:0]$1998, B=8'00000000, Y=$0$memwr$\registers$../build/gpu.v:1633$1938_EN[7:0]$1960
      New ports: A=$procmux$3343_Y [0], B=1'0, Y=$0$memwr$\registers$../build/gpu.v:1633$1938_EN[7:0]$1960 [0]
      New connections: $0$memwr$\registers$../build/gpu.v:1633$1938_EN[7:0]$1960 [7:1] = { $0$memwr$\registers$../build/gpu.v:1633$1938_EN[7:0]$1960 [0] $0$memwr$\registers$../build/gpu.v:1633$1938_EN[7:0]$1960 [0] $0$memwr$\registers$../build/gpu.v:1633$1938_EN[7:0]$1960 [0] $0$memwr$\registers$../build/gpu.v:1633$1938_EN[7:0]$1960 [0] $0$memwr$\registers$../build/gpu.v:1633$1938_EN[7:0]$1960 [0] $0$memwr$\registers$../build/gpu.v:1633$1938_EN[7:0]$1960 [0] $0$memwr$\registers$../build/gpu.v:1633$1938_EN[7:0]$1960 [0] }
  Optimizing cells in module $paramod$d08f185179db4eb8eac8d58da9007fec10c7c29b\registers.
    Consolidated identical input bits for $mux cell $procmux$3209:
      Old ports: A=8'00000000, B=$4$memwr$\registers$../build/gpu.v:1643$1941_EN[7:0]$2031, Y=$procmux$3209_Y
      New ports: A=1'0, B=$procmux$3102_Y [0], Y=$procmux$3209_Y [0]
      New connections: $procmux$3209_Y [7:1] = { $procmux$3209_Y [0] $procmux$3209_Y [0] $procmux$3209_Y [0] $procmux$3209_Y [0] $procmux$3209_Y [0] $procmux$3209_Y [0] $procmux$3209_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$3236:
      Old ports: A=8'00000000, B=$4$memwr$\registers$../build/gpu.v:1642$1940_EN[7:0]$2028, Y=$procmux$3236_Y
      New ports: A=1'0, B=$procmux$3138_Y [0], Y=$procmux$3236_Y [0]
      New connections: $procmux$3236_Y [7:1] = { $procmux$3236_Y [0] $procmux$3236_Y [0] $procmux$3236_Y [0] $procmux$3236_Y [0] $procmux$3236_Y [0] $procmux$3236_Y [0] $procmux$3236_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$3263:
      Old ports: A=8'00000000, B=$4$memwr$\registers$../build/gpu.v:1641$1939_EN[7:0]$2025, Y=$procmux$3263_Y
      New ports: A=1'0, B=$procmux$3174_Y [0], Y=$procmux$3263_Y [0]
      New connections: $procmux$3263_Y [7:1] = { $procmux$3263_Y [0] $procmux$3263_Y [0] $procmux$3263_Y [0] $procmux$3263_Y [0] $procmux$3263_Y [0] $procmux$3263_Y [0] $procmux$3263_Y [0] }
  Optimizing cells in module $paramod$d08f185179db4eb8eac8d58da9007fec10c7c29b\registers.
    Consolidated identical input bits for $mux cell $procmux$3289:
      Old ports: A=8'00000000, B=$3$memwr$\registers$../build/gpu.v:1643$1941_EN[7:0]$2020, Y=$procmux$3289_Y
      New ports: A=1'0, B=$procmux$3209_Y [0], Y=$procmux$3289_Y [0]
      New connections: $procmux$3289_Y [7:1] = { $procmux$3289_Y [0] $procmux$3289_Y [0] $procmux$3289_Y [0] $procmux$3289_Y [0] $procmux$3289_Y [0] $procmux$3289_Y [0] $procmux$3289_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$3307:
      Old ports: A=8'00000000, B=$3$memwr$\registers$../build/gpu.v:1642$1940_EN[7:0]$2017, Y=$procmux$3307_Y
      New ports: A=1'0, B=$procmux$3236_Y [0], Y=$procmux$3307_Y [0]
      New connections: $procmux$3307_Y [7:1] = { $procmux$3307_Y [0] $procmux$3307_Y [0] $procmux$3307_Y [0] $procmux$3307_Y [0] $procmux$3307_Y [0] $procmux$3307_Y [0] $procmux$3307_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$3325:
      Old ports: A=8'00000000, B=$3$memwr$\registers$../build/gpu.v:1641$1939_EN[7:0]$2014, Y=$procmux$3325_Y
      New ports: A=1'0, B=$procmux$3263_Y [0], Y=$procmux$3325_Y [0]
      New connections: $procmux$3325_Y [7:1] = { $procmux$3325_Y [0] $procmux$3325_Y [0] $procmux$3325_Y [0] $procmux$3325_Y [0] $procmux$3325_Y [0] $procmux$3325_Y [0] $procmux$3325_Y [0] }
  Optimizing cells in module $paramod$d08f185179db4eb8eac8d58da9007fec10c7c29b\registers.
    Consolidated identical input bits for $mux cell $procmux$3403:
      Old ports: A=$2$memwr$\registers$../build/gpu.v:1643$1941_EN[7:0]$2007, B=8'00000000, Y=$0$memwr$\registers$../build/gpu.v:1643$1941_EN[7:0]$1969
      New ports: A=$procmux$3289_Y [0], B=1'0, Y=$0$memwr$\registers$../build/gpu.v:1643$1941_EN[7:0]$1969 [0]
      New connections: $0$memwr$\registers$../build/gpu.v:1643$1941_EN[7:0]$1969 [7:1] = { $0$memwr$\registers$../build/gpu.v:1643$1941_EN[7:0]$1969 [0] $0$memwr$\registers$../build/gpu.v:1643$1941_EN[7:0]$1969 [0] $0$memwr$\registers$../build/gpu.v:1643$1941_EN[7:0]$1969 [0] $0$memwr$\registers$../build/gpu.v:1643$1941_EN[7:0]$1969 [0] $0$memwr$\registers$../build/gpu.v:1643$1941_EN[7:0]$1969 [0] $0$memwr$\registers$../build/gpu.v:1643$1941_EN[7:0]$1969 [0] $0$memwr$\registers$../build/gpu.v:1643$1941_EN[7:0]$1969 [0] }
    Consolidated identical input bits for $mux cell $procmux$3412:
      Old ports: A=$2$memwr$\registers$../build/gpu.v:1642$1940_EN[7:0]$2004, B=8'00000000, Y=$0$memwr$\registers$../build/gpu.v:1642$1940_EN[7:0]$1966
      New ports: A=$procmux$3307_Y [0], B=1'0, Y=$0$memwr$\registers$../build/gpu.v:1642$1940_EN[7:0]$1966 [0]
      New connections: $0$memwr$\registers$../build/gpu.v:1642$1940_EN[7:0]$1966 [7:1] = { $0$memwr$\registers$../build/gpu.v:1642$1940_EN[7:0]$1966 [0] $0$memwr$\registers$../build/gpu.v:1642$1940_EN[7:0]$1966 [0] $0$memwr$\registers$../build/gpu.v:1642$1940_EN[7:0]$1966 [0] $0$memwr$\registers$../build/gpu.v:1642$1940_EN[7:0]$1966 [0] $0$memwr$\registers$../build/gpu.v:1642$1940_EN[7:0]$1966 [0] $0$memwr$\registers$../build/gpu.v:1642$1940_EN[7:0]$1966 [0] $0$memwr$\registers$../build/gpu.v:1642$1940_EN[7:0]$1966 [0] }
    Consolidated identical input bits for $mux cell $procmux$3421:
      Old ports: A=$2$memwr$\registers$../build/gpu.v:1641$1939_EN[7:0]$2001, B=8'00000000, Y=$0$memwr$\registers$../build/gpu.v:1641$1939_EN[7:0]$1963
      New ports: A=$procmux$3325_Y [0], B=1'0, Y=$0$memwr$\registers$../build/gpu.v:1641$1939_EN[7:0]$1963 [0]
      New connections: $0$memwr$\registers$../build/gpu.v:1641$1939_EN[7:0]$1963 [7:1] = { $0$memwr$\registers$../build/gpu.v:1641$1939_EN[7:0]$1963 [0] $0$memwr$\registers$../build/gpu.v:1641$1939_EN[7:0]$1963 [0] $0$memwr$\registers$../build/gpu.v:1641$1939_EN[7:0]$1963 [0] $0$memwr$\registers$../build/gpu.v:1641$1939_EN[7:0]$1963 [0] $0$memwr$\registers$../build/gpu.v:1641$1939_EN[7:0]$1963 [0] $0$memwr$\registers$../build/gpu.v:1641$1939_EN[7:0]$1963 [0] $0$memwr$\registers$../build/gpu.v:1641$1939_EN[7:0]$1963 [0] }
  Optimizing cells in module $paramod$d08f185179db4eb8eac8d58da9007fec10c7c29b\registers.
  Optimizing cells in module $paramod\scheduler\THREADS_PER_BLOCK=s32'00000000000000000000000000000100.
  Optimizing cells in module \alu.
  Optimizing cells in module \decoder.
    New ctrl vector for $pmux cell $procmux$4652: $auto$opt_reduce.cc:134:opt_pmux$5374
  Optimizing cells in module \decoder.
  Optimizing cells in module \ducttape2cores.
  Optimizing cells in module \lsu.
Performed a total of 133 changes.

3.6.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$443b7d7e6fa51b4925ad1f73d225e8bfd7dc6c37\pc'.
Finding identical cells in module `$paramod$570077e6b96415b4d92362103cebadbad9f2b201\registers'.
<suppressed ~45 debug messages>
Finding identical cells in module `$paramod$787a5da62fabe7841ceed3cf3518dd70b3e7c326\core'.
Finding identical cells in module `$paramod$a747760de5c733b6f88bb63119f261e23521a1b9\registers'.
<suppressed ~45 debug messages>
Finding identical cells in module `$paramod$beb00772bac1a1e06ce8ff4195cf7b0af620cd82\fetcher'.
Finding identical cells in module `$paramod$c5a88488bedb7a9c9866110c9eda41ee27775c76\registers'.
<suppressed ~45 debug messages>
Finding identical cells in module `$paramod$d08f185179db4eb8eac8d58da9007fec10c7c29b\registers'.
<suppressed ~45 debug messages>
Finding identical cells in module `$paramod\scheduler\THREADS_PER_BLOCK=s32'00000000000000000000000000000100'.
Finding identical cells in module `\alu'.
Finding identical cells in module `\decoder'.
<suppressed ~3 debug messages>
Finding identical cells in module `\ducttape2cores'.
Finding identical cells in module `\lsu'.
Removed a total of 61 cells.

3.6.6. Executing OPT_DFF pass (perform DFF optimizations).

3.6.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$443b7d7e6fa51b4925ad1f73d225e8bfd7dc6c37\pc..
Finding unused cells or wires in module $paramod$570077e6b96415b4d92362103cebadbad9f2b201\registers..
Finding unused cells or wires in module $paramod$787a5da62fabe7841ceed3cf3518dd70b3e7c326\core..
Finding unused cells or wires in module $paramod$a747760de5c733b6f88bb63119f261e23521a1b9\registers..
Finding unused cells or wires in module $paramod$beb00772bac1a1e06ce8ff4195cf7b0af620cd82\fetcher..
Finding unused cells or wires in module $paramod$c5a88488bedb7a9c9866110c9eda41ee27775c76\registers..
Finding unused cells or wires in module $paramod$d08f185179db4eb8eac8d58da9007fec10c7c29b\registers..
Finding unused cells or wires in module $paramod\scheduler\THREADS_PER_BLOCK=s32'00000000000000000000000000000100..
Finding unused cells or wires in module \alu..
Finding unused cells or wires in module \decoder..
Finding unused cells or wires in module \ducttape2cores..
Finding unused cells or wires in module \lsu..
Removed 0 unused cells and 540 unused wires.
<suppressed ~11 debug messages>

3.6.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$443b7d7e6fa51b4925ad1f73d225e8bfd7dc6c37\pc.
Optimizing module $paramod$570077e6b96415b4d92362103cebadbad9f2b201\registers.
Optimizing module $paramod$787a5da62fabe7841ceed3cf3518dd70b3e7c326\core.
Optimizing module $paramod$a747760de5c733b6f88bb63119f261e23521a1b9\registers.
Optimizing module $paramod$beb00772bac1a1e06ce8ff4195cf7b0af620cd82\fetcher.
Optimizing module $paramod$c5a88488bedb7a9c9866110c9eda41ee27775c76\registers.
Optimizing module $paramod$d08f185179db4eb8eac8d58da9007fec10c7c29b\registers.
Optimizing module $paramod\scheduler\THREADS_PER_BLOCK=s32'00000000000000000000000000000100.
Optimizing module alu.
Optimizing module decoder.
Optimizing module ducttape2cores.
Optimizing module lsu.

3.6.9. Rerunning OPT passes. (Maybe there is more to do..)

3.6.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$443b7d7e6fa51b4925ad1f73d225e8bfd7dc6c37\pc..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$570077e6b96415b4d92362103cebadbad9f2b201\registers..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$787a5da62fabe7841ceed3cf3518dd70b3e7c326\core..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod$a747760de5c733b6f88bb63119f261e23521a1b9\registers..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$beb00772bac1a1e06ce8ff4195cf7b0af620cd82\fetcher..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$c5a88488bedb7a9c9866110c9eda41ee27775c76\registers..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$d08f185179db4eb8eac8d58da9007fec10c7c29b\registers..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\scheduler\THREADS_PER_BLOCK=s32'00000000000000000000000000000100..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \alu..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \decoder..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \ducttape2cores..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \lsu..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~100 debug messages>

3.6.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$443b7d7e6fa51b4925ad1f73d225e8bfd7dc6c37\pc.
  Optimizing cells in module $paramod$570077e6b96415b4d92362103cebadbad9f2b201\registers.
  Optimizing cells in module $paramod$787a5da62fabe7841ceed3cf3518dd70b3e7c326\core.
  Optimizing cells in module $paramod$a747760de5c733b6f88bb63119f261e23521a1b9\registers.
  Optimizing cells in module $paramod$beb00772bac1a1e06ce8ff4195cf7b0af620cd82\fetcher.
  Optimizing cells in module $paramod$c5a88488bedb7a9c9866110c9eda41ee27775c76\registers.
  Optimizing cells in module $paramod$d08f185179db4eb8eac8d58da9007fec10c7c29b\registers.
  Optimizing cells in module $paramod\scheduler\THREADS_PER_BLOCK=s32'00000000000000000000000000000100.
  Optimizing cells in module \alu.
  Optimizing cells in module \decoder.
  Optimizing cells in module \ducttape2cores.
  Optimizing cells in module \lsu.
Performed a total of 0 changes.

3.6.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$443b7d7e6fa51b4925ad1f73d225e8bfd7dc6c37\pc'.
Finding identical cells in module `$paramod$570077e6b96415b4d92362103cebadbad9f2b201\registers'.
Finding identical cells in module `$paramod$787a5da62fabe7841ceed3cf3518dd70b3e7c326\core'.
Finding identical cells in module `$paramod$a747760de5c733b6f88bb63119f261e23521a1b9\registers'.
Finding identical cells in module `$paramod$beb00772bac1a1e06ce8ff4195cf7b0af620cd82\fetcher'.
Finding identical cells in module `$paramod$c5a88488bedb7a9c9866110c9eda41ee27775c76\registers'.
Finding identical cells in module `$paramod$d08f185179db4eb8eac8d58da9007fec10c7c29b\registers'.
Finding identical cells in module `$paramod\scheduler\THREADS_PER_BLOCK=s32'00000000000000000000000000000100'.
Finding identical cells in module `\alu'.
Finding identical cells in module `\decoder'.
Finding identical cells in module `\ducttape2cores'.
Finding identical cells in module `\lsu'.
Removed a total of 0 cells.

3.6.13. Executing OPT_DFF pass (perform DFF optimizations).

3.6.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$443b7d7e6fa51b4925ad1f73d225e8bfd7dc6c37\pc..
Finding unused cells or wires in module $paramod$570077e6b96415b4d92362103cebadbad9f2b201\registers..
Finding unused cells or wires in module $paramod$787a5da62fabe7841ceed3cf3518dd70b3e7c326\core..
Finding unused cells or wires in module $paramod$a747760de5c733b6f88bb63119f261e23521a1b9\registers..
Finding unused cells or wires in module $paramod$beb00772bac1a1e06ce8ff4195cf7b0af620cd82\fetcher..
Finding unused cells or wires in module $paramod$c5a88488bedb7a9c9866110c9eda41ee27775c76\registers..
Finding unused cells or wires in module $paramod$d08f185179db4eb8eac8d58da9007fec10c7c29b\registers..
Finding unused cells or wires in module $paramod\scheduler\THREADS_PER_BLOCK=s32'00000000000000000000000000000100..
Finding unused cells or wires in module \alu..
Finding unused cells or wires in module \decoder..
Finding unused cells or wires in module \ducttape2cores..
Finding unused cells or wires in module \lsu..

3.6.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$443b7d7e6fa51b4925ad1f73d225e8bfd7dc6c37\pc.
Optimizing module $paramod$570077e6b96415b4d92362103cebadbad9f2b201\registers.
Optimizing module $paramod$787a5da62fabe7841ceed3cf3518dd70b3e7c326\core.
Optimizing module $paramod$a747760de5c733b6f88bb63119f261e23521a1b9\registers.
Optimizing module $paramod$beb00772bac1a1e06ce8ff4195cf7b0af620cd82\fetcher.
Optimizing module $paramod$c5a88488bedb7a9c9866110c9eda41ee27775c76\registers.
Optimizing module $paramod$d08f185179db4eb8eac8d58da9007fec10c7c29b\registers.
Optimizing module $paramod\scheduler\THREADS_PER_BLOCK=s32'00000000000000000000000000000100.
Optimizing module alu.
Optimizing module decoder.
Optimizing module ducttape2cores.
Optimizing module lsu.

3.6.16. Finished OPT passes. (There is nothing left to do.)

3.7. Executing FSM pass (extract and optimize FSM).

3.7.1. Executing FSM_DETECT pass (finding FSMs in design).
Not marking $paramod$beb00772bac1a1e06ce8ff4195cf7b0af620cd82\fetcher.fetcher_state as FSM state register:
    Register is connected to module port.
    Users of register don't seem to benefit from recoding.
Not marking $paramod\scheduler\THREADS_PER_BLOCK=s32'00000000000000000000000000000100.core_state as FSM state register:
    Register is connected to module port.
    Users of register don't seem to benefit from recoding.
Not marking decoder.decoded_alu_arithmetic_mux as FSM state register:
    Register is connected to module port.
    Users of register don't seem to benefit from recoding.
Not marking decoder.decoded_reg_input_mux as FSM state register:
    Register is connected to module port.
    Users of register don't seem to benefit from recoding.
Not marking lsu.lsu_state as FSM state register:
    Register is connected to module port.
    Users of register don't seem to benefit from recoding.

3.7.2. Executing FSM_EXTRACT pass (extracting FSM from design).

3.7.3. Executing FSM_OPT pass (simple optimizations of FSMs).

3.7.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$443b7d7e6fa51b4925ad1f73d225e8bfd7dc6c37\pc..
Finding unused cells or wires in module $paramod$570077e6b96415b4d92362103cebadbad9f2b201\registers..
Finding unused cells or wires in module $paramod$787a5da62fabe7841ceed3cf3518dd70b3e7c326\core..
Finding unused cells or wires in module $paramod$a747760de5c733b6f88bb63119f261e23521a1b9\registers..
Finding unused cells or wires in module $paramod$beb00772bac1a1e06ce8ff4195cf7b0af620cd82\fetcher..
Finding unused cells or wires in module $paramod$c5a88488bedb7a9c9866110c9eda41ee27775c76\registers..
Finding unused cells or wires in module $paramod$d08f185179db4eb8eac8d58da9007fec10c7c29b\registers..
Finding unused cells or wires in module $paramod\scheduler\THREADS_PER_BLOCK=s32'00000000000000000000000000000100..
Finding unused cells or wires in module \alu..
Finding unused cells or wires in module \decoder..
Finding unused cells or wires in module \ducttape2cores..
Finding unused cells or wires in module \lsu..

3.7.5. Executing FSM_OPT pass (simple optimizations of FSMs).

3.7.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).

3.7.7. Executing FSM_INFO pass (dumping all available information on FSM cells).

3.7.8. Executing FSM_MAP pass (mapping FSMs to basic logic).

3.8. Executing OPT pass (performing simple optimizations).

3.8.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$443b7d7e6fa51b4925ad1f73d225e8bfd7dc6c37\pc.
Optimizing module $paramod$570077e6b96415b4d92362103cebadbad9f2b201\registers.
Optimizing module $paramod$787a5da62fabe7841ceed3cf3518dd70b3e7c326\core.
Optimizing module $paramod$a747760de5c733b6f88bb63119f261e23521a1b9\registers.
Optimizing module $paramod$beb00772bac1a1e06ce8ff4195cf7b0af620cd82\fetcher.
Optimizing module $paramod$c5a88488bedb7a9c9866110c9eda41ee27775c76\registers.
Optimizing module $paramod$d08f185179db4eb8eac8d58da9007fec10c7c29b\registers.
Optimizing module $paramod\scheduler\THREADS_PER_BLOCK=s32'00000000000000000000000000000100.
Optimizing module alu.
Optimizing module decoder.
Optimizing module ducttape2cores.
Optimizing module lsu.

3.8.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$443b7d7e6fa51b4925ad1f73d225e8bfd7dc6c37\pc'.
Finding identical cells in module `$paramod$570077e6b96415b4d92362103cebadbad9f2b201\registers'.
Finding identical cells in module `$paramod$787a5da62fabe7841ceed3cf3518dd70b3e7c326\core'.
Finding identical cells in module `$paramod$a747760de5c733b6f88bb63119f261e23521a1b9\registers'.
Finding identical cells in module `$paramod$beb00772bac1a1e06ce8ff4195cf7b0af620cd82\fetcher'.
Finding identical cells in module `$paramod$c5a88488bedb7a9c9866110c9eda41ee27775c76\registers'.
Finding identical cells in module `$paramod$d08f185179db4eb8eac8d58da9007fec10c7c29b\registers'.
Finding identical cells in module `$paramod\scheduler\THREADS_PER_BLOCK=s32'00000000000000000000000000000100'.
Finding identical cells in module `\alu'.
Finding identical cells in module `\decoder'.
Finding identical cells in module `\ducttape2cores'.
Finding identical cells in module `\lsu'.
Removed a total of 0 cells.

3.8.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$443b7d7e6fa51b4925ad1f73d225e8bfd7dc6c37\pc..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$570077e6b96415b4d92362103cebadbad9f2b201\registers..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$787a5da62fabe7841ceed3cf3518dd70b3e7c326\core..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod$a747760de5c733b6f88bb63119f261e23521a1b9\registers..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$beb00772bac1a1e06ce8ff4195cf7b0af620cd82\fetcher..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$c5a88488bedb7a9c9866110c9eda41ee27775c76\registers..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$d08f185179db4eb8eac8d58da9007fec10c7c29b\registers..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\scheduler\THREADS_PER_BLOCK=s32'00000000000000000000000000000100..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \alu..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \decoder..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \ducttape2cores..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \lsu..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~100 debug messages>

3.8.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$443b7d7e6fa51b4925ad1f73d225e8bfd7dc6c37\pc.
  Optimizing cells in module $paramod$570077e6b96415b4d92362103cebadbad9f2b201\registers.
  Optimizing cells in module $paramod$787a5da62fabe7841ceed3cf3518dd70b3e7c326\core.
  Optimizing cells in module $paramod$a747760de5c733b6f88bb63119f261e23521a1b9\registers.
  Optimizing cells in module $paramod$beb00772bac1a1e06ce8ff4195cf7b0af620cd82\fetcher.
  Optimizing cells in module $paramod$c5a88488bedb7a9c9866110c9eda41ee27775c76\registers.
  Optimizing cells in module $paramod$d08f185179db4eb8eac8d58da9007fec10c7c29b\registers.
  Optimizing cells in module $paramod\scheduler\THREADS_PER_BLOCK=s32'00000000000000000000000000000100.
  Optimizing cells in module \alu.
  Optimizing cells in module \decoder.
  Optimizing cells in module \ducttape2cores.
  Optimizing cells in module \lsu.
Performed a total of 0 changes.

3.8.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$443b7d7e6fa51b4925ad1f73d225e8bfd7dc6c37\pc'.
Finding identical cells in module `$paramod$570077e6b96415b4d92362103cebadbad9f2b201\registers'.
Finding identical cells in module `$paramod$787a5da62fabe7841ceed3cf3518dd70b3e7c326\core'.
Finding identical cells in module `$paramod$a747760de5c733b6f88bb63119f261e23521a1b9\registers'.
Finding identical cells in module `$paramod$beb00772bac1a1e06ce8ff4195cf7b0af620cd82\fetcher'.
Finding identical cells in module `$paramod$c5a88488bedb7a9c9866110c9eda41ee27775c76\registers'.
Finding identical cells in module `$paramod$d08f185179db4eb8eac8d58da9007fec10c7c29b\registers'.
Finding identical cells in module `$paramod\scheduler\THREADS_PER_BLOCK=s32'00000000000000000000000000000100'.
Finding identical cells in module `\alu'.
Finding identical cells in module `\decoder'.
Finding identical cells in module `\ducttape2cores'.
Finding identical cells in module `\lsu'.
Removed a total of 0 cells.

3.8.6. Executing OPT_DFF pass (perform DFF optimizations).
Adding SRST signal on $procdff$5266 ($dff) from module $paramod$443b7d7e6fa51b4925ad1f73d225e8bfd7dc6c37\pc (D = { $procmux$4567_Y $procmux$4549_Y $procmux$4558_Y }, Q = \nzp, rval = 3'000).
Adding EN signal on $auto$ff.cc:266:slice$5375 ($sdff) from module $paramod$443b7d7e6fa51b4925ad1f73d225e8bfd7dc6c37\pc (D = \alu_out [2:0], Q = \nzp).
Adding SRST signal on $procdff$5265 ($dff) from module $paramod$443b7d7e6fa51b4925ad1f73d225e8bfd7dc6c37\pc (D = $procmux$4580_Y, Q = \next_pc, rval = 8'00000000).
Adding EN signal on $auto$ff.cc:266:slice$5379 ($sdff) from module $paramod$443b7d7e6fa51b4925ad1f73d225e8bfd7dc6c37\pc (D = $procmux$4576_Y, Q = \next_pc).
Adding SRST signal on $procdff$5237 ($dff) from module $paramod$570077e6b96415b4d92362103cebadbad9f2b201\registers (D = $procmux$4532_Y, Q = \rt, rval = 8'00000000).
Adding EN signal on $auto$ff.cc:266:slice$5383 ($sdff) from module $paramod$570077e6b96415b4d92362103cebadbad9f2b201\registers (D = $memrd$\registers$../build/gpu.v:1636$1772_DATA, Q = \rt).
Adding SRST signal on $procdff$5236 ($dff) from module $paramod$570077e6b96415b4d92362103cebadbad9f2b201\registers (D = $procmux$4540_Y, Q = \rs, rval = 8'00000000).
Adding EN signal on $auto$ff.cc:266:slice$5387 ($sdff) from module $paramod$570077e6b96415b4d92362103cebadbad9f2b201\registers (D = $memrd$\registers$../build/gpu.v:1635$1771_DATA, Q = \rs).
Adding SRST signal on $procdff$5208 ($dff) from module $paramod$a747760de5c733b6f88bb63119f261e23521a1b9\registers (D = $procmux$4036_Y, Q = \rt, rval = 8'00000000).
Adding EN signal on $auto$ff.cc:266:slice$5391 ($sdff) from module $paramod$a747760de5c733b6f88bb63119f261e23521a1b9\registers (D = $memrd$\registers$../build/gpu.v:1636$1891_DATA, Q = \rt).
Adding SRST signal on $procdff$5207 ($dff) from module $paramod$a747760de5c733b6f88bb63119f261e23521a1b9\registers (D = $procmux$4044_Y, Q = \rs, rval = 8'00000000).
Adding EN signal on $auto$ff.cc:266:slice$5395 ($sdff) from module $paramod$a747760de5c733b6f88bb63119f261e23521a1b9\registers (D = $memrd$\registers$../build/gpu.v:1635$1890_DATA, Q = \rs).
Adding SRST signal on $procdff$5284 ($dff) from module $paramod$beb00772bac1a1e06ce8ff4195cf7b0af620cd82\fetcher (D = $procmux$4721_Y, Q = \mem_if.read_address, rval = 8'00000000).
Adding EN signal on $auto$ff.cc:266:slice$5399 ($sdff) from module $paramod$beb00772bac1a1e06ce8ff4195cf7b0af620cd82\fetcher (D = \current_pc, Q = \mem_if.read_address).
Adding SRST signal on $procdff$5283 ($dff) from module $paramod$beb00772bac1a1e06ce8ff4195cf7b0af620cd82\fetcher (D = $procmux$4729_Y, Q = \mem_if.read_valid, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$5403 ($sdff) from module $paramod$beb00772bac1a1e06ce8ff4195cf7b0af620cd82\fetcher (D = $procmux$4729_Y, Q = \mem_if.read_valid).
Adding SRST signal on $procdff$5282 ($dff) from module $paramod$beb00772bac1a1e06ce8ff4195cf7b0af620cd82\fetcher (D = $procmux$4740_Y, Q = \instruction, rval = 16'0000000000000000).
Adding EN signal on $auto$ff.cc:266:slice$5413 ($sdff) from module $paramod$beb00772bac1a1e06ce8ff4195cf7b0af620cd82\fetcher (D = \mem_read_data, Q = \instruction).
Adding SRST signal on $procdff$5281 ($dff) from module $paramod$beb00772bac1a1e06ce8ff4195cf7b0af620cd82\fetcher (D = $procmux$4747_Y, Q = \fetcher_state, rval = 3'000).
Adding EN signal on $auto$ff.cc:266:slice$5417 ($sdff) from module $paramod$beb00772bac1a1e06ce8ff4195cf7b0af620cd82\fetcher (D = $procmux$4747_Y, Q = \fetcher_state).
Adding SRST signal on $procdff$5143 ($dff) from module $paramod$c5a88488bedb7a9c9866110c9eda41ee27775c76\registers (D = $procmux$2942_Y, Q = \rt, rval = 8'00000000).
Adding EN signal on $auto$ff.cc:266:slice$5429 ($sdff) from module $paramod$c5a88488bedb7a9c9866110c9eda41ee27775c76\registers (D = $memrd$\registers$../build/gpu.v:1636$2129_DATA, Q = \rt).
Adding SRST signal on $procdff$5142 ($dff) from module $paramod$c5a88488bedb7a9c9866110c9eda41ee27775c76\registers (D = $procmux$2950_Y, Q = \rs, rval = 8'00000000).
Adding EN signal on $auto$ff.cc:266:slice$5433 ($sdff) from module $paramod$c5a88488bedb7a9c9866110c9eda41ee27775c76\registers (D = $memrd$\registers$../build/gpu.v:1635$2128_DATA, Q = \rs).
Adding SRST signal on $procdff$5172 ($dff) from module $paramod$d08f185179db4eb8eac8d58da9007fec10c7c29b\registers (D = $procmux$3438_Y, Q = \rt, rval = 8'00000000).
Adding EN signal on $auto$ff.cc:266:slice$5437 ($sdff) from module $paramod$d08f185179db4eb8eac8d58da9007fec10c7c29b\registers (D = $memrd$\registers$../build/gpu.v:1636$2010_DATA, Q = \rt).
Adding SRST signal on $procdff$5171 ($dff) from module $paramod$d08f185179db4eb8eac8d58da9007fec10c7c29b\registers (D = $procmux$3446_Y, Q = \rs, rval = 8'00000000).
Adding EN signal on $auto$ff.cc:266:slice$5441 ($sdff) from module $paramod$d08f185179db4eb8eac8d58da9007fec10c7c29b\registers (D = $memrd$\registers$../build/gpu.v:1635$2009_DATA, Q = \rs).
Adding SRST signal on $procdff$5287 ($dff) from module $paramod\scheduler\THREADS_PER_BLOCK=s32'00000000000000000000000000000100 (D = $procmux$5088_Y, Q = \current_pc, rval = 8'00000000).
Adding EN signal on $auto$ff.cc:266:slice$5445 ($sdff) from module $paramod\scheduler\THREADS_PER_BLOCK=s32'00000000000000000000000000000100 (D = \next_pc [31:24], Q = \current_pc).
Adding SRST signal on $procdff$5286 ($dff) from module $paramod\scheduler\THREADS_PER_BLOCK=s32'00000000000000000000000000000100 (D = $procmux$5097_Y, Q = \done, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$5451 ($sdff) from module $paramod\scheduler\THREADS_PER_BLOCK=s32'00000000000000000000000000000100 (D = 1'1, Q = \done).
Adding SRST signal on $procdff$5285 ($dff) from module $paramod\scheduler\THREADS_PER_BLOCK=s32'00000000000000000000000000000100 (D = $procmux$5104_Y, Q = \core_state, rval = 3'000).
Adding EN signal on $auto$ff.cc:266:slice$5455 ($sdff) from module $paramod\scheduler\THREADS_PER_BLOCK=s32'00000000000000000000000000000100 (D = $procmux$5104_Y, Q = \core_state).
Adding SRST signal on $procdff$5292 ($dff) from module alu (D = $procmux$5137_Y, Q = \alu_out_reg, rval = 8'00000000).
Adding EN signal on $auto$ff.cc:266:slice$5471 ($sdff) from module alu (D = $procmux$5133_Y, Q = \alu_out_reg).
Adding SRST signal on $procdff$5280 ($dff) from module decoder (D = $procmux$4587_Y, Q = \decoded_ret, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$5475 ($sdff) from module decoder (D = $procmux$4585_Y, Q = \decoded_ret).
Adding SRST signal on $procdff$5279 ($dff) from module decoder (D = $procmux$4603_Y, Q = \decoded_pc_mux, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$5477 ($sdff) from module decoder (D = $procmux$4601_Y, Q = \decoded_pc_mux).
Adding SRST signal on $procdff$5278 ($dff) from module decoder (D = $procmux$4612_Y, Q = \decoded_reg_input_mux, rval = 2'00).
Adding EN signal on $auto$ff.cc:266:slice$5479 ($sdff) from module decoder (D = $procmux$4609_Y, Q = \decoded_reg_input_mux).
Adding SRST signal on $procdff$5277 ($dff) from module decoder (D = $procmux$4627_Y, Q = \decoded_nzp_write_enable, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$5481 ($sdff) from module decoder (D = $procmux$4625_Y, Q = \decoded_nzp_write_enable).
Adding SRST signal on $procdff$5276 ($dff) from module decoder (D = $procmux$4636_Y, Q = \decoded_mem_write_enable, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$5483 ($sdff) from module decoder (D = $procmux$4634_Y, Q = \decoded_mem_write_enable).
Adding SRST signal on $procdff$5275 ($dff) from module decoder (D = $procmux$4646_Y, Q = \decoded_mem_read_enable, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$5485 ($sdff) from module decoder (D = $procmux$4644_Y, Q = \decoded_mem_read_enable).
Adding SRST signal on $procdff$5274 ($dff) from module decoder (D = $procmux$4659_Y, Q = \decoded_reg_write_enable, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$5487 ($sdff) from module decoder (D = $procmux$4652_Y, Q = \decoded_reg_write_enable).
Adding SRST signal on $procdff$5273 ($dff) from module decoder (D = $procmux$4664_Y, Q = \decoded_immediate, rval = 8'00000000).
Adding EN signal on $auto$ff.cc:266:slice$5489 ($sdff) from module decoder (D = \instruction [7:0], Q = \decoded_immediate).
Adding SRST signal on $procdff$5272 ($dff) from module decoder (D = $procmux$4669_Y, Q = \decoded_nzp, rval = 3'000).
Adding EN signal on $auto$ff.cc:266:slice$5491 ($sdff) from module decoder (D = \instruction [11:9], Q = \decoded_nzp).
Adding SRST signal on $procdff$5271 ($dff) from module decoder (D = $procmux$4674_Y, Q = \decoded_rt_address, rval = 4'0000).
Adding EN signal on $auto$ff.cc:266:slice$5493 ($sdff) from module decoder (D = \instruction [3:0], Q = \decoded_rt_address).
Adding SRST signal on $procdff$5270 ($dff) from module decoder (D = $procmux$4679_Y, Q = \decoded_rs_address, rval = 4'0000).
Adding EN signal on $auto$ff.cc:266:slice$5495 ($sdff) from module decoder (D = \instruction [7:4], Q = \decoded_rs_address).
Adding SRST signal on $procdff$5269 ($dff) from module decoder (D = $procmux$4684_Y, Q = \decoded_rd_address, rval = 4'0000).
Adding EN signal on $auto$ff.cc:266:slice$5497 ($sdff) from module decoder (D = \instruction [11:8], Q = \decoded_rd_address).
Adding SRST signal on $procdff$5268 ($dff) from module decoder (D = $procmux$4699_Y, Q = \decoded_alu_output_mux, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$5499 ($sdff) from module decoder (D = $procmux$4625_Y, Q = \decoded_alu_output_mux).
Adding SRST signal on $procdff$5267 ($dff) from module decoder (D = $procmux$4712_Y, Q = \decoded_alu_arithmetic_mux, rval = 2'00).
Adding EN signal on $auto$ff.cc:266:slice$5501 ($sdff) from module decoder (D = $procmux$4708_Y, Q = \decoded_alu_arithmetic_mux).
Adding SRST signal on $procdff$5206 ($dff) from module lsu (D = $procmux$3458_Y, Q = \lsu_out, rval = 8'00000000).
Adding EN signal on $auto$ff.cc:266:slice$5503 ($sdff) from module lsu (D = \mem_read_data, Q = \lsu_out).
Adding SRST signal on $procdff$5205 ($dff) from module lsu (D = $procmux$3489_Y, Q = \lsu_state, rval = 2'00).
Adding EN signal on $auto$ff.cc:266:slice$5507 ($sdff) from module lsu (D = $procmux$3487_Y, Q = \lsu_state).
Adding SRST signal on $procdff$5204 ($dff) from module lsu (D = $procmux$3500_Y, Q = \mem_write_data, rval = 8'00000000).
Adding EN signal on $auto$ff.cc:266:slice$5509 ($sdff) from module lsu (D = \rt, Q = \mem_write_data).
Adding SRST signal on $procdff$5203 ($dff) from module lsu (D = $procmux$3511_Y, Q = \mem_write_address, rval = 8'00000000).
Adding EN signal on $auto$ff.cc:266:slice$5513 ($sdff) from module lsu (D = \rs, Q = \mem_write_address).
Adding SRST signal on $procdff$5202 ($dff) from module lsu (D = $procmux$3524_Y, Q = \mem_write_valid, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$5517 ($sdff) from module lsu (D = $procmux$3519_Y, Q = \mem_write_valid).
Adding SRST signal on $procdff$5201 ($dff) from module lsu (D = $procmux$3535_Y, Q = \mem_read_address, rval = 8'00000000).
Adding EN signal on $auto$ff.cc:266:slice$5525 ($sdff) from module lsu (D = \rs, Q = \mem_read_address).
Adding SRST signal on $procdff$5200 ($dff) from module lsu (D = $procmux$3548_Y, Q = \mem_read_valid, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$5529 ($sdff) from module lsu (D = $procmux$3543_Y, Q = \mem_read_valid).

3.8.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$443b7d7e6fa51b4925ad1f73d225e8bfd7dc6c37\pc..
Finding unused cells or wires in module $paramod$570077e6b96415b4d92362103cebadbad9f2b201\registers..
Finding unused cells or wires in module $paramod$787a5da62fabe7841ceed3cf3518dd70b3e7c326\core..
Finding unused cells or wires in module $paramod$a747760de5c733b6f88bb63119f261e23521a1b9\registers..
Finding unused cells or wires in module $paramod$beb00772bac1a1e06ce8ff4195cf7b0af620cd82\fetcher..
Finding unused cells or wires in module $paramod$c5a88488bedb7a9c9866110c9eda41ee27775c76\registers..
Finding unused cells or wires in module $paramod$d08f185179db4eb8eac8d58da9007fec10c7c29b\registers..
Finding unused cells or wires in module $paramod\scheduler\THREADS_PER_BLOCK=s32'00000000000000000000000000000100..
Finding unused cells or wires in module \alu..
Finding unused cells or wires in module \decoder..
Finding unused cells or wires in module \ducttape2cores..
Finding unused cells or wires in module \lsu..
Removed 110 unused cells and 108 unused wires.
<suppressed ~120 debug messages>

3.8.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$443b7d7e6fa51b4925ad1f73d225e8bfd7dc6c37\pc.
Optimizing module $paramod$570077e6b96415b4d92362103cebadbad9f2b201\registers.
Optimizing module $paramod$787a5da62fabe7841ceed3cf3518dd70b3e7c326\core.
Optimizing module $paramod$a747760de5c733b6f88bb63119f261e23521a1b9\registers.
Optimizing module $paramod$beb00772bac1a1e06ce8ff4195cf7b0af620cd82\fetcher.
<suppressed ~2 debug messages>
Optimizing module $paramod$c5a88488bedb7a9c9866110c9eda41ee27775c76\registers.
Optimizing module $paramod$d08f185179db4eb8eac8d58da9007fec10c7c29b\registers.
Optimizing module $paramod\scheduler\THREADS_PER_BLOCK=s32'00000000000000000000000000000100.
<suppressed ~1 debug messages>
Optimizing module alu.
Optimizing module decoder.
Optimizing module ducttape2cores.
Optimizing module lsu.
<suppressed ~2 debug messages>

3.8.9. Rerunning OPT passes. (Maybe there is more to do..)

3.8.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$443b7d7e6fa51b4925ad1f73d225e8bfd7dc6c37\pc..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$570077e6b96415b4d92362103cebadbad9f2b201\registers..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$787a5da62fabe7841ceed3cf3518dd70b3e7c326\core..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod$a747760de5c733b6f88bb63119f261e23521a1b9\registers..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$beb00772bac1a1e06ce8ff4195cf7b0af620cd82\fetcher..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$c5a88488bedb7a9c9866110c9eda41ee27775c76\registers..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$d08f185179db4eb8eac8d58da9007fec10c7c29b\registers..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\scheduler\THREADS_PER_BLOCK=s32'00000000000000000000000000000100..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \alu..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \decoder..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \ducttape2cores..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \lsu..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~74 debug messages>

3.8.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$443b7d7e6fa51b4925ad1f73d225e8bfd7dc6c37\pc.
  Optimizing cells in module $paramod$570077e6b96415b4d92362103cebadbad9f2b201\registers.
  Optimizing cells in module $paramod$787a5da62fabe7841ceed3cf3518dd70b3e7c326\core.
  Optimizing cells in module $paramod$a747760de5c733b6f88bb63119f261e23521a1b9\registers.
  Optimizing cells in module $paramod$beb00772bac1a1e06ce8ff4195cf7b0af620cd82\fetcher.
  Optimizing cells in module $paramod$c5a88488bedb7a9c9866110c9eda41ee27775c76\registers.
  Optimizing cells in module $paramod$d08f185179db4eb8eac8d58da9007fec10c7c29b\registers.
  Optimizing cells in module $paramod\scheduler\THREADS_PER_BLOCK=s32'00000000000000000000000000000100.
  Optimizing cells in module \alu.
  Optimizing cells in module \decoder.
  Optimizing cells in module \ducttape2cores.
  Optimizing cells in module \lsu.
Performed a total of 0 changes.

3.8.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$443b7d7e6fa51b4925ad1f73d225e8bfd7dc6c37\pc'.
Finding identical cells in module `$paramod$570077e6b96415b4d92362103cebadbad9f2b201\registers'.
<suppressed ~3 debug messages>
Finding identical cells in module `$paramod$787a5da62fabe7841ceed3cf3518dd70b3e7c326\core'.
Finding identical cells in module `$paramod$a747760de5c733b6f88bb63119f261e23521a1b9\registers'.
<suppressed ~3 debug messages>
Finding identical cells in module `$paramod$beb00772bac1a1e06ce8ff4195cf7b0af620cd82\fetcher'.
<suppressed ~6 debug messages>
Finding identical cells in module `$paramod$c5a88488bedb7a9c9866110c9eda41ee27775c76\registers'.
<suppressed ~3 debug messages>
Finding identical cells in module `$paramod$d08f185179db4eb8eac8d58da9007fec10c7c29b\registers'.
<suppressed ~3 debug messages>
Finding identical cells in module `$paramod\scheduler\THREADS_PER_BLOCK=s32'00000000000000000000000000000100'.
Finding identical cells in module `\alu'.
Finding identical cells in module `\decoder'.
<suppressed ~3 debug messages>
Finding identical cells in module `\ducttape2cores'.
Finding identical cells in module `\lsu'.
<suppressed ~6 debug messages>
Removed a total of 9 cells.

3.8.13. Executing OPT_DFF pass (perform DFF optimizations).

3.8.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$443b7d7e6fa51b4925ad1f73d225e8bfd7dc6c37\pc..
Finding unused cells or wires in module $paramod$570077e6b96415b4d92362103cebadbad9f2b201\registers..
Finding unused cells or wires in module $paramod$787a5da62fabe7841ceed3cf3518dd70b3e7c326\core..
Finding unused cells or wires in module $paramod$a747760de5c733b6f88bb63119f261e23521a1b9\registers..
Finding unused cells or wires in module $paramod$beb00772bac1a1e06ce8ff4195cf7b0af620cd82\fetcher..
Finding unused cells or wires in module $paramod$c5a88488bedb7a9c9866110c9eda41ee27775c76\registers..
Finding unused cells or wires in module $paramod$d08f185179db4eb8eac8d58da9007fec10c7c29b\registers..
Finding unused cells or wires in module $paramod\scheduler\THREADS_PER_BLOCK=s32'00000000000000000000000000000100..
Finding unused cells or wires in module \alu..
Finding unused cells or wires in module \decoder..
Finding unused cells or wires in module \ducttape2cores..
Finding unused cells or wires in module \lsu..
Removed 0 unused cells and 8 unused wires.
<suppressed ~6 debug messages>

3.8.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$443b7d7e6fa51b4925ad1f73d225e8bfd7dc6c37\pc.
Optimizing module $paramod$570077e6b96415b4d92362103cebadbad9f2b201\registers.
Optimizing module $paramod$787a5da62fabe7841ceed3cf3518dd70b3e7c326\core.
Optimizing module $paramod$a747760de5c733b6f88bb63119f261e23521a1b9\registers.
Optimizing module $paramod$beb00772bac1a1e06ce8ff4195cf7b0af620cd82\fetcher.
Optimizing module $paramod$c5a88488bedb7a9c9866110c9eda41ee27775c76\registers.
Optimizing module $paramod$d08f185179db4eb8eac8d58da9007fec10c7c29b\registers.
Optimizing module $paramod\scheduler\THREADS_PER_BLOCK=s32'00000000000000000000000000000100.
Optimizing module alu.
Optimizing module decoder.
Optimizing module ducttape2cores.
Optimizing module lsu.

3.8.16. Rerunning OPT passes. (Maybe there is more to do..)

3.8.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$443b7d7e6fa51b4925ad1f73d225e8bfd7dc6c37\pc..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$570077e6b96415b4d92362103cebadbad9f2b201\registers..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$787a5da62fabe7841ceed3cf3518dd70b3e7c326\core..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod$a747760de5c733b6f88bb63119f261e23521a1b9\registers..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$beb00772bac1a1e06ce8ff4195cf7b0af620cd82\fetcher..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$c5a88488bedb7a9c9866110c9eda41ee27775c76\registers..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$d08f185179db4eb8eac8d58da9007fec10c7c29b\registers..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\scheduler\THREADS_PER_BLOCK=s32'00000000000000000000000000000100..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \alu..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \decoder..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \ducttape2cores..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \lsu..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~74 debug messages>

3.8.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$443b7d7e6fa51b4925ad1f73d225e8bfd7dc6c37\pc.
  Optimizing cells in module $paramod$570077e6b96415b4d92362103cebadbad9f2b201\registers.
  Optimizing cells in module $paramod$787a5da62fabe7841ceed3cf3518dd70b3e7c326\core.
  Optimizing cells in module $paramod$a747760de5c733b6f88bb63119f261e23521a1b9\registers.
  Optimizing cells in module $paramod$beb00772bac1a1e06ce8ff4195cf7b0af620cd82\fetcher.
  Optimizing cells in module $paramod$c5a88488bedb7a9c9866110c9eda41ee27775c76\registers.
  Optimizing cells in module $paramod$d08f185179db4eb8eac8d58da9007fec10c7c29b\registers.
  Optimizing cells in module $paramod\scheduler\THREADS_PER_BLOCK=s32'00000000000000000000000000000100.
  Optimizing cells in module \alu.
  Optimizing cells in module \decoder.
  Optimizing cells in module \ducttape2cores.
  Optimizing cells in module \lsu.
Performed a total of 0 changes.

3.8.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$443b7d7e6fa51b4925ad1f73d225e8bfd7dc6c37\pc'.
Finding identical cells in module `$paramod$570077e6b96415b4d92362103cebadbad9f2b201\registers'.
Finding identical cells in module `$paramod$787a5da62fabe7841ceed3cf3518dd70b3e7c326\core'.
Finding identical cells in module `$paramod$a747760de5c733b6f88bb63119f261e23521a1b9\registers'.
Finding identical cells in module `$paramod$beb00772bac1a1e06ce8ff4195cf7b0af620cd82\fetcher'.
Finding identical cells in module `$paramod$c5a88488bedb7a9c9866110c9eda41ee27775c76\registers'.
Finding identical cells in module `$paramod$d08f185179db4eb8eac8d58da9007fec10c7c29b\registers'.
Finding identical cells in module `$paramod\scheduler\THREADS_PER_BLOCK=s32'00000000000000000000000000000100'.
Finding identical cells in module `\alu'.
Finding identical cells in module `\decoder'.
Finding identical cells in module `\ducttape2cores'.
Finding identical cells in module `\lsu'.
Removed a total of 0 cells.

3.8.20. Executing OPT_DFF pass (perform DFF optimizations).

3.8.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$443b7d7e6fa51b4925ad1f73d225e8bfd7dc6c37\pc..
Finding unused cells or wires in module $paramod$570077e6b96415b4d92362103cebadbad9f2b201\registers..
Finding unused cells or wires in module $paramod$787a5da62fabe7841ceed3cf3518dd70b3e7c326\core..
Finding unused cells or wires in module $paramod$a747760de5c733b6f88bb63119f261e23521a1b9\registers..
Finding unused cells or wires in module $paramod$beb00772bac1a1e06ce8ff4195cf7b0af620cd82\fetcher..
Finding unused cells or wires in module $paramod$c5a88488bedb7a9c9866110c9eda41ee27775c76\registers..
Finding unused cells or wires in module $paramod$d08f185179db4eb8eac8d58da9007fec10c7c29b\registers..
Finding unused cells or wires in module $paramod\scheduler\THREADS_PER_BLOCK=s32'00000000000000000000000000000100..
Finding unused cells or wires in module \alu..
Finding unused cells or wires in module \decoder..
Finding unused cells or wires in module \ducttape2cores..
Finding unused cells or wires in module \lsu..

3.8.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$443b7d7e6fa51b4925ad1f73d225e8bfd7dc6c37\pc.
Optimizing module $paramod$570077e6b96415b4d92362103cebadbad9f2b201\registers.
Optimizing module $paramod$787a5da62fabe7841ceed3cf3518dd70b3e7c326\core.
Optimizing module $paramod$a747760de5c733b6f88bb63119f261e23521a1b9\registers.
Optimizing module $paramod$beb00772bac1a1e06ce8ff4195cf7b0af620cd82\fetcher.
Optimizing module $paramod$c5a88488bedb7a9c9866110c9eda41ee27775c76\registers.
Optimizing module $paramod$d08f185179db4eb8eac8d58da9007fec10c7c29b\registers.
Optimizing module $paramod\scheduler\THREADS_PER_BLOCK=s32'00000000000000000000000000000100.
Optimizing module alu.
Optimizing module decoder.
Optimizing module ducttape2cores.
Optimizing module lsu.

3.8.23. Finished OPT passes. (There is nothing left to do.)

3.9. Executing WREDUCE pass (reducing word size of cells).
Removed top 31 bits (of 32) from port B of cell $paramod$443b7d7e6fa51b4925ad1f73d225e8bfd7dc6c37\pc.$add$../build/gpu.v:1557$1681 ($add).
Removed top 24 bits (of 32) from port Y of cell $paramod$443b7d7e6fa51b4925ad1f73d225e8bfd7dc6c37\pc.$add$../build/gpu.v:1557$1681 ($add).
Removed top 24 bits (of 32) from wire $paramod$443b7d7e6fa51b4925ad1f73d225e8bfd7dc6c37\pc.$add$../build/gpu.v:1557$1681_Y.
Removed top 28 address bits (of 32) from memory init port $paramod$570077e6b96415b4d92362103cebadbad9f2b201\registers.$auto$proc_memwr.cc:45:proc_memwr$5353 (registers).
Removed top 28 address bits (of 32) from memory init port $paramod$570077e6b96415b4d92362103cebadbad9f2b201\registers.$auto$proc_memwr.cc:45:proc_memwr$5354 (registers).
Removed top 28 address bits (of 32) from memory init port $paramod$570077e6b96415b4d92362103cebadbad9f2b201\registers.$auto$proc_memwr.cc:45:proc_memwr$5355 (registers).
Removed top 28 address bits (of 32) from memory init port $paramod$570077e6b96415b4d92362103cebadbad9f2b201\registers.$auto$proc_memwr.cc:45:proc_memwr$5356 (registers).
Removed top 28 address bits (of 32) from memory init port $paramod$570077e6b96415b4d92362103cebadbad9f2b201\registers.$auto$proc_memwr.cc:45:proc_memwr$5357 (registers).
Removed top 28 address bits (of 32) from memory init port $paramod$570077e6b96415b4d92362103cebadbad9f2b201\registers.$auto$proc_memwr.cc:45:proc_memwr$5358 (registers).
Removed top 28 address bits (of 32) from memory init port $paramod$570077e6b96415b4d92362103cebadbad9f2b201\registers.$auto$proc_memwr.cc:45:proc_memwr$5359 (registers).
Removed top 28 address bits (of 32) from memory init port $paramod$570077e6b96415b4d92362103cebadbad9f2b201\registers.$auto$proc_memwr.cc:45:proc_memwr$5360 (registers).
Removed top 28 address bits (of 32) from memory init port $paramod$570077e6b96415b4d92362103cebadbad9f2b201\registers.$auto$proc_memwr.cc:45:proc_memwr$5361 (registers).
Removed top 28 address bits (of 32) from memory init port $paramod$570077e6b96415b4d92362103cebadbad9f2b201\registers.$auto$proc_memwr.cc:45:proc_memwr$5362 (registers).
Removed top 28 address bits (of 32) from memory init port $paramod$570077e6b96415b4d92362103cebadbad9f2b201\registers.$auto$proc_memwr.cc:45:proc_memwr$5363 (registers).
Removed top 28 address bits (of 32) from memory init port $paramod$570077e6b96415b4d92362103cebadbad9f2b201\registers.$auto$proc_memwr.cc:45:proc_memwr$5364 (registers).
Removed top 28 address bits (of 32) from memory init port $paramod$570077e6b96415b4d92362103cebadbad9f2b201\registers.$auto$proc_memwr.cc:45:proc_memwr$5365 (registers).
Removed top 28 address bits (of 32) from memory init port $paramod$570077e6b96415b4d92362103cebadbad9f2b201\registers.$auto$proc_memwr.cc:45:proc_memwr$5366 (registers).
Removed top 28 address bits (of 32) from memory init port $paramod$570077e6b96415b4d92362103cebadbad9f2b201\registers.$auto$proc_memwr.cc:45:proc_memwr$5367 (registers).
Removed top 28 address bits (of 32) from memory init port $paramod$570077e6b96415b4d92362103cebadbad9f2b201\registers.$auto$proc_memwr.cc:45:proc_memwr$5368 (registers).
Removed top 28 address bits (of 32) from memory init port $paramod$570077e6b96415b4d92362103cebadbad9f2b201\registers.$auto$proc_memwr.cc:45:proc_memwr$5369 (registers).
Removed top 1 bits (of 2) from port B of cell $paramod$570077e6b96415b4d92362103cebadbad9f2b201\registers.$procmux$4151_CMP0 ($eq).
Removed top 1 bits (of 3) from port B of cell $paramod$570077e6b96415b4d92362103cebadbad9f2b201\registers.$eq$../build/gpu.v:1634$1770 ($eq).
Removed top 28 bits (of 32) from port B of cell $paramod$570077e6b96415b4d92362103cebadbad9f2b201\registers.$lt$../build/gpu.v:1639$1783 ($lt).
Removed top 31 bits (of 32) from port A of cell $paramod$787a5da62fabe7841ceed3cf3518dd70b3e7c326\core.$lt$../build/gpu.v:640$2426 ($lt).
Removed top 31 bits (of 32) from port A of cell $paramod$787a5da62fabe7841ceed3cf3518dd70b3e7c326\core.$lt$../build/gpu.v:640$2434 ($lt).
Removed top 30 bits (of 32) from port A of cell $paramod$787a5da62fabe7841ceed3cf3518dd70b3e7c326\core.$lt$../build/gpu.v:640$2442 ($lt).
Removed top 30 bits (of 32) from port A of cell $paramod$787a5da62fabe7841ceed3cf3518dd70b3e7c326\core.$lt$../build/gpu.v:640$2450 ($lt).
Removed top 28 address bits (of 32) from memory init port $paramod$a747760de5c733b6f88bb63119f261e23521a1b9\registers.$auto$proc_memwr.cc:45:proc_memwr$5333 (registers).
Removed top 28 address bits (of 32) from memory init port $paramod$a747760de5c733b6f88bb63119f261e23521a1b9\registers.$auto$proc_memwr.cc:45:proc_memwr$5334 (registers).
Removed top 28 address bits (of 32) from memory init port $paramod$a747760de5c733b6f88bb63119f261e23521a1b9\registers.$auto$proc_memwr.cc:45:proc_memwr$5335 (registers).
Removed top 28 address bits (of 32) from memory init port $paramod$a747760de5c733b6f88bb63119f261e23521a1b9\registers.$auto$proc_memwr.cc:45:proc_memwr$5336 (registers).
Removed top 28 address bits (of 32) from memory init port $paramod$a747760de5c733b6f88bb63119f261e23521a1b9\registers.$auto$proc_memwr.cc:45:proc_memwr$5337 (registers).
Removed top 28 address bits (of 32) from memory init port $paramod$a747760de5c733b6f88bb63119f261e23521a1b9\registers.$auto$proc_memwr.cc:45:proc_memwr$5338 (registers).
Removed top 28 address bits (of 32) from memory init port $paramod$a747760de5c733b6f88bb63119f261e23521a1b9\registers.$auto$proc_memwr.cc:45:proc_memwr$5339 (registers).
Removed top 28 address bits (of 32) from memory init port $paramod$a747760de5c733b6f88bb63119f261e23521a1b9\registers.$auto$proc_memwr.cc:45:proc_memwr$5340 (registers).
Removed top 28 address bits (of 32) from memory init port $paramod$a747760de5c733b6f88bb63119f261e23521a1b9\registers.$auto$proc_memwr.cc:45:proc_memwr$5341 (registers).
Removed top 28 address bits (of 32) from memory init port $paramod$a747760de5c733b6f88bb63119f261e23521a1b9\registers.$auto$proc_memwr.cc:45:proc_memwr$5342 (registers).
Removed top 28 address bits (of 32) from memory init port $paramod$a747760de5c733b6f88bb63119f261e23521a1b9\registers.$auto$proc_memwr.cc:45:proc_memwr$5343 (registers).
Removed top 28 address bits (of 32) from memory init port $paramod$a747760de5c733b6f88bb63119f261e23521a1b9\registers.$auto$proc_memwr.cc:45:proc_memwr$5344 (registers).
Removed top 28 address bits (of 32) from memory init port $paramod$a747760de5c733b6f88bb63119f261e23521a1b9\registers.$auto$proc_memwr.cc:45:proc_memwr$5345 (registers).
Removed top 28 address bits (of 32) from memory init port $paramod$a747760de5c733b6f88bb63119f261e23521a1b9\registers.$auto$proc_memwr.cc:45:proc_memwr$5346 (registers).
Removed top 28 address bits (of 32) from memory init port $paramod$a747760de5c733b6f88bb63119f261e23521a1b9\registers.$auto$proc_memwr.cc:45:proc_memwr$5347 (registers).
Removed top 28 address bits (of 32) from memory init port $paramod$a747760de5c733b6f88bb63119f261e23521a1b9\registers.$auto$proc_memwr.cc:45:proc_memwr$5348 (registers).
Removed top 28 address bits (of 32) from memory init port $paramod$a747760de5c733b6f88bb63119f261e23521a1b9\registers.$auto$proc_memwr.cc:45:proc_memwr$5349 (registers).
Removed top 1 bits (of 2) from port B of cell $paramod$a747760de5c733b6f88bb63119f261e23521a1b9\registers.$procmux$3655_CMP0 ($eq).
Removed top 1 bits (of 3) from port B of cell $paramod$a747760de5c733b6f88bb63119f261e23521a1b9\registers.$eq$../build/gpu.v:1634$1889 ($eq).
Removed top 28 bits (of 32) from port B of cell $paramod$a747760de5c733b6f88bb63119f261e23521a1b9\registers.$lt$../build/gpu.v:1639$1902 ($lt).
Removed top 1 bits (of 2) from port B of cell $paramod$beb00772bac1a1e06ce8ff4195cf7b0af620cd82\fetcher.$auto$opt_dff.cc:195:make_patterns_logic$5424 ($ne).
Removed top 1 bits (of 3) from port B of cell $paramod$beb00772bac1a1e06ce8ff4195cf7b0af620cd82\fetcher.$procmux$4748_CMP0 ($eq).
Removed top 2 bits (of 3) from port B of cell $paramod$beb00772bac1a1e06ce8ff4195cf7b0af620cd82\fetcher.$procmux$4730_CMP0 ($eq).
Removed top 1 bits (of 2) from port B of cell $paramod$beb00772bac1a1e06ce8ff4195cf7b0af620cd82\fetcher.$auto$opt_dff.cc:195:make_patterns_logic$5410 ($ne).
Removed top 2 bits (of 3) from port B of cell $paramod$beb00772bac1a1e06ce8ff4195cf7b0af620cd82\fetcher.$eq$../build/gpu.v:1136$2187 ($eq).
Removed top 1 bits (of 3) from port B of cell $paramod$beb00772bac1a1e06ce8ff4195cf7b0af620cd82\fetcher.$eq$../build/gpu.v:1148$2188 ($eq).
Removed top 28 address bits (of 32) from memory init port $paramod$c5a88488bedb7a9c9866110c9eda41ee27775c76\registers.$auto$proc_memwr.cc:45:proc_memwr$5293 (registers).
Removed top 28 address bits (of 32) from memory init port $paramod$c5a88488bedb7a9c9866110c9eda41ee27775c76\registers.$auto$proc_memwr.cc:45:proc_memwr$5294 (registers).
Removed top 28 address bits (of 32) from memory init port $paramod$c5a88488bedb7a9c9866110c9eda41ee27775c76\registers.$auto$proc_memwr.cc:45:proc_memwr$5295 (registers).
Removed top 28 address bits (of 32) from memory init port $paramod$c5a88488bedb7a9c9866110c9eda41ee27775c76\registers.$auto$proc_memwr.cc:45:proc_memwr$5296 (registers).
Removed top 28 address bits (of 32) from memory init port $paramod$c5a88488bedb7a9c9866110c9eda41ee27775c76\registers.$auto$proc_memwr.cc:45:proc_memwr$5297 (registers).
Removed top 28 address bits (of 32) from memory init port $paramod$c5a88488bedb7a9c9866110c9eda41ee27775c76\registers.$auto$proc_memwr.cc:45:proc_memwr$5298 (registers).
Removed top 28 address bits (of 32) from memory init port $paramod$c5a88488bedb7a9c9866110c9eda41ee27775c76\registers.$auto$proc_memwr.cc:45:proc_memwr$5299 (registers).
Removed top 28 address bits (of 32) from memory init port $paramod$c5a88488bedb7a9c9866110c9eda41ee27775c76\registers.$auto$proc_memwr.cc:45:proc_memwr$5300 (registers).
Removed top 28 address bits (of 32) from memory init port $paramod$c5a88488bedb7a9c9866110c9eda41ee27775c76\registers.$auto$proc_memwr.cc:45:proc_memwr$5301 (registers).
Removed top 28 address bits (of 32) from memory init port $paramod$c5a88488bedb7a9c9866110c9eda41ee27775c76\registers.$auto$proc_memwr.cc:45:proc_memwr$5302 (registers).
Removed top 28 address bits (of 32) from memory init port $paramod$c5a88488bedb7a9c9866110c9eda41ee27775c76\registers.$auto$proc_memwr.cc:45:proc_memwr$5303 (registers).
Removed top 28 address bits (of 32) from memory init port $paramod$c5a88488bedb7a9c9866110c9eda41ee27775c76\registers.$auto$proc_memwr.cc:45:proc_memwr$5304 (registers).
Removed top 28 address bits (of 32) from memory init port $paramod$c5a88488bedb7a9c9866110c9eda41ee27775c76\registers.$auto$proc_memwr.cc:45:proc_memwr$5305 (registers).
Removed top 28 address bits (of 32) from memory init port $paramod$c5a88488bedb7a9c9866110c9eda41ee27775c76\registers.$auto$proc_memwr.cc:45:proc_memwr$5306 (registers).
Removed top 28 address bits (of 32) from memory init port $paramod$c5a88488bedb7a9c9866110c9eda41ee27775c76\registers.$auto$proc_memwr.cc:45:proc_memwr$5307 (registers).
Removed top 28 address bits (of 32) from memory init port $paramod$c5a88488bedb7a9c9866110c9eda41ee27775c76\registers.$auto$proc_memwr.cc:45:proc_memwr$5308 (registers).
Removed top 28 address bits (of 32) from memory init port $paramod$c5a88488bedb7a9c9866110c9eda41ee27775c76\registers.$auto$proc_memwr.cc:45:proc_memwr$5309 (registers).
Removed top 1 bits (of 2) from port B of cell $paramod$c5a88488bedb7a9c9866110c9eda41ee27775c76\registers.$procmux$2561_CMP0 ($eq).
Removed top 1 bits (of 3) from port B of cell $paramod$c5a88488bedb7a9c9866110c9eda41ee27775c76\registers.$eq$../build/gpu.v:1634$2127 ($eq).
Removed top 28 bits (of 32) from port B of cell $paramod$c5a88488bedb7a9c9866110c9eda41ee27775c76\registers.$lt$../build/gpu.v:1639$2140 ($lt).
Removed top 28 address bits (of 32) from memory init port $paramod$d08f185179db4eb8eac8d58da9007fec10c7c29b\registers.$auto$proc_memwr.cc:45:proc_memwr$5313 (registers).
Removed top 28 address bits (of 32) from memory init port $paramod$d08f185179db4eb8eac8d58da9007fec10c7c29b\registers.$auto$proc_memwr.cc:45:proc_memwr$5314 (registers).
Removed top 28 address bits (of 32) from memory init port $paramod$d08f185179db4eb8eac8d58da9007fec10c7c29b\registers.$auto$proc_memwr.cc:45:proc_memwr$5315 (registers).
Removed top 28 address bits (of 32) from memory init port $paramod$d08f185179db4eb8eac8d58da9007fec10c7c29b\registers.$auto$proc_memwr.cc:45:proc_memwr$5316 (registers).
Removed top 28 address bits (of 32) from memory init port $paramod$d08f185179db4eb8eac8d58da9007fec10c7c29b\registers.$auto$proc_memwr.cc:45:proc_memwr$5317 (registers).
Removed top 28 address bits (of 32) from memory init port $paramod$d08f185179db4eb8eac8d58da9007fec10c7c29b\registers.$auto$proc_memwr.cc:45:proc_memwr$5318 (registers).
Removed top 28 address bits (of 32) from memory init port $paramod$d08f185179db4eb8eac8d58da9007fec10c7c29b\registers.$auto$proc_memwr.cc:45:proc_memwr$5319 (registers).
Removed top 28 address bits (of 32) from memory init port $paramod$d08f185179db4eb8eac8d58da9007fec10c7c29b\registers.$auto$proc_memwr.cc:45:proc_memwr$5320 (registers).
Removed top 28 address bits (of 32) from memory init port $paramod$d08f185179db4eb8eac8d58da9007fec10c7c29b\registers.$auto$proc_memwr.cc:45:proc_memwr$5321 (registers).
Removed top 28 address bits (of 32) from memory init port $paramod$d08f185179db4eb8eac8d58da9007fec10c7c29b\registers.$auto$proc_memwr.cc:45:proc_memwr$5322 (registers).
Removed top 28 address bits (of 32) from memory init port $paramod$d08f185179db4eb8eac8d58da9007fec10c7c29b\registers.$auto$proc_memwr.cc:45:proc_memwr$5323 (registers).
Removed top 28 address bits (of 32) from memory init port $paramod$d08f185179db4eb8eac8d58da9007fec10c7c29b\registers.$auto$proc_memwr.cc:45:proc_memwr$5324 (registers).
Removed top 28 address bits (of 32) from memory init port $paramod$d08f185179db4eb8eac8d58da9007fec10c7c29b\registers.$auto$proc_memwr.cc:45:proc_memwr$5325 (registers).
Removed top 28 address bits (of 32) from memory init port $paramod$d08f185179db4eb8eac8d58da9007fec10c7c29b\registers.$auto$proc_memwr.cc:45:proc_memwr$5326 (registers).
Removed top 28 address bits (of 32) from memory init port $paramod$d08f185179db4eb8eac8d58da9007fec10c7c29b\registers.$auto$proc_memwr.cc:45:proc_memwr$5327 (registers).
Removed top 28 address bits (of 32) from memory init port $paramod$d08f185179db4eb8eac8d58da9007fec10c7c29b\registers.$auto$proc_memwr.cc:45:proc_memwr$5328 (registers).
Removed top 28 address bits (of 32) from memory init port $paramod$d08f185179db4eb8eac8d58da9007fec10c7c29b\registers.$auto$proc_memwr.cc:45:proc_memwr$5329 (registers).
Removed top 1 bits (of 2) from port B of cell $paramod$d08f185179db4eb8eac8d58da9007fec10c7c29b\registers.$procmux$3057_CMP0 ($eq).
Removed top 1 bits (of 3) from port B of cell $paramod$d08f185179db4eb8eac8d58da9007fec10c7c29b\registers.$eq$../build/gpu.v:1634$2008 ($eq).
Removed top 28 bits (of 32) from port B of cell $paramod$d08f185179db4eb8eac8d58da9007fec10c7c29b\registers.$lt$../build/gpu.v:1639$2021 ($lt).
Removed top 1 bits (of 2) from port B of cell $paramod\scheduler\THREADS_PER_BLOCK=s32'00000000000000000000000000000100.$auto$opt_dff.cc:195:make_patterns_logic$5466 ($ne).
Removed top 1 bits (of 3) from port B of cell $paramod\scheduler\THREADS_PER_BLOCK=s32'00000000000000000000000000000100.$eq$../build/gpu.v:1698$2161 ($eq).
Removed top 1 bits (of 2) from port B of cell $paramod\scheduler\THREADS_PER_BLOCK=s32'00000000000000000000000000000100.$eq$../build/gpu.v:1712$2163 ($eq).
Removed top 1 bits (of 2) from port B of cell $paramod\scheduler\THREADS_PER_BLOCK=s32'00000000000000000000000000000100.$eq$../build/gpu.v:1712$2167 ($eq).
Removed top 1 bits (of 2) from port B of cell $paramod\scheduler\THREADS_PER_BLOCK=s32'00000000000000000000000000000100.$eq$../build/gpu.v:1712$2171 ($eq).
Removed top 1 bits (of 2) from port B of cell $paramod\scheduler\THREADS_PER_BLOCK=s32'00000000000000000000000000000100.$eq$../build/gpu.v:1712$2175 ($eq).
Removed top 1 bits (of 3) from port B of cell $paramod\scheduler\THREADS_PER_BLOCK=s32'00000000000000000000000000000100.$procmux$5117_CMP0 ($eq).
Removed top 1 bits (of 3) from port B of cell $paramod\scheduler\THREADS_PER_BLOCK=s32'00000000000000000000000000000100.$procmux$5116_CMP0 ($eq).
Removed top 2 bits (of 3) from port B of cell $paramod\scheduler\THREADS_PER_BLOCK=s32'00000000000000000000000000000100.$procmux$5120_CMP0 ($eq).
Removed top 23 bits (of 32) from port Y of cell alu.$sub$../build/gpu.v:34$19 ($sub).
Removed top 31 bits (of 32) from port B of cell alu.$lt$../build/gpu.v:34$20 ($lt).
Removed top 31 bits (of 32) from port B of cell alu.$gt$../build/gpu.v:34$24 ($gt).
Removed top 1 bits (of 2) from port B of cell alu.$procmux$5130_CMP0 ($eq).
Removed top 1 bits (of 3) from port B of cell decoder.$eq$../build/gpu.v:804$1342 ($eq).
Removed top 2 bits (of 4) from port B of cell decoder.$procmux$4626_CMP0 ($eq).
Removed top 1 bits (of 4) from port B of cell decoder.$procmux$4611_CMP0 ($eq).
Removed top 3 bits (of 4) from port B of cell decoder.$procmux$4602_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell decoder.$procmux$4658_CMP0 ($eq).
Removed top 1 bits (of 4) from port B of cell decoder.$procmux$4657_CMP0 ($eq).
Removed top 1 bits (of 4) from port B of cell decoder.$procmux$4656_CMP0 ($eq).
Removed top 1 bits (of 4) from port B of cell decoder.$procmux$4655_CMP0 ($eq).
Removed top 1 bits (of 2) from port B of cell lsu.$procmux$3470_CMP0 ($eq).
Removed top 1 bits (of 3) from port B of cell lsu.$eq$../build/gpu.v:1479$1405 ($eq).

3.10. Executing PEEPOPT pass (run peephole optimizers).

3.11. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$443b7d7e6fa51b4925ad1f73d225e8bfd7dc6c37\pc..
Finding unused cells or wires in module $paramod$570077e6b96415b4d92362103cebadbad9f2b201\registers..
Finding unused cells or wires in module $paramod$787a5da62fabe7841ceed3cf3518dd70b3e7c326\core..
Finding unused cells or wires in module $paramod$a747760de5c733b6f88bb63119f261e23521a1b9\registers..
Finding unused cells or wires in module $paramod$beb00772bac1a1e06ce8ff4195cf7b0af620cd82\fetcher..
Finding unused cells or wires in module $paramod$c5a88488bedb7a9c9866110c9eda41ee27775c76\registers..
Finding unused cells or wires in module $paramod$d08f185179db4eb8eac8d58da9007fec10c7c29b\registers..
Finding unused cells or wires in module $paramod\scheduler\THREADS_PER_BLOCK=s32'00000000000000000000000000000100..
Finding unused cells or wires in module \alu..
Finding unused cells or wires in module \decoder..
Finding unused cells or wires in module \ducttape2cores..
Finding unused cells or wires in module \lsu..
Removed 0 unused cells and 1 unused wires.
<suppressed ~1 debug messages>

3.12. Executing ALUMACC pass (create $alu and $macc cells).
Extracting $alu and $macc cells in module $paramod$443b7d7e6fa51b4925ad1f73d225e8bfd7dc6c37\pc:
  creating $macc model for $add$../build/gpu.v:1557$1681 ($add).
  creating $alu model for $macc $add$../build/gpu.v:1557$1681.
  creating $alu cell for $add$../build/gpu.v:1557$1681: $auto$alumacc.cc:485:replace_alu$5538
  created 1 $alu and 0 $macc cells.
Extracting $alu and $macc cells in module $paramod$570077e6b96415b4d92362103cebadbad9f2b201\registers:
  creating $alu model for $lt$../build/gpu.v:1639$1783 ($lt): new $alu
  creating $alu cell for $lt$../build/gpu.v:1639$1783: $auto$alumacc.cc:485:replace_alu$5542
  created 1 $alu and 0 $macc cells.
Extracting $alu and $macc cells in module $paramod$787a5da62fabe7841ceed3cf3518dd70b3e7c326\core:
  creating $alu model for $lt$../build/gpu.v:640$2426 ($lt): new $alu
  creating $alu model for $lt$../build/gpu.v:640$2434 ($lt): new $alu
  creating $alu model for $lt$../build/gpu.v:640$2442 ($lt): new $alu
  creating $alu model for $lt$../build/gpu.v:640$2450 ($lt): new $alu
  creating $alu cell for $lt$../build/gpu.v:640$2450: $auto$alumacc.cc:485:replace_alu$5551
  creating $alu cell for $lt$../build/gpu.v:640$2442: $auto$alumacc.cc:485:replace_alu$5556
  creating $alu cell for $lt$../build/gpu.v:640$2434: $auto$alumacc.cc:485:replace_alu$5561
  creating $alu cell for $lt$../build/gpu.v:640$2426: $auto$alumacc.cc:485:replace_alu$5566
  created 4 $alu and 0 $macc cells.
Extracting $alu and $macc cells in module $paramod$a747760de5c733b6f88bb63119f261e23521a1b9\registers:
  creating $alu model for $lt$../build/gpu.v:1639$1902 ($lt): new $alu
  creating $alu cell for $lt$../build/gpu.v:1639$1902: $auto$alumacc.cc:485:replace_alu$5572
  created 1 $alu and 0 $macc cells.
Extracting $alu and $macc cells in module $paramod$beb00772bac1a1e06ce8ff4195cf7b0af620cd82\fetcher:
  created 0 $alu and 0 $macc cells.
Extracting $alu and $macc cells in module $paramod$c5a88488bedb7a9c9866110c9eda41ee27775c76\registers:
  creating $alu model for $lt$../build/gpu.v:1639$2140 ($lt): new $alu
  creating $alu cell for $lt$../build/gpu.v:1639$2140: $auto$alumacc.cc:485:replace_alu$5578
  created 1 $alu and 0 $macc cells.
Extracting $alu and $macc cells in module $paramod$d08f185179db4eb8eac8d58da9007fec10c7c29b\registers:
  creating $alu model for $lt$../build/gpu.v:1639$2021 ($lt): new $alu
  creating $alu cell for $lt$../build/gpu.v:1639$2021: $auto$alumacc.cc:485:replace_alu$5584
  created 1 $alu and 0 $macc cells.
Extracting $alu and $macc cells in module $paramod\scheduler\THREADS_PER_BLOCK=s32'00000000000000000000000000000100:
  creating $alu model for $lt$../build/gpu.v:1710$2166 ($lt): new $alu
  creating $alu model for $lt$../build/gpu.v:1710$2170 ($lt): new $alu
  creating $alu model for $lt$../build/gpu.v:1710$2174 ($lt): new $alu
  creating $alu cell for $lt$../build/gpu.v:1710$2174: $auto$alumacc.cc:485:replace_alu$5592
  creating $alu cell for $lt$../build/gpu.v:1710$2170: $auto$alumacc.cc:485:replace_alu$5603
  creating $alu cell for $lt$../build/gpu.v:1710$2166: $auto$alumacc.cc:485:replace_alu$5614
  created 3 $alu and 0 $macc cells.
Extracting $alu and $macc cells in module alu:
  creating $macc model for $add$../build/gpu.v:37$25 ($add).
  creating $macc model for $mul$../build/gpu.v:39$27 ($mul).
  creating $macc model for $sub$../build/gpu.v:34$19 ($sub).
  creating $macc model for $sub$../build/gpu.v:38$26 ($sub).
  creating $alu model for $macc $sub$../build/gpu.v:38$26.
  creating $alu model for $macc $sub$../build/gpu.v:34$19.
  creating $alu model for $macc $add$../build/gpu.v:37$25.
  creating $macc cell for $mul$../build/gpu.v:39$27: $auto$alumacc.cc:365:replace_macc$5625
  creating $alu model for $gt$../build/gpu.v:34$24 ($gt): new $alu
  creating $alu model for $lt$../build/gpu.v:34$20 ($lt): merged with $gt$../build/gpu.v:34$24.
  creating $alu cell for $gt$../build/gpu.v:34$24, $lt$../build/gpu.v:34$20: $auto$alumacc.cc:485:replace_alu$5627
  creating $alu cell for $add$../build/gpu.v:37$25: $auto$alumacc.cc:485:replace_alu$5638
  creating $alu cell for $sub$../build/gpu.v:34$19: $auto$alumacc.cc:485:replace_alu$5641
  creating $alu cell for $sub$../build/gpu.v:38$26: $auto$alumacc.cc:485:replace_alu$5644
  created 4 $alu and 1 $macc cells.
Extracting $alu and $macc cells in module decoder:
  created 0 $alu and 0 $macc cells.
Extracting $alu and $macc cells in module ducttape2cores:
  created 0 $alu and 0 $macc cells.
Extracting $alu and $macc cells in module lsu:
  created 0 $alu and 0 $macc cells.

3.13. Executing SHARE pass (SAT-based resource sharing).

3.14. Executing OPT pass (performing simple optimizations).

3.14.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$443b7d7e6fa51b4925ad1f73d225e8bfd7dc6c37\pc.
Optimizing module $paramod$570077e6b96415b4d92362103cebadbad9f2b201\registers.
Optimizing module $paramod$787a5da62fabe7841ceed3cf3518dd70b3e7c326\core.
Optimizing module $paramod$a747760de5c733b6f88bb63119f261e23521a1b9\registers.
Optimizing module $paramod$beb00772bac1a1e06ce8ff4195cf7b0af620cd82\fetcher.
Optimizing module $paramod$c5a88488bedb7a9c9866110c9eda41ee27775c76\registers.
Optimizing module $paramod$d08f185179db4eb8eac8d58da9007fec10c7c29b\registers.
Optimizing module $paramod\scheduler\THREADS_PER_BLOCK=s32'00000000000000000000000000000100.
<suppressed ~6 debug messages>
Optimizing module alu.
Optimizing module decoder.
Optimizing module ducttape2cores.
Optimizing module lsu.

3.14.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$443b7d7e6fa51b4925ad1f73d225e8bfd7dc6c37\pc'.
Finding identical cells in module `$paramod$570077e6b96415b4d92362103cebadbad9f2b201\registers'.
Finding identical cells in module `$paramod$787a5da62fabe7841ceed3cf3518dd70b3e7c326\core'.
Finding identical cells in module `$paramod$a747760de5c733b6f88bb63119f261e23521a1b9\registers'.
Finding identical cells in module `$paramod$beb00772bac1a1e06ce8ff4195cf7b0af620cd82\fetcher'.
Finding identical cells in module `$paramod$c5a88488bedb7a9c9866110c9eda41ee27775c76\registers'.
Finding identical cells in module `$paramod$d08f185179db4eb8eac8d58da9007fec10c7c29b\registers'.
Finding identical cells in module `$paramod\scheduler\THREADS_PER_BLOCK=s32'00000000000000000000000000000100'.
Finding identical cells in module `\alu'.
Finding identical cells in module `\decoder'.
Finding identical cells in module `\ducttape2cores'.
Finding identical cells in module `\lsu'.
Removed a total of 0 cells.

3.14.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$443b7d7e6fa51b4925ad1f73d225e8bfd7dc6c37\pc..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$570077e6b96415b4d92362103cebadbad9f2b201\registers..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$787a5da62fabe7841ceed3cf3518dd70b3e7c326\core..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod$a747760de5c733b6f88bb63119f261e23521a1b9\registers..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$beb00772bac1a1e06ce8ff4195cf7b0af620cd82\fetcher..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$c5a88488bedb7a9c9866110c9eda41ee27775c76\registers..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$d08f185179db4eb8eac8d58da9007fec10c7c29b\registers..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\scheduler\THREADS_PER_BLOCK=s32'00000000000000000000000000000100..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \alu..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \decoder..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \ducttape2cores..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \lsu..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~74 debug messages>

3.14.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$443b7d7e6fa51b4925ad1f73d225e8bfd7dc6c37\pc.
  Optimizing cells in module $paramod$570077e6b96415b4d92362103cebadbad9f2b201\registers.
  Optimizing cells in module $paramod$787a5da62fabe7841ceed3cf3518dd70b3e7c326\core.
  Optimizing cells in module $paramod$a747760de5c733b6f88bb63119f261e23521a1b9\registers.
  Optimizing cells in module $paramod$beb00772bac1a1e06ce8ff4195cf7b0af620cd82\fetcher.
  Optimizing cells in module $paramod$c5a88488bedb7a9c9866110c9eda41ee27775c76\registers.
  Optimizing cells in module $paramod$d08f185179db4eb8eac8d58da9007fec10c7c29b\registers.
  Optimizing cells in module $paramod\scheduler\THREADS_PER_BLOCK=s32'00000000000000000000000000000100.
  Optimizing cells in module \alu.
  Optimizing cells in module \decoder.
  Optimizing cells in module \ducttape2cores.
  Optimizing cells in module \lsu.
Performed a total of 0 changes.

3.14.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$443b7d7e6fa51b4925ad1f73d225e8bfd7dc6c37\pc'.
Finding identical cells in module `$paramod$570077e6b96415b4d92362103cebadbad9f2b201\registers'.
Finding identical cells in module `$paramod$787a5da62fabe7841ceed3cf3518dd70b3e7c326\core'.
Finding identical cells in module `$paramod$a747760de5c733b6f88bb63119f261e23521a1b9\registers'.
Finding identical cells in module `$paramod$beb00772bac1a1e06ce8ff4195cf7b0af620cd82\fetcher'.
Finding identical cells in module `$paramod$c5a88488bedb7a9c9866110c9eda41ee27775c76\registers'.
Finding identical cells in module `$paramod$d08f185179db4eb8eac8d58da9007fec10c7c29b\registers'.
Finding identical cells in module `$paramod\scheduler\THREADS_PER_BLOCK=s32'00000000000000000000000000000100'.
Finding identical cells in module `\alu'.
Finding identical cells in module `\decoder'.
Finding identical cells in module `\ducttape2cores'.
Finding identical cells in module `\lsu'.
Removed a total of 0 cells.

3.14.6. Executing OPT_DFF pass (perform DFF optimizations).

3.14.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$443b7d7e6fa51b4925ad1f73d225e8bfd7dc6c37\pc..
Finding unused cells or wires in module $paramod$570077e6b96415b4d92362103cebadbad9f2b201\registers..
Finding unused cells or wires in module $paramod$787a5da62fabe7841ceed3cf3518dd70b3e7c326\core..
Finding unused cells or wires in module $paramod$a747760de5c733b6f88bb63119f261e23521a1b9\registers..
Finding unused cells or wires in module $paramod$beb00772bac1a1e06ce8ff4195cf7b0af620cd82\fetcher..
Finding unused cells or wires in module $paramod$c5a88488bedb7a9c9866110c9eda41ee27775c76\registers..
Finding unused cells or wires in module $paramod$d08f185179db4eb8eac8d58da9007fec10c7c29b\registers..
Finding unused cells or wires in module $paramod\scheduler\THREADS_PER_BLOCK=s32'00000000000000000000000000000100..
Finding unused cells or wires in module \alu..
Finding unused cells or wires in module \decoder..
Finding unused cells or wires in module \ducttape2cores..
Finding unused cells or wires in module \lsu..
Removed 3 unused cells and 16 unused wires.
<suppressed ~10 debug messages>

3.14.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$443b7d7e6fa51b4925ad1f73d225e8bfd7dc6c37\pc.
Optimizing module $paramod$570077e6b96415b4d92362103cebadbad9f2b201\registers.
Optimizing module $paramod$787a5da62fabe7841ceed3cf3518dd70b3e7c326\core.
Optimizing module $paramod$a747760de5c733b6f88bb63119f261e23521a1b9\registers.
Optimizing module $paramod$beb00772bac1a1e06ce8ff4195cf7b0af620cd82\fetcher.
Optimizing module $paramod$c5a88488bedb7a9c9866110c9eda41ee27775c76\registers.
Optimizing module $paramod$d08f185179db4eb8eac8d58da9007fec10c7c29b\registers.
Optimizing module $paramod\scheduler\THREADS_PER_BLOCK=s32'00000000000000000000000000000100.
Optimizing module alu.
Optimizing module decoder.
Optimizing module ducttape2cores.
Optimizing module lsu.

3.14.9. Rerunning OPT passes. (Maybe there is more to do..)

3.14.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$443b7d7e6fa51b4925ad1f73d225e8bfd7dc6c37\pc..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$570077e6b96415b4d92362103cebadbad9f2b201\registers..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$787a5da62fabe7841ceed3cf3518dd70b3e7c326\core..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod$a747760de5c733b6f88bb63119f261e23521a1b9\registers..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$beb00772bac1a1e06ce8ff4195cf7b0af620cd82\fetcher..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$c5a88488bedb7a9c9866110c9eda41ee27775c76\registers..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$d08f185179db4eb8eac8d58da9007fec10c7c29b\registers..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\scheduler\THREADS_PER_BLOCK=s32'00000000000000000000000000000100..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \alu..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \decoder..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \ducttape2cores..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \lsu..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~74 debug messages>

3.14.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$443b7d7e6fa51b4925ad1f73d225e8bfd7dc6c37\pc.
  Optimizing cells in module $paramod$570077e6b96415b4d92362103cebadbad9f2b201\registers.
  Optimizing cells in module $paramod$787a5da62fabe7841ceed3cf3518dd70b3e7c326\core.
  Optimizing cells in module $paramod$a747760de5c733b6f88bb63119f261e23521a1b9\registers.
  Optimizing cells in module $paramod$beb00772bac1a1e06ce8ff4195cf7b0af620cd82\fetcher.
  Optimizing cells in module $paramod$c5a88488bedb7a9c9866110c9eda41ee27775c76\registers.
  Optimizing cells in module $paramod$d08f185179db4eb8eac8d58da9007fec10c7c29b\registers.
  Optimizing cells in module $paramod\scheduler\THREADS_PER_BLOCK=s32'00000000000000000000000000000100.
  Optimizing cells in module \alu.
  Optimizing cells in module \decoder.
  Optimizing cells in module \ducttape2cores.
  Optimizing cells in module \lsu.
Performed a total of 0 changes.

3.14.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$443b7d7e6fa51b4925ad1f73d225e8bfd7dc6c37\pc'.
Finding identical cells in module `$paramod$570077e6b96415b4d92362103cebadbad9f2b201\registers'.
Finding identical cells in module `$paramod$787a5da62fabe7841ceed3cf3518dd70b3e7c326\core'.
Finding identical cells in module `$paramod$a747760de5c733b6f88bb63119f261e23521a1b9\registers'.
Finding identical cells in module `$paramod$beb00772bac1a1e06ce8ff4195cf7b0af620cd82\fetcher'.
Finding identical cells in module `$paramod$c5a88488bedb7a9c9866110c9eda41ee27775c76\registers'.
Finding identical cells in module `$paramod$d08f185179db4eb8eac8d58da9007fec10c7c29b\registers'.
Finding identical cells in module `$paramod\scheduler\THREADS_PER_BLOCK=s32'00000000000000000000000000000100'.
Finding identical cells in module `\alu'.
Finding identical cells in module `\decoder'.
Finding identical cells in module `\ducttape2cores'.
Finding identical cells in module `\lsu'.
Removed a total of 0 cells.

3.14.13. Executing OPT_DFF pass (perform DFF optimizations).

3.14.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$443b7d7e6fa51b4925ad1f73d225e8bfd7dc6c37\pc..
Finding unused cells or wires in module $paramod$570077e6b96415b4d92362103cebadbad9f2b201\registers..
Finding unused cells or wires in module $paramod$787a5da62fabe7841ceed3cf3518dd70b3e7c326\core..
Finding unused cells or wires in module $paramod$a747760de5c733b6f88bb63119f261e23521a1b9\registers..
Finding unused cells or wires in module $paramod$beb00772bac1a1e06ce8ff4195cf7b0af620cd82\fetcher..
Finding unused cells or wires in module $paramod$c5a88488bedb7a9c9866110c9eda41ee27775c76\registers..
Finding unused cells or wires in module $paramod$d08f185179db4eb8eac8d58da9007fec10c7c29b\registers..
Finding unused cells or wires in module $paramod\scheduler\THREADS_PER_BLOCK=s32'00000000000000000000000000000100..
Finding unused cells or wires in module \alu..
Finding unused cells or wires in module \decoder..
Finding unused cells or wires in module \ducttape2cores..
Finding unused cells or wires in module \lsu..

3.14.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$443b7d7e6fa51b4925ad1f73d225e8bfd7dc6c37\pc.
Optimizing module $paramod$570077e6b96415b4d92362103cebadbad9f2b201\registers.
Optimizing module $paramod$787a5da62fabe7841ceed3cf3518dd70b3e7c326\core.
Optimizing module $paramod$a747760de5c733b6f88bb63119f261e23521a1b9\registers.
Optimizing module $paramod$beb00772bac1a1e06ce8ff4195cf7b0af620cd82\fetcher.
Optimizing module $paramod$c5a88488bedb7a9c9866110c9eda41ee27775c76\registers.
Optimizing module $paramod$d08f185179db4eb8eac8d58da9007fec10c7c29b\registers.
Optimizing module $paramod\scheduler\THREADS_PER_BLOCK=s32'00000000000000000000000000000100.
Optimizing module alu.
Optimizing module decoder.
Optimizing module ducttape2cores.
Optimizing module lsu.

3.14.16. Finished OPT passes. (There is nothing left to do.)

3.15. Executing MEMORY pass.

3.15.1. Executing OPT_MEM pass (optimize memories).
Performed a total of 0 transformations.

3.15.2. Executing OPT_MEM_PRIORITY pass (removing unnecessary memory write priority relations).
Performed a total of 492 transformations.

3.15.3. Executing OPT_MEM_FEEDBACK pass (finding memory read-to-write feedback paths).
  Analyzing $paramod$570077e6b96415b4d92362103cebadbad9f2b201\registers.registers write port 0.
  Analyzing $paramod$570077e6b96415b4d92362103cebadbad9f2b201\registers.registers write port 1.
  Analyzing $paramod$570077e6b96415b4d92362103cebadbad9f2b201\registers.registers write port 2.
  Analyzing $paramod$570077e6b96415b4d92362103cebadbad9f2b201\registers.registers write port 3.
  Analyzing $paramod$570077e6b96415b4d92362103cebadbad9f2b201\registers.registers write port 4.
  Analyzing $paramod$570077e6b96415b4d92362103cebadbad9f2b201\registers.registers write port 5.
  Analyzing $paramod$570077e6b96415b4d92362103cebadbad9f2b201\registers.registers write port 6.
  Analyzing $paramod$570077e6b96415b4d92362103cebadbad9f2b201\registers.registers write port 7.
  Analyzing $paramod$570077e6b96415b4d92362103cebadbad9f2b201\registers.registers write port 8.
  Analyzing $paramod$570077e6b96415b4d92362103cebadbad9f2b201\registers.registers write port 9.
  Analyzing $paramod$570077e6b96415b4d92362103cebadbad9f2b201\registers.registers write port 10.
  Analyzing $paramod$570077e6b96415b4d92362103cebadbad9f2b201\registers.registers write port 11.
  Analyzing $paramod$570077e6b96415b4d92362103cebadbad9f2b201\registers.registers write port 12.
  Analyzing $paramod$570077e6b96415b4d92362103cebadbad9f2b201\registers.registers write port 13.
  Analyzing $paramod$570077e6b96415b4d92362103cebadbad9f2b201\registers.registers write port 14.
  Analyzing $paramod$570077e6b96415b4d92362103cebadbad9f2b201\registers.registers write port 15.
  Analyzing $paramod$570077e6b96415b4d92362103cebadbad9f2b201\registers.registers write port 16.
  Analyzing $paramod$570077e6b96415b4d92362103cebadbad9f2b201\registers.registers write port 17.
  Analyzing $paramod$570077e6b96415b4d92362103cebadbad9f2b201\registers.registers write port 18.
  Analyzing $paramod$570077e6b96415b4d92362103cebadbad9f2b201\registers.registers write port 19.
  Analyzing $paramod$a747760de5c733b6f88bb63119f261e23521a1b9\registers.registers write port 0.
  Analyzing $paramod$a747760de5c733b6f88bb63119f261e23521a1b9\registers.registers write port 1.
  Analyzing $paramod$a747760de5c733b6f88bb63119f261e23521a1b9\registers.registers write port 2.
  Analyzing $paramod$a747760de5c733b6f88bb63119f261e23521a1b9\registers.registers write port 3.
  Analyzing $paramod$a747760de5c733b6f88bb63119f261e23521a1b9\registers.registers write port 4.
  Analyzing $paramod$a747760de5c733b6f88bb63119f261e23521a1b9\registers.registers write port 5.
  Analyzing $paramod$a747760de5c733b6f88bb63119f261e23521a1b9\registers.registers write port 6.
  Analyzing $paramod$a747760de5c733b6f88bb63119f261e23521a1b9\registers.registers write port 7.
  Analyzing $paramod$a747760de5c733b6f88bb63119f261e23521a1b9\registers.registers write port 8.
  Analyzing $paramod$a747760de5c733b6f88bb63119f261e23521a1b9\registers.registers write port 9.
  Analyzing $paramod$a747760de5c733b6f88bb63119f261e23521a1b9\registers.registers write port 10.
  Analyzing $paramod$a747760de5c733b6f88bb63119f261e23521a1b9\registers.registers write port 11.
  Analyzing $paramod$a747760de5c733b6f88bb63119f261e23521a1b9\registers.registers write port 12.
  Analyzing $paramod$a747760de5c733b6f88bb63119f261e23521a1b9\registers.registers write port 13.
  Analyzing $paramod$a747760de5c733b6f88bb63119f261e23521a1b9\registers.registers write port 14.
  Analyzing $paramod$a747760de5c733b6f88bb63119f261e23521a1b9\registers.registers write port 15.
  Analyzing $paramod$a747760de5c733b6f88bb63119f261e23521a1b9\registers.registers write port 16.
  Analyzing $paramod$a747760de5c733b6f88bb63119f261e23521a1b9\registers.registers write port 17.
  Analyzing $paramod$a747760de5c733b6f88bb63119f261e23521a1b9\registers.registers write port 18.
  Analyzing $paramod$a747760de5c733b6f88bb63119f261e23521a1b9\registers.registers write port 19.
  Analyzing $paramod$c5a88488bedb7a9c9866110c9eda41ee27775c76\registers.registers write port 0.
  Analyzing $paramod$c5a88488bedb7a9c9866110c9eda41ee27775c76\registers.registers write port 1.
  Analyzing $paramod$c5a88488bedb7a9c9866110c9eda41ee27775c76\registers.registers write port 2.
  Analyzing $paramod$c5a88488bedb7a9c9866110c9eda41ee27775c76\registers.registers write port 3.
  Analyzing $paramod$c5a88488bedb7a9c9866110c9eda41ee27775c76\registers.registers write port 4.
  Analyzing $paramod$c5a88488bedb7a9c9866110c9eda41ee27775c76\registers.registers write port 5.
  Analyzing $paramod$c5a88488bedb7a9c9866110c9eda41ee27775c76\registers.registers write port 6.
  Analyzing $paramod$c5a88488bedb7a9c9866110c9eda41ee27775c76\registers.registers write port 7.
  Analyzing $paramod$c5a88488bedb7a9c9866110c9eda41ee27775c76\registers.registers write port 8.
  Analyzing $paramod$c5a88488bedb7a9c9866110c9eda41ee27775c76\registers.registers write port 9.
  Analyzing $paramod$c5a88488bedb7a9c9866110c9eda41ee27775c76\registers.registers write port 10.
  Analyzing $paramod$c5a88488bedb7a9c9866110c9eda41ee27775c76\registers.registers write port 11.
  Analyzing $paramod$c5a88488bedb7a9c9866110c9eda41ee27775c76\registers.registers write port 12.
  Analyzing $paramod$c5a88488bedb7a9c9866110c9eda41ee27775c76\registers.registers write port 13.
  Analyzing $paramod$c5a88488bedb7a9c9866110c9eda41ee27775c76\registers.registers write port 14.
  Analyzing $paramod$c5a88488bedb7a9c9866110c9eda41ee27775c76\registers.registers write port 15.
  Analyzing $paramod$c5a88488bedb7a9c9866110c9eda41ee27775c76\registers.registers write port 16.
  Analyzing $paramod$c5a88488bedb7a9c9866110c9eda41ee27775c76\registers.registers write port 17.
  Analyzing $paramod$c5a88488bedb7a9c9866110c9eda41ee27775c76\registers.registers write port 18.
  Analyzing $paramod$c5a88488bedb7a9c9866110c9eda41ee27775c76\registers.registers write port 19.
  Analyzing $paramod$d08f185179db4eb8eac8d58da9007fec10c7c29b\registers.registers write port 0.
  Analyzing $paramod$d08f185179db4eb8eac8d58da9007fec10c7c29b\registers.registers write port 1.
  Analyzing $paramod$d08f185179db4eb8eac8d58da9007fec10c7c29b\registers.registers write port 2.
  Analyzing $paramod$d08f185179db4eb8eac8d58da9007fec10c7c29b\registers.registers write port 3.
  Analyzing $paramod$d08f185179db4eb8eac8d58da9007fec10c7c29b\registers.registers write port 4.
  Analyzing $paramod$d08f185179db4eb8eac8d58da9007fec10c7c29b\registers.registers write port 5.
  Analyzing $paramod$d08f185179db4eb8eac8d58da9007fec10c7c29b\registers.registers write port 6.
  Analyzing $paramod$d08f185179db4eb8eac8d58da9007fec10c7c29b\registers.registers write port 7.
  Analyzing $paramod$d08f185179db4eb8eac8d58da9007fec10c7c29b\registers.registers write port 8.
  Analyzing $paramod$d08f185179db4eb8eac8d58da9007fec10c7c29b\registers.registers write port 9.
  Analyzing $paramod$d08f185179db4eb8eac8d58da9007fec10c7c29b\registers.registers write port 10.
  Analyzing $paramod$d08f185179db4eb8eac8d58da9007fec10c7c29b\registers.registers write port 11.
  Analyzing $paramod$d08f185179db4eb8eac8d58da9007fec10c7c29b\registers.registers write port 12.
  Analyzing $paramod$d08f185179db4eb8eac8d58da9007fec10c7c29b\registers.registers write port 13.
  Analyzing $paramod$d08f185179db4eb8eac8d58da9007fec10c7c29b\registers.registers write port 14.
  Analyzing $paramod$d08f185179db4eb8eac8d58da9007fec10c7c29b\registers.registers write port 15.
  Analyzing $paramod$d08f185179db4eb8eac8d58da9007fec10c7c29b\registers.registers write port 16.
  Analyzing $paramod$d08f185179db4eb8eac8d58da9007fec10c7c29b\registers.registers write port 17.
  Analyzing $paramod$d08f185179db4eb8eac8d58da9007fec10c7c29b\registers.registers write port 18.
  Analyzing $paramod$d08f185179db4eb8eac8d58da9007fec10c7c29b\registers.registers write port 19.

3.15.4. Executing MEMORY_BMUX2ROM pass (converting muxes to ROMs).

3.15.5. Executing MEMORY_DFF pass (merging $dff cells to $memrd).
Checking read port `\registers'[0] in module `$paramod$570077e6b96415b4d92362103cebadbad9f2b201\registers': merging output FF to cell.
    Write port 0: don't care on collision.
    Write port 1: don't care on collision.
    Write port 2: don't care on collision.
    Write port 3: don't care on collision.
    Write port 4: don't care on collision.
    Write port 5: don't care on collision.
    Write port 6: don't care on collision.
    Write port 7: don't care on collision.
    Write port 8: don't care on collision.
    Write port 9: don't care on collision.
    Write port 10: don't care on collision.
    Write port 11: don't care on collision.
    Write port 12: don't care on collision.
    Write port 13: don't care on collision.
    Write port 14: don't care on collision.
    Write port 15: don't care on collision.
    Write port 16: non-transparent.
    Write port 17: don't care on collision.
    Write port 18: don't care on collision.
    Write port 19: don't care on collision.
Checking read port `\registers'[1] in module `$paramod$570077e6b96415b4d92362103cebadbad9f2b201\registers': merging output FF to cell.
    Write port 0: don't care on collision.
    Write port 1: don't care on collision.
    Write port 2: don't care on collision.
    Write port 3: don't care on collision.
    Write port 4: don't care on collision.
    Write port 5: don't care on collision.
    Write port 6: don't care on collision.
    Write port 7: don't care on collision.
    Write port 8: don't care on collision.
    Write port 9: don't care on collision.
    Write port 10: don't care on collision.
    Write port 11: don't care on collision.
    Write port 12: don't care on collision.
    Write port 13: don't care on collision.
    Write port 14: don't care on collision.
    Write port 15: don't care on collision.
    Write port 16: non-transparent.
    Write port 17: don't care on collision.
    Write port 18: don't care on collision.
    Write port 19: don't care on collision.
Checking read port `\registers'[0] in module `$paramod$a747760de5c733b6f88bb63119f261e23521a1b9\registers': merging output FF to cell.
    Write port 0: don't care on collision.
    Write port 1: don't care on collision.
    Write port 2: don't care on collision.
    Write port 3: don't care on collision.
    Write port 4: don't care on collision.
    Write port 5: don't care on collision.
    Write port 6: don't care on collision.
    Write port 7: don't care on collision.
    Write port 8: don't care on collision.
    Write port 9: don't care on collision.
    Write port 10: don't care on collision.
    Write port 11: don't care on collision.
    Write port 12: don't care on collision.
    Write port 13: don't care on collision.
    Write port 14: don't care on collision.
    Write port 15: don't care on collision.
    Write port 16: non-transparent.
    Write port 17: don't care on collision.
    Write port 18: don't care on collision.
    Write port 19: don't care on collision.
Checking read port `\registers'[1] in module `$paramod$a747760de5c733b6f88bb63119f261e23521a1b9\registers': merging output FF to cell.
    Write port 0: don't care on collision.
    Write port 1: don't care on collision.
    Write port 2: don't care on collision.
    Write port 3: don't care on collision.
    Write port 4: don't care on collision.
    Write port 5: don't care on collision.
    Write port 6: don't care on collision.
    Write port 7: don't care on collision.
    Write port 8: don't care on collision.
    Write port 9: don't care on collision.
    Write port 10: don't care on collision.
    Write port 11: don't care on collision.
    Write port 12: don't care on collision.
    Write port 13: don't care on collision.
    Write port 14: don't care on collision.
    Write port 15: don't care on collision.
    Write port 16: non-transparent.
    Write port 17: don't care on collision.
    Write port 18: don't care on collision.
    Write port 19: don't care on collision.
Checking read port `\registers'[0] in module `$paramod$c5a88488bedb7a9c9866110c9eda41ee27775c76\registers': merging output FF to cell.
    Write port 0: don't care on collision.
    Write port 1: don't care on collision.
    Write port 2: don't care on collision.
    Write port 3: don't care on collision.
    Write port 4: don't care on collision.
    Write port 5: don't care on collision.
    Write port 6: don't care on collision.
    Write port 7: don't care on collision.
    Write port 8: don't care on collision.
    Write port 9: don't care on collision.
    Write port 10: don't care on collision.
    Write port 11: don't care on collision.
    Write port 12: don't care on collision.
    Write port 13: don't care on collision.
    Write port 14: don't care on collision.
    Write port 15: don't care on collision.
    Write port 16: non-transparent.
    Write port 17: don't care on collision.
    Write port 18: don't care on collision.
    Write port 19: don't care on collision.
Checking read port `\registers'[1] in module `$paramod$c5a88488bedb7a9c9866110c9eda41ee27775c76\registers': merging output FF to cell.
    Write port 0: don't care on collision.
    Write port 1: don't care on collision.
    Write port 2: don't care on collision.
    Write port 3: don't care on collision.
    Write port 4: don't care on collision.
    Write port 5: don't care on collision.
    Write port 6: don't care on collision.
    Write port 7: don't care on collision.
    Write port 8: don't care on collision.
    Write port 9: don't care on collision.
    Write port 10: don't care on collision.
    Write port 11: don't care on collision.
    Write port 12: don't care on collision.
    Write port 13: don't care on collision.
    Write port 14: don't care on collision.
    Write port 15: don't care on collision.
    Write port 16: non-transparent.
    Write port 17: don't care on collision.
    Write port 18: don't care on collision.
    Write port 19: don't care on collision.
Checking read port `\registers'[0] in module `$paramod$d08f185179db4eb8eac8d58da9007fec10c7c29b\registers': merging output FF to cell.
    Write port 0: don't care on collision.
    Write port 1: don't care on collision.
    Write port 2: don't care on collision.
    Write port 3: don't care on collision.
    Write port 4: don't care on collision.
    Write port 5: don't care on collision.
    Write port 6: don't care on collision.
    Write port 7: don't care on collision.
    Write port 8: don't care on collision.
    Write port 9: don't care on collision.
    Write port 10: don't care on collision.
    Write port 11: don't care on collision.
    Write port 12: don't care on collision.
    Write port 13: don't care on collision.
    Write port 14: don't care on collision.
    Write port 15: don't care on collision.
    Write port 16: non-transparent.
    Write port 17: don't care on collision.
    Write port 18: don't care on collision.
    Write port 19: don't care on collision.
Checking read port `\registers'[1] in module `$paramod$d08f185179db4eb8eac8d58da9007fec10c7c29b\registers': merging output FF to cell.
    Write port 0: don't care on collision.
    Write port 1: don't care on collision.
    Write port 2: don't care on collision.
    Write port 3: don't care on collision.
    Write port 4: don't care on collision.
    Write port 5: don't care on collision.
    Write port 6: don't care on collision.
    Write port 7: don't care on collision.
    Write port 8: don't care on collision.
    Write port 9: don't care on collision.
    Write port 10: don't care on collision.
    Write port 11: don't care on collision.
    Write port 12: don't care on collision.
    Write port 13: don't care on collision.
    Write port 14: don't care on collision.
    Write port 15: don't care on collision.
    Write port 16: non-transparent.
    Write port 17: don't care on collision.
    Write port 18: don't care on collision.
    Write port 19: don't care on collision.

3.15.6. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$443b7d7e6fa51b4925ad1f73d225e8bfd7dc6c37\pc..
Finding unused cells or wires in module $paramod$570077e6b96415b4d92362103cebadbad9f2b201\registers..
Finding unused cells or wires in module $paramod$787a5da62fabe7841ceed3cf3518dd70b3e7c326\core..
Finding unused cells or wires in module $paramod$a747760de5c733b6f88bb63119f261e23521a1b9\registers..
Finding unused cells or wires in module $paramod$beb00772bac1a1e06ce8ff4195cf7b0af620cd82\fetcher..
Finding unused cells or wires in module $paramod$c5a88488bedb7a9c9866110c9eda41ee27775c76\registers..
Finding unused cells or wires in module $paramod$d08f185179db4eb8eac8d58da9007fec10c7c29b\registers..
Finding unused cells or wires in module $paramod\scheduler\THREADS_PER_BLOCK=s32'00000000000000000000000000000100..
Finding unused cells or wires in module \alu..
Finding unused cells or wires in module \decoder..
Finding unused cells or wires in module \ducttape2cores..
Finding unused cells or wires in module \lsu..
Removed 8 unused cells and 72 unused wires.
<suppressed ~12 debug messages>

3.15.7. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).
Consolidating read ports of memory $paramod$570077e6b96415b4d92362103cebadbad9f2b201\registers.registers by address:
Consolidating write ports of memory $paramod$570077e6b96415b4d92362103cebadbad9f2b201\registers.registers by address:
  Merging ports 0, 1 (address 4'0000).
  Merging ports 0, 2 (address 4'0000).
  Merging ports 0, 3 (address 4'0000).
  Merging ports 0, 4 (address 4'0000).
  Merging ports 0, 5 (address 4'0000).
  Merging ports 0, 6 (address 4'0000).
  Merging ports 0, 7 (address 4'0000).
  Merging ports 0, 8 (address 4'0000).
  Merging ports 10, 11 (address 4'1010).
  Merging ports 12, 13 (address 4'1100).
  Merging ports 12, 14 (address 4'1100).
  Merging ports 12, 15 (address 4'1100).
  Merging ports 12, 16 (address 4'1100).
  Merging ports 17, 18 (address \decoded_rd_address).
  Merging ports 17, 19 (address \decoded_rd_address).
Consolidating write ports of memory $paramod$570077e6b96415b4d92362103cebadbad9f2b201\registers.registers by address:
  Merging ports 1, 2 (address 4'1001).
  Merging ports 1, 3 (address 4'1000).
Consolidating write ports of memory $paramod$570077e6b96415b4d92362103cebadbad9f2b201\registers.registers by address:
Consolidating write ports of memory $paramod$570077e6b96415b4d92362103cebadbad9f2b201\registers.registers using sat-based resource sharing:
Consolidating read ports of memory $paramod$a747760de5c733b6f88bb63119f261e23521a1b9\registers.registers by address:
Consolidating write ports of memory $paramod$a747760de5c733b6f88bb63119f261e23521a1b9\registers.registers by address:
  Merging ports 0, 1 (address 4'0000).
  Merging ports 0, 2 (address 4'0000).
  Merging ports 0, 3 (address 4'0000).
  Merging ports 0, 4 (address 4'0000).
  Merging ports 0, 5 (address 4'0000).
  Merging ports 0, 6 (address 4'0000).
  Merging ports 0, 7 (address 4'0000).
  Merging ports 0, 8 (address 4'0000).
  Merging ports 10, 11 (address 4'1010).
  Merging ports 12, 13 (address 4'1100).
  Merging ports 12, 14 (address 4'1100).
  Merging ports 12, 15 (address 4'1100).
  Merging ports 12, 16 (address 4'1100).
  Merging ports 17, 18 (address \decoded_rd_address).
  Merging ports 17, 19 (address \decoded_rd_address).
Consolidating write ports of memory $paramod$a747760de5c733b6f88bb63119f261e23521a1b9\registers.registers by address:
  Merging ports 1, 2 (address 4'1001).
  Merging ports 1, 3 (address 4'1000).
Consolidating write ports of memory $paramod$a747760de5c733b6f88bb63119f261e23521a1b9\registers.registers by address:
Consolidating write ports of memory $paramod$a747760de5c733b6f88bb63119f261e23521a1b9\registers.registers using sat-based resource sharing:
Consolidating read ports of memory $paramod$c5a88488bedb7a9c9866110c9eda41ee27775c76\registers.registers by address:
Consolidating write ports of memory $paramod$c5a88488bedb7a9c9866110c9eda41ee27775c76\registers.registers by address:
  Merging ports 0, 1 (address 4'0000).
  Merging ports 0, 2 (address 4'0000).
  Merging ports 0, 3 (address 4'0000).
  Merging ports 0, 4 (address 4'0000).
  Merging ports 0, 5 (address 4'0000).
  Merging ports 0, 6 (address 4'0000).
  Merging ports 0, 7 (address 4'0000).
  Merging ports 0, 8 (address 4'0000).
  Merging ports 10, 11 (address 4'1010).
  Merging ports 12, 13 (address 4'1100).
  Merging ports 12, 14 (address 4'1100).
  Merging ports 12, 15 (address 4'1100).
  Merging ports 12, 16 (address 4'1100).
  Merging ports 17, 18 (address \decoded_rd_address).
  Merging ports 17, 19 (address \decoded_rd_address).
Consolidating write ports of memory $paramod$c5a88488bedb7a9c9866110c9eda41ee27775c76\registers.registers by address:
  Merging ports 1, 2 (address 4'1001).
  Merging ports 1, 3 (address 4'1000).
Consolidating write ports of memory $paramod$c5a88488bedb7a9c9866110c9eda41ee27775c76\registers.registers by address:
Consolidating write ports of memory $paramod$c5a88488bedb7a9c9866110c9eda41ee27775c76\registers.registers using sat-based resource sharing:
Consolidating read ports of memory $paramod$d08f185179db4eb8eac8d58da9007fec10c7c29b\registers.registers by address:
Consolidating write ports of memory $paramod$d08f185179db4eb8eac8d58da9007fec10c7c29b\registers.registers by address:
  Merging ports 0, 1 (address 4'0000).
  Merging ports 0, 2 (address 4'0000).
  Merging ports 0, 3 (address 4'0000).
  Merging ports 0, 4 (address 4'0000).
  Merging ports 0, 5 (address 4'0000).
  Merging ports 0, 6 (address 4'0000).
  Merging ports 0, 7 (address 4'0000).
  Merging ports 0, 8 (address 4'0000).
  Merging ports 10, 11 (address 4'1010).
  Merging ports 12, 13 (address 4'1100).
  Merging ports 12, 14 (address 4'1100).
  Merging ports 12, 15 (address 4'1100).
  Merging ports 12, 16 (address 4'1100).
  Merging ports 17, 18 (address \decoded_rd_address).
  Merging ports 17, 19 (address \decoded_rd_address).
Consolidating write ports of memory $paramod$d08f185179db4eb8eac8d58da9007fec10c7c29b\registers.registers by address:
  Merging ports 1, 2 (address 4'1001).
  Merging ports 1, 3 (address 4'1000).
Consolidating write ports of memory $paramod$d08f185179db4eb8eac8d58da9007fec10c7c29b\registers.registers by address:
Consolidating write ports of memory $paramod$d08f185179db4eb8eac8d58da9007fec10c7c29b\registers.registers using sat-based resource sharing:

3.15.8. Executing OPT_MEM_WIDEN pass (optimize memories where all ports are wide).
Performed a total of 0 transformations.

3.15.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$443b7d7e6fa51b4925ad1f73d225e8bfd7dc6c37\pc..
Finding unused cells or wires in module $paramod$570077e6b96415b4d92362103cebadbad9f2b201\registers..
Finding unused cells or wires in module $paramod$787a5da62fabe7841ceed3cf3518dd70b3e7c326\core..
Finding unused cells or wires in module $paramod$a747760de5c733b6f88bb63119f261e23521a1b9\registers..
Finding unused cells or wires in module $paramod$beb00772bac1a1e06ce8ff4195cf7b0af620cd82\fetcher..
Finding unused cells or wires in module $paramod$c5a88488bedb7a9c9866110c9eda41ee27775c76\registers..
Finding unused cells or wires in module $paramod$d08f185179db4eb8eac8d58da9007fec10c7c29b\registers..
Finding unused cells or wires in module $paramod\scheduler\THREADS_PER_BLOCK=s32'00000000000000000000000000000100..
Finding unused cells or wires in module \alu..
Finding unused cells or wires in module \decoder..
Finding unused cells or wires in module \ducttape2cores..
Finding unused cells or wires in module \lsu..
Removed 60 unused cells and 60 unused wires.
<suppressed ~64 debug messages>

3.15.10. Executing MEMORY_COLLECT pass (generating $mem cells).

3.16. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$443b7d7e6fa51b4925ad1f73d225e8bfd7dc6c37\pc..
Finding unused cells or wires in module $paramod$570077e6b96415b4d92362103cebadbad9f2b201\registers..
Finding unused cells or wires in module $paramod$787a5da62fabe7841ceed3cf3518dd70b3e7c326\core..
Finding unused cells or wires in module $paramod$a747760de5c733b6f88bb63119f261e23521a1b9\registers..
Finding unused cells or wires in module $paramod$beb00772bac1a1e06ce8ff4195cf7b0af620cd82\fetcher..
Finding unused cells or wires in module $paramod$c5a88488bedb7a9c9866110c9eda41ee27775c76\registers..
Finding unused cells or wires in module $paramod$d08f185179db4eb8eac8d58da9007fec10c7c29b\registers..
Finding unused cells or wires in module $paramod\scheduler\THREADS_PER_BLOCK=s32'00000000000000000000000000000100..
Finding unused cells or wires in module \alu..
Finding unused cells or wires in module \decoder..
Finding unused cells or wires in module \ducttape2cores..
Finding unused cells or wires in module \lsu..

3.17. Executing OPT pass (performing simple optimizations).

3.17.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$443b7d7e6fa51b4925ad1f73d225e8bfd7dc6c37\pc.
Optimizing module $paramod$570077e6b96415b4d92362103cebadbad9f2b201\registers.
<suppressed ~31 debug messages>
Optimizing module $paramod$787a5da62fabe7841ceed3cf3518dd70b3e7c326\core.
<suppressed ~2 debug messages>
Optimizing module $paramod$a747760de5c733b6f88bb63119f261e23521a1b9\registers.
<suppressed ~31 debug messages>
Optimizing module $paramod$beb00772bac1a1e06ce8ff4195cf7b0af620cd82\fetcher.
<suppressed ~7 debug messages>
Optimizing module $paramod$c5a88488bedb7a9c9866110c9eda41ee27775c76\registers.
<suppressed ~31 debug messages>
Optimizing module $paramod$d08f185179db4eb8eac8d58da9007fec10c7c29b\registers.
<suppressed ~31 debug messages>
Optimizing module $paramod\scheduler\THREADS_PER_BLOCK=s32'00000000000000000000000000000100.
<suppressed ~22 debug messages>
Optimizing module alu.
<suppressed ~1 debug messages>
Optimizing module decoder.
<suppressed ~6 debug messages>
Optimizing module ducttape2cores.
Optimizing module lsu.
<suppressed ~4 debug messages>

3.17.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$443b7d7e6fa51b4925ad1f73d225e8bfd7dc6c37\pc'.
Finding identical cells in module `$paramod$570077e6b96415b4d92362103cebadbad9f2b201\registers'.
Finding identical cells in module `$paramod$787a5da62fabe7841ceed3cf3518dd70b3e7c326\core'.
<suppressed ~3 debug messages>
Finding identical cells in module `$paramod$a747760de5c733b6f88bb63119f261e23521a1b9\registers'.
Finding identical cells in module `$paramod$beb00772bac1a1e06ce8ff4195cf7b0af620cd82\fetcher'.
Finding identical cells in module `$paramod$c5a88488bedb7a9c9866110c9eda41ee27775c76\registers'.
Finding identical cells in module `$paramod$d08f185179db4eb8eac8d58da9007fec10c7c29b\registers'.
Finding identical cells in module `$paramod\scheduler\THREADS_PER_BLOCK=s32'00000000000000000000000000000100'.
Finding identical cells in module `\alu'.
Finding identical cells in module `\decoder'.
Finding identical cells in module `\ducttape2cores'.
Finding identical cells in module `\lsu'.
<suppressed ~3 debug messages>
Removed a total of 2 cells.

3.17.3. Executing OPT_DFF pass (perform DFF optimizations).

3.17.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$443b7d7e6fa51b4925ad1f73d225e8bfd7dc6c37\pc..
Finding unused cells or wires in module $paramod$570077e6b96415b4d92362103cebadbad9f2b201\registers..
Finding unused cells or wires in module $paramod$787a5da62fabe7841ceed3cf3518dd70b3e7c326\core..
Finding unused cells or wires in module $paramod$a747760de5c733b6f88bb63119f261e23521a1b9\registers..
Finding unused cells or wires in module $paramod$beb00772bac1a1e06ce8ff4195cf7b0af620cd82\fetcher..
Finding unused cells or wires in module $paramod$c5a88488bedb7a9c9866110c9eda41ee27775c76\registers..
Finding unused cells or wires in module $paramod$d08f185179db4eb8eac8d58da9007fec10c7c29b\registers..
Finding unused cells or wires in module $paramod\scheduler\THREADS_PER_BLOCK=s32'00000000000000000000000000000100..
Finding unused cells or wires in module \alu..
Finding unused cells or wires in module \decoder..
Finding unused cells or wires in module \ducttape2cores..
Finding unused cells or wires in module \lsu..
Removed 3 unused cells and 124 unused wires.
<suppressed ~13 debug messages>

3.17.5. Finished fast OPT passes.

3.18. Executing MEMORY_MAP pass (converting memories to logic and flip-flops).
Mapping memory \registers in module $paramod$570077e6b96415b4d92362103cebadbad9f2b201\registers:
  created 16 $dff cells and 0 static cells of width 8.
Extracted data FF from read port 0 of $paramod$570077e6b96415b4d92362103cebadbad9f2b201\registers.registers: $\registers$rdreg[0]
Extracted data FF from read port 1 of $paramod$570077e6b96415b4d92362103cebadbad9f2b201\registers.registers: $\registers$rdreg[1]
  read interface: 2 $dff and 30 $mux cells.
  write interface: 48 write mux blocks.
Mapping memory \registers in module $paramod$a747760de5c733b6f88bb63119f261e23521a1b9\registers:
  created 16 $dff cells and 0 static cells of width 8.
Extracted data FF from read port 0 of $paramod$a747760de5c733b6f88bb63119f261e23521a1b9\registers.registers: $\registers$rdreg[0]
Extracted data FF from read port 1 of $paramod$a747760de5c733b6f88bb63119f261e23521a1b9\registers.registers: $\registers$rdreg[1]
  read interface: 2 $dff and 30 $mux cells.
  write interface: 48 write mux blocks.
Mapping memory \registers in module $paramod$c5a88488bedb7a9c9866110c9eda41ee27775c76\registers:
  created 16 $dff cells and 0 static cells of width 8.
Extracted data FF from read port 0 of $paramod$c5a88488bedb7a9c9866110c9eda41ee27775c76\registers.registers: $\registers$rdreg[0]
Extracted data FF from read port 1 of $paramod$c5a88488bedb7a9c9866110c9eda41ee27775c76\registers.registers: $\registers$rdreg[1]
  read interface: 2 $dff and 30 $mux cells.
  write interface: 48 write mux blocks.
Mapping memory \registers in module $paramod$d08f185179db4eb8eac8d58da9007fec10c7c29b\registers:
  created 16 $dff cells and 0 static cells of width 8.
Extracted data FF from read port 0 of $paramod$d08f185179db4eb8eac8d58da9007fec10c7c29b\registers.registers: $\registers$rdreg[0]
Extracted data FF from read port 1 of $paramod$d08f185179db4eb8eac8d58da9007fec10c7c29b\registers.registers: $\registers$rdreg[1]
  read interface: 2 $dff and 30 $mux cells.
  write interface: 48 write mux blocks.

3.19. Executing OPT pass (performing simple optimizations).

3.19.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$443b7d7e6fa51b4925ad1f73d225e8bfd7dc6c37\pc.
Optimizing module $paramod$570077e6b96415b4d92362103cebadbad9f2b201\registers.
<suppressed ~109 debug messages>
Optimizing module $paramod$787a5da62fabe7841ceed3cf3518dd70b3e7c326\core.
Optimizing module $paramod$a747760de5c733b6f88bb63119f261e23521a1b9\registers.
<suppressed ~109 debug messages>
Optimizing module $paramod$beb00772bac1a1e06ce8ff4195cf7b0af620cd82\fetcher.
<suppressed ~1 debug messages>
Optimizing module $paramod$c5a88488bedb7a9c9866110c9eda41ee27775c76\registers.
<suppressed ~109 debug messages>
Optimizing module $paramod$d08f185179db4eb8eac8d58da9007fec10c7c29b\registers.
<suppressed ~109 debug messages>
Optimizing module $paramod\scheduler\THREADS_PER_BLOCK=s32'00000000000000000000000000000100.
Optimizing module alu.
Optimizing module decoder.
Optimizing module ducttape2cores.
Optimizing module lsu.
<suppressed ~1 debug messages>

3.19.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$443b7d7e6fa51b4925ad1f73d225e8bfd7dc6c37\pc'.
Finding identical cells in module `$paramod$570077e6b96415b4d92362103cebadbad9f2b201\registers'.
Finding identical cells in module `$paramod$787a5da62fabe7841ceed3cf3518dd70b3e7c326\core'.
Finding identical cells in module `$paramod$a747760de5c733b6f88bb63119f261e23521a1b9\registers'.
Finding identical cells in module `$paramod$beb00772bac1a1e06ce8ff4195cf7b0af620cd82\fetcher'.
Finding identical cells in module `$paramod$c5a88488bedb7a9c9866110c9eda41ee27775c76\registers'.
Finding identical cells in module `$paramod$d08f185179db4eb8eac8d58da9007fec10c7c29b\registers'.
Finding identical cells in module `$paramod\scheduler\THREADS_PER_BLOCK=s32'00000000000000000000000000000100'.
Finding identical cells in module `\alu'.
Finding identical cells in module `\decoder'.
Finding identical cells in module `\ducttape2cores'.
Finding identical cells in module `\lsu'.
Removed a total of 0 cells.

3.19.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$443b7d7e6fa51b4925ad1f73d225e8bfd7dc6c37\pc..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$570077e6b96415b4d92362103cebadbad9f2b201\registers..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$787a5da62fabe7841ceed3cf3518dd70b3e7c326\core..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod$a747760de5c733b6f88bb63119f261e23521a1b9\registers..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$beb00772bac1a1e06ce8ff4195cf7b0af620cd82\fetcher..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$c5a88488bedb7a9c9866110c9eda41ee27775c76\registers..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$d08f185179db4eb8eac8d58da9007fec10c7c29b\registers..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\scheduler\THREADS_PER_BLOCK=s32'00000000000000000000000000000100..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \alu..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \decoder..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \ducttape2cores..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \lsu..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~108 debug messages>

3.19.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$443b7d7e6fa51b4925ad1f73d225e8bfd7dc6c37\pc.
  Optimizing cells in module $paramod$570077e6b96415b4d92362103cebadbad9f2b201\registers.
  Optimizing cells in module $paramod$787a5da62fabe7841ceed3cf3518dd70b3e7c326\core.
  Optimizing cells in module $paramod$a747760de5c733b6f88bb63119f261e23521a1b9\registers.
  Optimizing cells in module $paramod$beb00772bac1a1e06ce8ff4195cf7b0af620cd82\fetcher.
    Consolidated identical input bits for $pmux cell $procmux$4747:
      Old ports: A=3'001, B=6'010000, Y=$procmux$4747_Y
      New ports: A=2'01, B=4'1000, Y=$procmux$4747_Y [1:0]
      New connections: $procmux$4747_Y [2] = 1'0
  Optimizing cells in module $paramod$beb00772bac1a1e06ce8ff4195cf7b0af620cd82\fetcher.
  Optimizing cells in module $paramod$c5a88488bedb7a9c9866110c9eda41ee27775c76\registers.
  Optimizing cells in module $paramod$d08f185179db4eb8eac8d58da9007fec10c7c29b\registers.
  Optimizing cells in module $paramod\scheduler\THREADS_PER_BLOCK=s32'00000000000000000000000000000100.
    Consolidated identical input bits for $mux cell $procmux$4785:
      Old ports: A=2'00, B=2'10, Y=$10\sv2v_autoblock_1._sv2v_jump[1:0]
      New ports: A=1'0, B=1'1, Y=$10\sv2v_autoblock_1._sv2v_jump[1:0] [1]
      New connections: $10\sv2v_autoblock_1._sv2v_jump[1:0] [0] = 1'0
    Consolidated identical input bits for $mux cell $procmux$4846:
      Old ports: A=2'00, B=2'10, Y=$8\sv2v_autoblock_1._sv2v_jump[1:0]
      New ports: A=1'0, B=1'1, Y=$8\sv2v_autoblock_1._sv2v_jump[1:0] [1]
      New connections: $8\sv2v_autoblock_1._sv2v_jump[1:0] [0] = 1'0
    Consolidated identical input bits for $mux cell $procmux$4907:
      Old ports: A=2'00, B=2'10, Y=$6\sv2v_autoblock_1._sv2v_jump[1:0]
      New ports: A=1'0, B=1'1, Y=$6\sv2v_autoblock_1._sv2v_jump[1:0] [1]
      New connections: $6\sv2v_autoblock_1._sv2v_jump[1:0] [0] = 1'0
    Consolidated identical input bits for $mux cell $procmux$4968:
      Old ports: A=2'00, B=2'10, Y=$3\sv2v_autoblock_1._sv2v_jump[1:0]
      New ports: A=1'0, B=1'1, Y=$3\sv2v_autoblock_1._sv2v_jump[1:0] [1]
      New connections: $3\sv2v_autoblock_1._sv2v_jump[1:0] [0] = 1'0
    Consolidated identical input bits for $mux cell $procmux$5107:
      Old ports: A=3'001, B=3'111, Y=$procmux$5107_Y
      New ports: A=1'0, B=1'1, Y=$procmux$5107_Y [1]
      New connections: { $procmux$5107_Y [2] $procmux$5107_Y [0] } = { $procmux$5107_Y [1] 1'1 }
  Optimizing cells in module $paramod\scheduler\THREADS_PER_BLOCK=s32'00000000000000000000000000000100.
    Consolidated identical input bits for $mux cell $procmux$4956:
      Old ports: A=$6\sv2v_autoblock_1._sv2v_jump[1:0], B=$3\sv2v_autoblock_1._sv2v_jump[1:0], Y=$5\sv2v_autoblock_1._sv2v_jump[1:0]
      New ports: A=$6\sv2v_autoblock_1._sv2v_jump[1:0] [1], B=$3\sv2v_autoblock_1._sv2v_jump[1:0] [1], Y=$5\sv2v_autoblock_1._sv2v_jump[1:0] [1]
      New connections: $5\sv2v_autoblock_1._sv2v_jump[1:0] [0] = 1'0
  Optimizing cells in module $paramod\scheduler\THREADS_PER_BLOCK=s32'00000000000000000000000000000100.
    Consolidated identical input bits for $mux cell $procmux$4895:
      Old ports: A=$8\sv2v_autoblock_1._sv2v_jump[1:0], B=$5\sv2v_autoblock_1._sv2v_jump[1:0], Y=$7\sv2v_autoblock_1._sv2v_jump[1:0]
      New ports: A=$8\sv2v_autoblock_1._sv2v_jump[1:0] [1], B=$5\sv2v_autoblock_1._sv2v_jump[1:0] [1], Y=$7\sv2v_autoblock_1._sv2v_jump[1:0] [1]
      New connections: $7\sv2v_autoblock_1._sv2v_jump[1:0] [0] = 1'0
  Optimizing cells in module $paramod\scheduler\THREADS_PER_BLOCK=s32'00000000000000000000000000000100.
    Consolidated identical input bits for $mux cell $procmux$4834:
      Old ports: A=$10\sv2v_autoblock_1._sv2v_jump[1:0], B=$7\sv2v_autoblock_1._sv2v_jump[1:0], Y=$9\sv2v_autoblock_1._sv2v_jump[1:0]
      New ports: A=$10\sv2v_autoblock_1._sv2v_jump[1:0] [1], B=$7\sv2v_autoblock_1._sv2v_jump[1:0] [1], Y=$9\sv2v_autoblock_1._sv2v_jump[1:0] [1]
      New connections: $9\sv2v_autoblock_1._sv2v_jump[1:0] [0] = 1'0
  Optimizing cells in module $paramod\scheduler\THREADS_PER_BLOCK=s32'00000000000000000000000000000100.
    Consolidated identical input bits for $mux cell $procmux$4762:
      Old ports: A=$9\sv2v_autoblock_1._sv2v_jump[1:0], B=2'00, Y=$11\sv2v_autoblock_1._sv2v_jump[1:0]
      New ports: A=$9\sv2v_autoblock_1._sv2v_jump[1:0] [1], B=1'0, Y=$11\sv2v_autoblock_1._sv2v_jump[1:0] [1]
      New connections: $11\sv2v_autoblock_1._sv2v_jump[1:0] [0] = 1'0
  Optimizing cells in module $paramod\scheduler\THREADS_PER_BLOCK=s32'00000000000000000000000000000100.
  Optimizing cells in module \alu.
  Optimizing cells in module \decoder.
  Optimizing cells in module \ducttape2cores.
  Optimizing cells in module \lsu.
Performed a total of 10 changes.

3.19.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$443b7d7e6fa51b4925ad1f73d225e8bfd7dc6c37\pc'.
Finding identical cells in module `$paramod$570077e6b96415b4d92362103cebadbad9f2b201\registers'.
Finding identical cells in module `$paramod$787a5da62fabe7841ceed3cf3518dd70b3e7c326\core'.
Finding identical cells in module `$paramod$a747760de5c733b6f88bb63119f261e23521a1b9\registers'.
Finding identical cells in module `$paramod$beb00772bac1a1e06ce8ff4195cf7b0af620cd82\fetcher'.
Finding identical cells in module `$paramod$c5a88488bedb7a9c9866110c9eda41ee27775c76\registers'.
Finding identical cells in module `$paramod$d08f185179db4eb8eac8d58da9007fec10c7c29b\registers'.
Finding identical cells in module `$paramod\scheduler\THREADS_PER_BLOCK=s32'00000000000000000000000000000100'.
Finding identical cells in module `\alu'.
Finding identical cells in module `\decoder'.
Finding identical cells in module `\ducttape2cores'.
Finding identical cells in module `\lsu'.
Removed a total of 0 cells.

3.19.6. Executing OPT_SHARE pass.
    Found cells that share an operand and can be merged by moving the $pmux $procmux$5127 in front of them:
        $auto$alumacc.cc:485:replace_alu$5644
        $auto$alumacc.cc:485:replace_alu$5638

3.19.7. Executing OPT_DFF pass (perform DFF optimizations).

3.19.8. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$443b7d7e6fa51b4925ad1f73d225e8bfd7dc6c37\pc..
Finding unused cells or wires in module $paramod$570077e6b96415b4d92362103cebadbad9f2b201\registers..
Finding unused cells or wires in module $paramod$787a5da62fabe7841ceed3cf3518dd70b3e7c326\core..
Finding unused cells or wires in module $paramod$a747760de5c733b6f88bb63119f261e23521a1b9\registers..
Finding unused cells or wires in module $paramod$beb00772bac1a1e06ce8ff4195cf7b0af620cd82\fetcher..
Finding unused cells or wires in module $paramod$c5a88488bedb7a9c9866110c9eda41ee27775c76\registers..
Finding unused cells or wires in module $paramod$d08f185179db4eb8eac8d58da9007fec10c7c29b\registers..
Finding unused cells or wires in module $paramod\scheduler\THREADS_PER_BLOCK=s32'00000000000000000000000000000100..
Finding unused cells or wires in module \alu..
Finding unused cells or wires in module \decoder..
Finding unused cells or wires in module \ducttape2cores..
Finding unused cells or wires in module \lsu..
Removed 216 unused cells and 826 unused wires.
<suppressed ~221 debug messages>

3.19.9. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$443b7d7e6fa51b4925ad1f73d225e8bfd7dc6c37\pc.
Optimizing module $paramod$570077e6b96415b4d92362103cebadbad9f2b201\registers.
Optimizing module $paramod$787a5da62fabe7841ceed3cf3518dd70b3e7c326\core.
Optimizing module $paramod$a747760de5c733b6f88bb63119f261e23521a1b9\registers.
Optimizing module $paramod$beb00772bac1a1e06ce8ff4195cf7b0af620cd82\fetcher.
Optimizing module $paramod$c5a88488bedb7a9c9866110c9eda41ee27775c76\registers.
Optimizing module $paramod$d08f185179db4eb8eac8d58da9007fec10c7c29b\registers.
Optimizing module $paramod\scheduler\THREADS_PER_BLOCK=s32'00000000000000000000000000000100.
<suppressed ~35 debug messages>
Optimizing module alu.
Optimizing module decoder.
Optimizing module ducttape2cores.
Optimizing module lsu.

3.19.10. Rerunning OPT passes. (Maybe there is more to do..)

3.19.11. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$443b7d7e6fa51b4925ad1f73d225e8bfd7dc6c37\pc..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$570077e6b96415b4d92362103cebadbad9f2b201\registers..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$787a5da62fabe7841ceed3cf3518dd70b3e7c326\core..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod$a747760de5c733b6f88bb63119f261e23521a1b9\registers..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$beb00772bac1a1e06ce8ff4195cf7b0af620cd82\fetcher..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$c5a88488bedb7a9c9866110c9eda41ee27775c76\registers..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$d08f185179db4eb8eac8d58da9007fec10c7c29b\registers..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\scheduler\THREADS_PER_BLOCK=s32'00000000000000000000000000000100..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
      Replacing known input bits on port B of cell $procmux$4895: $5\sv2v_autoblock_1._sv2v_jump[1:0] [1] -> 1'1
      Replacing known input bits on port B of cell $procmux$4945: $3\sv2v_autoblock_1.sv2v_autoblock_2.any_lsu_waiting[0:0] -> 1'1
      Replacing known input bits on port B of cell $procmux$4956: $3\sv2v_autoblock_1._sv2v_jump[1:0] [1] -> 1'1
  Analyzing evaluation results.
    dead port 1/2 on $mux $procmux$4834.
    dead port 2/2 on $mux $procmux$4834.
Running muxtree optimizer on module \alu..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \decoder..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \ducttape2cores..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \lsu..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 2 multiplexer ports.
<suppressed ~106 debug messages>

3.19.12. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$443b7d7e6fa51b4925ad1f73d225e8bfd7dc6c37\pc.
  Optimizing cells in module $paramod$570077e6b96415b4d92362103cebadbad9f2b201\registers.
  Optimizing cells in module $paramod$787a5da62fabe7841ceed3cf3518dd70b3e7c326\core.
  Optimizing cells in module $paramod$a747760de5c733b6f88bb63119f261e23521a1b9\registers.
  Optimizing cells in module $paramod$beb00772bac1a1e06ce8ff4195cf7b0af620cd82\fetcher.
  Optimizing cells in module $paramod$c5a88488bedb7a9c9866110c9eda41ee27775c76\registers.
  Optimizing cells in module $paramod$d08f185179db4eb8eac8d58da9007fec10c7c29b\registers.
  Optimizing cells in module $paramod\scheduler\THREADS_PER_BLOCK=s32'00000000000000000000000000000100.
  Optimizing cells in module \alu.
    New ctrl vector for $pmux cell $procmux$5127: { $procmux$5129_CMP $procmux$5128_CMP }
  Optimizing cells in module \alu.
  Optimizing cells in module \decoder.
  Optimizing cells in module \ducttape2cores.
  Optimizing cells in module \lsu.
Performed a total of 1 changes.

3.19.13. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$443b7d7e6fa51b4925ad1f73d225e8bfd7dc6c37\pc'.
Finding identical cells in module `$paramod$570077e6b96415b4d92362103cebadbad9f2b201\registers'.
Finding identical cells in module `$paramod$787a5da62fabe7841ceed3cf3518dd70b3e7c326\core'.
Finding identical cells in module `$paramod$a747760de5c733b6f88bb63119f261e23521a1b9\registers'.
Finding identical cells in module `$paramod$beb00772bac1a1e06ce8ff4195cf7b0af620cd82\fetcher'.
Finding identical cells in module `$paramod$c5a88488bedb7a9c9866110c9eda41ee27775c76\registers'.
Finding identical cells in module `$paramod$d08f185179db4eb8eac8d58da9007fec10c7c29b\registers'.
Finding identical cells in module `$paramod\scheduler\THREADS_PER_BLOCK=s32'00000000000000000000000000000100'.
Finding identical cells in module `\alu'.
Finding identical cells in module `\decoder'.
Finding identical cells in module `\ducttape2cores'.
Finding identical cells in module `\lsu'.
Removed a total of 0 cells.

3.19.14. Executing OPT_SHARE pass.

3.19.15. Executing OPT_DFF pass (perform DFF optimizations).
Adding EN signal on $memory\registers[9]$5791 ($dff) from module $paramod$570077e6b96415b4d92362103cebadbad9f2b201\registers (D = $memory\registers$wrmux[9][2][0]$y$6172, Q = \registers[9]).
Adding EN signal on $memory\registers[8]$5789 ($dff) from module $paramod$570077e6b96415b4d92362103cebadbad9f2b201\registers (D = $memory\registers$wrmux[8][2][0]$y$6158, Q = \registers[8]).
Adding EN signal on $memory\registers[7]$5787 ($dff) from module $paramod$570077e6b96415b4d92362103cebadbad9f2b201\registers (D = $memory\registers$wrmux[7][2][0]$y$6138, Q = \registers[7]).
Adding EN signal on $memory\registers[6]$5785 ($dff) from module $paramod$570077e6b96415b4d92362103cebadbad9f2b201\registers (D = $memory\registers$wrmux[6][2][0]$y$6124, Q = \registers[6]).
Adding EN signal on $memory\registers[5]$5783 ($dff) from module $paramod$570077e6b96415b4d92362103cebadbad9f2b201\registers (D = $memory\registers$wrmux[5][2][0]$y$6110, Q = \registers[5]).
Adding EN signal on $memory\registers[4]$5781 ($dff) from module $paramod$570077e6b96415b4d92362103cebadbad9f2b201\registers (D = $memory\registers$wrmux[4][2][0]$y$6096, Q = \registers[4]).
Adding EN signal on $memory\registers[3]$5779 ($dff) from module $paramod$570077e6b96415b4d92362103cebadbad9f2b201\registers (D = $memory\registers$wrmux[3][2][0]$y$6078, Q = \registers[3]).
Adding EN signal on $memory\registers[2]$5777 ($dff) from module $paramod$570077e6b96415b4d92362103cebadbad9f2b201\registers (D = $memory\registers$wrmux[2][2][0]$y$6062, Q = \registers[2]).
Adding EN signal on $memory\registers[1]$5775 ($dff) from module $paramod$570077e6b96415b4d92362103cebadbad9f2b201\registers (D = $memory\registers$wrmux[1][2][0]$y$6044, Q = \registers[1]).
Adding EN signal on $memory\registers[15]$5803 ($dff) from module $paramod$570077e6b96415b4d92362103cebadbad9f2b201\registers (D = $memory\registers$wrmux[15][2][0]$y$6258, Q = \registers[15]).
Adding EN signal on $memory\registers[14]$5801 ($dff) from module $paramod$570077e6b96415b4d92362103cebadbad9f2b201\registers (D = $memory\registers$wrmux[14][2][0]$y$6244, Q = \registers[14]).
Adding EN signal on $memory\registers[13]$5799 ($dff) from module $paramod$570077e6b96415b4d92362103cebadbad9f2b201\registers (D = $memory\registers$wrmux[13][2][0]$y$6230, Q = \registers[13]).
Adding EN signal on $memory\registers[12]$5797 ($dff) from module $paramod$570077e6b96415b4d92362103cebadbad9f2b201\registers (D = $memory\registers$wrmux[12][2][0]$y$6216, Q = \registers[12]).
Adding EN signal on $memory\registers[11]$5795 ($dff) from module $paramod$570077e6b96415b4d92362103cebadbad9f2b201\registers (D = $memory\registers$wrmux[11][2][0]$y$6200, Q = \registers[11]).
Adding EN signal on $memory\registers[10]$5793 ($dff) from module $paramod$570077e6b96415b4d92362103cebadbad9f2b201\registers (D = $memory\registers$wrmux[10][2][0]$y$6186, Q = \registers[10]).
Adding EN signal on $memory\registers[0]$5773 ($dff) from module $paramod$570077e6b96415b4d92362103cebadbad9f2b201\registers (D = $memory\registers$wrmux[0][2][0]$y$6026, Q = \registers[0]).
Adding EN signal on $memory\registers[9]$6277 ($dff) from module $paramod$a747760de5c733b6f88bb63119f261e23521a1b9\registers (D = $memory\registers$wrmux[9][2][0]$y$6658, Q = \registers[9]).
Adding EN signal on $memory\registers[8]$6275 ($dff) from module $paramod$a747760de5c733b6f88bb63119f261e23521a1b9\registers (D = $memory\registers$wrmux[8][2][0]$y$6644, Q = \registers[8]).
Adding EN signal on $memory\registers[7]$6273 ($dff) from module $paramod$a747760de5c733b6f88bb63119f261e23521a1b9\registers (D = $memory\registers$wrmux[7][2][0]$y$6624, Q = \registers[7]).
Adding EN signal on $memory\registers[6]$6271 ($dff) from module $paramod$a747760de5c733b6f88bb63119f261e23521a1b9\registers (D = $memory\registers$wrmux[6][2][0]$y$6610, Q = \registers[6]).
Adding EN signal on $memory\registers[5]$6269 ($dff) from module $paramod$a747760de5c733b6f88bb63119f261e23521a1b9\registers (D = $memory\registers$wrmux[5][2][0]$y$6596, Q = \registers[5]).
Adding EN signal on $memory\registers[4]$6267 ($dff) from module $paramod$a747760de5c733b6f88bb63119f261e23521a1b9\registers (D = $memory\registers$wrmux[4][2][0]$y$6582, Q = \registers[4]).
Adding EN signal on $memory\registers[3]$6265 ($dff) from module $paramod$a747760de5c733b6f88bb63119f261e23521a1b9\registers (D = $memory\registers$wrmux[3][2][0]$y$6564, Q = \registers[3]).
Adding EN signal on $memory\registers[2]$6263 ($dff) from module $paramod$a747760de5c733b6f88bb63119f261e23521a1b9\registers (D = $memory\registers$wrmux[2][2][0]$y$6548, Q = \registers[2]).
Adding EN signal on $memory\registers[1]$6261 ($dff) from module $paramod$a747760de5c733b6f88bb63119f261e23521a1b9\registers (D = $memory\registers$wrmux[1][2][0]$y$6530, Q = \registers[1]).
Adding EN signal on $memory\registers[15]$6289 ($dff) from module $paramod$a747760de5c733b6f88bb63119f261e23521a1b9\registers (D = $memory\registers$wrmux[15][2][0]$y$6744, Q = \registers[15]).
Adding EN signal on $memory\registers[14]$6287 ($dff) from module $paramod$a747760de5c733b6f88bb63119f261e23521a1b9\registers (D = $memory\registers$wrmux[14][2][0]$y$6730, Q = \registers[14]).
Adding EN signal on $memory\registers[13]$6285 ($dff) from module $paramod$a747760de5c733b6f88bb63119f261e23521a1b9\registers (D = $memory\registers$wrmux[13][2][0]$y$6716, Q = \registers[13]).
Adding EN signal on $memory\registers[12]$6283 ($dff) from module $paramod$a747760de5c733b6f88bb63119f261e23521a1b9\registers (D = $memory\registers$wrmux[12][2][0]$y$6702, Q = \registers[12]).
Adding EN signal on $memory\registers[11]$6281 ($dff) from module $paramod$a747760de5c733b6f88bb63119f261e23521a1b9\registers (D = $memory\registers$wrmux[11][2][0]$y$6686, Q = \registers[11]).
Adding EN signal on $memory\registers[10]$6279 ($dff) from module $paramod$a747760de5c733b6f88bb63119f261e23521a1b9\registers (D = $memory\registers$wrmux[10][2][0]$y$6672, Q = \registers[10]).
Adding EN signal on $memory\registers[0]$6259 ($dff) from module $paramod$a747760de5c733b6f88bb63119f261e23521a1b9\registers (D = $memory\registers$wrmux[0][2][0]$y$6512, Q = \registers[0]).
Setting constant 0-bit at position 2 on $auto$ff.cc:266:slice$5418 ($sdffe) from module $paramod$beb00772bac1a1e06ce8ff4195cf7b0af620cd82\fetcher.
Adding EN signal on $memory\registers[9]$6763 ($dff) from module $paramod$c5a88488bedb7a9c9866110c9eda41ee27775c76\registers (D = $memory\registers$wrmux[9][2][0]$y$7144, Q = \registers[9]).
Adding EN signal on $memory\registers[8]$6761 ($dff) from module $paramod$c5a88488bedb7a9c9866110c9eda41ee27775c76\registers (D = $memory\registers$wrmux[8][2][0]$y$7130, Q = \registers[8]).
Adding EN signal on $memory\registers[7]$6759 ($dff) from module $paramod$c5a88488bedb7a9c9866110c9eda41ee27775c76\registers (D = $memory\registers$wrmux[7][2][0]$y$7110, Q = \registers[7]).
Adding EN signal on $memory\registers[6]$6757 ($dff) from module $paramod$c5a88488bedb7a9c9866110c9eda41ee27775c76\registers (D = $memory\registers$wrmux[6][2][0]$y$7096, Q = \registers[6]).
Adding EN signal on $memory\registers[5]$6755 ($dff) from module $paramod$c5a88488bedb7a9c9866110c9eda41ee27775c76\registers (D = $memory\registers$wrmux[5][2][0]$y$7082, Q = \registers[5]).
Adding EN signal on $memory\registers[4]$6753 ($dff) from module $paramod$c5a88488bedb7a9c9866110c9eda41ee27775c76\registers (D = $memory\registers$wrmux[4][2][0]$y$7068, Q = \registers[4]).
Adding EN signal on $memory\registers[3]$6751 ($dff) from module $paramod$c5a88488bedb7a9c9866110c9eda41ee27775c76\registers (D = $memory\registers$wrmux[3][2][0]$y$7050, Q = \registers[3]).
Adding EN signal on $memory\registers[2]$6749 ($dff) from module $paramod$c5a88488bedb7a9c9866110c9eda41ee27775c76\registers (D = $memory\registers$wrmux[2][2][0]$y$7034, Q = \registers[2]).
Adding EN signal on $memory\registers[1]$6747 ($dff) from module $paramod$c5a88488bedb7a9c9866110c9eda41ee27775c76\registers (D = $memory\registers$wrmux[1][2][0]$y$7016, Q = \registers[1]).
Adding EN signal on $memory\registers[15]$6775 ($dff) from module $paramod$c5a88488bedb7a9c9866110c9eda41ee27775c76\registers (D = $memory\registers$wrmux[15][2][0]$y$7230, Q = \registers[15]).
Adding EN signal on $memory\registers[14]$6773 ($dff) from module $paramod$c5a88488bedb7a9c9866110c9eda41ee27775c76\registers (D = $memory\registers$wrmux[14][2][0]$y$7216, Q = \registers[14]).
Adding EN signal on $memory\registers[13]$6771 ($dff) from module $paramod$c5a88488bedb7a9c9866110c9eda41ee27775c76\registers (D = $memory\registers$wrmux[13][2][0]$y$7202, Q = \registers[13]).
Adding EN signal on $memory\registers[12]$6769 ($dff) from module $paramod$c5a88488bedb7a9c9866110c9eda41ee27775c76\registers (D = $memory\registers$wrmux[12][2][0]$y$7188, Q = \registers[12]).
Adding EN signal on $memory\registers[11]$6767 ($dff) from module $paramod$c5a88488bedb7a9c9866110c9eda41ee27775c76\registers (D = $memory\registers$wrmux[11][2][0]$y$7172, Q = \registers[11]).
Adding EN signal on $memory\registers[10]$6765 ($dff) from module $paramod$c5a88488bedb7a9c9866110c9eda41ee27775c76\registers (D = $memory\registers$wrmux[10][2][0]$y$7158, Q = \registers[10]).
Adding EN signal on $memory\registers[0]$6745 ($dff) from module $paramod$c5a88488bedb7a9c9866110c9eda41ee27775c76\registers (D = $memory\registers$wrmux[0][2][0]$y$6998, Q = \registers[0]).
Adding EN signal on $memory\registers[9]$7249 ($dff) from module $paramod$d08f185179db4eb8eac8d58da9007fec10c7c29b\registers (D = $memory\registers$wrmux[9][2][0]$y$7630, Q = \registers[9]).
Adding EN signal on $memory\registers[8]$7247 ($dff) from module $paramod$d08f185179db4eb8eac8d58da9007fec10c7c29b\registers (D = $memory\registers$wrmux[8][2][0]$y$7616, Q = \registers[8]).
Adding EN signal on $memory\registers[7]$7245 ($dff) from module $paramod$d08f185179db4eb8eac8d58da9007fec10c7c29b\registers (D = $memory\registers$wrmux[7][2][0]$y$7596, Q = \registers[7]).
Adding EN signal on $memory\registers[6]$7243 ($dff) from module $paramod$d08f185179db4eb8eac8d58da9007fec10c7c29b\registers (D = $memory\registers$wrmux[6][2][0]$y$7582, Q = \registers[6]).
Adding EN signal on $memory\registers[5]$7241 ($dff) from module $paramod$d08f185179db4eb8eac8d58da9007fec10c7c29b\registers (D = $memory\registers$wrmux[5][2][0]$y$7568, Q = \registers[5]).
Adding EN signal on $memory\registers[4]$7239 ($dff) from module $paramod$d08f185179db4eb8eac8d58da9007fec10c7c29b\registers (D = $memory\registers$wrmux[4][2][0]$y$7554, Q = \registers[4]).
Adding EN signal on $memory\registers[3]$7237 ($dff) from module $paramod$d08f185179db4eb8eac8d58da9007fec10c7c29b\registers (D = $memory\registers$wrmux[3][2][0]$y$7536, Q = \registers[3]).
Adding EN signal on $memory\registers[2]$7235 ($dff) from module $paramod$d08f185179db4eb8eac8d58da9007fec10c7c29b\registers (D = $memory\registers$wrmux[2][2][0]$y$7520, Q = \registers[2]).
Adding EN signal on $memory\registers[1]$7233 ($dff) from module $paramod$d08f185179db4eb8eac8d58da9007fec10c7c29b\registers (D = $memory\registers$wrmux[1][2][0]$y$7502, Q = \registers[1]).
Adding EN signal on $memory\registers[15]$7261 ($dff) from module $paramod$d08f185179db4eb8eac8d58da9007fec10c7c29b\registers (D = $memory\registers$wrmux[15][2][0]$y$7716, Q = \registers[15]).
Adding EN signal on $memory\registers[14]$7259 ($dff) from module $paramod$d08f185179db4eb8eac8d58da9007fec10c7c29b\registers (D = $memory\registers$wrmux[14][2][0]$y$7702, Q = \registers[14]).
Adding EN signal on $memory\registers[13]$7257 ($dff) from module $paramod$d08f185179db4eb8eac8d58da9007fec10c7c29b\registers (D = $memory\registers$wrmux[13][2][0]$y$7688, Q = \registers[13]).
Adding EN signal on $memory\registers[12]$7255 ($dff) from module $paramod$d08f185179db4eb8eac8d58da9007fec10c7c29b\registers (D = $memory\registers$wrmux[12][2][0]$y$7674, Q = \registers[12]).
Adding EN signal on $memory\registers[11]$7253 ($dff) from module $paramod$d08f185179db4eb8eac8d58da9007fec10c7c29b\registers (D = $memory\registers$wrmux[11][2][0]$y$7658, Q = \registers[11]).
Adding EN signal on $memory\registers[10]$7251 ($dff) from module $paramod$d08f185179db4eb8eac8d58da9007fec10c7c29b\registers (D = $memory\registers$wrmux[10][2][0]$y$7644, Q = \registers[10]).
Adding EN signal on $memory\registers[0]$7231 ($dff) from module $paramod$d08f185179db4eb8eac8d58da9007fec10c7c29b\registers (D = $memory\registers$wrmux[0][2][0]$y$7484, Q = \registers[0]).

3.19.16. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$443b7d7e6fa51b4925ad1f73d225e8bfd7dc6c37\pc..
Finding unused cells or wires in module $paramod$570077e6b96415b4d92362103cebadbad9f2b201\registers..
Finding unused cells or wires in module $paramod$787a5da62fabe7841ceed3cf3518dd70b3e7c326\core..
Finding unused cells or wires in module $paramod$a747760de5c733b6f88bb63119f261e23521a1b9\registers..
Finding unused cells or wires in module $paramod$beb00772bac1a1e06ce8ff4195cf7b0af620cd82\fetcher..
Finding unused cells or wires in module $paramod$c5a88488bedb7a9c9866110c9eda41ee27775c76\registers..
Finding unused cells or wires in module $paramod$d08f185179db4eb8eac8d58da9007fec10c7c29b\registers..
Finding unused cells or wires in module $paramod\scheduler\THREADS_PER_BLOCK=s32'00000000000000000000000000000100..
Finding unused cells or wires in module \alu..
Finding unused cells or wires in module \decoder..
Finding unused cells or wires in module \ducttape2cores..
Finding unused cells or wires in module \lsu..
Removed 3 unused cells and 37 unused wires.
<suppressed ~4 debug messages>

3.19.17. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$443b7d7e6fa51b4925ad1f73d225e8bfd7dc6c37\pc.
Optimizing module $paramod$570077e6b96415b4d92362103cebadbad9f2b201\registers.
<suppressed ~32 debug messages>
Optimizing module $paramod$787a5da62fabe7841ceed3cf3518dd70b3e7c326\core.
Optimizing module $paramod$a747760de5c733b6f88bb63119f261e23521a1b9\registers.
<suppressed ~32 debug messages>
Optimizing module $paramod$beb00772bac1a1e06ce8ff4195cf7b0af620cd82\fetcher.
<suppressed ~1 debug messages>
Optimizing module $paramod$c5a88488bedb7a9c9866110c9eda41ee27775c76\registers.
<suppressed ~32 debug messages>
Optimizing module $paramod$d08f185179db4eb8eac8d58da9007fec10c7c29b\registers.
<suppressed ~32 debug messages>
Optimizing module $paramod\scheduler\THREADS_PER_BLOCK=s32'00000000000000000000000000000100.
<suppressed ~3 debug messages>
Optimizing module alu.
Optimizing module decoder.
Optimizing module ducttape2cores.
Optimizing module lsu.

3.19.18. Rerunning OPT passes. (Maybe there is more to do..)

3.19.19. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$443b7d7e6fa51b4925ad1f73d225e8bfd7dc6c37\pc..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$570077e6b96415b4d92362103cebadbad9f2b201\registers..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$787a5da62fabe7841ceed3cf3518dd70b3e7c326\core..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod$a747760de5c733b6f88bb63119f261e23521a1b9\registers..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$beb00772bac1a1e06ce8ff4195cf7b0af620cd82\fetcher..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$c5a88488bedb7a9c9866110c9eda41ee27775c76\registers..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$d08f185179db4eb8eac8d58da9007fec10c7c29b\registers..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\scheduler\THREADS_PER_BLOCK=s32'00000000000000000000000000000100..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \alu..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \decoder..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \ducttape2cores..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \lsu..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~103 debug messages>

3.19.20. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$443b7d7e6fa51b4925ad1f73d225e8bfd7dc6c37\pc.
  Optimizing cells in module $paramod$570077e6b96415b4d92362103cebadbad9f2b201\registers.
  Optimizing cells in module $paramod$787a5da62fabe7841ceed3cf3518dd70b3e7c326\core.
  Optimizing cells in module $paramod$a747760de5c733b6f88bb63119f261e23521a1b9\registers.
  Optimizing cells in module $paramod$beb00772bac1a1e06ce8ff4195cf7b0af620cd82\fetcher.
  Optimizing cells in module $paramod$c5a88488bedb7a9c9866110c9eda41ee27775c76\registers.
  Optimizing cells in module $paramod$d08f185179db4eb8eac8d58da9007fec10c7c29b\registers.
  Optimizing cells in module $paramod\scheduler\THREADS_PER_BLOCK=s32'00000000000000000000000000000100.
  Optimizing cells in module \alu.
  Optimizing cells in module \decoder.
  Optimizing cells in module \ducttape2cores.
  Optimizing cells in module \lsu.
Performed a total of 0 changes.

3.19.21. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$443b7d7e6fa51b4925ad1f73d225e8bfd7dc6c37\pc'.
Finding identical cells in module `$paramod$570077e6b96415b4d92362103cebadbad9f2b201\registers'.
Finding identical cells in module `$paramod$787a5da62fabe7841ceed3cf3518dd70b3e7c326\core'.
Finding identical cells in module `$paramod$a747760de5c733b6f88bb63119f261e23521a1b9\registers'.
Finding identical cells in module `$paramod$beb00772bac1a1e06ce8ff4195cf7b0af620cd82\fetcher'.
Finding identical cells in module `$paramod$c5a88488bedb7a9c9866110c9eda41ee27775c76\registers'.
Finding identical cells in module `$paramod$d08f185179db4eb8eac8d58da9007fec10c7c29b\registers'.
Finding identical cells in module `$paramod\scheduler\THREADS_PER_BLOCK=s32'00000000000000000000000000000100'.
<suppressed ~3 debug messages>
Finding identical cells in module `\alu'.
Finding identical cells in module `\decoder'.
Finding identical cells in module `\ducttape2cores'.
Finding identical cells in module `\lsu'.
Removed a total of 1 cells.

3.19.22. Executing OPT_SHARE pass.

3.19.23. Executing OPT_DFF pass (perform DFF optimizations).
Adding SRST signal on $auto$ff.cc:266:slice$7754 ($dffe) from module $paramod$570077e6b96415b4d92362103cebadbad9f2b201\registers (D = $auto$rtlil.cc:2603:Mux$5728, Q = \registers[5], rval = 8'00000000).
Adding SRST signal on $auto$ff.cc:266:slice$7745 ($dffe) from module $paramod$570077e6b96415b4d92362103cebadbad9f2b201\registers (D = $auto$rtlil.cc:2603:Mux$5728, Q = \registers[8], rval = 8'00000000).
Adding SRST signal on $auto$ff.cc:266:slice$7751 ($dffe) from module $paramod$570077e6b96415b4d92362103cebadbad9f2b201\registers (D = $auto$rtlil.cc:2603:Mux$5728, Q = \registers[6], rval = 8'00000000).
Adding SRST signal on $auto$ff.cc:266:slice$7772 ($dffe) from module $paramod$570077e6b96415b4d92362103cebadbad9f2b201\registers (D = $auto$rtlil.cc:2603:Mux$5728, Q = \registers[14], rval = 8'00000100).
Adding SRST signal on $auto$ff.cc:266:slice$7769 ($dffe) from module $paramod$570077e6b96415b4d92362103cebadbad9f2b201\registers (D = $auto$rtlil.cc:2603:Mux$5728, Q = \registers[15], rval = 8'00000011).
Adding SRST signal on $auto$ff.cc:266:slice$7760 ($dffe) from module $paramod$570077e6b96415b4d92362103cebadbad9f2b201\registers (D = $auto$rtlil.cc:2603:Mux$5728, Q = \registers[3], rval = 8'00000000).
Adding SRST signal on $auto$ff.cc:266:slice$7757 ($dffe) from module $paramod$570077e6b96415b4d92362103cebadbad9f2b201\registers (D = $auto$rtlil.cc:2603:Mux$5728, Q = \registers[4], rval = 8'00000000).
Adding SRST signal on $auto$ff.cc:266:slice$7742 ($dffe) from module $paramod$570077e6b96415b4d92362103cebadbad9f2b201\registers (D = $auto$rtlil.cc:2603:Mux$5728, Q = \registers[9], rval = 8'00000000).
Adding SRST signal on $auto$ff.cc:266:slice$7763 ($dffe) from module $paramod$570077e6b96415b4d92362103cebadbad9f2b201\registers (D = $auto$rtlil.cc:2603:Mux$5728, Q = \registers[2], rval = 8'00000000).
Adding SRST signal on $auto$ff.cc:266:slice$7766 ($dffe) from module $paramod$570077e6b96415b4d92362103cebadbad9f2b201\registers (D = $auto$rtlil.cc:2603:Mux$5728, Q = \registers[1], rval = 8'00000000).
Adding SRST signal on $auto$ff.cc:266:slice$7748 ($dffe) from module $paramod$570077e6b96415b4d92362103cebadbad9f2b201\registers (D = $auto$rtlil.cc:2603:Mux$5728, Q = \registers[7], rval = 8'00000000).
Adding SRST signal on $auto$ff.cc:266:slice$7787 ($dffe) from module $paramod$570077e6b96415b4d92362103cebadbad9f2b201\registers (D = $auto$rtlil.cc:2603:Mux$5728, Q = \registers[0], rval = 8'00000000).
Adding SRST signal on $auto$ff.cc:266:slice$7784 ($dffe) from module $paramod$570077e6b96415b4d92362103cebadbad9f2b201\registers (D = $auto$rtlil.cc:2603:Mux$5728, Q = \registers[10], rval = 8'00000000).
Adding SRST signal on $auto$ff.cc:266:slice$7781 ($dffe) from module $paramod$570077e6b96415b4d92362103cebadbad9f2b201\registers (D = $auto$rtlil.cc:2603:Mux$5728, Q = \registers[11], rval = 8'00000000).
Adding SRST signal on $auto$ff.cc:266:slice$7778 ($dffe) from module $paramod$570077e6b96415b4d92362103cebadbad9f2b201\registers (D = $auto$rtlil.cc:2603:Mux$5728, Q = \registers[12], rval = 8'00000000).
Adding SRST signal on $auto$ff.cc:266:slice$7796 ($dffe) from module $paramod$a747760de5c733b6f88bb63119f261e23521a1b9\registers (D = $auto$rtlil.cc:2603:Mux$5740, Q = \registers[7], rval = 8'00000000).
Adding SRST signal on $auto$ff.cc:266:slice$7799 ($dffe) from module $paramod$a747760de5c733b6f88bb63119f261e23521a1b9\registers (D = $auto$rtlil.cc:2603:Mux$5740, Q = \registers[6], rval = 8'00000000).
Adding SRST signal on $auto$ff.cc:266:slice$7802 ($dffe) from module $paramod$a747760de5c733b6f88bb63119f261e23521a1b9\registers (D = $auto$rtlil.cc:2603:Mux$5740, Q = \registers[5], rval = 8'00000000).
Adding SRST signal on $auto$ff.cc:266:slice$7808 ($dffe) from module $paramod$a747760de5c733b6f88bb63119f261e23521a1b9\registers (D = $auto$rtlil.cc:2603:Mux$5740, Q = \registers[3], rval = 8'00000000).
Adding SRST signal on $auto$ff.cc:266:slice$7811 ($dffe) from module $paramod$a747760de5c733b6f88bb63119f261e23521a1b9\registers (D = $auto$rtlil.cc:2603:Mux$5740, Q = \registers[2], rval = 8'00000000).
Adding SRST signal on $auto$ff.cc:266:slice$7817 ($dffe) from module $paramod$a747760de5c733b6f88bb63119f261e23521a1b9\registers (D = $auto$rtlil.cc:2603:Mux$5740, Q = \registers[15], rval = 8'00000010).
Adding SRST signal on $auto$ff.cc:266:slice$7820 ($dffe) from module $paramod$a747760de5c733b6f88bb63119f261e23521a1b9\registers (D = $auto$rtlil.cc:2603:Mux$5740, Q = \registers[14], rval = 8'00000100).
Adding SRST signal on $auto$ff.cc:266:slice$7814 ($dffe) from module $paramod$a747760de5c733b6f88bb63119f261e23521a1b9\registers (D = $auto$rtlil.cc:2603:Mux$5740, Q = \registers[1], rval = 8'00000000).
Adding SRST signal on $auto$ff.cc:266:slice$7805 ($dffe) from module $paramod$a747760de5c733b6f88bb63119f261e23521a1b9\registers (D = $auto$rtlil.cc:2603:Mux$5740, Q = \registers[4], rval = 8'00000000).
Adding SRST signal on $auto$ff.cc:266:slice$7790 ($dffe) from module $paramod$a747760de5c733b6f88bb63119f261e23521a1b9\registers (D = $auto$rtlil.cc:2603:Mux$5740, Q = \registers[9], rval = 8'00000000).
Adding SRST signal on $auto$ff.cc:266:slice$7793 ($dffe) from module $paramod$a747760de5c733b6f88bb63119f261e23521a1b9\registers (D = $auto$rtlil.cc:2603:Mux$5740, Q = \registers[8], rval = 8'00000000).
Adding SRST signal on $auto$ff.cc:266:slice$7835 ($dffe) from module $paramod$a747760de5c733b6f88bb63119f261e23521a1b9\registers (D = $auto$rtlil.cc:2603:Mux$5740, Q = \registers[0], rval = 8'00000000).
Adding SRST signal on $auto$ff.cc:266:slice$7832 ($dffe) from module $paramod$a747760de5c733b6f88bb63119f261e23521a1b9\registers (D = $auto$rtlil.cc:2603:Mux$5740, Q = \registers[10], rval = 8'00000000).
Adding SRST signal on $auto$ff.cc:266:slice$7829 ($dffe) from module $paramod$a747760de5c733b6f88bb63119f261e23521a1b9\registers (D = $auto$rtlil.cc:2603:Mux$5740, Q = \registers[11], rval = 8'00000000).
Adding SRST signal on $auto$ff.cc:266:slice$7826 ($dffe) from module $paramod$a747760de5c733b6f88bb63119f261e23521a1b9\registers (D = $auto$rtlil.cc:2603:Mux$5740, Q = \registers[12], rval = 8'00000000).
Adding SRST signal on $auto$ff.cc:266:slice$7845 ($dffe) from module $paramod$c5a88488bedb7a9c9866110c9eda41ee27775c76\registers (D = $auto$rtlil.cc:2603:Mux$5752, Q = \registers[7], rval = 8'00000000).
Adding SRST signal on $auto$ff.cc:266:slice$7860 ($dffe) from module $paramod$c5a88488bedb7a9c9866110c9eda41ee27775c76\registers (D = $auto$rtlil.cc:2603:Mux$5752, Q = \registers[2], rval = 8'00000000).
Adding SRST signal on $auto$ff.cc:266:slice$7857 ($dffe) from module $paramod$c5a88488bedb7a9c9866110c9eda41ee27775c76\registers (D = $auto$rtlil.cc:2603:Mux$5752, Q = \registers[3], rval = 8'00000000).
Adding SRST signal on $auto$ff.cc:266:slice$7854 ($dffe) from module $paramod$c5a88488bedb7a9c9866110c9eda41ee27775c76\registers (D = $auto$rtlil.cc:2603:Mux$5752, Q = \registers[4], rval = 8'00000000).
Adding SRST signal on $auto$ff.cc:266:slice$7848 ($dffe) from module $paramod$c5a88488bedb7a9c9866110c9eda41ee27775c76\registers (D = $auto$rtlil.cc:2603:Mux$5752, Q = \registers[6], rval = 8'00000000).
Adding SRST signal on $auto$ff.cc:266:slice$7842 ($dffe) from module $paramod$c5a88488bedb7a9c9866110c9eda41ee27775c76\registers (D = $auto$rtlil.cc:2603:Mux$5752, Q = \registers[8], rval = 8'00000000).
Adding SRST signal on $auto$ff.cc:266:slice$7839 ($dffe) from module $paramod$c5a88488bedb7a9c9866110c9eda41ee27775c76\registers (D = $auto$rtlil.cc:2603:Mux$5752, Q = \registers[9], rval = 8'00000000).
Adding SRST signal on $auto$ff.cc:266:slice$7863 ($dffe) from module $paramod$c5a88488bedb7a9c9866110c9eda41ee27775c76\registers (D = $auto$rtlil.cc:2603:Mux$5752, Q = \registers[1], rval = 8'00000000).
Adding SRST signal on $auto$ff.cc:266:slice$7851 ($dffe) from module $paramod$c5a88488bedb7a9c9866110c9eda41ee27775c76\registers (D = $auto$rtlil.cc:2603:Mux$5752, Q = \registers[5], rval = 8'00000000).
Adding SRST signal on $auto$ff.cc:266:slice$7869 ($dffe) from module $paramod$c5a88488bedb7a9c9866110c9eda41ee27775c76\registers (D = $auto$rtlil.cc:2603:Mux$5752, Q = \registers[14], rval = 8'00000100).
Adding SRST signal on $auto$ff.cc:266:slice$7866 ($dffe) from module $paramod$c5a88488bedb7a9c9866110c9eda41ee27775c76\registers (D = $auto$rtlil.cc:2603:Mux$5752, Q = \registers[15], rval = 8'00000000).
Adding SRST signal on $auto$ff.cc:266:slice$7884 ($dffe) from module $paramod$c5a88488bedb7a9c9866110c9eda41ee27775c76\registers (D = $auto$rtlil.cc:2603:Mux$5752, Q = \registers[0], rval = 8'00000000).
Adding SRST signal on $auto$ff.cc:266:slice$7881 ($dffe) from module $paramod$c5a88488bedb7a9c9866110c9eda41ee27775c76\registers (D = $auto$rtlil.cc:2603:Mux$5752, Q = \registers[10], rval = 8'00000000).
Adding SRST signal on $auto$ff.cc:266:slice$7878 ($dffe) from module $paramod$c5a88488bedb7a9c9866110c9eda41ee27775c76\registers (D = $auto$rtlil.cc:2603:Mux$5752, Q = \registers[11], rval = 8'00000000).
Adding SRST signal on $auto$ff.cc:266:slice$7875 ($dffe) from module $paramod$c5a88488bedb7a9c9866110c9eda41ee27775c76\registers (D = $auto$rtlil.cc:2603:Mux$5752, Q = \registers[12], rval = 8'00000000).
Adding SRST signal on $auto$ff.cc:266:slice$7896 ($dffe) from module $paramod$d08f185179db4eb8eac8d58da9007fec10c7c29b\registers (D = $auto$rtlil.cc:2603:Mux$5764, Q = \registers[6], rval = 8'00000000).
Adding SRST signal on $auto$ff.cc:266:slice$7905 ($dffe) from module $paramod$d08f185179db4eb8eac8d58da9007fec10c7c29b\registers (D = $auto$rtlil.cc:2603:Mux$5764, Q = \registers[3], rval = 8'00000000).
Adding SRST signal on $auto$ff.cc:266:slice$7911 ($dffe) from module $paramod$d08f185179db4eb8eac8d58da9007fec10c7c29b\registers (D = $auto$rtlil.cc:2603:Mux$5764, Q = \registers[1], rval = 8'00000000).
Adding SRST signal on $auto$ff.cc:266:slice$7914 ($dffe) from module $paramod$d08f185179db4eb8eac8d58da9007fec10c7c29b\registers (D = $auto$rtlil.cc:2603:Mux$5764, Q = \registers[15], rval = 8'00000001).
Adding SRST signal on $auto$ff.cc:266:slice$7917 ($dffe) from module $paramod$d08f185179db4eb8eac8d58da9007fec10c7c29b\registers (D = $auto$rtlil.cc:2603:Mux$5764, Q = \registers[14], rval = 8'00000100).
Adding SRST signal on $auto$ff.cc:266:slice$7887 ($dffe) from module $paramod$d08f185179db4eb8eac8d58da9007fec10c7c29b\registers (D = $auto$rtlil.cc:2603:Mux$5764, Q = \registers[9], rval = 8'00000000).
Adding SRST signal on $auto$ff.cc:266:slice$7890 ($dffe) from module $paramod$d08f185179db4eb8eac8d58da9007fec10c7c29b\registers (D = $auto$rtlil.cc:2603:Mux$5764, Q = \registers[8], rval = 8'00000000).
Adding SRST signal on $auto$ff.cc:266:slice$7902 ($dffe) from module $paramod$d08f185179db4eb8eac8d58da9007fec10c7c29b\registers (D = $auto$rtlil.cc:2603:Mux$5764, Q = \registers[4], rval = 8'00000000).
Adding SRST signal on $auto$ff.cc:266:slice$7899 ($dffe) from module $paramod$d08f185179db4eb8eac8d58da9007fec10c7c29b\registers (D = $auto$rtlil.cc:2603:Mux$5764, Q = \registers[5], rval = 8'00000000).
Adding SRST signal on $auto$ff.cc:266:slice$7893 ($dffe) from module $paramod$d08f185179db4eb8eac8d58da9007fec10c7c29b\registers (D = $auto$rtlil.cc:2603:Mux$5764, Q = \registers[7], rval = 8'00000000).
Adding SRST signal on $auto$ff.cc:266:slice$7908 ($dffe) from module $paramod$d08f185179db4eb8eac8d58da9007fec10c7c29b\registers (D = $auto$rtlil.cc:2603:Mux$5764, Q = \registers[2], rval = 8'00000000).
Adding SRST signal on $auto$ff.cc:266:slice$7932 ($dffe) from module $paramod$d08f185179db4eb8eac8d58da9007fec10c7c29b\registers (D = $auto$rtlil.cc:2603:Mux$5764, Q = \registers[0], rval = 8'00000000).
Adding SRST signal on $auto$ff.cc:266:slice$7929 ($dffe) from module $paramod$d08f185179db4eb8eac8d58da9007fec10c7c29b\registers (D = $auto$rtlil.cc:2603:Mux$5764, Q = \registers[10], rval = 8'00000000).
Adding SRST signal on $auto$ff.cc:266:slice$7926 ($dffe) from module $paramod$d08f185179db4eb8eac8d58da9007fec10c7c29b\registers (D = $auto$rtlil.cc:2603:Mux$5764, Q = \registers[11], rval = 8'00000000).
Adding SRST signal on $auto$ff.cc:266:slice$7923 ($dffe) from module $paramod$d08f185179db4eb8eac8d58da9007fec10c7c29b\registers (D = $auto$rtlil.cc:2603:Mux$5764, Q = \registers[12], rval = 8'00000000).

3.19.24. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$443b7d7e6fa51b4925ad1f73d225e8bfd7dc6c37\pc..
Finding unused cells or wires in module $paramod$570077e6b96415b4d92362103cebadbad9f2b201\registers..
Finding unused cells or wires in module $paramod$787a5da62fabe7841ceed3cf3518dd70b3e7c326\core..
Finding unused cells or wires in module $paramod$a747760de5c733b6f88bb63119f261e23521a1b9\registers..
Finding unused cells or wires in module $paramod$beb00772bac1a1e06ce8ff4195cf7b0af620cd82\fetcher..
Finding unused cells or wires in module $paramod$c5a88488bedb7a9c9866110c9eda41ee27775c76\registers..
Finding unused cells or wires in module $paramod$d08f185179db4eb8eac8d58da9007fec10c7c29b\registers..
Finding unused cells or wires in module $paramod\scheduler\THREADS_PER_BLOCK=s32'00000000000000000000000000000100..
Finding unused cells or wires in module \alu..
Finding unused cells or wires in module \decoder..
Finding unused cells or wires in module \ducttape2cores..
Finding unused cells or wires in module \lsu..
Removed 60 unused cells and 125 unused wires.
<suppressed ~65 debug messages>

3.19.25. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$443b7d7e6fa51b4925ad1f73d225e8bfd7dc6c37\pc.
Optimizing module $paramod$570077e6b96415b4d92362103cebadbad9f2b201\registers.
Optimizing module $paramod$787a5da62fabe7841ceed3cf3518dd70b3e7c326\core.
Optimizing module $paramod$a747760de5c733b6f88bb63119f261e23521a1b9\registers.
Optimizing module $paramod$beb00772bac1a1e06ce8ff4195cf7b0af620cd82\fetcher.
Optimizing module $paramod$c5a88488bedb7a9c9866110c9eda41ee27775c76\registers.
Optimizing module $paramod$d08f185179db4eb8eac8d58da9007fec10c7c29b\registers.
Optimizing module $paramod\scheduler\THREADS_PER_BLOCK=s32'00000000000000000000000000000100.
Optimizing module alu.
Optimizing module decoder.
Optimizing module ducttape2cores.
Optimizing module lsu.

3.19.26. Rerunning OPT passes. (Maybe there is more to do..)

3.19.27. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$443b7d7e6fa51b4925ad1f73d225e8bfd7dc6c37\pc..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$570077e6b96415b4d92362103cebadbad9f2b201\registers..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$787a5da62fabe7841ceed3cf3518dd70b3e7c326\core..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod$a747760de5c733b6f88bb63119f261e23521a1b9\registers..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$beb00772bac1a1e06ce8ff4195cf7b0af620cd82\fetcher..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$c5a88488bedb7a9c9866110c9eda41ee27775c76\registers..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$d08f185179db4eb8eac8d58da9007fec10c7c29b\registers..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\scheduler\THREADS_PER_BLOCK=s32'00000000000000000000000000000100..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \alu..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \decoder..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \ducttape2cores..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \lsu..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~43 debug messages>

3.19.28. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$443b7d7e6fa51b4925ad1f73d225e8bfd7dc6c37\pc.
  Optimizing cells in module $paramod$570077e6b96415b4d92362103cebadbad9f2b201\registers.
  Optimizing cells in module $paramod$787a5da62fabe7841ceed3cf3518dd70b3e7c326\core.
  Optimizing cells in module $paramod$a747760de5c733b6f88bb63119f261e23521a1b9\registers.
  Optimizing cells in module $paramod$beb00772bac1a1e06ce8ff4195cf7b0af620cd82\fetcher.
  Optimizing cells in module $paramod$c5a88488bedb7a9c9866110c9eda41ee27775c76\registers.
  Optimizing cells in module $paramod$d08f185179db4eb8eac8d58da9007fec10c7c29b\registers.
  Optimizing cells in module $paramod\scheduler\THREADS_PER_BLOCK=s32'00000000000000000000000000000100.
  Optimizing cells in module \alu.
  Optimizing cells in module \decoder.
  Optimizing cells in module \ducttape2cores.
  Optimizing cells in module \lsu.
Performed a total of 0 changes.

3.19.29. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$443b7d7e6fa51b4925ad1f73d225e8bfd7dc6c37\pc'.
Finding identical cells in module `$paramod$570077e6b96415b4d92362103cebadbad9f2b201\registers'.
Finding identical cells in module `$paramod$787a5da62fabe7841ceed3cf3518dd70b3e7c326\core'.
Finding identical cells in module `$paramod$a747760de5c733b6f88bb63119f261e23521a1b9\registers'.
Finding identical cells in module `$paramod$beb00772bac1a1e06ce8ff4195cf7b0af620cd82\fetcher'.
Finding identical cells in module `$paramod$c5a88488bedb7a9c9866110c9eda41ee27775c76\registers'.
Finding identical cells in module `$paramod$d08f185179db4eb8eac8d58da9007fec10c7c29b\registers'.
Finding identical cells in module `$paramod\scheduler\THREADS_PER_BLOCK=s32'00000000000000000000000000000100'.
Finding identical cells in module `\alu'.
Finding identical cells in module `\decoder'.
Finding identical cells in module `\ducttape2cores'.
Finding identical cells in module `\lsu'.
Removed a total of 0 cells.

3.19.30. Executing OPT_SHARE pass.

3.19.31. Executing OPT_DFF pass (perform DFF optimizations).

3.19.32. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$443b7d7e6fa51b4925ad1f73d225e8bfd7dc6c37\pc..
Finding unused cells or wires in module $paramod$570077e6b96415b4d92362103cebadbad9f2b201\registers..
Finding unused cells or wires in module $paramod$787a5da62fabe7841ceed3cf3518dd70b3e7c326\core..
Finding unused cells or wires in module $paramod$a747760de5c733b6f88bb63119f261e23521a1b9\registers..
Finding unused cells or wires in module $paramod$beb00772bac1a1e06ce8ff4195cf7b0af620cd82\fetcher..
Finding unused cells or wires in module $paramod$c5a88488bedb7a9c9866110c9eda41ee27775c76\registers..
Finding unused cells or wires in module $paramod$d08f185179db4eb8eac8d58da9007fec10c7c29b\registers..
Finding unused cells or wires in module $paramod\scheduler\THREADS_PER_BLOCK=s32'00000000000000000000000000000100..
Finding unused cells or wires in module \alu..
Finding unused cells or wires in module \decoder..
Finding unused cells or wires in module \ducttape2cores..
Finding unused cells or wires in module \lsu..

3.19.33. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$443b7d7e6fa51b4925ad1f73d225e8bfd7dc6c37\pc.
Optimizing module $paramod$570077e6b96415b4d92362103cebadbad9f2b201\registers.
Optimizing module $paramod$787a5da62fabe7841ceed3cf3518dd70b3e7c326\core.
Optimizing module $paramod$a747760de5c733b6f88bb63119f261e23521a1b9\registers.
Optimizing module $paramod$beb00772bac1a1e06ce8ff4195cf7b0af620cd82\fetcher.
Optimizing module $paramod$c5a88488bedb7a9c9866110c9eda41ee27775c76\registers.
Optimizing module $paramod$d08f185179db4eb8eac8d58da9007fec10c7c29b\registers.
Optimizing module $paramod\scheduler\THREADS_PER_BLOCK=s32'00000000000000000000000000000100.
Optimizing module alu.
Optimizing module decoder.
Optimizing module ducttape2cores.
Optimizing module lsu.

3.19.34. Finished OPT passes. (There is nothing left to do.)

3.20. Executing TECHMAP pass (map to technology primitives).

3.20.1. Executing Verilog-2005 frontend: /usr/bin/../share/yosys/techmap.v
Parsing Verilog input from `/usr/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu_brent_kung'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

3.20.2. Continuing TECHMAP pass.
Using extmapper simplemap for cells of type $not.
Using extmapper simplemap for cells of type $mux.
Using template $paramod$068ad458e7761d78e5eed8238508872e7b0aef95\_90_pmux for cells of type $pmux.
Using extmapper simplemap for cells of type $logic_not.
Using extmapper simplemap for cells of type $eq.
Using extmapper simplemap for cells of type $sdffe.
Using extmapper simplemap for cells of type $reduce_and.
Using extmapper simplemap for cells of type $ne.
Using extmapper simplemap for cells of type $reduce_bool.
Using extmapper simplemap for cells of type $and.
Using extmapper simplemap for cells of type $reduce_or.
Using template $paramod$521ce43182eecb9f60c72393a788160d2c356bf5\_90_pmux for cells of type $pmux.
Using template $paramod$97565c3687be688407d1272a293bd9d0ae6852dc\_90_pmux for cells of type $pmux.
Using template $paramod$a1bc51c02ce12ac21eb18988e83292af48ed7d72\_90_alu for cells of type $alu.
Using template $paramod$4ccbe221165818e15f326ddee3d1183c7924e12f\_90_alu for cells of type $alu.
Using template $paramod$a1bc51c02ce12ac21eb18988e83292af48ed7d72\_90_div for cells of type $div.
Using template $paramod$fc16b9f758000d363d24f130038bd99b46b4fa1b\_90_pmux for cells of type $pmux.
Using template $paramod$6a42b6fefed750f8a1c58eab59479d960557103c\_90_alu for cells of type $alu.
Using extmapper simplemap for cells of type $or.
Using extmapper maccmap for cells of type $macc.
  add \rs * \rt (8x8 bits, unsigned)
Running "alumacc" on wrapper $extern:wrap:$neg:A_SIGNED=0:A_WIDTH=8:Y_WIDTH=8:394426c56d1a028ba8fdd5469b163e04011def47.
Using template $extern:wrap:$neg:A_SIGNED=0:A_WIDTH=8:Y_WIDTH=8:394426c56d1a028ba8fdd5469b163e04011def47 for cells of type $extern:wrap:$neg:A_SIGNED=0:A_WIDTH=8:Y_WIDTH=8:394426c56d1a028ba8fdd5469b163e04011def47.
Using template $paramod$a1bc51c02ce12ac21eb18988e83292af48ed7d72\$__div_mod_trunc for cells of type $__div_mod_trunc.
Using extmapper simplemap for cells of type $xor.
Using template $paramod\_90_lcu_brent_kung\WIDTH=32'00000000000000000000000000001000 for cells of type $lcu.
Using extmapper simplemap for cells of type $pos.
Using template $paramod\_90_fa\WIDTH=32'00000000000000000000000000001000 for cells of type $fa.
Using template $paramod$fd7bfb1a4f3a7c2ac1a35670d0fa64ccc7b91841\_90_alu for cells of type $alu.
Using template $paramod\_90_lcu_brent_kung\WIDTH=32'00000000000000000000000000001001 for cells of type $lcu.
Using template $paramod\_90_lcu_brent_kung\WIDTH=32'00000000000000000000000000100000 for cells of type $lcu.
Running "alumacc" on wrapper $extern:wrap:$neg:Y_WIDTH=8:A_WIDTH=8:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Using template $extern:wrap:$neg:Y_WIDTH=8:A_WIDTH=8:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47 for cells of type $extern:wrap:$neg:Y_WIDTH=8:A_WIDTH=8:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Using extmapper simplemap for cells of type $logic_and.
Using template $paramod\$__div_mod_u\WIDTH=32'00000000000000000000000000001000 for cells of type $__div_mod_u.
Running "alumacc" on wrapper $extern:wrap:$sub:Y_WIDTH=8:B_WIDTH=8:A_WIDTH=8:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Using template $extern:wrap:$sub:Y_WIDTH=8:B_WIDTH=8:A_WIDTH=8:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47 for cells of type $extern:wrap:$sub:Y_WIDTH=8:B_WIDTH=8:A_WIDTH=8:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Running "alumacc" on wrapper $extern:wrap:$ge:Y_WIDTH=1:B_WIDTH=8:A_WIDTH=8:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Using template $extern:wrap:$ge:Y_WIDTH=1:B_WIDTH=8:A_WIDTH=8:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47 for cells of type $extern:wrap:$ge:Y_WIDTH=1:B_WIDTH=8:A_WIDTH=8:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Running "alumacc" on wrapper $extern:wrap:$sub:Y_WIDTH=9:B_WIDTH=9:A_WIDTH=8:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Using template $extern:wrap:$sub:Y_WIDTH=9:B_WIDTH=9:A_WIDTH=8:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47 for cells of type $extern:wrap:$sub:Y_WIDTH=9:B_WIDTH=9:A_WIDTH=8:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Running "alumacc" on wrapper $extern:wrap:$ge:Y_WIDTH=1:B_WIDTH=9:A_WIDTH=8:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Using template $extern:wrap:$ge:Y_WIDTH=1:B_WIDTH=9:A_WIDTH=8:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47 for cells of type $extern:wrap:$ge:Y_WIDTH=1:B_WIDTH=9:A_WIDTH=8:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Running "alumacc" on wrapper $extern:wrap:$sub:Y_WIDTH=10:B_WIDTH=10:A_WIDTH=8:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Using template $extern:wrap:$sub:Y_WIDTH=10:B_WIDTH=10:A_WIDTH=8:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47 for cells of type $extern:wrap:$sub:Y_WIDTH=10:B_WIDTH=10:A_WIDTH=8:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Running "alumacc" on wrapper $extern:wrap:$ge:Y_WIDTH=1:B_WIDTH=10:A_WIDTH=8:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Using template $extern:wrap:$ge:Y_WIDTH=1:B_WIDTH=10:A_WIDTH=8:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47 for cells of type $extern:wrap:$ge:Y_WIDTH=1:B_WIDTH=10:A_WIDTH=8:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Running "alumacc" on wrapper $extern:wrap:$sub:Y_WIDTH=11:B_WIDTH=11:A_WIDTH=8:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Using template $extern:wrap:$sub:Y_WIDTH=11:B_WIDTH=11:A_WIDTH=8:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47 for cells of type $extern:wrap:$sub:Y_WIDTH=11:B_WIDTH=11:A_WIDTH=8:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Running "alumacc" on wrapper $extern:wrap:$ge:Y_WIDTH=1:B_WIDTH=11:A_WIDTH=8:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Using template $extern:wrap:$ge:Y_WIDTH=1:B_WIDTH=11:A_WIDTH=8:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47 for cells of type $extern:wrap:$ge:Y_WIDTH=1:B_WIDTH=11:A_WIDTH=8:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Running "alumacc" on wrapper $extern:wrap:$sub:Y_WIDTH=12:B_WIDTH=12:A_WIDTH=8:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Using template $extern:wrap:$sub:Y_WIDTH=12:B_WIDTH=12:A_WIDTH=8:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47 for cells of type $extern:wrap:$sub:Y_WIDTH=12:B_WIDTH=12:A_WIDTH=8:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Running "alumacc" on wrapper $extern:wrap:$ge:Y_WIDTH=1:B_WIDTH=12:A_WIDTH=8:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Using template $extern:wrap:$ge:Y_WIDTH=1:B_WIDTH=12:A_WIDTH=8:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47 for cells of type $extern:wrap:$ge:Y_WIDTH=1:B_WIDTH=12:A_WIDTH=8:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Running "alumacc" on wrapper $extern:wrap:$sub:Y_WIDTH=13:B_WIDTH=13:A_WIDTH=8:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Using template $extern:wrap:$sub:Y_WIDTH=13:B_WIDTH=13:A_WIDTH=8:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47 for cells of type $extern:wrap:$sub:Y_WIDTH=13:B_WIDTH=13:A_WIDTH=8:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Running "alumacc" on wrapper $extern:wrap:$ge:Y_WIDTH=1:B_WIDTH=13:A_WIDTH=8:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Using template $extern:wrap:$ge:Y_WIDTH=1:B_WIDTH=13:A_WIDTH=8:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47 for cells of type $extern:wrap:$ge:Y_WIDTH=1:B_WIDTH=13:A_WIDTH=8:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Running "alumacc" on wrapper $extern:wrap:$sub:Y_WIDTH=14:B_WIDTH=14:A_WIDTH=8:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Using template $extern:wrap:$sub:Y_WIDTH=14:B_WIDTH=14:A_WIDTH=8:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47 for cells of type $extern:wrap:$sub:Y_WIDTH=14:B_WIDTH=14:A_WIDTH=8:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Running "alumacc" on wrapper $extern:wrap:$ge:Y_WIDTH=1:B_WIDTH=14:A_WIDTH=8:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Using template $extern:wrap:$ge:Y_WIDTH=1:B_WIDTH=14:A_WIDTH=8:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47 for cells of type $extern:wrap:$ge:Y_WIDTH=1:B_WIDTH=14:A_WIDTH=8:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Running "alumacc" on wrapper $extern:wrap:$sub:Y_WIDTH=15:B_WIDTH=15:A_WIDTH=8:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Using template $extern:wrap:$sub:Y_WIDTH=15:B_WIDTH=15:A_WIDTH=8:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47 for cells of type $extern:wrap:$sub:Y_WIDTH=15:B_WIDTH=15:A_WIDTH=8:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Running "alumacc" on wrapper $extern:wrap:$ge:Y_WIDTH=1:B_WIDTH=15:A_WIDTH=8:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Using template $extern:wrap:$ge:Y_WIDTH=1:B_WIDTH=15:A_WIDTH=8:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47 for cells of type $extern:wrap:$ge:Y_WIDTH=1:B_WIDTH=15:A_WIDTH=8:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Using template $paramod$78464f9f65d57061f7490f3fe5dd257e4a61e2b7\_90_alu for cells of type $alu.
Using template $paramod$78648aff6d035ceca1e51be5292d8e9748cdc2be\_90_alu for cells of type $alu.
Using template $paramod$5ece6c5f43fb71f6d288804e401c83703363913e\_90_alu for cells of type $alu.
Using template $paramod$faa58573f9d1592ccf4bfc12206a71a8d2733e33\_90_alu for cells of type $alu.
Using template $paramod$7fb440a4f56077cf55596eac05c516869c752d23\_90_alu for cells of type $alu.
Using template $paramod$33acca59acb78d0be1d2963f30b104550f2b2c75\_90_alu for cells of type $alu.
Using template $paramod$f7417944f96f261f97a49c7e5ba603b32499b5a9\_90_alu for cells of type $alu.
Using template $paramod\_90_lcu_brent_kung\WIDTH=32'00000000000000000000000000001010 for cells of type $lcu.
Using template $paramod\_90_lcu_brent_kung\WIDTH=32'00000000000000000000000000001011 for cells of type $lcu.
Using template $paramod\_90_lcu_brent_kung\WIDTH=32'00000000000000000000000000001100 for cells of type $lcu.
Using template $paramod\_90_lcu_brent_kung\WIDTH=32'00000000000000000000000000001101 for cells of type $lcu.
Using template $paramod\_90_lcu_brent_kung\WIDTH=32'00000000000000000000000000001110 for cells of type $lcu.
Using template $paramod\_90_lcu_brent_kung\WIDTH=32'00000000000000000000000000001111 for cells of type $lcu.
Using extmapper simplemap for cells of type $logic_or.
Using template $paramod$a285b5a57fe61eabc57c91b8c412748ee1151a85\_90_pmux for cells of type $pmux.
Using template $paramod$740b056ede97228d3eae64ea2fdc81f0a33e0fe7\_90_alu for cells of type $alu.
Using extmapper simplemap for cells of type $sdffce.
Using extmapper simplemap for cells of type $dffe.
Using template $paramod\_90_lcu_brent_kung\WIDTH=32'00000000000000000000000000000100 for cells of type $lcu.
Using template $paramod$adbaf76fa5a3091a329503792521395f8ff4d1a4\_90_alu for cells of type $alu.
Using template $paramod$3ef7d3dd227da7627a99c5e5a6a4deb817573e39\_90_alu for cells of type $alu.
Using template $paramod$d1615bf4e5e328245ffd1550e5fe105901cda77b\_90_alu for cells of type $alu.
Using template $paramod$79fc7abbb3333dbd5736999d565fd903198fb1eb\_90_alu for cells of type $alu.
Using template $paramod\_90_lcu_brent_kung\WIDTH=32'00000000000000000000000000000001 for cells of type $lcu.
Using template $paramod\_90_lcu_brent_kung\WIDTH=32'00000000000000000000000000000011 for cells of type $lcu.
Using template $paramod\_90_lcu_brent_kung\WIDTH=32'00000000000000000000000000000010 for cells of type $lcu.
Using template $paramod$c3cd1564c35d873179656addd6052d7ea8b6d991\_90_alu for cells of type $alu.
No more expansions possible.
<suppressed ~4594 debug messages>

3.21. Executing OPT pass (performing simple optimizations).

3.21.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$443b7d7e6fa51b4925ad1f73d225e8bfd7dc6c37\pc.
<suppressed ~49 debug messages>
Optimizing module $paramod$570077e6b96415b4d92362103cebadbad9f2b201\registers.
<suppressed ~34 debug messages>
Optimizing module $paramod$787a5da62fabe7841ceed3cf3518dd70b3e7c326\core.
<suppressed ~53 debug messages>
Optimizing module $paramod$a747760de5c733b6f88bb63119f261e23521a1b9\registers.
<suppressed ~34 debug messages>
Optimizing module $paramod$beb00772bac1a1e06ce8ff4195cf7b0af620cd82\fetcher.
<suppressed ~26 debug messages>
Optimizing module $paramod$c5a88488bedb7a9c9866110c9eda41ee27775c76\registers.
<suppressed ~34 debug messages>
Optimizing module $paramod$d08f185179db4eb8eac8d58da9007fec10c7c29b\registers.
<suppressed ~34 debug messages>
Optimizing module $paramod\scheduler\THREADS_PER_BLOCK=s32'00000000000000000000000000000100.
<suppressed ~81 debug messages>
Optimizing module alu.
<suppressed ~1641 debug messages>
Optimizing module decoder.
<suppressed ~90 debug messages>
Optimizing module ducttape2cores.
Optimizing module lsu.
<suppressed ~33 debug messages>

3.21.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$443b7d7e6fa51b4925ad1f73d225e8bfd7dc6c37\pc'.
<suppressed ~6 debug messages>
Finding identical cells in module `$paramod$570077e6b96415b4d92362103cebadbad9f2b201\registers'.
<suppressed ~15 debug messages>
Finding identical cells in module `$paramod$787a5da62fabe7841ceed3cf3518dd70b3e7c326\core'.
<suppressed ~18 debug messages>
Finding identical cells in module `$paramod$a747760de5c733b6f88bb63119f261e23521a1b9\registers'.
<suppressed ~15 debug messages>
Finding identical cells in module `$paramod$beb00772bac1a1e06ce8ff4195cf7b0af620cd82\fetcher'.
<suppressed ~3 debug messages>
Finding identical cells in module `$paramod$c5a88488bedb7a9c9866110c9eda41ee27775c76\registers'.
<suppressed ~15 debug messages>
Finding identical cells in module `$paramod$d08f185179db4eb8eac8d58da9007fec10c7c29b\registers'.
<suppressed ~15 debug messages>
Finding identical cells in module `$paramod\scheduler\THREADS_PER_BLOCK=s32'00000000000000000000000000000100'.
<suppressed ~51 debug messages>
Finding identical cells in module `\alu'.
<suppressed ~1989 debug messages>
Finding identical cells in module `\decoder'.
<suppressed ~123 debug messages>
Finding identical cells in module `\ducttape2cores'.
Finding identical cells in module `\lsu'.
<suppressed ~21 debug messages>
Removed a total of 757 cells.

3.21.3. Executing OPT_DFF pass (perform DFF optimizations).

3.21.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$443b7d7e6fa51b4925ad1f73d225e8bfd7dc6c37\pc..
Finding unused cells or wires in module $paramod$570077e6b96415b4d92362103cebadbad9f2b201\registers..
Finding unused cells or wires in module $paramod$787a5da62fabe7841ceed3cf3518dd70b3e7c326\core..
Finding unused cells or wires in module $paramod$a747760de5c733b6f88bb63119f261e23521a1b9\registers..
Finding unused cells or wires in module $paramod$beb00772bac1a1e06ce8ff4195cf7b0af620cd82\fetcher..
Finding unused cells or wires in module $paramod$c5a88488bedb7a9c9866110c9eda41ee27775c76\registers..
Finding unused cells or wires in module $paramod$d08f185179db4eb8eac8d58da9007fec10c7c29b\registers..
Finding unused cells or wires in module $paramod\scheduler\THREADS_PER_BLOCK=s32'00000000000000000000000000000100..
Finding unused cells or wires in module \alu..
Finding unused cells or wires in module \decoder..
Finding unused cells or wires in module \ducttape2cores..
Finding unused cells or wires in module \lsu..
Removed 307 unused cells and 2352 unused wires.
<suppressed ~318 debug messages>

3.21.5. Finished fast OPT passes.

3.22. Executing ABC pass (technology mapping using ABC).

3.22.1. Extracting gate netlist of module `$paramod$443b7d7e6fa51b4925ad1f73d225e8bfd7dc6c37\pc' to `<abc-temp-dir>/input.blif'..
Extracted 49 gates and 77 wires to a netlist network with 28 inputs and 10 outputs.

3.22.1.1. Executing ABC.
Running ABC command: "abc" -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + dretime 
ABC: + map 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.22.1.2. Re-integrating ABC results.
ABC RESULTS:             ORNOT cells:        2
ABC RESULTS:               NOT cells:        3
ABC RESULTS:               AND cells:        4
ABC RESULTS:              NAND cells:        3
ABC RESULTS:                OR cells:        6
ABC RESULTS:              XNOR cells:        3
ABC RESULTS:            ANDNOT cells:        5
ABC RESULTS:               XOR cells:        4
ABC RESULTS:               MUX cells:       16
ABC RESULTS:        internal signals:       39
ABC RESULTS:           input signals:       28
ABC RESULTS:          output signals:       10
Removing temp directory.

3.22.2. Extracting gate netlist of module `$paramod$570077e6b96415b4d92362103cebadbad9f2b201\registers' to `<abc-temp-dir>/input.blif'..
Extracted 370 gates and 551 wires to a netlist network with 180 inputs and 64 outputs.

3.22.2.1. Executing ABC.
Running ABC command: "abc" -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + dretime 
ABC: + map 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.22.2.2. Re-integrating ABC results.
ABC RESULTS:               NOR cells:        1
ABC RESULTS:               AND cells:        3
ABC RESULTS:              NAND cells:        5
ABC RESULTS:                OR cells:       41
ABC RESULTS:             ORNOT cells:       13
ABC RESULTS:            ANDNOT cells:       28
ABC RESULTS:               NOT cells:        7
ABC RESULTS:               MUX cells:      264
ABC RESULTS:        internal signals:      307
ABC RESULTS:           input signals:      180
ABC RESULTS:          output signals:       64
Removing temp directory.

3.22.3. Extracting gate netlist of module `$paramod$787a5da62fabe7841ceed3cf3518dd70b3e7c326\core' to `<abc-temp-dir>/input.blif'..
Extracted 12 gates and 15 wires to a netlist network with 3 inputs and 3 outputs.

3.22.3.1. Executing ABC.
Running ABC command: "abc" -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + dretime 
ABC: + map 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.22.3.2. Re-integrating ABC results.
ABC RESULTS:               AND cells:        1
ABC RESULTS:                OR cells:        4
ABC RESULTS:        internal signals:        9
ABC RESULTS:           input signals:        3
ABC RESULTS:          output signals:        3
Removing temp directory.

3.22.4. Extracting gate netlist of module `$paramod$a747760de5c733b6f88bb63119f261e23521a1b9\registers' to `<abc-temp-dir>/input.blif'..
Extracted 370 gates and 551 wires to a netlist network with 180 inputs and 64 outputs.

3.22.4.1. Executing ABC.
Running ABC command: "abc" -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + dretime 
ABC: + map 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.22.4.2. Re-integrating ABC results.
ABC RESULTS:               NOR cells:        1
ABC RESULTS:               AND cells:        3
ABC RESULTS:              NAND cells:        5
ABC RESULTS:                OR cells:       41
ABC RESULTS:             ORNOT cells:       13
ABC RESULTS:            ANDNOT cells:       28
ABC RESULTS:               NOT cells:        7
ABC RESULTS:               MUX cells:      264
ABC RESULTS:        internal signals:      307
ABC RESULTS:           input signals:      180
ABC RESULTS:          output signals:       64
Removing temp directory.

3.22.5. Extracting gate netlist of module `$paramod$beb00772bac1a1e06ce8ff4195cf7b0af620cd82\fetcher' to `<abc-temp-dir>/input.blif'..
Extracted 31 gates and 38 wires to a netlist network with 6 inputs and 7 outputs.

3.22.5.1. Executing ABC.
Running ABC command: "abc" -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + dretime 
ABC: + map 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.22.5.2. Re-integrating ABC results.
ABC RESULTS:               NOR cells:        1
ABC RESULTS:             ORNOT cells:        2
ABC RESULTS:                OR cells:        2
ABC RESULTS:               AND cells:        1
ABC RESULTS:               MUX cells:        1
ABC RESULTS:            ANDNOT cells:       13
ABC RESULTS:        internal signals:       25
ABC RESULTS:           input signals:        6
ABC RESULTS:          output signals:        7
Removing temp directory.

3.22.6. Extracting gate netlist of module `$paramod$c5a88488bedb7a9c9866110c9eda41ee27775c76\registers' to `<abc-temp-dir>/input.blif'..
Extracted 370 gates and 551 wires to a netlist network with 180 inputs and 64 outputs.

3.22.6.1. Executing ABC.
Running ABC command: "abc" -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + dretime 
ABC: + map 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.22.6.2. Re-integrating ABC results.
ABC RESULTS:               NOR cells:        1
ABC RESULTS:               AND cells:        3
ABC RESULTS:              NAND cells:        5
ABC RESULTS:                OR cells:       41
ABC RESULTS:               NOT cells:        7
ABC RESULTS:             ORNOT cells:       13
ABC RESULTS:            ANDNOT cells:       28
ABC RESULTS:               MUX cells:      264
ABC RESULTS:        internal signals:      307
ABC RESULTS:           input signals:      180
ABC RESULTS:          output signals:       64
Removing temp directory.

3.22.7. Extracting gate netlist of module `$paramod$d08f185179db4eb8eac8d58da9007fec10c7c29b\registers' to `<abc-temp-dir>/input.blif'..
Extracted 370 gates and 551 wires to a netlist network with 180 inputs and 64 outputs.

3.22.7.1. Executing ABC.
Running ABC command: "abc" -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + dretime 
ABC: + map 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.22.7.2. Re-integrating ABC results.
ABC RESULTS:               NOR cells:        1
ABC RESULTS:               AND cells:        2
ABC RESULTS:              NAND cells:        6
ABC RESULTS:                OR cells:       41
ABC RESULTS:             ORNOT cells:       12
ABC RESULTS:            ANDNOT cells:       29
ABC RESULTS:               NOT cells:        7
ABC RESULTS:               MUX cells:      264
ABC RESULTS:        internal signals:      307
ABC RESULTS:           input signals:      180
ABC RESULTS:          output signals:       64
Removing temp directory.

3.22.8. Extracting gate netlist of module `$paramod\scheduler\THREADS_PER_BLOCK=s32'00000000000000000000000000000100' to `<abc-temp-dir>/input.blif'..
Extracted 97 gates and 115 wires to a netlist network with 16 inputs and 6 outputs.

3.22.8.1. Executing ABC.
Running ABC command: "abc" -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + dretime 
ABC: + map 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.22.8.2. Re-integrating ABC results.
ABC RESULTS:               NOT cells:        1
ABC RESULTS:              XNOR cells:        1
ABC RESULTS:               XOR cells:        3
ABC RESULTS:               MUX cells:        4
ABC RESULTS:               AND cells:        1
ABC RESULTS:             ORNOT cells:        5
ABC RESULTS:              NAND cells:        3
ABC RESULTS:                OR cells:       11
ABC RESULTS:               NOR cells:        5
ABC RESULTS:            ANDNOT cells:       24
ABC RESULTS:        internal signals:       93
ABC RESULTS:           input signals:       16
ABC RESULTS:          output signals:        6
Removing temp directory.

3.22.9. Extracting gate netlist of module `\alu' to `<abc-temp-dir>/input.blif'..
Extracted 751 gates and 775 wires to a netlist network with 23 inputs and 9 outputs.

3.22.9.1. Executing ABC.
Running ABC command: "abc" -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + dretime 
ABC: + map 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.22.9.2. Re-integrating ABC results.
ABC RESULTS:              XNOR cells:       24
ABC RESULTS:               NOT cells:       36
ABC RESULTS:             ORNOT cells:       25
ABC RESULTS:               AND cells:       44
ABC RESULTS:               NOR cells:       40
ABC RESULTS:              NAND cells:       27
ABC RESULTS:                OR cells:       81
ABC RESULTS:               XOR cells:      134
ABC RESULTS:               MUX cells:       51
ABC RESULTS:            ANDNOT cells:      227
ABC RESULTS:        internal signals:      743
ABC RESULTS:           input signals:       23
ABC RESULTS:          output signals:        9
Removing temp directory.

3.22.10. Extracting gate netlist of module `\decoder' to `<abc-temp-dir>/input.blif'..
Extracted 46 gates and 54 wires to a netlist network with 7 inputs and 11 outputs.

3.22.10.1. Executing ABC.
Running ABC command: "abc" -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + dretime 
ABC: + map 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.22.10.2. Re-integrating ABC results.
ABC RESULTS:               AND cells:        1
ABC RESULTS:                OR cells:        6
ABC RESULTS:               NOR cells:        3
ABC RESULTS:              NAND cells:        2
ABC RESULTS:             ORNOT cells:        5
ABC RESULTS:            ANDNOT cells:       15
ABC RESULTS:        internal signals:       36
ABC RESULTS:           input signals:        7
ABC RESULTS:          output signals:       11
Removing temp directory.

3.22.11. Extracting gate netlist of module `\ducttape2cores' to `<abc-temp-dir>/input.blif'..
Extracted 0 gates and 0 wires to a netlist network with 0 inputs and 0 outputs.
Don't call ABC as there is nothing to map.
Removing temp directory.

3.22.12. Extracting gate netlist of module `\lsu' to `<abc-temp-dir>/input.blif'..
Extracted 77 gates and 89 wires to a netlist network with 10 inputs and 8 outputs.

3.22.12.1. Executing ABC.
Running ABC command: "abc" -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + dretime 
ABC: + map 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.22.12.2. Re-integrating ABC results.
ABC RESULTS:              NAND cells:        4
ABC RESULTS:               AND cells:        3
ABC RESULTS:               NOR cells:        4
ABC RESULTS:               NOT cells:        6
ABC RESULTS:             ORNOT cells:        4
ABC RESULTS:            ANDNOT cells:       26
ABC RESULTS:                OR cells:       12
ABC RESULTS:               MUX cells:       12
ABC RESULTS:        internal signals:       71
ABC RESULTS:           input signals:       10
ABC RESULTS:          output signals:        8
Removing temp directory.

3.23. Executing OPT pass (performing simple optimizations).

3.23.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$443b7d7e6fa51b4925ad1f73d225e8bfd7dc6c37\pc.
<suppressed ~8 debug messages>
Optimizing module $paramod$570077e6b96415b4d92362103cebadbad9f2b201\registers.
<suppressed ~112 debug messages>
Optimizing module $paramod$787a5da62fabe7841ceed3cf3518dd70b3e7c326\core.
Optimizing module $paramod$a747760de5c733b6f88bb63119f261e23521a1b9\registers.
<suppressed ~112 debug messages>
Optimizing module $paramod$beb00772bac1a1e06ce8ff4195cf7b0af620cd82\fetcher.
Optimizing module $paramod$c5a88488bedb7a9c9866110c9eda41ee27775c76\registers.
<suppressed ~112 debug messages>
Optimizing module $paramod$d08f185179db4eb8eac8d58da9007fec10c7c29b\registers.
<suppressed ~112 debug messages>
Optimizing module $paramod\scheduler\THREADS_PER_BLOCK=s32'00000000000000000000000000000100.
Optimizing module alu.
<suppressed ~1 debug messages>
Optimizing module decoder.
Optimizing module ducttape2cores.
Optimizing module lsu.
<suppressed ~5 debug messages>

3.23.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$443b7d7e6fa51b4925ad1f73d225e8bfd7dc6c37\pc'.
Finding identical cells in module `$paramod$570077e6b96415b4d92362103cebadbad9f2b201\registers'.
Finding identical cells in module `$paramod$787a5da62fabe7841ceed3cf3518dd70b3e7c326\core'.
Finding identical cells in module `$paramod$a747760de5c733b6f88bb63119f261e23521a1b9\registers'.
Finding identical cells in module `$paramod$beb00772bac1a1e06ce8ff4195cf7b0af620cd82\fetcher'.
Finding identical cells in module `$paramod$c5a88488bedb7a9c9866110c9eda41ee27775c76\registers'.
Finding identical cells in module `$paramod$d08f185179db4eb8eac8d58da9007fec10c7c29b\registers'.
Finding identical cells in module `$paramod\scheduler\THREADS_PER_BLOCK=s32'00000000000000000000000000000100'.
Finding identical cells in module `\alu'.
<suppressed ~6 debug messages>
Finding identical cells in module `\decoder'.
<suppressed ~6 debug messages>
Finding identical cells in module `\ducttape2cores'.
Finding identical cells in module `\lsu'.
<suppressed ~6 debug messages>
Removed a total of 6 cells.

3.23.3. Executing OPT_DFF pass (perform DFF optimizations).

3.23.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$443b7d7e6fa51b4925ad1f73d225e8bfd7dc6c37\pc..
Finding unused cells or wires in module $paramod$570077e6b96415b4d92362103cebadbad9f2b201\registers..
Finding unused cells or wires in module $paramod$787a5da62fabe7841ceed3cf3518dd70b3e7c326\core..
Finding unused cells or wires in module $paramod$a747760de5c733b6f88bb63119f261e23521a1b9\registers..
Finding unused cells or wires in module $paramod$beb00772bac1a1e06ce8ff4195cf7b0af620cd82\fetcher..
Finding unused cells or wires in module $paramod$c5a88488bedb7a9c9866110c9eda41ee27775c76\registers..
Finding unused cells or wires in module $paramod$d08f185179db4eb8eac8d58da9007fec10c7c29b\registers..
Finding unused cells or wires in module $paramod\scheduler\THREADS_PER_BLOCK=s32'00000000000000000000000000000100..
Finding unused cells or wires in module \alu..
Finding unused cells or wires in module \decoder..
Finding unused cells or wires in module \ducttape2cores..
Finding unused cells or wires in module \lsu..
Removed 27 unused cells and 1943 unused wires.
<suppressed ~38 debug messages>

3.23.5. Finished fast OPT passes.

3.24. Executing HIERARCHY pass (managing design hierarchy).

3.24.1. Analyzing design hierarchy..
Top module:  \ducttape2cores
Used module:     $paramod$787a5da62fabe7841ceed3cf3518dd70b3e7c326\core
Used module:         \decoder
Used module:         $paramod$beb00772bac1a1e06ce8ff4195cf7b0af620cd82\fetcher
Used module:         $paramod\scheduler\THREADS_PER_BLOCK=s32'00000000000000000000000000000100
Used module:         \alu
Used module:         \lsu
Used module:         $paramod$443b7d7e6fa51b4925ad1f73d225e8bfd7dc6c37\pc
Used module:         $paramod$c5a88488bedb7a9c9866110c9eda41ee27775c76\registers
Used module:         $paramod$d08f185179db4eb8eac8d58da9007fec10c7c29b\registers
Used module:         $paramod$a747760de5c733b6f88bb63119f261e23521a1b9\registers
Used module:         $paramod$570077e6b96415b4d92362103cebadbad9f2b201\registers

3.24.2. Analyzing design hierarchy..
Top module:  \ducttape2cores
Used module:     $paramod$787a5da62fabe7841ceed3cf3518dd70b3e7c326\core
Used module:         \decoder
Used module:         $paramod$beb00772bac1a1e06ce8ff4195cf7b0af620cd82\fetcher
Used module:         $paramod\scheduler\THREADS_PER_BLOCK=s32'00000000000000000000000000000100
Used module:         \alu
Used module:         \lsu
Used module:         $paramod$443b7d7e6fa51b4925ad1f73d225e8bfd7dc6c37\pc
Used module:         $paramod$c5a88488bedb7a9c9866110c9eda41ee27775c76\registers
Used module:         $paramod$d08f185179db4eb8eac8d58da9007fec10c7c29b\registers
Used module:         $paramod$a747760de5c733b6f88bb63119f261e23521a1b9\registers
Used module:         $paramod$570077e6b96415b4d92362103cebadbad9f2b201\registers
Removed 0 unused modules.

3.25. Printing statistics.

=== $paramod$443b7d7e6fa51b4925ad1f73d225e8bfd7dc6c37\pc ===

   Number of wires:                 57
   Number of wire bits:             91
   Number of public wires:          12
   Number of public wire bits:      46
   Number of ports:                 11
   Number of port bits:             43
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 56
     $_ANDNOT_                       5
     $_AND_                          4
     $_MUX_                         16
     $_NAND_                         3
     $_NOT_                          2
     $_ORNOT_                        2
     $_OR_                           6
     $_SDFFE_PP0P_                  11
     $_XNOR_                         3
     $_XOR_                          4

=== $paramod$570077e6b96415b4d92362103cebadbad9f2b201\registers ===

   Number of wires:                373
   Number of wire bits:            553
   Number of public wires:          31
   Number of public wire bits:     197
   Number of ports:                 15
   Number of port bits:             69
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                500
     $_ANDNOT_                      28
     $_AND_                          3
     $_DFFE_PP_                      8
     $_MUX_                        264
     $_NAND_                         5
     $_NOR_                          1
     $_NOT_                          1
     $_ORNOT_                       13
     $_OR_                          41
     $_SDFFCE_PN0P_                117
     $_SDFFCE_PN1P_                  3
     $_SDFFE_PP0P_                  16

=== $paramod$787a5da62fabe7841ceed3cf3518dd70b3e7c326\core ===

   Number of wires:                 93
   Number of wire bits:            590
   Number of public wires:          88
   Number of public wire bits:     585
   Number of ports:                 18
   Number of port bits:            185
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 24
     $_AND_                          1
     $_OR_                           4
     $paramod$443b7d7e6fa51b4925ad1f73d225e8bfd7dc6c37\pc      4
     $paramod$570077e6b96415b4d92362103cebadbad9f2b201\registers      1
     $paramod$a747760de5c733b6f88bb63119f261e23521a1b9\registers      1
     $paramod$beb00772bac1a1e06ce8ff4195cf7b0af620cd82\fetcher      1
     $paramod$c5a88488bedb7a9c9866110c9eda41ee27775c76\registers      1
     $paramod$d08f185179db4eb8eac8d58da9007fec10c7c29b\registers      1
     $paramod\scheduler\THREADS_PER_BLOCK=s32'00000000000000000000000000000100      1
     alu                             4
     decoder                         1
     lsu                             4

=== $paramod$a747760de5c733b6f88bb63119f261e23521a1b9\registers ===

   Number of wires:                373
   Number of wire bits:            553
   Number of public wires:          31
   Number of public wire bits:     197
   Number of ports:                 15
   Number of port bits:             69
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                500
     $_ANDNOT_                      28
     $_AND_                          3
     $_DFFE_PP_                      8
     $_MUX_                        264
     $_NAND_                         5
     $_NOR_                          1
     $_NOT_                          1
     $_ORNOT_                       13
     $_OR_                          41
     $_SDFFCE_PN0P_                118
     $_SDFFCE_PN1P_                  2
     $_SDFFE_PP0P_                  16

=== $paramod$beb00772bac1a1e06ce8ff4195cf7b0af620cd82\fetcher ===

   Number of wires:                 35
   Number of wire bits:            113
   Number of public wires:          16
   Number of public wire bits:      93
   Number of ports:                 10
   Number of port bits:             58
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 47
     $_ANDNOT_                      13
     $_AND_                          1
     $_MUX_                          1
     $_NOR_                          1
     $_ORNOT_                        2
     $_OR_                           2
     $_SDFFE_PP0P_                  27

=== $paramod$c5a88488bedb7a9c9866110c9eda41ee27775c76\registers ===

   Number of wires:                373
   Number of wire bits:            553
   Number of public wires:          31
   Number of public wire bits:     197
   Number of ports:                 15
   Number of port bits:             69
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                500
     $_ANDNOT_                      28
     $_AND_                          3
     $_DFFE_PP_                      8
     $_MUX_                        264
     $_NAND_                         5
     $_NOR_                          1
     $_NOT_                          1
     $_ORNOT_                       13
     $_OR_                          41
     $_SDFFCE_PN0P_                119
     $_SDFFCE_PN1P_                  1
     $_SDFFE_PP0P_                  16

=== $paramod$d08f185179db4eb8eac8d58da9007fec10c7c29b\registers ===

   Number of wires:                373
   Number of wire bits:            553
   Number of public wires:          31
   Number of public wire bits:     197
   Number of ports:                 15
   Number of port bits:             69
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                500
     $_ANDNOT_                      29
     $_AND_                          2
     $_DFFE_PP_                      8
     $_MUX_                        264
     $_NAND_                         6
     $_NOR_                          1
     $_NOT_                          1
     $_ORNOT_                       12
     $_OR_                          41
     $_SDFFCE_PN0P_                118
     $_SDFFCE_PN1P_                  2
     $_SDFFE_PP0P_                  16

=== $paramod\scheduler\THREADS_PER_BLOCK=s32'00000000000000000000000000000100 ===

   Number of wires:                 68
   Number of wire bits:            139
   Number of public wires:          12
   Number of public wire bits:      61
   Number of ports:                 12
   Number of port bits:             61
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 70
     $_ANDNOT_                      24
     $_AND_                          1
     $_MUX_                          4
     $_NAND_                         3
     $_NOR_                          5
     $_NOT_                          1
     $_ORNOT_                        5
     $_OR_                          11
     $_SDFFE_PP0P_                  12
     $_XNOR_                         1
     $_XOR_                          3

=== alu ===

   Number of wires:                697
   Number of wire bits:            728
   Number of public wires:          10
   Number of public wire bits:      41
   Number of ports:                  9
   Number of port bits:             33
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                695
     $_ANDNOT_                     227
     $_AND_                         44
     $_MUX_                         51
     $_NAND_                        27
     $_NOR_                         39
     $_NOT_                         36
     $_ORNOT_                       25
     $_OR_                          80
     $_SDFFE_PP0P_                   8
     $_XNOR_                        24
     $_XOR_                        134

=== decoder ===

   Number of wires:                 48
   Number of wire bits:             90
   Number of public wires:          18
   Number of public wire bits:      55
   Number of ports:                 18
   Number of port bits:             55
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 52
     $_ANDNOT_                      14
     $_AND_                          1
     $_NAND_                         2
     $_NOR_                          3
     $_ORNOT_                        5
     $_OR_                           6
     $_SDFFE_PP0N_                  21

=== ducttape2cores ===

   Number of wires:                 35
   Number of wire bits:            369
   Number of public wires:          35
   Number of public wire bits:     369
   Number of ports:                 35
   Number of port bits:            369
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  2
     $paramod$787a5da62fabe7841ceed3cf3518dd70b3e7c326\core      2

=== lsu ===

   Number of wires:                 85
   Number of wire bits:            137
   Number of public wires:          18
   Number of public wire bits:      70
   Number of ports:                 18
   Number of port bits:             70
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                103
     $_ANDNOT_                      24
     $_AND_                          3
     $_MUX_                         12
     $_NAND_                         4
     $_NOR_                          4
     $_NOT_                          4
     $_ORNOT_                        4
     $_OR_                          12
     $_SDFFE_PP0P_                  36

=== design hierarchy ===

   ducttape2cores                    1
     $paramod$787a5da62fabe7841ceed3cf3518dd70b3e7c326\core      2
       $paramod$443b7d7e6fa51b4925ad1f73d225e8bfd7dc6c37\pc      4
       $paramod$570077e6b96415b4d92362103cebadbad9f2b201\registers      1
       $paramod$a747760de5c733b6f88bb63119f261e23521a1b9\registers      1
       $paramod$beb00772bac1a1e06ce8ff4195cf7b0af620cd82\fetcher      1
       $paramod$c5a88488bedb7a9c9866110c9eda41ee27775c76\registers      1
       $paramod$d08f185179db4eb8eac8d58da9007fec10c7c29b\registers      1
       $paramod\scheduler\THREADS_PER_BLOCK=s32'00000000000000000000000000000100      1
       alu                           4
       decoder                       1
       lsu                           4

   Number of wires:              10219
   Number of wire bits:          14305
   Number of public wires:         871
   Number of public wire bits:    4789
   Number of ports:                575
   Number of port bits:           2807
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:              11180
     $_ANDNOT_                    2376
     $_AND_                        438
     $_DFFE_PP_                     64
     $_MUX_                       2754
     $_NAND_                       324
     $_NOR_                        370
     $_NOT_                        346
     $_ORNOT_                      374
     $_OR_                        1158
     $_SDFFCE_PN0P_                944
     $_SDFFCE_PN1P_                 16
     $_SDFFE_PP0N_                  42
     $_SDFFE_PP0P_                 646
     $_XNOR_                       218
     $_XOR_                       1110

3.26. Executing CHECK pass (checking for obvious problems).
Checking module $paramod$443b7d7e6fa51b4925ad1f73d225e8bfd7dc6c37\pc...
Checking module $paramod$570077e6b96415b4d92362103cebadbad9f2b201\registers...
Checking module $paramod$787a5da62fabe7841ceed3cf3518dd70b3e7c326\core...
Checking module $paramod$a747760de5c733b6f88bb63119f261e23521a1b9\registers...
Checking module $paramod$beb00772bac1a1e06ce8ff4195cf7b0af620cd82\fetcher...
Checking module $paramod$c5a88488bedb7a9c9866110c9eda41ee27775c76\registers...
Checking module $paramod$d08f185179db4eb8eac8d58da9007fec10c7c29b\registers...
Checking module $paramod\scheduler\THREADS_PER_BLOCK=s32'00000000000000000000000000000100...
Checking module alu...
Checking module decoder...
Checking module ducttape2cores...
Checking module lsu...
Found and reported 0 problems.

4. Executing OPT pass (performing simple optimizations).

4.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$443b7d7e6fa51b4925ad1f73d225e8bfd7dc6c37\pc.
Optimizing module $paramod$570077e6b96415b4d92362103cebadbad9f2b201\registers.
Optimizing module $paramod$787a5da62fabe7841ceed3cf3518dd70b3e7c326\core.
Optimizing module $paramod$a747760de5c733b6f88bb63119f261e23521a1b9\registers.
Optimizing module $paramod$beb00772bac1a1e06ce8ff4195cf7b0af620cd82\fetcher.
Optimizing module $paramod$c5a88488bedb7a9c9866110c9eda41ee27775c76\registers.
Optimizing module $paramod$d08f185179db4eb8eac8d58da9007fec10c7c29b\registers.
Optimizing module $paramod\scheduler\THREADS_PER_BLOCK=s32'00000000000000000000000000000100.
Optimizing module alu.
Optimizing module decoder.
Optimizing module ducttape2cores.
Optimizing module lsu.

4.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$443b7d7e6fa51b4925ad1f73d225e8bfd7dc6c37\pc'.
Finding identical cells in module `$paramod$570077e6b96415b4d92362103cebadbad9f2b201\registers'.
Finding identical cells in module `$paramod$787a5da62fabe7841ceed3cf3518dd70b3e7c326\core'.
Finding identical cells in module `$paramod$a747760de5c733b6f88bb63119f261e23521a1b9\registers'.
Finding identical cells in module `$paramod$beb00772bac1a1e06ce8ff4195cf7b0af620cd82\fetcher'.
Finding identical cells in module `$paramod$c5a88488bedb7a9c9866110c9eda41ee27775c76\registers'.
Finding identical cells in module `$paramod$d08f185179db4eb8eac8d58da9007fec10c7c29b\registers'.
Finding identical cells in module `$paramod\scheduler\THREADS_PER_BLOCK=s32'00000000000000000000000000000100'.
Finding identical cells in module `\alu'.
Finding identical cells in module `\decoder'.
Finding identical cells in module `\ducttape2cores'.
Finding identical cells in module `\lsu'.
Removed a total of 0 cells.

4.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$443b7d7e6fa51b4925ad1f73d225e8bfd7dc6c37\pc..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod$570077e6b96415b4d92362103cebadbad9f2b201\registers..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod$787a5da62fabe7841ceed3cf3518dd70b3e7c326\core..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod$a747760de5c733b6f88bb63119f261e23521a1b9\registers..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod$beb00772bac1a1e06ce8ff4195cf7b0af620cd82\fetcher..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod$c5a88488bedb7a9c9866110c9eda41ee27775c76\registers..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod$d08f185179db4eb8eac8d58da9007fec10c7c29b\registers..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod\scheduler\THREADS_PER_BLOCK=s32'00000000000000000000000000000100..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \alu..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \decoder..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \ducttape2cores..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \lsu..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$443b7d7e6fa51b4925ad1f73d225e8bfd7dc6c37\pc.
  Optimizing cells in module $paramod$570077e6b96415b4d92362103cebadbad9f2b201\registers.
  Optimizing cells in module $paramod$787a5da62fabe7841ceed3cf3518dd70b3e7c326\core.
  Optimizing cells in module $paramod$a747760de5c733b6f88bb63119f261e23521a1b9\registers.
  Optimizing cells in module $paramod$beb00772bac1a1e06ce8ff4195cf7b0af620cd82\fetcher.
  Optimizing cells in module $paramod$c5a88488bedb7a9c9866110c9eda41ee27775c76\registers.
  Optimizing cells in module $paramod$d08f185179db4eb8eac8d58da9007fec10c7c29b\registers.
  Optimizing cells in module $paramod\scheduler\THREADS_PER_BLOCK=s32'00000000000000000000000000000100.
  Optimizing cells in module \alu.
  Optimizing cells in module \decoder.
  Optimizing cells in module \ducttape2cores.
  Optimizing cells in module \lsu.
Performed a total of 0 changes.

4.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$443b7d7e6fa51b4925ad1f73d225e8bfd7dc6c37\pc'.
Finding identical cells in module `$paramod$570077e6b96415b4d92362103cebadbad9f2b201\registers'.
Finding identical cells in module `$paramod$787a5da62fabe7841ceed3cf3518dd70b3e7c326\core'.
Finding identical cells in module `$paramod$a747760de5c733b6f88bb63119f261e23521a1b9\registers'.
Finding identical cells in module `$paramod$beb00772bac1a1e06ce8ff4195cf7b0af620cd82\fetcher'.
Finding identical cells in module `$paramod$c5a88488bedb7a9c9866110c9eda41ee27775c76\registers'.
Finding identical cells in module `$paramod$d08f185179db4eb8eac8d58da9007fec10c7c29b\registers'.
Finding identical cells in module `$paramod\scheduler\THREADS_PER_BLOCK=s32'00000000000000000000000000000100'.
Finding identical cells in module `\alu'.
Finding identical cells in module `\decoder'.
Finding identical cells in module `\ducttape2cores'.
Finding identical cells in module `\lsu'.
Removed a total of 0 cells.

4.6. Executing OPT_DFF pass (perform DFF optimizations).

4.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$443b7d7e6fa51b4925ad1f73d225e8bfd7dc6c37\pc..
Finding unused cells or wires in module $paramod$570077e6b96415b4d92362103cebadbad9f2b201\registers..
Finding unused cells or wires in module $paramod$787a5da62fabe7841ceed3cf3518dd70b3e7c326\core..
Finding unused cells or wires in module $paramod$a747760de5c733b6f88bb63119f261e23521a1b9\registers..
Finding unused cells or wires in module $paramod$beb00772bac1a1e06ce8ff4195cf7b0af620cd82\fetcher..
Finding unused cells or wires in module $paramod$c5a88488bedb7a9c9866110c9eda41ee27775c76\registers..
Finding unused cells or wires in module $paramod$d08f185179db4eb8eac8d58da9007fec10c7c29b\registers..
Finding unused cells or wires in module $paramod\scheduler\THREADS_PER_BLOCK=s32'00000000000000000000000000000100..
Finding unused cells or wires in module \alu..
Finding unused cells or wires in module \decoder..
Finding unused cells or wires in module \ducttape2cores..
Finding unused cells or wires in module \lsu..

4.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$443b7d7e6fa51b4925ad1f73d225e8bfd7dc6c37\pc.
Optimizing module $paramod$570077e6b96415b4d92362103cebadbad9f2b201\registers.
Optimizing module $paramod$787a5da62fabe7841ceed3cf3518dd70b3e7c326\core.
Optimizing module $paramod$a747760de5c733b6f88bb63119f261e23521a1b9\registers.
Optimizing module $paramod$beb00772bac1a1e06ce8ff4195cf7b0af620cd82\fetcher.
Optimizing module $paramod$c5a88488bedb7a9c9866110c9eda41ee27775c76\registers.
Optimizing module $paramod$d08f185179db4eb8eac8d58da9007fec10c7c29b\registers.
Optimizing module $paramod\scheduler\THREADS_PER_BLOCK=s32'00000000000000000000000000000100.
Optimizing module alu.
Optimizing module decoder.
Optimizing module ducttape2cores.
Optimizing module lsu.

4.9. Finished OPT passes. (There is nothing left to do.)

5. Executing DFFLIBMAP pass (mapping DFF cells to sequential cells from liberty file).
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFFRS_X1' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFFRS_X2' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFFR_X1' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFFR_X2' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFFS_X1' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFFS_X2' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFF_X1' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFF_X2' - skipping.
  cell DFF_X1 (noninv, pins=4, area=4.52) is a direct match for cell type $_DFF_P_.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFFRS_X1' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFFRS_X2' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFFR_X1' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFFR_X2' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFFS_X1' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFFS_X2' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFF_X1' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFF_X2' - skipping.
  cell DFFR_X1 (noninv, pins=5, area=5.32) is a direct match for cell type $_DFF_PN0_.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFFRS_X1' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFFRS_X2' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFFR_X1' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFFR_X2' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFFS_X1' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFFS_X2' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFF_X1' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFF_X2' - skipping.
  cell DFFS_X1 (noninv, pins=5, area=5.32) is a direct match for cell type $_DFF_PN1_.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFFRS_X1' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFFRS_X2' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFFR_X1' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFFR_X2' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFFS_X1' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFFS_X2' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFF_X1' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFF_X2' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFFRS_X1' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFFRS_X2' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFFR_X1' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFFR_X2' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFFS_X1' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFFS_X2' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFF_X1' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFF_X2' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFFRS_X1' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFFRS_X2' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFFR_X1' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFFR_X2' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFFS_X1' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFFS_X2' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFF_X1' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFF_X2' - skipping.
  cell DFFRS_X1 (noninv, pins=6, area=6.38) is a direct match for cell type $_DFFSR_PNN_.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFFRS_X1' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFFRS_X2' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFFR_X1' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFFR_X2' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFFS_X1' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFFS_X2' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFF_X1' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFF_X2' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFFRS_X1' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFFRS_X2' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFFR_X1' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFFR_X2' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFFS_X1' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFFS_X2' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFF_X1' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFF_X2' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFFRS_X1' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFFRS_X2' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFFR_X1' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFFR_X2' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFFS_X1' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFFS_X2' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFF_X1' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFF_X2' - skipping.
  final dff cell mappings:
    unmapped dff cell: $_DFF_N_
    \DFF_X1 _DFF_P_ (.CK( C), .D( D), .Q( Q), .QN(~Q));
    unmapped dff cell: $_DFF_NN0_
    unmapped dff cell: $_DFF_NN1_
    unmapped dff cell: $_DFF_NP0_
    unmapped dff cell: $_DFF_NP1_
    \DFFR_X1 _DFF_PN0_ (.CK( C), .D( D), .Q( Q), .QN(~Q), .RN( R));
    \DFFS_X1 _DFF_PN1_ (.CK( C), .D( D), .Q( Q), .QN(~Q), .SN( R));
    unmapped dff cell: $_DFF_PP0_
    unmapped dff cell: $_DFF_PP1_
    unmapped dff cell: $_DFFSR_NNN_
    unmapped dff cell: $_DFFSR_NNP_
    unmapped dff cell: $_DFFSR_NPN_
    unmapped dff cell: $_DFFSR_NPP_
    \DFFRS_X1 _DFFSR_PNN_ (.CK( C), .D( D), .Q( Q), .QN(~Q), .RN( R), .SN( S));
    unmapped dff cell: $_DFFSR_PNP_
    unmapped dff cell: $_DFFSR_PPN_
    unmapped dff cell: $_DFFSR_PPP_

5.1. Executing DFFLEGALIZE pass (convert FFs to types supported by the target).
Mapping DFF cells in module `$paramod$443b7d7e6fa51b4925ad1f73d225e8bfd7dc6c37\pc':
  mapped 11 $_DFF_P_ cells to \DFF_X1 cells.
Mapping DFF cells in module `$paramod$570077e6b96415b4d92362103cebadbad9f2b201\registers':
  mapped 144 $_DFF_P_ cells to \DFF_X1 cells.
Mapping DFF cells in module `$paramod$787a5da62fabe7841ceed3cf3518dd70b3e7c326\core':
Mapping DFF cells in module `$paramod$a747760de5c733b6f88bb63119f261e23521a1b9\registers':
  mapped 144 $_DFF_P_ cells to \DFF_X1 cells.
Mapping DFF cells in module `$paramod$beb00772bac1a1e06ce8ff4195cf7b0af620cd82\fetcher':
  mapped 27 $_DFF_P_ cells to \DFF_X1 cells.
Mapping DFF cells in module `$paramod$c5a88488bedb7a9c9866110c9eda41ee27775c76\registers':
  mapped 144 $_DFF_P_ cells to \DFF_X1 cells.
Mapping DFF cells in module `$paramod$d08f185179db4eb8eac8d58da9007fec10c7c29b\registers':
  mapped 144 $_DFF_P_ cells to \DFF_X1 cells.
Mapping DFF cells in module `$paramod\scheduler\THREADS_PER_BLOCK=s32'00000000000000000000000000000100':
  mapped 12 $_DFF_P_ cells to \DFF_X1 cells.
Mapping DFF cells in module `\alu':
  mapped 8 $_DFF_P_ cells to \DFF_X1 cells.
Mapping DFF cells in module `\decoder':
  mapped 21 $_DFF_P_ cells to \DFF_X1 cells.
Mapping DFF cells in module `\ducttape2cores':
Mapping DFF cells in module `\lsu':
  mapped 36 $_DFF_P_ cells to \DFF_X1 cells.

6. Executing ABC pass (technology mapping using ABC).

6.1. Extracting gate netlist of module `$paramod$443b7d7e6fa51b4925ad1f73d225e8bfd7dc6c37\pc' to `<abc-temp-dir>/input.blif'..
Extracted 67 gates and 108 wires to a netlist network with 40 inputs and 11 outputs.

6.1.1. Executing ABC.
Running ABC command: "abc" -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_lib -w /mnt/newhome/tiny-gpu/yosys/../../OpenROAD-flow-scripts/flow/platforms/nangate45/lib/NangateOpenCellLibrary_typical.lib 
ABC: Parsing finished successfully.  Parsing time =     0.06 sec
ABC: Scl_LibertyReadGenlib() skipped cell "ANTENNA_X1" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped cell "CLKGATETST_X1" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "CLKGATETST_X2" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "CLKGATETST_X4" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "CLKGATETST_X8" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "CLKGATE_X1" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "CLKGATE_X2" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "CLKGATE_X4" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "CLKGATE_X8" without logic function.
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFRS_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFRS_X2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFR_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFR_X2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFS_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFS_X2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFF_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFF_X2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DLH_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DLH_X2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DLL_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DLL_X2".
ABC: Scl_LibertyReadGenlib() skipped cell "FILLCELL_X1" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped cell "TAPCELL_X1" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped cell "FILLCELL_X2" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped cell "FILLCELL_X4" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped cell "FILLCELL_X8" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped cell "FILLCELL_X16" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped cell "FILLCELL_X32" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped cell "LOGIC0_X1" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped cell "LOGIC1_X1" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped sequential cell "SDFFRS_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "SDFFRS_X2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "SDFFR_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "SDFFR_X2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "SDFFS_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "SDFFS_X2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "SDFF_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "SDFF_X2".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "TBUF_X1".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "TBUF_X2".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "TBUF_X4".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "TBUF_X8".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "TBUF_X16".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "TINV_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "TLAT_X1".
ABC: Library "NangateOpenCellLibrary" from "/mnt/newhome/tiny-gpu/yosys/../../OpenROAD-flow-scripts/flow/platforms/nangate45/lib/NangateOpenCellLibrary_typical.lib" has 90 cells (35 skipped: 21 seq; 6 tri-state; 8 no func; 10 dont_use).  Time =     0.08 sec
ABC: Memory =    8.88 MB. Time =     0.08 sec
ABC: Warning: Detected 2 multi-output gates (for example, "FA_X1").
ABC: + strash 
ABC: + &get -n 
ABC: + &fraig -x 
ABC: + &put 
ABC: + scorr 
ABC: Warning: The network is combinational (run "fraig" or "fraig_sweep").
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

6.1.2. Re-integrating ABC results.
ABC RESULTS:            INV_X1 cells:       13
ABC RESULTS:         AOI222_X1 cells:        1
ABC RESULTS:           AND2_X1 cells:        1
ABC RESULTS:           AND4_X1 cells:        1
ABC RESULTS:          XNOR2_X1 cells:        2
ABC RESULTS:           AND3_X1 cells:        1
ABC RESULTS:          NAND4_X1 cells:        2
ABC RESULTS:         OAI211_X1 cells:        1
ABC RESULTS:           XOR2_X1 cells:        1
ABC RESULTS:            OR2_X1 cells:        2
ABC RESULTS:          AOI21_X1 cells:        4
ABC RESULTS:         AOI221_X1 cells:        2
ABC RESULTS:          NAND2_X1 cells:        2
ABC RESULTS:           NOR3_X1 cells:        4
ABC RESULTS:           NOR2_X1 cells:        8
ABC RESULTS:         AOI211_X1 cells:       15
ABC RESULTS:        internal signals:       57
ABC RESULTS:           input signals:       40
ABC RESULTS:          output signals:       11
Removing temp directory.

6.2. Extracting gate netlist of module `$paramod$570077e6b96415b4d92362103cebadbad9f2b201\registers' to `<abc-temp-dir>/input.blif'..
Extracted 636 gates and 834 wires to a netlist network with 196 inputs and 144 outputs.

6.2.1. Executing ABC.
Running ABC command: "abc" -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_lib -w /mnt/newhome/tiny-gpu/yosys/../../OpenROAD-flow-scripts/flow/platforms/nangate45/lib/NangateOpenCellLibrary_typical.lib 
ABC: Parsing finished successfully.  Parsing time =     0.05 sec
ABC: Scl_LibertyReadGenlib() skipped cell "ANTENNA_X1" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped cell "CLKGATETST_X1" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "CLKGATETST_X2" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "CLKGATETST_X4" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "CLKGATETST_X8" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "CLKGATE_X1" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "CLKGATE_X2" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "CLKGATE_X4" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "CLKGATE_X8" without logic function.
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFRS_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFRS_X2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFR_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFR_X2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFS_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFS_X2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFF_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFF_X2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DLH_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DLH_X2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DLL_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DLL_X2".
ABC: Scl_LibertyReadGenlib() skipped cell "FILLCELL_X1" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped cell "TAPCELL_X1" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped cell "FILLCELL_X2" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped cell "FILLCELL_X4" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped cell "FILLCELL_X8" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped cell "FILLCELL_X16" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped cell "FILLCELL_X32" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped cell "LOGIC0_X1" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped cell "LOGIC1_X1" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped sequential cell "SDFFRS_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "SDFFRS_X2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "SDFFR_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "SDFFR_X2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "SDFFS_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "SDFFS_X2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "SDFF_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "SDFF_X2".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "TBUF_X1".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "TBUF_X2".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "TBUF_X4".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "TBUF_X8".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "TBUF_X16".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "TINV_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "TLAT_X1".
ABC: Library "NangateOpenCellLibrary" from "/mnt/newhome/tiny-gpu/yosys/../../OpenROAD-flow-scripts/flow/platforms/nangate45/lib/NangateOpenCellLibrary_typical.lib" has 90 cells (35 skipped: 21 seq; 6 tri-state; 8 no func; 10 dont_use).  Time =     0.08 sec
ABC: Memory =    8.88 MB. Time =     0.08 sec
ABC: Warning: Detected 2 multi-output gates (for example, "FA_X1").
ABC: + strash 
ABC: + &get -n 
ABC: + &fraig -x 
ABC: + &put 
ABC: + scorr 
ABC: Warning: The network is combinational (run "fraig" or "fraig_sweep").
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

6.2.2. Re-integrating ABC results.
ABC RESULTS:            OR4_X1 cells:        1
ABC RESULTS:           NOR4_X1 cells:        2
ABC RESULTS:          NAND4_X1 cells:        1
ABC RESULTS:            INV_X1 cells:      142
ABC RESULTS:         OAI221_X1 cells:        2
ABC RESULTS:           AND2_X1 cells:       15
ABC RESULTS:          AOI22_X1 cells:       11
ABC RESULTS:           NOR3_X1 cells:       27
ABC RESULTS:         OAI211_X1 cells:       22
ABC RESULTS:         AOI221_X1 cells:        5
ABC RESULTS:          NAND3_X1 cells:       15
ABC RESULTS:           MUX2_X1 cells:       35
ABC RESULTS:          OAI21_X1 cells:      108
ABC RESULTS:          AOI21_X1 cells:      101
ABC RESULTS:           NOR2_X1 cells:       44
ABC RESULTS:         AOI211_X1 cells:       30
ABC RESULTS:            OR3_X1 cells:        2
ABC RESULTS:            OR2_X1 cells:       13
ABC RESULTS:          NAND2_X1 cells:       37
ABC RESULTS:          OAI22_X1 cells:      101
ABC RESULTS:        internal signals:      494
ABC RESULTS:           input signals:      196
ABC RESULTS:          output signals:      144
Removing temp directory.

6.3. Extracting gate netlist of module `$paramod$787a5da62fabe7841ceed3cf3518dd70b3e7c326\core' to `<abc-temp-dir>/input.blif'..
Extracted 5 gates and 8 wires to a netlist network with 3 inputs and 3 outputs.

6.3.1. Executing ABC.
Running ABC command: "abc" -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_lib -w /mnt/newhome/tiny-gpu/yosys/../../OpenROAD-flow-scripts/flow/platforms/nangate45/lib/NangateOpenCellLibrary_typical.lib 
ABC: Parsing finished successfully.  Parsing time =     0.05 sec
ABC: Scl_LibertyReadGenlib() skipped cell "ANTENNA_X1" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped cell "CLKGATETST_X1" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "CLKGATETST_X2" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "CLKGATETST_X4" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "CLKGATETST_X8" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "CLKGATE_X1" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "CLKGATE_X2" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "CLKGATE_X4" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "CLKGATE_X8" without logic function.
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFRS_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFRS_X2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFR_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFR_X2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFS_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFS_X2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFF_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFF_X2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DLH_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DLH_X2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DLL_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DLL_X2".
ABC: Scl_LibertyReadGenlib() skipped cell "FILLCELL_X1" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped cell "TAPCELL_X1" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped cell "FILLCELL_X2" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped cell "FILLCELL_X4" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped cell "FILLCELL_X8" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped cell "FILLCELL_X16" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped cell "FILLCELL_X32" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped cell "LOGIC0_X1" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped cell "LOGIC1_X1" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped sequential cell "SDFFRS_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "SDFFRS_X2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "SDFFR_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "SDFFR_X2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "SDFFS_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "SDFFS_X2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "SDFF_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "SDFF_X2".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "TBUF_X1".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "TBUF_X2".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "TBUF_X4".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "TBUF_X8".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "TBUF_X16".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "TINV_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "TLAT_X1".
ABC: Library "NangateOpenCellLibrary" from "/mnt/newhome/tiny-gpu/yosys/../../OpenROAD-flow-scripts/flow/platforms/nangate45/lib/NangateOpenCellLibrary_typical.lib" has 90 cells (35 skipped: 21 seq; 6 tri-state; 8 no func; 10 dont_use).  Time =     0.08 sec
ABC: Memory =    8.88 MB. Time =     0.08 sec
ABC: Warning: Detected 2 multi-output gates (for example, "FA_X1").
ABC: + strash 
ABC: + &get -n 
ABC: + &fraig -x 
ABC: + &put 
ABC: + scorr 
ABC: Warning: The network is combinational (run "fraig" or "fraig_sweep").
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

6.3.2. Re-integrating ABC results.
ABC RESULTS:            OR2_X1 cells:        2
ABC RESULTS:          AOI21_X1 cells:        1
ABC RESULTS:            INV_X1 cells:        1
ABC RESULTS:        internal signals:        2
ABC RESULTS:           input signals:        3
ABC RESULTS:          output signals:        3
Removing temp directory.

6.4. Extracting gate netlist of module `$paramod$a747760de5c733b6f88bb63119f261e23521a1b9\registers' to `<abc-temp-dir>/input.blif'..
Extracted 636 gates and 834 wires to a netlist network with 196 inputs and 144 outputs.

6.4.1. Executing ABC.
Running ABC command: "abc" -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_lib -w /mnt/newhome/tiny-gpu/yosys/../../OpenROAD-flow-scripts/flow/platforms/nangate45/lib/NangateOpenCellLibrary_typical.lib 
ABC: Parsing finished successfully.  Parsing time =     0.05 sec
ABC: Scl_LibertyReadGenlib() skipped cell "ANTENNA_X1" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped cell "CLKGATETST_X1" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "CLKGATETST_X2" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "CLKGATETST_X4" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "CLKGATETST_X8" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "CLKGATE_X1" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "CLKGATE_X2" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "CLKGATE_X4" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "CLKGATE_X8" without logic function.
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFRS_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFRS_X2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFR_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFR_X2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFS_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFS_X2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFF_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFF_X2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DLH_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DLH_X2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DLL_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DLL_X2".
ABC: Scl_LibertyReadGenlib() skipped cell "FILLCELL_X1" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped cell "TAPCELL_X1" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped cell "FILLCELL_X2" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped cell "FILLCELL_X4" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped cell "FILLCELL_X8" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped cell "FILLCELL_X16" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped cell "FILLCELL_X32" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped cell "LOGIC0_X1" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped cell "LOGIC1_X1" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped sequential cell "SDFFRS_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "SDFFRS_X2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "SDFFR_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "SDFFR_X2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "SDFFS_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "SDFFS_X2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "SDFF_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "SDFF_X2".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "TBUF_X1".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "TBUF_X2".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "TBUF_X4".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "TBUF_X8".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "TBUF_X16".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "TINV_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "TLAT_X1".
ABC: Library "NangateOpenCellLibrary" from "/mnt/newhome/tiny-gpu/yosys/../../OpenROAD-flow-scripts/flow/platforms/nangate45/lib/NangateOpenCellLibrary_typical.lib" has 90 cells (35 skipped: 21 seq; 6 tri-state; 8 no func; 10 dont_use).  Time =     0.08 sec
ABC: Memory =    8.88 MB. Time =     0.08 sec
ABC: Warning: Detected 2 multi-output gates (for example, "FA_X1").
ABC: + strash 
ABC: + &get -n 
ABC: + &fraig -x 
ABC: + &put 
ABC: + scorr 
ABC: Warning: The network is combinational (run "fraig" or "fraig_sweep").
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

6.4.2. Re-integrating ABC results.
ABC RESULTS:            OR4_X1 cells:        3
ABC RESULTS:            INV_X1 cells:      181
ABC RESULTS:           AND2_X1 cells:        2
ABC RESULTS:            OR2_X1 cells:        1
ABC RESULTS:          NAND4_X1 cells:       10
ABC RESULTS:         OAI221_X1 cells:        2
ABC RESULTS:          NAND3_X1 cells:       12
ABC RESULTS:          OAI22_X1 cells:      110
ABC RESULTS:         AOI221_X1 cells:        6
ABC RESULTS:          OAI21_X1 cells:       49
ABC RESULTS:           NOR3_X1 cells:       36
ABC RESULTS:           MUX2_X1 cells:       34
ABC RESULTS:          AOI21_X1 cells:       50
ABC RESULTS:          NAND2_X1 cells:       44
ABC RESULTS:         OAI211_X1 cells:       36
ABC RESULTS:           NOR2_X1 cells:       81
ABC RESULTS:          AOI22_X1 cells:       18
ABC RESULTS:         AOI211_X1 cells:       57
ABC RESULTS:        internal signals:      494
ABC RESULTS:           input signals:      196
ABC RESULTS:          output signals:      144
Removing temp directory.

6.5. Extracting gate netlist of module `$paramod$beb00772bac1a1e06ce8ff4195cf7b0af620cd82\fetcher' to `<abc-temp-dir>/input.blif'..
Extracted 74 gates and 131 wires to a netlist network with 56 inputs and 27 outputs.

6.5.1. Executing ABC.
Running ABC command: "abc" -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_lib -w /mnt/newhome/tiny-gpu/yosys/../../OpenROAD-flow-scripts/flow/platforms/nangate45/lib/NangateOpenCellLibrary_typical.lib 
ABC: Parsing finished successfully.  Parsing time =     0.05 sec
ABC: Scl_LibertyReadGenlib() skipped cell "ANTENNA_X1" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped cell "CLKGATETST_X1" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "CLKGATETST_X2" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "CLKGATETST_X4" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "CLKGATETST_X8" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "CLKGATE_X1" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "CLKGATE_X2" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "CLKGATE_X4" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "CLKGATE_X8" without logic function.
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFRS_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFRS_X2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFR_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFR_X2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFS_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFS_X2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFF_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFF_X2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DLH_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DLH_X2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DLL_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DLL_X2".
ABC: Scl_LibertyReadGenlib() skipped cell "FILLCELL_X1" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped cell "TAPCELL_X1" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped cell "FILLCELL_X2" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped cell "FILLCELL_X4" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped cell "FILLCELL_X8" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped cell "FILLCELL_X16" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped cell "FILLCELL_X32" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped cell "LOGIC0_X1" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped cell "LOGIC1_X1" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped sequential cell "SDFFRS_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "SDFFRS_X2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "SDFFR_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "SDFFR_X2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "SDFFS_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "SDFFS_X2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "SDFF_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "SDFF_X2".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "TBUF_X1".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "TBUF_X2".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "TBUF_X4".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "TBUF_X8".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "TBUF_X16".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "TINV_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "TLAT_X1".
ABC: Library "NangateOpenCellLibrary" from "/mnt/newhome/tiny-gpu/yosys/../../OpenROAD-flow-scripts/flow/platforms/nangate45/lib/NangateOpenCellLibrary_typical.lib" has 90 cells (35 skipped: 21 seq; 6 tri-state; 8 no func; 10 dont_use).  Time =     0.07 sec
ABC: Memory =    8.88 MB. Time =     0.07 sec
ABC: Warning: Detected 2 multi-output gates (for example, "FA_X1").
ABC: + strash 
ABC: + &get -n 
ABC: + &fraig -x 
ABC: + &put 
ABC: + scorr 
ABC: Warning: The network is combinational (run "fraig" or "fraig_sweep").
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

6.5.2. Re-integrating ABC results.
ABC RESULTS:           AND2_X1 cells:        1
ABC RESULTS:            OR4_X1 cells:        2
ABC RESULTS:          NAND2_X1 cells:        1
ABC RESULTS:           XOR2_X1 cells:        1
ABC RESULTS:         AOI221_X1 cells:        1
ABC RESULTS:            INV_X1 cells:       28
ABC RESULTS:          NAND3_X1 cells:        1
ABC RESULTS:          OAI21_X1 cells:        2
ABC RESULTS:          AOI21_X1 cells:        4
ABC RESULTS:           NOR2_X1 cells:       24
ABC RESULTS:         AOI211_X1 cells:       24
ABC RESULTS:        internal signals:       48
ABC RESULTS:           input signals:       56
ABC RESULTS:          output signals:       27
Removing temp directory.

6.6. Extracting gate netlist of module `$paramod$c5a88488bedb7a9c9866110c9eda41ee27775c76\registers' to `<abc-temp-dir>/input.blif'..
Extracted 636 gates and 834 wires to a netlist network with 196 inputs and 144 outputs.

6.6.1. Executing ABC.
Running ABC command: "abc" -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_lib -w /mnt/newhome/tiny-gpu/yosys/../../OpenROAD-flow-scripts/flow/platforms/nangate45/lib/NangateOpenCellLibrary_typical.lib 
ABC: Parsing finished successfully.  Parsing time =     0.05 sec
ABC: Scl_LibertyReadGenlib() skipped cell "ANTENNA_X1" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped cell "CLKGATETST_X1" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "CLKGATETST_X2" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "CLKGATETST_X4" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "CLKGATETST_X8" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "CLKGATE_X1" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "CLKGATE_X2" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "CLKGATE_X4" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "CLKGATE_X8" without logic function.
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFRS_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFRS_X2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFR_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFR_X2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFS_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFS_X2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFF_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFF_X2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DLH_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DLH_X2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DLL_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DLL_X2".
ABC: Scl_LibertyReadGenlib() skipped cell "FILLCELL_X1" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped cell "TAPCELL_X1" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped cell "FILLCELL_X2" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped cell "FILLCELL_X4" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped cell "FILLCELL_X8" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped cell "FILLCELL_X16" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped cell "FILLCELL_X32" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped cell "LOGIC0_X1" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped cell "LOGIC1_X1" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped sequential cell "SDFFRS_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "SDFFRS_X2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "SDFFR_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "SDFFR_X2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "SDFFS_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "SDFFS_X2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "SDFF_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "SDFF_X2".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "TBUF_X1".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "TBUF_X2".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "TBUF_X4".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "TBUF_X8".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "TBUF_X16".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "TINV_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "TLAT_X1".
ABC: Library "NangateOpenCellLibrary" from "/mnt/newhome/tiny-gpu/yosys/../../OpenROAD-flow-scripts/flow/platforms/nangate45/lib/NangateOpenCellLibrary_typical.lib" has 90 cells (35 skipped: 21 seq; 6 tri-state; 8 no func; 10 dont_use).  Time =     0.08 sec
ABC: Memory =    8.88 MB. Time =     0.08 sec
ABC: Warning: Detected 2 multi-output gates (for example, "FA_X1").
ABC: + strash 
ABC: + &get -n 
ABC: + &fraig -x 
ABC: + &put 
ABC: + scorr 
ABC: Warning: The network is combinational (run "fraig" or "fraig_sweep").
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

6.6.2. Re-integrating ABC results.
ABC RESULTS:           NOR4_X1 cells:        2
ABC RESULTS:            OR4_X1 cells:        2
ABC RESULTS:            INV_X1 cells:      127
ABC RESULTS:          NAND4_X1 cells:        1
ABC RESULTS:           AND3_X1 cells:        8
ABC RESULTS:            OR2_X1 cells:        7
ABC RESULTS:           AND2_X1 cells:       17
ABC RESULTS:          AOI22_X1 cells:       12
ABC RESULTS:         OAI211_X1 cells:       28
ABC RESULTS:          NAND3_X1 cells:        5
ABC RESULTS:         OAI221_X1 cells:        1
ABC RESULTS:         AOI221_X1 cells:        4
ABC RESULTS:           NOR3_X1 cells:       34
ABC RESULTS:           MUX2_X1 cells:       61
ABC RESULTS:          OAI21_X1 cells:       97
ABC RESULTS:          AOI21_X1 cells:       71
ABC RESULTS:           NOR2_X1 cells:       46
ABC RESULTS:         AOI211_X1 cells:       42
ABC RESULTS:            OR3_X1 cells:        3
ABC RESULTS:          NAND2_X1 cells:       69
ABC RESULTS:          OAI22_X1 cells:       74
ABC RESULTS:        internal signals:      494
ABC RESULTS:           input signals:      196
ABC RESULTS:          output signals:      144
Removing temp directory.

6.7. Extracting gate netlist of module `$paramod$d08f185179db4eb8eac8d58da9007fec10c7c29b\registers' to `<abc-temp-dir>/input.blif'..
Extracted 636 gates and 834 wires to a netlist network with 196 inputs and 144 outputs.

6.7.1. Executing ABC.
Running ABC command: "abc" -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_lib -w /mnt/newhome/tiny-gpu/yosys/../../OpenROAD-flow-scripts/flow/platforms/nangate45/lib/NangateOpenCellLibrary_typical.lib 
ABC: Parsing finished successfully.  Parsing time =     0.05 sec
ABC: Scl_LibertyReadGenlib() skipped cell "ANTENNA_X1" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped cell "CLKGATETST_X1" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "CLKGATETST_X2" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "CLKGATETST_X4" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "CLKGATETST_X8" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "CLKGATE_X1" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "CLKGATE_X2" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "CLKGATE_X4" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "CLKGATE_X8" without logic function.
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFRS_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFRS_X2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFR_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFR_X2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFS_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFS_X2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFF_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFF_X2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DLH_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DLH_X2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DLL_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DLL_X2".
ABC: Scl_LibertyReadGenlib() skipped cell "FILLCELL_X1" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped cell "TAPCELL_X1" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped cell "FILLCELL_X2" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped cell "FILLCELL_X4" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped cell "FILLCELL_X8" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped cell "FILLCELL_X16" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped cell "FILLCELL_X32" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped cell "LOGIC0_X1" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped cell "LOGIC1_X1" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped sequential cell "SDFFRS_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "SDFFRS_X2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "SDFFR_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "SDFFR_X2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "SDFFS_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "SDFFS_X2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "SDFF_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "SDFF_X2".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "TBUF_X1".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "TBUF_X2".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "TBUF_X4".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "TBUF_X8".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "TBUF_X16".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "TINV_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "TLAT_X1".
ABC: Library "NangateOpenCellLibrary" from "/mnt/newhome/tiny-gpu/yosys/../../OpenROAD-flow-scripts/flow/platforms/nangate45/lib/NangateOpenCellLibrary_typical.lib" has 90 cells (35 skipped: 21 seq; 6 tri-state; 8 no func; 10 dont_use).  Time =     0.07 sec
ABC: Memory =    8.88 MB. Time =     0.07 sec
ABC: Warning: Detected 2 multi-output gates (for example, "FA_X1").
ABC: + strash 
ABC: + &get -n 
ABC: + &fraig -x 
ABC: + &put 
ABC: + scorr 
ABC: Warning: The network is combinational (run "fraig" or "fraig_sweep").
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

6.7.2. Re-integrating ABC results.
ABC RESULTS:           NOR4_X1 cells:        2
ABC RESULTS:          NAND4_X1 cells:        1
ABC RESULTS:         OAI221_X1 cells:        1
ABC RESULTS:           NOR3_X1 cells:       19
ABC RESULTS:         AOI211_X1 cells:       18
ABC RESULTS:          NAND3_X1 cells:       25
ABC RESULTS:           MUX2_X1 cells:       23
ABC RESULTS:          AOI21_X1 cells:      112
ABC RESULTS:          OAI21_X1 cells:      117
ABC RESULTS:         AOI221_X1 cells:        9
ABC RESULTS:           AND2_X1 cells:       17
ABC RESULTS:            OR4_X1 cells:        2
ABC RESULTS:            OR3_X1 cells:        4
ABC RESULTS:         OAI211_X1 cells:       25
ABC RESULTS:           NOR2_X1 cells:       46
ABC RESULTS:          AOI22_X1 cells:        9
ABC RESULTS:            INV_X1 cells:      150
ABC RESULTS:            OR2_X1 cells:        9
ABC RESULTS:          NAND2_X1 cells:       28
ABC RESULTS:          OAI22_X1 cells:      107
ABC RESULTS:        internal signals:      494
ABC RESULTS:           input signals:      196
ABC RESULTS:          output signals:      144
Removing temp directory.

6.8. Extracting gate netlist of module `$paramod\scheduler\THREADS_PER_BLOCK=s32'00000000000000000000000000000100' to `<abc-temp-dir>/input.blif'..
Extracted 82 gates and 119 wires to a netlist network with 35 inputs and 12 outputs.

6.8.1. Executing ABC.
Running ABC command: "abc" -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_lib -w /mnt/newhome/tiny-gpu/yosys/../../OpenROAD-flow-scripts/flow/platforms/nangate45/lib/NangateOpenCellLibrary_typical.lib 
ABC: Parsing finished successfully.  Parsing time =     0.05 sec
ABC: Scl_LibertyReadGenlib() skipped cell "ANTENNA_X1" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped cell "CLKGATETST_X1" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "CLKGATETST_X2" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "CLKGATETST_X4" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "CLKGATETST_X8" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "CLKGATE_X1" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "CLKGATE_X2" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "CLKGATE_X4" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "CLKGATE_X8" without logic function.
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFRS_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFRS_X2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFR_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFR_X2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFS_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFS_X2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFF_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFF_X2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DLH_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DLH_X2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DLL_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DLL_X2".
ABC: Scl_LibertyReadGenlib() skipped cell "FILLCELL_X1" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped cell "TAPCELL_X1" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped cell "FILLCELL_X2" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped cell "FILLCELL_X4" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped cell "FILLCELL_X8" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped cell "FILLCELL_X16" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped cell "FILLCELL_X32" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped cell "LOGIC0_X1" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped cell "LOGIC1_X1" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped sequential cell "SDFFRS_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "SDFFRS_X2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "SDFFR_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "SDFFR_X2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "SDFFS_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "SDFFS_X2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "SDFF_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "SDFF_X2".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "TBUF_X1".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "TBUF_X2".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "TBUF_X4".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "TBUF_X8".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "TBUF_X16".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "TINV_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "TLAT_X1".
ABC: Library "NangateOpenCellLibrary" from "/mnt/newhome/tiny-gpu/yosys/../../OpenROAD-flow-scripts/flow/platforms/nangate45/lib/NangateOpenCellLibrary_typical.lib" has 90 cells (35 skipped: 21 seq; 6 tri-state; 8 no func; 10 dont_use).  Time =     0.08 sec
ABC: Memory =    8.88 MB. Time =     0.08 sec
ABC: Warning: Detected 2 multi-output gates (for example, "FA_X1").
ABC: + strash 
ABC: + &get -n 
ABC: + &fraig -x 
ABC: + &put 
ABC: + scorr 
ABC: Warning: The network is combinational (run "fraig" or "fraig_sweep").
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

6.8.2. Re-integrating ABC results.
ABC RESULTS:           XOR2_X1 cells:        4
ABC RESULTS:           NOR3_X1 cells:        1
ABC RESULTS:            OR3_X1 cells:        1
ABC RESULTS:          NAND2_X1 cells:        4
ABC RESULTS:         OAI221_X1 cells:        2
ABC RESULTS:          NAND4_X1 cells:        1
ABC RESULTS:          OAI21_X1 cells:        2
ABC RESULTS:          NAND3_X1 cells:        2
ABC RESULTS:         OAI211_X1 cells:        1
ABC RESULTS:            INV_X1 cells:       15
ABC RESULTS:          AOI21_X1 cells:        3
ABC RESULTS:           NOR4_X1 cells:        2
ABC RESULTS:           NOR2_X1 cells:       13
ABC RESULTS:         AOI211_X1 cells:       11
ABC RESULTS:        internal signals:       72
ABC RESULTS:           input signals:       35
ABC RESULTS:          output signals:       12
Removing temp directory.

6.9. Extracting gate netlist of module `\alu' to `<abc-temp-dir>/input.blif'..
Extracted 703 gates and 736 wires to a netlist network with 32 inputs and 8 outputs.

6.9.1. Executing ABC.
Running ABC command: "abc" -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_lib -w /mnt/newhome/tiny-gpu/yosys/../../OpenROAD-flow-scripts/flow/platforms/nangate45/lib/NangateOpenCellLibrary_typical.lib 
ABC: Parsing finished successfully.  Parsing time =     0.05 sec
ABC: Scl_LibertyReadGenlib() skipped cell "ANTENNA_X1" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped cell "CLKGATETST_X1" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "CLKGATETST_X2" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "CLKGATETST_X4" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "CLKGATETST_X8" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "CLKGATE_X1" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "CLKGATE_X2" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "CLKGATE_X4" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "CLKGATE_X8" without logic function.
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFRS_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFRS_X2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFR_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFR_X2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFS_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFS_X2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFF_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFF_X2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DLH_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DLH_X2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DLL_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DLL_X2".
ABC: Scl_LibertyReadGenlib() skipped cell "FILLCELL_X1" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped cell "TAPCELL_X1" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped cell "FILLCELL_X2" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped cell "FILLCELL_X4" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped cell "FILLCELL_X8" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped cell "FILLCELL_X16" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped cell "FILLCELL_X32" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped cell "LOGIC0_X1" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped cell "LOGIC1_X1" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped sequential cell "SDFFRS_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "SDFFRS_X2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "SDFFR_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "SDFFR_X2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "SDFFS_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "SDFFS_X2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "SDFF_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "SDFF_X2".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "TBUF_X1".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "TBUF_X2".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "TBUF_X4".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "TBUF_X8".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "TBUF_X16".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "TINV_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "TLAT_X1".
ABC: Library "NangateOpenCellLibrary" from "/mnt/newhome/tiny-gpu/yosys/../../OpenROAD-flow-scripts/flow/platforms/nangate45/lib/NangateOpenCellLibrary_typical.lib" has 90 cells (35 skipped: 21 seq; 6 tri-state; 8 no func; 10 dont_use).  Time =     0.08 sec
ABC: Memory =    8.88 MB. Time =     0.08 sec
ABC: Warning: Detected 2 multi-output gates (for example, "FA_X1").
ABC: + strash 
ABC: + &get -n 
ABC: + &fraig -x 
ABC: + &put 
ABC: + scorr 
ABC: Warning: The network is combinational (run "fraig" or "fraig_sweep").
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

6.9.2. Re-integrating ABC results.
ABC RESULTS:            OR4_X1 cells:        1
ABC RESULTS:          OAI33_X1 cells:        2
ABC RESULTS:           MUX2_X1 cells:       10
ABC RESULTS:          NAND4_X1 cells:        2
ABC RESULTS:         AOI211_X1 cells:        9
ABC RESULTS:           NOR3_X1 cells:        6
ABC RESULTS:           NOR4_X1 cells:        8
ABC RESULTS:            OR3_X1 cells:       10
ABC RESULTS:         OAI221_X1 cells:        7
ABC RESULTS:          NAND3_X1 cells:        7
ABC RESULTS:           AND4_X1 cells:        3
ABC RESULTS:          AOI22_X1 cells:        8
ABC RESULTS:           NOR2_X1 cells:       60
ABC RESULTS:            INV_X1 cells:       36
ABC RESULTS:           AND3_X1 cells:        8
ABC RESULTS:         OAI211_X1 cells:       14
ABC RESULTS:           AND2_X1 cells:       17
ABC RESULTS:          OAI22_X1 cells:        6
ABC RESULTS:          NAND2_X1 cells:       61
ABC RESULTS:            OR2_X1 cells:       17
ABC RESULTS:           XOR2_X1 cells:       23
ABC RESULTS:          XNOR2_X1 cells:       70
ABC RESULTS:         AOI221_X1 cells:        2
ABC RESULTS:          OAI21_X1 cells:       31
ABC RESULTS:          AOI21_X1 cells:       51
ABC RESULTS:        internal signals:      696
ABC RESULTS:           input signals:       32
ABC RESULTS:          output signals:        8
Removing temp directory.

6.10. Extracting gate netlist of module `\decoder' to `<abc-temp-dir>/input.blif'..
Extracted 73 gates and 115 wires to a netlist network with 41 inputs and 21 outputs.

6.10.1. Executing ABC.
Running ABC command: "abc" -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_lib -w /mnt/newhome/tiny-gpu/yosys/../../OpenROAD-flow-scripts/flow/platforms/nangate45/lib/NangateOpenCellLibrary_typical.lib 
ABC: Parsing finished successfully.  Parsing time =     0.05 sec
ABC: Scl_LibertyReadGenlib() skipped cell "ANTENNA_X1" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped cell "CLKGATETST_X1" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "CLKGATETST_X2" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "CLKGATETST_X4" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "CLKGATETST_X8" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "CLKGATE_X1" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "CLKGATE_X2" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "CLKGATE_X4" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "CLKGATE_X8" without logic function.
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFRS_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFRS_X2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFR_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFR_X2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFS_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFS_X2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFF_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFF_X2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DLH_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DLH_X2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DLL_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DLL_X2".
ABC: Scl_LibertyReadGenlib() skipped cell "FILLCELL_X1" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped cell "TAPCELL_X1" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped cell "FILLCELL_X2" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped cell "FILLCELL_X4" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped cell "FILLCELL_X8" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped cell "FILLCELL_X16" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped cell "FILLCELL_X32" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped cell "LOGIC0_X1" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped cell "LOGIC1_X1" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped sequential cell "SDFFRS_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "SDFFRS_X2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "SDFFR_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "SDFFR_X2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "SDFFS_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "SDFFS_X2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "SDFF_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "SDFF_X2".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "TBUF_X1".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "TBUF_X2".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "TBUF_X4".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "TBUF_X8".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "TBUF_X16".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "TINV_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "TLAT_X1".
ABC: Library "NangateOpenCellLibrary" from "/mnt/newhome/tiny-gpu/yosys/../../OpenROAD-flow-scripts/flow/platforms/nangate45/lib/NangateOpenCellLibrary_typical.lib" has 90 cells (35 skipped: 21 seq; 6 tri-state; 8 no func; 10 dont_use).  Time =     0.07 sec
ABC: Memory =    8.88 MB. Time =     0.07 sec
ABC: Warning: Detected 2 multi-output gates (for example, "FA_X1").
ABC: + strash 
ABC: + &get -n 
ABC: + &fraig -x 
ABC: + &put 
ABC: + scorr 
ABC: Warning: The network is combinational (run "fraig" or "fraig_sweep").
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

6.10.2. Re-integrating ABC results.
ABC RESULTS:            INV_X1 cells:       17
ABC RESULTS:           XOR2_X1 cells:        1
ABC RESULTS:           NOR3_X1 cells:        2
ABC RESULTS:          AOI21_X1 cells:        1
ABC RESULTS:          OAI22_X1 cells:        1
ABC RESULTS:          NAND3_X1 cells:        1
ABC RESULTS:          NAND2_X1 cells:        3
ABC RESULTS:          NAND4_X1 cells:        4
ABC RESULTS:           NOR2_X1 cells:       22
ABC RESULTS:         AOI211_X1 cells:       21
ABC RESULTS:        internal signals:       53
ABC RESULTS:           input signals:       41
ABC RESULTS:          output signals:       21
Removing temp directory.

6.11. Extracting gate netlist of module `\ducttape2cores' to `<abc-temp-dir>/input.blif'..
Extracted 0 gates and 0 wires to a netlist network with 0 inputs and 0 outputs.
Don't call ABC as there is nothing to map.
Removing temp directory.

6.12. Extracting gate netlist of module `\lsu' to `<abc-temp-dir>/input.blif'..
Extracted 139 gates and 211 wires to a netlist network with 71 inputs and 36 outputs.

6.12.1. Executing ABC.
Running ABC command: "abc" -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_lib -w /mnt/newhome/tiny-gpu/yosys/../../OpenROAD-flow-scripts/flow/platforms/nangate45/lib/NangateOpenCellLibrary_typical.lib 
ABC: Parsing finished successfully.  Parsing time =     0.05 sec
ABC: Scl_LibertyReadGenlib() skipped cell "ANTENNA_X1" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped cell "CLKGATETST_X1" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "CLKGATETST_X2" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "CLKGATETST_X4" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "CLKGATETST_X8" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "CLKGATE_X1" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "CLKGATE_X2" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "CLKGATE_X4" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "CLKGATE_X8" without logic function.
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFRS_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFRS_X2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFR_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFR_X2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFS_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFS_X2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFF_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFF_X2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DLH_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DLH_X2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DLL_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DLL_X2".
ABC: Scl_LibertyReadGenlib() skipped cell "FILLCELL_X1" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped cell "TAPCELL_X1" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped cell "FILLCELL_X2" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped cell "FILLCELL_X4" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped cell "FILLCELL_X8" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped cell "FILLCELL_X16" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped cell "FILLCELL_X32" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped cell "LOGIC0_X1" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped cell "LOGIC1_X1" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped sequential cell "SDFFRS_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "SDFFRS_X2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "SDFFR_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "SDFFR_X2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "SDFFS_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "SDFFS_X2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "SDFF_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "SDFF_X2".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "TBUF_X1".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "TBUF_X2".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "TBUF_X4".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "TBUF_X8".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "TBUF_X16".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "TINV_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "TLAT_X1".
ABC: Library "NangateOpenCellLibrary" from "/mnt/newhome/tiny-gpu/yosys/../../OpenROAD-flow-scripts/flow/platforms/nangate45/lib/NangateOpenCellLibrary_typical.lib" has 90 cells (35 skipped: 21 seq; 6 tri-state; 8 no func; 10 dont_use).  Time =     0.07 sec
ABC: Memory =    8.88 MB. Time =     0.07 sec
ABC: Warning: Detected 2 multi-output gates (for example, "FA_X1").
ABC: + strash 
ABC: + &get -n 
ABC: + &fraig -x 
ABC: + &put 
ABC: + scorr 
ABC: Warning: The network is combinational (run "fraig" or "fraig_sweep").
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

6.12.2. Re-integrating ABC results.
ABC RESULTS:            OR3_X1 cells:        1
ABC RESULTS:           AND2_X1 cells:        1
ABC RESULTS:         OAI221_X1 cells:        1
ABC RESULTS:         OAI211_X1 cells:        1
ABC RESULTS:          NAND2_X1 cells:        7
ABC RESULTS:           AND3_X1 cells:        1
ABC RESULTS:           AND4_X1 cells:        1
ABC RESULTS:            INV_X1 cells:       33
ABC RESULTS:          NAND3_X1 cells:        1
ABC RESULTS:          OAI21_X1 cells:        4
ABC RESULTS:           NOR3_X1 cells:        3
ABC RESULTS:         AOI211_X1 cells:       36
ABC RESULTS:          AOI21_X1 cells:        3
ABC RESULTS:           NOR2_X1 cells:       33
ABC RESULTS:        internal signals:      104
ABC RESULTS:           input signals:       71
ABC RESULTS:          output signals:       36
Removing temp directory.

7. Printing statistics.

=== $paramod$443b7d7e6fa51b4925ad1f73d225e8bfd7dc6c37\pc ===

   Number of wires:                190
   Number of wire bits:            224
   Number of public wires:          12
   Number of public wire bits:      46
   Number of ports:                 11
   Number of port bits:             43
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 71
     AND2_X1                         1
     AND3_X1                         1
     AND4_X1                         1
     AOI211_X1                      15
     AOI21_X1                        4
     AOI221_X1                       2
     AOI222_X1                       1
     DFF_X1                         11
     INV_X1                         13
     NAND2_X1                        2
     NAND4_X1                        2
     NOR2_X1                         8
     NOR3_X1                         4
     OAI211_X1                       1
     OR2_X1                          2
     XNOR2_X1                        2
     XOR2_X1                         1

=== $paramod$570077e6b96415b4d92362103cebadbad9f2b201\registers ===

   Number of wires:               1707
   Number of wire bits:           1887
   Number of public wires:          31
   Number of public wire bits:     197
   Number of ports:                 15
   Number of port bits:             69
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                858
     AND2_X1                        15
     AOI211_X1                      30
     AOI21_X1                      101
     AOI221_X1                       5
     AOI22_X1                       11
     DFF_X1                        144
     INV_X1                        142
     MUX2_X1                        35
     NAND2_X1                       37
     NAND3_X1                       15
     NAND4_X1                        1
     NOR2_X1                        44
     NOR3_X1                        27
     NOR4_X1                         2
     OAI211_X1                      22
     OAI21_X1                      108
     OAI221_X1                       2
     OAI22_X1                      101
     OR2_X1                         13
     OR3_X1                          2
     OR4_X1                          1

=== $paramod$787a5da62fabe7841ceed3cf3518dd70b3e7c326\core ===

   Number of wires:                100
   Number of wire bits:            597
   Number of public wires:          88
   Number of public wire bits:     585
   Number of ports:                 18
   Number of port bits:            185
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 23
     $paramod$443b7d7e6fa51b4925ad1f73d225e8bfd7dc6c37\pc      4
     $paramod$570077e6b96415b4d92362103cebadbad9f2b201\registers      1
     $paramod$a747760de5c733b6f88bb63119f261e23521a1b9\registers      1
     $paramod$beb00772bac1a1e06ce8ff4195cf7b0af620cd82\fetcher      1
     $paramod$c5a88488bedb7a9c9866110c9eda41ee27775c76\registers      1
     $paramod$d08f185179db4eb8eac8d58da9007fec10c7c29b\registers      1
     $paramod\scheduler\THREADS_PER_BLOCK=s32'00000000000000000000000000000100      1
     AOI21_X1                        1
     INV_X1                          1
     OR2_X1                          2
     alu                             4
     decoder                         1
     lsu                             4

=== $paramod$a747760de5c733b6f88bb63119f261e23521a1b9\registers ===

   Number of wires:               1725
   Number of wire bits:           1905
   Number of public wires:          31
   Number of public wire bits:     197
   Number of ports:                 15
   Number of port bits:             69
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                876
     AND2_X1                         2
     AOI211_X1                      57
     AOI21_X1                       50
     AOI221_X1                       6
     AOI22_X1                       18
     DFF_X1                        144
     INV_X1                        181
     MUX2_X1                        34
     NAND2_X1                       44
     NAND3_X1                       12
     NAND4_X1                       10
     NOR2_X1                        81
     NOR3_X1                        36
     OAI211_X1                      36
     OAI21_X1                       49
     OAI221_X1                       2
     OAI22_X1                      110
     OR2_X1                          1
     OR4_X1                          3

=== $paramod$beb00772bac1a1e06ce8ff4195cf7b0af620cd82\fetcher ===

   Number of wires:                261
   Number of wire bits:            339
   Number of public wires:          16
   Number of public wire bits:      93
   Number of ports:                 10
   Number of port bits:             58
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                116
     AND2_X1                         1
     AOI211_X1                      24
     AOI21_X1                        4
     AOI221_X1                       1
     DFF_X1                         27
     INV_X1                         28
     NAND2_X1                        1
     NAND3_X1                        1
     NOR2_X1                        24
     OAI21_X1                        2
     OR4_X1                          2
     XOR2_X1                         1

=== $paramod$c5a88488bedb7a9c9866110c9eda41ee27775c76\registers ===

   Number of wires:               1704
   Number of wire bits:           1884
   Number of public wires:          31
   Number of public wire bits:     197
   Number of ports:                 15
   Number of port bits:             69
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                855
     AND2_X1                        17
     AND3_X1                         8
     AOI211_X1                      42
     AOI21_X1                       71
     AOI221_X1                       4
     AOI22_X1                       12
     DFF_X1                        144
     INV_X1                        127
     MUX2_X1                        61
     NAND2_X1                       69
     NAND3_X1                        5
     NAND4_X1                        1
     NOR2_X1                        46
     NOR3_X1                        34
     NOR4_X1                         2
     OAI211_X1                      28
     OAI21_X1                       97
     OAI221_X1                       1
     OAI22_X1                       74
     OR2_X1                          7
     OR3_X1                          3
     OR4_X1                          2

=== $paramod$d08f185179db4eb8eac8d58da9007fec10c7c29b\registers ===

   Number of wires:               1717
   Number of wire bits:           1897
   Number of public wires:          31
   Number of public wire bits:     197
   Number of ports:                 15
   Number of port bits:             69
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                868
     AND2_X1                        17
     AOI211_X1                      18
     AOI21_X1                      112
     AOI221_X1                       9
     AOI22_X1                        9
     DFF_X1                        144
     INV_X1                        150
     MUX2_X1                        23
     NAND2_X1                       28
     NAND3_X1                       25
     NAND4_X1                        1
     NOR2_X1                        46
     NOR3_X1                        19
     NOR4_X1                         2
     OAI211_X1                      25
     OAI21_X1                      117
     OAI221_X1                       1
     OAI22_X1                      107
     OR2_X1                          9
     OR3_X1                          4
     OR4_X1                          2

=== $paramod\scheduler\THREADS_PER_BLOCK=s32'00000000000000000000000000000100 ===

   Number of wires:                202
   Number of wire bits:            273
   Number of public wires:          12
   Number of public wire bits:      61
   Number of ports:                 12
   Number of port bits:             61
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 74
     AOI211_X1                      11
     AOI21_X1                        3
     DFF_X1                         12
     INV_X1                         15
     NAND2_X1                        4
     NAND3_X1                        2
     NAND4_X1                        1
     NOR2_X1                        13
     NOR3_X1                         1
     NOR4_X1                         2
     OAI211_X1                       1
     OAI21_X1                        2
     OAI221_X1                       2
     OR3_X1                          1
     XOR2_X1                         4

=== alu ===

   Number of wires:               1222
   Number of wire bits:           1253
   Number of public wires:          10
   Number of public wire bits:      41
   Number of ports:                  9
   Number of port bits:             33
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                477
     AND2_X1                        17
     AND3_X1                         8
     AND4_X1                         3
     AOI211_X1                       9
     AOI21_X1                       51
     AOI221_X1                       2
     AOI22_X1                        8
     DFF_X1                          8
     INV_X1                         36
     MUX2_X1                        10
     NAND2_X1                       61
     NAND3_X1                        7
     NAND4_X1                        2
     NOR2_X1                        60
     NOR3_X1                         6
     NOR4_X1                         8
     OAI211_X1                      14
     OAI21_X1                       31
     OAI221_X1                       7
     OAI22_X1                        6
     OAI33_X1                        2
     OR2_X1                         17
     OR3_X1                         10
     OR4_X1                          1
     XNOR2_X1                       70
     XOR2_X1                        23

=== decoder ===

   Number of wires:                225
   Number of wire bits:            267
   Number of public wires:          18
   Number of public wire bits:      55
   Number of ports:                 18
   Number of port bits:             55
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 94
     AOI211_X1                      21
     AOI21_X1                        1
     DFF_X1                         21
     INV_X1                         17
     NAND2_X1                        3
     NAND3_X1                        1
     NAND4_X1                        4
     NOR2_X1                        22
     NOR3_X1                         2
     OAI22_X1                        1
     XOR2_X1                         1

=== ducttape2cores ===

   Number of wires:                 35
   Number of wire bits:            369
   Number of public wires:          35
   Number of public wire bits:     369
   Number of ports:                 35
   Number of port bits:            369
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  2
     $paramod$787a5da62fabe7841ceed3cf3518dd70b3e7c326\core      2

=== lsu ===

   Number of wires:                392
   Number of wire bits:            444
   Number of public wires:          18
   Number of public wire bits:      70
   Number of ports:                 18
   Number of port bits:             70
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                162
     AND2_X1                         1
     AND3_X1                         1
     AND4_X1                         1
     AOI211_X1                      36
     AOI21_X1                        3
     DFF_X1                         36
     INV_X1                         33
     NAND2_X1                        7
     NAND3_X1                        1
     NOR2_X1                        33
     NOR3_X1                         3
     OAI211_X1                       1
     OAI21_X1                        4
     OAI221_X1                       1
     OR3_X1                          1

=== design hierarchy ===

   ducttape2cores                    1
     $paramod$787a5da62fabe7841ceed3cf3518dd70b3e7c326\core      2
       $paramod$443b7d7e6fa51b4925ad1f73d225e8bfd7dc6c37\pc      4
       $paramod$570077e6b96415b4d92362103cebadbad9f2b201\registers      1
       $paramod$a747760de5c733b6f88bb63119f261e23521a1b9\registers      1
       $paramod$beb00772bac1a1e06ce8ff4195cf7b0af620cd82\fetcher      1
       $paramod$c5a88488bedb7a9c9866110c9eda41ee27775c76\registers      1
       $paramod$d08f185179db4eb8eac8d58da9007fec10c7c29b\registers      1
       $paramod\scheduler\THREADS_PER_BLOCK=s32'00000000000000000000000000000100      1
       alu                           4
       decoder                       1
       lsu                           4

   Number of wires:              29749
   Number of wire bits:          33835
   Number of public wires:         871
   Number of public wire bits:    4789
   Number of ports:                575
   Number of port bits:           2807
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:              13170
     AND2_X1                       256
     AND3_X1                        96
     AND4_X1                        40
     AOI211_X1                     886
     AOI21_X1                     1150
     AOI221_X1                      82
     AOI222_X1                       8
     AOI22_X1                      164
     DFF_X1                       1712
     INV_X1                       1978
     MUX2_X1                       386
     NAND2_X1                      932
     NAND3_X1                      186
     NAND4_X1                       68
     NOR2_X1                      1360
     NOR3_X1                       342
     NOR4_X1                        80
     OAI211_X1                     352
     OAI21_X1                     1030
     OAI221_X1                      80
     OAI22_X1                      834
     OAI33_X1                       16
     OR2_X1                        216
     OR3_X1                        108
     OR4_X1                         28
     XNOR2_X1                      576
     XOR2_X1                       204

8. Executing BLIF backend.

9. Executing Verilog backend.

9.1. Executing BMUXMAP pass.

9.2. Executing DEMUXMAP pass.
Dumping module `$paramod$443b7d7e6fa51b4925ad1f73d225e8bfd7dc6c37\pc'.
Dumping module `$paramod$570077e6b96415b4d92362103cebadbad9f2b201\registers'.
Dumping module `$paramod$787a5da62fabe7841ceed3cf3518dd70b3e7c326\core'.
Dumping module `$paramod$a747760de5c733b6f88bb63119f261e23521a1b9\registers'.
Dumping module `$paramod$beb00772bac1a1e06ce8ff4195cf7b0af620cd82\fetcher'.
Dumping module `$paramod$c5a88488bedb7a9c9866110c9eda41ee27775c76\registers'.
Dumping module `$paramod$d08f185179db4eb8eac8d58da9007fec10c7c29b\registers'.
Dumping module `$paramod\scheduler\THREADS_PER_BLOCK=s32'00000000000000000000000000000100'.
Dumping module `\alu'.
Dumping module `\decoder'.
Dumping module `\ducttape2cores'.
Dumping module `\lsu'.

Warnings: 18 unique messages, 92 total
End of script. Logfile hash: 4372035d68, CPU: user 1.83s system 0.05s, MEM: 61.30 MB peak
Yosys 0.44 (git sha1 80ba43d26, g++ 15.1.1 -march=x86-64 -mtune=generic -O2 -fno-plt -fexceptions -fstack-clash-protection -fcf-protection -fno-omit-frame-pointer -mno-omit-leaf-frame-pointer -ffile-prefix-map=/build/yosys/src=/usr/src/debug/yosys -fPIC -O3)
Time spent: 64% 2x abc (3 sec), 8% 48x opt_expr (0 sec), ...
