

================================================================
== Vitis HLS Report for 'Block_VITIS_LOOP_57_3_proc'
================================================================
* Date:           Wed Jan 28 08:26:32 2026

* Version:        2024.1 (Build 5069499 on May 21 2024)
* Project:        matrix_multiply_32x32_proj
* Solution:       int8_32x32_solution (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu9p-flga2104-2-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  1.147 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        0|        0|      0 ns|      0 ns|    0|    0|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|     2203|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|        -|        -|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        0|      288|    -|
|Register             |        -|     -|     1986|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|     1986|     2491|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1440|  2280|   788160|   394080|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4320|  6840|  2364480|  1182240|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+----+---+----+------------+------------+
    |     Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+----+---+----+------------+------------+
    |p_out10_0_fu_134_p2    |         +|   0|  0|  71|          64|           9|
    |p_out11_0_fu_140_p2    |         +|   0|  0|  71|          64|           9|
    |p_out12_0_fu_146_p2    |         +|   0|  0|  71|          64|           9|
    |p_out13_0_fu_152_p2    |         +|   0|  0|  71|          64|           9|
    |p_out14_0_fu_158_p2    |         +|   0|  0|  71|          64|           9|
    |p_out1550_0_fu_164_p2  |         +|   0|  0|  71|          64|          10|
    |p_out1655_0_fu_170_p2  |         +|   0|  0|  71|          64|          10|
    |p_out16_0_fu_80_p2     |         +|   0|  0|  71|          64|           7|
    |p_out17_0_fu_176_p2    |         +|   0|  0|  71|          64|          10|
    |p_out18_0_fu_182_p2    |         +|   0|  0|  71|          64|          10|
    |p_out19_0_fu_188_p2    |         +|   0|  0|  71|          64|          10|
    |p_out20_0_fu_194_p2    |         +|   0|  0|  71|          64|          10|
    |p_out21_0_fu_200_p2    |         +|   0|  0|  71|          64|          10|
    |p_out22_0_fu_206_p2    |         +|   0|  0|  71|          64|          10|
    |p_out23_0_fu_212_p2    |         +|   0|  0|  71|          64|          10|
    |p_out24_0_fu_218_p2    |         +|   0|  0|  71|          64|          10|
    |p_out25_0_fu_224_p2    |         +|   0|  0|  71|          64|          10|
    |p_out26_0_fu_230_p2    |         +|   0|  0|  71|          64|          10|
    |p_out27_0_fu_236_p2    |         +|   0|  0|  71|          64|          10|
    |p_out28_0_fu_242_p2    |         +|   0|  0|  71|          64|          10|
    |p_out2996_0_fu_248_p2  |         +|   0|  0|  71|          64|          10|
    |p_out2_0_fu_86_p2      |         +|   0|  0|  71|          64|           7|
    |p_out30_0_fu_254_p2    |         +|   0|  0|  71|          64|          10|
    |p_out3_0_fu_92_p2      |         +|   0|  0|  71|          64|           8|
    |p_out4_0_fu_98_p2      |         +|   0|  0|  71|          64|           8|
    |p_out5_0_fu_104_p2     |         +|   0|  0|  71|          64|           8|
    |p_out6_0_fu_110_p2     |         +|   0|  0|  71|          64|           8|
    |p_out7_0_fu_116_p2     |         +|   0|  0|  71|          64|           9|
    |p_out8_0_fu_122_p2     |         +|   0|  0|  71|          64|           9|
    |p_out9_0_fu_128_p2     |         +|   0|  0|  71|          64|           9|
    |p_out_0_fu_74_p2       |         +|   0|  0|  71|          64|           6|
    |ap_block_state1        |        or|   0|  0|   2|           1|           1|
    +-----------------------+----------+----+---+----+------------+------------+
    |Total                  |          |   0|  0|2203|        1985|         285|
    +-----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------+----+-----------+-----+-----------+
    |     Name     | LUT| Input Size| Bits| Total Bits|
    +--------------+----+-----------+-----+-----------+
    |ap_done       |   9|          2|    1|          2|
    |ap_return_0   |   9|          2|   64|        128|
    |ap_return_1   |   9|          2|   64|        128|
    |ap_return_10  |   9|          2|   64|        128|
    |ap_return_11  |   9|          2|   64|        128|
    |ap_return_12  |   9|          2|   64|        128|
    |ap_return_13  |   9|          2|   64|        128|
    |ap_return_14  |   9|          2|   64|        128|
    |ap_return_15  |   9|          2|   64|        128|
    |ap_return_16  |   9|          2|   64|        128|
    |ap_return_17  |   9|          2|   64|        128|
    |ap_return_18  |   9|          2|   64|        128|
    |ap_return_19  |   9|          2|   64|        128|
    |ap_return_2   |   9|          2|   64|        128|
    |ap_return_20  |   9|          2|   64|        128|
    |ap_return_21  |   9|          2|   64|        128|
    |ap_return_22  |   9|          2|   64|        128|
    |ap_return_23  |   9|          2|   64|        128|
    |ap_return_24  |   9|          2|   64|        128|
    |ap_return_25  |   9|          2|   64|        128|
    |ap_return_26  |   9|          2|   64|        128|
    |ap_return_27  |   9|          2|   64|        128|
    |ap_return_28  |   9|          2|   64|        128|
    |ap_return_29  |   9|          2|   64|        128|
    |ap_return_3   |   9|          2|   64|        128|
    |ap_return_30  |   9|          2|   64|        128|
    |ap_return_4   |   9|          2|   64|        128|
    |ap_return_5   |   9|          2|   64|        128|
    |ap_return_6   |   9|          2|   64|        128|
    |ap_return_7   |   9|          2|   64|        128|
    |ap_return_8   |   9|          2|   64|        128|
    |ap_return_9   |   9|          2|   64|        128|
    +--------------+----+-----------+-----+-----------+
    |Total         | 288|         64| 1985|       3970|
    +--------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------+----+----+-----+-----------+
    |        Name       | FF | LUT| Bits| Const Bits|
    +-------------------+----+----+-----+-----------+
    |ap_CS_fsm          |   1|   0|    1|          0|
    |ap_done_reg        |   1|   0|    1|          0|
    |ap_return_0_preg   |  64|   0|   64|          0|
    |ap_return_10_preg  |  64|   0|   64|          0|
    |ap_return_11_preg  |  64|   0|   64|          0|
    |ap_return_12_preg  |  64|   0|   64|          0|
    |ap_return_13_preg  |  64|   0|   64|          0|
    |ap_return_14_preg  |  64|   0|   64|          0|
    |ap_return_15_preg  |  64|   0|   64|          0|
    |ap_return_16_preg  |  64|   0|   64|          0|
    |ap_return_17_preg  |  64|   0|   64|          0|
    |ap_return_18_preg  |  64|   0|   64|          0|
    |ap_return_19_preg  |  64|   0|   64|          0|
    |ap_return_1_preg   |  64|   0|   64|          0|
    |ap_return_20_preg  |  64|   0|   64|          0|
    |ap_return_21_preg  |  64|   0|   64|          0|
    |ap_return_22_preg  |  64|   0|   64|          0|
    |ap_return_23_preg  |  64|   0|   64|          0|
    |ap_return_24_preg  |  64|   0|   64|          0|
    |ap_return_25_preg  |  64|   0|   64|          0|
    |ap_return_26_preg  |  64|   0|   64|          0|
    |ap_return_27_preg  |  64|   0|   64|          0|
    |ap_return_28_preg  |  64|   0|   64|          0|
    |ap_return_29_preg  |  64|   0|   64|          0|
    |ap_return_2_preg   |  64|   0|   64|          0|
    |ap_return_30_preg  |  64|   0|   64|          0|
    |ap_return_3_preg   |  64|   0|   64|          0|
    |ap_return_4_preg   |  64|   0|   64|          0|
    |ap_return_5_preg   |  64|   0|   64|          0|
    |ap_return_6_preg   |  64|   0|   64|          0|
    |ap_return_7_preg   |  64|   0|   64|          0|
    |ap_return_8_preg   |  64|   0|   64|          0|
    |ap_return_9_preg   |  64|   0|   64|          0|
    +-------------------+----+----+-----+-----------+
    |Total              |1986|   0| 1986|          0|
    +-------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------+-----+-----+------------+----------------------------+--------------+
|   RTL Ports  | Dir | Bits|  Protocol  |        Source Object       |    C Type    |
+--------------+-----+-----+------------+----------------------------+--------------+
|ap_clk        |   in|    1|  ap_ctrl_hs|  Block_VITIS_LOOP_57_3_proc|  return value|
|ap_rst        |   in|    1|  ap_ctrl_hs|  Block_VITIS_LOOP_57_3_proc|  return value|
|ap_start      |   in|    1|  ap_ctrl_hs|  Block_VITIS_LOOP_57_3_proc|  return value|
|ap_done       |  out|    1|  ap_ctrl_hs|  Block_VITIS_LOOP_57_3_proc|  return value|
|ap_continue   |   in|    1|  ap_ctrl_hs|  Block_VITIS_LOOP_57_3_proc|  return value|
|ap_idle       |  out|    1|  ap_ctrl_hs|  Block_VITIS_LOOP_57_3_proc|  return value|
|ap_ready      |  out|    1|  ap_ctrl_hs|  Block_VITIS_LOOP_57_3_proc|  return value|
|ap_return_0   |  out|   64|  ap_ctrl_hs|  Block_VITIS_LOOP_57_3_proc|  return value|
|ap_return_1   |  out|   64|  ap_ctrl_hs|  Block_VITIS_LOOP_57_3_proc|  return value|
|ap_return_2   |  out|   64|  ap_ctrl_hs|  Block_VITIS_LOOP_57_3_proc|  return value|
|ap_return_3   |  out|   64|  ap_ctrl_hs|  Block_VITIS_LOOP_57_3_proc|  return value|
|ap_return_4   |  out|   64|  ap_ctrl_hs|  Block_VITIS_LOOP_57_3_proc|  return value|
|ap_return_5   |  out|   64|  ap_ctrl_hs|  Block_VITIS_LOOP_57_3_proc|  return value|
|ap_return_6   |  out|   64|  ap_ctrl_hs|  Block_VITIS_LOOP_57_3_proc|  return value|
|ap_return_7   |  out|   64|  ap_ctrl_hs|  Block_VITIS_LOOP_57_3_proc|  return value|
|ap_return_8   |  out|   64|  ap_ctrl_hs|  Block_VITIS_LOOP_57_3_proc|  return value|
|ap_return_9   |  out|   64|  ap_ctrl_hs|  Block_VITIS_LOOP_57_3_proc|  return value|
|ap_return_10  |  out|   64|  ap_ctrl_hs|  Block_VITIS_LOOP_57_3_proc|  return value|
|ap_return_11  |  out|   64|  ap_ctrl_hs|  Block_VITIS_LOOP_57_3_proc|  return value|
|ap_return_12  |  out|   64|  ap_ctrl_hs|  Block_VITIS_LOOP_57_3_proc|  return value|
|ap_return_13  |  out|   64|  ap_ctrl_hs|  Block_VITIS_LOOP_57_3_proc|  return value|
|ap_return_14  |  out|   64|  ap_ctrl_hs|  Block_VITIS_LOOP_57_3_proc|  return value|
|ap_return_15  |  out|   64|  ap_ctrl_hs|  Block_VITIS_LOOP_57_3_proc|  return value|
|ap_return_16  |  out|   64|  ap_ctrl_hs|  Block_VITIS_LOOP_57_3_proc|  return value|
|ap_return_17  |  out|   64|  ap_ctrl_hs|  Block_VITIS_LOOP_57_3_proc|  return value|
|ap_return_18  |  out|   64|  ap_ctrl_hs|  Block_VITIS_LOOP_57_3_proc|  return value|
|ap_return_19  |  out|   64|  ap_ctrl_hs|  Block_VITIS_LOOP_57_3_proc|  return value|
|ap_return_20  |  out|   64|  ap_ctrl_hs|  Block_VITIS_LOOP_57_3_proc|  return value|
|ap_return_21  |  out|   64|  ap_ctrl_hs|  Block_VITIS_LOOP_57_3_proc|  return value|
|ap_return_22  |  out|   64|  ap_ctrl_hs|  Block_VITIS_LOOP_57_3_proc|  return value|
|ap_return_23  |  out|   64|  ap_ctrl_hs|  Block_VITIS_LOOP_57_3_proc|  return value|
|ap_return_24  |  out|   64|  ap_ctrl_hs|  Block_VITIS_LOOP_57_3_proc|  return value|
|ap_return_25  |  out|   64|  ap_ctrl_hs|  Block_VITIS_LOOP_57_3_proc|  return value|
|ap_return_26  |  out|   64|  ap_ctrl_hs|  Block_VITIS_LOOP_57_3_proc|  return value|
|ap_return_27  |  out|   64|  ap_ctrl_hs|  Block_VITIS_LOOP_57_3_proc|  return value|
|ap_return_28  |  out|   64|  ap_ctrl_hs|  Block_VITIS_LOOP_57_3_proc|  return value|
|ap_return_29  |  out|   64|  ap_ctrl_hs|  Block_VITIS_LOOP_57_3_proc|  return value|
|ap_return_30  |  out|   64|  ap_ctrl_hs|  Block_VITIS_LOOP_57_3_proc|  return value|
|B             |   in|   64|     ap_none|                           B|        scalar|
+--------------+-----+-----+------------+----------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 0
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 1
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.14>
ST_1 : Operation 2 [1/1] (0.00ns)   --->   "%B_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %B"   --->   Operation 2 'read' 'B_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3 [1/1] (1.14ns)   --->   "%p_out_0 = add i64 %B_read, i64 32"   --->   Operation 3 'add' 'p_out_0' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4 [1/1] (1.14ns)   --->   "%p_out16_0 = add i64 %B_read, i64 64"   --->   Operation 4 'add' 'p_out16_0' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5 [1/1] (1.14ns)   --->   "%p_out2_0 = add i64 %B_read, i64 96"   --->   Operation 5 'add' 'p_out2_0' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6 [1/1] (1.14ns)   --->   "%p_out3_0 = add i64 %B_read, i64 128"   --->   Operation 6 'add' 'p_out3_0' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7 [1/1] (1.14ns)   --->   "%p_out4_0 = add i64 %B_read, i64 160"   --->   Operation 7 'add' 'p_out4_0' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 8 [1/1] (1.14ns)   --->   "%p_out5_0 = add i64 %B_read, i64 192"   --->   Operation 8 'add' 'p_out5_0' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 9 [1/1] (1.14ns)   --->   "%p_out6_0 = add i64 %B_read, i64 224"   --->   Operation 9 'add' 'p_out6_0' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 10 [1/1] (1.14ns)   --->   "%p_out7_0 = add i64 %B_read, i64 256"   --->   Operation 10 'add' 'p_out7_0' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 11 [1/1] (1.14ns)   --->   "%p_out8_0 = add i64 %B_read, i64 288"   --->   Operation 11 'add' 'p_out8_0' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 12 [1/1] (1.14ns)   --->   "%p_out9_0 = add i64 %B_read, i64 320"   --->   Operation 12 'add' 'p_out9_0' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 13 [1/1] (1.14ns)   --->   "%p_out10_0 = add i64 %B_read, i64 352"   --->   Operation 13 'add' 'p_out10_0' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 14 [1/1] (1.14ns)   --->   "%p_out11_0 = add i64 %B_read, i64 384"   --->   Operation 14 'add' 'p_out11_0' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 15 [1/1] (1.14ns)   --->   "%p_out12_0 = add i64 %B_read, i64 416"   --->   Operation 15 'add' 'p_out12_0' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 16 [1/1] (1.14ns)   --->   "%p_out13_0 = add i64 %B_read, i64 448"   --->   Operation 16 'add' 'p_out13_0' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 17 [1/1] (1.14ns)   --->   "%p_out14_0 = add i64 %B_read, i64 480"   --->   Operation 17 'add' 'p_out14_0' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 18 [1/1] (1.14ns)   --->   "%p_out1550_0 = add i64 %B_read, i64 512"   --->   Operation 18 'add' 'p_out1550_0' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 19 [1/1] (1.14ns)   --->   "%p_out1655_0 = add i64 %B_read, i64 544"   --->   Operation 19 'add' 'p_out1655_0' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (1.14ns)   --->   "%p_out17_0 = add i64 %B_read, i64 576"   --->   Operation 20 'add' 'p_out17_0' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (1.14ns)   --->   "%p_out18_0 = add i64 %B_read, i64 608"   --->   Operation 21 'add' 'p_out18_0' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (1.14ns)   --->   "%p_out19_0 = add i64 %B_read, i64 640"   --->   Operation 22 'add' 'p_out19_0' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (1.14ns)   --->   "%p_out20_0 = add i64 %B_read, i64 672"   --->   Operation 23 'add' 'p_out20_0' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 24 [1/1] (1.14ns)   --->   "%p_out21_0 = add i64 %B_read, i64 704"   --->   Operation 24 'add' 'p_out21_0' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 25 [1/1] (1.14ns)   --->   "%p_out22_0 = add i64 %B_read, i64 736"   --->   Operation 25 'add' 'p_out22_0' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 26 [1/1] (1.14ns)   --->   "%p_out23_0 = add i64 %B_read, i64 768"   --->   Operation 26 'add' 'p_out23_0' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (1.14ns)   --->   "%p_out24_0 = add i64 %B_read, i64 800"   --->   Operation 27 'add' 'p_out24_0' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (1.14ns)   --->   "%p_out25_0 = add i64 %B_read, i64 832"   --->   Operation 28 'add' 'p_out25_0' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 29 [1/1] (1.14ns)   --->   "%p_out26_0 = add i64 %B_read, i64 864"   --->   Operation 29 'add' 'p_out26_0' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 30 [1/1] (1.14ns)   --->   "%p_out27_0 = add i64 %B_read, i64 896"   --->   Operation 30 'add' 'p_out27_0' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 31 [1/1] (1.14ns)   --->   "%p_out28_0 = add i64 %B_read, i64 928"   --->   Operation 31 'add' 'p_out28_0' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 32 [1/1] (1.14ns)   --->   "%p_out2996_0 = add i64 %B_read, i64 960"   --->   Operation 32 'add' 'p_out2996_0' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 33 [1/1] (1.14ns)   --->   "%p_out30_0 = add i64 %B_read, i64 992"   --->   Operation 33 'add' 'p_out30_0' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%mrv = insertvalue i1984 <undef>, i64 %p_out_0"   --->   Operation 34 'insertvalue' 'mrv' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%mrv_1 = insertvalue i1984 %mrv, i64 %p_out16_0"   --->   Operation 35 'insertvalue' 'mrv_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%mrv_2 = insertvalue i1984 %mrv_1, i64 %p_out2_0"   --->   Operation 36 'insertvalue' 'mrv_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%mrv_3 = insertvalue i1984 %mrv_2, i64 %p_out3_0"   --->   Operation 37 'insertvalue' 'mrv_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%mrv_4 = insertvalue i1984 %mrv_3, i64 %p_out4_0"   --->   Operation 38 'insertvalue' 'mrv_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%mrv_5 = insertvalue i1984 %mrv_4, i64 %p_out5_0"   --->   Operation 39 'insertvalue' 'mrv_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%mrv_6 = insertvalue i1984 %mrv_5, i64 %p_out6_0"   --->   Operation 40 'insertvalue' 'mrv_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%mrv_7 = insertvalue i1984 %mrv_6, i64 %p_out7_0"   --->   Operation 41 'insertvalue' 'mrv_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%mrv_8 = insertvalue i1984 %mrv_7, i64 %p_out8_0"   --->   Operation 42 'insertvalue' 'mrv_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%mrv_9 = insertvalue i1984 %mrv_8, i64 %p_out9_0"   --->   Operation 43 'insertvalue' 'mrv_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%mrv_s = insertvalue i1984 %mrv_9, i64 %p_out10_0"   --->   Operation 44 'insertvalue' 'mrv_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%mrv_10 = insertvalue i1984 %mrv_s, i64 %p_out11_0"   --->   Operation 45 'insertvalue' 'mrv_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%mrv_11 = insertvalue i1984 %mrv_10, i64 %p_out12_0"   --->   Operation 46 'insertvalue' 'mrv_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%mrv_12 = insertvalue i1984 %mrv_11, i64 %p_out13_0"   --->   Operation 47 'insertvalue' 'mrv_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%mrv_13 = insertvalue i1984 %mrv_12, i64 %p_out14_0"   --->   Operation 48 'insertvalue' 'mrv_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%mrv_14 = insertvalue i1984 %mrv_13, i64 %p_out1550_0"   --->   Operation 49 'insertvalue' 'mrv_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%mrv_15 = insertvalue i1984 %mrv_14, i64 %p_out1655_0"   --->   Operation 50 'insertvalue' 'mrv_15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%mrv_16 = insertvalue i1984 %mrv_15, i64 %p_out17_0"   --->   Operation 51 'insertvalue' 'mrv_16' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%mrv_17 = insertvalue i1984 %mrv_16, i64 %p_out18_0"   --->   Operation 52 'insertvalue' 'mrv_17' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%mrv_18 = insertvalue i1984 %mrv_17, i64 %p_out19_0"   --->   Operation 53 'insertvalue' 'mrv_18' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%mrv_19 = insertvalue i1984 %mrv_18, i64 %p_out20_0"   --->   Operation 54 'insertvalue' 'mrv_19' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%mrv_20 = insertvalue i1984 %mrv_19, i64 %p_out21_0"   --->   Operation 55 'insertvalue' 'mrv_20' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%mrv_21 = insertvalue i1984 %mrv_20, i64 %p_out22_0"   --->   Operation 56 'insertvalue' 'mrv_21' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%mrv_22 = insertvalue i1984 %mrv_21, i64 %p_out23_0"   --->   Operation 57 'insertvalue' 'mrv_22' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%mrv_23 = insertvalue i1984 %mrv_22, i64 %p_out24_0"   --->   Operation 58 'insertvalue' 'mrv_23' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%mrv_24 = insertvalue i1984 %mrv_23, i64 %p_out25_0"   --->   Operation 59 'insertvalue' 'mrv_24' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%mrv_25 = insertvalue i1984 %mrv_24, i64 %p_out26_0"   --->   Operation 60 'insertvalue' 'mrv_25' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%mrv_26 = insertvalue i1984 %mrv_25, i64 %p_out27_0"   --->   Operation 61 'insertvalue' 'mrv_26' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%mrv_27 = insertvalue i1984 %mrv_26, i64 %p_out28_0"   --->   Operation 62 'insertvalue' 'mrv_27' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%mrv_28 = insertvalue i1984 %mrv_27, i64 %p_out2996_0"   --->   Operation 63 'insertvalue' 'mrv_28' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%mrv_29 = insertvalue i1984 %mrv_28, i64 %p_out30_0"   --->   Operation 64 'insertvalue' 'mrv_29' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%ret_ln0 = ret i1984 %mrv_29"   --->   Operation 65 'ret' 'ret_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 1
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ B]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
B_read      (read       ) [ 00]
p_out_0     (add        ) [ 00]
p_out16_0   (add        ) [ 00]
p_out2_0    (add        ) [ 00]
p_out3_0    (add        ) [ 00]
p_out4_0    (add        ) [ 00]
p_out5_0    (add        ) [ 00]
p_out6_0    (add        ) [ 00]
p_out7_0    (add        ) [ 00]
p_out8_0    (add        ) [ 00]
p_out9_0    (add        ) [ 00]
p_out10_0   (add        ) [ 00]
p_out11_0   (add        ) [ 00]
p_out12_0   (add        ) [ 00]
p_out13_0   (add        ) [ 00]
p_out14_0   (add        ) [ 00]
p_out1550_0 (add        ) [ 00]
p_out1655_0 (add        ) [ 00]
p_out17_0   (add        ) [ 00]
p_out18_0   (add        ) [ 00]
p_out19_0   (add        ) [ 00]
p_out20_0   (add        ) [ 00]
p_out21_0   (add        ) [ 00]
p_out22_0   (add        ) [ 00]
p_out23_0   (add        ) [ 00]
p_out24_0   (add        ) [ 00]
p_out25_0   (add        ) [ 00]
p_out26_0   (add        ) [ 00]
p_out27_0   (add        ) [ 00]
p_out28_0   (add        ) [ 00]
p_out2996_0 (add        ) [ 00]
p_out30_0   (add        ) [ 00]
mrv         (insertvalue) [ 00]
mrv_1       (insertvalue) [ 00]
mrv_2       (insertvalue) [ 00]
mrv_3       (insertvalue) [ 00]
mrv_4       (insertvalue) [ 00]
mrv_5       (insertvalue) [ 00]
mrv_6       (insertvalue) [ 00]
mrv_7       (insertvalue) [ 00]
mrv_8       (insertvalue) [ 00]
mrv_9       (insertvalue) [ 00]
mrv_s       (insertvalue) [ 00]
mrv_10      (insertvalue) [ 00]
mrv_11      (insertvalue) [ 00]
mrv_12      (insertvalue) [ 00]
mrv_13      (insertvalue) [ 00]
mrv_14      (insertvalue) [ 00]
mrv_15      (insertvalue) [ 00]
mrv_16      (insertvalue) [ 00]
mrv_17      (insertvalue) [ 00]
mrv_18      (insertvalue) [ 00]
mrv_19      (insertvalue) [ 00]
mrv_20      (insertvalue) [ 00]
mrv_21      (insertvalue) [ 00]
mrv_22      (insertvalue) [ 00]
mrv_23      (insertvalue) [ 00]
mrv_24      (insertvalue) [ 00]
mrv_25      (insertvalue) [ 00]
mrv_26      (insertvalue) [ 00]
mrv_27      (insertvalue) [ 00]
mrv_28      (insertvalue) [ 00]
mrv_29      (insertvalue) [ 00]
ret_ln0     (ret        ) [ 00]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="B">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="B"/></StgValue>
</bind>
</comp>

<comp id="2" class="1001" name="const_2">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i64"/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1004" name="B_read_read_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="64" slack="0"/>
<pin id="70" dir="0" index="1" bw="64" slack="0"/>
<pin id="71" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="B_read/1 "/>
</bind>
</comp>

<comp id="74" class="1004" name="p_out_0_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="64" slack="0"/>
<pin id="76" dir="0" index="1" bw="7" slack="0"/>
<pin id="77" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_out_0/1 "/>
</bind>
</comp>

<comp id="80" class="1004" name="p_out16_0_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="64" slack="0"/>
<pin id="82" dir="0" index="1" bw="8" slack="0"/>
<pin id="83" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_out16_0/1 "/>
</bind>
</comp>

<comp id="86" class="1004" name="p_out2_0_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="64" slack="0"/>
<pin id="88" dir="0" index="1" bw="8" slack="0"/>
<pin id="89" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_out2_0/1 "/>
</bind>
</comp>

<comp id="92" class="1004" name="p_out3_0_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="64" slack="0"/>
<pin id="94" dir="0" index="1" bw="9" slack="0"/>
<pin id="95" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_out3_0/1 "/>
</bind>
</comp>

<comp id="98" class="1004" name="p_out4_0_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="64" slack="0"/>
<pin id="100" dir="0" index="1" bw="9" slack="0"/>
<pin id="101" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_out4_0/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="p_out5_0_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="64" slack="0"/>
<pin id="106" dir="0" index="1" bw="9" slack="0"/>
<pin id="107" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_out5_0/1 "/>
</bind>
</comp>

<comp id="110" class="1004" name="p_out6_0_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="64" slack="0"/>
<pin id="112" dir="0" index="1" bw="9" slack="0"/>
<pin id="113" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_out6_0/1 "/>
</bind>
</comp>

<comp id="116" class="1004" name="p_out7_0_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="64" slack="0"/>
<pin id="118" dir="0" index="1" bw="10" slack="0"/>
<pin id="119" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_out7_0/1 "/>
</bind>
</comp>

<comp id="122" class="1004" name="p_out8_0_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="64" slack="0"/>
<pin id="124" dir="0" index="1" bw="10" slack="0"/>
<pin id="125" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_out8_0/1 "/>
</bind>
</comp>

<comp id="128" class="1004" name="p_out9_0_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="64" slack="0"/>
<pin id="130" dir="0" index="1" bw="10" slack="0"/>
<pin id="131" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_out9_0/1 "/>
</bind>
</comp>

<comp id="134" class="1004" name="p_out10_0_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="64" slack="0"/>
<pin id="136" dir="0" index="1" bw="10" slack="0"/>
<pin id="137" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_out10_0/1 "/>
</bind>
</comp>

<comp id="140" class="1004" name="p_out11_0_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="64" slack="0"/>
<pin id="142" dir="0" index="1" bw="10" slack="0"/>
<pin id="143" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_out11_0/1 "/>
</bind>
</comp>

<comp id="146" class="1004" name="p_out12_0_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="64" slack="0"/>
<pin id="148" dir="0" index="1" bw="10" slack="0"/>
<pin id="149" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_out12_0/1 "/>
</bind>
</comp>

<comp id="152" class="1004" name="p_out13_0_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="64" slack="0"/>
<pin id="154" dir="0" index="1" bw="10" slack="0"/>
<pin id="155" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_out13_0/1 "/>
</bind>
</comp>

<comp id="158" class="1004" name="p_out14_0_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="64" slack="0"/>
<pin id="160" dir="0" index="1" bw="10" slack="0"/>
<pin id="161" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_out14_0/1 "/>
</bind>
</comp>

<comp id="164" class="1004" name="p_out1550_0_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="64" slack="0"/>
<pin id="166" dir="0" index="1" bw="11" slack="0"/>
<pin id="167" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_out1550_0/1 "/>
</bind>
</comp>

<comp id="170" class="1004" name="p_out1655_0_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="64" slack="0"/>
<pin id="172" dir="0" index="1" bw="11" slack="0"/>
<pin id="173" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_out1655_0/1 "/>
</bind>
</comp>

<comp id="176" class="1004" name="p_out17_0_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="64" slack="0"/>
<pin id="178" dir="0" index="1" bw="11" slack="0"/>
<pin id="179" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_out17_0/1 "/>
</bind>
</comp>

<comp id="182" class="1004" name="p_out18_0_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="64" slack="0"/>
<pin id="184" dir="0" index="1" bw="11" slack="0"/>
<pin id="185" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_out18_0/1 "/>
</bind>
</comp>

<comp id="188" class="1004" name="p_out19_0_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="64" slack="0"/>
<pin id="190" dir="0" index="1" bw="11" slack="0"/>
<pin id="191" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_out19_0/1 "/>
</bind>
</comp>

<comp id="194" class="1004" name="p_out20_0_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="64" slack="0"/>
<pin id="196" dir="0" index="1" bw="11" slack="0"/>
<pin id="197" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_out20_0/1 "/>
</bind>
</comp>

<comp id="200" class="1004" name="p_out21_0_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="64" slack="0"/>
<pin id="202" dir="0" index="1" bw="11" slack="0"/>
<pin id="203" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_out21_0/1 "/>
</bind>
</comp>

<comp id="206" class="1004" name="p_out22_0_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="64" slack="0"/>
<pin id="208" dir="0" index="1" bw="11" slack="0"/>
<pin id="209" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_out22_0/1 "/>
</bind>
</comp>

<comp id="212" class="1004" name="p_out23_0_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="64" slack="0"/>
<pin id="214" dir="0" index="1" bw="11" slack="0"/>
<pin id="215" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_out23_0/1 "/>
</bind>
</comp>

<comp id="218" class="1004" name="p_out24_0_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="64" slack="0"/>
<pin id="220" dir="0" index="1" bw="11" slack="0"/>
<pin id="221" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_out24_0/1 "/>
</bind>
</comp>

<comp id="224" class="1004" name="p_out25_0_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="64" slack="0"/>
<pin id="226" dir="0" index="1" bw="11" slack="0"/>
<pin id="227" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_out25_0/1 "/>
</bind>
</comp>

<comp id="230" class="1004" name="p_out26_0_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="64" slack="0"/>
<pin id="232" dir="0" index="1" bw="11" slack="0"/>
<pin id="233" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_out26_0/1 "/>
</bind>
</comp>

<comp id="236" class="1004" name="p_out27_0_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="64" slack="0"/>
<pin id="238" dir="0" index="1" bw="11" slack="0"/>
<pin id="239" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_out27_0/1 "/>
</bind>
</comp>

<comp id="242" class="1004" name="p_out28_0_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="64" slack="0"/>
<pin id="244" dir="0" index="1" bw="11" slack="0"/>
<pin id="245" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_out28_0/1 "/>
</bind>
</comp>

<comp id="248" class="1004" name="p_out2996_0_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="64" slack="0"/>
<pin id="250" dir="0" index="1" bw="11" slack="0"/>
<pin id="251" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_out2996_0/1 "/>
</bind>
</comp>

<comp id="254" class="1004" name="p_out30_0_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="64" slack="0"/>
<pin id="256" dir="0" index="1" bw="11" slack="0"/>
<pin id="257" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_out30_0/1 "/>
</bind>
</comp>

<comp id="260" class="1004" name="mrv_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="1984" slack="0"/>
<pin id="262" dir="0" index="1" bw="64" slack="0"/>
<pin id="263" dir="1" index="2" bw="1984" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv/1 "/>
</bind>
</comp>

<comp id="266" class="1004" name="mrv_1_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="1984" slack="0"/>
<pin id="268" dir="0" index="1" bw="64" slack="0"/>
<pin id="269" dir="1" index="2" bw="1984" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_1/1 "/>
</bind>
</comp>

<comp id="272" class="1004" name="mrv_2_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="1984" slack="0"/>
<pin id="274" dir="0" index="1" bw="64" slack="0"/>
<pin id="275" dir="1" index="2" bw="1984" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_2/1 "/>
</bind>
</comp>

<comp id="278" class="1004" name="mrv_3_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="1984" slack="0"/>
<pin id="280" dir="0" index="1" bw="64" slack="0"/>
<pin id="281" dir="1" index="2" bw="1984" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_3/1 "/>
</bind>
</comp>

<comp id="284" class="1004" name="mrv_4_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="1984" slack="0"/>
<pin id="286" dir="0" index="1" bw="64" slack="0"/>
<pin id="287" dir="1" index="2" bw="1984" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_4/1 "/>
</bind>
</comp>

<comp id="290" class="1004" name="mrv_5_fu_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="1984" slack="0"/>
<pin id="292" dir="0" index="1" bw="64" slack="0"/>
<pin id="293" dir="1" index="2" bw="1984" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_5/1 "/>
</bind>
</comp>

<comp id="296" class="1004" name="mrv_6_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="1984" slack="0"/>
<pin id="298" dir="0" index="1" bw="64" slack="0"/>
<pin id="299" dir="1" index="2" bw="1984" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_6/1 "/>
</bind>
</comp>

<comp id="302" class="1004" name="mrv_7_fu_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="1984" slack="0"/>
<pin id="304" dir="0" index="1" bw="64" slack="0"/>
<pin id="305" dir="1" index="2" bw="1984" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_7/1 "/>
</bind>
</comp>

<comp id="308" class="1004" name="mrv_8_fu_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="1984" slack="0"/>
<pin id="310" dir="0" index="1" bw="64" slack="0"/>
<pin id="311" dir="1" index="2" bw="1984" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_8/1 "/>
</bind>
</comp>

<comp id="314" class="1004" name="mrv_9_fu_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="1984" slack="0"/>
<pin id="316" dir="0" index="1" bw="64" slack="0"/>
<pin id="317" dir="1" index="2" bw="1984" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_9/1 "/>
</bind>
</comp>

<comp id="320" class="1004" name="mrv_s_fu_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="1984" slack="0"/>
<pin id="322" dir="0" index="1" bw="64" slack="0"/>
<pin id="323" dir="1" index="2" bw="1984" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_s/1 "/>
</bind>
</comp>

<comp id="326" class="1004" name="mrv_10_fu_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="1984" slack="0"/>
<pin id="328" dir="0" index="1" bw="64" slack="0"/>
<pin id="329" dir="1" index="2" bw="1984" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_10/1 "/>
</bind>
</comp>

<comp id="332" class="1004" name="mrv_11_fu_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="1984" slack="0"/>
<pin id="334" dir="0" index="1" bw="64" slack="0"/>
<pin id="335" dir="1" index="2" bw="1984" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_11/1 "/>
</bind>
</comp>

<comp id="338" class="1004" name="mrv_12_fu_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="1984" slack="0"/>
<pin id="340" dir="0" index="1" bw="64" slack="0"/>
<pin id="341" dir="1" index="2" bw="1984" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_12/1 "/>
</bind>
</comp>

<comp id="344" class="1004" name="mrv_13_fu_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="1984" slack="0"/>
<pin id="346" dir="0" index="1" bw="64" slack="0"/>
<pin id="347" dir="1" index="2" bw="1984" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_13/1 "/>
</bind>
</comp>

<comp id="350" class="1004" name="mrv_14_fu_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="1984" slack="0"/>
<pin id="352" dir="0" index="1" bw="64" slack="0"/>
<pin id="353" dir="1" index="2" bw="1984" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_14/1 "/>
</bind>
</comp>

<comp id="356" class="1004" name="mrv_15_fu_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="1984" slack="0"/>
<pin id="358" dir="0" index="1" bw="64" slack="0"/>
<pin id="359" dir="1" index="2" bw="1984" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_15/1 "/>
</bind>
</comp>

<comp id="362" class="1004" name="mrv_16_fu_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="1984" slack="0"/>
<pin id="364" dir="0" index="1" bw="64" slack="0"/>
<pin id="365" dir="1" index="2" bw="1984" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_16/1 "/>
</bind>
</comp>

<comp id="368" class="1004" name="mrv_17_fu_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="1984" slack="0"/>
<pin id="370" dir="0" index="1" bw="64" slack="0"/>
<pin id="371" dir="1" index="2" bw="1984" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_17/1 "/>
</bind>
</comp>

<comp id="374" class="1004" name="mrv_18_fu_374">
<pin_list>
<pin id="375" dir="0" index="0" bw="1984" slack="0"/>
<pin id="376" dir="0" index="1" bw="64" slack="0"/>
<pin id="377" dir="1" index="2" bw="1984" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_18/1 "/>
</bind>
</comp>

<comp id="380" class="1004" name="mrv_19_fu_380">
<pin_list>
<pin id="381" dir="0" index="0" bw="1984" slack="0"/>
<pin id="382" dir="0" index="1" bw="64" slack="0"/>
<pin id="383" dir="1" index="2" bw="1984" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_19/1 "/>
</bind>
</comp>

<comp id="386" class="1004" name="mrv_20_fu_386">
<pin_list>
<pin id="387" dir="0" index="0" bw="1984" slack="0"/>
<pin id="388" dir="0" index="1" bw="64" slack="0"/>
<pin id="389" dir="1" index="2" bw="1984" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_20/1 "/>
</bind>
</comp>

<comp id="392" class="1004" name="mrv_21_fu_392">
<pin_list>
<pin id="393" dir="0" index="0" bw="1984" slack="0"/>
<pin id="394" dir="0" index="1" bw="64" slack="0"/>
<pin id="395" dir="1" index="2" bw="1984" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_21/1 "/>
</bind>
</comp>

<comp id="398" class="1004" name="mrv_22_fu_398">
<pin_list>
<pin id="399" dir="0" index="0" bw="1984" slack="0"/>
<pin id="400" dir="0" index="1" bw="64" slack="0"/>
<pin id="401" dir="1" index="2" bw="1984" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_22/1 "/>
</bind>
</comp>

<comp id="404" class="1004" name="mrv_23_fu_404">
<pin_list>
<pin id="405" dir="0" index="0" bw="1984" slack="0"/>
<pin id="406" dir="0" index="1" bw="64" slack="0"/>
<pin id="407" dir="1" index="2" bw="1984" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_23/1 "/>
</bind>
</comp>

<comp id="410" class="1004" name="mrv_24_fu_410">
<pin_list>
<pin id="411" dir="0" index="0" bw="1984" slack="0"/>
<pin id="412" dir="0" index="1" bw="64" slack="0"/>
<pin id="413" dir="1" index="2" bw="1984" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_24/1 "/>
</bind>
</comp>

<comp id="416" class="1004" name="mrv_25_fu_416">
<pin_list>
<pin id="417" dir="0" index="0" bw="1984" slack="0"/>
<pin id="418" dir="0" index="1" bw="64" slack="0"/>
<pin id="419" dir="1" index="2" bw="1984" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_25/1 "/>
</bind>
</comp>

<comp id="422" class="1004" name="mrv_26_fu_422">
<pin_list>
<pin id="423" dir="0" index="0" bw="1984" slack="0"/>
<pin id="424" dir="0" index="1" bw="64" slack="0"/>
<pin id="425" dir="1" index="2" bw="1984" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_26/1 "/>
</bind>
</comp>

<comp id="428" class="1004" name="mrv_27_fu_428">
<pin_list>
<pin id="429" dir="0" index="0" bw="1984" slack="0"/>
<pin id="430" dir="0" index="1" bw="64" slack="0"/>
<pin id="431" dir="1" index="2" bw="1984" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_27/1 "/>
</bind>
</comp>

<comp id="434" class="1004" name="mrv_28_fu_434">
<pin_list>
<pin id="435" dir="0" index="0" bw="1984" slack="0"/>
<pin id="436" dir="0" index="1" bw="64" slack="0"/>
<pin id="437" dir="1" index="2" bw="1984" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_28/1 "/>
</bind>
</comp>

<comp id="440" class="1004" name="mrv_29_fu_440">
<pin_list>
<pin id="441" dir="0" index="0" bw="1984" slack="0"/>
<pin id="442" dir="0" index="1" bw="64" slack="0"/>
<pin id="443" dir="1" index="2" bw="1984" slack="2147483647"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_29/1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="72"><net_src comp="2" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="73"><net_src comp="0" pin="0"/><net_sink comp="68" pin=1"/></net>

<net id="78"><net_src comp="68" pin="2"/><net_sink comp="74" pin=0"/></net>

<net id="79"><net_src comp="4" pin="0"/><net_sink comp="74" pin=1"/></net>

<net id="84"><net_src comp="68" pin="2"/><net_sink comp="80" pin=0"/></net>

<net id="85"><net_src comp="6" pin="0"/><net_sink comp="80" pin=1"/></net>

<net id="90"><net_src comp="68" pin="2"/><net_sink comp="86" pin=0"/></net>

<net id="91"><net_src comp="8" pin="0"/><net_sink comp="86" pin=1"/></net>

<net id="96"><net_src comp="68" pin="2"/><net_sink comp="92" pin=0"/></net>

<net id="97"><net_src comp="10" pin="0"/><net_sink comp="92" pin=1"/></net>

<net id="102"><net_src comp="68" pin="2"/><net_sink comp="98" pin=0"/></net>

<net id="103"><net_src comp="12" pin="0"/><net_sink comp="98" pin=1"/></net>

<net id="108"><net_src comp="68" pin="2"/><net_sink comp="104" pin=0"/></net>

<net id="109"><net_src comp="14" pin="0"/><net_sink comp="104" pin=1"/></net>

<net id="114"><net_src comp="68" pin="2"/><net_sink comp="110" pin=0"/></net>

<net id="115"><net_src comp="16" pin="0"/><net_sink comp="110" pin=1"/></net>

<net id="120"><net_src comp="68" pin="2"/><net_sink comp="116" pin=0"/></net>

<net id="121"><net_src comp="18" pin="0"/><net_sink comp="116" pin=1"/></net>

<net id="126"><net_src comp="68" pin="2"/><net_sink comp="122" pin=0"/></net>

<net id="127"><net_src comp="20" pin="0"/><net_sink comp="122" pin=1"/></net>

<net id="132"><net_src comp="68" pin="2"/><net_sink comp="128" pin=0"/></net>

<net id="133"><net_src comp="22" pin="0"/><net_sink comp="128" pin=1"/></net>

<net id="138"><net_src comp="68" pin="2"/><net_sink comp="134" pin=0"/></net>

<net id="139"><net_src comp="24" pin="0"/><net_sink comp="134" pin=1"/></net>

<net id="144"><net_src comp="68" pin="2"/><net_sink comp="140" pin=0"/></net>

<net id="145"><net_src comp="26" pin="0"/><net_sink comp="140" pin=1"/></net>

<net id="150"><net_src comp="68" pin="2"/><net_sink comp="146" pin=0"/></net>

<net id="151"><net_src comp="28" pin="0"/><net_sink comp="146" pin=1"/></net>

<net id="156"><net_src comp="68" pin="2"/><net_sink comp="152" pin=0"/></net>

<net id="157"><net_src comp="30" pin="0"/><net_sink comp="152" pin=1"/></net>

<net id="162"><net_src comp="68" pin="2"/><net_sink comp="158" pin=0"/></net>

<net id="163"><net_src comp="32" pin="0"/><net_sink comp="158" pin=1"/></net>

<net id="168"><net_src comp="68" pin="2"/><net_sink comp="164" pin=0"/></net>

<net id="169"><net_src comp="34" pin="0"/><net_sink comp="164" pin=1"/></net>

<net id="174"><net_src comp="68" pin="2"/><net_sink comp="170" pin=0"/></net>

<net id="175"><net_src comp="36" pin="0"/><net_sink comp="170" pin=1"/></net>

<net id="180"><net_src comp="68" pin="2"/><net_sink comp="176" pin=0"/></net>

<net id="181"><net_src comp="38" pin="0"/><net_sink comp="176" pin=1"/></net>

<net id="186"><net_src comp="68" pin="2"/><net_sink comp="182" pin=0"/></net>

<net id="187"><net_src comp="40" pin="0"/><net_sink comp="182" pin=1"/></net>

<net id="192"><net_src comp="68" pin="2"/><net_sink comp="188" pin=0"/></net>

<net id="193"><net_src comp="42" pin="0"/><net_sink comp="188" pin=1"/></net>

<net id="198"><net_src comp="68" pin="2"/><net_sink comp="194" pin=0"/></net>

<net id="199"><net_src comp="44" pin="0"/><net_sink comp="194" pin=1"/></net>

<net id="204"><net_src comp="68" pin="2"/><net_sink comp="200" pin=0"/></net>

<net id="205"><net_src comp="46" pin="0"/><net_sink comp="200" pin=1"/></net>

<net id="210"><net_src comp="68" pin="2"/><net_sink comp="206" pin=0"/></net>

<net id="211"><net_src comp="48" pin="0"/><net_sink comp="206" pin=1"/></net>

<net id="216"><net_src comp="68" pin="2"/><net_sink comp="212" pin=0"/></net>

<net id="217"><net_src comp="50" pin="0"/><net_sink comp="212" pin=1"/></net>

<net id="222"><net_src comp="68" pin="2"/><net_sink comp="218" pin=0"/></net>

<net id="223"><net_src comp="52" pin="0"/><net_sink comp="218" pin=1"/></net>

<net id="228"><net_src comp="68" pin="2"/><net_sink comp="224" pin=0"/></net>

<net id="229"><net_src comp="54" pin="0"/><net_sink comp="224" pin=1"/></net>

<net id="234"><net_src comp="68" pin="2"/><net_sink comp="230" pin=0"/></net>

<net id="235"><net_src comp="56" pin="0"/><net_sink comp="230" pin=1"/></net>

<net id="240"><net_src comp="68" pin="2"/><net_sink comp="236" pin=0"/></net>

<net id="241"><net_src comp="58" pin="0"/><net_sink comp="236" pin=1"/></net>

<net id="246"><net_src comp="68" pin="2"/><net_sink comp="242" pin=0"/></net>

<net id="247"><net_src comp="60" pin="0"/><net_sink comp="242" pin=1"/></net>

<net id="252"><net_src comp="68" pin="2"/><net_sink comp="248" pin=0"/></net>

<net id="253"><net_src comp="62" pin="0"/><net_sink comp="248" pin=1"/></net>

<net id="258"><net_src comp="68" pin="2"/><net_sink comp="254" pin=0"/></net>

<net id="259"><net_src comp="64" pin="0"/><net_sink comp="254" pin=1"/></net>

<net id="264"><net_src comp="66" pin="0"/><net_sink comp="260" pin=0"/></net>

<net id="265"><net_src comp="74" pin="2"/><net_sink comp="260" pin=1"/></net>

<net id="270"><net_src comp="260" pin="2"/><net_sink comp="266" pin=0"/></net>

<net id="271"><net_src comp="80" pin="2"/><net_sink comp="266" pin=1"/></net>

<net id="276"><net_src comp="266" pin="2"/><net_sink comp="272" pin=0"/></net>

<net id="277"><net_src comp="86" pin="2"/><net_sink comp="272" pin=1"/></net>

<net id="282"><net_src comp="272" pin="2"/><net_sink comp="278" pin=0"/></net>

<net id="283"><net_src comp="92" pin="2"/><net_sink comp="278" pin=1"/></net>

<net id="288"><net_src comp="278" pin="2"/><net_sink comp="284" pin=0"/></net>

<net id="289"><net_src comp="98" pin="2"/><net_sink comp="284" pin=1"/></net>

<net id="294"><net_src comp="284" pin="2"/><net_sink comp="290" pin=0"/></net>

<net id="295"><net_src comp="104" pin="2"/><net_sink comp="290" pin=1"/></net>

<net id="300"><net_src comp="290" pin="2"/><net_sink comp="296" pin=0"/></net>

<net id="301"><net_src comp="110" pin="2"/><net_sink comp="296" pin=1"/></net>

<net id="306"><net_src comp="296" pin="2"/><net_sink comp="302" pin=0"/></net>

<net id="307"><net_src comp="116" pin="2"/><net_sink comp="302" pin=1"/></net>

<net id="312"><net_src comp="302" pin="2"/><net_sink comp="308" pin=0"/></net>

<net id="313"><net_src comp="122" pin="2"/><net_sink comp="308" pin=1"/></net>

<net id="318"><net_src comp="308" pin="2"/><net_sink comp="314" pin=0"/></net>

<net id="319"><net_src comp="128" pin="2"/><net_sink comp="314" pin=1"/></net>

<net id="324"><net_src comp="314" pin="2"/><net_sink comp="320" pin=0"/></net>

<net id="325"><net_src comp="134" pin="2"/><net_sink comp="320" pin=1"/></net>

<net id="330"><net_src comp="320" pin="2"/><net_sink comp="326" pin=0"/></net>

<net id="331"><net_src comp="140" pin="2"/><net_sink comp="326" pin=1"/></net>

<net id="336"><net_src comp="326" pin="2"/><net_sink comp="332" pin=0"/></net>

<net id="337"><net_src comp="146" pin="2"/><net_sink comp="332" pin=1"/></net>

<net id="342"><net_src comp="332" pin="2"/><net_sink comp="338" pin=0"/></net>

<net id="343"><net_src comp="152" pin="2"/><net_sink comp="338" pin=1"/></net>

<net id="348"><net_src comp="338" pin="2"/><net_sink comp="344" pin=0"/></net>

<net id="349"><net_src comp="158" pin="2"/><net_sink comp="344" pin=1"/></net>

<net id="354"><net_src comp="344" pin="2"/><net_sink comp="350" pin=0"/></net>

<net id="355"><net_src comp="164" pin="2"/><net_sink comp="350" pin=1"/></net>

<net id="360"><net_src comp="350" pin="2"/><net_sink comp="356" pin=0"/></net>

<net id="361"><net_src comp="170" pin="2"/><net_sink comp="356" pin=1"/></net>

<net id="366"><net_src comp="356" pin="2"/><net_sink comp="362" pin=0"/></net>

<net id="367"><net_src comp="176" pin="2"/><net_sink comp="362" pin=1"/></net>

<net id="372"><net_src comp="362" pin="2"/><net_sink comp="368" pin=0"/></net>

<net id="373"><net_src comp="182" pin="2"/><net_sink comp="368" pin=1"/></net>

<net id="378"><net_src comp="368" pin="2"/><net_sink comp="374" pin=0"/></net>

<net id="379"><net_src comp="188" pin="2"/><net_sink comp="374" pin=1"/></net>

<net id="384"><net_src comp="374" pin="2"/><net_sink comp="380" pin=0"/></net>

<net id="385"><net_src comp="194" pin="2"/><net_sink comp="380" pin=1"/></net>

<net id="390"><net_src comp="380" pin="2"/><net_sink comp="386" pin=0"/></net>

<net id="391"><net_src comp="200" pin="2"/><net_sink comp="386" pin=1"/></net>

<net id="396"><net_src comp="386" pin="2"/><net_sink comp="392" pin=0"/></net>

<net id="397"><net_src comp="206" pin="2"/><net_sink comp="392" pin=1"/></net>

<net id="402"><net_src comp="392" pin="2"/><net_sink comp="398" pin=0"/></net>

<net id="403"><net_src comp="212" pin="2"/><net_sink comp="398" pin=1"/></net>

<net id="408"><net_src comp="398" pin="2"/><net_sink comp="404" pin=0"/></net>

<net id="409"><net_src comp="218" pin="2"/><net_sink comp="404" pin=1"/></net>

<net id="414"><net_src comp="404" pin="2"/><net_sink comp="410" pin=0"/></net>

<net id="415"><net_src comp="224" pin="2"/><net_sink comp="410" pin=1"/></net>

<net id="420"><net_src comp="410" pin="2"/><net_sink comp="416" pin=0"/></net>

<net id="421"><net_src comp="230" pin="2"/><net_sink comp="416" pin=1"/></net>

<net id="426"><net_src comp="416" pin="2"/><net_sink comp="422" pin=0"/></net>

<net id="427"><net_src comp="236" pin="2"/><net_sink comp="422" pin=1"/></net>

<net id="432"><net_src comp="422" pin="2"/><net_sink comp="428" pin=0"/></net>

<net id="433"><net_src comp="242" pin="2"/><net_sink comp="428" pin=1"/></net>

<net id="438"><net_src comp="428" pin="2"/><net_sink comp="434" pin=0"/></net>

<net id="439"><net_src comp="248" pin="2"/><net_sink comp="434" pin=1"/></net>

<net id="444"><net_src comp="434" pin="2"/><net_sink comp="440" pin=0"/></net>

<net id="445"><net_src comp="254" pin="2"/><net_sink comp="440" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
 - Input state : 
	Port: Block_VITIS_LOOP_57_3_proc : B | {1 }
  - Chain level:
	State 1
		mrv : 1
		mrv_1 : 2
		mrv_2 : 3
		mrv_3 : 4
		mrv_4 : 5
		mrv_5 : 6
		mrv_6 : 7
		mrv_7 : 8
		mrv_8 : 9
		mrv_9 : 10
		mrv_s : 11
		mrv_10 : 12
		mrv_11 : 13
		mrv_12 : 14
		mrv_13 : 15
		mrv_14 : 16
		mrv_15 : 17
		mrv_16 : 18
		mrv_17 : 19
		mrv_18 : 20
		mrv_19 : 21
		mrv_20 : 22
		mrv_21 : 23
		mrv_22 : 24
		mrv_23 : 25
		mrv_24 : 26
		mrv_25 : 27
		mrv_26 : 28
		mrv_27 : 29
		mrv_28 : 30
		mrv_29 : 31
		ret_ln0 : 32


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------|---------|---------|
| Operation|   Functional Unit  |    FF   |   LUT   |
|----------|--------------------|---------|---------|
|          |    p_out_0_fu_74   |    0    |    71   |
|          |   p_out16_0_fu_80  |    0    |    71   |
|          |   p_out2_0_fu_86   |    0    |    71   |
|          |   p_out3_0_fu_92   |    0    |    71   |
|          |   p_out4_0_fu_98   |    0    |    71   |
|          |   p_out5_0_fu_104  |    0    |    71   |
|          |   p_out6_0_fu_110  |    0    |    71   |
|          |   p_out7_0_fu_116  |    0    |    71   |
|          |   p_out8_0_fu_122  |    0    |    71   |
|          |   p_out9_0_fu_128  |    0    |    71   |
|          |  p_out10_0_fu_134  |    0    |    71   |
|          |  p_out11_0_fu_140  |    0    |    71   |
|          |  p_out12_0_fu_146  |    0    |    71   |
|          |  p_out13_0_fu_152  |    0    |    71   |
|          |  p_out14_0_fu_158  |    0    |    71   |
|    add   | p_out1550_0_fu_164 |    0    |    71   |
|          | p_out1655_0_fu_170 |    0    |    71   |
|          |  p_out17_0_fu_176  |    0    |    71   |
|          |  p_out18_0_fu_182  |    0    |    71   |
|          |  p_out19_0_fu_188  |    0    |    71   |
|          |  p_out20_0_fu_194  |    0    |    71   |
|          |  p_out21_0_fu_200  |    0    |    71   |
|          |  p_out22_0_fu_206  |    0    |    71   |
|          |  p_out23_0_fu_212  |    0    |    71   |
|          |  p_out24_0_fu_218  |    0    |    71   |
|          |  p_out25_0_fu_224  |    0    |    71   |
|          |  p_out26_0_fu_230  |    0    |    71   |
|          |  p_out27_0_fu_236  |    0    |    71   |
|          |  p_out28_0_fu_242  |    0    |    71   |
|          | p_out2996_0_fu_248 |    0    |    71   |
|          |  p_out30_0_fu_254  |    0    |    71   |
|----------|--------------------|---------|---------|
|   read   |  B_read_read_fu_68 |    0    |    0    |
|----------|--------------------|---------|---------|
|          |     mrv_fu_260     |    0    |    0    |
|          |    mrv_1_fu_266    |    0    |    0    |
|          |    mrv_2_fu_272    |    0    |    0    |
|          |    mrv_3_fu_278    |    0    |    0    |
|          |    mrv_4_fu_284    |    0    |    0    |
|          |    mrv_5_fu_290    |    0    |    0    |
|          |    mrv_6_fu_296    |    0    |    0    |
|          |    mrv_7_fu_302    |    0    |    0    |
|          |    mrv_8_fu_308    |    0    |    0    |
|          |    mrv_9_fu_314    |    0    |    0    |
|          |    mrv_s_fu_320    |    0    |    0    |
|          |    mrv_10_fu_326   |    0    |    0    |
|          |    mrv_11_fu_332   |    0    |    0    |
|          |    mrv_12_fu_338   |    0    |    0    |
|          |    mrv_13_fu_344   |    0    |    0    |
|insertvalue|    mrv_14_fu_350   |    0    |    0    |
|          |    mrv_15_fu_356   |    0    |    0    |
|          |    mrv_16_fu_362   |    0    |    0    |
|          |    mrv_17_fu_368   |    0    |    0    |
|          |    mrv_18_fu_374   |    0    |    0    |
|          |    mrv_19_fu_380   |    0    |    0    |
|          |    mrv_20_fu_386   |    0    |    0    |
|          |    mrv_21_fu_392   |    0    |    0    |
|          |    mrv_22_fu_398   |    0    |    0    |
|          |    mrv_23_fu_404   |    0    |    0    |
|          |    mrv_24_fu_410   |    0    |    0    |
|          |    mrv_25_fu_416   |    0    |    0    |
|          |    mrv_26_fu_422   |    0    |    0    |
|          |    mrv_27_fu_428   |    0    |    0    |
|          |    mrv_28_fu_434   |    0    |    0    |
|          |    mrv_29_fu_440   |    0    |    0    |
|----------|--------------------|---------|---------|
|   Total  |                    |    0    |   2201  |
|----------|--------------------|---------|---------|

Memories:
N/A

* Register list:
N/A

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |  2201  |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |    -   |    -   |
+-----------+--------+--------+
|   Total   |    0   |  2201  |
+-----------+--------+--------+
