#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Fri May  6 14:32:14 2022
# Process ID: 18996
# Current directory: C:/Users/Fatih/verilog/corg_pr1
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent2756 C:\Users\Fatih\verilog\corg_pr1\corg_pr1.xpr
# Log file: C:/Users/Fatih/verilog/corg_pr1/vivado.log
# Journal file: C:/Users/Fatih/verilog/corg_pr1\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/Fatih/verilog/corg_pr1/corg_pr1.xpr
aunch_simulation
source reg_module_test.tcl
close_sim
launch_simulation
source reg_module_test.tcl
close_sim
launch_simulation
source reg_module_test.tcl
close_sim
launch_simulation
source reg_module_test.tcl
file mkdir C:/Users/Fatih/verilog/corg_pr1/corg_pr1.srcs/sim_1/new
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open C:/Users/Fatih/verilog/corg_pr1/corg_pr1.srcs/sim_1/new/reg_ir_test.v w ]
add_files -fileset sim_1 C:/Users/Fatih/verilog/corg_pr1/corg_pr1.srcs/sim_1/new/reg_ir_test.v
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top reg_ir_test [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode DisplayOnly [current_project]
launch_simulation
source reg_ir_test.tcl
close_sim
launch_simulation
source reg_ir_test.tcl
close_sim
launch_simulation
source reg_ir_test.tcl
close_sim
launch_simulation
source reg_ir_test.tcl
close_sim
launch_simulation
source reg_ir_test.tcl
