module forward_dataflow_in_loop_VITIS_LOOP_16245_1_Loop_VITIS_LOOP_15767_1_proc194_Pipeline_VIT (ap_clk,ap_rst,ap_start,ap_done,ap_idle,ap_ready,mul_i64_i_i,v12751_7_i_address0,v12751_7_i_ce0,v12751_7_i_q0,v12751_5_i_address0,v12751_5_i_ce0,v12751_5_i_q0,v12751_3_i_address0,v12751_3_i_ce0,v12751_3_i_q0,v12751_1_i_address0,v12751_1_i_ce0,v12751_1_i_q0,v12751_6_i_address0,v12751_6_i_ce0,v12751_6_i_q0,v12751_4_i_address0,v12751_4_i_ce0,v12751_4_i_q0,v12751_2_i_address0,v12751_2_i_ce0,v12751_2_i_q0,v12751_i_address0,v12751_i_ce0,v12751_i_q0,v12753_i_address0,v12753_i_ce0,v12753_i_we0,v12753_i_d0,v12753_i_address1,v12753_i_ce1,v12753_i_q1,v12753_1_i_address0,v12753_1_i_ce0,v12753_1_i_we0,v12753_1_i_d0,v12753_1_i_address1,v12753_1_i_ce1,v12753_1_i_q1,v12753_2_i_address0,v12753_2_i_ce0,v12753_2_i_we0,v12753_2_i_d0,v12753_2_i_address1,v12753_2_i_ce1,v12753_2_i_q1,v12753_3_i_address0,v12753_3_i_ce0,v12753_3_i_we0,v12753_3_i_d0,v12753_3_i_address1,v12753_3_i_ce1,v12753_3_i_q1,v12753_4_i_address0,v12753_4_i_ce0,v12753_4_i_we0,v12753_4_i_d0,v12753_4_i_address1,v12753_4_i_ce1,v12753_4_i_q1,v12753_5_i_address0,v12753_5_i_ce0,v12753_5_i_we0,v12753_5_i_d0,v12753_5_i_address1,v12753_5_i_ce1,v12753_5_i_q1,v12753_6_i_address0,v12753_6_i_ce0,v12753_6_i_we0,v12753_6_i_d0,v12753_6_i_address1,v12753_6_i_ce1,v12753_6_i_q1,v12753_7_i_address0,v12753_7_i_ce0,v12753_7_i_we0,v12753_7_i_d0,v12753_7_i_address1,v12753_7_i_ce1,v12753_7_i_q1,v12753_8_i_address0,v12753_8_i_ce0,v12753_8_i_we0,v12753_8_i_d0,v12753_8_i_address1,v12753_8_i_ce1,v12753_8_i_q1,v12753_9_i_address0,v12753_9_i_ce0,v12753_9_i_we0,v12753_9_i_d0,v12753_9_i_address1,v12753_9_i_ce1,v12753_9_i_q1,v12753_10_i_address0,v12753_10_i_ce0,v12753_10_i_we0,v12753_10_i_d0,v12753_10_i_address1,v12753_10_i_ce1,v12753_10_i_q1,v12753_11_i_address0,v12753_11_i_ce0,v12753_11_i_we0,v12753_11_i_d0,v12753_11_i_address1,v12753_11_i_ce1,v12753_11_i_q1,v12753_12_i_address0,v12753_12_i_ce0,v12753_12_i_we0,v12753_12_i_d0,v12753_12_i_address1,v12753_12_i_ce1,v12753_12_i_q1,v12753_13_i_address0,v12753_13_i_ce0,v12753_13_i_we0,v12753_13_i_d0,v12753_13_i_address1,v12753_13_i_ce1,v12753_13_i_q1,v12753_14_i_address0,v12753_14_i_ce0,v12753_14_i_we0,v12753_14_i_d0,v12753_14_i_address1,v12753_14_i_ce1,v12753_14_i_q1,v12753_15_i_address0,v12753_15_i_ce0,v12753_15_i_we0,v12753_15_i_d0,v12753_15_i_address1,v12753_15_i_ce1,v12753_15_i_q1,v12752_7_i_address0,v12752_7_i_ce0,v12752_7_i_q0,v12750_15_i_address0,v12750_15_i_ce0,v12750_15_i_q0,v12752_6_i_address0,v12752_6_i_ce0,v12752_6_i_q0,v12750_14_i_address0,v12750_14_i_ce0,v12750_14_i_q0,v12752_5_i_address0,v12752_5_i_ce0,v12752_5_i_q0,v12750_13_i_address0,v12750_13_i_ce0,v12750_13_i_q0,v12752_4_i_address0,v12752_4_i_ce0,v12752_4_i_q0,v12750_12_i_address0,v12750_12_i_ce0,v12750_12_i_q0,v12750_11_i_address0,v12750_11_i_ce0,v12750_11_i_q0,v12750_10_i_address0,v12750_10_i_ce0,v12750_10_i_q0,v12750_9_i_address0,v12750_9_i_ce0,v12750_9_i_q0,v12750_8_i_address0,v12750_8_i_ce0,v12750_8_i_q0,v12750_7_i_address0,v12750_7_i_ce0,v12750_7_i_q0,v12750_6_i_address0,v12750_6_i_ce0,v12750_6_i_q0,v12750_5_i_address0,v12750_5_i_ce0,v12750_5_i_q0,v12750_4_i_address0,v12750_4_i_ce0,v12750_4_i_q0,v12750_3_i_address0,v12750_3_i_ce0,v12750_3_i_q0,v12750_2_i_address0,v12750_2_i_ce0,v12750_2_i_q0,v12750_1_i_address0,v12750_1_i_ce0,v12750_1_i_q0,v12750_i_address0,v12750_i_ce0,v12750_i_q0,v12752_3_i_address0,v12752_3_i_ce0,v12752_3_i_q0,v12752_2_i_address0,v12752_2_i_ce0,v12752_2_i_q0,v12752_1_i_address0,v12752_1_i_ce0,v12752_1_i_q0,v12752_i_address0,v12752_i_ce0,v12752_i_q0); 
parameter    ap_ST_fsm_pp0_stage0 = 1'd1;
input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [7:0] mul_i64_i_i;
output  [6:0] v12751_7_i_address0;
output   v12751_7_i_ce0;
input  [7:0] v12751_7_i_q0;
output  [6:0] v12751_5_i_address0;
output   v12751_5_i_ce0;
input  [7:0] v12751_5_i_q0;
output  [6:0] v12751_3_i_address0;
output   v12751_3_i_ce0;
input  [7:0] v12751_3_i_q0;
output  [6:0] v12751_1_i_address0;
output   v12751_1_i_ce0;
input  [7:0] v12751_1_i_q0;
output  [6:0] v12751_6_i_address0;
output   v12751_6_i_ce0;
input  [7:0] v12751_6_i_q0;
output  [6:0] v12751_4_i_address0;
output   v12751_4_i_ce0;
input  [7:0] v12751_4_i_q0;
output  [6:0] v12751_2_i_address0;
output   v12751_2_i_ce0;
input  [7:0] v12751_2_i_q0;
output  [6:0] v12751_i_address0;
output   v12751_i_ce0;
input  [7:0] v12751_i_q0;
output  [8:0] v12753_i_address0;
output   v12753_i_ce0;
output   v12753_i_we0;
output  [7:0] v12753_i_d0;
output  [8:0] v12753_i_address1;
output   v12753_i_ce1;
input  [7:0] v12753_i_q1;
output  [8:0] v12753_1_i_address0;
output   v12753_1_i_ce0;
output   v12753_1_i_we0;
output  [7:0] v12753_1_i_d0;
output  [8:0] v12753_1_i_address1;
output   v12753_1_i_ce1;
input  [7:0] v12753_1_i_q1;
output  [8:0] v12753_2_i_address0;
output   v12753_2_i_ce0;
output   v12753_2_i_we0;
output  [7:0] v12753_2_i_d0;
output  [8:0] v12753_2_i_address1;
output   v12753_2_i_ce1;
input  [7:0] v12753_2_i_q1;
output  [8:0] v12753_3_i_address0;
output   v12753_3_i_ce0;
output   v12753_3_i_we0;
output  [7:0] v12753_3_i_d0;
output  [8:0] v12753_3_i_address1;
output   v12753_3_i_ce1;
input  [7:0] v12753_3_i_q1;
output  [8:0] v12753_4_i_address0;
output   v12753_4_i_ce0;
output   v12753_4_i_we0;
output  [7:0] v12753_4_i_d0;
output  [8:0] v12753_4_i_address1;
output   v12753_4_i_ce1;
input  [7:0] v12753_4_i_q1;
output  [8:0] v12753_5_i_address0;
output   v12753_5_i_ce0;
output   v12753_5_i_we0;
output  [7:0] v12753_5_i_d0;
output  [8:0] v12753_5_i_address1;
output   v12753_5_i_ce1;
input  [7:0] v12753_5_i_q1;
output  [8:0] v12753_6_i_address0;
output   v12753_6_i_ce0;
output   v12753_6_i_we0;
output  [7:0] v12753_6_i_d0;
output  [8:0] v12753_6_i_address1;
output   v12753_6_i_ce1;
input  [7:0] v12753_6_i_q1;
output  [8:0] v12753_7_i_address0;
output   v12753_7_i_ce0;
output   v12753_7_i_we0;
output  [7:0] v12753_7_i_d0;
output  [8:0] v12753_7_i_address1;
output   v12753_7_i_ce1;
input  [7:0] v12753_7_i_q1;
output  [8:0] v12753_8_i_address0;
output   v12753_8_i_ce0;
output   v12753_8_i_we0;
output  [7:0] v12753_8_i_d0;
output  [8:0] v12753_8_i_address1;
output   v12753_8_i_ce1;
input  [7:0] v12753_8_i_q1;
output  [8:0] v12753_9_i_address0;
output   v12753_9_i_ce0;
output   v12753_9_i_we0;
output  [7:0] v12753_9_i_d0;
output  [8:0] v12753_9_i_address1;
output   v12753_9_i_ce1;
input  [7:0] v12753_9_i_q1;
output  [8:0] v12753_10_i_address0;
output   v12753_10_i_ce0;
output   v12753_10_i_we0;
output  [7:0] v12753_10_i_d0;
output  [8:0] v12753_10_i_address1;
output   v12753_10_i_ce1;
input  [7:0] v12753_10_i_q1;
output  [8:0] v12753_11_i_address0;
output   v12753_11_i_ce0;
output   v12753_11_i_we0;
output  [7:0] v12753_11_i_d0;
output  [8:0] v12753_11_i_address1;
output   v12753_11_i_ce1;
input  [7:0] v12753_11_i_q1;
output  [8:0] v12753_12_i_address0;
output   v12753_12_i_ce0;
output   v12753_12_i_we0;
output  [7:0] v12753_12_i_d0;
output  [8:0] v12753_12_i_address1;
output   v12753_12_i_ce1;
input  [7:0] v12753_12_i_q1;
output  [8:0] v12753_13_i_address0;
output   v12753_13_i_ce0;
output   v12753_13_i_we0;
output  [7:0] v12753_13_i_d0;
output  [8:0] v12753_13_i_address1;
output   v12753_13_i_ce1;
input  [7:0] v12753_13_i_q1;
output  [8:0] v12753_14_i_address0;
output   v12753_14_i_ce0;
output   v12753_14_i_we0;
output  [7:0] v12753_14_i_d0;
output  [8:0] v12753_14_i_address1;
output   v12753_14_i_ce1;
input  [7:0] v12753_14_i_q1;
output  [8:0] v12753_15_i_address0;
output   v12753_15_i_ce0;
output   v12753_15_i_we0;
output  [7:0] v12753_15_i_d0;
output  [8:0] v12753_15_i_address1;
output   v12753_15_i_ce1;
input  [7:0] v12753_15_i_q1;
output  [9:0] v12752_7_i_address0;
output   v12752_7_i_ce0;
input  [7:0] v12752_7_i_q0;
output  [8:0] v12750_15_i_address0;
output   v12750_15_i_ce0;
input  [7:0] v12750_15_i_q0;
output  [9:0] v12752_6_i_address0;
output   v12752_6_i_ce0;
input  [7:0] v12752_6_i_q0;
output  [8:0] v12750_14_i_address0;
output   v12750_14_i_ce0;
input  [7:0] v12750_14_i_q0;
output  [9:0] v12752_5_i_address0;
output   v12752_5_i_ce0;
input  [7:0] v12752_5_i_q0;
output  [8:0] v12750_13_i_address0;
output   v12750_13_i_ce0;
input  [7:0] v12750_13_i_q0;
output  [9:0] v12752_4_i_address0;
output   v12752_4_i_ce0;
input  [7:0] v12752_4_i_q0;
output  [8:0] v12750_12_i_address0;
output   v12750_12_i_ce0;
input  [7:0] v12750_12_i_q0;
output  [8:0] v12750_11_i_address0;
output   v12750_11_i_ce0;
input  [7:0] v12750_11_i_q0;
output  [8:0] v12750_10_i_address0;
output   v12750_10_i_ce0;
input  [7:0] v12750_10_i_q0;
output  [8:0] v12750_9_i_address0;
output   v12750_9_i_ce0;
input  [7:0] v12750_9_i_q0;
output  [8:0] v12750_8_i_address0;
output   v12750_8_i_ce0;
input  [7:0] v12750_8_i_q0;
output  [8:0] v12750_7_i_address0;
output   v12750_7_i_ce0;
input  [7:0] v12750_7_i_q0;
output  [8:0] v12750_6_i_address0;
output   v12750_6_i_ce0;
input  [7:0] v12750_6_i_q0;
output  [8:0] v12750_5_i_address0;
output   v12750_5_i_ce0;
input  [7:0] v12750_5_i_q0;
output  [8:0] v12750_4_i_address0;
output   v12750_4_i_ce0;
input  [7:0] v12750_4_i_q0;
output  [8:0] v12750_3_i_address0;
output   v12750_3_i_ce0;
input  [7:0] v12750_3_i_q0;
output  [8:0] v12750_2_i_address0;
output   v12750_2_i_ce0;
input  [7:0] v12750_2_i_q0;
output  [8:0] v12750_1_i_address0;
output   v12750_1_i_ce0;
input  [7:0] v12750_1_i_q0;
output  [8:0] v12750_i_address0;
output   v12750_i_ce0;
input  [7:0] v12750_i_q0;
output  [9:0] v12752_3_i_address0;
output   v12752_3_i_ce0;
input  [7:0] v12752_3_i_q0;
output  [9:0] v12752_2_i_address0;
output   v12752_2_i_ce0;
input  [7:0] v12752_2_i_q0;
output  [9:0] v12752_1_i_address0;
output   v12752_1_i_ce0;
input  [7:0] v12752_1_i_q0;
output  [9:0] v12752_i_address0;
output   v12752_i_ce0;
input  [7:0] v12752_i_q0;
reg ap_idle;
(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_enable_reg_pp0_iter3;
reg    ap_enable_reg_pp0_iter4;
reg    ap_enable_reg_pp0_iter5;
reg    ap_enable_reg_pp0_iter6;
reg    ap_enable_reg_pp0_iter7;
reg    ap_idle_pp0;
wire    ap_block_pp0_stage0_subdone;
wire   [0:0] icmp_ln15767_fu_1020_p2;
reg    ap_condition_exit_pp0_iter0_stage0;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
reg   [0:0] icmp_ln15769294_reg_914;
reg   [0:0] icmp_ln15770293_reg_925;
reg   [0:0] icmp_ln15771292_reg_936;
wire    ap_block_pp0_stage0_11001;
wire   [0:0] xor_ln15767_fu_988_p2;
reg   [0:0] xor_ln15767_reg_2260;
wire   [0:0] icmp_ln15769_fu_1014_p2;
reg   [0:0] icmp_ln15769_reg_2266;
reg   [0:0] icmp_ln15767_reg_2271;
reg   [0:0] icmp_ln15767_reg_2271_pp0_iter1_reg;
wire   [4:0] lshr_ln_fu_1163_p4;
reg   [4:0] lshr_ln_reg_2275;
wire   [0:0] cmp33_i_i_i_fu_1191_p2;
reg   [0:0] cmp33_i_i_i_reg_2280;
reg   [0:0] cmp33_i_i_i_reg_2280_pp0_iter2_reg;
reg   [0:0] cmp33_i_i_i_reg_2280_pp0_iter3_reg;
reg   [0:0] cmp33_i_i_i_reg_2280_pp0_iter4_reg;
reg   [0:0] cmp33_i_i_i_reg_2280_pp0_iter5_reg;
wire   [0:0] cmp472_i_i_i_fu_1220_p2;
reg   [0:0] cmp472_i_i_i_reg_2300;
reg   [0:0] cmp472_i_i_i_reg_2300_pp0_iter2_reg;
reg   [0:0] cmp472_i_i_i_reg_2300_pp0_iter3_reg;
reg   [0:0] cmp472_i_i_i_reg_2300_pp0_iter4_reg;
reg   [0:0] cmp472_i_i_i_reg_2300_pp0_iter5_reg;
reg   [2:0] lshr_ln43_reg_2320;
reg   [2:0] lshr_ln43_reg_2320_pp0_iter2_reg;
reg   [2:0] lshr_ln43_reg_2320_pp0_iter3_reg;
wire   [2:0] lshr_ln44_fu_1236_p4;
reg   [2:0] lshr_ln44_reg_2327;
reg   [2:0] lshr_ln44_reg_2327_pp0_iter2_reg;
reg   [2:0] lshr_ln44_reg_2327_pp0_iter3_reg;
wire   [7:0] add_ln15773_fu_1250_p2;
reg   [7:0] add_ln15773_reg_2332;
wire   [6:0] trunc_ln15773_fu_1256_p1;
reg   [6:0] trunc_ln15773_reg_2337;
reg   [2:0] lshr_ln45_reg_2342;
reg   [2:0] lshr_ln45_reg_2342_pp0_iter2_reg;
reg   [2:0] lshr_ln45_reg_2342_pp0_iter3_reg;
reg   [2:0] lshr_ln45_reg_2342_pp0_iter4_reg;
wire   [0:0] icmp_ln15771_fu_1290_p2;
reg   [0:0] icmp_ln15771_reg_2348;
wire   [0:0] icmp_ln15770_fu_1296_p2;
reg   [0:0] icmp_ln15770_reg_2353;
wire   [63:0] p_cast_fu_1343_p1;
reg   [63:0] p_cast_reg_2358;
wire   [63:0] zext_ln15773_3_fu_1376_p1;
reg   [63:0] zext_ln15773_3_reg_2386;
reg  signed [7:0] v12397_reg_2518;
reg  signed [7:0] v12433_reg_2526;
reg  signed [7:0] v12466_reg_2534;
reg  signed [7:0] v12499_reg_2542;
wire   [5:0] add_ln15902_fu_1403_p2;
reg   [5:0] add_ln15902_reg_2550;
reg  signed [7:0] v12396_reg_2556;
reg  signed [7:0] v12406_reg_2564;
reg  signed [7:0] v12415_reg_2572;
reg  signed [7:0] v12424_reg_2580;
reg   [8:0] v12753_i_addr_reg_2588;
reg   [8:0] v12753_i_addr_reg_2588_pp0_iter6_reg;
reg   [8:0] v12753_1_i_addr_reg_2594;
reg   [8:0] v12753_1_i_addr_reg_2594_pp0_iter6_reg;
reg   [8:0] v12753_2_i_addr_reg_2600;
reg   [8:0] v12753_2_i_addr_reg_2600_pp0_iter6_reg;
reg   [8:0] v12753_3_i_addr_reg_2606;
reg   [8:0] v12753_3_i_addr_reg_2606_pp0_iter6_reg;
reg   [8:0] v12753_4_i_addr_reg_2612;
reg   [8:0] v12753_4_i_addr_reg_2612_pp0_iter6_reg;
reg   [8:0] v12753_5_i_addr_reg_2618;
reg   [8:0] v12753_5_i_addr_reg_2618_pp0_iter6_reg;
reg   [8:0] v12753_6_i_addr_reg_2624;
reg   [8:0] v12753_6_i_addr_reg_2624_pp0_iter6_reg;
reg   [8:0] v12753_7_i_addr_reg_2630;
reg   [8:0] v12753_7_i_addr_reg_2630_pp0_iter6_reg;
reg   [8:0] v12753_8_i_addr_reg_2636;
reg   [8:0] v12753_8_i_addr_reg_2636_pp0_iter6_reg;
reg   [8:0] v12753_9_i_addr_reg_2642;
reg   [8:0] v12753_9_i_addr_reg_2642_pp0_iter6_reg;
reg   [8:0] v12753_10_i_addr_reg_2648;
reg   [8:0] v12753_10_i_addr_reg_2648_pp0_iter6_reg;
reg   [8:0] v12753_11_i_addr_reg_2654;
reg   [8:0] v12753_11_i_addr_reg_2654_pp0_iter6_reg;
reg   [8:0] v12753_12_i_addr_reg_2660;
reg   [8:0] v12753_12_i_addr_reg_2660_pp0_iter6_reg;
reg   [8:0] v12753_13_i_addr_reg_2666;
reg   [8:0] v12753_13_i_addr_reg_2666_pp0_iter6_reg;
reg   [8:0] v12753_14_i_addr_reg_2672;
reg   [8:0] v12753_14_i_addr_reg_2672_pp0_iter6_reg;
reg   [8:0] v12753_15_i_addr_reg_2678;
reg   [8:0] v12753_15_i_addr_reg_2678_pp0_iter6_reg;
wire   [7:0] mul_ln15778_fu_1470_p2;
wire   [7:0] mul_ln15787_fu_1474_p2;
wire   [7:0] mul_ln15796_fu_1478_p2;
wire   [7:0] mul_ln15805_fu_1482_p2;
wire   [7:0] mul_ln15814_fu_1486_p2;
wire   [7:0] mul_ln15822_fu_1490_p2;
wire   [7:0] mul_ln15830_fu_1494_p2;
wire   [7:0] mul_ln15838_fu_1498_p2;
wire   [7:0] mul_ln15847_fu_1502_p2;
wire   [7:0] mul_ln15855_fu_1506_p2;
wire   [7:0] mul_ln15863_fu_1510_p2;
wire   [7:0] mul_ln15871_fu_1514_p2;
wire   [7:0] mul_ln15880_fu_1518_p2;
wire   [7:0] mul_ln15888_fu_1522_p2;
wire   [7:0] mul_ln15896_fu_1526_p2;
wire   [7:0] mul_ln15904_fu_1530_p2;
wire   [7:0] select_ln15921_fu_1665_p3;
reg   [7:0] select_ln15921_reg_2844;
wire   [7:0] select_ln15932_fu_1691_p3;
reg   [7:0] select_ln15932_reg_2849;
wire   [7:0] select_ln15943_fu_1717_p3;
reg   [7:0] select_ln15943_reg_2854;
wire   [7:0] select_ln15954_fu_1743_p3;
reg   [7:0] select_ln15954_reg_2859;
wire   [7:0] select_ln15965_fu_1769_p3;
reg   [7:0] select_ln15965_reg_2864;
wire   [7:0] select_ln15975_fu_1795_p3;
reg   [7:0] select_ln15975_reg_2869;
wire   [7:0] select_ln15985_fu_1821_p3;
reg   [7:0] select_ln15985_reg_2874;
wire   [7:0] select_ln15995_fu_1847_p3;
reg   [7:0] select_ln15995_reg_2879;
wire   [7:0] select_ln16006_fu_1873_p3;
reg   [7:0] select_ln16006_reg_2884;
wire   [7:0] select_ln16016_fu_1899_p3;
reg   [7:0] select_ln16016_reg_2889;
wire   [7:0] select_ln16026_fu_1925_p3;
reg   [7:0] select_ln16026_reg_2894;
wire   [7:0] select_ln16036_fu_1951_p3;
reg   [7:0] select_ln16036_reg_2899;
wire   [7:0] select_ln16047_fu_1977_p3;
reg   [7:0] select_ln16047_reg_2904;
wire   [7:0] select_ln16057_fu_2003_p3;
reg   [7:0] select_ln16057_reg_2909;
wire   [7:0] select_ln16067_fu_2029_p3;
reg   [7:0] select_ln16067_reg_2914;
wire   [7:0] select_ln16077_fu_2055_p3;
reg   [7:0] select_ln16077_reg_2919;
reg   [0:0] ap_phi_mux_icmp_ln15769294_phi_fu_917_p4;
wire    ap_loop_init;
wire    ap_block_pp0_stage0;
reg   [0:0] ap_phi_mux_icmp_ln15770293_phi_fu_929_p4;
reg   [0:0] ap_phi_mux_icmp_ln15771292_phi_fu_940_p4;
wire   [63:0] zext_ln15902_6_fu_1434_p1;
reg   [12:0] indvar_flatten35285_fu_192;
wire   [12:0] add_ln15767_1_fu_1008_p2;
reg   [12:0] ap_sig_allocacmp_indvar_flatten35285_load;
reg   [5:0] v12392286_fu_196;
wire   [5:0] v12392_fu_1075_p3;
reg   [9:0] indvar_flatten12287_fu_200;
wire   [9:0] select_ln15769_1_fu_1000_p3;
reg   [9:0] ap_sig_allocacmp_indvar_flatten12287_load;
reg   [5:0] v12393288_fu_204;
wire   [5:0] v12393_fu_1121_p3;
reg   [5:0] indvar_flatten289_fu_208;
wire   [5:0] select_ln15770_1_fu_1282_p3;
reg   [3:0] v12394290_fu_212;
wire   [3:0] v12394_fu_1155_p3;
reg   [3:0] v12395291_fu_216;
wire   [3:0] v12395_fu_1270_p2;
reg    v12751_6_i_ce0_local;
reg    v12751_4_i_ce0_local;
reg    v12751_2_i_ce0_local;
reg    v12751_i_ce0_local;
reg    v12752_3_i_ce0_local;
reg    v12752_2_i_ce0_local;
reg    v12752_1_i_ce0_local;
reg    v12752_i_ce0_local;
reg    v12751_7_i_ce0_local;
reg    v12751_5_i_ce0_local;
reg    v12751_3_i_ce0_local;
reg    v12751_1_i_ce0_local;
reg    v12752_7_i_ce0_local;
reg    v12752_6_i_ce0_local;
reg    v12752_5_i_ce0_local;
reg    v12752_4_i_ce0_local;
reg    v12750_15_i_ce0_local;
reg    v12753_15_i_ce1_local;
reg    v12753_15_i_we0_local;
reg    v12753_15_i_ce0_local;
reg    v12750_14_i_ce0_local;
reg    v12753_14_i_ce1_local;
reg    v12753_14_i_we0_local;
reg    v12753_14_i_ce0_local;
reg    v12750_13_i_ce0_local;
reg    v12753_13_i_ce1_local;
reg    v12753_13_i_we0_local;
reg    v12753_13_i_ce0_local;
reg    v12750_12_i_ce0_local;
reg    v12753_12_i_ce1_local;
reg    v12753_12_i_we0_local;
reg    v12753_12_i_ce0_local;
reg    v12750_11_i_ce0_local;
reg    v12753_11_i_ce1_local;
reg    v12753_11_i_we0_local;
reg    v12753_11_i_ce0_local;
reg    v12750_10_i_ce0_local;
reg    v12753_10_i_ce1_local;
reg    v12753_10_i_we0_local;
reg    v12753_10_i_ce0_local;
reg    v12750_9_i_ce0_local;
reg    v12753_9_i_ce1_local;
reg    v12753_9_i_we0_local;
reg    v12753_9_i_ce0_local;
reg    v12750_8_i_ce0_local;
reg    v12753_8_i_ce1_local;
reg    v12753_8_i_we0_local;
reg    v12753_8_i_ce0_local;
reg    v12750_7_i_ce0_local;
reg    v12753_7_i_ce1_local;
reg    v12753_7_i_we0_local;
reg    v12753_7_i_ce0_local;
reg    v12750_6_i_ce0_local;
reg    v12753_6_i_ce1_local;
reg    v12753_6_i_we0_local;
reg    v12753_6_i_ce0_local;
reg    v12750_5_i_ce0_local;
reg    v12753_5_i_ce1_local;
reg    v12753_5_i_we0_local;
reg    v12753_5_i_ce0_local;
reg    v12750_4_i_ce0_local;
reg    v12753_4_i_ce1_local;
reg    v12753_4_i_we0_local;
reg    v12753_4_i_ce0_local;
reg    v12750_3_i_ce0_local;
reg    v12753_3_i_ce1_local;
reg    v12753_3_i_we0_local;
reg    v12753_3_i_ce0_local;
reg    v12750_2_i_ce0_local;
reg    v12753_2_i_ce1_local;
reg    v12753_2_i_we0_local;
reg    v12753_2_i_ce0_local;
reg    v12750_1_i_ce0_local;
reg    v12753_1_i_ce1_local;
reg    v12753_1_i_we0_local;
reg    v12753_1_i_ce0_local;
reg    v12750_i_ce0_local;
reg    v12753_i_ce1_local;
reg    v12753_i_we0_local;
reg    v12753_i_ce0_local;
wire   [9:0] add_ln15769_1_fu_994_p2;
wire   [5:0] add_ln15767_fu_1051_p2;
wire   [5:0] select_ln15767_fu_1057_p3;
wire   [0:0] and_ln15767_1_fu_1070_p2;
wire   [0:0] empty_fu_1089_p2;
wire   [0:0] exitcond_flatten_not_fu_1103_p2;
wire   [0:0] and_ln15767_fu_1065_p2;
wire   [0:0] not_exitcond_flatten_mid234_fu_1109_p2;
wire   [5:0] add_ln15769_fu_1083_p2;
wire   [3:0] v12394_mid26_fu_1095_p3;
wire   [0:0] icmp_ln15771_mid211_fu_1115_p2;
wire   [0:0] empty_317_fu_1135_p2;
wire   [0:0] empty_318_fu_1141_p2;
wire   [3:0] add_ln15770_fu_1129_p2;
wire   [7:0] p_shl38_fu_1177_p3;
wire   [7:0] zext_ln15773_1_fu_1173_p1;
wire   [4:0] empty_319_fu_1197_p1;
wire   [5:0] v12392_cast9_cast_i_i_fu_1201_p1;
wire   [5:0] empty_320_fu_1205_p2;
wire  signed [7:0] p_cast38_i_i_fu_1211_p1;
wire   [7:0] empty_321_fu_1215_p2;
wire   [7:0] sub_ln15773_fu_1185_p2;
wire   [7:0] zext_ln15902_1_fu_1246_p1;
wire   [3:0] v12395_mid2_fu_1147_p3;
wire   [5:0] add_ln15770_1_fu_1276_p2;
wire   [6:0] tmp_fu_1330_p3;
wire   [6:0] zext_ln15773_fu_1327_p1;
wire   [6:0] empty_322_fu_1337_p2;
wire   [9:0] tmp_322_fu_1351_p3;
wire   [9:0] zext_ln15773_2_fu_1358_p1;
wire   [9:0] sub_ln15772_fu_1361_p2;
wire   [9:0] zext_ln15902_4_fu_1367_p1;
wire   [9:0] add_ln15773_1_fu_1370_p2;
wire   [5:0] p_shl37_fu_1387_p3;
wire   [5:0] zext_ln15902_fu_1384_p1;
wire   [5:0] sub_ln15902_fu_1394_p2;
wire   [5:0] zext_ln15902_2_fu_1400_p1;
wire   [8:0] p_shl36_fu_1412_p3;
wire   [8:0] zext_ln15902_3_fu_1409_p1;
wire   [8:0] sub_ln15902_1_fu_1419_p2;
wire   [8:0] zext_ln15902_5_fu_1425_p1;
wire   [8:0] add_ln15902_1_fu_1428_p2;
wire  signed [7:0] v12540_fu_1646_p0;
wire   [7:0] grp_fu_2062_p3;
wire   [7:0] v12400_fu_1534_p3;
(* use_dsp48 = "no" *) wire   [7:0] v12540_fu_1646_p2;
wire   [0:0] v12541_fu_1651_p2;
wire   [7:0] select_ln15921_1_fu_1657_p3;
wire  signed [7:0] v12550_fu_1672_p0;
wire   [7:0] grp_fu_2071_p3;
wire   [7:0] v12409_fu_1541_p3;
(* use_dsp48 = "no" *) wire   [7:0] v12550_fu_1672_p2;
wire   [0:0] v12551_fu_1677_p2;
wire   [7:0] select_ln15932_1_fu_1683_p3;
wire  signed [7:0] v12560_fu_1698_p0;
wire   [7:0] grp_fu_2080_p3;
wire   [7:0] v12418_fu_1548_p3;
(* use_dsp48 = "no" *) wire   [7:0] v12560_fu_1698_p2;
wire   [0:0] v12561_fu_1703_p2;
wire   [7:0] select_ln15943_1_fu_1709_p3;
wire  signed [7:0] v12570_fu_1724_p0;
wire   [7:0] grp_fu_2089_p3;
wire   [7:0] v12427_fu_1555_p3;
(* use_dsp48 = "no" *) wire   [7:0] v12570_fu_1724_p2;
wire   [0:0] v12571_fu_1729_p2;
wire   [7:0] select_ln15954_1_fu_1735_p3;
wire  signed [7:0] v12580_fu_1750_p0;
wire   [7:0] grp_fu_2098_p3;
wire   [7:0] v12436_fu_1562_p3;
(* use_dsp48 = "no" *) wire   [7:0] v12580_fu_1750_p2;
wire   [0:0] v12581_fu_1755_p2;
wire   [7:0] select_ln15965_1_fu_1761_p3;
wire  signed [7:0] v12589_fu_1776_p0;
wire   [7:0] grp_fu_2107_p3;
wire   [7:0] v12444_fu_1569_p3;
(* use_dsp48 = "no" *) wire   [7:0] v12589_fu_1776_p2;
wire   [0:0] v12590_fu_1781_p2;
wire   [7:0] select_ln15975_1_fu_1787_p3;
wire  signed [7:0] v12598_fu_1802_p0;
wire   [7:0] grp_fu_2116_p3;
wire   [7:0] v12452_fu_1576_p3;
(* use_dsp48 = "no" *) wire   [7:0] v12598_fu_1802_p2;
wire   [0:0] v12599_fu_1807_p2;
wire   [7:0] select_ln15985_1_fu_1813_p3;
wire  signed [7:0] v12607_fu_1828_p0;
wire   [7:0] grp_fu_2125_p3;
wire   [7:0] v12460_fu_1583_p3;
(* use_dsp48 = "no" *) wire   [7:0] v12607_fu_1828_p2;
wire   [0:0] v12608_fu_1833_p2;
wire   [7:0] select_ln15995_1_fu_1839_p3;
wire  signed [7:0] v12617_fu_1854_p0;
wire   [7:0] grp_fu_2134_p3;
wire   [7:0] v12469_fu_1590_p3;
(* use_dsp48 = "no" *) wire   [7:0] v12617_fu_1854_p2;
wire   [0:0] v12618_fu_1859_p2;
wire   [7:0] select_ln16006_1_fu_1865_p3;
wire  signed [7:0] v12626_fu_1880_p0;
wire   [7:0] grp_fu_2143_p3;
wire   [7:0] v12477_fu_1597_p3;
(* use_dsp48 = "no" *) wire   [7:0] v12626_fu_1880_p2;
wire   [0:0] v12627_fu_1885_p2;
wire   [7:0] select_ln16016_1_fu_1891_p3;
wire  signed [7:0] v12635_fu_1906_p0;
wire   [7:0] grp_fu_2152_p3;
wire   [7:0] v12485_fu_1604_p3;
(* use_dsp48 = "no" *) wire   [7:0] v12635_fu_1906_p2;
wire   [0:0] v12636_fu_1911_p2;
wire   [7:0] select_ln16026_1_fu_1917_p3;
wire  signed [7:0] v12644_fu_1932_p0;
wire   [7:0] grp_fu_2161_p3;
wire   [7:0] v12493_fu_1611_p3;
(* use_dsp48 = "no" *) wire   [7:0] v12644_fu_1932_p2;
wire   [0:0] v12645_fu_1937_p2;
wire   [7:0] select_ln16036_1_fu_1943_p3;
wire  signed [7:0] v12654_fu_1958_p0;
wire   [7:0] grp_fu_2170_p3;
wire   [7:0] v12502_fu_1618_p3;
(* use_dsp48 = "no" *) wire   [7:0] v12654_fu_1958_p2;
wire   [0:0] v12655_fu_1963_p2;
wire   [7:0] select_ln16047_1_fu_1969_p3;
wire  signed [7:0] v12663_fu_1984_p0;
wire   [7:0] grp_fu_2179_p3;
wire   [7:0] v12510_fu_1625_p3;
(* use_dsp48 = "no" *) wire   [7:0] v12663_fu_1984_p2;
wire   [0:0] v12664_fu_1989_p2;
wire   [7:0] select_ln16057_1_fu_1995_p3;
wire  signed [7:0] v12672_fu_2010_p0;
wire   [7:0] grp_fu_2188_p3;
wire   [7:0] v12518_fu_1632_p3;
(* use_dsp48 = "no" *) wire   [7:0] v12672_fu_2010_p2;
wire   [0:0] v12673_fu_2015_p2;
wire   [7:0] select_ln16067_1_fu_2021_p3;
wire  signed [7:0] v12681_fu_2036_p0;
wire   [7:0] grp_fu_2197_p3;
wire   [7:0] v12526_fu_1639_p3;
(* use_dsp48 = "no" *) wire   [7:0] v12681_fu_2036_p2;
wire   [0:0] v12682_fu_2041_p2;
wire   [7:0] select_ln16077_1_fu_2047_p3;
reg    ap_done_reg;
wire    ap_continue_int;
reg    ap_done_int;
reg    ap_loop_exit_ready_pp0_iter1_reg;
reg    ap_loop_exit_ready_pp0_iter2_reg;
reg    ap_loop_exit_ready_pp0_iter3_reg;
reg    ap_loop_exit_ready_pp0_iter4_reg;
reg    ap_loop_exit_ready_pp0_iter5_reg;
reg    ap_loop_exit_ready_pp0_iter6_reg;
reg    ap_loop_exit_ready_pp0_iter7_reg;
reg   [0:0] ap_NS_fsm;
wire    ap_enable_pp0;
wire    ap_start_int;
wire    ap_ready_sig;
wire    ap_done_sig;
reg    ap_condition_1789;
reg    ap_condition_1794;
wire    ap_ce_reg;
initial begin
#0 ap_CS_fsm = 1'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_enable_reg_pp0_iter4 = 1'b0;
#0 ap_enable_reg_pp0_iter5 = 1'b0;
#0 ap_enable_reg_pp0_iter6 = 1'b0;
#0 ap_enable_reg_pp0_iter7 = 1'b0;
#0 indvar_flatten35285_fu_192 = 13'd0;
#0 v12392286_fu_196 = 6'd0;
#0 indvar_flatten12287_fu_200 = 10'd0;
#0 v12393288_fu_204 = 6'd0;
#0 indvar_flatten289_fu_208 = 6'd0;
#0 v12394290_fu_212 = 4'd0;
#0 v12395291_fu_216 = 4'd0;
#0 ap_done_reg = 1'b0;
end
forward_mul_8s_8s_8_1_1 #(.ID( 1 ),.NUM_STAGE( 1 ),.din0_WIDTH( 8 ),.din1_WIDTH( 8 ),.dout_WIDTH( 8 ))
mul_8s_8s_8_1_1_U3243(.din0(v12396_reg_2556),.din1(v12397_reg_2518),.dout(mul_ln15778_fu_1470_p2));
forward_mul_8s_8s_8_1_1 #(.ID( 1 ),.NUM_STAGE( 1 ),.din0_WIDTH( 8 ),.din1_WIDTH( 8 ),.dout_WIDTH( 8 ))
mul_8s_8s_8_1_1_U3244(.din0(v12406_reg_2564),.din1(v12397_reg_2518),.dout(mul_ln15787_fu_1474_p2));
forward_mul_8s_8s_8_1_1 #(.ID( 1 ),.NUM_STAGE( 1 ),.din0_WIDTH( 8 ),.din1_WIDTH( 8 ),.dout_WIDTH( 8 ))
mul_8s_8s_8_1_1_U3245(.din0(v12415_reg_2572),.din1(v12397_reg_2518),.dout(mul_ln15796_fu_1478_p2));
forward_mul_8s_8s_8_1_1 #(.ID( 1 ),.NUM_STAGE( 1 ),.din0_WIDTH( 8 ),.din1_WIDTH( 8 ),.dout_WIDTH( 8 ))
mul_8s_8s_8_1_1_U3246(.din0(v12424_reg_2580),.din1(v12397_reg_2518),.dout(mul_ln15805_fu_1482_p2));
forward_mul_8s_8s_8_1_1 #(.ID( 1 ),.NUM_STAGE( 1 ),.din0_WIDTH( 8 ),.din1_WIDTH( 8 ),.dout_WIDTH( 8 ))
mul_8s_8s_8_1_1_U3247(.din0(v12396_reg_2556),.din1(v12433_reg_2526),.dout(mul_ln15814_fu_1486_p2));
forward_mul_8s_8s_8_1_1 #(.ID( 1 ),.NUM_STAGE( 1 ),.din0_WIDTH( 8 ),.din1_WIDTH( 8 ),.dout_WIDTH( 8 ))
mul_8s_8s_8_1_1_U3248(.din0(v12406_reg_2564),.din1(v12433_reg_2526),.dout(mul_ln15822_fu_1490_p2));
forward_mul_8s_8s_8_1_1 #(.ID( 1 ),.NUM_STAGE( 1 ),.din0_WIDTH( 8 ),.din1_WIDTH( 8 ),.dout_WIDTH( 8 ))
mul_8s_8s_8_1_1_U3249(.din0(v12415_reg_2572),.din1(v12433_reg_2526),.dout(mul_ln15830_fu_1494_p2));
forward_mul_8s_8s_8_1_1 #(.ID( 1 ),.NUM_STAGE( 1 ),.din0_WIDTH( 8 ),.din1_WIDTH( 8 ),.dout_WIDTH( 8 ))
mul_8s_8s_8_1_1_U3250(.din0(v12424_reg_2580),.din1(v12433_reg_2526),.dout(mul_ln15838_fu_1498_p2));
forward_mul_8s_8s_8_1_1 #(.ID( 1 ),.NUM_STAGE( 1 ),.din0_WIDTH( 8 ),.din1_WIDTH( 8 ),.dout_WIDTH( 8 ))
mul_8s_8s_8_1_1_U3251(.din0(v12396_reg_2556),.din1(v12466_reg_2534),.dout(mul_ln15847_fu_1502_p2));
forward_mul_8s_8s_8_1_1 #(.ID( 1 ),.NUM_STAGE( 1 ),.din0_WIDTH( 8 ),.din1_WIDTH( 8 ),.dout_WIDTH( 8 ))
mul_8s_8s_8_1_1_U3252(.din0(v12406_reg_2564),.din1(v12466_reg_2534),.dout(mul_ln15855_fu_1506_p2));
forward_mul_8s_8s_8_1_1 #(.ID( 1 ),.NUM_STAGE( 1 ),.din0_WIDTH( 8 ),.din1_WIDTH( 8 ),.dout_WIDTH( 8 ))
mul_8s_8s_8_1_1_U3253(.din0(v12415_reg_2572),.din1(v12466_reg_2534),.dout(mul_ln15863_fu_1510_p2));
forward_mul_8s_8s_8_1_1 #(.ID( 1 ),.NUM_STAGE( 1 ),.din0_WIDTH( 8 ),.din1_WIDTH( 8 ),.dout_WIDTH( 8 ))
mul_8s_8s_8_1_1_U3254(.din0(v12424_reg_2580),.din1(v12466_reg_2534),.dout(mul_ln15871_fu_1514_p2));
forward_mul_8s_8s_8_1_1 #(.ID( 1 ),.NUM_STAGE( 1 ),.din0_WIDTH( 8 ),.din1_WIDTH( 8 ),.dout_WIDTH( 8 ))
mul_8s_8s_8_1_1_U3255(.din0(v12396_reg_2556),.din1(v12499_reg_2542),.dout(mul_ln15880_fu_1518_p2));
forward_mul_8s_8s_8_1_1 #(.ID( 1 ),.NUM_STAGE( 1 ),.din0_WIDTH( 8 ),.din1_WIDTH( 8 ),.dout_WIDTH( 8 ))
mul_8s_8s_8_1_1_U3256(.din0(v12406_reg_2564),.din1(v12499_reg_2542),.dout(mul_ln15888_fu_1522_p2));
forward_mul_8s_8s_8_1_1 #(.ID( 1 ),.NUM_STAGE( 1 ),.din0_WIDTH( 8 ),.din1_WIDTH( 8 ),.dout_WIDTH( 8 ))
mul_8s_8s_8_1_1_U3257(.din0(v12415_reg_2572),.din1(v12499_reg_2542),.dout(mul_ln15896_fu_1526_p2));
forward_mul_8s_8s_8_1_1 #(.ID( 1 ),.NUM_STAGE( 1 ),.din0_WIDTH( 8 ),.din1_WIDTH( 8 ),.dout_WIDTH( 8 ))
mul_8s_8s_8_1_1_U3258(.din0(v12424_reg_2580),.din1(v12499_reg_2542),.dout(mul_ln15904_fu_1530_p2));
forward_mac_muladd_8s_8s_8ns_8_4_1 #(.ID( 1 ),.NUM_STAGE( 4 ),.din0_WIDTH( 8 ),.din1_WIDTH( 8 ),.din2_WIDTH( 8 ),.dout_WIDTH( 8 ))
mac_muladd_8s_8s_8ns_8_4_1_U3259(.clk(ap_clk),.reset(ap_rst),.din0(v12752_3_i_q0),.din1(v12751_6_i_q0),.din2(mul_ln15778_fu_1470_p2),.ce(1'b1),.dout(grp_fu_2062_p3));
forward_mac_muladd_8s_8s_8ns_8_4_1 #(.ID( 1 ),.NUM_STAGE( 4 ),.din0_WIDTH( 8 ),.din1_WIDTH( 8 ),.din2_WIDTH( 8 ),.dout_WIDTH( 8 ))
mac_muladd_8s_8s_8ns_8_4_1_U3260(.clk(ap_clk),.reset(ap_rst),.din0(v12752_2_i_q0),.din1(v12751_6_i_q0),.din2(mul_ln15787_fu_1474_p2),.ce(1'b1),.dout(grp_fu_2071_p3));
forward_mac_muladd_8s_8s_8ns_8_4_1 #(.ID( 1 ),.NUM_STAGE( 4 ),.din0_WIDTH( 8 ),.din1_WIDTH( 8 ),.din2_WIDTH( 8 ),.dout_WIDTH( 8 ))
mac_muladd_8s_8s_8ns_8_4_1_U3261(.clk(ap_clk),.reset(ap_rst),.din0(v12752_1_i_q0),.din1(v12751_6_i_q0),.din2(mul_ln15796_fu_1478_p2),.ce(1'b1),.dout(grp_fu_2080_p3));
forward_mac_muladd_8s_8s_8ns_8_4_1 #(.ID( 1 ),.NUM_STAGE( 4 ),.din0_WIDTH( 8 ),.din1_WIDTH( 8 ),.din2_WIDTH( 8 ),.dout_WIDTH( 8 ))
mac_muladd_8s_8s_8ns_8_4_1_U3262(.clk(ap_clk),.reset(ap_rst),.din0(v12752_i_q0),.din1(v12751_6_i_q0),.din2(mul_ln15805_fu_1482_p2),.ce(1'b1),.dout(grp_fu_2089_p3));
forward_mac_muladd_8s_8s_8ns_8_4_1 #(.ID( 1 ),.NUM_STAGE( 4 ),.din0_WIDTH( 8 ),.din1_WIDTH( 8 ),.din2_WIDTH( 8 ),.dout_WIDTH( 8 ))
mac_muladd_8s_8s_8ns_8_4_1_U3263(.clk(ap_clk),.reset(ap_rst),.din0(v12752_3_i_q0),.din1(v12751_4_i_q0),.din2(mul_ln15814_fu_1486_p2),.ce(1'b1),.dout(grp_fu_2098_p3));
forward_mac_muladd_8s_8s_8ns_8_4_1 #(.ID( 1 ),.NUM_STAGE( 4 ),.din0_WIDTH( 8 ),.din1_WIDTH( 8 ),.din2_WIDTH( 8 ),.dout_WIDTH( 8 ))
mac_muladd_8s_8s_8ns_8_4_1_U3264(.clk(ap_clk),.reset(ap_rst),.din0(v12752_2_i_q0),.din1(v12751_4_i_q0),.din2(mul_ln15822_fu_1490_p2),.ce(1'b1),.dout(grp_fu_2107_p3));
forward_mac_muladd_8s_8s_8ns_8_4_1 #(.ID( 1 ),.NUM_STAGE( 4 ),.din0_WIDTH( 8 ),.din1_WIDTH( 8 ),.din2_WIDTH( 8 ),.dout_WIDTH( 8 ))
mac_muladd_8s_8s_8ns_8_4_1_U3265(.clk(ap_clk),.reset(ap_rst),.din0(v12752_1_i_q0),.din1(v12751_4_i_q0),.din2(mul_ln15830_fu_1494_p2),.ce(1'b1),.dout(grp_fu_2116_p3));
forward_mac_muladd_8s_8s_8ns_8_4_1 #(.ID( 1 ),.NUM_STAGE( 4 ),.din0_WIDTH( 8 ),.din1_WIDTH( 8 ),.din2_WIDTH( 8 ),.dout_WIDTH( 8 ))
mac_muladd_8s_8s_8ns_8_4_1_U3266(.clk(ap_clk),.reset(ap_rst),.din0(v12752_i_q0),.din1(v12751_4_i_q0),.din2(mul_ln15838_fu_1498_p2),.ce(1'b1),.dout(grp_fu_2125_p3));
forward_mac_muladd_8s_8s_8ns_8_4_1 #(.ID( 1 ),.NUM_STAGE( 4 ),.din0_WIDTH( 8 ),.din1_WIDTH( 8 ),.din2_WIDTH( 8 ),.dout_WIDTH( 8 ))
mac_muladd_8s_8s_8ns_8_4_1_U3267(.clk(ap_clk),.reset(ap_rst),.din0(v12752_3_i_q0),.din1(v12751_2_i_q0),.din2(mul_ln15847_fu_1502_p2),.ce(1'b1),.dout(grp_fu_2134_p3));
forward_mac_muladd_8s_8s_8ns_8_4_1 #(.ID( 1 ),.NUM_STAGE( 4 ),.din0_WIDTH( 8 ),.din1_WIDTH( 8 ),.din2_WIDTH( 8 ),.dout_WIDTH( 8 ))
mac_muladd_8s_8s_8ns_8_4_1_U3268(.clk(ap_clk),.reset(ap_rst),.din0(v12752_2_i_q0),.din1(v12751_2_i_q0),.din2(mul_ln15855_fu_1506_p2),.ce(1'b1),.dout(grp_fu_2143_p3));
forward_mac_muladd_8s_8s_8ns_8_4_1 #(.ID( 1 ),.NUM_STAGE( 4 ),.din0_WIDTH( 8 ),.din1_WIDTH( 8 ),.din2_WIDTH( 8 ),.dout_WIDTH( 8 ))
mac_muladd_8s_8s_8ns_8_4_1_U3269(.clk(ap_clk),.reset(ap_rst),.din0(v12752_1_i_q0),.din1(v12751_2_i_q0),.din2(mul_ln15863_fu_1510_p2),.ce(1'b1),.dout(grp_fu_2152_p3));
forward_mac_muladd_8s_8s_8ns_8_4_1 #(.ID( 1 ),.NUM_STAGE( 4 ),.din0_WIDTH( 8 ),.din1_WIDTH( 8 ),.din2_WIDTH( 8 ),.dout_WIDTH( 8 ))
mac_muladd_8s_8s_8ns_8_4_1_U3270(.clk(ap_clk),.reset(ap_rst),.din0(v12752_i_q0),.din1(v12751_2_i_q0),.din2(mul_ln15871_fu_1514_p2),.ce(1'b1),.dout(grp_fu_2161_p3));
forward_mac_muladd_8s_8s_8ns_8_4_1 #(.ID( 1 ),.NUM_STAGE( 4 ),.din0_WIDTH( 8 ),.din1_WIDTH( 8 ),.din2_WIDTH( 8 ),.dout_WIDTH( 8 ))
mac_muladd_8s_8s_8ns_8_4_1_U3271(.clk(ap_clk),.reset(ap_rst),.din0(v12752_3_i_q0),.din1(v12751_i_q0),.din2(mul_ln15880_fu_1518_p2),.ce(1'b1),.dout(grp_fu_2170_p3));
forward_mac_muladd_8s_8s_8ns_8_4_1 #(.ID( 1 ),.NUM_STAGE( 4 ),.din0_WIDTH( 8 ),.din1_WIDTH( 8 ),.din2_WIDTH( 8 ),.dout_WIDTH( 8 ))
mac_muladd_8s_8s_8ns_8_4_1_U3272(.clk(ap_clk),.reset(ap_rst),.din0(v12752_2_i_q0),.din1(v12751_i_q0),.din2(mul_ln15888_fu_1522_p2),.ce(1'b1),.dout(grp_fu_2179_p3));
forward_mac_muladd_8s_8s_8ns_8_4_1 #(.ID( 1 ),.NUM_STAGE( 4 ),.din0_WIDTH( 8 ),.din1_WIDTH( 8 ),.din2_WIDTH( 8 ),.dout_WIDTH( 8 ))
mac_muladd_8s_8s_8ns_8_4_1_U3273(.clk(ap_clk),.reset(ap_rst),.din0(v12752_1_i_q0),.din1(v12751_i_q0),.din2(mul_ln15896_fu_1526_p2),.ce(1'b1),.dout(grp_fu_2188_p3));
forward_mac_muladd_8s_8s_8ns_8_4_1 #(.ID( 1 ),.NUM_STAGE( 4 ),.din0_WIDTH( 8 ),.din1_WIDTH( 8 ),.din2_WIDTH( 8 ),.dout_WIDTH( 8 ))
mac_muladd_8s_8s_8ns_8_4_1_U3274(.clk(ap_clk),.reset(ap_rst),.din0(v12752_i_q0),.din1(v12751_i_q0),.din2(mul_ln15904_fu_1530_p2),.ce(1'b1),.dout(grp_fu_2197_p3));
forward_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U(.ap_clk(ap_clk),.ap_rst(ap_rst),.ap_start(ap_start),.ap_ready(ap_ready_sig),.ap_done(ap_done_sig),.ap_start_int(ap_start_int),.ap_loop_init(ap_loop_init),.ap_ready_int(ap_ready_int),.ap_loop_exit_ready(ap_condition_exit_pp0_iter0_stage0),.ap_loop_exit_done(ap_done_int),.ap_continue_int(ap_continue_int),.ap_done_int(ap_done_int));
always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end
always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_loop_exit_ready_pp0_iter7_reg == 1'b1))) begin
            ap_done_reg <= 1'b1;
        end
    end
end
always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter1 <= ap_start_int;
        end
    end
end
always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end
always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end
always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter4 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
        end
    end
end
always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter5 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
        end
    end
end
always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter6 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
        end
    end
end
always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter7 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter7 <= ap_enable_reg_pp0_iter6;
        end
    end
end
always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_loop_exit_ready_pp0_iter6_reg == 1'b0))) begin
        ap_loop_exit_ready_pp0_iter7_reg <= 1'b0;
    end else if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        ap_loop_exit_ready_pp0_iter7_reg <= ap_loop_exit_ready_pp0_iter6_reg;
    end
end
always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
        if ((1'b1 == ap_condition_1794)) begin
            icmp_ln15769294_reg_914 <= icmp_ln15769_reg_2266;
        end else if (((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
            icmp_ln15769294_reg_914 <= 1'd0;
        end
    end
end
always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln15767_reg_2271_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        icmp_ln15770293_reg_925 <= icmp_ln15770_reg_2353;
    end else if (((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        icmp_ln15770293_reg_925 <= 1'd0;
    end
end
always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln15767_reg_2271_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        icmp_ln15771292_reg_936 <= icmp_ln15771_reg_2348;
    end else if (((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        icmp_ln15771292_reg_936 <= 1'd0;
    end
end
always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
            indvar_flatten12287_fu_200 <= select_ln15769_1_fu_1000_p3;
        end else if ((ap_loop_init == 1'b1)) begin
            indvar_flatten12287_fu_200 <= 10'd0;
        end
    end
end
always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            indvar_flatten289_fu_208 <= 6'd0;
        end else if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
            indvar_flatten289_fu_208 <= select_ln15770_1_fu_1282_p3;
        end
    end
end
always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
            indvar_flatten35285_fu_192 <= add_ln15767_1_fu_1008_p2;
        end else if ((ap_loop_init == 1'b1)) begin
            indvar_flatten35285_fu_192 <= 13'd0;
        end
    end
end
always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            v12392286_fu_196 <= 6'd0;
        end else if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
            v12392286_fu_196 <= v12392_fu_1075_p3;
        end
    end
end
always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            v12393288_fu_204 <= 6'd0;
        end else if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
            v12393288_fu_204 <= v12393_fu_1121_p3;
        end
    end
end
always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            v12394290_fu_212 <= 4'd0;
        end else if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
            v12394290_fu_212 <= v12394_fu_1155_p3;
        end
    end
end
always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            v12395291_fu_216 <= 4'd0;
        end else if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
            v12395291_fu_216 <= v12395_fu_1270_p2;
        end
    end
end
always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        add_ln15773_reg_2332 <= add_ln15773_fu_1250_p2;
        ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
        ap_loop_exit_ready_pp0_iter2_reg <= ap_loop_exit_ready_pp0_iter1_reg;
        cmp33_i_i_i_reg_2280 <= cmp33_i_i_i_fu_1191_p2;
        cmp472_i_i_i_reg_2300 <= cmp472_i_i_i_fu_1220_p2;
        icmp_ln15767_reg_2271 <= icmp_ln15767_fu_1020_p2;
        icmp_ln15767_reg_2271_pp0_iter1_reg <= icmp_ln15767_reg_2271;
        lshr_ln43_reg_2320 <= {{v12393_fu_1121_p3[4:2]}};
        lshr_ln44_reg_2327 <= {{v12394_fu_1155_p3[3:1]}};
        lshr_ln45_reg_2342 <= {{v12395_mid2_fu_1147_p3[3:1]}};
        lshr_ln_reg_2275 <= {{v12392_fu_1075_p3[5:1]}};
        trunc_ln15773_reg_2337 <= trunc_ln15773_fu_1256_p1;
        xor_ln15767_reg_2260 <= xor_ln15767_fu_988_p2;
    end
end
always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        add_ln15902_reg_2550 <= add_ln15902_fu_1403_p2;
        ap_loop_exit_ready_pp0_iter3_reg <= ap_loop_exit_ready_pp0_iter2_reg;
        ap_loop_exit_ready_pp0_iter4_reg <= ap_loop_exit_ready_pp0_iter3_reg;
        ap_loop_exit_ready_pp0_iter5_reg <= ap_loop_exit_ready_pp0_iter4_reg;
        ap_loop_exit_ready_pp0_iter6_reg <= ap_loop_exit_ready_pp0_iter5_reg;
        cmp33_i_i_i_reg_2280_pp0_iter2_reg <= cmp33_i_i_i_reg_2280;
        cmp33_i_i_i_reg_2280_pp0_iter3_reg <= cmp33_i_i_i_reg_2280_pp0_iter2_reg;
        cmp33_i_i_i_reg_2280_pp0_iter4_reg <= cmp33_i_i_i_reg_2280_pp0_iter3_reg;
        cmp33_i_i_i_reg_2280_pp0_iter5_reg <= cmp33_i_i_i_reg_2280_pp0_iter4_reg;
        cmp472_i_i_i_reg_2300_pp0_iter2_reg <= cmp472_i_i_i_reg_2300;
        cmp472_i_i_i_reg_2300_pp0_iter3_reg <= cmp472_i_i_i_reg_2300_pp0_iter2_reg;
        cmp472_i_i_i_reg_2300_pp0_iter4_reg <= cmp472_i_i_i_reg_2300_pp0_iter3_reg;
        cmp472_i_i_i_reg_2300_pp0_iter5_reg <= cmp472_i_i_i_reg_2300_pp0_iter4_reg;
        lshr_ln43_reg_2320_pp0_iter2_reg <= lshr_ln43_reg_2320;
        lshr_ln43_reg_2320_pp0_iter3_reg <= lshr_ln43_reg_2320_pp0_iter2_reg;
        lshr_ln44_reg_2327_pp0_iter2_reg <= lshr_ln44_reg_2327;
        lshr_ln44_reg_2327_pp0_iter3_reg <= lshr_ln44_reg_2327_pp0_iter2_reg;
        lshr_ln45_reg_2342_pp0_iter2_reg <= lshr_ln45_reg_2342;
        lshr_ln45_reg_2342_pp0_iter3_reg <= lshr_ln45_reg_2342_pp0_iter2_reg;
        lshr_ln45_reg_2342_pp0_iter4_reg <= lshr_ln45_reg_2342_pp0_iter3_reg;
        p_cast_reg_2358[6 : 0] <= p_cast_fu_1343_p1[6 : 0];
        select_ln15921_reg_2844 <= select_ln15921_fu_1665_p3;
        select_ln15932_reg_2849 <= select_ln15932_fu_1691_p3;
        select_ln15943_reg_2854 <= select_ln15943_fu_1717_p3;
        select_ln15954_reg_2859 <= select_ln15954_fu_1743_p3;
        select_ln15965_reg_2864 <= select_ln15965_fu_1769_p3;
        select_ln15975_reg_2869 <= select_ln15975_fu_1795_p3;
        select_ln15985_reg_2874 <= select_ln15985_fu_1821_p3;
        select_ln15995_reg_2879 <= select_ln15995_fu_1847_p3;
        select_ln16006_reg_2884 <= select_ln16006_fu_1873_p3;
        select_ln16016_reg_2889 <= select_ln16016_fu_1899_p3;
        select_ln16026_reg_2894 <= select_ln16026_fu_1925_p3;
        select_ln16036_reg_2899 <= select_ln16036_fu_1951_p3;
        select_ln16047_reg_2904 <= select_ln16047_fu_1977_p3;
        select_ln16057_reg_2909 <= select_ln16057_fu_2003_p3;
        select_ln16067_reg_2914 <= select_ln16067_fu_2029_p3;
        select_ln16077_reg_2919 <= select_ln16077_fu_2055_p3;
        v12396_reg_2556 <= v12752_7_i_q0;
        v12397_reg_2518 <= v12751_7_i_q0;
        v12406_reg_2564 <= v12752_6_i_q0;
        v12415_reg_2572 <= v12752_5_i_q0;
        v12424_reg_2580 <= v12752_4_i_q0;
        v12433_reg_2526 <= v12751_5_i_q0;
        v12466_reg_2534 <= v12751_3_i_q0;
        v12499_reg_2542 <= v12751_1_i_q0;
        v12753_10_i_addr_reg_2648 <= zext_ln15902_6_fu_1434_p1;
        v12753_10_i_addr_reg_2648_pp0_iter6_reg <= v12753_10_i_addr_reg_2648;
        v12753_11_i_addr_reg_2654 <= zext_ln15902_6_fu_1434_p1;
        v12753_11_i_addr_reg_2654_pp0_iter6_reg <= v12753_11_i_addr_reg_2654;
        v12753_12_i_addr_reg_2660 <= zext_ln15902_6_fu_1434_p1;
        v12753_12_i_addr_reg_2660_pp0_iter6_reg <= v12753_12_i_addr_reg_2660;
        v12753_13_i_addr_reg_2666 <= zext_ln15902_6_fu_1434_p1;
        v12753_13_i_addr_reg_2666_pp0_iter6_reg <= v12753_13_i_addr_reg_2666;
        v12753_14_i_addr_reg_2672 <= zext_ln15902_6_fu_1434_p1;
        v12753_14_i_addr_reg_2672_pp0_iter6_reg <= v12753_14_i_addr_reg_2672;
        v12753_15_i_addr_reg_2678 <= zext_ln15902_6_fu_1434_p1;
        v12753_15_i_addr_reg_2678_pp0_iter6_reg <= v12753_15_i_addr_reg_2678;
        v12753_1_i_addr_reg_2594 <= zext_ln15902_6_fu_1434_p1;
        v12753_1_i_addr_reg_2594_pp0_iter6_reg <= v12753_1_i_addr_reg_2594;
        v12753_2_i_addr_reg_2600 <= zext_ln15902_6_fu_1434_p1;
        v12753_2_i_addr_reg_2600_pp0_iter6_reg <= v12753_2_i_addr_reg_2600;
        v12753_3_i_addr_reg_2606 <= zext_ln15902_6_fu_1434_p1;
        v12753_3_i_addr_reg_2606_pp0_iter6_reg <= v12753_3_i_addr_reg_2606;
        v12753_4_i_addr_reg_2612 <= zext_ln15902_6_fu_1434_p1;
        v12753_4_i_addr_reg_2612_pp0_iter6_reg <= v12753_4_i_addr_reg_2612;
        v12753_5_i_addr_reg_2618 <= zext_ln15902_6_fu_1434_p1;
        v12753_5_i_addr_reg_2618_pp0_iter6_reg <= v12753_5_i_addr_reg_2618;
        v12753_6_i_addr_reg_2624 <= zext_ln15902_6_fu_1434_p1;
        v12753_6_i_addr_reg_2624_pp0_iter6_reg <= v12753_6_i_addr_reg_2624;
        v12753_7_i_addr_reg_2630 <= zext_ln15902_6_fu_1434_p1;
        v12753_7_i_addr_reg_2630_pp0_iter6_reg <= v12753_7_i_addr_reg_2630;
        v12753_8_i_addr_reg_2636 <= zext_ln15902_6_fu_1434_p1;
        v12753_8_i_addr_reg_2636_pp0_iter6_reg <= v12753_8_i_addr_reg_2636;
        v12753_9_i_addr_reg_2642 <= zext_ln15902_6_fu_1434_p1;
        v12753_9_i_addr_reg_2642_pp0_iter6_reg <= v12753_9_i_addr_reg_2642;
        v12753_i_addr_reg_2588 <= zext_ln15902_6_fu_1434_p1;
        v12753_i_addr_reg_2588_pp0_iter6_reg <= v12753_i_addr_reg_2588;
        zext_ln15773_3_reg_2386[9 : 0] <= zext_ln15773_3_fu_1376_p1[9 : 0];
    end
end
always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        icmp_ln15769_reg_2266 <= icmp_ln15769_fu_1014_p2;
    end
end
always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        icmp_ln15770_reg_2353 <= icmp_ln15770_fu_1296_p2;
        icmp_ln15771_reg_2348 <= icmp_ln15771_fu_1290_p2;
    end
end
always @ (*) begin
    if (((icmp_ln15767_fu_1020_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_loop_exit_ready_pp0_iter7_reg == 1'b1))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end
always @ (*) begin
    if (((ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_start_int == 1'b0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end
always @ (*) begin
    if (((ap_enable_reg_pp0_iter7 == 1'b0) & (ap_enable_reg_pp0_iter6 == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end
always @ (*) begin
    if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
        if ((1'b1 == ap_condition_1789)) begin
            ap_phi_mux_icmp_ln15769294_phi_fu_917_p4 = icmp_ln15769_reg_2266;
        end else if ((ap_loop_init == 1'b1)) begin
            ap_phi_mux_icmp_ln15769294_phi_fu_917_p4 = 1'd0;
        end else begin
            ap_phi_mux_icmp_ln15769294_phi_fu_917_p4 = icmp_ln15769_reg_2266;
        end
    end else begin
        ap_phi_mux_icmp_ln15769294_phi_fu_917_p4 = icmp_ln15769_reg_2266;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (icmp_ln15767_reg_2271_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        ap_phi_mux_icmp_ln15770293_phi_fu_929_p4 = icmp_ln15770_reg_2353;
    end else begin
        ap_phi_mux_icmp_ln15770293_phi_fu_929_p4 = icmp_ln15770293_reg_925;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (icmp_ln15767_reg_2271_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        ap_phi_mux_icmp_ln15771292_phi_fu_940_p4 = icmp_ln15771_reg_2348;
    end else begin
        ap_phi_mux_icmp_ln15771292_phi_fu_940_p4 = icmp_ln15771292_reg_936;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end
always @ (*) begin
    if (((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_sig_allocacmp_indvar_flatten12287_load = 10'd0;
    end else begin
        ap_sig_allocacmp_indvar_flatten12287_load = indvar_flatten12287_fu_200;
    end
end
always @ (*) begin
    if (((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_sig_allocacmp_indvar_flatten35285_load = 13'd0;
    end else begin
        ap_sig_allocacmp_indvar_flatten35285_load = indvar_flatten35285_fu_192;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        v12750_10_i_ce0_local = 1'b1;
    end else begin
        v12750_10_i_ce0_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        v12750_11_i_ce0_local = 1'b1;
    end else begin
        v12750_11_i_ce0_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        v12750_12_i_ce0_local = 1'b1;
    end else begin
        v12750_12_i_ce0_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        v12750_13_i_ce0_local = 1'b1;
    end else begin
        v12750_13_i_ce0_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        v12750_14_i_ce0_local = 1'b1;
    end else begin
        v12750_14_i_ce0_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        v12750_15_i_ce0_local = 1'b1;
    end else begin
        v12750_15_i_ce0_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        v12750_1_i_ce0_local = 1'b1;
    end else begin
        v12750_1_i_ce0_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        v12750_2_i_ce0_local = 1'b1;
    end else begin
        v12750_2_i_ce0_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        v12750_3_i_ce0_local = 1'b1;
    end else begin
        v12750_3_i_ce0_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        v12750_4_i_ce0_local = 1'b1;
    end else begin
        v12750_4_i_ce0_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        v12750_5_i_ce0_local = 1'b1;
    end else begin
        v12750_5_i_ce0_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        v12750_6_i_ce0_local = 1'b1;
    end else begin
        v12750_6_i_ce0_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        v12750_7_i_ce0_local = 1'b1;
    end else begin
        v12750_7_i_ce0_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        v12750_8_i_ce0_local = 1'b1;
    end else begin
        v12750_8_i_ce0_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        v12750_9_i_ce0_local = 1'b1;
    end else begin
        v12750_9_i_ce0_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        v12750_i_ce0_local = 1'b1;
    end else begin
        v12750_i_ce0_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        v12751_1_i_ce0_local = 1'b1;
    end else begin
        v12751_1_i_ce0_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        v12751_2_i_ce0_local = 1'b1;
    end else begin
        v12751_2_i_ce0_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        v12751_3_i_ce0_local = 1'b1;
    end else begin
        v12751_3_i_ce0_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        v12751_4_i_ce0_local = 1'b1;
    end else begin
        v12751_4_i_ce0_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        v12751_5_i_ce0_local = 1'b1;
    end else begin
        v12751_5_i_ce0_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        v12751_6_i_ce0_local = 1'b1;
    end else begin
        v12751_6_i_ce0_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        v12751_7_i_ce0_local = 1'b1;
    end else begin
        v12751_7_i_ce0_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        v12751_i_ce0_local = 1'b1;
    end else begin
        v12751_i_ce0_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        v12752_1_i_ce0_local = 1'b1;
    end else begin
        v12752_1_i_ce0_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        v12752_2_i_ce0_local = 1'b1;
    end else begin
        v12752_2_i_ce0_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        v12752_3_i_ce0_local = 1'b1;
    end else begin
        v12752_3_i_ce0_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        v12752_4_i_ce0_local = 1'b1;
    end else begin
        v12752_4_i_ce0_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        v12752_5_i_ce0_local = 1'b1;
    end else begin
        v12752_5_i_ce0_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        v12752_6_i_ce0_local = 1'b1;
    end else begin
        v12752_6_i_ce0_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        v12752_7_i_ce0_local = 1'b1;
    end else begin
        v12752_7_i_ce0_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        v12752_i_ce0_local = 1'b1;
    end else begin
        v12752_i_ce0_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter7 == 1'b1))) begin
        v12753_10_i_ce0_local = 1'b1;
    end else begin
        v12753_10_i_ce0_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        v12753_10_i_ce1_local = 1'b1;
    end else begin
        v12753_10_i_ce1_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter7 == 1'b1))) begin
        v12753_10_i_we0_local = 1'b1;
    end else begin
        v12753_10_i_we0_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter7 == 1'b1))) begin
        v12753_11_i_ce0_local = 1'b1;
    end else begin
        v12753_11_i_ce0_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        v12753_11_i_ce1_local = 1'b1;
    end else begin
        v12753_11_i_ce1_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter7 == 1'b1))) begin
        v12753_11_i_we0_local = 1'b1;
    end else begin
        v12753_11_i_we0_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter7 == 1'b1))) begin
        v12753_12_i_ce0_local = 1'b1;
    end else begin
        v12753_12_i_ce0_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        v12753_12_i_ce1_local = 1'b1;
    end else begin
        v12753_12_i_ce1_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter7 == 1'b1))) begin
        v12753_12_i_we0_local = 1'b1;
    end else begin
        v12753_12_i_we0_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter7 == 1'b1))) begin
        v12753_13_i_ce0_local = 1'b1;
    end else begin
        v12753_13_i_ce0_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        v12753_13_i_ce1_local = 1'b1;
    end else begin
        v12753_13_i_ce1_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter7 == 1'b1))) begin
        v12753_13_i_we0_local = 1'b1;
    end else begin
        v12753_13_i_we0_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter7 == 1'b1))) begin
        v12753_14_i_ce0_local = 1'b1;
    end else begin
        v12753_14_i_ce0_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        v12753_14_i_ce1_local = 1'b1;
    end else begin
        v12753_14_i_ce1_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter7 == 1'b1))) begin
        v12753_14_i_we0_local = 1'b1;
    end else begin
        v12753_14_i_we0_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter7 == 1'b1))) begin
        v12753_15_i_ce0_local = 1'b1;
    end else begin
        v12753_15_i_ce0_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        v12753_15_i_ce1_local = 1'b1;
    end else begin
        v12753_15_i_ce1_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter7 == 1'b1))) begin
        v12753_15_i_we0_local = 1'b1;
    end else begin
        v12753_15_i_we0_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter7 == 1'b1))) begin
        v12753_1_i_ce0_local = 1'b1;
    end else begin
        v12753_1_i_ce0_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        v12753_1_i_ce1_local = 1'b1;
    end else begin
        v12753_1_i_ce1_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter7 == 1'b1))) begin
        v12753_1_i_we0_local = 1'b1;
    end else begin
        v12753_1_i_we0_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter7 == 1'b1))) begin
        v12753_2_i_ce0_local = 1'b1;
    end else begin
        v12753_2_i_ce0_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        v12753_2_i_ce1_local = 1'b1;
    end else begin
        v12753_2_i_ce1_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter7 == 1'b1))) begin
        v12753_2_i_we0_local = 1'b1;
    end else begin
        v12753_2_i_we0_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter7 == 1'b1))) begin
        v12753_3_i_ce0_local = 1'b1;
    end else begin
        v12753_3_i_ce0_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        v12753_3_i_ce1_local = 1'b1;
    end else begin
        v12753_3_i_ce1_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter7 == 1'b1))) begin
        v12753_3_i_we0_local = 1'b1;
    end else begin
        v12753_3_i_we0_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter7 == 1'b1))) begin
        v12753_4_i_ce0_local = 1'b1;
    end else begin
        v12753_4_i_ce0_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        v12753_4_i_ce1_local = 1'b1;
    end else begin
        v12753_4_i_ce1_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter7 == 1'b1))) begin
        v12753_4_i_we0_local = 1'b1;
    end else begin
        v12753_4_i_we0_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter7 == 1'b1))) begin
        v12753_5_i_ce0_local = 1'b1;
    end else begin
        v12753_5_i_ce0_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        v12753_5_i_ce1_local = 1'b1;
    end else begin
        v12753_5_i_ce1_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter7 == 1'b1))) begin
        v12753_5_i_we0_local = 1'b1;
    end else begin
        v12753_5_i_we0_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter7 == 1'b1))) begin
        v12753_6_i_ce0_local = 1'b1;
    end else begin
        v12753_6_i_ce0_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        v12753_6_i_ce1_local = 1'b1;
    end else begin
        v12753_6_i_ce1_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter7 == 1'b1))) begin
        v12753_6_i_we0_local = 1'b1;
    end else begin
        v12753_6_i_we0_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter7 == 1'b1))) begin
        v12753_7_i_ce0_local = 1'b1;
    end else begin
        v12753_7_i_ce0_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        v12753_7_i_ce1_local = 1'b1;
    end else begin
        v12753_7_i_ce1_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter7 == 1'b1))) begin
        v12753_7_i_we0_local = 1'b1;
    end else begin
        v12753_7_i_we0_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter7 == 1'b1))) begin
        v12753_8_i_ce0_local = 1'b1;
    end else begin
        v12753_8_i_ce0_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        v12753_8_i_ce1_local = 1'b1;
    end else begin
        v12753_8_i_ce1_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter7 == 1'b1))) begin
        v12753_8_i_we0_local = 1'b1;
    end else begin
        v12753_8_i_we0_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter7 == 1'b1))) begin
        v12753_9_i_ce0_local = 1'b1;
    end else begin
        v12753_9_i_ce0_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        v12753_9_i_ce1_local = 1'b1;
    end else begin
        v12753_9_i_ce1_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter7 == 1'b1))) begin
        v12753_9_i_we0_local = 1'b1;
    end else begin
        v12753_9_i_we0_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter7 == 1'b1))) begin
        v12753_i_ce0_local = 1'b1;
    end else begin
        v12753_i_ce0_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        v12753_i_ce1_local = 1'b1;
    end else begin
        v12753_i_ce1_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter7 == 1'b1))) begin
        v12753_i_we0_local = 1'b1;
    end else begin
        v12753_i_we0_local = 1'b0;
    end
end
always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end
assign add_ln15767_1_fu_1008_p2 = (ap_sig_allocacmp_indvar_flatten35285_load + 13'd1);
assign add_ln15767_fu_1051_p2 = (v12392286_fu_196 + 6'd2);
assign add_ln15769_1_fu_994_p2 = (ap_sig_allocacmp_indvar_flatten12287_load + 10'd1);
assign add_ln15769_fu_1083_p2 = (select_ln15767_fu_1057_p3 + 6'd4);
assign add_ln15770_1_fu_1276_p2 = (indvar_flatten289_fu_208 + 6'd1);
assign add_ln15770_fu_1129_p2 = (v12394_mid26_fu_1095_p3 + 4'd2);
assign add_ln15773_1_fu_1370_p2 = (sub_ln15772_fu_1361_p2 + zext_ln15902_4_fu_1367_p1);
assign add_ln15773_fu_1250_p2 = (sub_ln15773_fu_1185_p2 + zext_ln15902_1_fu_1246_p1);
assign add_ln15902_1_fu_1428_p2 = (sub_ln15902_1_fu_1419_p2 + zext_ln15902_5_fu_1425_p1);
assign add_ln15902_fu_1403_p2 = (sub_ln15902_fu_1394_p2 + zext_ln15902_2_fu_1400_p1);
assign and_ln15767_1_fu_1070_p2 = (xor_ln15767_reg_2260 & ap_phi_mux_icmp_ln15770293_phi_fu_929_p4);
assign and_ln15767_fu_1065_p2 = (xor_ln15767_reg_2260 & ap_phi_mux_icmp_ln15771292_phi_fu_940_p4);
assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];
assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);
assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);
assign ap_block_pp0_stage0_subdone = ~(1'b1 == 1'b1);
always @ (*) begin
    ap_condition_1789 = ((1'b0 == ap_block_pp0_stage0) & (icmp_ln15767_reg_2271 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1));
end
always @ (*) begin
    ap_condition_1794 = ((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln15767_reg_2271 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1));
end
assign ap_done = ap_done_sig;
assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);
assign ap_enable_reg_pp0_iter0 = ap_start_int;
assign ap_loop_exit_ready = ap_condition_exit_pp0_iter0_stage0;
assign ap_ready = ap_ready_sig;
assign cmp33_i_i_i_fu_1191_p2 = ((v12392_fu_1075_p3 == 6'd0) ? 1'b1 : 1'b0);
assign cmp472_i_i_i_fu_1220_p2 = ((empty_321_fu_1215_p2 == 8'd129) ? 1'b1 : 1'b0);
assign empty_317_fu_1135_p2 = (icmp_ln15771_mid211_fu_1115_p2 | and_ln15767_1_fu_1070_p2);
assign empty_318_fu_1141_p2 = (icmp_ln15769294_reg_914 | empty_317_fu_1135_p2);
assign empty_319_fu_1197_p1 = v12392_fu_1075_p3[4:0];
assign empty_320_fu_1205_p2 = (v12392_cast9_cast_i_i_fu_1201_p1 ^ 6'd63);
assign empty_321_fu_1215_p2 = ($signed(mul_i64_i_i) + $signed(p_cast38_i_i_fu_1211_p1));
assign empty_322_fu_1337_p2 = (tmp_fu_1330_p3 + zext_ln15773_fu_1327_p1);
assign empty_fu_1089_p2 = (icmp_ln15769294_reg_914 | and_ln15767_1_fu_1070_p2);
assign exitcond_flatten_not_fu_1103_p2 = (ap_phi_mux_icmp_ln15770293_phi_fu_929_p4 ^ 1'd1);
assign icmp_ln15767_fu_1020_p2 = ((ap_sig_allocacmp_indvar_flatten35285_load == 13'd6271) ? 1'b1 : 1'b0);
assign icmp_ln15769_fu_1014_p2 = ((select_ln15769_1_fu_1000_p3 == 10'd392) ? 1'b1 : 1'b0);
assign icmp_ln15770_fu_1296_p2 = ((select_ln15770_1_fu_1282_p3 == 6'd49) ? 1'b1 : 1'b0);
assign icmp_ln15771_fu_1290_p2 = ((v12395_fu_1270_p2 == 4'd14) ? 1'b1 : 1'b0);
assign icmp_ln15771_mid211_fu_1115_p2 = (not_exitcond_flatten_mid234_fu_1109_p2 & and_ln15767_fu_1065_p2);
assign lshr_ln44_fu_1236_p4 = {{v12394_fu_1155_p3[3:1]}};
assign lshr_ln_fu_1163_p4 = {{v12392_fu_1075_p3[5:1]}};
assign not_exitcond_flatten_mid234_fu_1109_p2 = (icmp_ln15769294_reg_914 | exitcond_flatten_not_fu_1103_p2);
assign p_cast38_i_i_fu_1211_p1 = $signed(empty_320_fu_1205_p2);
assign p_cast_fu_1343_p1 = empty_322_fu_1337_p2;
assign p_shl36_fu_1412_p3 = {{add_ln15902_reg_2550}, {3'd0}};
assign p_shl37_fu_1387_p3 = {{lshr_ln43_reg_2320_pp0_iter3_reg}, {3'd0}};
assign p_shl38_fu_1177_p3 = {{lshr_ln_fu_1163_p4}, {3'd0}};
assign select_ln15767_fu_1057_p3 = ((icmp_ln15769294_reg_914[0:0] == 1'b1) ? 6'd0 : v12393288_fu_204);
assign select_ln15769_1_fu_1000_p3 = ((ap_phi_mux_icmp_ln15769294_phi_fu_917_p4[0:0] == 1'b1) ? 10'd1 : add_ln15769_1_fu_994_p2);
assign select_ln15770_1_fu_1282_p3 = ((empty_fu_1089_p2[0:0] == 1'b1) ? 6'd1 : add_ln15770_1_fu_1276_p2);
assign select_ln15921_1_fu_1657_p3 = ((v12541_fu_1651_p2[0:0] == 1'b1) ? 8'd127 : 8'd126);
assign select_ln15921_fu_1665_p3 = ((cmp472_i_i_i_reg_2300_pp0_iter5_reg[0:0] == 1'b1) ? select_ln15921_1_fu_1657_p3 : v12540_fu_1646_p2);
assign select_ln15932_1_fu_1683_p3 = ((v12551_fu_1677_p2[0:0] == 1'b1) ? 8'd127 : 8'd126);
assign select_ln15932_fu_1691_p3 = ((cmp472_i_i_i_reg_2300_pp0_iter5_reg[0:0] == 1'b1) ? select_ln15932_1_fu_1683_p3 : v12550_fu_1672_p2);
assign select_ln15943_1_fu_1709_p3 = ((v12561_fu_1703_p2[0:0] == 1'b1) ? 8'd127 : 8'd126);
assign select_ln15943_fu_1717_p3 = ((cmp472_i_i_i_reg_2300_pp0_iter5_reg[0:0] == 1'b1) ? select_ln15943_1_fu_1709_p3 : v12560_fu_1698_p2);
assign select_ln15954_1_fu_1735_p3 = ((v12571_fu_1729_p2[0:0] == 1'b1) ? 8'd127 : 8'd126);
assign select_ln15954_fu_1743_p3 = ((cmp472_i_i_i_reg_2300_pp0_iter5_reg[0:0] == 1'b1) ? select_ln15954_1_fu_1735_p3 : v12570_fu_1724_p2);
assign select_ln15965_1_fu_1761_p3 = ((v12581_fu_1755_p2[0:0] == 1'b1) ? 8'd127 : 8'd126);
assign select_ln15965_fu_1769_p3 = ((cmp472_i_i_i_reg_2300_pp0_iter5_reg[0:0] == 1'b1) ? select_ln15965_1_fu_1761_p3 : v12580_fu_1750_p2);
assign select_ln15975_1_fu_1787_p3 = ((v12590_fu_1781_p2[0:0] == 1'b1) ? 8'd127 : 8'd126);
assign select_ln15975_fu_1795_p3 = ((cmp472_i_i_i_reg_2300_pp0_iter5_reg[0:0] == 1'b1) ? select_ln15975_1_fu_1787_p3 : v12589_fu_1776_p2);
assign select_ln15985_1_fu_1813_p3 = ((v12599_fu_1807_p2[0:0] == 1'b1) ? 8'd127 : 8'd126);
assign select_ln15985_fu_1821_p3 = ((cmp472_i_i_i_reg_2300_pp0_iter5_reg[0:0] == 1'b1) ? select_ln15985_1_fu_1813_p3 : v12598_fu_1802_p2);
assign select_ln15995_1_fu_1839_p3 = ((v12608_fu_1833_p2[0:0] == 1'b1) ? 8'd127 : 8'd126);
assign select_ln15995_fu_1847_p3 = ((cmp472_i_i_i_reg_2300_pp0_iter5_reg[0:0] == 1'b1) ? select_ln15995_1_fu_1839_p3 : v12607_fu_1828_p2);
assign select_ln16006_1_fu_1865_p3 = ((v12618_fu_1859_p2[0:0] == 1'b1) ? 8'd127 : 8'd126);
assign select_ln16006_fu_1873_p3 = ((cmp472_i_i_i_reg_2300_pp0_iter5_reg[0:0] == 1'b1) ? select_ln16006_1_fu_1865_p3 : v12617_fu_1854_p2);
assign select_ln16016_1_fu_1891_p3 = ((v12627_fu_1885_p2[0:0] == 1'b1) ? 8'd127 : 8'd126);
assign select_ln16016_fu_1899_p3 = ((cmp472_i_i_i_reg_2300_pp0_iter5_reg[0:0] == 1'b1) ? select_ln16016_1_fu_1891_p3 : v12626_fu_1880_p2);
assign select_ln16026_1_fu_1917_p3 = ((v12636_fu_1911_p2[0:0] == 1'b1) ? 8'd127 : 8'd126);
assign select_ln16026_fu_1925_p3 = ((cmp472_i_i_i_reg_2300_pp0_iter5_reg[0:0] == 1'b1) ? select_ln16026_1_fu_1917_p3 : v12635_fu_1906_p2);
assign select_ln16036_1_fu_1943_p3 = ((v12645_fu_1937_p2[0:0] == 1'b1) ? 8'd127 : 8'd126);
assign select_ln16036_fu_1951_p3 = ((cmp472_i_i_i_reg_2300_pp0_iter5_reg[0:0] == 1'b1) ? select_ln16036_1_fu_1943_p3 : v12644_fu_1932_p2);
assign select_ln16047_1_fu_1969_p3 = ((v12655_fu_1963_p2[0:0] == 1'b1) ? 8'd127 : 8'd126);
assign select_ln16047_fu_1977_p3 = ((cmp472_i_i_i_reg_2300_pp0_iter5_reg[0:0] == 1'b1) ? select_ln16047_1_fu_1969_p3 : v12654_fu_1958_p2);
assign select_ln16057_1_fu_1995_p3 = ((v12664_fu_1989_p2[0:0] == 1'b1) ? 8'd127 : 8'd126);
assign select_ln16057_fu_2003_p3 = ((cmp472_i_i_i_reg_2300_pp0_iter5_reg[0:0] == 1'b1) ? select_ln16057_1_fu_1995_p3 : v12663_fu_1984_p2);
assign select_ln16067_1_fu_2021_p3 = ((v12673_fu_2015_p2[0:0] == 1'b1) ? 8'd127 : 8'd126);
assign select_ln16067_fu_2029_p3 = ((cmp472_i_i_i_reg_2300_pp0_iter5_reg[0:0] == 1'b1) ? select_ln16067_1_fu_2021_p3 : v12672_fu_2010_p2);
assign select_ln16077_1_fu_2047_p3 = ((v12682_fu_2041_p2[0:0] == 1'b1) ? 8'd127 : 8'd126);
assign select_ln16077_fu_2055_p3 = ((cmp472_i_i_i_reg_2300_pp0_iter5_reg[0:0] == 1'b1) ? select_ln16077_1_fu_2047_p3 : v12681_fu_2036_p2);
assign sub_ln15772_fu_1361_p2 = (tmp_322_fu_1351_p3 - zext_ln15773_2_fu_1358_p1);
assign sub_ln15773_fu_1185_p2 = (p_shl38_fu_1177_p3 - zext_ln15773_1_fu_1173_p1);
assign sub_ln15902_1_fu_1419_p2 = (p_shl36_fu_1412_p3 - zext_ln15902_3_fu_1409_p1);
assign sub_ln15902_fu_1394_p2 = (p_shl37_fu_1387_p3 - zext_ln15902_fu_1384_p1);
assign tmp_322_fu_1351_p3 = {{trunc_ln15773_reg_2337}, {3'd0}};
assign tmp_fu_1330_p3 = {{lshr_ln43_reg_2320}, {4'd0}};
assign trunc_ln15773_fu_1256_p1 = add_ln15773_fu_1250_p2[6:0];
assign v12392_cast9_cast_i_i_fu_1201_p1 = empty_319_fu_1197_p1;
assign v12392_fu_1075_p3 = ((icmp_ln15769294_reg_914[0:0] == 1'b1) ? add_ln15767_fu_1051_p2 : v12392286_fu_196);
assign v12393_fu_1121_p3 = ((and_ln15767_1_fu_1070_p2[0:0] == 1'b1) ? add_ln15769_fu_1083_p2 : select_ln15767_fu_1057_p3);
assign v12394_fu_1155_p3 = ((icmp_ln15771_mid211_fu_1115_p2[0:0] == 1'b1) ? add_ln15770_fu_1129_p2 : v12394_mid26_fu_1095_p3);
assign v12394_mid26_fu_1095_p3 = ((empty_fu_1089_p2[0:0] == 1'b1) ? 4'd0 : v12394290_fu_212);
assign v12395_fu_1270_p2 = (v12395_mid2_fu_1147_p3 + 4'd2);
assign v12395_mid2_fu_1147_p3 = ((empty_318_fu_1141_p2[0:0] == 1'b1) ? 4'd0 : v12395291_fu_216);
assign v12400_fu_1534_p3 = ((cmp33_i_i_i_reg_2280_pp0_iter5_reg[0:0] == 1'b1) ? v12750_15_i_q0 : v12753_15_i_q1);
assign v12409_fu_1541_p3 = ((cmp33_i_i_i_reg_2280_pp0_iter5_reg[0:0] == 1'b1) ? v12750_14_i_q0 : v12753_14_i_q1);
assign v12418_fu_1548_p3 = ((cmp33_i_i_i_reg_2280_pp0_iter5_reg[0:0] == 1'b1) ? v12750_13_i_q0 : v12753_13_i_q1);
assign v12427_fu_1555_p3 = ((cmp33_i_i_i_reg_2280_pp0_iter5_reg[0:0] == 1'b1) ? v12750_12_i_q0 : v12753_12_i_q1);
assign v12436_fu_1562_p3 = ((cmp33_i_i_i_reg_2280_pp0_iter5_reg[0:0] == 1'b1) ? v12750_11_i_q0 : v12753_11_i_q1);
assign v12444_fu_1569_p3 = ((cmp33_i_i_i_reg_2280_pp0_iter5_reg[0:0] == 1'b1) ? v12750_10_i_q0 : v12753_10_i_q1);
assign v12452_fu_1576_p3 = ((cmp33_i_i_i_reg_2280_pp0_iter5_reg[0:0] == 1'b1) ? v12750_9_i_q0 : v12753_9_i_q1);
assign v12460_fu_1583_p3 = ((cmp33_i_i_i_reg_2280_pp0_iter5_reg[0:0] == 1'b1) ? v12750_8_i_q0 : v12753_8_i_q1);
assign v12469_fu_1590_p3 = ((cmp33_i_i_i_reg_2280_pp0_iter5_reg[0:0] == 1'b1) ? v12750_7_i_q0 : v12753_7_i_q1);
assign v12477_fu_1597_p3 = ((cmp33_i_i_i_reg_2280_pp0_iter5_reg[0:0] == 1'b1) ? v12750_6_i_q0 : v12753_6_i_q1);
assign v12485_fu_1604_p3 = ((cmp33_i_i_i_reg_2280_pp0_iter5_reg[0:0] == 1'b1) ? v12750_5_i_q0 : v12753_5_i_q1);
assign v12493_fu_1611_p3 = ((cmp33_i_i_i_reg_2280_pp0_iter5_reg[0:0] == 1'b1) ? v12750_4_i_q0 : v12753_4_i_q1);
assign v12502_fu_1618_p3 = ((cmp33_i_i_i_reg_2280_pp0_iter5_reg[0:0] == 1'b1) ? v12750_3_i_q0 : v12753_3_i_q1);
assign v12510_fu_1625_p3 = ((cmp33_i_i_i_reg_2280_pp0_iter5_reg[0:0] == 1'b1) ? v12750_2_i_q0 : v12753_2_i_q1);
assign v12518_fu_1632_p3 = ((cmp33_i_i_i_reg_2280_pp0_iter5_reg[0:0] == 1'b1) ? v12750_1_i_q0 : v12753_1_i_q1);
assign v12526_fu_1639_p3 = ((cmp33_i_i_i_reg_2280_pp0_iter5_reg[0:0] == 1'b1) ? v12750_i_q0 : v12753_i_q1);
assign v12540_fu_1646_p0 = grp_fu_2062_p3;
assign v12540_fu_1646_p2 = ($signed(v12540_fu_1646_p0) + $signed(v12400_fu_1534_p3));
assign v12541_fu_1651_p2 = ((v12540_fu_1646_p2 == 8'd127) ? 1'b1 : 1'b0);
assign v12550_fu_1672_p0 = grp_fu_2071_p3;
assign v12550_fu_1672_p2 = ($signed(v12550_fu_1672_p0) + $signed(v12409_fu_1541_p3));
assign v12551_fu_1677_p2 = ((v12550_fu_1672_p2 == 8'd127) ? 1'b1 : 1'b0);
assign v12560_fu_1698_p0 = grp_fu_2080_p3;
assign v12560_fu_1698_p2 = ($signed(v12560_fu_1698_p0) + $signed(v12418_fu_1548_p3));
assign v12561_fu_1703_p2 = ((v12560_fu_1698_p2 == 8'd127) ? 1'b1 : 1'b0);
assign v12570_fu_1724_p0 = grp_fu_2089_p3;
assign v12570_fu_1724_p2 = ($signed(v12570_fu_1724_p0) + $signed(v12427_fu_1555_p3));
assign v12571_fu_1729_p2 = ((v12570_fu_1724_p2 == 8'd127) ? 1'b1 : 1'b0);
assign v12580_fu_1750_p0 = grp_fu_2098_p3;
assign v12580_fu_1750_p2 = ($signed(v12580_fu_1750_p0) + $signed(v12436_fu_1562_p3));
assign v12581_fu_1755_p2 = ((v12580_fu_1750_p2 == 8'd127) ? 1'b1 : 1'b0);
assign v12589_fu_1776_p0 = grp_fu_2107_p3;
assign v12589_fu_1776_p2 = ($signed(v12589_fu_1776_p0) + $signed(v12444_fu_1569_p3));
assign v12590_fu_1781_p2 = ((v12589_fu_1776_p2 == 8'd127) ? 1'b1 : 1'b0);
assign v12598_fu_1802_p0 = grp_fu_2116_p3;
assign v12598_fu_1802_p2 = ($signed(v12598_fu_1802_p0) + $signed(v12452_fu_1576_p3));
assign v12599_fu_1807_p2 = ((v12598_fu_1802_p2 == 8'd127) ? 1'b1 : 1'b0);
assign v12607_fu_1828_p0 = grp_fu_2125_p3;
assign v12607_fu_1828_p2 = ($signed(v12607_fu_1828_p0) + $signed(v12460_fu_1583_p3));
assign v12608_fu_1833_p2 = ((v12607_fu_1828_p2 == 8'd127) ? 1'b1 : 1'b0);
assign v12617_fu_1854_p0 = grp_fu_2134_p3;
assign v12617_fu_1854_p2 = ($signed(v12617_fu_1854_p0) + $signed(v12469_fu_1590_p3));
assign v12618_fu_1859_p2 = ((v12617_fu_1854_p2 == 8'd127) ? 1'b1 : 1'b0);
assign v12626_fu_1880_p0 = grp_fu_2143_p3;
assign v12626_fu_1880_p2 = ($signed(v12626_fu_1880_p0) + $signed(v12477_fu_1597_p3));
assign v12627_fu_1885_p2 = ((v12626_fu_1880_p2 == 8'd127) ? 1'b1 : 1'b0);
assign v12635_fu_1906_p0 = grp_fu_2152_p3;
assign v12635_fu_1906_p2 = ($signed(v12635_fu_1906_p0) + $signed(v12485_fu_1604_p3));
assign v12636_fu_1911_p2 = ((v12635_fu_1906_p2 == 8'd127) ? 1'b1 : 1'b0);
assign v12644_fu_1932_p0 = grp_fu_2161_p3;
assign v12644_fu_1932_p2 = ($signed(v12644_fu_1932_p0) + $signed(v12493_fu_1611_p3));
assign v12645_fu_1937_p2 = ((v12644_fu_1932_p2 == 8'd127) ? 1'b1 : 1'b0);
assign v12654_fu_1958_p0 = grp_fu_2170_p3;
assign v12654_fu_1958_p2 = ($signed(v12654_fu_1958_p0) + $signed(v12502_fu_1618_p3));
assign v12655_fu_1963_p2 = ((v12654_fu_1958_p2 == 8'd127) ? 1'b1 : 1'b0);
assign v12663_fu_1984_p0 = grp_fu_2179_p3;
assign v12663_fu_1984_p2 = ($signed(v12663_fu_1984_p0) + $signed(v12510_fu_1625_p3));
assign v12664_fu_1989_p2 = ((v12663_fu_1984_p2 == 8'd127) ? 1'b1 : 1'b0);
assign v12672_fu_2010_p0 = grp_fu_2188_p3;
assign v12672_fu_2010_p2 = ($signed(v12672_fu_2010_p0) + $signed(v12518_fu_1632_p3));
assign v12673_fu_2015_p2 = ((v12672_fu_2010_p2 == 8'd127) ? 1'b1 : 1'b0);
assign v12681_fu_2036_p0 = grp_fu_2197_p3;
assign v12681_fu_2036_p2 = ($signed(v12681_fu_2036_p0) + $signed(v12526_fu_1639_p3));
assign v12682_fu_2041_p2 = ((v12681_fu_2036_p2 == 8'd127) ? 1'b1 : 1'b0);
assign v12750_10_i_address0 = zext_ln15902_6_fu_1434_p1;
assign v12750_10_i_ce0 = v12750_10_i_ce0_local;
assign v12750_11_i_address0 = zext_ln15902_6_fu_1434_p1;
assign v12750_11_i_ce0 = v12750_11_i_ce0_local;
assign v12750_12_i_address0 = zext_ln15902_6_fu_1434_p1;
assign v12750_12_i_ce0 = v12750_12_i_ce0_local;
assign v12750_13_i_address0 = zext_ln15902_6_fu_1434_p1;
assign v12750_13_i_ce0 = v12750_13_i_ce0_local;
assign v12750_14_i_address0 = zext_ln15902_6_fu_1434_p1;
assign v12750_14_i_ce0 = v12750_14_i_ce0_local;
assign v12750_15_i_address0 = zext_ln15902_6_fu_1434_p1;
assign v12750_15_i_ce0 = v12750_15_i_ce0_local;
assign v12750_1_i_address0 = zext_ln15902_6_fu_1434_p1;
assign v12750_1_i_ce0 = v12750_1_i_ce0_local;
assign v12750_2_i_address0 = zext_ln15902_6_fu_1434_p1;
assign v12750_2_i_ce0 = v12750_2_i_ce0_local;
assign v12750_3_i_address0 = zext_ln15902_6_fu_1434_p1;
assign v12750_3_i_ce0 = v12750_3_i_ce0_local;
assign v12750_4_i_address0 = zext_ln15902_6_fu_1434_p1;
assign v12750_4_i_ce0 = v12750_4_i_ce0_local;
assign v12750_5_i_address0 = zext_ln15902_6_fu_1434_p1;
assign v12750_5_i_ce0 = v12750_5_i_ce0_local;
assign v12750_6_i_address0 = zext_ln15902_6_fu_1434_p1;
assign v12750_6_i_ce0 = v12750_6_i_ce0_local;
assign v12750_7_i_address0 = zext_ln15902_6_fu_1434_p1;
assign v12750_7_i_ce0 = v12750_7_i_ce0_local;
assign v12750_8_i_address0 = zext_ln15902_6_fu_1434_p1;
assign v12750_8_i_ce0 = v12750_8_i_ce0_local;
assign v12750_9_i_address0 = zext_ln15902_6_fu_1434_p1;
assign v12750_9_i_ce0 = v12750_9_i_ce0_local;
assign v12750_i_address0 = zext_ln15902_6_fu_1434_p1;
assign v12750_i_ce0 = v12750_i_ce0_local;
assign v12751_1_i_address0 = p_cast_reg_2358;
assign v12751_1_i_ce0 = v12751_1_i_ce0_local;
assign v12751_2_i_address0 = p_cast_fu_1343_p1;
assign v12751_2_i_ce0 = v12751_2_i_ce0_local;
assign v12751_3_i_address0 = p_cast_reg_2358;
assign v12751_3_i_ce0 = v12751_3_i_ce0_local;
assign v12751_4_i_address0 = p_cast_fu_1343_p1;
assign v12751_4_i_ce0 = v12751_4_i_ce0_local;
assign v12751_5_i_address0 = p_cast_reg_2358;
assign v12751_5_i_ce0 = v12751_5_i_ce0_local;
assign v12751_6_i_address0 = p_cast_fu_1343_p1;
assign v12751_6_i_ce0 = v12751_6_i_ce0_local;
assign v12751_7_i_address0 = p_cast_reg_2358;
assign v12751_7_i_ce0 = v12751_7_i_ce0_local;
assign v12751_i_address0 = p_cast_fu_1343_p1;
assign v12751_i_ce0 = v12751_i_ce0_local;
assign v12752_1_i_address0 = zext_ln15773_3_fu_1376_p1;
assign v12752_1_i_ce0 = v12752_1_i_ce0_local;
assign v12752_2_i_address0 = zext_ln15773_3_fu_1376_p1;
assign v12752_2_i_ce0 = v12752_2_i_ce0_local;
assign v12752_3_i_address0 = zext_ln15773_3_fu_1376_p1;
assign v12752_3_i_ce0 = v12752_3_i_ce0_local;
assign v12752_4_i_address0 = zext_ln15773_3_reg_2386;
assign v12752_4_i_ce0 = v12752_4_i_ce0_local;
assign v12752_5_i_address0 = zext_ln15773_3_reg_2386;
assign v12752_5_i_ce0 = v12752_5_i_ce0_local;
assign v12752_6_i_address0 = zext_ln15773_3_reg_2386;
assign v12752_6_i_ce0 = v12752_6_i_ce0_local;
assign v12752_7_i_address0 = zext_ln15773_3_reg_2386;
assign v12752_7_i_ce0 = v12752_7_i_ce0_local;
assign v12752_i_address0 = zext_ln15773_3_fu_1376_p1;
assign v12752_i_ce0 = v12752_i_ce0_local;
assign v12753_10_i_address0 = v12753_10_i_addr_reg_2648_pp0_iter6_reg;
assign v12753_10_i_address1 = zext_ln15902_6_fu_1434_p1;
assign v12753_10_i_ce0 = v12753_10_i_ce0_local;
assign v12753_10_i_ce1 = v12753_10_i_ce1_local;
assign v12753_10_i_d0 = select_ln15975_reg_2869;
assign v12753_10_i_we0 = v12753_10_i_we0_local;
assign v12753_11_i_address0 = v12753_11_i_addr_reg_2654_pp0_iter6_reg;
assign v12753_11_i_address1 = zext_ln15902_6_fu_1434_p1;
assign v12753_11_i_ce0 = v12753_11_i_ce0_local;
assign v12753_11_i_ce1 = v12753_11_i_ce1_local;
assign v12753_11_i_d0 = select_ln15965_reg_2864;
assign v12753_11_i_we0 = v12753_11_i_we0_local;
assign v12753_12_i_address0 = v12753_12_i_addr_reg_2660_pp0_iter6_reg;
assign v12753_12_i_address1 = zext_ln15902_6_fu_1434_p1;
assign v12753_12_i_ce0 = v12753_12_i_ce0_local;
assign v12753_12_i_ce1 = v12753_12_i_ce1_local;
assign v12753_12_i_d0 = select_ln15954_reg_2859;
assign v12753_12_i_we0 = v12753_12_i_we0_local;
assign v12753_13_i_address0 = v12753_13_i_addr_reg_2666_pp0_iter6_reg;
assign v12753_13_i_address1 = zext_ln15902_6_fu_1434_p1;
assign v12753_13_i_ce0 = v12753_13_i_ce0_local;
assign v12753_13_i_ce1 = v12753_13_i_ce1_local;
assign v12753_13_i_d0 = select_ln15943_reg_2854;
assign v12753_13_i_we0 = v12753_13_i_we0_local;
assign v12753_14_i_address0 = v12753_14_i_addr_reg_2672_pp0_iter6_reg;
assign v12753_14_i_address1 = zext_ln15902_6_fu_1434_p1;
assign v12753_14_i_ce0 = v12753_14_i_ce0_local;
assign v12753_14_i_ce1 = v12753_14_i_ce1_local;
assign v12753_14_i_d0 = select_ln15932_reg_2849;
assign v12753_14_i_we0 = v12753_14_i_we0_local;
assign v12753_15_i_address0 = v12753_15_i_addr_reg_2678_pp0_iter6_reg;
assign v12753_15_i_address1 = zext_ln15902_6_fu_1434_p1;
assign v12753_15_i_ce0 = v12753_15_i_ce0_local;
assign v12753_15_i_ce1 = v12753_15_i_ce1_local;
assign v12753_15_i_d0 = select_ln15921_reg_2844;
assign v12753_15_i_we0 = v12753_15_i_we0_local;
assign v12753_1_i_address0 = v12753_1_i_addr_reg_2594_pp0_iter6_reg;
assign v12753_1_i_address1 = zext_ln15902_6_fu_1434_p1;
assign v12753_1_i_ce0 = v12753_1_i_ce0_local;
assign v12753_1_i_ce1 = v12753_1_i_ce1_local;
assign v12753_1_i_d0 = select_ln16067_reg_2914;
assign v12753_1_i_we0 = v12753_1_i_we0_local;
assign v12753_2_i_address0 = v12753_2_i_addr_reg_2600_pp0_iter6_reg;
assign v12753_2_i_address1 = zext_ln15902_6_fu_1434_p1;
assign v12753_2_i_ce0 = v12753_2_i_ce0_local;
assign v12753_2_i_ce1 = v12753_2_i_ce1_local;
assign v12753_2_i_d0 = select_ln16057_reg_2909;
assign v12753_2_i_we0 = v12753_2_i_we0_local;
assign v12753_3_i_address0 = v12753_3_i_addr_reg_2606_pp0_iter6_reg;
assign v12753_3_i_address1 = zext_ln15902_6_fu_1434_p1;
assign v12753_3_i_ce0 = v12753_3_i_ce0_local;
assign v12753_3_i_ce1 = v12753_3_i_ce1_local;
assign v12753_3_i_d0 = select_ln16047_reg_2904;
assign v12753_3_i_we0 = v12753_3_i_we0_local;
assign v12753_4_i_address0 = v12753_4_i_addr_reg_2612_pp0_iter6_reg;
assign v12753_4_i_address1 = zext_ln15902_6_fu_1434_p1;
assign v12753_4_i_ce0 = v12753_4_i_ce0_local;
assign v12753_4_i_ce1 = v12753_4_i_ce1_local;
assign v12753_4_i_d0 = select_ln16036_reg_2899;
assign v12753_4_i_we0 = v12753_4_i_we0_local;
assign v12753_5_i_address0 = v12753_5_i_addr_reg_2618_pp0_iter6_reg;
assign v12753_5_i_address1 = zext_ln15902_6_fu_1434_p1;
assign v12753_5_i_ce0 = v12753_5_i_ce0_local;
assign v12753_5_i_ce1 = v12753_5_i_ce1_local;
assign v12753_5_i_d0 = select_ln16026_reg_2894;
assign v12753_5_i_we0 = v12753_5_i_we0_local;
assign v12753_6_i_address0 = v12753_6_i_addr_reg_2624_pp0_iter6_reg;
assign v12753_6_i_address1 = zext_ln15902_6_fu_1434_p1;
assign v12753_6_i_ce0 = v12753_6_i_ce0_local;
assign v12753_6_i_ce1 = v12753_6_i_ce1_local;
assign v12753_6_i_d0 = select_ln16016_reg_2889;
assign v12753_6_i_we0 = v12753_6_i_we0_local;
assign v12753_7_i_address0 = v12753_7_i_addr_reg_2630_pp0_iter6_reg;
assign v12753_7_i_address1 = zext_ln15902_6_fu_1434_p1;
assign v12753_7_i_ce0 = v12753_7_i_ce0_local;
assign v12753_7_i_ce1 = v12753_7_i_ce1_local;
assign v12753_7_i_d0 = select_ln16006_reg_2884;
assign v12753_7_i_we0 = v12753_7_i_we0_local;
assign v12753_8_i_address0 = v12753_8_i_addr_reg_2636_pp0_iter6_reg;
assign v12753_8_i_address1 = zext_ln15902_6_fu_1434_p1;
assign v12753_8_i_ce0 = v12753_8_i_ce0_local;
assign v12753_8_i_ce1 = v12753_8_i_ce1_local;
assign v12753_8_i_d0 = select_ln15995_reg_2879;
assign v12753_8_i_we0 = v12753_8_i_we0_local;
assign v12753_9_i_address0 = v12753_9_i_addr_reg_2642_pp0_iter6_reg;
assign v12753_9_i_address1 = zext_ln15902_6_fu_1434_p1;
assign v12753_9_i_ce0 = v12753_9_i_ce0_local;
assign v12753_9_i_ce1 = v12753_9_i_ce1_local;
assign v12753_9_i_d0 = select_ln15985_reg_2874;
assign v12753_9_i_we0 = v12753_9_i_we0_local;
assign v12753_i_address0 = v12753_i_addr_reg_2588_pp0_iter6_reg;
assign v12753_i_address1 = zext_ln15902_6_fu_1434_p1;
assign v12753_i_ce0 = v12753_i_ce0_local;
assign v12753_i_ce1 = v12753_i_ce1_local;
assign v12753_i_d0 = select_ln16077_reg_2919;
assign v12753_i_we0 = v12753_i_we0_local;
assign xor_ln15767_fu_988_p2 = (ap_phi_mux_icmp_ln15769294_phi_fu_917_p4 ^ 1'd1);
assign zext_ln15773_1_fu_1173_p1 = lshr_ln_fu_1163_p4;
assign zext_ln15773_2_fu_1358_p1 = add_ln15773_reg_2332;
assign zext_ln15773_3_fu_1376_p1 = add_ln15773_1_fu_1370_p2;
assign zext_ln15773_fu_1327_p1 = lshr_ln_reg_2275;
assign zext_ln15902_1_fu_1246_p1 = lshr_ln44_fu_1236_p4;
assign zext_ln15902_2_fu_1400_p1 = lshr_ln44_reg_2327_pp0_iter3_reg;
assign zext_ln15902_3_fu_1409_p1 = add_ln15902_reg_2550;
assign zext_ln15902_4_fu_1367_p1 = lshr_ln45_reg_2342;
assign zext_ln15902_5_fu_1425_p1 = lshr_ln45_reg_2342_pp0_iter4_reg;
assign zext_ln15902_6_fu_1434_p1 = add_ln15902_1_fu_1428_p2;
assign zext_ln15902_fu_1384_p1 = lshr_ln43_reg_2320_pp0_iter3_reg;
always @ (posedge ap_clk) begin
    p_cast_reg_2358[63:7] <= 57'b000000000000000000000000000000000000000000000000000000000;
    zext_ln15773_3_reg_2386[63:10] <= 54'b000000000000000000000000000000000000000000000000000000;
end
endmodule 