
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//df_gcc_-O0:     file format elf64-littleaarch64


Disassembly of section .init:

0000000000401c80 <.init>:
  401c80:	stp	x29, x30, [sp, #-16]!
  401c84:	mov	x29, sp
  401c88:	bl	4022a0 <__fxstatat@plt+0x60>
  401c8c:	ldp	x29, x30, [sp], #16
  401c90:	ret

Disassembly of section .plt:

0000000000401ca0 <mbrtowc@plt-0x20>:
  401ca0:	stp	x16, x30, [sp, #-16]!
  401ca4:	adrp	x16, 429000 <__fxstatat@plt+0x26dc0>
  401ca8:	ldr	x17, [x16, #4088]
  401cac:	add	x16, x16, #0xff8
  401cb0:	br	x17
  401cb4:	nop
  401cb8:	nop
  401cbc:	nop

0000000000401cc0 <mbrtowc@plt>:
  401cc0:	adrp	x16, 42a000 <__fxstatat@plt+0x27dc0>
  401cc4:	ldr	x17, [x16]
  401cc8:	add	x16, x16, #0x0
  401ccc:	br	x17

0000000000401cd0 <memcpy@plt>:
  401cd0:	adrp	x16, 42a000 <__fxstatat@plt+0x27dc0>
  401cd4:	ldr	x17, [x16, #8]
  401cd8:	add	x16, x16, #0x8
  401cdc:	br	x17

0000000000401ce0 <memmove@plt>:
  401ce0:	adrp	x16, 42a000 <__fxstatat@plt+0x27dc0>
  401ce4:	ldr	x17, [x16, #16]
  401ce8:	add	x16, x16, #0x10
  401cec:	br	x17

0000000000401cf0 <_exit@plt>:
  401cf0:	adrp	x16, 42a000 <__fxstatat@plt+0x27dc0>
  401cf4:	ldr	x17, [x16, #24]
  401cf8:	add	x16, x16, #0x18
  401cfc:	br	x17

0000000000401d00 <getcwd@plt>:
  401d00:	adrp	x16, 42a000 <__fxstatat@plt+0x27dc0>
  401d04:	ldr	x17, [x16, #32]
  401d08:	add	x16, x16, #0x20
  401d0c:	br	x17

0000000000401d10 <strlen@plt>:
  401d10:	adrp	x16, 42a000 <__fxstatat@plt+0x27dc0>
  401d14:	ldr	x17, [x16, #40]
  401d18:	add	x16, x16, #0x28
  401d1c:	br	x17

0000000000401d20 <mbstowcs@plt>:
  401d20:	adrp	x16, 42a000 <__fxstatat@plt+0x27dc0>
  401d24:	ldr	x17, [x16, #48]
  401d28:	add	x16, x16, #0x30
  401d2c:	br	x17

0000000000401d30 <exit@plt>:
  401d30:	adrp	x16, 42a000 <__fxstatat@plt+0x27dc0>
  401d34:	ldr	x17, [x16, #56]
  401d38:	add	x16, x16, #0x38
  401d3c:	br	x17

0000000000401d40 <error@plt>:
  401d40:	adrp	x16, 42a000 <__fxstatat@plt+0x27dc0>
  401d44:	ldr	x17, [x16, #64]
  401d48:	add	x16, x16, #0x40
  401d4c:	br	x17

0000000000401d50 <fchdir@plt>:
  401d50:	adrp	x16, 42a000 <__fxstatat@plt+0x27dc0>
  401d54:	ldr	x17, [x16, #72]
  401d58:	add	x16, x16, #0x48
  401d5c:	br	x17

0000000000401d60 <readlink@plt>:
  401d60:	adrp	x16, 42a000 <__fxstatat@plt+0x27dc0>
  401d64:	ldr	x17, [x16, #80]
  401d68:	add	x16, x16, #0x50
  401d6c:	br	x17

0000000000401d70 <ferror_unlocked@plt>:
  401d70:	adrp	x16, 42a000 <__fxstatat@plt+0x27dc0>
  401d74:	ldr	x17, [x16, #88]
  401d78:	add	x16, x16, #0x58
  401d7c:	br	x17

0000000000401d80 <sprintf@plt>:
  401d80:	adrp	x16, 42a000 <__fxstatat@plt+0x27dc0>
  401d84:	ldr	x17, [x16, #96]
  401d88:	add	x16, x16, #0x60
  401d8c:	br	x17

0000000000401d90 <__cxa_atexit@plt>:
  401d90:	adrp	x16, 42a000 <__fxstatat@plt+0x27dc0>
  401d94:	ldr	x17, [x16, #104]
  401d98:	add	x16, x16, #0x68
  401d9c:	br	x17

0000000000401da0 <iswcntrl@plt>:
  401da0:	adrp	x16, 42a000 <__fxstatat@plt+0x27dc0>
  401da4:	ldr	x17, [x16, #112]
  401da8:	add	x16, x16, #0x70
  401dac:	br	x17

0000000000401db0 <statfs@plt>:
  401db0:	adrp	x16, 42a000 <__fxstatat@plt+0x27dc0>
  401db4:	ldr	x17, [x16, #120]
  401db8:	add	x16, x16, #0x78
  401dbc:	br	x17

0000000000401dc0 <asprintf@plt>:
  401dc0:	adrp	x16, 42a000 <__fxstatat@plt+0x27dc0>
  401dc4:	ldr	x17, [x16, #128]
  401dc8:	add	x16, x16, #0x80
  401dcc:	br	x17

0000000000401dd0 <lseek@plt>:
  401dd0:	adrp	x16, 42a000 <__fxstatat@plt+0x27dc0>
  401dd4:	ldr	x17, [x16, #136]
  401dd8:	add	x16, x16, #0x88
  401ddc:	br	x17

0000000000401de0 <__fpending@plt>:
  401de0:	adrp	x16, 42a000 <__fxstatat@plt+0x27dc0>
  401de4:	ldr	x17, [x16, #144]
  401de8:	add	x16, x16, #0x90
  401dec:	br	x17

0000000000401df0 <gnu_dev_makedev@plt>:
  401df0:	adrp	x16, 42a000 <__fxstatat@plt+0x27dc0>
  401df4:	ldr	x17, [x16, #152]
  401df8:	add	x16, x16, #0x98
  401dfc:	br	x17

0000000000401e00 <localeconv@plt>:
  401e00:	adrp	x16, 42a000 <__fxstatat@plt+0x27dc0>
  401e04:	ldr	x17, [x16, #160]
  401e08:	add	x16, x16, #0xa0
  401e0c:	br	x17

0000000000401e10 <fileno@plt>:
  401e10:	adrp	x16, 42a000 <__fxstatat@plt+0x27dc0>
  401e14:	ldr	x17, [x16, #168]
  401e18:	add	x16, x16, #0xa8
  401e1c:	br	x17

0000000000401e20 <putc_unlocked@plt>:
  401e20:	adrp	x16, 42a000 <__fxstatat@plt+0x27dc0>
  401e24:	ldr	x17, [x16, #176]
  401e28:	add	x16, x16, #0xb0
  401e2c:	br	x17

0000000000401e30 <fclose@plt>:
  401e30:	adrp	x16, 42a000 <__fxstatat@plt+0x27dc0>
  401e34:	ldr	x17, [x16, #184]
  401e38:	add	x16, x16, #0xb8
  401e3c:	br	x17

0000000000401e40 <nl_langinfo@plt>:
  401e40:	adrp	x16, 42a000 <__fxstatat@plt+0x27dc0>
  401e44:	ldr	x17, [x16, #192]
  401e48:	add	x16, x16, #0xc0
  401e4c:	br	x17

0000000000401e50 <fopen@plt>:
  401e50:	adrp	x16, 42a000 <__fxstatat@plt+0x27dc0>
  401e54:	ldr	x17, [x16, #200]
  401e58:	add	x16, x16, #0xc8
  401e5c:	br	x17

0000000000401e60 <malloc@plt>:
  401e60:	adrp	x16, 42a000 <__fxstatat@plt+0x27dc0>
  401e64:	ldr	x17, [x16, #208]
  401e68:	add	x16, x16, #0xd0
  401e6c:	br	x17

0000000000401e70 <wcwidth@plt>:
  401e70:	adrp	x16, 42a000 <__fxstatat@plt+0x27dc0>
  401e74:	ldr	x17, [x16, #216]
  401e78:	add	x16, x16, #0xd8
  401e7c:	br	x17

0000000000401e80 <open@plt>:
  401e80:	adrp	x16, 42a000 <__fxstatat@plt+0x27dc0>
  401e84:	ldr	x17, [x16, #224]
  401e88:	add	x16, x16, #0xe0
  401e8c:	br	x17

0000000000401e90 <wcswidth@plt>:
  401e90:	adrp	x16, 42a000 <__fxstatat@plt+0x27dc0>
  401e94:	ldr	x17, [x16, #232]
  401e98:	add	x16, x16, #0xe8
  401e9c:	br	x17

0000000000401ea0 <strncmp@plt>:
  401ea0:	adrp	x16, 42a000 <__fxstatat@plt+0x27dc0>
  401ea4:	ldr	x17, [x16, #240]
  401ea8:	add	x16, x16, #0xf0
  401eac:	br	x17

0000000000401eb0 <bindtextdomain@plt>:
  401eb0:	adrp	x16, 42a000 <__fxstatat@plt+0x27dc0>
  401eb4:	ldr	x17, [x16, #248]
  401eb8:	add	x16, x16, #0xf8
  401ebc:	br	x17

0000000000401ec0 <__libc_start_main@plt>:
  401ec0:	adrp	x16, 42a000 <__fxstatat@plt+0x27dc0>
  401ec4:	ldr	x17, [x16, #256]
  401ec8:	add	x16, x16, #0x100
  401ecc:	br	x17

0000000000401ed0 <strverscmp@plt>:
  401ed0:	adrp	x16, 42a000 <__fxstatat@plt+0x27dc0>
  401ed4:	ldr	x17, [x16, #264]
  401ed8:	add	x16, x16, #0x108
  401edc:	br	x17

0000000000401ee0 <memset@plt>:
  401ee0:	adrp	x16, 42a000 <__fxstatat@plt+0x27dc0>
  401ee4:	ldr	x17, [x16, #272]
  401ee8:	add	x16, x16, #0x110
  401eec:	br	x17

0000000000401ef0 <putchar_unlocked@plt>:
  401ef0:	adrp	x16, 42a000 <__fxstatat@plt+0x27dc0>
  401ef4:	ldr	x17, [x16, #280]
  401ef8:	add	x16, x16, #0x118
  401efc:	br	x17

0000000000401f00 <calloc@plt>:
  401f00:	adrp	x16, 42a000 <__fxstatat@plt+0x27dc0>
  401f04:	ldr	x17, [x16, #288]
  401f08:	add	x16, x16, #0x120
  401f0c:	br	x17

0000000000401f10 <setmntent@plt>:
  401f10:	adrp	x16, 42a000 <__fxstatat@plt+0x27dc0>
  401f14:	ldr	x17, [x16, #296]
  401f18:	add	x16, x16, #0x128
  401f1c:	br	x17

0000000000401f20 <endmntent@plt>:
  401f20:	adrp	x16, 42a000 <__fxstatat@plt+0x27dc0>
  401f24:	ldr	x17, [x16, #304]
  401f28:	add	x16, x16, #0x130
  401f2c:	br	x17

0000000000401f30 <realloc@plt>:
  401f30:	adrp	x16, 42a000 <__fxstatat@plt+0x27dc0>
  401f34:	ldr	x17, [x16, #312]
  401f38:	add	x16, x16, #0x138
  401f3c:	br	x17

0000000000401f40 <strdup@plt>:
  401f40:	adrp	x16, 42a000 <__fxstatat@plt+0x27dc0>
  401f44:	ldr	x17, [x16, #320]
  401f48:	add	x16, x16, #0x140
  401f4c:	br	x17

0000000000401f50 <close@plt>:
  401f50:	adrp	x16, 42a000 <__fxstatat@plt+0x27dc0>
  401f54:	ldr	x17, [x16, #328]
  401f58:	add	x16, x16, #0x148
  401f5c:	br	x17

0000000000401f60 <strrchr@plt>:
  401f60:	adrp	x16, 42a000 <__fxstatat@plt+0x27dc0>
  401f64:	ldr	x17, [x16, #336]
  401f68:	add	x16, x16, #0x150
  401f6c:	br	x17

0000000000401f70 <__gmon_start__@plt>:
  401f70:	adrp	x16, 42a000 <__fxstatat@plt+0x27dc0>
  401f74:	ldr	x17, [x16, #344]
  401f78:	add	x16, x16, #0x158
  401f7c:	br	x17

0000000000401f80 <strtoumax@plt>:
  401f80:	adrp	x16, 42a000 <__fxstatat@plt+0x27dc0>
  401f84:	ldr	x17, [x16, #352]
  401f88:	add	x16, x16, #0x160
  401f8c:	br	x17

0000000000401f90 <abort@plt>:
  401f90:	adrp	x16, 42a000 <__fxstatat@plt+0x27dc0>
  401f94:	ldr	x17, [x16, #360]
  401f98:	add	x16, x16, #0x168
  401f9c:	br	x17

0000000000401fa0 <statvfs@plt>:
  401fa0:	adrp	x16, 42a000 <__fxstatat@plt+0x27dc0>
  401fa4:	ldr	x17, [x16, #368]
  401fa8:	add	x16, x16, #0x170
  401fac:	br	x17

0000000000401fb0 <mbsinit@plt>:
  401fb0:	adrp	x16, 42a000 <__fxstatat@plt+0x27dc0>
  401fb4:	ldr	x17, [x16, #376]
  401fb8:	add	x16, x16, #0x178
  401fbc:	br	x17

0000000000401fc0 <canonicalize_file_name@plt>:
  401fc0:	adrp	x16, 42a000 <__fxstatat@plt+0x27dc0>
  401fc4:	ldr	x17, [x16, #384]
  401fc8:	add	x16, x16, #0x180
  401fcc:	br	x17

0000000000401fd0 <memcmp@plt>:
  401fd0:	adrp	x16, 42a000 <__fxstatat@plt+0x27dc0>
  401fd4:	ldr	x17, [x16, #392]
  401fd8:	add	x16, x16, #0x188
  401fdc:	br	x17

0000000000401fe0 <textdomain@plt>:
  401fe0:	adrp	x16, 42a000 <__fxstatat@plt+0x27dc0>
  401fe4:	ldr	x17, [x16, #400]
  401fe8:	add	x16, x16, #0x190
  401fec:	br	x17

0000000000401ff0 <getopt_long@plt>:
  401ff0:	adrp	x16, 42a000 <__fxstatat@plt+0x27dc0>
  401ff4:	ldr	x17, [x16, #408]
  401ff8:	add	x16, x16, #0x198
  401ffc:	br	x17

0000000000402000 <strcmp@plt>:
  402000:	adrp	x16, 42a000 <__fxstatat@plt+0x27dc0>
  402004:	ldr	x17, [x16, #416]
  402008:	add	x16, x16, #0x1a0
  40200c:	br	x17

0000000000402010 <__ctype_b_loc@plt>:
  402010:	adrp	x16, 42a000 <__fxstatat@plt+0x27dc0>
  402014:	ldr	x17, [x16, #424]
  402018:	add	x16, x16, #0x1a8
  40201c:	br	x17

0000000000402020 <fseeko@plt>:
  402020:	adrp	x16, 42a000 <__fxstatat@plt+0x27dc0>
  402024:	ldr	x17, [x16, #432]
  402028:	add	x16, x16, #0x1b0
  40202c:	br	x17

0000000000402030 <getline@plt>:
  402030:	adrp	x16, 42a000 <__fxstatat@plt+0x27dc0>
  402034:	ldr	x17, [x16, #440]
  402038:	add	x16, x16, #0x1b8
  40203c:	br	x17

0000000000402040 <chdir@plt>:
  402040:	adrp	x16, 42a000 <__fxstatat@plt+0x27dc0>
  402044:	ldr	x17, [x16, #448]
  402048:	add	x16, x16, #0x1c0
  40204c:	br	x17

0000000000402050 <free@plt>:
  402050:	adrp	x16, 42a000 <__fxstatat@plt+0x27dc0>
  402054:	ldr	x17, [x16, #456]
  402058:	add	x16, x16, #0x1c8
  40205c:	br	x17

0000000000402060 <sync@plt>:
  402060:	adrp	x16, 42a000 <__fxstatat@plt+0x27dc0>
  402064:	ldr	x17, [x16, #464]
  402068:	add	x16, x16, #0x1d0
  40206c:	br	x17

0000000000402070 <__ctype_get_mb_cur_max@plt>:
  402070:	adrp	x16, 42a000 <__fxstatat@plt+0x27dc0>
  402074:	ldr	x17, [x16, #472]
  402078:	add	x16, x16, #0x1d8
  40207c:	br	x17

0000000000402080 <mempcpy@plt>:
  402080:	adrp	x16, 42a000 <__fxstatat@plt+0x27dc0>
  402084:	ldr	x17, [x16, #480]
  402088:	add	x16, x16, #0x1e0
  40208c:	br	x17

0000000000402090 <hasmntopt@plt>:
  402090:	adrp	x16, 42a000 <__fxstatat@plt+0x27dc0>
  402094:	ldr	x17, [x16, #488]
  402098:	add	x16, x16, #0x1e8
  40209c:	br	x17

00000000004020a0 <strspn@plt>:
  4020a0:	adrp	x16, 42a000 <__fxstatat@plt+0x27dc0>
  4020a4:	ldr	x17, [x16, #496]
  4020a8:	add	x16, x16, #0x1f0
  4020ac:	br	x17

00000000004020b0 <strchr@plt>:
  4020b0:	adrp	x16, 42a000 <__fxstatat@plt+0x27dc0>
  4020b4:	ldr	x17, [x16, #504]
  4020b8:	add	x16, x16, #0x1f8
  4020bc:	br	x17

00000000004020c0 <memrchr@plt>:
  4020c0:	adrp	x16, 42a000 <__fxstatat@plt+0x27dc0>
  4020c4:	ldr	x17, [x16, #512]
  4020c8:	add	x16, x16, #0x200
  4020cc:	br	x17

00000000004020d0 <fwrite@plt>:
  4020d0:	adrp	x16, 42a000 <__fxstatat@plt+0x27dc0>
  4020d4:	ldr	x17, [x16, #520]
  4020d8:	add	x16, x16, #0x208
  4020dc:	br	x17

00000000004020e0 <fcntl@plt>:
  4020e0:	adrp	x16, 42a000 <__fxstatat@plt+0x27dc0>
  4020e4:	ldr	x17, [x16, #528]
  4020e8:	add	x16, x16, #0x210
  4020ec:	br	x17

00000000004020f0 <fflush@plt>:
  4020f0:	adrp	x16, 42a000 <__fxstatat@plt+0x27dc0>
  4020f4:	ldr	x17, [x16, #536]
  4020f8:	add	x16, x16, #0x218
  4020fc:	br	x17

0000000000402100 <__lxstat@plt>:
  402100:	adrp	x16, 42a000 <__fxstatat@plt+0x27dc0>
  402104:	ldr	x17, [x16, #544]
  402108:	add	x16, x16, #0x220
  40210c:	br	x17

0000000000402110 <memchr@plt>:
  402110:	adrp	x16, 42a000 <__fxstatat@plt+0x27dc0>
  402114:	ldr	x17, [x16, #552]
  402118:	add	x16, x16, #0x228
  40211c:	br	x17

0000000000402120 <isatty@plt>:
  402120:	adrp	x16, 42a000 <__fxstatat@plt+0x27dc0>
  402124:	ldr	x17, [x16, #560]
  402128:	add	x16, x16, #0x230
  40212c:	br	x17

0000000000402130 <wcstombs@plt>:
  402130:	adrp	x16, 42a000 <__fxstatat@plt+0x27dc0>
  402134:	ldr	x17, [x16, #568]
  402138:	add	x16, x16, #0x238
  40213c:	br	x17

0000000000402140 <strstr@plt>:
  402140:	adrp	x16, 42a000 <__fxstatat@plt+0x27dc0>
  402144:	ldr	x17, [x16, #576]
  402148:	add	x16, x16, #0x240
  40214c:	br	x17

0000000000402150 <__isoc99_sscanf@plt>:
  402150:	adrp	x16, 42a000 <__fxstatat@plt+0x27dc0>
  402154:	ldr	x17, [x16, #584]
  402158:	add	x16, x16, #0x248
  40215c:	br	x17

0000000000402160 <fputs_unlocked@plt>:
  402160:	adrp	x16, 42a000 <__fxstatat@plt+0x27dc0>
  402164:	ldr	x17, [x16, #592]
  402168:	add	x16, x16, #0x250
  40216c:	br	x17

0000000000402170 <__freading@plt>:
  402170:	adrp	x16, 42a000 <__fxstatat@plt+0x27dc0>
  402174:	ldr	x17, [x16, #600]
  402178:	add	x16, x16, #0x258
  40217c:	br	x17

0000000000402180 <getmntent@plt>:
  402180:	adrp	x16, 42a000 <__fxstatat@plt+0x27dc0>
  402184:	ldr	x17, [x16, #608]
  402188:	add	x16, x16, #0x260
  40218c:	br	x17

0000000000402190 <iswprint@plt>:
  402190:	adrp	x16, 42a000 <__fxstatat@plt+0x27dc0>
  402194:	ldr	x17, [x16, #616]
  402198:	add	x16, x16, #0x268
  40219c:	br	x17

00000000004021a0 <openat@plt>:
  4021a0:	adrp	x16, 42a000 <__fxstatat@plt+0x27dc0>
  4021a4:	ldr	x17, [x16, #624]
  4021a8:	add	x16, x16, #0x270
  4021ac:	br	x17

00000000004021b0 <printf@plt>:
  4021b0:	adrp	x16, 42a000 <__fxstatat@plt+0x27dc0>
  4021b4:	ldr	x17, [x16, #632]
  4021b8:	add	x16, x16, #0x278
  4021bc:	br	x17

00000000004021c0 <__assert_fail@plt>:
  4021c0:	adrp	x16, 42a000 <__fxstatat@plt+0x27dc0>
  4021c4:	ldr	x17, [x16, #640]
  4021c8:	add	x16, x16, #0x280
  4021cc:	br	x17

00000000004021d0 <__errno_location@plt>:
  4021d0:	adrp	x16, 42a000 <__fxstatat@plt+0x27dc0>
  4021d4:	ldr	x17, [x16, #648]
  4021d8:	add	x16, x16, #0x288
  4021dc:	br	x17

00000000004021e0 <uname@plt>:
  4021e0:	adrp	x16, 42a000 <__fxstatat@plt+0x27dc0>
  4021e4:	ldr	x17, [x16, #656]
  4021e8:	add	x16, x16, #0x290
  4021ec:	br	x17

00000000004021f0 <getenv@plt>:
  4021f0:	adrp	x16, 42a000 <__fxstatat@plt+0x27dc0>
  4021f4:	ldr	x17, [x16, #664]
  4021f8:	add	x16, x16, #0x298
  4021fc:	br	x17

0000000000402200 <__xstat@plt>:
  402200:	adrp	x16, 42a000 <__fxstatat@plt+0x27dc0>
  402204:	ldr	x17, [x16, #672]
  402208:	add	x16, x16, #0x2a0
  40220c:	br	x17

0000000000402210 <gettext@plt>:
  402210:	adrp	x16, 42a000 <__fxstatat@plt+0x27dc0>
  402214:	ldr	x17, [x16, #680]
  402218:	add	x16, x16, #0x2a8
  40221c:	br	x17

0000000000402220 <fprintf@plt>:
  402220:	adrp	x16, 42a000 <__fxstatat@plt+0x27dc0>
  402224:	ldr	x17, [x16, #688]
  402228:	add	x16, x16, #0x2b0
  40222c:	br	x17

0000000000402230 <setlocale@plt>:
  402230:	adrp	x16, 42a000 <__fxstatat@plt+0x27dc0>
  402234:	ldr	x17, [x16, #696]
  402238:	add	x16, x16, #0x2b8
  40223c:	br	x17

0000000000402240 <__fxstatat@plt>:
  402240:	adrp	x16, 42a000 <__fxstatat@plt+0x27dc0>
  402244:	ldr	x17, [x16, #704]
  402248:	add	x16, x16, #0x2c0
  40224c:	br	x17

Disassembly of section .text:

0000000000402250 <.text>:
  402250:	mov	x29, #0x0                   	// #0
  402254:	mov	x30, #0x0                   	// #0
  402258:	mov	x5, x0
  40225c:	ldr	x1, [sp]
  402260:	add	x2, sp, #0x8
  402264:	mov	x6, sp
  402268:	movz	x0, #0x0, lsl #48
  40226c:	movk	x0, #0x0, lsl #32
  402270:	movk	x0, #0x40, lsl #16
  402274:	movk	x0, #0x58b0
  402278:	movz	x3, #0x0, lsl #48
  40227c:	movk	x3, #0x0, lsl #32
  402280:	movk	x3, #0x41, lsl #16
  402284:	movk	x3, #0x4a28
  402288:	movz	x4, #0x0, lsl #48
  40228c:	movk	x4, #0x0, lsl #32
  402290:	movk	x4, #0x41, lsl #16
  402294:	movk	x4, #0x4aa8
  402298:	bl	401ec0 <__libc_start_main@plt>
  40229c:	bl	401f90 <abort@plt>
  4022a0:	adrp	x0, 429000 <__fxstatat@plt+0x26dc0>
  4022a4:	ldr	x0, [x0, #4064]
  4022a8:	cbz	x0, 4022b0 <__fxstatat@plt+0x70>
  4022ac:	b	401f70 <__gmon_start__@plt>
  4022b0:	ret
  4022b4:	stp	x29, x30, [sp, #-32]!
  4022b8:	mov	x29, sp
  4022bc:	adrp	x0, 42a000 <__fxstatat@plt+0x27dc0>
  4022c0:	add	x0, x0, #0x5a0
  4022c4:	str	x0, [sp, #24]
  4022c8:	ldr	x0, [sp, #24]
  4022cc:	str	x0, [sp, #24]
  4022d0:	ldr	x1, [sp, #24]
  4022d4:	adrp	x0, 42a000 <__fxstatat@plt+0x27dc0>
  4022d8:	add	x0, x0, #0x5a0
  4022dc:	cmp	x1, x0
  4022e0:	b.eq	40231c <__fxstatat@plt+0xdc>  // b.none
  4022e4:	adrp	x0, 414000 <__fxstatat@plt+0x11dc0>
  4022e8:	add	x0, x0, #0xb18
  4022ec:	ldr	x0, [x0]
  4022f0:	str	x0, [sp, #16]
  4022f4:	ldr	x0, [sp, #16]
  4022f8:	str	x0, [sp, #16]
  4022fc:	ldr	x0, [sp, #16]
  402300:	cmp	x0, #0x0
  402304:	b.eq	402320 <__fxstatat@plt+0xe0>  // b.none
  402308:	ldr	x1, [sp, #16]
  40230c:	adrp	x0, 42a000 <__fxstatat@plt+0x27dc0>
  402310:	add	x0, x0, #0x5a0
  402314:	blr	x1
  402318:	b	402320 <__fxstatat@plt+0xe0>
  40231c:	nop
  402320:	ldp	x29, x30, [sp], #32
  402324:	ret
  402328:	stp	x29, x30, [sp, #-48]!
  40232c:	mov	x29, sp
  402330:	adrp	x0, 42a000 <__fxstatat@plt+0x27dc0>
  402334:	add	x0, x0, #0x5a0
  402338:	str	x0, [sp, #40]
  40233c:	ldr	x0, [sp, #40]
  402340:	str	x0, [sp, #40]
  402344:	ldr	x1, [sp, #40]
  402348:	adrp	x0, 42a000 <__fxstatat@plt+0x27dc0>
  40234c:	add	x0, x0, #0x5a0
  402350:	sub	x0, x1, x0
  402354:	asr	x0, x0, #3
  402358:	lsr	x1, x0, #63
  40235c:	add	x0, x1, x0
  402360:	asr	x0, x0, #1
  402364:	str	x0, [sp, #32]
  402368:	ldr	x0, [sp, #32]
  40236c:	cmp	x0, #0x0
  402370:	b.eq	4023b0 <__fxstatat@plt+0x170>  // b.none
  402374:	adrp	x0, 414000 <__fxstatat@plt+0x11dc0>
  402378:	add	x0, x0, #0xb20
  40237c:	ldr	x0, [x0]
  402380:	str	x0, [sp, #24]
  402384:	ldr	x0, [sp, #24]
  402388:	str	x0, [sp, #24]
  40238c:	ldr	x0, [sp, #24]
  402390:	cmp	x0, #0x0
  402394:	b.eq	4023b4 <__fxstatat@plt+0x174>  // b.none
  402398:	ldr	x2, [sp, #24]
  40239c:	ldr	x1, [sp, #32]
  4023a0:	adrp	x0, 42a000 <__fxstatat@plt+0x27dc0>
  4023a4:	add	x0, x0, #0x5a0
  4023a8:	blr	x2
  4023ac:	b	4023b4 <__fxstatat@plt+0x174>
  4023b0:	nop
  4023b4:	ldp	x29, x30, [sp], #48
  4023b8:	ret
  4023bc:	stp	x29, x30, [sp, #-16]!
  4023c0:	mov	x29, sp
  4023c4:	adrp	x0, 42a000 <__fxstatat@plt+0x27dc0>
  4023c8:	add	x0, x0, #0x5d0
  4023cc:	ldrb	w0, [x0]
  4023d0:	and	x0, x0, #0xff
  4023d4:	cmp	x0, #0x0
  4023d8:	b.ne	4023f4 <__fxstatat@plt+0x1b4>  // b.any
  4023dc:	bl	4022b4 <__fxstatat@plt+0x74>
  4023e0:	adrp	x0, 42a000 <__fxstatat@plt+0x27dc0>
  4023e4:	add	x0, x0, #0x5d0
  4023e8:	mov	w1, #0x1                   	// #1
  4023ec:	strb	w1, [x0]
  4023f0:	b	4023f8 <__fxstatat@plt+0x1b8>
  4023f4:	nop
  4023f8:	ldp	x29, x30, [sp], #16
  4023fc:	ret
  402400:	stp	x29, x30, [sp, #-16]!
  402404:	mov	x29, sp
  402408:	bl	402328 <__fxstatat@plt+0xe8>
  40240c:	nop
  402410:	ldp	x29, x30, [sp], #16
  402414:	ret
  402418:	sub	sp, sp, #0x10
  40241c:	strb	w0, [sp, #15]
  402420:	ldrb	w0, [sp, #15]
  402424:	add	sp, sp, #0x10
  402428:	ret
  40242c:	stp	x29, x30, [sp, #-16]!
  402430:	mov	x29, sp
  402434:	adrp	x0, 414000 <__fxstatat@plt+0x11dc0>
  402438:	add	x0, x0, #0xbb8
  40243c:	bl	402210 <gettext@plt>
  402440:	mov	x2, x0
  402444:	adrp	x0, 42a000 <__fxstatat@plt+0x27dc0>
  402448:	add	x0, x0, #0x5c0
  40244c:	ldr	x0, [x0]
  402450:	mov	x1, x0
  402454:	mov	x0, x2
  402458:	bl	402160 <fputs_unlocked@plt>
  40245c:	nop
  402460:	ldp	x29, x30, [sp], #16
  402464:	ret
  402468:	stp	x29, x30, [sp, #-16]!
  40246c:	mov	x29, sp
  402470:	adrp	x0, 414000 <__fxstatat@plt+0x11dc0>
  402474:	add	x0, x0, #0xc08
  402478:	bl	402210 <gettext@plt>
  40247c:	mov	x2, x0
  402480:	adrp	x0, 42a000 <__fxstatat@plt+0x27dc0>
  402484:	add	x0, x0, #0x5c0
  402488:	ldr	x0, [x0]
  40248c:	mov	x1, x0
  402490:	mov	x0, x2
  402494:	bl	402160 <fputs_unlocked@plt>
  402498:	nop
  40249c:	ldp	x29, x30, [sp], #16
  4024a0:	ret
  4024a4:	stp	x29, x30, [sp, #-32]!
  4024a8:	mov	x29, sp
  4024ac:	str	x0, [sp, #24]
  4024b0:	adrp	x0, 414000 <__fxstatat@plt+0x11dc0>
  4024b4:	add	x0, x0, #0xce0
  4024b8:	bl	402210 <gettext@plt>
  4024bc:	ldr	x1, [sp, #24]
  4024c0:	bl	4021b0 <printf@plt>
  4024c4:	nop
  4024c8:	ldp	x29, x30, [sp], #32
  4024cc:	ret
  4024d0:	stp	x29, x30, [sp, #-176]!
  4024d4:	mov	x29, sp
  4024d8:	str	x0, [sp, #24]
  4024dc:	adrp	x0, 414000 <__fxstatat@plt+0x11dc0>
  4024e0:	add	x1, x0, #0xed0
  4024e4:	add	x0, sp, #0x28
  4024e8:	ldp	x2, x3, [x1]
  4024ec:	stp	x2, x3, [x0]
  4024f0:	ldp	x2, x3, [x1, #16]
  4024f4:	stp	x2, x3, [x0, #16]
  4024f8:	ldp	x2, x3, [x1, #32]
  4024fc:	stp	x2, x3, [x0, #32]
  402500:	ldp	x2, x3, [x1, #48]
  402504:	stp	x2, x3, [x0, #48]
  402508:	ldp	x2, x3, [x1, #64]
  40250c:	stp	x2, x3, [x0, #64]
  402510:	ldp	x2, x3, [x1, #80]
  402514:	stp	x2, x3, [x0, #80]
  402518:	ldp	x2, x3, [x1, #96]
  40251c:	stp	x2, x3, [x0, #96]
  402520:	ldr	x0, [sp, #24]
  402524:	str	x0, [sp, #168]
  402528:	add	x0, sp, #0x28
  40252c:	str	x0, [sp, #160]
  402530:	b	402540 <__fxstatat@plt+0x300>
  402534:	ldr	x0, [sp, #160]
  402538:	add	x0, x0, #0x10
  40253c:	str	x0, [sp, #160]
  402540:	ldr	x0, [sp, #160]
  402544:	ldr	x0, [x0]
  402548:	cmp	x0, #0x0
  40254c:	b.eq	40256c <__fxstatat@plt+0x32c>  // b.none
  402550:	ldr	x0, [sp, #160]
  402554:	ldr	x0, [x0]
  402558:	mov	x1, x0
  40255c:	ldr	x0, [sp, #24]
  402560:	bl	402000 <strcmp@plt>
  402564:	cmp	w0, #0x0
  402568:	b.ne	402534 <__fxstatat@plt+0x2f4>  // b.any
  40256c:	ldr	x0, [sp, #160]
  402570:	ldr	x0, [x0, #8]
  402574:	cmp	x0, #0x0
  402578:	b.eq	402588 <__fxstatat@plt+0x348>  // b.none
  40257c:	ldr	x0, [sp, #160]
  402580:	ldr	x0, [x0, #8]
  402584:	str	x0, [sp, #168]
  402588:	adrp	x0, 414000 <__fxstatat@plt+0x11dc0>
  40258c:	add	x0, x0, #0xdc0
  402590:	bl	402210 <gettext@plt>
  402594:	mov	x3, x0
  402598:	adrp	x0, 414000 <__fxstatat@plt+0x11dc0>
  40259c:	add	x2, x0, #0xdd8
  4025a0:	adrp	x0, 414000 <__fxstatat@plt+0x11dc0>
  4025a4:	add	x1, x0, #0xe00
  4025a8:	mov	x0, x3
  4025ac:	bl	4021b0 <printf@plt>
  4025b0:	mov	x1, #0x0                   	// #0
  4025b4:	mov	w0, #0x5                   	// #5
  4025b8:	bl	402230 <setlocale@plt>
  4025bc:	str	x0, [sp, #152]
  4025c0:	ldr	x0, [sp, #152]
  4025c4:	cmp	x0, #0x0
  4025c8:	b.eq	402610 <__fxstatat@plt+0x3d0>  // b.none
  4025cc:	mov	x2, #0x3                   	// #3
  4025d0:	adrp	x0, 414000 <__fxstatat@plt+0x11dc0>
  4025d4:	add	x1, x0, #0xe10
  4025d8:	ldr	x0, [sp, #152]
  4025dc:	bl	401ea0 <strncmp@plt>
  4025e0:	cmp	w0, #0x0
  4025e4:	b.eq	402610 <__fxstatat@plt+0x3d0>  // b.none
  4025e8:	adrp	x0, 414000 <__fxstatat@plt+0x11dc0>
  4025ec:	add	x0, x0, #0xe18
  4025f0:	bl	402210 <gettext@plt>
  4025f4:	mov	x2, x0
  4025f8:	adrp	x0, 42a000 <__fxstatat@plt+0x27dc0>
  4025fc:	add	x0, x0, #0x5c0
  402600:	ldr	x0, [x0]
  402604:	mov	x1, x0
  402608:	mov	x0, x2
  40260c:	bl	402160 <fputs_unlocked@plt>
  402610:	adrp	x0, 414000 <__fxstatat@plt+0x11dc0>
  402614:	add	x0, x0, #0xe60
  402618:	bl	402210 <gettext@plt>
  40261c:	mov	x3, x0
  402620:	ldr	x2, [sp, #24]
  402624:	adrp	x0, 414000 <__fxstatat@plt+0x11dc0>
  402628:	add	x1, x0, #0xdd8
  40262c:	mov	x0, x3
  402630:	bl	4021b0 <printf@plt>
  402634:	adrp	x0, 414000 <__fxstatat@plt+0x11dc0>
  402638:	add	x0, x0, #0xe80
  40263c:	bl	402210 <gettext@plt>
  402640:	mov	x3, x0
  402644:	ldr	x1, [sp, #168]
  402648:	ldr	x0, [sp, #24]
  40264c:	cmp	x1, x0
  402650:	b.ne	402660 <__fxstatat@plt+0x420>  // b.any
  402654:	adrp	x0, 414000 <__fxstatat@plt+0x11dc0>
  402658:	add	x0, x0, #0xeb8
  40265c:	b	402668 <__fxstatat@plt+0x428>
  402660:	adrp	x0, 414000 <__fxstatat@plt+0x11dc0>
  402664:	add	x0, x0, #0xec8
  402668:	mov	x2, x0
  40266c:	ldr	x1, [sp, #168]
  402670:	mov	x0, x3
  402674:	bl	4021b0 <printf@plt>
  402678:	nop
  40267c:	ldp	x29, x30, [sp], #176
  402680:	ret
  402684:	stp	x29, x30, [sp, #-48]!
  402688:	mov	x29, sp
  40268c:	str	x0, [sp, #24]
  402690:	ldr	x0, [sp, #24]
  402694:	str	x0, [sp, #40]
  402698:	b	4026d4 <__fxstatat@plt+0x494>
  40269c:	ldr	x0, [sp, #40]
  4026a0:	ldrb	w0, [x0]
  4026a4:	bl	402418 <__fxstatat@plt+0x1d8>
  4026a8:	and	w0, w0, #0xff
  4026ac:	bl	406aac <__fxstatat@plt+0x486c>
  4026b0:	and	w0, w0, #0xff
  4026b4:	cmp	w0, #0x0
  4026b8:	b.eq	4026c8 <__fxstatat@plt+0x488>  // b.none
  4026bc:	ldr	x0, [sp, #40]
  4026c0:	mov	w1, #0x3f                  	// #63
  4026c4:	strb	w1, [x0]
  4026c8:	ldr	x0, [sp, #40]
  4026cc:	add	x0, x0, #0x1
  4026d0:	str	x0, [sp, #40]
  4026d4:	ldr	x0, [sp, #40]
  4026d8:	ldrb	w0, [x0]
  4026dc:	cmp	w0, #0x0
  4026e0:	b.ne	40269c <__fxstatat@plt+0x45c>  // b.any
  4026e4:	nop
  4026e8:	nop
  4026ec:	ldp	x29, x30, [sp], #48
  4026f0:	ret
  4026f4:	stp	x29, x30, [sp, #-96]!
  4026f8:	mov	x29, sp
  4026fc:	str	x0, [sp, #24]
  402700:	ldr	x0, [sp, #24]
  402704:	bl	401d10 <strlen@plt>
  402708:	mov	x1, x0
  40270c:	ldr	x0, [sp, #24]
  402710:	add	x0, x0, x1
  402714:	str	x0, [sp, #56]
  402718:	ldr	x0, [sp, #24]
  40271c:	str	x0, [sp, #88]
  402720:	str	xzr, [sp, #40]
  402724:	ldr	x0, [sp, #24]
  402728:	str	x0, [sp, #72]
  40272c:	b	402800 <__fxstatat@plt+0x5c0>
  402730:	ldr	x1, [sp, #56]
  402734:	ldr	x0, [sp, #72]
  402738:	sub	x0, x1, x0
  40273c:	str	x0, [sp, #48]
  402740:	add	x1, sp, #0x28
  402744:	add	x0, sp, #0x24
  402748:	mov	x3, x1
  40274c:	ldr	x2, [sp, #48]
  402750:	ldr	x1, [sp, #72]
  402754:	bl	40ef80 <__fxstatat@plt+0xcd40>
  402758:	str	x0, [sp, #80]
  40275c:	ldr	x1, [sp, #80]
  402760:	ldr	x0, [sp, #48]
  402764:	cmp	x1, x0
  402768:	cset	w0, ls  // ls = plast
  40276c:	strb	w0, [sp, #71]
  402770:	ldrb	w0, [sp, #71]
  402774:	cmp	w0, #0x0
  402778:	b.eq	402794 <__fxstatat@plt+0x554>  // b.none
  40277c:	ldr	w0, [sp, #36]
  402780:	bl	401da0 <iswcntrl@plt>
  402784:	cmp	w0, #0x0
  402788:	cset	w0, eq  // eq = none
  40278c:	strb	w0, [sp, #71]
  402790:	b	40279c <__fxstatat@plt+0x55c>
  402794:	mov	x0, #0x1                   	// #1
  402798:	str	x0, [sp, #80]
  40279c:	ldrb	w0, [sp, #71]
  4027a0:	cmp	w0, #0x0
  4027a4:	b.eq	4027cc <__fxstatat@plt+0x58c>  // b.none
  4027a8:	ldr	x2, [sp, #80]
  4027ac:	ldr	x1, [sp, #72]
  4027b0:	ldr	x0, [sp, #88]
  4027b4:	bl	401ce0 <memmove@plt>
  4027b8:	ldr	x1, [sp, #88]
  4027bc:	ldr	x0, [sp, #80]
  4027c0:	add	x0, x1, x0
  4027c4:	str	x0, [sp, #88]
  4027c8:	b	4027f0 <__fxstatat@plt+0x5b0>
  4027cc:	ldr	x0, [sp, #88]
  4027d0:	add	x1, x0, #0x1
  4027d4:	str	x1, [sp, #88]
  4027d8:	mov	w1, #0x3f                  	// #63
  4027dc:	strb	w1, [x0]
  4027e0:	add	x0, sp, #0x28
  4027e4:	mov	x2, #0x8                   	// #8
  4027e8:	mov	w1, #0x0                   	// #0
  4027ec:	bl	401ee0 <memset@plt>
  4027f0:	ldr	x1, [sp, #72]
  4027f4:	ldr	x0, [sp, #80]
  4027f8:	add	x0, x1, x0
  4027fc:	str	x0, [sp, #72]
  402800:	ldr	x1, [sp, #72]
  402804:	ldr	x0, [sp, #56]
  402808:	cmp	x1, x0
  40280c:	b.ne	402730 <__fxstatat@plt+0x4f0>  // b.any
  402810:	ldr	x0, [sp, #88]
  402814:	strb	wzr, [x0]
  402818:	nop
  40281c:	ldp	x29, x30, [sp], #96
  402820:	ret
  402824:	stp	x29, x30, [sp, #-32]!
  402828:	mov	x29, sp
  40282c:	str	x0, [sp, #24]
  402830:	adrp	x0, 42a000 <__fxstatat@plt+0x27dc0>
  402834:	add	x0, x0, #0x520
  402838:	ldr	w0, [x0]
  40283c:	cmp	w0, #0x0
  402840:	b.ge	40285c <__fxstatat@plt+0x61c>  // b.tcont
  402844:	mov	w0, #0x1                   	// #1
  402848:	bl	402120 <isatty@plt>
  40284c:	mov	w1, w0
  402850:	adrp	x0, 42a000 <__fxstatat@plt+0x27dc0>
  402854:	add	x0, x0, #0x520
  402858:	str	w1, [x0]
  40285c:	adrp	x0, 42a000 <__fxstatat@plt+0x27dc0>
  402860:	add	x0, x0, #0x520
  402864:	ldr	w0, [x0]
  402868:	cmp	w0, #0x0
  40286c:	b.eq	40287c <__fxstatat@plt+0x63c>  // b.none
  402870:	adrp	x0, 402000 <strcmp@plt>
  402874:	add	x1, x0, #0x6f4
  402878:	b	402884 <__fxstatat@plt+0x644>
  40287c:	adrp	x0, 402000 <strcmp@plt>
  402880:	add	x1, x0, #0x684
  402884:	ldr	x0, [sp, #24]
  402888:	blr	x1
  40288c:	nop
  402890:	ldp	x29, x30, [sp], #32
  402894:	ret
  402898:	stp	x29, x30, [sp, #-32]!
  40289c:	mov	x29, sp
  4028a0:	str	x19, [sp, #16]
  4028a4:	adrp	x0, 42a000 <__fxstatat@plt+0x27dc0>
  4028a8:	add	x0, x0, #0x670
  4028ac:	ldr	x0, [x0]
  4028b0:	add	x1, x0, #0x1
  4028b4:	adrp	x0, 42a000 <__fxstatat@plt+0x27dc0>
  4028b8:	add	x0, x0, #0x670
  4028bc:	str	x1, [x0]
  4028c0:	adrp	x0, 42a000 <__fxstatat@plt+0x27dc0>
  4028c4:	add	x0, x0, #0x668
  4028c8:	ldr	x3, [x0]
  4028cc:	adrp	x0, 42a000 <__fxstatat@plt+0x27dc0>
  4028d0:	add	x0, x0, #0x670
  4028d4:	ldr	x0, [x0]
  4028d8:	mov	x2, #0x8                   	// #8
  4028dc:	mov	x1, x0
  4028e0:	mov	x0, x3
  4028e4:	bl	40dd48 <__fxstatat@plt+0xbb08>
  4028e8:	mov	x1, x0
  4028ec:	adrp	x0, 42a000 <__fxstatat@plt+0x27dc0>
  4028f0:	add	x0, x0, #0x668
  4028f4:	str	x1, [x0]
  4028f8:	adrp	x0, 42a000 <__fxstatat@plt+0x27dc0>
  4028fc:	add	x0, x0, #0x660
  402900:	ldr	x2, [x0]
  402904:	adrp	x0, 42a000 <__fxstatat@plt+0x27dc0>
  402908:	add	x0, x0, #0x668
  40290c:	ldr	x1, [x0]
  402910:	adrp	x0, 42a000 <__fxstatat@plt+0x27dc0>
  402914:	add	x0, x0, #0x670
  402918:	ldr	x0, [x0]
  40291c:	lsl	x0, x0, #3
  402920:	sub	x0, x0, #0x8
  402924:	add	x19, x1, x0
  402928:	mov	x1, #0x8                   	// #8
  40292c:	mov	x0, x2
  402930:	bl	40dcd0 <__fxstatat@plt+0xba90>
  402934:	str	x0, [x19]
  402938:	nop
  40293c:	ldr	x19, [sp, #16]
  402940:	ldp	x29, x30, [sp], #32
  402944:	ret
  402948:	stp	x29, x30, [sp, #-64]!
  40294c:	mov	x29, sp
  402950:	str	xzr, [sp, #56]
  402954:	b	402abc <__fxstatat@plt+0x87c>
  402958:	str	xzr, [sp, #48]
  40295c:	b	402a90 <__fxstatat@plt+0x850>
  402960:	adrp	x0, 42a000 <__fxstatat@plt+0x27dc0>
  402964:	add	x0, x0, #0x668
  402968:	ldr	x1, [x0]
  40296c:	ldr	x0, [sp, #56]
  402970:	lsl	x0, x0, #3
  402974:	add	x0, x1, x0
  402978:	ldr	x1, [x0]
  40297c:	ldr	x0, [sp, #48]
  402980:	lsl	x0, x0, #3
  402984:	add	x0, x1, x0
  402988:	ldr	x0, [x0]
  40298c:	str	x0, [sp, #32]
  402990:	ldr	x0, [sp, #48]
  402994:	cmp	x0, #0x0
  402998:	b.eq	4029a4 <__fxstatat@plt+0x764>  // b.none
  40299c:	mov	w0, #0x20                  	// #32
  4029a0:	bl	401ef0 <putchar_unlocked@plt>
  4029a4:	str	wzr, [sp, #44]
  4029a8:	adrp	x0, 42a000 <__fxstatat@plt+0x27dc0>
  4029ac:	add	x0, x0, #0x660
  4029b0:	ldr	x0, [x0]
  4029b4:	sub	x0, x0, #0x1
  4029b8:	ldr	x1, [sp, #48]
  4029bc:	cmp	x1, x0
  4029c0:	b.ne	4029cc <__fxstatat@plt+0x78c>  // b.any
  4029c4:	mov	w0, #0x8                   	// #8
  4029c8:	str	w0, [sp, #44]
  4029cc:	adrp	x0, 42a000 <__fxstatat@plt+0x27dc0>
  4029d0:	add	x0, x0, #0x658
  4029d4:	ldr	x1, [x0]
  4029d8:	ldr	x0, [sp, #48]
  4029dc:	lsl	x0, x0, #3
  4029e0:	add	x0, x1, x0
  4029e4:	ldr	x0, [x0]
  4029e8:	ldr	x0, [x0, #32]
  4029ec:	str	x0, [sp, #24]
  4029f0:	adrp	x0, 42a000 <__fxstatat@plt+0x27dc0>
  4029f4:	add	x0, x0, #0x658
  4029f8:	ldr	x1, [x0]
  4029fc:	ldr	x0, [sp, #48]
  402a00:	lsl	x0, x0, #3
  402a04:	add	x0, x1, x0
  402a08:	ldr	x0, [x0]
  402a0c:	ldr	w1, [x0, #40]
  402a10:	add	x0, sp, #0x18
  402a14:	ldr	w3, [sp, #44]
  402a18:	mov	w2, w1
  402a1c:	mov	x1, x0
  402a20:	ldr	x0, [sp, #32]
  402a24:	bl	40aa40 <__fxstatat@plt+0x8800>
  402a28:	str	x0, [sp, #32]
  402a2c:	ldr	x0, [sp, #32]
  402a30:	cmp	x0, #0x0
  402a34:	b.ne	402a68 <__fxstatat@plt+0x828>  // b.any
  402a38:	adrp	x0, 42a000 <__fxstatat@plt+0x27dc0>
  402a3c:	add	x0, x0, #0x668
  402a40:	ldr	x1, [x0]
  402a44:	ldr	x0, [sp, #56]
  402a48:	lsl	x0, x0, #3
  402a4c:	add	x0, x1, x0
  402a50:	ldr	x1, [x0]
  402a54:	ldr	x0, [sp, #48]
  402a58:	lsl	x0, x0, #3
  402a5c:	add	x0, x1, x0
  402a60:	ldr	x0, [x0]
  402a64:	b	402a6c <__fxstatat@plt+0x82c>
  402a68:	ldr	x0, [sp, #32]
  402a6c:	adrp	x1, 42a000 <__fxstatat@plt+0x27dc0>
  402a70:	add	x1, x1, #0x5c0
  402a74:	ldr	x1, [x1]
  402a78:	bl	402160 <fputs_unlocked@plt>
  402a7c:	ldr	x0, [sp, #32]
  402a80:	bl	402050 <free@plt>
  402a84:	ldr	x0, [sp, #48]
  402a88:	add	x0, x0, #0x1
  402a8c:	str	x0, [sp, #48]
  402a90:	adrp	x0, 42a000 <__fxstatat@plt+0x27dc0>
  402a94:	add	x0, x0, #0x660
  402a98:	ldr	x0, [x0]
  402a9c:	ldr	x1, [sp, #48]
  402aa0:	cmp	x1, x0
  402aa4:	b.cc	402960 <__fxstatat@plt+0x720>  // b.lo, b.ul, b.last
  402aa8:	mov	w0, #0xa                   	// #10
  402aac:	bl	401ef0 <putchar_unlocked@plt>
  402ab0:	ldr	x0, [sp, #56]
  402ab4:	add	x0, x0, #0x1
  402ab8:	str	x0, [sp, #56]
  402abc:	adrp	x0, 42a000 <__fxstatat@plt+0x27dc0>
  402ac0:	add	x0, x0, #0x670
  402ac4:	ldr	x0, [x0]
  402ac8:	ldr	x1, [sp, #56]
  402acc:	cmp	x1, x0
  402ad0:	b.cc	402958 <__fxstatat@plt+0x718>  // b.lo, b.ul, b.last
  402ad4:	nop
  402ad8:	nop
  402adc:	ldp	x29, x30, [sp], #64
  402ae0:	ret
  402ae4:	stp	x29, x30, [sp, #-32]!
  402ae8:	mov	x29, sp
  402aec:	str	w0, [sp, #28]
  402af0:	str	x1, [sp, #16]
  402af4:	adrp	x0, 42a000 <__fxstatat@plt+0x27dc0>
  402af8:	add	x0, x0, #0x660
  402afc:	ldr	x0, [x0]
  402b00:	add	x1, x0, #0x1
  402b04:	adrp	x0, 42a000 <__fxstatat@plt+0x27dc0>
  402b08:	add	x0, x0, #0x660
  402b0c:	str	x1, [x0]
  402b10:	adrp	x0, 42a000 <__fxstatat@plt+0x27dc0>
  402b14:	add	x0, x0, #0x658
  402b18:	ldr	x3, [x0]
  402b1c:	adrp	x0, 42a000 <__fxstatat@plt+0x27dc0>
  402b20:	add	x0, x0, #0x660
  402b24:	ldr	x0, [x0]
  402b28:	mov	x2, #0x8                   	// #8
  402b2c:	mov	x1, x0
  402b30:	mov	x0, x3
  402b34:	bl	40dd48 <__fxstatat@plt+0xbb08>
  402b38:	mov	x1, x0
  402b3c:	adrp	x0, 42a000 <__fxstatat@plt+0x27dc0>
  402b40:	add	x0, x0, #0x658
  402b44:	str	x1, [x0]
  402b48:	adrp	x0, 42a000 <__fxstatat@plt+0x27dc0>
  402b4c:	add	x0, x0, #0x658
  402b50:	ldr	x1, [x0]
  402b54:	adrp	x0, 42a000 <__fxstatat@plt+0x27dc0>
  402b58:	add	x0, x0, #0x660
  402b5c:	ldr	x0, [x0]
  402b60:	lsl	x0, x0, #3
  402b64:	sub	x0, x0, #0x8
  402b68:	add	x2, x1, x0
  402b6c:	ldrsw	x1, [sp, #28]
  402b70:	mov	x0, x1
  402b74:	lsl	x0, x0, #1
  402b78:	add	x0, x0, x1
  402b7c:	lsl	x0, x0, #4
  402b80:	adrp	x1, 42a000 <__fxstatat@plt+0x27dc0>
  402b84:	add	x1, x1, #0x2d8
  402b88:	add	x0, x0, x1
  402b8c:	str	x0, [x2]
  402b90:	ldr	x0, [sp, #16]
  402b94:	cmp	x0, #0x0
  402b98:	b.eq	402bcc <__fxstatat@plt+0x98c>  // b.none
  402b9c:	adrp	x0, 42a000 <__fxstatat@plt+0x27dc0>
  402ba0:	add	x0, x0, #0x658
  402ba4:	ldr	x1, [x0]
  402ba8:	adrp	x0, 42a000 <__fxstatat@plt+0x27dc0>
  402bac:	add	x0, x0, #0x660
  402bb0:	ldr	x0, [x0]
  402bb4:	lsl	x0, x0, #3
  402bb8:	sub	x0, x0, #0x8
  402bbc:	add	x0, x1, x0
  402bc0:	ldr	x0, [x0]
  402bc4:	ldr	x1, [sp, #16]
  402bc8:	str	x1, [x0, #24]
  402bcc:	adrp	x0, 42a000 <__fxstatat@plt+0x27dc0>
  402bd0:	add	x2, x0, #0x2d8
  402bd4:	ldrsw	x1, [sp, #28]
  402bd8:	mov	x0, x1
  402bdc:	lsl	x0, x0, #1
  402be0:	add	x0, x0, x1
  402be4:	lsl	x0, x0, #4
  402be8:	add	x0, x2, x0
  402bec:	ldrb	w0, [x0, #44]
  402bf0:	cmp	w0, #0x0
  402bf4:	b.eq	402c18 <__fxstatat@plt+0x9d8>  // b.none
  402bf8:	adrp	x0, 415000 <__fxstatat@plt+0x12dc0>
  402bfc:	add	x3, x0, #0xd50
  402c00:	mov	w2, #0x196                 	// #406
  402c04:	adrp	x0, 415000 <__fxstatat@plt+0x12dc0>
  402c08:	add	x1, x0, #0x330
  402c0c:	adrp	x0, 415000 <__fxstatat@plt+0x12dc0>
  402c10:	add	x0, x0, #0x340
  402c14:	bl	4021c0 <__assert_fail@plt>
  402c18:	adrp	x0, 42a000 <__fxstatat@plt+0x27dc0>
  402c1c:	add	x2, x0, #0x2d8
  402c20:	ldrsw	x1, [sp, #28]
  402c24:	mov	x0, x1
  402c28:	lsl	x0, x0, #1
  402c2c:	add	x0, x0, x1
  402c30:	lsl	x0, x0, #4
  402c34:	add	x0, x2, x0
  402c38:	mov	w1, #0x1                   	// #1
  402c3c:	strb	w1, [x0, #44]
  402c40:	nop
  402c44:	ldp	x29, x30, [sp], #32
  402c48:	ret
  402c4c:	stp	x29, x30, [sp, #-80]!
  402c50:	mov	x29, sp
  402c54:	str	x19, [sp, #16]
  402c58:	str	x0, [sp, #40]
  402c5c:	ldr	x0, [sp, #40]
  402c60:	bl	40e0b8 <__fxstatat@plt+0xbe78>
  402c64:	str	x0, [sp, #48]
  402c68:	ldr	x0, [sp, #48]
  402c6c:	str	x0, [sp, #72]
  402c70:	mov	w1, #0x2c                  	// #44
  402c74:	ldr	x0, [sp, #72]
  402c78:	bl	4020b0 <strchr@plt>
  402c7c:	str	x0, [sp, #64]
  402c80:	ldr	x0, [sp, #64]
  402c84:	cmp	x0, #0x0
  402c88:	b.eq	402c9c <__fxstatat@plt+0xa5c>  // b.none
  402c8c:	ldr	x0, [sp, #64]
  402c90:	add	x1, x0, #0x1
  402c94:	str	x1, [sp, #64]
  402c98:	strb	wzr, [x0]
  402c9c:	mov	w0, #0xc                   	// #12
  402ca0:	str	w0, [sp, #60]
  402ca4:	str	wzr, [sp, #56]
  402ca8:	b	402cf8 <__fxstatat@plt+0xab8>
  402cac:	adrp	x0, 42a000 <__fxstatat@plt+0x27dc0>
  402cb0:	add	x2, x0, #0x2d8
  402cb4:	ldr	w1, [sp, #56]
  402cb8:	mov	x0, x1
  402cbc:	lsl	x0, x0, #1
  402cc0:	add	x0, x0, x1
  402cc4:	lsl	x0, x0, #4
  402cc8:	add	x0, x2, x0
  402ccc:	ldr	x0, [x0, #8]
  402cd0:	ldr	x1, [sp, #72]
  402cd4:	bl	402000 <strcmp@plt>
  402cd8:	cmp	w0, #0x0
  402cdc:	b.ne	402cec <__fxstatat@plt+0xaac>  // b.any
  402ce0:	ldr	w0, [sp, #56]
  402ce4:	str	w0, [sp, #60]
  402ce8:	b	402d04 <__fxstatat@plt+0xac4>
  402cec:	ldr	w0, [sp, #56]
  402cf0:	add	w0, w0, #0x1
  402cf4:	str	w0, [sp, #56]
  402cf8:	ldr	w0, [sp, #56]
  402cfc:	cmp	w0, #0xb
  402d00:	b.ls	402cac <__fxstatat@plt+0xa6c>  // b.plast
  402d04:	ldr	w0, [sp, #60]
  402d08:	cmp	w0, #0xc
  402d0c:	b.ne	402d44 <__fxstatat@plt+0xb04>  // b.any
  402d10:	adrp	x0, 415000 <__fxstatat@plt+0x12dc0>
  402d14:	add	x0, x0, #0x350
  402d18:	bl	402210 <gettext@plt>
  402d1c:	mov	x19, x0
  402d20:	ldr	x0, [sp, #72]
  402d24:	bl	40d194 <__fxstatat@plt+0xaf54>
  402d28:	mov	x3, x0
  402d2c:	mov	x2, x19
  402d30:	mov	w1, #0x0                   	// #0
  402d34:	mov	w0, #0x0                   	// #0
  402d38:	bl	401d40 <error@plt>
  402d3c:	mov	w0, #0x1                   	// #1
  402d40:	bl	4056a4 <__fxstatat@plt+0x3464>
  402d44:	adrp	x0, 42a000 <__fxstatat@plt+0x27dc0>
  402d48:	add	x2, x0, #0x2d8
  402d4c:	ldr	w1, [sp, #60]
  402d50:	mov	x0, x1
  402d54:	lsl	x0, x0, #1
  402d58:	add	x0, x0, x1
  402d5c:	lsl	x0, x0, #4
  402d60:	add	x0, x2, x0
  402d64:	ldrb	w0, [x0, #44]
  402d68:	cmp	w0, #0x0
  402d6c:	b.eq	402dc4 <__fxstatat@plt+0xb84>  // b.none
  402d70:	adrp	x0, 415000 <__fxstatat@plt+0x12dc0>
  402d74:	add	x0, x0, #0x378
  402d78:	bl	402210 <gettext@plt>
  402d7c:	mov	x19, x0
  402d80:	adrp	x0, 42a000 <__fxstatat@plt+0x27dc0>
  402d84:	add	x2, x0, #0x2d8
  402d88:	ldr	w1, [sp, #60]
  402d8c:	mov	x0, x1
  402d90:	lsl	x0, x0, #1
  402d94:	add	x0, x0, x1
  402d98:	lsl	x0, x0, #4
  402d9c:	add	x0, x2, x0
  402da0:	ldr	x0, [x0, #8]
  402da4:	bl	40d194 <__fxstatat@plt+0xaf54>
  402da8:	mov	x3, x0
  402dac:	mov	x2, x19
  402db0:	mov	w1, #0x0                   	// #0
  402db4:	mov	w0, #0x0                   	// #0
  402db8:	bl	401d40 <error@plt>
  402dbc:	mov	w0, #0x1                   	// #1
  402dc0:	bl	4056a4 <__fxstatat@plt+0x3464>
  402dc4:	ldr	w0, [sp, #60]
  402dc8:	cmp	w0, #0xb
  402dcc:	b.hi	402e68 <__fxstatat@plt+0xc28>  // b.pmore
  402dd0:	ldr	w0, [sp, #60]
  402dd4:	cmp	w0, #0x5
  402dd8:	b.cs	402e28 <__fxstatat@plt+0xbe8>  // b.hs, b.nlast
  402ddc:	ldr	w0, [sp, #60]
  402de0:	cmp	w0, #0x4
  402de4:	b.eq	402e50 <__fxstatat@plt+0xc10>  // b.none
  402de8:	ldr	w0, [sp, #60]
  402dec:	cmp	w0, #0x4
  402df0:	b.hi	402e68 <__fxstatat@plt+0xc28>  // b.pmore
  402df4:	ldr	w0, [sp, #60]
  402df8:	cmp	w0, #0x3
  402dfc:	b.eq	402e28 <__fxstatat@plt+0xbe8>  // b.none
  402e00:	ldr	w0, [sp, #60]
  402e04:	cmp	w0, #0x3
  402e08:	b.hi	402e68 <__fxstatat@plt+0xc28>  // b.pmore
  402e0c:	ldr	w0, [sp, #60]
  402e10:	cmp	w0, #0x1
  402e14:	b.ls	402e28 <__fxstatat@plt+0xbe8>  // b.plast
  402e18:	ldr	w0, [sp, #60]
  402e1c:	cmp	w0, #0x2
  402e20:	b.eq	402e38 <__fxstatat@plt+0xbf8>  // b.none
  402e24:	b	402e68 <__fxstatat@plt+0xc28>
  402e28:	ldr	w0, [sp, #60]
  402e2c:	mov	x1, #0x0                   	// #0
  402e30:	bl	402ae4 <__fxstatat@plt+0x8a4>
  402e34:	b	402e88 <__fxstatat@plt+0xc48>
  402e38:	ldr	w2, [sp, #60]
  402e3c:	adrp	x0, 415000 <__fxstatat@plt+0x12dc0>
  402e40:	add	x1, x0, #0x3a8
  402e44:	mov	w0, w2
  402e48:	bl	402ae4 <__fxstatat@plt+0x8a4>
  402e4c:	b	402e88 <__fxstatat@plt+0xc48>
  402e50:	ldr	w2, [sp, #60]
  402e54:	adrp	x0, 415000 <__fxstatat@plt+0x12dc0>
  402e58:	add	x1, x0, #0x3b0
  402e5c:	mov	w0, w2
  402e60:	bl	402ae4 <__fxstatat@plt+0x8a4>
  402e64:	b	402e88 <__fxstatat@plt+0xc48>
  402e68:	adrp	x0, 415000 <__fxstatat@plt+0x12dc0>
  402e6c:	add	x3, x0, #0xd60
  402e70:	mov	w2, #0x1dd                 	// #477
  402e74:	adrp	x0, 415000 <__fxstatat@plt+0x12dc0>
  402e78:	add	x1, x0, #0x330
  402e7c:	adrp	x0, 415000 <__fxstatat@plt+0x12dc0>
  402e80:	add	x0, x0, #0x3b8
  402e84:	bl	4021c0 <__assert_fail@plt>
  402e88:	ldr	x0, [sp, #64]
  402e8c:	str	x0, [sp, #72]
  402e90:	ldr	x0, [sp, #72]
  402e94:	cmp	x0, #0x0
  402e98:	b.ne	402c70 <__fxstatat@plt+0xa30>  // b.any
  402e9c:	ldr	x0, [sp, #48]
  402ea0:	bl	402050 <free@plt>
  402ea4:	nop
  402ea8:	ldr	x19, [sp, #16]
  402eac:	ldp	x29, x30, [sp], #80
  402eb0:	ret
  402eb4:	stp	x29, x30, [sp, #-16]!
  402eb8:	mov	x29, sp
  402ebc:	adrp	x0, 42a000 <__fxstatat@plt+0x27dc0>
  402ec0:	add	x0, x0, #0x650
  402ec4:	ldr	w0, [x0]
  402ec8:	cmp	w0, #0x4
  402ecc:	b.eq	4030c8 <__fxstatat@plt+0xe88>  // b.none
  402ed0:	cmp	w0, #0x4
  402ed4:	b.gt	4030f0 <__fxstatat@plt+0xeb0>
  402ed8:	cmp	w0, #0x3
  402edc:	b.eq	403058 <__fxstatat@plt+0xe18>  // b.none
  402ee0:	cmp	w0, #0x3
  402ee4:	b.gt	4030f0 <__fxstatat@plt+0xeb0>
  402ee8:	cmp	w0, #0x2
  402eec:	b.eq	402f78 <__fxstatat@plt+0xd38>  // b.none
  402ef0:	cmp	w0, #0x2
  402ef4:	b.gt	4030f0 <__fxstatat@plt+0xeb0>
  402ef8:	cmp	w0, #0x0
  402efc:	b.eq	402f0c <__fxstatat@plt+0xccc>  // b.none
  402f00:	cmp	w0, #0x1
  402f04:	b.eq	402fec <__fxstatat@plt+0xdac>  // b.none
  402f08:	b	4030f0 <__fxstatat@plt+0xeb0>
  402f0c:	mov	x1, #0x0                   	// #0
  402f10:	mov	w0, #0x0                   	// #0
  402f14:	bl	402ae4 <__fxstatat@plt+0x8a4>
  402f18:	adrp	x0, 42a000 <__fxstatat@plt+0x27dc0>
  402f1c:	add	x0, x0, #0x610
  402f20:	ldrb	w0, [x0]
  402f24:	cmp	w0, #0x0
  402f28:	b.eq	402f38 <__fxstatat@plt+0xcf8>  // b.none
  402f2c:	mov	x1, #0x0                   	// #0
  402f30:	mov	w0, #0x1                   	// #1
  402f34:	bl	402ae4 <__fxstatat@plt+0x8a4>
  402f38:	mov	x1, #0x0                   	// #0
  402f3c:	mov	w0, #0x2                   	// #2
  402f40:	bl	402ae4 <__fxstatat@plt+0x8a4>
  402f44:	mov	x1, #0x0                   	// #0
  402f48:	mov	w0, #0x3                   	// #3
  402f4c:	bl	402ae4 <__fxstatat@plt+0x8a4>
  402f50:	mov	x1, #0x0                   	// #0
  402f54:	mov	w0, #0x4                   	// #4
  402f58:	bl	402ae4 <__fxstatat@plt+0x8a4>
  402f5c:	mov	x1, #0x0                   	// #0
  402f60:	mov	w0, #0x5                   	// #5
  402f64:	bl	402ae4 <__fxstatat@plt+0x8a4>
  402f68:	mov	x1, #0x0                   	// #0
  402f6c:	mov	w0, #0xa                   	// #10
  402f70:	bl	402ae4 <__fxstatat@plt+0x8a4>
  402f74:	b	403114 <__fxstatat@plt+0xed4>
  402f78:	mov	x1, #0x0                   	// #0
  402f7c:	mov	w0, #0x0                   	// #0
  402f80:	bl	402ae4 <__fxstatat@plt+0x8a4>
  402f84:	adrp	x0, 42a000 <__fxstatat@plt+0x27dc0>
  402f88:	add	x0, x0, #0x610
  402f8c:	ldrb	w0, [x0]
  402f90:	cmp	w0, #0x0
  402f94:	b.eq	402fa4 <__fxstatat@plt+0xd64>  // b.none
  402f98:	mov	x1, #0x0                   	// #0
  402f9c:	mov	w0, #0x1                   	// #1
  402fa0:	bl	402ae4 <__fxstatat@plt+0x8a4>
  402fa4:	adrp	x0, 415000 <__fxstatat@plt+0x12dc0>
  402fa8:	add	x1, x0, #0x3a8
  402fac:	mov	w0, #0x2                   	// #2
  402fb0:	bl	402ae4 <__fxstatat@plt+0x8a4>
  402fb4:	mov	x1, #0x0                   	// #0
  402fb8:	mov	w0, #0x3                   	// #3
  402fbc:	bl	402ae4 <__fxstatat@plt+0x8a4>
  402fc0:	adrp	x0, 415000 <__fxstatat@plt+0x12dc0>
  402fc4:	add	x1, x0, #0x3b0
  402fc8:	mov	w0, #0x4                   	// #4
  402fcc:	bl	402ae4 <__fxstatat@plt+0x8a4>
  402fd0:	mov	x1, #0x0                   	// #0
  402fd4:	mov	w0, #0x5                   	// #5
  402fd8:	bl	402ae4 <__fxstatat@plt+0x8a4>
  402fdc:	mov	x1, #0x0                   	// #0
  402fe0:	mov	w0, #0xa                   	// #10
  402fe4:	bl	402ae4 <__fxstatat@plt+0x8a4>
  402fe8:	b	403114 <__fxstatat@plt+0xed4>
  402fec:	mov	x1, #0x0                   	// #0
  402ff0:	mov	w0, #0x0                   	// #0
  402ff4:	bl	402ae4 <__fxstatat@plt+0x8a4>
  402ff8:	adrp	x0, 42a000 <__fxstatat@plt+0x27dc0>
  402ffc:	add	x0, x0, #0x610
  403000:	ldrb	w0, [x0]
  403004:	cmp	w0, #0x0
  403008:	b.eq	403018 <__fxstatat@plt+0xdd8>  // b.none
  40300c:	mov	x1, #0x0                   	// #0
  403010:	mov	w0, #0x1                   	// #1
  403014:	bl	402ae4 <__fxstatat@plt+0x8a4>
  403018:	mov	x1, #0x0                   	// #0
  40301c:	mov	w0, #0x6                   	// #6
  403020:	bl	402ae4 <__fxstatat@plt+0x8a4>
  403024:	mov	x1, #0x0                   	// #0
  403028:	mov	w0, #0x7                   	// #7
  40302c:	bl	402ae4 <__fxstatat@plt+0x8a4>
  403030:	mov	x1, #0x0                   	// #0
  403034:	mov	w0, #0x8                   	// #8
  403038:	bl	402ae4 <__fxstatat@plt+0x8a4>
  40303c:	mov	x1, #0x0                   	// #0
  403040:	mov	w0, #0x9                   	// #9
  403044:	bl	402ae4 <__fxstatat@plt+0x8a4>
  403048:	mov	x1, #0x0                   	// #0
  40304c:	mov	w0, #0xa                   	// #10
  403050:	bl	402ae4 <__fxstatat@plt+0x8a4>
  403054:	b	403114 <__fxstatat@plt+0xed4>
  403058:	mov	x1, #0x0                   	// #0
  40305c:	mov	w0, #0x0                   	// #0
  403060:	bl	402ae4 <__fxstatat@plt+0x8a4>
  403064:	adrp	x0, 42a000 <__fxstatat@plt+0x27dc0>
  403068:	add	x0, x0, #0x610
  40306c:	ldrb	w0, [x0]
  403070:	cmp	w0, #0x0
  403074:	b.eq	403084 <__fxstatat@plt+0xe44>  // b.none
  403078:	mov	x1, #0x0                   	// #0
  40307c:	mov	w0, #0x1                   	// #1
  403080:	bl	402ae4 <__fxstatat@plt+0x8a4>
  403084:	mov	x1, #0x0                   	// #0
  403088:	mov	w0, #0x2                   	// #2
  40308c:	bl	402ae4 <__fxstatat@plt+0x8a4>
  403090:	mov	x1, #0x0                   	// #0
  403094:	mov	w0, #0x3                   	// #3
  403098:	bl	402ae4 <__fxstatat@plt+0x8a4>
  40309c:	mov	x1, #0x0                   	// #0
  4030a0:	mov	w0, #0x4                   	// #4
  4030a4:	bl	402ae4 <__fxstatat@plt+0x8a4>
  4030a8:	adrp	x0, 415000 <__fxstatat@plt+0x12dc0>
  4030ac:	add	x1, x0, #0x3d0
  4030b0:	mov	w0, #0x5                   	// #5
  4030b4:	bl	402ae4 <__fxstatat@plt+0x8a4>
  4030b8:	mov	x1, #0x0                   	// #0
  4030bc:	mov	w0, #0xa                   	// #10
  4030c0:	bl	402ae4 <__fxstatat@plt+0x8a4>
  4030c4:	b	403114 <__fxstatat@plt+0xed4>
  4030c8:	adrp	x0, 42a000 <__fxstatat@plt+0x27dc0>
  4030cc:	add	x0, x0, #0x660
  4030d0:	ldr	x0, [x0]
  4030d4:	cmp	x0, #0x0
  4030d8:	b.ne	403110 <__fxstatat@plt+0xed0>  // b.any
  4030dc:	adrp	x0, 42a000 <__fxstatat@plt+0x27dc0>
  4030e0:	add	x0, x0, #0x518
  4030e4:	ldr	x0, [x0]
  4030e8:	bl	402c4c <__fxstatat@plt+0xa0c>
  4030ec:	b	403110 <__fxstatat@plt+0xed0>
  4030f0:	adrp	x0, 415000 <__fxstatat@plt+0x12dc0>
  4030f4:	add	x3, x0, #0xd78
  4030f8:	mov	w2, #0x222                 	// #546
  4030fc:	adrp	x0, 415000 <__fxstatat@plt+0x12dc0>
  403100:	add	x1, x0, #0x330
  403104:	adrp	x0, 415000 <__fxstatat@plt+0x12dc0>
  403108:	add	x0, x0, #0x3e0
  40310c:	bl	4021c0 <__assert_fail@plt>
  403110:	nop
  403114:	nop
  403118:	ldp	x29, x30, [sp], #16
  40311c:	ret
  403120:	sub	sp, sp, #0x310
  403124:	stp	x29, x30, [sp]
  403128:	mov	x29, sp
  40312c:	bl	402898 <__fxstatat@plt+0x658>
  403130:	str	xzr, [sp, #776]
  403134:	b	4034c8 <__fxstatat@plt+0x1288>
  403138:	str	xzr, [sp, #704]
  40313c:	adrp	x0, 42a000 <__fxstatat@plt+0x27dc0>
  403140:	add	x0, x0, #0x658
  403144:	ldr	x1, [x0]
  403148:	ldr	x0, [sp, #776]
  40314c:	lsl	x0, x0, #3
  403150:	add	x0, x1, x0
  403154:	ldr	x0, [x0]
  403158:	ldr	x0, [x0, #24]
  40315c:	bl	402210 <gettext@plt>
  403160:	str	x0, [sp, #744]
  403164:	adrp	x0, 42a000 <__fxstatat@plt+0x27dc0>
  403168:	add	x0, x0, #0x658
  40316c:	ldr	x1, [x0]
  403170:	ldr	x0, [sp, #776]
  403174:	lsl	x0, x0, #3
  403178:	add	x0, x1, x0
  40317c:	ldr	x0, [x0]
  403180:	ldr	w0, [x0]
  403184:	cmp	w0, #0x2
  403188:	b.ne	403364 <__fxstatat@plt+0x1124>  // b.any
  40318c:	adrp	x0, 42a000 <__fxstatat@plt+0x27dc0>
  403190:	add	x0, x0, #0x650
  403194:	ldr	w0, [x0]
  403198:	cmp	w0, #0x0
  40319c:	b.eq	4031cc <__fxstatat@plt+0xf8c>  // b.none
  4031a0:	adrp	x0, 42a000 <__fxstatat@plt+0x27dc0>
  4031a4:	add	x0, x0, #0x650
  4031a8:	ldr	w0, [x0]
  4031ac:	cmp	w0, #0x4
  4031b0:	b.ne	403364 <__fxstatat@plt+0x1124>  // b.any
  4031b4:	adrp	x0, 42a000 <__fxstatat@plt+0x27dc0>
  4031b8:	add	x0, x0, #0x5e4
  4031bc:	ldr	w0, [x0]
  4031c0:	and	w0, w0, #0x10
  4031c4:	cmp	w0, #0x0
  4031c8:	b.ne	403364 <__fxstatat@plt+0x1124>  // b.any
  4031cc:	adrp	x0, 42a000 <__fxstatat@plt+0x27dc0>
  4031d0:	add	x0, x0, #0x5e4
  4031d4:	ldr	w1, [x0]
  4031d8:	mov	w0, #0x124                 	// #292
  4031dc:	and	w1, w1, w0
  4031e0:	mov	w0, #0x98                  	// #152
  4031e4:	orr	w0, w1, w0
  4031e8:	str	w0, [sp, #772]
  4031ec:	adrp	x0, 42a000 <__fxstatat@plt+0x27dc0>
  4031f0:	add	x0, x0, #0x5e8
  4031f4:	ldr	x0, [x0]
  4031f8:	str	x0, [sp, #760]
  4031fc:	adrp	x0, 42a000 <__fxstatat@plt+0x27dc0>
  403200:	add	x0, x0, #0x5e8
  403204:	ldr	x0, [x0]
  403208:	str	x0, [sp, #752]
  40320c:	ldr	x2, [sp, #760]
  403210:	lsr	x1, x2, #3
  403214:	mov	x0, #0xf7cf                	// #63439
  403218:	movk	x0, #0xe353, lsl #16
  40321c:	movk	x0, #0x9ba5, lsl #32
  403220:	movk	x0, #0x20c4, lsl #48
  403224:	umulh	x0, x1, x0
  403228:	lsr	x1, x0, #4
  40322c:	mov	x0, x1
  403230:	lsl	x0, x0, #5
  403234:	sub	x0, x0, x1
  403238:	lsl	x0, x0, #2
  40323c:	add	x0, x0, x1
  403240:	lsl	x0, x0, #3
  403244:	sub	x1, x2, x0
  403248:	cmp	x1, #0x0
  40324c:	cset	w0, eq  // eq = none
  403250:	strb	w0, [sp, #743]
  403254:	ldr	x0, [sp, #760]
  403258:	lsr	x1, x0, #3
  40325c:	mov	x0, #0xf7cf                	// #63439
  403260:	movk	x0, #0xe353, lsl #16
  403264:	movk	x0, #0x9ba5, lsl #32
  403268:	movk	x0, #0x20c4, lsl #48
  40326c:	umulh	x0, x1, x0
  403270:	lsr	x0, x0, #4
  403274:	str	x0, [sp, #760]
  403278:	ldr	x0, [sp, #752]
  40327c:	and	x0, x0, #0x3ff
  403280:	cmp	x0, #0x0
  403284:	cset	w0, eq  // eq = none
  403288:	strb	w0, [sp, #742]
  40328c:	ldr	x0, [sp, #752]
  403290:	lsr	x0, x0, #10
  403294:	str	x0, [sp, #752]
  403298:	ldrb	w1, [sp, #743]
  40329c:	ldrb	w0, [sp, #742]
  4032a0:	and	w0, w1, w0
  4032a4:	cmp	w0, #0x0
  4032a8:	b.ne	40320c <__fxstatat@plt+0xfcc>  // b.any
  4032ac:	ldrb	w1, [sp, #743]
  4032b0:	ldrb	w0, [sp, #742]
  4032b4:	cmp	w1, w0
  4032b8:	b.cs	4032c8 <__fxstatat@plt+0x1088>  // b.hs, b.nlast
  4032bc:	ldr	w0, [sp, #772]
  4032c0:	orr	w0, w0, #0x20
  4032c4:	str	w0, [sp, #772]
  4032c8:	ldrb	w1, [sp, #742]
  4032cc:	ldrb	w0, [sp, #743]
  4032d0:	cmp	w1, w0
  4032d4:	b.cs	4032e4 <__fxstatat@plt+0x10a4>  // b.hs, b.nlast
  4032d8:	ldr	w0, [sp, #772]
  4032dc:	and	w0, w0, #0xffffffdf
  4032e0:	str	w0, [sp, #772]
  4032e4:	ldr	w0, [sp, #772]
  4032e8:	and	w0, w0, #0x20
  4032ec:	cmp	w0, #0x0
  4032f0:	b.ne	403300 <__fxstatat@plt+0x10c0>  // b.any
  4032f4:	ldr	w0, [sp, #772]
  4032f8:	orr	w0, w0, #0x100
  4032fc:	str	w0, [sp, #772]
  403300:	adrp	x0, 42a000 <__fxstatat@plt+0x27dc0>
  403304:	add	x0, x0, #0x5e8
  403308:	ldr	x0, [x0]
  40330c:	add	x1, sp, #0x18
  403310:	mov	x4, #0x1                   	// #1
  403314:	mov	x3, #0x1                   	// #1
  403318:	ldr	w2, [sp, #772]
  40331c:	bl	409814 <__fxstatat@plt+0x75d4>
  403320:	str	x0, [sp, #728]
  403324:	adrp	x0, 414000 <__fxstatat@plt+0x11dc0>
  403328:	add	x0, x0, #0xf70
  40332c:	bl	402210 <gettext@plt>
  403330:	str	x0, [sp, #744]
  403334:	adrp	x0, 415000 <__fxstatat@plt+0x12dc0>
  403338:	add	x0, x0, #0x3f8
  40333c:	bl	402210 <gettext@plt>
  403340:	mov	x1, x0
  403344:	add	x0, sp, #0x2c0
  403348:	ldr	x3, [sp, #744]
  40334c:	ldr	x2, [sp, #728]
  403350:	bl	401dc0 <asprintf@plt>
  403354:	cmn	w0, #0x1
  403358:	b.ne	4033f8 <__fxstatat@plt+0x11b8>  // b.any
  40335c:	str	xzr, [sp, #704]
  403360:	b	4033f8 <__fxstatat@plt+0x11b8>
  403364:	adrp	x0, 42a000 <__fxstatat@plt+0x27dc0>
  403368:	add	x0, x0, #0x650
  40336c:	ldr	w0, [x0]
  403370:	cmp	w0, #0x3
  403374:	b.ne	4033e8 <__fxstatat@plt+0x11a8>  // b.any
  403378:	adrp	x0, 42a000 <__fxstatat@plt+0x27dc0>
  40337c:	add	x0, x0, #0x658
  403380:	ldr	x1, [x0]
  403384:	ldr	x0, [sp, #776]
  403388:	lsl	x0, x0, #3
  40338c:	add	x0, x1, x0
  403390:	ldr	x0, [x0]
  403394:	ldr	w0, [x0]
  403398:	cmp	w0, #0x2
  40339c:	b.ne	4033e8 <__fxstatat@plt+0x11a8>  // b.any
  4033a0:	adrp	x0, 42a000 <__fxstatat@plt+0x27dc0>
  4033a4:	add	x0, x0, #0x5e8
  4033a8:	ldr	x0, [x0]
  4033ac:	add	x1, sp, #0x2a8
  4033b0:	bl	40a47c <__fxstatat@plt+0x823c>
  4033b4:	str	x0, [sp, #720]
  4033b8:	adrp	x0, 415000 <__fxstatat@plt+0x12dc0>
  4033bc:	add	x0, x0, #0x3f8
  4033c0:	bl	402210 <gettext@plt>
  4033c4:	mov	x1, x0
  4033c8:	add	x0, sp, #0x2c0
  4033cc:	ldr	x3, [sp, #744]
  4033d0:	ldr	x2, [sp, #720]
  4033d4:	bl	401dc0 <asprintf@plt>
  4033d8:	cmn	w0, #0x1
  4033dc:	b.ne	403400 <__fxstatat@plt+0x11c0>  // b.any
  4033e0:	str	xzr, [sp, #704]
  4033e4:	b	403400 <__fxstatat@plt+0x11c0>
  4033e8:	ldr	x0, [sp, #744]
  4033ec:	bl	401f40 <strdup@plt>
  4033f0:	str	x0, [sp, #704]
  4033f4:	b	403404 <__fxstatat@plt+0x11c4>
  4033f8:	nop
  4033fc:	b	403404 <__fxstatat@plt+0x11c4>
  403400:	nop
  403404:	ldr	x0, [sp, #704]
  403408:	cmp	x0, #0x0
  40340c:	b.ne	403414 <__fxstatat@plt+0x11d4>  // b.any
  403410:	bl	40e0e4 <__fxstatat@plt+0xbea4>
  403414:	ldr	x0, [sp, #704]
  403418:	bl	402824 <__fxstatat@plt+0x5e4>
  40341c:	adrp	x0, 42a000 <__fxstatat@plt+0x27dc0>
  403420:	add	x0, x0, #0x668
  403424:	ldr	x1, [x0]
  403428:	adrp	x0, 42a000 <__fxstatat@plt+0x27dc0>
  40342c:	add	x0, x0, #0x670
  403430:	ldr	x0, [x0]
  403434:	lsl	x0, x0, #3
  403438:	sub	x0, x0, #0x8
  40343c:	add	x0, x1, x0
  403440:	ldr	x1, [x0]
  403444:	ldr	x0, [sp, #776]
  403448:	lsl	x0, x0, #3
  40344c:	add	x0, x1, x0
  403450:	ldr	x1, [sp, #704]
  403454:	str	x1, [x0]
  403458:	ldr	x0, [sp, #704]
  40345c:	mov	w1, #0x0                   	// #0
  403460:	bl	40ab24 <__fxstatat@plt+0x88e4>
  403464:	sxtw	x0, w0
  403468:	str	x0, [sp, #712]
  40346c:	adrp	x0, 42a000 <__fxstatat@plt+0x27dc0>
  403470:	add	x0, x0, #0x658
  403474:	ldr	x1, [x0]
  403478:	ldr	x0, [sp, #776]
  40347c:	lsl	x0, x0, #3
  403480:	add	x0, x1, x0
  403484:	ldr	x0, [x0]
  403488:	ldr	x0, [x0, #32]
  40348c:	adrp	x1, 42a000 <__fxstatat@plt+0x27dc0>
  403490:	add	x1, x1, #0x658
  403494:	ldr	x2, [x1]
  403498:	ldr	x1, [sp, #776]
  40349c:	lsl	x1, x1, #3
  4034a0:	add	x1, x2, x1
  4034a4:	ldr	x1, [x1]
  4034a8:	ldr	x3, [sp, #712]
  4034ac:	ldr	x2, [sp, #712]
  4034b0:	cmp	x3, x0
  4034b4:	csel	x0, x2, x0, cs  // cs = hs, nlast
  4034b8:	str	x0, [x1, #32]
  4034bc:	ldr	x0, [sp, #776]
  4034c0:	add	x0, x0, #0x1
  4034c4:	str	x0, [sp, #776]
  4034c8:	adrp	x0, 42a000 <__fxstatat@plt+0x27dc0>
  4034cc:	add	x0, x0, #0x660
  4034d0:	ldr	x0, [x0]
  4034d4:	ldr	x1, [sp, #776]
  4034d8:	cmp	x1, x0
  4034dc:	b.cc	403138 <__fxstatat@plt+0xef8>  // b.lo, b.ul, b.last
  4034e0:	nop
  4034e4:	nop
  4034e8:	ldp	x29, x30, [sp]
  4034ec:	add	sp, sp, #0x310
  4034f0:	ret
  4034f4:	stp	x29, x30, [sp, #-48]!
  4034f8:	mov	x29, sp
  4034fc:	str	x0, [sp, #24]
  403500:	adrp	x0, 42a000 <__fxstatat@plt+0x27dc0>
  403504:	add	x0, x0, #0x5f8
  403508:	ldr	x0, [x0]
  40350c:	cmp	x0, #0x0
  403510:	b.eq	403520 <__fxstatat@plt+0x12e0>  // b.none
  403514:	ldr	x0, [sp, #24]
  403518:	cmp	x0, #0x0
  40351c:	b.ne	403528 <__fxstatat@plt+0x12e8>  // b.any
  403520:	mov	w0, #0x1                   	// #1
  403524:	b	40357c <__fxstatat@plt+0x133c>
  403528:	adrp	x0, 42a000 <__fxstatat@plt+0x27dc0>
  40352c:	add	x0, x0, #0x5f8
  403530:	ldr	x0, [x0]
  403534:	str	x0, [sp, #40]
  403538:	b	40356c <__fxstatat@plt+0x132c>
  40353c:	ldr	x0, [sp, #40]
  403540:	ldr	x0, [x0]
  403544:	mov	x1, x0
  403548:	ldr	x0, [sp, #24]
  40354c:	bl	402000 <strcmp@plt>
  403550:	cmp	w0, #0x0
  403554:	b.ne	403560 <__fxstatat@plt+0x1320>  // b.any
  403558:	mov	w0, #0x1                   	// #1
  40355c:	b	40357c <__fxstatat@plt+0x133c>
  403560:	ldr	x0, [sp, #40]
  403564:	ldr	x0, [x0, #8]
  403568:	str	x0, [sp, #40]
  40356c:	ldr	x0, [sp, #40]
  403570:	cmp	x0, #0x0
  403574:	b.ne	40353c <__fxstatat@plt+0x12fc>  // b.any
  403578:	mov	w0, #0x0                   	// #0
  40357c:	ldp	x29, x30, [sp], #48
  403580:	ret
  403584:	stp	x29, x30, [sp, #-48]!
  403588:	mov	x29, sp
  40358c:	str	x0, [sp, #24]
  403590:	adrp	x0, 42a000 <__fxstatat@plt+0x27dc0>
  403594:	add	x0, x0, #0x600
  403598:	ldr	x0, [x0]
  40359c:	cmp	x0, #0x0
  4035a0:	b.eq	4035b0 <__fxstatat@plt+0x1370>  // b.none
  4035a4:	ldr	x0, [sp, #24]
  4035a8:	cmp	x0, #0x0
  4035ac:	b.ne	4035b8 <__fxstatat@plt+0x1378>  // b.any
  4035b0:	mov	w0, #0x0                   	// #0
  4035b4:	b	40360c <__fxstatat@plt+0x13cc>
  4035b8:	adrp	x0, 42a000 <__fxstatat@plt+0x27dc0>
  4035bc:	add	x0, x0, #0x600
  4035c0:	ldr	x0, [x0]
  4035c4:	str	x0, [sp, #40]
  4035c8:	b	4035fc <__fxstatat@plt+0x13bc>
  4035cc:	ldr	x0, [sp, #40]
  4035d0:	ldr	x0, [x0]
  4035d4:	mov	x1, x0
  4035d8:	ldr	x0, [sp, #24]
  4035dc:	bl	402000 <strcmp@plt>
  4035e0:	cmp	w0, #0x0
  4035e4:	b.ne	4035f0 <__fxstatat@plt+0x13b0>  // b.any
  4035e8:	mov	w0, #0x1                   	// #1
  4035ec:	b	40360c <__fxstatat@plt+0x13cc>
  4035f0:	ldr	x0, [sp, #40]
  4035f4:	ldr	x0, [x0, #8]
  4035f8:	str	x0, [sp, #40]
  4035fc:	ldr	x0, [sp, #40]
  403600:	cmp	x0, #0x0
  403604:	b.ne	4035cc <__fxstatat@plt+0x138c>  // b.any
  403608:	mov	w0, #0x0                   	// #0
  40360c:	ldp	x29, x30, [sp], #48
  403610:	ret
  403614:	sub	sp, sp, #0x20
  403618:	str	x0, [sp, #8]
  40361c:	str	x1, [sp]
  403620:	ldr	x0, [sp, #8]
  403624:	str	x0, [sp, #24]
  403628:	ldr	x0, [sp, #24]
  40362c:	ldr	x0, [x0]
  403630:	ldr	x1, [sp]
  403634:	udiv	x2, x0, x1
  403638:	ldr	x1, [sp]
  40363c:	mul	x1, x2, x1
  403640:	sub	x0, x0, x1
  403644:	add	sp, sp, #0x20
  403648:	ret
  40364c:	sub	sp, sp, #0x20
  403650:	str	x0, [sp, #8]
  403654:	str	x1, [sp]
  403658:	ldr	x0, [sp, #8]
  40365c:	str	x0, [sp, #24]
  403660:	ldr	x0, [sp]
  403664:	str	x0, [sp, #16]
  403668:	ldr	x0, [sp, #24]
  40366c:	ldr	x1, [x0]
  403670:	ldr	x0, [sp, #16]
  403674:	ldr	x0, [x0]
  403678:	cmp	x1, x0
  40367c:	cset	w0, eq  // eq = none
  403680:	and	w0, w0, #0xff
  403684:	add	sp, sp, #0x20
  403688:	ret
  40368c:	stp	x29, x30, [sp, #-64]!
  403690:	mov	x29, sp
  403694:	str	x0, [sp, #24]
  403698:	adrp	x0, 42a000 <__fxstatat@plt+0x27dc0>
  40369c:	add	x0, x0, #0x5d8
  4036a0:	ldr	x0, [x0]
  4036a4:	cmp	x0, #0x0
  4036a8:	b.ne	4036b4 <__fxstatat@plt+0x1474>  // b.any
  4036ac:	mov	x0, #0x0                   	// #0
  4036b0:	b	4036d0 <__fxstatat@plt+0x1490>
  4036b4:	ldr	x0, [sp, #24]
  4036b8:	str	x0, [sp, #40]
  4036bc:	adrp	x0, 42a000 <__fxstatat@plt+0x27dc0>
  4036c0:	add	x0, x0, #0x5d8
  4036c4:	ldr	x0, [x0]
  4036c8:	add	x1, sp, #0x28
  4036cc:	bl	407e6c <__fxstatat@plt+0x5c2c>
  4036d0:	ldp	x29, x30, [sp], #64
  4036d4:	ret
  4036d8:	stp	x29, x30, [sp, #-32]!
  4036dc:	mov	x29, sp
  4036e0:	str	x0, [sp, #24]
  4036e4:	ldr	x0, [sp, #24]
  4036e8:	bl	402050 <free@plt>
  4036ec:	nop
  4036f0:	ldp	x29, x30, [sp], #32
  4036f4:	ret
  4036f8:	stp	x29, x30, [sp, #-240]!
  4036fc:	mov	x29, sp
  403700:	str	x19, [sp, #16]
  403704:	strb	w0, [sp, #47]
  403708:	str	xzr, [sp, #224]
  40370c:	str	wzr, [sp, #220]
  403710:	adrp	x0, 42a000 <__fxstatat@plt+0x27dc0>
  403714:	add	x0, x0, #0x608
  403718:	ldr	x0, [x0]
  40371c:	str	x0, [sp, #232]
  403720:	b	40373c <__fxstatat@plt+0x14fc>
  403724:	ldr	w0, [sp, #220]
  403728:	add	w0, w0, #0x1
  40372c:	str	w0, [sp, #220]
  403730:	ldr	x0, [sp, #232]
  403734:	ldr	x0, [x0, #48]
  403738:	str	x0, [sp, #232]
  40373c:	ldr	x0, [sp, #232]
  403740:	cmp	x0, #0x0
  403744:	b.ne	403724 <__fxstatat@plt+0x14e4>  // b.any
  403748:	ldrsw	x5, [sp, #220]
  40374c:	adrp	x0, 403000 <__fxstatat@plt+0xdc0>
  403750:	add	x4, x0, #0x6d8
  403754:	adrp	x0, 403000 <__fxstatat@plt+0xdc0>
  403758:	add	x3, x0, #0x64c
  40375c:	adrp	x0, 403000 <__fxstatat@plt+0xdc0>
  403760:	add	x2, x0, #0x614
  403764:	mov	x1, #0x0                   	// #0
  403768:	mov	x0, x5
  40376c:	bl	4085e0 <__fxstatat@plt+0x63a0>
  403770:	mov	x1, x0
  403774:	adrp	x0, 42a000 <__fxstatat@plt+0x27dc0>
  403778:	add	x0, x0, #0x5d8
  40377c:	str	x1, [x0]
  403780:	adrp	x0, 42a000 <__fxstatat@plt+0x27dc0>
  403784:	add	x0, x0, #0x5d8
  403788:	ldr	x0, [x0]
  40378c:	cmp	x0, #0x0
  403790:	b.ne	403798 <__fxstatat@plt+0x1558>  // b.any
  403794:	bl	40e0e4 <__fxstatat@plt+0xbea4>
  403798:	adrp	x0, 42a000 <__fxstatat@plt+0x27dc0>
  40379c:	add	x0, x0, #0x608
  4037a0:	ldr	x0, [x0]
  4037a4:	str	x0, [sp, #232]
  4037a8:	b	403b14 <__fxstatat@plt+0x18d4>
  4037ac:	str	xzr, [sp, #208]
  4037b0:	ldr	x0, [sp, #232]
  4037b4:	ldrb	w0, [x0, #40]
  4037b8:	and	w0, w0, #0x2
  4037bc:	and	w0, w0, #0xff
  4037c0:	cmp	w0, #0x0
  4037c4:	b.eq	4037dc <__fxstatat@plt+0x159c>  // b.none
  4037c8:	adrp	x0, 42a000 <__fxstatat@plt+0x27dc0>
  4037cc:	add	x0, x0, #0x5e1
  4037d0:	ldrb	w0, [x0]
  4037d4:	cmp	w0, #0x0
  4037d8:	b.ne	40387c <__fxstatat@plt+0x163c>  // b.any
  4037dc:	ldr	x0, [sp, #232]
  4037e0:	ldrb	w0, [x0, #40]
  4037e4:	and	w0, w0, #0x1
  4037e8:	and	w0, w0, #0xff
  4037ec:	cmp	w0, #0x0
  4037f0:	b.eq	40382c <__fxstatat@plt+0x15ec>  // b.none
  4037f4:	adrp	x0, 42a000 <__fxstatat@plt+0x27dc0>
  4037f8:	add	x0, x0, #0x5e0
  4037fc:	ldrb	w0, [x0]
  403800:	eor	w0, w0, #0x1
  403804:	and	w0, w0, #0xff
  403808:	cmp	w0, #0x0
  40380c:	b.eq	40382c <__fxstatat@plt+0x15ec>  // b.none
  403810:	adrp	x0, 42a000 <__fxstatat@plt+0x27dc0>
  403814:	add	x0, x0, #0x5e2
  403818:	ldrb	w0, [x0]
  40381c:	eor	w0, w0, #0x1
  403820:	and	w0, w0, #0xff
  403824:	cmp	w0, #0x0
  403828:	b.ne	40387c <__fxstatat@plt+0x163c>  // b.any
  40382c:	ldr	x0, [sp, #232]
  403830:	ldr	x0, [x0, #24]
  403834:	bl	4034f4 <__fxstatat@plt+0x12b4>
  403838:	and	w0, w0, #0xff
  40383c:	eor	w0, w0, #0x1
  403840:	and	w0, w0, #0xff
  403844:	cmp	w0, #0x0
  403848:	b.ne	40387c <__fxstatat@plt+0x163c>  // b.any
  40384c:	ldr	x0, [sp, #232]
  403850:	ldr	x0, [x0, #24]
  403854:	bl	403584 <__fxstatat@plt+0x1344>
  403858:	and	w0, w0, #0xff
  40385c:	cmp	w0, #0x0
  403860:	b.ne	40387c <__fxstatat@plt+0x163c>  // b.any
  403864:	ldr	x0, [sp, #232]
  403868:	ldr	x0, [x0, #8]
  40386c:	add	x1, sp, #0x38
  403870:	bl	414ac0 <__fxstatat@plt+0x12880>
  403874:	cmn	w0, #0x1
  403878:	b.ne	40388c <__fxstatat@plt+0x164c>  // b.any
  40387c:	ldr	x0, [sp, #232]
  403880:	ldr	x0, [x0, #32]
  403884:	str	x0, [sp, #56]
  403888:	b	403a78 <__fxstatat@plt+0x1838>
  40388c:	ldr	x0, [sp, #56]
  403890:	bl	40368c <__fxstatat@plt+0x144c>
  403894:	str	x0, [sp, #200]
  403898:	ldr	x0, [sp, #200]
  40389c:	cmp	x0, #0x0
  4038a0:	b.eq	403a78 <__fxstatat@plt+0x1838>  // b.none
  4038a4:	ldr	x0, [sp, #200]
  4038a8:	ldr	x0, [x0, #8]
  4038ac:	ldr	x0, [x0, #8]
  4038b0:	bl	401d10 <strlen@plt>
  4038b4:	mov	x19, x0
  4038b8:	ldr	x0, [sp, #232]
  4038bc:	ldr	x0, [x0, #8]
  4038c0:	bl	401d10 <strlen@plt>
  4038c4:	cmp	x19, x0
  4038c8:	cset	w0, hi  // hi = pmore
  4038cc:	strb	w0, [sp, #199]
  4038d0:	ldr	x0, [sp, #200]
  4038d4:	ldr	x0, [x0, #8]
  4038d8:	ldr	x0, [x0, #16]
  4038dc:	cmp	x0, #0x0
  4038e0:	b.eq	403924 <__fxstatat@plt+0x16e4>  // b.none
  4038e4:	ldr	x0, [sp, #232]
  4038e8:	ldr	x0, [x0, #16]
  4038ec:	cmp	x0, #0x0
  4038f0:	b.eq	403924 <__fxstatat@plt+0x16e4>  // b.none
  4038f4:	ldr	x0, [sp, #200]
  4038f8:	ldr	x0, [x0, #8]
  4038fc:	ldr	x0, [x0, #16]
  403900:	bl	401d10 <strlen@plt>
  403904:	mov	x19, x0
  403908:	ldr	x0, [sp, #232]
  40390c:	ldr	x0, [x0, #16]
  403910:	bl	401d10 <strlen@plt>
  403914:	cmp	x19, x0
  403918:	b.cs	403924 <__fxstatat@plt+0x16e4>  // b.hs, b.nlast
  40391c:	mov	w0, #0x1                   	// #1
  403920:	b	403928 <__fxstatat@plt+0x16e8>
  403924:	mov	w0, #0x0                   	// #0
  403928:	strb	w0, [sp, #198]
  40392c:	ldrb	w0, [sp, #198]
  403930:	and	w0, w0, #0x1
  403934:	strb	w0, [sp, #198]
  403938:	adrp	x0, 42a000 <__fxstatat@plt+0x27dc0>
  40393c:	add	x0, x0, #0x611
  403940:	ldrb	w0, [x0]
  403944:	eor	w0, w0, #0x1
  403948:	and	w0, w0, #0xff
  40394c:	cmp	w0, #0x0
  403950:	b.eq	4039b0 <__fxstatat@plt+0x1770>  // b.none
  403954:	ldr	x0, [sp, #232]
  403958:	ldrb	w0, [x0, #40]
  40395c:	and	w0, w0, #0x2
  403960:	and	w0, w0, #0xff
  403964:	cmp	w0, #0x0
  403968:	b.eq	4039b0 <__fxstatat@plt+0x1770>  // b.none
  40396c:	ldr	x0, [sp, #200]
  403970:	ldr	x0, [x0, #8]
  403974:	ldrb	w0, [x0, #40]
  403978:	and	w0, w0, #0x2
  40397c:	and	w0, w0, #0xff
  403980:	cmp	w0, #0x0
  403984:	b.eq	4039b0 <__fxstatat@plt+0x1770>  // b.none
  403988:	ldr	x0, [sp, #200]
  40398c:	ldr	x0, [x0, #8]
  403990:	ldr	x2, [x0]
  403994:	ldr	x0, [sp, #232]
  403998:	ldr	x0, [x0]
  40399c:	mov	x1, x0
  4039a0:	mov	x0, x2
  4039a4:	bl	402000 <strcmp@plt>
  4039a8:	cmp	w0, #0x0
  4039ac:	b.ne	403a78 <__fxstatat@plt+0x1838>  // b.any
  4039b0:	ldr	x0, [sp, #232]
  4039b4:	ldr	x0, [x0]
  4039b8:	mov	w1, #0x2f                  	// #47
  4039bc:	bl	4020b0 <strchr@plt>
  4039c0:	cmp	x0, #0x0
  4039c4:	b.eq	4039e4 <__fxstatat@plt+0x17a4>  // b.none
  4039c8:	ldr	x0, [sp, #200]
  4039cc:	ldr	x0, [x0, #8]
  4039d0:	ldr	x0, [x0]
  4039d4:	mov	w1, #0x2f                  	// #47
  4039d8:	bl	4020b0 <strchr@plt>
  4039dc:	cmp	x0, #0x0
  4039e0:	b.eq	403a54 <__fxstatat@plt+0x1814>  // b.none
  4039e4:	ldrb	w0, [sp, #199]
  4039e8:	cmp	w0, #0x0
  4039ec:	b.eq	403a04 <__fxstatat@plt+0x17c4>  // b.none
  4039f0:	ldrb	w0, [sp, #198]
  4039f4:	eor	w0, w0, #0x1
  4039f8:	and	w0, w0, #0xff
  4039fc:	cmp	w0, #0x0
  403a00:	b.ne	403a54 <__fxstatat@plt+0x1814>  // b.any
  403a04:	ldr	x0, [sp, #200]
  403a08:	ldr	x0, [x0, #8]
  403a0c:	ldr	x2, [x0]
  403a10:	ldr	x0, [sp, #232]
  403a14:	ldr	x0, [x0]
  403a18:	mov	x1, x0
  403a1c:	mov	x0, x2
  403a20:	bl	402000 <strcmp@plt>
  403a24:	cmp	w0, #0x0
  403a28:	b.eq	403a70 <__fxstatat@plt+0x1830>  // b.none
  403a2c:	ldr	x0, [sp, #232]
  403a30:	ldr	x2, [x0, #8]
  403a34:	ldr	x0, [sp, #200]
  403a38:	ldr	x0, [x0, #8]
  403a3c:	ldr	x0, [x0, #8]
  403a40:	mov	x1, x0
  403a44:	mov	x0, x2
  403a48:	bl	402000 <strcmp@plt>
  403a4c:	cmp	w0, #0x0
  403a50:	b.ne	403a70 <__fxstatat@plt+0x1830>  // b.any
  403a54:	ldr	x0, [sp, #200]
  403a58:	ldr	x0, [x0, #8]
  403a5c:	str	x0, [sp, #208]
  403a60:	ldr	x0, [sp, #200]
  403a64:	ldr	x1, [sp, #232]
  403a68:	str	x1, [x0, #8]
  403a6c:	b	403a78 <__fxstatat@plt+0x1838>
  403a70:	ldr	x0, [sp, #232]
  403a74:	str	x0, [sp, #208]
  403a78:	ldr	x0, [sp, #208]
  403a7c:	cmp	x0, #0x0
  403a80:	b.eq	403ab0 <__fxstatat@plt+0x1870>  // b.none
  403a84:	ldr	x0, [sp, #232]
  403a88:	ldr	x0, [x0, #48]
  403a8c:	str	x0, [sp, #232]
  403a90:	ldrb	w0, [sp, #47]
  403a94:	eor	w0, w0, #0x1
  403a98:	and	w0, w0, #0xff
  403a9c:	cmp	w0, #0x0
  403aa0:	b.eq	403b14 <__fxstatat@plt+0x18d4>  // b.none
  403aa4:	ldr	x0, [sp, #208]
  403aa8:	bl	40fbe4 <__fxstatat@plt+0xd9a4>
  403aac:	b	403b14 <__fxstatat@plt+0x18d4>
  403ab0:	mov	x0, #0x18                  	// #24
  403ab4:	bl	40df04 <__fxstatat@plt+0xbcc4>
  403ab8:	str	x0, [sp, #184]
  403abc:	ldr	x0, [sp, #184]
  403ac0:	ldr	x1, [sp, #232]
  403ac4:	str	x1, [x0, #8]
  403ac8:	ldr	x1, [sp, #56]
  403acc:	ldr	x0, [sp, #184]
  403ad0:	str	x1, [x0]
  403ad4:	ldr	x0, [sp, #184]
  403ad8:	ldr	x1, [sp, #224]
  403adc:	str	x1, [x0, #16]
  403ae0:	ldr	x0, [sp, #184]
  403ae4:	str	x0, [sp, #224]
  403ae8:	adrp	x0, 42a000 <__fxstatat@plt+0x27dc0>
  403aec:	add	x0, x0, #0x5d8
  403af0:	ldr	x0, [x0]
  403af4:	ldr	x1, [sp, #184]
  403af8:	bl	409260 <__fxstatat@plt+0x7020>
  403afc:	cmp	x0, #0x0
  403b00:	b.ne	403b08 <__fxstatat@plt+0x18c8>  // b.any
  403b04:	bl	40e0e4 <__fxstatat@plt+0xbea4>
  403b08:	ldr	x0, [sp, #232]
  403b0c:	ldr	x0, [x0, #48]
  403b10:	str	x0, [sp, #232]
  403b14:	ldr	x0, [sp, #232]
  403b18:	cmp	x0, #0x0
  403b1c:	b.ne	4037ac <__fxstatat@plt+0x156c>  // b.any
  403b20:	ldrb	w0, [sp, #47]
  403b24:	eor	w0, w0, #0x1
  403b28:	and	w0, w0, #0xff
  403b2c:	cmp	w0, #0x0
  403b30:	b.eq	403ba8 <__fxstatat@plt+0x1968>  // b.none
  403b34:	adrp	x0, 42a000 <__fxstatat@plt+0x27dc0>
  403b38:	add	x0, x0, #0x608
  403b3c:	str	xzr, [x0]
  403b40:	b	403b80 <__fxstatat@plt+0x1940>
  403b44:	ldr	x0, [sp, #224]
  403b48:	ldr	x0, [x0, #8]
  403b4c:	str	x0, [sp, #232]
  403b50:	adrp	x0, 42a000 <__fxstatat@plt+0x27dc0>
  403b54:	add	x0, x0, #0x608
  403b58:	ldr	x1, [x0]
  403b5c:	ldr	x0, [sp, #232]
  403b60:	str	x1, [x0, #48]
  403b64:	adrp	x0, 42a000 <__fxstatat@plt+0x27dc0>
  403b68:	add	x0, x0, #0x608
  403b6c:	ldr	x1, [sp, #232]
  403b70:	str	x1, [x0]
  403b74:	ldr	x0, [sp, #224]
  403b78:	ldr	x0, [x0, #16]
  403b7c:	str	x0, [sp, #224]
  403b80:	ldr	x0, [sp, #224]
  403b84:	cmp	x0, #0x0
  403b88:	b.ne	403b44 <__fxstatat@plt+0x1904>  // b.any
  403b8c:	adrp	x0, 42a000 <__fxstatat@plt+0x27dc0>
  403b90:	add	x0, x0, #0x5d8
  403b94:	ldr	x0, [x0]
  403b98:	bl	408880 <__fxstatat@plt+0x6640>
  403b9c:	adrp	x0, 42a000 <__fxstatat@plt+0x27dc0>
  403ba0:	add	x0, x0, #0x5d8
  403ba4:	str	xzr, [x0]
  403ba8:	nop
  403bac:	ldr	x19, [sp, #16]
  403bb0:	ldp	x29, x30, [sp], #240
  403bb4:	ret
  403bb8:	stp	x29, x30, [sp, #-48]!
  403bbc:	mov	x29, sp
  403bc0:	str	x0, [sp, #24]
  403bc4:	ldr	x0, [sp, #24]
  403bc8:	bl	40368c <__fxstatat@plt+0x144c>
  403bcc:	str	x0, [sp, #40]
  403bd0:	ldr	x0, [sp, #40]
  403bd4:	cmp	x0, #0x0
  403bd8:	b.eq	403be8 <__fxstatat@plt+0x19a8>  // b.none
  403bdc:	ldr	x0, [sp, #40]
  403be0:	ldr	x0, [x0, #8]
  403be4:	b	403bec <__fxstatat@plt+0x19ac>
  403be8:	mov	x0, #0x0                   	// #0
  403bec:	ldp	x29, x30, [sp], #48
  403bf0:	ret
  403bf4:	sub	sp, sp, #0x10
  403bf8:	str	x0, [sp, #8]
  403bfc:	ldr	x0, [sp, #8]
  403c00:	cmn	x0, #0x3
  403c04:	cset	w0, ls  // ls = plast
  403c08:	and	w0, w0, #0xff
  403c0c:	add	sp, sp, #0x10
  403c10:	ret
  403c14:	stp	x29, x30, [sp, #-80]!
  403c18:	mov	x29, sp
  403c1c:	strb	w0, [sp, #63]
  403c20:	str	x1, [sp, #48]
  403c24:	str	x2, [sp, #40]
  403c28:	str	x3, [sp, #32]
  403c2c:	str	x4, [sp, #24]
  403c30:	ldr	x0, [sp, #48]
  403c34:	bl	403bf4 <__fxstatat@plt+0x19b4>
  403c38:	and	w0, w0, #0xff
  403c3c:	eor	w0, w0, #0x1
  403c40:	and	w0, w0, #0xff
  403c44:	cmp	w0, #0x0
  403c48:	b.eq	403c6c <__fxstatat@plt+0x1a2c>  // b.none
  403c4c:	ldrb	w0, [sp, #63]
  403c50:	eor	w0, w0, #0x1
  403c54:	and	w0, w0, #0xff
  403c58:	cmp	w0, #0x0
  403c5c:	b.eq	403c6c <__fxstatat@plt+0x1a2c>  // b.none
  403c60:	adrp	x0, 415000 <__fxstatat@plt+0x12dc0>
  403c64:	add	x0, x0, #0x400
  403c68:	b	403ce0 <__fxstatat@plt+0x1aa0>
  403c6c:	ldrb	w0, [sp, #63]
  403c70:	cmp	w0, #0x0
  403c74:	b.eq	403c84 <__fxstatat@plt+0x1a44>  // b.none
  403c78:	ldr	x0, [sp, #48]
  403c7c:	neg	x0, x0
  403c80:	b	403c88 <__fxstatat@plt+0x1a48>
  403c84:	ldr	x0, [sp, #48]
  403c88:	ldrb	w1, [sp, #63]
  403c8c:	ldr	x2, [sp, #40]
  403c90:	add	x5, x2, x1
  403c94:	adrp	x1, 42a000 <__fxstatat@plt+0x27dc0>
  403c98:	add	x1, x1, #0x5e4
  403c9c:	ldr	w1, [x1]
  403ca0:	ldr	x4, [sp, #24]
  403ca4:	ldr	x3, [sp, #32]
  403ca8:	mov	w2, w1
  403cac:	mov	x1, x5
  403cb0:	bl	409814 <__fxstatat@plt+0x75d4>
  403cb4:	str	x0, [sp, #72]
  403cb8:	ldrb	w0, [sp, #63]
  403cbc:	cmp	w0, #0x0
  403cc0:	b.eq	403cdc <__fxstatat@plt+0x1a9c>  // b.none
  403cc4:	ldr	x0, [sp, #72]
  403cc8:	sub	x0, x0, #0x1
  403ccc:	str	x0, [sp, #72]
  403cd0:	ldr	x0, [sp, #72]
  403cd4:	mov	w1, #0x2d                  	// #45
  403cd8:	strb	w1, [x0]
  403cdc:	ldr	x0, [sp, #72]
  403ce0:	ldp	x29, x30, [sp], #80
  403ce4:	ret
  403ce8:	sub	sp, sp, #0x20
  403cec:	str	x0, [sp, #24]
  403cf0:	str	x1, [sp, #16]
  403cf4:	str	x2, [sp, #8]
  403cf8:	strb	w3, [sp, #7]
  403cfc:	ldr	x0, [sp, #16]
  403d00:	ldrb	w0, [x0]
  403d04:	eor	w0, w0, #0x1
  403d08:	and	w1, w0, #0xff
  403d0c:	ldrb	w0, [sp, #7]
  403d10:	eor	w0, w1, w0
  403d14:	and	w0, w0, #0xff
  403d18:	cmp	w0, #0x0
  403d1c:	b.eq	403d3c <__fxstatat@plt+0x1afc>  // b.none
  403d20:	ldr	x0, [sp, #24]
  403d24:	ldr	x1, [x0]
  403d28:	ldr	x0, [sp, #8]
  403d2c:	add	x1, x1, x0
  403d30:	ldr	x0, [sp, #24]
  403d34:	str	x1, [x0]
  403d38:	b	403df0 <__fxstatat@plt+0x1bb0>
  403d3c:	ldr	x0, [sp, #16]
  403d40:	ldrb	w0, [x0]
  403d44:	cmp	w0, #0x0
  403d48:	b.eq	403d60 <__fxstatat@plt+0x1b20>  // b.none
  403d4c:	ldr	x0, [sp, #24]
  403d50:	ldr	x0, [x0]
  403d54:	neg	x1, x0
  403d58:	ldr	x0, [sp, #24]
  403d5c:	str	x1, [x0]
  403d60:	ldrb	w0, [sp, #7]
  403d64:	cmp	w0, #0x0
  403d68:	b.eq	403d78 <__fxstatat@plt+0x1b38>  // b.none
  403d6c:	ldr	x0, [sp, #8]
  403d70:	neg	x0, x0
  403d74:	str	x0, [sp, #8]
  403d78:	ldr	x0, [sp, #24]
  403d7c:	ldr	x0, [x0]
  403d80:	ldr	x1, [sp, #8]
  403d84:	cmp	x1, x0
  403d88:	b.cs	403da8 <__fxstatat@plt+0x1b68>  // b.hs, b.nlast
  403d8c:	ldr	x0, [sp, #24]
  403d90:	ldr	x1, [x0]
  403d94:	ldr	x0, [sp, #8]
  403d98:	sub	x1, x1, x0
  403d9c:	ldr	x0, [sp, #24]
  403da0:	str	x1, [x0]
  403da4:	b	403dcc <__fxstatat@plt+0x1b8c>
  403da8:	ldr	x0, [sp, #24]
  403dac:	ldr	x0, [x0]
  403db0:	ldr	x1, [sp, #8]
  403db4:	sub	x1, x1, x0
  403db8:	ldr	x0, [sp, #24]
  403dbc:	str	x1, [x0]
  403dc0:	ldr	x0, [sp, #16]
  403dc4:	ldrb	w1, [sp, #7]
  403dc8:	strb	w1, [x0]
  403dcc:	ldr	x0, [sp, #16]
  403dd0:	ldrb	w0, [x0]
  403dd4:	cmp	w0, #0x0
  403dd8:	b.eq	403df0 <__fxstatat@plt+0x1bb0>  // b.none
  403ddc:	ldr	x0, [sp, #24]
  403de0:	ldr	x0, [x0]
  403de4:	neg	x1, x0
  403de8:	ldr	x0, [sp, #24]
  403dec:	str	x1, [x0]
  403df0:	add	sp, sp, #0x20
  403df4:	ret
  403df8:	stp	x29, x30, [sp, #-48]!
  403dfc:	mov	x29, sp
  403e00:	str	x0, [sp, #24]
  403e04:	ldr	x0, [sp, #24]
  403e08:	bl	401d10 <strlen@plt>
  403e0c:	str	x0, [sp, #40]
  403e10:	ldr	x0, [sp, #40]
  403e14:	cmp	x0, #0x24
  403e18:	b.ls	403e4c <__fxstatat@plt+0x1c0c>  // b.plast
  403e1c:	ldr	x0, [sp, #40]
  403e20:	sub	x0, x0, #0x24
  403e24:	ldr	x1, [sp, #24]
  403e28:	add	x2, x1, x0
  403e2c:	adrp	x0, 415000 <__fxstatat@plt+0x12dc0>
  403e30:	add	x1, x0, #0x408
  403e34:	mov	x0, x2
  403e38:	bl	4020a0 <strspn@plt>
  403e3c:	cmp	x0, #0x24
  403e40:	b.ne	403e4c <__fxstatat@plt+0x1c0c>  // b.any
  403e44:	mov	w0, #0x1                   	// #1
  403e48:	b	403e50 <__fxstatat@plt+0x1c10>
  403e4c:	mov	w0, #0x0                   	// #0
  403e50:	and	w0, w0, #0x1
  403e54:	and	w0, w0, #0xff
  403e58:	ldp	x29, x30, [sp], #48
  403e5c:	ret
  403e60:	stp	x29, x30, [sp, #-48]!
  403e64:	mov	x29, sp
  403e68:	str	x0, [sp, #40]
  403e6c:	str	x1, [sp, #32]
  403e70:	str	x2, [sp, #24]
  403e74:	ldr	x0, [sp, #32]
  403e78:	mov	x1, #0x1                   	// #1
  403e7c:	str	x1, [x0, #8]
  403e80:	ldr	x0, [sp, #32]
  403e84:	ldr	x1, [x0, #8]
  403e88:	ldr	x0, [sp, #32]
  403e8c:	str	x1, [x0]
  403e90:	ldr	x0, [sp, #24]
  403e94:	ldr	x1, [x0, #40]
  403e98:	ldr	x0, [sp, #32]
  403e9c:	str	x1, [x0, #16]
  403ea0:	ldr	x0, [sp, #24]
  403ea4:	ldr	x1, [x0, #48]
  403ea8:	ldr	x0, [sp, #32]
  403eac:	str	x1, [x0, #40]
  403eb0:	ldr	x0, [sp, #32]
  403eb4:	ldr	x1, [x0, #40]
  403eb8:	ldr	x0, [sp, #32]
  403ebc:	str	x1, [x0, #24]
  403ec0:	ldr	x0, [sp, #32]
  403ec4:	strb	wzr, [x0, #32]
  403ec8:	ldr	x0, [sp, #32]
  403ecc:	mov	x1, #0xffffffffffffffff    	// #-1
  403ed0:	str	x1, [x0, #48]
  403ed4:	ldr	x0, [sp, #32]
  403ed8:	strb	wzr, [x0, #56]
  403edc:	ldr	x0, [sp, #32]
  403ee0:	ldr	x0, [x0, #16]
  403ee4:	bl	403bf4 <__fxstatat@plt+0x19b4>
  403ee8:	and	w0, w0, #0xff
  403eec:	cmp	w0, #0x0
  403ef0:	b.eq	403f4c <__fxstatat@plt+0x1d0c>  // b.none
  403ef4:	ldr	x0, [sp, #32]
  403ef8:	ldr	x0, [x0, #40]
  403efc:	bl	403bf4 <__fxstatat@plt+0x19b4>
  403f00:	and	w0, w0, #0xff
  403f04:	cmp	w0, #0x0
  403f08:	b.eq	403f4c <__fxstatat@plt+0x1d0c>  // b.none
  403f0c:	ldr	x0, [sp, #32]
  403f10:	ldr	x1, [x0, #16]
  403f14:	ldr	x0, [sp, #32]
  403f18:	ldr	x0, [x0, #40]
  403f1c:	sub	x1, x1, x0
  403f20:	ldr	x0, [sp, #32]
  403f24:	str	x1, [x0, #48]
  403f28:	ldr	x0, [sp, #32]
  403f2c:	ldr	x1, [x0, #16]
  403f30:	ldr	x0, [sp, #32]
  403f34:	ldr	x0, [x0, #40]
  403f38:	cmp	x1, x0
  403f3c:	cset	w0, cc  // cc = lo, ul, last
  403f40:	and	w1, w0, #0xff
  403f44:	ldr	x0, [sp, #32]
  403f48:	strb	w1, [x0, #56]
  403f4c:	ldr	x0, [sp, #24]
  403f50:	ldr	x1, [x0]
  403f54:	ldr	x0, [sp, #40]
  403f58:	str	x1, [x0]
  403f5c:	adrp	x0, 42a000 <__fxstatat@plt+0x27dc0>
  403f60:	add	x0, x0, #0x5e8
  403f64:	ldr	x1, [x0]
  403f68:	ldr	x0, [sp, #40]
  403f6c:	str	x1, [x0, #8]
  403f70:	ldr	x0, [sp, #24]
  403f74:	ldr	x1, [x0, #8]
  403f78:	ldr	x0, [sp, #40]
  403f7c:	str	x1, [x0, #16]
  403f80:	ldr	x0, [sp, #24]
  403f84:	ldr	x1, [x0, #24]
  403f88:	ldr	x0, [sp, #40]
  403f8c:	str	x1, [x0, #24]
  403f90:	ldr	x0, [sp, #24]
  403f94:	ldr	x1, [x0, #16]
  403f98:	ldr	x0, [sp, #40]
  403f9c:	str	x1, [x0, #40]
  403fa0:	ldr	x0, [sp, #24]
  403fa4:	ldrb	w0, [x0, #32]
  403fa8:	cmp	w0, #0x0
  403fac:	b.eq	403fd0 <__fxstatat@plt+0x1d90>  // b.none
  403fb0:	ldr	x0, [sp, #24]
  403fb4:	ldr	x0, [x0, #24]
  403fb8:	bl	403bf4 <__fxstatat@plt+0x19b4>
  403fbc:	and	w0, w0, #0xff
  403fc0:	cmp	w0, #0x0
  403fc4:	b.eq	403fd0 <__fxstatat@plt+0x1d90>  // b.none
  403fc8:	mov	w0, #0x1                   	// #1
  403fcc:	b	403fd4 <__fxstatat@plt+0x1d94>
  403fd0:	mov	w0, #0x0                   	// #0
  403fd4:	and	w0, w0, #0x1
  403fd8:	and	w1, w0, #0xff
  403fdc:	ldr	x0, [sp, #40]
  403fe0:	strb	w1, [x0, #32]
  403fe4:	ldr	x0, [sp, #40]
  403fe8:	mov	x1, #0xffffffffffffffff    	// #-1
  403fec:	str	x1, [x0, #48]
  403ff0:	ldr	x0, [sp, #40]
  403ff4:	strb	wzr, [x0, #56]
  403ff8:	ldr	x0, [sp, #40]
  403ffc:	ldr	x0, [x0, #16]
  404000:	bl	403bf4 <__fxstatat@plt+0x19b4>
  404004:	and	w0, w0, #0xff
  404008:	cmp	w0, #0x0
  40400c:	b.eq	404068 <__fxstatat@plt+0x1e28>  // b.none
  404010:	ldr	x0, [sp, #40]
  404014:	ldr	x0, [x0, #40]
  404018:	bl	403bf4 <__fxstatat@plt+0x19b4>
  40401c:	and	w0, w0, #0xff
  404020:	cmp	w0, #0x0
  404024:	b.eq	404068 <__fxstatat@plt+0x1e28>  // b.none
  404028:	ldr	x0, [sp, #40]
  40402c:	ldr	x1, [x0, #16]
  404030:	ldr	x0, [sp, #40]
  404034:	ldr	x0, [x0, #40]
  404038:	sub	x1, x1, x0
  40403c:	ldr	x0, [sp, #40]
  404040:	str	x1, [x0, #48]
  404044:	ldr	x0, [sp, #40]
  404048:	ldr	x1, [x0, #16]
  40404c:	ldr	x0, [sp, #40]
  404050:	ldr	x0, [x0, #40]
  404054:	cmp	x1, x0
  404058:	cset	w0, cc  // cc = lo, ul, last
  40405c:	and	w1, w0, #0xff
  404060:	ldr	x0, [sp, #40]
  404064:	strb	w1, [x0, #56]
  404068:	nop
  40406c:	ldp	x29, x30, [sp], #48
  404070:	ret
  404074:	stp	x29, x30, [sp, #-32]!
  404078:	mov	x29, sp
  40407c:	str	x0, [sp, #24]
  404080:	str	x1, [sp, #16]
  404084:	ldr	x0, [sp, #16]
  404088:	ldr	x0, [x0, #16]
  40408c:	bl	403bf4 <__fxstatat@plt+0x19b4>
  404090:	and	w0, w0, #0xff
  404094:	cmp	w0, #0x0
  404098:	b.eq	4040c0 <__fxstatat@plt+0x1e80>  // b.none
  40409c:	adrp	x0, 42a000 <__fxstatat@plt+0x27dc0>
  4040a0:	add	x0, x0, #0x618
  4040a4:	ldr	x1, [x0, #40]
  4040a8:	ldr	x0, [sp, #16]
  4040ac:	ldr	x0, [x0, #16]
  4040b0:	add	x1, x1, x0
  4040b4:	adrp	x0, 42a000 <__fxstatat@plt+0x27dc0>
  4040b8:	add	x0, x0, #0x618
  4040bc:	str	x1, [x0, #40]
  4040c0:	ldr	x0, [sp, #16]
  4040c4:	ldr	x0, [x0, #24]
  4040c8:	bl	403bf4 <__fxstatat@plt+0x19b4>
  4040cc:	and	w0, w0, #0xff
  4040d0:	cmp	w0, #0x0
  4040d4:	b.eq	4040fc <__fxstatat@plt+0x1ebc>  // b.none
  4040d8:	adrp	x0, 42a000 <__fxstatat@plt+0x27dc0>
  4040dc:	add	x0, x0, #0x618
  4040e0:	ldr	x1, [x0, #48]
  4040e4:	ldr	x0, [sp, #16]
  4040e8:	ldr	x0, [x0, #24]
  4040ec:	add	x1, x1, x0
  4040f0:	adrp	x0, 42a000 <__fxstatat@plt+0x27dc0>
  4040f4:	add	x0, x0, #0x618
  4040f8:	str	x1, [x0, #48]
  4040fc:	ldr	x0, [sp, #24]
  404100:	ldr	x0, [x0, #16]
  404104:	bl	403bf4 <__fxstatat@plt+0x19b4>
  404108:	and	w0, w0, #0xff
  40410c:	cmp	w0, #0x0
  404110:	b.eq	404144 <__fxstatat@plt+0x1f04>  // b.none
  404114:	adrp	x0, 42a000 <__fxstatat@plt+0x27dc0>
  404118:	add	x0, x0, #0x618
  40411c:	ldr	x1, [x0, #8]
  404120:	ldr	x0, [sp, #24]
  404124:	ldr	x2, [x0]
  404128:	ldr	x0, [sp, #24]
  40412c:	ldr	x0, [x0, #16]
  404130:	mul	x0, x2, x0
  404134:	add	x1, x1, x0
  404138:	adrp	x0, 42a000 <__fxstatat@plt+0x27dc0>
  40413c:	add	x0, x0, #0x618
  404140:	str	x1, [x0, #8]
  404144:	ldr	x0, [sp, #24]
  404148:	ldr	x0, [x0, #40]
  40414c:	bl	403bf4 <__fxstatat@plt+0x19b4>
  404150:	and	w0, w0, #0xff
  404154:	cmp	w0, #0x0
  404158:	b.eq	40418c <__fxstatat@plt+0x1f4c>  // b.none
  40415c:	adrp	x0, 42a000 <__fxstatat@plt+0x27dc0>
  404160:	add	x0, x0, #0x618
  404164:	ldr	x1, [x0, #16]
  404168:	ldr	x0, [sp, #24]
  40416c:	ldr	x2, [x0]
  404170:	ldr	x0, [sp, #24]
  404174:	ldr	x0, [x0, #40]
  404178:	mul	x0, x2, x0
  40417c:	add	x1, x1, x0
  404180:	adrp	x0, 42a000 <__fxstatat@plt+0x27dc0>
  404184:	add	x0, x0, #0x618
  404188:	str	x1, [x0, #16]
  40418c:	ldr	x0, [sp, #24]
  404190:	ldr	x0, [x0, #24]
  404194:	bl	403bf4 <__fxstatat@plt+0x19b4>
  404198:	and	w0, w0, #0xff
  40419c:	cmp	w0, #0x0
  4041a0:	b.eq	4041dc <__fxstatat@plt+0x1f9c>  // b.none
  4041a4:	ldr	x0, [sp, #24]
  4041a8:	ldr	x1, [x0]
  4041ac:	ldr	x0, [sp, #24]
  4041b0:	ldr	x0, [x0, #24]
  4041b4:	mul	x1, x1, x0
  4041b8:	ldr	x0, [sp, #24]
  4041bc:	ldrb	w0, [x0, #32]
  4041c0:	mov	w3, w0
  4041c4:	mov	x2, x1
  4041c8:	adrp	x0, 42a000 <__fxstatat@plt+0x27dc0>
  4041cc:	add	x1, x0, #0x638
  4041d0:	adrp	x0, 42a000 <__fxstatat@plt+0x27dc0>
  4041d4:	add	x0, x0, #0x630
  4041d8:	bl	403ce8 <__fxstatat@plt+0x1aa8>
  4041dc:	nop
  4041e0:	ldp	x29, x30, [sp], #32
  4041e4:	ret
  4041e8:	sub	sp, sp, #0x420
  4041ec:	stp	x29, x30, [sp]
  4041f0:	mov	x29, sp
  4041f4:	str	x19, [sp, #16]
  4041f8:	str	x0, [sp, #88]
  4041fc:	str	x1, [sp, #80]
  404200:	str	x2, [sp, #72]
  404204:	str	x3, [sp, #64]
  404208:	str	x4, [sp, #56]
  40420c:	strb	w5, [sp, #55]
  404210:	strb	w6, [sp, #54]
  404214:	str	x7, [sp, #40]
  404218:	ldrb	w0, [sp, #54]
  40421c:	cmp	w0, #0x0
  404220:	b.eq	404238 <__fxstatat@plt+0x1ff8>  // b.none
  404224:	adrp	x0, 42a000 <__fxstatat@plt+0x27dc0>
  404228:	add	x0, x0, #0x5e1
  40422c:	ldrb	w0, [x0]
  404230:	cmp	w0, #0x0
  404234:	b.ne	404c94 <__fxstatat@plt+0x2a54>  // b.any
  404238:	ldrb	w0, [sp, #55]
  40423c:	cmp	w0, #0x0
  404240:	b.eq	40427c <__fxstatat@plt+0x203c>  // b.none
  404244:	adrp	x0, 42a000 <__fxstatat@plt+0x27dc0>
  404248:	add	x0, x0, #0x5e0
  40424c:	ldrb	w0, [x0]
  404250:	eor	w0, w0, #0x1
  404254:	and	w0, w0, #0xff
  404258:	cmp	w0, #0x0
  40425c:	b.eq	40427c <__fxstatat@plt+0x203c>  // b.none
  404260:	adrp	x0, 42a000 <__fxstatat@plt+0x27dc0>
  404264:	add	x0, x0, #0x5e2
  404268:	ldrb	w0, [x0]
  40426c:	eor	w0, w0, #0x1
  404270:	and	w0, w0, #0xff
  404274:	cmp	w0, #0x0
  404278:	b.ne	404c9c <__fxstatat@plt+0x2a5c>  // b.any
  40427c:	ldr	x0, [sp, #56]
  404280:	bl	4034f4 <__fxstatat@plt+0x12b4>
  404284:	and	w0, w0, #0xff
  404288:	eor	w0, w0, #0x1
  40428c:	and	w0, w0, #0xff
  404290:	cmp	w0, #0x0
  404294:	b.ne	404ca4 <__fxstatat@plt+0x2a64>  // b.any
  404298:	ldr	x0, [sp, #56]
  40429c:	bl	403584 <__fxstatat@plt+0x1344>
  4042a0:	and	w0, w0, #0xff
  4042a4:	cmp	w0, #0x0
  4042a8:	b.ne	404ca4 <__fxstatat@plt+0x2a64>  // b.any
  4042ac:	ldr	x0, [sp, #40]
  4042b0:	cmp	x0, #0x0
  4042b4:	b.ne	4042d4 <__fxstatat@plt+0x2094>  // b.any
  4042b8:	ldr	x0, [sp, #80]
  4042bc:	cmp	x0, #0x0
  4042c0:	b.eq	4042d4 <__fxstatat@plt+0x2094>  // b.none
  4042c4:	ldr	x0, [sp, #80]
  4042c8:	ldrb	w0, [x0]
  4042cc:	cmp	w0, #0x2f
  4042d0:	b.ne	404cac <__fxstatat@plt+0x2a6c>  // b.any
  4042d4:	ldr	x0, [sp, #64]
  4042d8:	cmp	x0, #0x0
  4042dc:	b.ne	4042fc <__fxstatat@plt+0x20bc>  // b.any
  4042e0:	ldr	x0, [sp, #80]
  4042e4:	cmp	x0, #0x0
  4042e8:	b.eq	4042f4 <__fxstatat@plt+0x20b4>  // b.none
  4042ec:	ldr	x0, [sp, #80]
  4042f0:	b	4042f8 <__fxstatat@plt+0x20b8>
  4042f4:	ldr	x0, [sp, #88]
  4042f8:	str	x0, [sp, #64]
  4042fc:	ldr	x0, [sp, #40]
  404300:	cmp	x0, #0x0
  404304:	b.eq	404334 <__fxstatat@plt+0x20f4>  // b.none
  404308:	ldr	x1, [sp, #40]
  40430c:	add	x0, sp, #0x378
  404310:	ldp	x2, x3, [x1]
  404314:	stp	x2, x3, [x0]
  404318:	ldp	x2, x3, [x1, #16]
  40431c:	stp	x2, x3, [x0, #16]
  404320:	ldp	x2, x3, [x1, #32]
  404324:	stp	x2, x3, [x0, #32]
  404328:	ldr	x1, [x1, #48]
  40432c:	str	x1, [x0, #48]
  404330:	b	4044f4 <__fxstatat@plt+0x22b4>
  404334:	add	x0, sp, #0x378
  404338:	mov	x2, x0
  40433c:	ldr	x1, [sp, #88]
  404340:	ldr	x0, [sp, #64]
  404344:	bl	40ee1c <__fxstatat@plt+0xcbdc>
  404348:	cmp	w0, #0x0
  40434c:	b.eq	404420 <__fxstatat@plt+0x21e0>  // b.none
  404350:	ldrb	w0, [sp, #1056]
  404354:	cmp	w0, #0x0
  404358:	b.eq	4043dc <__fxstatat@plt+0x219c>  // b.none
  40435c:	bl	4021d0 <__errno_location@plt>
  404360:	ldr	w0, [x0]
  404364:	cmp	w0, #0xd
  404368:	b.eq	40437c <__fxstatat@plt+0x213c>  // b.none
  40436c:	bl	4021d0 <__errno_location@plt>
  404370:	ldr	w0, [x0]
  404374:	cmp	w0, #0x2
  404378:	b.ne	4043dc <__fxstatat@plt+0x219c>  // b.any
  40437c:	adrp	x0, 42a000 <__fxstatat@plt+0x27dc0>
  404380:	add	x0, x0, #0x5e0
  404384:	ldrb	w0, [x0]
  404388:	eor	w0, w0, #0x1
  40438c:	and	w0, w0, #0xff
  404390:	cmp	w0, #0x0
  404394:	b.ne	404cb4 <__fxstatat@plt+0x2a74>  // b.any
  404398:	adrp	x0, 415000 <__fxstatat@plt+0x12dc0>
  40439c:	add	x0, x0, #0x400
  4043a0:	str	x0, [sp, #56]
  4043a4:	strb	wzr, [sp, #920]
  4043a8:	mov	x0, #0xffffffffffffffff    	// #-1
  4043ac:	str	x0, [sp, #936]
  4043b0:	ldr	x0, [sp, #936]
  4043b4:	str	x0, [sp, #928]
  4043b8:	ldr	x0, [sp, #928]
  4043bc:	str	x0, [sp, #912]
  4043c0:	ldr	x0, [sp, #912]
  4043c4:	str	x0, [sp, #904]
  4043c8:	ldr	x0, [sp, #904]
  4043cc:	str	x0, [sp, #896]
  4043d0:	ldr	x0, [sp, #896]
  4043d4:	str	x0, [sp, #888]
  4043d8:	b	4044f4 <__fxstatat@plt+0x22b4>
  4043dc:	bl	4021d0 <__errno_location@plt>
  4043e0:	ldr	w19, [x0]
  4043e4:	ldr	x2, [sp, #64]
  4043e8:	mov	w1, #0x3                   	// #3
  4043ec:	mov	w0, #0x0                   	// #0
  4043f0:	bl	40cf7c <__fxstatat@plt+0xad3c>
  4043f4:	mov	x3, x0
  4043f8:	adrp	x0, 415000 <__fxstatat@plt+0x12dc0>
  4043fc:	add	x2, x0, #0x420
  404400:	mov	w1, w19
  404404:	mov	w0, #0x0                   	// #0
  404408:	bl	401d40 <error@plt>
  40440c:	adrp	x0, 42a000 <__fxstatat@plt+0x27dc0>
  404410:	add	x0, x0, #0x5f4
  404414:	mov	w1, #0x1                   	// #1
  404418:	str	w1, [x0]
  40441c:	b	404cc0 <__fxstatat@plt+0x2a80>
  404420:	ldrb	w0, [sp, #1056]
  404424:	cmp	w0, #0x0
  404428:	b.eq	4044f4 <__fxstatat@plt+0x22b4>  // b.none
  40442c:	adrp	x0, 42a000 <__fxstatat@plt+0x27dc0>
  404430:	add	x0, x0, #0x5e0
  404434:	ldrb	w0, [x0]
  404438:	cmp	w0, #0x0
  40443c:	b.eq	4044f4 <__fxstatat@plt+0x22b4>  // b.none
  404440:	add	x0, sp, #0x60
  404444:	mov	x1, x0
  404448:	ldr	x0, [sp, #64]
  40444c:	bl	414ac0 <__fxstatat@plt+0x12880>
  404450:	cmp	w0, #0x0
  404454:	b.ne	4044f4 <__fxstatat@plt+0x22b4>  // b.any
  404458:	ldr	x0, [sp, #96]
  40445c:	bl	403bb8 <__fxstatat@plt+0x1978>
  404460:	str	x0, [sp, #1016]
  404464:	ldr	x0, [sp, #1016]
  404468:	cmp	x0, #0x0
  40446c:	b.eq	4044f4 <__fxstatat@plt+0x22b4>  // b.none
  404470:	ldr	x0, [sp, #1016]
  404474:	ldr	x0, [x0]
  404478:	ldr	x1, [sp, #88]
  40447c:	bl	402000 <strcmp@plt>
  404480:	cmp	w0, #0x0
  404484:	b.eq	4044f4 <__fxstatat@plt+0x22b4>  // b.none
  404488:	ldr	x0, [sp, #1016]
  40448c:	ldrb	w0, [x0, #40]
  404490:	and	w0, w0, #0x2
  404494:	and	w0, w0, #0xff
  404498:	cmp	w0, #0x0
  40449c:	b.eq	4044b4 <__fxstatat@plt+0x2274>  // b.none
  4044a0:	ldrb	w0, [sp, #54]
  4044a4:	eor	w0, w0, #0x1
  4044a8:	and	w0, w0, #0xff
  4044ac:	cmp	w0, #0x0
  4044b0:	b.eq	4044f4 <__fxstatat@plt+0x22b4>  // b.none
  4044b4:	adrp	x0, 415000 <__fxstatat@plt+0x12dc0>
  4044b8:	add	x0, x0, #0x400
  4044bc:	str	x0, [sp, #56]
  4044c0:	strb	wzr, [sp, #920]
  4044c4:	mov	x0, #0xffffffffffffffff    	// #-1
  4044c8:	str	x0, [sp, #936]
  4044cc:	ldr	x0, [sp, #936]
  4044d0:	str	x0, [sp, #928]
  4044d4:	ldr	x0, [sp, #928]
  4044d8:	str	x0, [sp, #912]
  4044dc:	ldr	x0, [sp, #912]
  4044e0:	str	x0, [sp, #904]
  4044e4:	ldr	x0, [sp, #904]
  4044e8:	str	x0, [sp, #896]
  4044ec:	ldr	x0, [sp, #896]
  4044f0:	str	x0, [sp, #888]
  4044f4:	ldr	x0, [sp, #896]
  4044f8:	cmp	x0, #0x0
  4044fc:	b.ne	404538 <__fxstatat@plt+0x22f8>  // b.any
  404500:	adrp	x0, 42a000 <__fxstatat@plt+0x27dc0>
  404504:	add	x0, x0, #0x5e0
  404508:	ldrb	w0, [x0]
  40450c:	eor	w0, w0, #0x1
  404510:	and	w0, w0, #0xff
  404514:	cmp	w0, #0x0
  404518:	b.eq	404538 <__fxstatat@plt+0x22f8>  // b.none
  40451c:	adrp	x0, 42a000 <__fxstatat@plt+0x27dc0>
  404520:	add	x0, x0, #0x5e2
  404524:	ldrb	w0, [x0]
  404528:	eor	w0, w0, #0x1
  40452c:	and	w0, w0, #0xff
  404530:	cmp	w0, #0x0
  404534:	b.ne	404cbc <__fxstatat@plt+0x2a7c>  // b.any
  404538:	ldr	x0, [sp, #40]
  40453c:	cmp	x0, #0x0
  404540:	b.ne	404554 <__fxstatat@plt+0x2314>  // b.any
  404544:	adrp	x0, 42a000 <__fxstatat@plt+0x27dc0>
  404548:	add	x0, x0, #0x5f0
  40454c:	mov	w1, #0x1                   	// #1
  404550:	strb	w1, [x0]
  404554:	bl	402898 <__fxstatat@plt+0x658>
  404558:	ldr	x0, [sp, #88]
  40455c:	cmp	x0, #0x0
  404560:	b.ne	404570 <__fxstatat@plt+0x2330>  // b.any
  404564:	adrp	x0, 415000 <__fxstatat@plt+0x12dc0>
  404568:	add	x0, x0, #0x400
  40456c:	str	x0, [sp, #88]
  404570:	ldr	x0, [sp, #72]
  404574:	cmp	x0, #0x0
  404578:	b.ne	404588 <__fxstatat@plt+0x2348>  // b.any
  40457c:	adrp	x0, 415000 <__fxstatat@plt+0x12dc0>
  404580:	add	x0, x0, #0x400
  404584:	str	x0, [sp, #72]
  404588:	ldr	x0, [sp, #88]
  40458c:	bl	40e0b8 <__fxstatat@plt+0xbe78>
  404590:	str	x0, [sp, #1048]
  404594:	ldrb	w0, [sp, #1056]
  404598:	cmp	w0, #0x0
  40459c:	b.eq	4045e0 <__fxstatat@plt+0x23a0>  // b.none
  4045a0:	ldr	x0, [sp, #1048]
  4045a4:	bl	403df8 <__fxstatat@plt+0x1bb8>
  4045a8:	and	w0, w0, #0xff
  4045ac:	cmp	w0, #0x0
  4045b0:	b.eq	4045e0 <__fxstatat@plt+0x23a0>  // b.none
  4045b4:	mov	w1, #0x0                   	// #0
  4045b8:	ldr	x0, [sp, #1048]
  4045bc:	bl	406e00 <__fxstatat@plt+0x4bc0>
  4045c0:	str	x0, [sp, #1008]
  4045c4:	ldr	x0, [sp, #1008]
  4045c8:	cmp	x0, #0x0
  4045cc:	b.eq	4045e0 <__fxstatat@plt+0x23a0>  // b.none
  4045d0:	ldr	x0, [sp, #1048]
  4045d4:	bl	402050 <free@plt>
  4045d8:	ldr	x0, [sp, #1008]
  4045dc:	str	x0, [sp, #1048]
  4045e0:	ldr	x0, [sp, #56]
  4045e4:	cmp	x0, #0x0
  4045e8:	b.ne	4045f8 <__fxstatat@plt+0x23b8>  // b.any
  4045ec:	adrp	x0, 415000 <__fxstatat@plt+0x12dc0>
  4045f0:	add	x0, x0, #0x400
  4045f4:	str	x0, [sp, #56]
  4045f8:	add	x2, sp, #0x378
  4045fc:	add	x1, sp, #0x2f8
  404600:	add	x0, sp, #0x338
  404604:	bl	403e60 <__fxstatat@plt+0x1c20>
  404608:	adrp	x0, 42a000 <__fxstatat@plt+0x27dc0>
  40460c:	add	x0, x0, #0x611
  404610:	ldrb	w0, [x0]
  404614:	cmp	w0, #0x0
  404618:	b.eq	404634 <__fxstatat@plt+0x23f4>  // b.none
  40461c:	ldr	x0, [sp, #40]
  404620:	cmp	x0, #0x0
  404624:	b.ne	404634 <__fxstatat@plt+0x23f4>  // b.any
  404628:	add	x1, sp, #0x2f8
  40462c:	add	x0, sp, #0x338
  404630:	bl	404074 <__fxstatat@plt+0x1e34>
  404634:	str	xzr, [sp, #1040]
  404638:	b	404c70 <__fxstatat@plt+0x2a30>
  40463c:	adrp	x0, 42a000 <__fxstatat@plt+0x27dc0>
  404640:	add	x0, x0, #0x658
  404644:	ldr	x1, [x0]
  404648:	ldr	x0, [sp, #1040]
  40464c:	lsl	x0, x0, #3
  404650:	add	x0, x1, x0
  404654:	ldr	x0, [x0]
  404658:	ldr	w0, [x0, #16]
  40465c:	cmp	w0, #0x2
  404660:	b.eq	404698 <__fxstatat@plt+0x2458>  // b.none
  404664:	cmp	w0, #0x2
  404668:	b.hi	4046a0 <__fxstatat@plt+0x2460>  // b.pmore
  40466c:	cmp	w0, #0x0
  404670:	b.eq	404680 <__fxstatat@plt+0x2440>  // b.none
  404674:	cmp	w0, #0x1
  404678:	b.eq	40468c <__fxstatat@plt+0x244c>  // b.none
  40467c:	b	4046a0 <__fxstatat@plt+0x2460>
  404680:	add	x0, sp, #0x338
  404684:	str	x0, [sp, #1032]
  404688:	b	4046c4 <__fxstatat@plt+0x2484>
  40468c:	add	x0, sp, #0x2f8
  404690:	str	x0, [sp, #1032]
  404694:	b	4046c4 <__fxstatat@plt+0x2484>
  404698:	str	xzr, [sp, #1032]
  40469c:	b	4046c4 <__fxstatat@plt+0x2484>
  4046a0:	str	xzr, [sp, #1032]
  4046a4:	adrp	x0, 415000 <__fxstatat@plt+0x12dc0>
  4046a8:	add	x3, x0, #0xd88
  4046ac:	mov	w2, #0x468                 	// #1128
  4046b0:	adrp	x0, 415000 <__fxstatat@plt+0x12dc0>
  4046b4:	add	x1, x0, #0x330
  4046b8:	adrp	x0, 415000 <__fxstatat@plt+0x12dc0>
  4046bc:	add	x0, x0, #0x428
  4046c0:	bl	4021c0 <__assert_fail@plt>
  4046c4:	adrp	x0, 42a000 <__fxstatat@plt+0x27dc0>
  4046c8:	add	x0, x0, #0x658
  4046cc:	ldr	x1, [x0]
  4046d0:	ldr	x0, [sp, #1040]
  4046d4:	lsl	x0, x0, #3
  4046d8:	add	x0, x1, x0
  4046dc:	ldr	x0, [x0]
  4046e0:	ldr	w0, [x0]
  4046e4:	cmp	w0, #0xb
  4046e8:	b.eq	404b4c <__fxstatat@plt+0x290c>  // b.none
  4046ec:	cmp	w0, #0xb
  4046f0:	b.hi	404b6c <__fxstatat@plt+0x292c>  // b.pmore
  4046f4:	cmp	w0, #0xa
  4046f8:	b.eq	404b5c <__fxstatat@plt+0x291c>  // b.none
  4046fc:	cmp	w0, #0xa
  404700:	b.hi	404b6c <__fxstatat@plt+0x292c>  // b.pmore
  404704:	cmp	w0, #0x9
  404708:	b.eq	40487c <__fxstatat@plt+0x263c>  // b.none
  40470c:	cmp	w0, #0x9
  404710:	b.hi	404b6c <__fxstatat@plt+0x292c>  // b.pmore
  404714:	cmp	w0, #0x8
  404718:	b.eq	404838 <__fxstatat@plt+0x25f8>  // b.none
  40471c:	cmp	w0, #0x8
  404720:	b.hi	404b6c <__fxstatat@plt+0x292c>  // b.pmore
  404724:	cmp	w0, #0x7
  404728:	b.eq	4047f4 <__fxstatat@plt+0x25b4>  // b.none
  40472c:	cmp	w0, #0x7
  404730:	b.hi	404b6c <__fxstatat@plt+0x292c>  // b.pmore
  404734:	cmp	w0, #0x6
  404738:	b.eq	4047b8 <__fxstatat@plt+0x2578>  // b.none
  40473c:	cmp	w0, #0x6
  404740:	b.hi	404b6c <__fxstatat@plt+0x292c>  // b.pmore
  404744:	cmp	w0, #0x5
  404748:	b.eq	40487c <__fxstatat@plt+0x263c>  // b.none
  40474c:	cmp	w0, #0x5
  404750:	b.hi	404b6c <__fxstatat@plt+0x292c>  // b.pmore
  404754:	cmp	w0, #0x4
  404758:	b.eq	404838 <__fxstatat@plt+0x25f8>  // b.none
  40475c:	cmp	w0, #0x4
  404760:	b.hi	404b6c <__fxstatat@plt+0x292c>  // b.pmore
  404764:	cmp	w0, #0x3
  404768:	b.eq	4047f4 <__fxstatat@plt+0x25b4>  // b.none
  40476c:	cmp	w0, #0x3
  404770:	b.hi	404b6c <__fxstatat@plt+0x292c>  // b.pmore
  404774:	cmp	w0, #0x2
  404778:	b.eq	4047b8 <__fxstatat@plt+0x2578>  // b.none
  40477c:	cmp	w0, #0x2
  404780:	b.hi	404b6c <__fxstatat@plt+0x292c>  // b.pmore
  404784:	cmp	w0, #0x0
  404788:	b.eq	404798 <__fxstatat@plt+0x2558>  // b.none
  40478c:	cmp	w0, #0x1
  404790:	b.eq	4047a8 <__fxstatat@plt+0x2568>  // b.none
  404794:	b	404b6c <__fxstatat@plt+0x292c>
  404798:	ldr	x0, [sp, #1048]
  40479c:	bl	40e0b8 <__fxstatat@plt+0xbe78>
  4047a0:	str	x0, [sp, #752]
  4047a4:	b	404b90 <__fxstatat@plt+0x2950>
  4047a8:	ldr	x0, [sp, #56]
  4047ac:	bl	40e0b8 <__fxstatat@plt+0xbe78>
  4047b0:	str	x0, [sp, #752]
  4047b4:	b	404b90 <__fxstatat@plt+0x2950>
  4047b8:	ldr	x0, [sp, #1032]
  4047bc:	ldr	x1, [x0, #16]
  4047c0:	ldr	x0, [sp, #1032]
  4047c4:	ldr	x2, [x0]
  4047c8:	ldr	x0, [sp, #1032]
  4047cc:	ldr	x3, [x0, #8]
  4047d0:	add	x0, sp, #0x60
  4047d4:	mov	x4, x3
  4047d8:	mov	x3, x2
  4047dc:	mov	x2, x0
  4047e0:	mov	w0, #0x0                   	// #0
  4047e4:	bl	403c14 <__fxstatat@plt+0x19d4>
  4047e8:	bl	40e0b8 <__fxstatat@plt+0xbe78>
  4047ec:	str	x0, [sp, #752]
  4047f0:	b	404b90 <__fxstatat@plt+0x2950>
  4047f4:	ldr	x0, [sp, #1032]
  4047f8:	ldrb	w5, [x0, #56]
  4047fc:	ldr	x0, [sp, #1032]
  404800:	ldr	x1, [x0, #48]
  404804:	ldr	x0, [sp, #1032]
  404808:	ldr	x2, [x0]
  40480c:	ldr	x0, [sp, #1032]
  404810:	ldr	x3, [x0, #8]
  404814:	add	x0, sp, #0x60
  404818:	mov	x4, x3
  40481c:	mov	x3, x2
  404820:	mov	x2, x0
  404824:	mov	w0, w5
  404828:	bl	403c14 <__fxstatat@plt+0x19d4>
  40482c:	bl	40e0b8 <__fxstatat@plt+0xbe78>
  404830:	str	x0, [sp, #752]
  404834:	b	404b90 <__fxstatat@plt+0x2950>
  404838:	ldr	x0, [sp, #1032]
  40483c:	ldrb	w5, [x0, #32]
  404840:	ldr	x0, [sp, #1032]
  404844:	ldr	x1, [x0, #24]
  404848:	ldr	x0, [sp, #1032]
  40484c:	ldr	x2, [x0]
  404850:	ldr	x0, [sp, #1032]
  404854:	ldr	x3, [x0, #8]
  404858:	add	x0, sp, #0x60
  40485c:	mov	x4, x3
  404860:	mov	x3, x2
  404864:	mov	x2, x0
  404868:	mov	w0, w5
  40486c:	bl	403c14 <__fxstatat@plt+0x19d4>
  404870:	bl	40e0b8 <__fxstatat@plt+0xbe78>
  404874:	str	x0, [sp, #752]
  404878:	b	404b90 <__fxstatat@plt+0x2950>
  40487c:	fmov	d0, #-1.000000000000000000e+00
  404880:	str	d0, [sp, #1024]
  404884:	ldr	x0, [sp, #1032]
  404888:	ldr	x0, [x0, #48]
  40488c:	bl	403bf4 <__fxstatat@plt+0x19b4>
  404890:	and	w0, w0, #0xff
  404894:	eor	w0, w0, #0x1
  404898:	and	w0, w0, #0xff
  40489c:	cmp	w0, #0x0
  4048a0:	b.ne	404af8 <__fxstatat@plt+0x28b8>  // b.any
  4048a4:	ldr	x0, [sp, #1032]
  4048a8:	ldr	x0, [x0, #24]
  4048ac:	bl	403bf4 <__fxstatat@plt+0x19b4>
  4048b0:	and	w0, w0, #0xff
  4048b4:	eor	w0, w0, #0x1
  4048b8:	and	w0, w0, #0xff
  4048bc:	cmp	w0, #0x0
  4048c0:	b.ne	404af8 <__fxstatat@plt+0x28b8>  // b.any
  4048c4:	ldr	x0, [sp, #1032]
  4048c8:	ldrb	w0, [x0, #56]
  4048cc:	eor	w0, w0, #0x1
  4048d0:	and	w0, w0, #0xff
  4048d4:	cmp	w0, #0x0
  4048d8:	b.eq	4049d8 <__fxstatat@plt+0x2798>  // b.none
  4048dc:	ldr	x0, [sp, #1032]
  4048e0:	ldr	x1, [x0, #48]
  4048e4:	mov	x0, #0x8f5c                	// #36700
  4048e8:	movk	x0, #0xf5c2, lsl #16
  4048ec:	movk	x0, #0x5c28, lsl #32
  4048f0:	movk	x0, #0x28f, lsl #48
  4048f4:	cmp	x1, x0
  4048f8:	b.hi	4049d8 <__fxstatat@plt+0x2798>  // b.pmore
  4048fc:	ldr	x0, [sp, #1032]
  404900:	ldr	x1, [x0, #48]
  404904:	ldr	x0, [sp, #1032]
  404908:	ldr	x0, [x0, #24]
  40490c:	add	x0, x1, x0
  404910:	cmp	x0, #0x0
  404914:	b.eq	4049d8 <__fxstatat@plt+0x2798>  // b.none
  404918:	ldr	x0, [sp, #1032]
  40491c:	ldr	x1, [x0, #48]
  404920:	ldr	x0, [sp, #1032]
  404924:	ldr	x0, [x0, #24]
  404928:	add	x1, x1, x0
  40492c:	ldr	x0, [sp, #1032]
  404930:	ldr	x0, [x0, #48]
  404934:	cmp	x1, x0
  404938:	cset	w0, cc  // cc = lo, ul, last
  40493c:	and	w0, w0, #0xff
  404940:	mov	w1, w0
  404944:	ldr	x0, [sp, #1032]
  404948:	ldrb	w0, [x0, #32]
  40494c:	cmp	w1, w0
  404950:	b.ne	4049d8 <__fxstatat@plt+0x2798>  // b.any
  404954:	ldr	x0, [sp, #1032]
  404958:	ldr	x1, [x0, #48]
  40495c:	mov	x0, x1
  404960:	lsl	x0, x0, #1
  404964:	add	x0, x0, x1
  404968:	lsl	x0, x0, #3
  40496c:	add	x0, x0, x1
  404970:	lsl	x0, x0, #2
  404974:	str	x0, [sp, #1000]
  404978:	ldr	x0, [sp, #1032]
  40497c:	ldr	x1, [x0, #48]
  404980:	ldr	x0, [sp, #1032]
  404984:	ldr	x0, [x0, #24]
  404988:	add	x0, x1, x0
  40498c:	str	x0, [sp, #992]
  404990:	ldr	x1, [sp, #1000]
  404994:	ldr	x0, [sp, #992]
  404998:	udiv	x1, x1, x0
  40499c:	ldr	x0, [sp, #1000]
  4049a0:	ldr	x2, [sp, #992]
  4049a4:	udiv	x3, x0, x2
  4049a8:	ldr	x2, [sp, #992]
  4049ac:	mul	x2, x3, x2
  4049b0:	sub	x0, x0, x2
  4049b4:	cmp	x0, #0x0
  4049b8:	cset	w0, ne  // ne = any
  4049bc:	and	w0, w0, #0xff
  4049c0:	and	x0, x0, #0xff
  4049c4:	add	x0, x1, x0
  4049c8:	fmov	d0, x0
  4049cc:	ucvtf	d0, d0
  4049d0:	str	d0, [sp, #1024]
  4049d4:	b	404af8 <__fxstatat@plt+0x28b8>
  4049d8:	ldr	x0, [sp, #1032]
  4049dc:	ldrb	w0, [x0, #56]
  4049e0:	cmp	w0, #0x0
  4049e4:	b.eq	404a04 <__fxstatat@plt+0x27c4>  // b.none
  4049e8:	ldr	x0, [sp, #1032]
  4049ec:	ldr	x0, [x0, #48]
  4049f0:	fmov	d0, x0
  4049f4:	neg	d0, d0
  4049f8:	ucvtf	d0, d0
  4049fc:	fneg	d0, d0
  404a00:	b	404a10 <__fxstatat@plt+0x27d0>
  404a04:	ldr	x0, [sp, #1032]
  404a08:	ldr	d0, [x0, #48]
  404a0c:	ucvtf	d0, d0
  404a10:	str	d0, [sp, #984]
  404a14:	ldr	x0, [sp, #1032]
  404a18:	ldrb	w0, [x0, #32]
  404a1c:	cmp	w0, #0x0
  404a20:	b.eq	404a40 <__fxstatat@plt+0x2800>  // b.none
  404a24:	ldr	x0, [sp, #1032]
  404a28:	ldr	x0, [x0, #24]
  404a2c:	fmov	d0, x0
  404a30:	neg	d0, d0
  404a34:	ucvtf	d0, d0
  404a38:	fneg	d0, d0
  404a3c:	b	404a4c <__fxstatat@plt+0x280c>
  404a40:	ldr	x0, [sp, #1032]
  404a44:	ldr	d0, [x0, #24]
  404a48:	ucvtf	d0, d0
  404a4c:	str	d0, [sp, #976]
  404a50:	ldr	d1, [sp, #984]
  404a54:	ldr	d0, [sp, #976]
  404a58:	fadd	d0, d1, d0
  404a5c:	str	d0, [sp, #968]
  404a60:	ldr	d0, [sp, #968]
  404a64:	fcmp	d0, #0.0
  404a68:	b.eq	404af8 <__fxstatat@plt+0x28b8>  // b.none
  404a6c:	ldr	d0, [sp, #984]
  404a70:	mov	x0, #0x4059000000000000    	// #4636737291354636288
  404a74:	fmov	d1, x0
  404a78:	fmul	d1, d0, d1
  404a7c:	ldr	d0, [sp, #968]
  404a80:	fdiv	d0, d1, d0
  404a84:	str	d0, [sp, #1024]
  404a88:	ldr	d0, [sp, #1024]
  404a8c:	fcvtzs	d0, d0
  404a90:	str	d0, [sp, #960]
  404a94:	ldr	d0, [sp, #960]
  404a98:	scvtf	d0, d0
  404a9c:	str	d0, [sp, #952]
  404aa0:	ldr	d1, [sp, #952]
  404aa4:	fmov	d0, #1.000000000000000000e+00
  404aa8:	fsub	d0, d1, d0
  404aac:	ldr	d1, [sp, #1024]
  404ab0:	fcmpe	d1, d0
  404ab4:	b.le	404af8 <__fxstatat@plt+0x28b8>
  404ab8:	ldr	d1, [sp, #952]
  404abc:	fmov	d0, #1.000000000000000000e+00
  404ac0:	fadd	d0, d1, d0
  404ac4:	ldr	d1, [sp, #1024]
  404ac8:	fcmpe	d1, d0
  404acc:	b.hi	404af8 <__fxstatat@plt+0x28b8>  // b.pmore
  404ad0:	ldr	d1, [sp, #952]
  404ad4:	ldr	d0, [sp, #1024]
  404ad8:	fcmpe	d1, d0
  404adc:	b.pl	404ae8 <__fxstatat@plt+0x28a8>  // b.nfrst
  404ae0:	fmov	d0, #1.000000000000000000e+00
  404ae4:	b	404aec <__fxstatat@plt+0x28ac>
  404ae8:	movi	d0, #0x0
  404aec:	ldr	d1, [sp, #952]
  404af0:	fadd	d0, d0, d1
  404af4:	str	d0, [sp, #1024]
  404af8:	ldr	d0, [sp, #1024]
  404afc:	fcmpe	d0, #0.0
  404b00:	b.lt	404b2c <__fxstatat@plt+0x28ec>  // b.tstop
  404b04:	add	x2, sp, #0x2f0
  404b08:	ldr	d0, [sp, #1024]
  404b0c:	adrp	x0, 415000 <__fxstatat@plt+0x12dc0>
  404b10:	add	x1, x0, #0x440
  404b14:	mov	x0, x2
  404b18:	bl	401dc0 <asprintf@plt>
  404b1c:	cmn	w0, #0x1
  404b20:	b.ne	404b3c <__fxstatat@plt+0x28fc>  // b.any
  404b24:	str	xzr, [sp, #752]
  404b28:	b	404b3c <__fxstatat@plt+0x28fc>
  404b2c:	adrp	x0, 415000 <__fxstatat@plt+0x12dc0>
  404b30:	add	x0, x0, #0x400
  404b34:	bl	401f40 <strdup@plt>
  404b38:	str	x0, [sp, #752]
  404b3c:	ldr	x0, [sp, #752]
  404b40:	cmp	x0, #0x0
  404b44:	b.ne	404b8c <__fxstatat@plt+0x294c>  // b.any
  404b48:	bl	40e0e4 <__fxstatat@plt+0xbea4>
  404b4c:	ldr	x0, [sp, #72]
  404b50:	bl	40e0b8 <__fxstatat@plt+0xbe78>
  404b54:	str	x0, [sp, #752]
  404b58:	b	404b90 <__fxstatat@plt+0x2950>
  404b5c:	ldr	x0, [sp, #80]
  404b60:	bl	40e0b8 <__fxstatat@plt+0xbe78>
  404b64:	str	x0, [sp, #752]
  404b68:	b	404b90 <__fxstatat@plt+0x2950>
  404b6c:	adrp	x0, 415000 <__fxstatat@plt+0x12dc0>
  404b70:	add	x3, x0, #0xd88
  404b74:	mov	w2, #0x4ce                 	// #1230
  404b78:	adrp	x0, 415000 <__fxstatat@plt+0x12dc0>
  404b7c:	add	x1, x0, #0x330
  404b80:	adrp	x0, 415000 <__fxstatat@plt+0x12dc0>
  404b84:	add	x0, x0, #0x448
  404b88:	bl	4021c0 <__assert_fail@plt>
  404b8c:	nop
  404b90:	ldr	x0, [sp, #752]
  404b94:	cmp	x0, #0x0
  404b98:	b.ne	404bbc <__fxstatat@plt+0x297c>  // b.any
  404b9c:	adrp	x0, 415000 <__fxstatat@plt+0x12dc0>
  404ba0:	add	x3, x0, #0xd88
  404ba4:	mov	w2, #0x4d2                 	// #1234
  404ba8:	adrp	x0, 415000 <__fxstatat@plt+0x12dc0>
  404bac:	add	x1, x0, #0x330
  404bb0:	adrp	x0, 415000 <__fxstatat@plt+0x12dc0>
  404bb4:	add	x0, x0, #0x460
  404bb8:	bl	4021c0 <__assert_fail@plt>
  404bbc:	ldr	x0, [sp, #752]
  404bc0:	bl	402824 <__fxstatat@plt+0x5e4>
  404bc4:	ldr	x0, [sp, #752]
  404bc8:	mov	w1, #0x0                   	// #0
  404bcc:	bl	40ab24 <__fxstatat@plt+0x88e4>
  404bd0:	sxtw	x0, w0
  404bd4:	str	x0, [sp, #944]
  404bd8:	adrp	x0, 42a000 <__fxstatat@plt+0x27dc0>
  404bdc:	add	x0, x0, #0x658
  404be0:	ldr	x1, [x0]
  404be4:	ldr	x0, [sp, #1040]
  404be8:	lsl	x0, x0, #3
  404bec:	add	x0, x1, x0
  404bf0:	ldr	x0, [x0]
  404bf4:	ldr	x0, [x0, #32]
  404bf8:	adrp	x1, 42a000 <__fxstatat@plt+0x27dc0>
  404bfc:	add	x1, x1, #0x658
  404c00:	ldr	x2, [x1]
  404c04:	ldr	x1, [sp, #1040]
  404c08:	lsl	x1, x1, #3
  404c0c:	add	x1, x2, x1
  404c10:	ldr	x1, [x1]
  404c14:	ldr	x3, [sp, #944]
  404c18:	ldr	x2, [sp, #944]
  404c1c:	cmp	x3, x0
  404c20:	csel	x0, x2, x0, cs  // cs = hs, nlast
  404c24:	str	x0, [x1, #32]
  404c28:	adrp	x0, 42a000 <__fxstatat@plt+0x27dc0>
  404c2c:	add	x0, x0, #0x668
  404c30:	ldr	x1, [x0]
  404c34:	adrp	x0, 42a000 <__fxstatat@plt+0x27dc0>
  404c38:	add	x0, x0, #0x670
  404c3c:	ldr	x0, [x0]
  404c40:	lsl	x0, x0, #3
  404c44:	sub	x0, x0, #0x8
  404c48:	add	x0, x1, x0
  404c4c:	ldr	x1, [x0]
  404c50:	ldr	x0, [sp, #1040]
  404c54:	lsl	x0, x0, #3
  404c58:	add	x0, x1, x0
  404c5c:	ldr	x1, [sp, #752]
  404c60:	str	x1, [x0]
  404c64:	ldr	x0, [sp, #1040]
  404c68:	add	x0, x0, #0x1
  404c6c:	str	x0, [sp, #1040]
  404c70:	adrp	x0, 42a000 <__fxstatat@plt+0x27dc0>
  404c74:	add	x0, x0, #0x660
  404c78:	ldr	x0, [x0]
  404c7c:	ldr	x1, [sp, #1040]
  404c80:	cmp	x1, x0
  404c84:	b.cc	40463c <__fxstatat@plt+0x23fc>  // b.lo, b.ul, b.last
  404c88:	ldr	x0, [sp, #1048]
  404c8c:	bl	402050 <free@plt>
  404c90:	b	404cc0 <__fxstatat@plt+0x2a80>
  404c94:	nop
  404c98:	b	404cc0 <__fxstatat@plt+0x2a80>
  404c9c:	nop
  404ca0:	b	404cc0 <__fxstatat@plt+0x2a80>
  404ca4:	nop
  404ca8:	b	404cc0 <__fxstatat@plt+0x2a80>
  404cac:	nop
  404cb0:	b	404cc0 <__fxstatat@plt+0x2a80>
  404cb4:	nop
  404cb8:	b	404cc0 <__fxstatat@plt+0x2a80>
  404cbc:	nop
  404cc0:	ldr	x19, [sp, #16]
  404cc4:	ldp	x29, x30, [sp]
  404cc8:	add	sp, sp, #0x420
  404ccc:	ret
  404cd0:	stp	x29, x30, [sp, #-64]!
  404cd4:	mov	x29, sp
  404cd8:	str	x0, [sp, #24]
  404cdc:	str	xzr, [sp, #48]
  404ce0:	adrp	x0, 42a000 <__fxstatat@plt+0x27dc0>
  404ce4:	add	x0, x0, #0x608
  404ce8:	ldr	x0, [x0]
  404cec:	str	x0, [sp, #56]
  404cf0:	b	404d20 <__fxstatat@plt+0x2ae0>
  404cf4:	ldr	x0, [sp, #56]
  404cf8:	ldr	x0, [x0, #8]
  404cfc:	ldr	x1, [sp, #24]
  404d00:	bl	402000 <strcmp@plt>
  404d04:	cmp	w0, #0x0
  404d08:	b.ne	404d14 <__fxstatat@plt+0x2ad4>  // b.any
  404d0c:	ldr	x0, [sp, #56]
  404d10:	str	x0, [sp, #48]
  404d14:	ldr	x0, [sp, #56]
  404d18:	ldr	x0, [x0, #48]
  404d1c:	str	x0, [sp, #56]
  404d20:	ldr	x0, [sp, #56]
  404d24:	cmp	x0, #0x0
  404d28:	b.ne	404cf4 <__fxstatat@plt+0x2ab4>  // b.any
  404d2c:	ldr	x0, [sp, #48]
  404d30:	cmp	x0, #0x0
  404d34:	b.eq	404d8c <__fxstatat@plt+0x2b4c>  // b.none
  404d38:	ldr	x0, [sp, #48]
  404d3c:	ldr	x0, [x0]
  404d40:	str	x0, [sp, #40]
  404d44:	ldr	x0, [sp, #40]
  404d48:	bl	401fc0 <canonicalize_file_name@plt>
  404d4c:	str	x0, [sp, #32]
  404d50:	ldr	x0, [sp, #32]
  404d54:	cmp	x0, #0x0
  404d58:	b.eq	404d74 <__fxstatat@plt+0x2b34>  // b.none
  404d5c:	ldr	x0, [sp, #32]
  404d60:	ldrb	w0, [x0]
  404d64:	cmp	w0, #0x2f
  404d68:	b.ne	404d74 <__fxstatat@plt+0x2b34>  // b.any
  404d6c:	ldr	x0, [sp, #32]
  404d70:	b	404d90 <__fxstatat@plt+0x2b50>
  404d74:	ldr	x0, [sp, #32]
  404d78:	bl	402050 <free@plt>
  404d7c:	ldr	x0, [sp, #48]
  404d80:	ldr	x0, [x0]
  404d84:	bl	40e0b8 <__fxstatat@plt+0xbe78>
  404d88:	b	404d90 <__fxstatat@plt+0x2b50>
  404d8c:	mov	x0, #0x0                   	// #0
  404d90:	ldp	x29, x30, [sp], #64
  404d94:	ret
  404d98:	sub	sp, sp, #0x120
  404d9c:	stp	x29, x30, [sp, #16]
  404da0:	add	x29, sp, #0x10
  404da4:	str	x19, [sp, #32]
  404da8:	str	x0, [sp, #56]
  404dac:	str	xzr, [sp, #272]
  404db0:	strb	wzr, [sp, #271]
  404db4:	strb	wzr, [sp, #270]
  404db8:	ldr	x0, [sp, #56]
  404dbc:	str	x0, [sp, #232]
  404dc0:	ldr	x0, [sp, #56]
  404dc4:	bl	401fc0 <canonicalize_file_name@plt>
  404dc8:	str	x0, [sp, #224]
  404dcc:	ldr	x0, [sp, #224]
  404dd0:	cmp	x0, #0x0
  404dd4:	b.eq	404df0 <__fxstatat@plt+0x2bb0>  // b.none
  404dd8:	ldr	x0, [sp, #224]
  404ddc:	ldrb	w0, [x0]
  404de0:	cmp	w0, #0x2f
  404de4:	b.ne	404df0 <__fxstatat@plt+0x2bb0>  // b.any
  404de8:	ldr	x0, [sp, #224]
  404dec:	str	x0, [sp, #56]
  404df0:	mov	x0, #0xffffffffffffffff    	// #-1
  404df4:	str	x0, [sp, #256]
  404df8:	adrp	x0, 42a000 <__fxstatat@plt+0x27dc0>
  404dfc:	add	x0, x0, #0x608
  404e00:	ldr	x0, [x0]
  404e04:	str	x0, [sp, #280]
  404e08:	b	404f9c <__fxstatat@plt+0x2d5c>
  404e0c:	ldr	x0, [sp, #280]
  404e10:	ldr	x0, [x0]
  404e14:	str	x0, [sp, #248]
  404e18:	ldr	x0, [sp, #280]
  404e1c:	ldr	x0, [x0]
  404e20:	bl	401fc0 <canonicalize_file_name@plt>
  404e24:	str	x0, [sp, #216]
  404e28:	ldr	x0, [sp, #216]
  404e2c:	cmp	x0, #0x0
  404e30:	b.eq	404e4c <__fxstatat@plt+0x2c0c>  // b.none
  404e34:	ldr	x0, [sp, #216]
  404e38:	ldrb	w0, [x0]
  404e3c:	cmp	w0, #0x2f
  404e40:	b.ne	404e4c <__fxstatat@plt+0x2c0c>  // b.any
  404e44:	ldr	x0, [sp, #216]
  404e48:	str	x0, [sp, #248]
  404e4c:	ldr	x1, [sp, #248]
  404e50:	ldr	x0, [sp, #56]
  404e54:	bl	402000 <strcmp@plt>
  404e58:	cmp	w0, #0x0
  404e5c:	b.ne	404f88 <__fxstatat@plt+0x2d48>  // b.any
  404e60:	ldr	x0, [sp, #280]
  404e64:	ldr	x0, [x0, #8]
  404e68:	bl	404cd0 <__fxstatat@plt+0x2a90>
  404e6c:	str	x0, [sp, #208]
  404e70:	ldr	x0, [sp, #208]
  404e74:	cmp	x0, #0x0
  404e78:	b.eq	404e98 <__fxstatat@plt+0x2c58>  // b.none
  404e7c:	ldr	x1, [sp, #248]
  404e80:	ldr	x0, [sp, #208]
  404e84:	bl	402000 <strcmp@plt>
  404e88:	cmp	w0, #0x0
  404e8c:	b.eq	404e98 <__fxstatat@plt+0x2c58>  // b.none
  404e90:	mov	w0, #0x1                   	// #1
  404e94:	b	404e9c <__fxstatat@plt+0x2c5c>
  404e98:	mov	w0, #0x0                   	// #0
  404e9c:	strb	w0, [sp, #270]
  404ea0:	ldrb	w0, [sp, #270]
  404ea4:	and	w0, w0, #0x1
  404ea8:	strb	w0, [sp, #270]
  404eac:	ldr	x0, [sp, #280]
  404eb0:	ldr	x0, [x0, #8]
  404eb4:	bl	401d10 <strlen@plt>
  404eb8:	str	x0, [sp, #200]
  404ebc:	ldrb	w0, [sp, #270]
  404ec0:	eor	w0, w0, #0x1
  404ec4:	and	w0, w0, #0xff
  404ec8:	cmp	w0, #0x0
  404ecc:	b.eq	404f80 <__fxstatat@plt+0x2d40>  // b.none
  404ed0:	ldrb	w0, [sp, #271]
  404ed4:	eor	w0, w0, #0x1
  404ed8:	and	w0, w0, #0xff
  404edc:	cmp	w0, #0x0
  404ee0:	b.ne	404ef4 <__fxstatat@plt+0x2cb4>  // b.any
  404ee4:	ldr	x1, [sp, #200]
  404ee8:	ldr	x0, [sp, #256]
  404eec:	cmp	x1, x0
  404ef0:	b.cs	404f80 <__fxstatat@plt+0x2d40>  // b.hs, b.nlast
  404ef4:	strb	wzr, [sp, #247]
  404ef8:	ldr	x0, [sp, #280]
  404efc:	ldr	x0, [x0, #8]
  404f00:	add	x1, sp, #0x48
  404f04:	bl	414ac0 <__fxstatat@plt+0x12880>
  404f08:	cmp	w0, #0x0
  404f0c:	b.ne	404f20 <__fxstatat@plt+0x2ce0>  // b.any
  404f10:	mov	w0, #0x1                   	// #1
  404f14:	strb	w0, [sp, #247]
  404f18:	ldrb	w0, [sp, #247]
  404f1c:	strb	w0, [sp, #271]
  404f20:	ldrb	w0, [sp, #247]
  404f24:	cmp	w0, #0x0
  404f28:	b.ne	404f50 <__fxstatat@plt+0x2d10>  // b.any
  404f2c:	ldrb	w0, [sp, #271]
  404f30:	eor	w0, w0, #0x1
  404f34:	and	w0, w0, #0xff
  404f38:	cmp	w0, #0x0
  404f3c:	b.eq	404f80 <__fxstatat@plt+0x2d40>  // b.none
  404f40:	ldr	x1, [sp, #200]
  404f44:	ldr	x0, [sp, #256]
  404f48:	cmp	x1, x0
  404f4c:	b.cs	404f80 <__fxstatat@plt+0x2d40>  // b.hs, b.nlast
  404f50:	ldr	x0, [sp, #280]
  404f54:	str	x0, [sp, #272]
  404f58:	ldr	x0, [sp, #200]
  404f5c:	cmp	x0, #0x1
  404f60:	b.ne	404f78 <__fxstatat@plt+0x2d38>  // b.any
  404f64:	ldr	x0, [sp, #208]
  404f68:	bl	402050 <free@plt>
  404f6c:	ldr	x0, [sp, #216]
  404f70:	bl	402050 <free@plt>
  404f74:	b	404fa8 <__fxstatat@plt+0x2d68>
  404f78:	ldr	x0, [sp, #200]
  404f7c:	str	x0, [sp, #256]
  404f80:	ldr	x0, [sp, #208]
  404f84:	bl	402050 <free@plt>
  404f88:	ldr	x0, [sp, #216]
  404f8c:	bl	402050 <free@plt>
  404f90:	ldr	x0, [sp, #280]
  404f94:	ldr	x0, [x0, #48]
  404f98:	str	x0, [sp, #280]
  404f9c:	ldr	x0, [sp, #280]
  404fa0:	cmp	x0, #0x0
  404fa4:	b.ne	404e0c <__fxstatat@plt+0x2bcc>  // b.any
  404fa8:	ldr	x0, [sp, #224]
  404fac:	bl	402050 <free@plt>
  404fb0:	ldr	x0, [sp, #272]
  404fb4:	cmp	x0, #0x0
  404fb8:	b.eq	405038 <__fxstatat@plt+0x2df8>  // b.none
  404fbc:	ldr	x0, [sp, #272]
  404fc0:	ldr	x8, [x0]
  404fc4:	ldr	x0, [sp, #272]
  404fc8:	ldr	x1, [x0, #8]
  404fcc:	ldr	x0, [sp, #272]
  404fd0:	ldr	x2, [x0, #24]
  404fd4:	ldr	x0, [sp, #272]
  404fd8:	ldrb	w0, [x0, #40]
  404fdc:	ubfx	x0, x0, #0, #1
  404fe0:	and	w0, w0, #0xff
  404fe4:	cmp	w0, #0x0
  404fe8:	cset	w0, ne  // ne = any
  404fec:	and	w3, w0, #0xff
  404ff0:	ldr	x0, [sp, #272]
  404ff4:	ldrb	w0, [x0, #40]
  404ff8:	ubfx	x0, x0, #1, #1
  404ffc:	and	w0, w0, #0xff
  405000:	cmp	w0, #0x0
  405004:	cset	w0, ne  // ne = any
  405008:	and	w0, w0, #0xff
  40500c:	strb	wzr, [sp]
  405010:	mov	x7, #0x0                   	// #0
  405014:	mov	w6, w0
  405018:	mov	w5, w3
  40501c:	mov	x4, x2
  405020:	mov	x3, #0x0                   	// #0
  405024:	ldr	x2, [sp, #232]
  405028:	mov	x0, x8
  40502c:	bl	4041e8 <__fxstatat@plt+0x1fa8>
  405030:	mov	w0, #0x1                   	// #1
  405034:	b	405090 <__fxstatat@plt+0x2e50>
  405038:	ldrb	w0, [sp, #270]
  40503c:	cmp	w0, #0x0
  405040:	b.eq	40508c <__fxstatat@plt+0x2e4c>  // b.none
  405044:	adrp	x0, 415000 <__fxstatat@plt+0x12dc0>
  405048:	add	x0, x0, #0x470
  40504c:	bl	402210 <gettext@plt>
  405050:	mov	x19, x0
  405054:	ldr	x1, [sp, #232]
  405058:	mov	w0, #0x4                   	// #4
  40505c:	bl	40ce44 <__fxstatat@plt+0xac04>
  405060:	mov	x3, x0
  405064:	mov	x2, x19
  405068:	mov	w1, #0x0                   	// #0
  40506c:	mov	w0, #0x0                   	// #0
  405070:	bl	401d40 <error@plt>
  405074:	adrp	x0, 42a000 <__fxstatat@plt+0x27dc0>
  405078:	add	x0, x0, #0x5f4
  40507c:	mov	w1, #0x1                   	// #1
  405080:	str	w1, [x0]
  405084:	mov	w0, #0x1                   	// #1
  405088:	b	405090 <__fxstatat@plt+0x2e50>
  40508c:	mov	w0, #0x0                   	// #0
  405090:	ldr	x19, [sp, #32]
  405094:	ldp	x29, x30, [sp, #16]
  405098:	add	sp, sp, #0x120
  40509c:	ret
  4050a0:	sub	sp, sp, #0x100
  4050a4:	stp	x29, x30, [sp, #16]
  4050a8:	add	x29, sp, #0x10
  4050ac:	str	x19, [sp, #32]
  4050b0:	str	x0, [sp, #56]
  4050b4:	str	x1, [sp, #48]
  4050b8:	str	xzr, [sp, #240]
  4050bc:	ldr	x0, [sp, #56]
  4050c0:	bl	401fc0 <canonicalize_file_name@plt>
  4050c4:	str	x0, [sp, #224]
  4050c8:	ldr	x0, [sp, #224]
  4050cc:	cmp	x0, #0x0
  4050d0:	b.eq	40520c <__fxstatat@plt+0x2fcc>  // b.none
  4050d4:	ldr	x0, [sp, #224]
  4050d8:	ldrb	w0, [x0]
  4050dc:	cmp	w0, #0x2f
  4050e0:	b.ne	40520c <__fxstatat@plt+0x2fcc>  // b.any
  4050e4:	ldr	x0, [sp, #224]
  4050e8:	bl	401d10 <strlen@plt>
  4050ec:	str	x0, [sp, #216]
  4050f0:	str	xzr, [sp, #232]
  4050f4:	adrp	x0, 42a000 <__fxstatat@plt+0x27dc0>
  4050f8:	add	x0, x0, #0x608
  4050fc:	ldr	x0, [x0]
  405100:	str	x0, [sp, #248]
  405104:	b	405200 <__fxstatat@plt+0x2fc0>
  405108:	ldr	x0, [sp, #248]
  40510c:	ldr	x2, [x0, #24]
  405110:	adrp	x0, 415000 <__fxstatat@plt+0x12dc0>
  405114:	add	x1, x0, #0x4a8
  405118:	mov	x0, x2
  40511c:	bl	402000 <strcmp@plt>
  405120:	cmp	w0, #0x0
  405124:	b.eq	4051f4 <__fxstatat@plt+0x2fb4>  // b.none
  405128:	ldr	x0, [sp, #240]
  40512c:	cmp	x0, #0x0
  405130:	b.eq	405164 <__fxstatat@plt+0x2f24>  // b.none
  405134:	ldr	x0, [sp, #240]
  405138:	ldrb	w0, [x0, #40]
  40513c:	and	w0, w0, #0x1
  405140:	and	w0, w0, #0xff
  405144:	cmp	w0, #0x0
  405148:	b.ne	405164 <__fxstatat@plt+0x2f24>  // b.any
  40514c:	ldr	x0, [sp, #248]
  405150:	ldrb	w0, [x0, #40]
  405154:	and	w0, w0, #0x1
  405158:	and	w0, w0, #0xff
  40515c:	cmp	w0, #0x0
  405160:	b.ne	4051f4 <__fxstatat@plt+0x2fb4>  // b.any
  405164:	ldr	x0, [sp, #248]
  405168:	ldr	x0, [x0, #8]
  40516c:	bl	401d10 <strlen@plt>
  405170:	str	x0, [sp, #208]
  405174:	ldr	x1, [sp, #232]
  405178:	ldr	x0, [sp, #208]
  40517c:	cmp	x1, x0
  405180:	b.hi	4051f4 <__fxstatat@plt+0x2fb4>  // b.pmore
  405184:	ldr	x1, [sp, #208]
  405188:	ldr	x0, [sp, #216]
  40518c:	cmp	x1, x0
  405190:	b.hi	4051f4 <__fxstatat@plt+0x2fb4>  // b.pmore
  405194:	ldr	x0, [sp, #208]
  405198:	cmp	x0, #0x1
  40519c:	b.eq	4051e4 <__fxstatat@plt+0x2fa4>  // b.none
  4051a0:	ldr	x1, [sp, #208]
  4051a4:	ldr	x0, [sp, #216]
  4051a8:	cmp	x1, x0
  4051ac:	b.eq	4051c8 <__fxstatat@plt+0x2f88>  // b.none
  4051b0:	ldr	x1, [sp, #224]
  4051b4:	ldr	x0, [sp, #208]
  4051b8:	add	x0, x1, x0
  4051bc:	ldrb	w0, [x0]
  4051c0:	cmp	w0, #0x2f
  4051c4:	b.ne	4051f4 <__fxstatat@plt+0x2fb4>  // b.any
  4051c8:	ldr	x0, [sp, #248]
  4051cc:	ldr	x0, [x0, #8]
  4051d0:	ldr	x2, [sp, #208]
  4051d4:	ldr	x1, [sp, #224]
  4051d8:	bl	401ea0 <strncmp@plt>
  4051dc:	cmp	w0, #0x0
  4051e0:	b.ne	4051f4 <__fxstatat@plt+0x2fb4>  // b.any
  4051e4:	ldr	x0, [sp, #248]
  4051e8:	str	x0, [sp, #240]
  4051ec:	ldr	x0, [sp, #208]
  4051f0:	str	x0, [sp, #232]
  4051f4:	ldr	x0, [sp, #248]
  4051f8:	ldr	x0, [x0, #48]
  4051fc:	str	x0, [sp, #248]
  405200:	ldr	x0, [sp, #248]
  405204:	cmp	x0, #0x0
  405208:	b.ne	405108 <__fxstatat@plt+0x2ec8>  // b.any
  40520c:	ldr	x0, [sp, #224]
  405210:	bl	402050 <free@plt>
  405214:	ldr	x0, [sp, #240]
  405218:	cmp	x0, #0x0
  40521c:	b.eq	405250 <__fxstatat@plt+0x3010>  // b.none
  405220:	ldr	x0, [sp, #240]
  405224:	ldr	x0, [x0, #8]
  405228:	add	x1, sp, #0x48
  40522c:	bl	414ac0 <__fxstatat@plt+0x12880>
  405230:	cmp	w0, #0x0
  405234:	b.ne	40524c <__fxstatat@plt+0x300c>  // b.any
  405238:	ldr	x1, [sp, #72]
  40523c:	ldr	x0, [sp, #48]
  405240:	ldr	x0, [x0]
  405244:	cmp	x1, x0
  405248:	b.eq	405250 <__fxstatat@plt+0x3010>  // b.none
  40524c:	str	xzr, [sp, #240]
  405250:	ldr	x0, [sp, #240]
  405254:	cmp	x0, #0x0
  405258:	b.ne	4053dc <__fxstatat@plt+0x319c>  // b.any
  40525c:	adrp	x0, 42a000 <__fxstatat@plt+0x27dc0>
  405260:	add	x0, x0, #0x608
  405264:	ldr	x0, [x0]
  405268:	str	x0, [sp, #248]
  40526c:	b	4053d0 <__fxstatat@plt+0x3190>
  405270:	ldr	x0, [sp, #248]
  405274:	ldr	x0, [x0, #32]
  405278:	cmn	x0, #0x1
  40527c:	b.ne	40530c <__fxstatat@plt+0x30cc>  // b.any
  405280:	ldr	x0, [sp, #248]
  405284:	ldr	x0, [x0, #8]
  405288:	add	x1, sp, #0x48
  40528c:	bl	414ac0 <__fxstatat@plt+0x12880>
  405290:	cmp	w0, #0x0
  405294:	b.ne	4052a8 <__fxstatat@plt+0x3068>  // b.any
  405298:	ldr	x1, [sp, #72]
  40529c:	ldr	x0, [sp, #248]
  4052a0:	str	x1, [x0, #32]
  4052a4:	b	40530c <__fxstatat@plt+0x30cc>
  4052a8:	bl	4021d0 <__errno_location@plt>
  4052ac:	ldr	w0, [x0]
  4052b0:	cmp	w0, #0x5
  4052b4:	b.ne	405300 <__fxstatat@plt+0x30c0>  // b.any
  4052b8:	bl	4021d0 <__errno_location@plt>
  4052bc:	ldr	w19, [x0]
  4052c0:	ldr	x0, [sp, #248]
  4052c4:	ldr	x0, [x0, #8]
  4052c8:	mov	x2, x0
  4052cc:	mov	w1, #0x3                   	// #3
  4052d0:	mov	w0, #0x0                   	// #0
  4052d4:	bl	40cf7c <__fxstatat@plt+0xad3c>
  4052d8:	mov	x3, x0
  4052dc:	adrp	x0, 415000 <__fxstatat@plt+0x12dc0>
  4052e0:	add	x2, x0, #0x420
  4052e4:	mov	w1, w19
  4052e8:	mov	w0, #0x0                   	// #0
  4052ec:	bl	401d40 <error@plt>
  4052f0:	adrp	x0, 42a000 <__fxstatat@plt+0x27dc0>
  4052f4:	add	x0, x0, #0x5f4
  4052f8:	mov	w1, #0x1                   	// #1
  4052fc:	str	w1, [x0]
  405300:	ldr	x0, [sp, #248]
  405304:	mov	x1, #0xfffffffffffffffe    	// #-2
  405308:	str	x1, [x0, #32]
  40530c:	ldr	x0, [sp, #48]
  405310:	ldr	x1, [x0]
  405314:	ldr	x0, [sp, #248]
  405318:	ldr	x0, [x0, #32]
  40531c:	cmp	x1, x0
  405320:	b.ne	4053c4 <__fxstatat@plt+0x3184>  // b.any
  405324:	ldr	x0, [sp, #248]
  405328:	ldr	x2, [x0, #24]
  40532c:	adrp	x0, 415000 <__fxstatat@plt+0x12dc0>
  405330:	add	x1, x0, #0x4a8
  405334:	mov	x0, x2
  405338:	bl	402000 <strcmp@plt>
  40533c:	cmp	w0, #0x0
  405340:	b.eq	4053c4 <__fxstatat@plt+0x3184>  // b.none
  405344:	ldr	x0, [sp, #240]
  405348:	cmp	x0, #0x0
  40534c:	b.eq	405380 <__fxstatat@plt+0x3140>  // b.none
  405350:	ldr	x0, [sp, #240]
  405354:	ldrb	w0, [x0, #40]
  405358:	and	w0, w0, #0x1
  40535c:	and	w0, w0, #0xff
  405360:	cmp	w0, #0x0
  405364:	b.ne	405380 <__fxstatat@plt+0x3140>  // b.any
  405368:	ldr	x0, [sp, #248]
  40536c:	ldrb	w0, [x0, #40]
  405370:	and	w0, w0, #0x1
  405374:	and	w0, w0, #0xff
  405378:	cmp	w0, #0x0
  40537c:	b.ne	4053c4 <__fxstatat@plt+0x3184>  // b.any
  405380:	ldr	x0, [sp, #248]
  405384:	ldr	x0, [x0, #8]
  405388:	add	x1, sp, #0x48
  40538c:	bl	414ac0 <__fxstatat@plt+0x12880>
  405390:	cmp	w0, #0x0
  405394:	b.ne	4053ac <__fxstatat@plt+0x316c>  // b.any
  405398:	ldr	x1, [sp, #72]
  40539c:	ldr	x0, [sp, #248]
  4053a0:	ldr	x0, [x0, #32]
  4053a4:	cmp	x1, x0
  4053a8:	b.eq	4053bc <__fxstatat@plt+0x317c>  // b.none
  4053ac:	ldr	x0, [sp, #248]
  4053b0:	mov	x1, #0xfffffffffffffffe    	// #-2
  4053b4:	str	x1, [x0, #32]
  4053b8:	b	4053c4 <__fxstatat@plt+0x3184>
  4053bc:	ldr	x0, [sp, #248]
  4053c0:	str	x0, [sp, #240]
  4053c4:	ldr	x0, [sp, #248]
  4053c8:	ldr	x0, [x0, #48]
  4053cc:	str	x0, [sp, #248]
  4053d0:	ldr	x0, [sp, #248]
  4053d4:	cmp	x0, #0x0
  4053d8:	b.ne	405270 <__fxstatat@plt+0x3030>  // b.any
  4053dc:	ldr	x0, [sp, #240]
  4053e0:	cmp	x0, #0x0
  4053e4:	b.eq	405460 <__fxstatat@plt+0x3220>  // b.none
  4053e8:	ldr	x0, [sp, #240]
  4053ec:	ldr	x8, [x0]
  4053f0:	ldr	x0, [sp, #240]
  4053f4:	ldr	x1, [x0, #8]
  4053f8:	ldr	x0, [sp, #240]
  4053fc:	ldr	x2, [x0, #24]
  405400:	ldr	x0, [sp, #240]
  405404:	ldrb	w0, [x0, #40]
  405408:	ubfx	x0, x0, #0, #1
  40540c:	and	w0, w0, #0xff
  405410:	cmp	w0, #0x0
  405414:	cset	w0, ne  // ne = any
  405418:	and	w3, w0, #0xff
  40541c:	ldr	x0, [sp, #240]
  405420:	ldrb	w0, [x0, #40]
  405424:	ubfx	x0, x0, #1, #1
  405428:	and	w0, w0, #0xff
  40542c:	cmp	w0, #0x0
  405430:	cset	w0, ne  // ne = any
  405434:	and	w0, w0, #0xff
  405438:	strb	wzr, [sp]
  40543c:	mov	x7, #0x0                   	// #0
  405440:	mov	w6, w0
  405444:	mov	w5, w3
  405448:	mov	x4, x2
  40544c:	ldr	x3, [sp, #56]
  405450:	ldr	x2, [sp, #56]
  405454:	mov	x0, x8
  405458:	bl	4041e8 <__fxstatat@plt+0x1fa8>
  40545c:	b	4054ac <__fxstatat@plt+0x326c>
  405460:	ldr	x1, [sp, #48]
  405464:	ldr	x0, [sp, #56]
  405468:	bl	406600 <__fxstatat@plt+0x43c0>
  40546c:	str	x0, [sp, #200]
  405470:	ldr	x0, [sp, #200]
  405474:	cmp	x0, #0x0
  405478:	b.eq	4054ac <__fxstatat@plt+0x326c>  // b.none
  40547c:	strb	wzr, [sp]
  405480:	mov	x7, #0x0                   	// #0
  405484:	mov	w6, #0x0                   	// #0
  405488:	mov	w5, #0x0                   	// #0
  40548c:	mov	x4, #0x0                   	// #0
  405490:	mov	x3, #0x0                   	// #0
  405494:	ldr	x2, [sp, #56]
  405498:	ldr	x1, [sp, #200]
  40549c:	mov	x0, #0x0                   	// #0
  4054a0:	bl	4041e8 <__fxstatat@plt+0x1fa8>
  4054a4:	ldr	x0, [sp, #200]
  4054a8:	bl	402050 <free@plt>
  4054ac:	nop
  4054b0:	ldr	x19, [sp, #32]
  4054b4:	ldp	x29, x30, [sp, #16]
  4054b8:	add	sp, sp, #0x100
  4054bc:	ret
  4054c0:	stp	x29, x30, [sp, #-32]!
  4054c4:	mov	x29, sp
  4054c8:	str	x0, [sp, #24]
  4054cc:	str	x1, [sp, #16]
  4054d0:	ldr	x0, [sp, #16]
  4054d4:	ldr	w0, [x0, #16]
  4054d8:	and	w0, w0, #0xf000
  4054dc:	cmp	w0, #0x6, lsl #12
  4054e0:	b.eq	4054f8 <__fxstatat@plt+0x32b8>  // b.none
  4054e4:	ldr	x0, [sp, #16]
  4054e8:	ldr	w0, [x0, #16]
  4054ec:	and	w0, w0, #0xf000
  4054f0:	cmp	w0, #0x2, lsl #12
  4054f4:	b.ne	40550c <__fxstatat@plt+0x32cc>  // b.any
  4054f8:	ldr	x0, [sp, #24]
  4054fc:	bl	404d98 <__fxstatat@plt+0x2b58>
  405500:	and	w0, w0, #0xff
  405504:	cmp	w0, #0x0
  405508:	b.ne	40551c <__fxstatat@plt+0x32dc>  // b.any
  40550c:	ldr	x1, [sp, #16]
  405510:	ldr	x0, [sp, #24]
  405514:	bl	4050a0 <__fxstatat@plt+0x2e60>
  405518:	b	405520 <__fxstatat@plt+0x32e0>
  40551c:	nop
  405520:	ldp	x29, x30, [sp], #32
  405524:	ret
  405528:	sub	sp, sp, #0x30
  40552c:	stp	x29, x30, [sp, #16]
  405530:	add	x29, sp, #0x10
  405534:	adrp	x0, 42a000 <__fxstatat@plt+0x27dc0>
  405538:	add	x0, x0, #0x5e0
  40553c:	ldrb	w0, [x0]
  405540:	bl	4036f8 <__fxstatat@plt+0x14b8>
  405544:	adrp	x0, 42a000 <__fxstatat@plt+0x27dc0>
  405548:	add	x0, x0, #0x608
  40554c:	ldr	x0, [x0]
  405550:	str	x0, [sp, #40]
  405554:	b	4055dc <__fxstatat@plt+0x339c>
  405558:	ldr	x0, [sp, #40]
  40555c:	ldr	x8, [x0]
  405560:	ldr	x0, [sp, #40]
  405564:	ldr	x1, [x0, #8]
  405568:	ldr	x0, [sp, #40]
  40556c:	ldr	x2, [x0, #24]
  405570:	ldr	x0, [sp, #40]
  405574:	ldrb	w0, [x0, #40]
  405578:	ubfx	x0, x0, #0, #1
  40557c:	and	w0, w0, #0xff
  405580:	cmp	w0, #0x0
  405584:	cset	w0, ne  // ne = any
  405588:	and	w3, w0, #0xff
  40558c:	ldr	x0, [sp, #40]
  405590:	ldrb	w0, [x0, #40]
  405594:	ubfx	x0, x0, #1, #1
  405598:	and	w0, w0, #0xff
  40559c:	cmp	w0, #0x0
  4055a0:	cset	w0, ne  // ne = any
  4055a4:	and	w4, w0, #0xff
  4055a8:	mov	w0, #0x1                   	// #1
  4055ac:	strb	w0, [sp]
  4055b0:	mov	x7, #0x0                   	// #0
  4055b4:	mov	w6, w4
  4055b8:	mov	w5, w3
  4055bc:	mov	x4, x2
  4055c0:	mov	x3, #0x0                   	// #0
  4055c4:	mov	x2, #0x0                   	// #0
  4055c8:	mov	x0, x8
  4055cc:	bl	4041e8 <__fxstatat@plt+0x1fa8>
  4055d0:	ldr	x0, [sp, #40]
  4055d4:	ldr	x0, [x0, #48]
  4055d8:	str	x0, [sp, #40]
  4055dc:	ldr	x0, [sp, #40]
  4055e0:	cmp	x0, #0x0
  4055e4:	b.ne	405558 <__fxstatat@plt+0x3318>  // b.any
  4055e8:	nop
  4055ec:	nop
  4055f0:	ldp	x29, x30, [sp, #16]
  4055f4:	add	sp, sp, #0x30
  4055f8:	ret
  4055fc:	stp	x29, x30, [sp, #-48]!
  405600:	mov	x29, sp
  405604:	str	x0, [sp, #24]
  405608:	mov	x0, #0x10                  	// #16
  40560c:	bl	40df04 <__fxstatat@plt+0xbcc4>
  405610:	str	x0, [sp, #40]
  405614:	ldr	x0, [sp, #40]
  405618:	ldr	x1, [sp, #24]
  40561c:	str	x1, [x0]
  405620:	adrp	x0, 42a000 <__fxstatat@plt+0x27dc0>
  405624:	add	x0, x0, #0x5f8
  405628:	ldr	x1, [x0]
  40562c:	ldr	x0, [sp, #40]
  405630:	str	x1, [x0, #8]
  405634:	adrp	x0, 42a000 <__fxstatat@plt+0x27dc0>
  405638:	add	x0, x0, #0x5f8
  40563c:	ldr	x1, [sp, #40]
  405640:	str	x1, [x0]
  405644:	nop
  405648:	ldp	x29, x30, [sp], #48
  40564c:	ret
  405650:	stp	x29, x30, [sp, #-48]!
  405654:	mov	x29, sp
  405658:	str	x0, [sp, #24]
  40565c:	mov	x0, #0x10                  	// #16
  405660:	bl	40df04 <__fxstatat@plt+0xbcc4>
  405664:	str	x0, [sp, #40]
  405668:	ldr	x0, [sp, #40]
  40566c:	ldr	x1, [sp, #24]
  405670:	str	x1, [x0]
  405674:	adrp	x0, 42a000 <__fxstatat@plt+0x27dc0>
  405678:	add	x0, x0, #0x600
  40567c:	ldr	x1, [x0]
  405680:	ldr	x0, [sp, #40]
  405684:	str	x1, [x0, #8]
  405688:	adrp	x0, 42a000 <__fxstatat@plt+0x27dc0>
  40568c:	add	x0, x0, #0x600
  405690:	ldr	x1, [sp, #40]
  405694:	str	x1, [x0]
  405698:	nop
  40569c:	ldp	x29, x30, [sp], #48
  4056a0:	ret
  4056a4:	stp	x29, x30, [sp, #-48]!
  4056a8:	mov	x29, sp
  4056ac:	str	x19, [sp, #16]
  4056b0:	str	w0, [sp, #44]
  4056b4:	ldr	w0, [sp, #44]
  4056b8:	cmp	w0, #0x0
  4056bc:	b.eq	4056f8 <__fxstatat@plt+0x34b8>  // b.none
  4056c0:	adrp	x0, 42a000 <__fxstatat@plt+0x27dc0>
  4056c4:	add	x0, x0, #0x5a8
  4056c8:	ldr	x19, [x0]
  4056cc:	adrp	x0, 415000 <__fxstatat@plt+0x12dc0>
  4056d0:	add	x0, x0, #0x4b0
  4056d4:	bl	402210 <gettext@plt>
  4056d8:	mov	x1, x0
  4056dc:	adrp	x0, 42a000 <__fxstatat@plt+0x27dc0>
  4056e0:	add	x0, x0, #0x688
  4056e4:	ldr	x0, [x0]
  4056e8:	mov	x2, x0
  4056ec:	mov	x0, x19
  4056f0:	bl	402220 <fprintf@plt>
  4056f4:	b	4058a8 <__fxstatat@plt+0x3668>
  4056f8:	adrp	x0, 415000 <__fxstatat@plt+0x12dc0>
  4056fc:	add	x0, x0, #0x4d8
  405700:	bl	402210 <gettext@plt>
  405704:	mov	x2, x0
  405708:	adrp	x0, 42a000 <__fxstatat@plt+0x27dc0>
  40570c:	add	x0, x0, #0x688
  405710:	ldr	x0, [x0]
  405714:	mov	x1, x0
  405718:	mov	x0, x2
  40571c:	bl	4021b0 <printf@plt>
  405720:	adrp	x0, 415000 <__fxstatat@plt+0x12dc0>
  405724:	add	x0, x0, #0x500
  405728:	bl	402210 <gettext@plt>
  40572c:	mov	x2, x0
  405730:	adrp	x0, 42a000 <__fxstatat@plt+0x27dc0>
  405734:	add	x0, x0, #0x5c0
  405738:	ldr	x0, [x0]
  40573c:	mov	x1, x0
  405740:	mov	x0, x2
  405744:	bl	402160 <fputs_unlocked@plt>
  405748:	bl	40242c <__fxstatat@plt+0x1ec>
  40574c:	adrp	x0, 415000 <__fxstatat@plt+0x12dc0>
  405750:	add	x0, x0, #0x568
  405754:	bl	402210 <gettext@plt>
  405758:	mov	x2, x0
  40575c:	adrp	x0, 42a000 <__fxstatat@plt+0x27dc0>
  405760:	add	x0, x0, #0x5c0
  405764:	ldr	x0, [x0]
  405768:	mov	x1, x0
  40576c:	mov	x0, x2
  405770:	bl	402160 <fputs_unlocked@plt>
  405774:	adrp	x0, 415000 <__fxstatat@plt+0x12dc0>
  405778:	add	x0, x0, #0x708
  40577c:	bl	402210 <gettext@plt>
  405780:	mov	x2, x0
  405784:	adrp	x0, 42a000 <__fxstatat@plt+0x27dc0>
  405788:	add	x0, x0, #0x5c0
  40578c:	ldr	x0, [x0]
  405790:	mov	x1, x0
  405794:	mov	x0, x2
  405798:	bl	402160 <fputs_unlocked@plt>
  40579c:	adrp	x0, 415000 <__fxstatat@plt+0x12dc0>
  4057a0:	add	x0, x0, #0x808
  4057a4:	bl	402210 <gettext@plt>
  4057a8:	mov	x2, x0
  4057ac:	adrp	x0, 42a000 <__fxstatat@plt+0x27dc0>
  4057b0:	add	x0, x0, #0x5c0
  4057b4:	ldr	x0, [x0]
  4057b8:	mov	x1, x0
  4057bc:	mov	x0, x2
  4057c0:	bl	402160 <fputs_unlocked@plt>
  4057c4:	adrp	x0, 415000 <__fxstatat@plt+0x12dc0>
  4057c8:	add	x0, x0, #0x918
  4057cc:	bl	402210 <gettext@plt>
  4057d0:	mov	x2, x0
  4057d4:	adrp	x0, 42a000 <__fxstatat@plt+0x27dc0>
  4057d8:	add	x0, x0, #0x5c0
  4057dc:	ldr	x0, [x0]
  4057e0:	mov	x1, x0
  4057e4:	mov	x0, x2
  4057e8:	bl	402160 <fputs_unlocked@plt>
  4057ec:	adrp	x0, 415000 <__fxstatat@plt+0x12dc0>
  4057f0:	add	x0, x0, #0x9a0
  4057f4:	bl	402210 <gettext@plt>
  4057f8:	mov	x2, x0
  4057fc:	adrp	x0, 42a000 <__fxstatat@plt+0x27dc0>
  405800:	add	x0, x0, #0x5c0
  405804:	ldr	x0, [x0]
  405808:	mov	x1, x0
  40580c:	mov	x0, x2
  405810:	bl	402160 <fputs_unlocked@plt>
  405814:	adrp	x0, 415000 <__fxstatat@plt+0x12dc0>
  405818:	add	x0, x0, #0xa80
  40581c:	bl	402210 <gettext@plt>
  405820:	mov	x2, x0
  405824:	adrp	x0, 42a000 <__fxstatat@plt+0x27dc0>
  405828:	add	x0, x0, #0x5c0
  40582c:	ldr	x0, [x0]
  405830:	mov	x1, x0
  405834:	mov	x0, x2
  405838:	bl	402160 <fputs_unlocked@plt>
  40583c:	adrp	x0, 415000 <__fxstatat@plt+0x12dc0>
  405840:	add	x0, x0, #0xab0
  405844:	bl	402210 <gettext@plt>
  405848:	mov	x2, x0
  40584c:	adrp	x0, 42a000 <__fxstatat@plt+0x27dc0>
  405850:	add	x0, x0, #0x5c0
  405854:	ldr	x0, [x0]
  405858:	mov	x1, x0
  40585c:	mov	x0, x2
  405860:	bl	402160 <fputs_unlocked@plt>
  405864:	adrp	x0, 415000 <__fxstatat@plt+0x12dc0>
  405868:	add	x0, x0, #0xae8
  40586c:	bl	4024a4 <__fxstatat@plt+0x264>
  405870:	bl	402468 <__fxstatat@plt+0x228>
  405874:	adrp	x0, 415000 <__fxstatat@plt+0x12dc0>
  405878:	add	x0, x0, #0xaf0
  40587c:	bl	402210 <gettext@plt>
  405880:	mov	x2, x0
  405884:	adrp	x0, 42a000 <__fxstatat@plt+0x27dc0>
  405888:	add	x0, x0, #0x5c0
  40588c:	ldr	x0, [x0]
  405890:	mov	x1, x0
  405894:	mov	x0, x2
  405898:	bl	402160 <fputs_unlocked@plt>
  40589c:	adrp	x0, 415000 <__fxstatat@plt+0x12dc0>
  4058a0:	add	x0, x0, #0xbd0
  4058a4:	bl	4024d0 <__fxstatat@plt+0x290>
  4058a8:	ldr	w0, [sp, #44]
  4058ac:	bl	401d30 <exit@plt>
  4058b0:	sub	sp, sp, #0xa0
  4058b4:	stp	x29, x30, [sp, #16]
  4058b8:	add	x29, sp, #0x10
  4058bc:	str	x19, [sp, #32]
  4058c0:	str	w0, [sp, #60]
  4058c4:	str	x1, [sp, #48]
  4058c8:	ldr	x0, [sp, #48]
  4058cc:	ldr	x0, [x0]
  4058d0:	bl	40ae7c <__fxstatat@plt+0x8c3c>
  4058d4:	adrp	x0, 414000 <__fxstatat@plt+0x11dc0>
  4058d8:	add	x1, x0, #0xec8
  4058dc:	mov	w0, #0x6                   	// #6
  4058e0:	bl	402230 <setlocale@plt>
  4058e4:	adrp	x0, 415000 <__fxstatat@plt+0x12dc0>
  4058e8:	add	x1, x0, #0xbd8
  4058ec:	adrp	x0, 414000 <__fxstatat@plt+0x11dc0>
  4058f0:	add	x0, x0, #0xb40
  4058f4:	bl	401eb0 <bindtextdomain@plt>
  4058f8:	adrp	x0, 414000 <__fxstatat@plt+0x11dc0>
  4058fc:	add	x0, x0, #0xb40
  405900:	bl	401fe0 <textdomain@plt>
  405904:	adrp	x0, 407000 <__fxstatat@plt+0x4dc0>
  405908:	add	x0, x0, #0x6d8
  40590c:	bl	414ab0 <__fxstatat@plt+0x12870>
  405910:	adrp	x0, 42a000 <__fxstatat@plt+0x27dc0>
  405914:	add	x0, x0, #0x5f8
  405918:	str	xzr, [x0]
  40591c:	adrp	x0, 42a000 <__fxstatat@plt+0x27dc0>
  405920:	add	x0, x0, #0x600
  405924:	str	xzr, [x0]
  405928:	adrp	x0, 42a000 <__fxstatat@plt+0x27dc0>
  40592c:	add	x0, x0, #0x5e0
  405930:	strb	wzr, [x0]
  405934:	adrp	x0, 42a000 <__fxstatat@plt+0x27dc0>
  405938:	add	x0, x0, #0x5e2
  40593c:	strb	wzr, [x0]
  405940:	adrp	x0, 42a000 <__fxstatat@plt+0x27dc0>
  405944:	add	x0, x0, #0x5e4
  405948:	mov	w1, #0xffffffff            	// #-1
  40594c:	str	w1, [x0]
  405950:	adrp	x0, 42a000 <__fxstatat@plt+0x27dc0>
  405954:	add	x0, x0, #0x610
  405958:	strb	wzr, [x0]
  40595c:	adrp	x0, 42a000 <__fxstatat@plt+0x27dc0>
  405960:	add	x0, x0, #0x5f0
  405964:	strb	wzr, [x0]
  405968:	adrp	x0, 42a000 <__fxstatat@plt+0x27dc0>
  40596c:	add	x0, x0, #0x5f4
  405970:	str	wzr, [x0]
  405974:	adrp	x0, 42a000 <__fxstatat@plt+0x27dc0>
  405978:	add	x0, x0, #0x611
  40597c:	strb	wzr, [x0]
  405980:	adrp	x0, 42a000 <__fxstatat@plt+0x27dc0>
  405984:	add	x0, x0, #0x618
  405988:	mov	x1, #0x1                   	// #1
  40598c:	str	x1, [x0]
  405990:	strb	wzr, [sp, #151]
  405994:	adrp	x0, 415000 <__fxstatat@plt+0x12dc0>
  405998:	add	x0, x0, #0xbf0
  40599c:	bl	402210 <gettext@plt>
  4059a0:	str	x0, [sp, #104]
  4059a4:	mov	w0, #0xffffffff            	// #-1
  4059a8:	str	w0, [sp, #76]
  4059ac:	add	x0, sp, #0x4c
  4059b0:	mov	x4, x0
  4059b4:	adrp	x0, 415000 <__fxstatat@plt+0x12dc0>
  4059b8:	add	x3, x0, #0x110
  4059bc:	adrp	x0, 415000 <__fxstatat@plt+0x12dc0>
  4059c0:	add	x2, x0, #0xc20
  4059c4:	ldr	x1, [sp, #48]
  4059c8:	ldr	w0, [sp, #60]
  4059cc:	bl	401ff0 <getopt_long@plt>
  4059d0:	str	w0, [sp, #100]
  4059d4:	ldr	w0, [sp, #100]
  4059d8:	cmn	w0, #0x1
  4059dc:	b.ne	4059f8 <__fxstatat@plt+0x37b8>  // b.any
  4059e0:	adrp	x0, 42a000 <__fxstatat@plt+0x27dc0>
  4059e4:	add	x0, x0, #0x5e4
  4059e8:	ldr	w0, [x0]
  4059ec:	cmn	w0, #0x1
  4059f0:	b.eq	405f94 <__fxstatat@plt+0x3d54>  // b.none
  4059f4:	b	406004 <__fxstatat@plt+0x3dc4>
  4059f8:	ldr	w0, [sp, #100]
  4059fc:	cmp	w0, #0x103
  405a00:	b.eq	405e08 <__fxstatat@plt+0x3bc8>  // b.none
  405a04:	ldr	w0, [sp, #100]
  405a08:	cmp	w0, #0x103
  405a0c:	b.gt	405f74 <__fxstatat@plt+0x3d34>
  405a10:	ldr	w0, [sp, #100]
  405a14:	cmp	w0, #0x102
  405a18:	b.eq	405f00 <__fxstatat@plt+0x3cc0>  // b.none
  405a1c:	ldr	w0, [sp, #100]
  405a20:	cmp	w0, #0x102
  405a24:	b.gt	405f74 <__fxstatat@plt+0x3d34>
  405a28:	ldr	w0, [sp, #100]
  405a2c:	cmp	w0, #0x101
  405a30:	b.eq	405dbc <__fxstatat@plt+0x3b7c>  // b.none
  405a34:	ldr	w0, [sp, #100]
  405a38:	cmp	w0, #0x101
  405a3c:	b.gt	405f74 <__fxstatat@plt+0x3d34>
  405a40:	ldr	w0, [sp, #100]
  405a44:	cmp	w0, #0x100
  405a48:	b.eq	405dd0 <__fxstatat@plt+0x3b90>  // b.none
  405a4c:	ldr	w0, [sp, #100]
  405a50:	cmp	w0, #0x100
  405a54:	b.gt	405f74 <__fxstatat@plt+0x3d34>
  405a58:	ldr	w0, [sp, #100]
  405a5c:	cmp	w0, #0x78
  405a60:	b.eq	405df4 <__fxstatat@plt+0x3bb4>  // b.none
  405a64:	ldr	w0, [sp, #100]
  405a68:	cmp	w0, #0x78
  405a6c:	b.gt	405f74 <__fxstatat@plt+0x3d34>
  405a70:	ldr	w0, [sp, #100]
  405a74:	cmp	w0, #0x76
  405a78:	b.eq	405f7c <__fxstatat@plt+0x3d3c>  // b.none
  405a7c:	ldr	w0, [sp, #100]
  405a80:	cmp	w0, #0x76
  405a84:	b.gt	405f74 <__fxstatat@plt+0x3d34>
  405a88:	ldr	w0, [sp, #100]
  405a8c:	cmp	w0, #0x74
  405a90:	b.eq	405de0 <__fxstatat@plt+0x3ba0>  // b.none
  405a94:	ldr	w0, [sp, #100]
  405a98:	cmp	w0, #0x74
  405a9c:	b.gt	405f74 <__fxstatat@plt+0x3d34>
  405aa0:	ldr	w0, [sp, #100]
  405aa4:	cmp	w0, #0x6d
  405aa8:	b.eq	405d04 <__fxstatat@plt+0x3ac4>  // b.none
  405aac:	ldr	w0, [sp, #100]
  405ab0:	cmp	w0, #0x6d
  405ab4:	b.gt	405f74 <__fxstatat@plt+0x3d34>
  405ab8:	ldr	w0, [sp, #100]
  405abc:	cmp	w0, #0x6c
  405ac0:	b.eq	405cf0 <__fxstatat@plt+0x3ab0>  // b.none
  405ac4:	ldr	w0, [sp, #100]
  405ac8:	cmp	w0, #0x6c
  405acc:	b.gt	405f74 <__fxstatat@plt+0x3d34>
  405ad0:	ldr	w0, [sp, #100]
  405ad4:	cmp	w0, #0x6b
  405ad8:	b.eq	405cd0 <__fxstatat@plt+0x3a90>  // b.none
  405adc:	ldr	w0, [sp, #100]
  405ae0:	cmp	w0, #0x6b
  405ae4:	b.gt	405f74 <__fxstatat@plt+0x3d34>
  405ae8:	ldr	w0, [sp, #100]
  405aec:	cmp	w0, #0x69
  405af0:	b.eq	405c38 <__fxstatat@plt+0x39f8>  // b.none
  405af4:	ldr	w0, [sp, #100]
  405af8:	cmp	w0, #0x69
  405afc:	b.gt	405f74 <__fxstatat@plt+0x3d34>
  405b00:	ldr	w0, [sp, #100]
  405b04:	cmp	w0, #0x68
  405b08:	b.eq	405c88 <__fxstatat@plt+0x3a48>  // b.none
  405b0c:	ldr	w0, [sp, #100]
  405b10:	cmp	w0, #0x68
  405b14:	b.gt	405f74 <__fxstatat@plt+0x3d34>
  405b18:	ldr	w0, [sp, #100]
  405b1c:	cmp	w0, #0x61
  405b20:	b.eq	405bc4 <__fxstatat@plt+0x3984>  // b.none
  405b24:	ldr	w0, [sp, #100]
  405b28:	cmp	w0, #0x61
  405b2c:	b.gt	405f74 <__fxstatat@plt+0x3d34>
  405b30:	ldr	w0, [sp, #100]
  405b34:	cmp	w0, #0x54
  405b38:	b.eq	405d24 <__fxstatat@plt+0x3ae4>  // b.none
  405b3c:	ldr	w0, [sp, #100]
  405b40:	cmp	w0, #0x54
  405b44:	b.gt	405f74 <__fxstatat@plt+0x3d34>
  405b48:	ldr	w0, [sp, #100]
  405b4c:	cmp	w0, #0x50
  405b50:	b.eq	405d74 <__fxstatat@plt+0x3b34>  // b.none
  405b54:	ldr	w0, [sp, #100]
  405b58:	cmp	w0, #0x50
  405b5c:	b.gt	405f74 <__fxstatat@plt+0x3d34>
  405b60:	ldr	w0, [sp, #100]
  405b64:	cmp	w0, #0x48
  405b68:	b.eq	405cac <__fxstatat@plt+0x3a6c>  // b.none
  405b6c:	ldr	w0, [sp, #100]
  405b70:	cmp	w0, #0x48
  405b74:	b.gt	405f74 <__fxstatat@plt+0x3d34>
  405b78:	ldr	w0, [sp, #100]
  405b7c:	cmp	w0, #0x46
  405b80:	b.eq	405de0 <__fxstatat@plt+0x3ba0>  // b.none
  405b84:	ldr	w0, [sp, #100]
  405b88:	cmp	w0, #0x46
  405b8c:	b.gt	405f74 <__fxstatat@plt+0x3d34>
  405b90:	ldr	w0, [sp, #100]
  405b94:	cmp	w0, #0x42
  405b98:	b.eq	405bd8 <__fxstatat@plt+0x3998>  // b.none
  405b9c:	ldr	w0, [sp, #100]
  405ba0:	cmp	w0, #0x42
  405ba4:	b.gt	405f74 <__fxstatat@plt+0x3d34>
  405ba8:	ldr	w0, [sp, #100]
  405bac:	cmn	w0, #0x3
  405bb0:	b.eq	405f1c <__fxstatat@plt+0x3cdc>  // b.none
  405bb4:	ldr	w0, [sp, #100]
  405bb8:	cmn	w0, #0x2
  405bbc:	b.eq	405f14 <__fxstatat@plt+0x3cd4>  // b.none
  405bc0:	b	405f74 <__fxstatat@plt+0x3d34>
  405bc4:	adrp	x0, 42a000 <__fxstatat@plt+0x27dc0>
  405bc8:	add	x0, x0, #0x5e0
  405bcc:	mov	w1, #0x1                   	// #1
  405bd0:	strb	w1, [x0]
  405bd4:	b	405f90 <__fxstatat@plt+0x3d50>
  405bd8:	adrp	x0, 42a000 <__fxstatat@plt+0x27dc0>
  405bdc:	add	x0, x0, #0x5b0
  405be0:	ldr	x3, [x0]
  405be4:	adrp	x0, 42a000 <__fxstatat@plt+0x27dc0>
  405be8:	add	x2, x0, #0x5e8
  405bec:	adrp	x0, 42a000 <__fxstatat@plt+0x27dc0>
  405bf0:	add	x1, x0, #0x5e4
  405bf4:	mov	x0, x3
  405bf8:	bl	40a420 <__fxstatat@plt+0x81e0>
  405bfc:	str	w0, [sp, #96]
  405c00:	ldr	w0, [sp, #96]
  405c04:	cmp	w0, #0x0
  405c08:	b.eq	405f84 <__fxstatat@plt+0x3d44>  // b.none
  405c0c:	ldr	w1, [sp, #76]
  405c10:	ldr	w0, [sp, #100]
  405c14:	and	w2, w0, #0xff
  405c18:	adrp	x0, 42a000 <__fxstatat@plt+0x27dc0>
  405c1c:	add	x0, x0, #0x5b0
  405c20:	ldr	x0, [x0]
  405c24:	mov	x4, x0
  405c28:	adrp	x0, 415000 <__fxstatat@plt+0x12dc0>
  405c2c:	add	x3, x0, #0x110
  405c30:	ldr	w0, [sp, #96]
  405c34:	bl	40e288 <__fxstatat@plt+0xc048>
  405c38:	adrp	x0, 42a000 <__fxstatat@plt+0x27dc0>
  405c3c:	add	x0, x0, #0x650
  405c40:	ldr	w0, [x0]
  405c44:	cmp	w0, #0x4
  405c48:	b.ne	405c74 <__fxstatat@plt+0x3a34>  // b.any
  405c4c:	adrp	x0, 415000 <__fxstatat@plt+0x12dc0>
  405c50:	add	x4, x0, #0xc38
  405c54:	adrp	x0, 415000 <__fxstatat@plt+0x12dc0>
  405c58:	add	x3, x0, #0xc48
  405c5c:	ldr	x2, [sp, #104]
  405c60:	mov	w1, #0x0                   	// #0
  405c64:	mov	w0, #0x0                   	// #0
  405c68:	bl	401d40 <error@plt>
  405c6c:	mov	w0, #0x1                   	// #1
  405c70:	bl	4056a4 <__fxstatat@plt+0x3464>
  405c74:	adrp	x0, 42a000 <__fxstatat@plt+0x27dc0>
  405c78:	add	x0, x0, #0x650
  405c7c:	mov	w1, #0x1                   	// #1
  405c80:	str	w1, [x0]
  405c84:	b	405f90 <__fxstatat@plt+0x3d50>
  405c88:	adrp	x0, 42a000 <__fxstatat@plt+0x27dc0>
  405c8c:	add	x0, x0, #0x5e4
  405c90:	mov	w1, #0xb0                  	// #176
  405c94:	str	w1, [x0]
  405c98:	adrp	x0, 42a000 <__fxstatat@plt+0x27dc0>
  405c9c:	add	x0, x0, #0x5e8
  405ca0:	mov	x1, #0x1                   	// #1
  405ca4:	str	x1, [x0]
  405ca8:	b	405f90 <__fxstatat@plt+0x3d50>
  405cac:	adrp	x0, 42a000 <__fxstatat@plt+0x27dc0>
  405cb0:	add	x0, x0, #0x5e4
  405cb4:	mov	w1, #0x90                  	// #144
  405cb8:	str	w1, [x0]
  405cbc:	adrp	x0, 42a000 <__fxstatat@plt+0x27dc0>
  405cc0:	add	x0, x0, #0x5e8
  405cc4:	mov	x1, #0x1                   	// #1
  405cc8:	str	x1, [x0]
  405ccc:	b	405f90 <__fxstatat@plt+0x3d50>
  405cd0:	adrp	x0, 42a000 <__fxstatat@plt+0x27dc0>
  405cd4:	add	x0, x0, #0x5e4
  405cd8:	str	wzr, [x0]
  405cdc:	adrp	x0, 42a000 <__fxstatat@plt+0x27dc0>
  405ce0:	add	x0, x0, #0x5e8
  405ce4:	mov	x1, #0x400                 	// #1024
  405ce8:	str	x1, [x0]
  405cec:	b	405f90 <__fxstatat@plt+0x3d50>
  405cf0:	adrp	x0, 42a000 <__fxstatat@plt+0x27dc0>
  405cf4:	add	x0, x0, #0x5e1
  405cf8:	mov	w1, #0x1                   	// #1
  405cfc:	strb	w1, [x0]
  405d00:	b	405f90 <__fxstatat@plt+0x3d50>
  405d04:	adrp	x0, 42a000 <__fxstatat@plt+0x27dc0>
  405d08:	add	x0, x0, #0x5e4
  405d0c:	str	wzr, [x0]
  405d10:	adrp	x0, 42a000 <__fxstatat@plt+0x27dc0>
  405d14:	add	x0, x0, #0x5e8
  405d18:	mov	x1, #0x100000              	// #1048576
  405d1c:	str	x1, [x0]
  405d20:	b	405f90 <__fxstatat@plt+0x3d50>
  405d24:	adrp	x0, 42a000 <__fxstatat@plt+0x27dc0>
  405d28:	add	x0, x0, #0x650
  405d2c:	ldr	w0, [x0]
  405d30:	cmp	w0, #0x4
  405d34:	b.ne	405d60 <__fxstatat@plt+0x3b20>  // b.any
  405d38:	adrp	x0, 415000 <__fxstatat@plt+0x12dc0>
  405d3c:	add	x4, x0, #0xc38
  405d40:	adrp	x0, 415000 <__fxstatat@plt+0x12dc0>
  405d44:	add	x3, x0, #0xc50
  405d48:	ldr	x2, [sp, #104]
  405d4c:	mov	w1, #0x0                   	// #0
  405d50:	mov	w0, #0x0                   	// #0
  405d54:	bl	401d40 <error@plt>
  405d58:	mov	w0, #0x1                   	// #1
  405d5c:	bl	4056a4 <__fxstatat@plt+0x3464>
  405d60:	adrp	x0, 42a000 <__fxstatat@plt+0x27dc0>
  405d64:	add	x0, x0, #0x610
  405d68:	mov	w1, #0x1                   	// #1
  405d6c:	strb	w1, [x0]
  405d70:	b	405f90 <__fxstatat@plt+0x3d50>
  405d74:	adrp	x0, 42a000 <__fxstatat@plt+0x27dc0>
  405d78:	add	x0, x0, #0x650
  405d7c:	ldr	w0, [x0]
  405d80:	cmp	w0, #0x4
  405d84:	b.ne	405db0 <__fxstatat@plt+0x3b70>  // b.any
  405d88:	adrp	x0, 415000 <__fxstatat@plt+0x12dc0>
  405d8c:	add	x4, x0, #0xc38
  405d90:	adrp	x0, 415000 <__fxstatat@plt+0x12dc0>
  405d94:	add	x3, x0, #0xc58
  405d98:	ldr	x2, [sp, #104]
  405d9c:	mov	w1, #0x0                   	// #0
  405da0:	mov	w0, #0x0                   	// #0
  405da4:	bl	401d40 <error@plt>
  405da8:	mov	w0, #0x1                   	// #1
  405dac:	bl	4056a4 <__fxstatat@plt+0x3464>
  405db0:	mov	w0, #0x1                   	// #1
  405db4:	strb	w0, [sp, #151]
  405db8:	b	405f90 <__fxstatat@plt+0x3d50>
  405dbc:	adrp	x0, 42a000 <__fxstatat@plt+0x27dc0>
  405dc0:	add	x0, x0, #0x5f1
  405dc4:	mov	w1, #0x1                   	// #1
  405dc8:	strb	w1, [x0]
  405dcc:	b	405f90 <__fxstatat@plt+0x3d50>
  405dd0:	adrp	x0, 42a000 <__fxstatat@plt+0x27dc0>
  405dd4:	add	x0, x0, #0x5f1
  405dd8:	strb	wzr, [x0]
  405ddc:	b	405f90 <__fxstatat@plt+0x3d50>
  405de0:	adrp	x0, 42a000 <__fxstatat@plt+0x27dc0>
  405de4:	add	x0, x0, #0x5b0
  405de8:	ldr	x0, [x0]
  405dec:	bl	4055fc <__fxstatat@plt+0x33bc>
  405df0:	b	405f90 <__fxstatat@plt+0x3d50>
  405df4:	adrp	x0, 42a000 <__fxstatat@plt+0x27dc0>
  405df8:	add	x0, x0, #0x5b0
  405dfc:	ldr	x0, [x0]
  405e00:	bl	405650 <__fxstatat@plt+0x3410>
  405e04:	b	405f90 <__fxstatat@plt+0x3d50>
  405e08:	adrp	x0, 42a000 <__fxstatat@plt+0x27dc0>
  405e0c:	add	x0, x0, #0x650
  405e10:	ldr	w0, [x0]
  405e14:	cmp	w0, #0x1
  405e18:	b.ne	405e44 <__fxstatat@plt+0x3c04>  // b.any
  405e1c:	adrp	x0, 415000 <__fxstatat@plt+0x12dc0>
  405e20:	add	x4, x0, #0xc38
  405e24:	adrp	x0, 415000 <__fxstatat@plt+0x12dc0>
  405e28:	add	x3, x0, #0xc48
  405e2c:	ldr	x2, [sp, #104]
  405e30:	mov	w1, #0x0                   	// #0
  405e34:	mov	w0, #0x0                   	// #0
  405e38:	bl	401d40 <error@plt>
  405e3c:	mov	w0, #0x1                   	// #1
  405e40:	bl	4056a4 <__fxstatat@plt+0x3464>
  405e44:	ldrb	w0, [sp, #151]
  405e48:	cmp	w0, #0x0
  405e4c:	b.eq	405e8c <__fxstatat@plt+0x3c4c>  // b.none
  405e50:	adrp	x0, 42a000 <__fxstatat@plt+0x27dc0>
  405e54:	add	x0, x0, #0x650
  405e58:	ldr	w0, [x0]
  405e5c:	cmp	w0, #0x0
  405e60:	b.ne	405e8c <__fxstatat@plt+0x3c4c>  // b.any
  405e64:	adrp	x0, 415000 <__fxstatat@plt+0x12dc0>
  405e68:	add	x4, x0, #0xc38
  405e6c:	adrp	x0, 415000 <__fxstatat@plt+0x12dc0>
  405e70:	add	x3, x0, #0xc58
  405e74:	ldr	x2, [sp, #104]
  405e78:	mov	w1, #0x0                   	// #0
  405e7c:	mov	w0, #0x0                   	// #0
  405e80:	bl	401d40 <error@plt>
  405e84:	mov	w0, #0x1                   	// #1
  405e88:	bl	4056a4 <__fxstatat@plt+0x3464>
  405e8c:	adrp	x0, 42a000 <__fxstatat@plt+0x27dc0>
  405e90:	add	x0, x0, #0x610
  405e94:	ldrb	w0, [x0]
  405e98:	cmp	w0, #0x0
  405e9c:	b.eq	405ec8 <__fxstatat@plt+0x3c88>  // b.none
  405ea0:	adrp	x0, 415000 <__fxstatat@plt+0x12dc0>
  405ea4:	add	x4, x0, #0xc38
  405ea8:	adrp	x0, 415000 <__fxstatat@plt+0x12dc0>
  405eac:	add	x3, x0, #0xc50
  405eb0:	ldr	x2, [sp, #104]
  405eb4:	mov	w1, #0x0                   	// #0
  405eb8:	mov	w0, #0x0                   	// #0
  405ebc:	bl	401d40 <error@plt>
  405ec0:	mov	w0, #0x1                   	// #1
  405ec4:	bl	4056a4 <__fxstatat@plt+0x3464>
  405ec8:	adrp	x0, 42a000 <__fxstatat@plt+0x27dc0>
  405ecc:	add	x0, x0, #0x650
  405ed0:	mov	w1, #0x4                   	// #4
  405ed4:	str	w1, [x0]
  405ed8:	adrp	x0, 42a000 <__fxstatat@plt+0x27dc0>
  405edc:	add	x0, x0, #0x5b0
  405ee0:	ldr	x0, [x0]
  405ee4:	cmp	x0, #0x0
  405ee8:	b.eq	405f8c <__fxstatat@plt+0x3d4c>  // b.none
  405eec:	adrp	x0, 42a000 <__fxstatat@plt+0x27dc0>
  405ef0:	add	x0, x0, #0x5b0
  405ef4:	ldr	x0, [x0]
  405ef8:	bl	402c4c <__fxstatat@plt+0xa0c>
  405efc:	b	405f8c <__fxstatat@plt+0x3d4c>
  405f00:	adrp	x0, 42a000 <__fxstatat@plt+0x27dc0>
  405f04:	add	x0, x0, #0x611
  405f08:	mov	w1, #0x1                   	// #1
  405f0c:	strb	w1, [x0]
  405f10:	b	405f90 <__fxstatat@plt+0x3d50>
  405f14:	mov	w0, #0x0                   	// #0
  405f18:	bl	4056a4 <__fxstatat@plt+0x3464>
  405f1c:	adrp	x0, 42a000 <__fxstatat@plt+0x27dc0>
  405f20:	add	x0, x0, #0x5c0
  405f24:	ldr	x8, [x0]
  405f28:	adrp	x0, 42a000 <__fxstatat@plt+0x27dc0>
  405f2c:	add	x0, x0, #0x528
  405f30:	ldr	x1, [x0]
  405f34:	mov	x7, #0x0                   	// #0
  405f38:	adrp	x0, 415000 <__fxstatat@plt+0x12dc0>
  405f3c:	add	x6, x0, #0xc60
  405f40:	adrp	x0, 415000 <__fxstatat@plt+0x12dc0>
  405f44:	add	x5, x0, #0xc70
  405f48:	adrp	x0, 415000 <__fxstatat@plt+0x12dc0>
  405f4c:	add	x4, x0, #0xc80
  405f50:	mov	x3, x1
  405f54:	adrp	x0, 414000 <__fxstatat@plt+0x11dc0>
  405f58:	add	x2, x0, #0xe00
  405f5c:	adrp	x0, 415000 <__fxstatat@plt+0x12dc0>
  405f60:	add	x1, x0, #0xbd0
  405f64:	mov	x0, x8
  405f68:	bl	40db9c <__fxstatat@plt+0xb95c>
  405f6c:	mov	w0, #0x0                   	// #0
  405f70:	bl	401d30 <exit@plt>
  405f74:	mov	w0, #0x1                   	// #1
  405f78:	bl	4056a4 <__fxstatat@plt+0x3464>
  405f7c:	nop
  405f80:	b	4059a4 <__fxstatat@plt+0x3764>
  405f84:	nop
  405f88:	b	4059a4 <__fxstatat@plt+0x3764>
  405f8c:	nop
  405f90:	b	4059a4 <__fxstatat@plt+0x3764>
  405f94:	ldrb	w0, [sp, #151]
  405f98:	cmp	w0, #0x0
  405f9c:	b.eq	405fdc <__fxstatat@plt+0x3d9c>  // b.none
  405fa0:	adrp	x0, 42a000 <__fxstatat@plt+0x27dc0>
  405fa4:	add	x0, x0, #0x5e4
  405fa8:	str	wzr, [x0]
  405fac:	adrp	x0, 415000 <__fxstatat@plt+0x12dc0>
  405fb0:	add	x0, x0, #0xc98
  405fb4:	bl	4021f0 <getenv@plt>
  405fb8:	cmp	x0, #0x0
  405fbc:	b.eq	405fc8 <__fxstatat@plt+0x3d88>  // b.none
  405fc0:	mov	x0, #0x200                 	// #512
  405fc4:	b	405fcc <__fxstatat@plt+0x3d8c>
  405fc8:	mov	x0, #0x400                 	// #1024
  405fcc:	adrp	x1, 42a000 <__fxstatat@plt+0x27dc0>
  405fd0:	add	x1, x1, #0x5e8
  405fd4:	str	x0, [x1]
  405fd8:	b	406004 <__fxstatat@plt+0x3dc4>
  405fdc:	adrp	x0, 415000 <__fxstatat@plt+0x12dc0>
  405fe0:	add	x0, x0, #0xca8
  405fe4:	bl	4021f0 <getenv@plt>
  405fe8:	mov	x3, x0
  405fec:	adrp	x0, 42a000 <__fxstatat@plt+0x27dc0>
  405ff0:	add	x2, x0, #0x5e8
  405ff4:	adrp	x0, 42a000 <__fxstatat@plt+0x27dc0>
  405ff8:	add	x1, x0, #0x5e4
  405ffc:	mov	x0, x3
  406000:	bl	40a420 <__fxstatat@plt+0x81e0>
  406004:	adrp	x0, 42a000 <__fxstatat@plt+0x27dc0>
  406008:	add	x0, x0, #0x650
  40600c:	ldr	w0, [x0]
  406010:	cmp	w0, #0x1
  406014:	b.eq	406074 <__fxstatat@plt+0x3e34>  // b.none
  406018:	adrp	x0, 42a000 <__fxstatat@plt+0x27dc0>
  40601c:	add	x0, x0, #0x650
  406020:	ldr	w0, [x0]
  406024:	cmp	w0, #0x4
  406028:	b.eq	406074 <__fxstatat@plt+0x3e34>  // b.none
  40602c:	adrp	x0, 42a000 <__fxstatat@plt+0x27dc0>
  406030:	add	x0, x0, #0x5e4
  406034:	ldr	w0, [x0]
  406038:	and	w0, w0, #0x10
  40603c:	cmp	w0, #0x0
  406040:	b.eq	406058 <__fxstatat@plt+0x3e18>  // b.none
  406044:	adrp	x0, 42a000 <__fxstatat@plt+0x27dc0>
  406048:	add	x0, x0, #0x650
  40604c:	mov	w1, #0x2                   	// #2
  406050:	str	w1, [x0]
  406054:	b	406074 <__fxstatat@plt+0x3e34>
  406058:	ldrb	w0, [sp, #151]
  40605c:	cmp	w0, #0x0
  406060:	b.eq	406074 <__fxstatat@plt+0x3e34>  // b.none
  406064:	adrp	x0, 42a000 <__fxstatat@plt+0x27dc0>
  406068:	add	x0, x0, #0x650
  40606c:	mov	w1, #0x3                   	// #3
  406070:	str	w1, [x0]
  406074:	strb	wzr, [sp, #150]
  406078:	adrp	x0, 42a000 <__fxstatat@plt+0x27dc0>
  40607c:	add	x0, x0, #0x5f8
  406080:	ldr	x0, [x0]
  406084:	str	x0, [sp, #136]
  406088:	b	406124 <__fxstatat@plt+0x3ee4>
  40608c:	adrp	x0, 42a000 <__fxstatat@plt+0x27dc0>
  406090:	add	x0, x0, #0x600
  406094:	ldr	x0, [x0]
  406098:	str	x0, [sp, #128]
  40609c:	b	40610c <__fxstatat@plt+0x3ecc>
  4060a0:	ldr	x0, [sp, #136]
  4060a4:	ldr	x2, [x0]
  4060a8:	ldr	x0, [sp, #128]
  4060ac:	ldr	x0, [x0]
  4060b0:	mov	x1, x0
  4060b4:	mov	x0, x2
  4060b8:	bl	402000 <strcmp@plt>
  4060bc:	cmp	w0, #0x0
  4060c0:	b.ne	406100 <__fxstatat@plt+0x3ec0>  // b.any
  4060c4:	adrp	x0, 415000 <__fxstatat@plt+0x12dc0>
  4060c8:	add	x0, x0, #0xcb8
  4060cc:	bl	402210 <gettext@plt>
  4060d0:	mov	x19, x0
  4060d4:	ldr	x0, [sp, #136]
  4060d8:	ldr	x0, [x0]
  4060dc:	bl	40d194 <__fxstatat@plt+0xaf54>
  4060e0:	mov	x3, x0
  4060e4:	mov	x2, x19
  4060e8:	mov	w1, #0x0                   	// #0
  4060ec:	mov	w0, #0x0                   	// #0
  4060f0:	bl	401d40 <error@plt>
  4060f4:	mov	w0, #0x1                   	// #1
  4060f8:	strb	w0, [sp, #150]
  4060fc:	b	406118 <__fxstatat@plt+0x3ed8>
  406100:	ldr	x0, [sp, #128]
  406104:	ldr	x0, [x0, #8]
  406108:	str	x0, [sp, #128]
  40610c:	ldr	x0, [sp, #128]
  406110:	cmp	x0, #0x0
  406114:	b.ne	4060a0 <__fxstatat@plt+0x3e60>  // b.any
  406118:	ldr	x0, [sp, #136]
  40611c:	ldr	x0, [x0, #8]
  406120:	str	x0, [sp, #136]
  406124:	ldr	x0, [sp, #136]
  406128:	cmp	x0, #0x0
  40612c:	b.ne	40608c <__fxstatat@plt+0x3e4c>  // b.any
  406130:	ldrb	w0, [sp, #150]
  406134:	cmp	w0, #0x0
  406138:	b.eq	406144 <__fxstatat@plt+0x3f04>  // b.none
  40613c:	mov	w0, #0x1                   	// #1
  406140:	b	4065f0 <__fxstatat@plt+0x43b0>
  406144:	adrp	x0, 42a000 <__fxstatat@plt+0x27dc0>
  406148:	add	x0, x0, #0x5b8
  40614c:	ldr	w0, [x0]
  406150:	cmp	w0, #0x0
  406154:	adrp	x0, 42a000 <__fxstatat@plt+0x27dc0>
  406158:	add	x0, x0, #0x5b8
  40615c:	ldr	w0, [x0]
  406160:	ldr	w1, [sp, #60]
  406164:	cmp	w1, w0
  406168:	b.le	4062e0 <__fxstatat@plt+0x40a0>
  40616c:	adrp	x0, 42a000 <__fxstatat@plt+0x27dc0>
  406170:	add	x0, x0, #0x5b8
  406174:	ldr	w0, [x0]
  406178:	ldr	w1, [sp, #60]
  40617c:	sub	w0, w1, w0
  406180:	sxtw	x0, w0
  406184:	mov	x1, #0x80                  	// #128
  406188:	bl	40dcd0 <__fxstatat@plt+0xba90>
  40618c:	str	x0, [sp, #152]
  406190:	adrp	x0, 42a000 <__fxstatat@plt+0x27dc0>
  406194:	add	x0, x0, #0x5b8
  406198:	ldr	w0, [x0]
  40619c:	str	w0, [sp, #124]
  4061a0:	b	4062d0 <__fxstatat@plt+0x4090>
  4061a4:	ldrsw	x0, [sp, #124]
  4061a8:	lsl	x0, x0, #3
  4061ac:	ldr	x1, [sp, #48]
  4061b0:	add	x0, x1, x0
  4061b4:	ldr	x2, [x0]
  4061b8:	adrp	x0, 42a000 <__fxstatat@plt+0x27dc0>
  4061bc:	add	x0, x0, #0x5b8
  4061c0:	ldr	w0, [x0]
  4061c4:	ldr	w1, [sp, #124]
  4061c8:	sub	w0, w1, w0
  4061cc:	sxtw	x0, w0
  4061d0:	lsl	x0, x0, #7
  4061d4:	ldr	x1, [sp, #152]
  4061d8:	add	x0, x1, x0
  4061dc:	mov	x1, x0
  4061e0:	mov	x0, x2
  4061e4:	bl	414ac0 <__fxstatat@plt+0x12880>
  4061e8:	cmp	w0, #0x0
  4061ec:	b.eq	40625c <__fxstatat@plt+0x401c>  // b.none
  4061f0:	bl	4021d0 <__errno_location@plt>
  4061f4:	ldr	w19, [x0]
  4061f8:	ldrsw	x0, [sp, #124]
  4061fc:	lsl	x0, x0, #3
  406200:	ldr	x1, [sp, #48]
  406204:	add	x0, x1, x0
  406208:	ldr	x0, [x0]
  40620c:	mov	x2, x0
  406210:	mov	w1, #0x3                   	// #3
  406214:	mov	w0, #0x0                   	// #0
  406218:	bl	40cf7c <__fxstatat@plt+0xad3c>
  40621c:	mov	x3, x0
  406220:	adrp	x0, 415000 <__fxstatat@plt+0x12dc0>
  406224:	add	x2, x0, #0x420
  406228:	mov	w1, w19
  40622c:	mov	w0, #0x0                   	// #0
  406230:	bl	401d40 <error@plt>
  406234:	adrp	x0, 42a000 <__fxstatat@plt+0x27dc0>
  406238:	add	x0, x0, #0x5f4
  40623c:	mov	w1, #0x1                   	// #1
  406240:	str	w1, [x0]
  406244:	ldrsw	x0, [sp, #124]
  406248:	lsl	x0, x0, #3
  40624c:	ldr	x1, [sp, #48]
  406250:	add	x0, x1, x0
  406254:	str	xzr, [x0]
  406258:	b	4062c4 <__fxstatat@plt+0x4084>
  40625c:	adrp	x0, 42a000 <__fxstatat@plt+0x27dc0>
  406260:	add	x0, x0, #0x5b8
  406264:	ldr	w0, [x0]
  406268:	ldr	w1, [sp, #124]
  40626c:	sub	w0, w1, w0
  406270:	sxtw	x0, w0
  406274:	lsl	x0, x0, #7
  406278:	ldr	x1, [sp, #152]
  40627c:	add	x0, x1, x0
  406280:	ldr	w0, [x0, #16]
  406284:	and	w0, w0, #0xf000
  406288:	cmp	w0, #0x1, lsl #12
  40628c:	b.eq	4062c4 <__fxstatat@plt+0x4084>  // b.none
  406290:	ldrsw	x0, [sp, #124]
  406294:	lsl	x0, x0, #3
  406298:	ldr	x1, [sp, #48]
  40629c:	add	x0, x1, x0
  4062a0:	ldr	x0, [x0]
  4062a4:	mov	w1, #0x100                 	// #256
  4062a8:	bl	401e80 <open@plt>
  4062ac:	str	w0, [sp, #92]
  4062b0:	ldr	w0, [sp, #92]
  4062b4:	cmp	w0, #0x0
  4062b8:	b.lt	4062c4 <__fxstatat@plt+0x4084>  // b.tstop
  4062bc:	ldr	w0, [sp, #92]
  4062c0:	bl	401f50 <close@plt>
  4062c4:	ldr	w0, [sp, #124]
  4062c8:	add	w0, w0, #0x1
  4062cc:	str	w0, [sp, #124]
  4062d0:	ldr	w1, [sp, #124]
  4062d4:	ldr	w0, [sp, #60]
  4062d8:	cmp	w1, w0
  4062dc:	b.lt	4061a4 <__fxstatat@plt+0x3f64>  // b.tstop
  4062e0:	adrp	x0, 42a000 <__fxstatat@plt+0x27dc0>
  4062e4:	add	x0, x0, #0x5f8
  4062e8:	ldr	x0, [x0]
  4062ec:	cmp	x0, #0x0
  4062f0:	b.ne	406344 <__fxstatat@plt+0x4104>  // b.any
  4062f4:	adrp	x0, 42a000 <__fxstatat@plt+0x27dc0>
  4062f8:	add	x0, x0, #0x600
  4062fc:	ldr	x0, [x0]
  406300:	cmp	x0, #0x0
  406304:	b.ne	406344 <__fxstatat@plt+0x4104>  // b.any
  406308:	adrp	x0, 42a000 <__fxstatat@plt+0x27dc0>
  40630c:	add	x0, x0, #0x610
  406310:	ldrb	w0, [x0]
  406314:	cmp	w0, #0x0
  406318:	b.ne	406344 <__fxstatat@plt+0x4104>  // b.any
  40631c:	adrp	x0, 42a000 <__fxstatat@plt+0x27dc0>
  406320:	add	x0, x0, #0x2d8
  406324:	ldrb	w0, [x0, #92]
  406328:	cmp	w0, #0x0
  40632c:	b.ne	406344 <__fxstatat@plt+0x4104>  // b.any
  406330:	adrp	x0, 42a000 <__fxstatat@plt+0x27dc0>
  406334:	add	x0, x0, #0x5e1
  406338:	ldrb	w0, [x0]
  40633c:	cmp	w0, #0x0
  406340:	b.eq	40634c <__fxstatat@plt+0x410c>  // b.none
  406344:	mov	w0, #0x1                   	// #1
  406348:	b	406350 <__fxstatat@plt+0x4110>
  40634c:	mov	w0, #0x0                   	// #0
  406350:	and	w0, w0, #0x1
  406354:	and	w0, w0, #0xff
  406358:	bl	40f218 <__fxstatat@plt+0xcfd8>
  40635c:	mov	x1, x0
  406360:	adrp	x0, 42a000 <__fxstatat@plt+0x27dc0>
  406364:	add	x0, x0, #0x608
  406368:	str	x1, [x0]
  40636c:	adrp	x0, 42a000 <__fxstatat@plt+0x27dc0>
  406370:	add	x0, x0, #0x608
  406374:	ldr	x0, [x0]
  406378:	cmp	x0, #0x0
  40637c:	b.ne	40644c <__fxstatat@plt+0x420c>  // b.any
  406380:	str	wzr, [sp, #120]
  406384:	adrp	x0, 42a000 <__fxstatat@plt+0x27dc0>
  406388:	add	x0, x0, #0x5b8
  40638c:	ldr	w0, [x0]
  406390:	ldr	w1, [sp, #60]
  406394:	cmp	w1, w0
  406398:	b.le	4063ec <__fxstatat@plt+0x41ac>
  40639c:	adrp	x0, 42a000 <__fxstatat@plt+0x27dc0>
  4063a0:	add	x0, x0, #0x5e0
  4063a4:	ldrb	w0, [x0]
  4063a8:	cmp	w0, #0x0
  4063ac:	b.ne	4063ec <__fxstatat@plt+0x41ac>  // b.any
  4063b0:	adrp	x0, 42a000 <__fxstatat@plt+0x27dc0>
  4063b4:	add	x0, x0, #0x5e1
  4063b8:	ldrb	w0, [x0]
  4063bc:	cmp	w0, #0x0
  4063c0:	b.ne	4063ec <__fxstatat@plt+0x41ac>  // b.any
  4063c4:	adrp	x0, 42a000 <__fxstatat@plt+0x27dc0>
  4063c8:	add	x0, x0, #0x5f8
  4063cc:	ldr	x0, [x0]
  4063d0:	cmp	x0, #0x0
  4063d4:	b.ne	4063ec <__fxstatat@plt+0x41ac>  // b.any
  4063d8:	adrp	x0, 42a000 <__fxstatat@plt+0x27dc0>
  4063dc:	add	x0, x0, #0x600
  4063e0:	ldr	x0, [x0]
  4063e4:	cmp	x0, #0x0
  4063e8:	b.eq	4063f4 <__fxstatat@plt+0x41b4>  // b.none
  4063ec:	mov	w0, #0x1                   	// #1
  4063f0:	str	w0, [sp, #120]
  4063f4:	ldr	w0, [sp, #120]
  4063f8:	cmp	w0, #0x0
  4063fc:	b.ne	406410 <__fxstatat@plt+0x41d0>  // b.any
  406400:	adrp	x0, 415000 <__fxstatat@plt+0x12dc0>
  406404:	add	x0, x0, #0xce8
  406408:	bl	402210 <gettext@plt>
  40640c:	b	406418 <__fxstatat@plt+0x41d8>
  406410:	adrp	x0, 414000 <__fxstatat@plt+0x11dc0>
  406414:	add	x0, x0, #0xec8
  406418:	str	x0, [sp, #80]
  40641c:	bl	4021d0 <__errno_location@plt>
  406420:	ldr	w19, [x0]
  406424:	adrp	x0, 415000 <__fxstatat@plt+0x12dc0>
  406428:	add	x0, x0, #0xcf8
  40642c:	bl	402210 <gettext@plt>
  406430:	mov	x4, x0
  406434:	ldr	x3, [sp, #80]
  406438:	adrp	x0, 415000 <__fxstatat@plt+0x12dc0>
  40643c:	add	x2, x0, #0xd28
  406440:	mov	w1, w19
  406444:	ldr	w0, [sp, #120]
  406448:	bl	401d40 <error@plt>
  40644c:	adrp	x0, 42a000 <__fxstatat@plt+0x27dc0>
  406450:	add	x0, x0, #0x5f1
  406454:	ldrb	w0, [x0]
  406458:	cmp	w0, #0x0
  40645c:	b.eq	406464 <__fxstatat@plt+0x4224>  // b.none
  406460:	bl	402060 <sync@plt>
  406464:	bl	402eb4 <__fxstatat@plt+0xc74>
  406468:	bl	403120 <__fxstatat@plt+0xee0>
  40646c:	adrp	x0, 42a000 <__fxstatat@plt+0x27dc0>
  406470:	add	x0, x0, #0x5b8
  406474:	ldr	w0, [x0]
  406478:	ldr	w1, [sp, #60]
  40647c:	cmp	w1, w0
  406480:	b.le	406528 <__fxstatat@plt+0x42e8>
  406484:	adrp	x0, 42a000 <__fxstatat@plt+0x27dc0>
  406488:	add	x0, x0, #0x5e2
  40648c:	mov	w1, #0x1                   	// #1
  406490:	strb	w1, [x0]
  406494:	adrp	x0, 42a000 <__fxstatat@plt+0x27dc0>
  406498:	add	x0, x0, #0x5b8
  40649c:	ldr	w0, [x0]
  4064a0:	str	w0, [sp, #116]
  4064a4:	b	406514 <__fxstatat@plt+0x42d4>
  4064a8:	ldrsw	x0, [sp, #116]
  4064ac:	lsl	x0, x0, #3
  4064b0:	ldr	x1, [sp, #48]
  4064b4:	add	x0, x1, x0
  4064b8:	ldr	x0, [x0]
  4064bc:	cmp	x0, #0x0
  4064c0:	b.eq	406508 <__fxstatat@plt+0x42c8>  // b.none
  4064c4:	ldrsw	x0, [sp, #116]
  4064c8:	lsl	x0, x0, #3
  4064cc:	ldr	x1, [sp, #48]
  4064d0:	add	x0, x1, x0
  4064d4:	ldr	x2, [x0]
  4064d8:	adrp	x0, 42a000 <__fxstatat@plt+0x27dc0>
  4064dc:	add	x0, x0, #0x5b8
  4064e0:	ldr	w0, [x0]
  4064e4:	ldr	w1, [sp, #116]
  4064e8:	sub	w0, w1, w0
  4064ec:	sxtw	x0, w0
  4064f0:	lsl	x0, x0, #7
  4064f4:	ldr	x1, [sp, #152]
  4064f8:	add	x0, x1, x0
  4064fc:	mov	x1, x0
  406500:	mov	x0, x2
  406504:	bl	4054c0 <__fxstatat@plt+0x3280>
  406508:	ldr	w0, [sp, #116]
  40650c:	add	w0, w0, #0x1
  406510:	str	w0, [sp, #116]
  406514:	ldr	w1, [sp, #116]
  406518:	ldr	w0, [sp, #60]
  40651c:	cmp	w1, w0
  406520:	b.lt	4064a8 <__fxstatat@plt+0x4268>  // b.tstop
  406524:	b	40652c <__fxstatat@plt+0x42ec>
  406528:	bl	405528 <__fxstatat@plt+0x32e8>
  40652c:	adrp	x0, 42a000 <__fxstatat@plt+0x27dc0>
  406530:	add	x0, x0, #0x5f0
  406534:	ldrb	w0, [x0]
  406538:	cmp	w0, #0x0
  40653c:	b.eq	4065b4 <__fxstatat@plt+0x4374>  // b.none
  406540:	adrp	x0, 42a000 <__fxstatat@plt+0x27dc0>
  406544:	add	x0, x0, #0x611
  406548:	ldrb	w0, [x0]
  40654c:	cmp	w0, #0x0
  406550:	b.eq	4065ac <__fxstatat@plt+0x436c>  // b.none
  406554:	adrp	x0, 42a000 <__fxstatat@plt+0x27dc0>
  406558:	add	x0, x0, #0x2d8
  40655c:	ldrb	w0, [x0, #44]
  406560:	cmp	w0, #0x0
  406564:	b.eq	406574 <__fxstatat@plt+0x4334>  // b.none
  406568:	adrp	x0, 415000 <__fxstatat@plt+0x12dc0>
  40656c:	add	x0, x0, #0x400
  406570:	b	40657c <__fxstatat@plt+0x433c>
  406574:	adrp	x0, 415000 <__fxstatat@plt+0x12dc0>
  406578:	add	x0, x0, #0xe0
  40657c:	strb	wzr, [sp]
  406580:	adrp	x1, 42a000 <__fxstatat@plt+0x27dc0>
  406584:	add	x7, x1, #0x618
  406588:	mov	w6, #0x0                   	// #0
  40658c:	mov	w5, #0x0                   	// #0
  406590:	mov	x4, #0x0                   	// #0
  406594:	mov	x3, #0x0                   	// #0
  406598:	mov	x2, #0x0                   	// #0
  40659c:	mov	x1, x0
  4065a0:	adrp	x0, 415000 <__fxstatat@plt+0x12dc0>
  4065a4:	add	x0, x0, #0xe0
  4065a8:	bl	4041e8 <__fxstatat@plt+0x1fa8>
  4065ac:	bl	402948 <__fxstatat@plt+0x708>
  4065b0:	b	4065e4 <__fxstatat@plt+0x43a4>
  4065b4:	adrp	x0, 42a000 <__fxstatat@plt+0x27dc0>
  4065b8:	add	x0, x0, #0x5f4
  4065bc:	ldr	w0, [x0]
  4065c0:	cmp	w0, #0x0
  4065c4:	b.ne	4065e4 <__fxstatat@plt+0x43a4>  // b.any
  4065c8:	adrp	x0, 415000 <__fxstatat@plt+0x12dc0>
  4065cc:	add	x0, x0, #0xd30
  4065d0:	bl	402210 <gettext@plt>
  4065d4:	mov	x2, x0
  4065d8:	mov	w1, #0x0                   	// #0
  4065dc:	mov	w0, #0x1                   	// #1
  4065e0:	bl	401d40 <error@plt>
  4065e4:	adrp	x0, 42a000 <__fxstatat@plt+0x27dc0>
  4065e8:	add	x0, x0, #0x5f4
  4065ec:	ldr	w0, [x0]
  4065f0:	ldr	x19, [sp, #32]
  4065f4:	ldp	x29, x30, [sp, #16]
  4065f8:	add	sp, sp, #0xa0
  4065fc:	ret
  406600:	stp	x29, x30, [sp, #-384]!
  406604:	mov	x29, sp
  406608:	stp	x19, x20, [sp, #16]
  40660c:	str	x0, [x29, #40]
  406610:	str	x1, [x29, #32]
  406614:	str	xzr, [x29, #376]
  406618:	add	x0, x29, #0x138
  40661c:	bl	40d378 <__fxstatat@plt+0xb138>
  406620:	cmp	w0, #0x0
  406624:	b.eq	406654 <__fxstatat@plt+0x4414>  // b.none
  406628:	bl	4021d0 <__errno_location@plt>
  40662c:	ldr	w19, [x0]
  406630:	adrp	x0, 415000 <__fxstatat@plt+0x12dc0>
  406634:	add	x0, x0, #0xd90
  406638:	bl	402210 <gettext@plt>
  40663c:	mov	x2, x0
  406640:	mov	w1, w19
  406644:	mov	w0, #0x0                   	// #0
  406648:	bl	401d40 <error@plt>
  40664c:	mov	x0, #0x0                   	// #0
  406650:	b	406990 <__fxstatat@plt+0x4750>
  406654:	ldr	x0, [x29, #32]
  406658:	ldr	w0, [x0, #16]
  40665c:	and	w0, w0, #0xf000
  406660:	cmp	w0, #0x4, lsl #12
  406664:	b.ne	406700 <__fxstatat@plt+0x44c0>  // b.any
  406668:	ldr	x1, [x29, #32]
  40666c:	add	x0, x29, #0xb8
  406670:	ldp	x2, x3, [x1]
  406674:	stp	x2, x3, [x0]
  406678:	ldp	x2, x3, [x1, #16]
  40667c:	stp	x2, x3, [x0, #16]
  406680:	ldp	x2, x3, [x1, #32]
  406684:	stp	x2, x3, [x0, #32]
  406688:	ldp	x2, x3, [x1, #48]
  40668c:	stp	x2, x3, [x0, #48]
  406690:	ldp	x2, x3, [x1, #64]
  406694:	stp	x2, x3, [x0, #64]
  406698:	ldp	x2, x3, [x1, #80]
  40669c:	stp	x2, x3, [x0, #80]
  4066a0:	ldp	x2, x3, [x1, #96]
  4066a4:	stp	x2, x3, [x0, #96]
  4066a8:	ldp	x2, x3, [x1, #112]
  4066ac:	stp	x2, x3, [x0, #112]
  4066b0:	ldr	x0, [x29, #40]
  4066b4:	bl	402040 <chdir@plt>
  4066b8:	cmp	w0, #0x0
  4066bc:	b.ge	406810 <__fxstatat@plt+0x45d0>  // b.tcont
  4066c0:	bl	4021d0 <__errno_location@plt>
  4066c4:	ldr	w19, [x0]
  4066c8:	adrp	x0, 415000 <__fxstatat@plt+0x12dc0>
  4066cc:	add	x0, x0, #0xdb0
  4066d0:	bl	402210 <gettext@plt>
  4066d4:	mov	x20, x0
  4066d8:	ldr	x1, [x29, #40]
  4066dc:	mov	w0, #0x4                   	// #4
  4066e0:	bl	40ce44 <__fxstatat@plt+0xac04>
  4066e4:	mov	x3, x0
  4066e8:	mov	x2, x20
  4066ec:	mov	w1, w19
  4066f0:	mov	w0, #0x0                   	// #0
  4066f4:	bl	401d40 <error@plt>
  4066f8:	mov	x0, #0x0                   	// #0
  4066fc:	b	406990 <__fxstatat@plt+0x4750>
  406700:	ldr	x0, [x29, #40]
  406704:	bl	4077e8 <__fxstatat@plt+0x55a8>
  406708:	str	x0, [x29, #368]
  40670c:	ldr	x0, [x29, #368]
  406710:	str	x0, [x29, #360]
  406714:	ldr	x0, [x29, #360]
  406718:	bl	401d10 <strlen@plt>
  40671c:	add	x0, x0, #0x1
  406720:	str	x0, [x29, #352]
  406724:	ldr	x0, [x29, #352]
  406728:	add	x0, x0, #0xf
  40672c:	lsr	x0, x0, #4
  406730:	lsl	x0, x0, #4
  406734:	sub	sp, sp, x0
  406738:	mov	x0, sp
  40673c:	add	x0, x0, #0xf
  406740:	lsr	x0, x0, #4
  406744:	lsl	x0, x0, #4
  406748:	str	x0, [x29, #344]
  40674c:	ldr	x2, [x29, #352]
  406750:	ldr	x1, [x29, #360]
  406754:	ldr	x0, [x29, #344]
  406758:	bl	401cd0 <memcpy@plt>
  40675c:	str	x0, [x29, #336]
  406760:	ldr	x0, [x29, #368]
  406764:	bl	402050 <free@plt>
  406768:	ldr	x0, [x29, #336]
  40676c:	bl	402040 <chdir@plt>
  406770:	cmp	w0, #0x0
  406774:	b.ge	4067b8 <__fxstatat@plt+0x4578>  // b.tcont
  406778:	bl	4021d0 <__errno_location@plt>
  40677c:	ldr	w19, [x0]
  406780:	adrp	x0, 415000 <__fxstatat@plt+0x12dc0>
  406784:	add	x0, x0, #0xdb0
  406788:	bl	402210 <gettext@plt>
  40678c:	mov	x20, x0
  406790:	ldr	x1, [x29, #336]
  406794:	mov	w0, #0x4                   	// #4
  406798:	bl	40ce44 <__fxstatat@plt+0xac04>
  40679c:	mov	x3, x0
  4067a0:	mov	x2, x20
  4067a4:	mov	w1, w19
  4067a8:	mov	w0, #0x0                   	// #0
  4067ac:	bl	401d40 <error@plt>
  4067b0:	mov	x0, #0x0                   	// #0
  4067b4:	b	406990 <__fxstatat@plt+0x4750>
  4067b8:	add	x0, x29, #0xb8
  4067bc:	mov	x1, x0
  4067c0:	adrp	x0, 415000 <__fxstatat@plt+0x12dc0>
  4067c4:	add	x0, x0, #0xdd0
  4067c8:	bl	414ac0 <__fxstatat@plt+0x12880>
  4067cc:	cmp	w0, #0x0
  4067d0:	b.ge	406810 <__fxstatat@plt+0x45d0>  // b.tcont
  4067d4:	bl	4021d0 <__errno_location@plt>
  4067d8:	ldr	w19, [x0]
  4067dc:	adrp	x0, 415000 <__fxstatat@plt+0x12dc0>
  4067e0:	add	x0, x0, #0xdd8
  4067e4:	bl	402210 <gettext@plt>
  4067e8:	mov	x20, x0
  4067ec:	ldr	x1, [x29, #336]
  4067f0:	mov	w0, #0x4                   	// #4
  4067f4:	bl	40ce44 <__fxstatat@plt+0xac04>
  4067f8:	mov	x3, x0
  4067fc:	mov	x2, x20
  406800:	mov	w1, w19
  406804:	mov	w0, #0x0                   	// #0
  406808:	bl	401d40 <error@plt>
  40680c:	b	406934 <__fxstatat@plt+0x46f4>
  406810:	add	x0, x29, #0x38
  406814:	mov	x1, x0
  406818:	adrp	x0, 415000 <__fxstatat@plt+0x12dc0>
  40681c:	add	x0, x0, #0xe00
  406820:	bl	414ac0 <__fxstatat@plt+0x12880>
  406824:	cmp	w0, #0x0
  406828:	b.ge	40686c <__fxstatat@plt+0x462c>  // b.tcont
  40682c:	bl	4021d0 <__errno_location@plt>
  406830:	ldr	w19, [x0]
  406834:	adrp	x0, 415000 <__fxstatat@plt+0x12dc0>
  406838:	add	x0, x0, #0xe08
  40683c:	bl	402210 <gettext@plt>
  406840:	mov	x20, x0
  406844:	adrp	x0, 415000 <__fxstatat@plt+0x12dc0>
  406848:	add	x1, x0, #0xe00
  40684c:	mov	w0, #0x4                   	// #4
  406850:	bl	40ce44 <__fxstatat@plt+0xac04>
  406854:	mov	x3, x0
  406858:	mov	x2, x20
  40685c:	mov	w1, w19
  406860:	mov	w0, #0x0                   	// #0
  406864:	bl	401d40 <error@plt>
  406868:	b	406934 <__fxstatat@plt+0x46f4>
  40686c:	ldr	x1, [x29, #56]
  406870:	ldr	x0, [x29, #184]
  406874:	cmp	x1, x0
  406878:	b.ne	40692c <__fxstatat@plt+0x46ec>  // b.any
  40687c:	ldr	x1, [x29, #64]
  406880:	ldr	x0, [x29, #192]
  406884:	cmp	x1, x0
  406888:	b.eq	40692c <__fxstatat@plt+0x46ec>  // b.none
  40688c:	adrp	x0, 415000 <__fxstatat@plt+0x12dc0>
  406890:	add	x0, x0, #0xe00
  406894:	bl	402040 <chdir@plt>
  406898:	cmp	w0, #0x0
  40689c:	b.ge	4068e0 <__fxstatat@plt+0x46a0>  // b.tcont
  4068a0:	bl	4021d0 <__errno_location@plt>
  4068a4:	ldr	w19, [x0]
  4068a8:	adrp	x0, 415000 <__fxstatat@plt+0x12dc0>
  4068ac:	add	x0, x0, #0xdb0
  4068b0:	bl	402210 <gettext@plt>
  4068b4:	mov	x20, x0
  4068b8:	adrp	x0, 415000 <__fxstatat@plt+0x12dc0>
  4068bc:	add	x1, x0, #0xe00
  4068c0:	mov	w0, #0x4                   	// #4
  4068c4:	bl	40ce44 <__fxstatat@plt+0xac04>
  4068c8:	mov	x3, x0
  4068cc:	mov	x2, x20
  4068d0:	mov	w1, w19
  4068d4:	mov	w0, #0x0                   	// #0
  4068d8:	bl	401d40 <error@plt>
  4068dc:	b	406934 <__fxstatat@plt+0x46f4>
  4068e0:	add	x0, x29, #0xb8
  4068e4:	add	x1, x29, #0x38
  4068e8:	ldp	x2, x3, [x1]
  4068ec:	stp	x2, x3, [x0]
  4068f0:	ldp	x2, x3, [x1, #16]
  4068f4:	stp	x2, x3, [x0, #16]
  4068f8:	ldp	x2, x3, [x1, #32]
  4068fc:	stp	x2, x3, [x0, #32]
  406900:	ldp	x2, x3, [x1, #48]
  406904:	stp	x2, x3, [x0, #48]
  406908:	ldp	x2, x3, [x1, #64]
  40690c:	stp	x2, x3, [x0, #64]
  406910:	ldp	x2, x3, [x1, #80]
  406914:	stp	x2, x3, [x0, #80]
  406918:	ldp	x2, x3, [x1, #96]
  40691c:	stp	x2, x3, [x0, #96]
  406920:	ldp	x2, x3, [x1, #112]
  406924:	stp	x2, x3, [x0, #112]
  406928:	b	406810 <__fxstatat@plt+0x45d0>
  40692c:	bl	40e124 <__fxstatat@plt+0xbee4>
  406930:	str	x0, [x29, #376]
  406934:	bl	4021d0 <__errno_location@plt>
  406938:	ldr	w0, [x0]
  40693c:	str	w0, [x29, #332]
  406940:	add	x0, x29, #0x138
  406944:	bl	40d3fc <__fxstatat@plt+0xb1bc>
  406948:	cmp	w0, #0x0
  40694c:	b.eq	406974 <__fxstatat@plt+0x4734>  // b.none
  406950:	bl	4021d0 <__errno_location@plt>
  406954:	ldr	w19, [x0]
  406958:	adrp	x0, 415000 <__fxstatat@plt+0x12dc0>
  40695c:	add	x0, x0, #0xe18
  406960:	bl	402210 <gettext@plt>
  406964:	mov	x2, x0
  406968:	mov	w1, w19
  40696c:	mov	w0, #0x1                   	// #1
  406970:	bl	401d40 <error@plt>
  406974:	add	x0, x29, #0x138
  406978:	bl	40d43c <__fxstatat@plt+0xb1fc>
  40697c:	bl	4021d0 <__errno_location@plt>
  406980:	mov	x1, x0
  406984:	ldr	w0, [x29, #332]
  406988:	str	w0, [x1]
  40698c:	ldr	x0, [x29, #376]
  406990:	mov	sp, x29
  406994:	ldp	x19, x20, [sp, #16]
  406998:	ldp	x29, x30, [sp], #384
  40699c:	ret
  4069a0:	sub	sp, sp, #0x10
  4069a4:	str	w0, [sp, #12]
  4069a8:	ldr	w0, [sp, #12]
  4069ac:	cmp	w0, #0x7a
  4069b0:	b.gt	4069f4 <__fxstatat@plt+0x47b4>
  4069b4:	ldr	w0, [sp, #12]
  4069b8:	cmp	w0, #0x61
  4069bc:	b.ge	4069ec <__fxstatat@plt+0x47ac>  // b.tcont
  4069c0:	ldr	w0, [sp, #12]
  4069c4:	cmp	w0, #0x39
  4069c8:	b.gt	4069dc <__fxstatat@plt+0x479c>
  4069cc:	ldr	w0, [sp, #12]
  4069d0:	cmp	w0, #0x30
  4069d4:	b.ge	4069ec <__fxstatat@plt+0x47ac>  // b.tcont
  4069d8:	b	4069f4 <__fxstatat@plt+0x47b4>
  4069dc:	ldr	w0, [sp, #12]
  4069e0:	sub	w0, w0, #0x41
  4069e4:	cmp	w0, #0x19
  4069e8:	b.hi	4069f4 <__fxstatat@plt+0x47b4>  // b.pmore
  4069ec:	mov	w0, #0x1                   	// #1
  4069f0:	b	4069f8 <__fxstatat@plt+0x47b8>
  4069f4:	mov	w0, #0x0                   	// #0
  4069f8:	add	sp, sp, #0x10
  4069fc:	ret
  406a00:	sub	sp, sp, #0x10
  406a04:	str	w0, [sp, #12]
  406a08:	ldr	w0, [sp, #12]
  406a0c:	cmp	w0, #0x5a
  406a10:	b.gt	406a24 <__fxstatat@plt+0x47e4>
  406a14:	ldr	w0, [sp, #12]
  406a18:	cmp	w0, #0x41
  406a1c:	b.ge	406a34 <__fxstatat@plt+0x47f4>  // b.tcont
  406a20:	b	406a3c <__fxstatat@plt+0x47fc>
  406a24:	ldr	w0, [sp, #12]
  406a28:	sub	w0, w0, #0x61
  406a2c:	cmp	w0, #0x19
  406a30:	b.hi	406a3c <__fxstatat@plt+0x47fc>  // b.pmore
  406a34:	mov	w0, #0x1                   	// #1
  406a38:	b	406a40 <__fxstatat@plt+0x4800>
  406a3c:	mov	w0, #0x0                   	// #0
  406a40:	add	sp, sp, #0x10
  406a44:	ret
  406a48:	sub	sp, sp, #0x10
  406a4c:	str	w0, [sp, #12]
  406a50:	ldr	w0, [sp, #12]
  406a54:	cmp	w0, #0x7f
  406a58:	b.hi	406a64 <__fxstatat@plt+0x4824>  // b.pmore
  406a5c:	mov	w0, #0x1                   	// #1
  406a60:	b	406a68 <__fxstatat@plt+0x4828>
  406a64:	mov	w0, #0x0                   	// #0
  406a68:	add	sp, sp, #0x10
  406a6c:	ret
  406a70:	sub	sp, sp, #0x10
  406a74:	str	w0, [sp, #12]
  406a78:	ldr	w0, [sp, #12]
  406a7c:	cmp	w0, #0x20
  406a80:	b.eq	406a90 <__fxstatat@plt+0x4850>  // b.none
  406a84:	ldr	w0, [sp, #12]
  406a88:	cmp	w0, #0x9
  406a8c:	b.ne	406a98 <__fxstatat@plt+0x4858>  // b.any
  406a90:	mov	w0, #0x1                   	// #1
  406a94:	b	406a9c <__fxstatat@plt+0x485c>
  406a98:	mov	w0, #0x0                   	// #0
  406a9c:	and	w0, w0, #0x1
  406aa0:	and	w0, w0, #0xff
  406aa4:	add	sp, sp, #0x10
  406aa8:	ret
  406aac:	sub	sp, sp, #0x10
  406ab0:	str	w0, [sp, #12]
  406ab4:	ldr	w0, [sp, #12]
  406ab8:	cmp	w0, #0x1f
  406abc:	b.gt	406ad0 <__fxstatat@plt+0x4890>
  406ac0:	ldr	w0, [sp, #12]
  406ac4:	cmp	w0, #0x0
  406ac8:	b.ge	406adc <__fxstatat@plt+0x489c>  // b.tcont
  406acc:	b	406ae4 <__fxstatat@plt+0x48a4>
  406ad0:	ldr	w0, [sp, #12]
  406ad4:	cmp	w0, #0x7f
  406ad8:	b.ne	406ae4 <__fxstatat@plt+0x48a4>  // b.any
  406adc:	mov	w0, #0x1                   	// #1
  406ae0:	b	406ae8 <__fxstatat@plt+0x48a8>
  406ae4:	mov	w0, #0x0                   	// #0
  406ae8:	add	sp, sp, #0x10
  406aec:	ret
  406af0:	sub	sp, sp, #0x10
  406af4:	str	w0, [sp, #12]
  406af8:	ldr	w0, [sp, #12]
  406afc:	sub	w0, w0, #0x30
  406b00:	cmp	w0, #0x9
  406b04:	b.hi	406b10 <__fxstatat@plt+0x48d0>  // b.pmore
  406b08:	mov	w0, #0x1                   	// #1
  406b0c:	b	406b14 <__fxstatat@plt+0x48d4>
  406b10:	mov	w0, #0x0                   	// #0
  406b14:	add	sp, sp, #0x10
  406b18:	ret
  406b1c:	sub	sp, sp, #0x10
  406b20:	str	w0, [sp, #12]
  406b24:	ldr	w0, [sp, #12]
  406b28:	sub	w0, w0, #0x21
  406b2c:	cmp	w0, #0x5d
  406b30:	b.hi	406b3c <__fxstatat@plt+0x48fc>  // b.pmore
  406b34:	mov	w0, #0x1                   	// #1
  406b38:	b	406b40 <__fxstatat@plt+0x4900>
  406b3c:	mov	w0, #0x0                   	// #0
  406b40:	add	sp, sp, #0x10
  406b44:	ret
  406b48:	sub	sp, sp, #0x10
  406b4c:	str	w0, [sp, #12]
  406b50:	ldr	w0, [sp, #12]
  406b54:	sub	w0, w0, #0x61
  406b58:	cmp	w0, #0x19
  406b5c:	b.hi	406b68 <__fxstatat@plt+0x4928>  // b.pmore
  406b60:	mov	w0, #0x1                   	// #1
  406b64:	b	406b6c <__fxstatat@plt+0x492c>
  406b68:	mov	w0, #0x0                   	// #0
  406b6c:	add	sp, sp, #0x10
  406b70:	ret
  406b74:	sub	sp, sp, #0x10
  406b78:	str	w0, [sp, #12]
  406b7c:	ldr	w0, [sp, #12]
  406b80:	sub	w0, w0, #0x20
  406b84:	cmp	w0, #0x5e
  406b88:	b.hi	406b94 <__fxstatat@plt+0x4954>  // b.pmore
  406b8c:	mov	w0, #0x1                   	// #1
  406b90:	b	406b98 <__fxstatat@plt+0x4958>
  406b94:	mov	w0, #0x0                   	// #0
  406b98:	add	sp, sp, #0x10
  406b9c:	ret
  406ba0:	sub	sp, sp, #0x10
  406ba4:	str	w0, [sp, #12]
  406ba8:	ldr	w0, [sp, #12]
  406bac:	cmp	w0, #0x7e
  406bb0:	b.gt	406c0c <__fxstatat@plt+0x49cc>
  406bb4:	ldr	w0, [sp, #12]
  406bb8:	cmp	w0, #0x7b
  406bbc:	b.ge	406c04 <__fxstatat@plt+0x49c4>  // b.tcont
  406bc0:	ldr	w0, [sp, #12]
  406bc4:	cmp	w0, #0x60
  406bc8:	b.gt	406c0c <__fxstatat@plt+0x49cc>
  406bcc:	ldr	w0, [sp, #12]
  406bd0:	cmp	w0, #0x5b
  406bd4:	b.ge	406c04 <__fxstatat@plt+0x49c4>  // b.tcont
  406bd8:	ldr	w0, [sp, #12]
  406bdc:	cmp	w0, #0x2f
  406be0:	b.gt	406bf4 <__fxstatat@plt+0x49b4>
  406be4:	ldr	w0, [sp, #12]
  406be8:	cmp	w0, #0x21
  406bec:	b.ge	406c04 <__fxstatat@plt+0x49c4>  // b.tcont
  406bf0:	b	406c0c <__fxstatat@plt+0x49cc>
  406bf4:	ldr	w0, [sp, #12]
  406bf8:	sub	w0, w0, #0x3a
  406bfc:	cmp	w0, #0x6
  406c00:	b.hi	406c0c <__fxstatat@plt+0x49cc>  // b.pmore
  406c04:	mov	w0, #0x1                   	// #1
  406c08:	b	406c10 <__fxstatat@plt+0x49d0>
  406c0c:	mov	w0, #0x0                   	// #0
  406c10:	add	sp, sp, #0x10
  406c14:	ret
  406c18:	sub	sp, sp, #0x10
  406c1c:	str	w0, [sp, #12]
  406c20:	ldr	w0, [sp, #12]
  406c24:	cmp	w0, #0xd
  406c28:	b.gt	406c3c <__fxstatat@plt+0x49fc>
  406c2c:	ldr	w0, [sp, #12]
  406c30:	cmp	w0, #0x9
  406c34:	b.ge	406c48 <__fxstatat@plt+0x4a08>  // b.tcont
  406c38:	b	406c50 <__fxstatat@plt+0x4a10>
  406c3c:	ldr	w0, [sp, #12]
  406c40:	cmp	w0, #0x20
  406c44:	b.ne	406c50 <__fxstatat@plt+0x4a10>  // b.any
  406c48:	mov	w0, #0x1                   	// #1
  406c4c:	b	406c54 <__fxstatat@plt+0x4a14>
  406c50:	mov	w0, #0x0                   	// #0
  406c54:	add	sp, sp, #0x10
  406c58:	ret
  406c5c:	sub	sp, sp, #0x10
  406c60:	str	w0, [sp, #12]
  406c64:	ldr	w0, [sp, #12]
  406c68:	sub	w0, w0, #0x41
  406c6c:	cmp	w0, #0x19
  406c70:	b.hi	406c7c <__fxstatat@plt+0x4a3c>  // b.pmore
  406c74:	mov	w0, #0x1                   	// #1
  406c78:	b	406c80 <__fxstatat@plt+0x4a40>
  406c7c:	mov	w0, #0x0                   	// #0
  406c80:	add	sp, sp, #0x10
  406c84:	ret
  406c88:	sub	sp, sp, #0x10
  406c8c:	str	w0, [sp, #12]
  406c90:	ldr	w0, [sp, #12]
  406c94:	sub	w0, w0, #0x30
  406c98:	cmp	w0, #0x36
  406c9c:	cset	w1, hi  // hi = pmore
  406ca0:	and	w1, w1, #0xff
  406ca4:	cmp	w1, #0x0
  406ca8:	b.ne	406cdc <__fxstatat@plt+0x4a9c>  // b.any
  406cac:	mov	x1, #0x1                   	// #1
  406cb0:	lsl	x1, x1, x0
  406cb4:	mov	x0, #0x7e0000007e0000      	// #35465847073800192
  406cb8:	movk	x0, #0x3ff
  406cbc:	and	x0, x1, x0
  406cc0:	cmp	x0, #0x0
  406cc4:	cset	w0, ne  // ne = any
  406cc8:	and	w0, w0, #0xff
  406ccc:	cmp	w0, #0x0
  406cd0:	b.eq	406cdc <__fxstatat@plt+0x4a9c>  // b.none
  406cd4:	mov	w0, #0x1                   	// #1
  406cd8:	b	406ce0 <__fxstatat@plt+0x4aa0>
  406cdc:	mov	w0, #0x0                   	// #0
  406ce0:	add	sp, sp, #0x10
  406ce4:	ret
  406ce8:	sub	sp, sp, #0x10
  406cec:	str	w0, [sp, #12]
  406cf0:	ldr	w0, [sp, #12]
  406cf4:	sub	w0, w0, #0x41
  406cf8:	cmp	w0, #0x19
  406cfc:	b.hi	406d0c <__fxstatat@plt+0x4acc>  // b.pmore
  406d00:	ldr	w0, [sp, #12]
  406d04:	add	w0, w0, #0x20
  406d08:	b	406d10 <__fxstatat@plt+0x4ad0>
  406d0c:	ldr	w0, [sp, #12]
  406d10:	add	sp, sp, #0x10
  406d14:	ret
  406d18:	sub	sp, sp, #0x10
  406d1c:	str	w0, [sp, #12]
  406d20:	ldr	w0, [sp, #12]
  406d24:	sub	w0, w0, #0x61
  406d28:	cmp	w0, #0x19
  406d2c:	b.hi	406d3c <__fxstatat@plt+0x4afc>  // b.pmore
  406d30:	ldr	w0, [sp, #12]
  406d34:	sub	w0, w0, #0x20
  406d38:	b	406d40 <__fxstatat@plt+0x4b00>
  406d3c:	ldr	w0, [sp, #12]
  406d40:	add	sp, sp, #0x10
  406d44:	ret
  406d48:	stp	x29, x30, [sp, #-64]!
  406d4c:	mov	x29, sp
  406d50:	str	x0, [sp, #40]
  406d54:	str	x1, [sp, #32]
  406d58:	str	x2, [sp, #24]
  406d5c:	ldr	x0, [sp, #40]
  406d60:	ldr	x0, [x0]
  406d64:	cmp	x0, #0x0
  406d68:	b.ne	406db8 <__fxstatat@plt+0x4b78>  // b.any
  406d6c:	mov	x0, #0x7                   	// #7
  406d70:	str	x0, [sp, #56]
  406d74:	adrp	x0, 409000 <__fxstatat@plt+0x6dc0>
  406d78:	add	x4, x0, #0x624
  406d7c:	adrp	x0, 409000 <__fxstatat@plt+0x6dc0>
  406d80:	add	x3, x0, #0x594
  406d84:	adrp	x0, 409000 <__fxstatat@plt+0x6dc0>
  406d88:	add	x2, x0, #0x470
  406d8c:	mov	x1, #0x0                   	// #0
  406d90:	ldr	x0, [sp, #56]
  406d94:	bl	4085e0 <__fxstatat@plt+0x63a0>
  406d98:	mov	x1, x0
  406d9c:	ldr	x0, [sp, #40]
  406da0:	str	x1, [x0]
  406da4:	ldr	x0, [sp, #40]
  406da8:	ldr	x0, [x0]
  406dac:	cmp	x0, #0x0
  406db0:	b.ne	406db8 <__fxstatat@plt+0x4b78>  // b.any
  406db4:	bl	40e0e4 <__fxstatat@plt+0xbea4>
  406db8:	ldr	x0, [sp, #40]
  406dbc:	ldr	x0, [x0]
  406dc0:	ldr	x2, [sp, #24]
  406dc4:	ldr	x1, [sp, #32]
  406dc8:	bl	407b1c <__fxstatat@plt+0x58dc>
  406dcc:	and	w0, w0, #0xff
  406dd0:	cmp	w0, #0x0
  406dd4:	b.eq	406de0 <__fxstatat@plt+0x4ba0>  // b.none
  406dd8:	mov	w0, #0x1                   	// #1
  406ddc:	b	406df8 <__fxstatat@plt+0x4bb8>
  406de0:	ldr	x0, [sp, #40]
  406de4:	ldr	x0, [x0]
  406de8:	ldr	x2, [sp, #24]
  406dec:	ldr	x1, [sp, #32]
  406df0:	bl	407a74 <__fxstatat@plt+0x5834>
  406df4:	mov	w0, #0x0                   	// #0
  406df8:	ldp	x29, x30, [sp], #64
  406dfc:	ret
  406e00:	stp	x29, x30, [sp, #-304]!
  406e04:	mov	x29, sp
  406e08:	str	x0, [sp, #24]
  406e0c:	str	w1, [sp, #20]
  406e10:	str	xzr, [sp, #280]
  406e14:	str	xzr, [sp, #248]
  406e18:	str	xzr, [sp, #160]
  406e1c:	ldr	w0, [sp, #20]
  406e20:	and	w0, w0, #0xfffffffc
  406e24:	str	w0, [sp, #220]
  406e28:	ldr	w0, [sp, #220]
  406e2c:	and	w0, w0, #0x4
  406e30:	cmp	w0, #0x0
  406e34:	cset	w0, ne  // ne = any
  406e38:	strb	w0, [sp, #219]
  406e3c:	ldr	w0, [sp, #20]
  406e40:	and	w0, w0, #0x3
  406e44:	str	w0, [sp, #20]
  406e48:	ldr	w0, [sp, #20]
  406e4c:	sub	w1, w0, #0x1
  406e50:	ldr	w0, [sp, #20]
  406e54:	and	w0, w1, w0
  406e58:	cmp	w0, #0x0
  406e5c:	b.eq	406e78 <__fxstatat@plt+0x4c38>  // b.none
  406e60:	bl	4021d0 <__errno_location@plt>
  406e64:	mov	x1, x0
  406e68:	mov	w0, #0x16                  	// #22
  406e6c:	str	w0, [x1]
  406e70:	mov	x0, #0x0                   	// #0
  406e74:	b	407688 <__fxstatat@plt+0x5448>
  406e78:	ldr	x0, [sp, #24]
  406e7c:	cmp	x0, #0x0
  406e80:	b.ne	406e9c <__fxstatat@plt+0x4c5c>  // b.any
  406e84:	bl	4021d0 <__errno_location@plt>
  406e88:	mov	x1, x0
  406e8c:	mov	w0, #0x16                  	// #22
  406e90:	str	w0, [x1]
  406e94:	mov	x0, #0x0                   	// #0
  406e98:	b	407688 <__fxstatat@plt+0x5448>
  406e9c:	ldr	x0, [sp, #24]
  406ea0:	ldrb	w0, [x0]
  406ea4:	cmp	w0, #0x0
  406ea8:	b.ne	406ec4 <__fxstatat@plt+0x4c84>  // b.any
  406eac:	bl	4021d0 <__errno_location@plt>
  406eb0:	mov	x1, x0
  406eb4:	mov	w0, #0x2                   	// #2
  406eb8:	str	w0, [x1]
  406ebc:	mov	x0, #0x0                   	// #0
  406ec0:	b	407688 <__fxstatat@plt+0x5448>
  406ec4:	str	xzr, [sp, #232]
  406ec8:	ldr	x0, [sp, #24]
  406ecc:	ldrb	w0, [x0]
  406ed0:	cmp	w0, #0x2f
  406ed4:	b.eq	406f7c <__fxstatat@plt+0x4d3c>  // b.none
  406ed8:	bl	40e124 <__fxstatat@plt+0xbee4>
  406edc:	str	x0, [sp, #296]
  406ee0:	ldr	x0, [sp, #296]
  406ee4:	cmp	x0, #0x0
  406ee8:	b.ne	406ef4 <__fxstatat@plt+0x4cb4>  // b.any
  406eec:	mov	x0, #0x0                   	// #0
  406ef0:	b	407688 <__fxstatat@plt+0x5448>
  406ef4:	ldr	x0, [sp, #296]
  406ef8:	bl	401d10 <strlen@plt>
  406efc:	mov	x1, x0
  406f00:	ldr	x0, [sp, #296]
  406f04:	add	x0, x0, x1
  406f08:	str	x0, [sp, #288]
  406f0c:	ldr	x1, [sp, #288]
  406f10:	ldr	x0, [sp, #296]
  406f14:	sub	x0, x1, x0
  406f18:	cmp	x0, #0xfff
  406f1c:	b.gt	406f64 <__fxstatat@plt+0x4d24>
  406f20:	mov	x1, #0x1000                	// #4096
  406f24:	ldr	x0, [sp, #296]
  406f28:	bl	40df44 <__fxstatat@plt+0xbd04>
  406f2c:	str	x0, [sp, #208]
  406f30:	ldr	x1, [sp, #288]
  406f34:	ldr	x0, [sp, #296]
  406f38:	sub	x0, x1, x0
  406f3c:	mov	x1, x0
  406f40:	ldr	x0, [sp, #208]
  406f44:	add	x0, x0, x1
  406f48:	str	x0, [sp, #288]
  406f4c:	ldr	x0, [sp, #208]
  406f50:	str	x0, [sp, #296]
  406f54:	ldr	x0, [sp, #296]
  406f58:	add	x0, x0, #0x1, lsl #12
  406f5c:	str	x0, [sp, #256]
  406f60:	b	406f6c <__fxstatat@plt+0x4d2c>
  406f64:	ldr	x0, [sp, #288]
  406f68:	str	x0, [sp, #256]
  406f6c:	ldr	x0, [sp, #24]
  406f70:	str	x0, [sp, #272]
  406f74:	str	xzr, [sp, #232]
  406f78:	b	407590 <__fxstatat@plt+0x5350>
  406f7c:	mov	x0, #0x1000                	// #4096
  406f80:	bl	40df04 <__fxstatat@plt+0xbcc4>
  406f84:	str	x0, [sp, #296]
  406f88:	ldr	x0, [sp, #296]
  406f8c:	add	x0, x0, #0x1, lsl #12
  406f90:	str	x0, [sp, #256]
  406f94:	ldr	x0, [sp, #296]
  406f98:	str	x0, [sp, #288]
  406f9c:	ldr	x0, [sp, #232]
  406fa0:	cmp	x0, #0x0
  406fa4:	b.eq	406fc8 <__fxstatat@plt+0x4d88>  // b.none
  406fa8:	ldr	x2, [sp, #232]
  406fac:	ldr	x1, [sp, #24]
  406fb0:	ldr	x0, [sp, #296]
  406fb4:	bl	401cd0 <memcpy@plt>
  406fb8:	ldr	x1, [sp, #288]
  406fbc:	ldr	x0, [sp, #232]
  406fc0:	add	x0, x1, x0
  406fc4:	str	x0, [sp, #288]
  406fc8:	ldr	x0, [sp, #288]
  406fcc:	add	x1, x0, #0x1
  406fd0:	str	x1, [sp, #288]
  406fd4:	mov	w1, #0x2f                  	// #47
  406fd8:	strb	w1, [x0]
  406fdc:	ldr	x1, [sp, #24]
  406fe0:	ldr	x0, [sp, #232]
  406fe4:	add	x0, x1, x0
  406fe8:	str	x0, [sp, #272]
  406fec:	b	407590 <__fxstatat@plt+0x5350>
  406ff0:	ldr	x0, [sp, #272]
  406ff4:	add	x0, x0, #0x1
  406ff8:	str	x0, [sp, #272]
  406ffc:	ldr	x0, [sp, #272]
  407000:	ldrb	w0, [x0]
  407004:	cmp	w0, #0x2f
  407008:	b.eq	406ff0 <__fxstatat@plt+0x4db0>  // b.none
  40700c:	ldr	x0, [sp, #272]
  407010:	str	x0, [sp, #264]
  407014:	b	407024 <__fxstatat@plt+0x4de4>
  407018:	ldr	x0, [sp, #264]
  40701c:	add	x0, x0, #0x1
  407020:	str	x0, [sp, #264]
  407024:	ldr	x0, [sp, #264]
  407028:	ldrb	w0, [x0]
  40702c:	cmp	w0, #0x0
  407030:	b.eq	407044 <__fxstatat@plt+0x4e04>  // b.none
  407034:	ldr	x0, [sp, #264]
  407038:	ldrb	w0, [x0]
  40703c:	cmp	w0, #0x2f
  407040:	b.ne	407018 <__fxstatat@plt+0x4dd8>  // b.any
  407044:	ldr	x1, [sp, #264]
  407048:	ldr	x0, [sp, #272]
  40704c:	cmp	x1, x0
  407050:	b.eq	4075a4 <__fxstatat@plt+0x5364>  // b.none
  407054:	ldr	x1, [sp, #264]
  407058:	ldr	x0, [sp, #272]
  40705c:	sub	x0, x1, x0
  407060:	cmp	x0, #0x1
  407064:	b.ne	407078 <__fxstatat@plt+0x4e38>  // b.any
  407068:	ldr	x0, [sp, #272]
  40706c:	ldrb	w0, [x0]
  407070:	cmp	w0, #0x2e
  407074:	b.eq	407588 <__fxstatat@plt+0x5348>  // b.none
  407078:	ldr	x1, [sp, #264]
  40707c:	ldr	x0, [sp, #272]
  407080:	sub	x0, x1, x0
  407084:	cmp	x0, #0x2
  407088:	b.ne	407110 <__fxstatat@plt+0x4ed0>  // b.any
  40708c:	ldr	x0, [sp, #272]
  407090:	ldrb	w0, [x0]
  407094:	cmp	w0, #0x2e
  407098:	b.ne	407110 <__fxstatat@plt+0x4ed0>  // b.any
  40709c:	ldr	x0, [sp, #272]
  4070a0:	add	x0, x0, #0x1
  4070a4:	ldrb	w0, [x0]
  4070a8:	cmp	w0, #0x2e
  4070ac:	b.ne	407110 <__fxstatat@plt+0x4ed0>  // b.any
  4070b0:	ldr	x0, [sp, #232]
  4070b4:	add	x0, x0, #0x1
  4070b8:	ldr	x1, [sp, #296]
  4070bc:	add	x0, x1, x0
  4070c0:	ldr	x1, [sp, #288]
  4070c4:	cmp	x1, x0
  4070c8:	b.ls	40756c <__fxstatat@plt+0x532c>  // b.plast
  4070cc:	ldr	x0, [sp, #288]
  4070d0:	sub	x0, x0, #0x1
  4070d4:	str	x0, [sp, #288]
  4070d8:	b	4070e8 <__fxstatat@plt+0x4ea8>
  4070dc:	ldr	x0, [sp, #288]
  4070e0:	sub	x0, x0, #0x1
  4070e4:	str	x0, [sp, #288]
  4070e8:	ldr	x1, [sp, #288]
  4070ec:	ldr	x0, [sp, #296]
  4070f0:	cmp	x1, x0
  4070f4:	b.ls	40756c <__fxstatat@plt+0x532c>  // b.plast
  4070f8:	ldr	x0, [sp, #288]
  4070fc:	sub	x0, x0, #0x1
  407100:	ldrb	w0, [x0]
  407104:	cmp	w0, #0x2f
  407108:	b.ne	4070dc <__fxstatat@plt+0x4e9c>  // b.any
  40710c:	b	40756c <__fxstatat@plt+0x532c>
  407110:	ldr	x0, [sp, #288]
  407114:	sub	x0, x0, #0x1
  407118:	ldrb	w0, [x0]
  40711c:	cmp	w0, #0x2f
  407120:	b.eq	407138 <__fxstatat@plt+0x4ef8>  // b.none
  407124:	ldr	x0, [sp, #288]
  407128:	add	x1, x0, #0x1
  40712c:	str	x1, [sp, #288]
  407130:	mov	w1, #0x2f                  	// #47
  407134:	strb	w1, [x0]
  407138:	ldr	x1, [sp, #264]
  40713c:	ldr	x0, [sp, #272]
  407140:	sub	x0, x1, x0
  407144:	mov	x1, x0
  407148:	ldr	x0, [sp, #288]
  40714c:	add	x0, x0, x1
  407150:	ldr	x1, [sp, #256]
  407154:	cmp	x1, x0
  407158:	b.hi	4071f0 <__fxstatat@plt+0x4fb0>  // b.pmore
  40715c:	ldr	x1, [sp, #288]
  407160:	ldr	x0, [sp, #296]
  407164:	sub	x0, x1, x0
  407168:	str	x0, [sp, #200]
  40716c:	ldr	x1, [sp, #256]
  407170:	ldr	x0, [sp, #296]
  407174:	sub	x0, x1, x0
  407178:	str	x0, [sp, #224]
  40717c:	ldr	x1, [sp, #264]
  407180:	ldr	x0, [sp, #272]
  407184:	sub	x0, x1, x0
  407188:	cmp	x0, #0xfff
  40718c:	b.le	4071b4 <__fxstatat@plt+0x4f74>
  407190:	ldr	x1, [sp, #264]
  407194:	ldr	x0, [sp, #272]
  407198:	sub	x0, x1, x0
  40719c:	mov	x1, x0
  4071a0:	ldr	x0, [sp, #224]
  4071a4:	add	x0, x1, x0
  4071a8:	add	x0, x0, #0x1
  4071ac:	str	x0, [sp, #224]
  4071b0:	b	4071c0 <__fxstatat@plt+0x4f80>
  4071b4:	ldr	x0, [sp, #224]
  4071b8:	add	x0, x0, #0x1, lsl #12
  4071bc:	str	x0, [sp, #224]
  4071c0:	ldr	x1, [sp, #224]
  4071c4:	ldr	x0, [sp, #296]
  4071c8:	bl	40df44 <__fxstatat@plt+0xbd04>
  4071cc:	str	x0, [sp, #296]
  4071d0:	ldr	x1, [sp, #296]
  4071d4:	ldr	x0, [sp, #224]
  4071d8:	add	x0, x1, x0
  4071dc:	str	x0, [sp, #256]
  4071e0:	ldr	x0, [sp, #200]
  4071e4:	ldr	x1, [sp, #296]
  4071e8:	add	x0, x1, x0
  4071ec:	str	x0, [sp, #288]
  4071f0:	ldr	x1, [sp, #264]
  4071f4:	ldr	x0, [sp, #272]
  4071f8:	sub	x0, x1, x0
  4071fc:	mov	x2, x0
  407200:	ldr	x1, [sp, #272]
  407204:	ldr	x0, [sp, #288]
  407208:	bl	401cd0 <memcpy@plt>
  40720c:	str	x0, [sp, #288]
  407210:	ldr	x1, [sp, #264]
  407214:	ldr	x0, [sp, #272]
  407218:	sub	x0, x1, x0
  40721c:	mov	x1, x0
  407220:	ldr	x0, [sp, #288]
  407224:	add	x0, x0, x1
  407228:	str	x0, [sp, #288]
  40722c:	ldr	x0, [sp, #288]
  407230:	strb	wzr, [x0]
  407234:	ldrb	w0, [sp, #219]
  407238:	cmp	w0, #0x0
  40723c:	b.eq	407254 <__fxstatat@plt+0x5014>  // b.none
  407240:	ldr	w0, [sp, #20]
  407244:	cmp	w0, #0x2
  407248:	b.ne	407254 <__fxstatat@plt+0x5014>  // b.any
  40724c:	str	wzr, [sp, #48]
  407250:	b	407304 <__fxstatat@plt+0x50c4>
  407254:	ldrb	w0, [sp, #219]
  407258:	cmp	w0, #0x0
  40725c:	b.eq	407280 <__fxstatat@plt+0x5040>  // b.none
  407260:	add	x0, sp, #0x20
  407264:	mov	x1, x0
  407268:	ldr	x0, [sp, #296]
  40726c:	bl	414ac0 <__fxstatat@plt+0x12880>
  407270:	cmp	w0, #0x0
  407274:	cset	w0, ne  // ne = any
  407278:	and	w0, w0, #0xff
  40727c:	b	40729c <__fxstatat@plt+0x505c>
  407280:	add	x0, sp, #0x20
  407284:	mov	x1, x0
  407288:	ldr	x0, [sp, #296]
  40728c:	bl	414ad0 <__fxstatat@plt+0x12890>
  407290:	cmp	w0, #0x0
  407294:	cset	w0, ne  // ne = any
  407298:	and	w0, w0, #0xff
  40729c:	cmp	w0, #0x0
  4072a0:	b.eq	407304 <__fxstatat@plt+0x50c4>  // b.none
  4072a4:	bl	4021d0 <__errno_location@plt>
  4072a8:	ldr	w0, [x0]
  4072ac:	str	w0, [sp, #244]
  4072b0:	ldr	w0, [sp, #20]
  4072b4:	cmp	w0, #0x0
  4072b8:	b.eq	407644 <__fxstatat@plt+0x5404>  // b.none
  4072bc:	ldr	w0, [sp, #20]
  4072c0:	cmp	w0, #0x1
  4072c4:	b.ne	407300 <__fxstatat@plt+0x50c0>  // b.any
  4072c8:	adrp	x0, 415000 <__fxstatat@plt+0x12dc0>
  4072cc:	add	x1, x0, #0xe50
  4072d0:	ldr	x0, [sp, #264]
  4072d4:	bl	4020a0 <strspn@plt>
  4072d8:	mov	x1, x0
  4072dc:	ldr	x0, [sp, #264]
  4072e0:	add	x0, x0, x1
  4072e4:	ldrb	w0, [x0]
  4072e8:	cmp	w0, #0x0
  4072ec:	b.ne	40764c <__fxstatat@plt+0x540c>  // b.any
  4072f0:	ldr	w0, [sp, #244]
  4072f4:	cmp	w0, #0x2
  4072f8:	b.eq	407574 <__fxstatat@plt+0x5334>  // b.none
  4072fc:	b	40764c <__fxstatat@plt+0x540c>
  407300:	str	wzr, [sp, #48]
  407304:	ldr	w0, [sp, #48]
  407308:	and	w0, w0, #0xf000
  40730c:	cmp	w0, #0xa, lsl #12
  407310:	b.ne	407534 <__fxstatat@plt+0x52f4>  // b.any
  407314:	add	x1, sp, #0x20
  407318:	add	x0, sp, #0xa0
  40731c:	mov	x2, x1
  407320:	ldr	x1, [sp, #24]
  407324:	bl	406d48 <__fxstatat@plt+0x4b08>
  407328:	and	w0, w0, #0xff
  40732c:	cmp	w0, #0x0
  407330:	b.eq	40734c <__fxstatat@plt+0x510c>  // b.none
  407334:	ldr	w0, [sp, #20]
  407338:	cmp	w0, #0x2
  40733c:	b.eq	40757c <__fxstatat@plt+0x533c>  // b.none
  407340:	mov	w0, #0x28                  	// #40
  407344:	str	w0, [sp, #244]
  407348:	b	407650 <__fxstatat@plt+0x5410>
  40734c:	ldr	x0, [sp, #80]
  407350:	mov	x1, x0
  407354:	ldr	x0, [sp, #296]
  407358:	bl	40fc4c <__fxstatat@plt+0xda0c>
  40735c:	str	x0, [sp, #192]
  407360:	ldr	x0, [sp, #192]
  407364:	cmp	x0, #0x0
  407368:	b.ne	407398 <__fxstatat@plt+0x5158>  // b.any
  40736c:	ldr	w0, [sp, #20]
  407370:	cmp	w0, #0x2
  407374:	b.ne	407388 <__fxstatat@plt+0x5148>  // b.any
  407378:	bl	4021d0 <__errno_location@plt>
  40737c:	ldr	w0, [x0]
  407380:	cmp	w0, #0xc
  407384:	b.ne	407584 <__fxstatat@plt+0x5344>  // b.any
  407388:	bl	4021d0 <__errno_location@plt>
  40738c:	ldr	w0, [x0]
  407390:	str	w0, [sp, #244]
  407394:	b	407650 <__fxstatat@plt+0x5410>
  407398:	ldr	x0, [sp, #192]
  40739c:	bl	401d10 <strlen@plt>
  4073a0:	str	x0, [sp, #184]
  4073a4:	ldr	x0, [sp, #264]
  4073a8:	bl	401d10 <strlen@plt>
  4073ac:	str	x0, [sp, #176]
  4073b0:	ldr	x0, [sp, #248]
  4073b4:	cmp	x0, #0x0
  4073b8:	b.ne	4073ec <__fxstatat@plt+0x51ac>  // b.any
  4073bc:	ldr	x1, [sp, #184]
  4073c0:	ldr	x0, [sp, #176]
  4073c4:	add	x0, x1, x0
  4073c8:	add	x0, x0, #0x1
  4073cc:	mov	x1, #0x1000                	// #4096
  4073d0:	cmp	x0, #0x1, lsl #12
  4073d4:	csel	x0, x0, x1, cs  // cs = hs, nlast
  4073d8:	str	x0, [sp, #248]
  4073dc:	ldr	x0, [sp, #248]
  4073e0:	bl	40df04 <__fxstatat@plt+0xbcc4>
  4073e4:	str	x0, [sp, #280]
  4073e8:	b	40742c <__fxstatat@plt+0x51ec>
  4073ec:	ldr	x1, [sp, #184]
  4073f0:	ldr	x0, [sp, #176]
  4073f4:	add	x0, x1, x0
  4073f8:	add	x0, x0, #0x1
  4073fc:	ldr	x1, [sp, #248]
  407400:	cmp	x1, x0
  407404:	b.cs	40742c <__fxstatat@plt+0x51ec>  // b.hs, b.nlast
  407408:	ldr	x1, [sp, #184]
  40740c:	ldr	x0, [sp, #176]
  407410:	add	x0, x1, x0
  407414:	add	x0, x0, #0x1
  407418:	str	x0, [sp, #248]
  40741c:	ldr	x1, [sp, #248]
  407420:	ldr	x0, [sp, #280]
  407424:	bl	40df44 <__fxstatat@plt+0xbd04>
  407428:	str	x0, [sp, #280]
  40742c:	ldr	x1, [sp, #280]
  407430:	ldr	x0, [sp, #184]
  407434:	add	x3, x1, x0
  407438:	ldr	x0, [sp, #176]
  40743c:	add	x0, x0, #0x1
  407440:	mov	x2, x0
  407444:	ldr	x1, [sp, #264]
  407448:	mov	x0, x3
  40744c:	bl	401ce0 <memmove@plt>
  407450:	ldr	x2, [sp, #184]
  407454:	ldr	x1, [sp, #192]
  407458:	ldr	x0, [sp, #280]
  40745c:	bl	401cd0 <memcpy@plt>
  407460:	str	x0, [sp, #264]
  407464:	ldr	x0, [sp, #264]
  407468:	str	x0, [sp, #24]
  40746c:	ldr	x0, [sp, #192]
  407470:	ldrb	w0, [x0]
  407474:	cmp	w0, #0x2f
  407478:	b.ne	4074cc <__fxstatat@plt+0x528c>  // b.any
  40747c:	str	xzr, [sp, #168]
  407480:	ldr	x0, [sp, #168]
  407484:	cmp	x0, #0x0
  407488:	b.eq	40749c <__fxstatat@plt+0x525c>  // b.none
  40748c:	ldr	x2, [sp, #168]
  407490:	ldr	x1, [sp, #192]
  407494:	ldr	x0, [sp, #296]
  407498:	bl	401cd0 <memcpy@plt>
  40749c:	ldr	x1, [sp, #296]
  4074a0:	ldr	x0, [sp, #168]
  4074a4:	add	x0, x1, x0
  4074a8:	str	x0, [sp, #288]
  4074ac:	ldr	x0, [sp, #288]
  4074b0:	add	x1, x0, #0x1
  4074b4:	str	x1, [sp, #288]
  4074b8:	mov	w1, #0x2f                  	// #47
  4074bc:	strb	w1, [x0]
  4074c0:	ldr	x0, [sp, #168]
  4074c4:	str	x0, [sp, #232]
  4074c8:	b	407528 <__fxstatat@plt+0x52e8>
  4074cc:	ldr	x0, [sp, #232]
  4074d0:	add	x0, x0, #0x1
  4074d4:	ldr	x1, [sp, #296]
  4074d8:	add	x0, x1, x0
  4074dc:	ldr	x1, [sp, #288]
  4074e0:	cmp	x1, x0
  4074e4:	b.ls	407528 <__fxstatat@plt+0x52e8>  // b.plast
  4074e8:	ldr	x0, [sp, #288]
  4074ec:	sub	x0, x0, #0x1
  4074f0:	str	x0, [sp, #288]
  4074f4:	b	407504 <__fxstatat@plt+0x52c4>
  4074f8:	ldr	x0, [sp, #288]
  4074fc:	sub	x0, x0, #0x1
  407500:	str	x0, [sp, #288]
  407504:	ldr	x1, [sp, #288]
  407508:	ldr	x0, [sp, #296]
  40750c:	cmp	x1, x0
  407510:	b.ls	407528 <__fxstatat@plt+0x52e8>  // b.plast
  407514:	ldr	x0, [sp, #288]
  407518:	sub	x0, x0, #0x1
  40751c:	ldrb	w0, [x0]
  407520:	cmp	w0, #0x2f
  407524:	b.ne	4074f8 <__fxstatat@plt+0x52b8>  // b.any
  407528:	ldr	x0, [sp, #192]
  40752c:	bl	402050 <free@plt>
  407530:	b	407588 <__fxstatat@plt+0x5348>
  407534:	ldr	w0, [sp, #48]
  407538:	and	w0, w0, #0xf000
  40753c:	cmp	w0, #0x4, lsl #12
  407540:	b.eq	407588 <__fxstatat@plt+0x5348>  // b.none
  407544:	ldr	x0, [sp, #264]
  407548:	ldrb	w0, [x0]
  40754c:	cmp	w0, #0x0
  407550:	b.eq	407588 <__fxstatat@plt+0x5348>  // b.none
  407554:	ldr	w0, [sp, #20]
  407558:	cmp	w0, #0x2
  40755c:	b.eq	407588 <__fxstatat@plt+0x5348>  // b.none
  407560:	mov	w0, #0x14                  	// #20
  407564:	str	w0, [sp, #244]
  407568:	b	407650 <__fxstatat@plt+0x5410>
  40756c:	nop
  407570:	b	407588 <__fxstatat@plt+0x5348>
  407574:	nop
  407578:	b	407588 <__fxstatat@plt+0x5348>
  40757c:	nop
  407580:	b	407588 <__fxstatat@plt+0x5348>
  407584:	nop
  407588:	ldr	x0, [sp, #264]
  40758c:	str	x0, [sp, #272]
  407590:	ldr	x0, [sp, #272]
  407594:	ldrb	w0, [x0]
  407598:	cmp	w0, #0x0
  40759c:	b.ne	406ffc <__fxstatat@plt+0x4dbc>  // b.any
  4075a0:	b	4075a8 <__fxstatat@plt+0x5368>
  4075a4:	nop
  4075a8:	ldr	x0, [sp, #232]
  4075ac:	add	x0, x0, #0x1
  4075b0:	ldr	x1, [sp, #296]
  4075b4:	add	x0, x1, x0
  4075b8:	ldr	x1, [sp, #288]
  4075bc:	cmp	x1, x0
  4075c0:	b.ls	4075e4 <__fxstatat@plt+0x53a4>  // b.plast
  4075c4:	ldr	x0, [sp, #288]
  4075c8:	sub	x0, x0, #0x1
  4075cc:	ldrb	w0, [x0]
  4075d0:	cmp	w0, #0x2f
  4075d4:	b.ne	4075e4 <__fxstatat@plt+0x53a4>  // b.any
  4075d8:	ldr	x0, [sp, #288]
  4075dc:	sub	x0, x0, #0x1
  4075e0:	str	x0, [sp, #288]
  4075e4:	ldr	x0, [sp, #288]
  4075e8:	strb	wzr, [x0]
  4075ec:	ldr	x0, [sp, #288]
  4075f0:	add	x0, x0, #0x1
  4075f4:	ldr	x1, [sp, #256]
  4075f8:	cmp	x1, x0
  4075fc:	b.eq	407620 <__fxstatat@plt+0x53e0>  // b.none
  407600:	ldr	x1, [sp, #288]
  407604:	ldr	x0, [sp, #296]
  407608:	sub	x0, x1, x0
  40760c:	add	x0, x0, #0x1
  407610:	mov	x1, x0
  407614:	ldr	x0, [sp, #296]
  407618:	bl	40df44 <__fxstatat@plt+0xbd04>
  40761c:	str	x0, [sp, #296]
  407620:	ldr	x0, [sp, #280]
  407624:	bl	402050 <free@plt>
  407628:	ldr	x0, [sp, #160]
  40762c:	cmp	x0, #0x0
  407630:	b.eq	40763c <__fxstatat@plt+0x53fc>  // b.none
  407634:	ldr	x0, [sp, #160]
  407638:	bl	408880 <__fxstatat@plt+0x6640>
  40763c:	ldr	x0, [sp, #296]
  407640:	b	407688 <__fxstatat@plt+0x5448>
  407644:	nop
  407648:	b	407650 <__fxstatat@plt+0x5410>
  40764c:	nop
  407650:	ldr	x0, [sp, #280]
  407654:	bl	402050 <free@plt>
  407658:	ldr	x0, [sp, #296]
  40765c:	bl	402050 <free@plt>
  407660:	ldr	x0, [sp, #160]
  407664:	cmp	x0, #0x0
  407668:	b.eq	407674 <__fxstatat@plt+0x5434>  // b.none
  40766c:	ldr	x0, [sp, #160]
  407670:	bl	408880 <__fxstatat@plt+0x6640>
  407674:	bl	4021d0 <__errno_location@plt>
  407678:	mov	x1, x0
  40767c:	ldr	w0, [sp, #244]
  407680:	str	w0, [x1]
  407684:	mov	x0, #0x0                   	// #0
  407688:	ldp	x29, x30, [sp], #304
  40768c:	ret
  407690:	sub	sp, sp, #0x10
  407694:	str	x0, [sp, #8]
  407698:	adrp	x0, 42a000 <__fxstatat@plt+0x27dc0>
  40769c:	add	x0, x0, #0x678
  4076a0:	ldr	x1, [sp, #8]
  4076a4:	str	x1, [x0]
  4076a8:	nop
  4076ac:	add	sp, sp, #0x10
  4076b0:	ret
  4076b4:	sub	sp, sp, #0x10
  4076b8:	strb	w0, [sp, #15]
  4076bc:	adrp	x0, 42a000 <__fxstatat@plt+0x27dc0>
  4076c0:	add	x0, x0, #0x680
  4076c4:	ldrb	w1, [sp, #15]
  4076c8:	strb	w1, [x0]
  4076cc:	nop
  4076d0:	add	sp, sp, #0x10
  4076d4:	ret
  4076d8:	stp	x29, x30, [sp, #-48]!
  4076dc:	mov	x29, sp
  4076e0:	str	x19, [sp, #16]
  4076e4:	adrp	x0, 42a000 <__fxstatat@plt+0x27dc0>
  4076e8:	add	x0, x0, #0x5c0
  4076ec:	ldr	x0, [x0]
  4076f0:	bl	4104c4 <__fxstatat@plt+0xe284>
  4076f4:	cmp	w0, #0x0
  4076f8:	b.eq	4077b0 <__fxstatat@plt+0x5570>  // b.none
  4076fc:	adrp	x0, 42a000 <__fxstatat@plt+0x27dc0>
  407700:	add	x0, x0, #0x680
  407704:	ldrb	w0, [x0]
  407708:	eor	w0, w0, #0x1
  40770c:	and	w0, w0, #0xff
  407710:	cmp	w0, #0x0
  407714:	b.ne	407728 <__fxstatat@plt+0x54e8>  // b.any
  407718:	bl	4021d0 <__errno_location@plt>
  40771c:	ldr	w0, [x0]
  407720:	cmp	w0, #0x20
  407724:	b.eq	4077b0 <__fxstatat@plt+0x5570>  // b.none
  407728:	adrp	x0, 415000 <__fxstatat@plt+0x12dc0>
  40772c:	add	x0, x0, #0xe58
  407730:	bl	402210 <gettext@plt>
  407734:	str	x0, [sp, #40]
  407738:	adrp	x0, 42a000 <__fxstatat@plt+0x27dc0>
  40773c:	add	x0, x0, #0x678
  407740:	ldr	x0, [x0]
  407744:	cmp	x0, #0x0
  407748:	b.eq	407784 <__fxstatat@plt+0x5544>  // b.none
  40774c:	bl	4021d0 <__errno_location@plt>
  407750:	ldr	w19, [x0]
  407754:	adrp	x0, 42a000 <__fxstatat@plt+0x27dc0>
  407758:	add	x0, x0, #0x678
  40775c:	ldr	x0, [x0]
  407760:	bl	40cf34 <__fxstatat@plt+0xacf4>
  407764:	ldr	x4, [sp, #40]
  407768:	mov	x3, x0
  40776c:	adrp	x0, 415000 <__fxstatat@plt+0x12dc0>
  407770:	add	x2, x0, #0xe68
  407774:	mov	w1, w19
  407778:	mov	w0, #0x0                   	// #0
  40777c:	bl	401d40 <error@plt>
  407780:	b	4077a0 <__fxstatat@plt+0x5560>
  407784:	bl	4021d0 <__errno_location@plt>
  407788:	ldr	w1, [x0]
  40778c:	ldr	x3, [sp, #40]
  407790:	adrp	x0, 415000 <__fxstatat@plt+0x12dc0>
  407794:	add	x2, x0, #0xe70
  407798:	mov	w0, #0x0                   	// #0
  40779c:	bl	401d40 <error@plt>
  4077a0:	adrp	x0, 42a000 <__fxstatat@plt+0x27dc0>
  4077a4:	add	x0, x0, #0x530
  4077a8:	ldr	w0, [x0]
  4077ac:	bl	401cf0 <_exit@plt>
  4077b0:	adrp	x0, 42a000 <__fxstatat@plt+0x27dc0>
  4077b4:	add	x0, x0, #0x5a8
  4077b8:	ldr	x0, [x0]
  4077bc:	bl	4104c4 <__fxstatat@plt+0xe284>
  4077c0:	cmp	w0, #0x0
  4077c4:	b.eq	4077d8 <__fxstatat@plt+0x5598>  // b.none
  4077c8:	adrp	x0, 42a000 <__fxstatat@plt+0x27dc0>
  4077cc:	add	x0, x0, #0x530
  4077d0:	ldr	w0, [x0]
  4077d4:	bl	401cf0 <_exit@plt>
  4077d8:	nop
  4077dc:	ldr	x19, [sp, #16]
  4077e0:	ldp	x29, x30, [sp], #48
  4077e4:	ret
  4077e8:	stp	x29, x30, [sp, #-48]!
  4077ec:	mov	x29, sp
  4077f0:	str	x0, [sp, #24]
  4077f4:	ldr	x0, [sp, #24]
  4077f8:	bl	4078d0 <__fxstatat@plt+0x5690>
  4077fc:	str	x0, [sp, #40]
  407800:	ldr	x0, [sp, #40]
  407804:	cmp	x0, #0x0
  407808:	b.ne	407810 <__fxstatat@plt+0x55d0>  // b.any
  40780c:	bl	40e0e4 <__fxstatat@plt+0xbea4>
  407810:	ldr	x0, [sp, #40]
  407814:	ldp	x29, x30, [sp], #48
  407818:	ret
  40781c:	stp	x29, x30, [sp, #-48]!
  407820:	mov	x29, sp
  407824:	str	x0, [sp, #24]
  407828:	str	xzr, [sp, #32]
  40782c:	ldr	x0, [sp, #32]
  407830:	cmp	x0, #0x0
  407834:	b.ne	407858 <__fxstatat@plt+0x5618>  // b.any
  407838:	ldr	x0, [sp, #24]
  40783c:	ldrb	w0, [x0]
  407840:	cmp	w0, #0x2f
  407844:	b.ne	407850 <__fxstatat@plt+0x5610>  // b.any
  407848:	mov	x0, #0x1                   	// #1
  40784c:	b	40785c <__fxstatat@plt+0x561c>
  407850:	mov	x0, #0x0                   	// #0
  407854:	b	40785c <__fxstatat@plt+0x561c>
  407858:	mov	x0, #0x0                   	// #0
  40785c:	ldr	x1, [sp, #32]
  407860:	add	x0, x1, x0
  407864:	str	x0, [sp, #32]
  407868:	ldr	x0, [sp, #24]
  40786c:	bl	407978 <__fxstatat@plt+0x5738>
  407870:	mov	x1, x0
  407874:	ldr	x0, [sp, #24]
  407878:	sub	x0, x1, x0
  40787c:	str	x0, [sp, #40]
  407880:	b	4078ac <__fxstatat@plt+0x566c>
  407884:	ldr	x0, [sp, #40]
  407888:	sub	x0, x0, #0x1
  40788c:	ldr	x1, [sp, #24]
  407890:	add	x0, x1, x0
  407894:	ldrb	w0, [x0]
  407898:	cmp	w0, #0x2f
  40789c:	b.ne	4078c0 <__fxstatat@plt+0x5680>  // b.any
  4078a0:	ldr	x0, [sp, #40]
  4078a4:	sub	x0, x0, #0x1
  4078a8:	str	x0, [sp, #40]
  4078ac:	ldr	x1, [sp, #32]
  4078b0:	ldr	x0, [sp, #40]
  4078b4:	cmp	x1, x0
  4078b8:	b.cc	407884 <__fxstatat@plt+0x5644>  // b.lo, b.ul, b.last
  4078bc:	b	4078c4 <__fxstatat@plt+0x5684>
  4078c0:	nop
  4078c4:	ldr	x0, [sp, #40]
  4078c8:	ldp	x29, x30, [sp], #48
  4078cc:	ret
  4078d0:	stp	x29, x30, [sp, #-64]!
  4078d4:	mov	x29, sp
  4078d8:	str	x0, [sp, #24]
  4078dc:	ldr	x0, [sp, #24]
  4078e0:	bl	40781c <__fxstatat@plt+0x55dc>
  4078e4:	str	x0, [sp, #56]
  4078e8:	ldr	x0, [sp, #56]
  4078ec:	cmp	x0, #0x0
  4078f0:	cset	w0, eq  // eq = none
  4078f4:	strb	w0, [sp, #55]
  4078f8:	ldrb	w1, [sp, #55]
  4078fc:	ldr	x0, [sp, #56]
  407900:	add	x0, x1, x0
  407904:	add	x0, x0, #0x1
  407908:	bl	401e60 <malloc@plt>
  40790c:	str	x0, [sp, #40]
  407910:	ldr	x0, [sp, #40]
  407914:	cmp	x0, #0x0
  407918:	b.ne	407924 <__fxstatat@plt+0x56e4>  // b.any
  40791c:	mov	x0, #0x0                   	// #0
  407920:	b	407970 <__fxstatat@plt+0x5730>
  407924:	ldr	x2, [sp, #56]
  407928:	ldr	x1, [sp, #24]
  40792c:	ldr	x0, [sp, #40]
  407930:	bl	401cd0 <memcpy@plt>
  407934:	ldrb	w0, [sp, #55]
  407938:	cmp	w0, #0x0
  40793c:	b.eq	40795c <__fxstatat@plt+0x571c>  // b.none
  407940:	ldr	x0, [sp, #56]
  407944:	add	x1, x0, #0x1
  407948:	str	x1, [sp, #56]
  40794c:	ldr	x1, [sp, #40]
  407950:	add	x0, x1, x0
  407954:	mov	w1, #0x2e                  	// #46
  407958:	strb	w1, [x0]
  40795c:	ldr	x1, [sp, #40]
  407960:	ldr	x0, [sp, #56]
  407964:	add	x0, x1, x0
  407968:	strb	wzr, [x0]
  40796c:	ldr	x0, [sp, #40]
  407970:	ldp	x29, x30, [sp], #64
  407974:	ret
  407978:	sub	sp, sp, #0x30
  40797c:	str	x0, [sp, #8]
  407980:	ldr	x0, [sp, #8]
  407984:	str	x0, [sp, #40]
  407988:	strb	wzr, [sp, #31]
  40798c:	b	40799c <__fxstatat@plt+0x575c>
  407990:	ldr	x0, [sp, #40]
  407994:	add	x0, x0, #0x1
  407998:	str	x0, [sp, #40]
  40799c:	ldr	x0, [sp, #40]
  4079a0:	ldrb	w0, [x0]
  4079a4:	cmp	w0, #0x2f
  4079a8:	b.eq	407990 <__fxstatat@plt+0x5750>  // b.none
  4079ac:	ldr	x0, [sp, #40]
  4079b0:	str	x0, [sp, #32]
  4079b4:	b	4079f8 <__fxstatat@plt+0x57b8>
  4079b8:	ldr	x0, [sp, #32]
  4079bc:	ldrb	w0, [x0]
  4079c0:	cmp	w0, #0x2f
  4079c4:	b.ne	4079d4 <__fxstatat@plt+0x5794>  // b.any
  4079c8:	mov	w0, #0x1                   	// #1
  4079cc:	strb	w0, [sp, #31]
  4079d0:	b	4079ec <__fxstatat@plt+0x57ac>
  4079d4:	ldrb	w0, [sp, #31]
  4079d8:	cmp	w0, #0x0
  4079dc:	b.eq	4079ec <__fxstatat@plt+0x57ac>  // b.none
  4079e0:	ldr	x0, [sp, #32]
  4079e4:	str	x0, [sp, #40]
  4079e8:	strb	wzr, [sp, #31]
  4079ec:	ldr	x0, [sp, #32]
  4079f0:	add	x0, x0, #0x1
  4079f4:	str	x0, [sp, #32]
  4079f8:	ldr	x0, [sp, #32]
  4079fc:	ldrb	w0, [x0]
  407a00:	cmp	w0, #0x0
  407a04:	b.ne	4079b8 <__fxstatat@plt+0x5778>  // b.any
  407a08:	ldr	x0, [sp, #40]
  407a0c:	add	sp, sp, #0x30
  407a10:	ret
  407a14:	stp	x29, x30, [sp, #-48]!
  407a18:	mov	x29, sp
  407a1c:	str	x0, [sp, #24]
  407a20:	str	xzr, [sp, #32]
  407a24:	ldr	x0, [sp, #24]
  407a28:	bl	401d10 <strlen@plt>
  407a2c:	str	x0, [sp, #40]
  407a30:	b	407a40 <__fxstatat@plt+0x5800>
  407a34:	ldr	x0, [sp, #40]
  407a38:	sub	x0, x0, #0x1
  407a3c:	str	x0, [sp, #40]
  407a40:	ldr	x0, [sp, #40]
  407a44:	cmp	x0, #0x1
  407a48:	b.ls	407a68 <__fxstatat@plt+0x5828>  // b.plast
  407a4c:	ldr	x0, [sp, #40]
  407a50:	sub	x0, x0, #0x1
  407a54:	ldr	x1, [sp, #24]
  407a58:	add	x0, x1, x0
  407a5c:	ldrb	w0, [x0]
  407a60:	cmp	w0, #0x2f
  407a64:	b.eq	407a34 <__fxstatat@plt+0x57f4>  // b.none
  407a68:	ldr	x0, [sp, #40]
  407a6c:	ldp	x29, x30, [sp], #48
  407a70:	ret
  407a74:	stp	x29, x30, [sp, #-64]!
  407a78:	mov	x29, sp
  407a7c:	str	x0, [sp, #40]
  407a80:	str	x1, [sp, #32]
  407a84:	str	x2, [sp, #24]
  407a88:	ldr	x0, [sp, #40]
  407a8c:	cmp	x0, #0x0
  407a90:	b.eq	407b10 <__fxstatat@plt+0x58d0>  // b.none
  407a94:	mov	x0, #0x18                  	// #24
  407a98:	bl	40df04 <__fxstatat@plt+0xbcc4>
  407a9c:	str	x0, [sp, #56]
  407aa0:	ldr	x0, [sp, #32]
  407aa4:	bl	40e0b8 <__fxstatat@plt+0xbe78>
  407aa8:	mov	x1, x0
  407aac:	ldr	x0, [sp, #56]
  407ab0:	str	x1, [x0]
  407ab4:	ldr	x0, [sp, #24]
  407ab8:	ldr	x1, [x0, #8]
  407abc:	ldr	x0, [sp, #56]
  407ac0:	str	x1, [x0, #8]
  407ac4:	ldr	x0, [sp, #24]
  407ac8:	ldr	x1, [x0]
  407acc:	ldr	x0, [sp, #56]
  407ad0:	str	x1, [x0, #16]
  407ad4:	ldr	x1, [sp, #56]
  407ad8:	ldr	x0, [sp, #40]
  407adc:	bl	409260 <__fxstatat@plt+0x7020>
  407ae0:	str	x0, [sp, #48]
  407ae4:	ldr	x0, [sp, #48]
  407ae8:	cmp	x0, #0x0
  407aec:	b.ne	407af4 <__fxstatat@plt+0x58b4>  // b.any
  407af0:	bl	40e0e4 <__fxstatat@plt+0xbea4>
  407af4:	ldr	x1, [sp, #48]
  407af8:	ldr	x0, [sp, #56]
  407afc:	cmp	x1, x0
  407b00:	b.eq	407b14 <__fxstatat@plt+0x58d4>  // b.none
  407b04:	ldr	x0, [sp, #56]
  407b08:	bl	409624 <__fxstatat@plt+0x73e4>
  407b0c:	b	407b14 <__fxstatat@plt+0x58d4>
  407b10:	nop
  407b14:	ldp	x29, x30, [sp], #64
  407b18:	ret
  407b1c:	stp	x29, x30, [sp, #-80]!
  407b20:	mov	x29, sp
  407b24:	str	x0, [sp, #40]
  407b28:	str	x1, [sp, #32]
  407b2c:	str	x2, [sp, #24]
  407b30:	ldr	x0, [sp, #40]
  407b34:	cmp	x0, #0x0
  407b38:	b.ne	407b44 <__fxstatat@plt+0x5904>  // b.any
  407b3c:	mov	w0, #0x0                   	// #0
  407b40:	b	407b80 <__fxstatat@plt+0x5940>
  407b44:	ldr	x0, [sp, #32]
  407b48:	str	x0, [sp, #56]
  407b4c:	ldr	x0, [sp, #24]
  407b50:	ldr	x0, [x0, #8]
  407b54:	str	x0, [sp, #64]
  407b58:	ldr	x0, [sp, #24]
  407b5c:	ldr	x0, [x0]
  407b60:	str	x0, [sp, #72]
  407b64:	add	x0, sp, #0x38
  407b68:	mov	x1, x0
  407b6c:	ldr	x0, [sp, #40]
  407b70:	bl	407e6c <__fxstatat@plt+0x5c2c>
  407b74:	cmp	x0, #0x0
  407b78:	cset	w0, ne  // ne = any
  407b7c:	and	w0, w0, #0xff
  407b80:	ldp	x29, x30, [sp], #80
  407b84:	ret
  407b88:	sub	sp, sp, #0x10
  407b8c:	str	x0, [sp, #8]
  407b90:	ldr	x0, [sp, #8]
  407b94:	ldr	x0, [x0, #16]
  407b98:	add	sp, sp, #0x10
  407b9c:	ret
  407ba0:	sub	sp, sp, #0x10
  407ba4:	str	x0, [sp, #8]
  407ba8:	ldr	x0, [sp, #8]
  407bac:	ldr	x0, [x0, #24]
  407bb0:	add	sp, sp, #0x10
  407bb4:	ret
  407bb8:	sub	sp, sp, #0x10
  407bbc:	str	x0, [sp, #8]
  407bc0:	ldr	x0, [sp, #8]
  407bc4:	ldr	x0, [x0, #32]
  407bc8:	add	sp, sp, #0x10
  407bcc:	ret
  407bd0:	sub	sp, sp, #0x30
  407bd4:	str	x0, [sp, #8]
  407bd8:	str	xzr, [sp, #32]
  407bdc:	ldr	x0, [sp, #8]
  407be0:	ldr	x0, [x0]
  407be4:	str	x0, [sp, #40]
  407be8:	b	407c58 <__fxstatat@plt+0x5a18>
  407bec:	ldr	x0, [sp, #40]
  407bf0:	ldr	x0, [x0]
  407bf4:	cmp	x0, #0x0
  407bf8:	b.eq	407c4c <__fxstatat@plt+0x5a0c>  // b.none
  407bfc:	ldr	x0, [sp, #40]
  407c00:	str	x0, [sp, #24]
  407c04:	mov	x0, #0x1                   	// #1
  407c08:	str	x0, [sp, #16]
  407c0c:	b	407c1c <__fxstatat@plt+0x59dc>
  407c10:	ldr	x0, [sp, #16]
  407c14:	add	x0, x0, #0x1
  407c18:	str	x0, [sp, #16]
  407c1c:	ldr	x0, [sp, #24]
  407c20:	ldr	x0, [x0, #8]
  407c24:	str	x0, [sp, #24]
  407c28:	ldr	x0, [sp, #24]
  407c2c:	cmp	x0, #0x0
  407c30:	b.ne	407c10 <__fxstatat@plt+0x59d0>  // b.any
  407c34:	ldr	x1, [sp, #16]
  407c38:	ldr	x0, [sp, #32]
  407c3c:	cmp	x1, x0
  407c40:	b.ls	407c4c <__fxstatat@plt+0x5a0c>  // b.plast
  407c44:	ldr	x0, [sp, #16]
  407c48:	str	x0, [sp, #32]
  407c4c:	ldr	x0, [sp, #40]
  407c50:	add	x0, x0, #0x10
  407c54:	str	x0, [sp, #40]
  407c58:	ldr	x0, [sp, #8]
  407c5c:	ldr	x0, [x0, #8]
  407c60:	ldr	x1, [sp, #40]
  407c64:	cmp	x1, x0
  407c68:	b.cc	407bec <__fxstatat@plt+0x59ac>  // b.lo, b.ul, b.last
  407c6c:	ldr	x0, [sp, #32]
  407c70:	add	sp, sp, #0x30
  407c74:	ret
  407c78:	sub	sp, sp, #0x30
  407c7c:	str	x0, [sp, #8]
  407c80:	str	xzr, [sp, #32]
  407c84:	str	xzr, [sp, #24]
  407c88:	ldr	x0, [sp, #8]
  407c8c:	ldr	x0, [x0]
  407c90:	str	x0, [sp, #40]
  407c94:	b	407cfc <__fxstatat@plt+0x5abc>
  407c98:	ldr	x0, [sp, #40]
  407c9c:	ldr	x0, [x0]
  407ca0:	cmp	x0, #0x0
  407ca4:	b.eq	407cf0 <__fxstatat@plt+0x5ab0>  // b.none
  407ca8:	ldr	x0, [sp, #40]
  407cac:	str	x0, [sp, #16]
  407cb0:	ldr	x0, [sp, #32]
  407cb4:	add	x0, x0, #0x1
  407cb8:	str	x0, [sp, #32]
  407cbc:	ldr	x0, [sp, #24]
  407cc0:	add	x0, x0, #0x1
  407cc4:	str	x0, [sp, #24]
  407cc8:	b	407cd8 <__fxstatat@plt+0x5a98>
  407ccc:	ldr	x0, [sp, #24]
  407cd0:	add	x0, x0, #0x1
  407cd4:	str	x0, [sp, #24]
  407cd8:	ldr	x0, [sp, #16]
  407cdc:	ldr	x0, [x0, #8]
  407ce0:	str	x0, [sp, #16]
  407ce4:	ldr	x0, [sp, #16]
  407ce8:	cmp	x0, #0x0
  407cec:	b.ne	407ccc <__fxstatat@plt+0x5a8c>  // b.any
  407cf0:	ldr	x0, [sp, #40]
  407cf4:	add	x0, x0, #0x10
  407cf8:	str	x0, [sp, #40]
  407cfc:	ldr	x0, [sp, #8]
  407d00:	ldr	x0, [x0, #8]
  407d04:	ldr	x1, [sp, #40]
  407d08:	cmp	x1, x0
  407d0c:	b.cc	407c98 <__fxstatat@plt+0x5a58>  // b.lo, b.ul, b.last
  407d10:	ldr	x0, [sp, #8]
  407d14:	ldr	x0, [x0, #24]
  407d18:	ldr	x1, [sp, #32]
  407d1c:	cmp	x1, x0
  407d20:	b.ne	407d40 <__fxstatat@plt+0x5b00>  // b.any
  407d24:	ldr	x0, [sp, #8]
  407d28:	ldr	x0, [x0, #32]
  407d2c:	ldr	x1, [sp, #24]
  407d30:	cmp	x1, x0
  407d34:	b.ne	407d40 <__fxstatat@plt+0x5b00>  // b.any
  407d38:	mov	w0, #0x1                   	// #1
  407d3c:	b	407d44 <__fxstatat@plt+0x5b04>
  407d40:	mov	w0, #0x0                   	// #0
  407d44:	add	sp, sp, #0x30
  407d48:	ret
  407d4c:	stp	x29, x30, [sp, #-64]!
  407d50:	mov	x29, sp
  407d54:	str	x0, [sp, #24]
  407d58:	str	x1, [sp, #16]
  407d5c:	ldr	x0, [sp, #24]
  407d60:	bl	407bb8 <__fxstatat@plt+0x5978>
  407d64:	str	x0, [sp, #56]
  407d68:	ldr	x0, [sp, #24]
  407d6c:	bl	407b88 <__fxstatat@plt+0x5948>
  407d70:	str	x0, [sp, #48]
  407d74:	ldr	x0, [sp, #24]
  407d78:	bl	407ba0 <__fxstatat@plt+0x5960>
  407d7c:	str	x0, [sp, #40]
  407d80:	ldr	x0, [sp, #24]
  407d84:	bl	407bd0 <__fxstatat@plt+0x5990>
  407d88:	str	x0, [sp, #32]
  407d8c:	ldr	x2, [sp, #56]
  407d90:	adrp	x0, 415000 <__fxstatat@plt+0x12dc0>
  407d94:	add	x1, x0, #0xe90
  407d98:	ldr	x0, [sp, #16]
  407d9c:	bl	402220 <fprintf@plt>
  407da0:	ldr	x2, [sp, #48]
  407da4:	adrp	x0, 415000 <__fxstatat@plt+0x12dc0>
  407da8:	add	x1, x0, #0xea8
  407dac:	ldr	x0, [sp, #16]
  407db0:	bl	402220 <fprintf@plt>
  407db4:	ldr	d0, [sp, #40]
  407db8:	ucvtf	d0, d0
  407dbc:	mov	x0, #0x4059000000000000    	// #4636737291354636288
  407dc0:	fmov	d1, x0
  407dc4:	fmul	d1, d0, d1
  407dc8:	ldr	d0, [sp, #48]
  407dcc:	ucvtf	d0, d0
  407dd0:	fdiv	d0, d1, d0
  407dd4:	ldr	x2, [sp, #40]
  407dd8:	adrp	x0, 415000 <__fxstatat@plt+0x12dc0>
  407ddc:	add	x1, x0, #0xec0
  407de0:	ldr	x0, [sp, #16]
  407de4:	bl	402220 <fprintf@plt>
  407de8:	ldr	x2, [sp, #32]
  407dec:	adrp	x0, 415000 <__fxstatat@plt+0x12dc0>
  407df0:	add	x1, x0, #0xee8
  407df4:	ldr	x0, [sp, #16]
  407df8:	bl	402220 <fprintf@plt>
  407dfc:	nop
  407e00:	ldp	x29, x30, [sp], #64
  407e04:	ret
  407e08:	stp	x29, x30, [sp, #-48]!
  407e0c:	mov	x29, sp
  407e10:	str	x0, [sp, #24]
  407e14:	str	x1, [sp, #16]
  407e18:	ldr	x0, [sp, #24]
  407e1c:	ldr	x2, [x0, #48]
  407e20:	ldr	x0, [sp, #24]
  407e24:	ldr	x0, [x0, #16]
  407e28:	mov	x1, x0
  407e2c:	ldr	x0, [sp, #16]
  407e30:	blr	x2
  407e34:	str	x0, [sp, #40]
  407e38:	ldr	x0, [sp, #24]
  407e3c:	ldr	x0, [x0, #16]
  407e40:	ldr	x1, [sp, #40]
  407e44:	cmp	x1, x0
  407e48:	b.cc	407e50 <__fxstatat@plt+0x5c10>  // b.lo, b.ul, b.last
  407e4c:	bl	401f90 <abort@plt>
  407e50:	ldr	x0, [sp, #24]
  407e54:	ldr	x1, [x0]
  407e58:	ldr	x0, [sp, #40]
  407e5c:	lsl	x0, x0, #4
  407e60:	add	x0, x1, x0
  407e64:	ldp	x29, x30, [sp], #48
  407e68:	ret
  407e6c:	stp	x29, x30, [sp, #-48]!
  407e70:	mov	x29, sp
  407e74:	str	x0, [sp, #24]
  407e78:	str	x1, [sp, #16]
  407e7c:	ldr	x1, [sp, #16]
  407e80:	ldr	x0, [sp, #24]
  407e84:	bl	407e08 <__fxstatat@plt+0x5bc8>
  407e88:	str	x0, [sp, #32]
  407e8c:	ldr	x0, [sp, #32]
  407e90:	ldr	x0, [x0]
  407e94:	cmp	x0, #0x0
  407e98:	b.ne	407ea4 <__fxstatat@plt+0x5c64>  // b.any
  407e9c:	mov	x0, #0x0                   	// #0
  407ea0:	b	407f14 <__fxstatat@plt+0x5cd4>
  407ea4:	ldr	x0, [sp, #32]
  407ea8:	str	x0, [sp, #40]
  407eac:	b	407f04 <__fxstatat@plt+0x5cc4>
  407eb0:	ldr	x0, [sp, #40]
  407eb4:	ldr	x0, [x0]
  407eb8:	ldr	x1, [sp, #16]
  407ebc:	cmp	x1, x0
  407ec0:	b.eq	407eec <__fxstatat@plt+0x5cac>  // b.none
  407ec4:	ldr	x0, [sp, #24]
  407ec8:	ldr	x2, [x0, #56]
  407ecc:	ldr	x0, [sp, #40]
  407ed0:	ldr	x0, [x0]
  407ed4:	mov	x1, x0
  407ed8:	ldr	x0, [sp, #16]
  407edc:	blr	x2
  407ee0:	and	w0, w0, #0xff
  407ee4:	cmp	w0, #0x0
  407ee8:	b.eq	407ef8 <__fxstatat@plt+0x5cb8>  // b.none
  407eec:	ldr	x0, [sp, #40]
  407ef0:	ldr	x0, [x0]
  407ef4:	b	407f14 <__fxstatat@plt+0x5cd4>
  407ef8:	ldr	x0, [sp, #40]
  407efc:	ldr	x0, [x0, #8]
  407f00:	str	x0, [sp, #40]
  407f04:	ldr	x0, [sp, #40]
  407f08:	cmp	x0, #0x0
  407f0c:	b.ne	407eb0 <__fxstatat@plt+0x5c70>  // b.any
  407f10:	mov	x0, #0x0                   	// #0
  407f14:	ldp	x29, x30, [sp], #48
  407f18:	ret
  407f1c:	stp	x29, x30, [sp, #-48]!
  407f20:	mov	x29, sp
  407f24:	str	x0, [sp, #24]
  407f28:	ldr	x0, [sp, #24]
  407f2c:	ldr	x0, [x0, #32]
  407f30:	cmp	x0, #0x0
  407f34:	b.ne	407f40 <__fxstatat@plt+0x5d00>  // b.any
  407f38:	mov	x0, #0x0                   	// #0
  407f3c:	b	407f90 <__fxstatat@plt+0x5d50>
  407f40:	ldr	x0, [sp, #24]
  407f44:	ldr	x0, [x0]
  407f48:	str	x0, [sp, #40]
  407f4c:	ldr	x0, [sp, #24]
  407f50:	ldr	x0, [x0, #8]
  407f54:	ldr	x1, [sp, #40]
  407f58:	cmp	x1, x0
  407f5c:	b.cc	407f64 <__fxstatat@plt+0x5d24>  // b.lo, b.ul, b.last
  407f60:	bl	401f90 <abort@plt>
  407f64:	ldr	x0, [sp, #40]
  407f68:	ldr	x0, [x0]
  407f6c:	cmp	x0, #0x0
  407f70:	b.eq	407f80 <__fxstatat@plt+0x5d40>  // b.none
  407f74:	ldr	x0, [sp, #40]
  407f78:	ldr	x0, [x0]
  407f7c:	b	407f90 <__fxstatat@plt+0x5d50>
  407f80:	ldr	x0, [sp, #40]
  407f84:	add	x0, x0, #0x10
  407f88:	str	x0, [sp, #40]
  407f8c:	b	407f4c <__fxstatat@plt+0x5d0c>
  407f90:	ldp	x29, x30, [sp], #48
  407f94:	ret
  407f98:	stp	x29, x30, [sp, #-48]!
  407f9c:	mov	x29, sp
  407fa0:	str	x0, [sp, #24]
  407fa4:	str	x1, [sp, #16]
  407fa8:	ldr	x1, [sp, #16]
  407fac:	ldr	x0, [sp, #24]
  407fb0:	bl	407e08 <__fxstatat@plt+0x5bc8>
  407fb4:	str	x0, [sp, #40]
  407fb8:	ldr	x0, [sp, #40]
  407fbc:	str	x0, [sp, #32]
  407fc0:	ldr	x0, [sp, #32]
  407fc4:	ldr	x0, [x0]
  407fc8:	ldr	x1, [sp, #16]
  407fcc:	cmp	x1, x0
  407fd0:	b.ne	407ff4 <__fxstatat@plt+0x5db4>  // b.any
  407fd4:	ldr	x0, [sp, #32]
  407fd8:	ldr	x0, [x0, #8]
  407fdc:	cmp	x0, #0x0
  407fe0:	b.eq	407ff4 <__fxstatat@plt+0x5db4>  // b.none
  407fe4:	ldr	x0, [sp, #32]
  407fe8:	ldr	x0, [x0, #8]
  407fec:	ldr	x0, [x0]
  407ff0:	b	408050 <__fxstatat@plt+0x5e10>
  407ff4:	ldr	x0, [sp, #32]
  407ff8:	ldr	x0, [x0, #8]
  407ffc:	str	x0, [sp, #32]
  408000:	ldr	x0, [sp, #32]
  408004:	cmp	x0, #0x0
  408008:	b.ne	407fc0 <__fxstatat@plt+0x5d80>  // b.any
  40800c:	b	40802c <__fxstatat@plt+0x5dec>
  408010:	ldr	x0, [sp, #40]
  408014:	ldr	x0, [x0]
  408018:	cmp	x0, #0x0
  40801c:	b.eq	40802c <__fxstatat@plt+0x5dec>  // b.none
  408020:	ldr	x0, [sp, #40]
  408024:	ldr	x0, [x0]
  408028:	b	408050 <__fxstatat@plt+0x5e10>
  40802c:	ldr	x0, [sp, #40]
  408030:	add	x0, x0, #0x10
  408034:	str	x0, [sp, #40]
  408038:	ldr	x0, [sp, #24]
  40803c:	ldr	x0, [x0, #8]
  408040:	ldr	x1, [sp, #40]
  408044:	cmp	x1, x0
  408048:	b.cc	408010 <__fxstatat@plt+0x5dd0>  // b.lo, b.ul, b.last
  40804c:	mov	x0, #0x0                   	// #0
  408050:	ldp	x29, x30, [sp], #48
  408054:	ret
  408058:	sub	sp, sp, #0x40
  40805c:	str	x0, [sp, #24]
  408060:	str	x1, [sp, #16]
  408064:	str	x2, [sp, #8]
  408068:	str	xzr, [sp, #56]
  40806c:	ldr	x0, [sp, #24]
  408070:	ldr	x0, [x0]
  408074:	str	x0, [sp, #48]
  408078:	b	4080f8 <__fxstatat@plt+0x5eb8>
  40807c:	ldr	x0, [sp, #48]
  408080:	ldr	x0, [x0]
  408084:	cmp	x0, #0x0
  408088:	b.eq	4080ec <__fxstatat@plt+0x5eac>  // b.none
  40808c:	ldr	x0, [sp, #48]
  408090:	str	x0, [sp, #40]
  408094:	b	4080e0 <__fxstatat@plt+0x5ea0>
  408098:	ldr	x1, [sp, #56]
  40809c:	ldr	x0, [sp, #8]
  4080a0:	cmp	x1, x0
  4080a4:	b.cc	4080b0 <__fxstatat@plt+0x5e70>  // b.lo, b.ul, b.last
  4080a8:	ldr	x0, [sp, #56]
  4080ac:	b	408110 <__fxstatat@plt+0x5ed0>
  4080b0:	ldr	x0, [sp, #56]
  4080b4:	add	x1, x0, #0x1
  4080b8:	str	x1, [sp, #56]
  4080bc:	lsl	x0, x0, #3
  4080c0:	ldr	x1, [sp, #16]
  4080c4:	add	x0, x1, x0
  4080c8:	ldr	x1, [sp, #40]
  4080cc:	ldr	x1, [x1]
  4080d0:	str	x1, [x0]
  4080d4:	ldr	x0, [sp, #40]
  4080d8:	ldr	x0, [x0, #8]
  4080dc:	str	x0, [sp, #40]
  4080e0:	ldr	x0, [sp, #40]
  4080e4:	cmp	x0, #0x0
  4080e8:	b.ne	408098 <__fxstatat@plt+0x5e58>  // b.any
  4080ec:	ldr	x0, [sp, #48]
  4080f0:	add	x0, x0, #0x10
  4080f4:	str	x0, [sp, #48]
  4080f8:	ldr	x0, [sp, #24]
  4080fc:	ldr	x0, [x0, #8]
  408100:	ldr	x1, [sp, #48]
  408104:	cmp	x1, x0
  408108:	b.cc	40807c <__fxstatat@plt+0x5e3c>  // b.lo, b.ul, b.last
  40810c:	ldr	x0, [sp, #56]
  408110:	add	sp, sp, #0x40
  408114:	ret
  408118:	stp	x29, x30, [sp, #-80]!
  40811c:	mov	x29, sp
  408120:	str	x0, [sp, #40]
  408124:	str	x1, [sp, #32]
  408128:	str	x2, [sp, #24]
  40812c:	str	xzr, [sp, #72]
  408130:	ldr	x0, [sp, #40]
  408134:	ldr	x0, [x0]
  408138:	str	x0, [sp, #64]
  40813c:	b	4081bc <__fxstatat@plt+0x5f7c>
  408140:	ldr	x0, [sp, #64]
  408144:	ldr	x0, [x0]
  408148:	cmp	x0, #0x0
  40814c:	b.eq	4081b0 <__fxstatat@plt+0x5f70>  // b.none
  408150:	ldr	x0, [sp, #64]
  408154:	str	x0, [sp, #56]
  408158:	b	4081a4 <__fxstatat@plt+0x5f64>
  40815c:	ldr	x0, [sp, #56]
  408160:	ldr	x0, [x0]
  408164:	ldr	x2, [sp, #32]
  408168:	ldr	x1, [sp, #24]
  40816c:	blr	x2
  408170:	and	w0, w0, #0xff
  408174:	eor	w0, w0, #0x1
  408178:	and	w0, w0, #0xff
  40817c:	cmp	w0, #0x0
  408180:	b.eq	40818c <__fxstatat@plt+0x5f4c>  // b.none
  408184:	ldr	x0, [sp, #72]
  408188:	b	4081d4 <__fxstatat@plt+0x5f94>
  40818c:	ldr	x0, [sp, #72]
  408190:	add	x0, x0, #0x1
  408194:	str	x0, [sp, #72]
  408198:	ldr	x0, [sp, #56]
  40819c:	ldr	x0, [x0, #8]
  4081a0:	str	x0, [sp, #56]
  4081a4:	ldr	x0, [sp, #56]
  4081a8:	cmp	x0, #0x0
  4081ac:	b.ne	40815c <__fxstatat@plt+0x5f1c>  // b.any
  4081b0:	ldr	x0, [sp, #64]
  4081b4:	add	x0, x0, #0x10
  4081b8:	str	x0, [sp, #64]
  4081bc:	ldr	x0, [sp, #40]
  4081c0:	ldr	x0, [x0, #8]
  4081c4:	ldr	x1, [sp, #64]
  4081c8:	cmp	x1, x0
  4081cc:	b.cc	408140 <__fxstatat@plt+0x5f00>  // b.lo, b.ul, b.last
  4081d0:	ldr	x0, [sp, #72]
  4081d4:	ldp	x29, x30, [sp], #80
  4081d8:	ret
  4081dc:	sub	sp, sp, #0x20
  4081e0:	str	x0, [sp, #8]
  4081e4:	str	x1, [sp]
  4081e8:	str	xzr, [sp, #24]
  4081ec:	b	40822c <__fxstatat@plt+0x5fec>
  4081f0:	ldr	x1, [sp, #24]
  4081f4:	mov	x0, x1
  4081f8:	lsl	x0, x0, #5
  4081fc:	sub	x1, x0, x1
  408200:	ldrb	w0, [sp, #23]
  408204:	add	x0, x1, x0
  408208:	ldr	x1, [sp]
  40820c:	udiv	x2, x0, x1
  408210:	ldr	x1, [sp]
  408214:	mul	x1, x2, x1
  408218:	sub	x0, x0, x1
  40821c:	str	x0, [sp, #24]
  408220:	ldr	x0, [sp, #8]
  408224:	add	x0, x0, #0x1
  408228:	str	x0, [sp, #8]
  40822c:	ldr	x0, [sp, #8]
  408230:	ldrb	w0, [x0]
  408234:	strb	w0, [sp, #23]
  408238:	ldrb	w0, [sp, #23]
  40823c:	cmp	w0, #0x0
  408240:	b.ne	4081f0 <__fxstatat@plt+0x5fb0>  // b.any
  408244:	ldr	x0, [sp, #24]
  408248:	add	sp, sp, #0x20
  40824c:	ret
  408250:	sub	sp, sp, #0x20
  408254:	str	x0, [sp, #8]
  408258:	mov	x0, #0x3                   	// #3
  40825c:	str	x0, [sp, #24]
  408260:	ldr	x0, [sp, #24]
  408264:	mul	x0, x0, x0
  408268:	str	x0, [sp, #16]
  40826c:	b	40829c <__fxstatat@plt+0x605c>
  408270:	ldr	x0, [sp, #24]
  408274:	add	x0, x0, #0x1
  408278:	str	x0, [sp, #24]
  40827c:	ldr	x0, [sp, #24]
  408280:	lsl	x0, x0, #2
  408284:	ldr	x1, [sp, #16]
  408288:	add	x0, x1, x0
  40828c:	str	x0, [sp, #16]
  408290:	ldr	x0, [sp, #24]
  408294:	add	x0, x0, #0x1
  408298:	str	x0, [sp, #24]
  40829c:	ldr	x1, [sp, #16]
  4082a0:	ldr	x0, [sp, #8]
  4082a4:	cmp	x1, x0
  4082a8:	b.cs	4082cc <__fxstatat@plt+0x608c>  // b.hs, b.nlast
  4082ac:	ldr	x0, [sp, #8]
  4082b0:	ldr	x1, [sp, #24]
  4082b4:	udiv	x2, x0, x1
  4082b8:	ldr	x1, [sp, #24]
  4082bc:	mul	x1, x2, x1
  4082c0:	sub	x0, x0, x1
  4082c4:	cmp	x0, #0x0
  4082c8:	b.ne	408270 <__fxstatat@plt+0x6030>  // b.any
  4082cc:	ldr	x0, [sp, #8]
  4082d0:	ldr	x1, [sp, #24]
  4082d4:	udiv	x2, x0, x1
  4082d8:	ldr	x1, [sp, #24]
  4082dc:	mul	x1, x2, x1
  4082e0:	sub	x0, x0, x1
  4082e4:	cmp	x0, #0x0
  4082e8:	cset	w0, ne  // ne = any
  4082ec:	and	w0, w0, #0xff
  4082f0:	add	sp, sp, #0x20
  4082f4:	ret
  4082f8:	stp	x29, x30, [sp, #-32]!
  4082fc:	mov	x29, sp
  408300:	str	x0, [sp, #24]
  408304:	ldr	x0, [sp, #24]
  408308:	cmp	x0, #0x9
  40830c:	b.hi	408318 <__fxstatat@plt+0x60d8>  // b.pmore
  408310:	mov	x0, #0xa                   	// #10
  408314:	str	x0, [sp, #24]
  408318:	ldr	x0, [sp, #24]
  40831c:	orr	x0, x0, #0x1
  408320:	str	x0, [sp, #24]
  408324:	b	408334 <__fxstatat@plt+0x60f4>
  408328:	ldr	x0, [sp, #24]
  40832c:	add	x0, x0, #0x2
  408330:	str	x0, [sp, #24]
  408334:	ldr	x0, [sp, #24]
  408338:	cmn	x0, #0x1
  40833c:	b.eq	40835c <__fxstatat@plt+0x611c>  // b.none
  408340:	ldr	x0, [sp, #24]
  408344:	bl	408250 <__fxstatat@plt+0x6010>
  408348:	and	w0, w0, #0xff
  40834c:	eor	w0, w0, #0x1
  408350:	and	w0, w0, #0xff
  408354:	cmp	w0, #0x0
  408358:	b.ne	408328 <__fxstatat@plt+0x60e8>  // b.any
  40835c:	ldr	x0, [sp, #24]
  408360:	ldp	x29, x30, [sp], #32
  408364:	ret
  408368:	sub	sp, sp, #0x10
  40836c:	str	x0, [sp, #8]
  408370:	ldr	x1, [sp, #8]
  408374:	adrp	x0, 415000 <__fxstatat@plt+0x12dc0>
  408378:	add	x0, x0, #0xe78
  40837c:	mov	x2, x1
  408380:	mov	x3, x0
  408384:	ldp	x0, x1, [x3]
  408388:	stp	x0, x1, [x2]
  40838c:	ldr	w0, [x3, #16]
  408390:	str	w0, [x2, #16]
  408394:	nop
  408398:	add	sp, sp, #0x10
  40839c:	ret
  4083a0:	stp	x29, x30, [sp, #-48]!
  4083a4:	mov	x29, sp
  4083a8:	str	x0, [sp, #24]
  4083ac:	str	x1, [sp, #16]
  4083b0:	ldr	x0, [sp, #24]
  4083b4:	mov	w1, #0x3                   	// #3
  4083b8:	bl	4102e4 <__fxstatat@plt+0xe0a4>
  4083bc:	str	x0, [sp, #40]
  4083c0:	ldr	x0, [sp, #40]
  4083c4:	ldr	x1, [sp, #16]
  4083c8:	udiv	x2, x0, x1
  4083cc:	ldr	x1, [sp, #16]
  4083d0:	mul	x1, x2, x1
  4083d4:	sub	x0, x0, x1
  4083d8:	ldp	x29, x30, [sp], #48
  4083dc:	ret
  4083e0:	sub	sp, sp, #0x10
  4083e4:	str	x0, [sp, #8]
  4083e8:	str	x1, [sp]
  4083ec:	ldr	x1, [sp, #8]
  4083f0:	ldr	x0, [sp]
  4083f4:	cmp	x1, x0
  4083f8:	cset	w0, eq  // eq = none
  4083fc:	and	w0, w0, #0xff
  408400:	add	sp, sp, #0x10
  408404:	ret
  408408:	sub	sp, sp, #0x20
  40840c:	str	x0, [sp, #8]
  408410:	ldr	x0, [sp, #8]
  408414:	ldr	x0, [x0, #40]
  408418:	str	x0, [sp, #24]
  40841c:	ldr	x1, [sp, #24]
  408420:	adrp	x0, 415000 <__fxstatat@plt+0x12dc0>
  408424:	add	x0, x0, #0xe78
  408428:	cmp	x1, x0
  40842c:	b.ne	408438 <__fxstatat@plt+0x61f8>  // b.any
  408430:	mov	w0, #0x1                   	// #1
  408434:	b	408514 <__fxstatat@plt+0x62d4>
  408438:	mov	w0, #0xcccd                	// #52429
  40843c:	movk	w0, #0x3dcc, lsl #16
  408440:	fmov	s0, w0
  408444:	str	s0, [sp, #20]
  408448:	ldr	x0, [sp, #24]
  40844c:	ldr	s0, [x0, #8]
  408450:	ldr	s1, [sp, #20]
  408454:	fcmpe	s1, s0
  408458:	b.pl	408500 <__fxstatat@plt+0x62c0>  // b.nfrst
  40845c:	ldr	x0, [sp, #24]
  408460:	ldr	s1, [x0, #8]
  408464:	fmov	s2, #1.000000000000000000e+00
  408468:	ldr	s0, [sp, #20]
  40846c:	fsub	s0, s2, s0
  408470:	fcmpe	s1, s0
  408474:	b.pl	408500 <__fxstatat@plt+0x62c0>  // b.nfrst
  408478:	ldr	s1, [sp, #20]
  40847c:	fmov	s0, #1.000000000000000000e+00
  408480:	fadd	s1, s1, s0
  408484:	ldr	x0, [sp, #24]
  408488:	ldr	s0, [x0, #12]
  40848c:	fcmpe	s1, s0
  408490:	b.pl	408500 <__fxstatat@plt+0x62c0>  // b.nfrst
  408494:	ldr	x0, [sp, #24]
  408498:	ldr	s0, [x0]
  40849c:	fcmpe	s0, #0.0
  4084a0:	b.lt	408500 <__fxstatat@plt+0x62c0>  // b.tstop
  4084a4:	ldr	x0, [sp, #24]
  4084a8:	ldr	s1, [x0]
  4084ac:	ldr	s0, [sp, #20]
  4084b0:	fadd	s1, s1, s0
  4084b4:	ldr	x0, [sp, #24]
  4084b8:	ldr	s0, [x0, #4]
  4084bc:	fcmpe	s1, s0
  4084c0:	b.pl	408500 <__fxstatat@plt+0x62c0>  // b.nfrst
  4084c4:	ldr	x0, [sp, #24]
  4084c8:	ldr	s1, [x0, #4]
  4084cc:	fmov	s0, #1.000000000000000000e+00
  4084d0:	fcmpe	s1, s0
  4084d4:	b.hi	408500 <__fxstatat@plt+0x62c0>  // b.pmore
  4084d8:	ldr	x0, [sp, #24]
  4084dc:	ldr	s1, [x0]
  4084e0:	ldr	s0, [sp, #20]
  4084e4:	fadd	s1, s1, s0
  4084e8:	ldr	x0, [sp, #24]
  4084ec:	ldr	s0, [x0, #8]
  4084f0:	fcmpe	s1, s0
  4084f4:	b.pl	408500 <__fxstatat@plt+0x62c0>  // b.nfrst
  4084f8:	mov	w0, #0x1                   	// #1
  4084fc:	b	408514 <__fxstatat@plt+0x62d4>
  408500:	ldr	x0, [sp, #8]
  408504:	adrp	x1, 415000 <__fxstatat@plt+0x12dc0>
  408508:	add	x1, x1, #0xe78
  40850c:	str	x1, [x0, #40]
  408510:	mov	w0, #0x0                   	// #0
  408514:	add	sp, sp, #0x20
  408518:	ret
  40851c:	stp	x29, x30, [sp, #-48]!
  408520:	mov	x29, sp
  408524:	str	x0, [sp, #24]
  408528:	str	x1, [sp, #16]
  40852c:	ldr	x0, [sp, #16]
  408530:	ldrb	w0, [x0, #16]
  408534:	eor	w0, w0, #0x1
  408538:	and	w0, w0, #0xff
  40853c:	cmp	w0, #0x0
  408540:	b.eq	408584 <__fxstatat@plt+0x6344>  // b.none
  408544:	ldr	x0, [sp, #24]
  408548:	ucvtf	s1, x0
  40854c:	ldr	x0, [sp, #16]
  408550:	ldr	s0, [x0, #8]
  408554:	fdiv	s0, s1, s0
  408558:	str	s0, [sp, #44]
  40855c:	ldr	s0, [sp, #44]
  408560:	mov	w0, #0x5f800000            	// #1602224128
  408564:	fmov	s1, w0
  408568:	fcmpe	s0, s1
  40856c:	b.lt	408578 <__fxstatat@plt+0x6338>  // b.tstop
  408570:	mov	x0, #0x0                   	// #0
  408574:	b	4085d8 <__fxstatat@plt+0x6398>
  408578:	ldr	s0, [sp, #44]
  40857c:	fcvtzu	x0, s0
  408580:	str	x0, [sp, #24]
  408584:	ldr	x0, [sp, #24]
  408588:	bl	4082f8 <__fxstatat@plt+0x60b8>
  40858c:	str	x0, [sp, #24]
  408590:	mov	x0, #0x0                   	// #0
  408594:	ldr	x1, [sp, #24]
  408598:	lsl	x1, x1, #3
  40859c:	ldr	x2, [sp, #24]
  4085a0:	lsr	x2, x2, #61
  4085a4:	cmp	x2, #0x0
  4085a8:	b.eq	4085b0 <__fxstatat@plt+0x6370>  // b.none
  4085ac:	mov	x0, #0x1                   	// #1
  4085b0:	cmp	x1, #0x0
  4085b4:	b.ge	4085bc <__fxstatat@plt+0x637c>  // b.tcont
  4085b8:	mov	x0, #0x1                   	// #1
  4085bc:	and	w0, w0, #0x1
  4085c0:	and	w0, w0, #0xff
  4085c4:	cmp	w0, #0x0
  4085c8:	b.eq	4085d4 <__fxstatat@plt+0x6394>  // b.none
  4085cc:	mov	x0, #0x0                   	// #0
  4085d0:	b	4085d8 <__fxstatat@plt+0x6398>
  4085d4:	ldr	x0, [sp, #24]
  4085d8:	ldp	x29, x30, [sp], #48
  4085dc:	ret
  4085e0:	stp	x29, x30, [sp, #-80]!
  4085e4:	mov	x29, sp
  4085e8:	str	x0, [sp, #56]
  4085ec:	str	x1, [sp, #48]
  4085f0:	str	x2, [sp, #40]
  4085f4:	str	x3, [sp, #32]
  4085f8:	str	x4, [sp, #24]
  4085fc:	ldr	x0, [sp, #40]
  408600:	cmp	x0, #0x0
  408604:	b.ne	408614 <__fxstatat@plt+0x63d4>  // b.any
  408608:	adrp	x0, 408000 <__fxstatat@plt+0x5dc0>
  40860c:	add	x0, x0, #0x3a0
  408610:	str	x0, [sp, #40]
  408614:	ldr	x0, [sp, #32]
  408618:	cmp	x0, #0x0
  40861c:	b.ne	40862c <__fxstatat@plt+0x63ec>  // b.any
  408620:	adrp	x0, 408000 <__fxstatat@plt+0x5dc0>
  408624:	add	x0, x0, #0x3e0
  408628:	str	x0, [sp, #32]
  40862c:	mov	x0, #0x50                  	// #80
  408630:	bl	401e60 <malloc@plt>
  408634:	str	x0, [sp, #72]
  408638:	ldr	x0, [sp, #72]
  40863c:	cmp	x0, #0x0
  408640:	b.ne	40864c <__fxstatat@plt+0x640c>  // b.any
  408644:	mov	x0, #0x0                   	// #0
  408648:	b	408764 <__fxstatat@plt+0x6524>
  40864c:	ldr	x0, [sp, #48]
  408650:	cmp	x0, #0x0
  408654:	b.ne	408664 <__fxstatat@plt+0x6424>  // b.any
  408658:	adrp	x0, 415000 <__fxstatat@plt+0x12dc0>
  40865c:	add	x0, x0, #0xe78
  408660:	str	x0, [sp, #48]
  408664:	ldr	x0, [sp, #72]
  408668:	ldr	x1, [sp, #48]
  40866c:	str	x1, [x0, #40]
  408670:	ldr	x0, [sp, #72]
  408674:	bl	408408 <__fxstatat@plt+0x61c8>
  408678:	and	w0, w0, #0xff
  40867c:	eor	w0, w0, #0x1
  408680:	and	w0, w0, #0xff
  408684:	cmp	w0, #0x0
  408688:	b.ne	408744 <__fxstatat@plt+0x6504>  // b.any
  40868c:	ldr	x1, [sp, #48]
  408690:	ldr	x0, [sp, #56]
  408694:	bl	40851c <__fxstatat@plt+0x62dc>
  408698:	mov	x1, x0
  40869c:	ldr	x0, [sp, #72]
  4086a0:	str	x1, [x0, #16]
  4086a4:	ldr	x0, [sp, #72]
  4086a8:	ldr	x0, [x0, #16]
  4086ac:	cmp	x0, #0x0
  4086b0:	b.eq	40874c <__fxstatat@plt+0x650c>  // b.none
  4086b4:	ldr	x0, [sp, #72]
  4086b8:	ldr	x0, [x0, #16]
  4086bc:	mov	x1, #0x10                  	// #16
  4086c0:	bl	401f00 <calloc@plt>
  4086c4:	mov	x1, x0
  4086c8:	ldr	x0, [sp, #72]
  4086cc:	str	x1, [x0]
  4086d0:	ldr	x0, [sp, #72]
  4086d4:	ldr	x0, [x0]
  4086d8:	cmp	x0, #0x0
  4086dc:	b.eq	408754 <__fxstatat@plt+0x6514>  // b.none
  4086e0:	ldr	x0, [sp, #72]
  4086e4:	ldr	x1, [x0]
  4086e8:	ldr	x0, [sp, #72]
  4086ec:	ldr	x0, [x0, #16]
  4086f0:	lsl	x0, x0, #4
  4086f4:	add	x1, x1, x0
  4086f8:	ldr	x0, [sp, #72]
  4086fc:	str	x1, [x0, #8]
  408700:	ldr	x0, [sp, #72]
  408704:	str	xzr, [x0, #24]
  408708:	ldr	x0, [sp, #72]
  40870c:	str	xzr, [x0, #32]
  408710:	ldr	x0, [sp, #72]
  408714:	ldr	x1, [sp, #40]
  408718:	str	x1, [x0, #48]
  40871c:	ldr	x0, [sp, #72]
  408720:	ldr	x1, [sp, #32]
  408724:	str	x1, [x0, #56]
  408728:	ldr	x0, [sp, #72]
  40872c:	ldr	x1, [sp, #24]
  408730:	str	x1, [x0, #64]
  408734:	ldr	x0, [sp, #72]
  408738:	str	xzr, [x0, #72]
  40873c:	ldr	x0, [sp, #72]
  408740:	b	408764 <__fxstatat@plt+0x6524>
  408744:	nop
  408748:	b	408758 <__fxstatat@plt+0x6518>
  40874c:	nop
  408750:	b	408758 <__fxstatat@plt+0x6518>
  408754:	nop
  408758:	ldr	x0, [sp, #72]
  40875c:	bl	402050 <free@plt>
  408760:	mov	x0, #0x0                   	// #0
  408764:	ldp	x29, x30, [sp], #80
  408768:	ret
  40876c:	stp	x29, x30, [sp, #-64]!
  408770:	mov	x29, sp
  408774:	str	x0, [sp, #24]
  408778:	ldr	x0, [sp, #24]
  40877c:	ldr	x0, [x0]
  408780:	str	x0, [sp, #56]
  408784:	b	408850 <__fxstatat@plt+0x6610>
  408788:	ldr	x0, [sp, #56]
  40878c:	ldr	x0, [x0]
  408790:	cmp	x0, #0x0
  408794:	b.eq	408844 <__fxstatat@plt+0x6604>  // b.none
  408798:	ldr	x0, [sp, #56]
  40879c:	ldr	x0, [x0, #8]
  4087a0:	str	x0, [sp, #48]
  4087a4:	b	408804 <__fxstatat@plt+0x65c4>
  4087a8:	ldr	x0, [sp, #24]
  4087ac:	ldr	x0, [x0, #64]
  4087b0:	cmp	x0, #0x0
  4087b4:	b.eq	4087cc <__fxstatat@plt+0x658c>  // b.none
  4087b8:	ldr	x0, [sp, #24]
  4087bc:	ldr	x1, [x0, #64]
  4087c0:	ldr	x0, [sp, #48]
  4087c4:	ldr	x0, [x0]
  4087c8:	blr	x1
  4087cc:	ldr	x0, [sp, #48]
  4087d0:	str	xzr, [x0]
  4087d4:	ldr	x0, [sp, #48]
  4087d8:	ldr	x0, [x0, #8]
  4087dc:	str	x0, [sp, #40]
  4087e0:	ldr	x0, [sp, #24]
  4087e4:	ldr	x1, [x0, #72]
  4087e8:	ldr	x0, [sp, #48]
  4087ec:	str	x1, [x0, #8]
  4087f0:	ldr	x0, [sp, #24]
  4087f4:	ldr	x1, [sp, #48]
  4087f8:	str	x1, [x0, #72]
  4087fc:	ldr	x0, [sp, #40]
  408800:	str	x0, [sp, #48]
  408804:	ldr	x0, [sp, #48]
  408808:	cmp	x0, #0x0
  40880c:	b.ne	4087a8 <__fxstatat@plt+0x6568>  // b.any
  408810:	ldr	x0, [sp, #24]
  408814:	ldr	x0, [x0, #64]
  408818:	cmp	x0, #0x0
  40881c:	b.eq	408834 <__fxstatat@plt+0x65f4>  // b.none
  408820:	ldr	x0, [sp, #24]
  408824:	ldr	x1, [x0, #64]
  408828:	ldr	x0, [sp, #56]
  40882c:	ldr	x0, [x0]
  408830:	blr	x1
  408834:	ldr	x0, [sp, #56]
  408838:	str	xzr, [x0]
  40883c:	ldr	x0, [sp, #56]
  408840:	str	xzr, [x0, #8]
  408844:	ldr	x0, [sp, #56]
  408848:	add	x0, x0, #0x10
  40884c:	str	x0, [sp, #56]
  408850:	ldr	x0, [sp, #24]
  408854:	ldr	x0, [x0, #8]
  408858:	ldr	x1, [sp, #56]
  40885c:	cmp	x1, x0
  408860:	b.cc	408788 <__fxstatat@plt+0x6548>  // b.lo, b.ul, b.last
  408864:	ldr	x0, [sp, #24]
  408868:	str	xzr, [x0, #24]
  40886c:	ldr	x0, [sp, #24]
  408870:	str	xzr, [x0, #32]
  408874:	nop
  408878:	ldp	x29, x30, [sp], #64
  40887c:	ret
  408880:	stp	x29, x30, [sp, #-64]!
  408884:	mov	x29, sp
  408888:	str	x0, [sp, #24]
  40888c:	ldr	x0, [sp, #24]
  408890:	ldr	x0, [x0, #64]
  408894:	cmp	x0, #0x0
  408898:	b.eq	408924 <__fxstatat@plt+0x66e4>  // b.none
  40889c:	ldr	x0, [sp, #24]
  4088a0:	ldr	x0, [x0, #32]
  4088a4:	cmp	x0, #0x0
  4088a8:	b.eq	408924 <__fxstatat@plt+0x66e4>  // b.none
  4088ac:	ldr	x0, [sp, #24]
  4088b0:	ldr	x0, [x0]
  4088b4:	str	x0, [sp, #56]
  4088b8:	b	408910 <__fxstatat@plt+0x66d0>
  4088bc:	ldr	x0, [sp, #56]
  4088c0:	ldr	x0, [x0]
  4088c4:	cmp	x0, #0x0
  4088c8:	b.eq	408904 <__fxstatat@plt+0x66c4>  // b.none
  4088cc:	ldr	x0, [sp, #56]
  4088d0:	str	x0, [sp, #48]
  4088d4:	b	4088f8 <__fxstatat@plt+0x66b8>
  4088d8:	ldr	x0, [sp, #24]
  4088dc:	ldr	x1, [x0, #64]
  4088e0:	ldr	x0, [sp, #48]
  4088e4:	ldr	x0, [x0]
  4088e8:	blr	x1
  4088ec:	ldr	x0, [sp, #48]
  4088f0:	ldr	x0, [x0, #8]
  4088f4:	str	x0, [sp, #48]
  4088f8:	ldr	x0, [sp, #48]
  4088fc:	cmp	x0, #0x0
  408900:	b.ne	4088d8 <__fxstatat@plt+0x6698>  // b.any
  408904:	ldr	x0, [sp, #56]
  408908:	add	x0, x0, #0x10
  40890c:	str	x0, [sp, #56]
  408910:	ldr	x0, [sp, #24]
  408914:	ldr	x0, [x0, #8]
  408918:	ldr	x1, [sp, #56]
  40891c:	cmp	x1, x0
  408920:	b.cc	4088bc <__fxstatat@plt+0x667c>  // b.lo, b.ul, b.last
  408924:	ldr	x0, [sp, #24]
  408928:	ldr	x0, [x0]
  40892c:	str	x0, [sp, #56]
  408930:	b	408978 <__fxstatat@plt+0x6738>
  408934:	ldr	x0, [sp, #56]
  408938:	ldr	x0, [x0, #8]
  40893c:	str	x0, [sp, #48]
  408940:	b	408960 <__fxstatat@plt+0x6720>
  408944:	ldr	x0, [sp, #48]
  408948:	ldr	x0, [x0, #8]
  40894c:	str	x0, [sp, #40]
  408950:	ldr	x0, [sp, #48]
  408954:	bl	402050 <free@plt>
  408958:	ldr	x0, [sp, #40]
  40895c:	str	x0, [sp, #48]
  408960:	ldr	x0, [sp, #48]
  408964:	cmp	x0, #0x0
  408968:	b.ne	408944 <__fxstatat@plt+0x6704>  // b.any
  40896c:	ldr	x0, [sp, #56]
  408970:	add	x0, x0, #0x10
  408974:	str	x0, [sp, #56]
  408978:	ldr	x0, [sp, #24]
  40897c:	ldr	x0, [x0, #8]
  408980:	ldr	x1, [sp, #56]
  408984:	cmp	x1, x0
  408988:	b.cc	408934 <__fxstatat@plt+0x66f4>  // b.lo, b.ul, b.last
  40898c:	ldr	x0, [sp, #24]
  408990:	ldr	x0, [x0, #72]
  408994:	str	x0, [sp, #48]
  408998:	b	4089b8 <__fxstatat@plt+0x6778>
  40899c:	ldr	x0, [sp, #48]
  4089a0:	ldr	x0, [x0, #8]
  4089a4:	str	x0, [sp, #40]
  4089a8:	ldr	x0, [sp, #48]
  4089ac:	bl	402050 <free@plt>
  4089b0:	ldr	x0, [sp, #40]
  4089b4:	str	x0, [sp, #48]
  4089b8:	ldr	x0, [sp, #48]
  4089bc:	cmp	x0, #0x0
  4089c0:	b.ne	40899c <__fxstatat@plt+0x675c>  // b.any
  4089c4:	ldr	x0, [sp, #24]
  4089c8:	ldr	x0, [x0]
  4089cc:	bl	402050 <free@plt>
  4089d0:	ldr	x0, [sp, #24]
  4089d4:	bl	402050 <free@plt>
  4089d8:	nop
  4089dc:	ldp	x29, x30, [sp], #64
  4089e0:	ret
  4089e4:	stp	x29, x30, [sp, #-48]!
  4089e8:	mov	x29, sp
  4089ec:	str	x0, [sp, #24]
  4089f0:	ldr	x0, [sp, #24]
  4089f4:	ldr	x0, [x0, #72]
  4089f8:	cmp	x0, #0x0
  4089fc:	b.eq	408a20 <__fxstatat@plt+0x67e0>  // b.none
  408a00:	ldr	x0, [sp, #24]
  408a04:	ldr	x0, [x0, #72]
  408a08:	str	x0, [sp, #40]
  408a0c:	ldr	x0, [sp, #40]
  408a10:	ldr	x1, [x0, #8]
  408a14:	ldr	x0, [sp, #24]
  408a18:	str	x1, [x0, #72]
  408a1c:	b	408a2c <__fxstatat@plt+0x67ec>
  408a20:	mov	x0, #0x10                  	// #16
  408a24:	bl	401e60 <malloc@plt>
  408a28:	str	x0, [sp, #40]
  408a2c:	ldr	x0, [sp, #40]
  408a30:	ldp	x29, x30, [sp], #48
  408a34:	ret
  408a38:	sub	sp, sp, #0x10
  408a3c:	str	x0, [sp, #8]
  408a40:	str	x1, [sp]
  408a44:	ldr	x0, [sp]
  408a48:	str	xzr, [x0]
  408a4c:	ldr	x0, [sp, #8]
  408a50:	ldr	x1, [x0, #72]
  408a54:	ldr	x0, [sp]
  408a58:	str	x1, [x0, #8]
  408a5c:	ldr	x0, [sp, #8]
  408a60:	ldr	x1, [sp]
  408a64:	str	x1, [x0, #72]
  408a68:	nop
  408a6c:	add	sp, sp, #0x10
  408a70:	ret
  408a74:	stp	x29, x30, [sp, #-96]!
  408a78:	mov	x29, sp
  408a7c:	str	x0, [sp, #40]
  408a80:	str	x1, [sp, #32]
  408a84:	str	x2, [sp, #24]
  408a88:	strb	w3, [sp, #23]
  408a8c:	ldr	x1, [sp, #32]
  408a90:	ldr	x0, [sp, #40]
  408a94:	bl	407e08 <__fxstatat@plt+0x5bc8>
  408a98:	str	x0, [sp, #80]
  408a9c:	ldr	x0, [sp, #24]
  408aa0:	ldr	x1, [sp, #80]
  408aa4:	str	x1, [x0]
  408aa8:	ldr	x0, [sp, #80]
  408aac:	ldr	x0, [x0]
  408ab0:	cmp	x0, #0x0
  408ab4:	b.ne	408ac0 <__fxstatat@plt+0x6880>  // b.any
  408ab8:	mov	x0, #0x0                   	// #0
  408abc:	b	408c1c <__fxstatat@plt+0x69dc>
  408ac0:	ldr	x0, [sp, #80]
  408ac4:	ldr	x0, [x0]
  408ac8:	ldr	x1, [sp, #32]
  408acc:	cmp	x1, x0
  408ad0:	b.eq	408afc <__fxstatat@plt+0x68bc>  // b.none
  408ad4:	ldr	x0, [sp, #40]
  408ad8:	ldr	x2, [x0, #56]
  408adc:	ldr	x0, [sp, #80]
  408ae0:	ldr	x0, [x0]
  408ae4:	mov	x1, x0
  408ae8:	ldr	x0, [sp, #32]
  408aec:	blr	x2
  408af0:	and	w0, w0, #0xff
  408af4:	cmp	w0, #0x0
  408af8:	b.eq	408b60 <__fxstatat@plt+0x6920>  // b.none
  408afc:	ldr	x0, [sp, #80]
  408b00:	ldr	x0, [x0]
  408b04:	str	x0, [sp, #56]
  408b08:	ldrb	w0, [sp, #23]
  408b0c:	cmp	w0, #0x0
  408b10:	b.eq	408b58 <__fxstatat@plt+0x6918>  // b.none
  408b14:	ldr	x0, [sp, #80]
  408b18:	ldr	x0, [x0, #8]
  408b1c:	cmp	x0, #0x0
  408b20:	b.eq	408b50 <__fxstatat@plt+0x6910>  // b.none
  408b24:	ldr	x0, [sp, #80]
  408b28:	ldr	x0, [x0, #8]
  408b2c:	str	x0, [sp, #48]
  408b30:	ldr	x2, [sp, #80]
  408b34:	ldr	x0, [sp, #48]
  408b38:	ldp	x0, x1, [x0]
  408b3c:	stp	x0, x1, [x2]
  408b40:	ldr	x1, [sp, #48]
  408b44:	ldr	x0, [sp, #40]
  408b48:	bl	408a38 <__fxstatat@plt+0x67f8>
  408b4c:	b	408b58 <__fxstatat@plt+0x6918>
  408b50:	ldr	x0, [sp, #80]
  408b54:	str	xzr, [x0]
  408b58:	ldr	x0, [sp, #56]
  408b5c:	b	408c1c <__fxstatat@plt+0x69dc>
  408b60:	ldr	x0, [sp, #80]
  408b64:	str	x0, [sp, #88]
  408b68:	b	408c08 <__fxstatat@plt+0x69c8>
  408b6c:	ldr	x0, [sp, #88]
  408b70:	ldr	x0, [x0, #8]
  408b74:	ldr	x0, [x0]
  408b78:	ldr	x1, [sp, #32]
  408b7c:	cmp	x1, x0
  408b80:	b.eq	408bb0 <__fxstatat@plt+0x6970>  // b.none
  408b84:	ldr	x0, [sp, #40]
  408b88:	ldr	x2, [x0, #56]
  408b8c:	ldr	x0, [sp, #88]
  408b90:	ldr	x0, [x0, #8]
  408b94:	ldr	x0, [x0]
  408b98:	mov	x1, x0
  408b9c:	ldr	x0, [sp, #32]
  408ba0:	blr	x2
  408ba4:	and	w0, w0, #0xff
  408ba8:	cmp	w0, #0x0
  408bac:	b.eq	408bfc <__fxstatat@plt+0x69bc>  // b.none
  408bb0:	ldr	x0, [sp, #88]
  408bb4:	ldr	x0, [x0, #8]
  408bb8:	ldr	x0, [x0]
  408bbc:	str	x0, [sp, #72]
  408bc0:	ldrb	w0, [sp, #23]
  408bc4:	cmp	w0, #0x0
  408bc8:	b.eq	408bf4 <__fxstatat@plt+0x69b4>  // b.none
  408bcc:	ldr	x0, [sp, #88]
  408bd0:	ldr	x0, [x0, #8]
  408bd4:	str	x0, [sp, #64]
  408bd8:	ldr	x0, [sp, #64]
  408bdc:	ldr	x1, [x0, #8]
  408be0:	ldr	x0, [sp, #88]
  408be4:	str	x1, [x0, #8]
  408be8:	ldr	x1, [sp, #64]
  408bec:	ldr	x0, [sp, #40]
  408bf0:	bl	408a38 <__fxstatat@plt+0x67f8>
  408bf4:	ldr	x0, [sp, #72]
  408bf8:	b	408c1c <__fxstatat@plt+0x69dc>
  408bfc:	ldr	x0, [sp, #88]
  408c00:	ldr	x0, [x0, #8]
  408c04:	str	x0, [sp, #88]
  408c08:	ldr	x0, [sp, #88]
  408c0c:	ldr	x0, [x0, #8]
  408c10:	cmp	x0, #0x0
  408c14:	b.ne	408b6c <__fxstatat@plt+0x692c>  // b.any
  408c18:	mov	x0, #0x0                   	// #0
  408c1c:	ldp	x29, x30, [sp], #96
  408c20:	ret
  408c24:	stp	x29, x30, [sp, #-96]!
  408c28:	mov	x29, sp
  408c2c:	str	x0, [sp, #40]
  408c30:	str	x1, [sp, #32]
  408c34:	strb	w2, [sp, #31]
  408c38:	ldr	x0, [sp, #32]
  408c3c:	ldr	x0, [x0]
  408c40:	str	x0, [sp, #88]
  408c44:	b	408ddc <__fxstatat@plt+0x6b9c>
  408c48:	ldr	x0, [sp, #88]
  408c4c:	ldr	x0, [x0]
  408c50:	cmp	x0, #0x0
  408c54:	b.eq	408dd0 <__fxstatat@plt+0x6b90>  // b.none
  408c58:	ldr	x0, [sp, #88]
  408c5c:	ldr	x0, [x0, #8]
  408c60:	str	x0, [sp, #80]
  408c64:	b	408cf4 <__fxstatat@plt+0x6ab4>
  408c68:	ldr	x0, [sp, #80]
  408c6c:	ldr	x0, [x0]
  408c70:	str	x0, [sp, #72]
  408c74:	ldr	x1, [sp, #72]
  408c78:	ldr	x0, [sp, #40]
  408c7c:	bl	407e08 <__fxstatat@plt+0x5bc8>
  408c80:	str	x0, [sp, #64]
  408c84:	ldr	x0, [sp, #80]
  408c88:	ldr	x0, [x0, #8]
  408c8c:	str	x0, [sp, #48]
  408c90:	ldr	x0, [sp, #64]
  408c94:	ldr	x0, [x0]
  408c98:	cmp	x0, #0x0
  408c9c:	b.eq	408cc0 <__fxstatat@plt+0x6a80>  // b.none
  408ca0:	ldr	x0, [sp, #64]
  408ca4:	ldr	x1, [x0, #8]
  408ca8:	ldr	x0, [sp, #80]
  408cac:	str	x1, [x0, #8]
  408cb0:	ldr	x0, [sp, #64]
  408cb4:	ldr	x1, [sp, #80]
  408cb8:	str	x1, [x0, #8]
  408cbc:	b	408cec <__fxstatat@plt+0x6aac>
  408cc0:	ldr	x0, [sp, #64]
  408cc4:	ldr	x1, [sp, #72]
  408cc8:	str	x1, [x0]
  408ccc:	ldr	x0, [sp, #40]
  408cd0:	ldr	x0, [x0, #24]
  408cd4:	add	x1, x0, #0x1
  408cd8:	ldr	x0, [sp, #40]
  408cdc:	str	x1, [x0, #24]
  408ce0:	ldr	x1, [sp, #80]
  408ce4:	ldr	x0, [sp, #40]
  408ce8:	bl	408a38 <__fxstatat@plt+0x67f8>
  408cec:	ldr	x0, [sp, #48]
  408cf0:	str	x0, [sp, #80]
  408cf4:	ldr	x0, [sp, #80]
  408cf8:	cmp	x0, #0x0
  408cfc:	b.ne	408c68 <__fxstatat@plt+0x6a28>  // b.any
  408d00:	ldr	x0, [sp, #88]
  408d04:	ldr	x0, [x0]
  408d08:	str	x0, [sp, #72]
  408d0c:	ldr	x0, [sp, #88]
  408d10:	str	xzr, [x0, #8]
  408d14:	ldrb	w0, [sp, #31]
  408d18:	cmp	w0, #0x0
  408d1c:	b.ne	408dcc <__fxstatat@plt+0x6b8c>  // b.any
  408d20:	ldr	x1, [sp, #72]
  408d24:	ldr	x0, [sp, #40]
  408d28:	bl	407e08 <__fxstatat@plt+0x5bc8>
  408d2c:	str	x0, [sp, #64]
  408d30:	ldr	x0, [sp, #64]
  408d34:	ldr	x0, [x0]
  408d38:	cmp	x0, #0x0
  408d3c:	b.eq	408d8c <__fxstatat@plt+0x6b4c>  // b.none
  408d40:	ldr	x0, [sp, #40]
  408d44:	bl	4089e4 <__fxstatat@plt+0x67a4>
  408d48:	str	x0, [sp, #56]
  408d4c:	ldr	x0, [sp, #56]
  408d50:	cmp	x0, #0x0
  408d54:	b.ne	408d60 <__fxstatat@plt+0x6b20>  // b.any
  408d58:	mov	w0, #0x0                   	// #0
  408d5c:	b	408df4 <__fxstatat@plt+0x6bb4>
  408d60:	ldr	x0, [sp, #56]
  408d64:	ldr	x1, [sp, #72]
  408d68:	str	x1, [x0]
  408d6c:	ldr	x0, [sp, #64]
  408d70:	ldr	x1, [x0, #8]
  408d74:	ldr	x0, [sp, #56]
  408d78:	str	x1, [x0, #8]
  408d7c:	ldr	x0, [sp, #64]
  408d80:	ldr	x1, [sp, #56]
  408d84:	str	x1, [x0, #8]
  408d88:	b	408dac <__fxstatat@plt+0x6b6c>
  408d8c:	ldr	x0, [sp, #64]
  408d90:	ldr	x1, [sp, #72]
  408d94:	str	x1, [x0]
  408d98:	ldr	x0, [sp, #40]
  408d9c:	ldr	x0, [x0, #24]
  408da0:	add	x1, x0, #0x1
  408da4:	ldr	x0, [sp, #40]
  408da8:	str	x1, [x0, #24]
  408dac:	ldr	x0, [sp, #88]
  408db0:	str	xzr, [x0]
  408db4:	ldr	x0, [sp, #32]
  408db8:	ldr	x0, [x0, #24]
  408dbc:	sub	x1, x0, #0x1
  408dc0:	ldr	x0, [sp, #32]
  408dc4:	str	x1, [x0, #24]
  408dc8:	b	408dd0 <__fxstatat@plt+0x6b90>
  408dcc:	nop
  408dd0:	ldr	x0, [sp, #88]
  408dd4:	add	x0, x0, #0x10
  408dd8:	str	x0, [sp, #88]
  408ddc:	ldr	x0, [sp, #32]
  408de0:	ldr	x0, [x0, #8]
  408de4:	ldr	x1, [sp, #88]
  408de8:	cmp	x1, x0
  408dec:	b.cc	408c48 <__fxstatat@plt+0x6a08>  // b.lo, b.ul, b.last
  408df0:	mov	w0, #0x1                   	// #1
  408df4:	ldp	x29, x30, [sp], #96
  408df8:	ret
  408dfc:	stp	x29, x30, [sp, #-128]!
  408e00:	mov	x29, sp
  408e04:	str	x0, [sp, #24]
  408e08:	str	x1, [sp, #16]
  408e0c:	ldr	x0, [sp, #24]
  408e10:	ldr	x0, [x0, #40]
  408e14:	mov	x1, x0
  408e18:	ldr	x0, [sp, #16]
  408e1c:	bl	40851c <__fxstatat@plt+0x62dc>
  408e20:	str	x0, [sp, #120]
  408e24:	ldr	x0, [sp, #120]
  408e28:	cmp	x0, #0x0
  408e2c:	b.ne	408e38 <__fxstatat@plt+0x6bf8>  // b.any
  408e30:	mov	w0, #0x0                   	// #0
  408e34:	b	409000 <__fxstatat@plt+0x6dc0>
  408e38:	ldr	x0, [sp, #24]
  408e3c:	ldr	x0, [x0, #16]
  408e40:	ldr	x1, [sp, #120]
  408e44:	cmp	x1, x0
  408e48:	b.ne	408e54 <__fxstatat@plt+0x6c14>  // b.any
  408e4c:	mov	w0, #0x1                   	// #1
  408e50:	b	409000 <__fxstatat@plt+0x6dc0>
  408e54:	add	x0, sp, #0x20
  408e58:	str	x0, [sp, #112]
  408e5c:	mov	x1, #0x10                  	// #16
  408e60:	ldr	x0, [sp, #120]
  408e64:	bl	401f00 <calloc@plt>
  408e68:	mov	x1, x0
  408e6c:	ldr	x0, [sp, #112]
  408e70:	str	x1, [x0]
  408e74:	ldr	x0, [sp, #112]
  408e78:	ldr	x0, [x0]
  408e7c:	cmp	x0, #0x0
  408e80:	b.ne	408e8c <__fxstatat@plt+0x6c4c>  // b.any
  408e84:	mov	w0, #0x0                   	// #0
  408e88:	b	409000 <__fxstatat@plt+0x6dc0>
  408e8c:	ldr	x0, [sp, #112]
  408e90:	ldr	x1, [sp, #120]
  408e94:	str	x1, [x0, #16]
  408e98:	ldr	x0, [sp, #112]
  408e9c:	ldr	x1, [x0]
  408ea0:	ldr	x0, [sp, #120]
  408ea4:	lsl	x0, x0, #4
  408ea8:	add	x1, x1, x0
  408eac:	ldr	x0, [sp, #112]
  408eb0:	str	x1, [x0, #8]
  408eb4:	ldr	x0, [sp, #112]
  408eb8:	str	xzr, [x0, #24]
  408ebc:	ldr	x0, [sp, #112]
  408ec0:	str	xzr, [x0, #32]
  408ec4:	ldr	x0, [sp, #24]
  408ec8:	ldr	x1, [x0, #40]
  408ecc:	ldr	x0, [sp, #112]
  408ed0:	str	x1, [x0, #40]
  408ed4:	ldr	x0, [sp, #24]
  408ed8:	ldr	x1, [x0, #48]
  408edc:	ldr	x0, [sp, #112]
  408ee0:	str	x1, [x0, #48]
  408ee4:	ldr	x0, [sp, #24]
  408ee8:	ldr	x1, [x0, #56]
  408eec:	ldr	x0, [sp, #112]
  408ef0:	str	x1, [x0, #56]
  408ef4:	ldr	x0, [sp, #24]
  408ef8:	ldr	x1, [x0, #64]
  408efc:	ldr	x0, [sp, #112]
  408f00:	str	x1, [x0, #64]
  408f04:	ldr	x0, [sp, #24]
  408f08:	ldr	x1, [x0, #72]
  408f0c:	ldr	x0, [sp, #112]
  408f10:	str	x1, [x0, #72]
  408f14:	mov	w2, #0x0                   	// #0
  408f18:	ldr	x1, [sp, #24]
  408f1c:	ldr	x0, [sp, #112]
  408f20:	bl	408c24 <__fxstatat@plt+0x69e4>
  408f24:	and	w0, w0, #0xff
  408f28:	cmp	w0, #0x0
  408f2c:	b.eq	408f94 <__fxstatat@plt+0x6d54>  // b.none
  408f30:	ldr	x0, [sp, #24]
  408f34:	ldr	x0, [x0]
  408f38:	bl	402050 <free@plt>
  408f3c:	ldr	x0, [sp, #112]
  408f40:	ldr	x1, [x0]
  408f44:	ldr	x0, [sp, #24]
  408f48:	str	x1, [x0]
  408f4c:	ldr	x0, [sp, #112]
  408f50:	ldr	x1, [x0, #8]
  408f54:	ldr	x0, [sp, #24]
  408f58:	str	x1, [x0, #8]
  408f5c:	ldr	x0, [sp, #112]
  408f60:	ldr	x1, [x0, #16]
  408f64:	ldr	x0, [sp, #24]
  408f68:	str	x1, [x0, #16]
  408f6c:	ldr	x0, [sp, #112]
  408f70:	ldr	x1, [x0, #24]
  408f74:	ldr	x0, [sp, #24]
  408f78:	str	x1, [x0, #24]
  408f7c:	ldr	x0, [sp, #112]
  408f80:	ldr	x1, [x0, #72]
  408f84:	ldr	x0, [sp, #24]
  408f88:	str	x1, [x0, #72]
  408f8c:	mov	w0, #0x1                   	// #1
  408f90:	b	409000 <__fxstatat@plt+0x6dc0>
  408f94:	ldr	x0, [sp, #112]
  408f98:	ldr	x1, [x0, #72]
  408f9c:	ldr	x0, [sp, #24]
  408fa0:	str	x1, [x0, #72]
  408fa4:	mov	w2, #0x1                   	// #1
  408fa8:	ldr	x1, [sp, #112]
  408fac:	ldr	x0, [sp, #24]
  408fb0:	bl	408c24 <__fxstatat@plt+0x69e4>
  408fb4:	and	w0, w0, #0xff
  408fb8:	eor	w0, w0, #0x1
  408fbc:	and	w0, w0, #0xff
  408fc0:	cmp	w0, #0x0
  408fc4:	b.ne	408fec <__fxstatat@plt+0x6dac>  // b.any
  408fc8:	mov	w2, #0x0                   	// #0
  408fcc:	ldr	x1, [sp, #112]
  408fd0:	ldr	x0, [sp, #24]
  408fd4:	bl	408c24 <__fxstatat@plt+0x69e4>
  408fd8:	and	w0, w0, #0xff
  408fdc:	eor	w0, w0, #0x1
  408fe0:	and	w0, w0, #0xff
  408fe4:	cmp	w0, #0x0
  408fe8:	b.eq	408ff0 <__fxstatat@plt+0x6db0>  // b.none
  408fec:	bl	401f90 <abort@plt>
  408ff0:	ldr	x0, [sp, #112]
  408ff4:	ldr	x0, [x0]
  408ff8:	bl	402050 <free@plt>
  408ffc:	mov	w0, #0x0                   	// #0
  409000:	ldp	x29, x30, [sp], #128
  409004:	ret
  409008:	stp	x29, x30, [sp, #-96]!
  40900c:	mov	x29, sp
  409010:	str	x0, [sp, #40]
  409014:	str	x1, [sp, #32]
  409018:	str	x2, [sp, #24]
  40901c:	ldr	x0, [sp, #32]
  409020:	cmp	x0, #0x0
  409024:	b.ne	40902c <__fxstatat@plt+0x6dec>  // b.any
  409028:	bl	401f90 <abort@plt>
  40902c:	add	x0, sp, #0x38
  409030:	mov	w3, #0x0                   	// #0
  409034:	mov	x2, x0
  409038:	ldr	x1, [sp, #32]
  40903c:	ldr	x0, [sp, #40]
  409040:	bl	408a74 <__fxstatat@plt+0x6834>
  409044:	str	x0, [sp, #88]
  409048:	ldr	x0, [sp, #88]
  40904c:	cmp	x0, #0x0
  409050:	b.eq	409074 <__fxstatat@plt+0x6e34>  // b.none
  409054:	ldr	x0, [sp, #24]
  409058:	cmp	x0, #0x0
  40905c:	b.eq	40906c <__fxstatat@plt+0x6e2c>  // b.none
  409060:	ldr	x0, [sp, #24]
  409064:	ldr	x1, [sp, #88]
  409068:	str	x1, [x0]
  40906c:	mov	w0, #0x0                   	// #0
  409070:	b	409258 <__fxstatat@plt+0x7018>
  409074:	ldr	x0, [sp, #40]
  409078:	ldr	x0, [x0, #24]
  40907c:	ucvtf	s1, x0
  409080:	ldr	x0, [sp, #40]
  409084:	ldr	x0, [x0, #40]
  409088:	ldr	s2, [x0, #8]
  40908c:	ldr	x0, [sp, #40]
  409090:	ldr	x0, [x0, #16]
  409094:	ucvtf	s0, x0
  409098:	fmul	s0, s2, s0
  40909c:	fcmpe	s1, s0
  4090a0:	b.le	4091ac <__fxstatat@plt+0x6f6c>
  4090a4:	ldr	x0, [sp, #40]
  4090a8:	bl	408408 <__fxstatat@plt+0x61c8>
  4090ac:	ldr	x0, [sp, #40]
  4090b0:	ldr	x0, [x0, #24]
  4090b4:	ucvtf	s1, x0
  4090b8:	ldr	x0, [sp, #40]
  4090bc:	ldr	x0, [x0, #40]
  4090c0:	ldr	s2, [x0, #8]
  4090c4:	ldr	x0, [sp, #40]
  4090c8:	ldr	x0, [x0, #16]
  4090cc:	ucvtf	s0, x0
  4090d0:	fmul	s0, s2, s0
  4090d4:	fcmpe	s1, s0
  4090d8:	b.le	4091ac <__fxstatat@plt+0x6f6c>
  4090dc:	ldr	x0, [sp, #40]
  4090e0:	ldr	x0, [x0, #40]
  4090e4:	str	x0, [sp, #80]
  4090e8:	ldr	x0, [sp, #80]
  4090ec:	ldrb	w0, [x0, #16]
  4090f0:	cmp	w0, #0x0
  4090f4:	b.eq	409114 <__fxstatat@plt+0x6ed4>  // b.none
  4090f8:	ldr	x0, [sp, #40]
  4090fc:	ldr	x0, [x0, #16]
  409100:	ucvtf	s1, x0
  409104:	ldr	x0, [sp, #80]
  409108:	ldr	s0, [x0, #12]
  40910c:	fmul	s0, s1, s0
  409110:	b	409138 <__fxstatat@plt+0x6ef8>
  409114:	ldr	x0, [sp, #40]
  409118:	ldr	x0, [x0, #16]
  40911c:	ucvtf	s1, x0
  409120:	ldr	x0, [sp, #80]
  409124:	ldr	s0, [x0, #12]
  409128:	fmul	s1, s1, s0
  40912c:	ldr	x0, [sp, #80]
  409130:	ldr	s0, [x0, #8]
  409134:	fmul	s0, s1, s0
  409138:	str	s0, [sp, #76]
  40913c:	ldr	s0, [sp, #76]
  409140:	mov	w0, #0x5f800000            	// #1602224128
  409144:	fmov	s1, w0
  409148:	fcmpe	s0, s1
  40914c:	b.lt	409158 <__fxstatat@plt+0x6f18>  // b.tstop
  409150:	mov	w0, #0xffffffff            	// #-1
  409154:	b	409258 <__fxstatat@plt+0x7018>
  409158:	ldr	s0, [sp, #76]
  40915c:	fcvtzu	x0, s0
  409160:	mov	x1, x0
  409164:	ldr	x0, [sp, #40]
  409168:	bl	408dfc <__fxstatat@plt+0x6bbc>
  40916c:	and	w0, w0, #0xff
  409170:	eor	w0, w0, #0x1
  409174:	and	w0, w0, #0xff
  409178:	cmp	w0, #0x0
  40917c:	b.eq	409188 <__fxstatat@plt+0x6f48>  // b.none
  409180:	mov	w0, #0xffffffff            	// #-1
  409184:	b	409258 <__fxstatat@plt+0x7018>
  409188:	add	x0, sp, #0x38
  40918c:	mov	w3, #0x0                   	// #0
  409190:	mov	x2, x0
  409194:	ldr	x1, [sp, #32]
  409198:	ldr	x0, [sp, #40]
  40919c:	bl	408a74 <__fxstatat@plt+0x6834>
  4091a0:	cmp	x0, #0x0
  4091a4:	b.eq	4091ac <__fxstatat@plt+0x6f6c>  // b.none
  4091a8:	bl	401f90 <abort@plt>
  4091ac:	ldr	x0, [sp, #56]
  4091b0:	ldr	x0, [x0]
  4091b4:	cmp	x0, #0x0
  4091b8:	b.eq	409220 <__fxstatat@plt+0x6fe0>  // b.none
  4091bc:	ldr	x0, [sp, #40]
  4091c0:	bl	4089e4 <__fxstatat@plt+0x67a4>
  4091c4:	str	x0, [sp, #64]
  4091c8:	ldr	x0, [sp, #64]
  4091cc:	cmp	x0, #0x0
  4091d0:	b.ne	4091dc <__fxstatat@plt+0x6f9c>  // b.any
  4091d4:	mov	w0, #0xffffffff            	// #-1
  4091d8:	b	409258 <__fxstatat@plt+0x7018>
  4091dc:	ldr	x0, [sp, #64]
  4091e0:	ldr	x1, [sp, #32]
  4091e4:	str	x1, [x0]
  4091e8:	ldr	x0, [sp, #56]
  4091ec:	ldr	x1, [x0, #8]
  4091f0:	ldr	x0, [sp, #64]
  4091f4:	str	x1, [x0, #8]
  4091f8:	ldr	x0, [sp, #56]
  4091fc:	ldr	x1, [sp, #64]
  409200:	str	x1, [x0, #8]
  409204:	ldr	x0, [sp, #40]
  409208:	ldr	x0, [x0, #32]
  40920c:	add	x1, x0, #0x1
  409210:	ldr	x0, [sp, #40]
  409214:	str	x1, [x0, #32]
  409218:	mov	w0, #0x1                   	// #1
  40921c:	b	409258 <__fxstatat@plt+0x7018>
  409220:	ldr	x0, [sp, #56]
  409224:	ldr	x1, [sp, #32]
  409228:	str	x1, [x0]
  40922c:	ldr	x0, [sp, #40]
  409230:	ldr	x0, [x0, #32]
  409234:	add	x1, x0, #0x1
  409238:	ldr	x0, [sp, #40]
  40923c:	str	x1, [x0, #32]
  409240:	ldr	x0, [sp, #40]
  409244:	ldr	x0, [x0, #24]
  409248:	add	x1, x0, #0x1
  40924c:	ldr	x0, [sp, #40]
  409250:	str	x1, [x0, #24]
  409254:	mov	w0, #0x1                   	// #1
  409258:	ldp	x29, x30, [sp], #96
  40925c:	ret
  409260:	stp	x29, x30, [sp, #-48]!
  409264:	mov	x29, sp
  409268:	str	x0, [sp, #24]
  40926c:	str	x1, [sp, #16]
  409270:	add	x0, sp, #0x20
  409274:	mov	x2, x0
  409278:	ldr	x1, [sp, #16]
  40927c:	ldr	x0, [sp, #24]
  409280:	bl	409008 <__fxstatat@plt+0x6dc8>
  409284:	str	w0, [sp, #44]
  409288:	ldr	w0, [sp, #44]
  40928c:	cmn	w0, #0x1
  409290:	b.eq	4092b0 <__fxstatat@plt+0x7070>  // b.none
  409294:	ldr	w0, [sp, #44]
  409298:	cmp	w0, #0x0
  40929c:	b.ne	4092a8 <__fxstatat@plt+0x7068>  // b.any
  4092a0:	ldr	x0, [sp, #32]
  4092a4:	b	4092b4 <__fxstatat@plt+0x7074>
  4092a8:	ldr	x0, [sp, #16]
  4092ac:	b	4092b4 <__fxstatat@plt+0x7074>
  4092b0:	mov	x0, #0x0                   	// #0
  4092b4:	ldp	x29, x30, [sp], #48
  4092b8:	ret
  4092bc:	stp	x29, x30, [sp, #-80]!
  4092c0:	mov	x29, sp
  4092c4:	str	x0, [sp, #24]
  4092c8:	str	x1, [sp, #16]
  4092cc:	add	x0, sp, #0x20
  4092d0:	mov	w3, #0x1                   	// #1
  4092d4:	mov	x2, x0
  4092d8:	ldr	x1, [sp, #16]
  4092dc:	ldr	x0, [sp, #24]
  4092e0:	bl	408a74 <__fxstatat@plt+0x6834>
  4092e4:	str	x0, [sp, #64]
  4092e8:	ldr	x0, [sp, #64]
  4092ec:	cmp	x0, #0x0
  4092f0:	b.ne	4092fc <__fxstatat@plt+0x70bc>  // b.any
  4092f4:	mov	x0, #0x0                   	// #0
  4092f8:	b	409468 <__fxstatat@plt+0x7228>
  4092fc:	ldr	x0, [sp, #24]
  409300:	ldr	x0, [x0, #32]
  409304:	sub	x1, x0, #0x1
  409308:	ldr	x0, [sp, #24]
  40930c:	str	x1, [x0, #32]
  409310:	ldr	x0, [sp, #32]
  409314:	ldr	x0, [x0]
  409318:	cmp	x0, #0x0
  40931c:	b.ne	409464 <__fxstatat@plt+0x7224>  // b.any
  409320:	ldr	x0, [sp, #24]
  409324:	ldr	x0, [x0, #24]
  409328:	sub	x1, x0, #0x1
  40932c:	ldr	x0, [sp, #24]
  409330:	str	x1, [x0, #24]
  409334:	ldr	x0, [sp, #24]
  409338:	ldr	x0, [x0, #24]
  40933c:	ucvtf	s1, x0
  409340:	ldr	x0, [sp, #24]
  409344:	ldr	x0, [x0, #40]
  409348:	ldr	s2, [x0]
  40934c:	ldr	x0, [sp, #24]
  409350:	ldr	x0, [x0, #16]
  409354:	ucvtf	s0, x0
  409358:	fmul	s0, s2, s0
  40935c:	fcmpe	s1, s0
  409360:	b.pl	409464 <__fxstatat@plt+0x7224>  // b.nfrst
  409364:	ldr	x0, [sp, #24]
  409368:	bl	408408 <__fxstatat@plt+0x61c8>
  40936c:	ldr	x0, [sp, #24]
  409370:	ldr	x0, [x0, #24]
  409374:	ucvtf	s1, x0
  409378:	ldr	x0, [sp, #24]
  40937c:	ldr	x0, [x0, #40]
  409380:	ldr	s2, [x0]
  409384:	ldr	x0, [sp, #24]
  409388:	ldr	x0, [x0, #16]
  40938c:	ucvtf	s0, x0
  409390:	fmul	s0, s2, s0
  409394:	fcmpe	s1, s0
  409398:	b.pl	409464 <__fxstatat@plt+0x7224>  // b.nfrst
  40939c:	ldr	x0, [sp, #24]
  4093a0:	ldr	x0, [x0, #40]
  4093a4:	str	x0, [sp, #56]
  4093a8:	ldr	x0, [sp, #56]
  4093ac:	ldrb	w0, [x0, #16]
  4093b0:	cmp	w0, #0x0
  4093b4:	b.eq	4093d8 <__fxstatat@plt+0x7198>  // b.none
  4093b8:	ldr	x0, [sp, #24]
  4093bc:	ldr	x0, [x0, #16]
  4093c0:	ucvtf	s1, x0
  4093c4:	ldr	x0, [sp, #56]
  4093c8:	ldr	s0, [x0, #4]
  4093cc:	fmul	s0, s1, s0
  4093d0:	fcvtzu	x0, s0
  4093d4:	b	409400 <__fxstatat@plt+0x71c0>
  4093d8:	ldr	x0, [sp, #24]
  4093dc:	ldr	x0, [x0, #16]
  4093e0:	ucvtf	s1, x0
  4093e4:	ldr	x0, [sp, #56]
  4093e8:	ldr	s0, [x0, #4]
  4093ec:	fmul	s1, s1, s0
  4093f0:	ldr	x0, [sp, #56]
  4093f4:	ldr	s0, [x0, #8]
  4093f8:	fmul	s0, s1, s0
  4093fc:	fcvtzu	x0, s0
  409400:	str	x0, [sp, #48]
  409404:	ldr	x1, [sp, #48]
  409408:	ldr	x0, [sp, #24]
  40940c:	bl	408dfc <__fxstatat@plt+0x6bbc>
  409410:	and	w0, w0, #0xff
  409414:	eor	w0, w0, #0x1
  409418:	and	w0, w0, #0xff
  40941c:	cmp	w0, #0x0
  409420:	b.eq	409464 <__fxstatat@plt+0x7224>  // b.none
  409424:	ldr	x0, [sp, #24]
  409428:	ldr	x0, [x0, #72]
  40942c:	str	x0, [sp, #72]
  409430:	b	409450 <__fxstatat@plt+0x7210>
  409434:	ldr	x0, [sp, #72]
  409438:	ldr	x0, [x0, #8]
  40943c:	str	x0, [sp, #40]
  409440:	ldr	x0, [sp, #72]
  409444:	bl	402050 <free@plt>
  409448:	ldr	x0, [sp, #40]
  40944c:	str	x0, [sp, #72]
  409450:	ldr	x0, [sp, #72]
  409454:	cmp	x0, #0x0
  409458:	b.ne	409434 <__fxstatat@plt+0x71f4>  // b.any
  40945c:	ldr	x0, [sp, #24]
  409460:	str	xzr, [x0, #72]
  409464:	ldr	x0, [sp, #64]
  409468:	ldp	x29, x30, [sp], #80
  40946c:	ret
  409470:	stp	x29, x30, [sp, #-48]!
  409474:	mov	x29, sp
  409478:	str	x0, [sp, #24]
  40947c:	str	x1, [sp, #16]
  409480:	ldr	x0, [sp, #24]
  409484:	str	x0, [sp, #40]
  409488:	ldr	x0, [sp, #40]
  40948c:	ldr	x0, [x0]
  409490:	ldr	x1, [sp, #16]
  409494:	bl	4106d8 <__fxstatat@plt+0xe498>
  409498:	str	x0, [sp, #32]
  40949c:	ldr	x0, [sp, #40]
  4094a0:	ldr	x1, [x0, #8]
  4094a4:	ldr	x0, [sp, #32]
  4094a8:	eor	x0, x1, x0
  4094ac:	ldr	x1, [sp, #16]
  4094b0:	udiv	x2, x0, x1
  4094b4:	ldr	x1, [sp, #16]
  4094b8:	mul	x1, x2, x1
  4094bc:	sub	x0, x0, x1
  4094c0:	ldp	x29, x30, [sp], #48
  4094c4:	ret
  4094c8:	sub	sp, sp, #0x20
  4094cc:	str	x0, [sp, #8]
  4094d0:	str	x1, [sp]
  4094d4:	ldr	x0, [sp, #8]
  4094d8:	str	x0, [sp, #24]
  4094dc:	ldr	x0, [sp, #24]
  4094e0:	ldr	x0, [x0, #8]
  4094e4:	ldr	x1, [sp]
  4094e8:	udiv	x2, x0, x1
  4094ec:	ldr	x1, [sp]
  4094f0:	mul	x1, x2, x1
  4094f4:	sub	x0, x0, x1
  4094f8:	add	sp, sp, #0x20
  4094fc:	ret
  409500:	stp	x29, x30, [sp, #-48]!
  409504:	mov	x29, sp
  409508:	str	x0, [sp, #24]
  40950c:	str	x1, [sp, #16]
  409510:	ldr	x0, [sp, #24]
  409514:	str	x0, [sp, #40]
  409518:	ldr	x0, [sp, #16]
  40951c:	str	x0, [sp, #32]
  409520:	ldr	x0, [sp, #40]
  409524:	ldr	x1, [x0, #8]
  409528:	ldr	x0, [sp, #32]
  40952c:	ldr	x0, [x0, #8]
  409530:	cmp	x1, x0
  409534:	b.ne	409580 <__fxstatat@plt+0x7340>  // b.any
  409538:	ldr	x0, [sp, #40]
  40953c:	ldr	x1, [x0, #16]
  409540:	ldr	x0, [sp, #32]
  409544:	ldr	x0, [x0, #16]
  409548:	cmp	x1, x0
  40954c:	b.ne	409580 <__fxstatat@plt+0x7340>  // b.any
  409550:	ldr	x0, [sp, #40]
  409554:	ldr	x2, [x0]
  409558:	ldr	x0, [sp, #32]
  40955c:	ldr	x0, [x0]
  409560:	mov	x1, x0
  409564:	mov	x0, x2
  409568:	bl	40d1b4 <__fxstatat@plt+0xaf74>
  40956c:	and	w0, w0, #0xff
  409570:	cmp	w0, #0x0
  409574:	b.eq	409580 <__fxstatat@plt+0x7340>  // b.none
  409578:	mov	w0, #0x1                   	// #1
  40957c:	b	409584 <__fxstatat@plt+0x7344>
  409580:	mov	w0, #0x0                   	// #0
  409584:	and	w0, w0, #0x1
  409588:	and	w0, w0, #0xff
  40958c:	ldp	x29, x30, [sp], #48
  409590:	ret
  409594:	stp	x29, x30, [sp, #-48]!
  409598:	mov	x29, sp
  40959c:	str	x0, [sp, #24]
  4095a0:	str	x1, [sp, #16]
  4095a4:	ldr	x0, [sp, #24]
  4095a8:	str	x0, [sp, #40]
  4095ac:	ldr	x0, [sp, #16]
  4095b0:	str	x0, [sp, #32]
  4095b4:	ldr	x0, [sp, #40]
  4095b8:	ldr	x1, [x0, #8]
  4095bc:	ldr	x0, [sp, #32]
  4095c0:	ldr	x0, [x0, #8]
  4095c4:	cmp	x1, x0
  4095c8:	b.ne	409610 <__fxstatat@plt+0x73d0>  // b.any
  4095cc:	ldr	x0, [sp, #40]
  4095d0:	ldr	x1, [x0, #16]
  4095d4:	ldr	x0, [sp, #32]
  4095d8:	ldr	x0, [x0, #16]
  4095dc:	cmp	x1, x0
  4095e0:	b.ne	409610 <__fxstatat@plt+0x73d0>  // b.any
  4095e4:	ldr	x0, [sp, #40]
  4095e8:	ldr	x2, [x0]
  4095ec:	ldr	x0, [sp, #32]
  4095f0:	ldr	x0, [x0]
  4095f4:	mov	x1, x0
  4095f8:	mov	x0, x2
  4095fc:	bl	402000 <strcmp@plt>
  409600:	cmp	w0, #0x0
  409604:	b.ne	409610 <__fxstatat@plt+0x73d0>  // b.any
  409608:	mov	w0, #0x1                   	// #1
  40960c:	b	409614 <__fxstatat@plt+0x73d4>
  409610:	mov	w0, #0x0                   	// #0
  409614:	and	w0, w0, #0x1
  409618:	and	w0, w0, #0xff
  40961c:	ldp	x29, x30, [sp], #48
  409620:	ret
  409624:	stp	x29, x30, [sp, #-48]!
  409628:	mov	x29, sp
  40962c:	str	x0, [sp, #24]
  409630:	ldr	x0, [sp, #24]
  409634:	str	x0, [sp, #40]
  409638:	ldr	x0, [sp, #40]
  40963c:	ldr	x0, [x0]
  409640:	bl	402050 <free@plt>
  409644:	ldr	x0, [sp, #40]
  409648:	bl	402050 <free@plt>
  40964c:	nop
  409650:	ldp	x29, x30, [sp], #48
  409654:	ret
  409658:	stp	x29, x30, [sp, #-64]!
  40965c:	mov	x29, sp
  409660:	str	w0, [sp, #44]
  409664:	str	q0, [sp, #16]
  409668:	ldr	w0, [sp, #44]
  40966c:	cmp	w0, #0x1
  409670:	b.eq	4096e4 <__fxstatat@plt+0x74a4>  // b.none
  409674:	adrp	x0, 415000 <__fxstatat@plt+0x12dc0>
  409678:	add	x0, x0, #0xfb0
  40967c:	ldr	q1, [x0]
  409680:	ldr	q0, [sp, #16]
  409684:	bl	412b44 <__fxstatat@plt+0x10904>
  409688:	cmp	w0, #0x0
  40968c:	b.ge	4096e4 <__fxstatat@plt+0x74a4>  // b.tcont
  409690:	ldr	q0, [sp, #16]
  409694:	bl	414524 <__fxstatat@plt+0x122e4>
  409698:	str	x0, [sp, #56]
  40969c:	ldr	w0, [sp, #44]
  4096a0:	cmp	w0, #0x0
  4096a4:	b.ne	4096cc <__fxstatat@plt+0x748c>  // b.any
  4096a8:	ldr	x0, [sp, #56]
  4096ac:	bl	4147bc <__fxstatat@plt+0x1257c>
  4096b0:	mov	v1.16b, v0.16b
  4096b4:	ldr	q0, [sp, #16]
  4096b8:	bl	4125d8 <__fxstatat@plt+0x10398>
  4096bc:	cmp	w0, #0x0
  4096c0:	b.eq	4096cc <__fxstatat@plt+0x748c>  // b.none
  4096c4:	mov	w0, #0x1                   	// #1
  4096c8:	b	4096d0 <__fxstatat@plt+0x7490>
  4096cc:	mov	w0, #0x0                   	// #0
  4096d0:	sxtw	x1, w0
  4096d4:	ldr	x0, [sp, #56]
  4096d8:	add	x0, x1, x0
  4096dc:	bl	4147bc <__fxstatat@plt+0x1257c>
  4096e0:	str	q0, [sp, #16]
  4096e4:	ldr	q0, [sp, #16]
  4096e8:	ldp	x29, x30, [sp], #64
  4096ec:	ret
  4096f0:	stp	x29, x30, [sp, #-144]!
  4096f4:	mov	x29, sp
  4096f8:	str	x19, [sp, #16]
  4096fc:	str	x0, [sp, #56]
  409700:	str	x1, [sp, #48]
  409704:	str	x2, [sp, #40]
  409708:	str	x3, [sp, #32]
  40970c:	mov	x0, #0xffffffffffffffff    	// #-1
  409710:	str	x0, [sp, #136]
  409714:	ldr	x0, [sp, #32]
  409718:	bl	401d10 <strlen@plt>
  40971c:	str	x0, [sp, #120]
  409720:	ldr	x0, [sp, #48]
  409724:	str	x0, [sp, #128]
  409728:	add	x0, sp, #0x48
  40972c:	ldr	x2, [sp, #48]
  409730:	ldr	x1, [sp, #56]
  409734:	bl	401cd0 <memcpy@plt>
  409738:	ldr	x1, [sp, #56]
  40973c:	ldr	x0, [sp, #48]
  409740:	add	x19, x1, x0
  409744:	ldr	x0, [sp, #40]
  409748:	ldrb	w0, [x0]
  40974c:	strb	w0, [sp, #119]
  409750:	ldrb	w0, [sp, #119]
  409754:	cmp	w0, #0x0
  409758:	b.eq	409784 <__fxstatat@plt+0x7544>  // b.none
  40975c:	ldrb	w0, [sp, #119]
  409760:	cmp	w0, #0xff
  409764:	b.eq	409770 <__fxstatat@plt+0x7530>  // b.none
  409768:	ldrb	w0, [sp, #119]
  40976c:	b	409774 <__fxstatat@plt+0x7534>
  409770:	ldr	x0, [sp, #128]
  409774:	str	x0, [sp, #136]
  409778:	ldr	x0, [sp, #40]
  40977c:	add	x0, x0, #0x1
  409780:	str	x0, [sp, #40]
  409784:	ldr	x1, [sp, #128]
  409788:	ldr	x0, [sp, #136]
  40978c:	cmp	x1, x0
  409790:	b.cs	40979c <__fxstatat@plt+0x755c>  // b.hs, b.nlast
  409794:	ldr	x0, [sp, #128]
  409798:	str	x0, [sp, #136]
  40979c:	ldr	x0, [sp, #136]
  4097a0:	neg	x0, x0
  4097a4:	add	x19, x19, x0
  4097a8:	ldr	x1, [sp, #128]
  4097ac:	ldr	x0, [sp, #136]
  4097b0:	sub	x0, x1, x0
  4097b4:	str	x0, [sp, #128]
  4097b8:	add	x1, sp, #0x48
  4097bc:	ldr	x0, [sp, #128]
  4097c0:	add	x0, x1, x0
  4097c4:	ldr	x2, [sp, #136]
  4097c8:	mov	x1, x0
  4097cc:	mov	x0, x19
  4097d0:	bl	401cd0 <memcpy@plt>
  4097d4:	ldr	x0, [sp, #128]
  4097d8:	cmp	x0, #0x0
  4097dc:	b.ne	4097e8 <__fxstatat@plt+0x75a8>  // b.any
  4097e0:	mov	x0, x19
  4097e4:	b	409808 <__fxstatat@plt+0x75c8>
  4097e8:	ldr	x0, [sp, #120]
  4097ec:	neg	x0, x0
  4097f0:	add	x19, x19, x0
  4097f4:	ldr	x2, [sp, #120]
  4097f8:	ldr	x1, [sp, #32]
  4097fc:	mov	x0, x19
  409800:	bl	401cd0 <memcpy@plt>
  409804:	b	409744 <__fxstatat@plt+0x7504>
  409808:	ldr	x19, [sp, #16]
  40980c:	ldp	x29, x30, [sp], #144
  409810:	ret
  409814:	stp	x29, x30, [sp, #-320]!
  409818:	mov	x29, sp
  40981c:	str	x0, [sp, #72]
  409820:	str	x1, [sp, #64]
  409824:	str	w2, [sp, #60]
  409828:	str	x3, [sp, #48]
  40982c:	str	x4, [sp, #40]
  409830:	ldr	w0, [sp, #60]
  409834:	and	w0, w0, #0x3
  409838:	str	w0, [sp, #196]
  40983c:	ldr	w0, [sp, #60]
  409840:	and	w0, w0, #0x20
  409844:	cmp	w0, #0x0
  409848:	b.eq	409854 <__fxstatat@plt+0x7614>  // b.none
  40984c:	mov	w0, #0x400                 	// #1024
  409850:	b	409858 <__fxstatat@plt+0x7618>
  409854:	mov	w0, #0x3e8                 	// #1000
  409858:	str	w0, [sp, #192]
  40985c:	mov	w0, #0xffffffff            	// #-1
  409860:	str	w0, [sp, #304]
  409864:	mov	w0, #0x8                   	// #8
  409868:	str	w0, [sp, #188]
  40986c:	adrp	x0, 415000 <__fxstatat@plt+0x12dc0>
  409870:	add	x0, x0, #0xf10
  409874:	str	x0, [sp, #264]
  409878:	mov	x0, #0x1                   	// #1
  40987c:	str	x0, [sp, #256]
  409880:	adrp	x0, 415000 <__fxstatat@plt+0x12dc0>
  409884:	add	x0, x0, #0xf18
  409888:	str	x0, [sp, #176]
  40988c:	adrp	x0, 415000 <__fxstatat@plt+0x12dc0>
  409890:	add	x0, x0, #0xf18
  409894:	str	x0, [sp, #248]
  409898:	bl	401e00 <localeconv@plt>
  40989c:	str	x0, [sp, #168]
  4098a0:	ldr	x0, [sp, #168]
  4098a4:	ldr	x0, [x0]
  4098a8:	bl	401d10 <strlen@plt>
  4098ac:	str	x0, [sp, #160]
  4098b0:	ldr	x0, [sp, #160]
  4098b4:	cmp	x0, #0x0
  4098b8:	b.eq	4098dc <__fxstatat@plt+0x769c>  // b.none
  4098bc:	ldr	x0, [sp, #160]
  4098c0:	cmp	x0, #0x10
  4098c4:	b.hi	4098dc <__fxstatat@plt+0x769c>  // b.pmore
  4098c8:	ldr	x0, [sp, #168]
  4098cc:	ldr	x0, [x0]
  4098d0:	str	x0, [sp, #264]
  4098d4:	ldr	x0, [sp, #160]
  4098d8:	str	x0, [sp, #256]
  4098dc:	ldr	x0, [sp, #168]
  4098e0:	ldr	x0, [x0, #16]
  4098e4:	str	x0, [sp, #176]
  4098e8:	ldr	x0, [sp, #168]
  4098ec:	ldr	x0, [x0, #8]
  4098f0:	bl	401d10 <strlen@plt>
  4098f4:	cmp	x0, #0x10
  4098f8:	b.hi	409908 <__fxstatat@plt+0x76c8>  // b.pmore
  4098fc:	ldr	x0, [sp, #168]
  409900:	ldr	x0, [x0, #8]
  409904:	str	x0, [sp, #248]
  409908:	ldr	x0, [sp, #64]
  40990c:	add	x0, x0, #0x287
  409910:	str	x0, [sp, #288]
  409914:	ldr	x0, [sp, #288]
  409918:	str	x0, [sp, #296]
  40991c:	ldr	x1, [sp, #40]
  409920:	ldr	x0, [sp, #48]
  409924:	cmp	x1, x0
  409928:	b.hi	409990 <__fxstatat@plt+0x7750>  // b.pmore
  40992c:	ldr	x0, [sp, #48]
  409930:	ldr	x1, [sp, #40]
  409934:	udiv	x2, x0, x1
  409938:	ldr	x1, [sp, #40]
  40993c:	mul	x1, x2, x1
  409940:	sub	x0, x0, x1
  409944:	cmp	x0, #0x0
  409948:	b.ne	409a80 <__fxstatat@plt+0x7840>  // b.any
  40994c:	ldr	x1, [sp, #48]
  409950:	ldr	x0, [sp, #40]
  409954:	udiv	x0, x1, x0
  409958:	str	x0, [sp, #128]
  40995c:	ldr	x1, [sp, #72]
  409960:	ldr	x0, [sp, #128]
  409964:	mul	x0, x1, x0
  409968:	str	x0, [sp, #312]
  40996c:	ldr	x1, [sp, #312]
  409970:	ldr	x0, [sp, #128]
  409974:	udiv	x0, x1, x0
  409978:	ldr	x1, [sp, #72]
  40997c:	cmp	x1, x0
  409980:	b.ne	409a80 <__fxstatat@plt+0x7840>  // b.any
  409984:	str	wzr, [sp, #308]
  409988:	str	wzr, [sp, #276]
  40998c:	b	409c90 <__fxstatat@plt+0x7a50>
  409990:	ldr	x0, [sp, #48]
  409994:	cmp	x0, #0x0
  409998:	b.eq	409a80 <__fxstatat@plt+0x7840>  // b.none
  40999c:	ldr	x0, [sp, #40]
  4099a0:	ldr	x1, [sp, #48]
  4099a4:	udiv	x2, x0, x1
  4099a8:	ldr	x1, [sp, #48]
  4099ac:	mul	x1, x2, x1
  4099b0:	sub	x0, x0, x1
  4099b4:	cmp	x0, #0x0
  4099b8:	b.ne	409a80 <__fxstatat@plt+0x7840>  // b.any
  4099bc:	ldr	x1, [sp, #40]
  4099c0:	ldr	x0, [sp, #48]
  4099c4:	udiv	x0, x1, x0
  4099c8:	str	x0, [sp, #152]
  4099cc:	ldr	x0, [sp, #72]
  4099d0:	ldr	x1, [sp, #152]
  4099d4:	udiv	x2, x0, x1
  4099d8:	ldr	x1, [sp, #152]
  4099dc:	mul	x1, x2, x1
  4099e0:	sub	x1, x0, x1
  4099e4:	mov	x0, x1
  4099e8:	lsl	x0, x0, #2
  4099ec:	add	x0, x0, x1
  4099f0:	lsl	x0, x0, #1
  4099f4:	str	x0, [sp, #144]
  4099f8:	ldr	x0, [sp, #144]
  4099fc:	ldr	x1, [sp, #152]
  409a00:	udiv	x2, x0, x1
  409a04:	ldr	x1, [sp, #152]
  409a08:	mul	x1, x2, x1
  409a0c:	sub	x0, x0, x1
  409a10:	lsl	x0, x0, #1
  409a14:	str	x0, [sp, #136]
  409a18:	ldr	x1, [sp, #72]
  409a1c:	ldr	x0, [sp, #152]
  409a20:	udiv	x0, x1, x0
  409a24:	str	x0, [sp, #312]
  409a28:	ldr	x1, [sp, #144]
  409a2c:	ldr	x0, [sp, #152]
  409a30:	udiv	x0, x1, x0
  409a34:	str	w0, [sp, #308]
  409a38:	ldr	x1, [sp, #136]
  409a3c:	ldr	x0, [sp, #152]
  409a40:	cmp	x1, x0
  409a44:	b.cs	409a5c <__fxstatat@plt+0x781c>  // b.hs, b.nlast
  409a48:	ldr	x0, [sp, #136]
  409a4c:	cmp	x0, #0x0
  409a50:	cset	w0, ne  // ne = any
  409a54:	and	w0, w0, #0xff
  409a58:	b	409a78 <__fxstatat@plt+0x7838>
  409a5c:	ldr	x1, [sp, #152]
  409a60:	ldr	x0, [sp, #136]
  409a64:	cmp	x1, x0
  409a68:	b.cs	409a74 <__fxstatat@plt+0x7834>  // b.hs, b.nlast
  409a6c:	mov	w0, #0x3                   	// #3
  409a70:	b	409a78 <__fxstatat@plt+0x7838>
  409a74:	mov	w0, #0x2                   	// #2
  409a78:	str	w0, [sp, #276]
  409a7c:	b	409c90 <__fxstatat@plt+0x7a50>
  409a80:	ldr	x0, [sp, #40]
  409a84:	bl	4147bc <__fxstatat@plt+0x1257c>
  409a88:	str	q0, [sp, #112]
  409a8c:	ldr	x0, [sp, #72]
  409a90:	bl	4147bc <__fxstatat@plt+0x1257c>
  409a94:	str	q0, [sp, #16]
  409a98:	ldr	x0, [sp, #48]
  409a9c:	bl	4147bc <__fxstatat@plt+0x1257c>
  409aa0:	ldr	q1, [sp, #112]
  409aa4:	bl	410ed8 <__fxstatat@plt+0xec98>
  409aa8:	mov	v1.16b, v0.16b
  409aac:	ldr	q0, [sp, #16]
  409ab0:	bl	412e78 <__fxstatat@plt+0x10c38>
  409ab4:	str	q0, [sp, #96]
  409ab8:	ldr	w0, [sp, #60]
  409abc:	and	w0, w0, #0x10
  409ac0:	cmp	w0, #0x0
  409ac4:	b.ne	409af8 <__fxstatat@plt+0x78b8>  // b.any
  409ac8:	ldr	q0, [sp, #96]
  409acc:	ldr	w0, [sp, #196]
  409ad0:	bl	409658 <__fxstatat@plt+0x7418>
  409ad4:	adrp	x0, 415000 <__fxstatat@plt+0x12dc0>
  409ad8:	add	x1, x0, #0xf20
  409adc:	ldr	x0, [sp, #64]
  409ae0:	bl	401d80 <sprintf@plt>
  409ae4:	ldr	x0, [sp, #64]
  409ae8:	bl	401d10 <strlen@plt>
  409aec:	str	x0, [sp, #240]
  409af0:	str	xzr, [sp, #232]
  409af4:	b	409c50 <__fxstatat@plt+0x7a10>
  409af8:	adrp	x0, 415000 <__fxstatat@plt+0x12dc0>
  409afc:	add	x0, x0, #0xfc0
  409b00:	ldr	q0, [x0]
  409b04:	str	q0, [sp, #208]
  409b08:	str	wzr, [sp, #304]
  409b0c:	ldr	w0, [sp, #192]
  409b10:	bl	4143ac <__fxstatat@plt+0x1216c>
  409b14:	mov	v1.16b, v0.16b
  409b18:	ldr	q0, [sp, #208]
  409b1c:	bl	412e78 <__fxstatat@plt+0x10c38>
  409b20:	str	q0, [sp, #208]
  409b24:	ldr	w0, [sp, #304]
  409b28:	add	w0, w0, #0x1
  409b2c:	str	w0, [sp, #304]
  409b30:	ldr	w0, [sp, #192]
  409b34:	bl	4143ac <__fxstatat@plt+0x1216c>
  409b38:	ldr	q1, [sp, #208]
  409b3c:	bl	412e78 <__fxstatat@plt+0x10c38>
  409b40:	mov	v1.16b, v0.16b
  409b44:	ldr	q0, [sp, #96]
  409b48:	bl	412810 <__fxstatat@plt+0x105d0>
  409b4c:	cmp	w0, #0x0
  409b50:	b.lt	409b64 <__fxstatat@plt+0x7924>  // b.tstop
  409b54:	ldr	w1, [sp, #304]
  409b58:	ldr	w0, [sp, #188]
  409b5c:	cmp	w1, w0
  409b60:	b.lt	409b0c <__fxstatat@plt+0x78cc>  // b.tstop
  409b64:	ldr	q1, [sp, #208]
  409b68:	ldr	q0, [sp, #96]
  409b6c:	bl	410ed8 <__fxstatat@plt+0xec98>
  409b70:	str	q0, [sp, #96]
  409b74:	ldr	q0, [sp, #96]
  409b78:	ldr	w0, [sp, #196]
  409b7c:	bl	409658 <__fxstatat@plt+0x7418>
  409b80:	adrp	x0, 415000 <__fxstatat@plt+0x12dc0>
  409b84:	add	x1, x0, #0xf28
  409b88:	ldr	x0, [sp, #64]
  409b8c:	bl	401d80 <sprintf@plt>
  409b90:	ldr	x0, [sp, #64]
  409b94:	bl	401d10 <strlen@plt>
  409b98:	str	x0, [sp, #240]
  409b9c:	ldr	x0, [sp, #256]
  409ba0:	add	x0, x0, #0x1
  409ba4:	str	x0, [sp, #232]
  409ba8:	ldr	w0, [sp, #60]
  409bac:	and	w0, w0, #0x20
  409bb0:	cmp	w0, #0x0
  409bb4:	cset	w0, eq  // eq = none
  409bb8:	and	w0, w0, #0xff
  409bbc:	and	x1, x0, #0xff
  409bc0:	ldr	x0, [sp, #232]
  409bc4:	add	x0, x1, x0
  409bc8:	add	x0, x0, #0x1
  409bcc:	ldr	x1, [sp, #240]
  409bd0:	cmp	x1, x0
  409bd4:	b.hi	409c04 <__fxstatat@plt+0x79c4>  // b.pmore
  409bd8:	ldr	w0, [sp, #60]
  409bdc:	and	w0, w0, #0x8
  409be0:	cmp	w0, #0x0
  409be4:	b.eq	409c50 <__fxstatat@plt+0x7a10>  // b.none
  409be8:	ldr	x0, [sp, #240]
  409bec:	sub	x0, x0, #0x1
  409bf0:	ldr	x1, [sp, #64]
  409bf4:	add	x0, x1, x0
  409bf8:	ldrb	w0, [x0]
  409bfc:	cmp	w0, #0x30
  409c00:	b.ne	409c50 <__fxstatat@plt+0x7a10>  // b.any
  409c04:	adrp	x0, 415000 <__fxstatat@plt+0x12dc0>
  409c08:	add	x0, x0, #0xfd0
  409c0c:	ldr	q1, [x0]
  409c10:	ldr	q0, [sp, #96]
  409c14:	bl	412e78 <__fxstatat@plt+0x10c38>
  409c18:	ldr	w0, [sp, #196]
  409c1c:	bl	409658 <__fxstatat@plt+0x7418>
  409c20:	adrp	x0, 415000 <__fxstatat@plt+0x12dc0>
  409c24:	add	x0, x0, #0xfd0
  409c28:	ldr	q1, [x0]
  409c2c:	bl	410ed8 <__fxstatat@plt+0xec98>
  409c30:	adrp	x0, 415000 <__fxstatat@plt+0x12dc0>
  409c34:	add	x1, x0, #0xf20
  409c38:	ldr	x0, [sp, #64]
  409c3c:	bl	401d80 <sprintf@plt>
  409c40:	ldr	x0, [sp, #64]
  409c44:	bl	401d10 <strlen@plt>
  409c48:	str	x0, [sp, #240]
  409c4c:	str	xzr, [sp, #232]
  409c50:	ldr	x0, [sp, #240]
  409c54:	neg	x0, x0
  409c58:	ldr	x1, [sp, #288]
  409c5c:	add	x0, x1, x0
  409c60:	str	x0, [sp, #296]
  409c64:	ldr	x2, [sp, #240]
  409c68:	ldr	x1, [sp, #64]
  409c6c:	ldr	x0, [sp, #296]
  409c70:	bl	401ce0 <memmove@plt>
  409c74:	ldr	x1, [sp, #240]
  409c78:	ldr	x0, [sp, #232]
  409c7c:	sub	x0, x1, x0
  409c80:	ldr	x1, [sp, #296]
  409c84:	add	x0, x1, x0
  409c88:	str	x0, [sp, #280]
  409c8c:	b	40a06c <__fxstatat@plt+0x7e2c>
  409c90:	ldr	w0, [sp, #60]
  409c94:	and	w0, w0, #0x10
  409c98:	cmp	w0, #0x0
  409c9c:	b.eq	409ecc <__fxstatat@plt+0x7c8c>  // b.none
  409ca0:	str	wzr, [sp, #304]
  409ca4:	ldr	w0, [sp, #192]
  409ca8:	ldr	x1, [sp, #312]
  409cac:	cmp	x1, x0
  409cb0:	b.cc	409ecc <__fxstatat@plt+0x7c8c>  // b.lo, b.ul, b.last
  409cb4:	ldr	w1, [sp, #192]
  409cb8:	ldr	x0, [sp, #312]
  409cbc:	udiv	x2, x0, x1
  409cc0:	mul	x1, x2, x1
  409cc4:	sub	x0, x0, x1
  409cc8:	mov	w1, w0
  409ccc:	mov	w0, w1
  409cd0:	lsl	w0, w0, #2
  409cd4:	add	w0, w0, w1
  409cd8:	lsl	w0, w0, #1
  409cdc:	mov	w1, w0
  409ce0:	ldr	w0, [sp, #308]
  409ce4:	add	w0, w1, w0
  409ce8:	str	w0, [sp, #92]
  409cec:	ldr	w0, [sp, #92]
  409cf0:	ldr	w1, [sp, #192]
  409cf4:	udiv	w2, w0, w1
  409cf8:	ldr	w1, [sp, #192]
  409cfc:	mul	w1, w2, w1
  409d00:	sub	w0, w0, w1
  409d04:	lsl	w0, w0, #1
  409d08:	ldr	w1, [sp, #276]
  409d0c:	asr	w1, w1, #1
  409d10:	add	w0, w0, w1
  409d14:	str	w0, [sp, #88]
  409d18:	ldr	w0, [sp, #192]
  409d1c:	ldr	x1, [sp, #312]
  409d20:	udiv	x0, x1, x0
  409d24:	str	x0, [sp, #312]
  409d28:	ldr	w1, [sp, #92]
  409d2c:	ldr	w0, [sp, #192]
  409d30:	udiv	w0, w1, w0
  409d34:	str	w0, [sp, #308]
  409d38:	ldr	w1, [sp, #88]
  409d3c:	ldr	w0, [sp, #192]
  409d40:	cmp	w1, w0
  409d44:	b.cs	409d64 <__fxstatat@plt+0x7b24>  // b.hs, b.nlast
  409d48:	ldr	w1, [sp, #276]
  409d4c:	ldr	w0, [sp, #88]
  409d50:	add	w0, w1, w0
  409d54:	cmp	w0, #0x0
  409d58:	cset	w0, ne  // ne = any
  409d5c:	and	w0, w0, #0xff
  409d60:	b	409d88 <__fxstatat@plt+0x7b48>
  409d64:	ldr	w1, [sp, #276]
  409d68:	ldr	w0, [sp, #88]
  409d6c:	add	w0, w1, w0
  409d70:	ldr	w1, [sp, #192]
  409d74:	cmp	w1, w0
  409d78:	b.cs	409d84 <__fxstatat@plt+0x7b44>  // b.hs, b.nlast
  409d7c:	mov	w0, #0x3                   	// #3
  409d80:	b	409d88 <__fxstatat@plt+0x7b48>
  409d84:	mov	w0, #0x2                   	// #2
  409d88:	str	w0, [sp, #276]
  409d8c:	ldr	w0, [sp, #304]
  409d90:	add	w0, w0, #0x1
  409d94:	str	w0, [sp, #304]
  409d98:	ldr	w0, [sp, #192]
  409d9c:	ldr	x1, [sp, #312]
  409da0:	cmp	x1, x0
  409da4:	b.cc	409db8 <__fxstatat@plt+0x7b78>  // b.lo, b.ul, b.last
  409da8:	ldr	w1, [sp, #304]
  409dac:	ldr	w0, [sp, #188]
  409db0:	cmp	w1, w0
  409db4:	b.lt	409cb4 <__fxstatat@plt+0x7a74>  // b.tstop
  409db8:	ldr	x0, [sp, #312]
  409dbc:	cmp	x0, #0x9
  409dc0:	b.hi	409ecc <__fxstatat@plt+0x7c8c>  // b.pmore
  409dc4:	ldr	w0, [sp, #196]
  409dc8:	cmp	w0, #0x1
  409dcc:	b.ne	409df0 <__fxstatat@plt+0x7bb0>  // b.any
  409dd0:	ldr	w0, [sp, #308]
  409dd4:	and	w1, w0, #0x1
  409dd8:	ldr	w0, [sp, #276]
  409ddc:	add	w0, w1, w0
  409de0:	cmp	w0, #0x2
  409de4:	cset	w0, gt
  409de8:	and	w0, w0, #0xff
  409dec:	b	409e1c <__fxstatat@plt+0x7bdc>
  409df0:	ldr	w0, [sp, #196]
  409df4:	cmp	w0, #0x0
  409df8:	b.ne	409e10 <__fxstatat@plt+0x7bd0>  // b.any
  409dfc:	ldr	w0, [sp, #276]
  409e00:	cmp	w0, #0x0
  409e04:	b.le	409e10 <__fxstatat@plt+0x7bd0>
  409e08:	mov	w0, #0x1                   	// #1
  409e0c:	b	409e14 <__fxstatat@plt+0x7bd4>
  409e10:	mov	w0, #0x0                   	// #0
  409e14:	and	w0, w0, #0x1
  409e18:	and	w0, w0, #0xff
  409e1c:	cmp	w0, #0x0
  409e20:	b.eq	409e50 <__fxstatat@plt+0x7c10>  // b.none
  409e24:	ldr	w0, [sp, #308]
  409e28:	add	w0, w0, #0x1
  409e2c:	str	w0, [sp, #308]
  409e30:	str	wzr, [sp, #276]
  409e34:	ldr	w0, [sp, #308]
  409e38:	cmp	w0, #0xa
  409e3c:	b.ne	409e50 <__fxstatat@plt+0x7c10>  // b.any
  409e40:	ldr	x0, [sp, #312]
  409e44:	add	x0, x0, #0x1
  409e48:	str	x0, [sp, #312]
  409e4c:	str	wzr, [sp, #308]
  409e50:	ldr	x0, [sp, #312]
  409e54:	cmp	x0, #0x9
  409e58:	b.hi	409ecc <__fxstatat@plt+0x7c8c>  // b.pmore
  409e5c:	ldr	w0, [sp, #308]
  409e60:	cmp	w0, #0x0
  409e64:	b.ne	409e78 <__fxstatat@plt+0x7c38>  // b.any
  409e68:	ldr	w0, [sp, #60]
  409e6c:	and	w0, w0, #0x8
  409e70:	cmp	w0, #0x0
  409e74:	b.ne	409ecc <__fxstatat@plt+0x7c8c>  // b.any
  409e78:	ldr	w0, [sp, #308]
  409e7c:	and	w0, w0, #0xff
  409e80:	ldr	x1, [sp, #296]
  409e84:	sub	x1, x1, #0x1
  409e88:	str	x1, [sp, #296]
  409e8c:	add	w0, w0, #0x30
  409e90:	and	w1, w0, #0xff
  409e94:	ldr	x0, [sp, #296]
  409e98:	strb	w1, [x0]
  409e9c:	ldr	x0, [sp, #256]
  409ea0:	neg	x0, x0
  409ea4:	ldr	x1, [sp, #296]
  409ea8:	add	x0, x1, x0
  409eac:	str	x0, [sp, #296]
  409eb0:	ldr	x2, [sp, #256]
  409eb4:	ldr	x1, [sp, #264]
  409eb8:	ldr	x0, [sp, #296]
  409ebc:	bl	401cd0 <memcpy@plt>
  409ec0:	str	wzr, [sp, #276]
  409ec4:	ldr	w0, [sp, #276]
  409ec8:	str	w0, [sp, #308]
  409ecc:	ldr	w0, [sp, #196]
  409ed0:	cmp	w0, #0x1
  409ed4:	b.ne	409f10 <__fxstatat@plt+0x7cd0>  // b.any
  409ed8:	ldrsw	x1, [sp, #276]
  409edc:	ldr	x0, [sp, #312]
  409ee0:	and	x0, x0, #0x1
  409ee4:	add	x0, x1, x0
  409ee8:	cmp	x0, #0x0
  409eec:	cset	w0, ne  // ne = any
  409ef0:	and	w0, w0, #0xff
  409ef4:	mov	w1, w0
  409ef8:	ldr	w0, [sp, #308]
  409efc:	add	w0, w1, w0
  409f00:	cmp	w0, #0x5
  409f04:	cset	w0, gt
  409f08:	and	w0, w0, #0xff
  409f0c:	b	409f44 <__fxstatat@plt+0x7d04>
  409f10:	ldr	w0, [sp, #196]
  409f14:	cmp	w0, #0x0
  409f18:	b.ne	409f38 <__fxstatat@plt+0x7cf8>  // b.any
  409f1c:	ldr	w1, [sp, #308]
  409f20:	ldr	w0, [sp, #276]
  409f24:	add	w0, w1, w0
  409f28:	cmp	w0, #0x0
  409f2c:	b.le	409f38 <__fxstatat@plt+0x7cf8>
  409f30:	mov	w0, #0x1                   	// #1
  409f34:	b	409f3c <__fxstatat@plt+0x7cfc>
  409f38:	mov	w0, #0x0                   	// #0
  409f3c:	and	w0, w0, #0x1
  409f40:	and	w0, w0, #0xff
  409f44:	cmp	w0, #0x0
  409f48:	b.eq	409fe8 <__fxstatat@plt+0x7da8>  // b.none
  409f4c:	ldr	x0, [sp, #312]
  409f50:	add	x0, x0, #0x1
  409f54:	str	x0, [sp, #312]
  409f58:	ldr	w0, [sp, #60]
  409f5c:	and	w0, w0, #0x10
  409f60:	cmp	w0, #0x0
  409f64:	b.eq	409fe8 <__fxstatat@plt+0x7da8>  // b.none
  409f68:	ldr	w0, [sp, #192]
  409f6c:	ldr	x1, [sp, #312]
  409f70:	cmp	x1, x0
  409f74:	b.ne	409fe8 <__fxstatat@plt+0x7da8>  // b.any
  409f78:	ldr	w1, [sp, #304]
  409f7c:	ldr	w0, [sp, #188]
  409f80:	cmp	w1, w0
  409f84:	b.ge	409fe8 <__fxstatat@plt+0x7da8>  // b.tcont
  409f88:	ldr	w0, [sp, #304]
  409f8c:	add	w0, w0, #0x1
  409f90:	str	w0, [sp, #304]
  409f94:	ldr	w0, [sp, #60]
  409f98:	and	w0, w0, #0x8
  409f9c:	cmp	w0, #0x0
  409fa0:	b.ne	409fe0 <__fxstatat@plt+0x7da0>  // b.any
  409fa4:	ldr	x0, [sp, #296]
  409fa8:	sub	x0, x0, #0x1
  409fac:	str	x0, [sp, #296]
  409fb0:	ldr	x0, [sp, #296]
  409fb4:	mov	w1, #0x30                  	// #48
  409fb8:	strb	w1, [x0]
  409fbc:	ldr	x0, [sp, #256]
  409fc0:	neg	x0, x0
  409fc4:	ldr	x1, [sp, #296]
  409fc8:	add	x0, x1, x0
  409fcc:	str	x0, [sp, #296]
  409fd0:	ldr	x2, [sp, #256]
  409fd4:	ldr	x1, [sp, #264]
  409fd8:	ldr	x0, [sp, #296]
  409fdc:	bl	401cd0 <memcpy@plt>
  409fe0:	mov	x0, #0x1                   	// #1
  409fe4:	str	x0, [sp, #312]
  409fe8:	ldr	x0, [sp, #296]
  409fec:	str	x0, [sp, #280]
  409ff0:	ldr	x2, [sp, #312]
  409ff4:	mov	x0, #0xcccccccccccccccc    	// #-3689348814741910324
  409ff8:	movk	x0, #0xcccd
  409ffc:	umulh	x0, x2, x0
  40a000:	lsr	x1, x0, #3
  40a004:	mov	x0, x1
  40a008:	lsl	x0, x0, #2
  40a00c:	add	x0, x0, x1
  40a010:	lsl	x0, x0, #1
  40a014:	sub	x1, x2, x0
  40a018:	mov	w0, w1
  40a01c:	str	w0, [sp, #84]
  40a020:	ldr	w0, [sp, #84]
  40a024:	and	w0, w0, #0xff
  40a028:	ldr	x1, [sp, #296]
  40a02c:	sub	x1, x1, #0x1
  40a030:	str	x1, [sp, #296]
  40a034:	add	w0, w0, #0x30
  40a038:	and	w1, w0, #0xff
  40a03c:	ldr	x0, [sp, #296]
  40a040:	strb	w1, [x0]
  40a044:	ldr	x1, [sp, #312]
  40a048:	mov	x0, #0xcccccccccccccccc    	// #-3689348814741910324
  40a04c:	movk	x0, #0xcccd
  40a050:	umulh	x0, x1, x0
  40a054:	lsr	x0, x0, #3
  40a058:	str	x0, [sp, #312]
  40a05c:	ldr	x0, [sp, #312]
  40a060:	cmp	x0, #0x0
  40a064:	b.ne	409ff0 <__fxstatat@plt+0x7db0>  // b.any
  40a068:	nop
  40a06c:	ldr	w0, [sp, #60]
  40a070:	and	w0, w0, #0x4
  40a074:	cmp	w0, #0x0
  40a078:	b.eq	40a0a0 <__fxstatat@plt+0x7e60>  // b.none
  40a07c:	ldr	x1, [sp, #280]
  40a080:	ldr	x0, [sp, #296]
  40a084:	sub	x0, x1, x0
  40a088:	ldr	x3, [sp, #248]
  40a08c:	ldr	x2, [sp, #176]
  40a090:	mov	x1, x0
  40a094:	ldr	x0, [sp, #296]
  40a098:	bl	4096f0 <__fxstatat@plt+0x74b0>
  40a09c:	str	x0, [sp, #296]
  40a0a0:	ldr	w0, [sp, #60]
  40a0a4:	and	w0, w0, #0x80
  40a0a8:	cmp	w0, #0x0
  40a0ac:	b.eq	40a1f0 <__fxstatat@plt+0x7fb0>  // b.none
  40a0b0:	ldr	w0, [sp, #304]
  40a0b4:	cmp	w0, #0x0
  40a0b8:	b.ge	40a110 <__fxstatat@plt+0x7ed0>  // b.tcont
  40a0bc:	str	wzr, [sp, #304]
  40a0c0:	mov	x0, #0x1                   	// #1
  40a0c4:	str	x0, [sp, #200]
  40a0c8:	b	40a0f8 <__fxstatat@plt+0x7eb8>
  40a0cc:	ldr	w0, [sp, #304]
  40a0d0:	add	w0, w0, #0x1
  40a0d4:	str	w0, [sp, #304]
  40a0d8:	ldr	w1, [sp, #304]
  40a0dc:	ldr	w0, [sp, #188]
  40a0e0:	cmp	w1, w0
  40a0e4:	b.eq	40a10c <__fxstatat@plt+0x7ecc>  // b.none
  40a0e8:	ldr	w0, [sp, #192]
  40a0ec:	ldr	x1, [sp, #200]
  40a0f0:	mul	x0, x1, x0
  40a0f4:	str	x0, [sp, #200]
  40a0f8:	ldr	x1, [sp, #200]
  40a0fc:	ldr	x0, [sp, #40]
  40a100:	cmp	x1, x0
  40a104:	b.cc	40a0cc <__fxstatat@plt+0x7e8c>  // b.lo, b.ul, b.last
  40a108:	b	40a110 <__fxstatat@plt+0x7ed0>
  40a10c:	nop
  40a110:	ldr	w0, [sp, #60]
  40a114:	and	w1, w0, #0x100
  40a118:	ldr	w0, [sp, #304]
  40a11c:	orr	w0, w1, w0
  40a120:	cmp	w0, #0x0
  40a124:	b.eq	40a14c <__fxstatat@plt+0x7f0c>  // b.none
  40a128:	ldr	w0, [sp, #60]
  40a12c:	and	w0, w0, #0x40
  40a130:	cmp	w0, #0x0
  40a134:	b.eq	40a14c <__fxstatat@plt+0x7f0c>  // b.none
  40a138:	ldr	x0, [sp, #288]
  40a13c:	add	x1, x0, #0x1
  40a140:	str	x1, [sp, #288]
  40a144:	mov	w1, #0x20                  	// #32
  40a148:	strb	w1, [x0]
  40a14c:	ldr	w0, [sp, #304]
  40a150:	cmp	w0, #0x0
  40a154:	b.eq	40a19c <__fxstatat@plt+0x7f5c>  // b.none
  40a158:	ldr	w0, [sp, #60]
  40a15c:	and	w0, w0, #0x20
  40a160:	cmp	w0, #0x0
  40a164:	b.ne	40a174 <__fxstatat@plt+0x7f34>  // b.any
  40a168:	ldr	w0, [sp, #304]
  40a16c:	cmp	w0, #0x1
  40a170:	b.eq	40a188 <__fxstatat@plt+0x7f48>  // b.none
  40a174:	adrp	x0, 415000 <__fxstatat@plt+0x12dc0>
  40a178:	add	x1, x0, #0xf00
  40a17c:	ldrsw	x0, [sp, #304]
  40a180:	ldrb	w1, [x1, x0]
  40a184:	b	40a18c <__fxstatat@plt+0x7f4c>
  40a188:	mov	w1, #0x6b                  	// #107
  40a18c:	ldr	x0, [sp, #288]
  40a190:	add	x2, x0, #0x1
  40a194:	str	x2, [sp, #288]
  40a198:	strb	w1, [x0]
  40a19c:	ldr	w0, [sp, #60]
  40a1a0:	and	w0, w0, #0x100
  40a1a4:	cmp	w0, #0x0
  40a1a8:	b.eq	40a1f0 <__fxstatat@plt+0x7fb0>  // b.none
  40a1ac:	ldr	w0, [sp, #60]
  40a1b0:	and	w0, w0, #0x20
  40a1b4:	cmp	w0, #0x0
  40a1b8:	b.eq	40a1dc <__fxstatat@plt+0x7f9c>  // b.none
  40a1bc:	ldr	w0, [sp, #304]
  40a1c0:	cmp	w0, #0x0
  40a1c4:	b.eq	40a1dc <__fxstatat@plt+0x7f9c>  // b.none
  40a1c8:	ldr	x0, [sp, #288]
  40a1cc:	add	x1, x0, #0x1
  40a1d0:	str	x1, [sp, #288]
  40a1d4:	mov	w1, #0x69                  	// #105
  40a1d8:	strb	w1, [x0]
  40a1dc:	ldr	x0, [sp, #288]
  40a1e0:	add	x1, x0, #0x1
  40a1e4:	str	x1, [sp, #288]
  40a1e8:	mov	w1, #0x42                  	// #66
  40a1ec:	strb	w1, [x0]
  40a1f0:	ldr	x0, [sp, #288]
  40a1f4:	strb	wzr, [x0]
  40a1f8:	ldr	x0, [sp, #296]
  40a1fc:	ldp	x29, x30, [sp], #320
  40a200:	ret
  40a204:	stp	x29, x30, [sp, #-16]!
  40a208:	mov	x29, sp
  40a20c:	adrp	x0, 415000 <__fxstatat@plt+0x12dc0>
  40a210:	add	x0, x0, #0xf68
  40a214:	bl	4021f0 <getenv@plt>
  40a218:	cmp	x0, #0x0
  40a21c:	b.eq	40a228 <__fxstatat@plt+0x7fe8>  // b.none
  40a220:	mov	x0, #0x200                 	// #512
  40a224:	b	40a22c <__fxstatat@plt+0x7fec>
  40a228:	mov	x0, #0x400                 	// #1024
  40a22c:	ldp	x29, x30, [sp], #16
  40a230:	ret
  40a234:	stp	x29, x30, [sp, #-80]!
  40a238:	mov	x29, sp
  40a23c:	str	x0, [sp, #40]
  40a240:	str	x1, [sp, #32]
  40a244:	str	x2, [sp, #24]
  40a248:	str	wzr, [sp, #76]
  40a24c:	ldr	x0, [sp, #40]
  40a250:	cmp	x0, #0x0
  40a254:	b.ne	40a2a4 <__fxstatat@plt+0x8064>  // b.any
  40a258:	adrp	x0, 415000 <__fxstatat@plt+0x12dc0>
  40a25c:	add	x0, x0, #0xf78
  40a260:	bl	4021f0 <getenv@plt>
  40a264:	str	x0, [sp, #40]
  40a268:	ldr	x0, [sp, #40]
  40a26c:	cmp	x0, #0x0
  40a270:	b.ne	40a2a4 <__fxstatat@plt+0x8064>  // b.any
  40a274:	adrp	x0, 415000 <__fxstatat@plt+0x12dc0>
  40a278:	add	x0, x0, #0xf88
  40a27c:	bl	4021f0 <getenv@plt>
  40a280:	str	x0, [sp, #40]
  40a284:	ldr	x0, [sp, #40]
  40a288:	cmp	x0, #0x0
  40a28c:	b.ne	40a2a4 <__fxstatat@plt+0x8064>  // b.any
  40a290:	bl	40a204 <__fxstatat@plt+0x7fc4>
  40a294:	mov	x1, x0
  40a298:	ldr	x0, [sp, #32]
  40a29c:	str	x1, [x0]
  40a2a0:	b	40a408 <__fxstatat@plt+0x81c8>
  40a2a4:	ldr	x0, [sp, #40]
  40a2a8:	ldrb	w0, [x0]
  40a2ac:	cmp	w0, #0x27
  40a2b0:	b.ne	40a2cc <__fxstatat@plt+0x808c>  // b.any
  40a2b4:	ldr	w0, [sp, #76]
  40a2b8:	orr	w0, w0, #0x4
  40a2bc:	str	w0, [sp, #76]
  40a2c0:	ldr	x0, [sp, #40]
  40a2c4:	add	x0, x0, #0x1
  40a2c8:	str	x0, [sp, #40]
  40a2cc:	mov	x3, #0x4                   	// #4
  40a2d0:	adrp	x0, 415000 <__fxstatat@plt+0x12dc0>
  40a2d4:	add	x2, x0, #0xf60
  40a2d8:	adrp	x0, 415000 <__fxstatat@plt+0x12dc0>
  40a2dc:	add	x1, x0, #0xf48
  40a2e0:	ldr	x0, [sp, #40]
  40a2e4:	bl	40fddc <__fxstatat@plt+0xdb9c>
  40a2e8:	str	w0, [sp, #72]
  40a2ec:	ldr	w0, [sp, #72]
  40a2f0:	cmp	w0, #0x0
  40a2f4:	b.lt	40a324 <__fxstatat@plt+0x80e4>  // b.tstop
  40a2f8:	adrp	x0, 415000 <__fxstatat@plt+0x12dc0>
  40a2fc:	add	x0, x0, #0xf60
  40a300:	ldrsw	x1, [sp, #72]
  40a304:	ldr	w0, [x0, x1, lsl #2]
  40a308:	ldr	w1, [sp, #76]
  40a30c:	orr	w0, w1, w0
  40a310:	str	w0, [sp, #76]
  40a314:	ldr	x0, [sp, #32]
  40a318:	mov	x1, #0x1                   	// #1
  40a31c:	str	x1, [x0]
  40a320:	b	40a408 <__fxstatat@plt+0x81c8>
  40a324:	add	x1, sp, #0x38
  40a328:	adrp	x0, 415000 <__fxstatat@plt+0x12dc0>
  40a32c:	add	x4, x0, #0xf98
  40a330:	ldr	x3, [sp, #32]
  40a334:	mov	w2, #0x0                   	// #0
  40a338:	ldr	x0, [sp, #40]
  40a33c:	bl	40e398 <__fxstatat@plt+0xc158>
  40a340:	str	w0, [sp, #68]
  40a344:	ldr	w0, [sp, #68]
  40a348:	cmp	w0, #0x0
  40a34c:	b.eq	40a3e0 <__fxstatat@plt+0x81a0>  // b.none
  40a350:	ldr	x0, [sp, #24]
  40a354:	str	wzr, [x0]
  40a358:	ldr	w0, [sp, #68]
  40a35c:	b	40a418 <__fxstatat@plt+0x81d8>
  40a360:	ldr	x0, [sp, #56]
  40a364:	ldr	x1, [sp, #40]
  40a368:	cmp	x1, x0
  40a36c:	b.ne	40a3d4 <__fxstatat@plt+0x8194>  // b.any
  40a370:	ldr	w0, [sp, #76]
  40a374:	orr	w0, w0, #0x80
  40a378:	str	w0, [sp, #76]
  40a37c:	ldr	x0, [sp, #56]
  40a380:	sub	x0, x0, #0x1
  40a384:	ldrb	w0, [x0]
  40a388:	cmp	w0, #0x42
  40a38c:	b.ne	40a39c <__fxstatat@plt+0x815c>  // b.any
  40a390:	ldr	w0, [sp, #76]
  40a394:	orr	w0, w0, #0x100
  40a398:	str	w0, [sp, #76]
  40a39c:	ldr	x0, [sp, #56]
  40a3a0:	sub	x0, x0, #0x1
  40a3a4:	ldrb	w0, [x0]
  40a3a8:	cmp	w0, #0x42
  40a3ac:	b.ne	40a3c4 <__fxstatat@plt+0x8184>  // b.any
  40a3b0:	ldr	x0, [sp, #56]
  40a3b4:	sub	x0, x0, #0x2
  40a3b8:	ldrb	w0, [x0]
  40a3bc:	cmp	w0, #0x69
  40a3c0:	b.ne	40a404 <__fxstatat@plt+0x81c4>  // b.any
  40a3c4:	ldr	w0, [sp, #76]
  40a3c8:	orr	w0, w0, #0x20
  40a3cc:	str	w0, [sp, #76]
  40a3d0:	b	40a404 <__fxstatat@plt+0x81c4>
  40a3d4:	ldr	x0, [sp, #40]
  40a3d8:	add	x0, x0, #0x1
  40a3dc:	str	x0, [sp, #40]
  40a3e0:	ldr	x0, [sp, #40]
  40a3e4:	ldrb	w0, [x0]
  40a3e8:	cmp	w0, #0x2f
  40a3ec:	b.ls	40a360 <__fxstatat@plt+0x8120>  // b.plast
  40a3f0:	ldr	x0, [sp, #40]
  40a3f4:	ldrb	w0, [x0]
  40a3f8:	cmp	w0, #0x39
  40a3fc:	b.hi	40a360 <__fxstatat@plt+0x8120>  // b.pmore
  40a400:	b	40a408 <__fxstatat@plt+0x81c8>
  40a404:	nop
  40a408:	ldr	x0, [sp, #24]
  40a40c:	ldr	w1, [sp, #76]
  40a410:	str	w1, [x0]
  40a414:	mov	w0, #0x0                   	// #0
  40a418:	ldp	x29, x30, [sp], #80
  40a41c:	ret
  40a420:	stp	x29, x30, [sp, #-64]!
  40a424:	mov	x29, sp
  40a428:	str	x0, [sp, #40]
  40a42c:	str	x1, [sp, #32]
  40a430:	str	x2, [sp, #24]
  40a434:	ldr	x2, [sp, #32]
  40a438:	ldr	x1, [sp, #24]
  40a43c:	ldr	x0, [sp, #40]
  40a440:	bl	40a234 <__fxstatat@plt+0x7ff4>
  40a444:	str	w0, [sp, #60]
  40a448:	ldr	x0, [sp, #24]
  40a44c:	ldr	x0, [x0]
  40a450:	cmp	x0, #0x0
  40a454:	b.ne	40a470 <__fxstatat@plt+0x8230>  // b.any
  40a458:	bl	40a204 <__fxstatat@plt+0x7fc4>
  40a45c:	mov	x1, x0
  40a460:	ldr	x0, [sp, #24]
  40a464:	str	x1, [x0]
  40a468:	mov	w0, #0x4                   	// #4
  40a46c:	str	w0, [sp, #60]
  40a470:	ldr	w0, [sp, #60]
  40a474:	ldp	x29, x30, [sp], #64
  40a478:	ret
  40a47c:	sub	sp, sp, #0x20
  40a480:	str	x0, [sp, #8]
  40a484:	str	x1, [sp]
  40a488:	ldr	x0, [sp]
  40a48c:	add	x0, x0, #0x14
  40a490:	str	x0, [sp, #24]
  40a494:	ldr	x0, [sp, #24]
  40a498:	strb	wzr, [x0]
  40a49c:	ldr	x2, [sp, #8]
  40a4a0:	mov	x0, #0xcccccccccccccccc    	// #-3689348814741910324
  40a4a4:	movk	x0, #0xcccd
  40a4a8:	umulh	x0, x2, x0
  40a4ac:	lsr	x1, x0, #3
  40a4b0:	mov	x0, x1
  40a4b4:	lsl	x0, x0, #2
  40a4b8:	add	x0, x0, x1
  40a4bc:	lsl	x0, x0, #1
  40a4c0:	sub	x1, x2, x0
  40a4c4:	and	w0, w1, #0xff
  40a4c8:	ldr	x1, [sp, #24]
  40a4cc:	sub	x1, x1, #0x1
  40a4d0:	str	x1, [sp, #24]
  40a4d4:	add	w0, w0, #0x30
  40a4d8:	and	w1, w0, #0xff
  40a4dc:	ldr	x0, [sp, #24]
  40a4e0:	strb	w1, [x0]
  40a4e4:	ldr	x1, [sp, #8]
  40a4e8:	mov	x0, #0xcccccccccccccccc    	// #-3689348814741910324
  40a4ec:	movk	x0, #0xcccd
  40a4f0:	umulh	x0, x1, x0
  40a4f4:	lsr	x0, x0, #3
  40a4f8:	str	x0, [sp, #8]
  40a4fc:	ldr	x0, [sp, #8]
  40a500:	cmp	x0, #0x0
  40a504:	b.ne	40a49c <__fxstatat@plt+0x825c>  // b.any
  40a508:	ldr	x0, [sp, #24]
  40a50c:	add	sp, sp, #0x20
  40a510:	ret
  40a514:	stp	x29, x30, [sp, #-48]!
  40a518:	mov	x29, sp
  40a51c:	str	x0, [sp, #24]
  40a520:	strb	wzr, [sp, #47]
  40a524:	ldr	x0, [sp, #24]
  40a528:	str	x0, [sp, #32]
  40a52c:	b	40a564 <__fxstatat@plt+0x8324>
  40a530:	ldr	x0, [sp, #32]
  40a534:	ldr	w0, [x0]
  40a538:	bl	402190 <iswprint@plt>
  40a53c:	cmp	w0, #0x0
  40a540:	b.ne	40a558 <__fxstatat@plt+0x8318>  // b.any
  40a544:	ldr	x0, [sp, #32]
  40a548:	mov	w1, #0xfffd                	// #65533
  40a54c:	str	w1, [x0]
  40a550:	mov	w0, #0x1                   	// #1
  40a554:	strb	w0, [sp, #47]
  40a558:	ldr	x0, [sp, #32]
  40a55c:	add	x0, x0, #0x4
  40a560:	str	x0, [sp, #32]
  40a564:	ldr	x0, [sp, #32]
  40a568:	ldr	w0, [x0]
  40a56c:	cmp	w0, #0x0
  40a570:	b.ne	40a530 <__fxstatat@plt+0x82f0>  // b.any
  40a574:	ldrb	w0, [sp, #47]
  40a578:	ldp	x29, x30, [sp], #48
  40a57c:	ret
  40a580:	stp	x29, x30, [sp, #-48]!
  40a584:	mov	x29, sp
  40a588:	str	x0, [sp, #24]
  40a58c:	str	x1, [sp, #16]
  40a590:	str	xzr, [sp, #40]
  40a594:	str	wzr, [sp, #36]
  40a598:	b	40a600 <__fxstatat@plt+0x83c0>
  40a59c:	ldr	x0, [sp, #24]
  40a5a0:	ldr	w0, [x0]
  40a5a4:	bl	401e70 <wcwidth@plt>
  40a5a8:	str	w0, [sp, #36]
  40a5ac:	ldr	w0, [sp, #36]
  40a5b0:	cmn	w0, #0x1
  40a5b4:	b.ne	40a5cc <__fxstatat@plt+0x838c>  // b.any
  40a5b8:	ldr	x0, [sp, #24]
  40a5bc:	mov	w1, #0xfffd                	// #65533
  40a5c0:	str	w1, [x0]
  40a5c4:	mov	w0, #0x1                   	// #1
  40a5c8:	str	w0, [sp, #36]
  40a5cc:	ldrsw	x1, [sp, #36]
  40a5d0:	ldr	x0, [sp, #40]
  40a5d4:	add	x0, x1, x0
  40a5d8:	ldr	x1, [sp, #16]
  40a5dc:	cmp	x1, x0
  40a5e0:	b.cc	40a614 <__fxstatat@plt+0x83d4>  // b.lo, b.ul, b.last
  40a5e4:	ldrsw	x0, [sp, #36]
  40a5e8:	ldr	x1, [sp, #40]
  40a5ec:	add	x0, x1, x0
  40a5f0:	str	x0, [sp, #40]
  40a5f4:	ldr	x0, [sp, #24]
  40a5f8:	add	x0, x0, #0x4
  40a5fc:	str	x0, [sp, #24]
  40a600:	ldr	x0, [sp, #24]
  40a604:	ldr	w0, [x0]
  40a608:	cmp	w0, #0x0
  40a60c:	b.ne	40a59c <__fxstatat@plt+0x835c>  // b.any
  40a610:	b	40a618 <__fxstatat@plt+0x83d8>
  40a614:	nop
  40a618:	ldr	x0, [sp, #24]
  40a61c:	str	wzr, [x0]
  40a620:	ldr	x0, [sp, #40]
  40a624:	ldp	x29, x30, [sp], #48
  40a628:	ret
  40a62c:	sub	sp, sp, #0x20
  40a630:	str	x0, [sp, #24]
  40a634:	str	x1, [sp, #16]
  40a638:	str	x2, [sp, #8]
  40a63c:	b	40a654 <__fxstatat@plt+0x8414>
  40a640:	ldr	x0, [sp, #24]
  40a644:	add	x1, x0, #0x1
  40a648:	str	x1, [sp, #24]
  40a64c:	mov	w1, #0x20                  	// #32
  40a650:	strb	w1, [x0]
  40a654:	ldr	x0, [sp, #8]
  40a658:	sub	x1, x0, #0x1
  40a65c:	str	x1, [sp, #8]
  40a660:	cmp	x0, #0x0
  40a664:	b.eq	40a678 <__fxstatat@plt+0x8438>  // b.none
  40a668:	ldr	x1, [sp, #24]
  40a66c:	ldr	x0, [sp, #16]
  40a670:	cmp	x1, x0
  40a674:	b.cc	40a640 <__fxstatat@plt+0x8400>  // b.lo, b.ul, b.last
  40a678:	ldr	x0, [sp, #24]
  40a67c:	strb	wzr, [x0]
  40a680:	ldr	x0, [sp, #24]
  40a684:	add	sp, sp, #0x20
  40a688:	ret
  40a68c:	stp	x29, x30, [sp, #-176]!
  40a690:	mov	x29, sp
  40a694:	str	x0, [sp, #56]
  40a698:	str	x1, [sp, #48]
  40a69c:	str	x2, [sp, #40]
  40a6a0:	str	x3, [sp, #32]
  40a6a4:	str	w4, [sp, #28]
  40a6a8:	str	w5, [sp, #24]
  40a6ac:	mov	x0, #0xffffffffffffffff    	// #-1
  40a6b0:	str	x0, [sp, #168]
  40a6b4:	ldr	x0, [sp, #56]
  40a6b8:	bl	401d10 <strlen@plt>
  40a6bc:	add	x0, x0, #0x1
  40a6c0:	str	x0, [sp, #160]
  40a6c4:	str	xzr, [sp, #152]
  40a6c8:	str	xzr, [sp, #144]
  40a6cc:	ldr	x0, [sp, #56]
  40a6d0:	str	x0, [sp, #136]
  40a6d4:	ldr	x0, [sp, #160]
  40a6d8:	sub	x0, x0, #0x1
  40a6dc:	str	x0, [sp, #128]
  40a6e0:	ldr	x0, [sp, #128]
  40a6e4:	str	x0, [sp, #120]
  40a6e8:	str	xzr, [sp, #112]
  40a6ec:	strb	wzr, [sp, #111]
  40a6f0:	strb	wzr, [sp, #110]
  40a6f4:	ldr	w0, [sp, #24]
  40a6f8:	and	w0, w0, #0x2
  40a6fc:	cmp	w0, #0x0
  40a700:	b.ne	40a7d8 <__fxstatat@plt+0x8598>  // b.any
  40a704:	bl	402070 <__ctype_get_mb_cur_max@plt>
  40a708:	cmp	x0, #0x1
  40a70c:	b.ls	40a7d8 <__fxstatat@plt+0x8598>  // b.plast
  40a710:	mov	x2, #0x0                   	// #0
  40a714:	ldr	x1, [sp, #56]
  40a718:	mov	x0, #0x0                   	// #0
  40a71c:	bl	401d20 <mbstowcs@plt>
  40a720:	str	x0, [sp, #80]
  40a724:	ldr	x0, [sp, #80]
  40a728:	cmn	x0, #0x1
  40a72c:	b.ne	40a744 <__fxstatat@plt+0x8504>  // b.any
  40a730:	ldr	w0, [sp, #24]
  40a734:	and	w0, w0, #0x1
  40a738:	cmp	w0, #0x0
  40a73c:	b.eq	40aa10 <__fxstatat@plt+0x87d0>  // b.none
  40a740:	b	40a890 <__fxstatat@plt+0x8650>
  40a744:	ldr	x0, [sp, #80]
  40a748:	add	x0, x0, #0x1
  40a74c:	str	x0, [sp, #80]
  40a750:	ldr	x0, [sp, #80]
  40a754:	lsl	x0, x0, #2
  40a758:	bl	401e60 <malloc@plt>
  40a75c:	str	x0, [sp, #144]
  40a760:	ldr	x0, [sp, #144]
  40a764:	cmp	x0, #0x0
  40a768:	b.ne	40a780 <__fxstatat@plt+0x8540>  // b.any
  40a76c:	ldr	w0, [sp, #24]
  40a770:	and	w0, w0, #0x1
  40a774:	cmp	w0, #0x0
  40a778:	b.eq	40aa18 <__fxstatat@plt+0x87d8>  // b.none
  40a77c:	b	40a890 <__fxstatat@plt+0x8650>
  40a780:	ldr	x2, [sp, #80]
  40a784:	ldr	x1, [sp, #56]
  40a788:	ldr	x0, [sp, #144]
  40a78c:	bl	401d20 <mbstowcs@plt>
  40a790:	cmp	x0, #0x0
  40a794:	b.eq	40a7d8 <__fxstatat@plt+0x8598>  // b.none
  40a798:	ldr	x0, [sp, #80]
  40a79c:	lsl	x0, x0, #2
  40a7a0:	sub	x0, x0, #0x4
  40a7a4:	ldr	x1, [sp, #144]
  40a7a8:	add	x0, x1, x0
  40a7ac:	str	wzr, [x0]
  40a7b0:	mov	w0, #0x1                   	// #1
  40a7b4:	strb	w0, [sp, #110]
  40a7b8:	ldr	x0, [sp, #144]
  40a7bc:	bl	40a514 <__fxstatat@plt+0x82d4>
  40a7c0:	strb	w0, [sp, #111]
  40a7c4:	ldr	x1, [sp, #80]
  40a7c8:	ldr	x0, [sp, #144]
  40a7cc:	bl	401e90 <wcswidth@plt>
  40a7d0:	sxtw	x0, w0
  40a7d4:	str	x0, [sp, #128]
  40a7d8:	ldrb	w0, [sp, #110]
  40a7dc:	cmp	w0, #0x0
  40a7e0:	b.eq	40a88c <__fxstatat@plt+0x864c>  // b.none
  40a7e4:	ldrb	w0, [sp, #111]
  40a7e8:	cmp	w0, #0x0
  40a7ec:	b.ne	40a804 <__fxstatat@plt+0x85c4>  // b.any
  40a7f0:	ldr	x0, [sp, #32]
  40a7f4:	ldr	x0, [x0]
  40a7f8:	ldr	x1, [sp, #128]
  40a7fc:	cmp	x1, x0
  40a800:	b.ls	40a88c <__fxstatat@plt+0x864c>  // b.plast
  40a804:	ldrb	w0, [sp, #111]
  40a808:	cmp	w0, #0x0
  40a80c:	b.eq	40a828 <__fxstatat@plt+0x85e8>  // b.none
  40a810:	mov	x2, #0x0                   	// #0
  40a814:	ldr	x1, [sp, #144]
  40a818:	mov	x0, #0x0                   	// #0
  40a81c:	bl	402130 <wcstombs@plt>
  40a820:	add	x0, x0, #0x1
  40a824:	str	x0, [sp, #160]
  40a828:	ldr	x0, [sp, #160]
  40a82c:	bl	401e60 <malloc@plt>
  40a830:	str	x0, [sp, #152]
  40a834:	ldr	x0, [sp, #152]
  40a838:	cmp	x0, #0x0
  40a83c:	b.ne	40a854 <__fxstatat@plt+0x8614>  // b.any
  40a840:	ldr	w0, [sp, #24]
  40a844:	and	w0, w0, #0x1
  40a848:	cmp	w0, #0x0
  40a84c:	b.eq	40aa20 <__fxstatat@plt+0x87e0>  // b.none
  40a850:	b	40a890 <__fxstatat@plt+0x8650>
  40a854:	ldr	x0, [sp, #152]
  40a858:	str	x0, [sp, #136]
  40a85c:	ldr	x0, [sp, #32]
  40a860:	ldr	x0, [x0]
  40a864:	mov	x1, x0
  40a868:	ldr	x0, [sp, #144]
  40a86c:	bl	40a580 <__fxstatat@plt+0x8340>
  40a870:	str	x0, [sp, #128]
  40a874:	ldr	x2, [sp, #160]
  40a878:	ldr	x1, [sp, #144]
  40a87c:	ldr	x0, [sp, #152]
  40a880:	bl	402130 <wcstombs@plt>
  40a884:	str	x0, [sp, #120]
  40a888:	b	40a890 <__fxstatat@plt+0x8650>
  40a88c:	nop
  40a890:	ldr	x0, [sp, #32]
  40a894:	ldr	x0, [x0]
  40a898:	ldr	x1, [sp, #128]
  40a89c:	cmp	x1, x0
  40a8a0:	b.ls	40a8b8 <__fxstatat@plt+0x8678>  // b.plast
  40a8a4:	ldr	x0, [sp, #32]
  40a8a8:	ldr	x0, [x0]
  40a8ac:	str	x0, [sp, #128]
  40a8b0:	ldr	x0, [sp, #128]
  40a8b4:	str	x0, [sp, #120]
  40a8b8:	ldr	x0, [sp, #32]
  40a8bc:	ldr	x0, [x0]
  40a8c0:	ldr	x1, [sp, #128]
  40a8c4:	cmp	x1, x0
  40a8c8:	b.cs	40a8e0 <__fxstatat@plt+0x86a0>  // b.hs, b.nlast
  40a8cc:	ldr	x0, [sp, #32]
  40a8d0:	ldr	x1, [x0]
  40a8d4:	ldr	x0, [sp, #128]
  40a8d8:	sub	x0, x1, x0
  40a8dc:	str	x0, [sp, #112]
  40a8e0:	ldr	x0, [sp, #32]
  40a8e4:	ldr	x1, [sp, #128]
  40a8e8:	str	x1, [x0]
  40a8ec:	ldr	w0, [sp, #28]
  40a8f0:	cmp	w0, #0x0
  40a8f4:	b.eq	40a908 <__fxstatat@plt+0x86c8>  // b.none
  40a8f8:	ldr	w0, [sp, #28]
  40a8fc:	cmp	w0, #0x1
  40a900:	b.eq	40a918 <__fxstatat@plt+0x86d8>  // b.none
  40a904:	b	40a928 <__fxstatat@plt+0x86e8>
  40a908:	str	xzr, [sp, #96]
  40a90c:	ldr	x0, [sp, #112]
  40a910:	str	x0, [sp, #88]
  40a914:	b	40a950 <__fxstatat@plt+0x8710>
  40a918:	ldr	x0, [sp, #112]
  40a91c:	str	x0, [sp, #96]
  40a920:	str	xzr, [sp, #88]
  40a924:	b	40a950 <__fxstatat@plt+0x8710>
  40a928:	ldr	x0, [sp, #112]
  40a92c:	lsr	x1, x0, #1
  40a930:	ldr	x0, [sp, #112]
  40a934:	and	x0, x0, #0x1
  40a938:	add	x0, x1, x0
  40a93c:	str	x0, [sp, #96]
  40a940:	ldr	x0, [sp, #112]
  40a944:	lsr	x0, x0, #1
  40a948:	str	x0, [sp, #88]
  40a94c:	nop
  40a950:	ldr	w0, [sp, #24]
  40a954:	and	w0, w0, #0x4
  40a958:	cmp	w0, #0x0
  40a95c:	b.eq	40a964 <__fxstatat@plt+0x8724>  // b.none
  40a960:	str	xzr, [sp, #96]
  40a964:	ldr	w0, [sp, #24]
  40a968:	and	w0, w0, #0x8
  40a96c:	cmp	w0, #0x0
  40a970:	b.eq	40a978 <__fxstatat@plt+0x8738>  // b.none
  40a974:	str	xzr, [sp, #88]
  40a978:	ldr	x0, [sp, #40]
  40a97c:	cmp	x0, #0x0
  40a980:	b.eq	40a9f4 <__fxstatat@plt+0x87b4>  // b.none
  40a984:	ldr	x0, [sp, #40]
  40a988:	sub	x0, x0, #0x1
  40a98c:	ldr	x1, [sp, #48]
  40a990:	add	x0, x1, x0
  40a994:	str	x0, [sp, #72]
  40a998:	ldr	x2, [sp, #96]
  40a99c:	ldr	x1, [sp, #72]
  40a9a0:	ldr	x0, [sp, #48]
  40a9a4:	bl	40a62c <__fxstatat@plt+0x83ec>
  40a9a8:	str	x0, [sp, #48]
  40a9ac:	ldr	x1, [sp, #72]
  40a9b0:	ldr	x0, [sp, #48]
  40a9b4:	sub	x0, x1, x0
  40a9b8:	str	x0, [sp, #64]
  40a9bc:	ldr	x0, [sp, #120]
  40a9c0:	ldr	x2, [sp, #64]
  40a9c4:	ldr	x1, [sp, #64]
  40a9c8:	cmp	x2, x0
  40a9cc:	csel	x0, x1, x0, ls  // ls = plast
  40a9d0:	mov	x2, x0
  40a9d4:	ldr	x1, [sp, #136]
  40a9d8:	ldr	x0, [sp, #48]
  40a9dc:	bl	402080 <mempcpy@plt>
  40a9e0:	str	x0, [sp, #48]
  40a9e4:	ldr	x2, [sp, #88]
  40a9e8:	ldr	x1, [sp, #72]
  40a9ec:	ldr	x0, [sp, #48]
  40a9f0:	bl	40a62c <__fxstatat@plt+0x83ec>
  40a9f4:	ldr	x1, [sp, #96]
  40a9f8:	ldr	x0, [sp, #88]
  40a9fc:	add	x0, x1, x0
  40aa00:	ldr	x1, [sp, #120]
  40aa04:	add	x0, x1, x0
  40aa08:	str	x0, [sp, #168]
  40aa0c:	b	40aa24 <__fxstatat@plt+0x87e4>
  40aa10:	nop
  40aa14:	b	40aa24 <__fxstatat@plt+0x87e4>
  40aa18:	nop
  40aa1c:	b	40aa24 <__fxstatat@plt+0x87e4>
  40aa20:	nop
  40aa24:	ldr	x0, [sp, #144]
  40aa28:	bl	402050 <free@plt>
  40aa2c:	ldr	x0, [sp, #152]
  40aa30:	bl	402050 <free@plt>
  40aa34:	ldr	x0, [sp, #168]
  40aa38:	ldp	x29, x30, [sp], #176
  40aa3c:	ret
  40aa40:	stp	x29, x30, [sp, #-96]!
  40aa44:	mov	x29, sp
  40aa48:	str	x0, [sp, #40]
  40aa4c:	str	x1, [sp, #32]
  40aa50:	str	w2, [sp, #28]
  40aa54:	str	w3, [sp, #24]
  40aa58:	ldr	x0, [sp, #32]
  40aa5c:	ldr	x0, [x0]
  40aa60:	str	x0, [sp, #64]
  40aa64:	ldr	x0, [sp, #32]
  40aa68:	ldr	x0, [x0]
  40aa6c:	str	x0, [sp, #88]
  40aa70:	ldr	x0, [sp, #88]
  40aa74:	str	x0, [sp, #80]
  40aa78:	str	xzr, [sp, #72]
  40aa7c:	b	40ab08 <__fxstatat@plt+0x88c8>
  40aa80:	ldr	x0, [sp, #80]
  40aa84:	add	x0, x0, #0x1
  40aa88:	str	x0, [sp, #88]
  40aa8c:	ldr	x1, [sp, #88]
  40aa90:	ldr	x0, [sp, #72]
  40aa94:	bl	401f30 <realloc@plt>
  40aa98:	str	x0, [sp, #56]
  40aa9c:	ldr	x0, [sp, #56]
  40aaa0:	cmp	x0, #0x0
  40aaa4:	b.ne	40aab8 <__fxstatat@plt+0x8878>  // b.any
  40aaa8:	ldr	x0, [sp, #72]
  40aaac:	bl	402050 <free@plt>
  40aab0:	str	xzr, [sp, #72]
  40aab4:	b	40ab18 <__fxstatat@plt+0x88d8>
  40aab8:	ldr	x0, [sp, #56]
  40aabc:	str	x0, [sp, #72]
  40aac0:	ldr	x0, [sp, #32]
  40aac4:	ldr	x1, [sp, #64]
  40aac8:	str	x1, [x0]
  40aacc:	ldr	w5, [sp, #24]
  40aad0:	ldr	w4, [sp, #28]
  40aad4:	ldr	x3, [sp, #32]
  40aad8:	ldr	x2, [sp, #88]
  40aadc:	ldr	x1, [sp, #72]
  40aae0:	ldr	x0, [sp, #40]
  40aae4:	bl	40a68c <__fxstatat@plt+0x844c>
  40aae8:	str	x0, [sp, #80]
  40aaec:	ldr	x0, [sp, #80]
  40aaf0:	cmn	x0, #0x1
  40aaf4:	b.ne	40ab08 <__fxstatat@plt+0x88c8>  // b.any
  40aaf8:	ldr	x0, [sp, #72]
  40aafc:	bl	402050 <free@plt>
  40ab00:	str	xzr, [sp, #72]
  40ab04:	b	40ab18 <__fxstatat@plt+0x88d8>
  40ab08:	ldr	x1, [sp, #80]
  40ab0c:	ldr	x0, [sp, #88]
  40ab10:	cmp	x1, x0
  40ab14:	b.cs	40aa80 <__fxstatat@plt+0x8840>  // b.hs, b.nlast
  40ab18:	ldr	x0, [sp, #72]
  40ab1c:	ldp	x29, x30, [sp], #96
  40ab20:	ret
  40ab24:	stp	x29, x30, [sp, #-32]!
  40ab28:	mov	x29, sp
  40ab2c:	str	x0, [sp, #24]
  40ab30:	str	w1, [sp, #20]
  40ab34:	ldr	x0, [sp, #24]
  40ab38:	bl	401d10 <strlen@plt>
  40ab3c:	ldr	w2, [sp, #20]
  40ab40:	mov	x1, x0
  40ab44:	ldr	x0, [sp, #24]
  40ab48:	bl	40ab54 <__fxstatat@plt+0x8914>
  40ab4c:	ldp	x29, x30, [sp], #32
  40ab50:	ret
  40ab54:	stp	x29, x30, [sp, #-112]!
  40ab58:	mov	x29, sp
  40ab5c:	str	x0, [sp, #40]
  40ab60:	str	x1, [sp, #32]
  40ab64:	str	w2, [sp, #28]
  40ab68:	ldr	x0, [sp, #40]
  40ab6c:	str	x0, [sp, #104]
  40ab70:	ldr	x1, [sp, #104]
  40ab74:	ldr	x0, [sp, #32]
  40ab78:	add	x0, x1, x0
  40ab7c:	str	x0, [sp, #80]
  40ab80:	str	wzr, [sp, #100]
  40ab84:	bl	402070 <__ctype_get_mb_cur_max@plt>
  40ab88:	cmp	x0, #0x1
  40ab8c:	b.ls	40ae3c <__fxstatat@plt+0x8bfc>  // b.plast
  40ab90:	b	40ad70 <__fxstatat@plt+0x8b30>
  40ab94:	ldr	x0, [sp, #104]
  40ab98:	ldrb	w0, [x0]
  40ab9c:	cmp	w0, #0x7e
  40aba0:	b.gt	40abf8 <__fxstatat@plt+0x89b8>
  40aba4:	cmp	w0, #0x61
  40aba8:	b.ge	40abdc <__fxstatat@plt+0x899c>  // b.tcont
  40abac:	cmp	w0, #0x5f
  40abb0:	b.gt	40abf8 <__fxstatat@plt+0x89b8>
  40abb4:	cmp	w0, #0x41
  40abb8:	b.ge	40abdc <__fxstatat@plt+0x899c>  // b.tcont
  40abbc:	cmp	w0, #0x23
  40abc0:	b.gt	40abd0 <__fxstatat@plt+0x8990>
  40abc4:	cmp	w0, #0x20
  40abc8:	b.ge	40abdc <__fxstatat@plt+0x899c>  // b.tcont
  40abcc:	b	40abf8 <__fxstatat@plt+0x89b8>
  40abd0:	sub	w0, w0, #0x25
  40abd4:	cmp	w0, #0x1a
  40abd8:	b.hi	40abf8 <__fxstatat@plt+0x89b8>  // b.pmore
  40abdc:	ldr	x0, [sp, #104]
  40abe0:	add	x0, x0, #0x1
  40abe4:	str	x0, [sp, #104]
  40abe8:	ldr	w0, [sp, #100]
  40abec:	add	w0, w0, #0x1
  40abf0:	str	w0, [sp, #100]
  40abf4:	b	40ad70 <__fxstatat@plt+0x8b30>
  40abf8:	add	x0, sp, #0x40
  40abfc:	mov	x2, #0x8                   	// #8
  40ac00:	mov	w1, #0x0                   	// #0
  40ac04:	bl	401ee0 <memset@plt>
  40ac08:	ldr	x1, [sp, #80]
  40ac0c:	ldr	x0, [sp, #104]
  40ac10:	sub	x0, x1, x0
  40ac14:	mov	x2, x0
  40ac18:	add	x1, sp, #0x40
  40ac1c:	add	x0, sp, #0x3c
  40ac20:	mov	x3, x1
  40ac24:	ldr	x1, [sp, #104]
  40ac28:	bl	40ef80 <__fxstatat@plt+0xcd40>
  40ac2c:	str	x0, [sp, #88]
  40ac30:	ldr	x0, [sp, #88]
  40ac34:	cmn	x0, #0x1
  40ac38:	b.ne	40ac70 <__fxstatat@plt+0x8a30>  // b.any
  40ac3c:	ldr	w0, [sp, #28]
  40ac40:	and	w0, w0, #0x1
  40ac44:	cmp	w0, #0x0
  40ac48:	b.ne	40ac68 <__fxstatat@plt+0x8a28>  // b.any
  40ac4c:	ldr	x0, [sp, #104]
  40ac50:	add	x0, x0, #0x1
  40ac54:	str	x0, [sp, #104]
  40ac58:	ldr	w0, [sp, #100]
  40ac5c:	add	w0, w0, #0x1
  40ac60:	str	w0, [sp, #100]
  40ac64:	b	40ad6c <__fxstatat@plt+0x8b2c>
  40ac68:	mov	w0, #0xffffffff            	// #-1
  40ac6c:	b	40ae74 <__fxstatat@plt+0x8c34>
  40ac70:	ldr	x0, [sp, #88]
  40ac74:	cmn	x0, #0x2
  40ac78:	b.ne	40acac <__fxstatat@plt+0x8a6c>  // b.any
  40ac7c:	ldr	w0, [sp, #28]
  40ac80:	and	w0, w0, #0x1
  40ac84:	cmp	w0, #0x0
  40ac88:	b.ne	40aca4 <__fxstatat@plt+0x8a64>  // b.any
  40ac8c:	ldr	x0, [sp, #80]
  40ac90:	str	x0, [sp, #104]
  40ac94:	ldr	w0, [sp, #100]
  40ac98:	add	w0, w0, #0x1
  40ac9c:	str	w0, [sp, #100]
  40aca0:	b	40ad6c <__fxstatat@plt+0x8b2c>
  40aca4:	mov	w0, #0xffffffff            	// #-1
  40aca8:	b	40ae74 <__fxstatat@plt+0x8c34>
  40acac:	ldr	x0, [sp, #88]
  40acb0:	cmp	x0, #0x0
  40acb4:	b.ne	40acc0 <__fxstatat@plt+0x8a80>  // b.any
  40acb8:	mov	x0, #0x1                   	// #1
  40acbc:	str	x0, [sp, #88]
  40acc0:	ldr	w0, [sp, #60]
  40acc4:	bl	401e70 <wcwidth@plt>
  40acc8:	str	w0, [sp, #72]
  40accc:	ldr	w0, [sp, #72]
  40acd0:	cmp	w0, #0x0
  40acd4:	b.lt	40ad04 <__fxstatat@plt+0x8ac4>  // b.tstop
  40acd8:	mov	w1, #0x7fffffff            	// #2147483647
  40acdc:	ldr	w0, [sp, #100]
  40ace0:	sub	w0, w1, w0
  40ace4:	ldr	w1, [sp, #72]
  40ace8:	cmp	w1, w0
  40acec:	b.gt	40ae54 <__fxstatat@plt+0x8c14>
  40acf0:	ldr	w1, [sp, #100]
  40acf4:	ldr	w0, [sp, #72]
  40acf8:	add	w0, w1, w0
  40acfc:	str	w0, [sp, #100]
  40ad00:	b	40ad4c <__fxstatat@plt+0x8b0c>
  40ad04:	ldr	w0, [sp, #28]
  40ad08:	and	w0, w0, #0x2
  40ad0c:	cmp	w0, #0x0
  40ad10:	b.ne	40ad44 <__fxstatat@plt+0x8b04>  // b.any
  40ad14:	ldr	w0, [sp, #60]
  40ad18:	bl	401da0 <iswcntrl@plt>
  40ad1c:	cmp	w0, #0x0
  40ad20:	b.ne	40ad4c <__fxstatat@plt+0x8b0c>  // b.any
  40ad24:	ldr	w1, [sp, #100]
  40ad28:	mov	w0, #0x7fffffff            	// #2147483647
  40ad2c:	cmp	w1, w0
  40ad30:	b.eq	40ae5c <__fxstatat@plt+0x8c1c>  // b.none
  40ad34:	ldr	w0, [sp, #100]
  40ad38:	add	w0, w0, #0x1
  40ad3c:	str	w0, [sp, #100]
  40ad40:	b	40ad4c <__fxstatat@plt+0x8b0c>
  40ad44:	mov	w0, #0xffffffff            	// #-1
  40ad48:	b	40ae74 <__fxstatat@plt+0x8c34>
  40ad4c:	ldr	x1, [sp, #104]
  40ad50:	ldr	x0, [sp, #88]
  40ad54:	add	x0, x1, x0
  40ad58:	str	x0, [sp, #104]
  40ad5c:	add	x0, sp, #0x40
  40ad60:	bl	401fb0 <mbsinit@plt>
  40ad64:	cmp	w0, #0x0
  40ad68:	b.eq	40ac08 <__fxstatat@plt+0x89c8>  // b.none
  40ad6c:	nop
  40ad70:	ldr	x1, [sp, #104]
  40ad74:	ldr	x0, [sp, #80]
  40ad78:	cmp	x1, x0
  40ad7c:	b.cc	40ab94 <__fxstatat@plt+0x8954>  // b.lo, b.ul, b.last
  40ad80:	ldr	w0, [sp, #100]
  40ad84:	b	40ae74 <__fxstatat@plt+0x8c34>
  40ad88:	ldr	x0, [sp, #104]
  40ad8c:	add	x1, x0, #0x1
  40ad90:	str	x1, [sp, #104]
  40ad94:	ldrb	w0, [x0]
  40ad98:	strb	w0, [sp, #79]
  40ad9c:	bl	402010 <__ctype_b_loc@plt>
  40ada0:	ldr	x1, [x0]
  40ada4:	ldrb	w0, [sp, #79]
  40ada8:	lsl	x0, x0, #1
  40adac:	add	x0, x1, x0
  40adb0:	ldrh	w0, [x0]
  40adb4:	and	w0, w0, #0x4000
  40adb8:	cmp	w0, #0x0
  40adbc:	b.eq	40ade0 <__fxstatat@plt+0x8ba0>  // b.none
  40adc0:	ldr	w1, [sp, #100]
  40adc4:	mov	w0, #0x7fffffff            	// #2147483647
  40adc8:	cmp	w1, w0
  40adcc:	b.eq	40ae64 <__fxstatat@plt+0x8c24>  // b.none
  40add0:	ldr	w0, [sp, #100]
  40add4:	add	w0, w0, #0x1
  40add8:	str	w0, [sp, #100]
  40addc:	b	40ae3c <__fxstatat@plt+0x8bfc>
  40ade0:	ldr	w0, [sp, #28]
  40ade4:	and	w0, w0, #0x2
  40ade8:	cmp	w0, #0x0
  40adec:	b.ne	40ae34 <__fxstatat@plt+0x8bf4>  // b.any
  40adf0:	bl	402010 <__ctype_b_loc@plt>
  40adf4:	ldr	x1, [x0]
  40adf8:	ldrb	w0, [sp, #79]
  40adfc:	lsl	x0, x0, #1
  40ae00:	add	x0, x1, x0
  40ae04:	ldrh	w0, [x0]
  40ae08:	and	w0, w0, #0x2
  40ae0c:	cmp	w0, #0x0
  40ae10:	b.ne	40ae3c <__fxstatat@plt+0x8bfc>  // b.any
  40ae14:	ldr	w1, [sp, #100]
  40ae18:	mov	w0, #0x7fffffff            	// #2147483647
  40ae1c:	cmp	w1, w0
  40ae20:	b.eq	40ae6c <__fxstatat@plt+0x8c2c>  // b.none
  40ae24:	ldr	w0, [sp, #100]
  40ae28:	add	w0, w0, #0x1
  40ae2c:	str	w0, [sp, #100]
  40ae30:	b	40ae3c <__fxstatat@plt+0x8bfc>
  40ae34:	mov	w0, #0xffffffff            	// #-1
  40ae38:	b	40ae74 <__fxstatat@plt+0x8c34>
  40ae3c:	ldr	x1, [sp, #104]
  40ae40:	ldr	x0, [sp, #80]
  40ae44:	cmp	x1, x0
  40ae48:	b.cc	40ad88 <__fxstatat@plt+0x8b48>  // b.lo, b.ul, b.last
  40ae4c:	ldr	w0, [sp, #100]
  40ae50:	b	40ae74 <__fxstatat@plt+0x8c34>
  40ae54:	nop
  40ae58:	b	40ae70 <__fxstatat@plt+0x8c30>
  40ae5c:	nop
  40ae60:	b	40ae70 <__fxstatat@plt+0x8c30>
  40ae64:	nop
  40ae68:	b	40ae70 <__fxstatat@plt+0x8c30>
  40ae6c:	nop
  40ae70:	mov	w0, #0x7fffffff            	// #2147483647
  40ae74:	ldp	x29, x30, [sp], #112
  40ae78:	ret
  40ae7c:	stp	x29, x30, [sp, #-48]!
  40ae80:	mov	x29, sp
  40ae84:	str	x0, [sp, #24]
  40ae88:	ldr	x0, [sp, #24]
  40ae8c:	cmp	x0, #0x0
  40ae90:	b.ne	40aebc <__fxstatat@plt+0x8c7c>  // b.any
  40ae94:	adrp	x0, 42a000 <__fxstatat@plt+0x27dc0>
  40ae98:	add	x0, x0, #0x5a8
  40ae9c:	ldr	x0, [x0]
  40aea0:	mov	x3, x0
  40aea4:	mov	x2, #0x37                  	// #55
  40aea8:	mov	x1, #0x1                   	// #1
  40aeac:	adrp	x0, 415000 <__fxstatat@plt+0x12dc0>
  40aeb0:	add	x0, x0, #0xfe0
  40aeb4:	bl	4020d0 <fwrite@plt>
  40aeb8:	bl	401f90 <abort@plt>
  40aebc:	mov	w1, #0x2f                  	// #47
  40aec0:	ldr	x0, [sp, #24]
  40aec4:	bl	401f60 <strrchr@plt>
  40aec8:	str	x0, [sp, #40]
  40aecc:	ldr	x0, [sp, #40]
  40aed0:	cmp	x0, #0x0
  40aed4:	b.eq	40aee4 <__fxstatat@plt+0x8ca4>  // b.none
  40aed8:	ldr	x0, [sp, #40]
  40aedc:	add	x0, x0, #0x1
  40aee0:	b	40aee8 <__fxstatat@plt+0x8ca8>
  40aee4:	ldr	x0, [sp, #24]
  40aee8:	str	x0, [sp, #32]
  40aeec:	ldr	x1, [sp, #32]
  40aef0:	ldr	x0, [sp, #24]
  40aef4:	sub	x0, x1, x0
  40aef8:	cmp	x0, #0x6
  40aefc:	b.le	40af64 <__fxstatat@plt+0x8d24>
  40af00:	ldr	x0, [sp, #32]
  40af04:	sub	x3, x0, #0x7
  40af08:	mov	x2, #0x7                   	// #7
  40af0c:	adrp	x0, 416000 <__fxstatat@plt+0x13dc0>
  40af10:	add	x1, x0, #0x18
  40af14:	mov	x0, x3
  40af18:	bl	401ea0 <strncmp@plt>
  40af1c:	cmp	w0, #0x0
  40af20:	b.ne	40af64 <__fxstatat@plt+0x8d24>  // b.any
  40af24:	ldr	x0, [sp, #32]
  40af28:	str	x0, [sp, #24]
  40af2c:	mov	x2, #0x3                   	// #3
  40af30:	adrp	x0, 416000 <__fxstatat@plt+0x13dc0>
  40af34:	add	x1, x0, #0x20
  40af38:	ldr	x0, [sp, #32]
  40af3c:	bl	401ea0 <strncmp@plt>
  40af40:	cmp	w0, #0x0
  40af44:	b.ne	40af64 <__fxstatat@plt+0x8d24>  // b.any
  40af48:	ldr	x0, [sp, #32]
  40af4c:	add	x0, x0, #0x3
  40af50:	str	x0, [sp, #24]
  40af54:	adrp	x0, 42a000 <__fxstatat@plt+0x27dc0>
  40af58:	add	x0, x0, #0x5c8
  40af5c:	ldr	x1, [sp, #24]
  40af60:	str	x1, [x0]
  40af64:	adrp	x0, 42a000 <__fxstatat@plt+0x27dc0>
  40af68:	add	x0, x0, #0x688
  40af6c:	ldr	x1, [sp, #24]
  40af70:	str	x1, [x0]
  40af74:	adrp	x0, 42a000 <__fxstatat@plt+0x27dc0>
  40af78:	add	x0, x0, #0x5a0
  40af7c:	ldr	x1, [sp, #24]
  40af80:	str	x1, [x0]
  40af84:	nop
  40af88:	ldp	x29, x30, [sp], #48
  40af8c:	ret
  40af90:	stp	x29, x30, [sp, #-48]!
  40af94:	mov	x29, sp
  40af98:	str	x0, [sp, #24]
  40af9c:	bl	4021d0 <__errno_location@plt>
  40afa0:	ldr	w0, [x0]
  40afa4:	str	w0, [sp, #44]
  40afa8:	ldr	x0, [sp, #24]
  40afac:	cmp	x0, #0x0
  40afb0:	b.eq	40afbc <__fxstatat@plt+0x8d7c>  // b.none
  40afb4:	ldr	x0, [sp, #24]
  40afb8:	b	40afc4 <__fxstatat@plt+0x8d84>
  40afbc:	adrp	x0, 42a000 <__fxstatat@plt+0x27dc0>
  40afc0:	add	x0, x0, #0x690
  40afc4:	mov	x1, #0x38                  	// #56
  40afc8:	bl	40e08c <__fxstatat@plt+0xbe4c>
  40afcc:	str	x0, [sp, #32]
  40afd0:	bl	4021d0 <__errno_location@plt>
  40afd4:	mov	x1, x0
  40afd8:	ldr	w0, [sp, #44]
  40afdc:	str	w0, [x1]
  40afe0:	ldr	x0, [sp, #32]
  40afe4:	ldp	x29, x30, [sp], #48
  40afe8:	ret
  40afec:	sub	sp, sp, #0x10
  40aff0:	str	x0, [sp, #8]
  40aff4:	ldr	x0, [sp, #8]
  40aff8:	cmp	x0, #0x0
  40affc:	b.eq	40b008 <__fxstatat@plt+0x8dc8>  // b.none
  40b000:	ldr	x0, [sp, #8]
  40b004:	b	40b010 <__fxstatat@plt+0x8dd0>
  40b008:	adrp	x0, 42a000 <__fxstatat@plt+0x27dc0>
  40b00c:	add	x0, x0, #0x690
  40b010:	ldr	w0, [x0]
  40b014:	add	sp, sp, #0x10
  40b018:	ret
  40b01c:	sub	sp, sp, #0x10
  40b020:	str	x0, [sp, #8]
  40b024:	str	w1, [sp, #4]
  40b028:	ldr	x0, [sp, #8]
  40b02c:	cmp	x0, #0x0
  40b030:	b.eq	40b03c <__fxstatat@plt+0x8dfc>  // b.none
  40b034:	ldr	x0, [sp, #8]
  40b038:	b	40b044 <__fxstatat@plt+0x8e04>
  40b03c:	adrp	x0, 42a000 <__fxstatat@plt+0x27dc0>
  40b040:	add	x0, x0, #0x690
  40b044:	ldr	w1, [sp, #4]
  40b048:	str	w1, [x0]
  40b04c:	nop
  40b050:	add	sp, sp, #0x10
  40b054:	ret
  40b058:	sub	sp, sp, #0x30
  40b05c:	str	x0, [sp, #8]
  40b060:	strb	w1, [sp, #7]
  40b064:	str	w2, [sp]
  40b068:	ldrb	w0, [sp, #7]
  40b06c:	strb	w0, [sp, #47]
  40b070:	ldr	x0, [sp, #8]
  40b074:	cmp	x0, #0x0
  40b078:	b.eq	40b084 <__fxstatat@plt+0x8e44>  // b.none
  40b07c:	ldr	x0, [sp, #8]
  40b080:	b	40b08c <__fxstatat@plt+0x8e4c>
  40b084:	adrp	x0, 42a000 <__fxstatat@plt+0x27dc0>
  40b088:	add	x0, x0, #0x690
  40b08c:	add	x1, x0, #0x8
  40b090:	ldrb	w0, [sp, #47]
  40b094:	lsr	w0, w0, #5
  40b098:	and	w0, w0, #0xff
  40b09c:	and	x0, x0, #0xff
  40b0a0:	lsl	x0, x0, #2
  40b0a4:	add	x0, x1, x0
  40b0a8:	str	x0, [sp, #32]
  40b0ac:	ldrb	w0, [sp, #47]
  40b0b0:	and	w0, w0, #0x1f
  40b0b4:	str	w0, [sp, #28]
  40b0b8:	ldr	x0, [sp, #32]
  40b0bc:	ldr	w1, [x0]
  40b0c0:	ldr	w0, [sp, #28]
  40b0c4:	lsr	w0, w1, w0
  40b0c8:	and	w0, w0, #0x1
  40b0cc:	str	w0, [sp, #24]
  40b0d0:	ldr	x0, [sp, #32]
  40b0d4:	ldr	w0, [x0]
  40b0d8:	ldr	w1, [sp]
  40b0dc:	and	w2, w1, #0x1
  40b0e0:	ldr	w1, [sp, #24]
  40b0e4:	eor	w2, w2, w1
  40b0e8:	ldr	w1, [sp, #28]
  40b0ec:	lsl	w1, w2, w1
  40b0f0:	eor	w1, w0, w1
  40b0f4:	ldr	x0, [sp, #32]
  40b0f8:	str	w1, [x0]
  40b0fc:	ldr	w0, [sp, #24]
  40b100:	add	sp, sp, #0x30
  40b104:	ret
  40b108:	sub	sp, sp, #0x20
  40b10c:	str	x0, [sp, #8]
  40b110:	str	w1, [sp, #4]
  40b114:	ldr	x0, [sp, #8]
  40b118:	cmp	x0, #0x0
  40b11c:	b.ne	40b12c <__fxstatat@plt+0x8eec>  // b.any
  40b120:	adrp	x0, 42a000 <__fxstatat@plt+0x27dc0>
  40b124:	add	x0, x0, #0x690
  40b128:	str	x0, [sp, #8]
  40b12c:	ldr	x0, [sp, #8]
  40b130:	ldr	w0, [x0, #4]
  40b134:	str	w0, [sp, #28]
  40b138:	ldr	x0, [sp, #8]
  40b13c:	ldr	w1, [sp, #4]
  40b140:	str	w1, [x0, #4]
  40b144:	ldr	w0, [sp, #28]
  40b148:	add	sp, sp, #0x20
  40b14c:	ret
  40b150:	stp	x29, x30, [sp, #-48]!
  40b154:	mov	x29, sp
  40b158:	str	x0, [sp, #40]
  40b15c:	str	x1, [sp, #32]
  40b160:	str	x2, [sp, #24]
  40b164:	ldr	x0, [sp, #40]
  40b168:	cmp	x0, #0x0
  40b16c:	b.ne	40b17c <__fxstatat@plt+0x8f3c>  // b.any
  40b170:	adrp	x0, 42a000 <__fxstatat@plt+0x27dc0>
  40b174:	add	x0, x0, #0x690
  40b178:	str	x0, [sp, #40]
  40b17c:	ldr	x0, [sp, #40]
  40b180:	mov	w1, #0xa                   	// #10
  40b184:	str	w1, [x0]
  40b188:	ldr	x0, [sp, #32]
  40b18c:	cmp	x0, #0x0
  40b190:	b.eq	40b1a0 <__fxstatat@plt+0x8f60>  // b.none
  40b194:	ldr	x0, [sp, #24]
  40b198:	cmp	x0, #0x0
  40b19c:	b.ne	40b1a4 <__fxstatat@plt+0x8f64>  // b.any
  40b1a0:	bl	401f90 <abort@plt>
  40b1a4:	ldr	x0, [sp, #40]
  40b1a8:	ldr	x1, [sp, #32]
  40b1ac:	str	x1, [x0, #40]
  40b1b0:	ldr	x0, [sp, #40]
  40b1b4:	ldr	x1, [sp, #24]
  40b1b8:	str	x1, [x0, #48]
  40b1bc:	nop
  40b1c0:	ldp	x29, x30, [sp], #48
  40b1c4:	ret
  40b1c8:	stp	x29, x30, [sp, #-96]!
  40b1cc:	mov	x29, sp
  40b1d0:	mov	x1, x8
  40b1d4:	str	w0, [sp, #28]
  40b1d8:	stp	xzr, xzr, [sp, #40]
  40b1dc:	stp	xzr, xzr, [sp, #56]
  40b1e0:	stp	xzr, xzr, [sp, #72]
  40b1e4:	str	xzr, [sp, #88]
  40b1e8:	ldr	w0, [sp, #28]
  40b1ec:	cmp	w0, #0xa
  40b1f0:	b.ne	40b1f8 <__fxstatat@plt+0x8fb8>  // b.any
  40b1f4:	bl	401f90 <abort@plt>
  40b1f8:	ldr	w0, [sp, #28]
  40b1fc:	str	w0, [sp, #40]
  40b200:	add	x0, sp, #0x28
  40b204:	ldp	x2, x3, [x0]
  40b208:	stp	x2, x3, [x1]
  40b20c:	ldp	x2, x3, [x0, #16]
  40b210:	stp	x2, x3, [x1, #16]
  40b214:	ldp	x2, x3, [x0, #32]
  40b218:	stp	x2, x3, [x1, #32]
  40b21c:	ldr	x0, [x0, #48]
  40b220:	str	x0, [x1, #48]
  40b224:	ldp	x29, x30, [sp], #96
  40b228:	ret
  40b22c:	stp	x29, x30, [sp, #-48]!
  40b230:	mov	x29, sp
  40b234:	str	x0, [sp, #24]
  40b238:	str	w1, [sp, #20]
  40b23c:	ldr	x0, [sp, #24]
  40b240:	bl	402210 <gettext@plt>
  40b244:	str	x0, [sp, #40]
  40b248:	ldr	x1, [sp, #40]
  40b24c:	ldr	x0, [sp, #24]
  40b250:	cmp	x1, x0
  40b254:	b.eq	40b260 <__fxstatat@plt+0x9020>  // b.none
  40b258:	ldr	x0, [sp, #40]
  40b25c:	b	40b308 <__fxstatat@plt+0x90c8>
  40b260:	bl	41074c <__fxstatat@plt+0xe50c>
  40b264:	str	x0, [sp, #32]
  40b268:	adrp	x0, 416000 <__fxstatat@plt+0x13dc0>
  40b26c:	add	x1, x0, #0x118
  40b270:	ldr	x0, [sp, #32]
  40b274:	bl	41043c <__fxstatat@plt+0xe1fc>
  40b278:	cmp	w0, #0x0
  40b27c:	b.ne	40b2a8 <__fxstatat@plt+0x9068>  // b.any
  40b280:	ldr	x0, [sp, #24]
  40b284:	ldrb	w0, [x0]
  40b288:	cmp	w0, #0x60
  40b28c:	b.ne	40b29c <__fxstatat@plt+0x905c>  // b.any
  40b290:	adrp	x0, 416000 <__fxstatat@plt+0x13dc0>
  40b294:	add	x0, x0, #0x120
  40b298:	b	40b308 <__fxstatat@plt+0x90c8>
  40b29c:	adrp	x0, 416000 <__fxstatat@plt+0x13dc0>
  40b2a0:	add	x0, x0, #0x128
  40b2a4:	b	40b308 <__fxstatat@plt+0x90c8>
  40b2a8:	adrp	x0, 416000 <__fxstatat@plt+0x13dc0>
  40b2ac:	add	x1, x0, #0x130
  40b2b0:	ldr	x0, [sp, #32]
  40b2b4:	bl	41043c <__fxstatat@plt+0xe1fc>
  40b2b8:	cmp	w0, #0x0
  40b2bc:	b.ne	40b2e8 <__fxstatat@plt+0x90a8>  // b.any
  40b2c0:	ldr	x0, [sp, #24]
  40b2c4:	ldrb	w0, [x0]
  40b2c8:	cmp	w0, #0x60
  40b2cc:	b.ne	40b2dc <__fxstatat@plt+0x909c>  // b.any
  40b2d0:	adrp	x0, 416000 <__fxstatat@plt+0x13dc0>
  40b2d4:	add	x0, x0, #0x138
  40b2d8:	b	40b308 <__fxstatat@plt+0x90c8>
  40b2dc:	adrp	x0, 416000 <__fxstatat@plt+0x13dc0>
  40b2e0:	add	x0, x0, #0x140
  40b2e4:	b	40b308 <__fxstatat@plt+0x90c8>
  40b2e8:	ldr	w0, [sp, #20]
  40b2ec:	cmp	w0, #0x9
  40b2f0:	b.ne	40b300 <__fxstatat@plt+0x90c0>  // b.any
  40b2f4:	adrp	x0, 416000 <__fxstatat@plt+0x13dc0>
  40b2f8:	add	x0, x0, #0x148
  40b2fc:	b	40b308 <__fxstatat@plt+0x90c8>
  40b300:	adrp	x0, 416000 <__fxstatat@plt+0x13dc0>
  40b304:	add	x0, x0, #0x150
  40b308:	ldp	x29, x30, [sp], #48
  40b30c:	ret
  40b310:	sub	sp, sp, #0xf0
  40b314:	stp	x29, x30, [sp, #16]
  40b318:	add	x29, sp, #0x10
  40b31c:	str	x19, [sp, #32]
  40b320:	str	x0, [sp, #104]
  40b324:	str	x1, [sp, #96]
  40b328:	str	x2, [sp, #88]
  40b32c:	str	x3, [sp, #80]
  40b330:	str	w4, [sp, #76]
  40b334:	str	w5, [sp, #72]
  40b338:	str	x6, [sp, #64]
  40b33c:	str	x7, [sp, #56]
  40b340:	str	xzr, [sp, #224]
  40b344:	str	xzr, [sp, #216]
  40b348:	str	xzr, [sp, #208]
  40b34c:	str	xzr, [sp, #200]
  40b350:	strb	wzr, [sp, #199]
  40b354:	bl	402070 <__ctype_get_mb_cur_max@plt>
  40b358:	cmp	x0, #0x1
  40b35c:	cset	w0, eq  // eq = none
  40b360:	strb	w0, [sp, #159]
  40b364:	ldr	w0, [sp, #72]
  40b368:	and	w0, w0, #0x2
  40b36c:	cmp	w0, #0x0
  40b370:	cset	w0, ne  // ne = any
  40b374:	strb	w0, [sp, #198]
  40b378:	strb	wzr, [sp, #197]
  40b37c:	strb	wzr, [sp, #196]
  40b380:	mov	w0, #0x1                   	// #1
  40b384:	strb	w0, [sp, #195]
  40b388:	ldr	w0, [sp, #76]
  40b38c:	cmp	w0, #0xa
  40b390:	b.hi	40b62c <__fxstatat@plt+0x93ec>  // b.pmore
  40b394:	ldr	w0, [sp, #76]
  40b398:	cmp	w0, #0x8
  40b39c:	b.cs	40b4d0 <__fxstatat@plt+0x9290>  // b.hs, b.nlast
  40b3a0:	ldr	w0, [sp, #76]
  40b3a4:	cmp	w0, #0x7
  40b3a8:	b.eq	40b4c0 <__fxstatat@plt+0x9280>  // b.none
  40b3ac:	ldr	w0, [sp, #76]
  40b3b0:	cmp	w0, #0x7
  40b3b4:	b.hi	40b62c <__fxstatat@plt+0x93ec>  // b.pmore
  40b3b8:	ldr	w0, [sp, #76]
  40b3bc:	cmp	w0, #0x6
  40b3c0:	b.eq	40b44c <__fxstatat@plt+0x920c>  // b.none
  40b3c4:	ldr	w0, [sp, #76]
  40b3c8:	cmp	w0, #0x6
  40b3cc:	b.hi	40b62c <__fxstatat@plt+0x93ec>  // b.pmore
  40b3d0:	ldr	w0, [sp, #76]
  40b3d4:	cmp	w0, #0x5
  40b3d8:	b.eq	40b45c <__fxstatat@plt+0x921c>  // b.none
  40b3dc:	ldr	w0, [sp, #76]
  40b3e0:	cmp	w0, #0x5
  40b3e4:	b.hi	40b62c <__fxstatat@plt+0x93ec>  // b.pmore
  40b3e8:	ldr	w0, [sp, #76]
  40b3ec:	cmp	w0, #0x4
  40b3f0:	b.eq	40b5a4 <__fxstatat@plt+0x9364>  // b.none
  40b3f4:	ldr	w0, [sp, #76]
  40b3f8:	cmp	w0, #0x4
  40b3fc:	b.hi	40b62c <__fxstatat@plt+0x93ec>  // b.pmore
  40b400:	ldr	w0, [sp, #76]
  40b404:	cmp	w0, #0x3
  40b408:	b.eq	40b594 <__fxstatat@plt+0x9354>  // b.none
  40b40c:	ldr	w0, [sp, #76]
  40b410:	cmp	w0, #0x3
  40b414:	b.hi	40b62c <__fxstatat@plt+0x93ec>  // b.pmore
  40b418:	ldr	w0, [sp, #76]
  40b41c:	cmp	w0, #0x2
  40b420:	b.eq	40b5c0 <__fxstatat@plt+0x9380>  // b.none
  40b424:	ldr	w0, [sp, #76]
  40b428:	cmp	w0, #0x2
  40b42c:	b.hi	40b62c <__fxstatat@plt+0x93ec>  // b.pmore
  40b430:	ldr	w0, [sp, #76]
  40b434:	cmp	w0, #0x0
  40b438:	b.eq	40b624 <__fxstatat@plt+0x93e4>  // b.none
  40b43c:	ldr	w0, [sp, #76]
  40b440:	cmp	w0, #0x1
  40b444:	b.eq	40b59c <__fxstatat@plt+0x935c>  // b.none
  40b448:	b	40b62c <__fxstatat@plt+0x93ec>
  40b44c:	mov	w0, #0x5                   	// #5
  40b450:	str	w0, [sp, #76]
  40b454:	mov	w0, #0x1                   	// #1
  40b458:	strb	w0, [sp, #198]
  40b45c:	ldrb	w0, [sp, #198]
  40b460:	eor	w0, w0, #0x1
  40b464:	and	w0, w0, #0xff
  40b468:	cmp	w0, #0x0
  40b46c:	b.eq	40b4a0 <__fxstatat@plt+0x9260>  // b.none
  40b470:	ldr	x1, [sp, #224]
  40b474:	ldr	x0, [sp, #96]
  40b478:	cmp	x1, x0
  40b47c:	b.cs	40b494 <__fxstatat@plt+0x9254>  // b.hs, b.nlast
  40b480:	ldr	x1, [sp, #104]
  40b484:	ldr	x0, [sp, #224]
  40b488:	add	x0, x1, x0
  40b48c:	mov	w1, #0x22                  	// #34
  40b490:	strb	w1, [x0]
  40b494:	ldr	x0, [sp, #224]
  40b498:	add	x0, x0, #0x1
  40b49c:	str	x0, [sp, #224]
  40b4a0:	mov	w0, #0x1                   	// #1
  40b4a4:	strb	w0, [sp, #199]
  40b4a8:	adrp	x0, 416000 <__fxstatat@plt+0x13dc0>
  40b4ac:	add	x0, x0, #0x148
  40b4b0:	str	x0, [sp, #208]
  40b4b4:	mov	x0, #0x1                   	// #1
  40b4b8:	str	x0, [sp, #200]
  40b4bc:	b	40b630 <__fxstatat@plt+0x93f0>
  40b4c0:	mov	w0, #0x1                   	// #1
  40b4c4:	strb	w0, [sp, #199]
  40b4c8:	strb	wzr, [sp, #198]
  40b4cc:	b	40b630 <__fxstatat@plt+0x93f0>
  40b4d0:	ldr	w0, [sp, #76]
  40b4d4:	cmp	w0, #0xa
  40b4d8:	b.eq	40b504 <__fxstatat@plt+0x92c4>  // b.none
  40b4dc:	ldr	w1, [sp, #76]
  40b4e0:	adrp	x0, 416000 <__fxstatat@plt+0x13dc0>
  40b4e4:	add	x0, x0, #0x158
  40b4e8:	bl	40b22c <__fxstatat@plt+0x8fec>
  40b4ec:	str	x0, [sp, #56]
  40b4f0:	ldr	w1, [sp, #76]
  40b4f4:	adrp	x0, 416000 <__fxstatat@plt+0x13dc0>
  40b4f8:	add	x0, x0, #0x150
  40b4fc:	bl	40b22c <__fxstatat@plt+0x8fec>
  40b500:	str	x0, [sp, #240]
  40b504:	ldrb	w0, [sp, #198]
  40b508:	eor	w0, w0, #0x1
  40b50c:	and	w0, w0, #0xff
  40b510:	cmp	w0, #0x0
  40b514:	b.eq	40b574 <__fxstatat@plt+0x9334>  // b.none
  40b518:	ldr	x0, [sp, #56]
  40b51c:	str	x0, [sp, #208]
  40b520:	b	40b564 <__fxstatat@plt+0x9324>
  40b524:	ldr	x1, [sp, #224]
  40b528:	ldr	x0, [sp, #96]
  40b52c:	cmp	x1, x0
  40b530:	b.cs	40b54c <__fxstatat@plt+0x930c>  // b.hs, b.nlast
  40b534:	ldr	x1, [sp, #104]
  40b538:	ldr	x0, [sp, #224]
  40b53c:	add	x0, x1, x0
  40b540:	ldr	x1, [sp, #208]
  40b544:	ldrb	w1, [x1]
  40b548:	strb	w1, [x0]
  40b54c:	ldr	x0, [sp, #224]
  40b550:	add	x0, x0, #0x1
  40b554:	str	x0, [sp, #224]
  40b558:	ldr	x0, [sp, #208]
  40b55c:	add	x0, x0, #0x1
  40b560:	str	x0, [sp, #208]
  40b564:	ldr	x0, [sp, #208]
  40b568:	ldrb	w0, [x0]
  40b56c:	cmp	w0, #0x0
  40b570:	b.ne	40b524 <__fxstatat@plt+0x92e4>  // b.any
  40b574:	mov	w0, #0x1                   	// #1
  40b578:	strb	w0, [sp, #199]
  40b57c:	ldr	x0, [sp, #240]
  40b580:	str	x0, [sp, #208]
  40b584:	ldr	x0, [sp, #208]
  40b588:	bl	401d10 <strlen@plt>
  40b58c:	str	x0, [sp, #200]
  40b590:	b	40b630 <__fxstatat@plt+0x93f0>
  40b594:	mov	w0, #0x1                   	// #1
  40b598:	strb	w0, [sp, #199]
  40b59c:	mov	w0, #0x1                   	// #1
  40b5a0:	strb	w0, [sp, #198]
  40b5a4:	ldrb	w0, [sp, #198]
  40b5a8:	eor	w0, w0, #0x1
  40b5ac:	and	w0, w0, #0xff
  40b5b0:	cmp	w0, #0x0
  40b5b4:	b.eq	40b5c0 <__fxstatat@plt+0x9380>  // b.none
  40b5b8:	mov	w0, #0x1                   	// #1
  40b5bc:	strb	w0, [sp, #199]
  40b5c0:	mov	w0, #0x2                   	// #2
  40b5c4:	str	w0, [sp, #76]
  40b5c8:	ldrb	w0, [sp, #198]
  40b5cc:	eor	w0, w0, #0x1
  40b5d0:	and	w0, w0, #0xff
  40b5d4:	cmp	w0, #0x0
  40b5d8:	b.eq	40b60c <__fxstatat@plt+0x93cc>  // b.none
  40b5dc:	ldr	x1, [sp, #224]
  40b5e0:	ldr	x0, [sp, #96]
  40b5e4:	cmp	x1, x0
  40b5e8:	b.cs	40b600 <__fxstatat@plt+0x93c0>  // b.hs, b.nlast
  40b5ec:	ldr	x1, [sp, #104]
  40b5f0:	ldr	x0, [sp, #224]
  40b5f4:	add	x0, x1, x0
  40b5f8:	mov	w1, #0x27                  	// #39
  40b5fc:	strb	w1, [x0]
  40b600:	ldr	x0, [sp, #224]
  40b604:	add	x0, x0, #0x1
  40b608:	str	x0, [sp, #224]
  40b60c:	adrp	x0, 416000 <__fxstatat@plt+0x13dc0>
  40b610:	add	x0, x0, #0x150
  40b614:	str	x0, [sp, #208]
  40b618:	mov	x0, #0x1                   	// #1
  40b61c:	str	x0, [sp, #200]
  40b620:	b	40b630 <__fxstatat@plt+0x93f0>
  40b624:	strb	wzr, [sp, #198]
  40b628:	b	40b630 <__fxstatat@plt+0x93f0>
  40b62c:	bl	401f90 <abort@plt>
  40b630:	str	xzr, [sp, #232]
  40b634:	b	40c4ec <__fxstatat@plt+0xa2ac>
  40b638:	strb	wzr, [sp, #192]
  40b63c:	strb	wzr, [sp, #191]
  40b640:	strb	wzr, [sp, #190]
  40b644:	ldrb	w0, [sp, #199]
  40b648:	cmp	w0, #0x0
  40b64c:	b.eq	40b6e0 <__fxstatat@plt+0x94a0>  // b.none
  40b650:	ldr	w0, [sp, #76]
  40b654:	cmp	w0, #0x2
  40b658:	b.eq	40b6e0 <__fxstatat@plt+0x94a0>  // b.none
  40b65c:	ldr	x0, [sp, #200]
  40b660:	cmp	x0, #0x0
  40b664:	b.eq	40b6e0 <__fxstatat@plt+0x94a0>  // b.none
  40b668:	ldr	x1, [sp, #232]
  40b66c:	ldr	x0, [sp, #200]
  40b670:	add	x19, x1, x0
  40b674:	ldr	x0, [sp, #80]
  40b678:	cmn	x0, #0x1
  40b67c:	b.ne	40b6a0 <__fxstatat@plt+0x9460>  // b.any
  40b680:	ldr	x0, [sp, #200]
  40b684:	cmp	x0, #0x1
  40b688:	b.ls	40b6a0 <__fxstatat@plt+0x9460>  // b.plast
  40b68c:	ldr	x0, [sp, #88]
  40b690:	bl	401d10 <strlen@plt>
  40b694:	str	x0, [sp, #80]
  40b698:	ldr	x0, [sp, #80]
  40b69c:	b	40b6a4 <__fxstatat@plt+0x9464>
  40b6a0:	ldr	x0, [sp, #80]
  40b6a4:	cmp	x0, x19
  40b6a8:	b.cc	40b6e0 <__fxstatat@plt+0x94a0>  // b.lo, b.ul, b.last
  40b6ac:	ldr	x1, [sp, #88]
  40b6b0:	ldr	x0, [sp, #232]
  40b6b4:	add	x0, x1, x0
  40b6b8:	ldr	x2, [sp, #200]
  40b6bc:	ldr	x1, [sp, #208]
  40b6c0:	bl	401fd0 <memcmp@plt>
  40b6c4:	cmp	w0, #0x0
  40b6c8:	b.ne	40b6e0 <__fxstatat@plt+0x94a0>  // b.any
  40b6cc:	ldrb	w0, [sp, #198]
  40b6d0:	cmp	w0, #0x0
  40b6d4:	b.ne	40c684 <__fxstatat@plt+0xa444>  // b.any
  40b6d8:	mov	w0, #0x1                   	// #1
  40b6dc:	strb	w0, [sp, #192]
  40b6e0:	ldr	x1, [sp, #88]
  40b6e4:	ldr	x0, [sp, #232]
  40b6e8:	add	x0, x1, x0
  40b6ec:	ldrb	w0, [x0]
  40b6f0:	strb	w0, [sp, #194]
  40b6f4:	ldrb	w0, [sp, #194]
  40b6f8:	cmp	w0, #0x7e
  40b6fc:	b.hi	40bcf4 <__fxstatat@plt+0x9ab4>  // b.pmore
  40b700:	adrp	x1, 416000 <__fxstatat@plt+0x13dc0>
  40b704:	add	x1, x1, #0x15c
  40b708:	ldr	w0, [x1, w0, uxtw #2]
  40b70c:	adr	x1, 40b718 <__fxstatat@plt+0x94d8>
  40b710:	add	x0, x1, w0, sxtw #2
  40b714:	br	x0
  40b718:	ldrb	w0, [sp, #199]
  40b71c:	cmp	w0, #0x0
  40b720:	b.eq	40b8e4 <__fxstatat@plt+0x96a4>  // b.none
  40b724:	ldrb	w0, [sp, #198]
  40b728:	cmp	w0, #0x0
  40b72c:	b.ne	40c68c <__fxstatat@plt+0xa44c>  // b.any
  40b730:	mov	w0, #0x1                   	// #1
  40b734:	strb	w0, [sp, #191]
  40b738:	ldr	w0, [sp, #76]
  40b73c:	cmp	w0, #0x2
  40b740:	b.ne	40b7f0 <__fxstatat@plt+0x95b0>  // b.any
  40b744:	ldrb	w0, [sp, #197]
  40b748:	eor	w0, w0, #0x1
  40b74c:	and	w0, w0, #0xff
  40b750:	cmp	w0, #0x0
  40b754:	b.eq	40b7f0 <__fxstatat@plt+0x95b0>  // b.none
  40b758:	ldr	x1, [sp, #224]
  40b75c:	ldr	x0, [sp, #96]
  40b760:	cmp	x1, x0
  40b764:	b.cs	40b77c <__fxstatat@plt+0x953c>  // b.hs, b.nlast
  40b768:	ldr	x1, [sp, #104]
  40b76c:	ldr	x0, [sp, #224]
  40b770:	add	x0, x1, x0
  40b774:	mov	w1, #0x27                  	// #39
  40b778:	strb	w1, [x0]
  40b77c:	ldr	x0, [sp, #224]
  40b780:	add	x0, x0, #0x1
  40b784:	str	x0, [sp, #224]
  40b788:	ldr	x1, [sp, #224]
  40b78c:	ldr	x0, [sp, #96]
  40b790:	cmp	x1, x0
  40b794:	b.cs	40b7ac <__fxstatat@plt+0x956c>  // b.hs, b.nlast
  40b798:	ldr	x1, [sp, #104]
  40b79c:	ldr	x0, [sp, #224]
  40b7a0:	add	x0, x1, x0
  40b7a4:	mov	w1, #0x24                  	// #36
  40b7a8:	strb	w1, [x0]
  40b7ac:	ldr	x0, [sp, #224]
  40b7b0:	add	x0, x0, #0x1
  40b7b4:	str	x0, [sp, #224]
  40b7b8:	ldr	x1, [sp, #224]
  40b7bc:	ldr	x0, [sp, #96]
  40b7c0:	cmp	x1, x0
  40b7c4:	b.cs	40b7dc <__fxstatat@plt+0x959c>  // b.hs, b.nlast
  40b7c8:	ldr	x1, [sp, #104]
  40b7cc:	ldr	x0, [sp, #224]
  40b7d0:	add	x0, x1, x0
  40b7d4:	mov	w1, #0x27                  	// #39
  40b7d8:	strb	w1, [x0]
  40b7dc:	ldr	x0, [sp, #224]
  40b7e0:	add	x0, x0, #0x1
  40b7e4:	str	x0, [sp, #224]
  40b7e8:	mov	w0, #0x1                   	// #1
  40b7ec:	strb	w0, [sp, #197]
  40b7f0:	ldr	x1, [sp, #224]
  40b7f4:	ldr	x0, [sp, #96]
  40b7f8:	cmp	x1, x0
  40b7fc:	b.cs	40b814 <__fxstatat@plt+0x95d4>  // b.hs, b.nlast
  40b800:	ldr	x1, [sp, #104]
  40b804:	ldr	x0, [sp, #224]
  40b808:	add	x0, x1, x0
  40b80c:	mov	w1, #0x5c                  	// #92
  40b810:	strb	w1, [x0]
  40b814:	ldr	x0, [sp, #224]
  40b818:	add	x0, x0, #0x1
  40b81c:	str	x0, [sp, #224]
  40b820:	ldr	w0, [sp, #76]
  40b824:	cmp	w0, #0x2
  40b828:	b.eq	40b8d8 <__fxstatat@plt+0x9698>  // b.none
  40b82c:	ldr	x0, [sp, #232]
  40b830:	add	x0, x0, #0x1
  40b834:	ldr	x1, [sp, #80]
  40b838:	cmp	x1, x0
  40b83c:	b.ls	40b8d8 <__fxstatat@plt+0x9698>  // b.plast
  40b840:	ldr	x0, [sp, #232]
  40b844:	add	x0, x0, #0x1
  40b848:	ldr	x1, [sp, #88]
  40b84c:	add	x0, x1, x0
  40b850:	ldrb	w0, [x0]
  40b854:	cmp	w0, #0x2f
  40b858:	b.ls	40b8d8 <__fxstatat@plt+0x9698>  // b.plast
  40b85c:	ldr	x0, [sp, #232]
  40b860:	add	x0, x0, #0x1
  40b864:	ldr	x1, [sp, #88]
  40b868:	add	x0, x1, x0
  40b86c:	ldrb	w0, [x0]
  40b870:	cmp	w0, #0x39
  40b874:	b.hi	40b8d8 <__fxstatat@plt+0x9698>  // b.pmore
  40b878:	ldr	x1, [sp, #224]
  40b87c:	ldr	x0, [sp, #96]
  40b880:	cmp	x1, x0
  40b884:	b.cs	40b89c <__fxstatat@plt+0x965c>  // b.hs, b.nlast
  40b888:	ldr	x1, [sp, #104]
  40b88c:	ldr	x0, [sp, #224]
  40b890:	add	x0, x1, x0
  40b894:	mov	w1, #0x30                  	// #48
  40b898:	strb	w1, [x0]
  40b89c:	ldr	x0, [sp, #224]
  40b8a0:	add	x0, x0, #0x1
  40b8a4:	str	x0, [sp, #224]
  40b8a8:	ldr	x1, [sp, #224]
  40b8ac:	ldr	x0, [sp, #96]
  40b8b0:	cmp	x1, x0
  40b8b4:	b.cs	40b8cc <__fxstatat@plt+0x968c>  // b.hs, b.nlast
  40b8b8:	ldr	x1, [sp, #104]
  40b8bc:	ldr	x0, [sp, #224]
  40b8c0:	add	x0, x1, x0
  40b8c4:	mov	w1, #0x30                  	// #48
  40b8c8:	strb	w1, [x0]
  40b8cc:	ldr	x0, [sp, #224]
  40b8d0:	add	x0, x0, #0x1
  40b8d4:	str	x0, [sp, #224]
  40b8d8:	mov	w0, #0x30                  	// #48
  40b8dc:	strb	w0, [sp, #194]
  40b8e0:	b	40c244 <__fxstatat@plt+0xa004>
  40b8e4:	ldr	w0, [sp, #72]
  40b8e8:	and	w0, w0, #0x1
  40b8ec:	cmp	w0, #0x0
  40b8f0:	b.eq	40c244 <__fxstatat@plt+0xa004>  // b.none
  40b8f4:	b	40c4e0 <__fxstatat@plt+0xa2a0>
  40b8f8:	ldr	w0, [sp, #76]
  40b8fc:	cmp	w0, #0x2
  40b900:	b.eq	40b914 <__fxstatat@plt+0x96d4>  // b.none
  40b904:	ldr	w0, [sp, #76]
  40b908:	cmp	w0, #0x5
  40b90c:	b.eq	40b924 <__fxstatat@plt+0x96e4>  // b.none
  40b910:	b	40babc <__fxstatat@plt+0x987c>
  40b914:	ldrb	w0, [sp, #198]
  40b918:	cmp	w0, #0x0
  40b91c:	b.eq	40bab0 <__fxstatat@plt+0x9870>  // b.none
  40b920:	b	40c6c0 <__fxstatat@plt+0xa480>
  40b924:	ldr	w0, [sp, #72]
  40b928:	and	w0, w0, #0x4
  40b92c:	cmp	w0, #0x0
  40b930:	b.eq	40bab8 <__fxstatat@plt+0x9878>  // b.none
  40b934:	ldr	x0, [sp, #232]
  40b938:	add	x0, x0, #0x2
  40b93c:	ldr	x1, [sp, #80]
  40b940:	cmp	x1, x0
  40b944:	b.ls	40bab8 <__fxstatat@plt+0x9878>  // b.plast
  40b948:	ldr	x0, [sp, #232]
  40b94c:	add	x0, x0, #0x1
  40b950:	ldr	x1, [sp, #88]
  40b954:	add	x0, x1, x0
  40b958:	ldrb	w0, [x0]
  40b95c:	cmp	w0, #0x3f
  40b960:	b.ne	40bab8 <__fxstatat@plt+0x9878>  // b.any
  40b964:	ldr	x0, [sp, #232]
  40b968:	add	x0, x0, #0x2
  40b96c:	ldr	x1, [sp, #88]
  40b970:	add	x0, x1, x0
  40b974:	ldrb	w0, [x0]
  40b978:	cmp	w0, #0x3e
  40b97c:	cset	w1, hi  // hi = pmore
  40b980:	and	w1, w1, #0xff
  40b984:	cmp	w1, #0x0
  40b988:	b.ne	40baa8 <__fxstatat@plt+0x9868>  // b.any
  40b98c:	mov	x1, #0x1                   	// #1
  40b990:	lsl	x1, x1, x0
  40b994:	mov	x0, #0xa38200000000        	// #179778741075968
  40b998:	movk	x0, #0x7000, lsl #48
  40b99c:	and	x0, x1, x0
  40b9a0:	cmp	x0, #0x0
  40b9a4:	cset	w0, ne  // ne = any
  40b9a8:	and	w0, w0, #0xff
  40b9ac:	cmp	w0, #0x0
  40b9b0:	b.eq	40baa8 <__fxstatat@plt+0x9868>  // b.none
  40b9b4:	ldrb	w0, [sp, #198]
  40b9b8:	cmp	w0, #0x0
  40b9bc:	b.ne	40c694 <__fxstatat@plt+0xa454>  // b.any
  40b9c0:	ldr	x0, [sp, #232]
  40b9c4:	add	x0, x0, #0x2
  40b9c8:	ldr	x1, [sp, #88]
  40b9cc:	add	x0, x1, x0
  40b9d0:	ldrb	w0, [x0]
  40b9d4:	strb	w0, [sp, #194]
  40b9d8:	ldr	x0, [sp, #232]
  40b9dc:	add	x0, x0, #0x2
  40b9e0:	str	x0, [sp, #232]
  40b9e4:	ldr	x1, [sp, #224]
  40b9e8:	ldr	x0, [sp, #96]
  40b9ec:	cmp	x1, x0
  40b9f0:	b.cs	40ba08 <__fxstatat@plt+0x97c8>  // b.hs, b.nlast
  40b9f4:	ldr	x1, [sp, #104]
  40b9f8:	ldr	x0, [sp, #224]
  40b9fc:	add	x0, x1, x0
  40ba00:	mov	w1, #0x3f                  	// #63
  40ba04:	strb	w1, [x0]
  40ba08:	ldr	x0, [sp, #224]
  40ba0c:	add	x0, x0, #0x1
  40ba10:	str	x0, [sp, #224]
  40ba14:	ldr	x1, [sp, #224]
  40ba18:	ldr	x0, [sp, #96]
  40ba1c:	cmp	x1, x0
  40ba20:	b.cs	40ba38 <__fxstatat@plt+0x97f8>  // b.hs, b.nlast
  40ba24:	ldr	x1, [sp, #104]
  40ba28:	ldr	x0, [sp, #224]
  40ba2c:	add	x0, x1, x0
  40ba30:	mov	w1, #0x22                  	// #34
  40ba34:	strb	w1, [x0]
  40ba38:	ldr	x0, [sp, #224]
  40ba3c:	add	x0, x0, #0x1
  40ba40:	str	x0, [sp, #224]
  40ba44:	ldr	x1, [sp, #224]
  40ba48:	ldr	x0, [sp, #96]
  40ba4c:	cmp	x1, x0
  40ba50:	b.cs	40ba68 <__fxstatat@plt+0x9828>  // b.hs, b.nlast
  40ba54:	ldr	x1, [sp, #104]
  40ba58:	ldr	x0, [sp, #224]
  40ba5c:	add	x0, x1, x0
  40ba60:	mov	w1, #0x22                  	// #34
  40ba64:	strb	w1, [x0]
  40ba68:	ldr	x0, [sp, #224]
  40ba6c:	add	x0, x0, #0x1
  40ba70:	str	x0, [sp, #224]
  40ba74:	ldr	x1, [sp, #224]
  40ba78:	ldr	x0, [sp, #96]
  40ba7c:	cmp	x1, x0
  40ba80:	b.cs	40ba98 <__fxstatat@plt+0x9858>  // b.hs, b.nlast
  40ba84:	ldr	x1, [sp, #104]
  40ba88:	ldr	x0, [sp, #224]
  40ba8c:	add	x0, x1, x0
  40ba90:	mov	w1, #0x3f                  	// #63
  40ba94:	strb	w1, [x0]
  40ba98:	ldr	x0, [sp, #224]
  40ba9c:	add	x0, x0, #0x1
  40baa0:	str	x0, [sp, #224]
  40baa4:	b	40baac <__fxstatat@plt+0x986c>
  40baa8:	nop
  40baac:	b	40bab8 <__fxstatat@plt+0x9878>
  40bab0:	nop
  40bab4:	b	40c270 <__fxstatat@plt+0xa030>
  40bab8:	nop
  40babc:	b	40c270 <__fxstatat@plt+0xa030>
  40bac0:	mov	w0, #0x61                  	// #97
  40bac4:	strb	w0, [sp, #193]
  40bac8:	b	40bb7c <__fxstatat@plt+0x993c>
  40bacc:	mov	w0, #0x62                  	// #98
  40bad0:	strb	w0, [sp, #193]
  40bad4:	b	40bb7c <__fxstatat@plt+0x993c>
  40bad8:	mov	w0, #0x66                  	// #102
  40badc:	strb	w0, [sp, #193]
  40bae0:	b	40bb7c <__fxstatat@plt+0x993c>
  40bae4:	mov	w0, #0x6e                  	// #110
  40bae8:	strb	w0, [sp, #193]
  40baec:	b	40bb60 <__fxstatat@plt+0x9920>
  40baf0:	mov	w0, #0x72                  	// #114
  40baf4:	strb	w0, [sp, #193]
  40baf8:	b	40bb60 <__fxstatat@plt+0x9920>
  40bafc:	mov	w0, #0x74                  	// #116
  40bb00:	strb	w0, [sp, #193]
  40bb04:	b	40bb60 <__fxstatat@plt+0x9920>
  40bb08:	mov	w0, #0x76                  	// #118
  40bb0c:	strb	w0, [sp, #193]
  40bb10:	b	40bb7c <__fxstatat@plt+0x993c>
  40bb14:	ldrb	w0, [sp, #194]
  40bb18:	strb	w0, [sp, #193]
  40bb1c:	ldr	w0, [sp, #76]
  40bb20:	cmp	w0, #0x2
  40bb24:	b.ne	40bb38 <__fxstatat@plt+0x98f8>  // b.any
  40bb28:	ldrb	w0, [sp, #198]
  40bb2c:	cmp	w0, #0x0
  40bb30:	b.eq	40c400 <__fxstatat@plt+0xa1c0>  // b.none
  40bb34:	b	40c6c0 <__fxstatat@plt+0xa480>
  40bb38:	ldrb	w0, [sp, #199]
  40bb3c:	cmp	w0, #0x0
  40bb40:	b.eq	40bb5c <__fxstatat@plt+0x991c>  // b.none
  40bb44:	ldrb	w0, [sp, #198]
  40bb48:	cmp	w0, #0x0
  40bb4c:	b.eq	40bb5c <__fxstatat@plt+0x991c>  // b.none
  40bb50:	ldr	x0, [sp, #200]
  40bb54:	cmp	x0, #0x0
  40bb58:	b.ne	40c408 <__fxstatat@plt+0xa1c8>  // b.any
  40bb5c:	nop
  40bb60:	ldr	w0, [sp, #76]
  40bb64:	cmp	w0, #0x2
  40bb68:	b.ne	40bb78 <__fxstatat@plt+0x9938>  // b.any
  40bb6c:	ldrb	w0, [sp, #198]
  40bb70:	cmp	w0, #0x0
  40bb74:	b.ne	40c69c <__fxstatat@plt+0xa45c>  // b.any
  40bb78:	nop
  40bb7c:	ldrb	w0, [sp, #199]
  40bb80:	cmp	w0, #0x0
  40bb84:	b.eq	40c24c <__fxstatat@plt+0xa00c>  // b.none
  40bb88:	ldrb	w0, [sp, #193]
  40bb8c:	strb	w0, [sp, #194]
  40bb90:	b	40c300 <__fxstatat@plt+0xa0c0>
  40bb94:	ldr	x0, [sp, #80]
  40bb98:	cmn	x0, #0x1
  40bb9c:	b.ne	40bbbc <__fxstatat@plt+0x997c>  // b.any
  40bba0:	ldr	x0, [sp, #88]
  40bba4:	add	x0, x0, #0x1
  40bba8:	ldrb	w0, [x0]
  40bbac:	cmp	w0, #0x0
  40bbb0:	cset	w0, ne  // ne = any
  40bbb4:	and	w0, w0, #0xff
  40bbb8:	b	40bbcc <__fxstatat@plt+0x998c>
  40bbbc:	ldr	x0, [sp, #80]
  40bbc0:	cmp	x0, #0x1
  40bbc4:	cset	w0, ne  // ne = any
  40bbc8:	and	w0, w0, #0xff
  40bbcc:	cmp	w0, #0x0
  40bbd0:	b.ne	40c254 <__fxstatat@plt+0xa014>  // b.any
  40bbd4:	ldr	x0, [sp, #232]
  40bbd8:	cmp	x0, #0x0
  40bbdc:	b.ne	40c25c <__fxstatat@plt+0xa01c>  // b.any
  40bbe0:	mov	w0, #0x1                   	// #1
  40bbe4:	strb	w0, [sp, #190]
  40bbe8:	ldr	w0, [sp, #76]
  40bbec:	cmp	w0, #0x2
  40bbf0:	b.ne	40c264 <__fxstatat@plt+0xa024>  // b.any
  40bbf4:	ldrb	w0, [sp, #198]
  40bbf8:	cmp	w0, #0x0
  40bbfc:	b.eq	40c264 <__fxstatat@plt+0xa024>  // b.none
  40bc00:	b	40c6c0 <__fxstatat@plt+0xa480>
  40bc04:	mov	w0, #0x1                   	// #1
  40bc08:	strb	w0, [sp, #196]
  40bc0c:	mov	w0, #0x1                   	// #1
  40bc10:	strb	w0, [sp, #190]
  40bc14:	ldr	w0, [sp, #76]
  40bc18:	cmp	w0, #0x2
  40bc1c:	b.ne	40c26c <__fxstatat@plt+0xa02c>  // b.any
  40bc20:	ldrb	w0, [sp, #198]
  40bc24:	cmp	w0, #0x0
  40bc28:	b.ne	40c6a4 <__fxstatat@plt+0xa464>  // b.any
  40bc2c:	ldr	x0, [sp, #96]
  40bc30:	cmp	x0, #0x0
  40bc34:	b.eq	40bc50 <__fxstatat@plt+0x9a10>  // b.none
  40bc38:	ldr	x0, [sp, #216]
  40bc3c:	cmp	x0, #0x0
  40bc40:	b.ne	40bc50 <__fxstatat@plt+0x9a10>  // b.any
  40bc44:	ldr	x0, [sp, #96]
  40bc48:	str	x0, [sp, #216]
  40bc4c:	str	xzr, [sp, #96]
  40bc50:	ldr	x1, [sp, #224]
  40bc54:	ldr	x0, [sp, #96]
  40bc58:	cmp	x1, x0
  40bc5c:	b.cs	40bc74 <__fxstatat@plt+0x9a34>  // b.hs, b.nlast
  40bc60:	ldr	x1, [sp, #104]
  40bc64:	ldr	x0, [sp, #224]
  40bc68:	add	x0, x1, x0
  40bc6c:	mov	w1, #0x27                  	// #39
  40bc70:	strb	w1, [x0]
  40bc74:	ldr	x0, [sp, #224]
  40bc78:	add	x0, x0, #0x1
  40bc7c:	str	x0, [sp, #224]
  40bc80:	ldr	x1, [sp, #224]
  40bc84:	ldr	x0, [sp, #96]
  40bc88:	cmp	x1, x0
  40bc8c:	b.cs	40bca4 <__fxstatat@plt+0x9a64>  // b.hs, b.nlast
  40bc90:	ldr	x1, [sp, #104]
  40bc94:	ldr	x0, [sp, #224]
  40bc98:	add	x0, x1, x0
  40bc9c:	mov	w1, #0x5c                  	// #92
  40bca0:	strb	w1, [x0]
  40bca4:	ldr	x0, [sp, #224]
  40bca8:	add	x0, x0, #0x1
  40bcac:	str	x0, [sp, #224]
  40bcb0:	ldr	x1, [sp, #224]
  40bcb4:	ldr	x0, [sp, #96]
  40bcb8:	cmp	x1, x0
  40bcbc:	b.cs	40bcd4 <__fxstatat@plt+0x9a94>  // b.hs, b.nlast
  40bcc0:	ldr	x1, [sp, #104]
  40bcc4:	ldr	x0, [sp, #224]
  40bcc8:	add	x0, x1, x0
  40bccc:	mov	w1, #0x27                  	// #39
  40bcd0:	strb	w1, [x0]
  40bcd4:	ldr	x0, [sp, #224]
  40bcd8:	add	x0, x0, #0x1
  40bcdc:	str	x0, [sp, #224]
  40bce0:	strb	wzr, [sp, #197]
  40bce4:	b	40c26c <__fxstatat@plt+0xa02c>
  40bce8:	mov	w0, #0x1                   	// #1
  40bcec:	strb	w0, [sp, #190]
  40bcf0:	b	40c270 <__fxstatat@plt+0xa030>
  40bcf4:	ldrb	w0, [sp, #159]
  40bcf8:	cmp	w0, #0x0
  40bcfc:	b.eq	40bd34 <__fxstatat@plt+0x9af4>  // b.none
  40bd00:	mov	x0, #0x1                   	// #1
  40bd04:	str	x0, [sp, #176]
  40bd08:	bl	402010 <__ctype_b_loc@plt>
  40bd0c:	ldr	x1, [x0]
  40bd10:	ldrb	w0, [sp, #194]
  40bd14:	lsl	x0, x0, #1
  40bd18:	add	x0, x1, x0
  40bd1c:	ldrh	w0, [x0]
  40bd20:	and	w0, w0, #0x4000
  40bd24:	cmp	w0, #0x0
  40bd28:	cset	w0, ne  // ne = any
  40bd2c:	strb	w0, [sp, #175]
  40bd30:	b	40bf10 <__fxstatat@plt+0x9cd0>
  40bd34:	add	x0, sp, #0x80
  40bd38:	mov	x2, #0x8                   	// #8
  40bd3c:	mov	w1, #0x0                   	// #0
  40bd40:	bl	401ee0 <memset@plt>
  40bd44:	str	xzr, [sp, #176]
  40bd48:	mov	w0, #0x1                   	// #1
  40bd4c:	strb	w0, [sp, #175]
  40bd50:	ldr	x0, [sp, #80]
  40bd54:	cmn	x0, #0x1
  40bd58:	b.ne	40bd68 <__fxstatat@plt+0x9b28>  // b.any
  40bd5c:	ldr	x0, [sp, #88]
  40bd60:	bl	401d10 <strlen@plt>
  40bd64:	str	x0, [sp, #80]
  40bd68:	ldr	x1, [sp, #232]
  40bd6c:	ldr	x0, [sp, #176]
  40bd70:	add	x0, x1, x0
  40bd74:	ldr	x1, [sp, #88]
  40bd78:	add	x4, x1, x0
  40bd7c:	ldr	x1, [sp, #232]
  40bd80:	ldr	x0, [sp, #176]
  40bd84:	add	x0, x1, x0
  40bd88:	ldr	x1, [sp, #80]
  40bd8c:	sub	x1, x1, x0
  40bd90:	add	x2, sp, #0x80
  40bd94:	add	x0, sp, #0x7c
  40bd98:	mov	x3, x2
  40bd9c:	mov	x2, x1
  40bda0:	mov	x1, x4
  40bda4:	bl	40ef80 <__fxstatat@plt+0xcd40>
  40bda8:	str	x0, [sp, #144]
  40bdac:	ldr	x0, [sp, #144]
  40bdb0:	cmp	x0, #0x0
  40bdb4:	b.eq	40bf04 <__fxstatat@plt+0x9cc4>  // b.none
  40bdb8:	ldr	x0, [sp, #144]
  40bdbc:	cmn	x0, #0x1
  40bdc0:	b.ne	40bdcc <__fxstatat@plt+0x9b8c>  // b.any
  40bdc4:	strb	wzr, [sp, #175]
  40bdc8:	b	40bf10 <__fxstatat@plt+0x9cd0>
  40bdcc:	ldr	x0, [sp, #144]
  40bdd0:	cmn	x0, #0x2
  40bdd4:	b.ne	40be28 <__fxstatat@plt+0x9be8>  // b.any
  40bdd8:	strb	wzr, [sp, #175]
  40bddc:	b	40bdec <__fxstatat@plt+0x9bac>
  40bde0:	ldr	x0, [sp, #176]
  40bde4:	add	x0, x0, #0x1
  40bde8:	str	x0, [sp, #176]
  40bdec:	ldr	x1, [sp, #232]
  40bdf0:	ldr	x0, [sp, #176]
  40bdf4:	add	x0, x1, x0
  40bdf8:	ldr	x1, [sp, #80]
  40bdfc:	cmp	x1, x0
  40be00:	b.ls	40bf0c <__fxstatat@plt+0x9ccc>  // b.plast
  40be04:	ldr	x1, [sp, #232]
  40be08:	ldr	x0, [sp, #176]
  40be0c:	add	x0, x1, x0
  40be10:	ldr	x1, [sp, #88]
  40be14:	add	x0, x1, x0
  40be18:	ldrb	w0, [x0]
  40be1c:	cmp	w0, #0x0
  40be20:	b.ne	40bde0 <__fxstatat@plt+0x9ba0>  // b.any
  40be24:	b	40bf0c <__fxstatat@plt+0x9ccc>
  40be28:	ldrb	w0, [sp, #198]
  40be2c:	cmp	w0, #0x0
  40be30:	b.eq	40becc <__fxstatat@plt+0x9c8c>  // b.none
  40be34:	ldr	w0, [sp, #76]
  40be38:	cmp	w0, #0x2
  40be3c:	b.ne	40becc <__fxstatat@plt+0x9c8c>  // b.any
  40be40:	mov	x0, #0x1                   	// #1
  40be44:	str	x0, [sp, #160]
  40be48:	b	40bebc <__fxstatat@plt+0x9c7c>
  40be4c:	ldr	x1, [sp, #232]
  40be50:	ldr	x0, [sp, #176]
  40be54:	add	x1, x1, x0
  40be58:	ldr	x0, [sp, #160]
  40be5c:	add	x0, x1, x0
  40be60:	ldr	x1, [sp, #88]
  40be64:	add	x0, x1, x0
  40be68:	ldrb	w0, [x0]
  40be6c:	sub	w0, w0, #0x5b
  40be70:	cmp	w0, #0x21
  40be74:	cset	w1, hi  // hi = pmore
  40be78:	and	w1, w1, #0xff
  40be7c:	cmp	w1, #0x0
  40be80:	b.ne	40beac <__fxstatat@plt+0x9c6c>  // b.any
  40be84:	mov	x1, #0x1                   	// #1
  40be88:	lsl	x1, x1, x0
  40be8c:	mov	x0, #0x2b                  	// #43
  40be90:	movk	x0, #0x2, lsl #32
  40be94:	and	x0, x1, x0
  40be98:	cmp	x0, #0x0
  40be9c:	cset	w0, ne  // ne = any
  40bea0:	and	w0, w0, #0xff
  40bea4:	cmp	w0, #0x0
  40bea8:	b.ne	40c6c0 <__fxstatat@plt+0xa480>  // b.any
  40beac:	nop
  40beb0:	ldr	x0, [sp, #160]
  40beb4:	add	x0, x0, #0x1
  40beb8:	str	x0, [sp, #160]
  40bebc:	ldr	x1, [sp, #160]
  40bec0:	ldr	x0, [sp, #144]
  40bec4:	cmp	x1, x0
  40bec8:	b.cc	40be4c <__fxstatat@plt+0x9c0c>  // b.lo, b.ul, b.last
  40becc:	ldr	w0, [sp, #124]
  40bed0:	bl	402190 <iswprint@plt>
  40bed4:	cmp	w0, #0x0
  40bed8:	b.ne	40bee0 <__fxstatat@plt+0x9ca0>  // b.any
  40bedc:	strb	wzr, [sp, #175]
  40bee0:	ldr	x1, [sp, #176]
  40bee4:	ldr	x0, [sp, #144]
  40bee8:	add	x0, x1, x0
  40beec:	str	x0, [sp, #176]
  40bef0:	add	x0, sp, #0x80
  40bef4:	bl	401fb0 <mbsinit@plt>
  40bef8:	cmp	w0, #0x0
  40befc:	b.eq	40bd68 <__fxstatat@plt+0x9b28>  // b.none
  40bf00:	b	40bf10 <__fxstatat@plt+0x9cd0>
  40bf04:	nop
  40bf08:	b	40bf10 <__fxstatat@plt+0x9cd0>
  40bf0c:	nop
  40bf10:	ldrb	w0, [sp, #175]
  40bf14:	strb	w0, [sp, #190]
  40bf18:	ldr	x0, [sp, #176]
  40bf1c:	cmp	x0, #0x1
  40bf20:	b.hi	40bf44 <__fxstatat@plt+0x9d04>  // b.pmore
  40bf24:	ldrb	w0, [sp, #199]
  40bf28:	cmp	w0, #0x0
  40bf2c:	b.eq	40c270 <__fxstatat@plt+0xa030>  // b.none
  40bf30:	ldrb	w0, [sp, #175]
  40bf34:	eor	w0, w0, #0x1
  40bf38:	and	w0, w0, #0xff
  40bf3c:	cmp	w0, #0x0
  40bf40:	b.eq	40c270 <__fxstatat@plt+0xa030>  // b.none
  40bf44:	ldr	x1, [sp, #232]
  40bf48:	ldr	x0, [sp, #176]
  40bf4c:	add	x0, x1, x0
  40bf50:	str	x0, [sp, #136]
  40bf54:	ldrb	w0, [sp, #199]
  40bf58:	cmp	w0, #0x0
  40bf5c:	b.eq	40c110 <__fxstatat@plt+0x9ed0>  // b.none
  40bf60:	ldrb	w0, [sp, #175]
  40bf64:	eor	w0, w0, #0x1
  40bf68:	and	w0, w0, #0xff
  40bf6c:	cmp	w0, #0x0
  40bf70:	b.eq	40c110 <__fxstatat@plt+0x9ed0>  // b.none
  40bf74:	ldrb	w0, [sp, #198]
  40bf78:	cmp	w0, #0x0
  40bf7c:	b.ne	40c6ac <__fxstatat@plt+0xa46c>  // b.any
  40bf80:	mov	w0, #0x1                   	// #1
  40bf84:	strb	w0, [sp, #191]
  40bf88:	ldr	w0, [sp, #76]
  40bf8c:	cmp	w0, #0x2
  40bf90:	b.ne	40c040 <__fxstatat@plt+0x9e00>  // b.any
  40bf94:	ldrb	w0, [sp, #197]
  40bf98:	eor	w0, w0, #0x1
  40bf9c:	and	w0, w0, #0xff
  40bfa0:	cmp	w0, #0x0
  40bfa4:	b.eq	40c040 <__fxstatat@plt+0x9e00>  // b.none
  40bfa8:	ldr	x1, [sp, #224]
  40bfac:	ldr	x0, [sp, #96]
  40bfb0:	cmp	x1, x0
  40bfb4:	b.cs	40bfcc <__fxstatat@plt+0x9d8c>  // b.hs, b.nlast
  40bfb8:	ldr	x1, [sp, #104]
  40bfbc:	ldr	x0, [sp, #224]
  40bfc0:	add	x0, x1, x0
  40bfc4:	mov	w1, #0x27                  	// #39
  40bfc8:	strb	w1, [x0]
  40bfcc:	ldr	x0, [sp, #224]
  40bfd0:	add	x0, x0, #0x1
  40bfd4:	str	x0, [sp, #224]
  40bfd8:	ldr	x1, [sp, #224]
  40bfdc:	ldr	x0, [sp, #96]
  40bfe0:	cmp	x1, x0
  40bfe4:	b.cs	40bffc <__fxstatat@plt+0x9dbc>  // b.hs, b.nlast
  40bfe8:	ldr	x1, [sp, #104]
  40bfec:	ldr	x0, [sp, #224]
  40bff0:	add	x0, x1, x0
  40bff4:	mov	w1, #0x24                  	// #36
  40bff8:	strb	w1, [x0]
  40bffc:	ldr	x0, [sp, #224]
  40c000:	add	x0, x0, #0x1
  40c004:	str	x0, [sp, #224]
  40c008:	ldr	x1, [sp, #224]
  40c00c:	ldr	x0, [sp, #96]
  40c010:	cmp	x1, x0
  40c014:	b.cs	40c02c <__fxstatat@plt+0x9dec>  // b.hs, b.nlast
  40c018:	ldr	x1, [sp, #104]
  40c01c:	ldr	x0, [sp, #224]
  40c020:	add	x0, x1, x0
  40c024:	mov	w1, #0x27                  	// #39
  40c028:	strb	w1, [x0]
  40c02c:	ldr	x0, [sp, #224]
  40c030:	add	x0, x0, #0x1
  40c034:	str	x0, [sp, #224]
  40c038:	mov	w0, #0x1                   	// #1
  40c03c:	strb	w0, [sp, #197]
  40c040:	ldr	x1, [sp, #224]
  40c044:	ldr	x0, [sp, #96]
  40c048:	cmp	x1, x0
  40c04c:	b.cs	40c064 <__fxstatat@plt+0x9e24>  // b.hs, b.nlast
  40c050:	ldr	x1, [sp, #104]
  40c054:	ldr	x0, [sp, #224]
  40c058:	add	x0, x1, x0
  40c05c:	mov	w1, #0x5c                  	// #92
  40c060:	strb	w1, [x0]
  40c064:	ldr	x0, [sp, #224]
  40c068:	add	x0, x0, #0x1
  40c06c:	str	x0, [sp, #224]
  40c070:	ldr	x1, [sp, #224]
  40c074:	ldr	x0, [sp, #96]
  40c078:	cmp	x1, x0
  40c07c:	b.cs	40c0a4 <__fxstatat@plt+0x9e64>  // b.hs, b.nlast
  40c080:	ldrb	w0, [sp, #194]
  40c084:	lsr	w0, w0, #6
  40c088:	and	w1, w0, #0xff
  40c08c:	ldr	x2, [sp, #104]
  40c090:	ldr	x0, [sp, #224]
  40c094:	add	x0, x2, x0
  40c098:	add	w1, w1, #0x30
  40c09c:	and	w1, w1, #0xff
  40c0a0:	strb	w1, [x0]
  40c0a4:	ldr	x0, [sp, #224]
  40c0a8:	add	x0, x0, #0x1
  40c0ac:	str	x0, [sp, #224]
  40c0b0:	ldr	x1, [sp, #224]
  40c0b4:	ldr	x0, [sp, #96]
  40c0b8:	cmp	x1, x0
  40c0bc:	b.cs	40c0ec <__fxstatat@plt+0x9eac>  // b.hs, b.nlast
  40c0c0:	ldrb	w0, [sp, #194]
  40c0c4:	lsr	w0, w0, #3
  40c0c8:	and	w0, w0, #0xff
  40c0cc:	and	w0, w0, #0x7
  40c0d0:	and	w1, w0, #0xff
  40c0d4:	ldr	x2, [sp, #104]
  40c0d8:	ldr	x0, [sp, #224]
  40c0dc:	add	x0, x2, x0
  40c0e0:	add	w1, w1, #0x30
  40c0e4:	and	w1, w1, #0xff
  40c0e8:	strb	w1, [x0]
  40c0ec:	ldr	x0, [sp, #224]
  40c0f0:	add	x0, x0, #0x1
  40c0f4:	str	x0, [sp, #224]
  40c0f8:	ldrb	w0, [sp, #194]
  40c0fc:	and	w0, w0, #0x7
  40c100:	and	w0, w0, #0xff
  40c104:	add	w0, w0, #0x30
  40c108:	strb	w0, [sp, #194]
  40c10c:	b	40c150 <__fxstatat@plt+0x9f10>
  40c110:	ldrb	w0, [sp, #192]
  40c114:	cmp	w0, #0x0
  40c118:	b.eq	40c150 <__fxstatat@plt+0x9f10>  // b.none
  40c11c:	ldr	x1, [sp, #224]
  40c120:	ldr	x0, [sp, #96]
  40c124:	cmp	x1, x0
  40c128:	b.cs	40c140 <__fxstatat@plt+0x9f00>  // b.hs, b.nlast
  40c12c:	ldr	x1, [sp, #104]
  40c130:	ldr	x0, [sp, #224]
  40c134:	add	x0, x1, x0
  40c138:	mov	w1, #0x5c                  	// #92
  40c13c:	strb	w1, [x0]
  40c140:	ldr	x0, [sp, #224]
  40c144:	add	x0, x0, #0x1
  40c148:	str	x0, [sp, #224]
  40c14c:	strb	wzr, [sp, #192]
  40c150:	ldr	x0, [sp, #232]
  40c154:	add	x0, x0, #0x1
  40c158:	ldr	x1, [sp, #136]
  40c15c:	cmp	x1, x0
  40c160:	b.ls	40c23c <__fxstatat@plt+0x9ffc>  // b.plast
  40c164:	ldrb	w0, [sp, #197]
  40c168:	cmp	w0, #0x0
  40c16c:	b.eq	40c1e8 <__fxstatat@plt+0x9fa8>  // b.none
  40c170:	ldrb	w0, [sp, #191]
  40c174:	eor	w0, w0, #0x1
  40c178:	and	w0, w0, #0xff
  40c17c:	cmp	w0, #0x0
  40c180:	b.eq	40c1e8 <__fxstatat@plt+0x9fa8>  // b.none
  40c184:	ldr	x1, [sp, #224]
  40c188:	ldr	x0, [sp, #96]
  40c18c:	cmp	x1, x0
  40c190:	b.cs	40c1a8 <__fxstatat@plt+0x9f68>  // b.hs, b.nlast
  40c194:	ldr	x1, [sp, #104]
  40c198:	ldr	x0, [sp, #224]
  40c19c:	add	x0, x1, x0
  40c1a0:	mov	w1, #0x27                  	// #39
  40c1a4:	strb	w1, [x0]
  40c1a8:	ldr	x0, [sp, #224]
  40c1ac:	add	x0, x0, #0x1
  40c1b0:	str	x0, [sp, #224]
  40c1b4:	ldr	x1, [sp, #224]
  40c1b8:	ldr	x0, [sp, #96]
  40c1bc:	cmp	x1, x0
  40c1c0:	b.cs	40c1d8 <__fxstatat@plt+0x9f98>  // b.hs, b.nlast
  40c1c4:	ldr	x1, [sp, #104]
  40c1c8:	ldr	x0, [sp, #224]
  40c1cc:	add	x0, x1, x0
  40c1d0:	mov	w1, #0x27                  	// #39
  40c1d4:	strb	w1, [x0]
  40c1d8:	ldr	x0, [sp, #224]
  40c1dc:	add	x0, x0, #0x1
  40c1e0:	str	x0, [sp, #224]
  40c1e4:	strb	wzr, [sp, #197]
  40c1e8:	ldr	x1, [sp, #224]
  40c1ec:	ldr	x0, [sp, #96]
  40c1f0:	cmp	x1, x0
  40c1f4:	b.cs	40c20c <__fxstatat@plt+0x9fcc>  // b.hs, b.nlast
  40c1f8:	ldr	x1, [sp, #104]
  40c1fc:	ldr	x0, [sp, #224]
  40c200:	add	x0, x1, x0
  40c204:	ldrb	w1, [sp, #194]
  40c208:	strb	w1, [x0]
  40c20c:	ldr	x0, [sp, #224]
  40c210:	add	x0, x0, #0x1
  40c214:	str	x0, [sp, #224]
  40c218:	ldr	x0, [sp, #232]
  40c21c:	add	x0, x0, #0x1
  40c220:	str	x0, [sp, #232]
  40c224:	ldr	x1, [sp, #88]
  40c228:	ldr	x0, [sp, #232]
  40c22c:	add	x0, x1, x0
  40c230:	ldrb	w0, [x0]
  40c234:	strb	w0, [sp, #194]
  40c238:	b	40bf54 <__fxstatat@plt+0x9d14>
  40c23c:	nop
  40c240:	b	40c414 <__fxstatat@plt+0xa1d4>
  40c244:	nop
  40c248:	b	40c270 <__fxstatat@plt+0xa030>
  40c24c:	nop
  40c250:	b	40c270 <__fxstatat@plt+0xa030>
  40c254:	nop
  40c258:	b	40c270 <__fxstatat@plt+0xa030>
  40c25c:	nop
  40c260:	b	40c270 <__fxstatat@plt+0xa030>
  40c264:	nop
  40c268:	b	40c270 <__fxstatat@plt+0xa030>
  40c26c:	nop
  40c270:	ldrb	w0, [sp, #199]
  40c274:	eor	w0, w0, #0x1
  40c278:	and	w0, w0, #0xff
  40c27c:	cmp	w0, #0x0
  40c280:	b.ne	40c290 <__fxstatat@plt+0xa050>  // b.any
  40c284:	ldr	w0, [sp, #76]
  40c288:	cmp	w0, #0x2
  40c28c:	b.ne	40c2a4 <__fxstatat@plt+0xa064>  // b.any
  40c290:	ldrb	w0, [sp, #198]
  40c294:	eor	w0, w0, #0x1
  40c298:	and	w0, w0, #0xff
  40c29c:	cmp	w0, #0x0
  40c2a0:	b.ne	40c2e8 <__fxstatat@plt+0xa0a8>  // b.any
  40c2a4:	ldr	x0, [sp, #64]
  40c2a8:	cmp	x0, #0x0
  40c2ac:	b.eq	40c2e8 <__fxstatat@plt+0xa0a8>  // b.none
  40c2b0:	ldrb	w0, [sp, #194]
  40c2b4:	lsr	w0, w0, #5
  40c2b8:	and	w0, w0, #0xff
  40c2bc:	and	x0, x0, #0xff
  40c2c0:	lsl	x0, x0, #2
  40c2c4:	ldr	x1, [sp, #64]
  40c2c8:	add	x0, x1, x0
  40c2cc:	ldr	w1, [x0]
  40c2d0:	ldrb	w0, [sp, #194]
  40c2d4:	and	w0, w0, #0x1f
  40c2d8:	lsr	w0, w1, w0
  40c2dc:	and	w0, w0, #0x1
  40c2e0:	cmp	w0, #0x0
  40c2e4:	b.ne	40c2fc <__fxstatat@plt+0xa0bc>  // b.any
  40c2e8:	ldrb	w0, [sp, #192]
  40c2ec:	eor	w0, w0, #0x1
  40c2f0:	and	w0, w0, #0xff
  40c2f4:	cmp	w0, #0x0
  40c2f8:	b.ne	40c410 <__fxstatat@plt+0xa1d0>  // b.any
  40c2fc:	nop
  40c300:	ldrb	w0, [sp, #198]
  40c304:	cmp	w0, #0x0
  40c308:	b.ne	40c6b4 <__fxstatat@plt+0xa474>  // b.any
  40c30c:	mov	w0, #0x1                   	// #1
  40c310:	strb	w0, [sp, #191]
  40c314:	ldr	w0, [sp, #76]
  40c318:	cmp	w0, #0x2
  40c31c:	b.ne	40c3cc <__fxstatat@plt+0xa18c>  // b.any
  40c320:	ldrb	w0, [sp, #197]
  40c324:	eor	w0, w0, #0x1
  40c328:	and	w0, w0, #0xff
  40c32c:	cmp	w0, #0x0
  40c330:	b.eq	40c3cc <__fxstatat@plt+0xa18c>  // b.none
  40c334:	ldr	x1, [sp, #224]
  40c338:	ldr	x0, [sp, #96]
  40c33c:	cmp	x1, x0
  40c340:	b.cs	40c358 <__fxstatat@plt+0xa118>  // b.hs, b.nlast
  40c344:	ldr	x1, [sp, #104]
  40c348:	ldr	x0, [sp, #224]
  40c34c:	add	x0, x1, x0
  40c350:	mov	w1, #0x27                  	// #39
  40c354:	strb	w1, [x0]
  40c358:	ldr	x0, [sp, #224]
  40c35c:	add	x0, x0, #0x1
  40c360:	str	x0, [sp, #224]
  40c364:	ldr	x1, [sp, #224]
  40c368:	ldr	x0, [sp, #96]
  40c36c:	cmp	x1, x0
  40c370:	b.cs	40c388 <__fxstatat@plt+0xa148>  // b.hs, b.nlast
  40c374:	ldr	x1, [sp, #104]
  40c378:	ldr	x0, [sp, #224]
  40c37c:	add	x0, x1, x0
  40c380:	mov	w1, #0x24                  	// #36
  40c384:	strb	w1, [x0]
  40c388:	ldr	x0, [sp, #224]
  40c38c:	add	x0, x0, #0x1
  40c390:	str	x0, [sp, #224]
  40c394:	ldr	x1, [sp, #224]
  40c398:	ldr	x0, [sp, #96]
  40c39c:	cmp	x1, x0
  40c3a0:	b.cs	40c3b8 <__fxstatat@plt+0xa178>  // b.hs, b.nlast
  40c3a4:	ldr	x1, [sp, #104]
  40c3a8:	ldr	x0, [sp, #224]
  40c3ac:	add	x0, x1, x0
  40c3b0:	mov	w1, #0x27                  	// #39
  40c3b4:	strb	w1, [x0]
  40c3b8:	ldr	x0, [sp, #224]
  40c3bc:	add	x0, x0, #0x1
  40c3c0:	str	x0, [sp, #224]
  40c3c4:	mov	w0, #0x1                   	// #1
  40c3c8:	strb	w0, [sp, #197]
  40c3cc:	ldr	x1, [sp, #224]
  40c3d0:	ldr	x0, [sp, #96]
  40c3d4:	cmp	x1, x0
  40c3d8:	b.cs	40c3f0 <__fxstatat@plt+0xa1b0>  // b.hs, b.nlast
  40c3dc:	ldr	x1, [sp, #104]
  40c3e0:	ldr	x0, [sp, #224]
  40c3e4:	add	x0, x1, x0
  40c3e8:	mov	w1, #0x5c                  	// #92
  40c3ec:	strb	w1, [x0]
  40c3f0:	ldr	x0, [sp, #224]
  40c3f4:	add	x0, x0, #0x1
  40c3f8:	str	x0, [sp, #224]
  40c3fc:	b	40c414 <__fxstatat@plt+0xa1d4>
  40c400:	nop
  40c404:	b	40c414 <__fxstatat@plt+0xa1d4>
  40c408:	nop
  40c40c:	b	40c414 <__fxstatat@plt+0xa1d4>
  40c410:	nop
  40c414:	ldrb	w0, [sp, #197]
  40c418:	cmp	w0, #0x0
  40c41c:	b.eq	40c498 <__fxstatat@plt+0xa258>  // b.none
  40c420:	ldrb	w0, [sp, #191]
  40c424:	eor	w0, w0, #0x1
  40c428:	and	w0, w0, #0xff
  40c42c:	cmp	w0, #0x0
  40c430:	b.eq	40c498 <__fxstatat@plt+0xa258>  // b.none
  40c434:	ldr	x1, [sp, #224]
  40c438:	ldr	x0, [sp, #96]
  40c43c:	cmp	x1, x0
  40c440:	b.cs	40c458 <__fxstatat@plt+0xa218>  // b.hs, b.nlast
  40c444:	ldr	x1, [sp, #104]
  40c448:	ldr	x0, [sp, #224]
  40c44c:	add	x0, x1, x0
  40c450:	mov	w1, #0x27                  	// #39
  40c454:	strb	w1, [x0]
  40c458:	ldr	x0, [sp, #224]
  40c45c:	add	x0, x0, #0x1
  40c460:	str	x0, [sp, #224]
  40c464:	ldr	x1, [sp, #224]
  40c468:	ldr	x0, [sp, #96]
  40c46c:	cmp	x1, x0
  40c470:	b.cs	40c488 <__fxstatat@plt+0xa248>  // b.hs, b.nlast
  40c474:	ldr	x1, [sp, #104]
  40c478:	ldr	x0, [sp, #224]
  40c47c:	add	x0, x1, x0
  40c480:	mov	w1, #0x27                  	// #39
  40c484:	strb	w1, [x0]
  40c488:	ldr	x0, [sp, #224]
  40c48c:	add	x0, x0, #0x1
  40c490:	str	x0, [sp, #224]
  40c494:	strb	wzr, [sp, #197]
  40c498:	ldr	x1, [sp, #224]
  40c49c:	ldr	x0, [sp, #96]
  40c4a0:	cmp	x1, x0
  40c4a4:	b.cs	40c4bc <__fxstatat@plt+0xa27c>  // b.hs, b.nlast
  40c4a8:	ldr	x1, [sp, #104]
  40c4ac:	ldr	x0, [sp, #224]
  40c4b0:	add	x0, x1, x0
  40c4b4:	ldrb	w1, [sp, #194]
  40c4b8:	strb	w1, [x0]
  40c4bc:	ldr	x0, [sp, #224]
  40c4c0:	add	x0, x0, #0x1
  40c4c4:	str	x0, [sp, #224]
  40c4c8:	ldrb	w0, [sp, #190]
  40c4cc:	eor	w0, w0, #0x1
  40c4d0:	and	w0, w0, #0xff
  40c4d4:	cmp	w0, #0x0
  40c4d8:	b.eq	40c4e0 <__fxstatat@plt+0xa2a0>  // b.none
  40c4dc:	strb	wzr, [sp, #195]
  40c4e0:	ldr	x0, [sp, #232]
  40c4e4:	add	x0, x0, #0x1
  40c4e8:	str	x0, [sp, #232]
  40c4ec:	ldr	x0, [sp, #80]
  40c4f0:	cmn	x0, #0x1
  40c4f4:	b.ne	40c518 <__fxstatat@plt+0xa2d8>  // b.any
  40c4f8:	ldr	x1, [sp, #88]
  40c4fc:	ldr	x0, [sp, #232]
  40c500:	add	x0, x1, x0
  40c504:	ldrb	w0, [x0]
  40c508:	cmp	w0, #0x0
  40c50c:	cset	w0, ne  // ne = any
  40c510:	and	w0, w0, #0xff
  40c514:	b	40c52c <__fxstatat@plt+0xa2ec>
  40c518:	ldr	x1, [sp, #232]
  40c51c:	ldr	x0, [sp, #80]
  40c520:	cmp	x1, x0
  40c524:	cset	w0, ne  // ne = any
  40c528:	and	w0, w0, #0xff
  40c52c:	cmp	w0, #0x0
  40c530:	b.ne	40b638 <__fxstatat@plt+0x93f8>  // b.any
  40c534:	ldr	x0, [sp, #224]
  40c538:	cmp	x0, #0x0
  40c53c:	b.ne	40c558 <__fxstatat@plt+0xa318>  // b.any
  40c540:	ldr	w0, [sp, #76]
  40c544:	cmp	w0, #0x2
  40c548:	b.ne	40c558 <__fxstatat@plt+0xa318>  // b.any
  40c54c:	ldrb	w0, [sp, #198]
  40c550:	cmp	w0, #0x0
  40c554:	b.ne	40c6bc <__fxstatat@plt+0xa47c>  // b.any
  40c558:	ldr	w0, [sp, #76]
  40c55c:	cmp	w0, #0x2
  40c560:	b.ne	40c5e8 <__fxstatat@plt+0xa3a8>  // b.any
  40c564:	ldrb	w0, [sp, #198]
  40c568:	eor	w0, w0, #0x1
  40c56c:	and	w0, w0, #0xff
  40c570:	cmp	w0, #0x0
  40c574:	b.eq	40c5e8 <__fxstatat@plt+0xa3a8>  // b.none
  40c578:	ldrb	w0, [sp, #196]
  40c57c:	cmp	w0, #0x0
  40c580:	b.eq	40c5e8 <__fxstatat@plt+0xa3a8>  // b.none
  40c584:	ldrb	w0, [sp, #195]
  40c588:	cmp	w0, #0x0
  40c58c:	b.eq	40c5c0 <__fxstatat@plt+0xa380>  // b.none
  40c590:	ldr	x0, [sp, #240]
  40c594:	str	x0, [sp]
  40c598:	ldr	x7, [sp, #56]
  40c59c:	ldr	x6, [sp, #64]
  40c5a0:	ldr	w5, [sp, #72]
  40c5a4:	mov	w4, #0x5                   	// #5
  40c5a8:	ldr	x3, [sp, #80]
  40c5ac:	ldr	x2, [sp, #88]
  40c5b0:	ldr	x1, [sp, #216]
  40c5b4:	ldr	x0, [sp, #104]
  40c5b8:	bl	40b310 <__fxstatat@plt+0x90d0>
  40c5bc:	b	40c714 <__fxstatat@plt+0xa4d4>
  40c5c0:	ldr	x0, [sp, #96]
  40c5c4:	cmp	x0, #0x0
  40c5c8:	b.ne	40c5e8 <__fxstatat@plt+0xa3a8>  // b.any
  40c5cc:	ldr	x0, [sp, #216]
  40c5d0:	cmp	x0, #0x0
  40c5d4:	b.eq	40c5e8 <__fxstatat@plt+0xa3a8>  // b.none
  40c5d8:	ldr	x0, [sp, #216]
  40c5dc:	str	x0, [sp, #96]
  40c5e0:	str	xzr, [sp, #224]
  40c5e4:	b	40b388 <__fxstatat@plt+0x9148>
  40c5e8:	ldr	x0, [sp, #208]
  40c5ec:	cmp	x0, #0x0
  40c5f0:	b.eq	40c65c <__fxstatat@plt+0xa41c>  // b.none
  40c5f4:	ldrb	w0, [sp, #198]
  40c5f8:	eor	w0, w0, #0x1
  40c5fc:	and	w0, w0, #0xff
  40c600:	cmp	w0, #0x0
  40c604:	b.eq	40c65c <__fxstatat@plt+0xa41c>  // b.none
  40c608:	b	40c64c <__fxstatat@plt+0xa40c>
  40c60c:	ldr	x1, [sp, #224]
  40c610:	ldr	x0, [sp, #96]
  40c614:	cmp	x1, x0
  40c618:	b.cs	40c634 <__fxstatat@plt+0xa3f4>  // b.hs, b.nlast
  40c61c:	ldr	x1, [sp, #104]
  40c620:	ldr	x0, [sp, #224]
  40c624:	add	x0, x1, x0
  40c628:	ldr	x1, [sp, #208]
  40c62c:	ldrb	w1, [x1]
  40c630:	strb	w1, [x0]
  40c634:	ldr	x0, [sp, #224]
  40c638:	add	x0, x0, #0x1
  40c63c:	str	x0, [sp, #224]
  40c640:	ldr	x0, [sp, #208]
  40c644:	add	x0, x0, #0x1
  40c648:	str	x0, [sp, #208]
  40c64c:	ldr	x0, [sp, #208]
  40c650:	ldrb	w0, [x0]
  40c654:	cmp	w0, #0x0
  40c658:	b.ne	40c60c <__fxstatat@plt+0xa3cc>  // b.any
  40c65c:	ldr	x1, [sp, #224]
  40c660:	ldr	x0, [sp, #96]
  40c664:	cmp	x1, x0
  40c668:	b.cs	40c67c <__fxstatat@plt+0xa43c>  // b.hs, b.nlast
  40c66c:	ldr	x1, [sp, #104]
  40c670:	ldr	x0, [sp, #224]
  40c674:	add	x0, x1, x0
  40c678:	strb	wzr, [x0]
  40c67c:	ldr	x0, [sp, #224]
  40c680:	b	40c714 <__fxstatat@plt+0xa4d4>
  40c684:	nop
  40c688:	b	40c6c0 <__fxstatat@plt+0xa480>
  40c68c:	nop
  40c690:	b	40c6c0 <__fxstatat@plt+0xa480>
  40c694:	nop
  40c698:	b	40c6c0 <__fxstatat@plt+0xa480>
  40c69c:	nop
  40c6a0:	b	40c6c0 <__fxstatat@plt+0xa480>
  40c6a4:	nop
  40c6a8:	b	40c6c0 <__fxstatat@plt+0xa480>
  40c6ac:	nop
  40c6b0:	b	40c6c0 <__fxstatat@plt+0xa480>
  40c6b4:	nop
  40c6b8:	b	40c6c0 <__fxstatat@plt+0xa480>
  40c6bc:	nop
  40c6c0:	ldr	w0, [sp, #76]
  40c6c4:	cmp	w0, #0x2
  40c6c8:	b.ne	40c6e0 <__fxstatat@plt+0xa4a0>  // b.any
  40c6cc:	ldrb	w0, [sp, #199]
  40c6d0:	cmp	w0, #0x0
  40c6d4:	b.eq	40c6e0 <__fxstatat@plt+0xa4a0>  // b.none
  40c6d8:	mov	w0, #0x4                   	// #4
  40c6dc:	str	w0, [sp, #76]
  40c6e0:	ldr	w0, [sp, #72]
  40c6e4:	and	w1, w0, #0xfffffffd
  40c6e8:	ldr	x0, [sp, #240]
  40c6ec:	str	x0, [sp]
  40c6f0:	ldr	x7, [sp, #56]
  40c6f4:	mov	x6, #0x0                   	// #0
  40c6f8:	mov	w5, w1
  40c6fc:	ldr	w4, [sp, #76]
  40c700:	ldr	x3, [sp, #80]
  40c704:	ldr	x2, [sp, #88]
  40c708:	ldr	x1, [sp, #96]
  40c70c:	ldr	x0, [sp, #104]
  40c710:	bl	40b310 <__fxstatat@plt+0x90d0>
  40c714:	ldr	x19, [sp, #32]
  40c718:	ldp	x29, x30, [sp, #16]
  40c71c:	add	sp, sp, #0xf0
  40c720:	ret
  40c724:	sub	sp, sp, #0x70
  40c728:	stp	x29, x30, [sp, #16]
  40c72c:	add	x29, sp, #0x10
  40c730:	str	x0, [sp, #72]
  40c734:	str	x1, [sp, #64]
  40c738:	str	x2, [sp, #56]
  40c73c:	str	x3, [sp, #48]
  40c740:	str	x4, [sp, #40]
  40c744:	ldr	x0, [sp, #40]
  40c748:	cmp	x0, #0x0
  40c74c:	b.eq	40c758 <__fxstatat@plt+0xa518>  // b.none
  40c750:	ldr	x0, [sp, #40]
  40c754:	b	40c760 <__fxstatat@plt+0xa520>
  40c758:	adrp	x0, 42a000 <__fxstatat@plt+0x27dc0>
  40c75c:	add	x0, x0, #0x690
  40c760:	str	x0, [sp, #104]
  40c764:	bl	4021d0 <__errno_location@plt>
  40c768:	ldr	w0, [x0]
  40c76c:	str	w0, [sp, #100]
  40c770:	ldr	x0, [sp, #104]
  40c774:	ldr	w1, [x0]
  40c778:	ldr	x0, [sp, #104]
  40c77c:	ldr	w2, [x0, #4]
  40c780:	ldr	x0, [sp, #104]
  40c784:	add	x3, x0, #0x8
  40c788:	ldr	x0, [sp, #104]
  40c78c:	ldr	x4, [x0, #40]
  40c790:	ldr	x0, [sp, #104]
  40c794:	ldr	x0, [x0, #48]
  40c798:	str	x0, [sp]
  40c79c:	mov	x7, x4
  40c7a0:	mov	x6, x3
  40c7a4:	mov	w5, w2
  40c7a8:	mov	w4, w1
  40c7ac:	ldr	x3, [sp, #48]
  40c7b0:	ldr	x2, [sp, #56]
  40c7b4:	ldr	x1, [sp, #64]
  40c7b8:	ldr	x0, [sp, #72]
  40c7bc:	bl	40b310 <__fxstatat@plt+0x90d0>
  40c7c0:	str	x0, [sp, #88]
  40c7c4:	bl	4021d0 <__errno_location@plt>
  40c7c8:	mov	x1, x0
  40c7cc:	ldr	w0, [sp, #100]
  40c7d0:	str	w0, [x1]
  40c7d4:	ldr	x0, [sp, #88]
  40c7d8:	ldp	x29, x30, [sp, #16]
  40c7dc:	add	sp, sp, #0x70
  40c7e0:	ret
  40c7e4:	stp	x29, x30, [sp, #-48]!
  40c7e8:	mov	x29, sp
  40c7ec:	str	x0, [sp, #40]
  40c7f0:	str	x1, [sp, #32]
  40c7f4:	str	x2, [sp, #24]
  40c7f8:	ldr	x3, [sp, #24]
  40c7fc:	mov	x2, #0x0                   	// #0
  40c800:	ldr	x1, [sp, #32]
  40c804:	ldr	x0, [sp, #40]
  40c808:	bl	40c814 <__fxstatat@plt+0xa5d4>
  40c80c:	ldp	x29, x30, [sp], #48
  40c810:	ret
  40c814:	sub	sp, sp, #0x60
  40c818:	stp	x29, x30, [sp, #16]
  40c81c:	add	x29, sp, #0x10
  40c820:	str	x0, [sp, #56]
  40c824:	str	x1, [sp, #48]
  40c828:	str	x2, [sp, #40]
  40c82c:	str	x3, [sp, #32]
  40c830:	ldr	x0, [sp, #32]
  40c834:	cmp	x0, #0x0
  40c838:	b.eq	40c844 <__fxstatat@plt+0xa604>  // b.none
  40c83c:	ldr	x0, [sp, #32]
  40c840:	b	40c84c <__fxstatat@plt+0xa60c>
  40c844:	adrp	x0, 42a000 <__fxstatat@plt+0x27dc0>
  40c848:	add	x0, x0, #0x690
  40c84c:	str	x0, [sp, #88]
  40c850:	bl	4021d0 <__errno_location@plt>
  40c854:	ldr	w0, [x0]
  40c858:	str	w0, [sp, #84]
  40c85c:	ldr	x0, [sp, #88]
  40c860:	ldr	w0, [x0, #4]
  40c864:	ldr	x1, [sp, #40]
  40c868:	cmp	x1, #0x0
  40c86c:	cset	w1, eq  // eq = none
  40c870:	and	w1, w1, #0xff
  40c874:	orr	w0, w0, w1
  40c878:	str	w0, [sp, #80]
  40c87c:	ldr	x0, [sp, #88]
  40c880:	ldr	w1, [x0]
  40c884:	ldr	x0, [sp, #88]
  40c888:	add	x2, x0, #0x8
  40c88c:	ldr	x0, [sp, #88]
  40c890:	ldr	x3, [x0, #40]
  40c894:	ldr	x0, [sp, #88]
  40c898:	ldr	x0, [x0, #48]
  40c89c:	str	x0, [sp]
  40c8a0:	mov	x7, x3
  40c8a4:	mov	x6, x2
  40c8a8:	ldr	w5, [sp, #80]
  40c8ac:	mov	w4, w1
  40c8b0:	ldr	x3, [sp, #48]
  40c8b4:	ldr	x2, [sp, #56]
  40c8b8:	mov	x1, #0x0                   	// #0
  40c8bc:	mov	x0, #0x0                   	// #0
  40c8c0:	bl	40b310 <__fxstatat@plt+0x90d0>
  40c8c4:	add	x0, x0, #0x1
  40c8c8:	str	x0, [sp, #72]
  40c8cc:	ldr	x0, [sp, #72]
  40c8d0:	bl	40dee8 <__fxstatat@plt+0xbca8>
  40c8d4:	str	x0, [sp, #64]
  40c8d8:	ldr	x0, [sp, #88]
  40c8dc:	ldr	w1, [x0]
  40c8e0:	ldr	x0, [sp, #88]
  40c8e4:	add	x2, x0, #0x8
  40c8e8:	ldr	x0, [sp, #88]
  40c8ec:	ldr	x3, [x0, #40]
  40c8f0:	ldr	x0, [sp, #88]
  40c8f4:	ldr	x0, [x0, #48]
  40c8f8:	str	x0, [sp]
  40c8fc:	mov	x7, x3
  40c900:	mov	x6, x2
  40c904:	ldr	w5, [sp, #80]
  40c908:	mov	w4, w1
  40c90c:	ldr	x3, [sp, #48]
  40c910:	ldr	x2, [sp, #56]
  40c914:	ldr	x1, [sp, #72]
  40c918:	ldr	x0, [sp, #64]
  40c91c:	bl	40b310 <__fxstatat@plt+0x90d0>
  40c920:	bl	4021d0 <__errno_location@plt>
  40c924:	mov	x1, x0
  40c928:	ldr	w0, [sp, #84]
  40c92c:	str	w0, [x1]
  40c930:	ldr	x0, [sp, #40]
  40c934:	cmp	x0, #0x0
  40c938:	b.eq	40c94c <__fxstatat@plt+0xa70c>  // b.none
  40c93c:	ldr	x0, [sp, #72]
  40c940:	sub	x1, x0, #0x1
  40c944:	ldr	x0, [sp, #40]
  40c948:	str	x1, [x0]
  40c94c:	ldr	x0, [sp, #64]
  40c950:	ldp	x29, x30, [sp, #16]
  40c954:	add	sp, sp, #0x60
  40c958:	ret
  40c95c:	stp	x29, x30, [sp, #-32]!
  40c960:	mov	x29, sp
  40c964:	adrp	x0, 42a000 <__fxstatat@plt+0x27dc0>
  40c968:	add	x0, x0, #0x550
  40c96c:	ldr	x0, [x0]
  40c970:	str	x0, [sp, #16]
  40c974:	mov	w0, #0x1                   	// #1
  40c978:	str	w0, [sp, #28]
  40c97c:	b	40c9a4 <__fxstatat@plt+0xa764>
  40c980:	ldrsw	x0, [sp, #28]
  40c984:	lsl	x0, x0, #4
  40c988:	ldr	x1, [sp, #16]
  40c98c:	add	x0, x1, x0
  40c990:	ldr	x0, [x0, #8]
  40c994:	bl	402050 <free@plt>
  40c998:	ldr	w0, [sp, #28]
  40c99c:	add	w0, w0, #0x1
  40c9a0:	str	w0, [sp, #28]
  40c9a4:	adrp	x0, 42a000 <__fxstatat@plt+0x27dc0>
  40c9a8:	add	x0, x0, #0x538
  40c9ac:	ldr	w0, [x0]
  40c9b0:	ldr	w1, [sp, #28]
  40c9b4:	cmp	w1, w0
  40c9b8:	b.lt	40c980 <__fxstatat@plt+0xa740>  // b.tstop
  40c9bc:	ldr	x0, [sp, #16]
  40c9c0:	ldr	x1, [x0, #8]
  40c9c4:	adrp	x0, 42a000 <__fxstatat@plt+0x27dc0>
  40c9c8:	add	x0, x0, #0x6c8
  40c9cc:	cmp	x1, x0
  40c9d0:	b.eq	40ca04 <__fxstatat@plt+0xa7c4>  // b.none
  40c9d4:	ldr	x0, [sp, #16]
  40c9d8:	ldr	x0, [x0, #8]
  40c9dc:	bl	402050 <free@plt>
  40c9e0:	adrp	x0, 42a000 <__fxstatat@plt+0x27dc0>
  40c9e4:	add	x0, x0, #0x540
  40c9e8:	mov	x1, #0x100                 	// #256
  40c9ec:	str	x1, [x0]
  40c9f0:	adrp	x0, 42a000 <__fxstatat@plt+0x27dc0>
  40c9f4:	add	x0, x0, #0x540
  40c9f8:	adrp	x1, 42a000 <__fxstatat@plt+0x27dc0>
  40c9fc:	add	x1, x1, #0x6c8
  40ca00:	str	x1, [x0, #8]
  40ca04:	ldr	x1, [sp, #16]
  40ca08:	adrp	x0, 42a000 <__fxstatat@plt+0x27dc0>
  40ca0c:	add	x0, x0, #0x540
  40ca10:	cmp	x1, x0
  40ca14:	b.eq	40ca34 <__fxstatat@plt+0xa7f4>  // b.none
  40ca18:	ldr	x0, [sp, #16]
  40ca1c:	bl	402050 <free@plt>
  40ca20:	adrp	x0, 42a000 <__fxstatat@plt+0x27dc0>
  40ca24:	add	x0, x0, #0x550
  40ca28:	adrp	x1, 42a000 <__fxstatat@plt+0x27dc0>
  40ca2c:	add	x1, x1, #0x540
  40ca30:	str	x1, [x0]
  40ca34:	adrp	x0, 42a000 <__fxstatat@plt+0x27dc0>
  40ca38:	add	x0, x0, #0x538
  40ca3c:	mov	w1, #0x1                   	// #1
  40ca40:	str	w1, [x0]
  40ca44:	nop
  40ca48:	ldp	x29, x30, [sp], #32
  40ca4c:	ret
  40ca50:	sub	sp, sp, #0x80
  40ca54:	stp	x29, x30, [sp, #16]
  40ca58:	add	x29, sp, #0x10
  40ca5c:	str	w0, [sp, #60]
  40ca60:	str	x1, [sp, #48]
  40ca64:	str	x2, [sp, #40]
  40ca68:	str	x3, [sp, #32]
  40ca6c:	bl	4021d0 <__errno_location@plt>
  40ca70:	ldr	w0, [x0]
  40ca74:	str	w0, [sp, #108]
  40ca78:	adrp	x0, 42a000 <__fxstatat@plt+0x27dc0>
  40ca7c:	add	x0, x0, #0x550
  40ca80:	ldr	x0, [x0]
  40ca84:	str	x0, [sp, #120]
  40ca88:	ldr	w0, [sp, #60]
  40ca8c:	cmp	w0, #0x0
  40ca90:	b.ge	40ca98 <__fxstatat@plt+0xa858>  // b.tcont
  40ca94:	bl	401f90 <abort@plt>
  40ca98:	adrp	x0, 42a000 <__fxstatat@plt+0x27dc0>
  40ca9c:	add	x0, x0, #0x538
  40caa0:	ldr	w0, [x0]
  40caa4:	ldr	w1, [sp, #60]
  40caa8:	cmp	w1, w0
  40caac:	b.lt	40cba4 <__fxstatat@plt+0xa964>  // b.tstop
  40cab0:	ldr	x1, [sp, #120]
  40cab4:	adrp	x0, 42a000 <__fxstatat@plt+0x27dc0>
  40cab8:	add	x0, x0, #0x540
  40cabc:	cmp	x1, x0
  40cac0:	cset	w0, eq  // eq = none
  40cac4:	strb	w0, [sp, #107]
  40cac8:	mov	w0, #0x7ffffffe            	// #2147483646
  40cacc:	str	w0, [sp, #100]
  40cad0:	ldr	w1, [sp, #100]
  40cad4:	ldr	w0, [sp, #60]
  40cad8:	cmp	w1, w0
  40cadc:	b.ge	40cae4 <__fxstatat@plt+0xa8a4>  // b.tcont
  40cae0:	bl	40e0e4 <__fxstatat@plt+0xbea4>
  40cae4:	ldrb	w0, [sp, #107]
  40cae8:	cmp	w0, #0x0
  40caec:	b.eq	40caf8 <__fxstatat@plt+0xa8b8>  // b.none
  40caf0:	mov	x0, #0x0                   	// #0
  40caf4:	b	40cafc <__fxstatat@plt+0xa8bc>
  40caf8:	ldr	x0, [sp, #120]
  40cafc:	ldr	w1, [sp, #60]
  40cb00:	add	w1, w1, #0x1
  40cb04:	sxtw	x1, w1
  40cb08:	lsl	x1, x1, #4
  40cb0c:	bl	40df44 <__fxstatat@plt+0xbd04>
  40cb10:	str	x0, [sp, #120]
  40cb14:	adrp	x0, 42a000 <__fxstatat@plt+0x27dc0>
  40cb18:	add	x0, x0, #0x550
  40cb1c:	ldr	x1, [sp, #120]
  40cb20:	str	x1, [x0]
  40cb24:	ldrb	w0, [sp, #107]
  40cb28:	cmp	w0, #0x0
  40cb2c:	b.eq	40cb44 <__fxstatat@plt+0xa904>  // b.none
  40cb30:	ldr	x2, [sp, #120]
  40cb34:	adrp	x0, 42a000 <__fxstatat@plt+0x27dc0>
  40cb38:	add	x0, x0, #0x540
  40cb3c:	ldp	x0, x1, [x0]
  40cb40:	stp	x0, x1, [x2]
  40cb44:	adrp	x0, 42a000 <__fxstatat@plt+0x27dc0>
  40cb48:	add	x0, x0, #0x538
  40cb4c:	ldr	w0, [x0]
  40cb50:	sxtw	x0, w0
  40cb54:	lsl	x0, x0, #4
  40cb58:	ldr	x1, [sp, #120]
  40cb5c:	add	x3, x1, x0
  40cb60:	ldr	w0, [sp, #60]
  40cb64:	add	w1, w0, #0x1
  40cb68:	adrp	x0, 42a000 <__fxstatat@plt+0x27dc0>
  40cb6c:	add	x0, x0, #0x538
  40cb70:	ldr	w0, [x0]
  40cb74:	sub	w0, w1, w0
  40cb78:	sxtw	x0, w0
  40cb7c:	lsl	x0, x0, #4
  40cb80:	mov	x2, x0
  40cb84:	mov	w1, #0x0                   	// #0
  40cb88:	mov	x0, x3
  40cb8c:	bl	401ee0 <memset@plt>
  40cb90:	ldr	w0, [sp, #60]
  40cb94:	add	w1, w0, #0x1
  40cb98:	adrp	x0, 42a000 <__fxstatat@plt+0x27dc0>
  40cb9c:	add	x0, x0, #0x538
  40cba0:	str	w1, [x0]
  40cba4:	ldrsw	x0, [sp, #60]
  40cba8:	lsl	x0, x0, #4
  40cbac:	ldr	x1, [sp, #120]
  40cbb0:	add	x0, x1, x0
  40cbb4:	ldr	x0, [x0]
  40cbb8:	str	x0, [sp, #88]
  40cbbc:	ldrsw	x0, [sp, #60]
  40cbc0:	lsl	x0, x0, #4
  40cbc4:	ldr	x1, [sp, #120]
  40cbc8:	add	x0, x1, x0
  40cbcc:	ldr	x0, [x0, #8]
  40cbd0:	str	x0, [sp, #112]
  40cbd4:	ldr	x0, [sp, #32]
  40cbd8:	ldr	w0, [x0, #4]
  40cbdc:	orr	w0, w0, #0x1
  40cbe0:	str	w0, [sp, #84]
  40cbe4:	ldr	x0, [sp, #32]
  40cbe8:	ldr	w1, [x0]
  40cbec:	ldr	x0, [sp, #32]
  40cbf0:	add	x2, x0, #0x8
  40cbf4:	ldr	x0, [sp, #32]
  40cbf8:	ldr	x3, [x0, #40]
  40cbfc:	ldr	x0, [sp, #32]
  40cc00:	ldr	x0, [x0, #48]
  40cc04:	str	x0, [sp]
  40cc08:	mov	x7, x3
  40cc0c:	mov	x6, x2
  40cc10:	ldr	w5, [sp, #84]
  40cc14:	mov	w4, w1
  40cc18:	ldr	x3, [sp, #40]
  40cc1c:	ldr	x2, [sp, #48]
  40cc20:	ldr	x1, [sp, #88]
  40cc24:	ldr	x0, [sp, #112]
  40cc28:	bl	40b310 <__fxstatat@plt+0x90d0>
  40cc2c:	str	x0, [sp, #72]
  40cc30:	ldr	x1, [sp, #88]
  40cc34:	ldr	x0, [sp, #72]
  40cc38:	cmp	x1, x0
  40cc3c:	b.hi	40ccec <__fxstatat@plt+0xaaac>  // b.pmore
  40cc40:	ldr	x0, [sp, #72]
  40cc44:	add	x0, x0, #0x1
  40cc48:	str	x0, [sp, #88]
  40cc4c:	ldrsw	x0, [sp, #60]
  40cc50:	lsl	x0, x0, #4
  40cc54:	ldr	x1, [sp, #120]
  40cc58:	add	x0, x1, x0
  40cc5c:	ldr	x1, [sp, #88]
  40cc60:	str	x1, [x0]
  40cc64:	ldr	x1, [sp, #112]
  40cc68:	adrp	x0, 42a000 <__fxstatat@plt+0x27dc0>
  40cc6c:	add	x0, x0, #0x6c8
  40cc70:	cmp	x1, x0
  40cc74:	b.eq	40cc80 <__fxstatat@plt+0xaa40>  // b.none
  40cc78:	ldr	x0, [sp, #112]
  40cc7c:	bl	402050 <free@plt>
  40cc80:	ldr	x0, [sp, #88]
  40cc84:	bl	40dee8 <__fxstatat@plt+0xbca8>
  40cc88:	str	x0, [sp, #112]
  40cc8c:	ldrsw	x0, [sp, #60]
  40cc90:	lsl	x0, x0, #4
  40cc94:	ldr	x1, [sp, #120]
  40cc98:	add	x0, x1, x0
  40cc9c:	ldr	x1, [sp, #112]
  40cca0:	str	x1, [x0, #8]
  40cca4:	ldr	x0, [sp, #32]
  40cca8:	ldr	w1, [x0]
  40ccac:	ldr	x0, [sp, #32]
  40ccb0:	add	x2, x0, #0x8
  40ccb4:	ldr	x0, [sp, #32]
  40ccb8:	ldr	x3, [x0, #40]
  40ccbc:	ldr	x0, [sp, #32]
  40ccc0:	ldr	x0, [x0, #48]
  40ccc4:	str	x0, [sp]
  40ccc8:	mov	x7, x3
  40cccc:	mov	x6, x2
  40ccd0:	ldr	w5, [sp, #84]
  40ccd4:	mov	w4, w1
  40ccd8:	ldr	x3, [sp, #40]
  40ccdc:	ldr	x2, [sp, #48]
  40cce0:	ldr	x1, [sp, #88]
  40cce4:	ldr	x0, [sp, #112]
  40cce8:	bl	40b310 <__fxstatat@plt+0x90d0>
  40ccec:	bl	4021d0 <__errno_location@plt>
  40ccf0:	mov	x1, x0
  40ccf4:	ldr	w0, [sp, #108]
  40ccf8:	str	w0, [x1]
  40ccfc:	ldr	x0, [sp, #112]
  40cd00:	ldp	x29, x30, [sp, #16]
  40cd04:	add	sp, sp, #0x80
  40cd08:	ret
  40cd0c:	stp	x29, x30, [sp, #-32]!
  40cd10:	mov	x29, sp
  40cd14:	str	w0, [sp, #28]
  40cd18:	str	x1, [sp, #16]
  40cd1c:	adrp	x0, 42a000 <__fxstatat@plt+0x27dc0>
  40cd20:	add	x3, x0, #0x690
  40cd24:	mov	x2, #0xffffffffffffffff    	// #-1
  40cd28:	ldr	x1, [sp, #16]
  40cd2c:	ldr	w0, [sp, #28]
  40cd30:	bl	40ca50 <__fxstatat@plt+0xa810>
  40cd34:	ldp	x29, x30, [sp], #32
  40cd38:	ret
  40cd3c:	stp	x29, x30, [sp, #-48]!
  40cd40:	mov	x29, sp
  40cd44:	str	w0, [sp, #44]
  40cd48:	str	x1, [sp, #32]
  40cd4c:	str	x2, [sp, #24]
  40cd50:	adrp	x0, 42a000 <__fxstatat@plt+0x27dc0>
  40cd54:	add	x3, x0, #0x690
  40cd58:	ldr	x2, [sp, #24]
  40cd5c:	ldr	x1, [sp, #32]
  40cd60:	ldr	w0, [sp, #44]
  40cd64:	bl	40ca50 <__fxstatat@plt+0xa810>
  40cd68:	ldp	x29, x30, [sp], #48
  40cd6c:	ret
  40cd70:	stp	x29, x30, [sp, #-32]!
  40cd74:	mov	x29, sp
  40cd78:	str	x0, [sp, #24]
  40cd7c:	ldr	x1, [sp, #24]
  40cd80:	mov	w0, #0x0                   	// #0
  40cd84:	bl	40cd0c <__fxstatat@plt+0xaacc>
  40cd88:	ldp	x29, x30, [sp], #32
  40cd8c:	ret
  40cd90:	stp	x29, x30, [sp, #-32]!
  40cd94:	mov	x29, sp
  40cd98:	str	x0, [sp, #24]
  40cd9c:	str	x1, [sp, #16]
  40cda0:	ldr	x2, [sp, #16]
  40cda4:	ldr	x1, [sp, #24]
  40cda8:	mov	w0, #0x0                   	// #0
  40cdac:	bl	40cd3c <__fxstatat@plt+0xaafc>
  40cdb0:	ldp	x29, x30, [sp], #32
  40cdb4:	ret
  40cdb8:	stp	x29, x30, [sp, #-96]!
  40cdbc:	mov	x29, sp
  40cdc0:	str	w0, [sp, #28]
  40cdc4:	str	w1, [sp, #24]
  40cdc8:	str	x2, [sp, #16]
  40cdcc:	add	x0, sp, #0x28
  40cdd0:	mov	x8, x0
  40cdd4:	ldr	w0, [sp, #24]
  40cdd8:	bl	40b1c8 <__fxstatat@plt+0x8f88>
  40cddc:	add	x0, sp, #0x28
  40cde0:	mov	x3, x0
  40cde4:	mov	x2, #0xffffffffffffffff    	// #-1
  40cde8:	ldr	x1, [sp, #16]
  40cdec:	ldr	w0, [sp, #28]
  40cdf0:	bl	40ca50 <__fxstatat@plt+0xa810>
  40cdf4:	ldp	x29, x30, [sp], #96
  40cdf8:	ret
  40cdfc:	stp	x29, x30, [sp, #-112]!
  40ce00:	mov	x29, sp
  40ce04:	str	w0, [sp, #44]
  40ce08:	str	w1, [sp, #40]
  40ce0c:	str	x2, [sp, #32]
  40ce10:	str	x3, [sp, #24]
  40ce14:	add	x0, sp, #0x38
  40ce18:	mov	x8, x0
  40ce1c:	ldr	w0, [sp, #40]
  40ce20:	bl	40b1c8 <__fxstatat@plt+0x8f88>
  40ce24:	add	x0, sp, #0x38
  40ce28:	mov	x3, x0
  40ce2c:	ldr	x2, [sp, #24]
  40ce30:	ldr	x1, [sp, #32]
  40ce34:	ldr	w0, [sp, #44]
  40ce38:	bl	40ca50 <__fxstatat@plt+0xa810>
  40ce3c:	ldp	x29, x30, [sp], #112
  40ce40:	ret
  40ce44:	stp	x29, x30, [sp, #-32]!
  40ce48:	mov	x29, sp
  40ce4c:	str	w0, [sp, #28]
  40ce50:	str	x1, [sp, #16]
  40ce54:	ldr	x2, [sp, #16]
  40ce58:	ldr	w1, [sp, #28]
  40ce5c:	mov	w0, #0x0                   	// #0
  40ce60:	bl	40cdb8 <__fxstatat@plt+0xab78>
  40ce64:	ldp	x29, x30, [sp], #32
  40ce68:	ret
  40ce6c:	stp	x29, x30, [sp, #-48]!
  40ce70:	mov	x29, sp
  40ce74:	str	w0, [sp, #44]
  40ce78:	str	x1, [sp, #32]
  40ce7c:	str	x2, [sp, #24]
  40ce80:	ldr	x3, [sp, #24]
  40ce84:	ldr	x2, [sp, #32]
  40ce88:	ldr	w1, [sp, #44]
  40ce8c:	mov	w0, #0x0                   	// #0
  40ce90:	bl	40cdfc <__fxstatat@plt+0xabbc>
  40ce94:	ldp	x29, x30, [sp], #48
  40ce98:	ret
  40ce9c:	stp	x29, x30, [sp, #-112]!
  40cea0:	mov	x29, sp
  40cea4:	str	x0, [sp, #40]
  40cea8:	str	x1, [sp, #32]
  40ceac:	strb	w2, [sp, #31]
  40ceb0:	adrp	x0, 42a000 <__fxstatat@plt+0x27dc0>
  40ceb4:	add	x1, x0, #0x690
  40ceb8:	add	x0, sp, #0x38
  40cebc:	ldp	x2, x3, [x1]
  40cec0:	stp	x2, x3, [x0]
  40cec4:	ldp	x2, x3, [x1, #16]
  40cec8:	stp	x2, x3, [x0, #16]
  40cecc:	ldp	x2, x3, [x1, #32]
  40ced0:	stp	x2, x3, [x0, #32]
  40ced4:	ldr	x1, [x1, #48]
  40ced8:	str	x1, [x0, #48]
  40cedc:	add	x0, sp, #0x38
  40cee0:	mov	w2, #0x1                   	// #1
  40cee4:	ldrb	w1, [sp, #31]
  40cee8:	bl	40b058 <__fxstatat@plt+0x8e18>
  40ceec:	add	x0, sp, #0x38
  40cef0:	mov	x3, x0
  40cef4:	ldr	x2, [sp, #32]
  40cef8:	ldr	x1, [sp, #40]
  40cefc:	mov	w0, #0x0                   	// #0
  40cf00:	bl	40ca50 <__fxstatat@plt+0xa810>
  40cf04:	ldp	x29, x30, [sp], #112
  40cf08:	ret
  40cf0c:	stp	x29, x30, [sp, #-32]!
  40cf10:	mov	x29, sp
  40cf14:	str	x0, [sp, #24]
  40cf18:	strb	w1, [sp, #23]
  40cf1c:	ldrb	w2, [sp, #23]
  40cf20:	mov	x1, #0xffffffffffffffff    	// #-1
  40cf24:	ldr	x0, [sp, #24]
  40cf28:	bl	40ce9c <__fxstatat@plt+0xac5c>
  40cf2c:	ldp	x29, x30, [sp], #32
  40cf30:	ret
  40cf34:	stp	x29, x30, [sp, #-32]!
  40cf38:	mov	x29, sp
  40cf3c:	str	x0, [sp, #24]
  40cf40:	mov	w1, #0x3a                  	// #58
  40cf44:	ldr	x0, [sp, #24]
  40cf48:	bl	40cf0c <__fxstatat@plt+0xaccc>
  40cf4c:	ldp	x29, x30, [sp], #32
  40cf50:	ret
  40cf54:	stp	x29, x30, [sp, #-32]!
  40cf58:	mov	x29, sp
  40cf5c:	str	x0, [sp, #24]
  40cf60:	str	x1, [sp, #16]
  40cf64:	mov	w2, #0x3a                  	// #58
  40cf68:	ldr	x1, [sp, #16]
  40cf6c:	ldr	x0, [sp, #24]
  40cf70:	bl	40ce9c <__fxstatat@plt+0xac5c>
  40cf74:	ldp	x29, x30, [sp], #32
  40cf78:	ret
  40cf7c:	stp	x29, x30, [sp, #-160]!
  40cf80:	mov	x29, sp
  40cf84:	str	w0, [sp, #92]
  40cf88:	str	w1, [sp, #88]
  40cf8c:	str	x2, [sp, #80]
  40cf90:	add	x0, sp, #0x10
  40cf94:	mov	x8, x0
  40cf98:	ldr	w0, [sp, #88]
  40cf9c:	bl	40b1c8 <__fxstatat@plt+0x8f88>
  40cfa0:	add	x0, sp, #0x68
  40cfa4:	add	x1, sp, #0x10
  40cfa8:	ldp	x2, x3, [x1]
  40cfac:	stp	x2, x3, [x0]
  40cfb0:	ldp	x2, x3, [x1, #16]
  40cfb4:	stp	x2, x3, [x0, #16]
  40cfb8:	ldp	x2, x3, [x1, #32]
  40cfbc:	stp	x2, x3, [x0, #32]
  40cfc0:	ldr	x1, [x1, #48]
  40cfc4:	str	x1, [x0, #48]
  40cfc8:	add	x0, sp, #0x68
  40cfcc:	mov	w2, #0x1                   	// #1
  40cfd0:	mov	w1, #0x3a                  	// #58
  40cfd4:	bl	40b058 <__fxstatat@plt+0x8e18>
  40cfd8:	add	x0, sp, #0x68
  40cfdc:	mov	x3, x0
  40cfe0:	mov	x2, #0xffffffffffffffff    	// #-1
  40cfe4:	ldr	x1, [sp, #80]
  40cfe8:	ldr	w0, [sp, #92]
  40cfec:	bl	40ca50 <__fxstatat@plt+0xa810>
  40cff0:	ldp	x29, x30, [sp], #160
  40cff4:	ret
  40cff8:	stp	x29, x30, [sp, #-48]!
  40cffc:	mov	x29, sp
  40d000:	str	w0, [sp, #44]
  40d004:	str	x1, [sp, #32]
  40d008:	str	x2, [sp, #24]
  40d00c:	str	x3, [sp, #16]
  40d010:	mov	x4, #0xffffffffffffffff    	// #-1
  40d014:	ldr	x3, [sp, #16]
  40d018:	ldr	x2, [sp, #24]
  40d01c:	ldr	x1, [sp, #32]
  40d020:	ldr	w0, [sp, #44]
  40d024:	bl	40d030 <__fxstatat@plt+0xadf0>
  40d028:	ldp	x29, x30, [sp], #48
  40d02c:	ret
  40d030:	stp	x29, x30, [sp, #-128]!
  40d034:	mov	x29, sp
  40d038:	str	w0, [sp, #60]
  40d03c:	str	x1, [sp, #48]
  40d040:	str	x2, [sp, #40]
  40d044:	str	x3, [sp, #32]
  40d048:	str	x4, [sp, #24]
  40d04c:	adrp	x0, 42a000 <__fxstatat@plt+0x27dc0>
  40d050:	add	x1, x0, #0x690
  40d054:	add	x0, sp, #0x48
  40d058:	ldp	x2, x3, [x1]
  40d05c:	stp	x2, x3, [x0]
  40d060:	ldp	x2, x3, [x1, #16]
  40d064:	stp	x2, x3, [x0, #16]
  40d068:	ldp	x2, x3, [x1, #32]
  40d06c:	stp	x2, x3, [x0, #32]
  40d070:	ldr	x1, [x1, #48]
  40d074:	str	x1, [x0, #48]
  40d078:	add	x0, sp, #0x48
  40d07c:	ldr	x2, [sp, #40]
  40d080:	ldr	x1, [sp, #48]
  40d084:	bl	40b150 <__fxstatat@plt+0x8f10>
  40d088:	add	x0, sp, #0x48
  40d08c:	mov	x3, x0
  40d090:	ldr	x2, [sp, #24]
  40d094:	ldr	x1, [sp, #32]
  40d098:	ldr	w0, [sp, #60]
  40d09c:	bl	40ca50 <__fxstatat@plt+0xa810>
  40d0a0:	ldp	x29, x30, [sp], #128
  40d0a4:	ret
  40d0a8:	stp	x29, x30, [sp, #-48]!
  40d0ac:	mov	x29, sp
  40d0b0:	str	x0, [sp, #40]
  40d0b4:	str	x1, [sp, #32]
  40d0b8:	str	x2, [sp, #24]
  40d0bc:	ldr	x3, [sp, #24]
  40d0c0:	ldr	x2, [sp, #32]
  40d0c4:	ldr	x1, [sp, #40]
  40d0c8:	mov	w0, #0x0                   	// #0
  40d0cc:	bl	40cff8 <__fxstatat@plt+0xadb8>
  40d0d0:	ldp	x29, x30, [sp], #48
  40d0d4:	ret
  40d0d8:	stp	x29, x30, [sp, #-48]!
  40d0dc:	mov	x29, sp
  40d0e0:	str	x0, [sp, #40]
  40d0e4:	str	x1, [sp, #32]
  40d0e8:	str	x2, [sp, #24]
  40d0ec:	str	x3, [sp, #16]
  40d0f0:	ldr	x4, [sp, #16]
  40d0f4:	ldr	x3, [sp, #24]
  40d0f8:	ldr	x2, [sp, #32]
  40d0fc:	ldr	x1, [sp, #40]
  40d100:	mov	w0, #0x0                   	// #0
  40d104:	bl	40d030 <__fxstatat@plt+0xadf0>
  40d108:	ldp	x29, x30, [sp], #48
  40d10c:	ret
  40d110:	stp	x29, x30, [sp, #-48]!
  40d114:	mov	x29, sp
  40d118:	str	w0, [sp, #44]
  40d11c:	str	x1, [sp, #32]
  40d120:	str	x2, [sp, #24]
  40d124:	adrp	x0, 42a000 <__fxstatat@plt+0x27dc0>
  40d128:	add	x3, x0, #0x558
  40d12c:	ldr	x2, [sp, #24]
  40d130:	ldr	x1, [sp, #32]
  40d134:	ldr	w0, [sp, #44]
  40d138:	bl	40ca50 <__fxstatat@plt+0xa810>
  40d13c:	ldp	x29, x30, [sp], #48
  40d140:	ret
  40d144:	stp	x29, x30, [sp, #-32]!
  40d148:	mov	x29, sp
  40d14c:	str	x0, [sp, #24]
  40d150:	str	x1, [sp, #16]
  40d154:	ldr	x2, [sp, #16]
  40d158:	ldr	x1, [sp, #24]
  40d15c:	mov	w0, #0x0                   	// #0
  40d160:	bl	40d110 <__fxstatat@plt+0xaed0>
  40d164:	ldp	x29, x30, [sp], #32
  40d168:	ret
  40d16c:	stp	x29, x30, [sp, #-32]!
  40d170:	mov	x29, sp
  40d174:	str	w0, [sp, #28]
  40d178:	str	x1, [sp, #16]
  40d17c:	mov	x2, #0xffffffffffffffff    	// #-1
  40d180:	ldr	x1, [sp, #16]
  40d184:	ldr	w0, [sp, #28]
  40d188:	bl	40d110 <__fxstatat@plt+0xaed0>
  40d18c:	ldp	x29, x30, [sp], #32
  40d190:	ret
  40d194:	stp	x29, x30, [sp, #-32]!
  40d198:	mov	x29, sp
  40d19c:	str	x0, [sp, #24]
  40d1a0:	ldr	x1, [sp, #24]
  40d1a4:	mov	w0, #0x0                   	// #0
  40d1a8:	bl	40d16c <__fxstatat@plt+0xaf2c>
  40d1ac:	ldp	x29, x30, [sp], #32
  40d1b0:	ret
  40d1b4:	stp	x29, x30, [sp, #-32]!
  40d1b8:	mov	x29, sp
  40d1bc:	str	x0, [sp, #24]
  40d1c0:	str	x1, [sp, #16]
  40d1c4:	ldr	x3, [sp, #16]
  40d1c8:	mov	w2, #0xffffff9c            	// #-100
  40d1cc:	ldr	x1, [sp, #24]
  40d1d0:	mov	w0, #0xffffff9c            	// #-100
  40d1d4:	bl	40d1e4 <__fxstatat@plt+0xafa4>
  40d1d8:	and	w0, w0, #0xff
  40d1dc:	ldp	x29, x30, [sp], #32
  40d1e0:	ret
  40d1e4:	stp	x29, x30, [sp, #-384]!
  40d1e8:	mov	x29, sp
  40d1ec:	str	w0, [sp, #44]
  40d1f0:	str	x1, [sp, #32]
  40d1f4:	str	w2, [sp, #40]
  40d1f8:	str	x3, [sp, #24]
  40d1fc:	ldr	x0, [sp, #32]
  40d200:	bl	407978 <__fxstatat@plt+0x5738>
  40d204:	str	x0, [sp, #368]
  40d208:	ldr	x0, [sp, #24]
  40d20c:	bl	407978 <__fxstatat@plt+0x5738>
  40d210:	str	x0, [sp, #360]
  40d214:	ldr	x0, [sp, #368]
  40d218:	bl	407a14 <__fxstatat@plt+0x57d4>
  40d21c:	str	x0, [sp, #352]
  40d220:	ldr	x0, [sp, #360]
  40d224:	bl	407a14 <__fxstatat@plt+0x57d4>
  40d228:	str	x0, [sp, #344]
  40d22c:	ldr	x1, [sp, #352]
  40d230:	ldr	x0, [sp, #344]
  40d234:	cmp	x1, x0
  40d238:	b.ne	40d25c <__fxstatat@plt+0xb01c>  // b.any
  40d23c:	ldr	x2, [sp, #344]
  40d240:	ldr	x1, [sp, #360]
  40d244:	ldr	x0, [sp, #368]
  40d248:	bl	401fd0 <memcmp@plt>
  40d24c:	cmp	w0, #0x0
  40d250:	b.ne	40d25c <__fxstatat@plt+0xb01c>  // b.any
  40d254:	mov	w0, #0x1                   	// #1
  40d258:	b	40d260 <__fxstatat@plt+0xb020>
  40d25c:	mov	w0, #0x0                   	// #0
  40d260:	strb	w0, [sp, #343]
  40d264:	ldrb	w0, [sp, #343]
  40d268:	and	w0, w0, #0x1
  40d26c:	strb	w0, [sp, #343]
  40d270:	ldrb	w0, [sp, #343]
  40d274:	strb	w0, [sp, #342]
  40d278:	strb	wzr, [sp, #383]
  40d27c:	ldrb	w0, [sp, #342]
  40d280:	cmp	w0, #0x0
  40d284:	b.eq	40d36c <__fxstatat@plt+0xb12c>  // b.none
  40d288:	ldr	x0, [sp, #32]
  40d28c:	bl	4077e8 <__fxstatat@plt+0x55a8>
  40d290:	str	x0, [sp, #328]
  40d294:	mov	w0, #0x100                 	// #256
  40d298:	str	w0, [sp, #324]
  40d29c:	add	x0, sp, #0x38
  40d2a0:	ldr	w3, [sp, #324]
  40d2a4:	mov	x2, x0
  40d2a8:	ldr	x1, [sp, #328]
  40d2ac:	ldr	w0, [sp, #44]
  40d2b0:	bl	414ae0 <__fxstatat@plt+0x128a0>
  40d2b4:	cmp	w0, #0x0
  40d2b8:	b.eq	40d2d8 <__fxstatat@plt+0xb098>  // b.none
  40d2bc:	bl	4021d0 <__errno_location@plt>
  40d2c0:	ldr	w1, [x0]
  40d2c4:	ldr	x3, [sp, #328]
  40d2c8:	adrp	x0, 416000 <__fxstatat@plt+0x13dc0>
  40d2cc:	add	x2, x0, #0x358
  40d2d0:	mov	w0, #0x1                   	// #1
  40d2d4:	bl	401d40 <error@plt>
  40d2d8:	ldr	x0, [sp, #328]
  40d2dc:	bl	402050 <free@plt>
  40d2e0:	ldr	x0, [sp, #24]
  40d2e4:	bl	4077e8 <__fxstatat@plt+0x55a8>
  40d2e8:	str	x0, [sp, #312]
  40d2ec:	add	x0, sp, #0xb8
  40d2f0:	ldr	w3, [sp, #324]
  40d2f4:	mov	x2, x0
  40d2f8:	ldr	x1, [sp, #312]
  40d2fc:	ldr	w0, [sp, #40]
  40d300:	bl	414ae0 <__fxstatat@plt+0x128a0>
  40d304:	cmp	w0, #0x0
  40d308:	b.eq	40d328 <__fxstatat@plt+0xb0e8>  // b.none
  40d30c:	bl	4021d0 <__errno_location@plt>
  40d310:	ldr	w1, [x0]
  40d314:	ldr	x3, [sp, #312]
  40d318:	adrp	x0, 416000 <__fxstatat@plt+0x13dc0>
  40d31c:	add	x2, x0, #0x358
  40d320:	mov	w0, #0x1                   	// #1
  40d324:	bl	401d40 <error@plt>
  40d328:	ldr	x1, [sp, #64]
  40d32c:	ldr	x0, [sp, #192]
  40d330:	cmp	x1, x0
  40d334:	b.ne	40d350 <__fxstatat@plt+0xb110>  // b.any
  40d338:	ldr	x1, [sp, #56]
  40d33c:	ldr	x0, [sp, #184]
  40d340:	cmp	x1, x0
  40d344:	b.ne	40d350 <__fxstatat@plt+0xb110>  // b.any
  40d348:	mov	w0, #0x1                   	// #1
  40d34c:	b	40d354 <__fxstatat@plt+0xb114>
  40d350:	mov	w0, #0x0                   	// #0
  40d354:	strb	w0, [sp, #383]
  40d358:	ldrb	w0, [sp, #383]
  40d35c:	and	w0, w0, #0x1
  40d360:	strb	w0, [sp, #383]
  40d364:	ldr	x0, [sp, #312]
  40d368:	bl	402050 <free@plt>
  40d36c:	ldrb	w0, [sp, #383]
  40d370:	ldp	x29, x30, [sp], #384
  40d374:	ret
  40d378:	stp	x29, x30, [sp, #-32]!
  40d37c:	mov	x29, sp
  40d380:	str	x0, [sp, #24]
  40d384:	ldr	x0, [sp, #24]
  40d388:	str	xzr, [x0, #8]
  40d38c:	mov	w1, #0x80000               	// #524288
  40d390:	adrp	x0, 416000 <__fxstatat@plt+0x13dc0>
  40d394:	add	x0, x0, #0x360
  40d398:	bl	410570 <__fxstatat@plt+0xe330>
  40d39c:	mov	w1, w0
  40d3a0:	ldr	x0, [sp, #24]
  40d3a4:	str	w1, [x0]
  40d3a8:	ldr	x0, [sp, #24]
  40d3ac:	ldr	w0, [x0]
  40d3b0:	cmp	w0, #0x0
  40d3b4:	b.ge	40d3f0 <__fxstatat@plt+0xb1b0>  // b.tcont
  40d3b8:	mov	x1, #0x0                   	// #0
  40d3bc:	mov	x0, #0x0                   	// #0
  40d3c0:	bl	401d00 <getcwd@plt>
  40d3c4:	mov	x1, x0
  40d3c8:	ldr	x0, [sp, #24]
  40d3cc:	str	x1, [x0, #8]
  40d3d0:	ldr	x0, [sp, #24]
  40d3d4:	ldr	x0, [x0, #8]
  40d3d8:	cmp	x0, #0x0
  40d3dc:	b.eq	40d3e8 <__fxstatat@plt+0xb1a8>  // b.none
  40d3e0:	mov	w0, #0x0                   	// #0
  40d3e4:	b	40d3f4 <__fxstatat@plt+0xb1b4>
  40d3e8:	mov	w0, #0xffffffff            	// #-1
  40d3ec:	b	40d3f4 <__fxstatat@plt+0xb1b4>
  40d3f0:	mov	w0, #0x0                   	// #0
  40d3f4:	ldp	x29, x30, [sp], #32
  40d3f8:	ret
  40d3fc:	stp	x29, x30, [sp, #-32]!
  40d400:	mov	x29, sp
  40d404:	str	x0, [sp, #24]
  40d408:	ldr	x0, [sp, #24]
  40d40c:	ldr	w0, [x0]
  40d410:	cmp	w0, #0x0
  40d414:	b.lt	40d428 <__fxstatat@plt+0xb1e8>  // b.tstop
  40d418:	ldr	x0, [sp, #24]
  40d41c:	ldr	w0, [x0]
  40d420:	bl	401d50 <fchdir@plt>
  40d424:	b	40d434 <__fxstatat@plt+0xb1f4>
  40d428:	ldr	x0, [sp, #24]
  40d42c:	ldr	x0, [x0, #8]
  40d430:	bl	40ea48 <__fxstatat@plt+0xc808>
  40d434:	ldp	x29, x30, [sp], #32
  40d438:	ret
  40d43c:	stp	x29, x30, [sp, #-32]!
  40d440:	mov	x29, sp
  40d444:	str	x0, [sp, #24]
  40d448:	ldr	x0, [sp, #24]
  40d44c:	ldr	w0, [x0]
  40d450:	cmp	w0, #0x0
  40d454:	b.lt	40d464 <__fxstatat@plt+0xb224>  // b.tstop
  40d458:	ldr	x0, [sp, #24]
  40d45c:	ldr	w0, [x0]
  40d460:	bl	401f50 <close@plt>
  40d464:	ldr	x0, [sp, #24]
  40d468:	ldr	x0, [x0, #8]
  40d46c:	bl	402050 <free@plt>
  40d470:	nop
  40d474:	ldp	x29, x30, [sp], #32
  40d478:	ret
  40d47c:	sub	sp, sp, #0x60
  40d480:	stp	x29, x30, [sp, #32]
  40d484:	add	x29, sp, #0x20
  40d488:	str	x0, [sp, #88]
  40d48c:	str	x1, [sp, #80]
  40d490:	str	x2, [sp, #72]
  40d494:	str	x3, [sp, #64]
  40d498:	str	x4, [sp, #56]
  40d49c:	str	x5, [sp, #48]
  40d4a0:	ldr	x0, [sp, #80]
  40d4a4:	cmp	x0, #0x0
  40d4a8:	b.eq	40d4cc <__fxstatat@plt+0xb28c>  // b.none
  40d4ac:	ldr	x4, [sp, #64]
  40d4b0:	ldr	x3, [sp, #72]
  40d4b4:	ldr	x2, [sp, #80]
  40d4b8:	adrp	x0, 416000 <__fxstatat@plt+0x13dc0>
  40d4bc:	add	x1, x0, #0x368
  40d4c0:	ldr	x0, [sp, #88]
  40d4c4:	bl	402220 <fprintf@plt>
  40d4c8:	b	40d4e4 <__fxstatat@plt+0xb2a4>
  40d4cc:	ldr	x3, [sp, #64]
  40d4d0:	ldr	x2, [sp, #72]
  40d4d4:	adrp	x0, 416000 <__fxstatat@plt+0x13dc0>
  40d4d8:	add	x1, x0, #0x378
  40d4dc:	ldr	x0, [sp, #88]
  40d4e0:	bl	402220 <fprintf@plt>
  40d4e4:	adrp	x0, 416000 <__fxstatat@plt+0x13dc0>
  40d4e8:	add	x0, x0, #0x380
  40d4ec:	bl	402210 <gettext@plt>
  40d4f0:	mov	w3, #0x7e3                 	// #2019
  40d4f4:	mov	x2, x0
  40d4f8:	adrp	x0, 416000 <__fxstatat@plt+0x13dc0>
  40d4fc:	add	x1, x0, #0x6b0
  40d500:	ldr	x0, [sp, #88]
  40d504:	bl	402220 <fprintf@plt>
  40d508:	adrp	x0, 416000 <__fxstatat@plt+0x13dc0>
  40d50c:	add	x0, x0, #0x388
  40d510:	bl	402210 <gettext@plt>
  40d514:	ldr	x1, [sp, #88]
  40d518:	bl	402160 <fputs_unlocked@plt>
  40d51c:	ldr	x0, [sp, #48]
  40d520:	cmp	x0, #0x9
  40d524:	b.eq	40d8f8 <__fxstatat@plt+0xb6b8>  // b.none
  40d528:	ldr	x0, [sp, #48]
  40d52c:	cmp	x0, #0x9
  40d530:	b.hi	40d990 <__fxstatat@plt+0xb750>  // b.pmore
  40d534:	ldr	x0, [sp, #48]
  40d538:	cmp	x0, #0x8
  40d53c:	b.eq	40d874 <__fxstatat@plt+0xb634>  // b.none
  40d540:	ldr	x0, [sp, #48]
  40d544:	cmp	x0, #0x8
  40d548:	b.hi	40d990 <__fxstatat@plt+0xb750>  // b.pmore
  40d54c:	ldr	x0, [sp, #48]
  40d550:	cmp	x0, #0x7
  40d554:	b.eq	40d7e8 <__fxstatat@plt+0xb5a8>  // b.none
  40d558:	ldr	x0, [sp, #48]
  40d55c:	cmp	x0, #0x7
  40d560:	b.hi	40d990 <__fxstatat@plt+0xb750>  // b.pmore
  40d564:	ldr	x0, [sp, #48]
  40d568:	cmp	x0, #0x6
  40d56c:	b.eq	40d76c <__fxstatat@plt+0xb52c>  // b.none
  40d570:	ldr	x0, [sp, #48]
  40d574:	cmp	x0, #0x6
  40d578:	b.hi	40d990 <__fxstatat@plt+0xb750>  // b.pmore
  40d57c:	ldr	x0, [sp, #48]
  40d580:	cmp	x0, #0x5
  40d584:	b.eq	40d700 <__fxstatat@plt+0xb4c0>  // b.none
  40d588:	ldr	x0, [sp, #48]
  40d58c:	cmp	x0, #0x5
  40d590:	b.hi	40d990 <__fxstatat@plt+0xb750>  // b.pmore
  40d594:	ldr	x0, [sp, #48]
  40d598:	cmp	x0, #0x4
  40d59c:	b.eq	40d6a4 <__fxstatat@plt+0xb464>  // b.none
  40d5a0:	ldr	x0, [sp, #48]
  40d5a4:	cmp	x0, #0x4
  40d5a8:	b.hi	40d990 <__fxstatat@plt+0xb750>  // b.pmore
  40d5ac:	ldr	x0, [sp, #48]
  40d5b0:	cmp	x0, #0x3
  40d5b4:	b.eq	40d658 <__fxstatat@plt+0xb418>  // b.none
  40d5b8:	ldr	x0, [sp, #48]
  40d5bc:	cmp	x0, #0x3
  40d5c0:	b.hi	40d990 <__fxstatat@plt+0xb750>  // b.pmore
  40d5c4:	ldr	x0, [sp, #48]
  40d5c8:	cmp	x0, #0x2
  40d5cc:	b.eq	40d61c <__fxstatat@plt+0xb3dc>  // b.none
  40d5d0:	ldr	x0, [sp, #48]
  40d5d4:	cmp	x0, #0x2
  40d5d8:	b.hi	40d990 <__fxstatat@plt+0xb750>  // b.pmore
  40d5dc:	ldr	x0, [sp, #48]
  40d5e0:	cmp	x0, #0x0
  40d5e4:	b.eq	40da28 <__fxstatat@plt+0xb7e8>  // b.none
  40d5e8:	ldr	x0, [sp, #48]
  40d5ec:	cmp	x0, #0x1
  40d5f0:	b.ne	40d990 <__fxstatat@plt+0xb750>  // b.any
  40d5f4:	adrp	x0, 416000 <__fxstatat@plt+0x13dc0>
  40d5f8:	add	x0, x0, #0x458
  40d5fc:	bl	402210 <gettext@plt>
  40d600:	mov	x1, x0
  40d604:	ldr	x0, [sp, #56]
  40d608:	ldr	x0, [x0]
  40d60c:	mov	x2, x0
  40d610:	ldr	x0, [sp, #88]
  40d614:	bl	402220 <fprintf@plt>
  40d618:	b	40da2c <__fxstatat@plt+0xb7ec>
  40d61c:	adrp	x0, 416000 <__fxstatat@plt+0x13dc0>
  40d620:	add	x0, x0, #0x468
  40d624:	bl	402210 <gettext@plt>
  40d628:	mov	x4, x0
  40d62c:	ldr	x0, [sp, #56]
  40d630:	ldr	x1, [x0]
  40d634:	ldr	x0, [sp, #56]
  40d638:	add	x0, x0, #0x8
  40d63c:	ldr	x0, [x0]
  40d640:	mov	x3, x0
  40d644:	mov	x2, x1
  40d648:	mov	x1, x4
  40d64c:	ldr	x0, [sp, #88]
  40d650:	bl	402220 <fprintf@plt>
  40d654:	b	40da2c <__fxstatat@plt+0xb7ec>
  40d658:	adrp	x0, 416000 <__fxstatat@plt+0x13dc0>
  40d65c:	add	x0, x0, #0x480
  40d660:	bl	402210 <gettext@plt>
  40d664:	mov	x5, x0
  40d668:	ldr	x0, [sp, #56]
  40d66c:	ldr	x1, [x0]
  40d670:	ldr	x0, [sp, #56]
  40d674:	add	x0, x0, #0x8
  40d678:	ldr	x2, [x0]
  40d67c:	ldr	x0, [sp, #56]
  40d680:	add	x0, x0, #0x10
  40d684:	ldr	x0, [x0]
  40d688:	mov	x4, x0
  40d68c:	mov	x3, x2
  40d690:	mov	x2, x1
  40d694:	mov	x1, x5
  40d698:	ldr	x0, [sp, #88]
  40d69c:	bl	402220 <fprintf@plt>
  40d6a0:	b	40da2c <__fxstatat@plt+0xb7ec>
  40d6a4:	adrp	x0, 416000 <__fxstatat@plt+0x13dc0>
  40d6a8:	add	x0, x0, #0x4a0
  40d6ac:	bl	402210 <gettext@plt>
  40d6b0:	mov	x6, x0
  40d6b4:	ldr	x0, [sp, #56]
  40d6b8:	ldr	x1, [x0]
  40d6bc:	ldr	x0, [sp, #56]
  40d6c0:	add	x0, x0, #0x8
  40d6c4:	ldr	x2, [x0]
  40d6c8:	ldr	x0, [sp, #56]
  40d6cc:	add	x0, x0, #0x10
  40d6d0:	ldr	x3, [x0]
  40d6d4:	ldr	x0, [sp, #56]
  40d6d8:	add	x0, x0, #0x18
  40d6dc:	ldr	x0, [x0]
  40d6e0:	mov	x5, x0
  40d6e4:	mov	x4, x3
  40d6e8:	mov	x3, x2
  40d6ec:	mov	x2, x1
  40d6f0:	mov	x1, x6
  40d6f4:	ldr	x0, [sp, #88]
  40d6f8:	bl	402220 <fprintf@plt>
  40d6fc:	b	40da2c <__fxstatat@plt+0xb7ec>
  40d700:	adrp	x0, 416000 <__fxstatat@plt+0x13dc0>
  40d704:	add	x0, x0, #0x4c0
  40d708:	bl	402210 <gettext@plt>
  40d70c:	mov	x7, x0
  40d710:	ldr	x0, [sp, #56]
  40d714:	ldr	x1, [x0]
  40d718:	ldr	x0, [sp, #56]
  40d71c:	add	x0, x0, #0x8
  40d720:	ldr	x2, [x0]
  40d724:	ldr	x0, [sp, #56]
  40d728:	add	x0, x0, #0x10
  40d72c:	ldr	x3, [x0]
  40d730:	ldr	x0, [sp, #56]
  40d734:	add	x0, x0, #0x18
  40d738:	ldr	x4, [x0]
  40d73c:	ldr	x0, [sp, #56]
  40d740:	add	x0, x0, #0x20
  40d744:	ldr	x0, [x0]
  40d748:	mov	x6, x0
  40d74c:	mov	x5, x4
  40d750:	mov	x4, x3
  40d754:	mov	x3, x2
  40d758:	mov	x2, x1
  40d75c:	mov	x1, x7
  40d760:	ldr	x0, [sp, #88]
  40d764:	bl	402220 <fprintf@plt>
  40d768:	b	40da2c <__fxstatat@plt+0xb7ec>
  40d76c:	adrp	x0, 416000 <__fxstatat@plt+0x13dc0>
  40d770:	add	x0, x0, #0x4e8
  40d774:	bl	402210 <gettext@plt>
  40d778:	mov	x8, x0
  40d77c:	ldr	x0, [sp, #56]
  40d780:	ldr	x1, [x0]
  40d784:	ldr	x0, [sp, #56]
  40d788:	add	x0, x0, #0x8
  40d78c:	ldr	x2, [x0]
  40d790:	ldr	x0, [sp, #56]
  40d794:	add	x0, x0, #0x10
  40d798:	ldr	x3, [x0]
  40d79c:	ldr	x0, [sp, #56]
  40d7a0:	add	x0, x0, #0x18
  40d7a4:	ldr	x4, [x0]
  40d7a8:	ldr	x0, [sp, #56]
  40d7ac:	add	x0, x0, #0x20
  40d7b0:	ldr	x5, [x0]
  40d7b4:	ldr	x0, [sp, #56]
  40d7b8:	add	x0, x0, #0x28
  40d7bc:	ldr	x0, [x0]
  40d7c0:	mov	x7, x0
  40d7c4:	mov	x6, x5
  40d7c8:	mov	x5, x4
  40d7cc:	mov	x4, x3
  40d7d0:	mov	x3, x2
  40d7d4:	mov	x2, x1
  40d7d8:	mov	x1, x8
  40d7dc:	ldr	x0, [sp, #88]
  40d7e0:	bl	402220 <fprintf@plt>
  40d7e4:	b	40da2c <__fxstatat@plt+0xb7ec>
  40d7e8:	adrp	x0, 416000 <__fxstatat@plt+0x13dc0>
  40d7ec:	add	x0, x0, #0x510
  40d7f0:	bl	402210 <gettext@plt>
  40d7f4:	mov	x8, x0
  40d7f8:	ldr	x0, [sp, #56]
  40d7fc:	ldr	x1, [x0]
  40d800:	ldr	x0, [sp, #56]
  40d804:	add	x0, x0, #0x8
  40d808:	ldr	x2, [x0]
  40d80c:	ldr	x0, [sp, #56]
  40d810:	add	x0, x0, #0x10
  40d814:	ldr	x3, [x0]
  40d818:	ldr	x0, [sp, #56]
  40d81c:	add	x0, x0, #0x18
  40d820:	ldr	x4, [x0]
  40d824:	ldr	x0, [sp, #56]
  40d828:	add	x0, x0, #0x20
  40d82c:	ldr	x5, [x0]
  40d830:	ldr	x0, [sp, #56]
  40d834:	add	x0, x0, #0x28
  40d838:	ldr	x6, [x0]
  40d83c:	ldr	x0, [sp, #56]
  40d840:	add	x0, x0, #0x30
  40d844:	ldr	x0, [x0]
  40d848:	str	x0, [sp]
  40d84c:	mov	x7, x6
  40d850:	mov	x6, x5
  40d854:	mov	x5, x4
  40d858:	mov	x4, x3
  40d85c:	mov	x3, x2
  40d860:	mov	x2, x1
  40d864:	mov	x1, x8
  40d868:	ldr	x0, [sp, #88]
  40d86c:	bl	402220 <fprintf@plt>
  40d870:	b	40da2c <__fxstatat@plt+0xb7ec>
  40d874:	adrp	x0, 416000 <__fxstatat@plt+0x13dc0>
  40d878:	add	x0, x0, #0x540
  40d87c:	bl	402210 <gettext@plt>
  40d880:	mov	x8, x0
  40d884:	ldr	x0, [sp, #56]
  40d888:	ldr	x2, [x0]
  40d88c:	ldr	x0, [sp, #56]
  40d890:	add	x0, x0, #0x8
  40d894:	ldr	x3, [x0]
  40d898:	ldr	x0, [sp, #56]
  40d89c:	add	x0, x0, #0x10
  40d8a0:	ldr	x4, [x0]
  40d8a4:	ldr	x0, [sp, #56]
  40d8a8:	add	x0, x0, #0x18
  40d8ac:	ldr	x5, [x0]
  40d8b0:	ldr	x0, [sp, #56]
  40d8b4:	add	x0, x0, #0x20
  40d8b8:	ldr	x6, [x0]
  40d8bc:	ldr	x0, [sp, #56]
  40d8c0:	add	x0, x0, #0x28
  40d8c4:	ldr	x7, [x0]
  40d8c8:	ldr	x0, [sp, #56]
  40d8cc:	add	x0, x0, #0x30
  40d8d0:	ldr	x0, [x0]
  40d8d4:	ldr	x1, [sp, #56]
  40d8d8:	add	x1, x1, #0x38
  40d8dc:	ldr	x1, [x1]
  40d8e0:	str	x1, [sp, #8]
  40d8e4:	str	x0, [sp]
  40d8e8:	mov	x1, x8
  40d8ec:	ldr	x0, [sp, #88]
  40d8f0:	bl	402220 <fprintf@plt>
  40d8f4:	b	40da2c <__fxstatat@plt+0xb7ec>
  40d8f8:	adrp	x0, 416000 <__fxstatat@plt+0x13dc0>
  40d8fc:	add	x0, x0, #0x570
  40d900:	bl	402210 <gettext@plt>
  40d904:	mov	x9, x0
  40d908:	ldr	x0, [sp, #56]
  40d90c:	ldr	x8, [x0]
  40d910:	ldr	x0, [sp, #56]
  40d914:	add	x0, x0, #0x8
  40d918:	ldr	x3, [x0]
  40d91c:	ldr	x0, [sp, #56]
  40d920:	add	x0, x0, #0x10
  40d924:	ldr	x4, [x0]
  40d928:	ldr	x0, [sp, #56]
  40d92c:	add	x0, x0, #0x18
  40d930:	ldr	x5, [x0]
  40d934:	ldr	x0, [sp, #56]
  40d938:	add	x0, x0, #0x20
  40d93c:	ldr	x6, [x0]
  40d940:	ldr	x0, [sp, #56]
  40d944:	add	x0, x0, #0x28
  40d948:	ldr	x7, [x0]
  40d94c:	ldr	x0, [sp, #56]
  40d950:	add	x0, x0, #0x30
  40d954:	ldr	x0, [x0]
  40d958:	ldr	x1, [sp, #56]
  40d95c:	add	x1, x1, #0x38
  40d960:	ldr	x1, [x1]
  40d964:	ldr	x2, [sp, #56]
  40d968:	add	x2, x2, #0x40
  40d96c:	ldr	x2, [x2]
  40d970:	str	x2, [sp, #16]
  40d974:	str	x1, [sp, #8]
  40d978:	str	x0, [sp]
  40d97c:	mov	x2, x8
  40d980:	mov	x1, x9
  40d984:	ldr	x0, [sp, #88]
  40d988:	bl	402220 <fprintf@plt>
  40d98c:	b	40da2c <__fxstatat@plt+0xb7ec>
  40d990:	adrp	x0, 416000 <__fxstatat@plt+0x13dc0>
  40d994:	add	x0, x0, #0x5a8
  40d998:	bl	402210 <gettext@plt>
  40d99c:	mov	x9, x0
  40d9a0:	ldr	x0, [sp, #56]
  40d9a4:	ldr	x8, [x0]
  40d9a8:	ldr	x0, [sp, #56]
  40d9ac:	add	x0, x0, #0x8
  40d9b0:	ldr	x3, [x0]
  40d9b4:	ldr	x0, [sp, #56]
  40d9b8:	add	x0, x0, #0x10
  40d9bc:	ldr	x4, [x0]
  40d9c0:	ldr	x0, [sp, #56]
  40d9c4:	add	x0, x0, #0x18
  40d9c8:	ldr	x5, [x0]
  40d9cc:	ldr	x0, [sp, #56]
  40d9d0:	add	x0, x0, #0x20
  40d9d4:	ldr	x6, [x0]
  40d9d8:	ldr	x0, [sp, #56]
  40d9dc:	add	x0, x0, #0x28
  40d9e0:	ldr	x7, [x0]
  40d9e4:	ldr	x0, [sp, #56]
  40d9e8:	add	x0, x0, #0x30
  40d9ec:	ldr	x0, [x0]
  40d9f0:	ldr	x1, [sp, #56]
  40d9f4:	add	x1, x1, #0x38
  40d9f8:	ldr	x1, [x1]
  40d9fc:	ldr	x2, [sp, #56]
  40da00:	add	x2, x2, #0x40
  40da04:	ldr	x2, [x2]
  40da08:	str	x2, [sp, #16]
  40da0c:	str	x1, [sp, #8]
  40da10:	str	x0, [sp]
  40da14:	mov	x2, x8
  40da18:	mov	x1, x9
  40da1c:	ldr	x0, [sp, #88]
  40da20:	bl	402220 <fprintf@plt>
  40da24:	b	40da2c <__fxstatat@plt+0xb7ec>
  40da28:	nop
  40da2c:	nop
  40da30:	ldp	x29, x30, [sp, #32]
  40da34:	add	sp, sp, #0x60
  40da38:	ret
  40da3c:	stp	x29, x30, [sp, #-80]!
  40da40:	mov	x29, sp
  40da44:	str	x0, [sp, #56]
  40da48:	str	x1, [sp, #48]
  40da4c:	str	x2, [sp, #40]
  40da50:	str	x3, [sp, #32]
  40da54:	str	x4, [sp, #24]
  40da58:	str	xzr, [sp, #72]
  40da5c:	b	40da6c <__fxstatat@plt+0xb82c>
  40da60:	ldr	x0, [sp, #72]
  40da64:	add	x0, x0, #0x1
  40da68:	str	x0, [sp, #72]
  40da6c:	ldr	x0, [sp, #72]
  40da70:	lsl	x0, x0, #3
  40da74:	ldr	x1, [sp, #24]
  40da78:	add	x0, x1, x0
  40da7c:	ldr	x0, [x0]
  40da80:	cmp	x0, #0x0
  40da84:	b.ne	40da60 <__fxstatat@plt+0xb820>  // b.any
  40da88:	ldr	x5, [sp, #72]
  40da8c:	ldr	x4, [sp, #24]
  40da90:	ldr	x3, [sp, #32]
  40da94:	ldr	x2, [sp, #40]
  40da98:	ldr	x1, [sp, #48]
  40da9c:	ldr	x0, [sp, #56]
  40daa0:	bl	40d47c <__fxstatat@plt+0xb23c>
  40daa4:	nop
  40daa8:	ldp	x29, x30, [sp], #80
  40daac:	ret
  40dab0:	stp	x29, x30, [sp, #-160]!
  40dab4:	mov	x29, sp
  40dab8:	str	x19, [sp, #16]
  40dabc:	str	x0, [sp, #56]
  40dac0:	str	x1, [sp, #48]
  40dac4:	str	x2, [sp, #40]
  40dac8:	str	x3, [sp, #32]
  40dacc:	mov	x19, x4
  40dad0:	str	xzr, [sp, #152]
  40dad4:	b	40dae4 <__fxstatat@plt+0xb8a4>
  40dad8:	ldr	x0, [sp, #152]
  40dadc:	add	x0, x0, #0x1
  40dae0:	str	x0, [sp, #152]
  40dae4:	ldr	x0, [sp, #152]
  40dae8:	cmp	x0, #0x9
  40daec:	b.hi	40db6c <__fxstatat@plt+0xb92c>  // b.pmore
  40daf0:	ldr	w1, [x19, #24]
  40daf4:	ldr	x0, [x19]
  40daf8:	cmp	w1, #0x0
  40dafc:	b.lt	40db10 <__fxstatat@plt+0xb8d0>  // b.tstop
  40db00:	add	x1, x0, #0xf
  40db04:	and	x1, x1, #0xfffffffffffffff8
  40db08:	str	x1, [x19]
  40db0c:	b	40db40 <__fxstatat@plt+0xb900>
  40db10:	add	w2, w1, #0x8
  40db14:	str	w2, [x19, #24]
  40db18:	ldr	w2, [x19, #24]
  40db1c:	cmp	w2, #0x0
  40db20:	b.le	40db34 <__fxstatat@plt+0xb8f4>
  40db24:	add	x1, x0, #0xf
  40db28:	and	x1, x1, #0xfffffffffffffff8
  40db2c:	str	x1, [x19]
  40db30:	b	40db40 <__fxstatat@plt+0xb900>
  40db34:	ldr	x2, [x19, #8]
  40db38:	sxtw	x0, w1
  40db3c:	add	x0, x2, x0
  40db40:	ldr	x2, [x0]
  40db44:	ldr	x0, [sp, #152]
  40db48:	lsl	x0, x0, #3
  40db4c:	add	x1, sp, #0x48
  40db50:	str	x2, [x1, x0]
  40db54:	ldr	x0, [sp, #152]
  40db58:	lsl	x0, x0, #3
  40db5c:	add	x1, sp, #0x48
  40db60:	ldr	x0, [x1, x0]
  40db64:	cmp	x0, #0x0
  40db68:	b.ne	40dad8 <__fxstatat@plt+0xb898>  // b.any
  40db6c:	add	x0, sp, #0x48
  40db70:	ldr	x5, [sp, #152]
  40db74:	mov	x4, x0
  40db78:	ldr	x3, [sp, #32]
  40db7c:	ldr	x2, [sp, #40]
  40db80:	ldr	x1, [sp, #48]
  40db84:	ldr	x0, [sp, #56]
  40db88:	bl	40d47c <__fxstatat@plt+0xb23c>
  40db8c:	nop
  40db90:	ldr	x19, [sp, #16]
  40db94:	ldp	x29, x30, [sp], #160
  40db98:	ret
  40db9c:	stp	x29, x30, [sp, #-272]!
  40dba0:	mov	x29, sp
  40dba4:	str	x0, [sp, #72]
  40dba8:	str	x1, [sp, #64]
  40dbac:	str	x2, [sp, #56]
  40dbb0:	str	x3, [sp, #48]
  40dbb4:	str	x4, [sp, #240]
  40dbb8:	str	x5, [sp, #248]
  40dbbc:	str	x6, [sp, #256]
  40dbc0:	str	x7, [sp, #264]
  40dbc4:	str	q0, [sp, #112]
  40dbc8:	str	q1, [sp, #128]
  40dbcc:	str	q2, [sp, #144]
  40dbd0:	str	q3, [sp, #160]
  40dbd4:	str	q4, [sp, #176]
  40dbd8:	str	q5, [sp, #192]
  40dbdc:	str	q6, [sp, #208]
  40dbe0:	str	q7, [sp, #224]
  40dbe4:	add	x0, sp, #0x110
  40dbe8:	str	x0, [sp, #80]
  40dbec:	add	x0, sp, #0x110
  40dbf0:	str	x0, [sp, #88]
  40dbf4:	add	x0, sp, #0xf0
  40dbf8:	str	x0, [sp, #96]
  40dbfc:	mov	w0, #0xffffffe0            	// #-32
  40dc00:	str	w0, [sp, #104]
  40dc04:	mov	w0, #0xffffff80            	// #-128
  40dc08:	str	w0, [sp, #108]
  40dc0c:	add	x2, sp, #0x10
  40dc10:	add	x3, sp, #0x50
  40dc14:	ldp	x0, x1, [x3]
  40dc18:	stp	x0, x1, [x2]
  40dc1c:	ldp	x0, x1, [x3, #16]
  40dc20:	stp	x0, x1, [x2, #16]
  40dc24:	add	x0, sp, #0x10
  40dc28:	mov	x4, x0
  40dc2c:	ldr	x3, [sp, #48]
  40dc30:	ldr	x2, [sp, #56]
  40dc34:	ldr	x1, [sp, #64]
  40dc38:	ldr	x0, [sp, #72]
  40dc3c:	bl	40dab0 <__fxstatat@plt+0xb870>
  40dc40:	nop
  40dc44:	ldp	x29, x30, [sp], #272
  40dc48:	ret
  40dc4c:	stp	x29, x30, [sp, #-16]!
  40dc50:	mov	x29, sp
  40dc54:	adrp	x0, 416000 <__fxstatat@plt+0x13dc0>
  40dc58:	add	x0, x0, #0x5e8
  40dc5c:	bl	402210 <gettext@plt>
  40dc60:	mov	x2, x0
  40dc64:	adrp	x0, 416000 <__fxstatat@plt+0x13dc0>
  40dc68:	add	x1, x0, #0x600
  40dc6c:	mov	x0, x2
  40dc70:	bl	4021b0 <printf@plt>
  40dc74:	adrp	x0, 416000 <__fxstatat@plt+0x13dc0>
  40dc78:	add	x0, x0, #0x618
  40dc7c:	bl	402210 <gettext@plt>
  40dc80:	mov	x3, x0
  40dc84:	adrp	x0, 416000 <__fxstatat@plt+0x13dc0>
  40dc88:	add	x2, x0, #0x630
  40dc8c:	adrp	x0, 416000 <__fxstatat@plt+0x13dc0>
  40dc90:	add	x1, x0, #0x658
  40dc94:	mov	x0, x3
  40dc98:	bl	4021b0 <printf@plt>
  40dc9c:	adrp	x0, 416000 <__fxstatat@plt+0x13dc0>
  40dca0:	add	x0, x0, #0x668
  40dca4:	bl	402210 <gettext@plt>
  40dca8:	mov	x2, x0
  40dcac:	adrp	x0, 42a000 <__fxstatat@plt+0x27dc0>
  40dcb0:	add	x0, x0, #0x5c0
  40dcb4:	ldr	x0, [x0]
  40dcb8:	mov	x1, x0
  40dcbc:	mov	x0, x2
  40dcc0:	bl	402160 <fputs_unlocked@plt>
  40dcc4:	nop
  40dcc8:	ldp	x29, x30, [sp], #16
  40dccc:	ret
  40dcd0:	stp	x29, x30, [sp, #-32]!
  40dcd4:	mov	x29, sp
  40dcd8:	str	x0, [sp, #24]
  40dcdc:	str	x1, [sp, #16]
  40dce0:	mov	x0, #0x0                   	// #0
  40dce4:	ldr	x6, [sp, #24]
  40dce8:	ldr	x1, [sp, #16]
  40dcec:	mul	x7, x6, x1
  40dcf0:	umulh	x1, x6, x1
  40dcf4:	mov	x2, x7
  40dcf8:	mov	x3, x1
  40dcfc:	mov	x4, x3
  40dd00:	mov	x5, #0x0                   	// #0
  40dd04:	cmp	x4, #0x0
  40dd08:	b.eq	40dd10 <__fxstatat@plt+0xbad0>  // b.none
  40dd0c:	mov	x0, #0x1                   	// #1
  40dd10:	cmp	x2, #0x0
  40dd14:	b.ge	40dd1c <__fxstatat@plt+0xbadc>  // b.tcont
  40dd18:	mov	x0, #0x1                   	// #1
  40dd1c:	and	w0, w0, #0x1
  40dd20:	and	w0, w0, #0xff
  40dd24:	cmp	w0, #0x0
  40dd28:	b.eq	40dd30 <__fxstatat@plt+0xbaf0>  // b.none
  40dd2c:	bl	40e0e4 <__fxstatat@plt+0xbea4>
  40dd30:	ldr	x1, [sp, #24]
  40dd34:	ldr	x0, [sp, #16]
  40dd38:	mul	x0, x1, x0
  40dd3c:	bl	40df04 <__fxstatat@plt+0xbcc4>
  40dd40:	ldp	x29, x30, [sp], #32
  40dd44:	ret
  40dd48:	stp	x29, x30, [sp, #-48]!
  40dd4c:	mov	x29, sp
  40dd50:	str	x0, [sp, #40]
  40dd54:	str	x1, [sp, #32]
  40dd58:	str	x2, [sp, #24]
  40dd5c:	mov	x0, #0x0                   	// #0
  40dd60:	ldr	x2, [sp, #32]
  40dd64:	ldr	x1, [sp, #24]
  40dd68:	mul	x3, x2, x1
  40dd6c:	umulh	x1, x2, x1
  40dd70:	mov	x4, x3
  40dd74:	mov	x5, x1
  40dd78:	mov	x6, x5
  40dd7c:	mov	x7, #0x0                   	// #0
  40dd80:	cmp	x6, #0x0
  40dd84:	b.eq	40dd8c <__fxstatat@plt+0xbb4c>  // b.none
  40dd88:	mov	x0, #0x1                   	// #1
  40dd8c:	cmp	x4, #0x0
  40dd90:	b.ge	40dd98 <__fxstatat@plt+0xbb58>  // b.tcont
  40dd94:	mov	x0, #0x1                   	// #1
  40dd98:	and	w0, w0, #0x1
  40dd9c:	and	w0, w0, #0xff
  40dda0:	cmp	w0, #0x0
  40dda4:	b.eq	40ddac <__fxstatat@plt+0xbb6c>  // b.none
  40dda8:	bl	40e0e4 <__fxstatat@plt+0xbea4>
  40ddac:	ldr	x1, [sp, #32]
  40ddb0:	ldr	x0, [sp, #24]
  40ddb4:	mul	x0, x1, x0
  40ddb8:	mov	x1, x0
  40ddbc:	ldr	x0, [sp, #40]
  40ddc0:	bl	40df44 <__fxstatat@plt+0xbd04>
  40ddc4:	ldp	x29, x30, [sp], #48
  40ddc8:	ret
  40ddcc:	stp	x29, x30, [sp, #-64]!
  40ddd0:	mov	x29, sp
  40ddd4:	str	x0, [sp, #40]
  40ddd8:	str	x1, [sp, #32]
  40dddc:	str	x2, [sp, #24]
  40dde0:	ldr	x0, [sp, #32]
  40dde4:	ldr	x0, [x0]
  40dde8:	str	x0, [sp, #56]
  40ddec:	ldr	x0, [sp, #40]
  40ddf0:	cmp	x0, #0x0
  40ddf4:	b.ne	40de84 <__fxstatat@plt+0xbc44>  // b.any
  40ddf8:	ldr	x0, [sp, #56]
  40ddfc:	cmp	x0, #0x0
  40de00:	b.ne	40de34 <__fxstatat@plt+0xbbf4>  // b.any
  40de04:	mov	x1, #0x80                  	// #128
  40de08:	ldr	x0, [sp, #24]
  40de0c:	udiv	x0, x1, x0
  40de10:	str	x0, [sp, #56]
  40de14:	ldr	x0, [sp, #56]
  40de18:	cmp	x0, #0x0
  40de1c:	cset	w0, eq  // eq = none
  40de20:	and	w0, w0, #0xff
  40de24:	and	x0, x0, #0xff
  40de28:	ldr	x1, [sp, #56]
  40de2c:	add	x0, x1, x0
  40de30:	str	x0, [sp, #56]
  40de34:	mov	x0, #0x0                   	// #0
  40de38:	ldr	x2, [sp, #56]
  40de3c:	ldr	x1, [sp, #24]
  40de40:	mul	x3, x2, x1
  40de44:	umulh	x1, x2, x1
  40de48:	mov	x4, x3
  40de4c:	mov	x5, x1
  40de50:	mov	x6, x5
  40de54:	mov	x7, #0x0                   	// #0
  40de58:	cmp	x6, #0x0
  40de5c:	b.eq	40de64 <__fxstatat@plt+0xbc24>  // b.none
  40de60:	mov	x0, #0x1                   	// #1
  40de64:	cmp	x4, #0x0
  40de68:	b.ge	40de70 <__fxstatat@plt+0xbc30>  // b.tcont
  40de6c:	mov	x0, #0x1                   	// #1
  40de70:	and	w0, w0, #0x1
  40de74:	and	w0, w0, #0xff
  40de78:	cmp	w0, #0x0
  40de7c:	b.eq	40debc <__fxstatat@plt+0xbc7c>  // b.none
  40de80:	bl	40e0e4 <__fxstatat@plt+0xbea4>
  40de84:	mov	x1, #0x5555555555555555    	// #6148914691236517205
  40de88:	movk	x1, #0x5554
  40de8c:	ldr	x0, [sp, #24]
  40de90:	udiv	x0, x1, x0
  40de94:	ldr	x1, [sp, #56]
  40de98:	cmp	x1, x0
  40de9c:	b.cc	40dea4 <__fxstatat@plt+0xbc64>  // b.lo, b.ul, b.last
  40dea0:	bl	40e0e4 <__fxstatat@plt+0xbea4>
  40dea4:	ldr	x0, [sp, #56]
  40dea8:	lsr	x1, x0, #1
  40deac:	ldr	x0, [sp, #56]
  40deb0:	add	x0, x1, x0
  40deb4:	add	x0, x0, #0x1
  40deb8:	str	x0, [sp, #56]
  40debc:	ldr	x0, [sp, #32]
  40dec0:	ldr	x1, [sp, #56]
  40dec4:	str	x1, [x0]
  40dec8:	ldr	x1, [sp, #56]
  40decc:	ldr	x0, [sp, #24]
  40ded0:	mul	x0, x1, x0
  40ded4:	mov	x1, x0
  40ded8:	ldr	x0, [sp, #40]
  40dedc:	bl	40df44 <__fxstatat@plt+0xbd04>
  40dee0:	ldp	x29, x30, [sp], #64
  40dee4:	ret
  40dee8:	stp	x29, x30, [sp, #-32]!
  40deec:	mov	x29, sp
  40def0:	str	x0, [sp, #24]
  40def4:	ldr	x0, [sp, #24]
  40def8:	bl	40df04 <__fxstatat@plt+0xbcc4>
  40defc:	ldp	x29, x30, [sp], #32
  40df00:	ret
  40df04:	stp	x29, x30, [sp, #-48]!
  40df08:	mov	x29, sp
  40df0c:	str	x0, [sp, #24]
  40df10:	ldr	x0, [sp, #24]
  40df14:	bl	401e60 <malloc@plt>
  40df18:	str	x0, [sp, #40]
  40df1c:	ldr	x0, [sp, #40]
  40df20:	cmp	x0, #0x0
  40df24:	b.ne	40df38 <__fxstatat@plt+0xbcf8>  // b.any
  40df28:	ldr	x0, [sp, #24]
  40df2c:	cmp	x0, #0x0
  40df30:	b.eq	40df38 <__fxstatat@plt+0xbcf8>  // b.none
  40df34:	bl	40e0e4 <__fxstatat@plt+0xbea4>
  40df38:	ldr	x0, [sp, #40]
  40df3c:	ldp	x29, x30, [sp], #48
  40df40:	ret
  40df44:	stp	x29, x30, [sp, #-32]!
  40df48:	mov	x29, sp
  40df4c:	str	x0, [sp, #24]
  40df50:	str	x1, [sp, #16]
  40df54:	ldr	x0, [sp, #16]
  40df58:	cmp	x0, #0x0
  40df5c:	b.ne	40df7c <__fxstatat@plt+0xbd3c>  // b.any
  40df60:	ldr	x0, [sp, #24]
  40df64:	cmp	x0, #0x0
  40df68:	b.eq	40df7c <__fxstatat@plt+0xbd3c>  // b.none
  40df6c:	ldr	x0, [sp, #24]
  40df70:	bl	402050 <free@plt>
  40df74:	mov	x0, #0x0                   	// #0
  40df78:	b	40dfac <__fxstatat@plt+0xbd6c>
  40df7c:	ldr	x1, [sp, #16]
  40df80:	ldr	x0, [sp, #24]
  40df84:	bl	401f30 <realloc@plt>
  40df88:	str	x0, [sp, #24]
  40df8c:	ldr	x0, [sp, #24]
  40df90:	cmp	x0, #0x0
  40df94:	b.ne	40dfa8 <__fxstatat@plt+0xbd68>  // b.any
  40df98:	ldr	x0, [sp, #16]
  40df9c:	cmp	x0, #0x0
  40dfa0:	b.eq	40dfa8 <__fxstatat@plt+0xbd68>  // b.none
  40dfa4:	bl	40e0e4 <__fxstatat@plt+0xbea4>
  40dfa8:	ldr	x0, [sp, #24]
  40dfac:	ldp	x29, x30, [sp], #32
  40dfb0:	ret
  40dfb4:	stp	x29, x30, [sp, #-32]!
  40dfb8:	mov	x29, sp
  40dfbc:	str	x0, [sp, #24]
  40dfc0:	str	x1, [sp, #16]
  40dfc4:	mov	x2, #0x1                   	// #1
  40dfc8:	ldr	x1, [sp, #16]
  40dfcc:	ldr	x0, [sp, #24]
  40dfd0:	bl	40ddcc <__fxstatat@plt+0xbb8c>
  40dfd4:	ldp	x29, x30, [sp], #32
  40dfd8:	ret
  40dfdc:	stp	x29, x30, [sp, #-32]!
  40dfe0:	mov	x29, sp
  40dfe4:	str	x0, [sp, #24]
  40dfe8:	ldr	x0, [sp, #24]
  40dfec:	bl	40df04 <__fxstatat@plt+0xbcc4>
  40dff0:	ldr	x2, [sp, #24]
  40dff4:	mov	w1, #0x0                   	// #0
  40dff8:	bl	401ee0 <memset@plt>
  40dffc:	ldp	x29, x30, [sp], #32
  40e000:	ret
  40e004:	stp	x29, x30, [sp, #-48]!
  40e008:	mov	x29, sp
  40e00c:	str	x0, [sp, #24]
  40e010:	str	x1, [sp, #16]
  40e014:	mov	x0, #0x0                   	// #0
  40e018:	ldr	x6, [sp, #24]
  40e01c:	ldr	x1, [sp, #16]
  40e020:	mul	x7, x6, x1
  40e024:	umulh	x1, x6, x1
  40e028:	mov	x2, x7
  40e02c:	mov	x3, x1
  40e030:	mov	x4, x3
  40e034:	mov	x5, #0x0                   	// #0
  40e038:	cmp	x4, #0x0
  40e03c:	b.eq	40e044 <__fxstatat@plt+0xbe04>  // b.none
  40e040:	mov	x0, #0x1                   	// #1
  40e044:	cmp	x2, #0x0
  40e048:	b.ge	40e050 <__fxstatat@plt+0xbe10>  // b.tcont
  40e04c:	mov	x0, #0x1                   	// #1
  40e050:	and	w0, w0, #0x1
  40e054:	and	w0, w0, #0xff
  40e058:	cmp	w0, #0x0
  40e05c:	b.ne	40e07c <__fxstatat@plt+0xbe3c>  // b.any
  40e060:	ldr	x1, [sp, #16]
  40e064:	ldr	x0, [sp, #24]
  40e068:	bl	401f00 <calloc@plt>
  40e06c:	str	x0, [sp, #40]
  40e070:	ldr	x0, [sp, #40]
  40e074:	cmp	x0, #0x0
  40e078:	b.ne	40e080 <__fxstatat@plt+0xbe40>  // b.any
  40e07c:	bl	40e0e4 <__fxstatat@plt+0xbea4>
  40e080:	ldr	x0, [sp, #40]
  40e084:	ldp	x29, x30, [sp], #48
  40e088:	ret
  40e08c:	stp	x29, x30, [sp, #-32]!
  40e090:	mov	x29, sp
  40e094:	str	x0, [sp, #24]
  40e098:	str	x1, [sp, #16]
  40e09c:	ldr	x0, [sp, #16]
  40e0a0:	bl	40df04 <__fxstatat@plt+0xbcc4>
  40e0a4:	ldr	x2, [sp, #16]
  40e0a8:	ldr	x1, [sp, #24]
  40e0ac:	bl	401cd0 <memcpy@plt>
  40e0b0:	ldp	x29, x30, [sp], #32
  40e0b4:	ret
  40e0b8:	stp	x29, x30, [sp, #-32]!
  40e0bc:	mov	x29, sp
  40e0c0:	str	x0, [sp, #24]
  40e0c4:	ldr	x0, [sp, #24]
  40e0c8:	bl	401d10 <strlen@plt>
  40e0cc:	add	x0, x0, #0x1
  40e0d0:	mov	x1, x0
  40e0d4:	ldr	x0, [sp, #24]
  40e0d8:	bl	40e08c <__fxstatat@plt+0xbe4c>
  40e0dc:	ldp	x29, x30, [sp], #32
  40e0e0:	ret
  40e0e4:	stp	x29, x30, [sp, #-32]!
  40e0e8:	mov	x29, sp
  40e0ec:	str	x19, [sp, #16]
  40e0f0:	adrp	x0, 42a000 <__fxstatat@plt+0x27dc0>
  40e0f4:	add	x0, x0, #0x530
  40e0f8:	ldr	w19, [x0]
  40e0fc:	adrp	x0, 416000 <__fxstatat@plt+0x13dc0>
  40e100:	add	x0, x0, #0x6e0
  40e104:	bl	402210 <gettext@plt>
  40e108:	mov	x3, x0
  40e10c:	adrp	x0, 416000 <__fxstatat@plt+0x13dc0>
  40e110:	add	x2, x0, #0x6f8
  40e114:	mov	w1, #0x0                   	// #0
  40e118:	mov	w0, w19
  40e11c:	bl	401d40 <error@plt>
  40e120:	bl	401f90 <abort@plt>
  40e124:	stp	x29, x30, [sp, #-32]!
  40e128:	mov	x29, sp
  40e12c:	mov	x1, #0x0                   	// #0
  40e130:	mov	x0, #0x0                   	// #0
  40e134:	bl	401d00 <getcwd@plt>
  40e138:	str	x0, [sp, #24]
  40e13c:	ldr	x0, [sp, #24]
  40e140:	cmp	x0, #0x0
  40e144:	b.ne	40e15c <__fxstatat@plt+0xbf1c>  // b.any
  40e148:	bl	4021d0 <__errno_location@plt>
  40e14c:	ldr	w0, [x0]
  40e150:	cmp	w0, #0xc
  40e154:	b.ne	40e15c <__fxstatat@plt+0xbf1c>  // b.any
  40e158:	bl	40e0e4 <__fxstatat@plt+0xbea4>
  40e15c:	ldr	x0, [sp, #24]
  40e160:	ldp	x29, x30, [sp], #32
  40e164:	ret
  40e168:	stp	x29, x30, [sp, #-80]!
  40e16c:	mov	x29, sp
  40e170:	str	w0, [sp, #44]
  40e174:	str	w1, [sp, #40]
  40e178:	strb	w2, [sp, #39]
  40e17c:	str	x3, [sp, #24]
  40e180:	str	x4, [sp, #16]
  40e184:	str	w5, [sp, #32]
  40e188:	adrp	x0, 416000 <__fxstatat@plt+0x13dc0>
  40e18c:	add	x0, x0, #0x700
  40e190:	str	x0, [sp, #72]
  40e194:	ldr	w0, [sp, #44]
  40e198:	cmp	w0, #0x4
  40e19c:	b.eq	40e1d8 <__fxstatat@plt+0xbf98>  // b.none
  40e1a0:	ldr	w0, [sp, #44]
  40e1a4:	cmp	w0, #0x4
  40e1a8:	b.hi	40e1d4 <__fxstatat@plt+0xbf94>  // b.pmore
  40e1ac:	ldr	w0, [sp, #44]
  40e1b0:	cmp	w0, #0x1
  40e1b4:	b.eq	40e1f8 <__fxstatat@plt+0xbfb8>  // b.none
  40e1b8:	ldr	w0, [sp, #44]
  40e1bc:	cmp	w0, #0x0
  40e1c0:	b.eq	40e1d4 <__fxstatat@plt+0xbf94>  // b.none
  40e1c4:	ldr	w0, [sp, #44]
  40e1c8:	sub	w0, w0, #0x2
  40e1cc:	cmp	w0, #0x1
  40e1d0:	b.ls	40e1e8 <__fxstatat@plt+0xbfa8>  // b.plast
  40e1d4:	bl	401f90 <abort@plt>
  40e1d8:	adrp	x0, 416000 <__fxstatat@plt+0x13dc0>
  40e1dc:	add	x0, x0, #0x708
  40e1e0:	str	x0, [sp, #64]
  40e1e4:	b	40e208 <__fxstatat@plt+0xbfc8>
  40e1e8:	adrp	x0, 416000 <__fxstatat@plt+0x13dc0>
  40e1ec:	add	x0, x0, #0x728
  40e1f0:	str	x0, [sp, #64]
  40e1f4:	b	40e208 <__fxstatat@plt+0xbfc8>
  40e1f8:	adrp	x0, 416000 <__fxstatat@plt+0x13dc0>
  40e1fc:	add	x0, x0, #0x750
  40e200:	str	x0, [sp, #64]
  40e204:	nop
  40e208:	ldr	w0, [sp, #40]
  40e20c:	cmp	w0, #0x0
  40e210:	b.ge	40e240 <__fxstatat@plt+0xc000>  // b.tcont
  40e214:	ldrsw	x0, [sp, #40]
  40e218:	neg	x0, x0
  40e21c:	ldr	x1, [sp, #72]
  40e220:	add	x0, x1, x0
  40e224:	str	x0, [sp, #72]
  40e228:	ldrb	w0, [sp, #39]
  40e22c:	strb	w0, [sp, #48]
  40e230:	strb	wzr, [sp, #49]
  40e234:	add	x0, sp, #0x30
  40e238:	str	x0, [sp, #56]
  40e23c:	b	40e258 <__fxstatat@plt+0xc018>
  40e240:	ldrsw	x0, [sp, #40]
  40e244:	lsl	x0, x0, #5
  40e248:	ldr	x1, [sp, #24]
  40e24c:	add	x0, x1, x0
  40e250:	ldr	x0, [x0]
  40e254:	str	x0, [sp, #56]
  40e258:	ldr	x0, [sp, #64]
  40e25c:	bl	402210 <gettext@plt>
  40e260:	ldr	x5, [sp, #16]
  40e264:	ldr	x4, [sp, #56]
  40e268:	ldr	x3, [sp, #72]
  40e26c:	mov	x2, x0
  40e270:	mov	w1, #0x0                   	// #0
  40e274:	ldr	w0, [sp, #32]
  40e278:	bl	401d40 <error@plt>
  40e27c:	nop
  40e280:	ldp	x29, x30, [sp], #80
  40e284:	ret
  40e288:	stp	x29, x30, [sp, #-48]!
  40e28c:	mov	x29, sp
  40e290:	str	w0, [sp, #44]
  40e294:	str	w1, [sp, #40]
  40e298:	strb	w2, [sp, #39]
  40e29c:	str	x3, [sp, #24]
  40e2a0:	str	x4, [sp, #16]
  40e2a4:	adrp	x0, 42a000 <__fxstatat@plt+0x27dc0>
  40e2a8:	add	x0, x0, #0x530
  40e2ac:	ldr	w0, [x0]
  40e2b0:	mov	w5, w0
  40e2b4:	ldr	x4, [sp, #16]
  40e2b8:	ldr	x3, [sp, #24]
  40e2bc:	ldrb	w2, [sp, #39]
  40e2c0:	ldr	w1, [sp, #40]
  40e2c4:	ldr	w0, [sp, #44]
  40e2c8:	bl	40e168 <__fxstatat@plt+0xbf28>
  40e2cc:	bl	401f90 <abort@plt>
  40e2d0:	sub	sp, sp, #0x10
  40e2d4:	str	x0, [sp, #8]
  40e2d8:	str	w1, [sp, #4]
  40e2dc:	ldr	x0, [sp, #8]
  40e2e0:	ldr	x1, [x0]
  40e2e4:	ldrsw	x0, [sp, #4]
  40e2e8:	mov	x2, #0x0                   	// #0
  40e2ec:	umulh	x0, x1, x0
  40e2f0:	cmp	x0, #0x0
  40e2f4:	b.eq	40e2fc <__fxstatat@plt+0xc0bc>  // b.none
  40e2f8:	mov	x2, #0x1                   	// #1
  40e2fc:	mov	x0, x2
  40e300:	cmp	x0, #0x0
  40e304:	b.eq	40e31c <__fxstatat@plt+0xc0dc>  // b.none
  40e308:	ldr	x0, [sp, #8]
  40e30c:	mov	x1, #0xffffffffffffffff    	// #-1
  40e310:	str	x1, [x0]
  40e314:	mov	w0, #0x1                   	// #1
  40e318:	b	40e338 <__fxstatat@plt+0xc0f8>
  40e31c:	ldr	x0, [sp, #8]
  40e320:	ldr	x1, [x0]
  40e324:	ldrsw	x0, [sp, #4]
  40e328:	mul	x1, x1, x0
  40e32c:	ldr	x0, [sp, #8]
  40e330:	str	x1, [x0]
  40e334:	mov	w0, #0x0                   	// #0
  40e338:	add	sp, sp, #0x10
  40e33c:	ret
  40e340:	stp	x29, x30, [sp, #-48]!
  40e344:	mov	x29, sp
  40e348:	str	x0, [sp, #24]
  40e34c:	str	w1, [sp, #20]
  40e350:	str	w2, [sp, #16]
  40e354:	str	wzr, [sp, #44]
  40e358:	b	40e378 <__fxstatat@plt+0xc138>
  40e35c:	ldr	w1, [sp, #20]
  40e360:	ldr	x0, [sp, #24]
  40e364:	bl	40e2d0 <__fxstatat@plt+0xc090>
  40e368:	mov	w1, w0
  40e36c:	ldr	w0, [sp, #44]
  40e370:	orr	w0, w0, w1
  40e374:	str	w0, [sp, #44]
  40e378:	ldr	w0, [sp, #16]
  40e37c:	sub	w1, w0, #0x1
  40e380:	str	w1, [sp, #16]
  40e384:	cmp	w0, #0x0
  40e388:	b.ne	40e35c <__fxstatat@plt+0xc11c>  // b.any
  40e38c:	ldr	w0, [sp, #44]
  40e390:	ldp	x29, x30, [sp], #48
  40e394:	ret
  40e398:	stp	x29, x30, [sp, #-128]!
  40e39c:	mov	x29, sp
  40e3a0:	str	x0, [sp, #56]
  40e3a4:	str	x1, [sp, #48]
  40e3a8:	str	w2, [sp, #44]
  40e3ac:	str	x3, [sp, #32]
  40e3b0:	str	x4, [sp, #24]
  40e3b4:	str	wzr, [sp, #124]
  40e3b8:	ldr	w0, [sp, #44]
  40e3bc:	cmp	w0, #0x0
  40e3c0:	b.lt	40e3d0 <__fxstatat@plt+0xc190>  // b.tstop
  40e3c4:	ldr	w0, [sp, #44]
  40e3c8:	cmp	w0, #0x24
  40e3cc:	b.le	40e3f0 <__fxstatat@plt+0xc1b0>
  40e3d0:	adrp	x0, 416000 <__fxstatat@plt+0x13dc0>
  40e3d4:	add	x3, x0, #0x7a8
  40e3d8:	mov	w2, #0x54                  	// #84
  40e3dc:	adrp	x0, 416000 <__fxstatat@plt+0x13dc0>
  40e3e0:	add	x1, x0, #0x770
  40e3e4:	adrp	x0, 416000 <__fxstatat@plt+0x13dc0>
  40e3e8:	add	x0, x0, #0x780
  40e3ec:	bl	4021c0 <__assert_fail@plt>
  40e3f0:	ldr	x0, [sp, #48]
  40e3f4:	cmp	x0, #0x0
  40e3f8:	b.ne	40e404 <__fxstatat@plt+0xc1c4>  // b.any
  40e3fc:	add	x0, sp, #0x50
  40e400:	b	40e408 <__fxstatat@plt+0xc1c8>
  40e404:	ldr	x0, [sp, #48]
  40e408:	str	x0, [sp, #88]
  40e40c:	bl	4021d0 <__errno_location@plt>
  40e410:	str	wzr, [x0]
  40e414:	ldr	x0, [sp, #56]
  40e418:	str	x0, [sp, #112]
  40e41c:	ldr	x0, [sp, #112]
  40e420:	ldrb	w0, [x0]
  40e424:	strb	w0, [sp, #111]
  40e428:	b	40e444 <__fxstatat@plt+0xc204>
  40e42c:	ldr	x0, [sp, #112]
  40e430:	add	x0, x0, #0x1
  40e434:	str	x0, [sp, #112]
  40e438:	ldr	x0, [sp, #112]
  40e43c:	ldrb	w0, [x0]
  40e440:	strb	w0, [sp, #111]
  40e444:	bl	402010 <__ctype_b_loc@plt>
  40e448:	ldr	x1, [x0]
  40e44c:	ldrb	w0, [sp, #111]
  40e450:	lsl	x0, x0, #1
  40e454:	add	x0, x1, x0
  40e458:	ldrh	w0, [x0]
  40e45c:	and	w0, w0, #0x2000
  40e460:	cmp	w0, #0x0
  40e464:	b.ne	40e42c <__fxstatat@plt+0xc1ec>  // b.any
  40e468:	ldrb	w0, [sp, #111]
  40e46c:	cmp	w0, #0x2d
  40e470:	b.ne	40e47c <__fxstatat@plt+0xc23c>  // b.any
  40e474:	mov	w0, #0x4                   	// #4
  40e478:	b	40e8fc <__fxstatat@plt+0xc6bc>
  40e47c:	ldr	w2, [sp, #44]
  40e480:	ldr	x1, [sp, #88]
  40e484:	ldr	x0, [sp, #56]
  40e488:	bl	401f80 <strtoumax@plt>
  40e48c:	str	x0, [sp, #72]
  40e490:	ldr	x0, [sp, #88]
  40e494:	ldr	x0, [x0]
  40e498:	ldr	x1, [sp, #56]
  40e49c:	cmp	x1, x0
  40e4a0:	b.ne	40e4f8 <__fxstatat@plt+0xc2b8>  // b.any
  40e4a4:	ldr	x0, [sp, #24]
  40e4a8:	cmp	x0, #0x0
  40e4ac:	b.eq	40e4f0 <__fxstatat@plt+0xc2b0>  // b.none
  40e4b0:	ldr	x0, [sp, #88]
  40e4b4:	ldr	x0, [x0]
  40e4b8:	ldrb	w0, [x0]
  40e4bc:	cmp	w0, #0x0
  40e4c0:	b.eq	40e4f0 <__fxstatat@plt+0xc2b0>  // b.none
  40e4c4:	ldr	x0, [sp, #88]
  40e4c8:	ldr	x0, [x0]
  40e4cc:	ldrb	w0, [x0]
  40e4d0:	mov	w1, w0
  40e4d4:	ldr	x0, [sp, #24]
  40e4d8:	bl	4020b0 <strchr@plt>
  40e4dc:	cmp	x0, #0x0
  40e4e0:	b.eq	40e4f0 <__fxstatat@plt+0xc2b0>  // b.none
  40e4e4:	mov	x0, #0x1                   	// #1
  40e4e8:	str	x0, [sp, #72]
  40e4ec:	b	40e528 <__fxstatat@plt+0xc2e8>
  40e4f0:	mov	w0, #0x4                   	// #4
  40e4f4:	b	40e8fc <__fxstatat@plt+0xc6bc>
  40e4f8:	bl	4021d0 <__errno_location@plt>
  40e4fc:	ldr	w0, [x0]
  40e500:	cmp	w0, #0x0
  40e504:	b.eq	40e528 <__fxstatat@plt+0xc2e8>  // b.none
  40e508:	bl	4021d0 <__errno_location@plt>
  40e50c:	ldr	w0, [x0]
  40e510:	cmp	w0, #0x22
  40e514:	b.eq	40e520 <__fxstatat@plt+0xc2e0>  // b.none
  40e518:	mov	w0, #0x4                   	// #4
  40e51c:	b	40e8fc <__fxstatat@plt+0xc6bc>
  40e520:	mov	w0, #0x1                   	// #1
  40e524:	str	w0, [sp, #124]
  40e528:	ldr	x0, [sp, #24]
  40e52c:	cmp	x0, #0x0
  40e530:	b.ne	40e548 <__fxstatat@plt+0xc308>  // b.any
  40e534:	ldr	x1, [sp, #72]
  40e538:	ldr	x0, [sp, #32]
  40e53c:	str	x1, [x0]
  40e540:	ldr	w0, [sp, #124]
  40e544:	b	40e8fc <__fxstatat@plt+0xc6bc>
  40e548:	ldr	x0, [sp, #88]
  40e54c:	ldr	x0, [x0]
  40e550:	ldrb	w0, [x0]
  40e554:	cmp	w0, #0x0
  40e558:	b.eq	40e8ec <__fxstatat@plt+0xc6ac>  // b.none
  40e55c:	mov	w0, #0x400                 	// #1024
  40e560:	str	w0, [sp, #104]
  40e564:	mov	w0, #0x1                   	// #1
  40e568:	str	w0, [sp, #100]
  40e56c:	ldr	x0, [sp, #88]
  40e570:	ldr	x0, [x0]
  40e574:	ldrb	w0, [x0]
  40e578:	mov	w1, w0
  40e57c:	ldr	x0, [sp, #24]
  40e580:	bl	4020b0 <strchr@plt>
  40e584:	cmp	x0, #0x0
  40e588:	b.ne	40e5a4 <__fxstatat@plt+0xc364>  // b.any
  40e58c:	ldr	x1, [sp, #72]
  40e590:	ldr	x0, [sp, #32]
  40e594:	str	x1, [x0]
  40e598:	ldr	w0, [sp, #124]
  40e59c:	orr	w0, w0, #0x2
  40e5a0:	b	40e8fc <__fxstatat@plt+0xc6bc>
  40e5a4:	ldr	x0, [sp, #88]
  40e5a8:	ldr	x0, [x0]
  40e5ac:	ldrb	w0, [x0]
  40e5b0:	sub	w0, w0, #0x45
  40e5b4:	cmp	w0, #0x2f
  40e5b8:	cset	w1, hi  // hi = pmore
  40e5bc:	and	w1, w1, #0xff
  40e5c0:	cmp	w1, #0x0
  40e5c4:	b.ne	40e688 <__fxstatat@plt+0xc448>  // b.any
  40e5c8:	mov	x1, #0x1                   	// #1
  40e5cc:	lsl	x1, x1, x0
  40e5d0:	mov	x0, #0x8945                	// #35141
  40e5d4:	movk	x0, #0x30, lsl #16
  40e5d8:	movk	x0, #0x8144, lsl #32
  40e5dc:	and	x0, x1, x0
  40e5e0:	cmp	x0, #0x0
  40e5e4:	cset	w0, ne  // ne = any
  40e5e8:	and	w0, w0, #0xff
  40e5ec:	cmp	w0, #0x0
  40e5f0:	b.eq	40e688 <__fxstatat@plt+0xc448>  // b.none
  40e5f4:	mov	w1, #0x30                  	// #48
  40e5f8:	ldr	x0, [sp, #24]
  40e5fc:	bl	4020b0 <strchr@plt>
  40e600:	cmp	x0, #0x0
  40e604:	b.eq	40e67c <__fxstatat@plt+0xc43c>  // b.none
  40e608:	ldr	x0, [sp, #88]
  40e60c:	ldr	x0, [x0]
  40e610:	add	x0, x0, #0x1
  40e614:	ldrb	w0, [x0]
  40e618:	cmp	w0, #0x69
  40e61c:	b.eq	40e63c <__fxstatat@plt+0xc3fc>  // b.none
  40e620:	cmp	w0, #0x69
  40e624:	b.gt	40e688 <__fxstatat@plt+0xc448>
  40e628:	cmp	w0, #0x42
  40e62c:	b.eq	40e664 <__fxstatat@plt+0xc424>  // b.none
  40e630:	cmp	w0, #0x44
  40e634:	b.eq	40e664 <__fxstatat@plt+0xc424>  // b.none
  40e638:	b	40e688 <__fxstatat@plt+0xc448>
  40e63c:	ldr	x0, [sp, #88]
  40e640:	ldr	x0, [x0]
  40e644:	add	x0, x0, #0x2
  40e648:	ldrb	w0, [x0]
  40e64c:	cmp	w0, #0x42
  40e650:	b.ne	40e684 <__fxstatat@plt+0xc444>  // b.any
  40e654:	ldr	w0, [sp, #100]
  40e658:	add	w0, w0, #0x2
  40e65c:	str	w0, [sp, #100]
  40e660:	b	40e684 <__fxstatat@plt+0xc444>
  40e664:	mov	w0, #0x3e8                 	// #1000
  40e668:	str	w0, [sp, #104]
  40e66c:	ldr	w0, [sp, #100]
  40e670:	add	w0, w0, #0x1
  40e674:	str	w0, [sp, #100]
  40e678:	b	40e688 <__fxstatat@plt+0xc448>
  40e67c:	nop
  40e680:	b	40e688 <__fxstatat@plt+0xc448>
  40e684:	nop
  40e688:	ldr	x0, [sp, #88]
  40e68c:	ldr	x0, [x0]
  40e690:	ldrb	w0, [x0]
  40e694:	cmp	w0, #0x77
  40e698:	b.eq	40e848 <__fxstatat@plt+0xc608>  // b.none
  40e69c:	cmp	w0, #0x77
  40e6a0:	b.gt	40e88c <__fxstatat@plt+0xc64c>
  40e6a4:	cmp	w0, #0x74
  40e6a8:	b.eq	40e830 <__fxstatat@plt+0xc5f0>  // b.none
  40e6ac:	cmp	w0, #0x74
  40e6b0:	b.gt	40e88c <__fxstatat@plt+0xc64c>
  40e6b4:	cmp	w0, #0x6d
  40e6b8:	b.eq	40e800 <__fxstatat@plt+0xc5c0>  // b.none
  40e6bc:	cmp	w0, #0x6d
  40e6c0:	b.gt	40e88c <__fxstatat@plt+0xc64c>
  40e6c4:	cmp	w0, #0x6b
  40e6c8:	b.eq	40e7e8 <__fxstatat@plt+0xc5a8>  // b.none
  40e6cc:	cmp	w0, #0x6b
  40e6d0:	b.gt	40e88c <__fxstatat@plt+0xc64c>
  40e6d4:	cmp	w0, #0x67
  40e6d8:	b.eq	40e7d0 <__fxstatat@plt+0xc590>  // b.none
  40e6dc:	cmp	w0, #0x67
  40e6e0:	b.gt	40e88c <__fxstatat@plt+0xc64c>
  40e6e4:	cmp	w0, #0x63
  40e6e8:	b.eq	40e7b0 <__fxstatat@plt+0xc570>  // b.none
  40e6ec:	cmp	w0, #0x63
  40e6f0:	b.gt	40e88c <__fxstatat@plt+0xc64c>
  40e6f4:	cmp	w0, #0x62
  40e6f8:	b.eq	40e788 <__fxstatat@plt+0xc548>  // b.none
  40e6fc:	cmp	w0, #0x62
  40e700:	b.gt	40e88c <__fxstatat@plt+0xc64c>
  40e704:	cmp	w0, #0x5a
  40e708:	b.eq	40e874 <__fxstatat@plt+0xc634>  // b.none
  40e70c:	cmp	w0, #0x5a
  40e710:	b.gt	40e88c <__fxstatat@plt+0xc64c>
  40e714:	cmp	w0, #0x59
  40e718:	b.eq	40e85c <__fxstatat@plt+0xc61c>  // b.none
  40e71c:	cmp	w0, #0x59
  40e720:	b.gt	40e88c <__fxstatat@plt+0xc64c>
  40e724:	cmp	w0, #0x54
  40e728:	b.eq	40e830 <__fxstatat@plt+0xc5f0>  // b.none
  40e72c:	cmp	w0, #0x54
  40e730:	b.gt	40e88c <__fxstatat@plt+0xc64c>
  40e734:	cmp	w0, #0x50
  40e738:	b.eq	40e818 <__fxstatat@plt+0xc5d8>  // b.none
  40e73c:	cmp	w0, #0x50
  40e740:	b.gt	40e88c <__fxstatat@plt+0xc64c>
  40e744:	cmp	w0, #0x4d
  40e748:	b.eq	40e800 <__fxstatat@plt+0xc5c0>  // b.none
  40e74c:	cmp	w0, #0x4d
  40e750:	b.gt	40e88c <__fxstatat@plt+0xc64c>
  40e754:	cmp	w0, #0x4b
  40e758:	b.eq	40e7e8 <__fxstatat@plt+0xc5a8>  // b.none
  40e75c:	cmp	w0, #0x4b
  40e760:	b.gt	40e88c <__fxstatat@plt+0xc64c>
  40e764:	cmp	w0, #0x47
  40e768:	b.eq	40e7d0 <__fxstatat@plt+0xc590>  // b.none
  40e76c:	cmp	w0, #0x47
  40e770:	b.gt	40e88c <__fxstatat@plt+0xc64c>
  40e774:	cmp	w0, #0x42
  40e778:	b.eq	40e79c <__fxstatat@plt+0xc55c>  // b.none
  40e77c:	cmp	w0, #0x45
  40e780:	b.eq	40e7b8 <__fxstatat@plt+0xc578>  // b.none
  40e784:	b	40e88c <__fxstatat@plt+0xc64c>
  40e788:	add	x0, sp, #0x48
  40e78c:	mov	w1, #0x200                 	// #512
  40e790:	bl	40e2d0 <__fxstatat@plt+0xc090>
  40e794:	str	w0, [sp, #96]
  40e798:	b	40e8a4 <__fxstatat@plt+0xc664>
  40e79c:	add	x0, sp, #0x48
  40e7a0:	mov	w1, #0x400                 	// #1024
  40e7a4:	bl	40e2d0 <__fxstatat@plt+0xc090>
  40e7a8:	str	w0, [sp, #96]
  40e7ac:	b	40e8a4 <__fxstatat@plt+0xc664>
  40e7b0:	str	wzr, [sp, #96]
  40e7b4:	b	40e8a4 <__fxstatat@plt+0xc664>
  40e7b8:	add	x0, sp, #0x48
  40e7bc:	mov	w2, #0x6                   	// #6
  40e7c0:	ldr	w1, [sp, #104]
  40e7c4:	bl	40e340 <__fxstatat@plt+0xc100>
  40e7c8:	str	w0, [sp, #96]
  40e7cc:	b	40e8a4 <__fxstatat@plt+0xc664>
  40e7d0:	add	x0, sp, #0x48
  40e7d4:	mov	w2, #0x3                   	// #3
  40e7d8:	ldr	w1, [sp, #104]
  40e7dc:	bl	40e340 <__fxstatat@plt+0xc100>
  40e7e0:	str	w0, [sp, #96]
  40e7e4:	b	40e8a4 <__fxstatat@plt+0xc664>
  40e7e8:	add	x0, sp, #0x48
  40e7ec:	mov	w2, #0x1                   	// #1
  40e7f0:	ldr	w1, [sp, #104]
  40e7f4:	bl	40e340 <__fxstatat@plt+0xc100>
  40e7f8:	str	w0, [sp, #96]
  40e7fc:	b	40e8a4 <__fxstatat@plt+0xc664>
  40e800:	add	x0, sp, #0x48
  40e804:	mov	w2, #0x2                   	// #2
  40e808:	ldr	w1, [sp, #104]
  40e80c:	bl	40e340 <__fxstatat@plt+0xc100>
  40e810:	str	w0, [sp, #96]
  40e814:	b	40e8a4 <__fxstatat@plt+0xc664>
  40e818:	add	x0, sp, #0x48
  40e81c:	mov	w2, #0x5                   	// #5
  40e820:	ldr	w1, [sp, #104]
  40e824:	bl	40e340 <__fxstatat@plt+0xc100>
  40e828:	str	w0, [sp, #96]
  40e82c:	b	40e8a4 <__fxstatat@plt+0xc664>
  40e830:	add	x0, sp, #0x48
  40e834:	mov	w2, #0x4                   	// #4
  40e838:	ldr	w1, [sp, #104]
  40e83c:	bl	40e340 <__fxstatat@plt+0xc100>
  40e840:	str	w0, [sp, #96]
  40e844:	b	40e8a4 <__fxstatat@plt+0xc664>
  40e848:	add	x0, sp, #0x48
  40e84c:	mov	w1, #0x2                   	// #2
  40e850:	bl	40e2d0 <__fxstatat@plt+0xc090>
  40e854:	str	w0, [sp, #96]
  40e858:	b	40e8a4 <__fxstatat@plt+0xc664>
  40e85c:	add	x0, sp, #0x48
  40e860:	mov	w2, #0x8                   	// #8
  40e864:	ldr	w1, [sp, #104]
  40e868:	bl	40e340 <__fxstatat@plt+0xc100>
  40e86c:	str	w0, [sp, #96]
  40e870:	b	40e8a4 <__fxstatat@plt+0xc664>
  40e874:	add	x0, sp, #0x48
  40e878:	mov	w2, #0x7                   	// #7
  40e87c:	ldr	w1, [sp, #104]
  40e880:	bl	40e340 <__fxstatat@plt+0xc100>
  40e884:	str	w0, [sp, #96]
  40e888:	b	40e8a4 <__fxstatat@plt+0xc664>
  40e88c:	ldr	x1, [sp, #72]
  40e890:	ldr	x0, [sp, #32]
  40e894:	str	x1, [x0]
  40e898:	ldr	w0, [sp, #124]
  40e89c:	orr	w0, w0, #0x2
  40e8a0:	b	40e8fc <__fxstatat@plt+0xc6bc>
  40e8a4:	ldr	w1, [sp, #124]
  40e8a8:	ldr	w0, [sp, #96]
  40e8ac:	orr	w0, w1, w0
  40e8b0:	str	w0, [sp, #124]
  40e8b4:	ldr	x0, [sp, #88]
  40e8b8:	ldr	x1, [x0]
  40e8bc:	ldrsw	x0, [sp, #100]
  40e8c0:	add	x1, x1, x0
  40e8c4:	ldr	x0, [sp, #88]
  40e8c8:	str	x1, [x0]
  40e8cc:	ldr	x0, [sp, #88]
  40e8d0:	ldr	x0, [x0]
  40e8d4:	ldrb	w0, [x0]
  40e8d8:	cmp	w0, #0x0
  40e8dc:	b.eq	40e8ec <__fxstatat@plt+0xc6ac>  // b.none
  40e8e0:	ldr	w0, [sp, #124]
  40e8e4:	orr	w0, w0, #0x2
  40e8e8:	str	w0, [sp, #124]
  40e8ec:	ldr	x1, [sp, #72]
  40e8f0:	ldr	x0, [sp, #32]
  40e8f4:	str	x1, [x0]
  40e8f8:	ldr	w0, [sp, #124]
  40e8fc:	ldp	x29, x30, [sp], #128
  40e900:	ret
  40e904:	sub	sp, sp, #0x10
  40e908:	str	x0, [sp, #8]
  40e90c:	ldr	x0, [sp, #8]
  40e910:	mov	w1, #0xffffff9c            	// #-100
  40e914:	str	w1, [x0]
  40e918:	nop
  40e91c:	add	sp, sp, #0x10
  40e920:	ret
  40e924:	stp	x29, x30, [sp, #-32]!
  40e928:	mov	x29, sp
  40e92c:	str	x0, [sp, #24]
  40e930:	ldr	x0, [sp, #24]
  40e934:	ldr	w0, [x0]
  40e938:	bl	401d50 <fchdir@plt>
  40e93c:	ldp	x29, x30, [sp], #32
  40e940:	ret
  40e944:	stp	x29, x30, [sp, #-48]!
  40e948:	mov	x29, sp
  40e94c:	str	x0, [sp, #24]
  40e950:	ldr	x0, [sp, #24]
  40e954:	ldr	w0, [x0]
  40e958:	cmp	w0, #0x0
  40e95c:	b.lt	40e9ac <__fxstatat@plt+0xc76c>  // b.tstop
  40e960:	ldr	x0, [sp, #24]
  40e964:	ldr	w0, [x0]
  40e968:	bl	401f50 <close@plt>
  40e96c:	cmp	w0, #0x0
  40e970:	cset	w0, ne  // ne = any
  40e974:	strb	w0, [sp, #47]
  40e978:	ldrb	w0, [sp, #47]
  40e97c:	eor	w0, w0, #0x1
  40e980:	and	w0, w0, #0xff
  40e984:	cmp	w0, #0x0
  40e988:	b.ne	40e9ac <__fxstatat@plt+0xc76c>  // b.any
  40e98c:	adrp	x0, 416000 <__fxstatat@plt+0x13dc0>
  40e990:	add	x3, x0, #0x838
  40e994:	mov	w2, #0x40                  	// #64
  40e998:	adrp	x0, 416000 <__fxstatat@plt+0x13dc0>
  40e99c:	add	x1, x0, #0x7b8
  40e9a0:	adrp	x0, 416000 <__fxstatat@plt+0x13dc0>
  40e9a4:	add	x0, x0, #0x7d0
  40e9a8:	bl	4021c0 <__assert_fail@plt>
  40e9ac:	nop
  40e9b0:	ldp	x29, x30, [sp], #48
  40e9b4:	ret
  40e9b8:	stp	x29, x30, [sp, #-48]!
  40e9bc:	mov	x29, sp
  40e9c0:	str	x0, [sp, #24]
  40e9c4:	str	x1, [sp, #16]
  40e9c8:	ldr	x0, [sp, #24]
  40e9cc:	ldr	w0, [x0]
  40e9d0:	mov	w2, #0x4900                	// #18688
  40e9d4:	ldr	x1, [sp, #16]
  40e9d8:	bl	4021a0 <openat@plt>
  40e9dc:	str	w0, [sp, #44]
  40e9e0:	ldr	w0, [sp, #44]
  40e9e4:	cmp	w0, #0x0
  40e9e8:	b.ge	40e9f4 <__fxstatat@plt+0xc7b4>  // b.tcont
  40e9ec:	mov	w0, #0xffffffff            	// #-1
  40e9f0:	b	40ea0c <__fxstatat@plt+0xc7cc>
  40e9f4:	ldr	x0, [sp, #24]
  40e9f8:	bl	40e944 <__fxstatat@plt+0xc704>
  40e9fc:	ldr	x0, [sp, #24]
  40ea00:	ldr	w1, [sp, #44]
  40ea04:	str	w1, [x0]
  40ea08:	mov	w0, #0x0                   	// #0
  40ea0c:	ldp	x29, x30, [sp], #48
  40ea10:	ret
  40ea14:	stp	x29, x30, [sp, #-48]!
  40ea18:	mov	x29, sp
  40ea1c:	str	x0, [sp, #24]
  40ea20:	adrp	x0, 416000 <__fxstatat@plt+0x13dc0>
  40ea24:	add	x1, x0, #0x7e0
  40ea28:	ldr	x0, [sp, #24]
  40ea2c:	bl	4020a0 <strspn@plt>
  40ea30:	str	x0, [sp, #40]
  40ea34:	ldr	x1, [sp, #24]
  40ea38:	ldr	x0, [sp, #40]
  40ea3c:	add	x0, x1, x0
  40ea40:	ldp	x29, x30, [sp], #48
  40ea44:	ret
  40ea48:	stp	x29, x30, [sp, #-112]!
  40ea4c:	mov	x29, sp
  40ea50:	str	x0, [sp, #24]
  40ea54:	ldr	x0, [sp, #24]
  40ea58:	bl	402040 <chdir@plt>
  40ea5c:	str	w0, [sp, #108]
  40ea60:	ldr	w0, [sp, #108]
  40ea64:	cmp	w0, #0x0
  40ea68:	b.eq	40ea7c <__fxstatat@plt+0xc83c>  // b.none
  40ea6c:	bl	4021d0 <__errno_location@plt>
  40ea70:	ldr	w0, [x0]
  40ea74:	cmp	w0, #0x24
  40ea78:	b.eq	40ea84 <__fxstatat@plt+0xc844>  // b.none
  40ea7c:	ldr	w0, [sp, #108]
  40ea80:	b	40ed9c <__fxstatat@plt+0xcb5c>
  40ea84:	ldr	x0, [sp, #24]
  40ea88:	bl	401d10 <strlen@plt>
  40ea8c:	str	x0, [sp, #96]
  40ea90:	ldr	x1, [sp, #24]
  40ea94:	ldr	x0, [sp, #96]
  40ea98:	add	x0, x1, x0
  40ea9c:	str	x0, [sp, #88]
  40eaa0:	add	x0, sp, #0x28
  40eaa4:	bl	40e904 <__fxstatat@plt+0xc6c4>
  40eaa8:	ldr	x0, [sp, #96]
  40eaac:	cmp	x0, #0x0
  40eab0:	b.ne	40ead4 <__fxstatat@plt+0xc894>  // b.any
  40eab4:	adrp	x0, 416000 <__fxstatat@plt+0x13dc0>
  40eab8:	add	x3, x0, #0x848
  40eabc:	mov	w2, #0x7e                  	// #126
  40eac0:	adrp	x0, 416000 <__fxstatat@plt+0x13dc0>
  40eac4:	add	x1, x0, #0x7b8
  40eac8:	adrp	x0, 416000 <__fxstatat@plt+0x13dc0>
  40eacc:	add	x0, x0, #0x7e8
  40ead0:	bl	4021c0 <__assert_fail@plt>
  40ead4:	ldr	x0, [sp, #96]
  40ead8:	cmp	x0, #0xfff
  40eadc:	b.hi	40eb00 <__fxstatat@plt+0xc8c0>  // b.pmore
  40eae0:	adrp	x0, 416000 <__fxstatat@plt+0x13dc0>
  40eae4:	add	x3, x0, #0x848
  40eae8:	mov	w2, #0x7f                  	// #127
  40eaec:	adrp	x0, 416000 <__fxstatat@plt+0x13dc0>
  40eaf0:	add	x1, x0, #0x7b8
  40eaf4:	adrp	x0, 416000 <__fxstatat@plt+0x13dc0>
  40eaf8:	add	x0, x0, #0x7f0
  40eafc:	bl	4021c0 <__assert_fail@plt>
  40eb00:	adrp	x0, 416000 <__fxstatat@plt+0x13dc0>
  40eb04:	add	x1, x0, #0x7e0
  40eb08:	ldr	x0, [sp, #24]
  40eb0c:	bl	4020a0 <strspn@plt>
  40eb10:	str	x0, [sp, #80]
  40eb14:	ldr	x0, [sp, #80]
  40eb18:	cmp	x0, #0x2
  40eb1c:	b.ne	40ebb4 <__fxstatat@plt+0xc974>  // b.any
  40eb20:	ldr	x0, [sp, #24]
  40eb24:	add	x3, x0, #0x3
  40eb28:	ldr	x0, [sp, #24]
  40eb2c:	add	x0, x0, #0x3
  40eb30:	ldr	x1, [sp, #88]
  40eb34:	sub	x0, x1, x0
  40eb38:	mov	x2, x0
  40eb3c:	mov	w1, #0x2f                  	// #47
  40eb40:	mov	x0, x3
  40eb44:	bl	402110 <memchr@plt>
  40eb48:	str	x0, [sp, #72]
  40eb4c:	ldr	x0, [sp, #72]
  40eb50:	cmp	x0, #0x0
  40eb54:	b.ne	40eb70 <__fxstatat@plt+0xc930>  // b.any
  40eb58:	bl	4021d0 <__errno_location@plt>
  40eb5c:	mov	x1, x0
  40eb60:	mov	w0, #0x24                  	// #36
  40eb64:	str	w0, [x1]
  40eb68:	mov	w0, #0xffffffff            	// #-1
  40eb6c:	b	40ed9c <__fxstatat@plt+0xcb5c>
  40eb70:	ldr	x0, [sp, #72]
  40eb74:	strb	wzr, [x0]
  40eb78:	add	x0, sp, #0x28
  40eb7c:	ldr	x1, [sp, #24]
  40eb80:	bl	40e9b8 <__fxstatat@plt+0xc778>
  40eb84:	str	w0, [sp, #68]
  40eb88:	ldr	x0, [sp, #72]
  40eb8c:	mov	w1, #0x2f                  	// #47
  40eb90:	strb	w1, [x0]
  40eb94:	ldr	w0, [sp, #68]
  40eb98:	cmp	w0, #0x0
  40eb9c:	b.ne	40ed50 <__fxstatat@plt+0xcb10>  // b.any
  40eba0:	ldr	x0, [sp, #72]
  40eba4:	add	x0, x0, #0x1
  40eba8:	bl	40ea14 <__fxstatat@plt+0xc7d4>
  40ebac:	str	x0, [sp, #24]
  40ebb0:	b	40ebec <__fxstatat@plt+0xc9ac>
  40ebb4:	ldr	x0, [sp, #80]
  40ebb8:	cmp	x0, #0x0
  40ebbc:	b.eq	40ebec <__fxstatat@plt+0xc9ac>  // b.none
  40ebc0:	add	x2, sp, #0x28
  40ebc4:	adrp	x0, 416000 <__fxstatat@plt+0x13dc0>
  40ebc8:	add	x1, x0, #0x7e0
  40ebcc:	mov	x0, x2
  40ebd0:	bl	40e9b8 <__fxstatat@plt+0xc778>
  40ebd4:	cmp	w0, #0x0
  40ebd8:	b.ne	40ed58 <__fxstatat@plt+0xcb18>  // b.any
  40ebdc:	ldr	x1, [sp, #24]
  40ebe0:	ldr	x0, [sp, #80]
  40ebe4:	add	x0, x1, x0
  40ebe8:	str	x0, [sp, #24]
  40ebec:	ldr	x0, [sp, #24]
  40ebf0:	ldrb	w0, [x0]
  40ebf4:	cmp	w0, #0x2f
  40ebf8:	b.ne	40ec1c <__fxstatat@plt+0xc9dc>  // b.any
  40ebfc:	adrp	x0, 416000 <__fxstatat@plt+0x13dc0>
  40ec00:	add	x3, x0, #0x848
  40ec04:	mov	w2, #0xa2                  	// #162
  40ec08:	adrp	x0, 416000 <__fxstatat@plt+0x13dc0>
  40ec0c:	add	x1, x0, #0x7b8
  40ec10:	adrp	x0, 416000 <__fxstatat@plt+0x13dc0>
  40ec14:	add	x0, x0, #0x800
  40ec18:	bl	4021c0 <__assert_fail@plt>
  40ec1c:	ldr	x1, [sp, #24]
  40ec20:	ldr	x0, [sp, #88]
  40ec24:	cmp	x1, x0
  40ec28:	b.ls	40ecf8 <__fxstatat@plt+0xcab8>  // b.plast
  40ec2c:	adrp	x0, 416000 <__fxstatat@plt+0x13dc0>
  40ec30:	add	x3, x0, #0x848
  40ec34:	mov	w2, #0xa3                  	// #163
  40ec38:	adrp	x0, 416000 <__fxstatat@plt+0x13dc0>
  40ec3c:	add	x1, x0, #0x7b8
  40ec40:	adrp	x0, 416000 <__fxstatat@plt+0x13dc0>
  40ec44:	add	x0, x0, #0x810
  40ec48:	bl	4021c0 <__assert_fail@plt>
  40ec4c:	mov	x2, #0x1000                	// #4096
  40ec50:	mov	w1, #0x2f                  	// #47
  40ec54:	ldr	x0, [sp, #24]
  40ec58:	bl	4020c0 <memrchr@plt>
  40ec5c:	str	x0, [sp, #56]
  40ec60:	ldr	x0, [sp, #56]
  40ec64:	cmp	x0, #0x0
  40ec68:	b.ne	40ec84 <__fxstatat@plt+0xca44>  // b.any
  40ec6c:	bl	4021d0 <__errno_location@plt>
  40ec70:	mov	x1, x0
  40ec74:	mov	w0, #0x24                  	// #36
  40ec78:	str	w0, [x1]
  40ec7c:	mov	w0, #0xffffffff            	// #-1
  40ec80:	b	40ed9c <__fxstatat@plt+0xcb5c>
  40ec84:	ldr	x0, [sp, #56]
  40ec88:	strb	wzr, [x0]
  40ec8c:	ldr	x1, [sp, #56]
  40ec90:	ldr	x0, [sp, #24]
  40ec94:	sub	x0, x1, x0
  40ec98:	cmp	x0, #0xfff
  40ec9c:	b.le	40ecc0 <__fxstatat@plt+0xca80>
  40eca0:	adrp	x0, 416000 <__fxstatat@plt+0x13dc0>
  40eca4:	add	x3, x0, #0x848
  40eca8:	mov	w2, #0xb3                  	// #179
  40ecac:	adrp	x0, 416000 <__fxstatat@plt+0x13dc0>
  40ecb0:	add	x1, x0, #0x7b8
  40ecb4:	adrp	x0, 416000 <__fxstatat@plt+0x13dc0>
  40ecb8:	add	x0, x0, #0x820
  40ecbc:	bl	4021c0 <__assert_fail@plt>
  40ecc0:	add	x0, sp, #0x28
  40ecc4:	ldr	x1, [sp, #24]
  40ecc8:	bl	40e9b8 <__fxstatat@plt+0xc778>
  40eccc:	str	w0, [sp, #52]
  40ecd0:	ldr	x0, [sp, #56]
  40ecd4:	mov	w1, #0x2f                  	// #47
  40ecd8:	strb	w1, [x0]
  40ecdc:	ldr	w0, [sp, #52]
  40ece0:	cmp	w0, #0x0
  40ece4:	b.ne	40ed60 <__fxstatat@plt+0xcb20>  // b.any
  40ece8:	ldr	x0, [sp, #56]
  40ecec:	add	x0, x0, #0x1
  40ecf0:	bl	40ea14 <__fxstatat@plt+0xc7d4>
  40ecf4:	str	x0, [sp, #24]
  40ecf8:	ldr	x1, [sp, #88]
  40ecfc:	ldr	x0, [sp, #24]
  40ed00:	sub	x0, x1, x0
  40ed04:	cmp	x0, #0xfff
  40ed08:	b.gt	40ec4c <__fxstatat@plt+0xca0c>
  40ed0c:	ldr	x1, [sp, #24]
  40ed10:	ldr	x0, [sp, #88]
  40ed14:	cmp	x1, x0
  40ed18:	b.cs	40ed30 <__fxstatat@plt+0xcaf0>  // b.hs, b.nlast
  40ed1c:	add	x0, sp, #0x28
  40ed20:	ldr	x1, [sp, #24]
  40ed24:	bl	40e9b8 <__fxstatat@plt+0xc778>
  40ed28:	cmp	w0, #0x0
  40ed2c:	b.ne	40ed68 <__fxstatat@plt+0xcb28>  // b.any
  40ed30:	add	x0, sp, #0x28
  40ed34:	bl	40e924 <__fxstatat@plt+0xc6e4>
  40ed38:	cmp	w0, #0x0
  40ed3c:	b.ne	40ed70 <__fxstatat@plt+0xcb30>  // b.any
  40ed40:	add	x0, sp, #0x28
  40ed44:	bl	40e944 <__fxstatat@plt+0xc704>
  40ed48:	mov	w0, #0x0                   	// #0
  40ed4c:	b	40ed9c <__fxstatat@plt+0xcb5c>
  40ed50:	nop
  40ed54:	b	40ed74 <__fxstatat@plt+0xcb34>
  40ed58:	nop
  40ed5c:	b	40ed74 <__fxstatat@plt+0xcb34>
  40ed60:	nop
  40ed64:	b	40ed74 <__fxstatat@plt+0xcb34>
  40ed68:	nop
  40ed6c:	b	40ed74 <__fxstatat@plt+0xcb34>
  40ed70:	nop
  40ed74:	bl	4021d0 <__errno_location@plt>
  40ed78:	ldr	w0, [x0]
  40ed7c:	str	w0, [sp, #48]
  40ed80:	add	x0, sp, #0x28
  40ed84:	bl	40e944 <__fxstatat@plt+0xc704>
  40ed88:	bl	4021d0 <__errno_location@plt>
  40ed8c:	mov	x1, x0
  40ed90:	ldr	w0, [sp, #48]
  40ed94:	str	w0, [x1]
  40ed98:	mov	w0, #0xffffffff            	// #-1
  40ed9c:	ldp	x29, x30, [sp], #112
  40eda0:	ret
  40eda4:	stp	x29, x30, [sp, #-416]!
  40eda8:	mov	x29, sp
  40edac:	adrp	x0, 42a000 <__fxstatat@plt+0x27dc0>
  40edb0:	add	x0, x0, #0x590
  40edb4:	ldr	w0, [x0]
  40edb8:	cmp	w0, #0x0
  40edbc:	b.ge	40ee08 <__fxstatat@plt+0xcbc8>  // b.tcont
  40edc0:	add	x0, sp, #0x18
  40edc4:	bl	4021e0 <uname@plt>
  40edc8:	cmp	w0, #0x0
  40edcc:	b.ne	40edf8 <__fxstatat@plt+0xcbb8>  // b.any
  40edd0:	add	x0, sp, #0x18
  40edd4:	add	x2, x0, #0x82
  40edd8:	adrp	x0, 416000 <__fxstatat@plt+0x13dc0>
  40eddc:	add	x1, x0, #0x858
  40ede0:	mov	x0, x2
  40ede4:	bl	401ed0 <strverscmp@plt>
  40ede8:	cmp	w0, #0x0
  40edec:	b.lt	40edf8 <__fxstatat@plt+0xcbb8>  // b.tstop
  40edf0:	mov	w0, #0x1                   	// #1
  40edf4:	b	40edfc <__fxstatat@plt+0xcbbc>
  40edf8:	mov	w0, #0x0                   	// #0
  40edfc:	adrp	x1, 42a000 <__fxstatat@plt+0x27dc0>
  40ee00:	add	x1, x1, #0x590
  40ee04:	str	w0, [x1]
  40ee08:	adrp	x0, 42a000 <__fxstatat@plt+0x27dc0>
  40ee0c:	add	x0, x0, #0x590
  40ee10:	ldr	w0, [x0]
  40ee14:	ldp	x29, x30, [sp], #416
  40ee18:	ret
  40ee1c:	stp	x29, x30, [sp, #-288]!
  40ee20:	mov	x29, sp
  40ee24:	str	x0, [sp, #40]
  40ee28:	str	x1, [sp, #32]
  40ee2c:	str	x2, [sp, #24]
  40ee30:	bl	40eda4 <__fxstatat@plt+0xcb64>
  40ee34:	cmp	w0, #0x0
  40ee38:	b.eq	40eee4 <__fxstatat@plt+0xcca4>  // b.none
  40ee3c:	add	x0, sp, #0x38
  40ee40:	mov	x1, x0
  40ee44:	ldr	x0, [sp, #40]
  40ee48:	bl	401fa0 <statvfs@plt>
  40ee4c:	cmp	w0, #0x0
  40ee50:	b.ge	40ee5c <__fxstatat@plt+0xcc1c>  // b.tcont
  40ee54:	mov	w0, #0xffffffff            	// #-1
  40ee58:	b	40ef78 <__fxstatat@plt+0xcd38>
  40ee5c:	ldr	x0, [sp, #64]
  40ee60:	cmp	x0, #0x0
  40ee64:	b.eq	40ee70 <__fxstatat@plt+0xcc30>  // b.none
  40ee68:	ldr	x0, [sp, #64]
  40ee6c:	b	40ee74 <__fxstatat@plt+0xcc34>
  40ee70:	ldr	x0, [sp, #56]
  40ee74:	ldr	x1, [sp, #24]
  40ee78:	str	x0, [x1]
  40ee7c:	ldr	x1, [sp, #72]
  40ee80:	ldr	x0, [sp, #24]
  40ee84:	str	x1, [x0, #8]
  40ee88:	ldr	x1, [sp, #80]
  40ee8c:	ldr	x0, [sp, #24]
  40ee90:	str	x1, [x0, #16]
  40ee94:	ldr	x1, [sp, #88]
  40ee98:	ldr	x0, [sp, #88]
  40ee9c:	and	x0, x0, #0x8000000000000000
  40eea0:	neg	x0, x0
  40eea4:	orr	x1, x1, x0
  40eea8:	ldr	x0, [sp, #24]
  40eeac:	str	x1, [x0, #24]
  40eeb0:	ldr	x0, [sp, #88]
  40eeb4:	lsr	x0, x0, #63
  40eeb8:	and	w1, w0, #0xff
  40eebc:	ldr	x0, [sp, #24]
  40eec0:	strb	w1, [x0, #32]
  40eec4:	ldr	x1, [sp, #96]
  40eec8:	ldr	x0, [sp, #24]
  40eecc:	str	x1, [x0, #40]
  40eed0:	ldr	x1, [sp, #104]
  40eed4:	ldr	x0, [sp, #24]
  40eed8:	str	x1, [x0, #48]
  40eedc:	mov	w0, #0x0                   	// #0
  40eee0:	b	40ef78 <__fxstatat@plt+0xcd38>
  40eee4:	add	x0, sp, #0xa8
  40eee8:	mov	x1, x0
  40eeec:	ldr	x0, [sp, #40]
  40eef0:	bl	401db0 <statfs@plt>
  40eef4:	cmp	w0, #0x0
  40eef8:	b.ge	40ef04 <__fxstatat@plt+0xccc4>  // b.tcont
  40eefc:	mov	w0, #0xffffffff            	// #-1
  40ef00:	b	40ef78 <__fxstatat@plt+0xcd38>
  40ef04:	ldr	x0, [sp, #240]
  40ef08:	mov	x1, x0
  40ef0c:	ldr	x0, [sp, #24]
  40ef10:	str	x1, [x0]
  40ef14:	ldr	x1, [sp, #184]
  40ef18:	ldr	x0, [sp, #24]
  40ef1c:	str	x1, [x0, #8]
  40ef20:	ldr	x1, [sp, #192]
  40ef24:	ldr	x0, [sp, #24]
  40ef28:	str	x1, [x0, #16]
  40ef2c:	ldr	x1, [sp, #200]
  40ef30:	ldr	x0, [sp, #200]
  40ef34:	and	x0, x0, #0x8000000000000000
  40ef38:	neg	x0, x0
  40ef3c:	orr	x1, x1, x0
  40ef40:	ldr	x0, [sp, #24]
  40ef44:	str	x1, [x0, #24]
  40ef48:	ldr	x0, [sp, #200]
  40ef4c:	lsr	x0, x0, #63
  40ef50:	and	w1, w0, #0xff
  40ef54:	ldr	x0, [sp, #24]
  40ef58:	strb	w1, [x0, #32]
  40ef5c:	ldr	x1, [sp, #208]
  40ef60:	ldr	x0, [sp, #24]
  40ef64:	str	x1, [x0, #40]
  40ef68:	ldr	x1, [sp, #216]
  40ef6c:	ldr	x0, [sp, #24]
  40ef70:	str	x1, [x0, #48]
  40ef74:	mov	w0, #0x0                   	// #0
  40ef78:	ldp	x29, x30, [sp], #288
  40ef7c:	ret
  40ef80:	stp	x29, x30, [sp, #-64]!
  40ef84:	mov	x29, sp
  40ef88:	str	x0, [sp, #40]
  40ef8c:	str	x1, [sp, #32]
  40ef90:	str	x2, [sp, #24]
  40ef94:	str	x3, [sp, #16]
  40ef98:	ldr	x0, [sp, #40]
  40ef9c:	cmp	x0, #0x0
  40efa0:	b.ne	40efac <__fxstatat@plt+0xcd6c>  // b.any
  40efa4:	add	x0, sp, #0x30
  40efa8:	str	x0, [sp, #40]
  40efac:	ldr	x3, [sp, #16]
  40efb0:	ldr	x2, [sp, #24]
  40efb4:	ldr	x1, [sp, #32]
  40efb8:	ldr	x0, [sp, #40]
  40efbc:	bl	401cc0 <mbrtowc@plt>
  40efc0:	str	x0, [sp, #56]
  40efc4:	ldr	x0, [sp, #56]
  40efc8:	cmn	x0, #0x3
  40efcc:	b.ls	40f018 <__fxstatat@plt+0xcdd8>  // b.plast
  40efd0:	ldr	x0, [sp, #24]
  40efd4:	cmp	x0, #0x0
  40efd8:	b.eq	40f018 <__fxstatat@plt+0xcdd8>  // b.none
  40efdc:	mov	w0, #0x0                   	// #0
  40efe0:	bl	410668 <__fxstatat@plt+0xe428>
  40efe4:	and	w0, w0, #0xff
  40efe8:	eor	w0, w0, #0x1
  40efec:	and	w0, w0, #0xff
  40eff0:	cmp	w0, #0x0
  40eff4:	b.eq	40f018 <__fxstatat@plt+0xcdd8>  // b.none
  40eff8:	ldr	x0, [sp, #32]
  40effc:	ldrb	w0, [x0]
  40f000:	strb	w0, [sp, #55]
  40f004:	ldrb	w1, [sp, #55]
  40f008:	ldr	x0, [sp, #40]
  40f00c:	str	w1, [x0]
  40f010:	mov	x0, #0x1                   	// #1
  40f014:	b	40f01c <__fxstatat@plt+0xcddc>
  40f018:	ldr	x0, [sp, #56]
  40f01c:	ldp	x29, x30, [sp], #64
  40f020:	ret
  40f024:	sub	sp, sp, #0x10
  40f028:	str	x0, [sp, #8]
  40f02c:	mov	x0, #0xffffffffffffffff    	// #-1
  40f030:	add	sp, sp, #0x10
  40f034:	ret
  40f038:	stp	x29, x30, [sp, #-64]!
  40f03c:	mov	x29, sp
  40f040:	str	x0, [sp, #24]
  40f044:	str	xzr, [sp, #48]
  40f048:	ldr	x0, [sp, #24]
  40f04c:	bl	401d10 <strlen@plt>
  40f050:	add	x0, x0, #0x1
  40f054:	str	x0, [sp, #40]
  40f058:	str	xzr, [sp, #56]
  40f05c:	b	40f1f8 <__fxstatat@plt+0xcfb8>
  40f060:	ldr	x1, [sp, #24]
  40f064:	ldr	x0, [sp, #56]
  40f068:	add	x0, x1, x0
  40f06c:	ldrb	w0, [x0]
  40f070:	cmp	w0, #0x5c
  40f074:	b.ne	40f1c4 <__fxstatat@plt+0xcf84>  // b.any
  40f078:	ldr	x0, [sp, #56]
  40f07c:	add	x0, x0, #0x4
  40f080:	ldr	x1, [sp, #40]
  40f084:	cmp	x1, x0
  40f088:	b.ls	40f1c4 <__fxstatat@plt+0xcf84>  // b.plast
  40f08c:	ldr	x0, [sp, #56]
  40f090:	add	x0, x0, #0x1
  40f094:	ldr	x1, [sp, #24]
  40f098:	add	x0, x1, x0
  40f09c:	ldrb	w0, [x0]
  40f0a0:	cmp	w0, #0x2f
  40f0a4:	b.ls	40f1c4 <__fxstatat@plt+0xcf84>  // b.plast
  40f0a8:	ldr	x0, [sp, #56]
  40f0ac:	add	x0, x0, #0x1
  40f0b0:	ldr	x1, [sp, #24]
  40f0b4:	add	x0, x1, x0
  40f0b8:	ldrb	w0, [x0]
  40f0bc:	cmp	w0, #0x33
  40f0c0:	b.hi	40f1c4 <__fxstatat@plt+0xcf84>  // b.pmore
  40f0c4:	ldr	x0, [sp, #56]
  40f0c8:	add	x0, x0, #0x2
  40f0cc:	ldr	x1, [sp, #24]
  40f0d0:	add	x0, x1, x0
  40f0d4:	ldrb	w0, [x0]
  40f0d8:	cmp	w0, #0x2f
  40f0dc:	b.ls	40f1c4 <__fxstatat@plt+0xcf84>  // b.plast
  40f0e0:	ldr	x0, [sp, #56]
  40f0e4:	add	x0, x0, #0x2
  40f0e8:	ldr	x1, [sp, #24]
  40f0ec:	add	x0, x1, x0
  40f0f0:	ldrb	w0, [x0]
  40f0f4:	cmp	w0, #0x37
  40f0f8:	b.hi	40f1c4 <__fxstatat@plt+0xcf84>  // b.pmore
  40f0fc:	ldr	x0, [sp, #56]
  40f100:	add	x0, x0, #0x3
  40f104:	ldr	x1, [sp, #24]
  40f108:	add	x0, x1, x0
  40f10c:	ldrb	w0, [x0]
  40f110:	cmp	w0, #0x2f
  40f114:	b.ls	40f1c4 <__fxstatat@plt+0xcf84>  // b.plast
  40f118:	ldr	x0, [sp, #56]
  40f11c:	add	x0, x0, #0x3
  40f120:	ldr	x1, [sp, #24]
  40f124:	add	x0, x1, x0
  40f128:	ldrb	w0, [x0]
  40f12c:	cmp	w0, #0x37
  40f130:	b.hi	40f1c4 <__fxstatat@plt+0xcf84>  // b.pmore
  40f134:	ldr	x0, [sp, #56]
  40f138:	add	x0, x0, #0x1
  40f13c:	ldr	x1, [sp, #24]
  40f140:	add	x0, x1, x0
  40f144:	ldrb	w0, [x0]
  40f148:	sub	w0, w0, #0x30
  40f14c:	lsl	w1, w0, #3
  40f150:	ldr	x0, [sp, #56]
  40f154:	add	x0, x0, #0x2
  40f158:	ldr	x2, [sp, #24]
  40f15c:	add	x0, x2, x0
  40f160:	ldrb	w0, [x0]
  40f164:	sub	w0, w0, #0x30
  40f168:	add	w0, w1, w0
  40f16c:	and	w0, w0, #0xff
  40f170:	ubfiz	w0, w0, #3, #5
  40f174:	and	w1, w0, #0xff
  40f178:	ldr	x0, [sp, #56]
  40f17c:	add	x0, x0, #0x3
  40f180:	ldr	x2, [sp, #24]
  40f184:	add	x0, x2, x0
  40f188:	ldrb	w0, [x0]
  40f18c:	add	w0, w1, w0
  40f190:	and	w1, w0, #0xff
  40f194:	ldr	x0, [sp, #48]
  40f198:	add	x2, x0, #0x1
  40f19c:	str	x2, [sp, #48]
  40f1a0:	ldr	x2, [sp, #24]
  40f1a4:	add	x0, x2, x0
  40f1a8:	sub	w1, w1, #0x30
  40f1ac:	and	w1, w1, #0xff
  40f1b0:	strb	w1, [x0]
  40f1b4:	ldr	x0, [sp, #56]
  40f1b8:	add	x0, x0, #0x3
  40f1bc:	str	x0, [sp, #56]
  40f1c0:	b	40f1ec <__fxstatat@plt+0xcfac>
  40f1c4:	ldr	x1, [sp, #24]
  40f1c8:	ldr	x0, [sp, #56]
  40f1cc:	add	x1, x1, x0
  40f1d0:	ldr	x0, [sp, #48]
  40f1d4:	add	x2, x0, #0x1
  40f1d8:	str	x2, [sp, #48]
  40f1dc:	ldr	x2, [sp, #24]
  40f1e0:	add	x0, x2, x0
  40f1e4:	ldrb	w1, [x1]
  40f1e8:	strb	w1, [x0]
  40f1ec:	ldr	x0, [sp, #56]
  40f1f0:	add	x0, x0, #0x1
  40f1f4:	str	x0, [sp, #56]
  40f1f8:	ldr	x1, [sp, #56]
  40f1fc:	ldr	x0, [sp, #40]
  40f200:	cmp	x1, x0
  40f204:	b.cc	40f060 <__fxstatat@plt+0xce20>  // b.lo, b.ul, b.last
  40f208:	nop
  40f20c:	nop
  40f210:	ldp	x29, x30, [sp], #64
  40f214:	ret
  40f218:	sub	sp, sp, #0xd0
  40f21c:	stp	x29, x30, [sp, #16]
  40f220:	add	x29, sp, #0x10
  40f224:	strb	w0, [sp, #47]
  40f228:	add	x0, sp, #0x78
  40f22c:	str	x0, [sp, #200]
  40f230:	adrp	x0, 416000 <__fxstatat@plt+0x13dc0>
  40f234:	add	x0, x0, #0x860
  40f238:	str	x0, [sp, #192]
  40f23c:	adrp	x0, 416000 <__fxstatat@plt+0x13dc0>
  40f240:	add	x1, x0, #0x878
  40f244:	ldr	x0, [sp, #192]
  40f248:	bl	401e50 <fopen@plt>
  40f24c:	str	x0, [sp, #184]
  40f250:	ldr	x0, [sp, #184]
  40f254:	cmp	x0, #0x0
  40f258:	b.eq	40f7bc <__fxstatat@plt+0xd57c>  // b.none
  40f25c:	str	xzr, [sp, #112]
  40f260:	str	xzr, [sp, #104]
  40f264:	b	40f750 <__fxstatat@plt+0xd510>
  40f268:	ldr	x8, [sp, #112]
  40f26c:	add	x6, sp, #0x58
  40f270:	add	x5, sp, #0x5c
  40f274:	add	x4, sp, #0x40
  40f278:	add	x3, sp, #0x44
  40f27c:	add	x2, sp, #0x60
  40f280:	add	x1, sp, #0x64
  40f284:	add	x0, sp, #0x3f
  40f288:	str	x0, [sp]
  40f28c:	mov	x7, x6
  40f290:	mov	x6, x5
  40f294:	mov	x5, x4
  40f298:	mov	x4, x3
  40f29c:	mov	x3, x2
  40f2a0:	mov	x2, x1
  40f2a4:	adrp	x0, 416000 <__fxstatat@plt+0x13dc0>
  40f2a8:	add	x1, x0, #0x880
  40f2ac:	mov	x0, x8
  40f2b0:	bl	402150 <__isoc99_sscanf@plt>
  40f2b4:	str	w0, [sp, #144]
  40f2b8:	ldr	w0, [sp, #144]
  40f2bc:	cmp	w0, #0x3
  40f2c0:	b.eq	40f2d0 <__fxstatat@plt+0xd090>  // b.none
  40f2c4:	ldr	w0, [sp, #144]
  40f2c8:	cmp	w0, #0x7
  40f2cc:	b.ne	40f73c <__fxstatat@plt+0xd4fc>  // b.any
  40f2d0:	ldr	x1, [sp, #112]
  40f2d4:	ldr	w0, [sp, #88]
  40f2d8:	sxtw	x0, w0
  40f2dc:	add	x2, x1, x0
  40f2e0:	adrp	x0, 416000 <__fxstatat@plt+0x13dc0>
  40f2e4:	add	x1, x0, #0x8a0
  40f2e8:	mov	x0, x2
  40f2ec:	bl	402140 <strstr@plt>
  40f2f0:	str	x0, [sp, #136]
  40f2f4:	ldr	x0, [sp, #136]
  40f2f8:	cmp	x0, #0x0
  40f2fc:	b.eq	40f744 <__fxstatat@plt+0xd504>  // b.none
  40f300:	add	x4, sp, #0x3f
  40f304:	add	x3, sp, #0x48
  40f308:	add	x2, sp, #0x4c
  40f30c:	add	x1, sp, #0x50
  40f310:	add	x0, sp, #0x54
  40f314:	mov	x6, x4
  40f318:	mov	x5, x3
  40f31c:	mov	x4, x2
  40f320:	mov	x3, x1
  40f324:	mov	x2, x0
  40f328:	adrp	x0, 416000 <__fxstatat@plt+0x13dc0>
  40f32c:	add	x1, x0, #0x8a8
  40f330:	ldr	x0, [sp, #136]
  40f334:	bl	402150 <__isoc99_sscanf@plt>
  40f338:	str	w0, [sp, #144]
  40f33c:	ldr	w0, [sp, #144]
  40f340:	cmp	w0, #0x1
  40f344:	b.eq	40f354 <__fxstatat@plt+0xd114>  // b.none
  40f348:	ldr	w0, [sp, #144]
  40f34c:	cmp	w0, #0x5
  40f350:	b.ne	40f74c <__fxstatat@plt+0xd50c>  // b.any
  40f354:	ldr	x1, [sp, #112]
  40f358:	ldr	w0, [sp, #64]
  40f35c:	sxtw	x0, w0
  40f360:	add	x0, x1, x0
  40f364:	strb	wzr, [x0]
  40f368:	ldr	x1, [sp, #112]
  40f36c:	ldr	w0, [sp, #88]
  40f370:	sxtw	x0, w0
  40f374:	add	x0, x1, x0
  40f378:	strb	wzr, [x0]
  40f37c:	ldr	w0, [sp, #80]
  40f380:	sxtw	x0, w0
  40f384:	ldr	x1, [sp, #136]
  40f388:	add	x0, x1, x0
  40f38c:	strb	wzr, [x0]
  40f390:	ldr	w0, [sp, #72]
  40f394:	sxtw	x0, w0
  40f398:	ldr	x1, [sp, #136]
  40f39c:	add	x0, x1, x0
  40f3a0:	strb	wzr, [x0]
  40f3a4:	ldr	w0, [sp, #76]
  40f3a8:	sxtw	x0, w0
  40f3ac:	ldr	x1, [sp, #136]
  40f3b0:	add	x0, x1, x0
  40f3b4:	bl	40f038 <__fxstatat@plt+0xcdf8>
  40f3b8:	ldr	x1, [sp, #112]
  40f3bc:	ldr	w0, [sp, #92]
  40f3c0:	sxtw	x0, w0
  40f3c4:	add	x0, x1, x0
  40f3c8:	bl	40f038 <__fxstatat@plt+0xcdf8>
  40f3cc:	ldr	x1, [sp, #112]
  40f3d0:	ldr	w0, [sp, #68]
  40f3d4:	sxtw	x0, w0
  40f3d8:	add	x0, x1, x0
  40f3dc:	bl	40f038 <__fxstatat@plt+0xcdf8>
  40f3e0:	mov	x0, #0x38                  	// #56
  40f3e4:	bl	40df04 <__fxstatat@plt+0xbcc4>
  40f3e8:	str	x0, [sp, #152]
  40f3ec:	ldr	w0, [sp, #76]
  40f3f0:	sxtw	x0, w0
  40f3f4:	ldr	x1, [sp, #136]
  40f3f8:	add	x0, x1, x0
  40f3fc:	bl	40e0b8 <__fxstatat@plt+0xbe78>
  40f400:	mov	x1, x0
  40f404:	ldr	x0, [sp, #152]
  40f408:	str	x1, [x0]
  40f40c:	ldr	x1, [sp, #112]
  40f410:	ldr	w0, [sp, #92]
  40f414:	sxtw	x0, w0
  40f418:	add	x0, x1, x0
  40f41c:	bl	40e0b8 <__fxstatat@plt+0xbe78>
  40f420:	mov	x1, x0
  40f424:	ldr	x0, [sp, #152]
  40f428:	str	x1, [x0, #8]
  40f42c:	ldr	x1, [sp, #112]
  40f430:	ldr	w0, [sp, #68]
  40f434:	sxtw	x0, w0
  40f438:	add	x0, x1, x0
  40f43c:	bl	40e0b8 <__fxstatat@plt+0xbe78>
  40f440:	mov	x1, x0
  40f444:	ldr	x0, [sp, #152]
  40f448:	str	x1, [x0, #16]
  40f44c:	ldr	w0, [sp, #84]
  40f450:	sxtw	x0, w0
  40f454:	ldr	x1, [sp, #136]
  40f458:	add	x0, x1, x0
  40f45c:	bl	40e0b8 <__fxstatat@plt+0xbe78>
  40f460:	mov	x1, x0
  40f464:	ldr	x0, [sp, #152]
  40f468:	str	x1, [x0, #24]
  40f46c:	ldr	x0, [sp, #152]
  40f470:	ldrb	w1, [x0, #40]
  40f474:	orr	w1, w1, #0x4
  40f478:	strb	w1, [x0, #40]
  40f47c:	ldr	w0, [sp, #100]
  40f480:	ldr	w1, [sp, #96]
  40f484:	bl	401df0 <gnu_dev_makedev@plt>
  40f488:	mov	x1, x0
  40f48c:	ldr	x0, [sp, #152]
  40f490:	str	x1, [x0, #32]
  40f494:	ldr	x0, [sp, #152]
  40f498:	ldr	x2, [x0, #24]
  40f49c:	adrp	x0, 416000 <__fxstatat@plt+0x13dc0>
  40f4a0:	add	x1, x0, #0x8c0
  40f4a4:	mov	x0, x2
  40f4a8:	bl	402000 <strcmp@plt>
  40f4ac:	cmp	w0, #0x0
  40f4b0:	b.eq	40f634 <__fxstatat@plt+0xd3f4>  // b.none
  40f4b4:	ldr	x0, [sp, #152]
  40f4b8:	ldr	x2, [x0, #24]
  40f4bc:	adrp	x0, 416000 <__fxstatat@plt+0x13dc0>
  40f4c0:	add	x1, x0, #0x8c8
  40f4c4:	mov	x0, x2
  40f4c8:	bl	402000 <strcmp@plt>
  40f4cc:	cmp	w0, #0x0
  40f4d0:	b.eq	40f634 <__fxstatat@plt+0xd3f4>  // b.none
  40f4d4:	ldr	x0, [sp, #152]
  40f4d8:	ldr	x2, [x0, #24]
  40f4dc:	adrp	x0, 416000 <__fxstatat@plt+0x13dc0>
  40f4e0:	add	x1, x0, #0x8d0
  40f4e4:	mov	x0, x2
  40f4e8:	bl	402000 <strcmp@plt>
  40f4ec:	cmp	w0, #0x0
  40f4f0:	b.eq	40f634 <__fxstatat@plt+0xd3f4>  // b.none
  40f4f4:	ldr	x0, [sp, #152]
  40f4f8:	ldr	x2, [x0, #24]
  40f4fc:	adrp	x0, 416000 <__fxstatat@plt+0x13dc0>
  40f500:	add	x1, x0, #0x8d8
  40f504:	mov	x0, x2
  40f508:	bl	402000 <strcmp@plt>
  40f50c:	cmp	w0, #0x0
  40f510:	b.eq	40f634 <__fxstatat@plt+0xd3f4>  // b.none
  40f514:	ldr	x0, [sp, #152]
  40f518:	ldr	x2, [x0, #24]
  40f51c:	adrp	x0, 416000 <__fxstatat@plt+0x13dc0>
  40f520:	add	x1, x0, #0x8e0
  40f524:	mov	x0, x2
  40f528:	bl	402000 <strcmp@plt>
  40f52c:	cmp	w0, #0x0
  40f530:	b.eq	40f634 <__fxstatat@plt+0xd3f4>  // b.none
  40f534:	ldr	x0, [sp, #152]
  40f538:	ldr	x2, [x0, #24]
  40f53c:	adrp	x0, 416000 <__fxstatat@plt+0x13dc0>
  40f540:	add	x1, x0, #0x8e8
  40f544:	mov	x0, x2
  40f548:	bl	402000 <strcmp@plt>
  40f54c:	cmp	w0, #0x0
  40f550:	b.eq	40f634 <__fxstatat@plt+0xd3f4>  // b.none
  40f554:	ldr	x0, [sp, #152]
  40f558:	ldr	x2, [x0, #24]
  40f55c:	adrp	x0, 416000 <__fxstatat@plt+0x13dc0>
  40f560:	add	x1, x0, #0x8f0
  40f564:	mov	x0, x2
  40f568:	bl	402000 <strcmp@plt>
  40f56c:	cmp	w0, #0x0
  40f570:	b.eq	40f634 <__fxstatat@plt+0xd3f4>  // b.none
  40f574:	ldr	x0, [sp, #152]
  40f578:	ldr	x2, [x0, #24]
  40f57c:	adrp	x0, 416000 <__fxstatat@plt+0x13dc0>
  40f580:	add	x1, x0, #0x8f8
  40f584:	mov	x0, x2
  40f588:	bl	402000 <strcmp@plt>
  40f58c:	cmp	w0, #0x0
  40f590:	b.eq	40f634 <__fxstatat@plt+0xd3f4>  // b.none
  40f594:	ldr	x0, [sp, #152]
  40f598:	ldr	x2, [x0, #24]
  40f59c:	adrp	x0, 416000 <__fxstatat@plt+0x13dc0>
  40f5a0:	add	x1, x0, #0x908
  40f5a4:	mov	x0, x2
  40f5a8:	bl	402000 <strcmp@plt>
  40f5ac:	cmp	w0, #0x0
  40f5b0:	b.eq	40f634 <__fxstatat@plt+0xd3f4>  // b.none
  40f5b4:	ldr	x0, [sp, #152]
  40f5b8:	ldr	x2, [x0, #24]
  40f5bc:	adrp	x0, 416000 <__fxstatat@plt+0x13dc0>
  40f5c0:	add	x1, x0, #0x910
  40f5c4:	mov	x0, x2
  40f5c8:	bl	402000 <strcmp@plt>
  40f5cc:	cmp	w0, #0x0
  40f5d0:	b.eq	40f634 <__fxstatat@plt+0xd3f4>  // b.none
  40f5d4:	ldr	x0, [sp, #152]
  40f5d8:	ldr	x2, [x0, #24]
  40f5dc:	adrp	x0, 416000 <__fxstatat@plt+0x13dc0>
  40f5e0:	add	x1, x0, #0x918
  40f5e4:	mov	x0, x2
  40f5e8:	bl	402000 <strcmp@plt>
  40f5ec:	cmp	w0, #0x0
  40f5f0:	b.eq	40f634 <__fxstatat@plt+0xd3f4>  // b.none
  40f5f4:	ldr	x0, [sp, #152]
  40f5f8:	ldr	x2, [x0, #24]
  40f5fc:	adrp	x0, 416000 <__fxstatat@plt+0x13dc0>
  40f600:	add	x1, x0, #0x920
  40f604:	mov	x0, x2
  40f608:	bl	402000 <strcmp@plt>
  40f60c:	cmp	w0, #0x0
  40f610:	b.eq	40f634 <__fxstatat@plt+0xd3f4>  // b.none
  40f614:	ldr	x0, [sp, #152]
  40f618:	ldr	x2, [x0, #24]
  40f61c:	adrp	x0, 416000 <__fxstatat@plt+0x13dc0>
  40f620:	add	x1, x0, #0x928
  40f624:	mov	x0, x2
  40f628:	bl	402000 <strcmp@plt>
  40f62c:	cmp	w0, #0x0
  40f630:	b.ne	40f63c <__fxstatat@plt+0xd3fc>  // b.any
  40f634:	mov	w0, #0x1                   	// #1
  40f638:	b	40f640 <__fxstatat@plt+0xd400>
  40f63c:	mov	w0, #0x0                   	// #0
  40f640:	and	w0, w0, #0x1
  40f644:	and	w2, w0, #0xff
  40f648:	ldr	x1, [sp, #152]
  40f64c:	ldrb	w0, [x1, #40]
  40f650:	bfxil	w0, w2, #0, #1
  40f654:	strb	w0, [x1, #40]
  40f658:	ldr	x0, [sp, #152]
  40f65c:	ldr	x0, [x0]
  40f660:	mov	w1, #0x3a                  	// #58
  40f664:	bl	4020b0 <strchr@plt>
  40f668:	cmp	x0, #0x0
  40f66c:	b.ne	40f6fc <__fxstatat@plt+0xd4bc>  // b.any
  40f670:	ldr	x0, [sp, #152]
  40f674:	ldr	x0, [x0]
  40f678:	ldrb	w0, [x0]
  40f67c:	cmp	w0, #0x2f
  40f680:	b.ne	40f6dc <__fxstatat@plt+0xd49c>  // b.any
  40f684:	ldr	x0, [sp, #152]
  40f688:	ldr	x0, [x0]
  40f68c:	add	x0, x0, #0x1
  40f690:	ldrb	w0, [x0]
  40f694:	cmp	w0, #0x2f
  40f698:	b.ne	40f6dc <__fxstatat@plt+0xd49c>  // b.any
  40f69c:	ldr	x0, [sp, #152]
  40f6a0:	ldr	x2, [x0, #24]
  40f6a4:	adrp	x0, 416000 <__fxstatat@plt+0x13dc0>
  40f6a8:	add	x1, x0, #0x930
  40f6ac:	mov	x0, x2
  40f6b0:	bl	402000 <strcmp@plt>
  40f6b4:	cmp	w0, #0x0
  40f6b8:	b.eq	40f6fc <__fxstatat@plt+0xd4bc>  // b.none
  40f6bc:	ldr	x0, [sp, #152]
  40f6c0:	ldr	x2, [x0, #24]
  40f6c4:	adrp	x0, 416000 <__fxstatat@plt+0x13dc0>
  40f6c8:	add	x1, x0, #0x938
  40f6cc:	mov	x0, x2
  40f6d0:	bl	402000 <strcmp@plt>
  40f6d4:	cmp	w0, #0x0
  40f6d8:	b.eq	40f6fc <__fxstatat@plt+0xd4bc>  // b.none
  40f6dc:	ldr	x0, [sp, #152]
  40f6e0:	ldr	x0, [x0]
  40f6e4:	mov	x1, x0
  40f6e8:	adrp	x0, 416000 <__fxstatat@plt+0x13dc0>
  40f6ec:	add	x0, x0, #0x940
  40f6f0:	bl	402000 <strcmp@plt>
  40f6f4:	cmp	w0, #0x0
  40f6f8:	b.ne	40f704 <__fxstatat@plt+0xd4c4>  // b.any
  40f6fc:	mov	w0, #0x1                   	// #1
  40f700:	b	40f708 <__fxstatat@plt+0xd4c8>
  40f704:	mov	w0, #0x0                   	// #0
  40f708:	and	w0, w0, #0x1
  40f70c:	and	w2, w0, #0xff
  40f710:	ldr	x1, [sp, #152]
  40f714:	ldrb	w0, [x1, #40]
  40f718:	bfi	w0, w2, #1, #1
  40f71c:	strb	w0, [x1, #40]
  40f720:	ldr	x0, [sp, #200]
  40f724:	ldr	x1, [sp, #152]
  40f728:	str	x1, [x0]
  40f72c:	ldr	x0, [sp, #152]
  40f730:	add	x0, x0, #0x30
  40f734:	str	x0, [sp, #200]
  40f738:	b	40f750 <__fxstatat@plt+0xd510>
  40f73c:	nop
  40f740:	b	40f750 <__fxstatat@plt+0xd510>
  40f744:	nop
  40f748:	b	40f750 <__fxstatat@plt+0xd510>
  40f74c:	nop
  40f750:	add	x1, sp, #0x68
  40f754:	add	x0, sp, #0x70
  40f758:	ldr	x2, [sp, #184]
  40f75c:	bl	402030 <getline@plt>
  40f760:	cmn	x0, #0x1
  40f764:	b.ne	40f268 <__fxstatat@plt+0xd028>  // b.any
  40f768:	ldr	x0, [sp, #112]
  40f76c:	bl	402050 <free@plt>
  40f770:	ldr	x0, [sp, #184]
  40f774:	bl	401d70 <ferror_unlocked@plt>
  40f778:	cmp	w0, #0x0
  40f77c:	b.eq	40f7a8 <__fxstatat@plt+0xd568>  // b.none
  40f780:	bl	4021d0 <__errno_location@plt>
  40f784:	ldr	w0, [x0]
  40f788:	str	w0, [sp, #148]
  40f78c:	ldr	x0, [sp, #184]
  40f790:	bl	410808 <__fxstatat@plt+0xe5c8>
  40f794:	bl	4021d0 <__errno_location@plt>
  40f798:	mov	x1, x0
  40f79c:	ldr	w0, [sp, #148]
  40f7a0:	str	w0, [x1]
  40f7a4:	b	40fb84 <__fxstatat@plt+0xd944>
  40f7a8:	ldr	x0, [sp, #184]
  40f7ac:	bl	410808 <__fxstatat@plt+0xe5c8>
  40f7b0:	cmn	w0, #0x1
  40f7b4:	b.ne	40fb70 <__fxstatat@plt+0xd930>  // b.any
  40f7b8:	b	40fb84 <__fxstatat@plt+0xd944>
  40f7bc:	adrp	x0, 416000 <__fxstatat@plt+0x13dc0>
  40f7c0:	add	x0, x0, #0x948
  40f7c4:	str	x0, [sp, #176]
  40f7c8:	adrp	x0, 416000 <__fxstatat@plt+0x13dc0>
  40f7cc:	add	x1, x0, #0x878
  40f7d0:	ldr	x0, [sp, #176]
  40f7d4:	bl	401f10 <setmntent@plt>
  40f7d8:	str	x0, [sp, #184]
  40f7dc:	ldr	x0, [sp, #184]
  40f7e0:	cmp	x0, #0x0
  40f7e4:	b.ne	40fb48 <__fxstatat@plt+0xd908>  // b.any
  40f7e8:	mov	x0, #0x0                   	// #0
  40f7ec:	b	40fbd8 <__fxstatat@plt+0xd998>
  40f7f0:	adrp	x0, 416000 <__fxstatat@plt+0x13dc0>
  40f7f4:	add	x1, x0, #0x958
  40f7f8:	ldr	x0, [sp, #168]
  40f7fc:	bl	402090 <hasmntopt@plt>
  40f800:	cmp	x0, #0x0
  40f804:	cset	w0, ne  // ne = any
  40f808:	strb	w0, [sp, #167]
  40f80c:	mov	x0, #0x38                  	// #56
  40f810:	bl	40df04 <__fxstatat@plt+0xbcc4>
  40f814:	str	x0, [sp, #152]
  40f818:	ldr	x0, [sp, #168]
  40f81c:	ldr	x0, [x0]
  40f820:	bl	40e0b8 <__fxstatat@plt+0xbe78>
  40f824:	mov	x1, x0
  40f828:	ldr	x0, [sp, #152]
  40f82c:	str	x1, [x0]
  40f830:	ldr	x0, [sp, #168]
  40f834:	ldr	x0, [x0, #8]
  40f838:	bl	40e0b8 <__fxstatat@plt+0xbe78>
  40f83c:	mov	x1, x0
  40f840:	ldr	x0, [sp, #152]
  40f844:	str	x1, [x0, #8]
  40f848:	ldr	x0, [sp, #152]
  40f84c:	str	xzr, [x0, #16]
  40f850:	ldr	x0, [sp, #168]
  40f854:	ldr	x0, [x0, #16]
  40f858:	bl	40e0b8 <__fxstatat@plt+0xbe78>
  40f85c:	mov	x1, x0
  40f860:	ldr	x0, [sp, #152]
  40f864:	str	x1, [x0, #24]
  40f868:	ldr	x0, [sp, #152]
  40f86c:	ldrb	w1, [x0, #40]
  40f870:	orr	w1, w1, #0x4
  40f874:	strb	w1, [x0, #40]
  40f878:	ldr	x0, [sp, #152]
  40f87c:	ldr	x2, [x0, #24]
  40f880:	adrp	x0, 416000 <__fxstatat@plt+0x13dc0>
  40f884:	add	x1, x0, #0x8c0
  40f888:	mov	x0, x2
  40f88c:	bl	402000 <strcmp@plt>
  40f890:	cmp	w0, #0x0
  40f894:	b.eq	40fa2c <__fxstatat@plt+0xd7ec>  // b.none
  40f898:	ldr	x0, [sp, #152]
  40f89c:	ldr	x2, [x0, #24]
  40f8a0:	adrp	x0, 416000 <__fxstatat@plt+0x13dc0>
  40f8a4:	add	x1, x0, #0x8c8
  40f8a8:	mov	x0, x2
  40f8ac:	bl	402000 <strcmp@plt>
  40f8b0:	cmp	w0, #0x0
  40f8b4:	b.eq	40fa2c <__fxstatat@plt+0xd7ec>  // b.none
  40f8b8:	ldr	x0, [sp, #152]
  40f8bc:	ldr	x2, [x0, #24]
  40f8c0:	adrp	x0, 416000 <__fxstatat@plt+0x13dc0>
  40f8c4:	add	x1, x0, #0x8d0
  40f8c8:	mov	x0, x2
  40f8cc:	bl	402000 <strcmp@plt>
  40f8d0:	cmp	w0, #0x0
  40f8d4:	b.eq	40fa2c <__fxstatat@plt+0xd7ec>  // b.none
  40f8d8:	ldr	x0, [sp, #152]
  40f8dc:	ldr	x2, [x0, #24]
  40f8e0:	adrp	x0, 416000 <__fxstatat@plt+0x13dc0>
  40f8e4:	add	x1, x0, #0x8d8
  40f8e8:	mov	x0, x2
  40f8ec:	bl	402000 <strcmp@plt>
  40f8f0:	cmp	w0, #0x0
  40f8f4:	b.eq	40fa2c <__fxstatat@plt+0xd7ec>  // b.none
  40f8f8:	ldr	x0, [sp, #152]
  40f8fc:	ldr	x2, [x0, #24]
  40f900:	adrp	x0, 416000 <__fxstatat@plt+0x13dc0>
  40f904:	add	x1, x0, #0x8e0
  40f908:	mov	x0, x2
  40f90c:	bl	402000 <strcmp@plt>
  40f910:	cmp	w0, #0x0
  40f914:	b.eq	40fa2c <__fxstatat@plt+0xd7ec>  // b.none
  40f918:	ldr	x0, [sp, #152]
  40f91c:	ldr	x2, [x0, #24]
  40f920:	adrp	x0, 416000 <__fxstatat@plt+0x13dc0>
  40f924:	add	x1, x0, #0x8e8
  40f928:	mov	x0, x2
  40f92c:	bl	402000 <strcmp@plt>
  40f930:	cmp	w0, #0x0
  40f934:	b.eq	40fa2c <__fxstatat@plt+0xd7ec>  // b.none
  40f938:	ldr	x0, [sp, #152]
  40f93c:	ldr	x2, [x0, #24]
  40f940:	adrp	x0, 416000 <__fxstatat@plt+0x13dc0>
  40f944:	add	x1, x0, #0x8f0
  40f948:	mov	x0, x2
  40f94c:	bl	402000 <strcmp@plt>
  40f950:	cmp	w0, #0x0
  40f954:	b.eq	40fa2c <__fxstatat@plt+0xd7ec>  // b.none
  40f958:	ldr	x0, [sp, #152]
  40f95c:	ldr	x2, [x0, #24]
  40f960:	adrp	x0, 416000 <__fxstatat@plt+0x13dc0>
  40f964:	add	x1, x0, #0x8f8
  40f968:	mov	x0, x2
  40f96c:	bl	402000 <strcmp@plt>
  40f970:	cmp	w0, #0x0
  40f974:	b.eq	40fa2c <__fxstatat@plt+0xd7ec>  // b.none
  40f978:	ldr	x0, [sp, #152]
  40f97c:	ldr	x2, [x0, #24]
  40f980:	adrp	x0, 416000 <__fxstatat@plt+0x13dc0>
  40f984:	add	x1, x0, #0x908
  40f988:	mov	x0, x2
  40f98c:	bl	402000 <strcmp@plt>
  40f990:	cmp	w0, #0x0
  40f994:	b.eq	40fa2c <__fxstatat@plt+0xd7ec>  // b.none
  40f998:	ldr	x0, [sp, #152]
  40f99c:	ldr	x2, [x0, #24]
  40f9a0:	adrp	x0, 416000 <__fxstatat@plt+0x13dc0>
  40f9a4:	add	x1, x0, #0x910
  40f9a8:	mov	x0, x2
  40f9ac:	bl	402000 <strcmp@plt>
  40f9b0:	cmp	w0, #0x0
  40f9b4:	b.eq	40fa2c <__fxstatat@plt+0xd7ec>  // b.none
  40f9b8:	ldr	x0, [sp, #152]
  40f9bc:	ldr	x2, [x0, #24]
  40f9c0:	adrp	x0, 416000 <__fxstatat@plt+0x13dc0>
  40f9c4:	add	x1, x0, #0x918
  40f9c8:	mov	x0, x2
  40f9cc:	bl	402000 <strcmp@plt>
  40f9d0:	cmp	w0, #0x0
  40f9d4:	b.eq	40fa2c <__fxstatat@plt+0xd7ec>  // b.none
  40f9d8:	ldr	x0, [sp, #152]
  40f9dc:	ldr	x2, [x0, #24]
  40f9e0:	adrp	x0, 416000 <__fxstatat@plt+0x13dc0>
  40f9e4:	add	x1, x0, #0x920
  40f9e8:	mov	x0, x2
  40f9ec:	bl	402000 <strcmp@plt>
  40f9f0:	cmp	w0, #0x0
  40f9f4:	b.eq	40fa2c <__fxstatat@plt+0xd7ec>  // b.none
  40f9f8:	ldr	x0, [sp, #152]
  40f9fc:	ldr	x2, [x0, #24]
  40fa00:	adrp	x0, 416000 <__fxstatat@plt+0x13dc0>
  40fa04:	add	x1, x0, #0x928
  40fa08:	mov	x0, x2
  40fa0c:	bl	402000 <strcmp@plt>
  40fa10:	cmp	w0, #0x0
  40fa14:	b.ne	40fa34 <__fxstatat@plt+0xd7f4>  // b.any
  40fa18:	ldrb	w0, [sp, #167]
  40fa1c:	eor	w0, w0, #0x1
  40fa20:	and	w0, w0, #0xff
  40fa24:	cmp	w0, #0x0
  40fa28:	b.eq	40fa34 <__fxstatat@plt+0xd7f4>  // b.none
  40fa2c:	mov	w0, #0x1                   	// #1
  40fa30:	b	40fa38 <__fxstatat@plt+0xd7f8>
  40fa34:	mov	w0, #0x0                   	// #0
  40fa38:	and	w0, w0, #0x1
  40fa3c:	and	w2, w0, #0xff
  40fa40:	ldr	x1, [sp, #152]
  40fa44:	ldrb	w0, [x1, #40]
  40fa48:	bfxil	w0, w2, #0, #1
  40fa4c:	strb	w0, [x1, #40]
  40fa50:	ldr	x0, [sp, #152]
  40fa54:	ldr	x0, [x0]
  40fa58:	mov	w1, #0x3a                  	// #58
  40fa5c:	bl	4020b0 <strchr@plt>
  40fa60:	cmp	x0, #0x0
  40fa64:	b.ne	40faf4 <__fxstatat@plt+0xd8b4>  // b.any
  40fa68:	ldr	x0, [sp, #152]
  40fa6c:	ldr	x0, [x0]
  40fa70:	ldrb	w0, [x0]
  40fa74:	cmp	w0, #0x2f
  40fa78:	b.ne	40fad4 <__fxstatat@plt+0xd894>  // b.any
  40fa7c:	ldr	x0, [sp, #152]
  40fa80:	ldr	x0, [x0]
  40fa84:	add	x0, x0, #0x1
  40fa88:	ldrb	w0, [x0]
  40fa8c:	cmp	w0, #0x2f
  40fa90:	b.ne	40fad4 <__fxstatat@plt+0xd894>  // b.any
  40fa94:	ldr	x0, [sp, #152]
  40fa98:	ldr	x2, [x0, #24]
  40fa9c:	adrp	x0, 416000 <__fxstatat@plt+0x13dc0>
  40faa0:	add	x1, x0, #0x930
  40faa4:	mov	x0, x2
  40faa8:	bl	402000 <strcmp@plt>
  40faac:	cmp	w0, #0x0
  40fab0:	b.eq	40faf4 <__fxstatat@plt+0xd8b4>  // b.none
  40fab4:	ldr	x0, [sp, #152]
  40fab8:	ldr	x2, [x0, #24]
  40fabc:	adrp	x0, 416000 <__fxstatat@plt+0x13dc0>
  40fac0:	add	x1, x0, #0x938
  40fac4:	mov	x0, x2
  40fac8:	bl	402000 <strcmp@plt>
  40facc:	cmp	w0, #0x0
  40fad0:	b.eq	40faf4 <__fxstatat@plt+0xd8b4>  // b.none
  40fad4:	ldr	x0, [sp, #152]
  40fad8:	ldr	x0, [x0]
  40fadc:	mov	x1, x0
  40fae0:	adrp	x0, 416000 <__fxstatat@plt+0x13dc0>
  40fae4:	add	x0, x0, #0x940
  40fae8:	bl	402000 <strcmp@plt>
  40faec:	cmp	w0, #0x0
  40faf0:	b.ne	40fafc <__fxstatat@plt+0xd8bc>  // b.any
  40faf4:	mov	w0, #0x1                   	// #1
  40faf8:	b	40fb00 <__fxstatat@plt+0xd8c0>
  40fafc:	mov	w0, #0x0                   	// #0
  40fb00:	and	w0, w0, #0x1
  40fb04:	and	w2, w0, #0xff
  40fb08:	ldr	x1, [sp, #152]
  40fb0c:	ldrb	w0, [x1, #40]
  40fb10:	bfi	w0, w2, #1, #1
  40fb14:	strb	w0, [x1, #40]
  40fb18:	ldr	x0, [sp, #168]
  40fb1c:	ldr	x0, [x0, #24]
  40fb20:	bl	40f024 <__fxstatat@plt+0xcde4>
  40fb24:	mov	x1, x0
  40fb28:	ldr	x0, [sp, #152]
  40fb2c:	str	x1, [x0, #32]
  40fb30:	ldr	x0, [sp, #200]
  40fb34:	ldr	x1, [sp, #152]
  40fb38:	str	x1, [x0]
  40fb3c:	ldr	x0, [sp, #152]
  40fb40:	add	x0, x0, #0x30
  40fb44:	str	x0, [sp, #200]
  40fb48:	ldr	x0, [sp, #184]
  40fb4c:	bl	402180 <getmntent@plt>
  40fb50:	str	x0, [sp, #168]
  40fb54:	ldr	x0, [sp, #168]
  40fb58:	cmp	x0, #0x0
  40fb5c:	b.ne	40f7f0 <__fxstatat@plt+0xd5b0>  // b.any
  40fb60:	ldr	x0, [sp, #184]
  40fb64:	bl	401f20 <endmntent@plt>
  40fb68:	cmp	w0, #0x0
  40fb6c:	b.eq	40fb80 <__fxstatat@plt+0xd940>  // b.none
  40fb70:	ldr	x0, [sp, #200]
  40fb74:	str	xzr, [x0]
  40fb78:	ldr	x0, [sp, #120]
  40fb7c:	b	40fbd8 <__fxstatat@plt+0xd998>
  40fb80:	nop
  40fb84:	bl	4021d0 <__errno_location@plt>
  40fb88:	ldr	w0, [x0]
  40fb8c:	str	w0, [sp, #132]
  40fb90:	ldr	x0, [sp, #200]
  40fb94:	str	xzr, [x0]
  40fb98:	b	40fbb8 <__fxstatat@plt+0xd978>
  40fb9c:	ldr	x0, [sp, #120]
  40fba0:	ldr	x0, [x0, #48]
  40fba4:	str	x0, [sp, #152]
  40fba8:	ldr	x0, [sp, #120]
  40fbac:	bl	40fbe4 <__fxstatat@plt+0xd9a4>
  40fbb0:	ldr	x0, [sp, #152]
  40fbb4:	str	x0, [sp, #120]
  40fbb8:	ldr	x0, [sp, #120]
  40fbbc:	cmp	x0, #0x0
  40fbc0:	b.ne	40fb9c <__fxstatat@plt+0xd95c>  // b.any
  40fbc4:	bl	4021d0 <__errno_location@plt>
  40fbc8:	mov	x1, x0
  40fbcc:	ldr	w0, [sp, #132]
  40fbd0:	str	w0, [x1]
  40fbd4:	mov	x0, #0x0                   	// #0
  40fbd8:	ldp	x29, x30, [sp, #16]
  40fbdc:	add	sp, sp, #0xd0
  40fbe0:	ret
  40fbe4:	stp	x29, x30, [sp, #-32]!
  40fbe8:	mov	x29, sp
  40fbec:	str	x0, [sp, #24]
  40fbf0:	ldr	x0, [sp, #24]
  40fbf4:	ldr	x0, [x0]
  40fbf8:	bl	402050 <free@plt>
  40fbfc:	ldr	x0, [sp, #24]
  40fc00:	ldr	x0, [x0, #8]
  40fc04:	bl	402050 <free@plt>
  40fc08:	ldr	x0, [sp, #24]
  40fc0c:	ldr	x0, [x0, #16]
  40fc10:	bl	402050 <free@plt>
  40fc14:	ldr	x0, [sp, #24]
  40fc18:	ldrb	w0, [x0, #40]
  40fc1c:	and	w0, w0, #0x4
  40fc20:	and	w0, w0, #0xff
  40fc24:	cmp	w0, #0x0
  40fc28:	b.eq	40fc38 <__fxstatat@plt+0xd9f8>  // b.none
  40fc2c:	ldr	x0, [sp, #24]
  40fc30:	ldr	x0, [x0, #24]
  40fc34:	bl	402050 <free@plt>
  40fc38:	ldr	x0, [sp, #24]
  40fc3c:	bl	402050 <free@plt>
  40fc40:	nop
  40fc44:	ldp	x29, x30, [sp], #32
  40fc48:	ret
  40fc4c:	stp	x29, x30, [sp, #-96]!
  40fc50:	mov	x29, sp
  40fc54:	str	x0, [sp, #24]
  40fc58:	str	x1, [sp, #16]
  40fc5c:	mov	x0, #0x400                 	// #1024
  40fc60:	str	x0, [sp, #80]
  40fc64:	mov	x0, #0x2000                	// #8192
  40fc68:	str	x0, [sp, #72]
  40fc6c:	ldr	x1, [sp, #80]
  40fc70:	ldr	x0, [sp, #72]
  40fc74:	cmp	x1, x0
  40fc78:	b.cs	40fc88 <__fxstatat@plt+0xda48>  // b.hs, b.nlast
  40fc7c:	ldr	x0, [sp, #80]
  40fc80:	add	x0, x0, #0x1
  40fc84:	b	40fc8c <__fxstatat@plt+0xda4c>
  40fc88:	ldr	x0, [sp, #72]
  40fc8c:	str	x0, [sp, #64]
  40fc90:	ldr	x1, [sp, #16]
  40fc94:	ldr	x0, [sp, #64]
  40fc98:	cmp	x1, x0
  40fc9c:	b.cs	40fcac <__fxstatat@plt+0xda6c>  // b.hs, b.nlast
  40fca0:	ldr	x0, [sp, #16]
  40fca4:	add	x0, x0, #0x1
  40fca8:	b	40fcb0 <__fxstatat@plt+0xda70>
  40fcac:	ldr	x0, [sp, #64]
  40fcb0:	str	x0, [sp, #88]
  40fcb4:	ldr	x0, [sp, #88]
  40fcb8:	bl	401e60 <malloc@plt>
  40fcbc:	str	x0, [sp, #56]
  40fcc0:	ldr	x0, [sp, #56]
  40fcc4:	cmp	x0, #0x0
  40fcc8:	b.ne	40fcd4 <__fxstatat@plt+0xda94>  // b.any
  40fccc:	mov	x0, #0x0                   	// #0
  40fcd0:	b	40fdb8 <__fxstatat@plt+0xdb78>
  40fcd4:	ldr	x2, [sp, #88]
  40fcd8:	ldr	x1, [sp, #56]
  40fcdc:	ldr	x0, [sp, #24]
  40fce0:	bl	401d60 <readlink@plt>
  40fce4:	str	x0, [sp, #48]
  40fce8:	ldr	x0, [sp, #48]
  40fcec:	str	x0, [sp, #40]
  40fcf0:	ldr	x0, [sp, #48]
  40fcf4:	cmp	x0, #0x0
  40fcf8:	b.ge	40fd38 <__fxstatat@plt+0xdaf8>  // b.tcont
  40fcfc:	bl	4021d0 <__errno_location@plt>
  40fd00:	ldr	w0, [x0]
  40fd04:	cmp	w0, #0x22
  40fd08:	b.eq	40fd38 <__fxstatat@plt+0xdaf8>  // b.none
  40fd0c:	bl	4021d0 <__errno_location@plt>
  40fd10:	ldr	w0, [x0]
  40fd14:	str	w0, [sp, #36]
  40fd18:	ldr	x0, [sp, #56]
  40fd1c:	bl	402050 <free@plt>
  40fd20:	bl	4021d0 <__errno_location@plt>
  40fd24:	mov	x1, x0
  40fd28:	ldr	w0, [sp, #36]
  40fd2c:	str	w0, [x1]
  40fd30:	mov	x0, #0x0                   	// #0
  40fd34:	b	40fdb8 <__fxstatat@plt+0xdb78>
  40fd38:	ldr	x1, [sp, #40]
  40fd3c:	ldr	x0, [sp, #88]
  40fd40:	cmp	x1, x0
  40fd44:	b.cs	40fd60 <__fxstatat@plt+0xdb20>  // b.hs, b.nlast
  40fd48:	ldr	x1, [sp, #56]
  40fd4c:	ldr	x0, [sp, #40]
  40fd50:	add	x0, x1, x0
  40fd54:	strb	wzr, [x0]
  40fd58:	ldr	x0, [sp, #56]
  40fd5c:	b	40fdb8 <__fxstatat@plt+0xdb78>
  40fd60:	ldr	x0, [sp, #56]
  40fd64:	bl	402050 <free@plt>
  40fd68:	ldr	x1, [sp, #88]
  40fd6c:	mov	x0, #0x3fffffffffffffff    	// #4611686018427387903
  40fd70:	cmp	x1, x0
  40fd74:	b.hi	40fd88 <__fxstatat@plt+0xdb48>  // b.pmore
  40fd78:	ldr	x0, [sp, #88]
  40fd7c:	lsl	x0, x0, #1
  40fd80:	str	x0, [sp, #88]
  40fd84:	b	40fcb4 <__fxstatat@plt+0xda74>
  40fd88:	ldr	x1, [sp, #88]
  40fd8c:	mov	x0, #0x7ffffffffffffffe    	// #9223372036854775806
  40fd90:	cmp	x1, x0
  40fd94:	b.hi	40fda4 <__fxstatat@plt+0xdb64>  // b.pmore
  40fd98:	mov	x0, #0x7fffffffffffffff    	// #9223372036854775807
  40fd9c:	str	x0, [sp, #88]
  40fda0:	b	40fcb4 <__fxstatat@plt+0xda74>
  40fda4:	bl	4021d0 <__errno_location@plt>
  40fda8:	mov	x1, x0
  40fdac:	mov	w0, #0xc                   	// #12
  40fdb0:	str	w0, [x1]
  40fdb4:	mov	x0, #0x0                   	// #0
  40fdb8:	ldp	x29, x30, [sp], #96
  40fdbc:	ret
  40fdc0:	stp	x29, x30, [sp, #-16]!
  40fdc4:	mov	x29, sp
  40fdc8:	mov	w0, #0x1                   	// #1
  40fdcc:	bl	4056a4 <__fxstatat@plt+0x3464>
  40fdd0:	nop
  40fdd4:	ldp	x29, x30, [sp], #16
  40fdd8:	ret
  40fddc:	stp	x29, x30, [sp, #-80]!
  40fde0:	mov	x29, sp
  40fde4:	str	x0, [sp, #40]
  40fde8:	str	x1, [sp, #32]
  40fdec:	str	x2, [sp, #24]
  40fdf0:	str	x3, [sp, #16]
  40fdf4:	mov	x0, #0xffffffffffffffff    	// #-1
  40fdf8:	str	x0, [sp, #64]
  40fdfc:	strb	wzr, [sp, #63]
  40fe00:	ldr	x0, [sp, #40]
  40fe04:	bl	401d10 <strlen@plt>
  40fe08:	str	x0, [sp, #48]
  40fe0c:	str	xzr, [sp, #72]
  40fe10:	b	40fee4 <__fxstatat@plt+0xdca4>
  40fe14:	ldr	x0, [sp, #72]
  40fe18:	lsl	x0, x0, #3
  40fe1c:	ldr	x1, [sp, #32]
  40fe20:	add	x0, x1, x0
  40fe24:	ldr	x0, [x0]
  40fe28:	ldr	x2, [sp, #48]
  40fe2c:	ldr	x1, [sp, #40]
  40fe30:	bl	401ea0 <strncmp@plt>
  40fe34:	cmp	w0, #0x0
  40fe38:	b.ne	40fed8 <__fxstatat@plt+0xdc98>  // b.any
  40fe3c:	ldr	x0, [sp, #72]
  40fe40:	lsl	x0, x0, #3
  40fe44:	ldr	x1, [sp, #32]
  40fe48:	add	x0, x1, x0
  40fe4c:	ldr	x0, [x0]
  40fe50:	bl	401d10 <strlen@plt>
  40fe54:	mov	x1, x0
  40fe58:	ldr	x0, [sp, #48]
  40fe5c:	cmp	x0, x1
  40fe60:	b.ne	40fe6c <__fxstatat@plt+0xdc2c>  // b.any
  40fe64:	ldr	x0, [sp, #72]
  40fe68:	b	40ff18 <__fxstatat@plt+0xdcd8>
  40fe6c:	ldr	x0, [sp, #64]
  40fe70:	cmn	x0, #0x1
  40fe74:	b.ne	40fe84 <__fxstatat@plt+0xdc44>  // b.any
  40fe78:	ldr	x0, [sp, #72]
  40fe7c:	str	x0, [sp, #64]
  40fe80:	b	40fed8 <__fxstatat@plt+0xdc98>
  40fe84:	ldr	x0, [sp, #24]
  40fe88:	cmp	x0, #0x0
  40fe8c:	b.eq	40fed0 <__fxstatat@plt+0xdc90>  // b.none
  40fe90:	ldr	x1, [sp, #64]
  40fe94:	ldr	x0, [sp, #16]
  40fe98:	mul	x0, x1, x0
  40fe9c:	ldr	x1, [sp, #24]
  40fea0:	add	x3, x1, x0
  40fea4:	ldr	x1, [sp, #16]
  40fea8:	ldr	x0, [sp, #72]
  40feac:	mul	x0, x1, x0
  40feb0:	ldr	x1, [sp, #24]
  40feb4:	add	x0, x1, x0
  40feb8:	ldr	x2, [sp, #16]
  40febc:	mov	x1, x0
  40fec0:	mov	x0, x3
  40fec4:	bl	401fd0 <memcmp@plt>
  40fec8:	cmp	w0, #0x0
  40fecc:	b.eq	40fed8 <__fxstatat@plt+0xdc98>  // b.none
  40fed0:	mov	w0, #0x1                   	// #1
  40fed4:	strb	w0, [sp, #63]
  40fed8:	ldr	x0, [sp, #72]
  40fedc:	add	x0, x0, #0x1
  40fee0:	str	x0, [sp, #72]
  40fee4:	ldr	x0, [sp, #72]
  40fee8:	lsl	x0, x0, #3
  40feec:	ldr	x1, [sp, #32]
  40fef0:	add	x0, x1, x0
  40fef4:	ldr	x0, [x0]
  40fef8:	cmp	x0, #0x0
  40fefc:	b.ne	40fe14 <__fxstatat@plt+0xdbd4>  // b.any
  40ff00:	ldrb	w0, [sp, #63]
  40ff04:	cmp	w0, #0x0
  40ff08:	b.eq	40ff14 <__fxstatat@plt+0xdcd4>  // b.none
  40ff0c:	mov	x0, #0xfffffffffffffffe    	// #-2
  40ff10:	b	40ff18 <__fxstatat@plt+0xdcd8>
  40ff14:	ldr	x0, [sp, #64]
  40ff18:	ldp	x29, x30, [sp], #80
  40ff1c:	ret
  40ff20:	stp	x29, x30, [sp, #-80]!
  40ff24:	mov	x29, sp
  40ff28:	str	x19, [sp, #16]
  40ff2c:	str	x0, [sp, #56]
  40ff30:	str	x1, [sp, #48]
  40ff34:	str	x2, [sp, #40]
  40ff38:	ldr	x0, [sp, #40]
  40ff3c:	cmn	x0, #0x1
  40ff40:	b.ne	40ff54 <__fxstatat@plt+0xdd14>  // b.any
  40ff44:	adrp	x0, 416000 <__fxstatat@plt+0x13dc0>
  40ff48:	add	x0, x0, #0x960
  40ff4c:	bl	402210 <gettext@plt>
  40ff50:	b	40ff60 <__fxstatat@plt+0xdd20>
  40ff54:	adrp	x0, 416000 <__fxstatat@plt+0x13dc0>
  40ff58:	add	x0, x0, #0x980
  40ff5c:	bl	402210 <gettext@plt>
  40ff60:	str	x0, [sp, #72]
  40ff64:	ldr	x2, [sp, #48]
  40ff68:	mov	w1, #0x8                   	// #8
  40ff6c:	mov	w0, #0x0                   	// #0
  40ff70:	bl	40cdb8 <__fxstatat@plt+0xab78>
  40ff74:	mov	x19, x0
  40ff78:	ldr	x1, [sp, #56]
  40ff7c:	mov	w0, #0x1                   	// #1
  40ff80:	bl	40d16c <__fxstatat@plt+0xaf2c>
  40ff84:	mov	x4, x0
  40ff88:	mov	x3, x19
  40ff8c:	ldr	x2, [sp, #72]
  40ff90:	mov	w1, #0x0                   	// #0
  40ff94:	mov	w0, #0x0                   	// #0
  40ff98:	bl	401d40 <error@plt>
  40ff9c:	nop
  40ffa0:	ldr	x19, [sp, #16]
  40ffa4:	ldp	x29, x30, [sp], #80
  40ffa8:	ret
  40ffac:	stp	x29, x30, [sp, #-80]!
  40ffb0:	mov	x29, sp
  40ffb4:	str	x19, [sp, #16]
  40ffb8:	str	x0, [sp, #56]
  40ffbc:	str	x1, [sp, #48]
  40ffc0:	str	x2, [sp, #40]
  40ffc4:	str	xzr, [sp, #64]
  40ffc8:	adrp	x0, 416000 <__fxstatat@plt+0x13dc0>
  40ffcc:	add	x0, x0, #0x9a0
  40ffd0:	bl	402210 <gettext@plt>
  40ffd4:	mov	x2, x0
  40ffd8:	adrp	x0, 42a000 <__fxstatat@plt+0x27dc0>
  40ffdc:	add	x0, x0, #0x5a8
  40ffe0:	ldr	x0, [x0]
  40ffe4:	mov	x1, x0
  40ffe8:	mov	x0, x2
  40ffec:	bl	402160 <fputs_unlocked@plt>
  40fff0:	str	xzr, [sp, #72]
  40fff4:	b	4100c8 <__fxstatat@plt+0xde88>
  40fff8:	ldr	x0, [sp, #72]
  40fffc:	cmp	x0, #0x0
  410000:	b.eq	410030 <__fxstatat@plt+0xddf0>  // b.none
  410004:	ldr	x1, [sp, #40]
  410008:	ldr	x0, [sp, #72]
  41000c:	mul	x0, x1, x0
  410010:	ldr	x1, [sp, #48]
  410014:	add	x0, x1, x0
  410018:	ldr	x2, [sp, #40]
  41001c:	mov	x1, x0
  410020:	ldr	x0, [sp, #64]
  410024:	bl	401fd0 <memcmp@plt>
  410028:	cmp	w0, #0x0
  41002c:	b.eq	410084 <__fxstatat@plt+0xde44>  // b.none
  410030:	adrp	x0, 42a000 <__fxstatat@plt+0x27dc0>
  410034:	add	x0, x0, #0x5a8
  410038:	ldr	x19, [x0]
  41003c:	ldr	x0, [sp, #72]
  410040:	lsl	x0, x0, #3
  410044:	ldr	x1, [sp, #56]
  410048:	add	x0, x1, x0
  41004c:	ldr	x0, [x0]
  410050:	bl	40d194 <__fxstatat@plt+0xaf54>
  410054:	mov	x2, x0
  410058:	adrp	x0, 416000 <__fxstatat@plt+0x13dc0>
  41005c:	add	x1, x0, #0x9b8
  410060:	mov	x0, x19
  410064:	bl	402220 <fprintf@plt>
  410068:	ldr	x1, [sp, #40]
  41006c:	ldr	x0, [sp, #72]
  410070:	mul	x0, x1, x0
  410074:	ldr	x1, [sp, #48]
  410078:	add	x0, x1, x0
  41007c:	str	x0, [sp, #64]
  410080:	b	4100bc <__fxstatat@plt+0xde7c>
  410084:	adrp	x0, 42a000 <__fxstatat@plt+0x27dc0>
  410088:	add	x0, x0, #0x5a8
  41008c:	ldr	x19, [x0]
  410090:	ldr	x0, [sp, #72]
  410094:	lsl	x0, x0, #3
  410098:	ldr	x1, [sp, #56]
  41009c:	add	x0, x1, x0
  4100a0:	ldr	x0, [x0]
  4100a4:	bl	40d194 <__fxstatat@plt+0xaf54>
  4100a8:	mov	x2, x0
  4100ac:	adrp	x0, 416000 <__fxstatat@plt+0x13dc0>
  4100b0:	add	x1, x0, #0x9c0
  4100b4:	mov	x0, x19
  4100b8:	bl	402220 <fprintf@plt>
  4100bc:	ldr	x0, [sp, #72]
  4100c0:	add	x0, x0, #0x1
  4100c4:	str	x0, [sp, #72]
  4100c8:	ldr	x0, [sp, #72]
  4100cc:	lsl	x0, x0, #3
  4100d0:	ldr	x1, [sp, #56]
  4100d4:	add	x0, x1, x0
  4100d8:	ldr	x0, [x0]
  4100dc:	cmp	x0, #0x0
  4100e0:	b.ne	40fff8 <__fxstatat@plt+0xddb8>  // b.any
  4100e4:	adrp	x0, 42a000 <__fxstatat@plt+0x27dc0>
  4100e8:	add	x0, x0, #0x5a8
  4100ec:	ldr	x0, [x0]
  4100f0:	mov	x1, x0
  4100f4:	mov	w0, #0xa                   	// #10
  4100f8:	bl	401e20 <putc_unlocked@plt>
  4100fc:	nop
  410100:	ldr	x19, [sp, #16]
  410104:	ldp	x29, x30, [sp], #80
  410108:	ret
  41010c:	stp	x29, x30, [sp, #-80]!
  410110:	mov	x29, sp
  410114:	str	x0, [sp, #56]
  410118:	str	x1, [sp, #48]
  41011c:	str	x2, [sp, #40]
  410120:	str	x3, [sp, #32]
  410124:	str	x4, [sp, #24]
  410128:	str	x5, [sp, #16]
  41012c:	ldr	x3, [sp, #24]
  410130:	ldr	x2, [sp, #32]
  410134:	ldr	x1, [sp, #40]
  410138:	ldr	x0, [sp, #48]
  41013c:	bl	40fddc <__fxstatat@plt+0xdb9c>
  410140:	str	x0, [sp, #72]
  410144:	ldr	x0, [sp, #72]
  410148:	cmp	x0, #0x0
  41014c:	b.lt	410158 <__fxstatat@plt+0xdf18>  // b.tstop
  410150:	ldr	x0, [sp, #72]
  410154:	b	410184 <__fxstatat@plt+0xdf44>
  410158:	ldr	x2, [sp, #72]
  41015c:	ldr	x1, [sp, #48]
  410160:	ldr	x0, [sp, #56]
  410164:	bl	40ff20 <__fxstatat@plt+0xdce0>
  410168:	ldr	x2, [sp, #24]
  41016c:	ldr	x1, [sp, #32]
  410170:	ldr	x0, [sp, #40]
  410174:	bl	40ffac <__fxstatat@plt+0xdd6c>
  410178:	ldr	x0, [sp, #16]
  41017c:	blr	x0
  410180:	mov	x0, #0xffffffffffffffff    	// #-1
  410184:	ldp	x29, x30, [sp], #80
  410188:	ret
  41018c:	stp	x29, x30, [sp, #-64]!
  410190:	mov	x29, sp
  410194:	str	x0, [sp, #40]
  410198:	str	x1, [sp, #32]
  41019c:	str	x2, [sp, #24]
  4101a0:	str	x3, [sp, #16]
  4101a4:	str	xzr, [sp, #56]
  4101a8:	b	4101fc <__fxstatat@plt+0xdfbc>
  4101ac:	ldr	x1, [sp, #16]
  4101b0:	ldr	x0, [sp, #56]
  4101b4:	mul	x0, x1, x0
  4101b8:	ldr	x1, [sp, #24]
  4101bc:	add	x0, x1, x0
  4101c0:	ldr	x2, [sp, #16]
  4101c4:	mov	x1, x0
  4101c8:	ldr	x0, [sp, #40]
  4101cc:	bl	401fd0 <memcmp@plt>
  4101d0:	cmp	w0, #0x0
  4101d4:	b.ne	4101f0 <__fxstatat@plt+0xdfb0>  // b.any
  4101d8:	ldr	x0, [sp, #56]
  4101dc:	lsl	x0, x0, #3
  4101e0:	ldr	x1, [sp, #32]
  4101e4:	add	x0, x1, x0
  4101e8:	ldr	x0, [x0]
  4101ec:	b	41021c <__fxstatat@plt+0xdfdc>
  4101f0:	ldr	x0, [sp, #56]
  4101f4:	add	x0, x0, #0x1
  4101f8:	str	x0, [sp, #56]
  4101fc:	ldr	x0, [sp, #56]
  410200:	lsl	x0, x0, #3
  410204:	ldr	x1, [sp, #32]
  410208:	add	x0, x1, x0
  41020c:	ldr	x0, [x0]
  410210:	cmp	x0, #0x0
  410214:	b.ne	4101ac <__fxstatat@plt+0xdf6c>  // b.any
  410218:	mov	x0, #0x0                   	// #0
  41021c:	ldp	x29, x30, [sp], #64
  410220:	ret
  410224:	sub	sp, sp, #0x10
  410228:	str	x0, [sp, #8]
  41022c:	str	w1, [sp, #4]
  410230:	ldr	w0, [sp, #4]
  410234:	ldr	x1, [sp, #8]
  410238:	neg	w0, w0
  41023c:	ror	x0, x1, x0
  410240:	add	sp, sp, #0x10
  410244:	ret
  410248:	sub	sp, sp, #0x10
  41024c:	str	x0, [sp, #8]
  410250:	str	w1, [sp, #4]
  410254:	ldr	w0, [sp, #4]
  410258:	ldr	x1, [sp, #8]
  41025c:	ror	x0, x1, x0
  410260:	add	sp, sp, #0x10
  410264:	ret
  410268:	sub	sp, sp, #0x10
  41026c:	str	w0, [sp, #12]
  410270:	str	w1, [sp, #8]
  410274:	ldr	w0, [sp, #8]
  410278:	ldr	w1, [sp, #12]
  41027c:	neg	w0, w0
  410280:	ror	w0, w1, w0
  410284:	add	sp, sp, #0x10
  410288:	ret
  41028c:	sub	sp, sp, #0x10
  410290:	str	w0, [sp, #12]
  410294:	str	w1, [sp, #8]
  410298:	ldr	w0, [sp, #8]
  41029c:	ldr	w1, [sp, #12]
  4102a0:	ror	w0, w1, w0
  4102a4:	add	sp, sp, #0x10
  4102a8:	ret
  4102ac:	sub	sp, sp, #0x10
  4102b0:	str	x0, [sp, #8]
  4102b4:	str	w1, [sp, #4]
  4102b8:	ldr	w0, [sp, #4]
  4102bc:	ldr	x1, [sp, #8]
  4102c0:	lsl	x1, x1, x0
  4102c4:	ldr	w0, [sp, #4]
  4102c8:	mov	w2, #0x40                  	// #64
  4102cc:	sub	w0, w2, w0
  4102d0:	ldr	x2, [sp, #8]
  4102d4:	lsr	x0, x2, x0
  4102d8:	orr	x0, x1, x0
  4102dc:	add	sp, sp, #0x10
  4102e0:	ret
  4102e4:	sub	sp, sp, #0x10
  4102e8:	str	x0, [sp, #8]
  4102ec:	str	w1, [sp, #4]
  4102f0:	ldr	w0, [sp, #4]
  4102f4:	ldr	x1, [sp, #8]
  4102f8:	lsr	x1, x1, x0
  4102fc:	ldr	w0, [sp, #4]
  410300:	mov	w2, #0x40                  	// #64
  410304:	sub	w0, w2, w0
  410308:	ldr	x2, [sp, #8]
  41030c:	lsl	x0, x2, x0
  410310:	orr	x0, x1, x0
  410314:	add	sp, sp, #0x10
  410318:	ret
  41031c:	sub	sp, sp, #0x10
  410320:	strh	w0, [sp, #14]
  410324:	str	w1, [sp, #8]
  410328:	ldrh	w1, [sp, #14]
  41032c:	ldr	w0, [sp, #8]
  410330:	lsl	w0, w1, w0
  410334:	sxth	w1, w0
  410338:	ldrh	w2, [sp, #14]
  41033c:	mov	w3, #0x10                  	// #16
  410340:	ldr	w0, [sp, #8]
  410344:	sub	w0, w3, w0
  410348:	asr	w0, w2, w0
  41034c:	sxth	w0, w0
  410350:	orr	w0, w1, w0
  410354:	sxth	w0, w0
  410358:	and	w0, w0, #0xffff
  41035c:	add	sp, sp, #0x10
  410360:	ret
  410364:	sub	sp, sp, #0x10
  410368:	strh	w0, [sp, #14]
  41036c:	str	w1, [sp, #8]
  410370:	ldrh	w1, [sp, #14]
  410374:	ldr	w0, [sp, #8]
  410378:	asr	w0, w1, w0
  41037c:	sxth	w1, w0
  410380:	ldrh	w2, [sp, #14]
  410384:	mov	w3, #0x10                  	// #16
  410388:	ldr	w0, [sp, #8]
  41038c:	sub	w0, w3, w0
  410390:	lsl	w0, w2, w0
  410394:	sxth	w0, w0
  410398:	orr	w0, w1, w0
  41039c:	sxth	w0, w0
  4103a0:	and	w0, w0, #0xffff
  4103a4:	add	sp, sp, #0x10
  4103a8:	ret
  4103ac:	sub	sp, sp, #0x10
  4103b0:	strb	w0, [sp, #15]
  4103b4:	str	w1, [sp, #8]
  4103b8:	ldrb	w1, [sp, #15]
  4103bc:	ldr	w0, [sp, #8]
  4103c0:	lsl	w0, w1, w0
  4103c4:	sxtb	w1, w0
  4103c8:	ldrb	w2, [sp, #15]
  4103cc:	mov	w3, #0x8                   	// #8
  4103d0:	ldr	w0, [sp, #8]
  4103d4:	sub	w0, w3, w0
  4103d8:	asr	w0, w2, w0
  4103dc:	sxtb	w0, w0
  4103e0:	orr	w0, w1, w0
  4103e4:	sxtb	w0, w0
  4103e8:	and	w0, w0, #0xff
  4103ec:	add	sp, sp, #0x10
  4103f0:	ret
  4103f4:	sub	sp, sp, #0x10
  4103f8:	strb	w0, [sp, #15]
  4103fc:	str	w1, [sp, #8]
  410400:	ldrb	w1, [sp, #15]
  410404:	ldr	w0, [sp, #8]
  410408:	asr	w0, w1, w0
  41040c:	sxtb	w1, w0
  410410:	ldrb	w2, [sp, #15]
  410414:	mov	w3, #0x8                   	// #8
  410418:	ldr	w0, [sp, #8]
  41041c:	sub	w0, w3, w0
  410420:	lsl	w0, w2, w0
  410424:	sxtb	w0, w0
  410428:	orr	w0, w1, w0
  41042c:	sxtb	w0, w0
  410430:	and	w0, w0, #0xff
  410434:	add	sp, sp, #0x10
  410438:	ret
  41043c:	stp	x29, x30, [sp, #-64]!
  410440:	mov	x29, sp
  410444:	stp	x19, x20, [sp, #16]
  410448:	str	x0, [sp, #40]
  41044c:	str	x1, [sp, #32]
  410450:	ldr	x20, [sp, #40]
  410454:	ldr	x19, [sp, #32]
  410458:	cmp	x20, x19
  41045c:	b.ne	410468 <__fxstatat@plt+0xe228>  // b.any
  410460:	mov	w0, #0x0                   	// #0
  410464:	b	4104b8 <__fxstatat@plt+0xe278>
  410468:	ldrb	w0, [x20]
  41046c:	bl	406ce8 <__fxstatat@plt+0x4aa8>
  410470:	strb	w0, [sp, #63]
  410474:	ldrb	w0, [x19]
  410478:	bl	406ce8 <__fxstatat@plt+0x4aa8>
  41047c:	strb	w0, [sp, #62]
  410480:	ldrb	w0, [sp, #63]
  410484:	cmp	w0, #0x0
  410488:	b.eq	4104a8 <__fxstatat@plt+0xe268>  // b.none
  41048c:	add	x20, x20, #0x1
  410490:	add	x19, x19, #0x1
  410494:	ldrb	w1, [sp, #63]
  410498:	ldrb	w0, [sp, #62]
  41049c:	cmp	w1, w0
  4104a0:	b.eq	410468 <__fxstatat@plt+0xe228>  // b.none
  4104a4:	b	4104ac <__fxstatat@plt+0xe26c>
  4104a8:	nop
  4104ac:	ldrb	w1, [sp, #63]
  4104b0:	ldrb	w0, [sp, #62]
  4104b4:	sub	w0, w1, w0
  4104b8:	ldp	x19, x20, [sp, #16]
  4104bc:	ldp	x29, x30, [sp], #64
  4104c0:	ret
  4104c4:	stp	x29, x30, [sp, #-48]!
  4104c8:	mov	x29, sp
  4104cc:	str	x0, [sp, #24]
  4104d0:	ldr	x0, [sp, #24]
  4104d4:	bl	401de0 <__fpending@plt>
  4104d8:	cmp	x0, #0x0
  4104dc:	cset	w0, ne  // ne = any
  4104e0:	strb	w0, [sp, #47]
  4104e4:	ldr	x0, [sp, #24]
  4104e8:	bl	401d70 <ferror_unlocked@plt>
  4104ec:	cmp	w0, #0x0
  4104f0:	cset	w0, ne  // ne = any
  4104f4:	strb	w0, [sp, #46]
  4104f8:	ldr	x0, [sp, #24]
  4104fc:	bl	410808 <__fxstatat@plt+0xe5c8>
  410500:	cmp	w0, #0x0
  410504:	cset	w0, ne  // ne = any
  410508:	strb	w0, [sp, #45]
  41050c:	ldrb	w0, [sp, #46]
  410510:	cmp	w0, #0x0
  410514:	b.ne	410540 <__fxstatat@plt+0xe300>  // b.any
  410518:	ldrb	w0, [sp, #45]
  41051c:	cmp	w0, #0x0
  410520:	b.eq	410564 <__fxstatat@plt+0xe324>  // b.none
  410524:	ldrb	w0, [sp, #47]
  410528:	cmp	w0, #0x0
  41052c:	b.ne	410540 <__fxstatat@plt+0xe300>  // b.any
  410530:	bl	4021d0 <__errno_location@plt>
  410534:	ldr	w0, [x0]
  410538:	cmp	w0, #0x9
  41053c:	b.eq	410564 <__fxstatat@plt+0xe324>  // b.none
  410540:	ldrb	w0, [sp, #45]
  410544:	eor	w0, w0, #0x1
  410548:	and	w0, w0, #0xff
  41054c:	cmp	w0, #0x0
  410550:	b.eq	41055c <__fxstatat@plt+0xe31c>  // b.none
  410554:	bl	4021d0 <__errno_location@plt>
  410558:	str	wzr, [x0]
  41055c:	mov	w0, #0xffffffff            	// #-1
  410560:	b	410568 <__fxstatat@plt+0xe328>
  410564:	mov	w0, #0x0                   	// #0
  410568:	ldp	x29, x30, [sp], #48
  41056c:	ret
  410570:	stp	x29, x30, [sp, #-256]!
  410574:	mov	x29, sp
  410578:	str	x0, [sp, #24]
  41057c:	str	w1, [sp, #20]
  410580:	str	x2, [sp, #208]
  410584:	str	x3, [sp, #216]
  410588:	str	x4, [sp, #224]
  41058c:	str	x5, [sp, #232]
  410590:	str	x6, [sp, #240]
  410594:	str	x7, [sp, #248]
  410598:	str	q0, [sp, #80]
  41059c:	str	q1, [sp, #96]
  4105a0:	str	q2, [sp, #112]
  4105a4:	str	q3, [sp, #128]
  4105a8:	str	q4, [sp, #144]
  4105ac:	str	q5, [sp, #160]
  4105b0:	str	q6, [sp, #176]
  4105b4:	str	q7, [sp, #192]
  4105b8:	str	wzr, [sp, #76]
  4105bc:	ldr	w0, [sp, #20]
  4105c0:	and	w0, w0, #0x40
  4105c4:	cmp	w0, #0x0
  4105c8:	b.eq	41064c <__fxstatat@plt+0xe40c>  // b.none
  4105cc:	add	x0, sp, #0x100
  4105d0:	str	x0, [sp, #40]
  4105d4:	add	x0, sp, #0x100
  4105d8:	str	x0, [sp, #48]
  4105dc:	add	x0, sp, #0xd0
  4105e0:	str	x0, [sp, #56]
  4105e4:	mov	w0, #0xffffffd0            	// #-48
  4105e8:	str	w0, [sp, #64]
  4105ec:	mov	w0, #0xffffff80            	// #-128
  4105f0:	str	w0, [sp, #68]
  4105f4:	ldr	w1, [sp, #64]
  4105f8:	ldr	x0, [sp, #40]
  4105fc:	cmp	w1, #0x0
  410600:	b.lt	410614 <__fxstatat@plt+0xe3d4>  // b.tstop
  410604:	add	x1, x0, #0xb
  410608:	and	x1, x1, #0xfffffffffffffff8
  41060c:	str	x1, [sp, #40]
  410610:	b	410644 <__fxstatat@plt+0xe404>
  410614:	add	w2, w1, #0x8
  410618:	str	w2, [sp, #64]
  41061c:	ldr	w2, [sp, #64]
  410620:	cmp	w2, #0x0
  410624:	b.le	410638 <__fxstatat@plt+0xe3f8>
  410628:	add	x1, x0, #0xb
  41062c:	and	x1, x1, #0xfffffffffffffff8
  410630:	str	x1, [sp, #40]
  410634:	b	410644 <__fxstatat@plt+0xe404>
  410638:	ldr	x2, [sp, #48]
  41063c:	sxtw	x0, w1
  410640:	add	x0, x2, x0
  410644:	ldr	w0, [x0]
  410648:	str	w0, [sp, #76]
  41064c:	ldr	w2, [sp, #76]
  410650:	ldr	w1, [sp, #20]
  410654:	ldr	x0, [sp, #24]
  410658:	bl	401e80 <open@plt>
  41065c:	bl	4107a0 <__fxstatat@plt+0xe560>
  410660:	ldp	x29, x30, [sp], #256
  410664:	ret
  410668:	stp	x29, x30, [sp, #-48]!
  41066c:	mov	x29, sp
  410670:	str	w0, [sp, #28]
  410674:	mov	w0, #0x1                   	// #1
  410678:	strb	w0, [sp, #47]
  41067c:	mov	x1, #0x0                   	// #0
  410680:	ldr	w0, [sp, #28]
  410684:	bl	402230 <setlocale@plt>
  410688:	str	x0, [sp, #32]
  41068c:	ldr	x0, [sp, #32]
  410690:	cmp	x0, #0x0
  410694:	b.eq	4106cc <__fxstatat@plt+0xe48c>  // b.none
  410698:	adrp	x0, 416000 <__fxstatat@plt+0x13dc0>
  41069c:	add	x1, x0, #0x9c8
  4106a0:	ldr	x0, [sp, #32]
  4106a4:	bl	402000 <strcmp@plt>
  4106a8:	cmp	w0, #0x0
  4106ac:	b.eq	4106c8 <__fxstatat@plt+0xe488>  // b.none
  4106b0:	adrp	x0, 416000 <__fxstatat@plt+0x13dc0>
  4106b4:	add	x1, x0, #0x9d0
  4106b8:	ldr	x0, [sp, #32]
  4106bc:	bl	402000 <strcmp@plt>
  4106c0:	cmp	w0, #0x0
  4106c4:	b.ne	4106cc <__fxstatat@plt+0xe48c>  // b.any
  4106c8:	strb	wzr, [sp, #47]
  4106cc:	ldrb	w0, [sp, #47]
  4106d0:	ldp	x29, x30, [sp], #48
  4106d4:	ret
  4106d8:	sub	sp, sp, #0x20
  4106dc:	str	x0, [sp, #8]
  4106e0:	str	x1, [sp]
  4106e4:	str	xzr, [sp, #16]
  4106e8:	ldr	x0, [sp, #8]
  4106ec:	str	x0, [sp, #24]
  4106f0:	b	41071c <__fxstatat@plt+0xe4dc>
  4106f4:	ldr	x0, [sp, #24]
  4106f8:	ldrb	w0, [x0]
  4106fc:	and	x1, x0, #0xff
  410700:	ldr	x0, [sp, #16]
  410704:	ror	x0, x0, #55
  410708:	add	x0, x1, x0
  41070c:	str	x0, [sp, #16]
  410710:	ldr	x0, [sp, #24]
  410714:	add	x0, x0, #0x1
  410718:	str	x0, [sp, #24]
  41071c:	ldr	x0, [sp, #24]
  410720:	ldrb	w0, [x0]
  410724:	cmp	w0, #0x0
  410728:	b.ne	4106f4 <__fxstatat@plt+0xe4b4>  // b.any
  41072c:	ldr	x0, [sp, #16]
  410730:	ldr	x1, [sp]
  410734:	udiv	x2, x0, x1
  410738:	ldr	x1, [sp]
  41073c:	mul	x1, x2, x1
  410740:	sub	x0, x0, x1
  410744:	add	sp, sp, #0x20
  410748:	ret
  41074c:	stp	x29, x30, [sp, #-32]!
  410750:	mov	x29, sp
  410754:	mov	w0, #0xe                   	// #14
  410758:	bl	401e40 <nl_langinfo@plt>
  41075c:	str	x0, [sp, #24]
  410760:	ldr	x0, [sp, #24]
  410764:	cmp	x0, #0x0
  410768:	b.ne	410778 <__fxstatat@plt+0xe538>  // b.any
  41076c:	adrp	x0, 416000 <__fxstatat@plt+0x13dc0>
  410770:	add	x0, x0, #0x9d8
  410774:	str	x0, [sp, #24]
  410778:	ldr	x0, [sp, #24]
  41077c:	ldrb	w0, [x0]
  410780:	cmp	w0, #0x0
  410784:	b.ne	410794 <__fxstatat@plt+0xe554>  // b.any
  410788:	adrp	x0, 416000 <__fxstatat@plt+0x13dc0>
  41078c:	add	x0, x0, #0x9e0
  410790:	str	x0, [sp, #24]
  410794:	ldr	x0, [sp, #24]
  410798:	ldp	x29, x30, [sp], #32
  41079c:	ret
  4107a0:	stp	x29, x30, [sp, #-48]!
  4107a4:	mov	x29, sp
  4107a8:	str	w0, [sp, #28]
  4107ac:	ldr	w0, [sp, #28]
  4107b0:	cmp	w0, #0x0
  4107b4:	b.lt	4107fc <__fxstatat@plt+0xe5bc>  // b.tstop
  4107b8:	ldr	w0, [sp, #28]
  4107bc:	cmp	w0, #0x2
  4107c0:	b.gt	4107fc <__fxstatat@plt+0xe5bc>
  4107c4:	ldr	w0, [sp, #28]
  4107c8:	bl	410a0c <__fxstatat@plt+0xe7cc>
  4107cc:	str	w0, [sp, #44]
  4107d0:	bl	4021d0 <__errno_location@plt>
  4107d4:	ldr	w0, [x0]
  4107d8:	str	w0, [sp, #40]
  4107dc:	ldr	w0, [sp, #28]
  4107e0:	bl	401f50 <close@plt>
  4107e4:	bl	4021d0 <__errno_location@plt>
  4107e8:	mov	x1, x0
  4107ec:	ldr	w0, [sp, #40]
  4107f0:	str	w0, [x1]
  4107f4:	ldr	w0, [sp, #44]
  4107f8:	str	w0, [sp, #28]
  4107fc:	ldr	w0, [sp, #28]
  410800:	ldp	x29, x30, [sp], #48
  410804:	ret
  410808:	stp	x29, x30, [sp, #-48]!
  41080c:	mov	x29, sp
  410810:	str	x0, [sp, #24]
  410814:	str	wzr, [sp, #44]
  410818:	str	wzr, [sp, #40]
  41081c:	ldr	x0, [sp, #24]
  410820:	bl	401e10 <fileno@plt>
  410824:	str	w0, [sp, #36]
  410828:	ldr	w0, [sp, #36]
  41082c:	cmp	w0, #0x0
  410830:	b.ge	410840 <__fxstatat@plt+0xe600>  // b.tcont
  410834:	ldr	x0, [sp, #24]
  410838:	bl	401e30 <fclose@plt>
  41083c:	b	4108bc <__fxstatat@plt+0xe67c>
  410840:	ldr	x0, [sp, #24]
  410844:	bl	402170 <__freading@plt>
  410848:	cmp	w0, #0x0
  41084c:	b.eq	41086c <__fxstatat@plt+0xe62c>  // b.none
  410850:	ldr	x0, [sp, #24]
  410854:	bl	401e10 <fileno@plt>
  410858:	mov	w2, #0x1                   	// #1
  41085c:	mov	x1, #0x0                   	// #0
  410860:	bl	401dd0 <lseek@plt>
  410864:	cmn	x0, #0x1
  410868:	b.eq	410888 <__fxstatat@plt+0xe648>  // b.none
  41086c:	ldr	x0, [sp, #24]
  410870:	bl	410900 <__fxstatat@plt+0xe6c0>
  410874:	cmp	w0, #0x0
  410878:	b.eq	410888 <__fxstatat@plt+0xe648>  // b.none
  41087c:	bl	4021d0 <__errno_location@plt>
  410880:	ldr	w0, [x0]
  410884:	str	w0, [sp, #44]
  410888:	ldr	x0, [sp, #24]
  41088c:	bl	401e30 <fclose@plt>
  410890:	str	w0, [sp, #40]
  410894:	ldr	w0, [sp, #44]
  410898:	cmp	w0, #0x0
  41089c:	b.eq	4108b8 <__fxstatat@plt+0xe678>  // b.none
  4108a0:	bl	4021d0 <__errno_location@plt>
  4108a4:	mov	x1, x0
  4108a8:	ldr	w0, [sp, #44]
  4108ac:	str	w0, [x1]
  4108b0:	mov	w0, #0xffffffff            	// #-1
  4108b4:	str	w0, [sp, #40]
  4108b8:	ldr	w0, [sp, #40]
  4108bc:	ldp	x29, x30, [sp], #48
  4108c0:	ret
  4108c4:	stp	x29, x30, [sp, #-32]!
  4108c8:	mov	x29, sp
  4108cc:	str	x0, [sp, #24]
  4108d0:	ldr	x0, [sp, #24]
  4108d4:	ldr	w0, [x0]
  4108d8:	and	w0, w0, #0x100
  4108dc:	cmp	w0, #0x0
  4108e0:	b.eq	4108f4 <__fxstatat@plt+0xe6b4>  // b.none
  4108e4:	mov	w2, #0x1                   	// #1
  4108e8:	mov	x1, #0x0                   	// #0
  4108ec:	ldr	x0, [sp, #24]
  4108f0:	bl	41094c <__fxstatat@plt+0xe70c>
  4108f4:	nop
  4108f8:	ldp	x29, x30, [sp], #32
  4108fc:	ret
  410900:	stp	x29, x30, [sp, #-32]!
  410904:	mov	x29, sp
  410908:	str	x0, [sp, #24]
  41090c:	ldr	x0, [sp, #24]
  410910:	cmp	x0, #0x0
  410914:	b.eq	410928 <__fxstatat@plt+0xe6e8>  // b.none
  410918:	ldr	x0, [sp, #24]
  41091c:	bl	402170 <__freading@plt>
  410920:	cmp	w0, #0x0
  410924:	b.ne	410934 <__fxstatat@plt+0xe6f4>  // b.any
  410928:	ldr	x0, [sp, #24]
  41092c:	bl	4020f0 <fflush@plt>
  410930:	b	410944 <__fxstatat@plt+0xe704>
  410934:	ldr	x0, [sp, #24]
  410938:	bl	4108c4 <__fxstatat@plt+0xe684>
  41093c:	ldr	x0, [sp, #24]
  410940:	bl	4020f0 <fflush@plt>
  410944:	ldp	x29, x30, [sp], #32
  410948:	ret
  41094c:	stp	x29, x30, [sp, #-64]!
  410950:	mov	x29, sp
  410954:	str	x0, [sp, #40]
  410958:	str	x1, [sp, #32]
  41095c:	str	w2, [sp, #28]
  410960:	ldr	x0, [sp, #40]
  410964:	ldr	x1, [x0, #16]
  410968:	ldr	x0, [sp, #40]
  41096c:	ldr	x0, [x0, #8]
  410970:	cmp	x1, x0
  410974:	b.ne	4109f4 <__fxstatat@plt+0xe7b4>  // b.any
  410978:	ldr	x0, [sp, #40]
  41097c:	ldr	x1, [x0, #40]
  410980:	ldr	x0, [sp, #40]
  410984:	ldr	x0, [x0, #32]
  410988:	cmp	x1, x0
  41098c:	b.ne	4109f4 <__fxstatat@plt+0xe7b4>  // b.any
  410990:	ldr	x0, [sp, #40]
  410994:	ldr	x0, [x0, #72]
  410998:	cmp	x0, #0x0
  41099c:	b.ne	4109f4 <__fxstatat@plt+0xe7b4>  // b.any
  4109a0:	ldr	x0, [sp, #40]
  4109a4:	bl	401e10 <fileno@plt>
  4109a8:	ldr	w2, [sp, #28]
  4109ac:	ldr	x1, [sp, #32]
  4109b0:	bl	401dd0 <lseek@plt>
  4109b4:	str	x0, [sp, #56]
  4109b8:	ldr	x0, [sp, #56]
  4109bc:	cmn	x0, #0x1
  4109c0:	b.ne	4109cc <__fxstatat@plt+0xe78c>  // b.any
  4109c4:	mov	w0, #0xffffffff            	// #-1
  4109c8:	b	410a04 <__fxstatat@plt+0xe7c4>
  4109cc:	ldr	x0, [sp, #40]
  4109d0:	ldr	w0, [x0]
  4109d4:	and	w1, w0, #0xffffffef
  4109d8:	ldr	x0, [sp, #40]
  4109dc:	str	w1, [x0]
  4109e0:	ldr	x0, [sp, #40]
  4109e4:	ldr	x1, [sp, #56]
  4109e8:	str	x1, [x0, #144]
  4109ec:	mov	w0, #0x0                   	// #0
  4109f0:	b	410a04 <__fxstatat@plt+0xe7c4>
  4109f4:	ldr	w2, [sp, #28]
  4109f8:	ldr	x1, [sp, #32]
  4109fc:	ldr	x0, [sp, #40]
  410a00:	bl	402020 <fseeko@plt>
  410a04:	ldp	x29, x30, [sp], #64
  410a08:	ret
  410a0c:	stp	x29, x30, [sp, #-32]!
  410a10:	mov	x29, sp
  410a14:	str	w0, [sp, #28]
  410a18:	mov	w2, #0x3                   	// #3
  410a1c:	mov	w1, #0x0                   	// #0
  410a20:	ldr	w0, [sp, #28]
  410a24:	bl	410a30 <__fxstatat@plt+0xe7f0>
  410a28:	ldp	x29, x30, [sp], #32
  410a2c:	ret
  410a30:	stp	x29, x30, [sp, #-272]!
  410a34:	mov	x29, sp
  410a38:	str	w0, [sp, #28]
  410a3c:	str	w1, [sp, #24]
  410a40:	str	x2, [sp, #224]
  410a44:	str	x3, [sp, #232]
  410a48:	str	x4, [sp, #240]
  410a4c:	str	x5, [sp, #248]
  410a50:	str	x6, [sp, #256]
  410a54:	str	x7, [sp, #264]
  410a58:	str	q0, [sp, #96]
  410a5c:	str	q1, [sp, #112]
  410a60:	str	q2, [sp, #128]
  410a64:	str	q3, [sp, #144]
  410a68:	str	q4, [sp, #160]
  410a6c:	str	q5, [sp, #176]
  410a70:	str	q6, [sp, #192]
  410a74:	str	q7, [sp, #208]
  410a78:	mov	w0, #0xffffffff            	// #-1
  410a7c:	str	w0, [sp, #92]
  410a80:	add	x0, sp, #0x110
  410a84:	str	x0, [sp, #40]
  410a88:	add	x0, sp, #0x110
  410a8c:	str	x0, [sp, #48]
  410a90:	add	x0, sp, #0xe0
  410a94:	str	x0, [sp, #56]
  410a98:	mov	w0, #0xffffffd0            	// #-48
  410a9c:	str	w0, [sp, #64]
  410aa0:	mov	w0, #0xffffff80            	// #-128
  410aa4:	str	w0, [sp, #68]
  410aa8:	ldr	w0, [sp, #24]
  410aac:	cmp	w0, #0x0
  410ab0:	b.eq	410ac4 <__fxstatat@plt+0xe884>  // b.none
  410ab4:	ldr	w0, [sp, #24]
  410ab8:	cmp	w0, #0x406
  410abc:	b.eq	410b30 <__fxstatat@plt+0xe8f0>  // b.none
  410ac0:	b	410b9c <__fxstatat@plt+0xe95c>
  410ac4:	ldr	w1, [sp, #64]
  410ac8:	ldr	x0, [sp, #40]
  410acc:	cmp	w1, #0x0
  410ad0:	b.lt	410ae4 <__fxstatat@plt+0xe8a4>  // b.tstop
  410ad4:	add	x1, x0, #0xb
  410ad8:	and	x1, x1, #0xfffffffffffffff8
  410adc:	str	x1, [sp, #40]
  410ae0:	b	410b14 <__fxstatat@plt+0xe8d4>
  410ae4:	add	w2, w1, #0x8
  410ae8:	str	w2, [sp, #64]
  410aec:	ldr	w2, [sp, #64]
  410af0:	cmp	w2, #0x0
  410af4:	b.le	410b08 <__fxstatat@plt+0xe8c8>
  410af8:	add	x1, x0, #0xb
  410afc:	and	x1, x1, #0xfffffffffffffff8
  410b00:	str	x1, [sp, #40]
  410b04:	b	410b14 <__fxstatat@plt+0xe8d4>
  410b08:	ldr	x2, [sp, #48]
  410b0c:	sxtw	x0, w1
  410b10:	add	x0, x2, x0
  410b14:	ldr	w0, [x0]
  410b18:	str	w0, [sp, #84]
  410b1c:	ldr	w1, [sp, #84]
  410b20:	ldr	w0, [sp, #28]
  410b24:	bl	410d6c <__fxstatat@plt+0xeb2c>
  410b28:	str	w0, [sp, #92]
  410b2c:	b	410d60 <__fxstatat@plt+0xeb20>
  410b30:	ldr	w1, [sp, #64]
  410b34:	ldr	x0, [sp, #40]
  410b38:	cmp	w1, #0x0
  410b3c:	b.lt	410b50 <__fxstatat@plt+0xe910>  // b.tstop
  410b40:	add	x1, x0, #0xb
  410b44:	and	x1, x1, #0xfffffffffffffff8
  410b48:	str	x1, [sp, #40]
  410b4c:	b	410b80 <__fxstatat@plt+0xe940>
  410b50:	add	w2, w1, #0x8
  410b54:	str	w2, [sp, #64]
  410b58:	ldr	w2, [sp, #64]
  410b5c:	cmp	w2, #0x0
  410b60:	b.le	410b74 <__fxstatat@plt+0xe934>
  410b64:	add	x1, x0, #0xb
  410b68:	and	x1, x1, #0xfffffffffffffff8
  410b6c:	str	x1, [sp, #40]
  410b70:	b	410b80 <__fxstatat@plt+0xe940>
  410b74:	ldr	x2, [sp, #48]
  410b78:	sxtw	x0, w1
  410b7c:	add	x0, x2, x0
  410b80:	ldr	w0, [x0]
  410b84:	str	w0, [sp, #88]
  410b88:	ldr	w1, [sp, #88]
  410b8c:	ldr	w0, [sp, #28]
  410b90:	bl	410d9c <__fxstatat@plt+0xeb5c>
  410b94:	str	w0, [sp, #92]
  410b98:	b	410d60 <__fxstatat@plt+0xeb20>
  410b9c:	ldr	w0, [sp, #24]
  410ba0:	cmp	w0, #0xb
  410ba4:	b.gt	410c4c <__fxstatat@plt+0xea0c>
  410ba8:	ldr	w0, [sp, #24]
  410bac:	cmp	w0, #0x0
  410bb0:	b.ge	410c04 <__fxstatat@plt+0xe9c4>  // b.tcont
  410bb4:	b	410cec <__fxstatat@plt+0xeaac>
  410bb8:	ldr	w0, [sp, #24]
  410bbc:	sub	w0, w0, #0x400
  410bc0:	mov	x1, #0x1                   	// #1
  410bc4:	lsl	x0, x1, x0
  410bc8:	mov	x1, #0x2c5                 	// #709
  410bcc:	and	x1, x0, x1
  410bd0:	cmp	x1, #0x0
  410bd4:	cset	w1, ne  // ne = any
  410bd8:	and	w1, w1, #0xff
  410bdc:	cmp	w1, #0x0
  410be0:	b.ne	410c7c <__fxstatat@plt+0xea3c>  // b.any
  410be4:	mov	x1, #0x502                 	// #1282
  410be8:	and	x0, x0, x1
  410bec:	cmp	x0, #0x0
  410bf0:	cset	w0, ne  // ne = any
  410bf4:	and	w0, w0, #0xff
  410bf8:	cmp	w0, #0x0
  410bfc:	b.ne	410c68 <__fxstatat@plt+0xea28>  // b.any
  410c00:	b	410cec <__fxstatat@plt+0xeaac>
  410c04:	ldr	w0, [sp, #24]
  410c08:	mov	x1, #0x1                   	// #1
  410c0c:	lsl	x0, x1, x0
  410c10:	mov	x1, #0x515                 	// #1301
  410c14:	and	x1, x0, x1
  410c18:	cmp	x1, #0x0
  410c1c:	cset	w1, ne  // ne = any
  410c20:	and	w1, w1, #0xff
  410c24:	cmp	w1, #0x0
  410c28:	b.ne	410c7c <__fxstatat@plt+0xea3c>  // b.any
  410c2c:	mov	x1, #0xa0a                 	// #2570
  410c30:	and	x0, x0, x1
  410c34:	cmp	x0, #0x0
  410c38:	cset	w0, ne  // ne = any
  410c3c:	and	w0, w0, #0xff
  410c40:	cmp	w0, #0x0
  410c44:	b.ne	410c68 <__fxstatat@plt+0xea28>  // b.any
  410c48:	b	410cec <__fxstatat@plt+0xeaac>
  410c4c:	ldr	w0, [sp, #24]
  410c50:	cmp	w0, #0x40a
  410c54:	b.gt	410cec <__fxstatat@plt+0xeaac>
  410c58:	ldr	w0, [sp, #24]
  410c5c:	cmp	w0, #0x400
  410c60:	b.ge	410bb8 <__fxstatat@plt+0xe978>  // b.tcont
  410c64:	b	410cec <__fxstatat@plt+0xeaac>
  410c68:	ldr	w1, [sp, #24]
  410c6c:	ldr	w0, [sp, #28]
  410c70:	bl	4020e0 <fcntl@plt>
  410c74:	str	w0, [sp, #92]
  410c78:	b	410d5c <__fxstatat@plt+0xeb1c>
  410c7c:	ldr	w1, [sp, #64]
  410c80:	ldr	x0, [sp, #40]
  410c84:	cmp	w1, #0x0
  410c88:	b.lt	410c9c <__fxstatat@plt+0xea5c>  // b.tstop
  410c8c:	add	x1, x0, #0xb
  410c90:	and	x1, x1, #0xfffffffffffffff8
  410c94:	str	x1, [sp, #40]
  410c98:	b	410ccc <__fxstatat@plt+0xea8c>
  410c9c:	add	w2, w1, #0x8
  410ca0:	str	w2, [sp, #64]
  410ca4:	ldr	w2, [sp, #64]
  410ca8:	cmp	w2, #0x0
  410cac:	b.le	410cc0 <__fxstatat@plt+0xea80>
  410cb0:	add	x1, x0, #0xb
  410cb4:	and	x1, x1, #0xfffffffffffffff8
  410cb8:	str	x1, [sp, #40]
  410cbc:	b	410ccc <__fxstatat@plt+0xea8c>
  410cc0:	ldr	x2, [sp, #48]
  410cc4:	sxtw	x0, w1
  410cc8:	add	x0, x2, x0
  410ccc:	ldr	w0, [x0]
  410cd0:	str	w0, [sp, #80]
  410cd4:	ldr	w2, [sp, #80]
  410cd8:	ldr	w1, [sp, #24]
  410cdc:	ldr	w0, [sp, #28]
  410ce0:	bl	4020e0 <fcntl@plt>
  410ce4:	str	w0, [sp, #92]
  410ce8:	b	410d5c <__fxstatat@plt+0xeb1c>
  410cec:	ldr	w1, [sp, #64]
  410cf0:	ldr	x0, [sp, #40]
  410cf4:	cmp	w1, #0x0
  410cf8:	b.lt	410d0c <__fxstatat@plt+0xeacc>  // b.tstop
  410cfc:	add	x1, x0, #0xf
  410d00:	and	x1, x1, #0xfffffffffffffff8
  410d04:	str	x1, [sp, #40]
  410d08:	b	410d3c <__fxstatat@plt+0xeafc>
  410d0c:	add	w2, w1, #0x8
  410d10:	str	w2, [sp, #64]
  410d14:	ldr	w2, [sp, #64]
  410d18:	cmp	w2, #0x0
  410d1c:	b.le	410d30 <__fxstatat@plt+0xeaf0>
  410d20:	add	x1, x0, #0xf
  410d24:	and	x1, x1, #0xfffffffffffffff8
  410d28:	str	x1, [sp, #40]
  410d2c:	b	410d3c <__fxstatat@plt+0xeafc>
  410d30:	ldr	x2, [sp, #48]
  410d34:	sxtw	x0, w1
  410d38:	add	x0, x2, x0
  410d3c:	ldr	x0, [x0]
  410d40:	str	x0, [sp, #72]
  410d44:	ldr	x2, [sp, #72]
  410d48:	ldr	w1, [sp, #24]
  410d4c:	ldr	w0, [sp, #28]
  410d50:	bl	4020e0 <fcntl@plt>
  410d54:	str	w0, [sp, #92]
  410d58:	nop
  410d5c:	nop
  410d60:	ldr	w0, [sp, #92]
  410d64:	ldp	x29, x30, [sp], #272
  410d68:	ret
  410d6c:	stp	x29, x30, [sp, #-48]!
  410d70:	mov	x29, sp
  410d74:	str	w0, [sp, #28]
  410d78:	str	w1, [sp, #24]
  410d7c:	ldr	w2, [sp, #24]
  410d80:	mov	w1, #0x0                   	// #0
  410d84:	ldr	w0, [sp, #28]
  410d88:	bl	4020e0 <fcntl@plt>
  410d8c:	str	w0, [sp, #44]
  410d90:	ldr	w0, [sp, #44]
  410d94:	ldp	x29, x30, [sp], #48
  410d98:	ret
  410d9c:	stp	x29, x30, [sp, #-48]!
  410da0:	mov	x29, sp
  410da4:	str	w0, [sp, #28]
  410da8:	str	w1, [sp, #24]
  410dac:	adrp	x0, 42a000 <__fxstatat@plt+0x27dc0>
  410db0:	add	x0, x0, #0x7c8
  410db4:	ldr	w0, [x0]
  410db8:	cmp	w0, #0x0
  410dbc:	b.lt	410e34 <__fxstatat@plt+0xebf4>  // b.tstop
  410dc0:	ldr	w2, [sp, #24]
  410dc4:	mov	w1, #0x406                 	// #1030
  410dc8:	ldr	w0, [sp, #28]
  410dcc:	bl	4020e0 <fcntl@plt>
  410dd0:	str	w0, [sp, #44]
  410dd4:	ldr	w0, [sp, #44]
  410dd8:	cmp	w0, #0x0
  410ddc:	b.ge	410df0 <__fxstatat@plt+0xebb0>  // b.tcont
  410de0:	bl	4021d0 <__errno_location@plt>
  410de4:	ldr	w0, [x0]
  410de8:	cmp	w0, #0x16
  410dec:	b.eq	410e04 <__fxstatat@plt+0xebc4>  // b.none
  410df0:	adrp	x0, 42a000 <__fxstatat@plt+0x27dc0>
  410df4:	add	x0, x0, #0x7c8
  410df8:	mov	w1, #0x1                   	// #1
  410dfc:	str	w1, [x0]
  410e00:	b	410e44 <__fxstatat@plt+0xec04>
  410e04:	ldr	w1, [sp, #24]
  410e08:	ldr	w0, [sp, #28]
  410e0c:	bl	410d6c <__fxstatat@plt+0xeb2c>
  410e10:	str	w0, [sp, #44]
  410e14:	ldr	w0, [sp, #44]
  410e18:	cmp	w0, #0x0
  410e1c:	b.lt	410e44 <__fxstatat@plt+0xec04>  // b.tstop
  410e20:	adrp	x0, 42a000 <__fxstatat@plt+0x27dc0>
  410e24:	add	x0, x0, #0x7c8
  410e28:	mov	w1, #0xffffffff            	// #-1
  410e2c:	str	w1, [x0]
  410e30:	b	410e44 <__fxstatat@plt+0xec04>
  410e34:	ldr	w1, [sp, #24]
  410e38:	ldr	w0, [sp, #28]
  410e3c:	bl	410d6c <__fxstatat@plt+0xeb2c>
  410e40:	str	w0, [sp, #44]
  410e44:	ldr	w0, [sp, #44]
  410e48:	cmp	w0, #0x0
  410e4c:	b.lt	410ecc <__fxstatat@plt+0xec8c>  // b.tstop
  410e50:	adrp	x0, 42a000 <__fxstatat@plt+0x27dc0>
  410e54:	add	x0, x0, #0x7c8
  410e58:	ldr	w0, [x0]
  410e5c:	cmn	w0, #0x1
  410e60:	b.ne	410ecc <__fxstatat@plt+0xec8c>  // b.any
  410e64:	mov	w1, #0x1                   	// #1
  410e68:	ldr	w0, [sp, #44]
  410e6c:	bl	4020e0 <fcntl@plt>
  410e70:	str	w0, [sp, #40]
  410e74:	ldr	w0, [sp, #40]
  410e78:	cmp	w0, #0x0
  410e7c:	b.lt	410ea0 <__fxstatat@plt+0xec60>  // b.tstop
  410e80:	ldr	w0, [sp, #40]
  410e84:	orr	w0, w0, #0x1
  410e88:	mov	w2, w0
  410e8c:	mov	w1, #0x2                   	// #2
  410e90:	ldr	w0, [sp, #44]
  410e94:	bl	4020e0 <fcntl@plt>
  410e98:	cmn	w0, #0x1
  410e9c:	b.ne	410ecc <__fxstatat@plt+0xec8c>  // b.any
  410ea0:	bl	4021d0 <__errno_location@plt>
  410ea4:	ldr	w0, [x0]
  410ea8:	str	w0, [sp, #36]
  410eac:	ldr	w0, [sp, #44]
  410eb0:	bl	401f50 <close@plt>
  410eb4:	bl	4021d0 <__errno_location@plt>
  410eb8:	mov	x1, x0
  410ebc:	ldr	w0, [sp, #36]
  410ec0:	str	w0, [x1]
  410ec4:	mov	w0, #0xffffffff            	// #-1
  410ec8:	str	w0, [sp, #44]
  410ecc:	ldr	w0, [sp, #44]
  410ed0:	ldp	x29, x30, [sp], #48
  410ed4:	ret
  410ed8:	sub	sp, sp, #0x290
  410edc:	stp	x29, x30, [sp]
  410ee0:	mov	x29, sp
  410ee4:	str	q0, [sp, #32]
  410ee8:	str	q1, [sp, #16]
  410eec:	str	wzr, [sp, #564]
  410ef0:	str	xzr, [sp, #400]
  410ef4:	mrs	x0, fpcr
  410ef8:	str	x0, [sp, #400]
  410efc:	ldr	q0, [sp, #32]
  410f00:	str	q0, [sp, #80]
  410f04:	ldr	x0, [sp, #80]
  410f08:	str	x0, [sp, #584]
  410f0c:	ldr	x0, [sp, #88]
  410f10:	ubfx	x0, x0, #0, #48
  410f14:	str	x0, [sp, #592]
  410f18:	ldrh	w0, [sp, #94]
  410f1c:	ubfx	x0, x0, #0, #15
  410f20:	and	w0, w0, #0xffff
  410f24:	and	x0, x0, #0xffff
  410f28:	str	x0, [sp, #568]
  410f2c:	ldrb	w0, [sp, #95]
  410f30:	ubfx	x0, x0, #7, #1
  410f34:	and	w0, w0, #0xff
  410f38:	and	x0, x0, #0xff
  410f3c:	str	x0, [sp, #392]
  410f40:	ldr	x0, [sp, #568]
  410f44:	cmp	x0, #0x0
  410f48:	b.eq	410fa4 <__fxstatat@plt+0xed64>  // b.none
  410f4c:	ldr	x1, [sp, #568]
  410f50:	mov	x0, #0x7fff                	// #32767
  410f54:	cmp	x1, x0
  410f58:	b.eq	411098 <__fxstatat@plt+0xee58>  // b.none
  410f5c:	ldr	x0, [sp, #592]
  410f60:	orr	x0, x0, #0x1000000000000
  410f64:	str	x0, [sp, #592]
  410f68:	ldr	x0, [sp, #592]
  410f6c:	lsl	x1, x0, #3
  410f70:	ldr	x0, [sp, #584]
  410f74:	lsr	x0, x0, #61
  410f78:	orr	x0, x1, x0
  410f7c:	str	x0, [sp, #592]
  410f80:	ldr	x0, [sp, #584]
  410f84:	lsl	x0, x0, #3
  410f88:	str	x0, [sp, #584]
  410f8c:	ldr	x1, [sp, #568]
  410f90:	mov	x0, #0xffffffffffffc001    	// #-16383
  410f94:	add	x0, x1, x0
  410f98:	str	x0, [sp, #568]
  410f9c:	str	xzr, [sp, #576]
  410fa0:	b	4110dc <__fxstatat@plt+0xee9c>
  410fa4:	ldr	x1, [sp, #592]
  410fa8:	ldr	x0, [sp, #584]
  410fac:	orr	x0, x1, x0
  410fb0:	cmp	x0, #0x0
  410fb4:	b.ne	410fc4 <__fxstatat@plt+0xed84>  // b.any
  410fb8:	mov	x0, #0x1                   	// #1
  410fbc:	str	x0, [sp, #576]
  410fc0:	b	4110dc <__fxstatat@plt+0xee9c>
  410fc4:	ldr	x0, [sp, #592]
  410fc8:	cmp	x0, #0x0
  410fcc:	b.eq	410fe4 <__fxstatat@plt+0xeda4>  // b.none
  410fd0:	ldr	x0, [sp, #592]
  410fd4:	clz	x0, x0
  410fd8:	sxtw	x0, w0
  410fdc:	str	x0, [sp, #536]
  410fe0:	b	411000 <__fxstatat@plt+0xedc0>
  410fe4:	ldr	x0, [sp, #584]
  410fe8:	clz	x0, x0
  410fec:	sxtw	x0, w0
  410ff0:	str	x0, [sp, #536]
  410ff4:	ldr	x0, [sp, #536]
  410ff8:	add	x0, x0, #0x40
  410ffc:	str	x0, [sp, #536]
  411000:	ldr	x0, [sp, #536]
  411004:	sub	x0, x0, #0xf
  411008:	str	x0, [sp, #536]
  41100c:	ldr	x0, [sp, #536]
  411010:	cmp	x0, #0x3c
  411014:	b.gt	411060 <__fxstatat@plt+0xee20>
  411018:	ldr	x0, [sp, #536]
  41101c:	add	w0, w0, #0x3
  411020:	ldr	x1, [sp, #592]
  411024:	lsl	x1, x1, x0
  411028:	ldr	x0, [sp, #536]
  41102c:	mov	w2, w0
  411030:	mov	w0, #0x3d                  	// #61
  411034:	sub	w0, w0, w2
  411038:	ldr	x2, [sp, #584]
  41103c:	lsr	x0, x2, x0
  411040:	orr	x0, x1, x0
  411044:	str	x0, [sp, #592]
  411048:	ldr	x0, [sp, #536]
  41104c:	add	w0, w0, #0x3
  411050:	ldr	x1, [sp, #584]
  411054:	lsl	x0, x1, x0
  411058:	str	x0, [sp, #584]
  41105c:	b	411078 <__fxstatat@plt+0xee38>
  411060:	ldr	x0, [sp, #536]
  411064:	sub	w0, w0, #0x3d
  411068:	ldr	x1, [sp, #584]
  41106c:	lsl	x0, x1, x0
  411070:	str	x0, [sp, #592]
  411074:	str	xzr, [sp, #584]
  411078:	ldr	x1, [sp, #536]
  41107c:	mov	x0, #0x3ffe                	// #16382
  411080:	add	x0, x1, x0
  411084:	ldr	x1, [sp, #568]
  411088:	sub	x0, x1, x0
  41108c:	str	x0, [sp, #568]
  411090:	str	xzr, [sp, #576]
  411094:	b	4110dc <__fxstatat@plt+0xee9c>
  411098:	ldr	x1, [sp, #592]
  41109c:	ldr	x0, [sp, #584]
  4110a0:	orr	x0, x1, x0
  4110a4:	cmp	x0, #0x0
  4110a8:	b.ne	4110b8 <__fxstatat@plt+0xee78>  // b.any
  4110ac:	mov	x0, #0x2                   	// #2
  4110b0:	str	x0, [sp, #576]
  4110b4:	b	4110dc <__fxstatat@plt+0xee9c>
  4110b8:	mov	x0, #0x3                   	// #3
  4110bc:	str	x0, [sp, #576]
  4110c0:	ldr	x0, [sp, #592]
  4110c4:	and	x0, x0, #0x800000000000
  4110c8:	cmp	x0, #0x0
  4110cc:	b.ne	4110dc <__fxstatat@plt+0xee9c>  // b.any
  4110d0:	ldr	w0, [sp, #564]
  4110d4:	orr	w0, w0, #0x1
  4110d8:	str	w0, [sp, #564]
  4110dc:	nop
  4110e0:	ldr	q0, [sp, #16]
  4110e4:	str	q0, [sp, #64]
  4110e8:	ldr	x0, [sp, #64]
  4110ec:	str	x0, [sp, #616]
  4110f0:	ldr	x0, [sp, #72]
  4110f4:	ubfx	x0, x0, #0, #48
  4110f8:	str	x0, [sp, #624]
  4110fc:	ldrh	w0, [sp, #78]
  411100:	ubfx	x0, x0, #0, #15
  411104:	and	w0, w0, #0xffff
  411108:	and	x0, x0, #0xffff
  41110c:	str	x0, [sp, #600]
  411110:	ldrb	w0, [sp, #79]
  411114:	ubfx	x0, x0, #7, #1
  411118:	and	w0, w0, #0xff
  41111c:	and	x0, x0, #0xff
  411120:	str	x0, [sp, #384]
  411124:	ldr	x0, [sp, #600]
  411128:	cmp	x0, #0x0
  41112c:	b.eq	411188 <__fxstatat@plt+0xef48>  // b.none
  411130:	ldr	x1, [sp, #600]
  411134:	mov	x0, #0x7fff                	// #32767
  411138:	cmp	x1, x0
  41113c:	b.eq	41127c <__fxstatat@plt+0xf03c>  // b.none
  411140:	ldr	x0, [sp, #624]
  411144:	orr	x0, x0, #0x1000000000000
  411148:	str	x0, [sp, #624]
  41114c:	ldr	x0, [sp, #624]
  411150:	lsl	x1, x0, #3
  411154:	ldr	x0, [sp, #616]
  411158:	lsr	x0, x0, #61
  41115c:	orr	x0, x1, x0
  411160:	str	x0, [sp, #624]
  411164:	ldr	x0, [sp, #616]
  411168:	lsl	x0, x0, #3
  41116c:	str	x0, [sp, #616]
  411170:	ldr	x1, [sp, #600]
  411174:	mov	x0, #0xffffffffffffc001    	// #-16383
  411178:	add	x0, x1, x0
  41117c:	str	x0, [sp, #600]
  411180:	str	xzr, [sp, #608]
  411184:	b	4112c0 <__fxstatat@plt+0xf080>
  411188:	ldr	x1, [sp, #624]
  41118c:	ldr	x0, [sp, #616]
  411190:	orr	x0, x1, x0
  411194:	cmp	x0, #0x0
  411198:	b.ne	4111a8 <__fxstatat@plt+0xef68>  // b.any
  41119c:	mov	x0, #0x1                   	// #1
  4111a0:	str	x0, [sp, #608]
  4111a4:	b	4112c0 <__fxstatat@plt+0xf080>
  4111a8:	ldr	x0, [sp, #624]
  4111ac:	cmp	x0, #0x0
  4111b0:	b.eq	4111c8 <__fxstatat@plt+0xef88>  // b.none
  4111b4:	ldr	x0, [sp, #624]
  4111b8:	clz	x0, x0
  4111bc:	sxtw	x0, w0
  4111c0:	str	x0, [sp, #528]
  4111c4:	b	4111e4 <__fxstatat@plt+0xefa4>
  4111c8:	ldr	x0, [sp, #616]
  4111cc:	clz	x0, x0
  4111d0:	sxtw	x0, w0
  4111d4:	str	x0, [sp, #528]
  4111d8:	ldr	x0, [sp, #528]
  4111dc:	add	x0, x0, #0x40
  4111e0:	str	x0, [sp, #528]
  4111e4:	ldr	x0, [sp, #528]
  4111e8:	sub	x0, x0, #0xf
  4111ec:	str	x0, [sp, #528]
  4111f0:	ldr	x0, [sp, #528]
  4111f4:	cmp	x0, #0x3c
  4111f8:	b.gt	411244 <__fxstatat@plt+0xf004>
  4111fc:	ldr	x0, [sp, #528]
  411200:	add	w0, w0, #0x3
  411204:	ldr	x1, [sp, #624]
  411208:	lsl	x1, x1, x0
  41120c:	ldr	x0, [sp, #528]
  411210:	mov	w2, w0
  411214:	mov	w0, #0x3d                  	// #61
  411218:	sub	w0, w0, w2
  41121c:	ldr	x2, [sp, #616]
  411220:	lsr	x0, x2, x0
  411224:	orr	x0, x1, x0
  411228:	str	x0, [sp, #624]
  41122c:	ldr	x0, [sp, #528]
  411230:	add	w0, w0, #0x3
  411234:	ldr	x1, [sp, #616]
  411238:	lsl	x0, x1, x0
  41123c:	str	x0, [sp, #616]
  411240:	b	41125c <__fxstatat@plt+0xf01c>
  411244:	ldr	x0, [sp, #528]
  411248:	sub	w0, w0, #0x3d
  41124c:	ldr	x1, [sp, #616]
  411250:	lsl	x0, x1, x0
  411254:	str	x0, [sp, #624]
  411258:	str	xzr, [sp, #616]
  41125c:	ldr	x1, [sp, #528]
  411260:	mov	x0, #0x3ffe                	// #16382
  411264:	add	x0, x1, x0
  411268:	ldr	x1, [sp, #600]
  41126c:	sub	x0, x1, x0
  411270:	str	x0, [sp, #600]
  411274:	str	xzr, [sp, #608]
  411278:	b	4112c0 <__fxstatat@plt+0xf080>
  41127c:	ldr	x1, [sp, #624]
  411280:	ldr	x0, [sp, #616]
  411284:	orr	x0, x1, x0
  411288:	cmp	x0, #0x0
  41128c:	b.ne	41129c <__fxstatat@plt+0xf05c>  // b.any
  411290:	mov	x0, #0x2                   	// #2
  411294:	str	x0, [sp, #608]
  411298:	b	4112c0 <__fxstatat@plt+0xf080>
  41129c:	mov	x0, #0x3                   	// #3
  4112a0:	str	x0, [sp, #608]
  4112a4:	ldr	x0, [sp, #624]
  4112a8:	and	x0, x0, #0x800000000000
  4112ac:	cmp	x0, #0x0
  4112b0:	b.ne	4112c0 <__fxstatat@plt+0xf080>  // b.any
  4112b4:	ldr	w0, [sp, #564]
  4112b8:	orr	w0, w0, #0x1
  4112bc:	str	w0, [sp, #564]
  4112c0:	nop
  4112c4:	ldr	x1, [sp, #392]
  4112c8:	ldr	x0, [sp, #384]
  4112cc:	eor	x0, x1, x0
  4112d0:	str	x0, [sp, #648]
  4112d4:	ldr	x1, [sp, #568]
  4112d8:	ldr	x0, [sp, #600]
  4112dc:	sub	x0, x1, x0
  4112e0:	str	x0, [sp, #640]
  4112e4:	ldr	x0, [sp, #576]
  4112e8:	lsl	x1, x0, #2
  4112ec:	ldr	x0, [sp, #608]
  4112f0:	orr	x0, x1, x0
  4112f4:	cmp	x0, #0xf
  4112f8:	b.eq	411cb0 <__fxstatat@plt+0xfa70>  // b.none
  4112fc:	cmp	x0, #0xf
  411300:	b.gt	411da8 <__fxstatat@plt+0xfb68>
  411304:	cmp	x0, #0xe
  411308:	b.gt	411da8 <__fxstatat@plt+0xfb68>
  41130c:	cmp	x0, #0xc
  411310:	b.ge	411d10 <__fxstatat@plt+0xfad0>  // b.tcont
  411314:	cmp	x0, #0xb
  411318:	b.eq	411d34 <__fxstatat@plt+0xfaf4>  // b.none
  41131c:	cmp	x0, #0xb
  411320:	b.gt	411da8 <__fxstatat@plt+0xfb68>
  411324:	cmp	x0, #0xa
  411328:	b.eq	411d7c <__fxstatat@plt+0xfb3c>  // b.none
  41132c:	cmp	x0, #0xa
  411330:	b.gt	411da8 <__fxstatat@plt+0xfb68>
  411334:	cmp	x0, #0x9
  411338:	b.gt	411da8 <__fxstatat@plt+0xfb68>
  41133c:	cmp	x0, #0x8
  411340:	b.ge	411d70 <__fxstatat@plt+0xfb30>  // b.tcont
  411344:	cmp	x0, #0x7
  411348:	b.eq	411d34 <__fxstatat@plt+0xfaf4>  // b.none
  41134c:	cmp	x0, #0x7
  411350:	b.gt	411da8 <__fxstatat@plt+0xfb68>
  411354:	cmp	x0, #0x6
  411358:	b.eq	411d58 <__fxstatat@plt+0xfb18>  // b.none
  41135c:	cmp	x0, #0x6
  411360:	b.gt	411da8 <__fxstatat@plt+0xfb68>
  411364:	cmp	x0, #0x5
  411368:	b.eq	411d7c <__fxstatat@plt+0xfb3c>  // b.none
  41136c:	cmp	x0, #0x5
  411370:	b.gt	411da8 <__fxstatat@plt+0xfb68>
  411374:	cmp	x0, #0x4
  411378:	b.eq	411d58 <__fxstatat@plt+0xfb18>  // b.none
  41137c:	cmp	x0, #0x4
  411380:	b.gt	411da8 <__fxstatat@plt+0xfb68>
  411384:	cmp	x0, #0x3
  411388:	b.eq	411d34 <__fxstatat@plt+0xfaf4>  // b.none
  41138c:	cmp	x0, #0x3
  411390:	b.gt	411da8 <__fxstatat@plt+0xfb68>
  411394:	cmp	x0, #0x2
  411398:	b.eq	411d58 <__fxstatat@plt+0xfb18>  // b.none
  41139c:	cmp	x0, #0x2
  4113a0:	b.gt	411da8 <__fxstatat@plt+0xfb68>
  4113a4:	cmp	x0, #0x0
  4113a8:	b.eq	4113b8 <__fxstatat@plt+0xf178>  // b.none
  4113ac:	cmp	x0, #0x1
  4113b0:	b.eq	411d64 <__fxstatat@plt+0xfb24>  // b.none
  4113b4:	b	411da8 <__fxstatat@plt+0xfb68>
  4113b8:	str	xzr, [sp, #632]
  4113bc:	ldr	x1, [sp, #592]
  4113c0:	ldr	x0, [sp, #624]
  4113c4:	cmp	x1, x0
  4113c8:	b.hi	4113ec <__fxstatat@plt+0xf1ac>  // b.pmore
  4113cc:	ldr	x1, [sp, #592]
  4113d0:	ldr	x0, [sp, #624]
  4113d4:	cmp	x1, x0
  4113d8:	b.ne	411420 <__fxstatat@plt+0xf1e0>  // b.any
  4113dc:	ldr	x1, [sp, #584]
  4113e0:	ldr	x0, [sp, #616]
  4113e4:	cmp	x1, x0
  4113e8:	b.cc	411420 <__fxstatat@plt+0xf1e0>  // b.lo, b.ul, b.last
  4113ec:	ldr	x0, [sp, #592]
  4113f0:	lsr	x0, x0, #1
  4113f4:	str	x0, [sp, #520]
  4113f8:	ldr	x0, [sp, #592]
  4113fc:	lsl	x1, x0, #63
  411400:	ldr	x0, [sp, #584]
  411404:	lsr	x0, x0, #1
  411408:	orr	x0, x1, x0
  41140c:	str	x0, [sp, #512]
  411410:	ldr	x0, [sp, #584]
  411414:	lsl	x0, x0, #63
  411418:	str	x0, [sp, #504]
  41141c:	b	411440 <__fxstatat@plt+0xf200>
  411420:	ldr	x0, [sp, #640]
  411424:	sub	x0, x0, #0x1
  411428:	str	x0, [sp, #640]
  41142c:	ldr	x0, [sp, #592]
  411430:	str	x0, [sp, #520]
  411434:	ldr	x0, [sp, #584]
  411438:	str	x0, [sp, #512]
  41143c:	str	xzr, [sp, #504]
  411440:	ldr	x0, [sp, #624]
  411444:	lsl	x1, x0, #12
  411448:	ldr	x0, [sp, #616]
  41144c:	lsr	x0, x0, #52
  411450:	orr	x0, x1, x0
  411454:	str	x0, [sp, #624]
  411458:	ldr	x0, [sp, #616]
  41145c:	lsl	x0, x0, #12
  411460:	str	x0, [sp, #616]
  411464:	ldr	x0, [sp, #624]
  411468:	lsr	x0, x0, #32
  41146c:	str	x0, [sp, #376]
  411470:	ldr	x0, [sp, #624]
  411474:	and	x0, x0, #0xffffffff
  411478:	str	x0, [sp, #368]
  41147c:	ldr	x0, [sp, #520]
  411480:	ldr	x1, [sp, #376]
  411484:	udiv	x2, x0, x1
  411488:	ldr	x1, [sp, #376]
  41148c:	mul	x1, x2, x1
  411490:	sub	x0, x0, x1
  411494:	str	x0, [sp, #464]
  411498:	ldr	x1, [sp, #520]
  41149c:	ldr	x0, [sp, #376]
  4114a0:	udiv	x0, x1, x0
  4114a4:	str	x0, [sp, #480]
  4114a8:	ldr	x1, [sp, #480]
  4114ac:	ldr	x0, [sp, #368]
  4114b0:	mul	x0, x1, x0
  4114b4:	str	x0, [sp, #360]
  4114b8:	ldr	x0, [sp, #464]
  4114bc:	lsl	x1, x0, #32
  4114c0:	ldr	x0, [sp, #512]
  4114c4:	lsr	x0, x0, #32
  4114c8:	orr	x0, x1, x0
  4114cc:	str	x0, [sp, #464]
  4114d0:	ldr	x1, [sp, #464]
  4114d4:	ldr	x0, [sp, #360]
  4114d8:	cmp	x1, x0
  4114dc:	b.cs	411538 <__fxstatat@plt+0xf2f8>  // b.hs, b.nlast
  4114e0:	ldr	x0, [sp, #480]
  4114e4:	sub	x0, x0, #0x1
  4114e8:	str	x0, [sp, #480]
  4114ec:	ldr	x1, [sp, #464]
  4114f0:	ldr	x0, [sp, #624]
  4114f4:	add	x0, x1, x0
  4114f8:	str	x0, [sp, #464]
  4114fc:	ldr	x1, [sp, #464]
  411500:	ldr	x0, [sp, #624]
  411504:	cmp	x1, x0
  411508:	b.cc	411538 <__fxstatat@plt+0xf2f8>  // b.lo, b.ul, b.last
  41150c:	ldr	x1, [sp, #464]
  411510:	ldr	x0, [sp, #360]
  411514:	cmp	x1, x0
  411518:	b.cs	411538 <__fxstatat@plt+0xf2f8>  // b.hs, b.nlast
  41151c:	ldr	x0, [sp, #480]
  411520:	sub	x0, x0, #0x1
  411524:	str	x0, [sp, #480]
  411528:	ldr	x1, [sp, #464]
  41152c:	ldr	x0, [sp, #624]
  411530:	add	x0, x1, x0
  411534:	str	x0, [sp, #464]
  411538:	ldr	x1, [sp, #464]
  41153c:	ldr	x0, [sp, #360]
  411540:	sub	x0, x1, x0
  411544:	str	x0, [sp, #464]
  411548:	ldr	x0, [sp, #464]
  41154c:	ldr	x1, [sp, #376]
  411550:	udiv	x2, x0, x1
  411554:	ldr	x1, [sp, #376]
  411558:	mul	x1, x2, x1
  41155c:	sub	x0, x0, x1
  411560:	str	x0, [sp, #456]
  411564:	ldr	x1, [sp, #464]
  411568:	ldr	x0, [sp, #376]
  41156c:	udiv	x0, x1, x0
  411570:	str	x0, [sp, #472]
  411574:	ldr	x1, [sp, #472]
  411578:	ldr	x0, [sp, #368]
  41157c:	mul	x0, x1, x0
  411580:	str	x0, [sp, #360]
  411584:	ldr	x0, [sp, #456]
  411588:	lsl	x1, x0, #32
  41158c:	ldr	x0, [sp, #512]
  411590:	and	x0, x0, #0xffffffff
  411594:	orr	x0, x1, x0
  411598:	str	x0, [sp, #456]
  41159c:	ldr	x1, [sp, #456]
  4115a0:	ldr	x0, [sp, #360]
  4115a4:	cmp	x1, x0
  4115a8:	b.cs	411604 <__fxstatat@plt+0xf3c4>  // b.hs, b.nlast
  4115ac:	ldr	x0, [sp, #472]
  4115b0:	sub	x0, x0, #0x1
  4115b4:	str	x0, [sp, #472]
  4115b8:	ldr	x1, [sp, #456]
  4115bc:	ldr	x0, [sp, #624]
  4115c0:	add	x0, x1, x0
  4115c4:	str	x0, [sp, #456]
  4115c8:	ldr	x1, [sp, #456]
  4115cc:	ldr	x0, [sp, #624]
  4115d0:	cmp	x1, x0
  4115d4:	b.cc	411604 <__fxstatat@plt+0xf3c4>  // b.lo, b.ul, b.last
  4115d8:	ldr	x1, [sp, #456]
  4115dc:	ldr	x0, [sp, #360]
  4115e0:	cmp	x1, x0
  4115e4:	b.cs	411604 <__fxstatat@plt+0xf3c4>  // b.hs, b.nlast
  4115e8:	ldr	x0, [sp, #472]
  4115ec:	sub	x0, x0, #0x1
  4115f0:	str	x0, [sp, #472]
  4115f4:	ldr	x1, [sp, #456]
  4115f8:	ldr	x0, [sp, #624]
  4115fc:	add	x0, x1, x0
  411600:	str	x0, [sp, #456]
  411604:	ldr	x1, [sp, #456]
  411608:	ldr	x0, [sp, #360]
  41160c:	sub	x0, x1, x0
  411610:	str	x0, [sp, #456]
  411614:	ldr	x0, [sp, #480]
  411618:	lsl	x0, x0, #32
  41161c:	ldr	x1, [sp, #472]
  411620:	orr	x0, x1, x0
  411624:	str	x0, [sp, #544]
  411628:	ldr	x0, [sp, #456]
  41162c:	str	x0, [sp, #496]
  411630:	ldr	x0, [sp, #544]
  411634:	str	w0, [sp, #356]
  411638:	ldr	x0, [sp, #544]
  41163c:	lsr	x0, x0, #32
  411640:	str	w0, [sp, #352]
  411644:	ldr	x0, [sp, #616]
  411648:	str	w0, [sp, #348]
  41164c:	ldr	x0, [sp, #616]
  411650:	lsr	x0, x0, #32
  411654:	str	w0, [sp, #344]
  411658:	ldr	w1, [sp, #356]
  41165c:	ldr	w0, [sp, #348]
  411660:	mul	x0, x1, x0
  411664:	str	x0, [sp, #336]
  411668:	ldr	w1, [sp, #356]
  41166c:	ldr	w0, [sp, #344]
  411670:	mul	x0, x1, x0
  411674:	str	x0, [sp, #328]
  411678:	ldr	w1, [sp, #352]
  41167c:	ldr	w0, [sp, #348]
  411680:	mul	x0, x1, x0
  411684:	str	x0, [sp, #320]
  411688:	ldr	w1, [sp, #352]
  41168c:	ldr	w0, [sp, #344]
  411690:	mul	x0, x1, x0
  411694:	str	x0, [sp, #448]
  411698:	ldr	x0, [sp, #336]
  41169c:	lsr	x0, x0, #32
  4116a0:	ldr	x1, [sp, #328]
  4116a4:	add	x0, x1, x0
  4116a8:	str	x0, [sp, #328]
  4116ac:	ldr	x1, [sp, #328]
  4116b0:	ldr	x0, [sp, #320]
  4116b4:	add	x0, x1, x0
  4116b8:	str	x0, [sp, #328]
  4116bc:	ldr	x1, [sp, #328]
  4116c0:	ldr	x0, [sp, #320]
  4116c4:	cmp	x1, x0
  4116c8:	b.cs	4116dc <__fxstatat@plt+0xf49c>  // b.hs, b.nlast
  4116cc:	ldr	x1, [sp, #448]
  4116d0:	mov	x0, #0x100000000           	// #4294967296
  4116d4:	add	x0, x1, x0
  4116d8:	str	x0, [sp, #448]
  4116dc:	ldr	x0, [sp, #328]
  4116e0:	lsr	x0, x0, #32
  4116e4:	ldr	x1, [sp, #448]
  4116e8:	add	x0, x1, x0
  4116ec:	str	x0, [sp, #312]
  4116f0:	ldr	x0, [sp, #328]
  4116f4:	and	x0, x0, #0xffffffff
  4116f8:	lsl	x1, x0, #32
  4116fc:	ldr	x0, [sp, #336]
  411700:	and	x0, x0, #0xffffffff
  411704:	add	x0, x1, x0
  411708:	str	x0, [sp, #304]
  41170c:	ldr	x0, [sp, #504]
  411710:	str	x0, [sp, #488]
  411714:	ldr	x1, [sp, #312]
  411718:	ldr	x0, [sp, #496]
  41171c:	cmp	x1, x0
  411720:	b.hi	411744 <__fxstatat@plt+0xf504>  // b.pmore
  411724:	ldr	x1, [sp, #312]
  411728:	ldr	x0, [sp, #496]
  41172c:	cmp	x1, x0
  411730:	b.ne	411844 <__fxstatat@plt+0xf604>  // b.any
  411734:	ldr	x1, [sp, #304]
  411738:	ldr	x0, [sp, #488]
  41173c:	cmp	x1, x0
  411740:	b.ls	411844 <__fxstatat@plt+0xf604>  // b.plast
  411744:	ldr	x0, [sp, #544]
  411748:	sub	x0, x0, #0x1
  41174c:	str	x0, [sp, #544]
  411750:	ldr	x1, [sp, #616]
  411754:	ldr	x0, [sp, #488]
  411758:	add	x0, x1, x0
  41175c:	str	x0, [sp, #296]
  411760:	ldr	x1, [sp, #624]
  411764:	ldr	x0, [sp, #496]
  411768:	add	x1, x1, x0
  41176c:	ldr	x2, [sp, #296]
  411770:	ldr	x0, [sp, #616]
  411774:	cmp	x2, x0
  411778:	cset	w0, cc  // cc = lo, ul, last
  41177c:	and	w0, w0, #0xff
  411780:	and	x0, x0, #0xff
  411784:	add	x0, x1, x0
  411788:	str	x0, [sp, #496]
  41178c:	ldr	x0, [sp, #296]
  411790:	str	x0, [sp, #488]
  411794:	ldr	x1, [sp, #496]
  411798:	ldr	x0, [sp, #624]
  41179c:	cmp	x1, x0
  4117a0:	b.hi	4117c4 <__fxstatat@plt+0xf584>  // b.pmore
  4117a4:	ldr	x1, [sp, #496]
  4117a8:	ldr	x0, [sp, #624]
  4117ac:	cmp	x1, x0
  4117b0:	b.ne	411844 <__fxstatat@plt+0xf604>  // b.any
  4117b4:	ldr	x1, [sp, #488]
  4117b8:	ldr	x0, [sp, #616]
  4117bc:	cmp	x1, x0
  4117c0:	b.cc	411844 <__fxstatat@plt+0xf604>  // b.lo, b.ul, b.last
  4117c4:	ldr	x1, [sp, #312]
  4117c8:	ldr	x0, [sp, #496]
  4117cc:	cmp	x1, x0
  4117d0:	b.hi	4117f4 <__fxstatat@plt+0xf5b4>  // b.pmore
  4117d4:	ldr	x1, [sp, #312]
  4117d8:	ldr	x0, [sp, #496]
  4117dc:	cmp	x1, x0
  4117e0:	b.ne	411844 <__fxstatat@plt+0xf604>  // b.any
  4117e4:	ldr	x1, [sp, #304]
  4117e8:	ldr	x0, [sp, #488]
  4117ec:	cmp	x1, x0
  4117f0:	b.ls	411844 <__fxstatat@plt+0xf604>  // b.plast
  4117f4:	ldr	x0, [sp, #544]
  4117f8:	sub	x0, x0, #0x1
  4117fc:	str	x0, [sp, #544]
  411800:	ldr	x1, [sp, #616]
  411804:	ldr	x0, [sp, #488]
  411808:	add	x0, x1, x0
  41180c:	str	x0, [sp, #288]
  411810:	ldr	x1, [sp, #624]
  411814:	ldr	x0, [sp, #496]
  411818:	add	x1, x1, x0
  41181c:	ldr	x2, [sp, #288]
  411820:	ldr	x0, [sp, #616]
  411824:	cmp	x2, x0
  411828:	cset	w0, cc  // cc = lo, ul, last
  41182c:	and	w0, w0, #0xff
  411830:	and	x0, x0, #0xff
  411834:	add	x0, x1, x0
  411838:	str	x0, [sp, #496]
  41183c:	ldr	x0, [sp, #288]
  411840:	str	x0, [sp, #488]
  411844:	ldr	x1, [sp, #488]
  411848:	ldr	x0, [sp, #304]
  41184c:	sub	x0, x1, x0
  411850:	str	x0, [sp, #280]
  411854:	ldr	x1, [sp, #496]
  411858:	ldr	x0, [sp, #312]
  41185c:	sub	x1, x1, x0
  411860:	ldr	x2, [sp, #280]
  411864:	ldr	x0, [sp, #488]
  411868:	cmp	x2, x0
  41186c:	cset	w0, hi  // hi = pmore
  411870:	and	w0, w0, #0xff
  411874:	and	x0, x0, #0xff
  411878:	sub	x0, x1, x0
  41187c:	str	x0, [sp, #496]
  411880:	ldr	x0, [sp, #280]
  411884:	str	x0, [sp, #488]
  411888:	ldr	x1, [sp, #496]
  41188c:	ldr	x0, [sp, #624]
  411890:	cmp	x1, x0
  411894:	b.ne	4118a4 <__fxstatat@plt+0xf664>  // b.any
  411898:	mov	x0, #0xffffffffffffffff    	// #-1
  41189c:	str	x0, [sp, #552]
  4118a0:	b	411da8 <__fxstatat@plt+0xfb68>
  4118a4:	ldr	x0, [sp, #624]
  4118a8:	lsr	x0, x0, #32
  4118ac:	str	x0, [sp, #272]
  4118b0:	ldr	x0, [sp, #624]
  4118b4:	and	x0, x0, #0xffffffff
  4118b8:	str	x0, [sp, #264]
  4118bc:	ldr	x0, [sp, #496]
  4118c0:	ldr	x1, [sp, #272]
  4118c4:	udiv	x2, x0, x1
  4118c8:	ldr	x1, [sp, #272]
  4118cc:	mul	x1, x2, x1
  4118d0:	sub	x0, x0, x1
  4118d4:	str	x0, [sp, #424]
  4118d8:	ldr	x1, [sp, #496]
  4118dc:	ldr	x0, [sp, #272]
  4118e0:	udiv	x0, x1, x0
  4118e4:	str	x0, [sp, #440]
  4118e8:	ldr	x1, [sp, #440]
  4118ec:	ldr	x0, [sp, #264]
  4118f0:	mul	x0, x1, x0
  4118f4:	str	x0, [sp, #256]
  4118f8:	ldr	x0, [sp, #424]
  4118fc:	lsl	x1, x0, #32
  411900:	ldr	x0, [sp, #488]
  411904:	lsr	x0, x0, #32
  411908:	orr	x0, x1, x0
  41190c:	str	x0, [sp, #424]
  411910:	ldr	x1, [sp, #424]
  411914:	ldr	x0, [sp, #256]
  411918:	cmp	x1, x0
  41191c:	b.cs	411978 <__fxstatat@plt+0xf738>  // b.hs, b.nlast
  411920:	ldr	x0, [sp, #440]
  411924:	sub	x0, x0, #0x1
  411928:	str	x0, [sp, #440]
  41192c:	ldr	x1, [sp, #424]
  411930:	ldr	x0, [sp, #624]
  411934:	add	x0, x1, x0
  411938:	str	x0, [sp, #424]
  41193c:	ldr	x1, [sp, #424]
  411940:	ldr	x0, [sp, #624]
  411944:	cmp	x1, x0
  411948:	b.cc	411978 <__fxstatat@plt+0xf738>  // b.lo, b.ul, b.last
  41194c:	ldr	x1, [sp, #424]
  411950:	ldr	x0, [sp, #256]
  411954:	cmp	x1, x0
  411958:	b.cs	411978 <__fxstatat@plt+0xf738>  // b.hs, b.nlast
  41195c:	ldr	x0, [sp, #440]
  411960:	sub	x0, x0, #0x1
  411964:	str	x0, [sp, #440]
  411968:	ldr	x1, [sp, #424]
  41196c:	ldr	x0, [sp, #624]
  411970:	add	x0, x1, x0
  411974:	str	x0, [sp, #424]
  411978:	ldr	x1, [sp, #424]
  41197c:	ldr	x0, [sp, #256]
  411980:	sub	x0, x1, x0
  411984:	str	x0, [sp, #424]
  411988:	ldr	x0, [sp, #424]
  41198c:	ldr	x1, [sp, #272]
  411990:	udiv	x2, x0, x1
  411994:	ldr	x1, [sp, #272]
  411998:	mul	x1, x2, x1
  41199c:	sub	x0, x0, x1
  4119a0:	str	x0, [sp, #416]
  4119a4:	ldr	x1, [sp, #424]
  4119a8:	ldr	x0, [sp, #272]
  4119ac:	udiv	x0, x1, x0
  4119b0:	str	x0, [sp, #432]
  4119b4:	ldr	x1, [sp, #432]
  4119b8:	ldr	x0, [sp, #264]
  4119bc:	mul	x0, x1, x0
  4119c0:	str	x0, [sp, #256]
  4119c4:	ldr	x0, [sp, #416]
  4119c8:	lsl	x1, x0, #32
  4119cc:	ldr	x0, [sp, #488]
  4119d0:	and	x0, x0, #0xffffffff
  4119d4:	orr	x0, x1, x0
  4119d8:	str	x0, [sp, #416]
  4119dc:	ldr	x1, [sp, #416]
  4119e0:	ldr	x0, [sp, #256]
  4119e4:	cmp	x1, x0
  4119e8:	b.cs	411a44 <__fxstatat@plt+0xf804>  // b.hs, b.nlast
  4119ec:	ldr	x0, [sp, #432]
  4119f0:	sub	x0, x0, #0x1
  4119f4:	str	x0, [sp, #432]
  4119f8:	ldr	x1, [sp, #416]
  4119fc:	ldr	x0, [sp, #624]
  411a00:	add	x0, x1, x0
  411a04:	str	x0, [sp, #416]
  411a08:	ldr	x1, [sp, #416]
  411a0c:	ldr	x0, [sp, #624]
  411a10:	cmp	x1, x0
  411a14:	b.cc	411a44 <__fxstatat@plt+0xf804>  // b.lo, b.ul, b.last
  411a18:	ldr	x1, [sp, #416]
  411a1c:	ldr	x0, [sp, #256]
  411a20:	cmp	x1, x0
  411a24:	b.cs	411a44 <__fxstatat@plt+0xf804>  // b.hs, b.nlast
  411a28:	ldr	x0, [sp, #432]
  411a2c:	sub	x0, x0, #0x1
  411a30:	str	x0, [sp, #432]
  411a34:	ldr	x1, [sp, #416]
  411a38:	ldr	x0, [sp, #624]
  411a3c:	add	x0, x1, x0
  411a40:	str	x0, [sp, #416]
  411a44:	ldr	x1, [sp, #416]
  411a48:	ldr	x0, [sp, #256]
  411a4c:	sub	x0, x1, x0
  411a50:	str	x0, [sp, #416]
  411a54:	ldr	x0, [sp, #440]
  411a58:	lsl	x0, x0, #32
  411a5c:	ldr	x1, [sp, #432]
  411a60:	orr	x0, x1, x0
  411a64:	str	x0, [sp, #552]
  411a68:	ldr	x0, [sp, #416]
  411a6c:	str	x0, [sp, #496]
  411a70:	ldr	x0, [sp, #552]
  411a74:	str	w0, [sp, #252]
  411a78:	ldr	x0, [sp, #552]
  411a7c:	lsr	x0, x0, #32
  411a80:	str	w0, [sp, #248]
  411a84:	ldr	x0, [sp, #616]
  411a88:	str	w0, [sp, #244]
  411a8c:	ldr	x0, [sp, #616]
  411a90:	lsr	x0, x0, #32
  411a94:	str	w0, [sp, #240]
  411a98:	ldr	w1, [sp, #252]
  411a9c:	ldr	w0, [sp, #244]
  411aa0:	mul	x0, x1, x0
  411aa4:	str	x0, [sp, #232]
  411aa8:	ldr	w1, [sp, #252]
  411aac:	ldr	w0, [sp, #240]
  411ab0:	mul	x0, x1, x0
  411ab4:	str	x0, [sp, #224]
  411ab8:	ldr	w1, [sp, #248]
  411abc:	ldr	w0, [sp, #244]
  411ac0:	mul	x0, x1, x0
  411ac4:	str	x0, [sp, #216]
  411ac8:	ldr	w1, [sp, #248]
  411acc:	ldr	w0, [sp, #240]
  411ad0:	mul	x0, x1, x0
  411ad4:	str	x0, [sp, #408]
  411ad8:	ldr	x0, [sp, #232]
  411adc:	lsr	x0, x0, #32
  411ae0:	ldr	x1, [sp, #224]
  411ae4:	add	x0, x1, x0
  411ae8:	str	x0, [sp, #224]
  411aec:	ldr	x1, [sp, #224]
  411af0:	ldr	x0, [sp, #216]
  411af4:	add	x0, x1, x0
  411af8:	str	x0, [sp, #224]
  411afc:	ldr	x1, [sp, #224]
  411b00:	ldr	x0, [sp, #216]
  411b04:	cmp	x1, x0
  411b08:	b.cs	411b1c <__fxstatat@plt+0xf8dc>  // b.hs, b.nlast
  411b0c:	ldr	x1, [sp, #408]
  411b10:	mov	x0, #0x100000000           	// #4294967296
  411b14:	add	x0, x1, x0
  411b18:	str	x0, [sp, #408]
  411b1c:	ldr	x0, [sp, #224]
  411b20:	lsr	x0, x0, #32
  411b24:	ldr	x1, [sp, #408]
  411b28:	add	x0, x1, x0
  411b2c:	str	x0, [sp, #312]
  411b30:	ldr	x0, [sp, #224]
  411b34:	and	x0, x0, #0xffffffff
  411b38:	lsl	x1, x0, #32
  411b3c:	ldr	x0, [sp, #232]
  411b40:	and	x0, x0, #0xffffffff
  411b44:	add	x0, x1, x0
  411b48:	str	x0, [sp, #304]
  411b4c:	str	xzr, [sp, #488]
  411b50:	ldr	x1, [sp, #312]
  411b54:	ldr	x0, [sp, #496]
  411b58:	cmp	x1, x0
  411b5c:	b.hi	411b80 <__fxstatat@plt+0xf940>  // b.pmore
  411b60:	ldr	x1, [sp, #312]
  411b64:	ldr	x0, [sp, #496]
  411b68:	cmp	x1, x0
  411b6c:	b.ne	411c80 <__fxstatat@plt+0xfa40>  // b.any
  411b70:	ldr	x1, [sp, #304]
  411b74:	ldr	x0, [sp, #488]
  411b78:	cmp	x1, x0
  411b7c:	b.ls	411c80 <__fxstatat@plt+0xfa40>  // b.plast
  411b80:	ldr	x0, [sp, #552]
  411b84:	sub	x0, x0, #0x1
  411b88:	str	x0, [sp, #552]
  411b8c:	ldr	x1, [sp, #616]
  411b90:	ldr	x0, [sp, #488]
  411b94:	add	x0, x1, x0
  411b98:	str	x0, [sp, #208]
  411b9c:	ldr	x1, [sp, #624]
  411ba0:	ldr	x0, [sp, #496]
  411ba4:	add	x1, x1, x0
  411ba8:	ldr	x2, [sp, #208]
  411bac:	ldr	x0, [sp, #616]
  411bb0:	cmp	x2, x0
  411bb4:	cset	w0, cc  // cc = lo, ul, last
  411bb8:	and	w0, w0, #0xff
  411bbc:	and	x0, x0, #0xff
  411bc0:	add	x0, x1, x0
  411bc4:	str	x0, [sp, #496]
  411bc8:	ldr	x0, [sp, #208]
  411bcc:	str	x0, [sp, #488]
  411bd0:	ldr	x1, [sp, #496]
  411bd4:	ldr	x0, [sp, #624]
  411bd8:	cmp	x1, x0
  411bdc:	b.hi	411c00 <__fxstatat@plt+0xf9c0>  // b.pmore
  411be0:	ldr	x1, [sp, #496]
  411be4:	ldr	x0, [sp, #624]
  411be8:	cmp	x1, x0
  411bec:	b.ne	411c80 <__fxstatat@plt+0xfa40>  // b.any
  411bf0:	ldr	x1, [sp, #488]
  411bf4:	ldr	x0, [sp, #616]
  411bf8:	cmp	x1, x0
  411bfc:	b.cc	411c80 <__fxstatat@plt+0xfa40>  // b.lo, b.ul, b.last
  411c00:	ldr	x1, [sp, #312]
  411c04:	ldr	x0, [sp, #496]
  411c08:	cmp	x1, x0
  411c0c:	b.hi	411c30 <__fxstatat@plt+0xf9f0>  // b.pmore
  411c10:	ldr	x1, [sp, #312]
  411c14:	ldr	x0, [sp, #496]
  411c18:	cmp	x1, x0
  411c1c:	b.ne	411c80 <__fxstatat@plt+0xfa40>  // b.any
  411c20:	ldr	x1, [sp, #304]
  411c24:	ldr	x0, [sp, #488]
  411c28:	cmp	x1, x0
  411c2c:	b.ls	411c80 <__fxstatat@plt+0xfa40>  // b.plast
  411c30:	ldr	x0, [sp, #552]
  411c34:	sub	x0, x0, #0x1
  411c38:	str	x0, [sp, #552]
  411c3c:	ldr	x1, [sp, #616]
  411c40:	ldr	x0, [sp, #488]
  411c44:	add	x0, x1, x0
  411c48:	str	x0, [sp, #200]
  411c4c:	ldr	x1, [sp, #624]
  411c50:	ldr	x0, [sp, #496]
  411c54:	add	x1, x1, x0
  411c58:	ldr	x2, [sp, #200]
  411c5c:	ldr	x0, [sp, #616]
  411c60:	cmp	x2, x0
  411c64:	cset	w0, cc  // cc = lo, ul, last
  411c68:	and	w0, w0, #0xff
  411c6c:	and	x0, x0, #0xff
  411c70:	add	x0, x1, x0
  411c74:	str	x0, [sp, #496]
  411c78:	ldr	x0, [sp, #200]
  411c7c:	str	x0, [sp, #488]
  411c80:	ldr	x1, [sp, #496]
  411c84:	ldr	x0, [sp, #312]
  411c88:	cmp	x1, x0
  411c8c:	b.ne	411ca0 <__fxstatat@plt+0xfa60>  // b.any
  411c90:	ldr	x1, [sp, #488]
  411c94:	ldr	x0, [sp, #304]
  411c98:	cmp	x1, x0
  411c9c:	b.eq	411da8 <__fxstatat@plt+0xfb68>  // b.none
  411ca0:	ldr	x0, [sp, #552]
  411ca4:	orr	x0, x0, #0x1
  411ca8:	str	x0, [sp, #552]
  411cac:	b	411da8 <__fxstatat@plt+0xfb68>
  411cb0:	ldr	x0, [sp, #592]
  411cb4:	and	x0, x0, #0x800000000000
  411cb8:	cmp	x0, #0x0
  411cbc:	b.eq	411cec <__fxstatat@plt+0xfaac>  // b.none
  411cc0:	ldr	x0, [sp, #624]
  411cc4:	and	x0, x0, #0x800000000000
  411cc8:	cmp	x0, #0x0
  411ccc:	b.ne	411cec <__fxstatat@plt+0xfaac>  // b.any
  411cd0:	ldr	x0, [sp, #384]
  411cd4:	str	x0, [sp, #648]
  411cd8:	ldr	x0, [sp, #616]
  411cdc:	str	x0, [sp, #552]
  411ce0:	ldr	x0, [sp, #624]
  411ce4:	str	x0, [sp, #544]
  411ce8:	b	411d04 <__fxstatat@plt+0xfac4>
  411cec:	ldr	x0, [sp, #392]
  411cf0:	str	x0, [sp, #648]
  411cf4:	ldr	x0, [sp, #584]
  411cf8:	str	x0, [sp, #552]
  411cfc:	ldr	x0, [sp, #592]
  411d00:	str	x0, [sp, #544]
  411d04:	mov	x0, #0x3                   	// #3
  411d08:	str	x0, [sp, #632]
  411d0c:	b	411da8 <__fxstatat@plt+0xfb68>
  411d10:	ldr	x0, [sp, #392]
  411d14:	str	x0, [sp, #648]
  411d18:	ldr	x0, [sp, #584]
  411d1c:	str	x0, [sp, #552]
  411d20:	ldr	x0, [sp, #592]
  411d24:	str	x0, [sp, #544]
  411d28:	ldr	x0, [sp, #576]
  411d2c:	str	x0, [sp, #632]
  411d30:	b	411da8 <__fxstatat@plt+0xfb68>
  411d34:	ldr	x0, [sp, #384]
  411d38:	str	x0, [sp, #648]
  411d3c:	ldr	x0, [sp, #616]
  411d40:	str	x0, [sp, #552]
  411d44:	ldr	x0, [sp, #624]
  411d48:	str	x0, [sp, #544]
  411d4c:	ldr	x0, [sp, #608]
  411d50:	str	x0, [sp, #632]
  411d54:	b	411da8 <__fxstatat@plt+0xfb68>
  411d58:	mov	x0, #0x1                   	// #1
  411d5c:	str	x0, [sp, #632]
  411d60:	b	411da8 <__fxstatat@plt+0xfb68>
  411d64:	ldr	w0, [sp, #564]
  411d68:	orr	w0, w0, #0x2
  411d6c:	str	w0, [sp, #564]
  411d70:	mov	x0, #0x2                   	// #2
  411d74:	str	x0, [sp, #632]
  411d78:	b	411da8 <__fxstatat@plt+0xfb68>
  411d7c:	str	xzr, [sp, #648]
  411d80:	mov	x0, #0x3                   	// #3
  411d84:	str	x0, [sp, #632]
  411d88:	mov	x0, #0xffffffffffffffff    	// #-1
  411d8c:	str	x0, [sp, #552]
  411d90:	mov	x0, #0xffffffffffff        	// #281474976710655
  411d94:	str	x0, [sp, #544]
  411d98:	ldr	w0, [sp, #564]
  411d9c:	orr	w0, w0, #0x1
  411da0:	str	w0, [sp, #564]
  411da4:	b	411da8 <__fxstatat@plt+0xfb68>
  411da8:	nop
  411dac:	ldr	x0, [sp, #632]
  411db0:	cmp	x0, #0x3
  411db4:	b.eq	412548 <__fxstatat@plt+0x10308>  // b.none
  411db8:	ldr	x0, [sp, #632]
  411dbc:	cmp	x0, #0x3
  411dc0:	b.gt	412560 <__fxstatat@plt+0x10320>
  411dc4:	ldr	x0, [sp, #632]
  411dc8:	cmp	x0, #0x2
  411dcc:	b.eq	412534 <__fxstatat@plt+0x102f4>  // b.none
  411dd0:	ldr	x0, [sp, #632]
  411dd4:	cmp	x0, #0x2
  411dd8:	b.gt	412560 <__fxstatat@plt+0x10320>
  411ddc:	ldr	x0, [sp, #632]
  411de0:	cmp	x0, #0x0
  411de4:	b.eq	411df8 <__fxstatat@plt+0xfbb8>  // b.none
  411de8:	ldr	x0, [sp, #632]
  411dec:	cmp	x0, #0x1
  411df0:	b.eq	412524 <__fxstatat@plt+0x102e4>  // b.none
  411df4:	b	412560 <__fxstatat@plt+0x10320>
  411df8:	ldr	x1, [sp, #640]
  411dfc:	mov	x0, #0x3fff                	// #16383
  411e00:	add	x0, x1, x0
  411e04:	str	x0, [sp, #640]
  411e08:	ldr	x0, [sp, #640]
  411e0c:	cmp	x0, #0x0
  411e10:	b.le	41208c <__fxstatat@plt+0xfe4c>
  411e14:	ldr	x0, [sp, #552]
  411e18:	and	x0, x0, #0x7
  411e1c:	cmp	x0, #0x0
  411e20:	b.eq	411f68 <__fxstatat@plt+0xfd28>  // b.none
  411e24:	ldr	w0, [sp, #564]
  411e28:	orr	w0, w0, #0x10
  411e2c:	str	w0, [sp, #564]
  411e30:	ldr	x0, [sp, #400]
  411e34:	and	x0, x0, #0xc00000
  411e38:	cmp	x0, #0xc00, lsl #12
  411e3c:	b.eq	411f70 <__fxstatat@plt+0xfd30>  // b.none
  411e40:	cmp	x0, #0xc00, lsl #12
  411e44:	b.hi	411f74 <__fxstatat@plt+0xfd34>  // b.pmore
  411e48:	cmp	x0, #0x800, lsl #12
  411e4c:	b.eq	411f10 <__fxstatat@plt+0xfcd0>  // b.none
  411e50:	cmp	x0, #0x800, lsl #12
  411e54:	b.hi	411f74 <__fxstatat@plt+0xfd34>  // b.pmore
  411e58:	cmp	x0, #0x0
  411e5c:	b.eq	411e6c <__fxstatat@plt+0xfc2c>  // b.none
  411e60:	cmp	x0, #0x400, lsl #12
  411e64:	b.eq	411eb8 <__fxstatat@plt+0xfc78>  // b.none
  411e68:	b	411f74 <__fxstatat@plt+0xfd34>
  411e6c:	ldr	x0, [sp, #552]
  411e70:	and	x0, x0, #0xf
  411e74:	cmp	x0, #0x4
  411e78:	b.eq	411f70 <__fxstatat@plt+0xfd30>  // b.none
  411e7c:	ldr	x0, [sp, #552]
  411e80:	add	x0, x0, #0x4
  411e84:	str	x0, [sp, #120]
  411e88:	ldr	x1, [sp, #120]
  411e8c:	ldr	x0, [sp, #552]
  411e90:	cmp	x1, x0
  411e94:	cset	w0, cc  // cc = lo, ul, last
  411e98:	and	w0, w0, #0xff
  411e9c:	and	x0, x0, #0xff
  411ea0:	ldr	x1, [sp, #544]
  411ea4:	add	x0, x1, x0
  411ea8:	str	x0, [sp, #544]
  411eac:	ldr	x0, [sp, #120]
  411eb0:	str	x0, [sp, #552]
  411eb4:	b	411f70 <__fxstatat@plt+0xfd30>
  411eb8:	ldr	x0, [sp, #648]
  411ebc:	cmp	x0, #0x0
  411ec0:	b.ne	411f70 <__fxstatat@plt+0xfd30>  // b.any
  411ec4:	ldr	x0, [sp, #552]
  411ec8:	and	x0, x0, #0x7
  411ecc:	cmp	x0, #0x0
  411ed0:	b.eq	411f70 <__fxstatat@plt+0xfd30>  // b.none
  411ed4:	ldr	x0, [sp, #552]
  411ed8:	add	x0, x0, #0x8
  411edc:	str	x0, [sp, #128]
  411ee0:	ldr	x1, [sp, #128]
  411ee4:	ldr	x0, [sp, #552]
  411ee8:	cmp	x1, x0
  411eec:	cset	w0, cc  // cc = lo, ul, last
  411ef0:	and	w0, w0, #0xff
  411ef4:	and	x0, x0, #0xff
  411ef8:	ldr	x1, [sp, #544]
  411efc:	add	x0, x1, x0
  411f00:	str	x0, [sp, #544]
  411f04:	ldr	x0, [sp, #128]
  411f08:	str	x0, [sp, #552]
  411f0c:	b	411f70 <__fxstatat@plt+0xfd30>
  411f10:	ldr	x0, [sp, #648]
  411f14:	cmp	x0, #0x0
  411f18:	b.eq	411f70 <__fxstatat@plt+0xfd30>  // b.none
  411f1c:	ldr	x0, [sp, #552]
  411f20:	and	x0, x0, #0x7
  411f24:	cmp	x0, #0x0
  411f28:	b.eq	411f70 <__fxstatat@plt+0xfd30>  // b.none
  411f2c:	ldr	x0, [sp, #552]
  411f30:	add	x0, x0, #0x8
  411f34:	str	x0, [sp, #136]
  411f38:	ldr	x1, [sp, #136]
  411f3c:	ldr	x0, [sp, #552]
  411f40:	cmp	x1, x0
  411f44:	cset	w0, cc  // cc = lo, ul, last
  411f48:	and	w0, w0, #0xff
  411f4c:	and	x0, x0, #0xff
  411f50:	ldr	x1, [sp, #544]
  411f54:	add	x0, x1, x0
  411f58:	str	x0, [sp, #544]
  411f5c:	ldr	x0, [sp, #136]
  411f60:	str	x0, [sp, #552]
  411f64:	b	411f70 <__fxstatat@plt+0xfd30>
  411f68:	nop
  411f6c:	b	411f74 <__fxstatat@plt+0xfd34>
  411f70:	nop
  411f74:	ldr	x0, [sp, #544]
  411f78:	and	x0, x0, #0x10000000000000
  411f7c:	cmp	x0, #0x0
  411f80:	b.eq	411f9c <__fxstatat@plt+0xfd5c>  // b.none
  411f84:	ldr	x0, [sp, #544]
  411f88:	and	x0, x0, #0xffefffffffffffff
  411f8c:	str	x0, [sp, #544]
  411f90:	ldr	x0, [sp, #640]
  411f94:	add	x0, x0, #0x1
  411f98:	str	x0, [sp, #640]
  411f9c:	ldr	x0, [sp, #552]
  411fa0:	lsr	x1, x0, #3
  411fa4:	ldr	x0, [sp, #544]
  411fa8:	lsl	x0, x0, #61
  411fac:	orr	x0, x1, x0
  411fb0:	str	x0, [sp, #552]
  411fb4:	ldr	x0, [sp, #544]
  411fb8:	lsr	x0, x0, #3
  411fbc:	str	x0, [sp, #544]
  411fc0:	ldr	x1, [sp, #640]
  411fc4:	mov	x0, #0x7ffe                	// #32766
  411fc8:	cmp	x1, x0
  411fcc:	b.le	41255c <__fxstatat@plt+0x1031c>
  411fd0:	ldr	x0, [sp, #400]
  411fd4:	and	x0, x0, #0xc00000
  411fd8:	cmp	x0, #0x800, lsl #12
  411fdc:	b.eq	412020 <__fxstatat@plt+0xfde0>  // b.none
  411fe0:	cmp	x0, #0x800, lsl #12
  411fe4:	b.hi	412038 <__fxstatat@plt+0xfdf8>  // b.pmore
  411fe8:	cmp	x0, #0x0
  411fec:	b.eq	411ffc <__fxstatat@plt+0xfdbc>  // b.none
  411ff0:	cmp	x0, #0x400, lsl #12
  411ff4:	b.eq	412008 <__fxstatat@plt+0xfdc8>  // b.none
  411ff8:	b	412038 <__fxstatat@plt+0xfdf8>
  411ffc:	mov	x0, #0x2                   	// #2
  412000:	str	x0, [sp, #632]
  412004:	b	412034 <__fxstatat@plt+0xfdf4>
  412008:	ldr	x0, [sp, #648]
  41200c:	cmp	x0, #0x0
  412010:	b.ne	412034 <__fxstatat@plt+0xfdf4>  // b.any
  412014:	mov	x0, #0x2                   	// #2
  412018:	str	x0, [sp, #632]
  41201c:	b	412034 <__fxstatat@plt+0xfdf4>
  412020:	ldr	x0, [sp, #648]
  412024:	cmp	x0, #0x0
  412028:	b.eq	412034 <__fxstatat@plt+0xfdf4>  // b.none
  41202c:	mov	x0, #0x2                   	// #2
  412030:	str	x0, [sp, #632]
  412034:	nop
  412038:	ldr	x0, [sp, #632]
  41203c:	cmp	x0, #0x2
  412040:	b.ne	412058 <__fxstatat@plt+0xfe18>  // b.any
  412044:	mov	x0, #0x7fff                	// #32767
  412048:	str	x0, [sp, #640]
  41204c:	str	xzr, [sp, #552]
  412050:	str	xzr, [sp, #544]
  412054:	b	412070 <__fxstatat@plt+0xfe30>
  412058:	mov	x0, #0x7ffe                	// #32766
  41205c:	str	x0, [sp, #640]
  412060:	mov	x0, #0xffffffffffffffff    	// #-1
  412064:	str	x0, [sp, #552]
  412068:	mov	x0, #0xffffffffffffffff    	// #-1
  41206c:	str	x0, [sp, #544]
  412070:	ldr	w0, [sp, #564]
  412074:	orr	w0, w0, #0x4
  412078:	str	w0, [sp, #564]
  41207c:	ldr	w0, [sp, #564]
  412080:	orr	w0, w0, #0x10
  412084:	str	w0, [sp, #564]
  412088:	b	41255c <__fxstatat@plt+0x1031c>
  41208c:	mov	w0, #0x1                   	// #1
  412090:	str	w0, [sp, #196]
  412094:	mov	x1, #0x1                   	// #1
  412098:	ldr	x0, [sp, #640]
  41209c:	sub	x0, x1, x0
  4120a0:	str	x0, [sp, #640]
  4120a4:	ldr	x0, [sp, #640]
  4120a8:	cmp	x0, #0x74
  4120ac:	b.gt	412384 <__fxstatat@plt+0x10144>
  4120b0:	ldr	x0, [sp, #640]
  4120b4:	cmp	x0, #0x3f
  4120b8:	b.gt	412130 <__fxstatat@plt+0xfef0>
  4120bc:	ldr	x0, [sp, #640]
  4120c0:	mov	w1, w0
  4120c4:	mov	w0, #0x40                  	// #64
  4120c8:	sub	w0, w0, w1
  4120cc:	ldr	x1, [sp, #544]
  4120d0:	lsl	x1, x1, x0
  4120d4:	ldr	x0, [sp, #640]
  4120d8:	mov	w2, w0
  4120dc:	ldr	x0, [sp, #552]
  4120e0:	lsr	x0, x0, x2
  4120e4:	orr	x1, x1, x0
  4120e8:	ldr	x0, [sp, #640]
  4120ec:	mov	w2, w0
  4120f0:	mov	w0, #0x40                  	// #64
  4120f4:	sub	w0, w0, w2
  4120f8:	ldr	x2, [sp, #552]
  4120fc:	lsl	x0, x2, x0
  412100:	cmp	x0, #0x0
  412104:	cset	w0, ne  // ne = any
  412108:	and	w0, w0, #0xff
  41210c:	sxtw	x0, w0
  412110:	orr	x0, x1, x0
  412114:	str	x0, [sp, #552]
  412118:	ldr	x0, [sp, #640]
  41211c:	mov	w1, w0
  412120:	ldr	x0, [sp, #544]
  412124:	lsr	x0, x0, x1
  412128:	str	x0, [sp, #544]
  41212c:	b	412190 <__fxstatat@plt+0xff50>
  412130:	ldr	x0, [sp, #640]
  412134:	sub	w0, w0, #0x40
  412138:	ldr	x1, [sp, #544]
  41213c:	lsr	x1, x1, x0
  412140:	ldr	x0, [sp, #640]
  412144:	cmp	x0, #0x40
  412148:	b.eq	412168 <__fxstatat@plt+0xff28>  // b.none
  41214c:	ldr	x0, [sp, #640]
  412150:	mov	w2, w0
  412154:	mov	w0, #0x80                  	// #128
  412158:	sub	w0, w0, w2
  41215c:	ldr	x2, [sp, #544]
  412160:	lsl	x0, x2, x0
  412164:	b	41216c <__fxstatat@plt+0xff2c>
  412168:	mov	x0, #0x0                   	// #0
  41216c:	ldr	x2, [sp, #552]
  412170:	orr	x0, x0, x2
  412174:	cmp	x0, #0x0
  412178:	cset	w0, ne  // ne = any
  41217c:	and	w0, w0, #0xff
  412180:	and	x0, x0, #0xff
  412184:	orr	x0, x1, x0
  412188:	str	x0, [sp, #552]
  41218c:	str	xzr, [sp, #544]
  412190:	ldr	x0, [sp, #552]
  412194:	and	x0, x0, #0x7
  412198:	cmp	x0, #0x0
  41219c:	b.eq	4122e4 <__fxstatat@plt+0x100a4>  // b.none
  4121a0:	ldr	w0, [sp, #564]
  4121a4:	orr	w0, w0, #0x10
  4121a8:	str	w0, [sp, #564]
  4121ac:	ldr	x0, [sp, #400]
  4121b0:	and	x0, x0, #0xc00000
  4121b4:	cmp	x0, #0xc00, lsl #12
  4121b8:	b.eq	4122ec <__fxstatat@plt+0x100ac>  // b.none
  4121bc:	cmp	x0, #0xc00, lsl #12
  4121c0:	b.hi	4122f0 <__fxstatat@plt+0x100b0>  // b.pmore
  4121c4:	cmp	x0, #0x800, lsl #12
  4121c8:	b.eq	41228c <__fxstatat@plt+0x1004c>  // b.none
  4121cc:	cmp	x0, #0x800, lsl #12
  4121d0:	b.hi	4122f0 <__fxstatat@plt+0x100b0>  // b.pmore
  4121d4:	cmp	x0, #0x0
  4121d8:	b.eq	4121e8 <__fxstatat@plt+0xffa8>  // b.none
  4121dc:	cmp	x0, #0x400, lsl #12
  4121e0:	b.eq	412234 <__fxstatat@plt+0xfff4>  // b.none
  4121e4:	b	4122f0 <__fxstatat@plt+0x100b0>
  4121e8:	ldr	x0, [sp, #552]
  4121ec:	and	x0, x0, #0xf
  4121f0:	cmp	x0, #0x4
  4121f4:	b.eq	4122ec <__fxstatat@plt+0x100ac>  // b.none
  4121f8:	ldr	x0, [sp, #552]
  4121fc:	add	x0, x0, #0x4
  412200:	str	x0, [sp, #144]
  412204:	ldr	x1, [sp, #144]
  412208:	ldr	x0, [sp, #552]
  41220c:	cmp	x1, x0
  412210:	cset	w0, cc  // cc = lo, ul, last
  412214:	and	w0, w0, #0xff
  412218:	and	x0, x0, #0xff
  41221c:	ldr	x1, [sp, #544]
  412220:	add	x0, x1, x0
  412224:	str	x0, [sp, #544]
  412228:	ldr	x0, [sp, #144]
  41222c:	str	x0, [sp, #552]
  412230:	b	4122ec <__fxstatat@plt+0x100ac>
  412234:	ldr	x0, [sp, #648]
  412238:	cmp	x0, #0x0
  41223c:	b.ne	4122ec <__fxstatat@plt+0x100ac>  // b.any
  412240:	ldr	x0, [sp, #552]
  412244:	and	x0, x0, #0x7
  412248:	cmp	x0, #0x0
  41224c:	b.eq	4122ec <__fxstatat@plt+0x100ac>  // b.none
  412250:	ldr	x0, [sp, #552]
  412254:	add	x0, x0, #0x8
  412258:	str	x0, [sp, #152]
  41225c:	ldr	x1, [sp, #152]
  412260:	ldr	x0, [sp, #552]
  412264:	cmp	x1, x0
  412268:	cset	w0, cc  // cc = lo, ul, last
  41226c:	and	w0, w0, #0xff
  412270:	and	x0, x0, #0xff
  412274:	ldr	x1, [sp, #544]
  412278:	add	x0, x1, x0
  41227c:	str	x0, [sp, #544]
  412280:	ldr	x0, [sp, #152]
  412284:	str	x0, [sp, #552]
  412288:	b	4122ec <__fxstatat@plt+0x100ac>
  41228c:	ldr	x0, [sp, #648]
  412290:	cmp	x0, #0x0
  412294:	b.eq	4122ec <__fxstatat@plt+0x100ac>  // b.none
  412298:	ldr	x0, [sp, #552]
  41229c:	and	x0, x0, #0x7
  4122a0:	cmp	x0, #0x0
  4122a4:	b.eq	4122ec <__fxstatat@plt+0x100ac>  // b.none
  4122a8:	ldr	x0, [sp, #552]
  4122ac:	add	x0, x0, #0x8
  4122b0:	str	x0, [sp, #160]
  4122b4:	ldr	x1, [sp, #160]
  4122b8:	ldr	x0, [sp, #552]
  4122bc:	cmp	x1, x0
  4122c0:	cset	w0, cc  // cc = lo, ul, last
  4122c4:	and	w0, w0, #0xff
  4122c8:	and	x0, x0, #0xff
  4122cc:	ldr	x1, [sp, #544]
  4122d0:	add	x0, x1, x0
  4122d4:	str	x0, [sp, #544]
  4122d8:	ldr	x0, [sp, #160]
  4122dc:	str	x0, [sp, #552]
  4122e0:	b	4122ec <__fxstatat@plt+0x100ac>
  4122e4:	nop
  4122e8:	b	4122f0 <__fxstatat@plt+0x100b0>
  4122ec:	nop
  4122f0:	ldr	x0, [sp, #544]
  4122f4:	and	x0, x0, #0x8000000000000
  4122f8:	cmp	x0, #0x0
  4122fc:	b.eq	412320 <__fxstatat@plt+0x100e0>  // b.none
  412300:	mov	x0, #0x1                   	// #1
  412304:	str	x0, [sp, #640]
  412308:	str	xzr, [sp, #552]
  41230c:	str	xzr, [sp, #544]
  412310:	ldr	w0, [sp, #564]
  412314:	orr	w0, w0, #0x10
  412318:	str	w0, [sp, #564]
  41231c:	b	412348 <__fxstatat@plt+0x10108>
  412320:	str	xzr, [sp, #640]
  412324:	ldr	x0, [sp, #552]
  412328:	lsr	x1, x0, #3
  41232c:	ldr	x0, [sp, #544]
  412330:	lsl	x0, x0, #61
  412334:	orr	x0, x1, x0
  412338:	str	x0, [sp, #552]
  41233c:	ldr	x0, [sp, #544]
  412340:	lsr	x0, x0, #3
  412344:	str	x0, [sp, #544]
  412348:	ldr	w0, [sp, #196]
  41234c:	cmp	w0, #0x0
  412350:	b.eq	41255c <__fxstatat@plt+0x1031c>  // b.none
  412354:	ldr	w0, [sp, #564]
  412358:	and	w0, w0, #0x10
  41235c:	cmp	w0, #0x0
  412360:	b.ne	412374 <__fxstatat@plt+0x10134>  // b.any
  412364:	ldr	x0, [sp, #400]
  412368:	and	x0, x0, #0x800
  41236c:	cmp	x0, #0x0
  412370:	b.eq	41255c <__fxstatat@plt+0x1031c>  // b.none
  412374:	ldr	w0, [sp, #564]
  412378:	orr	w0, w0, #0x8
  41237c:	str	w0, [sp, #564]
  412380:	b	41255c <__fxstatat@plt+0x1031c>
  412384:	str	xzr, [sp, #640]
  412388:	ldr	x1, [sp, #544]
  41238c:	ldr	x0, [sp, #552]
  412390:	orr	x0, x1, x0
  412394:	cmp	x0, #0x0
  412398:	b.eq	412514 <__fxstatat@plt+0x102d4>  // b.none
  41239c:	mov	x0, #0x1                   	// #1
  4123a0:	str	x0, [sp, #552]
  4123a4:	str	xzr, [sp, #544]
  4123a8:	ldr	x0, [sp, #552]
  4123ac:	and	x0, x0, #0x7
  4123b0:	cmp	x0, #0x0
  4123b4:	b.eq	4124fc <__fxstatat@plt+0x102bc>  // b.none
  4123b8:	ldr	w0, [sp, #564]
  4123bc:	orr	w0, w0, #0x10
  4123c0:	str	w0, [sp, #564]
  4123c4:	ldr	x0, [sp, #400]
  4123c8:	and	x0, x0, #0xc00000
  4123cc:	cmp	x0, #0xc00, lsl #12
  4123d0:	b.eq	412504 <__fxstatat@plt+0x102c4>  // b.none
  4123d4:	cmp	x0, #0xc00, lsl #12
  4123d8:	b.hi	412508 <__fxstatat@plt+0x102c8>  // b.pmore
  4123dc:	cmp	x0, #0x800, lsl #12
  4123e0:	b.eq	4124a4 <__fxstatat@plt+0x10264>  // b.none
  4123e4:	cmp	x0, #0x800, lsl #12
  4123e8:	b.hi	412508 <__fxstatat@plt+0x102c8>  // b.pmore
  4123ec:	cmp	x0, #0x0
  4123f0:	b.eq	412400 <__fxstatat@plt+0x101c0>  // b.none
  4123f4:	cmp	x0, #0x400, lsl #12
  4123f8:	b.eq	41244c <__fxstatat@plt+0x1020c>  // b.none
  4123fc:	b	412508 <__fxstatat@plt+0x102c8>
  412400:	ldr	x0, [sp, #552]
  412404:	and	x0, x0, #0xf
  412408:	cmp	x0, #0x4
  41240c:	b.eq	412504 <__fxstatat@plt+0x102c4>  // b.none
  412410:	ldr	x0, [sp, #552]
  412414:	add	x0, x0, #0x4
  412418:	str	x0, [sp, #168]
  41241c:	ldr	x1, [sp, #168]
  412420:	ldr	x0, [sp, #552]
  412424:	cmp	x1, x0
  412428:	cset	w0, cc  // cc = lo, ul, last
  41242c:	and	w0, w0, #0xff
  412430:	and	x0, x0, #0xff
  412434:	ldr	x1, [sp, #544]
  412438:	add	x0, x1, x0
  41243c:	str	x0, [sp, #544]
  412440:	ldr	x0, [sp, #168]
  412444:	str	x0, [sp, #552]
  412448:	b	412504 <__fxstatat@plt+0x102c4>
  41244c:	ldr	x0, [sp, #648]
  412450:	cmp	x0, #0x0
  412454:	b.ne	412504 <__fxstatat@plt+0x102c4>  // b.any
  412458:	ldr	x0, [sp, #552]
  41245c:	and	x0, x0, #0x7
  412460:	cmp	x0, #0x0
  412464:	b.eq	412504 <__fxstatat@plt+0x102c4>  // b.none
  412468:	ldr	x0, [sp, #552]
  41246c:	add	x0, x0, #0x8
  412470:	str	x0, [sp, #176]
  412474:	ldr	x1, [sp, #176]
  412478:	ldr	x0, [sp, #552]
  41247c:	cmp	x1, x0
  412480:	cset	w0, cc  // cc = lo, ul, last
  412484:	and	w0, w0, #0xff
  412488:	and	x0, x0, #0xff
  41248c:	ldr	x1, [sp, #544]
  412490:	add	x0, x1, x0
  412494:	str	x0, [sp, #544]
  412498:	ldr	x0, [sp, #176]
  41249c:	str	x0, [sp, #552]
  4124a0:	b	412504 <__fxstatat@plt+0x102c4>
  4124a4:	ldr	x0, [sp, #648]
  4124a8:	cmp	x0, #0x0
  4124ac:	b.eq	412504 <__fxstatat@plt+0x102c4>  // b.none
  4124b0:	ldr	x0, [sp, #552]
  4124b4:	and	x0, x0, #0x7
  4124b8:	cmp	x0, #0x0
  4124bc:	b.eq	412504 <__fxstatat@plt+0x102c4>  // b.none
  4124c0:	ldr	x0, [sp, #552]
  4124c4:	add	x0, x0, #0x8
  4124c8:	str	x0, [sp, #184]
  4124cc:	ldr	x1, [sp, #184]
  4124d0:	ldr	x0, [sp, #552]
  4124d4:	cmp	x1, x0
  4124d8:	cset	w0, cc  // cc = lo, ul, last
  4124dc:	and	w0, w0, #0xff
  4124e0:	and	x0, x0, #0xff
  4124e4:	ldr	x1, [sp, #544]
  4124e8:	add	x0, x1, x0
  4124ec:	str	x0, [sp, #544]
  4124f0:	ldr	x0, [sp, #184]
  4124f4:	str	x0, [sp, #552]
  4124f8:	b	412504 <__fxstatat@plt+0x102c4>
  4124fc:	nop
  412500:	b	412508 <__fxstatat@plt+0x102c8>
  412504:	nop
  412508:	ldr	x0, [sp, #552]
  41250c:	lsr	x0, x0, #3
  412510:	str	x0, [sp, #552]
  412514:	ldr	w0, [sp, #564]
  412518:	orr	w0, w0, #0x8
  41251c:	str	w0, [sp, #564]
  412520:	b	41255c <__fxstatat@plt+0x1031c>
  412524:	str	xzr, [sp, #640]
  412528:	str	xzr, [sp, #552]
  41252c:	str	xzr, [sp, #544]
  412530:	b	41255c <__fxstatat@plt+0x1031c>
  412534:	mov	x0, #0x7fff                	// #32767
  412538:	str	x0, [sp, #640]
  41253c:	str	xzr, [sp, #552]
  412540:	str	xzr, [sp, #544]
  412544:	b	41255c <__fxstatat@plt+0x1031c>
  412548:	mov	x0, #0x7fff                	// #32767
  41254c:	str	x0, [sp, #640]
  412550:	ldr	x0, [sp, #544]
  412554:	orr	x0, x0, #0x800000000000
  412558:	str	x0, [sp, #544]
  41255c:	nop
  412560:	ldr	x0, [sp, #552]
  412564:	str	x0, [sp, #48]
  412568:	ldr	x0, [sp, #544]
  41256c:	and	x1, x0, #0xffffffffffff
  412570:	ldr	x0, [sp, #56]
  412574:	bfxil	x0, x1, #0, #48
  412578:	str	x0, [sp, #56]
  41257c:	ldr	x0, [sp, #640]
  412580:	and	w0, w0, #0x7fff
  412584:	and	w1, w0, #0xffff
  412588:	ldrh	w0, [sp, #62]
  41258c:	bfxil	w0, w1, #0, #15
  412590:	strh	w0, [sp, #62]
  412594:	ldr	x0, [sp, #648]
  412598:	and	w0, w0, #0x1
  41259c:	and	w1, w0, #0xff
  4125a0:	ldrb	w0, [sp, #63]
  4125a4:	bfi	w0, w1, #7, #1
  4125a8:	strb	w0, [sp, #63]
  4125ac:	ldr	q0, [sp, #48]
  4125b0:	str	q0, [sp, #96]
  4125b4:	ldrsw	x0, [sp, #564]
  4125b8:	cmp	x0, #0x0
  4125bc:	b.eq	4125c8 <__fxstatat@plt+0x10388>  // b.none
  4125c0:	ldr	w0, [sp, #564]
  4125c4:	bl	414934 <__fxstatat@plt+0x126f4>
  4125c8:	ldr	q0, [sp, #96]
  4125cc:	ldp	x29, x30, [sp]
  4125d0:	add	sp, sp, #0x290
  4125d4:	ret
  4125d8:	stp	x29, x30, [sp, #-176]!
  4125dc:	mov	x29, sp
  4125e0:	str	q0, [sp, #32]
  4125e4:	str	q1, [sp, #16]
  4125e8:	str	wzr, [sp, #160]
  4125ec:	str	xzr, [sp, #152]
  4125f0:	mrs	x0, fpcr
  4125f4:	str	x0, [sp, #152]
  4125f8:	ldr	q0, [sp, #32]
  4125fc:	str	q0, [sp, #64]
  412600:	ldr	x0, [sp, #64]
  412604:	str	x0, [sp, #144]
  412608:	ldr	x0, [sp, #72]
  41260c:	ubfx	x0, x0, #0, #48
  412610:	str	x0, [sp, #136]
  412614:	ldrh	w0, [sp, #78]
  412618:	ubfx	x0, x0, #0, #15
  41261c:	and	w0, w0, #0xffff
  412620:	and	x0, x0, #0xffff
  412624:	str	x0, [sp, #128]
  412628:	ldrb	w0, [sp, #79]
  41262c:	ubfx	x0, x0, #7, #1
  412630:	and	w0, w0, #0xff
  412634:	and	x0, x0, #0xff
  412638:	str	x0, [sp, #120]
  41263c:	ldr	q0, [sp, #16]
  412640:	str	q0, [sp, #48]
  412644:	ldr	x0, [sp, #48]
  412648:	str	x0, [sp, #112]
  41264c:	ldr	x0, [sp, #56]
  412650:	ubfx	x0, x0, #0, #48
  412654:	str	x0, [sp, #104]
  412658:	ldrh	w0, [sp, #62]
  41265c:	ubfx	x0, x0, #0, #15
  412660:	and	w0, w0, #0xffff
  412664:	and	x0, x0, #0xffff
  412668:	str	x0, [sp, #96]
  41266c:	ldrb	w0, [sp, #63]
  412670:	ubfx	x0, x0, #7, #1
  412674:	and	w0, w0, #0xff
  412678:	and	x0, x0, #0xff
  41267c:	str	x0, [sp, #88]
  412680:	ldr	x1, [sp, #128]
  412684:	mov	x0, #0x7fff                	// #32767
  412688:	cmp	x1, x0
  41268c:	b.ne	4126a4 <__fxstatat@plt+0x10464>  // b.any
  412690:	ldr	x1, [sp, #136]
  412694:	ldr	x0, [sp, #144]
  412698:	orr	x0, x1, x0
  41269c:	cmp	x0, #0x0
  4126a0:	b.ne	4126c8 <__fxstatat@plt+0x10488>  // b.any
  4126a4:	ldr	x1, [sp, #96]
  4126a8:	mov	x0, #0x7fff                	// #32767
  4126ac:	cmp	x1, x0
  4126b0:	b.ne	412778 <__fxstatat@plt+0x10538>  // b.any
  4126b4:	ldr	x1, [sp, #104]
  4126b8:	ldr	x0, [sp, #112]
  4126bc:	orr	x0, x1, x0
  4126c0:	cmp	x0, #0x0
  4126c4:	b.eq	412778 <__fxstatat@plt+0x10538>  // b.none
  4126c8:	mov	w0, #0x1                   	// #1
  4126cc:	str	w0, [sp, #164]
  4126d0:	str	wzr, [sp, #168]
  4126d4:	ldr	x1, [sp, #128]
  4126d8:	mov	x0, #0x7fff                	// #32767
  4126dc:	cmp	x1, x0
  4126e0:	b.ne	412710 <__fxstatat@plt+0x104d0>  // b.any
  4126e4:	ldr	x1, [sp, #136]
  4126e8:	ldr	x0, [sp, #144]
  4126ec:	orr	x0, x1, x0
  4126f0:	cmp	x0, #0x0
  4126f4:	b.eq	412710 <__fxstatat@plt+0x104d0>  // b.none
  4126f8:	ldr	x0, [sp, #136]
  4126fc:	and	x0, x0, #0x800000000000
  412700:	cmp	x0, #0x0
  412704:	b.ne	412710 <__fxstatat@plt+0x104d0>  // b.any
  412708:	mov	w0, #0x1                   	// #1
  41270c:	str	w0, [sp, #168]
  412710:	ldr	w0, [sp, #168]
  412714:	cmp	w0, #0x0
  412718:	b.ne	412768 <__fxstatat@plt+0x10528>  // b.any
  41271c:	str	wzr, [sp, #172]
  412720:	ldr	x1, [sp, #96]
  412724:	mov	x0, #0x7fff                	// #32767
  412728:	cmp	x1, x0
  41272c:	b.ne	41275c <__fxstatat@plt+0x1051c>  // b.any
  412730:	ldr	x1, [sp, #104]
  412734:	ldr	x0, [sp, #112]
  412738:	orr	x0, x1, x0
  41273c:	cmp	x0, #0x0
  412740:	b.eq	41275c <__fxstatat@plt+0x1051c>  // b.none
  412744:	ldr	x0, [sp, #104]
  412748:	and	x0, x0, #0x800000000000
  41274c:	cmp	x0, #0x0
  412750:	b.ne	41275c <__fxstatat@plt+0x1051c>  // b.any
  412754:	mov	w0, #0x1                   	// #1
  412758:	str	w0, [sp, #172]
  41275c:	ldr	w0, [sp, #172]
  412760:	cmp	w0, #0x0
  412764:	b.eq	4127ec <__fxstatat@plt+0x105ac>  // b.none
  412768:	ldr	w0, [sp, #160]
  41276c:	orr	w0, w0, #0x1
  412770:	str	w0, [sp, #160]
  412774:	b	4127ec <__fxstatat@plt+0x105ac>
  412778:	ldr	x1, [sp, #128]
  41277c:	ldr	x0, [sp, #96]
  412780:	cmp	x1, x0
  412784:	b.ne	4127d8 <__fxstatat@plt+0x10598>  // b.any
  412788:	ldr	x1, [sp, #136]
  41278c:	ldr	x0, [sp, #104]
  412790:	cmp	x1, x0
  412794:	b.ne	4127d8 <__fxstatat@plt+0x10598>  // b.any
  412798:	ldr	x1, [sp, #144]
  41279c:	ldr	x0, [sp, #112]
  4127a0:	cmp	x1, x0
  4127a4:	b.ne	4127d8 <__fxstatat@plt+0x10598>  // b.any
  4127a8:	ldr	x1, [sp, #120]
  4127ac:	ldr	x0, [sp, #88]
  4127b0:	cmp	x1, x0
  4127b4:	b.eq	4127e0 <__fxstatat@plt+0x105a0>  // b.none
  4127b8:	ldr	x0, [sp, #128]
  4127bc:	cmp	x0, #0x0
  4127c0:	b.ne	4127d8 <__fxstatat@plt+0x10598>  // b.any
  4127c4:	ldr	x1, [sp, #136]
  4127c8:	ldr	x0, [sp, #144]
  4127cc:	orr	x0, x1, x0
  4127d0:	cmp	x0, #0x0
  4127d4:	b.eq	4127e0 <__fxstatat@plt+0x105a0>  // b.none
  4127d8:	mov	w0, #0x1                   	// #1
  4127dc:	b	4127e4 <__fxstatat@plt+0x105a4>
  4127e0:	mov	w0, #0x0                   	// #0
  4127e4:	str	w0, [sp, #164]
  4127e8:	b	4127f0 <__fxstatat@plt+0x105b0>
  4127ec:	nop
  4127f0:	ldrsw	x0, [sp, #160]
  4127f4:	cmp	x0, #0x0
  4127f8:	b.eq	412804 <__fxstatat@plt+0x105c4>  // b.none
  4127fc:	ldr	w0, [sp, #160]
  412800:	bl	414934 <__fxstatat@plt+0x126f4>
  412804:	ldr	w0, [sp, #164]
  412808:	ldp	x29, x30, [sp], #176
  41280c:	ret
  412810:	stp	x29, x30, [sp, #-176]!
  412814:	mov	x29, sp
  412818:	str	q0, [sp, #32]
  41281c:	str	q1, [sp, #16]
  412820:	str	wzr, [sp, #168]
  412824:	str	xzr, [sp, #160]
  412828:	mrs	x0, fpcr
  41282c:	str	x0, [sp, #160]
  412830:	ldr	q0, [sp, #32]
  412834:	str	q0, [sp, #64]
  412838:	ldr	x0, [sp, #64]
  41283c:	str	x0, [sp, #152]
  412840:	ldr	x0, [sp, #72]
  412844:	ubfx	x0, x0, #0, #48
  412848:	str	x0, [sp, #144]
  41284c:	ldrh	w0, [sp, #78]
  412850:	ubfx	x0, x0, #0, #15
  412854:	and	w0, w0, #0xffff
  412858:	and	x0, x0, #0xffff
  41285c:	str	x0, [sp, #136]
  412860:	ldrb	w0, [sp, #79]
  412864:	ubfx	x0, x0, #7, #1
  412868:	and	w0, w0, #0xff
  41286c:	and	x0, x0, #0xff
  412870:	str	x0, [sp, #128]
  412874:	ldr	q0, [sp, #16]
  412878:	str	q0, [sp, #48]
  41287c:	ldr	x0, [sp, #48]
  412880:	str	x0, [sp, #120]
  412884:	ldr	x0, [sp, #56]
  412888:	ubfx	x0, x0, #0, #48
  41288c:	str	x0, [sp, #112]
  412890:	ldrh	w0, [sp, #62]
  412894:	ubfx	x0, x0, #0, #15
  412898:	and	w0, w0, #0xffff
  41289c:	and	x0, x0, #0xffff
  4128a0:	str	x0, [sp, #104]
  4128a4:	ldrb	w0, [sp, #63]
  4128a8:	ubfx	x0, x0, #7, #1
  4128ac:	and	w0, w0, #0xff
  4128b0:	and	x0, x0, #0xff
  4128b4:	str	x0, [sp, #96]
  4128b8:	ldr	x1, [sp, #136]
  4128bc:	mov	x0, #0x7fff                	// #32767
  4128c0:	cmp	x1, x0
  4128c4:	b.ne	4128dc <__fxstatat@plt+0x1069c>  // b.any
  4128c8:	ldr	x1, [sp, #144]
  4128cc:	ldr	x0, [sp, #152]
  4128d0:	orr	x0, x1, x0
  4128d4:	cmp	x0, #0x0
  4128d8:	b.ne	412900 <__fxstatat@plt+0x106c0>  // b.any
  4128dc:	ldr	x1, [sp, #104]
  4128e0:	mov	x0, #0x7fff                	// #32767
  4128e4:	cmp	x1, x0
  4128e8:	b.ne	412918 <__fxstatat@plt+0x106d8>  // b.any
  4128ec:	ldr	x1, [sp, #112]
  4128f0:	ldr	x0, [sp, #120]
  4128f4:	orr	x0, x1, x0
  4128f8:	cmp	x0, #0x0
  4128fc:	b.eq	412918 <__fxstatat@plt+0x106d8>  // b.none
  412900:	mov	w0, #0xfffffffe            	// #-2
  412904:	str	w0, [sp, #172]
  412908:	ldr	w0, [sp, #168]
  41290c:	orr	w0, w0, #0x1
  412910:	str	w0, [sp, #168]
  412914:	b	412b24 <__fxstatat@plt+0x108e4>
  412918:	ldr	x0, [sp, #136]
  41291c:	cmp	x0, #0x0
  412920:	b.ne	412940 <__fxstatat@plt+0x10700>  // b.any
  412924:	ldr	x1, [sp, #144]
  412928:	ldr	x0, [sp, #152]
  41292c:	orr	x0, x1, x0
  412930:	cmp	x0, #0x0
  412934:	b.ne	412940 <__fxstatat@plt+0x10700>  // b.any
  412938:	mov	w0, #0x1                   	// #1
  41293c:	b	412944 <__fxstatat@plt+0x10704>
  412940:	mov	w0, #0x0                   	// #0
  412944:	str	w0, [sp, #92]
  412948:	ldr	x0, [sp, #104]
  41294c:	cmp	x0, #0x0
  412950:	b.ne	412970 <__fxstatat@plt+0x10730>  // b.any
  412954:	ldr	x1, [sp, #112]
  412958:	ldr	x0, [sp, #120]
  41295c:	orr	x0, x1, x0
  412960:	cmp	x0, #0x0
  412964:	b.ne	412970 <__fxstatat@plt+0x10730>  // b.any
  412968:	mov	w0, #0x1                   	// #1
  41296c:	b	412974 <__fxstatat@plt+0x10734>
  412970:	mov	w0, #0x0                   	// #0
  412974:	str	w0, [sp, #88]
  412978:	ldr	w0, [sp, #92]
  41297c:	cmp	w0, #0x0
  412980:	b.eq	412998 <__fxstatat@plt+0x10758>  // b.none
  412984:	ldr	w0, [sp, #88]
  412988:	cmp	w0, #0x0
  41298c:	b.eq	412998 <__fxstatat@plt+0x10758>  // b.none
  412990:	str	wzr, [sp, #172]
  412994:	b	412b24 <__fxstatat@plt+0x108e4>
  412998:	ldr	w0, [sp, #92]
  41299c:	cmp	w0, #0x0
  4129a0:	b.eq	4129c4 <__fxstatat@plt+0x10784>  // b.none
  4129a4:	ldr	x0, [sp, #96]
  4129a8:	cmp	x0, #0x0
  4129ac:	b.eq	4129b8 <__fxstatat@plt+0x10778>  // b.none
  4129b0:	mov	w0, #0x1                   	// #1
  4129b4:	b	4129bc <__fxstatat@plt+0x1077c>
  4129b8:	mov	w0, #0xffffffff            	// #-1
  4129bc:	str	w0, [sp, #172]
  4129c0:	b	412b24 <__fxstatat@plt+0x108e4>
  4129c4:	ldr	w0, [sp, #88]
  4129c8:	cmp	w0, #0x0
  4129cc:	b.eq	4129f0 <__fxstatat@plt+0x107b0>  // b.none
  4129d0:	ldr	x0, [sp, #128]
  4129d4:	cmp	x0, #0x0
  4129d8:	b.eq	4129e4 <__fxstatat@plt+0x107a4>  // b.none
  4129dc:	mov	w0, #0xffffffff            	// #-1
  4129e0:	b	4129e8 <__fxstatat@plt+0x107a8>
  4129e4:	mov	w0, #0x1                   	// #1
  4129e8:	str	w0, [sp, #172]
  4129ec:	b	412b24 <__fxstatat@plt+0x108e4>
  4129f0:	ldr	x1, [sp, #128]
  4129f4:	ldr	x0, [sp, #96]
  4129f8:	cmp	x1, x0
  4129fc:	b.eq	412a20 <__fxstatat@plt+0x107e0>  // b.none
  412a00:	ldr	x0, [sp, #128]
  412a04:	cmp	x0, #0x0
  412a08:	b.eq	412a14 <__fxstatat@plt+0x107d4>  // b.none
  412a0c:	mov	w0, #0xffffffff            	// #-1
  412a10:	b	412a18 <__fxstatat@plt+0x107d8>
  412a14:	mov	w0, #0x1                   	// #1
  412a18:	str	w0, [sp, #172]
  412a1c:	b	412b24 <__fxstatat@plt+0x108e4>
  412a20:	ldr	x1, [sp, #136]
  412a24:	ldr	x0, [sp, #104]
  412a28:	cmp	x1, x0
  412a2c:	b.le	412a50 <__fxstatat@plt+0x10810>
  412a30:	ldr	x0, [sp, #128]
  412a34:	cmp	x0, #0x0
  412a38:	b.eq	412a44 <__fxstatat@plt+0x10804>  // b.none
  412a3c:	mov	w0, #0xffffffff            	// #-1
  412a40:	b	412a48 <__fxstatat@plt+0x10808>
  412a44:	mov	w0, #0x1                   	// #1
  412a48:	str	w0, [sp, #172]
  412a4c:	b	412b24 <__fxstatat@plt+0x108e4>
  412a50:	ldr	x1, [sp, #136]
  412a54:	ldr	x0, [sp, #104]
  412a58:	cmp	x1, x0
  412a5c:	b.ge	412a80 <__fxstatat@plt+0x10840>  // b.tcont
  412a60:	ldr	x0, [sp, #128]
  412a64:	cmp	x0, #0x0
  412a68:	b.eq	412a74 <__fxstatat@plt+0x10834>  // b.none
  412a6c:	mov	w0, #0x1                   	// #1
  412a70:	b	412a78 <__fxstatat@plt+0x10838>
  412a74:	mov	w0, #0xffffffff            	// #-1
  412a78:	str	w0, [sp, #172]
  412a7c:	b	412b24 <__fxstatat@plt+0x108e4>
  412a80:	ldr	x1, [sp, #144]
  412a84:	ldr	x0, [sp, #112]
  412a88:	cmp	x1, x0
  412a8c:	b.hi	412ab0 <__fxstatat@plt+0x10870>  // b.pmore
  412a90:	ldr	x1, [sp, #144]
  412a94:	ldr	x0, [sp, #112]
  412a98:	cmp	x1, x0
  412a9c:	b.ne	412ad0 <__fxstatat@plt+0x10890>  // b.any
  412aa0:	ldr	x1, [sp, #152]
  412aa4:	ldr	x0, [sp, #120]
  412aa8:	cmp	x1, x0
  412aac:	b.ls	412ad0 <__fxstatat@plt+0x10890>  // b.plast
  412ab0:	ldr	x0, [sp, #128]
  412ab4:	cmp	x0, #0x0
  412ab8:	b.eq	412ac4 <__fxstatat@plt+0x10884>  // b.none
  412abc:	mov	w0, #0xffffffff            	// #-1
  412ac0:	b	412ac8 <__fxstatat@plt+0x10888>
  412ac4:	mov	w0, #0x1                   	// #1
  412ac8:	str	w0, [sp, #172]
  412acc:	b	412b24 <__fxstatat@plt+0x108e4>
  412ad0:	ldr	x1, [sp, #112]
  412ad4:	ldr	x0, [sp, #144]
  412ad8:	cmp	x1, x0
  412adc:	b.hi	412b00 <__fxstatat@plt+0x108c0>  // b.pmore
  412ae0:	ldr	x1, [sp, #112]
  412ae4:	ldr	x0, [sp, #144]
  412ae8:	cmp	x1, x0
  412aec:	b.ne	412b20 <__fxstatat@plt+0x108e0>  // b.any
  412af0:	ldr	x1, [sp, #120]
  412af4:	ldr	x0, [sp, #152]
  412af8:	cmp	x1, x0
  412afc:	b.ls	412b20 <__fxstatat@plt+0x108e0>  // b.plast
  412b00:	ldr	x0, [sp, #128]
  412b04:	cmp	x0, #0x0
  412b08:	b.eq	412b14 <__fxstatat@plt+0x108d4>  // b.none
  412b0c:	mov	w0, #0x1                   	// #1
  412b10:	b	412b18 <__fxstatat@plt+0x108d8>
  412b14:	mov	w0, #0xffffffff            	// #-1
  412b18:	str	w0, [sp, #172]
  412b1c:	b	412b24 <__fxstatat@plt+0x108e4>
  412b20:	str	wzr, [sp, #172]
  412b24:	ldrsw	x0, [sp, #168]
  412b28:	cmp	x0, #0x0
  412b2c:	b.eq	412b38 <__fxstatat@plt+0x108f8>  // b.none
  412b30:	ldr	w0, [sp, #168]
  412b34:	bl	414934 <__fxstatat@plt+0x126f4>
  412b38:	ldr	w0, [sp, #172]
  412b3c:	ldp	x29, x30, [sp], #176
  412b40:	ret
  412b44:	stp	x29, x30, [sp, #-176]!
  412b48:	mov	x29, sp
  412b4c:	str	q0, [sp, #32]
  412b50:	str	q1, [sp, #16]
  412b54:	str	wzr, [sp, #168]
  412b58:	str	xzr, [sp, #160]
  412b5c:	mrs	x0, fpcr
  412b60:	str	x0, [sp, #160]
  412b64:	ldr	q0, [sp, #32]
  412b68:	str	q0, [sp, #64]
  412b6c:	ldr	x0, [sp, #64]
  412b70:	str	x0, [sp, #152]
  412b74:	ldr	x0, [sp, #72]
  412b78:	ubfx	x0, x0, #0, #48
  412b7c:	str	x0, [sp, #144]
  412b80:	ldrh	w0, [sp, #78]
  412b84:	ubfx	x0, x0, #0, #15
  412b88:	and	w0, w0, #0xffff
  412b8c:	and	x0, x0, #0xffff
  412b90:	str	x0, [sp, #136]
  412b94:	ldrb	w0, [sp, #79]
  412b98:	ubfx	x0, x0, #7, #1
  412b9c:	and	w0, w0, #0xff
  412ba0:	and	x0, x0, #0xff
  412ba4:	str	x0, [sp, #128]
  412ba8:	ldr	q0, [sp, #16]
  412bac:	str	q0, [sp, #48]
  412bb0:	ldr	x0, [sp, #48]
  412bb4:	str	x0, [sp, #120]
  412bb8:	ldr	x0, [sp, #56]
  412bbc:	ubfx	x0, x0, #0, #48
  412bc0:	str	x0, [sp, #112]
  412bc4:	ldrh	w0, [sp, #62]
  412bc8:	ubfx	x0, x0, #0, #15
  412bcc:	and	w0, w0, #0xffff
  412bd0:	and	x0, x0, #0xffff
  412bd4:	str	x0, [sp, #104]
  412bd8:	ldrb	w0, [sp, #63]
  412bdc:	ubfx	x0, x0, #7, #1
  412be0:	and	w0, w0, #0xff
  412be4:	and	x0, x0, #0xff
  412be8:	str	x0, [sp, #96]
  412bec:	ldr	x1, [sp, #136]
  412bf0:	mov	x0, #0x7fff                	// #32767
  412bf4:	cmp	x1, x0
  412bf8:	b.ne	412c10 <__fxstatat@plt+0x109d0>  // b.any
  412bfc:	ldr	x1, [sp, #144]
  412c00:	ldr	x0, [sp, #152]
  412c04:	orr	x0, x1, x0
  412c08:	cmp	x0, #0x0
  412c0c:	b.ne	412c34 <__fxstatat@plt+0x109f4>  // b.any
  412c10:	ldr	x1, [sp, #104]
  412c14:	mov	x0, #0x7fff                	// #32767
  412c18:	cmp	x1, x0
  412c1c:	b.ne	412c4c <__fxstatat@plt+0x10a0c>  // b.any
  412c20:	ldr	x1, [sp, #112]
  412c24:	ldr	x0, [sp, #120]
  412c28:	orr	x0, x1, x0
  412c2c:	cmp	x0, #0x0
  412c30:	b.eq	412c4c <__fxstatat@plt+0x10a0c>  // b.none
  412c34:	mov	w0, #0x2                   	// #2
  412c38:	str	w0, [sp, #172]
  412c3c:	ldr	w0, [sp, #168]
  412c40:	orr	w0, w0, #0x1
  412c44:	str	w0, [sp, #168]
  412c48:	b	412e58 <__fxstatat@plt+0x10c18>
  412c4c:	ldr	x0, [sp, #136]
  412c50:	cmp	x0, #0x0
  412c54:	b.ne	412c74 <__fxstatat@plt+0x10a34>  // b.any
  412c58:	ldr	x1, [sp, #144]
  412c5c:	ldr	x0, [sp, #152]
  412c60:	orr	x0, x1, x0
  412c64:	cmp	x0, #0x0
  412c68:	b.ne	412c74 <__fxstatat@plt+0x10a34>  // b.any
  412c6c:	mov	w0, #0x1                   	// #1
  412c70:	b	412c78 <__fxstatat@plt+0x10a38>
  412c74:	mov	w0, #0x0                   	// #0
  412c78:	str	w0, [sp, #92]
  412c7c:	ldr	x0, [sp, #104]
  412c80:	cmp	x0, #0x0
  412c84:	b.ne	412ca4 <__fxstatat@plt+0x10a64>  // b.any
  412c88:	ldr	x1, [sp, #112]
  412c8c:	ldr	x0, [sp, #120]
  412c90:	orr	x0, x1, x0
  412c94:	cmp	x0, #0x0
  412c98:	b.ne	412ca4 <__fxstatat@plt+0x10a64>  // b.any
  412c9c:	mov	w0, #0x1                   	// #1
  412ca0:	b	412ca8 <__fxstatat@plt+0x10a68>
  412ca4:	mov	w0, #0x0                   	// #0
  412ca8:	str	w0, [sp, #88]
  412cac:	ldr	w0, [sp, #92]
  412cb0:	cmp	w0, #0x0
  412cb4:	b.eq	412ccc <__fxstatat@plt+0x10a8c>  // b.none
  412cb8:	ldr	w0, [sp, #88]
  412cbc:	cmp	w0, #0x0
  412cc0:	b.eq	412ccc <__fxstatat@plt+0x10a8c>  // b.none
  412cc4:	str	wzr, [sp, #172]
  412cc8:	b	412e58 <__fxstatat@plt+0x10c18>
  412ccc:	ldr	w0, [sp, #92]
  412cd0:	cmp	w0, #0x0
  412cd4:	b.eq	412cf8 <__fxstatat@plt+0x10ab8>  // b.none
  412cd8:	ldr	x0, [sp, #96]
  412cdc:	cmp	x0, #0x0
  412ce0:	b.eq	412cec <__fxstatat@plt+0x10aac>  // b.none
  412ce4:	mov	w0, #0x1                   	// #1
  412ce8:	b	412cf0 <__fxstatat@plt+0x10ab0>
  412cec:	mov	w0, #0xffffffff            	// #-1
  412cf0:	str	w0, [sp, #172]
  412cf4:	b	412e58 <__fxstatat@plt+0x10c18>
  412cf8:	ldr	w0, [sp, #88]
  412cfc:	cmp	w0, #0x0
  412d00:	b.eq	412d24 <__fxstatat@plt+0x10ae4>  // b.none
  412d04:	ldr	x0, [sp, #128]
  412d08:	cmp	x0, #0x0
  412d0c:	b.eq	412d18 <__fxstatat@plt+0x10ad8>  // b.none
  412d10:	mov	w0, #0xffffffff            	// #-1
  412d14:	b	412d1c <__fxstatat@plt+0x10adc>
  412d18:	mov	w0, #0x1                   	// #1
  412d1c:	str	w0, [sp, #172]
  412d20:	b	412e58 <__fxstatat@plt+0x10c18>
  412d24:	ldr	x1, [sp, #128]
  412d28:	ldr	x0, [sp, #96]
  412d2c:	cmp	x1, x0
  412d30:	b.eq	412d54 <__fxstatat@plt+0x10b14>  // b.none
  412d34:	ldr	x0, [sp, #128]
  412d38:	cmp	x0, #0x0
  412d3c:	b.eq	412d48 <__fxstatat@plt+0x10b08>  // b.none
  412d40:	mov	w0, #0xffffffff            	// #-1
  412d44:	b	412d4c <__fxstatat@plt+0x10b0c>
  412d48:	mov	w0, #0x1                   	// #1
  412d4c:	str	w0, [sp, #172]
  412d50:	b	412e58 <__fxstatat@plt+0x10c18>
  412d54:	ldr	x1, [sp, #136]
  412d58:	ldr	x0, [sp, #104]
  412d5c:	cmp	x1, x0
  412d60:	b.le	412d84 <__fxstatat@plt+0x10b44>
  412d64:	ldr	x0, [sp, #128]
  412d68:	cmp	x0, #0x0
  412d6c:	b.eq	412d78 <__fxstatat@plt+0x10b38>  // b.none
  412d70:	mov	w0, #0xffffffff            	// #-1
  412d74:	b	412d7c <__fxstatat@plt+0x10b3c>
  412d78:	mov	w0, #0x1                   	// #1
  412d7c:	str	w0, [sp, #172]
  412d80:	b	412e58 <__fxstatat@plt+0x10c18>
  412d84:	ldr	x1, [sp, #136]
  412d88:	ldr	x0, [sp, #104]
  412d8c:	cmp	x1, x0
  412d90:	b.ge	412db4 <__fxstatat@plt+0x10b74>  // b.tcont
  412d94:	ldr	x0, [sp, #128]
  412d98:	cmp	x0, #0x0
  412d9c:	b.eq	412da8 <__fxstatat@plt+0x10b68>  // b.none
  412da0:	mov	w0, #0x1                   	// #1
  412da4:	b	412dac <__fxstatat@plt+0x10b6c>
  412da8:	mov	w0, #0xffffffff            	// #-1
  412dac:	str	w0, [sp, #172]
  412db0:	b	412e58 <__fxstatat@plt+0x10c18>
  412db4:	ldr	x1, [sp, #144]
  412db8:	ldr	x0, [sp, #112]
  412dbc:	cmp	x1, x0
  412dc0:	b.hi	412de4 <__fxstatat@plt+0x10ba4>  // b.pmore
  412dc4:	ldr	x1, [sp, #144]
  412dc8:	ldr	x0, [sp, #112]
  412dcc:	cmp	x1, x0
  412dd0:	b.ne	412e04 <__fxstatat@plt+0x10bc4>  // b.any
  412dd4:	ldr	x1, [sp, #152]
  412dd8:	ldr	x0, [sp, #120]
  412ddc:	cmp	x1, x0
  412de0:	b.ls	412e04 <__fxstatat@plt+0x10bc4>  // b.plast
  412de4:	ldr	x0, [sp, #128]
  412de8:	cmp	x0, #0x0
  412dec:	b.eq	412df8 <__fxstatat@plt+0x10bb8>  // b.none
  412df0:	mov	w0, #0xffffffff            	// #-1
  412df4:	b	412dfc <__fxstatat@plt+0x10bbc>
  412df8:	mov	w0, #0x1                   	// #1
  412dfc:	str	w0, [sp, #172]
  412e00:	b	412e58 <__fxstatat@plt+0x10c18>
  412e04:	ldr	x1, [sp, #112]
  412e08:	ldr	x0, [sp, #144]
  412e0c:	cmp	x1, x0
  412e10:	b.hi	412e34 <__fxstatat@plt+0x10bf4>  // b.pmore
  412e14:	ldr	x1, [sp, #112]
  412e18:	ldr	x0, [sp, #144]
  412e1c:	cmp	x1, x0
  412e20:	b.ne	412e54 <__fxstatat@plt+0x10c14>  // b.any
  412e24:	ldr	x1, [sp, #120]
  412e28:	ldr	x0, [sp, #152]
  412e2c:	cmp	x1, x0
  412e30:	b.ls	412e54 <__fxstatat@plt+0x10c14>  // b.plast
  412e34:	ldr	x0, [sp, #128]
  412e38:	cmp	x0, #0x0
  412e3c:	b.eq	412e48 <__fxstatat@plt+0x10c08>  // b.none
  412e40:	mov	w0, #0x1                   	// #1
  412e44:	b	412e4c <__fxstatat@plt+0x10c0c>
  412e48:	mov	w0, #0xffffffff            	// #-1
  412e4c:	str	w0, [sp, #172]
  412e50:	b	412e58 <__fxstatat@plt+0x10c18>
  412e54:	str	wzr, [sp, #172]
  412e58:	ldrsw	x0, [sp, #168]
  412e5c:	cmp	x0, #0x0
  412e60:	b.eq	412e6c <__fxstatat@plt+0x10c2c>  // b.none
  412e64:	ldr	w0, [sp, #168]
  412e68:	bl	414934 <__fxstatat@plt+0x126f4>
  412e6c:	ldr	w0, [sp, #172]
  412e70:	ldp	x29, x30, [sp], #176
  412e74:	ret
  412e78:	sub	sp, sp, #0x2a0
  412e7c:	stp	x29, x30, [sp]
  412e80:	mov	x29, sp
  412e84:	str	q0, [sp, #32]
  412e88:	str	q1, [sp, #16]
  412e8c:	str	wzr, [sp, #596]
  412e90:	str	xzr, [sp, #488]
  412e94:	mrs	x0, fpcr
  412e98:	str	x0, [sp, #488]
  412e9c:	ldr	q0, [sp, #32]
  412ea0:	str	q0, [sp, #112]
  412ea4:	ldr	x0, [sp, #112]
  412ea8:	str	x0, [sp, #608]
  412eac:	ldr	x0, [sp, #120]
  412eb0:	ubfx	x0, x0, #0, #48
  412eb4:	str	x0, [sp, #616]
  412eb8:	ldrh	w0, [sp, #126]
  412ebc:	ubfx	x0, x0, #0, #15
  412ec0:	and	w0, w0, #0xffff
  412ec4:	and	x0, x0, #0xffff
  412ec8:	str	x0, [sp, #600]
  412ecc:	ldrb	w0, [sp, #127]
  412ed0:	ubfx	x0, x0, #7, #1
  412ed4:	and	w0, w0, #0xff
  412ed8:	and	x0, x0, #0xff
  412edc:	str	x0, [sp, #480]
  412ee0:	ldr	x0, [sp, #600]
  412ee4:	cmp	x0, #0x0
  412ee8:	b.eq	412f44 <__fxstatat@plt+0x10d04>  // b.none
  412eec:	ldr	x1, [sp, #600]
  412ef0:	mov	x0, #0x7fff                	// #32767
  412ef4:	cmp	x1, x0
  412ef8:	b.eq	413038 <__fxstatat@plt+0x10df8>  // b.none
  412efc:	ldr	x0, [sp, #616]
  412f00:	orr	x0, x0, #0x1000000000000
  412f04:	str	x0, [sp, #616]
  412f08:	ldr	x0, [sp, #616]
  412f0c:	lsl	x1, x0, #3
  412f10:	ldr	x0, [sp, #608]
  412f14:	lsr	x0, x0, #61
  412f18:	orr	x0, x1, x0
  412f1c:	str	x0, [sp, #616]
  412f20:	ldr	x0, [sp, #608]
  412f24:	lsl	x0, x0, #3
  412f28:	str	x0, [sp, #608]
  412f2c:	ldr	x1, [sp, #600]
  412f30:	mov	x0, #0xffffffffffffc001    	// #-16383
  412f34:	add	x0, x1, x0
  412f38:	str	x0, [sp, #600]
  412f3c:	str	xzr, [sp, #584]
  412f40:	b	41307c <__fxstatat@plt+0x10e3c>
  412f44:	ldr	x1, [sp, #616]
  412f48:	ldr	x0, [sp, #608]
  412f4c:	orr	x0, x1, x0
  412f50:	cmp	x0, #0x0
  412f54:	b.ne	412f64 <__fxstatat@plt+0x10d24>  // b.any
  412f58:	mov	x0, #0x1                   	// #1
  412f5c:	str	x0, [sp, #584]
  412f60:	b	41307c <__fxstatat@plt+0x10e3c>
  412f64:	ldr	x0, [sp, #616]
  412f68:	cmp	x0, #0x0
  412f6c:	b.eq	412f84 <__fxstatat@plt+0x10d44>  // b.none
  412f70:	ldr	x0, [sp, #616]
  412f74:	clz	x0, x0
  412f78:	sxtw	x0, w0
  412f7c:	str	x0, [sp, #552]
  412f80:	b	412fa0 <__fxstatat@plt+0x10d60>
  412f84:	ldr	x0, [sp, #608]
  412f88:	clz	x0, x0
  412f8c:	sxtw	x0, w0
  412f90:	str	x0, [sp, #552]
  412f94:	ldr	x0, [sp, #552]
  412f98:	add	x0, x0, #0x40
  412f9c:	str	x0, [sp, #552]
  412fa0:	ldr	x0, [sp, #552]
  412fa4:	sub	x0, x0, #0xf
  412fa8:	str	x0, [sp, #552]
  412fac:	ldr	x0, [sp, #552]
  412fb0:	cmp	x0, #0x3c
  412fb4:	b.gt	413000 <__fxstatat@plt+0x10dc0>
  412fb8:	ldr	x0, [sp, #552]
  412fbc:	add	w0, w0, #0x3
  412fc0:	ldr	x1, [sp, #616]
  412fc4:	lsl	x1, x1, x0
  412fc8:	ldr	x0, [sp, #552]
  412fcc:	mov	w2, w0
  412fd0:	mov	w0, #0x3d                  	// #61
  412fd4:	sub	w0, w0, w2
  412fd8:	ldr	x2, [sp, #608]
  412fdc:	lsr	x0, x2, x0
  412fe0:	orr	x0, x1, x0
  412fe4:	str	x0, [sp, #616]
  412fe8:	ldr	x0, [sp, #552]
  412fec:	add	w0, w0, #0x3
  412ff0:	ldr	x1, [sp, #608]
  412ff4:	lsl	x0, x1, x0
  412ff8:	str	x0, [sp, #608]
  412ffc:	b	413018 <__fxstatat@plt+0x10dd8>
  413000:	ldr	x0, [sp, #552]
  413004:	sub	w0, w0, #0x3d
  413008:	ldr	x1, [sp, #608]
  41300c:	lsl	x0, x1, x0
  413010:	str	x0, [sp, #616]
  413014:	str	xzr, [sp, #608]
  413018:	ldr	x1, [sp, #552]
  41301c:	mov	x0, #0x3ffe                	// #16382
  413020:	add	x0, x1, x0
  413024:	ldr	x1, [sp, #600]
  413028:	sub	x0, x1, x0
  41302c:	str	x0, [sp, #600]
  413030:	str	xzr, [sp, #584]
  413034:	b	41307c <__fxstatat@plt+0x10e3c>
  413038:	ldr	x1, [sp, #616]
  41303c:	ldr	x0, [sp, #608]
  413040:	orr	x0, x1, x0
  413044:	cmp	x0, #0x0
  413048:	b.ne	413058 <__fxstatat@plt+0x10e18>  // b.any
  41304c:	mov	x0, #0x2                   	// #2
  413050:	str	x0, [sp, #584]
  413054:	b	41307c <__fxstatat@plt+0x10e3c>
  413058:	mov	x0, #0x3                   	// #3
  41305c:	str	x0, [sp, #584]
  413060:	ldr	x0, [sp, #616]
  413064:	and	x0, x0, #0x800000000000
  413068:	cmp	x0, #0x0
  41306c:	b.ne	41307c <__fxstatat@plt+0x10e3c>  // b.any
  413070:	ldr	w0, [sp, #596]
  413074:	orr	w0, w0, #0x1
  413078:	str	w0, [sp, #596]
  41307c:	nop
  413080:	ldr	q0, [sp, #16]
  413084:	str	q0, [sp, #96]
  413088:	ldr	x0, [sp, #96]
  41308c:	str	x0, [sp, #640]
  413090:	ldr	x0, [sp, #104]
  413094:	ubfx	x0, x0, #0, #48
  413098:	str	x0, [sp, #648]
  41309c:	ldrh	w0, [sp, #110]
  4130a0:	ubfx	x0, x0, #0, #15
  4130a4:	and	w0, w0, #0xffff
  4130a8:	and	x0, x0, #0xffff
  4130ac:	str	x0, [sp, #624]
  4130b0:	ldrb	w0, [sp, #111]
  4130b4:	ubfx	x0, x0, #7, #1
  4130b8:	and	w0, w0, #0xff
  4130bc:	and	x0, x0, #0xff
  4130c0:	str	x0, [sp, #472]
  4130c4:	ldr	x0, [sp, #624]
  4130c8:	cmp	x0, #0x0
  4130cc:	b.eq	413128 <__fxstatat@plt+0x10ee8>  // b.none
  4130d0:	ldr	x1, [sp, #624]
  4130d4:	mov	x0, #0x7fff                	// #32767
  4130d8:	cmp	x1, x0
  4130dc:	b.eq	41321c <__fxstatat@plt+0x10fdc>  // b.none
  4130e0:	ldr	x0, [sp, #648]
  4130e4:	orr	x0, x0, #0x1000000000000
  4130e8:	str	x0, [sp, #648]
  4130ec:	ldr	x0, [sp, #648]
  4130f0:	lsl	x1, x0, #3
  4130f4:	ldr	x0, [sp, #640]
  4130f8:	lsr	x0, x0, #61
  4130fc:	orr	x0, x1, x0
  413100:	str	x0, [sp, #648]
  413104:	ldr	x0, [sp, #640]
  413108:	lsl	x0, x0, #3
  41310c:	str	x0, [sp, #640]
  413110:	ldr	x1, [sp, #624]
  413114:	mov	x0, #0xffffffffffffc001    	// #-16383
  413118:	add	x0, x1, x0
  41311c:	str	x0, [sp, #624]
  413120:	str	xzr, [sp, #632]
  413124:	b	413260 <__fxstatat@plt+0x11020>
  413128:	ldr	x1, [sp, #648]
  41312c:	ldr	x0, [sp, #640]
  413130:	orr	x0, x1, x0
  413134:	cmp	x0, #0x0
  413138:	b.ne	413148 <__fxstatat@plt+0x10f08>  // b.any
  41313c:	mov	x0, #0x1                   	// #1
  413140:	str	x0, [sp, #632]
  413144:	b	413260 <__fxstatat@plt+0x11020>
  413148:	ldr	x0, [sp, #648]
  41314c:	cmp	x0, #0x0
  413150:	b.eq	413168 <__fxstatat@plt+0x10f28>  // b.none
  413154:	ldr	x0, [sp, #648]
  413158:	clz	x0, x0
  41315c:	sxtw	x0, w0
  413160:	str	x0, [sp, #544]
  413164:	b	413184 <__fxstatat@plt+0x10f44>
  413168:	ldr	x0, [sp, #640]
  41316c:	clz	x0, x0
  413170:	sxtw	x0, w0
  413174:	str	x0, [sp, #544]
  413178:	ldr	x0, [sp, #544]
  41317c:	add	x0, x0, #0x40
  413180:	str	x0, [sp, #544]
  413184:	ldr	x0, [sp, #544]
  413188:	sub	x0, x0, #0xf
  41318c:	str	x0, [sp, #544]
  413190:	ldr	x0, [sp, #544]
  413194:	cmp	x0, #0x3c
  413198:	b.gt	4131e4 <__fxstatat@plt+0x10fa4>
  41319c:	ldr	x0, [sp, #544]
  4131a0:	add	w0, w0, #0x3
  4131a4:	ldr	x1, [sp, #648]
  4131a8:	lsl	x1, x1, x0
  4131ac:	ldr	x0, [sp, #544]
  4131b0:	mov	w2, w0
  4131b4:	mov	w0, #0x3d                  	// #61
  4131b8:	sub	w0, w0, w2
  4131bc:	ldr	x2, [sp, #640]
  4131c0:	lsr	x0, x2, x0
  4131c4:	orr	x0, x1, x0
  4131c8:	str	x0, [sp, #648]
  4131cc:	ldr	x0, [sp, #544]
  4131d0:	add	w0, w0, #0x3
  4131d4:	ldr	x1, [sp, #640]
  4131d8:	lsl	x0, x1, x0
  4131dc:	str	x0, [sp, #640]
  4131e0:	b	4131fc <__fxstatat@plt+0x10fbc>
  4131e4:	ldr	x0, [sp, #544]
  4131e8:	sub	w0, w0, #0x3d
  4131ec:	ldr	x1, [sp, #640]
  4131f0:	lsl	x0, x1, x0
  4131f4:	str	x0, [sp, #648]
  4131f8:	str	xzr, [sp, #640]
  4131fc:	ldr	x1, [sp, #544]
  413200:	mov	x0, #0x3ffe                	// #16382
  413204:	add	x0, x1, x0
  413208:	ldr	x1, [sp, #624]
  41320c:	sub	x0, x1, x0
  413210:	str	x0, [sp, #624]
  413214:	str	xzr, [sp, #632]
  413218:	b	413260 <__fxstatat@plt+0x11020>
  41321c:	ldr	x1, [sp, #648]
  413220:	ldr	x0, [sp, #640]
  413224:	orr	x0, x1, x0
  413228:	cmp	x0, #0x0
  41322c:	b.ne	41323c <__fxstatat@plt+0x10ffc>  // b.any
  413230:	mov	x0, #0x2                   	// #2
  413234:	str	x0, [sp, #632]
  413238:	b	413260 <__fxstatat@plt+0x11020>
  41323c:	mov	x0, #0x3                   	// #3
  413240:	str	x0, [sp, #632]
  413244:	ldr	x0, [sp, #648]
  413248:	and	x0, x0, #0x800000000000
  41324c:	cmp	x0, #0x0
  413250:	b.ne	413260 <__fxstatat@plt+0x11020>  // b.any
  413254:	ldr	w0, [sp, #596]
  413258:	orr	w0, w0, #0x1
  41325c:	str	w0, [sp, #596]
  413260:	nop
  413264:	ldr	x1, [sp, #480]
  413268:	ldr	x0, [sp, #472]
  41326c:	eor	x0, x1, x0
  413270:	str	x0, [sp, #656]
  413274:	ldr	x1, [sp, #600]
  413278:	ldr	x0, [sp, #624]
  41327c:	add	x0, x1, x0
  413280:	add	x0, x0, #0x1
  413284:	str	x0, [sp, #576]
  413288:	ldr	x0, [sp, #584]
  41328c:	lsl	x1, x0, #2
  413290:	ldr	x0, [sp, #632]
  413294:	orr	x0, x1, x0
  413298:	cmp	x0, #0xf
  41329c:	b.eq	413aac <__fxstatat@plt+0x1186c>  // b.none
  4132a0:	cmp	x0, #0xf
  4132a4:	b.gt	413b80 <__fxstatat@plt+0x11940>
  4132a8:	cmp	x0, #0xe
  4132ac:	b.gt	413b80 <__fxstatat@plt+0x11940>
  4132b0:	cmp	x0, #0xc
  4132b4:	b.ge	413b0c <__fxstatat@plt+0x118cc>  // b.tcont
  4132b8:	cmp	x0, #0xb
  4132bc:	b.eq	413b30 <__fxstatat@plt+0x118f0>  // b.none
  4132c0:	cmp	x0, #0xb
  4132c4:	b.gt	413b80 <__fxstatat@plt+0x11940>
  4132c8:	cmp	x0, #0xa
  4132cc:	b.gt	413b80 <__fxstatat@plt+0x11940>
  4132d0:	cmp	x0, #0x3
  4132d4:	b.ge	4132f8 <__fxstatat@plt+0x110b8>  // b.tcont
  4132d8:	cmp	x0, #0x0
  4132dc:	b.eq	41335c <__fxstatat@plt+0x1111c>  // b.none
  4132e0:	cmp	x0, #0x0
  4132e4:	b.lt	413b80 <__fxstatat@plt+0x11940>  // b.tstop
  4132e8:	sub	x0, x0, #0x1
  4132ec:	cmp	x0, #0x1
  4132f0:	b.hi	413b80 <__fxstatat@plt+0x11940>  // b.pmore
  4132f4:	b	413b38 <__fxstatat@plt+0x118f8>
  4132f8:	mov	w1, w0
  4132fc:	mov	x0, #0x1                   	// #1
  413300:	lsl	x0, x0, x1
  413304:	mov	x1, #0x530                 	// #1328
  413308:	and	x1, x0, x1
  41330c:	cmp	x1, #0x0
  413310:	cset	w1, ne  // ne = any
  413314:	and	w1, w1, #0xff
  413318:	cmp	w1, #0x0
  41331c:	b.ne	413b14 <__fxstatat@plt+0x118d4>  // b.any
  413320:	mov	x1, #0x240                 	// #576
  413324:	and	x1, x0, x1
  413328:	cmp	x1, #0x0
  41332c:	cset	w1, ne  // ne = any
  413330:	and	w1, w1, #0xff
  413334:	cmp	w1, #0x0
  413338:	b.ne	413b54 <__fxstatat@plt+0x11914>  // b.any
  41333c:	mov	x1, #0x88                  	// #136
  413340:	and	x0, x0, x1
  413344:	cmp	x0, #0x0
  413348:	cset	w0, ne  // ne = any
  41334c:	and	w0, w0, #0xff
  413350:	cmp	w0, #0x0
  413354:	b.ne	413b30 <__fxstatat@plt+0x118f0>  // b.any
  413358:	b	413b80 <__fxstatat@plt+0x11940>
  41335c:	str	xzr, [sp, #664]
  413360:	ldr	x0, [sp, #608]
  413364:	str	w0, [sp, #468]
  413368:	ldr	x0, [sp, #608]
  41336c:	lsr	x0, x0, #32
  413370:	str	w0, [sp, #464]
  413374:	ldr	x0, [sp, #640]
  413378:	str	w0, [sp, #460]
  41337c:	ldr	x0, [sp, #640]
  413380:	lsr	x0, x0, #32
  413384:	str	w0, [sp, #456]
  413388:	ldr	w1, [sp, #468]
  41338c:	ldr	w0, [sp, #460]
  413390:	mul	x0, x1, x0
  413394:	str	x0, [sp, #448]
  413398:	ldr	w1, [sp, #468]
  41339c:	ldr	w0, [sp, #456]
  4133a0:	mul	x0, x1, x0
  4133a4:	str	x0, [sp, #440]
  4133a8:	ldr	w1, [sp, #464]
  4133ac:	ldr	w0, [sp, #460]
  4133b0:	mul	x0, x1, x0
  4133b4:	str	x0, [sp, #432]
  4133b8:	ldr	w1, [sp, #464]
  4133bc:	ldr	w0, [sp, #456]
  4133c0:	mul	x0, x1, x0
  4133c4:	str	x0, [sp, #536]
  4133c8:	ldr	x0, [sp, #448]
  4133cc:	lsr	x0, x0, #32
  4133d0:	ldr	x1, [sp, #440]
  4133d4:	add	x0, x1, x0
  4133d8:	str	x0, [sp, #440]
  4133dc:	ldr	x1, [sp, #440]
  4133e0:	ldr	x0, [sp, #432]
  4133e4:	add	x0, x1, x0
  4133e8:	str	x0, [sp, #440]
  4133ec:	ldr	x1, [sp, #440]
  4133f0:	ldr	x0, [sp, #432]
  4133f4:	cmp	x1, x0
  4133f8:	b.cs	41340c <__fxstatat@plt+0x111cc>  // b.hs, b.nlast
  4133fc:	ldr	x1, [sp, #536]
  413400:	mov	x0, #0x100000000           	// #4294967296
  413404:	add	x0, x1, x0
  413408:	str	x0, [sp, #536]
  41340c:	ldr	x0, [sp, #440]
  413410:	lsr	x1, x0, #32
  413414:	ldr	x0, [sp, #536]
  413418:	add	x1, x1, x0
  41341c:	add	x0, sp, #0x30
  413420:	str	x1, [x0, #8]
  413424:	ldr	x0, [sp, #440]
  413428:	and	x0, x0, #0xffffffff
  41342c:	lsl	x1, x0, #32
  413430:	ldr	x0, [sp, #448]
  413434:	and	x0, x0, #0xffffffff
  413438:	add	x1, x1, x0
  41343c:	add	x0, sp, #0x30
  413440:	str	x1, [x0]
  413444:	ldr	x0, [sp, #608]
  413448:	str	w0, [sp, #428]
  41344c:	ldr	x0, [sp, #608]
  413450:	lsr	x0, x0, #32
  413454:	str	w0, [sp, #424]
  413458:	ldr	x0, [sp, #648]
  41345c:	str	w0, [sp, #420]
  413460:	ldr	x0, [sp, #648]
  413464:	lsr	x0, x0, #32
  413468:	str	w0, [sp, #416]
  41346c:	ldr	w1, [sp, #428]
  413470:	ldr	w0, [sp, #420]
  413474:	mul	x0, x1, x0
  413478:	str	x0, [sp, #408]
  41347c:	ldr	w1, [sp, #428]
  413480:	ldr	w0, [sp, #416]
  413484:	mul	x0, x1, x0
  413488:	str	x0, [sp, #400]
  41348c:	ldr	w1, [sp, #424]
  413490:	ldr	w0, [sp, #420]
  413494:	mul	x0, x1, x0
  413498:	str	x0, [sp, #392]
  41349c:	ldr	w1, [sp, #424]
  4134a0:	ldr	w0, [sp, #416]
  4134a4:	mul	x0, x1, x0
  4134a8:	str	x0, [sp, #528]
  4134ac:	ldr	x0, [sp, #408]
  4134b0:	lsr	x0, x0, #32
  4134b4:	ldr	x1, [sp, #400]
  4134b8:	add	x0, x1, x0
  4134bc:	str	x0, [sp, #400]
  4134c0:	ldr	x1, [sp, #400]
  4134c4:	ldr	x0, [sp, #392]
  4134c8:	add	x0, x1, x0
  4134cc:	str	x0, [sp, #400]
  4134d0:	ldr	x1, [sp, #400]
  4134d4:	ldr	x0, [sp, #392]
  4134d8:	cmp	x1, x0
  4134dc:	b.cs	4134f0 <__fxstatat@plt+0x112b0>  // b.hs, b.nlast
  4134e0:	ldr	x1, [sp, #528]
  4134e4:	mov	x0, #0x100000000           	// #4294967296
  4134e8:	add	x0, x1, x0
  4134ec:	str	x0, [sp, #528]
  4134f0:	ldr	x0, [sp, #400]
  4134f4:	lsr	x0, x0, #32
  4134f8:	ldr	x1, [sp, #528]
  4134fc:	add	x0, x1, x0
  413500:	str	x0, [sp, #384]
  413504:	ldr	x0, [sp, #400]
  413508:	and	x0, x0, #0xffffffff
  41350c:	lsl	x1, x0, #32
  413510:	ldr	x0, [sp, #408]
  413514:	and	x0, x0, #0xffffffff
  413518:	add	x0, x1, x0
  41351c:	str	x0, [sp, #376]
  413520:	ldr	x0, [sp, #616]
  413524:	str	w0, [sp, #372]
  413528:	ldr	x0, [sp, #616]
  41352c:	lsr	x0, x0, #32
  413530:	str	w0, [sp, #368]
  413534:	ldr	x0, [sp, #640]
  413538:	str	w0, [sp, #364]
  41353c:	ldr	x0, [sp, #640]
  413540:	lsr	x0, x0, #32
  413544:	str	w0, [sp, #360]
  413548:	ldr	w1, [sp, #372]
  41354c:	ldr	w0, [sp, #364]
  413550:	mul	x0, x1, x0
  413554:	str	x0, [sp, #352]
  413558:	ldr	w1, [sp, #372]
  41355c:	ldr	w0, [sp, #360]
  413560:	mul	x0, x1, x0
  413564:	str	x0, [sp, #344]
  413568:	ldr	w1, [sp, #368]
  41356c:	ldr	w0, [sp, #364]
  413570:	mul	x0, x1, x0
  413574:	str	x0, [sp, #336]
  413578:	ldr	w1, [sp, #368]
  41357c:	ldr	w0, [sp, #360]
  413580:	mul	x0, x1, x0
  413584:	str	x0, [sp, #520]
  413588:	ldr	x0, [sp, #352]
  41358c:	lsr	x0, x0, #32
  413590:	ldr	x1, [sp, #344]
  413594:	add	x0, x1, x0
  413598:	str	x0, [sp, #344]
  41359c:	ldr	x1, [sp, #344]
  4135a0:	ldr	x0, [sp, #336]
  4135a4:	add	x0, x1, x0
  4135a8:	str	x0, [sp, #344]
  4135ac:	ldr	x1, [sp, #344]
  4135b0:	ldr	x0, [sp, #336]
  4135b4:	cmp	x1, x0
  4135b8:	b.cs	4135cc <__fxstatat@plt+0x1138c>  // b.hs, b.nlast
  4135bc:	ldr	x1, [sp, #520]
  4135c0:	mov	x0, #0x100000000           	// #4294967296
  4135c4:	add	x0, x1, x0
  4135c8:	str	x0, [sp, #520]
  4135cc:	ldr	x0, [sp, #344]
  4135d0:	lsr	x0, x0, #32
  4135d4:	ldr	x1, [sp, #520]
  4135d8:	add	x0, x1, x0
  4135dc:	str	x0, [sp, #328]
  4135e0:	ldr	x0, [sp, #344]
  4135e4:	and	x0, x0, #0xffffffff
  4135e8:	lsl	x1, x0, #32
  4135ec:	ldr	x0, [sp, #352]
  4135f0:	and	x0, x0, #0xffffffff
  4135f4:	add	x0, x1, x0
  4135f8:	str	x0, [sp, #320]
  4135fc:	ldr	x0, [sp, #616]
  413600:	str	w0, [sp, #316]
  413604:	ldr	x0, [sp, #616]
  413608:	lsr	x0, x0, #32
  41360c:	str	w0, [sp, #312]
  413610:	ldr	x0, [sp, #648]
  413614:	str	w0, [sp, #308]
  413618:	ldr	x0, [sp, #648]
  41361c:	lsr	x0, x0, #32
  413620:	str	w0, [sp, #304]
  413624:	ldr	w1, [sp, #316]
  413628:	ldr	w0, [sp, #308]
  41362c:	mul	x0, x1, x0
  413630:	str	x0, [sp, #296]
  413634:	ldr	w1, [sp, #316]
  413638:	ldr	w0, [sp, #304]
  41363c:	mul	x0, x1, x0
  413640:	str	x0, [sp, #288]
  413644:	ldr	w1, [sp, #312]
  413648:	ldr	w0, [sp, #308]
  41364c:	mul	x0, x1, x0
  413650:	str	x0, [sp, #280]
  413654:	ldr	w1, [sp, #312]
  413658:	ldr	w0, [sp, #304]
  41365c:	mul	x0, x1, x0
  413660:	str	x0, [sp, #512]
  413664:	ldr	x0, [sp, #296]
  413668:	lsr	x0, x0, #32
  41366c:	ldr	x1, [sp, #288]
  413670:	add	x0, x1, x0
  413674:	str	x0, [sp, #288]
  413678:	ldr	x1, [sp, #288]
  41367c:	ldr	x0, [sp, #280]
  413680:	add	x0, x1, x0
  413684:	str	x0, [sp, #288]
  413688:	ldr	x1, [sp, #288]
  41368c:	ldr	x0, [sp, #280]
  413690:	cmp	x1, x0
  413694:	b.cs	4136a8 <__fxstatat@plt+0x11468>  // b.hs, b.nlast
  413698:	ldr	x1, [sp, #512]
  41369c:	mov	x0, #0x100000000           	// #4294967296
  4136a0:	add	x0, x1, x0
  4136a4:	str	x0, [sp, #512]
  4136a8:	ldr	x0, [sp, #288]
  4136ac:	lsr	x1, x0, #32
  4136b0:	ldr	x0, [sp, #512]
  4136b4:	add	x1, x1, x0
  4136b8:	add	x0, sp, #0x30
  4136bc:	str	x1, [x0, #24]
  4136c0:	ldr	x0, [sp, #288]
  4136c4:	and	x0, x0, #0xffffffff
  4136c8:	lsl	x1, x0, #32
  4136cc:	ldr	x0, [sp, #296]
  4136d0:	and	x0, x0, #0xffffffff
  4136d4:	add	x1, x1, x0
  4136d8:	add	x0, sp, #0x30
  4136dc:	str	x1, [x0, #16]
  4136e0:	add	x0, sp, #0x30
  4136e4:	ldr	x1, [x0, #8]
  4136e8:	ldr	x0, [sp, #376]
  4136ec:	add	x1, x1, x0
  4136f0:	add	x0, sp, #0x30
  4136f4:	str	x1, [x0, #8]
  4136f8:	add	x0, sp, #0x30
  4136fc:	ldr	x0, [x0, #8]
  413700:	ldr	x1, [sp, #376]
  413704:	cmp	x1, x0
  413708:	cset	w0, hi  // hi = pmore
  41370c:	and	w0, w0, #0xff
  413710:	and	x0, x0, #0xff
  413714:	str	x0, [sp, #272]
  413718:	add	x0, sp, #0x30
  41371c:	ldr	x1, [x0, #16]
  413720:	ldr	x0, [sp, #384]
  413724:	add	x1, x1, x0
  413728:	add	x0, sp, #0x30
  41372c:	str	x1, [x0, #16]
  413730:	add	x0, sp, #0x30
  413734:	ldr	x0, [x0, #16]
  413738:	ldr	x1, [sp, #384]
  41373c:	cmp	x1, x0
  413740:	cset	w0, hi  // hi = pmore
  413744:	and	w0, w0, #0xff
  413748:	and	x0, x0, #0xff
  41374c:	str	x0, [sp, #264]
  413750:	add	x0, sp, #0x30
  413754:	ldr	x1, [x0, #16]
  413758:	ldr	x0, [sp, #272]
  41375c:	add	x1, x1, x0
  413760:	add	x0, sp, #0x30
  413764:	str	x1, [x0, #16]
  413768:	add	x0, sp, #0x30
  41376c:	ldr	x0, [x0, #16]
  413770:	ldr	x1, [sp, #272]
  413774:	cmp	x1, x0
  413778:	cset	w0, hi  // hi = pmore
  41377c:	and	w0, w0, #0xff
  413780:	and	x0, x0, #0xff
  413784:	ldr	x1, [sp, #264]
  413788:	orr	x0, x1, x0
  41378c:	str	x0, [sp, #264]
  413790:	add	x0, sp, #0x30
  413794:	ldr	x1, [x0, #24]
  413798:	ldr	x0, [sp, #264]
  41379c:	add	x1, x1, x0
  4137a0:	add	x0, sp, #0x30
  4137a4:	str	x1, [x0, #24]
  4137a8:	add	x0, sp, #0x30
  4137ac:	ldr	x1, [x0, #8]
  4137b0:	ldr	x0, [sp, #320]
  4137b4:	add	x1, x1, x0
  4137b8:	add	x0, sp, #0x30
  4137bc:	str	x1, [x0, #8]
  4137c0:	add	x0, sp, #0x30
  4137c4:	ldr	x0, [x0, #8]
  4137c8:	ldr	x1, [sp, #320]
  4137cc:	cmp	x1, x0
  4137d0:	cset	w0, hi  // hi = pmore
  4137d4:	and	w0, w0, #0xff
  4137d8:	and	x0, x0, #0xff
  4137dc:	str	x0, [sp, #256]
  4137e0:	add	x0, sp, #0x30
  4137e4:	ldr	x1, [x0, #16]
  4137e8:	ldr	x0, [sp, #328]
  4137ec:	add	x1, x1, x0
  4137f0:	add	x0, sp, #0x30
  4137f4:	str	x1, [x0, #16]
  4137f8:	add	x0, sp, #0x30
  4137fc:	ldr	x0, [x0, #16]
  413800:	ldr	x1, [sp, #328]
  413804:	cmp	x1, x0
  413808:	cset	w0, hi  // hi = pmore
  41380c:	and	w0, w0, #0xff
  413810:	and	x0, x0, #0xff
  413814:	str	x0, [sp, #248]
  413818:	add	x0, sp, #0x30
  41381c:	ldr	x1, [x0, #16]
  413820:	ldr	x0, [sp, #256]
  413824:	add	x1, x1, x0
  413828:	add	x0, sp, #0x30
  41382c:	str	x1, [x0, #16]
  413830:	add	x0, sp, #0x30
  413834:	ldr	x0, [x0, #16]
  413838:	ldr	x1, [sp, #256]
  41383c:	cmp	x1, x0
  413840:	cset	w0, hi  // hi = pmore
  413844:	and	w0, w0, #0xff
  413848:	and	x0, x0, #0xff
  41384c:	ldr	x1, [sp, #248]
  413850:	orr	x0, x1, x0
  413854:	str	x0, [sp, #248]
  413858:	add	x0, sp, #0x30
  41385c:	ldr	x1, [x0, #24]
  413860:	ldr	x0, [sp, #248]
  413864:	add	x1, x1, x0
  413868:	add	x0, sp, #0x30
  41386c:	str	x1, [x0, #24]
  413870:	mov	x0, #0x1                   	// #1
  413874:	str	x0, [sp, #240]
  413878:	mov	x0, #0x33                  	// #51
  41387c:	str	x0, [sp, #232]
  413880:	mov	x1, #0x40                  	// #64
  413884:	ldr	x0, [sp, #232]
  413888:	sub	x0, x1, x0
  41388c:	str	x0, [sp, #224]
  413890:	str	xzr, [sp, #504]
  413894:	str	xzr, [sp, #496]
  413898:	b	4138c0 <__fxstatat@plt+0x11680>
  41389c:	add	x0, sp, #0x30
  4138a0:	ldr	x1, [sp, #504]
  4138a4:	ldr	x0, [x0, x1, lsl #3]
  4138a8:	ldr	x1, [sp, #496]
  4138ac:	orr	x0, x1, x0
  4138b0:	str	x0, [sp, #496]
  4138b4:	ldr	x0, [sp, #504]
  4138b8:	add	x0, x0, #0x1
  4138bc:	str	x0, [sp, #504]
  4138c0:	ldr	x1, [sp, #504]
  4138c4:	ldr	x0, [sp, #240]
  4138c8:	cmp	x1, x0
  4138cc:	b.lt	41389c <__fxstatat@plt+0x1165c>  // b.tstop
  4138d0:	ldr	x0, [sp, #232]
  4138d4:	cmp	x0, #0x0
  4138d8:	b.ne	41392c <__fxstatat@plt+0x116ec>  // b.any
  4138dc:	str	xzr, [sp, #504]
  4138e0:	b	413910 <__fxstatat@plt+0x116d0>
  4138e4:	ldr	x1, [sp, #504]
  4138e8:	ldr	x0, [sp, #240]
  4138ec:	add	x1, x1, x0
  4138f0:	add	x0, sp, #0x30
  4138f4:	ldr	x2, [x0, x1, lsl #3]
  4138f8:	add	x0, sp, #0x30
  4138fc:	ldr	x1, [sp, #504]
  413900:	str	x2, [x0, x1, lsl #3]
  413904:	ldr	x0, [sp, #504]
  413908:	add	x0, x0, #0x1
  41390c:	str	x0, [sp, #504]
  413910:	mov	x1, #0x3                   	// #3
  413914:	ldr	x0, [sp, #240]
  413918:	sub	x0, x1, x0
  41391c:	ldr	x1, [sp, #504]
  413920:	cmp	x1, x0
  413924:	b.le	4138e4 <__fxstatat@plt+0x116a4>
  413928:	b	413a08 <__fxstatat@plt+0x117c8>
  41392c:	add	x0, sp, #0x30
  413930:	ldr	x1, [sp, #504]
  413934:	ldr	x0, [x0, x1, lsl #3]
  413938:	ldr	x1, [sp, #224]
  41393c:	lsl	x0, x0, x1
  413940:	ldr	x1, [sp, #496]
  413944:	orr	x0, x1, x0
  413948:	str	x0, [sp, #496]
  41394c:	str	xzr, [sp, #504]
  413950:	b	4139ac <__fxstatat@plt+0x1176c>
  413954:	ldr	x1, [sp, #504]
  413958:	ldr	x0, [sp, #240]
  41395c:	add	x1, x1, x0
  413960:	add	x0, sp, #0x30
  413964:	ldr	x0, [x0, x1, lsl #3]
  413968:	ldr	x1, [sp, #232]
  41396c:	lsr	x1, x0, x1
  413970:	ldr	x2, [sp, #504]
  413974:	ldr	x0, [sp, #240]
  413978:	add	x0, x2, x0
  41397c:	add	x2, x0, #0x1
  413980:	add	x0, sp, #0x30
  413984:	ldr	x0, [x0, x2, lsl #3]
  413988:	ldr	x2, [sp, #224]
  41398c:	lsl	x0, x0, x2
  413990:	orr	x2, x1, x0
  413994:	add	x0, sp, #0x30
  413998:	ldr	x1, [sp, #504]
  41399c:	str	x2, [x0, x1, lsl #3]
  4139a0:	ldr	x0, [sp, #504]
  4139a4:	add	x0, x0, #0x1
  4139a8:	str	x0, [sp, #504]
  4139ac:	mov	x1, #0x3                   	// #3
  4139b0:	ldr	x0, [sp, #240]
  4139b4:	sub	x0, x1, x0
  4139b8:	ldr	x1, [sp, #504]
  4139bc:	cmp	x1, x0
  4139c0:	b.lt	413954 <__fxstatat@plt+0x11714>  // b.tstop
  4139c4:	add	x0, sp, #0x30
  4139c8:	ldr	x1, [x0, #24]
  4139cc:	ldr	x0, [sp, #232]
  4139d0:	mov	w3, w0
  4139d4:	ldr	x0, [sp, #504]
  4139d8:	add	x2, x0, #0x1
  4139dc:	str	x2, [sp, #504]
  4139e0:	lsr	x2, x1, x3
  4139e4:	add	x1, sp, #0x30
  4139e8:	str	x2, [x1, x0, lsl #3]
  4139ec:	b	413a08 <__fxstatat@plt+0x117c8>
  4139f0:	add	x0, sp, #0x30
  4139f4:	ldr	x1, [sp, #504]
  4139f8:	str	xzr, [x0, x1, lsl #3]
  4139fc:	ldr	x0, [sp, #504]
  413a00:	add	x0, x0, #0x1
  413a04:	str	x0, [sp, #504]
  413a08:	ldr	x0, [sp, #504]
  413a0c:	cmp	x0, #0x3
  413a10:	b.le	4139f0 <__fxstatat@plt+0x117b0>
  413a14:	ldr	x0, [sp, #496]
  413a18:	cmp	x0, #0x0
  413a1c:	cset	w0, ne  // ne = any
  413a20:	and	w0, w0, #0xff
  413a24:	str	w0, [sp, #220]
  413a28:	add	x0, sp, #0x30
  413a2c:	ldr	x1, [x0]
  413a30:	ldrsw	x0, [sp, #220]
  413a34:	orr	x1, x1, x0
  413a38:	add	x0, sp, #0x30
  413a3c:	str	x1, [x0]
  413a40:	add	x0, sp, #0x30
  413a44:	ldr	x0, [x0]
  413a48:	str	x0, [sp, #568]
  413a4c:	add	x0, sp, #0x30
  413a50:	ldr	x0, [x0, #8]
  413a54:	str	x0, [sp, #560]
  413a58:	ldr	x0, [sp, #560]
  413a5c:	and	x0, x0, #0x10000000000000
  413a60:	cmp	x0, #0x0
  413a64:	b.eq	413a9c <__fxstatat@plt+0x1185c>  // b.none
  413a68:	ldr	x0, [sp, #560]
  413a6c:	lsl	x1, x0, #63
  413a70:	ldr	x0, [sp, #568]
  413a74:	lsr	x0, x0, #1
  413a78:	orr	x1, x1, x0
  413a7c:	ldr	x0, [sp, #568]
  413a80:	and	x0, x0, #0x1
  413a84:	orr	x0, x1, x0
  413a88:	str	x0, [sp, #568]
  413a8c:	ldr	x0, [sp, #560]
  413a90:	lsr	x0, x0, #1
  413a94:	str	x0, [sp, #560]
  413a98:	b	413b80 <__fxstatat@plt+0x11940>
  413a9c:	ldr	x0, [sp, #576]
  413aa0:	sub	x0, x0, #0x1
  413aa4:	str	x0, [sp, #576]
  413aa8:	b	413b80 <__fxstatat@plt+0x11940>
  413aac:	ldr	x0, [sp, #616]
  413ab0:	and	x0, x0, #0x800000000000
  413ab4:	cmp	x0, #0x0
  413ab8:	b.eq	413ae8 <__fxstatat@plt+0x118a8>  // b.none
  413abc:	ldr	x0, [sp, #648]
  413ac0:	and	x0, x0, #0x800000000000
  413ac4:	cmp	x0, #0x0
  413ac8:	b.ne	413ae8 <__fxstatat@plt+0x118a8>  // b.any
  413acc:	ldr	x0, [sp, #472]
  413ad0:	str	x0, [sp, #656]
  413ad4:	ldr	x0, [sp, #640]
  413ad8:	str	x0, [sp, #568]
  413adc:	ldr	x0, [sp, #648]
  413ae0:	str	x0, [sp, #560]
  413ae4:	b	413b00 <__fxstatat@plt+0x118c0>
  413ae8:	ldr	x0, [sp, #480]
  413aec:	str	x0, [sp, #656]
  413af0:	ldr	x0, [sp, #608]
  413af4:	str	x0, [sp, #568]
  413af8:	ldr	x0, [sp, #616]
  413afc:	str	x0, [sp, #560]
  413b00:	mov	x0, #0x3                   	// #3
  413b04:	str	x0, [sp, #664]
  413b08:	b	413b80 <__fxstatat@plt+0x11940>
  413b0c:	ldr	x0, [sp, #480]
  413b10:	str	x0, [sp, #656]
  413b14:	ldr	x0, [sp, #608]
  413b18:	str	x0, [sp, #568]
  413b1c:	ldr	x0, [sp, #616]
  413b20:	str	x0, [sp, #560]
  413b24:	ldr	x0, [sp, #584]
  413b28:	str	x0, [sp, #664]
  413b2c:	b	413b80 <__fxstatat@plt+0x11940>
  413b30:	ldr	x0, [sp, #472]
  413b34:	str	x0, [sp, #656]
  413b38:	ldr	x0, [sp, #640]
  413b3c:	str	x0, [sp, #568]
  413b40:	ldr	x0, [sp, #648]
  413b44:	str	x0, [sp, #560]
  413b48:	ldr	x0, [sp, #632]
  413b4c:	str	x0, [sp, #664]
  413b50:	b	413b80 <__fxstatat@plt+0x11940>
  413b54:	str	xzr, [sp, #656]
  413b58:	mov	x0, #0x3                   	// #3
  413b5c:	str	x0, [sp, #664]
  413b60:	mov	x0, #0xffffffffffffffff    	// #-1
  413b64:	str	x0, [sp, #568]
  413b68:	mov	x0, #0xffffffffffff        	// #281474976710655
  413b6c:	str	x0, [sp, #560]
  413b70:	ldr	w0, [sp, #596]
  413b74:	orr	w0, w0, #0x1
  413b78:	str	w0, [sp, #596]
  413b7c:	b	413b80 <__fxstatat@plt+0x11940>
  413b80:	ldr	x0, [sp, #664]
  413b84:	cmp	x0, #0x3
  413b88:	b.eq	41431c <__fxstatat@plt+0x120dc>  // b.none
  413b8c:	ldr	x0, [sp, #664]
  413b90:	cmp	x0, #0x3
  413b94:	b.gt	414334 <__fxstatat@plt+0x120f4>
  413b98:	ldr	x0, [sp, #664]
  413b9c:	cmp	x0, #0x2
  413ba0:	b.eq	414308 <__fxstatat@plt+0x120c8>  // b.none
  413ba4:	ldr	x0, [sp, #664]
  413ba8:	cmp	x0, #0x2
  413bac:	b.gt	414334 <__fxstatat@plt+0x120f4>
  413bb0:	ldr	x0, [sp, #664]
  413bb4:	cmp	x0, #0x0
  413bb8:	b.eq	413bcc <__fxstatat@plt+0x1198c>  // b.none
  413bbc:	ldr	x0, [sp, #664]
  413bc0:	cmp	x0, #0x1
  413bc4:	b.eq	4142f8 <__fxstatat@plt+0x120b8>  // b.none
  413bc8:	b	414334 <__fxstatat@plt+0x120f4>
  413bcc:	ldr	x1, [sp, #576]
  413bd0:	mov	x0, #0x3fff                	// #16383
  413bd4:	add	x0, x1, x0
  413bd8:	str	x0, [sp, #576]
  413bdc:	ldr	x0, [sp, #576]
  413be0:	cmp	x0, #0x0
  413be4:	b.le	413e60 <__fxstatat@plt+0x11c20>
  413be8:	ldr	x0, [sp, #568]
  413bec:	and	x0, x0, #0x7
  413bf0:	cmp	x0, #0x0
  413bf4:	b.eq	413d3c <__fxstatat@plt+0x11afc>  // b.none
  413bf8:	ldr	w0, [sp, #596]
  413bfc:	orr	w0, w0, #0x10
  413c00:	str	w0, [sp, #596]
  413c04:	ldr	x0, [sp, #488]
  413c08:	and	x0, x0, #0xc00000
  413c0c:	cmp	x0, #0xc00, lsl #12
  413c10:	b.eq	413d44 <__fxstatat@plt+0x11b04>  // b.none
  413c14:	cmp	x0, #0xc00, lsl #12
  413c18:	b.hi	413d48 <__fxstatat@plt+0x11b08>  // b.pmore
  413c1c:	cmp	x0, #0x800, lsl #12
  413c20:	b.eq	413ce4 <__fxstatat@plt+0x11aa4>  // b.none
  413c24:	cmp	x0, #0x800, lsl #12
  413c28:	b.hi	413d48 <__fxstatat@plt+0x11b08>  // b.pmore
  413c2c:	cmp	x0, #0x0
  413c30:	b.eq	413c40 <__fxstatat@plt+0x11a00>  // b.none
  413c34:	cmp	x0, #0x400, lsl #12
  413c38:	b.eq	413c8c <__fxstatat@plt+0x11a4c>  // b.none
  413c3c:	b	413d48 <__fxstatat@plt+0x11b08>
  413c40:	ldr	x0, [sp, #568]
  413c44:	and	x0, x0, #0xf
  413c48:	cmp	x0, #0x4
  413c4c:	b.eq	413d44 <__fxstatat@plt+0x11b04>  // b.none
  413c50:	ldr	x0, [sp, #568]
  413c54:	add	x0, x0, #0x4
  413c58:	str	x0, [sp, #144]
  413c5c:	ldr	x1, [sp, #144]
  413c60:	ldr	x0, [sp, #568]
  413c64:	cmp	x1, x0
  413c68:	cset	w0, cc  // cc = lo, ul, last
  413c6c:	and	w0, w0, #0xff
  413c70:	and	x0, x0, #0xff
  413c74:	ldr	x1, [sp, #560]
  413c78:	add	x0, x1, x0
  413c7c:	str	x0, [sp, #560]
  413c80:	ldr	x0, [sp, #144]
  413c84:	str	x0, [sp, #568]
  413c88:	b	413d44 <__fxstatat@plt+0x11b04>
  413c8c:	ldr	x0, [sp, #656]
  413c90:	cmp	x0, #0x0
  413c94:	b.ne	413d44 <__fxstatat@plt+0x11b04>  // b.any
  413c98:	ldr	x0, [sp, #568]
  413c9c:	and	x0, x0, #0x7
  413ca0:	cmp	x0, #0x0
  413ca4:	b.eq	413d44 <__fxstatat@plt+0x11b04>  // b.none
  413ca8:	ldr	x0, [sp, #568]
  413cac:	add	x0, x0, #0x8
  413cb0:	str	x0, [sp, #152]
  413cb4:	ldr	x1, [sp, #152]
  413cb8:	ldr	x0, [sp, #568]
  413cbc:	cmp	x1, x0
  413cc0:	cset	w0, cc  // cc = lo, ul, last
  413cc4:	and	w0, w0, #0xff
  413cc8:	and	x0, x0, #0xff
  413ccc:	ldr	x1, [sp, #560]
  413cd0:	add	x0, x1, x0
  413cd4:	str	x0, [sp, #560]
  413cd8:	ldr	x0, [sp, #152]
  413cdc:	str	x0, [sp, #568]
  413ce0:	b	413d44 <__fxstatat@plt+0x11b04>
  413ce4:	ldr	x0, [sp, #656]
  413ce8:	cmp	x0, #0x0
  413cec:	b.eq	413d44 <__fxstatat@plt+0x11b04>  // b.none
  413cf0:	ldr	x0, [sp, #568]
  413cf4:	and	x0, x0, #0x7
  413cf8:	cmp	x0, #0x0
  413cfc:	b.eq	413d44 <__fxstatat@plt+0x11b04>  // b.none
  413d00:	ldr	x0, [sp, #568]
  413d04:	add	x0, x0, #0x8
  413d08:	str	x0, [sp, #160]
  413d0c:	ldr	x1, [sp, #160]
  413d10:	ldr	x0, [sp, #568]
  413d14:	cmp	x1, x0
  413d18:	cset	w0, cc  // cc = lo, ul, last
  413d1c:	and	w0, w0, #0xff
  413d20:	and	x0, x0, #0xff
  413d24:	ldr	x1, [sp, #560]
  413d28:	add	x0, x1, x0
  413d2c:	str	x0, [sp, #560]
  413d30:	ldr	x0, [sp, #160]
  413d34:	str	x0, [sp, #568]
  413d38:	b	413d44 <__fxstatat@plt+0x11b04>
  413d3c:	nop
  413d40:	b	413d48 <__fxstatat@plt+0x11b08>
  413d44:	nop
  413d48:	ldr	x0, [sp, #560]
  413d4c:	and	x0, x0, #0x10000000000000
  413d50:	cmp	x0, #0x0
  413d54:	b.eq	413d70 <__fxstatat@plt+0x11b30>  // b.none
  413d58:	ldr	x0, [sp, #560]
  413d5c:	and	x0, x0, #0xffefffffffffffff
  413d60:	str	x0, [sp, #560]
  413d64:	ldr	x0, [sp, #576]
  413d68:	add	x0, x0, #0x1
  413d6c:	str	x0, [sp, #576]
  413d70:	ldr	x0, [sp, #568]
  413d74:	lsr	x1, x0, #3
  413d78:	ldr	x0, [sp, #560]
  413d7c:	lsl	x0, x0, #61
  413d80:	orr	x0, x1, x0
  413d84:	str	x0, [sp, #568]
  413d88:	ldr	x0, [sp, #560]
  413d8c:	lsr	x0, x0, #3
  413d90:	str	x0, [sp, #560]
  413d94:	ldr	x1, [sp, #576]
  413d98:	mov	x0, #0x7ffe                	// #32766
  413d9c:	cmp	x1, x0
  413da0:	b.le	414330 <__fxstatat@plt+0x120f0>
  413da4:	ldr	x0, [sp, #488]
  413da8:	and	x0, x0, #0xc00000
  413dac:	cmp	x0, #0x800, lsl #12
  413db0:	b.eq	413df4 <__fxstatat@plt+0x11bb4>  // b.none
  413db4:	cmp	x0, #0x800, lsl #12
  413db8:	b.hi	413e0c <__fxstatat@plt+0x11bcc>  // b.pmore
  413dbc:	cmp	x0, #0x0
  413dc0:	b.eq	413dd0 <__fxstatat@plt+0x11b90>  // b.none
  413dc4:	cmp	x0, #0x400, lsl #12
  413dc8:	b.eq	413ddc <__fxstatat@plt+0x11b9c>  // b.none
  413dcc:	b	413e0c <__fxstatat@plt+0x11bcc>
  413dd0:	mov	x0, #0x2                   	// #2
  413dd4:	str	x0, [sp, #664]
  413dd8:	b	413e08 <__fxstatat@plt+0x11bc8>
  413ddc:	ldr	x0, [sp, #656]
  413de0:	cmp	x0, #0x0
  413de4:	b.ne	413e08 <__fxstatat@plt+0x11bc8>  // b.any
  413de8:	mov	x0, #0x2                   	// #2
  413dec:	str	x0, [sp, #664]
  413df0:	b	413e08 <__fxstatat@plt+0x11bc8>
  413df4:	ldr	x0, [sp, #656]
  413df8:	cmp	x0, #0x0
  413dfc:	b.eq	413e08 <__fxstatat@plt+0x11bc8>  // b.none
  413e00:	mov	x0, #0x2                   	// #2
  413e04:	str	x0, [sp, #664]
  413e08:	nop
  413e0c:	ldr	x0, [sp, #664]
  413e10:	cmp	x0, #0x2
  413e14:	b.ne	413e2c <__fxstatat@plt+0x11bec>  // b.any
  413e18:	mov	x0, #0x7fff                	// #32767
  413e1c:	str	x0, [sp, #576]
  413e20:	str	xzr, [sp, #568]
  413e24:	str	xzr, [sp, #560]
  413e28:	b	413e44 <__fxstatat@plt+0x11c04>
  413e2c:	mov	x0, #0x7ffe                	// #32766
  413e30:	str	x0, [sp, #576]
  413e34:	mov	x0, #0xffffffffffffffff    	// #-1
  413e38:	str	x0, [sp, #568]
  413e3c:	mov	x0, #0xffffffffffffffff    	// #-1
  413e40:	str	x0, [sp, #560]
  413e44:	ldr	w0, [sp, #596]
  413e48:	orr	w0, w0, #0x4
  413e4c:	str	w0, [sp, #596]
  413e50:	ldr	w0, [sp, #596]
  413e54:	orr	w0, w0, #0x10
  413e58:	str	w0, [sp, #596]
  413e5c:	b	414330 <__fxstatat@plt+0x120f0>
  413e60:	mov	w0, #0x1                   	// #1
  413e64:	str	w0, [sp, #216]
  413e68:	mov	x1, #0x1                   	// #1
  413e6c:	ldr	x0, [sp, #576]
  413e70:	sub	x0, x1, x0
  413e74:	str	x0, [sp, #576]
  413e78:	ldr	x0, [sp, #576]
  413e7c:	cmp	x0, #0x74
  413e80:	b.gt	414158 <__fxstatat@plt+0x11f18>
  413e84:	ldr	x0, [sp, #576]
  413e88:	cmp	x0, #0x3f
  413e8c:	b.gt	413f04 <__fxstatat@plt+0x11cc4>
  413e90:	ldr	x0, [sp, #576]
  413e94:	mov	w1, w0
  413e98:	mov	w0, #0x40                  	// #64
  413e9c:	sub	w0, w0, w1
  413ea0:	ldr	x1, [sp, #560]
  413ea4:	lsl	x1, x1, x0
  413ea8:	ldr	x0, [sp, #576]
  413eac:	mov	w2, w0
  413eb0:	ldr	x0, [sp, #568]
  413eb4:	lsr	x0, x0, x2
  413eb8:	orr	x1, x1, x0
  413ebc:	ldr	x0, [sp, #576]
  413ec0:	mov	w2, w0
  413ec4:	mov	w0, #0x40                  	// #64
  413ec8:	sub	w0, w0, w2
  413ecc:	ldr	x2, [sp, #568]
  413ed0:	lsl	x0, x2, x0
  413ed4:	cmp	x0, #0x0
  413ed8:	cset	w0, ne  // ne = any
  413edc:	and	w0, w0, #0xff
  413ee0:	sxtw	x0, w0
  413ee4:	orr	x0, x1, x0
  413ee8:	str	x0, [sp, #568]
  413eec:	ldr	x0, [sp, #576]
  413ef0:	mov	w1, w0
  413ef4:	ldr	x0, [sp, #560]
  413ef8:	lsr	x0, x0, x1
  413efc:	str	x0, [sp, #560]
  413f00:	b	413f64 <__fxstatat@plt+0x11d24>
  413f04:	ldr	x0, [sp, #576]
  413f08:	sub	w0, w0, #0x40
  413f0c:	ldr	x1, [sp, #560]
  413f10:	lsr	x1, x1, x0
  413f14:	ldr	x0, [sp, #576]
  413f18:	cmp	x0, #0x40
  413f1c:	b.eq	413f3c <__fxstatat@plt+0x11cfc>  // b.none
  413f20:	ldr	x0, [sp, #576]
  413f24:	mov	w2, w0
  413f28:	mov	w0, #0x80                  	// #128
  413f2c:	sub	w0, w0, w2
  413f30:	ldr	x2, [sp, #560]
  413f34:	lsl	x0, x2, x0
  413f38:	b	413f40 <__fxstatat@plt+0x11d00>
  413f3c:	mov	x0, #0x0                   	// #0
  413f40:	ldr	x2, [sp, #568]
  413f44:	orr	x0, x0, x2
  413f48:	cmp	x0, #0x0
  413f4c:	cset	w0, ne  // ne = any
  413f50:	and	w0, w0, #0xff
  413f54:	and	x0, x0, #0xff
  413f58:	orr	x0, x1, x0
  413f5c:	str	x0, [sp, #568]
  413f60:	str	xzr, [sp, #560]
  413f64:	ldr	x0, [sp, #568]
  413f68:	and	x0, x0, #0x7
  413f6c:	cmp	x0, #0x0
  413f70:	b.eq	4140b8 <__fxstatat@plt+0x11e78>  // b.none
  413f74:	ldr	w0, [sp, #596]
  413f78:	orr	w0, w0, #0x10
  413f7c:	str	w0, [sp, #596]
  413f80:	ldr	x0, [sp, #488]
  413f84:	and	x0, x0, #0xc00000
  413f88:	cmp	x0, #0xc00, lsl #12
  413f8c:	b.eq	4140c0 <__fxstatat@plt+0x11e80>  // b.none
  413f90:	cmp	x0, #0xc00, lsl #12
  413f94:	b.hi	4140c4 <__fxstatat@plt+0x11e84>  // b.pmore
  413f98:	cmp	x0, #0x800, lsl #12
  413f9c:	b.eq	414060 <__fxstatat@plt+0x11e20>  // b.none
  413fa0:	cmp	x0, #0x800, lsl #12
  413fa4:	b.hi	4140c4 <__fxstatat@plt+0x11e84>  // b.pmore
  413fa8:	cmp	x0, #0x0
  413fac:	b.eq	413fbc <__fxstatat@plt+0x11d7c>  // b.none
  413fb0:	cmp	x0, #0x400, lsl #12
  413fb4:	b.eq	414008 <__fxstatat@plt+0x11dc8>  // b.none
  413fb8:	b	4140c4 <__fxstatat@plt+0x11e84>
  413fbc:	ldr	x0, [sp, #568]
  413fc0:	and	x0, x0, #0xf
  413fc4:	cmp	x0, #0x4
  413fc8:	b.eq	4140c0 <__fxstatat@plt+0x11e80>  // b.none
  413fcc:	ldr	x0, [sp, #568]
  413fd0:	add	x0, x0, #0x4
  413fd4:	str	x0, [sp, #168]
  413fd8:	ldr	x1, [sp, #168]
  413fdc:	ldr	x0, [sp, #568]
  413fe0:	cmp	x1, x0
  413fe4:	cset	w0, cc  // cc = lo, ul, last
  413fe8:	and	w0, w0, #0xff
  413fec:	and	x0, x0, #0xff
  413ff0:	ldr	x1, [sp, #560]
  413ff4:	add	x0, x1, x0
  413ff8:	str	x0, [sp, #560]
  413ffc:	ldr	x0, [sp, #168]
  414000:	str	x0, [sp, #568]
  414004:	b	4140c0 <__fxstatat@plt+0x11e80>
  414008:	ldr	x0, [sp, #656]
  41400c:	cmp	x0, #0x0
  414010:	b.ne	4140c0 <__fxstatat@plt+0x11e80>  // b.any
  414014:	ldr	x0, [sp, #568]
  414018:	and	x0, x0, #0x7
  41401c:	cmp	x0, #0x0
  414020:	b.eq	4140c0 <__fxstatat@plt+0x11e80>  // b.none
  414024:	ldr	x0, [sp, #568]
  414028:	add	x0, x0, #0x8
  41402c:	str	x0, [sp, #176]
  414030:	ldr	x1, [sp, #176]
  414034:	ldr	x0, [sp, #568]
  414038:	cmp	x1, x0
  41403c:	cset	w0, cc  // cc = lo, ul, last
  414040:	and	w0, w0, #0xff
  414044:	and	x0, x0, #0xff
  414048:	ldr	x1, [sp, #560]
  41404c:	add	x0, x1, x0
  414050:	str	x0, [sp, #560]
  414054:	ldr	x0, [sp, #176]
  414058:	str	x0, [sp, #568]
  41405c:	b	4140c0 <__fxstatat@plt+0x11e80>
  414060:	ldr	x0, [sp, #656]
  414064:	cmp	x0, #0x0
  414068:	b.eq	4140c0 <__fxstatat@plt+0x11e80>  // b.none
  41406c:	ldr	x0, [sp, #568]
  414070:	and	x0, x0, #0x7
  414074:	cmp	x0, #0x0
  414078:	b.eq	4140c0 <__fxstatat@plt+0x11e80>  // b.none
  41407c:	ldr	x0, [sp, #568]
  414080:	add	x0, x0, #0x8
  414084:	str	x0, [sp, #184]
  414088:	ldr	x1, [sp, #184]
  41408c:	ldr	x0, [sp, #568]
  414090:	cmp	x1, x0
  414094:	cset	w0, cc  // cc = lo, ul, last
  414098:	and	w0, w0, #0xff
  41409c:	and	x0, x0, #0xff
  4140a0:	ldr	x1, [sp, #560]
  4140a4:	add	x0, x1, x0
  4140a8:	str	x0, [sp, #560]
  4140ac:	ldr	x0, [sp, #184]
  4140b0:	str	x0, [sp, #568]
  4140b4:	b	4140c0 <__fxstatat@plt+0x11e80>
  4140b8:	nop
  4140bc:	b	4140c4 <__fxstatat@plt+0x11e84>
  4140c0:	nop
  4140c4:	ldr	x0, [sp, #560]
  4140c8:	and	x0, x0, #0x8000000000000
  4140cc:	cmp	x0, #0x0
  4140d0:	b.eq	4140f4 <__fxstatat@plt+0x11eb4>  // b.none
  4140d4:	mov	x0, #0x1                   	// #1
  4140d8:	str	x0, [sp, #576]
  4140dc:	str	xzr, [sp, #568]
  4140e0:	str	xzr, [sp, #560]
  4140e4:	ldr	w0, [sp, #596]
  4140e8:	orr	w0, w0, #0x10
  4140ec:	str	w0, [sp, #596]
  4140f0:	b	41411c <__fxstatat@plt+0x11edc>
  4140f4:	str	xzr, [sp, #576]
  4140f8:	ldr	x0, [sp, #568]
  4140fc:	lsr	x1, x0, #3
  414100:	ldr	x0, [sp, #560]
  414104:	lsl	x0, x0, #61
  414108:	orr	x0, x1, x0
  41410c:	str	x0, [sp, #568]
  414110:	ldr	x0, [sp, #560]
  414114:	lsr	x0, x0, #3
  414118:	str	x0, [sp, #560]
  41411c:	ldr	w0, [sp, #216]
  414120:	cmp	w0, #0x0
  414124:	b.eq	414330 <__fxstatat@plt+0x120f0>  // b.none
  414128:	ldr	w0, [sp, #596]
  41412c:	and	w0, w0, #0x10
  414130:	cmp	w0, #0x0
  414134:	b.ne	414148 <__fxstatat@plt+0x11f08>  // b.any
  414138:	ldr	x0, [sp, #488]
  41413c:	and	x0, x0, #0x800
  414140:	cmp	x0, #0x0
  414144:	b.eq	414330 <__fxstatat@plt+0x120f0>  // b.none
  414148:	ldr	w0, [sp, #596]
  41414c:	orr	w0, w0, #0x8
  414150:	str	w0, [sp, #596]
  414154:	b	414330 <__fxstatat@plt+0x120f0>
  414158:	str	xzr, [sp, #576]
  41415c:	ldr	x1, [sp, #560]
  414160:	ldr	x0, [sp, #568]
  414164:	orr	x0, x1, x0
  414168:	cmp	x0, #0x0
  41416c:	b.eq	4142e8 <__fxstatat@plt+0x120a8>  // b.none
  414170:	mov	x0, #0x1                   	// #1
  414174:	str	x0, [sp, #568]
  414178:	str	xzr, [sp, #560]
  41417c:	ldr	x0, [sp, #568]
  414180:	and	x0, x0, #0x7
  414184:	cmp	x0, #0x0
  414188:	b.eq	4142d0 <__fxstatat@plt+0x12090>  // b.none
  41418c:	ldr	w0, [sp, #596]
  414190:	orr	w0, w0, #0x10
  414194:	str	w0, [sp, #596]
  414198:	ldr	x0, [sp, #488]
  41419c:	and	x0, x0, #0xc00000
  4141a0:	cmp	x0, #0xc00, lsl #12
  4141a4:	b.eq	4142d8 <__fxstatat@plt+0x12098>  // b.none
  4141a8:	cmp	x0, #0xc00, lsl #12
  4141ac:	b.hi	4142dc <__fxstatat@plt+0x1209c>  // b.pmore
  4141b0:	cmp	x0, #0x800, lsl #12
  4141b4:	b.eq	414278 <__fxstatat@plt+0x12038>  // b.none
  4141b8:	cmp	x0, #0x800, lsl #12
  4141bc:	b.hi	4142dc <__fxstatat@plt+0x1209c>  // b.pmore
  4141c0:	cmp	x0, #0x0
  4141c4:	b.eq	4141d4 <__fxstatat@plt+0x11f94>  // b.none
  4141c8:	cmp	x0, #0x400, lsl #12
  4141cc:	b.eq	414220 <__fxstatat@plt+0x11fe0>  // b.none
  4141d0:	b	4142dc <__fxstatat@plt+0x1209c>
  4141d4:	ldr	x0, [sp, #568]
  4141d8:	and	x0, x0, #0xf
  4141dc:	cmp	x0, #0x4
  4141e0:	b.eq	4142d8 <__fxstatat@plt+0x12098>  // b.none
  4141e4:	ldr	x0, [sp, #568]
  4141e8:	add	x0, x0, #0x4
  4141ec:	str	x0, [sp, #192]
  4141f0:	ldr	x1, [sp, #192]
  4141f4:	ldr	x0, [sp, #568]
  4141f8:	cmp	x1, x0
  4141fc:	cset	w0, cc  // cc = lo, ul, last
  414200:	and	w0, w0, #0xff
  414204:	and	x0, x0, #0xff
  414208:	ldr	x1, [sp, #560]
  41420c:	add	x0, x1, x0
  414210:	str	x0, [sp, #560]
  414214:	ldr	x0, [sp, #192]
  414218:	str	x0, [sp, #568]
  41421c:	b	4142d8 <__fxstatat@plt+0x12098>
  414220:	ldr	x0, [sp, #656]
  414224:	cmp	x0, #0x0
  414228:	b.ne	4142d8 <__fxstatat@plt+0x12098>  // b.any
  41422c:	ldr	x0, [sp, #568]
  414230:	and	x0, x0, #0x7
  414234:	cmp	x0, #0x0
  414238:	b.eq	4142d8 <__fxstatat@plt+0x12098>  // b.none
  41423c:	ldr	x0, [sp, #568]
  414240:	add	x0, x0, #0x8
  414244:	str	x0, [sp, #200]
  414248:	ldr	x1, [sp, #200]
  41424c:	ldr	x0, [sp, #568]
  414250:	cmp	x1, x0
  414254:	cset	w0, cc  // cc = lo, ul, last
  414258:	and	w0, w0, #0xff
  41425c:	and	x0, x0, #0xff
  414260:	ldr	x1, [sp, #560]
  414264:	add	x0, x1, x0
  414268:	str	x0, [sp, #560]
  41426c:	ldr	x0, [sp, #200]
  414270:	str	x0, [sp, #568]
  414274:	b	4142d8 <__fxstatat@plt+0x12098>
  414278:	ldr	x0, [sp, #656]
  41427c:	cmp	x0, #0x0
  414280:	b.eq	4142d8 <__fxstatat@plt+0x12098>  // b.none
  414284:	ldr	x0, [sp, #568]
  414288:	and	x0, x0, #0x7
  41428c:	cmp	x0, #0x0
  414290:	b.eq	4142d8 <__fxstatat@plt+0x12098>  // b.none
  414294:	ldr	x0, [sp, #568]
  414298:	add	x0, x0, #0x8
  41429c:	str	x0, [sp, #208]
  4142a0:	ldr	x1, [sp, #208]
  4142a4:	ldr	x0, [sp, #568]
  4142a8:	cmp	x1, x0
  4142ac:	cset	w0, cc  // cc = lo, ul, last
  4142b0:	and	w0, w0, #0xff
  4142b4:	and	x0, x0, #0xff
  4142b8:	ldr	x1, [sp, #560]
  4142bc:	add	x0, x1, x0
  4142c0:	str	x0, [sp, #560]
  4142c4:	ldr	x0, [sp, #208]
  4142c8:	str	x0, [sp, #568]
  4142cc:	b	4142d8 <__fxstatat@plt+0x12098>
  4142d0:	nop
  4142d4:	b	4142dc <__fxstatat@plt+0x1209c>
  4142d8:	nop
  4142dc:	ldr	x0, [sp, #568]
  4142e0:	lsr	x0, x0, #3
  4142e4:	str	x0, [sp, #568]
  4142e8:	ldr	w0, [sp, #596]
  4142ec:	orr	w0, w0, #0x8
  4142f0:	str	w0, [sp, #596]
  4142f4:	b	414330 <__fxstatat@plt+0x120f0>
  4142f8:	str	xzr, [sp, #576]
  4142fc:	str	xzr, [sp, #568]
  414300:	str	xzr, [sp, #560]
  414304:	b	414330 <__fxstatat@plt+0x120f0>
  414308:	mov	x0, #0x7fff                	// #32767
  41430c:	str	x0, [sp, #576]
  414310:	str	xzr, [sp, #568]
  414314:	str	xzr, [sp, #560]
  414318:	b	414330 <__fxstatat@plt+0x120f0>
  41431c:	mov	x0, #0x7fff                	// #32767
  414320:	str	x0, [sp, #576]
  414324:	ldr	x0, [sp, #560]
  414328:	orr	x0, x0, #0x800000000000
  41432c:	str	x0, [sp, #560]
  414330:	nop
  414334:	ldr	x0, [sp, #568]
  414338:	str	x0, [sp, #80]
  41433c:	ldr	x0, [sp, #560]
  414340:	and	x1, x0, #0xffffffffffff
  414344:	ldr	x0, [sp, #88]
  414348:	bfxil	x0, x1, #0, #48
  41434c:	str	x0, [sp, #88]
  414350:	ldr	x0, [sp, #576]
  414354:	and	w0, w0, #0x7fff
  414358:	and	w1, w0, #0xffff
  41435c:	ldrh	w0, [sp, #94]
  414360:	bfxil	w0, w1, #0, #15
  414364:	strh	w0, [sp, #94]
  414368:	ldr	x0, [sp, #656]
  41436c:	and	w0, w0, #0x1
  414370:	and	w1, w0, #0xff
  414374:	ldrb	w0, [sp, #95]
  414378:	bfi	w0, w1, #7, #1
  41437c:	strb	w0, [sp, #95]
  414380:	ldr	q0, [sp, #80]
  414384:	str	q0, [sp, #128]
  414388:	ldrsw	x0, [sp, #596]
  41438c:	cmp	x0, #0x0
  414390:	b.eq	41439c <__fxstatat@plt+0x1215c>  // b.none
  414394:	ldr	w0, [sp, #596]
  414398:	bl	414934 <__fxstatat@plt+0x126f4>
  41439c:	ldr	q0, [sp, #128]
  4143a0:	ldp	x29, x30, [sp]
  4143a4:	add	sp, sp, #0x2a0
  4143a8:	ret
  4143ac:	sub	sp, sp, #0x60
  4143b0:	str	w0, [sp, #12]
  4143b4:	ldr	w0, [sp, #12]
  4143b8:	cmp	w0, #0x0
  4143bc:	b.eq	4144b4 <__fxstatat@plt+0x12274>  // b.none
  4143c0:	ldr	w0, [sp, #12]
  4143c4:	str	w0, [sp, #36]
  4143c8:	str	xzr, [sp, #40]
  4143cc:	ldr	x0, [sp, #40]
  4143d0:	cmp	x0, #0x0
  4143d4:	b.eq	4143e4 <__fxstatat@plt+0x121a4>  // b.none
  4143d8:	ldr	w0, [sp, #36]
  4143dc:	neg	w0, w0
  4143e0:	str	w0, [sp, #36]
  4143e4:	ldr	w0, [sp, #36]
  4143e8:	clz	x0, x0
  4143ec:	str	w0, [sp, #52]
  4143f0:	mov	w1, #0x403e                	// #16446
  4143f4:	ldr	w0, [sp, #52]
  4143f8:	sub	w0, w1, w0
  4143fc:	sxtw	x0, w0
  414400:	str	x0, [sp, #56]
  414404:	ldr	w0, [sp, #36]
  414408:	str	x0, [sp, #64]
  41440c:	str	xzr, [sp, #72]
  414410:	mov	x1, #0x406f                	// #16495
  414414:	ldr	x0, [sp, #56]
  414418:	sub	x0, x1, x0
  41441c:	cmp	x0, #0x0
  414420:	b.le	4144c4 <__fxstatat@plt+0x12284>
  414424:	mov	x1, #0x406f                	// #16495
  414428:	ldr	x0, [sp, #56]
  41442c:	sub	x0, x1, x0
  414430:	cmp	x0, #0x3f
  414434:	b.gt	414490 <__fxstatat@plt+0x12250>
  414438:	ldr	x0, [sp, #56]
  41443c:	mov	w1, w0
  414440:	mov	w0, #0x406f                	// #16495
  414444:	sub	w0, w0, w1
  414448:	ldr	x1, [sp, #72]
  41444c:	lsl	x1, x1, x0
  414450:	ldr	x0, [sp, #56]
  414454:	mov	w2, w0
  414458:	mov	w0, #0xffffbfd1            	// #-16431
  41445c:	add	w0, w2, w0
  414460:	ldr	x2, [sp, #64]
  414464:	lsr	x0, x2, x0
  414468:	orr	x0, x1, x0
  41446c:	str	x0, [sp, #72]
  414470:	ldr	x0, [sp, #56]
  414474:	mov	w1, w0
  414478:	mov	w0, #0x406f                	// #16495
  41447c:	sub	w0, w0, w1
  414480:	ldr	x1, [sp, #64]
  414484:	lsl	x0, x1, x0
  414488:	str	x0, [sp, #64]
  41448c:	b	4144c4 <__fxstatat@plt+0x12284>
  414490:	ldr	x0, [sp, #56]
  414494:	mov	w1, w0
  414498:	mov	w0, #0x402f                	// #16431
  41449c:	sub	w0, w0, w1
  4144a0:	ldr	x1, [sp, #64]
  4144a4:	lsl	x0, x1, x0
  4144a8:	str	x0, [sp, #72]
  4144ac:	str	xzr, [sp, #64]
  4144b0:	b	4144c4 <__fxstatat@plt+0x12284>
  4144b4:	str	xzr, [sp, #40]
  4144b8:	str	xzr, [sp, #56]
  4144bc:	str	xzr, [sp, #64]
  4144c0:	str	xzr, [sp, #72]
  4144c4:	ldr	x0, [sp, #64]
  4144c8:	str	x0, [sp, #16]
  4144cc:	ldr	x0, [sp, #72]
  4144d0:	and	x1, x0, #0xffffffffffff
  4144d4:	ldr	x0, [sp, #24]
  4144d8:	bfxil	x0, x1, #0, #48
  4144dc:	str	x0, [sp, #24]
  4144e0:	ldr	x0, [sp, #56]
  4144e4:	and	w0, w0, #0x7fff
  4144e8:	and	w1, w0, #0xffff
  4144ec:	ldrh	w0, [sp, #30]
  4144f0:	bfxil	w0, w1, #0, #15
  4144f4:	strh	w0, [sp, #30]
  4144f8:	ldr	x0, [sp, #40]
  4144fc:	and	w0, w0, #0x1
  414500:	and	w1, w0, #0xff
  414504:	ldrb	w0, [sp, #31]
  414508:	bfi	w0, w1, #7, #1
  41450c:	strb	w0, [sp, #31]
  414510:	ldr	q0, [sp, #16]
  414514:	str	q0, [sp, #80]
  414518:	ldr	q0, [sp, #80]
  41451c:	add	sp, sp, #0x60
  414520:	ret
  414524:	stp	x29, x30, [sp, #-112]!
  414528:	mov	x29, sp
  41452c:	str	q0, [sp, #16]
  414530:	str	wzr, [sp, #104]
  414534:	str	xzr, [sp, #80]
  414538:	mrs	x0, fpcr
  41453c:	str	x0, [sp, #80]
  414540:	ldr	q0, [sp, #16]
  414544:	str	q0, [sp, #32]
  414548:	ldr	x0, [sp, #32]
  41454c:	str	x0, [sp, #96]
  414550:	ldr	x0, [sp, #40]
  414554:	ubfx	x0, x0, #0, #48
  414558:	str	x0, [sp, #72]
  41455c:	ldrh	w0, [sp, #46]
  414560:	ubfx	x0, x0, #0, #15
  414564:	and	w0, w0, #0xffff
  414568:	and	x0, x0, #0xffff
  41456c:	str	x0, [sp, #64]
  414570:	ldrb	w0, [sp, #47]
  414574:	ubfx	x0, x0, #7, #1
  414578:	and	w0, w0, #0xff
  41457c:	and	x0, x0, #0xff
  414580:	str	x0, [sp, #56]
  414584:	ldr	x1, [sp, #64]
  414588:	mov	x0, #0x3ffe                	// #16382
  41458c:	cmp	x1, x0
  414590:	b.gt	4145d8 <__fxstatat@plt+0x12398>
  414594:	str	xzr, [sp, #88]
  414598:	ldr	x0, [sp, #64]
  41459c:	cmp	x0, #0x0
  4145a0:	b.ne	4145c8 <__fxstatat@plt+0x12388>  // b.any
  4145a4:	ldr	x1, [sp, #72]
  4145a8:	ldr	x0, [sp, #96]
  4145ac:	orr	x0, x1, x0
  4145b0:	cmp	x0, #0x0
  4145b4:	b.eq	41479c <__fxstatat@plt+0x1255c>  // b.none
  4145b8:	ldr	w0, [sp, #104]
  4145bc:	orr	w0, w0, #0x10
  4145c0:	str	w0, [sp, #104]
  4145c4:	b	41479c <__fxstatat@plt+0x1255c>
  4145c8:	ldr	w0, [sp, #104]
  4145cc:	orr	w0, w0, #0x10
  4145d0:	str	w0, [sp, #104]
  4145d4:	b	41479c <__fxstatat@plt+0x1255c>
  4145d8:	ldr	x0, [sp, #56]
  4145dc:	cmp	x0, #0x0
  4145e0:	b.eq	4145ec <__fxstatat@plt+0x123ac>  // b.none
  4145e4:	mov	x0, #0x403e                	// #16446
  4145e8:	b	4145f0 <__fxstatat@plt+0x123b0>
  4145ec:	mov	x0, #0x403f                	// #16447
  4145f0:	ldr	x1, [sp, #64]
  4145f4:	cmp	x0, x1
  4145f8:	b.le	414608 <__fxstatat@plt+0x123c8>
  4145fc:	ldr	x0, [sp, #56]
  414600:	cmp	x0, #0x0
  414604:	b.eq	414634 <__fxstatat@plt+0x123f4>  // b.none
  414608:	str	xzr, [sp, #88]
  41460c:	ldr	x0, [sp, #56]
  414610:	cmp	x0, #0x0
  414614:	b.ne	414624 <__fxstatat@plt+0x123e4>  // b.any
  414618:	ldr	x0, [sp, #88]
  41461c:	mvn	x0, x0
  414620:	str	x0, [sp, #88]
  414624:	ldr	w0, [sp, #104]
  414628:	orr	w0, w0, #0x1
  41462c:	str	w0, [sp, #104]
  414630:	b	41479c <__fxstatat@plt+0x1255c>
  414634:	str	wzr, [sp, #108]
  414638:	ldr	x0, [sp, #72]
  41463c:	orr	x0, x0, #0x1000000000000
  414640:	str	x0, [sp, #72]
  414644:	ldr	x1, [sp, #64]
  414648:	mov	x0, #0x406e                	// #16494
  41464c:	cmp	x1, x0
  414650:	b.le	41467c <__fxstatat@plt+0x1243c>
  414654:	ldr	x0, [sp, #96]
  414658:	str	x0, [sp, #88]
  41465c:	ldr	x0, [sp, #64]
  414660:	mov	w1, w0
  414664:	mov	w0, #0xffffbf91            	// #-16495
  414668:	add	w0, w1, w0
  41466c:	ldr	x1, [sp, #88]
  414670:	lsl	x0, x1, x0
  414674:	str	x0, [sp, #88]
  414678:	b	414784 <__fxstatat@plt+0x12544>
  41467c:	mov	x1, #0x406f                	// #16495
  414680:	ldr	x0, [sp, #64]
  414684:	sub	x0, x1, x0
  414688:	cmp	x0, #0x3f
  41468c:	b.gt	414710 <__fxstatat@plt+0x124d0>
  414690:	ldr	x0, [sp, #64]
  414694:	mov	w1, w0
  414698:	mov	w0, #0xffffbfd1            	// #-16431
  41469c:	add	w0, w1, w0
  4146a0:	ldr	x1, [sp, #96]
  4146a4:	lsl	x0, x1, x0
  4146a8:	cmp	x0, #0x0
  4146ac:	cset	w0, ne  // ne = any
  4146b0:	and	w0, w0, #0xff
  4146b4:	str	w0, [sp, #108]
  4146b8:	ldr	x0, [sp, #64]
  4146bc:	mov	w1, w0
  4146c0:	mov	w0, #0xffffbfd1            	// #-16431
  4146c4:	add	w0, w1, w0
  4146c8:	ldr	x1, [sp, #72]
  4146cc:	lsl	x1, x1, x0
  4146d0:	ldr	x0, [sp, #64]
  4146d4:	mov	w2, w0
  4146d8:	mov	w0, #0x406f                	// #16495
  4146dc:	sub	w0, w0, w2
  4146e0:	ldr	x2, [sp, #96]
  4146e4:	lsr	x0, x2, x0
  4146e8:	orr	x0, x1, x0
  4146ec:	str	x0, [sp, #96]
  4146f0:	ldr	x0, [sp, #64]
  4146f4:	mov	w1, w0
  4146f8:	mov	w0, #0x406f                	// #16495
  4146fc:	sub	w0, w0, w1
  414700:	ldr	x1, [sp, #72]
  414704:	lsr	x0, x1, x0
  414708:	str	x0, [sp, #72]
  41470c:	b	41477c <__fxstatat@plt+0x1253c>
  414710:	mov	x1, #0x406f                	// #16495
  414714:	ldr	x0, [sp, #64]
  414718:	sub	x0, x1, x0
  41471c:	cmp	x0, #0x40
  414720:	b.eq	414740 <__fxstatat@plt+0x12500>  // b.none
  414724:	ldr	x0, [sp, #64]
  414728:	mov	w1, w0
  41472c:	mov	w0, #0xffffc011            	// #-16367
  414730:	add	w0, w1, w0
  414734:	ldr	x1, [sp, #72]
  414738:	lsl	x0, x1, x0
  41473c:	b	414744 <__fxstatat@plt+0x12504>
  414740:	mov	x0, #0x0                   	// #0
  414744:	ldr	x1, [sp, #96]
  414748:	orr	x0, x0, x1
  41474c:	cmp	x0, #0x0
  414750:	cset	w0, ne  // ne = any
  414754:	and	w0, w0, #0xff
  414758:	str	w0, [sp, #108]
  41475c:	ldr	x0, [sp, #64]
  414760:	mov	w1, w0
  414764:	mov	w0, #0x402f                	// #16431
  414768:	sub	w0, w0, w1
  41476c:	ldr	x1, [sp, #72]
  414770:	lsr	x0, x1, x0
  414774:	str	x0, [sp, #96]
  414778:	str	xzr, [sp, #72]
  41477c:	ldr	x0, [sp, #96]
  414780:	str	x0, [sp, #88]
  414784:	ldr	w0, [sp, #108]
  414788:	cmp	w0, #0x0
  41478c:	b.eq	41479c <__fxstatat@plt+0x1255c>  // b.none
  414790:	ldr	w0, [sp, #104]
  414794:	orr	w0, w0, #0x10
  414798:	str	w0, [sp, #104]
  41479c:	ldrsw	x0, [sp, #104]
  4147a0:	cmp	x0, #0x0
  4147a4:	b.eq	4147b0 <__fxstatat@plt+0x12570>  // b.none
  4147a8:	ldr	w0, [sp, #104]
  4147ac:	bl	414934 <__fxstatat@plt+0x126f4>
  4147b0:	ldr	x0, [sp, #88]
  4147b4:	ldp	x29, x30, [sp], #112
  4147b8:	ret
  4147bc:	sub	sp, sp, #0x60
  4147c0:	str	x0, [sp, #8]
  4147c4:	ldr	x0, [sp, #8]
  4147c8:	cmp	x0, #0x0
  4147cc:	b.eq	4148c4 <__fxstatat@plt+0x12684>  // b.none
  4147d0:	ldr	x0, [sp, #8]
  4147d4:	str	x0, [sp, #32]
  4147d8:	str	xzr, [sp, #40]
  4147dc:	ldr	x0, [sp, #40]
  4147e0:	cmp	x0, #0x0
  4147e4:	b.eq	4147f4 <__fxstatat@plt+0x125b4>  // b.none
  4147e8:	ldr	x0, [sp, #32]
  4147ec:	neg	x0, x0
  4147f0:	str	x0, [sp, #32]
  4147f4:	ldr	x0, [sp, #32]
  4147f8:	clz	x0, x0
  4147fc:	str	w0, [sp, #52]
  414800:	mov	w1, #0x403e                	// #16446
  414804:	ldr	w0, [sp, #52]
  414808:	sub	w0, w1, w0
  41480c:	sxtw	x0, w0
  414810:	str	x0, [sp, #56]
  414814:	ldr	x0, [sp, #32]
  414818:	str	x0, [sp, #64]
  41481c:	str	xzr, [sp, #72]
  414820:	mov	x1, #0x406f                	// #16495
  414824:	ldr	x0, [sp, #56]
  414828:	sub	x0, x1, x0
  41482c:	cmp	x0, #0x0
  414830:	b.le	4148d4 <__fxstatat@plt+0x12694>
  414834:	mov	x1, #0x406f                	// #16495
  414838:	ldr	x0, [sp, #56]
  41483c:	sub	x0, x1, x0
  414840:	cmp	x0, #0x3f
  414844:	b.gt	4148a0 <__fxstatat@plt+0x12660>
  414848:	ldr	x0, [sp, #56]
  41484c:	mov	w1, w0
  414850:	mov	w0, #0x406f                	// #16495
  414854:	sub	w0, w0, w1
  414858:	ldr	x1, [sp, #72]
  41485c:	lsl	x1, x1, x0
  414860:	ldr	x0, [sp, #56]
  414864:	mov	w2, w0
  414868:	mov	w0, #0xffffbfd1            	// #-16431
  41486c:	add	w0, w2, w0
  414870:	ldr	x2, [sp, #64]
  414874:	lsr	x0, x2, x0
  414878:	orr	x0, x1, x0
  41487c:	str	x0, [sp, #72]
  414880:	ldr	x0, [sp, #56]
  414884:	mov	w1, w0
  414888:	mov	w0, #0x406f                	// #16495
  41488c:	sub	w0, w0, w1
  414890:	ldr	x1, [sp, #64]
  414894:	lsl	x0, x1, x0
  414898:	str	x0, [sp, #64]
  41489c:	b	4148d4 <__fxstatat@plt+0x12694>
  4148a0:	ldr	x0, [sp, #56]
  4148a4:	mov	w1, w0
  4148a8:	mov	w0, #0x402f                	// #16431
  4148ac:	sub	w0, w0, w1
  4148b0:	ldr	x1, [sp, #64]
  4148b4:	lsl	x0, x1, x0
  4148b8:	str	x0, [sp, #72]
  4148bc:	str	xzr, [sp, #64]
  4148c0:	b	4148d4 <__fxstatat@plt+0x12694>
  4148c4:	str	xzr, [sp, #40]
  4148c8:	str	xzr, [sp, #56]
  4148cc:	str	xzr, [sp, #64]
  4148d0:	str	xzr, [sp, #72]
  4148d4:	ldr	x0, [sp, #64]
  4148d8:	str	x0, [sp, #16]
  4148dc:	ldr	x0, [sp, #72]
  4148e0:	and	x1, x0, #0xffffffffffff
  4148e4:	ldr	x0, [sp, #24]
  4148e8:	bfxil	x0, x1, #0, #48
  4148ec:	str	x0, [sp, #24]
  4148f0:	ldr	x0, [sp, #56]
  4148f4:	and	w0, w0, #0x7fff
  4148f8:	and	w1, w0, #0xffff
  4148fc:	ldrh	w0, [sp, #30]
  414900:	bfxil	w0, w1, #0, #15
  414904:	strh	w0, [sp, #30]
  414908:	ldr	x0, [sp, #40]
  41490c:	and	w0, w0, #0x1
  414910:	and	w1, w0, #0xff
  414914:	ldrb	w0, [sp, #31]
  414918:	bfi	w0, w1, #7, #1
  41491c:	strb	w0, [sp, #31]
  414920:	ldr	q0, [sp, #16]
  414924:	str	q0, [sp, #80]
  414928:	ldr	q0, [sp, #80]
  41492c:	add	sp, sp, #0x60
  414930:	ret
  414934:	sub	sp, sp, #0x30
  414938:	str	w0, [sp, #12]
  41493c:	mov	w0, #0x7f7fffff            	// #2139095039
  414940:	fmov	s0, w0
  414944:	str	s0, [sp, #44]
  414948:	movi	v0.2s, #0x80, lsl #16
  41494c:	str	s0, [sp, #40]
  414950:	mov	w0, #0xc5ae                	// #50606
  414954:	movk	w0, #0x749d, lsl #16
  414958:	fmov	s0, w0
  41495c:	str	s0, [sp, #36]
  414960:	str	wzr, [sp, #32]
  414964:	fmov	s0, #1.000000000000000000e+00
  414968:	str	s0, [sp, #28]
  41496c:	ldr	w0, [sp, #12]
  414970:	and	w0, w0, #0x1
  414974:	cmp	w0, #0x0
  414978:	b.eq	41498c <__fxstatat@plt+0x1274c>  // b.none
  41497c:	ldr	s1, [sp, #32]
  414980:	fdiv	s0, s1, s1
  414984:	mrs	x0, fpsr
  414988:	str	w0, [sp, #24]
  41498c:	ldr	w0, [sp, #12]
  414990:	and	w0, w0, #0x2
  414994:	cmp	w0, #0x0
  414998:	b.eq	4149b0 <__fxstatat@plt+0x12770>  // b.none
  41499c:	ldr	s1, [sp, #28]
  4149a0:	ldr	s2, [sp, #32]
  4149a4:	fdiv	s0, s1, s2
  4149a8:	mrs	x0, fpsr
  4149ac:	str	w0, [sp, #24]
  4149b0:	ldr	w0, [sp, #12]
  4149b4:	and	w0, w0, #0x4
  4149b8:	cmp	w0, #0x0
  4149bc:	b.eq	4149d4 <__fxstatat@plt+0x12794>  // b.none
  4149c0:	ldr	s1, [sp, #44]
  4149c4:	ldr	s2, [sp, #36]
  4149c8:	fadd	s0, s1, s2
  4149cc:	mrs	x0, fpsr
  4149d0:	str	w0, [sp, #24]
  4149d4:	ldr	w0, [sp, #12]
  4149d8:	and	w0, w0, #0x8
  4149dc:	cmp	w0, #0x0
  4149e0:	b.eq	4149f4 <__fxstatat@plt+0x127b4>  // b.none
  4149e4:	ldr	s1, [sp, #40]
  4149e8:	fmul	s0, s1, s1
  4149ec:	mrs	x0, fpsr
  4149f0:	str	w0, [sp, #24]
  4149f4:	ldr	w0, [sp, #12]
  4149f8:	and	w0, w0, #0x10
  4149fc:	cmp	w0, #0x0
  414a00:	b.eq	414a18 <__fxstatat@plt+0x127d8>  // b.none
  414a04:	ldr	s1, [sp, #44]
  414a08:	ldr	s2, [sp, #28]
  414a0c:	fsub	s0, s1, s2
  414a10:	mrs	x0, fpsr
  414a14:	str	w0, [sp, #24]
  414a18:	nop
  414a1c:	add	sp, sp, #0x30
  414a20:	ret
  414a24:	nop
  414a28:	stp	x29, x30, [sp, #-64]!
  414a2c:	mov	x29, sp
  414a30:	stp	x19, x20, [sp, #16]
  414a34:	adrp	x20, 429000 <__fxstatat@plt+0x26dc0>
  414a38:	add	x20, x20, #0xdf0
  414a3c:	stp	x21, x22, [sp, #32]
  414a40:	adrp	x21, 429000 <__fxstatat@plt+0x26dc0>
  414a44:	add	x21, x21, #0xde8
  414a48:	sub	x20, x20, x21
  414a4c:	mov	w22, w0
  414a50:	stp	x23, x24, [sp, #48]
  414a54:	mov	x23, x1
  414a58:	mov	x24, x2
  414a5c:	bl	401c80 <mbrtowc@plt-0x40>
  414a60:	cmp	xzr, x20, asr #3
  414a64:	b.eq	414a90 <__fxstatat@plt+0x12850>  // b.none
  414a68:	asr	x20, x20, #3
  414a6c:	mov	x19, #0x0                   	// #0
  414a70:	ldr	x3, [x21, x19, lsl #3]
  414a74:	mov	x2, x24
  414a78:	add	x19, x19, #0x1
  414a7c:	mov	x1, x23
  414a80:	mov	w0, w22
  414a84:	blr	x3
  414a88:	cmp	x20, x19
  414a8c:	b.ne	414a70 <__fxstatat@plt+0x12830>  // b.any
  414a90:	ldp	x19, x20, [sp, #16]
  414a94:	ldp	x21, x22, [sp, #32]
  414a98:	ldp	x23, x24, [sp, #48]
  414a9c:	ldp	x29, x30, [sp], #64
  414aa0:	ret
  414aa4:	nop
  414aa8:	ret
  414aac:	nop
  414ab0:	adrp	x2, 42a000 <__fxstatat@plt+0x27dc0>
  414ab4:	mov	x1, #0x0                   	// #0
  414ab8:	ldr	x2, [x2, #720]
  414abc:	b	401d90 <__cxa_atexit@plt>
  414ac0:	mov	x2, x1
  414ac4:	mov	x1, x0
  414ac8:	mov	w0, #0x0                   	// #0
  414acc:	b	402200 <__xstat@plt>
  414ad0:	mov	x2, x1
  414ad4:	mov	x1, x0
  414ad8:	mov	w0, #0x0                   	// #0
  414adc:	b	402100 <__lxstat@plt>
  414ae0:	mov	x4, x1
  414ae4:	mov	x5, x2
  414ae8:	mov	w1, w0
  414aec:	mov	x2, x4
  414af0:	mov	w0, #0x0                   	// #0
  414af4:	mov	w4, w3
  414af8:	mov	x3, x5
  414afc:	b	402240 <__fxstatat@plt>

Disassembly of section .fini:

0000000000414b00 <.fini>:
  414b00:	stp	x29, x30, [sp, #-16]!
  414b04:	mov	x29, sp
  414b08:	ldp	x29, x30, [sp], #16
  414b0c:	ret
