#-----------------------------------------------------------
# Vivado v2014.3.1 (64-bit)
# SW Build 1056140 on Thu Oct 30 17:03:40 MDT 2014
# IP Build 1028902 on Fri Sep 26 17:35:13 MDT 2014
# Start of session at: Mon Jan 12 16:15:09 2015
# Process ID: 572
# Log file: D:/work/Training/OV5640/project/DDR/vivado/HP_axi/VDMA/rev1.000_VGA_RGB_mode_vivado/project_1/project_1.runs/impl_1/top.vdi
# Journal file: D:/work/Training/OV5640/project/DDR/vivado/HP_axi/VDMA/rev1.000_VGA_RGB_mode_vivado/project_1/project_1.runs/impl_1\vivado.jou
#-----------------------------------------------------------
source top.tcl -notrace
Command: open_checkpoint D:/work/Training/OV5640/project/DDR/vivado/HP_axi/VDMA/rev1.000_VGA_RGB_mode_vivado/project_1/project_1.runs/impl_1/top.dcp
INFO: [Netlist 29-17] Analyzing 381 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2014.3.1
Loading clock regions from C:/Xilinx/Vivado/2014.3.1/data\parts/xilinx/zynq/zynq/xc7z020/ClockRegion.xml
Loading clock buffers from C:/Xilinx/Vivado/2014.3.1/data\parts/xilinx/zynq/zynq/xc7z020/ClockBuffers.xml
Loading clock placement rules from C:/Xilinx/Vivado/2014.3.1/data/parts/xilinx/zynq/ClockPlacerRules.xml
Loading package pin functions from C:/Xilinx/Vivado/2014.3.1/data\parts/xilinx/zynq/PinFunctions.xml...
Loading package from C:/Xilinx/Vivado/2014.3.1/data\parts/xilinx/zynq/zynq/xc7z020/clg484/Package.xml
Loading io standards from C:/Xilinx/Vivado/2014.3.1/data\./parts/xilinx/zynq/IOStandards.xml
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Constraints 18-1079] Register system/system_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg and system/system_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register system/system_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg and system/system_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register system/system_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg and system/system_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register system/system_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg and system/system_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
Parsing XDC File [D:/work/Training/OV5640/project/DDR/vivado/HP_axi/VDMA/rev1.000_VGA_RGB_mode_vivado/project_1/project_1.runs/impl_1/.Xil/Vivado-572-Huins-PC/dcp/top_board.xdc]
Finished Parsing XDC File [D:/work/Training/OV5640/project/DDR/vivado/HP_axi/VDMA/rev1.000_VGA_RGB_mode_vivado/project_1/project_1.runs/impl_1/.Xil/Vivado-572-Huins-PC/dcp/top_board.xdc]
Parsing XDC File [D:/work/Training/OV5640/project/DDR/vivado/HP_axi/VDMA/rev1.000_VGA_RGB_mode_vivado/project_1/project_1.runs/impl_1/.Xil/Vivado-572-Huins-PC/dcp/top_early.xdc]
Finished Parsing XDC File [D:/work/Training/OV5640/project/DDR/vivado/HP_axi/VDMA/rev1.000_VGA_RGB_mode_vivado/project_1/project_1.runs/impl_1/.Xil/Vivado-572-Huins-PC/dcp/top_early.xdc]
Parsing XDC File [D:/work/Training/OV5640/project/DDR/vivado/HP_axi/VDMA/rev1.000_VGA_RGB_mode_vivado/project_1/project_1.runs/impl_1/.Xil/Vivado-572-Huins-PC/dcp/top.xdc]
Finished Parsing XDC File [D:/work/Training/OV5640/project/DDR/vivado/HP_axi/VDMA/rev1.000_VGA_RGB_mode_vivado/project_1/project_1.runs/impl_1/.Xil/Vivado-572-Huins-PC/dcp/top.xdc]
Parsing XDC File [D:/work/Training/OV5640/project/DDR/vivado/HP_axi/VDMA/rev1.000_VGA_RGB_mode_vivado/project_1/project_1.runs/impl_1/.Xil/Vivado-572-Huins-PC/dcp/top_late.xdc]
Finished Parsing XDC File [D:/work/Training/OV5640/project/DDR/vivado/HP_axi/VDMA/rev1.000_VGA_RGB_mode_vivado/project_1/project_1.runs/impl_1/.Xil/Vivado-572-Huins-PC/dcp/top_late.xdc]
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.337 . Memory (MB): peak = 519.293 ; gain = 1.711
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.337 . Memory (MB): peak = 519.293 ; gain = 1.711
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 24 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 2 instances
  RAM16X1D => RAM32X1D (RAMD32, RAMD32): 18 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 4 instances

INFO: [Project 1-484] Checkpoint was created with build 1056140
open_checkpoint: Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 519.293 ; gain = 343.160
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Drc 23-27] Running DRC with 2 threads
WARNING: [Drc 23-20] Rule violation (NDRV-1) Driverless Nets - Bus Net cam2lcd0/bram_block0/bram0/dina has undriven bits 0:15.
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 1 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [Drc 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.132 . Memory (MB): peak = 521.234 ; gain = 1.047
INFO: [Timing 38-35] Done setting XDC timing constraints.

Starting Logic Optimization Task

Phase 1 Generate And Synthesize Debug Cores
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2014.3.1/data/ip'.
INFO: [IP_Flow 19-3806] Generating IP xilinx.com:ip:xsdbm:1.0 for dbg_hub_CV.
INFO: [IP_Flow 19-3806] Generating IP xilinx.com:ip:ila:5.0 for u_ila_0_CV.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.072 . Memory (MB): peak = 1011.609 ; gain = 0.000
Phase 1 Generate And Synthesize Debug Cores | Checksum: e3cf1966

Time (s): cpu = 00:00:04 ; elapsed = 00:05:41 . Memory (MB): peak = 1011.609 ; gain = 29.563
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 2 Retarget
INFO: [Opt 31-138] Pushed 3 inverter(s) to 32 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 2 Retarget | Checksum: f286725e

Time (s): cpu = 00:00:05 ; elapsed = 00:05:42 . Memory (MB): peak = 1030.520 ; gain = 48.473

Phase 3 Constant Propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-10] Eliminated 837 cells.
Phase 3 Constant Propagation | Checksum: 1724da99b

Time (s): cpu = 00:00:07 ; elapsed = 00:05:44 . Memory (MB): peak = 1030.520 ; gain = 48.473

Phase 4 Sweep
WARNING: [Opt 31-6] Deleting driverless net: cam2lcd0/bram_block0/bram0/dina[0].
WARNING: [Opt 31-6] Deleting driverless net: cam2lcd0/bram_block0/bram0/dina[10].
WARNING: [Opt 31-6] Deleting driverless net: cam2lcd0/bram_block0/bram0/dina[11].
WARNING: [Opt 31-6] Deleting driverless net: cam2lcd0/bram_block0/bram0/dina[12].
WARNING: [Opt 31-6] Deleting driverless net: cam2lcd0/bram_block0/bram0/dina[13].
WARNING: [Opt 31-6] Deleting driverless net: cam2lcd0/bram_block0/bram0/dina[14].
WARNING: [Opt 31-6] Deleting driverless net: cam2lcd0/bram_block0/bram0/dina[15].
WARNING: [Opt 31-6] Deleting driverless net: cam2lcd0/bram_block0/bram0/dina[1].
WARNING: [Opt 31-6] Deleting driverless net: cam2lcd0/bram_block0/bram0/dina[2].
WARNING: [Opt 31-6] Deleting driverless net: cam2lcd0/bram_block0/bram0/dina[3].
WARNING: [Opt 31-6] Deleting driverless net: cam2lcd0/bram_block0/bram0/dina[4].
WARNING: [Opt 31-6] Deleting driverless net: cam2lcd0/bram_block0/bram0/dina[5].
WARNING: [Opt 31-6] Deleting driverless net: cam2lcd0/bram_block0/bram0/dina[6].
WARNING: [Opt 31-6] Deleting driverless net: cam2lcd0/bram_block0/bram0/dina[7].
WARNING: [Opt 31-6] Deleting driverless net: cam2lcd0/bram_block0/bram0/dina[8].
WARNING: [Opt 31-6] Deleting driverless net: cam2lcd0/bram_block0/bram0/dina[9].
WARNING: [Opt 31-6] Deleting driverless net: cam2lcd0/bram_block0/bram0/U0/inst_blk_mem_gen/dina[0].
WARNING: [Opt 31-6] Deleting driverless net: cam2lcd0/bram_block0/bram0/U0/inst_blk_mem_gen/dina[10].
WARNING: [Opt 31-6] Deleting driverless net: cam2lcd0/bram_block0/bram0/U0/inst_blk_mem_gen/dina[11].
WARNING: [Opt 31-6] Deleting driverless net: cam2lcd0/bram_block0/bram0/U0/inst_blk_mem_gen/dina[12].
WARNING: [Opt 31-6] Deleting driverless net: cam2lcd0/bram_block0/bram0/U0/inst_blk_mem_gen/dina[13].
WARNING: [Opt 31-6] Deleting driverless net: cam2lcd0/bram_block0/bram0/U0/inst_blk_mem_gen/dina[14].
WARNING: [Opt 31-6] Deleting driverless net: cam2lcd0/bram_block0/bram0/U0/inst_blk_mem_gen/dina[15].
WARNING: [Opt 31-6] Deleting driverless net: cam2lcd0/bram_block0/bram0/U0/inst_blk_mem_gen/dina[1].
WARNING: [Opt 31-6] Deleting driverless net: cam2lcd0/bram_block0/bram0/U0/inst_blk_mem_gen/dina[2].
WARNING: [Opt 31-6] Deleting driverless net: cam2lcd0/bram_block0/bram0/U0/inst_blk_mem_gen/dina[3].
WARNING: [Opt 31-6] Deleting driverless net: cam2lcd0/bram_block0/bram0/U0/inst_blk_mem_gen/dina[4].
WARNING: [Opt 31-6] Deleting driverless net: cam2lcd0/bram_block0/bram0/U0/inst_blk_mem_gen/dina[5].
WARNING: [Opt 31-6] Deleting driverless net: cam2lcd0/bram_block0/bram0/U0/inst_blk_mem_gen/dina[6].
WARNING: [Opt 31-6] Deleting driverless net: cam2lcd0/bram_block0/bram0/U0/inst_blk_mem_gen/dina[7].
WARNING: [Opt 31-6] Deleting driverless net: cam2lcd0/bram_block0/bram0/U0/inst_blk_mem_gen/dina[8].
WARNING: [Opt 31-6] Deleting driverless net: cam2lcd0/bram_block0/bram0/U0/inst_blk_mem_gen/dina[9].
WARNING: [Opt 31-6] Deleting driverless net: cam2lcd0/bram_block0/bram0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/dina[0].
WARNING: [Opt 31-6] Deleting driverless net: cam2lcd0/bram_block0/bram0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/dina[10].
WARNING: [Opt 31-6] Deleting driverless net: cam2lcd0/bram_block0/bram0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/dina[11].
WARNING: [Opt 31-6] Deleting driverless net: cam2lcd0/bram_block0/bram0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/dina[12].
WARNING: [Opt 31-6] Deleting driverless net: cam2lcd0/bram_block0/bram0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/dina[13].
WARNING: [Opt 31-6] Deleting driverless net: cam2lcd0/bram_block0/bram0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/dina[14].
WARNING: [Opt 31-6] Deleting driverless net: cam2lcd0/bram_block0/bram0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/dina[15].
WARNING: [Opt 31-6] Deleting driverless net: cam2lcd0/bram_block0/bram0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/dina[1].
WARNING: [Opt 31-6] Deleting driverless net: cam2lcd0/bram_block0/bram0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/dina[2].
WARNING: [Opt 31-6] Deleting driverless net: cam2lcd0/bram_block0/bram0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/dina[3].
WARNING: [Opt 31-6] Deleting driverless net: cam2lcd0/bram_block0/bram0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/dina[4].
WARNING: [Opt 31-6] Deleting driverless net: cam2lcd0/bram_block0/bram0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/dina[5].
WARNING: [Opt 31-6] Deleting driverless net: cam2lcd0/bram_block0/bram0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/dina[6].
WARNING: [Opt 31-6] Deleting driverless net: cam2lcd0/bram_block0/bram0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/dina[7].
WARNING: [Opt 31-6] Deleting driverless net: cam2lcd0/bram_block0/bram0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/dina[8].
WARNING: [Opt 31-6] Deleting driverless net: cam2lcd0/bram_block0/bram0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/dina[9].
WARNING: [Opt 31-6] Deleting driverless net: cam2lcd0/bram_block0/bram0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/dina[0].
WARNING: [Opt 31-6] Deleting driverless net: cam2lcd0/bram_block0/bram0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/dina[10].
WARNING: [Opt 31-6] Deleting driverless net: cam2lcd0/bram_block0/bram0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/dina[11].
WARNING: [Opt 31-6] Deleting driverless net: cam2lcd0/bram_block0/bram0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/dina[12].
WARNING: [Opt 31-6] Deleting driverless net: cam2lcd0/bram_block0/bram0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/dina[13].
WARNING: [Opt 31-6] Deleting driverless net: cam2lcd0/bram_block0/bram0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/dina[14].
WARNING: [Opt 31-6] Deleting driverless net: cam2lcd0/bram_block0/bram0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/dina[15].
WARNING: [Opt 31-6] Deleting driverless net: cam2lcd0/bram_block0/bram0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/dina[1].
WARNING: [Opt 31-6] Deleting driverless net: cam2lcd0/bram_block0/bram0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/dina[2].
WARNING: [Opt 31-6] Deleting driverless net: cam2lcd0/bram_block0/bram0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/dina[3].
WARNING: [Opt 31-6] Deleting driverless net: cam2lcd0/bram_block0/bram0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/dina[4].
WARNING: [Opt 31-6] Deleting driverless net: cam2lcd0/bram_block0/bram0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/dina[5].
WARNING: [Opt 31-6] Deleting driverless net: cam2lcd0/bram_block0/bram0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/dina[6].
WARNING: [Opt 31-6] Deleting driverless net: cam2lcd0/bram_block0/bram0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/dina[7].
WARNING: [Opt 31-6] Deleting driverless net: cam2lcd0/bram_block0/bram0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/dina[8].
WARNING: [Opt 31-6] Deleting driverless net: cam2lcd0/bram_block0/bram0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/dina[9].
WARNING: [Opt 31-6] Deleting driverless net: cam2lcd0/bram_block0/bram0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/dina[0].
WARNING: [Opt 31-6] Deleting driverless net: cam2lcd0/bram_block0/bram0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/dina[1].
WARNING: [Opt 31-6] Deleting driverless net: cam2lcd0/bram_block0/bram0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/dina[2].
WARNING: [Opt 31-6] Deleting driverless net: cam2lcd0/bram_block0/bram0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/dina[3].
WARNING: [Opt 31-6] Deleting driverless net: cam2lcd0/bram_block0/bram0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/dina[4].
WARNING: [Opt 31-6] Deleting driverless net: cam2lcd0/bram_block0/bram0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/dina[5].
WARNING: [Opt 31-6] Deleting driverless net: cam2lcd0/bram_block0/bram0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/dina[6].
WARNING: [Opt 31-6] Deleting driverless net: cam2lcd0/bram_block0/bram0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/dina[7].
WARNING: [Opt 31-6] Deleting driverless net: cam2lcd0/bram_block0/bram0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/dina[8].
WARNING: [Opt 31-6] Deleting driverless net: cam2lcd0/bram_block0/bram0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[0].
WARNING: [Opt 31-6] Deleting driverless net: cam2lcd0/bram_block0/bram0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[1].
WARNING: [Opt 31-6] Deleting driverless net: cam2lcd0/bram_block0/bram0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[2].
WARNING: [Opt 31-6] Deleting driverless net: cam2lcd0/bram_block0/bram0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[3].
WARNING: [Opt 31-6] Deleting driverless net: cam2lcd0/bram_block0/bram0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[4].
WARNING: [Opt 31-6] Deleting driverless net: cam2lcd0/bram_block0/bram0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[5].
WARNING: [Opt 31-6] Deleting driverless net: cam2lcd0/bram_block0/bram0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[6].
WARNING: [Opt 31-6] Deleting driverless net: cam2lcd0/bram_block0/bram0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[7].
WARNING: [Opt 31-6] Deleting driverless net: cam2lcd0/bram_block0/bram0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[8].
WARNING: [Opt 31-6] Deleting driverless net: cam2lcd0/bram_block0/bram0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/dina[0].
WARNING: [Opt 31-6] Deleting driverless net: cam2lcd0/bram_block0/bram0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/dina[1].
WARNING: [Opt 31-6] Deleting driverless net: cam2lcd0/bram_block0/bram0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/dina[2].
WARNING: [Opt 31-6] Deleting driverless net: cam2lcd0/bram_block0/bram0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/dina[3].
WARNING: [Opt 31-6] Deleting driverless net: cam2lcd0/bram_block0/bram0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/dina[4].
WARNING: [Opt 31-6] Deleting driverless net: cam2lcd0/bram_block0/bram0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/dina[5].
WARNING: [Opt 31-6] Deleting driverless net: cam2lcd0/bram_block0/bram0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/dina[6].
WARNING: [Opt 31-6] Deleting driverless net: cam2lcd0/bram_block0/bram0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/dina[7].
WARNING: [Opt 31-6] Deleting driverless net: cam2lcd0/bram_block0/bram0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/dina[8].
WARNING: [Opt 31-6] Deleting driverless net: cam2lcd0/bram_block0/bram0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/dina[0].
WARNING: [Opt 31-6] Deleting driverless net: cam2lcd0/bram_block0/bram0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/dina[1].
WARNING: [Opt 31-6] Deleting driverless net: cam2lcd0/bram_block0/bram0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/dina[2].
WARNING: [Opt 31-6] Deleting driverless net: cam2lcd0/bram_block0/bram0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/dina[3].
WARNING: [Opt 31-6] Deleting driverless net: cam2lcd0/bram_block0/bram0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/dina[4].
WARNING: [Opt 31-6] Deleting driverless net: cam2lcd0/bram_block0/bram0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/dina[5].
WARNING: [Opt 31-6] Deleting driverless net: cam2lcd0/bram_block0/bram0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/dina[6].
WARNING: [Opt 31-6] Deleting driverless net: cam2lcd0/bram_block0/bram0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/dina[7].
WARNING: [Opt 31-6] Deleting driverless net: cam2lcd0/bram_block0/bram0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/dina[8].
INFO: [Common 17-14] Message 'Opt 31-6' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Opt 31-12] Eliminated 4605 unconnected nets.
INFO: [Opt 31-140] Inserted 0 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 0 OBUFs to IO ports without IO buffers.
INFO: [Opt 31-11] Eliminated 2856 unconnected cells.
Phase 4 Sweep | Checksum: ff8cf384

Time (s): cpu = 00:00:09 ; elapsed = 00:05:46 . Memory (MB): peak = 1030.520 ; gain = 48.473
Ending Logic Optimization Task | Checksum: ff8cf384

Time (s): cpu = 00:00:00 ; elapsed = 00:05:46 . Memory (MB): peak = 1030.520 ; gain = 48.473
Implement Debug Cores | Checksum: e3cf1966
Logic Optimization | Checksum: 17c6e9350

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 3.13 ns.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 46 BRAM(s) out of a total of 70 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 66 newly gated: 0 Total Ports: 140
Ending PowerOpt Patch Enables Task | Checksum: f9c76407

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.090 . Memory (MB): peak = 1119.422 ; gain = 0.000
Ending Power Optimization Task | Checksum: f9c76407

Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 1119.422 ; gain = 88.902
INFO: [Common 17-83] Releasing license: Implementation
35 Infos, 105 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:31 ; elapsed = 00:06:08 . Memory (MB): peak = 1119.422 ; gain = 600.129
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.083 . Memory (MB): peak = 1119.422 ; gain = 0.000
INFO: [Drc 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file D:/work/Training/OV5640/project/DDR/vivado/HP_axi/VDMA/rev1.000_VGA_RGB_mode_vivado/project_1/project_1.runs/impl_1/top_drc_opted.rpt.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Drc 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [Drc 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Runtime Estimator
Phase 1 Placer Runtime Estimator | Checksum: c2078ad6

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.127 . Memory (MB): peak = 1119.422 ; gain = 0.000

Phase 2 Placer Initialization

Phase 2.1 Placer Initialization Core
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.038 . Memory (MB): peak = 1119.422 ; gain = 0.000
INFO: [Opt 31-140] Inserted 0 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 0 OBUFs to IO ports without IO buffers.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.023 . Memory (MB): peak = 1119.422 ; gain = 0.000

Phase 2.1.1 IO Placement/ Clock Placement/ Build Placer Device

Phase 2.1.1.1 Pre-Place Cells
Phase 2.1.1.1 Pre-Place Cells | Checksum: f6b8c8f2

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.573 . Memory (MB): peak = 1119.422 ; gain = 0.000
WARNING: [Constraints 18-1079] Register dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg and dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg and dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg and dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg and dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register system/system_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg and system/system_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register system/system_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg and system/system_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register system/system_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg and system/system_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register system/system_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg and system/system_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Place 30-568] A LUT 'lcd_clk_reg_i_1' is driving clock pin of 17 registers. This could lead to large hold time violations. First few involved registers are:
	cam2lcd0/bram_block0/read_controller0/addr_reg[0] {FDCE}
	cam2lcd0/bram_block0/read_controller0/addr_reg[10] {FDCE}
	cam2lcd0/bram_block0/read_controller0/addr_reg[11] {FDCE}
	cam2lcd0/bram_block0/read_controller0/addr_reg[12] {FDCE}
	cam2lcd0/bram_block0/read_controller0/addr_reg[13] {FDCE}
WARNING: [Place 30-12] An IO Bus FIXED_IO_mio with more than one IO standard is found. Components associated with this bus are: 
	FIXED_IO_mio[53] of IOStandard LVCMOS18
	FIXED_IO_mio[52] of IOStandard LVCMOS18
	FIXED_IO_mio[51] of IOStandard LVCMOS18
	FIXED_IO_mio[50] of IOStandard LVCMOS18
	FIXED_IO_mio[49] of IOStandard LVCMOS33
	FIXED_IO_mio[48] of IOStandard LVCMOS33
	FIXED_IO_mio[47] of IOStandard LVCMOS18
	FIXED_IO_mio[46] of IOStandard LVCMOS18
	FIXED_IO_mio[45] of IOStandard LVCMOS18
	FIXED_IO_mio[44] of IOStandard LVCMOS18
	FIXED_IO_mio[43] of IOStandard LVCMOS18
	FIXED_IO_mio[42] of IOStandard LVCMOS18
	FIXED_IO_mio[41] of IOStandard LVCMOS18
	FIXED_IO_mio[40] of IOStandard LVCMOS18
	FIXED_IO_mio[39] of IOStandard LVCMOS18
	FIXED_IO_mio[38] of IOStandard LVCMOS18
	FIXED_IO_mio[37] of IOStandard LVCMOS18
	FIXED_IO_mio[36] of IOStandard LVCMOS18
	FIXED_IO_mio[35] of IOStandard LVCMOS18
	FIXED_IO_mio[34] of IOStandard LVCMOS18
	FIXED_IO_mio[33] of IOStandard LVCMOS18
	FIXED_IO_mio[32] of IOStandard LVCMOS18
	FIXED_IO_mio[31] of IOStandard LVCMOS18
	FIXED_IO_mio[30] of IOStandard LVCMOS18
	FIXED_IO_mio[29] of IOStandard LVCMOS18
	FIXED_IO_mio[28] of IOStandard LVCMOS18
	FIXED_IO_mio[27] of IOStandard LVCMOS18
	FIXED_IO_mio[26] of IOStandard LVCMOS18
	FIXED_IO_mio[25] of IOStandard LVCMOS18
	FIXED_IO_mio[24] of IOStandard LVCMOS18
	FIXED_IO_mio[23] of IOStandard LVCMOS18
	FIXED_IO_mio[22] of IOStandard LVCMOS18
	FIXED_IO_mio[21] of IOStandard LVCMOS18
	FIXED_IO_mio[20] of IOStandard LVCMOS18
	FIXED_IO_mio[19] of IOStandard LVCMOS18
	FIXED_IO_mio[18] of IOStandard LVCMOS18
	FIXED_IO_mio[17] of IOStandard LVCMOS18
	FIXED_IO_mio[16] of IOStandard LVCMOS18
	FIXED_IO_mio[15] of IOStandard LVCMOS18
	FIXED_IO_mio[14] of IOStandard LVCMOS18
	FIXED_IO_mio[13] of IOStandard LVCMOS18
	FIXED_IO_mio[12] of IOStandard LVCMOS18
	FIXED_IO_mio[11] of IOStandard LVCMOS18
	FIXED_IO_mio[10] of IOStandard LVCMOS18
	FIXED_IO_mio[9] of IOStandard LVCMOS18
	FIXED_IO_mio[8] of IOStandard LVCMOS18
	FIXED_IO_mio[7] of IOStandard LVCMOS18
	FIXED_IO_mio[6] of IOStandard LVCMOS18
	FIXED_IO_mio[5] of IOStandard LVCMOS18
	FIXED_IO_mio[4] of IOStandard LVCMOS18
	FIXED_IO_mio[3] of IOStandard LVCMOS18
	FIXED_IO_mio[2] of IOStandard LVCMOS18
	FIXED_IO_mio[1] of IOStandard LVCMOS18
	FIXED_IO_mio[0] of IOStandard LVCMOS18
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 2.1.1.2 IO & Clk Clean Up
Phase 2.1.1.2 IO & Clk Clean Up | Checksum: f6b8c8f2

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1119.422 ; gain = 0.000

Phase 2.1.1.3 Implementation Feasibility check On IDelay
Phase 2.1.1.3 Implementation Feasibility check On IDelay | Checksum: f6b8c8f2

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1119.422 ; gain = 0.000

Phase 2.1.1.4 Commit IO Placement
Phase 2.1.1.4 Commit IO Placement | Checksum: dde6821c

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1119.422 ; gain = 0.000
Phase 2.1.1 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 125d10444

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1119.422 ; gain = 0.000

Phase 2.1.2 Build Placer Netlist Model

Phase 2.1.2.1 Place Init Design

Phase 2.1.2.1.1 Init Lut Pin Assignment
Phase 2.1.2.1.1 Init Lut Pin Assignment | Checksum: 1b5a5d377

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 1119.422 ; gain = 0.000
Phase 2.1.2.1 Place Init Design | Checksum: 17e4691d7

Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 1119.422 ; gain = 0.000
Phase 2.1.2 Build Placer Netlist Model | Checksum: 17e4691d7

Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 1119.422 ; gain = 0.000

Phase 2.1.3 Constrain Clocks/Macros

Phase 2.1.3.1 Constrain Global/Regional Clocks
Phase 2.1.3.1 Constrain Global/Regional Clocks | Checksum: 17e4691d7

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 1119.422 ; gain = 0.000
Phase 2.1.3 Constrain Clocks/Macros | Checksum: 17e4691d7

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 1119.422 ; gain = 0.000
Phase 2.1 Placer Initialization Core | Checksum: 17e4691d7

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 1119.422 ; gain = 0.000
Phase 2 Placer Initialization | Checksum: 17e4691d7

Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 1119.422 ; gain = 0.000

Phase 3 Global Placement
Phase 3 Global Placement | Checksum: 116c95535

Time (s): cpu = 00:00:21 ; elapsed = 00:00:13 . Memory (MB): peak = 1119.422 ; gain = 0.000

Phase 4 Detail Placement

Phase 4.1 Commit Multi Column Macros
Phase 4.1 Commit Multi Column Macros | Checksum: 116c95535

Time (s): cpu = 00:00:21 ; elapsed = 00:00:13 . Memory (MB): peak = 1119.422 ; gain = 0.000

Phase 4.2 Commit Most Macros & LUTRAMs
Phase 4.2 Commit Most Macros & LUTRAMs | Checksum: 137f22958

Time (s): cpu = 00:00:24 ; elapsed = 00:00:15 . Memory (MB): peak = 1119.422 ; gain = 0.000

Phase 4.3 Area Swap Optimization
Phase 4.3 Area Swap Optimization | Checksum: 181593818

Time (s): cpu = 00:00:24 ; elapsed = 00:00:15 . Memory (MB): peak = 1119.422 ; gain = 0.000

Phase 4.4 Timing Path Optimizer
Phase 4.4 Timing Path Optimizer | Checksum: 138669e2a

Time (s): cpu = 00:00:25 ; elapsed = 00:00:16 . Memory (MB): peak = 1119.422 ; gain = 0.000

Phase 4.5 Commit Small Macros & Core Logic

Phase 4.5.1 setBudgets
Phase 4.5.1 setBudgets | Checksum: 15ac4e453

Time (s): cpu = 00:00:25 ; elapsed = 00:00:16 . Memory (MB): peak = 1119.422 ; gain = 0.000

Phase 4.5.2 Commit Slice Clusters
Phase 4.5.2 Commit Slice Clusters | Checksum: 118267e0f

Time (s): cpu = 00:00:27 ; elapsed = 00:00:17 . Memory (MB): peak = 1119.422 ; gain = 0.000
Phase 4.5 Commit Small Macros & Core Logic | Checksum: 118267e0f

Time (s): cpu = 00:00:27 ; elapsed = 00:00:17 . Memory (MB): peak = 1119.422 ; gain = 0.000

Phase 4.6 Clock Restriction Legalization for Leaf Columns
Phase 4.6 Clock Restriction Legalization for Leaf Columns | Checksum: 118267e0f

Time (s): cpu = 00:00:27 ; elapsed = 00:00:18 . Memory (MB): peak = 1119.422 ; gain = 0.000

Phase 4.7 Clock Restriction Legalization for Non-Clock Pins
Phase 4.7 Clock Restriction Legalization for Non-Clock Pins | Checksum: 118267e0f

Time (s): cpu = 00:00:27 ; elapsed = 00:00:18 . Memory (MB): peak = 1119.422 ; gain = 0.000

Phase 4.8 Re-assign LUT pins
Phase 4.8 Re-assign LUT pins | Checksum: 118267e0f

Time (s): cpu = 00:00:27 ; elapsed = 00:00:18 . Memory (MB): peak = 1119.422 ; gain = 0.000
Phase 4 Detail Placement | Checksum: 118267e0f

Time (s): cpu = 00:00:27 ; elapsed = 00:00:18 . Memory (MB): peak = 1119.422 ; gain = 0.000

Phase 5 Post Placement Optimization and Clean-Up

Phase 5.1 PCOPT Shape updates
Phase 5.1 PCOPT Shape updates | Checksum: 1d090578a

Time (s): cpu = 00:00:28 ; elapsed = 00:00:18 . Memory (MB): peak = 1119.422 ; gain = 0.000

Phase 5.2 Post Placement Optimization

Phase 5.2.1 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=23.563. For the most accurate timing information please run report_timing.
Phase 5.2.1 Post Placement Timing Optimization | Checksum: 1798e3840

Time (s): cpu = 00:00:30 ; elapsed = 00:00:19 . Memory (MB): peak = 1119.422 ; gain = 0.000
Phase 5.2 Post Placement Optimization | Checksum: 1798e3840

Time (s): cpu = 00:00:30 ; elapsed = 00:00:19 . Memory (MB): peak = 1119.422 ; gain = 0.000

Phase 5.3 Post Placement Cleanup
Phase 5.3 Post Placement Cleanup | Checksum: 1798e3840

Time (s): cpu = 00:00:30 ; elapsed = 00:00:19 . Memory (MB): peak = 1119.422 ; gain = 0.000

Phase 5.4 Placer Reporting

Phase 5.4.1 Restore STA
Phase 5.4.1 Restore STA | Checksum: 1798e3840

Time (s): cpu = 00:00:30 ; elapsed = 00:00:20 . Memory (MB): peak = 1119.422 ; gain = 0.000
Phase 5.4 Placer Reporting | Checksum: 1798e3840

Time (s): cpu = 00:00:30 ; elapsed = 00:00:20 . Memory (MB): peak = 1119.422 ; gain = 0.000

Phase 5.5 Final Placement Cleanup
Phase 5.5 Final Placement Cleanup | Checksum: 118831b1f

Time (s): cpu = 00:00:30 ; elapsed = 00:00:20 . Memory (MB): peak = 1119.422 ; gain = 0.000
Phase 5 Post Placement Optimization and Clean-Up | Checksum: 118831b1f

Time (s): cpu = 00:00:30 ; elapsed = 00:00:20 . Memory (MB): peak = 1119.422 ; gain = 0.000
Ending Placer Task | Checksum: a8f03bc6

Time (s): cpu = 00:00:00 ; elapsed = 00:00:20 . Memory (MB): peak = 1119.422 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
51 Infos, 115 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:31 ; elapsed = 00:00:21 . Memory (MB): peak = 1119.422 ; gain = 0.000
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 1119.422 ; gain = 0.000
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.184 . Memory (MB): peak = 1119.422 ; gain = 0.000
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [Drc 23-27] Running DRC with 2 threads
WARNING: [Drc 23-20] Rule violation (PLIO-7) Placement Constraints Check for IO constraints - An IO Bus FIXED_IO_mio[53:0] with more than one IO standard is found. Components associated with this bus are:  FIXED_IO_mio[53] of IOStandard LVCMOS18; FIXED_IO_mio[52] of IOStandard LVCMOS18; FIXED_IO_mio[51] of IOStandard LVCMOS18; FIXED_IO_mio[50] of IOStandard LVCMOS18; FIXED_IO_mio[49] of IOStandard LVCMOS33; FIXED_IO_mio[48] of IOStandard LVCMOS33; FIXED_IO_mio[47] of IOStandard LVCMOS18; FIXED_IO_mio[46] of IOStandard LVCMOS18; FIXED_IO_mio[45] of IOStandard LVCMOS18; FIXED_IO_mio[44] of IOStandard LVCMOS18; FIXED_IO_mio[43] of IOStandard LVCMOS18; FIXED_IO_mio[42] of IOStandard LVCMOS18; FIXED_IO_mio[41] of IOStandard LVCMOS18; FIXED_IO_mio[40] of IOStandard LVCMOS18; FIXED_IO_mio[39] of IOStandard LVCMOS18; FIXED_IO_mio[38] of IOStandard LVCMOS18; FIXED_IO_mio[37] of IOStandard LVCMOS18; FIXED_IO_mio[36] of IOStandard LVCMOS18; FIXED_IO_mio[35] of IOStandard LVCMOS18; FIXED_IO_mio[34] of IOStandard LVCMOS18; FIXED_IO_mio[33] of IOStandard LVCMOS18; FIXED_IO_mio[32] of IOStandard LVCMOS18; FIXED_IO_mio[31] of IOStandard LVCMOS18; FIXED_IO_mio[30] of IOStandard LVCMOS18; FIXED_IO_mio[29] of IOStandard LVCMOS18; FIXED_IO_mio[28] of IOStandard LVCMOS18; FIXED_IO_mio[27] of IOStandard LVCMOS18; FIXED_IO_mio[26] of IOStandard LVCMOS18; FIXED_IO_mio[25] of IOStandard LVCMOS18; FIXED_IO_mio[24] of IOStandard LVCMOS18; FIXED_IO_mio[23] of IOStandard LVCMOS18; FIXED_IO_mio[22] of IOStandard LVCMOS18; FIXED_IO_mio[21] of IOStandard LVCMOS18; FIXED_IO_mio[20] of IOStandard LVCMOS18; FIXED_IO_mio[19] of IOStandard LVCMOS18; FIXED_IO_mio[18] of IOStandard LVCMOS18; FIXED_IO_mio[17] of IOStandard LVCMOS18; FIXED_IO_mio[16] of IOStandard LVCMOS18; FIXED_IO_mio[15] of IOStandard LVCMOS18; FIXED_IO_mio[14] of IOStandard LVCMOS18; FIXED_IO_mio[13] of IOStandard LVCMOS18; FIXED_IO_mio[12] of IOStandard LVCMOS18; FIXED_IO_mio[11] of IOStandard LVCMOS18; FIXED_IO_mio[10] of IOStandard LVCMOS18; FIXED_IO_mio[9] of IOStandard LVCMOS18; FIXED_IO_mio[8] of IOStandard LVCMOS18; FIXED_IO_mio[7] of IOStandard LVCMOS18; FIXED_IO_mio[6] of IOStandard LVCMOS18; FIXED_IO_mio[5] of IOStandard LVCMOS18; FIXED_IO_mio[4] of IOStandard LVCMOS18; FIXED_IO_mio[3] of IOStandard LVCMOS18; FIXED_IO_mio[2] of IOStandard LVCMOS18; FIXED_IO_mio[1] of IOStandard LVCMOS18; FIXED_IO_mio[0] of IOStandard LVCMOS18;
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 1 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: aad86c38

Time (s): cpu = 00:00:30 ; elapsed = 00:00:25 . Memory (MB): peak = 1217.301 ; gain = 97.879

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: aad86c38

Time (s): cpu = 00:00:30 ; elapsed = 00:00:25 . Memory (MB): peak = 1219.176 ; gain = 99.754

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: aad86c38

Time (s): cpu = 00:00:30 ; elapsed = 00:00:25 . Memory (MB): peak = 1226.551 ; gain = 107.129
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 15cc1e5d8

Time (s): cpu = 00:00:35 ; elapsed = 00:00:29 . Memory (MB): peak = 1250.301 ; gain = 130.879
INFO: [Route 35-57] Estimated Timing Summary | WNS=23.7   | TNS=0      | WHS=-0.341 | THS=-124   |

Phase 2 Router Initialization | Checksum: 1e669c07a

Time (s): cpu = 00:00:36 ; elapsed = 00:00:29 . Memory (MB): peak = 1252.355 ; gain = 132.934

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 18e7df209

Time (s): cpu = 00:00:39 ; elapsed = 00:00:31 . Memory (MB): peak = 1252.355 ; gain = 132.934

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 524
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0

Phase 4.1.1 Update Timing
Phase 4.1.1 Update Timing | Checksum: 143fba2b8

Time (s): cpu = 00:00:42 ; elapsed = 00:00:32 . Memory (MB): peak = 1252.355 ; gain = 132.934
INFO: [Route 35-57] Estimated Timing Summary | WNS=23.1   | TNS=0      | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 222ba3ad2

Time (s): cpu = 00:00:42 ; elapsed = 00:00:32 . Memory (MB): peak = 1252.355 ; gain = 132.934

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 0

Phase 4.2.1 Update Timing
Phase 4.2.1 Update Timing | Checksum: 1ce7ac2f8

Time (s): cpu = 00:00:42 ; elapsed = 00:00:33 . Memory (MB): peak = 1252.355 ; gain = 132.934
INFO: [Route 35-57] Estimated Timing Summary | WNS=23.1   | TNS=0      | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 145d481de

Time (s): cpu = 00:00:42 ; elapsed = 00:00:33 . Memory (MB): peak = 1252.355 ; gain = 132.934
Phase 4 Rip-up And Reroute | Checksum: 145d481de

Time (s): cpu = 00:00:42 ; elapsed = 00:00:33 . Memory (MB): peak = 1252.355 ; gain = 132.934

Phase 5 Delay CleanUp

Phase 5.1 Update Timing
Phase 5.1 Update Timing | Checksum: 1f468b739

Time (s): cpu = 00:00:43 ; elapsed = 00:00:33 . Memory (MB): peak = 1252.355 ; gain = 132.934
INFO: [Route 35-57] Estimated Timing Summary | WNS=23.1   | TNS=0      | WHS=N/A    | THS=N/A    |

Phase 5 Delay CleanUp | Checksum: 1f468b739

Time (s): cpu = 00:00:43 ; elapsed = 00:00:33 . Memory (MB): peak = 1252.355 ; gain = 132.934

Phase 6 Clock Skew Optimization
Phase 6 Clock Skew Optimization | Checksum: 1f468b739

Time (s): cpu = 00:00:43 ; elapsed = 00:00:33 . Memory (MB): peak = 1252.355 ; gain = 132.934

Phase 7 Post Hold Fix

Phase 7.1 Update Timing
Phase 7.1 Update Timing | Checksum: 1f7579b51

Time (s): cpu = 00:00:44 ; elapsed = 00:00:33 . Memory (MB): peak = 1252.355 ; gain = 132.934
INFO: [Route 35-57] Estimated Timing Summary | WNS=23.1   | TNS=0      | WHS=0.045  | THS=0      |

Phase 7 Post Hold Fix | Checksum: 10b0ea34c

Time (s): cpu = 00:00:44 ; elapsed = 00:00:33 . Memory (MB): peak = 1252.355 ; gain = 132.934

Phase 8 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 1.66687 %
  Global Horizontal Routing Utilization  = 1.95808 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 8 Route finalize | Checksum: 135a5c215

Time (s): cpu = 00:00:44 ; elapsed = 00:00:33 . Memory (MB): peak = 1252.355 ; gain = 132.934

Phase 9 Verifying routed nets

 Verification completed successfully
Phase 9 Verifying routed nets | Checksum: 135a5c215

Time (s): cpu = 00:00:44 ; elapsed = 00:00:34 . Memory (MB): peak = 1252.355 ; gain = 132.934

Phase 10 Depositing Routes
Phase 10 Depositing Routes | Checksum: 165053fa2

Time (s): cpu = 00:00:44 ; elapsed = 00:00:34 . Memory (MB): peak = 1252.355 ; gain = 132.934

Phase 11 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=23.1   | TNS=0      | WHS=0.045  | THS=0      |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 11 Post Router Timing | Checksum: 165053fa2

Time (s): cpu = 00:00:44 ; elapsed = 00:00:34 . Memory (MB): peak = 1252.355 ; gain = 132.934
INFO: [Route 35-16] Router Completed Successfully

Routing Is Done.

Time (s): cpu = 00:00:00 ; elapsed = 00:00:34 . Memory (MB): peak = 1252.355 ; gain = 132.934
INFO: [Common 17-83] Releasing license: Implementation
65 Infos, 116 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:45 ; elapsed = 00:00:35 . Memory (MB): peak = 1252.355 ; gain = 132.934
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1252.355 ; gain = 0.000
INFO: [Drc 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file D:/work/Training/OV5640/project/DDR/vivado/HP_axi/VDMA/rev1.000_VGA_RGB_mode_vivado/project_1/project_1.runs/impl_1/top_drc_routed.rpt.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
INFO: [Common 17-206] Exiting Vivado at Mon Jan 12 16:22:37 2015...
