{"top":"global.conv_3_3_buffet",
"namespaces":{
  "global":{
    "modules":{
      "aff__U119":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",3,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U127":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U128":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U129":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U120":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1_U122":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h003e"]}
          },
          "coeff_2_U124":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_term_U126":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U121":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U123":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U125":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U121.out","add_all__U127.in0"],
          ["mul_d1__U123.out","add_all__U127.in1"],
          ["add_all__U128.in0","add_all__U127.out"],
          ["mul_d2__U125.out","add_all__U128.in1"],
          ["add_all__U129.in0","add_all__U128.out"],
          ["const_term_U126.out","add_all__U129.in1"],
          ["self.out","add_all__U129.out"],
          ["mul_d0__U121.in0","coeff_0_U120.out"],
          ["mul_d1__U123.in0","coeff_1_U122.out"],
          ["mul_d2__U125.in0","coeff_2_U124.out"],
          ["self.d.0","mul_d0__U121.in1"],
          ["self.d.1","mul_d1__U123.in1"],
          ["self.d.2","mul_d2__U125.in1"]
        ]
      },
      "aff__U13":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",3,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U21":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U22":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U23":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U14":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1_U16":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0040"]}
          },
          "coeff_2_U18":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_term_U20":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0002"]}
          },
          "mul_d0__U15":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U17":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U19":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U15.out","add_all__U21.in0"],
          ["mul_d1__U17.out","add_all__U21.in1"],
          ["add_all__U22.in0","add_all__U21.out"],
          ["mul_d2__U19.out","add_all__U22.in1"],
          ["add_all__U23.in0","add_all__U22.out"],
          ["const_term_U20.out","add_all__U23.in1"],
          ["self.out","add_all__U23.out"],
          ["mul_d0__U15.in0","coeff_0_U14.out"],
          ["mul_d1__U17.in0","coeff_1_U16.out"],
          ["mul_d2__U19.in0","coeff_2_U18.out"],
          ["self.d.0","mul_d0__U15.in1"],
          ["self.d.1","mul_d1__U17.in1"],
          ["self.d.2","mul_d2__U19.in1"]
        ]
      },
      "aff__U134":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",3,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U142":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U143":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U144":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U135":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1_U137":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h003e"]}
          },
          "coeff_2_U139":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_term_U141":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U136":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U138":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U140":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U136.out","add_all__U142.in0"],
          ["mul_d1__U138.out","add_all__U142.in1"],
          ["add_all__U143.in0","add_all__U142.out"],
          ["mul_d2__U140.out","add_all__U143.in1"],
          ["add_all__U144.in0","add_all__U143.out"],
          ["const_term_U141.out","add_all__U144.in1"],
          ["self.out","add_all__U144.out"],
          ["mul_d0__U136.in0","coeff_0_U135.out"],
          ["mul_d1__U138.in0","coeff_1_U137.out"],
          ["mul_d2__U140.in0","coeff_2_U139.out"],
          ["self.d.0","mul_d0__U136.in1"],
          ["self.d.1","mul_d1__U138.in1"],
          ["self.d.2","mul_d2__U140.in1"]
        ]
      },
      "aff__U229":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",3,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U237":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U238":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U239":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U230":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1_U232":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0040"]}
          },
          "coeff_2_U234":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_term_U236":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0002"]}
          },
          "mul_d0__U231":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U233":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U235":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U231.out","add_all__U237.in0"],
          ["mul_d1__U233.out","add_all__U237.in1"],
          ["add_all__U238.in0","add_all__U237.out"],
          ["mul_d2__U235.out","add_all__U238.in1"],
          ["add_all__U239.in0","add_all__U238.out"],
          ["const_term_U236.out","add_all__U239.in1"],
          ["self.out","add_all__U239.out"],
          ["mul_d0__U231.in0","coeff_0_U230.out"],
          ["mul_d1__U233.in0","coeff_1_U232.out"],
          ["mul_d2__U235.in0","coeff_2_U234.out"],
          ["self.d.0","mul_d0__U231.in1"],
          ["self.d.1","mul_d1__U233.in1"],
          ["self.d.2","mul_d2__U235.in1"]
        ]
      },
      "aff__U248":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",3,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U256":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U257":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U258":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U249":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1_U251":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0040"]}
          },
          "coeff_2_U253":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_term_U255":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0040"]}
          },
          "mul_d0__U250":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U252":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U254":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U250.out","add_all__U256.in0"],
          ["mul_d1__U252.out","add_all__U256.in1"],
          ["add_all__U257.in0","add_all__U256.out"],
          ["mul_d2__U254.out","add_all__U257.in1"],
          ["add_all__U258.in0","add_all__U257.out"],
          ["const_term_U255.out","add_all__U258.in1"],
          ["self.out","add_all__U258.out"],
          ["mul_d0__U250.in0","coeff_0_U249.out"],
          ["mul_d1__U252.in0","coeff_1_U251.out"],
          ["mul_d2__U254.in0","coeff_2_U253.out"],
          ["self.d.0","mul_d0__U250.in1"],
          ["self.d.1","mul_d1__U252.in1"],
          ["self.d.2","mul_d2__U254.in1"]
        ]
      },
      "aff__U266":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",3,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U274":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U275":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U276":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U267":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1_U269":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0040"]}
          },
          "coeff_2_U271":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_term_U273":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0002"]}
          },
          "mul_d0__U268":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U270":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U272":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U268.out","add_all__U274.in0"],
          ["mul_d1__U270.out","add_all__U274.in1"],
          ["add_all__U275.in0","add_all__U274.out"],
          ["mul_d2__U272.out","add_all__U275.in1"],
          ["add_all__U276.in0","add_all__U275.out"],
          ["const_term_U273.out","add_all__U276.in1"],
          ["self.out","add_all__U276.out"],
          ["mul_d0__U268.in0","coeff_0_U267.out"],
          ["mul_d1__U270.in0","coeff_1_U269.out"],
          ["mul_d2__U272.in0","coeff_2_U271.out"],
          ["self.d.0","mul_d0__U268.in1"],
          ["self.d.1","mul_d1__U270.in1"],
          ["self.d.2","mul_d2__U272.in1"]
        ]
      },
      "aff__U285":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",3,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U293":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U294":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U295":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U286":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1_U288":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0040"]}
          },
          "coeff_2_U290":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_term_U292":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0080"]}
          },
          "mul_d0__U287":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U289":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U291":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U287.out","add_all__U293.in0"],
          ["mul_d1__U289.out","add_all__U293.in1"],
          ["add_all__U294.in0","add_all__U293.out"],
          ["mul_d2__U291.out","add_all__U294.in1"],
          ["add_all__U295.in0","add_all__U294.out"],
          ["const_term_U292.out","add_all__U295.in1"],
          ["self.out","add_all__U295.out"],
          ["mul_d0__U287.in0","coeff_0_U286.out"],
          ["mul_d1__U289.in0","coeff_1_U288.out"],
          ["mul_d2__U291.in0","coeff_2_U290.out"],
          ["self.d.0","mul_d0__U287.in1"],
          ["self.d.1","mul_d1__U289.in1"],
          ["self.d.2","mul_d2__U291.in1"]
        ]
      },
      "aff__U303":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",3,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U311":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U312":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U313":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U304":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1_U306":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0040"]}
          },
          "coeff_2_U308":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_term_U310":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0002"]}
          },
          "mul_d0__U305":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U307":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U309":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U305.out","add_all__U311.in0"],
          ["mul_d1__U307.out","add_all__U311.in1"],
          ["add_all__U312.in0","add_all__U311.out"],
          ["mul_d2__U309.out","add_all__U312.in1"],
          ["add_all__U313.in0","add_all__U312.out"],
          ["const_term_U310.out","add_all__U313.in1"],
          ["self.out","add_all__U313.out"],
          ["mul_d0__U305.in0","coeff_0_U304.out"],
          ["mul_d1__U307.in0","coeff_1_U306.out"],
          ["mul_d2__U309.in0","coeff_2_U308.out"],
          ["self.d.0","mul_d0__U305.in1"],
          ["self.d.1","mul_d1__U307.in1"],
          ["self.d.2","mul_d2__U309.in1"]
        ]
      },
      "aff__U322":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",3,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U330":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U331":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U332":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U323":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1_U325":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0040"]}
          },
          "coeff_2_U327":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_term_U329":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U324":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U326":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U328":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U324.out","add_all__U330.in0"],
          ["mul_d1__U326.out","add_all__U330.in1"],
          ["add_all__U331.in0","add_all__U330.out"],
          ["mul_d2__U328.out","add_all__U331.in1"],
          ["add_all__U332.in0","add_all__U331.out"],
          ["const_term_U329.out","add_all__U332.in1"],
          ["self.out","add_all__U332.out"],
          ["mul_d0__U324.in0","coeff_0_U323.out"],
          ["mul_d1__U326.in0","coeff_1_U325.out"],
          ["mul_d2__U328.in0","coeff_2_U327.out"],
          ["self.d.0","mul_d0__U324.in1"],
          ["self.d.1","mul_d1__U326.in1"],
          ["self.d.2","mul_d2__U328.in1"]
        ]
      },
      "aff__U39":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",3,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U47":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U48":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U49":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U40":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1_U42":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0040"]}
          },
          "coeff_2_U44":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_term_U46":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0084"]}
          },
          "mul_d0__U41":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U43":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U45":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U41.out","add_all__U47.in0"],
          ["mul_d1__U43.out","add_all__U47.in1"],
          ["add_all__U48.in0","add_all__U47.out"],
          ["mul_d2__U45.out","add_all__U48.in1"],
          ["add_all__U49.in0","add_all__U48.out"],
          ["const_term_U46.out","add_all__U49.in1"],
          ["self.out","add_all__U49.out"],
          ["mul_d0__U41.in0","coeff_0_U40.out"],
          ["mul_d1__U43.in0","coeff_1_U42.out"],
          ["mul_d2__U45.in0","coeff_2_U44.out"],
          ["self.d.0","mul_d0__U41.in1"],
          ["self.d.1","mul_d1__U43.in1"],
          ["self.d.2","mul_d2__U45.in1"]
        ]
      },
      "aff__U65":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",3,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U73":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U74":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U75":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U66":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1_U68":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0040"]}
          },
          "coeff_2_U70":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_term_U72":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0085"]}
          },
          "mul_d0__U67":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U69":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U71":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U67.out","add_all__U73.in0"],
          ["mul_d1__U69.out","add_all__U73.in1"],
          ["add_all__U74.in0","add_all__U73.out"],
          ["mul_d2__U71.out","add_all__U74.in1"],
          ["add_all__U75.in0","add_all__U74.out"],
          ["const_term_U72.out","add_all__U75.in1"],
          ["self.out","add_all__U75.out"],
          ["mul_d0__U67.in0","coeff_0_U66.out"],
          ["mul_d1__U69.in0","coeff_1_U68.out"],
          ["mul_d2__U71.in0","coeff_2_U70.out"],
          ["self.d.0","mul_d0__U67.in1"],
          ["self.d.1","mul_d1__U69.in1"],
          ["self.d.2","mul_d2__U71.in1"]
        ]
      },
      "aff__U91":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",3,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U100":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U101":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U99":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U92":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1_U94":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0040"]}
          },
          "coeff_2_U96":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_term_U98":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0086"]}
          },
          "mul_d0__U93":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U95":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U97":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["add_all__U99.out","add_all__U100.in0"],
          ["mul_d2__U97.out","add_all__U100.in1"],
          ["add_all__U101.in0","add_all__U100.out"],
          ["const_term_U98.out","add_all__U101.in1"],
          ["self.out","add_all__U101.out"],
          ["mul_d0__U93.out","add_all__U99.in0"],
          ["mul_d1__U95.out","add_all__U99.in1"],
          ["mul_d0__U93.in0","coeff_0_U92.out"],
          ["mul_d1__U95.in0","coeff_1_U94.out"],
          ["mul_d2__U97.in0","coeff_2_U96.out"],
          ["self.d.0","mul_d0__U93.in1"],
          ["self.d.1","mul_d1__U95.in1"],
          ["self.d.2","mul_d2__U97.in1"]
        ]
      },
      "affine_controller__U12":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid","Bit"],
          ["d",["Array",3,["Array",16,"Bit"]]],
          ["ready","BitIn"]
        ]],
        "instances":{
          "_U24":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "_U25":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "affine_func":{
            "modref":"global.aff__U13"
          },
          "and_all__U26":{
            "modref":"corebit.and"
          },
          "and_all__U27":{
            "modref":"corebit.and"
          },
          "cmp_time":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "cycle_time":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_0_am__U28":{
            "modref":"corebit.and"
          },
          "d_0_am__U29":{
            "modref":"corebit.and"
          },
          "d_0_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_0_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_0_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_1_am__U30":{
            "modref":"corebit.and"
          },
          "d_1_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_1_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_1_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h003f"]}
          },
          "d_1_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_1_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_1_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_1_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_2_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_2_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_2_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h003f"]}
          },
          "d_2_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_2_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_2_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_2_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "inc_time":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inc_time_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "readyInvert":{
            "modref":"corebit.not"
          },
          "time_diff":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",16]}
          },
          "true":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["d_0_inc.in1","_U24.out"],
          ["d_1_inc.in1","_U24.out"],
          ["d_2_inc.in1","_U24.out"],
          ["inc_time_value.in0","_U24.out"],
          ["cmp_time.in1","_U25.out"],
          ["inc_time_value.in1","_U25.out"],
          ["d_0_reg.out","affine_func.d.0"],
          ["d_1_reg.out","affine_func.d.1"],
          ["d_2_reg.out","affine_func.d.2"],
          ["time_diff.in0","affine_func.out"],
          ["cmp_time.out","and_all__U26.in0"],
          ["readyInvert.out","and_all__U26.in1"],
          ["inc_time_value.sel","and_all__U26.out"],
          ["cmp_time.out","and_all__U27.in0"],
          ["self.ready","and_all__U27.in1"],
          ["d_0_reg.en","and_all__U27.out"],
          ["d_1_reg.en","and_all__U27.out"],
          ["d_2_reg.en","and_all__U27.out"],
          ["self.valid","and_all__U27.out"],
          ["time_diff.out","cmp_time.in0"],
          ["inc_time.out","cycle_time.in"],
          ["inc_time.in0","cycle_time.out"],
          ["time_diff.in1","cycle_time.out"],
          ["true.out","d_0_am__U28.in0"],
          ["d_1_at_max.out","d_0_am__U28.in1"],
          ["d_0_am__U29.in0","d_0_am__U28.out"],
          ["d_2_at_max.out","d_0_am__U29.in1"],
          ["d_0_next_value.sel","d_0_am__U29.out"],
          ["d_0_reg.out","d_0_at_max.in0"],
          ["d_0_max.out","d_0_at_max.in1"],
          ["d_0_next_value_at_max.sel","d_0_at_max.out"],
          ["d_0_reg.out","d_0_inc.in0"],
          ["d_0_next_value_at_max.in0","d_0_inc.out"],
          ["d_0_next_value_at_max.in1","d_0_min.out"],
          ["d_0_reg.out","d_0_next_value.in0"],
          ["d_0_next_value_at_max.out","d_0_next_value.in1"],
          ["d_0_reg.in","d_0_next_value.out"],
          ["self.d.0","d_0_reg.out"],
          ["true.out","d_1_am__U30.in0"],
          ["d_2_at_max.out","d_1_am__U30.in1"],
          ["d_1_next_value.sel","d_1_am__U30.out"],
          ["d_1_reg.out","d_1_at_max.in0"],
          ["d_1_max.out","d_1_at_max.in1"],
          ["d_1_next_value_at_max.sel","d_1_at_max.out"],
          ["d_1_reg.out","d_1_inc.in0"],
          ["d_1_next_value_at_max.in0","d_1_inc.out"],
          ["d_1_next_value_at_max.in1","d_1_min.out"],
          ["d_1_reg.out","d_1_next_value.in0"],
          ["d_1_next_value_at_max.out","d_1_next_value.in1"],
          ["d_1_reg.in","d_1_next_value.out"],
          ["self.d.1","d_1_reg.out"],
          ["d_2_reg.out","d_2_at_max.in0"],
          ["d_2_max.out","d_2_at_max.in1"],
          ["d_2_next_value_at_max.sel","d_2_at_max.out"],
          ["d_2_reg.out","d_2_inc.in0"],
          ["d_2_next_value_at_max.in0","d_2_inc.out"],
          ["d_2_next_value_at_max.in1","d_2_min.out"],
          ["d_2_reg.out","d_2_next_value.in0"],
          ["d_2_next_value_at_max.out","d_2_next_value.in1"],
          ["d_2_reg.in","d_2_next_value.out"],
          ["true.out","d_2_next_value.sel"],
          ["self.d.2","d_2_reg.out"],
          ["inc_time_value.out","inc_time.in1"],
          ["self.ready","readyInvert.in"]
        ]
      },
      "affine_controller__U228":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid","Bit"],
          ["d",["Array",3,["Array",16,"Bit"]]],
          ["ready","BitIn"]
        ]],
        "instances":{
          "_U240":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "_U241":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "affine_func":{
            "modref":"global.aff__U229"
          },
          "and_all__U242":{
            "modref":"corebit.and"
          },
          "and_all__U243":{
            "modref":"corebit.and"
          },
          "cmp_time":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "cycle_time":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_0_am__U244":{
            "modref":"corebit.and"
          },
          "d_0_am__U245":{
            "modref":"corebit.and"
          },
          "d_0_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_0_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_0_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_1_am__U246":{
            "modref":"corebit.and"
          },
          "d_1_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_1_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_1_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h003f"]}
          },
          "d_1_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_1_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_1_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_1_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_2_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_2_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_2_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h003f"]}
          },
          "d_2_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_2_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_2_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_2_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "inc_time":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inc_time_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "readyInvert":{
            "modref":"corebit.not"
          },
          "time_diff":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",16]}
          },
          "true":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["d_0_inc.in1","_U240.out"],
          ["d_1_inc.in1","_U240.out"],
          ["d_2_inc.in1","_U240.out"],
          ["inc_time_value.in0","_U240.out"],
          ["cmp_time.in1","_U241.out"],
          ["inc_time_value.in1","_U241.out"],
          ["d_0_reg.out","affine_func.d.0"],
          ["d_1_reg.out","affine_func.d.1"],
          ["d_2_reg.out","affine_func.d.2"],
          ["time_diff.in0","affine_func.out"],
          ["cmp_time.out","and_all__U242.in0"],
          ["readyInvert.out","and_all__U242.in1"],
          ["inc_time_value.sel","and_all__U242.out"],
          ["cmp_time.out","and_all__U243.in0"],
          ["self.ready","and_all__U243.in1"],
          ["d_0_reg.en","and_all__U243.out"],
          ["d_1_reg.en","and_all__U243.out"],
          ["d_2_reg.en","and_all__U243.out"],
          ["self.valid","and_all__U243.out"],
          ["time_diff.out","cmp_time.in0"],
          ["inc_time.out","cycle_time.in"],
          ["inc_time.in0","cycle_time.out"],
          ["time_diff.in1","cycle_time.out"],
          ["true.out","d_0_am__U244.in0"],
          ["d_1_at_max.out","d_0_am__U244.in1"],
          ["d_0_am__U245.in0","d_0_am__U244.out"],
          ["d_2_at_max.out","d_0_am__U245.in1"],
          ["d_0_next_value.sel","d_0_am__U245.out"],
          ["d_0_reg.out","d_0_at_max.in0"],
          ["d_0_max.out","d_0_at_max.in1"],
          ["d_0_next_value_at_max.sel","d_0_at_max.out"],
          ["d_0_reg.out","d_0_inc.in0"],
          ["d_0_next_value_at_max.in0","d_0_inc.out"],
          ["d_0_next_value_at_max.in1","d_0_min.out"],
          ["d_0_reg.out","d_0_next_value.in0"],
          ["d_0_next_value_at_max.out","d_0_next_value.in1"],
          ["d_0_reg.in","d_0_next_value.out"],
          ["self.d.0","d_0_reg.out"],
          ["true.out","d_1_am__U246.in0"],
          ["d_2_at_max.out","d_1_am__U246.in1"],
          ["d_1_next_value.sel","d_1_am__U246.out"],
          ["d_1_reg.out","d_1_at_max.in0"],
          ["d_1_max.out","d_1_at_max.in1"],
          ["d_1_next_value_at_max.sel","d_1_at_max.out"],
          ["d_1_reg.out","d_1_inc.in0"],
          ["d_1_next_value_at_max.in0","d_1_inc.out"],
          ["d_1_next_value_at_max.in1","d_1_min.out"],
          ["d_1_reg.out","d_1_next_value.in0"],
          ["d_1_next_value_at_max.out","d_1_next_value.in1"],
          ["d_1_reg.in","d_1_next_value.out"],
          ["self.d.1","d_1_reg.out"],
          ["d_2_reg.out","d_2_at_max.in0"],
          ["d_2_max.out","d_2_at_max.in1"],
          ["d_2_next_value_at_max.sel","d_2_at_max.out"],
          ["d_2_reg.out","d_2_inc.in0"],
          ["d_2_next_value_at_max.in0","d_2_inc.out"],
          ["d_2_next_value_at_max.in1","d_2_min.out"],
          ["d_2_reg.out","d_2_next_value.in0"],
          ["d_2_next_value_at_max.out","d_2_next_value.in1"],
          ["d_2_reg.in","d_2_next_value.out"],
          ["true.out","d_2_next_value.sel"],
          ["self.d.2","d_2_reg.out"],
          ["inc_time_value.out","inc_time.in1"],
          ["self.ready","readyInvert.in"]
        ]
      },
      "affine_controller__U265":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid","Bit"],
          ["d",["Array",3,["Array",16,"Bit"]]],
          ["ready","BitIn"]
        ]],
        "instances":{
          "_U277":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "_U278":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "affine_func":{
            "modref":"global.aff__U266"
          },
          "and_all__U279":{
            "modref":"corebit.and"
          },
          "and_all__U280":{
            "modref":"corebit.and"
          },
          "cmp_time":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "cycle_time":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_0_am__U281":{
            "modref":"corebit.and"
          },
          "d_0_am__U282":{
            "modref":"corebit.and"
          },
          "d_0_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_0_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_0_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_1_am__U283":{
            "modref":"corebit.and"
          },
          "d_1_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_1_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_1_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h003f"]}
          },
          "d_1_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_1_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_1_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_1_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_2_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_2_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_2_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h003f"]}
          },
          "d_2_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_2_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_2_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_2_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "inc_time":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inc_time_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "readyInvert":{
            "modref":"corebit.not"
          },
          "time_diff":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",16]}
          },
          "true":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["d_0_inc.in1","_U277.out"],
          ["d_1_inc.in1","_U277.out"],
          ["d_2_inc.in1","_U277.out"],
          ["inc_time_value.in0","_U277.out"],
          ["cmp_time.in1","_U278.out"],
          ["inc_time_value.in1","_U278.out"],
          ["d_0_reg.out","affine_func.d.0"],
          ["d_1_reg.out","affine_func.d.1"],
          ["d_2_reg.out","affine_func.d.2"],
          ["time_diff.in0","affine_func.out"],
          ["cmp_time.out","and_all__U279.in0"],
          ["readyInvert.out","and_all__U279.in1"],
          ["inc_time_value.sel","and_all__U279.out"],
          ["cmp_time.out","and_all__U280.in0"],
          ["self.ready","and_all__U280.in1"],
          ["d_0_reg.en","and_all__U280.out"],
          ["d_1_reg.en","and_all__U280.out"],
          ["d_2_reg.en","and_all__U280.out"],
          ["self.valid","and_all__U280.out"],
          ["time_diff.out","cmp_time.in0"],
          ["inc_time.out","cycle_time.in"],
          ["inc_time.in0","cycle_time.out"],
          ["time_diff.in1","cycle_time.out"],
          ["true.out","d_0_am__U281.in0"],
          ["d_1_at_max.out","d_0_am__U281.in1"],
          ["d_0_am__U282.in0","d_0_am__U281.out"],
          ["d_2_at_max.out","d_0_am__U282.in1"],
          ["d_0_next_value.sel","d_0_am__U282.out"],
          ["d_0_reg.out","d_0_at_max.in0"],
          ["d_0_max.out","d_0_at_max.in1"],
          ["d_0_next_value_at_max.sel","d_0_at_max.out"],
          ["d_0_reg.out","d_0_inc.in0"],
          ["d_0_next_value_at_max.in0","d_0_inc.out"],
          ["d_0_next_value_at_max.in1","d_0_min.out"],
          ["d_0_reg.out","d_0_next_value.in0"],
          ["d_0_next_value_at_max.out","d_0_next_value.in1"],
          ["d_0_reg.in","d_0_next_value.out"],
          ["self.d.0","d_0_reg.out"],
          ["true.out","d_1_am__U283.in0"],
          ["d_2_at_max.out","d_1_am__U283.in1"],
          ["d_1_next_value.sel","d_1_am__U283.out"],
          ["d_1_reg.out","d_1_at_max.in0"],
          ["d_1_max.out","d_1_at_max.in1"],
          ["d_1_next_value_at_max.sel","d_1_at_max.out"],
          ["d_1_reg.out","d_1_inc.in0"],
          ["d_1_next_value_at_max.in0","d_1_inc.out"],
          ["d_1_next_value_at_max.in1","d_1_min.out"],
          ["d_1_reg.out","d_1_next_value.in0"],
          ["d_1_next_value_at_max.out","d_1_next_value.in1"],
          ["d_1_reg.in","d_1_next_value.out"],
          ["self.d.1","d_1_reg.out"],
          ["d_2_reg.out","d_2_at_max.in0"],
          ["d_2_max.out","d_2_at_max.in1"],
          ["d_2_next_value_at_max.sel","d_2_at_max.out"],
          ["d_2_reg.out","d_2_inc.in0"],
          ["d_2_next_value_at_max.in0","d_2_inc.out"],
          ["d_2_next_value_at_max.in1","d_2_min.out"],
          ["d_2_reg.out","d_2_next_value.in0"],
          ["d_2_next_value_at_max.out","d_2_next_value.in1"],
          ["d_2_reg.in","d_2_next_value.out"],
          ["true.out","d_2_next_value.sel"],
          ["self.d.2","d_2_reg.out"],
          ["inc_time_value.out","inc_time.in1"],
          ["self.ready","readyInvert.in"]
        ]
      },
      "affine_controller__U302":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid","Bit"],
          ["d",["Array",3,["Array",16,"Bit"]]],
          ["ready","BitIn"]
        ]],
        "instances":{
          "_U314":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "_U315":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "affine_func":{
            "modref":"global.aff__U303"
          },
          "and_all__U316":{
            "modref":"corebit.and"
          },
          "and_all__U317":{
            "modref":"corebit.and"
          },
          "cmp_time":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "cycle_time":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_0_am__U318":{
            "modref":"corebit.and"
          },
          "d_0_am__U319":{
            "modref":"corebit.and"
          },
          "d_0_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_0_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_0_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_1_am__U320":{
            "modref":"corebit.and"
          },
          "d_1_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_1_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_1_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h003f"]}
          },
          "d_1_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_1_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_1_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_1_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_2_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_2_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_2_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h003f"]}
          },
          "d_2_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_2_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_2_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_2_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "inc_time":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inc_time_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "readyInvert":{
            "modref":"corebit.not"
          },
          "time_diff":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",16]}
          },
          "true":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["d_0_inc.in1","_U314.out"],
          ["d_1_inc.in1","_U314.out"],
          ["d_2_inc.in1","_U314.out"],
          ["inc_time_value.in0","_U314.out"],
          ["cmp_time.in1","_U315.out"],
          ["inc_time_value.in1","_U315.out"],
          ["d_0_reg.out","affine_func.d.0"],
          ["d_1_reg.out","affine_func.d.1"],
          ["d_2_reg.out","affine_func.d.2"],
          ["time_diff.in0","affine_func.out"],
          ["cmp_time.out","and_all__U316.in0"],
          ["readyInvert.out","and_all__U316.in1"],
          ["inc_time_value.sel","and_all__U316.out"],
          ["cmp_time.out","and_all__U317.in0"],
          ["self.ready","and_all__U317.in1"],
          ["d_0_reg.en","and_all__U317.out"],
          ["d_1_reg.en","and_all__U317.out"],
          ["d_2_reg.en","and_all__U317.out"],
          ["self.valid","and_all__U317.out"],
          ["time_diff.out","cmp_time.in0"],
          ["inc_time.out","cycle_time.in"],
          ["inc_time.in0","cycle_time.out"],
          ["time_diff.in1","cycle_time.out"],
          ["true.out","d_0_am__U318.in0"],
          ["d_1_at_max.out","d_0_am__U318.in1"],
          ["d_0_am__U319.in0","d_0_am__U318.out"],
          ["d_2_at_max.out","d_0_am__U319.in1"],
          ["d_0_next_value.sel","d_0_am__U319.out"],
          ["d_0_reg.out","d_0_at_max.in0"],
          ["d_0_max.out","d_0_at_max.in1"],
          ["d_0_next_value_at_max.sel","d_0_at_max.out"],
          ["d_0_reg.out","d_0_inc.in0"],
          ["d_0_next_value_at_max.in0","d_0_inc.out"],
          ["d_0_next_value_at_max.in1","d_0_min.out"],
          ["d_0_reg.out","d_0_next_value.in0"],
          ["d_0_next_value_at_max.out","d_0_next_value.in1"],
          ["d_0_reg.in","d_0_next_value.out"],
          ["self.d.0","d_0_reg.out"],
          ["true.out","d_1_am__U320.in0"],
          ["d_2_at_max.out","d_1_am__U320.in1"],
          ["d_1_next_value.sel","d_1_am__U320.out"],
          ["d_1_reg.out","d_1_at_max.in0"],
          ["d_1_max.out","d_1_at_max.in1"],
          ["d_1_next_value_at_max.sel","d_1_at_max.out"],
          ["d_1_reg.out","d_1_inc.in0"],
          ["d_1_next_value_at_max.in0","d_1_inc.out"],
          ["d_1_next_value_at_max.in1","d_1_min.out"],
          ["d_1_reg.out","d_1_next_value.in0"],
          ["d_1_next_value_at_max.out","d_1_next_value.in1"],
          ["d_1_reg.in","d_1_next_value.out"],
          ["self.d.1","d_1_reg.out"],
          ["d_2_reg.out","d_2_at_max.in0"],
          ["d_2_max.out","d_2_at_max.in1"],
          ["d_2_next_value_at_max.sel","d_2_at_max.out"],
          ["d_2_reg.out","d_2_inc.in0"],
          ["d_2_next_value_at_max.in0","d_2_inc.out"],
          ["d_2_next_value_at_max.in1","d_2_min.out"],
          ["d_2_reg.out","d_2_next_value.in0"],
          ["d_2_next_value_at_max.out","d_2_next_value.in1"],
          ["d_2_reg.in","d_2_next_value.out"],
          ["true.out","d_2_next_value.sel"],
          ["self.d.2","d_2_reg.out"],
          ["inc_time_value.out","inc_time.in1"],
          ["self.ready","readyInvert.in"]
        ]
      },
      "affine_controller__U38":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid","Bit"],
          ["d",["Array",3,["Array",16,"Bit"]]],
          ["ready","BitIn"]
        ]],
        "instances":{
          "_U50":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "_U51":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "affine_func":{
            "modref":"global.aff__U39"
          },
          "and_all__U52":{
            "modref":"corebit.and"
          },
          "and_all__U53":{
            "modref":"corebit.and"
          },
          "cmp_time":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "cycle_time":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_0_am__U54":{
            "modref":"corebit.and"
          },
          "d_0_am__U55":{
            "modref":"corebit.and"
          },
          "d_0_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_0_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_0_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_1_am__U56":{
            "modref":"corebit.and"
          },
          "d_1_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_1_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_1_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h003d"]}
          },
          "d_1_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_1_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_1_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_1_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_2_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_2_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_2_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h003d"]}
          },
          "d_2_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_2_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_2_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_2_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "inc_time":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inc_time_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "readyInvert":{
            "modref":"corebit.not"
          },
          "time_diff":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",16]}
          },
          "true":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["d_0_inc.in1","_U50.out"],
          ["d_1_inc.in1","_U50.out"],
          ["d_2_inc.in1","_U50.out"],
          ["inc_time_value.in0","_U50.out"],
          ["cmp_time.in1","_U51.out"],
          ["inc_time_value.in1","_U51.out"],
          ["d_0_reg.out","affine_func.d.0"],
          ["d_1_reg.out","affine_func.d.1"],
          ["d_2_reg.out","affine_func.d.2"],
          ["time_diff.in0","affine_func.out"],
          ["cmp_time.out","and_all__U52.in0"],
          ["readyInvert.out","and_all__U52.in1"],
          ["inc_time_value.sel","and_all__U52.out"],
          ["cmp_time.out","and_all__U53.in0"],
          ["self.ready","and_all__U53.in1"],
          ["d_0_reg.en","and_all__U53.out"],
          ["d_1_reg.en","and_all__U53.out"],
          ["d_2_reg.en","and_all__U53.out"],
          ["self.valid","and_all__U53.out"],
          ["time_diff.out","cmp_time.in0"],
          ["inc_time.out","cycle_time.in"],
          ["inc_time.in0","cycle_time.out"],
          ["time_diff.in1","cycle_time.out"],
          ["true.out","d_0_am__U54.in0"],
          ["d_1_at_max.out","d_0_am__U54.in1"],
          ["d_0_am__U55.in0","d_0_am__U54.out"],
          ["d_2_at_max.out","d_0_am__U55.in1"],
          ["d_0_next_value.sel","d_0_am__U55.out"],
          ["d_0_reg.out","d_0_at_max.in0"],
          ["d_0_max.out","d_0_at_max.in1"],
          ["d_0_next_value_at_max.sel","d_0_at_max.out"],
          ["d_0_reg.out","d_0_inc.in0"],
          ["d_0_next_value_at_max.in0","d_0_inc.out"],
          ["d_0_next_value_at_max.in1","d_0_min.out"],
          ["d_0_reg.out","d_0_next_value.in0"],
          ["d_0_next_value_at_max.out","d_0_next_value.in1"],
          ["d_0_reg.in","d_0_next_value.out"],
          ["self.d.0","d_0_reg.out"],
          ["true.out","d_1_am__U56.in0"],
          ["d_2_at_max.out","d_1_am__U56.in1"],
          ["d_1_next_value.sel","d_1_am__U56.out"],
          ["d_1_reg.out","d_1_at_max.in0"],
          ["d_1_max.out","d_1_at_max.in1"],
          ["d_1_next_value_at_max.sel","d_1_at_max.out"],
          ["d_1_reg.out","d_1_inc.in0"],
          ["d_1_next_value_at_max.in0","d_1_inc.out"],
          ["d_1_next_value_at_max.in1","d_1_min.out"],
          ["d_1_reg.out","d_1_next_value.in0"],
          ["d_1_next_value_at_max.out","d_1_next_value.in1"],
          ["d_1_reg.in","d_1_next_value.out"],
          ["self.d.1","d_1_reg.out"],
          ["d_2_reg.out","d_2_at_max.in0"],
          ["d_2_max.out","d_2_at_max.in1"],
          ["d_2_next_value_at_max.sel","d_2_at_max.out"],
          ["d_2_reg.out","d_2_inc.in0"],
          ["d_2_next_value_at_max.in0","d_2_inc.out"],
          ["d_2_next_value_at_max.in1","d_2_min.out"],
          ["d_2_reg.out","d_2_next_value.in0"],
          ["d_2_next_value_at_max.out","d_2_next_value.in1"],
          ["d_2_reg.in","d_2_next_value.out"],
          ["true.out","d_2_next_value.sel"],
          ["self.d.2","d_2_reg.out"],
          ["inc_time_value.out","inc_time.in1"],
          ["self.ready","readyInvert.in"]
        ]
      },
      "affine_controller__U64":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid","Bit"],
          ["d",["Array",3,["Array",16,"Bit"]]],
          ["ready","BitIn"]
        ]],
        "instances":{
          "_U76":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "_U77":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "affine_func":{
            "modref":"global.aff__U65"
          },
          "and_all__U78":{
            "modref":"corebit.and"
          },
          "and_all__U79":{
            "modref":"corebit.and"
          },
          "cmp_time":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "cycle_time":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_0_am__U80":{
            "modref":"corebit.and"
          },
          "d_0_am__U81":{
            "modref":"corebit.and"
          },
          "d_0_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_0_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_0_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_1_am__U82":{
            "modref":"corebit.and"
          },
          "d_1_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_1_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_1_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h003d"]}
          },
          "d_1_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_1_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_1_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_1_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_2_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_2_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_2_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h003d"]}
          },
          "d_2_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_2_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_2_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_2_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "inc_time":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inc_time_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "readyInvert":{
            "modref":"corebit.not"
          },
          "time_diff":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",16]}
          },
          "true":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["d_0_inc.in1","_U76.out"],
          ["d_1_inc.in1","_U76.out"],
          ["d_2_inc.in1","_U76.out"],
          ["inc_time_value.in0","_U76.out"],
          ["cmp_time.in1","_U77.out"],
          ["inc_time_value.in1","_U77.out"],
          ["d_0_reg.out","affine_func.d.0"],
          ["d_1_reg.out","affine_func.d.1"],
          ["d_2_reg.out","affine_func.d.2"],
          ["time_diff.in0","affine_func.out"],
          ["cmp_time.out","and_all__U78.in0"],
          ["readyInvert.out","and_all__U78.in1"],
          ["inc_time_value.sel","and_all__U78.out"],
          ["cmp_time.out","and_all__U79.in0"],
          ["self.ready","and_all__U79.in1"],
          ["d_0_reg.en","and_all__U79.out"],
          ["d_1_reg.en","and_all__U79.out"],
          ["d_2_reg.en","and_all__U79.out"],
          ["self.valid","and_all__U79.out"],
          ["time_diff.out","cmp_time.in0"],
          ["inc_time.out","cycle_time.in"],
          ["inc_time.in0","cycle_time.out"],
          ["time_diff.in1","cycle_time.out"],
          ["true.out","d_0_am__U80.in0"],
          ["d_1_at_max.out","d_0_am__U80.in1"],
          ["d_0_am__U81.in0","d_0_am__U80.out"],
          ["d_2_at_max.out","d_0_am__U81.in1"],
          ["d_0_next_value.sel","d_0_am__U81.out"],
          ["d_0_reg.out","d_0_at_max.in0"],
          ["d_0_max.out","d_0_at_max.in1"],
          ["d_0_next_value_at_max.sel","d_0_at_max.out"],
          ["d_0_reg.out","d_0_inc.in0"],
          ["d_0_next_value_at_max.in0","d_0_inc.out"],
          ["d_0_next_value_at_max.in1","d_0_min.out"],
          ["d_0_reg.out","d_0_next_value.in0"],
          ["d_0_next_value_at_max.out","d_0_next_value.in1"],
          ["d_0_reg.in","d_0_next_value.out"],
          ["self.d.0","d_0_reg.out"],
          ["true.out","d_1_am__U82.in0"],
          ["d_2_at_max.out","d_1_am__U82.in1"],
          ["d_1_next_value.sel","d_1_am__U82.out"],
          ["d_1_reg.out","d_1_at_max.in0"],
          ["d_1_max.out","d_1_at_max.in1"],
          ["d_1_next_value_at_max.sel","d_1_at_max.out"],
          ["d_1_reg.out","d_1_inc.in0"],
          ["d_1_next_value_at_max.in0","d_1_inc.out"],
          ["d_1_next_value_at_max.in1","d_1_min.out"],
          ["d_1_reg.out","d_1_next_value.in0"],
          ["d_1_next_value_at_max.out","d_1_next_value.in1"],
          ["d_1_reg.in","d_1_next_value.out"],
          ["self.d.1","d_1_reg.out"],
          ["d_2_reg.out","d_2_at_max.in0"],
          ["d_2_max.out","d_2_at_max.in1"],
          ["d_2_next_value_at_max.sel","d_2_at_max.out"],
          ["d_2_reg.out","d_2_inc.in0"],
          ["d_2_next_value_at_max.in0","d_2_inc.out"],
          ["d_2_next_value_at_max.in1","d_2_min.out"],
          ["d_2_reg.out","d_2_next_value.in0"],
          ["d_2_next_value_at_max.out","d_2_next_value.in1"],
          ["d_2_reg.in","d_2_next_value.out"],
          ["true.out","d_2_next_value.sel"],
          ["self.d.2","d_2_reg.out"],
          ["inc_time_value.out","inc_time.in1"],
          ["self.ready","readyInvert.in"]
        ]
      },
      "affine_controller__U90":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid","Bit"],
          ["d",["Array",3,["Array",16,"Bit"]]],
          ["ready","BitIn"]
        ]],
        "instances":{
          "_U102":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "_U103":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "affine_func":{
            "modref":"global.aff__U91"
          },
          "and_all__U104":{
            "modref":"corebit.and"
          },
          "and_all__U105":{
            "modref":"corebit.and"
          },
          "cmp_time":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "cycle_time":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_0_am__U106":{
            "modref":"corebit.and"
          },
          "d_0_am__U107":{
            "modref":"corebit.and"
          },
          "d_0_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_0_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_0_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_1_am__U108":{
            "modref":"corebit.and"
          },
          "d_1_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_1_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_1_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h003d"]}
          },
          "d_1_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_1_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_1_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_1_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_2_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_2_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_2_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h003d"]}
          },
          "d_2_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_2_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_2_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_2_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "inc_time":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inc_time_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "readyInvert":{
            "modref":"corebit.not"
          },
          "time_diff":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",16]}
          },
          "true":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["d_0_inc.in1","_U102.out"],
          ["d_1_inc.in1","_U102.out"],
          ["d_2_inc.in1","_U102.out"],
          ["inc_time_value.in0","_U102.out"],
          ["cmp_time.in1","_U103.out"],
          ["inc_time_value.in1","_U103.out"],
          ["d_0_reg.out","affine_func.d.0"],
          ["d_1_reg.out","affine_func.d.1"],
          ["d_2_reg.out","affine_func.d.2"],
          ["time_diff.in0","affine_func.out"],
          ["cmp_time.out","and_all__U104.in0"],
          ["readyInvert.out","and_all__U104.in1"],
          ["inc_time_value.sel","and_all__U104.out"],
          ["cmp_time.out","and_all__U105.in0"],
          ["self.ready","and_all__U105.in1"],
          ["d_0_reg.en","and_all__U105.out"],
          ["d_1_reg.en","and_all__U105.out"],
          ["d_2_reg.en","and_all__U105.out"],
          ["self.valid","and_all__U105.out"],
          ["time_diff.out","cmp_time.in0"],
          ["inc_time.out","cycle_time.in"],
          ["inc_time.in0","cycle_time.out"],
          ["time_diff.in1","cycle_time.out"],
          ["true.out","d_0_am__U106.in0"],
          ["d_1_at_max.out","d_0_am__U106.in1"],
          ["d_0_am__U107.in0","d_0_am__U106.out"],
          ["d_2_at_max.out","d_0_am__U107.in1"],
          ["d_0_next_value.sel","d_0_am__U107.out"],
          ["d_0_reg.out","d_0_at_max.in0"],
          ["d_0_max.out","d_0_at_max.in1"],
          ["d_0_next_value_at_max.sel","d_0_at_max.out"],
          ["d_0_reg.out","d_0_inc.in0"],
          ["d_0_next_value_at_max.in0","d_0_inc.out"],
          ["d_0_next_value_at_max.in1","d_0_min.out"],
          ["d_0_reg.out","d_0_next_value.in0"],
          ["d_0_next_value_at_max.out","d_0_next_value.in1"],
          ["d_0_reg.in","d_0_next_value.out"],
          ["self.d.0","d_0_reg.out"],
          ["true.out","d_1_am__U108.in0"],
          ["d_2_at_max.out","d_1_am__U108.in1"],
          ["d_1_next_value.sel","d_1_am__U108.out"],
          ["d_1_reg.out","d_1_at_max.in0"],
          ["d_1_max.out","d_1_at_max.in1"],
          ["d_1_next_value_at_max.sel","d_1_at_max.out"],
          ["d_1_reg.out","d_1_inc.in0"],
          ["d_1_next_value_at_max.in0","d_1_inc.out"],
          ["d_1_next_value_at_max.in1","d_1_min.out"],
          ["d_1_reg.out","d_1_next_value.in0"],
          ["d_1_next_value_at_max.out","d_1_next_value.in1"],
          ["d_1_reg.in","d_1_next_value.out"],
          ["self.d.1","d_1_reg.out"],
          ["d_2_reg.out","d_2_at_max.in0"],
          ["d_2_max.out","d_2_at_max.in1"],
          ["d_2_next_value_at_max.sel","d_2_at_max.out"],
          ["d_2_reg.out","d_2_inc.in0"],
          ["d_2_next_value_at_max.in0","d_2_inc.out"],
          ["d_2_next_value_at_max.in1","d_2_min.out"],
          ["d_2_reg.out","d_2_next_value.in0"],
          ["d_2_next_value_at_max.out","d_2_next_value.in1"],
          ["d_2_reg.in","d_2_next_value.out"],
          ["true.out","d_2_next_value.sel"],
          ["self.d.2","d_2_reg.out"],
          ["inc_time_value.out","inc_time.in1"],
          ["self.ready","readyInvert.in"]
        ]
      },
      "conv_3_3_buffet":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["rst_n","BitIn"],
          ["flush","BitIn"],
          ["hw_input_stencil_op_hcompute_hw_input_global_wrapper_stencil_read_en","Bit"],
          ["hw_input_stencil_op_hcompute_hw_input_global_wrapper_stencil_read",["Array",1,["Array",16,"BitIn"]]],
          ["hw_input_stencil_op_hcompute_hw_input_global_wrapper_stencil_read_valid","BitIn"],
          ["hw_input_stencil_op_hcompute_hw_input_global_wrapper_stencil_read_ready","Bit"],
          ["hw_input_stencil_op_hcompute_hw_input_global_wrapper_stencil_read_en_ready","BitIn"],
          ["hw_output_stencil_op_hcompute_hw_output_stencil_write_valid","Bit"],
          ["hw_output_stencil_op_hcompute_hw_output_stencil_write",["Array",1,["Array",16,"Bit"]]],
          ["hw_output_stencil_op_hcompute_hw_output_stencil_write_ready","BitIn"]
        ]],
        "instances":{
          "conv_stencil":{
            "modref":"global.conv_stencil_ub"
          },
          "conv_stencil_clkwrk_dsa0":{
            "modref":"global.conv_stencil_clkwrk_dsa0_ub"
          },
          "hw_input_global_wrapper_stencil":{
            "modref":"global.hw_input_global_wrapper_stencil_ub"
          },
          "op_hcompute_conv_stencil":{
            "modref":"global.cu_op_hcompute_conv_stencil"
          },
          "op_hcompute_conv_stencil_1":{
            "modref":"global.cu_op_hcompute_conv_stencil_1"
          },
          "op_hcompute_conv_stencil_1_exe_start":{
            "modref":"global.op_hcompute_conv_stencil_1_exe_start_pt__U86"
          },
          "op_hcompute_conv_stencil_1_exe_start_control_vars":{
            "modref":"global.op_hcompute_conv_stencil_1_exe_start_control_vars_pt__U87"
          },
          "op_hcompute_conv_stencil_1_port_controller":{
            "modref":"global.affine_controller__U64"
          },
          "op_hcompute_conv_stencil_1_read_ready":{
            "modref":"global.op_hcompute_conv_stencil_1_read_ready_pt__U83"
          },
          "op_hcompute_conv_stencil_1_read_start":{
            "modref":"global.op_hcompute_conv_stencil_1_read_start_pt__U84"
          },
          "op_hcompute_conv_stencil_1_read_start_control_vars":{
            "modref":"global.op_hcompute_conv_stencil_1_read_start_control_vars_pt__U85"
          },
          "op_hcompute_conv_stencil_1_ready_join":{
            "modref":"global.ready_and_mod_op_hcompute_conv_stencil_1"
          },
          "op_hcompute_conv_stencil_1_write_start":{
            "modref":"global.op_hcompute_conv_stencil_1_write_start_pt__U88"
          },
          "op_hcompute_conv_stencil_1_write_start_control_vars":{
            "modref":"global.op_hcompute_conv_stencil_1_write_start_control_vars_pt__U89"
          },
          "op_hcompute_conv_stencil_exe_start":{
            "modref":"global.op_hcompute_conv_stencil_exe_start_pt__U60"
          },
          "op_hcompute_conv_stencil_exe_start_control_vars":{
            "modref":"global.op_hcompute_conv_stencil_exe_start_control_vars_pt__U61"
          },
          "op_hcompute_conv_stencil_port_controller":{
            "modref":"global.affine_controller__U38"
          },
          "op_hcompute_conv_stencil_read_ready":{
            "modref":"global.op_hcompute_conv_stencil_read_ready_pt__U57"
          },
          "op_hcompute_conv_stencil_read_start":{
            "modref":"global.op_hcompute_conv_stencil_read_start_pt__U58"
          },
          "op_hcompute_conv_stencil_read_start_control_vars":{
            "modref":"global.op_hcompute_conv_stencil_read_start_control_vars_pt__U59"
          },
          "op_hcompute_conv_stencil_ready_join":{
            "modref":"global.ready_and_mod_op_hcompute_conv_stencil"
          },
          "op_hcompute_conv_stencil_write_start":{
            "modref":"global.op_hcompute_conv_stencil_write_start_pt__U62"
          },
          "op_hcompute_conv_stencil_write_start_control_vars":{
            "modref":"global.op_hcompute_conv_stencil_write_start_control_vars_pt__U63"
          },
          "op_hcompute_hw_input_global_wrapper_stencil":{
            "modref":"global.cu_op_hcompute_hw_input_global_wrapper_stencil"
          },
          "op_hcompute_hw_input_global_wrapper_stencil_exe_start":{
            "modref":"global.op_hcompute_hw_input_global_wrapper_stencil_exe_start_pt__U34"
          },
          "op_hcompute_hw_input_global_wrapper_stencil_exe_start_control_vars":{
            "modref":"global.op_hcompute_hw_input_global_wrapper_stencil_exe_start_control_vars_pt__U35"
          },
          "op_hcompute_hw_input_global_wrapper_stencil_port_controller":{
            "modref":"global.affine_controller__U12"
          },
          "op_hcompute_hw_input_global_wrapper_stencil_read_ready":{
            "modref":"global.op_hcompute_hw_input_global_wrapper_stencil_read_ready_pt__U31"
          },
          "op_hcompute_hw_input_global_wrapper_stencil_read_start":{
            "modref":"global.op_hcompute_hw_input_global_wrapper_stencil_read_start_pt__U32"
          },
          "op_hcompute_hw_input_global_wrapper_stencil_read_start_control_vars":{
            "modref":"global.op_hcompute_hw_input_global_wrapper_stencil_read_start_control_vars_pt__U33"
          },
          "op_hcompute_hw_input_global_wrapper_stencil_ready_join":{
            "modref":"global.ready_and_mod_op_hcompute_hw_input_global_wrapper_stencil"
          },
          "op_hcompute_hw_input_global_wrapper_stencil_write_start":{
            "modref":"global.op_hcompute_hw_input_global_wrapper_stencil_write_start_pt__U36"
          },
          "op_hcompute_hw_input_global_wrapper_stencil_write_start_control_vars":{
            "modref":"global.op_hcompute_hw_input_global_wrapper_stencil_write_start_control_vars_pt__U37"
          },
          "op_hcompute_hw_output_stencil":{
            "modref":"global.cu_op_hcompute_hw_output_stencil"
          },
          "op_hcompute_hw_output_stencil_exe_start":{
            "modref":"global.op_hcompute_hw_output_stencil_exe_start_pt__U112"
          },
          "op_hcompute_hw_output_stencil_exe_start_control_vars":{
            "modref":"global.op_hcompute_hw_output_stencil_exe_start_control_vars_pt__U113"
          },
          "op_hcompute_hw_output_stencil_port_controller":{
            "modref":"global.affine_controller__U90"
          },
          "op_hcompute_hw_output_stencil_read_ready":{
            "modref":"global.op_hcompute_hw_output_stencil_read_ready_pt__U109"
          },
          "op_hcompute_hw_output_stencil_read_start":{
            "modref":"global.op_hcompute_hw_output_stencil_read_start_pt__U110"
          },
          "op_hcompute_hw_output_stencil_read_start_control_vars":{
            "modref":"global.op_hcompute_hw_output_stencil_read_start_control_vars_pt__U111"
          },
          "op_hcompute_hw_output_stencil_ready_join":{
            "modref":"global.ready_and_mod_op_hcompute_hw_output_stencil"
          },
          "op_hcompute_hw_output_stencil_write_start":{
            "modref":"global.op_hcompute_hw_output_stencil_write_start_pt__U114"
          },
          "op_hcompute_hw_output_stencil_write_start_control_vars":{
            "modref":"global.op_hcompute_hw_output_stencil_write_start_control_vars_pt__U115"
          }
        },
        "connections":[
          ["self.flush","conv_stencil.flush"],
          ["op_hcompute_conv_stencil_1.conv_stencil_op_hcompute_conv_stencil_1_write","conv_stencil.op_hcompute_conv_stencil_1_write"],
          ["op_hcompute_conv_stencil_1_write_start_control_vars.out","conv_stencil.op_hcompute_conv_stencil_1_write_ctrl_vars"],
          ["op_hcompute_conv_stencil_1.conv_stencil_op_hcompute_conv_stencil_1_write_ready","conv_stencil.op_hcompute_conv_stencil_1_write_data_ready"],
          ["op_hcompute_conv_stencil_1.conv_stencil_op_hcompute_conv_stencil_1_write_valid","conv_stencil.op_hcompute_conv_stencil_1_write_data_valid"],
          ["op_hcompute_conv_stencil_1_write_start.out","conv_stencil.op_hcompute_conv_stencil_1_write_wen"],
          ["op_hcompute_hw_output_stencil.conv_stencil_op_hcompute_hw_output_stencil_read","conv_stencil.op_hcompute_hw_output_stencil_read"],
          ["op_hcompute_hw_output_stencil_port_controller.d","conv_stencil.op_hcompute_hw_output_stencil_read_ctrl_vars"],
          ["op_hcompute_hw_output_stencil.conv_stencil_op_hcompute_hw_output_stencil_read_ready","conv_stencil.op_hcompute_hw_output_stencil_read_data_ready"],
          ["op_hcompute_hw_output_stencil.conv_stencil_op_hcompute_hw_output_stencil_read_valid","conv_stencil.op_hcompute_hw_output_stencil_read_data_valid"],
          ["op_hcompute_hw_output_stencil_read_start.out","conv_stencil.op_hcompute_hw_output_stencil_read_ren"],
          ["op_hcompute_hw_output_stencil_ready_join.ready_in_conv_stencil","conv_stencil.op_hcompute_hw_output_stencil_read_rready"],
          ["self.rst_n","conv_stencil.rst_n"],
          ["self.flush","conv_stencil_clkwrk_dsa0.flush"],
          ["op_hcompute_conv_stencil_1.conv_stencil_clkwrk_dsa0_op_hcompute_conv_stencil_1_read","conv_stencil_clkwrk_dsa0.op_hcompute_conv_stencil_1_read"],
          ["op_hcompute_conv_stencil_1_port_controller.d","conv_stencil_clkwrk_dsa0.op_hcompute_conv_stencil_1_read_ctrl_vars"],
          ["op_hcompute_conv_stencil_1.conv_stencil_clkwrk_dsa0_op_hcompute_conv_stencil_1_read_ready","conv_stencil_clkwrk_dsa0.op_hcompute_conv_stencil_1_read_data_ready"],
          ["op_hcompute_conv_stencil_1.conv_stencil_clkwrk_dsa0_op_hcompute_conv_stencil_1_read_valid","conv_stencil_clkwrk_dsa0.op_hcompute_conv_stencil_1_read_data_valid"],
          ["op_hcompute_conv_stencil_1_read_start.out","conv_stencil_clkwrk_dsa0.op_hcompute_conv_stencil_1_read_ren"],
          ["op_hcompute_conv_stencil_1_ready_join.ready_in_conv_stencil_clkwrk_dsa0","conv_stencil_clkwrk_dsa0.op_hcompute_conv_stencil_1_read_rready"],
          ["op_hcompute_conv_stencil.conv_stencil_clkwrk_dsa0_op_hcompute_conv_stencil_write","conv_stencil_clkwrk_dsa0.op_hcompute_conv_stencil_write"],
          ["op_hcompute_conv_stencil_write_start_control_vars.out","conv_stencil_clkwrk_dsa0.op_hcompute_conv_stencil_write_ctrl_vars"],
          ["op_hcompute_conv_stencil.conv_stencil_clkwrk_dsa0_op_hcompute_conv_stencil_write_ready","conv_stencil_clkwrk_dsa0.op_hcompute_conv_stencil_write_data_ready"],
          ["op_hcompute_conv_stencil.conv_stencil_clkwrk_dsa0_op_hcompute_conv_stencil_write_valid","conv_stencil_clkwrk_dsa0.op_hcompute_conv_stencil_write_data_valid"],
          ["op_hcompute_conv_stencil_write_start.out","conv_stencil_clkwrk_dsa0.op_hcompute_conv_stencil_write_wen"],
          ["self.rst_n","conv_stencil_clkwrk_dsa0.rst_n"],
          ["self.flush","hw_input_global_wrapper_stencil.flush"],
          ["op_hcompute_conv_stencil_1.hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_read","hw_input_global_wrapper_stencil.op_hcompute_conv_stencil_1_read"],
          ["op_hcompute_conv_stencil_1_port_controller.d","hw_input_global_wrapper_stencil.op_hcompute_conv_stencil_1_read_ctrl_vars"],
          ["op_hcompute_conv_stencil_1.hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_read_ready","hw_input_global_wrapper_stencil.op_hcompute_conv_stencil_1_read_data_ready"],
          ["op_hcompute_conv_stencil_1.hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_read_valid","hw_input_global_wrapper_stencil.op_hcompute_conv_stencil_1_read_data_valid"],
          ["op_hcompute_conv_stencil_1_read_start.out","hw_input_global_wrapper_stencil.op_hcompute_conv_stencil_1_read_ren"],
          ["op_hcompute_conv_stencil_1_ready_join.ready_in_hw_input_global_wrapper_stencil","hw_input_global_wrapper_stencil.op_hcompute_conv_stencil_1_read_rready"],
          ["op_hcompute_hw_input_global_wrapper_stencil.hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_write","hw_input_global_wrapper_stencil.op_hcompute_hw_input_global_wrapper_stencil_write"],
          ["op_hcompute_hw_input_global_wrapper_stencil_write_start_control_vars.out","hw_input_global_wrapper_stencil.op_hcompute_hw_input_global_wrapper_stencil_write_ctrl_vars"],
          ["op_hcompute_hw_input_global_wrapper_stencil.hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_write_ready","hw_input_global_wrapper_stencil.op_hcompute_hw_input_global_wrapper_stencil_write_data_ready"],
          ["op_hcompute_hw_input_global_wrapper_stencil.hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_write_valid","hw_input_global_wrapper_stencil.op_hcompute_hw_input_global_wrapper_stencil_write_data_valid"],
          ["op_hcompute_hw_input_global_wrapper_stencil_write_start.out","hw_input_global_wrapper_stencil.op_hcompute_hw_input_global_wrapper_stencil_write_wen"],
          ["self.rst_n","hw_input_global_wrapper_stencil.rst_n"],
          ["op_hcompute_conv_stencil_1_port_controller.valid","op_hcompute_conv_stencil_1_exe_start.in"],
          ["op_hcompute_conv_stencil_1_port_controller.d","op_hcompute_conv_stencil_1_exe_start_control_vars.in"],
          ["op_hcompute_conv_stencil_1_read_start_control_vars.in","op_hcompute_conv_stencil_1_port_controller.d"],
          ["op_hcompute_conv_stencil_1_write_start_control_vars.in","op_hcompute_conv_stencil_1_port_controller.d"],
          ["op_hcompute_conv_stencil_1_read_ready.in","op_hcompute_conv_stencil_1_port_controller.ready"],
          ["op_hcompute_conv_stencil_1_read_start.in","op_hcompute_conv_stencil_1_port_controller.valid"],
          ["op_hcompute_conv_stencil_1_write_start.in","op_hcompute_conv_stencil_1_port_controller.valid"],
          ["op_hcompute_conv_stencil_1_ready_join.ready_out","op_hcompute_conv_stencil_1_read_ready.out"],
          ["op_hcompute_conv_stencil_port_controller.valid","op_hcompute_conv_stencil_exe_start.in"],
          ["op_hcompute_conv_stencil_port_controller.d","op_hcompute_conv_stencil_exe_start_control_vars.in"],
          ["op_hcompute_conv_stencil_read_start_control_vars.in","op_hcompute_conv_stencil_port_controller.d"],
          ["op_hcompute_conv_stencil_write_start_control_vars.in","op_hcompute_conv_stencil_port_controller.d"],
          ["op_hcompute_conv_stencil_read_ready.in","op_hcompute_conv_stencil_port_controller.ready"],
          ["op_hcompute_conv_stencil_read_start.in","op_hcompute_conv_stencil_port_controller.valid"],
          ["op_hcompute_conv_stencil_write_start.in","op_hcompute_conv_stencil_port_controller.valid"],
          ["op_hcompute_conv_stencil_ready_join.ready_out","op_hcompute_conv_stencil_read_ready.out"],
          ["self.hw_input_stencil_op_hcompute_hw_input_global_wrapper_stencil_read","op_hcompute_hw_input_global_wrapper_stencil.hw_input_stencil_op_hcompute_hw_input_global_wrapper_stencil_read"],
          ["self.hw_input_stencil_op_hcompute_hw_input_global_wrapper_stencil_read_ready","op_hcompute_hw_input_global_wrapper_stencil.hw_input_stencil_op_hcompute_hw_input_global_wrapper_stencil_read_ready"],
          ["self.hw_input_stencil_op_hcompute_hw_input_global_wrapper_stencil_read_valid","op_hcompute_hw_input_global_wrapper_stencil.hw_input_stencil_op_hcompute_hw_input_global_wrapper_stencil_read_valid"],
          ["op_hcompute_hw_input_global_wrapper_stencil_port_controller.valid","op_hcompute_hw_input_global_wrapper_stencil_exe_start.in"],
          ["op_hcompute_hw_input_global_wrapper_stencil_port_controller.d","op_hcompute_hw_input_global_wrapper_stencil_exe_start_control_vars.in"],
          ["op_hcompute_hw_input_global_wrapper_stencil_read_start_control_vars.in","op_hcompute_hw_input_global_wrapper_stencil_port_controller.d"],
          ["op_hcompute_hw_input_global_wrapper_stencil_write_start_control_vars.in","op_hcompute_hw_input_global_wrapper_stencil_port_controller.d"],
          ["op_hcompute_hw_input_global_wrapper_stencil_read_ready.in","op_hcompute_hw_input_global_wrapper_stencil_port_controller.ready"],
          ["op_hcompute_hw_input_global_wrapper_stencil_read_start.in","op_hcompute_hw_input_global_wrapper_stencil_port_controller.valid"],
          ["op_hcompute_hw_input_global_wrapper_stencil_write_start.in","op_hcompute_hw_input_global_wrapper_stencil_port_controller.valid"],
          ["op_hcompute_hw_input_global_wrapper_stencil_ready_join.ready_out","op_hcompute_hw_input_global_wrapper_stencil_read_ready.out"],
          ["self.hw_input_stencil_op_hcompute_hw_input_global_wrapper_stencil_read_en","op_hcompute_hw_input_global_wrapper_stencil_read_start.out"],
          ["self.hw_input_stencil_op_hcompute_hw_input_global_wrapper_stencil_read_en_ready","op_hcompute_hw_input_global_wrapper_stencil_ready_join.ready_in_hw_input_stencil"],
          ["self.hw_output_stencil_op_hcompute_hw_output_stencil_write","op_hcompute_hw_output_stencil.hw_output_stencil_op_hcompute_hw_output_stencil_write"],
          ["self.hw_output_stencil_op_hcompute_hw_output_stencil_write_ready","op_hcompute_hw_output_stencil.hw_output_stencil_op_hcompute_hw_output_stencil_write_ready"],
          ["self.hw_output_stencil_op_hcompute_hw_output_stencil_write_valid","op_hcompute_hw_output_stencil.hw_output_stencil_op_hcompute_hw_output_stencil_write_valid"],
          ["op_hcompute_hw_output_stencil_port_controller.valid","op_hcompute_hw_output_stencil_exe_start.in"],
          ["op_hcompute_hw_output_stencil_port_controller.d","op_hcompute_hw_output_stencil_exe_start_control_vars.in"],
          ["op_hcompute_hw_output_stencil_read_start_control_vars.in","op_hcompute_hw_output_stencil_port_controller.d"],
          ["op_hcompute_hw_output_stencil_write_start_control_vars.in","op_hcompute_hw_output_stencil_port_controller.d"],
          ["op_hcompute_hw_output_stencil_read_ready.in","op_hcompute_hw_output_stencil_port_controller.ready"],
          ["op_hcompute_hw_output_stencil_read_start.in","op_hcompute_hw_output_stencil_port_controller.valid"],
          ["op_hcompute_hw_output_stencil_write_start.in","op_hcompute_hw_output_stencil_port_controller.valid"],
          ["op_hcompute_hw_output_stencil_ready_join.ready_out","op_hcompute_hw_output_stencil_read_ready.out"]
        ]
      },
      "conv_stencil_clkwrk_dsa0_ub":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["flush","BitIn"],
          ["rst_n","BitIn"],
          ["op_hcompute_conv_stencil_1_read_ren","BitIn"],
          ["op_hcompute_conv_stencil_1_read_ctrl_vars",["Array",3,["Array",16,"BitIn"]]],
          ["op_hcompute_conv_stencil_1_read_rready","Bit"],
          ["op_hcompute_conv_stencil_1_read_data_ready","BitIn"],
          ["op_hcompute_conv_stencil_1_read_data_valid","Bit"],
          ["op_hcompute_conv_stencil_1_read",["Array",1,["Array",16,"Bit"]]],
          ["op_hcompute_conv_stencil_write_wen","BitIn"],
          ["op_hcompute_conv_stencil_write_ctrl_vars",["Array",3,["Array",16,"BitIn"]]],
          ["op_hcompute_conv_stencil_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_conv_stencil_write_data_ready","Bit"],
          ["op_hcompute_conv_stencil_write_data_valid","BitIn"]
        ]],
        "instances":{
          "bank_0":{
            "genref":"cgralib.Buffet",
            "genargs":{"ID":["String","conv_stencil_clkwrk_dsa0_0"], "data_width":["Int",16], "idx_width":["Int",16]}
          },
          "conv_stencil_clkwrk_dsa0_Bank0_read_ctrl_fork":{
            "modref":"global.update_drain_fork_mod_conv_stencil_clkwrk_dsa0_BANK_0"
          },
          "conv_stencil_clkwrk_dsa0_op_hcompute_conv_stencil_1_5_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "conv_stencil_clkwrk_dsa0_op_hcompute_conv_stencil_1_5_ready_net":{
            "modref":"corebit.wire"
          },
          "conv_stencil_clkwrk_dsa0_op_hcompute_conv_stencil_1_5_valid_net":{
            "modref":"corebit.wire"
          },
          "inner_bank_offsetconv_stencil_clkwrk_dsa0_op_hcompute_conv_stencil_1_5_U145":{
            "modref":"global.aff__U134"
          },
          "one_cst":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "op_hcompute_conv_stencil_1_read_flow_ctrl":{
            "modref":"global.flow_ctrl__U131"
          },
          "zero_cst":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          }
        },
        "connections":[
          ["self.rst_n","bank_0.nreset_i"],
          ["self.op_hcompute_conv_stencil_write.0","bank_0.push_data"],
          ["self.op_hcompute_conv_stencil_write_data_ready","bank_0.push_data_ready"],
          ["self.op_hcompute_conv_stencil_write_wen","bank_0.push_data_valid"],
          ["conv_stencil_clkwrk_dsa0_op_hcompute_conv_stencil_1_5_net.in","bank_0.read_data"],
          ["conv_stencil_clkwrk_dsa0_Bank0_read_ctrl_fork.ready_out","bank_0.read_data_ready"],
          ["conv_stencil_clkwrk_dsa0_Bank0_read_ctrl_fork.valid_in","bank_0.read_data_valid"],
          ["inner_bank_offsetconv_stencil_clkwrk_dsa0_op_hcompute_conv_stencil_1_5_U145.out","bank_0.read_idx"],
          ["self.op_hcompute_conv_stencil_1_read_rready","bank_0.read_idx_ready"],
          ["self.op_hcompute_conv_stencil_1_read_ren","bank_0.read_idx_valid"],
          ["zero_cst.out","bank_0.read_will_update"],
          ["self.op_hcompute_conv_stencil_write.0","bank_0.update_data"],
          ["zero_cst.out","bank_0.update_data_valid"],
          ["inner_bank_offsetconv_stencil_clkwrk_dsa0_op_hcompute_conv_stencil_1_5_U145.out","bank_0.update_idx"],
          ["self.op_hcompute_conv_stencil_1_read_ren","bank_0.update_idx_valid"],
          ["conv_stencil_clkwrk_dsa0_op_hcompute_conv_stencil_1_5_ready_net.out","conv_stencil_clkwrk_dsa0_Bank0_read_ctrl_fork.ready_in_conv_stencil_clkwrk_dsa0_op_hcompute_conv_stencil_1_5"],
          ["self.rst_n","conv_stencil_clkwrk_dsa0_Bank0_read_ctrl_fork.rst_n"],
          ["conv_stencil_clkwrk_dsa0_op_hcompute_conv_stencil_1_5_valid_net.in","conv_stencil_clkwrk_dsa0_Bank0_read_ctrl_fork.valid_out_conv_stencil_clkwrk_dsa0_op_hcompute_conv_stencil_1_5"],
          ["self.op_hcompute_conv_stencil_1_read.0","conv_stencil_clkwrk_dsa0_op_hcompute_conv_stencil_1_5_net.out"],
          ["op_hcompute_conv_stencil_1_read_flow_ctrl.ready_in_0","conv_stencil_clkwrk_dsa0_op_hcompute_conv_stencil_1_5_ready_net.in"],
          ["op_hcompute_conv_stencil_1_read_flow_ctrl.valid_in_0","conv_stencil_clkwrk_dsa0_op_hcompute_conv_stencil_1_5_valid_net.out"],
          ["self.op_hcompute_conv_stencil_1_read_ctrl_vars","inner_bank_offsetconv_stencil_clkwrk_dsa0_op_hcompute_conv_stencil_1_5_U145.d"],
          ["self.op_hcompute_conv_stencil_1_read_data_ready","op_hcompute_conv_stencil_1_read_flow_ctrl.ready_out_0"],
          ["self.op_hcompute_conv_stencil_1_read_data_valid","op_hcompute_conv_stencil_1_read_flow_ctrl.valid_out_0"]
        ]
      },
      "conv_stencil_ub":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["flush","BitIn"],
          ["rst_n","BitIn"],
          ["op_hcompute_conv_stencil_1_write_wen","BitIn"],
          ["op_hcompute_conv_stencil_1_write_ctrl_vars",["Array",3,["Array",16,"BitIn"]]],
          ["op_hcompute_conv_stencil_1_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_conv_stencil_1_write_data_ready","Bit"],
          ["op_hcompute_conv_stencil_1_write_data_valid","BitIn"],
          ["op_hcompute_hw_output_stencil_read_ren","BitIn"],
          ["op_hcompute_hw_output_stencil_read_ctrl_vars",["Array",3,["Array",16,"BitIn"]]],
          ["op_hcompute_hw_output_stencil_read_rready","Bit"],
          ["op_hcompute_hw_output_stencil_read_data_ready","BitIn"],
          ["op_hcompute_hw_output_stencil_read_data_valid","Bit"],
          ["op_hcompute_hw_output_stencil_read",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "bank_0":{
            "genref":"cgralib.Buffet",
            "genargs":{"ID":["String","conv_stencil_0"], "data_width":["Int",16], "idx_width":["Int",16]}
          },
          "conv_stencil_Bank0_read_ctrl_fork":{
            "modref":"global.update_drain_fork_mod_conv_stencil_BANK_0"
          },
          "conv_stencil_op_hcompute_hw_output_stencil_1_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "conv_stencil_op_hcompute_hw_output_stencil_1_ready_net":{
            "modref":"corebit.wire"
          },
          "conv_stencil_op_hcompute_hw_output_stencil_1_valid_net":{
            "modref":"corebit.wire"
          },
          "inner_bank_offsetconv_stencil_op_hcompute_hw_output_stencil_1_U130":{
            "modref":"global.aff__U119"
          },
          "one_cst":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "op_hcompute_hw_output_stencil_read_flow_ctrl":{
            "modref":"global.flow_ctrl__U116"
          },
          "zero_cst":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          }
        },
        "connections":[
          ["self.rst_n","bank_0.nreset_i"],
          ["self.op_hcompute_conv_stencil_1_write.0","bank_0.push_data"],
          ["self.op_hcompute_conv_stencil_1_write_data_ready","bank_0.push_data_ready"],
          ["self.op_hcompute_conv_stencil_1_write_data_valid","bank_0.push_data_valid"],
          ["conv_stencil_op_hcompute_hw_output_stencil_1_net.in","bank_0.read_data"],
          ["conv_stencil_Bank0_read_ctrl_fork.ready_out","bank_0.read_data_ready"],
          ["conv_stencil_Bank0_read_ctrl_fork.valid_in","bank_0.read_data_valid"],
          ["inner_bank_offsetconv_stencil_op_hcompute_hw_output_stencil_1_U130.out","bank_0.read_idx"],
          ["self.op_hcompute_hw_output_stencil_read_rready","bank_0.read_idx_ready"],
          ["self.op_hcompute_hw_output_stencil_read_ren","bank_0.read_idx_valid"],
          ["zero_cst.out","bank_0.read_will_update"],
          ["self.op_hcompute_conv_stencil_1_write.0","bank_0.update_data"],
          ["zero_cst.out","bank_0.update_data_valid"],
          ["inner_bank_offsetconv_stencil_op_hcompute_hw_output_stencil_1_U130.out","bank_0.update_idx"],
          ["self.op_hcompute_hw_output_stencil_read_ren","bank_0.update_idx_valid"],
          ["conv_stencil_op_hcompute_hw_output_stencil_1_ready_net.out","conv_stencil_Bank0_read_ctrl_fork.ready_in_conv_stencil_op_hcompute_hw_output_stencil_1"],
          ["self.rst_n","conv_stencil_Bank0_read_ctrl_fork.rst_n"],
          ["conv_stencil_op_hcompute_hw_output_stencil_1_valid_net.in","conv_stencil_Bank0_read_ctrl_fork.valid_out_conv_stencil_op_hcompute_hw_output_stencil_1"],
          ["self.op_hcompute_hw_output_stencil_read.0","conv_stencil_op_hcompute_hw_output_stencil_1_net.out"],
          ["op_hcompute_hw_output_stencil_read_flow_ctrl.ready_in_0","conv_stencil_op_hcompute_hw_output_stencil_1_ready_net.in"],
          ["op_hcompute_hw_output_stencil_read_flow_ctrl.valid_in_0","conv_stencil_op_hcompute_hw_output_stencil_1_valid_net.out"],
          ["self.op_hcompute_hw_output_stencil_read_ctrl_vars","inner_bank_offsetconv_stencil_op_hcompute_hw_output_stencil_1_U130.d"],
          ["self.op_hcompute_hw_output_stencil_read_data_ready","op_hcompute_hw_output_stencil_read_flow_ctrl.ready_out_0"],
          ["self.op_hcompute_hw_output_stencil_read_data_valid","op_hcompute_hw_output_stencil_read_flow_ctrl.valid_out_0"]
        ]
      },
      "cu_op_hcompute_conv_stencil":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["conv_stencil_clkwrk_dsa0_op_hcompute_conv_stencil_write",["Array",1,["Array",16,"Bit"]]],
          ["conv_stencil_clkwrk_dsa0_op_hcompute_conv_stencil_write_ready","BitIn"],
          ["conv_stencil_clkwrk_dsa0_op_hcompute_conv_stencil_write_valid","Bit"]
        ]],
        "instances":{
          "inner_compute":{
            "modref":"global.hcompute_conv_stencil"
          },
          "op_hcompute_conv_stencil_flow_ctrl":{
            "modref":"global.flow_ctrl__U3"
          }
        },
        "connections":[
          ["self.conv_stencil_clkwrk_dsa0_op_hcompute_conv_stencil_write.0","inner_compute.out_conv_stencil"],
          ["self.conv_stencil_clkwrk_dsa0_op_hcompute_conv_stencil_write_ready","op_hcompute_conv_stencil_flow_ctrl.ready_out_0"],
          ["self.conv_stencil_clkwrk_dsa0_op_hcompute_conv_stencil_write_valid","op_hcompute_conv_stencil_flow_ctrl.valid_out_0"]
        ]
      },
      "cu_op_hcompute_conv_stencil_1":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["conv_stencil_clkwrk_dsa0_op_hcompute_conv_stencil_1_read",["Array",1,["Array",16,"BitIn"]]],
          ["conv_stencil_clkwrk_dsa0_op_hcompute_conv_stencil_1_read_ready","Bit"],
          ["conv_stencil_clkwrk_dsa0_op_hcompute_conv_stencil_1_read_valid","BitIn"],
          ["hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_read",["Array",9,["Array",16,"BitIn"]]],
          ["hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_read_ready","Bit"],
          ["hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_read_valid","BitIn"],
          ["conv_stencil_op_hcompute_conv_stencil_1_write",["Array",1,["Array",16,"Bit"]]],
          ["conv_stencil_op_hcompute_conv_stencil_1_write_ready","BitIn"],
          ["conv_stencil_op_hcompute_conv_stencil_1_write_valid","Bit"]
        ]],
        "instances":{
          "inner_compute":{
            "modref":"global.hcompute_conv_stencil_1"
          },
          "op_hcompute_conv_stencil_1_flow_ctrl":{
            "modref":"global.flow_ctrl__U5"
          }
        },
        "connections":[
          ["self.conv_stencil_clkwrk_dsa0_op_hcompute_conv_stencil_1_read.0","inner_compute.in0_conv_stencil.0"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_read.0","inner_compute.in1_hw_input_global_wrapper_stencil.0"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_read.1","inner_compute.in1_hw_input_global_wrapper_stencil.1"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_read.2","inner_compute.in1_hw_input_global_wrapper_stencil.2"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_read.3","inner_compute.in1_hw_input_global_wrapper_stencil.3"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_read.4","inner_compute.in1_hw_input_global_wrapper_stencil.4"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_read.5","inner_compute.in1_hw_input_global_wrapper_stencil.5"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_read.6","inner_compute.in1_hw_input_global_wrapper_stencil.6"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_read.7","inner_compute.in1_hw_input_global_wrapper_stencil.7"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_read.8","inner_compute.in1_hw_input_global_wrapper_stencil.8"],
          ["self.conv_stencil_op_hcompute_conv_stencil_1_write.0","inner_compute.out_conv_stencil"],
          ["self.conv_stencil_clkwrk_dsa0_op_hcompute_conv_stencil_1_read_ready","op_hcompute_conv_stencil_1_flow_ctrl.ready_in_0"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_read_ready","op_hcompute_conv_stencil_1_flow_ctrl.ready_in_1"],
          ["self.conv_stencil_op_hcompute_conv_stencil_1_write_ready","op_hcompute_conv_stencil_1_flow_ctrl.ready_out_0"],
          ["self.conv_stencil_clkwrk_dsa0_op_hcompute_conv_stencil_1_read_valid","op_hcompute_conv_stencil_1_flow_ctrl.valid_in_0"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_read_valid","op_hcompute_conv_stencil_1_flow_ctrl.valid_in_1"],
          ["self.conv_stencil_op_hcompute_conv_stencil_1_write_valid","op_hcompute_conv_stencil_1_flow_ctrl.valid_out_0"]
        ]
      },
      "cu_op_hcompute_hw_input_global_wrapper_stencil":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["hw_input_stencil_op_hcompute_hw_input_global_wrapper_stencil_read",["Array",1,["Array",16,"BitIn"]]],
          ["hw_input_stencil_op_hcompute_hw_input_global_wrapper_stencil_read_ready","Bit"],
          ["hw_input_stencil_op_hcompute_hw_input_global_wrapper_stencil_read_valid","BitIn"],
          ["hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_write",["Array",1,["Array",16,"Bit"]]],
          ["hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_write_ready","BitIn"],
          ["hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_write_valid","Bit"]
        ]],
        "instances":{
          "inner_compute":{
            "modref":"global.hcompute_hw_input_global_wrapper_stencil"
          },
          "op_hcompute_hw_input_global_wrapper_stencil_flow_ctrl":{
            "modref":"global.flow_ctrl__U0"
          }
        },
        "connections":[
          ["self.hw_input_stencil_op_hcompute_hw_input_global_wrapper_stencil_read.0","inner_compute.in0_hw_input_stencil.0"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_write.0","inner_compute.out_hw_input_global_wrapper_stencil"],
          ["self.hw_input_stencil_op_hcompute_hw_input_global_wrapper_stencil_read_ready","op_hcompute_hw_input_global_wrapper_stencil_flow_ctrl.ready_in_0"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_write_ready","op_hcompute_hw_input_global_wrapper_stencil_flow_ctrl.ready_out_0"],
          ["self.hw_input_stencil_op_hcompute_hw_input_global_wrapper_stencil_read_valid","op_hcompute_hw_input_global_wrapper_stencil_flow_ctrl.valid_in_0"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_write_valid","op_hcompute_hw_input_global_wrapper_stencil_flow_ctrl.valid_out_0"]
        ]
      },
      "cu_op_hcompute_hw_output_stencil":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["conv_stencil_op_hcompute_hw_output_stencil_read",["Array",1,["Array",16,"BitIn"]]],
          ["conv_stencil_op_hcompute_hw_output_stencil_read_ready","Bit"],
          ["conv_stencil_op_hcompute_hw_output_stencil_read_valid","BitIn"],
          ["hw_output_stencil_op_hcompute_hw_output_stencil_write",["Array",1,["Array",16,"Bit"]]],
          ["hw_output_stencil_op_hcompute_hw_output_stencil_write_ready","BitIn"],
          ["hw_output_stencil_op_hcompute_hw_output_stencil_write_valid","Bit"]
        ]],
        "instances":{
          "inner_compute":{
            "modref":"global.hcompute_hw_output_stencil"
          },
          "op_hcompute_hw_output_stencil_flow_ctrl":{
            "modref":"global.flow_ctrl__U9"
          }
        },
        "connections":[
          ["self.conv_stencil_op_hcompute_hw_output_stencil_read.0","inner_compute.in0_conv_stencil.0"],
          ["self.hw_output_stencil_op_hcompute_hw_output_stencil_write.0","inner_compute.out_hw_output_stencil"],
          ["self.conv_stencil_op_hcompute_hw_output_stencil_read_ready","op_hcompute_hw_output_stencil_flow_ctrl.ready_in_0"],
          ["self.hw_output_stencil_op_hcompute_hw_output_stencil_write_ready","op_hcompute_hw_output_stencil_flow_ctrl.ready_out_0"],
          ["self.conv_stencil_op_hcompute_hw_output_stencil_read_valid","op_hcompute_hw_output_stencil_flow_ctrl.valid_in_0"],
          ["self.hw_output_stencil_op_hcompute_hw_output_stencil_write_valid","op_hcompute_hw_output_stencil_flow_ctrl.valid_out_0"]
        ]
      },
      "flow_ctrl__U0":{
        "type":["Record",[
          ["valid_in_0","BitIn"],
          ["ready_in_0","Bit"],
          ["valid_out_0","Bit"],
          ["ready_out_0","BitIn"]
        ]],
        "instances":{
          "and_all__U1":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "and_all__U2":{
            "modref":"corebit.and"
          }
        },
        "connections":[
          ["and_all__U2.in0","and_all__U1.out"],
          ["self.ready_out_0","and_all__U2.in1"],
          ["self.ready_in_0","and_all__U2.out"],
          ["self.valid_out_0","self.valid_in_0"]
        ]
      },
      "flow_ctrl__U116":{
        "type":["Record",[
          ["valid_in_0","BitIn"],
          ["ready_in_0","Bit"],
          ["valid_out_0","Bit"],
          ["ready_out_0","BitIn"]
        ]],
        "instances":{
          "and_all__U117":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "and_all__U118":{
            "modref":"corebit.and"
          }
        },
        "connections":[
          ["and_all__U118.in0","and_all__U117.out"],
          ["self.ready_out_0","and_all__U118.in1"],
          ["self.ready_in_0","and_all__U118.out"],
          ["self.valid_out_0","self.valid_in_0"]
        ]
      },
      "flow_ctrl__U131":{
        "type":["Record",[
          ["valid_in_0","BitIn"],
          ["ready_in_0","Bit"],
          ["valid_out_0","Bit"],
          ["ready_out_0","BitIn"]
        ]],
        "instances":{
          "and_all__U132":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "and_all__U133":{
            "modref":"corebit.and"
          }
        },
        "connections":[
          ["and_all__U133.in0","and_all__U132.out"],
          ["self.ready_out_0","and_all__U133.in1"],
          ["self.ready_in_0","and_all__U133.out"],
          ["self.valid_out_0","self.valid_in_0"]
        ]
      },
      "flow_ctrl__U146":{
        "type":["Record",[
          ["valid_in_0","BitIn"],
          ["ready_in_0","Bit"],
          ["valid_in_1","BitIn"],
          ["ready_in_1","Bit"],
          ["valid_in_2","BitIn"],
          ["ready_in_2","Bit"],
          ["valid_in_3","BitIn"],
          ["ready_in_3","Bit"],
          ["valid_in_4","BitIn"],
          ["ready_in_4","Bit"],
          ["valid_in_5","BitIn"],
          ["ready_in_5","Bit"],
          ["valid_in_6","BitIn"],
          ["ready_in_6","Bit"],
          ["valid_in_7","BitIn"],
          ["ready_in_7","Bit"],
          ["valid_in_8","BitIn"],
          ["ready_in_8","Bit"],
          ["valid_out_0","Bit"],
          ["ready_out_0","BitIn"]
        ]],
        "instances":{
          "and_all__U147":{
            "modref":"corebit.and"
          },
          "and_all__U148":{
            "modref":"corebit.and"
          },
          "and_all__U149":{
            "modref":"corebit.and"
          },
          "and_all__U150":{
            "modref":"corebit.and"
          },
          "and_all__U151":{
            "modref":"corebit.and"
          },
          "and_all__U152":{
            "modref":"corebit.and"
          },
          "and_all__U153":{
            "modref":"corebit.and"
          },
          "and_all__U154":{
            "modref":"corebit.and"
          },
          "and_all__U155":{
            "modref":"corebit.and"
          },
          "and_all__U156":{
            "modref":"corebit.and"
          },
          "and_all__U157":{
            "modref":"corebit.and"
          },
          "and_all__U158":{
            "modref":"corebit.and"
          },
          "and_all__U159":{
            "modref":"corebit.and"
          },
          "and_all__U160":{
            "modref":"corebit.and"
          },
          "and_all__U161":{
            "modref":"corebit.and"
          },
          "and_all__U162":{
            "modref":"corebit.and"
          },
          "and_all__U163":{
            "modref":"corebit.and"
          },
          "and_all__U164":{
            "modref":"corebit.and"
          },
          "and_all__U165":{
            "modref":"corebit.and"
          },
          "and_all__U166":{
            "modref":"corebit.and"
          },
          "and_all__U167":{
            "modref":"corebit.and"
          },
          "and_all__U168":{
            "modref":"corebit.and"
          },
          "and_all__U169":{
            "modref":"corebit.and"
          },
          "and_all__U170":{
            "modref":"corebit.and"
          },
          "and_all__U171":{
            "modref":"corebit.and"
          },
          "and_all__U172":{
            "modref":"corebit.and"
          },
          "and_all__U173":{
            "modref":"corebit.and"
          },
          "and_all__U174":{
            "modref":"corebit.and"
          },
          "and_all__U175":{
            "modref":"corebit.and"
          },
          "and_all__U176":{
            "modref":"corebit.and"
          },
          "and_all__U177":{
            "modref":"corebit.and"
          },
          "and_all__U178":{
            "modref":"corebit.and"
          },
          "and_all__U179":{
            "modref":"corebit.and"
          },
          "and_all__U180":{
            "modref":"corebit.and"
          },
          "and_all__U181":{
            "modref":"corebit.and"
          },
          "and_all__U182":{
            "modref":"corebit.and"
          },
          "and_all__U183":{
            "modref":"corebit.and"
          },
          "and_all__U184":{
            "modref":"corebit.and"
          },
          "and_all__U185":{
            "modref":"corebit.and"
          },
          "and_all__U186":{
            "modref":"corebit.and"
          },
          "and_all__U187":{
            "modref":"corebit.and"
          },
          "and_all__U188":{
            "modref":"corebit.and"
          },
          "and_all__U189":{
            "modref":"corebit.and"
          },
          "and_all__U190":{
            "modref":"corebit.and"
          },
          "and_all__U191":{
            "modref":"corebit.and"
          },
          "and_all__U192":{
            "modref":"corebit.and"
          },
          "and_all__U193":{
            "modref":"corebit.and"
          },
          "and_all__U194":{
            "modref":"corebit.and"
          },
          "and_all__U195":{
            "modref":"corebit.and"
          },
          "and_all__U196":{
            "modref":"corebit.and"
          },
          "and_all__U197":{
            "modref":"corebit.and"
          },
          "and_all__U198":{
            "modref":"corebit.and"
          },
          "and_all__U199":{
            "modref":"corebit.and"
          },
          "and_all__U200":{
            "modref":"corebit.and"
          },
          "and_all__U201":{
            "modref":"corebit.and"
          },
          "and_all__U202":{
            "modref":"corebit.and"
          },
          "and_all__U203":{
            "modref":"corebit.and"
          },
          "and_all__U204":{
            "modref":"corebit.and"
          },
          "and_all__U205":{
            "modref":"corebit.and"
          },
          "and_all__U206":{
            "modref":"corebit.and"
          },
          "and_all__U207":{
            "modref":"corebit.and"
          },
          "and_all__U208":{
            "modref":"corebit.and"
          },
          "and_all__U209":{
            "modref":"corebit.and"
          },
          "and_all__U210":{
            "modref":"corebit.and"
          },
          "and_all__U211":{
            "modref":"corebit.and"
          },
          "and_all__U212":{
            "modref":"corebit.and"
          },
          "and_all__U213":{
            "modref":"corebit.and"
          },
          "and_all__U214":{
            "modref":"corebit.and"
          },
          "and_all__U215":{
            "modref":"corebit.and"
          },
          "and_all__U216":{
            "modref":"corebit.and"
          },
          "and_all__U217":{
            "modref":"corebit.and"
          },
          "and_all__U218":{
            "modref":"corebit.and"
          },
          "and_all__U219":{
            "modref":"corebit.and"
          },
          "and_all__U220":{
            "modref":"corebit.and"
          },
          "and_all__U221":{
            "modref":"corebit.and"
          },
          "and_all__U222":{
            "modref":"corebit.and"
          },
          "and_all__U223":{
            "modref":"corebit.and"
          },
          "and_all__U224":{
            "modref":"corebit.and"
          },
          "and_all__U225":{
            "modref":"corebit.and"
          },
          "and_all__U226":{
            "modref":"corebit.and"
          }
        },
        "connections":[
          ["self.valid_in_0","and_all__U147.in0"],
          ["self.valid_in_1","and_all__U147.in1"],
          ["and_all__U148.in0","and_all__U147.out"],
          ["self.valid_in_2","and_all__U148.in1"],
          ["and_all__U149.in0","and_all__U148.out"],
          ["self.valid_in_3","and_all__U149.in1"],
          ["and_all__U150.in0","and_all__U149.out"],
          ["self.valid_in_4","and_all__U150.in1"],
          ["and_all__U151.in0","and_all__U150.out"],
          ["self.valid_in_5","and_all__U151.in1"],
          ["and_all__U152.in0","and_all__U151.out"],
          ["self.valid_in_6","and_all__U152.in1"],
          ["and_all__U153.in0","and_all__U152.out"],
          ["self.valid_in_7","and_all__U153.in1"],
          ["and_all__U154.in0","and_all__U153.out"],
          ["self.valid_in_8","and_all__U154.in1"],
          ["self.valid_out_0","and_all__U154.out"],
          ["self.valid_in_1","and_all__U155.in0"],
          ["self.valid_in_2","and_all__U155.in1"],
          ["and_all__U156.in0","and_all__U155.out"],
          ["self.valid_in_3","and_all__U156.in1"],
          ["and_all__U157.in0","and_all__U156.out"],
          ["self.valid_in_4","and_all__U157.in1"],
          ["and_all__U158.in0","and_all__U157.out"],
          ["self.valid_in_5","and_all__U158.in1"],
          ["and_all__U159.in0","and_all__U158.out"],
          ["self.valid_in_6","and_all__U159.in1"],
          ["and_all__U160.in0","and_all__U159.out"],
          ["self.valid_in_7","and_all__U160.in1"],
          ["and_all__U161.in0","and_all__U160.out"],
          ["self.valid_in_8","and_all__U161.in1"],
          ["and_all__U162.in0","and_all__U161.out"],
          ["self.ready_out_0","and_all__U162.in1"],
          ["self.ready_in_0","and_all__U162.out"],
          ["self.valid_in_0","and_all__U163.in0"],
          ["self.valid_in_2","and_all__U163.in1"],
          ["and_all__U164.in0","and_all__U163.out"],
          ["self.valid_in_3","and_all__U164.in1"],
          ["and_all__U165.in0","and_all__U164.out"],
          ["self.valid_in_4","and_all__U165.in1"],
          ["and_all__U166.in0","and_all__U165.out"],
          ["self.valid_in_5","and_all__U166.in1"],
          ["and_all__U167.in0","and_all__U166.out"],
          ["self.valid_in_6","and_all__U167.in1"],
          ["and_all__U168.in0","and_all__U167.out"],
          ["self.valid_in_7","and_all__U168.in1"],
          ["and_all__U169.in0","and_all__U168.out"],
          ["self.valid_in_8","and_all__U169.in1"],
          ["and_all__U170.in0","and_all__U169.out"],
          ["self.ready_out_0","and_all__U170.in1"],
          ["self.ready_in_1","and_all__U170.out"],
          ["self.valid_in_0","and_all__U171.in0"],
          ["self.valid_in_1","and_all__U171.in1"],
          ["and_all__U172.in0","and_all__U171.out"],
          ["self.valid_in_3","and_all__U172.in1"],
          ["and_all__U173.in0","and_all__U172.out"],
          ["self.valid_in_4","and_all__U173.in1"],
          ["and_all__U174.in0","and_all__U173.out"],
          ["self.valid_in_5","and_all__U174.in1"],
          ["and_all__U175.in0","and_all__U174.out"],
          ["self.valid_in_6","and_all__U175.in1"],
          ["and_all__U176.in0","and_all__U175.out"],
          ["self.valid_in_7","and_all__U176.in1"],
          ["and_all__U177.in0","and_all__U176.out"],
          ["self.valid_in_8","and_all__U177.in1"],
          ["and_all__U178.in0","and_all__U177.out"],
          ["self.ready_out_0","and_all__U178.in1"],
          ["self.ready_in_2","and_all__U178.out"],
          ["self.valid_in_0","and_all__U179.in0"],
          ["self.valid_in_1","and_all__U179.in1"],
          ["and_all__U180.in0","and_all__U179.out"],
          ["self.valid_in_2","and_all__U180.in1"],
          ["and_all__U181.in0","and_all__U180.out"],
          ["self.valid_in_4","and_all__U181.in1"],
          ["and_all__U182.in0","and_all__U181.out"],
          ["self.valid_in_5","and_all__U182.in1"],
          ["and_all__U183.in0","and_all__U182.out"],
          ["self.valid_in_6","and_all__U183.in1"],
          ["and_all__U184.in0","and_all__U183.out"],
          ["self.valid_in_7","and_all__U184.in1"],
          ["and_all__U185.in0","and_all__U184.out"],
          ["self.valid_in_8","and_all__U185.in1"],
          ["and_all__U186.in0","and_all__U185.out"],
          ["self.ready_out_0","and_all__U186.in1"],
          ["self.ready_in_3","and_all__U186.out"],
          ["self.valid_in_0","and_all__U187.in0"],
          ["self.valid_in_1","and_all__U187.in1"],
          ["and_all__U188.in0","and_all__U187.out"],
          ["self.valid_in_2","and_all__U188.in1"],
          ["and_all__U189.in0","and_all__U188.out"],
          ["self.valid_in_3","and_all__U189.in1"],
          ["and_all__U190.in0","and_all__U189.out"],
          ["self.valid_in_5","and_all__U190.in1"],
          ["and_all__U191.in0","and_all__U190.out"],
          ["self.valid_in_6","and_all__U191.in1"],
          ["and_all__U192.in0","and_all__U191.out"],
          ["self.valid_in_7","and_all__U192.in1"],
          ["and_all__U193.in0","and_all__U192.out"],
          ["self.valid_in_8","and_all__U193.in1"],
          ["and_all__U194.in0","and_all__U193.out"],
          ["self.ready_out_0","and_all__U194.in1"],
          ["self.ready_in_4","and_all__U194.out"],
          ["self.valid_in_0","and_all__U195.in0"],
          ["self.valid_in_1","and_all__U195.in1"],
          ["and_all__U196.in0","and_all__U195.out"],
          ["self.valid_in_2","and_all__U196.in1"],
          ["and_all__U197.in0","and_all__U196.out"],
          ["self.valid_in_3","and_all__U197.in1"],
          ["and_all__U198.in0","and_all__U197.out"],
          ["self.valid_in_4","and_all__U198.in1"],
          ["and_all__U199.in0","and_all__U198.out"],
          ["self.valid_in_6","and_all__U199.in1"],
          ["and_all__U200.in0","and_all__U199.out"],
          ["self.valid_in_7","and_all__U200.in1"],
          ["and_all__U201.in0","and_all__U200.out"],
          ["self.valid_in_8","and_all__U201.in1"],
          ["and_all__U202.in0","and_all__U201.out"],
          ["self.ready_out_0","and_all__U202.in1"],
          ["self.ready_in_5","and_all__U202.out"],
          ["self.valid_in_0","and_all__U203.in0"],
          ["self.valid_in_1","and_all__U203.in1"],
          ["and_all__U204.in0","and_all__U203.out"],
          ["self.valid_in_2","and_all__U204.in1"],
          ["and_all__U205.in0","and_all__U204.out"],
          ["self.valid_in_3","and_all__U205.in1"],
          ["and_all__U206.in0","and_all__U205.out"],
          ["self.valid_in_4","and_all__U206.in1"],
          ["and_all__U207.in0","and_all__U206.out"],
          ["self.valid_in_5","and_all__U207.in1"],
          ["and_all__U208.in0","and_all__U207.out"],
          ["self.valid_in_7","and_all__U208.in1"],
          ["and_all__U209.in0","and_all__U208.out"],
          ["self.valid_in_8","and_all__U209.in1"],
          ["and_all__U210.in0","and_all__U209.out"],
          ["self.ready_out_0","and_all__U210.in1"],
          ["self.ready_in_6","and_all__U210.out"],
          ["self.valid_in_0","and_all__U211.in0"],
          ["self.valid_in_1","and_all__U211.in1"],
          ["and_all__U212.in0","and_all__U211.out"],
          ["self.valid_in_2","and_all__U212.in1"],
          ["and_all__U213.in0","and_all__U212.out"],
          ["self.valid_in_3","and_all__U213.in1"],
          ["and_all__U214.in0","and_all__U213.out"],
          ["self.valid_in_4","and_all__U214.in1"],
          ["and_all__U215.in0","and_all__U214.out"],
          ["self.valid_in_5","and_all__U215.in1"],
          ["and_all__U216.in0","and_all__U215.out"],
          ["self.valid_in_6","and_all__U216.in1"],
          ["and_all__U217.in0","and_all__U216.out"],
          ["self.valid_in_8","and_all__U217.in1"],
          ["and_all__U218.in0","and_all__U217.out"],
          ["self.ready_out_0","and_all__U218.in1"],
          ["self.ready_in_7","and_all__U218.out"],
          ["self.valid_in_0","and_all__U219.in0"],
          ["self.valid_in_1","and_all__U219.in1"],
          ["and_all__U220.in0","and_all__U219.out"],
          ["self.valid_in_2","and_all__U220.in1"],
          ["and_all__U221.in0","and_all__U220.out"],
          ["self.valid_in_3","and_all__U221.in1"],
          ["and_all__U222.in0","and_all__U221.out"],
          ["self.valid_in_4","and_all__U222.in1"],
          ["and_all__U223.in0","and_all__U222.out"],
          ["self.valid_in_5","and_all__U223.in1"],
          ["and_all__U224.in0","and_all__U223.out"],
          ["self.valid_in_6","and_all__U224.in1"],
          ["and_all__U225.in0","and_all__U224.out"],
          ["self.valid_in_7","and_all__U225.in1"],
          ["and_all__U226.in0","and_all__U225.out"],
          ["self.ready_out_0","and_all__U226.in1"],
          ["self.ready_in_8","and_all__U226.out"]
        ]
      },
      "flow_ctrl__U3":{
        "type":["Record",[
          ["valid_out_0","Bit"],
          ["ready_out_0","BitIn"]
        ]],
        "instances":{
          "and_all__U4":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["self.valid_out_0","and_all__U4.out"]
        ]
      },
      "flow_ctrl__U5":{
        "type":["Record",[
          ["valid_in_0","BitIn"],
          ["ready_in_0","Bit"],
          ["valid_in_1","BitIn"],
          ["ready_in_1","Bit"],
          ["valid_out_0","Bit"],
          ["ready_out_0","BitIn"]
        ]],
        "instances":{
          "and_all__U6":{
            "modref":"corebit.and"
          },
          "and_all__U7":{
            "modref":"corebit.and"
          },
          "and_all__U8":{
            "modref":"corebit.and"
          }
        },
        "connections":[
          ["self.valid_in_0","and_all__U6.in0"],
          ["self.valid_in_1","and_all__U6.in1"],
          ["self.valid_out_0","and_all__U6.out"],
          ["self.valid_in_1","and_all__U7.in0"],
          ["self.ready_out_0","and_all__U7.in1"],
          ["self.ready_in_0","and_all__U7.out"],
          ["self.valid_in_0","and_all__U8.in0"],
          ["self.ready_out_0","and_all__U8.in1"],
          ["self.ready_in_1","and_all__U8.out"]
        ]
      },
      "flow_ctrl__U9":{
        "type":["Record",[
          ["valid_in_0","BitIn"],
          ["ready_in_0","Bit"],
          ["valid_out_0","Bit"],
          ["ready_out_0","BitIn"]
        ]],
        "instances":{
          "and_all__U10":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "and_all__U11":{
            "modref":"corebit.and"
          }
        },
        "connections":[
          ["and_all__U11.in0","and_all__U10.out"],
          ["self.ready_out_0","and_all__U11.in1"],
          ["self.ready_in_0","and_all__U11.out"],
          ["self.valid_out_0","self.valid_in_0"]
        ]
      },
      "hcompute_conv_stencil":{
        "type":["Record",[
          ["out_conv_stencil",["Array",16,"Bit"]]
        ]],
        "instances":{
          "const_p0__258":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.out_conv_stencil","const_p0__258.out"]
        ]
      },
      "hcompute_conv_stencil_1":{
        "type":["Record",[
          ["out_conv_stencil",["Array",16,"Bit"]],
          ["in0_conv_stencil",["Array",1,["Array",16,"BitIn"]]],
          ["in1_hw_input_global_wrapper_stencil",["Array",9,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_288_312_313":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_290_310_311":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_292_309_310":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_294_308_309":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_296_307_308":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_298_306_307":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_300_305_306":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_302_304_305":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_conv_stencil_1_311_312":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "const_p11__287":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h000b"]}
          },
          "const_p12__293":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h000c"]}
          },
          "const_p13__299":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h000d"]}
          },
          "const_p14__289":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h000e"]}
          },
          "const_p16__303":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0010"]}
          },
          "const_p17__291":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0011"]}
          },
          "const_p18__297":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0012"]}
          },
          "const_p19__301":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0013"]}
          },
          "const_p255__295":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_hw_input_global_wrapper_stencil_1_287_288":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_hw_input_global_wrapper_stencil_2_289_290":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_hw_input_global_wrapper_stencil_3_291_292":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_hw_input_global_wrapper_stencil_4_293_294":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_hw_input_global_wrapper_stencil_5_295_296":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_hw_input_global_wrapper_stencil_6_297_298":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_hw_input_global_wrapper_stencil_7_299_300":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_hw_input_global_wrapper_stencil_8_301_302":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_hw_input_global_wrapper_stencil_9_303_304":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_hw_input_global_wrapper_stencil_1_287_288.out","add_288_312_313.in0"],
          ["add_conv_stencil_1_311_312.out","add_288_312_313.in1"],
          ["self.out_conv_stencil","add_288_312_313.out"],
          ["mul_hw_input_global_wrapper_stencil_2_289_290.out","add_290_310_311.in0"],
          ["add_292_309_310.out","add_290_310_311.in1"],
          ["add_conv_stencil_1_311_312.in1","add_290_310_311.out"],
          ["mul_hw_input_global_wrapper_stencil_3_291_292.out","add_292_309_310.in0"],
          ["add_294_308_309.out","add_292_309_310.in1"],
          ["mul_hw_input_global_wrapper_stencil_4_293_294.out","add_294_308_309.in0"],
          ["add_296_307_308.out","add_294_308_309.in1"],
          ["mul_hw_input_global_wrapper_stencil_5_295_296.out","add_296_307_308.in0"],
          ["add_298_306_307.out","add_296_307_308.in1"],
          ["mul_hw_input_global_wrapper_stencil_6_297_298.out","add_298_306_307.in0"],
          ["add_300_305_306.out","add_298_306_307.in1"],
          ["mul_hw_input_global_wrapper_stencil_7_299_300.out","add_300_305_306.in0"],
          ["add_302_304_305.out","add_300_305_306.in1"],
          ["mul_hw_input_global_wrapper_stencil_8_301_302.out","add_302_304_305.in0"],
          ["mul_hw_input_global_wrapper_stencil_9_303_304.out","add_302_304_305.in1"],
          ["self.in0_conv_stencil.0","add_conv_stencil_1_311_312.in0"],
          ["mul_hw_input_global_wrapper_stencil_1_287_288.in1","const_p11__287.out"],
          ["mul_hw_input_global_wrapper_stencil_4_293_294.in1","const_p12__293.out"],
          ["mul_hw_input_global_wrapper_stencil_7_299_300.in1","const_p13__299.out"],
          ["mul_hw_input_global_wrapper_stencil_2_289_290.in1","const_p14__289.out"],
          ["mul_hw_input_global_wrapper_stencil_9_303_304.in1","const_p16__303.out"],
          ["mul_hw_input_global_wrapper_stencil_3_291_292.in1","const_p17__291.out"],
          ["mul_hw_input_global_wrapper_stencil_6_297_298.in1","const_p18__297.out"],
          ["mul_hw_input_global_wrapper_stencil_8_301_302.in1","const_p19__301.out"],
          ["mul_hw_input_global_wrapper_stencil_5_295_296.in1","const_p255__295.out"],
          ["self.in1_hw_input_global_wrapper_stencil.0","mul_hw_input_global_wrapper_stencil_1_287_288.in0"],
          ["self.in1_hw_input_global_wrapper_stencil.1","mul_hw_input_global_wrapper_stencil_2_289_290.in0"],
          ["self.in1_hw_input_global_wrapper_stencil.2","mul_hw_input_global_wrapper_stencil_3_291_292.in0"],
          ["self.in1_hw_input_global_wrapper_stencil.3","mul_hw_input_global_wrapper_stencil_4_293_294.in0"],
          ["self.in1_hw_input_global_wrapper_stencil.4","mul_hw_input_global_wrapper_stencil_5_295_296.in0"],
          ["self.in1_hw_input_global_wrapper_stencil.5","mul_hw_input_global_wrapper_stencil_6_297_298.in0"],
          ["self.in1_hw_input_global_wrapper_stencil.6","mul_hw_input_global_wrapper_stencil_7_299_300.in0"],
          ["self.in1_hw_input_global_wrapper_stencil.7","mul_hw_input_global_wrapper_stencil_8_301_302.in0"],
          ["self.in1_hw_input_global_wrapper_stencil.8","mul_hw_input_global_wrapper_stencil_9_303_304.in0"]
        ]
      },
      "hcompute_hw_input_global_wrapper_stencil":{
        "type":["Record",[
          ["out_hw_input_global_wrapper_stencil",["Array",16,"Bit"]],
          ["in0_hw_input_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "connections":[
          ["self.out_hw_input_global_wrapper_stencil","self.in0_hw_input_stencil.0"]
        ]
      },
      "hcompute_hw_output_stencil":{
        "type":["Record",[
          ["out_hw_output_stencil",["Array",16,"Bit"]],
          ["in0_conv_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "connections":[
          ["self.out_hw_output_stencil","self.in0_conv_stencil.0"]
        ]
      },
      "hw_input_global_wrapper_stencil_ub":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["flush","BitIn"],
          ["rst_n","BitIn"],
          ["op_hcompute_conv_stencil_1_read_ren","BitIn"],
          ["op_hcompute_conv_stencil_1_read_ctrl_vars",["Array",3,["Array",16,"BitIn"]]],
          ["op_hcompute_conv_stencil_1_read_rready","Bit"],
          ["op_hcompute_conv_stencil_1_read_data_ready","BitIn"],
          ["op_hcompute_conv_stencil_1_read_data_valid","Bit"],
          ["op_hcompute_conv_stencil_1_read",["Array",9,["Array",16,"Bit"]]],
          ["op_hcompute_hw_input_global_wrapper_stencil_write_wen","BitIn"],
          ["op_hcompute_hw_input_global_wrapper_stencil_write_ctrl_vars",["Array",3,["Array",16,"BitIn"]]],
          ["op_hcompute_hw_input_global_wrapper_stencil_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_hw_input_global_wrapper_stencil_write_data_ready","Bit"],
          ["op_hcompute_hw_input_global_wrapper_stencil_write_data_valid","BitIn"]
        ]],
        "instances":{
          "and_all__U262":{
            "modref":"corebit.and"
          },
          "and_all__U263":{
            "modref":"corebit.and"
          },
          "and_all__U299":{
            "modref":"corebit.and"
          },
          "and_all__U300":{
            "modref":"corebit.and"
          },
          "and_all__U336":{
            "modref":"corebit.and"
          },
          "and_all__U337":{
            "modref":"corebit.and"
          },
          "and_all__U338":{
            "modref":"corebit.and"
          },
          "and_all__U339":{
            "modref":"corebit.and"
          },
          "ctrl__U247":{
            "modref":"global.affine_controller__U228"
          },
          "ctrl__U284":{
            "modref":"global.affine_controller__U265"
          },
          "ctrl__U321":{
            "modref":"global.affine_controller__U302"
          },
          "hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_10_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_10_ready_net":{
            "modref":"corebit.wire"
          },
          "hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_10_valid_net":{
            "modref":"corebit.wire"
          },
          "hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_11_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_11_ready_net":{
            "modref":"corebit.wire"
          },
          "hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_11_sr":{
            "genref":"cgralib.SIPO_reg",
            "genargs":{"ID":["String","_U261"], "data_width":["Int",16], "depth":["Int",2]}
          },
          "hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_11_sr_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_11_sr_ready_net":{
            "modref":"corebit.wire"
          },
          "hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_11_sr_valid_net":{
            "modref":"corebit.wire"
          },
          "hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_11_valid_net":{
            "modref":"corebit.wire"
          },
          "hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_12_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_12_ready_net":{
            "modref":"corebit.wire"
          },
          "hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_12_valid_net":{
            "modref":"corebit.wire"
          },
          "hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_13_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_13_ready_net":{
            "modref":"corebit.wire"
          },
          "hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_13_sr":{
            "genref":"cgralib.SIPO_reg",
            "genargs":{"ID":["String","_U298"], "data_width":["Int",16], "depth":["Int",2]}
          },
          "hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_13_sr_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_13_sr_ready_net":{
            "modref":"corebit.wire"
          },
          "hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_13_sr_valid_net":{
            "modref":"corebit.wire"
          },
          "hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_13_valid_net":{
            "modref":"corebit.wire"
          },
          "hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_14_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_14_ready_net":{
            "modref":"corebit.wire"
          },
          "hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_14_valid_net":{
            "modref":"corebit.wire"
          },
          "hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_6_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_6_ready_net":{
            "modref":"corebit.wire"
          },
          "hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_6_valid_net":{
            "modref":"corebit.wire"
          },
          "hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_7_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_7_ready_net":{
            "modref":"corebit.wire"
          },
          "hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_7_valid_net":{
            "modref":"corebit.wire"
          },
          "hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_8_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_8_ready_net":{
            "modref":"corebit.wire"
          },
          "hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_8_sr":{
            "genref":"cgralib.SIPO_reg",
            "genargs":{"ID":["String","_U335"], "data_width":["Int",16], "depth":["Int",2]}
          },
          "hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_8_sr_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_8_sr_ready_net":{
            "modref":"corebit.wire"
          },
          "hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_8_sr_valid_net":{
            "modref":"corebit.wire"
          },
          "hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_8_valid_net":{
            "modref":"corebit.wire"
          },
          "hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_9_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_9_ready_net":{
            "modref":"corebit.wire"
          },
          "hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_9_valid_net":{
            "modref":"corebit.wire"
          },
          "inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2_U259":{
            "modref":"global.aff__U248"
          },
          "inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2_U296":{
            "modref":"global.aff__U285"
          },
          "inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2_U333":{
            "modref":"global.aff__U322"
          },
          "one_cst":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "op_hcompute_conv_stencil_1_read_flow_ctrl":{
            "modref":"global.flow_ctrl__U146"
          },
          "row_buf_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2_to_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_11":{
            "genref":"cgralib.Buffet",
            "genargs":{"ID":["String","hw_input_global_wrapper_stencil_sr__U227"], "data_width":["Int",16], "idx_width":["Int",16]}
          },
          "row_buf_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2_to_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_13":{
            "genref":"cgralib.Buffet",
            "genargs":{"ID":["String","hw_input_global_wrapper_stencil_sr__U264"], "data_width":["Int",16], "idx_width":["Int",16]}
          },
          "row_buf_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2_to_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_8":{
            "genref":"cgralib.Buffet",
            "genargs":{"ID":["String","hw_input_global_wrapper_stencil_sr__U301"], "data_width":["Int",16], "idx_width":["Int",16]}
          },
          "zero_cst_U260":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "zero_cst_U297":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "zero_cst_U334":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          }
        },
        "connections":[
          ["hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_9_ready_net.out","and_all__U262.in0"],
          ["hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_11_ready_net.out","and_all__U262.in1"],
          ["and_all__U263.in0","and_all__U262.out"],
          ["hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_10_ready_net.out","and_all__U263.in1"],
          ["hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_11_sr.ready_out","and_all__U263.out"],
          ["hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_13_ready_net.out","and_all__U299.in0"],
          ["hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_12_ready_net.out","and_all__U299.in1"],
          ["and_all__U300.in0","and_all__U299.out"],
          ["hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_14_ready_net.out","and_all__U300.in1"],
          ["hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_13_sr.ready_out","and_all__U300.out"],
          ["hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_6_ready_net.out","and_all__U336.in0"],
          ["hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_8_ready_net.out","and_all__U336.in1"],
          ["and_all__U337.in0","and_all__U336.out"],
          ["hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_7_ready_net.out","and_all__U337.in1"],
          ["hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_8_sr.ready_out","and_all__U337.out"],
          ["row_buf_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2_to_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_11.push_data_ready","and_all__U338.in0"],
          ["row_buf_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2_to_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_13.push_data_ready","and_all__U338.in1"],
          ["and_all__U339.in0","and_all__U338.out"],
          ["row_buf_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2_to_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_8.push_data_ready","and_all__U339.in1"],
          ["self.op_hcompute_hw_input_global_wrapper_stencil_write_data_ready","and_all__U339.out"],
          ["inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2_U259.d","ctrl__U247.d"],
          ["row_buf_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2_to_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_11.read_idx_ready","ctrl__U247.ready"],
          ["row_buf_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2_to_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_11.read_idx_valid","ctrl__U247.valid"],
          ["inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2_U296.d","ctrl__U284.d"],
          ["row_buf_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2_to_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_13.read_idx_ready","ctrl__U284.ready"],
          ["row_buf_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2_to_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_13.read_idx_valid","ctrl__U284.valid"],
          ["inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2_U333.d","ctrl__U321.d"],
          ["row_buf_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2_to_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_8.read_idx_ready","ctrl__U321.ready"],
          ["row_buf_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2_to_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_8.read_idx_valid","ctrl__U321.valid"],
          ["hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_11_sr.out_data.1","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_10_net.in"],
          ["self.op_hcompute_conv_stencil_1_read.4","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_10_net.out"],
          ["op_hcompute_conv_stencil_1_read_flow_ctrl.ready_in_4","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_10_ready_net.in"],
          ["hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_11_sr.valid_out","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_10_valid_net.in"],
          ["op_hcompute_conv_stencil_1_read_flow_ctrl.valid_in_4","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_10_valid_net.out"],
          ["hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_11_sr.out_data.0","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_11_net.in"],
          ["self.op_hcompute_conv_stencil_1_read.5","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_11_net.out"],
          ["op_hcompute_conv_stencil_1_read_flow_ctrl.ready_in_5","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_11_ready_net.in"],
          ["hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_11_sr_net.out","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_11_sr.in_data"],
          ["hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_9_net.in","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_11_sr.out_data.2"],
          ["hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_11_sr_ready_net.in","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_11_sr.ready_in"],
          ["self.rst_n","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_11_sr.rst_n"],
          ["hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_11_sr_valid_net.out","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_11_sr.valid_in"],
          ["hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_11_valid_net.in","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_11_sr.valid_out"],
          ["hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_9_valid_net.in","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_11_sr.valid_out"],
          ["row_buf_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2_to_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_11.read_data","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_11_sr_net.in"],
          ["row_buf_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2_to_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_11.read_data_ready","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_11_sr_ready_net.out"],
          ["row_buf_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2_to_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_11.read_data_valid","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_11_sr_valid_net.in"],
          ["op_hcompute_conv_stencil_1_read_flow_ctrl.valid_in_5","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_11_valid_net.out"],
          ["hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_13_sr.out_data.2","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_12_net.in"],
          ["self.op_hcompute_conv_stencil_1_read.6","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_12_net.out"],
          ["op_hcompute_conv_stencil_1_read_flow_ctrl.ready_in_6","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_12_ready_net.in"],
          ["hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_13_sr.valid_out","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_12_valid_net.in"],
          ["op_hcompute_conv_stencil_1_read_flow_ctrl.valid_in_6","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_12_valid_net.out"],
          ["hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_13_sr.out_data.0","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_13_net.in"],
          ["self.op_hcompute_conv_stencil_1_read.7","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_13_net.out"],
          ["op_hcompute_conv_stencil_1_read_flow_ctrl.ready_in_7","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_13_ready_net.in"],
          ["hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_13_sr_net.out","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_13_sr.in_data"],
          ["hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_14_net.in","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_13_sr.out_data.1"],
          ["hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_13_sr_ready_net.in","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_13_sr.ready_in"],
          ["self.rst_n","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_13_sr.rst_n"],
          ["hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_13_sr_valid_net.out","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_13_sr.valid_in"],
          ["hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_13_valid_net.in","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_13_sr.valid_out"],
          ["hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_14_valid_net.in","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_13_sr.valid_out"],
          ["row_buf_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2_to_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_13.read_data","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_13_sr_net.in"],
          ["row_buf_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2_to_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_13.read_data_ready","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_13_sr_ready_net.out"],
          ["row_buf_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2_to_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_13.read_data_valid","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_13_sr_valid_net.in"],
          ["op_hcompute_conv_stencil_1_read_flow_ctrl.valid_in_7","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_13_valid_net.out"],
          ["self.op_hcompute_conv_stencil_1_read.8","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_14_net.out"],
          ["op_hcompute_conv_stencil_1_read_flow_ctrl.ready_in_8","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_14_ready_net.in"],
          ["op_hcompute_conv_stencil_1_read_flow_ctrl.valid_in_8","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_14_valid_net.out"],
          ["hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_8_sr.out_data.2","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_6_net.in"],
          ["self.op_hcompute_conv_stencil_1_read.0","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_6_net.out"],
          ["op_hcompute_conv_stencil_1_read_flow_ctrl.ready_in_0","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_6_ready_net.in"],
          ["hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_8_sr.valid_out","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_6_valid_net.in"],
          ["op_hcompute_conv_stencil_1_read_flow_ctrl.valid_in_0","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_6_valid_net.out"],
          ["hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_8_sr.out_data.1","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_7_net.in"],
          ["self.op_hcompute_conv_stencil_1_read.1","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_7_net.out"],
          ["op_hcompute_conv_stencil_1_read_flow_ctrl.ready_in_1","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_7_ready_net.in"],
          ["hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_8_sr.valid_out","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_7_valid_net.in"],
          ["op_hcompute_conv_stencil_1_read_flow_ctrl.valid_in_1","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_7_valid_net.out"],
          ["hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_8_sr.out_data.0","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_8_net.in"],
          ["self.op_hcompute_conv_stencil_1_read.2","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_8_net.out"],
          ["op_hcompute_conv_stencil_1_read_flow_ctrl.ready_in_2","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_8_ready_net.in"],
          ["hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_8_sr_net.out","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_8_sr.in_data"],
          ["hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_8_sr_ready_net.in","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_8_sr.ready_in"],
          ["self.rst_n","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_8_sr.rst_n"],
          ["hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_8_sr_valid_net.out","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_8_sr.valid_in"],
          ["hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_8_valid_net.in","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_8_sr.valid_out"],
          ["row_buf_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2_to_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_8.read_data","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_8_sr_net.in"],
          ["row_buf_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2_to_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_8.read_data_ready","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_8_sr_ready_net.out"],
          ["row_buf_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2_to_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_8.read_data_valid","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_8_sr_valid_net.in"],
          ["op_hcompute_conv_stencil_1_read_flow_ctrl.valid_in_2","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_8_valid_net.out"],
          ["self.op_hcompute_conv_stencil_1_read.3","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_9_net.out"],
          ["op_hcompute_conv_stencil_1_read_flow_ctrl.ready_in_3","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_9_ready_net.in"],
          ["op_hcompute_conv_stencil_1_read_flow_ctrl.valid_in_3","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_9_valid_net.out"],
          ["row_buf_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2_to_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_11.read_idx","inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2_U259.out"],
          ["row_buf_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2_to_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_13.read_idx","inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2_U296.out"],
          ["row_buf_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2_to_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_8.read_idx","inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2_U333.out"],
          ["self.op_hcompute_conv_stencil_1_read_rready","one_cst.out"],
          ["self.op_hcompute_conv_stencil_1_read_data_ready","op_hcompute_conv_stencil_1_read_flow_ctrl.ready_out_0"],
          ["self.op_hcompute_conv_stencil_1_read_data_valid","op_hcompute_conv_stencil_1_read_flow_ctrl.valid_out_0"],
          ["self.rst_n","row_buf_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2_to_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_11.nreset_i"],
          ["self.op_hcompute_hw_input_global_wrapper_stencil_write.0","row_buf_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2_to_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_11.push_data"],
          ["self.op_hcompute_hw_input_global_wrapper_stencil_write_data_valid","row_buf_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2_to_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_11.push_data_valid"],
          ["zero_cst_U260.out","row_buf_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2_to_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_11.read_will_update"],
          ["self.rst_n","row_buf_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2_to_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_13.nreset_i"],
          ["self.op_hcompute_hw_input_global_wrapper_stencil_write.0","row_buf_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2_to_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_13.push_data"],
          ["self.op_hcompute_hw_input_global_wrapper_stencil_write_data_valid","row_buf_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2_to_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_13.push_data_valid"],
          ["zero_cst_U297.out","row_buf_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2_to_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_13.read_will_update"],
          ["self.rst_n","row_buf_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2_to_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_8.nreset_i"],
          ["self.op_hcompute_hw_input_global_wrapper_stencil_write.0","row_buf_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2_to_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_8.push_data"],
          ["self.op_hcompute_hw_input_global_wrapper_stencil_write_data_valid","row_buf_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2_to_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_8.push_data_valid"],
          ["zero_cst_U334.out","row_buf_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2_to_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_8.read_will_update"]
        ]
      },
      "op_hcompute_conv_stencil_1_exe_start_control_vars_pt__U87":{
        "type":["Record",[
          ["in",["Array",3,["Array",16,"BitIn"]]],
          ["out",["Array",3,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_conv_stencil_1_exe_start_pt__U86":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_conv_stencil_1_read_ready_pt__U83":{
        "type":["Record",[
          ["in","Bit"],
          ["out","BitIn"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_conv_stencil_1_read_start_control_vars_pt__U85":{
        "type":["Record",[
          ["in",["Array",3,["Array",16,"BitIn"]]],
          ["out",["Array",3,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_conv_stencil_1_read_start_pt__U84":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_conv_stencil_1_write_start_control_vars_pt__U89":{
        "type":["Record",[
          ["in",["Array",3,["Array",16,"BitIn"]]],
          ["out",["Array",3,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_conv_stencil_1_write_start_pt__U88":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_conv_stencil_exe_start_control_vars_pt__U61":{
        "type":["Record",[
          ["in",["Array",3,["Array",16,"BitIn"]]],
          ["out",["Array",3,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_conv_stencil_exe_start_pt__U60":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_conv_stencil_read_ready_pt__U57":{
        "type":["Record",[
          ["in","Bit"],
          ["out","BitIn"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_conv_stencil_read_start_control_vars_pt__U59":{
        "type":["Record",[
          ["in",["Array",3,["Array",16,"BitIn"]]],
          ["out",["Array",3,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_conv_stencil_read_start_pt__U58":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_conv_stencil_write_start_control_vars_pt__U63":{
        "type":["Record",[
          ["in",["Array",3,["Array",16,"BitIn"]]],
          ["out",["Array",3,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_conv_stencil_write_start_pt__U62":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_input_global_wrapper_stencil_exe_start_control_vars_pt__U35":{
        "type":["Record",[
          ["in",["Array",3,["Array",16,"BitIn"]]],
          ["out",["Array",3,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_input_global_wrapper_stencil_exe_start_pt__U34":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_input_global_wrapper_stencil_read_ready_pt__U31":{
        "type":["Record",[
          ["in","Bit"],
          ["out","BitIn"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_input_global_wrapper_stencil_read_start_control_vars_pt__U33":{
        "type":["Record",[
          ["in",["Array",3,["Array",16,"BitIn"]]],
          ["out",["Array",3,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_input_global_wrapper_stencil_read_start_pt__U32":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_input_global_wrapper_stencil_write_start_control_vars_pt__U37":{
        "type":["Record",[
          ["in",["Array",3,["Array",16,"BitIn"]]],
          ["out",["Array",3,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_input_global_wrapper_stencil_write_start_pt__U36":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_output_stencil_exe_start_control_vars_pt__U113":{
        "type":["Record",[
          ["in",["Array",3,["Array",16,"BitIn"]]],
          ["out",["Array",3,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_output_stencil_exe_start_pt__U112":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_output_stencil_read_ready_pt__U109":{
        "type":["Record",[
          ["in","Bit"],
          ["out","BitIn"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_output_stencil_read_start_control_vars_pt__U111":{
        "type":["Record",[
          ["in",["Array",3,["Array",16,"BitIn"]]],
          ["out",["Array",3,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_output_stencil_read_start_pt__U110":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_output_stencil_write_start_control_vars_pt__U115":{
        "type":["Record",[
          ["in",["Array",3,["Array",16,"BitIn"]]],
          ["out",["Array",3,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_output_stencil_write_start_pt__U114":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "ready_and_mod_op_hcompute_conv_stencil":{
        "type":["Record",[
          ["ready_out","Bit"]
        ]],
        "instances":{
          "and_all__U340":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["self.ready_out","and_all__U340.out"]
        ]
      },
      "ready_and_mod_op_hcompute_conv_stencil_1":{
        "type":["Record",[
          ["ready_in_conv_stencil_clkwrk_dsa0","BitIn"],
          ["ready_in_hw_input_global_wrapper_stencil","BitIn"],
          ["ready_out","Bit"]
        ]],
        "instances":{
          "and_all__U341":{
            "modref":"corebit.and"
          }
        },
        "connections":[
          ["self.ready_in_conv_stencil_clkwrk_dsa0","and_all__U341.in0"],
          ["self.ready_in_hw_input_global_wrapper_stencil","and_all__U341.in1"],
          ["self.ready_out","and_all__U341.out"]
        ]
      },
      "ready_and_mod_op_hcompute_hw_input_global_wrapper_stencil":{
        "type":["Record",[
          ["ready_in_hw_input_stencil","BitIn"],
          ["ready_out","Bit"]
        ]],
        "connections":[
          ["self.ready_out","self.ready_in_hw_input_stencil"]
        ]
      },
      "ready_and_mod_op_hcompute_hw_output_stencil":{
        "type":["Record",[
          ["ready_in_conv_stencil","BitIn"],
          ["ready_out","Bit"]
        ]],
        "connections":[
          ["self.ready_out","self.ready_in_conv_stencil"]
        ]
      },
      "update_drain_fork_mod_conv_stencil_BANK_0":{
        "type":["Record",[
          ["ready_in_conv_stencil_op_hcompute_hw_output_stencil_1","BitIn"],
          ["valid_out_conv_stencil_op_hcompute_hw_output_stencil_1","Bit"],
          ["valid_in","BitIn"],
          ["ready_out","Bit"],
          ["rst_n","BitIn"]
        ]],
        "connections":[
          ["self.ready_out","self.ready_in_conv_stencil_op_hcompute_hw_output_stencil_1"],
          ["self.valid_out_conv_stencil_op_hcompute_hw_output_stencil_1","self.valid_in"]
        ]
      },
      "update_drain_fork_mod_conv_stencil_clkwrk_dsa0_BANK_0":{
        "type":["Record",[
          ["ready_in_conv_stencil_clkwrk_dsa0_op_hcompute_conv_stencil_1_5","BitIn"],
          ["valid_out_conv_stencil_clkwrk_dsa0_op_hcompute_conv_stencil_1_5","Bit"],
          ["valid_in","BitIn"],
          ["ready_out","Bit"],
          ["rst_n","BitIn"]
        ]],
        "connections":[
          ["self.ready_out","self.ready_in_conv_stencil_clkwrk_dsa0_op_hcompute_conv_stencil_1_5"],
          ["self.valid_out_conv_stencil_clkwrk_dsa0_op_hcompute_conv_stencil_1_5","self.valid_in"]
        ]
      }
    },
    "generators":{
      "delay_tile":{
        "typegen":"global.delay_tile_TG",
        "genparams":{"delay":"Int"}
      },
      "raw_dual_port_sram_tile":{
        "typegen":"global.raw_dual_port_sram_TG",
        "genparams":{"depth":"Int"}
      },
      "raw_quad_port_memtile":{
        "typegen":"global.raw_quad_port_memtile_TG",
        "genparams":{"depth":"Int"}
      },
      "tahoe":{
        "typegen":"global.tahoe_TG",
        "genparams":{"depth":"Int"}
      }
    },
    "typegens":{
      "delay_tile_TG":[{"delay":"Int"},"implicit"],
      "raw_dual_port_sram_TG":[{"depth":"Int"},"implicit"],
      "raw_quad_port_memtile_TG":[{"depth":"Int"},"implicit"],
      "tahoe_TG":[{"depth":"Int"},"implicit"]
    }
  }
}
}
