

================================================================
== Vivado HLS Report for 'mean_value_accel'
================================================================
* Date:           Fri Apr 21 15:15:34 2017

* Version:        2017.1 (Build 1846317 on Tue Apr 18 19:02:30 MDT 2017)
* Project:        mean_value_accel
* Solution:       solution
* Product family: zynq
* Target device:  xc7z045ffg900-2


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   7.00|      6.13|        0.88|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +------+------+------+------+---------+
    |   Latency   |   Interval  | Pipeline|
    |  min |  max |  min |  max |   Type  |
    +------+------+------+------+---------+
    |  2566|  2566|  2567|  2567|   none  |
    +------+------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------+------+------+----------+-----------+-----------+------+----------+
        |                |   Latency   | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name   |  min |  max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------------+------+------+----------+-----------+-----------+------+----------+
        |- input_read    |   257|   257|         3|          1|          1|   256|    yes   |
        |- calc_mv       |  2032|  2032|         8|          -|          -|   254|    no    |
        |- output_write  |   255|   255|         3|          1|          1|   254|    yes   |
        +----------------+------+------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  |
+-----------------+---------+-------+--------+--------+
|DSP              |        -|      -|       -|       -|
|Expression       |        -|      -|    1320|     746|
|FIFO             |        -|      -|       -|       -|
|Instance         |        4|      4|    1197|    1214|
|Memory           |        4|      -|       0|       0|
|Multiplexer      |        -|      -|       -|     382|
|Register         |        -|      -|     766|       -|
+-----------------+---------+-------+--------+--------+
|Total            |        8|      4|    3283|    2342|
+-----------------+---------+-------+--------+--------+
|Available        |     1090|    900|  437200|  218600|
+-----------------+---------+-------+--------+--------+
|Utilization (%)  |    ~0   |   ~0  |   ~0   |       1|
+-----------------+---------+-------+--------+--------+

+ Detail: 
    * Instance: 
    +--------------------------------+------------------------------+---------+-------+-----+-----+
    |            Instance            |            Module            | BRAM_18K| DSP48E|  FF | LUT |
    +--------------------------------+------------------------------+---------+-------+-----+-----+
    |mean_value_accel_cud_U1         |mean_value_accel_cud          |        0|      4|  173|   54|
    |mean_value_accel_in_r_m_axi_U   |mean_value_accel_in_r_m_axi   |        2|      0|  512|  580|
    |mean_value_accel_out_r_m_axi_U  |mean_value_accel_out_r_m_axi  |        2|      0|  512|  580|
    +--------------------------------+------------------------------+---------+-------+-----+-----+
    |Total                           |                              |        4|      4| 1197| 1214|
    +--------------------------------+------------------------------+---------+-------+-----+-----+

    * DSP48: 
    N/A

    * Memory: 
    +----------------+----------------------+---------+---+----+------+-----+------+-------------+
    |     Memory     |        Module        | BRAM_18K| FF| LUT| Words| Bits| Banks| W*Bits*Banks|
    +----------------+----------------------+---------+---+----+------+-----+------+-------------+
    |local_buffer_U  |mean_value_accel_bkb  |        4|  0|   0|  2048|   32|     1|        65536|
    +----------------+----------------------+---------+---+----+------+-----+------+-------------+
    |Total           |                      |        4|  0|   0|  2048|   32|     1|        65536|
    +----------------+----------------------+---------+---+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+-------+-----+----+------------+------------+
    |           Variable Name          | Operation| DSP48E|  FF | LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+-----+----+------------+------------+
    |grp_fu_279_p2                     |     +    |      0|  101|  37|          32|          32|
    |i_1_fu_383_p2                     |     +    |      0|   98|  36|          31|           1|
    |i_2_fu_418_p2                     |     +    |      0|   98|  36|           1|          31|
    |i_3_fu_593_p2                     |     +    |      0|   98|  36|          31|           1|
    |tmp1_fu_429_p2                    |     +    |      0|    0|  32|          32|          32|
    |tmp_12_fu_574_p2                  |     +    |      0|   44|  18|          10|          13|
    |tmp_14_fu_603_p2                  |     +    |      0|   44|  18|          11|          13|
    |tmp_2_fu_389_p2                   |     +    |      0|  101|  37|          32|           2|
    |tmp_4_fu_407_p2                   |     +    |      0|   44|  18|           2|          13|
    |tmp_5_fu_542_p2                   |     +    |      0|   44|  18|           3|          13|
    |tmp_7_fu_434_p2                   |     +    |      0|    0|  32|          32|          32|
    |tmp_9_fu_508_p2                   |     +    |      0|   44|  18|          11|          13|
    |grp_fu_317_p2                     |     -    |      0|  101|  37|           1|          32|
    |neg_mul_fu_467_p2                 |     -    |      0|  200|  70|           1|          65|
    |neg_ti_fu_496_p2                  |     -    |      0|  101|  37|           1|          32|
    |p_neg_t5_fu_522_p2                |     -    |      0|  101|  37|           1|          32|
    |p_neg_t_fu_557_p2                 |     -    |      0|  101|  37|           1|          32|
    |ap_block_pp0_stage0_11001         |    and   |      0|    0|   2|           1|           1|
    |ap_block_pp1_stage0_11001         |    and   |      0|    0|   2|           1|           1|
    |ap_block_state29_io               |    and   |      0|    0|   2|           1|           1|
    |ap_block_state9_pp0_stage0_iter1  |    and   |      0|    0|   2|           1|           1|
    |tmp_13_fu_588_p2                  |   icmp   |      0|    0|  16|          32|          32|
    |tmp_3_fu_398_p2                   |   icmp   |      0|    0|  16|          32|          32|
    |tmp_fu_378_p2                     |   icmp   |      0|    0|  16|          32|          32|
    |local_buffer_d1                   |  select  |      0|    0|  32|           1|          32|
    |tmp_11_fu_567_p3                  |  select  |      0|    0|  32|           1|          32|
    |tmp_21_fu_489_p3                  |  select  |      0|    0|  32|           1|          32|
    |tmp_8_fu_502_p3                   |  select  |      0|    0|  32|           1|          32|
    |ap_enable_pp0                     |    xor   |      0|    0|   2|           1|           2|
    |ap_enable_pp1                     |    xor   |      0|    0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1           |    xor   |      0|    0|   2|           1|           2|
    |ap_enable_reg_pp1_iter1           |    xor   |      0|    0|   2|           1|           2|
    +----------------------------------+----------+-------+-----+----+------------+------------+
    |Total                             |          |      0| 1320| 746|         341|         625|
    +----------------------------------+----------+-------+-----+----+------------+------------+

    * Multiplexer: 
    +------------------------------+-----+-----------+-----+-----------+
    |             Name             | LUT | Input Size| Bits| Total Bits|
    +------------------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm                     |  145|         31|    1|         31|
    |ap_enable_reg_pp0_iter1       |    9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2       |    9|          2|    1|          2|
    |ap_enable_reg_pp1_iter1       |    9|          2|    1|          2|
    |ap_enable_reg_pp1_iter2       |    9|          2|    1|          2|
    |ap_sig_ioackin_in_r_ARREADY   |    9|          2|    1|          2|
    |ap_sig_ioackin_out_r_AWREADY  |    9|          2|    1|          2|
    |ap_sig_ioackin_out_r_WREADY   |    9|          2|    1|          2|
    |i1_reg_256                    |    9|          2|   31|         62|
    |i2_reg_268                    |    9|          2|   31|         62|
    |i_reg_245                     |    9|          2|   31|         62|
    |in_r_blk_n_AR                 |    9|          2|    1|          2|
    |in_r_blk_n_R                  |    9|          2|    1|          2|
    |local_buffer_address0         |   38|          7|   11|         77|
    |local_buffer_address1         |   38|          7|   11|         77|
    |local_buffer_d0               |   17|          4|   32|        128|
    |out_r_blk_n_AW                |    9|          2|    1|          2|
    |out_r_blk_n_B                 |    9|          2|    1|          2|
    |out_r_blk_n_W                 |    9|          2|    1|          2|
    |reg_303                       |    9|          2|   32|         64|
    +------------------------------+-----+-----------+-----+-----------+
    |Total                         |  382|         81|  192|        587|
    +------------------------------+-----+-----------+-----+-----------+

    * Register: 
    +---------------------------------+----+----+-----+-----------+
    |               Name              | FF | LUT| Bits| Const Bits|
    +---------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                        |  30|   0|   30|          0|
    |ap_enable_reg_pp0_iter0          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2          |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter0          |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter1          |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter2          |   1|   0|    1|          0|
    |ap_reg_ioackin_in_r_ARREADY      |   1|   0|    1|          0|
    |ap_reg_ioackin_out_r_AWREADY     |   1|   0|    1|          0|
    |ap_reg_ioackin_out_r_WREADY      |   1|   0|    1|          0|
    |ap_reg_pp0_iter1_i_cast_reg_635  |  31|   0|   32|          1|
    |ap_reg_pp0_iter1_tmp_reg_640     |   1|   0|    1|          0|
    |ap_reg_pp1_iter1_tmp_13_reg_779  |   1|   0|    1|          0|
    |i1_cast_reg_665                  |  31|   0|   32|          1|
    |i1_reg_256                       |  31|   0|   31|          0|
    |i2_reg_268                       |  31|   0|   31|          0|
    |i_2_reg_688                      |  31|   0|   31|          0|
    |i_cast_reg_635                   |  31|   0|   32|          1|
    |i_reg_245                        |  31|   0|   31|          0|
    |in_addr_read_reg_649             |  32|   0|   32|          0|
    |local_buffer_load_2_reg_703      |  32|   0|   32|          0|
    |mul_reg_724                      |  65|   0|   65|          0|
    |neg_ti_reg_739                   |  32|   0|   32|          0|
    |out_addr_reg_630                 |  30|   0|   32|          2|
    |p_neg_t5_reg_749                 |  32|   0|   32|          0|
    |p_neg_t_reg_774                  |  32|   0|   32|          0|
    |reg_303                          |  32|   0|   32|          0|
    |reg_309                          |  32|   0|   32|          0|
    |reg_313                          |  31|   0|   31|          0|
    |tmp_13_reg_779                   |   1|   0|    1|          0|
    |tmp_20_reg_734                   |  32|   0|   32|          0|
    |tmp_26_reg_673                   |  13|   0|   13|          0|
    |tmp_27_reg_713                   |   1|   0|    1|          0|
    |tmp_29_reg_729                   |  31|   0|   31|          0|
    |tmp_2_reg_654                    |  32|   0|   32|          0|
    |tmp_30_reg_744                   |   1|   0|    1|          0|
    |tmp_31_reg_759                   |  13|   0|   13|          0|
    |tmp_32_reg_769                   |   1|   0|    1|          0|
    |tmp_7_reg_708                    |  32|   0|   32|          0|
    |tmp_reg_640                      |   1|   0|    1|          0|
    +---------------------------------+----+----+-----+-----------+
    |Total                            | 766|   0|  771|          5|
    +---------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+------------+------------------+--------------+
|       RTL Ports      | Dir | Bits|  Protocol  |   Source Object  |    C Type    |
+----------------------+-----+-----+------------+------------------+--------------+
|ap_clk                |  in |    1| ap_ctrl_hs | mean_value_accel | return value |
|ap_rst_n              |  in |    1| ap_ctrl_hs | mean_value_accel | return value |
|ap_start              |  in |    1| ap_ctrl_hs | mean_value_accel | return value |
|ap_done               | out |    1| ap_ctrl_hs | mean_value_accel | return value |
|ap_idle               | out |    1| ap_ctrl_hs | mean_value_accel | return value |
|ap_ready              | out |    1| ap_ctrl_hs | mean_value_accel | return value |
|m_axi_in_r_AWVALID    | out |    1|    m_axi   |       in_r       |    pointer   |
|m_axi_in_r_AWREADY    |  in |    1|    m_axi   |       in_r       |    pointer   |
|m_axi_in_r_AWADDR     | out |   32|    m_axi   |       in_r       |    pointer   |
|m_axi_in_r_AWID       | out |    1|    m_axi   |       in_r       |    pointer   |
|m_axi_in_r_AWLEN      | out |    8|    m_axi   |       in_r       |    pointer   |
|m_axi_in_r_AWSIZE     | out |    3|    m_axi   |       in_r       |    pointer   |
|m_axi_in_r_AWBURST    | out |    2|    m_axi   |       in_r       |    pointer   |
|m_axi_in_r_AWLOCK     | out |    2|    m_axi   |       in_r       |    pointer   |
|m_axi_in_r_AWCACHE    | out |    4|    m_axi   |       in_r       |    pointer   |
|m_axi_in_r_AWPROT     | out |    3|    m_axi   |       in_r       |    pointer   |
|m_axi_in_r_AWQOS      | out |    4|    m_axi   |       in_r       |    pointer   |
|m_axi_in_r_AWREGION   | out |    4|    m_axi   |       in_r       |    pointer   |
|m_axi_in_r_AWUSER     | out |    1|    m_axi   |       in_r       |    pointer   |
|m_axi_in_r_WVALID     | out |    1|    m_axi   |       in_r       |    pointer   |
|m_axi_in_r_WREADY     |  in |    1|    m_axi   |       in_r       |    pointer   |
|m_axi_in_r_WDATA      | out |   32|    m_axi   |       in_r       |    pointer   |
|m_axi_in_r_WSTRB      | out |    4|    m_axi   |       in_r       |    pointer   |
|m_axi_in_r_WLAST      | out |    1|    m_axi   |       in_r       |    pointer   |
|m_axi_in_r_WID        | out |    1|    m_axi   |       in_r       |    pointer   |
|m_axi_in_r_WUSER      | out |    1|    m_axi   |       in_r       |    pointer   |
|m_axi_in_r_ARVALID    | out |    1|    m_axi   |       in_r       |    pointer   |
|m_axi_in_r_ARREADY    |  in |    1|    m_axi   |       in_r       |    pointer   |
|m_axi_in_r_ARADDR     | out |   32|    m_axi   |       in_r       |    pointer   |
|m_axi_in_r_ARID       | out |    1|    m_axi   |       in_r       |    pointer   |
|m_axi_in_r_ARLEN      | out |    8|    m_axi   |       in_r       |    pointer   |
|m_axi_in_r_ARSIZE     | out |    3|    m_axi   |       in_r       |    pointer   |
|m_axi_in_r_ARBURST    | out |    2|    m_axi   |       in_r       |    pointer   |
|m_axi_in_r_ARLOCK     | out |    2|    m_axi   |       in_r       |    pointer   |
|m_axi_in_r_ARCACHE    | out |    4|    m_axi   |       in_r       |    pointer   |
|m_axi_in_r_ARPROT     | out |    3|    m_axi   |       in_r       |    pointer   |
|m_axi_in_r_ARQOS      | out |    4|    m_axi   |       in_r       |    pointer   |
|m_axi_in_r_ARREGION   | out |    4|    m_axi   |       in_r       |    pointer   |
|m_axi_in_r_ARUSER     | out |    1|    m_axi   |       in_r       |    pointer   |
|m_axi_in_r_RVALID     |  in |    1|    m_axi   |       in_r       |    pointer   |
|m_axi_in_r_RREADY     | out |    1|    m_axi   |       in_r       |    pointer   |
|m_axi_in_r_RDATA      |  in |   32|    m_axi   |       in_r       |    pointer   |
|m_axi_in_r_RLAST      |  in |    1|    m_axi   |       in_r       |    pointer   |
|m_axi_in_r_RID        |  in |    1|    m_axi   |       in_r       |    pointer   |
|m_axi_in_r_RUSER      |  in |    1|    m_axi   |       in_r       |    pointer   |
|m_axi_in_r_RRESP      |  in |    2|    m_axi   |       in_r       |    pointer   |
|m_axi_in_r_BVALID     |  in |    1|    m_axi   |       in_r       |    pointer   |
|m_axi_in_r_BREADY     | out |    1|    m_axi   |       in_r       |    pointer   |
|m_axi_in_r_BRESP      |  in |    2|    m_axi   |       in_r       |    pointer   |
|m_axi_in_r_BID        |  in |    1|    m_axi   |       in_r       |    pointer   |
|m_axi_in_r_BUSER      |  in |    1|    m_axi   |       in_r       |    pointer   |
|m_axi_out_r_AWVALID   | out |    1|    m_axi   |       out_r      |    pointer   |
|m_axi_out_r_AWREADY   |  in |    1|    m_axi   |       out_r      |    pointer   |
|m_axi_out_r_AWADDR    | out |   32|    m_axi   |       out_r      |    pointer   |
|m_axi_out_r_AWID      | out |    1|    m_axi   |       out_r      |    pointer   |
|m_axi_out_r_AWLEN     | out |    8|    m_axi   |       out_r      |    pointer   |
|m_axi_out_r_AWSIZE    | out |    3|    m_axi   |       out_r      |    pointer   |
|m_axi_out_r_AWBURST   | out |    2|    m_axi   |       out_r      |    pointer   |
|m_axi_out_r_AWLOCK    | out |    2|    m_axi   |       out_r      |    pointer   |
|m_axi_out_r_AWCACHE   | out |    4|    m_axi   |       out_r      |    pointer   |
|m_axi_out_r_AWPROT    | out |    3|    m_axi   |       out_r      |    pointer   |
|m_axi_out_r_AWQOS     | out |    4|    m_axi   |       out_r      |    pointer   |
|m_axi_out_r_AWREGION  | out |    4|    m_axi   |       out_r      |    pointer   |
|m_axi_out_r_AWUSER    | out |    1|    m_axi   |       out_r      |    pointer   |
|m_axi_out_r_WVALID    | out |    1|    m_axi   |       out_r      |    pointer   |
|m_axi_out_r_WREADY    |  in |    1|    m_axi   |       out_r      |    pointer   |
|m_axi_out_r_WDATA     | out |   32|    m_axi   |       out_r      |    pointer   |
|m_axi_out_r_WSTRB     | out |    4|    m_axi   |       out_r      |    pointer   |
|m_axi_out_r_WLAST     | out |    1|    m_axi   |       out_r      |    pointer   |
|m_axi_out_r_WID       | out |    1|    m_axi   |       out_r      |    pointer   |
|m_axi_out_r_WUSER     | out |    1|    m_axi   |       out_r      |    pointer   |
|m_axi_out_r_ARVALID   | out |    1|    m_axi   |       out_r      |    pointer   |
|m_axi_out_r_ARREADY   |  in |    1|    m_axi   |       out_r      |    pointer   |
|m_axi_out_r_ARADDR    | out |   32|    m_axi   |       out_r      |    pointer   |
|m_axi_out_r_ARID      | out |    1|    m_axi   |       out_r      |    pointer   |
|m_axi_out_r_ARLEN     | out |    8|    m_axi   |       out_r      |    pointer   |
|m_axi_out_r_ARSIZE    | out |    3|    m_axi   |       out_r      |    pointer   |
|m_axi_out_r_ARBURST   | out |    2|    m_axi   |       out_r      |    pointer   |
|m_axi_out_r_ARLOCK    | out |    2|    m_axi   |       out_r      |    pointer   |
|m_axi_out_r_ARCACHE   | out |    4|    m_axi   |       out_r      |    pointer   |
|m_axi_out_r_ARPROT    | out |    3|    m_axi   |       out_r      |    pointer   |
|m_axi_out_r_ARQOS     | out |    4|    m_axi   |       out_r      |    pointer   |
|m_axi_out_r_ARREGION  | out |    4|    m_axi   |       out_r      |    pointer   |
|m_axi_out_r_ARUSER    | out |    1|    m_axi   |       out_r      |    pointer   |
|m_axi_out_r_RVALID    |  in |    1|    m_axi   |       out_r      |    pointer   |
|m_axi_out_r_RREADY    | out |    1|    m_axi   |       out_r      |    pointer   |
|m_axi_out_r_RDATA     |  in |   32|    m_axi   |       out_r      |    pointer   |
|m_axi_out_r_RLAST     |  in |    1|    m_axi   |       out_r      |    pointer   |
|m_axi_out_r_RID       |  in |    1|    m_axi   |       out_r      |    pointer   |
|m_axi_out_r_RUSER     |  in |    1|    m_axi   |       out_r      |    pointer   |
|m_axi_out_r_RRESP     |  in |    2|    m_axi   |       out_r      |    pointer   |
|m_axi_out_r_BVALID    |  in |    1|    m_axi   |       out_r      |    pointer   |
|m_axi_out_r_BREADY    | out |    1|    m_axi   |       out_r      |    pointer   |
|m_axi_out_r_BRESP     |  in |    2|    m_axi   |       out_r      |    pointer   |
|m_axi_out_r_BID       |  in |    1|    m_axi   |       out_r      |    pointer   |
|m_axi_out_r_BUSER     |  in |    1|    m_axi   |       out_r      |    pointer   |
|in_offset             |  in |   32|   ap_none  |     in_offset    |    scalar    |
|out_offset            |  in |   32|   ap_none  |    out_offset    |    scalar    |
|size                  |  in |   32|   ap_none  |       size       |    scalar    |
+----------------------+-----+-----+------------+------------------+--------------+

