$date
	Wed Nov  4 18:10:35 2020
$end
$version
	Icarus Verilog
$end
$timescale
	100ps
$end
$scope module BUF $end
$var wire 1 ! A $end
$var wire 1 " Y $end
$upscope $end
$scope module DFFSR $end
$var wire 1 # C $end
$var wire 1 $ D $end
$var wire 1 % R $end
$var wire 1 & S $end
$var reg 1 ' Q $end
$upscope $end
$scope module testbench $end
$var wire 1 ( vc1_full_estr $end
$var wire 1 ) vc1_full $end
$var wire 1 * vc0_full_estr $end
$var wire 1 + vc0_full $end
$var wire 1 , valid_in_estr $end
$var wire 1 - valid_in $end
$var wire 1 . reset_L $end
$var wire 1 / fifo_rd_estr $end
$var wire 1 0 fifo_rd $end
$var wire 1 1 fifo_main_empty_estr $end
$var wire 1 2 fifo_main_empty $end
$var wire 6 3 data_out_estr [5:0] $end
$var wire 6 4 data_out [5:0] $end
$var wire 6 5 data_in_estr [5:0] $end
$var wire 6 6 data_in [5:0] $end
$var wire 1 7 clk $end
$scope module pop $end
$var wire 1 ) vc1_full $end
$var wire 1 + vc0_full $end
$var wire 1 . reset_L $end
$var wire 1 2 fifo_main_empty $end
$var wire 6 8 data_in [5:0] $end
$var wire 1 7 clk $end
$var reg 6 9 data_out [5:0] $end
$var reg 6 : data_out_recordar [5:0] $end
$var reg 1 0 fifo_rd $end
$var reg 1 ; fifo_rd_recordar $end
$var reg 1 - valid_in $end
$var reg 1 < valid_in_recordar $end
$upscope $end
$scope module pop_estr $end
$var wire 6 = data_out_recordar [5:0] $end
$var wire 1 , valid_in $end
$var wire 1 ( vc1_full $end
$var wire 1 * vc0_full $end
$var wire 1 . reset_L $end
$var wire 1 / fifo_rd $end
$var wire 1 1 fifo_main_empty $end
$var wire 6 > data_out [5:0] $end
$var wire 6 ? data_in [5:0] $end
$var wire 1 7 clk $end
$var wire 1 @ _14_ $end
$var wire 1 A _13_ $end
$var wire 1 B _12_ $end
$var wire 1 C _11_ $end
$var wire 1 D _10_ $end
$var wire 1 E _09_ $end
$var wire 1 F _08_ $end
$var wire 1 G _07_ $end
$var wire 1 H _06_ $end
$var wire 1 I _05_ $end
$var wire 1 J _04_ $end
$var wire 1 K _03_ $end
$var wire 1 L _02_ $end
$var wire 1 M _01_ $end
$var wire 6 N _00_ [5:0] $end
$scope module _15_ $end
$var wire 1 O A $end
$var wire 1 L Y $end
$upscope $end
$scope module _16_ $end
$var wire 1 K Y $end
$var wire 1 1 B $end
$var wire 1 * A $end
$upscope $end
$scope module _17_ $end
$var wire 1 J Y $end
$var wire 1 . A $end
$upscope $end
$scope module _18_ $end
$var wire 1 J A $end
$var wire 1 I Y $end
$var wire 1 ( B $end
$upscope $end
$scope module _19_ $end
$var wire 1 I A $end
$var wire 1 K B $end
$var wire 1 H Y $end
$upscope $end
$scope module _20_ $end
$var wire 1 H A $end
$var wire 1 L B $end
$var wire 1 P Y $end
$upscope $end
$scope module _21_ $end
$var wire 1 Q A $end
$var wire 1 G Y $end
$upscope $end
$scope module _22_ $end
$var wire 1 H A $end
$var wire 1 G B $end
$var wire 1 R Y $end
$upscope $end
$scope module _23_ $end
$var wire 1 S A $end
$var wire 1 F Y $end
$upscope $end
$scope module _24_ $end
$var wire 1 H A $end
$var wire 1 F B $end
$var wire 1 T Y $end
$upscope $end
$scope module _25_ $end
$var wire 1 U A $end
$var wire 1 E Y $end
$upscope $end
$scope module _26_ $end
$var wire 1 H A $end
$var wire 1 E B $end
$var wire 1 V Y $end
$upscope $end
$scope module _27_ $end
$var wire 1 K A $end
$var wire 1 D Y $end
$upscope $end
$scope module _28_ $end
$var wire 1 C Y $end
$var wire 1 ( A $end
$upscope $end
$scope module _29_ $end
$var wire 1 C B $end
$var wire 1 B Y $end
$var wire 1 . A $end
$upscope $end
$scope module _30_ $end
$var wire 1 B A $end
$var wire 1 D B $end
$var wire 1 M Y $end
$upscope $end
$scope module _31_ $end
$var wire 1 W A $end
$var wire 1 A Y $end
$upscope $end
$scope module _32_ $end
$var wire 1 H A $end
$var wire 1 A B $end
$var wire 1 X Y $end
$upscope $end
$scope module _33_ $end
$var wire 1 Y A $end
$var wire 1 @ Y $end
$upscope $end
$scope module _34_ $end
$var wire 1 H A $end
$var wire 1 @ B $end
$var wire 1 Z Y $end
$upscope $end
$scope module _35_ $end
$var wire 1 [ D $end
$var wire 1 7 C $end
$var reg 1 \ Q $end
$upscope $end
$scope module _36_ $end
$var wire 1 ] D $end
$var wire 1 7 C $end
$var reg 1 ^ Q $end
$upscope $end
$scope module _37_ $end
$var wire 1 _ D $end
$var wire 1 7 C $end
$var reg 1 ` Q $end
$upscope $end
$scope module _38_ $end
$var wire 1 a D $end
$var wire 1 7 C $end
$var reg 1 b Q $end
$upscope $end
$scope module _39_ $end
$var wire 1 c D $end
$var wire 1 7 C $end
$var reg 1 d Q $end
$upscope $end
$scope module _40_ $end
$var wire 1 e D $end
$var wire 1 7 C $end
$var reg 1 f Q $end
$upscope $end
$scope module _41_ $end
$var wire 1 M D $end
$var wire 1 7 C $end
$var reg 1 / Q $end
$upscope $end
$upscope $end
$scope module prb $end
$var reg 1 7 clk $end
$var reg 6 g data_in [5:0] $end
$var reg 6 h data_in_estr [5:0] $end
$var reg 1 2 fifo_main_empty $end
$var reg 1 1 fifo_main_empty_estr $end
$var reg 1 . reset_L $end
$var reg 1 + vc0_full $end
$var reg 1 * vc0_full_estr $end
$var reg 1 ) vc1_full $end
$var reg 1 ( vc1_full_estr $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 h
b0 g
xf
0e
xd
0c
xb
0a
x`
0_
x^
0]
x\
0[
0Z
0Y
0X
0W
0V
0U
0T
0S
0R
0Q
0P
0O
b0 N
0M
1L
1K
1J
0I
1H
1G
1F
1E
0D
1C
1B
1A
1@
b0 ?
bx >
b0 =
1<
1;
b0 :
bx 9
b0 8
07
b0 6
b0 5
bx 4
bx 3
02
01
x0
x/
0.
x-
x,
0+
0*
0)
0(
x'
z&
z%
z$
z#
z"
z!
$end
#20
1[
b1 N
1X
0H
1M
1I
0A
0B
1W
b1 :
0J
00
0-
b0 4
b0 9
0\
0^
0`
0b
0d
b0 3
b0 >
0f
0,
0/
b1 =
b1 5
b1 ?
b1 h
b1 6
b1 8
b1 g
1.
17
#40
07
#60
0M
0]
0[
1H
0Z
b0 N
0X
1D
0K
0@
1A
1Y
0W
0;
0<
b0 :
11
b10 =
b10 5
b10 ?
b10 h
12
b10 6
b10 8
b10 g
1,
1/
b1 3
b1 >
1\
10
1-
b1 4
b1 9
17
#80
07
#100
1B
0I
0A
0C
1W
00
0-
b0 4
b0 9
b0 3
b0 >
0\
0,
0/
01
1(
1*
b11 =
b11 5
b11 ?
b11 h
02
1)
1+
b11 6
b11 8
b11 g
17
#120
07
#140
1@
1A
0F
0L
0Y
0W
1S
1O
11
b10100 =
b10100 5
b10100 ?
b10100 h
12
b10100 6
b10100 8
b10100 g
17
#160
07
#180
1_
1[
1P
b101 N
1X
1M
0H
0B
0D
1I
1K
0A
1F
1C
1W
0S
1;
1<
b101 :
01
0(
0*
b101 =
b101 5
b101 ?
b101 h
02
0)
0+
b101 6
b101 8
b101 g
17
#200
07
#220
1,
1/
1`
b101 3
b101 >
1\
10
1-
b101 4
b101 9
17
#240
07
#260
17
