INFO: [VRFC 10-2263] Analyzing Verilog file "C:/1_Study/VerilogHDL/Vivado/0508_Gates/0508_Gates.srcs/sources_1/new/Gates.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Gates
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/1_Study/VerilogHDL/Vivado/0508_Gates/0508_Gates.srcs/sim_1/new/tb_Gates.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_Gates
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/1_Study/VerilogHDL/Vivado/0508_Gates/0508_Gates.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
