$date
	Sun Oct 23 06:05:52 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#359098
b11010 &
b11010 %
1$
b11010 !
1"
#359099
0"
#359102
b1101 &
b1101 %
#359106
b101000 &
b101000 %
#359110
b10100 &
b10100 %
#359114
b1010 &
b1010 %
#359118
b101 &
b101 %
#359122
b10000 &
b10000 %
#359126
b1000 &
b1000 %
#359130
b100 &
b100 %
#359134
b10 &
b10 %
#359138
b1 &
b1 %
1#
#359142
b0 &
0#
b0 %
0$
#1378863
b10100 !
1"
#1378866
b10100 &
b10100 %
1$
#1378867
0"
#1378870
b1010 &
b1010 %
#1378874
b101 &
b101 %
#1378878
b10000 &
b10000 %
#1378882
b1000 &
b1000 %
#1378886
b100 &
b100 %
#1378890
b10 &
b10 %
#1378894
b1 &
1#
b1 %
#1378898
b0 &
b0 %
0#
0$
#2321941
b110 !
1"
#2321942
b110 &
b110 %
1$
#2321943
0"
#2321946
b11 &
b11 %
#2321950
b1010 &
b1010 %
#2321954
b101 &
b101 %
#2321958
b10000 &
b10000 %
#2321962
b1000 &
b1000 %
#2321966
b100 &
b100 %
#2321970
b10 &
b10 %
#2321974
b1 &
1#
b1 %
#2321978
b0 &
b0 %
0#
0$
#4500012
