<profile>

<section name = "Vivado HLS Report for 'iiccomm'" level="0">
<item name = "Date">Thu Aug  9 20:52:17 2018
</item>
<item name = "Version">2017.4 (Build 2086221 on Fri Dec 15 21:13:33 MST 2017)</item>
<item name = "Project">iiccomm</item>
<item name = "Solution">iiccomm</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020clg400-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing (ns)">
<section name = "" level="1">
<item name = "Target clock period (ns)">4.00</item>
<item name = "Clock uncertainty (ns)">0.50</item>
<item name = "Estimated clock period (ns)">3.50</item>
</section>
</item>
<item name = "Latency (clock cycles)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">, min, max, min, max, Type</keys>
<column name="">82, 82, 82, 82, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="7">Instance, Module, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="5">Name, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="DSP">-, -, -, -</column>
<column name="Expression">-, -, -, -</column>
<column name="FIFO">-, -, -, -</column>
<column name="Instance">2, -, 1232, 1772</column>
<column name="Memory">-, -, -, -</column>
<column name="Multiplexer">-, -, -, 542</column>
<column name="Register">-, -, 253, -</column>
<specialColumn name="Available">280, 220, 106400, 53200</specialColumn>
<specialColumn name="Utilization (%)">~0, 0, 1, 4</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="6">Instance, Module, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="iiccomm_AXILiteS_s_axi_U">iiccomm_AXILiteS_s_axi, 0, 0, 720, 1192</column>
<column name="iiccomm_iic_m_axi_U">iiccomm_iic_m_axi, 2, 0, 512, 580</column>
</table>
</item>
<item name = "DSP48"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="9">Memory, Module, BRAM_18K, FF, LUT, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="7">Name, BRAM_18K, FF, LUT, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">369, 84, 1, 84</column>
<column name="ap_sig_ioackin_iic_ARREADY">9, 2, 1, 2</column>
<column name="ap_sig_ioackin_iic_AWREADY">9, 2, 1, 2</column>
<column name="ap_sig_ioackin_iic_WREADY">9, 2, 1, 2</column>
<column name="iic_ARADDR">41, 8, 32, 256</column>
<column name="iic_AWADDR">27, 5, 32, 160</column>
<column name="iic_WDATA">33, 6, 32, 192</column>
<column name="iic_blk_n_AR">9, 2, 1, 2</column>
<column name="iic_blk_n_AW">9, 2, 1, 2</column>
<column name="iic_blk_n_B">9, 2, 1, 2</column>
<column name="iic_blk_n_R">9, 2, 1, 2</column>
<column name="iic_blk_n_W">9, 2, 1, 2</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">83, 0, 83, 0</column>
<column name="ap_reg_ioackin_ctrl_reg_outValue_dummy_ack">1, 0, 1, 0</column>
<column name="ap_reg_ioackin_empty_pirq_outValue_dummy_ack">1, 0, 1, 0</column>
<column name="ap_reg_ioackin_full_pirq_outValue_dummy_ack">1, 0, 1, 0</column>
<column name="ap_reg_ioackin_iic_ARREADY">1, 0, 1, 0</column>
<column name="ap_reg_ioackin_iic_AWREADY">1, 0, 1, 0</column>
<column name="ap_reg_ioackin_iic_WREADY">1, 0, 1, 0</column>
<column name="ap_reg_ioackin_stat_reg_outValue1_dummy_ack">1, 0, 1, 0</column>
<column name="ap_reg_ioackin_stat_reg_outValue2_dummy_ack">1, 0, 1, 0</column>
<column name="ap_reg_ioackin_stat_reg_outValue3_dummy_ack">1, 0, 1, 0</column>
<column name="ap_reg_ioackin_tx_fifo_outValue_dummy_ack">1, 0, 1, 0</column>
<column name="iic_addr_1_read_reg_371">32, 0, 32, 0</column>
<column name="iic_addr_3_read_reg_385">32, 0, 32, 0</column>
<column name="iic_addr_4_read_reg_396">32, 0, 32, 0</column>
<column name="reg_302">32, 0, 32, 0</column>
<column name="reg_308">32, 0, 32, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="s_axi_AXILiteS_AWVALID">in, 1, s_axi, AXILiteS, pointer</column>
<column name="s_axi_AXILiteS_AWREADY">out, 1, s_axi, AXILiteS, pointer</column>
<column name="s_axi_AXILiteS_AWADDR">in, 8, s_axi, AXILiteS, pointer</column>
<column name="s_axi_AXILiteS_WVALID">in, 1, s_axi, AXILiteS, pointer</column>
<column name="s_axi_AXILiteS_WREADY">out, 1, s_axi, AXILiteS, pointer</column>
<column name="s_axi_AXILiteS_WDATA">in, 32, s_axi, AXILiteS, pointer</column>
<column name="s_axi_AXILiteS_WSTRB">in, 4, s_axi, AXILiteS, pointer</column>
<column name="s_axi_AXILiteS_ARVALID">in, 1, s_axi, AXILiteS, pointer</column>
<column name="s_axi_AXILiteS_ARREADY">out, 1, s_axi, AXILiteS, pointer</column>
<column name="s_axi_AXILiteS_ARADDR">in, 8, s_axi, AXILiteS, pointer</column>
<column name="s_axi_AXILiteS_RVALID">out, 1, s_axi, AXILiteS, pointer</column>
<column name="s_axi_AXILiteS_RREADY">in, 1, s_axi, AXILiteS, pointer</column>
<column name="s_axi_AXILiteS_RDATA">out, 32, s_axi, AXILiteS, pointer</column>
<column name="s_axi_AXILiteS_RRESP">out, 2, s_axi, AXILiteS, pointer</column>
<column name="s_axi_AXILiteS_BVALID">out, 1, s_axi, AXILiteS, pointer</column>
<column name="s_axi_AXILiteS_BREADY">in, 1, s_axi, AXILiteS, pointer</column>
<column name="s_axi_AXILiteS_BRESP">out, 2, s_axi, AXILiteS, pointer</column>
<column name="ap_clk">in, 1, ap_ctrl_hs, iiccomm, return value</column>
<column name="ap_rst_n">in, 1, ap_ctrl_hs, iiccomm, return value</column>
<column name="interrupt">out, 1, ap_ctrl_hs, iiccomm, return value</column>
<column name="m_axi_iic_AWVALID">out, 1, m_axi, iic, pointer</column>
<column name="m_axi_iic_AWREADY">in, 1, m_axi, iic, pointer</column>
<column name="m_axi_iic_AWADDR">out, 32, m_axi, iic, pointer</column>
<column name="m_axi_iic_AWID">out, 1, m_axi, iic, pointer</column>
<column name="m_axi_iic_AWLEN">out, 8, m_axi, iic, pointer</column>
<column name="m_axi_iic_AWSIZE">out, 3, m_axi, iic, pointer</column>
<column name="m_axi_iic_AWBURST">out, 2, m_axi, iic, pointer</column>
<column name="m_axi_iic_AWLOCK">out, 2, m_axi, iic, pointer</column>
<column name="m_axi_iic_AWCACHE">out, 4, m_axi, iic, pointer</column>
<column name="m_axi_iic_AWPROT">out, 3, m_axi, iic, pointer</column>
<column name="m_axi_iic_AWQOS">out, 4, m_axi, iic, pointer</column>
<column name="m_axi_iic_AWREGION">out, 4, m_axi, iic, pointer</column>
<column name="m_axi_iic_AWUSER">out, 1, m_axi, iic, pointer</column>
<column name="m_axi_iic_WVALID">out, 1, m_axi, iic, pointer</column>
<column name="m_axi_iic_WREADY">in, 1, m_axi, iic, pointer</column>
<column name="m_axi_iic_WDATA">out, 32, m_axi, iic, pointer</column>
<column name="m_axi_iic_WSTRB">out, 4, m_axi, iic, pointer</column>
<column name="m_axi_iic_WLAST">out, 1, m_axi, iic, pointer</column>
<column name="m_axi_iic_WID">out, 1, m_axi, iic, pointer</column>
<column name="m_axi_iic_WUSER">out, 1, m_axi, iic, pointer</column>
<column name="m_axi_iic_ARVALID">out, 1, m_axi, iic, pointer</column>
<column name="m_axi_iic_ARREADY">in, 1, m_axi, iic, pointer</column>
<column name="m_axi_iic_ARADDR">out, 32, m_axi, iic, pointer</column>
<column name="m_axi_iic_ARID">out, 1, m_axi, iic, pointer</column>
<column name="m_axi_iic_ARLEN">out, 8, m_axi, iic, pointer</column>
<column name="m_axi_iic_ARSIZE">out, 3, m_axi, iic, pointer</column>
<column name="m_axi_iic_ARBURST">out, 2, m_axi, iic, pointer</column>
<column name="m_axi_iic_ARLOCK">out, 2, m_axi, iic, pointer</column>
<column name="m_axi_iic_ARCACHE">out, 4, m_axi, iic, pointer</column>
<column name="m_axi_iic_ARPROT">out, 3, m_axi, iic, pointer</column>
<column name="m_axi_iic_ARQOS">out, 4, m_axi, iic, pointer</column>
<column name="m_axi_iic_ARREGION">out, 4, m_axi, iic, pointer</column>
<column name="m_axi_iic_ARUSER">out, 1, m_axi, iic, pointer</column>
<column name="m_axi_iic_RVALID">in, 1, m_axi, iic, pointer</column>
<column name="m_axi_iic_RREADY">out, 1, m_axi, iic, pointer</column>
<column name="m_axi_iic_RDATA">in, 32, m_axi, iic, pointer</column>
<column name="m_axi_iic_RLAST">in, 1, m_axi, iic, pointer</column>
<column name="m_axi_iic_RID">in, 1, m_axi, iic, pointer</column>
<column name="m_axi_iic_RUSER">in, 1, m_axi, iic, pointer</column>
<column name="m_axi_iic_RRESP">in, 2, m_axi, iic, pointer</column>
<column name="m_axi_iic_BVALID">in, 1, m_axi, iic, pointer</column>
<column name="m_axi_iic_BREADY">out, 1, m_axi, iic, pointer</column>
<column name="m_axi_iic_BRESP">in, 2, m_axi, iic, pointer</column>
<column name="m_axi_iic_BID">in, 1, m_axi, iic, pointer</column>
<column name="m_axi_iic_BUSER">in, 1, m_axi, iic, pointer</column>
</table>
</item>
</section>

<section name = "Critical Path" level="0">
<item name = "Max Delay">3.50</item>
<item name = "Critical Path Table"><table name="Critical Path Table" hasTotal="0">
<keys size="15">Name, Operator, Delay, Accumulated Delay, Store Source, Resource, Core, Interface, Type, Port, Array, Scope, Pointer, Callee, Phi Node</keys>
<column name="'iic_addr'">getelementptr, 0.00, 0.00, -, -, -, -, -, -, -, -, -, -, -</column>
<column name="'iic_load_req', iiccomm.cpp:71">readreq, 3.50, 3.50, -, -, -, m_axi, request, &apos;iic&apos;, -, -, -, -, -</column>
</table>
</item>
</section>
</profile>
