{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1621407466512 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1621407466512 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 19 15:57:46 2021 " "Processing started: Wed May 19 15:57:46 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1621407466512 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621407466512 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off sixtySecTimer -c sixtySecTimer " "Command: quartus_map --read_settings_files=on --write_settings_files=off sixtySecTimer -c sixtySecTimer" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621407466513 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1621407466670 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1621407466670 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sec7dec.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sec7dec.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sec7dec-RTL " "Found design unit 1: sec7dec-RTL" {  } { { "sec7dec.vhd" "" { Text "/home/kaniyama/d/kosen_engineeringExperience2/202004_VHDL/sixtySecTimer/quartus/sec7dec.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621407472917 ""} { "Info" "ISGN_ENTITY_NAME" "1 sec7dec " "Found entity 1: sec7dec" {  } { { "sec7dec.vhd" "" { Text "/home/kaniyama/d/kosen_engineeringExperience2/202004_VHDL/sixtySecTimer/quartus/sec7dec.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621407472917 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621407472917 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cnt60.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cnt60.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cnt60-RTL " "Found design unit 1: cnt60-RTL" {  } { { "cnt60.vhd" "" { Text "/home/kaniyama/d/kosen_engineeringExperience2/202004_VHDL/sixtySecTimer/quartus/cnt60.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621407472918 ""} { "Info" "ISGN_ENTITY_NAME" "1 cnt60 " "Found entity 1: cnt60" {  } { { "cnt60.vhd" "" { Text "/home/kaniyama/d/kosen_engineeringExperience2/202004_VHDL/sixtySecTimer/quartus/cnt60.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621407472918 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621407472918 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "chattering2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file chattering2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 chattering2-RTL " "Found design unit 1: chattering2-RTL" {  } { { "chattering2.vhd" "" { Text "/home/kaniyama/d/kosen_engineeringExperience2/202004_VHDL/sixtySecTimer/quartus/chattering2.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621407472918 ""} { "Info" "ISGN_ENTITY_NAME" "1 chattering2 " "Found entity 1: chattering2" {  } { { "chattering2.vhd" "" { Text "/home/kaniyama/d/kosen_engineeringExperience2/202004_VHDL/sixtySecTimer/quartus/chattering2.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621407472918 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621407472918 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sixtySecTimer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sixtySecTimer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sixtySecTimer-RTL " "Found design unit 1: sixtySecTimer-RTL" {  } { { "sixtySecTimer.vhd" "" { Text "/home/kaniyama/d/kosen_engineeringExperience2/202004_VHDL/sixtySecTimer/quartus/sixtySecTimer.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621407472919 ""} { "Info" "ISGN_ENTITY_NAME" "1 sixtySecTimer " "Found entity 1: sixtySecTimer" {  } { { "sixtySecTimer.vhd" "" { Text "/home/kaniyama/d/kosen_engineeringExperience2/202004_VHDL/sixtySecTimer/quartus/sixtySecTimer.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621407472919 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621407472919 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cnt1sec.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cnt1sec.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cnt1sec-RTL " "Found design unit 1: cnt1sec-RTL" {  } { { "cnt1sec.vhd" "" { Text "/home/kaniyama/d/kosen_engineeringExperience2/202004_VHDL/sixtySecTimer/quartus/cnt1sec.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621407472919 ""} { "Info" "ISGN_ENTITY_NAME" "1 cnt1sec " "Found entity 1: cnt1sec" {  } { { "cnt1sec.vhd" "" { Text "/home/kaniyama/d/kosen_engineeringExperience2/202004_VHDL/sixtySecTimer/quartus/cnt1sec.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621407472919 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621407472919 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "sixtySecTimer " "Elaborating entity \"sixtySecTimer\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1621407472955 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cnt1sec cnt1sec:measure1sec " "Elaborating entity \"cnt1sec\" for hierarchy \"cnt1sec:measure1sec\"" {  } { { "sixtySecTimer.vhd" "measure1sec" { Text "/home/kaniyama/d/kosen_engineeringExperience2/202004_VHDL/sixtySecTimer/quartus/sixtySecTimer.vhd" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621407472956 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cnt60 cnt60:Counter " "Elaborating entity \"cnt60\" for hierarchy \"cnt60:Counter\"" {  } { { "sixtySecTimer.vhd" "Counter" { Text "/home/kaniyama/d/kosen_engineeringExperience2/202004_VHDL/sixtySecTimer/quartus/sixtySecTimer.vhd" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621407472956 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "CLR cnt60.vhd(39) " "VHDL Process Statement warning at cnt60.vhd(39): signal \"CLR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cnt60.vhd" "" { Text "/home/kaniyama/d/kosen_engineeringExperience2/202004_VHDL/sixtySecTimer/quartus/cnt60.vhd" 39 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1621407472958 "|sixtySecTimer|cnt60:Counter"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "INC cnt60.vhd(41) " "VHDL Process Statement warning at cnt60.vhd(41): signal \"INC\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cnt60.vhd" "" { Text "/home/kaniyama/d/kosen_engineeringExperience2/202004_VHDL/sixtySecTimer/quartus/cnt60.vhd" 41 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1621407472958 "|sixtySecTimer|cnt60:Counter"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "counting cnt60.vhd(33) " "VHDL Process Statement warning at cnt60.vhd(33): inferring latch(es) for signal or variable \"counting\", which holds its previous value in one or more paths through the process" {  } { { "cnt60.vhd" "" { Text "/home/kaniyama/d/kosen_engineeringExperience2/202004_VHDL/sixtySecTimer/quartus/cnt60.vhd" 33 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1621407472958 "|sixtySecTimer|cnt60:Counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counting cnt60.vhd(33) " "Inferred latch for \"counting\" at cnt60.vhd(33)" {  } { { "cnt60.vhd" "" { Text "/home/kaniyama/d/kosen_engineeringExperience2/202004_VHDL/sixtySecTimer/quartus/cnt60.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621407472959 "|sixtySecTimer|cnt60:Counter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sec7dec sec7dec:DecoderA " "Elaborating entity \"sec7dec\" for hierarchy \"sec7dec:DecoderA\"" {  } { { "sixtySecTimer.vhd" "DecoderA" { Text "/home/kaniyama/d/kosen_engineeringExperience2/202004_VHDL/sixtySecTimer/quartus/sixtySecTimer.vhd" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621407472962 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cnt60:Counter\|counting " "Latch cnt60:Counter\|counting has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA KEY\[1\] " "Ports D and ENA on the latch are fed by the same signal KEY\[1\]" {  } { { "sixtySecTimer.vhd" "" { Text "/home/kaniyama/d/kosen_engineeringExperience2/202004_VHDL/sixtySecTimer/quartus/sixtySecTimer.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1621407473311 ""}  } { { "cnt60.vhd" "" { Text "/home/kaniyama/d/kosen_engineeringExperience2/202004_VHDL/sixtySecTimer/quartus/cnt60.vhd" 31 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1621407473311 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1621407473388 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1621407473742 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621407473742 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "99 " "Implemented 99 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1621407473769 ""} { "Info" "ICUT_CUT_TM_OPINS" "14 " "Implemented 14 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1621407473769 ""} { "Info" "ICUT_CUT_TM_LCELLS" "81 " "Implemented 81 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1621407473769 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1621407473769 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 6 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "440 " "Peak virtual memory: 440 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1621407473774 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed May 19 15:57:53 2021 " "Processing ended: Wed May 19 15:57:53 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1621407473774 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1621407473774 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:18 " "Total CPU time (on all processors): 00:00:18" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1621407473774 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1621407473774 ""}
