// Seed: 156987791
module module_0 #(
    parameter id_2 = 32'd94,
    parameter id_3 = 32'd81
) ();
  supply0 id_1;
  always @(id_1 or(1 && id_1)) force id_1 = 1;
  assign id_1 = 1'b0;
  defparam id_2.id_3 = id_3;
endmodule
module module_1 (
    input  logic id_0,
    input  tri   id_1,
    input  tri1  id_2,
    output logic id_3
);
  always @(negedge 1 == ~id_1 or 1) begin
    id_3 <= id_0;
  end
  supply1 id_5 = 1'b0;
  module_0();
  assign id_5 = id_5;
  assign id_3 = 'b0;
endmodule
