;redcode
;assert 1
	SPL 0, <402
	CMP -207, <-137
	MOV -1, <-20
	MOV -11, <-20
	DJN -1, @-20
	SLT 121, -0
	SUB 72, @10
	SLT 121, -0
	JMP @12, <200
	SUB @127, 106
	SUB @121, 106
	CMP 501, <-1
	SUB @121, 106
	SUB @121, 106
	ADD 30, 9
	SUB @121, 106
	ADD 30, 9
	SUB @121, 106
	ADD 30, 9
	SUB #121, 103
	SLT 121, 0
	SPL 0, <402
	ADD <730, 9
	SPL 0, <402
	DJN -1, @-50
	SUB @121, 106
	ADD <730, 9
	ADD <730, 9
	CMP 30, 9
	MOV -1, <-20
	SPL 0, <402
	SUB -7, <-20
	ADD 30, 9
	SPL 0, <402
	SUB 12, @10
	SUB 501, <-501
	JMP @12, #-220
	DJN -1, @-50
	SUB 501, <-501
	DJN -1, @-50
	SLT 121, 0
	JMP 12, #10
	ADD <730, 9
	SLT <730, 9
	SUB @121, 476
	SLT <730, 9
	SUB #112, @200
	SUB #112, @200
	SUB 12, @10
	SUB 12, @10
	SUB 501, <-501
