# WallaceTreeAdder
Generates Verilog implementations of a Wallace tree of 3-2 carry save adders. Two configuration parameters are the number of operands and their bit-length.
